
Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c54  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a0  08006d14  08006d14  00016d14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006eb4  08006eb4  00020030  2**0
                  CONTENTS
  4 .ARM          00000000  08006eb4  08006eb4  00020030  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006eb4  08006eb4  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006eb4  08006eb4  00016eb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006eb8  08006eb8  00016eb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  08006ebc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003bc  20000030  08006eec  00020030  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003ec  08006eec  000203ec  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016227  00000000  00000000  00020058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c74  00000000  00000000  0003627f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013e8  00000000  00000000  00038ef8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012c0  00000000  00000000  0003a2e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000135c4  00000000  00000000  0003b5a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001859e  00000000  00000000  0004eb64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00074e1c  00000000  00000000  00067102  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000dbf1e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004874  00000000  00000000  000dbf70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000030 	.word	0x20000030
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006cfc 	.word	0x08006cfc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000034 	.word	0x20000034
 8000104:	08006cfc 	.word	0x08006cfc

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000224:	f3bf 8f4f 	dsb	sy
}
 8000228:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800022a:	4b04      	ldr	r3, [pc, #16]	; (800023c <__NVIC_SystemReset+0x1c>)
 800022c:	4a04      	ldr	r2, [pc, #16]	; (8000240 <__NVIC_SystemReset+0x20>)
 800022e:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000230:	f3bf 8f4f 	dsb	sy
}
 8000234:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000236:	46c0      	nop			; (mov r8, r8)
 8000238:	e7fd      	b.n	8000236 <__NVIC_SystemReset+0x16>
 800023a:	46c0      	nop			; (mov r8, r8)
 800023c:	e000ed00 	.word	0xe000ed00
 8000240:	05fa0004 	.word	0x05fa0004

08000244 <HAL_TIM_OC_DelayElapsedCallback>:
 * This is where packets are sent
 * Function should be called every 125ms for PMT and 100ms for ERPA
 * HK will send every 50 ERPA packets or every 5 seconds
 */
void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000244:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000246:	b091      	sub	sp, #68	; 0x44
 8000248:	af02      	add	r7, sp, #8
 800024a:	6078      	str	r0, [r7, #4]
  if (htim == &htim2)
 800024c:	687a      	ldr	r2, [r7, #4]
 800024e:	4bd5      	ldr	r3, [pc, #852]	; (80005a4 <HAL_TIM_OC_DelayElapsedCallback+0x360>)
 8000250:	429a      	cmp	r2, r3
 8000252:	d000      	beq.n	8000256 <HAL_TIM_OC_DelayElapsedCallback+0x12>
 8000254:	e32e      	b.n	80008b4 <HAL_TIM_OC_DelayElapsedCallback+0x670>
          ;

        erpa_raw = SPI2->DR;
        */

        DAC->DHR12R1 = DAC_OUT[step];
 8000256:	4bd4      	ldr	r3, [pc, #848]	; (80005a8 <HAL_TIM_OC_DelayElapsedCallback+0x364>)
 8000258:	781b      	ldrb	r3, [r3, #0]
 800025a:	0019      	movs	r1, r3
 800025c:	4bd3      	ldr	r3, [pc, #844]	; (80005ac <HAL_TIM_OC_DelayElapsedCallback+0x368>)
 800025e:	4ad4      	ldr	r2, [pc, #848]	; (80005b0 <HAL_TIM_OC_DelayElapsedCallback+0x36c>)
 8000260:	0089      	lsls	r1, r1, #2
 8000262:	588a      	ldr	r2, [r1, r2]
 8000264:	609a      	str	r2, [r3, #8]

        HAL_ADC_Start_DMA(&hadc, (uint32_t *)adcResultsDMA,
 8000266:	2311      	movs	r3, #17
 8000268:	001a      	movs	r2, r3
 800026a:	49d2      	ldr	r1, [pc, #840]	; (80005b4 <HAL_TIM_OC_DelayElapsedCallback+0x370>)
 800026c:	4bd2      	ldr	r3, [pc, #840]	; (80005b8 <HAL_TIM_OC_DelayElapsedCallback+0x374>)
 800026e:	0018      	movs	r0, r3
 8000270:	f001 fe70 	bl	8001f54 <HAL_ADC_Start_DMA>
                          adcChannelCount);
        uint16_t PA0 = adcResultsDMA[0]; 				// ADC_IN0, END_mon: entrance/collimator monitor
 8000274:	212e      	movs	r1, #46	; 0x2e
 8000276:	187b      	adds	r3, r7, r1
 8000278:	4ace      	ldr	r2, [pc, #824]	; (80005b4 <HAL_TIM_OC_DelayElapsedCallback+0x370>)
 800027a:	8812      	ldrh	r2, [r2, #0]
 800027c:	801a      	strh	r2, [r3, #0]
        uint16_t PA7 = adcResultsDMA[6]; 				// ADC_IN7, SWP_mon: Sweep voltage monitor
 800027e:	202c      	movs	r0, #44	; 0x2c
 8000280:	183b      	adds	r3, r7, r0
 8000282:	4acc      	ldr	r2, [pc, #816]	; (80005b4 <HAL_TIM_OC_DelayElapsedCallback+0x370>)
 8000284:	8992      	ldrh	r2, [r2, #12]
 8000286:	801a      	strh	r2, [r3, #0]
        uint16_t PB0 = adcResultsDMA[7]; 				// ADC_IN8, TMP 1: Sweep temperature
 8000288:	242a      	movs	r4, #42	; 0x2a
 800028a:	193b      	adds	r3, r7, r4
 800028c:	4ac9      	ldr	r2, [pc, #804]	; (80005b4 <HAL_TIM_OC_DelayElapsedCallback+0x370>)
 800028e:	89d2      	ldrh	r2, [r2, #14]
 8000290:	801a      	strh	r2, [r3, #0]
        uint16_t PB1 = adcResultsDMA[8]; 				// ADC_IN9, TMP 2: feedbacks
 8000292:	2528      	movs	r5, #40	; 0x28
 8000294:	197b      	adds	r3, r7, r5
 8000296:	4ac7      	ldr	r2, [pc, #796]	; (80005b4 <HAL_TIM_OC_DelayElapsedCallback+0x370>)
 8000298:	8a12      	ldrh	r2, [r2, #16]
 800029a:	801a      	strh	r2, [r3, #0]

        erpa_buf[0] = erpa_sync;                  		// ERPA SYNC 0xAA MSB
 800029c:	22aa      	movs	r2, #170	; 0xaa
 800029e:	4bc7      	ldr	r3, [pc, #796]	; (80005bc <HAL_TIM_OC_DelayElapsedCallback+0x378>)
 80002a0:	701a      	strb	r2, [r3, #0]
        erpa_buf[1] = erpa_sync;                  		// ERPA SYNC 0xAA LSB
 80002a2:	22aa      	movs	r2, #170	; 0xaa
 80002a4:	4bc5      	ldr	r3, [pc, #788]	; (80005bc <HAL_TIM_OC_DelayElapsedCallback+0x378>)
 80002a6:	705a      	strb	r2, [r3, #1]
        erpa_buf[2] = ((erpa_seq & 0xFF00) >> 8); 		// ERPA SEQ # MSB
 80002a8:	4bc5      	ldr	r3, [pc, #788]	; (80005c0 <HAL_TIM_OC_DelayElapsedCallback+0x37c>)
 80002aa:	881b      	ldrh	r3, [r3, #0]
 80002ac:	0a1b      	lsrs	r3, r3, #8
 80002ae:	b29b      	uxth	r3, r3
 80002b0:	b2da      	uxtb	r2, r3
 80002b2:	4bc2      	ldr	r3, [pc, #776]	; (80005bc <HAL_TIM_OC_DelayElapsedCallback+0x378>)
 80002b4:	709a      	strb	r2, [r3, #2]
        erpa_buf[3] = (erpa_seq & 0xFF);          		// ERPA SEQ # MSB
 80002b6:	4bc2      	ldr	r3, [pc, #776]	; (80005c0 <HAL_TIM_OC_DelayElapsedCallback+0x37c>)
 80002b8:	881b      	ldrh	r3, [r3, #0]
 80002ba:	b2da      	uxtb	r2, r3
 80002bc:	4bbf      	ldr	r3, [pc, #764]	; (80005bc <HAL_TIM_OC_DelayElapsedCallback+0x378>)
 80002be:	70da      	strb	r2, [r3, #3]
        erpa_buf[4] = ((PA0 & 0xFF00) >> 8); 	  		// ENDmon MSB
 80002c0:	187b      	adds	r3, r7, r1
 80002c2:	881b      	ldrh	r3, [r3, #0]
 80002c4:	0a1b      	lsrs	r3, r3, #8
 80002c6:	b29b      	uxth	r3, r3
 80002c8:	b2da      	uxtb	r2, r3
 80002ca:	4bbc      	ldr	r3, [pc, #752]	; (80005bc <HAL_TIM_OC_DelayElapsedCallback+0x378>)
 80002cc:	711a      	strb	r2, [r3, #4]
        erpa_buf[5] = (PA0 & 0xFF);               		// ENDmon LSB
 80002ce:	187b      	adds	r3, r7, r1
 80002d0:	881b      	ldrh	r3, [r3, #0]
 80002d2:	b2da      	uxtb	r2, r3
 80002d4:	4bb9      	ldr	r3, [pc, #740]	; (80005bc <HAL_TIM_OC_DelayElapsedCallback+0x378>)
 80002d6:	715a      	strb	r2, [r3, #5]
        erpa_buf[6] = ((PA7 & 0xFF00) >> 8);      		// SWP Monitored MSB
 80002d8:	183b      	adds	r3, r7, r0
 80002da:	881b      	ldrh	r3, [r3, #0]
 80002dc:	0a1b      	lsrs	r3, r3, #8
 80002de:	b29b      	uxth	r3, r3
 80002e0:	b2da      	uxtb	r2, r3
 80002e2:	4bb6      	ldr	r3, [pc, #728]	; (80005bc <HAL_TIM_OC_DelayElapsedCallback+0x378>)
 80002e4:	719a      	strb	r2, [r3, #6]
        erpa_buf[7] = (PA7 & 0xFF);               		// SWP Monitored LSB
 80002e6:	183b      	adds	r3, r7, r0
 80002e8:	881b      	ldrh	r3, [r3, #0]
 80002ea:	b2da      	uxtb	r2, r3
 80002ec:	4bb3      	ldr	r3, [pc, #716]	; (80005bc <HAL_TIM_OC_DelayElapsedCallback+0x378>)
 80002ee:	71da      	strb	r2, [r3, #7]
        erpa_buf[8] = ((PB0 & 0xFF00) >> 8);      		// TEMPURATURE 1 MSB
 80002f0:	193b      	adds	r3, r7, r4
 80002f2:	881b      	ldrh	r3, [r3, #0]
 80002f4:	0a1b      	lsrs	r3, r3, #8
 80002f6:	b29b      	uxth	r3, r3
 80002f8:	b2da      	uxtb	r2, r3
 80002fa:	4bb0      	ldr	r3, [pc, #704]	; (80005bc <HAL_TIM_OC_DelayElapsedCallback+0x378>)
 80002fc:	721a      	strb	r2, [r3, #8]
        erpa_buf[9] = (PB0 & 0xFF);               		// TEMPURATURE 1 LSB
 80002fe:	193b      	adds	r3, r7, r4
 8000300:	881b      	ldrh	r3, [r3, #0]
 8000302:	b2da      	uxtb	r2, r3
 8000304:	4bad      	ldr	r3, [pc, #692]	; (80005bc <HAL_TIM_OC_DelayElapsedCallback+0x378>)
 8000306:	725a      	strb	r2, [r3, #9]
        erpa_buf[10] = ((PB1 & 0xFF00) >> 8);     		// TEMPURATURE 2 MSB
 8000308:	197b      	adds	r3, r7, r5
 800030a:	881b      	ldrh	r3, [r3, #0]
 800030c:	0a1b      	lsrs	r3, r3, #8
 800030e:	b29b      	uxth	r3, r3
 8000310:	b2da      	uxtb	r2, r3
 8000312:	4baa      	ldr	r3, [pc, #680]	; (80005bc <HAL_TIM_OC_DelayElapsedCallback+0x378>)
 8000314:	729a      	strb	r2, [r3, #10]
        erpa_buf[11] = (PB1 & 0xFF);                    // TEMPURATURE 2 LSB
 8000316:	197b      	adds	r3, r7, r5
 8000318:	881b      	ldrh	r3, [r3, #0]
 800031a:	b2da      	uxtb	r2, r3
 800031c:	4ba7      	ldr	r3, [pc, #668]	; (80005bc <HAL_TIM_OC_DelayElapsedCallback+0x378>)
 800031e:	72da      	strb	r2, [r3, #11]
        erpa_buf[12] = ((erpa_raw & 0xFF00) >> 8);      // ERPA eADC MSB
 8000320:	4ba8      	ldr	r3, [pc, #672]	; (80005c4 <HAL_TIM_OC_DelayElapsedCallback+0x380>)
 8000322:	681b      	ldr	r3, [r3, #0]
 8000324:	121b      	asrs	r3, r3, #8
 8000326:	b2da      	uxtb	r2, r3
 8000328:	4ba4      	ldr	r3, [pc, #656]	; (80005bc <HAL_TIM_OC_DelayElapsedCallback+0x378>)
 800032a:	731a      	strb	r2, [r3, #12]
        erpa_buf[13] = (erpa_raw & 0xFF);               // ERPA eADC LSB
 800032c:	4ba5      	ldr	r3, [pc, #660]	; (80005c4 <HAL_TIM_OC_DelayElapsedCallback+0x380>)
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	b2da      	uxtb	r2, r3
 8000332:	4ba2      	ldr	r3, [pc, #648]	; (80005bc <HAL_TIM_OC_DelayElapsedCallback+0x378>)
 8000334:	735a      	strb	r2, [r3, #13]

        erpa_seq++;
 8000336:	4ba2      	ldr	r3, [pc, #648]	; (80005c0 <HAL_TIM_OC_DelayElapsedCallback+0x37c>)
 8000338:	881b      	ldrh	r3, [r3, #0]
 800033a:	3301      	adds	r3, #1
 800033c:	b29a      	uxth	r2, r3
 800033e:	4ba0      	ldr	r3, [pc, #640]	; (80005c0 <HAL_TIM_OC_DelayElapsedCallback+0x37c>)
 8000340:	801a      	strh	r2, [r3, #0]
        if (ERPA_ON)
 8000342:	4ba1      	ldr	r3, [pc, #644]	; (80005c8 <HAL_TIM_OC_DelayElapsedCallback+0x384>)
 8000344:	781b      	ldrb	r3, [r3, #0]
 8000346:	2b00      	cmp	r3, #0
 8000348:	d005      	beq.n	8000356 <HAL_TIM_OC_DelayElapsedCallback+0x112>
        {
          HAL_UART_Transmit(&huart1, erpa_buf, sizeof(erpa_buf), 100);
 800034a:	499c      	ldr	r1, [pc, #624]	; (80005bc <HAL_TIM_OC_DelayElapsedCallback+0x378>)
 800034c:	489f      	ldr	r0, [pc, #636]	; (80005cc <HAL_TIM_OC_DelayElapsedCallback+0x388>)
 800034e:	2364      	movs	r3, #100	; 0x64
 8000350:	220e      	movs	r2, #14
 8000352:	f005 f95f 	bl	8005614 <HAL_UART_Transmit>
        }
      }
      if (HK_ON)
 8000356:	4b9e      	ldr	r3, [pc, #632]	; (80005d0 <HAL_TIM_OC_DelayElapsedCallback+0x38c>)
 8000358:	781b      	ldrb	r3, [r3, #0]
 800035a:	2b00      	cmp	r3, #0
 800035c:	d100      	bne.n	8000360 <HAL_TIM_OC_DelayElapsedCallback+0x11c>
 800035e:	e2da      	b.n	8000916 <HAL_TIM_OC_DelayElapsedCallback+0x6d2>
      {
        if (hk_counter == HK_CADENCE)
 8000360:	4b9c      	ldr	r3, [pc, #624]	; (80005d4 <HAL_TIM_OC_DelayElapsedCallback+0x390>)
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	2201      	movs	r2, #1
 8000366:	4293      	cmp	r3, r2
 8000368:	d000      	beq.n	800036c <HAL_TIM_OC_DelayElapsedCallback+0x128>
 800036a:	e29d      	b.n	80008a8 <HAL_TIM_OC_DelayElapsedCallback+0x664>
          int16_t output1;
          int16_t output2;
          int16_t output3;
          int16_t output4;

          buf[0] = REG_TEMP;
 800036c:	2200      	movs	r2, #0
 800036e:	2508      	movs	r5, #8
 8000370:	197b      	adds	r3, r7, r5
 8000372:	701a      	strb	r2, [r3, #0]
          ret = HAL_I2C_Master_Transmit(&hi2c1, ADT7410_1, buf, 1,
 8000374:	2390      	movs	r3, #144	; 0x90
 8000376:	b299      	uxth	r1, r3
 8000378:	2627      	movs	r6, #39	; 0x27
 800037a:	19bc      	adds	r4, r7, r6
 800037c:	197a      	adds	r2, r7, r5
 800037e:	4896      	ldr	r0, [pc, #600]	; (80005d8 <HAL_TIM_OC_DelayElapsedCallback+0x394>)
 8000380:	23fa      	movs	r3, #250	; 0xfa
 8000382:	009b      	lsls	r3, r3, #2
 8000384:	9300      	str	r3, [sp, #0]
 8000386:	2301      	movs	r3, #1
 8000388:	f002 fe46 	bl	8003018 <HAL_I2C_Master_Transmit>
 800038c:	0003      	movs	r3, r0
 800038e:	7023      	strb	r3, [r4, #0]
                                        1000);
          //			I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
          if (ret != HAL_OK)
 8000390:	19bb      	adds	r3, r7, r6
 8000392:	781b      	ldrb	r3, [r3, #0]
 8000394:	2b00      	cmp	r3, #0
 8000396:	d008      	beq.n	80003aa <HAL_TIM_OC_DelayElapsedCallback+0x166>
          {
            strcpy((char *)buf, "Error Tx\r\n");
 8000398:	197b      	adds	r3, r7, r5
 800039a:	4a90      	ldr	r2, [pc, #576]	; (80005dc <HAL_TIM_OC_DelayElapsedCallback+0x398>)
 800039c:	ca03      	ldmia	r2!, {r0, r1}
 800039e:	c303      	stmia	r3!, {r0, r1}
 80003a0:	8811      	ldrh	r1, [r2, #0]
 80003a2:	8019      	strh	r1, [r3, #0]
 80003a4:	7892      	ldrb	r2, [r2, #2]
 80003a6:	709a      	strb	r2, [r3, #2]
 80003a8:	e02b      	b.n	8000402 <HAL_TIM_OC_DelayElapsedCallback+0x1be>
          }
          else
          {

            //				 Read 2 bytes from the temperature register
            ret = HAL_I2C_Master_Receive(&hi2c1, ADT7410_1, buf, 2,
 80003aa:	2390      	movs	r3, #144	; 0x90
 80003ac:	b299      	uxth	r1, r3
 80003ae:	2527      	movs	r5, #39	; 0x27
 80003b0:	197c      	adds	r4, r7, r5
 80003b2:	2608      	movs	r6, #8
 80003b4:	19ba      	adds	r2, r7, r6
 80003b6:	4888      	ldr	r0, [pc, #544]	; (80005d8 <HAL_TIM_OC_DelayElapsedCallback+0x394>)
 80003b8:	23fa      	movs	r3, #250	; 0xfa
 80003ba:	009b      	lsls	r3, r3, #2
 80003bc:	9300      	str	r3, [sp, #0]
 80003be:	2302      	movs	r3, #2
 80003c0:	f002 ff32 	bl	8003228 <HAL_I2C_Master_Receive>
 80003c4:	0003      	movs	r3, r0
 80003c6:	7023      	strb	r3, [r4, #0]
                                         1000);
            if (ret != HAL_OK)
 80003c8:	197b      	adds	r3, r7, r5
 80003ca:	781b      	ldrb	r3, [r3, #0]
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d008      	beq.n	80003e2 <HAL_TIM_OC_DelayElapsedCallback+0x19e>
            {
              strcpy((char *)buf, "Error Rx\r\n");
 80003d0:	19bb      	adds	r3, r7, r6
 80003d2:	4a83      	ldr	r2, [pc, #524]	; (80005e0 <HAL_TIM_OC_DelayElapsedCallback+0x39c>)
 80003d4:	ca03      	ldmia	r2!, {r0, r1}
 80003d6:	c303      	stmia	r3!, {r0, r1}
 80003d8:	8811      	ldrh	r1, [r2, #0]
 80003da:	8019      	strh	r1, [r3, #0]
 80003dc:	7892      	ldrb	r2, [r2, #2]
 80003de:	709a      	strb	r2, [r3, #2]
 80003e0:	e00f      	b.n	8000402 <HAL_TIM_OC_DelayElapsedCallback+0x1be>
            }
            else
            {

              output1 = (int16_t)(buf[0] << 8);
 80003e2:	2008      	movs	r0, #8
 80003e4:	183b      	adds	r3, r7, r0
 80003e6:	781b      	ldrb	r3, [r3, #0]
 80003e8:	021a      	lsls	r2, r3, #8
 80003ea:	2136      	movs	r1, #54	; 0x36
 80003ec:	187b      	adds	r3, r7, r1
 80003ee:	801a      	strh	r2, [r3, #0]
              output1 = (output1 | buf[1]) >> 3;
 80003f0:	187b      	adds	r3, r7, r1
 80003f2:	2200      	movs	r2, #0
 80003f4:	5e9b      	ldrsh	r3, [r3, r2]
 80003f6:	183a      	adds	r2, r7, r0
 80003f8:	7852      	ldrb	r2, [r2, #1]
 80003fa:	4313      	orrs	r3, r2
 80003fc:	10da      	asrs	r2, r3, #3
 80003fe:	187b      	adds	r3, r7, r1
 8000400:	801a      	strh	r2, [r3, #0]
            }
          }

          // Tell ADT7410_2 that we want to read from the temperature register
          buf[0] = REG_TEMP;
 8000402:	2200      	movs	r2, #0
 8000404:	2508      	movs	r5, #8
 8000406:	197b      	adds	r3, r7, r5
 8000408:	701a      	strb	r2, [r3, #0]
          ret = HAL_I2C_Master_Transmit(&hi2c1, ADT7410_2, buf, 1,
 800040a:	2394      	movs	r3, #148	; 0x94
 800040c:	b299      	uxth	r1, r3
 800040e:	2627      	movs	r6, #39	; 0x27
 8000410:	19bc      	adds	r4, r7, r6
 8000412:	197a      	adds	r2, r7, r5
 8000414:	4870      	ldr	r0, [pc, #448]	; (80005d8 <HAL_TIM_OC_DelayElapsedCallback+0x394>)
 8000416:	23fa      	movs	r3, #250	; 0xfa
 8000418:	009b      	lsls	r3, r3, #2
 800041a:	9300      	str	r3, [sp, #0]
 800041c:	2301      	movs	r3, #1
 800041e:	f002 fdfb 	bl	8003018 <HAL_I2C_Master_Transmit>
 8000422:	0003      	movs	r3, r0
 8000424:	7023      	strb	r3, [r4, #0]
                                        1000);
          //			I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
          if (ret != HAL_OK)
 8000426:	19bb      	adds	r3, r7, r6
 8000428:	781b      	ldrb	r3, [r3, #0]
 800042a:	2b00      	cmp	r3, #0
 800042c:	d008      	beq.n	8000440 <HAL_TIM_OC_DelayElapsedCallback+0x1fc>
          {
            strcpy((char *)buf, "Error Tx\r\n");
 800042e:	197b      	adds	r3, r7, r5
 8000430:	4a6a      	ldr	r2, [pc, #424]	; (80005dc <HAL_TIM_OC_DelayElapsedCallback+0x398>)
 8000432:	ca03      	ldmia	r2!, {r0, r1}
 8000434:	c303      	stmia	r3!, {r0, r1}
 8000436:	8811      	ldrh	r1, [r2, #0]
 8000438:	8019      	strh	r1, [r3, #0]
 800043a:	7892      	ldrb	r2, [r2, #2]
 800043c:	709a      	strb	r2, [r3, #2]
 800043e:	e02b      	b.n	8000498 <HAL_TIM_OC_DelayElapsedCallback+0x254>
          }
          else
          {

            //				 Read 2 bytes from the temperature register
            ret = HAL_I2C_Master_Receive(&hi2c1, ADT7410_2, buf, 2,
 8000440:	2394      	movs	r3, #148	; 0x94
 8000442:	b299      	uxth	r1, r3
 8000444:	2527      	movs	r5, #39	; 0x27
 8000446:	197c      	adds	r4, r7, r5
 8000448:	2608      	movs	r6, #8
 800044a:	19ba      	adds	r2, r7, r6
 800044c:	4862      	ldr	r0, [pc, #392]	; (80005d8 <HAL_TIM_OC_DelayElapsedCallback+0x394>)
 800044e:	23fa      	movs	r3, #250	; 0xfa
 8000450:	009b      	lsls	r3, r3, #2
 8000452:	9300      	str	r3, [sp, #0]
 8000454:	2302      	movs	r3, #2
 8000456:	f002 fee7 	bl	8003228 <HAL_I2C_Master_Receive>
 800045a:	0003      	movs	r3, r0
 800045c:	7023      	strb	r3, [r4, #0]
                                         1000);
            if (ret != HAL_OK)
 800045e:	197b      	adds	r3, r7, r5
 8000460:	781b      	ldrb	r3, [r3, #0]
 8000462:	2b00      	cmp	r3, #0
 8000464:	d008      	beq.n	8000478 <HAL_TIM_OC_DelayElapsedCallback+0x234>
            {
              strcpy((char *)buf, "Error Rx\r\n");
 8000466:	19bb      	adds	r3, r7, r6
 8000468:	4a5d      	ldr	r2, [pc, #372]	; (80005e0 <HAL_TIM_OC_DelayElapsedCallback+0x39c>)
 800046a:	ca03      	ldmia	r2!, {r0, r1}
 800046c:	c303      	stmia	r3!, {r0, r1}
 800046e:	8811      	ldrh	r1, [r2, #0]
 8000470:	8019      	strh	r1, [r3, #0]
 8000472:	7892      	ldrb	r2, [r2, #2]
 8000474:	709a      	strb	r2, [r3, #2]
 8000476:	e00f      	b.n	8000498 <HAL_TIM_OC_DelayElapsedCallback+0x254>
            }
            else
            {

              output2 = (int16_t)(buf[0] << 8);
 8000478:	2008      	movs	r0, #8
 800047a:	183b      	adds	r3, r7, r0
 800047c:	781b      	ldrb	r3, [r3, #0]
 800047e:	021a      	lsls	r2, r3, #8
 8000480:	2134      	movs	r1, #52	; 0x34
 8000482:	187b      	adds	r3, r7, r1
 8000484:	801a      	strh	r2, [r3, #0]
              output2 = (output2 | buf[1]) >> 3;
 8000486:	187b      	adds	r3, r7, r1
 8000488:	2200      	movs	r2, #0
 800048a:	5e9b      	ldrsh	r3, [r3, r2]
 800048c:	183a      	adds	r2, r7, r0
 800048e:	7852      	ldrb	r2, [r2, #1]
 8000490:	4313      	orrs	r3, r2
 8000492:	10da      	asrs	r2, r3, #3
 8000494:	187b      	adds	r3, r7, r1
 8000496:	801a      	strh	r2, [r3, #0]
            }
          }
          // TEMP SENSOR 3
          buf[0] = REG_TEMP;
 8000498:	2200      	movs	r2, #0
 800049a:	2508      	movs	r5, #8
 800049c:	197b      	adds	r3, r7, r5
 800049e:	701a      	strb	r2, [r3, #0]
          ret = HAL_I2C_Master_Transmit(&hi2c1, ADT7410_3, buf, 1,
 80004a0:	2392      	movs	r3, #146	; 0x92
 80004a2:	b299      	uxth	r1, r3
 80004a4:	2627      	movs	r6, #39	; 0x27
 80004a6:	19bc      	adds	r4, r7, r6
 80004a8:	197a      	adds	r2, r7, r5
 80004aa:	484b      	ldr	r0, [pc, #300]	; (80005d8 <HAL_TIM_OC_DelayElapsedCallback+0x394>)
 80004ac:	23fa      	movs	r3, #250	; 0xfa
 80004ae:	009b      	lsls	r3, r3, #2
 80004b0:	9300      	str	r3, [sp, #0]
 80004b2:	2301      	movs	r3, #1
 80004b4:	f002 fdb0 	bl	8003018 <HAL_I2C_Master_Transmit>
 80004b8:	0003      	movs	r3, r0
 80004ba:	7023      	strb	r3, [r4, #0]
                                        1000);
          //			I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
          if (ret != HAL_OK)
 80004bc:	19bb      	adds	r3, r7, r6
 80004be:	781b      	ldrb	r3, [r3, #0]
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d008      	beq.n	80004d6 <HAL_TIM_OC_DelayElapsedCallback+0x292>
          {
            strcpy((char *)buf, "Error Tx\r\n");
 80004c4:	197b      	adds	r3, r7, r5
 80004c6:	4a45      	ldr	r2, [pc, #276]	; (80005dc <HAL_TIM_OC_DelayElapsedCallback+0x398>)
 80004c8:	ca03      	ldmia	r2!, {r0, r1}
 80004ca:	c303      	stmia	r3!, {r0, r1}
 80004cc:	8811      	ldrh	r1, [r2, #0]
 80004ce:	8019      	strh	r1, [r3, #0]
 80004d0:	7892      	ldrb	r2, [r2, #2]
 80004d2:	709a      	strb	r2, [r3, #2]
 80004d4:	e02b      	b.n	800052e <HAL_TIM_OC_DelayElapsedCallback+0x2ea>
          }
          else
          {

            //				 Read 2 bytes from the temperature register
            ret = HAL_I2C_Master_Receive(&hi2c1, ADT7410_3, buf, 2,
 80004d6:	2392      	movs	r3, #146	; 0x92
 80004d8:	b299      	uxth	r1, r3
 80004da:	2527      	movs	r5, #39	; 0x27
 80004dc:	197c      	adds	r4, r7, r5
 80004de:	2608      	movs	r6, #8
 80004e0:	19ba      	adds	r2, r7, r6
 80004e2:	483d      	ldr	r0, [pc, #244]	; (80005d8 <HAL_TIM_OC_DelayElapsedCallback+0x394>)
 80004e4:	23fa      	movs	r3, #250	; 0xfa
 80004e6:	009b      	lsls	r3, r3, #2
 80004e8:	9300      	str	r3, [sp, #0]
 80004ea:	2302      	movs	r3, #2
 80004ec:	f002 fe9c 	bl	8003228 <HAL_I2C_Master_Receive>
 80004f0:	0003      	movs	r3, r0
 80004f2:	7023      	strb	r3, [r4, #0]
                                         1000);
            if (ret != HAL_OK)
 80004f4:	197b      	adds	r3, r7, r5
 80004f6:	781b      	ldrb	r3, [r3, #0]
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d008      	beq.n	800050e <HAL_TIM_OC_DelayElapsedCallback+0x2ca>
            {
              strcpy((char *)buf, "Error Rx\r\n");
 80004fc:	19bb      	adds	r3, r7, r6
 80004fe:	4a38      	ldr	r2, [pc, #224]	; (80005e0 <HAL_TIM_OC_DelayElapsedCallback+0x39c>)
 8000500:	ca03      	ldmia	r2!, {r0, r1}
 8000502:	c303      	stmia	r3!, {r0, r1}
 8000504:	8811      	ldrh	r1, [r2, #0]
 8000506:	8019      	strh	r1, [r3, #0]
 8000508:	7892      	ldrb	r2, [r2, #2]
 800050a:	709a      	strb	r2, [r3, #2]
 800050c:	e00f      	b.n	800052e <HAL_TIM_OC_DelayElapsedCallback+0x2ea>
            }
            else
            {

              output3 = (int16_t)(buf[0] << 8);
 800050e:	2008      	movs	r0, #8
 8000510:	183b      	adds	r3, r7, r0
 8000512:	781b      	ldrb	r3, [r3, #0]
 8000514:	021a      	lsls	r2, r3, #8
 8000516:	2132      	movs	r1, #50	; 0x32
 8000518:	187b      	adds	r3, r7, r1
 800051a:	801a      	strh	r2, [r3, #0]
              output3 = (output3 | buf[1]) >> 3;
 800051c:	187b      	adds	r3, r7, r1
 800051e:	2200      	movs	r2, #0
 8000520:	5e9b      	ldrsh	r3, [r3, r2]
 8000522:	183a      	adds	r2, r7, r0
 8000524:	7852      	ldrb	r2, [r2, #1]
 8000526:	4313      	orrs	r3, r2
 8000528:	10da      	asrs	r2, r3, #3
 800052a:	187b      	adds	r3, r7, r1
 800052c:	801a      	strh	r2, [r3, #0]
            }
          }
          // TEMP SENSOR 4
          buf[0] = REG_TEMP;
 800052e:	2200      	movs	r2, #0
 8000530:	2508      	movs	r5, #8
 8000532:	197b      	adds	r3, r7, r5
 8000534:	701a      	strb	r2, [r3, #0]
          ret = HAL_I2C_Master_Transmit(&hi2c1, ADT7410_4, buf, 1,
 8000536:	2396      	movs	r3, #150	; 0x96
 8000538:	b299      	uxth	r1, r3
 800053a:	2627      	movs	r6, #39	; 0x27
 800053c:	19bc      	adds	r4, r7, r6
 800053e:	197a      	adds	r2, r7, r5
 8000540:	4825      	ldr	r0, [pc, #148]	; (80005d8 <HAL_TIM_OC_DelayElapsedCallback+0x394>)
 8000542:	23fa      	movs	r3, #250	; 0xfa
 8000544:	009b      	lsls	r3, r3, #2
 8000546:	9300      	str	r3, [sp, #0]
 8000548:	2301      	movs	r3, #1
 800054a:	f002 fd65 	bl	8003018 <HAL_I2C_Master_Transmit>
 800054e:	0003      	movs	r3, r0
 8000550:	7023      	strb	r3, [r4, #0]
                                        1000);
          //			I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
          if (ret != HAL_OK)
 8000552:	19bb      	adds	r3, r7, r6
 8000554:	781b      	ldrb	r3, [r3, #0]
 8000556:	2b00      	cmp	r3, #0
 8000558:	d008      	beq.n	800056c <HAL_TIM_OC_DelayElapsedCallback+0x328>
          {
            strcpy((char *)buf, "Error Tx\r\n");
 800055a:	197b      	adds	r3, r7, r5
 800055c:	4a1f      	ldr	r2, [pc, #124]	; (80005dc <HAL_TIM_OC_DelayElapsedCallback+0x398>)
 800055e:	ca03      	ldmia	r2!, {r0, r1}
 8000560:	c303      	stmia	r3!, {r0, r1}
 8000562:	8811      	ldrh	r1, [r2, #0]
 8000564:	8019      	strh	r1, [r3, #0]
 8000566:	7892      	ldrb	r2, [r2, #2]
 8000568:	709a      	strb	r2, [r3, #2]
 800056a:	e04b      	b.n	8000604 <HAL_TIM_OC_DelayElapsedCallback+0x3c0>
          }
          else
          {

            //				 Read 2 bytes from the temperature register
            ret = HAL_I2C_Master_Receive(&hi2c1, ADT7410_4, buf, 2,
 800056c:	2396      	movs	r3, #150	; 0x96
 800056e:	b299      	uxth	r1, r3
 8000570:	2527      	movs	r5, #39	; 0x27
 8000572:	197c      	adds	r4, r7, r5
 8000574:	2608      	movs	r6, #8
 8000576:	19ba      	adds	r2, r7, r6
 8000578:	4817      	ldr	r0, [pc, #92]	; (80005d8 <HAL_TIM_OC_DelayElapsedCallback+0x394>)
 800057a:	23fa      	movs	r3, #250	; 0xfa
 800057c:	009b      	lsls	r3, r3, #2
 800057e:	9300      	str	r3, [sp, #0]
 8000580:	2302      	movs	r3, #2
 8000582:	f002 fe51 	bl	8003228 <HAL_I2C_Master_Receive>
 8000586:	0003      	movs	r3, r0
 8000588:	7023      	strb	r3, [r4, #0]
                                         1000);
            if (ret != HAL_OK)
 800058a:	197b      	adds	r3, r7, r5
 800058c:	781b      	ldrb	r3, [r3, #0]
 800058e:	2b00      	cmp	r3, #0
 8000590:	d028      	beq.n	80005e4 <HAL_TIM_OC_DelayElapsedCallback+0x3a0>
            {
              strcpy((char *)buf, "Error Rx\r\n");
 8000592:	19bb      	adds	r3, r7, r6
 8000594:	4a12      	ldr	r2, [pc, #72]	; (80005e0 <HAL_TIM_OC_DelayElapsedCallback+0x39c>)
 8000596:	ca03      	ldmia	r2!, {r0, r1}
 8000598:	c303      	stmia	r3!, {r0, r1}
 800059a:	8811      	ldrh	r1, [r2, #0]
 800059c:	8019      	strh	r1, [r3, #0]
 800059e:	7892      	ldrb	r2, [r2, #2]
 80005a0:	709a      	strb	r2, [r3, #2]
 80005a2:	e02f      	b.n	8000604 <HAL_TIM_OC_DelayElapsedCallback+0x3c0>
 80005a4:	20000240 	.word	0x20000240
 80005a8:	2000039a 	.word	0x2000039a
 80005ac:	40007400 	.word	0x40007400
 80005b0:	20000000 	.word	0x20000000
 80005b4:	20000378 	.word	0x20000378
 80005b8:	2000004c 	.word	0x2000004c
 80005bc:	200003a4 	.word	0x200003a4
 80005c0:	200003b2 	.word	0x200003b2
 80005c4:	200003a0 	.word	0x200003a0
 80005c8:	20000021 	.word	0x20000021
 80005cc:	20000288 	.word	0x20000288
 80005d0:	20000022 	.word	0x20000022
 80005d4:	200003e4 	.word	0x200003e4
 80005d8:	200000e4 	.word	0x200000e4
 80005dc:	08006d14 	.word	0x08006d14
 80005e0:	08006d20 	.word	0x08006d20
            }
            else
            {

              output4 = (int16_t)(buf[0] << 8);
 80005e4:	2008      	movs	r0, #8
 80005e6:	183b      	adds	r3, r7, r0
 80005e8:	781b      	ldrb	r3, [r3, #0]
 80005ea:	021a      	lsls	r2, r3, #8
 80005ec:	2130      	movs	r1, #48	; 0x30
 80005ee:	187b      	adds	r3, r7, r1
 80005f0:	801a      	strh	r2, [r3, #0]
              output4 = (output4 | buf[1]) >> 3;
 80005f2:	187b      	adds	r3, r7, r1
 80005f4:	2200      	movs	r2, #0
 80005f6:	5e9b      	ldrsh	r3, [r3, r2]
 80005f8:	183a      	adds	r2, r7, r0
 80005fa:	7852      	ldrb	r2, [r2, #1]
 80005fc:	4313      	orrs	r3, r2
 80005fe:	10da      	asrs	r2, r3, #3
 8000600:	187b      	adds	r3, r7, r1
 8000602:	801a      	strh	r2, [r3, #0]
            }
          }

          HAL_ADC_Start_DMA(&hadc, (uint32_t *)adcResultsDMA,
 8000604:	2311      	movs	r3, #17
 8000606:	001a      	movs	r2, r3
 8000608:	49c5      	ldr	r1, [pc, #788]	; (8000920 <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 800060a:	4bc6      	ldr	r3, [pc, #792]	; (8000924 <HAL_TIM_OC_DelayElapsedCallback+0x6e0>)
 800060c:	0018      	movs	r0, r3
 800060e:	f001 fca1 	bl	8001f54 <HAL_ADC_Start_DMA>
                            adcChannelCount);

          uint16_t PA1 = adcResultsDMA[1];       // ADC_IN1, BUS_Vmon: instrument bus voltage monitor
 8000612:	2124      	movs	r1, #36	; 0x24
 8000614:	187b      	adds	r3, r7, r1
 8000616:	4ac2      	ldr	r2, [pc, #776]	; (8000920 <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 8000618:	8852      	ldrh	r2, [r2, #2]
 800061a:	801a      	strh	r2, [r3, #0]
          uint16_t PA2 = adcResultsDMA[2];       // ADC_IN2, BUS_Imon: instrument bus current monitor
 800061c:	2022      	movs	r0, #34	; 0x22
 800061e:	183b      	adds	r3, r7, r0
 8000620:	4abf      	ldr	r2, [pc, #764]	; (8000920 <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 8000622:	8892      	ldrh	r2, [r2, #4]
 8000624:	801a      	strh	r2, [r3, #0]
          uint16_t PA3 = adcResultsDMA[3];       // ADC_IN3, 3v3_mon: Accurate 5V for ADC monitor
 8000626:	2420      	movs	r4, #32
 8000628:	193b      	adds	r3, r7, r4
 800062a:	4abd      	ldr	r2, [pc, #756]	; (8000920 <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 800062c:	88d2      	ldrh	r2, [r2, #6]
 800062e:	801a      	strh	r2, [r3, #0]
          uint16_t PA5 = adcResultsDMA[4];       // ADC_IN5, n150v_mon: n150 voltage monitor
 8000630:	251e      	movs	r5, #30
 8000632:	197b      	adds	r3, r7, r5
 8000634:	4aba      	ldr	r2, [pc, #744]	; (8000920 <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 8000636:	8912      	ldrh	r2, [r2, #8]
 8000638:	801a      	strh	r2, [r3, #0]
          uint16_t PA6 = adcResultsDMA[5];       // ADC_IN6, n800v_mon: n800 voltage monitor
 800063a:	261c      	movs	r6, #28
 800063c:	19bb      	adds	r3, r7, r6
 800063e:	4ab8      	ldr	r2, [pc, #736]	; (8000920 <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 8000640:	8952      	ldrh	r2, [r2, #10]
 8000642:	801a      	strh	r2, [r3, #0]
          uint16_t PC0 = adcResultsDMA[9];       // ADC_IN10, 2v5_mon: 2.5v voltage monitor
 8000644:	231a      	movs	r3, #26
 8000646:	18fb      	adds	r3, r7, r3
 8000648:	4ab5      	ldr	r2, [pc, #724]	; (8000920 <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 800064a:	8a52      	ldrh	r2, [r2, #18]
 800064c:	801a      	strh	r2, [r3, #0]
          uint16_t PC1 = adcResultsDMA[10];      // ADC_IN11, n5v_mon: n5v voltage monitor
 800064e:	2218      	movs	r2, #24
 8000650:	18bb      	adds	r3, r7, r2
 8000652:	4ab3      	ldr	r2, [pc, #716]	; (8000920 <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 8000654:	8a92      	ldrh	r2, [r2, #20]
 8000656:	801a      	strh	r2, [r3, #0]
          uint16_t PC2 = adcResultsDMA[11];      // ADC_IN12, 5v_mon: 5v voltage monitor
 8000658:	2316      	movs	r3, #22
 800065a:	18fb      	adds	r3, r7, r3
 800065c:	4ab0      	ldr	r2, [pc, #704]	; (8000920 <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 800065e:	8ad2      	ldrh	r2, [r2, #22]
 8000660:	801a      	strh	r2, [r3, #0]
          uint16_t PC3 = adcResultsDMA[12];      // ADC_IN13, n3v3_mon: n3v3 voltage monitor
 8000662:	2214      	movs	r2, #20
 8000664:	18bb      	adds	r3, r7, r2
 8000666:	4aae      	ldr	r2, [pc, #696]	; (8000920 <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 8000668:	8b12      	ldrh	r2, [r2, #24]
 800066a:	801a      	strh	r2, [r3, #0]
          uint16_t PC4 = adcResultsDMA[13];      // ADC_IN14, 5vref_mon: 5v reference voltage monitor
 800066c:	2312      	movs	r3, #18
 800066e:	18fb      	adds	r3, r7, r3
 8000670:	4aab      	ldr	r2, [pc, #684]	; (8000920 <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 8000672:	8b52      	ldrh	r2, [r2, #26]
 8000674:	801a      	strh	r2, [r3, #0]
          uint16_t PC5 = adcResultsDMA[14];      // ADC_IN15, 15v_mon: 15v voltage monitor
 8000676:	2210      	movs	r2, #16
 8000678:	18bb      	adds	r3, r7, r2
 800067a:	4aa9      	ldr	r2, [pc, #676]	; (8000920 <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 800067c:	8b92      	ldrh	r2, [r2, #28]
 800067e:	801a      	strh	r2, [r3, #0]
          uint16_t MCU_TEMP = adcResultsDMA[15]; //(internally connected) ADC_IN16, VSENSE
 8000680:	230e      	movs	r3, #14
 8000682:	18fb      	adds	r3, r7, r3
 8000684:	4aa6      	ldr	r2, [pc, #664]	; (8000920 <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 8000686:	8bd2      	ldrh	r2, [r2, #30]
 8000688:	801a      	strh	r2, [r3, #0]
          uint16_t MCU_VREF = adcResultsDMA[16]; //(internally connected) ADC_IN17, VREFINT
 800068a:	220c      	movs	r2, #12
 800068c:	18bb      	adds	r3, r7, r2
 800068e:	4aa4      	ldr	r2, [pc, #656]	; (8000920 <HAL_TIM_OC_DelayElapsedCallback+0x6dc>)
 8000690:	8c12      	ldrh	r2, [r2, #32]
 8000692:	801a      	strh	r2, [r3, #0]


          hk_buf[0] = hk_sync;                     // HK SYNC 0xCC MSB					0 SYNC
 8000694:	22cc      	movs	r2, #204	; 0xcc
 8000696:	4ba4      	ldr	r3, [pc, #656]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 8000698:	701a      	strb	r2, [r3, #0]
          hk_buf[1] = hk_sync;                     // HK SYNC 0xCC LSB
 800069a:	22cc      	movs	r2, #204	; 0xcc
 800069c:	4ba2      	ldr	r3, [pc, #648]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 800069e:	705a      	strb	r2, [r3, #1]
          hk_buf[2] = ((hk_seq & 0xFF00) >> 8);    // HK SEQ # MSB		1 SEQUENCE
 80006a0:	4ba2      	ldr	r3, [pc, #648]	; (800092c <HAL_TIM_OC_DelayElapsedCallback+0x6e8>)
 80006a2:	881b      	ldrh	r3, [r3, #0]
 80006a4:	0a1b      	lsrs	r3, r3, #8
 80006a6:	b29b      	uxth	r3, r3
 80006a8:	b2da      	uxtb	r2, r3
 80006aa:	4b9f      	ldr	r3, [pc, #636]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 80006ac:	709a      	strb	r2, [r3, #2]
          hk_buf[3] = (hk_seq & 0xFF);             // HK SEQ # LSB
 80006ae:	4b9f      	ldr	r3, [pc, #636]	; (800092c <HAL_TIM_OC_DelayElapsedCallback+0x6e8>)
 80006b0:	881b      	ldrh	r3, [r3, #0]
 80006b2:	b2da      	uxtb	r2, r3
 80006b4:	4b9c      	ldr	r3, [pc, #624]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 80006b6:	70da      	strb	r2, [r3, #3]
          hk_buf[4] = ((MCU_TEMP & 0xFF00) >> 8); // VSENSE MSB		13 VSENSE
 80006b8:	230e      	movs	r3, #14
 80006ba:	18fb      	adds	r3, r7, r3
 80006bc:	881b      	ldrh	r3, [r3, #0]
 80006be:	0a1b      	lsrs	r3, r3, #8
 80006c0:	b29b      	uxth	r3, r3
 80006c2:	b2da      	uxtb	r2, r3
 80006c4:	4b98      	ldr	r3, [pc, #608]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 80006c6:	711a      	strb	r2, [r3, #4]
          hk_buf[5] = (MCU_TEMP & 0xFF);          // VSENSE LSB
 80006c8:	230e      	movs	r3, #14
 80006ca:	18fb      	adds	r3, r7, r3
 80006cc:	881b      	ldrh	r3, [r3, #0]
 80006ce:	b2da      	uxtb	r2, r3
 80006d0:	4b95      	ldr	r3, [pc, #596]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 80006d2:	715a      	strb	r2, [r3, #5]
          hk_buf[6] = ((MCU_VREF & 0xFF00) >> 8);
 80006d4:	220c      	movs	r2, #12
 80006d6:	18bb      	adds	r3, r7, r2
 80006d8:	881b      	ldrh	r3, [r3, #0]
 80006da:	0a1b      	lsrs	r3, r3, #8
 80006dc:	b29b      	uxth	r3, r3
 80006de:	b2da      	uxtb	r2, r3
 80006e0:	4b91      	ldr	r3, [pc, #580]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 80006e2:	719a      	strb	r2, [r3, #6]
          hk_buf[7] = (MCU_VREF & 0xFF);
 80006e4:	220c      	movs	r2, #12
 80006e6:	18bb      	adds	r3, r7, r2
 80006e8:	881b      	ldrh	r3, [r3, #0]
 80006ea:	b2da      	uxtb	r2, r3
 80006ec:	4b8e      	ldr	r3, [pc, #568]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 80006ee:	71da      	strb	r2, [r3, #7]
          hk_buf[8] = ((output1 & 0xFF00) >> 8);
 80006f0:	2336      	movs	r3, #54	; 0x36
 80006f2:	18fb      	adds	r3, r7, r3
 80006f4:	2200      	movs	r2, #0
 80006f6:	5e9b      	ldrsh	r3, [r3, r2]
 80006f8:	121b      	asrs	r3, r3, #8
 80006fa:	b2da      	uxtb	r2, r3
 80006fc:	4b8a      	ldr	r3, [pc, #552]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 80006fe:	721a      	strb	r2, [r3, #8]
          hk_buf[9] = (output1 & 0xFF);
 8000700:	2336      	movs	r3, #54	; 0x36
 8000702:	18fb      	adds	r3, r7, r3
 8000704:	881b      	ldrh	r3, [r3, #0]
 8000706:	b2da      	uxtb	r2, r3
 8000708:	4b87      	ldr	r3, [pc, #540]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 800070a:	725a      	strb	r2, [r3, #9]
          hk_buf[10] = ((output2 & 0xFF00) >> 8);
 800070c:	2334      	movs	r3, #52	; 0x34
 800070e:	18fb      	adds	r3, r7, r3
 8000710:	2200      	movs	r2, #0
 8000712:	5e9b      	ldrsh	r3, [r3, r2]
 8000714:	121b      	asrs	r3, r3, #8
 8000716:	b2da      	uxtb	r2, r3
 8000718:	4b83      	ldr	r3, [pc, #524]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 800071a:	729a      	strb	r2, [r3, #10]
          hk_buf[11] = (output2 & 0xFF);
 800071c:	2334      	movs	r3, #52	; 0x34
 800071e:	18fb      	adds	r3, r7, r3
 8000720:	881b      	ldrh	r3, [r3, #0]
 8000722:	b2da      	uxtb	r2, r3
 8000724:	4b80      	ldr	r3, [pc, #512]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 8000726:	72da      	strb	r2, [r3, #11]
          hk_buf[12] = ((output3 & 0xFF00) >> 8);
 8000728:	2332      	movs	r3, #50	; 0x32
 800072a:	18fb      	adds	r3, r7, r3
 800072c:	2200      	movs	r2, #0
 800072e:	5e9b      	ldrsh	r3, [r3, r2]
 8000730:	121b      	asrs	r3, r3, #8
 8000732:	b2da      	uxtb	r2, r3
 8000734:	4b7c      	ldr	r3, [pc, #496]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 8000736:	731a      	strb	r2, [r3, #12]
          hk_buf[13] = (output3 & 0xFF);
 8000738:	2332      	movs	r3, #50	; 0x32
 800073a:	18fb      	adds	r3, r7, r3
 800073c:	881b      	ldrh	r3, [r3, #0]
 800073e:	b2da      	uxtb	r2, r3
 8000740:	4b79      	ldr	r3, [pc, #484]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 8000742:	735a      	strb	r2, [r3, #13]
          hk_buf[14] = ((output4 & 0xFF00) >> 8);
 8000744:	2330      	movs	r3, #48	; 0x30
 8000746:	18fb      	adds	r3, r7, r3
 8000748:	2200      	movs	r2, #0
 800074a:	5e9b      	ldrsh	r3, [r3, r2]
 800074c:	121b      	asrs	r3, r3, #8
 800074e:	b2da      	uxtb	r2, r3
 8000750:	4b75      	ldr	r3, [pc, #468]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 8000752:	739a      	strb	r2, [r3, #14]
          hk_buf[15] = (output4 & 0xFF);
 8000754:	2330      	movs	r3, #48	; 0x30
 8000756:	18fb      	adds	r3, r7, r3
 8000758:	881b      	ldrh	r3, [r3, #0]
 800075a:	b2da      	uxtb	r2, r3
 800075c:	4b72      	ldr	r3, [pc, #456]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 800075e:	73da      	strb	r2, [r3, #15]
          hk_buf[16] = ((PA1 & 0xFF00) >> 8);       // BUS_Vmon MSB			2 BUS_VMON PA1
 8000760:	187b      	adds	r3, r7, r1
 8000762:	881b      	ldrh	r3, [r3, #0]
 8000764:	0a1b      	lsrs	r3, r3, #8
 8000766:	b29b      	uxth	r3, r3
 8000768:	b2da      	uxtb	r2, r3
 800076a:	4b6f      	ldr	r3, [pc, #444]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 800076c:	741a      	strb	r2, [r3, #16]
          hk_buf[17] = (PA1 & 0xFF);                // BUS_Vmon LSB
 800076e:	187b      	adds	r3, r7, r1
 8000770:	881b      	ldrh	r3, [r3, #0]
 8000772:	b2da      	uxtb	r2, r3
 8000774:	4b6c      	ldr	r3, [pc, #432]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 8000776:	745a      	strb	r2, [r3, #17]
          hk_buf[18] = ((PA2 & 0xFF00) >> 8);       // BUS_Imon MSB			3 BUS_IMON PA2
 8000778:	183b      	adds	r3, r7, r0
 800077a:	881b      	ldrh	r3, [r3, #0]
 800077c:	0a1b      	lsrs	r3, r3, #8
 800077e:	b29b      	uxth	r3, r3
 8000780:	b2da      	uxtb	r2, r3
 8000782:	4b69      	ldr	r3, [pc, #420]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 8000784:	749a      	strb	r2, [r3, #18]
          hk_buf[19] = (PA2 & 0xFF);                // BUS_Imon LSB
 8000786:	183b      	adds	r3, r7, r0
 8000788:	881b      	ldrh	r3, [r3, #0]
 800078a:	b2da      	uxtb	r2, r3
 800078c:	4b66      	ldr	r3, [pc, #408]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 800078e:	74da      	strb	r2, [r3, #19]
          hk_buf[20] = ((PC0 & 0xFF00) >> 8);      	// 2v5_mon MSB			7 2V5_MON PC0
 8000790:	211a      	movs	r1, #26
 8000792:	187b      	adds	r3, r7, r1
 8000794:	881b      	ldrh	r3, [r3, #0]
 8000796:	0a1b      	lsrs	r3, r3, #8
 8000798:	b29b      	uxth	r3, r3
 800079a:	b2da      	uxtb	r2, r3
 800079c:	4b62      	ldr	r3, [pc, #392]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 800079e:	751a      	strb	r2, [r3, #20]
          hk_buf[21] = (PC0 & 0xFF);               	// 2v5_mon LSB
 80007a0:	187b      	adds	r3, r7, r1
 80007a2:	881b      	ldrh	r3, [r3, #0]
 80007a4:	b2da      	uxtb	r2, r3
 80007a6:	4b60      	ldr	r3, [pc, #384]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 80007a8:	755a      	strb	r2, [r3, #21]
          hk_buf[22] = ((PA3 & 0xFF00) >> 8);       // 3v3_mon MSB			4 3v3_MON PA3
 80007aa:	193b      	adds	r3, r7, r4
 80007ac:	881b      	ldrh	r3, [r3, #0]
 80007ae:	0a1b      	lsrs	r3, r3, #8
 80007b0:	b29b      	uxth	r3, r3
 80007b2:	b2da      	uxtb	r2, r3
 80007b4:	4b5c      	ldr	r3, [pc, #368]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 80007b6:	759a      	strb	r2, [r3, #22]
          hk_buf[23] = (PA3 & 0xFF);                // 3v3_mon LSB
 80007b8:	193b      	adds	r3, r7, r4
 80007ba:	881b      	ldrh	r3, [r3, #0]
 80007bc:	b2da      	uxtb	r2, r3
 80007be:	4b5a      	ldr	r3, [pc, #360]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 80007c0:	75da      	strb	r2, [r3, #23]
          hk_buf[24] = ((PC2 & 0xFF00) >> 8);      	// 5v_mon MSB			9 5V_MON PC2
 80007c2:	2016      	movs	r0, #22
 80007c4:	183b      	adds	r3, r7, r0
 80007c6:	881b      	ldrh	r3, [r3, #0]
 80007c8:	0a1b      	lsrs	r3, r3, #8
 80007ca:	b29b      	uxth	r3, r3
 80007cc:	b2da      	uxtb	r2, r3
 80007ce:	4b56      	ldr	r3, [pc, #344]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 80007d0:	761a      	strb	r2, [r3, #24]
          hk_buf[25] = (PC2 & 0xFF);               	// 5v_mon LSB
 80007d2:	183b      	adds	r3, r7, r0
 80007d4:	881b      	ldrh	r3, [r3, #0]
 80007d6:	b2da      	uxtb	r2, r3
 80007d8:	4b53      	ldr	r3, [pc, #332]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 80007da:	765a      	strb	r2, [r3, #25]
          hk_buf[26] = ((PC3 & 0xFF00) >> 8);      	// n3v3_mon MSB			10 N3V3_MON PC3
 80007dc:	2014      	movs	r0, #20
 80007de:	183b      	adds	r3, r7, r0
 80007e0:	881b      	ldrh	r3, [r3, #0]
 80007e2:	0a1b      	lsrs	r3, r3, #8
 80007e4:	b29b      	uxth	r3, r3
 80007e6:	b2da      	uxtb	r2, r3
 80007e8:	4b4f      	ldr	r3, [pc, #316]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 80007ea:	769a      	strb	r2, [r3, #26]
          hk_buf[27] = (PC3 & 0xFF);               	// n3v3_mon LSB
 80007ec:	183b      	adds	r3, r7, r0
 80007ee:	881b      	ldrh	r3, [r3, #0]
 80007f0:	b2da      	uxtb	r2, r3
 80007f2:	4b4d      	ldr	r3, [pc, #308]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 80007f4:	76da      	strb	r2, [r3, #27]
          hk_buf[28] = ((PC1 & 0xFF00) >> 8);      	// n5v_mon MSB			8 N5V_MON PC1
 80007f6:	2118      	movs	r1, #24
 80007f8:	187b      	adds	r3, r7, r1
 80007fa:	881b      	ldrh	r3, [r3, #0]
 80007fc:	0a1b      	lsrs	r3, r3, #8
 80007fe:	b29b      	uxth	r3, r3
 8000800:	b2da      	uxtb	r2, r3
 8000802:	4b49      	ldr	r3, [pc, #292]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 8000804:	771a      	strb	r2, [r3, #28]
          hk_buf[29] = (PC1 & 0xFF);               	// n5v_mon LSB
 8000806:	187b      	adds	r3, r7, r1
 8000808:	881b      	ldrh	r3, [r3, #0]
 800080a:	b2da      	uxtb	r2, r3
 800080c:	4b46      	ldr	r3, [pc, #280]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 800080e:	775a      	strb	r2, [r3, #29]
          hk_buf[30] = ((PC5 & 0xFF00) >> 8);      	// 15v_mon MSB			12 15V_MON PC5
 8000810:	2110      	movs	r1, #16
 8000812:	187b      	adds	r3, r7, r1
 8000814:	881b      	ldrh	r3, [r3, #0]
 8000816:	0a1b      	lsrs	r3, r3, #8
 8000818:	b29b      	uxth	r3, r3
 800081a:	b2da      	uxtb	r2, r3
 800081c:	4b42      	ldr	r3, [pc, #264]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 800081e:	779a      	strb	r2, [r3, #30]
          hk_buf[31] = (PC5 & 0xFF);               	// 15v_mon LSB
 8000820:	187b      	adds	r3, r7, r1
 8000822:	881b      	ldrh	r3, [r3, #0]
 8000824:	b2da      	uxtb	r2, r3
 8000826:	4b40      	ldr	r3, [pc, #256]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 8000828:	77da      	strb	r2, [r3, #31]
          hk_buf[32] = ((PC4 & 0xFF00) >> 8);      	// 5vref_mon MSB		11 5VREF_MON PC4
 800082a:	2012      	movs	r0, #18
 800082c:	183b      	adds	r3, r7, r0
 800082e:	881b      	ldrh	r3, [r3, #0]
 8000830:	0a1b      	lsrs	r3, r3, #8
 8000832:	b29b      	uxth	r3, r3
 8000834:	b2d9      	uxtb	r1, r3
 8000836:	4b3c      	ldr	r3, [pc, #240]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 8000838:	2220      	movs	r2, #32
 800083a:	5499      	strb	r1, [r3, r2]
          hk_buf[33] = (PC4 & 0xFF);               	// 5vref_mon LSB
 800083c:	183b      	adds	r3, r7, r0
 800083e:	881b      	ldrh	r3, [r3, #0]
 8000840:	b2d9      	uxtb	r1, r3
 8000842:	4b39      	ldr	r3, [pc, #228]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 8000844:	2221      	movs	r2, #33	; 0x21
 8000846:	5499      	strb	r1, [r3, r2]
          hk_buf[34] = ((PA5 & 0xFF00) >> 8);      	// n150v_mon MSB		5 N150V_MON PA5
 8000848:	197b      	adds	r3, r7, r5
 800084a:	881b      	ldrh	r3, [r3, #0]
 800084c:	0a1b      	lsrs	r3, r3, #8
 800084e:	b29b      	uxth	r3, r3
 8000850:	b2d9      	uxtb	r1, r3
 8000852:	4b35      	ldr	r3, [pc, #212]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 8000854:	2222      	movs	r2, #34	; 0x22
 8000856:	5499      	strb	r1, [r3, r2]
          hk_buf[35] = (PA5 & 0xFF);               	// n150v_mon LSB
 8000858:	197b      	adds	r3, r7, r5
 800085a:	881b      	ldrh	r3, [r3, #0]
 800085c:	b2d9      	uxtb	r1, r3
 800085e:	4b32      	ldr	r3, [pc, #200]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 8000860:	2223      	movs	r2, #35	; 0x23
 8000862:	5499      	strb	r1, [r3, r2]
          hk_buf[36] = ((PA6 & 0xFF00) >> 8);      	// n800v_mon MSB		6 N800V_MON PA6
 8000864:	19bb      	adds	r3, r7, r6
 8000866:	881b      	ldrh	r3, [r3, #0]
 8000868:	0a1b      	lsrs	r3, r3, #8
 800086a:	b29b      	uxth	r3, r3
 800086c:	b2d9      	uxtb	r1, r3
 800086e:	4b2e      	ldr	r3, [pc, #184]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 8000870:	2224      	movs	r2, #36	; 0x24
 8000872:	5499      	strb	r1, [r3, r2]
          hk_buf[37] = (PA6 & 0xFF);               	// n800v_mon LSB
 8000874:	19bb      	adds	r3, r7, r6
 8000876:	881b      	ldrh	r3, [r3, #0]
 8000878:	b2d9      	uxtb	r1, r3
 800087a:	4b2b      	ldr	r3, [pc, #172]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 800087c:	2225      	movs	r2, #37	; 0x25
 800087e:	5499      	strb	r1, [r3, r2]

          if (HK_ON)
 8000880:	4b2b      	ldr	r3, [pc, #172]	; (8000930 <HAL_TIM_OC_DelayElapsedCallback+0x6ec>)
 8000882:	781b      	ldrb	r3, [r3, #0]
 8000884:	2b00      	cmp	r3, #0
 8000886:	d005      	beq.n	8000894 <HAL_TIM_OC_DelayElapsedCallback+0x650>
          {
            HAL_UART_Transmit(&huart1, hk_buf, sizeof(hk_buf), 100);
 8000888:	4927      	ldr	r1, [pc, #156]	; (8000928 <HAL_TIM_OC_DelayElapsedCallback+0x6e4>)
 800088a:	482a      	ldr	r0, [pc, #168]	; (8000934 <HAL_TIM_OC_DelayElapsedCallback+0x6f0>)
 800088c:	2364      	movs	r3, #100	; 0x64
 800088e:	2226      	movs	r2, #38	; 0x26
 8000890:	f004 fec0 	bl	8005614 <HAL_UART_Transmit>
          }
          hk_counter = 1;
 8000894:	4b28      	ldr	r3, [pc, #160]	; (8000938 <HAL_TIM_OC_DelayElapsedCallback+0x6f4>)
 8000896:	2201      	movs	r2, #1
 8000898:	601a      	str	r2, [r3, #0]
          hk_seq++;
 800089a:	4b24      	ldr	r3, [pc, #144]	; (800092c <HAL_TIM_OC_DelayElapsedCallback+0x6e8>)
 800089c:	881b      	ldrh	r3, [r3, #0]
 800089e:	3301      	adds	r3, #1
 80008a0:	b29a      	uxth	r2, r3
 80008a2:	4b22      	ldr	r3, [pc, #136]	; (800092c <HAL_TIM_OC_DelayElapsedCallback+0x6e8>)
 80008a4:	801a      	strh	r2, [r3, #0]
      }
    }
  }

  /* Timer 3 also called but doesn't need to do anything on IT */
}
 80008a6:	e036      	b.n	8000916 <HAL_TIM_OC_DelayElapsedCallback+0x6d2>
          hk_counter++;
 80008a8:	4b23      	ldr	r3, [pc, #140]	; (8000938 <HAL_TIM_OC_DelayElapsedCallback+0x6f4>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	1c5a      	adds	r2, r3, #1
 80008ae:	4b22      	ldr	r3, [pc, #136]	; (8000938 <HAL_TIM_OC_DelayElapsedCallback+0x6f4>)
 80008b0:	601a      	str	r2, [r3, #0]
}
 80008b2:	e030      	b.n	8000916 <HAL_TIM_OC_DelayElapsedCallback+0x6d2>
  else if (htim == &htim1)
 80008b4:	687a      	ldr	r2, [r7, #4]
 80008b6:	4b21      	ldr	r3, [pc, #132]	; (800093c <HAL_TIM_OC_DelayElapsedCallback+0x6f8>)
 80008b8:	429a      	cmp	r2, r3
 80008ba:	d12c      	bne.n	8000916 <HAL_TIM_OC_DelayElapsedCallback+0x6d2>
    if (PMT_ON)
 80008bc:	4b20      	ldr	r3, [pc, #128]	; (8000940 <HAL_TIM_OC_DelayElapsedCallback+0x6fc>)
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d028      	beq.n	8000916 <HAL_TIM_OC_DelayElapsedCallback+0x6d2>
        pmt_buf[0] = pmt_sync;
 80008c4:	22bb      	movs	r2, #187	; 0xbb
 80008c6:	4b1f      	ldr	r3, [pc, #124]	; (8000944 <HAL_TIM_OC_DelayElapsedCallback+0x700>)
 80008c8:	701a      	strb	r2, [r3, #0]
        pmt_buf[1] = pmt_sync;
 80008ca:	22bb      	movs	r2, #187	; 0xbb
 80008cc:	4b1d      	ldr	r3, [pc, #116]	; (8000944 <HAL_TIM_OC_DelayElapsedCallback+0x700>)
 80008ce:	705a      	strb	r2, [r3, #1]
        pmt_buf[2] = ((pmt_seq & 0xFF00) >> 8);
 80008d0:	4b1d      	ldr	r3, [pc, #116]	; (8000948 <HAL_TIM_OC_DelayElapsedCallback+0x704>)
 80008d2:	881b      	ldrh	r3, [r3, #0]
 80008d4:	0a1b      	lsrs	r3, r3, #8
 80008d6:	b29b      	uxth	r3, r3
 80008d8:	b2da      	uxtb	r2, r3
 80008da:	4b1a      	ldr	r3, [pc, #104]	; (8000944 <HAL_TIM_OC_DelayElapsedCallback+0x700>)
 80008dc:	709a      	strb	r2, [r3, #2]
        pmt_buf[3] = (pmt_seq & 0xFF);
 80008de:	4b1a      	ldr	r3, [pc, #104]	; (8000948 <HAL_TIM_OC_DelayElapsedCallback+0x704>)
 80008e0:	881b      	ldrh	r3, [r3, #0]
 80008e2:	b2da      	uxtb	r2, r3
 80008e4:	4b17      	ldr	r3, [pc, #92]	; (8000944 <HAL_TIM_OC_DelayElapsedCallback+0x700>)
 80008e6:	70da      	strb	r2, [r3, #3]
        pmt_buf[4] = ((pmt_raw & 0xFF00) >> 8);
 80008e8:	4b18      	ldr	r3, [pc, #96]	; (800094c <HAL_TIM_OC_DelayElapsedCallback+0x708>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	121b      	asrs	r3, r3, #8
 80008ee:	b2da      	uxtb	r2, r3
 80008f0:	4b14      	ldr	r3, [pc, #80]	; (8000944 <HAL_TIM_OC_DelayElapsedCallback+0x700>)
 80008f2:	711a      	strb	r2, [r3, #4]
        pmt_buf[5] = (pmt_raw & 0xFF);
 80008f4:	4b15      	ldr	r3, [pc, #84]	; (800094c <HAL_TIM_OC_DelayElapsedCallback+0x708>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	b2da      	uxtb	r2, r3
 80008fa:	4b12      	ldr	r3, [pc, #72]	; (8000944 <HAL_TIM_OC_DelayElapsedCallback+0x700>)
 80008fc:	715a      	strb	r2, [r3, #5]
        pmt_seq++;
 80008fe:	4b12      	ldr	r3, [pc, #72]	; (8000948 <HAL_TIM_OC_DelayElapsedCallback+0x704>)
 8000900:	881b      	ldrh	r3, [r3, #0]
 8000902:	3301      	adds	r3, #1
 8000904:	b29a      	uxth	r2, r3
 8000906:	4b10      	ldr	r3, [pc, #64]	; (8000948 <HAL_TIM_OC_DelayElapsedCallback+0x704>)
 8000908:	801a      	strh	r2, [r3, #0]
        HAL_UART_Transmit(&huart1, pmt_buf, sizeof(pmt_buf), 100);
 800090a:	490e      	ldr	r1, [pc, #56]	; (8000944 <HAL_TIM_OC_DelayElapsedCallback+0x700>)
 800090c:	4809      	ldr	r0, [pc, #36]	; (8000934 <HAL_TIM_OC_DelayElapsedCallback+0x6f0>)
 800090e:	2364      	movs	r3, #100	; 0x64
 8000910:	2206      	movs	r2, #6
 8000912:	f004 fe7f 	bl	8005614 <HAL_UART_Transmit>
}
 8000916:	46c0      	nop			; (mov r8, r8)
 8000918:	46bd      	mov	sp, r7
 800091a:	b00f      	add	sp, #60	; 0x3c
 800091c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800091e:	46c0      	nop			; (mov r8, r8)
 8000920:	20000378 	.word	0x20000378
 8000924:	2000004c 	.word	0x2000004c
 8000928:	200003bc 	.word	0x200003bc
 800092c:	200003e2 	.word	0x200003e2
 8000930:	20000022 	.word	0x20000022
 8000934:	20000288 	.word	0x20000288
 8000938:	200003e4 	.word	0x200003e4
 800093c:	200001f8 	.word	0x200001f8
 8000940:	20000020 	.word	0x20000020
 8000944:	200003b4 	.word	0x200003b4
 8000948:	200003ba 	.word	0x200003ba
 800094c:	2000039c 	.word	0x2000039c

08000950 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b084      	sub	sp, #16
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]

//  HAL_UART_Receive_IT(&huart1, rx_buf, 1);
  char key = rx_buf[0];
 8000958:	210f      	movs	r1, #15
 800095a:	187b      	adds	r3, r7, r1
 800095c:	4a70      	ldr	r2, [pc, #448]	; (8000b20 <HAL_UART_RxCpltCallback+0x1d0>)
 800095e:	7812      	ldrb	r2, [r2, #0]
 8000960:	701a      	strb	r2, [r3, #0]

  switch (key)
 8000962:	187b      	adds	r3, r7, r1
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	3b21      	subs	r3, #33	; 0x21
 8000968:	2b52      	cmp	r3, #82	; 0x52
 800096a:	d900      	bls.n	800096e <HAL_UART_RxCpltCallback+0x1e>
 800096c:	e0d3      	b.n	8000b16 <HAL_UART_RxCpltCallback+0x1c6>
 800096e:	009a      	lsls	r2, r3, #2
 8000970:	4b6c      	ldr	r3, [pc, #432]	; (8000b24 <HAL_UART_RxCpltCallback+0x1d4>)
 8000972:	18d3      	adds	r3, r2, r3
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	469f      	mov	pc, r3
  {
  case 'G':
  {
    HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_SET);
 8000978:	4b6b      	ldr	r3, [pc, #428]	; (8000b28 <HAL_UART_RxCpltCallback+0x1d8>)
 800097a:	2140      	movs	r1, #64	; 0x40
 800097c:	2201      	movs	r2, #1
 800097e:	0018      	movs	r0, r3
 8000980:	f002 fa96 	bl	8002eb0 <HAL_GPIO_WritePin>
    break;
 8000984:	e0c7      	b.n	8000b16 <HAL_UART_RxCpltCallback+0x1c6>
  }
  case 'H':
  {
    HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_RESET);
 8000986:	4b68      	ldr	r3, [pc, #416]	; (8000b28 <HAL_UART_RxCpltCallback+0x1d8>)
 8000988:	2140      	movs	r1, #64	; 0x40
 800098a:	2200      	movs	r2, #0
 800098c:	0018      	movs	r0, r3
 800098e:	f002 fa8f 	bl	8002eb0 <HAL_GPIO_WritePin>
    break;
 8000992:	e0c0      	b.n	8000b16 <HAL_UART_RxCpltCallback+0x1c6>
  }

  case 'I':
  {
    HAL_GPIO_WritePin(gpios[9].gpio, gpios[9].pin, GPIO_PIN_SET);
 8000994:	4b64      	ldr	r3, [pc, #400]	; (8000b28 <HAL_UART_RxCpltCallback+0x1d8>)
 8000996:	2180      	movs	r1, #128	; 0x80
 8000998:	2201      	movs	r2, #1
 800099a:	0018      	movs	r0, r3
 800099c:	f002 fa88 	bl	8002eb0 <HAL_GPIO_WritePin>
    break;
 80009a0:	e0b9      	b.n	8000b16 <HAL_UART_RxCpltCallback+0x1c6>
  }
  case 'J':
  {
    HAL_GPIO_WritePin(gpios[9].gpio, gpios[9].pin, GPIO_PIN_RESET);
 80009a2:	4b61      	ldr	r3, [pc, #388]	; (8000b28 <HAL_UART_RxCpltCallback+0x1d8>)
 80009a4:	2180      	movs	r1, #128	; 0x80
 80009a6:	2200      	movs	r2, #0
 80009a8:	0018      	movs	r0, r3
 80009aa:	f002 fa81 	bl	8002eb0 <HAL_GPIO_WritePin>
    break;
 80009ae:	e0b2      	b.n	8000b16 <HAL_UART_RxCpltCallback+0x1c6>
  }
  case '<':
  {
    if (step < 5)
 80009b0:	4b5e      	ldr	r3, [pc, #376]	; (8000b2c <HAL_UART_RxCpltCallback+0x1dc>)
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	2b04      	cmp	r3, #4
 80009b6:	d900      	bls.n	80009ba <HAL_UART_RxCpltCallback+0x6a>
 80009b8:	e0aa      	b.n	8000b10 <HAL_UART_RxCpltCallback+0x1c0>
    {
      step++;
 80009ba:	4b5c      	ldr	r3, [pc, #368]	; (8000b2c <HAL_UART_RxCpltCallback+0x1dc>)
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	3301      	adds	r3, #1
 80009c0:	b2da      	uxtb	r2, r3
 80009c2:	4b5a      	ldr	r3, [pc, #360]	; (8000b2c <HAL_UART_RxCpltCallback+0x1dc>)
 80009c4:	701a      	strb	r2, [r3, #0]
    }
    break;
 80009c6:	e0a3      	b.n	8000b10 <HAL_UART_RxCpltCallback+0x1c0>
  }
  case '>':
  {
    if (step > 0)
 80009c8:	4b58      	ldr	r3, [pc, #352]	; (8000b2c <HAL_UART_RxCpltCallback+0x1dc>)
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d100      	bne.n	80009d2 <HAL_UART_RxCpltCallback+0x82>
 80009d0:	e0a0      	b.n	8000b14 <HAL_UART_RxCpltCallback+0x1c4>
    {
      step--;
 80009d2:	4b56      	ldr	r3, [pc, #344]	; (8000b2c <HAL_UART_RxCpltCallback+0x1dc>)
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	3b01      	subs	r3, #1
 80009d8:	b2da      	uxtb	r2, r3
 80009da:	4b54      	ldr	r3, [pc, #336]	; (8000b2c <HAL_UART_RxCpltCallback+0x1dc>)
 80009dc:	701a      	strb	r2, [r3, #0]
    }
    break;
 80009de:	e099      	b.n	8000b14 <HAL_UART_RxCpltCallback+0x1c4>
  }
  case 'a':
  {
    HAL_GPIO_WritePin(gpios[0].gpio, gpios[0].pin, GPIO_PIN_SET);
 80009e0:	4b53      	ldr	r3, [pc, #332]	; (8000b30 <HAL_UART_RxCpltCallback+0x1e0>)
 80009e2:	2120      	movs	r1, #32
 80009e4:	2201      	movs	r2, #1
 80009e6:	0018      	movs	r0, r3
 80009e8:	f002 fa62 	bl	8002eb0 <HAL_GPIO_WritePin>
    break;
 80009ec:	e093      	b.n	8000b16 <HAL_UART_RxCpltCallback+0x1c6>
  }
  case '$':
  {
    HAL_GPIO_WritePin(gpios[0].gpio, gpios[0].pin, GPIO_PIN_RESET);
 80009ee:	4b50      	ldr	r3, [pc, #320]	; (8000b30 <HAL_UART_RxCpltCallback+0x1e0>)
 80009f0:	2120      	movs	r1, #32
 80009f2:	2200      	movs	r2, #0
 80009f4:	0018      	movs	r0, r3
 80009f6:	f002 fa5b 	bl	8002eb0 <HAL_GPIO_WritePin>
    break;
 80009fa:	e08c      	b.n	8000b16 <HAL_UART_RxCpltCallback+0x1c6>
  }
  case 'b':
  {
    HAL_GPIO_WritePin(gpios[1].gpio, gpios[1].pin, GPIO_PIN_SET);
 80009fc:	4b4c      	ldr	r3, [pc, #304]	; (8000b30 <HAL_UART_RxCpltCallback+0x1e0>)
 80009fe:	2140      	movs	r1, #64	; 0x40
 8000a00:	2201      	movs	r2, #1
 8000a02:	0018      	movs	r0, r3
 8000a04:	f002 fa54 	bl	8002eb0 <HAL_GPIO_WritePin>
    break;
 8000a08:	e085      	b.n	8000b16 <HAL_UART_RxCpltCallback+0x1c6>
  }
  case '%':
  {
    HAL_GPIO_WritePin(gpios[1].gpio, gpios[1].pin, GPIO_PIN_RESET);
 8000a0a:	4b49      	ldr	r3, [pc, #292]	; (8000b30 <HAL_UART_RxCpltCallback+0x1e0>)
 8000a0c:	2140      	movs	r1, #64	; 0x40
 8000a0e:	2200      	movs	r2, #0
 8000a10:	0018      	movs	r0, r3
 8000a12:	f002 fa4d 	bl	8002eb0 <HAL_GPIO_WritePin>
    break;
 8000a16:	e07e      	b.n	8000b16 <HAL_UART_RxCpltCallback+0x1c6>
  }
  case 'c':
  {
    HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_SET);
 8000a18:	4846      	ldr	r0, [pc, #280]	; (8000b34 <HAL_UART_RxCpltCallback+0x1e4>)
 8000a1a:	2380      	movs	r3, #128	; 0x80
 8000a1c:	00db      	lsls	r3, r3, #3
 8000a1e:	2201      	movs	r2, #1
 8000a20:	0019      	movs	r1, r3
 8000a22:	f002 fa45 	bl	8002eb0 <HAL_GPIO_WritePin>
    break;
 8000a26:	e076      	b.n	8000b16 <HAL_UART_RxCpltCallback+0x1c6>
  }
  case '^':
  {
    HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_RESET);
 8000a28:	4842      	ldr	r0, [pc, #264]	; (8000b34 <HAL_UART_RxCpltCallback+0x1e4>)
 8000a2a:	2380      	movs	r3, #128	; 0x80
 8000a2c:	00db      	lsls	r3, r3, #3
 8000a2e:	2200      	movs	r2, #0
 8000a30:	0019      	movs	r1, r3
 8000a32:	f002 fa3d 	bl	8002eb0 <HAL_GPIO_WritePin>
    break;
 8000a36:	e06e      	b.n	8000b16 <HAL_UART_RxCpltCallback+0x1c6>
  }
  case 'd':
  {
    HAL_GPIO_WritePin(gpios[3].gpio, gpios[3].pin, GPIO_PIN_SET);
 8000a38:	483e      	ldr	r0, [pc, #248]	; (8000b34 <HAL_UART_RxCpltCallback+0x1e4>)
 8000a3a:	2380      	movs	r3, #128	; 0x80
 8000a3c:	019b      	lsls	r3, r3, #6
 8000a3e:	2201      	movs	r2, #1
 8000a40:	0019      	movs	r1, r3
 8000a42:	f002 fa35 	bl	8002eb0 <HAL_GPIO_WritePin>
    break;
 8000a46:	e066      	b.n	8000b16 <HAL_UART_RxCpltCallback+0x1c6>
  }
  case '&':
  {
    HAL_GPIO_WritePin(gpios[3].gpio, gpios[3].pin, GPIO_PIN_RESET);
 8000a48:	483a      	ldr	r0, [pc, #232]	; (8000b34 <HAL_UART_RxCpltCallback+0x1e4>)
 8000a4a:	2380      	movs	r3, #128	; 0x80
 8000a4c:	019b      	lsls	r3, r3, #6
 8000a4e:	2200      	movs	r2, #0
 8000a50:	0019      	movs	r1, r3
 8000a52:	f002 fa2d 	bl	8002eb0 <HAL_GPIO_WritePin>
    break;
 8000a56:	e05e      	b.n	8000b16 <HAL_UART_RxCpltCallback+0x1c6>
  }
  case 'e':
  {
    HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_SET);
 8000a58:	4b36      	ldr	r3, [pc, #216]	; (8000b34 <HAL_UART_RxCpltCallback+0x1e4>)
 8000a5a:	2180      	movs	r1, #128	; 0x80
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	0018      	movs	r0, r3
 8000a60:	f002 fa26 	bl	8002eb0 <HAL_GPIO_WritePin>
    break;
 8000a64:	e057      	b.n	8000b16 <HAL_UART_RxCpltCallback+0x1c6>
  }
  case '*':
  {
    HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_RESET);
 8000a66:	4b33      	ldr	r3, [pc, #204]	; (8000b34 <HAL_UART_RxCpltCallback+0x1e4>)
 8000a68:	2180      	movs	r1, #128	; 0x80
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	0018      	movs	r0, r3
 8000a6e:	f002 fa1f 	bl	8002eb0 <HAL_GPIO_WritePin>
    break;
 8000a72:	e050      	b.n	8000b16 <HAL_UART_RxCpltCallback+0x1c6>
  }
  case 'f':
  {
    HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_SET);
 8000a74:	482f      	ldr	r0, [pc, #188]	; (8000b34 <HAL_UART_RxCpltCallback+0x1e4>)
 8000a76:	2380      	movs	r3, #128	; 0x80
 8000a78:	005b      	lsls	r3, r3, #1
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	0019      	movs	r1, r3
 8000a7e:	f002 fa17 	bl	8002eb0 <HAL_GPIO_WritePin>
    break;
 8000a82:	e048      	b.n	8000b16 <HAL_UART_RxCpltCallback+0x1c6>
  }
  case '(':
  {
    HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_RESET);
 8000a84:	482b      	ldr	r0, [pc, #172]	; (8000b34 <HAL_UART_RxCpltCallback+0x1e4>)
 8000a86:	2380      	movs	r3, #128	; 0x80
 8000a88:	005b      	lsls	r3, r3, #1
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	0019      	movs	r1, r3
 8000a8e:	f002 fa0f 	bl	8002eb0 <HAL_GPIO_WritePin>
    break;
 8000a92:	e040      	b.n	8000b16 <HAL_UART_RxCpltCallback+0x1c6>
  }
  case 'g':
  {
    HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_SET);
 8000a94:	4827      	ldr	r0, [pc, #156]	; (8000b34 <HAL_UART_RxCpltCallback+0x1e4>)
 8000a96:	2380      	movs	r3, #128	; 0x80
 8000a98:	009b      	lsls	r3, r3, #2
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	0019      	movs	r1, r3
 8000a9e:	f002 fa07 	bl	8002eb0 <HAL_GPIO_WritePin>
    break;
 8000aa2:	e038      	b.n	8000b16 <HAL_UART_RxCpltCallback+0x1c6>
  }
  case ')':
  {
    HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_RESET);
 8000aa4:	4823      	ldr	r0, [pc, #140]	; (8000b34 <HAL_UART_RxCpltCallback+0x1e4>)
 8000aa6:	2380      	movs	r3, #128	; 0x80
 8000aa8:	009b      	lsls	r3, r3, #2
 8000aaa:	2200      	movs	r2, #0
 8000aac:	0019      	movs	r1, r3
 8000aae:	f002 f9ff 	bl	8002eb0 <HAL_GPIO_WritePin>
    break;
 8000ab2:	e030      	b.n	8000b16 <HAL_UART_RxCpltCallback+0x1c6>
  }
  case 'h':
  {
    HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_SET);
 8000ab4:	4b1f      	ldr	r3, [pc, #124]	; (8000b34 <HAL_UART_RxCpltCallback+0x1e4>)
 8000ab6:	2140      	movs	r1, #64	; 0x40
 8000ab8:	2201      	movs	r2, #1
 8000aba:	0018      	movs	r0, r3
 8000abc:	f002 f9f8 	bl	8002eb0 <HAL_GPIO_WritePin>
    break;
 8000ac0:	e029      	b.n	8000b16 <HAL_UART_RxCpltCallback+0x1c6>
  }
  case '-':
  {
    HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_RESET);
 8000ac2:	4b1c      	ldr	r3, [pc, #112]	; (8000b34 <HAL_UART_RxCpltCallback+0x1e4>)
 8000ac4:	2140      	movs	r1, #64	; 0x40
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	0018      	movs	r0, r3
 8000aca:	f002 f9f1 	bl	8002eb0 <HAL_GPIO_WritePin>
    break;
 8000ace:	e022      	b.n	8000b16 <HAL_UART_RxCpltCallback+0x1c6>
  }
  case 's':
  {
      HAL_SuspendTick();
 8000ad0:	f001 f8f2 	bl	8001cb8 <HAL_SuspendTick>
      HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 8000ad4:	2101      	movs	r1, #1
 8000ad6:	2001      	movs	r0, #1
 8000ad8:	f002 ff3e 	bl	8003958 <HAL_PWR_EnterSTOPMode>
      NVIC_SystemReset();
 8000adc:	f7ff fba0 	bl	8000220 <__NVIC_SystemReset>
      break;
  }
  case '1':
  {
    PMT_ON = 1;
 8000ae0:	4b15      	ldr	r3, [pc, #84]	; (8000b38 <HAL_UART_RxCpltCallback+0x1e8>)
 8000ae2:	2201      	movs	r2, #1
 8000ae4:	701a      	strb	r2, [r3, #0]
    break;
 8000ae6:	e016      	b.n	8000b16 <HAL_UART_RxCpltCallback+0x1c6>
  }
  case '!':
  {
    PMT_ON = 0;
 8000ae8:	4b13      	ldr	r3, [pc, #76]	; (8000b38 <HAL_UART_RxCpltCallback+0x1e8>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	701a      	strb	r2, [r3, #0]
    break;
 8000aee:	e012      	b.n	8000b16 <HAL_UART_RxCpltCallback+0x1c6>
  }
  case '2':
  {
    ERPA_ON = 1;
 8000af0:	4b12      	ldr	r3, [pc, #72]	; (8000b3c <HAL_UART_RxCpltCallback+0x1ec>)
 8000af2:	2201      	movs	r2, #1
 8000af4:	701a      	strb	r2, [r3, #0]
    break;
 8000af6:	e00e      	b.n	8000b16 <HAL_UART_RxCpltCallback+0x1c6>
  }
  case '@':
  {
    ERPA_ON = 0;
 8000af8:	4b10      	ldr	r3, [pc, #64]	; (8000b3c <HAL_UART_RxCpltCallback+0x1ec>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	701a      	strb	r2, [r3, #0]
    break;
 8000afe:	e00a      	b.n	8000b16 <HAL_UART_RxCpltCallback+0x1c6>
  }
  case '3':
  {
    HK_ON = 1;
 8000b00:	4b0f      	ldr	r3, [pc, #60]	; (8000b40 <HAL_UART_RxCpltCallback+0x1f0>)
 8000b02:	2201      	movs	r2, #1
 8000b04:	701a      	strb	r2, [r3, #0]
    break;
 8000b06:	e006      	b.n	8000b16 <HAL_UART_RxCpltCallback+0x1c6>
  }
  case '#':
  {
    HK_ON = 0;
 8000b08:	4b0d      	ldr	r3, [pc, #52]	; (8000b40 <HAL_UART_RxCpltCallback+0x1f0>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	701a      	strb	r2, [r3, #0]
    break;
 8000b0e:	e002      	b.n	8000b16 <HAL_UART_RxCpltCallback+0x1c6>
    break;
 8000b10:	46c0      	nop			; (mov r8, r8)
 8000b12:	e000      	b.n	8000b16 <HAL_UART_RxCpltCallback+0x1c6>
    break;
 8000b14:	46c0      	nop			; (mov r8, r8)
  }
  }
}
 8000b16:	46c0      	nop			; (mov r8, r8)
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	b004      	add	sp, #16
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	46c0      	nop			; (mov r8, r8)
 8000b20:	2000030c 	.word	0x2000030c
 8000b24:	08006d50 	.word	0x08006d50
 8000b28:	48001400 	.word	0x48001400
 8000b2c:	2000039a 	.word	0x2000039a
 8000b30:	48000400 	.word	0x48000400
 8000b34:	48000800 	.word	0x48000800
 8000b38:	20000020 	.word	0x20000020
 8000b3c:	20000021 	.word	0x20000021
 8000b40:	20000022 	.word	0x20000022

08000b44 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b4a:	f001 f82d 	bl	8001ba8 <HAL_Init>
  int16_t val;
  float temp_c;
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b4e:	f000 f8c3 	bl	8000cd8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b52:	f000 fc53 	bl	80013fc <MX_GPIO_Init>
  MX_DMA_Init();
 8000b56:	f000 fc33 	bl	80013c0 <MX_DMA_Init>
  MX_SPI2_Init();
 8000b5a:	f000 fb05 	bl	8001168 <MX_SPI2_Init>
  MX_TIM1_Init();
 8000b5e:	f000 fb43 	bl	80011e8 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000b62:	f000 fb99 	bl	8001298 <MX_TIM2_Init>
  MX_SPI1_Init();
 8000b66:	f000 fabf 	bl	80010e8 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000b6a:	f000 fbe9 	bl	8001340 <MX_USART1_UART_Init>
  MX_DAC1_Init();
 8000b6e:	f000 fa49 	bl	8001004 <MX_DAC1_Init>
  MX_ADC_Init();
 8000b72:	f000 f91b 	bl	8000dac <MX_ADC_Init>
  MX_I2C1_Init();
 8000b76:	f000 fa77 	bl	8001068 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8000b7a:	4b49      	ldr	r3, [pc, #292]	; (8000ca0 <main+0x15c>)
 8000b7c:	2100      	movs	r1, #0
 8000b7e:	0018      	movs	r0, r3
 8000b80:	f001 fdd7 	bl	8002732 <HAL_DAC_Start>

  /* Start Timers with OC & Interrupt */
  HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_1);
 8000b84:	4b47      	ldr	r3, [pc, #284]	; (8000ca4 <main+0x160>)
 8000b86:	2100      	movs	r1, #0
 8000b88:	0018      	movs	r0, r3
 8000b8a:	f004 f839 	bl	8004c00 <HAL_TIM_OC_Start_IT>
  HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_4);
 8000b8e:	4b46      	ldr	r3, [pc, #280]	; (8000ca8 <main+0x164>)
 8000b90:	210c      	movs	r1, #12
 8000b92:	0018      	movs	r0, r3
 8000b94:	f004 f834 	bl	8004c00 <HAL_TIM_OC_Start_IT>

  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_BUSY) == SET);
 8000b98:	46c0      	nop			; (mov r8, r8)
 8000b9a:	4b44      	ldr	r3, [pc, #272]	; (8000cac <main+0x168>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	69da      	ldr	r2, [r3, #28]
 8000ba0:	2380      	movs	r3, #128	; 0x80
 8000ba2:	025b      	lsls	r3, r3, #9
 8000ba4:	401a      	ands	r2, r3
 8000ba6:	2380      	movs	r3, #128	; 0x80
 8000ba8:	025b      	lsls	r3, r3, #9
 8000baa:	429a      	cmp	r2, r3
 8000bac:	d0f5      	beq.n	8000b9a <main+0x56>
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_REACK) == RESET);
 8000bae:	46c0      	nop			; (mov r8, r8)
 8000bb0:	4b3e      	ldr	r3, [pc, #248]	; (8000cac <main+0x168>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	69da      	ldr	r2, [r3, #28]
 8000bb6:	2380      	movs	r3, #128	; 0x80
 8000bb8:	03db      	lsls	r3, r3, #15
 8000bba:	401a      	ands	r2, r3
 8000bbc:	2380      	movs	r3, #128	; 0x80
 8000bbe:	03db      	lsls	r3, r3, #15
 8000bc0:	429a      	cmp	r2, r3
 8000bc2:	d1f5      	bne.n	8000bb0 <main+0x6c>

  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_ADDRESS;
 8000bc4:	4b3a      	ldr	r3, [pc, #232]	; (8000cb0 <main+0x16c>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	601a      	str	r2, [r3, #0]
  WakeUpSelection.AddressLength = UART_ADDRESS_DETECT_7B;
 8000bca:	4b39      	ldr	r3, [pc, #228]	; (8000cb0 <main+0x16c>)
 8000bcc:	2210      	movs	r2, #16
 8000bce:	809a      	strh	r2, [r3, #4]
  WakeUpSelection.Address = 0x23; // send ""
 8000bd0:	4b37      	ldr	r3, [pc, #220]	; (8000cb0 <main+0x16c>)
 8000bd2:	2223      	movs	r2, #35	; 0x23
 8000bd4:	719a      	strb	r2, [r3, #6]

  if (HAL_UARTEx_StopModeWakeUpSourceConfig(&huart1, WakeUpSelection) != HAL_OK) {
 8000bd6:	4b36      	ldr	r3, [pc, #216]	; (8000cb0 <main+0x16c>)
 8000bd8:	4834      	ldr	r0, [pc, #208]	; (8000cac <main+0x168>)
 8000bda:	6819      	ldr	r1, [r3, #0]
 8000bdc:	685a      	ldr	r2, [r3, #4]
 8000bde:	f005 ffa5 	bl	8006b2c <HAL_UARTEx_StopModeWakeUpSourceConfig>
 8000be2:	1e03      	subs	r3, r0, #0
 8000be4:	d001      	beq.n	8000bea <main+0xa6>
      Error_Handler();
 8000be6:	f000 fcc5 	bl	8001574 <Error_Handler>
  }
  /* Enable the LPUART Wake UP from stop mode Interrupt */
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_WUF);
 8000bea:	4b30      	ldr	r3, [pc, #192]	; (8000cac <main+0x168>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	689a      	ldr	r2, [r3, #8]
 8000bf0:	4b2e      	ldr	r3, [pc, #184]	; (8000cac <main+0x168>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	2180      	movs	r1, #128	; 0x80
 8000bf6:	03c9      	lsls	r1, r1, #15
 8000bf8:	430a      	orrs	r2, r1
 8000bfa:	609a      	str	r2, [r3, #8]

  /* enable MCU wake-up by LPUART */
  HAL_UARTEx_EnableStopMode(&huart1);
 8000bfc:	4b2b      	ldr	r3, [pc, #172]	; (8000cac <main+0x168>)
 8000bfe:	0018      	movs	r0, r3
 8000c00:	f005 fffa 	bl	8006bf8 <HAL_UARTEx_EnableStopMode>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // ERPA adc handling
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000c04:	2380      	movs	r3, #128	; 0x80
 8000c06:	0059      	lsls	r1, r3, #1
 8000c08:	2390      	movs	r3, #144	; 0x90
 8000c0a:	05db      	lsls	r3, r3, #23
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	0018      	movs	r0, r3
 8000c10:	f002 f94e 	bl	8002eb0 <HAL_GPIO_WritePin>

      HAL_SPI_Transmit(&hspi1, (uint8_t *)&WRITE, 1, 1);
 8000c14:	4927      	ldr	r1, [pc, #156]	; (8000cb4 <main+0x170>)
 8000c16:	4828      	ldr	r0, [pc, #160]	; (8000cb8 <main+0x174>)
 8000c18:	2301      	movs	r3, #1
 8000c1a:	2201      	movs	r2, #1
 8000c1c:	f003 fcd2 	bl	80045c4 <HAL_SPI_Transmit>

      while (!(SPI2->SR))
 8000c20:	46c0      	nop			; (mov r8, r8)
 8000c22:	4b26      	ldr	r3, [pc, #152]	; (8000cbc <main+0x178>)
 8000c24:	689b      	ldr	r3, [r3, #8]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d0fb      	beq.n	8000c22 <main+0xde>
        ;

      erpa_raw = SPI2->DR;
 8000c2a:	4b24      	ldr	r3, [pc, #144]	; (8000cbc <main+0x178>)
 8000c2c:	68db      	ldr	r3, [r3, #12]
 8000c2e:	001a      	movs	r2, r3
 8000c30:	4b23      	ldr	r3, [pc, #140]	; (8000cc0 <main+0x17c>)
 8000c32:	601a      	str	r2, [r3, #0]
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8000c34:	2380      	movs	r3, #128	; 0x80
 8000c36:	0059      	lsls	r1, r3, #1
 8000c38:	2390      	movs	r3, #144	; 0x90
 8000c3a:	05db      	lsls	r3, r3, #23
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	0018      	movs	r0, r3
 8000c40:	f002 f936 	bl	8002eb0 <HAL_GPIO_WritePin>


      // PMT adc handling
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8000c44:	2380      	movs	r3, #128	; 0x80
 8000c46:	011b      	lsls	r3, r3, #4
 8000c48:	481e      	ldr	r0, [pc, #120]	; (8000cc4 <main+0x180>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	0019      	movs	r1, r3
 8000c4e:	f002 f92f 	bl	8002eb0 <HAL_GPIO_WritePin>

	  HAL_SPI_Transmit(&hspi2, (uint8_t*) &WRITE, 1, 1);
 8000c52:	4918      	ldr	r1, [pc, #96]	; (8000cb4 <main+0x170>)
 8000c54:	481c      	ldr	r0, [pc, #112]	; (8000cc8 <main+0x184>)
 8000c56:	2301      	movs	r3, #1
 8000c58:	2201      	movs	r2, #1
 8000c5a:	f003 fcb3 	bl	80045c4 <HAL_SPI_Transmit>
	  while (!(SPI1->SR));
 8000c5e:	46c0      	nop			; (mov r8, r8)
 8000c60:	4b1a      	ldr	r3, [pc, #104]	; (8000ccc <main+0x188>)
 8000c62:	689b      	ldr	r3, [r3, #8]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d0fb      	beq.n	8000c60 <main+0x11c>
	  pmt_raw = SPI1->DR;
 8000c68:	4b18      	ldr	r3, [pc, #96]	; (8000ccc <main+0x188>)
 8000c6a:	68db      	ldr	r3, [r3, #12]
 8000c6c:	001a      	movs	r2, r3
 8000c6e:	4b18      	ldr	r3, [pc, #96]	; (8000cd0 <main+0x18c>)
 8000c70:	601a      	str	r2, [r3, #0]
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8000c72:	2380      	movs	r3, #128	; 0x80
 8000c74:	011b      	lsls	r3, r3, #4
 8000c76:	4813      	ldr	r0, [pc, #76]	; (8000cc4 <main+0x180>)
 8000c78:	2201      	movs	r2, #1
 8000c7a:	0019      	movs	r1, r3
 8000c7c:	f002 f918 	bl	8002eb0 <HAL_GPIO_WritePin>

	  HAL_Delay(100);
 8000c80:	2064      	movs	r0, #100	; 0x64
 8000c82:	f000 fff5 	bl	8001c70 <HAL_Delay>




	HAL_UART_Receive_IT(&huart1, rx_buf, 1);
 8000c86:	4913      	ldr	r1, [pc, #76]	; (8000cd4 <main+0x190>)
 8000c88:	4b08      	ldr	r3, [pc, #32]	; (8000cac <main+0x168>)
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	0018      	movs	r0, r3
 8000c8e:	f004 fe47 	bl	8005920 <HAL_UART_Receive_IT>

    HAL_UART_Receive(&huart1, rx_buf, 1, 0);
 8000c92:	4910      	ldr	r1, [pc, #64]	; (8000cd4 <main+0x190>)
 8000c94:	4805      	ldr	r0, [pc, #20]	; (8000cac <main+0x168>)
 8000c96:	2300      	movs	r3, #0
 8000c98:	2201      	movs	r2, #1
 8000c9a:	f004 fd65 	bl	8005768 <HAL_UART_Receive>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000c9e:	e7b1      	b.n	8000c04 <main+0xc0>
 8000ca0:	200000d0 	.word	0x200000d0
 8000ca4:	200001f8 	.word	0x200001f8
 8000ca8:	20000240 	.word	0x20000240
 8000cac:	20000288 	.word	0x20000288
 8000cb0:	20000370 	.word	0x20000370
 8000cb4:	08006d4c 	.word	0x08006d4c
 8000cb8:	20000130 	.word	0x20000130
 8000cbc:	40003800 	.word	0x40003800
 8000cc0:	200003a0 	.word	0x200003a0
 8000cc4:	48000400 	.word	0x48000400
 8000cc8:	20000194 	.word	0x20000194
 8000ccc:	40013000 	.word	0x40013000
 8000cd0:	2000039c 	.word	0x2000039c
 8000cd4:	2000030c 	.word	0x2000030c

08000cd8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cd8:	b590      	push	{r4, r7, lr}
 8000cda:	b097      	sub	sp, #92	; 0x5c
 8000cdc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cde:	2428      	movs	r4, #40	; 0x28
 8000ce0:	193b      	adds	r3, r7, r4
 8000ce2:	0018      	movs	r0, r3
 8000ce4:	2330      	movs	r3, #48	; 0x30
 8000ce6:	001a      	movs	r2, r3
 8000ce8:	2100      	movs	r1, #0
 8000cea:	f005 ffff 	bl	8006cec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cee:	2318      	movs	r3, #24
 8000cf0:	18fb      	adds	r3, r7, r3
 8000cf2:	0018      	movs	r0, r3
 8000cf4:	2310      	movs	r3, #16
 8000cf6:	001a      	movs	r2, r3
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	f005 fff7 	bl	8006cec <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cfe:	1d3b      	adds	r3, r7, #4
 8000d00:	0018      	movs	r0, r3
 8000d02:	2314      	movs	r3, #20
 8000d04:	001a      	movs	r2, r3
 8000d06:	2100      	movs	r1, #0
 8000d08:	f005 fff0 	bl	8006cec <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8000d0c:	0021      	movs	r1, r4
 8000d0e:	187b      	adds	r3, r7, r1
 8000d10:	2212      	movs	r2, #18
 8000d12:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d14:	187b      	adds	r3, r7, r1
 8000d16:	2201      	movs	r2, #1
 8000d18:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8000d1a:	187b      	adds	r3, r7, r1
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d20:	187b      	adds	r3, r7, r1
 8000d22:	2210      	movs	r2, #16
 8000d24:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000d26:	187b      	adds	r3, r7, r1
 8000d28:	2210      	movs	r2, #16
 8000d2a:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d2c:	187b      	adds	r3, r7, r1
 8000d2e:	2202      	movs	r2, #2
 8000d30:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d32:	187b      	adds	r3, r7, r1
 8000d34:	2200      	movs	r2, #0
 8000d36:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000d38:	187b      	adds	r3, r7, r1
 8000d3a:	22a0      	movs	r2, #160	; 0xa0
 8000d3c:	0392      	lsls	r2, r2, #14
 8000d3e:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000d40:	187b      	adds	r3, r7, r1
 8000d42:	2200      	movs	r2, #0
 8000d44:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d46:	187b      	adds	r3, r7, r1
 8000d48:	0018      	movs	r0, r3
 8000d4a:	f002 fe39 	bl	80039c0 <HAL_RCC_OscConfig>
 8000d4e:	1e03      	subs	r3, r0, #0
 8000d50:	d001      	beq.n	8000d56 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000d52:	f000 fc0f 	bl	8001574 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d56:	2118      	movs	r1, #24
 8000d58:	187b      	adds	r3, r7, r1
 8000d5a:	2207      	movs	r2, #7
 8000d5c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d5e:	187b      	adds	r3, r7, r1
 8000d60:	2202      	movs	r2, #2
 8000d62:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d64:	187b      	adds	r3, r7, r1
 8000d66:	2200      	movs	r2, #0
 8000d68:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d6a:	187b      	adds	r3, r7, r1
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000d70:	187b      	adds	r3, r7, r1
 8000d72:	2101      	movs	r1, #1
 8000d74:	0018      	movs	r0, r3
 8000d76:	f003 f93d 	bl	8003ff4 <HAL_RCC_ClockConfig>
 8000d7a:	1e03      	subs	r3, r0, #0
 8000d7c:	d001      	beq.n	8000d82 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000d7e:	f000 fbf9 	bl	8001574 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8000d82:	1d3b      	adds	r3, r7, #4
 8000d84:	2221      	movs	r2, #33	; 0x21
 8000d86:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_HSI;
 8000d88:	1d3b      	adds	r3, r7, #4
 8000d8a:	2203      	movs	r2, #3
 8000d8c:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000d8e:	1d3b      	adds	r3, r7, #4
 8000d90:	2200      	movs	r2, #0
 8000d92:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d94:	1d3b      	adds	r3, r7, #4
 8000d96:	0018      	movs	r0, r3
 8000d98:	f003 fa7e 	bl	8004298 <HAL_RCCEx_PeriphCLKConfig>
 8000d9c:	1e03      	subs	r3, r0, #0
 8000d9e:	d001      	beq.n	8000da4 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000da0:	f000 fbe8 	bl	8001574 <Error_Handler>
  }
}
 8000da4:	46c0      	nop			; (mov r8, r8)
 8000da6:	46bd      	mov	sp, r7
 8000da8:	b017      	add	sp, #92	; 0x5c
 8000daa:	bd90      	pop	{r4, r7, pc}

08000dac <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b084      	sub	sp, #16
 8000db0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000db2:	1d3b      	adds	r3, r7, #4
 8000db4:	0018      	movs	r0, r3
 8000db6:	230c      	movs	r3, #12
 8000db8:	001a      	movs	r2, r3
 8000dba:	2100      	movs	r1, #0
 8000dbc:	f005 ff96 	bl	8006cec <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000dc0:	4b8e      	ldr	r3, [pc, #568]	; (8000ffc <MX_ADC_Init+0x250>)
 8000dc2:	4a8f      	ldr	r2, [pc, #572]	; (8001000 <MX_ADC_Init+0x254>)
 8000dc4:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000dc6:	4b8d      	ldr	r3, [pc, #564]	; (8000ffc <MX_ADC_Init+0x250>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000dcc:	4b8b      	ldr	r3, [pc, #556]	; (8000ffc <MX_ADC_Init+0x250>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000dd2:	4b8a      	ldr	r3, [pc, #552]	; (8000ffc <MX_ADC_Init+0x250>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000dd8:	4b88      	ldr	r3, [pc, #544]	; (8000ffc <MX_ADC_Init+0x250>)
 8000dda:	2201      	movs	r2, #1
 8000ddc:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000dde:	4b87      	ldr	r3, [pc, #540]	; (8000ffc <MX_ADC_Init+0x250>)
 8000de0:	2204      	movs	r2, #4
 8000de2:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000de4:	4b85      	ldr	r3, [pc, #532]	; (8000ffc <MX_ADC_Init+0x250>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000dea:	4b84      	ldr	r3, [pc, #528]	; (8000ffc <MX_ADC_Init+0x250>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000df0:	4b82      	ldr	r3, [pc, #520]	; (8000ffc <MX_ADC_Init+0x250>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000df6:	4b81      	ldr	r3, [pc, #516]	; (8000ffc <MX_ADC_Init+0x250>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000dfc:	4b7f      	ldr	r3, [pc, #508]	; (8000ffc <MX_ADC_Init+0x250>)
 8000dfe:	22c2      	movs	r2, #194	; 0xc2
 8000e00:	32ff      	adds	r2, #255	; 0xff
 8000e02:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e04:	4b7d      	ldr	r3, [pc, #500]	; (8000ffc <MX_ADC_Init+0x250>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000e0a:	4b7c      	ldr	r3, [pc, #496]	; (8000ffc <MX_ADC_Init+0x250>)
 8000e0c:	2224      	movs	r2, #36	; 0x24
 8000e0e:	2100      	movs	r1, #0
 8000e10:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000e12:	4b7a      	ldr	r3, [pc, #488]	; (8000ffc <MX_ADC_Init+0x250>)
 8000e14:	2201      	movs	r2, #1
 8000e16:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000e18:	4b78      	ldr	r3, [pc, #480]	; (8000ffc <MX_ADC_Init+0x250>)
 8000e1a:	0018      	movs	r0, r3
 8000e1c:	f000 ff5a 	bl	8001cd4 <HAL_ADC_Init>
 8000e20:	1e03      	subs	r3, r0, #0
 8000e22:	d001      	beq.n	8000e28 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8000e24:	f000 fba6 	bl	8001574 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000e28:	1d3b      	adds	r3, r7, #4
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000e2e:	1d3b      	adds	r3, r7, #4
 8000e30:	2280      	movs	r2, #128	; 0x80
 8000e32:	0152      	lsls	r2, r2, #5
 8000e34:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000e36:	1d3b      	adds	r3, r7, #4
 8000e38:	2280      	movs	r2, #128	; 0x80
 8000e3a:	0552      	lsls	r2, r2, #21
 8000e3c:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000e3e:	1d3a      	adds	r2, r7, #4
 8000e40:	4b6e      	ldr	r3, [pc, #440]	; (8000ffc <MX_ADC_Init+0x250>)
 8000e42:	0011      	movs	r1, r2
 8000e44:	0018      	movs	r0, r3
 8000e46:	f001 f91f 	bl	8002088 <HAL_ADC_ConfigChannel>
 8000e4a:	1e03      	subs	r3, r0, #0
 8000e4c:	d001      	beq.n	8000e52 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 8000e4e:	f000 fb91 	bl	8001574 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000e52:	1d3b      	adds	r3, r7, #4
 8000e54:	2201      	movs	r2, #1
 8000e56:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000e58:	1d3a      	adds	r2, r7, #4
 8000e5a:	4b68      	ldr	r3, [pc, #416]	; (8000ffc <MX_ADC_Init+0x250>)
 8000e5c:	0011      	movs	r1, r2
 8000e5e:	0018      	movs	r0, r3
 8000e60:	f001 f912 	bl	8002088 <HAL_ADC_ConfigChannel>
 8000e64:	1e03      	subs	r3, r0, #0
 8000e66:	d001      	beq.n	8000e6c <MX_ADC_Init+0xc0>
  {
    Error_Handler();
 8000e68:	f000 fb84 	bl	8001574 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000e6c:	1d3b      	adds	r3, r7, #4
 8000e6e:	2202      	movs	r2, #2
 8000e70:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000e72:	1d3a      	adds	r2, r7, #4
 8000e74:	4b61      	ldr	r3, [pc, #388]	; (8000ffc <MX_ADC_Init+0x250>)
 8000e76:	0011      	movs	r1, r2
 8000e78:	0018      	movs	r0, r3
 8000e7a:	f001 f905 	bl	8002088 <HAL_ADC_ConfigChannel>
 8000e7e:	1e03      	subs	r3, r0, #0
 8000e80:	d001      	beq.n	8000e86 <MX_ADC_Init+0xda>
  {
    Error_Handler();
 8000e82:	f000 fb77 	bl	8001574 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000e86:	1d3b      	adds	r3, r7, #4
 8000e88:	2203      	movs	r2, #3
 8000e8a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000e8c:	1d3a      	adds	r2, r7, #4
 8000e8e:	4b5b      	ldr	r3, [pc, #364]	; (8000ffc <MX_ADC_Init+0x250>)
 8000e90:	0011      	movs	r1, r2
 8000e92:	0018      	movs	r0, r3
 8000e94:	f001 f8f8 	bl	8002088 <HAL_ADC_ConfigChannel>
 8000e98:	1e03      	subs	r3, r0, #0
 8000e9a:	d001      	beq.n	8000ea0 <MX_ADC_Init+0xf4>
  {
    Error_Handler();
 8000e9c:	f000 fb6a 	bl	8001574 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000ea0:	1d3b      	adds	r3, r7, #4
 8000ea2:	2205      	movs	r2, #5
 8000ea4:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000ea6:	1d3a      	adds	r2, r7, #4
 8000ea8:	4b54      	ldr	r3, [pc, #336]	; (8000ffc <MX_ADC_Init+0x250>)
 8000eaa:	0011      	movs	r1, r2
 8000eac:	0018      	movs	r0, r3
 8000eae:	f001 f8eb 	bl	8002088 <HAL_ADC_ConfigChannel>
 8000eb2:	1e03      	subs	r3, r0, #0
 8000eb4:	d001      	beq.n	8000eba <MX_ADC_Init+0x10e>
  {
    Error_Handler();
 8000eb6:	f000 fb5d 	bl	8001574 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000eba:	1d3b      	adds	r3, r7, #4
 8000ebc:	2206      	movs	r2, #6
 8000ebe:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000ec0:	1d3a      	adds	r2, r7, #4
 8000ec2:	4b4e      	ldr	r3, [pc, #312]	; (8000ffc <MX_ADC_Init+0x250>)
 8000ec4:	0011      	movs	r1, r2
 8000ec6:	0018      	movs	r0, r3
 8000ec8:	f001 f8de 	bl	8002088 <HAL_ADC_ConfigChannel>
 8000ecc:	1e03      	subs	r3, r0, #0
 8000ece:	d001      	beq.n	8000ed4 <MX_ADC_Init+0x128>
  {
    Error_Handler();
 8000ed0:	f000 fb50 	bl	8001574 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000ed4:	1d3b      	adds	r3, r7, #4
 8000ed6:	2207      	movs	r2, #7
 8000ed8:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000eda:	1d3a      	adds	r2, r7, #4
 8000edc:	4b47      	ldr	r3, [pc, #284]	; (8000ffc <MX_ADC_Init+0x250>)
 8000ede:	0011      	movs	r1, r2
 8000ee0:	0018      	movs	r0, r3
 8000ee2:	f001 f8d1 	bl	8002088 <HAL_ADC_ConfigChannel>
 8000ee6:	1e03      	subs	r3, r0, #0
 8000ee8:	d001      	beq.n	8000eee <MX_ADC_Init+0x142>
  {
    Error_Handler();
 8000eea:	f000 fb43 	bl	8001574 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000eee:	1d3b      	adds	r3, r7, #4
 8000ef0:	2208      	movs	r2, #8
 8000ef2:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000ef4:	1d3a      	adds	r2, r7, #4
 8000ef6:	4b41      	ldr	r3, [pc, #260]	; (8000ffc <MX_ADC_Init+0x250>)
 8000ef8:	0011      	movs	r1, r2
 8000efa:	0018      	movs	r0, r3
 8000efc:	f001 f8c4 	bl	8002088 <HAL_ADC_ConfigChannel>
 8000f00:	1e03      	subs	r3, r0, #0
 8000f02:	d001      	beq.n	8000f08 <MX_ADC_Init+0x15c>
  {
    Error_Handler();
 8000f04:	f000 fb36 	bl	8001574 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000f08:	1d3b      	adds	r3, r7, #4
 8000f0a:	2209      	movs	r2, #9
 8000f0c:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000f0e:	1d3a      	adds	r2, r7, #4
 8000f10:	4b3a      	ldr	r3, [pc, #232]	; (8000ffc <MX_ADC_Init+0x250>)
 8000f12:	0011      	movs	r1, r2
 8000f14:	0018      	movs	r0, r3
 8000f16:	f001 f8b7 	bl	8002088 <HAL_ADC_ConfigChannel>
 8000f1a:	1e03      	subs	r3, r0, #0
 8000f1c:	d001      	beq.n	8000f22 <MX_ADC_Init+0x176>
  {
    Error_Handler();
 8000f1e:	f000 fb29 	bl	8001574 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000f22:	1d3b      	adds	r3, r7, #4
 8000f24:	220a      	movs	r2, #10
 8000f26:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000f28:	1d3a      	adds	r2, r7, #4
 8000f2a:	4b34      	ldr	r3, [pc, #208]	; (8000ffc <MX_ADC_Init+0x250>)
 8000f2c:	0011      	movs	r1, r2
 8000f2e:	0018      	movs	r0, r3
 8000f30:	f001 f8aa 	bl	8002088 <HAL_ADC_ConfigChannel>
 8000f34:	1e03      	subs	r3, r0, #0
 8000f36:	d001      	beq.n	8000f3c <MX_ADC_Init+0x190>
  {
    Error_Handler();
 8000f38:	f000 fb1c 	bl	8001574 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000f3c:	1d3b      	adds	r3, r7, #4
 8000f3e:	220b      	movs	r2, #11
 8000f40:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000f42:	1d3a      	adds	r2, r7, #4
 8000f44:	4b2d      	ldr	r3, [pc, #180]	; (8000ffc <MX_ADC_Init+0x250>)
 8000f46:	0011      	movs	r1, r2
 8000f48:	0018      	movs	r0, r3
 8000f4a:	f001 f89d 	bl	8002088 <HAL_ADC_ConfigChannel>
 8000f4e:	1e03      	subs	r3, r0, #0
 8000f50:	d001      	beq.n	8000f56 <MX_ADC_Init+0x1aa>
  {
    Error_Handler();
 8000f52:	f000 fb0f 	bl	8001574 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000f56:	1d3b      	adds	r3, r7, #4
 8000f58:	220c      	movs	r2, #12
 8000f5a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000f5c:	1d3a      	adds	r2, r7, #4
 8000f5e:	4b27      	ldr	r3, [pc, #156]	; (8000ffc <MX_ADC_Init+0x250>)
 8000f60:	0011      	movs	r1, r2
 8000f62:	0018      	movs	r0, r3
 8000f64:	f001 f890 	bl	8002088 <HAL_ADC_ConfigChannel>
 8000f68:	1e03      	subs	r3, r0, #0
 8000f6a:	d001      	beq.n	8000f70 <MX_ADC_Init+0x1c4>
  {
    Error_Handler();
 8000f6c:	f000 fb02 	bl	8001574 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000f70:	1d3b      	adds	r3, r7, #4
 8000f72:	220d      	movs	r2, #13
 8000f74:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000f76:	1d3a      	adds	r2, r7, #4
 8000f78:	4b20      	ldr	r3, [pc, #128]	; (8000ffc <MX_ADC_Init+0x250>)
 8000f7a:	0011      	movs	r1, r2
 8000f7c:	0018      	movs	r0, r3
 8000f7e:	f001 f883 	bl	8002088 <HAL_ADC_ConfigChannel>
 8000f82:	1e03      	subs	r3, r0, #0
 8000f84:	d001      	beq.n	8000f8a <MX_ADC_Init+0x1de>
  {
    Error_Handler();
 8000f86:	f000 faf5 	bl	8001574 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000f8a:	1d3b      	adds	r3, r7, #4
 8000f8c:	220e      	movs	r2, #14
 8000f8e:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000f90:	1d3a      	adds	r2, r7, #4
 8000f92:	4b1a      	ldr	r3, [pc, #104]	; (8000ffc <MX_ADC_Init+0x250>)
 8000f94:	0011      	movs	r1, r2
 8000f96:	0018      	movs	r0, r3
 8000f98:	f001 f876 	bl	8002088 <HAL_ADC_ConfigChannel>
 8000f9c:	1e03      	subs	r3, r0, #0
 8000f9e:	d001      	beq.n	8000fa4 <MX_ADC_Init+0x1f8>
  {
    Error_Handler();
 8000fa0:	f000 fae8 	bl	8001574 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000fa4:	1d3b      	adds	r3, r7, #4
 8000fa6:	220f      	movs	r2, #15
 8000fa8:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000faa:	1d3a      	adds	r2, r7, #4
 8000fac:	4b13      	ldr	r3, [pc, #76]	; (8000ffc <MX_ADC_Init+0x250>)
 8000fae:	0011      	movs	r1, r2
 8000fb0:	0018      	movs	r0, r3
 8000fb2:	f001 f869 	bl	8002088 <HAL_ADC_ConfigChannel>
 8000fb6:	1e03      	subs	r3, r0, #0
 8000fb8:	d001      	beq.n	8000fbe <MX_ADC_Init+0x212>
  {
    Error_Handler();
 8000fba:	f000 fadb 	bl	8001574 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000fbe:	1d3b      	adds	r3, r7, #4
 8000fc0:	2210      	movs	r2, #16
 8000fc2:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000fc4:	1d3a      	adds	r2, r7, #4
 8000fc6:	4b0d      	ldr	r3, [pc, #52]	; (8000ffc <MX_ADC_Init+0x250>)
 8000fc8:	0011      	movs	r1, r2
 8000fca:	0018      	movs	r0, r3
 8000fcc:	f001 f85c 	bl	8002088 <HAL_ADC_ConfigChannel>
 8000fd0:	1e03      	subs	r3, r0, #0
 8000fd2:	d001      	beq.n	8000fd8 <MX_ADC_Init+0x22c>
  {
    Error_Handler();
 8000fd4:	f000 face 	bl	8001574 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000fd8:	1d3b      	adds	r3, r7, #4
 8000fda:	2211      	movs	r2, #17
 8000fdc:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000fde:	1d3a      	adds	r2, r7, #4
 8000fe0:	4b06      	ldr	r3, [pc, #24]	; (8000ffc <MX_ADC_Init+0x250>)
 8000fe2:	0011      	movs	r1, r2
 8000fe4:	0018      	movs	r0, r3
 8000fe6:	f001 f84f 	bl	8002088 <HAL_ADC_ConfigChannel>
 8000fea:	1e03      	subs	r3, r0, #0
 8000fec:	d001      	beq.n	8000ff2 <MX_ADC_Init+0x246>
  {
    Error_Handler();
 8000fee:	f000 fac1 	bl	8001574 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000ff2:	46c0      	nop			; (mov r8, r8)
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	b004      	add	sp, #16
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	46c0      	nop			; (mov r8, r8)
 8000ffc:	2000004c 	.word	0x2000004c
 8001000:	40012400 	.word	0x40012400

08001004 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */
  step = 0;
 800100a:	4b14      	ldr	r3, [pc, #80]	; (800105c <MX_DAC1_Init+0x58>)
 800100c:	2200      	movs	r2, #0
 800100e:	701a      	strb	r2, [r3, #0]
  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001010:	003b      	movs	r3, r7
 8001012:	0018      	movs	r0, r3
 8001014:	2308      	movs	r3, #8
 8001016:	001a      	movs	r2, r3
 8001018:	2100      	movs	r1, #0
 800101a:	f005 fe67 	bl	8006cec <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC;
 800101e:	4b10      	ldr	r3, [pc, #64]	; (8001060 <MX_DAC1_Init+0x5c>)
 8001020:	4a10      	ldr	r2, [pc, #64]	; (8001064 <MX_DAC1_Init+0x60>)
 8001022:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001024:	4b0e      	ldr	r3, [pc, #56]	; (8001060 <MX_DAC1_Init+0x5c>)
 8001026:	0018      	movs	r0, r3
 8001028:	f001 fb22 	bl	8002670 <HAL_DAC_Init>
 800102c:	1e03      	subs	r3, r0, #0
 800102e:	d001      	beq.n	8001034 <MX_DAC1_Init+0x30>
  {
    Error_Handler();
 8001030:	f000 faa0 	bl	8001574 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001034:	003b      	movs	r3, r7
 8001036:	2200      	movs	r2, #0
 8001038:	601a      	str	r2, [r3, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800103a:	003b      	movs	r3, r7
 800103c:	2200      	movs	r2, #0
 800103e:	605a      	str	r2, [r3, #4]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001040:	0039      	movs	r1, r7
 8001042:	4b07      	ldr	r3, [pc, #28]	; (8001060 <MX_DAC1_Init+0x5c>)
 8001044:	2200      	movs	r2, #0
 8001046:	0018      	movs	r0, r3
 8001048:	f001 fb35 	bl	80026b6 <HAL_DAC_ConfigChannel>
 800104c:	1e03      	subs	r3, r0, #0
 800104e:	d001      	beq.n	8001054 <MX_DAC1_Init+0x50>
  {
    Error_Handler();
 8001050:	f000 fa90 	bl	8001574 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001054:	46c0      	nop			; (mov r8, r8)
 8001056:	46bd      	mov	sp, r7
 8001058:	b002      	add	sp, #8
 800105a:	bd80      	pop	{r7, pc}
 800105c:	2000039a 	.word	0x2000039a
 8001060:	200000d0 	.word	0x200000d0
 8001064:	40007400 	.word	0x40007400

08001068 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800106c:	4b1b      	ldr	r3, [pc, #108]	; (80010dc <MX_I2C1_Init+0x74>)
 800106e:	4a1c      	ldr	r2, [pc, #112]	; (80010e0 <MX_I2C1_Init+0x78>)
 8001070:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8001072:	4b1a      	ldr	r3, [pc, #104]	; (80010dc <MX_I2C1_Init+0x74>)
 8001074:	4a1b      	ldr	r2, [pc, #108]	; (80010e4 <MX_I2C1_Init+0x7c>)
 8001076:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001078:	4b18      	ldr	r3, [pc, #96]	; (80010dc <MX_I2C1_Init+0x74>)
 800107a:	2200      	movs	r2, #0
 800107c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800107e:	4b17      	ldr	r3, [pc, #92]	; (80010dc <MX_I2C1_Init+0x74>)
 8001080:	2201      	movs	r2, #1
 8001082:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001084:	4b15      	ldr	r3, [pc, #84]	; (80010dc <MX_I2C1_Init+0x74>)
 8001086:	2200      	movs	r2, #0
 8001088:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800108a:	4b14      	ldr	r3, [pc, #80]	; (80010dc <MX_I2C1_Init+0x74>)
 800108c:	2200      	movs	r2, #0
 800108e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001090:	4b12      	ldr	r3, [pc, #72]	; (80010dc <MX_I2C1_Init+0x74>)
 8001092:	2200      	movs	r2, #0
 8001094:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001096:	4b11      	ldr	r3, [pc, #68]	; (80010dc <MX_I2C1_Init+0x74>)
 8001098:	2200      	movs	r2, #0
 800109a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800109c:	4b0f      	ldr	r3, [pc, #60]	; (80010dc <MX_I2C1_Init+0x74>)
 800109e:	2200      	movs	r2, #0
 80010a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010a2:	4b0e      	ldr	r3, [pc, #56]	; (80010dc <MX_I2C1_Init+0x74>)
 80010a4:	0018      	movs	r0, r3
 80010a6:	f001 ff21 	bl	8002eec <HAL_I2C_Init>
 80010aa:	1e03      	subs	r3, r0, #0
 80010ac:	d001      	beq.n	80010b2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80010ae:	f000 fa61 	bl	8001574 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80010b2:	4b0a      	ldr	r3, [pc, #40]	; (80010dc <MX_I2C1_Init+0x74>)
 80010b4:	2100      	movs	r1, #0
 80010b6:	0018      	movs	r0, r3
 80010b8:	f002 fbb6 	bl	8003828 <HAL_I2CEx_ConfigAnalogFilter>
 80010bc:	1e03      	subs	r3, r0, #0
 80010be:	d001      	beq.n	80010c4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80010c0:	f000 fa58 	bl	8001574 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80010c4:	4b05      	ldr	r3, [pc, #20]	; (80010dc <MX_I2C1_Init+0x74>)
 80010c6:	2100      	movs	r1, #0
 80010c8:	0018      	movs	r0, r3
 80010ca:	f002 fbf9 	bl	80038c0 <HAL_I2CEx_ConfigDigitalFilter>
 80010ce:	1e03      	subs	r3, r0, #0
 80010d0:	d001      	beq.n	80010d6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80010d2:	f000 fa4f 	bl	8001574 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010d6:	46c0      	nop			; (mov r8, r8)
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	200000e4 	.word	0x200000e4
 80010e0:	40005400 	.word	0x40005400
 80010e4:	2000090e 	.word	0x2000090e

080010e8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80010ec:	4b1c      	ldr	r3, [pc, #112]	; (8001160 <MX_SPI1_Init+0x78>)
 80010ee:	4a1d      	ldr	r2, [pc, #116]	; (8001164 <MX_SPI1_Init+0x7c>)
 80010f0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80010f2:	4b1b      	ldr	r3, [pc, #108]	; (8001160 <MX_SPI1_Init+0x78>)
 80010f4:	2282      	movs	r2, #130	; 0x82
 80010f6:	0052      	lsls	r2, r2, #1
 80010f8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80010fa:	4b19      	ldr	r3, [pc, #100]	; (8001160 <MX_SPI1_Init+0x78>)
 80010fc:	2280      	movs	r2, #128	; 0x80
 80010fe:	00d2      	lsls	r2, r2, #3
 8001100:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8001102:	4b17      	ldr	r3, [pc, #92]	; (8001160 <MX_SPI1_Init+0x78>)
 8001104:	22f0      	movs	r2, #240	; 0xf0
 8001106:	0112      	lsls	r2, r2, #4
 8001108:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800110a:	4b15      	ldr	r3, [pc, #84]	; (8001160 <MX_SPI1_Init+0x78>)
 800110c:	2200      	movs	r2, #0
 800110e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001110:	4b13      	ldr	r3, [pc, #76]	; (8001160 <MX_SPI1_Init+0x78>)
 8001112:	2200      	movs	r2, #0
 8001114:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001116:	4b12      	ldr	r3, [pc, #72]	; (8001160 <MX_SPI1_Init+0x78>)
 8001118:	2280      	movs	r2, #128	; 0x80
 800111a:	0092      	lsls	r2, r2, #2
 800111c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800111e:	4b10      	ldr	r3, [pc, #64]	; (8001160 <MX_SPI1_Init+0x78>)
 8001120:	2218      	movs	r2, #24
 8001122:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001124:	4b0e      	ldr	r3, [pc, #56]	; (8001160 <MX_SPI1_Init+0x78>)
 8001126:	2200      	movs	r2, #0
 8001128:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800112a:	4b0d      	ldr	r3, [pc, #52]	; (8001160 <MX_SPI1_Init+0x78>)
 800112c:	2200      	movs	r2, #0
 800112e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001130:	4b0b      	ldr	r3, [pc, #44]	; (8001160 <MX_SPI1_Init+0x78>)
 8001132:	2200      	movs	r2, #0
 8001134:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001136:	4b0a      	ldr	r3, [pc, #40]	; (8001160 <MX_SPI1_Init+0x78>)
 8001138:	2207      	movs	r2, #7
 800113a:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800113c:	4b08      	ldr	r3, [pc, #32]	; (8001160 <MX_SPI1_Init+0x78>)
 800113e:	2200      	movs	r2, #0
 8001140:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001142:	4b07      	ldr	r3, [pc, #28]	; (8001160 <MX_SPI1_Init+0x78>)
 8001144:	2208      	movs	r2, #8
 8001146:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001148:	4b05      	ldr	r3, [pc, #20]	; (8001160 <MX_SPI1_Init+0x78>)
 800114a:	0018      	movs	r0, r3
 800114c:	f003 f982 	bl	8004454 <HAL_SPI_Init>
 8001150:	1e03      	subs	r3, r0, #0
 8001152:	d001      	beq.n	8001158 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 8001154:	f000 fa0e 	bl	8001574 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001158:	46c0      	nop			; (mov r8, r8)
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	46c0      	nop			; (mov r8, r8)
 8001160:	20000130 	.word	0x20000130
 8001164:	40013000 	.word	0x40013000

08001168 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800116c:	4b1c      	ldr	r3, [pc, #112]	; (80011e0 <MX_SPI2_Init+0x78>)
 800116e:	4a1d      	ldr	r2, [pc, #116]	; (80011e4 <MX_SPI2_Init+0x7c>)
 8001170:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001172:	4b1b      	ldr	r3, [pc, #108]	; (80011e0 <MX_SPI2_Init+0x78>)
 8001174:	2282      	movs	r2, #130	; 0x82
 8001176:	0052      	lsls	r2, r2, #1
 8001178:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 800117a:	4b19      	ldr	r3, [pc, #100]	; (80011e0 <MX_SPI2_Init+0x78>)
 800117c:	2280      	movs	r2, #128	; 0x80
 800117e:	00d2      	lsls	r2, r2, #3
 8001180:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8001182:	4b17      	ldr	r3, [pc, #92]	; (80011e0 <MX_SPI2_Init+0x78>)
 8001184:	22f0      	movs	r2, #240	; 0xf0
 8001186:	0112      	lsls	r2, r2, #4
 8001188:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800118a:	4b15      	ldr	r3, [pc, #84]	; (80011e0 <MX_SPI2_Init+0x78>)
 800118c:	2200      	movs	r2, #0
 800118e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001190:	4b13      	ldr	r3, [pc, #76]	; (80011e0 <MX_SPI2_Init+0x78>)
 8001192:	2200      	movs	r2, #0
 8001194:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001196:	4b12      	ldr	r3, [pc, #72]	; (80011e0 <MX_SPI2_Init+0x78>)
 8001198:	2280      	movs	r2, #128	; 0x80
 800119a:	0092      	lsls	r2, r2, #2
 800119c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800119e:	4b10      	ldr	r3, [pc, #64]	; (80011e0 <MX_SPI2_Init+0x78>)
 80011a0:	2218      	movs	r2, #24
 80011a2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011a4:	4b0e      	ldr	r3, [pc, #56]	; (80011e0 <MX_SPI2_Init+0x78>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80011aa:	4b0d      	ldr	r3, [pc, #52]	; (80011e0 <MX_SPI2_Init+0x78>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011b0:	4b0b      	ldr	r3, [pc, #44]	; (80011e0 <MX_SPI2_Init+0x78>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80011b6:	4b0a      	ldr	r3, [pc, #40]	; (80011e0 <MX_SPI2_Init+0x78>)
 80011b8:	2207      	movs	r2, #7
 80011ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80011bc:	4b08      	ldr	r3, [pc, #32]	; (80011e0 <MX_SPI2_Init+0x78>)
 80011be:	2200      	movs	r2, #0
 80011c0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80011c2:	4b07      	ldr	r3, [pc, #28]	; (80011e0 <MX_SPI2_Init+0x78>)
 80011c4:	2208      	movs	r2, #8
 80011c6:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80011c8:	4b05      	ldr	r3, [pc, #20]	; (80011e0 <MX_SPI2_Init+0x78>)
 80011ca:	0018      	movs	r0, r3
 80011cc:	f003 f942 	bl	8004454 <HAL_SPI_Init>
 80011d0:	1e03      	subs	r3, r0, #0
 80011d2:	d001      	beq.n	80011d8 <MX_SPI2_Init+0x70>
  {
    Error_Handler();
 80011d4:	f000 f9ce 	bl	8001574 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80011d8:	46c0      	nop			; (mov r8, r8)
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	46c0      	nop			; (mov r8, r8)
 80011e0:	20000194 	.word	0x20000194
 80011e4:	40003800 	.word	0x40003800

080011e8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b086      	sub	sp, #24
 80011ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011ee:	2308      	movs	r3, #8
 80011f0:	18fb      	adds	r3, r7, r3
 80011f2:	0018      	movs	r0, r3
 80011f4:	2310      	movs	r3, #16
 80011f6:	001a      	movs	r2, r3
 80011f8:	2100      	movs	r1, #0
 80011fa:	f005 fd77 	bl	8006cec <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011fe:	003b      	movs	r3, r7
 8001200:	0018      	movs	r0, r3
 8001202:	2308      	movs	r3, #8
 8001204:	001a      	movs	r2, r3
 8001206:	2100      	movs	r1, #0
 8001208:	f005 fd70 	bl	8006cec <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800120c:	4b1f      	ldr	r3, [pc, #124]	; (800128c <MX_TIM1_Init+0xa4>)
 800120e:	4a20      	ldr	r2, [pc, #128]	; (8001290 <MX_TIM1_Init+0xa8>)
 8001210:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100 - 1;
 8001212:	4b1e      	ldr	r3, [pc, #120]	; (800128c <MX_TIM1_Init+0xa4>)
 8001214:	2263      	movs	r2, #99	; 0x63
 8001216:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001218:	4b1c      	ldr	r3, [pc, #112]	; (800128c <MX_TIM1_Init+0xa4>)
 800121a:	2200      	movs	r2, #0
 800121c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 24000 - 1;
 800121e:	4b1b      	ldr	r3, [pc, #108]	; (800128c <MX_TIM1_Init+0xa4>)
 8001220:	4a1c      	ldr	r2, [pc, #112]	; (8001294 <MX_TIM1_Init+0xac>)
 8001222:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001224:	4b19      	ldr	r3, [pc, #100]	; (800128c <MX_TIM1_Init+0xa4>)
 8001226:	2200      	movs	r2, #0
 8001228:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800122a:	4b18      	ldr	r3, [pc, #96]	; (800128c <MX_TIM1_Init+0xa4>)
 800122c:	2200      	movs	r2, #0
 800122e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001230:	4b16      	ldr	r3, [pc, #88]	; (800128c <MX_TIM1_Init+0xa4>)
 8001232:	2280      	movs	r2, #128	; 0x80
 8001234:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001236:	4b15      	ldr	r3, [pc, #84]	; (800128c <MX_TIM1_Init+0xa4>)
 8001238:	0018      	movs	r0, r3
 800123a:	f003 fc91 	bl	8004b60 <HAL_TIM_Base_Init>
 800123e:	1e03      	subs	r3, r0, #0
 8001240:	d001      	beq.n	8001246 <MX_TIM1_Init+0x5e>
  {
    Error_Handler();
 8001242:	f000 f997 	bl	8001574 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001246:	2108      	movs	r1, #8
 8001248:	187b      	adds	r3, r7, r1
 800124a:	2280      	movs	r2, #128	; 0x80
 800124c:	0152      	lsls	r2, r2, #5
 800124e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001250:	187a      	adds	r2, r7, r1
 8001252:	4b0e      	ldr	r3, [pc, #56]	; (800128c <MX_TIM1_Init+0xa4>)
 8001254:	0011      	movs	r1, r2
 8001256:	0018      	movs	r0, r3
 8001258:	f003 fee8 	bl	800502c <HAL_TIM_ConfigClockSource>
 800125c:	1e03      	subs	r3, r0, #0
 800125e:	d001      	beq.n	8001264 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001260:	f000 f988 	bl	8001574 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001264:	003b      	movs	r3, r7
 8001266:	2200      	movs	r2, #0
 8001268:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800126a:	003b      	movs	r3, r7
 800126c:	2200      	movs	r2, #0
 800126e:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001270:	003a      	movs	r2, r7
 8001272:	4b06      	ldr	r3, [pc, #24]	; (800128c <MX_TIM1_Init+0xa4>)
 8001274:	0011      	movs	r1, r2
 8001276:	0018      	movs	r0, r3
 8001278:	f004 f90a 	bl	8005490 <HAL_TIMEx_MasterConfigSynchronization>
 800127c:	1e03      	subs	r3, r0, #0
 800127e:	d001      	beq.n	8001284 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8001280:	f000 f978 	bl	8001574 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001284:	46c0      	nop			; (mov r8, r8)
 8001286:	46bd      	mov	sp, r7
 8001288:	b006      	add	sp, #24
 800128a:	bd80      	pop	{r7, pc}
 800128c:	200001f8 	.word	0x200001f8
 8001290:	40012c00 	.word	0x40012c00
 8001294:	00005dbf 	.word	0x00005dbf

08001298 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b086      	sub	sp, #24
 800129c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800129e:	2308      	movs	r3, #8
 80012a0:	18fb      	adds	r3, r7, r3
 80012a2:	0018      	movs	r0, r3
 80012a4:	2310      	movs	r3, #16
 80012a6:	001a      	movs	r2, r3
 80012a8:	2100      	movs	r1, #0
 80012aa:	f005 fd1f 	bl	8006cec <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012ae:	003b      	movs	r3, r7
 80012b0:	0018      	movs	r0, r3
 80012b2:	2308      	movs	r3, #8
 80012b4:	001a      	movs	r2, r3
 80012b6:	2100      	movs	r1, #0
 80012b8:	f005 fd18 	bl	8006cec <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012bc:	4b1e      	ldr	r3, [pc, #120]	; (8001338 <MX_TIM2_Init+0xa0>)
 80012be:	2280      	movs	r2, #128	; 0x80
 80012c0:	05d2      	lsls	r2, r2, #23
 80012c2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100 - 1;
 80012c4:	4b1c      	ldr	r3, [pc, #112]	; (8001338 <MX_TIM2_Init+0xa0>)
 80012c6:	2263      	movs	r2, #99	; 0x63
 80012c8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012ca:	4b1b      	ldr	r3, [pc, #108]	; (8001338 <MX_TIM2_Init+0xa0>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 24000 - 1;
 80012d0:	4b19      	ldr	r3, [pc, #100]	; (8001338 <MX_TIM2_Init+0xa0>)
 80012d2:	4a1a      	ldr	r2, [pc, #104]	; (800133c <MX_TIM2_Init+0xa4>)
 80012d4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012d6:	4b18      	ldr	r3, [pc, #96]	; (8001338 <MX_TIM2_Init+0xa0>)
 80012d8:	2200      	movs	r2, #0
 80012da:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80012dc:	4b16      	ldr	r3, [pc, #88]	; (8001338 <MX_TIM2_Init+0xa0>)
 80012de:	2280      	movs	r2, #128	; 0x80
 80012e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012e2:	4b15      	ldr	r3, [pc, #84]	; (8001338 <MX_TIM2_Init+0xa0>)
 80012e4:	0018      	movs	r0, r3
 80012e6:	f003 fc3b 	bl	8004b60 <HAL_TIM_Base_Init>
 80012ea:	1e03      	subs	r3, r0, #0
 80012ec:	d001      	beq.n	80012f2 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80012ee:	f000 f941 	bl	8001574 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012f2:	2108      	movs	r1, #8
 80012f4:	187b      	adds	r3, r7, r1
 80012f6:	2280      	movs	r2, #128	; 0x80
 80012f8:	0152      	lsls	r2, r2, #5
 80012fa:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80012fc:	187a      	adds	r2, r7, r1
 80012fe:	4b0e      	ldr	r3, [pc, #56]	; (8001338 <MX_TIM2_Init+0xa0>)
 8001300:	0011      	movs	r1, r2
 8001302:	0018      	movs	r0, r3
 8001304:	f003 fe92 	bl	800502c <HAL_TIM_ConfigClockSource>
 8001308:	1e03      	subs	r3, r0, #0
 800130a:	d001      	beq.n	8001310 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 800130c:	f000 f932 	bl	8001574 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001310:	003b      	movs	r3, r7
 8001312:	2200      	movs	r2, #0
 8001314:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001316:	003b      	movs	r3, r7
 8001318:	2200      	movs	r2, #0
 800131a:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800131c:	003a      	movs	r2, r7
 800131e:	4b06      	ldr	r3, [pc, #24]	; (8001338 <MX_TIM2_Init+0xa0>)
 8001320:	0011      	movs	r1, r2
 8001322:	0018      	movs	r0, r3
 8001324:	f004 f8b4 	bl	8005490 <HAL_TIMEx_MasterConfigSynchronization>
 8001328:	1e03      	subs	r3, r0, #0
 800132a:	d001      	beq.n	8001330 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 800132c:	f000 f922 	bl	8001574 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  /* USER CODE END TIM2_Init 2 */

}
 8001330:	46c0      	nop			; (mov r8, r8)
 8001332:	46bd      	mov	sp, r7
 8001334:	b006      	add	sp, #24
 8001336:	bd80      	pop	{r7, pc}
 8001338:	20000240 	.word	0x20000240
 800133c:	00005dbf 	.word	0x00005dbf

08001340 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */
  erpa_seq = 0;
 8001344:	4b19      	ldr	r3, [pc, #100]	; (80013ac <MX_USART1_UART_Init+0x6c>)
 8001346:	2200      	movs	r2, #0
 8001348:	801a      	strh	r2, [r3, #0]
  pmt_seq = 0;
 800134a:	4b19      	ldr	r3, [pc, #100]	; (80013b0 <MX_USART1_UART_Init+0x70>)
 800134c:	2200      	movs	r2, #0
 800134e:	801a      	strh	r2, [r3, #0]
  hk_seq = 0;
 8001350:	4b18      	ldr	r3, [pc, #96]	; (80013b4 <MX_USART1_UART_Init+0x74>)
 8001352:	2200      	movs	r2, #0
 8001354:	801a      	strh	r2, [r3, #0]
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001356:	4b18      	ldr	r3, [pc, #96]	; (80013b8 <MX_USART1_UART_Init+0x78>)
 8001358:	4a18      	ldr	r2, [pc, #96]	; (80013bc <MX_USART1_UART_Init+0x7c>)
 800135a:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 800135c:	4b16      	ldr	r3, [pc, #88]	; (80013b8 <MX_USART1_UART_Init+0x78>)
 800135e:	22e1      	movs	r2, #225	; 0xe1
 8001360:	0212      	lsls	r2, r2, #8
 8001362:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001364:	4b14      	ldr	r3, [pc, #80]	; (80013b8 <MX_USART1_UART_Init+0x78>)
 8001366:	2200      	movs	r2, #0
 8001368:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800136a:	4b13      	ldr	r3, [pc, #76]	; (80013b8 <MX_USART1_UART_Init+0x78>)
 800136c:	2200      	movs	r2, #0
 800136e:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001370:	4b11      	ldr	r3, [pc, #68]	; (80013b8 <MX_USART1_UART_Init+0x78>)
 8001372:	2200      	movs	r2, #0
 8001374:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001376:	4b10      	ldr	r3, [pc, #64]	; (80013b8 <MX_USART1_UART_Init+0x78>)
 8001378:	220c      	movs	r2, #12
 800137a:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800137c:	4b0e      	ldr	r3, [pc, #56]	; (80013b8 <MX_USART1_UART_Init+0x78>)
 800137e:	2200      	movs	r2, #0
 8001380:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001382:	4b0d      	ldr	r3, [pc, #52]	; (80013b8 <MX_USART1_UART_Init+0x78>)
 8001384:	2200      	movs	r2, #0
 8001386:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001388:	4b0b      	ldr	r3, [pc, #44]	; (80013b8 <MX_USART1_UART_Init+0x78>)
 800138a:	2200      	movs	r2, #0
 800138c:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800138e:	4b0a      	ldr	r3, [pc, #40]	; (80013b8 <MX_USART1_UART_Init+0x78>)
 8001390:	2200      	movs	r2, #0
 8001392:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001394:	4b08      	ldr	r3, [pc, #32]	; (80013b8 <MX_USART1_UART_Init+0x78>)
 8001396:	0018      	movs	r0, r3
 8001398:	f004 f8e8 	bl	800556c <HAL_UART_Init>
 800139c:	1e03      	subs	r3, r0, #0
 800139e:	d001      	beq.n	80013a4 <MX_USART1_UART_Init+0x64>
  {
    Error_Handler();
 80013a0:	f000 f8e8 	bl	8001574 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80013a4:	46c0      	nop			; (mov r8, r8)
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	46c0      	nop			; (mov r8, r8)
 80013ac:	200003b2 	.word	0x200003b2
 80013b0:	200003ba 	.word	0x200003ba
 80013b4:	200003e2 	.word	0x200003e2
 80013b8:	20000288 	.word	0x20000288
 80013bc:	40013800 	.word	0x40013800

080013c0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80013c6:	4b0c      	ldr	r3, [pc, #48]	; (80013f8 <MX_DMA_Init+0x38>)
 80013c8:	695a      	ldr	r2, [r3, #20]
 80013ca:	4b0b      	ldr	r3, [pc, #44]	; (80013f8 <MX_DMA_Init+0x38>)
 80013cc:	2101      	movs	r1, #1
 80013ce:	430a      	orrs	r2, r1
 80013d0:	615a      	str	r2, [r3, #20]
 80013d2:	4b09      	ldr	r3, [pc, #36]	; (80013f8 <MX_DMA_Init+0x38>)
 80013d4:	695b      	ldr	r3, [r3, #20]
 80013d6:	2201      	movs	r2, #1
 80013d8:	4013      	ands	r3, r2
 80013da:	607b      	str	r3, [r7, #4]
 80013dc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80013de:	2200      	movs	r2, #0
 80013e0:	2100      	movs	r1, #0
 80013e2:	2009      	movs	r0, #9
 80013e4:	f001 f912 	bl	800260c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80013e8:	2009      	movs	r0, #9
 80013ea:	f001 f924 	bl	8002636 <HAL_NVIC_EnableIRQ>

}
 80013ee:	46c0      	nop			; (mov r8, r8)
 80013f0:	46bd      	mov	sp, r7
 80013f2:	b002      	add	sp, #8
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	46c0      	nop			; (mov r8, r8)
 80013f8:	40021000 	.word	0x40021000

080013fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013fc:	b590      	push	{r4, r7, lr}
 80013fe:	b08b      	sub	sp, #44	; 0x2c
 8001400:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001402:	2414      	movs	r4, #20
 8001404:	193b      	adds	r3, r7, r4
 8001406:	0018      	movs	r0, r3
 8001408:	2314      	movs	r3, #20
 800140a:	001a      	movs	r2, r3
 800140c:	2100      	movs	r1, #0
 800140e:	f005 fc6d 	bl	8006cec <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001412:	4b54      	ldr	r3, [pc, #336]	; (8001564 <MX_GPIO_Init+0x168>)
 8001414:	695a      	ldr	r2, [r3, #20]
 8001416:	4b53      	ldr	r3, [pc, #332]	; (8001564 <MX_GPIO_Init+0x168>)
 8001418:	2180      	movs	r1, #128	; 0x80
 800141a:	0309      	lsls	r1, r1, #12
 800141c:	430a      	orrs	r2, r1
 800141e:	615a      	str	r2, [r3, #20]
 8001420:	4b50      	ldr	r3, [pc, #320]	; (8001564 <MX_GPIO_Init+0x168>)
 8001422:	695a      	ldr	r2, [r3, #20]
 8001424:	2380      	movs	r3, #128	; 0x80
 8001426:	031b      	lsls	r3, r3, #12
 8001428:	4013      	ands	r3, r2
 800142a:	613b      	str	r3, [r7, #16]
 800142c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800142e:	4b4d      	ldr	r3, [pc, #308]	; (8001564 <MX_GPIO_Init+0x168>)
 8001430:	695a      	ldr	r2, [r3, #20]
 8001432:	4b4c      	ldr	r3, [pc, #304]	; (8001564 <MX_GPIO_Init+0x168>)
 8001434:	2180      	movs	r1, #128	; 0x80
 8001436:	03c9      	lsls	r1, r1, #15
 8001438:	430a      	orrs	r2, r1
 800143a:	615a      	str	r2, [r3, #20]
 800143c:	4b49      	ldr	r3, [pc, #292]	; (8001564 <MX_GPIO_Init+0x168>)
 800143e:	695a      	ldr	r2, [r3, #20]
 8001440:	2380      	movs	r3, #128	; 0x80
 8001442:	03db      	lsls	r3, r3, #15
 8001444:	4013      	ands	r3, r2
 8001446:	60fb      	str	r3, [r7, #12]
 8001448:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800144a:	4b46      	ldr	r3, [pc, #280]	; (8001564 <MX_GPIO_Init+0x168>)
 800144c:	695a      	ldr	r2, [r3, #20]
 800144e:	4b45      	ldr	r3, [pc, #276]	; (8001564 <MX_GPIO_Init+0x168>)
 8001450:	2180      	movs	r1, #128	; 0x80
 8001452:	0289      	lsls	r1, r1, #10
 8001454:	430a      	orrs	r2, r1
 8001456:	615a      	str	r2, [r3, #20]
 8001458:	4b42      	ldr	r3, [pc, #264]	; (8001564 <MX_GPIO_Init+0x168>)
 800145a:	695a      	ldr	r2, [r3, #20]
 800145c:	2380      	movs	r3, #128	; 0x80
 800145e:	029b      	lsls	r3, r3, #10
 8001460:	4013      	ands	r3, r2
 8001462:	60bb      	str	r3, [r7, #8]
 8001464:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001466:	4b3f      	ldr	r3, [pc, #252]	; (8001564 <MX_GPIO_Init+0x168>)
 8001468:	695a      	ldr	r2, [r3, #20]
 800146a:	4b3e      	ldr	r3, [pc, #248]	; (8001564 <MX_GPIO_Init+0x168>)
 800146c:	2180      	movs	r1, #128	; 0x80
 800146e:	02c9      	lsls	r1, r1, #11
 8001470:	430a      	orrs	r2, r1
 8001472:	615a      	str	r2, [r3, #20]
 8001474:	4b3b      	ldr	r3, [pc, #236]	; (8001564 <MX_GPIO_Init+0x168>)
 8001476:	695a      	ldr	r2, [r3, #20]
 8001478:	2380      	movs	r3, #128	; 0x80
 800147a:	02db      	lsls	r3, r3, #11
 800147c:	4013      	ands	r3, r2
 800147e:	607b      	str	r3, [r7, #4]
 8001480:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8001482:	239f      	movs	r3, #159	; 0x9f
 8001484:	019b      	lsls	r3, r3, #6
 8001486:	4838      	ldr	r0, [pc, #224]	; (8001568 <MX_GPIO_Init+0x16c>)
 8001488:	2200      	movs	r2, #0
 800148a:	0019      	movs	r1, r3
 800148c:	f001 fd10 	bl	8002eb0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8001490:	2386      	movs	r3, #134	; 0x86
 8001492:	011b      	lsls	r3, r3, #4
 8001494:	4835      	ldr	r0, [pc, #212]	; (800156c <MX_GPIO_Init+0x170>)
 8001496:	2200      	movs	r2, #0
 8001498:	0019      	movs	r1, r3
 800149a:	f001 fd09 	bl	8002eb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800149e:	2380      	movs	r3, #128	; 0x80
 80014a0:	0059      	lsls	r1, r3, #1
 80014a2:	2390      	movs	r3, #144	; 0x90
 80014a4:	05db      	lsls	r3, r3, #23
 80014a6:	2200      	movs	r2, #0
 80014a8:	0018      	movs	r0, r3
 80014aa:	f001 fd01 	bl	8002eb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 80014ae:	4b30      	ldr	r3, [pc, #192]	; (8001570 <MX_GPIO_Init+0x174>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	21c0      	movs	r1, #192	; 0xc0
 80014b4:	0018      	movs	r0, r3
 80014b6:	f001 fcfb 	bl	8002eb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC6 PC7 PC8
                           PC9 PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 80014ba:	193b      	adds	r3, r7, r4
 80014bc:	229f      	movs	r2, #159	; 0x9f
 80014be:	0192      	lsls	r2, r2, #6
 80014c0:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014c2:	193b      	adds	r3, r7, r4
 80014c4:	2201      	movs	r2, #1
 80014c6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c8:	193b      	adds	r3, r7, r4
 80014ca:	2200      	movs	r2, #0
 80014cc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ce:	193b      	adds	r3, r7, r4
 80014d0:	2200      	movs	r2, #0
 80014d2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014d4:	193b      	adds	r3, r7, r4
 80014d6:	4a24      	ldr	r2, [pc, #144]	; (8001568 <MX_GPIO_Init+0x16c>)
 80014d8:	0019      	movs	r1, r3
 80014da:	0010      	movs	r0, r2
 80014dc:	f001 fb78 	bl	8002bd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB11 PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_5|GPIO_PIN_6;
 80014e0:	0021      	movs	r1, r4
 80014e2:	187b      	adds	r3, r7, r1
 80014e4:	2286      	movs	r2, #134	; 0x86
 80014e6:	0112      	lsls	r2, r2, #4
 80014e8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ea:	000c      	movs	r4, r1
 80014ec:	193b      	adds	r3, r7, r4
 80014ee:	2201      	movs	r2, #1
 80014f0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f2:	193b      	adds	r3, r7, r4
 80014f4:	2200      	movs	r2, #0
 80014f6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f8:	193b      	adds	r3, r7, r4
 80014fa:	2200      	movs	r2, #0
 80014fc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014fe:	193b      	adds	r3, r7, r4
 8001500:	4a1a      	ldr	r2, [pc, #104]	; (800156c <MX_GPIO_Init+0x170>)
 8001502:	0019      	movs	r1, r3
 8001504:	0010      	movs	r0, r2
 8001506:	f001 fb63 	bl	8002bd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800150a:	0021      	movs	r1, r4
 800150c:	187b      	adds	r3, r7, r1
 800150e:	2280      	movs	r2, #128	; 0x80
 8001510:	0052      	lsls	r2, r2, #1
 8001512:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001514:	000c      	movs	r4, r1
 8001516:	193b      	adds	r3, r7, r4
 8001518:	2201      	movs	r2, #1
 800151a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151c:	193b      	adds	r3, r7, r4
 800151e:	2200      	movs	r2, #0
 8001520:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001522:	193b      	adds	r3, r7, r4
 8001524:	2200      	movs	r2, #0
 8001526:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001528:	193a      	adds	r2, r7, r4
 800152a:	2390      	movs	r3, #144	; 0x90
 800152c:	05db      	lsls	r3, r3, #23
 800152e:	0011      	movs	r1, r2
 8001530:	0018      	movs	r0, r3
 8001532:	f001 fb4d 	bl	8002bd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF6 PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001536:	0021      	movs	r1, r4
 8001538:	187b      	adds	r3, r7, r1
 800153a:	22c0      	movs	r2, #192	; 0xc0
 800153c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800153e:	187b      	adds	r3, r7, r1
 8001540:	2201      	movs	r2, #1
 8001542:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001544:	187b      	adds	r3, r7, r1
 8001546:	2200      	movs	r2, #0
 8001548:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800154a:	187b      	adds	r3, r7, r1
 800154c:	2200      	movs	r2, #0
 800154e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001550:	187b      	adds	r3, r7, r1
 8001552:	4a07      	ldr	r2, [pc, #28]	; (8001570 <MX_GPIO_Init+0x174>)
 8001554:	0019      	movs	r1, r3
 8001556:	0010      	movs	r0, r2
 8001558:	f001 fb3a 	bl	8002bd0 <HAL_GPIO_Init>

}
 800155c:	46c0      	nop			; (mov r8, r8)
 800155e:	46bd      	mov	sp, r7
 8001560:	b00b      	add	sp, #44	; 0x2c
 8001562:	bd90      	pop	{r4, r7, pc}
 8001564:	40021000 	.word	0x40021000
 8001568:	48000800 	.word	0x48000800
 800156c:	48000400 	.word	0x48000400
 8001570:	48001400 	.word	0x48001400

08001574 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001578:	b672      	cpsid	i
}
 800157a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800157c:	e7fe      	b.n	800157c <Error_Handler+0x8>
	...

08001580 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001586:	4b0f      	ldr	r3, [pc, #60]	; (80015c4 <HAL_MspInit+0x44>)
 8001588:	699a      	ldr	r2, [r3, #24]
 800158a:	4b0e      	ldr	r3, [pc, #56]	; (80015c4 <HAL_MspInit+0x44>)
 800158c:	2101      	movs	r1, #1
 800158e:	430a      	orrs	r2, r1
 8001590:	619a      	str	r2, [r3, #24]
 8001592:	4b0c      	ldr	r3, [pc, #48]	; (80015c4 <HAL_MspInit+0x44>)
 8001594:	699b      	ldr	r3, [r3, #24]
 8001596:	2201      	movs	r2, #1
 8001598:	4013      	ands	r3, r2
 800159a:	607b      	str	r3, [r7, #4]
 800159c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800159e:	4b09      	ldr	r3, [pc, #36]	; (80015c4 <HAL_MspInit+0x44>)
 80015a0:	69da      	ldr	r2, [r3, #28]
 80015a2:	4b08      	ldr	r3, [pc, #32]	; (80015c4 <HAL_MspInit+0x44>)
 80015a4:	2180      	movs	r1, #128	; 0x80
 80015a6:	0549      	lsls	r1, r1, #21
 80015a8:	430a      	orrs	r2, r1
 80015aa:	61da      	str	r2, [r3, #28]
 80015ac:	4b05      	ldr	r3, [pc, #20]	; (80015c4 <HAL_MspInit+0x44>)
 80015ae:	69da      	ldr	r2, [r3, #28]
 80015b0:	2380      	movs	r3, #128	; 0x80
 80015b2:	055b      	lsls	r3, r3, #21
 80015b4:	4013      	ands	r3, r2
 80015b6:	603b      	str	r3, [r7, #0]
 80015b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015ba:	46c0      	nop			; (mov r8, r8)
 80015bc:	46bd      	mov	sp, r7
 80015be:	b002      	add	sp, #8
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	46c0      	nop			; (mov r8, r8)
 80015c4:	40021000 	.word	0x40021000

080015c8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80015c8:	b590      	push	{r4, r7, lr}
 80015ca:	b08d      	sub	sp, #52	; 0x34
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d0:	241c      	movs	r4, #28
 80015d2:	193b      	adds	r3, r7, r4
 80015d4:	0018      	movs	r0, r3
 80015d6:	2314      	movs	r3, #20
 80015d8:	001a      	movs	r2, r3
 80015da:	2100      	movs	r1, #0
 80015dc:	f005 fb86 	bl	8006cec <memset>
  if(hadc->Instance==ADC1)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a4a      	ldr	r2, [pc, #296]	; (8001710 <HAL_ADC_MspInit+0x148>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d000      	beq.n	80015ec <HAL_ADC_MspInit+0x24>
 80015ea:	e08d      	b.n	8001708 <HAL_ADC_MspInit+0x140>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80015ec:	4b49      	ldr	r3, [pc, #292]	; (8001714 <HAL_ADC_MspInit+0x14c>)
 80015ee:	699a      	ldr	r2, [r3, #24]
 80015f0:	4b48      	ldr	r3, [pc, #288]	; (8001714 <HAL_ADC_MspInit+0x14c>)
 80015f2:	2180      	movs	r1, #128	; 0x80
 80015f4:	0089      	lsls	r1, r1, #2
 80015f6:	430a      	orrs	r2, r1
 80015f8:	619a      	str	r2, [r3, #24]
 80015fa:	4b46      	ldr	r3, [pc, #280]	; (8001714 <HAL_ADC_MspInit+0x14c>)
 80015fc:	699a      	ldr	r2, [r3, #24]
 80015fe:	2380      	movs	r3, #128	; 0x80
 8001600:	009b      	lsls	r3, r3, #2
 8001602:	4013      	ands	r3, r2
 8001604:	61bb      	str	r3, [r7, #24]
 8001606:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001608:	4b42      	ldr	r3, [pc, #264]	; (8001714 <HAL_ADC_MspInit+0x14c>)
 800160a:	695a      	ldr	r2, [r3, #20]
 800160c:	4b41      	ldr	r3, [pc, #260]	; (8001714 <HAL_ADC_MspInit+0x14c>)
 800160e:	2180      	movs	r1, #128	; 0x80
 8001610:	0309      	lsls	r1, r1, #12
 8001612:	430a      	orrs	r2, r1
 8001614:	615a      	str	r2, [r3, #20]
 8001616:	4b3f      	ldr	r3, [pc, #252]	; (8001714 <HAL_ADC_MspInit+0x14c>)
 8001618:	695a      	ldr	r2, [r3, #20]
 800161a:	2380      	movs	r3, #128	; 0x80
 800161c:	031b      	lsls	r3, r3, #12
 800161e:	4013      	ands	r3, r2
 8001620:	617b      	str	r3, [r7, #20]
 8001622:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001624:	4b3b      	ldr	r3, [pc, #236]	; (8001714 <HAL_ADC_MspInit+0x14c>)
 8001626:	695a      	ldr	r2, [r3, #20]
 8001628:	4b3a      	ldr	r3, [pc, #232]	; (8001714 <HAL_ADC_MspInit+0x14c>)
 800162a:	2180      	movs	r1, #128	; 0x80
 800162c:	0289      	lsls	r1, r1, #10
 800162e:	430a      	orrs	r2, r1
 8001630:	615a      	str	r2, [r3, #20]
 8001632:	4b38      	ldr	r3, [pc, #224]	; (8001714 <HAL_ADC_MspInit+0x14c>)
 8001634:	695a      	ldr	r2, [r3, #20]
 8001636:	2380      	movs	r3, #128	; 0x80
 8001638:	029b      	lsls	r3, r3, #10
 800163a:	4013      	ands	r3, r2
 800163c:	613b      	str	r3, [r7, #16]
 800163e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001640:	4b34      	ldr	r3, [pc, #208]	; (8001714 <HAL_ADC_MspInit+0x14c>)
 8001642:	695a      	ldr	r2, [r3, #20]
 8001644:	4b33      	ldr	r3, [pc, #204]	; (8001714 <HAL_ADC_MspInit+0x14c>)
 8001646:	2180      	movs	r1, #128	; 0x80
 8001648:	02c9      	lsls	r1, r1, #11
 800164a:	430a      	orrs	r2, r1
 800164c:	615a      	str	r2, [r3, #20]
 800164e:	4b31      	ldr	r3, [pc, #196]	; (8001714 <HAL_ADC_MspInit+0x14c>)
 8001650:	695a      	ldr	r2, [r3, #20]
 8001652:	2380      	movs	r3, #128	; 0x80
 8001654:	02db      	lsls	r3, r3, #11
 8001656:	4013      	ands	r3, r2
 8001658:	60fb      	str	r3, [r7, #12]
 800165a:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC_IN14
    PC5     ------> ADC_IN15
    PB0     ------> ADC_IN8
    PB1     ------> ADC_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800165c:	193b      	adds	r3, r7, r4
 800165e:	223f      	movs	r2, #63	; 0x3f
 8001660:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001662:	193b      	adds	r3, r7, r4
 8001664:	2203      	movs	r2, #3
 8001666:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001668:	193b      	adds	r3, r7, r4
 800166a:	2200      	movs	r2, #0
 800166c:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800166e:	193b      	adds	r3, r7, r4
 8001670:	4a29      	ldr	r2, [pc, #164]	; (8001718 <HAL_ADC_MspInit+0x150>)
 8001672:	0019      	movs	r1, r3
 8001674:	0010      	movs	r0, r2
 8001676:	f001 faab 	bl	8002bd0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800167a:	193b      	adds	r3, r7, r4
 800167c:	22ef      	movs	r2, #239	; 0xef
 800167e:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001680:	193b      	adds	r3, r7, r4
 8001682:	2203      	movs	r2, #3
 8001684:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001686:	193b      	adds	r3, r7, r4
 8001688:	2200      	movs	r2, #0
 800168a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800168c:	193a      	adds	r2, r7, r4
 800168e:	2390      	movs	r3, #144	; 0x90
 8001690:	05db      	lsls	r3, r3, #23
 8001692:	0011      	movs	r1, r2
 8001694:	0018      	movs	r0, r3
 8001696:	f001 fa9b 	bl	8002bd0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800169a:	193b      	adds	r3, r7, r4
 800169c:	2203      	movs	r2, #3
 800169e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016a0:	193b      	adds	r3, r7, r4
 80016a2:	2203      	movs	r2, #3
 80016a4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a6:	193b      	adds	r3, r7, r4
 80016a8:	2200      	movs	r2, #0
 80016aa:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ac:	193b      	adds	r3, r7, r4
 80016ae:	4a1b      	ldr	r2, [pc, #108]	; (800171c <HAL_ADC_MspInit+0x154>)
 80016b0:	0019      	movs	r1, r3
 80016b2:	0010      	movs	r0, r2
 80016b4:	f001 fa8c 	bl	8002bd0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 80016b8:	4b19      	ldr	r3, [pc, #100]	; (8001720 <HAL_ADC_MspInit+0x158>)
 80016ba:	4a1a      	ldr	r2, [pc, #104]	; (8001724 <HAL_ADC_MspInit+0x15c>)
 80016bc:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016be:	4b18      	ldr	r3, [pc, #96]	; (8001720 <HAL_ADC_MspInit+0x158>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 80016c4:	4b16      	ldr	r3, [pc, #88]	; (8001720 <HAL_ADC_MspInit+0x158>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80016ca:	4b15      	ldr	r3, [pc, #84]	; (8001720 <HAL_ADC_MspInit+0x158>)
 80016cc:	2280      	movs	r2, #128	; 0x80
 80016ce:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80016d0:	4b13      	ldr	r3, [pc, #76]	; (8001720 <HAL_ADC_MspInit+0x158>)
 80016d2:	2280      	movs	r2, #128	; 0x80
 80016d4:	0052      	lsls	r2, r2, #1
 80016d6:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80016d8:	4b11      	ldr	r3, [pc, #68]	; (8001720 <HAL_ADC_MspInit+0x158>)
 80016da:	2280      	movs	r2, #128	; 0x80
 80016dc:	00d2      	lsls	r2, r2, #3
 80016de:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_NORMAL;
 80016e0:	4b0f      	ldr	r3, [pc, #60]	; (8001720 <HAL_ADC_MspInit+0x158>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 80016e6:	4b0e      	ldr	r3, [pc, #56]	; (8001720 <HAL_ADC_MspInit+0x158>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80016ec:	4b0c      	ldr	r3, [pc, #48]	; (8001720 <HAL_ADC_MspInit+0x158>)
 80016ee:	0018      	movs	r0, r3
 80016f0:	f001 f858 	bl	80027a4 <HAL_DMA_Init>
 80016f4:	1e03      	subs	r3, r0, #0
 80016f6:	d001      	beq.n	80016fc <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 80016f8:	f7ff ff3c 	bl	8001574 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	4a08      	ldr	r2, [pc, #32]	; (8001720 <HAL_ADC_MspInit+0x158>)
 8001700:	631a      	str	r2, [r3, #48]	; 0x30
 8001702:	4b07      	ldr	r3, [pc, #28]	; (8001720 <HAL_ADC_MspInit+0x158>)
 8001704:	687a      	ldr	r2, [r7, #4]
 8001706:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001708:	46c0      	nop			; (mov r8, r8)
 800170a:	46bd      	mov	sp, r7
 800170c:	b00d      	add	sp, #52	; 0x34
 800170e:	bd90      	pop	{r4, r7, pc}
 8001710:	40012400 	.word	0x40012400
 8001714:	40021000 	.word	0x40021000
 8001718:	48000800 	.word	0x48000800
 800171c:	48000400 	.word	0x48000400
 8001720:	2000008c 	.word	0x2000008c
 8001724:	40020008 	.word	0x40020008

08001728 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001728:	b590      	push	{r4, r7, lr}
 800172a:	b08b      	sub	sp, #44	; 0x2c
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001730:	2414      	movs	r4, #20
 8001732:	193b      	adds	r3, r7, r4
 8001734:	0018      	movs	r0, r3
 8001736:	2314      	movs	r3, #20
 8001738:	001a      	movs	r2, r3
 800173a:	2100      	movs	r1, #0
 800173c:	f005 fad6 	bl	8006cec <memset>
  if(hdac->Instance==DAC)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a19      	ldr	r2, [pc, #100]	; (80017ac <HAL_DAC_MspInit+0x84>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d12b      	bne.n	80017a2 <HAL_DAC_MspInit+0x7a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800174a:	4b19      	ldr	r3, [pc, #100]	; (80017b0 <HAL_DAC_MspInit+0x88>)
 800174c:	69da      	ldr	r2, [r3, #28]
 800174e:	4b18      	ldr	r3, [pc, #96]	; (80017b0 <HAL_DAC_MspInit+0x88>)
 8001750:	2180      	movs	r1, #128	; 0x80
 8001752:	0589      	lsls	r1, r1, #22
 8001754:	430a      	orrs	r2, r1
 8001756:	61da      	str	r2, [r3, #28]
 8001758:	4b15      	ldr	r3, [pc, #84]	; (80017b0 <HAL_DAC_MspInit+0x88>)
 800175a:	69da      	ldr	r2, [r3, #28]
 800175c:	2380      	movs	r3, #128	; 0x80
 800175e:	059b      	lsls	r3, r3, #22
 8001760:	4013      	ands	r3, r2
 8001762:	613b      	str	r3, [r7, #16]
 8001764:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001766:	4b12      	ldr	r3, [pc, #72]	; (80017b0 <HAL_DAC_MspInit+0x88>)
 8001768:	695a      	ldr	r2, [r3, #20]
 800176a:	4b11      	ldr	r3, [pc, #68]	; (80017b0 <HAL_DAC_MspInit+0x88>)
 800176c:	2180      	movs	r1, #128	; 0x80
 800176e:	0289      	lsls	r1, r1, #10
 8001770:	430a      	orrs	r2, r1
 8001772:	615a      	str	r2, [r3, #20]
 8001774:	4b0e      	ldr	r3, [pc, #56]	; (80017b0 <HAL_DAC_MspInit+0x88>)
 8001776:	695a      	ldr	r2, [r3, #20]
 8001778:	2380      	movs	r3, #128	; 0x80
 800177a:	029b      	lsls	r3, r3, #10
 800177c:	4013      	ands	r3, r2
 800177e:	60fb      	str	r3, [r7, #12]
 8001780:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001782:	193b      	adds	r3, r7, r4
 8001784:	2210      	movs	r2, #16
 8001786:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001788:	193b      	adds	r3, r7, r4
 800178a:	2203      	movs	r2, #3
 800178c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178e:	193b      	adds	r3, r7, r4
 8001790:	2200      	movs	r2, #0
 8001792:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001794:	193a      	adds	r2, r7, r4
 8001796:	2390      	movs	r3, #144	; 0x90
 8001798:	05db      	lsls	r3, r3, #23
 800179a:	0011      	movs	r1, r2
 800179c:	0018      	movs	r0, r3
 800179e:	f001 fa17 	bl	8002bd0 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80017a2:	46c0      	nop			; (mov r8, r8)
 80017a4:	46bd      	mov	sp, r7
 80017a6:	b00b      	add	sp, #44	; 0x2c
 80017a8:	bd90      	pop	{r4, r7, pc}
 80017aa:	46c0      	nop			; (mov r8, r8)
 80017ac:	40007400 	.word	0x40007400
 80017b0:	40021000 	.word	0x40021000

080017b4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80017b4:	b590      	push	{r4, r7, lr}
 80017b6:	b08b      	sub	sp, #44	; 0x2c
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017bc:	2414      	movs	r4, #20
 80017be:	193b      	adds	r3, r7, r4
 80017c0:	0018      	movs	r0, r3
 80017c2:	2314      	movs	r3, #20
 80017c4:	001a      	movs	r2, r3
 80017c6:	2100      	movs	r1, #0
 80017c8:	f005 fa90 	bl	8006cec <memset>
  if(hi2c->Instance==I2C1)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a1c      	ldr	r2, [pc, #112]	; (8001844 <HAL_I2C_MspInit+0x90>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d132      	bne.n	800183c <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017d6:	4b1c      	ldr	r3, [pc, #112]	; (8001848 <HAL_I2C_MspInit+0x94>)
 80017d8:	695a      	ldr	r2, [r3, #20]
 80017da:	4b1b      	ldr	r3, [pc, #108]	; (8001848 <HAL_I2C_MspInit+0x94>)
 80017dc:	2180      	movs	r1, #128	; 0x80
 80017de:	02c9      	lsls	r1, r1, #11
 80017e0:	430a      	orrs	r2, r1
 80017e2:	615a      	str	r2, [r3, #20]
 80017e4:	4b18      	ldr	r3, [pc, #96]	; (8001848 <HAL_I2C_MspInit+0x94>)
 80017e6:	695a      	ldr	r2, [r3, #20]
 80017e8:	2380      	movs	r3, #128	; 0x80
 80017ea:	02db      	lsls	r3, r3, #11
 80017ec:	4013      	ands	r3, r2
 80017ee:	613b      	str	r3, [r7, #16]
 80017f0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80017f2:	193b      	adds	r3, r7, r4
 80017f4:	22c0      	movs	r2, #192	; 0xc0
 80017f6:	0092      	lsls	r2, r2, #2
 80017f8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017fa:	0021      	movs	r1, r4
 80017fc:	187b      	adds	r3, r7, r1
 80017fe:	2212      	movs	r2, #18
 8001800:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001802:	187b      	adds	r3, r7, r1
 8001804:	2200      	movs	r2, #0
 8001806:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001808:	187b      	adds	r3, r7, r1
 800180a:	2203      	movs	r2, #3
 800180c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 800180e:	187b      	adds	r3, r7, r1
 8001810:	2201      	movs	r2, #1
 8001812:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001814:	187b      	adds	r3, r7, r1
 8001816:	4a0d      	ldr	r2, [pc, #52]	; (800184c <HAL_I2C_MspInit+0x98>)
 8001818:	0019      	movs	r1, r3
 800181a:	0010      	movs	r0, r2
 800181c:	f001 f9d8 	bl	8002bd0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001820:	4b09      	ldr	r3, [pc, #36]	; (8001848 <HAL_I2C_MspInit+0x94>)
 8001822:	69da      	ldr	r2, [r3, #28]
 8001824:	4b08      	ldr	r3, [pc, #32]	; (8001848 <HAL_I2C_MspInit+0x94>)
 8001826:	2180      	movs	r1, #128	; 0x80
 8001828:	0389      	lsls	r1, r1, #14
 800182a:	430a      	orrs	r2, r1
 800182c:	61da      	str	r2, [r3, #28]
 800182e:	4b06      	ldr	r3, [pc, #24]	; (8001848 <HAL_I2C_MspInit+0x94>)
 8001830:	69da      	ldr	r2, [r3, #28]
 8001832:	2380      	movs	r3, #128	; 0x80
 8001834:	039b      	lsls	r3, r3, #14
 8001836:	4013      	ands	r3, r2
 8001838:	60fb      	str	r3, [r7, #12]
 800183a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800183c:	46c0      	nop			; (mov r8, r8)
 800183e:	46bd      	mov	sp, r7
 8001840:	b00b      	add	sp, #44	; 0x2c
 8001842:	bd90      	pop	{r4, r7, pc}
 8001844:	40005400 	.word	0x40005400
 8001848:	40021000 	.word	0x40021000
 800184c:	48000400 	.word	0x48000400

08001850 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001850:	b590      	push	{r4, r7, lr}
 8001852:	b08d      	sub	sp, #52	; 0x34
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001858:	241c      	movs	r4, #28
 800185a:	193b      	adds	r3, r7, r4
 800185c:	0018      	movs	r0, r3
 800185e:	2314      	movs	r3, #20
 8001860:	001a      	movs	r2, r3
 8001862:	2100      	movs	r1, #0
 8001864:	f005 fa42 	bl	8006cec <memset>
  if(hspi->Instance==SPI1)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a38      	ldr	r2, [pc, #224]	; (8001950 <HAL_SPI_MspInit+0x100>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d132      	bne.n	80018d8 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001872:	4b38      	ldr	r3, [pc, #224]	; (8001954 <HAL_SPI_MspInit+0x104>)
 8001874:	699a      	ldr	r2, [r3, #24]
 8001876:	4b37      	ldr	r3, [pc, #220]	; (8001954 <HAL_SPI_MspInit+0x104>)
 8001878:	2180      	movs	r1, #128	; 0x80
 800187a:	0149      	lsls	r1, r1, #5
 800187c:	430a      	orrs	r2, r1
 800187e:	619a      	str	r2, [r3, #24]
 8001880:	4b34      	ldr	r3, [pc, #208]	; (8001954 <HAL_SPI_MspInit+0x104>)
 8001882:	699a      	ldr	r2, [r3, #24]
 8001884:	2380      	movs	r3, #128	; 0x80
 8001886:	015b      	lsls	r3, r3, #5
 8001888:	4013      	ands	r3, r2
 800188a:	61bb      	str	r3, [r7, #24]
 800188c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800188e:	4b31      	ldr	r3, [pc, #196]	; (8001954 <HAL_SPI_MspInit+0x104>)
 8001890:	695a      	ldr	r2, [r3, #20]
 8001892:	4b30      	ldr	r3, [pc, #192]	; (8001954 <HAL_SPI_MspInit+0x104>)
 8001894:	2180      	movs	r1, #128	; 0x80
 8001896:	02c9      	lsls	r1, r1, #11
 8001898:	430a      	orrs	r2, r1
 800189a:	615a      	str	r2, [r3, #20]
 800189c:	4b2d      	ldr	r3, [pc, #180]	; (8001954 <HAL_SPI_MspInit+0x104>)
 800189e:	695a      	ldr	r2, [r3, #20]
 80018a0:	2380      	movs	r3, #128	; 0x80
 80018a2:	02db      	lsls	r3, r3, #11
 80018a4:	4013      	ands	r3, r2
 80018a6:	617b      	str	r3, [r7, #20]
 80018a8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80018aa:	0021      	movs	r1, r4
 80018ac:	187b      	adds	r3, r7, r1
 80018ae:	2218      	movs	r2, #24
 80018b0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018b2:	187b      	adds	r3, r7, r1
 80018b4:	2202      	movs	r2, #2
 80018b6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b8:	187b      	adds	r3, r7, r1
 80018ba:	2200      	movs	r2, #0
 80018bc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018be:	187b      	adds	r3, r7, r1
 80018c0:	2203      	movs	r2, #3
 80018c2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80018c4:	187b      	adds	r3, r7, r1
 80018c6:	2200      	movs	r2, #0
 80018c8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ca:	187b      	adds	r3, r7, r1
 80018cc:	4a22      	ldr	r2, [pc, #136]	; (8001958 <HAL_SPI_MspInit+0x108>)
 80018ce:	0019      	movs	r1, r3
 80018d0:	0010      	movs	r0, r2
 80018d2:	f001 f97d 	bl	8002bd0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80018d6:	e037      	b.n	8001948 <HAL_SPI_MspInit+0xf8>
  else if(hspi->Instance==SPI2)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a1f      	ldr	r2, [pc, #124]	; (800195c <HAL_SPI_MspInit+0x10c>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d132      	bne.n	8001948 <HAL_SPI_MspInit+0xf8>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80018e2:	4b1c      	ldr	r3, [pc, #112]	; (8001954 <HAL_SPI_MspInit+0x104>)
 80018e4:	69da      	ldr	r2, [r3, #28]
 80018e6:	4b1b      	ldr	r3, [pc, #108]	; (8001954 <HAL_SPI_MspInit+0x104>)
 80018e8:	2180      	movs	r1, #128	; 0x80
 80018ea:	01c9      	lsls	r1, r1, #7
 80018ec:	430a      	orrs	r2, r1
 80018ee:	61da      	str	r2, [r3, #28]
 80018f0:	4b18      	ldr	r3, [pc, #96]	; (8001954 <HAL_SPI_MspInit+0x104>)
 80018f2:	69da      	ldr	r2, [r3, #28]
 80018f4:	2380      	movs	r3, #128	; 0x80
 80018f6:	01db      	lsls	r3, r3, #7
 80018f8:	4013      	ands	r3, r2
 80018fa:	613b      	str	r3, [r7, #16]
 80018fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018fe:	4b15      	ldr	r3, [pc, #84]	; (8001954 <HAL_SPI_MspInit+0x104>)
 8001900:	695a      	ldr	r2, [r3, #20]
 8001902:	4b14      	ldr	r3, [pc, #80]	; (8001954 <HAL_SPI_MspInit+0x104>)
 8001904:	2180      	movs	r1, #128	; 0x80
 8001906:	02c9      	lsls	r1, r1, #11
 8001908:	430a      	orrs	r2, r1
 800190a:	615a      	str	r2, [r3, #20]
 800190c:	4b11      	ldr	r3, [pc, #68]	; (8001954 <HAL_SPI_MspInit+0x104>)
 800190e:	695a      	ldr	r2, [r3, #20]
 8001910:	2380      	movs	r3, #128	; 0x80
 8001912:	02db      	lsls	r3, r3, #11
 8001914:	4013      	ands	r3, r2
 8001916:	60fb      	str	r3, [r7, #12]
 8001918:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 800191a:	211c      	movs	r1, #28
 800191c:	187b      	adds	r3, r7, r1
 800191e:	22c0      	movs	r2, #192	; 0xc0
 8001920:	01d2      	lsls	r2, r2, #7
 8001922:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001924:	187b      	adds	r3, r7, r1
 8001926:	2202      	movs	r2, #2
 8001928:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192a:	187b      	adds	r3, r7, r1
 800192c:	2200      	movs	r2, #0
 800192e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001930:	187b      	adds	r3, r7, r1
 8001932:	2203      	movs	r2, #3
 8001934:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8001936:	187b      	adds	r3, r7, r1
 8001938:	2200      	movs	r2, #0
 800193a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800193c:	187b      	adds	r3, r7, r1
 800193e:	4a06      	ldr	r2, [pc, #24]	; (8001958 <HAL_SPI_MspInit+0x108>)
 8001940:	0019      	movs	r1, r3
 8001942:	0010      	movs	r0, r2
 8001944:	f001 f944 	bl	8002bd0 <HAL_GPIO_Init>
}
 8001948:	46c0      	nop			; (mov r8, r8)
 800194a:	46bd      	mov	sp, r7
 800194c:	b00d      	add	sp, #52	; 0x34
 800194e:	bd90      	pop	{r4, r7, pc}
 8001950:	40013000 	.word	0x40013000
 8001954:	40021000 	.word	0x40021000
 8001958:	48000400 	.word	0x48000400
 800195c:	40003800 	.word	0x40003800

08001960 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b084      	sub	sp, #16
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a1f      	ldr	r2, [pc, #124]	; (80019ec <HAL_TIM_Base_MspInit+0x8c>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d11e      	bne.n	80019b0 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001972:	4b1f      	ldr	r3, [pc, #124]	; (80019f0 <HAL_TIM_Base_MspInit+0x90>)
 8001974:	699a      	ldr	r2, [r3, #24]
 8001976:	4b1e      	ldr	r3, [pc, #120]	; (80019f0 <HAL_TIM_Base_MspInit+0x90>)
 8001978:	2180      	movs	r1, #128	; 0x80
 800197a:	0109      	lsls	r1, r1, #4
 800197c:	430a      	orrs	r2, r1
 800197e:	619a      	str	r2, [r3, #24]
 8001980:	4b1b      	ldr	r3, [pc, #108]	; (80019f0 <HAL_TIM_Base_MspInit+0x90>)
 8001982:	699a      	ldr	r2, [r3, #24]
 8001984:	2380      	movs	r3, #128	; 0x80
 8001986:	011b      	lsls	r3, r3, #4
 8001988:	4013      	ands	r3, r2
 800198a:	60fb      	str	r3, [r7, #12]
 800198c:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 1, 0);
 800198e:	2200      	movs	r2, #0
 8001990:	2101      	movs	r1, #1
 8001992:	200d      	movs	r0, #13
 8001994:	f000 fe3a 	bl	800260c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8001998:	200d      	movs	r0, #13
 800199a:	f000 fe4c 	bl	8002636 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 1, 0);
 800199e:	2200      	movs	r2, #0
 80019a0:	2101      	movs	r1, #1
 80019a2:	200e      	movs	r0, #14
 80019a4:	f000 fe32 	bl	800260c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80019a8:	200e      	movs	r0, #14
 80019aa:	f000 fe44 	bl	8002636 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80019ae:	e019      	b.n	80019e4 <HAL_TIM_Base_MspInit+0x84>
  else if(htim_base->Instance==TIM2)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	2380      	movs	r3, #128	; 0x80
 80019b6:	05db      	lsls	r3, r3, #23
 80019b8:	429a      	cmp	r2, r3
 80019ba:	d113      	bne.n	80019e4 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80019bc:	4b0c      	ldr	r3, [pc, #48]	; (80019f0 <HAL_TIM_Base_MspInit+0x90>)
 80019be:	69da      	ldr	r2, [r3, #28]
 80019c0:	4b0b      	ldr	r3, [pc, #44]	; (80019f0 <HAL_TIM_Base_MspInit+0x90>)
 80019c2:	2101      	movs	r1, #1
 80019c4:	430a      	orrs	r2, r1
 80019c6:	61da      	str	r2, [r3, #28]
 80019c8:	4b09      	ldr	r3, [pc, #36]	; (80019f0 <HAL_TIM_Base_MspInit+0x90>)
 80019ca:	69db      	ldr	r3, [r3, #28]
 80019cc:	2201      	movs	r2, #1
 80019ce:	4013      	ands	r3, r2
 80019d0:	60bb      	str	r3, [r7, #8]
 80019d2:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 80019d4:	2200      	movs	r2, #0
 80019d6:	2101      	movs	r1, #1
 80019d8:	200f      	movs	r0, #15
 80019da:	f000 fe17 	bl	800260c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80019de:	200f      	movs	r0, #15
 80019e0:	f000 fe29 	bl	8002636 <HAL_NVIC_EnableIRQ>
}
 80019e4:	46c0      	nop			; (mov r8, r8)
 80019e6:	46bd      	mov	sp, r7
 80019e8:	b004      	add	sp, #16
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	40012c00 	.word	0x40012c00
 80019f0:	40021000 	.word	0x40021000

080019f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019f4:	b590      	push	{r4, r7, lr}
 80019f6:	b08b      	sub	sp, #44	; 0x2c
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019fc:	2414      	movs	r4, #20
 80019fe:	193b      	adds	r3, r7, r4
 8001a00:	0018      	movs	r0, r3
 8001a02:	2314      	movs	r3, #20
 8001a04:	001a      	movs	r2, r3
 8001a06:	2100      	movs	r1, #0
 8001a08:	f005 f970 	bl	8006cec <memset>
  if(huart->Instance==USART1)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a21      	ldr	r2, [pc, #132]	; (8001a98 <HAL_UART_MspInit+0xa4>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d13b      	bne.n	8001a8e <HAL_UART_MspInit+0x9a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a16:	4b21      	ldr	r3, [pc, #132]	; (8001a9c <HAL_UART_MspInit+0xa8>)
 8001a18:	699a      	ldr	r2, [r3, #24]
 8001a1a:	4b20      	ldr	r3, [pc, #128]	; (8001a9c <HAL_UART_MspInit+0xa8>)
 8001a1c:	2180      	movs	r1, #128	; 0x80
 8001a1e:	01c9      	lsls	r1, r1, #7
 8001a20:	430a      	orrs	r2, r1
 8001a22:	619a      	str	r2, [r3, #24]
 8001a24:	4b1d      	ldr	r3, [pc, #116]	; (8001a9c <HAL_UART_MspInit+0xa8>)
 8001a26:	699a      	ldr	r2, [r3, #24]
 8001a28:	2380      	movs	r3, #128	; 0x80
 8001a2a:	01db      	lsls	r3, r3, #7
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	613b      	str	r3, [r7, #16]
 8001a30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a32:	4b1a      	ldr	r3, [pc, #104]	; (8001a9c <HAL_UART_MspInit+0xa8>)
 8001a34:	695a      	ldr	r2, [r3, #20]
 8001a36:	4b19      	ldr	r3, [pc, #100]	; (8001a9c <HAL_UART_MspInit+0xa8>)
 8001a38:	2180      	movs	r1, #128	; 0x80
 8001a3a:	0289      	lsls	r1, r1, #10
 8001a3c:	430a      	orrs	r2, r1
 8001a3e:	615a      	str	r2, [r3, #20]
 8001a40:	4b16      	ldr	r3, [pc, #88]	; (8001a9c <HAL_UART_MspInit+0xa8>)
 8001a42:	695a      	ldr	r2, [r3, #20]
 8001a44:	2380      	movs	r3, #128	; 0x80
 8001a46:	029b      	lsls	r3, r3, #10
 8001a48:	4013      	ands	r3, r2
 8001a4a:	60fb      	str	r3, [r7, #12]
 8001a4c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001a4e:	193b      	adds	r3, r7, r4
 8001a50:	22c0      	movs	r2, #192	; 0xc0
 8001a52:	00d2      	lsls	r2, r2, #3
 8001a54:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a56:	0021      	movs	r1, r4
 8001a58:	187b      	adds	r3, r7, r1
 8001a5a:	2202      	movs	r2, #2
 8001a5c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5e:	187b      	adds	r3, r7, r1
 8001a60:	2200      	movs	r2, #0
 8001a62:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a64:	187b      	adds	r3, r7, r1
 8001a66:	2203      	movs	r2, #3
 8001a68:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001a6a:	187b      	adds	r3, r7, r1
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a70:	187a      	adds	r2, r7, r1
 8001a72:	2390      	movs	r3, #144	; 0x90
 8001a74:	05db      	lsls	r3, r3, #23
 8001a76:	0011      	movs	r1, r2
 8001a78:	0018      	movs	r0, r3
 8001a7a:	f001 f8a9 	bl	8002bd0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001a7e:	2200      	movs	r2, #0
 8001a80:	2100      	movs	r1, #0
 8001a82:	201b      	movs	r0, #27
 8001a84:	f000 fdc2 	bl	800260c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001a88:	201b      	movs	r0, #27
 8001a8a:	f000 fdd4 	bl	8002636 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001a8e:	46c0      	nop			; (mov r8, r8)
 8001a90:	46bd      	mov	sp, r7
 8001a92:	b00b      	add	sp, #44	; 0x2c
 8001a94:	bd90      	pop	{r4, r7, pc}
 8001a96:	46c0      	nop			; (mov r8, r8)
 8001a98:	40013800 	.word	0x40013800
 8001a9c:	40021000 	.word	0x40021000

08001aa0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001aa4:	e7fe      	b.n	8001aa4 <NMI_Handler+0x4>

08001aa6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aaa:	e7fe      	b.n	8001aaa <HardFault_Handler+0x4>

08001aac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001ab0:	46c0      	nop			; (mov r8, r8)
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}

08001ab6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ab6:	b580      	push	{r7, lr}
 8001ab8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001aba:	46c0      	nop			; (mov r8, r8)
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}

08001ac0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ac4:	f000 f8b8 	bl	8001c38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ac8:	46c0      	nop			; (mov r8, r8)
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
	...

08001ad0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8001ad4:	4b03      	ldr	r3, [pc, #12]	; (8001ae4 <DMA1_Channel1_IRQHandler+0x14>)
 8001ad6:	0018      	movs	r0, r3
 8001ad8:	f000 ff8f 	bl	80029fa <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001adc:	46c0      	nop			; (mov r8, r8)
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	46c0      	nop			; (mov r8, r8)
 8001ae4:	2000008c 	.word	0x2000008c

08001ae8 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001aec:	4b03      	ldr	r3, [pc, #12]	; (8001afc <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8001aee:	0018      	movs	r0, r3
 8001af0:	f003 f986 	bl	8004e00 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8001af4:	46c0      	nop			; (mov r8, r8)
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	46c0      	nop			; (mov r8, r8)
 8001afc:	200001f8 	.word	0x200001f8

08001b00 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001b04:	4b03      	ldr	r3, [pc, #12]	; (8001b14 <TIM1_CC_IRQHandler+0x14>)
 8001b06:	0018      	movs	r0, r3
 8001b08:	f003 f97a 	bl	8004e00 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001b0c:	46c0      	nop			; (mov r8, r8)
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	46c0      	nop			; (mov r8, r8)
 8001b14:	200001f8 	.word	0x200001f8

08001b18 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001b1c:	4b03      	ldr	r3, [pc, #12]	; (8001b2c <TIM2_IRQHandler+0x14>)
 8001b1e:	0018      	movs	r0, r3
 8001b20:	f003 f96e 	bl	8004e00 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001b24:	46c0      	nop			; (mov r8, r8)
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	46c0      	nop			; (mov r8, r8)
 8001b2c:	20000240 	.word	0x20000240

08001b30 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001b34:	4b03      	ldr	r3, [pc, #12]	; (8001b44 <USART1_IRQHandler+0x14>)
 8001b36:	0018      	movs	r0, r3
 8001b38:	f003 ff54 	bl	80059e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001b3c:	46c0      	nop			; (mov r8, r8)
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	46c0      	nop			; (mov r8, r8)
 8001b44:	20000288 	.word	0x20000288

08001b48 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001b4c:	46c0      	nop			; (mov r8, r8)
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
	...

08001b54 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001b54:	480d      	ldr	r0, [pc, #52]	; (8001b8c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001b56:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b58:	480d      	ldr	r0, [pc, #52]	; (8001b90 <LoopForever+0x6>)
  ldr r1, =_edata
 8001b5a:	490e      	ldr	r1, [pc, #56]	; (8001b94 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001b5c:	4a0e      	ldr	r2, [pc, #56]	; (8001b98 <LoopForever+0xe>)
  movs r3, #0
 8001b5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b60:	e002      	b.n	8001b68 <LoopCopyDataInit>

08001b62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b66:	3304      	adds	r3, #4

08001b68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b6c:	d3f9      	bcc.n	8001b62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b6e:	4a0b      	ldr	r2, [pc, #44]	; (8001b9c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001b70:	4c0b      	ldr	r4, [pc, #44]	; (8001ba0 <LoopForever+0x16>)
  movs r3, #0
 8001b72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b74:	e001      	b.n	8001b7a <LoopFillZerobss>

08001b76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b78:	3204      	adds	r2, #4

08001b7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b7c:	d3fb      	bcc.n	8001b76 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001b7e:	f7ff ffe3 	bl	8001b48 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8001b82:	f005 f88f 	bl	8006ca4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b86:	f7fe ffdd 	bl	8000b44 <main>

08001b8a <LoopForever>:

LoopForever:
    b LoopForever
 8001b8a:	e7fe      	b.n	8001b8a <LoopForever>
  ldr   r0, =_estack
 8001b8c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001b90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b94:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 8001b98:	08006ebc 	.word	0x08006ebc
  ldr r2, =_sbss
 8001b9c:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 8001ba0:	200003ec 	.word	0x200003ec

08001ba4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ba4:	e7fe      	b.n	8001ba4 <ADC1_COMP_IRQHandler>
	...

08001ba8 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bac:	4b07      	ldr	r3, [pc, #28]	; (8001bcc <HAL_Init+0x24>)
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	4b06      	ldr	r3, [pc, #24]	; (8001bcc <HAL_Init+0x24>)
 8001bb2:	2110      	movs	r1, #16
 8001bb4:	430a      	orrs	r2, r1
 8001bb6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001bb8:	2003      	movs	r0, #3
 8001bba:	f000 f809 	bl	8001bd0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bbe:	f7ff fcdf 	bl	8001580 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bc2:	2300      	movs	r3, #0
}
 8001bc4:	0018      	movs	r0, r3
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	46c0      	nop			; (mov r8, r8)
 8001bcc:	40022000 	.word	0x40022000

08001bd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bd0:	b590      	push	{r4, r7, lr}
 8001bd2:	b083      	sub	sp, #12
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bd8:	4b14      	ldr	r3, [pc, #80]	; (8001c2c <HAL_InitTick+0x5c>)
 8001bda:	681c      	ldr	r4, [r3, #0]
 8001bdc:	4b14      	ldr	r3, [pc, #80]	; (8001c30 <HAL_InitTick+0x60>)
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	0019      	movs	r1, r3
 8001be2:	23fa      	movs	r3, #250	; 0xfa
 8001be4:	0098      	lsls	r0, r3, #2
 8001be6:	f7fe fa8f 	bl	8000108 <__udivsi3>
 8001bea:	0003      	movs	r3, r0
 8001bec:	0019      	movs	r1, r3
 8001bee:	0020      	movs	r0, r4
 8001bf0:	f7fe fa8a 	bl	8000108 <__udivsi3>
 8001bf4:	0003      	movs	r3, r0
 8001bf6:	0018      	movs	r0, r3
 8001bf8:	f000 fd2d 	bl	8002656 <HAL_SYSTICK_Config>
 8001bfc:	1e03      	subs	r3, r0, #0
 8001bfe:	d001      	beq.n	8001c04 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001c00:	2301      	movs	r3, #1
 8001c02:	e00f      	b.n	8001c24 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2b03      	cmp	r3, #3
 8001c08:	d80b      	bhi.n	8001c22 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c0a:	6879      	ldr	r1, [r7, #4]
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	425b      	negs	r3, r3
 8001c10:	2200      	movs	r2, #0
 8001c12:	0018      	movs	r0, r3
 8001c14:	f000 fcfa 	bl	800260c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c18:	4b06      	ldr	r3, [pc, #24]	; (8001c34 <HAL_InitTick+0x64>)
 8001c1a:	687a      	ldr	r2, [r7, #4]
 8001c1c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	e000      	b.n	8001c24 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
}
 8001c24:	0018      	movs	r0, r3
 8001c26:	46bd      	mov	sp, r7
 8001c28:	b003      	add	sp, #12
 8001c2a:	bd90      	pop	{r4, r7, pc}
 8001c2c:	20000024 	.word	0x20000024
 8001c30:	2000002c 	.word	0x2000002c
 8001c34:	20000028 	.word	0x20000028

08001c38 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c3c:	4b05      	ldr	r3, [pc, #20]	; (8001c54 <HAL_IncTick+0x1c>)
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	001a      	movs	r2, r3
 8001c42:	4b05      	ldr	r3, [pc, #20]	; (8001c58 <HAL_IncTick+0x20>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	18d2      	adds	r2, r2, r3
 8001c48:	4b03      	ldr	r3, [pc, #12]	; (8001c58 <HAL_IncTick+0x20>)
 8001c4a:	601a      	str	r2, [r3, #0]
}
 8001c4c:	46c0      	nop			; (mov r8, r8)
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	46c0      	nop			; (mov r8, r8)
 8001c54:	2000002c 	.word	0x2000002c
 8001c58:	200003e8 	.word	0x200003e8

08001c5c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c60:	4b02      	ldr	r3, [pc, #8]	; (8001c6c <HAL_GetTick+0x10>)
 8001c62:	681b      	ldr	r3, [r3, #0]
}
 8001c64:	0018      	movs	r0, r3
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	46c0      	nop			; (mov r8, r8)
 8001c6c:	200003e8 	.word	0x200003e8

08001c70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c78:	f7ff fff0 	bl	8001c5c <HAL_GetTick>
 8001c7c:	0003      	movs	r3, r0
 8001c7e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	3301      	adds	r3, #1
 8001c88:	d005      	beq.n	8001c96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c8a:	4b0a      	ldr	r3, [pc, #40]	; (8001cb4 <HAL_Delay+0x44>)
 8001c8c:	781b      	ldrb	r3, [r3, #0]
 8001c8e:	001a      	movs	r2, r3
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	189b      	adds	r3, r3, r2
 8001c94:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001c96:	46c0      	nop			; (mov r8, r8)
 8001c98:	f7ff ffe0 	bl	8001c5c <HAL_GetTick>
 8001c9c:	0002      	movs	r2, r0
 8001c9e:	68bb      	ldr	r3, [r7, #8]
 8001ca0:	1ad3      	subs	r3, r2, r3
 8001ca2:	68fa      	ldr	r2, [r7, #12]
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	d8f7      	bhi.n	8001c98 <HAL_Delay+0x28>
  {
  }
}
 8001ca8:	46c0      	nop			; (mov r8, r8)
 8001caa:	46c0      	nop			; (mov r8, r8)
 8001cac:	46bd      	mov	sp, r7
 8001cae:	b004      	add	sp, #16
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	46c0      	nop			; (mov r8, r8)
 8001cb4:	2000002c 	.word	0x2000002c

08001cb8 <HAL_SuspendTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)

{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 8001cbc:	4b04      	ldr	r3, [pc, #16]	; (8001cd0 <HAL_SuspendTick+0x18>)
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	4b03      	ldr	r3, [pc, #12]	; (8001cd0 <HAL_SuspendTick+0x18>)
 8001cc2:	2102      	movs	r1, #2
 8001cc4:	438a      	bics	r2, r1
 8001cc6:	601a      	str	r2, [r3, #0]
}
 8001cc8:	46c0      	nop			; (mov r8, r8)
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	46c0      	nop			; (mov r8, r8)
 8001cd0:	e000e010 	.word	0xe000e010

08001cd4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b084      	sub	sp, #16
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cdc:	230f      	movs	r3, #15
 8001cde:	18fb      	adds	r3, r7, r3
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d101      	bne.n	8001cf2 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	e125      	b.n	8001f3e <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d10a      	bne.n	8001d10 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2234      	movs	r2, #52	; 0x34
 8001d04:	2100      	movs	r1, #0
 8001d06:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	0018      	movs	r0, r3
 8001d0c:	f7ff fc5c 	bl	80015c8 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d14:	2210      	movs	r2, #16
 8001d16:	4013      	ands	r3, r2
 8001d18:	d000      	beq.n	8001d1c <HAL_ADC_Init+0x48>
 8001d1a:	e103      	b.n	8001f24 <HAL_ADC_Init+0x250>
 8001d1c:	230f      	movs	r3, #15
 8001d1e:	18fb      	adds	r3, r7, r3
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d000      	beq.n	8001d28 <HAL_ADC_Init+0x54>
 8001d26:	e0fd      	b.n	8001f24 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	689b      	ldr	r3, [r3, #8]
 8001d2e:	2204      	movs	r2, #4
 8001d30:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8001d32:	d000      	beq.n	8001d36 <HAL_ADC_Init+0x62>
 8001d34:	e0f6      	b.n	8001f24 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d3a:	4a83      	ldr	r2, [pc, #524]	; (8001f48 <HAL_ADC_Init+0x274>)
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	2202      	movs	r2, #2
 8001d40:	431a      	orrs	r2, r3
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	689b      	ldr	r3, [r3, #8]
 8001d4c:	2203      	movs	r2, #3
 8001d4e:	4013      	ands	r3, r2
 8001d50:	2b01      	cmp	r3, #1
 8001d52:	d112      	bne.n	8001d7a <HAL_ADC_Init+0xa6>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	2201      	movs	r2, #1
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d009      	beq.n	8001d76 <HAL_ADC_Init+0xa2>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	68da      	ldr	r2, [r3, #12]
 8001d68:	2380      	movs	r3, #128	; 0x80
 8001d6a:	021b      	lsls	r3, r3, #8
 8001d6c:	401a      	ands	r2, r3
 8001d6e:	2380      	movs	r3, #128	; 0x80
 8001d70:	021b      	lsls	r3, r3, #8
 8001d72:	429a      	cmp	r2, r3
 8001d74:	d101      	bne.n	8001d7a <HAL_ADC_Init+0xa6>
 8001d76:	2301      	movs	r3, #1
 8001d78:	e000      	b.n	8001d7c <HAL_ADC_Init+0xa8>
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d116      	bne.n	8001dae <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	68db      	ldr	r3, [r3, #12]
 8001d86:	2218      	movs	r2, #24
 8001d88:	4393      	bics	r3, r2
 8001d8a:	0019      	movs	r1, r3
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	689a      	ldr	r2, [r3, #8]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	430a      	orrs	r2, r1
 8001d96:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	691b      	ldr	r3, [r3, #16]
 8001d9e:	009b      	lsls	r3, r3, #2
 8001da0:	0899      	lsrs	r1, r3, #2
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	685a      	ldr	r2, [r3, #4]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	430a      	orrs	r2, r1
 8001dac:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	68da      	ldr	r2, [r3, #12]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4964      	ldr	r1, [pc, #400]	; (8001f4c <HAL_ADC_Init+0x278>)
 8001dba:	400a      	ands	r2, r1
 8001dbc:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	7e1b      	ldrb	r3, [r3, #24]
 8001dc2:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	7e5b      	ldrb	r3, [r3, #25]
 8001dc8:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001dca:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	7e9b      	ldrb	r3, [r3, #26]
 8001dd0:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001dd2:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dd8:	2b01      	cmp	r3, #1
 8001dda:	d002      	beq.n	8001de2 <HAL_ADC_Init+0x10e>
 8001ddc:	2380      	movs	r3, #128	; 0x80
 8001dde:	015b      	lsls	r3, r3, #5
 8001de0:	e000      	b.n	8001de4 <HAL_ADC_Init+0x110>
 8001de2:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001de4:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001dea:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	691b      	ldr	r3, [r3, #16]
 8001df0:	2b02      	cmp	r3, #2
 8001df2:	d101      	bne.n	8001df8 <HAL_ADC_Init+0x124>
 8001df4:	2304      	movs	r3, #4
 8001df6:	e000      	b.n	8001dfa <HAL_ADC_Init+0x126>
 8001df8:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8001dfa:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2124      	movs	r1, #36	; 0x24
 8001e00:	5c5b      	ldrb	r3, [r3, r1]
 8001e02:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001e04:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001e06:	68ba      	ldr	r2, [r7, #8]
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	7edb      	ldrb	r3, [r3, #27]
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d115      	bne.n	8001e40 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	7e9b      	ldrb	r3, [r3, #26]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d105      	bne.n	8001e28 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	2280      	movs	r2, #128	; 0x80
 8001e20:	0252      	lsls	r2, r2, #9
 8001e22:	4313      	orrs	r3, r2
 8001e24:	60bb      	str	r3, [r7, #8]
 8001e26:	e00b      	b.n	8001e40 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e2c:	2220      	movs	r2, #32
 8001e2e:	431a      	orrs	r2, r3
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e38:	2201      	movs	r2, #1
 8001e3a:	431a      	orrs	r2, r3
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	69da      	ldr	r2, [r3, #28]
 8001e44:	23c2      	movs	r3, #194	; 0xc2
 8001e46:	33ff      	adds	r3, #255	; 0xff
 8001e48:	429a      	cmp	r2, r3
 8001e4a:	d007      	beq.n	8001e5c <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001e54:	4313      	orrs	r3, r2
 8001e56:	68ba      	ldr	r2, [r7, #8]
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	68d9      	ldr	r1, [r3, #12]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	68ba      	ldr	r2, [r7, #8]
 8001e68:	430a      	orrs	r2, r1
 8001e6a:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e70:	2380      	movs	r3, #128	; 0x80
 8001e72:	055b      	lsls	r3, r3, #21
 8001e74:	429a      	cmp	r2, r3
 8001e76:	d01b      	beq.n	8001eb0 <HAL_ADC_Init+0x1dc>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e7c:	2b01      	cmp	r3, #1
 8001e7e:	d017      	beq.n	8001eb0 <HAL_ADC_Init+0x1dc>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e84:	2b02      	cmp	r3, #2
 8001e86:	d013      	beq.n	8001eb0 <HAL_ADC_Init+0x1dc>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e8c:	2b03      	cmp	r3, #3
 8001e8e:	d00f      	beq.n	8001eb0 <HAL_ADC_Init+0x1dc>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e94:	2b04      	cmp	r3, #4
 8001e96:	d00b      	beq.n	8001eb0 <HAL_ADC_Init+0x1dc>
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e9c:	2b05      	cmp	r3, #5
 8001e9e:	d007      	beq.n	8001eb0 <HAL_ADC_Init+0x1dc>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ea4:	2b06      	cmp	r3, #6
 8001ea6:	d003      	beq.n	8001eb0 <HAL_ADC_Init+0x1dc>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eac:	2b07      	cmp	r3, #7
 8001eae:	d112      	bne.n	8001ed6 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	695a      	ldr	r2, [r3, #20]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	2107      	movs	r1, #7
 8001ebc:	438a      	bics	r2, r1
 8001ebe:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	6959      	ldr	r1, [r3, #20]
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eca:	2207      	movs	r2, #7
 8001ecc:	401a      	ands	r2, r3
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	430a      	orrs	r2, r1
 8001ed4:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	68db      	ldr	r3, [r3, #12]
 8001edc:	4a1c      	ldr	r2, [pc, #112]	; (8001f50 <HAL_ADC_Init+0x27c>)
 8001ede:	4013      	ands	r3, r2
 8001ee0:	68ba      	ldr	r2, [r7, #8]
 8001ee2:	429a      	cmp	r2, r3
 8001ee4:	d10b      	bne.n	8001efe <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2200      	movs	r2, #0
 8001eea:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ef0:	2203      	movs	r2, #3
 8001ef2:	4393      	bics	r3, r2
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	431a      	orrs	r2, r3
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001efc:	e01c      	b.n	8001f38 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f02:	2212      	movs	r2, #18
 8001f04:	4393      	bics	r3, r2
 8001f06:	2210      	movs	r2, #16
 8001f08:	431a      	orrs	r2, r3
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f12:	2201      	movs	r2, #1
 8001f14:	431a      	orrs	r2, r3
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8001f1a:	230f      	movs	r3, #15
 8001f1c:	18fb      	adds	r3, r7, r3
 8001f1e:	2201      	movs	r2, #1
 8001f20:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001f22:	e009      	b.n	8001f38 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f28:	2210      	movs	r2, #16
 8001f2a:	431a      	orrs	r2, r3
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8001f30:	230f      	movs	r3, #15
 8001f32:	18fb      	adds	r3, r7, r3
 8001f34:	2201      	movs	r2, #1
 8001f36:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001f38:	230f      	movs	r3, #15
 8001f3a:	18fb      	adds	r3, r7, r3
 8001f3c:	781b      	ldrb	r3, [r3, #0]
}
 8001f3e:	0018      	movs	r0, r3
 8001f40:	46bd      	mov	sp, r7
 8001f42:	b004      	add	sp, #16
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	46c0      	nop			; (mov r8, r8)
 8001f48:	fffffefd 	.word	0xfffffefd
 8001f4c:	fffe0219 	.word	0xfffe0219
 8001f50:	833fffe7 	.word	0x833fffe7

08001f54 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001f54:	b590      	push	{r4, r7, lr}
 8001f56:	b087      	sub	sp, #28
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	60f8      	str	r0, [r7, #12]
 8001f5c:	60b9      	str	r1, [r7, #8]
 8001f5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f60:	2317      	movs	r3, #23
 8001f62:	18fb      	adds	r3, r7, r3
 8001f64:	2200      	movs	r2, #0
 8001f66:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	689b      	ldr	r3, [r3, #8]
 8001f6e:	2204      	movs	r2, #4
 8001f70:	4013      	ands	r3, r2
 8001f72:	d15e      	bne.n	8002032 <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	2234      	movs	r2, #52	; 0x34
 8001f78:	5c9b      	ldrb	r3, [r3, r2]
 8001f7a:	2b01      	cmp	r3, #1
 8001f7c:	d101      	bne.n	8001f82 <HAL_ADC_Start_DMA+0x2e>
 8001f7e:	2302      	movs	r3, #2
 8001f80:	e05e      	b.n	8002040 <HAL_ADC_Start_DMA+0xec>
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	2234      	movs	r2, #52	; 0x34
 8001f86:	2101      	movs	r1, #1
 8001f88:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	7e5b      	ldrb	r3, [r3, #25]
 8001f8e:	2b01      	cmp	r3, #1
 8001f90:	d007      	beq.n	8001fa2 <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8001f92:	2317      	movs	r3, #23
 8001f94:	18fc      	adds	r4, r7, r3
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	0018      	movs	r0, r3
 8001f9a:	f000 f983 	bl	80022a4 <ADC_Enable>
 8001f9e:	0003      	movs	r3, r0
 8001fa0:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001fa2:	2317      	movs	r3, #23
 8001fa4:	18fb      	adds	r3, r7, r3
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d146      	bne.n	800203a <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fb0:	4a25      	ldr	r2, [pc, #148]	; (8002048 <HAL_ADC_Start_DMA+0xf4>)
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	2280      	movs	r2, #128	; 0x80
 8001fb6:	0052      	lsls	r2, r2, #1
 8001fb8:	431a      	orrs	r2, r3
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	2234      	movs	r2, #52	; 0x34
 8001fc8:	2100      	movs	r1, #0
 8001fca:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd0:	4a1e      	ldr	r2, [pc, #120]	; (800204c <HAL_ADC_Start_DMA+0xf8>)
 8001fd2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd8:	4a1d      	ldr	r2, [pc, #116]	; (8002050 <HAL_ADC_Start_DMA+0xfc>)
 8001fda:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe0:	4a1c      	ldr	r2, [pc, #112]	; (8002054 <HAL_ADC_Start_DMA+0x100>)
 8001fe2:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	221c      	movs	r2, #28
 8001fea:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	685a      	ldr	r2, [r3, #4]
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	2110      	movs	r1, #16
 8001ff8:	430a      	orrs	r2, r1
 8001ffa:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	68da      	ldr	r2, [r3, #12]
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	2101      	movs	r1, #1
 8002008:	430a      	orrs	r2, r1
 800200a:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	3340      	adds	r3, #64	; 0x40
 8002016:	0019      	movs	r1, r3
 8002018:	68ba      	ldr	r2, [r7, #8]
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	f000 fc0a 	bl	8002834 <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	689a      	ldr	r2, [r3, #8]
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	2104      	movs	r1, #4
 800202c:	430a      	orrs	r2, r1
 800202e:	609a      	str	r2, [r3, #8]
 8002030:	e003      	b.n	800203a <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002032:	2317      	movs	r3, #23
 8002034:	18fb      	adds	r3, r7, r3
 8002036:	2202      	movs	r2, #2
 8002038:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 800203a:	2317      	movs	r3, #23
 800203c:	18fb      	adds	r3, r7, r3
 800203e:	781b      	ldrb	r3, [r3, #0]
}
 8002040:	0018      	movs	r0, r3
 8002042:	46bd      	mov	sp, r7
 8002044:	b007      	add	sp, #28
 8002046:	bd90      	pop	{r4, r7, pc}
 8002048:	fffff0fe 	.word	0xfffff0fe
 800204c:	080023ad 	.word	0x080023ad
 8002050:	08002461 	.word	0x08002461
 8002054:	0800247f 	.word	0x0800247f

08002058 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002060:	46c0      	nop			; (mov r8, r8)
 8002062:	46bd      	mov	sp, r7
 8002064:	b002      	add	sp, #8
 8002066:	bd80      	pop	{r7, pc}

08002068 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002070:	46c0      	nop			; (mov r8, r8)
 8002072:	46bd      	mov	sp, r7
 8002074:	b002      	add	sp, #8
 8002076:	bd80      	pop	{r7, pc}

08002078 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002080:	46c0      	nop			; (mov r8, r8)
 8002082:	46bd      	mov	sp, r7
 8002084:	b002      	add	sp, #8
 8002086:	bd80      	pop	{r7, pc}

08002088 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b084      	sub	sp, #16
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002092:	230f      	movs	r3, #15
 8002094:	18fb      	adds	r3, r7, r3
 8002096:	2200      	movs	r2, #0
 8002098:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 800209a:	2300      	movs	r3, #0
 800209c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020a2:	2380      	movs	r3, #128	; 0x80
 80020a4:	055b      	lsls	r3, r3, #21
 80020a6:	429a      	cmp	r2, r3
 80020a8:	d011      	beq.n	80020ce <HAL_ADC_ConfigChannel+0x46>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020ae:	2b01      	cmp	r3, #1
 80020b0:	d00d      	beq.n	80020ce <HAL_ADC_ConfigChannel+0x46>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020b6:	2b02      	cmp	r3, #2
 80020b8:	d009      	beq.n	80020ce <HAL_ADC_ConfigChannel+0x46>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020be:	2b03      	cmp	r3, #3
 80020c0:	d005      	beq.n	80020ce <HAL_ADC_ConfigChannel+0x46>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020c6:	2b04      	cmp	r3, #4
 80020c8:	d001      	beq.n	80020ce <HAL_ADC_ConfigChannel+0x46>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2234      	movs	r2, #52	; 0x34
 80020d2:	5c9b      	ldrb	r3, [r3, r2]
 80020d4:	2b01      	cmp	r3, #1
 80020d6:	d101      	bne.n	80020dc <HAL_ADC_ConfigChannel+0x54>
 80020d8:	2302      	movs	r3, #2
 80020da:	e0d0      	b.n	800227e <HAL_ADC_ConfigChannel+0x1f6>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2234      	movs	r2, #52	; 0x34
 80020e0:	2101      	movs	r1, #1
 80020e2:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	2204      	movs	r2, #4
 80020ec:	4013      	ands	r3, r2
 80020ee:	d000      	beq.n	80020f2 <HAL_ADC_ConfigChannel+0x6a>
 80020f0:	e0b4      	b.n	800225c <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	4a64      	ldr	r2, [pc, #400]	; (8002288 <HAL_ADC_ConfigChannel+0x200>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d100      	bne.n	80020fe <HAL_ADC_ConfigChannel+0x76>
 80020fc:	e082      	b.n	8002204 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	2201      	movs	r2, #1
 800210a:	409a      	lsls	r2, r3
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	430a      	orrs	r2, r1
 8002112:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002118:	2380      	movs	r3, #128	; 0x80
 800211a:	055b      	lsls	r3, r3, #21
 800211c:	429a      	cmp	r2, r3
 800211e:	d037      	beq.n	8002190 <HAL_ADC_ConfigChannel+0x108>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002124:	2b01      	cmp	r3, #1
 8002126:	d033      	beq.n	8002190 <HAL_ADC_ConfigChannel+0x108>
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800212c:	2b02      	cmp	r3, #2
 800212e:	d02f      	beq.n	8002190 <HAL_ADC_ConfigChannel+0x108>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002134:	2b03      	cmp	r3, #3
 8002136:	d02b      	beq.n	8002190 <HAL_ADC_ConfigChannel+0x108>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800213c:	2b04      	cmp	r3, #4
 800213e:	d027      	beq.n	8002190 <HAL_ADC_ConfigChannel+0x108>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002144:	2b05      	cmp	r3, #5
 8002146:	d023      	beq.n	8002190 <HAL_ADC_ConfigChannel+0x108>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800214c:	2b06      	cmp	r3, #6
 800214e:	d01f      	beq.n	8002190 <HAL_ADC_ConfigChannel+0x108>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002154:	2b07      	cmp	r3, #7
 8002156:	d01b      	beq.n	8002190 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	689a      	ldr	r2, [r3, #8]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	695b      	ldr	r3, [r3, #20]
 8002162:	2107      	movs	r1, #7
 8002164:	400b      	ands	r3, r1
 8002166:	429a      	cmp	r2, r3
 8002168:	d012      	beq.n	8002190 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	695a      	ldr	r2, [r3, #20]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	2107      	movs	r1, #7
 8002176:	438a      	bics	r2, r1
 8002178:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	6959      	ldr	r1, [r3, #20]
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	2207      	movs	r2, #7
 8002186:	401a      	ands	r2, r3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	430a      	orrs	r2, r1
 800218e:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	2b10      	cmp	r3, #16
 8002196:	d007      	beq.n	80021a8 <HAL_ADC_ConfigChannel+0x120>
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	2b11      	cmp	r3, #17
 800219e:	d003      	beq.n	80021a8 <HAL_ADC_ConfigChannel+0x120>
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	2b12      	cmp	r3, #18
 80021a6:	d163      	bne.n	8002270 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80021a8:	4b38      	ldr	r3, [pc, #224]	; (800228c <HAL_ADC_ConfigChannel+0x204>)
 80021aa:	6819      	ldr	r1, [r3, #0]
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	2b10      	cmp	r3, #16
 80021b2:	d009      	beq.n	80021c8 <HAL_ADC_ConfigChannel+0x140>
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	2b11      	cmp	r3, #17
 80021ba:	d102      	bne.n	80021c2 <HAL_ADC_ConfigChannel+0x13a>
 80021bc:	2380      	movs	r3, #128	; 0x80
 80021be:	03db      	lsls	r3, r3, #15
 80021c0:	e004      	b.n	80021cc <HAL_ADC_ConfigChannel+0x144>
 80021c2:	2380      	movs	r3, #128	; 0x80
 80021c4:	045b      	lsls	r3, r3, #17
 80021c6:	e001      	b.n	80021cc <HAL_ADC_ConfigChannel+0x144>
 80021c8:	2380      	movs	r3, #128	; 0x80
 80021ca:	041b      	lsls	r3, r3, #16
 80021cc:	4a2f      	ldr	r2, [pc, #188]	; (800228c <HAL_ADC_ConfigChannel+0x204>)
 80021ce:	430b      	orrs	r3, r1
 80021d0:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	2b10      	cmp	r3, #16
 80021d8:	d14a      	bne.n	8002270 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80021da:	4b2d      	ldr	r3, [pc, #180]	; (8002290 <HAL_ADC_ConfigChannel+0x208>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	492d      	ldr	r1, [pc, #180]	; (8002294 <HAL_ADC_ConfigChannel+0x20c>)
 80021e0:	0018      	movs	r0, r3
 80021e2:	f7fd ff91 	bl	8000108 <__udivsi3>
 80021e6:	0003      	movs	r3, r0
 80021e8:	001a      	movs	r2, r3
 80021ea:	0013      	movs	r3, r2
 80021ec:	009b      	lsls	r3, r3, #2
 80021ee:	189b      	adds	r3, r3, r2
 80021f0:	005b      	lsls	r3, r3, #1
 80021f2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80021f4:	e002      	b.n	80021fc <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	3b01      	subs	r3, #1
 80021fa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d1f9      	bne.n	80021f6 <HAL_ADC_ConfigChannel+0x16e>
 8002202:	e035      	b.n	8002270 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	2101      	movs	r1, #1
 8002210:	4099      	lsls	r1, r3
 8002212:	000b      	movs	r3, r1
 8002214:	43d9      	mvns	r1, r3
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	400a      	ands	r2, r1
 800221c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	2b10      	cmp	r3, #16
 8002224:	d007      	beq.n	8002236 <HAL_ADC_ConfigChannel+0x1ae>
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	2b11      	cmp	r3, #17
 800222c:	d003      	beq.n	8002236 <HAL_ADC_ConfigChannel+0x1ae>
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	2b12      	cmp	r3, #18
 8002234:	d11c      	bne.n	8002270 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002236:	4b15      	ldr	r3, [pc, #84]	; (800228c <HAL_ADC_ConfigChannel+0x204>)
 8002238:	6819      	ldr	r1, [r3, #0]
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	2b10      	cmp	r3, #16
 8002240:	d007      	beq.n	8002252 <HAL_ADC_ConfigChannel+0x1ca>
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	2b11      	cmp	r3, #17
 8002248:	d101      	bne.n	800224e <HAL_ADC_ConfigChannel+0x1c6>
 800224a:	4b13      	ldr	r3, [pc, #76]	; (8002298 <HAL_ADC_ConfigChannel+0x210>)
 800224c:	e002      	b.n	8002254 <HAL_ADC_ConfigChannel+0x1cc>
 800224e:	4b13      	ldr	r3, [pc, #76]	; (800229c <HAL_ADC_ConfigChannel+0x214>)
 8002250:	e000      	b.n	8002254 <HAL_ADC_ConfigChannel+0x1cc>
 8002252:	4b13      	ldr	r3, [pc, #76]	; (80022a0 <HAL_ADC_ConfigChannel+0x218>)
 8002254:	4a0d      	ldr	r2, [pc, #52]	; (800228c <HAL_ADC_ConfigChannel+0x204>)
 8002256:	400b      	ands	r3, r1
 8002258:	6013      	str	r3, [r2, #0]
 800225a:	e009      	b.n	8002270 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002260:	2220      	movs	r2, #32
 8002262:	431a      	orrs	r2, r3
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8002268:	230f      	movs	r3, #15
 800226a:	18fb      	adds	r3, r7, r3
 800226c:	2201      	movs	r2, #1
 800226e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2234      	movs	r2, #52	; 0x34
 8002274:	2100      	movs	r1, #0
 8002276:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8002278:	230f      	movs	r3, #15
 800227a:	18fb      	adds	r3, r7, r3
 800227c:	781b      	ldrb	r3, [r3, #0]
}
 800227e:	0018      	movs	r0, r3
 8002280:	46bd      	mov	sp, r7
 8002282:	b004      	add	sp, #16
 8002284:	bd80      	pop	{r7, pc}
 8002286:	46c0      	nop			; (mov r8, r8)
 8002288:	00001001 	.word	0x00001001
 800228c:	40012708 	.word	0x40012708
 8002290:	20000024 	.word	0x20000024
 8002294:	000f4240 	.word	0x000f4240
 8002298:	ffbfffff 	.word	0xffbfffff
 800229c:	feffffff 	.word	0xfeffffff
 80022a0:	ff7fffff 	.word	0xff7fffff

080022a4 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b084      	sub	sp, #16
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80022ac:	2300      	movs	r3, #0
 80022ae:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80022b0:	2300      	movs	r3, #0
 80022b2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	2203      	movs	r2, #3
 80022bc:	4013      	ands	r3, r2
 80022be:	2b01      	cmp	r3, #1
 80022c0:	d112      	bne.n	80022e8 <ADC_Enable+0x44>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2201      	movs	r2, #1
 80022ca:	4013      	ands	r3, r2
 80022cc:	2b01      	cmp	r3, #1
 80022ce:	d009      	beq.n	80022e4 <ADC_Enable+0x40>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	68da      	ldr	r2, [r3, #12]
 80022d6:	2380      	movs	r3, #128	; 0x80
 80022d8:	021b      	lsls	r3, r3, #8
 80022da:	401a      	ands	r2, r3
 80022dc:	2380      	movs	r3, #128	; 0x80
 80022de:	021b      	lsls	r3, r3, #8
 80022e0:	429a      	cmp	r2, r3
 80022e2:	d101      	bne.n	80022e8 <ADC_Enable+0x44>
 80022e4:	2301      	movs	r3, #1
 80022e6:	e000      	b.n	80022ea <ADC_Enable+0x46>
 80022e8:	2300      	movs	r3, #0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d152      	bne.n	8002394 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	4a2a      	ldr	r2, [pc, #168]	; (80023a0 <ADC_Enable+0xfc>)
 80022f6:	4013      	ands	r3, r2
 80022f8:	d00d      	beq.n	8002316 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022fe:	2210      	movs	r2, #16
 8002300:	431a      	orrs	r2, r3
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800230a:	2201      	movs	r2, #1
 800230c:	431a      	orrs	r2, r3
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 8002312:	2301      	movs	r3, #1
 8002314:	e03f      	b.n	8002396 <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	689a      	ldr	r2, [r3, #8]
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	2101      	movs	r1, #1
 8002322:	430a      	orrs	r2, r1
 8002324:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002326:	4b1f      	ldr	r3, [pc, #124]	; (80023a4 <ADC_Enable+0x100>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	491f      	ldr	r1, [pc, #124]	; (80023a8 <ADC_Enable+0x104>)
 800232c:	0018      	movs	r0, r3
 800232e:	f7fd feeb 	bl	8000108 <__udivsi3>
 8002332:	0003      	movs	r3, r0
 8002334:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002336:	e002      	b.n	800233e <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	3b01      	subs	r3, #1
 800233c:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800233e:	68bb      	ldr	r3, [r7, #8]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d1f9      	bne.n	8002338 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8002344:	f7ff fc8a 	bl	8001c5c <HAL_GetTick>
 8002348:	0003      	movs	r3, r0
 800234a:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800234c:	e01b      	b.n	8002386 <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800234e:	f7ff fc85 	bl	8001c5c <HAL_GetTick>
 8002352:	0002      	movs	r2, r0
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	1ad3      	subs	r3, r2, r3
 8002358:	2b02      	cmp	r3, #2
 800235a:	d914      	bls.n	8002386 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	2201      	movs	r2, #1
 8002364:	4013      	ands	r3, r2
 8002366:	2b01      	cmp	r3, #1
 8002368:	d00d      	beq.n	8002386 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800236e:	2210      	movs	r2, #16
 8002370:	431a      	orrs	r2, r3
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800237a:	2201      	movs	r2, #1
 800237c:	431a      	orrs	r2, r3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	e007      	b.n	8002396 <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	2201      	movs	r2, #1
 800238e:	4013      	ands	r3, r2
 8002390:	2b01      	cmp	r3, #1
 8002392:	d1dc      	bne.n	800234e <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002394:	2300      	movs	r3, #0
}
 8002396:	0018      	movs	r0, r3
 8002398:	46bd      	mov	sp, r7
 800239a:	b004      	add	sp, #16
 800239c:	bd80      	pop	{r7, pc}
 800239e:	46c0      	nop			; (mov r8, r8)
 80023a0:	80000017 	.word	0x80000017
 80023a4:	20000024 	.word	0x20000024
 80023a8:	000f4240 	.word	0x000f4240

080023ac <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b084      	sub	sp, #16
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023be:	2250      	movs	r2, #80	; 0x50
 80023c0:	4013      	ands	r3, r2
 80023c2:	d140      	bne.n	8002446 <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023c8:	2280      	movs	r2, #128	; 0x80
 80023ca:	0092      	lsls	r2, r2, #2
 80023cc:	431a      	orrs	r2, r3
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	68da      	ldr	r2, [r3, #12]
 80023d8:	23c0      	movs	r3, #192	; 0xc0
 80023da:	011b      	lsls	r3, r3, #4
 80023dc:	4013      	ands	r3, r2
 80023de:	d12d      	bne.n	800243c <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d129      	bne.n	800243c <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	2208      	movs	r2, #8
 80023f0:	4013      	ands	r3, r2
 80023f2:	2b08      	cmp	r3, #8
 80023f4:	d122      	bne.n	800243c <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	2204      	movs	r2, #4
 80023fe:	4013      	ands	r3, r2
 8002400:	d110      	bne.n	8002424 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	685a      	ldr	r2, [r3, #4]
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	210c      	movs	r1, #12
 800240e:	438a      	bics	r2, r1
 8002410:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002416:	4a11      	ldr	r2, [pc, #68]	; (800245c <ADC_DMAConvCplt+0xb0>)
 8002418:	4013      	ands	r3, r2
 800241a:	2201      	movs	r2, #1
 800241c:	431a      	orrs	r2, r3
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	639a      	str	r2, [r3, #56]	; 0x38
 8002422:	e00b      	b.n	800243c <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002428:	2220      	movs	r2, #32
 800242a:	431a      	orrs	r2, r3
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002434:	2201      	movs	r2, #1
 8002436:	431a      	orrs	r2, r3
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	0018      	movs	r0, r3
 8002440:	f7ff fe0a 	bl	8002058 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8002444:	e005      	b.n	8002452 <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800244a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800244c:	687a      	ldr	r2, [r7, #4]
 800244e:	0010      	movs	r0, r2
 8002450:	4798      	blx	r3
}
 8002452:	46c0      	nop			; (mov r8, r8)
 8002454:	46bd      	mov	sp, r7
 8002456:	b004      	add	sp, #16
 8002458:	bd80      	pop	{r7, pc}
 800245a:	46c0      	nop			; (mov r8, r8)
 800245c:	fffffefe 	.word	0xfffffefe

08002460 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b084      	sub	sp, #16
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800246c:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	0018      	movs	r0, r3
 8002472:	f7ff fdf9 	bl	8002068 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002476:	46c0      	nop			; (mov r8, r8)
 8002478:	46bd      	mov	sp, r7
 800247a:	b004      	add	sp, #16
 800247c:	bd80      	pop	{r7, pc}

0800247e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800247e:	b580      	push	{r7, lr}
 8002480:	b084      	sub	sp, #16
 8002482:	af00      	add	r7, sp, #0
 8002484:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800248a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002490:	2240      	movs	r2, #64	; 0x40
 8002492:	431a      	orrs	r2, r3
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800249c:	2204      	movs	r2, #4
 800249e:	431a      	orrs	r2, r3
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	0018      	movs	r0, r3
 80024a8:	f7ff fde6 	bl	8002078 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80024ac:	46c0      	nop			; (mov r8, r8)
 80024ae:	46bd      	mov	sp, r7
 80024b0:	b004      	add	sp, #16
 80024b2:	bd80      	pop	{r7, pc}

080024b4 <__NVIC_EnableIRQ>:
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b082      	sub	sp, #8
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	0002      	movs	r2, r0
 80024bc:	1dfb      	adds	r3, r7, #7
 80024be:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80024c0:	1dfb      	adds	r3, r7, #7
 80024c2:	781b      	ldrb	r3, [r3, #0]
 80024c4:	2b7f      	cmp	r3, #127	; 0x7f
 80024c6:	d809      	bhi.n	80024dc <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024c8:	1dfb      	adds	r3, r7, #7
 80024ca:	781b      	ldrb	r3, [r3, #0]
 80024cc:	001a      	movs	r2, r3
 80024ce:	231f      	movs	r3, #31
 80024d0:	401a      	ands	r2, r3
 80024d2:	4b04      	ldr	r3, [pc, #16]	; (80024e4 <__NVIC_EnableIRQ+0x30>)
 80024d4:	2101      	movs	r1, #1
 80024d6:	4091      	lsls	r1, r2
 80024d8:	000a      	movs	r2, r1
 80024da:	601a      	str	r2, [r3, #0]
}
 80024dc:	46c0      	nop			; (mov r8, r8)
 80024de:	46bd      	mov	sp, r7
 80024e0:	b002      	add	sp, #8
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	e000e100 	.word	0xe000e100

080024e8 <__NVIC_SetPriority>:
{
 80024e8:	b590      	push	{r4, r7, lr}
 80024ea:	b083      	sub	sp, #12
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	0002      	movs	r2, r0
 80024f0:	6039      	str	r1, [r7, #0]
 80024f2:	1dfb      	adds	r3, r7, #7
 80024f4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80024f6:	1dfb      	adds	r3, r7, #7
 80024f8:	781b      	ldrb	r3, [r3, #0]
 80024fa:	2b7f      	cmp	r3, #127	; 0x7f
 80024fc:	d828      	bhi.n	8002550 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80024fe:	4a2f      	ldr	r2, [pc, #188]	; (80025bc <__NVIC_SetPriority+0xd4>)
 8002500:	1dfb      	adds	r3, r7, #7
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	b25b      	sxtb	r3, r3
 8002506:	089b      	lsrs	r3, r3, #2
 8002508:	33c0      	adds	r3, #192	; 0xc0
 800250a:	009b      	lsls	r3, r3, #2
 800250c:	589b      	ldr	r3, [r3, r2]
 800250e:	1dfa      	adds	r2, r7, #7
 8002510:	7812      	ldrb	r2, [r2, #0]
 8002512:	0011      	movs	r1, r2
 8002514:	2203      	movs	r2, #3
 8002516:	400a      	ands	r2, r1
 8002518:	00d2      	lsls	r2, r2, #3
 800251a:	21ff      	movs	r1, #255	; 0xff
 800251c:	4091      	lsls	r1, r2
 800251e:	000a      	movs	r2, r1
 8002520:	43d2      	mvns	r2, r2
 8002522:	401a      	ands	r2, r3
 8002524:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	019b      	lsls	r3, r3, #6
 800252a:	22ff      	movs	r2, #255	; 0xff
 800252c:	401a      	ands	r2, r3
 800252e:	1dfb      	adds	r3, r7, #7
 8002530:	781b      	ldrb	r3, [r3, #0]
 8002532:	0018      	movs	r0, r3
 8002534:	2303      	movs	r3, #3
 8002536:	4003      	ands	r3, r0
 8002538:	00db      	lsls	r3, r3, #3
 800253a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800253c:	481f      	ldr	r0, [pc, #124]	; (80025bc <__NVIC_SetPriority+0xd4>)
 800253e:	1dfb      	adds	r3, r7, #7
 8002540:	781b      	ldrb	r3, [r3, #0]
 8002542:	b25b      	sxtb	r3, r3
 8002544:	089b      	lsrs	r3, r3, #2
 8002546:	430a      	orrs	r2, r1
 8002548:	33c0      	adds	r3, #192	; 0xc0
 800254a:	009b      	lsls	r3, r3, #2
 800254c:	501a      	str	r2, [r3, r0]
}
 800254e:	e031      	b.n	80025b4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002550:	4a1b      	ldr	r2, [pc, #108]	; (80025c0 <__NVIC_SetPriority+0xd8>)
 8002552:	1dfb      	adds	r3, r7, #7
 8002554:	781b      	ldrb	r3, [r3, #0]
 8002556:	0019      	movs	r1, r3
 8002558:	230f      	movs	r3, #15
 800255a:	400b      	ands	r3, r1
 800255c:	3b08      	subs	r3, #8
 800255e:	089b      	lsrs	r3, r3, #2
 8002560:	3306      	adds	r3, #6
 8002562:	009b      	lsls	r3, r3, #2
 8002564:	18d3      	adds	r3, r2, r3
 8002566:	3304      	adds	r3, #4
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	1dfa      	adds	r2, r7, #7
 800256c:	7812      	ldrb	r2, [r2, #0]
 800256e:	0011      	movs	r1, r2
 8002570:	2203      	movs	r2, #3
 8002572:	400a      	ands	r2, r1
 8002574:	00d2      	lsls	r2, r2, #3
 8002576:	21ff      	movs	r1, #255	; 0xff
 8002578:	4091      	lsls	r1, r2
 800257a:	000a      	movs	r2, r1
 800257c:	43d2      	mvns	r2, r2
 800257e:	401a      	ands	r2, r3
 8002580:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	019b      	lsls	r3, r3, #6
 8002586:	22ff      	movs	r2, #255	; 0xff
 8002588:	401a      	ands	r2, r3
 800258a:	1dfb      	adds	r3, r7, #7
 800258c:	781b      	ldrb	r3, [r3, #0]
 800258e:	0018      	movs	r0, r3
 8002590:	2303      	movs	r3, #3
 8002592:	4003      	ands	r3, r0
 8002594:	00db      	lsls	r3, r3, #3
 8002596:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002598:	4809      	ldr	r0, [pc, #36]	; (80025c0 <__NVIC_SetPriority+0xd8>)
 800259a:	1dfb      	adds	r3, r7, #7
 800259c:	781b      	ldrb	r3, [r3, #0]
 800259e:	001c      	movs	r4, r3
 80025a0:	230f      	movs	r3, #15
 80025a2:	4023      	ands	r3, r4
 80025a4:	3b08      	subs	r3, #8
 80025a6:	089b      	lsrs	r3, r3, #2
 80025a8:	430a      	orrs	r2, r1
 80025aa:	3306      	adds	r3, #6
 80025ac:	009b      	lsls	r3, r3, #2
 80025ae:	18c3      	adds	r3, r0, r3
 80025b0:	3304      	adds	r3, #4
 80025b2:	601a      	str	r2, [r3, #0]
}
 80025b4:	46c0      	nop			; (mov r8, r8)
 80025b6:	46bd      	mov	sp, r7
 80025b8:	b003      	add	sp, #12
 80025ba:	bd90      	pop	{r4, r7, pc}
 80025bc:	e000e100 	.word	0xe000e100
 80025c0:	e000ed00 	.word	0xe000ed00

080025c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b082      	sub	sp, #8
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	1e5a      	subs	r2, r3, #1
 80025d0:	2380      	movs	r3, #128	; 0x80
 80025d2:	045b      	lsls	r3, r3, #17
 80025d4:	429a      	cmp	r2, r3
 80025d6:	d301      	bcc.n	80025dc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025d8:	2301      	movs	r3, #1
 80025da:	e010      	b.n	80025fe <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025dc:	4b0a      	ldr	r3, [pc, #40]	; (8002608 <SysTick_Config+0x44>)
 80025de:	687a      	ldr	r2, [r7, #4]
 80025e0:	3a01      	subs	r2, #1
 80025e2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025e4:	2301      	movs	r3, #1
 80025e6:	425b      	negs	r3, r3
 80025e8:	2103      	movs	r1, #3
 80025ea:	0018      	movs	r0, r3
 80025ec:	f7ff ff7c 	bl	80024e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025f0:	4b05      	ldr	r3, [pc, #20]	; (8002608 <SysTick_Config+0x44>)
 80025f2:	2200      	movs	r2, #0
 80025f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025f6:	4b04      	ldr	r3, [pc, #16]	; (8002608 <SysTick_Config+0x44>)
 80025f8:	2207      	movs	r2, #7
 80025fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025fc:	2300      	movs	r3, #0
}
 80025fe:	0018      	movs	r0, r3
 8002600:	46bd      	mov	sp, r7
 8002602:	b002      	add	sp, #8
 8002604:	bd80      	pop	{r7, pc}
 8002606:	46c0      	nop			; (mov r8, r8)
 8002608:	e000e010 	.word	0xe000e010

0800260c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800260c:	b580      	push	{r7, lr}
 800260e:	b084      	sub	sp, #16
 8002610:	af00      	add	r7, sp, #0
 8002612:	60b9      	str	r1, [r7, #8]
 8002614:	607a      	str	r2, [r7, #4]
 8002616:	210f      	movs	r1, #15
 8002618:	187b      	adds	r3, r7, r1
 800261a:	1c02      	adds	r2, r0, #0
 800261c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800261e:	68ba      	ldr	r2, [r7, #8]
 8002620:	187b      	adds	r3, r7, r1
 8002622:	781b      	ldrb	r3, [r3, #0]
 8002624:	b25b      	sxtb	r3, r3
 8002626:	0011      	movs	r1, r2
 8002628:	0018      	movs	r0, r3
 800262a:	f7ff ff5d 	bl	80024e8 <__NVIC_SetPriority>
}
 800262e:	46c0      	nop			; (mov r8, r8)
 8002630:	46bd      	mov	sp, r7
 8002632:	b004      	add	sp, #16
 8002634:	bd80      	pop	{r7, pc}

08002636 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002636:	b580      	push	{r7, lr}
 8002638:	b082      	sub	sp, #8
 800263a:	af00      	add	r7, sp, #0
 800263c:	0002      	movs	r2, r0
 800263e:	1dfb      	adds	r3, r7, #7
 8002640:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002642:	1dfb      	adds	r3, r7, #7
 8002644:	781b      	ldrb	r3, [r3, #0]
 8002646:	b25b      	sxtb	r3, r3
 8002648:	0018      	movs	r0, r3
 800264a:	f7ff ff33 	bl	80024b4 <__NVIC_EnableIRQ>
}
 800264e:	46c0      	nop			; (mov r8, r8)
 8002650:	46bd      	mov	sp, r7
 8002652:	b002      	add	sp, #8
 8002654:	bd80      	pop	{r7, pc}

08002656 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002656:	b580      	push	{r7, lr}
 8002658:	b082      	sub	sp, #8
 800265a:	af00      	add	r7, sp, #0
 800265c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	0018      	movs	r0, r3
 8002662:	f7ff ffaf 	bl	80025c4 <SysTick_Config>
 8002666:	0003      	movs	r3, r0
}
 8002668:	0018      	movs	r0, r3
 800266a:	46bd      	mov	sp, r7
 800266c:	b002      	add	sp, #8
 800266e:	bd80      	pop	{r7, pc}

08002670 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8002670:	b580      	push	{r7, lr}
 8002672:	b082      	sub	sp, #8
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d101      	bne.n	8002682 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	e015      	b.n	80026ae <HAL_DAC_Init+0x3e>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if (hdac->State == HAL_DAC_STATE_RESET)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	791b      	ldrb	r3, [r3, #4]
 8002686:	b2db      	uxtb	r3, r3
 8002688:	2b00      	cmp	r3, #0
 800268a:	d106      	bne.n	800269a <HAL_DAC_Init+0x2a>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2200      	movs	r2, #0
 8002690:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	0018      	movs	r0, r3
 8002696:	f7ff f847 	bl	8001728 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2202      	movs	r2, #2
 800269e:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2200      	movs	r2, #0
 80026a4:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2201      	movs	r2, #1
 80026aa:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 80026ac:	2300      	movs	r3, #0
}
 80026ae:	0018      	movs	r0, r3
 80026b0:	46bd      	mov	sp, r7
 80026b2:	b002      	add	sp, #8
 80026b4:	bd80      	pop	{r7, pc}

080026b6 <HAL_DAC_ConfigChannel>:
  *          This parameter can be one of the following values:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 80026b6:	b580      	push	{r7, lr}
 80026b8:	b086      	sub	sp, #24
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	60f8      	str	r0, [r7, #12]
 80026be:	60b9      	str	r1, [r7, #8]
 80026c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 80026c2:	2300      	movs	r3, #0
 80026c4:	617b      	str	r3, [r7, #20]
 80026c6:	2300      	movs	r3, #0
 80026c8:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	795b      	ldrb	r3, [r3, #5]
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d101      	bne.n	80026d6 <HAL_DAC_ConfigChannel+0x20>
 80026d2:	2302      	movs	r3, #2
 80026d4:	e029      	b.n	800272a <HAL_DAC_ConfigChannel+0x74>
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	2201      	movs	r2, #1
 80026da:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	2202      	movs	r2, #2
 80026e0:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel); 
 80026ea:	223e      	movs	r2, #62	; 0x3e
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	409a      	lsls	r2, r3
 80026f0:	0013      	movs	r3, r2
 80026f2:	43da      	mvns	r2, r3
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	4013      	ands	r3, r2
 80026f8:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	4313      	orrs	r3, r2
 8002704:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8002706:	693a      	ldr	r2, [r7, #16]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	409a      	lsls	r2, r3
 800270c:	0013      	movs	r3, r2
 800270e:	697a      	ldr	r2, [r7, #20]
 8002710:	4313      	orrs	r3, r2
 8002712:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	697a      	ldr	r2, [r7, #20]
 800271a:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	2201      	movs	r2, #1
 8002720:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	2200      	movs	r2, #0
 8002726:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8002728:	2300      	movs	r3, #0
}
 800272a:	0018      	movs	r0, r3
 800272c:	46bd      	mov	sp, r7
 800272e:	b006      	add	sp, #24
 8002730:	bd80      	pop	{r7, pc}

08002732 <HAL_DAC_Start>:
       /* STM32F091xC  STM32F098xx */

#if defined (STM32F051x8) || defined (STM32F058xx)

HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8002732:	b580      	push	{r7, lr}
 8002734:	b082      	sub	sp, #8
 8002736:	af00      	add	r7, sp, #0
 8002738:	6078      	str	r0, [r7, #4]
 800273a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	795b      	ldrb	r3, [r3, #5]
 8002740:	2b01      	cmp	r3, #1
 8002742:	d101      	bne.n	8002748 <HAL_DAC_Start+0x16>
 8002744:	2302      	movs	r3, #2
 8002746:	e028      	b.n	800279a <HAL_DAC_Start+0x68>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2201      	movs	r2, #1
 800274c:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2202      	movs	r2, #2
 8002752:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripharal */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	6819      	ldr	r1, [r3, #0]
 800275a:	2201      	movs	r2, #1
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	409a      	lsls	r2, r3
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	430a      	orrs	r2, r1
 8002766:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d10e      	bne.n	800278c <HAL_DAC_Start+0x5a>
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	223c      	movs	r2, #60	; 0x3c
 8002776:	4013      	ands	r3, r2
 8002778:	2b3c      	cmp	r3, #60	; 0x3c
 800277a:	d107      	bne.n	800278c <HAL_DAC_Start+0x5a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	685a      	ldr	r2, [r3, #4]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	2101      	movs	r1, #1
 8002788:	430a      	orrs	r2, r1
 800278a:	605a      	str	r2, [r3, #4]
    }
  }
 
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2201      	movs	r2, #1
 8002790:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2200      	movs	r2, #0
 8002796:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 8002798:	2300      	movs	r3, #0
}
 800279a:	0018      	movs	r0, r3
 800279c:	46bd      	mov	sp, r7
 800279e:	b002      	add	sp, #8
 80027a0:	bd80      	pop	{r7, pc}
	...

080027a4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b084      	sub	sp, #16
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80027ac:	2300      	movs	r3, #0
 80027ae:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d101      	bne.n	80027ba <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e036      	b.n	8002828 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2221      	movs	r2, #33	; 0x21
 80027be:	2102      	movs	r1, #2
 80027c0:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	4a18      	ldr	r2, [pc, #96]	; (8002830 <HAL_DMA_Init+0x8c>)
 80027ce:	4013      	ands	r3, r2
 80027d0:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80027da:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	68db      	ldr	r3, [r3, #12]
 80027e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	695b      	ldr	r3, [r3, #20]
 80027ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	69db      	ldr	r3, [r3, #28]
 80027f8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80027fa:	68fa      	ldr	r2, [r7, #12]
 80027fc:	4313      	orrs	r3, r2
 80027fe:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	68fa      	ldr	r2, [r7, #12]
 8002806:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	0018      	movs	r0, r3
 800280c:	f000 f9c4 	bl	8002b98 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2200      	movs	r2, #0
 8002814:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2221      	movs	r2, #33	; 0x21
 800281a:	2101      	movs	r1, #1
 800281c:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2220      	movs	r2, #32
 8002822:	2100      	movs	r1, #0
 8002824:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8002826:	2300      	movs	r3, #0
}  
 8002828:	0018      	movs	r0, r3
 800282a:	46bd      	mov	sp, r7
 800282c:	b004      	add	sp, #16
 800282e:	bd80      	pop	{r7, pc}
 8002830:	ffffc00f 	.word	0xffffc00f

08002834 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b086      	sub	sp, #24
 8002838:	af00      	add	r7, sp, #0
 800283a:	60f8      	str	r0, [r7, #12]
 800283c:	60b9      	str	r1, [r7, #8]
 800283e:	607a      	str	r2, [r7, #4]
 8002840:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8002842:	2317      	movs	r3, #23
 8002844:	18fb      	adds	r3, r7, r3
 8002846:	2200      	movs	r2, #0
 8002848:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	2220      	movs	r2, #32
 800284e:	5c9b      	ldrb	r3, [r3, r2]
 8002850:	2b01      	cmp	r3, #1
 8002852:	d101      	bne.n	8002858 <HAL_DMA_Start_IT+0x24>
 8002854:	2302      	movs	r3, #2
 8002856:	e04f      	b.n	80028f8 <HAL_DMA_Start_IT+0xc4>
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2220      	movs	r2, #32
 800285c:	2101      	movs	r1, #1
 800285e:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	2221      	movs	r2, #33	; 0x21
 8002864:	5c9b      	ldrb	r3, [r3, r2]
 8002866:	b2db      	uxtb	r3, r3
 8002868:	2b01      	cmp	r3, #1
 800286a:	d13a      	bne.n	80028e2 <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	2221      	movs	r2, #33	; 0x21
 8002870:	2102      	movs	r1, #2
 8002872:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2200      	movs	r2, #0
 8002878:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	2101      	movs	r1, #1
 8002886:	438a      	bics	r2, r1
 8002888:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	687a      	ldr	r2, [r7, #4]
 800288e:	68b9      	ldr	r1, [r7, #8]
 8002890:	68f8      	ldr	r0, [r7, #12]
 8002892:	f000 f954 	bl	8002b3e <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800289a:	2b00      	cmp	r3, #0
 800289c:	d008      	beq.n	80028b0 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	210e      	movs	r1, #14
 80028aa:	430a      	orrs	r2, r1
 80028ac:	601a      	str	r2, [r3, #0]
 80028ae:	e00f      	b.n	80028d0 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	210a      	movs	r1, #10
 80028bc:	430a      	orrs	r2, r1
 80028be:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	2104      	movs	r1, #4
 80028cc:	438a      	bics	r2, r1
 80028ce:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	2101      	movs	r1, #1
 80028dc:	430a      	orrs	r2, r1
 80028de:	601a      	str	r2, [r3, #0]
 80028e0:	e007      	b.n	80028f2 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2220      	movs	r2, #32
 80028e6:	2100      	movs	r1, #0
 80028e8:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 80028ea:	2317      	movs	r3, #23
 80028ec:	18fb      	adds	r3, r7, r3
 80028ee:	2202      	movs	r2, #2
 80028f0:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 80028f2:	2317      	movs	r3, #23
 80028f4:	18fb      	adds	r3, r7, r3
 80028f6:	781b      	ldrb	r3, [r3, #0]
} 
 80028f8:	0018      	movs	r0, r3
 80028fa:	46bd      	mov	sp, r7
 80028fc:	b006      	add	sp, #24
 80028fe:	bd80      	pop	{r7, pc}

08002900 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b082      	sub	sp, #8
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2221      	movs	r2, #33	; 0x21
 800290c:	5c9b      	ldrb	r3, [r3, r2]
 800290e:	b2db      	uxtb	r3, r3
 8002910:	2b02      	cmp	r3, #2
 8002912:	d008      	beq.n	8002926 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2204      	movs	r2, #4
 8002918:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2220      	movs	r2, #32
 800291e:	2100      	movs	r1, #0
 8002920:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e020      	b.n	8002968 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	210e      	movs	r1, #14
 8002932:	438a      	bics	r2, r1
 8002934:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	2101      	movs	r1, #1
 8002942:	438a      	bics	r2, r1
 8002944:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800294e:	2101      	movs	r1, #1
 8002950:	4091      	lsls	r1, r2
 8002952:	000a      	movs	r2, r1
 8002954:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2221      	movs	r2, #33	; 0x21
 800295a:	2101      	movs	r1, #1
 800295c:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2220      	movs	r2, #32
 8002962:	2100      	movs	r1, #0
 8002964:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8002966:	2300      	movs	r3, #0
}
 8002968:	0018      	movs	r0, r3
 800296a:	46bd      	mov	sp, r7
 800296c:	b002      	add	sp, #8
 800296e:	bd80      	pop	{r7, pc}

08002970 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002970:	b580      	push	{r7, lr}
 8002972:	b084      	sub	sp, #16
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002978:	210f      	movs	r1, #15
 800297a:	187b      	adds	r3, r7, r1
 800297c:	2200      	movs	r2, #0
 800297e:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2221      	movs	r2, #33	; 0x21
 8002984:	5c9b      	ldrb	r3, [r3, r2]
 8002986:	b2db      	uxtb	r3, r3
 8002988:	2b02      	cmp	r3, #2
 800298a:	d006      	beq.n	800299a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2204      	movs	r2, #4
 8002990:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002992:	187b      	adds	r3, r7, r1
 8002994:	2201      	movs	r2, #1
 8002996:	701a      	strb	r2, [r3, #0]
 8002998:	e028      	b.n	80029ec <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	210e      	movs	r1, #14
 80029a6:	438a      	bics	r2, r1
 80029a8:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	2101      	movs	r1, #1
 80029b6:	438a      	bics	r2, r1
 80029b8:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029c2:	2101      	movs	r1, #1
 80029c4:	4091      	lsls	r1, r2
 80029c6:	000a      	movs	r2, r1
 80029c8:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2221      	movs	r2, #33	; 0x21
 80029ce:	2101      	movs	r1, #1
 80029d0:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2220      	movs	r2, #32
 80029d6:	2100      	movs	r1, #0
 80029d8:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d004      	beq.n	80029ec <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029e6:	687a      	ldr	r2, [r7, #4]
 80029e8:	0010      	movs	r0, r2
 80029ea:	4798      	blx	r3
    } 
  }
  return status;
 80029ec:	230f      	movs	r3, #15
 80029ee:	18fb      	adds	r3, r7, r3
 80029f0:	781b      	ldrb	r3, [r3, #0]
}
 80029f2:	0018      	movs	r0, r3
 80029f4:	46bd      	mov	sp, r7
 80029f6:	b004      	add	sp, #16
 80029f8:	bd80      	pop	{r7, pc}

080029fa <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80029fa:	b580      	push	{r7, lr}
 80029fc:	b084      	sub	sp, #16
 80029fe:	af00      	add	r7, sp, #0
 8002a00:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a16:	2204      	movs	r2, #4
 8002a18:	409a      	lsls	r2, r3
 8002a1a:	0013      	movs	r3, r2
 8002a1c:	68fa      	ldr	r2, [r7, #12]
 8002a1e:	4013      	ands	r3, r2
 8002a20:	d024      	beq.n	8002a6c <HAL_DMA_IRQHandler+0x72>
 8002a22:	68bb      	ldr	r3, [r7, #8]
 8002a24:	2204      	movs	r2, #4
 8002a26:	4013      	ands	r3, r2
 8002a28:	d020      	beq.n	8002a6c <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	2220      	movs	r2, #32
 8002a32:	4013      	ands	r3, r2
 8002a34:	d107      	bne.n	8002a46 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	2104      	movs	r1, #4
 8002a42:	438a      	bics	r2, r1
 8002a44:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a4e:	2104      	movs	r1, #4
 8002a50:	4091      	lsls	r1, r2
 8002a52:	000a      	movs	r2, r1
 8002a54:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d100      	bne.n	8002a60 <HAL_DMA_IRQHandler+0x66>
 8002a5e:	e06a      	b.n	8002b36 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a64:	687a      	ldr	r2, [r7, #4]
 8002a66:	0010      	movs	r0, r2
 8002a68:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8002a6a:	e064      	b.n	8002b36 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a70:	2202      	movs	r2, #2
 8002a72:	409a      	lsls	r2, r3
 8002a74:	0013      	movs	r3, r2
 8002a76:	68fa      	ldr	r2, [r7, #12]
 8002a78:	4013      	ands	r3, r2
 8002a7a:	d02b      	beq.n	8002ad4 <HAL_DMA_IRQHandler+0xda>
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	2202      	movs	r2, #2
 8002a80:	4013      	ands	r3, r2
 8002a82:	d027      	beq.n	8002ad4 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	2220      	movs	r2, #32
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	d10b      	bne.n	8002aa8 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	210a      	movs	r1, #10
 8002a9c:	438a      	bics	r2, r1
 8002a9e:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2221      	movs	r2, #33	; 0x21
 8002aa4:	2101      	movs	r1, #1
 8002aa6:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ab0:	2102      	movs	r1, #2
 8002ab2:	4091      	lsls	r1, r2
 8002ab4:	000a      	movs	r2, r1
 8002ab6:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2220      	movs	r2, #32
 8002abc:	2100      	movs	r1, #0
 8002abe:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d036      	beq.n	8002b36 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002acc:	687a      	ldr	r2, [r7, #4]
 8002ace:	0010      	movs	r0, r2
 8002ad0:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8002ad2:	e030      	b.n	8002b36 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad8:	2208      	movs	r2, #8
 8002ada:	409a      	lsls	r2, r3
 8002adc:	0013      	movs	r3, r2
 8002ade:	68fa      	ldr	r2, [r7, #12]
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	d028      	beq.n	8002b36 <HAL_DMA_IRQHandler+0x13c>
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	2208      	movs	r2, #8
 8002ae8:	4013      	ands	r3, r2
 8002aea:	d024      	beq.n	8002b36 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	681a      	ldr	r2, [r3, #0]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	210e      	movs	r1, #14
 8002af8:	438a      	bics	r2, r1
 8002afa:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b04:	2101      	movs	r1, #1
 8002b06:	4091      	lsls	r1, r2
 8002b08:	000a      	movs	r2, r1
 8002b0a:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2201      	movs	r2, #1
 8002b10:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2221      	movs	r2, #33	; 0x21
 8002b16:	2101      	movs	r1, #1
 8002b18:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2220      	movs	r2, #32
 8002b1e:	2100      	movs	r1, #0
 8002b20:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d005      	beq.n	8002b36 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b2e:	687a      	ldr	r2, [r7, #4]
 8002b30:	0010      	movs	r0, r2
 8002b32:	4798      	blx	r3
    }
   }
}  
 8002b34:	e7ff      	b.n	8002b36 <HAL_DMA_IRQHandler+0x13c>
 8002b36:	46c0      	nop			; (mov r8, r8)
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	b004      	add	sp, #16
 8002b3c:	bd80      	pop	{r7, pc}

08002b3e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b3e:	b580      	push	{r7, lr}
 8002b40:	b084      	sub	sp, #16
 8002b42:	af00      	add	r7, sp, #0
 8002b44:	60f8      	str	r0, [r7, #12]
 8002b46:	60b9      	str	r1, [r7, #8]
 8002b48:	607a      	str	r2, [r7, #4]
 8002b4a:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b54:	2101      	movs	r1, #1
 8002b56:	4091      	lsls	r1, r2
 8002b58:	000a      	movs	r2, r1
 8002b5a:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	683a      	ldr	r2, [r7, #0]
 8002b62:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	2b10      	cmp	r3, #16
 8002b6a:	d108      	bne.n	8002b7e <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	687a      	ldr	r2, [r7, #4]
 8002b72:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	68ba      	ldr	r2, [r7, #8]
 8002b7a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002b7c:	e007      	b.n	8002b8e <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	68ba      	ldr	r2, [r7, #8]
 8002b84:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	687a      	ldr	r2, [r7, #4]
 8002b8c:	60da      	str	r2, [r3, #12]
}
 8002b8e:	46c0      	nop			; (mov r8, r8)
 8002b90:	46bd      	mov	sp, r7
 8002b92:	b004      	add	sp, #16
 8002b94:	bd80      	pop	{r7, pc}
	...

08002b98 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b082      	sub	sp, #8
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a08      	ldr	r2, [pc, #32]	; (8002bc8 <DMA_CalcBaseAndBitshift+0x30>)
 8002ba6:	4694      	mov	ip, r2
 8002ba8:	4463      	add	r3, ip
 8002baa:	2114      	movs	r1, #20
 8002bac:	0018      	movs	r0, r3
 8002bae:	f7fd faab 	bl	8000108 <__udivsi3>
 8002bb2:	0003      	movs	r3, r0
 8002bb4:	009a      	lsls	r2, r3, #2
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	4a03      	ldr	r2, [pc, #12]	; (8002bcc <DMA_CalcBaseAndBitshift+0x34>)
 8002bbe:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8002bc0:	46c0      	nop			; (mov r8, r8)
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	b002      	add	sp, #8
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	bffdfff8 	.word	0xbffdfff8
 8002bcc:	40020000 	.word	0x40020000

08002bd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b086      	sub	sp, #24
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bde:	e14f      	b.n	8002e80 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	2101      	movs	r1, #1
 8002be6:	697a      	ldr	r2, [r7, #20]
 8002be8:	4091      	lsls	r1, r2
 8002bea:	000a      	movs	r2, r1
 8002bec:	4013      	ands	r3, r2
 8002bee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d100      	bne.n	8002bf8 <HAL_GPIO_Init+0x28>
 8002bf6:	e140      	b.n	8002e7a <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	2203      	movs	r2, #3
 8002bfe:	4013      	ands	r3, r2
 8002c00:	2b01      	cmp	r3, #1
 8002c02:	d005      	beq.n	8002c10 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	2203      	movs	r2, #3
 8002c0a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002c0c:	2b02      	cmp	r3, #2
 8002c0e:	d130      	bne.n	8002c72 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	005b      	lsls	r3, r3, #1
 8002c1a:	2203      	movs	r2, #3
 8002c1c:	409a      	lsls	r2, r3
 8002c1e:	0013      	movs	r3, r2
 8002c20:	43da      	mvns	r2, r3
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	4013      	ands	r3, r2
 8002c26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	68da      	ldr	r2, [r3, #12]
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	005b      	lsls	r3, r3, #1
 8002c30:	409a      	lsls	r2, r3
 8002c32:	0013      	movs	r3, r2
 8002c34:	693a      	ldr	r2, [r7, #16]
 8002c36:	4313      	orrs	r3, r2
 8002c38:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	693a      	ldr	r2, [r7, #16]
 8002c3e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c46:	2201      	movs	r2, #1
 8002c48:	697b      	ldr	r3, [r7, #20]
 8002c4a:	409a      	lsls	r2, r3
 8002c4c:	0013      	movs	r3, r2
 8002c4e:	43da      	mvns	r2, r3
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	4013      	ands	r3, r2
 8002c54:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	091b      	lsrs	r3, r3, #4
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	401a      	ands	r2, r3
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	409a      	lsls	r2, r3
 8002c64:	0013      	movs	r3, r2
 8002c66:	693a      	ldr	r2, [r7, #16]
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	693a      	ldr	r2, [r7, #16]
 8002c70:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	2203      	movs	r2, #3
 8002c78:	4013      	ands	r3, r2
 8002c7a:	2b03      	cmp	r3, #3
 8002c7c:	d017      	beq.n	8002cae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	68db      	ldr	r3, [r3, #12]
 8002c82:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	005b      	lsls	r3, r3, #1
 8002c88:	2203      	movs	r2, #3
 8002c8a:	409a      	lsls	r2, r3
 8002c8c:	0013      	movs	r3, r2
 8002c8e:	43da      	mvns	r2, r3
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	4013      	ands	r3, r2
 8002c94:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	689a      	ldr	r2, [r3, #8]
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	005b      	lsls	r3, r3, #1
 8002c9e:	409a      	lsls	r2, r3
 8002ca0:	0013      	movs	r3, r2
 8002ca2:	693a      	ldr	r2, [r7, #16]
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	693a      	ldr	r2, [r7, #16]
 8002cac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	2203      	movs	r2, #3
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	2b02      	cmp	r3, #2
 8002cb8:	d123      	bne.n	8002d02 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	08da      	lsrs	r2, r3, #3
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	3208      	adds	r2, #8
 8002cc2:	0092      	lsls	r2, r2, #2
 8002cc4:	58d3      	ldr	r3, [r2, r3]
 8002cc6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002cc8:	697b      	ldr	r3, [r7, #20]
 8002cca:	2207      	movs	r2, #7
 8002ccc:	4013      	ands	r3, r2
 8002cce:	009b      	lsls	r3, r3, #2
 8002cd0:	220f      	movs	r2, #15
 8002cd2:	409a      	lsls	r2, r3
 8002cd4:	0013      	movs	r3, r2
 8002cd6:	43da      	mvns	r2, r3
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	4013      	ands	r3, r2
 8002cdc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	691a      	ldr	r2, [r3, #16]
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	2107      	movs	r1, #7
 8002ce6:	400b      	ands	r3, r1
 8002ce8:	009b      	lsls	r3, r3, #2
 8002cea:	409a      	lsls	r2, r3
 8002cec:	0013      	movs	r3, r2
 8002cee:	693a      	ldr	r2, [r7, #16]
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	08da      	lsrs	r2, r3, #3
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	3208      	adds	r2, #8
 8002cfc:	0092      	lsls	r2, r2, #2
 8002cfe:	6939      	ldr	r1, [r7, #16]
 8002d00:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	005b      	lsls	r3, r3, #1
 8002d0c:	2203      	movs	r2, #3
 8002d0e:	409a      	lsls	r2, r3
 8002d10:	0013      	movs	r3, r2
 8002d12:	43da      	mvns	r2, r3
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	4013      	ands	r3, r2
 8002d18:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	2203      	movs	r2, #3
 8002d20:	401a      	ands	r2, r3
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	005b      	lsls	r3, r3, #1
 8002d26:	409a      	lsls	r2, r3
 8002d28:	0013      	movs	r3, r2
 8002d2a:	693a      	ldr	r2, [r7, #16]
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	693a      	ldr	r2, [r7, #16]
 8002d34:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	685a      	ldr	r2, [r3, #4]
 8002d3a:	23c0      	movs	r3, #192	; 0xc0
 8002d3c:	029b      	lsls	r3, r3, #10
 8002d3e:	4013      	ands	r3, r2
 8002d40:	d100      	bne.n	8002d44 <HAL_GPIO_Init+0x174>
 8002d42:	e09a      	b.n	8002e7a <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d44:	4b54      	ldr	r3, [pc, #336]	; (8002e98 <HAL_GPIO_Init+0x2c8>)
 8002d46:	699a      	ldr	r2, [r3, #24]
 8002d48:	4b53      	ldr	r3, [pc, #332]	; (8002e98 <HAL_GPIO_Init+0x2c8>)
 8002d4a:	2101      	movs	r1, #1
 8002d4c:	430a      	orrs	r2, r1
 8002d4e:	619a      	str	r2, [r3, #24]
 8002d50:	4b51      	ldr	r3, [pc, #324]	; (8002e98 <HAL_GPIO_Init+0x2c8>)
 8002d52:	699b      	ldr	r3, [r3, #24]
 8002d54:	2201      	movs	r2, #1
 8002d56:	4013      	ands	r3, r2
 8002d58:	60bb      	str	r3, [r7, #8]
 8002d5a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002d5c:	4a4f      	ldr	r2, [pc, #316]	; (8002e9c <HAL_GPIO_Init+0x2cc>)
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	089b      	lsrs	r3, r3, #2
 8002d62:	3302      	adds	r3, #2
 8002d64:	009b      	lsls	r3, r3, #2
 8002d66:	589b      	ldr	r3, [r3, r2]
 8002d68:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	2203      	movs	r2, #3
 8002d6e:	4013      	ands	r3, r2
 8002d70:	009b      	lsls	r3, r3, #2
 8002d72:	220f      	movs	r2, #15
 8002d74:	409a      	lsls	r2, r3
 8002d76:	0013      	movs	r3, r2
 8002d78:	43da      	mvns	r2, r3
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002d80:	687a      	ldr	r2, [r7, #4]
 8002d82:	2390      	movs	r3, #144	; 0x90
 8002d84:	05db      	lsls	r3, r3, #23
 8002d86:	429a      	cmp	r2, r3
 8002d88:	d013      	beq.n	8002db2 <HAL_GPIO_Init+0x1e2>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	4a44      	ldr	r2, [pc, #272]	; (8002ea0 <HAL_GPIO_Init+0x2d0>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d00d      	beq.n	8002dae <HAL_GPIO_Init+0x1de>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	4a43      	ldr	r2, [pc, #268]	; (8002ea4 <HAL_GPIO_Init+0x2d4>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d007      	beq.n	8002daa <HAL_GPIO_Init+0x1da>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	4a42      	ldr	r2, [pc, #264]	; (8002ea8 <HAL_GPIO_Init+0x2d8>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d101      	bne.n	8002da6 <HAL_GPIO_Init+0x1d6>
 8002da2:	2303      	movs	r3, #3
 8002da4:	e006      	b.n	8002db4 <HAL_GPIO_Init+0x1e4>
 8002da6:	2305      	movs	r3, #5
 8002da8:	e004      	b.n	8002db4 <HAL_GPIO_Init+0x1e4>
 8002daa:	2302      	movs	r3, #2
 8002dac:	e002      	b.n	8002db4 <HAL_GPIO_Init+0x1e4>
 8002dae:	2301      	movs	r3, #1
 8002db0:	e000      	b.n	8002db4 <HAL_GPIO_Init+0x1e4>
 8002db2:	2300      	movs	r3, #0
 8002db4:	697a      	ldr	r2, [r7, #20]
 8002db6:	2103      	movs	r1, #3
 8002db8:	400a      	ands	r2, r1
 8002dba:	0092      	lsls	r2, r2, #2
 8002dbc:	4093      	lsls	r3, r2
 8002dbe:	693a      	ldr	r2, [r7, #16]
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002dc4:	4935      	ldr	r1, [pc, #212]	; (8002e9c <HAL_GPIO_Init+0x2cc>)
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	089b      	lsrs	r3, r3, #2
 8002dca:	3302      	adds	r3, #2
 8002dcc:	009b      	lsls	r3, r3, #2
 8002dce:	693a      	ldr	r2, [r7, #16]
 8002dd0:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002dd2:	4b36      	ldr	r3, [pc, #216]	; (8002eac <HAL_GPIO_Init+0x2dc>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	43da      	mvns	r2, r3
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	4013      	ands	r3, r2
 8002de0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	685a      	ldr	r2, [r3, #4]
 8002de6:	2380      	movs	r3, #128	; 0x80
 8002de8:	025b      	lsls	r3, r3, #9
 8002dea:	4013      	ands	r3, r2
 8002dec:	d003      	beq.n	8002df6 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8002dee:	693a      	ldr	r2, [r7, #16]
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	4313      	orrs	r3, r2
 8002df4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002df6:	4b2d      	ldr	r3, [pc, #180]	; (8002eac <HAL_GPIO_Init+0x2dc>)
 8002df8:	693a      	ldr	r2, [r7, #16]
 8002dfa:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002dfc:	4b2b      	ldr	r3, [pc, #172]	; (8002eac <HAL_GPIO_Init+0x2dc>)
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	43da      	mvns	r2, r3
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	4013      	ands	r3, r2
 8002e0a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	685a      	ldr	r2, [r3, #4]
 8002e10:	2380      	movs	r3, #128	; 0x80
 8002e12:	029b      	lsls	r3, r3, #10
 8002e14:	4013      	ands	r3, r2
 8002e16:	d003      	beq.n	8002e20 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8002e18:	693a      	ldr	r2, [r7, #16]
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002e20:	4b22      	ldr	r3, [pc, #136]	; (8002eac <HAL_GPIO_Init+0x2dc>)
 8002e22:	693a      	ldr	r2, [r7, #16]
 8002e24:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e26:	4b21      	ldr	r3, [pc, #132]	; (8002eac <HAL_GPIO_Init+0x2dc>)
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	43da      	mvns	r2, r3
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	4013      	ands	r3, r2
 8002e34:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	685a      	ldr	r2, [r3, #4]
 8002e3a:	2380      	movs	r3, #128	; 0x80
 8002e3c:	035b      	lsls	r3, r3, #13
 8002e3e:	4013      	ands	r3, r2
 8002e40:	d003      	beq.n	8002e4a <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8002e42:	693a      	ldr	r2, [r7, #16]
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	4313      	orrs	r3, r2
 8002e48:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002e4a:	4b18      	ldr	r3, [pc, #96]	; (8002eac <HAL_GPIO_Init+0x2dc>)
 8002e4c:	693a      	ldr	r2, [r7, #16]
 8002e4e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002e50:	4b16      	ldr	r3, [pc, #88]	; (8002eac <HAL_GPIO_Init+0x2dc>)
 8002e52:	68db      	ldr	r3, [r3, #12]
 8002e54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	43da      	mvns	r2, r3
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	685a      	ldr	r2, [r3, #4]
 8002e64:	2380      	movs	r3, #128	; 0x80
 8002e66:	039b      	lsls	r3, r3, #14
 8002e68:	4013      	ands	r3, r2
 8002e6a:	d003      	beq.n	8002e74 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8002e6c:	693a      	ldr	r2, [r7, #16]
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	4313      	orrs	r3, r2
 8002e72:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002e74:	4b0d      	ldr	r3, [pc, #52]	; (8002eac <HAL_GPIO_Init+0x2dc>)
 8002e76:	693a      	ldr	r2, [r7, #16]
 8002e78:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	3301      	adds	r3, #1
 8002e7e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	40da      	lsrs	r2, r3
 8002e88:	1e13      	subs	r3, r2, #0
 8002e8a:	d000      	beq.n	8002e8e <HAL_GPIO_Init+0x2be>
 8002e8c:	e6a8      	b.n	8002be0 <HAL_GPIO_Init+0x10>
  } 
}
 8002e8e:	46c0      	nop			; (mov r8, r8)
 8002e90:	46c0      	nop			; (mov r8, r8)
 8002e92:	46bd      	mov	sp, r7
 8002e94:	b006      	add	sp, #24
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	40021000 	.word	0x40021000
 8002e9c:	40010000 	.word	0x40010000
 8002ea0:	48000400 	.word	0x48000400
 8002ea4:	48000800 	.word	0x48000800
 8002ea8:	48000c00 	.word	0x48000c00
 8002eac:	40010400 	.word	0x40010400

08002eb0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b082      	sub	sp, #8
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
 8002eb8:	0008      	movs	r0, r1
 8002eba:	0011      	movs	r1, r2
 8002ebc:	1cbb      	adds	r3, r7, #2
 8002ebe:	1c02      	adds	r2, r0, #0
 8002ec0:	801a      	strh	r2, [r3, #0]
 8002ec2:	1c7b      	adds	r3, r7, #1
 8002ec4:	1c0a      	adds	r2, r1, #0
 8002ec6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ec8:	1c7b      	adds	r3, r7, #1
 8002eca:	781b      	ldrb	r3, [r3, #0]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d004      	beq.n	8002eda <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002ed0:	1cbb      	adds	r3, r7, #2
 8002ed2:	881a      	ldrh	r2, [r3, #0]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002ed8:	e003      	b.n	8002ee2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002eda:	1cbb      	adds	r3, r7, #2
 8002edc:	881a      	ldrh	r2, [r3, #0]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002ee2:	46c0      	nop			; (mov r8, r8)
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	b002      	add	sp, #8
 8002ee8:	bd80      	pop	{r7, pc}
	...

08002eec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b082      	sub	sp, #8
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d101      	bne.n	8002efe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	e082      	b.n	8003004 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2241      	movs	r2, #65	; 0x41
 8002f02:	5c9b      	ldrb	r3, [r3, r2]
 8002f04:	b2db      	uxtb	r3, r3
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d107      	bne.n	8002f1a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2240      	movs	r2, #64	; 0x40
 8002f0e:	2100      	movs	r1, #0
 8002f10:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	0018      	movs	r0, r3
 8002f16:	f7fe fc4d 	bl	80017b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2241      	movs	r2, #65	; 0x41
 8002f1e:	2124      	movs	r1, #36	; 0x24
 8002f20:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	2101      	movs	r1, #1
 8002f2e:	438a      	bics	r2, r1
 8002f30:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	685a      	ldr	r2, [r3, #4]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4934      	ldr	r1, [pc, #208]	; (800300c <HAL_I2C_Init+0x120>)
 8002f3c:	400a      	ands	r2, r1
 8002f3e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	689a      	ldr	r2, [r3, #8]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4931      	ldr	r1, [pc, #196]	; (8003010 <HAL_I2C_Init+0x124>)
 8002f4c:	400a      	ands	r2, r1
 8002f4e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	68db      	ldr	r3, [r3, #12]
 8002f54:	2b01      	cmp	r3, #1
 8002f56:	d108      	bne.n	8002f6a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	689a      	ldr	r2, [r3, #8]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	2180      	movs	r1, #128	; 0x80
 8002f62:	0209      	lsls	r1, r1, #8
 8002f64:	430a      	orrs	r2, r1
 8002f66:	609a      	str	r2, [r3, #8]
 8002f68:	e007      	b.n	8002f7a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	689a      	ldr	r2, [r3, #8]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	2184      	movs	r1, #132	; 0x84
 8002f74:	0209      	lsls	r1, r1, #8
 8002f76:	430a      	orrs	r2, r1
 8002f78:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	68db      	ldr	r3, [r3, #12]
 8002f7e:	2b02      	cmp	r3, #2
 8002f80:	d104      	bne.n	8002f8c <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	2280      	movs	r2, #128	; 0x80
 8002f88:	0112      	lsls	r2, r2, #4
 8002f8a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	685a      	ldr	r2, [r3, #4]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	491f      	ldr	r1, [pc, #124]	; (8003014 <HAL_I2C_Init+0x128>)
 8002f98:	430a      	orrs	r2, r1
 8002f9a:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	68da      	ldr	r2, [r3, #12]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	491a      	ldr	r1, [pc, #104]	; (8003010 <HAL_I2C_Init+0x124>)
 8002fa8:	400a      	ands	r2, r1
 8002faa:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	691a      	ldr	r2, [r3, #16]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	695b      	ldr	r3, [r3, #20]
 8002fb4:	431a      	orrs	r2, r3
 8002fb6:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	699b      	ldr	r3, [r3, #24]
 8002fbc:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	430a      	orrs	r2, r1
 8002fc4:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	69d9      	ldr	r1, [r3, #28]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6a1a      	ldr	r2, [r3, #32]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	430a      	orrs	r2, r1
 8002fd4:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	681a      	ldr	r2, [r3, #0]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	2101      	movs	r1, #1
 8002fe2:	430a      	orrs	r2, r1
 8002fe4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2241      	movs	r2, #65	; 0x41
 8002ff0:	2120      	movs	r1, #32
 8002ff2:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2242      	movs	r2, #66	; 0x42
 8002ffe:	2100      	movs	r1, #0
 8003000:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003002:	2300      	movs	r3, #0
}
 8003004:	0018      	movs	r0, r3
 8003006:	46bd      	mov	sp, r7
 8003008:	b002      	add	sp, #8
 800300a:	bd80      	pop	{r7, pc}
 800300c:	f0ffffff 	.word	0xf0ffffff
 8003010:	ffff7fff 	.word	0xffff7fff
 8003014:	02008000 	.word	0x02008000

08003018 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003018:	b590      	push	{r4, r7, lr}
 800301a:	b089      	sub	sp, #36	; 0x24
 800301c:	af02      	add	r7, sp, #8
 800301e:	60f8      	str	r0, [r7, #12]
 8003020:	0008      	movs	r0, r1
 8003022:	607a      	str	r2, [r7, #4]
 8003024:	0019      	movs	r1, r3
 8003026:	230a      	movs	r3, #10
 8003028:	18fb      	adds	r3, r7, r3
 800302a:	1c02      	adds	r2, r0, #0
 800302c:	801a      	strh	r2, [r3, #0]
 800302e:	2308      	movs	r3, #8
 8003030:	18fb      	adds	r3, r7, r3
 8003032:	1c0a      	adds	r2, r1, #0
 8003034:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2241      	movs	r2, #65	; 0x41
 800303a:	5c9b      	ldrb	r3, [r3, r2]
 800303c:	b2db      	uxtb	r3, r3
 800303e:	2b20      	cmp	r3, #32
 8003040:	d000      	beq.n	8003044 <HAL_I2C_Master_Transmit+0x2c>
 8003042:	e0e7      	b.n	8003214 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2240      	movs	r2, #64	; 0x40
 8003048:	5c9b      	ldrb	r3, [r3, r2]
 800304a:	2b01      	cmp	r3, #1
 800304c:	d101      	bne.n	8003052 <HAL_I2C_Master_Transmit+0x3a>
 800304e:	2302      	movs	r3, #2
 8003050:	e0e1      	b.n	8003216 <HAL_I2C_Master_Transmit+0x1fe>
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2240      	movs	r2, #64	; 0x40
 8003056:	2101      	movs	r1, #1
 8003058:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800305a:	f7fe fdff 	bl	8001c5c <HAL_GetTick>
 800305e:	0003      	movs	r3, r0
 8003060:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003062:	2380      	movs	r3, #128	; 0x80
 8003064:	0219      	lsls	r1, r3, #8
 8003066:	68f8      	ldr	r0, [r7, #12]
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	9300      	str	r3, [sp, #0]
 800306c:	2319      	movs	r3, #25
 800306e:	2201      	movs	r2, #1
 8003070:	f000 fa04 	bl	800347c <I2C_WaitOnFlagUntilTimeout>
 8003074:	1e03      	subs	r3, r0, #0
 8003076:	d001      	beq.n	800307c <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	e0cc      	b.n	8003216 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2241      	movs	r2, #65	; 0x41
 8003080:	2121      	movs	r1, #33	; 0x21
 8003082:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2242      	movs	r2, #66	; 0x42
 8003088:	2110      	movs	r1, #16
 800308a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2200      	movs	r2, #0
 8003090:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	687a      	ldr	r2, [r7, #4]
 8003096:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	2208      	movs	r2, #8
 800309c:	18ba      	adds	r2, r7, r2
 800309e:	8812      	ldrh	r2, [r2, #0]
 80030a0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2200      	movs	r2, #0
 80030a6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030ac:	b29b      	uxth	r3, r3
 80030ae:	2bff      	cmp	r3, #255	; 0xff
 80030b0:	d911      	bls.n	80030d6 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	22ff      	movs	r2, #255	; 0xff
 80030b6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030bc:	b2da      	uxtb	r2, r3
 80030be:	2380      	movs	r3, #128	; 0x80
 80030c0:	045c      	lsls	r4, r3, #17
 80030c2:	230a      	movs	r3, #10
 80030c4:	18fb      	adds	r3, r7, r3
 80030c6:	8819      	ldrh	r1, [r3, #0]
 80030c8:	68f8      	ldr	r0, [r7, #12]
 80030ca:	4b55      	ldr	r3, [pc, #340]	; (8003220 <HAL_I2C_Master_Transmit+0x208>)
 80030cc:	9300      	str	r3, [sp, #0]
 80030ce:	0023      	movs	r3, r4
 80030d0:	f000 fb74 	bl	80037bc <I2C_TransferConfig>
 80030d4:	e075      	b.n	80031c2 <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030da:	b29a      	uxth	r2, r3
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030e4:	b2da      	uxtb	r2, r3
 80030e6:	2380      	movs	r3, #128	; 0x80
 80030e8:	049c      	lsls	r4, r3, #18
 80030ea:	230a      	movs	r3, #10
 80030ec:	18fb      	adds	r3, r7, r3
 80030ee:	8819      	ldrh	r1, [r3, #0]
 80030f0:	68f8      	ldr	r0, [r7, #12]
 80030f2:	4b4b      	ldr	r3, [pc, #300]	; (8003220 <HAL_I2C_Master_Transmit+0x208>)
 80030f4:	9300      	str	r3, [sp, #0]
 80030f6:	0023      	movs	r3, r4
 80030f8:	f000 fb60 	bl	80037bc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80030fc:	e061      	b.n	80031c2 <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030fe:	697a      	ldr	r2, [r7, #20]
 8003100:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	0018      	movs	r0, r3
 8003106:	f000 f9f8 	bl	80034fa <I2C_WaitOnTXISFlagUntilTimeout>
 800310a:	1e03      	subs	r3, r0, #0
 800310c:	d001      	beq.n	8003112 <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	e081      	b.n	8003216 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003116:	781a      	ldrb	r2, [r3, #0]
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003122:	1c5a      	adds	r2, r3, #1
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800312c:	b29b      	uxth	r3, r3
 800312e:	3b01      	subs	r3, #1
 8003130:	b29a      	uxth	r2, r3
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800313a:	3b01      	subs	r3, #1
 800313c:	b29a      	uxth	r2, r3
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003146:	b29b      	uxth	r3, r3
 8003148:	2b00      	cmp	r3, #0
 800314a:	d03a      	beq.n	80031c2 <HAL_I2C_Master_Transmit+0x1aa>
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003150:	2b00      	cmp	r3, #0
 8003152:	d136      	bne.n	80031c2 <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003154:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003156:	68f8      	ldr	r0, [r7, #12]
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	9300      	str	r3, [sp, #0]
 800315c:	0013      	movs	r3, r2
 800315e:	2200      	movs	r2, #0
 8003160:	2180      	movs	r1, #128	; 0x80
 8003162:	f000 f98b 	bl	800347c <I2C_WaitOnFlagUntilTimeout>
 8003166:	1e03      	subs	r3, r0, #0
 8003168:	d001      	beq.n	800316e <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	e053      	b.n	8003216 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003172:	b29b      	uxth	r3, r3
 8003174:	2bff      	cmp	r3, #255	; 0xff
 8003176:	d911      	bls.n	800319c <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	22ff      	movs	r2, #255	; 0xff
 800317c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003182:	b2da      	uxtb	r2, r3
 8003184:	2380      	movs	r3, #128	; 0x80
 8003186:	045c      	lsls	r4, r3, #17
 8003188:	230a      	movs	r3, #10
 800318a:	18fb      	adds	r3, r7, r3
 800318c:	8819      	ldrh	r1, [r3, #0]
 800318e:	68f8      	ldr	r0, [r7, #12]
 8003190:	2300      	movs	r3, #0
 8003192:	9300      	str	r3, [sp, #0]
 8003194:	0023      	movs	r3, r4
 8003196:	f000 fb11 	bl	80037bc <I2C_TransferConfig>
 800319a:	e012      	b.n	80031c2 <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031a0:	b29a      	uxth	r2, r3
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031aa:	b2da      	uxtb	r2, r3
 80031ac:	2380      	movs	r3, #128	; 0x80
 80031ae:	049c      	lsls	r4, r3, #18
 80031b0:	230a      	movs	r3, #10
 80031b2:	18fb      	adds	r3, r7, r3
 80031b4:	8819      	ldrh	r1, [r3, #0]
 80031b6:	68f8      	ldr	r0, [r7, #12]
 80031b8:	2300      	movs	r3, #0
 80031ba:	9300      	str	r3, [sp, #0]
 80031bc:	0023      	movs	r3, r4
 80031be:	f000 fafd 	bl	80037bc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031c6:	b29b      	uxth	r3, r3
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d198      	bne.n	80030fe <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031cc:	697a      	ldr	r2, [r7, #20]
 80031ce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	0018      	movs	r0, r3
 80031d4:	f000 f9d0 	bl	8003578 <I2C_WaitOnSTOPFlagUntilTimeout>
 80031d8:	1e03      	subs	r3, r0, #0
 80031da:	d001      	beq.n	80031e0 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	e01a      	b.n	8003216 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	2220      	movs	r2, #32
 80031e6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	685a      	ldr	r2, [r3, #4]
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	490c      	ldr	r1, [pc, #48]	; (8003224 <HAL_I2C_Master_Transmit+0x20c>)
 80031f4:	400a      	ands	r2, r1
 80031f6:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	2241      	movs	r2, #65	; 0x41
 80031fc:	2120      	movs	r1, #32
 80031fe:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2242      	movs	r2, #66	; 0x42
 8003204:	2100      	movs	r1, #0
 8003206:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2240      	movs	r2, #64	; 0x40
 800320c:	2100      	movs	r1, #0
 800320e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003210:	2300      	movs	r3, #0
 8003212:	e000      	b.n	8003216 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8003214:	2302      	movs	r3, #2
  }
}
 8003216:	0018      	movs	r0, r3
 8003218:	46bd      	mov	sp, r7
 800321a:	b007      	add	sp, #28
 800321c:	bd90      	pop	{r4, r7, pc}
 800321e:	46c0      	nop			; (mov r8, r8)
 8003220:	80002000 	.word	0x80002000
 8003224:	fe00e800 	.word	0xfe00e800

08003228 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003228:	b590      	push	{r4, r7, lr}
 800322a:	b089      	sub	sp, #36	; 0x24
 800322c:	af02      	add	r7, sp, #8
 800322e:	60f8      	str	r0, [r7, #12]
 8003230:	0008      	movs	r0, r1
 8003232:	607a      	str	r2, [r7, #4]
 8003234:	0019      	movs	r1, r3
 8003236:	230a      	movs	r3, #10
 8003238:	18fb      	adds	r3, r7, r3
 800323a:	1c02      	adds	r2, r0, #0
 800323c:	801a      	strh	r2, [r3, #0]
 800323e:	2308      	movs	r3, #8
 8003240:	18fb      	adds	r3, r7, r3
 8003242:	1c0a      	adds	r2, r1, #0
 8003244:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	2241      	movs	r2, #65	; 0x41
 800324a:	5c9b      	ldrb	r3, [r3, r2]
 800324c:	b2db      	uxtb	r3, r3
 800324e:	2b20      	cmp	r3, #32
 8003250:	d000      	beq.n	8003254 <HAL_I2C_Master_Receive+0x2c>
 8003252:	e0e8      	b.n	8003426 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2240      	movs	r2, #64	; 0x40
 8003258:	5c9b      	ldrb	r3, [r3, r2]
 800325a:	2b01      	cmp	r3, #1
 800325c:	d101      	bne.n	8003262 <HAL_I2C_Master_Receive+0x3a>
 800325e:	2302      	movs	r3, #2
 8003260:	e0e2      	b.n	8003428 <HAL_I2C_Master_Receive+0x200>
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	2240      	movs	r2, #64	; 0x40
 8003266:	2101      	movs	r1, #1
 8003268:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800326a:	f7fe fcf7 	bl	8001c5c <HAL_GetTick>
 800326e:	0003      	movs	r3, r0
 8003270:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003272:	2380      	movs	r3, #128	; 0x80
 8003274:	0219      	lsls	r1, r3, #8
 8003276:	68f8      	ldr	r0, [r7, #12]
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	9300      	str	r3, [sp, #0]
 800327c:	2319      	movs	r3, #25
 800327e:	2201      	movs	r2, #1
 8003280:	f000 f8fc 	bl	800347c <I2C_WaitOnFlagUntilTimeout>
 8003284:	1e03      	subs	r3, r0, #0
 8003286:	d001      	beq.n	800328c <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8003288:	2301      	movs	r3, #1
 800328a:	e0cd      	b.n	8003428 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2241      	movs	r2, #65	; 0x41
 8003290:	2122      	movs	r1, #34	; 0x22
 8003292:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2242      	movs	r2, #66	; 0x42
 8003298:	2110      	movs	r1, #16
 800329a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2200      	movs	r2, #0
 80032a0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	687a      	ldr	r2, [r7, #4]
 80032a6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	2208      	movs	r2, #8
 80032ac:	18ba      	adds	r2, r7, r2
 80032ae:	8812      	ldrh	r2, [r2, #0]
 80032b0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2200      	movs	r2, #0
 80032b6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032bc:	b29b      	uxth	r3, r3
 80032be:	2bff      	cmp	r3, #255	; 0xff
 80032c0:	d911      	bls.n	80032e6 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	22ff      	movs	r2, #255	; 0xff
 80032c6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032cc:	b2da      	uxtb	r2, r3
 80032ce:	2380      	movs	r3, #128	; 0x80
 80032d0:	045c      	lsls	r4, r3, #17
 80032d2:	230a      	movs	r3, #10
 80032d4:	18fb      	adds	r3, r7, r3
 80032d6:	8819      	ldrh	r1, [r3, #0]
 80032d8:	68f8      	ldr	r0, [r7, #12]
 80032da:	4b55      	ldr	r3, [pc, #340]	; (8003430 <HAL_I2C_Master_Receive+0x208>)
 80032dc:	9300      	str	r3, [sp, #0]
 80032de:	0023      	movs	r3, r4
 80032e0:	f000 fa6c 	bl	80037bc <I2C_TransferConfig>
 80032e4:	e076      	b.n	80033d4 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032ea:	b29a      	uxth	r2, r3
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032f4:	b2da      	uxtb	r2, r3
 80032f6:	2380      	movs	r3, #128	; 0x80
 80032f8:	049c      	lsls	r4, r3, #18
 80032fa:	230a      	movs	r3, #10
 80032fc:	18fb      	adds	r3, r7, r3
 80032fe:	8819      	ldrh	r1, [r3, #0]
 8003300:	68f8      	ldr	r0, [r7, #12]
 8003302:	4b4b      	ldr	r3, [pc, #300]	; (8003430 <HAL_I2C_Master_Receive+0x208>)
 8003304:	9300      	str	r3, [sp, #0]
 8003306:	0023      	movs	r3, r4
 8003308:	f000 fa58 	bl	80037bc <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800330c:	e062      	b.n	80033d4 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800330e:	697a      	ldr	r2, [r7, #20]
 8003310:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	0018      	movs	r0, r3
 8003316:	f000 f96b 	bl	80035f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800331a:	1e03      	subs	r3, r0, #0
 800331c:	d001      	beq.n	8003322 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e082      	b.n	8003428 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800332c:	b2d2      	uxtb	r2, r2
 800332e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003334:	1c5a      	adds	r2, r3, #1
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800333e:	3b01      	subs	r3, #1
 8003340:	b29a      	uxth	r2, r3
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800334a:	b29b      	uxth	r3, r3
 800334c:	3b01      	subs	r3, #1
 800334e:	b29a      	uxth	r2, r3
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003358:	b29b      	uxth	r3, r3
 800335a:	2b00      	cmp	r3, #0
 800335c:	d03a      	beq.n	80033d4 <HAL_I2C_Master_Receive+0x1ac>
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003362:	2b00      	cmp	r3, #0
 8003364:	d136      	bne.n	80033d4 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003366:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003368:	68f8      	ldr	r0, [r7, #12]
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	9300      	str	r3, [sp, #0]
 800336e:	0013      	movs	r3, r2
 8003370:	2200      	movs	r2, #0
 8003372:	2180      	movs	r1, #128	; 0x80
 8003374:	f000 f882 	bl	800347c <I2C_WaitOnFlagUntilTimeout>
 8003378:	1e03      	subs	r3, r0, #0
 800337a:	d001      	beq.n	8003380 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	e053      	b.n	8003428 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003384:	b29b      	uxth	r3, r3
 8003386:	2bff      	cmp	r3, #255	; 0xff
 8003388:	d911      	bls.n	80033ae <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	22ff      	movs	r2, #255	; 0xff
 800338e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003394:	b2da      	uxtb	r2, r3
 8003396:	2380      	movs	r3, #128	; 0x80
 8003398:	045c      	lsls	r4, r3, #17
 800339a:	230a      	movs	r3, #10
 800339c:	18fb      	adds	r3, r7, r3
 800339e:	8819      	ldrh	r1, [r3, #0]
 80033a0:	68f8      	ldr	r0, [r7, #12]
 80033a2:	2300      	movs	r3, #0
 80033a4:	9300      	str	r3, [sp, #0]
 80033a6:	0023      	movs	r3, r4
 80033a8:	f000 fa08 	bl	80037bc <I2C_TransferConfig>
 80033ac:	e012      	b.n	80033d4 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033b2:	b29a      	uxth	r2, r3
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033bc:	b2da      	uxtb	r2, r3
 80033be:	2380      	movs	r3, #128	; 0x80
 80033c0:	049c      	lsls	r4, r3, #18
 80033c2:	230a      	movs	r3, #10
 80033c4:	18fb      	adds	r3, r7, r3
 80033c6:	8819      	ldrh	r1, [r3, #0]
 80033c8:	68f8      	ldr	r0, [r7, #12]
 80033ca:	2300      	movs	r3, #0
 80033cc:	9300      	str	r3, [sp, #0]
 80033ce:	0023      	movs	r3, r4
 80033d0:	f000 f9f4 	bl	80037bc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033d8:	b29b      	uxth	r3, r3
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d197      	bne.n	800330e <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033de:	697a      	ldr	r2, [r7, #20]
 80033e0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	0018      	movs	r0, r3
 80033e6:	f000 f8c7 	bl	8003578 <I2C_WaitOnSTOPFlagUntilTimeout>
 80033ea:	1e03      	subs	r3, r0, #0
 80033ec:	d001      	beq.n	80033f2 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e01a      	b.n	8003428 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	2220      	movs	r2, #32
 80033f8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	685a      	ldr	r2, [r3, #4]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	490b      	ldr	r1, [pc, #44]	; (8003434 <HAL_I2C_Master_Receive+0x20c>)
 8003406:	400a      	ands	r2, r1
 8003408:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2241      	movs	r2, #65	; 0x41
 800340e:	2120      	movs	r1, #32
 8003410:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	2242      	movs	r2, #66	; 0x42
 8003416:	2100      	movs	r1, #0
 8003418:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	2240      	movs	r2, #64	; 0x40
 800341e:	2100      	movs	r1, #0
 8003420:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003422:	2300      	movs	r3, #0
 8003424:	e000      	b.n	8003428 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8003426:	2302      	movs	r3, #2
  }
}
 8003428:	0018      	movs	r0, r3
 800342a:	46bd      	mov	sp, r7
 800342c:	b007      	add	sp, #28
 800342e:	bd90      	pop	{r4, r7, pc}
 8003430:	80002400 	.word	0x80002400
 8003434:	fe00e800 	.word	0xfe00e800

08003438 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b082      	sub	sp, #8
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	699b      	ldr	r3, [r3, #24]
 8003446:	2202      	movs	r2, #2
 8003448:	4013      	ands	r3, r2
 800344a:	2b02      	cmp	r3, #2
 800344c:	d103      	bne.n	8003456 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	2200      	movs	r2, #0
 8003454:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	699b      	ldr	r3, [r3, #24]
 800345c:	2201      	movs	r2, #1
 800345e:	4013      	ands	r3, r2
 8003460:	2b01      	cmp	r3, #1
 8003462:	d007      	beq.n	8003474 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	699a      	ldr	r2, [r3, #24]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	2101      	movs	r1, #1
 8003470:	430a      	orrs	r2, r1
 8003472:	619a      	str	r2, [r3, #24]
  }
}
 8003474:	46c0      	nop			; (mov r8, r8)
 8003476:	46bd      	mov	sp, r7
 8003478:	b002      	add	sp, #8
 800347a:	bd80      	pop	{r7, pc}

0800347c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b084      	sub	sp, #16
 8003480:	af00      	add	r7, sp, #0
 8003482:	60f8      	str	r0, [r7, #12]
 8003484:	60b9      	str	r1, [r7, #8]
 8003486:	603b      	str	r3, [r7, #0]
 8003488:	1dfb      	adds	r3, r7, #7
 800348a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800348c:	e021      	b.n	80034d2 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	3301      	adds	r3, #1
 8003492:	d01e      	beq.n	80034d2 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003494:	f7fe fbe2 	bl	8001c5c <HAL_GetTick>
 8003498:	0002      	movs	r2, r0
 800349a:	69bb      	ldr	r3, [r7, #24]
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	683a      	ldr	r2, [r7, #0]
 80034a0:	429a      	cmp	r2, r3
 80034a2:	d302      	bcc.n	80034aa <I2C_WaitOnFlagUntilTimeout+0x2e>
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d113      	bne.n	80034d2 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ae:	2220      	movs	r2, #32
 80034b0:	431a      	orrs	r2, r3
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	2241      	movs	r2, #65	; 0x41
 80034ba:	2120      	movs	r1, #32
 80034bc:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2242      	movs	r2, #66	; 0x42
 80034c2:	2100      	movs	r1, #0
 80034c4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2240      	movs	r2, #64	; 0x40
 80034ca:	2100      	movs	r1, #0
 80034cc:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	e00f      	b.n	80034f2 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	699b      	ldr	r3, [r3, #24]
 80034d8:	68ba      	ldr	r2, [r7, #8]
 80034da:	4013      	ands	r3, r2
 80034dc:	68ba      	ldr	r2, [r7, #8]
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	425a      	negs	r2, r3
 80034e2:	4153      	adcs	r3, r2
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	001a      	movs	r2, r3
 80034e8:	1dfb      	adds	r3, r7, #7
 80034ea:	781b      	ldrb	r3, [r3, #0]
 80034ec:	429a      	cmp	r2, r3
 80034ee:	d0ce      	beq.n	800348e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80034f0:	2300      	movs	r3, #0
}
 80034f2:	0018      	movs	r0, r3
 80034f4:	46bd      	mov	sp, r7
 80034f6:	b004      	add	sp, #16
 80034f8:	bd80      	pop	{r7, pc}

080034fa <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80034fa:	b580      	push	{r7, lr}
 80034fc:	b084      	sub	sp, #16
 80034fe:	af00      	add	r7, sp, #0
 8003500:	60f8      	str	r0, [r7, #12]
 8003502:	60b9      	str	r1, [r7, #8]
 8003504:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003506:	e02b      	b.n	8003560 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003508:	687a      	ldr	r2, [r7, #4]
 800350a:	68b9      	ldr	r1, [r7, #8]
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	0018      	movs	r0, r3
 8003510:	f000 f8da 	bl	80036c8 <I2C_IsAcknowledgeFailed>
 8003514:	1e03      	subs	r3, r0, #0
 8003516:	d001      	beq.n	800351c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	e029      	b.n	8003570 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	3301      	adds	r3, #1
 8003520:	d01e      	beq.n	8003560 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003522:	f7fe fb9b 	bl	8001c5c <HAL_GetTick>
 8003526:	0002      	movs	r2, r0
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	1ad3      	subs	r3, r2, r3
 800352c:	68ba      	ldr	r2, [r7, #8]
 800352e:	429a      	cmp	r2, r3
 8003530:	d302      	bcc.n	8003538 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d113      	bne.n	8003560 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800353c:	2220      	movs	r2, #32
 800353e:	431a      	orrs	r2, r3
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2241      	movs	r2, #65	; 0x41
 8003548:	2120      	movs	r1, #32
 800354a:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2242      	movs	r2, #66	; 0x42
 8003550:	2100      	movs	r1, #0
 8003552:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2240      	movs	r2, #64	; 0x40
 8003558:	2100      	movs	r1, #0
 800355a:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800355c:	2301      	movs	r3, #1
 800355e:	e007      	b.n	8003570 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	699b      	ldr	r3, [r3, #24]
 8003566:	2202      	movs	r2, #2
 8003568:	4013      	ands	r3, r2
 800356a:	2b02      	cmp	r3, #2
 800356c:	d1cc      	bne.n	8003508 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800356e:	2300      	movs	r3, #0
}
 8003570:	0018      	movs	r0, r3
 8003572:	46bd      	mov	sp, r7
 8003574:	b004      	add	sp, #16
 8003576:	bd80      	pop	{r7, pc}

08003578 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b084      	sub	sp, #16
 800357c:	af00      	add	r7, sp, #0
 800357e:	60f8      	str	r0, [r7, #12]
 8003580:	60b9      	str	r1, [r7, #8]
 8003582:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003584:	e028      	b.n	80035d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003586:	687a      	ldr	r2, [r7, #4]
 8003588:	68b9      	ldr	r1, [r7, #8]
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	0018      	movs	r0, r3
 800358e:	f000 f89b 	bl	80036c8 <I2C_IsAcknowledgeFailed>
 8003592:	1e03      	subs	r3, r0, #0
 8003594:	d001      	beq.n	800359a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	e026      	b.n	80035e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800359a:	f7fe fb5f 	bl	8001c5c <HAL_GetTick>
 800359e:	0002      	movs	r2, r0
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	1ad3      	subs	r3, r2, r3
 80035a4:	68ba      	ldr	r2, [r7, #8]
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d302      	bcc.n	80035b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d113      	bne.n	80035d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035b4:	2220      	movs	r2, #32
 80035b6:	431a      	orrs	r2, r3
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2241      	movs	r2, #65	; 0x41
 80035c0:	2120      	movs	r1, #32
 80035c2:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2242      	movs	r2, #66	; 0x42
 80035c8:	2100      	movs	r1, #0
 80035ca:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2240      	movs	r2, #64	; 0x40
 80035d0:	2100      	movs	r1, #0
 80035d2:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80035d4:	2301      	movs	r3, #1
 80035d6:	e007      	b.n	80035e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	699b      	ldr	r3, [r3, #24]
 80035de:	2220      	movs	r2, #32
 80035e0:	4013      	ands	r3, r2
 80035e2:	2b20      	cmp	r3, #32
 80035e4:	d1cf      	bne.n	8003586 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80035e6:	2300      	movs	r3, #0
}
 80035e8:	0018      	movs	r0, r3
 80035ea:	46bd      	mov	sp, r7
 80035ec:	b004      	add	sp, #16
 80035ee:	bd80      	pop	{r7, pc}

080035f0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b084      	sub	sp, #16
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	60f8      	str	r0, [r7, #12]
 80035f8:	60b9      	str	r1, [r7, #8]
 80035fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80035fc:	e055      	b.n	80036aa <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80035fe:	687a      	ldr	r2, [r7, #4]
 8003600:	68b9      	ldr	r1, [r7, #8]
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	0018      	movs	r0, r3
 8003606:	f000 f85f 	bl	80036c8 <I2C_IsAcknowledgeFailed>
 800360a:	1e03      	subs	r3, r0, #0
 800360c:	d001      	beq.n	8003612 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	e053      	b.n	80036ba <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	699b      	ldr	r3, [r3, #24]
 8003618:	2220      	movs	r2, #32
 800361a:	4013      	ands	r3, r2
 800361c:	2b20      	cmp	r3, #32
 800361e:	d129      	bne.n	8003674 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	699b      	ldr	r3, [r3, #24]
 8003626:	2204      	movs	r2, #4
 8003628:	4013      	ands	r3, r2
 800362a:	2b04      	cmp	r3, #4
 800362c:	d105      	bne.n	800363a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003632:	2b00      	cmp	r3, #0
 8003634:	d001      	beq.n	800363a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8003636:	2300      	movs	r3, #0
 8003638:	e03f      	b.n	80036ba <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	2220      	movs	r2, #32
 8003640:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	685a      	ldr	r2, [r3, #4]
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	491d      	ldr	r1, [pc, #116]	; (80036c4 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 800364e:	400a      	ands	r2, r1
 8003650:	605a      	str	r2, [r3, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2200      	movs	r2, #0
 8003656:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2241      	movs	r2, #65	; 0x41
 800365c:	2120      	movs	r1, #32
 800365e:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2242      	movs	r2, #66	; 0x42
 8003664:	2100      	movs	r1, #0
 8003666:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	2240      	movs	r2, #64	; 0x40
 800366c:	2100      	movs	r1, #0
 800366e:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003670:	2301      	movs	r3, #1
 8003672:	e022      	b.n	80036ba <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003674:	f7fe faf2 	bl	8001c5c <HAL_GetTick>
 8003678:	0002      	movs	r2, r0
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	1ad3      	subs	r3, r2, r3
 800367e:	68ba      	ldr	r2, [r7, #8]
 8003680:	429a      	cmp	r2, r3
 8003682:	d302      	bcc.n	800368a <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d10f      	bne.n	80036aa <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800368e:	2220      	movs	r2, #32
 8003690:	431a      	orrs	r2, r3
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2241      	movs	r2, #65	; 0x41
 800369a:	2120      	movs	r1, #32
 800369c:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	2240      	movs	r2, #64	; 0x40
 80036a2:	2100      	movs	r1, #0
 80036a4:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e007      	b.n	80036ba <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	699b      	ldr	r3, [r3, #24]
 80036b0:	2204      	movs	r2, #4
 80036b2:	4013      	ands	r3, r2
 80036b4:	2b04      	cmp	r3, #4
 80036b6:	d1a2      	bne.n	80035fe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80036b8:	2300      	movs	r3, #0
}
 80036ba:	0018      	movs	r0, r3
 80036bc:	46bd      	mov	sp, r7
 80036be:	b004      	add	sp, #16
 80036c0:	bd80      	pop	{r7, pc}
 80036c2:	46c0      	nop			; (mov r8, r8)
 80036c4:	fe00e800 	.word	0xfe00e800

080036c8 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b084      	sub	sp, #16
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	60f8      	str	r0, [r7, #12]
 80036d0:	60b9      	str	r1, [r7, #8]
 80036d2:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	699b      	ldr	r3, [r3, #24]
 80036da:	2210      	movs	r2, #16
 80036dc:	4013      	ands	r3, r2
 80036de:	2b10      	cmp	r3, #16
 80036e0:	d164      	bne.n	80037ac <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	685a      	ldr	r2, [r3, #4]
 80036e8:	2380      	movs	r3, #128	; 0x80
 80036ea:	049b      	lsls	r3, r3, #18
 80036ec:	401a      	ands	r2, r3
 80036ee:	2380      	movs	r3, #128	; 0x80
 80036f0:	049b      	lsls	r3, r3, #18
 80036f2:	429a      	cmp	r2, r3
 80036f4:	d02b      	beq.n	800374e <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	685a      	ldr	r2, [r3, #4]
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	2180      	movs	r1, #128	; 0x80
 8003702:	01c9      	lsls	r1, r1, #7
 8003704:	430a      	orrs	r2, r1
 8003706:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003708:	e021      	b.n	800374e <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	3301      	adds	r3, #1
 800370e:	d01e      	beq.n	800374e <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003710:	f7fe faa4 	bl	8001c5c <HAL_GetTick>
 8003714:	0002      	movs	r2, r0
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	1ad3      	subs	r3, r2, r3
 800371a:	68ba      	ldr	r2, [r7, #8]
 800371c:	429a      	cmp	r2, r3
 800371e:	d302      	bcc.n	8003726 <I2C_IsAcknowledgeFailed+0x5e>
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d113      	bne.n	800374e <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800372a:	2220      	movs	r2, #32
 800372c:	431a      	orrs	r2, r3
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	2241      	movs	r2, #65	; 0x41
 8003736:	2120      	movs	r1, #32
 8003738:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	2242      	movs	r2, #66	; 0x42
 800373e:	2100      	movs	r1, #0
 8003740:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2240      	movs	r2, #64	; 0x40
 8003746:	2100      	movs	r1, #0
 8003748:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	e02f      	b.n	80037ae <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	699b      	ldr	r3, [r3, #24]
 8003754:	2220      	movs	r2, #32
 8003756:	4013      	ands	r3, r2
 8003758:	2b20      	cmp	r3, #32
 800375a:	d1d6      	bne.n	800370a <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	2210      	movs	r2, #16
 8003762:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	2220      	movs	r2, #32
 800376a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	0018      	movs	r0, r3
 8003770:	f7ff fe62 	bl	8003438 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	685a      	ldr	r2, [r3, #4]
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	490e      	ldr	r1, [pc, #56]	; (80037b8 <I2C_IsAcknowledgeFailed+0xf0>)
 8003780:	400a      	ands	r2, r1
 8003782:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003788:	2204      	movs	r2, #4
 800378a:	431a      	orrs	r2, r3
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2241      	movs	r2, #65	; 0x41
 8003794:	2120      	movs	r1, #32
 8003796:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	2242      	movs	r2, #66	; 0x42
 800379c:	2100      	movs	r1, #0
 800379e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2240      	movs	r2, #64	; 0x40
 80037a4:	2100      	movs	r1, #0
 80037a6:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	e000      	b.n	80037ae <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 80037ac:	2300      	movs	r3, #0
}
 80037ae:	0018      	movs	r0, r3
 80037b0:	46bd      	mov	sp, r7
 80037b2:	b004      	add	sp, #16
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	46c0      	nop			; (mov r8, r8)
 80037b8:	fe00e800 	.word	0xfe00e800

080037bc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80037bc:	b590      	push	{r4, r7, lr}
 80037be:	b085      	sub	sp, #20
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	60f8      	str	r0, [r7, #12]
 80037c4:	0008      	movs	r0, r1
 80037c6:	0011      	movs	r1, r2
 80037c8:	607b      	str	r3, [r7, #4]
 80037ca:	240a      	movs	r4, #10
 80037cc:	193b      	adds	r3, r7, r4
 80037ce:	1c02      	adds	r2, r0, #0
 80037d0:	801a      	strh	r2, [r3, #0]
 80037d2:	2009      	movs	r0, #9
 80037d4:	183b      	adds	r3, r7, r0
 80037d6:	1c0a      	adds	r2, r1, #0
 80037d8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	6a3a      	ldr	r2, [r7, #32]
 80037e2:	0d51      	lsrs	r1, r2, #21
 80037e4:	2280      	movs	r2, #128	; 0x80
 80037e6:	00d2      	lsls	r2, r2, #3
 80037e8:	400a      	ands	r2, r1
 80037ea:	490e      	ldr	r1, [pc, #56]	; (8003824 <I2C_TransferConfig+0x68>)
 80037ec:	430a      	orrs	r2, r1
 80037ee:	43d2      	mvns	r2, r2
 80037f0:	401a      	ands	r2, r3
 80037f2:	0011      	movs	r1, r2
 80037f4:	193b      	adds	r3, r7, r4
 80037f6:	881b      	ldrh	r3, [r3, #0]
 80037f8:	059b      	lsls	r3, r3, #22
 80037fa:	0d9a      	lsrs	r2, r3, #22
 80037fc:	183b      	adds	r3, r7, r0
 80037fe:	781b      	ldrb	r3, [r3, #0]
 8003800:	0418      	lsls	r0, r3, #16
 8003802:	23ff      	movs	r3, #255	; 0xff
 8003804:	041b      	lsls	r3, r3, #16
 8003806:	4003      	ands	r3, r0
 8003808:	431a      	orrs	r2, r3
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	431a      	orrs	r2, r3
 800380e:	6a3b      	ldr	r3, [r7, #32]
 8003810:	431a      	orrs	r2, r3
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	430a      	orrs	r2, r1
 8003818:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 800381a:	46c0      	nop			; (mov r8, r8)
 800381c:	46bd      	mov	sp, r7
 800381e:	b005      	add	sp, #20
 8003820:	bd90      	pop	{r4, r7, pc}
 8003822:	46c0      	nop			; (mov r8, r8)
 8003824:	03ff63ff 	.word	0x03ff63ff

08003828 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b082      	sub	sp, #8
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
 8003830:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2241      	movs	r2, #65	; 0x41
 8003836:	5c9b      	ldrb	r3, [r3, r2]
 8003838:	b2db      	uxtb	r3, r3
 800383a:	2b20      	cmp	r3, #32
 800383c:	d138      	bne.n	80038b0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2240      	movs	r2, #64	; 0x40
 8003842:	5c9b      	ldrb	r3, [r3, r2]
 8003844:	2b01      	cmp	r3, #1
 8003846:	d101      	bne.n	800384c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003848:	2302      	movs	r3, #2
 800384a:	e032      	b.n	80038b2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2240      	movs	r2, #64	; 0x40
 8003850:	2101      	movs	r1, #1
 8003852:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2241      	movs	r2, #65	; 0x41
 8003858:	2124      	movs	r1, #36	; 0x24
 800385a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	2101      	movs	r1, #1
 8003868:	438a      	bics	r2, r1
 800386a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4911      	ldr	r1, [pc, #68]	; (80038bc <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003878:	400a      	ands	r2, r1
 800387a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	6819      	ldr	r1, [r3, #0]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	683a      	ldr	r2, [r7, #0]
 8003888:	430a      	orrs	r2, r1
 800388a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681a      	ldr	r2, [r3, #0]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	2101      	movs	r1, #1
 8003898:	430a      	orrs	r2, r1
 800389a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2241      	movs	r2, #65	; 0x41
 80038a0:	2120      	movs	r1, #32
 80038a2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2240      	movs	r2, #64	; 0x40
 80038a8:	2100      	movs	r1, #0
 80038aa:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80038ac:	2300      	movs	r3, #0
 80038ae:	e000      	b.n	80038b2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80038b0:	2302      	movs	r3, #2
  }
}
 80038b2:	0018      	movs	r0, r3
 80038b4:	46bd      	mov	sp, r7
 80038b6:	b002      	add	sp, #8
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	46c0      	nop			; (mov r8, r8)
 80038bc:	ffffefff 	.word	0xffffefff

080038c0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b084      	sub	sp, #16
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
 80038c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2241      	movs	r2, #65	; 0x41
 80038ce:	5c9b      	ldrb	r3, [r3, r2]
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	2b20      	cmp	r3, #32
 80038d4:	d139      	bne.n	800394a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2240      	movs	r2, #64	; 0x40
 80038da:	5c9b      	ldrb	r3, [r3, r2]
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d101      	bne.n	80038e4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80038e0:	2302      	movs	r3, #2
 80038e2:	e033      	b.n	800394c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2240      	movs	r2, #64	; 0x40
 80038e8:	2101      	movs	r1, #1
 80038ea:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2241      	movs	r2, #65	; 0x41
 80038f0:	2124      	movs	r1, #36	; 0x24
 80038f2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	2101      	movs	r1, #1
 8003900:	438a      	bics	r2, r1
 8003902:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	4a11      	ldr	r2, [pc, #68]	; (8003954 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003910:	4013      	ands	r3, r2
 8003912:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	021b      	lsls	r3, r3, #8
 8003918:	68fa      	ldr	r2, [r7, #12]
 800391a:	4313      	orrs	r3, r2
 800391c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	68fa      	ldr	r2, [r7, #12]
 8003924:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	2101      	movs	r1, #1
 8003932:	430a      	orrs	r2, r1
 8003934:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2241      	movs	r2, #65	; 0x41
 800393a:	2120      	movs	r1, #32
 800393c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2240      	movs	r2, #64	; 0x40
 8003942:	2100      	movs	r1, #0
 8003944:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003946:	2300      	movs	r3, #0
 8003948:	e000      	b.n	800394c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800394a:	2302      	movs	r3, #2
  }
}
 800394c:	0018      	movs	r0, r3
 800394e:	46bd      	mov	sp, r7
 8003950:	b004      	add	sp, #16
 8003952:	bd80      	pop	{r7, pc}
 8003954:	fffff0ff 	.word	0xfffff0ff

08003958 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI:Enter STOP mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter STOP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b084      	sub	sp, #16
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
 8003960:	000a      	movs	r2, r1
 8003962:	1cfb      	adds	r3, r7, #3
 8003964:	701a      	strb	r2, [r3, #0]
  uint32_t tmpreg = 0;
 8003966:	2300      	movs	r3, #0
 8003968:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 800396a:	4b13      	ldr	r3, [pc, #76]	; (80039b8 <HAL_PWR_EnterSTOPMode+0x60>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	60fb      	str	r3, [r7, #12]
  
  /* Clear PDDS and LPDS bits */
  tmpreg &= (uint32_t)~(PWR_CR_PDDS | PWR_CR_LPDS);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2203      	movs	r2, #3
 8003974:	4393      	bics	r3, r2
 8003976:	60fb      	str	r3, [r7, #12]

  /* Set LPDS bit according to Regulator value */
  tmpreg |= Regulator;
 8003978:	68fa      	ldr	r2, [r7, #12]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	4313      	orrs	r3, r2
 800397e:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  PWR->CR = tmpreg;
 8003980:	4b0d      	ldr	r3, [pc, #52]	; (80039b8 <HAL_PWR_EnterSTOPMode+0x60>)
 8003982:	68fa      	ldr	r2, [r7, #12]
 8003984:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 8003986:	4b0d      	ldr	r3, [pc, #52]	; (80039bc <HAL_PWR_EnterSTOPMode+0x64>)
 8003988:	691a      	ldr	r2, [r3, #16]
 800398a:	4b0c      	ldr	r3, [pc, #48]	; (80039bc <HAL_PWR_EnterSTOPMode+0x64>)
 800398c:	2104      	movs	r1, #4
 800398e:	430a      	orrs	r2, r1
 8003990:	611a      	str	r2, [r3, #16]

  /* Select STOP mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8003992:	1cfb      	adds	r3, r7, #3
 8003994:	781b      	ldrb	r3, [r3, #0]
 8003996:	2b01      	cmp	r3, #1
 8003998:	d101      	bne.n	800399e <HAL_PWR_EnterSTOPMode+0x46>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800399a:	bf30      	wfi
 800399c:	e002      	b.n	80039a4 <HAL_PWR_EnterSTOPMode+0x4c>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800399e:	bf40      	sev
    __WFE();
 80039a0:	bf20      	wfe
    __WFE();
 80039a2:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
 80039a4:	4b05      	ldr	r3, [pc, #20]	; (80039bc <HAL_PWR_EnterSTOPMode+0x64>)
 80039a6:	691a      	ldr	r2, [r3, #16]
 80039a8:	4b04      	ldr	r3, [pc, #16]	; (80039bc <HAL_PWR_EnterSTOPMode+0x64>)
 80039aa:	2104      	movs	r1, #4
 80039ac:	438a      	bics	r2, r1
 80039ae:	611a      	str	r2, [r3, #16]
}
 80039b0:	46c0      	nop			; (mov r8, r8)
 80039b2:	46bd      	mov	sp, r7
 80039b4:	b004      	add	sp, #16
 80039b6:	bd80      	pop	{r7, pc}
 80039b8:	40007000 	.word	0x40007000
 80039bc:	e000ed00 	.word	0xe000ed00

080039c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b088      	sub	sp, #32
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d101      	bne.n	80039d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e301      	b.n	8003fd6 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	2201      	movs	r2, #1
 80039d8:	4013      	ands	r3, r2
 80039da:	d100      	bne.n	80039de <HAL_RCC_OscConfig+0x1e>
 80039dc:	e08d      	b.n	8003afa <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80039de:	4bc3      	ldr	r3, [pc, #780]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	220c      	movs	r2, #12
 80039e4:	4013      	ands	r3, r2
 80039e6:	2b04      	cmp	r3, #4
 80039e8:	d00e      	beq.n	8003a08 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80039ea:	4bc0      	ldr	r3, [pc, #768]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	220c      	movs	r2, #12
 80039f0:	4013      	ands	r3, r2
 80039f2:	2b08      	cmp	r3, #8
 80039f4:	d116      	bne.n	8003a24 <HAL_RCC_OscConfig+0x64>
 80039f6:	4bbd      	ldr	r3, [pc, #756]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 80039f8:	685a      	ldr	r2, [r3, #4]
 80039fa:	2380      	movs	r3, #128	; 0x80
 80039fc:	025b      	lsls	r3, r3, #9
 80039fe:	401a      	ands	r2, r3
 8003a00:	2380      	movs	r3, #128	; 0x80
 8003a02:	025b      	lsls	r3, r3, #9
 8003a04:	429a      	cmp	r2, r3
 8003a06:	d10d      	bne.n	8003a24 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a08:	4bb8      	ldr	r3, [pc, #736]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003a0a:	681a      	ldr	r2, [r3, #0]
 8003a0c:	2380      	movs	r3, #128	; 0x80
 8003a0e:	029b      	lsls	r3, r3, #10
 8003a10:	4013      	ands	r3, r2
 8003a12:	d100      	bne.n	8003a16 <HAL_RCC_OscConfig+0x56>
 8003a14:	e070      	b.n	8003af8 <HAL_RCC_OscConfig+0x138>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d000      	beq.n	8003a20 <HAL_RCC_OscConfig+0x60>
 8003a1e:	e06b      	b.n	8003af8 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	e2d8      	b.n	8003fd6 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d107      	bne.n	8003a3c <HAL_RCC_OscConfig+0x7c>
 8003a2c:	4baf      	ldr	r3, [pc, #700]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003a2e:	681a      	ldr	r2, [r3, #0]
 8003a30:	4bae      	ldr	r3, [pc, #696]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003a32:	2180      	movs	r1, #128	; 0x80
 8003a34:	0249      	lsls	r1, r1, #9
 8003a36:	430a      	orrs	r2, r1
 8003a38:	601a      	str	r2, [r3, #0]
 8003a3a:	e02f      	b.n	8003a9c <HAL_RCC_OscConfig+0xdc>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d10c      	bne.n	8003a5e <HAL_RCC_OscConfig+0x9e>
 8003a44:	4ba9      	ldr	r3, [pc, #676]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	4ba8      	ldr	r3, [pc, #672]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003a4a:	49a9      	ldr	r1, [pc, #676]	; (8003cf0 <HAL_RCC_OscConfig+0x330>)
 8003a4c:	400a      	ands	r2, r1
 8003a4e:	601a      	str	r2, [r3, #0]
 8003a50:	4ba6      	ldr	r3, [pc, #664]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	4ba5      	ldr	r3, [pc, #660]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003a56:	49a7      	ldr	r1, [pc, #668]	; (8003cf4 <HAL_RCC_OscConfig+0x334>)
 8003a58:	400a      	ands	r2, r1
 8003a5a:	601a      	str	r2, [r3, #0]
 8003a5c:	e01e      	b.n	8003a9c <HAL_RCC_OscConfig+0xdc>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	2b05      	cmp	r3, #5
 8003a64:	d10e      	bne.n	8003a84 <HAL_RCC_OscConfig+0xc4>
 8003a66:	4ba1      	ldr	r3, [pc, #644]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	4ba0      	ldr	r3, [pc, #640]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003a6c:	2180      	movs	r1, #128	; 0x80
 8003a6e:	02c9      	lsls	r1, r1, #11
 8003a70:	430a      	orrs	r2, r1
 8003a72:	601a      	str	r2, [r3, #0]
 8003a74:	4b9d      	ldr	r3, [pc, #628]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003a76:	681a      	ldr	r2, [r3, #0]
 8003a78:	4b9c      	ldr	r3, [pc, #624]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003a7a:	2180      	movs	r1, #128	; 0x80
 8003a7c:	0249      	lsls	r1, r1, #9
 8003a7e:	430a      	orrs	r2, r1
 8003a80:	601a      	str	r2, [r3, #0]
 8003a82:	e00b      	b.n	8003a9c <HAL_RCC_OscConfig+0xdc>
 8003a84:	4b99      	ldr	r3, [pc, #612]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	4b98      	ldr	r3, [pc, #608]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003a8a:	4999      	ldr	r1, [pc, #612]	; (8003cf0 <HAL_RCC_OscConfig+0x330>)
 8003a8c:	400a      	ands	r2, r1
 8003a8e:	601a      	str	r2, [r3, #0]
 8003a90:	4b96      	ldr	r3, [pc, #600]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	4b95      	ldr	r3, [pc, #596]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003a96:	4997      	ldr	r1, [pc, #604]	; (8003cf4 <HAL_RCC_OscConfig+0x334>)
 8003a98:	400a      	ands	r2, r1
 8003a9a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d014      	beq.n	8003ace <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aa4:	f7fe f8da 	bl	8001c5c <HAL_GetTick>
 8003aa8:	0003      	movs	r3, r0
 8003aaa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aac:	e008      	b.n	8003ac0 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003aae:	f7fe f8d5 	bl	8001c5c <HAL_GetTick>
 8003ab2:	0002      	movs	r2, r0
 8003ab4:	69bb      	ldr	r3, [r7, #24]
 8003ab6:	1ad3      	subs	r3, r2, r3
 8003ab8:	2b64      	cmp	r3, #100	; 0x64
 8003aba:	d901      	bls.n	8003ac0 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8003abc:	2303      	movs	r3, #3
 8003abe:	e28a      	b.n	8003fd6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ac0:	4b8a      	ldr	r3, [pc, #552]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003ac2:	681a      	ldr	r2, [r3, #0]
 8003ac4:	2380      	movs	r3, #128	; 0x80
 8003ac6:	029b      	lsls	r3, r3, #10
 8003ac8:	4013      	ands	r3, r2
 8003aca:	d0f0      	beq.n	8003aae <HAL_RCC_OscConfig+0xee>
 8003acc:	e015      	b.n	8003afa <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ace:	f7fe f8c5 	bl	8001c5c <HAL_GetTick>
 8003ad2:	0003      	movs	r3, r0
 8003ad4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ad6:	e008      	b.n	8003aea <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ad8:	f7fe f8c0 	bl	8001c5c <HAL_GetTick>
 8003adc:	0002      	movs	r2, r0
 8003ade:	69bb      	ldr	r3, [r7, #24]
 8003ae0:	1ad3      	subs	r3, r2, r3
 8003ae2:	2b64      	cmp	r3, #100	; 0x64
 8003ae4:	d901      	bls.n	8003aea <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	e275      	b.n	8003fd6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003aea:	4b80      	ldr	r3, [pc, #512]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	2380      	movs	r3, #128	; 0x80
 8003af0:	029b      	lsls	r3, r3, #10
 8003af2:	4013      	ands	r3, r2
 8003af4:	d1f0      	bne.n	8003ad8 <HAL_RCC_OscConfig+0x118>
 8003af6:	e000      	b.n	8003afa <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003af8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	2202      	movs	r2, #2
 8003b00:	4013      	ands	r3, r2
 8003b02:	d100      	bne.n	8003b06 <HAL_RCC_OscConfig+0x146>
 8003b04:	e069      	b.n	8003bda <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003b06:	4b79      	ldr	r3, [pc, #484]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	220c      	movs	r2, #12
 8003b0c:	4013      	ands	r3, r2
 8003b0e:	d00b      	beq.n	8003b28 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003b10:	4b76      	ldr	r3, [pc, #472]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	220c      	movs	r2, #12
 8003b16:	4013      	ands	r3, r2
 8003b18:	2b08      	cmp	r3, #8
 8003b1a:	d11c      	bne.n	8003b56 <HAL_RCC_OscConfig+0x196>
 8003b1c:	4b73      	ldr	r3, [pc, #460]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003b1e:	685a      	ldr	r2, [r3, #4]
 8003b20:	2380      	movs	r3, #128	; 0x80
 8003b22:	025b      	lsls	r3, r3, #9
 8003b24:	4013      	ands	r3, r2
 8003b26:	d116      	bne.n	8003b56 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b28:	4b70      	ldr	r3, [pc, #448]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	2202      	movs	r2, #2
 8003b2e:	4013      	ands	r3, r2
 8003b30:	d005      	beq.n	8003b3e <HAL_RCC_OscConfig+0x17e>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	68db      	ldr	r3, [r3, #12]
 8003b36:	2b01      	cmp	r3, #1
 8003b38:	d001      	beq.n	8003b3e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	e24b      	b.n	8003fd6 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b3e:	4b6b      	ldr	r3, [pc, #428]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	22f8      	movs	r2, #248	; 0xf8
 8003b44:	4393      	bics	r3, r2
 8003b46:	0019      	movs	r1, r3
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	691b      	ldr	r3, [r3, #16]
 8003b4c:	00da      	lsls	r2, r3, #3
 8003b4e:	4b67      	ldr	r3, [pc, #412]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003b50:	430a      	orrs	r2, r1
 8003b52:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b54:	e041      	b.n	8003bda <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	68db      	ldr	r3, [r3, #12]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d024      	beq.n	8003ba8 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b5e:	4b63      	ldr	r3, [pc, #396]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	4b62      	ldr	r3, [pc, #392]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003b64:	2101      	movs	r1, #1
 8003b66:	430a      	orrs	r2, r1
 8003b68:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b6a:	f7fe f877 	bl	8001c5c <HAL_GetTick>
 8003b6e:	0003      	movs	r3, r0
 8003b70:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b72:	e008      	b.n	8003b86 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b74:	f7fe f872 	bl	8001c5c <HAL_GetTick>
 8003b78:	0002      	movs	r2, r0
 8003b7a:	69bb      	ldr	r3, [r7, #24]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	2b02      	cmp	r3, #2
 8003b80:	d901      	bls.n	8003b86 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8003b82:	2303      	movs	r3, #3
 8003b84:	e227      	b.n	8003fd6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b86:	4b59      	ldr	r3, [pc, #356]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	2202      	movs	r2, #2
 8003b8c:	4013      	ands	r3, r2
 8003b8e:	d0f1      	beq.n	8003b74 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b90:	4b56      	ldr	r3, [pc, #344]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	22f8      	movs	r2, #248	; 0xf8
 8003b96:	4393      	bics	r3, r2
 8003b98:	0019      	movs	r1, r3
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	691b      	ldr	r3, [r3, #16]
 8003b9e:	00da      	lsls	r2, r3, #3
 8003ba0:	4b52      	ldr	r3, [pc, #328]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003ba2:	430a      	orrs	r2, r1
 8003ba4:	601a      	str	r2, [r3, #0]
 8003ba6:	e018      	b.n	8003bda <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ba8:	4b50      	ldr	r3, [pc, #320]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	4b4f      	ldr	r3, [pc, #316]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003bae:	2101      	movs	r1, #1
 8003bb0:	438a      	bics	r2, r1
 8003bb2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bb4:	f7fe f852 	bl	8001c5c <HAL_GetTick>
 8003bb8:	0003      	movs	r3, r0
 8003bba:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bbc:	e008      	b.n	8003bd0 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bbe:	f7fe f84d 	bl	8001c5c <HAL_GetTick>
 8003bc2:	0002      	movs	r2, r0
 8003bc4:	69bb      	ldr	r3, [r7, #24]
 8003bc6:	1ad3      	subs	r3, r2, r3
 8003bc8:	2b02      	cmp	r3, #2
 8003bca:	d901      	bls.n	8003bd0 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8003bcc:	2303      	movs	r3, #3
 8003bce:	e202      	b.n	8003fd6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bd0:	4b46      	ldr	r3, [pc, #280]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	2202      	movs	r2, #2
 8003bd6:	4013      	ands	r3, r2
 8003bd8:	d1f1      	bne.n	8003bbe <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	2208      	movs	r2, #8
 8003be0:	4013      	ands	r3, r2
 8003be2:	d036      	beq.n	8003c52 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	69db      	ldr	r3, [r3, #28]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d019      	beq.n	8003c20 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bec:	4b3f      	ldr	r3, [pc, #252]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003bee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003bf0:	4b3e      	ldr	r3, [pc, #248]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003bf2:	2101      	movs	r1, #1
 8003bf4:	430a      	orrs	r2, r1
 8003bf6:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bf8:	f7fe f830 	bl	8001c5c <HAL_GetTick>
 8003bfc:	0003      	movs	r3, r0
 8003bfe:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c00:	e008      	b.n	8003c14 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c02:	f7fe f82b 	bl	8001c5c <HAL_GetTick>
 8003c06:	0002      	movs	r2, r0
 8003c08:	69bb      	ldr	r3, [r7, #24]
 8003c0a:	1ad3      	subs	r3, r2, r3
 8003c0c:	2b02      	cmp	r3, #2
 8003c0e:	d901      	bls.n	8003c14 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8003c10:	2303      	movs	r3, #3
 8003c12:	e1e0      	b.n	8003fd6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c14:	4b35      	ldr	r3, [pc, #212]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c18:	2202      	movs	r2, #2
 8003c1a:	4013      	ands	r3, r2
 8003c1c:	d0f1      	beq.n	8003c02 <HAL_RCC_OscConfig+0x242>
 8003c1e:	e018      	b.n	8003c52 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c20:	4b32      	ldr	r3, [pc, #200]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003c22:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c24:	4b31      	ldr	r3, [pc, #196]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003c26:	2101      	movs	r1, #1
 8003c28:	438a      	bics	r2, r1
 8003c2a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c2c:	f7fe f816 	bl	8001c5c <HAL_GetTick>
 8003c30:	0003      	movs	r3, r0
 8003c32:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c34:	e008      	b.n	8003c48 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c36:	f7fe f811 	bl	8001c5c <HAL_GetTick>
 8003c3a:	0002      	movs	r2, r0
 8003c3c:	69bb      	ldr	r3, [r7, #24]
 8003c3e:	1ad3      	subs	r3, r2, r3
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d901      	bls.n	8003c48 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8003c44:	2303      	movs	r3, #3
 8003c46:	e1c6      	b.n	8003fd6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c48:	4b28      	ldr	r3, [pc, #160]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c4c:	2202      	movs	r2, #2
 8003c4e:	4013      	ands	r3, r2
 8003c50:	d1f1      	bne.n	8003c36 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	2204      	movs	r2, #4
 8003c58:	4013      	ands	r3, r2
 8003c5a:	d100      	bne.n	8003c5e <HAL_RCC_OscConfig+0x29e>
 8003c5c:	e0b4      	b.n	8003dc8 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c5e:	201f      	movs	r0, #31
 8003c60:	183b      	adds	r3, r7, r0
 8003c62:	2200      	movs	r2, #0
 8003c64:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c66:	4b21      	ldr	r3, [pc, #132]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003c68:	69da      	ldr	r2, [r3, #28]
 8003c6a:	2380      	movs	r3, #128	; 0x80
 8003c6c:	055b      	lsls	r3, r3, #21
 8003c6e:	4013      	ands	r3, r2
 8003c70:	d110      	bne.n	8003c94 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c72:	4b1e      	ldr	r3, [pc, #120]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003c74:	69da      	ldr	r2, [r3, #28]
 8003c76:	4b1d      	ldr	r3, [pc, #116]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003c78:	2180      	movs	r1, #128	; 0x80
 8003c7a:	0549      	lsls	r1, r1, #21
 8003c7c:	430a      	orrs	r2, r1
 8003c7e:	61da      	str	r2, [r3, #28]
 8003c80:	4b1a      	ldr	r3, [pc, #104]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003c82:	69da      	ldr	r2, [r3, #28]
 8003c84:	2380      	movs	r3, #128	; 0x80
 8003c86:	055b      	lsls	r3, r3, #21
 8003c88:	4013      	ands	r3, r2
 8003c8a:	60fb      	str	r3, [r7, #12]
 8003c8c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003c8e:	183b      	adds	r3, r7, r0
 8003c90:	2201      	movs	r2, #1
 8003c92:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c94:	4b18      	ldr	r3, [pc, #96]	; (8003cf8 <HAL_RCC_OscConfig+0x338>)
 8003c96:	681a      	ldr	r2, [r3, #0]
 8003c98:	2380      	movs	r3, #128	; 0x80
 8003c9a:	005b      	lsls	r3, r3, #1
 8003c9c:	4013      	ands	r3, r2
 8003c9e:	d11a      	bne.n	8003cd6 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ca0:	4b15      	ldr	r3, [pc, #84]	; (8003cf8 <HAL_RCC_OscConfig+0x338>)
 8003ca2:	681a      	ldr	r2, [r3, #0]
 8003ca4:	4b14      	ldr	r3, [pc, #80]	; (8003cf8 <HAL_RCC_OscConfig+0x338>)
 8003ca6:	2180      	movs	r1, #128	; 0x80
 8003ca8:	0049      	lsls	r1, r1, #1
 8003caa:	430a      	orrs	r2, r1
 8003cac:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cae:	f7fd ffd5 	bl	8001c5c <HAL_GetTick>
 8003cb2:	0003      	movs	r3, r0
 8003cb4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cb6:	e008      	b.n	8003cca <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cb8:	f7fd ffd0 	bl	8001c5c <HAL_GetTick>
 8003cbc:	0002      	movs	r2, r0
 8003cbe:	69bb      	ldr	r3, [r7, #24]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	2b64      	cmp	r3, #100	; 0x64
 8003cc4:	d901      	bls.n	8003cca <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8003cc6:	2303      	movs	r3, #3
 8003cc8:	e185      	b.n	8003fd6 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cca:	4b0b      	ldr	r3, [pc, #44]	; (8003cf8 <HAL_RCC_OscConfig+0x338>)
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	2380      	movs	r3, #128	; 0x80
 8003cd0:	005b      	lsls	r3, r3, #1
 8003cd2:	4013      	ands	r3, r2
 8003cd4:	d0f0      	beq.n	8003cb8 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	2b01      	cmp	r3, #1
 8003cdc:	d10e      	bne.n	8003cfc <HAL_RCC_OscConfig+0x33c>
 8003cde:	4b03      	ldr	r3, [pc, #12]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003ce0:	6a1a      	ldr	r2, [r3, #32]
 8003ce2:	4b02      	ldr	r3, [pc, #8]	; (8003cec <HAL_RCC_OscConfig+0x32c>)
 8003ce4:	2101      	movs	r1, #1
 8003ce6:	430a      	orrs	r2, r1
 8003ce8:	621a      	str	r2, [r3, #32]
 8003cea:	e035      	b.n	8003d58 <HAL_RCC_OscConfig+0x398>
 8003cec:	40021000 	.word	0x40021000
 8003cf0:	fffeffff 	.word	0xfffeffff
 8003cf4:	fffbffff 	.word	0xfffbffff
 8003cf8:	40007000 	.word	0x40007000
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d10c      	bne.n	8003d1e <HAL_RCC_OscConfig+0x35e>
 8003d04:	4bb6      	ldr	r3, [pc, #728]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003d06:	6a1a      	ldr	r2, [r3, #32]
 8003d08:	4bb5      	ldr	r3, [pc, #724]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003d0a:	2101      	movs	r1, #1
 8003d0c:	438a      	bics	r2, r1
 8003d0e:	621a      	str	r2, [r3, #32]
 8003d10:	4bb3      	ldr	r3, [pc, #716]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003d12:	6a1a      	ldr	r2, [r3, #32]
 8003d14:	4bb2      	ldr	r3, [pc, #712]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003d16:	2104      	movs	r1, #4
 8003d18:	438a      	bics	r2, r1
 8003d1a:	621a      	str	r2, [r3, #32]
 8003d1c:	e01c      	b.n	8003d58 <HAL_RCC_OscConfig+0x398>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	689b      	ldr	r3, [r3, #8]
 8003d22:	2b05      	cmp	r3, #5
 8003d24:	d10c      	bne.n	8003d40 <HAL_RCC_OscConfig+0x380>
 8003d26:	4bae      	ldr	r3, [pc, #696]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003d28:	6a1a      	ldr	r2, [r3, #32]
 8003d2a:	4bad      	ldr	r3, [pc, #692]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003d2c:	2104      	movs	r1, #4
 8003d2e:	430a      	orrs	r2, r1
 8003d30:	621a      	str	r2, [r3, #32]
 8003d32:	4bab      	ldr	r3, [pc, #684]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003d34:	6a1a      	ldr	r2, [r3, #32]
 8003d36:	4baa      	ldr	r3, [pc, #680]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003d38:	2101      	movs	r1, #1
 8003d3a:	430a      	orrs	r2, r1
 8003d3c:	621a      	str	r2, [r3, #32]
 8003d3e:	e00b      	b.n	8003d58 <HAL_RCC_OscConfig+0x398>
 8003d40:	4ba7      	ldr	r3, [pc, #668]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003d42:	6a1a      	ldr	r2, [r3, #32]
 8003d44:	4ba6      	ldr	r3, [pc, #664]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003d46:	2101      	movs	r1, #1
 8003d48:	438a      	bics	r2, r1
 8003d4a:	621a      	str	r2, [r3, #32]
 8003d4c:	4ba4      	ldr	r3, [pc, #656]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003d4e:	6a1a      	ldr	r2, [r3, #32]
 8003d50:	4ba3      	ldr	r3, [pc, #652]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003d52:	2104      	movs	r1, #4
 8003d54:	438a      	bics	r2, r1
 8003d56:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d014      	beq.n	8003d8a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d60:	f7fd ff7c 	bl	8001c5c <HAL_GetTick>
 8003d64:	0003      	movs	r3, r0
 8003d66:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d68:	e009      	b.n	8003d7e <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d6a:	f7fd ff77 	bl	8001c5c <HAL_GetTick>
 8003d6e:	0002      	movs	r2, r0
 8003d70:	69bb      	ldr	r3, [r7, #24]
 8003d72:	1ad3      	subs	r3, r2, r3
 8003d74:	4a9b      	ldr	r2, [pc, #620]	; (8003fe4 <HAL_RCC_OscConfig+0x624>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d901      	bls.n	8003d7e <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e12b      	b.n	8003fd6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d7e:	4b98      	ldr	r3, [pc, #608]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003d80:	6a1b      	ldr	r3, [r3, #32]
 8003d82:	2202      	movs	r2, #2
 8003d84:	4013      	ands	r3, r2
 8003d86:	d0f0      	beq.n	8003d6a <HAL_RCC_OscConfig+0x3aa>
 8003d88:	e013      	b.n	8003db2 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d8a:	f7fd ff67 	bl	8001c5c <HAL_GetTick>
 8003d8e:	0003      	movs	r3, r0
 8003d90:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d92:	e009      	b.n	8003da8 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d94:	f7fd ff62 	bl	8001c5c <HAL_GetTick>
 8003d98:	0002      	movs	r2, r0
 8003d9a:	69bb      	ldr	r3, [r7, #24]
 8003d9c:	1ad3      	subs	r3, r2, r3
 8003d9e:	4a91      	ldr	r2, [pc, #580]	; (8003fe4 <HAL_RCC_OscConfig+0x624>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d901      	bls.n	8003da8 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8003da4:	2303      	movs	r3, #3
 8003da6:	e116      	b.n	8003fd6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003da8:	4b8d      	ldr	r3, [pc, #564]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003daa:	6a1b      	ldr	r3, [r3, #32]
 8003dac:	2202      	movs	r2, #2
 8003dae:	4013      	ands	r3, r2
 8003db0:	d1f0      	bne.n	8003d94 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003db2:	231f      	movs	r3, #31
 8003db4:	18fb      	adds	r3, r7, r3
 8003db6:	781b      	ldrb	r3, [r3, #0]
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	d105      	bne.n	8003dc8 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003dbc:	4b88      	ldr	r3, [pc, #544]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003dbe:	69da      	ldr	r2, [r3, #28]
 8003dc0:	4b87      	ldr	r3, [pc, #540]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003dc2:	4989      	ldr	r1, [pc, #548]	; (8003fe8 <HAL_RCC_OscConfig+0x628>)
 8003dc4:	400a      	ands	r2, r1
 8003dc6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	2210      	movs	r2, #16
 8003dce:	4013      	ands	r3, r2
 8003dd0:	d063      	beq.n	8003e9a <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	695b      	ldr	r3, [r3, #20]
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d12a      	bne.n	8003e30 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003dda:	4b81      	ldr	r3, [pc, #516]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003ddc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003dde:	4b80      	ldr	r3, [pc, #512]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003de0:	2104      	movs	r1, #4
 8003de2:	430a      	orrs	r2, r1
 8003de4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8003de6:	4b7e      	ldr	r3, [pc, #504]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003de8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003dea:	4b7d      	ldr	r3, [pc, #500]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003dec:	2101      	movs	r1, #1
 8003dee:	430a      	orrs	r2, r1
 8003df0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003df2:	f7fd ff33 	bl	8001c5c <HAL_GetTick>
 8003df6:	0003      	movs	r3, r0
 8003df8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003dfa:	e008      	b.n	8003e0e <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003dfc:	f7fd ff2e 	bl	8001c5c <HAL_GetTick>
 8003e00:	0002      	movs	r2, r0
 8003e02:	69bb      	ldr	r3, [r7, #24]
 8003e04:	1ad3      	subs	r3, r2, r3
 8003e06:	2b02      	cmp	r3, #2
 8003e08:	d901      	bls.n	8003e0e <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8003e0a:	2303      	movs	r3, #3
 8003e0c:	e0e3      	b.n	8003fd6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003e0e:	4b74      	ldr	r3, [pc, #464]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003e10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e12:	2202      	movs	r2, #2
 8003e14:	4013      	ands	r3, r2
 8003e16:	d0f1      	beq.n	8003dfc <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003e18:	4b71      	ldr	r3, [pc, #452]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003e1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e1c:	22f8      	movs	r2, #248	; 0xf8
 8003e1e:	4393      	bics	r3, r2
 8003e20:	0019      	movs	r1, r3
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	699b      	ldr	r3, [r3, #24]
 8003e26:	00da      	lsls	r2, r3, #3
 8003e28:	4b6d      	ldr	r3, [pc, #436]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003e2a:	430a      	orrs	r2, r1
 8003e2c:	635a      	str	r2, [r3, #52]	; 0x34
 8003e2e:	e034      	b.n	8003e9a <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	695b      	ldr	r3, [r3, #20]
 8003e34:	3305      	adds	r3, #5
 8003e36:	d111      	bne.n	8003e5c <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8003e38:	4b69      	ldr	r3, [pc, #420]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003e3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e3c:	4b68      	ldr	r3, [pc, #416]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003e3e:	2104      	movs	r1, #4
 8003e40:	438a      	bics	r2, r1
 8003e42:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003e44:	4b66      	ldr	r3, [pc, #408]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003e46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e48:	22f8      	movs	r2, #248	; 0xf8
 8003e4a:	4393      	bics	r3, r2
 8003e4c:	0019      	movs	r1, r3
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	699b      	ldr	r3, [r3, #24]
 8003e52:	00da      	lsls	r2, r3, #3
 8003e54:	4b62      	ldr	r3, [pc, #392]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003e56:	430a      	orrs	r2, r1
 8003e58:	635a      	str	r2, [r3, #52]	; 0x34
 8003e5a:	e01e      	b.n	8003e9a <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003e5c:	4b60      	ldr	r3, [pc, #384]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003e5e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e60:	4b5f      	ldr	r3, [pc, #380]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003e62:	2104      	movs	r1, #4
 8003e64:	430a      	orrs	r2, r1
 8003e66:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8003e68:	4b5d      	ldr	r3, [pc, #372]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003e6a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e6c:	4b5c      	ldr	r3, [pc, #368]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003e6e:	2101      	movs	r1, #1
 8003e70:	438a      	bics	r2, r1
 8003e72:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e74:	f7fd fef2 	bl	8001c5c <HAL_GetTick>
 8003e78:	0003      	movs	r3, r0
 8003e7a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003e7c:	e008      	b.n	8003e90 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003e7e:	f7fd feed 	bl	8001c5c <HAL_GetTick>
 8003e82:	0002      	movs	r2, r0
 8003e84:	69bb      	ldr	r3, [r7, #24]
 8003e86:	1ad3      	subs	r3, r2, r3
 8003e88:	2b02      	cmp	r3, #2
 8003e8a:	d901      	bls.n	8003e90 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8003e8c:	2303      	movs	r3, #3
 8003e8e:	e0a2      	b.n	8003fd6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003e90:	4b53      	ldr	r3, [pc, #332]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003e92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e94:	2202      	movs	r2, #2
 8003e96:	4013      	ands	r3, r2
 8003e98:	d1f1      	bne.n	8003e7e <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6a1b      	ldr	r3, [r3, #32]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d100      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x4e4>
 8003ea2:	e097      	b.n	8003fd4 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ea4:	4b4e      	ldr	r3, [pc, #312]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	220c      	movs	r2, #12
 8003eaa:	4013      	ands	r3, r2
 8003eac:	2b08      	cmp	r3, #8
 8003eae:	d100      	bne.n	8003eb2 <HAL_RCC_OscConfig+0x4f2>
 8003eb0:	e06b      	b.n	8003f8a <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6a1b      	ldr	r3, [r3, #32]
 8003eb6:	2b02      	cmp	r3, #2
 8003eb8:	d14c      	bne.n	8003f54 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003eba:	4b49      	ldr	r3, [pc, #292]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	4b48      	ldr	r3, [pc, #288]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003ec0:	494a      	ldr	r1, [pc, #296]	; (8003fec <HAL_RCC_OscConfig+0x62c>)
 8003ec2:	400a      	ands	r2, r1
 8003ec4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ec6:	f7fd fec9 	bl	8001c5c <HAL_GetTick>
 8003eca:	0003      	movs	r3, r0
 8003ecc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ece:	e008      	b.n	8003ee2 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ed0:	f7fd fec4 	bl	8001c5c <HAL_GetTick>
 8003ed4:	0002      	movs	r2, r0
 8003ed6:	69bb      	ldr	r3, [r7, #24]
 8003ed8:	1ad3      	subs	r3, r2, r3
 8003eda:	2b02      	cmp	r3, #2
 8003edc:	d901      	bls.n	8003ee2 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8003ede:	2303      	movs	r3, #3
 8003ee0:	e079      	b.n	8003fd6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ee2:	4b3f      	ldr	r3, [pc, #252]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003ee4:	681a      	ldr	r2, [r3, #0]
 8003ee6:	2380      	movs	r3, #128	; 0x80
 8003ee8:	049b      	lsls	r3, r3, #18
 8003eea:	4013      	ands	r3, r2
 8003eec:	d1f0      	bne.n	8003ed0 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003eee:	4b3c      	ldr	r3, [pc, #240]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003ef0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ef2:	220f      	movs	r2, #15
 8003ef4:	4393      	bics	r3, r2
 8003ef6:	0019      	movs	r1, r3
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003efc:	4b38      	ldr	r3, [pc, #224]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003efe:	430a      	orrs	r2, r1
 8003f00:	62da      	str	r2, [r3, #44]	; 0x2c
 8003f02:	4b37      	ldr	r3, [pc, #220]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	4a3a      	ldr	r2, [pc, #232]	; (8003ff0 <HAL_RCC_OscConfig+0x630>)
 8003f08:	4013      	ands	r3, r2
 8003f0a:	0019      	movs	r1, r3
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f14:	431a      	orrs	r2, r3
 8003f16:	4b32      	ldr	r3, [pc, #200]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003f18:	430a      	orrs	r2, r1
 8003f1a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f1c:	4b30      	ldr	r3, [pc, #192]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003f1e:	681a      	ldr	r2, [r3, #0]
 8003f20:	4b2f      	ldr	r3, [pc, #188]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003f22:	2180      	movs	r1, #128	; 0x80
 8003f24:	0449      	lsls	r1, r1, #17
 8003f26:	430a      	orrs	r2, r1
 8003f28:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f2a:	f7fd fe97 	bl	8001c5c <HAL_GetTick>
 8003f2e:	0003      	movs	r3, r0
 8003f30:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f32:	e008      	b.n	8003f46 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f34:	f7fd fe92 	bl	8001c5c <HAL_GetTick>
 8003f38:	0002      	movs	r2, r0
 8003f3a:	69bb      	ldr	r3, [r7, #24]
 8003f3c:	1ad3      	subs	r3, r2, r3
 8003f3e:	2b02      	cmp	r3, #2
 8003f40:	d901      	bls.n	8003f46 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8003f42:	2303      	movs	r3, #3
 8003f44:	e047      	b.n	8003fd6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f46:	4b26      	ldr	r3, [pc, #152]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	2380      	movs	r3, #128	; 0x80
 8003f4c:	049b      	lsls	r3, r3, #18
 8003f4e:	4013      	ands	r3, r2
 8003f50:	d0f0      	beq.n	8003f34 <HAL_RCC_OscConfig+0x574>
 8003f52:	e03f      	b.n	8003fd4 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f54:	4b22      	ldr	r3, [pc, #136]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	4b21      	ldr	r3, [pc, #132]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003f5a:	4924      	ldr	r1, [pc, #144]	; (8003fec <HAL_RCC_OscConfig+0x62c>)
 8003f5c:	400a      	ands	r2, r1
 8003f5e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f60:	f7fd fe7c 	bl	8001c5c <HAL_GetTick>
 8003f64:	0003      	movs	r3, r0
 8003f66:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f68:	e008      	b.n	8003f7c <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f6a:	f7fd fe77 	bl	8001c5c <HAL_GetTick>
 8003f6e:	0002      	movs	r2, r0
 8003f70:	69bb      	ldr	r3, [r7, #24]
 8003f72:	1ad3      	subs	r3, r2, r3
 8003f74:	2b02      	cmp	r3, #2
 8003f76:	d901      	bls.n	8003f7c <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8003f78:	2303      	movs	r3, #3
 8003f7a:	e02c      	b.n	8003fd6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f7c:	4b18      	ldr	r3, [pc, #96]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003f7e:	681a      	ldr	r2, [r3, #0]
 8003f80:	2380      	movs	r3, #128	; 0x80
 8003f82:	049b      	lsls	r3, r3, #18
 8003f84:	4013      	ands	r3, r2
 8003f86:	d1f0      	bne.n	8003f6a <HAL_RCC_OscConfig+0x5aa>
 8003f88:	e024      	b.n	8003fd4 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6a1b      	ldr	r3, [r3, #32]
 8003f8e:	2b01      	cmp	r3, #1
 8003f90:	d101      	bne.n	8003f96 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8003f92:	2301      	movs	r3, #1
 8003f94:	e01f      	b.n	8003fd6 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8003f96:	4b12      	ldr	r3, [pc, #72]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8003f9c:	4b10      	ldr	r3, [pc, #64]	; (8003fe0 <HAL_RCC_OscConfig+0x620>)
 8003f9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fa0:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fa2:	697a      	ldr	r2, [r7, #20]
 8003fa4:	2380      	movs	r3, #128	; 0x80
 8003fa6:	025b      	lsls	r3, r3, #9
 8003fa8:	401a      	ands	r2, r3
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fae:	429a      	cmp	r2, r3
 8003fb0:	d10e      	bne.n	8003fd0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	220f      	movs	r2, #15
 8003fb6:	401a      	ands	r2, r3
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d107      	bne.n	8003fd0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8003fc0:	697a      	ldr	r2, [r7, #20]
 8003fc2:	23f0      	movs	r3, #240	; 0xf0
 8003fc4:	039b      	lsls	r3, r3, #14
 8003fc6:	401a      	ands	r2, r3
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d001      	beq.n	8003fd4 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	e000      	b.n	8003fd6 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8003fd4:	2300      	movs	r3, #0
}
 8003fd6:	0018      	movs	r0, r3
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	b008      	add	sp, #32
 8003fdc:	bd80      	pop	{r7, pc}
 8003fde:	46c0      	nop			; (mov r8, r8)
 8003fe0:	40021000 	.word	0x40021000
 8003fe4:	00001388 	.word	0x00001388
 8003fe8:	efffffff 	.word	0xefffffff
 8003fec:	feffffff 	.word	0xfeffffff
 8003ff0:	ffc2ffff 	.word	0xffc2ffff

08003ff4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b084      	sub	sp, #16
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d101      	bne.n	8004008 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004004:	2301      	movs	r3, #1
 8004006:	e0b3      	b.n	8004170 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004008:	4b5b      	ldr	r3, [pc, #364]	; (8004178 <HAL_RCC_ClockConfig+0x184>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	2201      	movs	r2, #1
 800400e:	4013      	ands	r3, r2
 8004010:	683a      	ldr	r2, [r7, #0]
 8004012:	429a      	cmp	r2, r3
 8004014:	d911      	bls.n	800403a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004016:	4b58      	ldr	r3, [pc, #352]	; (8004178 <HAL_RCC_ClockConfig+0x184>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	2201      	movs	r2, #1
 800401c:	4393      	bics	r3, r2
 800401e:	0019      	movs	r1, r3
 8004020:	4b55      	ldr	r3, [pc, #340]	; (8004178 <HAL_RCC_ClockConfig+0x184>)
 8004022:	683a      	ldr	r2, [r7, #0]
 8004024:	430a      	orrs	r2, r1
 8004026:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004028:	4b53      	ldr	r3, [pc, #332]	; (8004178 <HAL_RCC_ClockConfig+0x184>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	2201      	movs	r2, #1
 800402e:	4013      	ands	r3, r2
 8004030:	683a      	ldr	r2, [r7, #0]
 8004032:	429a      	cmp	r2, r3
 8004034:	d001      	beq.n	800403a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	e09a      	b.n	8004170 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	2202      	movs	r2, #2
 8004040:	4013      	ands	r3, r2
 8004042:	d015      	beq.n	8004070 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	2204      	movs	r2, #4
 800404a:	4013      	ands	r3, r2
 800404c:	d006      	beq.n	800405c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800404e:	4b4b      	ldr	r3, [pc, #300]	; (800417c <HAL_RCC_ClockConfig+0x188>)
 8004050:	685a      	ldr	r2, [r3, #4]
 8004052:	4b4a      	ldr	r3, [pc, #296]	; (800417c <HAL_RCC_ClockConfig+0x188>)
 8004054:	21e0      	movs	r1, #224	; 0xe0
 8004056:	00c9      	lsls	r1, r1, #3
 8004058:	430a      	orrs	r2, r1
 800405a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800405c:	4b47      	ldr	r3, [pc, #284]	; (800417c <HAL_RCC_ClockConfig+0x188>)
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	22f0      	movs	r2, #240	; 0xf0
 8004062:	4393      	bics	r3, r2
 8004064:	0019      	movs	r1, r3
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	689a      	ldr	r2, [r3, #8]
 800406a:	4b44      	ldr	r3, [pc, #272]	; (800417c <HAL_RCC_ClockConfig+0x188>)
 800406c:	430a      	orrs	r2, r1
 800406e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	2201      	movs	r2, #1
 8004076:	4013      	ands	r3, r2
 8004078:	d040      	beq.n	80040fc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	2b01      	cmp	r3, #1
 8004080:	d107      	bne.n	8004092 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004082:	4b3e      	ldr	r3, [pc, #248]	; (800417c <HAL_RCC_ClockConfig+0x188>)
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	2380      	movs	r3, #128	; 0x80
 8004088:	029b      	lsls	r3, r3, #10
 800408a:	4013      	ands	r3, r2
 800408c:	d114      	bne.n	80040b8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	e06e      	b.n	8004170 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	2b02      	cmp	r3, #2
 8004098:	d107      	bne.n	80040aa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800409a:	4b38      	ldr	r3, [pc, #224]	; (800417c <HAL_RCC_ClockConfig+0x188>)
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	2380      	movs	r3, #128	; 0x80
 80040a0:	049b      	lsls	r3, r3, #18
 80040a2:	4013      	ands	r3, r2
 80040a4:	d108      	bne.n	80040b8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e062      	b.n	8004170 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040aa:	4b34      	ldr	r3, [pc, #208]	; (800417c <HAL_RCC_ClockConfig+0x188>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	2202      	movs	r2, #2
 80040b0:	4013      	ands	r3, r2
 80040b2:	d101      	bne.n	80040b8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	e05b      	b.n	8004170 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80040b8:	4b30      	ldr	r3, [pc, #192]	; (800417c <HAL_RCC_ClockConfig+0x188>)
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	2203      	movs	r2, #3
 80040be:	4393      	bics	r3, r2
 80040c0:	0019      	movs	r1, r3
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	685a      	ldr	r2, [r3, #4]
 80040c6:	4b2d      	ldr	r3, [pc, #180]	; (800417c <HAL_RCC_ClockConfig+0x188>)
 80040c8:	430a      	orrs	r2, r1
 80040ca:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80040cc:	f7fd fdc6 	bl	8001c5c <HAL_GetTick>
 80040d0:	0003      	movs	r3, r0
 80040d2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040d4:	e009      	b.n	80040ea <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040d6:	f7fd fdc1 	bl	8001c5c <HAL_GetTick>
 80040da:	0002      	movs	r2, r0
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	1ad3      	subs	r3, r2, r3
 80040e0:	4a27      	ldr	r2, [pc, #156]	; (8004180 <HAL_RCC_ClockConfig+0x18c>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d901      	bls.n	80040ea <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80040e6:	2303      	movs	r3, #3
 80040e8:	e042      	b.n	8004170 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040ea:	4b24      	ldr	r3, [pc, #144]	; (800417c <HAL_RCC_ClockConfig+0x188>)
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	220c      	movs	r2, #12
 80040f0:	401a      	ands	r2, r3
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	009b      	lsls	r3, r3, #2
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d1ec      	bne.n	80040d6 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80040fc:	4b1e      	ldr	r3, [pc, #120]	; (8004178 <HAL_RCC_ClockConfig+0x184>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	2201      	movs	r2, #1
 8004102:	4013      	ands	r3, r2
 8004104:	683a      	ldr	r2, [r7, #0]
 8004106:	429a      	cmp	r2, r3
 8004108:	d211      	bcs.n	800412e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800410a:	4b1b      	ldr	r3, [pc, #108]	; (8004178 <HAL_RCC_ClockConfig+0x184>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	2201      	movs	r2, #1
 8004110:	4393      	bics	r3, r2
 8004112:	0019      	movs	r1, r3
 8004114:	4b18      	ldr	r3, [pc, #96]	; (8004178 <HAL_RCC_ClockConfig+0x184>)
 8004116:	683a      	ldr	r2, [r7, #0]
 8004118:	430a      	orrs	r2, r1
 800411a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800411c:	4b16      	ldr	r3, [pc, #88]	; (8004178 <HAL_RCC_ClockConfig+0x184>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	2201      	movs	r2, #1
 8004122:	4013      	ands	r3, r2
 8004124:	683a      	ldr	r2, [r7, #0]
 8004126:	429a      	cmp	r2, r3
 8004128:	d001      	beq.n	800412e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	e020      	b.n	8004170 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	2204      	movs	r2, #4
 8004134:	4013      	ands	r3, r2
 8004136:	d009      	beq.n	800414c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004138:	4b10      	ldr	r3, [pc, #64]	; (800417c <HAL_RCC_ClockConfig+0x188>)
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	4a11      	ldr	r2, [pc, #68]	; (8004184 <HAL_RCC_ClockConfig+0x190>)
 800413e:	4013      	ands	r3, r2
 8004140:	0019      	movs	r1, r3
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	68da      	ldr	r2, [r3, #12]
 8004146:	4b0d      	ldr	r3, [pc, #52]	; (800417c <HAL_RCC_ClockConfig+0x188>)
 8004148:	430a      	orrs	r2, r1
 800414a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800414c:	f000 f820 	bl	8004190 <HAL_RCC_GetSysClockFreq>
 8004150:	0001      	movs	r1, r0
 8004152:	4b0a      	ldr	r3, [pc, #40]	; (800417c <HAL_RCC_ClockConfig+0x188>)
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	091b      	lsrs	r3, r3, #4
 8004158:	220f      	movs	r2, #15
 800415a:	4013      	ands	r3, r2
 800415c:	4a0a      	ldr	r2, [pc, #40]	; (8004188 <HAL_RCC_ClockConfig+0x194>)
 800415e:	5cd3      	ldrb	r3, [r2, r3]
 8004160:	000a      	movs	r2, r1
 8004162:	40da      	lsrs	r2, r3
 8004164:	4b09      	ldr	r3, [pc, #36]	; (800418c <HAL_RCC_ClockConfig+0x198>)
 8004166:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004168:	2003      	movs	r0, #3
 800416a:	f7fd fd31 	bl	8001bd0 <HAL_InitTick>
  
  return HAL_OK;
 800416e:	2300      	movs	r3, #0
}
 8004170:	0018      	movs	r0, r3
 8004172:	46bd      	mov	sp, r7
 8004174:	b004      	add	sp, #16
 8004176:	bd80      	pop	{r7, pc}
 8004178:	40022000 	.word	0x40022000
 800417c:	40021000 	.word	0x40021000
 8004180:	00001388 	.word	0x00001388
 8004184:	fffff8ff 	.word	0xfffff8ff
 8004188:	08006e9c 	.word	0x08006e9c
 800418c:	20000024 	.word	0x20000024

08004190 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004190:	b590      	push	{r4, r7, lr}
 8004192:	b08f      	sub	sp, #60	; 0x3c
 8004194:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8004196:	2314      	movs	r3, #20
 8004198:	18fb      	adds	r3, r7, r3
 800419a:	4a2b      	ldr	r2, [pc, #172]	; (8004248 <HAL_RCC_GetSysClockFreq+0xb8>)
 800419c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800419e:	c313      	stmia	r3!, {r0, r1, r4}
 80041a0:	6812      	ldr	r2, [r2, #0]
 80041a2:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80041a4:	1d3b      	adds	r3, r7, #4
 80041a6:	4a29      	ldr	r2, [pc, #164]	; (800424c <HAL_RCC_GetSysClockFreq+0xbc>)
 80041a8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80041aa:	c313      	stmia	r3!, {r0, r1, r4}
 80041ac:	6812      	ldr	r2, [r2, #0]
 80041ae:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80041b0:	2300      	movs	r3, #0
 80041b2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80041b4:	2300      	movs	r3, #0
 80041b6:	62bb      	str	r3, [r7, #40]	; 0x28
 80041b8:	2300      	movs	r3, #0
 80041ba:	637b      	str	r3, [r7, #52]	; 0x34
 80041bc:	2300      	movs	r3, #0
 80041be:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80041c0:	2300      	movs	r3, #0
 80041c2:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80041c4:	4b22      	ldr	r3, [pc, #136]	; (8004250 <HAL_RCC_GetSysClockFreq+0xc0>)
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80041ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041cc:	220c      	movs	r2, #12
 80041ce:	4013      	ands	r3, r2
 80041d0:	2b04      	cmp	r3, #4
 80041d2:	d002      	beq.n	80041da <HAL_RCC_GetSysClockFreq+0x4a>
 80041d4:	2b08      	cmp	r3, #8
 80041d6:	d003      	beq.n	80041e0 <HAL_RCC_GetSysClockFreq+0x50>
 80041d8:	e02d      	b.n	8004236 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80041da:	4b1e      	ldr	r3, [pc, #120]	; (8004254 <HAL_RCC_GetSysClockFreq+0xc4>)
 80041dc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80041de:	e02d      	b.n	800423c <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80041e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041e2:	0c9b      	lsrs	r3, r3, #18
 80041e4:	220f      	movs	r2, #15
 80041e6:	4013      	ands	r3, r2
 80041e8:	2214      	movs	r2, #20
 80041ea:	18ba      	adds	r2, r7, r2
 80041ec:	5cd3      	ldrb	r3, [r2, r3]
 80041ee:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80041f0:	4b17      	ldr	r3, [pc, #92]	; (8004250 <HAL_RCC_GetSysClockFreq+0xc0>)
 80041f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041f4:	220f      	movs	r2, #15
 80041f6:	4013      	ands	r3, r2
 80041f8:	1d3a      	adds	r2, r7, #4
 80041fa:	5cd3      	ldrb	r3, [r2, r3]
 80041fc:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80041fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004200:	2380      	movs	r3, #128	; 0x80
 8004202:	025b      	lsls	r3, r3, #9
 8004204:	4013      	ands	r3, r2
 8004206:	d009      	beq.n	800421c <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004208:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800420a:	4812      	ldr	r0, [pc, #72]	; (8004254 <HAL_RCC_GetSysClockFreq+0xc4>)
 800420c:	f7fb ff7c 	bl	8000108 <__udivsi3>
 8004210:	0003      	movs	r3, r0
 8004212:	001a      	movs	r2, r3
 8004214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004216:	4353      	muls	r3, r2
 8004218:	637b      	str	r3, [r7, #52]	; 0x34
 800421a:	e009      	b.n	8004230 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800421c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800421e:	000a      	movs	r2, r1
 8004220:	0152      	lsls	r2, r2, #5
 8004222:	1a52      	subs	r2, r2, r1
 8004224:	0193      	lsls	r3, r2, #6
 8004226:	1a9b      	subs	r3, r3, r2
 8004228:	00db      	lsls	r3, r3, #3
 800422a:	185b      	adds	r3, r3, r1
 800422c:	021b      	lsls	r3, r3, #8
 800422e:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8004230:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004232:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004234:	e002      	b.n	800423c <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004236:	4b07      	ldr	r3, [pc, #28]	; (8004254 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004238:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800423a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800423c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800423e:	0018      	movs	r0, r3
 8004240:	46bd      	mov	sp, r7
 8004242:	b00f      	add	sp, #60	; 0x3c
 8004244:	bd90      	pop	{r4, r7, pc}
 8004246:	46c0      	nop			; (mov r8, r8)
 8004248:	08006d2c 	.word	0x08006d2c
 800424c:	08006d3c 	.word	0x08006d3c
 8004250:	40021000 	.word	0x40021000
 8004254:	007a1200 	.word	0x007a1200

08004258 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800425c:	4b02      	ldr	r3, [pc, #8]	; (8004268 <HAL_RCC_GetHCLKFreq+0x10>)
 800425e:	681b      	ldr	r3, [r3, #0]
}
 8004260:	0018      	movs	r0, r3
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}
 8004266:	46c0      	nop			; (mov r8, r8)
 8004268:	20000024 	.word	0x20000024

0800426c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8004270:	f7ff fff2 	bl	8004258 <HAL_RCC_GetHCLKFreq>
 8004274:	0001      	movs	r1, r0
 8004276:	4b06      	ldr	r3, [pc, #24]	; (8004290 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	0a1b      	lsrs	r3, r3, #8
 800427c:	2207      	movs	r2, #7
 800427e:	4013      	ands	r3, r2
 8004280:	4a04      	ldr	r2, [pc, #16]	; (8004294 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004282:	5cd3      	ldrb	r3, [r2, r3]
 8004284:	40d9      	lsrs	r1, r3
 8004286:	000b      	movs	r3, r1
}    
 8004288:	0018      	movs	r0, r3
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}
 800428e:	46c0      	nop			; (mov r8, r8)
 8004290:	40021000 	.word	0x40021000
 8004294:	08006eac 	.word	0x08006eac

08004298 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b086      	sub	sp, #24
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80042a0:	2300      	movs	r3, #0
 80042a2:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80042a4:	2300      	movs	r3, #0
 80042a6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	2380      	movs	r3, #128	; 0x80
 80042ae:	025b      	lsls	r3, r3, #9
 80042b0:	4013      	ands	r3, r2
 80042b2:	d100      	bne.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80042b4:	e08e      	b.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80042b6:	2017      	movs	r0, #23
 80042b8:	183b      	adds	r3, r7, r0
 80042ba:	2200      	movs	r2, #0
 80042bc:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042be:	4b5f      	ldr	r3, [pc, #380]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80042c0:	69da      	ldr	r2, [r3, #28]
 80042c2:	2380      	movs	r3, #128	; 0x80
 80042c4:	055b      	lsls	r3, r3, #21
 80042c6:	4013      	ands	r3, r2
 80042c8:	d110      	bne.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80042ca:	4b5c      	ldr	r3, [pc, #368]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80042cc:	69da      	ldr	r2, [r3, #28]
 80042ce:	4b5b      	ldr	r3, [pc, #364]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80042d0:	2180      	movs	r1, #128	; 0x80
 80042d2:	0549      	lsls	r1, r1, #21
 80042d4:	430a      	orrs	r2, r1
 80042d6:	61da      	str	r2, [r3, #28]
 80042d8:	4b58      	ldr	r3, [pc, #352]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80042da:	69da      	ldr	r2, [r3, #28]
 80042dc:	2380      	movs	r3, #128	; 0x80
 80042de:	055b      	lsls	r3, r3, #21
 80042e0:	4013      	ands	r3, r2
 80042e2:	60bb      	str	r3, [r7, #8]
 80042e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042e6:	183b      	adds	r3, r7, r0
 80042e8:	2201      	movs	r2, #1
 80042ea:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042ec:	4b54      	ldr	r3, [pc, #336]	; (8004440 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	2380      	movs	r3, #128	; 0x80
 80042f2:	005b      	lsls	r3, r3, #1
 80042f4:	4013      	ands	r3, r2
 80042f6:	d11a      	bne.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042f8:	4b51      	ldr	r3, [pc, #324]	; (8004440 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80042fa:	681a      	ldr	r2, [r3, #0]
 80042fc:	4b50      	ldr	r3, [pc, #320]	; (8004440 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80042fe:	2180      	movs	r1, #128	; 0x80
 8004300:	0049      	lsls	r1, r1, #1
 8004302:	430a      	orrs	r2, r1
 8004304:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004306:	f7fd fca9 	bl	8001c5c <HAL_GetTick>
 800430a:	0003      	movs	r3, r0
 800430c:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800430e:	e008      	b.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004310:	f7fd fca4 	bl	8001c5c <HAL_GetTick>
 8004314:	0002      	movs	r2, r0
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	1ad3      	subs	r3, r2, r3
 800431a:	2b64      	cmp	r3, #100	; 0x64
 800431c:	d901      	bls.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800431e:	2303      	movs	r3, #3
 8004320:	e087      	b.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004322:	4b47      	ldr	r3, [pc, #284]	; (8004440 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	2380      	movs	r3, #128	; 0x80
 8004328:	005b      	lsls	r3, r3, #1
 800432a:	4013      	ands	r3, r2
 800432c:	d0f0      	beq.n	8004310 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800432e:	4b43      	ldr	r3, [pc, #268]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004330:	6a1a      	ldr	r2, [r3, #32]
 8004332:	23c0      	movs	r3, #192	; 0xc0
 8004334:	009b      	lsls	r3, r3, #2
 8004336:	4013      	ands	r3, r2
 8004338:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d034      	beq.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0x112>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	685a      	ldr	r2, [r3, #4]
 8004344:	23c0      	movs	r3, #192	; 0xc0
 8004346:	009b      	lsls	r3, r3, #2
 8004348:	4013      	ands	r3, r2
 800434a:	68fa      	ldr	r2, [r7, #12]
 800434c:	429a      	cmp	r2, r3
 800434e:	d02c      	beq.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004350:	4b3a      	ldr	r3, [pc, #232]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004352:	6a1b      	ldr	r3, [r3, #32]
 8004354:	4a3b      	ldr	r2, [pc, #236]	; (8004444 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004356:	4013      	ands	r3, r2
 8004358:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800435a:	4b38      	ldr	r3, [pc, #224]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800435c:	6a1a      	ldr	r2, [r3, #32]
 800435e:	4b37      	ldr	r3, [pc, #220]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004360:	2180      	movs	r1, #128	; 0x80
 8004362:	0249      	lsls	r1, r1, #9
 8004364:	430a      	orrs	r2, r1
 8004366:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004368:	4b34      	ldr	r3, [pc, #208]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800436a:	6a1a      	ldr	r2, [r3, #32]
 800436c:	4b33      	ldr	r3, [pc, #204]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800436e:	4936      	ldr	r1, [pc, #216]	; (8004448 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004370:	400a      	ands	r2, r1
 8004372:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004374:	4b31      	ldr	r3, [pc, #196]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004376:	68fa      	ldr	r2, [r7, #12]
 8004378:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	2201      	movs	r2, #1
 800437e:	4013      	ands	r3, r2
 8004380:	d013      	beq.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004382:	f7fd fc6b 	bl	8001c5c <HAL_GetTick>
 8004386:	0003      	movs	r3, r0
 8004388:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800438a:	e009      	b.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800438c:	f7fd fc66 	bl	8001c5c <HAL_GetTick>
 8004390:	0002      	movs	r2, r0
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	1ad3      	subs	r3, r2, r3
 8004396:	4a2d      	ldr	r2, [pc, #180]	; (800444c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d901      	bls.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 800439c:	2303      	movs	r3, #3
 800439e:	e048      	b.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043a0:	4b26      	ldr	r3, [pc, #152]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80043a2:	6a1b      	ldr	r3, [r3, #32]
 80043a4:	2202      	movs	r2, #2
 80043a6:	4013      	ands	r3, r2
 80043a8:	d0f0      	beq.n	800438c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043aa:	4b24      	ldr	r3, [pc, #144]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80043ac:	6a1b      	ldr	r3, [r3, #32]
 80043ae:	4a25      	ldr	r2, [pc, #148]	; (8004444 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80043b0:	4013      	ands	r3, r2
 80043b2:	0019      	movs	r1, r3
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	685a      	ldr	r2, [r3, #4]
 80043b8:	4b20      	ldr	r3, [pc, #128]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80043ba:	430a      	orrs	r2, r1
 80043bc:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80043be:	2317      	movs	r3, #23
 80043c0:	18fb      	adds	r3, r7, r3
 80043c2:	781b      	ldrb	r3, [r3, #0]
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d105      	bne.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043c8:	4b1c      	ldr	r3, [pc, #112]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80043ca:	69da      	ldr	r2, [r3, #28]
 80043cc:	4b1b      	ldr	r3, [pc, #108]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80043ce:	4920      	ldr	r1, [pc, #128]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043d0:	400a      	ands	r2, r1
 80043d2:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	2201      	movs	r2, #1
 80043da:	4013      	ands	r3, r2
 80043dc:	d009      	beq.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80043de:	4b17      	ldr	r3, [pc, #92]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80043e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043e2:	2203      	movs	r2, #3
 80043e4:	4393      	bics	r3, r2
 80043e6:	0019      	movs	r1, r3
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	689a      	ldr	r2, [r3, #8]
 80043ec:	4b13      	ldr	r3, [pc, #76]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80043ee:	430a      	orrs	r2, r1
 80043f0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	2220      	movs	r2, #32
 80043f8:	4013      	ands	r3, r2
 80043fa:	d009      	beq.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80043fc:	4b0f      	ldr	r3, [pc, #60]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80043fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004400:	2210      	movs	r2, #16
 8004402:	4393      	bics	r3, r2
 8004404:	0019      	movs	r1, r3
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	68da      	ldr	r2, [r3, #12]
 800440a:	4b0c      	ldr	r3, [pc, #48]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800440c:	430a      	orrs	r2, r1
 800440e:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681a      	ldr	r2, [r3, #0]
 8004414:	2380      	movs	r3, #128	; 0x80
 8004416:	00db      	lsls	r3, r3, #3
 8004418:	4013      	ands	r3, r2
 800441a:	d009      	beq.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800441c:	4b07      	ldr	r3, [pc, #28]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800441e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004420:	2240      	movs	r2, #64	; 0x40
 8004422:	4393      	bics	r3, r2
 8004424:	0019      	movs	r1, r3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	691a      	ldr	r2, [r3, #16]
 800442a:	4b04      	ldr	r3, [pc, #16]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800442c:	430a      	orrs	r2, r1
 800442e:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8004430:	2300      	movs	r3, #0
}
 8004432:	0018      	movs	r0, r3
 8004434:	46bd      	mov	sp, r7
 8004436:	b006      	add	sp, #24
 8004438:	bd80      	pop	{r7, pc}
 800443a:	46c0      	nop			; (mov r8, r8)
 800443c:	40021000 	.word	0x40021000
 8004440:	40007000 	.word	0x40007000
 8004444:	fffffcff 	.word	0xfffffcff
 8004448:	fffeffff 	.word	0xfffeffff
 800444c:	00001388 	.word	0x00001388
 8004450:	efffffff 	.word	0xefffffff

08004454 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b084      	sub	sp, #16
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d101      	bne.n	8004466 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	e0a8      	b.n	80045b8 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800446a:	2b00      	cmp	r3, #0
 800446c:	d109      	bne.n	8004482 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	685a      	ldr	r2, [r3, #4]
 8004472:	2382      	movs	r3, #130	; 0x82
 8004474:	005b      	lsls	r3, r3, #1
 8004476:	429a      	cmp	r2, r3
 8004478:	d009      	beq.n	800448e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2200      	movs	r2, #0
 800447e:	61da      	str	r2, [r3, #28]
 8004480:	e005      	b.n	800448e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2200      	movs	r2, #0
 8004486:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2200      	movs	r2, #0
 800448c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2200      	movs	r2, #0
 8004492:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	225d      	movs	r2, #93	; 0x5d
 8004498:	5c9b      	ldrb	r3, [r3, r2]
 800449a:	b2db      	uxtb	r3, r3
 800449c:	2b00      	cmp	r3, #0
 800449e:	d107      	bne.n	80044b0 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	225c      	movs	r2, #92	; 0x5c
 80044a4:	2100      	movs	r1, #0
 80044a6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	0018      	movs	r0, r3
 80044ac:	f7fd f9d0 	bl	8001850 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	225d      	movs	r2, #93	; 0x5d
 80044b4:	2102      	movs	r1, #2
 80044b6:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	2140      	movs	r1, #64	; 0x40
 80044c4:	438a      	bics	r2, r1
 80044c6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	68da      	ldr	r2, [r3, #12]
 80044cc:	23e0      	movs	r3, #224	; 0xe0
 80044ce:	00db      	lsls	r3, r3, #3
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d902      	bls.n	80044da <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80044d4:	2300      	movs	r3, #0
 80044d6:	60fb      	str	r3, [r7, #12]
 80044d8:	e002      	b.n	80044e0 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80044da:	2380      	movs	r3, #128	; 0x80
 80044dc:	015b      	lsls	r3, r3, #5
 80044de:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	68da      	ldr	r2, [r3, #12]
 80044e4:	23f0      	movs	r3, #240	; 0xf0
 80044e6:	011b      	lsls	r3, r3, #4
 80044e8:	429a      	cmp	r2, r3
 80044ea:	d008      	beq.n	80044fe <HAL_SPI_Init+0xaa>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	68da      	ldr	r2, [r3, #12]
 80044f0:	23e0      	movs	r3, #224	; 0xe0
 80044f2:	00db      	lsls	r3, r3, #3
 80044f4:	429a      	cmp	r2, r3
 80044f6:	d002      	beq.n	80044fe <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2200      	movs	r2, #0
 80044fc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	685a      	ldr	r2, [r3, #4]
 8004502:	2382      	movs	r3, #130	; 0x82
 8004504:	005b      	lsls	r3, r3, #1
 8004506:	401a      	ands	r2, r3
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6899      	ldr	r1, [r3, #8]
 800450c:	2384      	movs	r3, #132	; 0x84
 800450e:	021b      	lsls	r3, r3, #8
 8004510:	400b      	ands	r3, r1
 8004512:	431a      	orrs	r2, r3
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	691b      	ldr	r3, [r3, #16]
 8004518:	2102      	movs	r1, #2
 800451a:	400b      	ands	r3, r1
 800451c:	431a      	orrs	r2, r3
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	695b      	ldr	r3, [r3, #20]
 8004522:	2101      	movs	r1, #1
 8004524:	400b      	ands	r3, r1
 8004526:	431a      	orrs	r2, r3
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6999      	ldr	r1, [r3, #24]
 800452c:	2380      	movs	r3, #128	; 0x80
 800452e:	009b      	lsls	r3, r3, #2
 8004530:	400b      	ands	r3, r1
 8004532:	431a      	orrs	r2, r3
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	69db      	ldr	r3, [r3, #28]
 8004538:	2138      	movs	r1, #56	; 0x38
 800453a:	400b      	ands	r3, r1
 800453c:	431a      	orrs	r2, r3
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6a1b      	ldr	r3, [r3, #32]
 8004542:	2180      	movs	r1, #128	; 0x80
 8004544:	400b      	ands	r3, r1
 8004546:	431a      	orrs	r2, r3
 8004548:	0011      	movs	r1, r2
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800454e:	2380      	movs	r3, #128	; 0x80
 8004550:	019b      	lsls	r3, r3, #6
 8004552:	401a      	ands	r2, r3
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	430a      	orrs	r2, r1
 800455a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	699b      	ldr	r3, [r3, #24]
 8004560:	0c1b      	lsrs	r3, r3, #16
 8004562:	2204      	movs	r2, #4
 8004564:	401a      	ands	r2, r3
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800456a:	2110      	movs	r1, #16
 800456c:	400b      	ands	r3, r1
 800456e:	431a      	orrs	r2, r3
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004574:	2108      	movs	r1, #8
 8004576:	400b      	ands	r3, r1
 8004578:	431a      	orrs	r2, r3
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	68d9      	ldr	r1, [r3, #12]
 800457e:	23f0      	movs	r3, #240	; 0xf0
 8004580:	011b      	lsls	r3, r3, #4
 8004582:	400b      	ands	r3, r1
 8004584:	431a      	orrs	r2, r3
 8004586:	0011      	movs	r1, r2
 8004588:	68fa      	ldr	r2, [r7, #12]
 800458a:	2380      	movs	r3, #128	; 0x80
 800458c:	015b      	lsls	r3, r3, #5
 800458e:	401a      	ands	r2, r3
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	430a      	orrs	r2, r1
 8004596:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	69da      	ldr	r2, [r3, #28]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4907      	ldr	r1, [pc, #28]	; (80045c0 <HAL_SPI_Init+0x16c>)
 80045a4:	400a      	ands	r2, r1
 80045a6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2200      	movs	r2, #0
 80045ac:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	225d      	movs	r2, #93	; 0x5d
 80045b2:	2101      	movs	r1, #1
 80045b4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80045b6:	2300      	movs	r3, #0
}
 80045b8:	0018      	movs	r0, r3
 80045ba:	46bd      	mov	sp, r7
 80045bc:	b004      	add	sp, #16
 80045be:	bd80      	pop	{r7, pc}
 80045c0:	fffff7ff 	.word	0xfffff7ff

080045c4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b088      	sub	sp, #32
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	60f8      	str	r0, [r7, #12]
 80045cc:	60b9      	str	r1, [r7, #8]
 80045ce:	603b      	str	r3, [r7, #0]
 80045d0:	1dbb      	adds	r3, r7, #6
 80045d2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80045d4:	231f      	movs	r3, #31
 80045d6:	18fb      	adds	r3, r7, r3
 80045d8:	2200      	movs	r2, #0
 80045da:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	225c      	movs	r2, #92	; 0x5c
 80045e0:	5c9b      	ldrb	r3, [r3, r2]
 80045e2:	2b01      	cmp	r3, #1
 80045e4:	d101      	bne.n	80045ea <HAL_SPI_Transmit+0x26>
 80045e6:	2302      	movs	r3, #2
 80045e8:	e140      	b.n	800486c <HAL_SPI_Transmit+0x2a8>
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	225c      	movs	r2, #92	; 0x5c
 80045ee:	2101      	movs	r1, #1
 80045f0:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80045f2:	f7fd fb33 	bl	8001c5c <HAL_GetTick>
 80045f6:	0003      	movs	r3, r0
 80045f8:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80045fa:	2316      	movs	r3, #22
 80045fc:	18fb      	adds	r3, r7, r3
 80045fe:	1dba      	adds	r2, r7, #6
 8004600:	8812      	ldrh	r2, [r2, #0]
 8004602:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	225d      	movs	r2, #93	; 0x5d
 8004608:	5c9b      	ldrb	r3, [r3, r2]
 800460a:	b2db      	uxtb	r3, r3
 800460c:	2b01      	cmp	r3, #1
 800460e:	d004      	beq.n	800461a <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8004610:	231f      	movs	r3, #31
 8004612:	18fb      	adds	r3, r7, r3
 8004614:	2202      	movs	r2, #2
 8004616:	701a      	strb	r2, [r3, #0]
    goto error;
 8004618:	e11d      	b.n	8004856 <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 800461a:	68bb      	ldr	r3, [r7, #8]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d003      	beq.n	8004628 <HAL_SPI_Transmit+0x64>
 8004620:	1dbb      	adds	r3, r7, #6
 8004622:	881b      	ldrh	r3, [r3, #0]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d104      	bne.n	8004632 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8004628:	231f      	movs	r3, #31
 800462a:	18fb      	adds	r3, r7, r3
 800462c:	2201      	movs	r2, #1
 800462e:	701a      	strb	r2, [r3, #0]
    goto error;
 8004630:	e111      	b.n	8004856 <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	225d      	movs	r2, #93	; 0x5d
 8004636:	2103      	movs	r1, #3
 8004638:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	2200      	movs	r2, #0
 800463e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	68ba      	ldr	r2, [r7, #8]
 8004644:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	1dba      	adds	r2, r7, #6
 800464a:	8812      	ldrh	r2, [r2, #0]
 800464c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	1dba      	adds	r2, r7, #6
 8004652:	8812      	ldrh	r2, [r2, #0]
 8004654:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2200      	movs	r2, #0
 800465a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2244      	movs	r2, #68	; 0x44
 8004660:	2100      	movs	r1, #0
 8004662:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2246      	movs	r2, #70	; 0x46
 8004668:	2100      	movs	r1, #0
 800466a:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	2200      	movs	r2, #0
 8004670:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2200      	movs	r2, #0
 8004676:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	689a      	ldr	r2, [r3, #8]
 800467c:	2380      	movs	r3, #128	; 0x80
 800467e:	021b      	lsls	r3, r3, #8
 8004680:	429a      	cmp	r2, r3
 8004682:	d110      	bne.n	80046a6 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	681a      	ldr	r2, [r3, #0]
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	2140      	movs	r1, #64	; 0x40
 8004690:	438a      	bics	r2, r1
 8004692:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	2180      	movs	r1, #128	; 0x80
 80046a0:	01c9      	lsls	r1, r1, #7
 80046a2:	430a      	orrs	r2, r1
 80046a4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	2240      	movs	r2, #64	; 0x40
 80046ae:	4013      	ands	r3, r2
 80046b0:	2b40      	cmp	r3, #64	; 0x40
 80046b2:	d007      	beq.n	80046c4 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	681a      	ldr	r2, [r3, #0]
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	2140      	movs	r1, #64	; 0x40
 80046c0:	430a      	orrs	r2, r1
 80046c2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	68da      	ldr	r2, [r3, #12]
 80046c8:	23e0      	movs	r3, #224	; 0xe0
 80046ca:	00db      	lsls	r3, r3, #3
 80046cc:	429a      	cmp	r2, r3
 80046ce:	d94e      	bls.n	800476e <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d004      	beq.n	80046e2 <HAL_SPI_Transmit+0x11e>
 80046d8:	2316      	movs	r3, #22
 80046da:	18fb      	adds	r3, r7, r3
 80046dc:	881b      	ldrh	r3, [r3, #0]
 80046de:	2b01      	cmp	r3, #1
 80046e0:	d13f      	bne.n	8004762 <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046e6:	881a      	ldrh	r2, [r3, #0]
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046f2:	1c9a      	adds	r2, r3, #2
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046fc:	b29b      	uxth	r3, r3
 80046fe:	3b01      	subs	r3, #1
 8004700:	b29a      	uxth	r2, r3
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004706:	e02c      	b.n	8004762 <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	689b      	ldr	r3, [r3, #8]
 800470e:	2202      	movs	r2, #2
 8004710:	4013      	ands	r3, r2
 8004712:	2b02      	cmp	r3, #2
 8004714:	d112      	bne.n	800473c <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800471a:	881a      	ldrh	r2, [r3, #0]
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004726:	1c9a      	adds	r2, r3, #2
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004730:	b29b      	uxth	r3, r3
 8004732:	3b01      	subs	r3, #1
 8004734:	b29a      	uxth	r2, r3
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	87da      	strh	r2, [r3, #62]	; 0x3e
 800473a:	e012      	b.n	8004762 <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800473c:	f7fd fa8e 	bl	8001c5c <HAL_GetTick>
 8004740:	0002      	movs	r2, r0
 8004742:	69bb      	ldr	r3, [r7, #24]
 8004744:	1ad3      	subs	r3, r2, r3
 8004746:	683a      	ldr	r2, [r7, #0]
 8004748:	429a      	cmp	r2, r3
 800474a:	d802      	bhi.n	8004752 <HAL_SPI_Transmit+0x18e>
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	3301      	adds	r3, #1
 8004750:	d102      	bne.n	8004758 <HAL_SPI_Transmit+0x194>
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d104      	bne.n	8004762 <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 8004758:	231f      	movs	r3, #31
 800475a:	18fb      	adds	r3, r7, r3
 800475c:	2203      	movs	r2, #3
 800475e:	701a      	strb	r2, [r3, #0]
          goto error;
 8004760:	e079      	b.n	8004856 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004766:	b29b      	uxth	r3, r3
 8004768:	2b00      	cmp	r3, #0
 800476a:	d1cd      	bne.n	8004708 <HAL_SPI_Transmit+0x144>
 800476c:	e04f      	b.n	800480e <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d004      	beq.n	8004780 <HAL_SPI_Transmit+0x1bc>
 8004776:	2316      	movs	r3, #22
 8004778:	18fb      	adds	r3, r7, r3
 800477a:	881b      	ldrh	r3, [r3, #0]
 800477c:	2b01      	cmp	r3, #1
 800477e:	d141      	bne.n	8004804 <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	330c      	adds	r3, #12
 800478a:	7812      	ldrb	r2, [r2, #0]
 800478c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004792:	1c5a      	adds	r2, r3, #1
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800479c:	b29b      	uxth	r3, r3
 800479e:	3b01      	subs	r3, #1
 80047a0:	b29a      	uxth	r2, r3
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 80047a6:	e02d      	b.n	8004804 <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	689b      	ldr	r3, [r3, #8]
 80047ae:	2202      	movs	r2, #2
 80047b0:	4013      	ands	r3, r2
 80047b2:	2b02      	cmp	r3, #2
 80047b4:	d113      	bne.n	80047de <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	330c      	adds	r3, #12
 80047c0:	7812      	ldrb	r2, [r2, #0]
 80047c2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047c8:	1c5a      	adds	r2, r3, #1
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047d2:	b29b      	uxth	r3, r3
 80047d4:	3b01      	subs	r3, #1
 80047d6:	b29a      	uxth	r2, r3
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	87da      	strh	r2, [r3, #62]	; 0x3e
 80047dc:	e012      	b.n	8004804 <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80047de:	f7fd fa3d 	bl	8001c5c <HAL_GetTick>
 80047e2:	0002      	movs	r2, r0
 80047e4:	69bb      	ldr	r3, [r7, #24]
 80047e6:	1ad3      	subs	r3, r2, r3
 80047e8:	683a      	ldr	r2, [r7, #0]
 80047ea:	429a      	cmp	r2, r3
 80047ec:	d802      	bhi.n	80047f4 <HAL_SPI_Transmit+0x230>
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	3301      	adds	r3, #1
 80047f2:	d102      	bne.n	80047fa <HAL_SPI_Transmit+0x236>
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d104      	bne.n	8004804 <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 80047fa:	231f      	movs	r3, #31
 80047fc:	18fb      	adds	r3, r7, r3
 80047fe:	2203      	movs	r2, #3
 8004800:	701a      	strb	r2, [r3, #0]
          goto error;
 8004802:	e028      	b.n	8004856 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004808:	b29b      	uxth	r3, r3
 800480a:	2b00      	cmp	r3, #0
 800480c:	d1cc      	bne.n	80047a8 <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800480e:	69ba      	ldr	r2, [r7, #24]
 8004810:	6839      	ldr	r1, [r7, #0]
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	0018      	movs	r0, r3
 8004816:	f000 f95d 	bl	8004ad4 <SPI_EndRxTxTransaction>
 800481a:	1e03      	subs	r3, r0, #0
 800481c:	d002      	beq.n	8004824 <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	2220      	movs	r2, #32
 8004822:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	689b      	ldr	r3, [r3, #8]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d10a      	bne.n	8004842 <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800482c:	2300      	movs	r3, #0
 800482e:	613b      	str	r3, [r7, #16]
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	68db      	ldr	r3, [r3, #12]
 8004836:	613b      	str	r3, [r7, #16]
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	689b      	ldr	r3, [r3, #8]
 800483e:	613b      	str	r3, [r7, #16]
 8004840:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004846:	2b00      	cmp	r3, #0
 8004848:	d004      	beq.n	8004854 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 800484a:	231f      	movs	r3, #31
 800484c:	18fb      	adds	r3, r7, r3
 800484e:	2201      	movs	r2, #1
 8004850:	701a      	strb	r2, [r3, #0]
 8004852:	e000      	b.n	8004856 <HAL_SPI_Transmit+0x292>
  }

error:
 8004854:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	225d      	movs	r2, #93	; 0x5d
 800485a:	2101      	movs	r1, #1
 800485c:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	225c      	movs	r2, #92	; 0x5c
 8004862:	2100      	movs	r1, #0
 8004864:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8004866:	231f      	movs	r3, #31
 8004868:	18fb      	adds	r3, r7, r3
 800486a:	781b      	ldrb	r3, [r3, #0]
}
 800486c:	0018      	movs	r0, r3
 800486e:	46bd      	mov	sp, r7
 8004870:	b008      	add	sp, #32
 8004872:	bd80      	pop	{r7, pc}

08004874 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b088      	sub	sp, #32
 8004878:	af00      	add	r7, sp, #0
 800487a:	60f8      	str	r0, [r7, #12]
 800487c:	60b9      	str	r1, [r7, #8]
 800487e:	603b      	str	r3, [r7, #0]
 8004880:	1dfb      	adds	r3, r7, #7
 8004882:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004884:	f7fd f9ea 	bl	8001c5c <HAL_GetTick>
 8004888:	0002      	movs	r2, r0
 800488a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800488c:	1a9b      	subs	r3, r3, r2
 800488e:	683a      	ldr	r2, [r7, #0]
 8004890:	18d3      	adds	r3, r2, r3
 8004892:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004894:	f7fd f9e2 	bl	8001c5c <HAL_GetTick>
 8004898:	0003      	movs	r3, r0
 800489a:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800489c:	4b3a      	ldr	r3, [pc, #232]	; (8004988 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	015b      	lsls	r3, r3, #5
 80048a2:	0d1b      	lsrs	r3, r3, #20
 80048a4:	69fa      	ldr	r2, [r7, #28]
 80048a6:	4353      	muls	r3, r2
 80048a8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80048aa:	e058      	b.n	800495e <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	3301      	adds	r3, #1
 80048b0:	d055      	beq.n	800495e <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80048b2:	f7fd f9d3 	bl	8001c5c <HAL_GetTick>
 80048b6:	0002      	movs	r2, r0
 80048b8:	69bb      	ldr	r3, [r7, #24]
 80048ba:	1ad3      	subs	r3, r2, r3
 80048bc:	69fa      	ldr	r2, [r7, #28]
 80048be:	429a      	cmp	r2, r3
 80048c0:	d902      	bls.n	80048c8 <SPI_WaitFlagStateUntilTimeout+0x54>
 80048c2:	69fb      	ldr	r3, [r7, #28]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d142      	bne.n	800494e <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	685a      	ldr	r2, [r3, #4]
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	21e0      	movs	r1, #224	; 0xe0
 80048d4:	438a      	bics	r2, r1
 80048d6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	685a      	ldr	r2, [r3, #4]
 80048dc:	2382      	movs	r3, #130	; 0x82
 80048de:	005b      	lsls	r3, r3, #1
 80048e0:	429a      	cmp	r2, r3
 80048e2:	d113      	bne.n	800490c <SPI_WaitFlagStateUntilTimeout+0x98>
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	689a      	ldr	r2, [r3, #8]
 80048e8:	2380      	movs	r3, #128	; 0x80
 80048ea:	021b      	lsls	r3, r3, #8
 80048ec:	429a      	cmp	r2, r3
 80048ee:	d005      	beq.n	80048fc <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	689a      	ldr	r2, [r3, #8]
 80048f4:	2380      	movs	r3, #128	; 0x80
 80048f6:	00db      	lsls	r3, r3, #3
 80048f8:	429a      	cmp	r2, r3
 80048fa:	d107      	bne.n	800490c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	2140      	movs	r1, #64	; 0x40
 8004908:	438a      	bics	r2, r1
 800490a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004910:	2380      	movs	r3, #128	; 0x80
 8004912:	019b      	lsls	r3, r3, #6
 8004914:	429a      	cmp	r2, r3
 8004916:	d110      	bne.n	800493a <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	681a      	ldr	r2, [r3, #0]
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	491a      	ldr	r1, [pc, #104]	; (800498c <SPI_WaitFlagStateUntilTimeout+0x118>)
 8004924:	400a      	ands	r2, r1
 8004926:	601a      	str	r2, [r3, #0]
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	681a      	ldr	r2, [r3, #0]
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	2180      	movs	r1, #128	; 0x80
 8004934:	0189      	lsls	r1, r1, #6
 8004936:	430a      	orrs	r2, r1
 8004938:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	225d      	movs	r2, #93	; 0x5d
 800493e:	2101      	movs	r1, #1
 8004940:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	225c      	movs	r2, #92	; 0x5c
 8004946:	2100      	movs	r1, #0
 8004948:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800494a:	2303      	movs	r3, #3
 800494c:	e017      	b.n	800497e <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d101      	bne.n	8004958 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8004954:	2300      	movs	r3, #0
 8004956:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	3b01      	subs	r3, #1
 800495c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	68ba      	ldr	r2, [r7, #8]
 8004966:	4013      	ands	r3, r2
 8004968:	68ba      	ldr	r2, [r7, #8]
 800496a:	1ad3      	subs	r3, r2, r3
 800496c:	425a      	negs	r2, r3
 800496e:	4153      	adcs	r3, r2
 8004970:	b2db      	uxtb	r3, r3
 8004972:	001a      	movs	r2, r3
 8004974:	1dfb      	adds	r3, r7, #7
 8004976:	781b      	ldrb	r3, [r3, #0]
 8004978:	429a      	cmp	r2, r3
 800497a:	d197      	bne.n	80048ac <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800497c:	2300      	movs	r3, #0
}
 800497e:	0018      	movs	r0, r3
 8004980:	46bd      	mov	sp, r7
 8004982:	b008      	add	sp, #32
 8004984:	bd80      	pop	{r7, pc}
 8004986:	46c0      	nop			; (mov r8, r8)
 8004988:	20000024 	.word	0x20000024
 800498c:	ffffdfff 	.word	0xffffdfff

08004990 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b08a      	sub	sp, #40	; 0x28
 8004994:	af00      	add	r7, sp, #0
 8004996:	60f8      	str	r0, [r7, #12]
 8004998:	60b9      	str	r1, [r7, #8]
 800499a:	607a      	str	r2, [r7, #4]
 800499c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800499e:	2317      	movs	r3, #23
 80049a0:	18fb      	adds	r3, r7, r3
 80049a2:	2200      	movs	r2, #0
 80049a4:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80049a6:	f7fd f959 	bl	8001c5c <HAL_GetTick>
 80049aa:	0002      	movs	r2, r0
 80049ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049ae:	1a9b      	subs	r3, r3, r2
 80049b0:	683a      	ldr	r2, [r7, #0]
 80049b2:	18d3      	adds	r3, r2, r3
 80049b4:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80049b6:	f7fd f951 	bl	8001c5c <HAL_GetTick>
 80049ba:	0003      	movs	r3, r0
 80049bc:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	330c      	adds	r3, #12
 80049c4:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80049c6:	4b41      	ldr	r3, [pc, #260]	; (8004acc <SPI_WaitFifoStateUntilTimeout+0x13c>)
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	0013      	movs	r3, r2
 80049cc:	009b      	lsls	r3, r3, #2
 80049ce:	189b      	adds	r3, r3, r2
 80049d0:	00da      	lsls	r2, r3, #3
 80049d2:	1ad3      	subs	r3, r2, r3
 80049d4:	0d1b      	lsrs	r3, r3, #20
 80049d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049d8:	4353      	muls	r3, r2
 80049da:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80049dc:	e068      	b.n	8004ab0 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80049de:	68ba      	ldr	r2, [r7, #8]
 80049e0:	23c0      	movs	r3, #192	; 0xc0
 80049e2:	00db      	lsls	r3, r3, #3
 80049e4:	429a      	cmp	r2, r3
 80049e6:	d10a      	bne.n	80049fe <SPI_WaitFifoStateUntilTimeout+0x6e>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d107      	bne.n	80049fe <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80049ee:	69fb      	ldr	r3, [r7, #28]
 80049f0:	781b      	ldrb	r3, [r3, #0]
 80049f2:	b2da      	uxtb	r2, r3
 80049f4:	2117      	movs	r1, #23
 80049f6:	187b      	adds	r3, r7, r1
 80049f8:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80049fa:	187b      	adds	r3, r7, r1
 80049fc:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	3301      	adds	r3, #1
 8004a02:	d055      	beq.n	8004ab0 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004a04:	f7fd f92a 	bl	8001c5c <HAL_GetTick>
 8004a08:	0002      	movs	r2, r0
 8004a0a:	6a3b      	ldr	r3, [r7, #32]
 8004a0c:	1ad3      	subs	r3, r2, r3
 8004a0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a10:	429a      	cmp	r2, r3
 8004a12:	d902      	bls.n	8004a1a <SPI_WaitFifoStateUntilTimeout+0x8a>
 8004a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d142      	bne.n	8004aa0 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	685a      	ldr	r2, [r3, #4]
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	21e0      	movs	r1, #224	; 0xe0
 8004a26:	438a      	bics	r2, r1
 8004a28:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	685a      	ldr	r2, [r3, #4]
 8004a2e:	2382      	movs	r3, #130	; 0x82
 8004a30:	005b      	lsls	r3, r3, #1
 8004a32:	429a      	cmp	r2, r3
 8004a34:	d113      	bne.n	8004a5e <SPI_WaitFifoStateUntilTimeout+0xce>
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	689a      	ldr	r2, [r3, #8]
 8004a3a:	2380      	movs	r3, #128	; 0x80
 8004a3c:	021b      	lsls	r3, r3, #8
 8004a3e:	429a      	cmp	r2, r3
 8004a40:	d005      	beq.n	8004a4e <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	689a      	ldr	r2, [r3, #8]
 8004a46:	2380      	movs	r3, #128	; 0x80
 8004a48:	00db      	lsls	r3, r3, #3
 8004a4a:	429a      	cmp	r2, r3
 8004a4c:	d107      	bne.n	8004a5e <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	681a      	ldr	r2, [r3, #0]
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	2140      	movs	r1, #64	; 0x40
 8004a5a:	438a      	bics	r2, r1
 8004a5c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004a62:	2380      	movs	r3, #128	; 0x80
 8004a64:	019b      	lsls	r3, r3, #6
 8004a66:	429a      	cmp	r2, r3
 8004a68:	d110      	bne.n	8004a8c <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	681a      	ldr	r2, [r3, #0]
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4916      	ldr	r1, [pc, #88]	; (8004ad0 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8004a76:	400a      	ands	r2, r1
 8004a78:	601a      	str	r2, [r3, #0]
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	681a      	ldr	r2, [r3, #0]
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	2180      	movs	r1, #128	; 0x80
 8004a86:	0189      	lsls	r1, r1, #6
 8004a88:	430a      	orrs	r2, r1
 8004a8a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	225d      	movs	r2, #93	; 0x5d
 8004a90:	2101      	movs	r1, #1
 8004a92:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	225c      	movs	r2, #92	; 0x5c
 8004a98:	2100      	movs	r1, #0
 8004a9a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004a9c:	2303      	movs	r3, #3
 8004a9e:	e010      	b.n	8004ac2 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004aa0:	69bb      	ldr	r3, [r7, #24]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d101      	bne.n	8004aaa <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 8004aaa:	69bb      	ldr	r3, [r7, #24]
 8004aac:	3b01      	subs	r3, #1
 8004aae:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	68ba      	ldr	r2, [r7, #8]
 8004ab8:	4013      	ands	r3, r2
 8004aba:	687a      	ldr	r2, [r7, #4]
 8004abc:	429a      	cmp	r2, r3
 8004abe:	d18e      	bne.n	80049de <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8004ac0:	2300      	movs	r3, #0
}
 8004ac2:	0018      	movs	r0, r3
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	b00a      	add	sp, #40	; 0x28
 8004ac8:	bd80      	pop	{r7, pc}
 8004aca:	46c0      	nop			; (mov r8, r8)
 8004acc:	20000024 	.word	0x20000024
 8004ad0:	ffffdfff 	.word	0xffffdfff

08004ad4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b086      	sub	sp, #24
 8004ad8:	af02      	add	r7, sp, #8
 8004ada:	60f8      	str	r0, [r7, #12]
 8004adc:	60b9      	str	r1, [r7, #8]
 8004ade:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004ae0:	68ba      	ldr	r2, [r7, #8]
 8004ae2:	23c0      	movs	r3, #192	; 0xc0
 8004ae4:	0159      	lsls	r1, r3, #5
 8004ae6:	68f8      	ldr	r0, [r7, #12]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	9300      	str	r3, [sp, #0]
 8004aec:	0013      	movs	r3, r2
 8004aee:	2200      	movs	r2, #0
 8004af0:	f7ff ff4e 	bl	8004990 <SPI_WaitFifoStateUntilTimeout>
 8004af4:	1e03      	subs	r3, r0, #0
 8004af6:	d007      	beq.n	8004b08 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004afc:	2220      	movs	r2, #32
 8004afe:	431a      	orrs	r2, r3
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004b04:	2303      	movs	r3, #3
 8004b06:	e027      	b.n	8004b58 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004b08:	68ba      	ldr	r2, [r7, #8]
 8004b0a:	68f8      	ldr	r0, [r7, #12]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	9300      	str	r3, [sp, #0]
 8004b10:	0013      	movs	r3, r2
 8004b12:	2200      	movs	r2, #0
 8004b14:	2180      	movs	r1, #128	; 0x80
 8004b16:	f7ff fead 	bl	8004874 <SPI_WaitFlagStateUntilTimeout>
 8004b1a:	1e03      	subs	r3, r0, #0
 8004b1c:	d007      	beq.n	8004b2e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b22:	2220      	movs	r2, #32
 8004b24:	431a      	orrs	r2, r3
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004b2a:	2303      	movs	r3, #3
 8004b2c:	e014      	b.n	8004b58 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004b2e:	68ba      	ldr	r2, [r7, #8]
 8004b30:	23c0      	movs	r3, #192	; 0xc0
 8004b32:	00d9      	lsls	r1, r3, #3
 8004b34:	68f8      	ldr	r0, [r7, #12]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	9300      	str	r3, [sp, #0]
 8004b3a:	0013      	movs	r3, r2
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	f7ff ff27 	bl	8004990 <SPI_WaitFifoStateUntilTimeout>
 8004b42:	1e03      	subs	r3, r0, #0
 8004b44:	d007      	beq.n	8004b56 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b4a:	2220      	movs	r2, #32
 8004b4c:	431a      	orrs	r2, r3
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004b52:	2303      	movs	r3, #3
 8004b54:	e000      	b.n	8004b58 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004b56:	2300      	movs	r3, #0
}
 8004b58:	0018      	movs	r0, r3
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	b004      	add	sp, #16
 8004b5e:	bd80      	pop	{r7, pc}

08004b60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b082      	sub	sp, #8
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d101      	bne.n	8004b72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	e042      	b.n	8004bf8 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	223d      	movs	r2, #61	; 0x3d
 8004b76:	5c9b      	ldrb	r3, [r3, r2]
 8004b78:	b2db      	uxtb	r3, r3
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d107      	bne.n	8004b8e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	223c      	movs	r2, #60	; 0x3c
 8004b82:	2100      	movs	r1, #0
 8004b84:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	0018      	movs	r0, r3
 8004b8a:	f7fc fee9 	bl	8001960 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	223d      	movs	r2, #61	; 0x3d
 8004b92:	2102      	movs	r1, #2
 8004b94:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681a      	ldr	r2, [r3, #0]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	3304      	adds	r3, #4
 8004b9e:	0019      	movs	r1, r3
 8004ba0:	0010      	movs	r0, r2
 8004ba2:	f000 fb37 	bl	8005214 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2246      	movs	r2, #70	; 0x46
 8004baa:	2101      	movs	r1, #1
 8004bac:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	223e      	movs	r2, #62	; 0x3e
 8004bb2:	2101      	movs	r1, #1
 8004bb4:	5499      	strb	r1, [r3, r2]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	223f      	movs	r2, #63	; 0x3f
 8004bba:	2101      	movs	r1, #1
 8004bbc:	5499      	strb	r1, [r3, r2]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2240      	movs	r2, #64	; 0x40
 8004bc2:	2101      	movs	r1, #1
 8004bc4:	5499      	strb	r1, [r3, r2]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2241      	movs	r2, #65	; 0x41
 8004bca:	2101      	movs	r1, #1
 8004bcc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2242      	movs	r2, #66	; 0x42
 8004bd2:	2101      	movs	r1, #1
 8004bd4:	5499      	strb	r1, [r3, r2]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2243      	movs	r2, #67	; 0x43
 8004bda:	2101      	movs	r1, #1
 8004bdc:	5499      	strb	r1, [r3, r2]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2244      	movs	r2, #68	; 0x44
 8004be2:	2101      	movs	r1, #1
 8004be4:	5499      	strb	r1, [r3, r2]
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2245      	movs	r2, #69	; 0x45
 8004bea:	2101      	movs	r1, #1
 8004bec:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	223d      	movs	r2, #61	; 0x3d
 8004bf2:	2101      	movs	r1, #1
 8004bf4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004bf6:	2300      	movs	r3, #0
}
 8004bf8:	0018      	movs	r0, r3
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	b002      	add	sp, #8
 8004bfe:	bd80      	pop	{r7, pc}

08004c00 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b084      	sub	sp, #16
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
 8004c08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c0a:	230f      	movs	r3, #15
 8004c0c:	18fb      	adds	r3, r7, r3
 8004c0e:	2200      	movs	r2, #0
 8004c10:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d108      	bne.n	8004c2a <HAL_TIM_OC_Start_IT+0x2a>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	223e      	movs	r2, #62	; 0x3e
 8004c1c:	5c9b      	ldrb	r3, [r3, r2]
 8004c1e:	b2db      	uxtb	r3, r3
 8004c20:	3b01      	subs	r3, #1
 8004c22:	1e5a      	subs	r2, r3, #1
 8004c24:	4193      	sbcs	r3, r2
 8004c26:	b2db      	uxtb	r3, r3
 8004c28:	e01f      	b.n	8004c6a <HAL_TIM_OC_Start_IT+0x6a>
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	2b04      	cmp	r3, #4
 8004c2e:	d108      	bne.n	8004c42 <HAL_TIM_OC_Start_IT+0x42>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	223f      	movs	r2, #63	; 0x3f
 8004c34:	5c9b      	ldrb	r3, [r3, r2]
 8004c36:	b2db      	uxtb	r3, r3
 8004c38:	3b01      	subs	r3, #1
 8004c3a:	1e5a      	subs	r2, r3, #1
 8004c3c:	4193      	sbcs	r3, r2
 8004c3e:	b2db      	uxtb	r3, r3
 8004c40:	e013      	b.n	8004c6a <HAL_TIM_OC_Start_IT+0x6a>
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	2b08      	cmp	r3, #8
 8004c46:	d108      	bne.n	8004c5a <HAL_TIM_OC_Start_IT+0x5a>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2240      	movs	r2, #64	; 0x40
 8004c4c:	5c9b      	ldrb	r3, [r3, r2]
 8004c4e:	b2db      	uxtb	r3, r3
 8004c50:	3b01      	subs	r3, #1
 8004c52:	1e5a      	subs	r2, r3, #1
 8004c54:	4193      	sbcs	r3, r2
 8004c56:	b2db      	uxtb	r3, r3
 8004c58:	e007      	b.n	8004c6a <HAL_TIM_OC_Start_IT+0x6a>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2241      	movs	r2, #65	; 0x41
 8004c5e:	5c9b      	ldrb	r3, [r3, r2]
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	3b01      	subs	r3, #1
 8004c64:	1e5a      	subs	r2, r3, #1
 8004c66:	4193      	sbcs	r3, r2
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d001      	beq.n	8004c72 <HAL_TIM_OC_Start_IT+0x72>
  {
    return HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e0b7      	b.n	8004de2 <HAL_TIM_OC_Start_IT+0x1e2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d104      	bne.n	8004c82 <HAL_TIM_OC_Start_IT+0x82>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	223e      	movs	r2, #62	; 0x3e
 8004c7c:	2102      	movs	r1, #2
 8004c7e:	5499      	strb	r1, [r3, r2]
 8004c80:	e013      	b.n	8004caa <HAL_TIM_OC_Start_IT+0xaa>
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	2b04      	cmp	r3, #4
 8004c86:	d104      	bne.n	8004c92 <HAL_TIM_OC_Start_IT+0x92>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	223f      	movs	r2, #63	; 0x3f
 8004c8c:	2102      	movs	r1, #2
 8004c8e:	5499      	strb	r1, [r3, r2]
 8004c90:	e00b      	b.n	8004caa <HAL_TIM_OC_Start_IT+0xaa>
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	2b08      	cmp	r3, #8
 8004c96:	d104      	bne.n	8004ca2 <HAL_TIM_OC_Start_IT+0xa2>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2240      	movs	r2, #64	; 0x40
 8004c9c:	2102      	movs	r1, #2
 8004c9e:	5499      	strb	r1, [r3, r2]
 8004ca0:	e003      	b.n	8004caa <HAL_TIM_OC_Start_IT+0xaa>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2241      	movs	r2, #65	; 0x41
 8004ca6:	2102      	movs	r1, #2
 8004ca8:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	2b0c      	cmp	r3, #12
 8004cae:	d02a      	beq.n	8004d06 <HAL_TIM_OC_Start_IT+0x106>
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	2b0c      	cmp	r3, #12
 8004cb4:	d830      	bhi.n	8004d18 <HAL_TIM_OC_Start_IT+0x118>
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	2b08      	cmp	r3, #8
 8004cba:	d01b      	beq.n	8004cf4 <HAL_TIM_OC_Start_IT+0xf4>
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	2b08      	cmp	r3, #8
 8004cc0:	d82a      	bhi.n	8004d18 <HAL_TIM_OC_Start_IT+0x118>
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d003      	beq.n	8004cd0 <HAL_TIM_OC_Start_IT+0xd0>
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	2b04      	cmp	r3, #4
 8004ccc:	d009      	beq.n	8004ce2 <HAL_TIM_OC_Start_IT+0xe2>
 8004cce:	e023      	b.n	8004d18 <HAL_TIM_OC_Start_IT+0x118>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	68da      	ldr	r2, [r3, #12]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	2102      	movs	r1, #2
 8004cdc:	430a      	orrs	r2, r1
 8004cde:	60da      	str	r2, [r3, #12]
      break;
 8004ce0:	e01f      	b.n	8004d22 <HAL_TIM_OC_Start_IT+0x122>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	68da      	ldr	r2, [r3, #12]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	2104      	movs	r1, #4
 8004cee:	430a      	orrs	r2, r1
 8004cf0:	60da      	str	r2, [r3, #12]
      break;
 8004cf2:	e016      	b.n	8004d22 <HAL_TIM_OC_Start_IT+0x122>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	68da      	ldr	r2, [r3, #12]
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	2108      	movs	r1, #8
 8004d00:	430a      	orrs	r2, r1
 8004d02:	60da      	str	r2, [r3, #12]
      break;
 8004d04:	e00d      	b.n	8004d22 <HAL_TIM_OC_Start_IT+0x122>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	68da      	ldr	r2, [r3, #12]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	2110      	movs	r1, #16
 8004d12:	430a      	orrs	r2, r1
 8004d14:	60da      	str	r2, [r3, #12]
      break;
 8004d16:	e004      	b.n	8004d22 <HAL_TIM_OC_Start_IT+0x122>
    }

    default:
      status = HAL_ERROR;
 8004d18:	230f      	movs	r3, #15
 8004d1a:	18fb      	adds	r3, r7, r3
 8004d1c:	2201      	movs	r2, #1
 8004d1e:	701a      	strb	r2, [r3, #0]
      break;
 8004d20:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 8004d22:	230f      	movs	r3, #15
 8004d24:	18fb      	adds	r3, r7, r3
 8004d26:	781b      	ldrb	r3, [r3, #0]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d157      	bne.n	8004ddc <HAL_TIM_OC_Start_IT+0x1dc>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	6839      	ldr	r1, [r7, #0]
 8004d32:	2201      	movs	r2, #1
 8004d34:	0018      	movs	r0, r3
 8004d36:	f000 fb87 	bl	8005448 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	4a2b      	ldr	r2, [pc, #172]	; (8004dec <HAL_TIM_OC_Start_IT+0x1ec>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d00e      	beq.n	8004d62 <HAL_TIM_OC_Start_IT+0x162>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4a29      	ldr	r2, [pc, #164]	; (8004df0 <HAL_TIM_OC_Start_IT+0x1f0>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d009      	beq.n	8004d62 <HAL_TIM_OC_Start_IT+0x162>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a28      	ldr	r2, [pc, #160]	; (8004df4 <HAL_TIM_OC_Start_IT+0x1f4>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d004      	beq.n	8004d62 <HAL_TIM_OC_Start_IT+0x162>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a26      	ldr	r2, [pc, #152]	; (8004df8 <HAL_TIM_OC_Start_IT+0x1f8>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d101      	bne.n	8004d66 <HAL_TIM_OC_Start_IT+0x166>
 8004d62:	2301      	movs	r3, #1
 8004d64:	e000      	b.n	8004d68 <HAL_TIM_OC_Start_IT+0x168>
 8004d66:	2300      	movs	r3, #0
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d008      	beq.n	8004d7e <HAL_TIM_OC_Start_IT+0x17e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	2180      	movs	r1, #128	; 0x80
 8004d78:	0209      	lsls	r1, r1, #8
 8004d7a:	430a      	orrs	r2, r1
 8004d7c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a1a      	ldr	r2, [pc, #104]	; (8004dec <HAL_TIM_OC_Start_IT+0x1ec>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d00f      	beq.n	8004da8 <HAL_TIM_OC_Start_IT+0x1a8>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681a      	ldr	r2, [r3, #0]
 8004d8c:	2380      	movs	r3, #128	; 0x80
 8004d8e:	05db      	lsls	r3, r3, #23
 8004d90:	429a      	cmp	r2, r3
 8004d92:	d009      	beq.n	8004da8 <HAL_TIM_OC_Start_IT+0x1a8>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a18      	ldr	r2, [pc, #96]	; (8004dfc <HAL_TIM_OC_Start_IT+0x1fc>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d004      	beq.n	8004da8 <HAL_TIM_OC_Start_IT+0x1a8>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a13      	ldr	r2, [pc, #76]	; (8004df0 <HAL_TIM_OC_Start_IT+0x1f0>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d111      	bne.n	8004dcc <HAL_TIM_OC_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	689b      	ldr	r3, [r3, #8]
 8004dae:	2207      	movs	r2, #7
 8004db0:	4013      	ands	r3, r2
 8004db2:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	2b06      	cmp	r3, #6
 8004db8:	d010      	beq.n	8004ddc <HAL_TIM_OC_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	2101      	movs	r1, #1
 8004dc6:	430a      	orrs	r2, r1
 8004dc8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dca:	e007      	b.n	8004ddc <HAL_TIM_OC_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	681a      	ldr	r2, [r3, #0]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	2101      	movs	r1, #1
 8004dd8:	430a      	orrs	r2, r1
 8004dda:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004ddc:	230f      	movs	r3, #15
 8004dde:	18fb      	adds	r3, r7, r3
 8004de0:	781b      	ldrb	r3, [r3, #0]
}
 8004de2:	0018      	movs	r0, r3
 8004de4:	46bd      	mov	sp, r7
 8004de6:	b004      	add	sp, #16
 8004de8:	bd80      	pop	{r7, pc}
 8004dea:	46c0      	nop			; (mov r8, r8)
 8004dec:	40012c00 	.word	0x40012c00
 8004df0:	40014000 	.word	0x40014000
 8004df4:	40014400 	.word	0x40014400
 8004df8:	40014800 	.word	0x40014800
 8004dfc:	40000400 	.word	0x40000400

08004e00 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b082      	sub	sp, #8
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	691b      	ldr	r3, [r3, #16]
 8004e0e:	2202      	movs	r2, #2
 8004e10:	4013      	ands	r3, r2
 8004e12:	2b02      	cmp	r3, #2
 8004e14:	d124      	bne.n	8004e60 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	68db      	ldr	r3, [r3, #12]
 8004e1c:	2202      	movs	r2, #2
 8004e1e:	4013      	ands	r3, r2
 8004e20:	2b02      	cmp	r3, #2
 8004e22:	d11d      	bne.n	8004e60 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	2203      	movs	r2, #3
 8004e2a:	4252      	negs	r2, r2
 8004e2c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2201      	movs	r2, #1
 8004e32:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	699b      	ldr	r3, [r3, #24]
 8004e3a:	2203      	movs	r2, #3
 8004e3c:	4013      	ands	r3, r2
 8004e3e:	d004      	beq.n	8004e4a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	0018      	movs	r0, r3
 8004e44:	f000 f9ce 	bl	80051e4 <HAL_TIM_IC_CaptureCallback>
 8004e48:	e007      	b.n	8004e5a <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	0018      	movs	r0, r3
 8004e4e:	f7fb f9f9 	bl	8000244 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	0018      	movs	r0, r3
 8004e56:	f000 f9cd 	bl	80051f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	691b      	ldr	r3, [r3, #16]
 8004e66:	2204      	movs	r2, #4
 8004e68:	4013      	ands	r3, r2
 8004e6a:	2b04      	cmp	r3, #4
 8004e6c:	d125      	bne.n	8004eba <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	68db      	ldr	r3, [r3, #12]
 8004e74:	2204      	movs	r2, #4
 8004e76:	4013      	ands	r3, r2
 8004e78:	2b04      	cmp	r3, #4
 8004e7a:	d11e      	bne.n	8004eba <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	2205      	movs	r2, #5
 8004e82:	4252      	negs	r2, r2
 8004e84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2202      	movs	r2, #2
 8004e8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	699a      	ldr	r2, [r3, #24]
 8004e92:	23c0      	movs	r3, #192	; 0xc0
 8004e94:	009b      	lsls	r3, r3, #2
 8004e96:	4013      	ands	r3, r2
 8004e98:	d004      	beq.n	8004ea4 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	0018      	movs	r0, r3
 8004e9e:	f000 f9a1 	bl	80051e4 <HAL_TIM_IC_CaptureCallback>
 8004ea2:	e007      	b.n	8004eb4 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	0018      	movs	r0, r3
 8004ea8:	f7fb f9cc 	bl	8000244 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	0018      	movs	r0, r3
 8004eb0:	f000 f9a0 	bl	80051f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	691b      	ldr	r3, [r3, #16]
 8004ec0:	2208      	movs	r2, #8
 8004ec2:	4013      	ands	r3, r2
 8004ec4:	2b08      	cmp	r3, #8
 8004ec6:	d124      	bne.n	8004f12 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	68db      	ldr	r3, [r3, #12]
 8004ece:	2208      	movs	r2, #8
 8004ed0:	4013      	ands	r3, r2
 8004ed2:	2b08      	cmp	r3, #8
 8004ed4:	d11d      	bne.n	8004f12 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	2209      	movs	r2, #9
 8004edc:	4252      	negs	r2, r2
 8004ede:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2204      	movs	r2, #4
 8004ee4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	69db      	ldr	r3, [r3, #28]
 8004eec:	2203      	movs	r2, #3
 8004eee:	4013      	ands	r3, r2
 8004ef0:	d004      	beq.n	8004efc <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	0018      	movs	r0, r3
 8004ef6:	f000 f975 	bl	80051e4 <HAL_TIM_IC_CaptureCallback>
 8004efa:	e007      	b.n	8004f0c <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	0018      	movs	r0, r3
 8004f00:	f7fb f9a0 	bl	8000244 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	0018      	movs	r0, r3
 8004f08:	f000 f974 	bl	80051f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2200      	movs	r2, #0
 8004f10:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	691b      	ldr	r3, [r3, #16]
 8004f18:	2210      	movs	r2, #16
 8004f1a:	4013      	ands	r3, r2
 8004f1c:	2b10      	cmp	r3, #16
 8004f1e:	d125      	bne.n	8004f6c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	68db      	ldr	r3, [r3, #12]
 8004f26:	2210      	movs	r2, #16
 8004f28:	4013      	ands	r3, r2
 8004f2a:	2b10      	cmp	r3, #16
 8004f2c:	d11e      	bne.n	8004f6c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	2211      	movs	r2, #17
 8004f34:	4252      	negs	r2, r2
 8004f36:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2208      	movs	r2, #8
 8004f3c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	69da      	ldr	r2, [r3, #28]
 8004f44:	23c0      	movs	r3, #192	; 0xc0
 8004f46:	009b      	lsls	r3, r3, #2
 8004f48:	4013      	ands	r3, r2
 8004f4a:	d004      	beq.n	8004f56 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	0018      	movs	r0, r3
 8004f50:	f000 f948 	bl	80051e4 <HAL_TIM_IC_CaptureCallback>
 8004f54:	e007      	b.n	8004f66 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	0018      	movs	r0, r3
 8004f5a:	f7fb f973 	bl	8000244 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	0018      	movs	r0, r3
 8004f62:	f000 f947 	bl	80051f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	691b      	ldr	r3, [r3, #16]
 8004f72:	2201      	movs	r2, #1
 8004f74:	4013      	ands	r3, r2
 8004f76:	2b01      	cmp	r3, #1
 8004f78:	d10f      	bne.n	8004f9a <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	68db      	ldr	r3, [r3, #12]
 8004f80:	2201      	movs	r2, #1
 8004f82:	4013      	ands	r3, r2
 8004f84:	2b01      	cmp	r3, #1
 8004f86:	d108      	bne.n	8004f9a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	2202      	movs	r2, #2
 8004f8e:	4252      	negs	r2, r2
 8004f90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	0018      	movs	r0, r3
 8004f96:	f000 f91d 	bl	80051d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	691b      	ldr	r3, [r3, #16]
 8004fa0:	2280      	movs	r2, #128	; 0x80
 8004fa2:	4013      	ands	r3, r2
 8004fa4:	2b80      	cmp	r3, #128	; 0x80
 8004fa6:	d10f      	bne.n	8004fc8 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	68db      	ldr	r3, [r3, #12]
 8004fae:	2280      	movs	r2, #128	; 0x80
 8004fb0:	4013      	ands	r3, r2
 8004fb2:	2b80      	cmp	r3, #128	; 0x80
 8004fb4:	d108      	bne.n	8004fc8 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	2281      	movs	r2, #129	; 0x81
 8004fbc:	4252      	negs	r2, r2
 8004fbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	0018      	movs	r0, r3
 8004fc4:	f000 faca 	bl	800555c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	691b      	ldr	r3, [r3, #16]
 8004fce:	2240      	movs	r2, #64	; 0x40
 8004fd0:	4013      	ands	r3, r2
 8004fd2:	2b40      	cmp	r3, #64	; 0x40
 8004fd4:	d10f      	bne.n	8004ff6 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	68db      	ldr	r3, [r3, #12]
 8004fdc:	2240      	movs	r2, #64	; 0x40
 8004fde:	4013      	ands	r3, r2
 8004fe0:	2b40      	cmp	r3, #64	; 0x40
 8004fe2:	d108      	bne.n	8004ff6 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	2241      	movs	r2, #65	; 0x41
 8004fea:	4252      	negs	r2, r2
 8004fec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	0018      	movs	r0, r3
 8004ff2:	f000 f907 	bl	8005204 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	691b      	ldr	r3, [r3, #16]
 8004ffc:	2220      	movs	r2, #32
 8004ffe:	4013      	ands	r3, r2
 8005000:	2b20      	cmp	r3, #32
 8005002:	d10f      	bne.n	8005024 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	68db      	ldr	r3, [r3, #12]
 800500a:	2220      	movs	r2, #32
 800500c:	4013      	ands	r3, r2
 800500e:	2b20      	cmp	r3, #32
 8005010:	d108      	bne.n	8005024 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	2221      	movs	r2, #33	; 0x21
 8005018:	4252      	negs	r2, r2
 800501a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	0018      	movs	r0, r3
 8005020:	f000 fa94 	bl	800554c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005024:	46c0      	nop			; (mov r8, r8)
 8005026:	46bd      	mov	sp, r7
 8005028:	b002      	add	sp, #8
 800502a:	bd80      	pop	{r7, pc}

0800502c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b084      	sub	sp, #16
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
 8005034:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005036:	230f      	movs	r3, #15
 8005038:	18fb      	adds	r3, r7, r3
 800503a:	2200      	movs	r2, #0
 800503c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	223c      	movs	r2, #60	; 0x3c
 8005042:	5c9b      	ldrb	r3, [r3, r2]
 8005044:	2b01      	cmp	r3, #1
 8005046:	d101      	bne.n	800504c <HAL_TIM_ConfigClockSource+0x20>
 8005048:	2302      	movs	r3, #2
 800504a:	e0bc      	b.n	80051c6 <HAL_TIM_ConfigClockSource+0x19a>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	223c      	movs	r2, #60	; 0x3c
 8005050:	2101      	movs	r1, #1
 8005052:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	223d      	movs	r2, #61	; 0x3d
 8005058:	2102      	movs	r1, #2
 800505a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	689b      	ldr	r3, [r3, #8]
 8005062:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	2277      	movs	r2, #119	; 0x77
 8005068:	4393      	bics	r3, r2
 800506a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	4a58      	ldr	r2, [pc, #352]	; (80051d0 <HAL_TIM_ConfigClockSource+0x1a4>)
 8005070:	4013      	ands	r3, r2
 8005072:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	68ba      	ldr	r2, [r7, #8]
 800507a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	2280      	movs	r2, #128	; 0x80
 8005082:	0192      	lsls	r2, r2, #6
 8005084:	4293      	cmp	r3, r2
 8005086:	d040      	beq.n	800510a <HAL_TIM_ConfigClockSource+0xde>
 8005088:	2280      	movs	r2, #128	; 0x80
 800508a:	0192      	lsls	r2, r2, #6
 800508c:	4293      	cmp	r3, r2
 800508e:	d900      	bls.n	8005092 <HAL_TIM_ConfigClockSource+0x66>
 8005090:	e088      	b.n	80051a4 <HAL_TIM_ConfigClockSource+0x178>
 8005092:	2280      	movs	r2, #128	; 0x80
 8005094:	0152      	lsls	r2, r2, #5
 8005096:	4293      	cmp	r3, r2
 8005098:	d100      	bne.n	800509c <HAL_TIM_ConfigClockSource+0x70>
 800509a:	e088      	b.n	80051ae <HAL_TIM_ConfigClockSource+0x182>
 800509c:	2280      	movs	r2, #128	; 0x80
 800509e:	0152      	lsls	r2, r2, #5
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d900      	bls.n	80050a6 <HAL_TIM_ConfigClockSource+0x7a>
 80050a4:	e07e      	b.n	80051a4 <HAL_TIM_ConfigClockSource+0x178>
 80050a6:	2b70      	cmp	r3, #112	; 0x70
 80050a8:	d018      	beq.n	80050dc <HAL_TIM_ConfigClockSource+0xb0>
 80050aa:	d900      	bls.n	80050ae <HAL_TIM_ConfigClockSource+0x82>
 80050ac:	e07a      	b.n	80051a4 <HAL_TIM_ConfigClockSource+0x178>
 80050ae:	2b60      	cmp	r3, #96	; 0x60
 80050b0:	d04f      	beq.n	8005152 <HAL_TIM_ConfigClockSource+0x126>
 80050b2:	d900      	bls.n	80050b6 <HAL_TIM_ConfigClockSource+0x8a>
 80050b4:	e076      	b.n	80051a4 <HAL_TIM_ConfigClockSource+0x178>
 80050b6:	2b50      	cmp	r3, #80	; 0x50
 80050b8:	d03b      	beq.n	8005132 <HAL_TIM_ConfigClockSource+0x106>
 80050ba:	d900      	bls.n	80050be <HAL_TIM_ConfigClockSource+0x92>
 80050bc:	e072      	b.n	80051a4 <HAL_TIM_ConfigClockSource+0x178>
 80050be:	2b40      	cmp	r3, #64	; 0x40
 80050c0:	d057      	beq.n	8005172 <HAL_TIM_ConfigClockSource+0x146>
 80050c2:	d900      	bls.n	80050c6 <HAL_TIM_ConfigClockSource+0x9a>
 80050c4:	e06e      	b.n	80051a4 <HAL_TIM_ConfigClockSource+0x178>
 80050c6:	2b30      	cmp	r3, #48	; 0x30
 80050c8:	d063      	beq.n	8005192 <HAL_TIM_ConfigClockSource+0x166>
 80050ca:	d86b      	bhi.n	80051a4 <HAL_TIM_ConfigClockSource+0x178>
 80050cc:	2b20      	cmp	r3, #32
 80050ce:	d060      	beq.n	8005192 <HAL_TIM_ConfigClockSource+0x166>
 80050d0:	d868      	bhi.n	80051a4 <HAL_TIM_ConfigClockSource+0x178>
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d05d      	beq.n	8005192 <HAL_TIM_ConfigClockSource+0x166>
 80050d6:	2b10      	cmp	r3, #16
 80050d8:	d05b      	beq.n	8005192 <HAL_TIM_ConfigClockSource+0x166>
 80050da:	e063      	b.n	80051a4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6818      	ldr	r0, [r3, #0]
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	6899      	ldr	r1, [r3, #8]
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	685a      	ldr	r2, [r3, #4]
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	68db      	ldr	r3, [r3, #12]
 80050ec:	f000 f98c 	bl	8005408 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	689b      	ldr	r3, [r3, #8]
 80050f6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	2277      	movs	r2, #119	; 0x77
 80050fc:	4313      	orrs	r3, r2
 80050fe:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	68ba      	ldr	r2, [r7, #8]
 8005106:	609a      	str	r2, [r3, #8]
      break;
 8005108:	e052      	b.n	80051b0 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6818      	ldr	r0, [r3, #0]
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	6899      	ldr	r1, [r3, #8]
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	685a      	ldr	r2, [r3, #4]
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	68db      	ldr	r3, [r3, #12]
 800511a:	f000 f975 	bl	8005408 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	689a      	ldr	r2, [r3, #8]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	2180      	movs	r1, #128	; 0x80
 800512a:	01c9      	lsls	r1, r1, #7
 800512c:	430a      	orrs	r2, r1
 800512e:	609a      	str	r2, [r3, #8]
      break;
 8005130:	e03e      	b.n	80051b0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6818      	ldr	r0, [r3, #0]
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	6859      	ldr	r1, [r3, #4]
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	68db      	ldr	r3, [r3, #12]
 800513e:	001a      	movs	r2, r3
 8005140:	f000 f8e8 	bl	8005314 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	2150      	movs	r1, #80	; 0x50
 800514a:	0018      	movs	r0, r3
 800514c:	f000 f942 	bl	80053d4 <TIM_ITRx_SetConfig>
      break;
 8005150:	e02e      	b.n	80051b0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6818      	ldr	r0, [r3, #0]
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	6859      	ldr	r1, [r3, #4]
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	68db      	ldr	r3, [r3, #12]
 800515e:	001a      	movs	r2, r3
 8005160:	f000 f906 	bl	8005370 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	2160      	movs	r1, #96	; 0x60
 800516a:	0018      	movs	r0, r3
 800516c:	f000 f932 	bl	80053d4 <TIM_ITRx_SetConfig>
      break;
 8005170:	e01e      	b.n	80051b0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6818      	ldr	r0, [r3, #0]
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	6859      	ldr	r1, [r3, #4]
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	68db      	ldr	r3, [r3, #12]
 800517e:	001a      	movs	r2, r3
 8005180:	f000 f8c8 	bl	8005314 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	2140      	movs	r1, #64	; 0x40
 800518a:	0018      	movs	r0, r3
 800518c:	f000 f922 	bl	80053d4 <TIM_ITRx_SetConfig>
      break;
 8005190:	e00e      	b.n	80051b0 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681a      	ldr	r2, [r3, #0]
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	0019      	movs	r1, r3
 800519c:	0010      	movs	r0, r2
 800519e:	f000 f919 	bl	80053d4 <TIM_ITRx_SetConfig>
      break;
 80051a2:	e005      	b.n	80051b0 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80051a4:	230f      	movs	r3, #15
 80051a6:	18fb      	adds	r3, r7, r3
 80051a8:	2201      	movs	r2, #1
 80051aa:	701a      	strb	r2, [r3, #0]
      break;
 80051ac:	e000      	b.n	80051b0 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80051ae:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	223d      	movs	r2, #61	; 0x3d
 80051b4:	2101      	movs	r1, #1
 80051b6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	223c      	movs	r2, #60	; 0x3c
 80051bc:	2100      	movs	r1, #0
 80051be:	5499      	strb	r1, [r3, r2]

  return status;
 80051c0:	230f      	movs	r3, #15
 80051c2:	18fb      	adds	r3, r7, r3
 80051c4:	781b      	ldrb	r3, [r3, #0]
}
 80051c6:	0018      	movs	r0, r3
 80051c8:	46bd      	mov	sp, r7
 80051ca:	b004      	add	sp, #16
 80051cc:	bd80      	pop	{r7, pc}
 80051ce:	46c0      	nop			; (mov r8, r8)
 80051d0:	ffff00ff 	.word	0xffff00ff

080051d4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b082      	sub	sp, #8
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80051dc:	46c0      	nop			; (mov r8, r8)
 80051de:	46bd      	mov	sp, r7
 80051e0:	b002      	add	sp, #8
 80051e2:	bd80      	pop	{r7, pc}

080051e4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b082      	sub	sp, #8
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80051ec:	46c0      	nop			; (mov r8, r8)
 80051ee:	46bd      	mov	sp, r7
 80051f0:	b002      	add	sp, #8
 80051f2:	bd80      	pop	{r7, pc}

080051f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b082      	sub	sp, #8
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80051fc:	46c0      	nop			; (mov r8, r8)
 80051fe:	46bd      	mov	sp, r7
 8005200:	b002      	add	sp, #8
 8005202:	bd80      	pop	{r7, pc}

08005204 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b082      	sub	sp, #8
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800520c:	46c0      	nop			; (mov r8, r8)
 800520e:	46bd      	mov	sp, r7
 8005210:	b002      	add	sp, #8
 8005212:	bd80      	pop	{r7, pc}

08005214 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b084      	sub	sp, #16
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
 800521c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	4a34      	ldr	r2, [pc, #208]	; (80052f8 <TIM_Base_SetConfig+0xe4>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d008      	beq.n	800523e <TIM_Base_SetConfig+0x2a>
 800522c:	687a      	ldr	r2, [r7, #4]
 800522e:	2380      	movs	r3, #128	; 0x80
 8005230:	05db      	lsls	r3, r3, #23
 8005232:	429a      	cmp	r2, r3
 8005234:	d003      	beq.n	800523e <TIM_Base_SetConfig+0x2a>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	4a30      	ldr	r2, [pc, #192]	; (80052fc <TIM_Base_SetConfig+0xe8>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d108      	bne.n	8005250 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	2270      	movs	r2, #112	; 0x70
 8005242:	4393      	bics	r3, r2
 8005244:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	68fa      	ldr	r2, [r7, #12]
 800524c:	4313      	orrs	r3, r2
 800524e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	4a29      	ldr	r2, [pc, #164]	; (80052f8 <TIM_Base_SetConfig+0xe4>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d018      	beq.n	800528a <TIM_Base_SetConfig+0x76>
 8005258:	687a      	ldr	r2, [r7, #4]
 800525a:	2380      	movs	r3, #128	; 0x80
 800525c:	05db      	lsls	r3, r3, #23
 800525e:	429a      	cmp	r2, r3
 8005260:	d013      	beq.n	800528a <TIM_Base_SetConfig+0x76>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	4a25      	ldr	r2, [pc, #148]	; (80052fc <TIM_Base_SetConfig+0xe8>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d00f      	beq.n	800528a <TIM_Base_SetConfig+0x76>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	4a24      	ldr	r2, [pc, #144]	; (8005300 <TIM_Base_SetConfig+0xec>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d00b      	beq.n	800528a <TIM_Base_SetConfig+0x76>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	4a23      	ldr	r2, [pc, #140]	; (8005304 <TIM_Base_SetConfig+0xf0>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d007      	beq.n	800528a <TIM_Base_SetConfig+0x76>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	4a22      	ldr	r2, [pc, #136]	; (8005308 <TIM_Base_SetConfig+0xf4>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d003      	beq.n	800528a <TIM_Base_SetConfig+0x76>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	4a21      	ldr	r2, [pc, #132]	; (800530c <TIM_Base_SetConfig+0xf8>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d108      	bne.n	800529c <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	4a20      	ldr	r2, [pc, #128]	; (8005310 <TIM_Base_SetConfig+0xfc>)
 800528e:	4013      	ands	r3, r2
 8005290:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	68db      	ldr	r3, [r3, #12]
 8005296:	68fa      	ldr	r2, [r7, #12]
 8005298:	4313      	orrs	r3, r2
 800529a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	2280      	movs	r2, #128	; 0x80
 80052a0:	4393      	bics	r3, r2
 80052a2:	001a      	movs	r2, r3
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	695b      	ldr	r3, [r3, #20]
 80052a8:	4313      	orrs	r3, r2
 80052aa:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	68fa      	ldr	r2, [r7, #12]
 80052b0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	689a      	ldr	r2, [r3, #8]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	681a      	ldr	r2, [r3, #0]
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	4a0c      	ldr	r2, [pc, #48]	; (80052f8 <TIM_Base_SetConfig+0xe4>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d00b      	beq.n	80052e2 <TIM_Base_SetConfig+0xce>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	4a0d      	ldr	r2, [pc, #52]	; (8005304 <TIM_Base_SetConfig+0xf0>)
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d007      	beq.n	80052e2 <TIM_Base_SetConfig+0xce>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	4a0c      	ldr	r2, [pc, #48]	; (8005308 <TIM_Base_SetConfig+0xf4>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d003      	beq.n	80052e2 <TIM_Base_SetConfig+0xce>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	4a0b      	ldr	r2, [pc, #44]	; (800530c <TIM_Base_SetConfig+0xf8>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d103      	bne.n	80052ea <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	691a      	ldr	r2, [r3, #16]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2201      	movs	r2, #1
 80052ee:	615a      	str	r2, [r3, #20]
}
 80052f0:	46c0      	nop			; (mov r8, r8)
 80052f2:	46bd      	mov	sp, r7
 80052f4:	b004      	add	sp, #16
 80052f6:	bd80      	pop	{r7, pc}
 80052f8:	40012c00 	.word	0x40012c00
 80052fc:	40000400 	.word	0x40000400
 8005300:	40002000 	.word	0x40002000
 8005304:	40014000 	.word	0x40014000
 8005308:	40014400 	.word	0x40014400
 800530c:	40014800 	.word	0x40014800
 8005310:	fffffcff 	.word	0xfffffcff

08005314 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b086      	sub	sp, #24
 8005318:	af00      	add	r7, sp, #0
 800531a:	60f8      	str	r0, [r7, #12]
 800531c:	60b9      	str	r1, [r7, #8]
 800531e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	6a1b      	ldr	r3, [r3, #32]
 8005324:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	6a1b      	ldr	r3, [r3, #32]
 800532a:	2201      	movs	r2, #1
 800532c:	4393      	bics	r3, r2
 800532e:	001a      	movs	r2, r3
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	699b      	ldr	r3, [r3, #24]
 8005338:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	22f0      	movs	r2, #240	; 0xf0
 800533e:	4393      	bics	r3, r2
 8005340:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	011b      	lsls	r3, r3, #4
 8005346:	693a      	ldr	r2, [r7, #16]
 8005348:	4313      	orrs	r3, r2
 800534a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800534c:	697b      	ldr	r3, [r7, #20]
 800534e:	220a      	movs	r2, #10
 8005350:	4393      	bics	r3, r2
 8005352:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005354:	697a      	ldr	r2, [r7, #20]
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	4313      	orrs	r3, r2
 800535a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	693a      	ldr	r2, [r7, #16]
 8005360:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	697a      	ldr	r2, [r7, #20]
 8005366:	621a      	str	r2, [r3, #32]
}
 8005368:	46c0      	nop			; (mov r8, r8)
 800536a:	46bd      	mov	sp, r7
 800536c:	b006      	add	sp, #24
 800536e:	bd80      	pop	{r7, pc}

08005370 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b086      	sub	sp, #24
 8005374:	af00      	add	r7, sp, #0
 8005376:	60f8      	str	r0, [r7, #12]
 8005378:	60b9      	str	r1, [r7, #8]
 800537a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	6a1b      	ldr	r3, [r3, #32]
 8005380:	2210      	movs	r2, #16
 8005382:	4393      	bics	r3, r2
 8005384:	001a      	movs	r2, r3
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	699b      	ldr	r3, [r3, #24]
 800538e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	6a1b      	ldr	r3, [r3, #32]
 8005394:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	4a0d      	ldr	r2, [pc, #52]	; (80053d0 <TIM_TI2_ConfigInputStage+0x60>)
 800539a:	4013      	ands	r3, r2
 800539c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	031b      	lsls	r3, r3, #12
 80053a2:	697a      	ldr	r2, [r7, #20]
 80053a4:	4313      	orrs	r3, r2
 80053a6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80053a8:	693b      	ldr	r3, [r7, #16]
 80053aa:	22a0      	movs	r2, #160	; 0xa0
 80053ac:	4393      	bics	r3, r2
 80053ae:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	011b      	lsls	r3, r3, #4
 80053b4:	693a      	ldr	r2, [r7, #16]
 80053b6:	4313      	orrs	r3, r2
 80053b8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	697a      	ldr	r2, [r7, #20]
 80053be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	693a      	ldr	r2, [r7, #16]
 80053c4:	621a      	str	r2, [r3, #32]
}
 80053c6:	46c0      	nop			; (mov r8, r8)
 80053c8:	46bd      	mov	sp, r7
 80053ca:	b006      	add	sp, #24
 80053cc:	bd80      	pop	{r7, pc}
 80053ce:	46c0      	nop			; (mov r8, r8)
 80053d0:	ffff0fff 	.word	0xffff0fff

080053d4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b084      	sub	sp, #16
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
 80053dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2270      	movs	r2, #112	; 0x70
 80053e8:	4393      	bics	r3, r2
 80053ea:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80053ec:	683a      	ldr	r2, [r7, #0]
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	4313      	orrs	r3, r2
 80053f2:	2207      	movs	r2, #7
 80053f4:	4313      	orrs	r3, r2
 80053f6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	68fa      	ldr	r2, [r7, #12]
 80053fc:	609a      	str	r2, [r3, #8]
}
 80053fe:	46c0      	nop			; (mov r8, r8)
 8005400:	46bd      	mov	sp, r7
 8005402:	b004      	add	sp, #16
 8005404:	bd80      	pop	{r7, pc}
	...

08005408 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b086      	sub	sp, #24
 800540c:	af00      	add	r7, sp, #0
 800540e:	60f8      	str	r0, [r7, #12]
 8005410:	60b9      	str	r1, [r7, #8]
 8005412:	607a      	str	r2, [r7, #4]
 8005414:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	689b      	ldr	r3, [r3, #8]
 800541a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800541c:	697b      	ldr	r3, [r7, #20]
 800541e:	4a09      	ldr	r2, [pc, #36]	; (8005444 <TIM_ETR_SetConfig+0x3c>)
 8005420:	4013      	ands	r3, r2
 8005422:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	021a      	lsls	r2, r3, #8
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	431a      	orrs	r2, r3
 800542c:	68bb      	ldr	r3, [r7, #8]
 800542e:	4313      	orrs	r3, r2
 8005430:	697a      	ldr	r2, [r7, #20]
 8005432:	4313      	orrs	r3, r2
 8005434:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	697a      	ldr	r2, [r7, #20]
 800543a:	609a      	str	r2, [r3, #8]
}
 800543c:	46c0      	nop			; (mov r8, r8)
 800543e:	46bd      	mov	sp, r7
 8005440:	b006      	add	sp, #24
 8005442:	bd80      	pop	{r7, pc}
 8005444:	ffff00ff 	.word	0xffff00ff

08005448 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b086      	sub	sp, #24
 800544c:	af00      	add	r7, sp, #0
 800544e:	60f8      	str	r0, [r7, #12]
 8005450:	60b9      	str	r1, [r7, #8]
 8005452:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	221f      	movs	r2, #31
 8005458:	4013      	ands	r3, r2
 800545a:	2201      	movs	r2, #1
 800545c:	409a      	lsls	r2, r3
 800545e:	0013      	movs	r3, r2
 8005460:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	6a1b      	ldr	r3, [r3, #32]
 8005466:	697a      	ldr	r2, [r7, #20]
 8005468:	43d2      	mvns	r2, r2
 800546a:	401a      	ands	r2, r3
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	6a1a      	ldr	r2, [r3, #32]
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	211f      	movs	r1, #31
 8005478:	400b      	ands	r3, r1
 800547a:	6879      	ldr	r1, [r7, #4]
 800547c:	4099      	lsls	r1, r3
 800547e:	000b      	movs	r3, r1
 8005480:	431a      	orrs	r2, r3
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	621a      	str	r2, [r3, #32]
}
 8005486:	46c0      	nop			; (mov r8, r8)
 8005488:	46bd      	mov	sp, r7
 800548a:	b006      	add	sp, #24
 800548c:	bd80      	pop	{r7, pc}
	...

08005490 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b084      	sub	sp, #16
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
 8005498:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	223c      	movs	r2, #60	; 0x3c
 800549e:	5c9b      	ldrb	r3, [r3, r2]
 80054a0:	2b01      	cmp	r3, #1
 80054a2:	d101      	bne.n	80054a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80054a4:	2302      	movs	r3, #2
 80054a6:	e047      	b.n	8005538 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	223c      	movs	r2, #60	; 0x3c
 80054ac:	2101      	movs	r1, #1
 80054ae:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	223d      	movs	r2, #61	; 0x3d
 80054b4:	2102      	movs	r1, #2
 80054b6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	685b      	ldr	r3, [r3, #4]
 80054be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	689b      	ldr	r3, [r3, #8]
 80054c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2270      	movs	r2, #112	; 0x70
 80054cc:	4393      	bics	r3, r2
 80054ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	68fa      	ldr	r2, [r7, #12]
 80054d6:	4313      	orrs	r3, r2
 80054d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	68fa      	ldr	r2, [r7, #12]
 80054e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a16      	ldr	r2, [pc, #88]	; (8005540 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d00f      	beq.n	800550c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	2380      	movs	r3, #128	; 0x80
 80054f2:	05db      	lsls	r3, r3, #23
 80054f4:	429a      	cmp	r2, r3
 80054f6:	d009      	beq.n	800550c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a11      	ldr	r2, [pc, #68]	; (8005544 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d004      	beq.n	800550c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4a10      	ldr	r2, [pc, #64]	; (8005548 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d10c      	bne.n	8005526 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	2280      	movs	r2, #128	; 0x80
 8005510:	4393      	bics	r3, r2
 8005512:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	68ba      	ldr	r2, [r7, #8]
 800551a:	4313      	orrs	r3, r2
 800551c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	68ba      	ldr	r2, [r7, #8]
 8005524:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	223d      	movs	r2, #61	; 0x3d
 800552a:	2101      	movs	r1, #1
 800552c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	223c      	movs	r2, #60	; 0x3c
 8005532:	2100      	movs	r1, #0
 8005534:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005536:	2300      	movs	r3, #0
}
 8005538:	0018      	movs	r0, r3
 800553a:	46bd      	mov	sp, r7
 800553c:	b004      	add	sp, #16
 800553e:	bd80      	pop	{r7, pc}
 8005540:	40012c00 	.word	0x40012c00
 8005544:	40000400 	.word	0x40000400
 8005548:	40014000 	.word	0x40014000

0800554c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b082      	sub	sp, #8
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005554:	46c0      	nop			; (mov r8, r8)
 8005556:	46bd      	mov	sp, r7
 8005558:	b002      	add	sp, #8
 800555a:	bd80      	pop	{r7, pc}

0800555c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b082      	sub	sp, #8
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005564:	46c0      	nop			; (mov r8, r8)
 8005566:	46bd      	mov	sp, r7
 8005568:	b002      	add	sp, #8
 800556a:	bd80      	pop	{r7, pc}

0800556c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b082      	sub	sp, #8
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d101      	bne.n	800557e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800557a:	2301      	movs	r3, #1
 800557c:	e044      	b.n	8005608 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005582:	2b00      	cmp	r3, #0
 8005584:	d107      	bne.n	8005596 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2274      	movs	r2, #116	; 0x74
 800558a:	2100      	movs	r1, #0
 800558c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	0018      	movs	r0, r3
 8005592:	f7fc fa2f 	bl	80019f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2224      	movs	r2, #36	; 0x24
 800559a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	681a      	ldr	r2, [r3, #0]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	2101      	movs	r1, #1
 80055a8:	438a      	bics	r2, r1
 80055aa:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	0018      	movs	r0, r3
 80055b0:	f000 fd0c 	bl	8005fcc <UART_SetConfig>
 80055b4:	0003      	movs	r3, r0
 80055b6:	2b01      	cmp	r3, #1
 80055b8:	d101      	bne.n	80055be <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80055ba:	2301      	movs	r3, #1
 80055bc:	e024      	b.n	8005608 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d003      	beq.n	80055ce <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	0018      	movs	r0, r3
 80055ca:	f000 fe3f 	bl	800624c <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	685a      	ldr	r2, [r3, #4]
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	490d      	ldr	r1, [pc, #52]	; (8005610 <HAL_UART_Init+0xa4>)
 80055da:	400a      	ands	r2, r1
 80055dc:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	689a      	ldr	r2, [r3, #8]
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	212a      	movs	r1, #42	; 0x2a
 80055ea:	438a      	bics	r2, r1
 80055ec:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	681a      	ldr	r2, [r3, #0]
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	2101      	movs	r1, #1
 80055fa:	430a      	orrs	r2, r1
 80055fc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	0018      	movs	r0, r3
 8005602:	f000 fed7 	bl	80063b4 <UART_CheckIdleState>
 8005606:	0003      	movs	r3, r0
}
 8005608:	0018      	movs	r0, r3
 800560a:	46bd      	mov	sp, r7
 800560c:	b002      	add	sp, #8
 800560e:	bd80      	pop	{r7, pc}
 8005610:	ffffb7ff 	.word	0xffffb7ff

08005614 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b08a      	sub	sp, #40	; 0x28
 8005618:	af02      	add	r7, sp, #8
 800561a:	60f8      	str	r0, [r7, #12]
 800561c:	60b9      	str	r1, [r7, #8]
 800561e:	603b      	str	r3, [r7, #0]
 8005620:	1dbb      	adds	r3, r7, #6
 8005622:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005628:	2b20      	cmp	r3, #32
 800562a:	d000      	beq.n	800562e <HAL_UART_Transmit+0x1a>
 800562c:	e096      	b.n	800575c <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d003      	beq.n	800563c <HAL_UART_Transmit+0x28>
 8005634:	1dbb      	adds	r3, r7, #6
 8005636:	881b      	ldrh	r3, [r3, #0]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d101      	bne.n	8005640 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800563c:	2301      	movs	r3, #1
 800563e:	e08e      	b.n	800575e <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	689a      	ldr	r2, [r3, #8]
 8005644:	2380      	movs	r3, #128	; 0x80
 8005646:	015b      	lsls	r3, r3, #5
 8005648:	429a      	cmp	r2, r3
 800564a:	d109      	bne.n	8005660 <HAL_UART_Transmit+0x4c>
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	691b      	ldr	r3, [r3, #16]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d105      	bne.n	8005660 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	2201      	movs	r2, #1
 8005658:	4013      	ands	r3, r2
 800565a:	d001      	beq.n	8005660 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 800565c:	2301      	movs	r3, #1
 800565e:	e07e      	b.n	800575e <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2274      	movs	r2, #116	; 0x74
 8005664:	5c9b      	ldrb	r3, [r3, r2]
 8005666:	2b01      	cmp	r3, #1
 8005668:	d101      	bne.n	800566e <HAL_UART_Transmit+0x5a>
 800566a:	2302      	movs	r3, #2
 800566c:	e077      	b.n	800575e <HAL_UART_Transmit+0x14a>
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2274      	movs	r2, #116	; 0x74
 8005672:	2101      	movs	r1, #1
 8005674:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	2280      	movs	r2, #128	; 0x80
 800567a:	2100      	movs	r1, #0
 800567c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2221      	movs	r2, #33	; 0x21
 8005682:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005684:	f7fc faea 	bl	8001c5c <HAL_GetTick>
 8005688:	0003      	movs	r3, r0
 800568a:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	1dba      	adds	r2, r7, #6
 8005690:	2150      	movs	r1, #80	; 0x50
 8005692:	8812      	ldrh	r2, [r2, #0]
 8005694:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	1dba      	adds	r2, r7, #6
 800569a:	2152      	movs	r1, #82	; 0x52
 800569c:	8812      	ldrh	r2, [r2, #0]
 800569e:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	689a      	ldr	r2, [r3, #8]
 80056a4:	2380      	movs	r3, #128	; 0x80
 80056a6:	015b      	lsls	r3, r3, #5
 80056a8:	429a      	cmp	r2, r3
 80056aa:	d108      	bne.n	80056be <HAL_UART_Transmit+0xaa>
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	691b      	ldr	r3, [r3, #16]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d104      	bne.n	80056be <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 80056b4:	2300      	movs	r3, #0
 80056b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	61bb      	str	r3, [r7, #24]
 80056bc:	e003      	b.n	80056c6 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 80056be:	68bb      	ldr	r3, [r7, #8]
 80056c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80056c2:	2300      	movs	r3, #0
 80056c4:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2274      	movs	r2, #116	; 0x74
 80056ca:	2100      	movs	r1, #0
 80056cc:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 80056ce:	e02d      	b.n	800572c <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80056d0:	697a      	ldr	r2, [r7, #20]
 80056d2:	68f8      	ldr	r0, [r7, #12]
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	9300      	str	r3, [sp, #0]
 80056d8:	0013      	movs	r3, r2
 80056da:	2200      	movs	r2, #0
 80056dc:	2180      	movs	r1, #128	; 0x80
 80056de:	f000 feb1 	bl	8006444 <UART_WaitOnFlagUntilTimeout>
 80056e2:	1e03      	subs	r3, r0, #0
 80056e4:	d001      	beq.n	80056ea <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 80056e6:	2303      	movs	r3, #3
 80056e8:	e039      	b.n	800575e <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 80056ea:	69fb      	ldr	r3, [r7, #28]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d10b      	bne.n	8005708 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80056f0:	69bb      	ldr	r3, [r7, #24]
 80056f2:	881a      	ldrh	r2, [r3, #0]
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	05d2      	lsls	r2, r2, #23
 80056fa:	0dd2      	lsrs	r2, r2, #23
 80056fc:	b292      	uxth	r2, r2
 80056fe:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005700:	69bb      	ldr	r3, [r7, #24]
 8005702:	3302      	adds	r3, #2
 8005704:	61bb      	str	r3, [r7, #24]
 8005706:	e008      	b.n	800571a <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005708:	69fb      	ldr	r3, [r7, #28]
 800570a:	781a      	ldrb	r2, [r3, #0]
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	b292      	uxth	r2, r2
 8005712:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005714:	69fb      	ldr	r3, [r7, #28]
 8005716:	3301      	adds	r3, #1
 8005718:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	2252      	movs	r2, #82	; 0x52
 800571e:	5a9b      	ldrh	r3, [r3, r2]
 8005720:	b29b      	uxth	r3, r3
 8005722:	3b01      	subs	r3, #1
 8005724:	b299      	uxth	r1, r3
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	2252      	movs	r2, #82	; 0x52
 800572a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2252      	movs	r2, #82	; 0x52
 8005730:	5a9b      	ldrh	r3, [r3, r2]
 8005732:	b29b      	uxth	r3, r3
 8005734:	2b00      	cmp	r3, #0
 8005736:	d1cb      	bne.n	80056d0 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005738:	697a      	ldr	r2, [r7, #20]
 800573a:	68f8      	ldr	r0, [r7, #12]
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	9300      	str	r3, [sp, #0]
 8005740:	0013      	movs	r3, r2
 8005742:	2200      	movs	r2, #0
 8005744:	2140      	movs	r1, #64	; 0x40
 8005746:	f000 fe7d 	bl	8006444 <UART_WaitOnFlagUntilTimeout>
 800574a:	1e03      	subs	r3, r0, #0
 800574c:	d001      	beq.n	8005752 <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 800574e:	2303      	movs	r3, #3
 8005750:	e005      	b.n	800575e <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2220      	movs	r2, #32
 8005756:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005758:	2300      	movs	r3, #0
 800575a:	e000      	b.n	800575e <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 800575c:	2302      	movs	r3, #2
  }
}
 800575e:	0018      	movs	r0, r3
 8005760:	46bd      	mov	sp, r7
 8005762:	b008      	add	sp, #32
 8005764:	bd80      	pop	{r7, pc}
	...

08005768 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b08a      	sub	sp, #40	; 0x28
 800576c:	af02      	add	r7, sp, #8
 800576e:	60f8      	str	r0, [r7, #12]
 8005770:	60b9      	str	r1, [r7, #8]
 8005772:	603b      	str	r3, [r7, #0]
 8005774:	1dbb      	adds	r3, r7, #6
 8005776:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800577c:	2b20      	cmp	r3, #32
 800577e:	d000      	beq.n	8005782 <HAL_UART_Receive+0x1a>
 8005780:	e0c6      	b.n	8005910 <HAL_UART_Receive+0x1a8>
  {
    if ((pData == NULL) || (Size == 0U))
 8005782:	68bb      	ldr	r3, [r7, #8]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d003      	beq.n	8005790 <HAL_UART_Receive+0x28>
 8005788:	1dbb      	adds	r3, r7, #6
 800578a:	881b      	ldrh	r3, [r3, #0]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d101      	bne.n	8005794 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8005790:	2301      	movs	r3, #1
 8005792:	e0be      	b.n	8005912 <HAL_UART_Receive+0x1aa>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	689a      	ldr	r2, [r3, #8]
 8005798:	2380      	movs	r3, #128	; 0x80
 800579a:	015b      	lsls	r3, r3, #5
 800579c:	429a      	cmp	r2, r3
 800579e:	d109      	bne.n	80057b4 <HAL_UART_Receive+0x4c>
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	691b      	ldr	r3, [r3, #16]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d105      	bne.n	80057b4 <HAL_UART_Receive+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	2201      	movs	r2, #1
 80057ac:	4013      	ands	r3, r2
 80057ae:	d001      	beq.n	80057b4 <HAL_UART_Receive+0x4c>
      {
        return  HAL_ERROR;
 80057b0:	2301      	movs	r3, #1
 80057b2:	e0ae      	b.n	8005912 <HAL_UART_Receive+0x1aa>
      }
    }

    __HAL_LOCK(huart);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2274      	movs	r2, #116	; 0x74
 80057b8:	5c9b      	ldrb	r3, [r3, r2]
 80057ba:	2b01      	cmp	r3, #1
 80057bc:	d101      	bne.n	80057c2 <HAL_UART_Receive+0x5a>
 80057be:	2302      	movs	r3, #2
 80057c0:	e0a7      	b.n	8005912 <HAL_UART_Receive+0x1aa>
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	2274      	movs	r2, #116	; 0x74
 80057c6:	2101      	movs	r1, #1
 80057c8:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2280      	movs	r2, #128	; 0x80
 80057ce:	2100      	movs	r1, #0
 80057d0:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2222      	movs	r2, #34	; 0x22
 80057d6:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	2200      	movs	r2, #0
 80057dc:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80057de:	f7fc fa3d 	bl	8001c5c <HAL_GetTick>
 80057e2:	0003      	movs	r3, r0
 80057e4:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	1dba      	adds	r2, r7, #6
 80057ea:	2158      	movs	r1, #88	; 0x58
 80057ec:	8812      	ldrh	r2, [r2, #0]
 80057ee:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	1dba      	adds	r2, r7, #6
 80057f4:	215a      	movs	r1, #90	; 0x5a
 80057f6:	8812      	ldrh	r2, [r2, #0]
 80057f8:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	689a      	ldr	r2, [r3, #8]
 80057fe:	2380      	movs	r3, #128	; 0x80
 8005800:	015b      	lsls	r3, r3, #5
 8005802:	429a      	cmp	r2, r3
 8005804:	d10d      	bne.n	8005822 <HAL_UART_Receive+0xba>
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	691b      	ldr	r3, [r3, #16]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d104      	bne.n	8005818 <HAL_UART_Receive+0xb0>
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	225c      	movs	r2, #92	; 0x5c
 8005812:	4942      	ldr	r1, [pc, #264]	; (800591c <HAL_UART_Receive+0x1b4>)
 8005814:	5299      	strh	r1, [r3, r2]
 8005816:	e01a      	b.n	800584e <HAL_UART_Receive+0xe6>
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	225c      	movs	r2, #92	; 0x5c
 800581c:	21ff      	movs	r1, #255	; 0xff
 800581e:	5299      	strh	r1, [r3, r2]
 8005820:	e015      	b.n	800584e <HAL_UART_Receive+0xe6>
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	689b      	ldr	r3, [r3, #8]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d10d      	bne.n	8005846 <HAL_UART_Receive+0xde>
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	691b      	ldr	r3, [r3, #16]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d104      	bne.n	800583c <HAL_UART_Receive+0xd4>
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	225c      	movs	r2, #92	; 0x5c
 8005836:	21ff      	movs	r1, #255	; 0xff
 8005838:	5299      	strh	r1, [r3, r2]
 800583a:	e008      	b.n	800584e <HAL_UART_Receive+0xe6>
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	225c      	movs	r2, #92	; 0x5c
 8005840:	217f      	movs	r1, #127	; 0x7f
 8005842:	5299      	strh	r1, [r3, r2]
 8005844:	e003      	b.n	800584e <HAL_UART_Receive+0xe6>
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	225c      	movs	r2, #92	; 0x5c
 800584a:	2100      	movs	r1, #0
 800584c:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 800584e:	2312      	movs	r3, #18
 8005850:	18fb      	adds	r3, r7, r3
 8005852:	68fa      	ldr	r2, [r7, #12]
 8005854:	215c      	movs	r1, #92	; 0x5c
 8005856:	5a52      	ldrh	r2, [r2, r1]
 8005858:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	689a      	ldr	r2, [r3, #8]
 800585e:	2380      	movs	r3, #128	; 0x80
 8005860:	015b      	lsls	r3, r3, #5
 8005862:	429a      	cmp	r2, r3
 8005864:	d108      	bne.n	8005878 <HAL_UART_Receive+0x110>
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	691b      	ldr	r3, [r3, #16]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d104      	bne.n	8005878 <HAL_UART_Receive+0x110>
    {
      pdata8bits  = NULL;
 800586e:	2300      	movs	r3, #0
 8005870:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	61bb      	str	r3, [r7, #24]
 8005876:	e003      	b.n	8005880 <HAL_UART_Receive+0x118>
    }
    else
    {
      pdata8bits  = pData;
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800587c:	2300      	movs	r3, #0
 800587e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	2274      	movs	r2, #116	; 0x74
 8005884:	2100      	movs	r1, #0
 8005886:	5499      	strb	r1, [r3, r2]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005888:	e037      	b.n	80058fa <HAL_UART_Receive+0x192>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800588a:	697a      	ldr	r2, [r7, #20]
 800588c:	68f8      	ldr	r0, [r7, #12]
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	9300      	str	r3, [sp, #0]
 8005892:	0013      	movs	r3, r2
 8005894:	2200      	movs	r2, #0
 8005896:	2120      	movs	r1, #32
 8005898:	f000 fdd4 	bl	8006444 <UART_WaitOnFlagUntilTimeout>
 800589c:	1e03      	subs	r3, r0, #0
 800589e:	d001      	beq.n	80058a4 <HAL_UART_Receive+0x13c>
      {
        return HAL_TIMEOUT;
 80058a0:	2303      	movs	r3, #3
 80058a2:	e036      	b.n	8005912 <HAL_UART_Receive+0x1aa>
      }
      if (pdata8bits == NULL)
 80058a4:	69fb      	ldr	r3, [r7, #28]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d10e      	bne.n	80058c8 <HAL_UART_Receive+0x160>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80058b0:	b29b      	uxth	r3, r3
 80058b2:	2212      	movs	r2, #18
 80058b4:	18ba      	adds	r2, r7, r2
 80058b6:	8812      	ldrh	r2, [r2, #0]
 80058b8:	4013      	ands	r3, r2
 80058ba:	b29a      	uxth	r2, r3
 80058bc:	69bb      	ldr	r3, [r7, #24]
 80058be:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80058c0:	69bb      	ldr	r3, [r7, #24]
 80058c2:	3302      	adds	r3, #2
 80058c4:	61bb      	str	r3, [r7, #24]
 80058c6:	e00f      	b.n	80058e8 <HAL_UART_Receive+0x180>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80058ce:	b29b      	uxth	r3, r3
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	2212      	movs	r2, #18
 80058d4:	18ba      	adds	r2, r7, r2
 80058d6:	8812      	ldrh	r2, [r2, #0]
 80058d8:	b2d2      	uxtb	r2, r2
 80058da:	4013      	ands	r3, r2
 80058dc:	b2da      	uxtb	r2, r3
 80058de:	69fb      	ldr	r3, [r7, #28]
 80058e0:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80058e2:	69fb      	ldr	r3, [r7, #28]
 80058e4:	3301      	adds	r3, #1
 80058e6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	225a      	movs	r2, #90	; 0x5a
 80058ec:	5a9b      	ldrh	r3, [r3, r2]
 80058ee:	b29b      	uxth	r3, r3
 80058f0:	3b01      	subs	r3, #1
 80058f2:	b299      	uxth	r1, r3
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	225a      	movs	r2, #90	; 0x5a
 80058f8:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	225a      	movs	r2, #90	; 0x5a
 80058fe:	5a9b      	ldrh	r3, [r3, r2]
 8005900:	b29b      	uxth	r3, r3
 8005902:	2b00      	cmp	r3, #0
 8005904:	d1c1      	bne.n	800588a <HAL_UART_Receive+0x122>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	2220      	movs	r2, #32
 800590a:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800590c:	2300      	movs	r3, #0
 800590e:	e000      	b.n	8005912 <HAL_UART_Receive+0x1aa>
  }
  else
  {
    return HAL_BUSY;
 8005910:	2302      	movs	r3, #2
  }
}
 8005912:	0018      	movs	r0, r3
 8005914:	46bd      	mov	sp, r7
 8005916:	b008      	add	sp, #32
 8005918:	bd80      	pop	{r7, pc}
 800591a:	46c0      	nop			; (mov r8, r8)
 800591c:	000001ff 	.word	0x000001ff

08005920 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b088      	sub	sp, #32
 8005924:	af00      	add	r7, sp, #0
 8005926:	60f8      	str	r0, [r7, #12]
 8005928:	60b9      	str	r1, [r7, #8]
 800592a:	1dbb      	adds	r3, r7, #6
 800592c:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005932:	2b20      	cmp	r3, #32
 8005934:	d150      	bne.n	80059d8 <HAL_UART_Receive_IT+0xb8>
  {
    if ((pData == NULL) || (Size == 0U))
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d003      	beq.n	8005944 <HAL_UART_Receive_IT+0x24>
 800593c:	1dbb      	adds	r3, r7, #6
 800593e:	881b      	ldrh	r3, [r3, #0]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d101      	bne.n	8005948 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005944:	2301      	movs	r3, #1
 8005946:	e048      	b.n	80059da <HAL_UART_Receive_IT+0xba>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	689a      	ldr	r2, [r3, #8]
 800594c:	2380      	movs	r3, #128	; 0x80
 800594e:	015b      	lsls	r3, r3, #5
 8005950:	429a      	cmp	r2, r3
 8005952:	d109      	bne.n	8005968 <HAL_UART_Receive_IT+0x48>
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	691b      	ldr	r3, [r3, #16]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d105      	bne.n	8005968 <HAL_UART_Receive_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	2201      	movs	r2, #1
 8005960:	4013      	ands	r3, r2
 8005962:	d001      	beq.n	8005968 <HAL_UART_Receive_IT+0x48>
      {
        return  HAL_ERROR;
 8005964:	2301      	movs	r3, #1
 8005966:	e038      	b.n	80059da <HAL_UART_Receive_IT+0xba>
      }
    }

    __HAL_LOCK(huart);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2274      	movs	r2, #116	; 0x74
 800596c:	5c9b      	ldrb	r3, [r3, r2]
 800596e:	2b01      	cmp	r3, #1
 8005970:	d101      	bne.n	8005976 <HAL_UART_Receive_IT+0x56>
 8005972:	2302      	movs	r3, #2
 8005974:	e031      	b.n	80059da <HAL_UART_Receive_IT+0xba>
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	2274      	movs	r2, #116	; 0x74
 800597a:	2101      	movs	r1, #1
 800597c:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	2200      	movs	r2, #0
 8005982:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	685a      	ldr	r2, [r3, #4]
 800598a:	2380      	movs	r3, #128	; 0x80
 800598c:	041b      	lsls	r3, r3, #16
 800598e:	4013      	ands	r3, r2
 8005990:	d019      	beq.n	80059c6 <HAL_UART_Receive_IT+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005992:	f3ef 8310 	mrs	r3, PRIMASK
 8005996:	613b      	str	r3, [r7, #16]
  return(result);
 8005998:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800599a:	61fb      	str	r3, [r7, #28]
 800599c:	2301      	movs	r3, #1
 800599e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059a0:	697b      	ldr	r3, [r7, #20]
 80059a2:	f383 8810 	msr	PRIMASK, r3
}
 80059a6:	46c0      	nop			; (mov r8, r8)
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	681a      	ldr	r2, [r3, #0]
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	2180      	movs	r1, #128	; 0x80
 80059b4:	04c9      	lsls	r1, r1, #19
 80059b6:	430a      	orrs	r2, r1
 80059b8:	601a      	str	r2, [r3, #0]
 80059ba:	69fb      	ldr	r3, [r7, #28]
 80059bc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059be:	69bb      	ldr	r3, [r7, #24]
 80059c0:	f383 8810 	msr	PRIMASK, r3
}
 80059c4:	46c0      	nop			; (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80059c6:	1dbb      	adds	r3, r7, #6
 80059c8:	881a      	ldrh	r2, [r3, #0]
 80059ca:	68b9      	ldr	r1, [r7, #8]
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	0018      	movs	r0, r3
 80059d0:	f000 fdfc 	bl	80065cc <UART_Start_Receive_IT>
 80059d4:	0003      	movs	r3, r0
 80059d6:	e000      	b.n	80059da <HAL_UART_Receive_IT+0xba>
  }
  else
  {
    return HAL_BUSY;
 80059d8:	2302      	movs	r3, #2
  }
}
 80059da:	0018      	movs	r0, r3
 80059dc:	46bd      	mov	sp, r7
 80059de:	b008      	add	sp, #32
 80059e0:	bd80      	pop	{r7, pc}
	...

080059e4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80059e4:	b590      	push	{r4, r7, lr}
 80059e6:	b0ab      	sub	sp, #172	; 0xac
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	69db      	ldr	r3, [r3, #28]
 80059f2:	22a4      	movs	r2, #164	; 0xa4
 80059f4:	18b9      	adds	r1, r7, r2
 80059f6:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	20a0      	movs	r0, #160	; 0xa0
 8005a00:	1839      	adds	r1, r7, r0
 8005a02:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	689b      	ldr	r3, [r3, #8]
 8005a0a:	219c      	movs	r1, #156	; 0x9c
 8005a0c:	1879      	adds	r1, r7, r1
 8005a0e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005a10:	0011      	movs	r1, r2
 8005a12:	18bb      	adds	r3, r7, r2
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	4a99      	ldr	r2, [pc, #612]	; (8005c7c <HAL_UART_IRQHandler+0x298>)
 8005a18:	4013      	ands	r3, r2
 8005a1a:	2298      	movs	r2, #152	; 0x98
 8005a1c:	18bc      	adds	r4, r7, r2
 8005a1e:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8005a20:	18bb      	adds	r3, r7, r2
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d114      	bne.n	8005a52 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005a28:	187b      	adds	r3, r7, r1
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	2220      	movs	r2, #32
 8005a2e:	4013      	ands	r3, r2
 8005a30:	d00f      	beq.n	8005a52 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005a32:	183b      	adds	r3, r7, r0
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	2220      	movs	r2, #32
 8005a38:	4013      	ands	r3, r2
 8005a3a:	d00a      	beq.n	8005a52 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d100      	bne.n	8005a46 <HAL_UART_IRQHandler+0x62>
 8005a44:	e296      	b.n	8005f74 <HAL_UART_IRQHandler+0x590>
      {
        huart->RxISR(huart);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005a4a:	687a      	ldr	r2, [r7, #4]
 8005a4c:	0010      	movs	r0, r2
 8005a4e:	4798      	blx	r3
      }
      return;
 8005a50:	e290      	b.n	8005f74 <HAL_UART_IRQHandler+0x590>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005a52:	2398      	movs	r3, #152	; 0x98
 8005a54:	18fb      	adds	r3, r7, r3
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d100      	bne.n	8005a5e <HAL_UART_IRQHandler+0x7a>
 8005a5c:	e114      	b.n	8005c88 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005a5e:	239c      	movs	r3, #156	; 0x9c
 8005a60:	18fb      	adds	r3, r7, r3
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	2201      	movs	r2, #1
 8005a66:	4013      	ands	r3, r2
 8005a68:	d106      	bne.n	8005a78 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005a6a:	23a0      	movs	r3, #160	; 0xa0
 8005a6c:	18fb      	adds	r3, r7, r3
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4a83      	ldr	r2, [pc, #524]	; (8005c80 <HAL_UART_IRQHandler+0x29c>)
 8005a72:	4013      	ands	r3, r2
 8005a74:	d100      	bne.n	8005a78 <HAL_UART_IRQHandler+0x94>
 8005a76:	e107      	b.n	8005c88 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005a78:	23a4      	movs	r3, #164	; 0xa4
 8005a7a:	18fb      	adds	r3, r7, r3
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	2201      	movs	r2, #1
 8005a80:	4013      	ands	r3, r2
 8005a82:	d012      	beq.n	8005aaa <HAL_UART_IRQHandler+0xc6>
 8005a84:	23a0      	movs	r3, #160	; 0xa0
 8005a86:	18fb      	adds	r3, r7, r3
 8005a88:	681a      	ldr	r2, [r3, #0]
 8005a8a:	2380      	movs	r3, #128	; 0x80
 8005a8c:	005b      	lsls	r3, r3, #1
 8005a8e:	4013      	ands	r3, r2
 8005a90:	d00b      	beq.n	8005aaa <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	2201      	movs	r2, #1
 8005a98:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2280      	movs	r2, #128	; 0x80
 8005a9e:	589b      	ldr	r3, [r3, r2]
 8005aa0:	2201      	movs	r2, #1
 8005aa2:	431a      	orrs	r2, r3
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2180      	movs	r1, #128	; 0x80
 8005aa8:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005aaa:	23a4      	movs	r3, #164	; 0xa4
 8005aac:	18fb      	adds	r3, r7, r3
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	2202      	movs	r2, #2
 8005ab2:	4013      	ands	r3, r2
 8005ab4:	d011      	beq.n	8005ada <HAL_UART_IRQHandler+0xf6>
 8005ab6:	239c      	movs	r3, #156	; 0x9c
 8005ab8:	18fb      	adds	r3, r7, r3
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	2201      	movs	r2, #1
 8005abe:	4013      	ands	r3, r2
 8005ac0:	d00b      	beq.n	8005ada <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	2202      	movs	r2, #2
 8005ac8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2280      	movs	r2, #128	; 0x80
 8005ace:	589b      	ldr	r3, [r3, r2]
 8005ad0:	2204      	movs	r2, #4
 8005ad2:	431a      	orrs	r2, r3
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2180      	movs	r1, #128	; 0x80
 8005ad8:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005ada:	23a4      	movs	r3, #164	; 0xa4
 8005adc:	18fb      	adds	r3, r7, r3
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	2204      	movs	r2, #4
 8005ae2:	4013      	ands	r3, r2
 8005ae4:	d011      	beq.n	8005b0a <HAL_UART_IRQHandler+0x126>
 8005ae6:	239c      	movs	r3, #156	; 0x9c
 8005ae8:	18fb      	adds	r3, r7, r3
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	2201      	movs	r2, #1
 8005aee:	4013      	ands	r3, r2
 8005af0:	d00b      	beq.n	8005b0a <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	2204      	movs	r2, #4
 8005af8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2280      	movs	r2, #128	; 0x80
 8005afe:	589b      	ldr	r3, [r3, r2]
 8005b00:	2202      	movs	r2, #2
 8005b02:	431a      	orrs	r2, r3
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2180      	movs	r1, #128	; 0x80
 8005b08:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005b0a:	23a4      	movs	r3, #164	; 0xa4
 8005b0c:	18fb      	adds	r3, r7, r3
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	2208      	movs	r2, #8
 8005b12:	4013      	ands	r3, r2
 8005b14:	d017      	beq.n	8005b46 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005b16:	23a0      	movs	r3, #160	; 0xa0
 8005b18:	18fb      	adds	r3, r7, r3
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	2220      	movs	r2, #32
 8005b1e:	4013      	ands	r3, r2
 8005b20:	d105      	bne.n	8005b2e <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005b22:	239c      	movs	r3, #156	; 0x9c
 8005b24:	18fb      	adds	r3, r7, r3
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	2201      	movs	r2, #1
 8005b2a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005b2c:	d00b      	beq.n	8005b46 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	2208      	movs	r2, #8
 8005b34:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2280      	movs	r2, #128	; 0x80
 8005b3a:	589b      	ldr	r3, [r3, r2]
 8005b3c:	2208      	movs	r2, #8
 8005b3e:	431a      	orrs	r2, r3
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2180      	movs	r1, #128	; 0x80
 8005b44:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005b46:	23a4      	movs	r3, #164	; 0xa4
 8005b48:	18fb      	adds	r3, r7, r3
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	2380      	movs	r3, #128	; 0x80
 8005b4e:	011b      	lsls	r3, r3, #4
 8005b50:	4013      	ands	r3, r2
 8005b52:	d013      	beq.n	8005b7c <HAL_UART_IRQHandler+0x198>
 8005b54:	23a0      	movs	r3, #160	; 0xa0
 8005b56:	18fb      	adds	r3, r7, r3
 8005b58:	681a      	ldr	r2, [r3, #0]
 8005b5a:	2380      	movs	r3, #128	; 0x80
 8005b5c:	04db      	lsls	r3, r3, #19
 8005b5e:	4013      	ands	r3, r2
 8005b60:	d00c      	beq.n	8005b7c <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	2280      	movs	r2, #128	; 0x80
 8005b68:	0112      	lsls	r2, r2, #4
 8005b6a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2280      	movs	r2, #128	; 0x80
 8005b70:	589b      	ldr	r3, [r3, r2]
 8005b72:	2220      	movs	r2, #32
 8005b74:	431a      	orrs	r2, r3
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2180      	movs	r1, #128	; 0x80
 8005b7a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2280      	movs	r2, #128	; 0x80
 8005b80:	589b      	ldr	r3, [r3, r2]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d100      	bne.n	8005b88 <HAL_UART_IRQHandler+0x1a4>
 8005b86:	e1f7      	b.n	8005f78 <HAL_UART_IRQHandler+0x594>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005b88:	23a4      	movs	r3, #164	; 0xa4
 8005b8a:	18fb      	adds	r3, r7, r3
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	2220      	movs	r2, #32
 8005b90:	4013      	ands	r3, r2
 8005b92:	d00e      	beq.n	8005bb2 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005b94:	23a0      	movs	r3, #160	; 0xa0
 8005b96:	18fb      	adds	r3, r7, r3
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	2220      	movs	r2, #32
 8005b9c:	4013      	ands	r3, r2
 8005b9e:	d008      	beq.n	8005bb2 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d004      	beq.n	8005bb2 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005bac:	687a      	ldr	r2, [r7, #4]
 8005bae:	0010      	movs	r0, r2
 8005bb0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2280      	movs	r2, #128	; 0x80
 8005bb6:	589b      	ldr	r3, [r3, r2]
 8005bb8:	2194      	movs	r1, #148	; 0x94
 8005bba:	187a      	adds	r2, r7, r1
 8005bbc:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	689b      	ldr	r3, [r3, #8]
 8005bc4:	2240      	movs	r2, #64	; 0x40
 8005bc6:	4013      	ands	r3, r2
 8005bc8:	2b40      	cmp	r3, #64	; 0x40
 8005bca:	d004      	beq.n	8005bd6 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005bcc:	187b      	adds	r3, r7, r1
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	2228      	movs	r2, #40	; 0x28
 8005bd2:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005bd4:	d047      	beq.n	8005c66 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	0018      	movs	r0, r3
 8005bda:	f000 fd93 	bl	8006704 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	689b      	ldr	r3, [r3, #8]
 8005be4:	2240      	movs	r2, #64	; 0x40
 8005be6:	4013      	ands	r3, r2
 8005be8:	2b40      	cmp	r3, #64	; 0x40
 8005bea:	d137      	bne.n	8005c5c <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005bec:	f3ef 8310 	mrs	r3, PRIMASK
 8005bf0:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8005bf2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005bf4:	2090      	movs	r0, #144	; 0x90
 8005bf6:	183a      	adds	r2, r7, r0
 8005bf8:	6013      	str	r3, [r2, #0]
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bfe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005c00:	f383 8810 	msr	PRIMASK, r3
}
 8005c04:	46c0      	nop			; (mov r8, r8)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	689a      	ldr	r2, [r3, #8]
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	2140      	movs	r1, #64	; 0x40
 8005c12:	438a      	bics	r2, r1
 8005c14:	609a      	str	r2, [r3, #8]
 8005c16:	183b      	adds	r3, r7, r0
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c1c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005c1e:	f383 8810 	msr	PRIMASK, r3
}
 8005c22:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d012      	beq.n	8005c52 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c30:	4a14      	ldr	r2, [pc, #80]	; (8005c84 <HAL_UART_IRQHandler+0x2a0>)
 8005c32:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c38:	0018      	movs	r0, r3
 8005c3a:	f7fc fe99 	bl	8002970 <HAL_DMA_Abort_IT>
 8005c3e:	1e03      	subs	r3, r0, #0
 8005c40:	d01a      	beq.n	8005c78 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c46:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c4c:	0018      	movs	r0, r3
 8005c4e:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c50:	e012      	b.n	8005c78 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	0018      	movs	r0, r3
 8005c56:	f000 f9a5 	bl	8005fa4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c5a:	e00d      	b.n	8005c78 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	0018      	movs	r0, r3
 8005c60:	f000 f9a0 	bl	8005fa4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c64:	e008      	b.n	8005c78 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	0018      	movs	r0, r3
 8005c6a:	f000 f99b 	bl	8005fa4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2280      	movs	r2, #128	; 0x80
 8005c72:	2100      	movs	r1, #0
 8005c74:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8005c76:	e17f      	b.n	8005f78 <HAL_UART_IRQHandler+0x594>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c78:	46c0      	nop			; (mov r8, r8)
    return;
 8005c7a:	e17d      	b.n	8005f78 <HAL_UART_IRQHandler+0x594>
 8005c7c:	0000080f 	.word	0x0000080f
 8005c80:	04000120 	.word	0x04000120
 8005c84:	080067c9 	.word	0x080067c9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d000      	beq.n	8005c92 <HAL_UART_IRQHandler+0x2ae>
 8005c90:	e131      	b.n	8005ef6 <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005c92:	23a4      	movs	r3, #164	; 0xa4
 8005c94:	18fb      	adds	r3, r7, r3
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	2210      	movs	r2, #16
 8005c9a:	4013      	ands	r3, r2
 8005c9c:	d100      	bne.n	8005ca0 <HAL_UART_IRQHandler+0x2bc>
 8005c9e:	e12a      	b.n	8005ef6 <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005ca0:	23a0      	movs	r3, #160	; 0xa0
 8005ca2:	18fb      	adds	r3, r7, r3
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	2210      	movs	r2, #16
 8005ca8:	4013      	ands	r3, r2
 8005caa:	d100      	bne.n	8005cae <HAL_UART_IRQHandler+0x2ca>
 8005cac:	e123      	b.n	8005ef6 <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	2210      	movs	r2, #16
 8005cb4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	689b      	ldr	r3, [r3, #8]
 8005cbc:	2240      	movs	r2, #64	; 0x40
 8005cbe:	4013      	ands	r3, r2
 8005cc0:	2b40      	cmp	r3, #64	; 0x40
 8005cc2:	d000      	beq.n	8005cc6 <HAL_UART_IRQHandler+0x2e2>
 8005cc4:	e09b      	b.n	8005dfe <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	685a      	ldr	r2, [r3, #4]
 8005cce:	217e      	movs	r1, #126	; 0x7e
 8005cd0:	187b      	adds	r3, r7, r1
 8005cd2:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8005cd4:	187b      	adds	r3, r7, r1
 8005cd6:	881b      	ldrh	r3, [r3, #0]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d100      	bne.n	8005cde <HAL_UART_IRQHandler+0x2fa>
 8005cdc:	e14e      	b.n	8005f7c <HAL_UART_IRQHandler+0x598>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2258      	movs	r2, #88	; 0x58
 8005ce2:	5a9b      	ldrh	r3, [r3, r2]
 8005ce4:	187a      	adds	r2, r7, r1
 8005ce6:	8812      	ldrh	r2, [r2, #0]
 8005ce8:	429a      	cmp	r2, r3
 8005cea:	d300      	bcc.n	8005cee <HAL_UART_IRQHandler+0x30a>
 8005cec:	e146      	b.n	8005f7c <HAL_UART_IRQHandler+0x598>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	187a      	adds	r2, r7, r1
 8005cf2:	215a      	movs	r1, #90	; 0x5a
 8005cf4:	8812      	ldrh	r2, [r2, #0]
 8005cf6:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cfc:	699b      	ldr	r3, [r3, #24]
 8005cfe:	2b20      	cmp	r3, #32
 8005d00:	d06e      	beq.n	8005de0 <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d02:	f3ef 8310 	mrs	r3, PRIMASK
 8005d06:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8005d08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005d0a:	67bb      	str	r3, [r7, #120]	; 0x78
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d12:	f383 8810 	msr	PRIMASK, r3
}
 8005d16:	46c0      	nop			; (mov r8, r8)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	681a      	ldr	r2, [r3, #0]
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	499a      	ldr	r1, [pc, #616]	; (8005f8c <HAL_UART_IRQHandler+0x5a8>)
 8005d24:	400a      	ands	r2, r1
 8005d26:	601a      	str	r2, [r3, #0]
 8005d28:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005d2a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d2e:	f383 8810 	msr	PRIMASK, r3
}
 8005d32:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d34:	f3ef 8310 	mrs	r3, PRIMASK
 8005d38:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8005d3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d3c:	677b      	str	r3, [r7, #116]	; 0x74
 8005d3e:	2301      	movs	r3, #1
 8005d40:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d42:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005d44:	f383 8810 	msr	PRIMASK, r3
}
 8005d48:	46c0      	nop			; (mov r8, r8)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	689a      	ldr	r2, [r3, #8]
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	2101      	movs	r1, #1
 8005d56:	438a      	bics	r2, r1
 8005d58:	609a      	str	r2, [r3, #8]
 8005d5a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d5c:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d5e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005d60:	f383 8810 	msr	PRIMASK, r3
}
 8005d64:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d66:	f3ef 8310 	mrs	r3, PRIMASK
 8005d6a:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8005d6c:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d6e:	673b      	str	r3, [r7, #112]	; 0x70
 8005d70:	2301      	movs	r3, #1
 8005d72:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d76:	f383 8810 	msr	PRIMASK, r3
}
 8005d7a:	46c0      	nop			; (mov r8, r8)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	689a      	ldr	r2, [r3, #8]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	2140      	movs	r1, #64	; 0x40
 8005d88:	438a      	bics	r2, r1
 8005d8a:	609a      	str	r2, [r3, #8]
 8005d8c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005d8e:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d92:	f383 8810 	msr	PRIMASK, r3
}
 8005d96:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2220      	movs	r2, #32
 8005d9c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2200      	movs	r2, #0
 8005da2:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005da4:	f3ef 8310 	mrs	r3, PRIMASK
 8005da8:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8005daa:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dac:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005dae:	2301      	movs	r3, #1
 8005db0:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005db2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005db4:	f383 8810 	msr	PRIMASK, r3
}
 8005db8:	46c0      	nop			; (mov r8, r8)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	681a      	ldr	r2, [r3, #0]
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	2110      	movs	r1, #16
 8005dc6:	438a      	bics	r2, r1
 8005dc8:	601a      	str	r2, [r3, #0]
 8005dca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dcc:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005dce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005dd0:	f383 8810 	msr	PRIMASK, r3
}
 8005dd4:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dda:	0018      	movs	r0, r3
 8005ddc:	f7fc fd90 	bl	8002900 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2258      	movs	r2, #88	; 0x58
 8005de4:	5a9a      	ldrh	r2, [r3, r2]
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	215a      	movs	r1, #90	; 0x5a
 8005dea:	5a5b      	ldrh	r3, [r3, r1]
 8005dec:	b29b      	uxth	r3, r3
 8005dee:	1ad3      	subs	r3, r2, r3
 8005df0:	b29a      	uxth	r2, r3
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	0011      	movs	r1, r2
 8005df6:	0018      	movs	r0, r3
 8005df8:	f000 f8dc 	bl	8005fb4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005dfc:	e0be      	b.n	8005f7c <HAL_UART_IRQHandler+0x598>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2258      	movs	r2, #88	; 0x58
 8005e02:	5a99      	ldrh	r1, [r3, r2]
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	225a      	movs	r2, #90	; 0x5a
 8005e08:	5a9b      	ldrh	r3, [r3, r2]
 8005e0a:	b29a      	uxth	r2, r3
 8005e0c:	208e      	movs	r0, #142	; 0x8e
 8005e0e:	183b      	adds	r3, r7, r0
 8005e10:	1a8a      	subs	r2, r1, r2
 8005e12:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	225a      	movs	r2, #90	; 0x5a
 8005e18:	5a9b      	ldrh	r3, [r3, r2]
 8005e1a:	b29b      	uxth	r3, r3
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d100      	bne.n	8005e22 <HAL_UART_IRQHandler+0x43e>
 8005e20:	e0ae      	b.n	8005f80 <HAL_UART_IRQHandler+0x59c>
          && (nb_rx_data > 0U))
 8005e22:	183b      	adds	r3, r7, r0
 8005e24:	881b      	ldrh	r3, [r3, #0]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d100      	bne.n	8005e2c <HAL_UART_IRQHandler+0x448>
 8005e2a:	e0a9      	b.n	8005f80 <HAL_UART_IRQHandler+0x59c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e2c:	f3ef 8310 	mrs	r3, PRIMASK
 8005e30:	60fb      	str	r3, [r7, #12]
  return(result);
 8005e32:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e34:	2488      	movs	r4, #136	; 0x88
 8005e36:	193a      	adds	r2, r7, r4
 8005e38:	6013      	str	r3, [r2, #0]
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e3e:	693b      	ldr	r3, [r7, #16]
 8005e40:	f383 8810 	msr	PRIMASK, r3
}
 8005e44:	46c0      	nop			; (mov r8, r8)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	681a      	ldr	r2, [r3, #0]
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	494f      	ldr	r1, [pc, #316]	; (8005f90 <HAL_UART_IRQHandler+0x5ac>)
 8005e52:	400a      	ands	r2, r1
 8005e54:	601a      	str	r2, [r3, #0]
 8005e56:	193b      	adds	r3, r7, r4
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e5c:	697b      	ldr	r3, [r7, #20]
 8005e5e:	f383 8810 	msr	PRIMASK, r3
}
 8005e62:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e64:	f3ef 8310 	mrs	r3, PRIMASK
 8005e68:	61bb      	str	r3, [r7, #24]
  return(result);
 8005e6a:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e6c:	2484      	movs	r4, #132	; 0x84
 8005e6e:	193a      	adds	r2, r7, r4
 8005e70:	6013      	str	r3, [r2, #0]
 8005e72:	2301      	movs	r3, #1
 8005e74:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e76:	69fb      	ldr	r3, [r7, #28]
 8005e78:	f383 8810 	msr	PRIMASK, r3
}
 8005e7c:	46c0      	nop			; (mov r8, r8)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	689a      	ldr	r2, [r3, #8]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	2101      	movs	r1, #1
 8005e8a:	438a      	bics	r2, r1
 8005e8c:	609a      	str	r2, [r3, #8]
 8005e8e:	193b      	adds	r3, r7, r4
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e94:	6a3b      	ldr	r3, [r7, #32]
 8005e96:	f383 8810 	msr	PRIMASK, r3
}
 8005e9a:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2220      	movs	r2, #32
 8005ea0:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005eae:	f3ef 8310 	mrs	r3, PRIMASK
 8005eb2:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005eb6:	2480      	movs	r4, #128	; 0x80
 8005eb8:	193a      	adds	r2, r7, r4
 8005eba:	6013      	str	r3, [r2, #0]
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ec0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ec2:	f383 8810 	msr	PRIMASK, r3
}
 8005ec6:	46c0      	nop			; (mov r8, r8)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	681a      	ldr	r2, [r3, #0]
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	2110      	movs	r1, #16
 8005ed4:	438a      	bics	r2, r1
 8005ed6:	601a      	str	r2, [r3, #0]
 8005ed8:	193b      	adds	r3, r7, r4
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ede:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ee0:	f383 8810 	msr	PRIMASK, r3
}
 8005ee4:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005ee6:	183b      	adds	r3, r7, r0
 8005ee8:	881a      	ldrh	r2, [r3, #0]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	0011      	movs	r1, r2
 8005eee:	0018      	movs	r0, r3
 8005ef0:	f000 f860 	bl	8005fb4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005ef4:	e044      	b.n	8005f80 <HAL_UART_IRQHandler+0x59c>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005ef6:	23a4      	movs	r3, #164	; 0xa4
 8005ef8:	18fb      	adds	r3, r7, r3
 8005efa:	681a      	ldr	r2, [r3, #0]
 8005efc:	2380      	movs	r3, #128	; 0x80
 8005efe:	035b      	lsls	r3, r3, #13
 8005f00:	4013      	ands	r3, r2
 8005f02:	d010      	beq.n	8005f26 <HAL_UART_IRQHandler+0x542>
 8005f04:	239c      	movs	r3, #156	; 0x9c
 8005f06:	18fb      	adds	r3, r7, r3
 8005f08:	681a      	ldr	r2, [r3, #0]
 8005f0a:	2380      	movs	r3, #128	; 0x80
 8005f0c:	03db      	lsls	r3, r3, #15
 8005f0e:	4013      	ands	r3, r2
 8005f10:	d009      	beq.n	8005f26 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	2280      	movs	r2, #128	; 0x80
 8005f18:	0352      	lsls	r2, r2, #13
 8005f1a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	0018      	movs	r0, r3
 8005f20:	f000 fdfc 	bl	8006b1c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005f24:	e02f      	b.n	8005f86 <HAL_UART_IRQHandler+0x5a2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005f26:	23a4      	movs	r3, #164	; 0xa4
 8005f28:	18fb      	adds	r3, r7, r3
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	2280      	movs	r2, #128	; 0x80
 8005f2e:	4013      	ands	r3, r2
 8005f30:	d00f      	beq.n	8005f52 <HAL_UART_IRQHandler+0x56e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005f32:	23a0      	movs	r3, #160	; 0xa0
 8005f34:	18fb      	adds	r3, r7, r3
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	2280      	movs	r2, #128	; 0x80
 8005f3a:	4013      	ands	r3, r2
 8005f3c:	d009      	beq.n	8005f52 <HAL_UART_IRQHandler+0x56e>
  {
    if (huart->TxISR != NULL)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d01e      	beq.n	8005f84 <HAL_UART_IRQHandler+0x5a0>
    {
      huart->TxISR(huart);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f4a:	687a      	ldr	r2, [r7, #4]
 8005f4c:	0010      	movs	r0, r2
 8005f4e:	4798      	blx	r3
    }
    return;
 8005f50:	e018      	b.n	8005f84 <HAL_UART_IRQHandler+0x5a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005f52:	23a4      	movs	r3, #164	; 0xa4
 8005f54:	18fb      	adds	r3, r7, r3
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	2240      	movs	r2, #64	; 0x40
 8005f5a:	4013      	ands	r3, r2
 8005f5c:	d013      	beq.n	8005f86 <HAL_UART_IRQHandler+0x5a2>
 8005f5e:	23a0      	movs	r3, #160	; 0xa0
 8005f60:	18fb      	adds	r3, r7, r3
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	2240      	movs	r2, #64	; 0x40
 8005f66:	4013      	ands	r3, r2
 8005f68:	d00d      	beq.n	8005f86 <HAL_UART_IRQHandler+0x5a2>
  {
    UART_EndTransmit_IT(huart);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	0018      	movs	r0, r3
 8005f6e:	f000 fc42 	bl	80067f6 <UART_EndTransmit_IT>
    return;
 8005f72:	e008      	b.n	8005f86 <HAL_UART_IRQHandler+0x5a2>
      return;
 8005f74:	46c0      	nop			; (mov r8, r8)
 8005f76:	e006      	b.n	8005f86 <HAL_UART_IRQHandler+0x5a2>
    return;
 8005f78:	46c0      	nop			; (mov r8, r8)
 8005f7a:	e004      	b.n	8005f86 <HAL_UART_IRQHandler+0x5a2>
      return;
 8005f7c:	46c0      	nop			; (mov r8, r8)
 8005f7e:	e002      	b.n	8005f86 <HAL_UART_IRQHandler+0x5a2>
      return;
 8005f80:	46c0      	nop			; (mov r8, r8)
 8005f82:	e000      	b.n	8005f86 <HAL_UART_IRQHandler+0x5a2>
    return;
 8005f84:	46c0      	nop			; (mov r8, r8)
  }

}
 8005f86:	46bd      	mov	sp, r7
 8005f88:	b02b      	add	sp, #172	; 0xac
 8005f8a:	bd90      	pop	{r4, r7, pc}
 8005f8c:	fffffeff 	.word	0xfffffeff
 8005f90:	fffffedf 	.word	0xfffffedf

08005f94 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b082      	sub	sp, #8
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005f9c:	46c0      	nop			; (mov r8, r8)
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	b002      	add	sp, #8
 8005fa2:	bd80      	pop	{r7, pc}

08005fa4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b082      	sub	sp, #8
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005fac:	46c0      	nop			; (mov r8, r8)
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	b002      	add	sp, #8
 8005fb2:	bd80      	pop	{r7, pc}

08005fb4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b082      	sub	sp, #8
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
 8005fbc:	000a      	movs	r2, r1
 8005fbe:	1cbb      	adds	r3, r7, #2
 8005fc0:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005fc2:	46c0      	nop			; (mov r8, r8)
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	b002      	add	sp, #8
 8005fc8:	bd80      	pop	{r7, pc}
	...

08005fcc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b088      	sub	sp, #32
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005fd4:	231e      	movs	r3, #30
 8005fd6:	18fb      	adds	r3, r7, r3
 8005fd8:	2200      	movs	r2, #0
 8005fda:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	689a      	ldr	r2, [r3, #8]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	691b      	ldr	r3, [r3, #16]
 8005fe4:	431a      	orrs	r2, r3
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	695b      	ldr	r3, [r3, #20]
 8005fea:	431a      	orrs	r2, r3
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	69db      	ldr	r3, [r3, #28]
 8005ff0:	4313      	orrs	r3, r2
 8005ff2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4a8d      	ldr	r2, [pc, #564]	; (8006230 <UART_SetConfig+0x264>)
 8005ffc:	4013      	ands	r3, r2
 8005ffe:	0019      	movs	r1, r3
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	697a      	ldr	r2, [r7, #20]
 8006006:	430a      	orrs	r2, r1
 8006008:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	4a88      	ldr	r2, [pc, #544]	; (8006234 <UART_SetConfig+0x268>)
 8006012:	4013      	ands	r3, r2
 8006014:	0019      	movs	r1, r3
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	68da      	ldr	r2, [r3, #12]
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	430a      	orrs	r2, r1
 8006020:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	699b      	ldr	r3, [r3, #24]
 8006026:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6a1b      	ldr	r3, [r3, #32]
 800602c:	697a      	ldr	r2, [r7, #20]
 800602e:	4313      	orrs	r3, r2
 8006030:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	689b      	ldr	r3, [r3, #8]
 8006038:	4a7f      	ldr	r2, [pc, #508]	; (8006238 <UART_SetConfig+0x26c>)
 800603a:	4013      	ands	r3, r2
 800603c:	0019      	movs	r1, r3
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	697a      	ldr	r2, [r7, #20]
 8006044:	430a      	orrs	r2, r1
 8006046:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	4a7b      	ldr	r2, [pc, #492]	; (800623c <UART_SetConfig+0x270>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d127      	bne.n	80060a2 <UART_SetConfig+0xd6>
 8006052:	4b7b      	ldr	r3, [pc, #492]	; (8006240 <UART_SetConfig+0x274>)
 8006054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006056:	2203      	movs	r2, #3
 8006058:	4013      	ands	r3, r2
 800605a:	2b03      	cmp	r3, #3
 800605c:	d00d      	beq.n	800607a <UART_SetConfig+0xae>
 800605e:	d81b      	bhi.n	8006098 <UART_SetConfig+0xcc>
 8006060:	2b02      	cmp	r3, #2
 8006062:	d014      	beq.n	800608e <UART_SetConfig+0xc2>
 8006064:	d818      	bhi.n	8006098 <UART_SetConfig+0xcc>
 8006066:	2b00      	cmp	r3, #0
 8006068:	d002      	beq.n	8006070 <UART_SetConfig+0xa4>
 800606a:	2b01      	cmp	r3, #1
 800606c:	d00a      	beq.n	8006084 <UART_SetConfig+0xb8>
 800606e:	e013      	b.n	8006098 <UART_SetConfig+0xcc>
 8006070:	231f      	movs	r3, #31
 8006072:	18fb      	adds	r3, r7, r3
 8006074:	2200      	movs	r2, #0
 8006076:	701a      	strb	r2, [r3, #0]
 8006078:	e021      	b.n	80060be <UART_SetConfig+0xf2>
 800607a:	231f      	movs	r3, #31
 800607c:	18fb      	adds	r3, r7, r3
 800607e:	2202      	movs	r2, #2
 8006080:	701a      	strb	r2, [r3, #0]
 8006082:	e01c      	b.n	80060be <UART_SetConfig+0xf2>
 8006084:	231f      	movs	r3, #31
 8006086:	18fb      	adds	r3, r7, r3
 8006088:	2204      	movs	r2, #4
 800608a:	701a      	strb	r2, [r3, #0]
 800608c:	e017      	b.n	80060be <UART_SetConfig+0xf2>
 800608e:	231f      	movs	r3, #31
 8006090:	18fb      	adds	r3, r7, r3
 8006092:	2208      	movs	r2, #8
 8006094:	701a      	strb	r2, [r3, #0]
 8006096:	e012      	b.n	80060be <UART_SetConfig+0xf2>
 8006098:	231f      	movs	r3, #31
 800609a:	18fb      	adds	r3, r7, r3
 800609c:	2210      	movs	r2, #16
 800609e:	701a      	strb	r2, [r3, #0]
 80060a0:	e00d      	b.n	80060be <UART_SetConfig+0xf2>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4a67      	ldr	r2, [pc, #412]	; (8006244 <UART_SetConfig+0x278>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d104      	bne.n	80060b6 <UART_SetConfig+0xea>
 80060ac:	231f      	movs	r3, #31
 80060ae:	18fb      	adds	r3, r7, r3
 80060b0:	2200      	movs	r2, #0
 80060b2:	701a      	strb	r2, [r3, #0]
 80060b4:	e003      	b.n	80060be <UART_SetConfig+0xf2>
 80060b6:	231f      	movs	r3, #31
 80060b8:	18fb      	adds	r3, r7, r3
 80060ba:	2210      	movs	r2, #16
 80060bc:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	69da      	ldr	r2, [r3, #28]
 80060c2:	2380      	movs	r3, #128	; 0x80
 80060c4:	021b      	lsls	r3, r3, #8
 80060c6:	429a      	cmp	r2, r3
 80060c8:	d15d      	bne.n	8006186 <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 80060ca:	231f      	movs	r3, #31
 80060cc:	18fb      	adds	r3, r7, r3
 80060ce:	781b      	ldrb	r3, [r3, #0]
 80060d0:	2b08      	cmp	r3, #8
 80060d2:	d015      	beq.n	8006100 <UART_SetConfig+0x134>
 80060d4:	dc18      	bgt.n	8006108 <UART_SetConfig+0x13c>
 80060d6:	2b04      	cmp	r3, #4
 80060d8:	d00d      	beq.n	80060f6 <UART_SetConfig+0x12a>
 80060da:	dc15      	bgt.n	8006108 <UART_SetConfig+0x13c>
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d002      	beq.n	80060e6 <UART_SetConfig+0x11a>
 80060e0:	2b02      	cmp	r3, #2
 80060e2:	d005      	beq.n	80060f0 <UART_SetConfig+0x124>
 80060e4:	e010      	b.n	8006108 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80060e6:	f7fe f8c1 	bl	800426c <HAL_RCC_GetPCLK1Freq>
 80060ea:	0003      	movs	r3, r0
 80060ec:	61bb      	str	r3, [r7, #24]
        break;
 80060ee:	e012      	b.n	8006116 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80060f0:	4b55      	ldr	r3, [pc, #340]	; (8006248 <UART_SetConfig+0x27c>)
 80060f2:	61bb      	str	r3, [r7, #24]
        break;
 80060f4:	e00f      	b.n	8006116 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80060f6:	f7fe f84b 	bl	8004190 <HAL_RCC_GetSysClockFreq>
 80060fa:	0003      	movs	r3, r0
 80060fc:	61bb      	str	r3, [r7, #24]
        break;
 80060fe:	e00a      	b.n	8006116 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006100:	2380      	movs	r3, #128	; 0x80
 8006102:	021b      	lsls	r3, r3, #8
 8006104:	61bb      	str	r3, [r7, #24]
        break;
 8006106:	e006      	b.n	8006116 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8006108:	2300      	movs	r3, #0
 800610a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800610c:	231e      	movs	r3, #30
 800610e:	18fb      	adds	r3, r7, r3
 8006110:	2201      	movs	r2, #1
 8006112:	701a      	strb	r2, [r3, #0]
        break;
 8006114:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006116:	69bb      	ldr	r3, [r7, #24]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d100      	bne.n	800611e <UART_SetConfig+0x152>
 800611c:	e07b      	b.n	8006216 <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800611e:	69bb      	ldr	r3, [r7, #24]
 8006120:	005a      	lsls	r2, r3, #1
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	085b      	lsrs	r3, r3, #1
 8006128:	18d2      	adds	r2, r2, r3
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	0019      	movs	r1, r3
 8006130:	0010      	movs	r0, r2
 8006132:	f7f9 ffe9 	bl	8000108 <__udivsi3>
 8006136:	0003      	movs	r3, r0
 8006138:	b29b      	uxth	r3, r3
 800613a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800613c:	693b      	ldr	r3, [r7, #16]
 800613e:	2b0f      	cmp	r3, #15
 8006140:	d91c      	bls.n	800617c <UART_SetConfig+0x1b0>
 8006142:	693a      	ldr	r2, [r7, #16]
 8006144:	2380      	movs	r3, #128	; 0x80
 8006146:	025b      	lsls	r3, r3, #9
 8006148:	429a      	cmp	r2, r3
 800614a:	d217      	bcs.n	800617c <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800614c:	693b      	ldr	r3, [r7, #16]
 800614e:	b29a      	uxth	r2, r3
 8006150:	200e      	movs	r0, #14
 8006152:	183b      	adds	r3, r7, r0
 8006154:	210f      	movs	r1, #15
 8006156:	438a      	bics	r2, r1
 8006158:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800615a:	693b      	ldr	r3, [r7, #16]
 800615c:	085b      	lsrs	r3, r3, #1
 800615e:	b29b      	uxth	r3, r3
 8006160:	2207      	movs	r2, #7
 8006162:	4013      	ands	r3, r2
 8006164:	b299      	uxth	r1, r3
 8006166:	183b      	adds	r3, r7, r0
 8006168:	183a      	adds	r2, r7, r0
 800616a:	8812      	ldrh	r2, [r2, #0]
 800616c:	430a      	orrs	r2, r1
 800616e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	183a      	adds	r2, r7, r0
 8006176:	8812      	ldrh	r2, [r2, #0]
 8006178:	60da      	str	r2, [r3, #12]
 800617a:	e04c      	b.n	8006216 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 800617c:	231e      	movs	r3, #30
 800617e:	18fb      	adds	r3, r7, r3
 8006180:	2201      	movs	r2, #1
 8006182:	701a      	strb	r2, [r3, #0]
 8006184:	e047      	b.n	8006216 <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006186:	231f      	movs	r3, #31
 8006188:	18fb      	adds	r3, r7, r3
 800618a:	781b      	ldrb	r3, [r3, #0]
 800618c:	2b08      	cmp	r3, #8
 800618e:	d015      	beq.n	80061bc <UART_SetConfig+0x1f0>
 8006190:	dc18      	bgt.n	80061c4 <UART_SetConfig+0x1f8>
 8006192:	2b04      	cmp	r3, #4
 8006194:	d00d      	beq.n	80061b2 <UART_SetConfig+0x1e6>
 8006196:	dc15      	bgt.n	80061c4 <UART_SetConfig+0x1f8>
 8006198:	2b00      	cmp	r3, #0
 800619a:	d002      	beq.n	80061a2 <UART_SetConfig+0x1d6>
 800619c:	2b02      	cmp	r3, #2
 800619e:	d005      	beq.n	80061ac <UART_SetConfig+0x1e0>
 80061a0:	e010      	b.n	80061c4 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80061a2:	f7fe f863 	bl	800426c <HAL_RCC_GetPCLK1Freq>
 80061a6:	0003      	movs	r3, r0
 80061a8:	61bb      	str	r3, [r7, #24]
        break;
 80061aa:	e012      	b.n	80061d2 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80061ac:	4b26      	ldr	r3, [pc, #152]	; (8006248 <UART_SetConfig+0x27c>)
 80061ae:	61bb      	str	r3, [r7, #24]
        break;
 80061b0:	e00f      	b.n	80061d2 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80061b2:	f7fd ffed 	bl	8004190 <HAL_RCC_GetSysClockFreq>
 80061b6:	0003      	movs	r3, r0
 80061b8:	61bb      	str	r3, [r7, #24]
        break;
 80061ba:	e00a      	b.n	80061d2 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80061bc:	2380      	movs	r3, #128	; 0x80
 80061be:	021b      	lsls	r3, r3, #8
 80061c0:	61bb      	str	r3, [r7, #24]
        break;
 80061c2:	e006      	b.n	80061d2 <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 80061c4:	2300      	movs	r3, #0
 80061c6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80061c8:	231e      	movs	r3, #30
 80061ca:	18fb      	adds	r3, r7, r3
 80061cc:	2201      	movs	r2, #1
 80061ce:	701a      	strb	r2, [r3, #0]
        break;
 80061d0:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80061d2:	69bb      	ldr	r3, [r7, #24]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d01e      	beq.n	8006216 <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	685b      	ldr	r3, [r3, #4]
 80061dc:	085a      	lsrs	r2, r3, #1
 80061de:	69bb      	ldr	r3, [r7, #24]
 80061e0:	18d2      	adds	r2, r2, r3
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	685b      	ldr	r3, [r3, #4]
 80061e6:	0019      	movs	r1, r3
 80061e8:	0010      	movs	r0, r2
 80061ea:	f7f9 ff8d 	bl	8000108 <__udivsi3>
 80061ee:	0003      	movs	r3, r0
 80061f0:	b29b      	uxth	r3, r3
 80061f2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80061f4:	693b      	ldr	r3, [r7, #16]
 80061f6:	2b0f      	cmp	r3, #15
 80061f8:	d909      	bls.n	800620e <UART_SetConfig+0x242>
 80061fa:	693a      	ldr	r2, [r7, #16]
 80061fc:	2380      	movs	r3, #128	; 0x80
 80061fe:	025b      	lsls	r3, r3, #9
 8006200:	429a      	cmp	r2, r3
 8006202:	d204      	bcs.n	800620e <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	693a      	ldr	r2, [r7, #16]
 800620a:	60da      	str	r2, [r3, #12]
 800620c:	e003      	b.n	8006216 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 800620e:	231e      	movs	r3, #30
 8006210:	18fb      	adds	r3, r7, r3
 8006212:	2201      	movs	r2, #1
 8006214:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2200      	movs	r2, #0
 800621a:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2200      	movs	r2, #0
 8006220:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006222:	231e      	movs	r3, #30
 8006224:	18fb      	adds	r3, r7, r3
 8006226:	781b      	ldrb	r3, [r3, #0]
}
 8006228:	0018      	movs	r0, r3
 800622a:	46bd      	mov	sp, r7
 800622c:	b008      	add	sp, #32
 800622e:	bd80      	pop	{r7, pc}
 8006230:	ffff69f3 	.word	0xffff69f3
 8006234:	ffffcfff 	.word	0xffffcfff
 8006238:	fffff4ff 	.word	0xfffff4ff
 800623c:	40013800 	.word	0x40013800
 8006240:	40021000 	.word	0x40021000
 8006244:	40004400 	.word	0x40004400
 8006248:	007a1200 	.word	0x007a1200

0800624c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b082      	sub	sp, #8
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006258:	2201      	movs	r2, #1
 800625a:	4013      	ands	r3, r2
 800625c:	d00b      	beq.n	8006276 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	685b      	ldr	r3, [r3, #4]
 8006264:	4a4a      	ldr	r2, [pc, #296]	; (8006390 <UART_AdvFeatureConfig+0x144>)
 8006266:	4013      	ands	r3, r2
 8006268:	0019      	movs	r1, r3
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	430a      	orrs	r2, r1
 8006274:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800627a:	2202      	movs	r2, #2
 800627c:	4013      	ands	r3, r2
 800627e:	d00b      	beq.n	8006298 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	685b      	ldr	r3, [r3, #4]
 8006286:	4a43      	ldr	r2, [pc, #268]	; (8006394 <UART_AdvFeatureConfig+0x148>)
 8006288:	4013      	ands	r3, r2
 800628a:	0019      	movs	r1, r3
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	430a      	orrs	r2, r1
 8006296:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800629c:	2204      	movs	r2, #4
 800629e:	4013      	ands	r3, r2
 80062a0:	d00b      	beq.n	80062ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	4a3b      	ldr	r2, [pc, #236]	; (8006398 <UART_AdvFeatureConfig+0x14c>)
 80062aa:	4013      	ands	r3, r2
 80062ac:	0019      	movs	r1, r3
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	430a      	orrs	r2, r1
 80062b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062be:	2208      	movs	r2, #8
 80062c0:	4013      	ands	r3, r2
 80062c2:	d00b      	beq.n	80062dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	685b      	ldr	r3, [r3, #4]
 80062ca:	4a34      	ldr	r2, [pc, #208]	; (800639c <UART_AdvFeatureConfig+0x150>)
 80062cc:	4013      	ands	r3, r2
 80062ce:	0019      	movs	r1, r3
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	430a      	orrs	r2, r1
 80062da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062e0:	2210      	movs	r2, #16
 80062e2:	4013      	ands	r3, r2
 80062e4:	d00b      	beq.n	80062fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	689b      	ldr	r3, [r3, #8]
 80062ec:	4a2c      	ldr	r2, [pc, #176]	; (80063a0 <UART_AdvFeatureConfig+0x154>)
 80062ee:	4013      	ands	r3, r2
 80062f0:	0019      	movs	r1, r3
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	430a      	orrs	r2, r1
 80062fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006302:	2220      	movs	r2, #32
 8006304:	4013      	ands	r3, r2
 8006306:	d00b      	beq.n	8006320 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	689b      	ldr	r3, [r3, #8]
 800630e:	4a25      	ldr	r2, [pc, #148]	; (80063a4 <UART_AdvFeatureConfig+0x158>)
 8006310:	4013      	ands	r3, r2
 8006312:	0019      	movs	r1, r3
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	430a      	orrs	r2, r1
 800631e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006324:	2240      	movs	r2, #64	; 0x40
 8006326:	4013      	ands	r3, r2
 8006328:	d01d      	beq.n	8006366 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	4a1d      	ldr	r2, [pc, #116]	; (80063a8 <UART_AdvFeatureConfig+0x15c>)
 8006332:	4013      	ands	r3, r2
 8006334:	0019      	movs	r1, r3
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	430a      	orrs	r2, r1
 8006340:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006346:	2380      	movs	r3, #128	; 0x80
 8006348:	035b      	lsls	r3, r3, #13
 800634a:	429a      	cmp	r2, r3
 800634c:	d10b      	bne.n	8006366 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	685b      	ldr	r3, [r3, #4]
 8006354:	4a15      	ldr	r2, [pc, #84]	; (80063ac <UART_AdvFeatureConfig+0x160>)
 8006356:	4013      	ands	r3, r2
 8006358:	0019      	movs	r1, r3
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	430a      	orrs	r2, r1
 8006364:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800636a:	2280      	movs	r2, #128	; 0x80
 800636c:	4013      	ands	r3, r2
 800636e:	d00b      	beq.n	8006388 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	685b      	ldr	r3, [r3, #4]
 8006376:	4a0e      	ldr	r2, [pc, #56]	; (80063b0 <UART_AdvFeatureConfig+0x164>)
 8006378:	4013      	ands	r3, r2
 800637a:	0019      	movs	r1, r3
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	430a      	orrs	r2, r1
 8006386:	605a      	str	r2, [r3, #4]
  }
}
 8006388:	46c0      	nop			; (mov r8, r8)
 800638a:	46bd      	mov	sp, r7
 800638c:	b002      	add	sp, #8
 800638e:	bd80      	pop	{r7, pc}
 8006390:	fffdffff 	.word	0xfffdffff
 8006394:	fffeffff 	.word	0xfffeffff
 8006398:	fffbffff 	.word	0xfffbffff
 800639c:	ffff7fff 	.word	0xffff7fff
 80063a0:	ffffefff 	.word	0xffffefff
 80063a4:	ffffdfff 	.word	0xffffdfff
 80063a8:	ffefffff 	.word	0xffefffff
 80063ac:	ff9fffff 	.word	0xff9fffff
 80063b0:	fff7ffff 	.word	0xfff7ffff

080063b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b086      	sub	sp, #24
 80063b8:	af02      	add	r7, sp, #8
 80063ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2280      	movs	r2, #128	; 0x80
 80063c0:	2100      	movs	r1, #0
 80063c2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80063c4:	f7fb fc4a 	bl	8001c5c <HAL_GetTick>
 80063c8:	0003      	movs	r3, r0
 80063ca:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	2208      	movs	r2, #8
 80063d4:	4013      	ands	r3, r2
 80063d6:	2b08      	cmp	r3, #8
 80063d8:	d10c      	bne.n	80063f4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	2280      	movs	r2, #128	; 0x80
 80063de:	0391      	lsls	r1, r2, #14
 80063e0:	6878      	ldr	r0, [r7, #4]
 80063e2:	4a17      	ldr	r2, [pc, #92]	; (8006440 <UART_CheckIdleState+0x8c>)
 80063e4:	9200      	str	r2, [sp, #0]
 80063e6:	2200      	movs	r2, #0
 80063e8:	f000 f82c 	bl	8006444 <UART_WaitOnFlagUntilTimeout>
 80063ec:	1e03      	subs	r3, r0, #0
 80063ee:	d001      	beq.n	80063f4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80063f0:	2303      	movs	r3, #3
 80063f2:	e021      	b.n	8006438 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	2204      	movs	r2, #4
 80063fc:	4013      	ands	r3, r2
 80063fe:	2b04      	cmp	r3, #4
 8006400:	d10c      	bne.n	800641c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	2280      	movs	r2, #128	; 0x80
 8006406:	03d1      	lsls	r1, r2, #15
 8006408:	6878      	ldr	r0, [r7, #4]
 800640a:	4a0d      	ldr	r2, [pc, #52]	; (8006440 <UART_CheckIdleState+0x8c>)
 800640c:	9200      	str	r2, [sp, #0]
 800640e:	2200      	movs	r2, #0
 8006410:	f000 f818 	bl	8006444 <UART_WaitOnFlagUntilTimeout>
 8006414:	1e03      	subs	r3, r0, #0
 8006416:	d001      	beq.n	800641c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006418:	2303      	movs	r3, #3
 800641a:	e00d      	b.n	8006438 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2220      	movs	r2, #32
 8006420:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2220      	movs	r2, #32
 8006426:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2200      	movs	r2, #0
 800642c:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2274      	movs	r2, #116	; 0x74
 8006432:	2100      	movs	r1, #0
 8006434:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006436:	2300      	movs	r3, #0
}
 8006438:	0018      	movs	r0, r3
 800643a:	46bd      	mov	sp, r7
 800643c:	b004      	add	sp, #16
 800643e:	bd80      	pop	{r7, pc}
 8006440:	01ffffff 	.word	0x01ffffff

08006444 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b094      	sub	sp, #80	; 0x50
 8006448:	af00      	add	r7, sp, #0
 800644a:	60f8      	str	r0, [r7, #12]
 800644c:	60b9      	str	r1, [r7, #8]
 800644e:	603b      	str	r3, [r7, #0]
 8006450:	1dfb      	adds	r3, r7, #7
 8006452:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006454:	e0a3      	b.n	800659e <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006456:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006458:	3301      	adds	r3, #1
 800645a:	d100      	bne.n	800645e <UART_WaitOnFlagUntilTimeout+0x1a>
 800645c:	e09f      	b.n	800659e <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800645e:	f7fb fbfd 	bl	8001c5c <HAL_GetTick>
 8006462:	0002      	movs	r2, r0
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	1ad3      	subs	r3, r2, r3
 8006468:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800646a:	429a      	cmp	r2, r3
 800646c:	d302      	bcc.n	8006474 <UART_WaitOnFlagUntilTimeout+0x30>
 800646e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006470:	2b00      	cmp	r3, #0
 8006472:	d13d      	bne.n	80064f0 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006474:	f3ef 8310 	mrs	r3, PRIMASK
 8006478:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800647a:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800647c:	647b      	str	r3, [r7, #68]	; 0x44
 800647e:	2301      	movs	r3, #1
 8006480:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006482:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006484:	f383 8810 	msr	PRIMASK, r3
}
 8006488:	46c0      	nop			; (mov r8, r8)
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	681a      	ldr	r2, [r3, #0]
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	494c      	ldr	r1, [pc, #304]	; (80065c8 <UART_WaitOnFlagUntilTimeout+0x184>)
 8006496:	400a      	ands	r2, r1
 8006498:	601a      	str	r2, [r3, #0]
 800649a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800649c:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800649e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064a0:	f383 8810 	msr	PRIMASK, r3
}
 80064a4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80064a6:	f3ef 8310 	mrs	r3, PRIMASK
 80064aa:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80064ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064ae:	643b      	str	r3, [r7, #64]	; 0x40
 80064b0:	2301      	movs	r3, #1
 80064b2:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064b6:	f383 8810 	msr	PRIMASK, r3
}
 80064ba:	46c0      	nop			; (mov r8, r8)
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	689a      	ldr	r2, [r3, #8]
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	2101      	movs	r1, #1
 80064c8:	438a      	bics	r2, r1
 80064ca:	609a      	str	r2, [r3, #8]
 80064cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80064ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064d2:	f383 8810 	msr	PRIMASK, r3
}
 80064d6:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	2220      	movs	r2, #32
 80064dc:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	2220      	movs	r2, #32
 80064e2:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	2274      	movs	r2, #116	; 0x74
 80064e8:	2100      	movs	r1, #0
 80064ea:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80064ec:	2303      	movs	r3, #3
 80064ee:	e067      	b.n	80065c0 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	2204      	movs	r2, #4
 80064f8:	4013      	ands	r3, r2
 80064fa:	d050      	beq.n	800659e <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	69da      	ldr	r2, [r3, #28]
 8006502:	2380      	movs	r3, #128	; 0x80
 8006504:	011b      	lsls	r3, r3, #4
 8006506:	401a      	ands	r2, r3
 8006508:	2380      	movs	r3, #128	; 0x80
 800650a:	011b      	lsls	r3, r3, #4
 800650c:	429a      	cmp	r2, r3
 800650e:	d146      	bne.n	800659e <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	2280      	movs	r2, #128	; 0x80
 8006516:	0112      	lsls	r2, r2, #4
 8006518:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800651a:	f3ef 8310 	mrs	r3, PRIMASK
 800651e:	613b      	str	r3, [r7, #16]
  return(result);
 8006520:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006522:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006524:	2301      	movs	r3, #1
 8006526:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	f383 8810 	msr	PRIMASK, r3
}
 800652e:	46c0      	nop			; (mov r8, r8)
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	681a      	ldr	r2, [r3, #0]
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	4923      	ldr	r1, [pc, #140]	; (80065c8 <UART_WaitOnFlagUntilTimeout+0x184>)
 800653c:	400a      	ands	r2, r1
 800653e:	601a      	str	r2, [r3, #0]
 8006540:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006542:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006544:	69bb      	ldr	r3, [r7, #24]
 8006546:	f383 8810 	msr	PRIMASK, r3
}
 800654a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800654c:	f3ef 8310 	mrs	r3, PRIMASK
 8006550:	61fb      	str	r3, [r7, #28]
  return(result);
 8006552:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006554:	64bb      	str	r3, [r7, #72]	; 0x48
 8006556:	2301      	movs	r3, #1
 8006558:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800655a:	6a3b      	ldr	r3, [r7, #32]
 800655c:	f383 8810 	msr	PRIMASK, r3
}
 8006560:	46c0      	nop			; (mov r8, r8)
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	689a      	ldr	r2, [r3, #8]
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	2101      	movs	r1, #1
 800656e:	438a      	bics	r2, r1
 8006570:	609a      	str	r2, [r3, #8]
 8006572:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006574:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006578:	f383 8810 	msr	PRIMASK, r3
}
 800657c:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	2220      	movs	r2, #32
 8006582:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	2220      	movs	r2, #32
 8006588:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	2280      	movs	r2, #128	; 0x80
 800658e:	2120      	movs	r1, #32
 8006590:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	2274      	movs	r2, #116	; 0x74
 8006596:	2100      	movs	r1, #0
 8006598:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800659a:	2303      	movs	r3, #3
 800659c:	e010      	b.n	80065c0 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	69db      	ldr	r3, [r3, #28]
 80065a4:	68ba      	ldr	r2, [r7, #8]
 80065a6:	4013      	ands	r3, r2
 80065a8:	68ba      	ldr	r2, [r7, #8]
 80065aa:	1ad3      	subs	r3, r2, r3
 80065ac:	425a      	negs	r2, r3
 80065ae:	4153      	adcs	r3, r2
 80065b0:	b2db      	uxtb	r3, r3
 80065b2:	001a      	movs	r2, r3
 80065b4:	1dfb      	adds	r3, r7, #7
 80065b6:	781b      	ldrb	r3, [r3, #0]
 80065b8:	429a      	cmp	r2, r3
 80065ba:	d100      	bne.n	80065be <UART_WaitOnFlagUntilTimeout+0x17a>
 80065bc:	e74b      	b.n	8006456 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80065be:	2300      	movs	r3, #0
}
 80065c0:	0018      	movs	r0, r3
 80065c2:	46bd      	mov	sp, r7
 80065c4:	b014      	add	sp, #80	; 0x50
 80065c6:	bd80      	pop	{r7, pc}
 80065c8:	fffffe5f 	.word	0xfffffe5f

080065cc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b08c      	sub	sp, #48	; 0x30
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	60f8      	str	r0, [r7, #12]
 80065d4:	60b9      	str	r1, [r7, #8]
 80065d6:	1dbb      	adds	r3, r7, #6
 80065d8:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	68ba      	ldr	r2, [r7, #8]
 80065de:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	1dba      	adds	r2, r7, #6
 80065e4:	2158      	movs	r1, #88	; 0x58
 80065e6:	8812      	ldrh	r2, [r2, #0]
 80065e8:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	1dba      	adds	r2, r7, #6
 80065ee:	215a      	movs	r1, #90	; 0x5a
 80065f0:	8812      	ldrh	r2, [r2, #0]
 80065f2:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	2200      	movs	r2, #0
 80065f8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	689a      	ldr	r2, [r3, #8]
 80065fe:	2380      	movs	r3, #128	; 0x80
 8006600:	015b      	lsls	r3, r3, #5
 8006602:	429a      	cmp	r2, r3
 8006604:	d10d      	bne.n	8006622 <UART_Start_Receive_IT+0x56>
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	691b      	ldr	r3, [r3, #16]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d104      	bne.n	8006618 <UART_Start_Receive_IT+0x4c>
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	225c      	movs	r2, #92	; 0x5c
 8006612:	4939      	ldr	r1, [pc, #228]	; (80066f8 <UART_Start_Receive_IT+0x12c>)
 8006614:	5299      	strh	r1, [r3, r2]
 8006616:	e01a      	b.n	800664e <UART_Start_Receive_IT+0x82>
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	225c      	movs	r2, #92	; 0x5c
 800661c:	21ff      	movs	r1, #255	; 0xff
 800661e:	5299      	strh	r1, [r3, r2]
 8006620:	e015      	b.n	800664e <UART_Start_Receive_IT+0x82>
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	689b      	ldr	r3, [r3, #8]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d10d      	bne.n	8006646 <UART_Start_Receive_IT+0x7a>
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	691b      	ldr	r3, [r3, #16]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d104      	bne.n	800663c <UART_Start_Receive_IT+0x70>
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	225c      	movs	r2, #92	; 0x5c
 8006636:	21ff      	movs	r1, #255	; 0xff
 8006638:	5299      	strh	r1, [r3, r2]
 800663a:	e008      	b.n	800664e <UART_Start_Receive_IT+0x82>
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	225c      	movs	r2, #92	; 0x5c
 8006640:	217f      	movs	r1, #127	; 0x7f
 8006642:	5299      	strh	r1, [r3, r2]
 8006644:	e003      	b.n	800664e <UART_Start_Receive_IT+0x82>
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	225c      	movs	r2, #92	; 0x5c
 800664a:	2100      	movs	r1, #0
 800664c:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	2280      	movs	r2, #128	; 0x80
 8006652:	2100      	movs	r1, #0
 8006654:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	2222      	movs	r2, #34	; 0x22
 800665a:	67da      	str	r2, [r3, #124]	; 0x7c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800665c:	f3ef 8310 	mrs	r3, PRIMASK
 8006660:	61fb      	str	r3, [r7, #28]
  return(result);
 8006662:	69fb      	ldr	r3, [r7, #28]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006664:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006666:	2301      	movs	r3, #1
 8006668:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800666a:	6a3b      	ldr	r3, [r7, #32]
 800666c:	f383 8810 	msr	PRIMASK, r3
}
 8006670:	46c0      	nop			; (mov r8, r8)
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	689a      	ldr	r2, [r3, #8]
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	2101      	movs	r1, #1
 800667e:	430a      	orrs	r2, r1
 8006680:	609a      	str	r2, [r3, #8]
 8006682:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006684:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006688:	f383 8810 	msr	PRIMASK, r3
}
 800668c:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	689a      	ldr	r2, [r3, #8]
 8006692:	2380      	movs	r3, #128	; 0x80
 8006694:	015b      	lsls	r3, r3, #5
 8006696:	429a      	cmp	r2, r3
 8006698:	d107      	bne.n	80066aa <UART_Start_Receive_IT+0xde>
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	691b      	ldr	r3, [r3, #16]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d103      	bne.n	80066aa <UART_Start_Receive_IT+0xde>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	4a15      	ldr	r2, [pc, #84]	; (80066fc <UART_Start_Receive_IT+0x130>)
 80066a6:	665a      	str	r2, [r3, #100]	; 0x64
 80066a8:	e002      	b.n	80066b0 <UART_Start_Receive_IT+0xe4>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	4a14      	ldr	r2, [pc, #80]	; (8006700 <UART_Start_Receive_IT+0x134>)
 80066ae:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	2274      	movs	r2, #116	; 0x74
 80066b4:	2100      	movs	r1, #0
 80066b6:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80066b8:	f3ef 8310 	mrs	r3, PRIMASK
 80066bc:	613b      	str	r3, [r7, #16]
  return(result);
 80066be:	693b      	ldr	r3, [r7, #16]

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80066c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80066c2:	2301      	movs	r3, #1
 80066c4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066c6:	697b      	ldr	r3, [r7, #20]
 80066c8:	f383 8810 	msr	PRIMASK, r3
}
 80066cc:	46c0      	nop			; (mov r8, r8)
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	681a      	ldr	r2, [r3, #0]
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	2190      	movs	r1, #144	; 0x90
 80066da:	0049      	lsls	r1, r1, #1
 80066dc:	430a      	orrs	r2, r1
 80066de:	601a      	str	r2, [r3, #0]
 80066e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066e2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066e4:	69bb      	ldr	r3, [r7, #24]
 80066e6:	f383 8810 	msr	PRIMASK, r3
}
 80066ea:	46c0      	nop			; (mov r8, r8)
  return HAL_OK;
 80066ec:	2300      	movs	r3, #0
}
 80066ee:	0018      	movs	r0, r3
 80066f0:	46bd      	mov	sp, r7
 80066f2:	b00c      	add	sp, #48	; 0x30
 80066f4:	bd80      	pop	{r7, pc}
 80066f6:	46c0      	nop			; (mov r8, r8)
 80066f8:	000001ff 	.word	0x000001ff
 80066fc:	080069b5 	.word	0x080069b5
 8006700:	0800684d 	.word	0x0800684d

08006704 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b08e      	sub	sp, #56	; 0x38
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800670c:	f3ef 8310 	mrs	r3, PRIMASK
 8006710:	617b      	str	r3, [r7, #20]
  return(result);
 8006712:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006714:	637b      	str	r3, [r7, #52]	; 0x34
 8006716:	2301      	movs	r3, #1
 8006718:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800671a:	69bb      	ldr	r3, [r7, #24]
 800671c:	f383 8810 	msr	PRIMASK, r3
}
 8006720:	46c0      	nop			; (mov r8, r8)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	681a      	ldr	r2, [r3, #0]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	4925      	ldr	r1, [pc, #148]	; (80067c4 <UART_EndRxTransfer+0xc0>)
 800672e:	400a      	ands	r2, r1
 8006730:	601a      	str	r2, [r3, #0]
 8006732:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006734:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006736:	69fb      	ldr	r3, [r7, #28]
 8006738:	f383 8810 	msr	PRIMASK, r3
}
 800673c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800673e:	f3ef 8310 	mrs	r3, PRIMASK
 8006742:	623b      	str	r3, [r7, #32]
  return(result);
 8006744:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006746:	633b      	str	r3, [r7, #48]	; 0x30
 8006748:	2301      	movs	r3, #1
 800674a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800674c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800674e:	f383 8810 	msr	PRIMASK, r3
}
 8006752:	46c0      	nop			; (mov r8, r8)
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	689a      	ldr	r2, [r3, #8]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	2101      	movs	r1, #1
 8006760:	438a      	bics	r2, r1
 8006762:	609a      	str	r2, [r3, #8]
 8006764:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006766:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006768:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800676a:	f383 8810 	msr	PRIMASK, r3
}
 800676e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006774:	2b01      	cmp	r3, #1
 8006776:	d118      	bne.n	80067aa <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006778:	f3ef 8310 	mrs	r3, PRIMASK
 800677c:	60bb      	str	r3, [r7, #8]
  return(result);
 800677e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006780:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006782:	2301      	movs	r3, #1
 8006784:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	f383 8810 	msr	PRIMASK, r3
}
 800678c:	46c0      	nop			; (mov r8, r8)
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	681a      	ldr	r2, [r3, #0]
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	2110      	movs	r1, #16
 800679a:	438a      	bics	r2, r1
 800679c:	601a      	str	r2, [r3, #0]
 800679e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067a0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067a2:	693b      	ldr	r3, [r7, #16]
 80067a4:	f383 8810 	msr	PRIMASK, r3
}
 80067a8:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2220      	movs	r2, #32
 80067ae:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2200      	movs	r2, #0
 80067b4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	2200      	movs	r2, #0
 80067ba:	665a      	str	r2, [r3, #100]	; 0x64
}
 80067bc:	46c0      	nop			; (mov r8, r8)
 80067be:	46bd      	mov	sp, r7
 80067c0:	b00e      	add	sp, #56	; 0x38
 80067c2:	bd80      	pop	{r7, pc}
 80067c4:	fffffedf 	.word	0xfffffedf

080067c8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b084      	sub	sp, #16
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067d4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	225a      	movs	r2, #90	; 0x5a
 80067da:	2100      	movs	r1, #0
 80067dc:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	2252      	movs	r2, #82	; 0x52
 80067e2:	2100      	movs	r1, #0
 80067e4:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	0018      	movs	r0, r3
 80067ea:	f7ff fbdb 	bl	8005fa4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80067ee:	46c0      	nop			; (mov r8, r8)
 80067f0:	46bd      	mov	sp, r7
 80067f2:	b004      	add	sp, #16
 80067f4:	bd80      	pop	{r7, pc}

080067f6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80067f6:	b580      	push	{r7, lr}
 80067f8:	b086      	sub	sp, #24
 80067fa:	af00      	add	r7, sp, #0
 80067fc:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067fe:	f3ef 8310 	mrs	r3, PRIMASK
 8006802:	60bb      	str	r3, [r7, #8]
  return(result);
 8006804:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006806:	617b      	str	r3, [r7, #20]
 8006808:	2301      	movs	r3, #1
 800680a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	f383 8810 	msr	PRIMASK, r3
}
 8006812:	46c0      	nop			; (mov r8, r8)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	681a      	ldr	r2, [r3, #0]
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	2140      	movs	r1, #64	; 0x40
 8006820:	438a      	bics	r2, r1
 8006822:	601a      	str	r2, [r3, #0]
 8006824:	697b      	ldr	r3, [r7, #20]
 8006826:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006828:	693b      	ldr	r3, [r7, #16]
 800682a:	f383 8810 	msr	PRIMASK, r3
}
 800682e:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2220      	movs	r2, #32
 8006834:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2200      	movs	r2, #0
 800683a:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	0018      	movs	r0, r3
 8006840:	f7ff fba8 	bl	8005f94 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006844:	46c0      	nop			; (mov r8, r8)
 8006846:	46bd      	mov	sp, r7
 8006848:	b006      	add	sp, #24
 800684a:	bd80      	pop	{r7, pc}

0800684c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b090      	sub	sp, #64	; 0x40
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006854:	203e      	movs	r0, #62	; 0x3e
 8006856:	183b      	adds	r3, r7, r0
 8006858:	687a      	ldr	r2, [r7, #4]
 800685a:	215c      	movs	r1, #92	; 0x5c
 800685c:	5a52      	ldrh	r2, [r2, r1]
 800685e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006864:	2b22      	cmp	r3, #34	; 0x22
 8006866:	d000      	beq.n	800686a <UART_RxISR_8BIT+0x1e>
 8006868:	e095      	b.n	8006996 <UART_RxISR_8BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681a      	ldr	r2, [r3, #0]
 800686e:	213c      	movs	r1, #60	; 0x3c
 8006870:	187b      	adds	r3, r7, r1
 8006872:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8006874:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006876:	187b      	adds	r3, r7, r1
 8006878:	881b      	ldrh	r3, [r3, #0]
 800687a:	b2da      	uxtb	r2, r3
 800687c:	183b      	adds	r3, r7, r0
 800687e:	881b      	ldrh	r3, [r3, #0]
 8006880:	b2d9      	uxtb	r1, r3
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006886:	400a      	ands	r2, r1
 8006888:	b2d2      	uxtb	r2, r2
 800688a:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006890:	1c5a      	adds	r2, r3, #1
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	225a      	movs	r2, #90	; 0x5a
 800689a:	5a9b      	ldrh	r3, [r3, r2]
 800689c:	b29b      	uxth	r3, r3
 800689e:	3b01      	subs	r3, #1
 80068a0:	b299      	uxth	r1, r3
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	225a      	movs	r2, #90	; 0x5a
 80068a6:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	225a      	movs	r2, #90	; 0x5a
 80068ac:	5a9b      	ldrh	r3, [r3, r2]
 80068ae:	b29b      	uxth	r3, r3
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d178      	bne.n	80069a6 <UART_RxISR_8BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068b4:	f3ef 8310 	mrs	r3, PRIMASK
 80068b8:	61bb      	str	r3, [r7, #24]
  return(result);
 80068ba:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068bc:	63bb      	str	r3, [r7, #56]	; 0x38
 80068be:	2301      	movs	r3, #1
 80068c0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068c2:	69fb      	ldr	r3, [r7, #28]
 80068c4:	f383 8810 	msr	PRIMASK, r3
}
 80068c8:	46c0      	nop			; (mov r8, r8)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	681a      	ldr	r2, [r3, #0]
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	4936      	ldr	r1, [pc, #216]	; (80069b0 <UART_RxISR_8BIT+0x164>)
 80068d6:	400a      	ands	r2, r1
 80068d8:	601a      	str	r2, [r3, #0]
 80068da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068dc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068de:	6a3b      	ldr	r3, [r7, #32]
 80068e0:	f383 8810 	msr	PRIMASK, r3
}
 80068e4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068e6:	f3ef 8310 	mrs	r3, PRIMASK
 80068ea:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80068ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068ee:	637b      	str	r3, [r7, #52]	; 0x34
 80068f0:	2301      	movs	r3, #1
 80068f2:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068f6:	f383 8810 	msr	PRIMASK, r3
}
 80068fa:	46c0      	nop			; (mov r8, r8)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	689a      	ldr	r2, [r3, #8]
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	2101      	movs	r1, #1
 8006908:	438a      	bics	r2, r1
 800690a:	609a      	str	r2, [r3, #8]
 800690c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800690e:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006910:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006912:	f383 8810 	msr	PRIMASK, r3
}
 8006916:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2220      	movs	r2, #32
 800691c:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2200      	movs	r2, #0
 8006922:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006928:	2b01      	cmp	r3, #1
 800692a:	d12f      	bne.n	800698c <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2200      	movs	r2, #0
 8006930:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006932:	f3ef 8310 	mrs	r3, PRIMASK
 8006936:	60fb      	str	r3, [r7, #12]
  return(result);
 8006938:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800693a:	633b      	str	r3, [r7, #48]	; 0x30
 800693c:	2301      	movs	r3, #1
 800693e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006940:	693b      	ldr	r3, [r7, #16]
 8006942:	f383 8810 	msr	PRIMASK, r3
}
 8006946:	46c0      	nop			; (mov r8, r8)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	681a      	ldr	r2, [r3, #0]
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	2110      	movs	r1, #16
 8006954:	438a      	bics	r2, r1
 8006956:	601a      	str	r2, [r3, #0]
 8006958:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800695a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800695c:	697b      	ldr	r3, [r7, #20]
 800695e:	f383 8810 	msr	PRIMASK, r3
}
 8006962:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	69db      	ldr	r3, [r3, #28]
 800696a:	2210      	movs	r2, #16
 800696c:	4013      	ands	r3, r2
 800696e:	2b10      	cmp	r3, #16
 8006970:	d103      	bne.n	800697a <UART_RxISR_8BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	2210      	movs	r2, #16
 8006978:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2258      	movs	r2, #88	; 0x58
 800697e:	5a9a      	ldrh	r2, [r3, r2]
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	0011      	movs	r1, r2
 8006984:	0018      	movs	r0, r3
 8006986:	f7ff fb15 	bl	8005fb4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800698a:	e00c      	b.n	80069a6 <UART_RxISR_8BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	0018      	movs	r0, r3
 8006990:	f7f9 ffde 	bl	8000950 <HAL_UART_RxCpltCallback>
}
 8006994:	e007      	b.n	80069a6 <UART_RxISR_8BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	699a      	ldr	r2, [r3, #24]
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	2108      	movs	r1, #8
 80069a2:	430a      	orrs	r2, r1
 80069a4:	619a      	str	r2, [r3, #24]
}
 80069a6:	46c0      	nop			; (mov r8, r8)
 80069a8:	46bd      	mov	sp, r7
 80069aa:	b010      	add	sp, #64	; 0x40
 80069ac:	bd80      	pop	{r7, pc}
 80069ae:	46c0      	nop			; (mov r8, r8)
 80069b0:	fffffedf 	.word	0xfffffedf

080069b4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80069b4:	b580      	push	{r7, lr}
 80069b6:	b090      	sub	sp, #64	; 0x40
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80069bc:	203e      	movs	r0, #62	; 0x3e
 80069be:	183b      	adds	r3, r7, r0
 80069c0:	687a      	ldr	r2, [r7, #4]
 80069c2:	215c      	movs	r1, #92	; 0x5c
 80069c4:	5a52      	ldrh	r2, [r2, r1]
 80069c6:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80069cc:	2b22      	cmp	r3, #34	; 0x22
 80069ce:	d000      	beq.n	80069d2 <UART_RxISR_16BIT+0x1e>
 80069d0:	e095      	b.n	8006afe <UART_RxISR_16BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681a      	ldr	r2, [r3, #0]
 80069d6:	213c      	movs	r1, #60	; 0x3c
 80069d8:	187b      	adds	r3, r7, r1
 80069da:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 80069dc:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069e2:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 80069e4:	187b      	adds	r3, r7, r1
 80069e6:	183a      	adds	r2, r7, r0
 80069e8:	881b      	ldrh	r3, [r3, #0]
 80069ea:	8812      	ldrh	r2, [r2, #0]
 80069ec:	4013      	ands	r3, r2
 80069ee:	b29a      	uxth	r2, r3
 80069f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069f2:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069f8:	1c9a      	adds	r2, r3, #2
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	225a      	movs	r2, #90	; 0x5a
 8006a02:	5a9b      	ldrh	r3, [r3, r2]
 8006a04:	b29b      	uxth	r3, r3
 8006a06:	3b01      	subs	r3, #1
 8006a08:	b299      	uxth	r1, r3
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	225a      	movs	r2, #90	; 0x5a
 8006a0e:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	225a      	movs	r2, #90	; 0x5a
 8006a14:	5a9b      	ldrh	r3, [r3, r2]
 8006a16:	b29b      	uxth	r3, r3
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d178      	bne.n	8006b0e <UART_RxISR_16BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a1c:	f3ef 8310 	mrs	r3, PRIMASK
 8006a20:	617b      	str	r3, [r7, #20]
  return(result);
 8006a22:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a24:	637b      	str	r3, [r7, #52]	; 0x34
 8006a26:	2301      	movs	r3, #1
 8006a28:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a2a:	69bb      	ldr	r3, [r7, #24]
 8006a2c:	f383 8810 	msr	PRIMASK, r3
}
 8006a30:	46c0      	nop			; (mov r8, r8)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	681a      	ldr	r2, [r3, #0]
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	4936      	ldr	r1, [pc, #216]	; (8006b18 <UART_RxISR_16BIT+0x164>)
 8006a3e:	400a      	ands	r2, r1
 8006a40:	601a      	str	r2, [r3, #0]
 8006a42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a44:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a46:	69fb      	ldr	r3, [r7, #28]
 8006a48:	f383 8810 	msr	PRIMASK, r3
}
 8006a4c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a4e:	f3ef 8310 	mrs	r3, PRIMASK
 8006a52:	623b      	str	r3, [r7, #32]
  return(result);
 8006a54:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a56:	633b      	str	r3, [r7, #48]	; 0x30
 8006a58:	2301      	movs	r3, #1
 8006a5a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a5e:	f383 8810 	msr	PRIMASK, r3
}
 8006a62:	46c0      	nop			; (mov r8, r8)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	689a      	ldr	r2, [r3, #8]
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	2101      	movs	r1, #1
 8006a70:	438a      	bics	r2, r1
 8006a72:	609a      	str	r2, [r3, #8]
 8006a74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a76:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a7a:	f383 8810 	msr	PRIMASK, r3
}
 8006a7e:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2220      	movs	r2, #32
 8006a84:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2200      	movs	r2, #0
 8006a8a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a90:	2b01      	cmp	r3, #1
 8006a92:	d12f      	bne.n	8006af4 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2200      	movs	r2, #0
 8006a98:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a9a:	f3ef 8310 	mrs	r3, PRIMASK
 8006a9e:	60bb      	str	r3, [r7, #8]
  return(result);
 8006aa0:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006aa2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006aa4:	2301      	movs	r3, #1
 8006aa6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	f383 8810 	msr	PRIMASK, r3
}
 8006aae:	46c0      	nop			; (mov r8, r8)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	681a      	ldr	r2, [r3, #0]
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	2110      	movs	r1, #16
 8006abc:	438a      	bics	r2, r1
 8006abe:	601a      	str	r2, [r3, #0]
 8006ac0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ac2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ac4:	693b      	ldr	r3, [r7, #16]
 8006ac6:	f383 8810 	msr	PRIMASK, r3
}
 8006aca:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	69db      	ldr	r3, [r3, #28]
 8006ad2:	2210      	movs	r2, #16
 8006ad4:	4013      	ands	r3, r2
 8006ad6:	2b10      	cmp	r3, #16
 8006ad8:	d103      	bne.n	8006ae2 <UART_RxISR_16BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	2210      	movs	r2, #16
 8006ae0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2258      	movs	r2, #88	; 0x58
 8006ae6:	5a9a      	ldrh	r2, [r3, r2]
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	0011      	movs	r1, r2
 8006aec:	0018      	movs	r0, r3
 8006aee:	f7ff fa61 	bl	8005fb4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006af2:	e00c      	b.n	8006b0e <UART_RxISR_16BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	0018      	movs	r0, r3
 8006af8:	f7f9 ff2a 	bl	8000950 <HAL_UART_RxCpltCallback>
}
 8006afc:	e007      	b.n	8006b0e <UART_RxISR_16BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	699a      	ldr	r2, [r3, #24]
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	2108      	movs	r1, #8
 8006b0a:	430a      	orrs	r2, r1
 8006b0c:	619a      	str	r2, [r3, #24]
}
 8006b0e:	46c0      	nop			; (mov r8, r8)
 8006b10:	46bd      	mov	sp, r7
 8006b12:	b010      	add	sp, #64	; 0x40
 8006b14:	bd80      	pop	{r7, pc}
 8006b16:	46c0      	nop			; (mov r8, r8)
 8006b18:	fffffedf 	.word	0xfffffedf

08006b1c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b082      	sub	sp, #8
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006b24:	46c0      	nop			; (mov r8, r8)
 8006b26:	46bd      	mov	sp, r7
 8006b28:	b002      	add	sp, #8
 8006b2a:	bd80      	pop	{r7, pc}

08006b2c <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	b088      	sub	sp, #32
 8006b30:	af02      	add	r7, sp, #8
 8006b32:	60f8      	str	r0, [r7, #12]
 8006b34:	1d3b      	adds	r3, r7, #4
 8006b36:	6019      	str	r1, [r3, #0]
 8006b38:	605a      	str	r2, [r3, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006b3a:	2317      	movs	r3, #23
 8006b3c:	18fb      	adds	r3, r7, r3
 8006b3e:	2200      	movs	r2, #0
 8006b40:	701a      	strb	r2, [r3, #0]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	2274      	movs	r2, #116	; 0x74
 8006b46:	5c9b      	ldrb	r3, [r3, r2]
 8006b48:	2b01      	cmp	r3, #1
 8006b4a:	d101      	bne.n	8006b50 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x24>
 8006b4c:	2302      	movs	r3, #2
 8006b4e:	e04a      	b.n	8006be6 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xba>
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	2274      	movs	r2, #116	; 0x74
 8006b54:	2101      	movs	r1, #1
 8006b56:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	2224      	movs	r2, #36	; 0x24
 8006b5c:	679a      	str	r2, [r3, #120]	; 0x78

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	681a      	ldr	r2, [r3, #0]
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	2101      	movs	r1, #1
 8006b6a:	438a      	bics	r2, r1
 8006b6c:	601a      	str	r2, [r3, #0]

#if defined(USART_CR3_WUS)
  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	689b      	ldr	r3, [r3, #8]
 8006b74:	4a1e      	ldr	r2, [pc, #120]	; (8006bf0 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xc4>)
 8006b76:	4013      	ands	r3, r2
 8006b78:	0019      	movs	r1, r3
 8006b7a:	1d3b      	adds	r3, r7, #4
 8006b7c:	681a      	ldr	r2, [r3, #0]
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	430a      	orrs	r2, r1
 8006b84:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_WUS */

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 8006b86:	1d3b      	adds	r3, r7, #4
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d105      	bne.n	8006b9a <HAL_UARTEx_StopModeWakeUpSourceConfig+0x6e>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 8006b8e:	1d3b      	adds	r3, r7, #4
 8006b90:	68f8      	ldr	r0, [r7, #12]
 8006b92:	6819      	ldr	r1, [r3, #0]
 8006b94:	685a      	ldr	r2, [r3, #4]
 8006b96:	f000 f860 	bl	8006c5a <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	681a      	ldr	r2, [r3, #0]
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	2101      	movs	r1, #1
 8006ba6:	430a      	orrs	r2, r1
 8006ba8:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006baa:	f7fb f857 	bl	8001c5c <HAL_GetTick>
 8006bae:	0003      	movs	r3, r0
 8006bb0:	613b      	str	r3, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006bb2:	693b      	ldr	r3, [r7, #16]
 8006bb4:	2280      	movs	r2, #128	; 0x80
 8006bb6:	03d1      	lsls	r1, r2, #15
 8006bb8:	68f8      	ldr	r0, [r7, #12]
 8006bba:	4a0e      	ldr	r2, [pc, #56]	; (8006bf4 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xc8>)
 8006bbc:	9200      	str	r2, [sp, #0]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	f7ff fc40 	bl	8006444 <UART_WaitOnFlagUntilTimeout>
 8006bc4:	1e03      	subs	r3, r0, #0
 8006bc6:	d004      	beq.n	8006bd2 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa6>
  {
    status = HAL_TIMEOUT;
 8006bc8:	2317      	movs	r3, #23
 8006bca:	18fb      	adds	r3, r7, r3
 8006bcc:	2203      	movs	r2, #3
 8006bce:	701a      	strb	r2, [r3, #0]
 8006bd0:	e002      	b.n	8006bd8 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xac>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	2220      	movs	r2, #32
 8006bd6:	679a      	str	r2, [r3, #120]	; 0x78
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	2274      	movs	r2, #116	; 0x74
 8006bdc:	2100      	movs	r1, #0
 8006bde:	5499      	strb	r1, [r3, r2]

  return status;
 8006be0:	2317      	movs	r3, #23
 8006be2:	18fb      	adds	r3, r7, r3
 8006be4:	781b      	ldrb	r3, [r3, #0]
}
 8006be6:	0018      	movs	r0, r3
 8006be8:	46bd      	mov	sp, r7
 8006bea:	b006      	add	sp, #24
 8006bec:	bd80      	pop	{r7, pc}
 8006bee:	46c0      	nop			; (mov r8, r8)
 8006bf0:	ffcfffff 	.word	0xffcfffff
 8006bf4:	01ffffff 	.word	0x01ffffff

08006bf8 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b086      	sub	sp, #24
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2274      	movs	r2, #116	; 0x74
 8006c04:	5c9b      	ldrb	r3, [r3, r2]
 8006c06:	2b01      	cmp	r3, #1
 8006c08:	d101      	bne.n	8006c0e <HAL_UARTEx_EnableStopMode+0x16>
 8006c0a:	2302      	movs	r3, #2
 8006c0c:	e021      	b.n	8006c52 <HAL_UARTEx_EnableStopMode+0x5a>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2274      	movs	r2, #116	; 0x74
 8006c12:	2101      	movs	r1, #1
 8006c14:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c16:	f3ef 8310 	mrs	r3, PRIMASK
 8006c1a:	60bb      	str	r3, [r7, #8]
  return(result);
 8006c1c:	68bb      	ldr	r3, [r7, #8]

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 8006c1e:	617b      	str	r3, [r7, #20]
 8006c20:	2301      	movs	r3, #1
 8006c22:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	f383 8810 	msr	PRIMASK, r3
}
 8006c2a:	46c0      	nop			; (mov r8, r8)
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	681a      	ldr	r2, [r3, #0]
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	2102      	movs	r1, #2
 8006c38:	430a      	orrs	r2, r1
 8006c3a:	601a      	str	r2, [r3, #0]
 8006c3c:	697b      	ldr	r3, [r7, #20]
 8006c3e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c40:	693b      	ldr	r3, [r7, #16]
 8006c42:	f383 8810 	msr	PRIMASK, r3
}
 8006c46:	46c0      	nop			; (mov r8, r8)

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2274      	movs	r2, #116	; 0x74
 8006c4c:	2100      	movs	r1, #0
 8006c4e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006c50:	2300      	movs	r3, #0
}
 8006c52:	0018      	movs	r0, r3
 8006c54:	46bd      	mov	sp, r7
 8006c56:	b006      	add	sp, #24
 8006c58:	bd80      	pop	{r7, pc}

08006c5a <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8006c5a:	b580      	push	{r7, lr}
 8006c5c:	b084      	sub	sp, #16
 8006c5e:	af00      	add	r7, sp, #0
 8006c60:	60f8      	str	r0, [r7, #12]
 8006c62:	1d3b      	adds	r3, r7, #4
 8006c64:	6019      	str	r1, [r3, #0]
 8006c66:	605a      	str	r2, [r3, #4]
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	685b      	ldr	r3, [r3, #4]
 8006c6e:	2210      	movs	r2, #16
 8006c70:	4393      	bics	r3, r2
 8006c72:	001a      	movs	r2, r3
 8006c74:	1d3b      	adds	r3, r7, #4
 8006c76:	889b      	ldrh	r3, [r3, #4]
 8006c78:	0019      	movs	r1, r3
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	430a      	orrs	r2, r1
 8006c80:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	685b      	ldr	r3, [r3, #4]
 8006c88:	021b      	lsls	r3, r3, #8
 8006c8a:	0a19      	lsrs	r1, r3, #8
 8006c8c:	1d3b      	adds	r3, r7, #4
 8006c8e:	799b      	ldrb	r3, [r3, #6]
 8006c90:	061a      	lsls	r2, r3, #24
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	430a      	orrs	r2, r1
 8006c98:	605a      	str	r2, [r3, #4]
}
 8006c9a:	46c0      	nop			; (mov r8, r8)
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	b004      	add	sp, #16
 8006ca0:	bd80      	pop	{r7, pc}
	...

08006ca4 <__libc_init_array>:
 8006ca4:	b570      	push	{r4, r5, r6, lr}
 8006ca6:	2600      	movs	r6, #0
 8006ca8:	4d0c      	ldr	r5, [pc, #48]	; (8006cdc <__libc_init_array+0x38>)
 8006caa:	4c0d      	ldr	r4, [pc, #52]	; (8006ce0 <__libc_init_array+0x3c>)
 8006cac:	1b64      	subs	r4, r4, r5
 8006cae:	10a4      	asrs	r4, r4, #2
 8006cb0:	42a6      	cmp	r6, r4
 8006cb2:	d109      	bne.n	8006cc8 <__libc_init_array+0x24>
 8006cb4:	2600      	movs	r6, #0
 8006cb6:	f000 f821 	bl	8006cfc <_init>
 8006cba:	4d0a      	ldr	r5, [pc, #40]	; (8006ce4 <__libc_init_array+0x40>)
 8006cbc:	4c0a      	ldr	r4, [pc, #40]	; (8006ce8 <__libc_init_array+0x44>)
 8006cbe:	1b64      	subs	r4, r4, r5
 8006cc0:	10a4      	asrs	r4, r4, #2
 8006cc2:	42a6      	cmp	r6, r4
 8006cc4:	d105      	bne.n	8006cd2 <__libc_init_array+0x2e>
 8006cc6:	bd70      	pop	{r4, r5, r6, pc}
 8006cc8:	00b3      	lsls	r3, r6, #2
 8006cca:	58eb      	ldr	r3, [r5, r3]
 8006ccc:	4798      	blx	r3
 8006cce:	3601      	adds	r6, #1
 8006cd0:	e7ee      	b.n	8006cb0 <__libc_init_array+0xc>
 8006cd2:	00b3      	lsls	r3, r6, #2
 8006cd4:	58eb      	ldr	r3, [r5, r3]
 8006cd6:	4798      	blx	r3
 8006cd8:	3601      	adds	r6, #1
 8006cda:	e7f2      	b.n	8006cc2 <__libc_init_array+0x1e>
 8006cdc:	08006eb4 	.word	0x08006eb4
 8006ce0:	08006eb4 	.word	0x08006eb4
 8006ce4:	08006eb4 	.word	0x08006eb4
 8006ce8:	08006eb8 	.word	0x08006eb8

08006cec <memset>:
 8006cec:	0003      	movs	r3, r0
 8006cee:	1882      	adds	r2, r0, r2
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d100      	bne.n	8006cf6 <memset+0xa>
 8006cf4:	4770      	bx	lr
 8006cf6:	7019      	strb	r1, [r3, #0]
 8006cf8:	3301      	adds	r3, #1
 8006cfa:	e7f9      	b.n	8006cf0 <memset+0x4>

08006cfc <_init>:
 8006cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cfe:	46c0      	nop			; (mov r8, r8)
 8006d00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d02:	bc08      	pop	{r3}
 8006d04:	469e      	mov	lr, r3
 8006d06:	4770      	bx	lr

08006d08 <_fini>:
 8006d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d0a:	46c0      	nop			; (mov r8, r8)
 8006d0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d0e:	bc08      	pop	{r3}
 8006d10:	469e      	mov	lr, r3
 8006d12:	4770      	bx	lr
