FPGA Implementation of a High Speed Reed-Solomon Encoder

Presented at 3rd National Conference on VLSI, Embedded System, Signal Processing and Communication Technology, Chennai, India, 2010.

This paper proposes a high speed Reed-Solomon (7,3) encoder architecture using a novel method of performing Galois field multiplication.
