# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -work SeqMult -2002  $DSN/src/Sequential.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\Sequential.vhd
# Compile Entity "seq_ent"
# Compile Architecture "behavior" of Entity "seq_ent"
# Error: COMP96_0367: Sequential.vhd : (51, 45): Improper array length. Actual length is 8. Expected length is 9.
# Error: COMP96_0078: Sequential.vhd : (55, 42): Unknown identifier "b".
# Error: COMP96_0133: Sequential.vhd : (55, 42): Cannot find object declaration.
# Error: COMP96_0104: Sequential.vhd : (55, 42): Undefined type of expression.
# Error: COMP96_0367: Sequential.vhd : (60, 12): Improper array length. Actual length is 8. Expected length is 9.
# Error: COMP96_0143: Sequential.vhd : (64, 4): Object "m" may not be written
# Compile failure 6 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -work SeqMult -2002  $DSN/src/Sequential.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\Sequential.vhd
# Compile Entity "seq_ent"
# Compile Architecture "behavior" of Entity "seq_ent"
# Error: COMP96_0078: Sequential.vhd : (55, 42): Unknown identifier "b".
# Error: COMP96_0133: Sequential.vhd : (55, 42): Cannot find object declaration.
# Error: COMP96_0104: Sequential.vhd : (55, 42): Undefined type of expression.
# Error: COMP96_0367: Sequential.vhd : (60, 12): Improper array length. Actual length is 8. Expected length is 9.
# Error: COMP96_0143: Sequential.vhd : (64, 4): Object "m" may not be written
# Compile failure 5 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -work SeqMult -2002  $DSN/src/Sequential.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\Sequential.vhd
# Compile Entity "seq_ent"
# Compile Architecture "behavior" of Entity "seq_ent"
# Error: COMP96_0143: Sequential.vhd : (63, 4): Object "m" may not be written
# Compile failure 1 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -work SeqMult -2002  $DSN/src/Sequential.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\Sequential.vhd
# Compile Entity "seq_ent"
# Compile Architecture "behavior" of Entity "seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -work SeqMult -2002  $DSN/src/TestBench/seq_ent_TB.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\TestBench\seq_ent_TB.vhd
# Compile Entity "seq_ent_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "seq_ent_tb"
# Warning: DAGGEN_0001: seq_ent_TB.vhd : (41, 0): Process without explicit or implicit wait statement - possible infinite loop.
# Compile Configuration "TESTBENCH_FOR_seq_ent"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -advdataflow  seq_ent_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1626 kB (elbread=1023 elab2=331 kernel=271 sdf=0)
# KERNEL: ASDB file was created in location f:\VHDL\SequentialMultiplier\SeqMult\src\wave.asdb
#  7:51 PM, Wednesday, April 25, 2018
#  Simulation has been initialized
#  Selected Top-Level: seq_ent_tb (tb_architecture)
# 4 signal(s) traced.
run 100 ns
run 100 ns
acom -work SeqMult -2002  $DSN/src/TestBench/seq_ent_TB.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\TestBench\seq_ent_TB.vhd
# Compile Entity "seq_ent_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "seq_ent_tb"
# Error: COMP96_0015: seq_ent_TB.vhd : (48, 3): ';' expected.
# Compile Configuration "TESTBENCH_FOR_seq_ent"
# Compile failure 1 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -work SeqMult -2002  $DSN/src/TestBench/seq_ent_TB.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\TestBench\seq_ent_TB.vhd
# Compile Entity "seq_ent_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "seq_ent_tb"
# Error: COMP96_0015: seq_ent_TB.vhd : (48, 3): ';' expected.
# Compile Configuration "TESTBENCH_FOR_seq_ent"
# Compile failure 1 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -work SeqMult -2002  $DSN/src/TestBench/seq_ent_TB.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\TestBench\seq_ent_TB.vhd
# Compile Entity "seq_ent_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "seq_ent_tb"
# Compile Configuration "TESTBENCH_FOR_seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
endsim
# KERNEL: stopped at time: 0 ps
#  Simulation has been stopped
asim -advdataflow  seq_ent_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1626 kB (elbread=1023 elab2=331 kernel=271 sdf=0)
# KERNEL: ASDB file was created in location f:\VHDL\SequentialMultiplier\SeqMult\src\wave.asdb
#  7:54 PM, Wednesday, April 25, 2018
#  Simulation has been initialized
#  Selected Top-Level: seq_ent_tb (tb_architecture)
# 4 signal(s) traced.
run 100 ns
# RUNTIME: Fatal Error: RUNTIME_0047 Sequential.vhd (67): Index 8 out of range (7 downto 0).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /UUT,  Process: line__55.
# KERNEL: stopped at delta: 0 at time 0 ps.
# Fatal error occurred during simulation.
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -advdataflow  seq_ent_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1626 kB (elbread=1023 elab2=331 kernel=271 sdf=0)
# KERNEL: ASDB file was created in location f:\VHDL\SequentialMultiplier\SeqMult\src\wave.asdb
#  7:54 PM, Wednesday, April 25, 2018
#  Simulation has been initialized
#  Selected Top-Level: seq_ent_tb (tb_architecture)
run 100 ns
# RUNTIME: Fatal Error: RUNTIME_0047 Sequential.vhd (67): Index 8 out of range (7 downto 0).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /UUT,  Process: line__55.
# KERNEL: stopped at delta: 0 at time 0 ps.
# Fatal error occurred during simulation.
acom -work SeqMult -2002  $DSN/src/Sequential.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\Sequential.vhd
# Compile Entity "seq_ent"
# Compile Architecture "behavior" of Entity "seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -work SeqMult -2002  $DSN/src/TestBench/seq_ent_TB.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\TestBench\seq_ent_TB.vhd
# Compile Entity "seq_ent_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "seq_ent_tb"
# Compile Configuration "TESTBENCH_FOR_seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# 4 signal(s) traced.
run 100 ns
run 100 ns
run
# KERNEL: Signal 'm' has already been traced
# KERNEL: Signal 'c' has already been traced
# KERNEL: Signal 'q' has already been traced
# KERNEL: Signal 'a' has already been traced
# 0 signal(s) traced.
run 100 ns
acom -work SeqMult -2002  $DSN/src/TestBench/seq_ent_TB.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\TestBench\seq_ent_TB.vhd
# Compile Entity "seq_ent_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "seq_ent_tb"
# Compile Configuration "TESTBENCH_FOR_seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -work SeqMult -2002  $DSN/src/Sequential.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\Sequential.vhd
# Compile Entity "seq_ent"
# Compile Architecture "behavior" of Entity "seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -work SeqMult -2002  $DSN/src/TestBench/seq_ent_TB.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\TestBench\seq_ent_TB.vhd
# Compile Entity "seq_ent_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "seq_ent_tb"
# Compile Configuration "TESTBENCH_FOR_seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# KERNEL: Signal 'm' has already been traced
# KERNEL: Signal 'c' has already been traced
# KERNEL: Signal 'q' has already been traced
# KERNEL: Signal 'a' has already been traced
# 0 signal(s) traced.
endsim
#  Simulation has been stopped
asim -advdataflow  seq_ent_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1626 kB (elbread=1023 elab2=331 kernel=271 sdf=0)
# KERNEL: ASDB file was created in location f:\VHDL\SequentialMultiplier\SeqMult\src\wave.asdb
#  8:08 PM, Wednesday, April 25, 2018
#  Simulation has been initialized
#  Selected Top-Level: seq_ent_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
# 4 signal(s) traced.
acom -work SeqMult -2002  $DSN/src/Sequential.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\Sequential.vhd
# Compile Entity "seq_ent"
# Compile Architecture "behavior" of Entity "seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -work SeqMult -2002  $DSN/src/TestBench/seq_ent_TB.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\TestBench\seq_ent_TB.vhd
# Compile Entity "seq_ent_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "seq_ent_tb"
# Compile Configuration "TESTBENCH_FOR_seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -work SeqMult -2002  $DSN/src/Sequential.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\Sequential.vhd
# Compile Entity "seq_ent"
# Compile Architecture "behavior" of Entity "seq_ent"
# Error: COMP96_0019: Sequential.vhd : (46, 2): Keyword "begin" expected.
# Error: COMP96_0019: Sequential.vhd : (48, 2): Keyword "end" expected.
# Error: COMP96_0016: Sequential.vhd : (49, 2): Design unit declaration expected.
# Error: COMP96_0018: Sequential.vhd : (60, 17): Identifier expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -work SeqMult -2002  $DSN/src/Sequential.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\Sequential.vhd
# Compile Entity "seq_ent"
# Compile Architecture "behavior" of Entity "seq_ent"
# Warning: DAGGEN_0001: Sequential.vhd : (45, 0): Process without explicit or implicit wait statement - possible infinite loop.
# Compile success 0 Errors 1 Warnings  Analysis time :  0.1 [s]
acom -work SeqMult -2002  $DSN/src/Sequential.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\Sequential.vhd
# Compile Entity "seq_ent"
# Compile Architecture "behavior" of Entity "seq_ent"
# Error: COMP96_0078: Sequential.vhd : (61, 2): Unknown identifier "pord".
# Error: COMP96_0133: Sequential.vhd : (61, 2): Cannot find object declaration.
# Compile failure 2 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -work SeqMult -2002  $DSN/src/Sequential.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\Sequential.vhd
# Compile Entity "seq_ent"
# Compile Architecture "behavior" of Entity "seq_ent"
# Error: COMP96_0367: Sequential.vhd : (61, 10): Improper array length. Actual length is 15. Expected length is 16.
# Compile failure 1 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -work SeqMult -2002  $DSN/src/TestBench/seq_ent_TB.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\TestBench\seq_ent_TB.vhd
# Compile Entity "seq_ent_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "seq_ent_tb"
# Warning: ELAB1_0026: seq_ent_TB.vhd : (32, 0): There is no default binding for component "seq_ent".(Port "c" is not on the entity).
# Compile Configuration "TESTBENCH_FOR_seq_ent"
# Error: ELAB1_0011: seq_ent_TB.vhd : (53, 0): Port "clk" is on entity "seq_ent" but not on the component declaration.
# Error: ELAB1_0030: seq_ent_TB.vhd : (53, 0): Port "c" is on component "seq_ent" but not on the entity "seq_ent".
# Error: ELAB1_0030: seq_ent_TB.vhd : (53, 0): Port "a" is on component "seq_ent" but not on the entity "seq_ent".
# Error: COMP96_0203: seq_ent_TB.vhd : (54, 4): Binding indication has neither a generic map aspect nor a port map aspect.
# Error: ELAB1_0011: seq_ent_TB.vhd : (54, 0): Port "clk" is on entity "seq_ent" but not on the component declaration.
# Error: ELAB1_0030: seq_ent_TB.vhd : (54, 0): Port "c" is on component "seq_ent" but not on the entity "seq_ent".
# Error: ELAB1_0030: seq_ent_TB.vhd : (54, 0): Port "a" is on component "seq_ent" but not on the entity "seq_ent".
# Compile failure 7 Errors 1 Warnings  Analysis time :  0.1 [s]
acom -work SeqMult -2002  $DSN/src/Sequential.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\Sequential.vhd
# Compile Entity "seq_ent"
# Compile Architecture "behavior" of Entity "seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -work SeqMult -2002  $DSN/src/TestBench/seq_ent_TB.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\TestBench\seq_ent_TB.vhd
# Compile Entity "seq_ent_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "seq_ent_tb"
# Compile Configuration "TESTBENCH_FOR_seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -advdataflow  seq_ent_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1749 kB (elbread=1023 elab2=454 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location f:\VHDL\SequentialMultiplier\SeqMult\src\wave.asdb
#  12:49 AM, Thursday, April 26, 2018
#  Simulation has been initialized
#  Selected Top-Level: seq_ent_tb (tb_architecture)
# 4 signal(s) traced.
run 100 ns
# RUNTIME: Fatal Error: RUNTIME_0046 Sequential.vhd (58): Incompatible ranges; left: (16 downto 0), right: (0 to 15).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /UUT,  Process: line__46.
# KERNEL: stopped at delta: 0 at time 0 ps.
# Fatal error occurred during simulation.
acom -work SeqMult -2002  $DSN/src/Sequential.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\Sequential.vhd
# Compile Entity "seq_ent"
# Compile Architecture "behavior" of Entity "seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -work SeqMult -2002  $DSN/src/TestBench/seq_ent_TB.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\TestBench\seq_ent_TB.vhd
# Compile Entity "seq_ent_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "seq_ent_tb"
# Compile Configuration "TESTBENCH_FOR_seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
run 100 ns
endsim
#  Simulation has been stopped
asim -advdataflow  seq_ent_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1749 kB (elbread=1023 elab2=454 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location f:\VHDL\SequentialMultiplier\SeqMult\src\wave.asdb
#  12:51 AM, Thursday, April 26, 2018
#  Simulation has been initialized
#  Selected Top-Level: seq_ent_tb (tb_architecture)
# 4 signal(s) traced.
run 100 ns
# RUNTIME: Fatal Error: RUNTIME_0046 Sequential.vhd (58): Incompatible ranges; left: (16 downto 0), right: (0 to 15).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /UUT,  Process: line__46.
# KERNEL: stopped at delta: 0 at time 0 ps.
# Fatal error occurred during simulation.
acom -work SeqMult -2002  $DSN/src/Sequential.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\Sequential.vhd
# Compile Entity "seq_ent"
# Compile Architecture "behavior" of Entity "seq_ent"
# Error: COMP96_0019: Sequential.vhd : (58, 3): Keyword "end" expected.
# Error: COMP96_0019: Sequential.vhd : (59, 6): Keyword "process" expected.
# Error: COMP96_0015: Sequential.vhd : (60, 6): ';' expected.
# Error: COMP96_0016: Sequential.vhd : (60, 13): Design unit declaration expected.
# Error: COMP96_0018: Sequential.vhd : (62, 17): Identifier expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -work SeqMult -2002  $DSN/src/Sequential.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\Sequential.vhd
# Compile Entity "seq_ent"
# Compile Architecture "behavior" of Entity "seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -work SeqMult -2002  $DSN/src/TestBench/seq_ent_TB.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\TestBench\seq_ent_TB.vhd
# Compile Entity "seq_ent_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "seq_ent_tb"
# Compile Configuration "TESTBENCH_FOR_seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1749 kB (elbread=1023 elab2=454 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location f:\VHDL\SequentialMultiplier\SeqMult\src\wave.asdb
#  12:53 AM, Thursday, April 26, 2018
#  Simulation has been initialized
#  Selected Top-Level: seq_ent_tb (tb_architecture)
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -work SeqMult -2002  $DSN/src/Sequential.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\Sequential.vhd
# Compile Entity "seq_ent"
# Compile Architecture "behavior" of Entity "seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -work SeqMult -2002  $DSN/src/TestBench/seq_ent_TB.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\TestBench\seq_ent_TB.vhd
# Compile Entity "seq_ent_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "seq_ent_tb"
# Compile Configuration "TESTBENCH_FOR_seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
endsim
#  Simulation has been stopped
asim -advdataflow  seq_ent_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1749 kB (elbread=1023 elab2=454 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location f:\VHDL\SequentialMultiplier\SeqMult\src\wave.asdb
#  12:55 AM, Thursday, April 26, 2018
#  Simulation has been initialized
#  Selected Top-Level: seq_ent_tb (tb_architecture)
# 4 signal(s) traced.
run 100 ns
# RUNTIME: Fatal Error: RUNTIME_0046 Sequential.vhd (58): Incompatible ranges; left: (16 downto 0), right: (0 to 15).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /UUT,  Process: line__46.
# KERNEL: stopped at delta: 0 at time 0 ps.
# Fatal error occurred during simulation.
acom -work SeqMult -2002  $DSN/src/Sequential.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\Sequential.vhd
# Compile Entity "seq_ent"
# Compile Architecture "behavior" of Entity "seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -work SeqMult -2002  $DSN/src/TestBench/seq_ent_TB.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\TestBench\seq_ent_TB.vhd
# Compile Entity "seq_ent_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "seq_ent_tb"
# Compile Configuration "TESTBENCH_FOR_seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
endsim
#  Simulation has been stopped
asim -advdataflow  seq_ent_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1749 kB (elbread=1023 elab2=454 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location f:\VHDL\SequentialMultiplier\SeqMult\src\wave.asdb
#  12:57 AM, Thursday, April 26, 2018
#  Simulation has been initialized
#  Selected Top-Level: seq_ent_tb (tb_architecture)
# 4 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -work SeqMult -2002  $DSN/src/Sequential.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\Sequential.vhd
# Compile Entity "seq_ent"
# Compile Architecture "behavior" of Entity "seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -work SeqMult -2002  $DSN/src/TestBench/seq_ent_TB.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\TestBench\seq_ent_TB.vhd
# Compile Entity "seq_ent_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "seq_ent_tb"
# Compile Configuration "TESTBENCH_FOR_seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
endsim
#  Simulation has been stopped
asim -advdataflow  seq_ent_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1749 kB (elbread=1023 elab2=454 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location f:\VHDL\SequentialMultiplier\SeqMult\src\wave.asdb
#  12:59 AM, Thursday, April 26, 2018
#  Simulation has been initialized
#  Selected Top-Level: seq_ent_tb (tb_architecture)
# 4 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -work SeqMult -2002  $DSN/src/Sequential.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\Sequential.vhd
# Compile Entity "seq_ent"
# Compile Architecture "behavior" of Entity "seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -work SeqMult -2002  $DSN/src/Sequential.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\Sequential.vhd
# Compile Entity "seq_ent"
# Compile Architecture "behavior" of Entity "seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -work SeqMult -2002  $DSN/src/TestBench/seq_ent_TB.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\TestBench\seq_ent_TB.vhd
# Compile Entity "seq_ent_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "seq_ent_tb"
# Compile Configuration "TESTBENCH_FOR_seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -advdataflow  seq_ent_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1749 kB (elbread=1023 elab2=454 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location f:\VHDL\SequentialMultiplier\SeqMult\src\wave.asdb
#  1:13 AM, Thursday, April 26, 2018
#  Simulation has been initialized
#  Selected Top-Level: seq_ent_tb (tb_architecture)
# 4 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -work SeqMult -2002  $DSN/src/Sequential.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\Sequential.vhd
# Compile Entity "seq_ent"
# Compile Architecture "behavior" of Entity "seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -work SeqMult -2002  $DSN/src/TestBench/seq_ent_TB.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\TestBench\seq_ent_TB.vhd
# Compile Entity "seq_ent_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "seq_ent_tb"
# Compile Configuration "TESTBENCH_FOR_seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
endsim
#  Simulation has been stopped
asim -advdataflow  seq_ent_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1749 kB (elbread=1023 elab2=455 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location f:\VHDL\SequentialMultiplier\SeqMult\src\wave.asdb
#  1:15 AM, Thursday, April 26, 2018
#  Simulation has been initialized
#  Selected Top-Level: seq_ent_tb (tb_architecture)
# 4 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
acom -work SeqMult -2002  $DSN/src/Sequential.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\Sequential.vhd
# Compile Entity "seq_ent"
# Compile Architecture "behavior" of Entity "seq_ent"
# Error: COMP96_0020: Sequential.vhd : (44, 1): Variable can be declared only in a process or subprogram.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -work SeqMult -2002  $DSN/src/Sequential.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\Sequential.vhd
# Compile Entity "seq_ent"
# Compile Architecture "behavior" of Entity "seq_ent"
# Error: COMP96_0019: Sequential.vhd : (47, 2): Keyword "end" expected.
# Error: COMP96_0019: Sequential.vhd : (50, 21): Keyword "generate" expected.
# Error: COMP96_0329: Sequential.vhd : (52, 3): Generate statement must have a label.
# Error: COMP96_0019: Sequential.vhd : (52, 21): Keyword "generate" expected.
# Error: COMP96_0047: Sequential.vhd : (55, 4): Concurrent statement or ':' expected.
# Error: COMP96_0015: Sequential.vhd : (56, 8): ';' expected.
# Error: COMP96_0016: Sequential.vhd : (56, 12): Design unit declaration expected.
# Error: COMP96_0018: Sequential.vhd : (62, 17): Identifier expected.
# Compile failure 8 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -work SeqMult -2002  $DSN/src/Sequential.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\Sequential.vhd
# Compile Entity "seq_ent"
# Compile Architecture "behavior" of Entity "seq_ent"
# Error: COMP96_0123: Sequential.vhd : (48, 2): Variable or constant cannot be the target of a signal assignment.
# Error: COMP96_0143: Sequential.vhd : (48, 2): Object "acc" may not be written
# Error: COMP96_0123: Sequential.vhd : (49, 2): Variable or constant cannot be the target of a signal assignment.
# Error: COMP96_0143: Sequential.vhd : (49, 2): Object "acc" may not be written
# Compile failure 4 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -work SeqMult -2002  $DSN/src/Sequential.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\Sequential.vhd
# Compile Entity "seq_ent"
# Compile Architecture "behavior" of Entity "seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -work SeqMult -2002  $DSN/src/TestBench/seq_ent_TB.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\TestBench\seq_ent_TB.vhd
# Compile Entity "seq_ent_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "seq_ent_tb"
# Compile Configuration "TESTBENCH_FOR_seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -work SeqMult -2002  $DSN/src/TestBench/seq_ent_TB.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\TestBench\seq_ent_TB.vhd
# Compile Entity "seq_ent_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "seq_ent_tb"
# Compile Configuration "TESTBENCH_FOR_seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -advdataflow  seq_ent_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1748 kB (elbread=1023 elab2=454 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location f:\VHDL\SequentialMultiplier\SeqMult\src\wave.asdb
#  1:20 AM, Thursday, April 26, 2018
#  Simulation has been initialized
#  Selected Top-Level: seq_ent_tb (tb_architecture)
# 4 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -work SeqMult -2002  $DSN/src/Sequential.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\Sequential.vhd
# Compile Entity "seq_ent"
# Error: COMP96_0018: Sequential.vhd : (35, 7): Identifier expected.
# Compile Architecture "behavior" of Entity "seq_ent"
# Warning: DAGGEN_0001: Sequential.vhd : (44, 0): Process without explicit or implicit wait statement - possible infinite loop.
# Compile failure 1 Errors 1 Warnings  Analysis time :  0.1 [s]
acom -work SeqMult -2002  $DSN/src/Sequential.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\Sequential.vhd
# Compile Entity "seq_ent"
# Compile Architecture "behavior" of Entity "seq_ent"
# Warning: DAGGEN_0001: Sequential.vhd : (44, 0): Process without explicit or implicit wait statement - possible infinite loop.
# Compile success 0 Errors 1 Warnings  Analysis time :  0.2 [s]
acom -work SeqMult -2002  $DSN/src/TestBench/seq_ent_TB.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\TestBench\seq_ent_TB.vhd
# Compile Entity "seq_ent_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "seq_ent_tb"
# Warning: ELAB1_0026: seq_ent_TB.vhd : (32, 0): There is no default binding for component "seq_ent".(Port "clk" is not on the entity).
# Compile Configuration "TESTBENCH_FOR_seq_ent"
# Error: ELAB1_0030: seq_ent_TB.vhd : (56, 0): Port "clk" is on component "seq_ent" but not on the entity "seq_ent".
# Error: COMP96_0203: seq_ent_TB.vhd : (57, 4): Binding indication has neither a generic map aspect nor a port map aspect.
# Error: ELAB1_0030: seq_ent_TB.vhd : (57, 0): Port "clk" is on component "seq_ent" but not on the entity "seq_ent".
# Compile failure 3 Errors 1 Warnings  Analysis time :  0.1 [s]
acom -work SeqMult -2002  $DSN/src/TestBench/seq_ent_TB.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\TestBench\seq_ent_TB.vhd
# Compile Entity "seq_ent_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "seq_ent_tb"
# Warning: ELAB1_0026: seq_ent_TB.vhd : (32, 0): There is no default binding for component "seq_ent".(Port "clk" is not on the entity).
# Error: COMP96_0207: seq_ent_TB.vhd : (32, 0): No actual specified for local port "clk".
# Compile Configuration "TESTBENCH_FOR_seq_ent"
# Error: COMP96_0134: seq_ent_TB.vhd : (53, 13): Cannot find component declaration.
# Compile failure 2 Errors 1 Warnings  Analysis time :  31.0 [ms]
acom -work SeqMult -2002  $DSN/src/TestBench/seq_ent_TB.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\TestBench\seq_ent_TB.vhd
# Compile Entity "seq_ent_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "seq_ent_tb"
# Warning: ELAB1_0026: seq_ent_TB.vhd : (31, 0): There is no default binding for component "seq_ent".(Port "clk" is not on the entity).
# Error: COMP96_0207: seq_ent_TB.vhd : (31, 0): No actual specified for local port "clk".
# Compile Configuration "TESTBENCH_FOR_seq_ent"
# Error: COMP96_0134: seq_ent_TB.vhd : (52, 13): Cannot find component declaration.
# Compile failure 2 Errors 1 Warnings  Analysis time :  31.0 [ms]
endsim
#  Simulation has been stopped
acom -work SeqMult -2002  $DSN/src/Sequential.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\Sequential.vhd
# Compile Entity "seq_ent"
# Compile Architecture "behavior" of Entity "seq_ent"
# Warning: DAGGEN_0001: Sequential.vhd : (44, 0): Process without explicit or implicit wait statement - possible infinite loop.
# Compile success 0 Errors 1 Warnings  Analysis time :  0.1 [s]
acom -work SeqMult -2002  $DSN/src/TestBench/seq_ent_TB.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\TestBench\seq_ent_TB.vhd
# Compile Entity "seq_ent_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "seq_ent_tb"
# Compile Configuration "TESTBENCH_FOR_seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -advdataflow  seq_ent_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1747 kB (elbread=1023 elab2=453 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location f:\VHDL\SequentialMultiplier\SeqMult\src\wave.asdb
#  1:26 AM, Thursday, April 26, 2018
#  Simulation has been initialized
#  Selected Top-Level: seq_ent_tb (tb_architecture)
# 3 signal(s) traced.
run 100 ns
run 100 ns
acom -work SeqMult -2002  $DSN/src/Sequential.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\Sequential.vhd
# Compile Entity "seq_ent"
# Compile Architecture "behavior" of Entity "seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -work SeqMult -2002  $DSN/src/TestBench/seq_ent_TB.vhd
# Compile...
# File: f:\VHDL\SequentialMultiplier\SeqMult\src\TestBench\seq_ent_TB.vhd
# Compile Entity "seq_ent_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "seq_ent_tb"
# Compile Configuration "TESTBENCH_FOR_seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
# KERNEL: stopped at time: 0 ps
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -advdataflow  seq_ent_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1748 kB (elbread=1023 elab2=454 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location f:\VHDL\SequentialMultiplier\SeqMult\src\wave.asdb
#  1:29 AM, Thursday, April 26, 2018
#  Simulation has been initialized
#  Selected Top-Level: seq_ent_tb (tb_architecture)
# 4 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
#  Simulation has been stopped
# Adding file f:\VHDL\SequentialMultiplier\SeqMult\src\untitled.asdb ... Done
# Adding file f:\VHDL\SequentialMultiplier\SeqMult\src\untitled.awc ... Done
