{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461030818498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461030818499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 18 18:53:38 2016 " "Processing started: Mon Apr 18 18:53:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461030818499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461030818499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fr_sram_demo -c fr_sram_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off fr_sram_demo -c fr_sram_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461030818499 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1461030819579 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hexEncoder.v(31) " "Verilog HDL warning at hexEncoder.v(31): extended using \"x\" or \"z\"" {  } { { "../HexEncoder/hexEncoder.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/HexEncoder/hexEncoder.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461030819697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee_469/git/ee469/lab2/verilog/hexencoder/hexencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab2/verilog/hexencoder/hexencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexEncoder " "Found entity 1: HexEncoder" {  } { { "../HexEncoder/hexEncoder.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/HexEncoder/hexEncoder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461030819701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461030819701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee_469/git/ee469/lab2/verilog/file_register/shared_modules/mux_2to1/mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab2/verilog/file_register/shared_modules/mux_2to1/mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../file_register/shared_modules/mux_2to1/mux_2to1.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/shared_modules/mux_2to1/mux_2to1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461030819707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461030819707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee_469/git/ee469/lab2/verilog/file_register/decoder_5bit/decoder_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab2/verilog/file_register/decoder_5bit/decoder_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5bit " "Found entity 1: decoder_5bit" {  } { { "../file_register/decoder_5bit/decoder_5bit.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/decoder_5bit/decoder_5bit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461030819713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461030819713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee_469/git/ee469/lab2/verilog/file_register/register_32bit/d_flipflop/d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab2/verilog/file_register/register_32bit/d_flipflop/d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "../file_register/register_32bit/d_flipflop/d_flipflop.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/register_32bit/d_flipflop/d_flipflop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461030819718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461030819718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee_469/git/ee469/lab2/verilog/file_register/register_32bit/register_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab2/verilog/file_register/register_32bit/register_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_32bit " "Found entity 1: register_32bit" {  } { { "../file_register/register_32bit/register_32bit.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/register_32bit/register_32bit.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461030819723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461030819723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee_469/git/ee469/lab2/verilog/file_register/file_register.v 2 2 " "Found 2 design units, including 2 entities, in source file /ee_469/git/ee469/lab2/verilog/file_register/file_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 file_register " "Found entity 1: file_register" {  } { { "../file_register/file_register.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461030819729 ""} { "Info" "ISGN_ENTITY_NAME" "2 file_register_low " "Found entity 2: file_register_low" {  } { { "../file_register/file_register.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461030819729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461030819729 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(21) " "Verilog HDL warning at sram.v(21): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461030819733 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(24) " "Verilog HDL warning at sram.v(24): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461030819733 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(28) " "Verilog HDL warning at sram.v(28): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461030819734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(30) " "Verilog HDL warning at sram.v(30): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461030819734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee_469/git/ee469/lab2/verilog/sram/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab2/verilog/sram/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461030819734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461030819734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fr_sram_demo.v(62) " "Verilog HDL warning at fr_sram_demo.v(62): extended using \"x\" or \"z\"" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461030819739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 fr_sram_demo.v(23) " "Verilog HDL Declaration information at fr_sram_demo.v(23): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461030819740 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 fr_sram_demo.v(23) " "Verilog HDL Declaration information at fr_sram_demo.v(23): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461030819740 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 fr_sram_demo.v(23) " "Verilog HDL Declaration information at fr_sram_demo.v(23): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461030819740 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 fr_sram_demo.v(23) " "Verilog HDL Declaration information at fr_sram_demo.v(23): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461030819740 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 fr_sram_demo.v(23) " "Verilog HDL Declaration information at fr_sram_demo.v(23): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461030819740 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 fr_sram_demo.v(23) " "Verilog HDL Declaration information at fr_sram_demo.v(23): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461030819740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fr_sram_demo.v 3 3 " "Found 3 design units, including 3 entities, in source file fr_sram_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fr_sram_demo " "Found entity 1: fr_sram_demo" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461030819743 ""} { "Info" "ISGN_ENTITY_NAME" "2 fr_sram_demo_sm " "Found entity 2: fr_sram_demo_sm" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461030819743 ""} { "Info" "ISGN_ENTITY_NAME" "3 div_clock " "Found entity 3: div_clock" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 385 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461030819743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461030819743 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fr_sram_demo " "Elaborating entity \"fr_sram_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461030820756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clock div_clock:clock_divider " "Elaborating entity \"div_clock\" for hierarchy \"div_clock:clock_divider\"" {  } { { "fr_sram_demo.v" "clock_divider" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461030820760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexEncoder HexEncoder:hex0 " "Elaborating entity \"HexEncoder\" for hierarchy \"HexEncoder:hex0\"" {  } { { "fr_sram_demo.v" "hex0" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461030820763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fr_sram_demo_sm fr_sram_demo_sm:state_mach " "Elaborating entity \"fr_sram_demo_sm\" for hierarchy \"fr_sram_demo_sm:state_mach\"" {  } { { "fr_sram_demo.v" "state_mach" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461030820770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "file_register file_register:reg_file " "Elaborating entity \"file_register\" for hierarchy \"file_register:reg_file\"" {  } { { "fr_sram_demo.v" "reg_file" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461030820777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 file_register:reg_file\|mux_2to1:CHOOSE_READ\[0\].read_mux " "Elaborating entity \"mux_2to1\" for hierarchy \"file_register:reg_file\|mux_2to1:CHOOSE_READ\[0\].read_mux\"" {  } { { "../file_register/file_register.v" "CHOOSE_READ\[0\].read_mux" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461030820781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "file_register_low file_register:reg_file\|file_register_low:FILE_REG_HW " "Elaborating entity \"file_register_low\" for hierarchy \"file_register:reg_file\|file_register_low:FILE_REG_HW\"" {  } { { "../file_register/file_register.v" "FILE_REG_HW" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461030820818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5bit file_register:reg_file\|file_register_low:FILE_REG_HW\|decoder_5bit:write_decoder " "Elaborating entity \"decoder_5bit\" for hierarchy \"file_register:reg_file\|file_register_low:FILE_REG_HW\|decoder_5bit:write_decoder\"" {  } { { "../file_register/file_register.v" "write_decoder" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461030820873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32bit file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG " "Elaborating entity \"register_32bit\" for hierarchy \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\"" {  } { { "../file_register/file_register.v" "FILE_REGISTER\[0\].F_REG" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461030821101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[0\].FF " "Elaborating entity \"d_flipflop\" for hierarchy \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[0\].FF\"" {  } { { "../file_register/register_32bit/register_32bit.v" "REGISTER\[0\].FF" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/register_32bit/register_32bit.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461030821151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:memory " "Elaborating entity \"sram\" for hierarchy \"sram:memory\"" {  } { { "fr_sram_demo.v" "memory" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461030824243 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cs sram.v(42) " "Verilog HDL Always Construct warning at sram.v(42): variable \"cs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1461030824245 "|fr_sram_demo|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rw sram.v(43) " "Verilog HDL Always Construct warning at sram.v(43): variable \"rw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1461030824245 "|fr_sram_demo|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "oe sram.v(43) " "Verilog HDL Always Construct warning at sram.v(43): variable \"oe\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1461030824246 "|fr_sram_demo|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bus sram.v(44) " "Verilog HDL Always Construct warning at sram.v(44): variable \"data_bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1461030824246 "|fr_sram_demo|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rw sram.v(45) " "Verilog HDL Always Construct warning at sram.v(45): variable \"rw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1461030824246 "|fr_sram_demo|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "oe sram.v(45) " "Verilog HDL Always Construct warning at sram.v(45): variable \"oe\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1461030824246 "|fr_sram_demo|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sram_data_bus sram.v(46) " "Verilog HDL Always Construct warning at sram.v(46): variable \"sram_data_bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1461030824246 "|fr_sram_demo|sram:memory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mdr sram.v(41) " "Verilog HDL Always Construct warning at sram.v(41): inferring latch(es) for variable \"mdr\", which holds its previous value in one or more paths through the always construct" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1461030824246 "|fr_sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[0\] sram.v(42) " "Inferred latch for \"mdr\[0\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461030824246 "|fr_sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[1\] sram.v(42) " "Inferred latch for \"mdr\[1\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461030824246 "|fr_sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[2\] sram.v(42) " "Inferred latch for \"mdr\[2\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461030824246 "|fr_sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[3\] sram.v(42) " "Inferred latch for \"mdr\[3\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461030824246 "|fr_sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[4\] sram.v(42) " "Inferred latch for \"mdr\[4\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461030824246 "|fr_sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[5\] sram.v(42) " "Inferred latch for \"mdr\[5\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461030824246 "|fr_sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[6\] sram.v(42) " "Inferred latch for \"mdr\[6\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461030824246 "|fr_sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[7\] sram.v(42) " "Inferred latch for \"mdr\[7\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461030824246 "|fr_sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[8\] sram.v(42) " "Inferred latch for \"mdr\[8\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461030824246 "|fr_sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[9\] sram.v(42) " "Inferred latch for \"mdr\[9\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461030824246 "|fr_sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[10\] sram.v(42) " "Inferred latch for \"mdr\[10\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461030824247 "|fr_sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[11\] sram.v(42) " "Inferred latch for \"mdr\[11\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461030824247 "|fr_sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[12\] sram.v(42) " "Inferred latch for \"mdr\[12\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461030824247 "|fr_sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[13\] sram.v(42) " "Inferred latch for \"mdr\[13\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461030824247 "|fr_sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[14\] sram.v(42) " "Inferred latch for \"mdr\[14\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461030824247 "|fr_sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[15\] sram.v(42) " "Inferred latch for \"mdr\[15\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461030824247 "|fr_sram_demo|sram:memory"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8584.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8584.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8584 " "Found entity 1: altsyncram_8584" {  } { { "db/altsyncram_8584.tdf" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/db/altsyncram_8584.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461030827392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461030827392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_glc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_glc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_glc " "Found entity 1: mux_glc" {  } { { "db/mux_glc.tdf" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/db/mux_glc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461030827845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461030827845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461030828013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461030828013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89i " "Found entity 1: cntr_89i" {  } { { "db/cntr_89i.tdf" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/db/cntr_89i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461030828224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461030828224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/db/cmpr_e9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461030828319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461030828319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7vi " "Found entity 1: cntr_7vi" {  } { { "db/cntr_7vi.tdf" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/db/cntr_7vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461030828459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461030828459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_39i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_39i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_39i " "Found entity 1: cntr_39i" {  } { { "db/cntr_39i.tdf" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/db/cntr_39i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461030828646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461030828646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461030828740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461030828740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461030828878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461030828878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461030828974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461030828974 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461030829170 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sys_clk " "Found clock multiplexer sys_clk" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 24 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1461030831439 "|fr_sram_demo|sys_clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1461030831439 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "32 " "Ignored 32 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "32 " "Ignored 32 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1461030831446 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1461030831446 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "sram:memory\|memory " "RAM logic \"sram:memory\|memory\" is uninferred due to asynchronous read logic" {  } { { "../sram/sram.v" "memory" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1461030831819 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1461030831819 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[0\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[0\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461030831826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[1\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[1\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461030831826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[2\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[2\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461030831826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[3\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[3\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461030831826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[4\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[4\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461030831826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[5\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[5\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461030831826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[6\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[6\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461030831826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[7\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[7\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461030831826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[8\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[8\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461030831826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[9\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[9\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461030831826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[10\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[10\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461030831826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[0\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[0\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461030831826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[1\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[1\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461030831826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[2\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[2\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461030831826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[3\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[3\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461030831826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[4\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[4\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461030831826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[5\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[5\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461030831826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[6\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[6\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461030831826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[7\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[7\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461030831826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[8\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[8\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461030831826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[9\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[9\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461030831826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[10\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[10\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461030831826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[11\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[11\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461030831826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[12\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[12\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461030831826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[13\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[13\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461030831826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[14\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[14\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461030831826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[15\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[15\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461030831826 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1461030831826 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1461030848671 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram:memory\|mar\[0\] " "Inserted always-enabled tri-state buffer between \"sram:memory\|mar\[0\]\" and its non-tri-state driver." {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1461030849381 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram:memory\|mar\[1\] " "Inserted always-enabled tri-state buffer between \"sram:memory\|mar\[1\]\" and its non-tri-state driver." {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1461030849381 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram:memory\|mar\[4\] " "Inserted always-enabled tri-state buffer between \"sram:memory\|mar\[4\]\" and its non-tri-state driver." {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1461030849381 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram:memory\|mar\[5\] " "Inserted always-enabled tri-state buffer between \"sram:memory\|mar\[5\]\" and its non-tri-state driver." {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1461030849381 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram:memory\|mar\[2\] " "Inserted always-enabled tri-state buffer between \"sram:memory\|mar\[2\]\" and its non-tri-state driver." {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1461030849381 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram:memory\|mar\[3\] " "Inserted always-enabled tri-state buffer between \"sram:memory\|mar\[3\]\" and its non-tri-state driver." {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1461030849381 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram:memory\|mar\[7\] " "Inserted always-enabled tri-state buffer between \"sram:memory\|mar\[7\]\" and its non-tri-state driver." {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1461030849381 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram:memory\|mar\[6\] " "Inserted always-enabled tri-state buffer between \"sram:memory\|mar\[6\]\" and its non-tri-state driver." {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1461030849381 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1461030849381 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "sram:memory\|mar\[9\] GND node " "The node \"sram:memory\|mar\[9\]\" is fed by GND" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 33 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1461030849382 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "sram:memory\|mar\[10\] GND node " "The node \"sram:memory\|mar\[10\]\" is fed by GND" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 33 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1461030849382 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "sram:memory\|mar\[8\] GND node " "The node \"sram:memory\|mar\[8\]\" is fed by GND" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 33 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1461030849382 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1461030849382 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[9\] sram:memory\|mar\[9\] " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[9\]\" to the node \"sram:memory\|mar\[9\]\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461030851387 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[10\] sram:memory\|mar\[10\] " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[10\]\" to the node \"sram:memory\|mar\[10\]\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461030851387 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[0\] sram:memory\|mar\[0\] " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[0\]\" to the node \"sram:memory\|mar\[0\]\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461030851387 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[1\] sram:memory\|mar\[1\] " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[1\]\" to the node \"sram:memory\|mar\[1\]\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461030851387 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[4\] sram:memory\|mar\[4\] " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[4\]\" to the node \"sram:memory\|mar\[4\]\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461030851387 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[5\] sram:memory\|mar\[5\] " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[5\]\" to the node \"sram:memory\|mar\[5\]\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461030851387 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[2\] sram:memory\|mar\[2\] " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[2\]\" to the node \"sram:memory\|mar\[2\]\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461030851387 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[3\] sram:memory\|mar\[3\] " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[3\]\" to the node \"sram:memory\|mar\[3\]\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461030851387 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[8\] sram:memory\|mar\[8\] " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[8\]\" to the node \"sram:memory\|mar\[8\]\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461030851387 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[7\] sram:memory\|mar\[7\] " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[7\]\" to the node \"sram:memory\|mar\[7\]\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461030851387 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[6\] sram:memory\|mar\[6\] " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[6\]\" to the node \"sram:memory\|mar\[6\]\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461030851387 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1461030851387 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sram_addr\[9\] sram:memory\|mar\[9\] " "Converted the fanout from the open-drain buffer \"sram_addr\[9\]\" to the node \"sram:memory\|mar\[9\]\" into a wire" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 30 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461030851388 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sram_addr\[10\] sram:memory\|mar\[10\] " "Converted the fanout from the open-drain buffer \"sram_addr\[10\]\" to the node \"sram:memory\|mar\[10\]\" into a wire" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 30 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461030851388 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sram_addr\[8\] sram:memory\|mar\[8\] " "Converted the fanout from the open-drain buffer \"sram_addr\[8\]\" to the node \"sram:memory\|mar\[8\]\" into a wire" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 30 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461030851388 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Quartus II" 0 -1 1461030851388 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[0\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[0\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[0\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[0\].FF\|q\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461030851388 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[1\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[1\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[1\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[1\].FF\|q\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461030851388 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[2\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[2\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[2\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[2\].FF\|q\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461030851388 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[3\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[3\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[3\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[3\].FF\|q\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461030851388 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[4\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[4\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[4\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[4\].FF\|q\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461030851388 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[5\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[5\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[5\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[5\].FF\|q\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461030851388 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[6\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[6\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[6\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[6\].FF\|q\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461030851388 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[7\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[7\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[7\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[7\].FF\|q\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461030851388 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[8\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[8\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[8\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[8\].FF\|q\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461030851388 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|WRITE\[9\].write_tri file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[9\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|WRITE\[9\].write_tri\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[9\].FF\|q\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461030851388 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1461030851388 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[0\] sram:memory\|mdr\[0\] " "Converted the fan-out from the tri-state buffer \"data_bus\[0\]\" to the node \"sram:memory\|mdr\[0\]\" into an OR gate" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461030851402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[1\] sram:memory\|mdr\[1\] " "Converted the fan-out from the tri-state buffer \"data_bus\[1\]\" to the node \"sram:memory\|mdr\[1\]\" into an OR gate" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461030851402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[2\] sram:memory\|mdr\[2\] " "Converted the fan-out from the tri-state buffer \"data_bus\[2\]\" to the node \"sram:memory\|mdr\[2\]\" into an OR gate" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461030851402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[3\] sram:memory\|mdr\[3\] " "Converted the fan-out from the tri-state buffer \"data_bus\[3\]\" to the node \"sram:memory\|mdr\[3\]\" into an OR gate" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461030851402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[4\] sram:memory\|mdr\[4\] " "Converted the fan-out from the tri-state buffer \"data_bus\[4\]\" to the node \"sram:memory\|mdr\[4\]\" into an OR gate" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461030851402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[5\] sram:memory\|mdr\[5\] " "Converted the fan-out from the tri-state buffer \"data_bus\[5\]\" to the node \"sram:memory\|mdr\[5\]\" into an OR gate" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461030851402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[6\] sram:memory\|mdr\[6\] " "Converted the fan-out from the tri-state buffer \"data_bus\[6\]\" to the node \"sram:memory\|mdr\[6\]\" into an OR gate" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461030851402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[7\] sram:memory\|mdr\[7\] " "Converted the fan-out from the tri-state buffer \"data_bus\[7\]\" to the node \"sram:memory\|mdr\[7\]\" into an OR gate" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461030851402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[8\] sram:memory\|mdr\[8\] " "Converted the fan-out from the tri-state buffer \"data_bus\[8\]\" to the node \"sram:memory\|mdr\[8\]\" into an OR gate" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461030851402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[9\] sram:memory\|mdr\[9\] " "Converted the fan-out from the tri-state buffer \"data_bus\[9\]\" to the node \"sram:memory\|mdr\[9\]\" into an OR gate" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461030851402 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1461030851402 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[0\] " "Latch sram:memory\|mdr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461030851409 ""}  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461030851409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[1\] " "Latch sram:memory\|mdr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461030851409 ""}  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461030851409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[2\] " "Latch sram:memory\|mdr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461030851409 ""}  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461030851409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[3\] " "Latch sram:memory\|mdr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461030851409 ""}  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461030851409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[4\] " "Latch sram:memory\|mdr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461030851409 ""}  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461030851409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[5\] " "Latch sram:memory\|mdr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461030851409 ""}  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461030851409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[6\] " "Latch sram:memory\|mdr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461030851410 ""}  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461030851410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[7\] " "Latch sram:memory\|mdr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461030851410 ""}  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461030851410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[8\] " "Latch sram:memory\|mdr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461030851410 ""}  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461030851410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[9\] " "Latch sram:memory\|mdr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461030851410 ""}  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461030851410 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461030853250 "|fr_sram_demo|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461030853250 "|fr_sram_demo|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461030853250 "|fr_sram_demo|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461030853250 "|fr_sram_demo|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461030853250 "|fr_sram_demo|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461030853250 "|fr_sram_demo|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461030853250 "|fr_sram_demo|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461030853250 "|fr_sram_demo|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461030853250 "|fr_sram_demo|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461030853250 "|fr_sram_demo|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461030853250 "|fr_sram_demo|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461030853250 "|fr_sram_demo|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461030853250 "|fr_sram_demo|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461030853250 "|fr_sram_demo|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461030853250 "|fr_sram_demo|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461030853250 "|fr_sram_demo|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461030853250 "|fr_sram_demo|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461030853250 "|fr_sram_demo|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461030853250 "|fr_sram_demo|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461030853250 "|fr_sram_demo|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461030853250 "|fr_sram_demo|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461030853250 "|fr_sram_demo|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461030853250 "|fr_sram_demo|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461030853250 "|fr_sram_demo|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461030853250 "|fr_sram_demo|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461030853250 "|fr_sram_demo|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461030853250 "|fr_sram_demo|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461030853250 "|fr_sram_demo|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1461030853250 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461030853602 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27850 " "27850 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1461030855090 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461030856602 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461030857491 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/output_files/fr_sram_demo.map.smsg " "Generated suppressed messages file C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/output_files/fr_sram_demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1461030858175 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 127 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 127 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1461030860051 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1461030860247 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461030860247 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461030862253 "|fr_sram_demo|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461030862253 "|fr_sram_demo|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461030862253 "|fr_sram_demo|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461030862253 "|fr_sram_demo|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461030862253 "|fr_sram_demo|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461030862253 "|fr_sram_demo|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1461030862253 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5638 " "Implemented 5638 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1461030862278 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1461030862278 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5519 " "Implemented 5519 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1461030862278 ""} { "Info" "ICUT_CUT_TM_RAMS" "47 " "Implemented 47 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1461030862278 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1461030862278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 146 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 146 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "779 " "Peak virtual memory: 779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461030862433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 18 18:54:22 2016 " "Processing ended: Mon Apr 18 18:54:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461030862433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461030862433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461030862433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461030862433 ""}
