<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln12_fu_245_p2" SOURCE="rinos/chen.cpp:12" VARIABLE="icmp_ln12" MODULE="chensy" LOOP="VITIS_LOOP_12_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_251_p2" SOURCE="rinos/chen.cpp:12" VARIABLE="add_ln12" MODULE="chensy" LOOP="VITIS_LOOP_12_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fsub" ID="" IMPL="fabric" LATENCY="5" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_6_no_dsp_1_U2" SOURCE="rinos/chen.cpp:14" VARIABLE="sub" MODULE="chensy" LOOP="VITIS_LOOP_12_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="rinos/chen.cpp:14" VARIABLE="dx" MODULE="chensy" LOOP="VITIS_LOOP_12_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="rinos/chen.cpp:15" VARIABLE="mul1" MODULE="chensy" LOOP="VITIS_LOOP_12_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="rinos/chen.cpp:15" VARIABLE="mul2" MODULE="chensy" LOOP="VITIS_LOOP_12_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fsub" ID="" IMPL="fabric" LATENCY="5" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_6_no_dsp_1_U2" SOURCE="rinos/chen.cpp:15" VARIABLE="sub3" MODULE="chensy" LOOP="VITIS_LOOP_12_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="rinos/chen.cpp:15" VARIABLE="mul4" MODULE="chensy" LOOP="VITIS_LOOP_12_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fsub" ID="" IMPL="fabric" LATENCY="5" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_6_no_dsp_1_U2" SOURCE="rinos/chen.cpp:15" VARIABLE="add" MODULE="chensy" LOOP="VITIS_LOOP_12_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fsub" ID="" IMPL="fabric" LATENCY="5" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_6_no_dsp_1_U2" SOURCE="rinos/chen.cpp:15" VARIABLE="dy" MODULE="chensy" LOOP="VITIS_LOOP_12_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="rinos/chen.cpp:16" VARIABLE="mul6" MODULE="chensy" LOOP="VITIS_LOOP_12_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="rinos/chen.cpp:16" VARIABLE="mul7" MODULE="chensy" LOOP="VITIS_LOOP_12_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fsub" ID="" IMPL="fabric" LATENCY="5" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_6_no_dsp_1_U3" SOURCE="rinos/chen.cpp:16" VARIABLE="dz" MODULE="chensy" LOOP="VITIS_LOOP_12_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fsub" ID="" IMPL="fulldsp" LATENCY="6" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_7_full_dsp_1_U1" SOURCE="rinos/chen.cpp:17" VARIABLE="dw" MODULE="chensy" LOOP="VITIS_LOOP_12_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="rinos/chen.cpp:19" VARIABLE="mul" MODULE="chensy" LOOP="VITIS_LOOP_12_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fsub" ID="" IMPL="fabric" LATENCY="5" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_6_no_dsp_1_U2" SOURCE="rinos/chen.cpp:19" VARIABLE="x_1" MODULE="chensy" LOOP="VITIS_LOOP_12_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="rinos/chen.cpp:20" VARIABLE="mul3" MODULE="chensy" LOOP="VITIS_LOOP_12_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fsub" ID="" IMPL="fabric" LATENCY="5" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_6_no_dsp_1_U2" SOURCE="rinos/chen.cpp:20" VARIABLE="y_1" MODULE="chensy" LOOP="VITIS_LOOP_12_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="rinos/chen.cpp:21" VARIABLE="mul5" MODULE="chensy" LOOP="VITIS_LOOP_12_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fsub" ID="" IMPL="fabric" LATENCY="5" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_6_no_dsp_1_U3" SOURCE="rinos/chen.cpp:21" VARIABLE="z_1" MODULE="chensy" LOOP="VITIS_LOOP_12_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="rinos/chen.cpp:22" VARIABLE="mul8" MODULE="chensy" LOOP="VITIS_LOOP_12_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fsub" ID="" IMPL="fulldsp" LATENCY="6" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_7_full_dsp_1_U1" SOURCE="rinos/chen.cpp:22" VARIABLE="w_1" MODULE="chensy" LOOP="VITIS_LOOP_12_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
</BindInfo>
