{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1477200367094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477200367101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 23 01:26:06 2016 " "Processing started: Sun Oct 23 01:26:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477200367101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477200367101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5p3 -c Lab5p3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5p3 -c Lab5p3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477200367101 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1477200367777 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1477200367777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q Lab5p3.v(231) " "Verilog HDL Declaration information at Lab5p3.v(231): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "Lab5p3.v" "" { Text "C:/Dev/FPGA/Project/Lab5/Part3/Lab5p3.v" 231 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1477200383310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5p3.v 9 9 " "Found 9 design units, including 9 entities, in source file lab5p3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5p3 " "Found entity 1: Lab5p3" {  } { { "Lab5p3.v" "" { Text "C:/Dev/FPGA/Project/Lab5/Part3/Lab5p3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477200383312 ""} { "Info" "ISGN_ENTITY_NAME" "2 morsePlayer " "Found entity 2: morsePlayer" {  } { { "Lab5p3.v" "" { Text "C:/Dev/FPGA/Project/Lab5/Part3/Lab5p3.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477200383312 ""} { "Info" "ISGN_ENTITY_NAME" "3 morseDecode " "Found entity 3: morseDecode" {  } { { "Lab5p3.v" "" { Text "C:/Dev/FPGA/Project/Lab5/Part3/Lab5p3.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477200383312 ""} { "Info" "ISGN_ENTITY_NAME" "4 oneSecond " "Found entity 4: oneSecond" {  } { { "Lab5p3.v" "" { Text "C:/Dev/FPGA/Project/Lab5/Part3/Lab5p3.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477200383312 ""} { "Info" "ISGN_ENTITY_NAME" "5 LshiftReg12b " "Found entity 5: LshiftReg12b" {  } { { "Lab5p3.v" "" { Text "C:/Dev/FPGA/Project/Lab5/Part3/Lab5p3.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477200383312 ""} { "Info" "ISGN_ENTITY_NAME" "6 LshiftReg " "Found entity 6: LshiftReg" {  } { { "Lab5p3.v" "" { Text "C:/Dev/FPGA/Project/Lab5/Part3/Lab5p3.v" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477200383312 ""} { "Info" "ISGN_ENTITY_NAME" "7 flipfloph " "Found entity 7: flipfloph" {  } { { "Lab5p3.v" "" { Text "C:/Dev/FPGA/Project/Lab5/Part3/Lab5p3.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477200383312 ""} { "Info" "ISGN_ENTITY_NAME" "8 TFlipflop " "Found entity 8: TFlipflop" {  } { { "Lab5p3.v" "" { Text "C:/Dev/FPGA/Project/Lab5/Part3/Lab5p3.v" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477200383312 ""} { "Info" "ISGN_ENTITY_NAME" "9 DFlipflop " "Found entity 9: DFlipflop" {  } { { "Lab5p3.v" "" { Text "C:/Dev/FPGA/Project/Lab5/Part3/Lab5p3.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477200383312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477200383312 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab5p3 " "Elaborating entity \"Lab5p3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1477200383355 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 Lab5p3.v(11) " "Verilog HDL assignment warning at Lab5p3.v(11): truncated value with size 12 to match size of target (1)" {  } { { "Lab5p3.v" "" { Text "C:/Dev/FPGA/Project/Lab5/Part3/Lab5p3.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1477200383356 "|Lab5p3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "morsePlayer morsePlayer:player " "Elaborating entity \"morsePlayer\" for hierarchy \"morsePlayer:player\"" {  } { { "Lab5p3.v" "player" { Text "C:/Dev/FPGA/Project/Lab5/Part3/Lab5p3.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477200383421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LshiftReg12b morsePlayer:player\|LshiftReg12b:LSR0 " "Elaborating entity \"LshiftReg12b\" for hierarchy \"morsePlayer:player\|LshiftReg12b:LSR0\"" {  } { { "Lab5p3.v" "LSR0" { Text "C:/Dev/FPGA/Project/Lab5/Part3/Lab5p3.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477200383428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LshiftReg morsePlayer:player\|LshiftReg12b:LSR0\|LshiftReg:LR0 " "Elaborating entity \"LshiftReg\" for hierarchy \"morsePlayer:player\|LshiftReg12b:LSR0\|LshiftReg:LR0\"" {  } { { "Lab5p3.v" "LR0" { Text "C:/Dev/FPGA/Project/Lab5/Part3/Lab5p3.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477200383471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipfloph morsePlayer:player\|LshiftReg12b:LSR0\|LshiftReg:LR0\|flipfloph:FF0 " "Elaborating entity \"flipfloph\" for hierarchy \"morsePlayer:player\|LshiftReg12b:LSR0\|LshiftReg:LR0\|flipfloph:FF0\"" {  } { { "Lab5p3.v" "FF0" { Text "C:/Dev/FPGA/Project/Lab5/Part3/Lab5p3.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477200383479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "morseDecode morseDecode:decode " "Elaborating entity \"morseDecode\" for hierarchy \"morseDecode:decode\"" {  } { { "Lab5p3.v" "decode" { Text "C:/Dev/FPGA/Project/Lab5/Part3/Lab5p3.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477200383504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneSecond oneSecond:clk " "Elaborating entity \"oneSecond\" for hierarchy \"oneSecond:clk\"" {  } { { "Lab5p3.v" "clk" { Text "C:/Dev/FPGA/Project/Lab5/Part3/Lab5p3.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477200383518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TFlipflop oneSecond:clk\|TFlipflop:TFF0 " "Elaborating entity \"TFlipflop\" for hierarchy \"oneSecond:clk\|TFlipflop:TFF0\"" {  } { { "Lab5p3.v" "TFF0" { Text "C:/Dev/FPGA/Project/Lab5/Part3/Lab5p3.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477200383536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipflop oneSecond:clk\|TFlipflop:TFF0\|DFlipflop:DFF0 " "Elaborating entity \"DFlipflop\" for hierarchy \"oneSecond:clk\|TFlipflop:TFF0\|DFlipflop:DFF0\"" {  } { { "Lab5p3.v" "DFF0" { Text "C:/Dev/FPGA/Project/Lab5/Part3/Lab5p3.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477200383587 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock_1\[11\] " "Net \"clock_1\[11\]\" is missing source, defaulting to GND" {  } { { "Lab5p3.v" "clock_1\[11\]" { Text "C:/Dev/FPGA/Project/Lab5/Part3/Lab5p3.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1477200383634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock_1\[10\] " "Net \"clock_1\[10\]\" is missing source, defaulting to GND" {  } { { "Lab5p3.v" "clock_1\[10\]" { Text "C:/Dev/FPGA/Project/Lab5/Part3/Lab5p3.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1477200383634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock_1\[9\] " "Net \"clock_1\[9\]\" is missing source, defaulting to GND" {  } { { "Lab5p3.v" "clock_1\[9\]" { Text "C:/Dev/FPGA/Project/Lab5/Part3/Lab5p3.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1477200383634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock_1\[8\] " "Net \"clock_1\[8\]\" is missing source, defaulting to GND" {  } { { "Lab5p3.v" "clock_1\[8\]" { Text "C:/Dev/FPGA/Project/Lab5/Part3/Lab5p3.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1477200383634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock_1\[7\] " "Net \"clock_1\[7\]\" is missing source, defaulting to GND" {  } { { "Lab5p3.v" "clock_1\[7\]" { Text "C:/Dev/FPGA/Project/Lab5/Part3/Lab5p3.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1477200383634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock_1\[6\] " "Net \"clock_1\[6\]\" is missing source, defaulting to GND" {  } { { "Lab5p3.v" "clock_1\[6\]" { Text "C:/Dev/FPGA/Project/Lab5/Part3/Lab5p3.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1477200383634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock_1\[5\] " "Net \"clock_1\[5\]\" is missing source, defaulting to GND" {  } { { "Lab5p3.v" "clock_1\[5\]" { Text "C:/Dev/FPGA/Project/Lab5/Part3/Lab5p3.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1477200383634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock_1\[4\] " "Net \"clock_1\[4\]\" is missing source, defaulting to GND" {  } { { "Lab5p3.v" "clock_1\[4\]" { Text "C:/Dev/FPGA/Project/Lab5/Part3/Lab5p3.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1477200383634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock_1\[3\] " "Net \"clock_1\[3\]\" is missing source, defaulting to GND" {  } { { "Lab5p3.v" "clock_1\[3\]" { Text "C:/Dev/FPGA/Project/Lab5/Part3/Lab5p3.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1477200383634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock_1\[2\] " "Net \"clock_1\[2\]\" is missing source, defaulting to GND" {  } { { "Lab5p3.v" "clock_1\[2\]" { Text "C:/Dev/FPGA/Project/Lab5/Part3/Lab5p3.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1477200383634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock_1\[1\] " "Net \"clock_1\[1\]\" is missing source, defaulting to GND" {  } { { "Lab5p3.v" "clock_1\[1\]" { Text "C:/Dev/FPGA/Project/Lab5/Part3/Lab5p3.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1477200383634 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1477200383634 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1477200384342 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1477200384566 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Dev/FPGA/Project/Lab5/Part3/output_files/Lab5p3.map.smsg " "Generated suppressed messages file C:/Dev/FPGA/Project/Lab5/Part3/output_files/Lab5p3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477200384907 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1477200385371 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477200385371 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Lab5p3.v" "" { Text "C:/Dev/FPGA/Project/Lab5/Part3/Lab5p3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477200385453 "|Lab5p3|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Lab5p3.v" "" { Text "C:/Dev/FPGA/Project/Lab5/Part3/Lab5p3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477200385453 "|Lab5p3|SW[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1477200385453 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1477200385454 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1477200385454 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1477200385454 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1477200385454 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "910 " "Peak virtual memory: 910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477200385506 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 23 01:26:25 2016 " "Processing ended: Sun Oct 23 01:26:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477200385506 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477200385506 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477200385506 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1477200385506 ""}
