Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'InstructionFetch'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o InstructionFetch_map.ncd InstructionFetch.ngd InstructionFetch.pcf
 
Target Device  : xc7a100t
Target Package : csg324
Target Speed   : -3
Mapper Version : artix7 -- $Revision: 1.55 $
Mapped Date    : Wed Dec 05 00:16:27 2018

WARNING:LIT:701 - PAD symbol "ins<31>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "ins<31>" is not constrained (LOC) to a specific
   location.
Mapping design into LUTs...
Running directed packing...
WARNING:Pack:2912 - The LUT-1 inverter "hit_clk_DFF_1271_inv321_INV_0" failed to
   join the "OLOGICE2" comp matched to output buffer "ins_0_OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter
   hit_clk_DFF_1271_inv321_INV_0 drives multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "hit_clk_DFF_1271_inv321_INV_0" failed to
   join the "OLOGICE2" comp matched to output buffer "ins_1_OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter
   hit_clk_DFF_1271_inv321_INV_0 drives multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "hit_clk_DFF_1271_inv321_INV_0" failed to
   join the "OLOGICE2" comp matched to output buffer "ins_2_OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter
   hit_clk_DFF_1271_inv321_INV_0 drives multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "hit_clk_DFF_1271_inv321_INV_0" failed to
   join the "OLOGICE2" comp matched to output buffer "ins_3_OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter
   hit_clk_DFF_1271_inv321_INV_0 drives multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "hit_clk_DFF_1271_inv321_INV_0" failed to
   join the "OLOGICE2" comp matched to output buffer "ins_4_OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter
   hit_clk_DFF_1271_inv321_INV_0 drives multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "hit_clk_DFF_1271_inv321_INV_0" failed to
   join the "OLOGICE2" comp matched to output buffer "ins_5_OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter
   hit_clk_DFF_1271_inv321_INV_0 drives multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "hit_clk_DFF_1271_inv321_INV_0" failed to
   join the "OLOGICE2" comp matched to output buffer "ins_6_OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter
   hit_clk_DFF_1271_inv321_INV_0 drives multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "hit_clk_DFF_1271_inv321_INV_0" failed to
   join the "OLOGICE2" comp matched to output buffer "ins_7_OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter
   hit_clk_DFF_1271_inv321_INV_0 drives multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "hit_clk_DFF_1271_inv321_INV_0" failed to
   join the "OLOGICE2" comp matched to output buffer "ins_8_OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter
   hit_clk_DFF_1271_inv321_INV_0 drives multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "hit_clk_DFF_1271_inv321_INV_0" failed to
   join the "OLOGICE2" comp matched to output buffer "ins_9_OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter
   hit_clk_DFF_1271_inv321_INV_0 drives multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "hit_clk_DFF_1271_inv321_INV_0" failed to
   join the "OLOGICE2" comp matched to output buffer "ins_14_OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter
   hit_clk_DFF_1271_inv321_INV_0 drives multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "hit_clk_DFF_1271_inv321_INV_0" failed to
   join the "OLOGICE2" comp matched to output buffer "ins_13_OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter
   hit_clk_DFF_1271_inv321_INV_0 drives multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "hit_clk_DFF_1271_inv321_INV_0" failed to
   join the "OLOGICE2" comp matched to output buffer "ins_12_OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter
   hit_clk_DFF_1271_inv321_INV_0 drives multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "hit_clk_DFF_1271_inv321_INV_0" failed to
   join the "OLOGICE2" comp matched to output buffer "ins_11_OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter
   hit_clk_DFF_1271_inv321_INV_0 drives multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "hit_clk_DFF_1271_inv321_INV_0" failed to
   join the "OLOGICE2" comp matched to output buffer "ins_10_OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter
   hit_clk_DFF_1271_inv321_INV_0 drives multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "hit_clk_DFF_1271_inv321_INV_0" failed to
   join the "OLOGICE2" comp matched to output buffer "ins_19_OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter
   hit_clk_DFF_1271_inv321_INV_0 drives multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "hit_clk_DFF_1271_inv321_INV_0" failed to
   join the "OLOGICE2" comp matched to output buffer "ins_18_OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter
   hit_clk_DFF_1271_inv321_INV_0 drives multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "hit_clk_DFF_1271_inv321_INV_0" failed to
   join the "OLOGICE2" comp matched to output buffer "ins_17_OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter
   hit_clk_DFF_1271_inv321_INV_0 drives multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "hit_clk_DFF_1271_inv321_INV_0" failed to
   join the "OLOGICE2" comp matched to output buffer "ins_16_OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter
   hit_clk_DFF_1271_inv321_INV_0 drives multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "hit_clk_DFF_1271_inv321_INV_0" failed to
   join the "OLOGICE2" comp matched to output buffer "ins_15_OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter
   hit_clk_DFF_1271_inv321_INV_0 drives multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "hit_clk_DFF_1271_inv321_INV_0" failed to
   join the "OLOGICE2" comp matched to output buffer "ins_24_OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter
   hit_clk_DFF_1271_inv321_INV_0 drives multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "hit_clk_DFF_1271_inv321_INV_0" failed to
   join the "OLOGICE2" comp matched to output buffer "ins_23_OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter
   hit_clk_DFF_1271_inv321_INV_0 drives multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "hit_clk_DFF_1271_inv321_INV_0" failed to
   join the "OLOGICE2" comp matched to output buffer "ins_22_OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter
   hit_clk_DFF_1271_inv321_INV_0 drives multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "hit_clk_DFF_1271_inv321_INV_0" failed to
   join the "OLOGICE2" comp matched to output buffer "ins_21_OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter
   hit_clk_DFF_1271_inv321_INV_0 drives multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "hit_clk_DFF_1271_inv321_INV_0" failed to
   join the "OLOGICE2" comp matched to output buffer "ins_20_OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter
   hit_clk_DFF_1271_inv321_INV_0 drives multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "hit_clk_DFF_1271_inv321_INV_0" failed to
   join the "OLOGICE2" comp matched to output buffer "ins_29_OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter
   hit_clk_DFF_1271_inv321_INV_0 drives multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "hit_clk_DFF_1271_inv321_INV_0" failed to
   join the "OLOGICE2" comp matched to output buffer "ins_28_OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter
   hit_clk_DFF_1271_inv321_INV_0 drives multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "hit_clk_DFF_1271_inv321_INV_0" failed to
   join the "OLOGICE2" comp matched to output buffer "ins_27_OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter
   hit_clk_DFF_1271_inv321_INV_0 drives multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "hit_clk_DFF_1271_inv321_INV_0" failed to
   join the "OLOGICE2" comp matched to output buffer "ins_26_OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter
   hit_clk_DFF_1271_inv321_INV_0 drives multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "hit_clk_DFF_1271_inv321_INV_0" failed to
   join the "OLOGICE2" comp matched to output buffer "ins_25_OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter
   hit_clk_DFF_1271_inv321_INV_0 drives multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "hit_clk_DFF_1271_inv321_INV_0" failed to
   join the "OLOGICE2" comp matched to output buffer "ins_31_OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter
   hit_clk_DFF_1271_inv321_INV_0 drives multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "hit_clk_DFF_1271_inv321_INV_0" failed to
   join the "OLOGICE2" comp matched to output buffer "ins_30_OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter
   hit_clk_DFF_1271_inv321_INV_0 drives multiple loads.
WARNING:Pack:2574 - The F7 multiplexer symbol "inst_LPM_MUX103_2_f7" and its I1
   input driver "inst_LPM_MUX103_41" were implemented suboptimally in the same
   slice component. The function generator could not be placed directly driving
   the F7 multiplexer. The design will exhibit suboptimal timing.
WARNING:Pack:2574 - The F7 multiplexer symbol "inst_LPM_MUX71_2_f7" and its I1
   input driver "inst_LPM_MUX71_41" were implemented suboptimally in the same
   slice component. The function generator could not be placed directly driving
   the F7 multiplexer. The design will exhibit suboptimal timing.
WARNING:Pack:2574 - The F7 multiplexer symbol "inst_LPM_MUX72_2_f7" and its I1
   input driver "inst_LPM_MUX72_4" were implemented suboptimally in the same
   slice component. The function generator could not be placed directly driving
   the F7 multiplexer. The design will exhibit suboptimal timing.
WARNING:Pack:2574 - The F7 multiplexer symbol "inst_LPM_MUX40_2_f7" and its I1
   input driver "inst_LPM_MUX40_4" were implemented suboptimally in the same
   slice component. The function generator could not be placed directly driving
   the F7 multiplexer. The design will exhibit suboptimal timing.
WARNING:Pack:2574 - The F7 multiplexer symbol "inst_LPM_MUX39_2_f7" and its I1
   input driver "inst_LPM_MUX39_41" were implemented suboptimally in the same
   slice component. The function generator could not be placed directly driving
   the F7 multiplexer. The design will exhibit suboptimal timing.
WARNING:Pack:2574 - The F7 multiplexer symbol "inst_LPM_MUX7_2_f7" and its I1
   input driver "inst_LPM_MUX7_41" were implemented suboptimally in the same
   slice component. The function generator could not be placed directly driving
   the F7 multiplexer. The design will exhibit suboptimal timing.
WARNING:Pack:2574 - The F7 multiplexer symbol "inst_LPM_MUX8_2_f7" and its I1
   input driver "inst_LPM_MUX8_4" were implemented suboptimally in the same
   slice component. The function generator could not be placed directly driving
   the F7 multiplexer. The design will exhibit suboptimal timing.
WARNING:Pack:2574 - The F7 multiplexer symbol "inst_LPM_MUX104_2_f7" and its I1
   input driver "inst_LPM_MUX104_4" were implemented suboptimally in the same
   slice component. The function generator could not be placed directly driving
   the F7 multiplexer. The design will exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 30 secs 
Total CPU  time at the beginning of Placer: 25 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:bfd7c2) REAL time: 33 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:bfd7c2) REAL time: 34 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:bfd7c2) REAL time: 34 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
...
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:af510eb3) REAL time: 41 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:af510eb3) REAL time: 41 secs 

Phase 6.3  Local Placement Optimization
...
Phase 6.3  Local Placement Optimization (Checksum:37f358e9) REAL time: 43 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:37f358e9) REAL time: 43 secs 

Phase 8.8  Global Placement
..................................................
...................................................................................................................................................................................................................
........................................................................................................................
Phase 8.8  Global Placement (Checksum:28c45a89) REAL time: 49 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:28c45a89) REAL time: 49 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:192cc75d) REAL time: 1 mins 8 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:192cc75d) REAL time: 1 mins 8 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:192cc75d) REAL time: 1 mins 8 secs 

Total REAL time to Placer completion: 1 mins 9 secs 
Total CPU  time to Placer completion: 1 mins 2 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:2452 - The IOB rst is either not constrained (LOC) to a
   specific location and/or has an undefined I/O Standard (IOSTANDARD). This
   condition may seriously affect the device and will be an error in bitstream
   creation. It should be corrected by properly specifying the pin location and
   I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB adderOutput<8> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB adderOutput<7> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB adderOutput<6> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB adderOutput<5> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB adderOutput<9> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB adderOutput<0> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB adderOutput<4> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB adderOutput<3> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB adderOutput<2> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB adderOutput<1> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB pcSrc is either not constrained (LOC) to
   a specific location and/or has an undefined I/O Standard (IOSTANDARD). This
   condition may seriously affect the device and will be an error in bitstream
   creation. It should be corrected by properly specifying the pin location and
   I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB ins<0> is either not constrained (LOC) to
   a specific location and/or has an undefined I/O Standard (IOSTANDARD). This
   condition may seriously affect the device and will be an error in bitstream
   creation. It should be corrected by properly specifying the pin location and
   I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB ins<1> is either not constrained (LOC) to
   a specific location and/or has an undefined I/O Standard (IOSTANDARD). This
   condition may seriously affect the device and will be an error in bitstream
   creation. It should be corrected by properly specifying the pin location and
   I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB ins<2> is either not constrained (LOC) to
   a specific location and/or has an undefined I/O Standard (IOSTANDARD). This
   condition may seriously affect the device and will be an error in bitstream
   creation. It should be corrected by properly specifying the pin location and
   I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB ins<3> is either not constrained (LOC) to
   a specific location and/or has an undefined I/O Standard (IOSTANDARD). This
   condition may seriously affect the device and will be an error in bitstream
   creation. It should be corrected by properly specifying the pin location and
   I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB ins<4> is either not constrained (LOC) to
   a specific location and/or has an undefined I/O Standard (IOSTANDARD). This
   condition may seriously affect the device and will be an error in bitstream
   creation. It should be corrected by properly specifying the pin location and
   I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB ins<5> is either not constrained (LOC) to
   a specific location and/or has an undefined I/O Standard (IOSTANDARD). This
   condition may seriously affect the device and will be an error in bitstream
   creation. It should be corrected by properly specifying the pin location and
   I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB ins<6> is either not constrained (LOC) to
   a specific location and/or has an undefined I/O Standard (IOSTANDARD). This
   condition may seriously affect the device and will be an error in bitstream
   creation. It should be corrected by properly specifying the pin location and
   I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB ins<7> is either not constrained (LOC) to
   a specific location and/or has an undefined I/O Standard (IOSTANDARD). This
   condition may seriously affect the device and will be an error in bitstream
   creation. It should be corrected by properly specifying the pin location and
   I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB ins<8> is either not constrained (LOC) to
   a specific location and/or has an undefined I/O Standard (IOSTANDARD). This
   condition may seriously affect the device and will be an error in bitstream
   creation. It should be corrected by properly specifying the pin location and
   I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB ins<9> is either not constrained (LOC) to
   a specific location and/or has an undefined I/O Standard (IOSTANDARD). This
   condition may seriously affect the device and will be an error in bitstream
   creation. It should be corrected by properly specifying the pin location and
   I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB branchAddr<7> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB branchAddr<8> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB branchAddr<5> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB branchAddr<6> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB ins<14> is either not constrained (LOC)
   to a specific location and/or has an undefined I/O Standard (IOSTANDARD).
   This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin
   location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB ins<13> is either not constrained (LOC)
   to a specific location and/or has an undefined I/O Standard (IOSTANDARD).
   This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin
   location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB branchAddr<9> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB ins<12> is either not constrained (LOC)
   to a specific location and/or has an undefined I/O Standard (IOSTANDARD).
   This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin
   location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB ins<11> is either not constrained (LOC)
   to a specific location and/or has an undefined I/O Standard (IOSTANDARD).
   This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin
   location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB ins<10> is either not constrained (LOC)
   to a specific location and/or has an undefined I/O Standard (IOSTANDARD).
   This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin
   location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB branchAddr<0> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB branchAddr<3> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB branchAddr<4> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB branchAddr<1> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB branchAddr<2> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB ins<19> is either not constrained (LOC)
   to a specific location and/or has an undefined I/O Standard (IOSTANDARD).
   This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin
   location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB ins<18> is either not constrained (LOC)
   to a specific location and/or has an undefined I/O Standard (IOSTANDARD).
   This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin
   location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB ins<17> is either not constrained (LOC)
   to a specific location and/or has an undefined I/O Standard (IOSTANDARD).
   This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin
   location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB ins<16> is either not constrained (LOC)
   to a specific location and/or has an undefined I/O Standard (IOSTANDARD).
   This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin
   location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB ins<15> is either not constrained (LOC)
   to a specific location and/or has an undefined I/O Standard (IOSTANDARD).
   This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin
   location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB ins<24> is either not constrained (LOC)
   to a specific location and/or has an undefined I/O Standard (IOSTANDARD).
   This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin
   location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB ins<23> is either not constrained (LOC)
   to a specific location and/or has an undefined I/O Standard (IOSTANDARD).
   This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin
   location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB ins<22> is either not constrained (LOC)
   to a specific location and/or has an undefined I/O Standard (IOSTANDARD).
   This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin
   location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB ins<21> is either not constrained (LOC)
   to a specific location and/or has an undefined I/O Standard (IOSTANDARD).
   This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin
   location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB ins<20> is either not constrained (LOC)
   to a specific location and/or has an undefined I/O Standard (IOSTANDARD).
   This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin
   location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB ins<29> is either not constrained (LOC)
   to a specific location and/or has an undefined I/O Standard (IOSTANDARD).
   This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin
   location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB ins<28> is either not constrained (LOC)
   to a specific location and/or has an undefined I/O Standard (IOSTANDARD).
   This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin
   location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB ins<27> is either not constrained (LOC)
   to a specific location and/or has an undefined I/O Standard (IOSTANDARD).
   This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin
   location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB ins<26> is either not constrained (LOC)
   to a specific location and/or has an undefined I/O Standard (IOSTANDARD).
   This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin
   location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB ins<25> is either not constrained (LOC)
   to a specific location and/or has an undefined I/O Standard (IOSTANDARD).
   This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin
   location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB ins<31> is either not constrained (LOC)
   to a specific location and/or has an undefined I/O Standard (IOSTANDARD).
   This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin
   location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB ins<30> is either not constrained (LOC)
   to a specific location and/or has an undefined I/O Standard (IOSTANDARD).
   This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin
   location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB adderOutput<30> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB adderOutput<31> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB adderOutput<20> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB adderOutput<22> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB adderOutput<21> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB adderOutput<24> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB adderOutput<23> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB adderOutput<26> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB adderOutput<25> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB adderOutput<28> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB adderOutput<27> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB adderOutput<29> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB adderOutput<10> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB adderOutput<12> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB adderOutput<11> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB adderOutput<14> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB adderOutput<13> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB adderOutput<16> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB adderOutput<15> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB adderOutput<18> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB adderOutput<17> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB adderOutput<19> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB clk is either not constrained (LOC) to a
   specific location and/or has an undefined I/O Standard (IOSTANDARD). This
   condition may seriously affect the device and will be an error in bitstream
   creation. It should be corrected by properly specifying the pin location and
   I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB branchAddr<19> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB branchAddr<17> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB branchAddr<18> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB branchAddr<15> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB branchAddr<16> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB branchAddr<13> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB branchAddr<14> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB branchAddr<11> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB branchAddr<12> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB branchAddr<10> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB hit is either not constrained (LOC) to a
   specific location and/or has an undefined I/O Standard (IOSTANDARD). This
   condition may seriously affect the device and will be an error in bitstream
   creation. It should be corrected by properly specifying the pin location and
   I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB branchAddr<29> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB branchAddr<27> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB branchAddr<28> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB branchAddr<25> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB branchAddr<26> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB branchAddr<23> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB branchAddr<24> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB branchAddr<21> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB branchAddr<22> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB branchAddr<20> is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:  140
Slice Logic Utilization:
  Number of Slice Registers:                 1,344 out of 126,800    1%
    Number used as Flip Flops:               1,344
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      1,795 out of  63,400    2%
    Number used as logic:                    1,690 out of  63,400    2%
      Number using O6 output only:           1,633
      Number using O5 output only:              29
      Number using O5 and O6:                   28
      Number used as ROM:                        0
    Number used as Memory:                      88 out of  19,000    1%
      Number used as Dual Port RAM:             88
        Number using O6 output only:            88
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Single Port RAM:            0
      Number used as Shift Register:             0
    Number used exclusively as route-thrus:     17
      Number with same-slice register load:      9
      Number with same-slice carry load:         0
      Number with other load:                    8

Slice Logic Distribution:
  Number of occupied Slices:                   552 out of  15,850    3%
  Number of LUT Flip Flop pairs used:        1,819
    Number with an unused Flip Flop:           499 out of   1,819   27%
    Number with an unused LUT:                  24 out of   1,819    1%
    Number of fully used LUT-FF pairs:       1,296 out of   1,819   71%
    Number of unique control sets:               6
    Number of slice register sites lost
      to control set restrictions:              24 out of 126,800    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        98 out of     210   46%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     135    0%
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0%
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3%
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     300    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     300    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      96    0%
  Number of BUFRs:                               0 out of      24    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     240    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of IBUFDS_GTE2s:                        0 out of       4    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       6    0%
  Number of IN_FIFOs:                            0 out of      24    0%
  Number of MMCME2_ADVs:                         0 out of       6    0%
  Number of OUT_FIFOs:                           0 out of      24    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of       6    0%
  Number of PHY_CONTROLs:                        0 out of       6    0%
  Number of PLLE2_ADVs:                          0 out of       6    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                6.29

Peak Memory Usage:  4994 MB
Total REAL time to MAP completion:  1 mins 13 secs 
Total CPU time to MAP completion:   1 mins 6 secs 

Mapping completed.
See MAP report file "InstructionFetch_map.mrp" for details.
