/* Text_Tag % Vendor Intel % Product c73p4rfshdxrom % Techno P1273.1 % Tag_Spec 1.0 % ECCN US_3E002 % Signature db7c97e53f1cbfdc7a86b659657f12b0de95d336 % Version r1.0.0_m1.18 % _View_Id lib % Date_Time 20160303_050306 */
 




/*
------------------------------------------------------------------------------
-- Intel Confidential                                                        -
------------------------------------------------------------------------------
-- (C) Copyright, 2008 Intel Corporation                                     -
-- Licensed material --  Property of Intel Corporation.                      -
-- All Rights Reserved                                                       -
--                                                                           -
-- Memory Compiler design by SEG Memory Compiler team                        -
                                                                             -
-- For more information about our team and our products, visit our web page: -
-- http://cdtg.fm.intel.com/SEGMDG/Static%5FMemory                           -
------------------------------------------------------------------------------
-- Foundry              : Intel 
-- Compiler Description : SEG SCC 
-- Revision             : Iron 
-- Instance Name        : c73p1rfshdxrom2048x16hb4img100  (2048 words x 16 bits, 8 col_mux)
-- Date of Generation   : 03/03/16
--       
-- Compiler Version     : r1.0.0                                                                   
------------------------------------------------------------------------------
- View                 : Synopsis Timing Model (.lib)
- Template Revision    : 1.0
------------------------------------------------------------------------------
*/
/*
Internal Information
xlllprom_timing_x2r1.dat
xlllprom_power_x2r1.dat

*/
   /* !upf ::  1273.1x2r1 */
   /* Timing De-Rate Applied = YES */


library ("c73p1rfshdxrom2048x16hb4img100_psss_0.94v_0c"){
  define ("is_macro_cell", "cell", "boolean");
   comment : "p1273 psss_0_94 xlllprom";
   technology (cmos) ;
   date : "03/03/16" ;
   revision : Undefined ;
   delay_model : table_lookup ;
   current_unit : 1mA;
   time_unit : 1ps;
   voltage_unit : 1V;
   leakage_power_unit : 1uW;
   capacitive_load_unit (1,ff);
   slew_lower_threshold_pct_fall : 20.0;
   slew_lower_threshold_pct_rise : 20.0;
   slew_upper_threshold_pct_fall : 80.0;
   slew_upper_threshold_pct_rise : 80.0;
   input_threshold_pct_rise : 50.0;
   input_threshold_pct_fall : 50.0;
   output_threshold_pct_rise : 50.0;
   output_threshold_pct_fall : 50.0;
   slew_derate_from_library : 1.00
   default_leakage_power_density : 0;
   default_max_transition        : 200 ;
   default_fanout_load           : 1.000 ;
   default_input_pin_cap         : 1.000 ;
   default_output_pin_cap        : 1.000 ;
   default_inout_pin_cap         : 1.000 ;
   pulling_resistance_unit       : 1kohm;
   bus_naming_style              : "%s[%d]";
   nom_process : 1.0 ;
   nom_temperature : 0 ;
   nom_voltage : 0.94;

   voltage_map(vccd_1p0, 0.94);
   voltage_map(vccdgt_1p0, 0.94);
   voltage_map(vss, 0.0);

   define(min_delay_flag, timing, boolean);

   operating_conditions("typical_1.0") {
     process : 1.0 ;
     temperature : 0 ;
     voltage : 0.94 ;
     tree_type : "balanced_tree" ;
   }

   default_operating_conditions : "typical_1.0" ;

  /* detailed report delay calculation enabled */
   library_features (report_delay_calculation) ;

   type (addrbus) {
      base_type : array ;
      data_type : bit ;
      bit_width : 11 ;
      bit_from  : 10;
      bit_to    : 0 ;
      downto    : true ;
   }

   type (databus) {
      base_type : array ;
      data_type : bit ;
      bit_width : 16 ;
      bit_from  : 15;
      bit_to    : 0 ;
      downto    : true ;
   }





   lu_table_template (c73p1rfshdxrom2048x16hb4img100_tco_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 (" 10,  25,  70, 100, 150, 200");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_delay_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 (" 15,  50, 100, 150, 200, 350");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_transition_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 (" 10,  25,  70, 100, 150, 200");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_constraint_2) {
      variable_1 : constrained_pin_transition;
      variable_2 : related_pin_transition;
      index_1 (" 15,  50, 100, 150, 200, 350");
      index_2 (" 10,  25,  70, 100, 150, 200");
   }





/* lut model for cell c73p1rfshdxrom2048x16hb4img100 */
cell (c73p1rfshdxrom2048x16hb4img100) {
	is_macro_cell : true;	
	switch_cell_type : fine_grain;
	interface_timing : true;
      dont_use         : true;
      dont_touch       : true;
	  area :    2227.2052;

      pin(ickr) {
         clock : true;
         direction : input;
         related_power_pin : vccdgt_1p0;
         related_ground_pin : vss;
         capacitance :      7.364;

 	 min_pulse_width_high :   679.978;
         min_pulse_width_low  :   679.978;
         min_period           :  1359.957;
      } /* pin ickr */

      bus(iar) {
            bus_type :  addrbus;
            direction : input;
            related_power_pin : vccdgt_1p0 ;
            related_ground_pin : vss ;
            capacitance :      2.897;

            pin(iar[10:0]) {
            timing() {
               related_pin : "ickr";
               timing_type : setup_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "394, 385, 360, 345, 323, 303", \
                     "413, 404, 379, 364, 342, 322", \
                     "439, 430, 405, 390, 367, 348", \
                     "461, 452, 428, 412, 390, 370", \
                     "482, 473, 448, 433, 410, 391", \
                     "528, 519, 494, 479, 456, 437");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "362, 353, 328, 313, 290, 271", \
                     "383, 374, 349, 334, 311, 292", \
                     "410, 401, 376, 361, 339, 319", \
                     "435, 426, 401, 386, 363, 344", \
                     "456, 447, 423, 407, 385, 365", \
                     "505, 496, 471, 456, 433, 414");
               }
            }
            timing() {
               related_pin : "ickr";
               timing_type : hold_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "497, 506, 531, 546, 569, 588", \
                     "484, 493, 518, 533, 556, 575", \
                     "468, 477, 502, 517, 539, 559", \
                     "454, 463, 488, 503, 526, 545", \
                     "443, 452, 477, 492, 515, 534", \
                     "425, 434, 459, 474, 496, 516");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "495, 504, 529, 544, 567, 586", \
                     "482, 491, 516, 531, 554, 573", \
                     "464, 473, 498, 513, 536, 555", \
                     "449, 458, 483, 498, 521, 540", \
                     "436, 445, 469, 485, 507, 527", \
                     "407, 416, 441, 456, 479, 498");
               }
            }
          } /* pin iar[10:0] */
      } /* bus iar */


      pin(iren) {
         direction : input;
         related_power_pin : vccdgt_1p0 ;
         related_ground_pin : vss ;
         capacitance :      2.429;
            timing() {
               related_pin : "ickr";
               timing_type : setup_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     " 94,  85,  60,  45,  22,   3", \
                     "113, 104,  79,  64,  41,  22", \
                     "139, 130, 105,  90,  67,  48", \
                     "162, 153, 128, 113,  91,  71", \
                     "183, 174, 149, 134, 112,  92", \
                     "231, 223, 198, 182, 160, 141");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "119, 110,  85,  70,  47,  28", \
                     "139, 130, 105,  90,  67,  48", \
                     "166, 157, 132, 117,  94,  75", \
                     "189, 181, 156, 140, 118,  99", \
                     "211, 202, 177, 162, 139, 120", \
                     "258, 249, 224, 209, 186, 167");
               }
            }
            timing() {
               related_pin : "ickr";
               timing_type : hold_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     " 63,  72,  96, 112, 134, 154", \
                     " 49,  58,  83,  98, 121, 140", \
                     " 33,  42,  67,  82, 104, 124", \
                     " 19,  28,  53,  68,  90, 110", \
                     "  7,  16,  41,  56,  79,  98", \
                     "-12,  -3,  22,  37,  60,  79");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     " 61,  70,  95, 110, 132, 152", \
                     " 47,  56,  81,  96, 118, 138", \
                     " 29,  37,  62,  78, 100, 119", \
                     " 13,  22,  46,  62,  84, 104", \
                     " -1,   8,  33,  48,  71,  90", \
                     "-28, -19,   6,  21,  43,  63");
               }
            }
      } /* pin iren */


      pin(ipwreninb) {
         direction : input;
	 switch_pin : true;
         related_power_pin : vccd_1p0 ;
         related_ground_pin : vss ;
         capacitance :      4.460;
      }  /* pin ipwreninb */


      bus(odout) {
         bus_type : databus;
         direction : output;
         power_down_function :"!vccdgt_1p0 + vss" ;
         related_power_pin : vccdgt_1p0 ;
         related_ground_pin : vss ;
         max_capacitance : 200.0;
         pin(odout[15:0]) {
            timing() {
               related_pin : "ickr";
               min_delay_flag : true ;
               timing_type : rising_edge;
               cell_rise(c73p1rfshdxrom2048x16hb4img100_tco_1) {
                  values ( \
                     "901, 909, 925, 935, 960, 1001", \
                     "908, 916, 932, 942, 966, 1008", \
                     "927, 935, 951, 961, 985, 1027", \
                     "938, 947, 963, 972, 997, 1039", \
                     "956, 964, 980, 990, 1014, 1056", \
                     "970, 979, 995, 1004, 1029, 1071");
               }
               rise_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     "  7,  15,  33,  46,  85, 194", \
                     "  7,  15,  33,  46,  85, 194", \
                     "  7,  15,  33,  46,  85, 194", \
                     "  7,  15,  33,  46,  85, 194", \
                     "  7,  15,  33,  46,  85, 194", \
                     "  7,  15,  33,  46,  85, 194");
               }
               cell_fall(c73p1rfshdxrom2048x16hb4img100_tco_1) {
                  values ( \
                     "448, 456, 472, 480, 499, 510", \
                     "455, 463, 478, 487, 506, 517", \
                     "474, 482, 497, 506, 525, 536", \
                     "485, 494, 509, 518, 536, 547", \
                     "503, 511, 526, 535, 554, 565", \
                     "517, 526, 541, 550, 568, 579");
               }
               fall_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     "  8,  15,  28,  38,  65, 134", \
                     "  8,  15,  28,  38,  65, 134", \
                     "  8,  15,  28,  38,  65, 134", \
                     "  8,  15,  28,  38,  65, 134", \
                     "  8,  15,  28,  38,  65, 134", \
                     "  8,  15,  28,  38,  65, 134");
               }
            }
         } /* pin odout[15:0] */
      } /* bus odout */


    pin(opwrenoutb) {
        direction : output;
        power_down_function : "!vccd_1p0+ vss" ;
        related_power_pin : vccd_1p0;
        related_ground_pin : vss ;
        max_capacitance : 200.0;
        timing() {
            min_delay_flag : true ;
            related_pin : "ipwreninb";
            timing_sense : positive_unate;
            timing_type : combinational;
            cell_rise(c73p1rfshdxrom2048x16hb4img100_delay_1) {
                  values ( \
                     "4479, 4499, 4537, 4561, 4624, 4743", \
                     "4498, 4518, 4556, 4580, 4643, 4762", \
                     "4522, 4542, 4580, 4605, 4668, 4786", \
                     "4543, 4563, 4601, 4626, 4689, 4807", \
                     "4560, 4580, 4619, 4643, 4706, 4825", \
                     "4593, 4613, 4652, 4676, 4740, 4859");
            }
            rise_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     " 19,  38,  77, 104, 184, 393", \
                     " 19,  38,  77, 104, 184, 393", \
                     " 19,  38,  77, 104, 184, 393", \
                     " 19,  38,  77, 104, 184, 393", \
                     " 19,  38,  77, 104, 184, 393", \
                     " 19,  38,  77, 104, 184, 393");
            }
            cell_fall(c73p1rfshdxrom2048x16hb4img100_delay_1) {
                  values ( \
                     "4095, 4113, 4148, 4169, 4219, 4294", \
                     "4115, 4133, 4168, 4189, 4240, 4315", \
                     "4141, 4160, 4194, 4216, 4267, 4343", \
                     "4164, 4183, 4218, 4239, 4291, 4368", \
                     "4184, 4203, 4238, 4260, 4312, 4389", \
                     "4226, 4245, 4281, 4303, 4356, 4436");
            }
            fall_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     " -4,  17,  57,  82, 145, 256", \
                     " -4,  17,  57,  82, 145, 256", \
                     " -4,  17,  57,  82, 145, 256", \
                     " -4,  17,  57,  82, 145, 256", \
                     " -4,  17,  57,  82, 145, 256", \
                     " -4,  17,  57,  82, 145, 256");
            }
        }
    } /* pin opwrenoutb */

      pg_pin(vccd_1p0) {
         voltage_name : vccd_1p0;
         pg_type : primary_power;
         direction : input; 
      }

      pg_pin(vccdgt_1p0) {
         voltage_name : vccdgt_1p0;
         pg_type : internal_power;
         direction : internal; 
         switch_function : "ipwreninb";
         pg_function : "vccd_1p0";
      }

      pg_pin(vss) {
         voltage_name : vss;
         pg_type : primary_ground;
         direction : input; 
      }
   } /* scell */
} /* library c73p1rfshdxrom2048x16hb4img100 */


