// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
// Date        : Mon Jun  6 12:44:53 2022
// Host        : anubhav-acer running 64-bit Ubuntu 20.04.4 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_loss_derivative_0_0_sim_netlist.v
// Design      : design_1_loss_derivative_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_loss_derivative_0_0,loss_derivative,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "loss_derivative,Vivado 2020.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [31:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [31:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [3:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [31:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [31:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem_RREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [31:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_gmem_ARADDR[31:2] = \^m_axi_gmem_ARADDR [31:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[31:2] = \^m_axi_gmem_AWADDR [31:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_pp0_stage0 = "46'b0000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_pp1_stage0 = "46'b0000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_pp2_stage0 = "46'b0000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_pp3_stage0 = "46'b0000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_pp4_stage0 = "46'b0000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_pp5_stage0 = "46'b0000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp6_stage0 = "46'b0000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state1 = "46'b0000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "46'b0000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state100 = "46'b0000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state101 = "46'b0000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state102 = "46'b0000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state103 = "46'b0000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state104 = "46'b0000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state107 = "46'b0000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state11 = "46'b0000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state111 = "46'b0000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state112 = "46'b0001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state113 = "46'b0010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state114 = "46'b0100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state115 = "46'b1000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state12 = "46'b0000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "46'b0000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "46'b0000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "46'b0000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state19 = "46'b0000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state2 = "46'b0000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state22 = "46'b0000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state25 = "46'b0000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state3 = "46'b0000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state4 = "46'b0000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state42 = "46'b0000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "46'b0000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state6 = "46'b0000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "46'b0000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "46'b0000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "46'b0000000000000000000000000000000000000100000000" *) 
  (* ap_ST_fsm_state91 = "46'b0000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state92 = "46'b0000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state93 = "46'b0000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state94 = "46'b0000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state95 = "46'b0000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state96 = "46'b0000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state97 = "46'b0000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state98 = "46'b0000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state99 = "46'b0000000000000100000000000000000000000000000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem_ARADDR({\^m_axi_gmem_ARADDR ,NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_ARBURST(NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_ARCACHE(NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_ARID(NLW_inst_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN({NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem_ARLEN }),
        .m_axi_gmem_ARLOCK(NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_ARPROT(NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_ARQOS(NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREGION(NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_ARSIZE(NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_ARUSER(NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_AWADDR({\^m_axi_gmem_AWADDR ,NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_AWBURST(NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_AWCACHE(NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_AWID(NLW_inst_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN({NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem_AWLEN }),
        .m_axi_gmem_AWLOCK(NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_AWPROT(NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_AWQOS(NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREGION(NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_AWSIZE(NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_AWUSER(NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP({1'b0,1'b0}),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WID(NLW_inst_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WUSER(NLW_inst_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ADDR_WIDTH = "32" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_pp0_stage0 = "46'b0000000000000000000000000000001000000000000000" *) (* ap_ST_fsm_pp1_stage0 = "46'b0000000000000000000000000000100000000000000000" *) 
(* ap_ST_fsm_pp2_stage0 = "46'b0000000000000000000000000010000000000000000000" *) (* ap_ST_fsm_pp3_stage0 = "46'b0000000000000000000000001000000000000000000000" *) (* ap_ST_fsm_pp4_stage0 = "46'b0000000000000000000000100000000000000000000000" *) 
(* ap_ST_fsm_pp5_stage0 = "46'b0000000100000000000000000000000000000000000000" *) (* ap_ST_fsm_pp6_stage0 = "46'b0000010000000000000000000000000000000000000000" *) (* ap_ST_fsm_state1 = "46'b0000000000000000000000000000000000000000000001" *) 
(* ap_ST_fsm_state10 = "46'b0000000000000000000000000000000000001000000000" *) (* ap_ST_fsm_state100 = "46'b0000000000001000000000000000000000000000000000" *) (* ap_ST_fsm_state101 = "46'b0000000000010000000000000000000000000000000000" *) 
(* ap_ST_fsm_state102 = "46'b0000000000100000000000000000000000000000000000" *) (* ap_ST_fsm_state103 = "46'b0000000001000000000000000000000000000000000000" *) (* ap_ST_fsm_state104 = "46'b0000000010000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state107 = "46'b0000001000000000000000000000000000000000000000" *) (* ap_ST_fsm_state11 = "46'b0000000000000000000000000000000000010000000000" *) (* ap_ST_fsm_state111 = "46'b0000100000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state112 = "46'b0001000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state113 = "46'b0010000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state114 = "46'b0100000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state115 = "46'b1000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state12 = "46'b0000000000000000000000000000000000100000000000" *) (* ap_ST_fsm_state13 = "46'b0000000000000000000000000000000001000000000000" *) 
(* ap_ST_fsm_state14 = "46'b0000000000000000000000000000000010000000000000" *) (* ap_ST_fsm_state15 = "46'b0000000000000000000000000000000100000000000000" *) (* ap_ST_fsm_state19 = "46'b0000000000000000000000000000010000000000000000" *) 
(* ap_ST_fsm_state2 = "46'b0000000000000000000000000000000000000000000010" *) (* ap_ST_fsm_state22 = "46'b0000000000000000000000000001000000000000000000" *) (* ap_ST_fsm_state25 = "46'b0000000000000000000000000100000000000000000000" *) 
(* ap_ST_fsm_state3 = "46'b0000000000000000000000000000000000000000000100" *) (* ap_ST_fsm_state4 = "46'b0000000000000000000000000000000000000000001000" *) (* ap_ST_fsm_state42 = "46'b0000000000000000000000010000000000000000000000" *) 
(* ap_ST_fsm_state5 = "46'b0000000000000000000000000000000000000000010000" *) (* ap_ST_fsm_state6 = "46'b0000000000000000000000000000000000000000100000" *) (* ap_ST_fsm_state7 = "46'b0000000000000000000000000000000000000001000000" *) 
(* ap_ST_fsm_state8 = "46'b0000000000000000000000000000000000000010000000" *) (* ap_ST_fsm_state9 = "46'b0000000000000000000000000000000000000100000000" *) (* ap_ST_fsm_state91 = "46'b0000000000000000000001000000000000000000000000" *) 
(* ap_ST_fsm_state92 = "46'b0000000000000000000010000000000000000000000000" *) (* ap_ST_fsm_state93 = "46'b0000000000000000000100000000000000000000000000" *) (* ap_ST_fsm_state94 = "46'b0000000000000000001000000000000000000000000000" *) 
(* ap_ST_fsm_state95 = "46'b0000000000000000010000000000000000000000000000" *) (* ap_ST_fsm_state96 = "46'b0000000000000000100000000000000000000000000000" *) (* ap_ST_fsm_state97 = "46'b0000000000000001000000000000000000000000000000" *) 
(* ap_ST_fsm_state98 = "46'b0000000000000010000000000000000000000000000000" *) (* ap_ST_fsm_state99 = "46'b0000000000000100000000000000000000000000000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative
   (ap_clk,
    ap_rst_n,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [31:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [31:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [31:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire I_RREADY1;
  wire \ap_CS_fsm[16]_i_2_n_7 ;
  wire \ap_CS_fsm[18]_i_10_n_7 ;
  wire \ap_CS_fsm[18]_i_11_n_7 ;
  wire \ap_CS_fsm[18]_i_13_n_7 ;
  wire \ap_CS_fsm[18]_i_14_n_7 ;
  wire \ap_CS_fsm[18]_i_15_n_7 ;
  wire \ap_CS_fsm[18]_i_16_n_7 ;
  wire \ap_CS_fsm[18]_i_17_n_7 ;
  wire \ap_CS_fsm[18]_i_18_n_7 ;
  wire \ap_CS_fsm[18]_i_19_n_7 ;
  wire \ap_CS_fsm[18]_i_20_n_7 ;
  wire \ap_CS_fsm[18]_i_22_n_7 ;
  wire \ap_CS_fsm[18]_i_23_n_7 ;
  wire \ap_CS_fsm[18]_i_24_n_7 ;
  wire \ap_CS_fsm[18]_i_25_n_7 ;
  wire \ap_CS_fsm[18]_i_26_n_7 ;
  wire \ap_CS_fsm[18]_i_27_n_7 ;
  wire \ap_CS_fsm[18]_i_28_n_7 ;
  wire \ap_CS_fsm[18]_i_29_n_7 ;
  wire \ap_CS_fsm[18]_i_30_n_7 ;
  wire \ap_CS_fsm[18]_i_31_n_7 ;
  wire \ap_CS_fsm[18]_i_32_n_7 ;
  wire \ap_CS_fsm[18]_i_33_n_7 ;
  wire \ap_CS_fsm[18]_i_34_n_7 ;
  wire \ap_CS_fsm[18]_i_35_n_7 ;
  wire \ap_CS_fsm[18]_i_36_n_7 ;
  wire \ap_CS_fsm[18]_i_37_n_7 ;
  wire \ap_CS_fsm[18]_i_4_n_7 ;
  wire \ap_CS_fsm[18]_i_5_n_7 ;
  wire \ap_CS_fsm[18]_i_6_n_7 ;
  wire \ap_CS_fsm[18]_i_7_n_7 ;
  wire \ap_CS_fsm[18]_i_8_n_7 ;
  wire \ap_CS_fsm[18]_i_9_n_7 ;
  wire \ap_CS_fsm[1]_i_10_n_7 ;
  wire \ap_CS_fsm[1]_i_3_n_7 ;
  wire \ap_CS_fsm[1]_i_4_n_7 ;
  wire \ap_CS_fsm[1]_i_5_n_7 ;
  wire \ap_CS_fsm[1]_i_6_n_7 ;
  wire \ap_CS_fsm[1]_i_7_n_7 ;
  wire \ap_CS_fsm[1]_i_8_n_7 ;
  wire \ap_CS_fsm[1]_i_9_n_7 ;
  wire \ap_CS_fsm[20]_i_10_n_7 ;
  wire \ap_CS_fsm[20]_i_11_n_7 ;
  wire \ap_CS_fsm[20]_i_12_n_7 ;
  wire \ap_CS_fsm[20]_i_13_n_7 ;
  wire \ap_CS_fsm[20]_i_14_n_7 ;
  wire \ap_CS_fsm[20]_i_15_n_7 ;
  wire \ap_CS_fsm[20]_i_4_n_7 ;
  wire \ap_CS_fsm[20]_i_5_n_7 ;
  wire \ap_CS_fsm[20]_i_6_n_7 ;
  wire \ap_CS_fsm[20]_i_8_n_7 ;
  wire \ap_CS_fsm[20]_i_9_n_7 ;
  wire \ap_CS_fsm[21]_i_2_n_7 ;
  wire \ap_CS_fsm[22]_i_10_n_7 ;
  wire \ap_CS_fsm[22]_i_11_n_7 ;
  wire \ap_CS_fsm[22]_i_12_n_7 ;
  wire \ap_CS_fsm[22]_i_13_n_7 ;
  wire \ap_CS_fsm[22]_i_14_n_7 ;
  wire \ap_CS_fsm[22]_i_15_n_7 ;
  wire \ap_CS_fsm[22]_i_4_n_7 ;
  wire \ap_CS_fsm[22]_i_5_n_7 ;
  wire \ap_CS_fsm[22]_i_6_n_7 ;
  wire \ap_CS_fsm[22]_i_8_n_7 ;
  wire \ap_CS_fsm[22]_i_9_n_7 ;
  wire \ap_CS_fsm[23]_i_2_n_7 ;
  wire \ap_CS_fsm[24]_i_2_n_7 ;
  wire \ap_CS_fsm[39]_i_10_n_7 ;
  wire \ap_CS_fsm[39]_i_11_n_7 ;
  wire \ap_CS_fsm[39]_i_12_n_7 ;
  wire \ap_CS_fsm[39]_i_13_n_7 ;
  wire \ap_CS_fsm[39]_i_14_n_7 ;
  wire \ap_CS_fsm[39]_i_15_n_7 ;
  wire \ap_CS_fsm[39]_i_4_n_7 ;
  wire \ap_CS_fsm[39]_i_5_n_7 ;
  wire \ap_CS_fsm[39]_i_6_n_7 ;
  wire \ap_CS_fsm[39]_i_8_n_7 ;
  wire \ap_CS_fsm[39]_i_9_n_7 ;
  wire \ap_CS_fsm[41]_i_10_n_7 ;
  wire \ap_CS_fsm[41]_i_11_n_7 ;
  wire \ap_CS_fsm[41]_i_12_n_7 ;
  wire \ap_CS_fsm[41]_i_13_n_7 ;
  wire \ap_CS_fsm[41]_i_14_n_7 ;
  wire \ap_CS_fsm[41]_i_15_n_7 ;
  wire \ap_CS_fsm[41]_i_16_n_7 ;
  wire \ap_CS_fsm[41]_i_5_n_7 ;
  wire \ap_CS_fsm[41]_i_6_n_7 ;
  wire \ap_CS_fsm[41]_i_7_n_7 ;
  wire \ap_CS_fsm[41]_i_9_n_7 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp2_stage0;
  wire ap_CS_fsm_pp3_stage0;
  wire ap_CS_fsm_pp4_stage0;
  wire ap_CS_fsm_pp5_stage0;
  wire ap_CS_fsm_pp6_stage0;
  wire \ap_CS_fsm_reg[18]_i_12_n_10 ;
  wire \ap_CS_fsm_reg[18]_i_12_n_7 ;
  wire \ap_CS_fsm_reg[18]_i_12_n_8 ;
  wire \ap_CS_fsm_reg[18]_i_12_n_9 ;
  wire \ap_CS_fsm_reg[18]_i_21_n_10 ;
  wire \ap_CS_fsm_reg[18]_i_21_n_7 ;
  wire \ap_CS_fsm_reg[18]_i_21_n_8 ;
  wire \ap_CS_fsm_reg[18]_i_21_n_9 ;
  wire \ap_CS_fsm_reg[18]_i_2_n_10 ;
  wire \ap_CS_fsm_reg[18]_i_2_n_8 ;
  wire \ap_CS_fsm_reg[18]_i_2_n_9 ;
  wire \ap_CS_fsm_reg[18]_i_3_n_10 ;
  wire \ap_CS_fsm_reg[18]_i_3_n_7 ;
  wire \ap_CS_fsm_reg[18]_i_3_n_8 ;
  wire \ap_CS_fsm_reg[18]_i_3_n_9 ;
  wire \ap_CS_fsm_reg[20]_i_2_n_10 ;
  wire \ap_CS_fsm_reg[20]_i_2_n_9 ;
  wire \ap_CS_fsm_reg[20]_i_3_n_10 ;
  wire \ap_CS_fsm_reg[20]_i_3_n_7 ;
  wire \ap_CS_fsm_reg[20]_i_3_n_8 ;
  wire \ap_CS_fsm_reg[20]_i_3_n_9 ;
  wire \ap_CS_fsm_reg[20]_i_7_n_10 ;
  wire \ap_CS_fsm_reg[20]_i_7_n_7 ;
  wire \ap_CS_fsm_reg[20]_i_7_n_8 ;
  wire \ap_CS_fsm_reg[20]_i_7_n_9 ;
  wire \ap_CS_fsm_reg[22]_i_2_n_10 ;
  wire \ap_CS_fsm_reg[22]_i_2_n_9 ;
  wire \ap_CS_fsm_reg[22]_i_3_n_10 ;
  wire \ap_CS_fsm_reg[22]_i_3_n_7 ;
  wire \ap_CS_fsm_reg[22]_i_3_n_8 ;
  wire \ap_CS_fsm_reg[22]_i_3_n_9 ;
  wire \ap_CS_fsm_reg[22]_i_7_n_10 ;
  wire \ap_CS_fsm_reg[22]_i_7_n_7 ;
  wire \ap_CS_fsm_reg[22]_i_7_n_8 ;
  wire \ap_CS_fsm_reg[22]_i_7_n_9 ;
  wire \ap_CS_fsm_reg[39]_i_2_n_10 ;
  wire \ap_CS_fsm_reg[39]_i_2_n_9 ;
  wire \ap_CS_fsm_reg[39]_i_3_n_10 ;
  wire \ap_CS_fsm_reg[39]_i_3_n_7 ;
  wire \ap_CS_fsm_reg[39]_i_3_n_8 ;
  wire \ap_CS_fsm_reg[39]_i_3_n_9 ;
  wire \ap_CS_fsm_reg[39]_i_7_n_10 ;
  wire \ap_CS_fsm_reg[39]_i_7_n_7 ;
  wire \ap_CS_fsm_reg[39]_i_7_n_8 ;
  wire \ap_CS_fsm_reg[39]_i_7_n_9 ;
  wire \ap_CS_fsm_reg[41]_i_3_n_10 ;
  wire \ap_CS_fsm_reg[41]_i_3_n_9 ;
  wire \ap_CS_fsm_reg[41]_i_4_n_10 ;
  wire \ap_CS_fsm_reg[41]_i_4_n_7 ;
  wire \ap_CS_fsm_reg[41]_i_4_n_8 ;
  wire \ap_CS_fsm_reg[41]_i_4_n_9 ;
  wire \ap_CS_fsm_reg[41]_i_8_n_10 ;
  wire \ap_CS_fsm_reg[41]_i_8_n_7 ;
  wire \ap_CS_fsm_reg[41]_i_8_n_8 ;
  wire \ap_CS_fsm_reg[41]_i_8_n_9 ;
  wire \ap_CS_fsm_reg_n_7_[10] ;
  wire \ap_CS_fsm_reg_n_7_[11] ;
  wire \ap_CS_fsm_reg_n_7_[12] ;
  wire \ap_CS_fsm_reg_n_7_[13] ;
  wire \ap_CS_fsm_reg_n_7_[26] ;
  wire \ap_CS_fsm_reg_n_7_[27] ;
  wire \ap_CS_fsm_reg_n_7_[28] ;
  wire \ap_CS_fsm_reg_n_7_[29] ;
  wire \ap_CS_fsm_reg_n_7_[2] ;
  wire \ap_CS_fsm_reg_n_7_[30] ;
  wire \ap_CS_fsm_reg_n_7_[31] ;
  wire \ap_CS_fsm_reg_n_7_[32] ;
  wire \ap_CS_fsm_reg_n_7_[33] ;
  wire \ap_CS_fsm_reg_n_7_[34] ;
  wire \ap_CS_fsm_reg_n_7_[35] ;
  wire \ap_CS_fsm_reg_n_7_[3] ;
  wire \ap_CS_fsm_reg_n_7_[41] ;
  wire \ap_CS_fsm_reg_n_7_[42] ;
  wire \ap_CS_fsm_reg_n_7_[43] ;
  wire \ap_CS_fsm_reg_n_7_[44] ;
  wire \ap_CS_fsm_reg_n_7_[4] ;
  wire \ap_CS_fsm_reg_n_7_[5] ;
  wire \ap_CS_fsm_reg_n_7_[6] ;
  wire \ap_CS_fsm_reg_n_7_[9] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state103;
  wire ap_CS_fsm_state104;
  wire ap_CS_fsm_state107;
  wire ap_CS_fsm_state115;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire ap_CS_fsm_state91;
  wire ap_CS_fsm_state92;
  wire ap_NS_fsm120_out;
  wire ap_NS_fsm128_out;
  wire [45:0]ap_NS_fsm__0;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state16;
  wire ap_condition_pp2_exit_iter0_state23;
  wire ap_condition_pp3_exit_iter0_state26;
  wire ap_condition_pp4_exit_iter0_state43;
  wire ap_condition_pp5_exit_iter0_state105;
  wire ap_condition_pp6_exit_iter0_state108;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg_n_7;
  wire ap_enable_reg_pp0_iter2_reg_n_7;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_7;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter1_i_1_n_7;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_i_1_n_7;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp2_iter1_i_1_n_7;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter0_i_1_n_7;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter12_reg_srl11___ap_enable_reg_pp4_iter25_reg_r_n_7;
  wire ap_enable_reg_pp3_iter13_reg_ap_enable_reg_pp4_iter26_reg_r_n_7;
  wire ap_enable_reg_pp3_iter13_reg_gate_n_7;
  wire ap_enable_reg_pp3_iter14;
  wire ap_enable_reg_pp3_iter15;
  wire ap_enable_reg_pp3_iter1_i_1_n_7;
  wire ap_enable_reg_pp4_iter0;
  wire ap_enable_reg_pp4_iter0_i_1_n_7;
  wire ap_enable_reg_pp4_iter1;
  wire ap_enable_reg_pp4_iter12_reg_srl11___ap_enable_reg_pp4_iter25_reg_r_n_7;
  wire ap_enable_reg_pp4_iter13_reg_ap_enable_reg_pp4_iter26_reg_r_n_7;
  wire ap_enable_reg_pp4_iter13_reg_gate_n_7;
  wire ap_enable_reg_pp4_iter14;
  wire ap_enable_reg_pp4_iter15_reg_r_n_7;
  wire ap_enable_reg_pp4_iter16_reg_r_n_7;
  wire ap_enable_reg_pp4_iter17_reg_r_n_7;
  wire ap_enable_reg_pp4_iter18_reg_r_n_7;
  wire ap_enable_reg_pp4_iter19_reg_r_n_7;
  wire ap_enable_reg_pp4_iter1_i_1_n_7;
  wire ap_enable_reg_pp4_iter20_reg_r_n_7;
  wire ap_enable_reg_pp4_iter21_reg_r_n_7;
  wire ap_enable_reg_pp4_iter22_reg_r_n_7;
  wire ap_enable_reg_pp4_iter23_reg_r_n_7;
  wire ap_enable_reg_pp4_iter24_reg_r_n_7;
  wire ap_enable_reg_pp4_iter25_reg_r_n_7;
  wire ap_enable_reg_pp4_iter26_reg_r_n_7;
  wire ap_enable_reg_pp4_iter27_reg_r_n_7;
  wire ap_enable_reg_pp4_iter28_reg_r_n_7;
  wire ap_enable_reg_pp4_iter29_reg_r_n_7;
  wire ap_enable_reg_pp4_iter30_reg_r_n_7;
  wire ap_enable_reg_pp4_iter31_reg_r_n_7;
  wire ap_enable_reg_pp4_iter32_reg_r_n_7;
  wire ap_enable_reg_pp4_iter33_reg_r_n_7;
  wire ap_enable_reg_pp4_iter34_reg_r_n_7;
  wire ap_enable_reg_pp4_iter35_reg_r_n_7;
  wire ap_enable_reg_pp4_iter36_reg_r_n_7;
  wire ap_enable_reg_pp4_iter37_reg_r_n_7;
  wire ap_enable_reg_pp4_iter38_reg_r_n_7;
  wire ap_enable_reg_pp4_iter39_reg_r_n_7;
  wire ap_enable_reg_pp4_iter40_reg_r_n_7;
  wire ap_enable_reg_pp4_iter41_reg_r_n_7;
  wire ap_enable_reg_pp4_iter42_reg_r_n_7;
  wire ap_enable_reg_pp4_iter43_reg_r_n_7;
  wire ap_enable_reg_pp4_iter44_reg_r_n_7;
  wire ap_enable_reg_pp4_iter44_reg_srl30___ap_enable_reg_pp4_iter44_reg_r_n_7;
  wire ap_enable_reg_pp4_iter45_reg_ap_enable_reg_pp4_iter45_reg_r_n_7;
  wire ap_enable_reg_pp4_iter45_reg_gate_n_7;
  wire ap_enable_reg_pp4_iter45_reg_r_n_7;
  wire ap_enable_reg_pp4_iter46;
  wire ap_enable_reg_pp4_iter47;
  wire ap_enable_reg_pp5_iter0;
  wire ap_enable_reg_pp5_iter0_i_1_n_7;
  wire ap_enable_reg_pp5_iter1;
  wire ap_enable_reg_pp5_iter1_i_1_n_7;
  wire ap_enable_reg_pp6_iter0;
  wire ap_enable_reg_pp6_iter1_reg_n_7;
  wire ap_enable_reg_pp6_iter2_reg_n_7;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire buff0_reg_i_1_n_10;
  wire buff0_reg_i_1_n_11;
  wire buff0_reg_i_1_n_12;
  wire buff0_reg_i_1_n_13;
  wire buff0_reg_i_1_n_14;
  wire buff0_reg_i_1_n_15;
  wire buff0_reg_i_1_n_16;
  wire buff0_reg_i_1_n_17;
  wire buff0_reg_i_1_n_18;
  wire buff0_reg_i_1_n_19;
  wire buff0_reg_i_1_n_20;
  wire buff0_reg_i_1_n_21;
  wire buff0_reg_i_1_n_22;
  wire buff0_reg_i_1_n_9;
  wire buff0_reg_i_2_n_10;
  wire buff0_reg_i_2_n_11;
  wire buff0_reg_i_2_n_12;
  wire buff0_reg_i_2_n_13;
  wire buff0_reg_i_2_n_14;
  wire buff0_reg_i_2_n_15;
  wire buff0_reg_i_2_n_16;
  wire buff0_reg_i_2_n_17;
  wire buff0_reg_i_2_n_18;
  wire buff0_reg_i_2_n_19;
  wire buff0_reg_i_2_n_20;
  wire buff0_reg_i_2_n_21;
  wire buff0_reg_i_2_n_22;
  wire buff0_reg_i_2_n_23;
  wire buff0_reg_i_2_n_24;
  wire buff0_reg_i_2_n_25;
  wire buff0_reg_i_2_n_26;
  wire buff0_reg_i_2_n_27;
  wire buff0_reg_i_2_n_28;
  wire buff0_reg_i_2_n_29;
  wire buff0_reg_i_2_n_30;
  wire buff0_reg_i_2_n_31;
  wire buff0_reg_i_2_n_32;
  wire buff0_reg_i_2_n_33;
  wire buff0_reg_i_2_n_34;
  wire buff0_reg_i_2_n_35;
  wire buff0_reg_i_2_n_36;
  wire buff0_reg_i_2_n_37;
  wire buff0_reg_i_2_n_38;
  wire buff0_reg_i_2_n_39;
  wire buff0_reg_i_2_n_40;
  wire buff0_reg_i_2_n_41;
  wire buff0_reg_i_2_n_42;
  wire buff0_reg_i_2_n_7;
  wire buff0_reg_i_2_n_8;
  wire buff0_reg_i_2_n_9;
  wire clear;
  wire [15:13]d0;
  wire [31:0]dim;
  wire [31:0]dim_read_reg_706;
  wire [31:1]dx;
  wire dxbuf_V_U_n_10;
  wire dxbuf_V_U_n_11;
  wire dxbuf_V_U_n_12;
  wire dxbuf_V_U_n_13;
  wire dxbuf_V_U_n_14;
  wire dxbuf_V_U_n_15;
  wire dxbuf_V_U_n_16;
  wire dxbuf_V_U_n_17;
  wire dxbuf_V_U_n_18;
  wire dxbuf_V_U_n_19;
  wire dxbuf_V_U_n_20;
  wire dxbuf_V_U_n_21;
  wire dxbuf_V_U_n_22;
  wire dxbuf_V_U_n_7;
  wire dxbuf_V_U_n_8;
  wire dxbuf_V_U_n_9;
  wire [3:0]dxbuf_V_addr_reg_876;
  wire dxbuf_V_ce0;
  wire [15:0]dxbuf_V_load_reg_924;
  wire dxbuf_V_load_reg_9240;
  wire gmem_AWVALID;
  wire gmem_BVALID;
  wire [15:0]gmem_RDATA;
  wire [15:0]gmem_addr_read_reg_766;
  wire [30:0]gmem_addr_reg_732;
  wire gmem_m_axi_U_n_10;
  wire gmem_m_axi_U_n_13;
  wire gmem_m_axi_U_n_27;
  wire gmem_m_axi_U_n_33;
  wire gmem_m_axi_U_n_39;
  wire gmem_m_axi_U_n_40;
  wire gmem_m_axi_U_n_7;
  wire gmem_m_axi_U_n_8;
  wire gmem_m_axi_U_n_9;
  wire grp_exp_16_3_s_fu_402_ap_start_reg;
  wire grp_exp_16_3_s_fu_402_ap_start_reg1;
  wire grp_exp_16_3_s_fu_402_ap_start_reg116_out;
  wire grp_exp_16_3_s_fu_402_ap_start_reg_i_1_n_7;
  wire [27:13]grp_fu_611_p0;
  wire [15:0]grp_fu_611_p2;
  wire grp_log_16_3_s_fu_414_ap_start_reg;
  wire grp_log_16_3_s_fu_414_n_23;
  wire grp_log_16_3_s_fu_414_n_7;
  wire i_1_reg_314;
  wire i_1_reg_3140;
  wire \i_1_reg_314[0]_i_4_n_7 ;
  wire [30:0]i_1_reg_314_reg;
  wire \i_1_reg_314_reg[0]_i_3_n_10 ;
  wire \i_1_reg_314_reg[0]_i_3_n_11 ;
  wire \i_1_reg_314_reg[0]_i_3_n_12 ;
  wire \i_1_reg_314_reg[0]_i_3_n_13 ;
  wire \i_1_reg_314_reg[0]_i_3_n_14 ;
  wire \i_1_reg_314_reg[0]_i_3_n_7 ;
  wire \i_1_reg_314_reg[0]_i_3_n_8 ;
  wire \i_1_reg_314_reg[0]_i_3_n_9 ;
  wire \i_1_reg_314_reg[12]_i_1_n_10 ;
  wire \i_1_reg_314_reg[12]_i_1_n_11 ;
  wire \i_1_reg_314_reg[12]_i_1_n_12 ;
  wire \i_1_reg_314_reg[12]_i_1_n_13 ;
  wire \i_1_reg_314_reg[12]_i_1_n_14 ;
  wire \i_1_reg_314_reg[12]_i_1_n_7 ;
  wire \i_1_reg_314_reg[12]_i_1_n_8 ;
  wire \i_1_reg_314_reg[12]_i_1_n_9 ;
  wire \i_1_reg_314_reg[16]_i_1_n_10 ;
  wire \i_1_reg_314_reg[16]_i_1_n_11 ;
  wire \i_1_reg_314_reg[16]_i_1_n_12 ;
  wire \i_1_reg_314_reg[16]_i_1_n_13 ;
  wire \i_1_reg_314_reg[16]_i_1_n_14 ;
  wire \i_1_reg_314_reg[16]_i_1_n_7 ;
  wire \i_1_reg_314_reg[16]_i_1_n_8 ;
  wire \i_1_reg_314_reg[16]_i_1_n_9 ;
  wire \i_1_reg_314_reg[20]_i_1_n_10 ;
  wire \i_1_reg_314_reg[20]_i_1_n_11 ;
  wire \i_1_reg_314_reg[20]_i_1_n_12 ;
  wire \i_1_reg_314_reg[20]_i_1_n_13 ;
  wire \i_1_reg_314_reg[20]_i_1_n_14 ;
  wire \i_1_reg_314_reg[20]_i_1_n_7 ;
  wire \i_1_reg_314_reg[20]_i_1_n_8 ;
  wire \i_1_reg_314_reg[20]_i_1_n_9 ;
  wire \i_1_reg_314_reg[24]_i_1_n_10 ;
  wire \i_1_reg_314_reg[24]_i_1_n_11 ;
  wire \i_1_reg_314_reg[24]_i_1_n_12 ;
  wire \i_1_reg_314_reg[24]_i_1_n_13 ;
  wire \i_1_reg_314_reg[24]_i_1_n_14 ;
  wire \i_1_reg_314_reg[24]_i_1_n_7 ;
  wire \i_1_reg_314_reg[24]_i_1_n_8 ;
  wire \i_1_reg_314_reg[24]_i_1_n_9 ;
  wire \i_1_reg_314_reg[28]_i_1_n_10 ;
  wire \i_1_reg_314_reg[28]_i_1_n_12 ;
  wire \i_1_reg_314_reg[28]_i_1_n_13 ;
  wire \i_1_reg_314_reg[28]_i_1_n_14 ;
  wire \i_1_reg_314_reg[28]_i_1_n_9 ;
  wire \i_1_reg_314_reg[4]_i_1_n_10 ;
  wire \i_1_reg_314_reg[4]_i_1_n_11 ;
  wire \i_1_reg_314_reg[4]_i_1_n_12 ;
  wire \i_1_reg_314_reg[4]_i_1_n_13 ;
  wire \i_1_reg_314_reg[4]_i_1_n_14 ;
  wire \i_1_reg_314_reg[4]_i_1_n_7 ;
  wire \i_1_reg_314_reg[4]_i_1_n_8 ;
  wire \i_1_reg_314_reg[4]_i_1_n_9 ;
  wire \i_1_reg_314_reg[8]_i_1_n_10 ;
  wire \i_1_reg_314_reg[8]_i_1_n_11 ;
  wire \i_1_reg_314_reg[8]_i_1_n_12 ;
  wire \i_1_reg_314_reg[8]_i_1_n_13 ;
  wire \i_1_reg_314_reg[8]_i_1_n_14 ;
  wire \i_1_reg_314_reg[8]_i_1_n_7 ;
  wire \i_1_reg_314_reg[8]_i_1_n_8 ;
  wire \i_1_reg_314_reg[8]_i_1_n_9 ;
  wire i_2_reg_3350;
  wire \i_2_reg_335[0]_i_4_n_7 ;
  wire [3:0]i_2_reg_335_reg;
  wire \i_2_reg_335_reg[0]_i_3_n_10 ;
  wire \i_2_reg_335_reg[0]_i_3_n_11 ;
  wire \i_2_reg_335_reg[0]_i_3_n_12 ;
  wire \i_2_reg_335_reg[0]_i_3_n_13 ;
  wire \i_2_reg_335_reg[0]_i_3_n_14 ;
  wire \i_2_reg_335_reg[0]_i_3_n_7 ;
  wire \i_2_reg_335_reg[0]_i_3_n_8 ;
  wire \i_2_reg_335_reg[0]_i_3_n_9 ;
  wire \i_2_reg_335_reg[12]_i_1_n_10 ;
  wire \i_2_reg_335_reg[12]_i_1_n_11 ;
  wire \i_2_reg_335_reg[12]_i_1_n_12 ;
  wire \i_2_reg_335_reg[12]_i_1_n_13 ;
  wire \i_2_reg_335_reg[12]_i_1_n_14 ;
  wire \i_2_reg_335_reg[12]_i_1_n_7 ;
  wire \i_2_reg_335_reg[12]_i_1_n_8 ;
  wire \i_2_reg_335_reg[12]_i_1_n_9 ;
  wire \i_2_reg_335_reg[16]_i_1_n_10 ;
  wire \i_2_reg_335_reg[16]_i_1_n_11 ;
  wire \i_2_reg_335_reg[16]_i_1_n_12 ;
  wire \i_2_reg_335_reg[16]_i_1_n_13 ;
  wire \i_2_reg_335_reg[16]_i_1_n_14 ;
  wire \i_2_reg_335_reg[16]_i_1_n_7 ;
  wire \i_2_reg_335_reg[16]_i_1_n_8 ;
  wire \i_2_reg_335_reg[16]_i_1_n_9 ;
  wire \i_2_reg_335_reg[20]_i_1_n_10 ;
  wire \i_2_reg_335_reg[20]_i_1_n_11 ;
  wire \i_2_reg_335_reg[20]_i_1_n_12 ;
  wire \i_2_reg_335_reg[20]_i_1_n_13 ;
  wire \i_2_reg_335_reg[20]_i_1_n_14 ;
  wire \i_2_reg_335_reg[20]_i_1_n_7 ;
  wire \i_2_reg_335_reg[20]_i_1_n_8 ;
  wire \i_2_reg_335_reg[20]_i_1_n_9 ;
  wire \i_2_reg_335_reg[24]_i_1_n_10 ;
  wire \i_2_reg_335_reg[24]_i_1_n_11 ;
  wire \i_2_reg_335_reg[24]_i_1_n_12 ;
  wire \i_2_reg_335_reg[24]_i_1_n_13 ;
  wire \i_2_reg_335_reg[24]_i_1_n_14 ;
  wire \i_2_reg_335_reg[24]_i_1_n_7 ;
  wire \i_2_reg_335_reg[24]_i_1_n_8 ;
  wire \i_2_reg_335_reg[24]_i_1_n_9 ;
  wire \i_2_reg_335_reg[28]_i_1_n_10 ;
  wire \i_2_reg_335_reg[28]_i_1_n_12 ;
  wire \i_2_reg_335_reg[28]_i_1_n_13 ;
  wire \i_2_reg_335_reg[28]_i_1_n_14 ;
  wire \i_2_reg_335_reg[28]_i_1_n_9 ;
  wire \i_2_reg_335_reg[4]_i_1_n_10 ;
  wire \i_2_reg_335_reg[4]_i_1_n_11 ;
  wire \i_2_reg_335_reg[4]_i_1_n_12 ;
  wire \i_2_reg_335_reg[4]_i_1_n_13 ;
  wire \i_2_reg_335_reg[4]_i_1_n_14 ;
  wire \i_2_reg_335_reg[4]_i_1_n_7 ;
  wire \i_2_reg_335_reg[4]_i_1_n_8 ;
  wire \i_2_reg_335_reg[4]_i_1_n_9 ;
  wire \i_2_reg_335_reg[8]_i_1_n_10 ;
  wire \i_2_reg_335_reg[8]_i_1_n_11 ;
  wire \i_2_reg_335_reg[8]_i_1_n_12 ;
  wire \i_2_reg_335_reg[8]_i_1_n_13 ;
  wire \i_2_reg_335_reg[8]_i_1_n_14 ;
  wire \i_2_reg_335_reg[8]_i_1_n_7 ;
  wire \i_2_reg_335_reg[8]_i_1_n_8 ;
  wire \i_2_reg_335_reg[8]_i_1_n_9 ;
  wire [30:4]i_2_reg_335_reg__0;
  wire \i_3_reg_346[0]_i_3_n_7 ;
  wire [30:0]i_3_reg_346_reg;
  wire \i_3_reg_346_reg[0]_i_2_n_10 ;
  wire \i_3_reg_346_reg[0]_i_2_n_11 ;
  wire \i_3_reg_346_reg[0]_i_2_n_12 ;
  wire \i_3_reg_346_reg[0]_i_2_n_13 ;
  wire \i_3_reg_346_reg[0]_i_2_n_14 ;
  wire \i_3_reg_346_reg[0]_i_2_n_7 ;
  wire \i_3_reg_346_reg[0]_i_2_n_8 ;
  wire \i_3_reg_346_reg[0]_i_2_n_9 ;
  wire \i_3_reg_346_reg[12]_i_1_n_10 ;
  wire \i_3_reg_346_reg[12]_i_1_n_11 ;
  wire \i_3_reg_346_reg[12]_i_1_n_12 ;
  wire \i_3_reg_346_reg[12]_i_1_n_13 ;
  wire \i_3_reg_346_reg[12]_i_1_n_14 ;
  wire \i_3_reg_346_reg[12]_i_1_n_7 ;
  wire \i_3_reg_346_reg[12]_i_1_n_8 ;
  wire \i_3_reg_346_reg[12]_i_1_n_9 ;
  wire \i_3_reg_346_reg[16]_i_1_n_10 ;
  wire \i_3_reg_346_reg[16]_i_1_n_11 ;
  wire \i_3_reg_346_reg[16]_i_1_n_12 ;
  wire \i_3_reg_346_reg[16]_i_1_n_13 ;
  wire \i_3_reg_346_reg[16]_i_1_n_14 ;
  wire \i_3_reg_346_reg[16]_i_1_n_7 ;
  wire \i_3_reg_346_reg[16]_i_1_n_8 ;
  wire \i_3_reg_346_reg[16]_i_1_n_9 ;
  wire \i_3_reg_346_reg[20]_i_1_n_10 ;
  wire \i_3_reg_346_reg[20]_i_1_n_11 ;
  wire \i_3_reg_346_reg[20]_i_1_n_12 ;
  wire \i_3_reg_346_reg[20]_i_1_n_13 ;
  wire \i_3_reg_346_reg[20]_i_1_n_14 ;
  wire \i_3_reg_346_reg[20]_i_1_n_7 ;
  wire \i_3_reg_346_reg[20]_i_1_n_8 ;
  wire \i_3_reg_346_reg[20]_i_1_n_9 ;
  wire \i_3_reg_346_reg[24]_i_1_n_10 ;
  wire \i_3_reg_346_reg[24]_i_1_n_11 ;
  wire \i_3_reg_346_reg[24]_i_1_n_12 ;
  wire \i_3_reg_346_reg[24]_i_1_n_13 ;
  wire \i_3_reg_346_reg[24]_i_1_n_14 ;
  wire \i_3_reg_346_reg[24]_i_1_n_7 ;
  wire \i_3_reg_346_reg[24]_i_1_n_8 ;
  wire \i_3_reg_346_reg[24]_i_1_n_9 ;
  wire \i_3_reg_346_reg[28]_i_1_n_10 ;
  wire \i_3_reg_346_reg[28]_i_1_n_12 ;
  wire \i_3_reg_346_reg[28]_i_1_n_13 ;
  wire \i_3_reg_346_reg[28]_i_1_n_14 ;
  wire \i_3_reg_346_reg[28]_i_1_n_9 ;
  wire \i_3_reg_346_reg[4]_i_1_n_10 ;
  wire \i_3_reg_346_reg[4]_i_1_n_11 ;
  wire \i_3_reg_346_reg[4]_i_1_n_12 ;
  wire \i_3_reg_346_reg[4]_i_1_n_13 ;
  wire \i_3_reg_346_reg[4]_i_1_n_14 ;
  wire \i_3_reg_346_reg[4]_i_1_n_7 ;
  wire \i_3_reg_346_reg[4]_i_1_n_8 ;
  wire \i_3_reg_346_reg[4]_i_1_n_9 ;
  wire \i_3_reg_346_reg[8]_i_1_n_10 ;
  wire \i_3_reg_346_reg[8]_i_1_n_11 ;
  wire \i_3_reg_346_reg[8]_i_1_n_12 ;
  wire \i_3_reg_346_reg[8]_i_1_n_13 ;
  wire \i_3_reg_346_reg[8]_i_1_n_14 ;
  wire \i_3_reg_346_reg[8]_i_1_n_7 ;
  wire \i_3_reg_346_reg[8]_i_1_n_8 ;
  wire \i_3_reg_346_reg[8]_i_1_n_9 ;
  wire \i_4_reg_369[0]_i_3_n_7 ;
  wire [3:0]i_4_reg_369_reg;
  wire \i_4_reg_369_reg[0]_i_2_n_10 ;
  wire \i_4_reg_369_reg[0]_i_2_n_11 ;
  wire \i_4_reg_369_reg[0]_i_2_n_12 ;
  wire \i_4_reg_369_reg[0]_i_2_n_13 ;
  wire \i_4_reg_369_reg[0]_i_2_n_14 ;
  wire \i_4_reg_369_reg[0]_i_2_n_7 ;
  wire \i_4_reg_369_reg[0]_i_2_n_8 ;
  wire \i_4_reg_369_reg[0]_i_2_n_9 ;
  wire \i_4_reg_369_reg[12]_i_1_n_10 ;
  wire \i_4_reg_369_reg[12]_i_1_n_11 ;
  wire \i_4_reg_369_reg[12]_i_1_n_12 ;
  wire \i_4_reg_369_reg[12]_i_1_n_13 ;
  wire \i_4_reg_369_reg[12]_i_1_n_14 ;
  wire \i_4_reg_369_reg[12]_i_1_n_7 ;
  wire \i_4_reg_369_reg[12]_i_1_n_8 ;
  wire \i_4_reg_369_reg[12]_i_1_n_9 ;
  wire \i_4_reg_369_reg[16]_i_1_n_10 ;
  wire \i_4_reg_369_reg[16]_i_1_n_11 ;
  wire \i_4_reg_369_reg[16]_i_1_n_12 ;
  wire \i_4_reg_369_reg[16]_i_1_n_13 ;
  wire \i_4_reg_369_reg[16]_i_1_n_14 ;
  wire \i_4_reg_369_reg[16]_i_1_n_7 ;
  wire \i_4_reg_369_reg[16]_i_1_n_8 ;
  wire \i_4_reg_369_reg[16]_i_1_n_9 ;
  wire \i_4_reg_369_reg[20]_i_1_n_10 ;
  wire \i_4_reg_369_reg[20]_i_1_n_11 ;
  wire \i_4_reg_369_reg[20]_i_1_n_12 ;
  wire \i_4_reg_369_reg[20]_i_1_n_13 ;
  wire \i_4_reg_369_reg[20]_i_1_n_14 ;
  wire \i_4_reg_369_reg[20]_i_1_n_7 ;
  wire \i_4_reg_369_reg[20]_i_1_n_8 ;
  wire \i_4_reg_369_reg[20]_i_1_n_9 ;
  wire \i_4_reg_369_reg[24]_i_1_n_10 ;
  wire \i_4_reg_369_reg[24]_i_1_n_11 ;
  wire \i_4_reg_369_reg[24]_i_1_n_12 ;
  wire \i_4_reg_369_reg[24]_i_1_n_13 ;
  wire \i_4_reg_369_reg[24]_i_1_n_14 ;
  wire \i_4_reg_369_reg[24]_i_1_n_7 ;
  wire \i_4_reg_369_reg[24]_i_1_n_8 ;
  wire \i_4_reg_369_reg[24]_i_1_n_9 ;
  wire \i_4_reg_369_reg[28]_i_1_n_10 ;
  wire \i_4_reg_369_reg[28]_i_1_n_12 ;
  wire \i_4_reg_369_reg[28]_i_1_n_13 ;
  wire \i_4_reg_369_reg[28]_i_1_n_14 ;
  wire \i_4_reg_369_reg[28]_i_1_n_9 ;
  wire \i_4_reg_369_reg[4]_i_1_n_10 ;
  wire \i_4_reg_369_reg[4]_i_1_n_11 ;
  wire \i_4_reg_369_reg[4]_i_1_n_12 ;
  wire \i_4_reg_369_reg[4]_i_1_n_13 ;
  wire \i_4_reg_369_reg[4]_i_1_n_14 ;
  wire \i_4_reg_369_reg[4]_i_1_n_7 ;
  wire \i_4_reg_369_reg[4]_i_1_n_8 ;
  wire \i_4_reg_369_reg[4]_i_1_n_9 ;
  wire \i_4_reg_369_reg[8]_i_1_n_10 ;
  wire \i_4_reg_369_reg[8]_i_1_n_11 ;
  wire \i_4_reg_369_reg[8]_i_1_n_12 ;
  wire \i_4_reg_369_reg[8]_i_1_n_13 ;
  wire \i_4_reg_369_reg[8]_i_1_n_14 ;
  wire \i_4_reg_369_reg[8]_i_1_n_7 ;
  wire \i_4_reg_369_reg[8]_i_1_n_8 ;
  wire \i_4_reg_369_reg[8]_i_1_n_9 ;
  wire [30:4]i_4_reg_369_reg__0;
  wire [3:0]i_5_cast5_cast_reg_894_reg;
  wire i_5_reg_380;
  wire i_5_reg_3800;
  wire \i_5_reg_380[0]_i_4_n_7 ;
  wire [3:0]i_5_reg_380_reg;
  wire \i_5_reg_380_reg[0]_i_3_n_10 ;
  wire \i_5_reg_380_reg[0]_i_3_n_11 ;
  wire \i_5_reg_380_reg[0]_i_3_n_12 ;
  wire \i_5_reg_380_reg[0]_i_3_n_13 ;
  wire \i_5_reg_380_reg[0]_i_3_n_14 ;
  wire \i_5_reg_380_reg[0]_i_3_n_7 ;
  wire \i_5_reg_380_reg[0]_i_3_n_8 ;
  wire \i_5_reg_380_reg[0]_i_3_n_9 ;
  wire \i_5_reg_380_reg[12]_i_1_n_10 ;
  wire \i_5_reg_380_reg[12]_i_1_n_11 ;
  wire \i_5_reg_380_reg[12]_i_1_n_12 ;
  wire \i_5_reg_380_reg[12]_i_1_n_13 ;
  wire \i_5_reg_380_reg[12]_i_1_n_14 ;
  wire \i_5_reg_380_reg[12]_i_1_n_7 ;
  wire \i_5_reg_380_reg[12]_i_1_n_8 ;
  wire \i_5_reg_380_reg[12]_i_1_n_9 ;
  wire \i_5_reg_380_reg[16]_i_1_n_10 ;
  wire \i_5_reg_380_reg[16]_i_1_n_11 ;
  wire \i_5_reg_380_reg[16]_i_1_n_12 ;
  wire \i_5_reg_380_reg[16]_i_1_n_13 ;
  wire \i_5_reg_380_reg[16]_i_1_n_14 ;
  wire \i_5_reg_380_reg[16]_i_1_n_7 ;
  wire \i_5_reg_380_reg[16]_i_1_n_8 ;
  wire \i_5_reg_380_reg[16]_i_1_n_9 ;
  wire \i_5_reg_380_reg[20]_i_1_n_10 ;
  wire \i_5_reg_380_reg[20]_i_1_n_11 ;
  wire \i_5_reg_380_reg[20]_i_1_n_12 ;
  wire \i_5_reg_380_reg[20]_i_1_n_13 ;
  wire \i_5_reg_380_reg[20]_i_1_n_14 ;
  wire \i_5_reg_380_reg[20]_i_1_n_7 ;
  wire \i_5_reg_380_reg[20]_i_1_n_8 ;
  wire \i_5_reg_380_reg[20]_i_1_n_9 ;
  wire \i_5_reg_380_reg[24]_i_1_n_10 ;
  wire \i_5_reg_380_reg[24]_i_1_n_11 ;
  wire \i_5_reg_380_reg[24]_i_1_n_12 ;
  wire \i_5_reg_380_reg[24]_i_1_n_13 ;
  wire \i_5_reg_380_reg[24]_i_1_n_14 ;
  wire \i_5_reg_380_reg[24]_i_1_n_7 ;
  wire \i_5_reg_380_reg[24]_i_1_n_8 ;
  wire \i_5_reg_380_reg[24]_i_1_n_9 ;
  wire \i_5_reg_380_reg[28]_i_1_n_10 ;
  wire \i_5_reg_380_reg[28]_i_1_n_12 ;
  wire \i_5_reg_380_reg[28]_i_1_n_13 ;
  wire \i_5_reg_380_reg[28]_i_1_n_14 ;
  wire \i_5_reg_380_reg[28]_i_1_n_9 ;
  wire \i_5_reg_380_reg[4]_i_1_n_10 ;
  wire \i_5_reg_380_reg[4]_i_1_n_11 ;
  wire \i_5_reg_380_reg[4]_i_1_n_12 ;
  wire \i_5_reg_380_reg[4]_i_1_n_13 ;
  wire \i_5_reg_380_reg[4]_i_1_n_14 ;
  wire \i_5_reg_380_reg[4]_i_1_n_7 ;
  wire \i_5_reg_380_reg[4]_i_1_n_8 ;
  wire \i_5_reg_380_reg[4]_i_1_n_9 ;
  wire \i_5_reg_380_reg[8]_i_1_n_10 ;
  wire \i_5_reg_380_reg[8]_i_1_n_11 ;
  wire \i_5_reg_380_reg[8]_i_1_n_12 ;
  wire \i_5_reg_380_reg[8]_i_1_n_13 ;
  wire \i_5_reg_380_reg[8]_i_1_n_14 ;
  wire \i_5_reg_380_reg[8]_i_1_n_7 ;
  wire \i_5_reg_380_reg[8]_i_1_n_8 ;
  wire \i_5_reg_380_reg[8]_i_1_n_9 ;
  wire [30:4]i_5_reg_380_reg__0;
  wire i_6_reg_3910;
  wire \i_6_reg_391[0]_i_3_n_7 ;
  wire [30:0]i_6_reg_391_reg;
  wire \i_6_reg_391_reg[0]_i_2_n_10 ;
  wire \i_6_reg_391_reg[0]_i_2_n_11 ;
  wire \i_6_reg_391_reg[0]_i_2_n_12 ;
  wire \i_6_reg_391_reg[0]_i_2_n_13 ;
  wire \i_6_reg_391_reg[0]_i_2_n_14 ;
  wire \i_6_reg_391_reg[0]_i_2_n_7 ;
  wire \i_6_reg_391_reg[0]_i_2_n_8 ;
  wire \i_6_reg_391_reg[0]_i_2_n_9 ;
  wire \i_6_reg_391_reg[12]_i_1_n_10 ;
  wire \i_6_reg_391_reg[12]_i_1_n_11 ;
  wire \i_6_reg_391_reg[12]_i_1_n_12 ;
  wire \i_6_reg_391_reg[12]_i_1_n_13 ;
  wire \i_6_reg_391_reg[12]_i_1_n_14 ;
  wire \i_6_reg_391_reg[12]_i_1_n_7 ;
  wire \i_6_reg_391_reg[12]_i_1_n_8 ;
  wire \i_6_reg_391_reg[12]_i_1_n_9 ;
  wire \i_6_reg_391_reg[16]_i_1_n_10 ;
  wire \i_6_reg_391_reg[16]_i_1_n_11 ;
  wire \i_6_reg_391_reg[16]_i_1_n_12 ;
  wire \i_6_reg_391_reg[16]_i_1_n_13 ;
  wire \i_6_reg_391_reg[16]_i_1_n_14 ;
  wire \i_6_reg_391_reg[16]_i_1_n_7 ;
  wire \i_6_reg_391_reg[16]_i_1_n_8 ;
  wire \i_6_reg_391_reg[16]_i_1_n_9 ;
  wire \i_6_reg_391_reg[20]_i_1_n_10 ;
  wire \i_6_reg_391_reg[20]_i_1_n_11 ;
  wire \i_6_reg_391_reg[20]_i_1_n_12 ;
  wire \i_6_reg_391_reg[20]_i_1_n_13 ;
  wire \i_6_reg_391_reg[20]_i_1_n_14 ;
  wire \i_6_reg_391_reg[20]_i_1_n_7 ;
  wire \i_6_reg_391_reg[20]_i_1_n_8 ;
  wire \i_6_reg_391_reg[20]_i_1_n_9 ;
  wire \i_6_reg_391_reg[24]_i_1_n_10 ;
  wire \i_6_reg_391_reg[24]_i_1_n_11 ;
  wire \i_6_reg_391_reg[24]_i_1_n_12 ;
  wire \i_6_reg_391_reg[24]_i_1_n_13 ;
  wire \i_6_reg_391_reg[24]_i_1_n_14 ;
  wire \i_6_reg_391_reg[24]_i_1_n_7 ;
  wire \i_6_reg_391_reg[24]_i_1_n_8 ;
  wire \i_6_reg_391_reg[24]_i_1_n_9 ;
  wire \i_6_reg_391_reg[28]_i_1_n_10 ;
  wire \i_6_reg_391_reg[28]_i_1_n_12 ;
  wire \i_6_reg_391_reg[28]_i_1_n_13 ;
  wire \i_6_reg_391_reg[28]_i_1_n_14 ;
  wire \i_6_reg_391_reg[28]_i_1_n_9 ;
  wire \i_6_reg_391_reg[4]_i_1_n_10 ;
  wire \i_6_reg_391_reg[4]_i_1_n_11 ;
  wire \i_6_reg_391_reg[4]_i_1_n_12 ;
  wire \i_6_reg_391_reg[4]_i_1_n_13 ;
  wire \i_6_reg_391_reg[4]_i_1_n_14 ;
  wire \i_6_reg_391_reg[4]_i_1_n_7 ;
  wire \i_6_reg_391_reg[4]_i_1_n_8 ;
  wire \i_6_reg_391_reg[4]_i_1_n_9 ;
  wire \i_6_reg_391_reg[8]_i_1_n_10 ;
  wire \i_6_reg_391_reg[8]_i_1_n_11 ;
  wire \i_6_reg_391_reg[8]_i_1_n_12 ;
  wire \i_6_reg_391_reg[8]_i_1_n_13 ;
  wire \i_6_reg_391_reg[8]_i_1_n_14 ;
  wire \i_6_reg_391_reg[8]_i_1_n_7 ;
  wire \i_6_reg_391_reg[8]_i_1_n_8 ;
  wire \i_6_reg_391_reg[8]_i_1_n_9 ;
  wire i_reg_3030;
  wire \i_reg_303[0]_i_3_n_7 ;
  wire [3:0]i_reg_303_reg;
  wire \i_reg_303_reg[0]_i_2_n_10 ;
  wire \i_reg_303_reg[0]_i_2_n_11 ;
  wire \i_reg_303_reg[0]_i_2_n_12 ;
  wire \i_reg_303_reg[0]_i_2_n_13 ;
  wire \i_reg_303_reg[0]_i_2_n_14 ;
  wire \i_reg_303_reg[0]_i_2_n_7 ;
  wire \i_reg_303_reg[0]_i_2_n_8 ;
  wire \i_reg_303_reg[0]_i_2_n_9 ;
  wire \i_reg_303_reg[12]_i_1_n_10 ;
  wire \i_reg_303_reg[12]_i_1_n_11 ;
  wire \i_reg_303_reg[12]_i_1_n_12 ;
  wire \i_reg_303_reg[12]_i_1_n_13 ;
  wire \i_reg_303_reg[12]_i_1_n_14 ;
  wire \i_reg_303_reg[12]_i_1_n_7 ;
  wire \i_reg_303_reg[12]_i_1_n_8 ;
  wire \i_reg_303_reg[12]_i_1_n_9 ;
  wire \i_reg_303_reg[16]_i_1_n_10 ;
  wire \i_reg_303_reg[16]_i_1_n_11 ;
  wire \i_reg_303_reg[16]_i_1_n_12 ;
  wire \i_reg_303_reg[16]_i_1_n_13 ;
  wire \i_reg_303_reg[16]_i_1_n_14 ;
  wire \i_reg_303_reg[16]_i_1_n_7 ;
  wire \i_reg_303_reg[16]_i_1_n_8 ;
  wire \i_reg_303_reg[16]_i_1_n_9 ;
  wire \i_reg_303_reg[20]_i_1_n_10 ;
  wire \i_reg_303_reg[20]_i_1_n_11 ;
  wire \i_reg_303_reg[20]_i_1_n_12 ;
  wire \i_reg_303_reg[20]_i_1_n_13 ;
  wire \i_reg_303_reg[20]_i_1_n_14 ;
  wire \i_reg_303_reg[20]_i_1_n_7 ;
  wire \i_reg_303_reg[20]_i_1_n_8 ;
  wire \i_reg_303_reg[20]_i_1_n_9 ;
  wire \i_reg_303_reg[24]_i_1_n_10 ;
  wire \i_reg_303_reg[24]_i_1_n_11 ;
  wire \i_reg_303_reg[24]_i_1_n_12 ;
  wire \i_reg_303_reg[24]_i_1_n_13 ;
  wire \i_reg_303_reg[24]_i_1_n_14 ;
  wire \i_reg_303_reg[24]_i_1_n_7 ;
  wire \i_reg_303_reg[24]_i_1_n_8 ;
  wire \i_reg_303_reg[24]_i_1_n_9 ;
  wire \i_reg_303_reg[28]_i_1_n_10 ;
  wire \i_reg_303_reg[28]_i_1_n_12 ;
  wire \i_reg_303_reg[28]_i_1_n_13 ;
  wire \i_reg_303_reg[28]_i_1_n_14 ;
  wire \i_reg_303_reg[28]_i_1_n_9 ;
  wire \i_reg_303_reg[4]_i_1_n_10 ;
  wire \i_reg_303_reg[4]_i_1_n_11 ;
  wire \i_reg_303_reg[4]_i_1_n_12 ;
  wire \i_reg_303_reg[4]_i_1_n_13 ;
  wire \i_reg_303_reg[4]_i_1_n_14 ;
  wire \i_reg_303_reg[4]_i_1_n_7 ;
  wire \i_reg_303_reg[4]_i_1_n_8 ;
  wire \i_reg_303_reg[4]_i_1_n_9 ;
  wire \i_reg_303_reg[8]_i_1_n_10 ;
  wire \i_reg_303_reg[8]_i_1_n_11 ;
  wire \i_reg_303_reg[8]_i_1_n_12 ;
  wire \i_reg_303_reg[8]_i_1_n_13 ;
  wire \i_reg_303_reg[8]_i_1_n_14 ;
  wire \i_reg_303_reg[8]_i_1_n_7 ;
  wire \i_reg_303_reg[8]_i_1_n_8 ;
  wire \i_reg_303_reg[8]_i_1_n_9 ;
  wire [30:4]i_reg_303_reg__0;
  wire icmp_ln32_1_reg_7570;
  wire \icmp_ln32_1_reg_757[0]_i_10_n_7 ;
  wire \icmp_ln32_1_reg_757[0]_i_11_n_7 ;
  wire \icmp_ln32_1_reg_757[0]_i_12_n_7 ;
  wire \icmp_ln32_1_reg_757[0]_i_13_n_7 ;
  wire \icmp_ln32_1_reg_757[0]_i_14_n_7 ;
  wire \icmp_ln32_1_reg_757[0]_i_3_n_7 ;
  wire \icmp_ln32_1_reg_757[0]_i_4_n_7 ;
  wire \icmp_ln32_1_reg_757[0]_i_5_n_7 ;
  wire \icmp_ln32_1_reg_757[0]_i_7_n_7 ;
  wire \icmp_ln32_1_reg_757[0]_i_8_n_7 ;
  wire \icmp_ln32_1_reg_757[0]_i_9_n_7 ;
  wire icmp_ln32_1_reg_757_pp0_iter1_reg;
  wire \icmp_ln32_1_reg_757_reg[0]_i_1_n_10 ;
  wire \icmp_ln32_1_reg_757_reg[0]_i_1_n_9 ;
  wire \icmp_ln32_1_reg_757_reg[0]_i_2_n_10 ;
  wire \icmp_ln32_1_reg_757_reg[0]_i_2_n_7 ;
  wire \icmp_ln32_1_reg_757_reg[0]_i_2_n_8 ;
  wire \icmp_ln32_1_reg_757_reg[0]_i_2_n_9 ;
  wire \icmp_ln32_1_reg_757_reg[0]_i_6_n_10 ;
  wire \icmp_ln32_1_reg_757_reg[0]_i_6_n_7 ;
  wire \icmp_ln32_1_reg_757_reg[0]_i_6_n_8 ;
  wire \icmp_ln32_1_reg_757_reg[0]_i_6_n_9 ;
  wire \icmp_ln32_1_reg_757_reg_n_7_[0] ;
  wire icmp_ln32_fu_449_p2;
  wire icmp_ln32_reg_738;
  wire \icmp_ln32_reg_738[0]_i_10_n_7 ;
  wire \icmp_ln32_reg_738[0]_i_11_n_7 ;
  wire \icmp_ln32_reg_738[0]_i_13_n_7 ;
  wire \icmp_ln32_reg_738[0]_i_14_n_7 ;
  wire \icmp_ln32_reg_738[0]_i_15_n_7 ;
  wire \icmp_ln32_reg_738[0]_i_16_n_7 ;
  wire \icmp_ln32_reg_738[0]_i_17_n_7 ;
  wire \icmp_ln32_reg_738[0]_i_18_n_7 ;
  wire \icmp_ln32_reg_738[0]_i_19_n_7 ;
  wire \icmp_ln32_reg_738[0]_i_1_n_7 ;
  wire \icmp_ln32_reg_738[0]_i_20_n_7 ;
  wire \icmp_ln32_reg_738[0]_i_22_n_7 ;
  wire \icmp_ln32_reg_738[0]_i_23_n_7 ;
  wire \icmp_ln32_reg_738[0]_i_24_n_7 ;
  wire \icmp_ln32_reg_738[0]_i_25_n_7 ;
  wire \icmp_ln32_reg_738[0]_i_26_n_7 ;
  wire \icmp_ln32_reg_738[0]_i_27_n_7 ;
  wire \icmp_ln32_reg_738[0]_i_28_n_7 ;
  wire \icmp_ln32_reg_738[0]_i_29_n_7 ;
  wire \icmp_ln32_reg_738[0]_i_30_n_7 ;
  wire \icmp_ln32_reg_738[0]_i_31_n_7 ;
  wire \icmp_ln32_reg_738[0]_i_32_n_7 ;
  wire \icmp_ln32_reg_738[0]_i_33_n_7 ;
  wire \icmp_ln32_reg_738[0]_i_34_n_7 ;
  wire \icmp_ln32_reg_738[0]_i_35_n_7 ;
  wire \icmp_ln32_reg_738[0]_i_36_n_7 ;
  wire \icmp_ln32_reg_738[0]_i_37_n_7 ;
  wire \icmp_ln32_reg_738[0]_i_4_n_7 ;
  wire \icmp_ln32_reg_738[0]_i_5_n_7 ;
  wire \icmp_ln32_reg_738[0]_i_6_n_7 ;
  wire \icmp_ln32_reg_738[0]_i_7_n_7 ;
  wire \icmp_ln32_reg_738[0]_i_8_n_7 ;
  wire \icmp_ln32_reg_738[0]_i_9_n_7 ;
  wire \icmp_ln32_reg_738_reg[0]_i_12_n_10 ;
  wire \icmp_ln32_reg_738_reg[0]_i_12_n_7 ;
  wire \icmp_ln32_reg_738_reg[0]_i_12_n_8 ;
  wire \icmp_ln32_reg_738_reg[0]_i_12_n_9 ;
  wire \icmp_ln32_reg_738_reg[0]_i_21_n_10 ;
  wire \icmp_ln32_reg_738_reg[0]_i_21_n_7 ;
  wire \icmp_ln32_reg_738_reg[0]_i_21_n_8 ;
  wire \icmp_ln32_reg_738_reg[0]_i_21_n_9 ;
  wire \icmp_ln32_reg_738_reg[0]_i_2_n_10 ;
  wire \icmp_ln32_reg_738_reg[0]_i_2_n_8 ;
  wire \icmp_ln32_reg_738_reg[0]_i_2_n_9 ;
  wire \icmp_ln32_reg_738_reg[0]_i_3_n_10 ;
  wire \icmp_ln32_reg_738_reg[0]_i_3_n_7 ;
  wire \icmp_ln32_reg_738_reg[0]_i_3_n_8 ;
  wire \icmp_ln32_reg_738_reg[0]_i_3_n_9 ;
  wire icmp_ln36_fu_480_p2;
  wire icmp_ln36_reg_771;
  wire \icmp_ln36_reg_771[0]_i_1_n_7 ;
  wire icmp_ln42_reg_795;
  wire \icmp_ln42_reg_795[0]_i_1_n_7 ;
  wire icmp_ln48_reg_814;
  wire \icmp_ln48_reg_814[0]_i_1_n_7 ;
  wire \icmp_ln48_reg_814_pp3_iter12_reg_reg[0]_srl11_n_7 ;
  wire icmp_ln48_reg_814_pp3_iter13_reg;
  wire icmp_ln48_reg_814_pp3_iter14_reg;
  wire icmp_ln48_reg_814_pp3_iter1_reg;
  wire \icmp_ln48_reg_814_pp3_iter1_reg[0]_i_1_n_7 ;
  wire icmp_ln52_reg_838;
  wire \icmp_ln52_reg_838[0]_i_10_n_7 ;
  wire \icmp_ln52_reg_838[0]_i_11_n_7 ;
  wire \icmp_ln52_reg_838[0]_i_12_n_7 ;
  wire \icmp_ln52_reg_838[0]_i_13_n_7 ;
  wire \icmp_ln52_reg_838[0]_i_14_n_7 ;
  wire \icmp_ln52_reg_838[0]_i_3_n_7 ;
  wire \icmp_ln52_reg_838[0]_i_4_n_7 ;
  wire \icmp_ln52_reg_838[0]_i_5_n_7 ;
  wire \icmp_ln52_reg_838[0]_i_7_n_7 ;
  wire \icmp_ln52_reg_838[0]_i_8_n_7 ;
  wire \icmp_ln52_reg_838[0]_i_9_n_7 ;
  wire \icmp_ln52_reg_838_pp4_iter12_reg_reg[0]_srl11_n_7 ;
  wire icmp_ln52_reg_838_pp4_iter13_reg;
  wire icmp_ln52_reg_838_pp4_iter1_reg;
  wire \icmp_ln52_reg_838_pp4_iter45_reg_reg[0]_srl32_n_7 ;
  wire icmp_ln52_reg_838_pp4_iter46_reg;
  wire \icmp_ln52_reg_838_reg[0]_i_1_n_10 ;
  wire \icmp_ln52_reg_838_reg[0]_i_1_n_9 ;
  wire \icmp_ln52_reg_838_reg[0]_i_2_n_10 ;
  wire \icmp_ln52_reg_838_reg[0]_i_2_n_7 ;
  wire \icmp_ln52_reg_838_reg[0]_i_2_n_8 ;
  wire \icmp_ln52_reg_838_reg[0]_i_2_n_9 ;
  wire \icmp_ln52_reg_838_reg[0]_i_6_n_10 ;
  wire \icmp_ln52_reg_838_reg[0]_i_6_n_7 ;
  wire \icmp_ln52_reg_838_reg[0]_i_6_n_8 ;
  wire \icmp_ln52_reg_838_reg[0]_i_6_n_9 ;
  wire icmp_ln59_fu_641_p2;
  wire icmp_ln59_reg_890;
  wire \icmp_ln59_reg_890[0]_i_10_n_7 ;
  wire \icmp_ln59_reg_890[0]_i_11_n_7 ;
  wire \icmp_ln59_reg_890[0]_i_12_n_7 ;
  wire \icmp_ln59_reg_890[0]_i_13_n_7 ;
  wire \icmp_ln59_reg_890[0]_i_14_n_7 ;
  wire \icmp_ln59_reg_890[0]_i_15_n_7 ;
  wire \icmp_ln59_reg_890[0]_i_1_n_7 ;
  wire \icmp_ln59_reg_890[0]_i_4_n_7 ;
  wire \icmp_ln59_reg_890[0]_i_5_n_7 ;
  wire \icmp_ln59_reg_890[0]_i_6_n_7 ;
  wire \icmp_ln59_reg_890[0]_i_8_n_7 ;
  wire \icmp_ln59_reg_890[0]_i_9_n_7 ;
  wire \icmp_ln59_reg_890_reg[0]_i_2_n_10 ;
  wire \icmp_ln59_reg_890_reg[0]_i_2_n_9 ;
  wire \icmp_ln59_reg_890_reg[0]_i_3_n_10 ;
  wire \icmp_ln59_reg_890_reg[0]_i_3_n_7 ;
  wire \icmp_ln59_reg_890_reg[0]_i_3_n_8 ;
  wire \icmp_ln59_reg_890_reg[0]_i_3_n_9 ;
  wire \icmp_ln59_reg_890_reg[0]_i_7_n_10 ;
  wire \icmp_ln59_reg_890_reg[0]_i_7_n_7 ;
  wire \icmp_ln59_reg_890_reg[0]_i_7_n_8 ;
  wire \icmp_ln59_reg_890_reg[0]_i_7_n_9 ;
  wire icmp_ln67_reg_915;
  wire icmp_ln67_reg_915_pp6_iter1_reg;
  wire interrupt;
  wire [23:9]log_base_V_fu_1663_p2;
  wire [15:0]log_probs_V_q0;
  wire [15:0]loss_V_reg_872;
  wire \loss_V_reg_872[11]_i_2_n_7 ;
  wire \loss_V_reg_872[11]_i_3_n_7 ;
  wire \loss_V_reg_872[11]_i_4_n_7 ;
  wire \loss_V_reg_872[11]_i_5_n_7 ;
  wire \loss_V_reg_872[15]_i_2_n_7 ;
  wire \loss_V_reg_872[15]_i_3_n_7 ;
  wire \loss_V_reg_872[15]_i_4_n_7 ;
  wire \loss_V_reg_872[15]_i_5_n_7 ;
  wire \loss_V_reg_872[3]_i_2_n_7 ;
  wire \loss_V_reg_872[3]_i_3_n_7 ;
  wire \loss_V_reg_872[3]_i_4_n_7 ;
  wire \loss_V_reg_872[7]_i_2_n_7 ;
  wire \loss_V_reg_872[7]_i_3_n_7 ;
  wire \loss_V_reg_872[7]_i_4_n_7 ;
  wire \loss_V_reg_872[7]_i_5_n_7 ;
  wire \loss_V_reg_872_reg[11]_i_1_n_10 ;
  wire \loss_V_reg_872_reg[11]_i_1_n_11 ;
  wire \loss_V_reg_872_reg[11]_i_1_n_12 ;
  wire \loss_V_reg_872_reg[11]_i_1_n_13 ;
  wire \loss_V_reg_872_reg[11]_i_1_n_14 ;
  wire \loss_V_reg_872_reg[11]_i_1_n_7 ;
  wire \loss_V_reg_872_reg[11]_i_1_n_8 ;
  wire \loss_V_reg_872_reg[11]_i_1_n_9 ;
  wire \loss_V_reg_872_reg[15]_i_1_n_10 ;
  wire \loss_V_reg_872_reg[15]_i_1_n_11 ;
  wire \loss_V_reg_872_reg[15]_i_1_n_12 ;
  wire \loss_V_reg_872_reg[15]_i_1_n_13 ;
  wire \loss_V_reg_872_reg[15]_i_1_n_14 ;
  wire \loss_V_reg_872_reg[15]_i_1_n_8 ;
  wire \loss_V_reg_872_reg[15]_i_1_n_9 ;
  wire \loss_V_reg_872_reg[3]_i_1_n_10 ;
  wire \loss_V_reg_872_reg[3]_i_1_n_11 ;
  wire \loss_V_reg_872_reg[3]_i_1_n_12 ;
  wire \loss_V_reg_872_reg[3]_i_1_n_13 ;
  wire \loss_V_reg_872_reg[3]_i_1_n_14 ;
  wire \loss_V_reg_872_reg[3]_i_1_n_7 ;
  wire \loss_V_reg_872_reg[3]_i_1_n_8 ;
  wire \loss_V_reg_872_reg[3]_i_1_n_9 ;
  wire \loss_V_reg_872_reg[7]_i_1_n_10 ;
  wire \loss_V_reg_872_reg[7]_i_1_n_11 ;
  wire \loss_V_reg_872_reg[7]_i_1_n_12 ;
  wire \loss_V_reg_872_reg[7]_i_1_n_13 ;
  wire \loss_V_reg_872_reg[7]_i_1_n_14 ;
  wire \loss_V_reg_872_reg[7]_i_1_n_7 ;
  wire \loss_V_reg_872_reg[7]_i_1_n_8 ;
  wire \loss_V_reg_872_reg[7]_i_1_n_9 ;
  wire [31:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [31:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [15:0]max_V_1_reg_325;
  wire [15:0]max_V_reg_742;
  wire [15:0]op2_V_1_reg_867;
  wire p_0_in__0;
  wire [29:3]p_0_out;
  wire p_41_in;
  wire probs_V_U_n_10;
  wire probs_V_U_n_11;
  wire probs_V_U_n_12;
  wire probs_V_U_n_13;
  wire probs_V_U_n_14;
  wire probs_V_U_n_15;
  wire probs_V_U_n_16;
  wire probs_V_U_n_17;
  wire probs_V_U_n_18;
  wire probs_V_U_n_19;
  wire probs_V_U_n_20;
  wire probs_V_U_n_21;
  wire probs_V_U_n_22;
  wire probs_V_U_n_23;
  wire probs_V_U_n_24;
  wire probs_V_U_n_25;
  wire reg_4250;
  wire \reg_425[14]_i_11_n_7 ;
  wire \reg_425[14]_i_12_n_7 ;
  wire \reg_425[14]_i_14_n_7 ;
  wire \reg_425[14]_i_1_n_7 ;
  wire \reg_425[14]_i_4_n_7 ;
  wire \reg_425[14]_i_5_n_7 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [15:0]sum_V_cast_reg_828;
  wire sum_V_reg_3570;
  wire \sum_V_reg_357[0]_i_3_n_7 ;
  wire \sum_V_reg_357[0]_i_4_n_7 ;
  wire \sum_V_reg_357[0]_i_5_n_7 ;
  wire \sum_V_reg_357[0]_i_6_n_7 ;
  wire \sum_V_reg_357[12]_i_2_n_7 ;
  wire \sum_V_reg_357[12]_i_3_n_7 ;
  wire \sum_V_reg_357[12]_i_4_n_7 ;
  wire \sum_V_reg_357[4]_i_2_n_7 ;
  wire \sum_V_reg_357[4]_i_3_n_7 ;
  wire \sum_V_reg_357[4]_i_4_n_7 ;
  wire \sum_V_reg_357[4]_i_5_n_7 ;
  wire \sum_V_reg_357[8]_i_2_n_7 ;
  wire \sum_V_reg_357[8]_i_3_n_7 ;
  wire \sum_V_reg_357[8]_i_4_n_7 ;
  wire \sum_V_reg_357[8]_i_5_n_7 ;
  wire [15:0]sum_V_reg_357_reg;
  wire \sum_V_reg_357_reg[0]_i_2_n_10 ;
  wire \sum_V_reg_357_reg[0]_i_2_n_11 ;
  wire \sum_V_reg_357_reg[0]_i_2_n_12 ;
  wire \sum_V_reg_357_reg[0]_i_2_n_13 ;
  wire \sum_V_reg_357_reg[0]_i_2_n_14 ;
  wire \sum_V_reg_357_reg[0]_i_2_n_7 ;
  wire \sum_V_reg_357_reg[0]_i_2_n_8 ;
  wire \sum_V_reg_357_reg[0]_i_2_n_9 ;
  wire \sum_V_reg_357_reg[12]_i_1_n_10 ;
  wire \sum_V_reg_357_reg[12]_i_1_n_11 ;
  wire \sum_V_reg_357_reg[12]_i_1_n_12 ;
  wire \sum_V_reg_357_reg[12]_i_1_n_13 ;
  wire \sum_V_reg_357_reg[12]_i_1_n_14 ;
  wire \sum_V_reg_357_reg[12]_i_1_n_8 ;
  wire \sum_V_reg_357_reg[12]_i_1_n_9 ;
  wire \sum_V_reg_357_reg[4]_i_1_n_10 ;
  wire \sum_V_reg_357_reg[4]_i_1_n_11 ;
  wire \sum_V_reg_357_reg[4]_i_1_n_12 ;
  wire \sum_V_reg_357_reg[4]_i_1_n_13 ;
  wire \sum_V_reg_357_reg[4]_i_1_n_14 ;
  wire \sum_V_reg_357_reg[4]_i_1_n_7 ;
  wire \sum_V_reg_357_reg[4]_i_1_n_8 ;
  wire \sum_V_reg_357_reg[4]_i_1_n_9 ;
  wire \sum_V_reg_357_reg[8]_i_1_n_10 ;
  wire \sum_V_reg_357_reg[8]_i_1_n_11 ;
  wire \sum_V_reg_357_reg[8]_i_1_n_12 ;
  wire \sum_V_reg_357_reg[8]_i_1_n_13 ;
  wire \sum_V_reg_357_reg[8]_i_1_n_14 ;
  wire \sum_V_reg_357_reg[8]_i_1_n_7 ;
  wire \sum_V_reg_357_reg[8]_i_1_n_8 ;
  wire \sum_V_reg_357_reg[8]_i_1_n_9 ;
  wire tmp_46_reg_465_pp0_iter4_reg;
  wire [4:0]tmp_reg_470_pp0_iter4_reg;
  wire [30:0]trunc_ln32_reg_747;
  wire [3:0]trunc_ln33_reg_761;
  wire trunc_ln33_reg_7610;
  wire [3:0]trunc_ln33_reg_761_pp0_iter1_reg;
  wire [30:0]trunc_ln7_fu_662_p4;
  wire [31:1]x;
  wire [15:0]x_V_2_reg_862;
  wire xbuf_V_U_n_10;
  wire xbuf_V_U_n_11;
  wire xbuf_V_U_n_12;
  wire xbuf_V_U_n_13;
  wire xbuf_V_U_n_14;
  wire xbuf_V_U_n_15;
  wire xbuf_V_U_n_16;
  wire xbuf_V_U_n_17;
  wire xbuf_V_U_n_18;
  wire xbuf_V_U_n_19;
  wire xbuf_V_U_n_20;
  wire xbuf_V_U_n_21;
  wire xbuf_V_U_n_22;
  wire xbuf_V_U_n_23;
  wire xbuf_V_U_n_24;
  wire xbuf_V_U_n_25;
  wire xbuf_V_U_n_26;
  wire xbuf_V_U_n_27;
  wire xbuf_V_U_n_28;
  wire xbuf_V_U_n_29;
  wire xbuf_V_U_n_30;
  wire xbuf_V_U_n_31;
  wire xbuf_V_U_n_32;
  wire xbuf_V_U_n_33;
  wire xbuf_V_U_n_34;
  wire xbuf_V_U_n_35;
  wire xbuf_V_U_n_36;
  wire xbuf_V_U_n_37;
  wire xbuf_V_U_n_38;
  wire xbuf_V_U_n_39;
  wire xbuf_V_U_n_7;
  wire xbuf_V_U_n_8;
  wire xbuf_V_U_n_9;
  wire xbuf_V_ce0;
  wire [31:0]y;
  wire [49:14]y_l_V_fu_346_p2;
  wire \y_read_reg_720_reg_n_7_[0] ;
  wire \y_read_reg_720_reg_n_7_[10] ;
  wire \y_read_reg_720_reg_n_7_[11] ;
  wire \y_read_reg_720_reg_n_7_[12] ;
  wire \y_read_reg_720_reg_n_7_[13] ;
  wire \y_read_reg_720_reg_n_7_[14] ;
  wire \y_read_reg_720_reg_n_7_[15] ;
  wire \y_read_reg_720_reg_n_7_[16] ;
  wire \y_read_reg_720_reg_n_7_[17] ;
  wire \y_read_reg_720_reg_n_7_[18] ;
  wire \y_read_reg_720_reg_n_7_[19] ;
  wire \y_read_reg_720_reg_n_7_[1] ;
  wire \y_read_reg_720_reg_n_7_[20] ;
  wire \y_read_reg_720_reg_n_7_[21] ;
  wire \y_read_reg_720_reg_n_7_[22] ;
  wire \y_read_reg_720_reg_n_7_[23] ;
  wire \y_read_reg_720_reg_n_7_[24] ;
  wire \y_read_reg_720_reg_n_7_[25] ;
  wire \y_read_reg_720_reg_n_7_[26] ;
  wire \y_read_reg_720_reg_n_7_[27] ;
  wire \y_read_reg_720_reg_n_7_[28] ;
  wire \y_read_reg_720_reg_n_7_[29] ;
  wire \y_read_reg_720_reg_n_7_[2] ;
  wire \y_read_reg_720_reg_n_7_[30] ;
  wire \y_read_reg_720_reg_n_7_[31] ;
  wire \y_read_reg_720_reg_n_7_[3] ;
  wire \y_read_reg_720_reg_n_7_[4] ;
  wire \y_read_reg_720_reg_n_7_[5] ;
  wire \y_read_reg_720_reg_n_7_[6] ;
  wire \y_read_reg_720_reg_n_7_[7] ;
  wire \y_read_reg_720_reg_n_7_[8] ;
  wire \y_read_reg_720_reg_n_7_[9] ;
  wire [3:0]zext_ln53_reg_842_pp4_iter1_reg_reg;
  wire \zext_ln53_reg_842_pp4_iter33_reg_reg[0]_srl32_n_8 ;
  wire \zext_ln53_reg_842_pp4_iter33_reg_reg[1]_srl32_n_8 ;
  wire \zext_ln53_reg_842_pp4_iter33_reg_reg[2]_srl32_n_8 ;
  wire \zext_ln53_reg_842_pp4_iter33_reg_reg[3]_srl32_n_8 ;
  wire \zext_ln53_reg_842_pp4_iter45_reg_reg[0]_srl12_n_7 ;
  wire \zext_ln53_reg_842_pp4_iter45_reg_reg[1]_srl12_n_7 ;
  wire \zext_ln53_reg_842_pp4_iter45_reg_reg[2]_srl12_n_7 ;
  wire \zext_ln53_reg_842_pp4_iter45_reg_reg[3]_srl12_n_7 ;
  wire [3:0]zext_ln53_reg_842_pp4_iter46_reg_reg;
  wire [3:0]zext_ln53_reg_842_reg;
  wire zext_ln53_reg_842_reg0;
  wire [3:0]zext_ln703_reg_799_reg;
  wire zext_ln703_reg_799_reg0;
  wire [3:0]\NLW_ap_CS_fsm_reg[18]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[18]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[18]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[18]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[20]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[20]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[20]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[20]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[22]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[22]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[22]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[22]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[39]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[39]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[39]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[39]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[41]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[41]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[41]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[41]_i_8_O_UNCONNECTED ;
  wire NLW_ap_enable_reg_pp4_iter44_reg_srl30___ap_enable_reg_pp4_iter44_reg_r_Q31_UNCONNECTED;
  wire [15:14]NLW_buff0_reg_i_1_DOADO_UNCONNECTED;
  wire [15:0]NLW_buff0_reg_i_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_buff0_reg_i_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_buff0_reg_i_1_DOPBDOP_UNCONNECTED;
  wire [3:2]\NLW_i_1_reg_314_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_1_reg_314_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_i_2_reg_335_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_2_reg_335_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_i_3_reg_346_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_3_reg_346_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_i_4_reg_369_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_4_reg_369_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_i_5_reg_380_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_5_reg_380_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_i_6_reg_391_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_6_reg_391_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_i_reg_303_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_reg_303_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln32_1_reg_757_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln32_1_reg_757_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln32_1_reg_757_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln32_1_reg_757_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln32_reg_738_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln32_reg_738_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln32_reg_738_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln32_reg_738_reg[0]_i_3_O_UNCONNECTED ;
  wire \NLW_icmp_ln52_reg_838_pp4_iter45_reg_reg[0]_srl32_Q31_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln52_reg_838_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln52_reg_838_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln52_reg_838_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln52_reg_838_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln59_reg_890_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln59_reg_890_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln59_reg_890_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln59_reg_890_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_loss_V_reg_872_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sum_V_reg_357_reg[12]_i_1_CO_UNCONNECTED ;
  wire \NLW_zext_ln53_reg_842_pp4_iter33_reg_reg[0]_srl32_Q_UNCONNECTED ;
  wire \NLW_zext_ln53_reg_842_pp4_iter33_reg_reg[1]_srl32_Q_UNCONNECTED ;
  wire \NLW_zext_ln53_reg_842_pp4_iter33_reg_reg[2]_srl32_Q_UNCONNECTED ;
  wire \NLW_zext_ln53_reg_842_pp4_iter33_reg_reg[3]_srl32_Q_UNCONNECTED ;
  wire \NLW_zext_ln53_reg_842_pp4_iter45_reg_reg[0]_srl12_Q31_UNCONNECTED ;
  wire \NLW_zext_ln53_reg_842_pp4_iter45_reg_reg[1]_srl12_Q31_UNCONNECTED ;
  wire \NLW_zext_ln53_reg_842_pp4_iter45_reg_reg[2]_srl12_Q31_UNCONNECTED ;
  wire \NLW_zext_ln53_reg_842_pp4_iter45_reg_reg[3]_srl12_Q31_UNCONNECTED ;

  assign m_axi_gmem_ARADDR[31:2] = \^m_axi_gmem_ARADDR [31:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const0> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARUSER[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[31:2] = \^m_axi_gmem_AWADDR [31:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const0> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWUSER[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888AAA)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state16),
        .I4(ap_enable_reg_pp0_iter2_reg_n_7),
        .I5(ap_CS_fsm_state15),
        .O(ap_NS_fsm__0[15]));
  LUT4 #(
    .INIT(16'hAABF)) 
    \ap_CS_fsm[16]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_7),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state16),
        .I3(ap_enable_reg_pp0_iter2_reg_n_7),
        .O(\ap_CS_fsm[16]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT4 #(
    .INIT(16'hFABA)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(ap_CS_fsm_state19),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln36_fu_480_p2),
        .O(ap_NS_fsm__0[17]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(icmp_ln36_fu_480_p2),
        .O(ap_NS_fsm__0[18]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[18]_i_10 
       (.I0(i_1_reg_314_reg[27]),
        .I1(dim_read_reg_706[27]),
        .I2(i_1_reg_314_reg[26]),
        .I3(dim_read_reg_706[26]),
        .O(\ap_CS_fsm[18]_i_10_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[18]_i_11 
       (.I0(i_1_reg_314_reg[25]),
        .I1(dim_read_reg_706[25]),
        .I2(i_1_reg_314_reg[24]),
        .I3(dim_read_reg_706[24]),
        .O(\ap_CS_fsm[18]_i_11_n_7 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[18]_i_13 
       (.I0(dim_read_reg_706[23]),
        .I1(i_1_reg_314_reg[23]),
        .I2(dim_read_reg_706[22]),
        .I3(i_1_reg_314_reg[22]),
        .O(\ap_CS_fsm[18]_i_13_n_7 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[18]_i_14 
       (.I0(dim_read_reg_706[21]),
        .I1(i_1_reg_314_reg[21]),
        .I2(dim_read_reg_706[20]),
        .I3(i_1_reg_314_reg[20]),
        .O(\ap_CS_fsm[18]_i_14_n_7 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[18]_i_15 
       (.I0(dim_read_reg_706[19]),
        .I1(i_1_reg_314_reg[19]),
        .I2(dim_read_reg_706[18]),
        .I3(i_1_reg_314_reg[18]),
        .O(\ap_CS_fsm[18]_i_15_n_7 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[18]_i_16 
       (.I0(dim_read_reg_706[17]),
        .I1(i_1_reg_314_reg[17]),
        .I2(dim_read_reg_706[16]),
        .I3(i_1_reg_314_reg[16]),
        .O(\ap_CS_fsm[18]_i_16_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[18]_i_17 
       (.I0(i_1_reg_314_reg[23]),
        .I1(dim_read_reg_706[23]),
        .I2(i_1_reg_314_reg[22]),
        .I3(dim_read_reg_706[22]),
        .O(\ap_CS_fsm[18]_i_17_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[18]_i_18 
       (.I0(i_1_reg_314_reg[21]),
        .I1(dim_read_reg_706[21]),
        .I2(i_1_reg_314_reg[20]),
        .I3(dim_read_reg_706[20]),
        .O(\ap_CS_fsm[18]_i_18_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[18]_i_19 
       (.I0(i_1_reg_314_reg[19]),
        .I1(dim_read_reg_706[19]),
        .I2(i_1_reg_314_reg[18]),
        .I3(dim_read_reg_706[18]),
        .O(\ap_CS_fsm[18]_i_19_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[18]_i_20 
       (.I0(i_1_reg_314_reg[17]),
        .I1(dim_read_reg_706[17]),
        .I2(i_1_reg_314_reg[16]),
        .I3(dim_read_reg_706[16]),
        .O(\ap_CS_fsm[18]_i_20_n_7 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[18]_i_22 
       (.I0(dim_read_reg_706[15]),
        .I1(i_1_reg_314_reg[15]),
        .I2(dim_read_reg_706[14]),
        .I3(i_1_reg_314_reg[14]),
        .O(\ap_CS_fsm[18]_i_22_n_7 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[18]_i_23 
       (.I0(dim_read_reg_706[13]),
        .I1(i_1_reg_314_reg[13]),
        .I2(dim_read_reg_706[12]),
        .I3(i_1_reg_314_reg[12]),
        .O(\ap_CS_fsm[18]_i_23_n_7 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[18]_i_24 
       (.I0(dim_read_reg_706[11]),
        .I1(i_1_reg_314_reg[11]),
        .I2(dim_read_reg_706[10]),
        .I3(i_1_reg_314_reg[10]),
        .O(\ap_CS_fsm[18]_i_24_n_7 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[18]_i_25 
       (.I0(dim_read_reg_706[9]),
        .I1(i_1_reg_314_reg[9]),
        .I2(dim_read_reg_706[8]),
        .I3(i_1_reg_314_reg[8]),
        .O(\ap_CS_fsm[18]_i_25_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[18]_i_26 
       (.I0(i_1_reg_314_reg[15]),
        .I1(dim_read_reg_706[15]),
        .I2(i_1_reg_314_reg[14]),
        .I3(dim_read_reg_706[14]),
        .O(\ap_CS_fsm[18]_i_26_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[18]_i_27 
       (.I0(i_1_reg_314_reg[13]),
        .I1(dim_read_reg_706[13]),
        .I2(i_1_reg_314_reg[12]),
        .I3(dim_read_reg_706[12]),
        .O(\ap_CS_fsm[18]_i_27_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[18]_i_28 
       (.I0(i_1_reg_314_reg[11]),
        .I1(dim_read_reg_706[11]),
        .I2(i_1_reg_314_reg[10]),
        .I3(dim_read_reg_706[10]),
        .O(\ap_CS_fsm[18]_i_28_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[18]_i_29 
       (.I0(i_1_reg_314_reg[9]),
        .I1(dim_read_reg_706[9]),
        .I2(i_1_reg_314_reg[8]),
        .I3(dim_read_reg_706[8]),
        .O(\ap_CS_fsm[18]_i_29_n_7 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[18]_i_30 
       (.I0(dim_read_reg_706[7]),
        .I1(i_1_reg_314_reg[7]),
        .I2(dim_read_reg_706[6]),
        .I3(i_1_reg_314_reg[6]),
        .O(\ap_CS_fsm[18]_i_30_n_7 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[18]_i_31 
       (.I0(dim_read_reg_706[5]),
        .I1(i_1_reg_314_reg[5]),
        .I2(dim_read_reg_706[4]),
        .I3(i_1_reg_314_reg[4]),
        .O(\ap_CS_fsm[18]_i_31_n_7 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[18]_i_32 
       (.I0(dim_read_reg_706[3]),
        .I1(i_1_reg_314_reg[3]),
        .I2(dim_read_reg_706[2]),
        .I3(i_1_reg_314_reg[2]),
        .O(\ap_CS_fsm[18]_i_32_n_7 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[18]_i_33 
       (.I0(dim_read_reg_706[1]),
        .I1(i_1_reg_314_reg[1]),
        .I2(dim_read_reg_706[0]),
        .I3(i_1_reg_314_reg[0]),
        .O(\ap_CS_fsm[18]_i_33_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[18]_i_34 
       (.I0(i_1_reg_314_reg[7]),
        .I1(dim_read_reg_706[7]),
        .I2(i_1_reg_314_reg[6]),
        .I3(dim_read_reg_706[6]),
        .O(\ap_CS_fsm[18]_i_34_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[18]_i_35 
       (.I0(i_1_reg_314_reg[5]),
        .I1(dim_read_reg_706[5]),
        .I2(i_1_reg_314_reg[4]),
        .I3(dim_read_reg_706[4]),
        .O(\ap_CS_fsm[18]_i_35_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[18]_i_36 
       (.I0(i_1_reg_314_reg[3]),
        .I1(dim_read_reg_706[3]),
        .I2(i_1_reg_314_reg[2]),
        .I3(dim_read_reg_706[2]),
        .O(\ap_CS_fsm[18]_i_36_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[18]_i_37 
       (.I0(i_1_reg_314_reg[1]),
        .I1(dim_read_reg_706[1]),
        .I2(i_1_reg_314_reg[0]),
        .I3(dim_read_reg_706[0]),
        .O(\ap_CS_fsm[18]_i_37_n_7 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[18]_i_4 
       (.I0(i_1_reg_314_reg[30]),
        .I1(dim_read_reg_706[30]),
        .I2(dim_read_reg_706[31]),
        .O(\ap_CS_fsm[18]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[18]_i_5 
       (.I0(dim_read_reg_706[29]),
        .I1(i_1_reg_314_reg[29]),
        .I2(dim_read_reg_706[28]),
        .I3(i_1_reg_314_reg[28]),
        .O(\ap_CS_fsm[18]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[18]_i_6 
       (.I0(dim_read_reg_706[27]),
        .I1(i_1_reg_314_reg[27]),
        .I2(dim_read_reg_706[26]),
        .I3(i_1_reg_314_reg[26]),
        .O(\ap_CS_fsm[18]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[18]_i_7 
       (.I0(dim_read_reg_706[25]),
        .I1(i_1_reg_314_reg[25]),
        .I2(dim_read_reg_706[24]),
        .I3(i_1_reg_314_reg[24]),
        .O(\ap_CS_fsm[18]_i_7_n_7 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[18]_i_8 
       (.I0(i_1_reg_314_reg[30]),
        .I1(dim_read_reg_706[30]),
        .I2(dim_read_reg_706[31]),
        .O(\ap_CS_fsm[18]_i_8_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[18]_i_9 
       (.I0(i_1_reg_314_reg[29]),
        .I1(dim_read_reg_706[29]),
        .I2(i_1_reg_314_reg[28]),
        .I3(dim_read_reg_706[28]),
        .O(\ap_CS_fsm[18]_i_9_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT5 #(
    .INIT(32'hAAAA3F00)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(icmp_ln32_reg_738),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(ap_condition_pp2_exit_iter0_state23),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(ap_CS_fsm_state22),
        .O(ap_NS_fsm__0[19]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_10 
       (.I0(ap_CS_fsm_state91),
        .I1(ap_CS_fsm_state92),
        .I2(ap_CS_fsm_state42),
        .I3(ap_CS_fsm_pp4_stage0),
        .I4(\ap_CS_fsm_reg_n_7_[27] ),
        .I5(\ap_CS_fsm_reg_n_7_[26] ),
        .O(\ap_CS_fsm[1]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\ap_CS_fsm_reg_n_7_[12] ),
        .I1(\ap_CS_fsm_reg_n_7_[13] ),
        .I2(\ap_CS_fsm_reg_n_7_[10] ),
        .I3(\ap_CS_fsm_reg_n_7_[11] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_CS_fsm_state15),
        .O(\ap_CS_fsm[1]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(\ap_CS_fsm[1]_i_6_n_7 ),
        .I1(\ap_CS_fsm[1]_i_7_n_7 ),
        .I2(\ap_CS_fsm[1]_i_8_n_7 ),
        .I3(\ap_CS_fsm[1]_i_9_n_7 ),
        .I4(\ap_CS_fsm[1]_i_10_n_7 ),
        .O(\ap_CS_fsm[1]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\ap_CS_fsm_reg_n_7_[6] ),
        .I1(ap_CS_fsm_state8),
        .I2(\ap_CS_fsm_reg_n_7_[4] ),
        .I3(\ap_CS_fsm_reg_n_7_[5] ),
        .I4(\ap_CS_fsm_reg_n_7_[9] ),
        .I5(ap_CS_fsm_state9),
        .O(\ap_CS_fsm[1]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(\ap_CS_fsm_reg_n_7_[42] ),
        .I1(\ap_CS_fsm_reg_n_7_[43] ),
        .I2(ap_CS_fsm_pp6_stage0),
        .I3(\ap_CS_fsm_reg_n_7_[41] ),
        .I4(ap_CS_fsm_state115),
        .I5(\ap_CS_fsm_reg_n_7_[44] ),
        .O(\ap_CS_fsm[1]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(ap_CS_fsm_state103),
        .I1(ap_CS_fsm_state104),
        .I2(\ap_CS_fsm_reg_n_7_[34] ),
        .I3(\ap_CS_fsm_reg_n_7_[35] ),
        .I4(ap_CS_fsm_state107),
        .I5(ap_CS_fsm_pp5_stage0),
        .O(\ap_CS_fsm[1]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(\ap_CS_fsm_reg_n_7_[30] ),
        .I1(\ap_CS_fsm_reg_n_7_[31] ),
        .I2(\ap_CS_fsm_reg_n_7_[28] ),
        .I3(\ap_CS_fsm_reg_n_7_[29] ),
        .I4(\ap_CS_fsm_reg_n_7_[33] ),
        .I5(\ap_CS_fsm_reg_n_7_[32] ),
        .O(\ap_CS_fsm[1]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_9 
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_CS_fsm_pp3_stage0),
        .I5(clear),
        .O(\ap_CS_fsm[1]_i_9_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(ap_condition_pp2_exit_iter0_state23),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter0),
        .O(ap_NS_fsm__0[20]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[20]_i_10 
       (.I0(i_2_reg_335_reg__0[17]),
        .I1(dim_read_reg_706[17]),
        .I2(i_2_reg_335_reg__0[16]),
        .I3(dim_read_reg_706[16]),
        .I4(dim_read_reg_706[15]),
        .I5(i_2_reg_335_reg__0[15]),
        .O(\ap_CS_fsm[20]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[20]_i_11 
       (.I0(i_2_reg_335_reg__0[14]),
        .I1(dim_read_reg_706[14]),
        .I2(i_2_reg_335_reg__0[13]),
        .I3(dim_read_reg_706[13]),
        .I4(dim_read_reg_706[12]),
        .I5(i_2_reg_335_reg__0[12]),
        .O(\ap_CS_fsm[20]_i_11_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[20]_i_12 
       (.I0(i_2_reg_335_reg__0[11]),
        .I1(dim_read_reg_706[11]),
        .I2(i_2_reg_335_reg__0[10]),
        .I3(dim_read_reg_706[10]),
        .I4(dim_read_reg_706[9]),
        .I5(i_2_reg_335_reg__0[9]),
        .O(\ap_CS_fsm[20]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[20]_i_13 
       (.I0(i_2_reg_335_reg__0[8]),
        .I1(dim_read_reg_706[8]),
        .I2(i_2_reg_335_reg__0[7]),
        .I3(dim_read_reg_706[7]),
        .I4(dim_read_reg_706[6]),
        .I5(i_2_reg_335_reg__0[6]),
        .O(\ap_CS_fsm[20]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[20]_i_14 
       (.I0(dim_read_reg_706[3]),
        .I1(i_2_reg_335_reg[3]),
        .I2(i_2_reg_335_reg__0[5]),
        .I3(dim_read_reg_706[5]),
        .I4(dim_read_reg_706[4]),
        .I5(i_2_reg_335_reg__0[4]),
        .O(\ap_CS_fsm[20]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[20]_i_15 
       (.I0(dim_read_reg_706[2]),
        .I1(i_2_reg_335_reg[2]),
        .I2(dim_read_reg_706[1]),
        .I3(i_2_reg_335_reg[1]),
        .I4(i_2_reg_335_reg[0]),
        .I5(dim_read_reg_706[0]),
        .O(\ap_CS_fsm[20]_i_15_n_7 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[20]_i_4 
       (.I0(i_2_reg_335_reg__0[30]),
        .I1(dim_read_reg_706[30]),
        .I2(dim_read_reg_706[31]),
        .O(\ap_CS_fsm[20]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[20]_i_5 
       (.I0(i_2_reg_335_reg__0[29]),
        .I1(dim_read_reg_706[29]),
        .I2(i_2_reg_335_reg__0[28]),
        .I3(dim_read_reg_706[28]),
        .I4(dim_read_reg_706[27]),
        .I5(i_2_reg_335_reg__0[27]),
        .O(\ap_CS_fsm[20]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[20]_i_6 
       (.I0(i_2_reg_335_reg__0[26]),
        .I1(dim_read_reg_706[26]),
        .I2(i_2_reg_335_reg__0[25]),
        .I3(dim_read_reg_706[25]),
        .I4(dim_read_reg_706[24]),
        .I5(i_2_reg_335_reg__0[24]),
        .O(\ap_CS_fsm[20]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[20]_i_8 
       (.I0(i_2_reg_335_reg__0[23]),
        .I1(dim_read_reg_706[23]),
        .I2(i_2_reg_335_reg__0[22]),
        .I3(dim_read_reg_706[22]),
        .I4(dim_read_reg_706[21]),
        .I5(i_2_reg_335_reg__0[21]),
        .O(\ap_CS_fsm[20]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[20]_i_9 
       (.I0(i_2_reg_335_reg__0[20]),
        .I1(dim_read_reg_706[20]),
        .I2(i_2_reg_335_reg__0[19]),
        .I3(dim_read_reg_706[19]),
        .I4(dim_read_reg_706[18]),
        .I5(i_2_reg_335_reg__0[18]),
        .O(\ap_CS_fsm[20]_i_9_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF000000)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(ap_condition_pp3_exit_iter0_state26),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(\ap_CS_fsm[21]_i_2_n_7 ),
        .I4(ap_CS_fsm_pp3_stage0),
        .I5(clear),
        .O(ap_NS_fsm__0[21]));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[21]_i_2 
       (.I0(ap_enable_reg_pp3_iter14),
        .I1(ap_enable_reg_pp3_iter15),
        .O(\ap_CS_fsm[21]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h4400F40044004400)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(ap_enable_reg_pp3_iter14),
        .I1(ap_enable_reg_pp3_iter15),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(ap_enable_reg_pp3_iter1),
        .I5(ap_condition_pp3_exit_iter0_state26),
        .O(ap_NS_fsm__0[22]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[22]_i_10 
       (.I0(dim_read_reg_706[17]),
        .I1(i_3_reg_346_reg[17]),
        .I2(dim_read_reg_706[16]),
        .I3(i_3_reg_346_reg[16]),
        .I4(i_3_reg_346_reg[15]),
        .I5(dim_read_reg_706[15]),
        .O(\ap_CS_fsm[22]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[22]_i_11 
       (.I0(dim_read_reg_706[14]),
        .I1(i_3_reg_346_reg[14]),
        .I2(dim_read_reg_706[13]),
        .I3(i_3_reg_346_reg[13]),
        .I4(i_3_reg_346_reg[12]),
        .I5(dim_read_reg_706[12]),
        .O(\ap_CS_fsm[22]_i_11_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[22]_i_12 
       (.I0(dim_read_reg_706[11]),
        .I1(i_3_reg_346_reg[11]),
        .I2(dim_read_reg_706[10]),
        .I3(i_3_reg_346_reg[10]),
        .I4(i_3_reg_346_reg[9]),
        .I5(dim_read_reg_706[9]),
        .O(\ap_CS_fsm[22]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[22]_i_13 
       (.I0(dim_read_reg_706[8]),
        .I1(i_3_reg_346_reg[8]),
        .I2(dim_read_reg_706[7]),
        .I3(i_3_reg_346_reg[7]),
        .I4(i_3_reg_346_reg[6]),
        .I5(dim_read_reg_706[6]),
        .O(\ap_CS_fsm[22]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[22]_i_14 
       (.I0(dim_read_reg_706[5]),
        .I1(i_3_reg_346_reg[5]),
        .I2(dim_read_reg_706[4]),
        .I3(i_3_reg_346_reg[4]),
        .I4(i_3_reg_346_reg[3]),
        .I5(dim_read_reg_706[3]),
        .O(\ap_CS_fsm[22]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[22]_i_15 
       (.I0(dim_read_reg_706[2]),
        .I1(i_3_reg_346_reg[2]),
        .I2(dim_read_reg_706[1]),
        .I3(i_3_reg_346_reg[1]),
        .I4(i_3_reg_346_reg[0]),
        .I5(dim_read_reg_706[0]),
        .O(\ap_CS_fsm[22]_i_15_n_7 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[22]_i_4 
       (.I0(i_3_reg_346_reg[30]),
        .I1(dim_read_reg_706[30]),
        .I2(dim_read_reg_706[31]),
        .O(\ap_CS_fsm[22]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[22]_i_5 
       (.I0(dim_read_reg_706[29]),
        .I1(i_3_reg_346_reg[29]),
        .I2(dim_read_reg_706[28]),
        .I3(i_3_reg_346_reg[28]),
        .I4(i_3_reg_346_reg[27]),
        .I5(dim_read_reg_706[27]),
        .O(\ap_CS_fsm[22]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[22]_i_6 
       (.I0(dim_read_reg_706[26]),
        .I1(i_3_reg_346_reg[26]),
        .I2(dim_read_reg_706[25]),
        .I3(i_3_reg_346_reg[25]),
        .I4(i_3_reg_346_reg[24]),
        .I5(dim_read_reg_706[24]),
        .O(\ap_CS_fsm[22]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[22]_i_8 
       (.I0(dim_read_reg_706[23]),
        .I1(i_3_reg_346_reg[23]),
        .I2(dim_read_reg_706[22]),
        .I3(i_3_reg_346_reg[22]),
        .I4(i_3_reg_346_reg[21]),
        .I5(dim_read_reg_706[21]),
        .O(\ap_CS_fsm[22]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[22]_i_9 
       (.I0(dim_read_reg_706[20]),
        .I1(i_3_reg_346_reg[20]),
        .I2(dim_read_reg_706[19]),
        .I3(i_3_reg_346_reg[19]),
        .I4(i_3_reg_346_reg[18]),
        .I5(dim_read_reg_706[18]),
        .O(\ap_CS_fsm[22]_i_9_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF000000)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(ap_condition_pp4_exit_iter0_state43),
        .I1(ap_enable_reg_pp4_iter1),
        .I2(ap_enable_reg_pp4_iter0),
        .I3(\ap_CS_fsm[23]_i_2_n_7 ),
        .I4(ap_CS_fsm_pp4_stage0),
        .I5(ap_CS_fsm_state42),
        .O(ap_NS_fsm__0[23]));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[23]_i_2 
       (.I0(ap_enable_reg_pp4_iter46),
        .I1(ap_enable_reg_pp4_iter47),
        .O(\ap_CS_fsm[23]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAEAAAEA)) 
    \ap_CS_fsm[24]_i_1 
       (.I0(\ap_CS_fsm[24]_i_2_n_7 ),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(ap_enable_reg_pp4_iter47),
        .I3(ap_enable_reg_pp4_iter46),
        .I4(icmp_ln32_reg_738),
        .I5(ap_CS_fsm_state22),
        .O(ap_NS_fsm__0[24]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \ap_CS_fsm[24]_i_2 
       (.I0(ap_CS_fsm_state22),
        .I1(ap_enable_reg_pp4_iter0),
        .I2(ap_CS_fsm_pp4_stage0),
        .I3(ap_condition_pp4_exit_iter0_state43),
        .I4(ap_enable_reg_pp4_iter1),
        .O(\ap_CS_fsm[24]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT5 #(
    .INIT(32'hAAAA3F00)) 
    \ap_CS_fsm[38]_i_1 
       (.I0(icmp_ln32_reg_738),
        .I1(ap_condition_pp5_exit_iter0_state105),
        .I2(ap_enable_reg_pp5_iter0),
        .I3(ap_CS_fsm_pp5_stage0),
        .I4(ap_CS_fsm_state104),
        .O(ap_NS_fsm__0[38]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[39]_i_10 
       (.I0(i_5_reg_380_reg__0[17]),
        .I1(dim_read_reg_706[17]),
        .I2(i_5_reg_380_reg__0[16]),
        .I3(dim_read_reg_706[16]),
        .I4(dim_read_reg_706[15]),
        .I5(i_5_reg_380_reg__0[15]),
        .O(\ap_CS_fsm[39]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[39]_i_11 
       (.I0(i_5_reg_380_reg__0[14]),
        .I1(dim_read_reg_706[14]),
        .I2(i_5_reg_380_reg__0[13]),
        .I3(dim_read_reg_706[13]),
        .I4(dim_read_reg_706[12]),
        .I5(i_5_reg_380_reg__0[12]),
        .O(\ap_CS_fsm[39]_i_11_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[39]_i_12 
       (.I0(i_5_reg_380_reg__0[11]),
        .I1(dim_read_reg_706[11]),
        .I2(i_5_reg_380_reg__0[10]),
        .I3(dim_read_reg_706[10]),
        .I4(dim_read_reg_706[9]),
        .I5(i_5_reg_380_reg__0[9]),
        .O(\ap_CS_fsm[39]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[39]_i_13 
       (.I0(i_5_reg_380_reg__0[8]),
        .I1(dim_read_reg_706[8]),
        .I2(i_5_reg_380_reg__0[7]),
        .I3(dim_read_reg_706[7]),
        .I4(dim_read_reg_706[6]),
        .I5(i_5_reg_380_reg__0[6]),
        .O(\ap_CS_fsm[39]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[39]_i_14 
       (.I0(i_5_reg_380_reg__0[5]),
        .I1(dim_read_reg_706[5]),
        .I2(i_5_reg_380_reg__0[4]),
        .I3(dim_read_reg_706[4]),
        .I4(dim_read_reg_706[3]),
        .I5(i_5_reg_380_reg[3]),
        .O(\ap_CS_fsm[39]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[39]_i_15 
       (.I0(i_5_reg_380_reg[2]),
        .I1(dim_read_reg_706[2]),
        .I2(i_5_reg_380_reg[1]),
        .I3(dim_read_reg_706[1]),
        .I4(dim_read_reg_706[0]),
        .I5(i_5_reg_380_reg[0]),
        .O(\ap_CS_fsm[39]_i_15_n_7 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[39]_i_4 
       (.I0(i_5_reg_380_reg__0[30]),
        .I1(dim_read_reg_706[30]),
        .I2(dim_read_reg_706[31]),
        .O(\ap_CS_fsm[39]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[39]_i_5 
       (.I0(i_5_reg_380_reg__0[29]),
        .I1(dim_read_reg_706[29]),
        .I2(i_5_reg_380_reg__0[28]),
        .I3(dim_read_reg_706[28]),
        .I4(dim_read_reg_706[27]),
        .I5(i_5_reg_380_reg__0[27]),
        .O(\ap_CS_fsm[39]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[39]_i_6 
       (.I0(i_5_reg_380_reg__0[26]),
        .I1(dim_read_reg_706[26]),
        .I2(i_5_reg_380_reg__0[25]),
        .I3(dim_read_reg_706[25]),
        .I4(dim_read_reg_706[24]),
        .I5(i_5_reg_380_reg__0[24]),
        .O(\ap_CS_fsm[39]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[39]_i_8 
       (.I0(i_5_reg_380_reg__0[23]),
        .I1(dim_read_reg_706[23]),
        .I2(i_5_reg_380_reg__0[22]),
        .I3(dim_read_reg_706[22]),
        .I4(dim_read_reg_706[21]),
        .I5(i_5_reg_380_reg__0[21]),
        .O(\ap_CS_fsm[39]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[39]_i_9 
       (.I0(i_5_reg_380_reg__0[20]),
        .I1(dim_read_reg_706[20]),
        .I2(i_5_reg_380_reg__0[19]),
        .I3(dim_read_reg_706[19]),
        .I4(dim_read_reg_706[18]),
        .I5(i_5_reg_380_reg__0[18]),
        .O(\ap_CS_fsm[39]_i_9_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[41]_i_10 
       (.I0(i_6_reg_391_reg[20]),
        .I1(dim_read_reg_706[20]),
        .I2(i_6_reg_391_reg[19]),
        .I3(dim_read_reg_706[19]),
        .I4(dim_read_reg_706[18]),
        .I5(i_6_reg_391_reg[18]),
        .O(\ap_CS_fsm[41]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[41]_i_11 
       (.I0(i_6_reg_391_reg[17]),
        .I1(dim_read_reg_706[17]),
        .I2(i_6_reg_391_reg[16]),
        .I3(dim_read_reg_706[16]),
        .I4(dim_read_reg_706[15]),
        .I5(i_6_reg_391_reg[15]),
        .O(\ap_CS_fsm[41]_i_11_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[41]_i_12 
       (.I0(i_6_reg_391_reg[14]),
        .I1(dim_read_reg_706[14]),
        .I2(i_6_reg_391_reg[13]),
        .I3(dim_read_reg_706[13]),
        .I4(dim_read_reg_706[12]),
        .I5(i_6_reg_391_reg[12]),
        .O(\ap_CS_fsm[41]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[41]_i_13 
       (.I0(i_6_reg_391_reg[11]),
        .I1(dim_read_reg_706[11]),
        .I2(i_6_reg_391_reg[10]),
        .I3(dim_read_reg_706[10]),
        .I4(dim_read_reg_706[9]),
        .I5(i_6_reg_391_reg[9]),
        .O(\ap_CS_fsm[41]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[41]_i_14 
       (.I0(i_6_reg_391_reg[8]),
        .I1(dim_read_reg_706[8]),
        .I2(i_6_reg_391_reg[7]),
        .I3(dim_read_reg_706[7]),
        .I4(dim_read_reg_706[6]),
        .I5(i_6_reg_391_reg[6]),
        .O(\ap_CS_fsm[41]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[41]_i_15 
       (.I0(i_6_reg_391_reg[5]),
        .I1(dim_read_reg_706[5]),
        .I2(i_6_reg_391_reg[4]),
        .I3(dim_read_reg_706[4]),
        .I4(dim_read_reg_706[3]),
        .I5(i_6_reg_391_reg[3]),
        .O(\ap_CS_fsm[41]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[41]_i_16 
       (.I0(i_6_reg_391_reg[2]),
        .I1(dim_read_reg_706[2]),
        .I2(i_6_reg_391_reg[1]),
        .I3(dim_read_reg_706[1]),
        .I4(dim_read_reg_706[0]),
        .I5(i_6_reg_391_reg[0]),
        .O(\ap_CS_fsm[41]_i_16_n_7 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[41]_i_5 
       (.I0(i_6_reg_391_reg[30]),
        .I1(dim_read_reg_706[30]),
        .I2(dim_read_reg_706[31]),
        .O(\ap_CS_fsm[41]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[41]_i_6 
       (.I0(i_6_reg_391_reg[29]),
        .I1(dim_read_reg_706[29]),
        .I2(i_6_reg_391_reg[28]),
        .I3(dim_read_reg_706[28]),
        .I4(dim_read_reg_706[27]),
        .I5(i_6_reg_391_reg[27]),
        .O(\ap_CS_fsm[41]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[41]_i_7 
       (.I0(i_6_reg_391_reg[26]),
        .I1(dim_read_reg_706[26]),
        .I2(i_6_reg_391_reg[25]),
        .I3(dim_read_reg_706[25]),
        .I4(dim_read_reg_706[24]),
        .I5(i_6_reg_391_reg[24]),
        .O(\ap_CS_fsm[41]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[41]_i_9 
       (.I0(i_6_reg_391_reg[23]),
        .I1(dim_read_reg_706[23]),
        .I2(i_6_reg_391_reg[22]),
        .I3(dim_read_reg_706[22]),
        .I4(dim_read_reg_706[21]),
        .I5(i_6_reg_391_reg[21]),
        .O(\ap_CS_fsm[41]_i_9_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_7_[9] ),
        .Q(\ap_CS_fsm_reg_n_7_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_7_[10] ),
        .Q(\ap_CS_fsm_reg_n_7_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_7_[11] ),
        .Q(\ap_CS_fsm_reg_n_7_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_7_[12] ),
        .Q(\ap_CS_fsm_reg_n_7_[13] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_7_[13] ),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[15]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[16]),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[17]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[18]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[18]_i_12 
       (.CI(\ap_CS_fsm_reg[18]_i_21_n_7 ),
        .CO({\ap_CS_fsm_reg[18]_i_12_n_7 ,\ap_CS_fsm_reg[18]_i_12_n_8 ,\ap_CS_fsm_reg[18]_i_12_n_9 ,\ap_CS_fsm_reg[18]_i_12_n_10 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[18]_i_22_n_7 ,\ap_CS_fsm[18]_i_23_n_7 ,\ap_CS_fsm[18]_i_24_n_7 ,\ap_CS_fsm[18]_i_25_n_7 }),
        .O(\NLW_ap_CS_fsm_reg[18]_i_12_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[18]_i_26_n_7 ,\ap_CS_fsm[18]_i_27_n_7 ,\ap_CS_fsm[18]_i_28_n_7 ,\ap_CS_fsm[18]_i_29_n_7 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[18]_i_2 
       (.CI(\ap_CS_fsm_reg[18]_i_3_n_7 ),
        .CO({icmp_ln36_fu_480_p2,\ap_CS_fsm_reg[18]_i_2_n_8 ,\ap_CS_fsm_reg[18]_i_2_n_9 ,\ap_CS_fsm_reg[18]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[18]_i_4_n_7 ,\ap_CS_fsm[18]_i_5_n_7 ,\ap_CS_fsm[18]_i_6_n_7 ,\ap_CS_fsm[18]_i_7_n_7 }),
        .O(\NLW_ap_CS_fsm_reg[18]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[18]_i_8_n_7 ,\ap_CS_fsm[18]_i_9_n_7 ,\ap_CS_fsm[18]_i_10_n_7 ,\ap_CS_fsm[18]_i_11_n_7 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[18]_i_21 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[18]_i_21_n_7 ,\ap_CS_fsm_reg[18]_i_21_n_8 ,\ap_CS_fsm_reg[18]_i_21_n_9 ,\ap_CS_fsm_reg[18]_i_21_n_10 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[18]_i_30_n_7 ,\ap_CS_fsm[18]_i_31_n_7 ,\ap_CS_fsm[18]_i_32_n_7 ,\ap_CS_fsm[18]_i_33_n_7 }),
        .O(\NLW_ap_CS_fsm_reg[18]_i_21_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[18]_i_34_n_7 ,\ap_CS_fsm[18]_i_35_n_7 ,\ap_CS_fsm[18]_i_36_n_7 ,\ap_CS_fsm[18]_i_37_n_7 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[18]_i_3 
       (.CI(\ap_CS_fsm_reg[18]_i_12_n_7 ),
        .CO({\ap_CS_fsm_reg[18]_i_3_n_7 ,\ap_CS_fsm_reg[18]_i_3_n_8 ,\ap_CS_fsm_reg[18]_i_3_n_9 ,\ap_CS_fsm_reg[18]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[18]_i_13_n_7 ,\ap_CS_fsm[18]_i_14_n_7 ,\ap_CS_fsm[18]_i_15_n_7 ,\ap_CS_fsm[18]_i_16_n_7 }),
        .O(\NLW_ap_CS_fsm_reg[18]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[18]_i_17_n_7 ,\ap_CS_fsm[18]_i_18_n_7 ,\ap_CS_fsm[18]_i_19_n_7 ,\ap_CS_fsm[18]_i_20_n_7 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[19]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[20]),
        .Q(clear),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[20]_i_2 
       (.CI(\ap_CS_fsm_reg[20]_i_3_n_7 ),
        .CO({\NLW_ap_CS_fsm_reg[20]_i_2_CO_UNCONNECTED [3],ap_condition_pp2_exit_iter0_state23,\ap_CS_fsm_reg[20]_i_2_n_9 ,\ap_CS_fsm_reg[20]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[20]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[20]_i_4_n_7 ,\ap_CS_fsm[20]_i_5_n_7 ,\ap_CS_fsm[20]_i_6_n_7 }));
  CARRY4 \ap_CS_fsm_reg[20]_i_3 
       (.CI(\ap_CS_fsm_reg[20]_i_7_n_7 ),
        .CO({\ap_CS_fsm_reg[20]_i_3_n_7 ,\ap_CS_fsm_reg[20]_i_3_n_8 ,\ap_CS_fsm_reg[20]_i_3_n_9 ,\ap_CS_fsm_reg[20]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[20]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[20]_i_8_n_7 ,\ap_CS_fsm[20]_i_9_n_7 ,\ap_CS_fsm[20]_i_10_n_7 ,\ap_CS_fsm[20]_i_11_n_7 }));
  CARRY4 \ap_CS_fsm_reg[20]_i_7 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[20]_i_7_n_7 ,\ap_CS_fsm_reg[20]_i_7_n_8 ,\ap_CS_fsm_reg[20]_i_7_n_9 ,\ap_CS_fsm_reg[20]_i_7_n_10 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[20]_i_7_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[20]_i_12_n_7 ,\ap_CS_fsm[20]_i_13_n_7 ,\ap_CS_fsm[20]_i_14_n_7 ,\ap_CS_fsm[20]_i_15_n_7 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[21]),
        .Q(ap_CS_fsm_pp3_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[22]),
        .Q(ap_CS_fsm_state42),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[22]_i_2 
       (.CI(\ap_CS_fsm_reg[22]_i_3_n_7 ),
        .CO({\NLW_ap_CS_fsm_reg[22]_i_2_CO_UNCONNECTED [3],ap_condition_pp3_exit_iter0_state26,\ap_CS_fsm_reg[22]_i_2_n_9 ,\ap_CS_fsm_reg[22]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[22]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[22]_i_4_n_7 ,\ap_CS_fsm[22]_i_5_n_7 ,\ap_CS_fsm[22]_i_6_n_7 }));
  CARRY4 \ap_CS_fsm_reg[22]_i_3 
       (.CI(\ap_CS_fsm_reg[22]_i_7_n_7 ),
        .CO({\ap_CS_fsm_reg[22]_i_3_n_7 ,\ap_CS_fsm_reg[22]_i_3_n_8 ,\ap_CS_fsm_reg[22]_i_3_n_9 ,\ap_CS_fsm_reg[22]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[22]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[22]_i_8_n_7 ,\ap_CS_fsm[22]_i_9_n_7 ,\ap_CS_fsm[22]_i_10_n_7 ,\ap_CS_fsm[22]_i_11_n_7 }));
  CARRY4 \ap_CS_fsm_reg[22]_i_7 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[22]_i_7_n_7 ,\ap_CS_fsm_reg[22]_i_7_n_8 ,\ap_CS_fsm_reg[22]_i_7_n_9 ,\ap_CS_fsm_reg[22]_i_7_n_10 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[22]_i_7_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[22]_i_12_n_7 ,\ap_CS_fsm[22]_i_13_n_7 ,\ap_CS_fsm[22]_i_14_n_7 ,\ap_CS_fsm[22]_i_15_n_7 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[23]),
        .Q(ap_CS_fsm_pp4_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[24]),
        .Q(ap_CS_fsm_state91),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state91),
        .Q(ap_CS_fsm_state92),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state92),
        .Q(\ap_CS_fsm_reg_n_7_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_7_[26] ),
        .Q(\ap_CS_fsm_reg_n_7_[27] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_7_[27] ),
        .Q(\ap_CS_fsm_reg_n_7_[28] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_7_[28] ),
        .Q(\ap_CS_fsm_reg_n_7_[29] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[2]),
        .Q(\ap_CS_fsm_reg_n_7_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_7_[29] ),
        .Q(\ap_CS_fsm_reg_n_7_[30] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_7_[30] ),
        .Q(\ap_CS_fsm_reg_n_7_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_7_[31] ),
        .Q(\ap_CS_fsm_reg_n_7_[32] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_7_[32] ),
        .Q(\ap_CS_fsm_reg_n_7_[33] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_7_[33] ),
        .Q(\ap_CS_fsm_reg_n_7_[34] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_7_[34] ),
        .Q(\ap_CS_fsm_reg_n_7_[35] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_7_[35] ),
        .Q(ap_CS_fsm_state103),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state103),
        .Q(ap_CS_fsm_state104),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[38]),
        .Q(ap_CS_fsm_pp5_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[39]),
        .Q(ap_CS_fsm_state107),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[39]_i_2 
       (.CI(\ap_CS_fsm_reg[39]_i_3_n_7 ),
        .CO({\NLW_ap_CS_fsm_reg[39]_i_2_CO_UNCONNECTED [3],ap_condition_pp5_exit_iter0_state105,\ap_CS_fsm_reg[39]_i_2_n_9 ,\ap_CS_fsm_reg[39]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[39]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[39]_i_4_n_7 ,\ap_CS_fsm[39]_i_5_n_7 ,\ap_CS_fsm[39]_i_6_n_7 }));
  CARRY4 \ap_CS_fsm_reg[39]_i_3 
       (.CI(\ap_CS_fsm_reg[39]_i_7_n_7 ),
        .CO({\ap_CS_fsm_reg[39]_i_3_n_7 ,\ap_CS_fsm_reg[39]_i_3_n_8 ,\ap_CS_fsm_reg[39]_i_3_n_9 ,\ap_CS_fsm_reg[39]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[39]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[39]_i_8_n_7 ,\ap_CS_fsm[39]_i_9_n_7 ,\ap_CS_fsm[39]_i_10_n_7 ,\ap_CS_fsm[39]_i_11_n_7 }));
  CARRY4 \ap_CS_fsm_reg[39]_i_7 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[39]_i_7_n_7 ,\ap_CS_fsm_reg[39]_i_7_n_8 ,\ap_CS_fsm_reg[39]_i_7_n_9 ,\ap_CS_fsm_reg[39]_i_7_n_10 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[39]_i_7_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[39]_i_12_n_7 ,\ap_CS_fsm[39]_i_13_n_7 ,\ap_CS_fsm[39]_i_14_n_7 ,\ap_CS_fsm[39]_i_15_n_7 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_7_[2] ),
        .Q(\ap_CS_fsm_reg_n_7_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[40]),
        .Q(ap_CS_fsm_pp6_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[41]),
        .Q(\ap_CS_fsm_reg_n_7_[41] ),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[41]_i_3 
       (.CI(\ap_CS_fsm_reg[41]_i_4_n_7 ),
        .CO({\NLW_ap_CS_fsm_reg[41]_i_3_CO_UNCONNECTED [3],ap_condition_pp6_exit_iter0_state108,\ap_CS_fsm_reg[41]_i_3_n_9 ,\ap_CS_fsm_reg[41]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[41]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[41]_i_5_n_7 ,\ap_CS_fsm[41]_i_6_n_7 ,\ap_CS_fsm[41]_i_7_n_7 }));
  CARRY4 \ap_CS_fsm_reg[41]_i_4 
       (.CI(\ap_CS_fsm_reg[41]_i_8_n_7 ),
        .CO({\ap_CS_fsm_reg[41]_i_4_n_7 ,\ap_CS_fsm_reg[41]_i_4_n_8 ,\ap_CS_fsm_reg[41]_i_4_n_9 ,\ap_CS_fsm_reg[41]_i_4_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[41]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[41]_i_9_n_7 ,\ap_CS_fsm[41]_i_10_n_7 ,\ap_CS_fsm[41]_i_11_n_7 ,\ap_CS_fsm[41]_i_12_n_7 }));
  CARRY4 \ap_CS_fsm_reg[41]_i_8 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[41]_i_8_n_7 ,\ap_CS_fsm_reg[41]_i_8_n_8 ,\ap_CS_fsm_reg[41]_i_8_n_9 ,\ap_CS_fsm_reg[41]_i_8_n_10 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[41]_i_8_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[41]_i_13_n_7 ,\ap_CS_fsm[41]_i_14_n_7 ,\ap_CS_fsm[41]_i_15_n_7 ,\ap_CS_fsm[41]_i_16_n_7 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_7_[41] ),
        .Q(\ap_CS_fsm_reg_n_7_[42] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_7_[42] ),
        .Q(\ap_CS_fsm_reg_n_7_[43] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_7_[43] ),
        .Q(\ap_CS_fsm_reg_n_7_[44] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[45]),
        .Q(ap_CS_fsm_state115),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_7_[3] ),
        .Q(\ap_CS_fsm_reg_n_7_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_7_[4] ),
        .Q(\ap_CS_fsm_reg_n_7_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_7_[5] ),
        .Q(\ap_CS_fsm_reg_n_7_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_7_[6] ),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[9]),
        .Q(\ap_CS_fsm_reg_n_7_[9] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_13),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_7),
        .Q(ap_enable_reg_pp0_iter1_reg_n_7),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_8),
        .Q(ap_enable_reg_pp0_iter2_reg_n_7),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA8A800A8)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_state19),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(icmp_ln36_fu_480_p2),
        .O(ap_enable_reg_pp1_iter0_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_7),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(icmp_ln36_fu_480_p2),
        .I1(ap_enable_reg_pp1_iter0),
        .O(ap_enable_reg_pp1_iter1_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_7),
        .Q(ap_enable_reg_pp1_iter1),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000AA80AA80AA80)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_state22),
        .I2(icmp_ln32_reg_738),
        .I3(ap_enable_reg_pp2_iter0),
        .I4(ap_CS_fsm_pp2_stage0),
        .I5(ap_condition_pp2_exit_iter0_state23),
        .O(ap_enable_reg_pp2_iter0_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter0_i_1_n_7),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp2_iter1_i_1
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_condition_pp2_exit_iter0_state23),
        .O(ap_enable_reg_pp2_iter1_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter1_i_1_n_7),
        .Q(ap_enable_reg_pp2_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT5 #(
    .INIT(32'h00A8A8A8)) 
    ap_enable_reg_pp3_iter0_i_1
       (.I0(ap_rst_n),
        .I1(clear),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(ap_condition_pp3_exit_iter0_state26),
        .O(ap_enable_reg_pp3_iter0_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter0_i_1_n_7),
        .Q(ap_enable_reg_pp3_iter0),
        .R(1'b0));
  (* srl_name = "inst/ap_enable_reg_pp3_iter12_reg_srl11___ap_enable_reg_pp4_iter25_reg_r" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp3_iter12_reg_srl11___ap_enable_reg_pp4_iter25_reg_r
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp3_iter1),
        .Q(ap_enable_reg_pp3_iter12_reg_srl11___ap_enable_reg_pp4_iter25_reg_r_n_7));
  FDRE ap_enable_reg_pp3_iter13_reg_ap_enable_reg_pp4_iter26_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter12_reg_srl11___ap_enable_reg_pp4_iter25_reg_r_n_7),
        .Q(ap_enable_reg_pp3_iter13_reg_ap_enable_reg_pp4_iter26_reg_r_n_7),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp3_iter13_reg_gate
       (.I0(ap_enable_reg_pp3_iter13_reg_ap_enable_reg_pp4_iter26_reg_r_n_7),
        .I1(ap_enable_reg_pp4_iter26_reg_r_n_7),
        .O(ap_enable_reg_pp3_iter13_reg_gate_n_7));
  FDRE ap_enable_reg_pp3_iter14_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter13_reg_gate_n_7),
        .Q(ap_enable_reg_pp3_iter14),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter15_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter14),
        .Q(ap_enable_reg_pp3_iter15),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ap_enable_reg_pp3_iter1_i_1
       (.I0(ap_condition_pp3_exit_iter0_state26),
        .I1(ap_enable_reg_pp3_iter0),
        .I2(ap_rst_n),
        .O(ap_enable_reg_pp3_iter1_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter1_i_1_n_7),
        .Q(ap_enable_reg_pp3_iter1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT5 #(
    .INIT(32'h00A8A8A8)) 
    ap_enable_reg_pp4_iter0_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_state42),
        .I2(ap_enable_reg_pp4_iter0),
        .I3(ap_CS_fsm_pp4_stage0),
        .I4(ap_condition_pp4_exit_iter0_state43),
        .O(ap_enable_reg_pp4_iter0_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp4_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter0_i_1_n_7),
        .Q(ap_enable_reg_pp4_iter0),
        .R(1'b0));
  (* srl_name = "inst/ap_enable_reg_pp4_iter12_reg_srl11___ap_enable_reg_pp4_iter25_reg_r" *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp4_iter12_reg_srl11___ap_enable_reg_pp4_iter25_reg_r
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp4_iter1),
        .Q(ap_enable_reg_pp4_iter12_reg_srl11___ap_enable_reg_pp4_iter25_reg_r_n_7));
  FDRE ap_enable_reg_pp4_iter13_reg_ap_enable_reg_pp4_iter26_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter12_reg_srl11___ap_enable_reg_pp4_iter25_reg_r_n_7),
        .Q(ap_enable_reg_pp4_iter13_reg_ap_enable_reg_pp4_iter26_reg_r_n_7),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp4_iter13_reg_gate
       (.I0(ap_enable_reg_pp4_iter13_reg_ap_enable_reg_pp4_iter26_reg_r_n_7),
        .I1(ap_enable_reg_pp4_iter26_reg_r_n_7),
        .O(ap_enable_reg_pp4_iter13_reg_gate_n_7));
  FDRE ap_enable_reg_pp4_iter14_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter13_reg_gate_n_7),
        .Q(ap_enable_reg_pp4_iter14),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter15_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(ap_enable_reg_pp4_iter15_reg_r_n_7),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter16_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter15_reg_r_n_7),
        .Q(ap_enable_reg_pp4_iter16_reg_r_n_7),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter17_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter16_reg_r_n_7),
        .Q(ap_enable_reg_pp4_iter17_reg_r_n_7),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter18_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter17_reg_r_n_7),
        .Q(ap_enable_reg_pp4_iter18_reg_r_n_7),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter19_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter18_reg_r_n_7),
        .Q(ap_enable_reg_pp4_iter19_reg_r_n_7),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ap_enable_reg_pp4_iter1_i_1
       (.I0(ap_condition_pp4_exit_iter0_state43),
        .I1(ap_enable_reg_pp4_iter0),
        .I2(ap_rst_n),
        .O(ap_enable_reg_pp4_iter1_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp4_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter1_i_1_n_7),
        .Q(ap_enable_reg_pp4_iter1),
        .R(1'b0));
  FDRE ap_enable_reg_pp4_iter20_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter19_reg_r_n_7),
        .Q(ap_enable_reg_pp4_iter20_reg_r_n_7),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter21_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter20_reg_r_n_7),
        .Q(ap_enable_reg_pp4_iter21_reg_r_n_7),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter22_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter21_reg_r_n_7),
        .Q(ap_enable_reg_pp4_iter22_reg_r_n_7),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter23_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter22_reg_r_n_7),
        .Q(ap_enable_reg_pp4_iter23_reg_r_n_7),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter24_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter23_reg_r_n_7),
        .Q(ap_enable_reg_pp4_iter24_reg_r_n_7),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter25_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter24_reg_r_n_7),
        .Q(ap_enable_reg_pp4_iter25_reg_r_n_7),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter26_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter25_reg_r_n_7),
        .Q(ap_enable_reg_pp4_iter26_reg_r_n_7),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter27_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter26_reg_r_n_7),
        .Q(ap_enable_reg_pp4_iter27_reg_r_n_7),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter28_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter27_reg_r_n_7),
        .Q(ap_enable_reg_pp4_iter28_reg_r_n_7),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter29_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter28_reg_r_n_7),
        .Q(ap_enable_reg_pp4_iter29_reg_r_n_7),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter30_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter29_reg_r_n_7),
        .Q(ap_enable_reg_pp4_iter30_reg_r_n_7),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter31_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter30_reg_r_n_7),
        .Q(ap_enable_reg_pp4_iter31_reg_r_n_7),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter32_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter31_reg_r_n_7),
        .Q(ap_enable_reg_pp4_iter32_reg_r_n_7),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter33_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter32_reg_r_n_7),
        .Q(ap_enable_reg_pp4_iter33_reg_r_n_7),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter34_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter33_reg_r_n_7),
        .Q(ap_enable_reg_pp4_iter34_reg_r_n_7),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter35_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter34_reg_r_n_7),
        .Q(ap_enable_reg_pp4_iter35_reg_r_n_7),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter36_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter35_reg_r_n_7),
        .Q(ap_enable_reg_pp4_iter36_reg_r_n_7),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter37_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter36_reg_r_n_7),
        .Q(ap_enable_reg_pp4_iter37_reg_r_n_7),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter38_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter37_reg_r_n_7),
        .Q(ap_enable_reg_pp4_iter38_reg_r_n_7),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter39_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter38_reg_r_n_7),
        .Q(ap_enable_reg_pp4_iter39_reg_r_n_7),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter40_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter39_reg_r_n_7),
        .Q(ap_enable_reg_pp4_iter40_reg_r_n_7),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter41_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter40_reg_r_n_7),
        .Q(ap_enable_reg_pp4_iter41_reg_r_n_7),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter42_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter41_reg_r_n_7),
        .Q(ap_enable_reg_pp4_iter42_reg_r_n_7),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter43_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter42_reg_r_n_7),
        .Q(ap_enable_reg_pp4_iter43_reg_r_n_7),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter44_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter43_reg_r_n_7),
        .Q(ap_enable_reg_pp4_iter44_reg_r_n_7),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/ap_enable_reg_pp4_iter44_reg_srl30___ap_enable_reg_pp4_iter44_reg_r" *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    ap_enable_reg_pp4_iter44_reg_srl30___ap_enable_reg_pp4_iter44_reg_r
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp4_iter14),
        .Q(ap_enable_reg_pp4_iter44_reg_srl30___ap_enable_reg_pp4_iter44_reg_r_n_7),
        .Q31(NLW_ap_enable_reg_pp4_iter44_reg_srl30___ap_enable_reg_pp4_iter44_reg_r_Q31_UNCONNECTED));
  FDRE ap_enable_reg_pp4_iter45_reg_ap_enable_reg_pp4_iter45_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter44_reg_srl30___ap_enable_reg_pp4_iter44_reg_r_n_7),
        .Q(ap_enable_reg_pp4_iter45_reg_ap_enable_reg_pp4_iter45_reg_r_n_7),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp4_iter45_reg_gate
       (.I0(ap_enable_reg_pp4_iter45_reg_ap_enable_reg_pp4_iter45_reg_r_n_7),
        .I1(ap_enable_reg_pp4_iter45_reg_r_n_7),
        .O(ap_enable_reg_pp4_iter45_reg_gate_n_7));
  FDRE ap_enable_reg_pp4_iter45_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter44_reg_r_n_7),
        .Q(ap_enable_reg_pp4_iter45_reg_r_n_7),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp4_iter46_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter45_reg_gate_n_7),
        .Q(ap_enable_reg_pp4_iter46),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp4_iter47_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter46),
        .Q(ap_enable_reg_pp4_iter47),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000AA80AA80AA80)) 
    ap_enable_reg_pp5_iter0_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_state104),
        .I2(icmp_ln32_reg_738),
        .I3(ap_enable_reg_pp5_iter0),
        .I4(ap_CS_fsm_pp5_stage0),
        .I5(ap_condition_pp5_exit_iter0_state105),
        .O(ap_enable_reg_pp5_iter0_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp5_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp5_iter0_i_1_n_7),
        .Q(ap_enable_reg_pp5_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp5_iter1_i_1
       (.I0(ap_enable_reg_pp5_iter0),
        .I1(ap_condition_pp5_exit_iter0_state105),
        .O(ap_enable_reg_pp5_iter1_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp5_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp5_iter1_i_1_n_7),
        .Q(ap_enable_reg_pp5_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp6_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_27),
        .Q(ap_enable_reg_pp6_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp6_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_9),
        .Q(ap_enable_reg_pp6_iter1_reg_n_7),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp6_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_10),
        .Q(ap_enable_reg_pp6_iter2_reg_n_7),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d0" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12800" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_ext_slice_begin = "50" *) 
  (* ram_ext_slice_end = "49" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "49" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0005000400040003000300020002000200010001000100010001000100000000),
    .INIT_04(256'h00250021001D001A001700140011000F000D000C000A00090008000700060005),
    .INIT_05(256'h011800F700DA00C000AA0096008400740067005B00500046003E00370030002B),
    .INIT_06(256'h08180725064E059004E9045503D3036002FA02A00251020C01CE01980168013D),
    .INIT_07(256'h3BD434CC2E98291E244920061C4218F01602136C11240F200D590BC70A65092C),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    buff0_reg_i_1
       (.ADDRARDADDR({1'b0,1'b0,tmp_46_reg_465_pp0_iter4_reg,tmp_46_reg_465_pp0_iter4_reg,tmp_46_reg_465_pp0_iter4_reg,tmp_reg_470_pp0_iter4_reg,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b0,tmp_46_reg_465_pp0_iter4_reg,tmp_46_reg_465_pp0_iter4_reg,tmp_46_reg_465_pp0_iter4_reg,tmp_reg_470_pp0_iter4_reg,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_buff0_reg_i_1_DOADO_UNCONNECTED[15:14],buff0_reg_i_1_n_9,buff0_reg_i_1_n_10,buff0_reg_i_1_n_11,buff0_reg_i_1_n_12,buff0_reg_i_1_n_13,buff0_reg_i_1_n_14,buff0_reg_i_1_n_15,buff0_reg_i_1_n_16,buff0_reg_i_1_n_17,buff0_reg_i_1_n_18,buff0_reg_i_1_n_19,buff0_reg_i_1_n_20,buff0_reg_i_1_n_21,buff0_reg_i_1_n_22}),
        .DOBDO(NLW_buff0_reg_i_1_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_buff0_reg_i_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_buff0_reg_i_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(ap_enable_reg_pp0_iter6),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12800" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "35" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h772253058DDE76F0C372211D48E796554A2CCAA2A532C735B8E34DAC92C338D0),
    .INITP_01(256'hEE3524F9382D7989561D24E53FA9550000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h67CF92BBD620BC83A70B0788E81FDE5B2234E50FA95540000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hA3376D209A297FCCFF4338ED48BB0A8BE5879DB42AEF94C7D289AF1EB0220000),
    .INIT_01(256'h2A852D0AA20E7213554B9DBC43E02DFBAB291C2FC497BF641333E20BB1ADC971),
    .INIT_02(256'h814B78E6A38213C8DBC6B7C1A460265C10D69D5DADE415BCCA99E26D45F902E2),
    .INIT_03(256'h51564E1C6471DD6311A0BAA77235B55DF2DF587C3A311081299E43D15F6E2B48),
    .INIT_04(256'h7E6E99F729AC8C1122A59667E45DE2385D893ED03A2695BE6F30AEAB8629F51C),
    .INIT_05(256'h6207D80057B207B0B099AD9518FC3B93F55645D76D887A138BB2DA548DFCF2A0),
    .INIT_06(256'h4CB60F6DC37772B62678F74FFA9AD592BA994A4E561CCB74F78B9AEC93CDD37C),
    .INIT_07(256'h3E3896CA5B436D77819699C34E80D2A84705025FFE17B995E6869722598FF82E),
    .INIT_08(256'h00620056004C0043003B0034002E00290024001F001C0018001500130011000F),
    .INIT_09(256'h02D70282023601F401B901850157012F010B00EC00D000B800A2008F007E006F),
    .INIT_0A(256'h15011289105B0E6F0CBD0B3E09EC08C107BA06D10604054F04AF042203A60338),
    .INIT_0B(256'h9B3688F978E16AAD5E245314495140B3391932632C78273E22A11E901AF817CD),
    .INIT_0C(256'h7AE0F41D7D2F143CB79D65E01DBEDE16A5E97455489521F9FFE7E1D5C74CAFE1),
    .INIT_0D(256'h1A533691C7CFC05013F0B7FAA2FCCC9F2D87BF357BEF5EA562E084B1C09D1394),
    .INIT_0E(256'h9945DB8C7E611C2E5B4BEC9C8A4EF6C3FB9B68DA1426D82093CD2A12814082AB),
    .INIT_0F(256'h5A89FBE791852CBF3724681DBBC16AC6E364C306D0C4F877466DE397122B2AAA),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0D0A0B820A2808F607E806FB0629056F04CC043B03BC034C02E8029102440200),
    .INIT_21(256'h605D550A4B0C423B3A7233942D85282B23731F491B9B185D158012F910BE0EC7),
    .INIT_22(256'hC80C74612A8BE962AFE17D21505928D305F2E72BCC01B4089EE18C357BBC6D32),
    .INIT_23(256'h8D5F2325018F2015772F0035B54B91448F8CAC1EE368324895F80C06924A26DB),
    .INIT_24(256'hDC930475451B5F741BD54921BBFE4E2ADDE44D6082536589E289E74063BC49EA),
    .INIT_25(256'h1D32431EE73F378A98B99FD60C95C448CD7D4C0E7DB6B70160A3F515FE8214EE),
    .INIT_26(256'h5D1C1A51520F90BDF75F0C1490195AC838E5CFCA83F662920DA5AA93D2AE8595),
    .INIT_27(256'h5A057BA980FB04F3506CFAC9B3F532BE4369F294D12F4E8625D1DCEF525E5891),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0001000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0008000700060005000500040003000300030002000200020001000100010001),
    .INIT_2E(256'h003D0035002F002A00250020001C0019001600130011000F000D000C000A0009),
    .INIT_2F(256'h01C3018E015F0136011200F100D500BC00A600920081007200640058004E0045),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    buff0_reg_i_2
       (.ADDRARDADDR({1'b0,1'b0,tmp_46_reg_465_pp0_iter4_reg,tmp_46_reg_465_pp0_iter4_reg,tmp_46_reg_465_pp0_iter4_reg,tmp_reg_470_pp0_iter4_reg,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b0,tmp_46_reg_465_pp0_iter4_reg,tmp_46_reg_465_pp0_iter4_reg,tmp_46_reg_465_pp0_iter4_reg,tmp_reg_470_pp0_iter4_reg,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({buff0_reg_i_2_n_7,buff0_reg_i_2_n_8,buff0_reg_i_2_n_9,buff0_reg_i_2_n_10,buff0_reg_i_2_n_11,buff0_reg_i_2_n_12,buff0_reg_i_2_n_13,buff0_reg_i_2_n_14,buff0_reg_i_2_n_15,buff0_reg_i_2_n_16,buff0_reg_i_2_n_17,buff0_reg_i_2_n_18,buff0_reg_i_2_n_19,buff0_reg_i_2_n_20,buff0_reg_i_2_n_21,buff0_reg_i_2_n_22}),
        .DOBDO({buff0_reg_i_2_n_23,buff0_reg_i_2_n_24,buff0_reg_i_2_n_25,buff0_reg_i_2_n_26,buff0_reg_i_2_n_27,buff0_reg_i_2_n_28,buff0_reg_i_2_n_29,buff0_reg_i_2_n_30,buff0_reg_i_2_n_31,buff0_reg_i_2_n_32,buff0_reg_i_2_n_33,buff0_reg_i_2_n_34,buff0_reg_i_2_n_35,buff0_reg_i_2_n_36,buff0_reg_i_2_n_37,buff0_reg_i_2_n_38}),
        .DOPADOP({buff0_reg_i_2_n_39,buff0_reg_i_2_n_40}),
        .DOPBDOP({buff0_reg_i_2_n_41,buff0_reg_i_2_n_42}),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(ap_enable_reg_pp0_iter6),
        .REGCEB(ap_enable_reg_pp0_iter6),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_control_s_axi control_s_axi_U
       (.D(ap_NS_fsm__0[1:0]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q({ap_CS_fsm_state115,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[1] (gmem_m_axi_U_n_33),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm[1]_i_3_n_7 ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm[1]_i_4_n_7 ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dim(dim),
        .dx(dx),
        .gmem_BVALID(gmem_BVALID),
        .icmp_ln32_reg_738(icmp_ln32_reg_738),
        .\int_ap_return_reg[15]_0 (loss_V_reg_872),
        .interrupt(interrupt),
        .p_41_in(p_41_in),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .x(x),
        .y(y));
  FDRE \dim_read_reg_706_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[0]),
        .Q(dim_read_reg_706[0]),
        .R(1'b0));
  FDRE \dim_read_reg_706_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[10]),
        .Q(dim_read_reg_706[10]),
        .R(1'b0));
  FDRE \dim_read_reg_706_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[11]),
        .Q(dim_read_reg_706[11]),
        .R(1'b0));
  FDRE \dim_read_reg_706_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[12]),
        .Q(dim_read_reg_706[12]),
        .R(1'b0));
  FDRE \dim_read_reg_706_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[13]),
        .Q(dim_read_reg_706[13]),
        .R(1'b0));
  FDRE \dim_read_reg_706_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[14]),
        .Q(dim_read_reg_706[14]),
        .R(1'b0));
  FDRE \dim_read_reg_706_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[15]),
        .Q(dim_read_reg_706[15]),
        .R(1'b0));
  FDRE \dim_read_reg_706_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[16]),
        .Q(dim_read_reg_706[16]),
        .R(1'b0));
  FDRE \dim_read_reg_706_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[17]),
        .Q(dim_read_reg_706[17]),
        .R(1'b0));
  FDRE \dim_read_reg_706_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[18]),
        .Q(dim_read_reg_706[18]),
        .R(1'b0));
  FDRE \dim_read_reg_706_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[19]),
        .Q(dim_read_reg_706[19]),
        .R(1'b0));
  FDRE \dim_read_reg_706_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[1]),
        .Q(dim_read_reg_706[1]),
        .R(1'b0));
  FDRE \dim_read_reg_706_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[20]),
        .Q(dim_read_reg_706[20]),
        .R(1'b0));
  FDRE \dim_read_reg_706_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[21]),
        .Q(dim_read_reg_706[21]),
        .R(1'b0));
  FDRE \dim_read_reg_706_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[22]),
        .Q(dim_read_reg_706[22]),
        .R(1'b0));
  FDRE \dim_read_reg_706_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[23]),
        .Q(dim_read_reg_706[23]),
        .R(1'b0));
  FDRE \dim_read_reg_706_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[24]),
        .Q(dim_read_reg_706[24]),
        .R(1'b0));
  FDRE \dim_read_reg_706_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[25]),
        .Q(dim_read_reg_706[25]),
        .R(1'b0));
  FDRE \dim_read_reg_706_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[26]),
        .Q(dim_read_reg_706[26]),
        .R(1'b0));
  FDRE \dim_read_reg_706_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[27]),
        .Q(dim_read_reg_706[27]),
        .R(1'b0));
  FDRE \dim_read_reg_706_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[28]),
        .Q(dim_read_reg_706[28]),
        .R(1'b0));
  FDRE \dim_read_reg_706_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[29]),
        .Q(dim_read_reg_706[29]),
        .R(1'b0));
  FDRE \dim_read_reg_706_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[2]),
        .Q(dim_read_reg_706[2]),
        .R(1'b0));
  FDRE \dim_read_reg_706_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[30]),
        .Q(dim_read_reg_706[30]),
        .R(1'b0));
  FDRE \dim_read_reg_706_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[31]),
        .Q(dim_read_reg_706[31]),
        .R(1'b0));
  FDRE \dim_read_reg_706_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[3]),
        .Q(dim_read_reg_706[3]),
        .R(1'b0));
  FDRE \dim_read_reg_706_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[4]),
        .Q(dim_read_reg_706[4]),
        .R(1'b0));
  FDRE \dim_read_reg_706_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[5]),
        .Q(dim_read_reg_706[5]),
        .R(1'b0));
  FDRE \dim_read_reg_706_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[6]),
        .Q(dim_read_reg_706[6]),
        .R(1'b0));
  FDRE \dim_read_reg_706_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[7]),
        .Q(dim_read_reg_706[7]),
        .R(1'b0));
  FDRE \dim_read_reg_706_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[8]),
        .Q(dim_read_reg_706[8]),
        .R(1'b0));
  FDRE \dim_read_reg_706_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dim[9]),
        .Q(dim_read_reg_706[9]),
        .R(1'b0));
  FDRE \dx_read_reg_727_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[10]),
        .Q(trunc_ln7_fu_662_p4[9]),
        .R(1'b0));
  FDRE \dx_read_reg_727_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[11]),
        .Q(trunc_ln7_fu_662_p4[10]),
        .R(1'b0));
  FDRE \dx_read_reg_727_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[12]),
        .Q(trunc_ln7_fu_662_p4[11]),
        .R(1'b0));
  FDRE \dx_read_reg_727_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[13]),
        .Q(trunc_ln7_fu_662_p4[12]),
        .R(1'b0));
  FDRE \dx_read_reg_727_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[14]),
        .Q(trunc_ln7_fu_662_p4[13]),
        .R(1'b0));
  FDRE \dx_read_reg_727_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[15]),
        .Q(trunc_ln7_fu_662_p4[14]),
        .R(1'b0));
  FDRE \dx_read_reg_727_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[16]),
        .Q(trunc_ln7_fu_662_p4[15]),
        .R(1'b0));
  FDRE \dx_read_reg_727_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[17]),
        .Q(trunc_ln7_fu_662_p4[16]),
        .R(1'b0));
  FDRE \dx_read_reg_727_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[18]),
        .Q(trunc_ln7_fu_662_p4[17]),
        .R(1'b0));
  FDRE \dx_read_reg_727_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[19]),
        .Q(trunc_ln7_fu_662_p4[18]),
        .R(1'b0));
  FDRE \dx_read_reg_727_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[1]),
        .Q(trunc_ln7_fu_662_p4[0]),
        .R(1'b0));
  FDRE \dx_read_reg_727_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[20]),
        .Q(trunc_ln7_fu_662_p4[19]),
        .R(1'b0));
  FDRE \dx_read_reg_727_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[21]),
        .Q(trunc_ln7_fu_662_p4[20]),
        .R(1'b0));
  FDRE \dx_read_reg_727_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[22]),
        .Q(trunc_ln7_fu_662_p4[21]),
        .R(1'b0));
  FDRE \dx_read_reg_727_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[23]),
        .Q(trunc_ln7_fu_662_p4[22]),
        .R(1'b0));
  FDRE \dx_read_reg_727_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[24]),
        .Q(trunc_ln7_fu_662_p4[23]),
        .R(1'b0));
  FDRE \dx_read_reg_727_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[25]),
        .Q(trunc_ln7_fu_662_p4[24]),
        .R(1'b0));
  FDRE \dx_read_reg_727_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[26]),
        .Q(trunc_ln7_fu_662_p4[25]),
        .R(1'b0));
  FDRE \dx_read_reg_727_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[27]),
        .Q(trunc_ln7_fu_662_p4[26]),
        .R(1'b0));
  FDRE \dx_read_reg_727_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[28]),
        .Q(trunc_ln7_fu_662_p4[27]),
        .R(1'b0));
  FDRE \dx_read_reg_727_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[29]),
        .Q(trunc_ln7_fu_662_p4[28]),
        .R(1'b0));
  FDRE \dx_read_reg_727_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[2]),
        .Q(trunc_ln7_fu_662_p4[1]),
        .R(1'b0));
  FDRE \dx_read_reg_727_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[30]),
        .Q(trunc_ln7_fu_662_p4[29]),
        .R(1'b0));
  FDRE \dx_read_reg_727_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[31]),
        .Q(trunc_ln7_fu_662_p4[30]),
        .R(1'b0));
  FDRE \dx_read_reg_727_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[3]),
        .Q(trunc_ln7_fu_662_p4[2]),
        .R(1'b0));
  FDRE \dx_read_reg_727_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[4]),
        .Q(trunc_ln7_fu_662_p4[3]),
        .R(1'b0));
  FDRE \dx_read_reg_727_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[5]),
        .Q(trunc_ln7_fu_662_p4[4]),
        .R(1'b0));
  FDRE \dx_read_reg_727_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[6]),
        .Q(trunc_ln7_fu_662_p4[5]),
        .R(1'b0));
  FDRE \dx_read_reg_727_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[7]),
        .Q(trunc_ln7_fu_662_p4[6]),
        .R(1'b0));
  FDRE \dx_read_reg_727_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[8]),
        .Q(trunc_ln7_fu_662_p4[7]),
        .R(1'b0));
  FDRE \dx_read_reg_727_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[9]),
        .Q(trunc_ln7_fu_662_p4[8]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_xbuf_V dxbuf_V_U
       (.E(dxbuf_V_ce0),
        .Q(dxbuf_V_addr_reg_876),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp5_iter1(ap_enable_reg_pp5_iter1),
        .ap_enable_reg_pp6_iter0(ap_enable_reg_pp6_iter0),
        .d0({d0,probs_V_U_n_10,probs_V_U_n_11,probs_V_U_n_12,probs_V_U_n_13,probs_V_U_n_14,probs_V_U_n_15,probs_V_U_n_16,probs_V_U_n_17,probs_V_U_n_18,probs_V_U_n_19,probs_V_U_n_20,probs_V_U_n_21,probs_V_U_n_22}),
        .i_6_reg_391_reg(i_6_reg_391_reg[3:0]),
        .icmp_ln59_reg_890(icmp_ln59_reg_890),
        .q0({dxbuf_V_U_n_7,dxbuf_V_U_n_8,dxbuf_V_U_n_9,dxbuf_V_U_n_10,dxbuf_V_U_n_11,dxbuf_V_U_n_12,dxbuf_V_U_n_13,dxbuf_V_U_n_14,dxbuf_V_U_n_15,dxbuf_V_U_n_16,dxbuf_V_U_n_17,dxbuf_V_U_n_18,dxbuf_V_U_n_19,dxbuf_V_U_n_20,dxbuf_V_U_n_21,dxbuf_V_U_n_22}),
        .\q0_reg[0] (i_5_cast5_cast_reg_894_reg),
        .ram_reg_0_15_0_0_i_2__2({ap_CS_fsm_pp6_stage0,ap_CS_fsm_pp5_stage0}));
  LUT2 #(
    .INIT(4'h8)) 
    \dxbuf_V_addr_reg_876[3]_i_1 
       (.I0(icmp_ln32_reg_738),
        .I1(ap_CS_fsm_state104),
        .O(ap_NS_fsm120_out));
  FDRE \dxbuf_V_addr_reg_876_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(\y_read_reg_720_reg_n_7_[0] ),
        .Q(dxbuf_V_addr_reg_876[0]),
        .R(1'b0));
  FDRE \dxbuf_V_addr_reg_876_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(\y_read_reg_720_reg_n_7_[1] ),
        .Q(dxbuf_V_addr_reg_876[1]),
        .R(1'b0));
  FDRE \dxbuf_V_addr_reg_876_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(\y_read_reg_720_reg_n_7_[2] ),
        .Q(dxbuf_V_addr_reg_876[2]),
        .R(1'b0));
  FDRE \dxbuf_V_addr_reg_876_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(\y_read_reg_720_reg_n_7_[3] ),
        .Q(dxbuf_V_addr_reg_876[3]),
        .R(1'b0));
  FDRE \dxbuf_V_load_reg_924_reg[0] 
       (.C(ap_clk),
        .CE(dxbuf_V_load_reg_9240),
        .D(dxbuf_V_U_n_22),
        .Q(dxbuf_V_load_reg_924[0]),
        .R(1'b0));
  FDRE \dxbuf_V_load_reg_924_reg[10] 
       (.C(ap_clk),
        .CE(dxbuf_V_load_reg_9240),
        .D(dxbuf_V_U_n_12),
        .Q(dxbuf_V_load_reg_924[10]),
        .R(1'b0));
  FDRE \dxbuf_V_load_reg_924_reg[11] 
       (.C(ap_clk),
        .CE(dxbuf_V_load_reg_9240),
        .D(dxbuf_V_U_n_11),
        .Q(dxbuf_V_load_reg_924[11]),
        .R(1'b0));
  FDRE \dxbuf_V_load_reg_924_reg[12] 
       (.C(ap_clk),
        .CE(dxbuf_V_load_reg_9240),
        .D(dxbuf_V_U_n_10),
        .Q(dxbuf_V_load_reg_924[12]),
        .R(1'b0));
  FDRE \dxbuf_V_load_reg_924_reg[13] 
       (.C(ap_clk),
        .CE(dxbuf_V_load_reg_9240),
        .D(dxbuf_V_U_n_9),
        .Q(dxbuf_V_load_reg_924[13]),
        .R(1'b0));
  FDRE \dxbuf_V_load_reg_924_reg[14] 
       (.C(ap_clk),
        .CE(dxbuf_V_load_reg_9240),
        .D(dxbuf_V_U_n_8),
        .Q(dxbuf_V_load_reg_924[14]),
        .R(1'b0));
  FDRE \dxbuf_V_load_reg_924_reg[15] 
       (.C(ap_clk),
        .CE(dxbuf_V_load_reg_9240),
        .D(dxbuf_V_U_n_7),
        .Q(dxbuf_V_load_reg_924[15]),
        .R(1'b0));
  FDRE \dxbuf_V_load_reg_924_reg[1] 
       (.C(ap_clk),
        .CE(dxbuf_V_load_reg_9240),
        .D(dxbuf_V_U_n_21),
        .Q(dxbuf_V_load_reg_924[1]),
        .R(1'b0));
  FDRE \dxbuf_V_load_reg_924_reg[2] 
       (.C(ap_clk),
        .CE(dxbuf_V_load_reg_9240),
        .D(dxbuf_V_U_n_20),
        .Q(dxbuf_V_load_reg_924[2]),
        .R(1'b0));
  FDRE \dxbuf_V_load_reg_924_reg[3] 
       (.C(ap_clk),
        .CE(dxbuf_V_load_reg_9240),
        .D(dxbuf_V_U_n_19),
        .Q(dxbuf_V_load_reg_924[3]),
        .R(1'b0));
  FDRE \dxbuf_V_load_reg_924_reg[4] 
       (.C(ap_clk),
        .CE(dxbuf_V_load_reg_9240),
        .D(dxbuf_V_U_n_18),
        .Q(dxbuf_V_load_reg_924[4]),
        .R(1'b0));
  FDRE \dxbuf_V_load_reg_924_reg[5] 
       (.C(ap_clk),
        .CE(dxbuf_V_load_reg_9240),
        .D(dxbuf_V_U_n_17),
        .Q(dxbuf_V_load_reg_924[5]),
        .R(1'b0));
  FDRE \dxbuf_V_load_reg_924_reg[6] 
       (.C(ap_clk),
        .CE(dxbuf_V_load_reg_9240),
        .D(dxbuf_V_U_n_16),
        .Q(dxbuf_V_load_reg_924[6]),
        .R(1'b0));
  FDRE \dxbuf_V_load_reg_924_reg[7] 
       (.C(ap_clk),
        .CE(dxbuf_V_load_reg_9240),
        .D(dxbuf_V_U_n_15),
        .Q(dxbuf_V_load_reg_924[7]),
        .R(1'b0));
  FDRE \dxbuf_V_load_reg_924_reg[8] 
       (.C(ap_clk),
        .CE(dxbuf_V_load_reg_9240),
        .D(dxbuf_V_U_n_14),
        .Q(dxbuf_V_load_reg_924[8]),
        .R(1'b0));
  FDRE \dxbuf_V_load_reg_924_reg[9] 
       (.C(ap_clk),
        .CE(dxbuf_V_load_reg_9240),
        .D(dxbuf_V_U_n_13),
        .Q(dxbuf_V_load_reg_924[9]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_766_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(gmem_RDATA[0]),
        .Q(gmem_addr_read_reg_766[0]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_766_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(gmem_RDATA[10]),
        .Q(gmem_addr_read_reg_766[10]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_766_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(gmem_RDATA[11]),
        .Q(gmem_addr_read_reg_766[11]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_766_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(gmem_RDATA[12]),
        .Q(gmem_addr_read_reg_766[12]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_766_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(gmem_RDATA[13]),
        .Q(gmem_addr_read_reg_766[13]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_766_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(gmem_RDATA[14]),
        .Q(gmem_addr_read_reg_766[14]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_766_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(gmem_RDATA[15]),
        .Q(gmem_addr_read_reg_766[15]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_766_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(gmem_RDATA[1]),
        .Q(gmem_addr_read_reg_766[1]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_766_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(gmem_RDATA[2]),
        .Q(gmem_addr_read_reg_766[2]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_766_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(gmem_RDATA[3]),
        .Q(gmem_addr_read_reg_766[3]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_766_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(gmem_RDATA[4]),
        .Q(gmem_addr_read_reg_766[4]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_766_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(gmem_RDATA[5]),
        .Q(gmem_addr_read_reg_766[5]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_766_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(gmem_RDATA[6]),
        .Q(gmem_addr_read_reg_766[6]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_766_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(gmem_RDATA[7]),
        .Q(gmem_addr_read_reg_766[7]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_766_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(gmem_RDATA[8]),
        .Q(gmem_addr_read_reg_766[8]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_766_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(gmem_RDATA[9]),
        .Q(gmem_addr_read_reg_766[9]),
        .R(1'b0));
  FDRE \gmem_addr_reg_732_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[1]),
        .Q(gmem_addr_reg_732[0]),
        .R(1'b0));
  FDRE \gmem_addr_reg_732_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[11]),
        .Q(gmem_addr_reg_732[10]),
        .R(1'b0));
  FDRE \gmem_addr_reg_732_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[12]),
        .Q(gmem_addr_reg_732[11]),
        .R(1'b0));
  FDRE \gmem_addr_reg_732_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[13]),
        .Q(gmem_addr_reg_732[12]),
        .R(1'b0));
  FDRE \gmem_addr_reg_732_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[14]),
        .Q(gmem_addr_reg_732[13]),
        .R(1'b0));
  FDRE \gmem_addr_reg_732_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[15]),
        .Q(gmem_addr_reg_732[14]),
        .R(1'b0));
  FDRE \gmem_addr_reg_732_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[16]),
        .Q(gmem_addr_reg_732[15]),
        .R(1'b0));
  FDRE \gmem_addr_reg_732_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[17]),
        .Q(gmem_addr_reg_732[16]),
        .R(1'b0));
  FDRE \gmem_addr_reg_732_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[18]),
        .Q(gmem_addr_reg_732[17]),
        .R(1'b0));
  FDRE \gmem_addr_reg_732_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[19]),
        .Q(gmem_addr_reg_732[18]),
        .R(1'b0));
  FDRE \gmem_addr_reg_732_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[20]),
        .Q(gmem_addr_reg_732[19]),
        .R(1'b0));
  FDRE \gmem_addr_reg_732_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[2]),
        .Q(gmem_addr_reg_732[1]),
        .R(1'b0));
  FDRE \gmem_addr_reg_732_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[21]),
        .Q(gmem_addr_reg_732[20]),
        .R(1'b0));
  FDRE \gmem_addr_reg_732_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[22]),
        .Q(gmem_addr_reg_732[21]),
        .R(1'b0));
  FDRE \gmem_addr_reg_732_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[23]),
        .Q(gmem_addr_reg_732[22]),
        .R(1'b0));
  FDRE \gmem_addr_reg_732_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[24]),
        .Q(gmem_addr_reg_732[23]),
        .R(1'b0));
  FDRE \gmem_addr_reg_732_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[25]),
        .Q(gmem_addr_reg_732[24]),
        .R(1'b0));
  FDRE \gmem_addr_reg_732_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[26]),
        .Q(gmem_addr_reg_732[25]),
        .R(1'b0));
  FDRE \gmem_addr_reg_732_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[27]),
        .Q(gmem_addr_reg_732[26]),
        .R(1'b0));
  FDRE \gmem_addr_reg_732_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[28]),
        .Q(gmem_addr_reg_732[27]),
        .R(1'b0));
  FDRE \gmem_addr_reg_732_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[29]),
        .Q(gmem_addr_reg_732[28]),
        .R(1'b0));
  FDRE \gmem_addr_reg_732_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[30]),
        .Q(gmem_addr_reg_732[29]),
        .R(1'b0));
  FDRE \gmem_addr_reg_732_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[3]),
        .Q(gmem_addr_reg_732[2]),
        .R(1'b0));
  FDRE \gmem_addr_reg_732_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[31]),
        .Q(gmem_addr_reg_732[30]),
        .R(1'b0));
  FDRE \gmem_addr_reg_732_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[4]),
        .Q(gmem_addr_reg_732[3]),
        .R(1'b0));
  FDRE \gmem_addr_reg_732_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[5]),
        .Q(gmem_addr_reg_732[4]),
        .R(1'b0));
  FDRE \gmem_addr_reg_732_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[6]),
        .Q(gmem_addr_reg_732[5]),
        .R(1'b0));
  FDRE \gmem_addr_reg_732_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[7]),
        .Q(gmem_addr_reg_732[6]),
        .R(1'b0));
  FDRE \gmem_addr_reg_732_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[8]),
        .Q(gmem_addr_reg_732[7]),
        .R(1'b0));
  FDRE \gmem_addr_reg_732_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[9]),
        .Q(gmem_addr_reg_732[8]),
        .R(1'b0));
  FDRE \gmem_addr_reg_732_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[10]),
        .Q(gmem_addr_reg_732[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_gmem_m_axi gmem_m_axi_U
       (.ARLEN(\^m_axi_gmem_ARLEN ),
        .AWLEN(\^m_axi_gmem_AWLEN ),
        .CO(ap_condition_pp0_exit_iter0_state16),
        .D({ap_NS_fsm__0[45],ap_NS_fsm__0[41:39],ap_NS_fsm__0[16],ap_NS_fsm__0[9:8],ap_NS_fsm__0[2]}),
        .E(I_RREADY1),
        .I_RDATA(gmem_RDATA),
        .Q({ap_CS_fsm_state115,\ap_CS_fsm_reg_n_7_[44] ,ap_CS_fsm_pp6_stage0,ap_CS_fsm_state107,ap_CS_fsm_pp5_stage0,ap_CS_fsm_state104,ap_CS_fsm_pp2_stage0,ap_CS_fsm_pp1_stage0,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state15,ap_CS_fsm_state9,ap_CS_fsm_state8,\ap_CS_fsm_reg_n_7_[3] ,\ap_CS_fsm_reg_n_7_[2] ,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[15] (trunc_ln33_reg_7610),
        .\ap_CS_fsm_reg[15]_0 (icmp_ln32_1_reg_7570),
        .\ap_CS_fsm_reg[16] (\ap_CS_fsm[16]_i_2_n_7 ),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm[1]_i_5_n_7 ),
        .\ap_CS_fsm_reg[39] (gmem_AWVALID),
        .\ap_CS_fsm_reg[39]_0 (ap_condition_pp5_exit_iter0_state105),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_7),
        .ap_enable_reg_pp0_iter1_reg_0(\icmp_ln32_1_reg_757_reg_n_7_[0] ),
        .ap_enable_reg_pp0_iter2_reg(xbuf_V_ce0),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg_n_7),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp5_iter0(ap_enable_reg_pp5_iter0),
        .ap_enable_reg_pp5_iter1(ap_enable_reg_pp5_iter1),
        .ap_enable_reg_pp6_iter0(ap_enable_reg_pp6_iter0),
        .ap_enable_reg_pp6_iter0_reg(dxbuf_V_ce0),
        .ap_enable_reg_pp6_iter0_reg_0(ap_condition_pp6_exit_iter0_state108),
        .ap_enable_reg_pp6_iter1_reg(ap_enable_reg_pp6_iter1_reg_n_7),
        .ap_enable_reg_pp6_iter2_reg(gmem_m_axi_U_n_40),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(gmem_m_axi_U_n_7),
        .ap_rst_n_1(gmem_m_axi_U_n_8),
        .ap_rst_n_2(gmem_m_axi_U_n_9),
        .ap_rst_n_3(gmem_m_axi_U_n_10),
        .ap_rst_n_4(gmem_m_axi_U_n_13),
        .ap_rst_n_5(gmem_m_axi_U_n_27),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem_ARVALID),
        .\data_p2_reg[30] (trunc_ln7_fu_662_p4),
        .\data_p2_reg[30]_0 (gmem_addr_reg_732),
        .\data_p2_reg[63] (dim_read_reg_706),
        .full_n_reg(m_axi_gmem_RREADY),
        .full_n_reg_0(m_axi_gmem_BREADY),
        .full_n_reg_1(ap_enable_reg_pp6_iter2_reg_n_7),
        .gmem_BVALID(gmem_BVALID),
        .i_6_reg_3910(i_6_reg_3910),
        .i_reg_3030(i_reg_3030),
        .icmp_ln32_1_reg_757_pp0_iter1_reg(icmp_ln32_1_reg_757_pp0_iter1_reg),
        .icmp_ln32_reg_738(icmp_ln32_reg_738),
        .icmp_ln67_reg_915(icmp_ln67_reg_915),
        .icmp_ln67_reg_915_pp6_iter1_reg(icmp_ln67_reg_915_pp6_iter1_reg),
        .\icmp_ln67_reg_915_reg[0] (dxbuf_V_load_reg_9240),
        .\icmp_ln67_reg_915_reg[0]_0 (gmem_m_axi_U_n_39),
        .m_axi_gmem_ARADDR(\^m_axi_gmem_ARADDR ),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_AWADDR(\^m_axi_gmem_AWADDR ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .mem_reg({m_axi_gmem_RLAST,m_axi_gmem_RDATA}),
        .p_0_in__0(p_0_in__0),
        .p_41_in(p_41_in),
        .\q_tmp_reg[15] (dxbuf_V_load_reg_924),
        .s_ready_t_reg(gmem_m_axi_U_n_33));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_exp_16_3_s grp_exp_16_3_s_fu_402
       (.ADDRARDADDR({tmp_46_reg_465_pp0_iter4_reg,tmp_reg_470_pp0_iter4_reg}),
        .D({p_0_out[29],p_0_out[13:12],p_0_out[3]}),
        .Q(log_probs_V_q0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_enable_reg_pp0_iter6_reg_0(ap_enable_reg_pp4_iter19_reg_r_n_7),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_exp_16_3_s_fu_402_ap_start_reg(grp_exp_16_3_s_fu_402_ap_start_reg),
        .out({buff0_reg_i_1_n_9,buff0_reg_i_1_n_10,buff0_reg_i_1_n_11,buff0_reg_i_1_n_12,buff0_reg_i_1_n_13,buff0_reg_i_1_n_14,buff0_reg_i_1_n_15,buff0_reg_i_1_n_16,buff0_reg_i_1_n_17,buff0_reg_i_1_n_18,buff0_reg_i_1_n_19,buff0_reg_i_1_n_20,buff0_reg_i_1_n_21,buff0_reg_i_1_n_22,buff0_reg_i_2_n_41,buff0_reg_i_2_n_42,buff0_reg_i_2_n_23,buff0_reg_i_2_n_24,buff0_reg_i_2_n_25,buff0_reg_i_2_n_26,buff0_reg_i_2_n_27,buff0_reg_i_2_n_28,buff0_reg_i_2_n_29,buff0_reg_i_2_n_30,buff0_reg_i_2_n_31,buff0_reg_i_2_n_32,buff0_reg_i_2_n_33,buff0_reg_i_2_n_34,buff0_reg_i_2_n_35,buff0_reg_i_2_n_36,buff0_reg_i_2_n_37,buff0_reg_i_2_n_38,buff0_reg_i_2_n_39,buff0_reg_i_2_n_40,buff0_reg_i_2_n_7,buff0_reg_i_2_n_8,buff0_reg_i_2_n_9,buff0_reg_i_2_n_10,buff0_reg_i_2_n_11,buff0_reg_i_2_n_12,buff0_reg_i_2_n_13,buff0_reg_i_2_n_14,buff0_reg_i_2_n_15,buff0_reg_i_2_n_16,buff0_reg_i_2_n_17,buff0_reg_i_2_n_18,buff0_reg_i_2_n_19,buff0_reg_i_2_n_20,buff0_reg_i_2_n_21,buff0_reg_i_2_n_22}),
        .y_l_V_fu_346_p2(y_l_V_fu_346_p2));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    grp_exp_16_3_s_fu_402_ap_start_reg_i_1
       (.I0(ap_CS_fsm_pp3_stage0),
        .I1(ap_enable_reg_pp3_iter0),
        .I2(ap_condition_pp3_exit_iter0_state26),
        .I3(ap_CS_fsm_pp4_stage0),
        .I4(ap_enable_reg_pp4_iter0),
        .I5(ap_condition_pp4_exit_iter0_state43),
        .O(grp_exp_16_3_s_fu_402_ap_start_reg_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    grp_exp_16_3_s_fu_402_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_exp_16_3_s_fu_402_ap_start_reg_i_1_n_7),
        .Q(grp_exp_16_3_s_fu_402_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_log_16_3_s grp_log_16_3_s_fu_414
       (.Q(ap_CS_fsm_state103),
        .\add_ln703_3_reg_1904_reg[22]_0 (log_base_V_fu_1663_p2),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter10_r_V_5_reg_391_reg[15]_0 (grp_log_16_3_s_fu_414_n_7),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_log_16_3_s_fu_414_ap_start_reg(grp_log_16_3_s_fu_414_ap_start_reg),
        .\icmp_ln1497_reg_1700_pp0_iter9_reg_reg[0]_0 (grp_log_16_3_s_fu_414_n_23),
        .\icmp_ln1497_reg_1700_reg[0]_0 (x_V_2_reg_862),
        .op2_V_1_reg_867(op2_V_1_reg_867[15]));
  FDRE #(
    .INIT(1'b0)) 
    grp_log_16_3_s_fu_414_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state92),
        .Q(grp_log_16_3_s_fu_414_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7F00)) 
    \i_1_reg_314[0]_i_1 
       (.I0(icmp_ln36_fu_480_p2),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_CS_fsm_state19),
        .O(i_1_reg_314));
  LUT3 #(
    .INIT(8'h80)) 
    \i_1_reg_314[0]_i_2 
       (.I0(icmp_ln36_fu_480_p2),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(i_1_reg_3140));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_reg_314[0]_i_4 
       (.I0(i_1_reg_314_reg[0]),
        .O(\i_1_reg_314[0]_i_4_n_7 ));
  FDSE \i_1_reg_314_reg[0] 
       (.C(ap_clk),
        .CE(i_1_reg_3140),
        .D(\i_1_reg_314_reg[0]_i_3_n_14 ),
        .Q(i_1_reg_314_reg[0]),
        .S(i_1_reg_314));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_1_reg_314_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_1_reg_314_reg[0]_i_3_n_7 ,\i_1_reg_314_reg[0]_i_3_n_8 ,\i_1_reg_314_reg[0]_i_3_n_9 ,\i_1_reg_314_reg[0]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_1_reg_314_reg[0]_i_3_n_11 ,\i_1_reg_314_reg[0]_i_3_n_12 ,\i_1_reg_314_reg[0]_i_3_n_13 ,\i_1_reg_314_reg[0]_i_3_n_14 }),
        .S({i_1_reg_314_reg[3:1],\i_1_reg_314[0]_i_4_n_7 }));
  FDRE \i_1_reg_314_reg[10] 
       (.C(ap_clk),
        .CE(i_1_reg_3140),
        .D(\i_1_reg_314_reg[8]_i_1_n_12 ),
        .Q(i_1_reg_314_reg[10]),
        .R(i_1_reg_314));
  FDRE \i_1_reg_314_reg[11] 
       (.C(ap_clk),
        .CE(i_1_reg_3140),
        .D(\i_1_reg_314_reg[8]_i_1_n_11 ),
        .Q(i_1_reg_314_reg[11]),
        .R(i_1_reg_314));
  FDRE \i_1_reg_314_reg[12] 
       (.C(ap_clk),
        .CE(i_1_reg_3140),
        .D(\i_1_reg_314_reg[12]_i_1_n_14 ),
        .Q(i_1_reg_314_reg[12]),
        .R(i_1_reg_314));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_1_reg_314_reg[12]_i_1 
       (.CI(\i_1_reg_314_reg[8]_i_1_n_7 ),
        .CO({\i_1_reg_314_reg[12]_i_1_n_7 ,\i_1_reg_314_reg[12]_i_1_n_8 ,\i_1_reg_314_reg[12]_i_1_n_9 ,\i_1_reg_314_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_1_reg_314_reg[12]_i_1_n_11 ,\i_1_reg_314_reg[12]_i_1_n_12 ,\i_1_reg_314_reg[12]_i_1_n_13 ,\i_1_reg_314_reg[12]_i_1_n_14 }),
        .S(i_1_reg_314_reg[15:12]));
  FDRE \i_1_reg_314_reg[13] 
       (.C(ap_clk),
        .CE(i_1_reg_3140),
        .D(\i_1_reg_314_reg[12]_i_1_n_13 ),
        .Q(i_1_reg_314_reg[13]),
        .R(i_1_reg_314));
  FDRE \i_1_reg_314_reg[14] 
       (.C(ap_clk),
        .CE(i_1_reg_3140),
        .D(\i_1_reg_314_reg[12]_i_1_n_12 ),
        .Q(i_1_reg_314_reg[14]),
        .R(i_1_reg_314));
  FDRE \i_1_reg_314_reg[15] 
       (.C(ap_clk),
        .CE(i_1_reg_3140),
        .D(\i_1_reg_314_reg[12]_i_1_n_11 ),
        .Q(i_1_reg_314_reg[15]),
        .R(i_1_reg_314));
  FDRE \i_1_reg_314_reg[16] 
       (.C(ap_clk),
        .CE(i_1_reg_3140),
        .D(\i_1_reg_314_reg[16]_i_1_n_14 ),
        .Q(i_1_reg_314_reg[16]),
        .R(i_1_reg_314));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_1_reg_314_reg[16]_i_1 
       (.CI(\i_1_reg_314_reg[12]_i_1_n_7 ),
        .CO({\i_1_reg_314_reg[16]_i_1_n_7 ,\i_1_reg_314_reg[16]_i_1_n_8 ,\i_1_reg_314_reg[16]_i_1_n_9 ,\i_1_reg_314_reg[16]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_1_reg_314_reg[16]_i_1_n_11 ,\i_1_reg_314_reg[16]_i_1_n_12 ,\i_1_reg_314_reg[16]_i_1_n_13 ,\i_1_reg_314_reg[16]_i_1_n_14 }),
        .S(i_1_reg_314_reg[19:16]));
  FDRE \i_1_reg_314_reg[17] 
       (.C(ap_clk),
        .CE(i_1_reg_3140),
        .D(\i_1_reg_314_reg[16]_i_1_n_13 ),
        .Q(i_1_reg_314_reg[17]),
        .R(i_1_reg_314));
  FDRE \i_1_reg_314_reg[18] 
       (.C(ap_clk),
        .CE(i_1_reg_3140),
        .D(\i_1_reg_314_reg[16]_i_1_n_12 ),
        .Q(i_1_reg_314_reg[18]),
        .R(i_1_reg_314));
  FDRE \i_1_reg_314_reg[19] 
       (.C(ap_clk),
        .CE(i_1_reg_3140),
        .D(\i_1_reg_314_reg[16]_i_1_n_11 ),
        .Q(i_1_reg_314_reg[19]),
        .R(i_1_reg_314));
  FDRE \i_1_reg_314_reg[1] 
       (.C(ap_clk),
        .CE(i_1_reg_3140),
        .D(\i_1_reg_314_reg[0]_i_3_n_13 ),
        .Q(i_1_reg_314_reg[1]),
        .R(i_1_reg_314));
  FDRE \i_1_reg_314_reg[20] 
       (.C(ap_clk),
        .CE(i_1_reg_3140),
        .D(\i_1_reg_314_reg[20]_i_1_n_14 ),
        .Q(i_1_reg_314_reg[20]),
        .R(i_1_reg_314));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_1_reg_314_reg[20]_i_1 
       (.CI(\i_1_reg_314_reg[16]_i_1_n_7 ),
        .CO({\i_1_reg_314_reg[20]_i_1_n_7 ,\i_1_reg_314_reg[20]_i_1_n_8 ,\i_1_reg_314_reg[20]_i_1_n_9 ,\i_1_reg_314_reg[20]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_1_reg_314_reg[20]_i_1_n_11 ,\i_1_reg_314_reg[20]_i_1_n_12 ,\i_1_reg_314_reg[20]_i_1_n_13 ,\i_1_reg_314_reg[20]_i_1_n_14 }),
        .S(i_1_reg_314_reg[23:20]));
  FDRE \i_1_reg_314_reg[21] 
       (.C(ap_clk),
        .CE(i_1_reg_3140),
        .D(\i_1_reg_314_reg[20]_i_1_n_13 ),
        .Q(i_1_reg_314_reg[21]),
        .R(i_1_reg_314));
  FDRE \i_1_reg_314_reg[22] 
       (.C(ap_clk),
        .CE(i_1_reg_3140),
        .D(\i_1_reg_314_reg[20]_i_1_n_12 ),
        .Q(i_1_reg_314_reg[22]),
        .R(i_1_reg_314));
  FDRE \i_1_reg_314_reg[23] 
       (.C(ap_clk),
        .CE(i_1_reg_3140),
        .D(\i_1_reg_314_reg[20]_i_1_n_11 ),
        .Q(i_1_reg_314_reg[23]),
        .R(i_1_reg_314));
  FDRE \i_1_reg_314_reg[24] 
       (.C(ap_clk),
        .CE(i_1_reg_3140),
        .D(\i_1_reg_314_reg[24]_i_1_n_14 ),
        .Q(i_1_reg_314_reg[24]),
        .R(i_1_reg_314));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_1_reg_314_reg[24]_i_1 
       (.CI(\i_1_reg_314_reg[20]_i_1_n_7 ),
        .CO({\i_1_reg_314_reg[24]_i_1_n_7 ,\i_1_reg_314_reg[24]_i_1_n_8 ,\i_1_reg_314_reg[24]_i_1_n_9 ,\i_1_reg_314_reg[24]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_1_reg_314_reg[24]_i_1_n_11 ,\i_1_reg_314_reg[24]_i_1_n_12 ,\i_1_reg_314_reg[24]_i_1_n_13 ,\i_1_reg_314_reg[24]_i_1_n_14 }),
        .S(i_1_reg_314_reg[27:24]));
  FDRE \i_1_reg_314_reg[25] 
       (.C(ap_clk),
        .CE(i_1_reg_3140),
        .D(\i_1_reg_314_reg[24]_i_1_n_13 ),
        .Q(i_1_reg_314_reg[25]),
        .R(i_1_reg_314));
  FDRE \i_1_reg_314_reg[26] 
       (.C(ap_clk),
        .CE(i_1_reg_3140),
        .D(\i_1_reg_314_reg[24]_i_1_n_12 ),
        .Q(i_1_reg_314_reg[26]),
        .R(i_1_reg_314));
  FDRE \i_1_reg_314_reg[27] 
       (.C(ap_clk),
        .CE(i_1_reg_3140),
        .D(\i_1_reg_314_reg[24]_i_1_n_11 ),
        .Q(i_1_reg_314_reg[27]),
        .R(i_1_reg_314));
  FDRE \i_1_reg_314_reg[28] 
       (.C(ap_clk),
        .CE(i_1_reg_3140),
        .D(\i_1_reg_314_reg[28]_i_1_n_14 ),
        .Q(i_1_reg_314_reg[28]),
        .R(i_1_reg_314));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_1_reg_314_reg[28]_i_1 
       (.CI(\i_1_reg_314_reg[24]_i_1_n_7 ),
        .CO({\NLW_i_1_reg_314_reg[28]_i_1_CO_UNCONNECTED [3:2],\i_1_reg_314_reg[28]_i_1_n_9 ,\i_1_reg_314_reg[28]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_1_reg_314_reg[28]_i_1_O_UNCONNECTED [3],\i_1_reg_314_reg[28]_i_1_n_12 ,\i_1_reg_314_reg[28]_i_1_n_13 ,\i_1_reg_314_reg[28]_i_1_n_14 }),
        .S({1'b0,i_1_reg_314_reg[30:28]}));
  FDRE \i_1_reg_314_reg[29] 
       (.C(ap_clk),
        .CE(i_1_reg_3140),
        .D(\i_1_reg_314_reg[28]_i_1_n_13 ),
        .Q(i_1_reg_314_reg[29]),
        .R(i_1_reg_314));
  FDRE \i_1_reg_314_reg[2] 
       (.C(ap_clk),
        .CE(i_1_reg_3140),
        .D(\i_1_reg_314_reg[0]_i_3_n_12 ),
        .Q(i_1_reg_314_reg[2]),
        .R(i_1_reg_314));
  FDRE \i_1_reg_314_reg[30] 
       (.C(ap_clk),
        .CE(i_1_reg_3140),
        .D(\i_1_reg_314_reg[28]_i_1_n_12 ),
        .Q(i_1_reg_314_reg[30]),
        .R(i_1_reg_314));
  FDRE \i_1_reg_314_reg[3] 
       (.C(ap_clk),
        .CE(i_1_reg_3140),
        .D(\i_1_reg_314_reg[0]_i_3_n_11 ),
        .Q(i_1_reg_314_reg[3]),
        .R(i_1_reg_314));
  FDRE \i_1_reg_314_reg[4] 
       (.C(ap_clk),
        .CE(i_1_reg_3140),
        .D(\i_1_reg_314_reg[4]_i_1_n_14 ),
        .Q(i_1_reg_314_reg[4]),
        .R(i_1_reg_314));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_1_reg_314_reg[4]_i_1 
       (.CI(\i_1_reg_314_reg[0]_i_3_n_7 ),
        .CO({\i_1_reg_314_reg[4]_i_1_n_7 ,\i_1_reg_314_reg[4]_i_1_n_8 ,\i_1_reg_314_reg[4]_i_1_n_9 ,\i_1_reg_314_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_1_reg_314_reg[4]_i_1_n_11 ,\i_1_reg_314_reg[4]_i_1_n_12 ,\i_1_reg_314_reg[4]_i_1_n_13 ,\i_1_reg_314_reg[4]_i_1_n_14 }),
        .S(i_1_reg_314_reg[7:4]));
  FDRE \i_1_reg_314_reg[5] 
       (.C(ap_clk),
        .CE(i_1_reg_3140),
        .D(\i_1_reg_314_reg[4]_i_1_n_13 ),
        .Q(i_1_reg_314_reg[5]),
        .R(i_1_reg_314));
  FDRE \i_1_reg_314_reg[6] 
       (.C(ap_clk),
        .CE(i_1_reg_3140),
        .D(\i_1_reg_314_reg[4]_i_1_n_12 ),
        .Q(i_1_reg_314_reg[6]),
        .R(i_1_reg_314));
  FDRE \i_1_reg_314_reg[7] 
       (.C(ap_clk),
        .CE(i_1_reg_3140),
        .D(\i_1_reg_314_reg[4]_i_1_n_11 ),
        .Q(i_1_reg_314_reg[7]),
        .R(i_1_reg_314));
  FDRE \i_1_reg_314_reg[8] 
       (.C(ap_clk),
        .CE(i_1_reg_3140),
        .D(\i_1_reg_314_reg[8]_i_1_n_14 ),
        .Q(i_1_reg_314_reg[8]),
        .R(i_1_reg_314));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_1_reg_314_reg[8]_i_1 
       (.CI(\i_1_reg_314_reg[4]_i_1_n_7 ),
        .CO({\i_1_reg_314_reg[8]_i_1_n_7 ,\i_1_reg_314_reg[8]_i_1_n_8 ,\i_1_reg_314_reg[8]_i_1_n_9 ,\i_1_reg_314_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_1_reg_314_reg[8]_i_1_n_11 ,\i_1_reg_314_reg[8]_i_1_n_12 ,\i_1_reg_314_reg[8]_i_1_n_13 ,\i_1_reg_314_reg[8]_i_1_n_14 }),
        .S(i_1_reg_314_reg[11:8]));
  FDRE \i_1_reg_314_reg[9] 
       (.C(ap_clk),
        .CE(i_1_reg_3140),
        .D(\i_1_reg_314_reg[8]_i_1_n_13 ),
        .Q(i_1_reg_314_reg[9]),
        .R(i_1_reg_314));
  LUT2 #(
    .INIT(4'h8)) 
    \i_2_reg_335[0]_i_1 
       (.I0(icmp_ln32_reg_738),
        .I1(ap_CS_fsm_state22),
        .O(ap_NS_fsm128_out));
  LUT3 #(
    .INIT(8'h08)) 
    \i_2_reg_335[0]_i_2 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(ap_condition_pp2_exit_iter0_state23),
        .O(i_2_reg_3350));
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_335[0]_i_4 
       (.I0(i_2_reg_335_reg[0]),
        .O(\i_2_reg_335[0]_i_4_n_7 ));
  FDRE \i_2_reg_335_reg[0] 
       (.C(ap_clk),
        .CE(i_2_reg_3350),
        .D(\i_2_reg_335_reg[0]_i_3_n_14 ),
        .Q(i_2_reg_335_reg[0]),
        .R(ap_NS_fsm128_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_2_reg_335_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_2_reg_335_reg[0]_i_3_n_7 ,\i_2_reg_335_reg[0]_i_3_n_8 ,\i_2_reg_335_reg[0]_i_3_n_9 ,\i_2_reg_335_reg[0]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_2_reg_335_reg[0]_i_3_n_11 ,\i_2_reg_335_reg[0]_i_3_n_12 ,\i_2_reg_335_reg[0]_i_3_n_13 ,\i_2_reg_335_reg[0]_i_3_n_14 }),
        .S({i_2_reg_335_reg[3:1],\i_2_reg_335[0]_i_4_n_7 }));
  FDRE \i_2_reg_335_reg[10] 
       (.C(ap_clk),
        .CE(i_2_reg_3350),
        .D(\i_2_reg_335_reg[8]_i_1_n_12 ),
        .Q(i_2_reg_335_reg__0[10]),
        .R(ap_NS_fsm128_out));
  FDRE \i_2_reg_335_reg[11] 
       (.C(ap_clk),
        .CE(i_2_reg_3350),
        .D(\i_2_reg_335_reg[8]_i_1_n_11 ),
        .Q(i_2_reg_335_reg__0[11]),
        .R(ap_NS_fsm128_out));
  FDRE \i_2_reg_335_reg[12] 
       (.C(ap_clk),
        .CE(i_2_reg_3350),
        .D(\i_2_reg_335_reg[12]_i_1_n_14 ),
        .Q(i_2_reg_335_reg__0[12]),
        .R(ap_NS_fsm128_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_2_reg_335_reg[12]_i_1 
       (.CI(\i_2_reg_335_reg[8]_i_1_n_7 ),
        .CO({\i_2_reg_335_reg[12]_i_1_n_7 ,\i_2_reg_335_reg[12]_i_1_n_8 ,\i_2_reg_335_reg[12]_i_1_n_9 ,\i_2_reg_335_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_2_reg_335_reg[12]_i_1_n_11 ,\i_2_reg_335_reg[12]_i_1_n_12 ,\i_2_reg_335_reg[12]_i_1_n_13 ,\i_2_reg_335_reg[12]_i_1_n_14 }),
        .S(i_2_reg_335_reg__0[15:12]));
  FDRE \i_2_reg_335_reg[13] 
       (.C(ap_clk),
        .CE(i_2_reg_3350),
        .D(\i_2_reg_335_reg[12]_i_1_n_13 ),
        .Q(i_2_reg_335_reg__0[13]),
        .R(ap_NS_fsm128_out));
  FDRE \i_2_reg_335_reg[14] 
       (.C(ap_clk),
        .CE(i_2_reg_3350),
        .D(\i_2_reg_335_reg[12]_i_1_n_12 ),
        .Q(i_2_reg_335_reg__0[14]),
        .R(ap_NS_fsm128_out));
  FDRE \i_2_reg_335_reg[15] 
       (.C(ap_clk),
        .CE(i_2_reg_3350),
        .D(\i_2_reg_335_reg[12]_i_1_n_11 ),
        .Q(i_2_reg_335_reg__0[15]),
        .R(ap_NS_fsm128_out));
  FDRE \i_2_reg_335_reg[16] 
       (.C(ap_clk),
        .CE(i_2_reg_3350),
        .D(\i_2_reg_335_reg[16]_i_1_n_14 ),
        .Q(i_2_reg_335_reg__0[16]),
        .R(ap_NS_fsm128_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_2_reg_335_reg[16]_i_1 
       (.CI(\i_2_reg_335_reg[12]_i_1_n_7 ),
        .CO({\i_2_reg_335_reg[16]_i_1_n_7 ,\i_2_reg_335_reg[16]_i_1_n_8 ,\i_2_reg_335_reg[16]_i_1_n_9 ,\i_2_reg_335_reg[16]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_2_reg_335_reg[16]_i_1_n_11 ,\i_2_reg_335_reg[16]_i_1_n_12 ,\i_2_reg_335_reg[16]_i_1_n_13 ,\i_2_reg_335_reg[16]_i_1_n_14 }),
        .S(i_2_reg_335_reg__0[19:16]));
  FDRE \i_2_reg_335_reg[17] 
       (.C(ap_clk),
        .CE(i_2_reg_3350),
        .D(\i_2_reg_335_reg[16]_i_1_n_13 ),
        .Q(i_2_reg_335_reg__0[17]),
        .R(ap_NS_fsm128_out));
  FDRE \i_2_reg_335_reg[18] 
       (.C(ap_clk),
        .CE(i_2_reg_3350),
        .D(\i_2_reg_335_reg[16]_i_1_n_12 ),
        .Q(i_2_reg_335_reg__0[18]),
        .R(ap_NS_fsm128_out));
  FDRE \i_2_reg_335_reg[19] 
       (.C(ap_clk),
        .CE(i_2_reg_3350),
        .D(\i_2_reg_335_reg[16]_i_1_n_11 ),
        .Q(i_2_reg_335_reg__0[19]),
        .R(ap_NS_fsm128_out));
  FDRE \i_2_reg_335_reg[1] 
       (.C(ap_clk),
        .CE(i_2_reg_3350),
        .D(\i_2_reg_335_reg[0]_i_3_n_13 ),
        .Q(i_2_reg_335_reg[1]),
        .R(ap_NS_fsm128_out));
  FDRE \i_2_reg_335_reg[20] 
       (.C(ap_clk),
        .CE(i_2_reg_3350),
        .D(\i_2_reg_335_reg[20]_i_1_n_14 ),
        .Q(i_2_reg_335_reg__0[20]),
        .R(ap_NS_fsm128_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_2_reg_335_reg[20]_i_1 
       (.CI(\i_2_reg_335_reg[16]_i_1_n_7 ),
        .CO({\i_2_reg_335_reg[20]_i_1_n_7 ,\i_2_reg_335_reg[20]_i_1_n_8 ,\i_2_reg_335_reg[20]_i_1_n_9 ,\i_2_reg_335_reg[20]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_2_reg_335_reg[20]_i_1_n_11 ,\i_2_reg_335_reg[20]_i_1_n_12 ,\i_2_reg_335_reg[20]_i_1_n_13 ,\i_2_reg_335_reg[20]_i_1_n_14 }),
        .S(i_2_reg_335_reg__0[23:20]));
  FDRE \i_2_reg_335_reg[21] 
       (.C(ap_clk),
        .CE(i_2_reg_3350),
        .D(\i_2_reg_335_reg[20]_i_1_n_13 ),
        .Q(i_2_reg_335_reg__0[21]),
        .R(ap_NS_fsm128_out));
  FDRE \i_2_reg_335_reg[22] 
       (.C(ap_clk),
        .CE(i_2_reg_3350),
        .D(\i_2_reg_335_reg[20]_i_1_n_12 ),
        .Q(i_2_reg_335_reg__0[22]),
        .R(ap_NS_fsm128_out));
  FDRE \i_2_reg_335_reg[23] 
       (.C(ap_clk),
        .CE(i_2_reg_3350),
        .D(\i_2_reg_335_reg[20]_i_1_n_11 ),
        .Q(i_2_reg_335_reg__0[23]),
        .R(ap_NS_fsm128_out));
  FDRE \i_2_reg_335_reg[24] 
       (.C(ap_clk),
        .CE(i_2_reg_3350),
        .D(\i_2_reg_335_reg[24]_i_1_n_14 ),
        .Q(i_2_reg_335_reg__0[24]),
        .R(ap_NS_fsm128_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_2_reg_335_reg[24]_i_1 
       (.CI(\i_2_reg_335_reg[20]_i_1_n_7 ),
        .CO({\i_2_reg_335_reg[24]_i_1_n_7 ,\i_2_reg_335_reg[24]_i_1_n_8 ,\i_2_reg_335_reg[24]_i_1_n_9 ,\i_2_reg_335_reg[24]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_2_reg_335_reg[24]_i_1_n_11 ,\i_2_reg_335_reg[24]_i_1_n_12 ,\i_2_reg_335_reg[24]_i_1_n_13 ,\i_2_reg_335_reg[24]_i_1_n_14 }),
        .S(i_2_reg_335_reg__0[27:24]));
  FDRE \i_2_reg_335_reg[25] 
       (.C(ap_clk),
        .CE(i_2_reg_3350),
        .D(\i_2_reg_335_reg[24]_i_1_n_13 ),
        .Q(i_2_reg_335_reg__0[25]),
        .R(ap_NS_fsm128_out));
  FDRE \i_2_reg_335_reg[26] 
       (.C(ap_clk),
        .CE(i_2_reg_3350),
        .D(\i_2_reg_335_reg[24]_i_1_n_12 ),
        .Q(i_2_reg_335_reg__0[26]),
        .R(ap_NS_fsm128_out));
  FDRE \i_2_reg_335_reg[27] 
       (.C(ap_clk),
        .CE(i_2_reg_3350),
        .D(\i_2_reg_335_reg[24]_i_1_n_11 ),
        .Q(i_2_reg_335_reg__0[27]),
        .R(ap_NS_fsm128_out));
  FDRE \i_2_reg_335_reg[28] 
       (.C(ap_clk),
        .CE(i_2_reg_3350),
        .D(\i_2_reg_335_reg[28]_i_1_n_14 ),
        .Q(i_2_reg_335_reg__0[28]),
        .R(ap_NS_fsm128_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_2_reg_335_reg[28]_i_1 
       (.CI(\i_2_reg_335_reg[24]_i_1_n_7 ),
        .CO({\NLW_i_2_reg_335_reg[28]_i_1_CO_UNCONNECTED [3:2],\i_2_reg_335_reg[28]_i_1_n_9 ,\i_2_reg_335_reg[28]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_2_reg_335_reg[28]_i_1_O_UNCONNECTED [3],\i_2_reg_335_reg[28]_i_1_n_12 ,\i_2_reg_335_reg[28]_i_1_n_13 ,\i_2_reg_335_reg[28]_i_1_n_14 }),
        .S({1'b0,i_2_reg_335_reg__0[30:28]}));
  FDRE \i_2_reg_335_reg[29] 
       (.C(ap_clk),
        .CE(i_2_reg_3350),
        .D(\i_2_reg_335_reg[28]_i_1_n_13 ),
        .Q(i_2_reg_335_reg__0[29]),
        .R(ap_NS_fsm128_out));
  FDRE \i_2_reg_335_reg[2] 
       (.C(ap_clk),
        .CE(i_2_reg_3350),
        .D(\i_2_reg_335_reg[0]_i_3_n_12 ),
        .Q(i_2_reg_335_reg[2]),
        .R(ap_NS_fsm128_out));
  FDRE \i_2_reg_335_reg[30] 
       (.C(ap_clk),
        .CE(i_2_reg_3350),
        .D(\i_2_reg_335_reg[28]_i_1_n_12 ),
        .Q(i_2_reg_335_reg__0[30]),
        .R(ap_NS_fsm128_out));
  FDRE \i_2_reg_335_reg[3] 
       (.C(ap_clk),
        .CE(i_2_reg_3350),
        .D(\i_2_reg_335_reg[0]_i_3_n_11 ),
        .Q(i_2_reg_335_reg[3]),
        .R(ap_NS_fsm128_out));
  FDRE \i_2_reg_335_reg[4] 
       (.C(ap_clk),
        .CE(i_2_reg_3350),
        .D(\i_2_reg_335_reg[4]_i_1_n_14 ),
        .Q(i_2_reg_335_reg__0[4]),
        .R(ap_NS_fsm128_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_2_reg_335_reg[4]_i_1 
       (.CI(\i_2_reg_335_reg[0]_i_3_n_7 ),
        .CO({\i_2_reg_335_reg[4]_i_1_n_7 ,\i_2_reg_335_reg[4]_i_1_n_8 ,\i_2_reg_335_reg[4]_i_1_n_9 ,\i_2_reg_335_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_2_reg_335_reg[4]_i_1_n_11 ,\i_2_reg_335_reg[4]_i_1_n_12 ,\i_2_reg_335_reg[4]_i_1_n_13 ,\i_2_reg_335_reg[4]_i_1_n_14 }),
        .S(i_2_reg_335_reg__0[7:4]));
  FDRE \i_2_reg_335_reg[5] 
       (.C(ap_clk),
        .CE(i_2_reg_3350),
        .D(\i_2_reg_335_reg[4]_i_1_n_13 ),
        .Q(i_2_reg_335_reg__0[5]),
        .R(ap_NS_fsm128_out));
  FDRE \i_2_reg_335_reg[6] 
       (.C(ap_clk),
        .CE(i_2_reg_3350),
        .D(\i_2_reg_335_reg[4]_i_1_n_12 ),
        .Q(i_2_reg_335_reg__0[6]),
        .R(ap_NS_fsm128_out));
  FDRE \i_2_reg_335_reg[7] 
       (.C(ap_clk),
        .CE(i_2_reg_3350),
        .D(\i_2_reg_335_reg[4]_i_1_n_11 ),
        .Q(i_2_reg_335_reg__0[7]),
        .R(ap_NS_fsm128_out));
  FDRE \i_2_reg_335_reg[8] 
       (.C(ap_clk),
        .CE(i_2_reg_3350),
        .D(\i_2_reg_335_reg[8]_i_1_n_14 ),
        .Q(i_2_reg_335_reg__0[8]),
        .R(ap_NS_fsm128_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_2_reg_335_reg[8]_i_1 
       (.CI(\i_2_reg_335_reg[4]_i_1_n_7 ),
        .CO({\i_2_reg_335_reg[8]_i_1_n_7 ,\i_2_reg_335_reg[8]_i_1_n_8 ,\i_2_reg_335_reg[8]_i_1_n_9 ,\i_2_reg_335_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_2_reg_335_reg[8]_i_1_n_11 ,\i_2_reg_335_reg[8]_i_1_n_12 ,\i_2_reg_335_reg[8]_i_1_n_13 ,\i_2_reg_335_reg[8]_i_1_n_14 }),
        .S(i_2_reg_335_reg__0[11:8]));
  FDRE \i_2_reg_335_reg[9] 
       (.C(ap_clk),
        .CE(i_2_reg_3350),
        .D(\i_2_reg_335_reg[8]_i_1_n_13 ),
        .Q(i_2_reg_335_reg__0[9]),
        .R(ap_NS_fsm128_out));
  LUT3 #(
    .INIT(8'h08)) 
    \i_3_reg_346[0]_i_1 
       (.I0(ap_CS_fsm_pp3_stage0),
        .I1(ap_enable_reg_pp3_iter0),
        .I2(ap_condition_pp3_exit_iter0_state26),
        .O(grp_exp_16_3_s_fu_402_ap_start_reg1));
  LUT1 #(
    .INIT(2'h1)) 
    \i_3_reg_346[0]_i_3 
       (.I0(i_3_reg_346_reg[0]),
        .O(\i_3_reg_346[0]_i_3_n_7 ));
  FDRE \i_3_reg_346_reg[0] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg1),
        .D(\i_3_reg_346_reg[0]_i_2_n_14 ),
        .Q(i_3_reg_346_reg[0]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_3_reg_346_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_3_reg_346_reg[0]_i_2_n_7 ,\i_3_reg_346_reg[0]_i_2_n_8 ,\i_3_reg_346_reg[0]_i_2_n_9 ,\i_3_reg_346_reg[0]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_3_reg_346_reg[0]_i_2_n_11 ,\i_3_reg_346_reg[0]_i_2_n_12 ,\i_3_reg_346_reg[0]_i_2_n_13 ,\i_3_reg_346_reg[0]_i_2_n_14 }),
        .S({i_3_reg_346_reg[3:1],\i_3_reg_346[0]_i_3_n_7 }));
  FDRE \i_3_reg_346_reg[10] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg1),
        .D(\i_3_reg_346_reg[8]_i_1_n_12 ),
        .Q(i_3_reg_346_reg[10]),
        .R(clear));
  FDRE \i_3_reg_346_reg[11] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg1),
        .D(\i_3_reg_346_reg[8]_i_1_n_11 ),
        .Q(i_3_reg_346_reg[11]),
        .R(clear));
  FDRE \i_3_reg_346_reg[12] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg1),
        .D(\i_3_reg_346_reg[12]_i_1_n_14 ),
        .Q(i_3_reg_346_reg[12]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_3_reg_346_reg[12]_i_1 
       (.CI(\i_3_reg_346_reg[8]_i_1_n_7 ),
        .CO({\i_3_reg_346_reg[12]_i_1_n_7 ,\i_3_reg_346_reg[12]_i_1_n_8 ,\i_3_reg_346_reg[12]_i_1_n_9 ,\i_3_reg_346_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_3_reg_346_reg[12]_i_1_n_11 ,\i_3_reg_346_reg[12]_i_1_n_12 ,\i_3_reg_346_reg[12]_i_1_n_13 ,\i_3_reg_346_reg[12]_i_1_n_14 }),
        .S(i_3_reg_346_reg[15:12]));
  FDRE \i_3_reg_346_reg[13] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg1),
        .D(\i_3_reg_346_reg[12]_i_1_n_13 ),
        .Q(i_3_reg_346_reg[13]),
        .R(clear));
  FDRE \i_3_reg_346_reg[14] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg1),
        .D(\i_3_reg_346_reg[12]_i_1_n_12 ),
        .Q(i_3_reg_346_reg[14]),
        .R(clear));
  FDRE \i_3_reg_346_reg[15] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg1),
        .D(\i_3_reg_346_reg[12]_i_1_n_11 ),
        .Q(i_3_reg_346_reg[15]),
        .R(clear));
  FDRE \i_3_reg_346_reg[16] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg1),
        .D(\i_3_reg_346_reg[16]_i_1_n_14 ),
        .Q(i_3_reg_346_reg[16]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_3_reg_346_reg[16]_i_1 
       (.CI(\i_3_reg_346_reg[12]_i_1_n_7 ),
        .CO({\i_3_reg_346_reg[16]_i_1_n_7 ,\i_3_reg_346_reg[16]_i_1_n_8 ,\i_3_reg_346_reg[16]_i_1_n_9 ,\i_3_reg_346_reg[16]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_3_reg_346_reg[16]_i_1_n_11 ,\i_3_reg_346_reg[16]_i_1_n_12 ,\i_3_reg_346_reg[16]_i_1_n_13 ,\i_3_reg_346_reg[16]_i_1_n_14 }),
        .S(i_3_reg_346_reg[19:16]));
  FDRE \i_3_reg_346_reg[17] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg1),
        .D(\i_3_reg_346_reg[16]_i_1_n_13 ),
        .Q(i_3_reg_346_reg[17]),
        .R(clear));
  FDRE \i_3_reg_346_reg[18] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg1),
        .D(\i_3_reg_346_reg[16]_i_1_n_12 ),
        .Q(i_3_reg_346_reg[18]),
        .R(clear));
  FDRE \i_3_reg_346_reg[19] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg1),
        .D(\i_3_reg_346_reg[16]_i_1_n_11 ),
        .Q(i_3_reg_346_reg[19]),
        .R(clear));
  FDRE \i_3_reg_346_reg[1] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg1),
        .D(\i_3_reg_346_reg[0]_i_2_n_13 ),
        .Q(i_3_reg_346_reg[1]),
        .R(clear));
  FDRE \i_3_reg_346_reg[20] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg1),
        .D(\i_3_reg_346_reg[20]_i_1_n_14 ),
        .Q(i_3_reg_346_reg[20]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_3_reg_346_reg[20]_i_1 
       (.CI(\i_3_reg_346_reg[16]_i_1_n_7 ),
        .CO({\i_3_reg_346_reg[20]_i_1_n_7 ,\i_3_reg_346_reg[20]_i_1_n_8 ,\i_3_reg_346_reg[20]_i_1_n_9 ,\i_3_reg_346_reg[20]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_3_reg_346_reg[20]_i_1_n_11 ,\i_3_reg_346_reg[20]_i_1_n_12 ,\i_3_reg_346_reg[20]_i_1_n_13 ,\i_3_reg_346_reg[20]_i_1_n_14 }),
        .S(i_3_reg_346_reg[23:20]));
  FDRE \i_3_reg_346_reg[21] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg1),
        .D(\i_3_reg_346_reg[20]_i_1_n_13 ),
        .Q(i_3_reg_346_reg[21]),
        .R(clear));
  FDRE \i_3_reg_346_reg[22] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg1),
        .D(\i_3_reg_346_reg[20]_i_1_n_12 ),
        .Q(i_3_reg_346_reg[22]),
        .R(clear));
  FDRE \i_3_reg_346_reg[23] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg1),
        .D(\i_3_reg_346_reg[20]_i_1_n_11 ),
        .Q(i_3_reg_346_reg[23]),
        .R(clear));
  FDRE \i_3_reg_346_reg[24] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg1),
        .D(\i_3_reg_346_reg[24]_i_1_n_14 ),
        .Q(i_3_reg_346_reg[24]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_3_reg_346_reg[24]_i_1 
       (.CI(\i_3_reg_346_reg[20]_i_1_n_7 ),
        .CO({\i_3_reg_346_reg[24]_i_1_n_7 ,\i_3_reg_346_reg[24]_i_1_n_8 ,\i_3_reg_346_reg[24]_i_1_n_9 ,\i_3_reg_346_reg[24]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_3_reg_346_reg[24]_i_1_n_11 ,\i_3_reg_346_reg[24]_i_1_n_12 ,\i_3_reg_346_reg[24]_i_1_n_13 ,\i_3_reg_346_reg[24]_i_1_n_14 }),
        .S(i_3_reg_346_reg[27:24]));
  FDRE \i_3_reg_346_reg[25] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg1),
        .D(\i_3_reg_346_reg[24]_i_1_n_13 ),
        .Q(i_3_reg_346_reg[25]),
        .R(clear));
  FDRE \i_3_reg_346_reg[26] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg1),
        .D(\i_3_reg_346_reg[24]_i_1_n_12 ),
        .Q(i_3_reg_346_reg[26]),
        .R(clear));
  FDRE \i_3_reg_346_reg[27] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg1),
        .D(\i_3_reg_346_reg[24]_i_1_n_11 ),
        .Q(i_3_reg_346_reg[27]),
        .R(clear));
  FDRE \i_3_reg_346_reg[28] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg1),
        .D(\i_3_reg_346_reg[28]_i_1_n_14 ),
        .Q(i_3_reg_346_reg[28]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_3_reg_346_reg[28]_i_1 
       (.CI(\i_3_reg_346_reg[24]_i_1_n_7 ),
        .CO({\NLW_i_3_reg_346_reg[28]_i_1_CO_UNCONNECTED [3:2],\i_3_reg_346_reg[28]_i_1_n_9 ,\i_3_reg_346_reg[28]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_3_reg_346_reg[28]_i_1_O_UNCONNECTED [3],\i_3_reg_346_reg[28]_i_1_n_12 ,\i_3_reg_346_reg[28]_i_1_n_13 ,\i_3_reg_346_reg[28]_i_1_n_14 }),
        .S({1'b0,i_3_reg_346_reg[30:28]}));
  FDRE \i_3_reg_346_reg[29] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg1),
        .D(\i_3_reg_346_reg[28]_i_1_n_13 ),
        .Q(i_3_reg_346_reg[29]),
        .R(clear));
  FDRE \i_3_reg_346_reg[2] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg1),
        .D(\i_3_reg_346_reg[0]_i_2_n_12 ),
        .Q(i_3_reg_346_reg[2]),
        .R(clear));
  FDRE \i_3_reg_346_reg[30] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg1),
        .D(\i_3_reg_346_reg[28]_i_1_n_12 ),
        .Q(i_3_reg_346_reg[30]),
        .R(clear));
  FDRE \i_3_reg_346_reg[3] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg1),
        .D(\i_3_reg_346_reg[0]_i_2_n_11 ),
        .Q(i_3_reg_346_reg[3]),
        .R(clear));
  FDRE \i_3_reg_346_reg[4] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg1),
        .D(\i_3_reg_346_reg[4]_i_1_n_14 ),
        .Q(i_3_reg_346_reg[4]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_3_reg_346_reg[4]_i_1 
       (.CI(\i_3_reg_346_reg[0]_i_2_n_7 ),
        .CO({\i_3_reg_346_reg[4]_i_1_n_7 ,\i_3_reg_346_reg[4]_i_1_n_8 ,\i_3_reg_346_reg[4]_i_1_n_9 ,\i_3_reg_346_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_3_reg_346_reg[4]_i_1_n_11 ,\i_3_reg_346_reg[4]_i_1_n_12 ,\i_3_reg_346_reg[4]_i_1_n_13 ,\i_3_reg_346_reg[4]_i_1_n_14 }),
        .S(i_3_reg_346_reg[7:4]));
  FDRE \i_3_reg_346_reg[5] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg1),
        .D(\i_3_reg_346_reg[4]_i_1_n_13 ),
        .Q(i_3_reg_346_reg[5]),
        .R(clear));
  FDRE \i_3_reg_346_reg[6] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg1),
        .D(\i_3_reg_346_reg[4]_i_1_n_12 ),
        .Q(i_3_reg_346_reg[6]),
        .R(clear));
  FDRE \i_3_reg_346_reg[7] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg1),
        .D(\i_3_reg_346_reg[4]_i_1_n_11 ),
        .Q(i_3_reg_346_reg[7]),
        .R(clear));
  FDRE \i_3_reg_346_reg[8] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg1),
        .D(\i_3_reg_346_reg[8]_i_1_n_14 ),
        .Q(i_3_reg_346_reg[8]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_3_reg_346_reg[8]_i_1 
       (.CI(\i_3_reg_346_reg[4]_i_1_n_7 ),
        .CO({\i_3_reg_346_reg[8]_i_1_n_7 ,\i_3_reg_346_reg[8]_i_1_n_8 ,\i_3_reg_346_reg[8]_i_1_n_9 ,\i_3_reg_346_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_3_reg_346_reg[8]_i_1_n_11 ,\i_3_reg_346_reg[8]_i_1_n_12 ,\i_3_reg_346_reg[8]_i_1_n_13 ,\i_3_reg_346_reg[8]_i_1_n_14 }),
        .S(i_3_reg_346_reg[11:8]));
  FDRE \i_3_reg_346_reg[9] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg1),
        .D(\i_3_reg_346_reg[8]_i_1_n_13 ),
        .Q(i_3_reg_346_reg[9]),
        .R(clear));
  LUT3 #(
    .INIT(8'h08)) 
    \i_4_reg_369[0]_i_1 
       (.I0(ap_CS_fsm_pp4_stage0),
        .I1(ap_enable_reg_pp4_iter0),
        .I2(ap_condition_pp4_exit_iter0_state43),
        .O(grp_exp_16_3_s_fu_402_ap_start_reg116_out));
  LUT1 #(
    .INIT(2'h1)) 
    \i_4_reg_369[0]_i_3 
       (.I0(i_4_reg_369_reg[0]),
        .O(\i_4_reg_369[0]_i_3_n_7 ));
  FDRE \i_4_reg_369_reg[0] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg116_out),
        .D(\i_4_reg_369_reg[0]_i_2_n_14 ),
        .Q(i_4_reg_369_reg[0]),
        .R(ap_CS_fsm_state42));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_4_reg_369_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_4_reg_369_reg[0]_i_2_n_7 ,\i_4_reg_369_reg[0]_i_2_n_8 ,\i_4_reg_369_reg[0]_i_2_n_9 ,\i_4_reg_369_reg[0]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_4_reg_369_reg[0]_i_2_n_11 ,\i_4_reg_369_reg[0]_i_2_n_12 ,\i_4_reg_369_reg[0]_i_2_n_13 ,\i_4_reg_369_reg[0]_i_2_n_14 }),
        .S({i_4_reg_369_reg[3:1],\i_4_reg_369[0]_i_3_n_7 }));
  FDRE \i_4_reg_369_reg[10] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg116_out),
        .D(\i_4_reg_369_reg[8]_i_1_n_12 ),
        .Q(i_4_reg_369_reg__0[10]),
        .R(ap_CS_fsm_state42));
  FDRE \i_4_reg_369_reg[11] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg116_out),
        .D(\i_4_reg_369_reg[8]_i_1_n_11 ),
        .Q(i_4_reg_369_reg__0[11]),
        .R(ap_CS_fsm_state42));
  FDRE \i_4_reg_369_reg[12] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg116_out),
        .D(\i_4_reg_369_reg[12]_i_1_n_14 ),
        .Q(i_4_reg_369_reg__0[12]),
        .R(ap_CS_fsm_state42));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_4_reg_369_reg[12]_i_1 
       (.CI(\i_4_reg_369_reg[8]_i_1_n_7 ),
        .CO({\i_4_reg_369_reg[12]_i_1_n_7 ,\i_4_reg_369_reg[12]_i_1_n_8 ,\i_4_reg_369_reg[12]_i_1_n_9 ,\i_4_reg_369_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_4_reg_369_reg[12]_i_1_n_11 ,\i_4_reg_369_reg[12]_i_1_n_12 ,\i_4_reg_369_reg[12]_i_1_n_13 ,\i_4_reg_369_reg[12]_i_1_n_14 }),
        .S(i_4_reg_369_reg__0[15:12]));
  FDRE \i_4_reg_369_reg[13] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg116_out),
        .D(\i_4_reg_369_reg[12]_i_1_n_13 ),
        .Q(i_4_reg_369_reg__0[13]),
        .R(ap_CS_fsm_state42));
  FDRE \i_4_reg_369_reg[14] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg116_out),
        .D(\i_4_reg_369_reg[12]_i_1_n_12 ),
        .Q(i_4_reg_369_reg__0[14]),
        .R(ap_CS_fsm_state42));
  FDRE \i_4_reg_369_reg[15] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg116_out),
        .D(\i_4_reg_369_reg[12]_i_1_n_11 ),
        .Q(i_4_reg_369_reg__0[15]),
        .R(ap_CS_fsm_state42));
  FDRE \i_4_reg_369_reg[16] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg116_out),
        .D(\i_4_reg_369_reg[16]_i_1_n_14 ),
        .Q(i_4_reg_369_reg__0[16]),
        .R(ap_CS_fsm_state42));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_4_reg_369_reg[16]_i_1 
       (.CI(\i_4_reg_369_reg[12]_i_1_n_7 ),
        .CO({\i_4_reg_369_reg[16]_i_1_n_7 ,\i_4_reg_369_reg[16]_i_1_n_8 ,\i_4_reg_369_reg[16]_i_1_n_9 ,\i_4_reg_369_reg[16]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_4_reg_369_reg[16]_i_1_n_11 ,\i_4_reg_369_reg[16]_i_1_n_12 ,\i_4_reg_369_reg[16]_i_1_n_13 ,\i_4_reg_369_reg[16]_i_1_n_14 }),
        .S(i_4_reg_369_reg__0[19:16]));
  FDRE \i_4_reg_369_reg[17] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg116_out),
        .D(\i_4_reg_369_reg[16]_i_1_n_13 ),
        .Q(i_4_reg_369_reg__0[17]),
        .R(ap_CS_fsm_state42));
  FDRE \i_4_reg_369_reg[18] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg116_out),
        .D(\i_4_reg_369_reg[16]_i_1_n_12 ),
        .Q(i_4_reg_369_reg__0[18]),
        .R(ap_CS_fsm_state42));
  FDRE \i_4_reg_369_reg[19] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg116_out),
        .D(\i_4_reg_369_reg[16]_i_1_n_11 ),
        .Q(i_4_reg_369_reg__0[19]),
        .R(ap_CS_fsm_state42));
  FDRE \i_4_reg_369_reg[1] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg116_out),
        .D(\i_4_reg_369_reg[0]_i_2_n_13 ),
        .Q(i_4_reg_369_reg[1]),
        .R(ap_CS_fsm_state42));
  FDRE \i_4_reg_369_reg[20] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg116_out),
        .D(\i_4_reg_369_reg[20]_i_1_n_14 ),
        .Q(i_4_reg_369_reg__0[20]),
        .R(ap_CS_fsm_state42));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_4_reg_369_reg[20]_i_1 
       (.CI(\i_4_reg_369_reg[16]_i_1_n_7 ),
        .CO({\i_4_reg_369_reg[20]_i_1_n_7 ,\i_4_reg_369_reg[20]_i_1_n_8 ,\i_4_reg_369_reg[20]_i_1_n_9 ,\i_4_reg_369_reg[20]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_4_reg_369_reg[20]_i_1_n_11 ,\i_4_reg_369_reg[20]_i_1_n_12 ,\i_4_reg_369_reg[20]_i_1_n_13 ,\i_4_reg_369_reg[20]_i_1_n_14 }),
        .S(i_4_reg_369_reg__0[23:20]));
  FDRE \i_4_reg_369_reg[21] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg116_out),
        .D(\i_4_reg_369_reg[20]_i_1_n_13 ),
        .Q(i_4_reg_369_reg__0[21]),
        .R(ap_CS_fsm_state42));
  FDRE \i_4_reg_369_reg[22] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg116_out),
        .D(\i_4_reg_369_reg[20]_i_1_n_12 ),
        .Q(i_4_reg_369_reg__0[22]),
        .R(ap_CS_fsm_state42));
  FDRE \i_4_reg_369_reg[23] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg116_out),
        .D(\i_4_reg_369_reg[20]_i_1_n_11 ),
        .Q(i_4_reg_369_reg__0[23]),
        .R(ap_CS_fsm_state42));
  FDRE \i_4_reg_369_reg[24] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg116_out),
        .D(\i_4_reg_369_reg[24]_i_1_n_14 ),
        .Q(i_4_reg_369_reg__0[24]),
        .R(ap_CS_fsm_state42));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_4_reg_369_reg[24]_i_1 
       (.CI(\i_4_reg_369_reg[20]_i_1_n_7 ),
        .CO({\i_4_reg_369_reg[24]_i_1_n_7 ,\i_4_reg_369_reg[24]_i_1_n_8 ,\i_4_reg_369_reg[24]_i_1_n_9 ,\i_4_reg_369_reg[24]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_4_reg_369_reg[24]_i_1_n_11 ,\i_4_reg_369_reg[24]_i_1_n_12 ,\i_4_reg_369_reg[24]_i_1_n_13 ,\i_4_reg_369_reg[24]_i_1_n_14 }),
        .S(i_4_reg_369_reg__0[27:24]));
  FDRE \i_4_reg_369_reg[25] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg116_out),
        .D(\i_4_reg_369_reg[24]_i_1_n_13 ),
        .Q(i_4_reg_369_reg__0[25]),
        .R(ap_CS_fsm_state42));
  FDRE \i_4_reg_369_reg[26] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg116_out),
        .D(\i_4_reg_369_reg[24]_i_1_n_12 ),
        .Q(i_4_reg_369_reg__0[26]),
        .R(ap_CS_fsm_state42));
  FDRE \i_4_reg_369_reg[27] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg116_out),
        .D(\i_4_reg_369_reg[24]_i_1_n_11 ),
        .Q(i_4_reg_369_reg__0[27]),
        .R(ap_CS_fsm_state42));
  FDRE \i_4_reg_369_reg[28] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg116_out),
        .D(\i_4_reg_369_reg[28]_i_1_n_14 ),
        .Q(i_4_reg_369_reg__0[28]),
        .R(ap_CS_fsm_state42));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_4_reg_369_reg[28]_i_1 
       (.CI(\i_4_reg_369_reg[24]_i_1_n_7 ),
        .CO({\NLW_i_4_reg_369_reg[28]_i_1_CO_UNCONNECTED [3:2],\i_4_reg_369_reg[28]_i_1_n_9 ,\i_4_reg_369_reg[28]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_4_reg_369_reg[28]_i_1_O_UNCONNECTED [3],\i_4_reg_369_reg[28]_i_1_n_12 ,\i_4_reg_369_reg[28]_i_1_n_13 ,\i_4_reg_369_reg[28]_i_1_n_14 }),
        .S({1'b0,i_4_reg_369_reg__0[30:28]}));
  FDRE \i_4_reg_369_reg[29] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg116_out),
        .D(\i_4_reg_369_reg[28]_i_1_n_13 ),
        .Q(i_4_reg_369_reg__0[29]),
        .R(ap_CS_fsm_state42));
  FDRE \i_4_reg_369_reg[2] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg116_out),
        .D(\i_4_reg_369_reg[0]_i_2_n_12 ),
        .Q(i_4_reg_369_reg[2]),
        .R(ap_CS_fsm_state42));
  FDRE \i_4_reg_369_reg[30] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg116_out),
        .D(\i_4_reg_369_reg[28]_i_1_n_12 ),
        .Q(i_4_reg_369_reg__0[30]),
        .R(ap_CS_fsm_state42));
  FDRE \i_4_reg_369_reg[3] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg116_out),
        .D(\i_4_reg_369_reg[0]_i_2_n_11 ),
        .Q(i_4_reg_369_reg[3]),
        .R(ap_CS_fsm_state42));
  FDRE \i_4_reg_369_reg[4] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg116_out),
        .D(\i_4_reg_369_reg[4]_i_1_n_14 ),
        .Q(i_4_reg_369_reg__0[4]),
        .R(ap_CS_fsm_state42));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_4_reg_369_reg[4]_i_1 
       (.CI(\i_4_reg_369_reg[0]_i_2_n_7 ),
        .CO({\i_4_reg_369_reg[4]_i_1_n_7 ,\i_4_reg_369_reg[4]_i_1_n_8 ,\i_4_reg_369_reg[4]_i_1_n_9 ,\i_4_reg_369_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_4_reg_369_reg[4]_i_1_n_11 ,\i_4_reg_369_reg[4]_i_1_n_12 ,\i_4_reg_369_reg[4]_i_1_n_13 ,\i_4_reg_369_reg[4]_i_1_n_14 }),
        .S(i_4_reg_369_reg__0[7:4]));
  FDRE \i_4_reg_369_reg[5] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg116_out),
        .D(\i_4_reg_369_reg[4]_i_1_n_13 ),
        .Q(i_4_reg_369_reg__0[5]),
        .R(ap_CS_fsm_state42));
  FDRE \i_4_reg_369_reg[6] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg116_out),
        .D(\i_4_reg_369_reg[4]_i_1_n_12 ),
        .Q(i_4_reg_369_reg__0[6]),
        .R(ap_CS_fsm_state42));
  FDRE \i_4_reg_369_reg[7] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg116_out),
        .D(\i_4_reg_369_reg[4]_i_1_n_11 ),
        .Q(i_4_reg_369_reg__0[7]),
        .R(ap_CS_fsm_state42));
  FDRE \i_4_reg_369_reg[8] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg116_out),
        .D(\i_4_reg_369_reg[8]_i_1_n_14 ),
        .Q(i_4_reg_369_reg__0[8]),
        .R(ap_CS_fsm_state42));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_4_reg_369_reg[8]_i_1 
       (.CI(\i_4_reg_369_reg[4]_i_1_n_7 ),
        .CO({\i_4_reg_369_reg[8]_i_1_n_7 ,\i_4_reg_369_reg[8]_i_1_n_8 ,\i_4_reg_369_reg[8]_i_1_n_9 ,\i_4_reg_369_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_4_reg_369_reg[8]_i_1_n_11 ,\i_4_reg_369_reg[8]_i_1_n_12 ,\i_4_reg_369_reg[8]_i_1_n_13 ,\i_4_reg_369_reg[8]_i_1_n_14 }),
        .S(i_4_reg_369_reg__0[11:8]));
  FDRE \i_4_reg_369_reg[9] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg116_out),
        .D(\i_4_reg_369_reg[8]_i_1_n_13 ),
        .Q(i_4_reg_369_reg__0[9]),
        .R(ap_CS_fsm_state42));
  FDRE \i_5_cast5_cast_reg_894_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln59_reg_890[0]_i_1_n_7 ),
        .D(i_5_reg_380_reg[0]),
        .Q(i_5_cast5_cast_reg_894_reg[0]),
        .R(1'b0));
  FDRE \i_5_cast5_cast_reg_894_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln59_reg_890[0]_i_1_n_7 ),
        .D(i_5_reg_380_reg[1]),
        .Q(i_5_cast5_cast_reg_894_reg[1]),
        .R(1'b0));
  FDRE \i_5_cast5_cast_reg_894_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln59_reg_890[0]_i_1_n_7 ),
        .D(i_5_reg_380_reg[2]),
        .Q(i_5_cast5_cast_reg_894_reg[2]),
        .R(1'b0));
  FDRE \i_5_cast5_cast_reg_894_reg[3] 
       (.C(ap_clk),
        .CE(\icmp_ln59_reg_890[0]_i_1_n_7 ),
        .D(i_5_reg_380_reg[3]),
        .Q(i_5_cast5_cast_reg_894_reg[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80888888)) 
    \i_5_reg_380[0]_i_1 
       (.I0(ap_CS_fsm_state104),
        .I1(icmp_ln32_reg_738),
        .I2(ap_condition_pp5_exit_iter0_state105),
        .I3(ap_enable_reg_pp5_iter0),
        .I4(ap_CS_fsm_pp5_stage0),
        .O(i_5_reg_380));
  LUT3 #(
    .INIT(8'h40)) 
    \i_5_reg_380[0]_i_2 
       (.I0(ap_condition_pp5_exit_iter0_state105),
        .I1(ap_enable_reg_pp5_iter0),
        .I2(ap_CS_fsm_pp5_stage0),
        .O(i_5_reg_3800));
  LUT1 #(
    .INIT(2'h1)) 
    \i_5_reg_380[0]_i_4 
       (.I0(i_5_reg_380_reg[0]),
        .O(\i_5_reg_380[0]_i_4_n_7 ));
  FDRE \i_5_reg_380_reg[0] 
       (.C(ap_clk),
        .CE(i_5_reg_3800),
        .D(\i_5_reg_380_reg[0]_i_3_n_14 ),
        .Q(i_5_reg_380_reg[0]),
        .R(i_5_reg_380));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_5_reg_380_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_5_reg_380_reg[0]_i_3_n_7 ,\i_5_reg_380_reg[0]_i_3_n_8 ,\i_5_reg_380_reg[0]_i_3_n_9 ,\i_5_reg_380_reg[0]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_5_reg_380_reg[0]_i_3_n_11 ,\i_5_reg_380_reg[0]_i_3_n_12 ,\i_5_reg_380_reg[0]_i_3_n_13 ,\i_5_reg_380_reg[0]_i_3_n_14 }),
        .S({i_5_reg_380_reg[3:1],\i_5_reg_380[0]_i_4_n_7 }));
  FDRE \i_5_reg_380_reg[10] 
       (.C(ap_clk),
        .CE(i_5_reg_3800),
        .D(\i_5_reg_380_reg[8]_i_1_n_12 ),
        .Q(i_5_reg_380_reg__0[10]),
        .R(i_5_reg_380));
  FDRE \i_5_reg_380_reg[11] 
       (.C(ap_clk),
        .CE(i_5_reg_3800),
        .D(\i_5_reg_380_reg[8]_i_1_n_11 ),
        .Q(i_5_reg_380_reg__0[11]),
        .R(i_5_reg_380));
  FDRE \i_5_reg_380_reg[12] 
       (.C(ap_clk),
        .CE(i_5_reg_3800),
        .D(\i_5_reg_380_reg[12]_i_1_n_14 ),
        .Q(i_5_reg_380_reg__0[12]),
        .R(i_5_reg_380));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_5_reg_380_reg[12]_i_1 
       (.CI(\i_5_reg_380_reg[8]_i_1_n_7 ),
        .CO({\i_5_reg_380_reg[12]_i_1_n_7 ,\i_5_reg_380_reg[12]_i_1_n_8 ,\i_5_reg_380_reg[12]_i_1_n_9 ,\i_5_reg_380_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_5_reg_380_reg[12]_i_1_n_11 ,\i_5_reg_380_reg[12]_i_1_n_12 ,\i_5_reg_380_reg[12]_i_1_n_13 ,\i_5_reg_380_reg[12]_i_1_n_14 }),
        .S(i_5_reg_380_reg__0[15:12]));
  FDRE \i_5_reg_380_reg[13] 
       (.C(ap_clk),
        .CE(i_5_reg_3800),
        .D(\i_5_reg_380_reg[12]_i_1_n_13 ),
        .Q(i_5_reg_380_reg__0[13]),
        .R(i_5_reg_380));
  FDRE \i_5_reg_380_reg[14] 
       (.C(ap_clk),
        .CE(i_5_reg_3800),
        .D(\i_5_reg_380_reg[12]_i_1_n_12 ),
        .Q(i_5_reg_380_reg__0[14]),
        .R(i_5_reg_380));
  FDRE \i_5_reg_380_reg[15] 
       (.C(ap_clk),
        .CE(i_5_reg_3800),
        .D(\i_5_reg_380_reg[12]_i_1_n_11 ),
        .Q(i_5_reg_380_reg__0[15]),
        .R(i_5_reg_380));
  FDRE \i_5_reg_380_reg[16] 
       (.C(ap_clk),
        .CE(i_5_reg_3800),
        .D(\i_5_reg_380_reg[16]_i_1_n_14 ),
        .Q(i_5_reg_380_reg__0[16]),
        .R(i_5_reg_380));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_5_reg_380_reg[16]_i_1 
       (.CI(\i_5_reg_380_reg[12]_i_1_n_7 ),
        .CO({\i_5_reg_380_reg[16]_i_1_n_7 ,\i_5_reg_380_reg[16]_i_1_n_8 ,\i_5_reg_380_reg[16]_i_1_n_9 ,\i_5_reg_380_reg[16]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_5_reg_380_reg[16]_i_1_n_11 ,\i_5_reg_380_reg[16]_i_1_n_12 ,\i_5_reg_380_reg[16]_i_1_n_13 ,\i_5_reg_380_reg[16]_i_1_n_14 }),
        .S(i_5_reg_380_reg__0[19:16]));
  FDRE \i_5_reg_380_reg[17] 
       (.C(ap_clk),
        .CE(i_5_reg_3800),
        .D(\i_5_reg_380_reg[16]_i_1_n_13 ),
        .Q(i_5_reg_380_reg__0[17]),
        .R(i_5_reg_380));
  FDRE \i_5_reg_380_reg[18] 
       (.C(ap_clk),
        .CE(i_5_reg_3800),
        .D(\i_5_reg_380_reg[16]_i_1_n_12 ),
        .Q(i_5_reg_380_reg__0[18]),
        .R(i_5_reg_380));
  FDRE \i_5_reg_380_reg[19] 
       (.C(ap_clk),
        .CE(i_5_reg_3800),
        .D(\i_5_reg_380_reg[16]_i_1_n_11 ),
        .Q(i_5_reg_380_reg__0[19]),
        .R(i_5_reg_380));
  FDRE \i_5_reg_380_reg[1] 
       (.C(ap_clk),
        .CE(i_5_reg_3800),
        .D(\i_5_reg_380_reg[0]_i_3_n_13 ),
        .Q(i_5_reg_380_reg[1]),
        .R(i_5_reg_380));
  FDRE \i_5_reg_380_reg[20] 
       (.C(ap_clk),
        .CE(i_5_reg_3800),
        .D(\i_5_reg_380_reg[20]_i_1_n_14 ),
        .Q(i_5_reg_380_reg__0[20]),
        .R(i_5_reg_380));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_5_reg_380_reg[20]_i_1 
       (.CI(\i_5_reg_380_reg[16]_i_1_n_7 ),
        .CO({\i_5_reg_380_reg[20]_i_1_n_7 ,\i_5_reg_380_reg[20]_i_1_n_8 ,\i_5_reg_380_reg[20]_i_1_n_9 ,\i_5_reg_380_reg[20]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_5_reg_380_reg[20]_i_1_n_11 ,\i_5_reg_380_reg[20]_i_1_n_12 ,\i_5_reg_380_reg[20]_i_1_n_13 ,\i_5_reg_380_reg[20]_i_1_n_14 }),
        .S(i_5_reg_380_reg__0[23:20]));
  FDRE \i_5_reg_380_reg[21] 
       (.C(ap_clk),
        .CE(i_5_reg_3800),
        .D(\i_5_reg_380_reg[20]_i_1_n_13 ),
        .Q(i_5_reg_380_reg__0[21]),
        .R(i_5_reg_380));
  FDRE \i_5_reg_380_reg[22] 
       (.C(ap_clk),
        .CE(i_5_reg_3800),
        .D(\i_5_reg_380_reg[20]_i_1_n_12 ),
        .Q(i_5_reg_380_reg__0[22]),
        .R(i_5_reg_380));
  FDRE \i_5_reg_380_reg[23] 
       (.C(ap_clk),
        .CE(i_5_reg_3800),
        .D(\i_5_reg_380_reg[20]_i_1_n_11 ),
        .Q(i_5_reg_380_reg__0[23]),
        .R(i_5_reg_380));
  FDRE \i_5_reg_380_reg[24] 
       (.C(ap_clk),
        .CE(i_5_reg_3800),
        .D(\i_5_reg_380_reg[24]_i_1_n_14 ),
        .Q(i_5_reg_380_reg__0[24]),
        .R(i_5_reg_380));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_5_reg_380_reg[24]_i_1 
       (.CI(\i_5_reg_380_reg[20]_i_1_n_7 ),
        .CO({\i_5_reg_380_reg[24]_i_1_n_7 ,\i_5_reg_380_reg[24]_i_1_n_8 ,\i_5_reg_380_reg[24]_i_1_n_9 ,\i_5_reg_380_reg[24]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_5_reg_380_reg[24]_i_1_n_11 ,\i_5_reg_380_reg[24]_i_1_n_12 ,\i_5_reg_380_reg[24]_i_1_n_13 ,\i_5_reg_380_reg[24]_i_1_n_14 }),
        .S(i_5_reg_380_reg__0[27:24]));
  FDRE \i_5_reg_380_reg[25] 
       (.C(ap_clk),
        .CE(i_5_reg_3800),
        .D(\i_5_reg_380_reg[24]_i_1_n_13 ),
        .Q(i_5_reg_380_reg__0[25]),
        .R(i_5_reg_380));
  FDRE \i_5_reg_380_reg[26] 
       (.C(ap_clk),
        .CE(i_5_reg_3800),
        .D(\i_5_reg_380_reg[24]_i_1_n_12 ),
        .Q(i_5_reg_380_reg__0[26]),
        .R(i_5_reg_380));
  FDRE \i_5_reg_380_reg[27] 
       (.C(ap_clk),
        .CE(i_5_reg_3800),
        .D(\i_5_reg_380_reg[24]_i_1_n_11 ),
        .Q(i_5_reg_380_reg__0[27]),
        .R(i_5_reg_380));
  FDRE \i_5_reg_380_reg[28] 
       (.C(ap_clk),
        .CE(i_5_reg_3800),
        .D(\i_5_reg_380_reg[28]_i_1_n_14 ),
        .Q(i_5_reg_380_reg__0[28]),
        .R(i_5_reg_380));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_5_reg_380_reg[28]_i_1 
       (.CI(\i_5_reg_380_reg[24]_i_1_n_7 ),
        .CO({\NLW_i_5_reg_380_reg[28]_i_1_CO_UNCONNECTED [3:2],\i_5_reg_380_reg[28]_i_1_n_9 ,\i_5_reg_380_reg[28]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_5_reg_380_reg[28]_i_1_O_UNCONNECTED [3],\i_5_reg_380_reg[28]_i_1_n_12 ,\i_5_reg_380_reg[28]_i_1_n_13 ,\i_5_reg_380_reg[28]_i_1_n_14 }),
        .S({1'b0,i_5_reg_380_reg__0[30:28]}));
  FDRE \i_5_reg_380_reg[29] 
       (.C(ap_clk),
        .CE(i_5_reg_3800),
        .D(\i_5_reg_380_reg[28]_i_1_n_13 ),
        .Q(i_5_reg_380_reg__0[29]),
        .R(i_5_reg_380));
  FDRE \i_5_reg_380_reg[2] 
       (.C(ap_clk),
        .CE(i_5_reg_3800),
        .D(\i_5_reg_380_reg[0]_i_3_n_12 ),
        .Q(i_5_reg_380_reg[2]),
        .R(i_5_reg_380));
  FDRE \i_5_reg_380_reg[30] 
       (.C(ap_clk),
        .CE(i_5_reg_3800),
        .D(\i_5_reg_380_reg[28]_i_1_n_12 ),
        .Q(i_5_reg_380_reg__0[30]),
        .R(i_5_reg_380));
  FDRE \i_5_reg_380_reg[3] 
       (.C(ap_clk),
        .CE(i_5_reg_3800),
        .D(\i_5_reg_380_reg[0]_i_3_n_11 ),
        .Q(i_5_reg_380_reg[3]),
        .R(i_5_reg_380));
  FDRE \i_5_reg_380_reg[4] 
       (.C(ap_clk),
        .CE(i_5_reg_3800),
        .D(\i_5_reg_380_reg[4]_i_1_n_14 ),
        .Q(i_5_reg_380_reg__0[4]),
        .R(i_5_reg_380));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_5_reg_380_reg[4]_i_1 
       (.CI(\i_5_reg_380_reg[0]_i_3_n_7 ),
        .CO({\i_5_reg_380_reg[4]_i_1_n_7 ,\i_5_reg_380_reg[4]_i_1_n_8 ,\i_5_reg_380_reg[4]_i_1_n_9 ,\i_5_reg_380_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_5_reg_380_reg[4]_i_1_n_11 ,\i_5_reg_380_reg[4]_i_1_n_12 ,\i_5_reg_380_reg[4]_i_1_n_13 ,\i_5_reg_380_reg[4]_i_1_n_14 }),
        .S(i_5_reg_380_reg__0[7:4]));
  FDRE \i_5_reg_380_reg[5] 
       (.C(ap_clk),
        .CE(i_5_reg_3800),
        .D(\i_5_reg_380_reg[4]_i_1_n_13 ),
        .Q(i_5_reg_380_reg__0[5]),
        .R(i_5_reg_380));
  FDRE \i_5_reg_380_reg[6] 
       (.C(ap_clk),
        .CE(i_5_reg_3800),
        .D(\i_5_reg_380_reg[4]_i_1_n_12 ),
        .Q(i_5_reg_380_reg__0[6]),
        .R(i_5_reg_380));
  FDRE \i_5_reg_380_reg[7] 
       (.C(ap_clk),
        .CE(i_5_reg_3800),
        .D(\i_5_reg_380_reg[4]_i_1_n_11 ),
        .Q(i_5_reg_380_reg__0[7]),
        .R(i_5_reg_380));
  FDRE \i_5_reg_380_reg[8] 
       (.C(ap_clk),
        .CE(i_5_reg_3800),
        .D(\i_5_reg_380_reg[8]_i_1_n_14 ),
        .Q(i_5_reg_380_reg__0[8]),
        .R(i_5_reg_380));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_5_reg_380_reg[8]_i_1 
       (.CI(\i_5_reg_380_reg[4]_i_1_n_7 ),
        .CO({\i_5_reg_380_reg[8]_i_1_n_7 ,\i_5_reg_380_reg[8]_i_1_n_8 ,\i_5_reg_380_reg[8]_i_1_n_9 ,\i_5_reg_380_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_5_reg_380_reg[8]_i_1_n_11 ,\i_5_reg_380_reg[8]_i_1_n_12 ,\i_5_reg_380_reg[8]_i_1_n_13 ,\i_5_reg_380_reg[8]_i_1_n_14 }),
        .S(i_5_reg_380_reg__0[11:8]));
  FDRE \i_5_reg_380_reg[9] 
       (.C(ap_clk),
        .CE(i_5_reg_3800),
        .D(\i_5_reg_380_reg[8]_i_1_n_13 ),
        .Q(i_5_reg_380_reg__0[9]),
        .R(i_5_reg_380));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_391[0]_i_3 
       (.I0(i_6_reg_391_reg[0]),
        .O(\i_6_reg_391[0]_i_3_n_7 ));
  FDRE \i_6_reg_391_reg[0] 
       (.C(ap_clk),
        .CE(i_6_reg_3910),
        .D(\i_6_reg_391_reg[0]_i_2_n_14 ),
        .Q(i_6_reg_391_reg[0]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_6_reg_391_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_6_reg_391_reg[0]_i_2_n_7 ,\i_6_reg_391_reg[0]_i_2_n_8 ,\i_6_reg_391_reg[0]_i_2_n_9 ,\i_6_reg_391_reg[0]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_6_reg_391_reg[0]_i_2_n_11 ,\i_6_reg_391_reg[0]_i_2_n_12 ,\i_6_reg_391_reg[0]_i_2_n_13 ,\i_6_reg_391_reg[0]_i_2_n_14 }),
        .S({i_6_reg_391_reg[3:1],\i_6_reg_391[0]_i_3_n_7 }));
  FDRE \i_6_reg_391_reg[10] 
       (.C(ap_clk),
        .CE(i_6_reg_3910),
        .D(\i_6_reg_391_reg[8]_i_1_n_12 ),
        .Q(i_6_reg_391_reg[10]),
        .R(gmem_AWVALID));
  FDRE \i_6_reg_391_reg[11] 
       (.C(ap_clk),
        .CE(i_6_reg_3910),
        .D(\i_6_reg_391_reg[8]_i_1_n_11 ),
        .Q(i_6_reg_391_reg[11]),
        .R(gmem_AWVALID));
  FDRE \i_6_reg_391_reg[12] 
       (.C(ap_clk),
        .CE(i_6_reg_3910),
        .D(\i_6_reg_391_reg[12]_i_1_n_14 ),
        .Q(i_6_reg_391_reg[12]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_6_reg_391_reg[12]_i_1 
       (.CI(\i_6_reg_391_reg[8]_i_1_n_7 ),
        .CO({\i_6_reg_391_reg[12]_i_1_n_7 ,\i_6_reg_391_reg[12]_i_1_n_8 ,\i_6_reg_391_reg[12]_i_1_n_9 ,\i_6_reg_391_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_6_reg_391_reg[12]_i_1_n_11 ,\i_6_reg_391_reg[12]_i_1_n_12 ,\i_6_reg_391_reg[12]_i_1_n_13 ,\i_6_reg_391_reg[12]_i_1_n_14 }),
        .S(i_6_reg_391_reg[15:12]));
  FDRE \i_6_reg_391_reg[13] 
       (.C(ap_clk),
        .CE(i_6_reg_3910),
        .D(\i_6_reg_391_reg[12]_i_1_n_13 ),
        .Q(i_6_reg_391_reg[13]),
        .R(gmem_AWVALID));
  FDRE \i_6_reg_391_reg[14] 
       (.C(ap_clk),
        .CE(i_6_reg_3910),
        .D(\i_6_reg_391_reg[12]_i_1_n_12 ),
        .Q(i_6_reg_391_reg[14]),
        .R(gmem_AWVALID));
  FDRE \i_6_reg_391_reg[15] 
       (.C(ap_clk),
        .CE(i_6_reg_3910),
        .D(\i_6_reg_391_reg[12]_i_1_n_11 ),
        .Q(i_6_reg_391_reg[15]),
        .R(gmem_AWVALID));
  FDRE \i_6_reg_391_reg[16] 
       (.C(ap_clk),
        .CE(i_6_reg_3910),
        .D(\i_6_reg_391_reg[16]_i_1_n_14 ),
        .Q(i_6_reg_391_reg[16]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_6_reg_391_reg[16]_i_1 
       (.CI(\i_6_reg_391_reg[12]_i_1_n_7 ),
        .CO({\i_6_reg_391_reg[16]_i_1_n_7 ,\i_6_reg_391_reg[16]_i_1_n_8 ,\i_6_reg_391_reg[16]_i_1_n_9 ,\i_6_reg_391_reg[16]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_6_reg_391_reg[16]_i_1_n_11 ,\i_6_reg_391_reg[16]_i_1_n_12 ,\i_6_reg_391_reg[16]_i_1_n_13 ,\i_6_reg_391_reg[16]_i_1_n_14 }),
        .S(i_6_reg_391_reg[19:16]));
  FDRE \i_6_reg_391_reg[17] 
       (.C(ap_clk),
        .CE(i_6_reg_3910),
        .D(\i_6_reg_391_reg[16]_i_1_n_13 ),
        .Q(i_6_reg_391_reg[17]),
        .R(gmem_AWVALID));
  FDRE \i_6_reg_391_reg[18] 
       (.C(ap_clk),
        .CE(i_6_reg_3910),
        .D(\i_6_reg_391_reg[16]_i_1_n_12 ),
        .Q(i_6_reg_391_reg[18]),
        .R(gmem_AWVALID));
  FDRE \i_6_reg_391_reg[19] 
       (.C(ap_clk),
        .CE(i_6_reg_3910),
        .D(\i_6_reg_391_reg[16]_i_1_n_11 ),
        .Q(i_6_reg_391_reg[19]),
        .R(gmem_AWVALID));
  FDRE \i_6_reg_391_reg[1] 
       (.C(ap_clk),
        .CE(i_6_reg_3910),
        .D(\i_6_reg_391_reg[0]_i_2_n_13 ),
        .Q(i_6_reg_391_reg[1]),
        .R(gmem_AWVALID));
  FDRE \i_6_reg_391_reg[20] 
       (.C(ap_clk),
        .CE(i_6_reg_3910),
        .D(\i_6_reg_391_reg[20]_i_1_n_14 ),
        .Q(i_6_reg_391_reg[20]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_6_reg_391_reg[20]_i_1 
       (.CI(\i_6_reg_391_reg[16]_i_1_n_7 ),
        .CO({\i_6_reg_391_reg[20]_i_1_n_7 ,\i_6_reg_391_reg[20]_i_1_n_8 ,\i_6_reg_391_reg[20]_i_1_n_9 ,\i_6_reg_391_reg[20]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_6_reg_391_reg[20]_i_1_n_11 ,\i_6_reg_391_reg[20]_i_1_n_12 ,\i_6_reg_391_reg[20]_i_1_n_13 ,\i_6_reg_391_reg[20]_i_1_n_14 }),
        .S(i_6_reg_391_reg[23:20]));
  FDRE \i_6_reg_391_reg[21] 
       (.C(ap_clk),
        .CE(i_6_reg_3910),
        .D(\i_6_reg_391_reg[20]_i_1_n_13 ),
        .Q(i_6_reg_391_reg[21]),
        .R(gmem_AWVALID));
  FDRE \i_6_reg_391_reg[22] 
       (.C(ap_clk),
        .CE(i_6_reg_3910),
        .D(\i_6_reg_391_reg[20]_i_1_n_12 ),
        .Q(i_6_reg_391_reg[22]),
        .R(gmem_AWVALID));
  FDRE \i_6_reg_391_reg[23] 
       (.C(ap_clk),
        .CE(i_6_reg_3910),
        .D(\i_6_reg_391_reg[20]_i_1_n_11 ),
        .Q(i_6_reg_391_reg[23]),
        .R(gmem_AWVALID));
  FDRE \i_6_reg_391_reg[24] 
       (.C(ap_clk),
        .CE(i_6_reg_3910),
        .D(\i_6_reg_391_reg[24]_i_1_n_14 ),
        .Q(i_6_reg_391_reg[24]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_6_reg_391_reg[24]_i_1 
       (.CI(\i_6_reg_391_reg[20]_i_1_n_7 ),
        .CO({\i_6_reg_391_reg[24]_i_1_n_7 ,\i_6_reg_391_reg[24]_i_1_n_8 ,\i_6_reg_391_reg[24]_i_1_n_9 ,\i_6_reg_391_reg[24]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_6_reg_391_reg[24]_i_1_n_11 ,\i_6_reg_391_reg[24]_i_1_n_12 ,\i_6_reg_391_reg[24]_i_1_n_13 ,\i_6_reg_391_reg[24]_i_1_n_14 }),
        .S(i_6_reg_391_reg[27:24]));
  FDRE \i_6_reg_391_reg[25] 
       (.C(ap_clk),
        .CE(i_6_reg_3910),
        .D(\i_6_reg_391_reg[24]_i_1_n_13 ),
        .Q(i_6_reg_391_reg[25]),
        .R(gmem_AWVALID));
  FDRE \i_6_reg_391_reg[26] 
       (.C(ap_clk),
        .CE(i_6_reg_3910),
        .D(\i_6_reg_391_reg[24]_i_1_n_12 ),
        .Q(i_6_reg_391_reg[26]),
        .R(gmem_AWVALID));
  FDRE \i_6_reg_391_reg[27] 
       (.C(ap_clk),
        .CE(i_6_reg_3910),
        .D(\i_6_reg_391_reg[24]_i_1_n_11 ),
        .Q(i_6_reg_391_reg[27]),
        .R(gmem_AWVALID));
  FDRE \i_6_reg_391_reg[28] 
       (.C(ap_clk),
        .CE(i_6_reg_3910),
        .D(\i_6_reg_391_reg[28]_i_1_n_14 ),
        .Q(i_6_reg_391_reg[28]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_6_reg_391_reg[28]_i_1 
       (.CI(\i_6_reg_391_reg[24]_i_1_n_7 ),
        .CO({\NLW_i_6_reg_391_reg[28]_i_1_CO_UNCONNECTED [3:2],\i_6_reg_391_reg[28]_i_1_n_9 ,\i_6_reg_391_reg[28]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_6_reg_391_reg[28]_i_1_O_UNCONNECTED [3],\i_6_reg_391_reg[28]_i_1_n_12 ,\i_6_reg_391_reg[28]_i_1_n_13 ,\i_6_reg_391_reg[28]_i_1_n_14 }),
        .S({1'b0,i_6_reg_391_reg[30:28]}));
  FDRE \i_6_reg_391_reg[29] 
       (.C(ap_clk),
        .CE(i_6_reg_3910),
        .D(\i_6_reg_391_reg[28]_i_1_n_13 ),
        .Q(i_6_reg_391_reg[29]),
        .R(gmem_AWVALID));
  FDRE \i_6_reg_391_reg[2] 
       (.C(ap_clk),
        .CE(i_6_reg_3910),
        .D(\i_6_reg_391_reg[0]_i_2_n_12 ),
        .Q(i_6_reg_391_reg[2]),
        .R(gmem_AWVALID));
  FDRE \i_6_reg_391_reg[30] 
       (.C(ap_clk),
        .CE(i_6_reg_3910),
        .D(\i_6_reg_391_reg[28]_i_1_n_12 ),
        .Q(i_6_reg_391_reg[30]),
        .R(gmem_AWVALID));
  FDRE \i_6_reg_391_reg[3] 
       (.C(ap_clk),
        .CE(i_6_reg_3910),
        .D(\i_6_reg_391_reg[0]_i_2_n_11 ),
        .Q(i_6_reg_391_reg[3]),
        .R(gmem_AWVALID));
  FDRE \i_6_reg_391_reg[4] 
       (.C(ap_clk),
        .CE(i_6_reg_3910),
        .D(\i_6_reg_391_reg[4]_i_1_n_14 ),
        .Q(i_6_reg_391_reg[4]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_6_reg_391_reg[4]_i_1 
       (.CI(\i_6_reg_391_reg[0]_i_2_n_7 ),
        .CO({\i_6_reg_391_reg[4]_i_1_n_7 ,\i_6_reg_391_reg[4]_i_1_n_8 ,\i_6_reg_391_reg[4]_i_1_n_9 ,\i_6_reg_391_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_6_reg_391_reg[4]_i_1_n_11 ,\i_6_reg_391_reg[4]_i_1_n_12 ,\i_6_reg_391_reg[4]_i_1_n_13 ,\i_6_reg_391_reg[4]_i_1_n_14 }),
        .S(i_6_reg_391_reg[7:4]));
  FDRE \i_6_reg_391_reg[5] 
       (.C(ap_clk),
        .CE(i_6_reg_3910),
        .D(\i_6_reg_391_reg[4]_i_1_n_13 ),
        .Q(i_6_reg_391_reg[5]),
        .R(gmem_AWVALID));
  FDRE \i_6_reg_391_reg[6] 
       (.C(ap_clk),
        .CE(i_6_reg_3910),
        .D(\i_6_reg_391_reg[4]_i_1_n_12 ),
        .Q(i_6_reg_391_reg[6]),
        .R(gmem_AWVALID));
  FDRE \i_6_reg_391_reg[7] 
       (.C(ap_clk),
        .CE(i_6_reg_3910),
        .D(\i_6_reg_391_reg[4]_i_1_n_11 ),
        .Q(i_6_reg_391_reg[7]),
        .R(gmem_AWVALID));
  FDRE \i_6_reg_391_reg[8] 
       (.C(ap_clk),
        .CE(i_6_reg_3910),
        .D(\i_6_reg_391_reg[8]_i_1_n_14 ),
        .Q(i_6_reg_391_reg[8]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_6_reg_391_reg[8]_i_1 
       (.CI(\i_6_reg_391_reg[4]_i_1_n_7 ),
        .CO({\i_6_reg_391_reg[8]_i_1_n_7 ,\i_6_reg_391_reg[8]_i_1_n_8 ,\i_6_reg_391_reg[8]_i_1_n_9 ,\i_6_reg_391_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_6_reg_391_reg[8]_i_1_n_11 ,\i_6_reg_391_reg[8]_i_1_n_12 ,\i_6_reg_391_reg[8]_i_1_n_13 ,\i_6_reg_391_reg[8]_i_1_n_14 }),
        .S(i_6_reg_391_reg[11:8]));
  FDRE \i_6_reg_391_reg[9] 
       (.C(ap_clk),
        .CE(i_6_reg_3910),
        .D(\i_6_reg_391_reg[8]_i_1_n_13 ),
        .Q(i_6_reg_391_reg[9]),
        .R(gmem_AWVALID));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_303[0]_i_3 
       (.I0(i_reg_303_reg[0]),
        .O(\i_reg_303[0]_i_3_n_7 ));
  FDRE \i_reg_303_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_3030),
        .D(\i_reg_303_reg[0]_i_2_n_14 ),
        .Q(i_reg_303_reg[0]),
        .R(ap_CS_fsm_state15));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_303_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_reg_303_reg[0]_i_2_n_7 ,\i_reg_303_reg[0]_i_2_n_8 ,\i_reg_303_reg[0]_i_2_n_9 ,\i_reg_303_reg[0]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_reg_303_reg[0]_i_2_n_11 ,\i_reg_303_reg[0]_i_2_n_12 ,\i_reg_303_reg[0]_i_2_n_13 ,\i_reg_303_reg[0]_i_2_n_14 }),
        .S({i_reg_303_reg[3:1],\i_reg_303[0]_i_3_n_7 }));
  FDRE \i_reg_303_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_3030),
        .D(\i_reg_303_reg[8]_i_1_n_12 ),
        .Q(i_reg_303_reg__0[10]),
        .R(ap_CS_fsm_state15));
  FDRE \i_reg_303_reg[11] 
       (.C(ap_clk),
        .CE(i_reg_3030),
        .D(\i_reg_303_reg[8]_i_1_n_11 ),
        .Q(i_reg_303_reg__0[11]),
        .R(ap_CS_fsm_state15));
  FDRE \i_reg_303_reg[12] 
       (.C(ap_clk),
        .CE(i_reg_3030),
        .D(\i_reg_303_reg[12]_i_1_n_14 ),
        .Q(i_reg_303_reg__0[12]),
        .R(ap_CS_fsm_state15));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_303_reg[12]_i_1 
       (.CI(\i_reg_303_reg[8]_i_1_n_7 ),
        .CO({\i_reg_303_reg[12]_i_1_n_7 ,\i_reg_303_reg[12]_i_1_n_8 ,\i_reg_303_reg[12]_i_1_n_9 ,\i_reg_303_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_303_reg[12]_i_1_n_11 ,\i_reg_303_reg[12]_i_1_n_12 ,\i_reg_303_reg[12]_i_1_n_13 ,\i_reg_303_reg[12]_i_1_n_14 }),
        .S(i_reg_303_reg__0[15:12]));
  FDRE \i_reg_303_reg[13] 
       (.C(ap_clk),
        .CE(i_reg_3030),
        .D(\i_reg_303_reg[12]_i_1_n_13 ),
        .Q(i_reg_303_reg__0[13]),
        .R(ap_CS_fsm_state15));
  FDRE \i_reg_303_reg[14] 
       (.C(ap_clk),
        .CE(i_reg_3030),
        .D(\i_reg_303_reg[12]_i_1_n_12 ),
        .Q(i_reg_303_reg__0[14]),
        .R(ap_CS_fsm_state15));
  FDRE \i_reg_303_reg[15] 
       (.C(ap_clk),
        .CE(i_reg_3030),
        .D(\i_reg_303_reg[12]_i_1_n_11 ),
        .Q(i_reg_303_reg__0[15]),
        .R(ap_CS_fsm_state15));
  FDRE \i_reg_303_reg[16] 
       (.C(ap_clk),
        .CE(i_reg_3030),
        .D(\i_reg_303_reg[16]_i_1_n_14 ),
        .Q(i_reg_303_reg__0[16]),
        .R(ap_CS_fsm_state15));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_303_reg[16]_i_1 
       (.CI(\i_reg_303_reg[12]_i_1_n_7 ),
        .CO({\i_reg_303_reg[16]_i_1_n_7 ,\i_reg_303_reg[16]_i_1_n_8 ,\i_reg_303_reg[16]_i_1_n_9 ,\i_reg_303_reg[16]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_303_reg[16]_i_1_n_11 ,\i_reg_303_reg[16]_i_1_n_12 ,\i_reg_303_reg[16]_i_1_n_13 ,\i_reg_303_reg[16]_i_1_n_14 }),
        .S(i_reg_303_reg__0[19:16]));
  FDRE \i_reg_303_reg[17] 
       (.C(ap_clk),
        .CE(i_reg_3030),
        .D(\i_reg_303_reg[16]_i_1_n_13 ),
        .Q(i_reg_303_reg__0[17]),
        .R(ap_CS_fsm_state15));
  FDRE \i_reg_303_reg[18] 
       (.C(ap_clk),
        .CE(i_reg_3030),
        .D(\i_reg_303_reg[16]_i_1_n_12 ),
        .Q(i_reg_303_reg__0[18]),
        .R(ap_CS_fsm_state15));
  FDRE \i_reg_303_reg[19] 
       (.C(ap_clk),
        .CE(i_reg_3030),
        .D(\i_reg_303_reg[16]_i_1_n_11 ),
        .Q(i_reg_303_reg__0[19]),
        .R(ap_CS_fsm_state15));
  FDRE \i_reg_303_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_3030),
        .D(\i_reg_303_reg[0]_i_2_n_13 ),
        .Q(i_reg_303_reg[1]),
        .R(ap_CS_fsm_state15));
  FDRE \i_reg_303_reg[20] 
       (.C(ap_clk),
        .CE(i_reg_3030),
        .D(\i_reg_303_reg[20]_i_1_n_14 ),
        .Q(i_reg_303_reg__0[20]),
        .R(ap_CS_fsm_state15));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_303_reg[20]_i_1 
       (.CI(\i_reg_303_reg[16]_i_1_n_7 ),
        .CO({\i_reg_303_reg[20]_i_1_n_7 ,\i_reg_303_reg[20]_i_1_n_8 ,\i_reg_303_reg[20]_i_1_n_9 ,\i_reg_303_reg[20]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_303_reg[20]_i_1_n_11 ,\i_reg_303_reg[20]_i_1_n_12 ,\i_reg_303_reg[20]_i_1_n_13 ,\i_reg_303_reg[20]_i_1_n_14 }),
        .S(i_reg_303_reg__0[23:20]));
  FDRE \i_reg_303_reg[21] 
       (.C(ap_clk),
        .CE(i_reg_3030),
        .D(\i_reg_303_reg[20]_i_1_n_13 ),
        .Q(i_reg_303_reg__0[21]),
        .R(ap_CS_fsm_state15));
  FDRE \i_reg_303_reg[22] 
       (.C(ap_clk),
        .CE(i_reg_3030),
        .D(\i_reg_303_reg[20]_i_1_n_12 ),
        .Q(i_reg_303_reg__0[22]),
        .R(ap_CS_fsm_state15));
  FDRE \i_reg_303_reg[23] 
       (.C(ap_clk),
        .CE(i_reg_3030),
        .D(\i_reg_303_reg[20]_i_1_n_11 ),
        .Q(i_reg_303_reg__0[23]),
        .R(ap_CS_fsm_state15));
  FDRE \i_reg_303_reg[24] 
       (.C(ap_clk),
        .CE(i_reg_3030),
        .D(\i_reg_303_reg[24]_i_1_n_14 ),
        .Q(i_reg_303_reg__0[24]),
        .R(ap_CS_fsm_state15));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_303_reg[24]_i_1 
       (.CI(\i_reg_303_reg[20]_i_1_n_7 ),
        .CO({\i_reg_303_reg[24]_i_1_n_7 ,\i_reg_303_reg[24]_i_1_n_8 ,\i_reg_303_reg[24]_i_1_n_9 ,\i_reg_303_reg[24]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_303_reg[24]_i_1_n_11 ,\i_reg_303_reg[24]_i_1_n_12 ,\i_reg_303_reg[24]_i_1_n_13 ,\i_reg_303_reg[24]_i_1_n_14 }),
        .S(i_reg_303_reg__0[27:24]));
  FDRE \i_reg_303_reg[25] 
       (.C(ap_clk),
        .CE(i_reg_3030),
        .D(\i_reg_303_reg[24]_i_1_n_13 ),
        .Q(i_reg_303_reg__0[25]),
        .R(ap_CS_fsm_state15));
  FDRE \i_reg_303_reg[26] 
       (.C(ap_clk),
        .CE(i_reg_3030),
        .D(\i_reg_303_reg[24]_i_1_n_12 ),
        .Q(i_reg_303_reg__0[26]),
        .R(ap_CS_fsm_state15));
  FDRE \i_reg_303_reg[27] 
       (.C(ap_clk),
        .CE(i_reg_3030),
        .D(\i_reg_303_reg[24]_i_1_n_11 ),
        .Q(i_reg_303_reg__0[27]),
        .R(ap_CS_fsm_state15));
  FDRE \i_reg_303_reg[28] 
       (.C(ap_clk),
        .CE(i_reg_3030),
        .D(\i_reg_303_reg[28]_i_1_n_14 ),
        .Q(i_reg_303_reg__0[28]),
        .R(ap_CS_fsm_state15));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_303_reg[28]_i_1 
       (.CI(\i_reg_303_reg[24]_i_1_n_7 ),
        .CO({\NLW_i_reg_303_reg[28]_i_1_CO_UNCONNECTED [3:2],\i_reg_303_reg[28]_i_1_n_9 ,\i_reg_303_reg[28]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_303_reg[28]_i_1_O_UNCONNECTED [3],\i_reg_303_reg[28]_i_1_n_12 ,\i_reg_303_reg[28]_i_1_n_13 ,\i_reg_303_reg[28]_i_1_n_14 }),
        .S({1'b0,i_reg_303_reg__0[30:28]}));
  FDRE \i_reg_303_reg[29] 
       (.C(ap_clk),
        .CE(i_reg_3030),
        .D(\i_reg_303_reg[28]_i_1_n_13 ),
        .Q(i_reg_303_reg__0[29]),
        .R(ap_CS_fsm_state15));
  FDRE \i_reg_303_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_3030),
        .D(\i_reg_303_reg[0]_i_2_n_12 ),
        .Q(i_reg_303_reg[2]),
        .R(ap_CS_fsm_state15));
  FDRE \i_reg_303_reg[30] 
       (.C(ap_clk),
        .CE(i_reg_3030),
        .D(\i_reg_303_reg[28]_i_1_n_12 ),
        .Q(i_reg_303_reg__0[30]),
        .R(ap_CS_fsm_state15));
  FDRE \i_reg_303_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_3030),
        .D(\i_reg_303_reg[0]_i_2_n_11 ),
        .Q(i_reg_303_reg[3]),
        .R(ap_CS_fsm_state15));
  FDRE \i_reg_303_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_3030),
        .D(\i_reg_303_reg[4]_i_1_n_14 ),
        .Q(i_reg_303_reg__0[4]),
        .R(ap_CS_fsm_state15));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_303_reg[4]_i_1 
       (.CI(\i_reg_303_reg[0]_i_2_n_7 ),
        .CO({\i_reg_303_reg[4]_i_1_n_7 ,\i_reg_303_reg[4]_i_1_n_8 ,\i_reg_303_reg[4]_i_1_n_9 ,\i_reg_303_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_303_reg[4]_i_1_n_11 ,\i_reg_303_reg[4]_i_1_n_12 ,\i_reg_303_reg[4]_i_1_n_13 ,\i_reg_303_reg[4]_i_1_n_14 }),
        .S(i_reg_303_reg__0[7:4]));
  FDRE \i_reg_303_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_3030),
        .D(\i_reg_303_reg[4]_i_1_n_13 ),
        .Q(i_reg_303_reg__0[5]),
        .R(ap_CS_fsm_state15));
  FDRE \i_reg_303_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_3030),
        .D(\i_reg_303_reg[4]_i_1_n_12 ),
        .Q(i_reg_303_reg__0[6]),
        .R(ap_CS_fsm_state15));
  FDRE \i_reg_303_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_3030),
        .D(\i_reg_303_reg[4]_i_1_n_11 ),
        .Q(i_reg_303_reg__0[7]),
        .R(ap_CS_fsm_state15));
  FDRE \i_reg_303_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_3030),
        .D(\i_reg_303_reg[8]_i_1_n_14 ),
        .Q(i_reg_303_reg__0[8]),
        .R(ap_CS_fsm_state15));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_303_reg[8]_i_1 
       (.CI(\i_reg_303_reg[4]_i_1_n_7 ),
        .CO({\i_reg_303_reg[8]_i_1_n_7 ,\i_reg_303_reg[8]_i_1_n_8 ,\i_reg_303_reg[8]_i_1_n_9 ,\i_reg_303_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_303_reg[8]_i_1_n_11 ,\i_reg_303_reg[8]_i_1_n_12 ,\i_reg_303_reg[8]_i_1_n_13 ,\i_reg_303_reg[8]_i_1_n_14 }),
        .S(i_reg_303_reg__0[11:8]));
  FDRE \i_reg_303_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_3030),
        .D(\i_reg_303_reg[8]_i_1_n_13 ),
        .Q(i_reg_303_reg__0[9]),
        .R(ap_CS_fsm_state15));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln32_1_reg_757[0]_i_10 
       (.I0(i_reg_303_reg__0[14]),
        .I1(trunc_ln32_reg_747[14]),
        .I2(i_reg_303_reg__0[13]),
        .I3(trunc_ln32_reg_747[13]),
        .I4(trunc_ln32_reg_747[12]),
        .I5(i_reg_303_reg__0[12]),
        .O(\icmp_ln32_1_reg_757[0]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln32_1_reg_757[0]_i_11 
       (.I0(i_reg_303_reg__0[11]),
        .I1(trunc_ln32_reg_747[11]),
        .I2(i_reg_303_reg__0[10]),
        .I3(trunc_ln32_reg_747[10]),
        .I4(trunc_ln32_reg_747[9]),
        .I5(i_reg_303_reg__0[9]),
        .O(\icmp_ln32_1_reg_757[0]_i_11_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln32_1_reg_757[0]_i_12 
       (.I0(i_reg_303_reg__0[8]),
        .I1(trunc_ln32_reg_747[8]),
        .I2(i_reg_303_reg__0[7]),
        .I3(trunc_ln32_reg_747[7]),
        .I4(trunc_ln32_reg_747[6]),
        .I5(i_reg_303_reg__0[6]),
        .O(\icmp_ln32_1_reg_757[0]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln32_1_reg_757[0]_i_13 
       (.I0(trunc_ln32_reg_747[3]),
        .I1(i_reg_303_reg[3]),
        .I2(i_reg_303_reg__0[5]),
        .I3(trunc_ln32_reg_747[5]),
        .I4(trunc_ln32_reg_747[4]),
        .I5(i_reg_303_reg__0[4]),
        .O(\icmp_ln32_1_reg_757[0]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln32_1_reg_757[0]_i_14 
       (.I0(trunc_ln32_reg_747[2]),
        .I1(i_reg_303_reg[2]),
        .I2(trunc_ln32_reg_747[1]),
        .I3(i_reg_303_reg[1]),
        .I4(i_reg_303_reg[0]),
        .I5(trunc_ln32_reg_747[0]),
        .O(\icmp_ln32_1_reg_757[0]_i_14_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln32_1_reg_757[0]_i_3 
       (.I0(trunc_ln32_reg_747[30]),
        .I1(i_reg_303_reg__0[30]),
        .O(\icmp_ln32_1_reg_757[0]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln32_1_reg_757[0]_i_4 
       (.I0(i_reg_303_reg__0[29]),
        .I1(trunc_ln32_reg_747[29]),
        .I2(i_reg_303_reg__0[28]),
        .I3(trunc_ln32_reg_747[28]),
        .I4(trunc_ln32_reg_747[27]),
        .I5(i_reg_303_reg__0[27]),
        .O(\icmp_ln32_1_reg_757[0]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln32_1_reg_757[0]_i_5 
       (.I0(i_reg_303_reg__0[26]),
        .I1(trunc_ln32_reg_747[26]),
        .I2(i_reg_303_reg__0[25]),
        .I3(trunc_ln32_reg_747[25]),
        .I4(trunc_ln32_reg_747[24]),
        .I5(i_reg_303_reg__0[24]),
        .O(\icmp_ln32_1_reg_757[0]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln32_1_reg_757[0]_i_7 
       (.I0(i_reg_303_reg__0[23]),
        .I1(trunc_ln32_reg_747[23]),
        .I2(i_reg_303_reg__0[22]),
        .I3(trunc_ln32_reg_747[22]),
        .I4(trunc_ln32_reg_747[21]),
        .I5(i_reg_303_reg__0[21]),
        .O(\icmp_ln32_1_reg_757[0]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln32_1_reg_757[0]_i_8 
       (.I0(i_reg_303_reg__0[20]),
        .I1(trunc_ln32_reg_747[20]),
        .I2(i_reg_303_reg__0[19]),
        .I3(trunc_ln32_reg_747[19]),
        .I4(trunc_ln32_reg_747[18]),
        .I5(i_reg_303_reg__0[18]),
        .O(\icmp_ln32_1_reg_757[0]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln32_1_reg_757[0]_i_9 
       (.I0(i_reg_303_reg__0[17]),
        .I1(trunc_ln32_reg_747[17]),
        .I2(i_reg_303_reg__0[16]),
        .I3(trunc_ln32_reg_747[16]),
        .I4(trunc_ln32_reg_747[15]),
        .I5(i_reg_303_reg__0[15]),
        .O(\icmp_ln32_1_reg_757[0]_i_9_n_7 ));
  FDRE \icmp_ln32_1_reg_757_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln32_1_reg_7570),
        .D(\icmp_ln32_1_reg_757_reg_n_7_[0] ),
        .Q(icmp_ln32_1_reg_757_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln32_1_reg_757_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln32_1_reg_7570),
        .D(ap_condition_pp0_exit_iter0_state16),
        .Q(\icmp_ln32_1_reg_757_reg_n_7_[0] ),
        .R(1'b0));
  CARRY4 \icmp_ln32_1_reg_757_reg[0]_i_1 
       (.CI(\icmp_ln32_1_reg_757_reg[0]_i_2_n_7 ),
        .CO({\NLW_icmp_ln32_1_reg_757_reg[0]_i_1_CO_UNCONNECTED [3],ap_condition_pp0_exit_iter0_state16,\icmp_ln32_1_reg_757_reg[0]_i_1_n_9 ,\icmp_ln32_1_reg_757_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln32_1_reg_757_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\icmp_ln32_1_reg_757[0]_i_3_n_7 ,\icmp_ln32_1_reg_757[0]_i_4_n_7 ,\icmp_ln32_1_reg_757[0]_i_5_n_7 }));
  CARRY4 \icmp_ln32_1_reg_757_reg[0]_i_2 
       (.CI(\icmp_ln32_1_reg_757_reg[0]_i_6_n_7 ),
        .CO({\icmp_ln32_1_reg_757_reg[0]_i_2_n_7 ,\icmp_ln32_1_reg_757_reg[0]_i_2_n_8 ,\icmp_ln32_1_reg_757_reg[0]_i_2_n_9 ,\icmp_ln32_1_reg_757_reg[0]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln32_1_reg_757_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln32_1_reg_757[0]_i_7_n_7 ,\icmp_ln32_1_reg_757[0]_i_8_n_7 ,\icmp_ln32_1_reg_757[0]_i_9_n_7 ,\icmp_ln32_1_reg_757[0]_i_10_n_7 }));
  CARRY4 \icmp_ln32_1_reg_757_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\icmp_ln32_1_reg_757_reg[0]_i_6_n_7 ,\icmp_ln32_1_reg_757_reg[0]_i_6_n_8 ,\icmp_ln32_1_reg_757_reg[0]_i_6_n_9 ,\icmp_ln32_1_reg_757_reg[0]_i_6_n_10 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln32_1_reg_757_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\icmp_ln32_1_reg_757[0]_i_11_n_7 ,\icmp_ln32_1_reg_757[0]_i_12_n_7 ,\icmp_ln32_1_reg_757[0]_i_13_n_7 ,\icmp_ln32_1_reg_757[0]_i_14_n_7 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln32_reg_738[0]_i_1 
       (.I0(icmp_ln32_fu_449_p2),
        .I1(ap_CS_fsm_state8),
        .I2(icmp_ln32_reg_738),
        .O(\icmp_ln32_reg_738[0]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln32_reg_738[0]_i_10 
       (.I0(dim_read_reg_706[26]),
        .I1(dim_read_reg_706[27]),
        .O(\icmp_ln32_reg_738[0]_i_10_n_7 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln32_reg_738[0]_i_11 
       (.I0(dim_read_reg_706[24]),
        .I1(dim_read_reg_706[25]),
        .O(\icmp_ln32_reg_738[0]_i_11_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln32_reg_738[0]_i_13 
       (.I0(dim_read_reg_706[22]),
        .I1(dim_read_reg_706[23]),
        .O(\icmp_ln32_reg_738[0]_i_13_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln32_reg_738[0]_i_14 
       (.I0(dim_read_reg_706[20]),
        .I1(dim_read_reg_706[21]),
        .O(\icmp_ln32_reg_738[0]_i_14_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln32_reg_738[0]_i_15 
       (.I0(dim_read_reg_706[18]),
        .I1(dim_read_reg_706[19]),
        .O(\icmp_ln32_reg_738[0]_i_15_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln32_reg_738[0]_i_16 
       (.I0(dim_read_reg_706[16]),
        .I1(dim_read_reg_706[17]),
        .O(\icmp_ln32_reg_738[0]_i_16_n_7 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln32_reg_738[0]_i_17 
       (.I0(dim_read_reg_706[22]),
        .I1(dim_read_reg_706[23]),
        .O(\icmp_ln32_reg_738[0]_i_17_n_7 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln32_reg_738[0]_i_18 
       (.I0(dim_read_reg_706[20]),
        .I1(dim_read_reg_706[21]),
        .O(\icmp_ln32_reg_738[0]_i_18_n_7 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln32_reg_738[0]_i_19 
       (.I0(dim_read_reg_706[18]),
        .I1(dim_read_reg_706[19]),
        .O(\icmp_ln32_reg_738[0]_i_19_n_7 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln32_reg_738[0]_i_20 
       (.I0(dim_read_reg_706[16]),
        .I1(dim_read_reg_706[17]),
        .O(\icmp_ln32_reg_738[0]_i_20_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln32_reg_738[0]_i_22 
       (.I0(dim_read_reg_706[14]),
        .I1(dim_read_reg_706[15]),
        .O(\icmp_ln32_reg_738[0]_i_22_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln32_reg_738[0]_i_23 
       (.I0(dim_read_reg_706[12]),
        .I1(dim_read_reg_706[13]),
        .O(\icmp_ln32_reg_738[0]_i_23_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln32_reg_738[0]_i_24 
       (.I0(dim_read_reg_706[10]),
        .I1(dim_read_reg_706[11]),
        .O(\icmp_ln32_reg_738[0]_i_24_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln32_reg_738[0]_i_25 
       (.I0(dim_read_reg_706[8]),
        .I1(dim_read_reg_706[9]),
        .O(\icmp_ln32_reg_738[0]_i_25_n_7 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln32_reg_738[0]_i_26 
       (.I0(dim_read_reg_706[14]),
        .I1(dim_read_reg_706[15]),
        .O(\icmp_ln32_reg_738[0]_i_26_n_7 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln32_reg_738[0]_i_27 
       (.I0(dim_read_reg_706[12]),
        .I1(dim_read_reg_706[13]),
        .O(\icmp_ln32_reg_738[0]_i_27_n_7 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln32_reg_738[0]_i_28 
       (.I0(dim_read_reg_706[10]),
        .I1(dim_read_reg_706[11]),
        .O(\icmp_ln32_reg_738[0]_i_28_n_7 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln32_reg_738[0]_i_29 
       (.I0(dim_read_reg_706[8]),
        .I1(dim_read_reg_706[9]),
        .O(\icmp_ln32_reg_738[0]_i_29_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln32_reg_738[0]_i_30 
       (.I0(dim_read_reg_706[6]),
        .I1(dim_read_reg_706[7]),
        .O(\icmp_ln32_reg_738[0]_i_30_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln32_reg_738[0]_i_31 
       (.I0(dim_read_reg_706[4]),
        .I1(dim_read_reg_706[5]),
        .O(\icmp_ln32_reg_738[0]_i_31_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln32_reg_738[0]_i_32 
       (.I0(dim_read_reg_706[2]),
        .I1(dim_read_reg_706[3]),
        .O(\icmp_ln32_reg_738[0]_i_32_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln32_reg_738[0]_i_33 
       (.I0(dim_read_reg_706[0]),
        .I1(dim_read_reg_706[1]),
        .O(\icmp_ln32_reg_738[0]_i_33_n_7 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln32_reg_738[0]_i_34 
       (.I0(dim_read_reg_706[6]),
        .I1(dim_read_reg_706[7]),
        .O(\icmp_ln32_reg_738[0]_i_34_n_7 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln32_reg_738[0]_i_35 
       (.I0(dim_read_reg_706[4]),
        .I1(dim_read_reg_706[5]),
        .O(\icmp_ln32_reg_738[0]_i_35_n_7 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln32_reg_738[0]_i_36 
       (.I0(dim_read_reg_706[2]),
        .I1(dim_read_reg_706[3]),
        .O(\icmp_ln32_reg_738[0]_i_36_n_7 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln32_reg_738[0]_i_37 
       (.I0(dim_read_reg_706[0]),
        .I1(dim_read_reg_706[1]),
        .O(\icmp_ln32_reg_738[0]_i_37_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln32_reg_738[0]_i_4 
       (.I0(dim_read_reg_706[30]),
        .I1(dim_read_reg_706[31]),
        .O(\icmp_ln32_reg_738[0]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln32_reg_738[0]_i_5 
       (.I0(dim_read_reg_706[28]),
        .I1(dim_read_reg_706[29]),
        .O(\icmp_ln32_reg_738[0]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln32_reg_738[0]_i_6 
       (.I0(dim_read_reg_706[26]),
        .I1(dim_read_reg_706[27]),
        .O(\icmp_ln32_reg_738[0]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln32_reg_738[0]_i_7 
       (.I0(dim_read_reg_706[24]),
        .I1(dim_read_reg_706[25]),
        .O(\icmp_ln32_reg_738[0]_i_7_n_7 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln32_reg_738[0]_i_8 
       (.I0(dim_read_reg_706[30]),
        .I1(dim_read_reg_706[31]),
        .O(\icmp_ln32_reg_738[0]_i_8_n_7 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln32_reg_738[0]_i_9 
       (.I0(dim_read_reg_706[28]),
        .I1(dim_read_reg_706[29]),
        .O(\icmp_ln32_reg_738[0]_i_9_n_7 ));
  FDRE \icmp_ln32_reg_738_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln32_reg_738[0]_i_1_n_7 ),
        .Q(icmp_ln32_reg_738),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln32_reg_738_reg[0]_i_12 
       (.CI(\icmp_ln32_reg_738_reg[0]_i_21_n_7 ),
        .CO({\icmp_ln32_reg_738_reg[0]_i_12_n_7 ,\icmp_ln32_reg_738_reg[0]_i_12_n_8 ,\icmp_ln32_reg_738_reg[0]_i_12_n_9 ,\icmp_ln32_reg_738_reg[0]_i_12_n_10 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln32_reg_738[0]_i_22_n_7 ,\icmp_ln32_reg_738[0]_i_23_n_7 ,\icmp_ln32_reg_738[0]_i_24_n_7 ,\icmp_ln32_reg_738[0]_i_25_n_7 }),
        .O(\NLW_icmp_ln32_reg_738_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\icmp_ln32_reg_738[0]_i_26_n_7 ,\icmp_ln32_reg_738[0]_i_27_n_7 ,\icmp_ln32_reg_738[0]_i_28_n_7 ,\icmp_ln32_reg_738[0]_i_29_n_7 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln32_reg_738_reg[0]_i_2 
       (.CI(\icmp_ln32_reg_738_reg[0]_i_3_n_7 ),
        .CO({icmp_ln32_fu_449_p2,\icmp_ln32_reg_738_reg[0]_i_2_n_8 ,\icmp_ln32_reg_738_reg[0]_i_2_n_9 ,\icmp_ln32_reg_738_reg[0]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln32_reg_738[0]_i_4_n_7 ,\icmp_ln32_reg_738[0]_i_5_n_7 ,\icmp_ln32_reg_738[0]_i_6_n_7 ,\icmp_ln32_reg_738[0]_i_7_n_7 }),
        .O(\NLW_icmp_ln32_reg_738_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln32_reg_738[0]_i_8_n_7 ,\icmp_ln32_reg_738[0]_i_9_n_7 ,\icmp_ln32_reg_738[0]_i_10_n_7 ,\icmp_ln32_reg_738[0]_i_11_n_7 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln32_reg_738_reg[0]_i_21 
       (.CI(1'b0),
        .CO({\icmp_ln32_reg_738_reg[0]_i_21_n_7 ,\icmp_ln32_reg_738_reg[0]_i_21_n_8 ,\icmp_ln32_reg_738_reg[0]_i_21_n_9 ,\icmp_ln32_reg_738_reg[0]_i_21_n_10 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln32_reg_738[0]_i_30_n_7 ,\icmp_ln32_reg_738[0]_i_31_n_7 ,\icmp_ln32_reg_738[0]_i_32_n_7 ,\icmp_ln32_reg_738[0]_i_33_n_7 }),
        .O(\NLW_icmp_ln32_reg_738_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\icmp_ln32_reg_738[0]_i_34_n_7 ,\icmp_ln32_reg_738[0]_i_35_n_7 ,\icmp_ln32_reg_738[0]_i_36_n_7 ,\icmp_ln32_reg_738[0]_i_37_n_7 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln32_reg_738_reg[0]_i_3 
       (.CI(\icmp_ln32_reg_738_reg[0]_i_12_n_7 ),
        .CO({\icmp_ln32_reg_738_reg[0]_i_3_n_7 ,\icmp_ln32_reg_738_reg[0]_i_3_n_8 ,\icmp_ln32_reg_738_reg[0]_i_3_n_9 ,\icmp_ln32_reg_738_reg[0]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln32_reg_738[0]_i_13_n_7 ,\icmp_ln32_reg_738[0]_i_14_n_7 ,\icmp_ln32_reg_738[0]_i_15_n_7 ,\icmp_ln32_reg_738[0]_i_16_n_7 }),
        .O(\NLW_icmp_ln32_reg_738_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln32_reg_738[0]_i_17_n_7 ,\icmp_ln32_reg_738[0]_i_18_n_7 ,\icmp_ln32_reg_738[0]_i_19_n_7 ,\icmp_ln32_reg_738[0]_i_20_n_7 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln36_reg_771[0]_i_1 
       (.I0(icmp_ln36_fu_480_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(icmp_ln36_reg_771),
        .O(\icmp_ln36_reg_771[0]_i_1_n_7 ));
  FDRE \icmp_ln36_reg_771_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln36_reg_771[0]_i_1_n_7 ),
        .Q(icmp_ln36_reg_771),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln42_reg_795[0]_i_1 
       (.I0(ap_condition_pp2_exit_iter0_state23),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(icmp_ln42_reg_795),
        .O(\icmp_ln42_reg_795[0]_i_1_n_7 ));
  FDRE \icmp_ln42_reg_795_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln42_reg_795[0]_i_1_n_7 ),
        .Q(icmp_ln42_reg_795),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln48_reg_814[0]_i_1 
       (.I0(ap_condition_pp3_exit_iter0_state26),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(icmp_ln48_reg_814),
        .O(\icmp_ln48_reg_814[0]_i_1_n_7 ));
  (* srl_bus_name = "inst/\icmp_ln48_reg_814_pp3_iter12_reg_reg " *) 
  (* srl_name = "inst/\icmp_ln48_reg_814_pp3_iter12_reg_reg[0]_srl11 " *) 
  SRL16E \icmp_ln48_reg_814_pp3_iter12_reg_reg[0]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln48_reg_814_pp3_iter1_reg),
        .Q(\icmp_ln48_reg_814_pp3_iter12_reg_reg[0]_srl11_n_7 ));
  FDRE \icmp_ln48_reg_814_pp3_iter13_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln48_reg_814_pp3_iter12_reg_reg[0]_srl11_n_7 ),
        .Q(icmp_ln48_reg_814_pp3_iter13_reg),
        .R(1'b0));
  FDRE \icmp_ln48_reg_814_pp3_iter14_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln48_reg_814_pp3_iter13_reg),
        .Q(icmp_ln48_reg_814_pp3_iter14_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln48_reg_814_pp3_iter1_reg[0]_i_1 
       (.I0(icmp_ln48_reg_814),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(icmp_ln48_reg_814_pp3_iter1_reg),
        .O(\icmp_ln48_reg_814_pp3_iter1_reg[0]_i_1_n_7 ));
  FDRE \icmp_ln48_reg_814_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln48_reg_814_pp3_iter1_reg[0]_i_1_n_7 ),
        .Q(icmp_ln48_reg_814_pp3_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln48_reg_814_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln48_reg_814[0]_i_1_n_7 ),
        .Q(icmp_ln48_reg_814),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln52_reg_838[0]_i_10 
       (.I0(i_4_reg_369_reg__0[14]),
        .I1(dim_read_reg_706[14]),
        .I2(i_4_reg_369_reg__0[13]),
        .I3(dim_read_reg_706[13]),
        .I4(dim_read_reg_706[12]),
        .I5(i_4_reg_369_reg__0[12]),
        .O(\icmp_ln52_reg_838[0]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln52_reg_838[0]_i_11 
       (.I0(i_4_reg_369_reg__0[11]),
        .I1(dim_read_reg_706[11]),
        .I2(i_4_reg_369_reg__0[10]),
        .I3(dim_read_reg_706[10]),
        .I4(dim_read_reg_706[9]),
        .I5(i_4_reg_369_reg__0[9]),
        .O(\icmp_ln52_reg_838[0]_i_11_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln52_reg_838[0]_i_12 
       (.I0(i_4_reg_369_reg__0[8]),
        .I1(dim_read_reg_706[8]),
        .I2(i_4_reg_369_reg__0[7]),
        .I3(dim_read_reg_706[7]),
        .I4(dim_read_reg_706[6]),
        .I5(i_4_reg_369_reg__0[6]),
        .O(\icmp_ln52_reg_838[0]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln52_reg_838[0]_i_13 
       (.I0(dim_read_reg_706[3]),
        .I1(i_4_reg_369_reg[3]),
        .I2(i_4_reg_369_reg__0[5]),
        .I3(dim_read_reg_706[5]),
        .I4(dim_read_reg_706[4]),
        .I5(i_4_reg_369_reg__0[4]),
        .O(\icmp_ln52_reg_838[0]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln52_reg_838[0]_i_14 
       (.I0(dim_read_reg_706[2]),
        .I1(i_4_reg_369_reg[2]),
        .I2(dim_read_reg_706[1]),
        .I3(i_4_reg_369_reg[1]),
        .I4(i_4_reg_369_reg[0]),
        .I5(dim_read_reg_706[0]),
        .O(\icmp_ln52_reg_838[0]_i_14_n_7 ));
  LUT3 #(
    .INIT(8'h09)) 
    \icmp_ln52_reg_838[0]_i_3 
       (.I0(i_4_reg_369_reg__0[30]),
        .I1(dim_read_reg_706[30]),
        .I2(dim_read_reg_706[31]),
        .O(\icmp_ln52_reg_838[0]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln52_reg_838[0]_i_4 
       (.I0(i_4_reg_369_reg__0[29]),
        .I1(dim_read_reg_706[29]),
        .I2(i_4_reg_369_reg__0[28]),
        .I3(dim_read_reg_706[28]),
        .I4(dim_read_reg_706[27]),
        .I5(i_4_reg_369_reg__0[27]),
        .O(\icmp_ln52_reg_838[0]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln52_reg_838[0]_i_5 
       (.I0(i_4_reg_369_reg__0[26]),
        .I1(dim_read_reg_706[26]),
        .I2(i_4_reg_369_reg__0[25]),
        .I3(dim_read_reg_706[25]),
        .I4(dim_read_reg_706[24]),
        .I5(i_4_reg_369_reg__0[24]),
        .O(\icmp_ln52_reg_838[0]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln52_reg_838[0]_i_7 
       (.I0(i_4_reg_369_reg__0[23]),
        .I1(dim_read_reg_706[23]),
        .I2(i_4_reg_369_reg__0[22]),
        .I3(dim_read_reg_706[22]),
        .I4(dim_read_reg_706[21]),
        .I5(i_4_reg_369_reg__0[21]),
        .O(\icmp_ln52_reg_838[0]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln52_reg_838[0]_i_8 
       (.I0(i_4_reg_369_reg__0[20]),
        .I1(dim_read_reg_706[20]),
        .I2(i_4_reg_369_reg__0[19]),
        .I3(dim_read_reg_706[19]),
        .I4(dim_read_reg_706[18]),
        .I5(i_4_reg_369_reg__0[18]),
        .O(\icmp_ln52_reg_838[0]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln52_reg_838[0]_i_9 
       (.I0(i_4_reg_369_reg__0[17]),
        .I1(dim_read_reg_706[17]),
        .I2(i_4_reg_369_reg__0[16]),
        .I3(dim_read_reg_706[16]),
        .I4(dim_read_reg_706[15]),
        .I5(i_4_reg_369_reg__0[15]),
        .O(\icmp_ln52_reg_838[0]_i_9_n_7 ));
  (* srl_bus_name = "inst/\icmp_ln52_reg_838_pp4_iter12_reg_reg " *) 
  (* srl_name = "inst/\icmp_ln52_reg_838_pp4_iter12_reg_reg[0]_srl11 " *) 
  SRL16E \icmp_ln52_reg_838_pp4_iter12_reg_reg[0]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln52_reg_838_pp4_iter1_reg),
        .Q(\icmp_ln52_reg_838_pp4_iter12_reg_reg[0]_srl11_n_7 ));
  FDRE \icmp_ln52_reg_838_pp4_iter13_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln52_reg_838_pp4_iter12_reg_reg[0]_srl11_n_7 ),
        .Q(icmp_ln52_reg_838_pp4_iter13_reg),
        .R(1'b0));
  FDRE \icmp_ln52_reg_838_pp4_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp4_stage0),
        .D(icmp_ln52_reg_838),
        .Q(icmp_ln52_reg_838_pp4_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\icmp_ln52_reg_838_pp4_iter45_reg_reg " *) 
  (* srl_name = "inst/\icmp_ln52_reg_838_pp4_iter45_reg_reg[0]_srl32 " *) 
  SRLC32E \icmp_ln52_reg_838_pp4_iter45_reg_reg[0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln52_reg_838_pp4_iter13_reg),
        .Q(\icmp_ln52_reg_838_pp4_iter45_reg_reg[0]_srl32_n_7 ),
        .Q31(\NLW_icmp_ln52_reg_838_pp4_iter45_reg_reg[0]_srl32_Q31_UNCONNECTED ));
  FDRE \icmp_ln52_reg_838_pp4_iter46_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln52_reg_838_pp4_iter45_reg_reg[0]_srl32_n_7 ),
        .Q(icmp_ln52_reg_838_pp4_iter46_reg),
        .R(1'b0));
  FDRE \icmp_ln52_reg_838_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp4_stage0),
        .D(ap_condition_pp4_exit_iter0_state43),
        .Q(icmp_ln52_reg_838),
        .R(1'b0));
  CARRY4 \icmp_ln52_reg_838_reg[0]_i_1 
       (.CI(\icmp_ln52_reg_838_reg[0]_i_2_n_7 ),
        .CO({\NLW_icmp_ln52_reg_838_reg[0]_i_1_CO_UNCONNECTED [3],ap_condition_pp4_exit_iter0_state43,\icmp_ln52_reg_838_reg[0]_i_1_n_9 ,\icmp_ln52_reg_838_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln52_reg_838_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\icmp_ln52_reg_838[0]_i_3_n_7 ,\icmp_ln52_reg_838[0]_i_4_n_7 ,\icmp_ln52_reg_838[0]_i_5_n_7 }));
  CARRY4 \icmp_ln52_reg_838_reg[0]_i_2 
       (.CI(\icmp_ln52_reg_838_reg[0]_i_6_n_7 ),
        .CO({\icmp_ln52_reg_838_reg[0]_i_2_n_7 ,\icmp_ln52_reg_838_reg[0]_i_2_n_8 ,\icmp_ln52_reg_838_reg[0]_i_2_n_9 ,\icmp_ln52_reg_838_reg[0]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln52_reg_838_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln52_reg_838[0]_i_7_n_7 ,\icmp_ln52_reg_838[0]_i_8_n_7 ,\icmp_ln52_reg_838[0]_i_9_n_7 ,\icmp_ln52_reg_838[0]_i_10_n_7 }));
  CARRY4 \icmp_ln52_reg_838_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\icmp_ln52_reg_838_reg[0]_i_6_n_7 ,\icmp_ln52_reg_838_reg[0]_i_6_n_8 ,\icmp_ln52_reg_838_reg[0]_i_6_n_9 ,\icmp_ln52_reg_838_reg[0]_i_6_n_10 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln52_reg_838_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\icmp_ln52_reg_838[0]_i_11_n_7 ,\icmp_ln52_reg_838[0]_i_12_n_7 ,\icmp_ln52_reg_838[0]_i_13_n_7 ,\icmp_ln52_reg_838[0]_i_14_n_7 }));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln59_reg_890[0]_i_1 
       (.I0(ap_CS_fsm_pp5_stage0),
        .I1(ap_condition_pp5_exit_iter0_state105),
        .O(\icmp_ln59_reg_890[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln59_reg_890[0]_i_10 
       (.I0(\y_read_reg_720_reg_n_7_[17] ),
        .I1(i_5_reg_380_reg__0[17]),
        .I2(\y_read_reg_720_reg_n_7_[16] ),
        .I3(i_5_reg_380_reg__0[16]),
        .I4(i_5_reg_380_reg__0[15]),
        .I5(\y_read_reg_720_reg_n_7_[15] ),
        .O(\icmp_ln59_reg_890[0]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln59_reg_890[0]_i_11 
       (.I0(\y_read_reg_720_reg_n_7_[14] ),
        .I1(i_5_reg_380_reg__0[14]),
        .I2(\y_read_reg_720_reg_n_7_[13] ),
        .I3(i_5_reg_380_reg__0[13]),
        .I4(i_5_reg_380_reg__0[12]),
        .I5(\y_read_reg_720_reg_n_7_[12] ),
        .O(\icmp_ln59_reg_890[0]_i_11_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln59_reg_890[0]_i_12 
       (.I0(\y_read_reg_720_reg_n_7_[11] ),
        .I1(i_5_reg_380_reg__0[11]),
        .I2(\y_read_reg_720_reg_n_7_[10] ),
        .I3(i_5_reg_380_reg__0[10]),
        .I4(i_5_reg_380_reg__0[9]),
        .I5(\y_read_reg_720_reg_n_7_[9] ),
        .O(\icmp_ln59_reg_890[0]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln59_reg_890[0]_i_13 
       (.I0(\y_read_reg_720_reg_n_7_[8] ),
        .I1(i_5_reg_380_reg__0[8]),
        .I2(\y_read_reg_720_reg_n_7_[7] ),
        .I3(i_5_reg_380_reg__0[7]),
        .I4(i_5_reg_380_reg__0[6]),
        .I5(\y_read_reg_720_reg_n_7_[6] ),
        .O(\icmp_ln59_reg_890[0]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln59_reg_890[0]_i_14 
       (.I0(\y_read_reg_720_reg_n_7_[3] ),
        .I1(i_5_reg_380_reg[3]),
        .I2(\y_read_reg_720_reg_n_7_[5] ),
        .I3(i_5_reg_380_reg__0[5]),
        .I4(i_5_reg_380_reg__0[4]),
        .I5(\y_read_reg_720_reg_n_7_[4] ),
        .O(\icmp_ln59_reg_890[0]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln59_reg_890[0]_i_15 
       (.I0(\y_read_reg_720_reg_n_7_[2] ),
        .I1(i_5_reg_380_reg[2]),
        .I2(\y_read_reg_720_reg_n_7_[1] ),
        .I3(i_5_reg_380_reg[1]),
        .I4(i_5_reg_380_reg[0]),
        .I5(\y_read_reg_720_reg_n_7_[0] ),
        .O(\icmp_ln59_reg_890[0]_i_15_n_7 ));
  LUT3 #(
    .INIT(8'h21)) 
    \icmp_ln59_reg_890[0]_i_4 
       (.I0(\y_read_reg_720_reg_n_7_[30] ),
        .I1(\y_read_reg_720_reg_n_7_[31] ),
        .I2(i_5_reg_380_reg__0[30]),
        .O(\icmp_ln59_reg_890[0]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln59_reg_890[0]_i_5 
       (.I0(\y_read_reg_720_reg_n_7_[29] ),
        .I1(i_5_reg_380_reg__0[29]),
        .I2(\y_read_reg_720_reg_n_7_[28] ),
        .I3(i_5_reg_380_reg__0[28]),
        .I4(i_5_reg_380_reg__0[27]),
        .I5(\y_read_reg_720_reg_n_7_[27] ),
        .O(\icmp_ln59_reg_890[0]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln59_reg_890[0]_i_6 
       (.I0(\y_read_reg_720_reg_n_7_[26] ),
        .I1(i_5_reg_380_reg__0[26]),
        .I2(\y_read_reg_720_reg_n_7_[25] ),
        .I3(i_5_reg_380_reg__0[25]),
        .I4(i_5_reg_380_reg__0[24]),
        .I5(\y_read_reg_720_reg_n_7_[24] ),
        .O(\icmp_ln59_reg_890[0]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln59_reg_890[0]_i_8 
       (.I0(\y_read_reg_720_reg_n_7_[23] ),
        .I1(i_5_reg_380_reg__0[23]),
        .I2(\y_read_reg_720_reg_n_7_[22] ),
        .I3(i_5_reg_380_reg__0[22]),
        .I4(i_5_reg_380_reg__0[21]),
        .I5(\y_read_reg_720_reg_n_7_[21] ),
        .O(\icmp_ln59_reg_890[0]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln59_reg_890[0]_i_9 
       (.I0(\y_read_reg_720_reg_n_7_[20] ),
        .I1(i_5_reg_380_reg__0[20]),
        .I2(\y_read_reg_720_reg_n_7_[19] ),
        .I3(i_5_reg_380_reg__0[19]),
        .I4(i_5_reg_380_reg__0[18]),
        .I5(\y_read_reg_720_reg_n_7_[18] ),
        .O(\icmp_ln59_reg_890[0]_i_9_n_7 ));
  FDRE \icmp_ln59_reg_890_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln59_reg_890[0]_i_1_n_7 ),
        .D(icmp_ln59_fu_641_p2),
        .Q(icmp_ln59_reg_890),
        .R(1'b0));
  CARRY4 \icmp_ln59_reg_890_reg[0]_i_2 
       (.CI(\icmp_ln59_reg_890_reg[0]_i_3_n_7 ),
        .CO({\NLW_icmp_ln59_reg_890_reg[0]_i_2_CO_UNCONNECTED [3],icmp_ln59_fu_641_p2,\icmp_ln59_reg_890_reg[0]_i_2_n_9 ,\icmp_ln59_reg_890_reg[0]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln59_reg_890_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\icmp_ln59_reg_890[0]_i_4_n_7 ,\icmp_ln59_reg_890[0]_i_5_n_7 ,\icmp_ln59_reg_890[0]_i_6_n_7 }));
  CARRY4 \icmp_ln59_reg_890_reg[0]_i_3 
       (.CI(\icmp_ln59_reg_890_reg[0]_i_7_n_7 ),
        .CO({\icmp_ln59_reg_890_reg[0]_i_3_n_7 ,\icmp_ln59_reg_890_reg[0]_i_3_n_8 ,\icmp_ln59_reg_890_reg[0]_i_3_n_9 ,\icmp_ln59_reg_890_reg[0]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln59_reg_890_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln59_reg_890[0]_i_8_n_7 ,\icmp_ln59_reg_890[0]_i_9_n_7 ,\icmp_ln59_reg_890[0]_i_10_n_7 ,\icmp_ln59_reg_890[0]_i_11_n_7 }));
  CARRY4 \icmp_ln59_reg_890_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\icmp_ln59_reg_890_reg[0]_i_7_n_7 ,\icmp_ln59_reg_890_reg[0]_i_7_n_8 ,\icmp_ln59_reg_890_reg[0]_i_7_n_9 ,\icmp_ln59_reg_890_reg[0]_i_7_n_10 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln59_reg_890_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\icmp_ln59_reg_890[0]_i_12_n_7 ,\icmp_ln59_reg_890[0]_i_13_n_7 ,\icmp_ln59_reg_890[0]_i_14_n_7 ,\icmp_ln59_reg_890[0]_i_15_n_7 }));
  FDRE \icmp_ln67_reg_915_pp6_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_39),
        .Q(icmp_ln67_reg_915_pp6_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln67_reg_915_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_40),
        .Q(icmp_ln67_reg_915),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_xbuf_V_0 log_probs_V_U
       (.D({p_0_out[29],p_0_out[13:12],p_0_out[3]}),
        .Q({ap_CS_fsm_pp4_stage0,ap_CS_fsm_pp3_stage0,ap_CS_fsm_pp2_stage0}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .ap_enable_reg_pp3_iter0(ap_enable_reg_pp3_iter0),
        .ap_enable_reg_pp4_iter0(ap_enable_reg_pp4_iter0),
        .d0({xbuf_V_U_n_24,xbuf_V_U_n_25,xbuf_V_U_n_26,xbuf_V_U_n_27,xbuf_V_U_n_28,xbuf_V_U_n_29,xbuf_V_U_n_30,xbuf_V_U_n_31,xbuf_V_U_n_32,xbuf_V_U_n_33,xbuf_V_U_n_34,xbuf_V_U_n_35,xbuf_V_U_n_36,xbuf_V_U_n_37,xbuf_V_U_n_38,xbuf_V_U_n_39}),
        .i_3_reg_346_reg(i_3_reg_346_reg[3:0]),
        .i_4_reg_369_reg(i_4_reg_369_reg),
        .icmp_ln42_reg_795(icmp_ln42_reg_795),
        .q0(log_probs_V_q0),
        .\q0_reg[0] (zext_ln703_reg_799_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \loss_V_reg_872[11]_i_2 
       (.I0(op2_V_1_reg_867[11]),
        .O(\loss_V_reg_872[11]_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loss_V_reg_872[11]_i_3 
       (.I0(op2_V_1_reg_867[10]),
        .O(\loss_V_reg_872[11]_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loss_V_reg_872[11]_i_4 
       (.I0(op2_V_1_reg_867[9]),
        .O(\loss_V_reg_872[11]_i_4_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loss_V_reg_872[11]_i_5 
       (.I0(op2_V_1_reg_867[8]),
        .O(\loss_V_reg_872[11]_i_5_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loss_V_reg_872[15]_i_2 
       (.I0(op2_V_1_reg_867[15]),
        .O(\loss_V_reg_872[15]_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loss_V_reg_872[15]_i_3 
       (.I0(op2_V_1_reg_867[14]),
        .O(\loss_V_reg_872[15]_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loss_V_reg_872[15]_i_4 
       (.I0(op2_V_1_reg_867[13]),
        .O(\loss_V_reg_872[15]_i_4_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loss_V_reg_872[15]_i_5 
       (.I0(op2_V_1_reg_867[12]),
        .O(\loss_V_reg_872[15]_i_5_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loss_V_reg_872[3]_i_2 
       (.I0(op2_V_1_reg_867[3]),
        .O(\loss_V_reg_872[3]_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loss_V_reg_872[3]_i_3 
       (.I0(op2_V_1_reg_867[2]),
        .O(\loss_V_reg_872[3]_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loss_V_reg_872[3]_i_4 
       (.I0(op2_V_1_reg_867[1]),
        .O(\loss_V_reg_872[3]_i_4_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loss_V_reg_872[7]_i_2 
       (.I0(op2_V_1_reg_867[7]),
        .O(\loss_V_reg_872[7]_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loss_V_reg_872[7]_i_3 
       (.I0(op2_V_1_reg_867[6]),
        .O(\loss_V_reg_872[7]_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loss_V_reg_872[7]_i_4 
       (.I0(op2_V_1_reg_867[5]),
        .O(\loss_V_reg_872[7]_i_4_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loss_V_reg_872[7]_i_5 
       (.I0(op2_V_1_reg_867[4]),
        .O(\loss_V_reg_872[7]_i_5_n_7 ));
  FDRE \loss_V_reg_872_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(\loss_V_reg_872_reg[3]_i_1_n_14 ),
        .Q(loss_V_reg_872[0]),
        .R(1'b0));
  FDRE \loss_V_reg_872_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(\loss_V_reg_872_reg[11]_i_1_n_12 ),
        .Q(loss_V_reg_872[10]),
        .R(1'b0));
  FDRE \loss_V_reg_872_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(\loss_V_reg_872_reg[11]_i_1_n_11 ),
        .Q(loss_V_reg_872[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loss_V_reg_872_reg[11]_i_1 
       (.CI(\loss_V_reg_872_reg[7]_i_1_n_7 ),
        .CO({\loss_V_reg_872_reg[11]_i_1_n_7 ,\loss_V_reg_872_reg[11]_i_1_n_8 ,\loss_V_reg_872_reg[11]_i_1_n_9 ,\loss_V_reg_872_reg[11]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loss_V_reg_872_reg[11]_i_1_n_11 ,\loss_V_reg_872_reg[11]_i_1_n_12 ,\loss_V_reg_872_reg[11]_i_1_n_13 ,\loss_V_reg_872_reg[11]_i_1_n_14 }),
        .S({\loss_V_reg_872[11]_i_2_n_7 ,\loss_V_reg_872[11]_i_3_n_7 ,\loss_V_reg_872[11]_i_4_n_7 ,\loss_V_reg_872[11]_i_5_n_7 }));
  FDRE \loss_V_reg_872_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(\loss_V_reg_872_reg[15]_i_1_n_14 ),
        .Q(loss_V_reg_872[12]),
        .R(1'b0));
  FDRE \loss_V_reg_872_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(\loss_V_reg_872_reg[15]_i_1_n_13 ),
        .Q(loss_V_reg_872[13]),
        .R(1'b0));
  FDRE \loss_V_reg_872_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(\loss_V_reg_872_reg[15]_i_1_n_12 ),
        .Q(loss_V_reg_872[14]),
        .R(1'b0));
  FDRE \loss_V_reg_872_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(\loss_V_reg_872_reg[15]_i_1_n_11 ),
        .Q(loss_V_reg_872[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loss_V_reg_872_reg[15]_i_1 
       (.CI(\loss_V_reg_872_reg[11]_i_1_n_7 ),
        .CO({\NLW_loss_V_reg_872_reg[15]_i_1_CO_UNCONNECTED [3],\loss_V_reg_872_reg[15]_i_1_n_8 ,\loss_V_reg_872_reg[15]_i_1_n_9 ,\loss_V_reg_872_reg[15]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loss_V_reg_872_reg[15]_i_1_n_11 ,\loss_V_reg_872_reg[15]_i_1_n_12 ,\loss_V_reg_872_reg[15]_i_1_n_13 ,\loss_V_reg_872_reg[15]_i_1_n_14 }),
        .S({\loss_V_reg_872[15]_i_2_n_7 ,\loss_V_reg_872[15]_i_3_n_7 ,\loss_V_reg_872[15]_i_4_n_7 ,\loss_V_reg_872[15]_i_5_n_7 }));
  FDRE \loss_V_reg_872_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(\loss_V_reg_872_reg[3]_i_1_n_13 ),
        .Q(loss_V_reg_872[1]),
        .R(1'b0));
  FDRE \loss_V_reg_872_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(\loss_V_reg_872_reg[3]_i_1_n_12 ),
        .Q(loss_V_reg_872[2]),
        .R(1'b0));
  FDRE \loss_V_reg_872_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(\loss_V_reg_872_reg[3]_i_1_n_11 ),
        .Q(loss_V_reg_872[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loss_V_reg_872_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\loss_V_reg_872_reg[3]_i_1_n_7 ,\loss_V_reg_872_reg[3]_i_1_n_8 ,\loss_V_reg_872_reg[3]_i_1_n_9 ,\loss_V_reg_872_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\loss_V_reg_872_reg[3]_i_1_n_11 ,\loss_V_reg_872_reg[3]_i_1_n_12 ,\loss_V_reg_872_reg[3]_i_1_n_13 ,\loss_V_reg_872_reg[3]_i_1_n_14 }),
        .S({\loss_V_reg_872[3]_i_2_n_7 ,\loss_V_reg_872[3]_i_3_n_7 ,\loss_V_reg_872[3]_i_4_n_7 ,op2_V_1_reg_867[0]}));
  FDRE \loss_V_reg_872_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(\loss_V_reg_872_reg[7]_i_1_n_14 ),
        .Q(loss_V_reg_872[4]),
        .R(1'b0));
  FDRE \loss_V_reg_872_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(\loss_V_reg_872_reg[7]_i_1_n_13 ),
        .Q(loss_V_reg_872[5]),
        .R(1'b0));
  FDRE \loss_V_reg_872_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(\loss_V_reg_872_reg[7]_i_1_n_12 ),
        .Q(loss_V_reg_872[6]),
        .R(1'b0));
  FDRE \loss_V_reg_872_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(\loss_V_reg_872_reg[7]_i_1_n_11 ),
        .Q(loss_V_reg_872[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loss_V_reg_872_reg[7]_i_1 
       (.CI(\loss_V_reg_872_reg[3]_i_1_n_7 ),
        .CO({\loss_V_reg_872_reg[7]_i_1_n_7 ,\loss_V_reg_872_reg[7]_i_1_n_8 ,\loss_V_reg_872_reg[7]_i_1_n_9 ,\loss_V_reg_872_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loss_V_reg_872_reg[7]_i_1_n_11 ,\loss_V_reg_872_reg[7]_i_1_n_12 ,\loss_V_reg_872_reg[7]_i_1_n_13 ,\loss_V_reg_872_reg[7]_i_1_n_14 }),
        .S({\loss_V_reg_872[7]_i_2_n_7 ,\loss_V_reg_872[7]_i_3_n_7 ,\loss_V_reg_872[7]_i_4_n_7 ,\loss_V_reg_872[7]_i_5_n_7 }));
  FDRE \loss_V_reg_872_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(\loss_V_reg_872_reg[11]_i_1_n_14 ),
        .Q(loss_V_reg_872[8]),
        .R(1'b0));
  FDRE \loss_V_reg_872_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(\loss_V_reg_872_reg[11]_i_1_n_13 ),
        .Q(loss_V_reg_872[9]),
        .R(1'b0));
  FDRE \max_V_1_reg_325_reg[0] 
       (.C(ap_clk),
        .CE(xbuf_V_U_n_23),
        .D(xbuf_V_U_n_22),
        .Q(max_V_1_reg_325[0]),
        .R(1'b0));
  FDRE \max_V_1_reg_325_reg[10] 
       (.C(ap_clk),
        .CE(xbuf_V_U_n_23),
        .D(xbuf_V_U_n_12),
        .Q(max_V_1_reg_325[10]),
        .R(1'b0));
  FDRE \max_V_1_reg_325_reg[11] 
       (.C(ap_clk),
        .CE(xbuf_V_U_n_23),
        .D(xbuf_V_U_n_11),
        .Q(max_V_1_reg_325[11]),
        .R(1'b0));
  FDRE \max_V_1_reg_325_reg[12] 
       (.C(ap_clk),
        .CE(xbuf_V_U_n_23),
        .D(xbuf_V_U_n_10),
        .Q(max_V_1_reg_325[12]),
        .R(1'b0));
  FDRE \max_V_1_reg_325_reg[13] 
       (.C(ap_clk),
        .CE(xbuf_V_U_n_23),
        .D(xbuf_V_U_n_9),
        .Q(max_V_1_reg_325[13]),
        .R(1'b0));
  FDRE \max_V_1_reg_325_reg[14] 
       (.C(ap_clk),
        .CE(xbuf_V_U_n_23),
        .D(xbuf_V_U_n_8),
        .Q(max_V_1_reg_325[14]),
        .R(1'b0));
  FDRE \max_V_1_reg_325_reg[15] 
       (.C(ap_clk),
        .CE(xbuf_V_U_n_23),
        .D(xbuf_V_U_n_7),
        .Q(max_V_1_reg_325[15]),
        .R(1'b0));
  FDRE \max_V_1_reg_325_reg[1] 
       (.C(ap_clk),
        .CE(xbuf_V_U_n_23),
        .D(xbuf_V_U_n_21),
        .Q(max_V_1_reg_325[1]),
        .R(1'b0));
  FDRE \max_V_1_reg_325_reg[2] 
       (.C(ap_clk),
        .CE(xbuf_V_U_n_23),
        .D(xbuf_V_U_n_20),
        .Q(max_V_1_reg_325[2]),
        .R(1'b0));
  FDRE \max_V_1_reg_325_reg[3] 
       (.C(ap_clk),
        .CE(xbuf_V_U_n_23),
        .D(xbuf_V_U_n_19),
        .Q(max_V_1_reg_325[3]),
        .R(1'b0));
  FDRE \max_V_1_reg_325_reg[4] 
       (.C(ap_clk),
        .CE(xbuf_V_U_n_23),
        .D(xbuf_V_U_n_18),
        .Q(max_V_1_reg_325[4]),
        .R(1'b0));
  FDRE \max_V_1_reg_325_reg[5] 
       (.C(ap_clk),
        .CE(xbuf_V_U_n_23),
        .D(xbuf_V_U_n_17),
        .Q(max_V_1_reg_325[5]),
        .R(1'b0));
  FDRE \max_V_1_reg_325_reg[6] 
       (.C(ap_clk),
        .CE(xbuf_V_U_n_23),
        .D(xbuf_V_U_n_16),
        .Q(max_V_1_reg_325[6]),
        .R(1'b0));
  FDRE \max_V_1_reg_325_reg[7] 
       (.C(ap_clk),
        .CE(xbuf_V_U_n_23),
        .D(xbuf_V_U_n_15),
        .Q(max_V_1_reg_325[7]),
        .R(1'b0));
  FDRE \max_V_1_reg_325_reg[8] 
       (.C(ap_clk),
        .CE(xbuf_V_U_n_23),
        .D(xbuf_V_U_n_14),
        .Q(max_V_1_reg_325[8]),
        .R(1'b0));
  FDRE \max_V_1_reg_325_reg[9] 
       (.C(ap_clk),
        .CE(xbuf_V_U_n_23),
        .D(xbuf_V_U_n_13),
        .Q(max_V_1_reg_325[9]),
        .R(1'b0));
  FDRE \max_V_reg_742_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(gmem_RDATA[0]),
        .Q(max_V_reg_742[0]),
        .R(1'b0));
  FDRE \max_V_reg_742_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(gmem_RDATA[10]),
        .Q(max_V_reg_742[10]),
        .R(1'b0));
  FDRE \max_V_reg_742_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(gmem_RDATA[11]),
        .Q(max_V_reg_742[11]),
        .R(1'b0));
  FDRE \max_V_reg_742_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(gmem_RDATA[12]),
        .Q(max_V_reg_742[12]),
        .R(1'b0));
  FDRE \max_V_reg_742_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(gmem_RDATA[13]),
        .Q(max_V_reg_742[13]),
        .R(1'b0));
  FDRE \max_V_reg_742_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(gmem_RDATA[14]),
        .Q(max_V_reg_742[14]),
        .R(1'b0));
  FDRE \max_V_reg_742_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(gmem_RDATA[15]),
        .Q(max_V_reg_742[15]),
        .R(1'b0));
  FDRE \max_V_reg_742_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(gmem_RDATA[1]),
        .Q(max_V_reg_742[1]),
        .R(1'b0));
  FDRE \max_V_reg_742_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(gmem_RDATA[2]),
        .Q(max_V_reg_742[2]),
        .R(1'b0));
  FDRE \max_V_reg_742_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(gmem_RDATA[3]),
        .Q(max_V_reg_742[3]),
        .R(1'b0));
  FDRE \max_V_reg_742_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(gmem_RDATA[4]),
        .Q(max_V_reg_742[4]),
        .R(1'b0));
  FDRE \max_V_reg_742_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(gmem_RDATA[5]),
        .Q(max_V_reg_742[5]),
        .R(1'b0));
  FDRE \max_V_reg_742_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(gmem_RDATA[6]),
        .Q(max_V_reg_742[6]),
        .R(1'b0));
  FDRE \max_V_reg_742_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(gmem_RDATA[7]),
        .Q(max_V_reg_742[7]),
        .R(1'b0));
  FDRE \max_V_reg_742_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(gmem_RDATA[8]),
        .Q(max_V_reg_742[8]),
        .R(1'b0));
  FDRE \max_V_reg_742_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(gmem_RDATA[9]),
        .Q(max_V_reg_742[9]),
        .R(1'b0));
  FDRE \op2_V_1_reg_867_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(log_base_V_fu_1663_p2[9]),
        .Q(op2_V_1_reg_867[0]),
        .R(grp_log_16_3_s_fu_414_n_23));
  FDRE \op2_V_1_reg_867_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(log_base_V_fu_1663_p2[19]),
        .Q(op2_V_1_reg_867[10]),
        .R(grp_log_16_3_s_fu_414_n_23));
  FDRE \op2_V_1_reg_867_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(log_base_V_fu_1663_p2[20]),
        .Q(op2_V_1_reg_867[11]),
        .R(grp_log_16_3_s_fu_414_n_23));
  FDRE \op2_V_1_reg_867_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(log_base_V_fu_1663_p2[21]),
        .Q(op2_V_1_reg_867[12]),
        .R(grp_log_16_3_s_fu_414_n_23));
  FDRE \op2_V_1_reg_867_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(log_base_V_fu_1663_p2[22]),
        .Q(op2_V_1_reg_867[13]),
        .R(grp_log_16_3_s_fu_414_n_23));
  FDRE \op2_V_1_reg_867_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(log_base_V_fu_1663_p2[23]),
        .Q(op2_V_1_reg_867[14]),
        .R(grp_log_16_3_s_fu_414_n_23));
  FDRE \op2_V_1_reg_867_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_log_16_3_s_fu_414_n_7),
        .Q(op2_V_1_reg_867[15]),
        .R(1'b0));
  FDRE \op2_V_1_reg_867_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(log_base_V_fu_1663_p2[10]),
        .Q(op2_V_1_reg_867[1]),
        .R(grp_log_16_3_s_fu_414_n_23));
  FDRE \op2_V_1_reg_867_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(log_base_V_fu_1663_p2[11]),
        .Q(op2_V_1_reg_867[2]),
        .R(grp_log_16_3_s_fu_414_n_23));
  FDRE \op2_V_1_reg_867_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(log_base_V_fu_1663_p2[12]),
        .Q(op2_V_1_reg_867[3]),
        .R(grp_log_16_3_s_fu_414_n_23));
  FDRE \op2_V_1_reg_867_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(log_base_V_fu_1663_p2[13]),
        .Q(op2_V_1_reg_867[4]),
        .R(grp_log_16_3_s_fu_414_n_23));
  FDRE \op2_V_1_reg_867_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(log_base_V_fu_1663_p2[14]),
        .Q(op2_V_1_reg_867[5]),
        .R(grp_log_16_3_s_fu_414_n_23));
  FDRE \op2_V_1_reg_867_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(log_base_V_fu_1663_p2[15]),
        .Q(op2_V_1_reg_867[6]),
        .R(grp_log_16_3_s_fu_414_n_23));
  FDRE \op2_V_1_reg_867_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(log_base_V_fu_1663_p2[16]),
        .Q(op2_V_1_reg_867[7]),
        .R(grp_log_16_3_s_fu_414_n_23));
  FDRE \op2_V_1_reg_867_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(log_base_V_fu_1663_p2[17]),
        .Q(op2_V_1_reg_867[8]),
        .R(grp_log_16_3_s_fu_414_n_23));
  FDRE \op2_V_1_reg_867_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(log_base_V_fu_1663_p2[18]),
        .Q(op2_V_1_reg_867[9]),
        .R(grp_log_16_3_s_fu_414_n_23));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_xbuf_V_1 probs_V_U
       (.Q({ap_CS_fsm_pp5_stage0,ap_CS_fsm_state91}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp4_iter47(ap_enable_reg_pp4_iter47),
        .ap_enable_reg_pp5_iter0(ap_enable_reg_pp5_iter0),
        .d0({d0,probs_V_U_n_10,probs_V_U_n_11,probs_V_U_n_12,probs_V_U_n_13,probs_V_U_n_14,probs_V_U_n_15,probs_V_U_n_16,probs_V_U_n_17,probs_V_U_n_18,probs_V_U_n_19,probs_V_U_n_20,probs_V_U_n_21,probs_V_U_n_22}),
        .dout(grp_fu_611_p2),
        .i_5_reg_380_reg(i_5_reg_380_reg),
        .icmp_ln52_reg_838_pp4_iter46_reg(icmp_ln52_reg_838_pp4_iter46_reg),
        .icmp_ln59_reg_890(icmp_ln59_reg_890),
        .q0({probs_V_U_n_23,probs_V_U_n_24,probs_V_U_n_25}),
        .\q0_reg[0] ({\y_read_reg_720_reg_n_7_[3] ,\y_read_reg_720_reg_n_7_[2] ,\y_read_reg_720_reg_n_7_[1] ,\y_read_reg_720_reg_n_7_[0] }),
        .zext_ln53_reg_842_pp4_iter46_reg_reg(zext_ln53_reg_842_pp4_iter46_reg_reg));
  LUT6 #(
    .INIT(64'h00E000E0EEEE00E0)) 
    \reg_425[14]_i_1 
       (.I0(\reg_425[14]_i_4_n_7 ),
        .I1(\reg_425[14]_i_5_n_7 ),
        .I2(ap_enable_reg_pp3_iter14),
        .I3(icmp_ln48_reg_814_pp3_iter13_reg),
        .I4(ap_enable_reg_pp4_iter14),
        .I5(icmp_ln52_reg_838_pp4_iter13_reg),
        .O(\reg_425[14]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \reg_425[14]_i_11 
       (.I0(y_l_V_fu_346_p2[37]),
        .I1(y_l_V_fu_346_p2[36]),
        .I2(y_l_V_fu_346_p2[39]),
        .I3(y_l_V_fu_346_p2[38]),
        .O(\reg_425[14]_i_11_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \reg_425[14]_i_12 
       (.I0(y_l_V_fu_346_p2[45]),
        .I1(y_l_V_fu_346_p2[44]),
        .I2(y_l_V_fu_346_p2[47]),
        .I3(y_l_V_fu_346_p2[46]),
        .O(\reg_425[14]_i_12_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_425[14]_i_14 
       (.I0(y_l_V_fu_346_p2[29]),
        .I1(y_l_V_fu_346_p2[48]),
        .I2(y_l_V_fu_346_p2[49]),
        .I3(y_l_V_fu_346_p2[31]),
        .I4(y_l_V_fu_346_p2[30]),
        .O(\reg_425[14]_i_14_n_7 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \reg_425[14]_i_2 
       (.I0(icmp_ln52_reg_838_pp4_iter13_reg),
        .I1(ap_enable_reg_pp4_iter14),
        .I2(icmp_ln48_reg_814_pp3_iter13_reg),
        .I3(ap_enable_reg_pp3_iter14),
        .O(reg_4250));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_425[14]_i_4 
       (.I0(y_l_V_fu_346_p2[34]),
        .I1(y_l_V_fu_346_p2[35]),
        .I2(y_l_V_fu_346_p2[32]),
        .I3(y_l_V_fu_346_p2[33]),
        .I4(\reg_425[14]_i_11_n_7 ),
        .O(\reg_425[14]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_425[14]_i_5 
       (.I0(\reg_425[14]_i_12_n_7 ),
        .I1(y_l_V_fu_346_p2[41]),
        .I2(y_l_V_fu_346_p2[40]),
        .I3(y_l_V_fu_346_p2[43]),
        .I4(y_l_V_fu_346_p2[42]),
        .I5(\reg_425[14]_i_14_n_7 ),
        .O(\reg_425[14]_i_5_n_7 ));
  FDSE \reg_425_reg[0] 
       (.C(ap_clk),
        .CE(reg_4250),
        .D(y_l_V_fu_346_p2[14]),
        .Q(grp_fu_611_p0[13]),
        .S(\reg_425[14]_i_1_n_7 ));
  FDSE \reg_425_reg[10] 
       (.C(ap_clk),
        .CE(reg_4250),
        .D(y_l_V_fu_346_p2[24]),
        .Q(grp_fu_611_p0[23]),
        .S(\reg_425[14]_i_1_n_7 ));
  FDSE \reg_425_reg[11] 
       (.C(ap_clk),
        .CE(reg_4250),
        .D(y_l_V_fu_346_p2[25]),
        .Q(grp_fu_611_p0[24]),
        .S(\reg_425[14]_i_1_n_7 ));
  FDSE \reg_425_reg[12] 
       (.C(ap_clk),
        .CE(reg_4250),
        .D(y_l_V_fu_346_p2[26]),
        .Q(grp_fu_611_p0[25]),
        .S(\reg_425[14]_i_1_n_7 ));
  FDSE \reg_425_reg[13] 
       (.C(ap_clk),
        .CE(reg_4250),
        .D(y_l_V_fu_346_p2[27]),
        .Q(grp_fu_611_p0[26]),
        .S(\reg_425[14]_i_1_n_7 ));
  FDSE \reg_425_reg[14] 
       (.C(ap_clk),
        .CE(reg_4250),
        .D(y_l_V_fu_346_p2[28]),
        .Q(grp_fu_611_p0[27]),
        .S(\reg_425[14]_i_1_n_7 ));
  FDSE \reg_425_reg[1] 
       (.C(ap_clk),
        .CE(reg_4250),
        .D(y_l_V_fu_346_p2[15]),
        .Q(grp_fu_611_p0[14]),
        .S(\reg_425[14]_i_1_n_7 ));
  FDSE \reg_425_reg[2] 
       (.C(ap_clk),
        .CE(reg_4250),
        .D(y_l_V_fu_346_p2[16]),
        .Q(grp_fu_611_p0[15]),
        .S(\reg_425[14]_i_1_n_7 ));
  FDSE \reg_425_reg[3] 
       (.C(ap_clk),
        .CE(reg_4250),
        .D(y_l_V_fu_346_p2[17]),
        .Q(grp_fu_611_p0[16]),
        .S(\reg_425[14]_i_1_n_7 ));
  FDSE \reg_425_reg[4] 
       (.C(ap_clk),
        .CE(reg_4250),
        .D(y_l_V_fu_346_p2[18]),
        .Q(grp_fu_611_p0[17]),
        .S(\reg_425[14]_i_1_n_7 ));
  FDSE \reg_425_reg[5] 
       (.C(ap_clk),
        .CE(reg_4250),
        .D(y_l_V_fu_346_p2[19]),
        .Q(grp_fu_611_p0[18]),
        .S(\reg_425[14]_i_1_n_7 ));
  FDSE \reg_425_reg[6] 
       (.C(ap_clk),
        .CE(reg_4250),
        .D(y_l_V_fu_346_p2[20]),
        .Q(grp_fu_611_p0[19]),
        .S(\reg_425[14]_i_1_n_7 ));
  FDSE \reg_425_reg[7] 
       (.C(ap_clk),
        .CE(reg_4250),
        .D(y_l_V_fu_346_p2[21]),
        .Q(grp_fu_611_p0[20]),
        .S(\reg_425[14]_i_1_n_7 ));
  FDSE \reg_425_reg[8] 
       (.C(ap_clk),
        .CE(reg_4250),
        .D(y_l_V_fu_346_p2[22]),
        .Q(grp_fu_611_p0[21]),
        .S(\reg_425[14]_i_1_n_7 ));
  FDSE \reg_425_reg[9] 
       (.C(ap_clk),
        .CE(reg_4250),
        .D(y_l_V_fu_346_p2[23]),
        .Q(grp_fu_611_p0[22]),
        .S(\reg_425[14]_i_1_n_7 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_sdiv_29ns_16s_16_33_1 sdiv_29ns_16s_16_33_1_U21
       (.Q(sum_V_cast_reg_828),
        .ap_clk(ap_clk),
        .dout(grp_fu_611_p2),
        .grp_fu_611_p0(grp_fu_611_p0));
  FDRE \sum_V_cast_reg_828_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(sum_V_reg_357_reg[0]),
        .Q(sum_V_cast_reg_828[0]),
        .R(1'b0));
  FDRE \sum_V_cast_reg_828_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(sum_V_reg_357_reg[10]),
        .Q(sum_V_cast_reg_828[10]),
        .R(1'b0));
  FDRE \sum_V_cast_reg_828_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(sum_V_reg_357_reg[11]),
        .Q(sum_V_cast_reg_828[11]),
        .R(1'b0));
  FDRE \sum_V_cast_reg_828_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(sum_V_reg_357_reg[12]),
        .Q(sum_V_cast_reg_828[12]),
        .R(1'b0));
  FDRE \sum_V_cast_reg_828_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(sum_V_reg_357_reg[13]),
        .Q(sum_V_cast_reg_828[13]),
        .R(1'b0));
  FDRE \sum_V_cast_reg_828_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(sum_V_reg_357_reg[14]),
        .Q(sum_V_cast_reg_828[14]),
        .R(1'b0));
  FDRE \sum_V_cast_reg_828_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(sum_V_reg_357_reg[15]),
        .Q(sum_V_cast_reg_828[15]),
        .R(1'b0));
  FDRE \sum_V_cast_reg_828_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(sum_V_reg_357_reg[1]),
        .Q(sum_V_cast_reg_828[1]),
        .R(1'b0));
  FDRE \sum_V_cast_reg_828_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(sum_V_reg_357_reg[2]),
        .Q(sum_V_cast_reg_828[2]),
        .R(1'b0));
  FDRE \sum_V_cast_reg_828_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(sum_V_reg_357_reg[3]),
        .Q(sum_V_cast_reg_828[3]),
        .R(1'b0));
  FDRE \sum_V_cast_reg_828_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(sum_V_reg_357_reg[4]),
        .Q(sum_V_cast_reg_828[4]),
        .R(1'b0));
  FDRE \sum_V_cast_reg_828_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(sum_V_reg_357_reg[5]),
        .Q(sum_V_cast_reg_828[5]),
        .R(1'b0));
  FDRE \sum_V_cast_reg_828_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(sum_V_reg_357_reg[6]),
        .Q(sum_V_cast_reg_828[6]),
        .R(1'b0));
  FDRE \sum_V_cast_reg_828_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(sum_V_reg_357_reg[7]),
        .Q(sum_V_cast_reg_828[7]),
        .R(1'b0));
  FDRE \sum_V_cast_reg_828_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(sum_V_reg_357_reg[8]),
        .Q(sum_V_cast_reg_828[8]),
        .R(1'b0));
  FDRE \sum_V_cast_reg_828_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(sum_V_reg_357_reg[9]),
        .Q(sum_V_cast_reg_828[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_V_reg_357[0]_i_1 
       (.I0(ap_enable_reg_pp3_iter15),
        .I1(icmp_ln48_reg_814_pp3_iter14_reg),
        .O(sum_V_reg_3570));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_reg_357[0]_i_3 
       (.I0(grp_fu_611_p0[16]),
        .I1(sum_V_reg_357_reg[3]),
        .O(\sum_V_reg_357[0]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_reg_357[0]_i_4 
       (.I0(grp_fu_611_p0[15]),
        .I1(sum_V_reg_357_reg[2]),
        .O(\sum_V_reg_357[0]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_reg_357[0]_i_5 
       (.I0(grp_fu_611_p0[14]),
        .I1(sum_V_reg_357_reg[1]),
        .O(\sum_V_reg_357[0]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_reg_357[0]_i_6 
       (.I0(grp_fu_611_p0[13]),
        .I1(sum_V_reg_357_reg[0]),
        .O(\sum_V_reg_357[0]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_reg_357[12]_i_2 
       (.I0(grp_fu_611_p0[27]),
        .I1(sum_V_reg_357_reg[14]),
        .O(\sum_V_reg_357[12]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_reg_357[12]_i_3 
       (.I0(grp_fu_611_p0[26]),
        .I1(sum_V_reg_357_reg[13]),
        .O(\sum_V_reg_357[12]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_reg_357[12]_i_4 
       (.I0(grp_fu_611_p0[25]),
        .I1(sum_V_reg_357_reg[12]),
        .O(\sum_V_reg_357[12]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_reg_357[4]_i_2 
       (.I0(grp_fu_611_p0[20]),
        .I1(sum_V_reg_357_reg[7]),
        .O(\sum_V_reg_357[4]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_reg_357[4]_i_3 
       (.I0(grp_fu_611_p0[19]),
        .I1(sum_V_reg_357_reg[6]),
        .O(\sum_V_reg_357[4]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_reg_357[4]_i_4 
       (.I0(grp_fu_611_p0[18]),
        .I1(sum_V_reg_357_reg[5]),
        .O(\sum_V_reg_357[4]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_reg_357[4]_i_5 
       (.I0(grp_fu_611_p0[17]),
        .I1(sum_V_reg_357_reg[4]),
        .O(\sum_V_reg_357[4]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_reg_357[8]_i_2 
       (.I0(grp_fu_611_p0[24]),
        .I1(sum_V_reg_357_reg[11]),
        .O(\sum_V_reg_357[8]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_reg_357[8]_i_3 
       (.I0(grp_fu_611_p0[23]),
        .I1(sum_V_reg_357_reg[10]),
        .O(\sum_V_reg_357[8]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_reg_357[8]_i_4 
       (.I0(grp_fu_611_p0[22]),
        .I1(sum_V_reg_357_reg[9]),
        .O(\sum_V_reg_357[8]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_reg_357[8]_i_5 
       (.I0(grp_fu_611_p0[21]),
        .I1(sum_V_reg_357_reg[8]),
        .O(\sum_V_reg_357[8]_i_5_n_7 ));
  FDRE \sum_V_reg_357_reg[0] 
       (.C(ap_clk),
        .CE(sum_V_reg_3570),
        .D(\sum_V_reg_357_reg[0]_i_2_n_14 ),
        .Q(sum_V_reg_357_reg[0]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_V_reg_357_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sum_V_reg_357_reg[0]_i_2_n_7 ,\sum_V_reg_357_reg[0]_i_2_n_8 ,\sum_V_reg_357_reg[0]_i_2_n_9 ,\sum_V_reg_357_reg[0]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI(grp_fu_611_p0[16:13]),
        .O({\sum_V_reg_357_reg[0]_i_2_n_11 ,\sum_V_reg_357_reg[0]_i_2_n_12 ,\sum_V_reg_357_reg[0]_i_2_n_13 ,\sum_V_reg_357_reg[0]_i_2_n_14 }),
        .S({\sum_V_reg_357[0]_i_3_n_7 ,\sum_V_reg_357[0]_i_4_n_7 ,\sum_V_reg_357[0]_i_5_n_7 ,\sum_V_reg_357[0]_i_6_n_7 }));
  FDRE \sum_V_reg_357_reg[10] 
       (.C(ap_clk),
        .CE(sum_V_reg_3570),
        .D(\sum_V_reg_357_reg[8]_i_1_n_12 ),
        .Q(sum_V_reg_357_reg[10]),
        .R(clear));
  FDRE \sum_V_reg_357_reg[11] 
       (.C(ap_clk),
        .CE(sum_V_reg_3570),
        .D(\sum_V_reg_357_reg[8]_i_1_n_11 ),
        .Q(sum_V_reg_357_reg[11]),
        .R(clear));
  FDRE \sum_V_reg_357_reg[12] 
       (.C(ap_clk),
        .CE(sum_V_reg_3570),
        .D(\sum_V_reg_357_reg[12]_i_1_n_14 ),
        .Q(sum_V_reg_357_reg[12]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_V_reg_357_reg[12]_i_1 
       (.CI(\sum_V_reg_357_reg[8]_i_1_n_7 ),
        .CO({\NLW_sum_V_reg_357_reg[12]_i_1_CO_UNCONNECTED [3],\sum_V_reg_357_reg[12]_i_1_n_8 ,\sum_V_reg_357_reg[12]_i_1_n_9 ,\sum_V_reg_357_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,grp_fu_611_p0[27:25]}),
        .O({\sum_V_reg_357_reg[12]_i_1_n_11 ,\sum_V_reg_357_reg[12]_i_1_n_12 ,\sum_V_reg_357_reg[12]_i_1_n_13 ,\sum_V_reg_357_reg[12]_i_1_n_14 }),
        .S({sum_V_reg_357_reg[15],\sum_V_reg_357[12]_i_2_n_7 ,\sum_V_reg_357[12]_i_3_n_7 ,\sum_V_reg_357[12]_i_4_n_7 }));
  FDRE \sum_V_reg_357_reg[13] 
       (.C(ap_clk),
        .CE(sum_V_reg_3570),
        .D(\sum_V_reg_357_reg[12]_i_1_n_13 ),
        .Q(sum_V_reg_357_reg[13]),
        .R(clear));
  FDRE \sum_V_reg_357_reg[14] 
       (.C(ap_clk),
        .CE(sum_V_reg_3570),
        .D(\sum_V_reg_357_reg[12]_i_1_n_12 ),
        .Q(sum_V_reg_357_reg[14]),
        .R(clear));
  FDRE \sum_V_reg_357_reg[15] 
       (.C(ap_clk),
        .CE(sum_V_reg_3570),
        .D(\sum_V_reg_357_reg[12]_i_1_n_11 ),
        .Q(sum_V_reg_357_reg[15]),
        .R(clear));
  FDRE \sum_V_reg_357_reg[1] 
       (.C(ap_clk),
        .CE(sum_V_reg_3570),
        .D(\sum_V_reg_357_reg[0]_i_2_n_13 ),
        .Q(sum_V_reg_357_reg[1]),
        .R(clear));
  FDRE \sum_V_reg_357_reg[2] 
       (.C(ap_clk),
        .CE(sum_V_reg_3570),
        .D(\sum_V_reg_357_reg[0]_i_2_n_12 ),
        .Q(sum_V_reg_357_reg[2]),
        .R(clear));
  FDRE \sum_V_reg_357_reg[3] 
       (.C(ap_clk),
        .CE(sum_V_reg_3570),
        .D(\sum_V_reg_357_reg[0]_i_2_n_11 ),
        .Q(sum_V_reg_357_reg[3]),
        .R(clear));
  FDRE \sum_V_reg_357_reg[4] 
       (.C(ap_clk),
        .CE(sum_V_reg_3570),
        .D(\sum_V_reg_357_reg[4]_i_1_n_14 ),
        .Q(sum_V_reg_357_reg[4]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_V_reg_357_reg[4]_i_1 
       (.CI(\sum_V_reg_357_reg[0]_i_2_n_7 ),
        .CO({\sum_V_reg_357_reg[4]_i_1_n_7 ,\sum_V_reg_357_reg[4]_i_1_n_8 ,\sum_V_reg_357_reg[4]_i_1_n_9 ,\sum_V_reg_357_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(grp_fu_611_p0[20:17]),
        .O({\sum_V_reg_357_reg[4]_i_1_n_11 ,\sum_V_reg_357_reg[4]_i_1_n_12 ,\sum_V_reg_357_reg[4]_i_1_n_13 ,\sum_V_reg_357_reg[4]_i_1_n_14 }),
        .S({\sum_V_reg_357[4]_i_2_n_7 ,\sum_V_reg_357[4]_i_3_n_7 ,\sum_V_reg_357[4]_i_4_n_7 ,\sum_V_reg_357[4]_i_5_n_7 }));
  FDRE \sum_V_reg_357_reg[5] 
       (.C(ap_clk),
        .CE(sum_V_reg_3570),
        .D(\sum_V_reg_357_reg[4]_i_1_n_13 ),
        .Q(sum_V_reg_357_reg[5]),
        .R(clear));
  FDRE \sum_V_reg_357_reg[6] 
       (.C(ap_clk),
        .CE(sum_V_reg_3570),
        .D(\sum_V_reg_357_reg[4]_i_1_n_12 ),
        .Q(sum_V_reg_357_reg[6]),
        .R(clear));
  FDRE \sum_V_reg_357_reg[7] 
       (.C(ap_clk),
        .CE(sum_V_reg_3570),
        .D(\sum_V_reg_357_reg[4]_i_1_n_11 ),
        .Q(sum_V_reg_357_reg[7]),
        .R(clear));
  FDRE \sum_V_reg_357_reg[8] 
       (.C(ap_clk),
        .CE(sum_V_reg_3570),
        .D(\sum_V_reg_357_reg[8]_i_1_n_14 ),
        .Q(sum_V_reg_357_reg[8]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_V_reg_357_reg[8]_i_1 
       (.CI(\sum_V_reg_357_reg[4]_i_1_n_7 ),
        .CO({\sum_V_reg_357_reg[8]_i_1_n_7 ,\sum_V_reg_357_reg[8]_i_1_n_8 ,\sum_V_reg_357_reg[8]_i_1_n_9 ,\sum_V_reg_357_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(grp_fu_611_p0[24:21]),
        .O({\sum_V_reg_357_reg[8]_i_1_n_11 ,\sum_V_reg_357_reg[8]_i_1_n_12 ,\sum_V_reg_357_reg[8]_i_1_n_13 ,\sum_V_reg_357_reg[8]_i_1_n_14 }),
        .S({\sum_V_reg_357[8]_i_2_n_7 ,\sum_V_reg_357[8]_i_3_n_7 ,\sum_V_reg_357[8]_i_4_n_7 ,\sum_V_reg_357[8]_i_5_n_7 }));
  FDRE \sum_V_reg_357_reg[9] 
       (.C(ap_clk),
        .CE(sum_V_reg_3570),
        .D(\sum_V_reg_357_reg[8]_i_1_n_13 ),
        .Q(sum_V_reg_357_reg[9]),
        .R(clear));
  FDRE \trunc_ln32_reg_747_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dim_read_reg_706[0]),
        .Q(trunc_ln32_reg_747[0]),
        .R(1'b0));
  FDRE \trunc_ln32_reg_747_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dim_read_reg_706[10]),
        .Q(trunc_ln32_reg_747[10]),
        .R(1'b0));
  FDRE \trunc_ln32_reg_747_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dim_read_reg_706[11]),
        .Q(trunc_ln32_reg_747[11]),
        .R(1'b0));
  FDRE \trunc_ln32_reg_747_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dim_read_reg_706[12]),
        .Q(trunc_ln32_reg_747[12]),
        .R(1'b0));
  FDRE \trunc_ln32_reg_747_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dim_read_reg_706[13]),
        .Q(trunc_ln32_reg_747[13]),
        .R(1'b0));
  FDRE \trunc_ln32_reg_747_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dim_read_reg_706[14]),
        .Q(trunc_ln32_reg_747[14]),
        .R(1'b0));
  FDRE \trunc_ln32_reg_747_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dim_read_reg_706[15]),
        .Q(trunc_ln32_reg_747[15]),
        .R(1'b0));
  FDRE \trunc_ln32_reg_747_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dim_read_reg_706[16]),
        .Q(trunc_ln32_reg_747[16]),
        .R(1'b0));
  FDRE \trunc_ln32_reg_747_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dim_read_reg_706[17]),
        .Q(trunc_ln32_reg_747[17]),
        .R(1'b0));
  FDRE \trunc_ln32_reg_747_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dim_read_reg_706[18]),
        .Q(trunc_ln32_reg_747[18]),
        .R(1'b0));
  FDRE \trunc_ln32_reg_747_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dim_read_reg_706[19]),
        .Q(trunc_ln32_reg_747[19]),
        .R(1'b0));
  FDRE \trunc_ln32_reg_747_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dim_read_reg_706[1]),
        .Q(trunc_ln32_reg_747[1]),
        .R(1'b0));
  FDRE \trunc_ln32_reg_747_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dim_read_reg_706[20]),
        .Q(trunc_ln32_reg_747[20]),
        .R(1'b0));
  FDRE \trunc_ln32_reg_747_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dim_read_reg_706[21]),
        .Q(trunc_ln32_reg_747[21]),
        .R(1'b0));
  FDRE \trunc_ln32_reg_747_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dim_read_reg_706[22]),
        .Q(trunc_ln32_reg_747[22]),
        .R(1'b0));
  FDRE \trunc_ln32_reg_747_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dim_read_reg_706[23]),
        .Q(trunc_ln32_reg_747[23]),
        .R(1'b0));
  FDRE \trunc_ln32_reg_747_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dim_read_reg_706[24]),
        .Q(trunc_ln32_reg_747[24]),
        .R(1'b0));
  FDRE \trunc_ln32_reg_747_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dim_read_reg_706[25]),
        .Q(trunc_ln32_reg_747[25]),
        .R(1'b0));
  FDRE \trunc_ln32_reg_747_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dim_read_reg_706[26]),
        .Q(trunc_ln32_reg_747[26]),
        .R(1'b0));
  FDRE \trunc_ln32_reg_747_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dim_read_reg_706[27]),
        .Q(trunc_ln32_reg_747[27]),
        .R(1'b0));
  FDRE \trunc_ln32_reg_747_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dim_read_reg_706[28]),
        .Q(trunc_ln32_reg_747[28]),
        .R(1'b0));
  FDRE \trunc_ln32_reg_747_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dim_read_reg_706[29]),
        .Q(trunc_ln32_reg_747[29]),
        .R(1'b0));
  FDRE \trunc_ln32_reg_747_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dim_read_reg_706[2]),
        .Q(trunc_ln32_reg_747[2]),
        .R(1'b0));
  FDRE \trunc_ln32_reg_747_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dim_read_reg_706[30]),
        .Q(trunc_ln32_reg_747[30]),
        .R(1'b0));
  FDRE \trunc_ln32_reg_747_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dim_read_reg_706[3]),
        .Q(trunc_ln32_reg_747[3]),
        .R(1'b0));
  FDRE \trunc_ln32_reg_747_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dim_read_reg_706[4]),
        .Q(trunc_ln32_reg_747[4]),
        .R(1'b0));
  FDRE \trunc_ln32_reg_747_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dim_read_reg_706[5]),
        .Q(trunc_ln32_reg_747[5]),
        .R(1'b0));
  FDRE \trunc_ln32_reg_747_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dim_read_reg_706[6]),
        .Q(trunc_ln32_reg_747[6]),
        .R(1'b0));
  FDRE \trunc_ln32_reg_747_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dim_read_reg_706[7]),
        .Q(trunc_ln32_reg_747[7]),
        .R(1'b0));
  FDRE \trunc_ln32_reg_747_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dim_read_reg_706[8]),
        .Q(trunc_ln32_reg_747[8]),
        .R(1'b0));
  FDRE \trunc_ln32_reg_747_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dim_read_reg_706[9]),
        .Q(trunc_ln32_reg_747[9]),
        .R(1'b0));
  FDRE \trunc_ln33_reg_761_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln32_1_reg_7570),
        .D(trunc_ln33_reg_761[0]),
        .Q(trunc_ln33_reg_761_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln33_reg_761_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln32_1_reg_7570),
        .D(trunc_ln33_reg_761[1]),
        .Q(trunc_ln33_reg_761_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln33_reg_761_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln32_1_reg_7570),
        .D(trunc_ln33_reg_761[2]),
        .Q(trunc_ln33_reg_761_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln33_reg_761_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln32_1_reg_7570),
        .D(trunc_ln33_reg_761[3]),
        .Q(trunc_ln33_reg_761_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln33_reg_761_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln33_reg_7610),
        .D(i_reg_303_reg[0]),
        .Q(trunc_ln33_reg_761[0]),
        .R(1'b0));
  FDRE \trunc_ln33_reg_761_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln33_reg_7610),
        .D(i_reg_303_reg[1]),
        .Q(trunc_ln33_reg_761[1]),
        .R(1'b0));
  FDRE \trunc_ln33_reg_761_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln33_reg_7610),
        .D(i_reg_303_reg[2]),
        .Q(trunc_ln33_reg_761[2]),
        .R(1'b0));
  FDRE \trunc_ln33_reg_761_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln33_reg_7610),
        .D(i_reg_303_reg[3]),
        .Q(trunc_ln33_reg_761[3]),
        .R(1'b0));
  FDRE \x_V_2_reg_862_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(probs_V_U_n_22),
        .Q(x_V_2_reg_862[0]),
        .R(1'b0));
  FDRE \x_V_2_reg_862_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(probs_V_U_n_12),
        .Q(x_V_2_reg_862[10]),
        .R(1'b0));
  FDRE \x_V_2_reg_862_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(probs_V_U_n_11),
        .Q(x_V_2_reg_862[11]),
        .R(1'b0));
  FDRE \x_V_2_reg_862_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(probs_V_U_n_10),
        .Q(x_V_2_reg_862[12]),
        .R(1'b0));
  FDRE \x_V_2_reg_862_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(probs_V_U_n_25),
        .Q(x_V_2_reg_862[13]),
        .R(1'b0));
  FDRE \x_V_2_reg_862_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(probs_V_U_n_24),
        .Q(x_V_2_reg_862[14]),
        .R(1'b0));
  FDRE \x_V_2_reg_862_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(probs_V_U_n_23),
        .Q(x_V_2_reg_862[15]),
        .R(1'b0));
  FDRE \x_V_2_reg_862_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(probs_V_U_n_21),
        .Q(x_V_2_reg_862[1]),
        .R(1'b0));
  FDRE \x_V_2_reg_862_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(probs_V_U_n_20),
        .Q(x_V_2_reg_862[2]),
        .R(1'b0));
  FDRE \x_V_2_reg_862_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(probs_V_U_n_19),
        .Q(x_V_2_reg_862[3]),
        .R(1'b0));
  FDRE \x_V_2_reg_862_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(probs_V_U_n_18),
        .Q(x_V_2_reg_862[4]),
        .R(1'b0));
  FDRE \x_V_2_reg_862_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(probs_V_U_n_17),
        .Q(x_V_2_reg_862[5]),
        .R(1'b0));
  FDRE \x_V_2_reg_862_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(probs_V_U_n_16),
        .Q(x_V_2_reg_862[6]),
        .R(1'b0));
  FDRE \x_V_2_reg_862_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(probs_V_U_n_15),
        .Q(x_V_2_reg_862[7]),
        .R(1'b0));
  FDRE \x_V_2_reg_862_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(probs_V_U_n_14),
        .Q(x_V_2_reg_862[8]),
        .R(1'b0));
  FDRE \x_V_2_reg_862_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(probs_V_U_n_13),
        .Q(x_V_2_reg_862[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_xbuf_V_2 xbuf_V_U
       (.D({xbuf_V_U_n_7,xbuf_V_U_n_8,xbuf_V_U_n_9,xbuf_V_U_n_10,xbuf_V_U_n_11,xbuf_V_U_n_12,xbuf_V_U_n_13,xbuf_V_U_n_14,xbuf_V_U_n_15,xbuf_V_U_n_16,xbuf_V_U_n_17,xbuf_V_U_n_18,xbuf_V_U_n_19,xbuf_V_U_n_20,xbuf_V_U_n_21,xbuf_V_U_n_22}),
        .E(xbuf_V_U_n_23),
        .Q({ap_CS_fsm_pp2_stage0,ap_CS_fsm_pp1_stage0,ap_CS_fsm_state19}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .d0({xbuf_V_U_n_24,xbuf_V_U_n_25,xbuf_V_U_n_26,xbuf_V_U_n_27,xbuf_V_U_n_28,xbuf_V_U_n_29,xbuf_V_U_n_30,xbuf_V_U_n_31,xbuf_V_U_n_32,xbuf_V_U_n_33,xbuf_V_U_n_34,xbuf_V_U_n_35,xbuf_V_U_n_36,xbuf_V_U_n_37,xbuf_V_U_n_38,xbuf_V_U_n_39}),
        .i_2_reg_335_reg(i_2_reg_335_reg),
        .icmp_ln36_reg_771(icmp_ln36_reg_771),
        .\max_V_1_reg_325_reg[15] (max_V_reg_742),
        .\max_V_1_reg_325_reg[15]_i_3 (max_V_1_reg_325),
        .out(i_1_reg_314_reg[3:0]),
        .p_0_in__0(p_0_in__0),
        .\q0_reg[0] (trunc_ln33_reg_761_pp0_iter1_reg),
        .\q0_reg[0]_0 (xbuf_V_ce0),
        .\q0_reg[15] (gmem_addr_read_reg_766));
  FDRE \y_read_reg_720_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[0]),
        .Q(\y_read_reg_720_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \y_read_reg_720_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[10]),
        .Q(\y_read_reg_720_reg_n_7_[10] ),
        .R(1'b0));
  FDRE \y_read_reg_720_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[11]),
        .Q(\y_read_reg_720_reg_n_7_[11] ),
        .R(1'b0));
  FDRE \y_read_reg_720_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[12]),
        .Q(\y_read_reg_720_reg_n_7_[12] ),
        .R(1'b0));
  FDRE \y_read_reg_720_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[13]),
        .Q(\y_read_reg_720_reg_n_7_[13] ),
        .R(1'b0));
  FDRE \y_read_reg_720_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[14]),
        .Q(\y_read_reg_720_reg_n_7_[14] ),
        .R(1'b0));
  FDRE \y_read_reg_720_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[15]),
        .Q(\y_read_reg_720_reg_n_7_[15] ),
        .R(1'b0));
  FDRE \y_read_reg_720_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[16]),
        .Q(\y_read_reg_720_reg_n_7_[16] ),
        .R(1'b0));
  FDRE \y_read_reg_720_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[17]),
        .Q(\y_read_reg_720_reg_n_7_[17] ),
        .R(1'b0));
  FDRE \y_read_reg_720_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[18]),
        .Q(\y_read_reg_720_reg_n_7_[18] ),
        .R(1'b0));
  FDRE \y_read_reg_720_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[19]),
        .Q(\y_read_reg_720_reg_n_7_[19] ),
        .R(1'b0));
  FDRE \y_read_reg_720_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[1]),
        .Q(\y_read_reg_720_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \y_read_reg_720_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[20]),
        .Q(\y_read_reg_720_reg_n_7_[20] ),
        .R(1'b0));
  FDRE \y_read_reg_720_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[21]),
        .Q(\y_read_reg_720_reg_n_7_[21] ),
        .R(1'b0));
  FDRE \y_read_reg_720_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[22]),
        .Q(\y_read_reg_720_reg_n_7_[22] ),
        .R(1'b0));
  FDRE \y_read_reg_720_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[23]),
        .Q(\y_read_reg_720_reg_n_7_[23] ),
        .R(1'b0));
  FDRE \y_read_reg_720_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[24]),
        .Q(\y_read_reg_720_reg_n_7_[24] ),
        .R(1'b0));
  FDRE \y_read_reg_720_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[25]),
        .Q(\y_read_reg_720_reg_n_7_[25] ),
        .R(1'b0));
  FDRE \y_read_reg_720_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[26]),
        .Q(\y_read_reg_720_reg_n_7_[26] ),
        .R(1'b0));
  FDRE \y_read_reg_720_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[27]),
        .Q(\y_read_reg_720_reg_n_7_[27] ),
        .R(1'b0));
  FDRE \y_read_reg_720_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[28]),
        .Q(\y_read_reg_720_reg_n_7_[28] ),
        .R(1'b0));
  FDRE \y_read_reg_720_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[29]),
        .Q(\y_read_reg_720_reg_n_7_[29] ),
        .R(1'b0));
  FDRE \y_read_reg_720_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[2]),
        .Q(\y_read_reg_720_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \y_read_reg_720_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[30]),
        .Q(\y_read_reg_720_reg_n_7_[30] ),
        .R(1'b0));
  FDRE \y_read_reg_720_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[31]),
        .Q(\y_read_reg_720_reg_n_7_[31] ),
        .R(1'b0));
  FDRE \y_read_reg_720_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[3]),
        .Q(\y_read_reg_720_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \y_read_reg_720_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[4]),
        .Q(\y_read_reg_720_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \y_read_reg_720_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[5]),
        .Q(\y_read_reg_720_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \y_read_reg_720_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[6]),
        .Q(\y_read_reg_720_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \y_read_reg_720_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[7]),
        .Q(\y_read_reg_720_reg_n_7_[7] ),
        .R(1'b0));
  FDRE \y_read_reg_720_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[8]),
        .Q(\y_read_reg_720_reg_n_7_[8] ),
        .R(1'b0));
  FDRE \y_read_reg_720_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[9]),
        .Q(\y_read_reg_720_reg_n_7_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln53_reg_842[3]_i_1 
       (.I0(ap_CS_fsm_pp4_stage0),
        .I1(ap_condition_pp4_exit_iter0_state43),
        .O(zext_ln53_reg_842_reg0));
  FDRE \zext_ln53_reg_842_pp4_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp4_stage0),
        .D(zext_ln53_reg_842_reg[0]),
        .Q(zext_ln53_reg_842_pp4_iter1_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln53_reg_842_pp4_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp4_stage0),
        .D(zext_ln53_reg_842_reg[1]),
        .Q(zext_ln53_reg_842_pp4_iter1_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln53_reg_842_pp4_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp4_stage0),
        .D(zext_ln53_reg_842_reg[2]),
        .Q(zext_ln53_reg_842_pp4_iter1_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln53_reg_842_pp4_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp4_stage0),
        .D(zext_ln53_reg_842_reg[3]),
        .Q(zext_ln53_reg_842_pp4_iter1_reg_reg[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\zext_ln53_reg_842_pp4_iter33_reg_reg " *) 
  (* srl_name = "inst/\zext_ln53_reg_842_pp4_iter33_reg_reg[0]_srl32 " *) 
  SRLC32E \zext_ln53_reg_842_pp4_iter33_reg_reg[0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(zext_ln53_reg_842_pp4_iter1_reg_reg[0]),
        .Q(\NLW_zext_ln53_reg_842_pp4_iter33_reg_reg[0]_srl32_Q_UNCONNECTED ),
        .Q31(\zext_ln53_reg_842_pp4_iter33_reg_reg[0]_srl32_n_8 ));
  (* srl_bus_name = "inst/\zext_ln53_reg_842_pp4_iter33_reg_reg " *) 
  (* srl_name = "inst/\zext_ln53_reg_842_pp4_iter33_reg_reg[1]_srl32 " *) 
  SRLC32E \zext_ln53_reg_842_pp4_iter33_reg_reg[1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(zext_ln53_reg_842_pp4_iter1_reg_reg[1]),
        .Q(\NLW_zext_ln53_reg_842_pp4_iter33_reg_reg[1]_srl32_Q_UNCONNECTED ),
        .Q31(\zext_ln53_reg_842_pp4_iter33_reg_reg[1]_srl32_n_8 ));
  (* srl_bus_name = "inst/\zext_ln53_reg_842_pp4_iter33_reg_reg " *) 
  (* srl_name = "inst/\zext_ln53_reg_842_pp4_iter33_reg_reg[2]_srl32 " *) 
  SRLC32E \zext_ln53_reg_842_pp4_iter33_reg_reg[2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(zext_ln53_reg_842_pp4_iter1_reg_reg[2]),
        .Q(\NLW_zext_ln53_reg_842_pp4_iter33_reg_reg[2]_srl32_Q_UNCONNECTED ),
        .Q31(\zext_ln53_reg_842_pp4_iter33_reg_reg[2]_srl32_n_8 ));
  (* srl_bus_name = "inst/\zext_ln53_reg_842_pp4_iter33_reg_reg " *) 
  (* srl_name = "inst/\zext_ln53_reg_842_pp4_iter33_reg_reg[3]_srl32 " *) 
  SRLC32E \zext_ln53_reg_842_pp4_iter33_reg_reg[3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(zext_ln53_reg_842_pp4_iter1_reg_reg[3]),
        .Q(\NLW_zext_ln53_reg_842_pp4_iter33_reg_reg[3]_srl32_Q_UNCONNECTED ),
        .Q31(\zext_ln53_reg_842_pp4_iter33_reg_reg[3]_srl32_n_8 ));
  (* srl_bus_name = "inst/\zext_ln53_reg_842_pp4_iter45_reg_reg " *) 
  (* srl_name = "inst/\zext_ln53_reg_842_pp4_iter45_reg_reg[0]_srl12 " *) 
  SRLC32E \zext_ln53_reg_842_pp4_iter45_reg_reg[0]_srl12 
       (.A({1'b0,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\zext_ln53_reg_842_pp4_iter33_reg_reg[0]_srl32_n_8 ),
        .Q(\zext_ln53_reg_842_pp4_iter45_reg_reg[0]_srl12_n_7 ),
        .Q31(\NLW_zext_ln53_reg_842_pp4_iter45_reg_reg[0]_srl12_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\zext_ln53_reg_842_pp4_iter45_reg_reg " *) 
  (* srl_name = "inst/\zext_ln53_reg_842_pp4_iter45_reg_reg[1]_srl12 " *) 
  SRLC32E \zext_ln53_reg_842_pp4_iter45_reg_reg[1]_srl12 
       (.A({1'b0,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\zext_ln53_reg_842_pp4_iter33_reg_reg[1]_srl32_n_8 ),
        .Q(\zext_ln53_reg_842_pp4_iter45_reg_reg[1]_srl12_n_7 ),
        .Q31(\NLW_zext_ln53_reg_842_pp4_iter45_reg_reg[1]_srl12_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\zext_ln53_reg_842_pp4_iter45_reg_reg " *) 
  (* srl_name = "inst/\zext_ln53_reg_842_pp4_iter45_reg_reg[2]_srl12 " *) 
  SRLC32E \zext_ln53_reg_842_pp4_iter45_reg_reg[2]_srl12 
       (.A({1'b0,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\zext_ln53_reg_842_pp4_iter33_reg_reg[2]_srl32_n_8 ),
        .Q(\zext_ln53_reg_842_pp4_iter45_reg_reg[2]_srl12_n_7 ),
        .Q31(\NLW_zext_ln53_reg_842_pp4_iter45_reg_reg[2]_srl12_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\zext_ln53_reg_842_pp4_iter45_reg_reg " *) 
  (* srl_name = "inst/\zext_ln53_reg_842_pp4_iter45_reg_reg[3]_srl12 " *) 
  SRLC32E \zext_ln53_reg_842_pp4_iter45_reg_reg[3]_srl12 
       (.A({1'b0,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\zext_ln53_reg_842_pp4_iter33_reg_reg[3]_srl32_n_8 ),
        .Q(\zext_ln53_reg_842_pp4_iter45_reg_reg[3]_srl12_n_7 ),
        .Q31(\NLW_zext_ln53_reg_842_pp4_iter45_reg_reg[3]_srl12_Q31_UNCONNECTED ));
  FDRE \zext_ln53_reg_842_pp4_iter46_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln53_reg_842_pp4_iter45_reg_reg[0]_srl12_n_7 ),
        .Q(zext_ln53_reg_842_pp4_iter46_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln53_reg_842_pp4_iter46_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln53_reg_842_pp4_iter45_reg_reg[1]_srl12_n_7 ),
        .Q(zext_ln53_reg_842_pp4_iter46_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln53_reg_842_pp4_iter46_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln53_reg_842_pp4_iter45_reg_reg[2]_srl12_n_7 ),
        .Q(zext_ln53_reg_842_pp4_iter46_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln53_reg_842_pp4_iter46_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln53_reg_842_pp4_iter45_reg_reg[3]_srl12_n_7 ),
        .Q(zext_ln53_reg_842_pp4_iter46_reg_reg[3]),
        .R(1'b0));
  FDRE \zext_ln53_reg_842_reg[0] 
       (.C(ap_clk),
        .CE(zext_ln53_reg_842_reg0),
        .D(i_4_reg_369_reg[0]),
        .Q(zext_ln53_reg_842_reg[0]),
        .R(1'b0));
  FDRE \zext_ln53_reg_842_reg[1] 
       (.C(ap_clk),
        .CE(zext_ln53_reg_842_reg0),
        .D(i_4_reg_369_reg[1]),
        .Q(zext_ln53_reg_842_reg[1]),
        .R(1'b0));
  FDRE \zext_ln53_reg_842_reg[2] 
       (.C(ap_clk),
        .CE(zext_ln53_reg_842_reg0),
        .D(i_4_reg_369_reg[2]),
        .Q(zext_ln53_reg_842_reg[2]),
        .R(1'b0));
  FDRE \zext_ln53_reg_842_reg[3] 
       (.C(ap_clk),
        .CE(zext_ln53_reg_842_reg0),
        .D(i_4_reg_369_reg[3]),
        .Q(zext_ln53_reg_842_reg[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln703_reg_799[3]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(ap_condition_pp2_exit_iter0_state23),
        .O(zext_ln703_reg_799_reg0));
  FDRE \zext_ln703_reg_799_reg[0] 
       (.C(ap_clk),
        .CE(zext_ln703_reg_799_reg0),
        .D(i_2_reg_335_reg[0]),
        .Q(zext_ln703_reg_799_reg[0]),
        .R(1'b0));
  FDRE \zext_ln703_reg_799_reg[1] 
       (.C(ap_clk),
        .CE(zext_ln703_reg_799_reg0),
        .D(i_2_reg_335_reg[1]),
        .Q(zext_ln703_reg_799_reg[1]),
        .R(1'b0));
  FDRE \zext_ln703_reg_799_reg[2] 
       (.C(ap_clk),
        .CE(zext_ln703_reg_799_reg0),
        .D(i_2_reg_335_reg[2]),
        .Q(zext_ln703_reg_799_reg[2]),
        .R(1'b0));
  FDRE \zext_ln703_reg_799_reg[3] 
       (.C(ap_clk),
        .CE(zext_ln703_reg_799_reg0),
        .D(i_2_reg_335_reg[3]),
        .Q(zext_ln703_reg_799_reg[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_control_s_axi
   (D,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    x,
    dx,
    y,
    dim,
    s_axi_control_RDATA,
    interrupt,
    Q,
    gmem_BVALID,
    icmp_ln32_reg_738,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    s_axi_control_ARVALID,
    s_axi_control_ARADDR,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_WDATA,
    p_41_in,
    \int_ap_return_reg[15]_0 ,
    s_axi_control_RREADY,
    s_axi_control_AWVALID,
    s_axi_control_WVALID,
    s_axi_control_WSTRB,
    s_axi_control_BREADY);
  output [1:0]D;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output [30:0]x;
  output [30:0]dx;
  output [31:0]y;
  output [31:0]dim;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  input [1:0]Q;
  input gmem_BVALID;
  input icmp_ln32_reg_738;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[1]_1 ;
  input s_axi_control_ARVALID;
  input [5:0]s_axi_control_ARADDR;
  input ap_rst_n_inv;
  input ap_clk;
  input [5:0]s_axi_control_AWADDR;
  input [31:0]s_axi_control_WDATA;
  input p_41_in;
  input [15:0]\int_ap_return_reg[15]_0 ;
  input s_axi_control_RREADY;
  input s_axi_control_AWVALID;
  input s_axi_control_WVALID;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_BREADY;

  wire [1:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_7 ;
  wire \FSM_onehot_rstate[2]_i_1_n_7 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_7 ;
  wire \FSM_onehot_wstate[2]_i_1_n_7 ;
  wire \FSM_onehot_wstate[3]_i_1_n_7 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire [7:1]data0;
  wire [31:0]dim;
  wire [30:0]dx;
  wire gmem_BVALID;
  wire icmp_ln32_reg_738;
  wire int_ap_done_i_1_n_7;
  wire int_ap_done_i_2_n_7;
  wire int_ap_done_i_3_n_7;
  wire int_ap_done_i_4_n_7;
  wire [15:0]\int_ap_return_reg[15]_0 ;
  wire \int_ap_return_reg_n_7_[0] ;
  wire \int_ap_return_reg_n_7_[10] ;
  wire \int_ap_return_reg_n_7_[11] ;
  wire \int_ap_return_reg_n_7_[12] ;
  wire \int_ap_return_reg_n_7_[13] ;
  wire \int_ap_return_reg_n_7_[14] ;
  wire \int_ap_return_reg_n_7_[15] ;
  wire \int_ap_return_reg_n_7_[1] ;
  wire \int_ap_return_reg_n_7_[2] ;
  wire \int_ap_return_reg_n_7_[3] ;
  wire \int_ap_return_reg_n_7_[4] ;
  wire \int_ap_return_reg_n_7_[5] ;
  wire \int_ap_return_reg_n_7_[6] ;
  wire \int_ap_return_reg_n_7_[7] ;
  wire \int_ap_return_reg_n_7_[8] ;
  wire \int_ap_return_reg_n_7_[9] ;
  wire int_ap_start1;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_7;
  wire int_auto_restart_i_1_n_7;
  wire [31:0]int_dim0;
  wire \int_dim[31]_i_1_n_7 ;
  wire [31:0]int_dx0;
  wire \int_dx[31]_i_1_n_7 ;
  wire \int_dx[31]_i_3_n_7 ;
  wire \int_dx_reg_n_7_[0] ;
  wire int_gie_i_1_n_7;
  wire int_gie_i_2_n_7;
  wire int_gie_reg_n_7;
  wire int_ier9_out;
  wire \int_ier[0]_i_1_n_7 ;
  wire \int_ier[1]_i_1_n_7 ;
  wire \int_ier_reg_n_7_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_7 ;
  wire \int_isr[1]_i_1_n_7 ;
  wire \int_isr_reg_n_7_[0] ;
  wire [31:0]int_x0;
  wire \int_x[31]_i_1_n_7 ;
  wire \int_x[31]_i_3_n_7 ;
  wire \int_x_reg_n_7_[0] ;
  wire [31:0]int_y0;
  wire \int_y[31]_i_1_n_7 ;
  wire interrupt;
  wire p_0_in;
  wire p_1_in;
  wire p_41_in;
  wire \rdata[0]_i_1_n_7 ;
  wire \rdata[0]_i_2_n_7 ;
  wire \rdata[0]_i_3_n_7 ;
  wire \rdata[0]_i_4_n_7 ;
  wire \rdata[0]_i_5_n_7 ;
  wire \rdata[10]_i_1_n_7 ;
  wire \rdata[10]_i_2_n_7 ;
  wire \rdata[11]_i_1_n_7 ;
  wire \rdata[11]_i_2_n_7 ;
  wire \rdata[12]_i_1_n_7 ;
  wire \rdata[12]_i_2_n_7 ;
  wire \rdata[13]_i_1_n_7 ;
  wire \rdata[13]_i_2_n_7 ;
  wire \rdata[14]_i_1_n_7 ;
  wire \rdata[14]_i_2_n_7 ;
  wire \rdata[15]_i_1_n_7 ;
  wire \rdata[15]_i_2_n_7 ;
  wire \rdata[16]_i_1_n_7 ;
  wire \rdata[16]_i_2_n_7 ;
  wire \rdata[17]_i_1_n_7 ;
  wire \rdata[17]_i_2_n_7 ;
  wire \rdata[18]_i_1_n_7 ;
  wire \rdata[18]_i_2_n_7 ;
  wire \rdata[19]_i_1_n_7 ;
  wire \rdata[19]_i_2_n_7 ;
  wire \rdata[1]_i_1_n_7 ;
  wire \rdata[1]_i_2_n_7 ;
  wire \rdata[1]_i_3_n_7 ;
  wire \rdata[1]_i_4_n_7 ;
  wire \rdata[20]_i_1_n_7 ;
  wire \rdata[20]_i_2_n_7 ;
  wire \rdata[21]_i_1_n_7 ;
  wire \rdata[21]_i_2_n_7 ;
  wire \rdata[22]_i_1_n_7 ;
  wire \rdata[22]_i_2_n_7 ;
  wire \rdata[23]_i_1_n_7 ;
  wire \rdata[23]_i_2_n_7 ;
  wire \rdata[24]_i_1_n_7 ;
  wire \rdata[24]_i_2_n_7 ;
  wire \rdata[25]_i_1_n_7 ;
  wire \rdata[25]_i_2_n_7 ;
  wire \rdata[26]_i_1_n_7 ;
  wire \rdata[26]_i_2_n_7 ;
  wire \rdata[27]_i_1_n_7 ;
  wire \rdata[27]_i_2_n_7 ;
  wire \rdata[28]_i_1_n_7 ;
  wire \rdata[28]_i_2_n_7 ;
  wire \rdata[29]_i_1_n_7 ;
  wire \rdata[29]_i_2_n_7 ;
  wire \rdata[2]_i_1_n_7 ;
  wire \rdata[2]_i_2_n_7 ;
  wire \rdata[30]_i_1_n_7 ;
  wire \rdata[30]_i_2_n_7 ;
  wire \rdata[31]_i_1_n_7 ;
  wire \rdata[31]_i_3_n_7 ;
  wire \rdata[31]_i_4_n_7 ;
  wire \rdata[3]_i_1_n_7 ;
  wire \rdata[3]_i_2_n_7 ;
  wire \rdata[4]_i_1_n_7 ;
  wire \rdata[4]_i_2_n_7 ;
  wire \rdata[5]_i_1_n_7 ;
  wire \rdata[5]_i_2_n_7 ;
  wire \rdata[6]_i_1_n_7 ;
  wire \rdata[6]_i_2_n_7 ;
  wire \rdata[7]_i_1_n_7 ;
  wire \rdata[7]_i_2_n_7 ;
  wire \rdata[8]_i_1_n_7 ;
  wire \rdata[8]_i_2_n_7 ;
  wire \rdata[9]_i_1_n_7 ;
  wire \rdata[9]_i_2_n_7 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire waddr;
  wire \waddr_reg_n_7_[0] ;
  wire \waddr_reg_n_7_[1] ;
  wire \waddr_reg_n_7_[2] ;
  wire \waddr_reg_n_7_[3] ;
  wire \waddr_reg_n_7_[4] ;
  wire \waddr_reg_n_7_[5] ;
  wire [30:0]x;
  wire [31:0]y;

  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hF727)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_RVALID),
        .I1(s_axi_control_RREADY),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[2]_i_1_n_7 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_7 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_7 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BREADY),
        .I4(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_7 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_7 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_7 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_7 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF444F4F4)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(gmem_BVALID),
        .I4(icmp_ln32_reg_738),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hF8888888)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(\ap_CS_fsm_reg[1]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFF7FFFFF0000)) 
    int_ap_done_i_1
       (.I0(int_ap_done_i_2_n_7),
        .I1(ar_hs),
        .I2(int_ap_done_i_3_n_7),
        .I3(int_ap_done_i_4_n_7),
        .I4(p_41_in),
        .I5(data0[1]),
        .O(int_ap_done_i_1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_done_i_2
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .O(int_ap_done_i_2_n_7));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_done_i_3
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .O(int_ap_done_i_3_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    int_ap_done_i_4
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .O(int_ap_done_i_4_n_7));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_7),
        .Q(data0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(ap_rst_n_inv));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_41_in),
        .Q(data0[3]),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[0] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\int_ap_return_reg[15]_0 [0]),
        .Q(\int_ap_return_reg_n_7_[0] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[10] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\int_ap_return_reg[15]_0 [10]),
        .Q(\int_ap_return_reg_n_7_[10] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[11] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\int_ap_return_reg[15]_0 [11]),
        .Q(\int_ap_return_reg_n_7_[11] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[12] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\int_ap_return_reg[15]_0 [12]),
        .Q(\int_ap_return_reg_n_7_[12] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[13] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\int_ap_return_reg[15]_0 [13]),
        .Q(\int_ap_return_reg_n_7_[13] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[14] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\int_ap_return_reg[15]_0 [14]),
        .Q(\int_ap_return_reg_n_7_[14] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[15] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\int_ap_return_reg[15]_0 [15]),
        .Q(\int_ap_return_reg_n_7_[15] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[1] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\int_ap_return_reg[15]_0 [1]),
        .Q(\int_ap_return_reg_n_7_[1] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[2] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\int_ap_return_reg[15]_0 [2]),
        .Q(\int_ap_return_reg_n_7_[2] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[3] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\int_ap_return_reg[15]_0 [3]),
        .Q(\int_ap_return_reg_n_7_[3] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[4] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\int_ap_return_reg[15]_0 [4]),
        .Q(\int_ap_return_reg_n_7_[4] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[5] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\int_ap_return_reg[15]_0 [5]),
        .Q(\int_ap_return_reg_n_7_[5] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[6] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\int_ap_return_reg[15]_0 [6]),
        .Q(\int_ap_return_reg_n_7_[6] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[7] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\int_ap_return_reg[15]_0 [7]),
        .Q(\int_ap_return_reg_n_7_[7] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[8] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\int_ap_return_reg[15]_0 [8]),
        .Q(\int_ap_return_reg_n_7_[8] ),
        .R(ap_rst_n_inv));
  FDRE \int_ap_return_reg[9] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\int_ap_return_reg[15]_0 [9]),
        .Q(\int_ap_return_reg_n_7_[9] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFBFBBFFFF8088)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(Q[1]),
        .I2(gmem_BVALID),
        .I3(icmp_ln32_reg_738),
        .I4(int_ap_start3_out),
        .I5(ap_start),
        .O(int_ap_start_i_1_n_7));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_7_[4] ),
        .I2(\waddr_reg_n_7_[2] ),
        .I3(\int_x[31]_i_3_n_7 ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(\waddr_reg_n_7_[3] ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_7),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(int_ap_start1),
        .I2(data0[7]),
        .O(int_auto_restart_i_1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_7_[3] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_x[31]_i_3_n_7 ),
        .I3(\waddr_reg_n_7_[2] ),
        .I4(\waddr_reg_n_7_[4] ),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_7),
        .Q(data0[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dim[0]_i_1 
       (.I0(dim[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_dim0[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dim[10]_i_1 
       (.I0(dim[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_dim0[10]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dim[11]_i_1 
       (.I0(dim[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_dim0[11]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dim[12]_i_1 
       (.I0(dim[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_dim0[12]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dim[13]_i_1 
       (.I0(dim[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_dim0[13]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dim[14]_i_1 
       (.I0(dim[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_dim0[14]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dim[15]_i_1 
       (.I0(dim[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_dim0[15]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dim[16]_i_1 
       (.I0(dim[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_dim0[16]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dim[17]_i_1 
       (.I0(dim[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_dim0[17]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dim[18]_i_1 
       (.I0(dim[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_dim0[18]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dim[19]_i_1 
       (.I0(dim[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_dim0[19]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dim[1]_i_1 
       (.I0(dim[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_dim0[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dim[20]_i_1 
       (.I0(dim[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_dim0[20]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dim[21]_i_1 
       (.I0(dim[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_dim0[21]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dim[22]_i_1 
       (.I0(dim[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_dim0[22]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dim[23]_i_1 
       (.I0(dim[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_dim0[23]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dim[24]_i_1 
       (.I0(dim[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_dim0[24]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dim[25]_i_1 
       (.I0(dim[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_dim0[25]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dim[26]_i_1 
       (.I0(dim[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_dim0[26]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dim[27]_i_1 
       (.I0(dim[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_dim0[27]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dim[28]_i_1 
       (.I0(dim[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_dim0[28]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dim[29]_i_1 
       (.I0(dim[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_dim0[29]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dim[2]_i_1 
       (.I0(dim[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_dim0[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dim[30]_i_1 
       (.I0(dim[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_dim0[30]));
  LUT3 #(
    .INIT(8'h40)) 
    \int_dim[31]_i_1 
       (.I0(\waddr_reg_n_7_[3] ),
        .I1(\waddr_reg_n_7_[4] ),
        .I2(\int_dx[31]_i_3_n_7 ),
        .O(\int_dim[31]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dim[31]_i_2 
       (.I0(dim[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_dim0[31]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dim[3]_i_1 
       (.I0(dim[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_dim0[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dim[4]_i_1 
       (.I0(dim[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_dim0[4]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dim[5]_i_1 
       (.I0(dim[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_dim0[5]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dim[6]_i_1 
       (.I0(dim[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_dim0[6]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dim[7]_i_1 
       (.I0(dim[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_dim0[7]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dim[8]_i_1 
       (.I0(dim[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_dim0[8]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dim[9]_i_1 
       (.I0(dim[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_dim0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[0] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_7 ),
        .D(int_dim0[0]),
        .Q(dim[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[10] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_7 ),
        .D(int_dim0[10]),
        .Q(dim[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[11] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_7 ),
        .D(int_dim0[11]),
        .Q(dim[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[12] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_7 ),
        .D(int_dim0[12]),
        .Q(dim[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[13] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_7 ),
        .D(int_dim0[13]),
        .Q(dim[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[14] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_7 ),
        .D(int_dim0[14]),
        .Q(dim[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[15] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_7 ),
        .D(int_dim0[15]),
        .Q(dim[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[16] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_7 ),
        .D(int_dim0[16]),
        .Q(dim[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[17] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_7 ),
        .D(int_dim0[17]),
        .Q(dim[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[18] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_7 ),
        .D(int_dim0[18]),
        .Q(dim[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[19] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_7 ),
        .D(int_dim0[19]),
        .Q(dim[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[1] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_7 ),
        .D(int_dim0[1]),
        .Q(dim[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[20] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_7 ),
        .D(int_dim0[20]),
        .Q(dim[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[21] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_7 ),
        .D(int_dim0[21]),
        .Q(dim[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[22] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_7 ),
        .D(int_dim0[22]),
        .Q(dim[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[23] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_7 ),
        .D(int_dim0[23]),
        .Q(dim[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[24] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_7 ),
        .D(int_dim0[24]),
        .Q(dim[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[25] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_7 ),
        .D(int_dim0[25]),
        .Q(dim[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[26] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_7 ),
        .D(int_dim0[26]),
        .Q(dim[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[27] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_7 ),
        .D(int_dim0[27]),
        .Q(dim[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[28] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_7 ),
        .D(int_dim0[28]),
        .Q(dim[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[29] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_7 ),
        .D(int_dim0[29]),
        .Q(dim[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[2] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_7 ),
        .D(int_dim0[2]),
        .Q(dim[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[30] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_7 ),
        .D(int_dim0[30]),
        .Q(dim[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[31] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_7 ),
        .D(int_dim0[31]),
        .Q(dim[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[3] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_7 ),
        .D(int_dim0[3]),
        .Q(dim[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[4] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_7 ),
        .D(int_dim0[4]),
        .Q(dim[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[5] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_7 ),
        .D(int_dim0[5]),
        .Q(dim[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[6] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_7 ),
        .D(int_dim0[6]),
        .Q(dim[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[7] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_7 ),
        .D(int_dim0[7]),
        .Q(dim[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[8] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_7 ),
        .D(int_dim0[8]),
        .Q(dim[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dim_reg[9] 
       (.C(ap_clk),
        .CE(\int_dim[31]_i_1_n_7 ),
        .D(int_dim0[9]),
        .Q(dim[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dx[0]_i_1 
       (.I0(\int_dx_reg_n_7_[0] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_dx0[0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dx[10]_i_1 
       (.I0(dx[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_dx0[10]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dx[11]_i_1 
       (.I0(dx[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_dx0[11]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dx[12]_i_1 
       (.I0(dx[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_dx0[12]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dx[13]_i_1 
       (.I0(dx[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_dx0[13]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dx[14]_i_1 
       (.I0(dx[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_dx0[14]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dx[15]_i_1 
       (.I0(dx[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_dx0[15]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dx[16]_i_1 
       (.I0(dx[15]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_dx0[16]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dx[17]_i_1 
       (.I0(dx[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_dx0[17]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dx[18]_i_1 
       (.I0(dx[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_dx0[18]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dx[19]_i_1 
       (.I0(dx[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_dx0[19]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dx[1]_i_1 
       (.I0(dx[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_dx0[1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dx[20]_i_1 
       (.I0(dx[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_dx0[20]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dx[21]_i_1 
       (.I0(dx[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_dx0[21]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dx[22]_i_1 
       (.I0(dx[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_dx0[22]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dx[23]_i_1 
       (.I0(dx[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_dx0[23]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dx[24]_i_1 
       (.I0(dx[23]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_dx0[24]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dx[25]_i_1 
       (.I0(dx[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_dx0[25]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dx[26]_i_1 
       (.I0(dx[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_dx0[26]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dx[27]_i_1 
       (.I0(dx[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_dx0[27]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dx[28]_i_1 
       (.I0(dx[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_dx0[28]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dx[29]_i_1 
       (.I0(dx[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_dx0[29]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dx[2]_i_1 
       (.I0(dx[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_dx0[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dx[30]_i_1 
       (.I0(dx[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_dx0[30]));
  LUT3 #(
    .INIT(8'h10)) 
    \int_dx[31]_i_1 
       (.I0(\waddr_reg_n_7_[4] ),
        .I1(\waddr_reg_n_7_[3] ),
        .I2(\int_dx[31]_i_3_n_7 ),
        .O(\int_dx[31]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dx[31]_i_2 
       (.I0(dx[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_dx0[31]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \int_dx[31]_i_3 
       (.I0(\waddr_reg_n_7_[2] ),
        .I1(\waddr_reg_n_7_[5] ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_7_[0] ),
        .I5(\waddr_reg_n_7_[1] ),
        .O(\int_dx[31]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dx[3]_i_1 
       (.I0(dx[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_dx0[3]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dx[4]_i_1 
       (.I0(dx[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_dx0[4]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dx[5]_i_1 
       (.I0(dx[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_dx0[5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dx[6]_i_1 
       (.I0(dx[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_dx0[6]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dx[7]_i_1 
       (.I0(dx[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_dx0[7]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dx[8]_i_1 
       (.I0(dx[7]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_dx0[8]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dx[9]_i_1 
       (.I0(dx[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_dx0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[0] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_7 ),
        .D(int_dx0[0]),
        .Q(\int_dx_reg_n_7_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[10] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_7 ),
        .D(int_dx0[10]),
        .Q(dx[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[11] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_7 ),
        .D(int_dx0[11]),
        .Q(dx[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[12] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_7 ),
        .D(int_dx0[12]),
        .Q(dx[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[13] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_7 ),
        .D(int_dx0[13]),
        .Q(dx[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[14] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_7 ),
        .D(int_dx0[14]),
        .Q(dx[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[15] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_7 ),
        .D(int_dx0[15]),
        .Q(dx[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[16] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_7 ),
        .D(int_dx0[16]),
        .Q(dx[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[17] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_7 ),
        .D(int_dx0[17]),
        .Q(dx[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[18] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_7 ),
        .D(int_dx0[18]),
        .Q(dx[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[19] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_7 ),
        .D(int_dx0[19]),
        .Q(dx[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[1] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_7 ),
        .D(int_dx0[1]),
        .Q(dx[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[20] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_7 ),
        .D(int_dx0[20]),
        .Q(dx[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[21] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_7 ),
        .D(int_dx0[21]),
        .Q(dx[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[22] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_7 ),
        .D(int_dx0[22]),
        .Q(dx[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[23] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_7 ),
        .D(int_dx0[23]),
        .Q(dx[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[24] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_7 ),
        .D(int_dx0[24]),
        .Q(dx[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[25] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_7 ),
        .D(int_dx0[25]),
        .Q(dx[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[26] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_7 ),
        .D(int_dx0[26]),
        .Q(dx[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[27] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_7 ),
        .D(int_dx0[27]),
        .Q(dx[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[28] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_7 ),
        .D(int_dx0[28]),
        .Q(dx[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[29] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_7 ),
        .D(int_dx0[29]),
        .Q(dx[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[2] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_7 ),
        .D(int_dx0[2]),
        .Q(dx[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[30] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_7 ),
        .D(int_dx0[30]),
        .Q(dx[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[31] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_7 ),
        .D(int_dx0[31]),
        .Q(dx[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[3] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_7 ),
        .D(int_dx0[3]),
        .Q(dx[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[4] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_7 ),
        .D(int_dx0[4]),
        .Q(dx[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[5] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_7 ),
        .D(int_dx0[5]),
        .Q(dx[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[6] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_7 ),
        .D(int_dx0[6]),
        .Q(dx[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[7] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_7 ),
        .D(int_dx0[7]),
        .Q(dx[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[8] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_7 ),
        .D(int_dx0[8]),
        .Q(dx[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[9] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_7 ),
        .D(int_dx0[9]),
        .Q(dx[8]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_gie_i_2_n_7),
        .I2(\waddr_reg_n_7_[2] ),
        .I3(\waddr_reg_n_7_[3] ),
        .I4(\int_x[31]_i_3_n_7 ),
        .I5(int_gie_reg_n_7),
        .O(int_gie_i_1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_gie_i_2
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_7_[4] ),
        .O(int_gie_i_2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_7),
        .Q(int_gie_reg_n_7),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_ier9_out),
        .I2(\int_ier_reg_n_7_[0] ),
        .O(\int_ier[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_ier9_out),
        .I2(p_0_in),
        .O(\int_ier[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_7_[3] ),
        .I2(\int_x[31]_i_3_n_7 ),
        .I3(\waddr_reg_n_7_[2] ),
        .I4(\waddr_reg_n_7_[4] ),
        .O(int_ier9_out));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_7 ),
        .Q(\int_ier_reg_n_7_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_7 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_7_[0] ),
        .I3(p_41_in),
        .I4(\int_isr_reg_n_7_[0] ),
        .O(\int_isr[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_7_[4] ),
        .I2(\waddr_reg_n_7_[2] ),
        .I3(\waddr_reg_n_7_[3] ),
        .I4(\int_x[31]_i_3_n_7 ),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr6_out),
        .I2(p_0_in),
        .I3(p_41_in),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_7 ),
        .Q(\int_isr_reg_n_7_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_7 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_x[0]_i_1 
       (.I0(\int_x_reg_n_7_[0] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_x0[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_x[10]_i_1 
       (.I0(x[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_x0[10]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_x[11]_i_1 
       (.I0(x[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_x0[11]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_x[12]_i_1 
       (.I0(x[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_x0[12]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_x[13]_i_1 
       (.I0(x[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_x0[13]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_x[14]_i_1 
       (.I0(x[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_x0[14]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_x[15]_i_1 
       (.I0(x[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_x0[15]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_x[16]_i_1 
       (.I0(x[15]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_x0[16]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_x[17]_i_1 
       (.I0(x[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_x0[17]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_x[18]_i_1 
       (.I0(x[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_x0[18]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_x[19]_i_1 
       (.I0(x[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_x0[19]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_x[1]_i_1 
       (.I0(x[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_x0[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_x[20]_i_1 
       (.I0(x[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_x0[20]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_x[21]_i_1 
       (.I0(x[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_x0[21]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_x[22]_i_1 
       (.I0(x[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_x0[22]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_x[23]_i_1 
       (.I0(x[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_x0[23]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_x[24]_i_1 
       (.I0(x[23]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_x0[24]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_x[25]_i_1 
       (.I0(x[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_x0[25]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_x[26]_i_1 
       (.I0(x[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_x0[26]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_x[27]_i_1 
       (.I0(x[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_x0[27]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_x[28]_i_1 
       (.I0(x[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_x0[28]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_x[29]_i_1 
       (.I0(x[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_x0[29]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_x[2]_i_1 
       (.I0(x[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_x0[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_x[30]_i_1 
       (.I0(x[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_x0[30]));
  LUT4 #(
    .INIT(16'h4000)) 
    \int_x[31]_i_1 
       (.I0(\waddr_reg_n_7_[2] ),
        .I1(\waddr_reg_n_7_[3] ),
        .I2(\waddr_reg_n_7_[4] ),
        .I3(\int_x[31]_i_3_n_7 ),
        .O(\int_x[31]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_x[31]_i_2 
       (.I0(x[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_x0[31]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \int_x[31]_i_3 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(\waddr_reg_n_7_[0] ),
        .I3(\waddr_reg_n_7_[1] ),
        .I4(\waddr_reg_n_7_[5] ),
        .O(\int_x[31]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_x[3]_i_1 
       (.I0(x[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_x0[3]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_x[4]_i_1 
       (.I0(x[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_x0[4]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_x[5]_i_1 
       (.I0(x[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_x0[5]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_x[6]_i_1 
       (.I0(x[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_x0[6]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_x[7]_i_1 
       (.I0(x[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_x0[7]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_x[8]_i_1 
       (.I0(x[7]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_x0[8]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_x[9]_i_1 
       (.I0(x[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_x0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[0] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_7 ),
        .D(int_x0[0]),
        .Q(\int_x_reg_n_7_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[10] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_7 ),
        .D(int_x0[10]),
        .Q(x[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[11] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_7 ),
        .D(int_x0[11]),
        .Q(x[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[12] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_7 ),
        .D(int_x0[12]),
        .Q(x[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[13] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_7 ),
        .D(int_x0[13]),
        .Q(x[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[14] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_7 ),
        .D(int_x0[14]),
        .Q(x[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[15] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_7 ),
        .D(int_x0[15]),
        .Q(x[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[16] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_7 ),
        .D(int_x0[16]),
        .Q(x[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[17] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_7 ),
        .D(int_x0[17]),
        .Q(x[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[18] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_7 ),
        .D(int_x0[18]),
        .Q(x[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[19] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_7 ),
        .D(int_x0[19]),
        .Q(x[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[1] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_7 ),
        .D(int_x0[1]),
        .Q(x[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[20] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_7 ),
        .D(int_x0[20]),
        .Q(x[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[21] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_7 ),
        .D(int_x0[21]),
        .Q(x[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[22] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_7 ),
        .D(int_x0[22]),
        .Q(x[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[23] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_7 ),
        .D(int_x0[23]),
        .Q(x[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[24] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_7 ),
        .D(int_x0[24]),
        .Q(x[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[25] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_7 ),
        .D(int_x0[25]),
        .Q(x[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[26] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_7 ),
        .D(int_x0[26]),
        .Q(x[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[27] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_7 ),
        .D(int_x0[27]),
        .Q(x[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[28] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_7 ),
        .D(int_x0[28]),
        .Q(x[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[29] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_7 ),
        .D(int_x0[29]),
        .Q(x[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[2] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_7 ),
        .D(int_x0[2]),
        .Q(x[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[30] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_7 ),
        .D(int_x0[30]),
        .Q(x[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[31] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_7 ),
        .D(int_x0[31]),
        .Q(x[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[3] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_7 ),
        .D(int_x0[3]),
        .Q(x[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[4] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_7 ),
        .D(int_x0[4]),
        .Q(x[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[5] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_7 ),
        .D(int_x0[5]),
        .Q(x[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[6] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_7 ),
        .D(int_x0[6]),
        .Q(x[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[7] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_7 ),
        .D(int_x0[7]),
        .Q(x[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[8] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_7 ),
        .D(int_x0[8]),
        .Q(x[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[9] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_7 ),
        .D(int_x0[9]),
        .Q(x[8]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_y[0]_i_1 
       (.I0(y[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_y0[0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_y[10]_i_1 
       (.I0(y[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_y0[10]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_y[11]_i_1 
       (.I0(y[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_y0[11]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_y[12]_i_1 
       (.I0(y[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_y0[12]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_y[13]_i_1 
       (.I0(y[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_y0[13]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_y[14]_i_1 
       (.I0(y[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_y0[14]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_y[15]_i_1 
       (.I0(y[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_y0[15]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_y[16]_i_1 
       (.I0(y[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_y0[16]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_y[17]_i_1 
       (.I0(y[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_y0[17]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_y[18]_i_1 
       (.I0(y[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_y0[18]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_y[19]_i_1 
       (.I0(y[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_y0[19]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_y[1]_i_1 
       (.I0(y[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_y0[1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_y[20]_i_1 
       (.I0(y[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_y0[20]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_y[21]_i_1 
       (.I0(y[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_y0[21]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_y[22]_i_1 
       (.I0(y[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_y0[22]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_y[23]_i_1 
       (.I0(y[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_y0[23]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_y[24]_i_1 
       (.I0(y[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_y0[24]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_y[25]_i_1 
       (.I0(y[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_y0[25]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_y[26]_i_1 
       (.I0(y[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_y0[26]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_y[27]_i_1 
       (.I0(y[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_y0[27]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_y[28]_i_1 
       (.I0(y[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_y0[28]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_y[29]_i_1 
       (.I0(y[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_y0[29]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_y[2]_i_1 
       (.I0(y[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_y0[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_y[30]_i_1 
       (.I0(y[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_y0[30]));
  LUT3 #(
    .INIT(8'h40)) 
    \int_y[31]_i_1 
       (.I0(\waddr_reg_n_7_[4] ),
        .I1(\waddr_reg_n_7_[3] ),
        .I2(\int_dx[31]_i_3_n_7 ),
        .O(\int_y[31]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_y[31]_i_2 
       (.I0(y[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_y0[31]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_y[3]_i_1 
       (.I0(y[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_y0[3]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_y[4]_i_1 
       (.I0(y[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_y0[4]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_y[5]_i_1 
       (.I0(y[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_y0[5]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_y[6]_i_1 
       (.I0(y[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_y0[6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_y[7]_i_1 
       (.I0(y[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_y0[7]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_y[8]_i_1 
       (.I0(y[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_y0[8]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_y[9]_i_1 
       (.I0(y[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_y0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[0] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_7 ),
        .D(int_y0[0]),
        .Q(y[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[10] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_7 ),
        .D(int_y0[10]),
        .Q(y[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[11] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_7 ),
        .D(int_y0[11]),
        .Q(y[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[12] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_7 ),
        .D(int_y0[12]),
        .Q(y[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[13] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_7 ),
        .D(int_y0[13]),
        .Q(y[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[14] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_7 ),
        .D(int_y0[14]),
        .Q(y[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[15] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_7 ),
        .D(int_y0[15]),
        .Q(y[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[16] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_7 ),
        .D(int_y0[16]),
        .Q(y[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[17] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_7 ),
        .D(int_y0[17]),
        .Q(y[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[18] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_7 ),
        .D(int_y0[18]),
        .Q(y[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[19] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_7 ),
        .D(int_y0[19]),
        .Q(y[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[1] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_7 ),
        .D(int_y0[1]),
        .Q(y[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[20] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_7 ),
        .D(int_y0[20]),
        .Q(y[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[21] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_7 ),
        .D(int_y0[21]),
        .Q(y[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[22] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_7 ),
        .D(int_y0[22]),
        .Q(y[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[23] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_7 ),
        .D(int_y0[23]),
        .Q(y[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[24] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_7 ),
        .D(int_y0[24]),
        .Q(y[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[25] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_7 ),
        .D(int_y0[25]),
        .Q(y[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[26] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_7 ),
        .D(int_y0[26]),
        .Q(y[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[27] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_7 ),
        .D(int_y0[27]),
        .Q(y[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[28] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_7 ),
        .D(int_y0[28]),
        .Q(y[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[29] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_7 ),
        .D(int_y0[29]),
        .Q(y[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[2] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_7 ),
        .D(int_y0[2]),
        .Q(y[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[30] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_7 ),
        .D(int_y0[30]),
        .Q(y[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[31] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_7 ),
        .D(int_y0[31]),
        .Q(y[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[3] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_7 ),
        .D(int_y0[3]),
        .Q(y[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[4] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_7 ),
        .D(int_y0[4]),
        .Q(y[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[5] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_7 ),
        .D(int_y0[5]),
        .Q(y[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[6] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_7 ),
        .D(int_y0[6]),
        .Q(y[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[7] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_7 ),
        .D(int_y0[7]),
        .Q(y[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[8] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_7 ),
        .D(int_y0[8]),
        .Q(y[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[9] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_7 ),
        .D(int_y0[9]),
        .Q(y[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_7_[0] ),
        .I1(p_1_in),
        .I2(int_gie_reg_n_7),
        .O(interrupt));
  LUT6 #(
    .INIT(64'h02FFFFFF02000000)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_7 ),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .I4(s_axi_control_ARVALID),
        .I5(s_axi_control_RDATA[0]),
        .O(\rdata[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFFF3210)) 
    \rdata[0]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata[0]_i_3_n_7 ),
        .I3(\rdata[0]_i_4_n_7 ),
        .I4(\rdata[0]_i_5_n_7 ),
        .O(\rdata[0]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[0]_i_3 
       (.I0(\int_dx_reg_n_7_[0] ),
        .I1(dim[0]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(ap_start),
        .I5(\int_ap_return_reg_n_7_[0] ),
        .O(\rdata[0]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[0]_i_4 
       (.I0(\int_ier_reg_n_7_[0] ),
        .I1(\int_x_reg_n_7_[0] ),
        .I2(y[0]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[0]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h0202020000000200)) 
    \rdata[0]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(int_gie_reg_n_7),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_isr_reg_n_7_[0] ),
        .O(\rdata[0]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_7 ),
        .I1(x[9]),
        .I2(y[10]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[10]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[10]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(dim[10]),
        .I3(dx[9]),
        .I4(\int_ap_return_reg_n_7_[10] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[10]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_7 ),
        .I1(x[10]),
        .I2(y[11]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[11]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[11]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(dim[11]),
        .I3(dx[10]),
        .I4(\int_ap_return_reg_n_7_[11] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[11]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_7 ),
        .I1(x[11]),
        .I2(y[12]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[12]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[12]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(dim[12]),
        .I3(dx[11]),
        .I4(\int_ap_return_reg_n_7_[12] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[12]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_7 ),
        .I1(x[12]),
        .I2(y[13]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[13]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[13]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(dim[13]),
        .I3(dx[12]),
        .I4(\int_ap_return_reg_n_7_[13] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[13]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_7 ),
        .I1(x[13]),
        .I2(y[14]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[14]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[14]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(dim[14]),
        .I3(dx[13]),
        .I4(\int_ap_return_reg_n_7_[14] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[14]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[15]_i_1 
       (.I0(\rdata[15]_i_2_n_7 ),
        .I1(x[14]),
        .I2(y[15]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[15]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[15]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(dim[15]),
        .I3(dx[14]),
        .I4(\int_ap_return_reg_n_7_[15] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[15]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF48400800)) 
    \rdata[16]_i_1 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(x[15]),
        .I4(dim[16]),
        .I5(\rdata[16]_i_2_n_7 ),
        .O(\rdata[16]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \rdata[16]_i_2 
       (.I0(y[16]),
        .I1(dx[15]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[16]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF48400800)) 
    \rdata[17]_i_1 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(x[16]),
        .I4(dim[17]),
        .I5(\rdata[17]_i_2_n_7 ),
        .O(\rdata[17]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \rdata[17]_i_2 
       (.I0(y[17]),
        .I1(dx[16]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[17]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF48400800)) 
    \rdata[18]_i_1 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(x[17]),
        .I4(dim[18]),
        .I5(\rdata[18]_i_2_n_7 ),
        .O(\rdata[18]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \rdata[18]_i_2 
       (.I0(y[18]),
        .I1(dx[17]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[18]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF48400800)) 
    \rdata[19]_i_1 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(x[18]),
        .I4(dim[19]),
        .I5(\rdata[19]_i_2_n_7 ),
        .O(\rdata[19]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \rdata[19]_i_2 
       (.I0(y[19]),
        .I1(dx[18]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[19]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h02FFFFFF02000000)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_7 ),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .I4(s_axi_control_ARVALID),
        .I5(s_axi_control_RDATA[1]),
        .O(\rdata[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hF0000000CCCCAAAA)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_3_n_7 ),
        .I1(\rdata[1]_i_4_n_7 ),
        .I2(int_ap_done_i_3_n_7),
        .I3(p_1_in),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[1]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[1]_i_3 
       (.I0(dx[0]),
        .I1(dim[1]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(data0[1]),
        .I5(\int_ap_return_reg_n_7_[1] ),
        .O(\rdata[1]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[1]_i_4 
       (.I0(p_0_in),
        .I1(x[0]),
        .I2(y[1]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF48400800)) 
    \rdata[20]_i_1 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(x[19]),
        .I4(dim[20]),
        .I5(\rdata[20]_i_2_n_7 ),
        .O(\rdata[20]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \rdata[20]_i_2 
       (.I0(y[20]),
        .I1(dx[19]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[20]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF48400800)) 
    \rdata[21]_i_1 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(x[20]),
        .I4(dim[21]),
        .I5(\rdata[21]_i_2_n_7 ),
        .O(\rdata[21]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \rdata[21]_i_2 
       (.I0(y[21]),
        .I1(dx[20]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[21]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF48400800)) 
    \rdata[22]_i_1 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(x[21]),
        .I4(dim[22]),
        .I5(\rdata[22]_i_2_n_7 ),
        .O(\rdata[22]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \rdata[22]_i_2 
       (.I0(y[22]),
        .I1(dx[21]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[22]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF48400800)) 
    \rdata[23]_i_1 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(x[22]),
        .I4(dim[23]),
        .I5(\rdata[23]_i_2_n_7 ),
        .O(\rdata[23]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \rdata[23]_i_2 
       (.I0(y[23]),
        .I1(dx[22]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[23]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF48400800)) 
    \rdata[24]_i_1 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(x[23]),
        .I4(dim[24]),
        .I5(\rdata[24]_i_2_n_7 ),
        .O(\rdata[24]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \rdata[24]_i_2 
       (.I0(y[24]),
        .I1(dx[23]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[24]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF48400800)) 
    \rdata[25]_i_1 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(x[24]),
        .I4(dim[25]),
        .I5(\rdata[25]_i_2_n_7 ),
        .O(\rdata[25]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \rdata[25]_i_2 
       (.I0(y[25]),
        .I1(dx[24]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[25]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF48400800)) 
    \rdata[26]_i_1 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(x[25]),
        .I4(dim[26]),
        .I5(\rdata[26]_i_2_n_7 ),
        .O(\rdata[26]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \rdata[26]_i_2 
       (.I0(y[26]),
        .I1(dx[25]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[26]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF48400800)) 
    \rdata[27]_i_1 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(x[26]),
        .I4(dim[27]),
        .I5(\rdata[27]_i_2_n_7 ),
        .O(\rdata[27]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \rdata[27]_i_2 
       (.I0(y[27]),
        .I1(dx[26]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[27]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF48400800)) 
    \rdata[28]_i_1 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(x[27]),
        .I4(dim[28]),
        .I5(\rdata[28]_i_2_n_7 ),
        .O(\rdata[28]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \rdata[28]_i_2 
       (.I0(y[28]),
        .I1(dx[27]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[28]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF48400800)) 
    \rdata[29]_i_1 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(x[28]),
        .I4(dim[29]),
        .I5(\rdata[29]_i_2_n_7 ),
        .O(\rdata[29]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \rdata[29]_i_2 
       (.I0(y[29]),
        .I1(dx[28]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[29]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h00F0CC00AAAAAAAA)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_7 ),
        .I1(x[1]),
        .I2(y[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[2]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[2]_i_2 
       (.I0(dx[1]),
        .I1(dim[2]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(data0[2]),
        .I5(\int_ap_return_reg_n_7_[2] ),
        .O(\rdata[2]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF48400800)) 
    \rdata[30]_i_1 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(x[29]),
        .I4(dim[30]),
        .I5(\rdata[30]_i_2_n_7 ),
        .O(\rdata[30]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \rdata[30]_i_2 
       (.I0(y[30]),
        .I1(dx[29]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[30]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'hFFFFFFFF48400800)) 
    \rdata[31]_i_3 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(x[30]),
        .I4(dim[31]),
        .I5(\rdata[31]_i_4_n_7 ),
        .O(\rdata[31]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \rdata[31]_i_4 
       (.I0(y[31]),
        .I1(dx[30]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[31]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h00F0CC00AAAAAAAA)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_7 ),
        .I1(x[2]),
        .I2(y[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[3]_i_2 
       (.I0(dx[2]),
        .I1(dim[3]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(data0[3]),
        .I5(\int_ap_return_reg_n_7_[3] ),
        .O(\rdata[3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_7 ),
        .I1(x[3]),
        .I2(y[4]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[4]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(dim[4]),
        .I3(dx[3]),
        .I4(\int_ap_return_reg_n_7_[4] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[4]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_7 ),
        .I1(x[4]),
        .I2(y[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[5]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[5]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(dim[5]),
        .I3(dx[4]),
        .I4(\int_ap_return_reg_n_7_[5] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[5]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_7 ),
        .I1(x[5]),
        .I2(y[6]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[6]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(dim[6]),
        .I3(dx[5]),
        .I4(\int_ap_return_reg_n_7_[6] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[6]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h00F0CC00AAAAAAAA)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_7 ),
        .I1(x[6]),
        .I2(y[7]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[7]_i_2 
       (.I0(dx[6]),
        .I1(dim[7]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(data0[7]),
        .I5(\int_ap_return_reg_n_7_[7] ),
        .O(\rdata[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_7 ),
        .I1(x[7]),
        .I2(y[8]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[8]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[8]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(dim[8]),
        .I3(dx[7]),
        .I4(\int_ap_return_reg_n_7_[8] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[8]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_7 ),
        .I1(x[8]),
        .I2(y[9]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[9]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h00000000E6C4A280)) 
    \rdata[9]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(dim[9]),
        .I3(dx[8]),
        .I4(\int_ap_return_reg_n_7_[9] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[9]_i_2_n_7 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[0]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[1]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_7 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[31]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_7_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_exp_16_3_s
   (ADDRARDADDR,
    ap_enable_reg_pp0_iter6,
    y_l_V_fu_346_p2,
    ap_clk,
    out,
    Q,
    grp_exp_16_3_s_fu_402_ap_start_reg,
    ap_enable_reg_pp0_iter6_reg_0,
    ap_rst_n_inv,
    D);
  output [5:0]ADDRARDADDR;
  output ap_enable_reg_pp0_iter6;
  output [35:0]y_l_V_fu_346_p2;
  input ap_clk;
  input [49:0]out;
  input [15:0]Q;
  input grp_exp_16_3_s_fu_402_ap_start_reg;
  input ap_enable_reg_pp0_iter6_reg_0;
  input ap_rst_n_inv;
  input [3:0]D;

  wire [5:0]ADDRARDADDR;
  wire [3:0]D;
  wire [15:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4_reg_srl4___ap_enable_reg_pp4_iter18_reg_r_n_7;
  wire ap_enable_reg_pp0_iter5_reg_ap_enable_reg_pp4_iter19_reg_r_n_7;
  wire ap_enable_reg_pp0_iter5_reg_gate_n_7;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter6_reg_0;
  wire ap_rst_n_inv;
  wire buff0_reg__0_i_10_n_7;
  wire buff0_reg__0_i_11_n_7;
  wire buff0_reg__0_i_12_n_7;
  wire buff0_reg__0_i_13_n_7;
  wire buff0_reg__0_i_14_n_7;
  wire buff0_reg__0_i_15_n_7;
  wire buff0_reg__0_i_16_n_7;
  wire buff0_reg__0_i_17_n_7;
  wire buff0_reg__0_i_18_n_7;
  wire buff0_reg__0_i_19_n_7;
  wire buff0_reg__0_i_1_n_10;
  wire buff0_reg__0_i_1_n_7;
  wire buff0_reg__0_i_1_n_8;
  wire buff0_reg__0_i_1_n_9;
  wire buff0_reg__0_i_20_n_7;
  wire buff0_reg__0_i_21_n_7;
  wire buff0_reg__0_i_22_n_7;
  wire buff0_reg__0_i_23_n_7;
  wire buff0_reg__0_i_24_n_7;
  wire buff0_reg__0_i_25_n_7;
  wire buff0_reg__0_i_26_n_7;
  wire buff0_reg__0_i_27_n_7;
  wire buff0_reg__0_i_28_n_7;
  wire buff0_reg__0_i_29_n_7;
  wire buff0_reg__0_i_2_n_10;
  wire buff0_reg__0_i_2_n_7;
  wire buff0_reg__0_i_2_n_8;
  wire buff0_reg__0_i_2_n_9;
  wire buff0_reg__0_i_30_n_7;
  wire buff0_reg__0_i_31_n_7;
  wire buff0_reg__0_i_32_n_7;
  wire buff0_reg__0_i_33_n_7;
  wire buff0_reg__0_i_34_n_7;
  wire buff0_reg__0_i_35_n_7;
  wire buff0_reg__0_i_36_n_7;
  wire buff0_reg__0_i_37_n_7;
  wire buff0_reg__0_i_38_n_7;
  wire buff0_reg__0_i_39_n_7;
  wire buff0_reg__0_i_3_n_10;
  wire buff0_reg__0_i_3_n_7;
  wire buff0_reg__0_i_3_n_8;
  wire buff0_reg__0_i_3_n_9;
  wire buff0_reg__0_i_40_n_7;
  wire buff0_reg__0_i_4_n_10;
  wire buff0_reg__0_i_4_n_7;
  wire buff0_reg__0_i_4_n_8;
  wire buff0_reg__0_i_4_n_9;
  wire buff0_reg__0_i_5_n_10;
  wire buff0_reg__0_i_5_n_7;
  wire buff0_reg__0_i_5_n_8;
  wire buff0_reg__0_i_5_n_9;
  wire buff0_reg__0_i_6_n_7;
  wire buff0_reg__0_i_7_n_7;
  wire buff0_reg__0_i_8_n_7;
  wire buff0_reg__0_i_9_n_7;
  wire buff0_reg_i_10_n_7;
  wire buff0_reg_i_11_n_7;
  wire buff0_reg_i_12_n_7;
  wire buff0_reg_i_13_n_7;
  wire buff0_reg_i_14_n_7;
  wire buff0_reg_i_15_n_7;
  wire buff0_reg_i_16_n_7;
  wire buff0_reg_i_17_n_7;
  wire buff0_reg_i_18_n_7;
  wire buff0_reg_i_19_n_7;
  wire buff0_reg_i_20_n_7;
  wire buff0_reg_i_21_n_7;
  wire buff0_reg_i_22_n_7;
  wire buff0_reg_i_23_n_7;
  wire buff0_reg_i_24_n_7;
  wire buff0_reg_i_25_n_7;
  wire buff0_reg_i_26_n_7;
  wire buff0_reg_i_27_n_7;
  wire buff0_reg_i_28_n_7;
  wire buff0_reg_i_29_n_7;
  wire buff0_reg_i_30_n_7;
  wire buff0_reg_i_31_n_7;
  wire buff0_reg_i_32_n_7;
  wire buff0_reg_i_33_n_7;
  wire buff0_reg_i_34_n_7;
  wire buff0_reg_i_35_n_7;
  wire buff0_reg_i_36_n_7;
  wire buff0_reg_i_37_n_7;
  wire buff0_reg_i_38_n_7;
  wire buff0_reg_i_39_n_7;
  wire buff0_reg_i_3_n_10;
  wire buff0_reg_i_3_n_7;
  wire buff0_reg_i_3_n_8;
  wire buff0_reg_i_3_n_9;
  wire buff0_reg_i_40_n_7;
  wire buff0_reg_i_41_n_7;
  wire buff0_reg_i_42_n_7;
  wire buff0_reg_i_43_n_7;
  wire buff0_reg_i_44_n_7;
  wire buff0_reg_i_45_n_7;
  wire buff0_reg_i_46_n_7;
  wire buff0_reg_i_47_n_7;
  wire buff0_reg_i_4_n_10;
  wire buff0_reg_i_4_n_7;
  wire buff0_reg_i_4_n_8;
  wire buff0_reg_i_4_n_9;
  wire buff0_reg_i_5_n_10;
  wire buff0_reg_i_5_n_7;
  wire buff0_reg_i_5_n_8;
  wire buff0_reg_i_5_n_9;
  wire buff0_reg_i_6_n_10;
  wire buff0_reg_i_6_n_7;
  wire buff0_reg_i_6_n_8;
  wire buff0_reg_i_6_n_9;
  wire buff0_reg_i_7_n_10;
  wire buff0_reg_i_7_n_7;
  wire buff0_reg_i_7_n_8;
  wire buff0_reg_i_7_n_9;
  wire buff0_reg_i_8_n_7;
  wire buff0_reg_i_9_n_7;
  wire [96:55]buff2;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[0]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[10]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[11]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[12]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[13]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[14]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[15]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[16]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[17]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[18]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[19]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[1]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[20]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[21]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[22]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[23]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[24]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[25]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[26]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[27]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[28]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[29]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[2]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[30]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[31]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[32]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[33]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[34]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[35]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[36]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[37]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[38]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[39]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[3]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[40]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[41]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[42]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[43]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[44]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[45]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[46]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[47]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[48]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[49]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[4]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[5]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[6]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[7]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[8]_srl5_n_7 ;
  wire \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[9]_srl5_n_7 ;
  wire [49:0]exp_x_msb_1_V_reg_542_pp0_iter12_reg;
  wire f_x_msb_2_table_V_U_n_12;
  wire f_x_msb_2_table_V_U_n_13;
  wire f_x_msb_2_table_V_U_n_14;
  wire f_x_msb_2_table_V_U_n_15;
  wire f_x_msb_2_table_V_U_n_16;
  wire f_x_msb_2_table_V_U_n_17;
  wire f_x_msb_2_table_V_U_n_18;
  wire f_x_msb_2_table_V_U_n_19;
  wire f_x_msb_2_table_V_U_n_20;
  wire f_x_msb_2_table_V_U_n_21;
  wire f_x_msb_2_table_V_U_n_22;
  wire f_x_msb_2_table_V_U_n_23;
  wire f_x_msb_2_table_V_U_n_24;
  wire f_x_msb_2_table_V_U_n_25;
  wire f_x_msb_2_table_V_U_n_26;
  wire f_x_msb_2_table_V_U_n_27;
  wire f_x_msb_2_table_V_U_n_28;
  wire f_x_msb_2_table_V_U_n_29;
  wire f_x_msb_2_table_V_U_n_30;
  wire f_x_msb_2_table_V_U_n_31;
  wire f_x_msb_2_table_V_U_n_32;
  wire f_x_msb_2_table_V_U_n_33;
  wire f_x_msb_2_table_V_U_n_34;
  wire f_x_msb_2_table_V_U_n_35;
  wire f_x_msb_2_table_V_U_n_36;
  wire f_x_msb_2_table_V_U_n_37;
  wire f_x_msb_2_table_V_U_n_38;
  wire f_x_msb_2_table_V_U_n_39;
  wire f_x_msb_2_table_V_U_n_40;
  wire f_x_msb_2_table_V_U_n_41;
  wire f_x_msb_2_table_V_U_n_42;
  wire f_x_msb_2_table_V_U_n_43;
  wire f_x_msb_2_table_V_U_n_44;
  wire f_x_msb_2_table_V_U_n_45;
  wire f_x_msb_2_table_V_U_n_46;
  wire f_x_msb_2_table_V_U_n_47;
  wire f_x_msb_2_table_V_U_n_48;
  wire f_x_msb_2_table_V_U_n_49;
  wire f_x_msb_2_table_V_U_n_50;
  wire f_x_msb_2_table_V_U_n_51;
  wire f_x_msb_2_table_V_U_n_52;
  wire grp_exp_16_3_s_fu_402_ap_start_reg;
  wire mul_50ns_50ns_100_5_1_U2_n_10;
  wire mul_50ns_50ns_100_5_1_U2_n_11;
  wire mul_50ns_50ns_100_5_1_U2_n_12;
  wire mul_50ns_50ns_100_5_1_U2_n_13;
  wire mul_50ns_50ns_100_5_1_U2_n_14;
  wire mul_50ns_50ns_100_5_1_U2_n_15;
  wire mul_50ns_50ns_100_5_1_U2_n_16;
  wire mul_50ns_50ns_100_5_1_U2_n_17;
  wire mul_50ns_50ns_100_5_1_U2_n_18;
  wire mul_50ns_50ns_100_5_1_U2_n_19;
  wire mul_50ns_50ns_100_5_1_U2_n_20;
  wire mul_50ns_50ns_100_5_1_U2_n_21;
  wire mul_50ns_50ns_100_5_1_U2_n_22;
  wire mul_50ns_50ns_100_5_1_U2_n_23;
  wire mul_50ns_50ns_100_5_1_U2_n_24;
  wire mul_50ns_50ns_100_5_1_U2_n_25;
  wire mul_50ns_50ns_100_5_1_U2_n_26;
  wire mul_50ns_50ns_100_5_1_U2_n_27;
  wire mul_50ns_50ns_100_5_1_U2_n_28;
  wire mul_50ns_50ns_100_5_1_U2_n_29;
  wire mul_50ns_50ns_100_5_1_U2_n_30;
  wire mul_50ns_50ns_100_5_1_U2_n_31;
  wire mul_50ns_50ns_100_5_1_U2_n_32;
  wire mul_50ns_50ns_100_5_1_U2_n_33;
  wire mul_50ns_50ns_100_5_1_U2_n_34;
  wire mul_50ns_50ns_100_5_1_U2_n_35;
  wire mul_50ns_50ns_100_5_1_U2_n_36;
  wire mul_50ns_50ns_100_5_1_U2_n_37;
  wire mul_50ns_50ns_100_5_1_U2_n_38;
  wire mul_50ns_50ns_100_5_1_U2_n_39;
  wire mul_50ns_50ns_100_5_1_U2_n_40;
  wire mul_50ns_50ns_100_5_1_U2_n_41;
  wire mul_50ns_50ns_100_5_1_U2_n_42;
  wire mul_50ns_50ns_100_5_1_U2_n_43;
  wire mul_50ns_50ns_100_5_1_U2_n_44;
  wire mul_50ns_50ns_100_5_1_U2_n_45;
  wire mul_50ns_50ns_100_5_1_U2_n_46;
  wire mul_50ns_50ns_100_5_1_U2_n_47;
  wire mul_50ns_50ns_100_5_1_U2_n_48;
  wire mul_50ns_50ns_100_5_1_U2_n_49;
  wire mul_50ns_50ns_100_5_1_U2_n_50;
  wire mul_50ns_50ns_100_5_1_U2_n_51;
  wire mul_50ns_50ns_100_5_1_U2_n_52;
  wire mul_50ns_50ns_100_5_1_U2_n_53;
  wire mul_50ns_50ns_100_5_1_U2_n_54;
  wire mul_50ns_50ns_100_5_1_U2_n_7;
  wire mul_50ns_50ns_100_5_1_U2_n_8;
  wire mul_50ns_50ns_100_5_1_U2_n_9;
  wire [49:0]out;
  wire [29:3]q0;
  wire \reg_425[13]_i_2_n_7 ;
  wire \reg_425[13]_i_3_n_7 ;
  wire \reg_425[13]_i_4_n_7 ;
  wire \reg_425[13]_i_5_n_7 ;
  wire \reg_425[14]_i_15_n_7 ;
  wire \reg_425[14]_i_16_n_7 ;
  wire \reg_425[14]_i_17_n_7 ;
  wire \reg_425[14]_i_18_n_7 ;
  wire \reg_425[14]_i_21_n_7 ;
  wire \reg_425[14]_i_22_n_7 ;
  wire \reg_425[14]_i_23_n_7 ;
  wire \reg_425[14]_i_24_n_7 ;
  wire \reg_425[14]_i_26_n_7 ;
  wire \reg_425[14]_i_27_n_7 ;
  wire \reg_425[14]_i_28_n_7 ;
  wire \reg_425[14]_i_29_n_7 ;
  wire \reg_425[14]_i_30_n_7 ;
  wire \reg_425[14]_i_31_n_7 ;
  wire \reg_425[14]_i_32_n_7 ;
  wire \reg_425[14]_i_33_n_7 ;
  wire \reg_425[14]_i_6_n_7 ;
  wire \reg_425[14]_i_7_n_7 ;
  wire \reg_425[14]_i_8_n_7 ;
  wire \reg_425[14]_i_9_n_7 ;
  wire \reg_425[1]_i_10_n_7 ;
  wire \reg_425[1]_i_11_n_7 ;
  wire \reg_425[1]_i_13_n_7 ;
  wire \reg_425[1]_i_14_n_7 ;
  wire \reg_425[1]_i_15_n_7 ;
  wire \reg_425[1]_i_16_n_7 ;
  wire \reg_425[1]_i_17_n_7 ;
  wire \reg_425[1]_i_18_n_7 ;
  wire \reg_425[1]_i_19_n_7 ;
  wire \reg_425[1]_i_20_n_7 ;
  wire \reg_425[1]_i_3_n_7 ;
  wire \reg_425[1]_i_4_n_7 ;
  wire \reg_425[1]_i_5_n_7 ;
  wire \reg_425[1]_i_6_n_7 ;
  wire \reg_425[1]_i_8_n_7 ;
  wire \reg_425[1]_i_9_n_7 ;
  wire \reg_425[5]_i_2_n_7 ;
  wire \reg_425[5]_i_3_n_7 ;
  wire \reg_425[5]_i_4_n_7 ;
  wire \reg_425[5]_i_5_n_7 ;
  wire \reg_425[9]_i_2_n_7 ;
  wire \reg_425[9]_i_3_n_7 ;
  wire \reg_425[9]_i_4_n_7 ;
  wire \reg_425[9]_i_5_n_7 ;
  wire \reg_425_reg[13]_i_1_n_10 ;
  wire \reg_425_reg[13]_i_1_n_7 ;
  wire \reg_425_reg[13]_i_1_n_8 ;
  wire \reg_425_reg[13]_i_1_n_9 ;
  wire \reg_425_reg[14]_i_10_n_10 ;
  wire \reg_425_reg[14]_i_10_n_7 ;
  wire \reg_425_reg[14]_i_10_n_8 ;
  wire \reg_425_reg[14]_i_10_n_9 ;
  wire \reg_425_reg[14]_i_13_n_10 ;
  wire \reg_425_reg[14]_i_13_n_7 ;
  wire \reg_425_reg[14]_i_13_n_8 ;
  wire \reg_425_reg[14]_i_13_n_9 ;
  wire \reg_425_reg[14]_i_19_n_10 ;
  wire \reg_425_reg[14]_i_19_n_7 ;
  wire \reg_425_reg[14]_i_19_n_8 ;
  wire \reg_425_reg[14]_i_19_n_9 ;
  wire \reg_425_reg[14]_i_20_n_10 ;
  wire \reg_425_reg[14]_i_20_n_7 ;
  wire \reg_425_reg[14]_i_20_n_8 ;
  wire \reg_425_reg[14]_i_20_n_9 ;
  wire \reg_425_reg[14]_i_25_n_10 ;
  wire \reg_425_reg[14]_i_3_n_10 ;
  wire \reg_425_reg[14]_i_3_n_7 ;
  wire \reg_425_reg[14]_i_3_n_8 ;
  wire \reg_425_reg[14]_i_3_n_9 ;
  wire \reg_425_reg[1]_i_12_n_10 ;
  wire \reg_425_reg[1]_i_12_n_7 ;
  wire \reg_425_reg[1]_i_12_n_8 ;
  wire \reg_425_reg[1]_i_12_n_9 ;
  wire \reg_425_reg[1]_i_1_n_10 ;
  wire \reg_425_reg[1]_i_1_n_7 ;
  wire \reg_425_reg[1]_i_1_n_8 ;
  wire \reg_425_reg[1]_i_1_n_9 ;
  wire \reg_425_reg[1]_i_2_n_10 ;
  wire \reg_425_reg[1]_i_2_n_7 ;
  wire \reg_425_reg[1]_i_2_n_8 ;
  wire \reg_425_reg[1]_i_2_n_9 ;
  wire \reg_425_reg[1]_i_7_n_10 ;
  wire \reg_425_reg[1]_i_7_n_7 ;
  wire \reg_425_reg[1]_i_7_n_8 ;
  wire \reg_425_reg[1]_i_7_n_9 ;
  wire \reg_425_reg[5]_i_1_n_10 ;
  wire \reg_425_reg[5]_i_1_n_7 ;
  wire \reg_425_reg[5]_i_1_n_8 ;
  wire \reg_425_reg[5]_i_1_n_9 ;
  wire \reg_425_reg[9]_i_1_n_10 ;
  wire \reg_425_reg[9]_i_1_n_7 ;
  wire \reg_425_reg[9]_i_1_n_8 ;
  wire \reg_425_reg[9]_i_1_n_9 ;
  wire [8:0]ret_V_7_fu_220_p2;
  wire \ret_V_7_reg_500_pp0_iter5_reg_reg[0]_srl5_n_7 ;
  wire \ret_V_7_reg_500_pp0_iter5_reg_reg[1]_srl5_n_7 ;
  wire \ret_V_7_reg_500_pp0_iter5_reg_reg[2]_srl5_n_7 ;
  wire \ret_V_7_reg_500_pp0_iter5_reg_reg[3]_srl5_n_7 ;
  wire \ret_V_7_reg_500_pp0_iter5_reg_reg[4]_srl5_n_7 ;
  wire \ret_V_7_reg_500_pp0_iter5_reg_reg[5]_srl5_n_7 ;
  wire \ret_V_7_reg_500_pp0_iter5_reg_reg[6]_srl5_n_7 ;
  wire \ret_V_7_reg_500_pp0_iter5_reg_reg[7]_srl5_n_7 ;
  wire \ret_V_7_reg_500_pp0_iter5_reg_reg[8]_srl5_n_7 ;
  wire [55:6]ret_V_fu_305_p2;
  wire [55:6]rhs_1_fu_288_p4;
  wire \rhs_2_reg_512_pp0_iter5_reg_reg[16]_srl5_n_7 ;
  wire \rhs_2_reg_512_pp0_iter5_reg_reg[31]_srl5_n_7 ;
  wire \rhs_2_reg_512_pp0_iter5_reg_reg[33]_srl5_n_7 ;
  wire \rhs_2_reg_512_pp0_iter5_reg_reg[34]_srl5_n_7 ;
  wire \rhs_2_reg_512_pp0_iter5_reg_reg[45]_srl5_n_7 ;
  wire \rhs_2_reg_512_pp0_iter5_reg_reg[46]_srl5_n_7 ;
  wire \rhs_2_reg_512_pp0_iter5_reg_reg[6]_srl5_n_7 ;
  wire \rhs_2_reg_512_pp0_iter5_reg_reg[7]_srl5_n_7 ;
  wire [46:6]rhs_2_reg_512_pp0_iter6_reg;
  wire \tmp_46_reg_465_pp0_iter3_reg_reg[0]_srl4_n_7 ;
  wire [7:0]tmp_55_reg_475;
  wire tmp_product_i_10_n_7;
  wire tmp_product_i_11_n_7;
  wire tmp_product_i_12_n_7;
  wire tmp_product_i_13_n_7;
  wire tmp_product_i_2__0_n_10;
  wire tmp_product_i_2__0_n_7;
  wire tmp_product_i_2__0_n_8;
  wire tmp_product_i_2__0_n_9;
  wire tmp_product_i_2_n_10;
  wire tmp_product_i_2_n_7;
  wire tmp_product_i_2_n_8;
  wire tmp_product_i_2_n_9;
  wire tmp_product_i_3__0_n_10;
  wire tmp_product_i_3__0_n_7;
  wire tmp_product_i_3__0_n_8;
  wire tmp_product_i_3__0_n_9;
  wire tmp_product_i_3_n_10;
  wire tmp_product_i_3_n_7;
  wire tmp_product_i_3_n_8;
  wire tmp_product_i_3_n_9;
  wire tmp_product_i_4__0_n_10;
  wire tmp_product_i_4__0_n_7;
  wire tmp_product_i_4__0_n_8;
  wire tmp_product_i_4__0_n_9;
  wire tmp_product_i_4_n_7;
  wire tmp_product_i_5__0_n_7;
  wire tmp_product_i_5_n_7;
  wire tmp_product_i_6__0_n_7;
  wire tmp_product_i_6_n_7;
  wire tmp_product_i_7__0_n_7;
  wire tmp_product_i_7_n_7;
  wire tmp_product_i_8__0_n_7;
  wire tmp_product_i_8_n_7;
  wire tmp_product_i_9_n_7;
  wire \tmp_reg_470_pp0_iter3_reg_reg[0]_srl4_n_7 ;
  wire \tmp_reg_470_pp0_iter3_reg_reg[1]_srl4_n_7 ;
  wire \tmp_reg_470_pp0_iter3_reg_reg[2]_srl4_n_7 ;
  wire \tmp_reg_470_pp0_iter3_reg_reg[3]_srl4_n_7 ;
  wire \tmp_reg_470_pp0_iter3_reg_reg[4]_srl4_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[0]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[10]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[11]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[12]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[13]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[14]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[15]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[16]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[17]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[18]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[19]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[1]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[20]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[21]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[22]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[23]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[24]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[25]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[26]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[27]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[28]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[29]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[2]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[30]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[31]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[32]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[33]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[34]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[35]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[36]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[37]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[38]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[39]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[3]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[40]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[4]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[5]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[6]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[7]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[8]_srl5_n_7 ;
  wire \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[9]_srl5_n_7 ;
  wire [1:0]trunc_ln640_reg_480;
  wire [47:0]trunc_ln703_2_reg_558;
  wire [44:3]trunc_ln_reg_527;
  wire [35:0]y_l_V_fu_346_p2;
  wire [4:0]zext_ln703_1_fu_213_p1;
  wire [2:0]NLW_buff0_reg__0_i_5_O_UNCONNECTED;
  wire [3:1]\NLW_reg_425_reg[14]_i_25_CO_UNCONNECTED ;
  wire [3:2]\NLW_reg_425_reg[14]_i_25_O_UNCONNECTED ;
  wire [1:0]\NLW_reg_425_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_reg_425_reg[1]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_reg_425_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_reg_425_reg[1]_i_7_O_UNCONNECTED ;
  wire [3:1]NLW_tmp_product_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_product_i_1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product_i_1__0_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product_i_1__0_O_UNCONNECTED;

  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/ap_enable_reg_pp0_iter4_reg_srl4___ap_enable_reg_pp4_iter18_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp0_iter4_reg_srl4___ap_enable_reg_pp4_iter18_reg_r
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_exp_16_3_s_fu_402_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter4_reg_srl4___ap_enable_reg_pp4_iter18_reg_r_n_7));
  FDRE ap_enable_reg_pp0_iter5_reg_ap_enable_reg_pp4_iter19_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_reg_srl4___ap_enable_reg_pp4_iter18_reg_r_n_7),
        .Q(ap_enable_reg_pp0_iter5_reg_ap_enable_reg_pp4_iter19_reg_r_n_7),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter5_reg_gate
       (.I0(ap_enable_reg_pp0_iter5_reg_ap_enable_reg_pp4_iter19_reg_r_n_7),
        .I1(ap_enable_reg_pp0_iter6_reg_0),
        .O(ap_enable_reg_pp0_iter5_reg_gate_n_7));
  FDRE ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5_reg_gate_n_7),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__0_i_1
       (.CI(buff0_reg__0_i_2_n_7),
        .CO({buff0_reg__0_i_1_n_7,buff0_reg__0_i_1_n_8,buff0_reg__0_i_1_n_9,buff0_reg__0_i_1_n_10}),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_i_6_n_7,buff0_reg__0_i_7_n_7,buff0_reg__0_i_8_n_7,buff0_reg__0_i_9_n_7}),
        .O(ret_V_fu_305_p2[22:19]),
        .S({buff0_reg__0_i_10_n_7,buff0_reg__0_i_11_n_7,buff0_reg__0_i_12_n_7,buff0_reg__0_i_13_n_7}));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    buff0_reg__0_i_10
       (.I0(rhs_1_fu_288_p4[21]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[34]),
        .I2(trunc_ln_reg_527[21]),
        .I3(trunc_ln_reg_527[22]),
        .I4(rhs_1_fu_288_p4[22]),
        .O(buff0_reg__0_i_10_n_7));
  LUT4 #(
    .INIT(16'h6996)) 
    buff0_reg__0_i_11
       (.I0(buff0_reg__0_i_7_n_7),
        .I1(rhs_2_reg_512_pp0_iter6_reg[34]),
        .I2(trunc_ln_reg_527[21]),
        .I3(rhs_1_fu_288_p4[21]),
        .O(buff0_reg__0_i_11_n_7));
  (* HLUTNM = "lutpair23" *) 
  LUT5 #(
    .INIT(32'h99969666)) 
    buff0_reg__0_i_12
       (.I0(trunc_ln_reg_527[20]),
        .I1(rhs_1_fu_288_p4[20]),
        .I2(rhs_1_fu_288_p4[19]),
        .I3(rhs_2_reg_512_pp0_iter6_reg[33]),
        .I4(trunc_ln_reg_527[19]),
        .O(buff0_reg__0_i_12_n_7));
  LUT4 #(
    .INIT(16'h6996)) 
    buff0_reg__0_i_13
       (.I0(buff0_reg__0_i_9_n_7),
        .I1(rhs_2_reg_512_pp0_iter6_reg[33]),
        .I2(trunc_ln_reg_527[19]),
        .I3(rhs_1_fu_288_p4[19]),
        .O(buff0_reg__0_i_13_n_7));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    buff0_reg__0_i_14
       (.I0(trunc_ln_reg_527[17]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[33]),
        .I2(rhs_1_fu_288_p4[17]),
        .O(buff0_reg__0_i_14_n_7));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    buff0_reg__0_i_15
       (.I0(trunc_ln_reg_527[16]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[16]),
        .I2(rhs_1_fu_288_p4[16]),
        .O(buff0_reg__0_i_15_n_7));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    buff0_reg__0_i_16
       (.I0(trunc_ln_reg_527[15]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[33]),
        .I2(rhs_1_fu_288_p4[15]),
        .O(buff0_reg__0_i_16_n_7));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    buff0_reg__0_i_17
       (.I0(trunc_ln_reg_527[14]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[16]),
        .I2(rhs_1_fu_288_p4[14]),
        .O(buff0_reg__0_i_17_n_7));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    buff0_reg__0_i_18
       (.I0(trunc_ln_reg_527[18]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[34]),
        .I2(rhs_1_fu_288_p4[18]),
        .I3(buff0_reg__0_i_14_n_7),
        .O(buff0_reg__0_i_18_n_7));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    buff0_reg__0_i_19
       (.I0(trunc_ln_reg_527[17]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[33]),
        .I2(rhs_1_fu_288_p4[17]),
        .I3(buff0_reg__0_i_15_n_7),
        .O(buff0_reg__0_i_19_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__0_i_2
       (.CI(buff0_reg__0_i_3_n_7),
        .CO({buff0_reg__0_i_2_n_7,buff0_reg__0_i_2_n_8,buff0_reg__0_i_2_n_9,buff0_reg__0_i_2_n_10}),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_i_14_n_7,buff0_reg__0_i_15_n_7,buff0_reg__0_i_16_n_7,buff0_reg__0_i_17_n_7}),
        .O(ret_V_fu_305_p2[18:15]),
        .S({buff0_reg__0_i_18_n_7,buff0_reg__0_i_19_n_7,buff0_reg__0_i_20_n_7,buff0_reg__0_i_21_n_7}));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    buff0_reg__0_i_20
       (.I0(trunc_ln_reg_527[16]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[16]),
        .I2(rhs_1_fu_288_p4[16]),
        .I3(buff0_reg__0_i_16_n_7),
        .O(buff0_reg__0_i_20_n_7));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    buff0_reg__0_i_21
       (.I0(trunc_ln_reg_527[15]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[33]),
        .I2(rhs_1_fu_288_p4[15]),
        .I3(buff0_reg__0_i_17_n_7),
        .O(buff0_reg__0_i_21_n_7));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    buff0_reg__0_i_22
       (.I0(trunc_ln_reg_527[13]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[33]),
        .I2(rhs_1_fu_288_p4[13]),
        .O(buff0_reg__0_i_22_n_7));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    buff0_reg__0_i_23
       (.I0(trunc_ln_reg_527[12]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[16]),
        .I2(rhs_1_fu_288_p4[12]),
        .O(buff0_reg__0_i_23_n_7));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    buff0_reg__0_i_24
       (.I0(trunc_ln_reg_527[11]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[33]),
        .I2(rhs_1_fu_288_p4[11]),
        .O(buff0_reg__0_i_24_n_7));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    buff0_reg__0_i_25
       (.I0(trunc_ln_reg_527[10]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[16]),
        .I2(rhs_1_fu_288_p4[10]),
        .O(buff0_reg__0_i_25_n_7));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    buff0_reg__0_i_26
       (.I0(trunc_ln_reg_527[14]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[16]),
        .I2(rhs_1_fu_288_p4[14]),
        .I3(buff0_reg__0_i_22_n_7),
        .O(buff0_reg__0_i_26_n_7));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    buff0_reg__0_i_27
       (.I0(trunc_ln_reg_527[13]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[33]),
        .I2(rhs_1_fu_288_p4[13]),
        .I3(buff0_reg__0_i_23_n_7),
        .O(buff0_reg__0_i_27_n_7));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    buff0_reg__0_i_28
       (.I0(trunc_ln_reg_527[12]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[16]),
        .I2(rhs_1_fu_288_p4[12]),
        .I3(buff0_reg__0_i_24_n_7),
        .O(buff0_reg__0_i_28_n_7));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    buff0_reg__0_i_29
       (.I0(trunc_ln_reg_527[11]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[33]),
        .I2(rhs_1_fu_288_p4[11]),
        .I3(buff0_reg__0_i_25_n_7),
        .O(buff0_reg__0_i_29_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__0_i_3
       (.CI(buff0_reg__0_i_4_n_7),
        .CO({buff0_reg__0_i_3_n_7,buff0_reg__0_i_3_n_8,buff0_reg__0_i_3_n_9,buff0_reg__0_i_3_n_10}),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_i_22_n_7,buff0_reg__0_i_23_n_7,buff0_reg__0_i_24_n_7,buff0_reg__0_i_25_n_7}),
        .O(ret_V_fu_305_p2[14:11]),
        .S({buff0_reg__0_i_26_n_7,buff0_reg__0_i_27_n_7,buff0_reg__0_i_28_n_7,buff0_reg__0_i_29_n_7}));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    buff0_reg__0_i_30
       (.I0(trunc_ln_reg_527[9]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[33]),
        .I2(rhs_1_fu_288_p4[9]),
        .O(buff0_reg__0_i_30_n_7));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    buff0_reg__0_i_31
       (.I0(trunc_ln_reg_527[8]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[16]),
        .I2(rhs_1_fu_288_p4[8]),
        .O(buff0_reg__0_i_31_n_7));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    buff0_reg__0_i_32
       (.I0(trunc_ln_reg_527[7]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[7]),
        .I2(rhs_1_fu_288_p4[7]),
        .O(buff0_reg__0_i_32_n_7));
  LUT3 #(
    .INIT(8'h96)) 
    buff0_reg__0_i_33
       (.I0(rhs_1_fu_288_p4[7]),
        .I1(trunc_ln_reg_527[7]),
        .I2(rhs_2_reg_512_pp0_iter6_reg[7]),
        .O(buff0_reg__0_i_33_n_7));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    buff0_reg__0_i_34
       (.I0(trunc_ln_reg_527[10]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[16]),
        .I2(rhs_1_fu_288_p4[10]),
        .I3(buff0_reg__0_i_30_n_7),
        .O(buff0_reg__0_i_34_n_7));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    buff0_reg__0_i_35
       (.I0(trunc_ln_reg_527[9]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[33]),
        .I2(rhs_1_fu_288_p4[9]),
        .I3(buff0_reg__0_i_31_n_7),
        .O(buff0_reg__0_i_35_n_7));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    buff0_reg__0_i_36
       (.I0(trunc_ln_reg_527[8]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[16]),
        .I2(rhs_1_fu_288_p4[8]),
        .I3(buff0_reg__0_i_32_n_7),
        .O(buff0_reg__0_i_36_n_7));
  (* HLUTNM = "lutpair11" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    buff0_reg__0_i_37
       (.I0(trunc_ln_reg_527[7]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[7]),
        .I2(rhs_1_fu_288_p4[7]),
        .I3(rhs_2_reg_512_pp0_iter6_reg[6]),
        .I4(trunc_ln_reg_527[6]),
        .O(buff0_reg__0_i_37_n_7));
  LUT3 #(
    .INIT(8'h96)) 
    buff0_reg__0_i_38
       (.I0(trunc_ln_reg_527[6]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[6]),
        .I2(rhs_1_fu_288_p4[6]),
        .O(buff0_reg__0_i_38_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_39
       (.I0(rhs_2_reg_512_pp0_iter6_reg[6]),
        .I1(trunc_ln_reg_527[4]),
        .O(buff0_reg__0_i_39_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__0_i_4
       (.CI(buff0_reg__0_i_5_n_7),
        .CO({buff0_reg__0_i_4_n_7,buff0_reg__0_i_4_n_8,buff0_reg__0_i_4_n_9,buff0_reg__0_i_4_n_10}),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_i_30_n_7,buff0_reg__0_i_31_n_7,buff0_reg__0_i_32_n_7,buff0_reg__0_i_33_n_7}),
        .O(ret_V_fu_305_p2[10:7]),
        .S({buff0_reg__0_i_34_n_7,buff0_reg__0_i_35_n_7,buff0_reg__0_i_36_n_7,buff0_reg__0_i_37_n_7}));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_40
       (.I0(rhs_2_reg_512_pp0_iter6_reg[6]),
        .I1(trunc_ln_reg_527[3]),
        .O(buff0_reg__0_i_40_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__0_i_5
       (.CI(1'b0),
        .CO({buff0_reg__0_i_5_n_7,buff0_reg__0_i_5_n_8,buff0_reg__0_i_5_n_9,buff0_reg__0_i_5_n_10}),
        .CYINIT(1'b0),
        .DI({rhs_1_fu_288_p4[6],1'b0,rhs_2_reg_512_pp0_iter6_reg[6],rhs_2_reg_512_pp0_iter6_reg[6]}),
        .O({ret_V_fu_305_p2[6],NLW_buff0_reg__0_i_5_O_UNCONNECTED[2:0]}),
        .S({buff0_reg__0_i_38_n_7,trunc_ln_reg_527[5],buff0_reg__0_i_39_n_7,buff0_reg__0_i_40_n_7}));
  LUT3 #(
    .INIT(8'hE8)) 
    buff0_reg__0_i_6
       (.I0(trunc_ln_reg_527[21]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[34]),
        .I2(rhs_1_fu_288_p4[21]),
        .O(buff0_reg__0_i_6_n_7));
  (* HLUTNM = "lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    buff0_reg__0_i_7
       (.I0(trunc_ln_reg_527[20]),
        .I1(rhs_1_fu_288_p4[20]),
        .O(buff0_reg__0_i_7_n_7));
  LUT3 #(
    .INIT(8'hE8)) 
    buff0_reg__0_i_8
       (.I0(trunc_ln_reg_527[19]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[33]),
        .I2(rhs_1_fu_288_p4[19]),
        .O(buff0_reg__0_i_8_n_7));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    buff0_reg__0_i_9
       (.I0(trunc_ln_reg_527[18]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[34]),
        .I2(rhs_1_fu_288_p4[18]),
        .O(buff0_reg__0_i_9_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    buff0_reg_i_10
       (.I0(rhs_1_fu_288_p4[39]),
        .I1(trunc_ln_reg_527[39]),
        .O(buff0_reg_i_10_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    buff0_reg_i_11
       (.I0(rhs_1_fu_288_p4[38]),
        .I1(trunc_ln_reg_527[38]),
        .O(buff0_reg_i_11_n_7));
  LUT4 #(
    .INIT(16'h8778)) 
    buff0_reg_i_12
       (.I0(rhs_1_fu_288_p4[41]),
        .I1(trunc_ln_reg_527[41]),
        .I2(trunc_ln_reg_527[42]),
        .I3(rhs_1_fu_288_p4[42]),
        .O(buff0_reg_i_12_n_7));
  LUT4 #(
    .INIT(16'h8778)) 
    buff0_reg_i_13
       (.I0(rhs_1_fu_288_p4[40]),
        .I1(trunc_ln_reg_527[40]),
        .I2(trunc_ln_reg_527[41]),
        .I3(rhs_1_fu_288_p4[41]),
        .O(buff0_reg_i_13_n_7));
  LUT4 #(
    .INIT(16'h8778)) 
    buff0_reg_i_14
       (.I0(rhs_1_fu_288_p4[39]),
        .I1(trunc_ln_reg_527[39]),
        .I2(trunc_ln_reg_527[40]),
        .I3(rhs_1_fu_288_p4[40]),
        .O(buff0_reg_i_14_n_7));
  LUT4 #(
    .INIT(16'h8778)) 
    buff0_reg_i_15
       (.I0(rhs_1_fu_288_p4[38]),
        .I1(trunc_ln_reg_527[38]),
        .I2(trunc_ln_reg_527[39]),
        .I3(rhs_1_fu_288_p4[39]),
        .O(buff0_reg_i_15_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    buff0_reg_i_16
       (.I0(rhs_1_fu_288_p4[37]),
        .I1(trunc_ln_reg_527[37]),
        .O(buff0_reg_i_16_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    buff0_reg_i_17
       (.I0(rhs_1_fu_288_p4[36]),
        .I1(trunc_ln_reg_527[36]),
        .O(buff0_reg_i_17_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    buff0_reg_i_18
       (.I0(rhs_1_fu_288_p4[35]),
        .I1(trunc_ln_reg_527[35]),
        .O(buff0_reg_i_18_n_7));
  LUT3 #(
    .INIT(8'hE8)) 
    buff0_reg_i_19
       (.I0(trunc_ln_reg_527[34]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[34]),
        .I2(rhs_1_fu_288_p4[34]),
        .O(buff0_reg_i_19_n_7));
  LUT4 #(
    .INIT(16'h8778)) 
    buff0_reg_i_20
       (.I0(rhs_1_fu_288_p4[37]),
        .I1(trunc_ln_reg_527[37]),
        .I2(trunc_ln_reg_527[38]),
        .I3(rhs_1_fu_288_p4[38]),
        .O(buff0_reg_i_20_n_7));
  LUT4 #(
    .INIT(16'h8778)) 
    buff0_reg_i_21
       (.I0(rhs_1_fu_288_p4[36]),
        .I1(trunc_ln_reg_527[36]),
        .I2(trunc_ln_reg_527[37]),
        .I3(rhs_1_fu_288_p4[37]),
        .O(buff0_reg_i_21_n_7));
  LUT4 #(
    .INIT(16'h8778)) 
    buff0_reg_i_22
       (.I0(rhs_1_fu_288_p4[35]),
        .I1(trunc_ln_reg_527[35]),
        .I2(trunc_ln_reg_527[36]),
        .I3(rhs_1_fu_288_p4[36]),
        .O(buff0_reg_i_22_n_7));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    buff0_reg_i_23
       (.I0(rhs_1_fu_288_p4[34]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[34]),
        .I2(trunc_ln_reg_527[34]),
        .I3(trunc_ln_reg_527[35]),
        .I4(rhs_1_fu_288_p4[35]),
        .O(buff0_reg_i_23_n_7));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    buff0_reg_i_24
       (.I0(trunc_ln_reg_527[33]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[33]),
        .I2(rhs_1_fu_288_p4[33]),
        .O(buff0_reg_i_24_n_7));
  (* HLUTNM = "lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    buff0_reg_i_25
       (.I0(trunc_ln_reg_527[32]),
        .I1(rhs_1_fu_288_p4[32]),
        .O(buff0_reg_i_25_n_7));
  LUT3 #(
    .INIT(8'hE8)) 
    buff0_reg_i_26
       (.I0(trunc_ln_reg_527[31]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[31]),
        .I2(rhs_1_fu_288_p4[31]),
        .O(buff0_reg_i_26_n_7));
  (* HLUTNM = "lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    buff0_reg_i_27
       (.I0(trunc_ln_reg_527[30]),
        .I1(rhs_1_fu_288_p4[30]),
        .O(buff0_reg_i_27_n_7));
  LUT4 #(
    .INIT(16'h6996)) 
    buff0_reg_i_28
       (.I0(buff0_reg_i_24_n_7),
        .I1(rhs_2_reg_512_pp0_iter6_reg[34]),
        .I2(trunc_ln_reg_527[34]),
        .I3(rhs_1_fu_288_p4[34]),
        .O(buff0_reg_i_28_n_7));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    buff0_reg_i_29
       (.I0(trunc_ln_reg_527[33]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[33]),
        .I2(rhs_1_fu_288_p4[33]),
        .I3(buff0_reg_i_25_n_7),
        .O(buff0_reg_i_29_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_3
       (.CI(buff0_reg_i_4_n_7),
        .CO({buff0_reg_i_3_n_7,buff0_reg_i_3_n_8,buff0_reg_i_3_n_9,buff0_reg_i_3_n_10}),
        .CYINIT(1'b0),
        .DI({buff0_reg_i_8_n_7,buff0_reg_i_9_n_7,buff0_reg_i_10_n_7,buff0_reg_i_11_n_7}),
        .O(ret_V_fu_305_p2[42:39]),
        .S({buff0_reg_i_12_n_7,buff0_reg_i_13_n_7,buff0_reg_i_14_n_7,buff0_reg_i_15_n_7}));
  (* HLUTNM = "lutpair24" *) 
  LUT5 #(
    .INIT(32'h99969666)) 
    buff0_reg_i_30
       (.I0(trunc_ln_reg_527[32]),
        .I1(rhs_1_fu_288_p4[32]),
        .I2(rhs_1_fu_288_p4[31]),
        .I3(rhs_2_reg_512_pp0_iter6_reg[31]),
        .I4(trunc_ln_reg_527[31]),
        .O(buff0_reg_i_30_n_7));
  LUT4 #(
    .INIT(16'h6996)) 
    buff0_reg_i_31
       (.I0(buff0_reg_i_27_n_7),
        .I1(rhs_2_reg_512_pp0_iter6_reg[31]),
        .I2(trunc_ln_reg_527[31]),
        .I3(rhs_1_fu_288_p4[31]),
        .O(buff0_reg_i_31_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    buff0_reg_i_32
       (.I0(rhs_1_fu_288_p4[29]),
        .I1(trunc_ln_reg_527[29]),
        .O(buff0_reg_i_32_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    buff0_reg_i_33
       (.I0(rhs_1_fu_288_p4[28]),
        .I1(trunc_ln_reg_527[28]),
        .O(buff0_reg_i_33_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    buff0_reg_i_34
       (.I0(rhs_1_fu_288_p4[27]),
        .I1(trunc_ln_reg_527[27]),
        .O(buff0_reg_i_34_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    buff0_reg_i_35
       (.I0(rhs_1_fu_288_p4[26]),
        .I1(trunc_ln_reg_527[26]),
        .O(buff0_reg_i_35_n_7));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    buff0_reg_i_36
       (.I0(trunc_ln_reg_527[30]),
        .I1(rhs_1_fu_288_p4[30]),
        .I2(rhs_1_fu_288_p4[29]),
        .I3(trunc_ln_reg_527[29]),
        .O(buff0_reg_i_36_n_7));
  LUT4 #(
    .INIT(16'h8778)) 
    buff0_reg_i_37
       (.I0(rhs_1_fu_288_p4[28]),
        .I1(trunc_ln_reg_527[28]),
        .I2(trunc_ln_reg_527[29]),
        .I3(rhs_1_fu_288_p4[29]),
        .O(buff0_reg_i_37_n_7));
  LUT4 #(
    .INIT(16'h8778)) 
    buff0_reg_i_38
       (.I0(rhs_1_fu_288_p4[27]),
        .I1(trunc_ln_reg_527[27]),
        .I2(trunc_ln_reg_527[28]),
        .I3(rhs_1_fu_288_p4[28]),
        .O(buff0_reg_i_38_n_7));
  LUT4 #(
    .INIT(16'h8778)) 
    buff0_reg_i_39
       (.I0(rhs_1_fu_288_p4[26]),
        .I1(trunc_ln_reg_527[26]),
        .I2(trunc_ln_reg_527[27]),
        .I3(rhs_1_fu_288_p4[27]),
        .O(buff0_reg_i_39_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_4
       (.CI(buff0_reg_i_5_n_7),
        .CO({buff0_reg_i_4_n_7,buff0_reg_i_4_n_8,buff0_reg_i_4_n_9,buff0_reg_i_4_n_10}),
        .CYINIT(1'b0),
        .DI({buff0_reg_i_16_n_7,buff0_reg_i_17_n_7,buff0_reg_i_18_n_7,buff0_reg_i_19_n_7}),
        .O(ret_V_fu_305_p2[38:35]),
        .S({buff0_reg_i_20_n_7,buff0_reg_i_21_n_7,buff0_reg_i_22_n_7,buff0_reg_i_23_n_7}));
  LUT2 #(
    .INIT(4'h8)) 
    buff0_reg_i_40
       (.I0(rhs_1_fu_288_p4[25]),
        .I1(trunc_ln_reg_527[25]),
        .O(buff0_reg_i_40_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    buff0_reg_i_41
       (.I0(rhs_1_fu_288_p4[24]),
        .I1(trunc_ln_reg_527[24]),
        .O(buff0_reg_i_41_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    buff0_reg_i_42
       (.I0(rhs_1_fu_288_p4[23]),
        .I1(trunc_ln_reg_527[23]),
        .O(buff0_reg_i_42_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    buff0_reg_i_43
       (.I0(rhs_1_fu_288_p4[22]),
        .I1(trunc_ln_reg_527[22]),
        .O(buff0_reg_i_43_n_7));
  LUT4 #(
    .INIT(16'h8778)) 
    buff0_reg_i_44
       (.I0(rhs_1_fu_288_p4[25]),
        .I1(trunc_ln_reg_527[25]),
        .I2(trunc_ln_reg_527[26]),
        .I3(rhs_1_fu_288_p4[26]),
        .O(buff0_reg_i_44_n_7));
  LUT4 #(
    .INIT(16'h8778)) 
    buff0_reg_i_45
       (.I0(rhs_1_fu_288_p4[24]),
        .I1(trunc_ln_reg_527[24]),
        .I2(trunc_ln_reg_527[25]),
        .I3(rhs_1_fu_288_p4[25]),
        .O(buff0_reg_i_45_n_7));
  LUT4 #(
    .INIT(16'h8778)) 
    buff0_reg_i_46
       (.I0(rhs_1_fu_288_p4[23]),
        .I1(trunc_ln_reg_527[23]),
        .I2(trunc_ln_reg_527[24]),
        .I3(rhs_1_fu_288_p4[24]),
        .O(buff0_reg_i_46_n_7));
  LUT4 #(
    .INIT(16'h8778)) 
    buff0_reg_i_47
       (.I0(rhs_1_fu_288_p4[22]),
        .I1(trunc_ln_reg_527[22]),
        .I2(trunc_ln_reg_527[23]),
        .I3(rhs_1_fu_288_p4[23]),
        .O(buff0_reg_i_47_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_5
       (.CI(buff0_reg_i_6_n_7),
        .CO({buff0_reg_i_5_n_7,buff0_reg_i_5_n_8,buff0_reg_i_5_n_9,buff0_reg_i_5_n_10}),
        .CYINIT(1'b0),
        .DI({buff0_reg_i_24_n_7,buff0_reg_i_25_n_7,buff0_reg_i_26_n_7,buff0_reg_i_27_n_7}),
        .O(ret_V_fu_305_p2[34:31]),
        .S({buff0_reg_i_28_n_7,buff0_reg_i_29_n_7,buff0_reg_i_30_n_7,buff0_reg_i_31_n_7}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_6
       (.CI(buff0_reg_i_7_n_7),
        .CO({buff0_reg_i_6_n_7,buff0_reg_i_6_n_8,buff0_reg_i_6_n_9,buff0_reg_i_6_n_10}),
        .CYINIT(1'b0),
        .DI({buff0_reg_i_32_n_7,buff0_reg_i_33_n_7,buff0_reg_i_34_n_7,buff0_reg_i_35_n_7}),
        .O(ret_V_fu_305_p2[30:27]),
        .S({buff0_reg_i_36_n_7,buff0_reg_i_37_n_7,buff0_reg_i_38_n_7,buff0_reg_i_39_n_7}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_7
       (.CI(buff0_reg__0_i_1_n_7),
        .CO({buff0_reg_i_7_n_7,buff0_reg_i_7_n_8,buff0_reg_i_7_n_9,buff0_reg_i_7_n_10}),
        .CYINIT(1'b0),
        .DI({buff0_reg_i_40_n_7,buff0_reg_i_41_n_7,buff0_reg_i_42_n_7,buff0_reg_i_43_n_7}),
        .O(ret_V_fu_305_p2[26:23]),
        .S({buff0_reg_i_44_n_7,buff0_reg_i_45_n_7,buff0_reg_i_46_n_7,buff0_reg_i_47_n_7}));
  LUT2 #(
    .INIT(4'h8)) 
    buff0_reg_i_8
       (.I0(rhs_1_fu_288_p4[41]),
        .I1(trunc_ln_reg_527[41]),
        .O(buff0_reg_i_8_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    buff0_reg_i_9
       (.I0(rhs_1_fu_288_p4[40]),
        .I1(trunc_ln_reg_527[40]),
        .O(buff0_reg_i_9_n_7));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[0]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[0]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[0]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[10]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[10]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[10]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[10]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[11]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[11]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[11]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[11]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[12]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[12]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[12]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[12]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[13]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[13]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[13]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[13]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[14]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[14]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[14]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[14]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[15]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[15]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[15]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[15]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[16]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[16]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[16]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[16]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[17]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[17]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[17]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[17]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[18]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[18]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[18]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[18]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[19]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[19]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[19]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[19]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[1]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[1]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[1]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[20]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[20]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[20]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[20]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[21]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[21]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[21]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[21]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[22]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[22]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[22]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[22]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[23]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[23]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[23]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[23]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[24]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[24]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[24]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[24]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[25]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[25]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[25]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[25]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[26]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[26]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[26]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[26]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[27]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[27]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[27]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[27]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[28]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[28]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[28]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[28]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[29]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[29]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[29]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[29]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[2]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[2]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[2]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[30]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[30]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[30]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[30]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[31]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[31]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[31]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[31]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[32]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[32]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[32]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[32]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[33]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[33]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[33]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[33]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[34]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[34]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[34]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[34]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[35]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[35]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[35]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[35]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[36]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[36]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[36]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[36]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[37]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[37]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[37]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[37]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[38]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[38]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[38]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[38]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[39]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[39]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[39]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[39]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[3]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[3]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[3]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[40]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[40]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[40]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[40]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[41]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[41]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[41]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[41]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[42]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[42]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[42]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[42]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[43]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[43]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[43]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[43]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[44]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[44]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[44]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[44]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[45]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[45]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[45]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[45]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[46]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[46]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[46]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[46]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[47]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[47]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[47]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[47]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[48]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[48]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[48]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[48]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[49]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[49]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[49]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[49]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[4]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[4]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[4]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[5]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[5]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[5]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[6]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[6]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[6]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[7]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[7]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[7]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[8]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[8]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[8]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[8]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[9]_srl5 " *) 
  SRL16E \exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[9]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(out[9]),
        .Q(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[9]_srl5_n_7 ));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[0]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[0]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[10]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[10]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[11]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[11]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[12]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[12]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[13]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[13]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[14]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[14]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[15]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[15]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[16]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[16]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[17]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[17]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[17]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[18]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[18]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[18]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[19]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[19]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[19]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[1]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[1]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[20]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[20]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[20]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[21]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[21]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[21]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[22]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[22]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[22]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[23]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[23]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[23]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[24]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[24]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[24]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[25]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[25]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[25]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[26]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[26]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[26]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[27]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[27]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[27]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[28]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[28]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[28]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[29]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[29]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[29]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[2]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[2]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[30]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[30]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[30]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[31]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[31]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[31]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[32]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[32]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[32]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[33]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[33]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[33]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[34]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[34]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[34]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[35]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[35]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[35]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[36]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[36]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[36]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[37]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[37]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[37]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[38]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[38]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[38]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[39]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[39]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[39]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[3]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[3]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[40]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[40]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[40]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[41]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[41]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[41]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[42]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[42]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[42]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[43]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[43]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[43]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[44]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[44]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[44]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[45]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[45]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[45]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[46]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[46]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[46]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[47]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[47]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[47]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[48]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[48]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[48]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[49]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[49]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[49]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[4]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[4]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[5]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[5]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[6]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[6]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[7]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[7]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[8]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[8]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exp_x_msb_1_V_reg_542_pp0_iter11_reg_reg[9]_srl5_n_7 ),
        .Q(exp_x_msb_1_V_reg_542_pp0_iter12_reg[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_exp_16_3_s_f_x_msb_2_table_V f_x_msb_2_table_V_U
       (.Q(Q[9:2]),
        .ap_clk(ap_clk),
        .grp_exp_16_3_s_fu_402_ap_start_reg(grp_exp_16_3_s_fu_402_ap_start_reg),
        .out({zext_ln703_1_fu_213_p1,f_x_msb_2_table_V_U_n_12,f_x_msb_2_table_V_U_n_13,f_x_msb_2_table_V_U_n_14,f_x_msb_2_table_V_U_n_15,f_x_msb_2_table_V_U_n_16,f_x_msb_2_table_V_U_n_17,f_x_msb_2_table_V_U_n_18,f_x_msb_2_table_V_U_n_19,f_x_msb_2_table_V_U_n_20,f_x_msb_2_table_V_U_n_21,f_x_msb_2_table_V_U_n_22,f_x_msb_2_table_V_U_n_23,f_x_msb_2_table_V_U_n_24,f_x_msb_2_table_V_U_n_25,f_x_msb_2_table_V_U_n_26,f_x_msb_2_table_V_U_n_27,f_x_msb_2_table_V_U_n_28,f_x_msb_2_table_V_U_n_29,f_x_msb_2_table_V_U_n_30,f_x_msb_2_table_V_U_n_31,f_x_msb_2_table_V_U_n_32,f_x_msb_2_table_V_U_n_33,f_x_msb_2_table_V_U_n_34,f_x_msb_2_table_V_U_n_35,f_x_msb_2_table_V_U_n_36,f_x_msb_2_table_V_U_n_37,f_x_msb_2_table_V_U_n_38,f_x_msb_2_table_V_U_n_39,f_x_msb_2_table_V_U_n_40,f_x_msb_2_table_V_U_n_41,f_x_msb_2_table_V_U_n_42,f_x_msb_2_table_V_U_n_43,f_x_msb_2_table_V_U_n_44,f_x_msb_2_table_V_U_n_45,f_x_msb_2_table_V_U_n_46,f_x_msb_2_table_V_U_n_47,f_x_msb_2_table_V_U_n_48,f_x_msb_2_table_V_U_n_49,f_x_msb_2_table_V_U_n_50,f_x_msb_2_table_V_U_n_51,f_x_msb_2_table_V_U_n_52}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_exp_16_3_s_f_x_msb_3_table_V f_x_msb_3_table_V_U
       (.D({D[3],Q[0],D[2:1],Q[1],D[0]}),
        .Q({q0[29],q0[26],q0[13:12],q0[4:3]}),
        .ap_clk(ap_clk),
        .grp_exp_16_3_s_fu_402_ap_start_reg(grp_exp_16_3_s_fu_402_ap_start_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_mul_50ns_47ns_97_5_1 mul_50ns_47ns_97_5_1_U1
       (.B({trunc_ln640_reg_480,q0[29]}),
        .Q({q0[26],q0[13:12],q0[4:3]}),
        .ap_clk(ap_clk),
        .buff2(buff2),
        .out({f_x_msb_2_table_V_U_n_12,f_x_msb_2_table_V_U_n_13,f_x_msb_2_table_V_U_n_14,f_x_msb_2_table_V_U_n_15,f_x_msb_2_table_V_U_n_16,f_x_msb_2_table_V_U_n_17,f_x_msb_2_table_V_U_n_18,f_x_msb_2_table_V_U_n_19,f_x_msb_2_table_V_U_n_20,f_x_msb_2_table_V_U_n_21,f_x_msb_2_table_V_U_n_22,f_x_msb_2_table_V_U_n_23,f_x_msb_2_table_V_U_n_24,f_x_msb_2_table_V_U_n_25,f_x_msb_2_table_V_U_n_26,f_x_msb_2_table_V_U_n_27,f_x_msb_2_table_V_U_n_28,f_x_msb_2_table_V_U_n_29,f_x_msb_2_table_V_U_n_30,f_x_msb_2_table_V_U_n_31,f_x_msb_2_table_V_U_n_32,f_x_msb_2_table_V_U_n_33,f_x_msb_2_table_V_U_n_34,f_x_msb_2_table_V_U_n_35,f_x_msb_2_table_V_U_n_36,f_x_msb_2_table_V_U_n_37,f_x_msb_2_table_V_U_n_38,f_x_msb_2_table_V_U_n_39,f_x_msb_2_table_V_U_n_40,f_x_msb_2_table_V_U_n_41,f_x_msb_2_table_V_U_n_42,f_x_msb_2_table_V_U_n_43,f_x_msb_2_table_V_U_n_44,f_x_msb_2_table_V_U_n_45,f_x_msb_2_table_V_U_n_46,f_x_msb_2_table_V_U_n_47,f_x_msb_2_table_V_U_n_48,f_x_msb_2_table_V_U_n_49,f_x_msb_2_table_V_U_n_50,f_x_msb_2_table_V_U_n_51,f_x_msb_2_table_V_U_n_52}),
        .ret_V_7_fu_220_p2(ret_V_7_fu_220_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_mul_50ns_50ns_100_5_1 mul_50ns_50ns_100_5_1_U2
       (.ap_clk(ap_clk),
        .\buff2_reg[52] (mul_50ns_50ns_100_5_1_U2_n_54),
        .\buff2_reg[53] (mul_50ns_50ns_100_5_1_U2_n_53),
        .\buff2_reg[54] (mul_50ns_50ns_100_5_1_U2_n_52),
        .\buff2_reg[55] (mul_50ns_50ns_100_5_1_U2_n_51),
        .\buff2_reg[56] (mul_50ns_50ns_100_5_1_U2_n_50),
        .\buff2_reg[57] (mul_50ns_50ns_100_5_1_U2_n_49),
        .\buff2_reg[58] (mul_50ns_50ns_100_5_1_U2_n_48),
        .\buff2_reg[59] (mul_50ns_50ns_100_5_1_U2_n_47),
        .\buff2_reg[60] (mul_50ns_50ns_100_5_1_U2_n_46),
        .\buff2_reg[61] (mul_50ns_50ns_100_5_1_U2_n_45),
        .\buff2_reg[62] (mul_50ns_50ns_100_5_1_U2_n_44),
        .\buff2_reg[63] (mul_50ns_50ns_100_5_1_U2_n_43),
        .\buff2_reg[64] (mul_50ns_50ns_100_5_1_U2_n_42),
        .\buff2_reg[65] (mul_50ns_50ns_100_5_1_U2_n_41),
        .\buff2_reg[66] (mul_50ns_50ns_100_5_1_U2_n_40),
        .\buff2_reg[67] (mul_50ns_50ns_100_5_1_U2_n_39),
        .\buff2_reg[68] (mul_50ns_50ns_100_5_1_U2_n_38),
        .\buff2_reg[69] (mul_50ns_50ns_100_5_1_U2_n_37),
        .\buff2_reg[70] (mul_50ns_50ns_100_5_1_U2_n_36),
        .\buff2_reg[71] (mul_50ns_50ns_100_5_1_U2_n_35),
        .\buff2_reg[72] (mul_50ns_50ns_100_5_1_U2_n_34),
        .\buff2_reg[73] (mul_50ns_50ns_100_5_1_U2_n_33),
        .\buff2_reg[74] (mul_50ns_50ns_100_5_1_U2_n_32),
        .\buff2_reg[75] (mul_50ns_50ns_100_5_1_U2_n_31),
        .\buff2_reg[76] (mul_50ns_50ns_100_5_1_U2_n_30),
        .\buff2_reg[77] (mul_50ns_50ns_100_5_1_U2_n_29),
        .\buff2_reg[78] (mul_50ns_50ns_100_5_1_U2_n_28),
        .\buff2_reg[79] (mul_50ns_50ns_100_5_1_U2_n_27),
        .\buff2_reg[80] (mul_50ns_50ns_100_5_1_U2_n_26),
        .\buff2_reg[81] (mul_50ns_50ns_100_5_1_U2_n_25),
        .\buff2_reg[82] (mul_50ns_50ns_100_5_1_U2_n_24),
        .\buff2_reg[83] (mul_50ns_50ns_100_5_1_U2_n_23),
        .\buff2_reg[84] (mul_50ns_50ns_100_5_1_U2_n_22),
        .\buff2_reg[85] (mul_50ns_50ns_100_5_1_U2_n_21),
        .\buff2_reg[86] (mul_50ns_50ns_100_5_1_U2_n_20),
        .\buff2_reg[87] (mul_50ns_50ns_100_5_1_U2_n_19),
        .\buff2_reg[88] (mul_50ns_50ns_100_5_1_U2_n_18),
        .\buff2_reg[89] (mul_50ns_50ns_100_5_1_U2_n_17),
        .\buff2_reg[90] (mul_50ns_50ns_100_5_1_U2_n_16),
        .\buff2_reg[91] (mul_50ns_50ns_100_5_1_U2_n_15),
        .\buff2_reg[92] (mul_50ns_50ns_100_5_1_U2_n_14),
        .\buff2_reg[93] (mul_50ns_50ns_100_5_1_U2_n_13),
        .\buff2_reg[94] (mul_50ns_50ns_100_5_1_U2_n_12),
        .\buff2_reg[95] (mul_50ns_50ns_100_5_1_U2_n_11),
        .\buff2_reg[96] (mul_50ns_50ns_100_5_1_U2_n_10),
        .\buff2_reg[97] (mul_50ns_50ns_100_5_1_U2_n_9),
        .\buff2_reg[98] (mul_50ns_50ns_100_5_1_U2_n_8),
        .\buff2_reg[99] (mul_50ns_50ns_100_5_1_U2_n_7),
        .out(out),
        .ret_V_fu_305_p2(ret_V_fu_305_p2));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[13]_i_2 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[27]),
        .I1(trunc_ln703_2_reg_558[27]),
        .O(\reg_425[13]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[13]_i_3 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[26]),
        .I1(trunc_ln703_2_reg_558[26]),
        .O(\reg_425[13]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[13]_i_4 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[25]),
        .I1(trunc_ln703_2_reg_558[25]),
        .O(\reg_425[13]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[13]_i_5 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[24]),
        .I1(trunc_ln703_2_reg_558[24]),
        .O(\reg_425[13]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[14]_i_15 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[35]),
        .I1(trunc_ln703_2_reg_558[35]),
        .O(\reg_425[14]_i_15_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[14]_i_16 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[34]),
        .I1(trunc_ln703_2_reg_558[34]),
        .O(\reg_425[14]_i_16_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[14]_i_17 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[33]),
        .I1(trunc_ln703_2_reg_558[33]),
        .O(\reg_425[14]_i_17_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[14]_i_18 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[32]),
        .I1(trunc_ln703_2_reg_558[32]),
        .O(\reg_425[14]_i_18_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[14]_i_21 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[43]),
        .I1(trunc_ln703_2_reg_558[43]),
        .O(\reg_425[14]_i_21_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[14]_i_22 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[42]),
        .I1(trunc_ln703_2_reg_558[42]),
        .O(\reg_425[14]_i_22_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[14]_i_23 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[41]),
        .I1(trunc_ln703_2_reg_558[41]),
        .O(\reg_425[14]_i_23_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[14]_i_24 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[40]),
        .I1(trunc_ln703_2_reg_558[40]),
        .O(\reg_425[14]_i_24_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[14]_i_26 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[39]),
        .I1(trunc_ln703_2_reg_558[39]),
        .O(\reg_425[14]_i_26_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[14]_i_27 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[38]),
        .I1(trunc_ln703_2_reg_558[38]),
        .O(\reg_425[14]_i_27_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[14]_i_28 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[37]),
        .I1(trunc_ln703_2_reg_558[37]),
        .O(\reg_425[14]_i_28_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[14]_i_29 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[36]),
        .I1(trunc_ln703_2_reg_558[36]),
        .O(\reg_425[14]_i_29_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[14]_i_30 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[47]),
        .I1(trunc_ln703_2_reg_558[47]),
        .O(\reg_425[14]_i_30_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[14]_i_31 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[46]),
        .I1(trunc_ln703_2_reg_558[46]),
        .O(\reg_425[14]_i_31_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[14]_i_32 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[45]),
        .I1(trunc_ln703_2_reg_558[45]),
        .O(\reg_425[14]_i_32_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[14]_i_33 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[44]),
        .I1(trunc_ln703_2_reg_558[44]),
        .O(\reg_425[14]_i_33_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[14]_i_6 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[31]),
        .I1(trunc_ln703_2_reg_558[31]),
        .O(\reg_425[14]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[14]_i_7 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[30]),
        .I1(trunc_ln703_2_reg_558[30]),
        .O(\reg_425[14]_i_7_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[14]_i_8 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[29]),
        .I1(trunc_ln703_2_reg_558[29]),
        .O(\reg_425[14]_i_8_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[14]_i_9 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[28]),
        .I1(trunc_ln703_2_reg_558[28]),
        .O(\reg_425[14]_i_9_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[1]_i_10 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[9]),
        .I1(trunc_ln703_2_reg_558[9]),
        .O(\reg_425[1]_i_10_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[1]_i_11 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[8]),
        .I1(trunc_ln703_2_reg_558[8]),
        .O(\reg_425[1]_i_11_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[1]_i_13 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[7]),
        .I1(trunc_ln703_2_reg_558[7]),
        .O(\reg_425[1]_i_13_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[1]_i_14 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[6]),
        .I1(trunc_ln703_2_reg_558[6]),
        .O(\reg_425[1]_i_14_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[1]_i_15 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[5]),
        .I1(trunc_ln703_2_reg_558[5]),
        .O(\reg_425[1]_i_15_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[1]_i_16 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[4]),
        .I1(trunc_ln703_2_reg_558[4]),
        .O(\reg_425[1]_i_16_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[1]_i_17 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[3]),
        .I1(trunc_ln703_2_reg_558[3]),
        .O(\reg_425[1]_i_17_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[1]_i_18 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[2]),
        .I1(trunc_ln703_2_reg_558[2]),
        .O(\reg_425[1]_i_18_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[1]_i_19 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[1]),
        .I1(trunc_ln703_2_reg_558[1]),
        .O(\reg_425[1]_i_19_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[1]_i_20 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[0]),
        .I1(trunc_ln703_2_reg_558[0]),
        .O(\reg_425[1]_i_20_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[1]_i_3 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[15]),
        .I1(trunc_ln703_2_reg_558[15]),
        .O(\reg_425[1]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[1]_i_4 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[14]),
        .I1(trunc_ln703_2_reg_558[14]),
        .O(\reg_425[1]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[1]_i_5 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[13]),
        .I1(trunc_ln703_2_reg_558[13]),
        .O(\reg_425[1]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[1]_i_6 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[12]),
        .I1(trunc_ln703_2_reg_558[12]),
        .O(\reg_425[1]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[1]_i_8 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[11]),
        .I1(trunc_ln703_2_reg_558[11]),
        .O(\reg_425[1]_i_8_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[1]_i_9 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[10]),
        .I1(trunc_ln703_2_reg_558[10]),
        .O(\reg_425[1]_i_9_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[5]_i_2 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[19]),
        .I1(trunc_ln703_2_reg_558[19]),
        .O(\reg_425[5]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[5]_i_3 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[18]),
        .I1(trunc_ln703_2_reg_558[18]),
        .O(\reg_425[5]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[5]_i_4 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[17]),
        .I1(trunc_ln703_2_reg_558[17]),
        .O(\reg_425[5]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[5]_i_5 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[16]),
        .I1(trunc_ln703_2_reg_558[16]),
        .O(\reg_425[5]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[9]_i_2 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[23]),
        .I1(trunc_ln703_2_reg_558[23]),
        .O(\reg_425[9]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[9]_i_3 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[22]),
        .I1(trunc_ln703_2_reg_558[22]),
        .O(\reg_425[9]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[9]_i_4 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[21]),
        .I1(trunc_ln703_2_reg_558[21]),
        .O(\reg_425[9]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_425[9]_i_5 
       (.I0(exp_x_msb_1_V_reg_542_pp0_iter12_reg[20]),
        .I1(trunc_ln703_2_reg_558[20]),
        .O(\reg_425[9]_i_5_n_7 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_425_reg[13]_i_1 
       (.CI(\reg_425_reg[9]_i_1_n_7 ),
        .CO({\reg_425_reg[13]_i_1_n_7 ,\reg_425_reg[13]_i_1_n_8 ,\reg_425_reg[13]_i_1_n_9 ,\reg_425_reg[13]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(exp_x_msb_1_V_reg_542_pp0_iter12_reg[27:24]),
        .O(y_l_V_fu_346_p2[13:10]),
        .S({\reg_425[13]_i_2_n_7 ,\reg_425[13]_i_3_n_7 ,\reg_425[13]_i_4_n_7 ,\reg_425[13]_i_5_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_425_reg[14]_i_10 
       (.CI(\reg_425_reg[14]_i_3_n_7 ),
        .CO({\reg_425_reg[14]_i_10_n_7 ,\reg_425_reg[14]_i_10_n_8 ,\reg_425_reg[14]_i_10_n_9 ,\reg_425_reg[14]_i_10_n_10 }),
        .CYINIT(1'b0),
        .DI(exp_x_msb_1_V_reg_542_pp0_iter12_reg[35:32]),
        .O(y_l_V_fu_346_p2[21:18]),
        .S({\reg_425[14]_i_15_n_7 ,\reg_425[14]_i_16_n_7 ,\reg_425[14]_i_17_n_7 ,\reg_425[14]_i_18_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_425_reg[14]_i_13 
       (.CI(\reg_425_reg[14]_i_19_n_7 ),
        .CO({\reg_425_reg[14]_i_13_n_7 ,\reg_425_reg[14]_i_13_n_8 ,\reg_425_reg[14]_i_13_n_9 ,\reg_425_reg[14]_i_13_n_10 }),
        .CYINIT(1'b0),
        .DI(exp_x_msb_1_V_reg_542_pp0_iter12_reg[43:40]),
        .O(y_l_V_fu_346_p2[29:26]),
        .S({\reg_425[14]_i_21_n_7 ,\reg_425[14]_i_22_n_7 ,\reg_425[14]_i_23_n_7 ,\reg_425[14]_i_24_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_425_reg[14]_i_19 
       (.CI(\reg_425_reg[14]_i_10_n_7 ),
        .CO({\reg_425_reg[14]_i_19_n_7 ,\reg_425_reg[14]_i_19_n_8 ,\reg_425_reg[14]_i_19_n_9 ,\reg_425_reg[14]_i_19_n_10 }),
        .CYINIT(1'b0),
        .DI(exp_x_msb_1_V_reg_542_pp0_iter12_reg[39:36]),
        .O(y_l_V_fu_346_p2[25:22]),
        .S({\reg_425[14]_i_26_n_7 ,\reg_425[14]_i_27_n_7 ,\reg_425[14]_i_28_n_7 ,\reg_425[14]_i_29_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_425_reg[14]_i_20 
       (.CI(\reg_425_reg[14]_i_13_n_7 ),
        .CO({\reg_425_reg[14]_i_20_n_7 ,\reg_425_reg[14]_i_20_n_8 ,\reg_425_reg[14]_i_20_n_9 ,\reg_425_reg[14]_i_20_n_10 }),
        .CYINIT(1'b0),
        .DI(exp_x_msb_1_V_reg_542_pp0_iter12_reg[47:44]),
        .O(y_l_V_fu_346_p2[33:30]),
        .S({\reg_425[14]_i_30_n_7 ,\reg_425[14]_i_31_n_7 ,\reg_425[14]_i_32_n_7 ,\reg_425[14]_i_33_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_425_reg[14]_i_25 
       (.CI(\reg_425_reg[14]_i_20_n_7 ),
        .CO({\NLW_reg_425_reg[14]_i_25_CO_UNCONNECTED [3:1],\reg_425_reg[14]_i_25_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_425_reg[14]_i_25_O_UNCONNECTED [3:2],y_l_V_fu_346_p2[35:34]}),
        .S({1'b0,1'b0,exp_x_msb_1_V_reg_542_pp0_iter12_reg[49:48]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_425_reg[14]_i_3 
       (.CI(\reg_425_reg[13]_i_1_n_7 ),
        .CO({\reg_425_reg[14]_i_3_n_7 ,\reg_425_reg[14]_i_3_n_8 ,\reg_425_reg[14]_i_3_n_9 ,\reg_425_reg[14]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI(exp_x_msb_1_V_reg_542_pp0_iter12_reg[31:28]),
        .O(y_l_V_fu_346_p2[17:14]),
        .S({\reg_425[14]_i_6_n_7 ,\reg_425[14]_i_7_n_7 ,\reg_425[14]_i_8_n_7 ,\reg_425[14]_i_9_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_425_reg[1]_i_1 
       (.CI(\reg_425_reg[1]_i_2_n_7 ),
        .CO({\reg_425_reg[1]_i_1_n_7 ,\reg_425_reg[1]_i_1_n_8 ,\reg_425_reg[1]_i_1_n_9 ,\reg_425_reg[1]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(exp_x_msb_1_V_reg_542_pp0_iter12_reg[15:12]),
        .O({y_l_V_fu_346_p2[1:0],\NLW_reg_425_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\reg_425[1]_i_3_n_7 ,\reg_425[1]_i_4_n_7 ,\reg_425[1]_i_5_n_7 ,\reg_425[1]_i_6_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_425_reg[1]_i_12 
       (.CI(1'b0),
        .CO({\reg_425_reg[1]_i_12_n_7 ,\reg_425_reg[1]_i_12_n_8 ,\reg_425_reg[1]_i_12_n_9 ,\reg_425_reg[1]_i_12_n_10 }),
        .CYINIT(1'b0),
        .DI(exp_x_msb_1_V_reg_542_pp0_iter12_reg[3:0]),
        .O(\NLW_reg_425_reg[1]_i_12_O_UNCONNECTED [3:0]),
        .S({\reg_425[1]_i_17_n_7 ,\reg_425[1]_i_18_n_7 ,\reg_425[1]_i_19_n_7 ,\reg_425[1]_i_20_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_425_reg[1]_i_2 
       (.CI(\reg_425_reg[1]_i_7_n_7 ),
        .CO({\reg_425_reg[1]_i_2_n_7 ,\reg_425_reg[1]_i_2_n_8 ,\reg_425_reg[1]_i_2_n_9 ,\reg_425_reg[1]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI(exp_x_msb_1_V_reg_542_pp0_iter12_reg[11:8]),
        .O(\NLW_reg_425_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({\reg_425[1]_i_8_n_7 ,\reg_425[1]_i_9_n_7 ,\reg_425[1]_i_10_n_7 ,\reg_425[1]_i_11_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_425_reg[1]_i_7 
       (.CI(\reg_425_reg[1]_i_12_n_7 ),
        .CO({\reg_425_reg[1]_i_7_n_7 ,\reg_425_reg[1]_i_7_n_8 ,\reg_425_reg[1]_i_7_n_9 ,\reg_425_reg[1]_i_7_n_10 }),
        .CYINIT(1'b0),
        .DI(exp_x_msb_1_V_reg_542_pp0_iter12_reg[7:4]),
        .O(\NLW_reg_425_reg[1]_i_7_O_UNCONNECTED [3:0]),
        .S({\reg_425[1]_i_13_n_7 ,\reg_425[1]_i_14_n_7 ,\reg_425[1]_i_15_n_7 ,\reg_425[1]_i_16_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_425_reg[5]_i_1 
       (.CI(\reg_425_reg[1]_i_1_n_7 ),
        .CO({\reg_425_reg[5]_i_1_n_7 ,\reg_425_reg[5]_i_1_n_8 ,\reg_425_reg[5]_i_1_n_9 ,\reg_425_reg[5]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(exp_x_msb_1_V_reg_542_pp0_iter12_reg[19:16]),
        .O(y_l_V_fu_346_p2[5:2]),
        .S({\reg_425[5]_i_2_n_7 ,\reg_425[5]_i_3_n_7 ,\reg_425[5]_i_4_n_7 ,\reg_425[5]_i_5_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_425_reg[9]_i_1 
       (.CI(\reg_425_reg[5]_i_1_n_7 ),
        .CO({\reg_425_reg[9]_i_1_n_7 ,\reg_425_reg[9]_i_1_n_8 ,\reg_425_reg[9]_i_1_n_9 ,\reg_425_reg[9]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(exp_x_msb_1_V_reg_542_pp0_iter12_reg[23:20]),
        .O(y_l_V_fu_346_p2[9:6]),
        .S({\reg_425[9]_i_2_n_7 ,\reg_425[9]_i_3_n_7 ,\reg_425[9]_i_4_n_7 ,\reg_425[9]_i_5_n_7 }));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/ret_V_7_reg_500_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/ret_V_7_reg_500_pp0_iter5_reg_reg[0]_srl5 " *) 
  SRL16E \ret_V_7_reg_500_pp0_iter5_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ret_V_7_fu_220_p2[0]),
        .Q(\ret_V_7_reg_500_pp0_iter5_reg_reg[0]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/ret_V_7_reg_500_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/ret_V_7_reg_500_pp0_iter5_reg_reg[1]_srl5 " *) 
  SRL16E \ret_V_7_reg_500_pp0_iter5_reg_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ret_V_7_fu_220_p2[1]),
        .Q(\ret_V_7_reg_500_pp0_iter5_reg_reg[1]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/ret_V_7_reg_500_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/ret_V_7_reg_500_pp0_iter5_reg_reg[2]_srl5 " *) 
  SRL16E \ret_V_7_reg_500_pp0_iter5_reg_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ret_V_7_fu_220_p2[2]),
        .Q(\ret_V_7_reg_500_pp0_iter5_reg_reg[2]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/ret_V_7_reg_500_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/ret_V_7_reg_500_pp0_iter5_reg_reg[3]_srl5 " *) 
  SRL16E \ret_V_7_reg_500_pp0_iter5_reg_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ret_V_7_fu_220_p2[3]),
        .Q(\ret_V_7_reg_500_pp0_iter5_reg_reg[3]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/ret_V_7_reg_500_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/ret_V_7_reg_500_pp0_iter5_reg_reg[4]_srl5 " *) 
  SRL16E \ret_V_7_reg_500_pp0_iter5_reg_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ret_V_7_fu_220_p2[4]),
        .Q(\ret_V_7_reg_500_pp0_iter5_reg_reg[4]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/ret_V_7_reg_500_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/ret_V_7_reg_500_pp0_iter5_reg_reg[5]_srl5 " *) 
  SRL16E \ret_V_7_reg_500_pp0_iter5_reg_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ret_V_7_fu_220_p2[5]),
        .Q(\ret_V_7_reg_500_pp0_iter5_reg_reg[5]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/ret_V_7_reg_500_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/ret_V_7_reg_500_pp0_iter5_reg_reg[6]_srl5 " *) 
  SRL16E \ret_V_7_reg_500_pp0_iter5_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ret_V_7_fu_220_p2[6]),
        .Q(\ret_V_7_reg_500_pp0_iter5_reg_reg[6]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/ret_V_7_reg_500_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/ret_V_7_reg_500_pp0_iter5_reg_reg[7]_srl5 " *) 
  SRL16E \ret_V_7_reg_500_pp0_iter5_reg_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ret_V_7_fu_220_p2[7]),
        .Q(\ret_V_7_reg_500_pp0_iter5_reg_reg[7]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/ret_V_7_reg_500_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/ret_V_7_reg_500_pp0_iter5_reg_reg[8]_srl5 " *) 
  SRL16E \ret_V_7_reg_500_pp0_iter5_reg_reg[8]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ret_V_7_fu_220_p2[8]),
        .Q(\ret_V_7_reg_500_pp0_iter5_reg_reg[8]_srl5_n_7 ));
  FDRE \ret_V_7_reg_500_pp0_iter6_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_V_7_reg_500_pp0_iter5_reg_reg[0]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[47]),
        .R(1'b0));
  FDRE \ret_V_7_reg_500_pp0_iter6_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_V_7_reg_500_pp0_iter5_reg_reg[1]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[48]),
        .R(1'b0));
  FDRE \ret_V_7_reg_500_pp0_iter6_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_V_7_reg_500_pp0_iter5_reg_reg[2]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[49]),
        .R(1'b0));
  FDRE \ret_V_7_reg_500_pp0_iter6_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_V_7_reg_500_pp0_iter5_reg_reg[3]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[50]),
        .R(1'b0));
  FDRE \ret_V_7_reg_500_pp0_iter6_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_V_7_reg_500_pp0_iter5_reg_reg[4]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[51]),
        .R(1'b0));
  FDRE \ret_V_7_reg_500_pp0_iter6_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_V_7_reg_500_pp0_iter5_reg_reg[5]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[52]),
        .R(1'b0));
  FDRE \ret_V_7_reg_500_pp0_iter6_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_V_7_reg_500_pp0_iter5_reg_reg[6]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[53]),
        .R(1'b0));
  FDRE \ret_V_7_reg_500_pp0_iter6_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_V_7_reg_500_pp0_iter5_reg_reg[7]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[54]),
        .R(1'b0));
  FDRE \ret_V_7_reg_500_pp0_iter6_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_V_7_reg_500_pp0_iter5_reg_reg[8]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[55]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/rhs_2_reg_512_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/rhs_2_reg_512_pp0_iter5_reg_reg[16]_srl5 " *) 
  SRL16E \rhs_2_reg_512_pp0_iter5_reg_reg[16]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(q0[13]),
        .Q(\rhs_2_reg_512_pp0_iter5_reg_reg[16]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/rhs_2_reg_512_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/rhs_2_reg_512_pp0_iter5_reg_reg[31]_srl5 " *) 
  SRL16E \rhs_2_reg_512_pp0_iter5_reg_reg[31]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(q0[26]),
        .Q(\rhs_2_reg_512_pp0_iter5_reg_reg[31]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/rhs_2_reg_512_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/rhs_2_reg_512_pp0_iter5_reg_reg[33]_srl5 " *) 
  SRL16E \rhs_2_reg_512_pp0_iter5_reg_reg[33]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(q0[12]),
        .Q(\rhs_2_reg_512_pp0_iter5_reg_reg[33]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/rhs_2_reg_512_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/rhs_2_reg_512_pp0_iter5_reg_reg[34]_srl5 " *) 
  SRL16E \rhs_2_reg_512_pp0_iter5_reg_reg[34]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(q0[29]),
        .Q(\rhs_2_reg_512_pp0_iter5_reg_reg[34]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/rhs_2_reg_512_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/rhs_2_reg_512_pp0_iter5_reg_reg[45]_srl5 " *) 
  SRL16E \rhs_2_reg_512_pp0_iter5_reg_reg[45]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln640_reg_480[0]),
        .Q(\rhs_2_reg_512_pp0_iter5_reg_reg[45]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/rhs_2_reg_512_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/rhs_2_reg_512_pp0_iter5_reg_reg[46]_srl5 " *) 
  SRL16E \rhs_2_reg_512_pp0_iter5_reg_reg[46]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln640_reg_480[1]),
        .Q(\rhs_2_reg_512_pp0_iter5_reg_reg[46]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/rhs_2_reg_512_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/rhs_2_reg_512_pp0_iter5_reg_reg[6]_srl5 " *) 
  SRL16E \rhs_2_reg_512_pp0_iter5_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(q0[3]),
        .Q(\rhs_2_reg_512_pp0_iter5_reg_reg[6]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/rhs_2_reg_512_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/rhs_2_reg_512_pp0_iter5_reg_reg[7]_srl5 " *) 
  SRL16E \rhs_2_reg_512_pp0_iter5_reg_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(q0[4]),
        .Q(\rhs_2_reg_512_pp0_iter5_reg_reg[7]_srl5_n_7 ));
  FDRE \rhs_2_reg_512_pp0_iter6_reg_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rhs_2_reg_512_pp0_iter5_reg_reg[16]_srl5_n_7 ),
        .Q(rhs_2_reg_512_pp0_iter6_reg[16]),
        .R(1'b0));
  FDRE \rhs_2_reg_512_pp0_iter6_reg_reg[31]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rhs_2_reg_512_pp0_iter5_reg_reg[31]_srl5_n_7 ),
        .Q(rhs_2_reg_512_pp0_iter6_reg[31]),
        .R(1'b0));
  FDRE \rhs_2_reg_512_pp0_iter6_reg_reg[33]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rhs_2_reg_512_pp0_iter5_reg_reg[33]_srl5_n_7 ),
        .Q(rhs_2_reg_512_pp0_iter6_reg[33]),
        .R(1'b0));
  FDRE \rhs_2_reg_512_pp0_iter6_reg_reg[34]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rhs_2_reg_512_pp0_iter5_reg_reg[34]_srl5_n_7 ),
        .Q(rhs_2_reg_512_pp0_iter6_reg[34]),
        .R(1'b0));
  FDRE \rhs_2_reg_512_pp0_iter6_reg_reg[45]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rhs_2_reg_512_pp0_iter5_reg_reg[45]_srl5_n_7 ),
        .Q(rhs_2_reg_512_pp0_iter6_reg[45]),
        .R(1'b0));
  FDRE \rhs_2_reg_512_pp0_iter6_reg_reg[46]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rhs_2_reg_512_pp0_iter5_reg_reg[46]_srl5_n_7 ),
        .Q(rhs_2_reg_512_pp0_iter6_reg[46]),
        .R(1'b0));
  FDRE \rhs_2_reg_512_pp0_iter6_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rhs_2_reg_512_pp0_iter5_reg_reg[6]_srl5_n_7 ),
        .Q(rhs_2_reg_512_pp0_iter6_reg[6]),
        .R(1'b0));
  FDRE \rhs_2_reg_512_pp0_iter6_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rhs_2_reg_512_pp0_iter5_reg_reg[7]_srl5_n_7 ),
        .Q(rhs_2_reg_512_pp0_iter6_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/tmp_46_reg_465_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/tmp_46_reg_465_pp0_iter3_reg_reg[0]_srl4 " *) 
  SRL16E \tmp_46_reg_465_pp0_iter3_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[15]),
        .Q(\tmp_46_reg_465_pp0_iter3_reg_reg[0]_srl4_n_7 ));
  FDRE \tmp_46_reg_465_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_46_reg_465_pp0_iter3_reg_reg[0]_srl4_n_7 ),
        .Q(ADDRARDADDR[5]),
        .R(1'b0));
  FDRE \tmp_55_reg_475_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(tmp_55_reg_475[0]),
        .R(1'b0));
  FDRE \tmp_55_reg_475_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(tmp_55_reg_475[1]),
        .R(1'b0));
  FDRE \tmp_55_reg_475_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(tmp_55_reg_475[2]),
        .R(1'b0));
  FDRE \tmp_55_reg_475_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(tmp_55_reg_475[3]),
        .R(1'b0));
  FDRE \tmp_55_reg_475_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(tmp_55_reg_475[4]),
        .R(1'b0));
  FDRE \tmp_55_reg_475_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(tmp_55_reg_475[5]),
        .R(1'b0));
  FDRE \tmp_55_reg_475_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(tmp_55_reg_475[6]),
        .R(1'b0));
  FDRE \tmp_55_reg_475_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(tmp_55_reg_475[7]),
        .R(1'b0));
  CARRY4 tmp_product_i_1
       (.CI(tmp_product_i_2_n_7),
        .CO({NLW_tmp_product_i_1_CO_UNCONNECTED[3:1],ret_V_7_fu_220_p2[8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_product_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product_i_10
       (.I0(rhs_1_fu_288_p4[45]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[45]),
        .I2(rhs_2_reg_512_pp0_iter6_reg[46]),
        .I3(rhs_1_fu_288_p4[46]),
        .O(tmp_product_i_10_n_7));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product_i_11
       (.I0(rhs_1_fu_288_p4[44]),
        .I1(trunc_ln_reg_527[44]),
        .I2(rhs_2_reg_512_pp0_iter6_reg[45]),
        .I3(rhs_1_fu_288_p4[45]),
        .O(tmp_product_i_11_n_7));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product_i_12
       (.I0(rhs_1_fu_288_p4[43]),
        .I1(trunc_ln_reg_527[43]),
        .I2(trunc_ln_reg_527[44]),
        .I3(rhs_1_fu_288_p4[44]),
        .O(tmp_product_i_12_n_7));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product_i_13
       (.I0(rhs_1_fu_288_p4[42]),
        .I1(trunc_ln_reg_527[42]),
        .I2(trunc_ln_reg_527[43]),
        .I3(rhs_1_fu_288_p4[43]),
        .O(tmp_product_i_13_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_1__0
       (.CI(tmp_product_i_2__0_n_7),
        .CO(NLW_tmp_product_i_1__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product_i_1__0_O_UNCONNECTED[3:1],ret_V_fu_305_p2[55]}),
        .S({1'b0,1'b0,1'b0,rhs_1_fu_288_p4[55]}));
  CARRY4 tmp_product_i_2
       (.CI(tmp_product_i_3_n_7),
        .CO({tmp_product_i_2_n_7,tmp_product_i_2_n_8,tmp_product_i_2_n_9,tmp_product_i_2_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_55_reg_475[4]}),
        .O(ret_V_7_fu_220_p2[7:4]),
        .S({tmp_55_reg_475[7:5],tmp_product_i_4_n_7}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_2__0
       (.CI(tmp_product_i_3__0_n_7),
        .CO({tmp_product_i_2__0_n_7,tmp_product_i_2__0_n_8,tmp_product_i_2__0_n_9,tmp_product_i_2__0_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_fu_305_p2[54:51]),
        .S(rhs_1_fu_288_p4[54:51]));
  CARRY4 tmp_product_i_3
       (.CI(1'b0),
        .CO({tmp_product_i_3_n_7,tmp_product_i_3_n_8,tmp_product_i_3_n_9,tmp_product_i_3_n_10}),
        .CYINIT(1'b0),
        .DI(tmp_55_reg_475[3:0]),
        .O(ret_V_7_fu_220_p2[3:0]),
        .S({tmp_product_i_5_n_7,tmp_product_i_6_n_7,tmp_product_i_7_n_7,tmp_product_i_8_n_7}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_3__0
       (.CI(tmp_product_i_4__0_n_7),
        .CO({tmp_product_i_3__0_n_7,tmp_product_i_3__0_n_8,tmp_product_i_3__0_n_9,tmp_product_i_3__0_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,rhs_1_fu_288_p4[47]}),
        .O(ret_V_fu_305_p2[50:47]),
        .S({rhs_1_fu_288_p4[50:48],tmp_product_i_5__0_n_7}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_4
       (.I0(tmp_55_reg_475[4]),
        .I1(zext_ln703_1_fu_213_p1[4]),
        .O(tmp_product_i_4_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_4__0
       (.CI(buff0_reg_i_3_n_7),
        .CO({tmp_product_i_4__0_n_7,tmp_product_i_4__0_n_8,tmp_product_i_4__0_n_9,tmp_product_i_4__0_n_10}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_6__0_n_7,tmp_product_i_7__0_n_7,tmp_product_i_8__0_n_7,tmp_product_i_9_n_7}),
        .O(ret_V_fu_305_p2[46:43]),
        .S({tmp_product_i_10_n_7,tmp_product_i_11_n_7,tmp_product_i_12_n_7,tmp_product_i_13_n_7}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_5
       (.I0(tmp_55_reg_475[3]),
        .I1(zext_ln703_1_fu_213_p1[3]),
        .O(tmp_product_i_5_n_7));
  LUT3 #(
    .INIT(8'h78)) 
    tmp_product_i_5__0
       (.I0(rhs_1_fu_288_p4[46]),
        .I1(rhs_2_reg_512_pp0_iter6_reg[46]),
        .I2(rhs_1_fu_288_p4[47]),
        .O(tmp_product_i_5__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_6
       (.I0(tmp_55_reg_475[2]),
        .I1(zext_ln703_1_fu_213_p1[2]),
        .O(tmp_product_i_6_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product_i_6__0
       (.I0(rhs_2_reg_512_pp0_iter6_reg[45]),
        .I1(rhs_1_fu_288_p4[45]),
        .O(tmp_product_i_6__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_7
       (.I0(tmp_55_reg_475[1]),
        .I1(zext_ln703_1_fu_213_p1[1]),
        .O(tmp_product_i_7_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product_i_7__0
       (.I0(rhs_1_fu_288_p4[44]),
        .I1(trunc_ln_reg_527[44]),
        .O(tmp_product_i_7__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_8
       (.I0(tmp_55_reg_475[0]),
        .I1(zext_ln703_1_fu_213_p1[0]),
        .O(tmp_product_i_8_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product_i_8__0
       (.I0(rhs_1_fu_288_p4[43]),
        .I1(trunc_ln_reg_527[43]),
        .O(tmp_product_i_8__0_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product_i_9
       (.I0(rhs_1_fu_288_p4[42]),
        .I1(trunc_ln_reg_527[42]),
        .O(tmp_product_i_9_n_7));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/tmp_reg_470_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/tmp_reg_470_pp0_iter3_reg_reg[0]_srl4 " *) 
  SRL16E \tmp_reg_470_pp0_iter3_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[10]),
        .Q(\tmp_reg_470_pp0_iter3_reg_reg[0]_srl4_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/tmp_reg_470_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/tmp_reg_470_pp0_iter3_reg_reg[1]_srl4 " *) 
  SRL16E \tmp_reg_470_pp0_iter3_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[11]),
        .Q(\tmp_reg_470_pp0_iter3_reg_reg[1]_srl4_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/tmp_reg_470_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/tmp_reg_470_pp0_iter3_reg_reg[2]_srl4 " *) 
  SRL16E \tmp_reg_470_pp0_iter3_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[12]),
        .Q(\tmp_reg_470_pp0_iter3_reg_reg[2]_srl4_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/tmp_reg_470_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/tmp_reg_470_pp0_iter3_reg_reg[3]_srl4 " *) 
  SRL16E \tmp_reg_470_pp0_iter3_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[13]),
        .Q(\tmp_reg_470_pp0_iter3_reg_reg[3]_srl4_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/tmp_reg_470_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/tmp_reg_470_pp0_iter3_reg_reg[4]_srl4 " *) 
  SRL16E \tmp_reg_470_pp0_iter3_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[14]),
        .Q(\tmp_reg_470_pp0_iter3_reg_reg[4]_srl4_n_7 ));
  FDRE \tmp_reg_470_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_470_pp0_iter3_reg_reg[0]_srl4_n_7 ),
        .Q(ADDRARDADDR[0]),
        .R(1'b0));
  FDRE \tmp_reg_470_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_470_pp0_iter3_reg_reg[1]_srl4_n_7 ),
        .Q(ADDRARDADDR[1]),
        .R(1'b0));
  FDRE \tmp_reg_470_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_470_pp0_iter3_reg_reg[2]_srl4_n_7 ),
        .Q(ADDRARDADDR[2]),
        .R(1'b0));
  FDRE \tmp_reg_470_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_470_pp0_iter3_reg_reg[3]_srl4_n_7 ),
        .Q(ADDRARDADDR[3]),
        .R(1'b0));
  FDRE \tmp_reg_470_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_470_pp0_iter3_reg_reg[4]_srl4_n_7 ),
        .Q(ADDRARDADDR[4]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[0]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_52),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[0]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[10]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[10]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_42),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[10]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[11]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[11]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_41),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[11]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[12]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[12]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_40),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[12]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[13]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[13]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_39),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[13]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[14]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[14]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_38),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[14]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[15]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[15]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_37),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[15]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[16]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[16]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_36),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[16]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[17]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[17]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_35),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[17]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[18]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[18]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_34),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[18]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[19]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[19]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_33),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[19]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[1]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_51),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[1]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[20]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[20]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_32),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[20]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[21]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[21]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_31),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[21]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[22]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[22]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_30),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[22]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[23]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[23]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_29),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[23]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[24]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[24]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_28),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[24]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[25]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[25]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_27),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[25]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[26]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[26]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_26),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[26]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[27]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[27]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_25),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[27]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[28]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[28]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_24),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[28]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[29]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[29]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_23),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[29]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[2]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_50),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[2]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[30]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[30]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_22),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[30]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[31]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[31]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_21),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[31]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[32]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[32]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_20),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[32]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[33]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[33]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_19),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[33]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[34]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[34]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_18),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[34]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[35]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[35]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_17),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[35]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[36]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[36]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_16),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[36]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[37]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[37]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_15),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[37]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[38]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[38]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_14),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[38]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[39]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[39]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_13),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[39]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[3]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_49),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[3]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[40]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[40]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_12),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[40]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[4]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_48),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[4]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[5]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_47),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[5]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[6]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_46),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[6]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[7]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_45),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[7]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[8]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[8]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_44),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[8]_srl5_n_7 ));
  (* srl_bus_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_exp_16_3_s_fu_402/trunc_ln640_1_reg_506_pp0_iter5_reg_reg[9]_srl5 " *) 
  SRL16E \trunc_ln640_1_reg_506_pp0_iter5_reg_reg[9]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(f_x_msb_2_table_V_U_n_43),
        .Q(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[9]_srl5_n_7 ));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[0]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[6]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[10]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[16]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[11]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[17]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[12]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[18]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[13]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[19]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[14]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[20]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[15]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[21]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[16]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[22]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[17]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[17]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[23]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[18]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[18]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[24]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[19]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[19]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[25]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[1]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[7]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[20]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[20]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[26]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[21]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[21]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[27]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[22]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[22]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[28]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[23]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[23]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[29]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[24]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[24]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[30]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[25]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[25]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[31]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[26]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[26]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[32]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[27]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[27]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[33]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[28]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[28]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[34]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[29]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[29]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[35]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[2]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[8]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[30]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[30]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[36]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[31]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[31]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[37]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[32]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[32]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[38]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[33]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[33]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[39]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[34]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[34]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[40]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[35]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[35]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[41]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[36]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[36]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[42]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[37]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[37]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[43]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[38]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[38]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[44]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[39]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[39]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[45]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[3]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[9]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[40]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[40]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[46]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[4]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[10]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[5]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[11]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[6]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[12]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[7]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[13]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[8]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[14]),
        .R(1'b0));
  FDRE \trunc_ln640_1_reg_506_pp0_iter6_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln640_1_reg_506_pp0_iter5_reg_reg[9]_srl5_n_7 ),
        .Q(rhs_1_fu_288_p4[15]),
        .R(1'b0));
  FDRE \trunc_ln640_reg_480_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(trunc_ln640_reg_480[0]),
        .R(1'b0));
  FDRE \trunc_ln640_reg_480_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(trunc_ln640_reg_480[1]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_54),
        .Q(trunc_ln703_2_reg_558[0]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_44),
        .Q(trunc_ln703_2_reg_558[10]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_43),
        .Q(trunc_ln703_2_reg_558[11]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_42),
        .Q(trunc_ln703_2_reg_558[12]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_41),
        .Q(trunc_ln703_2_reg_558[13]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_40),
        .Q(trunc_ln703_2_reg_558[14]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_39),
        .Q(trunc_ln703_2_reg_558[15]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_38),
        .Q(trunc_ln703_2_reg_558[16]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_37),
        .Q(trunc_ln703_2_reg_558[17]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_36),
        .Q(trunc_ln703_2_reg_558[18]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_35),
        .Q(trunc_ln703_2_reg_558[19]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_53),
        .Q(trunc_ln703_2_reg_558[1]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_34),
        .Q(trunc_ln703_2_reg_558[20]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_33),
        .Q(trunc_ln703_2_reg_558[21]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_32),
        .Q(trunc_ln703_2_reg_558[22]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_31),
        .Q(trunc_ln703_2_reg_558[23]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_30),
        .Q(trunc_ln703_2_reg_558[24]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_29),
        .Q(trunc_ln703_2_reg_558[25]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_28),
        .Q(trunc_ln703_2_reg_558[26]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_27),
        .Q(trunc_ln703_2_reg_558[27]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_26),
        .Q(trunc_ln703_2_reg_558[28]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_25),
        .Q(trunc_ln703_2_reg_558[29]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_52),
        .Q(trunc_ln703_2_reg_558[2]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_24),
        .Q(trunc_ln703_2_reg_558[30]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_23),
        .Q(trunc_ln703_2_reg_558[31]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_22),
        .Q(trunc_ln703_2_reg_558[32]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_21),
        .Q(trunc_ln703_2_reg_558[33]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_20),
        .Q(trunc_ln703_2_reg_558[34]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_19),
        .Q(trunc_ln703_2_reg_558[35]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_18),
        .Q(trunc_ln703_2_reg_558[36]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_17),
        .Q(trunc_ln703_2_reg_558[37]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_16),
        .Q(trunc_ln703_2_reg_558[38]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_15),
        .Q(trunc_ln703_2_reg_558[39]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_51),
        .Q(trunc_ln703_2_reg_558[3]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_14),
        .Q(trunc_ln703_2_reg_558[40]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_13),
        .Q(trunc_ln703_2_reg_558[41]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_12),
        .Q(trunc_ln703_2_reg_558[42]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_11),
        .Q(trunc_ln703_2_reg_558[43]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_10),
        .Q(trunc_ln703_2_reg_558[44]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_9),
        .Q(trunc_ln703_2_reg_558[45]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_8),
        .Q(trunc_ln703_2_reg_558[46]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_7),
        .Q(trunc_ln703_2_reg_558[47]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_50),
        .Q(trunc_ln703_2_reg_558[4]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_49),
        .Q(trunc_ln703_2_reg_558[5]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_48),
        .Q(trunc_ln703_2_reg_558[6]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_47),
        .Q(trunc_ln703_2_reg_558[7]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_46),
        .Q(trunc_ln703_2_reg_558[8]),
        .R(1'b0));
  FDRE \trunc_ln703_2_reg_558_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_50ns_50ns_100_5_1_U2_n_45),
        .Q(trunc_ln703_2_reg_558[9]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[62]),
        .Q(trunc_ln_reg_527[10]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[63]),
        .Q(trunc_ln_reg_527[11]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[64]),
        .Q(trunc_ln_reg_527[12]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[65]),
        .Q(trunc_ln_reg_527[13]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[66]),
        .Q(trunc_ln_reg_527[14]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[67]),
        .Q(trunc_ln_reg_527[15]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[68]),
        .Q(trunc_ln_reg_527[16]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[69]),
        .Q(trunc_ln_reg_527[17]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[70]),
        .Q(trunc_ln_reg_527[18]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[71]),
        .Q(trunc_ln_reg_527[19]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[72]),
        .Q(trunc_ln_reg_527[20]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[73]),
        .Q(trunc_ln_reg_527[21]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[74]),
        .Q(trunc_ln_reg_527[22]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[75]),
        .Q(trunc_ln_reg_527[23]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[76]),
        .Q(trunc_ln_reg_527[24]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[77]),
        .Q(trunc_ln_reg_527[25]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[78]),
        .Q(trunc_ln_reg_527[26]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[79]),
        .Q(trunc_ln_reg_527[27]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[80]),
        .Q(trunc_ln_reg_527[28]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[81]),
        .Q(trunc_ln_reg_527[29]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[82]),
        .Q(trunc_ln_reg_527[30]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[83]),
        .Q(trunc_ln_reg_527[31]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[84]),
        .Q(trunc_ln_reg_527[32]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[85]),
        .Q(trunc_ln_reg_527[33]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[86]),
        .Q(trunc_ln_reg_527[34]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[87]),
        .Q(trunc_ln_reg_527[35]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[88]),
        .Q(trunc_ln_reg_527[36]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[89]),
        .Q(trunc_ln_reg_527[37]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[90]),
        .Q(trunc_ln_reg_527[38]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[91]),
        .Q(trunc_ln_reg_527[39]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[55]),
        .Q(trunc_ln_reg_527[3]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[92]),
        .Q(trunc_ln_reg_527[40]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[93]),
        .Q(trunc_ln_reg_527[41]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[94]),
        .Q(trunc_ln_reg_527[42]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[95]),
        .Q(trunc_ln_reg_527[43]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[96]),
        .Q(trunc_ln_reg_527[44]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[56]),
        .Q(trunc_ln_reg_527[4]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[57]),
        .Q(trunc_ln_reg_527[5]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[58]),
        .Q(trunc_ln_reg_527[6]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[59]),
        .Q(trunc_ln_reg_527[7]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[60]),
        .Q(trunc_ln_reg_527[8]),
        .R(1'b0));
  FDRE \trunc_ln_reg_527_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2[61]),
        .Q(trunc_ln_reg_527[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_exp_16_3_s_f_x_msb_2_table_V
   (out,
    ap_clk,
    grp_exp_16_3_s_fu_402_ap_start_reg,
    Q);
  output [45:0]out;
  input ap_clk;
  input grp_exp_16_3_s_fu_402_ap_start_reg;
  input [7:0]Q;

  wire [7:0]Q;
  wire ap_clk;
  wire grp_exp_16_3_s_fu_402_ap_start_reg;
  wire [45:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_exp_16_3_s_f_x_msb_2_table_V_rom loss_derivative_exp_16_3_s_f_x_msb_2_table_V_rom_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .grp_exp_16_3_s_fu_402_ap_start_reg(grp_exp_16_3_s_fu_402_ap_start_reg),
        .out(out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_exp_16_3_s_f_x_msb_2_table_V_rom
   (out,
    ap_clk,
    grp_exp_16_3_s_fu_402_ap_start_reg,
    Q);
  output [45:0]out;
  input ap_clk;
  input grp_exp_16_3_s_fu_402_ap_start_reg;
  input [7:0]Q;

  wire [7:0]Q;
  wire ap_clk;
  wire grp_exp_16_3_s_fu_402_ap_start_reg;
  wire [45:0]out;
  wire [15:10]NLW_q0_reg_1_DOADO_UNCONNECTED;
  wire [15:0]NLW_q0_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_1_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "11776" *) 
  (* RTL_RAM_NAME = "f_x_msb_2_table_V_U/loss_derivative_exp_16_3_s_f_x_msb_2_table_V_rom_U/q0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "35" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h54590DAEAE8261FEE89212B9AFE0C989E19CB5801B037EF509963C9007674924),
    .INITP_01(256'hC3FCEF179C6D57A7A98C22EA81A5BD1495154F2CF1AE915C443D79731D9955F5),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'hAAAAF05B061B61C8888DE38E4E53EA55556AF16C6CB2DC88889E34E4E4FA5000),
    .INITP_05(256'hE4F95000016B06C61872222278E393A43FAAAAFC1AC6CB2D888889E38E4F90FE),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h4077ED86FCE361030D5DF668119D5577B9713608C4B860010360AB5555600000),
    .INIT_01(256'h1A29391E1C5DA630B9E33BC81131207650F28B01B805C26095771DB3487E0445),
    .INIT_02(256'h8B7F5F365CFA56CA1FA78B9B6FB4A206F9AA4EBD7A6356C2BF078F63A50BDE39),
    .INIT_03(256'hD0674DFA612DCB934FC4B161B5112084BA724A9699B7719F9D22E8171F5E10DD),
    .INIT_04(256'h16E3C4EC7C07ED3ACA92C7269717EF9086C413EF4F57F24CB7245940950727EC),
    .INIT_05(256'h8CF96294BEA541828C8C423005E67C324AA317D58B6C4E19099968B01730C1F5),
    .INIT_06(256'h72C2B65009BEFC911F5D03C23C6E5D1EFA9CAABF046A9F90152FFF51F90E9E8B),
    .INIT_07(256'h30A8564A2356165FAF096E07D51C671BA7E61C6F4AB7B9CFF1D57BFAE278B09D),
    .INIT_08(256'h71CEF99ED0A2645823527D33E2B2C59598B6D000E06F40106601CA73E6A734ED),
    .INIT_09(256'h42B596BEF424B7323D44E4CC0D50176A64C7582A5566C16502227EAD9F26CCC4),
    .INIT_0A(256'h341E860BB009FD08B910313DB3C38FEC161897BC6764D8B14059F4284B009CD6),
    .INIT_0B(256'h823CA8C78CCA67B97423EDAD11161C344DF8E66726A250DFA86C71B0F2287069),
    .INIT_0C(256'h4033944BA42697999795CE2666738CBC6E5D39CC1E984D6CF80A51518D37E0CD),
    .INIT_0D(256'h87F8C1A4D074CA7BC6ECDE13295DC350C79252E4832177454F652CB131788122),
    .INIT_0E(256'hAE8FC187E0540F245345B323364CE569CA45EFC961FC2E0262210DBA414D0E79),
    .INIT_0F(256'h7CBD74BECED17D1C72E4A49207AF92E43DFE01E9D8B2BD87ACB7A3B1A104A45E),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0C6723944ADD8240C9BC214D88F300AA88722048C82980154809200208000000),
    .INIT_21(256'h2EF0434967DE9CAEE1B636F59C68120D97E32DE6D4168A7150F3279C0E690558),
    .INIT_22(256'h8FF79F74BF4EEF83301280F7E23153BDD59B67C70A40BD048010536336FB2AD5),
    .INIT_23(256'h501958AF71C39B52D55B1FDC7AD2E63D6218EE638B1C3840F5CDC3C2A21C90D9),
    .INIT_24(256'h90378FD5A012C0ECF261346F8714EA4D5E18E275775F1CD6D2D7996170705804),
    .INIT_25(256'h717066036B568168A835DFBD27FD80F2EA9C64F7F0028BBA381EF52BC2E0A13A),
    .INIT_26(256'h1529FC98F4E9FE1A182943147ED8CB7328E49728163EA62246D3F84FBA948DA0),
    .INIT_27(256'h9D0875375E6A589F63D38005AD32EB593A779A8A0B8F8D86206BC43D78F93E9E),
    .INIT_28(256'h2AF7F1C5C9B9B2D2AD0CB866D4DD0270411C90DFF1B763A2E69D7AA71FBED5DF),
    .INIT_29(256'hE124946D58FE2ED615F20E4F17ED32C95EE09C30EAB84A75BB653D85D0D57550),
    .INIT_2A(256'hE2027F9C2EA2EF10C0E5A41F98BB9EB8B613DECA18DB6443C1012F12AE743F26),
    .INIT_2B(256'h504AD6086D54162CD08E9C7779E668D8694B7B3D9EABD39419F671CDDB1855D6),
    .INIT_2C(256'h4EF9BAA9380AC71A67D71A3FDE50B4079B62945F9EFCBB37E90D287C7982DC1D),
    .INIT_2D(256'h015350BEB1FE2511A9F440A6E923A36B6F7A4D4E3CE63E3E51557629ACB7F4FD),
    .INIT_2E(256'h8AE3BBCFFEB3538FBA5E331FBDD05A6F08F9C96C9BC6800476257E269805C3BF),
    .INIT_2F(256'h0F7B1FA941F37657BCD41567800EFCC78B8E2C63DF42A42A7B19640B5EFF6BF2),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    q0_reg_0
       (.ADDRARDADDR({1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b0,Q,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(out[15:0]),
        .DOBDO(out[33:18]),
        .DOPADOP(out[17:16]),
        .DOPBDOP(out[35:34]),
        .ENARDEN(grp_exp_16_3_s_fu_402_ap_start_reg),
        .ENBWREN(grp_exp_16_3_s_fu_402_ap_start_reg),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d0" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "11776" *) 
  (* RTL_RAM_NAME = "f_x_msb_2_table_V_U/loss_derivative_exp_16_3_s_f_x_msb_2_table_V_rom_U/q0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_ext_slice_begin = "46" *) 
  (* ram_ext_slice_end = "45" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "45" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0001000100010001000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0007000700060006000500050004000400040003000300030002000200020002),
    .INIT_02(256'h00110010000F000F000E000D000D000C000B000B000A000A0009000900080008),
    .INIT_03(256'h001F001E001D001C001B001A0019001800170016001600150014001300120012),
    .INIT_04(256'h00310030002E002D002C002B002A002800270026002500240023002200210020),
    .INIT_05(256'h004700460044004300410040003E003D003B003A003900370036003500330032),
    .INIT_06(256'h00620060005E005C005B005900570055005400520051004F004D004C004A0049),
    .INIT_07(256'h0080007E007C007A00780076007400720070006E006D006B0069006700650063),
    .INIT_08(256'h00A300A1009E009C009A0098009500930091008F008D008B0088008600840082),
    .INIT_09(256'h00CA00C800C500C300C000BE00BB00B900B600B400B100AF00AC00AA00A800A5),
    .INIT_0A(256'h00F600F300F000ED00EA00E800E500E200DF00DD00DA00D700D500D200CF00CD),
    .INIT_0B(256'h01260122011F011C0119011601130110010D010A01070104010100FE00FB00F9),
    .INIT_0C(256'h015A015601530150014C014901460142013F013C013901350132012F012C0129),
    .INIT_0D(256'h0193018F018B018801840180017D017901760172016F016B016801640161015D),
    .INIT_0E(256'h01D001CC01C801C401C001BC01B801B401B101AD01A901A501A1019E019A0196),
    .INIT_0F(256'h0211020D02090205020001FC01F801F401F001EC01E801E401E001DC01D801D4),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    q0_reg_1
       (.ADDRARDADDR({1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b0,Q,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_1_DOADO_UNCONNECTED[15:10],out[45:36]}),
        .DOBDO(NLW_q0_reg_1_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q0_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(grp_exp_16_3_s_fu_402_ap_start_reg),
        .ENBWREN(grp_exp_16_3_s_fu_402_ap_start_reg),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_exp_16_3_s_f_x_msb_3_table_V
   (Q,
    grp_exp_16_3_s_fu_402_ap_start_reg,
    D,
    ap_clk);
  output [5:0]Q;
  input grp_exp_16_3_s_fu_402_ap_start_reg;
  input [5:0]D;
  input ap_clk;

  wire [5:0]D;
  wire [5:0]Q;
  wire ap_clk;
  wire grp_exp_16_3_s_fu_402_ap_start_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_exp_16_3_s_f_x_msb_3_table_V_rom loss_derivative_exp_16_3_s_f_x_msb_3_table_V_rom_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_exp_16_3_s_fu_402_ap_start_reg(grp_exp_16_3_s_fu_402_ap_start_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_exp_16_3_s_f_x_msb_3_table_V_rom
   (Q,
    grp_exp_16_3_s_fu_402_ap_start_reg,
    D,
    ap_clk);
  output [5:0]Q;
  input grp_exp_16_3_s_fu_402_ap_start_reg;
  input [5:0]D;
  input ap_clk;

  wire [5:0]D;
  wire [5:0]Q;
  wire ap_clk;
  wire grp_exp_16_3_s_fu_402_ap_start_reg;

  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(grp_exp_16_3_s_fu_402_ap_start_reg),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_gmem_m_axi
   (ap_rst_n_0,
    ap_rst_n_1,
    ap_rst_n_2,
    ap_rst_n_3,
    E,
    i_reg_3030,
    ap_rst_n_4,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[15]_0 ,
    p_0_in__0,
    ap_enable_reg_pp0_iter2_reg,
    ap_rst_n_inv,
    D,
    ap_rst_n_5,
    ap_enable_reg_pp6_iter0_reg,
    i_6_reg_3910,
    \icmp_ln67_reg_915_reg[0] ,
    gmem_BVALID,
    p_41_in,
    s_ready_t_reg,
    AWLEN,
    full_n_reg,
    \icmp_ln67_reg_915_reg[0]_0 ,
    ap_enable_reg_pp6_iter2_reg,
    m_axi_gmem_AWADDR,
    m_axi_gmem_ARADDR,
    ARLEN,
    \ap_CS_fsm_reg[39] ,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WDATA,
    I_RDATA,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    m_axi_gmem_WVALID,
    m_axi_gmem_AWVALID,
    full_n_reg_0,
    ap_rst_n,
    ap_enable_reg_pp0_iter0,
    CO,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter2_reg_0,
    Q,
    ap_enable_reg_pp6_iter0,
    ap_enable_reg_pp6_iter1_reg,
    ap_enable_reg_pp6_iter0_reg_0,
    full_n_reg_1,
    icmp_ln32_reg_738,
    icmp_ln32_1_reg_757_pp0_iter1_reg,
    ap_enable_reg_pp2_iter0,
    ap_enable_reg_pp1_iter0,
    ap_enable_reg_pp5_iter0,
    \ap_CS_fsm_reg[39]_0 ,
    ap_enable_reg_pp5_iter1,
    icmp_ln67_reg_915_pp6_iter1_reg,
    icmp_ln67_reg_915,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[16] ,
    \data_p2_reg[63] ,
    m_axi_gmem_RVALID,
    m_axi_gmem_AWREADY,
    ap_clk,
    \q_tmp_reg[15] ,
    \data_p2_reg[30] ,
    mem_reg,
    m_axi_gmem_RRESP,
    \data_p2_reg[30]_0 ,
    m_axi_gmem_ARREADY,
    m_axi_gmem_WREADY,
    m_axi_gmem_BVALID);
  output ap_rst_n_0;
  output ap_rst_n_1;
  output ap_rst_n_2;
  output ap_rst_n_3;
  output [0:0]E;
  output i_reg_3030;
  output ap_rst_n_4;
  output [0:0]\ap_CS_fsm_reg[15] ;
  output [0:0]\ap_CS_fsm_reg[15]_0 ;
  output p_0_in__0;
  output [0:0]ap_enable_reg_pp0_iter2_reg;
  output ap_rst_n_inv;
  output [7:0]D;
  output ap_rst_n_5;
  output [0:0]ap_enable_reg_pp6_iter0_reg;
  output i_6_reg_3910;
  output [0:0]\icmp_ln67_reg_915_reg[0] ;
  output gmem_BVALID;
  output p_41_in;
  output s_ready_t_reg;
  output [3:0]AWLEN;
  output full_n_reg;
  output \icmp_ln67_reg_915_reg[0]_0 ;
  output ap_enable_reg_pp6_iter2_reg;
  output [29:0]m_axi_gmem_AWADDR;
  output [29:0]m_axi_gmem_ARADDR;
  output [3:0]ARLEN;
  output [0:0]\ap_CS_fsm_reg[39] ;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [31:0]m_axi_gmem_WDATA;
  output [15:0]I_RDATA;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output m_axi_gmem_WVALID;
  output m_axi_gmem_AWVALID;
  output full_n_reg_0;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter0;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_enable_reg_pp0_iter2_reg_0;
  input [15:0]Q;
  input ap_enable_reg_pp6_iter0;
  input ap_enable_reg_pp6_iter1_reg;
  input [0:0]ap_enable_reg_pp6_iter0_reg_0;
  input full_n_reg_1;
  input icmp_ln32_reg_738;
  input icmp_ln32_1_reg_757_pp0_iter1_reg;
  input ap_enable_reg_pp2_iter0;
  input ap_enable_reg_pp1_iter0;
  input ap_enable_reg_pp5_iter0;
  input [0:0]\ap_CS_fsm_reg[39]_0 ;
  input ap_enable_reg_pp5_iter1;
  input icmp_ln67_reg_915_pp6_iter1_reg;
  input icmp_ln67_reg_915;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[16] ;
  input [31:0]\data_p2_reg[63] ;
  input m_axi_gmem_RVALID;
  input m_axi_gmem_AWREADY;
  input ap_clk;
  input [15:0]\q_tmp_reg[15] ;
  input [30:0]\data_p2_reg[30] ;
  input [32:0]mem_reg;
  input [1:0]m_axi_gmem_RRESP;
  input [30:0]\data_p2_reg[30]_0 ;
  input m_axi_gmem_ARREADY;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_BVALID;

  wire [3:0]A;
  wire [3:0]ARLEN;
  wire [3:0]AWLEN;
  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]E;
  wire [15:0]I_RDATA;
  wire [15:0]Q;
  wire WVALID_Dummy;
  wire [0:0]\ap_CS_fsm_reg[15] ;
  wire [0:0]\ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[39] ;
  wire [0:0]\ap_CS_fsm_reg[39]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp5_iter0;
  wire ap_enable_reg_pp5_iter1;
  wire ap_enable_reg_pp6_iter0;
  wire [0:0]ap_enable_reg_pp6_iter0_reg;
  wire [0:0]ap_enable_reg_pp6_iter0_reg_0;
  wire ap_enable_reg_pp6_iter1_reg;
  wire ap_enable_reg_pp6_iter2_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_2;
  wire ap_rst_n_3;
  wire ap_rst_n_4;
  wire ap_rst_n_5;
  wire ap_rst_n_inv;
  wire \bus_wide_gen.data_buf1_out ;
  wire \bus_wide_gen.data_buf4_out ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire bus_write_n_22;
  wire bus_write_n_23;
  wire bus_write_n_24;
  wire bus_write_n_63;
  wire bus_write_n_68;
  wire bus_write_n_70;
  wire bus_write_n_75;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [30:0]\data_p2_reg[30] ;
  wire [30:0]\data_p2_reg[30]_0 ;
  wire [31:0]\data_p2_reg[63] ;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire gmem_BVALID;
  wire i_6_reg_3910;
  wire i_reg_3030;
  wire icmp_ln32_1_reg_757_pp0_iter1_reg;
  wire icmp_ln32_reg_738;
  wire icmp_ln67_reg_915;
  wire icmp_ln67_reg_915_pp6_iter1_reg;
  wire [0:0]\icmp_ln67_reg_915_reg[0] ;
  wire \icmp_ln67_reg_915_reg[0]_0 ;
  wire [29:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire [29:0]m_axi_gmem_AWADDR;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [32:0]mem_reg;
  wire out_BUS_WVALID0__7;
  wire p_0_in__0;
  wire p_41_in;
  wire [15:0]\q_tmp_reg[15] ;
  wire req_en__17;
  wire s_ready_t_reg;
  wire throttl_cnt1;
  wire [3:0]throttl_cnt_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_gmem_m_axi_read bus_read
       (.CO(CO),
        .D(D[3:0]),
        .E(E),
        .I_RDATA(I_RDATA),
        .Q(Q[9:0]),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[15] (\ap_CS_fsm_reg[15] ),
        .\ap_CS_fsm_reg[15]_0 (\ap_CS_fsm_reg[15]_0 ),
        .\ap_CS_fsm_reg[16] (\ap_CS_fsm_reg[16] ),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg_0),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(ap_rst_n_1),
        .ap_rst_n_2(ap_rst_n_4),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (ARLEN),
        .\data_p2_reg[30] (\data_p2_reg[30]_0 ),
        .\data_p2_reg[63] (\data_p2_reg[63] ),
        .full_n_reg(full_n_reg),
        .i_reg_3030(i_reg_3030),
        .icmp_ln32_1_reg_757_pp0_iter1_reg(icmp_ln32_1_reg_757_pp0_iter1_reg),
        .icmp_ln32_reg_738(icmp_ln32_reg_738),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .mem_reg(mem_reg),
        .p_0_in__0(p_0_in__0),
        .s_ready_t_reg(s_ready_t_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_gmem_m_axi_write bus_write
       (.A(A),
        .D(D[7:4]),
        .E(\ap_CS_fsm_reg[39] ),
        .Q(Q[15:10]),
        .S({bus_write_n_22,bus_write_n_23,bus_write_n_24}),
        .SR(ap_rst_n_inv),
        .WVALID_Dummy(WVALID_Dummy),
        .\ap_CS_fsm_reg[39] (\ap_CS_fsm_reg[39]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp5_iter0(ap_enable_reg_pp5_iter0),
        .ap_enable_reg_pp5_iter1(ap_enable_reg_pp5_iter1),
        .ap_enable_reg_pp6_iter0(ap_enable_reg_pp6_iter0),
        .ap_enable_reg_pp6_iter0_reg(ap_enable_reg_pp6_iter0_reg),
        .ap_enable_reg_pp6_iter0_reg_0(ap_enable_reg_pp6_iter0_reg_0),
        .ap_enable_reg_pp6_iter1_reg(ap_enable_reg_pp6_iter1_reg),
        .ap_enable_reg_pp6_iter2_reg(ap_enable_reg_pp6_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_2),
        .ap_rst_n_1(ap_rst_n_3),
        .ap_rst_n_2(ap_rst_n_5),
        .\bus_wide_gen.data_buf_reg[15]_0 (\bus_wide_gen.data_buf4_out ),
        .\bus_wide_gen.data_buf_reg[31]_0 (\bus_wide_gen.data_buf1_out ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (AWLEN),
        .\data_p2_reg[63] ({\data_p2_reg[63] ,\data_p2_reg[30] }),
        .empty_n_reg(gmem_BVALID),
        .full_n_reg(full_n_reg_0),
        .full_n_reg_0(full_n_reg_1),
        .i_6_reg_3910(i_6_reg_3910),
        .icmp_ln32_reg_738(icmp_ln32_reg_738),
        .icmp_ln67_reg_915(icmp_ln67_reg_915),
        .icmp_ln67_reg_915_pp6_iter1_reg(icmp_ln67_reg_915_pp6_iter1_reg),
        .\icmp_ln67_reg_915_reg[0] (\icmp_ln67_reg_915_reg[0] ),
        .\icmp_ln67_reg_915_reg[0]_0 (\icmp_ln67_reg_915_reg[0]_0 ),
        .m_axi_gmem_AWADDR(m_axi_gmem_AWADDR),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WREADY_0(bus_write_n_70),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .out_BUS_WVALID0__7(out_BUS_WVALID0__7),
        .p_41_in(p_41_in),
        .\q_reg[8] (bus_write_n_63),
        .\q_reg[9] (bus_write_n_68),
        .\q_tmp_reg[15] (\q_tmp_reg[15] ),
        .req_en__17(req_en__17),
        .throttl_cnt1(throttl_cnt1),
        .\throttl_cnt_reg[0] (bus_write_n_75),
        .\throttl_cnt_reg[4] (throttl_cnt_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_gmem_m_axi_throttle wreq_throttle
       (.AWLEN(AWLEN[3]),
        .D(bus_write_n_75),
        .E(bus_write_n_70),
        .Q(throttl_cnt_reg),
        .S({bus_write_n_22,bus_write_n_23,bus_write_n_24}),
        .SR(ap_rst_n_inv),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .\bus_wide_gen.data_buf_reg[15] (bus_write_n_68),
        .\bus_wide_gen.data_buf_reg[31] (bus_write_n_63),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WREADY_0(\bus_wide_gen.data_buf1_out ),
        .m_axi_gmem_WREADY_1(\bus_wide_gen.data_buf4_out ),
        .out_BUS_WVALID0__7(out_BUS_WVALID0__7),
        .req_en__17(req_en__17),
        .throttl_cnt1(throttl_cnt1),
        .\throttl_cnt_reg[4]_0 (A));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_gmem_m_axi_buffer
   (data_valid,
    ap_rst_n_0,
    ap_block_pp6_stage0_subdone,
    ap_rst_n_1,
    D,
    ap_enable_reg_pp6_iter0_reg,
    i_6_reg_3910,
    \icmp_ln67_reg_915_reg[0] ,
    S,
    \mOutPtr_reg[5]_0 ,
    \mOutPtr_reg[6]_0 ,
    \icmp_ln67_reg_915_reg[0]_0 ,
    ap_enable_reg_pp6_iter2_reg,
    \bus_wide_gen.strb_buf_reg[2] ,
    E,
    \dout_buf_reg[17]_0 ,
    \bus_wide_gen.strb_buf_reg[3] ,
    DI,
    ap_clk,
    \q_tmp_reg[15]_0 ,
    SR,
    ap_rst_n,
    ap_enable_reg_pp6_iter0,
    ap_enable_reg_pp6_iter1_reg,
    ap_enable_reg_pp6_iter1_reg_0,
    full_n_reg_0,
    gmem_AWREADY,
    Q,
    ap_enable_reg_pp5_iter1,
    icmp_ln67_reg_915_pp6_iter1_reg,
    icmp_ln67_reg_915,
    \bus_wide_gen.ready_for_data__0 ,
    \bus_wide_gen.strb_buf_reg[3]_0 ,
    m_axi_gmem_WSTRB,
    \bus_wide_gen.data_buf_reg[16] ,
    \bus_wide_gen.data_buf_reg[16]_0 ,
    \bus_wide_gen.data_buf_reg[16]_1 ,
    burst_valid,
    \mOutPtr_reg[7]_0 );
  output data_valid;
  output ap_rst_n_0;
  output ap_block_pp6_stage0_subdone;
  output ap_rst_n_1;
  output [1:0]D;
  output [0:0]ap_enable_reg_pp6_iter0_reg;
  output i_6_reg_3910;
  output [0:0]\icmp_ln67_reg_915_reg[0] ;
  output [3:0]S;
  output [5:0]\mOutPtr_reg[5]_0 ;
  output [2:0]\mOutPtr_reg[6]_0 ;
  output \icmp_ln67_reg_915_reg[0]_0 ;
  output ap_enable_reg_pp6_iter2_reg;
  output \bus_wide_gen.strb_buf_reg[2] ;
  output [0:0]E;
  output [17:0]\dout_buf_reg[17]_0 ;
  output \bus_wide_gen.strb_buf_reg[3] ;
  output [0:0]DI;
  input ap_clk;
  input [15:0]\q_tmp_reg[15]_0 ;
  input [0:0]SR;
  input ap_rst_n;
  input ap_enable_reg_pp6_iter0;
  input ap_enable_reg_pp6_iter1_reg;
  input [0:0]ap_enable_reg_pp6_iter1_reg_0;
  input full_n_reg_0;
  input gmem_AWREADY;
  input [2:0]Q;
  input ap_enable_reg_pp5_iter1;
  input icmp_ln67_reg_915_pp6_iter1_reg;
  input icmp_ln67_reg_915;
  input \bus_wide_gen.ready_for_data__0 ;
  input \bus_wide_gen.strb_buf_reg[3]_0 ;
  input [1:0]m_axi_gmem_WSTRB;
  input \bus_wide_gen.data_buf_reg[16] ;
  input \bus_wide_gen.data_buf_reg[16]_0 ;
  input \bus_wide_gen.data_buf_reg[16]_1 ;
  input burst_valid;
  input [6:0]\mOutPtr_reg[7]_0 ;

  wire [1:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[40]_i_2_n_7 ;
  wire \ap_CS_fsm[41]_i_2_n_7 ;
  wire ap_block_pp6_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp5_iter1;
  wire ap_enable_reg_pp6_iter0;
  wire [0:0]ap_enable_reg_pp6_iter0_reg;
  wire ap_enable_reg_pp6_iter1_reg;
  wire [0:0]ap_enable_reg_pp6_iter1_reg_0;
  wire ap_enable_reg_pp6_iter2_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire burst_valid;
  wire \bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.data_buf_reg[16]_0 ;
  wire \bus_wide_gen.data_buf_reg[16]_1 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.strb_buf_reg[2] ;
  wire \bus_wide_gen.strb_buf_reg[3] ;
  wire \bus_wide_gen.strb_buf_reg[3]_0 ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_7 ;
  wire \dout_buf[10]_i_1_n_7 ;
  wire \dout_buf[11]_i_1_n_7 ;
  wire \dout_buf[12]_i_1_n_7 ;
  wire \dout_buf[13]_i_1_n_7 ;
  wire \dout_buf[14]_i_1_n_7 ;
  wire \dout_buf[15]_i_1_n_7 ;
  wire \dout_buf[16]_i_1_n_7 ;
  wire \dout_buf[17]_i_2_n_7 ;
  wire \dout_buf[1]_i_1_n_7 ;
  wire \dout_buf[2]_i_1_n_7 ;
  wire \dout_buf[3]_i_1_n_7 ;
  wire \dout_buf[4]_i_1_n_7 ;
  wire \dout_buf[5]_i_1_n_7 ;
  wire \dout_buf[6]_i_1_n_7 ;
  wire \dout_buf[7]_i_1_n_7 ;
  wire \dout_buf[8]_i_1_n_7 ;
  wire \dout_buf[9]_i_1_n_7 ;
  wire [17:0]\dout_buf_reg[17]_0 ;
  wire dout_valid_i_1_n_7;
  wire empty_n_i_1_n_7;
  wire empty_n_i_2__0_n_7;
  wire empty_n_i_3_n_7;
  wire empty_n_i_4_n_7;
  wire empty_n_reg_n_7;
  wire full_n_i_1_n_7;
  wire full_n_i_3__1_n_7;
  wire full_n_reg_0;
  wire gmem_AWREADY;
  wire gmem_WREADY;
  wire i_6_reg_3910;
  wire icmp_ln67_reg_915;
  wire icmp_ln67_reg_915_pp6_iter1_reg;
  wire [0:0]\icmp_ln67_reg_915_reg[0] ;
  wire \icmp_ln67_reg_915_reg[0]_0 ;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[7]_i_1_n_7 ;
  wire [7:6]mOutPtr_reg;
  wire [5:0]\mOutPtr_reg[5]_0 ;
  wire [2:0]\mOutPtr_reg[6]_0 ;
  wire [6:0]\mOutPtr_reg[7]_0 ;
  wire [1:0]m_axi_gmem_WSTRB;
  wire mem_reg_i_10_n_7;
  wire mem_reg_i_11_n_7;
  wire p_1_in;
  wire pop;
  wire push;
  wire [17:0]q_buf;
  wire [17:0]q_tmp;
  wire [15:0]\q_tmp_reg[15]_0 ;
  wire [7:0]raddr;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2_n_7;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_7 ;
  wire \waddr[1]_i_1_n_7 ;
  wire \waddr[2]_i_1_n_7 ;
  wire \waddr[3]_i_1_n_7 ;
  wire \waddr[4]_i_1_n_7 ;
  wire \waddr[5]_i_1__0_n_7 ;
  wire \waddr[6]_i_1_n_7 ;
  wire \waddr[6]_i_2_n_7 ;
  wire \waddr[7]_i_1__0_n_7 ;
  wire \waddr[7]_i_2_n_7 ;
  wire \waddr[7]_i_3_n_7 ;
  wire [15:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;

  LUT4 #(
    .INIT(16'hF808)) 
    \ap_CS_fsm[40]_i_1 
       (.I0(\ap_CS_fsm[40]_i_2_n_7 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(gmem_AWREADY),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAABFAABFAABFFFBF)) 
    \ap_CS_fsm[40]_i_2 
       (.I0(ap_enable_reg_pp6_iter1_reg),
        .I1(ap_enable_reg_pp6_iter1_reg_0),
        .I2(ap_enable_reg_pp6_iter0),
        .I3(full_n_reg_0),
        .I4(gmem_WREADY),
        .I5(icmp_ln67_reg_915_pp6_iter1_reg),
        .O(\ap_CS_fsm[40]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h00A000A000C00000)) 
    \ap_CS_fsm[41]_i_1 
       (.I0(\ap_CS_fsm[41]_i_2_n_7 ),
        .I1(ap_enable_reg_pp6_iter0),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp6_iter1_reg),
        .I4(ap_enable_reg_pp6_iter1_reg_0),
        .I5(full_n_reg_0),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[41]_i_2 
       (.I0(gmem_WREADY),
        .I1(icmp_ln67_reg_915_pp6_iter1_reg),
        .O(\ap_CS_fsm[41]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'h0088A0A0)) 
    ap_enable_reg_pp6_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp6_iter0),
        .I2(ap_enable_reg_pp6_iter1_reg),
        .I3(ap_enable_reg_pp6_iter1_reg_0),
        .I4(ap_block_pp6_stage0_subdone),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h880088A088A088A0)) 
    ap_enable_reg_pp6_iter2_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp6_iter1_reg),
        .I2(full_n_reg_0),
        .I3(ap_block_pp6_stage0_subdone),
        .I4(gmem_AWREADY),
        .I5(Q[1]),
        .O(ap_rst_n_1));
  LUT5 #(
    .INIT(32'h2A200000)) 
    \bus_wide_gen.data_buf[31]_i_2 
       (.I0(data_valid),
        .I1(\bus_wide_gen.data_buf_reg[16] ),
        .I2(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I3(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I4(\bus_wide_gen.ready_for_data__0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hDDD000D000000000)) 
    \bus_wide_gen.strb_buf[2]_i_1 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\bus_wide_gen.strb_buf_reg[3]_0 ),
        .I2(m_axi_gmem_WSTRB[0]),
        .I3(E),
        .I4(\dout_buf_reg[17]_0 [16]),
        .I5(ap_rst_n),
        .O(\bus_wide_gen.strb_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hDDD000D000000000)) 
    \bus_wide_gen.strb_buf[3]_i_1 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\bus_wide_gen.strb_buf_reg[3]_0 ),
        .I2(m_axi_gmem_WSTRB[1]),
        .I3(E),
        .I4(\dout_buf_reg[17]_0 [17]),
        .I5(ap_rst_n),
        .O(\bus_wide_gen.strb_buf_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h8F00)) 
    \dout_buf[17]_i_1 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(burst_valid),
        .I2(data_valid),
        .I3(empty_n_reg_n_7),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_2 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_7 ),
        .Q(\dout_buf_reg[17]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_7 ),
        .Q(\dout_buf_reg[17]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_7 ),
        .Q(\dout_buf_reg[17]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_7 ),
        .Q(\dout_buf_reg[17]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_7 ),
        .Q(\dout_buf_reg[17]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_7 ),
        .Q(\dout_buf_reg[17]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_7 ),
        .Q(\dout_buf_reg[17]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_7 ),
        .Q(\dout_buf_reg[17]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_2_n_7 ),
        .Q(\dout_buf_reg[17]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_7 ),
        .Q(\dout_buf_reg[17]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_7 ),
        .Q(\dout_buf_reg[17]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_7 ),
        .Q(\dout_buf_reg[17]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_7 ),
        .Q(\dout_buf_reg[17]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_7 ),
        .Q(\dout_buf_reg[17]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_7 ),
        .Q(\dout_buf_reg[17]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_7 ),
        .Q(\dout_buf_reg[17]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_7 ),
        .Q(\dout_buf_reg[17]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_7 ),
        .Q(\dout_buf_reg[17]_0 [9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_valid_i_1
       (.I0(empty_n_reg_n_7),
        .I1(data_valid),
        .I2(burst_valid),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .O(dout_valid_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_7),
        .Q(data_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'h4040404040400040)) 
    \dxbuf_V_load_reg_924[15]_i_1 
       (.I0(icmp_ln67_reg_915),
        .I1(ap_enable_reg_pp6_iter1_reg),
        .I2(Q[2]),
        .I3(full_n_reg_0),
        .I4(gmem_WREADY),
        .I5(icmp_ln67_reg_915_pp6_iter1_reg),
        .O(\icmp_ln67_reg_915_reg[0] ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFE0000FF)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_7),
        .I1(\mOutPtr_reg[5]_0 [4]),
        .I2(empty_n_i_3_n_7),
        .I3(pop),
        .I4(empty_n_i_4_n_7),
        .I5(empty_n_reg_n_7),
        .O(empty_n_i_1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__0
       (.I0(\mOutPtr_reg[5]_0 [2]),
        .I1(\mOutPtr_reg[5]_0 [3]),
        .O(empty_n_i_2__0_n_7));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_3
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(\mOutPtr_reg[5]_0 [5]),
        .I3(\mOutPtr_reg[5]_0 [0]),
        .I4(\mOutPtr_reg[5]_0 [1]),
        .O(empty_n_i_3_n_7));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    empty_n_i_4
       (.I0(gmem_WREADY),
        .I1(full_n_reg_0),
        .I2(icmp_ln67_reg_915_pp6_iter1_reg),
        .O(empty_n_i_4_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_7),
        .Q(empty_n_reg_n_7),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFF5FFF5FDF5FFF5)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(pop),
        .I3(gmem_WREADY),
        .I4(full_n_reg_0),
        .I5(icmp_ln67_reg_915_pp6_iter1_reg),
        .O(full_n_i_1_n_7));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__6
       (.I0(\mOutPtr_reg[5]_0 [4]),
        .I1(\mOutPtr_reg[5]_0 [5]),
        .I2(mOutPtr_reg[7]),
        .I3(mOutPtr_reg[6]),
        .I4(full_n_i_3__1_n_7),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__1
       (.I0(\mOutPtr_reg[5]_0 [3]),
        .I1(\mOutPtr_reg[5]_0 [2]),
        .I2(\mOutPtr_reg[5]_0 [1]),
        .I3(\mOutPtr_reg[5]_0 [0]),
        .O(full_n_i_3__1_n_7));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_7),
        .Q(gmem_WREADY),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4040404040400040)) 
    \i_6_reg_391[0]_i_1 
       (.I0(ap_enable_reg_pp6_iter1_reg_0),
        .I1(ap_enable_reg_pp6_iter0),
        .I2(Q[2]),
        .I3(full_n_reg_0),
        .I4(gmem_WREADY),
        .I5(icmp_ln67_reg_915_pp6_iter1_reg),
        .O(i_6_reg_3910));
  LUT6 #(
    .INIT(64'hAAAEFFFFAAA20000)) 
    \icmp_ln67_reg_915[0]_i_1 
       (.I0(ap_enable_reg_pp6_iter1_reg_0),
        .I1(full_n_reg_0),
        .I2(gmem_WREADY),
        .I3(icmp_ln67_reg_915_pp6_iter1_reg),
        .I4(Q[2]),
        .I5(icmp_ln67_reg_915),
        .O(ap_enable_reg_pp6_iter2_reg));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hAAA2FF00)) 
    \icmp_ln67_reg_915_pp6_iter1_reg[0]_i_1 
       (.I0(icmp_ln67_reg_915),
        .I1(full_n_reg_0),
        .I2(gmem_WREADY),
        .I3(icmp_ln67_reg_915_pp6_iter1_reg),
        .I4(Q[2]),
        .O(\icmp_ln67_reg_915_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[5]_0 [0]),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hBF40)) 
    \mOutPtr[7]_i_1 
       (.I0(icmp_ln67_reg_915_pp6_iter1_reg),
        .I1(full_n_reg_0),
        .I2(gmem_WREADY),
        .I3(pop),
        .O(\mOutPtr[7]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_7 ),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg[5]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_7 ),
        .D(\mOutPtr_reg[7]_0 [0]),
        .Q(\mOutPtr_reg[5]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_7 ),
        .D(\mOutPtr_reg[7]_0 [1]),
        .Q(\mOutPtr_reg[5]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_7 ),
        .D(\mOutPtr_reg[7]_0 [2]),
        .Q(\mOutPtr_reg[5]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_7 ),
        .D(\mOutPtr_reg[7]_0 [3]),
        .Q(\mOutPtr_reg[5]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_7 ),
        .D(\mOutPtr_reg[7]_0 [4]),
        .Q(\mOutPtr_reg[5]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_7 ),
        .D(\mOutPtr_reg[7]_0 [5]),
        .Q(mOutPtr_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_7 ),
        .D(\mOutPtr_reg[7]_0 [6]),
        .Q(mOutPtr_reg[7]),
        .R(SR));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4608" *) 
  (* RTL_RAM_NAME = "bus_write/buff_wdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,rnext,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(\q_tmp_reg[15]_0 ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(q_buf[15:0]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(q_buf[17:16]),
        .ENARDEN(gmem_WREADY),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({push,push}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h9AAAAAAAAAAAAAAA)) 
    mem_reg_i_1
       (.I0(raddr[7]),
        .I1(mem_reg_i_10_n_7),
        .I2(raddr[6]),
        .I3(raddr[4]),
        .I4(raddr[5]),
        .I5(pop),
        .O(rnext[7]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_10
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .O(mem_reg_i_10_n_7));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    mem_reg_i_11
       (.I0(mem_reg_i_10_n_7),
        .I1(raddr[6]),
        .I2(raddr[7]),
        .I3(raddr[4]),
        .I4(raddr[5]),
        .O(mem_reg_i_11_n_7));
  LUT5 #(
    .INIT(32'hF078F0F0)) 
    mem_reg_i_2
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[6]),
        .I3(mem_reg_i_10_n_7),
        .I4(pop),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'hDF20)) 
    mem_reg_i_3
       (.I0(pop),
        .I1(mem_reg_i_10_n_7),
        .I2(raddr[4]),
        .I3(raddr[5]),
        .O(rnext[5]));
  LUT3 #(
    .INIT(8'hD2)) 
    mem_reg_i_4
       (.I0(pop),
        .I1(mem_reg_i_10_n_7),
        .I2(raddr[4]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h5DDDDDDD80000000)) 
    mem_reg_i_5
       (.I0(pop),
        .I1(mem_reg_i_11_n_7),
        .I2(raddr[2]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(raddr[3]),
        .O(rnext[3]));
  LUT5 #(
    .INIT(32'h5DDD8000)) 
    mem_reg_i_6
       (.I0(pop),
        .I1(mem_reg_i_11_n_7),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .O(rnext[2]));
  LUT4 #(
    .INIT(16'h58D0)) 
    mem_reg_i_7
       (.I0(pop),
        .I1(mem_reg_i_11_n_7),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .O(rnext[1]));
  LUT3 #(
    .INIT(8'h38)) 
    mem_reg_i_8__0
       (.I0(mem_reg_i_11_n_7),
        .I1(pop),
        .I2(raddr[0]),
        .O(rnext[0]));
  LUT3 #(
    .INIT(8'h40)) 
    mem_reg_i_9__0
       (.I0(icmp_ln67_reg_915_pp6_iter1_reg),
        .I1(full_n_reg_0),
        .I2(gmem_WREADY),
        .O(push));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__0
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__1
       (.I0(\mOutPtr_reg[5]_0 [5]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__1
       (.I0(\mOutPtr_reg[5]_0 [4]),
        .I1(\mOutPtr_reg[5]_0 [5]),
        .O(\mOutPtr_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__1
       (.I0(\mOutPtr_reg[5]_0 [1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__1
       (.I0(\mOutPtr_reg[5]_0 [3]),
        .I1(\mOutPtr_reg[5]_0 [4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__1
       (.I0(\mOutPtr_reg[5]_0 [2]),
        .I1(\mOutPtr_reg[5]_0 [3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__1
       (.I0(\mOutPtr_reg[5]_0 [1]),
        .I1(\mOutPtr_reg[5]_0 [2]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h55556555)) 
    p_0_out_carry_i_5__0
       (.I0(\mOutPtr_reg[5]_0 [1]),
        .I1(pop),
        .I2(gmem_WREADY),
        .I3(full_n_reg_0),
        .I4(icmp_ln67_reg_915_pp6_iter1_reg),
        .O(S[0]));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \q0[15]_i_1__3 
       (.I0(ap_enable_reg_pp6_iter0),
        .I1(Q[2]),
        .I2(ap_block_pp6_stage0_subdone),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp5_iter1),
        .O(ap_enable_reg_pp6_iter0_reg));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \q0[15]_i_2__0 
       (.I0(icmp_ln67_reg_915_pp6_iter1_reg),
        .I1(gmem_WREADY),
        .I2(full_n_reg_0),
        .O(ap_block_pp6_stage0_subdone));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[15]_0 [0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[15]_0 [10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[15]_0 [11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[15]_0 [12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[15]_0 [13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[15]_0 [14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[15]_0 [15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[15]_0 [1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[15]_0 [2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[15]_0 [3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[15]_0 [4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[15]_0 [5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[15]_0 [6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[15]_0 [7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[15]_0 [8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[15]_0 [9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0100000000000100)) 
    show_ahead_i_1
       (.I0(\mOutPtr_reg[5]_0 [3]),
        .I1(\mOutPtr_reg[5]_0 [2]),
        .I2(\mOutPtr_reg[5]_0 [1]),
        .I3(show_ahead_i_2_n_7),
        .I4(pop),
        .I5(\mOutPtr_reg[5]_0 [0]),
        .O(show_ahead0));
  LUT5 #(
    .INIT(32'h00000001)) 
    show_ahead_i_2
       (.I0(empty_n_i_4_n_7),
        .I1(\mOutPtr_reg[5]_0 [4]),
        .I2(\mOutPtr_reg[5]_0 [5]),
        .I3(mOutPtr_reg[6]),
        .I4(mOutPtr_reg[7]),
        .O(show_ahead_i_2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_7 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_7 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_1__0 
       (.I0(\waddr[7]_i_2_n_7 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_3_n_7 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_1__0_n_7 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_2 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_7 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_7 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_7 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_7 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_7 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_7 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_7 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1__0_n_7 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "loss_derivative_gmem_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_gmem_m_axi_buffer__parameterized0
   (full_n_reg_0,
    beat_valid,
    SR,
    S,
    Q,
    \mOutPtr_reg[6]_0 ,
    \dout_buf_reg[34]_0 ,
    \dout_buf_reg[34]_1 ,
    DI,
    ap_clk,
    mem_reg_0,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    ap_rst_n,
    \dout_buf_reg[34]_2 ,
    \dout_buf_reg[34]_3 ,
    rdata_ack_t,
    \bus_wide_gen.split_cnt__2 ,
    \bus_wide_gen.last_split ,
    D);
  output full_n_reg_0;
  output beat_valid;
  output [0:0]SR;
  output [3:0]S;
  output [5:0]Q;
  output [2:0]\mOutPtr_reg[6]_0 ;
  output \dout_buf_reg[34]_0 ;
  output [32:0]\dout_buf_reg[34]_1 ;
  output [0:0]DI;
  input ap_clk;
  input [32:0]mem_reg_0;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RVALID;
  input ap_rst_n;
  input \dout_buf_reg[34]_2 ;
  input \dout_buf_reg[34]_3 ;
  input rdata_ack_t;
  input \bus_wide_gen.split_cnt__2 ;
  input \bus_wide_gen.last_split ;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.split_cnt__2 ;
  wire \dout_buf[0]_i_1_n_7 ;
  wire \dout_buf[10]_i_1_n_7 ;
  wire \dout_buf[11]_i_1_n_7 ;
  wire \dout_buf[12]_i_1_n_7 ;
  wire \dout_buf[13]_i_1_n_7 ;
  wire \dout_buf[14]_i_1_n_7 ;
  wire \dout_buf[15]_i_1_n_7 ;
  wire \dout_buf[16]_i_1_n_7 ;
  wire \dout_buf[17]_i_1_n_7 ;
  wire \dout_buf[18]_i_1_n_7 ;
  wire \dout_buf[19]_i_1_n_7 ;
  wire \dout_buf[1]_i_1_n_7 ;
  wire \dout_buf[20]_i_1_n_7 ;
  wire \dout_buf[21]_i_1_n_7 ;
  wire \dout_buf[22]_i_1_n_7 ;
  wire \dout_buf[23]_i_1_n_7 ;
  wire \dout_buf[24]_i_1_n_7 ;
  wire \dout_buf[25]_i_1_n_7 ;
  wire \dout_buf[26]_i_1_n_7 ;
  wire \dout_buf[27]_i_1_n_7 ;
  wire \dout_buf[28]_i_1_n_7 ;
  wire \dout_buf[29]_i_1_n_7 ;
  wire \dout_buf[2]_i_1_n_7 ;
  wire \dout_buf[30]_i_1_n_7 ;
  wire \dout_buf[31]_i_1_n_7 ;
  wire \dout_buf[34]_i_2_n_7 ;
  wire \dout_buf[3]_i_1_n_7 ;
  wire \dout_buf[4]_i_1_n_7 ;
  wire \dout_buf[5]_i_1_n_7 ;
  wire \dout_buf[6]_i_1_n_7 ;
  wire \dout_buf[7]_i_1_n_7 ;
  wire \dout_buf[8]_i_1_n_7 ;
  wire \dout_buf[9]_i_1_n_7 ;
  wire \dout_buf_reg[34]_0 ;
  wire [32:0]\dout_buf_reg[34]_1 ;
  wire \dout_buf_reg[34]_2 ;
  wire \dout_buf_reg[34]_3 ;
  wire dout_valid_i_1__0_n_7;
  wire empty_n_i_1_n_7;
  wire empty_n_i_2__1_n_7;
  wire empty_n_i_3__1_n_7;
  wire empty_n_i_4__1_n_7;
  wire empty_n_reg_n_7;
  wire full_n_i_1__0_n_7;
  wire full_n_i_3__2_n_7;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__0_n_7 ;
  wire \mOutPtr[7]_i_1__0_n_7 ;
  wire [7:6]mOutPtr_reg;
  wire [2:0]\mOutPtr_reg[6]_0 ;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [32:0]mem_reg_0;
  wire mem_reg_i_10__0_n_7;
  wire mem_reg_i_9_n_7;
  wire mem_reg_n_39;
  wire mem_reg_n_40;
  wire p_1_in;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire [34:0]q_tmp;
  wire [7:0]raddr;
  wire rdata_ack_t;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2__0_n_7;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_7 ;
  wire \waddr[1]_i_1__0_n_7 ;
  wire \waddr[2]_i_1__0_n_7 ;
  wire \waddr[3]_i_1__0_n_7 ;
  wire \waddr[4]_i_1__0_n_7 ;
  wire \waddr[5]_i_1__1_n_7 ;
  wire \waddr[6]_i_1__0_n_7 ;
  wire \waddr[6]_i_2__0_n_7 ;
  wire \waddr[7]_i_2__0_n_7 ;
  wire \waddr[7]_i_3__0_n_7 ;
  wire \waddr[7]_i_4_n_7 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hDD5D775700000000)) 
    \dout_buf[34]_i_1 
       (.I0(beat_valid),
        .I1(\dout_buf_reg[34]_2 ),
        .I2(\dout_buf_reg[34]_3 ),
        .I3(rdata_ack_t),
        .I4(\bus_wide_gen.split_cnt__2 ),
        .I5(empty_n_reg_n_7),
        .O(pop));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_7 ),
        .Q(\dout_buf_reg[34]_1 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_7 ),
        .Q(\dout_buf_reg[34]_1 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_7 ),
        .Q(\dout_buf_reg[34]_1 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_7 ),
        .Q(\dout_buf_reg[34]_1 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_7 ),
        .Q(\dout_buf_reg[34]_1 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_7 ),
        .Q(\dout_buf_reg[34]_1 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_7 ),
        .Q(\dout_buf_reg[34]_1 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_7 ),
        .Q(\dout_buf_reg[34]_1 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_7 ),
        .Q(\dout_buf_reg[34]_1 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_7 ),
        .Q(\dout_buf_reg[34]_1 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_7 ),
        .Q(\dout_buf_reg[34]_1 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_7 ),
        .Q(\dout_buf_reg[34]_1 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_7 ),
        .Q(\dout_buf_reg[34]_1 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_7 ),
        .Q(\dout_buf_reg[34]_1 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_7 ),
        .Q(\dout_buf_reg[34]_1 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_7 ),
        .Q(\dout_buf_reg[34]_1 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_7 ),
        .Q(\dout_buf_reg[34]_1 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_7 ),
        .Q(\dout_buf_reg[34]_1 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_7 ),
        .Q(\dout_buf_reg[34]_1 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_7 ),
        .Q(\dout_buf_reg[34]_1 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_7 ),
        .Q(\dout_buf_reg[34]_1 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_7 ),
        .Q(\dout_buf_reg[34]_1 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_7 ),
        .Q(\dout_buf_reg[34]_1 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_7 ),
        .Q(\dout_buf_reg[34]_1 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_7 ),
        .Q(\dout_buf_reg[34]_1 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_7 ),
        .Q(\dout_buf_reg[34]_1 [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_7 ),
        .Q(\dout_buf_reg[34]_1 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_7 ),
        .Q(\dout_buf_reg[34]_1 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_7 ),
        .Q(\dout_buf_reg[34]_1 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_7 ),
        .Q(\dout_buf_reg[34]_1 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_7 ),
        .Q(\dout_buf_reg[34]_1 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_7 ),
        .Q(\dout_buf_reg[34]_1 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_7 ),
        .Q(\dout_buf_reg[34]_1 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_valid_i_1__0
       (.I0(empty_n_reg_n_7),
        .I1(beat_valid),
        .I2(\bus_wide_gen.last_split ),
        .O(dout_valid_i_1__0_n_7));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_7),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFEFFFFFFFE0000FF)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_7),
        .I1(Q[4]),
        .I2(empty_n_i_3__1_n_7),
        .I3(pop),
        .I4(empty_n_i_4__1_n_7),
        .I5(empty_n_reg_n_7),
        .O(empty_n_i_1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__1
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(empty_n_i_2__1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_3__1
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(Q[5]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(empty_n_i_3__1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h7)) 
    empty_n_i_4__1
       (.I0(full_n_reg_0),
        .I1(m_axi_gmem_RVALID),
        .O(empty_n_i_4__1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_7),
        .Q(empty_n_reg_n_7),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hFDF5FFF5)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(m_axi_gmem_RVALID),
        .O(full_n_i_1__0_n_7));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__7
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(mOutPtr_reg[7]),
        .I3(mOutPtr_reg[6]),
        .I4(full_n_i_3__2_n_7),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__2
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(full_n_i_3__2_n_7));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_7),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__0_n_7 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[7]_i_1__0 
       (.I0(m_axi_gmem_RVALID),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(\mOutPtr[7]_i_1__0_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_7 ),
        .D(\mOutPtr[0]_i_1__0_n_7 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_7 ),
        .D(D[0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_7 ),
        .D(D[1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_7 ),
        .D(D[2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_7 ),
        .D(D[3]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_7 ),
        .D(D[4]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_7 ),
        .D(D[5]),
        .Q(mOutPtr_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_7 ),
        .D(D[6]),
        .Q(mOutPtr_reg[7]),
        .R(SR));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "bus_read/buff_rdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(mem_reg_0[15:0]),
        .DIBDI(mem_reg_0[31:16]),
        .DIPADIP(m_axi_gmem_RRESP),
        .DIPBDIP({1'b1,mem_reg_0[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_39,mem_reg_n_40}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(full_n_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem_RVALID,m_axi_gmem_RVALID,m_axi_gmem_RVALID,m_axi_gmem_RVALID}));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    mem_reg_i_10__0
       (.I0(mem_reg_i_9_n_7),
        .I1(raddr[6]),
        .I2(raddr[7]),
        .I3(raddr[4]),
        .I4(raddr[5]),
        .O(mem_reg_i_10__0_n_7));
  LUT6 #(
    .INIT(64'h9AAAAAAAAAAAAAAA)) 
    mem_reg_i_1__0
       (.I0(raddr[7]),
        .I1(mem_reg_i_9_n_7),
        .I2(raddr[6]),
        .I3(raddr[4]),
        .I4(raddr[5]),
        .I5(pop),
        .O(rnext[7]));
  LUT5 #(
    .INIT(32'hF078F0F0)) 
    mem_reg_i_2__0
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[6]),
        .I3(mem_reg_i_9_n_7),
        .I4(pop),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'hBF40)) 
    mem_reg_i_3__0
       (.I0(mem_reg_i_9_n_7),
        .I1(raddr[4]),
        .I2(pop),
        .I3(raddr[5]),
        .O(rnext[5]));
  LUT3 #(
    .INIT(8'hB4)) 
    mem_reg_i_4__0
       (.I0(mem_reg_i_9_n_7),
        .I1(pop),
        .I2(raddr[4]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h7F00FFFF80000000)) 
    mem_reg_i_5__0
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(mem_reg_i_10__0_n_7),
        .I4(pop),
        .I5(raddr[3]),
        .O(rnext[3]));
  LUT5 #(
    .INIT(32'h70FF8000)) 
    mem_reg_i_6__0
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_i_10__0_n_7),
        .I3(pop),
        .I4(raddr[2]),
        .O(rnext[2]));
  LUT4 #(
    .INIT(16'h4F80)) 
    mem_reg_i_7__0
       (.I0(raddr[0]),
        .I1(mem_reg_i_10__0_n_7),
        .I2(pop),
        .I3(raddr[1]),
        .O(rnext[1]));
  LUT3 #(
    .INIT(8'h4A)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(mem_reg_i_10__0_n_7),
        .I2(pop),
        .O(rnext[0]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_9
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .O(mem_reg_i_9_n_7));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__1
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__0
       (.I0(Q[5]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__0
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\mOutPtr_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__0
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5__1
       (.I0(Q[1]),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(m_axi_gmem_RVALID),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pout[3]_i_6 
       (.I0(\dout_buf_reg[34]_1 [32]),
        .I1(beat_valid),
        .O(\dout_buf_reg[34]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[18]),
        .Q(q_tmp[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[19]),
        .Q(q_tmp[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[20]),
        .Q(q_tmp[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[21]),
        .Q(q_tmp[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[22]),
        .Q(q_tmp[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[23]),
        .Q(q_tmp[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[24]),
        .Q(q_tmp[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[25]),
        .Q(q_tmp[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[26]),
        .Q(q_tmp[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[27]),
        .Q(q_tmp[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[28]),
        .Q(q_tmp[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[29]),
        .Q(q_tmp[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[30]),
        .Q(q_tmp[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[31]),
        .Q(q_tmp[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[32]),
        .Q(q_tmp[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0100000000000100)) 
    show_ahead_i_1__0
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(show_ahead_i_2__0_n_7),
        .I4(pop),
        .I5(Q[0]),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    show_ahead_i_2__0
       (.I0(full_n_reg_0),
        .I1(m_axi_gmem_RVALID),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(mOutPtr_reg[6]),
        .I5(mOutPtr_reg[7]),
        .O(show_ahead_i_2__0_n_7));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_7 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__1_n_7 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_7 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(m_axi_gmem_RVALID),
        .I1(full_n_reg_0),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_7 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_7 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__0_n_7 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_7 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_7 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_7 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_7 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_7 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_7 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__1_n_7 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_7 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__0_n_7 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_gmem_m_axi_fifo
   (burst_valid,
    fifo_burst_ready,
    ap_rst_n_0,
    p_43_in,
    ap_rst_n_1,
    empty_n_reg_0,
    empty_n_reg_1,
    empty_n_reg_2,
    empty_n_reg_3,
    \bus_wide_gen.strb_buf_reg[0] ,
    \q_reg[9]_0 ,
    E,
    \bus_wide_gen.strb_buf_reg[1] ,
    \beat_len_buf_reg[0] ,
    \beat_len_buf_reg[1] ,
    \beat_len_buf_reg[2] ,
    \beat_len_buf_reg[3] ,
    \beat_len_buf_reg[4] ,
    \beat_len_buf_reg[5] ,
    \beat_len_buf_reg[6] ,
    \beat_len_buf_reg[7] ,
    \beat_len_buf_reg[8] ,
    \beat_len_buf_reg[9] ,
    \sect_len_buf_reg[7] ,
    \sect_len_buf_reg[4] ,
    in,
    empty_n_reg_4,
    \q_reg[8]_0 ,
    wreq_handling_reg,
    \could_multi_bursts.loop_cnt_reg[2] ,
    pop0,
    wreq_handling_reg_0,
    \bus_wide_gen.first_pad_reg ,
    \end_addr_buf_reg[1] ,
    SR,
    ap_clk,
    ap_rst_n,
    CO,
    \bus_wide_gen.ready_for_data__0 ,
    m_axi_gmem_WLAST,
    data_valid,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    \bus_wide_gen.WVALID_Dummy_reg ,
    m_axi_gmem_WSTRB,
    \bus_wide_gen.strb_buf_reg[1]_0 ,
    \sect_end_buf_reg[1] ,
    Q,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    \sect_end_buf_reg[1]_0 ,
    \could_multi_bursts.awlen_buf_reg[3] ,
    \bus_wide_gen.pad_oh_reg_reg[1]_0 ,
    \bus_wide_gen.WLAST_Dummy_reg ,
    full_n_reg_0,
    \could_multi_bursts.next_loop ,
    wreq_handling_reg_1,
    fifo_wreq_valid,
    AWVALID_Dummy,
    m_axi_gmem_AWREADY,
    req_en__17,
    \sect_len_buf_reg[3] ,
    \could_multi_bursts.sect_handling040_out ,
    fifo_resp_ready,
    \sect_len_buf_reg[3]_0 ,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    \q_reg[9]_1 ,
    wreq_handling_reg_2);
  output burst_valid;
  output fifo_burst_ready;
  output [0:0]ap_rst_n_0;
  output p_43_in;
  output [0:0]ap_rst_n_1;
  output [0:0]empty_n_reg_0;
  output empty_n_reg_1;
  output empty_n_reg_2;
  output empty_n_reg_3;
  output \bus_wide_gen.strb_buf_reg[0] ;
  output \q_reg[9]_0 ;
  output [0:0]E;
  output \bus_wide_gen.strb_buf_reg[1] ;
  output \beat_len_buf_reg[0] ;
  output \beat_len_buf_reg[1] ;
  output \beat_len_buf_reg[2] ;
  output \beat_len_buf_reg[3] ;
  output \beat_len_buf_reg[4] ;
  output \beat_len_buf_reg[5] ;
  output \beat_len_buf_reg[6] ;
  output \beat_len_buf_reg[7] ;
  output \beat_len_buf_reg[8] ;
  output \beat_len_buf_reg[9] ;
  output \sect_len_buf_reg[7] ;
  output \sect_len_buf_reg[4] ;
  output [3:0]in;
  output [0:0]empty_n_reg_4;
  output \q_reg[8]_0 ;
  output [0:0]wreq_handling_reg;
  output \could_multi_bursts.loop_cnt_reg[2] ;
  output pop0;
  output wreq_handling_reg_0;
  output \bus_wide_gen.first_pad_reg ;
  output \end_addr_buf_reg[1] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]CO;
  input \bus_wide_gen.ready_for_data__0 ;
  input m_axi_gmem_WLAST;
  input data_valid;
  input \bus_wide_gen.pad_oh_reg_reg[1] ;
  input \bus_wide_gen.WVALID_Dummy_reg ;
  input [1:0]m_axi_gmem_WSTRB;
  input [1:0]\bus_wide_gen.strb_buf_reg[1]_0 ;
  input [0:0]\sect_end_buf_reg[1] ;
  input [9:0]Q;
  input [9:0]\sect_len_buf_reg[9] ;
  input [10:0]\sect_len_buf_reg[9]_0 ;
  input \sect_end_buf_reg[1]_0 ;
  input [9:0]\could_multi_bursts.awlen_buf_reg[3] ;
  input \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  input [7:0]\bus_wide_gen.WLAST_Dummy_reg ;
  input [0:0]full_n_reg_0;
  input \could_multi_bursts.next_loop ;
  input wreq_handling_reg_1;
  input fifo_wreq_valid;
  input AWVALID_Dummy;
  input m_axi_gmem_AWREADY;
  input req_en__17;
  input \sect_len_buf_reg[3] ;
  input \could_multi_bursts.sect_handling040_out ;
  input fifo_resp_ready;
  input \sect_len_buf_reg[3]_0 ;
  input [5:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  input [0:0]\q_reg[9]_1 ;
  input wreq_handling_reg_2;

  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire \beat_len_buf_reg[0] ;
  wire \beat_len_buf_reg[1] ;
  wire \beat_len_buf_reg[2] ;
  wire \beat_len_buf_reg[3] ;
  wire \beat_len_buf_reg[4] ;
  wire \beat_len_buf_reg[5] ;
  wire \beat_len_buf_reg[6] ;
  wire \beat_len_buf_reg[7] ;
  wire \beat_len_buf_reg[8] ;
  wire \beat_len_buf_reg[9] ;
  wire burst_valid;
  wire \bus_wide_gen.WLAST_Dummy_i_4_n_7 ;
  wire \bus_wide_gen.WLAST_Dummy_i_5_n_7 ;
  wire [7:0]\bus_wide_gen.WLAST_Dummy_reg ;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire [9:9]\bus_wide_gen.burst_pack ;
  wire \bus_wide_gen.data_buf[31]_i_6_n_7 ;
  wire \bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.last_pad__1 ;
  wire \bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.strb_buf_reg[0] ;
  wire \bus_wide_gen.strb_buf_reg[1] ;
  wire [1:0]\bus_wide_gen.strb_buf_reg[1]_0 ;
  wire [9:8]\bus_wide_gen.tmp_burst_info ;
  wire [9:0]\could_multi_bursts.awlen_buf_reg[3] ;
  wire [5:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.loop_cnt_reg[2] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling040_out ;
  wire data_valid;
  wire data_vld_i_1_n_7;
  wire data_vld_reg_n_7;
  wire [0:0]empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire empty_n_reg_3;
  wire [0:0]empty_n_reg_4;
  wire \end_addr_buf_reg[1] ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire full_n_i_1__1_n_7;
  wire full_n_i_2__5_n_7;
  wire [0:0]full_n_reg_0;
  wire [3:0]in;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_WLAST;
  wire [1:0]m_axi_gmem_WSTRB;
  wire \mem_reg[4][0]_srl5_n_7 ;
  wire \mem_reg[4][1]_srl5_n_7 ;
  wire \mem_reg[4][2]_srl5_n_7 ;
  wire \mem_reg[4][3]_srl5_n_7 ;
  wire \mem_reg[4][8]_srl5_n_7 ;
  wire \mem_reg[4][9]_srl5_n_7 ;
  wire p_43_in;
  wire p_48_in;
  wire pop0;
  wire pop0_0;
  wire \pout[0]_i_1_n_7 ;
  wire \pout[1]_i_1_n_7 ;
  wire \pout[2]_i_1_n_7 ;
  wire \pout_reg_n_7_[0] ;
  wire \pout_reg_n_7_[1] ;
  wire \pout_reg_n_7_[2] ;
  wire push;
  wire [8:0]q;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;
  wire [0:0]\q_reg[9]_1 ;
  wire req_en__17;
  wire [0:0]\sect_end_buf_reg[1] ;
  wire \sect_end_buf_reg[1]_0 ;
  wire \sect_len_buf[9]_i_3_n_7 ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[7] ;
  wire [9:0]\sect_len_buf_reg[9] ;
  wire [10:0]\sect_len_buf_reg[9]_0 ;
  wire [0:0]wreq_handling_reg;
  wire wreq_handling_reg_0;
  wire wreq_handling_reg_1;
  wire wreq_handling_reg_2;

  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \align_len[31]_i_2 
       (.I0(wreq_handling_reg_1),
        .I1(p_43_in),
        .I2(\sect_end_buf_reg[1] ),
        .I3(fifo_wreq_valid),
        .O(wreq_handling_reg));
  LUT5 #(
    .INIT(32'hB3338000)) 
    \bus_wide_gen.WLAST_Dummy_i_1 
       (.I0(burst_valid),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(\bus_wide_gen.last_pad__1 ),
        .I3(p_48_in),
        .I4(m_axi_gmem_WLAST),
        .O(empty_n_reg_1));
  LUT5 #(
    .INIT(32'h58A80000)) 
    \bus_wide_gen.WLAST_Dummy_i_2 
       (.I0(\q_reg[8]_0 ),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I3(\q_reg[9]_0 ),
        .I4(data_valid),
        .O(\bus_wide_gen.last_pad__1 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \bus_wide_gen.WLAST_Dummy_i_3 
       (.I0(\bus_wide_gen.WLAST_Dummy_reg [6]),
        .I1(burst_valid),
        .I2(\bus_wide_gen.WLAST_Dummy_reg [7]),
        .I3(\bus_wide_gen.WLAST_Dummy_i_4_n_7 ),
        .I4(\bus_wide_gen.WLAST_Dummy_i_5_n_7 ),
        .O(p_48_in));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \bus_wide_gen.WLAST_Dummy_i_4 
       (.I0(\bus_wide_gen.WLAST_Dummy_reg [2]),
        .I1(q[2]),
        .I2(\bus_wide_gen.WLAST_Dummy_reg [1]),
        .I3(q[1]),
        .O(\bus_wide_gen.WLAST_Dummy_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \bus_wide_gen.WLAST_Dummy_i_5 
       (.I0(q[3]),
        .I1(\bus_wide_gen.WLAST_Dummy_reg [3]),
        .I2(q[0]),
        .I3(\bus_wide_gen.WLAST_Dummy_reg [0]),
        .I4(\bus_wide_gen.WLAST_Dummy_reg [4]),
        .I5(\bus_wide_gen.WLAST_Dummy_reg [5]),
        .O(\bus_wide_gen.WLAST_Dummy_i_5_n_7 ));
  LUT4 #(
    .INIT(16'hB380)) 
    \bus_wide_gen.WVALID_Dummy_i_1 
       (.I0(burst_valid),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(\bus_wide_gen.last_pad__1 ),
        .I3(\bus_wide_gen.WVALID_Dummy_reg ),
        .O(empty_n_reg_3));
  LUT4 #(
    .INIT(16'h8000)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(\q_reg[9]_0 ),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I2(data_valid),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .O(E));
  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.data_buf[31]_i_4 
       (.I0(q[8]),
        .I1(p_48_in),
        .O(\q_reg[8]_0 ));
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \bus_wide_gen.data_buf[31]_i_5 
       (.I0(\bus_wide_gen.burst_pack ),
        .I1(\bus_wide_gen.WLAST_Dummy_reg [2]),
        .I2(\bus_wide_gen.WLAST_Dummy_reg [1]),
        .I3(\bus_wide_gen.WLAST_Dummy_reg [0]),
        .I4(\bus_wide_gen.data_buf[31]_i_6_n_7 ),
        .O(\q_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \bus_wide_gen.data_buf[31]_i_6 
       (.I0(\bus_wide_gen.WLAST_Dummy_reg [3]),
        .I1(\bus_wide_gen.WLAST_Dummy_reg [4]),
        .I2(\bus_wide_gen.WLAST_Dummy_reg [5]),
        .I3(\bus_wide_gen.WLAST_Dummy_reg [6]),
        .I4(\bus_wide_gen.WLAST_Dummy_reg [7]),
        .I5(burst_valid),
        .O(\bus_wide_gen.data_buf[31]_i_6_n_7 ));
  LUT5 #(
    .INIT(32'hF7FF8000)) 
    \bus_wide_gen.first_pad_i_1 
       (.I0(burst_valid),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(\bus_wide_gen.last_pad__1 ),
        .I3(data_valid),
        .I4(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .O(empty_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \bus_wide_gen.len_cnt[7]_i_1 
       (.I0(burst_valid),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(\bus_wide_gen.last_pad__1 ),
        .I3(p_48_in),
        .I4(ap_rst_n),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \bus_wide_gen.len_cnt[7]_i_2 
       (.I0(burst_valid),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(\bus_wide_gen.last_pad__1 ),
        .O(empty_n_reg_4));
  LUT6 #(
    .INIT(64'h8FFFFFFF80000000)) 
    \bus_wide_gen.pad_oh_reg[1]_i_1 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I1(\q_reg[9]_0 ),
        .I2(burst_valid),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(data_valid),
        .I5(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .O(\bus_wide_gen.first_pad_reg ));
  LUT6 #(
    .INIT(64'hDDD000D000000000)) 
    \bus_wide_gen.strb_buf[0]_i_1 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\q_reg[9]_0 ),
        .I2(m_axi_gmem_WSTRB[0]),
        .I3(E),
        .I4(\bus_wide_gen.strb_buf_reg[1]_0 [0]),
        .I5(ap_rst_n),
        .O(\bus_wide_gen.strb_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hDDD000D000000000)) 
    \bus_wide_gen.strb_buf[1]_i_1 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\q_reg[9]_0 ),
        .I2(m_axi_gmem_WSTRB[1]),
        .I3(E),
        .I4(\bus_wide_gen.strb_buf_reg[1]_0 [1]),
        .I5(ap_rst_n),
        .O(\bus_wide_gen.strb_buf_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[31]_i_4 
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [5]),
        .I5(\could_multi_bursts.awlen_buf_reg[3]_0 [4]),
        .O(\could_multi_bursts.loop_cnt_reg[2] ));
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\could_multi_bursts.awlen_buf_reg[3] [0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\could_multi_bursts.awlen_buf_reg[3] [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\could_multi_bursts.awlen_buf_reg[3] [2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\could_multi_bursts.awlen_buf_reg[3] [3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] [7]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.awlen_buf_reg[3] [8]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [4]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [5]),
        .I5(\could_multi_bursts.awlen_buf_reg[3] [9]),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] [4]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.awlen_buf_reg[3] [5]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I5(\could_multi_bursts.awlen_buf_reg[3] [6]),
        .O(\sect_len_buf_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(p_43_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    data_vld_i_1
       (.I0(\pout_reg_n_7_[0] ),
        .I1(\pout_reg_n_7_[2] ),
        .I2(\pout_reg_n_7_[1] ),
        .I3(pop0_0),
        .I4(data_vld_reg_n_7),
        .I5(push),
        .O(data_vld_i_1_n_7));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_7),
        .Q(data_vld_reg_n_7),
        .R(SR));
  LUT4 #(
    .INIT(16'h80FF)) 
    empty_n_i_1
       (.I0(\bus_wide_gen.last_pad__1 ),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(p_48_in),
        .I3(burst_valid),
        .O(pop0_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    empty_n_i_1__2
       (.I0(wreq_handling_reg_1),
        .I1(p_43_in),
        .I2(\sect_end_buf_reg[1] ),
        .I3(fifo_wreq_valid),
        .O(pop0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0_0),
        .D(data_vld_reg_n_7),
        .Q(burst_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5D5D5D5)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(pop0_0),
        .I2(data_vld_reg_n_7),
        .I3(full_n_i_2__5_n_7),
        .I4(push),
        .I5(fifo_burst_ready),
        .O(full_n_i_1__1_n_7));
  LUT4 #(
    .INIT(16'h0800)) 
    full_n_i_2__5
       (.I0(\pout_reg_n_7_[1] ),
        .I1(\pout_reg_n_7_[0] ),
        .I2(\pout_reg_n_7_[2] ),
        .I3(data_vld_reg_n_7),
        .O(full_n_i_2__5_n_7));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_7),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_7 ));
  LUT3 #(
    .INIT(8'h40)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(full_n_reg_0),
        .I1(fifo_burst_ready),
        .I2(\could_multi_bursts.next_loop ),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[4][8]_srl5_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\sect_end_buf_reg[1]_0 ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][9]_srl5_i_1 
       (.I0(\q_reg[9]_1 ),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'hB7B7B7B748484840)) 
    \pout[0]_i_1 
       (.I0(pop0_0),
        .I1(data_vld_reg_n_7),
        .I2(push),
        .I3(\pout_reg_n_7_[2] ),
        .I4(\pout_reg_n_7_[1] ),
        .I5(\pout_reg_n_7_[0] ),
        .O(\pout[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAAA4AAAA5AAAAAAA)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_7_[1] ),
        .I1(\pout_reg_n_7_[2] ),
        .I2(\pout_reg_n_7_[0] ),
        .I3(push),
        .I4(data_vld_reg_n_7),
        .I5(pop0_0),
        .O(\pout[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hCCC8CCCC6CCCCCCC)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_7_[1] ),
        .I1(\pout_reg_n_7_[2] ),
        .I2(\pout_reg_n_7_[0] ),
        .I3(push),
        .I4(data_vld_reg_n_7),
        .I5(pop0_0),
        .O(\pout[2]_i_1_n_7 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_7 ),
        .Q(\pout_reg_n_7_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_7 ),
        .Q(\pout_reg_n_7_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_7 ),
        .Q(\pout_reg_n_7_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][0]_srl5_n_7 ),
        .Q(q[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][1]_srl5_n_7 ),
        .Q(q[1]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][2]_srl5_n_7 ),
        .Q(q[2]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][3]_srl5_n_7 ),
        .Q(q[3]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][8]_srl5_n_7 ),
        .Q(q[8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][9]_srl5_n_7 ),
        .Q(\bus_wide_gen.burst_pack ),
        .R(SR));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(CO),
        .I1(p_43_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[1]_i_1 
       (.I0(\sect_len_buf_reg[9]_0 [0]),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_43_in),
        .I3(\sect_end_buf_reg[1]_0 ),
        .O(\end_addr_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hDD55FF779810BA32)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(CO),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_43_in),
        .I3(Q[0]),
        .I4(\sect_len_buf_reg[9] [0]),
        .I5(\sect_len_buf_reg[9]_0 [1]),
        .O(\beat_len_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hDD55FF779810BA32)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(CO),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_43_in),
        .I3(Q[1]),
        .I4(\sect_len_buf_reg[9] [1]),
        .I5(\sect_len_buf_reg[9]_0 [2]),
        .O(\beat_len_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hDD55FF779810BA32)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(CO),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_43_in),
        .I3(Q[2]),
        .I4(\sect_len_buf_reg[9] [2]),
        .I5(\sect_len_buf_reg[9]_0 [3]),
        .O(\beat_len_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hDD55FF779810BA32)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(CO),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_43_in),
        .I3(Q[3]),
        .I4(\sect_len_buf_reg[9] [3]),
        .I5(\sect_len_buf_reg[9]_0 [4]),
        .O(\beat_len_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hDD55FF779810BA32)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(CO),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_43_in),
        .I3(Q[4]),
        .I4(\sect_len_buf_reg[9] [4]),
        .I5(\sect_len_buf_reg[9]_0 [5]),
        .O(\beat_len_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hDD55FF779810BA32)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(CO),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_43_in),
        .I3(Q[5]),
        .I4(\sect_len_buf_reg[9] [5]),
        .I5(\sect_len_buf_reg[9]_0 [6]),
        .O(\beat_len_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hDD55FF779810BA32)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(CO),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_43_in),
        .I3(Q[6]),
        .I4(\sect_len_buf_reg[9] [6]),
        .I5(\sect_len_buf_reg[9]_0 [7]),
        .O(\beat_len_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hDD55FF779810BA32)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(CO),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_43_in),
        .I3(Q[7]),
        .I4(\sect_len_buf_reg[9] [7]),
        .I5(\sect_len_buf_reg[9]_0 [8]),
        .O(\beat_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'hDD55FF779810BA32)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(CO),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_43_in),
        .I3(Q[8]),
        .I4(\sect_len_buf_reg[9] [8]),
        .I5(\sect_len_buf_reg[9]_0 [9]),
        .O(\beat_len_buf_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA2220000)) 
    \sect_len_buf[9]_i_1 
       (.I0(\sect_len_buf[9]_i_3_n_7 ),
        .I1(AWVALID_Dummy),
        .I2(m_axi_gmem_AWREADY),
        .I3(req_en__17),
        .I4(\sect_len_buf_reg[3] ),
        .I5(\could_multi_bursts.sect_handling040_out ),
        .O(p_43_in));
  LUT6 #(
    .INIT(64'hDD55FF779810BA32)) 
    \sect_len_buf[9]_i_2__0 
       (.I0(CO),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_43_in),
        .I3(Q[9]),
        .I4(\sect_len_buf_reg[9] [9]),
        .I5(\sect_len_buf_reg[9]_0 [10]),
        .O(\beat_len_buf_reg[9] ));
  LUT3 #(
    .INIT(8'h80)) 
    \sect_len_buf[9]_i_3 
       (.I0(fifo_burst_ready),
        .I1(fifo_resp_ready),
        .I2(\sect_len_buf_reg[3]_0 ),
        .O(\sect_len_buf[9]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_1),
        .I1(p_43_in),
        .I2(\sect_end_buf_reg[1] ),
        .I3(wreq_handling_reg_2),
        .O(wreq_handling_reg_0));
endmodule

(* ORIG_REF_NAME = "loss_derivative_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_gmem_m_axi_fifo_5
   (fifo_burst_ready,
    s_ready_t_reg,
    \bus_wide_gen.split_cnt__2 ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    \sect_len_buf_reg[7] ,
    \sect_len_buf_reg[4] ,
    in,
    ap_rst_n_0,
    \bus_wide_gen.last_split ,
    \q_reg[8]_0 ,
    D,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    m_axi_gmem_ARREADY_0,
    \could_multi_bursts.loop_cnt_reg[2] ,
    s_ready_t_reg_0,
    SR,
    ap_clk,
    rdata_ack_t,
    \bus_wide_gen.rdata_valid_t_reg ,
    ap_rst_n,
    \bus_wide_gen.split_cnt_buf_reg[0]_1 ,
    \q_reg[8]_1 ,
    Q,
    \bus_wide_gen.ready_for_data__0 ,
    beat_valid,
    \bus_wide_gen.len_cnt_reg[7] ,
    \bus_wide_gen.data_buf_reg[0] ,
    \bus_wide_gen.data_buf_reg[15] ,
    \bus_wide_gen.data_buf_reg[1] ,
    \bus_wide_gen.data_buf_reg[2] ,
    \bus_wide_gen.data_buf_reg[3] ,
    \bus_wide_gen.data_buf_reg[4] ,
    \bus_wide_gen.data_buf_reg[5] ,
    \bus_wide_gen.data_buf_reg[6] ,
    \bus_wide_gen.data_buf_reg[7] ,
    \bus_wide_gen.data_buf_reg[8] ,
    \bus_wide_gen.data_buf_reg[9] ,
    \bus_wide_gen.data_buf_reg[10] ,
    \bus_wide_gen.data_buf_reg[11] ,
    \bus_wide_gen.data_buf_reg[12] ,
    \bus_wide_gen.data_buf_reg[13] ,
    \bus_wide_gen.data_buf_reg[14] ,
    \bus_wide_gen.data_buf_reg[15]_0 ,
    \could_multi_bursts.next_loop ,
    \q_reg[0]_0 ,
    fifo_rctl_ready,
    \q_reg[0]_1 ,
    m_axi_gmem_ARREADY,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \q_reg[9]_0 ,
    \pout_reg[2]_0 );
  output fifo_burst_ready;
  output [0:0]s_ready_t_reg;
  output \bus_wide_gen.split_cnt__2 ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  output \sect_len_buf_reg[7] ;
  output \sect_len_buf_reg[4] ;
  output [3:0]in;
  output ap_rst_n_0;
  output \bus_wide_gen.last_split ;
  output \q_reg[8]_0 ;
  output [15:0]D;
  output \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  output m_axi_gmem_ARREADY_0;
  output \could_multi_bursts.loop_cnt_reg[2] ;
  output s_ready_t_reg_0;
  input [0:0]SR;
  input ap_clk;
  input rdata_ack_t;
  input \bus_wide_gen.rdata_valid_t_reg ;
  input ap_rst_n;
  input \bus_wide_gen.split_cnt_buf_reg[0]_1 ;
  input \q_reg[8]_1 ;
  input [9:0]Q;
  input \bus_wide_gen.ready_for_data__0 ;
  input beat_valid;
  input [7:0]\bus_wide_gen.len_cnt_reg[7] ;
  input \bus_wide_gen.data_buf_reg[0] ;
  input [31:0]\bus_wide_gen.data_buf_reg[15] ;
  input \bus_wide_gen.data_buf_reg[1] ;
  input \bus_wide_gen.data_buf_reg[2] ;
  input \bus_wide_gen.data_buf_reg[3] ;
  input \bus_wide_gen.data_buf_reg[4] ;
  input \bus_wide_gen.data_buf_reg[5] ;
  input \bus_wide_gen.data_buf_reg[6] ;
  input \bus_wide_gen.data_buf_reg[7] ;
  input \bus_wide_gen.data_buf_reg[8] ;
  input \bus_wide_gen.data_buf_reg[9] ;
  input \bus_wide_gen.data_buf_reg[10] ;
  input \bus_wide_gen.data_buf_reg[11] ;
  input \bus_wide_gen.data_buf_reg[12] ;
  input \bus_wide_gen.data_buf_reg[13] ;
  input \bus_wide_gen.data_buf_reg[14] ;
  input \bus_wide_gen.data_buf_reg[15]_0 ;
  input \could_multi_bursts.next_loop ;
  input \q_reg[0]_0 ;
  input fifo_rctl_ready;
  input \q_reg[0]_1 ;
  input m_axi_gmem_ARREADY;
  input [5:0]\could_multi_bursts.arlen_buf_reg[3] ;
  input [0:0]\q_reg[9]_0 ;
  input \pout_reg[2]_0 ;

  wire [15:0]D;
  wire [9:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire beat_valid;
  wire burst_valid;
  wire \bus_wide_gen.data_buf1 ;
  wire \bus_wide_gen.data_buf[15]_i_3_n_7 ;
  wire \bus_wide_gen.data_buf[15]_i_4_n_7 ;
  wire \bus_wide_gen.data_buf[15]_i_5_n_7 ;
  wire \bus_wide_gen.data_buf[15]_i_6_n_7 ;
  wire \bus_wide_gen.data_buf_reg[0] ;
  wire \bus_wide_gen.data_buf_reg[10] ;
  wire \bus_wide_gen.data_buf_reg[11] ;
  wire \bus_wide_gen.data_buf_reg[12] ;
  wire \bus_wide_gen.data_buf_reg[13] ;
  wire \bus_wide_gen.data_buf_reg[14] ;
  wire [31:0]\bus_wide_gen.data_buf_reg[15] ;
  wire \bus_wide_gen.data_buf_reg[15]_0 ;
  wire \bus_wide_gen.data_buf_reg[1] ;
  wire \bus_wide_gen.data_buf_reg[2] ;
  wire \bus_wide_gen.data_buf_reg[3] ;
  wire \bus_wide_gen.data_buf_reg[4] ;
  wire \bus_wide_gen.data_buf_reg[5] ;
  wire \bus_wide_gen.data_buf_reg[6] ;
  wire \bus_wide_gen.data_buf_reg[7] ;
  wire \bus_wide_gen.data_buf_reg[8] ;
  wire \bus_wide_gen.data_buf_reg[9] ;
  wire \bus_wide_gen.first_split ;
  wire \bus_wide_gen.last_beat__0 ;
  wire \bus_wide_gen.last_split ;
  wire [7:0]\bus_wide_gen.len_cnt_reg[7] ;
  wire \bus_wide_gen.rdata_valid_t_i_3_n_7 ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.split_cnt__2 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_1 ;
  wire \bus_wide_gen.tail_split ;
  wire [9:8]\bus_wide_gen.tmp_burst_info ;
  wire [5:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire \could_multi_bursts.loop_cnt_reg[2] ;
  wire \could_multi_bursts.next_loop ;
  wire data_vld_i_1__3_n_7;
  wire data_vld_reg_n_7;
  wire empty_n_i_4__0_n_7;
  wire empty_n_i_5_n_7;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire full_n_i_1__5_n_7;
  wire full_n_i_2__2_n_7;
  wire [3:0]in;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARREADY_0;
  wire \mem_reg[4][0]_srl5_n_7 ;
  wire \mem_reg[4][1]_srl5_n_7 ;
  wire \mem_reg[4][2]_srl5_n_7 ;
  wire \mem_reg[4][3]_srl5_n_7 ;
  wire \mem_reg[4][8]_srl5_n_7 ;
  wire \mem_reg[4][9]_srl5_n_7 ;
  wire p_28_in;
  wire pop0;
  wire \pout[0]_i_1__0_n_7 ;
  wire \pout[1]_i_1__0_n_7 ;
  wire \pout[2]_i_1__0_n_7 ;
  wire \pout_reg[2]_0 ;
  wire \pout_reg_n_7_[0] ;
  wire \pout_reg_n_7_[1] ;
  wire \pout_reg_n_7_[2] ;
  wire push;
  wire \q_reg[0]_0 ;
  wire \q_reg[0]_1 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[8]_1 ;
  wire [0:0]\q_reg[9]_0 ;
  wire \q_reg_n_7_[0] ;
  wire \q_reg_n_7_[1] ;
  wire \q_reg_n_7_[2] ;
  wire \q_reg_n_7_[3] ;
  wire rdata_ack_t;
  wire [0:0]s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[7] ;

  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[0]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[0] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_7 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_7 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [0]),
        .I4(\bus_wide_gen.data_buf_reg[15] [16]),
        .I5(\bus_wide_gen.data_buf[15]_i_6_n_7 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[10]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[10] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_7 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_7 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [10]),
        .I4(\bus_wide_gen.data_buf_reg[15] [26]),
        .I5(\bus_wide_gen.data_buf[15]_i_6_n_7 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[11]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[11] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_7 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_7 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [11]),
        .I4(\bus_wide_gen.data_buf_reg[15] [27]),
        .I5(\bus_wide_gen.data_buf[15]_i_6_n_7 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[12]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[12] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_7 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_7 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [12]),
        .I4(\bus_wide_gen.data_buf_reg[15] [28]),
        .I5(\bus_wide_gen.data_buf[15]_i_6_n_7 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[13]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[13] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_7 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_7 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [13]),
        .I4(\bus_wide_gen.data_buf_reg[15] [29]),
        .I5(\bus_wide_gen.data_buf[15]_i_6_n_7 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[14]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[14] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_7 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_7 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [14]),
        .I4(\bus_wide_gen.data_buf_reg[15] [30]),
        .I5(\bus_wide_gen.data_buf[15]_i_6_n_7 ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hFFFF8088)) 
    \bus_wide_gen.data_buf[15]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[15]_i_3_n_7 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I2(rdata_ack_t),
        .I3(\bus_wide_gen.rdata_valid_t_reg ),
        .I4(\bus_wide_gen.data_buf[15]_i_4_n_7 ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[15]_i_2__0 
       (.I0(\bus_wide_gen.data_buf_reg[15]_0 ),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_7 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_7 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [15]),
        .I4(\bus_wide_gen.data_buf_reg[15] [31]),
        .I5(\bus_wide_gen.data_buf[15]_i_6_n_7 ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \bus_wide_gen.data_buf[15]_i_3 
       (.I0(\bus_wide_gen.data_buf1 ),
        .I1(p_28_in),
        .O(\bus_wide_gen.data_buf[15]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hBB000000BBBBB0B0)) 
    \bus_wide_gen.data_buf[15]_i_4 
       (.I0(rdata_ack_t),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .I2(beat_valid),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(p_28_in),
        .I5(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .O(\bus_wide_gen.data_buf[15]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000BBB0B0)) 
    \bus_wide_gen.data_buf[15]_i_5 
       (.I0(rdata_ack_t),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .I2(beat_valid),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(p_28_in),
        .I5(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .O(\bus_wide_gen.data_buf[15]_i_5_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \bus_wide_gen.data_buf[15]_i_6 
       (.I0(rdata_ack_t),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .I2(\bus_wide_gen.data_buf1 ),
        .I3(p_28_in),
        .O(\bus_wide_gen.data_buf[15]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[1]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[1] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_7 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_7 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [1]),
        .I4(\bus_wide_gen.data_buf_reg[15] [17]),
        .I5(\bus_wide_gen.data_buf[15]_i_6_n_7 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[2]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[2] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_7 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_7 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [2]),
        .I4(\bus_wide_gen.data_buf_reg[15] [18]),
        .I5(\bus_wide_gen.data_buf[15]_i_6_n_7 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00000000FFFF8088)) 
    \bus_wide_gen.data_buf[31]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[15]_i_3_n_7 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I2(rdata_ack_t),
        .I3(\bus_wide_gen.rdata_valid_t_reg ),
        .I4(\bus_wide_gen.data_buf[15]_i_4_n_7 ),
        .I5(\bus_wide_gen.data_buf[15]_i_5_n_7 ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[3]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[3] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_7 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_7 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [3]),
        .I4(\bus_wide_gen.data_buf_reg[15] [19]),
        .I5(\bus_wide_gen.data_buf[15]_i_6_n_7 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[4]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[4] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_7 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_7 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [4]),
        .I4(\bus_wide_gen.data_buf_reg[15] [20]),
        .I5(\bus_wide_gen.data_buf[15]_i_6_n_7 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[5]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[5] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_7 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_7 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [5]),
        .I4(\bus_wide_gen.data_buf_reg[15] [21]),
        .I5(\bus_wide_gen.data_buf[15]_i_6_n_7 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[6]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[6] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_7 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_7 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [6]),
        .I4(\bus_wide_gen.data_buf_reg[15] [22]),
        .I5(\bus_wide_gen.data_buf[15]_i_6_n_7 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[7]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[7] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_7 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_7 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [7]),
        .I4(\bus_wide_gen.data_buf_reg[15] [23]),
        .I5(\bus_wide_gen.data_buf[15]_i_6_n_7 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[8]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[8] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_7 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_7 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [8]),
        .I4(\bus_wide_gen.data_buf_reg[15] [24]),
        .I5(\bus_wide_gen.data_buf[15]_i_6_n_7 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[9]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[9] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_7 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_7 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [9]),
        .I4(\bus_wide_gen.data_buf_reg[15] [25]),
        .I5(\bus_wide_gen.data_buf[15]_i_6_n_7 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h8A450000FFFFFFFF)) 
    \bus_wide_gen.len_cnt[7]_i_1__0 
       (.I0(\bus_wide_gen.split_cnt__2 ),
        .I1(rdata_ack_t),
        .I2(\bus_wide_gen.rdata_valid_t_reg ),
        .I3(\bus_wide_gen.tail_split ),
        .I4(\bus_wide_gen.last_beat__0 ),
        .I5(ap_rst_n),
        .O(s_ready_t_reg));
  LUT4 #(
    .INIT(16'hA251)) 
    \bus_wide_gen.len_cnt[7]_i_2__0 
       (.I0(\q_reg[8]_0 ),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .I2(rdata_ack_t),
        .I3(\bus_wide_gen.split_cnt__2 ),
        .O(\bus_wide_gen.last_split ));
  LUT6 #(
    .INIT(64'hFFCCCCCCFFFFF4F4)) 
    \bus_wide_gen.rdata_valid_t_i_1 
       (.I0(rdata_ack_t),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .I2(beat_valid),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(p_28_in),
        .I5(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .O(s_ready_t_reg_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    \bus_wide_gen.rdata_valid_t_i_2 
       (.I0(\bus_wide_gen.rdata_valid_t_i_3_n_7 ),
        .I1(\bus_wide_gen.len_cnt_reg[7] [2]),
        .I2(\bus_wide_gen.len_cnt_reg[7] [3]),
        .I3(\bus_wide_gen.len_cnt_reg[7] [0]),
        .I4(\bus_wide_gen.len_cnt_reg[7] [1]),
        .O(p_28_in));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_wide_gen.rdata_valid_t_i_3 
       (.I0(\bus_wide_gen.len_cnt_reg[7] [5]),
        .I1(\bus_wide_gen.len_cnt_reg[7] [4]),
        .I2(\bus_wide_gen.len_cnt_reg[7] [6]),
        .I3(\bus_wide_gen.len_cnt_reg[7] [7]),
        .I4(burst_valid),
        .I5(beat_valid),
        .O(\bus_wide_gen.rdata_valid_t_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h00000000080820A0)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\bus_wide_gen.data_buf[15]_i_3_n_7 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.last_split ),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hD5C4D5C40000D5C4)) 
    \bus_wide_gen.split_cnt_buf[0]_i_3 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I1(p_28_in),
        .I2(\bus_wide_gen.data_buf1 ),
        .I3(beat_valid),
        .I4(\bus_wide_gen.rdata_valid_t_reg ),
        .I5(rdata_ack_t),
        .O(\bus_wide_gen.first_split ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[31]_i_3 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] [2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3] [3]),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [0]),
        .I3(\could_multi_bursts.arlen_buf_reg[3] [1]),
        .I4(\could_multi_bursts.arlen_buf_reg[3] [5]),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [4]),
        .O(\could_multi_bursts.loop_cnt_reg[2] ));
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(Q[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(Q[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(Q[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(Q[3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(Q[7]),
        .I1(\could_multi_bursts.arlen_buf_reg[3] [3]),
        .I2(Q[8]),
        .I3(\could_multi_bursts.arlen_buf_reg[3] [4]),
        .I4(\could_multi_bursts.arlen_buf_reg[3] [5]),
        .I5(Q[9]),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(Q[4]),
        .I1(\could_multi_bursts.arlen_buf_reg[3] [0]),
        .I2(Q[5]),
        .I3(\could_multi_bursts.arlen_buf_reg[3] [1]),
        .I4(\could_multi_bursts.arlen_buf_reg[3] [2]),
        .I5(Q[6]),
        .O(\sect_len_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hFEFF0000FFFFFFFF)) 
    data_vld_i_1__3
       (.I0(\pout_reg_n_7_[0] ),
        .I1(\pout_reg_n_7_[2] ),
        .I2(\pout_reg_n_7_[1] ),
        .I3(pop0),
        .I4(data_vld_reg_n_7),
        .I5(\pout_reg[2]_0 ),
        .O(data_vld_i_1__3_n_7));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_7),
        .Q(data_vld_reg_n_7),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \dout_buf[34]_i_3 
       (.I0(\bus_wide_gen.tail_split ),
        .I1(\bus_wide_gen.last_beat__0 ),
        .O(\q_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h88082202FFFFFFFF)) 
    empty_n_i_1__0
       (.I0(\bus_wide_gen.last_beat__0 ),
        .I1(\bus_wide_gen.tail_split ),
        .I2(\bus_wide_gen.rdata_valid_t_reg ),
        .I3(rdata_ack_t),
        .I4(\bus_wide_gen.split_cnt__2 ),
        .I5(burst_valid),
        .O(pop0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    empty_n_i_2
       (.I0(beat_valid),
        .I1(burst_valid),
        .I2(\bus_wide_gen.len_cnt_reg[7] [6]),
        .I3(\bus_wide_gen.len_cnt_reg[7] [7]),
        .I4(empty_n_i_4__0_n_7),
        .I5(empty_n_i_5_n_7),
        .O(\bus_wide_gen.last_beat__0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_3__0
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I1(\bus_wide_gen.data_buf[15]_i_3_n_7 ),
        .O(\bus_wide_gen.split_cnt__2 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    empty_n_i_4__0
       (.I0(\bus_wide_gen.len_cnt_reg[7] [2]),
        .I1(\q_reg_n_7_[2] ),
        .I2(\bus_wide_gen.len_cnt_reg[7] [1]),
        .I3(\q_reg_n_7_[1] ),
        .O(empty_n_i_4__0_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    empty_n_i_5
       (.I0(\q_reg_n_7_[3] ),
        .I1(\bus_wide_gen.len_cnt_reg[7] [3]),
        .I2(\q_reg_n_7_[0] ),
        .I3(\bus_wide_gen.len_cnt_reg[7] [0]),
        .I4(\bus_wide_gen.len_cnt_reg[7] [4]),
        .I5(\bus_wide_gen.len_cnt_reg[7] [5]),
        .O(empty_n_i_5_n_7));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_7),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hF777F555)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(full_n_i_2__2_n_7),
        .I2(data_vld_reg_n_7),
        .I3(pop0),
        .I4(fifo_burst_ready),
        .O(full_n_i_1__5_n_7));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__2
       (.I0(data_vld_reg_n_7),
        .I1(\pout_reg_n_7_[2] ),
        .I2(\pout_reg_n_7_[0] ),
        .I3(\pout_reg_n_7_[1] ),
        .I4(fifo_burst_ready),
        .I5(\could_multi_bursts.next_loop ),
        .O(full_n_i_2__2_n_7));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_7),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_7 ));
  LUT5 #(
    .INIT(32'h80800080)) 
    \mem_reg[4][0]_srl5_i_1__1 
       (.I0(fifo_burst_ready),
        .I1(\q_reg[0]_0 ),
        .I2(fifo_rctl_ready),
        .I3(\q_reg[0]_1 ),
        .I4(m_axi_gmem_ARREADY),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[4][8]_srl5_i_1__0 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\q_reg[8]_1 ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][9]_srl5_i_1__0 
       (.I0(\q_reg[9]_0 ),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'h7B7B7B7B84848404)) 
    \pout[0]_i_1__0 
       (.I0(\pout_reg[2]_0 ),
        .I1(data_vld_reg_n_7),
        .I2(pop0),
        .I3(\pout_reg_n_7_[2] ),
        .I4(\pout_reg_n_7_[1] ),
        .I5(\pout_reg_n_7_[0] ),
        .O(\pout[0]_i_1__0_n_7 ));
  LUT6 #(
    .INIT(64'hA4AAAAAAAA5AAAAA)) 
    \pout[1]_i_1__0 
       (.I0(\pout_reg_n_7_[1] ),
        .I1(\pout_reg_n_7_[2] ),
        .I2(\pout_reg_n_7_[0] ),
        .I3(pop0),
        .I4(data_vld_reg_n_7),
        .I5(\pout_reg[2]_0 ),
        .O(\pout[1]_i_1__0_n_7 ));
  LUT6 #(
    .INIT(64'hC8CCCCCCCC6CCCCC)) 
    \pout[2]_i_1__0 
       (.I0(\pout_reg_n_7_[1] ),
        .I1(\pout_reg_n_7_[2] ),
        .I2(\pout_reg_n_7_[0] ),
        .I3(pop0),
        .I4(data_vld_reg_n_7),
        .I5(\pout_reg[2]_0 ),
        .O(\pout[2]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h4FFFFFFF)) 
    \pout[2]_i_2__1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\q_reg[0]_1 ),
        .I2(fifo_burst_ready),
        .I3(\q_reg[0]_0 ),
        .I4(fifo_rctl_ready),
        .O(m_axi_gmem_ARREADY_0));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__0_n_7 ),
        .Q(\pout_reg_n_7_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1__0_n_7 ),
        .Q(\pout_reg_n_7_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1__0_n_7 ),
        .Q(\pout_reg_n_7_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_7 ),
        .Q(\q_reg_n_7_[0] ),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_7 ),
        .Q(\q_reg_n_7_[1] ),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_7 ),
        .Q(\q_reg_n_7_[2] ),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_7 ),
        .Q(\q_reg_n_7_[3] ),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_7 ),
        .Q(\bus_wide_gen.tail_split ),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_7 ),
        .Q(\bus_wide_gen.data_buf1 ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "loss_derivative_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_gmem_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    wreq_handling_reg,
    next_wreq,
    D,
    ap_rst_n_0,
    \q_reg[61]_0 ,
    \q_reg[63]_0 ,
    \could_multi_bursts.sect_handling040_out ,
    S,
    \q_reg[58]_0 ,
    \q_reg[54]_0 ,
    \q_reg[50]_0 ,
    \q_reg[46]_0 ,
    \q_reg[42]_0 ,
    \q_reg[38]_0 ,
    \q_reg[34]_0 ,
    \sect_cnt_reg[18] ,
    wreq_handling_reg_0,
    SR,
    pop0,
    ap_clk,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[3]_0 ,
    fifo_wreq_valid_buf_reg,
    ap_rst_n,
    Q,
    sect_cnt0,
    \could_multi_bursts.last_sect_buf_reg ,
    fifo_wreq_valid_buf_reg_0,
    fifo_wreq_valid_buf_reg_1,
    p_43_in,
    E,
    full_n_reg_0,
    \sect_len_buf_reg[3]_1 ,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    push,
    \q_reg[63]_1 );
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output wreq_handling_reg;
  output next_wreq;
  output [19:0]D;
  output [0:0]ap_rst_n_0;
  output [60:0]\q_reg[61]_0 ;
  output \q_reg[63]_0 ;
  output \could_multi_bursts.sect_handling040_out ;
  output [3:0]S;
  output [3:0]\q_reg[58]_0 ;
  output [3:0]\q_reg[54]_0 ;
  output [3:0]\q_reg[50]_0 ;
  output [3:0]\q_reg[46]_0 ;
  output [3:0]\q_reg[42]_0 ;
  output [3:0]\q_reg[38]_0 ;
  output [2:0]\q_reg[34]_0 ;
  output [2:0]\sect_cnt_reg[18] ;
  output [0:0]wreq_handling_reg_0;
  input [0:0]SR;
  input pop0;
  input ap_clk;
  input \sect_len_buf_reg[3] ;
  input \sect_len_buf_reg[3]_0 ;
  input fifo_wreq_valid_buf_reg;
  input ap_rst_n;
  input [19:0]Q;
  input [18:0]sect_cnt0;
  input [8:0]\could_multi_bursts.last_sect_buf_reg ;
  input fifo_wreq_valid_buf_reg_0;
  input [0:0]fifo_wreq_valid_buf_reg_1;
  input p_43_in;
  input [0:0]E;
  input [0:0]full_n_reg_0;
  input \sect_len_buf_reg[3]_1 ;
  input [7:0]\could_multi_bursts.last_sect_buf_reg_0 ;
  input push;
  input [62:0]\q_reg[63]_1 ;

  wire [19:0]D;
  wire [0:0]E;
  wire [19:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \align_len[31]_i_10_n_7 ;
  wire \align_len[31]_i_4_n_7 ;
  wire \align_len[31]_i_5_n_7 ;
  wire \align_len[31]_i_6_n_7 ;
  wire \align_len[31]_i_7_n_7 ;
  wire \align_len[31]_i_8_n_7 ;
  wire \align_len[31]_i_9_n_7 ;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [8:0]\could_multi_bursts.last_sect_buf_reg ;
  wire [7:0]\could_multi_bursts.last_sect_buf_reg_0 ;
  wire \could_multi_bursts.sect_handling040_out ;
  wire data_vld_i_1__0_n_7;
  wire data_vld_reg_n_7;
  wire [63:62]fifo_wreq_data;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire fifo_wreq_valid_buf_reg_0;
  wire [0:0]fifo_wreq_valid_buf_reg_1;
  wire full_n_i_1__2_n_7;
  wire full_n_i_2_n_7;
  wire [0:0]full_n_reg_0;
  wire \mem_reg[4][0]_srl5_n_7 ;
  wire \mem_reg[4][10]_srl5_n_7 ;
  wire \mem_reg[4][11]_srl5_n_7 ;
  wire \mem_reg[4][12]_srl5_n_7 ;
  wire \mem_reg[4][13]_srl5_n_7 ;
  wire \mem_reg[4][14]_srl5_n_7 ;
  wire \mem_reg[4][15]_srl5_n_7 ;
  wire \mem_reg[4][16]_srl5_n_7 ;
  wire \mem_reg[4][17]_srl5_n_7 ;
  wire \mem_reg[4][18]_srl5_n_7 ;
  wire \mem_reg[4][19]_srl5_n_7 ;
  wire \mem_reg[4][1]_srl5_n_7 ;
  wire \mem_reg[4][20]_srl5_n_7 ;
  wire \mem_reg[4][21]_srl5_n_7 ;
  wire \mem_reg[4][22]_srl5_n_7 ;
  wire \mem_reg[4][23]_srl5_n_7 ;
  wire \mem_reg[4][24]_srl5_n_7 ;
  wire \mem_reg[4][25]_srl5_n_7 ;
  wire \mem_reg[4][26]_srl5_n_7 ;
  wire \mem_reg[4][27]_srl5_n_7 ;
  wire \mem_reg[4][28]_srl5_n_7 ;
  wire \mem_reg[4][29]_srl5_n_7 ;
  wire \mem_reg[4][2]_srl5_n_7 ;
  wire \mem_reg[4][30]_srl5_n_7 ;
  wire \mem_reg[4][32]_srl5_n_7 ;
  wire \mem_reg[4][33]_srl5_n_7 ;
  wire \mem_reg[4][34]_srl5_n_7 ;
  wire \mem_reg[4][35]_srl5_n_7 ;
  wire \mem_reg[4][36]_srl5_n_7 ;
  wire \mem_reg[4][37]_srl5_n_7 ;
  wire \mem_reg[4][38]_srl5_n_7 ;
  wire \mem_reg[4][39]_srl5_n_7 ;
  wire \mem_reg[4][3]_srl5_n_7 ;
  wire \mem_reg[4][40]_srl5_n_7 ;
  wire \mem_reg[4][41]_srl5_n_7 ;
  wire \mem_reg[4][42]_srl5_n_7 ;
  wire \mem_reg[4][43]_srl5_n_7 ;
  wire \mem_reg[4][44]_srl5_n_7 ;
  wire \mem_reg[4][45]_srl5_n_7 ;
  wire \mem_reg[4][46]_srl5_n_7 ;
  wire \mem_reg[4][47]_srl5_n_7 ;
  wire \mem_reg[4][48]_srl5_n_7 ;
  wire \mem_reg[4][49]_srl5_n_7 ;
  wire \mem_reg[4][4]_srl5_n_7 ;
  wire \mem_reg[4][50]_srl5_n_7 ;
  wire \mem_reg[4][51]_srl5_n_7 ;
  wire \mem_reg[4][52]_srl5_n_7 ;
  wire \mem_reg[4][53]_srl5_n_7 ;
  wire \mem_reg[4][54]_srl5_n_7 ;
  wire \mem_reg[4][55]_srl5_n_7 ;
  wire \mem_reg[4][56]_srl5_n_7 ;
  wire \mem_reg[4][57]_srl5_n_7 ;
  wire \mem_reg[4][58]_srl5_n_7 ;
  wire \mem_reg[4][59]_srl5_n_7 ;
  wire \mem_reg[4][5]_srl5_n_7 ;
  wire \mem_reg[4][60]_srl5_n_7 ;
  wire \mem_reg[4][61]_srl5_n_7 ;
  wire \mem_reg[4][62]_srl5_n_7 ;
  wire \mem_reg[4][63]_srl5_n_7 ;
  wire \mem_reg[4][6]_srl5_n_7 ;
  wire \mem_reg[4][7]_srl5_n_7 ;
  wire \mem_reg[4][8]_srl5_n_7 ;
  wire \mem_reg[4][9]_srl5_n_7 ;
  wire next_wreq;
  wire p_43_in;
  wire pop0;
  wire \pout[0]_i_1_n_7 ;
  wire \pout[1]_i_1_n_7 ;
  wire \pout[2]_i_1_n_7 ;
  wire \pout[2]_i_2_n_7 ;
  wire \pout_reg_n_7_[0] ;
  wire \pout_reg_n_7_[1] ;
  wire \pout_reg_n_7_[2] ;
  wire push;
  wire [2:0]\q_reg[34]_0 ;
  wire [3:0]\q_reg[38]_0 ;
  wire [3:0]\q_reg[42]_0 ;
  wire [3:0]\q_reg[46]_0 ;
  wire [3:0]\q_reg[50]_0 ;
  wire [3:0]\q_reg[54]_0 ;
  wire [3:0]\q_reg[58]_0 ;
  wire [60:0]\q_reg[61]_0 ;
  wire \q_reg[63]_0 ;
  wire [62:0]\q_reg[63]_1 ;
  wire rs2f_wreq_ack;
  wire [18:0]sect_cnt0;
  wire [2:0]\sect_cnt_reg[18] ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg[3]_1 ;
  wire wreq_handling_reg;
  wire [0:0]wreq_handling_reg_0;
  wire zero_len_event;

  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hFD55)) 
    \align_len[31]_i_1 
       (.I0(ap_rst_n),
        .I1(fifo_wreq_data[63]),
        .I2(zero_len_event),
        .I3(E),
        .O(ap_rst_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \align_len[31]_i_10 
       (.I0(\q_reg[61]_0 [59]),
        .I1(\q_reg[61]_0 [60]),
        .I2(fifo_wreq_data[63]),
        .I3(fifo_wreq_data[62]),
        .O(\align_len[31]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \align_len[31]_i_3 
       (.I0(\align_len[31]_i_4_n_7 ),
        .I1(\align_len[31]_i_5_n_7 ),
        .I2(\q_reg[61]_0 [31]),
        .I3(\q_reg[61]_0 [32]),
        .I4(\q_reg[61]_0 [33]),
        .I5(\align_len[31]_i_6_n_7 ),
        .O(zero_len_event));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \align_len[31]_i_4 
       (.I0(\q_reg[61]_0 [42]),
        .I1(\q_reg[61]_0 [43]),
        .I2(\q_reg[61]_0 [44]),
        .I3(\q_reg[61]_0 [45]),
        .I4(\q_reg[61]_0 [46]),
        .I5(fifo_wreq_valid),
        .O(\align_len[31]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \align_len[31]_i_5 
       (.I0(\q_reg[61]_0 [34]),
        .I1(\q_reg[61]_0 [35]),
        .I2(\q_reg[61]_0 [36]),
        .I3(\q_reg[61]_0 [37]),
        .I4(\align_len[31]_i_7_n_7 ),
        .O(\align_len[31]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \align_len[31]_i_6 
       (.I0(\align_len[31]_i_8_n_7 ),
        .I1(\q_reg[61]_0 [47]),
        .I2(\q_reg[61]_0 [48]),
        .I3(\q_reg[61]_0 [49]),
        .I4(\q_reg[61]_0 [50]),
        .I5(\align_len[31]_i_9_n_7 ),
        .O(\align_len[31]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \align_len[31]_i_7 
       (.I0(\q_reg[61]_0 [41]),
        .I1(\q_reg[61]_0 [40]),
        .I2(\q_reg[61]_0 [39]),
        .I3(\q_reg[61]_0 [38]),
        .O(\align_len[31]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \align_len[31]_i_8 
       (.I0(\q_reg[61]_0 [51]),
        .I1(\q_reg[61]_0 [52]),
        .I2(\q_reg[61]_0 [53]),
        .I3(\q_reg[61]_0 [54]),
        .O(\align_len[31]_i_8_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \align_len[31]_i_9 
       (.I0(\q_reg[61]_0 [58]),
        .I1(\q_reg[61]_0 [57]),
        .I2(\q_reg[61]_0 [56]),
        .I3(\q_reg[61]_0 [55]),
        .I4(\align_len[31]_i_10_n_7 ),
        .O(\align_len[31]_i_9_n_7 ));
  LUT6 #(
    .INIT(64'hFEFF0000FFFFFFFF)) 
    data_vld_i_1__0
       (.I0(\pout_reg_n_7_[0] ),
        .I1(\pout_reg_n_7_[2] ),
        .I2(\pout_reg_n_7_[1] ),
        .I3(pop0),
        .I4(data_vld_reg_n_7),
        .I5(\pout[2]_i_2_n_7 ),
        .O(data_vld_i_1__0_n_7));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_7),
        .Q(data_vld_reg_n_7),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_7),
        .Q(fifo_wreq_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    fifo_wreq_valid_buf_i_1
       (.I0(fifo_wreq_valid_buf_reg_0),
        .I1(fifo_wreq_valid),
        .I2(fifo_wreq_valid_buf_reg_1),
        .I3(p_43_in),
        .I4(fifo_wreq_valid_buf_reg),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hF777F7F7F555F5F5)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_i_2_n_7),
        .I2(data_vld_reg_n_7),
        .I3(next_wreq),
        .I4(fifo_wreq_valid),
        .I5(rs2f_wreq_ack),
        .O(full_n_i_1__2_n_7));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2
       (.I0(data_vld_reg_n_7),
        .I1(\pout_reg_n_7_[2] ),
        .I2(\pout_reg_n_7_[0] ),
        .I3(\pout_reg_n_7_[1] ),
        .I4(full_n_reg_0),
        .I5(rs2f_wreq_ack),
        .O(full_n_i_2_n_7));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_7),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(\q_reg[61]_0 [37]),
        .O(\q_reg[38]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2
       (.I0(\q_reg[61]_0 [36]),
        .O(\q_reg[38]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3
       (.I0(\q_reg[61]_0 [35]),
        .O(\q_reg[38]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4
       (.I0(\q_reg[61]_0 [34]),
        .O(\q_reg[38]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1
       (.I0(\q_reg[61]_0 [41]),
        .O(\q_reg[42]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2
       (.I0(\q_reg[61]_0 [40]),
        .O(\q_reg[42]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3
       (.I0(\q_reg[61]_0 [39]),
        .O(\q_reg[42]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4
       (.I0(\q_reg[61]_0 [38]),
        .O(\q_reg[42]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1
       (.I0(\q_reg[61]_0 [45]),
        .O(\q_reg[46]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2
       (.I0(\q_reg[61]_0 [44]),
        .O(\q_reg[46]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3
       (.I0(\q_reg[61]_0 [43]),
        .O(\q_reg[46]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4
       (.I0(\q_reg[61]_0 [42]),
        .O(\q_reg[46]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1
       (.I0(\q_reg[61]_0 [49]),
        .O(\q_reg[50]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2
       (.I0(\q_reg[61]_0 [48]),
        .O(\q_reg[50]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3
       (.I0(\q_reg[61]_0 [47]),
        .O(\q_reg[50]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4
       (.I0(\q_reg[61]_0 [46]),
        .O(\q_reg[50]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1
       (.I0(\q_reg[61]_0 [53]),
        .O(\q_reg[54]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2
       (.I0(\q_reg[61]_0 [52]),
        .O(\q_reg[54]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3
       (.I0(\q_reg[61]_0 [51]),
        .O(\q_reg[54]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4
       (.I0(\q_reg[61]_0 [50]),
        .O(\q_reg[54]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1
       (.I0(\q_reg[61]_0 [57]),
        .O(\q_reg[58]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2
       (.I0(\q_reg[61]_0 [56]),
        .O(\q_reg[58]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3
       (.I0(\q_reg[61]_0 [55]),
        .O(\q_reg[58]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4
       (.I0(\q_reg[61]_0 [54]),
        .O(\q_reg[58]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1
       (.I0(fifo_wreq_data[62]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2
       (.I0(\q_reg[61]_0 [60]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3
       (.I0(\q_reg[61]_0 [59]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_4
       (.I0(\q_reg[61]_0 [58]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(\q_reg[61]_0 [33]),
        .O(\q_reg[34]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(\q_reg[61]_0 [32]),
        .O(\q_reg[34]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3
       (.I0(\q_reg[61]_0 [31]),
        .O(\q_reg[34]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    invalid_len_event_i_1
       (.I0(fifo_wreq_data[63]),
        .I1(fifo_wreq_valid),
        .I2(zero_len_event),
        .O(\q_reg[63]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(\could_multi_bursts.last_sect_buf_reg [7]),
        .I1(\could_multi_bursts.last_sect_buf_reg_0 [6]),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 [7]),
        .I3(\could_multi_bursts.last_sect_buf_reg [8]),
        .O(\sect_cnt_reg[18] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\could_multi_bursts.last_sect_buf_reg [4]),
        .I1(\could_multi_bursts.last_sect_buf_reg_0 [3]),
        .I2(\could_multi_bursts.last_sect_buf_reg [5]),
        .I3(\could_multi_bursts.last_sect_buf_reg_0 [4]),
        .I4(\could_multi_bursts.last_sect_buf_reg_0 [5]),
        .I5(\could_multi_bursts.last_sect_buf_reg [6]),
        .O(\sect_cnt_reg[18] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\could_multi_bursts.last_sect_buf_reg [1]),
        .I1(\could_multi_bursts.last_sect_buf_reg_0 [0]),
        .I2(\could_multi_bursts.last_sect_buf_reg [2]),
        .I3(\could_multi_bursts.last_sect_buf_reg_0 [1]),
        .I4(\could_multi_bursts.last_sect_buf_reg_0 [2]),
        .I5(\could_multi_bursts.last_sect_buf_reg [3]),
        .O(\sect_cnt_reg[18] [0]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [0]),
        .Q(\mem_reg[4][0]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [10]),
        .Q(\mem_reg[4][10]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [11]),
        .Q(\mem_reg[4][11]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [12]),
        .Q(\mem_reg[4][12]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [13]),
        .Q(\mem_reg[4][13]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [14]),
        .Q(\mem_reg[4][14]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [15]),
        .Q(\mem_reg[4][15]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [16]),
        .Q(\mem_reg[4][16]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [17]),
        .Q(\mem_reg[4][17]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [18]),
        .Q(\mem_reg[4][18]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [19]),
        .Q(\mem_reg[4][19]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [1]),
        .Q(\mem_reg[4][1]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [20]),
        .Q(\mem_reg[4][20]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [21]),
        .Q(\mem_reg[4][21]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [22]),
        .Q(\mem_reg[4][22]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [23]),
        .Q(\mem_reg[4][23]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [24]),
        .Q(\mem_reg[4][24]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [25]),
        .Q(\mem_reg[4][25]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [26]),
        .Q(\mem_reg[4][26]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [27]),
        .Q(\mem_reg[4][27]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [28]),
        .Q(\mem_reg[4][28]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [29]),
        .Q(\mem_reg[4][29]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [2]),
        .Q(\mem_reg[4][2]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [30]),
        .Q(\mem_reg[4][30]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [31]),
        .Q(\mem_reg[4][32]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [32]),
        .Q(\mem_reg[4][33]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [33]),
        .Q(\mem_reg[4][34]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [34]),
        .Q(\mem_reg[4][35]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [35]),
        .Q(\mem_reg[4][36]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [36]),
        .Q(\mem_reg[4][37]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [37]),
        .Q(\mem_reg[4][38]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [38]),
        .Q(\mem_reg[4][39]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [3]),
        .Q(\mem_reg[4][3]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [39]),
        .Q(\mem_reg[4][40]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [40]),
        .Q(\mem_reg[4][41]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [41]),
        .Q(\mem_reg[4][42]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [42]),
        .Q(\mem_reg[4][43]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [43]),
        .Q(\mem_reg[4][44]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [44]),
        .Q(\mem_reg[4][45]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [45]),
        .Q(\mem_reg[4][46]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [46]),
        .Q(\mem_reg[4][47]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [47]),
        .Q(\mem_reg[4][48]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [48]),
        .Q(\mem_reg[4][49]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [4]),
        .Q(\mem_reg[4][4]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [49]),
        .Q(\mem_reg[4][50]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [50]),
        .Q(\mem_reg[4][51]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [51]),
        .Q(\mem_reg[4][52]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [52]),
        .Q(\mem_reg[4][53]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [53]),
        .Q(\mem_reg[4][54]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [54]),
        .Q(\mem_reg[4][55]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [55]),
        .Q(\mem_reg[4][56]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [56]),
        .Q(\mem_reg[4][57]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [57]),
        .Q(\mem_reg[4][58]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [58]),
        .Q(\mem_reg[4][59]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [5]),
        .Q(\mem_reg[4][5]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [59]),
        .Q(\mem_reg[4][60]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [60]),
        .Q(\mem_reg[4][61]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][62]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][62]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [61]),
        .Q(\mem_reg[4][62]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][63]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][63]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [62]),
        .Q(\mem_reg[4][63]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [6]),
        .Q(\mem_reg[4][6]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [7]),
        .Q(\mem_reg[4][7]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [8]),
        .Q(\mem_reg[4][8]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [9]),
        .Q(\mem_reg[4][9]_srl5_n_7 ));
  LUT6 #(
    .INIT(64'h7B7B7B7B84848404)) 
    \pout[0]_i_1 
       (.I0(\pout[2]_i_2_n_7 ),
        .I1(data_vld_reg_n_7),
        .I2(pop0),
        .I3(\pout_reg_n_7_[2] ),
        .I4(\pout_reg_n_7_[1] ),
        .I5(\pout_reg_n_7_[0] ),
        .O(\pout[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hA4AAAAAAAA5AAAAA)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_7_[1] ),
        .I1(\pout_reg_n_7_[2] ),
        .I2(\pout_reg_n_7_[0] ),
        .I3(pop0),
        .I4(data_vld_reg_n_7),
        .I5(\pout[2]_i_2_n_7 ),
        .O(\pout[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hC8CCCCCCCC6CCCCC)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_7_[1] ),
        .I1(\pout_reg_n_7_[2] ),
        .I2(\pout_reg_n_7_[0] ),
        .I3(pop0),
        .I4(data_vld_reg_n_7),
        .I5(\pout[2]_i_2_n_7 ),
        .O(\pout[2]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h7)) 
    \pout[2]_i_2 
       (.I0(rs2f_wreq_ack),
        .I1(full_n_reg_0),
        .O(\pout[2]_i_2_n_7 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_7 ),
        .Q(\pout_reg_n_7_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_7 ),
        .Q(\pout_reg_n_7_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_7 ),
        .Q(\pout_reg_n_7_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [2]),
        .R(SR));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][30]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [30]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][32]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [31]),
        .R(SR));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][33]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [32]),
        .R(SR));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][34]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [33]),
        .R(SR));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][35]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [34]),
        .R(SR));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][36]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [35]),
        .R(SR));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][37]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [36]),
        .R(SR));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][38]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [37]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][39]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [38]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][40]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [39]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][41]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [40]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][42]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [41]),
        .R(SR));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][43]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [42]),
        .R(SR));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][44]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [43]),
        .R(SR));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][45]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [44]),
        .R(SR));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][46]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [45]),
        .R(SR));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][47]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [46]),
        .R(SR));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][48]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [47]),
        .R(SR));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][49]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [48]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [4]),
        .R(SR));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][50]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [49]),
        .R(SR));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][51]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [50]),
        .R(SR));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][52]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [51]),
        .R(SR));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][53]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [52]),
        .R(SR));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][54]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [53]),
        .R(SR));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][55]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [54]),
        .R(SR));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][56]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [55]),
        .R(SR));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][57]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [56]),
        .R(SR));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][58]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [57]),
        .R(SR));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][59]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [58]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [5]),
        .R(SR));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][60]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [59]),
        .R(SR));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][61]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [60]),
        .R(SR));
  FDRE \q_reg[62] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][62]_srl5_n_7 ),
        .Q(fifo_wreq_data[62]),
        .R(SR));
  FDRE \q_reg[63] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][63]_srl5_n_7 ),
        .Q(fifo_wreq_data[63]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[0]),
        .I1(next_wreq),
        .I2(\could_multi_bursts.last_sect_buf_reg [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[10]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[11]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[12]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[13]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[14]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[15]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[16]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[17]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[18]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hFF54)) 
    \sect_cnt[19]_i_1 
       (.I0(fifo_wreq_valid_buf_reg),
        .I1(fifo_wreq_valid),
        .I2(fifo_wreq_valid_buf_reg_0),
        .I3(p_43_in),
        .O(wreq_handling_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2 
       (.I0(Q[19]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[1]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[2]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[3]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[4]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[5]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[6]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[7]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[8]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[9]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \sect_len_buf[9]_i_4 
       (.I0(\sect_len_buf_reg[3] ),
        .I1(\sect_len_buf_reg[3]_0 ),
        .I2(fifo_wreq_valid_buf_reg),
        .O(wreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_len_buf[9]_i_5 
       (.I0(fifo_wreq_valid_buf_reg),
        .I1(\sect_len_buf_reg[3]_1 ),
        .O(\could_multi_bursts.sect_handling040_out ));
endmodule

(* ORIG_REF_NAME = "loss_derivative_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_gmem_m_axi_fifo__parameterized0_7
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    next_rreq,
    D,
    S,
    \q_reg[61]_0 ,
    \q_reg[58]_0 ,
    \q_reg[54]_0 ,
    \q_reg[50]_0 ,
    \q_reg[46]_0 ,
    \q_reg[42]_0 ,
    \q_reg[38]_0 ,
    \q_reg[34]_0 ,
    \sect_cnt_reg[18] ,
    invalid_len_event0,
    E,
    SR,
    ap_clk,
    ap_rst_n,
    Q,
    sect_cnt0,
    last_sect_carry__0,
    fifo_rreq_valid_buf_reg,
    p_21_in,
    fifo_rreq_valid_buf_reg_0,
    fifo_rreq_valid_buf_reg_1,
    full_n_reg_0,
    last_sect_carry__0_0,
    push,
    \q_reg[63]_0 );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output next_rreq;
  output [19:0]D;
  output [3:0]S;
  output [60:0]\q_reg[61]_0 ;
  output [3:0]\q_reg[58]_0 ;
  output [3:0]\q_reg[54]_0 ;
  output [3:0]\q_reg[50]_0 ;
  output [3:0]\q_reg[46]_0 ;
  output [3:0]\q_reg[42]_0 ;
  output [3:0]\q_reg[38]_0 ;
  output [2:0]\q_reg[34]_0 ;
  output [2:0]\sect_cnt_reg[18] ;
  output invalid_len_event0;
  output [0:0]E;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [19:0]Q;
  input [18:0]sect_cnt0;
  input [8:0]last_sect_carry__0;
  input fifo_rreq_valid_buf_reg;
  input p_21_in;
  input [0:0]fifo_rreq_valid_buf_reg_0;
  input fifo_rreq_valid_buf_reg_1;
  input [0:0]full_n_reg_0;
  input [7:0]last_sect_carry__0_0;
  input push;
  input [62:0]\q_reg[63]_0 ;

  wire [19:0]D;
  wire [0:0]E;
  wire [19:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire data_vld_i_1__4_n_7;
  wire data_vld_reg_n_7;
  wire [63:62]fifo_rreq_data;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire [0:0]fifo_rreq_valid_buf_reg_0;
  wire fifo_rreq_valid_buf_reg_1;
  wire full_n_i_1__7_n_7;
  wire full_n_i_2__3_n_7;
  wire [0:0]full_n_reg_0;
  wire invalid_len_event0;
  wire invalid_len_event_i_2_n_7;
  wire invalid_len_event_i_3_n_7;
  wire invalid_len_event_i_4_n_7;
  wire invalid_len_event_i_5_n_7;
  wire invalid_len_event_i_6_n_7;
  wire invalid_len_event_i_7_n_7;
  wire invalid_len_event_i_8_n_7;
  wire invalid_len_event_i_9_n_7;
  wire [8:0]last_sect_carry__0;
  wire [7:0]last_sect_carry__0_0;
  wire \mem_reg[4][0]_srl5_n_7 ;
  wire \mem_reg[4][10]_srl5_n_7 ;
  wire \mem_reg[4][11]_srl5_n_7 ;
  wire \mem_reg[4][12]_srl5_n_7 ;
  wire \mem_reg[4][13]_srl5_n_7 ;
  wire \mem_reg[4][14]_srl5_n_7 ;
  wire \mem_reg[4][15]_srl5_n_7 ;
  wire \mem_reg[4][16]_srl5_n_7 ;
  wire \mem_reg[4][17]_srl5_n_7 ;
  wire \mem_reg[4][18]_srl5_n_7 ;
  wire \mem_reg[4][19]_srl5_n_7 ;
  wire \mem_reg[4][1]_srl5_n_7 ;
  wire \mem_reg[4][20]_srl5_n_7 ;
  wire \mem_reg[4][21]_srl5_n_7 ;
  wire \mem_reg[4][22]_srl5_n_7 ;
  wire \mem_reg[4][23]_srl5_n_7 ;
  wire \mem_reg[4][24]_srl5_n_7 ;
  wire \mem_reg[4][25]_srl5_n_7 ;
  wire \mem_reg[4][26]_srl5_n_7 ;
  wire \mem_reg[4][27]_srl5_n_7 ;
  wire \mem_reg[4][28]_srl5_n_7 ;
  wire \mem_reg[4][29]_srl5_n_7 ;
  wire \mem_reg[4][2]_srl5_n_7 ;
  wire \mem_reg[4][30]_srl5_n_7 ;
  wire \mem_reg[4][32]_srl5_n_7 ;
  wire \mem_reg[4][33]_srl5_n_7 ;
  wire \mem_reg[4][34]_srl5_n_7 ;
  wire \mem_reg[4][35]_srl5_n_7 ;
  wire \mem_reg[4][36]_srl5_n_7 ;
  wire \mem_reg[4][37]_srl5_n_7 ;
  wire \mem_reg[4][38]_srl5_n_7 ;
  wire \mem_reg[4][39]_srl5_n_7 ;
  wire \mem_reg[4][3]_srl5_n_7 ;
  wire \mem_reg[4][40]_srl5_n_7 ;
  wire \mem_reg[4][41]_srl5_n_7 ;
  wire \mem_reg[4][42]_srl5_n_7 ;
  wire \mem_reg[4][43]_srl5_n_7 ;
  wire \mem_reg[4][44]_srl5_n_7 ;
  wire \mem_reg[4][45]_srl5_n_7 ;
  wire \mem_reg[4][46]_srl5_n_7 ;
  wire \mem_reg[4][47]_srl5_n_7 ;
  wire \mem_reg[4][48]_srl5_n_7 ;
  wire \mem_reg[4][49]_srl5_n_7 ;
  wire \mem_reg[4][4]_srl5_n_7 ;
  wire \mem_reg[4][50]_srl5_n_7 ;
  wire \mem_reg[4][51]_srl5_n_7 ;
  wire \mem_reg[4][52]_srl5_n_7 ;
  wire \mem_reg[4][53]_srl5_n_7 ;
  wire \mem_reg[4][54]_srl5_n_7 ;
  wire \mem_reg[4][55]_srl5_n_7 ;
  wire \mem_reg[4][56]_srl5_n_7 ;
  wire \mem_reg[4][57]_srl5_n_7 ;
  wire \mem_reg[4][58]_srl5_n_7 ;
  wire \mem_reg[4][59]_srl5_n_7 ;
  wire \mem_reg[4][5]_srl5_n_7 ;
  wire \mem_reg[4][60]_srl5_n_7 ;
  wire \mem_reg[4][61]_srl5_n_7 ;
  wire \mem_reg[4][62]_srl5_n_7 ;
  wire \mem_reg[4][63]_srl5_n_7 ;
  wire \mem_reg[4][6]_srl5_n_7 ;
  wire \mem_reg[4][7]_srl5_n_7 ;
  wire \mem_reg[4][8]_srl5_n_7 ;
  wire \mem_reg[4][9]_srl5_n_7 ;
  wire next_rreq;
  wire p_21_in;
  wire pop0;
  wire \pout[0]_i_1_n_7 ;
  wire \pout[1]_i_1_n_7 ;
  wire \pout[2]_i_1_n_7 ;
  wire \pout[2]_i_2__2_n_7 ;
  wire \pout_reg_n_7_[0] ;
  wire \pout_reg_n_7_[1] ;
  wire \pout_reg_n_7_[2] ;
  wire push;
  wire [2:0]\q_reg[34]_0 ;
  wire [3:0]\q_reg[38]_0 ;
  wire [3:0]\q_reg[42]_0 ;
  wire [3:0]\q_reg[46]_0 ;
  wire [3:0]\q_reg[50]_0 ;
  wire [3:0]\q_reg[54]_0 ;
  wire [3:0]\q_reg[58]_0 ;
  wire [60:0]\q_reg[61]_0 ;
  wire [62:0]\q_reg[63]_0 ;
  wire rs2f_rreq_ack;
  wire [18:0]sect_cnt0;
  wire [2:0]\sect_cnt_reg[18] ;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_1
       (.I0(\q_reg[61]_0 [37]),
        .O(\q_reg[38]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_2
       (.I0(\q_reg[61]_0 [36]),
        .O(\q_reg[38]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_3
       (.I0(\q_reg[61]_0 [35]),
        .O(\q_reg[38]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_4
       (.I0(\q_reg[61]_0 [34]),
        .O(\q_reg[38]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_1
       (.I0(\q_reg[61]_0 [41]),
        .O(\q_reg[42]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_2
       (.I0(\q_reg[61]_0 [40]),
        .O(\q_reg[42]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_3
       (.I0(\q_reg[61]_0 [39]),
        .O(\q_reg[42]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_4
       (.I0(\q_reg[61]_0 [38]),
        .O(\q_reg[42]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_1
       (.I0(\q_reg[61]_0 [45]),
        .O(\q_reg[46]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_2
       (.I0(\q_reg[61]_0 [44]),
        .O(\q_reg[46]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_3
       (.I0(\q_reg[61]_0 [43]),
        .O(\q_reg[46]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_4
       (.I0(\q_reg[61]_0 [42]),
        .O(\q_reg[46]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_1
       (.I0(\q_reg[61]_0 [49]),
        .O(\q_reg[50]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_2
       (.I0(\q_reg[61]_0 [48]),
        .O(\q_reg[50]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_3
       (.I0(\q_reg[61]_0 [47]),
        .O(\q_reg[50]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_4
       (.I0(\q_reg[61]_0 [46]),
        .O(\q_reg[50]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_1
       (.I0(\q_reg[61]_0 [53]),
        .O(\q_reg[54]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_2
       (.I0(\q_reg[61]_0 [52]),
        .O(\q_reg[54]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_3
       (.I0(\q_reg[61]_0 [51]),
        .O(\q_reg[54]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_4
       (.I0(\q_reg[61]_0 [50]),
        .O(\q_reg[54]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_1
       (.I0(\q_reg[61]_0 [57]),
        .O(\q_reg[58]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_2
       (.I0(\q_reg[61]_0 [56]),
        .O(\q_reg[58]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_3
       (.I0(\q_reg[61]_0 [55]),
        .O(\q_reg[58]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_4
       (.I0(\q_reg[61]_0 [54]),
        .O(\q_reg[58]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__6_i_1
       (.I0(fifo_rreq_data[62]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__6_i_2
       (.I0(\q_reg[61]_0 [60]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__6_i_3
       (.I0(\q_reg[61]_0 [59]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__6_i_4
       (.I0(\q_reg[61]_0 [58]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1
       (.I0(\q_reg[61]_0 [33]),
        .O(\q_reg[34]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_2
       (.I0(\q_reg[61]_0 [32]),
        .O(\q_reg[34]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_3
       (.I0(\q_reg[61]_0 [31]),
        .O(\q_reg[34]_0 [0]));
  LUT6 #(
    .INIT(64'hFEFF0000FFFFFFFF)) 
    data_vld_i_1__4
       (.I0(\pout_reg_n_7_[0] ),
        .I1(\pout_reg_n_7_[2] ),
        .I2(\pout_reg_n_7_[1] ),
        .I3(pop0),
        .I4(data_vld_reg_n_7),
        .I5(\pout[2]_i_2__2_n_7 ),
        .O(data_vld_i_1__4_n_7));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_7),
        .Q(data_vld_reg_n_7),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_1__1
       (.I0(next_rreq),
        .I1(fifo_rreq_valid),
        .O(pop0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_7),
        .Q(fifo_rreq_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    fifo_rreq_valid_buf_i_1
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(p_21_in),
        .I3(fifo_rreq_valid_buf_reg_0),
        .I4(fifo_rreq_valid_buf_reg_1),
        .O(next_rreq));
  LUT6 #(
    .INIT(64'hF777F7F7F555F5F5)) 
    full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(full_n_i_2__3_n_7),
        .I2(data_vld_reg_n_7),
        .I3(next_rreq),
        .I4(fifo_rreq_valid),
        .I5(rs2f_rreq_ack),
        .O(full_n_i_1__7_n_7));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__3
       (.I0(data_vld_reg_n_7),
        .I1(\pout_reg_n_7_[2] ),
        .I2(\pout_reg_n_7_[0] ),
        .I3(\pout_reg_n_7_[1] ),
        .I4(full_n_reg_0),
        .I5(rs2f_rreq_ack),
        .O(full_n_i_2__3_n_7));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_7),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h888F8888)) 
    invalid_len_event_i_1__0
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_data[63]),
        .I2(invalid_len_event_i_2_n_7),
        .I3(invalid_len_event_i_3_n_7),
        .I4(invalid_len_event_i_4_n_7),
        .O(invalid_len_event0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    invalid_len_event_i_2
       (.I0(\q_reg[61]_0 [50]),
        .I1(\q_reg[61]_0 [49]),
        .I2(\q_reg[61]_0 [48]),
        .I3(\q_reg[61]_0 [47]),
        .I4(invalid_len_event_i_5_n_7),
        .O(invalid_len_event_i_2_n_7));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    invalid_len_event_i_3
       (.I0(\q_reg[61]_0 [58]),
        .I1(\q_reg[61]_0 [57]),
        .I2(\q_reg[61]_0 [56]),
        .I3(\q_reg[61]_0 [55]),
        .I4(invalid_len_event_i_6_n_7),
        .O(invalid_len_event_i_3_n_7));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    invalid_len_event_i_4
       (.I0(\q_reg[61]_0 [33]),
        .I1(\q_reg[61]_0 [32]),
        .I2(\q_reg[61]_0 [31]),
        .I3(invalid_len_event_i_7_n_7),
        .I4(invalid_len_event_i_8_n_7),
        .I5(invalid_len_event_i_9_n_7),
        .O(invalid_len_event_i_4_n_7));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_5
       (.I0(\q_reg[61]_0 [51]),
        .I1(\q_reg[61]_0 [52]),
        .I2(\q_reg[61]_0 [53]),
        .I3(\q_reg[61]_0 [54]),
        .O(invalid_len_event_i_5_n_7));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_6
       (.I0(\q_reg[61]_0 [59]),
        .I1(\q_reg[61]_0 [60]),
        .I2(fifo_rreq_data[63]),
        .I3(fifo_rreq_data[62]),
        .O(invalid_len_event_i_6_n_7));
  LUT4 #(
    .INIT(16'h0001)) 
    invalid_len_event_i_7
       (.I0(\q_reg[61]_0 [37]),
        .I1(\q_reg[61]_0 [36]),
        .I2(\q_reg[61]_0 [35]),
        .I3(\q_reg[61]_0 [34]),
        .O(invalid_len_event_i_7_n_7));
  LUT4 #(
    .INIT(16'h0001)) 
    invalid_len_event_i_8
       (.I0(\q_reg[61]_0 [41]),
        .I1(\q_reg[61]_0 [40]),
        .I2(\q_reg[61]_0 [39]),
        .I3(\q_reg[61]_0 [38]),
        .O(invalid_len_event_i_8_n_7));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    invalid_len_event_i_9
       (.I0(\q_reg[61]_0 [42]),
        .I1(\q_reg[61]_0 [43]),
        .I2(\q_reg[61]_0 [44]),
        .I3(\q_reg[61]_0 [45]),
        .I4(\q_reg[61]_0 [46]),
        .I5(fifo_rreq_valid),
        .O(invalid_len_event_i_9_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__0
       (.I0(last_sect_carry__0[7]),
        .I1(last_sect_carry__0_0[6]),
        .I2(last_sect_carry__0_0[7]),
        .I3(last_sect_carry__0[8]),
        .O(\sect_cnt_reg[18] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(last_sect_carry__0[4]),
        .I1(last_sect_carry__0_0[3]),
        .I2(last_sect_carry__0[5]),
        .I3(last_sect_carry__0_0[4]),
        .I4(last_sect_carry__0_0[5]),
        .I5(last_sect_carry__0[6]),
        .O(\sect_cnt_reg[18] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(last_sect_carry__0[1]),
        .I1(last_sect_carry__0_0[0]),
        .I2(last_sect_carry__0[2]),
        .I3(last_sect_carry__0_0[1]),
        .I4(last_sect_carry__0_0[2]),
        .I5(last_sect_carry__0[3]),
        .O(\sect_cnt_reg[18] [0]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [0]),
        .Q(\mem_reg[4][0]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [10]),
        .Q(\mem_reg[4][10]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [11]),
        .Q(\mem_reg[4][11]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [12]),
        .Q(\mem_reg[4][12]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [13]),
        .Q(\mem_reg[4][13]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [14]),
        .Q(\mem_reg[4][14]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [15]),
        .Q(\mem_reg[4][15]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [16]),
        .Q(\mem_reg[4][16]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [17]),
        .Q(\mem_reg[4][17]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [18]),
        .Q(\mem_reg[4][18]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [19]),
        .Q(\mem_reg[4][19]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [1]),
        .Q(\mem_reg[4][1]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [20]),
        .Q(\mem_reg[4][20]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [21]),
        .Q(\mem_reg[4][21]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [22]),
        .Q(\mem_reg[4][22]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [23]),
        .Q(\mem_reg[4][23]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [24]),
        .Q(\mem_reg[4][24]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [25]),
        .Q(\mem_reg[4][25]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [26]),
        .Q(\mem_reg[4][26]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [27]),
        .Q(\mem_reg[4][27]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [28]),
        .Q(\mem_reg[4][28]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [29]),
        .Q(\mem_reg[4][29]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [2]),
        .Q(\mem_reg[4][2]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [30]),
        .Q(\mem_reg[4][30]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [31]),
        .Q(\mem_reg[4][32]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [32]),
        .Q(\mem_reg[4][33]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [33]),
        .Q(\mem_reg[4][34]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [34]),
        .Q(\mem_reg[4][35]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [35]),
        .Q(\mem_reg[4][36]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [36]),
        .Q(\mem_reg[4][37]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [37]),
        .Q(\mem_reg[4][38]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [38]),
        .Q(\mem_reg[4][39]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [3]),
        .Q(\mem_reg[4][3]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [39]),
        .Q(\mem_reg[4][40]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [40]),
        .Q(\mem_reg[4][41]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [41]),
        .Q(\mem_reg[4][42]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [42]),
        .Q(\mem_reg[4][43]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [43]),
        .Q(\mem_reg[4][44]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [44]),
        .Q(\mem_reg[4][45]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [45]),
        .Q(\mem_reg[4][46]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [46]),
        .Q(\mem_reg[4][47]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [47]),
        .Q(\mem_reg[4][48]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [48]),
        .Q(\mem_reg[4][49]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [4]),
        .Q(\mem_reg[4][4]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [49]),
        .Q(\mem_reg[4][50]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [50]),
        .Q(\mem_reg[4][51]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [51]),
        .Q(\mem_reg[4][52]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [52]),
        .Q(\mem_reg[4][53]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [53]),
        .Q(\mem_reg[4][54]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [54]),
        .Q(\mem_reg[4][55]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [55]),
        .Q(\mem_reg[4][56]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [56]),
        .Q(\mem_reg[4][57]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [57]),
        .Q(\mem_reg[4][58]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [58]),
        .Q(\mem_reg[4][59]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [5]),
        .Q(\mem_reg[4][5]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [59]),
        .Q(\mem_reg[4][60]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [60]),
        .Q(\mem_reg[4][61]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][62]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][62]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [61]),
        .Q(\mem_reg[4][62]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][63]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][63]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [62]),
        .Q(\mem_reg[4][63]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [6]),
        .Q(\mem_reg[4][6]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [7]),
        .Q(\mem_reg[4][7]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [8]),
        .Q(\mem_reg[4][8]_srl5_n_7 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_7_[0] ),
        .A1(\pout_reg_n_7_[1] ),
        .A2(\pout_reg_n_7_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [9]),
        .Q(\mem_reg[4][9]_srl5_n_7 ));
  LUT6 #(
    .INIT(64'h7B7B7B7B84848404)) 
    \pout[0]_i_1 
       (.I0(\pout[2]_i_2__2_n_7 ),
        .I1(data_vld_reg_n_7),
        .I2(pop0),
        .I3(\pout_reg_n_7_[2] ),
        .I4(\pout_reg_n_7_[1] ),
        .I5(\pout_reg_n_7_[0] ),
        .O(\pout[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hA4AAAAAAAA5AAAAA)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_7_[1] ),
        .I1(\pout_reg_n_7_[2] ),
        .I2(\pout_reg_n_7_[0] ),
        .I3(pop0),
        .I4(data_vld_reg_n_7),
        .I5(\pout[2]_i_2__2_n_7 ),
        .O(\pout[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hC8CCCCCCCC6CCCCC)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_7_[1] ),
        .I1(\pout_reg_n_7_[2] ),
        .I2(\pout_reg_n_7_[0] ),
        .I3(pop0),
        .I4(data_vld_reg_n_7),
        .I5(\pout[2]_i_2__2_n_7 ),
        .O(\pout[2]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h7)) 
    \pout[2]_i_2__2 
       (.I0(rs2f_rreq_ack),
        .I1(full_n_reg_0),
        .O(\pout[2]_i_2__2_n_7 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_7 ),
        .Q(\pout_reg_n_7_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_7 ),
        .Q(\pout_reg_n_7_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_7 ),
        .Q(\pout_reg_n_7_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [2]),
        .R(SR));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][30]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [30]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][32]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [31]),
        .R(SR));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][33]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [32]),
        .R(SR));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][34]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [33]),
        .R(SR));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][35]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [34]),
        .R(SR));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][36]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [35]),
        .R(SR));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][37]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [36]),
        .R(SR));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][38]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [37]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][39]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [38]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][40]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [39]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][41]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [40]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][42]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [41]),
        .R(SR));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][43]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [42]),
        .R(SR));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][44]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [43]),
        .R(SR));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][45]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [44]),
        .R(SR));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][46]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [45]),
        .R(SR));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][47]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [46]),
        .R(SR));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][48]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [47]),
        .R(SR));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][49]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [48]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [4]),
        .R(SR));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][50]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [49]),
        .R(SR));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][51]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [50]),
        .R(SR));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][52]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [51]),
        .R(SR));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][53]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [52]),
        .R(SR));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][54]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [53]),
        .R(SR));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][55]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [54]),
        .R(SR));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][56]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [55]),
        .R(SR));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][57]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [56]),
        .R(SR));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][58]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [57]),
        .R(SR));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][59]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [58]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [5]),
        .R(SR));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][60]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [59]),
        .R(SR));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][61]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [60]),
        .R(SR));
  FDRE \q_reg[62] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][62]_srl5_n_7 ),
        .Q(fifo_rreq_data[62]),
        .R(SR));
  FDRE \q_reg[63] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][63]_srl5_n_7 ),
        .Q(fifo_rreq_data[63]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_7 ),
        .Q(\q_reg[61]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[0]),
        .I1(next_rreq),
        .I2(last_sect_carry__0[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(Q[10]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(Q[11]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(Q[12]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(Q[13]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(Q[14]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(Q[15]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(Q[16]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(Q[17]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(Q[18]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFF54)) 
    \sect_cnt[19]_i_1__0 
       (.I0(fifo_rreq_valid_buf_reg_1),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(fifo_rreq_valid),
        .I3(p_21_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__0 
       (.I0(Q[19]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(Q[1]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(Q[2]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(Q[3]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(Q[4]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(Q[5]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(Q[6]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(Q[7]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(Q[8]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(Q[9]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "loss_derivative_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_gmem_m_axi_fifo__parameterized1
   (fifo_resp_ready,
    \could_multi_bursts.next_loop ,
    m_axi_gmem_AWREADY_0,
    \could_multi_bursts.sect_handling_reg ,
    next_resp0,
    push,
    ap_clk,
    SR,
    next_resp,
    m_axi_gmem_AWREADY,
    req_en__17,
    ap_rst_n,
    AWVALID_Dummy,
    in,
    \could_multi_bursts.sect_handling_reg_0 ,
    \could_multi_bursts.sect_handling_reg_1 ,
    \q_reg[1]_0 ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \could_multi_bursts.sect_handling_reg_2 ,
    fifo_burst_ready,
    next_resp_reg,
    m_axi_gmem_BVALID);
  output fifo_resp_ready;
  output \could_multi_bursts.next_loop ;
  output m_axi_gmem_AWREADY_0;
  output \could_multi_bursts.sect_handling_reg ;
  output next_resp0;
  output push;
  input ap_clk;
  input [0:0]SR;
  input next_resp;
  input m_axi_gmem_AWREADY;
  input req_en__17;
  input ap_rst_n;
  input AWVALID_Dummy;
  input [0:0]in;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input \could_multi_bursts.sect_handling_reg_1 ;
  input \q_reg[1]_0 ;
  input \could_multi_bursts.loop_cnt_reg[5] ;
  input \could_multi_bursts.sect_handling_reg_2 ;
  input fifo_burst_ready;
  input next_resp_reg;
  input m_axi_gmem_BVALID;

  wire AWVALID_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire \could_multi_bursts.sect_handling_reg_2 ;
  wire data_vld_i_1__1_n_7;
  wire data_vld_reg_n_7;
  wire empty_n_i_1__5_n_7;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__3_n_7;
  wire full_n_i_3_n_7;
  wire [0:0]in;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWREADY_0;
  wire m_axi_gmem_BVALID;
  wire \mem_reg[14][0]_srl15_n_7 ;
  wire \mem_reg[14][1]_srl15_n_7 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire next_resp_reg;
  wire p_10_in;
  wire pop0;
  wire pout17_out;
  wire \pout[0]_i_1_n_7 ;
  wire \pout[1]_i_1__0_n_7 ;
  wire \pout[2]_i_1_n_7 ;
  wire \pout[3]_i_1_n_7 ;
  wire \pout[3]_i_2_n_7 ;
  wire \pout[3]_i_3_n_7 ;
  wire [3:0]pout_reg;
  wire push;
  wire push_0;
  wire \q_reg[1]_0 ;
  wire req_en__17;

  LUT6 #(
    .INIT(64'h0000F0F070007000)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(m_axi_gmem_AWREADY),
        .I1(req_en__17),
        .I2(ap_rst_n),
        .I3(AWVALID_Dummy),
        .I4(in),
        .I5(\could_multi_bursts.next_loop ),
        .O(m_axi_gmem_AWREADY_0));
  LUT6 #(
    .INIT(64'h8080008000800080)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg[5] ),
        .I1(fifo_resp_ready),
        .I2(fifo_burst_ready),
        .I3(AWVALID_Dummy),
        .I4(m_axi_gmem_AWREADY),
        .I5(req_en__17),
        .O(\could_multi_bursts.next_loop ));
  LUT5 #(
    .INIT(32'hFFFF70F0)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_1 ),
        .I2(\could_multi_bursts.loop_cnt_reg[5] ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(\could_multi_bursts.sect_handling_reg_2 ),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'hFFFFAE00AE00AE00)) 
    data_vld_i_1__1
       (.I0(\pout[3]_i_3_n_7 ),
        .I1(need_wrsp),
        .I2(next_resp),
        .I3(data_vld_reg_n_7),
        .I4(fifo_resp_ready),
        .I5(\could_multi_bursts.next_loop ),
        .O(data_vld_i_1__1_n_7));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_7),
        .Q(data_vld_reg_n_7),
        .R(SR));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__5
       (.I0(data_vld_reg_n_7),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__5_n_7));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_7),
        .Q(need_wrsp),
        .R(SR));
  LUT5 #(
    .INIT(32'hDFDDFFDD)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(p_10_in),
        .I2(full_n_i_3_n_7),
        .I3(fifo_resp_ready),
        .I4(\could_multi_bursts.next_loop ),
        .O(full_n_i_1__3_n_7));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    full_n_i_2__0
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(data_vld_reg_n_7),
        .O(p_10_in));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    full_n_i_3
       (.I0(pout_reg[0]),
        .I1(pout_reg[3]),
        .I2(data_vld_reg_n_7),
        .I3(pout_reg[2]),
        .I4(pout_reg[1]),
        .O(full_n_i_3_n_7));
  LUT5 #(
    .INIT(32'h80808000)) 
    full_n_i_4
       (.I0(next_resp_reg),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(aw2b_bdata[0]),
        .I4(aw2b_bdata[1]),
        .O(push));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_7),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .O(push_0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_7 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_1 ),
        .I2(\q_reg[1]_0 ),
        .O(aw2b_awdata));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(next_resp_reg),
        .I4(m_axi_gmem_BVALID),
        .O(next_resp0));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hF00F7887F00FF00F)) 
    \pout[1]_i_1__0 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(fifo_resp_ready),
        .I2(pout_reg[0]),
        .I3(pout_reg[1]),
        .I4(next_resp),
        .I5(need_wrsp),
        .O(\pout[1]_i_1__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \pout[2]_i_1 
       (.I0(pout_reg[2]),
        .I1(pout17_out),
        .I2(pout_reg[1]),
        .I3(pout_reg[0]),
        .O(\pout[2]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h2A00C0002A002A00)) 
    \pout[3]_i_1 
       (.I0(\pout[3]_i_3_n_7 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(fifo_resp_ready),
        .I3(data_vld_reg_n_7),
        .I4(next_resp),
        .I5(need_wrsp),
        .O(\pout[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \pout[3]_i_2 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(pout17_out),
        .I3(pout_reg[1]),
        .I4(pout_reg[0]),
        .O(\pout[3]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pout[3]_i_3 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \pout[3]_i_4 
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(data_vld_reg_n_7),
        .I3(fifo_resp_ready),
        .I4(\could_multi_bursts.next_loop ),
        .O(pout17_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_7 ),
        .D(\pout[0]_i_1_n_7 ),
        .Q(pout_reg[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_7 ),
        .D(\pout[1]_i_1__0_n_7 ),
        .Q(pout_reg[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_7 ),
        .D(\pout[2]_i_1_n_7 ),
        .Q(pout_reg[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_7 ),
        .D(\pout[3]_i_2_n_7 ),
        .Q(pout_reg[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_7 ),
        .Q(aw2b_bdata[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_7 ),
        .Q(aw2b_bdata[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "loss_derivative_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_gmem_m_axi_fifo__parameterized1_6
   (fifo_rctl_ready,
    ap_rst_n_0,
    p_21_in,
    ap_rst_n_1,
    \could_multi_bursts.next_loop ,
    \could_multi_bursts.sect_handling_reg ,
    ap_rst_n_2,
    m_axi_gmem_ARREADY_0,
    E,
    rreq_handling_reg,
    \end_addr_buf_reg[1] ,
    ap_clk,
    SR,
    ap_rst_n,
    CO,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[3]_0 ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    rreq_handling_reg_0,
    m_axi_gmem_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    invalid_len_event_reg2,
    \pout_reg[2]_0 ,
    \pout_reg[3]_0 ,
    \bus_wide_gen.split_cnt__2 ,
    \bus_wide_gen.ready_for_data__0 ,
    \pout_reg[3]_1 ,
    fifo_burst_ready,
    \sect_end_buf_reg[1] ,
    fifo_rreq_valid,
    empty_n_reg_0,
    empty_n_reg_1,
    beat_valid,
    rreq_handling_reg_1,
    invalid_len_event,
    Q,
    \sect_end_buf_reg[1]_0 );
  output fifo_rctl_ready;
  output [0:0]ap_rst_n_0;
  output p_21_in;
  output [0:0]ap_rst_n_1;
  output \could_multi_bursts.next_loop ;
  output \could_multi_bursts.sect_handling_reg ;
  output ap_rst_n_2;
  output m_axi_gmem_ARREADY_0;
  output [0:0]E;
  output rreq_handling_reg;
  output \end_addr_buf_reg[1] ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input [0:0]CO;
  input \sect_len_buf_reg[3] ;
  input \sect_len_buf_reg[3]_0 ;
  input \could_multi_bursts.loop_cnt_reg[5] ;
  input rreq_handling_reg_0;
  input m_axi_gmem_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg ;
  input invalid_len_event_reg2;
  input \pout_reg[2]_0 ;
  input \pout_reg[3]_0 ;
  input \bus_wide_gen.split_cnt__2 ;
  input \bus_wide_gen.ready_for_data__0 ;
  input \pout_reg[3]_1 ;
  input fifo_burst_ready;
  input [0:0]\sect_end_buf_reg[1] ;
  input fifo_rreq_valid;
  input [0:0]empty_n_reg_0;
  input [0:0]empty_n_reg_1;
  input beat_valid;
  input rreq_handling_reg_1;
  input invalid_len_event;
  input [0:0]Q;
  input \sect_end_buf_reg[1]_0 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire ap_rst_n_2;
  wire beat_valid;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.split_cnt__2 ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire data_vld_i_1__5_n_7;
  wire data_vld_reg_n_7;
  wire empty_n_i_1__4_n_7;
  wire [0:0]empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire empty_n_reg_n_7;
  wire \end_addr_buf_reg[1] ;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire full_n_i_1__6_n_7;
  wire full_n_i_2__4_n_7;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARREADY_0;
  wire p_10_in;
  wire p_21_in;
  wire \pout[0]_i_1__0_n_7 ;
  wire \pout[1]_i_1_n_7 ;
  wire \pout[2]_i_1__0_n_7 ;
  wire \pout[3]_i_1__0_n_7 ;
  wire \pout[3]_i_2__0_n_7 ;
  wire \pout[3]_i_3__0_n_7 ;
  wire \pout[3]_i_5_n_7 ;
  wire [3:0]pout_reg;
  wire \pout_reg[2]_0 ;
  wire \pout_reg[3]_0 ;
  wire \pout_reg[3]_1 ;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire [0:0]\sect_end_buf_reg[1] ;
  wire \sect_end_buf_reg[1]_0 ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \align_len[31]_i_1__0 
       (.I0(rreq_handling_reg_0),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_21_in),
        .I3(fifo_rreq_valid),
        .O(E));
  LUT5 #(
    .INIT(32'h0020AA20)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(ap_rst_n),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(invalid_len_event_reg2),
        .O(ap_rst_n_2));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg[5] ),
        .I1(fifo_rctl_ready),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(m_axi_gmem_ARREADY),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(p_21_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hFFFF70F0)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\sect_len_buf_reg[3] ),
        .I1(\sect_len_buf_reg[3]_0 ),
        .I2(\could_multi_bursts.loop_cnt_reg[5] ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(rreq_handling_reg_0),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT5 #(
    .INIT(32'hFBBBF000)) 
    data_vld_i_1__5
       (.I0(\pout[3]_i_3__0_n_7 ),
        .I1(p_10_in),
        .I2(fifo_rctl_ready),
        .I3(\could_multi_bursts.next_loop ),
        .I4(data_vld_reg_n_7),
        .O(data_vld_i_1__5_n_7));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__5_n_7),
        .Q(data_vld_reg_n_7),
        .R(SR));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    empty_n_i_1__4
       (.I0(data_vld_reg_n_7),
        .I1(empty_n_reg_0),
        .I2(empty_n_reg_1),
        .I3(beat_valid),
        .I4(empty_n_reg_n_7),
        .O(empty_n_i_1__4_n_7));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_7),
        .Q(empty_n_reg_n_7),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFF75F5)) 
    full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(\could_multi_bursts.next_loop ),
        .I2(fifo_rctl_ready),
        .I3(full_n_i_2__4_n_7),
        .I4(p_10_in),
        .O(full_n_i_1__6_n_7));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    full_n_i_2__4
       (.I0(pout_reg[0]),
        .I1(pout_reg[3]),
        .I2(data_vld_reg_n_7),
        .I3(pout_reg[2]),
        .I4(pout_reg[1]),
        .O(full_n_i_2__4_n_7));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_7),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__0_n_7 ));
  LUT6 #(
    .INIT(64'h9699999999999999)) 
    \pout[1]_i_1 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(p_10_in),
        .I3(data_vld_reg_n_7),
        .I4(fifo_rctl_ready),
        .I5(\could_multi_bursts.next_loop ),
        .O(\pout[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAA9AAAAAAAAA5565)) 
    \pout[2]_i_1__0 
       (.I0(pout_reg[2]),
        .I1(p_10_in),
        .I2(data_vld_reg_n_7),
        .I3(\pout_reg[2]_0 ),
        .I4(pout_reg[1]),
        .I5(pout_reg[0]),
        .O(\pout[2]_i_1__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h4FFFFFFF)) 
    \pout[2]_i_2__0 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(fifo_rctl_ready),
        .I3(\could_multi_bursts.loop_cnt_reg[5] ),
        .I4(fifo_burst_ready),
        .O(m_axi_gmem_ARREADY_0));
  LUT5 #(
    .INIT(32'h30888888)) 
    \pout[3]_i_1__0 
       (.I0(\pout[3]_i_3__0_n_7 ),
        .I1(p_10_in),
        .I2(data_vld_reg_n_7),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.next_loop ),
        .O(\pout[3]_i_1__0_n_7 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAA9A99)) 
    \pout[3]_i_2__0 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(p_10_in),
        .I3(\pout[3]_i_5_n_7 ),
        .I4(pout_reg[1]),
        .I5(pout_reg[0]),
        .O(\pout[3]_i_2__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3__0_n_7 ));
  LUT6 #(
    .INIT(64'hD5555D5500000000)) 
    \pout[3]_i_4__0 
       (.I0(empty_n_reg_n_7),
        .I1(\pout_reg[3]_0 ),
        .I2(\bus_wide_gen.split_cnt__2 ),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(\pout_reg[3]_1 ),
        .I5(data_vld_reg_n_7),
        .O(p_10_in));
  LUT6 #(
    .INIT(64'h8000800000008000)) 
    \pout[3]_i_5 
       (.I0(data_vld_reg_n_7),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.loop_cnt_reg[5] ),
        .I3(fifo_burst_ready),
        .I4(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I5(m_axi_gmem_ARREADY),
        .O(\pout[3]_i_5_n_7 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_7 ),
        .D(\pout[0]_i_1__0_n_7 ),
        .Q(pout_reg[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_7 ),
        .D(\pout[1]_i_1_n_7 ),
        .Q(pout_reg[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_7 ),
        .D(\pout[2]_i_1__0_n_7 ),
        .Q(pout_reg[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_7 ),
        .D(\pout[3]_i_2__0_n_7 ),
        .Q(pout_reg[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'h22F2AAFA)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_0),
        .I1(p_21_in),
        .I2(rreq_handling_reg_1),
        .I3(invalid_len_event),
        .I4(\sect_end_buf_reg[1] ),
        .O(rreq_handling_reg));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(CO),
        .I1(p_21_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[1]_i_1__0 
       (.I0(Q),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_21_in),
        .I3(\sect_end_buf_reg[1]_0 ),
        .O(\end_addr_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(\sect_len_buf_reg[3] ),
        .I1(\sect_len_buf_reg[3]_0 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.loop_cnt_reg[5] ),
        .I4(rreq_handling_reg_0),
        .O(p_21_in));
endmodule

(* ORIG_REF_NAME = "loss_derivative_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_gmem_m_axi_fifo__parameterized2
   (full_n_reg_0,
    empty_n_reg_0,
    D,
    p_41_in,
    ap_clk,
    SR,
    Q,
    icmp_ln32_reg_738,
    ap_rst_n,
    push);
  output full_n_reg_0;
  output empty_n_reg_0;
  output [0:0]D;
  output p_41_in;
  input ap_clk;
  input [0:0]SR;
  input [2:0]Q;
  input icmp_ln32_reg_738;
  input ap_rst_n;
  input push;

  wire [0:0]D;
  wire [2:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire data_vld_i_1__2_n_7;
  wire data_vld_reg_n_7;
  wire empty_n_i_1__3_n_7;
  wire empty_n_reg_0;
  wire full_n_i_1__4_n_7;
  wire full_n_i_3__0_n_7;
  wire full_n_reg_0;
  wire icmp_ln32_reg_738;
  wire p_10_in;
  wire p_41_in;
  wire \pout[0]_i_1_n_7 ;
  wire \pout[1]_i_1_n_7 ;
  wire \pout[2]_i_1_n_7 ;
  wire \pout_reg_n_7_[0] ;
  wire \pout_reg_n_7_[1] ;
  wire \pout_reg_n_7_[2] ;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hAFEEAAEE)) 
    \ap_CS_fsm[45]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(empty_n_reg_0),
        .I3(icmp_ln32_reg_738),
        .I4(Q[2]),
        .O(D));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFF0000)) 
    data_vld_i_1__2
       (.I0(\pout_reg_n_7_[0] ),
        .I1(\pout_reg_n_7_[2] ),
        .I2(\pout_reg_n_7_[1] ),
        .I3(p_10_in),
        .I4(push),
        .I5(data_vld_reg_n_7),
        .O(data_vld_i_1__2_n_7));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_7),
        .Q(data_vld_reg_n_7),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    empty_n_i_1__3
       (.I0(data_vld_reg_n_7),
        .I1(icmp_ln32_reg_738),
        .I2(Q[2]),
        .I3(empty_n_reg_0),
        .O(empty_n_i_1__3_n_7));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_7),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hDFFFDDDD)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(p_10_in),
        .I2(full_n_i_3__0_n_7),
        .I3(push),
        .I4(full_n_reg_0),
        .O(full_n_i_1__4_n_7));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    full_n_i_2__1
       (.I0(empty_n_reg_0),
        .I1(Q[2]),
        .I2(icmp_ln32_reg_738),
        .I3(data_vld_reg_n_7),
        .O(p_10_in));
  LUT4 #(
    .INIT(16'h0800)) 
    full_n_i_3__0
       (.I0(\pout_reg_n_7_[1] ),
        .I1(\pout_reg_n_7_[0] ),
        .I2(\pout_reg_n_7_[2] ),
        .I3(data_vld_reg_n_7),
        .O(full_n_i_3__0_n_7));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_7),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \int_ap_return[15]_i_1 
       (.I0(icmp_ln32_reg_738),
        .I1(empty_n_reg_0),
        .I2(Q[2]),
        .O(p_41_in));
  LUT6 #(
    .INIT(64'hB5B5B5B54A4A4A40)) 
    \pout[0]_i_1 
       (.I0(p_10_in),
        .I1(data_vld_reg_n_7),
        .I2(push),
        .I3(\pout_reg_n_7_[2] ),
        .I4(\pout_reg_n_7_[1] ),
        .I5(\pout_reg_n_7_[0] ),
        .O(\pout[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAAA4AAA45AAAAAAA)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_7_[1] ),
        .I1(\pout_reg_n_7_[2] ),
        .I2(\pout_reg_n_7_[0] ),
        .I3(push),
        .I4(data_vld_reg_n_7),
        .I5(p_10_in),
        .O(\pout[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hCCC8CCC86CCCCCCC)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_7_[1] ),
        .I1(\pout_reg_n_7_[2] ),
        .I2(\pout_reg_n_7_[0] ),
        .I3(push),
        .I4(data_vld_reg_n_7),
        .I5(p_10_in),
        .O(\pout[2]_i_1_n_7 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_7 ),
        .Q(\pout_reg_n_7_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_7 ),
        .Q(\pout_reg_n_7_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_7 ),
        .Q(\pout_reg_n_7_[2] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_gmem_m_axi_read
   (full_n_reg,
    SR,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    ap_rst_n_0,
    ap_rst_n_1,
    E,
    i_reg_3030,
    ap_rst_n_2,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[15]_0 ,
    p_0_in__0,
    ap_enable_reg_pp0_iter2_reg,
    s_ready_t_reg,
    D,
    m_axi_gmem_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    I_RDATA,
    ap_clk,
    mem_reg,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    ap_rst_n,
    ap_enable_reg_pp0_iter0,
    CO,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter2_reg_0,
    Q,
    icmp_ln32_reg_738,
    icmp_ln32_1_reg_757_pp0_iter1_reg,
    ap_enable_reg_pp2_iter0,
    ap_enable_reg_pp1_iter0,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[16] ,
    \data_p2_reg[63] ,
    m_axi_gmem_ARREADY,
    \data_p2_reg[30] );
  output full_n_reg;
  output [0:0]SR;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output [0:0]E;
  output i_reg_3030;
  output ap_rst_n_2;
  output [0:0]\ap_CS_fsm_reg[15] ;
  output [0:0]\ap_CS_fsm_reg[15]_0 ;
  output p_0_in__0;
  output [0:0]ap_enable_reg_pp0_iter2_reg;
  output s_ready_t_reg;
  output [3:0]D;
  output [29:0]m_axi_gmem_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  output [15:0]I_RDATA;
  input ap_clk;
  input [32:0]mem_reg;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RVALID;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter0;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_enable_reg_pp0_iter2_reg_0;
  input [9:0]Q;
  input icmp_ln32_reg_738;
  input icmp_ln32_1_reg_757_pp0_iter1_reg;
  input ap_enable_reg_pp2_iter0;
  input ap_enable_reg_pp1_iter0;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[16] ;
  input [31:0]\data_p2_reg[63] ;
  input m_axi_gmem_ARREADY;
  input [30:0]\data_p2_reg[30] ;

  wire [0:0]CO;
  wire [3:0]D;
  wire [0:0]E;
  wire [15:0]I_RDATA;
  wire [9:0]Q;
  wire [0:0]SR;
  wire align_len;
  wire [31:1]align_len0;
  wire align_len0_carry__0_n_10;
  wire align_len0_carry__0_n_7;
  wire align_len0_carry__0_n_8;
  wire align_len0_carry__0_n_9;
  wire align_len0_carry__1_n_10;
  wire align_len0_carry__1_n_7;
  wire align_len0_carry__1_n_8;
  wire align_len0_carry__1_n_9;
  wire align_len0_carry__2_n_10;
  wire align_len0_carry__2_n_7;
  wire align_len0_carry__2_n_8;
  wire align_len0_carry__2_n_9;
  wire align_len0_carry__3_n_10;
  wire align_len0_carry__3_n_7;
  wire align_len0_carry__3_n_8;
  wire align_len0_carry__3_n_9;
  wire align_len0_carry__4_n_10;
  wire align_len0_carry__4_n_7;
  wire align_len0_carry__4_n_8;
  wire align_len0_carry__4_n_9;
  wire align_len0_carry__5_n_10;
  wire align_len0_carry__5_n_7;
  wire align_len0_carry__5_n_8;
  wire align_len0_carry__5_n_9;
  wire align_len0_carry__6_n_10;
  wire align_len0_carry__6_n_8;
  wire align_len0_carry__6_n_9;
  wire align_len0_carry_n_10;
  wire align_len0_carry_n_7;
  wire align_len0_carry_n_8;
  wire align_len0_carry_n_9;
  wire \align_len_reg_n_7_[10] ;
  wire \align_len_reg_n_7_[11] ;
  wire \align_len_reg_n_7_[12] ;
  wire \align_len_reg_n_7_[13] ;
  wire \align_len_reg_n_7_[14] ;
  wire \align_len_reg_n_7_[15] ;
  wire \align_len_reg_n_7_[16] ;
  wire \align_len_reg_n_7_[17] ;
  wire \align_len_reg_n_7_[18] ;
  wire \align_len_reg_n_7_[19] ;
  wire \align_len_reg_n_7_[1] ;
  wire \align_len_reg_n_7_[20] ;
  wire \align_len_reg_n_7_[21] ;
  wire \align_len_reg_n_7_[22] ;
  wire \align_len_reg_n_7_[23] ;
  wire \align_len_reg_n_7_[24] ;
  wire \align_len_reg_n_7_[25] ;
  wire \align_len_reg_n_7_[26] ;
  wire \align_len_reg_n_7_[27] ;
  wire \align_len_reg_n_7_[28] ;
  wire \align_len_reg_n_7_[29] ;
  wire \align_len_reg_n_7_[2] ;
  wire \align_len_reg_n_7_[30] ;
  wire \align_len_reg_n_7_[31] ;
  wire \align_len_reg_n_7_[3] ;
  wire \align_len_reg_n_7_[4] ;
  wire \align_len_reg_n_7_[5] ;
  wire \align_len_reg_n_7_[6] ;
  wire \align_len_reg_n_7_[7] ;
  wire \align_len_reg_n_7_[8] ;
  wire \align_len_reg_n_7_[9] ;
  wire [0:0]\ap_CS_fsm_reg[15] ;
  wire [0:0]\ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp2_iter0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_2;
  wire [31:2]araddr_tmp;
  wire [3:0]arlen_tmp;
  wire [9:0]beat_len_buf;
  wire [11:2]beat_len_buf1;
  wire \beat_len_buf[2]_i_2__0_n_7 ;
  wire \beat_len_buf_reg[2]_i_1__0_n_10 ;
  wire \beat_len_buf_reg[2]_i_1__0_n_7 ;
  wire \beat_len_buf_reg[2]_i_1__0_n_8 ;
  wire \beat_len_buf_reg[2]_i_1__0_n_9 ;
  wire \beat_len_buf_reg[6]_i_1__0_n_10 ;
  wire \beat_len_buf_reg[6]_i_1__0_n_7 ;
  wire \beat_len_buf_reg[6]_i_1__0_n_8 ;
  wire \beat_len_buf_reg[6]_i_1__0_n_9 ;
  wire \beat_len_buf_reg[9]_i_1__0_n_10 ;
  wire \beat_len_buf_reg[9]_i_1__0_n_9 ;
  wire beat_valid;
  wire buff_rdata_n_10;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_42;
  wire buff_rdata_n_43;
  wire buff_rdata_n_44;
  wire buff_rdata_n_45;
  wire buff_rdata_n_46;
  wire buff_rdata_n_47;
  wire buff_rdata_n_48;
  wire buff_rdata_n_49;
  wire buff_rdata_n_50;
  wire buff_rdata_n_51;
  wire buff_rdata_n_52;
  wire buff_rdata_n_53;
  wire buff_rdata_n_54;
  wire buff_rdata_n_55;
  wire buff_rdata_n_56;
  wire buff_rdata_n_57;
  wire \bus_wide_gen.data_buf_reg_n_7_[0] ;
  wire \bus_wide_gen.data_buf_reg_n_7_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_7_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_7_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_7_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_7_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_7_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_7_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_7_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_7_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_7_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_7_[1] ;
  wire \bus_wide_gen.data_buf_reg_n_7_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_7_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_7_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_7_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_7_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_7_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_7_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_7_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_7_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_7_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_7_[2] ;
  wire \bus_wide_gen.data_buf_reg_n_7_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_7_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_7_[3] ;
  wire \bus_wide_gen.data_buf_reg_n_7_[4] ;
  wire \bus_wide_gen.data_buf_reg_n_7_[5] ;
  wire \bus_wide_gen.data_buf_reg_n_7_[6] ;
  wire \bus_wide_gen.data_buf_reg_n_7_[7] ;
  wire \bus_wide_gen.data_buf_reg_n_7_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_7_[9] ;
  wire \bus_wide_gen.fifo_burst_n_10 ;
  wire \bus_wide_gen.fifo_burst_n_11 ;
  wire \bus_wide_gen.fifo_burst_n_12 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_20 ;
  wire \bus_wide_gen.fifo_burst_n_21 ;
  wire \bus_wide_gen.fifo_burst_n_22 ;
  wire \bus_wide_gen.fifo_burst_n_23 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_25 ;
  wire \bus_wide_gen.fifo_burst_n_26 ;
  wire \bus_wide_gen.fifo_burst_n_27 ;
  wire \bus_wide_gen.fifo_burst_n_28 ;
  wire \bus_wide_gen.fifo_burst_n_29 ;
  wire \bus_wide_gen.fifo_burst_n_30 ;
  wire \bus_wide_gen.fifo_burst_n_31 ;
  wire \bus_wide_gen.fifo_burst_n_32 ;
  wire \bus_wide_gen.fifo_burst_n_33 ;
  wire \bus_wide_gen.fifo_burst_n_34 ;
  wire \bus_wide_gen.fifo_burst_n_35 ;
  wire \bus_wide_gen.fifo_burst_n_36 ;
  wire \bus_wide_gen.fifo_burst_n_37 ;
  wire \bus_wide_gen.fifo_burst_n_38 ;
  wire \bus_wide_gen.fifo_burst_n_39 ;
  wire \bus_wide_gen.fifo_burst_n_8 ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt[7]_i_4__0_n_7 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_n_7 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.split_cnt__2 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_7_[0] ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_7 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_7 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_7 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_7 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_9 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_7 ;
  wire [31:2]data1;
  wire [30:0]\data_p2_reg[30] ;
  wire [31:0]\data_p2_reg[63] ;
  wire [34:34]data_pack;
  wire [31:1]end_addr;
  wire \end_addr_buf_reg_n_7_[10] ;
  wire \end_addr_buf_reg_n_7_[11] ;
  wire \end_addr_buf_reg_n_7_[1] ;
  wire \end_addr_buf_reg_n_7_[2] ;
  wire \end_addr_buf_reg_n_7_[3] ;
  wire \end_addr_buf_reg_n_7_[4] ;
  wire \end_addr_buf_reg_n_7_[5] ;
  wire \end_addr_buf_reg_n_7_[6] ;
  wire \end_addr_buf_reg_n_7_[7] ;
  wire \end_addr_buf_reg_n_7_[8] ;
  wire \end_addr_buf_reg_n_7_[9] ;
  wire end_addr_carry__0_i_1__0_n_7;
  wire end_addr_carry__0_i_2__0_n_7;
  wire end_addr_carry__0_i_3__0_n_7;
  wire end_addr_carry__0_i_4__0_n_7;
  wire end_addr_carry__0_n_10;
  wire end_addr_carry__0_n_7;
  wire end_addr_carry__0_n_8;
  wire end_addr_carry__0_n_9;
  wire end_addr_carry__1_i_1__0_n_7;
  wire end_addr_carry__1_i_2__0_n_7;
  wire end_addr_carry__1_i_3__0_n_7;
  wire end_addr_carry__1_i_4__0_n_7;
  wire end_addr_carry__1_n_10;
  wire end_addr_carry__1_n_7;
  wire end_addr_carry__1_n_8;
  wire end_addr_carry__1_n_9;
  wire end_addr_carry__2_i_1__0_n_7;
  wire end_addr_carry__2_i_2__0_n_7;
  wire end_addr_carry__2_i_3__0_n_7;
  wire end_addr_carry__2_i_4__0_n_7;
  wire end_addr_carry__2_n_10;
  wire end_addr_carry__2_n_7;
  wire end_addr_carry__2_n_8;
  wire end_addr_carry__2_n_9;
  wire end_addr_carry__3_i_1__0_n_7;
  wire end_addr_carry__3_i_2__0_n_7;
  wire end_addr_carry__3_i_3__0_n_7;
  wire end_addr_carry__3_i_4__0_n_7;
  wire end_addr_carry__3_n_10;
  wire end_addr_carry__3_n_7;
  wire end_addr_carry__3_n_8;
  wire end_addr_carry__3_n_9;
  wire end_addr_carry__4_i_1__0_n_7;
  wire end_addr_carry__4_i_2__0_n_7;
  wire end_addr_carry__4_i_3__0_n_7;
  wire end_addr_carry__4_i_4__0_n_7;
  wire end_addr_carry__4_n_10;
  wire end_addr_carry__4_n_7;
  wire end_addr_carry__4_n_8;
  wire end_addr_carry__4_n_9;
  wire end_addr_carry__5_i_1__0_n_7;
  wire end_addr_carry__5_i_2__0_n_7;
  wire end_addr_carry__5_i_3__0_n_7;
  wire end_addr_carry__5_i_4__0_n_7;
  wire end_addr_carry__5_n_10;
  wire end_addr_carry__5_n_7;
  wire end_addr_carry__5_n_8;
  wire end_addr_carry__5_n_9;
  wire end_addr_carry__6_i_1__0_n_7;
  wire end_addr_carry__6_i_2__0_n_7;
  wire end_addr_carry__6_i_3__0_n_7;
  wire end_addr_carry__6_n_10;
  wire end_addr_carry__6_n_9;
  wire end_addr_carry_i_1__0_n_7;
  wire end_addr_carry_i_2__0_n_7;
  wire end_addr_carry_i_3__0_n_7;
  wire end_addr_carry_i_4__0_n_7;
  wire end_addr_carry_n_10;
  wire end_addr_carry_n_7;
  wire end_addr_carry_n_8;
  wire end_addr_carry_n_9;
  wire fifo_burst_ready;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_8;
  wire fifo_rctl_ready;
  wire [61:32]fifo_rreq_data;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_100;
  wire fifo_rreq_n_101;
  wire fifo_rreq_n_102;
  wire fifo_rreq_n_103;
  wire fifo_rreq_n_104;
  wire fifo_rreq_n_105;
  wire fifo_rreq_n_106;
  wire fifo_rreq_n_107;
  wire fifo_rreq_n_108;
  wire fifo_rreq_n_109;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_110;
  wire fifo_rreq_n_111;
  wire fifo_rreq_n_112;
  wire fifo_rreq_n_113;
  wire fifo_rreq_n_114;
  wire fifo_rreq_n_115;
  wire fifo_rreq_n_116;
  wire fifo_rreq_n_117;
  wire fifo_rreq_n_118;
  wire fifo_rreq_n_119;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_120;
  wire fifo_rreq_n_121;
  wire fifo_rreq_n_122;
  wire fifo_rreq_n_123;
  wire fifo_rreq_n_124;
  wire fifo_rreq_n_126;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_73;
  wire fifo_rreq_n_74;
  wire fifo_rreq_n_75;
  wire fifo_rreq_n_76;
  wire fifo_rreq_n_77;
  wire fifo_rreq_n_78;
  wire fifo_rreq_n_79;
  wire fifo_rreq_n_80;
  wire fifo_rreq_n_81;
  wire fifo_rreq_n_82;
  wire fifo_rreq_n_83;
  wire fifo_rreq_n_84;
  wire fifo_rreq_n_85;
  wire fifo_rreq_n_86;
  wire fifo_rreq_n_87;
  wire fifo_rreq_n_88;
  wire fifo_rreq_n_89;
  wire fifo_rreq_n_90;
  wire fifo_rreq_n_91;
  wire fifo_rreq_n_92;
  wire fifo_rreq_n_93;
  wire fifo_rreq_n_94;
  wire fifo_rreq_n_95;
  wire fifo_rreq_n_96;
  wire fifo_rreq_n_97;
  wire fifo_rreq_n_98;
  wire fifo_rreq_n_99;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_7;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_7;
  wire first_sect_carry__0_i_2__0_n_7;
  wire first_sect_carry__0_i_3__0_n_7;
  wire first_sect_carry__0_n_10;
  wire first_sect_carry__0_n_9;
  wire first_sect_carry_i_1__0_n_7;
  wire first_sect_carry_i_2__0_n_7;
  wire first_sect_carry_i_3__0_n_7;
  wire first_sect_carry_i_4__0_n_7;
  wire first_sect_carry_n_10;
  wire first_sect_carry_n_7;
  wire first_sect_carry_n_8;
  wire first_sect_carry_n_9;
  wire full_n_reg;
  wire [0:0]gmem_ARLEN;
  wire gmem_ARREADY;
  wire i_reg_3030;
  wire icmp_ln32_1_reg_757_pp0_iter1_reg;
  wire icmp_ln32_reg_738;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_n_10;
  wire last_sect_carry__0_n_9;
  wire last_sect_carry_i_1__0_n_7;
  wire last_sect_carry_i_2__0_n_7;
  wire last_sect_carry_i_3__0_n_7;
  wire last_sect_carry_i_4__0_n_7;
  wire last_sect_carry_n_10;
  wire last_sect_carry_n_7;
  wire last_sect_carry_n_8;
  wire last_sect_carry_n_9;
  wire load_p2;
  wire [5:0]mOutPtr_reg;
  wire [29:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [32:0]mem_reg;
  wire next_rreq;
  wire [19:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire p_0_in__0;
  wire [5:0]p_0_in__1;
  wire [7:0]p_0_in__2;
  wire p_0_out_carry__0_n_10;
  wire p_0_out_carry__0_n_12;
  wire p_0_out_carry__0_n_13;
  wire p_0_out_carry__0_n_14;
  wire p_0_out_carry__0_n_9;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_21_in;
  wire push;
  wire rdata_ack_t;
  wire rreq_handling_reg_n_7;
  wire rs2f_rreq_ack;
  wire [63:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire rs_rdata_n_9;
  wire s_ready_t_reg;
  wire [31:1]sect_addr;
  wire \sect_addr_buf_reg_n_7_[10] ;
  wire \sect_addr_buf_reg_n_7_[11] ;
  wire \sect_addr_buf_reg_n_7_[12] ;
  wire \sect_addr_buf_reg_n_7_[13] ;
  wire \sect_addr_buf_reg_n_7_[14] ;
  wire \sect_addr_buf_reg_n_7_[15] ;
  wire \sect_addr_buf_reg_n_7_[16] ;
  wire \sect_addr_buf_reg_n_7_[17] ;
  wire \sect_addr_buf_reg_n_7_[18] ;
  wire \sect_addr_buf_reg_n_7_[19] ;
  wire \sect_addr_buf_reg_n_7_[1] ;
  wire \sect_addr_buf_reg_n_7_[20] ;
  wire \sect_addr_buf_reg_n_7_[21] ;
  wire \sect_addr_buf_reg_n_7_[22] ;
  wire \sect_addr_buf_reg_n_7_[23] ;
  wire \sect_addr_buf_reg_n_7_[24] ;
  wire \sect_addr_buf_reg_n_7_[25] ;
  wire \sect_addr_buf_reg_n_7_[26] ;
  wire \sect_addr_buf_reg_n_7_[27] ;
  wire \sect_addr_buf_reg_n_7_[28] ;
  wire \sect_addr_buf_reg_n_7_[29] ;
  wire \sect_addr_buf_reg_n_7_[2] ;
  wire \sect_addr_buf_reg_n_7_[30] ;
  wire \sect_addr_buf_reg_n_7_[31] ;
  wire \sect_addr_buf_reg_n_7_[3] ;
  wire \sect_addr_buf_reg_n_7_[4] ;
  wire \sect_addr_buf_reg_n_7_[5] ;
  wire \sect_addr_buf_reg_n_7_[6] ;
  wire \sect_addr_buf_reg_n_7_[7] ;
  wire \sect_addr_buf_reg_n_7_[8] ;
  wire \sect_addr_buf_reg_n_7_[9] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_10;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__0_n_8;
  wire sect_cnt0_carry__0_n_9;
  wire sect_cnt0_carry__1_n_10;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__1_n_8;
  wire sect_cnt0_carry__1_n_9;
  wire sect_cnt0_carry__2_n_10;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__2_n_8;
  wire sect_cnt0_carry__2_n_9;
  wire sect_cnt0_carry__3_n_10;
  wire sect_cnt0_carry__3_n_9;
  wire sect_cnt0_carry_n_10;
  wire sect_cnt0_carry_n_7;
  wire sect_cnt0_carry_n_8;
  wire sect_cnt0_carry_n_9;
  wire \sect_cnt_reg_n_7_[0] ;
  wire \sect_cnt_reg_n_7_[10] ;
  wire \sect_cnt_reg_n_7_[11] ;
  wire \sect_cnt_reg_n_7_[12] ;
  wire \sect_cnt_reg_n_7_[13] ;
  wire \sect_cnt_reg_n_7_[14] ;
  wire \sect_cnt_reg_n_7_[15] ;
  wire \sect_cnt_reg_n_7_[16] ;
  wire \sect_cnt_reg_n_7_[17] ;
  wire \sect_cnt_reg_n_7_[18] ;
  wire \sect_cnt_reg_n_7_[19] ;
  wire \sect_cnt_reg_n_7_[1] ;
  wire \sect_cnt_reg_n_7_[2] ;
  wire \sect_cnt_reg_n_7_[3] ;
  wire \sect_cnt_reg_n_7_[4] ;
  wire \sect_cnt_reg_n_7_[5] ;
  wire \sect_cnt_reg_n_7_[6] ;
  wire \sect_cnt_reg_n_7_[7] ;
  wire \sect_cnt_reg_n_7_[8] ;
  wire \sect_cnt_reg_n_7_[9] ;
  wire \sect_end_buf_reg_n_7_[1] ;
  wire \sect_len_buf[0]_i_1_n_7 ;
  wire \sect_len_buf[1]_i_1_n_7 ;
  wire \sect_len_buf[2]_i_1_n_7 ;
  wire \sect_len_buf[3]_i_1_n_7 ;
  wire \sect_len_buf[4]_i_1_n_7 ;
  wire \sect_len_buf[5]_i_1_n_7 ;
  wire \sect_len_buf[6]_i_1_n_7 ;
  wire \sect_len_buf[7]_i_1_n_7 ;
  wire \sect_len_buf[8]_i_1_n_7 ;
  wire \sect_len_buf[9]_i_2_n_7 ;
  wire \sect_len_buf_reg_n_7_[0] ;
  wire \sect_len_buf_reg_n_7_[1] ;
  wire \sect_len_buf_reg_n_7_[2] ;
  wire \sect_len_buf_reg_n_7_[3] ;
  wire \sect_len_buf_reg_n_7_[4] ;
  wire \sect_len_buf_reg_n_7_[5] ;
  wire \sect_len_buf_reg_n_7_[6] ;
  wire \sect_len_buf_reg_n_7_[7] ;
  wire \sect_len_buf_reg_n_7_[8] ;
  wire \sect_len_buf_reg_n_7_[9] ;
  wire \start_addr_buf_reg_n_7_[10] ;
  wire \start_addr_buf_reg_n_7_[11] ;
  wire \start_addr_buf_reg_n_7_[1] ;
  wire \start_addr_buf_reg_n_7_[2] ;
  wire \start_addr_buf_reg_n_7_[3] ;
  wire \start_addr_buf_reg_n_7_[4] ;
  wire \start_addr_buf_reg_n_7_[5] ;
  wire \start_addr_buf_reg_n_7_[6] ;
  wire \start_addr_buf_reg_n_7_[7] ;
  wire \start_addr_buf_reg_n_7_[8] ;
  wire \start_addr_buf_reg_n_7_[9] ;
  wire \start_addr_reg_n_7_[10] ;
  wire \start_addr_reg_n_7_[11] ;
  wire \start_addr_reg_n_7_[12] ;
  wire \start_addr_reg_n_7_[13] ;
  wire \start_addr_reg_n_7_[14] ;
  wire \start_addr_reg_n_7_[15] ;
  wire \start_addr_reg_n_7_[16] ;
  wire \start_addr_reg_n_7_[17] ;
  wire \start_addr_reg_n_7_[18] ;
  wire \start_addr_reg_n_7_[19] ;
  wire \start_addr_reg_n_7_[1] ;
  wire \start_addr_reg_n_7_[20] ;
  wire \start_addr_reg_n_7_[21] ;
  wire \start_addr_reg_n_7_[22] ;
  wire \start_addr_reg_n_7_[23] ;
  wire \start_addr_reg_n_7_[24] ;
  wire \start_addr_reg_n_7_[25] ;
  wire \start_addr_reg_n_7_[26] ;
  wire \start_addr_reg_n_7_[27] ;
  wire \start_addr_reg_n_7_[28] ;
  wire \start_addr_reg_n_7_[29] ;
  wire \start_addr_reg_n_7_[2] ;
  wire \start_addr_reg_n_7_[30] ;
  wire \start_addr_reg_n_7_[31] ;
  wire \start_addr_reg_n_7_[3] ;
  wire \start_addr_reg_n_7_[4] ;
  wire \start_addr_reg_n_7_[5] ;
  wire \start_addr_reg_n_7_[6] ;
  wire \start_addr_reg_n_7_[7] ;
  wire \start_addr_reg_n_7_[8] ;
  wire \start_addr_reg_n_7_[9] ;
  wire [0:0]NLW_align_len0_carry_O_UNCONNECTED;
  wire [3:3]NLW_align_len0_carry__6_CO_UNCONNECTED;
  wire [0:0]\NLW_beat_len_buf_reg[2]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({align_len0_carry_n_7,align_len0_carry_n_8,align_len0_carry_n_9,align_len0_carry_n_10}),
        .CYINIT(1'b0),
        .DI({fifo_rreq_data[34:32],1'b0}),
        .O({align_len0[3:1],NLW_align_len0_carry_O_UNCONNECTED[0]}),
        .S({fifo_rreq_n_119,fifo_rreq_n_120,fifo_rreq_n_121,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__0
       (.CI(align_len0_carry_n_7),
        .CO({align_len0_carry__0_n_7,align_len0_carry__0_n_8,align_len0_carry__0_n_9,align_len0_carry__0_n_10}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[38:35]),
        .O(align_len0[7:4]),
        .S({fifo_rreq_n_115,fifo_rreq_n_116,fifo_rreq_n_117,fifo_rreq_n_118}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__1
       (.CI(align_len0_carry__0_n_7),
        .CO({align_len0_carry__1_n_7,align_len0_carry__1_n_8,align_len0_carry__1_n_9,align_len0_carry__1_n_10}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[42:39]),
        .O(align_len0[11:8]),
        .S({fifo_rreq_n_111,fifo_rreq_n_112,fifo_rreq_n_113,fifo_rreq_n_114}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__2
       (.CI(align_len0_carry__1_n_7),
        .CO({align_len0_carry__2_n_7,align_len0_carry__2_n_8,align_len0_carry__2_n_9,align_len0_carry__2_n_10}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[46:43]),
        .O(align_len0[15:12]),
        .S({fifo_rreq_n_107,fifo_rreq_n_108,fifo_rreq_n_109,fifo_rreq_n_110}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__3
       (.CI(align_len0_carry__2_n_7),
        .CO({align_len0_carry__3_n_7,align_len0_carry__3_n_8,align_len0_carry__3_n_9,align_len0_carry__3_n_10}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[50:47]),
        .O(align_len0[19:16]),
        .S({fifo_rreq_n_103,fifo_rreq_n_104,fifo_rreq_n_105,fifo_rreq_n_106}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__4
       (.CI(align_len0_carry__3_n_7),
        .CO({align_len0_carry__4_n_7,align_len0_carry__4_n_8,align_len0_carry__4_n_9,align_len0_carry__4_n_10}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[54:51]),
        .O(align_len0[23:20]),
        .S({fifo_rreq_n_99,fifo_rreq_n_100,fifo_rreq_n_101,fifo_rreq_n_102}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__5
       (.CI(align_len0_carry__4_n_7),
        .CO({align_len0_carry__5_n_7,align_len0_carry__5_n_8,align_len0_carry__5_n_9,align_len0_carry__5_n_10}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[58:55]),
        .O(align_len0[27:24]),
        .S({fifo_rreq_n_95,fifo_rreq_n_96,fifo_rreq_n_97,fifo_rreq_n_98}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__6
       (.CI(align_len0_carry__5_n_7),
        .CO({NLW_align_len0_carry__6_CO_UNCONNECTED[3],align_len0_carry__6_n_8,align_len0_carry__6_n_9,align_len0_carry__6_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,fifo_rreq_data[61:59]}),
        .O(align_len0[31:28]),
        .S({fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[10]),
        .Q(\align_len_reg_n_7_[10] ),
        .R(SR));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[11]),
        .Q(\align_len_reg_n_7_[11] ),
        .R(SR));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[12]),
        .Q(\align_len_reg_n_7_[12] ),
        .R(SR));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[13]),
        .Q(\align_len_reg_n_7_[13] ),
        .R(SR));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[14]),
        .Q(\align_len_reg_n_7_[14] ),
        .R(SR));
  FDRE \align_len_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[15]),
        .Q(\align_len_reg_n_7_[15] ),
        .R(SR));
  FDRE \align_len_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[16]),
        .Q(\align_len_reg_n_7_[16] ),
        .R(SR));
  FDRE \align_len_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[17]),
        .Q(\align_len_reg_n_7_[17] ),
        .R(SR));
  FDRE \align_len_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[18]),
        .Q(\align_len_reg_n_7_[18] ),
        .R(SR));
  FDRE \align_len_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[19]),
        .Q(\align_len_reg_n_7_[19] ),
        .R(SR));
  FDRE \align_len_reg[1] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[1]),
        .Q(\align_len_reg_n_7_[1] ),
        .R(SR));
  FDRE \align_len_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[20]),
        .Q(\align_len_reg_n_7_[20] ),
        .R(SR));
  FDRE \align_len_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[21]),
        .Q(\align_len_reg_n_7_[21] ),
        .R(SR));
  FDRE \align_len_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[22]),
        .Q(\align_len_reg_n_7_[22] ),
        .R(SR));
  FDRE \align_len_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[23]),
        .Q(\align_len_reg_n_7_[23] ),
        .R(SR));
  FDRE \align_len_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[24]),
        .Q(\align_len_reg_n_7_[24] ),
        .R(SR));
  FDRE \align_len_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[25]),
        .Q(\align_len_reg_n_7_[25] ),
        .R(SR));
  FDRE \align_len_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[26]),
        .Q(\align_len_reg_n_7_[26] ),
        .R(SR));
  FDRE \align_len_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[27]),
        .Q(\align_len_reg_n_7_[27] ),
        .R(SR));
  FDRE \align_len_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[28]),
        .Q(\align_len_reg_n_7_[28] ),
        .R(SR));
  FDRE \align_len_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[29]),
        .Q(\align_len_reg_n_7_[29] ),
        .R(SR));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[2]),
        .Q(\align_len_reg_n_7_[2] ),
        .R(SR));
  FDRE \align_len_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[30]),
        .Q(\align_len_reg_n_7_[30] ),
        .R(SR));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_7_[31] ),
        .R(SR));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[3]),
        .Q(\align_len_reg_n_7_[3] ),
        .R(SR));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[4]),
        .Q(\align_len_reg_n_7_[4] ),
        .R(SR));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[5]),
        .Q(\align_len_reg_n_7_[5] ),
        .R(SR));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[6]),
        .Q(\align_len_reg_n_7_[6] ),
        .R(SR));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[7]),
        .Q(\align_len_reg_n_7_[7] ),
        .R(SR));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[8]),
        .Q(\align_len_reg_n_7_[8] ),
        .R(SR));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[9]),
        .Q(\align_len_reg_n_7_[9] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[2]_i_2__0 
       (.I0(\align_len_reg_n_7_[1] ),
        .I1(\start_addr_reg_n_7_[1] ),
        .O(\beat_len_buf[2]_i_2__0_n_7 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[2]),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[1]),
        .R(SR));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[2]_i_1__0 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[2]_i_1__0_n_7 ,\beat_len_buf_reg[2]_i_1__0_n_8 ,\beat_len_buf_reg[2]_i_1__0_n_9 ,\beat_len_buf_reg[2]_i_1__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\align_len_reg_n_7_[1] }),
        .O({beat_len_buf1[4:2],\NLW_beat_len_buf_reg[2]_i_1__0_O_UNCONNECTED [0]}),
        .S({\align_len_reg_n_7_[4] ,\align_len_reg_n_7_[3] ,\align_len_reg_n_7_[2] ,\beat_len_buf[2]_i_2__0_n_7 }));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[6]_i_1__0 
       (.CI(\beat_len_buf_reg[2]_i_1__0_n_7 ),
        .CO({\beat_len_buf_reg[6]_i_1__0_n_7 ,\beat_len_buf_reg[6]_i_1__0_n_8 ,\beat_len_buf_reg[6]_i_1__0_n_9 ,\beat_len_buf_reg[6]_i_1__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[8:5]),
        .S({\align_len_reg_n_7_[8] ,\align_len_reg_n_7_[7] ,\align_len_reg_n_7_[6] ,\align_len_reg_n_7_[5] }));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1__0 
       (.CI(\beat_len_buf_reg[6]_i_1__0_n_7 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED [3:2],\beat_len_buf_reg[9]_i_1__0_n_9 ,\beat_len_buf_reg[9]_i_1__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_beat_len_buf_reg[9]_i_1__0_O_UNCONNECTED [3],beat_len_buf1[11:9]}),
        .S({1'b0,\align_len_reg_n_7_[11] ,\align_len_reg_n_7_[10] ,\align_len_reg_n_7_[9] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_gmem_m_axi_buffer__parameterized0 buff_rdata
       (.D({p_0_out_carry__0_n_12,p_0_out_carry__0_n_13,p_0_out_carry__0_n_14,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14}),
        .DI(buff_rdata_n_57),
        .Q(mOutPtr_reg),
        .S({buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\bus_wide_gen.split_cnt__2 (\bus_wide_gen.split_cnt__2 ),
        .\dout_buf_reg[34]_0 (buff_rdata_n_23),
        .\dout_buf_reg[34]_1 ({data_pack,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50,buff_rdata_n_51,buff_rdata_n_52,buff_rdata_n_53,buff_rdata_n_54,buff_rdata_n_55,buff_rdata_n_56}),
        .\dout_buf_reg[34]_2 (\bus_wide_gen.fifo_burst_n_19 ),
        .\dout_buf_reg[34]_3 (\bus_wide_gen.rdata_valid_t_reg_n_7 ),
        .full_n_reg_0(full_n_reg),
        .\mOutPtr_reg[6]_0 ({buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22}),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .mem_reg_0(mem_reg),
        .rdata_ack_t(rdata_ack_t));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_36 ),
        .D(\bus_wide_gen.fifo_burst_n_35 ),
        .Q(\bus_wide_gen.data_buf_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_36 ),
        .D(\bus_wide_gen.fifo_burst_n_25 ),
        .Q(\bus_wide_gen.data_buf_reg_n_7_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_36 ),
        .D(\bus_wide_gen.fifo_burst_n_24 ),
        .Q(\bus_wide_gen.data_buf_reg_n_7_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_36 ),
        .D(\bus_wide_gen.fifo_burst_n_23 ),
        .Q(\bus_wide_gen.data_buf_reg_n_7_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_36 ),
        .D(\bus_wide_gen.fifo_burst_n_22 ),
        .Q(\bus_wide_gen.data_buf_reg_n_7_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_36 ),
        .D(\bus_wide_gen.fifo_burst_n_21 ),
        .Q(\bus_wide_gen.data_buf_reg_n_7_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_36 ),
        .D(\bus_wide_gen.fifo_burst_n_20 ),
        .Q(\bus_wide_gen.data_buf_reg_n_7_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_36 ),
        .D(buff_rdata_n_40),
        .Q(\bus_wide_gen.data_buf_reg_n_7_[16] ),
        .R(\bus_wide_gen.fifo_burst_n_10 ));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_36 ),
        .D(buff_rdata_n_39),
        .Q(\bus_wide_gen.data_buf_reg_n_7_[17] ),
        .R(\bus_wide_gen.fifo_burst_n_10 ));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_36 ),
        .D(buff_rdata_n_38),
        .Q(\bus_wide_gen.data_buf_reg_n_7_[18] ),
        .R(\bus_wide_gen.fifo_burst_n_10 ));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_36 ),
        .D(buff_rdata_n_37),
        .Q(\bus_wide_gen.data_buf_reg_n_7_[19] ),
        .R(\bus_wide_gen.fifo_burst_n_10 ));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_36 ),
        .D(\bus_wide_gen.fifo_burst_n_34 ),
        .Q(\bus_wide_gen.data_buf_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_36 ),
        .D(buff_rdata_n_36),
        .Q(\bus_wide_gen.data_buf_reg_n_7_[20] ),
        .R(\bus_wide_gen.fifo_burst_n_10 ));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_36 ),
        .D(buff_rdata_n_35),
        .Q(\bus_wide_gen.data_buf_reg_n_7_[21] ),
        .R(\bus_wide_gen.fifo_burst_n_10 ));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_36 ),
        .D(buff_rdata_n_34),
        .Q(\bus_wide_gen.data_buf_reg_n_7_[22] ),
        .R(\bus_wide_gen.fifo_burst_n_10 ));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_36 ),
        .D(buff_rdata_n_33),
        .Q(\bus_wide_gen.data_buf_reg_n_7_[23] ),
        .R(\bus_wide_gen.fifo_burst_n_10 ));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_36 ),
        .D(buff_rdata_n_32),
        .Q(\bus_wide_gen.data_buf_reg_n_7_[24] ),
        .R(\bus_wide_gen.fifo_burst_n_10 ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_36 ),
        .D(buff_rdata_n_31),
        .Q(\bus_wide_gen.data_buf_reg_n_7_[25] ),
        .R(\bus_wide_gen.fifo_burst_n_10 ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_36 ),
        .D(buff_rdata_n_30),
        .Q(\bus_wide_gen.data_buf_reg_n_7_[26] ),
        .R(\bus_wide_gen.fifo_burst_n_10 ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_36 ),
        .D(buff_rdata_n_29),
        .Q(\bus_wide_gen.data_buf_reg_n_7_[27] ),
        .R(\bus_wide_gen.fifo_burst_n_10 ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_36 ),
        .D(buff_rdata_n_28),
        .Q(\bus_wide_gen.data_buf_reg_n_7_[28] ),
        .R(\bus_wide_gen.fifo_burst_n_10 ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_36 ),
        .D(buff_rdata_n_27),
        .Q(\bus_wide_gen.data_buf_reg_n_7_[29] ),
        .R(\bus_wide_gen.fifo_burst_n_10 ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_36 ),
        .D(\bus_wide_gen.fifo_burst_n_33 ),
        .Q(\bus_wide_gen.data_buf_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_36 ),
        .D(buff_rdata_n_26),
        .Q(\bus_wide_gen.data_buf_reg_n_7_[30] ),
        .R(\bus_wide_gen.fifo_burst_n_10 ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_36 ),
        .D(buff_rdata_n_25),
        .Q(\bus_wide_gen.data_buf_reg_n_7_[31] ),
        .R(\bus_wide_gen.fifo_burst_n_10 ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_36 ),
        .D(\bus_wide_gen.fifo_burst_n_32 ),
        .Q(\bus_wide_gen.data_buf_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_36 ),
        .D(\bus_wide_gen.fifo_burst_n_31 ),
        .Q(\bus_wide_gen.data_buf_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_36 ),
        .D(\bus_wide_gen.fifo_burst_n_30 ),
        .Q(\bus_wide_gen.data_buf_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_36 ),
        .D(\bus_wide_gen.fifo_burst_n_29 ),
        .Q(\bus_wide_gen.data_buf_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_36 ),
        .D(\bus_wide_gen.fifo_burst_n_28 ),
        .Q(\bus_wide_gen.data_buf_reg_n_7_[7] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_36 ),
        .D(\bus_wide_gen.fifo_burst_n_27 ),
        .Q(\bus_wide_gen.data_buf_reg_n_7_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_36 ),
        .D(\bus_wide_gen.fifo_burst_n_26 ),
        .Q(\bus_wide_gen.data_buf_reg_n_7_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_gmem_m_axi_fifo_5 \bus_wide_gen.fifo_burst 
       (.D({\bus_wide_gen.fifo_burst_n_20 ,\bus_wide_gen.fifo_burst_n_21 ,\bus_wide_gen.fifo_burst_n_22 ,\bus_wide_gen.fifo_burst_n_23 ,\bus_wide_gen.fifo_burst_n_24 ,\bus_wide_gen.fifo_burst_n_25 ,\bus_wide_gen.fifo_burst_n_26 ,\bus_wide_gen.fifo_burst_n_27 ,\bus_wide_gen.fifo_burst_n_28 ,\bus_wide_gen.fifo_burst_n_29 ,\bus_wide_gen.fifo_burst_n_30 ,\bus_wide_gen.fifo_burst_n_31 ,\bus_wide_gen.fifo_burst_n_32 ,\bus_wide_gen.fifo_burst_n_33 ,\bus_wide_gen.fifo_burst_n_34 ,\bus_wide_gen.fifo_burst_n_35 }),
        .Q({\sect_len_buf_reg_n_7_[9] ,\sect_len_buf_reg_n_7_[8] ,\sect_len_buf_reg_n_7_[7] ,\sect_len_buf_reg_n_7_[6] ,\sect_len_buf_reg_n_7_[5] ,\sect_len_buf_reg_n_7_[4] ,\sect_len_buf_reg_n_7_[3] ,\sect_len_buf_reg_n_7_[2] ,\sect_len_buf_reg_n_7_[1] ,\sect_len_buf_reg_n_7_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.fifo_burst_n_17 ),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[0] (\bus_wide_gen.data_buf_reg_n_7_[16] ),
        .\bus_wide_gen.data_buf_reg[10] (\bus_wide_gen.data_buf_reg_n_7_[26] ),
        .\bus_wide_gen.data_buf_reg[11] (\bus_wide_gen.data_buf_reg_n_7_[27] ),
        .\bus_wide_gen.data_buf_reg[12] (\bus_wide_gen.data_buf_reg_n_7_[28] ),
        .\bus_wide_gen.data_buf_reg[13] (\bus_wide_gen.data_buf_reg_n_7_[29] ),
        .\bus_wide_gen.data_buf_reg[14] (\bus_wide_gen.data_buf_reg_n_7_[30] ),
        .\bus_wide_gen.data_buf_reg[15] ({buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50,buff_rdata_n_51,buff_rdata_n_52,buff_rdata_n_53,buff_rdata_n_54,buff_rdata_n_55,buff_rdata_n_56}),
        .\bus_wide_gen.data_buf_reg[15]_0 (\bus_wide_gen.data_buf_reg_n_7_[31] ),
        .\bus_wide_gen.data_buf_reg[1] (\bus_wide_gen.data_buf_reg_n_7_[17] ),
        .\bus_wide_gen.data_buf_reg[2] (\bus_wide_gen.data_buf_reg_n_7_[18] ),
        .\bus_wide_gen.data_buf_reg[3] (\bus_wide_gen.data_buf_reg_n_7_[19] ),
        .\bus_wide_gen.data_buf_reg[4] (\bus_wide_gen.data_buf_reg_n_7_[20] ),
        .\bus_wide_gen.data_buf_reg[5] (\bus_wide_gen.data_buf_reg_n_7_[21] ),
        .\bus_wide_gen.data_buf_reg[6] (\bus_wide_gen.data_buf_reg_n_7_[22] ),
        .\bus_wide_gen.data_buf_reg[7] (\bus_wide_gen.data_buf_reg_n_7_[23] ),
        .\bus_wide_gen.data_buf_reg[8] (\bus_wide_gen.data_buf_reg_n_7_[24] ),
        .\bus_wide_gen.data_buf_reg[9] (\bus_wide_gen.data_buf_reg_n_7_[25] ),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\bus_wide_gen.len_cnt_reg[7] (\bus_wide_gen.len_cnt_reg ),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.rdata_valid_t_reg_n_7 ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.split_cnt__2 (\bus_wide_gen.split_cnt__2 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.fifo_burst_n_10 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.fifo_burst_n_36 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_1 (\bus_wide_gen.split_cnt_buf_reg_n_7_[0] ),
        .\could_multi_bursts.arlen_buf_reg[3] (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.loop_cnt_reg[2] (\bus_wide_gen.fifo_burst_n_38 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .in(arlen_tmp),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREADY_0(\bus_wide_gen.fifo_burst_n_37 ),
        .\pout_reg[2]_0 (fifo_rctl_n_14),
        .\q_reg[0]_0 (\could_multi_bursts.sect_handling_reg_n_7 ),
        .\q_reg[0]_1 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\q_reg[8]_0 (\bus_wide_gen.fifo_burst_n_19 ),
        .\q_reg[8]_1 (\sect_end_buf_reg_n_7_[1] ),
        .\q_reg[9]_0 (\sect_addr_buf_reg_n_7_[1] ),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg(\bus_wide_gen.fifo_burst_n_8 ),
        .s_ready_t_reg_0(\bus_wide_gen.fifo_burst_n_39 ),
        .\sect_len_buf_reg[4] (\bus_wide_gen.fifo_burst_n_12 ),
        .\sect_len_buf_reg[7] (\bus_wide_gen.fifo_burst_n_11 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[2]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bus_wide_gen.len_cnt[3]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bus_wide_gen.len_cnt[4]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [3]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [2]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bus_wide_gen.len_cnt[5]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .I5(\bus_wide_gen.len_cnt_reg [5]),
        .O(p_0_in__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \bus_wide_gen.len_cnt[6]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt[7]_i_4__0_n_7 ),
        .I1(\bus_wide_gen.len_cnt_reg [6]),
        .O(p_0_in__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \bus_wide_gen.len_cnt[7]_i_3__0 
       (.I0(\bus_wide_gen.len_cnt_reg [6]),
        .I1(\bus_wide_gen.len_cnt[7]_i_4__0_n_7 ),
        .I2(\bus_wide_gen.len_cnt_reg [7]),
        .O(p_0_in__2[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \bus_wide_gen.len_cnt[7]_i_4__0 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .I5(\bus_wide_gen.len_cnt_reg [5]),
        .O(\bus_wide_gen.len_cnt[7]_i_4__0_n_7 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[0]),
        .Q(\bus_wide_gen.len_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_8 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[1]),
        .Q(\bus_wide_gen.len_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_8 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[2]),
        .Q(\bus_wide_gen.len_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_8 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[3]),
        .Q(\bus_wide_gen.len_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_8 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[4]),
        .Q(\bus_wide_gen.len_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_8 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[5]),
        .Q(\bus_wide_gen.len_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_8 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[6]),
        .Q(\bus_wide_gen.len_cnt_reg [6]),
        .R(\bus_wide_gen.fifo_burst_n_8 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[7]),
        .Q(\bus_wide_gen.len_cnt_reg [7]),
        .R(\bus_wide_gen.fifo_burst_n_8 ));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_39 ),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_7 ),
        .R(SR));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_17 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_13),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[10] ),
        .I1(\bus_wide_gen.fifo_burst_n_38 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[11] ),
        .I1(\bus_wide_gen.fifo_burst_n_38 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_38 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_38 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_38 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_38 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_38 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_38 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_38 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_38 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_38 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_38 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_38 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_38 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_38 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_38 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_38 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_38 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_38 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_38 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[2] ),
        .I1(\bus_wide_gen.fifo_burst_n_38 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_38 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_2 
       (.I0(\sect_addr_buf_reg_n_7_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_38 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[3] ),
        .I1(\bus_wide_gen.fifo_burst_n_38 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_38 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem_ARADDR[2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_7 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem_ARADDR[1]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem_ARADDR[0]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_38 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[6] ),
        .I1(\bus_wide_gen.fifo_burst_n_38 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[7] ),
        .I1(\bus_wide_gen.fifo_burst_n_38 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[8] ),
        .I1(\bus_wide_gen.fifo_burst_n_38 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem_ARADDR[4]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem_ARADDR[3]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[9] ),
        .I1(\bus_wide_gen.fifo_burst_n_38 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_9 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_gmem_ARADDR[29:27]}));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_7 ,\could_multi_bursts.araddr_buf[4]_i_4_n_7 ,\could_multi_bursts.araddr_buf[4]_i_5_n_7 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_7 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_7 ,\could_multi_bursts.araddr_buf[8]_i_4_n_7 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[0]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[1]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[2]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[3]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(p_0_in__1[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_12),
        .Q(\could_multi_bursts.sect_handling_reg_n_7 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[1]_i_1__0 
       (.I0(\start_addr_reg_n_7_[1] ),
        .I1(\align_len_reg_n_7_[1] ),
        .O(end_addr[1]));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_7_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_7_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_7_[1] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_7_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_7_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_7_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_7_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_7_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_7_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_7_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_7_[9] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_7,end_addr_carry_n_8,end_addr_carry_n_9,end_addr_carry_n_10}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_7_[4] ,\start_addr_reg_n_7_[3] ,\start_addr_reg_n_7_[2] ,\start_addr_reg_n_7_[1] }),
        .O({end_addr[4:2],NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1__0_n_7,end_addr_carry_i_2__0_n_7,end_addr_carry_i_3__0_n_7,end_addr_carry_i_4__0_n_7}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_7),
        .CO({end_addr_carry__0_n_7,end_addr_carry__0_n_8,end_addr_carry__0_n_9,end_addr_carry__0_n_10}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_7_[8] ,\start_addr_reg_n_7_[7] ,\start_addr_reg_n_7_[6] ,\start_addr_reg_n_7_[5] }),
        .O(end_addr[8:5]),
        .S({end_addr_carry__0_i_1__0_n_7,end_addr_carry__0_i_2__0_n_7,end_addr_carry__0_i_3__0_n_7,end_addr_carry__0_i_4__0_n_7}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__0
       (.I0(\start_addr_reg_n_7_[8] ),
        .I1(\align_len_reg_n_7_[8] ),
        .O(end_addr_carry__0_i_1__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__0
       (.I0(\start_addr_reg_n_7_[7] ),
        .I1(\align_len_reg_n_7_[7] ),
        .O(end_addr_carry__0_i_2__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__0
       (.I0(\start_addr_reg_n_7_[6] ),
        .I1(\align_len_reg_n_7_[6] ),
        .O(end_addr_carry__0_i_3__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__0
       (.I0(\start_addr_reg_n_7_[5] ),
        .I1(\align_len_reg_n_7_[5] ),
        .O(end_addr_carry__0_i_4__0_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_7),
        .CO({end_addr_carry__1_n_7,end_addr_carry__1_n_8,end_addr_carry__1_n_9,end_addr_carry__1_n_10}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_7_[12] ,\start_addr_reg_n_7_[11] ,\start_addr_reg_n_7_[10] ,\start_addr_reg_n_7_[9] }),
        .O(end_addr[12:9]),
        .S({end_addr_carry__1_i_1__0_n_7,end_addr_carry__1_i_2__0_n_7,end_addr_carry__1_i_3__0_n_7,end_addr_carry__1_i_4__0_n_7}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__0
       (.I0(\start_addr_reg_n_7_[12] ),
        .I1(\align_len_reg_n_7_[12] ),
        .O(end_addr_carry__1_i_1__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__0
       (.I0(\start_addr_reg_n_7_[11] ),
        .I1(\align_len_reg_n_7_[11] ),
        .O(end_addr_carry__1_i_2__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__0
       (.I0(\start_addr_reg_n_7_[10] ),
        .I1(\align_len_reg_n_7_[10] ),
        .O(end_addr_carry__1_i_3__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__0
       (.I0(\start_addr_reg_n_7_[9] ),
        .I1(\align_len_reg_n_7_[9] ),
        .O(end_addr_carry__1_i_4__0_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_7),
        .CO({end_addr_carry__2_n_7,end_addr_carry__2_n_8,end_addr_carry__2_n_9,end_addr_carry__2_n_10}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_7_[16] ,\start_addr_reg_n_7_[15] ,\start_addr_reg_n_7_[14] ,\start_addr_reg_n_7_[13] }),
        .O(end_addr[16:13]),
        .S({end_addr_carry__2_i_1__0_n_7,end_addr_carry__2_i_2__0_n_7,end_addr_carry__2_i_3__0_n_7,end_addr_carry__2_i_4__0_n_7}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__0
       (.I0(\start_addr_reg_n_7_[16] ),
        .I1(\align_len_reg_n_7_[16] ),
        .O(end_addr_carry__2_i_1__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__0
       (.I0(\start_addr_reg_n_7_[15] ),
        .I1(\align_len_reg_n_7_[15] ),
        .O(end_addr_carry__2_i_2__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__0
       (.I0(\start_addr_reg_n_7_[14] ),
        .I1(\align_len_reg_n_7_[14] ),
        .O(end_addr_carry__2_i_3__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__0
       (.I0(\start_addr_reg_n_7_[13] ),
        .I1(\align_len_reg_n_7_[13] ),
        .O(end_addr_carry__2_i_4__0_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_7),
        .CO({end_addr_carry__3_n_7,end_addr_carry__3_n_8,end_addr_carry__3_n_9,end_addr_carry__3_n_10}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_7_[20] ,\start_addr_reg_n_7_[19] ,\start_addr_reg_n_7_[18] ,\start_addr_reg_n_7_[17] }),
        .O(end_addr[20:17]),
        .S({end_addr_carry__3_i_1__0_n_7,end_addr_carry__3_i_2__0_n_7,end_addr_carry__3_i_3__0_n_7,end_addr_carry__3_i_4__0_n_7}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__0
       (.I0(\start_addr_reg_n_7_[20] ),
        .I1(\align_len_reg_n_7_[20] ),
        .O(end_addr_carry__3_i_1__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__0
       (.I0(\start_addr_reg_n_7_[19] ),
        .I1(\align_len_reg_n_7_[19] ),
        .O(end_addr_carry__3_i_2__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__0
       (.I0(\start_addr_reg_n_7_[18] ),
        .I1(\align_len_reg_n_7_[18] ),
        .O(end_addr_carry__3_i_3__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__0
       (.I0(\start_addr_reg_n_7_[17] ),
        .I1(\align_len_reg_n_7_[17] ),
        .O(end_addr_carry__3_i_4__0_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_7),
        .CO({end_addr_carry__4_n_7,end_addr_carry__4_n_8,end_addr_carry__4_n_9,end_addr_carry__4_n_10}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_7_[24] ,\start_addr_reg_n_7_[23] ,\start_addr_reg_n_7_[22] ,\start_addr_reg_n_7_[21] }),
        .O(end_addr[24:21]),
        .S({end_addr_carry__4_i_1__0_n_7,end_addr_carry__4_i_2__0_n_7,end_addr_carry__4_i_3__0_n_7,end_addr_carry__4_i_4__0_n_7}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__0
       (.I0(\start_addr_reg_n_7_[24] ),
        .I1(\align_len_reg_n_7_[24] ),
        .O(end_addr_carry__4_i_1__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__0
       (.I0(\start_addr_reg_n_7_[23] ),
        .I1(\align_len_reg_n_7_[23] ),
        .O(end_addr_carry__4_i_2__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__0
       (.I0(\start_addr_reg_n_7_[22] ),
        .I1(\align_len_reg_n_7_[22] ),
        .O(end_addr_carry__4_i_3__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__0
       (.I0(\start_addr_reg_n_7_[21] ),
        .I1(\align_len_reg_n_7_[21] ),
        .O(end_addr_carry__4_i_4__0_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_7),
        .CO({end_addr_carry__5_n_7,end_addr_carry__5_n_8,end_addr_carry__5_n_9,end_addr_carry__5_n_10}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_7_[28] ,\start_addr_reg_n_7_[27] ,\start_addr_reg_n_7_[26] ,\start_addr_reg_n_7_[25] }),
        .O(end_addr[28:25]),
        .S({end_addr_carry__5_i_1__0_n_7,end_addr_carry__5_i_2__0_n_7,end_addr_carry__5_i_3__0_n_7,end_addr_carry__5_i_4__0_n_7}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__0
       (.I0(\start_addr_reg_n_7_[28] ),
        .I1(\align_len_reg_n_7_[28] ),
        .O(end_addr_carry__5_i_1__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__0
       (.I0(\start_addr_reg_n_7_[27] ),
        .I1(\align_len_reg_n_7_[27] ),
        .O(end_addr_carry__5_i_2__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__0
       (.I0(\start_addr_reg_n_7_[26] ),
        .I1(\align_len_reg_n_7_[26] ),
        .O(end_addr_carry__5_i_3__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__0
       (.I0(\start_addr_reg_n_7_[25] ),
        .I1(\align_len_reg_n_7_[25] ),
        .O(end_addr_carry__5_i_4__0_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_7),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:2],end_addr_carry__6_n_9,end_addr_carry__6_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\start_addr_reg_n_7_[30] ,\start_addr_reg_n_7_[29] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3],end_addr[31:29]}),
        .S({1'b0,end_addr_carry__6_i_1__0_n_7,end_addr_carry__6_i_2__0_n_7,end_addr_carry__6_i_3__0_n_7}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__0
       (.I0(\start_addr_reg_n_7_[31] ),
        .I1(\align_len_reg_n_7_[31] ),
        .O(end_addr_carry__6_i_1__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__0
       (.I0(\start_addr_reg_n_7_[30] ),
        .I1(\align_len_reg_n_7_[30] ),
        .O(end_addr_carry__6_i_2__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_3__0
       (.I0(\start_addr_reg_n_7_[29] ),
        .I1(\align_len_reg_n_7_[29] ),
        .O(end_addr_carry__6_i_3__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__0
       (.I0(\start_addr_reg_n_7_[4] ),
        .I1(\align_len_reg_n_7_[4] ),
        .O(end_addr_carry_i_1__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__0
       (.I0(\start_addr_reg_n_7_[3] ),
        .I1(\align_len_reg_n_7_[3] ),
        .O(end_addr_carry_i_2__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__0
       (.I0(\start_addr_reg_n_7_[2] ),
        .I1(\align_len_reg_n_7_[2] ),
        .O(end_addr_carry_i_3__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__0
       (.I0(\start_addr_reg_n_7_[1] ),
        .I1(\align_len_reg_n_7_[1] ),
        .O(end_addr_carry_i_4__0_n_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_gmem_m_axi_fifo__parameterized1_6 fifo_rctl
       (.CO(first_sect),
        .E(align_len),
        .Q(\end_addr_buf_reg_n_7_[1] ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_rctl_n_8),
        .ap_rst_n_1(fifo_rctl_n_10),
        .ap_rst_n_2(fifo_rctl_n_13),
        .beat_valid(beat_valid),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.split_cnt__2 (\bus_wide_gen.split_cnt__2 ),
        .\could_multi_bursts.ARVALID_Dummy_reg (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.sect_handling_reg_n_7 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_rctl_n_12),
        .empty_n_reg_0(\bus_wide_gen.last_split ),
        .empty_n_reg_1(data_pack),
        .\end_addr_buf_reg[1] (fifo_rctl_n_17),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .fifo_rreq_valid(fifo_rreq_valid),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREADY_0(fifo_rctl_n_14),
        .p_21_in(p_21_in),
        .\pout_reg[2]_0 (\bus_wide_gen.fifo_burst_n_37 ),
        .\pout_reg[3]_0 (buff_rdata_n_23),
        .\pout_reg[3]_1 (\bus_wide_gen.fifo_burst_n_19 ),
        .rreq_handling_reg(fifo_rctl_n_16),
        .rreq_handling_reg_0(rreq_handling_reg_n_7),
        .rreq_handling_reg_1(fifo_rreq_valid_buf_reg_n_7),
        .\sect_end_buf_reg[1] (last_sect),
        .\sect_end_buf_reg[1]_0 (\sect_end_buf_reg_n_7_[1] ),
        .\sect_len_buf_reg[3] (\bus_wide_gen.fifo_burst_n_11 ),
        .\sect_len_buf_reg[3]_0 (\bus_wide_gen.fifo_burst_n_12 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_gmem_m_axi_fifo__parameterized0_7 fifo_rreq
       (.D({fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29}),
        .E(fifo_rreq_n_126),
        .Q({\start_addr_reg_n_7_[31] ,\start_addr_reg_n_7_[30] ,\start_addr_reg_n_7_[29] ,\start_addr_reg_n_7_[28] ,\start_addr_reg_n_7_[27] ,\start_addr_reg_n_7_[26] ,\start_addr_reg_n_7_[25] ,\start_addr_reg_n_7_[24] ,\start_addr_reg_n_7_[23] ,\start_addr_reg_n_7_[22] ,\start_addr_reg_n_7_[21] ,\start_addr_reg_n_7_[20] ,\start_addr_reg_n_7_[19] ,\start_addr_reg_n_7_[18] ,\start_addr_reg_n_7_[17] ,\start_addr_reg_n_7_[16] ,\start_addr_reg_n_7_[15] ,\start_addr_reg_n_7_[14] ,\start_addr_reg_n_7_[13] ,\start_addr_reg_n_7_[12] }),
        .S({fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_7),
        .fifo_rreq_valid_buf_reg_0(last_sect),
        .fifo_rreq_valid_buf_reg_1(rreq_handling_reg_n_7),
        .full_n_reg_0(rs2f_rreq_valid),
        .invalid_len_event0(invalid_len_event0),
        .last_sect_carry__0({\sect_cnt_reg_n_7_[19] ,\sect_cnt_reg_n_7_[18] ,\sect_cnt_reg_n_7_[17] ,\sect_cnt_reg_n_7_[16] ,\sect_cnt_reg_n_7_[15] ,\sect_cnt_reg_n_7_[14] ,\sect_cnt_reg_n_7_[13] ,\sect_cnt_reg_n_7_[12] ,\sect_cnt_reg_n_7_[0] }),
        .last_sect_carry__0_0(p_0_in0_in[19:12]),
        .next_rreq(next_rreq),
        .p_21_in(p_21_in),
        .push(push),
        .\q_reg[34]_0 ({fifo_rreq_n_119,fifo_rreq_n_120,fifo_rreq_n_121}),
        .\q_reg[38]_0 ({fifo_rreq_n_115,fifo_rreq_n_116,fifo_rreq_n_117,fifo_rreq_n_118}),
        .\q_reg[42]_0 ({fifo_rreq_n_111,fifo_rreq_n_112,fifo_rreq_n_113,fifo_rreq_n_114}),
        .\q_reg[46]_0 ({fifo_rreq_n_107,fifo_rreq_n_108,fifo_rreq_n_109,fifo_rreq_n_110}),
        .\q_reg[50]_0 ({fifo_rreq_n_103,fifo_rreq_n_104,fifo_rreq_n_105,fifo_rreq_n_106}),
        .\q_reg[54]_0 ({fifo_rreq_n_99,fifo_rreq_n_100,fifo_rreq_n_101,fifo_rreq_n_102}),
        .\q_reg[58]_0 ({fifo_rreq_n_95,fifo_rreq_n_96,fifo_rreq_n_97,fifo_rreq_n_98}),
        .\q_reg[61]_0 ({fifo_rreq_data,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72,fifo_rreq_n_73,fifo_rreq_n_74,fifo_rreq_n_75,fifo_rreq_n_76,fifo_rreq_n_77,fifo_rreq_n_78,fifo_rreq_n_79,fifo_rreq_n_80,fifo_rreq_n_81,fifo_rreq_n_82,fifo_rreq_n_83,fifo_rreq_n_84,fifo_rreq_n_85,fifo_rreq_n_86,fifo_rreq_n_87,fifo_rreq_n_88,fifo_rreq_n_89,fifo_rreq_n_90,fifo_rreq_n_91,fifo_rreq_n_92,fifo_rreq_n_93,fifo_rreq_n_94}),
        .\q_reg[63]_0 ({rs2f_rreq_data[63:32],rs2f_rreq_data[30:0]}),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[18] ({fifo_rreq_n_122,fifo_rreq_n_123,fifo_rreq_n_124}));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_7),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_7,first_sect_carry_n_8,first_sect_carry_n_9,first_sect_carry_n_10}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_7,first_sect_carry_i_2__0_n_7,first_sect_carry_i_3__0_n_7,first_sect_carry_i_4__0_n_7}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_7),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_9,first_sect_carry__0_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__0_n_7,first_sect_carry__0_i_2__0_n_7,first_sect_carry__0_i_3__0_n_7}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__0
       (.I0(p_0_in[18]),
        .I1(\sect_cnt_reg_n_7_[18] ),
        .I2(p_0_in[19]),
        .I3(\sect_cnt_reg_n_7_[19] ),
        .O(first_sect_carry__0_i_1__0_n_7));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg_n_7_[15] ),
        .I1(p_0_in[15]),
        .I2(p_0_in[16]),
        .I3(\sect_cnt_reg_n_7_[16] ),
        .I4(\sect_cnt_reg_n_7_[17] ),
        .I5(p_0_in[17]),
        .O(first_sect_carry__0_i_2__0_n_7));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_7_[12] ),
        .I1(p_0_in[12]),
        .I2(p_0_in[13]),
        .I3(\sect_cnt_reg_n_7_[13] ),
        .I4(\sect_cnt_reg_n_7_[14] ),
        .I5(p_0_in[14]),
        .O(first_sect_carry__0_i_3__0_n_7));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_7_[9] ),
        .I1(p_0_in[9]),
        .I2(p_0_in[10]),
        .I3(\sect_cnt_reg_n_7_[10] ),
        .I4(\sect_cnt_reg_n_7_[11] ),
        .I5(p_0_in[11]),
        .O(first_sect_carry_i_1__0_n_7));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_7_[6] ),
        .I1(p_0_in[6]),
        .I2(p_0_in[7]),
        .I3(\sect_cnt_reg_n_7_[7] ),
        .I4(\sect_cnt_reg_n_7_[8] ),
        .I5(p_0_in[8]),
        .O(first_sect_carry_i_2__0_n_7));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_7_[3] ),
        .I1(p_0_in[3]),
        .I2(p_0_in[4]),
        .I3(\sect_cnt_reg_n_7_[4] ),
        .I4(\sect_cnt_reg_n_7_[5] ),
        .I5(p_0_in[5]),
        .O(first_sect_carry_i_3__0_n_7));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_7_[0] ),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(\sect_cnt_reg_n_7_[1] ),
        .I4(\sect_cnt_reg_n_7_[2] ),
        .I5(p_0_in[2]),
        .O(first_sect_carry_i_4__0_n_7));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_21_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_7,last_sect_carry_n_8,last_sect_carry_n_9,last_sect_carry_n_10}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__0_n_7,last_sect_carry_i_2__0_n_7,last_sect_carry_i_3__0_n_7,last_sect_carry_i_4__0_n_7}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_7),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_9,last_sect_carry__0_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rreq_n_122,fifo_rreq_n_123,fifo_rreq_n_124}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_7_[9] ),
        .I1(p_0_in0_in[9]),
        .I2(\sect_cnt_reg_n_7_[10] ),
        .I3(p_0_in0_in[10]),
        .I4(p_0_in0_in[11]),
        .I5(\sect_cnt_reg_n_7_[11] ),
        .O(last_sect_carry_i_1__0_n_7));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_7_[6] ),
        .I1(p_0_in0_in[6]),
        .I2(\sect_cnt_reg_n_7_[7] ),
        .I3(p_0_in0_in[7]),
        .I4(p_0_in0_in[8]),
        .I5(\sect_cnt_reg_n_7_[8] ),
        .O(last_sect_carry_i_2__0_n_7));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_7_[3] ),
        .I1(p_0_in0_in[3]),
        .I2(\sect_cnt_reg_n_7_[4] ),
        .I3(p_0_in0_in[4]),
        .I4(p_0_in0_in[5]),
        .I5(\sect_cnt_reg_n_7_[5] ),
        .O(last_sect_carry_i_3__0_n_7));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_7_[0] ),
        .I1(p_0_in0_in[0]),
        .I2(\sect_cnt_reg_n_7_[1] ),
        .I3(p_0_in0_in[1]),
        .I4(p_0_in0_in[2]),
        .I5(\sect_cnt_reg_n_7_[2] ),
        .O(last_sect_carry_i_4__0_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10}),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],buff_rdata_n_57}),
        .O({p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14}),
        .S({buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_7),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_9,p_0_out_carry__0_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mOutPtr_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_12,p_0_out_carry__0_n_13,p_0_out_carry__0_n_14}),
        .S({1'b0,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_16),
        .Q(rreq_handling_reg_n_7),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_gmem_m_axi_reg_slice__parameterized0 rs_rdata
       (.CO(CO),
        .D(D[3:1]),
        .E(E),
        .I_RDATA(I_RDATA),
        .Q(rs_rdata_n_9),
        .SR(SR),
        .\ap_CS_fsm_reg[15] (\ap_CS_fsm_reg[15] ),
        .\ap_CS_fsm_reg[15]_0 (\ap_CS_fsm_reg[15]_0 ),
        .\ap_CS_fsm_reg[16] (\ap_CS_fsm_reg[16] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg_0),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(ap_rst_n_1),
        .ap_rst_n_2(ap_rst_n_2),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\data_p2_reg[15]_0 ({\bus_wide_gen.data_buf_reg_n_7_[15] ,\bus_wide_gen.data_buf_reg_n_7_[14] ,\bus_wide_gen.data_buf_reg_n_7_[13] ,\bus_wide_gen.data_buf_reg_n_7_[12] ,\bus_wide_gen.data_buf_reg_n_7_[11] ,\bus_wide_gen.data_buf_reg_n_7_[10] ,\bus_wide_gen.data_buf_reg_n_7_[9] ,\bus_wide_gen.data_buf_reg_n_7_[8] ,\bus_wide_gen.data_buf_reg_n_7_[7] ,\bus_wide_gen.data_buf_reg_n_7_[6] ,\bus_wide_gen.data_buf_reg_n_7_[5] ,\bus_wide_gen.data_buf_reg_n_7_[4] ,\bus_wide_gen.data_buf_reg_n_7_[3] ,\bus_wide_gen.data_buf_reg_n_7_[2] ,\bus_wide_gen.data_buf_reg_n_7_[1] ,\bus_wide_gen.data_buf_reg_n_7_[0] }),
        .\data_p2_reg[32] (\data_p2_reg[63] [0]),
        .gmem_ARREADY(gmem_ARREADY),
        .i_reg_3030(i_reg_3030),
        .icmp_ln32_1_reg_757_pp0_iter1_reg(icmp_ln32_1_reg_757_pp0_iter1_reg),
        .icmp_ln32_reg_738(icmp_ln32_reg_738),
        .\icmp_ln32_reg_738_reg[0] (gmem_ARLEN),
        .load_p2(load_p2),
        .p_0_in__0(p_0_in__0),
        .\q0_reg[0] ({Q[9:4],Q[1]}),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg_0(\bus_wide_gen.rdata_valid_t_reg_n_7 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_gmem_m_axi_reg_slice_8 rs_rreq
       (.D(D[0]),
        .Q({Q[5],Q[3:0]}),
        .SR(SR),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .\data_p1_reg[63]_0 ({rs2f_rreq_data[63:32],rs2f_rreq_data[30:0]}),
        .\data_p2_reg[32]_0 ({gmem_ARLEN,\data_p2_reg[30] }),
        .\data_p2_reg[33]_0 (rs_rdata_n_9),
        .\data_p2_reg[63]_0 (\data_p2_reg[63] ),
        .gmem_ARREADY(gmem_ARREADY),
        .icmp_ln32_reg_738(icmp_ln32_reg_738),
        .load_p2(load_p2),
        .push(push),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg),
        .\state_reg[0]_0 (rs2f_rreq_valid));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_7_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_7_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(p_0_in[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(p_0_in[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(p_0_in[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(p_0_in[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(p_0_in[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(p_0_in[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(p_0_in[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[7] ),
        .O(sect_addr[19]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_7_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(p_0_in[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(p_0_in[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(p_0_in[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(p_0_in[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(p_0_in[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(p_0_in[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(p_0_in[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(p_0_in[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(p_0_in[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(p_0_in[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_7_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(p_0_in[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(p_0_in[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_7_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_7_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_7_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_7_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_7_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_7_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_7_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_7_[10] ),
        .R(fifo_rctl_n_10));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_7_[11] ),
        .R(fifo_rctl_n_10));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_7_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_7_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_7_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_7_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_7_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_7_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_7_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_7_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_7_[1] ),
        .R(fifo_rctl_n_10));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_7_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_7_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_7_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_7_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_7_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_7_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_7_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_7_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_7_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_7_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_7_[2] ),
        .R(fifo_rctl_n_10));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_7_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_7_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_7_[3] ),
        .R(fifo_rctl_n_10));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_7_[4] ),
        .R(fifo_rctl_n_10));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_7_[5] ),
        .R(fifo_rctl_n_10));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_7_[6] ),
        .R(fifo_rctl_n_10));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_7_[7] ),
        .R(fifo_rctl_n_10));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_7_[8] ),
        .R(fifo_rctl_n_10));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_7_[9] ),
        .R(fifo_rctl_n_10));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_7,sect_cnt0_carry_n_8,sect_cnt0_carry_n_9,sect_cnt0_carry_n_10}),
        .CYINIT(\sect_cnt_reg_n_7_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_7_[4] ,\sect_cnt_reg_n_7_[3] ,\sect_cnt_reg_n_7_[2] ,\sect_cnt_reg_n_7_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_7),
        .CO({sect_cnt0_carry__0_n_7,sect_cnt0_carry__0_n_8,sect_cnt0_carry__0_n_9,sect_cnt0_carry__0_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_7_[8] ,\sect_cnt_reg_n_7_[7] ,\sect_cnt_reg_n_7_[6] ,\sect_cnt_reg_n_7_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_7),
        .CO({sect_cnt0_carry__1_n_7,sect_cnt0_carry__1_n_8,sect_cnt0_carry__1_n_9,sect_cnt0_carry__1_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_7_[12] ,\sect_cnt_reg_n_7_[11] ,\sect_cnt_reg_n_7_[10] ,\sect_cnt_reg_n_7_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_7),
        .CO({sect_cnt0_carry__2_n_7,sect_cnt0_carry__2_n_8,sect_cnt0_carry__2_n_9,sect_cnt0_carry__2_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_7_[16] ,\sect_cnt_reg_n_7_[15] ,\sect_cnt_reg_n_7_[14] ,\sect_cnt_reg_n_7_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_7),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_9,sect_cnt0_carry__3_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_7_[19] ,\sect_cnt_reg_n_7_[18] ,\sect_cnt_reg_n_7_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_126),
        .D(fifo_rreq_n_29),
        .Q(\sect_cnt_reg_n_7_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_126),
        .D(fifo_rreq_n_19),
        .Q(\sect_cnt_reg_n_7_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_126),
        .D(fifo_rreq_n_18),
        .Q(\sect_cnt_reg_n_7_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_126),
        .D(fifo_rreq_n_17),
        .Q(\sect_cnt_reg_n_7_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_126),
        .D(fifo_rreq_n_16),
        .Q(\sect_cnt_reg_n_7_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_126),
        .D(fifo_rreq_n_15),
        .Q(\sect_cnt_reg_n_7_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_126),
        .D(fifo_rreq_n_14),
        .Q(\sect_cnt_reg_n_7_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_126),
        .D(fifo_rreq_n_13),
        .Q(\sect_cnt_reg_n_7_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_126),
        .D(fifo_rreq_n_12),
        .Q(\sect_cnt_reg_n_7_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_126),
        .D(fifo_rreq_n_11),
        .Q(\sect_cnt_reg_n_7_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_126),
        .D(fifo_rreq_n_10),
        .Q(\sect_cnt_reg_n_7_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_126),
        .D(fifo_rreq_n_28),
        .Q(\sect_cnt_reg_n_7_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_126),
        .D(fifo_rreq_n_27),
        .Q(\sect_cnt_reg_n_7_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_126),
        .D(fifo_rreq_n_26),
        .Q(\sect_cnt_reg_n_7_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_126),
        .D(fifo_rreq_n_25),
        .Q(\sect_cnt_reg_n_7_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_126),
        .D(fifo_rreq_n_24),
        .Q(\sect_cnt_reg_n_7_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_126),
        .D(fifo_rreq_n_23),
        .Q(\sect_cnt_reg_n_7_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_126),
        .D(fifo_rreq_n_22),
        .Q(\sect_cnt_reg_n_7_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_126),
        .D(fifo_rreq_n_21),
        .Q(\sect_cnt_reg_n_7_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_126),
        .D(fifo_rreq_n_20),
        .Q(\sect_cnt_reg_n_7_[9] ),
        .R(SR));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_17),
        .Q(\sect_end_buf_reg_n_7_[1] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len_buf[0]),
        .I1(\start_addr_buf_reg_n_7_[2] ),
        .I2(\end_addr_buf_reg_n_7_[2] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[1]_i_1 
       (.I0(beat_len_buf[1]),
        .I1(\start_addr_buf_reg_n_7_[3] ),
        .I2(\end_addr_buf_reg_n_7_[3] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[2]_i_1 
       (.I0(beat_len_buf[2]),
        .I1(\start_addr_buf_reg_n_7_[4] ),
        .I2(\end_addr_buf_reg_n_7_[4] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[3]_i_1 
       (.I0(beat_len_buf[3]),
        .I1(\start_addr_buf_reg_n_7_[5] ),
        .I2(\end_addr_buf_reg_n_7_[5] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[4]_i_1 
       (.I0(beat_len_buf[4]),
        .I1(\start_addr_buf_reg_n_7_[6] ),
        .I2(\end_addr_buf_reg_n_7_[6] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[5]_i_1 
       (.I0(beat_len_buf[5]),
        .I1(\start_addr_buf_reg_n_7_[7] ),
        .I2(\end_addr_buf_reg_n_7_[7] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[6]_i_1 
       (.I0(beat_len_buf[6]),
        .I1(\start_addr_buf_reg_n_7_[8] ),
        .I2(\end_addr_buf_reg_n_7_[8] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[7]_i_1 
       (.I0(beat_len_buf[7]),
        .I1(\start_addr_buf_reg_n_7_[9] ),
        .I2(\end_addr_buf_reg_n_7_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[8]_i_1 
       (.I0(beat_len_buf[8]),
        .I1(\start_addr_buf_reg_n_7_[10] ),
        .I2(\end_addr_buf_reg_n_7_[10] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[9]_i_2 
       (.I0(beat_len_buf[9]),
        .I1(\start_addr_buf_reg_n_7_[11] ),
        .I2(\end_addr_buf_reg_n_7_[11] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_7 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[0]_i_1_n_7 ),
        .Q(\sect_len_buf_reg_n_7_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[1]_i_1_n_7 ),
        .Q(\sect_len_buf_reg_n_7_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[2]_i_1_n_7 ),
        .Q(\sect_len_buf_reg_n_7_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[3]_i_1_n_7 ),
        .Q(\sect_len_buf_reg_n_7_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[4]_i_1_n_7 ),
        .Q(\sect_len_buf_reg_n_7_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[5]_i_1_n_7 ),
        .Q(\sect_len_buf_reg_n_7_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[6]_i_1_n_7 ),
        .Q(\sect_len_buf_reg_n_7_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[7]_i_1_n_7 ),
        .Q(\sect_len_buf_reg_n_7_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[8]_i_1_n_7 ),
        .Q(\sect_len_buf_reg_n_7_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[9]_i_2_n_7 ),
        .Q(\sect_len_buf_reg_n_7_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_7_[10] ),
        .Q(\start_addr_buf_reg_n_7_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_7_[11] ),
        .Q(\start_addr_buf_reg_n_7_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_7_[12] ),
        .Q(p_0_in[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_7_[13] ),
        .Q(p_0_in[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_7_[14] ),
        .Q(p_0_in[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_7_[15] ),
        .Q(p_0_in[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_7_[16] ),
        .Q(p_0_in[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_7_[17] ),
        .Q(p_0_in[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_7_[18] ),
        .Q(p_0_in[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_7_[19] ),
        .Q(p_0_in[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_7_[1] ),
        .Q(\start_addr_buf_reg_n_7_[1] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_7_[20] ),
        .Q(p_0_in[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_7_[21] ),
        .Q(p_0_in[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_7_[22] ),
        .Q(p_0_in[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_7_[23] ),
        .Q(p_0_in[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_7_[24] ),
        .Q(p_0_in[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_7_[25] ),
        .Q(p_0_in[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_7_[26] ),
        .Q(p_0_in[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_7_[27] ),
        .Q(p_0_in[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_7_[28] ),
        .Q(p_0_in[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_7_[29] ),
        .Q(p_0_in[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_7_[2] ),
        .Q(\start_addr_buf_reg_n_7_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_7_[30] ),
        .Q(p_0_in[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_7_[31] ),
        .Q(p_0_in[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_7_[3] ),
        .Q(\start_addr_buf_reg_n_7_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_7_[4] ),
        .Q(\start_addr_buf_reg_n_7_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_7_[5] ),
        .Q(\start_addr_buf_reg_n_7_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_7_[6] ),
        .Q(\start_addr_buf_reg_n_7_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_7_[7] ),
        .Q(\start_addr_buf_reg_n_7_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_7_[8] ),
        .Q(\start_addr_buf_reg_n_7_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_7_[9] ),
        .Q(\start_addr_buf_reg_n_7_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_85),
        .Q(\start_addr_reg_n_7_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_84),
        .Q(\start_addr_reg_n_7_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_83),
        .Q(\start_addr_reg_n_7_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_82),
        .Q(\start_addr_reg_n_7_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_81),
        .Q(\start_addr_reg_n_7_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_80),
        .Q(\start_addr_reg_n_7_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_79),
        .Q(\start_addr_reg_n_7_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_78),
        .Q(\start_addr_reg_n_7_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_77),
        .Q(\start_addr_reg_n_7_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_76),
        .Q(\start_addr_reg_n_7_[19] ),
        .R(SR));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_94),
        .Q(\start_addr_reg_n_7_[1] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_75),
        .Q(\start_addr_reg_n_7_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_74),
        .Q(\start_addr_reg_n_7_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_73),
        .Q(\start_addr_reg_n_7_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_72),
        .Q(\start_addr_reg_n_7_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_71),
        .Q(\start_addr_reg_n_7_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_70),
        .Q(\start_addr_reg_n_7_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_69),
        .Q(\start_addr_reg_n_7_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_68),
        .Q(\start_addr_reg_n_7_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_67),
        .Q(\start_addr_reg_n_7_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_66),
        .Q(\start_addr_reg_n_7_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_93),
        .Q(\start_addr_reg_n_7_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_65),
        .Q(\start_addr_reg_n_7_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_64),
        .Q(\start_addr_reg_n_7_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_92),
        .Q(\start_addr_reg_n_7_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_91),
        .Q(\start_addr_reg_n_7_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_90),
        .Q(\start_addr_reg_n_7_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_89),
        .Q(\start_addr_reg_n_7_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_88),
        .Q(\start_addr_reg_n_7_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_87),
        .Q(\start_addr_reg_n_7_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_86),
        .Q(\start_addr_reg_n_7_[9] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_gmem_m_axi_reg_slice
   (gmem_AWREADY,
    D,
    ap_rst_n_0,
    \state_reg[0]_0 ,
    E,
    push,
    \data_p1_reg[63]_0 ,
    SR,
    ap_clk,
    ap_enable_reg_pp5_iter0,
    \ap_CS_fsm_reg[39] ,
    Q,
    ap_rst_n,
    ap_enable_reg_pp6_iter0,
    ap_block_pp6_stage0_subdone,
    ap_enable_reg_pp6_iter0_reg,
    rs2f_wreq_ack,
    \data_p2_reg[63]_0 );
  output gmem_AWREADY;
  output [0:0]D;
  output ap_rst_n_0;
  output [0:0]\state_reg[0]_0 ;
  output [0:0]E;
  output push;
  output [62:0]\data_p1_reg[63]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ap_enable_reg_pp5_iter0;
  input [0:0]\ap_CS_fsm_reg[39] ;
  input [2:0]Q;
  input ap_rst_n;
  input ap_enable_reg_pp6_iter0;
  input ap_block_pp6_stage0_subdone;
  input [0:0]ap_enable_reg_pp6_iter0_reg;
  input rs2f_wreq_ack;
  input [62:0]\data_p2_reg[63]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[39] ;
  wire ap_block_pp6_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp5_iter0;
  wire ap_enable_reg_pp6_iter0;
  wire ap_enable_reg_pp6_iter0_i_2_n_7;
  wire [0:0]ap_enable_reg_pp6_iter0_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \data_p1[0]_i_1_n_7 ;
  wire \data_p1[10]_i_1_n_7 ;
  wire \data_p1[11]_i_1_n_7 ;
  wire \data_p1[12]_i_1_n_7 ;
  wire \data_p1[13]_i_1_n_7 ;
  wire \data_p1[14]_i_1_n_7 ;
  wire \data_p1[15]_i_1_n_7 ;
  wire \data_p1[16]_i_1_n_7 ;
  wire \data_p1[17]_i_1_n_7 ;
  wire \data_p1[18]_i_1_n_7 ;
  wire \data_p1[19]_i_1_n_7 ;
  wire \data_p1[1]_i_1_n_7 ;
  wire \data_p1[20]_i_1_n_7 ;
  wire \data_p1[21]_i_1_n_7 ;
  wire \data_p1[22]_i_1_n_7 ;
  wire \data_p1[23]_i_1_n_7 ;
  wire \data_p1[24]_i_1_n_7 ;
  wire \data_p1[25]_i_1_n_7 ;
  wire \data_p1[26]_i_1_n_7 ;
  wire \data_p1[27]_i_1_n_7 ;
  wire \data_p1[28]_i_1_n_7 ;
  wire \data_p1[29]_i_1_n_7 ;
  wire \data_p1[2]_i_1_n_7 ;
  wire \data_p1[30]_i_1_n_7 ;
  wire \data_p1[32]_i_1_n_7 ;
  wire \data_p1[33]_i_1_n_7 ;
  wire \data_p1[34]_i_1_n_7 ;
  wire \data_p1[35]_i_1_n_7 ;
  wire \data_p1[36]_i_1_n_7 ;
  wire \data_p1[37]_i_1_n_7 ;
  wire \data_p1[38]_i_1_n_7 ;
  wire \data_p1[39]_i_1_n_7 ;
  wire \data_p1[3]_i_1_n_7 ;
  wire \data_p1[40]_i_1_n_7 ;
  wire \data_p1[41]_i_1_n_7 ;
  wire \data_p1[42]_i_1_n_7 ;
  wire \data_p1[43]_i_1_n_7 ;
  wire \data_p1[44]_i_1_n_7 ;
  wire \data_p1[45]_i_1_n_7 ;
  wire \data_p1[46]_i_1_n_7 ;
  wire \data_p1[47]_i_1_n_7 ;
  wire \data_p1[48]_i_1_n_7 ;
  wire \data_p1[49]_i_1_n_7 ;
  wire \data_p1[4]_i_1_n_7 ;
  wire \data_p1[50]_i_1_n_7 ;
  wire \data_p1[51]_i_1_n_7 ;
  wire \data_p1[52]_i_1_n_7 ;
  wire \data_p1[53]_i_1_n_7 ;
  wire \data_p1[54]_i_1_n_7 ;
  wire \data_p1[55]_i_1_n_7 ;
  wire \data_p1[56]_i_1_n_7 ;
  wire \data_p1[57]_i_1_n_7 ;
  wire \data_p1[58]_i_1_n_7 ;
  wire \data_p1[59]_i_1_n_7 ;
  wire \data_p1[5]_i_1_n_7 ;
  wire \data_p1[60]_i_1_n_7 ;
  wire \data_p1[61]_i_1_n_7 ;
  wire \data_p1[62]_i_1_n_7 ;
  wire \data_p1[63]_i_2_n_7 ;
  wire \data_p1[6]_i_1_n_7 ;
  wire \data_p1[7]_i_1_n_7 ;
  wire \data_p1[8]_i_1_n_7 ;
  wire \data_p1[9]_i_1_n_7 ;
  wire [62:0]\data_p1_reg[63]_0 ;
  wire [63:0]data_p2;
  wire [62:0]\data_p2_reg[63]_0 ;
  wire gmem_AWREADY;
  wire load_p1;
  wire [1:0]next__0;
  wire push;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1_n_7;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_7 ;
  wire \state[1]_i_1_n_7 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h00006222)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(gmem_AWREADY),
        .I3(Q[1]),
        .I4(rs2f_wreq_ack),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h00AA95C0)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(rs2f_wreq_ack),
        .I1(Q[1]),
        .I2(gmem_AWREADY),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h88880F00)) 
    \ap_CS_fsm[39]_i_1 
       (.I0(ap_enable_reg_pp5_iter0),
        .I1(\ap_CS_fsm_reg[39] ),
        .I2(gmem_AWREADY),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D));
  LUT6 #(
    .INIT(64'h008A8A8A8A8A8A8A)) 
    ap_enable_reg_pp6_iter0_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp6_iter0),
        .I2(ap_enable_reg_pp6_iter0_i_2_n_7),
        .I3(Q[2]),
        .I4(ap_block_pp6_stage0_subdone),
        .I5(ap_enable_reg_pp6_iter0_reg),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ap_enable_reg_pp6_iter0_i_2
       (.I0(gmem_AWREADY),
        .I1(Q[1]),
        .O(ap_enable_reg_pp6_iter0_i_2_n_7));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [0]),
        .O(\data_p1[0]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [10]),
        .O(\data_p1[10]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [11]),
        .O(\data_p1[11]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [12]),
        .O(\data_p1[12]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [13]),
        .O(\data_p1[13]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [14]),
        .O(\data_p1[14]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [15]),
        .O(\data_p1[15]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [16]),
        .O(\data_p1[16]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [17]),
        .O(\data_p1[17]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [18]),
        .O(\data_p1[18]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [19]),
        .O(\data_p1[19]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [1]),
        .O(\data_p1[1]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [20]),
        .O(\data_p1[20]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [21]),
        .O(\data_p1[21]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [22]),
        .O(\data_p1[22]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [23]),
        .O(\data_p1[23]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [24]),
        .O(\data_p1[24]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [25]),
        .O(\data_p1[25]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [26]),
        .O(\data_p1[26]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [27]),
        .O(\data_p1[27]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [28]),
        .O(\data_p1[28]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [29]),
        .O(\data_p1[29]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [2]),
        .O(\data_p1[2]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [30]),
        .O(\data_p1[30]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [31]),
        .O(\data_p1[32]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [32]),
        .O(\data_p1[33]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [33]),
        .O(\data_p1[34]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [34]),
        .O(\data_p1[35]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [35]),
        .O(\data_p1[36]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [36]),
        .O(\data_p1[37]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [37]),
        .O(\data_p1[38]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [38]),
        .O(\data_p1[39]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [3]),
        .O(\data_p1[3]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [39]),
        .O(\data_p1[40]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [40]),
        .O(\data_p1[41]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [41]),
        .O(\data_p1[42]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [42]),
        .O(\data_p1[43]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [43]),
        .O(\data_p1[44]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [44]),
        .O(\data_p1[45]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [45]),
        .O(\data_p1[46]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [46]),
        .O(\data_p1[47]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [47]),
        .O(\data_p1[48]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [48]),
        .O(\data_p1[49]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [4]),
        .O(\data_p1[4]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [49]),
        .O(\data_p1[50]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [50]),
        .O(\data_p1[51]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [51]),
        .O(\data_p1[52]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [52]),
        .O(\data_p1[53]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [53]),
        .O(\data_p1[54]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [54]),
        .O(\data_p1[55]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [55]),
        .O(\data_p1[56]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [56]),
        .O(\data_p1[57]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [57]),
        .O(\data_p1[58]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [58]),
        .O(\data_p1[59]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [5]),
        .O(\data_p1[5]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [59]),
        .O(\data_p1[60]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [60]),
        .O(\data_p1[61]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [61]),
        .O(\data_p1[62]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h2B202020)) 
    \data_p1[63]_i_1 
       (.I0(rs2f_wreq_ack),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(Q[1]),
        .I4(gmem_AWREADY),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [62]),
        .O(\data_p1[63]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [6]),
        .O(\data_p1[6]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [7]),
        .O(\data_p1[7]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [8]),
        .O(\data_p1[8]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [9]),
        .O(\data_p1[9]_i_1_n_7 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_7 ),
        .Q(\data_p1_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_7 ),
        .Q(\data_p1_reg[63]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[63]_i_1 
       (.I0(Q[1]),
        .I1(gmem_AWREADY),
        .O(E));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [31]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [32]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [33]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [34]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [35]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [36]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [37]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [38]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [39]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [40]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [41]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [42]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [43]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [44]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [45]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [46]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [47]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [48]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [49]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [50]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [51]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [52]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [53]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [54]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [55]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [56]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [57]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [58]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [59]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [60]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [61]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [62]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(\state_reg[0]_0 ),
        .I1(rs2f_wreq_ack),
        .O(push));
  LUT5 #(
    .INIT(32'hFD51FF51)) 
    s_ready_t_i_1
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(rs2f_wreq_ack),
        .I3(gmem_AWREADY),
        .I4(Q[1]),
        .O(s_ready_t_i_1_n_7));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_7),
        .Q(gmem_AWREADY),
        .R(SR));
  LUT5 #(
    .INIT(32'hFC4C4C4C)) 
    \state[0]_i_1__1 
       (.I0(rs2f_wreq_ack),
        .I1(\state_reg[0]_0 ),
        .I2(state),
        .I3(Q[1]),
        .I4(gmem_AWREADY),
        .O(\state[0]_i_1__1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hBFFFBBBB)) 
    \state[1]_i_1 
       (.I0(rs2f_wreq_ack),
        .I1(\state_reg[0]_0 ),
        .I2(gmem_AWREADY),
        .I3(Q[1]),
        .I4(state),
        .O(\state[1]_i_1_n_7 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_7 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_7 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "loss_derivative_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_gmem_m_axi_reg_slice_8
   (gmem_ARREADY,
    s_ready_t_reg_0,
    D,
    \state_reg[0]_0 ,
    push,
    \data_p1_reg[63]_0 ,
    SR,
    ap_clk,
    Q,
    \ap_CS_fsm_reg[1] ,
    \data_p2_reg[33]_0 ,
    icmp_ln32_reg_738,
    rs2f_rreq_ack,
    \data_p2_reg[63]_0 ,
    \data_p2_reg[32]_0 ,
    load_p2);
  output gmem_ARREADY;
  output s_ready_t_reg_0;
  output [0:0]D;
  output [0:0]\state_reg[0]_0 ;
  output push;
  output [62:0]\data_p1_reg[63]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [4:0]Q;
  input \ap_CS_fsm_reg[1] ;
  input [0:0]\data_p2_reg[33]_0 ;
  input icmp_ln32_reg_738;
  input rs2f_rreq_ack;
  input [31:0]\data_p2_reg[63]_0 ;
  input [31:0]\data_p2_reg[32]_0 ;
  input load_p2;

  wire [0:0]D;
  wire \FSM_sequential_state[1]_i_2__0_n_7 ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire \data_p1[0]_i_1__0_n_7 ;
  wire \data_p1[10]_i_1__0_n_7 ;
  wire \data_p1[11]_i_1__0_n_7 ;
  wire \data_p1[12]_i_1__0_n_7 ;
  wire \data_p1[13]_i_1__0_n_7 ;
  wire \data_p1[14]_i_1__0_n_7 ;
  wire \data_p1[15]_i_1__0_n_7 ;
  wire \data_p1[16]_i_1__0_n_7 ;
  wire \data_p1[17]_i_1__0_n_7 ;
  wire \data_p1[18]_i_1__0_n_7 ;
  wire \data_p1[19]_i_1__0_n_7 ;
  wire \data_p1[1]_i_1__0_n_7 ;
  wire \data_p1[20]_i_1__0_n_7 ;
  wire \data_p1[21]_i_1__0_n_7 ;
  wire \data_p1[22]_i_1__0_n_7 ;
  wire \data_p1[23]_i_1__0_n_7 ;
  wire \data_p1[24]_i_1__0_n_7 ;
  wire \data_p1[25]_i_1__0_n_7 ;
  wire \data_p1[26]_i_1__0_n_7 ;
  wire \data_p1[27]_i_1__0_n_7 ;
  wire \data_p1[28]_i_1__0_n_7 ;
  wire \data_p1[29]_i_1__0_n_7 ;
  wire \data_p1[2]_i_1__0_n_7 ;
  wire \data_p1[30]_i_1__0_n_7 ;
  wire \data_p1[32]_i_1__0_n_7 ;
  wire \data_p1[33]_i_1__0_n_7 ;
  wire \data_p1[34]_i_1__0_n_7 ;
  wire \data_p1[35]_i_1__0_n_7 ;
  wire \data_p1[36]_i_1__0_n_7 ;
  wire \data_p1[37]_i_1__0_n_7 ;
  wire \data_p1[38]_i_1__0_n_7 ;
  wire \data_p1[39]_i_1__0_n_7 ;
  wire \data_p1[3]_i_1__0_n_7 ;
  wire \data_p1[40]_i_1__0_n_7 ;
  wire \data_p1[41]_i_1__0_n_7 ;
  wire \data_p1[42]_i_1__0_n_7 ;
  wire \data_p1[43]_i_1__0_n_7 ;
  wire \data_p1[44]_i_1__0_n_7 ;
  wire \data_p1[45]_i_1__0_n_7 ;
  wire \data_p1[46]_i_1__0_n_7 ;
  wire \data_p1[47]_i_1__0_n_7 ;
  wire \data_p1[48]_i_1__0_n_7 ;
  wire \data_p1[49]_i_1__0_n_7 ;
  wire \data_p1[4]_i_1__0_n_7 ;
  wire \data_p1[50]_i_1__0_n_7 ;
  wire \data_p1[51]_i_1__0_n_7 ;
  wire \data_p1[52]_i_1__0_n_7 ;
  wire \data_p1[53]_i_1__0_n_7 ;
  wire \data_p1[54]_i_1__0_n_7 ;
  wire \data_p1[55]_i_1__0_n_7 ;
  wire \data_p1[56]_i_1__0_n_7 ;
  wire \data_p1[57]_i_1__0_n_7 ;
  wire \data_p1[58]_i_1__0_n_7 ;
  wire \data_p1[59]_i_1__0_n_7 ;
  wire \data_p1[5]_i_1__0_n_7 ;
  wire \data_p1[60]_i_1__0_n_7 ;
  wire \data_p1[61]_i_1__0_n_7 ;
  wire \data_p1[62]_i_1__0_n_7 ;
  wire \data_p1[63]_i_2__0_n_7 ;
  wire \data_p1[6]_i_1__0_n_7 ;
  wire \data_p1[7]_i_1__0_n_7 ;
  wire \data_p1[8]_i_1__0_n_7 ;
  wire \data_p1[9]_i_1__0_n_7 ;
  wire [62:0]\data_p1_reg[63]_0 ;
  wire [63:0]data_p2;
  wire \data_p2[63]_i_1_n_7 ;
  wire [31:0]\data_p2_reg[32]_0 ;
  wire [0:0]\data_p2_reg[33]_0 ;
  wire [31:0]\data_p2_reg[63]_0 ;
  wire gmem_ARREADY;
  wire icmp_ln32_reg_738;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire push;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1__0_n_7;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1_n_7 ;
  wire \state[1]_i_1__0_n_7 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;

  LUT6 #(
    .INIT(64'h0000000066262626)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .I3(Q[1]),
        .I4(gmem_ARREADY),
        .I5(rs2f_rreq_ack),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h0000AAAA95AAC0CC)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(rs2f_rreq_ack),
        .I1(gmem_ARREADY),
        .I2(Q[1]),
        .I3(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(next__0[1]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(gmem_ARREADY),
        .I1(\data_p2_reg[33]_0 ),
        .I2(Q[4]),
        .I3(icmp_ln32_reg_738),
        .O(\FSM_sequential_state[1]_i_2__0_n_7 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000700000000)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(gmem_ARREADY),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(\ap_CS_fsm_reg[1] ),
        .O(s_ready_t_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(Q[1]),
        .I1(gmem_ARREADY),
        .O(D));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__0 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [0]),
        .O(\data_p1[0]_i_1__0_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [10]),
        .O(\data_p1[10]_i_1__0_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [11]),
        .O(\data_p1[11]_i_1__0_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [12]),
        .O(\data_p1[12]_i_1__0_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [13]),
        .O(\data_p1[13]_i_1__0_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [14]),
        .O(\data_p1[14]_i_1__0_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [15]),
        .O(\data_p1[15]_i_1__0_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [16]),
        .O(\data_p1[16]_i_1__0_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [17]),
        .O(\data_p1[17]_i_1__0_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [18]),
        .O(\data_p1[18]_i_1__0_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [19]),
        .O(\data_p1[19]_i_1__0_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__0 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [1]),
        .O(\data_p1[1]_i_1__0_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [20]),
        .O(\data_p1[20]_i_1__0_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [21]),
        .O(\data_p1[21]_i_1__0_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [22]),
        .O(\data_p1[22]_i_1__0_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [23]),
        .O(\data_p1[23]_i_1__0_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [24]),
        .O(\data_p1[24]_i_1__0_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [25]),
        .O(\data_p1[25]_i_1__0_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [26]),
        .O(\data_p1[26]_i_1__0_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [27]),
        .O(\data_p1[27]_i_1__0_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [28]),
        .O(\data_p1[28]_i_1__0_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [29]),
        .O(\data_p1[29]_i_1__0_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [2]),
        .O(\data_p1[2]_i_1__0_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [30]),
        .O(\data_p1[30]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[32]_i_1__0 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .I4(\data_p2_reg[63]_0 [0]),
        .O(\data_p1[32]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[33]_i_1__0 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [1]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .O(\data_p1[33]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[34]_i_1__0 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [2]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .O(\data_p1[34]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[35]_i_1__0 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [3]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .O(\data_p1[35]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[36]_i_1__0 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [4]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .O(\data_p1[36]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[37]_i_1__0 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [5]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .O(\data_p1[37]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[38]_i_1__0 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [6]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .O(\data_p1[38]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[39]_i_1__0 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [7]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .O(\data_p1[39]_i_1__0_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [3]),
        .O(\data_p1[3]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[40]_i_1__0 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [8]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .O(\data_p1[40]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[41]_i_1__0 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [9]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .O(\data_p1[41]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[42]_i_1__0 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [10]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .O(\data_p1[42]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[43]_i_1__0 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [11]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .O(\data_p1[43]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[44]_i_1__0 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [12]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .O(\data_p1[44]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[45]_i_1__0 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [13]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .O(\data_p1[45]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[46]_i_1__0 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [14]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .O(\data_p1[46]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[47]_i_1__0 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [15]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .O(\data_p1[47]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[48]_i_1__0 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [16]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .O(\data_p1[48]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[49]_i_1__0 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [17]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .O(\data_p1[49]_i_1__0_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [4]),
        .O(\data_p1[4]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[50]_i_1__0 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [18]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .O(\data_p1[50]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[51]_i_1__0 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [19]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .O(\data_p1[51]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[52]_i_1__0 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [20]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .O(\data_p1[52]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[53]_i_1__0 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [21]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .O(\data_p1[53]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[54]_i_1__0 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [22]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .O(\data_p1[54]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[55]_i_1__0 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [23]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .O(\data_p1[55]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[56]_i_1__0 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [24]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .O(\data_p1[56]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[57]_i_1__0 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [25]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .O(\data_p1[57]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[58]_i_1__0 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [26]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .O(\data_p1[58]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[59]_i_1__0 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [27]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .O(\data_p1[59]_i_1__0_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [5]),
        .O(\data_p1[5]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[60]_i_1__0 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [28]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .O(\data_p1[60]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[61]_i_1__0 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [29]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .O(\data_p1[61]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[62]_i_1__0 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [30]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .O(\data_p1[62]_i_1__0_n_7 ));
  LUT6 #(
    .INIT(64'h22222222B000BBBB)) 
    \data_p1[63]_i_1__0 
       (.I0(rs2f_rreq_ack),
        .I1(state__0[1]),
        .I2(gmem_ARREADY),
        .I3(Q[1]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .I5(state__0[0]),
        .O(load_p1));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[63]_i_2__0 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [31]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .O(\data_p1[63]_i_2__0_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [6]),
        .O(\data_p1[6]_i_1__0_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [7]),
        .O(\data_p1[7]_i_1__0_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [8]),
        .O(\data_p1[8]_i_1__0_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [9]),
        .O(\data_p1[9]_i_1__0_n_7 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_7 ),
        .Q(\data_p1_reg[63]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2AAA0000)) 
    \data_p2[63]_i_1 
       (.I0(gmem_ARREADY),
        .I1(icmp_ln32_reg_738),
        .I2(Q[4]),
        .I3(\data_p2_reg[33]_0 ),
        .I4(Q[1]),
        .O(\data_p2[63]_i_1_n_7 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [31]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [1]),
        .Q(data_p2[33]),
        .R(\data_p2[63]_i_1_n_7 ));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [2]),
        .Q(data_p2[34]),
        .R(\data_p2[63]_i_1_n_7 ));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [3]),
        .Q(data_p2[35]),
        .R(\data_p2[63]_i_1_n_7 ));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [4]),
        .Q(data_p2[36]),
        .R(\data_p2[63]_i_1_n_7 ));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [5]),
        .Q(data_p2[37]),
        .R(\data_p2[63]_i_1_n_7 ));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [6]),
        .Q(data_p2[38]),
        .R(\data_p2[63]_i_1_n_7 ));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [7]),
        .Q(data_p2[39]),
        .R(\data_p2[63]_i_1_n_7 ));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [8]),
        .Q(data_p2[40]),
        .R(\data_p2[63]_i_1_n_7 ));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [9]),
        .Q(data_p2[41]),
        .R(\data_p2[63]_i_1_n_7 ));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [10]),
        .Q(data_p2[42]),
        .R(\data_p2[63]_i_1_n_7 ));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [11]),
        .Q(data_p2[43]),
        .R(\data_p2[63]_i_1_n_7 ));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [12]),
        .Q(data_p2[44]),
        .R(\data_p2[63]_i_1_n_7 ));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [13]),
        .Q(data_p2[45]),
        .R(\data_p2[63]_i_1_n_7 ));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [14]),
        .Q(data_p2[46]),
        .R(\data_p2[63]_i_1_n_7 ));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [15]),
        .Q(data_p2[47]),
        .R(\data_p2[63]_i_1_n_7 ));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [16]),
        .Q(data_p2[48]),
        .R(\data_p2[63]_i_1_n_7 ));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [17]),
        .Q(data_p2[49]),
        .R(\data_p2[63]_i_1_n_7 ));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [18]),
        .Q(data_p2[50]),
        .R(\data_p2[63]_i_1_n_7 ));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [19]),
        .Q(data_p2[51]),
        .R(\data_p2[63]_i_1_n_7 ));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [20]),
        .Q(data_p2[52]),
        .R(\data_p2[63]_i_1_n_7 ));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [21]),
        .Q(data_p2[53]),
        .R(\data_p2[63]_i_1_n_7 ));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [22]),
        .Q(data_p2[54]),
        .R(\data_p2[63]_i_1_n_7 ));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [23]),
        .Q(data_p2[55]),
        .R(\data_p2[63]_i_1_n_7 ));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [24]),
        .Q(data_p2[56]),
        .R(\data_p2[63]_i_1_n_7 ));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [25]),
        .Q(data_p2[57]),
        .R(\data_p2[63]_i_1_n_7 ));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [26]),
        .Q(data_p2[58]),
        .R(\data_p2[63]_i_1_n_7 ));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [27]),
        .Q(data_p2[59]),
        .R(\data_p2[63]_i_1_n_7 ));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [28]),
        .Q(data_p2[60]),
        .R(\data_p2[63]_i_1_n_7 ));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [29]),
        .Q(data_p2[61]),
        .R(\data_p2[63]_i_1_n_7 ));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [30]),
        .Q(data_p2[62]),
        .R(\data_p2[63]_i_1_n_7 ));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [31]),
        .Q(data_p2[63]),
        .R(\data_p2[63]_i_1_n_7 ));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__2 
       (.I0(\state_reg[0]_0 ),
        .I1(rs2f_rreq_ack),
        .O(push));
  LUT6 #(
    .INIT(64'hFDFDFFFD51515151)) 
    s_ready_t_i_1__0
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(rs2f_rreq_ack),
        .I3(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .I4(Q[1]),
        .I5(gmem_ARREADY),
        .O(s_ready_t_i_1__0_n_7));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_7),
        .Q(gmem_ARREADY),
        .R(SR));
  LUT6 #(
    .INIT(64'hF444FCFCCCCCCCCC)) 
    \state[0]_i_1 
       (.I0(rs2f_rreq_ack),
        .I1(\state_reg[0]_0 ),
        .I2(gmem_ARREADY),
        .I3(Q[1]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .I5(state),
        .O(\state[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hBBBBFBBBFBBBFBBB)) 
    \state[1]_i_1__0 
       (.I0(rs2f_rreq_ack),
        .I1(\state_reg[0]_0 ),
        .I2(state),
        .I3(\FSM_sequential_state[1]_i_2__0_n_7 ),
        .I4(Q[1]),
        .I5(gmem_ARREADY),
        .O(\state[1]_i_1__0_n_7 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_7 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_7 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "loss_derivative_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_gmem_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    ap_rst_n_0,
    Q,
    ap_rst_n_1,
    E,
    i_reg_3030,
    ap_rst_n_2,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[15]_0 ,
    p_0_in__0,
    ap_enable_reg_pp0_iter2_reg,
    D,
    \icmp_ln32_reg_738_reg[0] ,
    \bus_wide_gen.ready_for_data__0 ,
    load_p2,
    I_RDATA,
    SR,
    ap_clk,
    ap_rst_n,
    ap_enable_reg_pp0_iter0,
    CO,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter2_reg_0,
    \q0_reg[0] ,
    gmem_ARREADY,
    icmp_ln32_reg_738,
    icmp_ln32_1_reg_757_pp0_iter1_reg,
    ap_enable_reg_pp2_iter0,
    ap_enable_reg_pp1_iter0,
    \ap_CS_fsm_reg[16] ,
    \data_p2_reg[32] ,
    s_ready_t_reg_0,
    \data_p2_reg[15]_0 );
  output rdata_ack_t;
  output ap_rst_n_0;
  output [0:0]Q;
  output ap_rst_n_1;
  output [0:0]E;
  output i_reg_3030;
  output ap_rst_n_2;
  output [0:0]\ap_CS_fsm_reg[15] ;
  output [0:0]\ap_CS_fsm_reg[15]_0 ;
  output p_0_in__0;
  output [0:0]ap_enable_reg_pp0_iter2_reg;
  output [2:0]D;
  output [0:0]\icmp_ln32_reg_738_reg[0] ;
  output \bus_wide_gen.ready_for_data__0 ;
  output load_p2;
  output [15:0]I_RDATA;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter0;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_enable_reg_pp0_iter2_reg_0;
  input [6:0]\q0_reg[0] ;
  input gmem_ARREADY;
  input icmp_ln32_reg_738;
  input icmp_ln32_1_reg_757_pp0_iter1_reg;
  input ap_enable_reg_pp2_iter0;
  input ap_enable_reg_pp1_iter0;
  input \ap_CS_fsm_reg[16] ;
  input [0:0]\data_p2_reg[32] ;
  input s_ready_t_reg_0;
  input [15:0]\data_p2_reg[15]_0 ;

  wire [0:0]CO;
  wire [2:0]D;
  wire [0:0]E;
  wire [15:0]I_RDATA;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[15] ;
  wire [0:0]\ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[16] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp2_iter0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_2;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \data_p1[0]_i_1__1_n_7 ;
  wire \data_p1[10]_i_1__1_n_7 ;
  wire \data_p1[11]_i_1__1_n_7 ;
  wire \data_p1[12]_i_1__1_n_7 ;
  wire \data_p1[13]_i_1__1_n_7 ;
  wire \data_p1[14]_i_1__1_n_7 ;
  wire \data_p1[15]_i_2_n_7 ;
  wire \data_p1[1]_i_1__1_n_7 ;
  wire \data_p1[2]_i_1__1_n_7 ;
  wire \data_p1[3]_i_1__1_n_7 ;
  wire \data_p1[4]_i_1__1_n_7 ;
  wire \data_p1[5]_i_1__1_n_7 ;
  wire \data_p1[6]_i_1__1_n_7 ;
  wire \data_p1[7]_i_1__1_n_7 ;
  wire \data_p1[8]_i_1__1_n_7 ;
  wire \data_p1[9]_i_1__1_n_7 ;
  wire [15:0]\data_p2_reg[15]_0 ;
  wire [0:0]\data_p2_reg[32] ;
  wire \data_p2_reg_n_7_[0] ;
  wire \data_p2_reg_n_7_[10] ;
  wire \data_p2_reg_n_7_[11] ;
  wire \data_p2_reg_n_7_[12] ;
  wire \data_p2_reg_n_7_[13] ;
  wire \data_p2_reg_n_7_[14] ;
  wire \data_p2_reg_n_7_[15] ;
  wire \data_p2_reg_n_7_[1] ;
  wire \data_p2_reg_n_7_[2] ;
  wire \data_p2_reg_n_7_[3] ;
  wire \data_p2_reg_n_7_[4] ;
  wire \data_p2_reg_n_7_[5] ;
  wire \data_p2_reg_n_7_[6] ;
  wire \data_p2_reg_n_7_[7] ;
  wire \data_p2_reg_n_7_[8] ;
  wire \data_p2_reg_n_7_[9] ;
  wire gmem_ARREADY;
  wire gmem_RREADY;
  wire i_reg_3030;
  wire icmp_ln32_1_reg_757_pp0_iter1_reg;
  wire icmp_ln32_reg_738;
  wire [0:0]\icmp_ln32_reg_738_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire load_p2_0;
  wire [1:0]next__0;
  wire p_0_in__0;
  wire [6:0]\q0_reg[0] ;
  wire rdata_ack_t;
  wire s_ready_t_i_1__1_n_7;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_7 ;
  wire \state[1]_i_1__1_n_7 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0062)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(s_ready_t_reg_0),
        .I3(gmem_RREADY),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h00CCC3A0)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(rdata_ack_t),
        .I1(gmem_RREADY),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(next__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hEFCCCCCC)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(gmem_ARREADY),
        .I1(E),
        .I2(icmp_ln32_reg_738),
        .I3(Q),
        .I4(\q0_reg[0] [2]),
        .O(gmem_RREADY));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT5 #(
    .INIT(32'h44440F00)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(icmp_ln32_reg_738),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[16] ),
        .I3(\q0_reg[0] [4]),
        .I4(\q0_reg[0] [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hBABAFABA)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(\q0_reg[0] [1]),
        .I1(Q),
        .I2(\q0_reg[0] [2]),
        .I3(icmp_ln32_reg_738),
        .I4(gmem_ARREADY),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(icmp_ln32_reg_738),
        .I1(\q0_reg[0] [2]),
        .I2(Q),
        .I3(gmem_ARREADY),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00A8A8A8A8A8A8A8)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_rst_n),
        .I1(\q0_reg[0] [3]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(CO),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(\q0_reg[0] [4]),
        .O(ap_rst_n_2));
  LUT6 #(
    .INIT(64'h080808080808AA08)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(Q),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hAA00AA00AA000800)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(\q0_reg[0] [3]),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(Q),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.split_cnt_buf[0]_i_2 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .O(\bus_wide_gen.ready_for_data__0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__1 
       (.I0(\data_p2_reg_n_7_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[15]_0 [0]),
        .O(\data_p1[0]_i_1__1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(\data_p2_reg_n_7_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[15]_0 [10]),
        .O(\data_p1[10]_i_1__1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(\data_p2_reg_n_7_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[15]_0 [11]),
        .O(\data_p1[11]_i_1__1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(\data_p2_reg_n_7_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[15]_0 [12]),
        .O(\data_p1[12]_i_1__1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(\data_p2_reg_n_7_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[15]_0 [13]),
        .O(\data_p1[13]_i_1__1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(\data_p2_reg_n_7_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[15]_0 [14]),
        .O(\data_p1[14]_i_1__1_n_7 ));
  LUT4 #(
    .INIT(16'h22B0)) 
    \data_p1[15]_i_1__1 
       (.I0(gmem_RREADY),
        .I1(state__0[1]),
        .I2(s_ready_t_reg_0),
        .I3(state__0[0]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_2 
       (.I0(\data_p2_reg_n_7_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[15]_0 [15]),
        .O(\data_p1[15]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__1 
       (.I0(\data_p2_reg_n_7_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[15]_0 [1]),
        .O(\data_p1[1]_i_1__1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(\data_p2_reg_n_7_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[15]_0 [2]),
        .O(\data_p1[2]_i_1__1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(\data_p2_reg_n_7_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[15]_0 [3]),
        .O(\data_p1[3]_i_1__1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(\data_p2_reg_n_7_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[15]_0 [4]),
        .O(\data_p1[4]_i_1__1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(\data_p2_reg_n_7_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[15]_0 [5]),
        .O(\data_p1[5]_i_1__1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(\data_p2_reg_n_7_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[15]_0 [6]),
        .O(\data_p1[6]_i_1__1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(\data_p2_reg_n_7_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[15]_0 [7]),
        .O(\data_p1[7]_i_1__1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(\data_p2_reg_n_7_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[15]_0 [8]),
        .O(\data_p1[8]_i_1__1_n_7 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(\data_p2_reg_n_7_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[15]_0 [9]),
        .O(\data_p1[9]_i_1__1_n_7 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_7 ),
        .Q(I_RDATA[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_7 ),
        .Q(I_RDATA[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_7 ),
        .Q(I_RDATA[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_7 ),
        .Q(I_RDATA[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_7 ),
        .Q(I_RDATA[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_7 ),
        .Q(I_RDATA[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_2_n_7 ),
        .Q(I_RDATA[15]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_7 ),
        .Q(I_RDATA[1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_7 ),
        .Q(I_RDATA[2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_7 ),
        .Q(I_RDATA[3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_7 ),
        .Q(I_RDATA[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_7 ),
        .Q(I_RDATA[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_7 ),
        .Q(I_RDATA[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_7 ),
        .Q(I_RDATA[7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_7 ),
        .Q(I_RDATA[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_7 ),
        .Q(I_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[15]_i_1 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .O(load_p2_0));
  LUT5 #(
    .INIT(32'hEAAA0000)) 
    \data_p2[32]_i_1 
       (.I0(\q0_reg[0] [0]),
        .I1(Q),
        .I2(\q0_reg[0] [2]),
        .I3(icmp_ln32_reg_738),
        .I4(gmem_ARREADY),
        .O(load_p2));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \data_p2[32]_i_2 
       (.I0(icmp_ln32_reg_738),
        .I1(\q0_reg[0] [2]),
        .I2(Q),
        .I3(\data_p2_reg[32] ),
        .O(\icmp_ln32_reg_738_reg[0] ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2_0),
        .D(\data_p2_reg[15]_0 [0]),
        .Q(\data_p2_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2_0),
        .D(\data_p2_reg[15]_0 [10]),
        .Q(\data_p2_reg_n_7_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2_0),
        .D(\data_p2_reg[15]_0 [11]),
        .Q(\data_p2_reg_n_7_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2_0),
        .D(\data_p2_reg[15]_0 [12]),
        .Q(\data_p2_reg_n_7_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2_0),
        .D(\data_p2_reg[15]_0 [13]),
        .Q(\data_p2_reg_n_7_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2_0),
        .D(\data_p2_reg[15]_0 [14]),
        .Q(\data_p2_reg_n_7_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2_0),
        .D(\data_p2_reg[15]_0 [15]),
        .Q(\data_p2_reg_n_7_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2_0),
        .D(\data_p2_reg[15]_0 [1]),
        .Q(\data_p2_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2_0),
        .D(\data_p2_reg[15]_0 [2]),
        .Q(\data_p2_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2_0),
        .D(\data_p2_reg[15]_0 [3]),
        .Q(\data_p2_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2_0),
        .D(\data_p2_reg[15]_0 [4]),
        .Q(\data_p2_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2_0),
        .D(\data_p2_reg[15]_0 [5]),
        .Q(\data_p2_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2_0),
        .D(\data_p2_reg[15]_0 [6]),
        .Q(\data_p2_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2_0),
        .D(\data_p2_reg[15]_0 [7]),
        .Q(\data_p2_reg_n_7_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2_0),
        .D(\data_p2_reg[15]_0 [8]),
        .Q(\data_p2_reg_n_7_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2_0),
        .D(\data_p2_reg[15]_0 [9]),
        .Q(\data_p2_reg_n_7_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \gmem_addr_read_reg_766[15]_i_1 
       (.I0(\q0_reg[0] [4]),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .O(E));
  LUT6 #(
    .INIT(64'h4040404040400040)) 
    \i_reg_303[0]_i_1 
       (.I0(CO),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\q0_reg[0] [4]),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(Q),
        .O(i_reg_3030));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \q0[15]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(\q0_reg[0] [6]),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(\q0_reg[0] [5]),
        .O(ap_enable_reg_pp0_iter2_reg));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \q0[15]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(Q),
        .O(ap_block_pp0_stage0_subdone));
  LUT5 #(
    .INIT(32'h44404444)) 
    ram_reg_0_15_0_0_i_1
       (.I0(icmp_ln32_1_reg_757_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(Q),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .O(p_0_in__0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hFD51FF51)) 
    s_ready_t_i_1__1
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(gmem_RREADY),
        .I3(rdata_ack_t),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__1_n_7));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_7),
        .Q(rdata_ack_t),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hFA30F0F0)) 
    \state[0]_i_1__0 
       (.I0(rdata_ack_t),
        .I1(gmem_RREADY),
        .I2(Q),
        .I3(s_ready_t_reg_0),
        .I4(state),
        .O(\state[0]_i_1__0_n_7 ));
  LUT4 #(
    .INIT(16'hBBFB)) 
    \state[1]_i_1__1 
       (.I0(gmem_RREADY),
        .I1(Q),
        .I2(state),
        .I3(s_ready_t_reg_0),
        .O(\state[1]_i_1__1_n_7 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_7 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_7 ),
        .Q(state),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h0000AAA2)) 
    \trunc_ln33_reg_761[3]_i_1 
       (.I0(\q0_reg[0] [4]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(Q),
        .I4(CO),
        .O(\ap_CS_fsm_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \trunc_ln33_reg_761_pp0_iter1_reg[3]_i_1 
       (.I0(\q0_reg[0] [4]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(Q),
        .O(\ap_CS_fsm_reg[15]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_gmem_m_axi_throttle
   (Q,
    m_axi_gmem_WREADY_0,
    \bus_wide_gen.ready_for_data__0 ,
    m_axi_gmem_WREADY_1,
    req_en__17,
    out_BUS_WVALID0__7,
    \throttl_cnt_reg[4]_0 ,
    throttl_cnt1,
    S,
    AWLEN,
    \bus_wide_gen.data_buf_reg[31] ,
    \bus_wide_gen.data_buf_reg[15] ,
    WVALID_Dummy,
    m_axi_gmem_WREADY,
    SR,
    E,
    ap_clk,
    D);
  output [3:0]Q;
  output [0:0]m_axi_gmem_WREADY_0;
  output \bus_wide_gen.ready_for_data__0 ;
  output [0:0]m_axi_gmem_WREADY_1;
  output req_en__17;
  output out_BUS_WVALID0__7;
  input [3:0]\throttl_cnt_reg[4]_0 ;
  input throttl_cnt1;
  input [2:0]S;
  input [0:0]AWLEN;
  input \bus_wide_gen.data_buf_reg[31] ;
  input \bus_wide_gen.data_buf_reg[15] ;
  input WVALID_Dummy;
  input m_axi_gmem_WREADY;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;
  input [0:0]D;

  wire [6:4]A;
  wire [0:0]AWLEN;
  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire ap_clk;
  wire \bus_wide_gen.data_buf_reg[15] ;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire m_axi_gmem_AWVALID_INST_0_i_2_n_7;
  wire m_axi_gmem_AWVALID_INST_0_i_3_n_7;
  wire m_axi_gmem_WREADY;
  wire [0:0]m_axi_gmem_WREADY_0;
  wire [0:0]m_axi_gmem_WREADY_1;
  wire m_axi_gmem_WVALID_INST_0_i_2_n_7;
  wire out_BUS_WVALID0__7;
  wire p_0_out_carry__0_i_2_n_7;
  wire p_0_out_carry__0_i_4_n_7;
  wire p_0_out_carry__0_i_5_n_7;
  wire p_0_out_carry__0_i_6_n_7;
  wire p_0_out_carry__0_i_7_n_7;
  wire p_0_out_carry__0_n_10;
  wire p_0_out_carry__0_n_11;
  wire p_0_out_carry__0_n_12;
  wire p_0_out_carry__0_n_13;
  wire p_0_out_carry__0_n_14;
  wire p_0_out_carry__0_n_8;
  wire p_0_out_carry__0_n_9;
  wire p_0_out_carry_i_6_n_7;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire req_en__17;
  wire throttl_cnt1;
  wire [8:4]throttl_cnt_reg;
  wire [3:0]\throttl_cnt_reg[4]_0 ;
  wire [3:3]NLW_p_0_out_carry__0_CO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\bus_wide_gen.data_buf_reg[15] ),
        .O(m_axi_gmem_WREADY_1));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .O(m_axi_gmem_WREADY_0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \bus_wide_gen.data_buf[31]_i_3 
       (.I0(out_BUS_WVALID0__7),
        .I1(m_axi_gmem_WREADY),
        .I2(WVALID_Dummy),
        .O(\bus_wide_gen.ready_for_data__0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hA2222222)) 
    m_axi_gmem_AWVALID_INST_0_i_1
       (.I0(m_axi_gmem_AWVALID_INST_0_i_2_n_7),
        .I1(Q[0]),
        .I2(WVALID_Dummy),
        .I3(m_axi_gmem_WREADY),
        .I4(out_BUS_WVALID0__7),
        .O(req_en__17));
  LUT5 #(
    .INIT(32'h00010000)) 
    m_axi_gmem_AWVALID_INST_0_i_2
       (.I0(throttl_cnt_reg[8]),
        .I1(throttl_cnt_reg[7]),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt_reg[6]),
        .I4(m_axi_gmem_AWVALID_INST_0_i_3_n_7),
        .O(m_axi_gmem_AWVALID_INST_0_i_2_n_7));
  LUT4 #(
    .INIT(16'h0001)) 
    m_axi_gmem_AWVALID_INST_0_i_3
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(throttl_cnt_reg[4]),
        .I3(Q[3]),
        .O(m_axi_gmem_AWVALID_INST_0_i_3_n_7));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_gmem_WVALID_INST_0_i_1
       (.I0(m_axi_gmem_WVALID_INST_0_i_2_n_7),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(throttl_cnt_reg[4]),
        .I4(throttl_cnt_reg[5]),
        .O(out_BUS_WVALID0__7));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_gmem_WVALID_INST_0_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(throttl_cnt_reg[8]),
        .I3(throttl_cnt_reg[7]),
        .I4(throttl_cnt_reg[6]),
        .O(m_axi_gmem_WVALID_INST_0_i_2_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10}),
        .CYINIT(\throttl_cnt_reg[4]_0 [0]),
        .DI({\throttl_cnt_reg[4]_0 [3:1],throttl_cnt1}),
        .O({p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14}),
        .S({p_0_out_carry_i_6_n_7,S}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_7),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3],p_0_out_carry__0_n_8,p_0_out_carry__0_n_9,p_0_out_carry__0_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,A[6],p_0_out_carry__0_i_2_n_7,A[4]}),
        .O({p_0_out_carry__0_n_11,p_0_out_carry__0_n_12,p_0_out_carry__0_n_13,p_0_out_carry__0_n_14}),
        .S({p_0_out_carry__0_i_4_n_7,p_0_out_carry__0_i_5_n_7,p_0_out_carry__0_i_6_n_7,p_0_out_carry__0_i_7_n_7}));
  LUT2 #(
    .INIT(4'h2)) 
    p_0_out_carry__0_i_1
       (.I0(throttl_cnt_reg[6]),
        .I1(throttl_cnt1),
        .O(A[6]));
  LUT2 #(
    .INIT(4'h2)) 
    p_0_out_carry__0_i_2
       (.I0(throttl_cnt_reg[5]),
        .I1(throttl_cnt1),
        .O(p_0_out_carry__0_i_2_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    p_0_out_carry__0_i_3
       (.I0(throttl_cnt_reg[4]),
        .I1(throttl_cnt1),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hF9)) 
    p_0_out_carry__0_i_4
       (.I0(throttl_cnt_reg[8]),
        .I1(throttl_cnt_reg[7]),
        .I2(throttl_cnt1),
        .O(p_0_out_carry__0_i_4_n_7));
  LUT3 #(
    .INIT(8'hF9)) 
    p_0_out_carry__0_i_5
       (.I0(throttl_cnt_reg[6]),
        .I1(throttl_cnt_reg[7]),
        .I2(throttl_cnt1),
        .O(p_0_out_carry__0_i_5_n_7));
  LUT3 #(
    .INIT(8'hED)) 
    p_0_out_carry__0_i_6
       (.I0(throttl_cnt_reg[5]),
        .I1(throttl_cnt1),
        .I2(throttl_cnt_reg[6]),
        .O(p_0_out_carry__0_i_6_n_7));
  LUT3 #(
    .INIT(8'hF9)) 
    p_0_out_carry__0_i_7
       (.I0(throttl_cnt_reg[4]),
        .I1(throttl_cnt_reg[5]),
        .I2(throttl_cnt1),
        .O(p_0_out_carry__0_i_7_n_7));
  LUT4 #(
    .INIT(16'h3A35)) 
    p_0_out_carry_i_6
       (.I0(Q[3]),
        .I1(AWLEN),
        .I2(throttl_cnt1),
        .I3(throttl_cnt_reg[4]),
        .O(p_0_out_carry_i_6_n_7));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(Q[0]),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_14),
        .Q(Q[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_13),
        .Q(Q[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_12),
        .Q(Q[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_11),
        .Q(throttl_cnt_reg[4]),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_14),
        .Q(throttl_cnt_reg[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_13),
        .Q(throttl_cnt_reg[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_12),
        .Q(throttl_cnt_reg[7]),
        .R(SR));
  FDRE \throttl_cnt_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_11),
        .Q(throttl_cnt_reg[8]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_gmem_m_axi_write
   (full_n_reg,
    empty_n_reg,
    WVALID_Dummy,
    m_axi_gmem_WLAST,
    ap_rst_n_0,
    ap_rst_n_1,
    D,
    ap_rst_n_2,
    ap_enable_reg_pp6_iter0_reg,
    i_6_reg_3910,
    \icmp_ln67_reg_915_reg[0] ,
    p_41_in,
    S,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    throttl_cnt1,
    \icmp_ln67_reg_915_reg[0]_0 ,
    ap_enable_reg_pp6_iter2_reg,
    m_axi_gmem_AWADDR,
    E,
    \q_reg[8] ,
    m_axi_gmem_WSTRB,
    \q_reg[9] ,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY_0,
    A,
    \throttl_cnt_reg[0] ,
    m_axi_gmem_AWVALID,
    m_axi_gmem_WDATA,
    ap_clk,
    \q_tmp_reg[15] ,
    SR,
    ap_rst_n,
    ap_enable_reg_pp6_iter0,
    ap_enable_reg_pp6_iter1_reg,
    ap_enable_reg_pp6_iter0_reg_0,
    full_n_reg_0,
    Q,
    ap_enable_reg_pp5_iter0,
    \ap_CS_fsm_reg[39] ,
    ap_enable_reg_pp5_iter1,
    icmp_ln67_reg_915_pp6_iter1_reg,
    icmp_ln67_reg_915,
    icmp_ln32_reg_738,
    \throttl_cnt_reg[4] ,
    \bus_wide_gen.ready_for_data__0 ,
    m_axi_gmem_AWREADY,
    req_en__17,
    out_BUS_WVALID0__7,
    m_axi_gmem_WREADY,
    m_axi_gmem_BVALID,
    \data_p2_reg[63] ,
    \bus_wide_gen.data_buf_reg[15]_0 ,
    \bus_wide_gen.data_buf_reg[31]_0 );
  output full_n_reg;
  output empty_n_reg;
  output WVALID_Dummy;
  output m_axi_gmem_WLAST;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output [3:0]D;
  output ap_rst_n_2;
  output [0:0]ap_enable_reg_pp6_iter0_reg;
  output i_6_reg_3910;
  output [0:0]\icmp_ln67_reg_915_reg[0] ;
  output p_41_in;
  output [2:0]S;
  output [3:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  output throttl_cnt1;
  output \icmp_ln67_reg_915_reg[0]_0 ;
  output ap_enable_reg_pp6_iter2_reg;
  output [29:0]m_axi_gmem_AWADDR;
  output [0:0]E;
  output \q_reg[8] ;
  output [3:0]m_axi_gmem_WSTRB;
  output \q_reg[9] ;
  output m_axi_gmem_WVALID;
  output [0:0]m_axi_gmem_WREADY_0;
  output [3:0]A;
  output [0:0]\throttl_cnt_reg[0] ;
  output m_axi_gmem_AWVALID;
  output [31:0]m_axi_gmem_WDATA;
  input ap_clk;
  input [15:0]\q_tmp_reg[15] ;
  input [0:0]SR;
  input ap_rst_n;
  input ap_enable_reg_pp6_iter0;
  input ap_enable_reg_pp6_iter1_reg;
  input [0:0]ap_enable_reg_pp6_iter0_reg_0;
  input full_n_reg_0;
  input [5:0]Q;
  input ap_enable_reg_pp5_iter0;
  input [0:0]\ap_CS_fsm_reg[39] ;
  input ap_enable_reg_pp5_iter1;
  input icmp_ln67_reg_915_pp6_iter1_reg;
  input icmp_ln67_reg_915;
  input icmp_ln32_reg_738;
  input [3:0]\throttl_cnt_reg[4] ;
  input \bus_wide_gen.ready_for_data__0 ;
  input m_axi_gmem_AWREADY;
  input req_en__17;
  input out_BUS_WVALID0__7;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_BVALID;
  input [62:0]\data_p2_reg[63] ;
  input [0:0]\bus_wide_gen.data_buf_reg[15]_0 ;
  input [0:0]\bus_wide_gen.data_buf_reg[31]_0 ;

  wire [3:0]A;
  wire AWVALID_Dummy;
  wire [3:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire align_len0;
  wire [31:1]align_len0__0;
  wire \align_len0_inferred__1/i__carry__0_n_10 ;
  wire \align_len0_inferred__1/i__carry__0_n_7 ;
  wire \align_len0_inferred__1/i__carry__0_n_8 ;
  wire \align_len0_inferred__1/i__carry__0_n_9 ;
  wire \align_len0_inferred__1/i__carry__1_n_10 ;
  wire \align_len0_inferred__1/i__carry__1_n_7 ;
  wire \align_len0_inferred__1/i__carry__1_n_8 ;
  wire \align_len0_inferred__1/i__carry__1_n_9 ;
  wire \align_len0_inferred__1/i__carry__2_n_10 ;
  wire \align_len0_inferred__1/i__carry__2_n_7 ;
  wire \align_len0_inferred__1/i__carry__2_n_8 ;
  wire \align_len0_inferred__1/i__carry__2_n_9 ;
  wire \align_len0_inferred__1/i__carry__3_n_10 ;
  wire \align_len0_inferred__1/i__carry__3_n_7 ;
  wire \align_len0_inferred__1/i__carry__3_n_8 ;
  wire \align_len0_inferred__1/i__carry__3_n_9 ;
  wire \align_len0_inferred__1/i__carry__4_n_10 ;
  wire \align_len0_inferred__1/i__carry__4_n_7 ;
  wire \align_len0_inferred__1/i__carry__4_n_8 ;
  wire \align_len0_inferred__1/i__carry__4_n_9 ;
  wire \align_len0_inferred__1/i__carry__5_n_10 ;
  wire \align_len0_inferred__1/i__carry__5_n_7 ;
  wire \align_len0_inferred__1/i__carry__5_n_8 ;
  wire \align_len0_inferred__1/i__carry__5_n_9 ;
  wire \align_len0_inferred__1/i__carry__6_n_10 ;
  wire \align_len0_inferred__1/i__carry__6_n_8 ;
  wire \align_len0_inferred__1/i__carry__6_n_9 ;
  wire \align_len0_inferred__1/i__carry_n_10 ;
  wire \align_len0_inferred__1/i__carry_n_7 ;
  wire \align_len0_inferred__1/i__carry_n_8 ;
  wire \align_len0_inferred__1/i__carry_n_9 ;
  wire \align_len_reg_n_7_[10] ;
  wire \align_len_reg_n_7_[11] ;
  wire \align_len_reg_n_7_[12] ;
  wire \align_len_reg_n_7_[13] ;
  wire \align_len_reg_n_7_[14] ;
  wire \align_len_reg_n_7_[15] ;
  wire \align_len_reg_n_7_[16] ;
  wire \align_len_reg_n_7_[17] ;
  wire \align_len_reg_n_7_[18] ;
  wire \align_len_reg_n_7_[19] ;
  wire \align_len_reg_n_7_[1] ;
  wire \align_len_reg_n_7_[20] ;
  wire \align_len_reg_n_7_[21] ;
  wire \align_len_reg_n_7_[22] ;
  wire \align_len_reg_n_7_[23] ;
  wire \align_len_reg_n_7_[24] ;
  wire \align_len_reg_n_7_[25] ;
  wire \align_len_reg_n_7_[26] ;
  wire \align_len_reg_n_7_[27] ;
  wire \align_len_reg_n_7_[28] ;
  wire \align_len_reg_n_7_[29] ;
  wire \align_len_reg_n_7_[2] ;
  wire \align_len_reg_n_7_[30] ;
  wire \align_len_reg_n_7_[31] ;
  wire \align_len_reg_n_7_[3] ;
  wire \align_len_reg_n_7_[4] ;
  wire \align_len_reg_n_7_[5] ;
  wire \align_len_reg_n_7_[6] ;
  wire \align_len_reg_n_7_[7] ;
  wire \align_len_reg_n_7_[8] ;
  wire \align_len_reg_n_7_[9] ;
  wire [0:0]\ap_CS_fsm_reg[39] ;
  wire ap_block_pp6_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp5_iter0;
  wire ap_enable_reg_pp5_iter1;
  wire ap_enable_reg_pp6_iter0;
  wire [0:0]ap_enable_reg_pp6_iter0_reg;
  wire [0:0]ap_enable_reg_pp6_iter0_reg_0;
  wire ap_enable_reg_pp6_iter1_reg;
  wire ap_enable_reg_pp6_iter2_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_2;
  wire [31:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [9:0]beat_len_buf;
  wire [11:2]beat_len_buf1;
  wire \beat_len_buf[2]_i_2_n_7 ;
  wire \beat_len_buf_reg[2]_i_1_n_10 ;
  wire \beat_len_buf_reg[2]_i_1_n_7 ;
  wire \beat_len_buf_reg[2]_i_1_n_8 ;
  wire \beat_len_buf_reg[2]_i_1_n_9 ;
  wire \beat_len_buf_reg[6]_i_1_n_10 ;
  wire \beat_len_buf_reg[6]_i_1_n_7 ;
  wire \beat_len_buf_reg[6]_i_1_n_8 ;
  wire \beat_len_buf_reg[6]_i_1_n_9 ;
  wire \beat_len_buf_reg[9]_i_1_n_10 ;
  wire \beat_len_buf_reg[9]_i_1_n_9 ;
  wire buff_wdata_n_16;
  wire buff_wdata_n_17;
  wire buff_wdata_n_18;
  wire buff_wdata_n_19;
  wire buff_wdata_n_26;
  wire buff_wdata_n_27;
  wire buff_wdata_n_28;
  wire buff_wdata_n_31;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire buff_wdata_n_42;
  wire buff_wdata_n_43;
  wire buff_wdata_n_44;
  wire buff_wdata_n_45;
  wire buff_wdata_n_46;
  wire buff_wdata_n_47;
  wire buff_wdata_n_48;
  wire buff_wdata_n_49;
  wire buff_wdata_n_50;
  wire buff_wdata_n_51;
  wire buff_wdata_n_52;
  wire burst_valid;
  wire \bus_wide_gen.data_buf ;
  wire \bus_wide_gen.data_buf2_out ;
  wire [0:0]\bus_wide_gen.data_buf_reg[15]_0 ;
  wire [0:0]\bus_wide_gen.data_buf_reg[31]_0 ;
  wire \bus_wide_gen.fifo_burst_n_11 ;
  wire \bus_wide_gen.fifo_burst_n_12 ;
  wire \bus_wide_gen.fifo_burst_n_13 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_15 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_20 ;
  wire \bus_wide_gen.fifo_burst_n_21 ;
  wire \bus_wide_gen.fifo_burst_n_22 ;
  wire \bus_wide_gen.fifo_burst_n_23 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_25 ;
  wire \bus_wide_gen.fifo_burst_n_26 ;
  wire \bus_wide_gen.fifo_burst_n_27 ;
  wire \bus_wide_gen.fifo_burst_n_28 ;
  wire \bus_wide_gen.fifo_burst_n_29 ;
  wire \bus_wide_gen.fifo_burst_n_30 ;
  wire \bus_wide_gen.fifo_burst_n_31 ;
  wire \bus_wide_gen.fifo_burst_n_39 ;
  wire \bus_wide_gen.fifo_burst_n_41 ;
  wire \bus_wide_gen.fifo_burst_n_42 ;
  wire \bus_wide_gen.fifo_burst_n_43 ;
  wire \bus_wide_gen.fifo_burst_n_9 ;
  wire \bus_wide_gen.first_pad_reg_n_7 ;
  wire \bus_wide_gen.len_cnt[7]_i_4_n_7 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_7_[1] ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_7 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_7 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_7 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_7 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_10 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_10 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_10 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_10 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_10 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_10 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_10 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_10 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_9 ;
  wire [3:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_7 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling040_out ;
  wire \could_multi_bursts.sect_handling_reg_n_7 ;
  wire [31:2]data1;
  wire [62:0]\data_p2_reg[63] ;
  wire data_valid;
  wire empty_n_reg;
  wire [31:1]end_addr;
  wire \end_addr_buf_reg_n_7_[10] ;
  wire \end_addr_buf_reg_n_7_[11] ;
  wire \end_addr_buf_reg_n_7_[1] ;
  wire \end_addr_buf_reg_n_7_[2] ;
  wire \end_addr_buf_reg_n_7_[3] ;
  wire \end_addr_buf_reg_n_7_[4] ;
  wire \end_addr_buf_reg_n_7_[5] ;
  wire \end_addr_buf_reg_n_7_[6] ;
  wire \end_addr_buf_reg_n_7_[7] ;
  wire \end_addr_buf_reg_n_7_[8] ;
  wire \end_addr_buf_reg_n_7_[9] ;
  wire end_addr_carry__0_i_1_n_7;
  wire end_addr_carry__0_i_2_n_7;
  wire end_addr_carry__0_i_3_n_7;
  wire end_addr_carry__0_i_4_n_7;
  wire end_addr_carry__0_n_10;
  wire end_addr_carry__0_n_7;
  wire end_addr_carry__0_n_8;
  wire end_addr_carry__0_n_9;
  wire end_addr_carry__1_i_1_n_7;
  wire end_addr_carry__1_i_2_n_7;
  wire end_addr_carry__1_i_3_n_7;
  wire end_addr_carry__1_i_4_n_7;
  wire end_addr_carry__1_n_10;
  wire end_addr_carry__1_n_7;
  wire end_addr_carry__1_n_8;
  wire end_addr_carry__1_n_9;
  wire end_addr_carry__2_i_1_n_7;
  wire end_addr_carry__2_i_2_n_7;
  wire end_addr_carry__2_i_3_n_7;
  wire end_addr_carry__2_i_4_n_7;
  wire end_addr_carry__2_n_10;
  wire end_addr_carry__2_n_7;
  wire end_addr_carry__2_n_8;
  wire end_addr_carry__2_n_9;
  wire end_addr_carry__3_i_1_n_7;
  wire end_addr_carry__3_i_2_n_7;
  wire end_addr_carry__3_i_3_n_7;
  wire end_addr_carry__3_i_4_n_7;
  wire end_addr_carry__3_n_10;
  wire end_addr_carry__3_n_7;
  wire end_addr_carry__3_n_8;
  wire end_addr_carry__3_n_9;
  wire end_addr_carry__4_i_1_n_7;
  wire end_addr_carry__4_i_2_n_7;
  wire end_addr_carry__4_i_3_n_7;
  wire end_addr_carry__4_i_4_n_7;
  wire end_addr_carry__4_n_10;
  wire end_addr_carry__4_n_7;
  wire end_addr_carry__4_n_8;
  wire end_addr_carry__4_n_9;
  wire end_addr_carry__5_i_1_n_7;
  wire end_addr_carry__5_i_2_n_7;
  wire end_addr_carry__5_i_3_n_7;
  wire end_addr_carry__5_i_4_n_7;
  wire end_addr_carry__5_n_10;
  wire end_addr_carry__5_n_7;
  wire end_addr_carry__5_n_8;
  wire end_addr_carry__5_n_9;
  wire end_addr_carry__6_i_1_n_7;
  wire end_addr_carry__6_i_2_n_7;
  wire end_addr_carry__6_i_3_n_7;
  wire end_addr_carry__6_n_10;
  wire end_addr_carry__6_n_9;
  wire end_addr_carry_i_1_n_7;
  wire end_addr_carry_i_2_n_7;
  wire end_addr_carry_i_3_n_7;
  wire end_addr_carry_i_4_n_7;
  wire end_addr_carry_n_10;
  wire end_addr_carry_n_7;
  wire end_addr_carry_n_8;
  wire end_addr_carry_n_9;
  wire fifo_burst_ready;
  wire fifo_resp_n_10;
  wire fifo_resp_n_9;
  wire fifo_resp_ready;
  wire [61:32]fifo_wreq_data;
  wire fifo_wreq_n_100;
  wire fifo_wreq_n_101;
  wire fifo_wreq_n_102;
  wire fifo_wreq_n_103;
  wire fifo_wreq_n_104;
  wire fifo_wreq_n_105;
  wire fifo_wreq_n_106;
  wire fifo_wreq_n_107;
  wire fifo_wreq_n_108;
  wire fifo_wreq_n_109;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_110;
  wire fifo_wreq_n_111;
  wire fifo_wreq_n_112;
  wire fifo_wreq_n_113;
  wire fifo_wreq_n_114;
  wire fifo_wreq_n_115;
  wire fifo_wreq_n_116;
  wire fifo_wreq_n_117;
  wire fifo_wreq_n_118;
  wire fifo_wreq_n_119;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_120;
  wire fifo_wreq_n_121;
  wire fifo_wreq_n_122;
  wire fifo_wreq_n_123;
  wire fifo_wreq_n_124;
  wire fifo_wreq_n_125;
  wire fifo_wreq_n_126;
  wire fifo_wreq_n_127;
  wire fifo_wreq_n_128;
  wire fifo_wreq_n_129;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_9;
  wire fifo_wreq_n_93;
  wire fifo_wreq_n_95;
  wire fifo_wreq_n_96;
  wire fifo_wreq_n_97;
  wire fifo_wreq_n_98;
  wire fifo_wreq_n_99;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_7;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_7;
  wire first_sect_carry__0_i_2_n_7;
  wire first_sect_carry__0_i_3_n_7;
  wire first_sect_carry__0_n_10;
  wire first_sect_carry__0_n_9;
  wire first_sect_carry_i_1_n_7;
  wire first_sect_carry_i_2_n_7;
  wire first_sect_carry_i_3_n_7;
  wire first_sect_carry_i_4_n_7;
  wire first_sect_carry_n_10;
  wire first_sect_carry_n_7;
  wire first_sect_carry_n_8;
  wire first_sect_carry_n_9;
  wire full_n_reg;
  wire full_n_reg_0;
  wire gmem_AWREADY;
  wire i_6_reg_3910;
  wire icmp_ln32_reg_738;
  wire icmp_ln67_reg_915;
  wire icmp_ln67_reg_915_pp6_iter1_reg;
  wire [0:0]\icmp_ln67_reg_915_reg[0] ;
  wire \icmp_ln67_reg_915_reg[0]_0 ;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_n_10;
  wire last_sect_carry__0_n_9;
  wire last_sect_carry_i_1_n_7;
  wire last_sect_carry_i_2_n_7;
  wire last_sect_carry_i_3_n_7;
  wire last_sect_carry_i_4_n_7;
  wire last_sect_carry_n_10;
  wire last_sect_carry_n_7;
  wire last_sect_carry_n_8;
  wire last_sect_carry_n_9;
  wire [5:0]mOutPtr_reg;
  wire [29:0]m_axi_gmem_AWADDR;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [0:0]m_axi_gmem_WREADY_0;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire out_BUS_WVALID0__7;
  wire [5:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [19:0]p_0_in_0;
  wire [7:0]p_0_in__0_0;
  wire p_0_out_carry__0_n_10;
  wire p_0_out_carry__0_n_12;
  wire p_0_out_carry__0_n_13;
  wire p_0_out_carry__0_n_14;
  wire p_0_out_carry__0_n_9;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_41_in;
  wire p_43_in;
  wire p_47_in;
  wire pop0;
  wire push;
  wire push_0;
  wire [30:0]q__0;
  wire \q_reg[8] ;
  wire \q_reg[9] ;
  wire [15:0]\q_tmp_reg[15] ;
  wire req_en__17;
  wire rs2f_wreq_ack;
  wire [63:0]rs2f_wreq_data;
  wire rs2f_wreq_valid;
  wire [31:1]sect_addr;
  wire \sect_addr_buf_reg_n_7_[10] ;
  wire \sect_addr_buf_reg_n_7_[11] ;
  wire \sect_addr_buf_reg_n_7_[12] ;
  wire \sect_addr_buf_reg_n_7_[13] ;
  wire \sect_addr_buf_reg_n_7_[14] ;
  wire \sect_addr_buf_reg_n_7_[15] ;
  wire \sect_addr_buf_reg_n_7_[16] ;
  wire \sect_addr_buf_reg_n_7_[17] ;
  wire \sect_addr_buf_reg_n_7_[18] ;
  wire \sect_addr_buf_reg_n_7_[19] ;
  wire \sect_addr_buf_reg_n_7_[1] ;
  wire \sect_addr_buf_reg_n_7_[20] ;
  wire \sect_addr_buf_reg_n_7_[21] ;
  wire \sect_addr_buf_reg_n_7_[22] ;
  wire \sect_addr_buf_reg_n_7_[23] ;
  wire \sect_addr_buf_reg_n_7_[24] ;
  wire \sect_addr_buf_reg_n_7_[25] ;
  wire \sect_addr_buf_reg_n_7_[26] ;
  wire \sect_addr_buf_reg_n_7_[27] ;
  wire \sect_addr_buf_reg_n_7_[28] ;
  wire \sect_addr_buf_reg_n_7_[29] ;
  wire \sect_addr_buf_reg_n_7_[2] ;
  wire \sect_addr_buf_reg_n_7_[30] ;
  wire \sect_addr_buf_reg_n_7_[31] ;
  wire \sect_addr_buf_reg_n_7_[3] ;
  wire \sect_addr_buf_reg_n_7_[4] ;
  wire \sect_addr_buf_reg_n_7_[5] ;
  wire \sect_addr_buf_reg_n_7_[6] ;
  wire \sect_addr_buf_reg_n_7_[7] ;
  wire \sect_addr_buf_reg_n_7_[8] ;
  wire \sect_addr_buf_reg_n_7_[9] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_10;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__0_n_8;
  wire sect_cnt0_carry__0_n_9;
  wire sect_cnt0_carry__1_n_10;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__1_n_8;
  wire sect_cnt0_carry__1_n_9;
  wire sect_cnt0_carry__2_n_10;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__2_n_8;
  wire sect_cnt0_carry__2_n_9;
  wire sect_cnt0_carry__3_n_10;
  wire sect_cnt0_carry__3_n_9;
  wire sect_cnt0_carry_n_10;
  wire sect_cnt0_carry_n_7;
  wire sect_cnt0_carry_n_8;
  wire sect_cnt0_carry_n_9;
  wire \sect_cnt_reg_n_7_[0] ;
  wire \sect_cnt_reg_n_7_[10] ;
  wire \sect_cnt_reg_n_7_[11] ;
  wire \sect_cnt_reg_n_7_[12] ;
  wire \sect_cnt_reg_n_7_[13] ;
  wire \sect_cnt_reg_n_7_[14] ;
  wire \sect_cnt_reg_n_7_[15] ;
  wire \sect_cnt_reg_n_7_[16] ;
  wire \sect_cnt_reg_n_7_[17] ;
  wire \sect_cnt_reg_n_7_[18] ;
  wire \sect_cnt_reg_n_7_[19] ;
  wire \sect_cnt_reg_n_7_[1] ;
  wire \sect_cnt_reg_n_7_[2] ;
  wire \sect_cnt_reg_n_7_[3] ;
  wire \sect_cnt_reg_n_7_[4] ;
  wire \sect_cnt_reg_n_7_[5] ;
  wire \sect_cnt_reg_n_7_[6] ;
  wire \sect_cnt_reg_n_7_[7] ;
  wire \sect_cnt_reg_n_7_[8] ;
  wire \sect_cnt_reg_n_7_[9] ;
  wire \sect_end_buf_reg_n_7_[1] ;
  wire \sect_len_buf_reg_n_7_[0] ;
  wire \sect_len_buf_reg_n_7_[1] ;
  wire \sect_len_buf_reg_n_7_[2] ;
  wire \sect_len_buf_reg_n_7_[3] ;
  wire \sect_len_buf_reg_n_7_[4] ;
  wire \sect_len_buf_reg_n_7_[5] ;
  wire \sect_len_buf_reg_n_7_[6] ;
  wire \sect_len_buf_reg_n_7_[7] ;
  wire \sect_len_buf_reg_n_7_[8] ;
  wire \sect_len_buf_reg_n_7_[9] ;
  wire \start_addr_buf_reg_n_7_[10] ;
  wire \start_addr_buf_reg_n_7_[11] ;
  wire \start_addr_buf_reg_n_7_[1] ;
  wire \start_addr_buf_reg_n_7_[2] ;
  wire \start_addr_buf_reg_n_7_[3] ;
  wire \start_addr_buf_reg_n_7_[4] ;
  wire \start_addr_buf_reg_n_7_[5] ;
  wire \start_addr_buf_reg_n_7_[6] ;
  wire \start_addr_buf_reg_n_7_[7] ;
  wire \start_addr_buf_reg_n_7_[8] ;
  wire \start_addr_buf_reg_n_7_[9] ;
  wire \start_addr_reg_n_7_[10] ;
  wire \start_addr_reg_n_7_[11] ;
  wire \start_addr_reg_n_7_[12] ;
  wire \start_addr_reg_n_7_[13] ;
  wire \start_addr_reg_n_7_[14] ;
  wire \start_addr_reg_n_7_[15] ;
  wire \start_addr_reg_n_7_[16] ;
  wire \start_addr_reg_n_7_[17] ;
  wire \start_addr_reg_n_7_[18] ;
  wire \start_addr_reg_n_7_[19] ;
  wire \start_addr_reg_n_7_[1] ;
  wire \start_addr_reg_n_7_[20] ;
  wire \start_addr_reg_n_7_[21] ;
  wire \start_addr_reg_n_7_[22] ;
  wire \start_addr_reg_n_7_[23] ;
  wire \start_addr_reg_n_7_[24] ;
  wire \start_addr_reg_n_7_[25] ;
  wire \start_addr_reg_n_7_[26] ;
  wire \start_addr_reg_n_7_[27] ;
  wire \start_addr_reg_n_7_[28] ;
  wire \start_addr_reg_n_7_[29] ;
  wire \start_addr_reg_n_7_[2] ;
  wire \start_addr_reg_n_7_[30] ;
  wire \start_addr_reg_n_7_[31] ;
  wire \start_addr_reg_n_7_[3] ;
  wire \start_addr_reg_n_7_[4] ;
  wire \start_addr_reg_n_7_[5] ;
  wire \start_addr_reg_n_7_[6] ;
  wire \start_addr_reg_n_7_[7] ;
  wire \start_addr_reg_n_7_[8] ;
  wire \start_addr_reg_n_7_[9] ;
  wire throttl_cnt1;
  wire [0:0]\throttl_cnt_reg[0] ;
  wire [3:0]\throttl_cnt_reg[4] ;
  wire [1:0]tmp_strb;
  wire wreq_handling_reg_n_7;
  wire [0:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_align_len0_inferred__1/i__carry__6_CO_UNCONNECTED ;
  wire [0:0]\NLW_beat_len_buf_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\align_len0_inferred__1/i__carry_n_7 ,\align_len0_inferred__1/i__carry_n_8 ,\align_len0_inferred__1/i__carry_n_9 ,\align_len0_inferred__1/i__carry_n_10 }),
        .CYINIT(1'b0),
        .DI({fifo_wreq_data[34:32],1'b0}),
        .O({align_len0__0[3:1],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({fifo_wreq_n_123,fifo_wreq_n_124,fifo_wreq_n_125,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__0 
       (.CI(\align_len0_inferred__1/i__carry_n_7 ),
        .CO({\align_len0_inferred__1/i__carry__0_n_7 ,\align_len0_inferred__1/i__carry__0_n_8 ,\align_len0_inferred__1/i__carry__0_n_9 ,\align_len0_inferred__1/i__carry__0_n_10 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[38:35]),
        .O(align_len0__0[7:4]),
        .S({fifo_wreq_n_119,fifo_wreq_n_120,fifo_wreq_n_121,fifo_wreq_n_122}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__1 
       (.CI(\align_len0_inferred__1/i__carry__0_n_7 ),
        .CO({\align_len0_inferred__1/i__carry__1_n_7 ,\align_len0_inferred__1/i__carry__1_n_8 ,\align_len0_inferred__1/i__carry__1_n_9 ,\align_len0_inferred__1/i__carry__1_n_10 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[42:39]),
        .O(align_len0__0[11:8]),
        .S({fifo_wreq_n_115,fifo_wreq_n_116,fifo_wreq_n_117,fifo_wreq_n_118}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__2 
       (.CI(\align_len0_inferred__1/i__carry__1_n_7 ),
        .CO({\align_len0_inferred__1/i__carry__2_n_7 ,\align_len0_inferred__1/i__carry__2_n_8 ,\align_len0_inferred__1/i__carry__2_n_9 ,\align_len0_inferred__1/i__carry__2_n_10 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[46:43]),
        .O(align_len0__0[15:12]),
        .S({fifo_wreq_n_111,fifo_wreq_n_112,fifo_wreq_n_113,fifo_wreq_n_114}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__3 
       (.CI(\align_len0_inferred__1/i__carry__2_n_7 ),
        .CO({\align_len0_inferred__1/i__carry__3_n_7 ,\align_len0_inferred__1/i__carry__3_n_8 ,\align_len0_inferred__1/i__carry__3_n_9 ,\align_len0_inferred__1/i__carry__3_n_10 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[50:47]),
        .O(align_len0__0[19:16]),
        .S({fifo_wreq_n_107,fifo_wreq_n_108,fifo_wreq_n_109,fifo_wreq_n_110}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__4 
       (.CI(\align_len0_inferred__1/i__carry__3_n_7 ),
        .CO({\align_len0_inferred__1/i__carry__4_n_7 ,\align_len0_inferred__1/i__carry__4_n_8 ,\align_len0_inferred__1/i__carry__4_n_9 ,\align_len0_inferred__1/i__carry__4_n_10 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[54:51]),
        .O(align_len0__0[23:20]),
        .S({fifo_wreq_n_103,fifo_wreq_n_104,fifo_wreq_n_105,fifo_wreq_n_106}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__5 
       (.CI(\align_len0_inferred__1/i__carry__4_n_7 ),
        .CO({\align_len0_inferred__1/i__carry__5_n_7 ,\align_len0_inferred__1/i__carry__5_n_8 ,\align_len0_inferred__1/i__carry__5_n_9 ,\align_len0_inferred__1/i__carry__5_n_10 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[58:55]),
        .O(align_len0__0[27:24]),
        .S({fifo_wreq_n_99,fifo_wreq_n_100,fifo_wreq_n_101,fifo_wreq_n_102}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__6 
       (.CI(\align_len0_inferred__1/i__carry__5_n_7 ),
        .CO({\NLW_align_len0_inferred__1/i__carry__6_CO_UNCONNECTED [3],\align_len0_inferred__1/i__carry__6_n_8 ,\align_len0_inferred__1/i__carry__6_n_9 ,\align_len0_inferred__1/i__carry__6_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,fifo_wreq_data[61:59]}),
        .O(align_len0__0[31:28]),
        .S({fifo_wreq_n_95,fifo_wreq_n_96,fifo_wreq_n_97,fifo_wreq_n_98}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[10]),
        .Q(\align_len_reg_n_7_[10] ),
        .R(fifo_wreq_n_31));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[11]),
        .Q(\align_len_reg_n_7_[11] ),
        .R(fifo_wreq_n_31));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[12]),
        .Q(\align_len_reg_n_7_[12] ),
        .R(fifo_wreq_n_31));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[13]),
        .Q(\align_len_reg_n_7_[13] ),
        .R(fifo_wreq_n_31));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[14]),
        .Q(\align_len_reg_n_7_[14] ),
        .R(fifo_wreq_n_31));
  FDRE \align_len_reg[15] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[15]),
        .Q(\align_len_reg_n_7_[15] ),
        .R(fifo_wreq_n_31));
  FDRE \align_len_reg[16] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[16]),
        .Q(\align_len_reg_n_7_[16] ),
        .R(fifo_wreq_n_31));
  FDRE \align_len_reg[17] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[17]),
        .Q(\align_len_reg_n_7_[17] ),
        .R(fifo_wreq_n_31));
  FDRE \align_len_reg[18] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[18]),
        .Q(\align_len_reg_n_7_[18] ),
        .R(fifo_wreq_n_31));
  FDRE \align_len_reg[19] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[19]),
        .Q(\align_len_reg_n_7_[19] ),
        .R(fifo_wreq_n_31));
  FDRE \align_len_reg[1] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[1]),
        .Q(\align_len_reg_n_7_[1] ),
        .R(fifo_wreq_n_31));
  FDRE \align_len_reg[20] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[20]),
        .Q(\align_len_reg_n_7_[20] ),
        .R(fifo_wreq_n_31));
  FDRE \align_len_reg[21] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[21]),
        .Q(\align_len_reg_n_7_[21] ),
        .R(fifo_wreq_n_31));
  FDRE \align_len_reg[22] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[22]),
        .Q(\align_len_reg_n_7_[22] ),
        .R(fifo_wreq_n_31));
  FDRE \align_len_reg[23] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[23]),
        .Q(\align_len_reg_n_7_[23] ),
        .R(fifo_wreq_n_31));
  FDRE \align_len_reg[24] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[24]),
        .Q(\align_len_reg_n_7_[24] ),
        .R(fifo_wreq_n_31));
  FDRE \align_len_reg[25] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[25]),
        .Q(\align_len_reg_n_7_[25] ),
        .R(fifo_wreq_n_31));
  FDRE \align_len_reg[26] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[26]),
        .Q(\align_len_reg_n_7_[26] ),
        .R(fifo_wreq_n_31));
  FDRE \align_len_reg[27] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[27]),
        .Q(\align_len_reg_n_7_[27] ),
        .R(fifo_wreq_n_31));
  FDRE \align_len_reg[28] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[28]),
        .Q(\align_len_reg_n_7_[28] ),
        .R(fifo_wreq_n_31));
  FDRE \align_len_reg[29] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[29]),
        .Q(\align_len_reg_n_7_[29] ),
        .R(fifo_wreq_n_31));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[2]),
        .Q(\align_len_reg_n_7_[2] ),
        .R(fifo_wreq_n_31));
  FDRE \align_len_reg[30] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[30]),
        .Q(\align_len_reg_n_7_[30] ),
        .R(fifo_wreq_n_31));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[31]),
        .Q(\align_len_reg_n_7_[31] ),
        .R(fifo_wreq_n_31));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[3]),
        .Q(\align_len_reg_n_7_[3] ),
        .R(fifo_wreq_n_31));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[4]),
        .Q(\align_len_reg_n_7_[4] ),
        .R(fifo_wreq_n_31));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[5]),
        .Q(\align_len_reg_n_7_[5] ),
        .R(fifo_wreq_n_31));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[6]),
        .Q(\align_len_reg_n_7_[6] ),
        .R(fifo_wreq_n_31));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[7]),
        .Q(\align_len_reg_n_7_[7] ),
        .R(fifo_wreq_n_31));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[8]),
        .Q(\align_len_reg_n_7_[8] ),
        .R(fifo_wreq_n_31));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[9]),
        .Q(\align_len_reg_n_7_[9] ),
        .R(fifo_wreq_n_31));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[2]_i_2 
       (.I0(\align_len_reg_n_7_[1] ),
        .I1(\start_addr_reg_n_7_[1] ),
        .O(\beat_len_buf[2]_i_2_n_7 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[2]),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[1]),
        .R(SR));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[2]_i_1_n_7 ,\beat_len_buf_reg[2]_i_1_n_8 ,\beat_len_buf_reg[2]_i_1_n_9 ,\beat_len_buf_reg[2]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\align_len_reg_n_7_[1] }),
        .O({beat_len_buf1[4:2],\NLW_beat_len_buf_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\align_len_reg_n_7_[4] ,\align_len_reg_n_7_[3] ,\align_len_reg_n_7_[2] ,\beat_len_buf[2]_i_2_n_7 }));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[6]_i_1 
       (.CI(\beat_len_buf_reg[2]_i_1_n_7 ),
        .CO({\beat_len_buf_reg[6]_i_1_n_7 ,\beat_len_buf_reg[6]_i_1_n_8 ,\beat_len_buf_reg[6]_i_1_n_9 ,\beat_len_buf_reg[6]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[8:5]),
        .S({\align_len_reg_n_7_[8] ,\align_len_reg_n_7_[7] ,\align_len_reg_n_7_[6] ,\align_len_reg_n_7_[5] }));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1 
       (.CI(\beat_len_buf_reg[6]_i_1_n_7 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED [3:2],\beat_len_buf_reg[9]_i_1_n_9 ,\beat_len_buf_reg[9]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_beat_len_buf_reg[9]_i_1_O_UNCONNECTED [3],beat_len_buf1[11:9]}),
        .S({1'b0,\align_len_reg_n_7_[11] ,\align_len_reg_n_7_[10] ,\align_len_reg_n_7_[9] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_gmem_m_axi_buffer buff_wdata
       (.D(D[2:1]),
        .DI(buff_wdata_n_52),
        .E(\bus_wide_gen.data_buf ),
        .Q(Q[3:1]),
        .S({buff_wdata_n_16,buff_wdata_n_17,buff_wdata_n_18,buff_wdata_n_19}),
        .SR(SR),
        .ap_block_pp6_stage0_subdone(ap_block_pp6_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp5_iter1(ap_enable_reg_pp5_iter1),
        .ap_enable_reg_pp6_iter0(ap_enable_reg_pp6_iter0),
        .ap_enable_reg_pp6_iter0_reg(ap_enable_reg_pp6_iter0_reg),
        .ap_enable_reg_pp6_iter1_reg(ap_enable_reg_pp6_iter1_reg),
        .ap_enable_reg_pp6_iter1_reg_0(ap_enable_reg_pp6_iter0_reg_0),
        .ap_enable_reg_pp6_iter2_reg(ap_enable_reg_pp6_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(ap_rst_n_1),
        .burst_valid(burst_valid),
        .\bus_wide_gen.data_buf_reg[16] (\q_reg[9] ),
        .\bus_wide_gen.data_buf_reg[16]_0 (\bus_wide_gen.first_pad_reg_n_7 ),
        .\bus_wide_gen.data_buf_reg[16]_1 (\bus_wide_gen.pad_oh_reg_reg_n_7_[1] ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.strb_buf_reg[2] (buff_wdata_n_31),
        .\bus_wide_gen.strb_buf_reg[3] (buff_wdata_n_51),
        .\bus_wide_gen.strb_buf_reg[3]_0 (\q_reg[8] ),
        .data_valid(data_valid),
        .\dout_buf_reg[17]_0 ({tmp_strb,buff_wdata_n_35,buff_wdata_n_36,buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40,buff_wdata_n_41,buff_wdata_n_42,buff_wdata_n_43,buff_wdata_n_44,buff_wdata_n_45,buff_wdata_n_46,buff_wdata_n_47,buff_wdata_n_48,buff_wdata_n_49,buff_wdata_n_50}),
        .full_n_reg_0(full_n_reg_0),
        .gmem_AWREADY(gmem_AWREADY),
        .i_6_reg_3910(i_6_reg_3910),
        .icmp_ln67_reg_915(icmp_ln67_reg_915),
        .icmp_ln67_reg_915_pp6_iter1_reg(icmp_ln67_reg_915_pp6_iter1_reg),
        .\icmp_ln67_reg_915_reg[0] (\icmp_ln67_reg_915_reg[0] ),
        .\icmp_ln67_reg_915_reg[0]_0 (\icmp_ln67_reg_915_reg[0]_0 ),
        .\mOutPtr_reg[5]_0 (mOutPtr_reg),
        .\mOutPtr_reg[6]_0 ({buff_wdata_n_26,buff_wdata_n_27,buff_wdata_n_28}),
        .\mOutPtr_reg[7]_0 ({p_0_out_carry__0_n_12,p_0_out_carry__0_n_13,p_0_out_carry__0_n_14,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14}),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB[3:2]),
        .\q_tmp_reg[15]_0 (\q_tmp_reg[15] ));
  FDRE \bus_wide_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_13 ),
        .Q(m_axi_gmem_WLAST),
        .R(SR));
  FDRE \bus_wide_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_15 ),
        .Q(WVALID_Dummy),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_50),
        .Q(m_axi_gmem_WDATA[0]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_40),
        .Q(m_axi_gmem_WDATA[10]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_39),
        .Q(m_axi_gmem_WDATA[11]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_38),
        .Q(m_axi_gmem_WDATA[12]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_37),
        .Q(m_axi_gmem_WDATA[13]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_36),
        .Q(m_axi_gmem_WDATA[14]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_35),
        .Q(m_axi_gmem_WDATA[15]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_50),
        .Q(m_axi_gmem_WDATA[16]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_49),
        .Q(m_axi_gmem_WDATA[17]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_48),
        .Q(m_axi_gmem_WDATA[18]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_47),
        .Q(m_axi_gmem_WDATA[19]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_49),
        .Q(m_axi_gmem_WDATA[1]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_46),
        .Q(m_axi_gmem_WDATA[20]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_45),
        .Q(m_axi_gmem_WDATA[21]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_44),
        .Q(m_axi_gmem_WDATA[22]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_43),
        .Q(m_axi_gmem_WDATA[23]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_42),
        .Q(m_axi_gmem_WDATA[24]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_41),
        .Q(m_axi_gmem_WDATA[25]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_40),
        .Q(m_axi_gmem_WDATA[26]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_39),
        .Q(m_axi_gmem_WDATA[27]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_38),
        .Q(m_axi_gmem_WDATA[28]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_37),
        .Q(m_axi_gmem_WDATA[29]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_48),
        .Q(m_axi_gmem_WDATA[2]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_36),
        .Q(m_axi_gmem_WDATA[30]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_35),
        .Q(m_axi_gmem_WDATA[31]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_47),
        .Q(m_axi_gmem_WDATA[3]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_46),
        .Q(m_axi_gmem_WDATA[4]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_45),
        .Q(m_axi_gmem_WDATA[5]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_44),
        .Q(m_axi_gmem_WDATA[6]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_43),
        .Q(m_axi_gmem_WDATA[7]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_42),
        .Q(m_axi_gmem_WDATA[8]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_41),
        .Q(m_axi_gmem_WDATA[9]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_gmem_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.AWVALID_Dummy(AWVALID_Dummy),
        .CO(first_sect),
        .E(\bus_wide_gen.data_buf2_out ),
        .Q(beat_len_buf),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.fifo_burst_n_9 ),
        .ap_rst_n_1(\bus_wide_gen.fifo_burst_n_11 ),
        .\beat_len_buf_reg[0] (\bus_wide_gen.fifo_burst_n_20 ),
        .\beat_len_buf_reg[1] (\bus_wide_gen.fifo_burst_n_21 ),
        .\beat_len_buf_reg[2] (\bus_wide_gen.fifo_burst_n_22 ),
        .\beat_len_buf_reg[3] (\bus_wide_gen.fifo_burst_n_23 ),
        .\beat_len_buf_reg[4] (\bus_wide_gen.fifo_burst_n_24 ),
        .\beat_len_buf_reg[5] (\bus_wide_gen.fifo_burst_n_25 ),
        .\beat_len_buf_reg[6] (\bus_wide_gen.fifo_burst_n_26 ),
        .\beat_len_buf_reg[7] (\bus_wide_gen.fifo_burst_n_27 ),
        .\beat_len_buf_reg[8] (\bus_wide_gen.fifo_burst_n_28 ),
        .\beat_len_buf_reg[9] (\bus_wide_gen.fifo_burst_n_29 ),
        .burst_valid(burst_valid),
        .\bus_wide_gen.WLAST_Dummy_reg (\bus_wide_gen.len_cnt_reg ),
        .\bus_wide_gen.WVALID_Dummy_reg (WVALID_Dummy),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.fifo_burst_n_42 ),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.first_pad_reg_n_7 ),
        .\bus_wide_gen.pad_oh_reg_reg[1]_0 (\bus_wide_gen.pad_oh_reg_reg_n_7_[1] ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.strb_buf_reg[0] (\bus_wide_gen.fifo_burst_n_16 ),
        .\bus_wide_gen.strb_buf_reg[1] (\bus_wide_gen.fifo_burst_n_19 ),
        .\bus_wide_gen.strb_buf_reg[1]_0 (tmp_strb),
        .\could_multi_bursts.awlen_buf_reg[3] ({\sect_len_buf_reg_n_7_[9] ,\sect_len_buf_reg_n_7_[8] ,\sect_len_buf_reg_n_7_[7] ,\sect_len_buf_reg_n_7_[6] ,\sect_len_buf_reg_n_7_[5] ,\sect_len_buf_reg_n_7_[4] ,\sect_len_buf_reg_n_7_[3] ,\sect_len_buf_reg_n_7_[2] ,\sect_len_buf_reg_n_7_[1] ,\sect_len_buf_reg_n_7_[0] }),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.loop_cnt_reg[2] (\bus_wide_gen.fifo_burst_n_39 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling040_out (\could_multi_bursts.sect_handling040_out ),
        .data_valid(data_valid),
        .empty_n_reg_0(\bus_wide_gen.fifo_burst_n_12 ),
        .empty_n_reg_1(\bus_wide_gen.fifo_burst_n_13 ),
        .empty_n_reg_2(\bus_wide_gen.fifo_burst_n_14 ),
        .empty_n_reg_3(\bus_wide_gen.fifo_burst_n_15 ),
        .empty_n_reg_4(p_47_in),
        .\end_addr_buf_reg[1] (\bus_wide_gen.fifo_burst_n_43 ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .full_n_reg_0(invalid_len_event_reg2),
        .in(awlen_tmp),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB[1:0]),
        .p_43_in(p_43_in),
        .pop0(pop0),
        .\q_reg[8]_0 (\q_reg[8] ),
        .\q_reg[9]_0 (\q_reg[9] ),
        .\q_reg[9]_1 (\sect_addr_buf_reg_n_7_[1] ),
        .req_en__17(req_en__17),
        .\sect_end_buf_reg[1] (last_sect),
        .\sect_end_buf_reg[1]_0 (\sect_end_buf_reg_n_7_[1] ),
        .\sect_len_buf_reg[3] (fifo_wreq_n_9),
        .\sect_len_buf_reg[3]_0 (\could_multi_bursts.sect_handling_reg_n_7 ),
        .\sect_len_buf_reg[4] (\bus_wide_gen.fifo_burst_n_31 ),
        .\sect_len_buf_reg[7] (\bus_wide_gen.fifo_burst_n_30 ),
        .\sect_len_buf_reg[9] ({\start_addr_buf_reg_n_7_[11] ,\start_addr_buf_reg_n_7_[10] ,\start_addr_buf_reg_n_7_[9] ,\start_addr_buf_reg_n_7_[8] ,\start_addr_buf_reg_n_7_[7] ,\start_addr_buf_reg_n_7_[6] ,\start_addr_buf_reg_n_7_[5] ,\start_addr_buf_reg_n_7_[4] ,\start_addr_buf_reg_n_7_[3] ,\start_addr_buf_reg_n_7_[2] }),
        .\sect_len_buf_reg[9]_0 ({\end_addr_buf_reg_n_7_[11] ,\end_addr_buf_reg_n_7_[10] ,\end_addr_buf_reg_n_7_[9] ,\end_addr_buf_reg_n_7_[8] ,\end_addr_buf_reg_n_7_[7] ,\end_addr_buf_reg_n_7_[6] ,\end_addr_buf_reg_n_7_[5] ,\end_addr_buf_reg_n_7_[4] ,\end_addr_buf_reg_n_7_[3] ,\end_addr_buf_reg_n_7_[2] ,\end_addr_buf_reg_n_7_[1] }),
        .wreq_handling_reg(align_len0),
        .wreq_handling_reg_0(\bus_wide_gen.fifo_burst_n_41 ),
        .wreq_handling_reg_1(wreq_handling_reg_n_7),
        .wreq_handling_reg_2(fifo_wreq_valid_buf_reg_n_7));
  FDSE \bus_wide_gen.first_pad_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_14 ),
        .Q(\bus_wide_gen.first_pad_reg_n_7 ),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__0_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .O(p_0_in__0_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[2]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [2]),
        .O(p_0_in__0_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bus_wide_gen.len_cnt[3]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .O(p_0_in__0_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bus_wide_gen.len_cnt[4]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [3]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [2]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .O(p_0_in__0_0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bus_wide_gen.len_cnt[5]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .I5(\bus_wide_gen.len_cnt_reg [5]),
        .O(p_0_in__0_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \bus_wide_gen.len_cnt[6]_i_1 
       (.I0(\bus_wide_gen.len_cnt[7]_i_4_n_7 ),
        .I1(\bus_wide_gen.len_cnt_reg [6]),
        .O(p_0_in__0_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \bus_wide_gen.len_cnt[7]_i_3 
       (.I0(\bus_wide_gen.len_cnt_reg [6]),
        .I1(\bus_wide_gen.len_cnt[7]_i_4_n_7 ),
        .I2(\bus_wide_gen.len_cnt_reg [7]),
        .O(p_0_in__0_0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \bus_wide_gen.len_cnt[7]_i_4 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .I5(\bus_wide_gen.len_cnt_reg [5]),
        .O(\bus_wide_gen.len_cnt[7]_i_4_n_7 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(p_0_in__0_0[0]),
        .Q(\bus_wide_gen.len_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_12 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(p_0_in__0_0[1]),
        .Q(\bus_wide_gen.len_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_12 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(p_0_in__0_0[2]),
        .Q(\bus_wide_gen.len_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_12 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(p_0_in__0_0[3]),
        .Q(\bus_wide_gen.len_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_12 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(p_0_in__0_0[4]),
        .Q(\bus_wide_gen.len_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_12 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(p_0_in__0_0[5]),
        .Q(\bus_wide_gen.len_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_12 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(p_0_in__0_0[6]),
        .Q(\bus_wide_gen.len_cnt_reg [6]),
        .R(\bus_wide_gen.fifo_burst_n_12 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(p_0_in__0_0[7]),
        .Q(\bus_wide_gen.len_cnt_reg [7]),
        .R(\bus_wide_gen.fifo_burst_n_12 ));
  FDRE \bus_wide_gen.pad_oh_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_42 ),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_7_[1] ),
        .R(SR));
  FDRE \bus_wide_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_16 ),
        .Q(m_axi_gmem_WSTRB[0]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_19 ),
        .Q(m_axi_gmem_WSTRB[1]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_31),
        .Q(m_axi_gmem_WSTRB[2]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_51),
        .Q(m_axi_gmem_WSTRB[3]),
        .R(1'b0));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_9),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[10] ),
        .I1(\bus_wide_gen.fifo_burst_n_39 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[11] ),
        .I1(\bus_wide_gen.fifo_burst_n_39 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_39 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_39 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_39 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_39 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_39 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_39 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_39 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_39 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_39 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_39 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_39 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_39 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_39 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_39 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_39 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_39 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_39 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_39 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[2] ),
        .I1(\bus_wide_gen.fifo_burst_n_39 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_39 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_3 
       (.I0(\sect_addr_buf_reg_n_7_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_39 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[3] ),
        .I1(\bus_wide_gen.fifo_burst_n_39 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_39 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_gmem_AWADDR[2]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_7 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_gmem_AWADDR[1]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_gmem_AWADDR[0]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_39 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[6] ),
        .I1(\bus_wide_gen.fifo_burst_n_39 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[7] ),
        .I1(\bus_wide_gen.fifo_burst_n_39 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[8] ),
        .I1(\bus_wide_gen.fifo_burst_n_39 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_gmem_AWADDR[4]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_gmem_AWADDR[3]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_7_[9] ),
        .I1(\bus_wide_gen.fifo_burst_n_39 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(m_axi_gmem_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(m_axi_gmem_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(m_axi_gmem_AWADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_9 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_AWADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(m_axi_gmem_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(m_axi_gmem_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(m_axi_gmem_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(m_axi_gmem_AWADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_7 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_9 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(m_axi_gmem_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(m_axi_gmem_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(m_axi_gmem_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(m_axi_gmem_AWADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_9 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(m_axi_gmem_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(m_axi_gmem_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(m_axi_gmem_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(m_axi_gmem_AWADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_7 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_9 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(m_axi_gmem_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(m_axi_gmem_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(m_axi_gmem_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(m_axi_gmem_AWADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_9 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(m_axi_gmem_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(m_axi_gmem_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(m_axi_gmem_AWADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(m_axi_gmem_AWADDR[29]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_5 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_7 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[31]_i_5_n_9 ,\could_multi_bursts.awaddr_buf_reg[31]_i_5_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_gmem_AWADDR[29:27]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(m_axi_gmem_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(m_axi_gmem_AWADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_9 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_AWADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_7 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_7 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_7 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(m_axi_gmem_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(m_axi_gmem_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(m_axi_gmem_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(m_axi_gmem_AWADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_7 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_9 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_AWADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem_AWADDR[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_7 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_7 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(m_axi_gmem_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .R(SR));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(last_sect),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_7 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_9 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_9 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_9 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_9 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_9 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_9 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_10),
        .Q(\could_multi_bursts.sect_handling_reg_n_7 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[1]_i_1 
       (.I0(\start_addr_reg_n_7_[1] ),
        .I1(\align_len_reg_n_7_[1] ),
        .O(end_addr[1]));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_7_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_7_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_7_[1] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_7_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_7_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_7_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_7_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_7_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_7_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_7_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_7_[9] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_7,end_addr_carry_n_8,end_addr_carry_n_9,end_addr_carry_n_10}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_7_[4] ,\start_addr_reg_n_7_[3] ,\start_addr_reg_n_7_[2] ,\start_addr_reg_n_7_[1] }),
        .O({end_addr[4:2],NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1_n_7,end_addr_carry_i_2_n_7,end_addr_carry_i_3_n_7,end_addr_carry_i_4_n_7}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_7),
        .CO({end_addr_carry__0_n_7,end_addr_carry__0_n_8,end_addr_carry__0_n_9,end_addr_carry__0_n_10}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_7_[8] ,\start_addr_reg_n_7_[7] ,\start_addr_reg_n_7_[6] ,\start_addr_reg_n_7_[5] }),
        .O(end_addr[8:5]),
        .S({end_addr_carry__0_i_1_n_7,end_addr_carry__0_i_2_n_7,end_addr_carry__0_i_3_n_7,end_addr_carry__0_i_4_n_7}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1
       (.I0(\start_addr_reg_n_7_[8] ),
        .I1(\align_len_reg_n_7_[8] ),
        .O(end_addr_carry__0_i_1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2
       (.I0(\start_addr_reg_n_7_[7] ),
        .I1(\align_len_reg_n_7_[7] ),
        .O(end_addr_carry__0_i_2_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3
       (.I0(\start_addr_reg_n_7_[6] ),
        .I1(\align_len_reg_n_7_[6] ),
        .O(end_addr_carry__0_i_3_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4
       (.I0(\start_addr_reg_n_7_[5] ),
        .I1(\align_len_reg_n_7_[5] ),
        .O(end_addr_carry__0_i_4_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_7),
        .CO({end_addr_carry__1_n_7,end_addr_carry__1_n_8,end_addr_carry__1_n_9,end_addr_carry__1_n_10}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_7_[12] ,\start_addr_reg_n_7_[11] ,\start_addr_reg_n_7_[10] ,\start_addr_reg_n_7_[9] }),
        .O(end_addr[12:9]),
        .S({end_addr_carry__1_i_1_n_7,end_addr_carry__1_i_2_n_7,end_addr_carry__1_i_3_n_7,end_addr_carry__1_i_4_n_7}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1
       (.I0(\start_addr_reg_n_7_[12] ),
        .I1(\align_len_reg_n_7_[12] ),
        .O(end_addr_carry__1_i_1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2
       (.I0(\start_addr_reg_n_7_[11] ),
        .I1(\align_len_reg_n_7_[11] ),
        .O(end_addr_carry__1_i_2_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3
       (.I0(\start_addr_reg_n_7_[10] ),
        .I1(\align_len_reg_n_7_[10] ),
        .O(end_addr_carry__1_i_3_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4
       (.I0(\start_addr_reg_n_7_[9] ),
        .I1(\align_len_reg_n_7_[9] ),
        .O(end_addr_carry__1_i_4_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_7),
        .CO({end_addr_carry__2_n_7,end_addr_carry__2_n_8,end_addr_carry__2_n_9,end_addr_carry__2_n_10}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_7_[16] ,\start_addr_reg_n_7_[15] ,\start_addr_reg_n_7_[14] ,\start_addr_reg_n_7_[13] }),
        .O(end_addr[16:13]),
        .S({end_addr_carry__2_i_1_n_7,end_addr_carry__2_i_2_n_7,end_addr_carry__2_i_3_n_7,end_addr_carry__2_i_4_n_7}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1
       (.I0(\start_addr_reg_n_7_[16] ),
        .I1(\align_len_reg_n_7_[16] ),
        .O(end_addr_carry__2_i_1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2
       (.I0(\start_addr_reg_n_7_[15] ),
        .I1(\align_len_reg_n_7_[15] ),
        .O(end_addr_carry__2_i_2_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3
       (.I0(\start_addr_reg_n_7_[14] ),
        .I1(\align_len_reg_n_7_[14] ),
        .O(end_addr_carry__2_i_3_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4
       (.I0(\start_addr_reg_n_7_[13] ),
        .I1(\align_len_reg_n_7_[13] ),
        .O(end_addr_carry__2_i_4_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_7),
        .CO({end_addr_carry__3_n_7,end_addr_carry__3_n_8,end_addr_carry__3_n_9,end_addr_carry__3_n_10}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_7_[20] ,\start_addr_reg_n_7_[19] ,\start_addr_reg_n_7_[18] ,\start_addr_reg_n_7_[17] }),
        .O(end_addr[20:17]),
        .S({end_addr_carry__3_i_1_n_7,end_addr_carry__3_i_2_n_7,end_addr_carry__3_i_3_n_7,end_addr_carry__3_i_4_n_7}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1
       (.I0(\start_addr_reg_n_7_[20] ),
        .I1(\align_len_reg_n_7_[20] ),
        .O(end_addr_carry__3_i_1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2
       (.I0(\start_addr_reg_n_7_[19] ),
        .I1(\align_len_reg_n_7_[19] ),
        .O(end_addr_carry__3_i_2_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3
       (.I0(\start_addr_reg_n_7_[18] ),
        .I1(\align_len_reg_n_7_[18] ),
        .O(end_addr_carry__3_i_3_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4
       (.I0(\start_addr_reg_n_7_[17] ),
        .I1(\align_len_reg_n_7_[17] ),
        .O(end_addr_carry__3_i_4_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_7),
        .CO({end_addr_carry__4_n_7,end_addr_carry__4_n_8,end_addr_carry__4_n_9,end_addr_carry__4_n_10}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_7_[24] ,\start_addr_reg_n_7_[23] ,\start_addr_reg_n_7_[22] ,\start_addr_reg_n_7_[21] }),
        .O(end_addr[24:21]),
        .S({end_addr_carry__4_i_1_n_7,end_addr_carry__4_i_2_n_7,end_addr_carry__4_i_3_n_7,end_addr_carry__4_i_4_n_7}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1
       (.I0(\start_addr_reg_n_7_[24] ),
        .I1(\align_len_reg_n_7_[24] ),
        .O(end_addr_carry__4_i_1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2
       (.I0(\start_addr_reg_n_7_[23] ),
        .I1(\align_len_reg_n_7_[23] ),
        .O(end_addr_carry__4_i_2_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3
       (.I0(\start_addr_reg_n_7_[22] ),
        .I1(\align_len_reg_n_7_[22] ),
        .O(end_addr_carry__4_i_3_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4
       (.I0(\start_addr_reg_n_7_[21] ),
        .I1(\align_len_reg_n_7_[21] ),
        .O(end_addr_carry__4_i_4_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_7),
        .CO({end_addr_carry__5_n_7,end_addr_carry__5_n_8,end_addr_carry__5_n_9,end_addr_carry__5_n_10}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_7_[28] ,\start_addr_reg_n_7_[27] ,\start_addr_reg_n_7_[26] ,\start_addr_reg_n_7_[25] }),
        .O(end_addr[28:25]),
        .S({end_addr_carry__5_i_1_n_7,end_addr_carry__5_i_2_n_7,end_addr_carry__5_i_3_n_7,end_addr_carry__5_i_4_n_7}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1
       (.I0(\start_addr_reg_n_7_[28] ),
        .I1(\align_len_reg_n_7_[28] ),
        .O(end_addr_carry__5_i_1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2
       (.I0(\start_addr_reg_n_7_[27] ),
        .I1(\align_len_reg_n_7_[27] ),
        .O(end_addr_carry__5_i_2_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3
       (.I0(\start_addr_reg_n_7_[26] ),
        .I1(\align_len_reg_n_7_[26] ),
        .O(end_addr_carry__5_i_3_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4
       (.I0(\start_addr_reg_n_7_[25] ),
        .I1(\align_len_reg_n_7_[25] ),
        .O(end_addr_carry__5_i_4_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_7),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:2],end_addr_carry__6_n_9,end_addr_carry__6_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\start_addr_reg_n_7_[30] ,\start_addr_reg_n_7_[29] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3],end_addr[31:29]}),
        .S({1'b0,end_addr_carry__6_i_1_n_7,end_addr_carry__6_i_2_n_7,end_addr_carry__6_i_3_n_7}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1
       (.I0(\start_addr_reg_n_7_[31] ),
        .I1(\align_len_reg_n_7_[31] ),
        .O(end_addr_carry__6_i_1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2
       (.I0(\start_addr_reg_n_7_[30] ),
        .I1(\align_len_reg_n_7_[30] ),
        .O(end_addr_carry__6_i_2_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_3
       (.I0(\start_addr_reg_n_7_[29] ),
        .I1(\align_len_reg_n_7_[29] ),
        .O(end_addr_carry__6_i_3_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1
       (.I0(\start_addr_reg_n_7_[4] ),
        .I1(\align_len_reg_n_7_[4] ),
        .O(end_addr_carry_i_1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2
       (.I0(\start_addr_reg_n_7_[3] ),
        .I1(\align_len_reg_n_7_[3] ),
        .O(end_addr_carry_i_2_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3
       (.I0(\start_addr_reg_n_7_[2] ),
        .I1(\align_len_reg_n_7_[2] ),
        .O(end_addr_carry_i_3_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4
       (.I0(\start_addr_reg_n_7_[1] ),
        .I1(\align_len_reg_n_7_[1] ),
        .O(end_addr_carry_i_4_n_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_gmem_m_axi_fifo__parameterized1 fifo_resp
       (.AWVALID_Dummy(AWVALID_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.sect_handling_reg_n_7 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_resp_n_10),
        .\could_multi_bursts.sect_handling_reg_0 (\bus_wide_gen.fifo_burst_n_30 ),
        .\could_multi_bursts.sect_handling_reg_1 (\bus_wide_gen.fifo_burst_n_31 ),
        .\could_multi_bursts.sect_handling_reg_2 (wreq_handling_reg_n_7),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in(invalid_len_event_reg2),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREADY_0(fifo_resp_n_9),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .next_resp_reg(full_n_reg),
        .push(push),
        .\q_reg[1]_0 (\could_multi_bursts.last_sect_buf_reg_n_7 ),
        .req_en__17(req_en__17));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_gmem_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.D(D[3]),
        .Q({Q[5:4],Q[0]}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(full_n_reg),
        .icmp_ln32_reg_738(icmp_ln32_reg_738),
        .p_41_in(p_41_in),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_gmem_m_axi_fifo__parameterized0 fifo_wreq
       (.D({fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30}),
        .E(align_len0),
        .Q({\start_addr_reg_n_7_[31] ,\start_addr_reg_n_7_[30] ,\start_addr_reg_n_7_[29] ,\start_addr_reg_n_7_[28] ,\start_addr_reg_n_7_[27] ,\start_addr_reg_n_7_[26] ,\start_addr_reg_n_7_[25] ,\start_addr_reg_n_7_[24] ,\start_addr_reg_n_7_[23] ,\start_addr_reg_n_7_[22] ,\start_addr_reg_n_7_[21] ,\start_addr_reg_n_7_[20] ,\start_addr_reg_n_7_[19] ,\start_addr_reg_n_7_[18] ,\start_addr_reg_n_7_[17] ,\start_addr_reg_n_7_[16] ,\start_addr_reg_n_7_[15] ,\start_addr_reg_n_7_[14] ,\start_addr_reg_n_7_[13] ,\start_addr_reg_n_7_[12] }),
        .S({fifo_wreq_n_95,fifo_wreq_n_96,fifo_wreq_n_97,fifo_wreq_n_98}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_wreq_n_31),
        .\could_multi_bursts.last_sect_buf_reg ({\sect_cnt_reg_n_7_[19] ,\sect_cnt_reg_n_7_[18] ,\sect_cnt_reg_n_7_[17] ,\sect_cnt_reg_n_7_[16] ,\sect_cnt_reg_n_7_[15] ,\sect_cnt_reg_n_7_[14] ,\sect_cnt_reg_n_7_[13] ,\sect_cnt_reg_n_7_[12] ,\sect_cnt_reg_n_7_[0] }),
        .\could_multi_bursts.last_sect_buf_reg_0 (p_0_in0_in[19:12]),
        .\could_multi_bursts.sect_handling040_out (\could_multi_bursts.sect_handling040_out ),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(wreq_handling_reg_n_7),
        .fifo_wreq_valid_buf_reg_0(fifo_wreq_valid_buf_reg_n_7),
        .fifo_wreq_valid_buf_reg_1(last_sect),
        .full_n_reg_0(rs2f_wreq_valid),
        .next_wreq(next_wreq),
        .p_43_in(p_43_in),
        .pop0(pop0),
        .push(push_0),
        .\q_reg[34]_0 ({fifo_wreq_n_123,fifo_wreq_n_124,fifo_wreq_n_125}),
        .\q_reg[38]_0 ({fifo_wreq_n_119,fifo_wreq_n_120,fifo_wreq_n_121,fifo_wreq_n_122}),
        .\q_reg[42]_0 ({fifo_wreq_n_115,fifo_wreq_n_116,fifo_wreq_n_117,fifo_wreq_n_118}),
        .\q_reg[46]_0 ({fifo_wreq_n_111,fifo_wreq_n_112,fifo_wreq_n_113,fifo_wreq_n_114}),
        .\q_reg[50]_0 ({fifo_wreq_n_107,fifo_wreq_n_108,fifo_wreq_n_109,fifo_wreq_n_110}),
        .\q_reg[54]_0 ({fifo_wreq_n_103,fifo_wreq_n_104,fifo_wreq_n_105,fifo_wreq_n_106}),
        .\q_reg[58]_0 ({fifo_wreq_n_99,fifo_wreq_n_100,fifo_wreq_n_101,fifo_wreq_n_102}),
        .\q_reg[61]_0 ({fifo_wreq_data,q__0}),
        .\q_reg[63]_0 (fifo_wreq_n_93),
        .\q_reg[63]_1 ({rs2f_wreq_data[63:32],rs2f_wreq_data[30:0]}),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[18] ({fifo_wreq_n_126,fifo_wreq_n_127,fifo_wreq_n_128}),
        .\sect_len_buf_reg[3] (\bus_wide_gen.fifo_burst_n_30 ),
        .\sect_len_buf_reg[3]_0 (\bus_wide_gen.fifo_burst_n_31 ),
        .\sect_len_buf_reg[3]_1 (\could_multi_bursts.sect_handling_reg_n_7 ),
        .wreq_handling_reg(fifo_wreq_n_9),
        .wreq_handling_reg_0(fifo_wreq_n_129));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_7),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_7,first_sect_carry_n_8,first_sect_carry_n_9,first_sect_carry_n_10}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_7,first_sect_carry_i_2_n_7,first_sect_carry_i_3_n_7,first_sect_carry_i_4_n_7}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_7),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_9,first_sect_carry__0_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_7,first_sect_carry__0_i_2_n_7,first_sect_carry__0_i_3_n_7}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1
       (.I0(p_0_in_0[18]),
        .I1(\sect_cnt_reg_n_7_[18] ),
        .I2(p_0_in_0[19]),
        .I3(\sect_cnt_reg_n_7_[19] ),
        .O(first_sect_carry__0_i_1_n_7));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_7_[15] ),
        .I1(p_0_in_0[15]),
        .I2(p_0_in_0[16]),
        .I3(\sect_cnt_reg_n_7_[16] ),
        .I4(\sect_cnt_reg_n_7_[17] ),
        .I5(p_0_in_0[17]),
        .O(first_sect_carry__0_i_2_n_7));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_7_[12] ),
        .I1(p_0_in_0[12]),
        .I2(p_0_in_0[13]),
        .I3(\sect_cnt_reg_n_7_[13] ),
        .I4(\sect_cnt_reg_n_7_[14] ),
        .I5(p_0_in_0[14]),
        .O(first_sect_carry__0_i_3_n_7));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_7_[9] ),
        .I1(p_0_in_0[9]),
        .I2(p_0_in_0[10]),
        .I3(\sect_cnt_reg_n_7_[10] ),
        .I4(\sect_cnt_reg_n_7_[11] ),
        .I5(p_0_in_0[11]),
        .O(first_sect_carry_i_1_n_7));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_7_[6] ),
        .I1(p_0_in_0[6]),
        .I2(p_0_in_0[7]),
        .I3(\sect_cnt_reg_n_7_[7] ),
        .I4(\sect_cnt_reg_n_7_[8] ),
        .I5(p_0_in_0[8]),
        .O(first_sect_carry_i_2_n_7));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_7_[3] ),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[4]),
        .I3(\sect_cnt_reg_n_7_[4] ),
        .I4(\sect_cnt_reg_n_7_[5] ),
        .I5(p_0_in_0[5]),
        .O(first_sect_carry_i_3_n_7));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_7_[0] ),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[1]),
        .I3(\sect_cnt_reg_n_7_[1] ),
        .I4(\sect_cnt_reg_n_7_[2] ),
        .I5(p_0_in_0[2]),
        .O(first_sect_carry_i_4_n_7));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_93),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_43_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_7,last_sect_carry_n_8,last_sect_carry_n_9,last_sect_carry_n_10}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_7,last_sect_carry_i_2_n_7,last_sect_carry_i_3_n_7,last_sect_carry_i_4_n_7}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_7),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_9,last_sect_carry__0_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_126,fifo_wreq_n_127,fifo_wreq_n_128}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_7_[9] ),
        .I1(p_0_in0_in[9]),
        .I2(\sect_cnt_reg_n_7_[10] ),
        .I3(p_0_in0_in[10]),
        .I4(p_0_in0_in[11]),
        .I5(\sect_cnt_reg_n_7_[11] ),
        .O(last_sect_carry_i_1_n_7));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_7_[6] ),
        .I1(p_0_in0_in[6]),
        .I2(\sect_cnt_reg_n_7_[7] ),
        .I3(p_0_in0_in[7]),
        .I4(p_0_in0_in[8]),
        .I5(\sect_cnt_reg_n_7_[8] ),
        .O(last_sect_carry_i_2_n_7));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_7_[3] ),
        .I1(p_0_in0_in[3]),
        .I2(\sect_cnt_reg_n_7_[4] ),
        .I3(p_0_in0_in[4]),
        .I4(p_0_in0_in[5]),
        .I5(\sect_cnt_reg_n_7_[5] ),
        .O(last_sect_carry_i_3_n_7));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_7_[0] ),
        .I1(p_0_in0_in[0]),
        .I2(\sect_cnt_reg_n_7_[1] ),
        .I3(p_0_in0_in[1]),
        .I4(p_0_in0_in[2]),
        .I5(\sect_cnt_reg_n_7_[2] ),
        .O(last_sect_carry_i_4_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_gmem_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(req_en__17),
        .O(m_axi_gmem_AWVALID));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_gmem_WVALID_INST_0
       (.I0(WVALID_Dummy),
        .I1(out_BUS_WVALID0__7),
        .O(m_axi_gmem_WVALID));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10}),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],buff_wdata_n_52}),
        .O({p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14}),
        .S({buff_wdata_n_16,buff_wdata_n_17,buff_wdata_n_18,buff_wdata_n_19}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_7),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_9,p_0_out_carry__0_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mOutPtr_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_12,p_0_out_carry__0_n_13,p_0_out_carry__0_n_14}),
        .S({1'b0,buff_wdata_n_26,buff_wdata_n_27,buff_wdata_n_28}));
  LUT3 #(
    .INIT(8'hB8)) 
    p_0_out_carry_i_1
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I1(throttl_cnt1),
        .I2(\throttl_cnt_reg[4] [0]),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_0_out_carry_i_2
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .I1(throttl_cnt1),
        .I2(\throttl_cnt_reg[4] [3]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_0_out_carry_i_3
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I1(throttl_cnt1),
        .I2(\throttl_cnt_reg[4] [2]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_0_out_carry_i_4
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I1(throttl_cnt1),
        .I2(\throttl_cnt_reg[4] [1]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'h80)) 
    p_0_out_carry_i_5
       (.I0(AWVALID_Dummy),
        .I1(m_axi_gmem_AWREADY),
        .I2(req_en__17),
        .O(throttl_cnt1));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    p_0_out_carry_i_7
       (.I0(\throttl_cnt_reg[4] [2]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I2(\throttl_cnt_reg[4] [3]),
        .I3(throttl_cnt1),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    p_0_out_carry_i_8
       (.I0(\throttl_cnt_reg[4] [1]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\throttl_cnt_reg[4] [2]),
        .I3(throttl_cnt1),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'hC5)) 
    p_0_out_carry_i_9
       (.I0(\throttl_cnt_reg[4] [1]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(throttl_cnt1),
        .O(S[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_gmem_m_axi_reg_slice rs_wreq
       (.D(D[0]),
        .E(E),
        .Q(Q[3:1]),
        .SR(SR),
        .\ap_CS_fsm_reg[39] (\ap_CS_fsm_reg[39] ),
        .ap_block_pp6_stage0_subdone(ap_block_pp6_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp5_iter0(ap_enable_reg_pp5_iter0),
        .ap_enable_reg_pp6_iter0(ap_enable_reg_pp6_iter0),
        .ap_enable_reg_pp6_iter0_reg(ap_enable_reg_pp6_iter0_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_2),
        .\data_p1_reg[63]_0 ({rs2f_wreq_data[63:32],rs2f_wreq_data[30:0]}),
        .\data_p2_reg[63]_0 (\data_p2_reg[63] ),
        .gmem_AWREADY(gmem_AWREADY),
        .push(push_0),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .\state_reg[0]_0 (rs2f_wreq_valid));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_7_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_7_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[7] ),
        .O(sect_addr[19]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_7_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_7_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_7_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_7_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_7_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_7_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_7_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_7_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_7_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_7_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_7_[10] ),
        .R(\bus_wide_gen.fifo_burst_n_11 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_7_[11] ),
        .R(\bus_wide_gen.fifo_burst_n_11 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_7_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_7_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_7_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_7_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_7_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_7_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_7_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_7_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_7_[1] ),
        .R(\bus_wide_gen.fifo_burst_n_11 ));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_7_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_7_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_7_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_7_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_7_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_7_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_7_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_7_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_7_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_7_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_7_[2] ),
        .R(\bus_wide_gen.fifo_burst_n_11 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_7_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_7_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_7_[3] ),
        .R(\bus_wide_gen.fifo_burst_n_11 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_7_[4] ),
        .R(\bus_wide_gen.fifo_burst_n_11 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_7_[5] ),
        .R(\bus_wide_gen.fifo_burst_n_11 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_7_[6] ),
        .R(\bus_wide_gen.fifo_burst_n_11 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_7_[7] ),
        .R(\bus_wide_gen.fifo_burst_n_11 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_7_[8] ),
        .R(\bus_wide_gen.fifo_burst_n_11 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_7_[9] ),
        .R(\bus_wide_gen.fifo_burst_n_11 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_7,sect_cnt0_carry_n_8,sect_cnt0_carry_n_9,sect_cnt0_carry_n_10}),
        .CYINIT(\sect_cnt_reg_n_7_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_7_[4] ,\sect_cnt_reg_n_7_[3] ,\sect_cnt_reg_n_7_[2] ,\sect_cnt_reg_n_7_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_7),
        .CO({sect_cnt0_carry__0_n_7,sect_cnt0_carry__0_n_8,sect_cnt0_carry__0_n_9,sect_cnt0_carry__0_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_7_[8] ,\sect_cnt_reg_n_7_[7] ,\sect_cnt_reg_n_7_[6] ,\sect_cnt_reg_n_7_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_7),
        .CO({sect_cnt0_carry__1_n_7,sect_cnt0_carry__1_n_8,sect_cnt0_carry__1_n_9,sect_cnt0_carry__1_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_7_[12] ,\sect_cnt_reg_n_7_[11] ,\sect_cnt_reg_n_7_[10] ,\sect_cnt_reg_n_7_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_7),
        .CO({sect_cnt0_carry__2_n_7,sect_cnt0_carry__2_n_8,sect_cnt0_carry__2_n_9,sect_cnt0_carry__2_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_7_[16] ,\sect_cnt_reg_n_7_[15] ,\sect_cnt_reg_n_7_[14] ,\sect_cnt_reg_n_7_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_7),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_9,sect_cnt0_carry__3_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_7_[19] ,\sect_cnt_reg_n_7_[18] ,\sect_cnt_reg_n_7_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_129),
        .D(fifo_wreq_n_30),
        .Q(\sect_cnt_reg_n_7_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_129),
        .D(fifo_wreq_n_20),
        .Q(\sect_cnt_reg_n_7_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_129),
        .D(fifo_wreq_n_19),
        .Q(\sect_cnt_reg_n_7_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_129),
        .D(fifo_wreq_n_18),
        .Q(\sect_cnt_reg_n_7_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_129),
        .D(fifo_wreq_n_17),
        .Q(\sect_cnt_reg_n_7_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_129),
        .D(fifo_wreq_n_16),
        .Q(\sect_cnt_reg_n_7_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_129),
        .D(fifo_wreq_n_15),
        .Q(\sect_cnt_reg_n_7_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_129),
        .D(fifo_wreq_n_14),
        .Q(\sect_cnt_reg_n_7_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_129),
        .D(fifo_wreq_n_13),
        .Q(\sect_cnt_reg_n_7_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_129),
        .D(fifo_wreq_n_12),
        .Q(\sect_cnt_reg_n_7_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_129),
        .D(fifo_wreq_n_11),
        .Q(\sect_cnt_reg_n_7_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_129),
        .D(fifo_wreq_n_29),
        .Q(\sect_cnt_reg_n_7_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_129),
        .D(fifo_wreq_n_28),
        .Q(\sect_cnt_reg_n_7_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_129),
        .D(fifo_wreq_n_27),
        .Q(\sect_cnt_reg_n_7_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_129),
        .D(fifo_wreq_n_26),
        .Q(\sect_cnt_reg_n_7_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_129),
        .D(fifo_wreq_n_25),
        .Q(\sect_cnt_reg_n_7_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_129),
        .D(fifo_wreq_n_24),
        .Q(\sect_cnt_reg_n_7_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_129),
        .D(fifo_wreq_n_23),
        .Q(\sect_cnt_reg_n_7_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_129),
        .D(fifo_wreq_n_22),
        .Q(\sect_cnt_reg_n_7_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_129),
        .D(fifo_wreq_n_21),
        .Q(\sect_cnt_reg_n_7_[9] ),
        .R(SR));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_43 ),
        .Q(\sect_end_buf_reg_n_7_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(\bus_wide_gen.fifo_burst_n_20 ),
        .Q(\sect_len_buf_reg_n_7_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(\bus_wide_gen.fifo_burst_n_21 ),
        .Q(\sect_len_buf_reg_n_7_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(\bus_wide_gen.fifo_burst_n_22 ),
        .Q(\sect_len_buf_reg_n_7_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(\bus_wide_gen.fifo_burst_n_23 ),
        .Q(\sect_len_buf_reg_n_7_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(\bus_wide_gen.fifo_burst_n_24 ),
        .Q(\sect_len_buf_reg_n_7_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(\bus_wide_gen.fifo_burst_n_25 ),
        .Q(\sect_len_buf_reg_n_7_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(\bus_wide_gen.fifo_burst_n_26 ),
        .Q(\sect_len_buf_reg_n_7_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(\bus_wide_gen.fifo_burst_n_27 ),
        .Q(\sect_len_buf_reg_n_7_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(\bus_wide_gen.fifo_burst_n_28 ),
        .Q(\sect_len_buf_reg_n_7_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(\bus_wide_gen.fifo_burst_n_29 ),
        .Q(\sect_len_buf_reg_n_7_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_7_[10] ),
        .Q(\start_addr_buf_reg_n_7_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_7_[11] ),
        .Q(\start_addr_buf_reg_n_7_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_7_[12] ),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_7_[13] ),
        .Q(p_0_in_0[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_7_[14] ),
        .Q(p_0_in_0[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_7_[15] ),
        .Q(p_0_in_0[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_7_[16] ),
        .Q(p_0_in_0[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_7_[17] ),
        .Q(p_0_in_0[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_7_[18] ),
        .Q(p_0_in_0[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_7_[19] ),
        .Q(p_0_in_0[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_7_[1] ),
        .Q(\start_addr_buf_reg_n_7_[1] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_7_[20] ),
        .Q(p_0_in_0[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_7_[21] ),
        .Q(p_0_in_0[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_7_[22] ),
        .Q(p_0_in_0[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_7_[23] ),
        .Q(p_0_in_0[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_7_[24] ),
        .Q(p_0_in_0[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_7_[25] ),
        .Q(p_0_in_0[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_7_[26] ),
        .Q(p_0_in_0[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_7_[27] ),
        .Q(p_0_in_0[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_7_[28] ),
        .Q(p_0_in_0[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_7_[29] ),
        .Q(p_0_in_0[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_7_[2] ),
        .Q(\start_addr_buf_reg_n_7_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_7_[30] ),
        .Q(p_0_in_0[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_7_[31] ),
        .Q(p_0_in_0[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_7_[3] ),
        .Q(\start_addr_buf_reg_n_7_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_7_[4] ),
        .Q(\start_addr_buf_reg_n_7_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_7_[5] ),
        .Q(\start_addr_buf_reg_n_7_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_7_[6] ),
        .Q(\start_addr_buf_reg_n_7_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_7_[7] ),
        .Q(\start_addr_buf_reg_n_7_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_7_[8] ),
        .Q(\start_addr_buf_reg_n_7_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_7_[9] ),
        .Q(\start_addr_buf_reg_n_7_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[9]),
        .Q(\start_addr_reg_n_7_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[10]),
        .Q(\start_addr_reg_n_7_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[11]),
        .Q(\start_addr_reg_n_7_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[12]),
        .Q(\start_addr_reg_n_7_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[13]),
        .Q(\start_addr_reg_n_7_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[14]),
        .Q(\start_addr_reg_n_7_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[15]),
        .Q(\start_addr_reg_n_7_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[16]),
        .Q(\start_addr_reg_n_7_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[17]),
        .Q(\start_addr_reg_n_7_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[18]),
        .Q(\start_addr_reg_n_7_[19] ),
        .R(SR));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[0]),
        .Q(\start_addr_reg_n_7_[1] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[19]),
        .Q(\start_addr_reg_n_7_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[20]),
        .Q(\start_addr_reg_n_7_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[21]),
        .Q(\start_addr_reg_n_7_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[22]),
        .Q(\start_addr_reg_n_7_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[23]),
        .Q(\start_addr_reg_n_7_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[24]),
        .Q(\start_addr_reg_n_7_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[25]),
        .Q(\start_addr_reg_n_7_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[26]),
        .Q(\start_addr_reg_n_7_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[27]),
        .Q(\start_addr_reg_n_7_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[28]),
        .Q(\start_addr_reg_n_7_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[1]),
        .Q(\start_addr_reg_n_7_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[29]),
        .Q(\start_addr_reg_n_7_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[30]),
        .Q(\start_addr_reg_n_7_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[2]),
        .Q(\start_addr_reg_n_7_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[3]),
        .Q(\start_addr_reg_n_7_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[4]),
        .Q(\start_addr_reg_n_7_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[5]),
        .Q(\start_addr_reg_n_7_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[6]),
        .Q(\start_addr_reg_n_7_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[7]),
        .Q(\start_addr_reg_n_7_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[8]),
        .Q(\start_addr_reg_n_7_[9] ),
        .R(SR));
  LUT3 #(
    .INIT(8'h1D)) 
    \throttl_cnt[0]_i_1 
       (.I0(\throttl_cnt_reg[4] [0]),
        .I1(throttl_cnt1),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\throttl_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \throttl_cnt[8]_i_1 
       (.I0(out_BUS_WVALID0__7),
        .I1(m_axi_gmem_WREADY),
        .I2(WVALID_Dummy),
        .I3(throttl_cnt1),
        .O(m_axi_gmem_WREADY_0));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_41 ),
        .Q(wreq_handling_reg_n_7),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_log_16_3_s
   (\ap_phi_reg_pp0_iter10_r_V_5_reg_391_reg[15]_0 ,
    \add_ln703_3_reg_1904_reg[22]_0 ,
    \icmp_ln1497_reg_1700_pp0_iter9_reg_reg[0]_0 ,
    ap_clk,
    Q,
    op2_V_1_reg_867,
    \icmp_ln1497_reg_1700_reg[0]_0 ,
    grp_log_16_3_s_fu_414_ap_start_reg,
    ap_rst_n_inv);
  output \ap_phi_reg_pp0_iter10_r_V_5_reg_391_reg[15]_0 ;
  output [14:0]\add_ln703_3_reg_1904_reg[22]_0 ;
  output \icmp_ln1497_reg_1700_pp0_iter9_reg_reg[0]_0 ;
  input ap_clk;
  input [0:0]Q;
  input [0:0]op2_V_1_reg_867;
  input [15:0]\icmp_ln1497_reg_1700_reg[0]_0 ;
  input grp_log_16_3_s_fu_414_ap_start_reg;
  input ap_rst_n_inv;

  wire [19:1]A;
  wire [0:0]Q;
  wire [24:5]add_ln703_3_fu_1624_p2;
  wire [24:0]add_ln703_3_reg_1904;
  wire \add_ln703_3_reg_1904[12]_i_10_n_7 ;
  wire \add_ln703_3_reg_1904[12]_i_2_n_7 ;
  wire \add_ln703_3_reg_1904[12]_i_3_n_7 ;
  wire \add_ln703_3_reg_1904[12]_i_4_n_7 ;
  wire \add_ln703_3_reg_1904[12]_i_5_n_7 ;
  wire \add_ln703_3_reg_1904[12]_i_7_n_7 ;
  wire \add_ln703_3_reg_1904[12]_i_8_n_7 ;
  wire \add_ln703_3_reg_1904[12]_i_9_n_7 ;
  wire \add_ln703_3_reg_1904[16]_i_10_n_7 ;
  wire \add_ln703_3_reg_1904[16]_i_11_n_7 ;
  wire \add_ln703_3_reg_1904[16]_i_3_n_7 ;
  wire \add_ln703_3_reg_1904[16]_i_4_n_7 ;
  wire \add_ln703_3_reg_1904[16]_i_5_n_7 ;
  wire \add_ln703_3_reg_1904[16]_i_6_n_7 ;
  wire \add_ln703_3_reg_1904[16]_i_8_n_7 ;
  wire \add_ln703_3_reg_1904[16]_i_9_n_7 ;
  wire \add_ln703_3_reg_1904[20]_i_2_n_7 ;
  wire \add_ln703_3_reg_1904[20]_i_3_n_7 ;
  wire \add_ln703_3_reg_1904[20]_i_4_n_7 ;
  wire \add_ln703_3_reg_1904[20]_i_5_n_7 ;
  wire \add_ln703_3_reg_1904[24]_i_2_n_7 ;
  wire \add_ln703_3_reg_1904[24]_i_3_n_7 ;
  wire \add_ln703_3_reg_1904[24]_i_4_n_7 ;
  wire \add_ln703_3_reg_1904[24]_i_5_n_7 ;
  wire \add_ln703_3_reg_1904[2]_i_10_n_7 ;
  wire \add_ln703_3_reg_1904[2]_i_11_n_7 ;
  wire \add_ln703_3_reg_1904[2]_i_12_n_7 ;
  wire \add_ln703_3_reg_1904[2]_i_13_n_7 ;
  wire \add_ln703_3_reg_1904[2]_i_14_n_7 ;
  wire \add_ln703_3_reg_1904[2]_i_15_n_7 ;
  wire \add_ln703_3_reg_1904[2]_i_16_n_7 ;
  wire \add_ln703_3_reg_1904[2]_i_3_n_7 ;
  wire \add_ln703_3_reg_1904[2]_i_4_n_7 ;
  wire \add_ln703_3_reg_1904[2]_i_5_n_7 ;
  wire \add_ln703_3_reg_1904[2]_i_6_n_7 ;
  wire \add_ln703_3_reg_1904[2]_i_8_n_7 ;
  wire \add_ln703_3_reg_1904[2]_i_9_n_7 ;
  wire \add_ln703_3_reg_1904[4]_i_2_n_7 ;
  wire \add_ln703_3_reg_1904[4]_i_3_n_7 ;
  wire \add_ln703_3_reg_1904[4]_i_4_n_7 ;
  wire \add_ln703_3_reg_1904[4]_i_5_n_7 ;
  wire \add_ln703_3_reg_1904[8]_i_2_n_7 ;
  wire \add_ln703_3_reg_1904[8]_i_3_n_7 ;
  wire \add_ln703_3_reg_1904[8]_i_4_n_7 ;
  wire \add_ln703_3_reg_1904_reg[12]_i_1_n_10 ;
  wire \add_ln703_3_reg_1904_reg[12]_i_1_n_7 ;
  wire \add_ln703_3_reg_1904_reg[12]_i_1_n_8 ;
  wire \add_ln703_3_reg_1904_reg[12]_i_1_n_9 ;
  wire \add_ln703_3_reg_1904_reg[12]_i_6_n_10 ;
  wire \add_ln703_3_reg_1904_reg[12]_i_6_n_7 ;
  wire \add_ln703_3_reg_1904_reg[12]_i_6_n_8 ;
  wire \add_ln703_3_reg_1904_reg[12]_i_6_n_9 ;
  wire \add_ln703_3_reg_1904_reg[16]_i_1_n_10 ;
  wire \add_ln703_3_reg_1904_reg[16]_i_1_n_7 ;
  wire \add_ln703_3_reg_1904_reg[16]_i_1_n_8 ;
  wire \add_ln703_3_reg_1904_reg[16]_i_1_n_9 ;
  wire \add_ln703_3_reg_1904_reg[16]_i_2_n_10 ;
  wire \add_ln703_3_reg_1904_reg[16]_i_7_n_10 ;
  wire \add_ln703_3_reg_1904_reg[16]_i_7_n_7 ;
  wire \add_ln703_3_reg_1904_reg[16]_i_7_n_8 ;
  wire \add_ln703_3_reg_1904_reg[16]_i_7_n_9 ;
  wire \add_ln703_3_reg_1904_reg[20]_i_1_n_10 ;
  wire \add_ln703_3_reg_1904_reg[20]_i_1_n_7 ;
  wire \add_ln703_3_reg_1904_reg[20]_i_1_n_8 ;
  wire \add_ln703_3_reg_1904_reg[20]_i_1_n_9 ;
  wire [14:0]\add_ln703_3_reg_1904_reg[22]_0 ;
  wire \add_ln703_3_reg_1904_reg[24]_i_1_n_10 ;
  wire \add_ln703_3_reg_1904_reg[24]_i_1_n_8 ;
  wire \add_ln703_3_reg_1904_reg[24]_i_1_n_9 ;
  wire \add_ln703_3_reg_1904_reg[2]_i_1_n_10 ;
  wire \add_ln703_3_reg_1904_reg[2]_i_1_n_7 ;
  wire \add_ln703_3_reg_1904_reg[2]_i_1_n_8 ;
  wire \add_ln703_3_reg_1904_reg[2]_i_1_n_9 ;
  wire \add_ln703_3_reg_1904_reg[2]_i_2_n_10 ;
  wire \add_ln703_3_reg_1904_reg[2]_i_2_n_7 ;
  wire \add_ln703_3_reg_1904_reg[2]_i_2_n_8 ;
  wire \add_ln703_3_reg_1904_reg[2]_i_2_n_9 ;
  wire \add_ln703_3_reg_1904_reg[2]_i_7_n_10 ;
  wire \add_ln703_3_reg_1904_reg[2]_i_7_n_7 ;
  wire \add_ln703_3_reg_1904_reg[2]_i_7_n_8 ;
  wire \add_ln703_3_reg_1904_reg[2]_i_7_n_9 ;
  wire \add_ln703_3_reg_1904_reg[4]_i_1_n_10 ;
  wire \add_ln703_3_reg_1904_reg[4]_i_1_n_7 ;
  wire \add_ln703_3_reg_1904_reg[4]_i_1_n_8 ;
  wire \add_ln703_3_reg_1904_reg[4]_i_1_n_9 ;
  wire \add_ln703_3_reg_1904_reg[8]_i_1_n_10 ;
  wire \add_ln703_3_reg_1904_reg[8]_i_1_n_7 ;
  wire \add_ln703_3_reg_1904_reg[8]_i_1_n_8 ;
  wire \add_ln703_3_reg_1904_reg[8]_i_1_n_9 ;
  wire [21:0]add_ln703_fu_1486_p2;
  wire [21:0]add_ln703_reg_1882;
  wire \add_ln703_reg_1882[11]_i_2_n_7 ;
  wire \add_ln703_reg_1882[11]_i_3_n_7 ;
  wire \add_ln703_reg_1882[11]_i_4_n_7 ;
  wire \add_ln703_reg_1882[11]_i_5_n_7 ;
  wire \add_ln703_reg_1882[15]_i_2_n_7 ;
  wire \add_ln703_reg_1882[15]_i_3_n_7 ;
  wire \add_ln703_reg_1882[15]_i_4_n_7 ;
  wire \add_ln703_reg_1882[15]_i_5_n_7 ;
  wire \add_ln703_reg_1882[19]_i_2_n_7 ;
  wire \add_ln703_reg_1882[19]_i_3_n_7 ;
  wire \add_ln703_reg_1882[21]_i_1_n_7 ;
  wire \add_ln703_reg_1882[3]_i_2_n_7 ;
  wire \add_ln703_reg_1882[3]_i_3_n_7 ;
  wire \add_ln703_reg_1882[3]_i_4_n_7 ;
  wire \add_ln703_reg_1882[3]_i_5_n_7 ;
  wire \add_ln703_reg_1882[7]_i_2_n_7 ;
  wire \add_ln703_reg_1882[7]_i_3_n_7 ;
  wire \add_ln703_reg_1882[7]_i_4_n_7 ;
  wire \add_ln703_reg_1882[7]_i_5_n_7 ;
  wire [21:0]add_ln703_reg_1882_pp0_iter7_reg;
  wire [21:0]add_ln703_reg_1882_pp0_iter8_reg;
  wire [21:0]add_ln703_reg_1882_pp0_iter9_reg;
  wire \add_ln703_reg_1882_reg[11]_i_1_n_10 ;
  wire \add_ln703_reg_1882_reg[11]_i_1_n_7 ;
  wire \add_ln703_reg_1882_reg[11]_i_1_n_8 ;
  wire \add_ln703_reg_1882_reg[11]_i_1_n_9 ;
  wire \add_ln703_reg_1882_reg[15]_i_1_n_10 ;
  wire \add_ln703_reg_1882_reg[15]_i_1_n_7 ;
  wire \add_ln703_reg_1882_reg[15]_i_1_n_8 ;
  wire \add_ln703_reg_1882_reg[15]_i_1_n_9 ;
  wire \add_ln703_reg_1882_reg[19]_i_1_n_10 ;
  wire \add_ln703_reg_1882_reg[19]_i_1_n_7 ;
  wire \add_ln703_reg_1882_reg[19]_i_1_n_8 ;
  wire \add_ln703_reg_1882_reg[19]_i_1_n_9 ;
  wire \add_ln703_reg_1882_reg[21]_i_2_n_10 ;
  wire \add_ln703_reg_1882_reg[3]_i_1_n_10 ;
  wire \add_ln703_reg_1882_reg[3]_i_1_n_7 ;
  wire \add_ln703_reg_1882_reg[3]_i_1_n_8 ;
  wire \add_ln703_reg_1882_reg[3]_i_1_n_9 ;
  wire \add_ln703_reg_1882_reg[7]_i_1_n_10 ;
  wire \add_ln703_reg_1882_reg[7]_i_1_n_7 ;
  wire \add_ln703_reg_1882_reg[7]_i_1_n_8 ;
  wire \add_ln703_reg_1882_reg[7]_i_1_n_9 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire [15:15]ap_phi_reg_pp0_iter10_r_V_5_reg_391;
  wire \ap_phi_reg_pp0_iter10_r_V_5_reg_391[15]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter10_r_V_5_reg_391_reg[15]_0 ;
  wire [4:0]ap_phi_reg_pp0_iter1_b_exp_012_reg_324;
  wire \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_10_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_11_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_2_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_3_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_4_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_5_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_6_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_7_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_8_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_9_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[1]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[1]_i_2_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[1]_i_3_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]_i_2_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]_i_3_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]_i_4_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[3]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_2_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_3_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_4_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_5_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_6_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_7_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_8_n_7 ;
  wire [22:7]ap_phi_reg_pp0_iter1_b_frac_010_reg_277;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[10]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[10]_i_2_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[10]_i_3_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[11]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[11]_i_2_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[11]_i_3_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[12]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[12]_i_2_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[12]_i_3_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_2_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_3_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_4_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_5_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_6_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_7_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_2_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_3_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_4_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_5_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_6_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[15]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[15]_i_2_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[15]_i_3_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[15]_i_4_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_10_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_11_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_12_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_13_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_2_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_3_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_4_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_5_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_6_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_7_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_8_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_9_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[17]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[17]_i_2_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[17]_i_3_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[17]_i_4_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[17]_i_5_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[18]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[18]_i_2_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[18]_i_3_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[18]_i_4_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[18]_i_5_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_10_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_11_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_12_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_13_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_14_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_15_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_2_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_3_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_4_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_5_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_6_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_7_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_8_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_9_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[20]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[20]_i_2_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[20]_i_3_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[20]_i_4_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[20]_i_5_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[20]_i_6_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_10_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_2_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_3_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_4_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_5_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_6_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_7_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_8_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_9_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_10_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_11_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_12_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_13_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_14_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_2_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_3_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_4_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_5_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_6_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_7_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_8_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_9_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[7]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[8]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[9]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_r_V_5_reg_391[15]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter1_r_V_5_reg_391_reg_n_7_[15] ;
  wire [4:0]ap_phi_reg_pp0_iter2_b_exp_012_reg_324;
  wire [15:15]ap_phi_reg_pp0_iter2_r_V_5_reg_391;
  wire [4:0]ap_phi_reg_pp0_iter3_b_exp_012_reg_324;
  wire [15:15]ap_phi_reg_pp0_iter3_r_V_5_reg_391;
  wire [4:0]ap_phi_reg_pp0_iter4_b_exp_012_reg_324;
  wire [15:15]ap_phi_reg_pp0_iter4_r_V_5_reg_391;
  wire [4:0]ap_phi_reg_pp0_iter5_b_exp_012_reg_324;
  wire [15:15]ap_phi_reg_pp0_iter5_r_V_5_reg_391;
  wire [4:0]ap_phi_reg_pp0_iter6_b_exp_012_reg_324;
  wire [15:15]ap_phi_reg_pp0_iter6_r_V_5_reg_391;
  wire [4:0]ap_phi_reg_pp0_iter7_b_exp_012_reg_324;
  wire [15:15]ap_phi_reg_pp0_iter7_r_V_5_reg_391;
  wire [4:0]ap_phi_reg_pp0_iter8_b_exp_012_reg_324;
  wire [15:15]ap_phi_reg_pp0_iter8_r_V_5_reg_391;
  wire [15:15]ap_phi_reg_pp0_iter9_r_V_5_reg_391;
  wire \ap_phi_reg_pp0_iter9_r_V_5_reg_391[15]_i_1_n_7 ;
  wire ap_rst_n_inv;
  wire g0_b0_i_1_n_7;
  wire g0_b0_i_2_n_7;
  wire g0_b0_i_3_n_7;
  wire g0_b0_i_4_n_7;
  wire g0_b0_i_5_n_7;
  wire g0_b0_i_6_n_7;
  wire [22:19]grp_fu_1680_p2;
  wire grp_log_16_3_s_fu_414_ap_start_reg;
  wire icmp_ln1497_reg_1700;
  wire \icmp_ln1497_reg_1700[0]_i_10_n_7 ;
  wire \icmp_ln1497_reg_1700[0]_i_11_n_7 ;
  wire \icmp_ln1497_reg_1700[0]_i_3_n_7 ;
  wire \icmp_ln1497_reg_1700[0]_i_4_n_7 ;
  wire \icmp_ln1497_reg_1700[0]_i_5_n_7 ;
  wire \icmp_ln1497_reg_1700[0]_i_6_n_7 ;
  wire \icmp_ln1497_reg_1700[0]_i_7_n_7 ;
  wire \icmp_ln1497_reg_1700[0]_i_8_n_7 ;
  wire \icmp_ln1497_reg_1700[0]_i_9_n_7 ;
  wire icmp_ln1497_reg_1700_pp0_iter1_reg;
  wire \icmp_ln1497_reg_1700_pp0_iter3_reg_reg[0]_srl2_n_7 ;
  wire icmp_ln1497_reg_1700_pp0_iter4_reg;
  wire icmp_ln1497_reg_1700_pp0_iter5_reg;
  wire icmp_ln1497_reg_1700_pp0_iter6_reg;
  wire icmp_ln1497_reg_1700_pp0_iter7_reg;
  wire icmp_ln1497_reg_1700_pp0_iter8_reg;
  wire icmp_ln1497_reg_1700_pp0_iter9_reg;
  wire \icmp_ln1497_reg_1700_pp0_iter9_reg_reg[0]_0 ;
  wire [15:0]\icmp_ln1497_reg_1700_reg[0]_0 ;
  wire \icmp_ln1497_reg_1700_reg[0]_i_1_n_10 ;
  wire \icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ;
  wire \icmp_ln1497_reg_1700_reg[0]_i_1_n_8 ;
  wire \icmp_ln1497_reg_1700_reg[0]_i_1_n_9 ;
  wire \icmp_ln1497_reg_1700_reg[0]_i_2_n_10 ;
  wire \icmp_ln1497_reg_1700_reg[0]_i_2_n_7 ;
  wire \icmp_ln1497_reg_1700_reg[0]_i_2_n_8 ;
  wire \icmp_ln1497_reg_1700_reg[0]_i_2_n_9 ;
  wire [28:28]log_base_V_2_fu_1630_p2;
  wire [24:24]log_base_V_fu_1663_p2;
  wire [21:0]log_sum_V_reg_1847;
  wire \log_sum_V_reg_1847_pp0_iter4_reg_reg[0]_srl2_n_7 ;
  wire \log_sum_V_reg_1847_pp0_iter4_reg_reg[10]_srl2_n_7 ;
  wire \log_sum_V_reg_1847_pp0_iter4_reg_reg[11]_srl2_n_7 ;
  wire \log_sum_V_reg_1847_pp0_iter4_reg_reg[12]_srl2_n_7 ;
  wire \log_sum_V_reg_1847_pp0_iter4_reg_reg[13]_srl2_n_7 ;
  wire \log_sum_V_reg_1847_pp0_iter4_reg_reg[14]_srl2_n_7 ;
  wire \log_sum_V_reg_1847_pp0_iter4_reg_reg[15]_srl2_n_7 ;
  wire \log_sum_V_reg_1847_pp0_iter4_reg_reg[16]_srl2_n_7 ;
  wire \log_sum_V_reg_1847_pp0_iter4_reg_reg[17]_srl2_n_7 ;
  wire \log_sum_V_reg_1847_pp0_iter4_reg_reg[18]_srl2_n_7 ;
  wire \log_sum_V_reg_1847_pp0_iter4_reg_reg[19]_srl2_n_7 ;
  wire \log_sum_V_reg_1847_pp0_iter4_reg_reg[1]_srl2_n_7 ;
  wire \log_sum_V_reg_1847_pp0_iter4_reg_reg[20]_srl2_n_7 ;
  wire \log_sum_V_reg_1847_pp0_iter4_reg_reg[21]_srl2_n_7 ;
  wire \log_sum_V_reg_1847_pp0_iter4_reg_reg[2]_srl2_n_7 ;
  wire \log_sum_V_reg_1847_pp0_iter4_reg_reg[3]_srl2_n_7 ;
  wire \log_sum_V_reg_1847_pp0_iter4_reg_reg[4]_srl2_n_7 ;
  wire \log_sum_V_reg_1847_pp0_iter4_reg_reg[5]_srl2_n_7 ;
  wire \log_sum_V_reg_1847_pp0_iter4_reg_reg[6]_srl2_n_7 ;
  wire \log_sum_V_reg_1847_pp0_iter4_reg_reg[7]_srl2_n_7 ;
  wire \log_sum_V_reg_1847_pp0_iter4_reg_reg[8]_srl2_n_7 ;
  wire \log_sum_V_reg_1847_pp0_iter4_reg_reg[9]_srl2_n_7 ;
  wire [21:0]log_sum_V_reg_1847_pp0_iter5_reg;
  wire mul_mul_23ns_6ns_24_4_1_U11_n_30;
  wire mul_mul_23ns_6ns_24_4_1_U11_n_31;
  wire mul_mul_23ns_6ns_24_4_1_U11_n_32;
  wire mul_mul_23ns_6ns_24_4_1_U11_n_33;
  wire mul_mul_23ns_6ns_24_4_1_U11_n_34;
  wire mul_mul_23ns_6ns_24_4_1_U11_n_35;
  wire mul_mul_23ns_6ns_24_4_1_U11_n_36;
  wire mul_mul_23ns_6ns_24_4_1_U11_n_37;
  wire mul_mul_23ns_6ns_24_4_1_U11_n_38;
  wire mul_mul_23ns_6ns_24_4_1_U11_n_39;
  wire mul_mul_23ns_6ns_24_4_1_U11_n_40;
  wire mul_mul_23ns_6ns_24_4_1_U11_n_41;
  wire mul_mul_23ns_6ns_24_4_1_U11_n_42;
  wire mul_mul_23ns_6ns_24_4_1_U11_n_43;
  wire mul_mul_23ns_6ns_24_4_1_U11_n_44;
  wire mul_mul_23ns_6ns_24_4_1_U11_n_45;
  wire [0:0]op2_V_1_reg_867;
  wire \op2_V_1_reg_867[10]_i_2_n_7 ;
  wire \op2_V_1_reg_867[10]_i_3_n_7 ;
  wire \op2_V_1_reg_867[10]_i_4_n_7 ;
  wire \op2_V_1_reg_867[10]_i_5_n_7 ;
  wire \op2_V_1_reg_867[10]_i_6_n_7 ;
  wire \op2_V_1_reg_867[10]_i_7_n_7 ;
  wire \op2_V_1_reg_867[10]_i_8_n_7 ;
  wire \op2_V_1_reg_867[10]_i_9_n_7 ;
  wire \op2_V_1_reg_867[14]_i_3_n_7 ;
  wire \op2_V_1_reg_867[14]_i_4_n_7 ;
  wire \op2_V_1_reg_867[14]_i_5_n_7 ;
  wire \op2_V_1_reg_867[14]_i_6_n_7 ;
  wire \op2_V_1_reg_867[14]_i_7_n_7 ;
  wire \op2_V_1_reg_867[14]_i_8_n_7 ;
  wire \op2_V_1_reg_867[14]_i_9_n_7 ;
  wire \op2_V_1_reg_867[15]_i_3_n_7 ;
  wire \op2_V_1_reg_867[2]_i_11_n_7 ;
  wire \op2_V_1_reg_867[2]_i_12_n_7 ;
  wire \op2_V_1_reg_867[2]_i_13_n_7 ;
  wire \op2_V_1_reg_867[2]_i_14_n_7 ;
  wire \op2_V_1_reg_867[2]_i_15_n_7 ;
  wire \op2_V_1_reg_867[2]_i_16_n_7 ;
  wire \op2_V_1_reg_867[2]_i_17_n_7 ;
  wire \op2_V_1_reg_867[2]_i_18_n_7 ;
  wire \op2_V_1_reg_867[2]_i_3_n_7 ;
  wire \op2_V_1_reg_867[2]_i_4_n_7 ;
  wire \op2_V_1_reg_867[2]_i_5_n_7 ;
  wire \op2_V_1_reg_867[2]_i_6_n_7 ;
  wire \op2_V_1_reg_867[2]_i_7_n_7 ;
  wire \op2_V_1_reg_867[2]_i_8_n_7 ;
  wire \op2_V_1_reg_867[2]_i_9_n_7 ;
  wire \op2_V_1_reg_867[6]_i_2_n_7 ;
  wire \op2_V_1_reg_867[6]_i_3_n_7 ;
  wire \op2_V_1_reg_867[6]_i_4_n_7 ;
  wire \op2_V_1_reg_867[6]_i_5_n_7 ;
  wire \op2_V_1_reg_867[6]_i_6_n_7 ;
  wire \op2_V_1_reg_867[6]_i_7_n_7 ;
  wire \op2_V_1_reg_867[6]_i_8_n_7 ;
  wire \op2_V_1_reg_867[6]_i_9_n_7 ;
  wire \op2_V_1_reg_867_reg[10]_i_1_n_10 ;
  wire \op2_V_1_reg_867_reg[10]_i_1_n_7 ;
  wire \op2_V_1_reg_867_reg[10]_i_1_n_8 ;
  wire \op2_V_1_reg_867_reg[10]_i_1_n_9 ;
  wire \op2_V_1_reg_867_reg[14]_i_2_n_10 ;
  wire \op2_V_1_reg_867_reg[14]_i_2_n_7 ;
  wire \op2_V_1_reg_867_reg[14]_i_2_n_8 ;
  wire \op2_V_1_reg_867_reg[14]_i_2_n_9 ;
  wire \op2_V_1_reg_867_reg[2]_i_10_n_10 ;
  wire \op2_V_1_reg_867_reg[2]_i_10_n_7 ;
  wire \op2_V_1_reg_867_reg[2]_i_10_n_8 ;
  wire \op2_V_1_reg_867_reg[2]_i_10_n_9 ;
  wire \op2_V_1_reg_867_reg[2]_i_1_n_10 ;
  wire \op2_V_1_reg_867_reg[2]_i_1_n_7 ;
  wire \op2_V_1_reg_867_reg[2]_i_1_n_8 ;
  wire \op2_V_1_reg_867_reg[2]_i_1_n_9 ;
  wire \op2_V_1_reg_867_reg[2]_i_2_n_10 ;
  wire \op2_V_1_reg_867_reg[2]_i_2_n_7 ;
  wire \op2_V_1_reg_867_reg[2]_i_2_n_8 ;
  wire \op2_V_1_reg_867_reg[2]_i_2_n_9 ;
  wire \op2_V_1_reg_867_reg[6]_i_1_n_10 ;
  wire \op2_V_1_reg_867_reg[6]_i_1_n_7 ;
  wire \op2_V_1_reg_867_reg[6]_i_1_n_8 ;
  wire \op2_V_1_reg_867_reg[6]_i_1_n_9 ;
  wire [27:6]p;
  wire [4:0]p_0_in;
  wire [14:5]p_0_in__0;
  wire [14:0]p_1_in;
  wire \p_Result_6_reg_1909[0]_i_10_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_11_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_12_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_13_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_14_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_15_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_16_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_18_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_19_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_1_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_20_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_21_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_22_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_23_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_24_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_25_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_27_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_28_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_29_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_30_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_31_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_32_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_33_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_34_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_36_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_37_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_38_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_39_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_40_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_41_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_42_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_43_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_45_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_46_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_47_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_48_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_49_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_50_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_51_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_52_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_53_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_5_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_6_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_7_n_7 ;
  wire \p_Result_6_reg_1909[0]_i_8_n_7 ;
  wire \p_Result_6_reg_1909_reg[0]_i_17_n_10 ;
  wire \p_Result_6_reg_1909_reg[0]_i_17_n_7 ;
  wire \p_Result_6_reg_1909_reg[0]_i_17_n_8 ;
  wire \p_Result_6_reg_1909_reg[0]_i_17_n_9 ;
  wire \p_Result_6_reg_1909_reg[0]_i_26_n_10 ;
  wire \p_Result_6_reg_1909_reg[0]_i_26_n_7 ;
  wire \p_Result_6_reg_1909_reg[0]_i_26_n_8 ;
  wire \p_Result_6_reg_1909_reg[0]_i_26_n_9 ;
  wire \p_Result_6_reg_1909_reg[0]_i_35_n_10 ;
  wire \p_Result_6_reg_1909_reg[0]_i_35_n_7 ;
  wire \p_Result_6_reg_1909_reg[0]_i_35_n_8 ;
  wire \p_Result_6_reg_1909_reg[0]_i_35_n_9 ;
  wire \p_Result_6_reg_1909_reg[0]_i_3_n_10 ;
  wire \p_Result_6_reg_1909_reg[0]_i_3_n_7 ;
  wire \p_Result_6_reg_1909_reg[0]_i_3_n_8 ;
  wire \p_Result_6_reg_1909_reg[0]_i_3_n_9 ;
  wire \p_Result_6_reg_1909_reg[0]_i_44_n_10 ;
  wire \p_Result_6_reg_1909_reg[0]_i_44_n_7 ;
  wire \p_Result_6_reg_1909_reg[0]_i_44_n_8 ;
  wire \p_Result_6_reg_1909_reg[0]_i_44_n_9 ;
  wire \p_Result_6_reg_1909_reg[0]_i_4_n_10 ;
  wire \p_Result_6_reg_1909_reg[0]_i_4_n_7 ;
  wire \p_Result_6_reg_1909_reg[0]_i_4_n_8 ;
  wire \p_Result_6_reg_1909_reg[0]_i_4_n_9 ;
  wire \p_Result_6_reg_1909_reg[0]_i_9_n_10 ;
  wire \p_Result_6_reg_1909_reg[0]_i_9_n_7 ;
  wire \p_Result_6_reg_1909_reg[0]_i_9_n_8 ;
  wire \p_Result_6_reg_1909_reg[0]_i_9_n_9 ;
  wire [17:0]q0;
  wire r_V_s_reg_1899_reg_i_1_n_7;
  wire r_V_s_reg_1899_reg_n_100;
  wire r_V_s_reg_1899_reg_n_101;
  wire r_V_s_reg_1899_reg_n_102;
  wire r_V_s_reg_1899_reg_n_103;
  wire r_V_s_reg_1899_reg_n_104;
  wire r_V_s_reg_1899_reg_n_105;
  wire r_V_s_reg_1899_reg_n_106;
  wire r_V_s_reg_1899_reg_n_107;
  wire r_V_s_reg_1899_reg_n_108;
  wire r_V_s_reg_1899_reg_n_109;
  wire r_V_s_reg_1899_reg_n_110;
  wire r_V_s_reg_1899_reg_n_111;
  wire r_V_s_reg_1899_reg_n_112;
  wire r_V_s_reg_1899_reg_n_95;
  wire r_V_s_reg_1899_reg_n_96;
  wire r_V_s_reg_1899_reg_n_97;
  wire r_V_s_reg_1899_reg_n_98;
  wire r_V_s_reg_1899_reg_n_99;
  wire [28:8]ret_V_3_fu_1467_p2;
  wire [28:0]ret_V_3_reg_1867;
  wire \ret_V_3_reg_1867[28]_i_1_n_7 ;
  wire [7:0]select_ln1333_fu_1447_p3;
  wire [9:9]sext_ln703_4_fu_1659_p1;
  wire [27:6]sext_ln703_fu_1590_p1;
  wire [24:10]zext_ln1193_1_fu_1546_p1;
  wire [3:1]\NLW_add_ln703_3_reg_1904_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln703_3_reg_1904_reg[16]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln703_3_reg_1904_reg[24]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_add_ln703_3_reg_1904_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln703_3_reg_1904_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln703_3_reg_1904_reg[2]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln703_reg_1882_reg[21]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln703_reg_1882_reg[21]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1497_reg_1700_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1497_reg_1700_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_op2_V_1_reg_867_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_op2_V_1_reg_867_reg[15]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_op2_V_1_reg_867_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_op2_V_1_reg_867_reg[2]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_op2_V_1_reg_867_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_6_reg_1909_reg[0]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_6_reg_1909_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_Result_6_reg_1909_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_6_reg_1909_reg[0]_i_26_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_6_reg_1909_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_6_reg_1909_reg[0]_i_35_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_6_reg_1909_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_6_reg_1909_reg[0]_i_44_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_6_reg_1909_reg[0]_i_9_O_UNCONNECTED ;
  wire NLW_r_V_s_reg_1899_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_s_reg_1899_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_s_reg_1899_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_s_reg_1899_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_s_reg_1899_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_s_reg_1899_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_s_reg_1899_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_s_reg_1899_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_s_reg_1899_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_r_V_s_reg_1899_reg_P_UNCONNECTED;
  wire [47:0]NLW_r_V_s_reg_1899_reg_PCOUT_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln703_3_reg_1904[12]_i_10 
       (.I0(zext_ln1193_1_fu_1546_p1[17]),
        .O(\add_ln703_3_reg_1904[12]_i_10_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_3_reg_1904[12]_i_2 
       (.I0(sext_ln703_fu_1590_p1[12]),
        .I1(p_0_in__0[12]),
        .O(\add_ln703_3_reg_1904[12]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_3_reg_1904[12]_i_3 
       (.I0(sext_ln703_fu_1590_p1[11]),
        .I1(p_0_in__0[11]),
        .O(\add_ln703_3_reg_1904[12]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_3_reg_1904[12]_i_4 
       (.I0(sext_ln703_fu_1590_p1[10]),
        .I1(p_0_in__0[10]),
        .O(\add_ln703_3_reg_1904[12]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_3_reg_1904[12]_i_5 
       (.I0(sext_ln703_fu_1590_p1[9]),
        .I1(p_0_in__0[9]),
        .O(\add_ln703_3_reg_1904[12]_i_5_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln703_3_reg_1904[12]_i_7 
       (.I0(zext_ln1193_1_fu_1546_p1[20]),
        .O(\add_ln703_3_reg_1904[12]_i_7_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln703_3_reg_1904[12]_i_8 
       (.I0(zext_ln1193_1_fu_1546_p1[19]),
        .O(\add_ln703_3_reg_1904[12]_i_8_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln703_3_reg_1904[12]_i_9 
       (.I0(zext_ln1193_1_fu_1546_p1[18]),
        .O(\add_ln703_3_reg_1904[12]_i_9_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln703_3_reg_1904[16]_i_10 
       (.I0(zext_ln1193_1_fu_1546_p1[22]),
        .O(\add_ln703_3_reg_1904[16]_i_10_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln703_3_reg_1904[16]_i_11 
       (.I0(zext_ln1193_1_fu_1546_p1[21]),
        .O(\add_ln703_3_reg_1904[16]_i_11_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln703_3_reg_1904[16]_i_3 
       (.I0(\add_ln703_3_reg_1904_reg[16]_i_2_n_10 ),
        .I1(sext_ln703_fu_1590_p1[16]),
        .O(\add_ln703_3_reg_1904[16]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln703_3_reg_1904[16]_i_4 
       (.I0(\add_ln703_3_reg_1904_reg[16]_i_2_n_10 ),
        .I1(sext_ln703_fu_1590_p1[15]),
        .O(\add_ln703_3_reg_1904[16]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_3_reg_1904[16]_i_5 
       (.I0(sext_ln703_fu_1590_p1[14]),
        .I1(p_0_in__0[14]),
        .O(\add_ln703_3_reg_1904[16]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_3_reg_1904[16]_i_6 
       (.I0(sext_ln703_fu_1590_p1[13]),
        .I1(p_0_in__0[13]),
        .O(\add_ln703_3_reg_1904[16]_i_6_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln703_3_reg_1904[16]_i_8 
       (.I0(zext_ln1193_1_fu_1546_p1[24]),
        .O(\add_ln703_3_reg_1904[16]_i_8_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln703_3_reg_1904[16]_i_9 
       (.I0(zext_ln1193_1_fu_1546_p1[23]),
        .O(\add_ln703_3_reg_1904[16]_i_9_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln703_3_reg_1904[20]_i_2 
       (.I0(sext_ln703_fu_1590_p1[19]),
        .I1(sext_ln703_fu_1590_p1[20]),
        .O(\add_ln703_3_reg_1904[20]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln703_3_reg_1904[20]_i_3 
       (.I0(sext_ln703_fu_1590_p1[18]),
        .I1(sext_ln703_fu_1590_p1[19]),
        .O(\add_ln703_3_reg_1904[20]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln703_3_reg_1904[20]_i_4 
       (.I0(sext_ln703_fu_1590_p1[17]),
        .I1(sext_ln703_fu_1590_p1[18]),
        .O(\add_ln703_3_reg_1904[20]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln703_3_reg_1904[20]_i_5 
       (.I0(sext_ln703_fu_1590_p1[16]),
        .I1(sext_ln703_fu_1590_p1[17]),
        .O(\add_ln703_3_reg_1904[20]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln703_3_reg_1904[24]_i_2 
       (.I0(sext_ln703_fu_1590_p1[23]),
        .I1(sext_ln703_fu_1590_p1[24]),
        .O(\add_ln703_3_reg_1904[24]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln703_3_reg_1904[24]_i_3 
       (.I0(sext_ln703_fu_1590_p1[22]),
        .I1(sext_ln703_fu_1590_p1[23]),
        .O(\add_ln703_3_reg_1904[24]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln703_3_reg_1904[24]_i_4 
       (.I0(sext_ln703_fu_1590_p1[21]),
        .I1(sext_ln703_fu_1590_p1[22]),
        .O(\add_ln703_3_reg_1904[24]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln703_3_reg_1904[24]_i_5 
       (.I0(sext_ln703_fu_1590_p1[20]),
        .I1(sext_ln703_fu_1590_p1[21]),
        .O(\add_ln703_3_reg_1904[24]_i_5_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln703_3_reg_1904[2]_i_10 
       (.I0(r_V_s_reg_1899_reg_n_105),
        .O(\add_ln703_3_reg_1904[2]_i_10_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln703_3_reg_1904[2]_i_11 
       (.I0(r_V_s_reg_1899_reg_n_106),
        .O(\add_ln703_3_reg_1904[2]_i_11_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln703_3_reg_1904[2]_i_12 
       (.I0(r_V_s_reg_1899_reg_n_111),
        .O(\add_ln703_3_reg_1904[2]_i_12_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln703_3_reg_1904[2]_i_13 
       (.I0(r_V_s_reg_1899_reg_n_107),
        .O(\add_ln703_3_reg_1904[2]_i_13_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln703_3_reg_1904[2]_i_14 
       (.I0(r_V_s_reg_1899_reg_n_108),
        .O(\add_ln703_3_reg_1904[2]_i_14_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln703_3_reg_1904[2]_i_15 
       (.I0(r_V_s_reg_1899_reg_n_109),
        .O(\add_ln703_3_reg_1904[2]_i_15_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln703_3_reg_1904[2]_i_16 
       (.I0(r_V_s_reg_1899_reg_n_110),
        .O(\add_ln703_3_reg_1904[2]_i_16_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln703_3_reg_1904[2]_i_3 
       (.I0(zext_ln1193_1_fu_1546_p1[12]),
        .I1(r_V_s_reg_1899_reg_n_99),
        .O(\add_ln703_3_reg_1904[2]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln703_3_reg_1904[2]_i_4 
       (.I0(zext_ln1193_1_fu_1546_p1[11]),
        .I1(r_V_s_reg_1899_reg_n_100),
        .O(\add_ln703_3_reg_1904[2]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln703_3_reg_1904[2]_i_5 
       (.I0(zext_ln1193_1_fu_1546_p1[10]),
        .I1(r_V_s_reg_1899_reg_n_101),
        .O(\add_ln703_3_reg_1904[2]_i_5_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln703_3_reg_1904[2]_i_6 
       (.I0(r_V_s_reg_1899_reg_n_102),
        .O(\add_ln703_3_reg_1904[2]_i_6_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln703_3_reg_1904[2]_i_8 
       (.I0(r_V_s_reg_1899_reg_n_103),
        .O(\add_ln703_3_reg_1904[2]_i_8_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln703_3_reg_1904[2]_i_9 
       (.I0(r_V_s_reg_1899_reg_n_104),
        .O(\add_ln703_3_reg_1904[2]_i_9_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln703_3_reg_1904[4]_i_2 
       (.I0(zext_ln1193_1_fu_1546_p1[16]),
        .I1(r_V_s_reg_1899_reg_n_95),
        .O(\add_ln703_3_reg_1904[4]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln703_3_reg_1904[4]_i_3 
       (.I0(zext_ln1193_1_fu_1546_p1[15]),
        .I1(r_V_s_reg_1899_reg_n_96),
        .O(\add_ln703_3_reg_1904[4]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln703_3_reg_1904[4]_i_4 
       (.I0(zext_ln1193_1_fu_1546_p1[14]),
        .I1(r_V_s_reg_1899_reg_n_97),
        .O(\add_ln703_3_reg_1904[4]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln703_3_reg_1904[4]_i_5 
       (.I0(zext_ln1193_1_fu_1546_p1[13]),
        .I1(r_V_s_reg_1899_reg_n_98),
        .O(\add_ln703_3_reg_1904[4]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_3_reg_1904[8]_i_2 
       (.I0(sext_ln703_fu_1590_p1[8]),
        .I1(p_0_in__0[8]),
        .O(\add_ln703_3_reg_1904[8]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_3_reg_1904[8]_i_3 
       (.I0(sext_ln703_fu_1590_p1[7]),
        .I1(p_0_in__0[7]),
        .O(\add_ln703_3_reg_1904[8]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_3_reg_1904[8]_i_4 
       (.I0(sext_ln703_fu_1590_p1[6]),
        .I1(p_0_in__0[6]),
        .O(\add_ln703_3_reg_1904[8]_i_4_n_7 ));
  FDRE \add_ln703_3_reg_1904_reg[0] 
       (.C(ap_clk),
        .CE(\p_Result_6_reg_1909[0]_i_1_n_7 ),
        .D(p_0_in[0]),
        .Q(add_ln703_3_reg_1904[0]),
        .R(1'b0));
  FDRE \add_ln703_3_reg_1904_reg[10] 
       (.C(ap_clk),
        .CE(\p_Result_6_reg_1909[0]_i_1_n_7 ),
        .D(add_ln703_3_fu_1624_p2[10]),
        .Q(add_ln703_3_reg_1904[10]),
        .R(1'b0));
  FDRE \add_ln703_3_reg_1904_reg[11] 
       (.C(ap_clk),
        .CE(\p_Result_6_reg_1909[0]_i_1_n_7 ),
        .D(add_ln703_3_fu_1624_p2[11]),
        .Q(add_ln703_3_reg_1904[11]),
        .R(1'b0));
  FDRE \add_ln703_3_reg_1904_reg[12] 
       (.C(ap_clk),
        .CE(\p_Result_6_reg_1909[0]_i_1_n_7 ),
        .D(add_ln703_3_fu_1624_p2[12]),
        .Q(add_ln703_3_reg_1904[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln703_3_reg_1904_reg[12]_i_1 
       (.CI(\add_ln703_3_reg_1904_reg[8]_i_1_n_7 ),
        .CO({\add_ln703_3_reg_1904_reg[12]_i_1_n_7 ,\add_ln703_3_reg_1904_reg[12]_i_1_n_8 ,\add_ln703_3_reg_1904_reg[12]_i_1_n_9 ,\add_ln703_3_reg_1904_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(sext_ln703_fu_1590_p1[12:9]),
        .O(add_ln703_3_fu_1624_p2[12:9]),
        .S({\add_ln703_3_reg_1904[12]_i_2_n_7 ,\add_ln703_3_reg_1904[12]_i_3_n_7 ,\add_ln703_3_reg_1904[12]_i_4_n_7 ,\add_ln703_3_reg_1904[12]_i_5_n_7 }));
  CARRY4 \add_ln703_3_reg_1904_reg[12]_i_6 
       (.CI(\add_ln703_3_reg_1904_reg[4]_i_1_n_7 ),
        .CO({\add_ln703_3_reg_1904_reg[12]_i_6_n_7 ,\add_ln703_3_reg_1904_reg[12]_i_6_n_8 ,\add_ln703_3_reg_1904_reg[12]_i_6_n_9 ,\add_ln703_3_reg_1904_reg[12]_i_6_n_10 }),
        .CYINIT(1'b0),
        .DI(zext_ln1193_1_fu_1546_p1[20:17]),
        .O(p_0_in__0[10:7]),
        .S({\add_ln703_3_reg_1904[12]_i_7_n_7 ,\add_ln703_3_reg_1904[12]_i_8_n_7 ,\add_ln703_3_reg_1904[12]_i_9_n_7 ,\add_ln703_3_reg_1904[12]_i_10_n_7 }));
  FDRE \add_ln703_3_reg_1904_reg[13] 
       (.C(ap_clk),
        .CE(\p_Result_6_reg_1909[0]_i_1_n_7 ),
        .D(add_ln703_3_fu_1624_p2[13]),
        .Q(add_ln703_3_reg_1904[13]),
        .R(1'b0));
  FDRE \add_ln703_3_reg_1904_reg[14] 
       (.C(ap_clk),
        .CE(\p_Result_6_reg_1909[0]_i_1_n_7 ),
        .D(add_ln703_3_fu_1624_p2[14]),
        .Q(add_ln703_3_reg_1904[14]),
        .R(1'b0));
  FDRE \add_ln703_3_reg_1904_reg[15] 
       (.C(ap_clk),
        .CE(\p_Result_6_reg_1909[0]_i_1_n_7 ),
        .D(add_ln703_3_fu_1624_p2[15]),
        .Q(add_ln703_3_reg_1904[15]),
        .R(1'b0));
  FDRE \add_ln703_3_reg_1904_reg[16] 
       (.C(ap_clk),
        .CE(\p_Result_6_reg_1909[0]_i_1_n_7 ),
        .D(add_ln703_3_fu_1624_p2[16]),
        .Q(add_ln703_3_reg_1904[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln703_3_reg_1904_reg[16]_i_1 
       (.CI(\add_ln703_3_reg_1904_reg[12]_i_1_n_7 ),
        .CO({\add_ln703_3_reg_1904_reg[16]_i_1_n_7 ,\add_ln703_3_reg_1904_reg[16]_i_1_n_8 ,\add_ln703_3_reg_1904_reg[16]_i_1_n_9 ,\add_ln703_3_reg_1904_reg[16]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\add_ln703_3_reg_1904_reg[16]_i_2_n_10 ,sext_ln703_fu_1590_p1[15:13]}),
        .O(add_ln703_3_fu_1624_p2[16:13]),
        .S({\add_ln703_3_reg_1904[16]_i_3_n_7 ,\add_ln703_3_reg_1904[16]_i_4_n_7 ,\add_ln703_3_reg_1904[16]_i_5_n_7 ,\add_ln703_3_reg_1904[16]_i_6_n_7 }));
  CARRY4 \add_ln703_3_reg_1904_reg[16]_i_2 
       (.CI(\add_ln703_3_reg_1904_reg[16]_i_7_n_7 ),
        .CO({\NLW_add_ln703_3_reg_1904_reg[16]_i_2_CO_UNCONNECTED [3:1],\add_ln703_3_reg_1904_reg[16]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln703_3_reg_1904_reg[16]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \add_ln703_3_reg_1904_reg[16]_i_7 
       (.CI(\add_ln703_3_reg_1904_reg[12]_i_6_n_7 ),
        .CO({\add_ln703_3_reg_1904_reg[16]_i_7_n_7 ,\add_ln703_3_reg_1904_reg[16]_i_7_n_8 ,\add_ln703_3_reg_1904_reg[16]_i_7_n_9 ,\add_ln703_3_reg_1904_reg[16]_i_7_n_10 }),
        .CYINIT(1'b0),
        .DI(zext_ln1193_1_fu_1546_p1[24:21]),
        .O(p_0_in__0[14:11]),
        .S({\add_ln703_3_reg_1904[16]_i_8_n_7 ,\add_ln703_3_reg_1904[16]_i_9_n_7 ,\add_ln703_3_reg_1904[16]_i_10_n_7 ,\add_ln703_3_reg_1904[16]_i_11_n_7 }));
  FDRE \add_ln703_3_reg_1904_reg[17] 
       (.C(ap_clk),
        .CE(\p_Result_6_reg_1909[0]_i_1_n_7 ),
        .D(add_ln703_3_fu_1624_p2[17]),
        .Q(add_ln703_3_reg_1904[17]),
        .R(1'b0));
  FDRE \add_ln703_3_reg_1904_reg[18] 
       (.C(ap_clk),
        .CE(\p_Result_6_reg_1909[0]_i_1_n_7 ),
        .D(add_ln703_3_fu_1624_p2[18]),
        .Q(add_ln703_3_reg_1904[18]),
        .R(1'b0));
  FDRE \add_ln703_3_reg_1904_reg[19] 
       (.C(ap_clk),
        .CE(\p_Result_6_reg_1909[0]_i_1_n_7 ),
        .D(add_ln703_3_fu_1624_p2[19]),
        .Q(add_ln703_3_reg_1904[19]),
        .R(1'b0));
  FDRE \add_ln703_3_reg_1904_reg[1] 
       (.C(ap_clk),
        .CE(\p_Result_6_reg_1909[0]_i_1_n_7 ),
        .D(p_0_in[1]),
        .Q(add_ln703_3_reg_1904[1]),
        .R(1'b0));
  FDRE \add_ln703_3_reg_1904_reg[20] 
       (.C(ap_clk),
        .CE(\p_Result_6_reg_1909[0]_i_1_n_7 ),
        .D(add_ln703_3_fu_1624_p2[20]),
        .Q(add_ln703_3_reg_1904[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln703_3_reg_1904_reg[20]_i_1 
       (.CI(\add_ln703_3_reg_1904_reg[16]_i_1_n_7 ),
        .CO({\add_ln703_3_reg_1904_reg[20]_i_1_n_7 ,\add_ln703_3_reg_1904_reg[20]_i_1_n_8 ,\add_ln703_3_reg_1904_reg[20]_i_1_n_9 ,\add_ln703_3_reg_1904_reg[20]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(sext_ln703_fu_1590_p1[19:16]),
        .O(add_ln703_3_fu_1624_p2[20:17]),
        .S({\add_ln703_3_reg_1904[20]_i_2_n_7 ,\add_ln703_3_reg_1904[20]_i_3_n_7 ,\add_ln703_3_reg_1904[20]_i_4_n_7 ,\add_ln703_3_reg_1904[20]_i_5_n_7 }));
  FDRE \add_ln703_3_reg_1904_reg[21] 
       (.C(ap_clk),
        .CE(\p_Result_6_reg_1909[0]_i_1_n_7 ),
        .D(add_ln703_3_fu_1624_p2[21]),
        .Q(add_ln703_3_reg_1904[21]),
        .R(1'b0));
  FDRE \add_ln703_3_reg_1904_reg[22] 
       (.C(ap_clk),
        .CE(\p_Result_6_reg_1909[0]_i_1_n_7 ),
        .D(add_ln703_3_fu_1624_p2[22]),
        .Q(add_ln703_3_reg_1904[22]),
        .R(1'b0));
  FDRE \add_ln703_3_reg_1904_reg[23] 
       (.C(ap_clk),
        .CE(\p_Result_6_reg_1909[0]_i_1_n_7 ),
        .D(add_ln703_3_fu_1624_p2[23]),
        .Q(add_ln703_3_reg_1904[23]),
        .R(1'b0));
  FDRE \add_ln703_3_reg_1904_reg[24] 
       (.C(ap_clk),
        .CE(\p_Result_6_reg_1909[0]_i_1_n_7 ),
        .D(add_ln703_3_fu_1624_p2[24]),
        .Q(add_ln703_3_reg_1904[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln703_3_reg_1904_reg[24]_i_1 
       (.CI(\add_ln703_3_reg_1904_reg[20]_i_1_n_7 ),
        .CO({\NLW_add_ln703_3_reg_1904_reg[24]_i_1_CO_UNCONNECTED [3],\add_ln703_3_reg_1904_reg[24]_i_1_n_8 ,\add_ln703_3_reg_1904_reg[24]_i_1_n_9 ,\add_ln703_3_reg_1904_reg[24]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,sext_ln703_fu_1590_p1[22:20]}),
        .O(add_ln703_3_fu_1624_p2[24:21]),
        .S({\add_ln703_3_reg_1904[24]_i_2_n_7 ,\add_ln703_3_reg_1904[24]_i_3_n_7 ,\add_ln703_3_reg_1904[24]_i_4_n_7 ,\add_ln703_3_reg_1904[24]_i_5_n_7 }));
  FDRE \add_ln703_3_reg_1904_reg[2] 
       (.C(ap_clk),
        .CE(\p_Result_6_reg_1909[0]_i_1_n_7 ),
        .D(p_0_in[2]),
        .Q(add_ln703_3_reg_1904[2]),
        .R(1'b0));
  CARRY4 \add_ln703_3_reg_1904_reg[2]_i_1 
       (.CI(\add_ln703_3_reg_1904_reg[2]_i_2_n_7 ),
        .CO({\add_ln703_3_reg_1904_reg[2]_i_1_n_7 ,\add_ln703_3_reg_1904_reg[2]_i_1_n_8 ,\add_ln703_3_reg_1904_reg[2]_i_1_n_9 ,\add_ln703_3_reg_1904_reg[2]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({zext_ln1193_1_fu_1546_p1[12:10],1'b0}),
        .O({p_0_in[2:0],\NLW_add_ln703_3_reg_1904_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln703_3_reg_1904[2]_i_3_n_7 ,\add_ln703_3_reg_1904[2]_i_4_n_7 ,\add_ln703_3_reg_1904[2]_i_5_n_7 ,\add_ln703_3_reg_1904[2]_i_6_n_7 }));
  CARRY4 \add_ln703_3_reg_1904_reg[2]_i_2 
       (.CI(\add_ln703_3_reg_1904_reg[2]_i_7_n_7 ),
        .CO({\add_ln703_3_reg_1904_reg[2]_i_2_n_7 ,\add_ln703_3_reg_1904_reg[2]_i_2_n_8 ,\add_ln703_3_reg_1904_reg[2]_i_2_n_9 ,\add_ln703_3_reg_1904_reg[2]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln703_3_reg_1904_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({\add_ln703_3_reg_1904[2]_i_8_n_7 ,\add_ln703_3_reg_1904[2]_i_9_n_7 ,\add_ln703_3_reg_1904[2]_i_10_n_7 ,\add_ln703_3_reg_1904[2]_i_11_n_7 }));
  CARRY4 \add_ln703_3_reg_1904_reg[2]_i_7 
       (.CI(1'b0),
        .CO({\add_ln703_3_reg_1904_reg[2]_i_7_n_7 ,\add_ln703_3_reg_1904_reg[2]_i_7_n_8 ,\add_ln703_3_reg_1904_reg[2]_i_7_n_9 ,\add_ln703_3_reg_1904_reg[2]_i_7_n_10 }),
        .CYINIT(\add_ln703_3_reg_1904[2]_i_12_n_7 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln703_3_reg_1904_reg[2]_i_7_O_UNCONNECTED [3:0]),
        .S({\add_ln703_3_reg_1904[2]_i_13_n_7 ,\add_ln703_3_reg_1904[2]_i_14_n_7 ,\add_ln703_3_reg_1904[2]_i_15_n_7 ,\add_ln703_3_reg_1904[2]_i_16_n_7 }));
  FDRE \add_ln703_3_reg_1904_reg[3] 
       (.C(ap_clk),
        .CE(\p_Result_6_reg_1909[0]_i_1_n_7 ),
        .D(p_0_in[3]),
        .Q(add_ln703_3_reg_1904[3]),
        .R(1'b0));
  FDRE \add_ln703_3_reg_1904_reg[4] 
       (.C(ap_clk),
        .CE(\p_Result_6_reg_1909[0]_i_1_n_7 ),
        .D(p_0_in[4]),
        .Q(add_ln703_3_reg_1904[4]),
        .R(1'b0));
  CARRY4 \add_ln703_3_reg_1904_reg[4]_i_1 
       (.CI(\add_ln703_3_reg_1904_reg[2]_i_1_n_7 ),
        .CO({\add_ln703_3_reg_1904_reg[4]_i_1_n_7 ,\add_ln703_3_reg_1904_reg[4]_i_1_n_8 ,\add_ln703_3_reg_1904_reg[4]_i_1_n_9 ,\add_ln703_3_reg_1904_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(zext_ln1193_1_fu_1546_p1[16:13]),
        .O({p_0_in__0[6:5],p_0_in[4:3]}),
        .S({\add_ln703_3_reg_1904[4]_i_2_n_7 ,\add_ln703_3_reg_1904[4]_i_3_n_7 ,\add_ln703_3_reg_1904[4]_i_4_n_7 ,\add_ln703_3_reg_1904[4]_i_5_n_7 }));
  FDRE \add_ln703_3_reg_1904_reg[5] 
       (.C(ap_clk),
        .CE(\p_Result_6_reg_1909[0]_i_1_n_7 ),
        .D(add_ln703_3_fu_1624_p2[5]),
        .Q(add_ln703_3_reg_1904[5]),
        .R(1'b0));
  FDRE \add_ln703_3_reg_1904_reg[6] 
       (.C(ap_clk),
        .CE(\p_Result_6_reg_1909[0]_i_1_n_7 ),
        .D(add_ln703_3_fu_1624_p2[6]),
        .Q(add_ln703_3_reg_1904[6]),
        .R(1'b0));
  FDRE \add_ln703_3_reg_1904_reg[7] 
       (.C(ap_clk),
        .CE(\p_Result_6_reg_1909[0]_i_1_n_7 ),
        .D(add_ln703_3_fu_1624_p2[7]),
        .Q(add_ln703_3_reg_1904[7]),
        .R(1'b0));
  FDRE \add_ln703_3_reg_1904_reg[8] 
       (.C(ap_clk),
        .CE(\p_Result_6_reg_1909[0]_i_1_n_7 ),
        .D(add_ln703_3_fu_1624_p2[8]),
        .Q(add_ln703_3_reg_1904[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln703_3_reg_1904_reg[8]_i_1 
       (.CI(1'b0),
        .CO({\add_ln703_3_reg_1904_reg[8]_i_1_n_7 ,\add_ln703_3_reg_1904_reg[8]_i_1_n_8 ,\add_ln703_3_reg_1904_reg[8]_i_1_n_9 ,\add_ln703_3_reg_1904_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({sext_ln703_fu_1590_p1[8:6],1'b0}),
        .O(add_ln703_3_fu_1624_p2[8:5]),
        .S({\add_ln703_3_reg_1904[8]_i_2_n_7 ,\add_ln703_3_reg_1904[8]_i_3_n_7 ,\add_ln703_3_reg_1904[8]_i_4_n_7 ,p_0_in__0[5]}));
  FDRE \add_ln703_3_reg_1904_reg[9] 
       (.C(ap_clk),
        .CE(\p_Result_6_reg_1909[0]_i_1_n_7 ),
        .D(add_ln703_3_fu_1624_p2[9]),
        .Q(add_ln703_3_reg_1904[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_reg_1882[11]_i_2 
       (.I0(q0[11]),
        .I1(log_sum_V_reg_1847_pp0_iter5_reg[11]),
        .O(\add_ln703_reg_1882[11]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_reg_1882[11]_i_3 
       (.I0(q0[10]),
        .I1(log_sum_V_reg_1847_pp0_iter5_reg[10]),
        .O(\add_ln703_reg_1882[11]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_reg_1882[11]_i_4 
       (.I0(q0[9]),
        .I1(log_sum_V_reg_1847_pp0_iter5_reg[9]),
        .O(\add_ln703_reg_1882[11]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_reg_1882[11]_i_5 
       (.I0(q0[8]),
        .I1(log_sum_V_reg_1847_pp0_iter5_reg[8]),
        .O(\add_ln703_reg_1882[11]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_reg_1882[15]_i_2 
       (.I0(q0[15]),
        .I1(log_sum_V_reg_1847_pp0_iter5_reg[15]),
        .O(\add_ln703_reg_1882[15]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_reg_1882[15]_i_3 
       (.I0(q0[14]),
        .I1(log_sum_V_reg_1847_pp0_iter5_reg[14]),
        .O(\add_ln703_reg_1882[15]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_reg_1882[15]_i_4 
       (.I0(q0[13]),
        .I1(log_sum_V_reg_1847_pp0_iter5_reg[13]),
        .O(\add_ln703_reg_1882[15]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_reg_1882[15]_i_5 
       (.I0(q0[12]),
        .I1(log_sum_V_reg_1847_pp0_iter5_reg[12]),
        .O(\add_ln703_reg_1882[15]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_reg_1882[19]_i_2 
       (.I0(q0[17]),
        .I1(log_sum_V_reg_1847_pp0_iter5_reg[17]),
        .O(\add_ln703_reg_1882[19]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_reg_1882[19]_i_3 
       (.I0(q0[16]),
        .I1(log_sum_V_reg_1847_pp0_iter5_reg[16]),
        .O(\add_ln703_reg_1882[19]_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln703_reg_1882[21]_i_1 
       (.I0(icmp_ln1497_reg_1700_pp0_iter5_reg),
        .O(\add_ln703_reg_1882[21]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_reg_1882[3]_i_2 
       (.I0(q0[3]),
        .I1(log_sum_V_reg_1847_pp0_iter5_reg[3]),
        .O(\add_ln703_reg_1882[3]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_reg_1882[3]_i_3 
       (.I0(q0[2]),
        .I1(log_sum_V_reg_1847_pp0_iter5_reg[2]),
        .O(\add_ln703_reg_1882[3]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_reg_1882[3]_i_4 
       (.I0(q0[1]),
        .I1(log_sum_V_reg_1847_pp0_iter5_reg[1]),
        .O(\add_ln703_reg_1882[3]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_reg_1882[3]_i_5 
       (.I0(q0[0]),
        .I1(log_sum_V_reg_1847_pp0_iter5_reg[0]),
        .O(\add_ln703_reg_1882[3]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_reg_1882[7]_i_2 
       (.I0(q0[7]),
        .I1(log_sum_V_reg_1847_pp0_iter5_reg[7]),
        .O(\add_ln703_reg_1882[7]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_reg_1882[7]_i_3 
       (.I0(q0[6]),
        .I1(log_sum_V_reg_1847_pp0_iter5_reg[6]),
        .O(\add_ln703_reg_1882[7]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_reg_1882[7]_i_4 
       (.I0(q0[5]),
        .I1(log_sum_V_reg_1847_pp0_iter5_reg[5]),
        .O(\add_ln703_reg_1882[7]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln703_reg_1882[7]_i_5 
       (.I0(q0[4]),
        .I1(log_sum_V_reg_1847_pp0_iter5_reg[4]),
        .O(\add_ln703_reg_1882[7]_i_5_n_7 ));
  FDRE \add_ln703_reg_1882_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882[0]),
        .Q(add_ln703_reg_1882_pp0_iter7_reg[0]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter7_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882[10]),
        .Q(add_ln703_reg_1882_pp0_iter7_reg[10]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter7_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882[11]),
        .Q(add_ln703_reg_1882_pp0_iter7_reg[11]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter7_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882[12]),
        .Q(add_ln703_reg_1882_pp0_iter7_reg[12]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter7_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882[13]),
        .Q(add_ln703_reg_1882_pp0_iter7_reg[13]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter7_reg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882[14]),
        .Q(add_ln703_reg_1882_pp0_iter7_reg[14]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter7_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882[15]),
        .Q(add_ln703_reg_1882_pp0_iter7_reg[15]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter7_reg_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882[16]),
        .Q(add_ln703_reg_1882_pp0_iter7_reg[16]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter7_reg_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882[17]),
        .Q(add_ln703_reg_1882_pp0_iter7_reg[17]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter7_reg_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882[18]),
        .Q(add_ln703_reg_1882_pp0_iter7_reg[18]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter7_reg_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882[19]),
        .Q(add_ln703_reg_1882_pp0_iter7_reg[19]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882[1]),
        .Q(add_ln703_reg_1882_pp0_iter7_reg[1]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter7_reg_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882[20]),
        .Q(add_ln703_reg_1882_pp0_iter7_reg[20]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter7_reg_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882[21]),
        .Q(add_ln703_reg_1882_pp0_iter7_reg[21]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882[2]),
        .Q(add_ln703_reg_1882_pp0_iter7_reg[2]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882[3]),
        .Q(add_ln703_reg_1882_pp0_iter7_reg[3]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882[4]),
        .Q(add_ln703_reg_1882_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter7_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882[5]),
        .Q(add_ln703_reg_1882_pp0_iter7_reg[5]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter7_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882[6]),
        .Q(add_ln703_reg_1882_pp0_iter7_reg[6]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter7_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882[7]),
        .Q(add_ln703_reg_1882_pp0_iter7_reg[7]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter7_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882[8]),
        .Q(add_ln703_reg_1882_pp0_iter7_reg[8]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter7_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882[9]),
        .Q(add_ln703_reg_1882_pp0_iter7_reg[9]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter7_reg[0]),
        .Q(add_ln703_reg_1882_pp0_iter8_reg[0]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter8_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter7_reg[10]),
        .Q(add_ln703_reg_1882_pp0_iter8_reg[10]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter8_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter7_reg[11]),
        .Q(add_ln703_reg_1882_pp0_iter8_reg[11]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter8_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter7_reg[12]),
        .Q(add_ln703_reg_1882_pp0_iter8_reg[12]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter8_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter7_reg[13]),
        .Q(add_ln703_reg_1882_pp0_iter8_reg[13]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter8_reg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter7_reg[14]),
        .Q(add_ln703_reg_1882_pp0_iter8_reg[14]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter8_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter7_reg[15]),
        .Q(add_ln703_reg_1882_pp0_iter8_reg[15]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter8_reg_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter7_reg[16]),
        .Q(add_ln703_reg_1882_pp0_iter8_reg[16]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter8_reg_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter7_reg[17]),
        .Q(add_ln703_reg_1882_pp0_iter8_reg[17]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter8_reg_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter7_reg[18]),
        .Q(add_ln703_reg_1882_pp0_iter8_reg[18]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter8_reg_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter7_reg[19]),
        .Q(add_ln703_reg_1882_pp0_iter8_reg[19]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter8_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter7_reg[1]),
        .Q(add_ln703_reg_1882_pp0_iter8_reg[1]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter8_reg_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter7_reg[20]),
        .Q(add_ln703_reg_1882_pp0_iter8_reg[20]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter8_reg_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter7_reg[21]),
        .Q(add_ln703_reg_1882_pp0_iter8_reg[21]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter8_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter7_reg[2]),
        .Q(add_ln703_reg_1882_pp0_iter8_reg[2]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter8_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter7_reg[3]),
        .Q(add_ln703_reg_1882_pp0_iter8_reg[3]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter8_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter7_reg[4]),
        .Q(add_ln703_reg_1882_pp0_iter8_reg[4]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter8_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter7_reg[5]),
        .Q(add_ln703_reg_1882_pp0_iter8_reg[5]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter8_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter7_reg[6]),
        .Q(add_ln703_reg_1882_pp0_iter8_reg[6]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter8_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter7_reg[7]),
        .Q(add_ln703_reg_1882_pp0_iter8_reg[7]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter8_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter7_reg[8]),
        .Q(add_ln703_reg_1882_pp0_iter8_reg[8]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter8_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter7_reg[9]),
        .Q(add_ln703_reg_1882_pp0_iter8_reg[9]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter8_reg[0]),
        .Q(add_ln703_reg_1882_pp0_iter9_reg[0]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter9_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter8_reg[10]),
        .Q(add_ln703_reg_1882_pp0_iter9_reg[10]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter9_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter8_reg[11]),
        .Q(add_ln703_reg_1882_pp0_iter9_reg[11]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter9_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter8_reg[12]),
        .Q(add_ln703_reg_1882_pp0_iter9_reg[12]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter9_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter8_reg[13]),
        .Q(add_ln703_reg_1882_pp0_iter9_reg[13]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter9_reg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter8_reg[14]),
        .Q(add_ln703_reg_1882_pp0_iter9_reg[14]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter9_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter8_reg[15]),
        .Q(add_ln703_reg_1882_pp0_iter9_reg[15]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter9_reg_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter8_reg[16]),
        .Q(add_ln703_reg_1882_pp0_iter9_reg[16]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter9_reg_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter8_reg[17]),
        .Q(add_ln703_reg_1882_pp0_iter9_reg[17]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter9_reg_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter8_reg[18]),
        .Q(add_ln703_reg_1882_pp0_iter9_reg[18]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter9_reg_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter8_reg[19]),
        .Q(add_ln703_reg_1882_pp0_iter9_reg[19]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter9_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter8_reg[1]),
        .Q(add_ln703_reg_1882_pp0_iter9_reg[1]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter9_reg_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter8_reg[20]),
        .Q(add_ln703_reg_1882_pp0_iter9_reg[20]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter9_reg_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter8_reg[21]),
        .Q(add_ln703_reg_1882_pp0_iter9_reg[21]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter9_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter8_reg[2]),
        .Q(add_ln703_reg_1882_pp0_iter9_reg[2]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter9_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter8_reg[3]),
        .Q(add_ln703_reg_1882_pp0_iter9_reg[3]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter9_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter8_reg[4]),
        .Q(add_ln703_reg_1882_pp0_iter9_reg[4]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter9_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter8_reg[5]),
        .Q(add_ln703_reg_1882_pp0_iter9_reg[5]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter9_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter8_reg[6]),
        .Q(add_ln703_reg_1882_pp0_iter9_reg[6]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter9_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter8_reg[7]),
        .Q(add_ln703_reg_1882_pp0_iter9_reg[7]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter9_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter8_reg[8]),
        .Q(add_ln703_reg_1882_pp0_iter9_reg[8]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_pp0_iter9_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln703_reg_1882_pp0_iter8_reg[9]),
        .Q(add_ln703_reg_1882_pp0_iter9_reg[9]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln703_reg_1882[21]_i_1_n_7 ),
        .D(add_ln703_fu_1486_p2[0]),
        .Q(add_ln703_reg_1882[0]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln703_reg_1882[21]_i_1_n_7 ),
        .D(add_ln703_fu_1486_p2[10]),
        .Q(add_ln703_reg_1882[10]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_reg[11] 
       (.C(ap_clk),
        .CE(\add_ln703_reg_1882[21]_i_1_n_7 ),
        .D(add_ln703_fu_1486_p2[11]),
        .Q(add_ln703_reg_1882[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln703_reg_1882_reg[11]_i_1 
       (.CI(\add_ln703_reg_1882_reg[7]_i_1_n_7 ),
        .CO({\add_ln703_reg_1882_reg[11]_i_1_n_7 ,\add_ln703_reg_1882_reg[11]_i_1_n_8 ,\add_ln703_reg_1882_reg[11]_i_1_n_9 ,\add_ln703_reg_1882_reg[11]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(q0[11:8]),
        .O(add_ln703_fu_1486_p2[11:8]),
        .S({\add_ln703_reg_1882[11]_i_2_n_7 ,\add_ln703_reg_1882[11]_i_3_n_7 ,\add_ln703_reg_1882[11]_i_4_n_7 ,\add_ln703_reg_1882[11]_i_5_n_7 }));
  FDRE \add_ln703_reg_1882_reg[12] 
       (.C(ap_clk),
        .CE(\add_ln703_reg_1882[21]_i_1_n_7 ),
        .D(add_ln703_fu_1486_p2[12]),
        .Q(add_ln703_reg_1882[12]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_reg[13] 
       (.C(ap_clk),
        .CE(\add_ln703_reg_1882[21]_i_1_n_7 ),
        .D(add_ln703_fu_1486_p2[13]),
        .Q(add_ln703_reg_1882[13]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_reg[14] 
       (.C(ap_clk),
        .CE(\add_ln703_reg_1882[21]_i_1_n_7 ),
        .D(add_ln703_fu_1486_p2[14]),
        .Q(add_ln703_reg_1882[14]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_reg[15] 
       (.C(ap_clk),
        .CE(\add_ln703_reg_1882[21]_i_1_n_7 ),
        .D(add_ln703_fu_1486_p2[15]),
        .Q(add_ln703_reg_1882[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln703_reg_1882_reg[15]_i_1 
       (.CI(\add_ln703_reg_1882_reg[11]_i_1_n_7 ),
        .CO({\add_ln703_reg_1882_reg[15]_i_1_n_7 ,\add_ln703_reg_1882_reg[15]_i_1_n_8 ,\add_ln703_reg_1882_reg[15]_i_1_n_9 ,\add_ln703_reg_1882_reg[15]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(q0[15:12]),
        .O(add_ln703_fu_1486_p2[15:12]),
        .S({\add_ln703_reg_1882[15]_i_2_n_7 ,\add_ln703_reg_1882[15]_i_3_n_7 ,\add_ln703_reg_1882[15]_i_4_n_7 ,\add_ln703_reg_1882[15]_i_5_n_7 }));
  FDRE \add_ln703_reg_1882_reg[16] 
       (.C(ap_clk),
        .CE(\add_ln703_reg_1882[21]_i_1_n_7 ),
        .D(add_ln703_fu_1486_p2[16]),
        .Q(add_ln703_reg_1882[16]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_reg[17] 
       (.C(ap_clk),
        .CE(\add_ln703_reg_1882[21]_i_1_n_7 ),
        .D(add_ln703_fu_1486_p2[17]),
        .Q(add_ln703_reg_1882[17]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_reg[18] 
       (.C(ap_clk),
        .CE(\add_ln703_reg_1882[21]_i_1_n_7 ),
        .D(add_ln703_fu_1486_p2[18]),
        .Q(add_ln703_reg_1882[18]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_reg[19] 
       (.C(ap_clk),
        .CE(\add_ln703_reg_1882[21]_i_1_n_7 ),
        .D(add_ln703_fu_1486_p2[19]),
        .Q(add_ln703_reg_1882[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln703_reg_1882_reg[19]_i_1 
       (.CI(\add_ln703_reg_1882_reg[15]_i_1_n_7 ),
        .CO({\add_ln703_reg_1882_reg[19]_i_1_n_7 ,\add_ln703_reg_1882_reg[19]_i_1_n_8 ,\add_ln703_reg_1882_reg[19]_i_1_n_9 ,\add_ln703_reg_1882_reg[19]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,q0[17:16]}),
        .O(add_ln703_fu_1486_p2[19:16]),
        .S({log_sum_V_reg_1847_pp0_iter5_reg[19:18],\add_ln703_reg_1882[19]_i_2_n_7 ,\add_ln703_reg_1882[19]_i_3_n_7 }));
  FDRE \add_ln703_reg_1882_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln703_reg_1882[21]_i_1_n_7 ),
        .D(add_ln703_fu_1486_p2[1]),
        .Q(add_ln703_reg_1882[1]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_reg[20] 
       (.C(ap_clk),
        .CE(\add_ln703_reg_1882[21]_i_1_n_7 ),
        .D(add_ln703_fu_1486_p2[20]),
        .Q(add_ln703_reg_1882[20]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_reg[21] 
       (.C(ap_clk),
        .CE(\add_ln703_reg_1882[21]_i_1_n_7 ),
        .D(add_ln703_fu_1486_p2[21]),
        .Q(add_ln703_reg_1882[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln703_reg_1882_reg[21]_i_2 
       (.CI(\add_ln703_reg_1882_reg[19]_i_1_n_7 ),
        .CO({\NLW_add_ln703_reg_1882_reg[21]_i_2_CO_UNCONNECTED [3:1],\add_ln703_reg_1882_reg[21]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln703_reg_1882_reg[21]_i_2_O_UNCONNECTED [3:2],add_ln703_fu_1486_p2[21:20]}),
        .S({1'b0,1'b0,log_sum_V_reg_1847_pp0_iter5_reg[21:20]}));
  FDRE \add_ln703_reg_1882_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln703_reg_1882[21]_i_1_n_7 ),
        .D(add_ln703_fu_1486_p2[2]),
        .Q(add_ln703_reg_1882[2]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln703_reg_1882[21]_i_1_n_7 ),
        .D(add_ln703_fu_1486_p2[3]),
        .Q(add_ln703_reg_1882[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln703_reg_1882_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln703_reg_1882_reg[3]_i_1_n_7 ,\add_ln703_reg_1882_reg[3]_i_1_n_8 ,\add_ln703_reg_1882_reg[3]_i_1_n_9 ,\add_ln703_reg_1882_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(q0[3:0]),
        .O(add_ln703_fu_1486_p2[3:0]),
        .S({\add_ln703_reg_1882[3]_i_2_n_7 ,\add_ln703_reg_1882[3]_i_3_n_7 ,\add_ln703_reg_1882[3]_i_4_n_7 ,\add_ln703_reg_1882[3]_i_5_n_7 }));
  FDRE \add_ln703_reg_1882_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln703_reg_1882[21]_i_1_n_7 ),
        .D(add_ln703_fu_1486_p2[4]),
        .Q(add_ln703_reg_1882[4]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln703_reg_1882[21]_i_1_n_7 ),
        .D(add_ln703_fu_1486_p2[5]),
        .Q(add_ln703_reg_1882[5]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln703_reg_1882[21]_i_1_n_7 ),
        .D(add_ln703_fu_1486_p2[6]),
        .Q(add_ln703_reg_1882[6]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln703_reg_1882[21]_i_1_n_7 ),
        .D(add_ln703_fu_1486_p2[7]),
        .Q(add_ln703_reg_1882[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln703_reg_1882_reg[7]_i_1 
       (.CI(\add_ln703_reg_1882_reg[3]_i_1_n_7 ),
        .CO({\add_ln703_reg_1882_reg[7]_i_1_n_7 ,\add_ln703_reg_1882_reg[7]_i_1_n_8 ,\add_ln703_reg_1882_reg[7]_i_1_n_9 ,\add_ln703_reg_1882_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(q0[7:4]),
        .O(add_ln703_fu_1486_p2[7:4]),
        .S({\add_ln703_reg_1882[7]_i_2_n_7 ,\add_ln703_reg_1882[7]_i_3_n_7 ,\add_ln703_reg_1882[7]_i_4_n_7 ,\add_ln703_reg_1882[7]_i_5_n_7 }));
  FDRE \add_ln703_reg_1882_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln703_reg_1882[21]_i_1_n_7 ),
        .D(add_ln703_fu_1486_p2[8]),
        .Q(add_ln703_reg_1882[8]),
        .R(1'b0));
  FDRE \add_ln703_reg_1882_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln703_reg_1882[21]_i_1_n_7 ),
        .D(add_ln703_fu_1486_p2[9]),
        .Q(add_ln703_reg_1882[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_log_16_3_s_fu_414_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter10_r_V_5_reg_391[15]_i_1 
       (.I0(ap_phi_reg_pp0_iter9_r_V_5_reg_391),
        .I1(ap_enable_reg_pp0_iter9),
        .I2(ap_phi_reg_pp0_iter10_r_V_5_reg_391),
        .O(\ap_phi_reg_pp0_iter10_r_V_5_reg_391[15]_i_1_n_7 ));
  FDRE \ap_phi_reg_pp0_iter10_r_V_5_reg_391_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter10_r_V_5_reg_391[15]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter10_r_V_5_reg_391),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hFC00AAAA)) 
    \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]),
        .I1(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_2_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_3_n_7 ),
        .I3(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_4_n_7 ),
        .I4(grp_log_16_3_s_fu_414_ap_start_reg),
        .O(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h3333F00B3333FF03)) 
    \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_10 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [11]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [0]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [14]),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [13]),
        .I4(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .I5(\icmp_ln1497_reg_1700_reg[0]_0 [12]),
        .O(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_10_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h5FEA)) 
    \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_11 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [5]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [2]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [3]),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [4]),
        .O(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_11_n_7 ));
  LUT6 #(
    .INIT(64'h8AAA8A8A8A8A8A8A)) 
    \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_2 
       (.I0(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_6_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_5_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_4_n_7 ),
        .I3(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_5_n_7 ),
        .I4(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_3_n_7 ),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_9_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_3 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_6_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_12_n_7 ),
        .I3(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_7_n_7 ),
        .I4(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_8_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_4 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_10_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_9_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_9_n_7 ),
        .I3(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .I4(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_11_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h00000000F7555555)) 
    \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_5 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_4_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_3_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_10_n_7 ),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_4_n_7 ),
        .I4(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_5_n_7 ),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_8_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_5_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h3FF8)) 
    \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_6 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [7]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [8]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [9]),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [10]),
        .O(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_6_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hF0BF)) 
    \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_7 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [3]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [0]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [1]),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [2]),
        .O(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_7_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'hBFBFFEEE)) 
    \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_13_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [4]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [3]),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [2]),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [5]),
        .O(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFEF)) 
    \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_11_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_13_n_7 ),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [1]),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [0]),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [3]),
        .I5(\icmp_ln1497_reg_1700_reg[0]_0 [2]),
        .O(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_9_n_7 ));
  LUT6 #(
    .INIT(64'h00300000AAAAAAAA)) 
    \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[1]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_b_exp_012_reg_324[1]),
        .I1(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[1]_i_2_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]_i_4_n_7 ),
        .I3(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_4_n_7 ),
        .I4(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[1]_i_3_n_7 ),
        .I5(grp_log_16_3_s_fu_414_ap_start_reg),
        .O(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[1]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[1]_i_2 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_4_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_9_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[1]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[1]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_4_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_3_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[1]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hD8FAD8D8FAFAFAFA)) 
    \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]_i_1 
       (.I0(grp_log_16_3_s_fu_414_ap_start_reg),
        .I1(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_2_n_7 ),
        .I2(ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]),
        .I3(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]_i_2_n_7 ),
        .I4(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]_i_3_n_7 ),
        .I5(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]_i_4_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEC)) 
    \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]_i_2 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [11]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [14]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [12]),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [13]),
        .I4(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h5FEA)) 
    \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]_i_3 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [12]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [9]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [10]),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [11]),
        .O(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]_i_4 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_4_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_5_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h7250)) 
    \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[3]_i_1 
       (.I0(grp_log_16_3_s_fu_414_ap_start_reg),
        .I1(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_2_n_7 ),
        .I2(ap_phi_reg_pp0_iter1_b_exp_012_reg_324[3]),
        .I3(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_3_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFDFDFDFFA8A8A8AA)) 
    \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_1 
       (.I0(grp_log_16_3_s_fu_414_ap_start_reg),
        .I1(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_2_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_3_n_7 ),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_4_n_7 ),
        .I4(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_4_n_7 ),
        .I5(ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]),
        .O(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_2 
       (.I0(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_5_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_6_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_3_n_7 ),
        .I3(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_4_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4FFF)) 
    \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]_i_2_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]_i_3_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_4_n_7 ),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_5_n_7 ),
        .I4(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_7_n_7 ),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_8_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h00003E3C)) 
    \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_4 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [11]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [14]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [13]),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [12]),
        .I4(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_5 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_6_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_12_n_7 ),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_9_n_7 ),
        .I4(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_8_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_6 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_10_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_13_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_11_n_7 ),
        .I3(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .I4(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_9_n_7 ),
        .I5(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_8_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_6_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_7 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_9_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_4_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_3_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_7_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'hFF888FFF)) 
    \ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_8 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [13]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [14]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [2]),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [3]),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [4]),
        .O(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_8_n_7 ));
  FDRE \ap_phi_reg_pp0_iter1_b_exp_012_reg_324_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_b_exp_012_reg_324_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[1]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_b_exp_012_reg_324[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_b_exp_012_reg_324_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_b_exp_012_reg_324_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[3]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_b_exp_012_reg_324[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_b_exp_012_reg_324_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAEAFFEA)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[10]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[10]_i_2_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [1]),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[10]_i_3_n_7 ),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [0]),
        .I4(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_4_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[10]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0F0C0800000C0800)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[10]_i_2 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [12]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [2]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [13]),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [14]),
        .I5(\icmp_ln1497_reg_1700_reg[0]_0 [3]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[10]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h00000320)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[10]_i_3 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [11]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [14]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [12]),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [13]),
        .I4(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[10]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[11]_i_1 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [4]),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_4_n_7 ),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [3]),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[11]_i_2_n_7 ),
        .I4(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[11]_i_3_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hFABF)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[11]_i_2 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [12]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [13]),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [14]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[11]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[11]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_3_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [0]),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[10]_i_3_n_7 ),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [2]),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [1]),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_4_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[11]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[12]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_5_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [0]),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[12]_i_2_n_7 ),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[12]_i_3_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[12]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[12]_i_2 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_3_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [1]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [2]),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_4_n_7 ),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [3]),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[10]_i_3_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[12]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h00F000CC00880000)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[12]_i_3 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [12]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [4]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [5]),
        .I3(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [13]),
        .I5(\icmp_ln1497_reg_1700_reg[0]_0 [14]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[12]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_2_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_3_n_7 ),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [0]),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_4_n_7 ),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [1]),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_5_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_2 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_3_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [2]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [4]),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[10]_i_3_n_7 ),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [3]),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_4_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h0F0C0800000C0800)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_3 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [12]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [5]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [13]),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [14]),
        .I5(\icmp_ln1497_reg_1700_reg[0]_0 [6]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_4 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_6_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]_i_3_n_7 ),
        .I2(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_13_n_7 ),
        .I4(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_12_n_7 ),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_7_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_5 
       (.I0(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]_i_3_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_13_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_7_n_7 ),
        .I3(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .I4(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_9_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_5_n_7 ));
  LUT3 #(
    .INIT(8'h38)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_6 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [7]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [8]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [9]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_6_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_7 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [10]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [9]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [8]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_2_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_3_n_7 ),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [3]),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_4_n_7 ),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [4]),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_5_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_2 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [7]),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_4_n_7 ),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [6]),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[11]_i_2_n_7 ),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [5]),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[10]_i_3_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFEE)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_3 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [13]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [12]),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [14]),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [11]),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_6_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFEFEFEFFFFFF)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_4 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [13]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [14]),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [10]),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [11]),
        .I5(\icmp_ln1497_reg_1700_reg[0]_0 [12]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hFFFF2E222E222E22)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_5 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [1]),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_4_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_5_n_7 ),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [2]),
        .I4(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_8_n_7 ),
        .I5(\icmp_ln1497_reg_1700_reg[0]_0 [0]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_5_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hF0BF)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_6 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [12]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [9]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [10]),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [11]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_6_n_7 ));
  LUT5 #(
    .INIT(32'hFEFFFEFE)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[15]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[15]_i_2_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[15]_i_3_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[15]_i_4_n_7 ),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_3_n_7 ),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [0]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[15]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[15]_i_2 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [3]),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_5_n_7 ),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [2]),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_4_n_7 ),
        .I4(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_8_n_7 ),
        .I5(\icmp_ln1497_reg_1700_reg[0]_0 [1]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[15]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[15]_i_3 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [8]),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_4_n_7 ),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [7]),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[11]_i_2_n_7 ),
        .I4(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[10]_i_3_n_7 ),
        .I5(\icmp_ln1497_reg_1700_reg[0]_0 [6]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[15]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[15]_i_4 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_3_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [4]),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_4_n_7 ),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [5]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[15]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_2_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [1]),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_3_n_7 ),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [0]),
        .I4(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_4_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'hFFFFFF62)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_10 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [7]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [6]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [5]),
        .I3(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]_i_3_n_7 ),
        .I4(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_7_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_10_n_7 ));
  LUT3 #(
    .INIT(8'h62)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_11 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [6]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [5]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [4]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_11_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_12 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [13]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [11]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [12]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_12_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_13 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [14]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [12]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [13]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_2 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_3_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [5]),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_4_n_7 ),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [6]),
        .I4(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_5_n_7 ),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_6_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_7_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_8_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]_i_3_n_7 ),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_9_n_7 ),
        .I4(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_4 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_10_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_11_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_12_n_7 ),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_13_n_7 ),
        .I4(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_5 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_4_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [9]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [8]),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[11]_i_2_n_7 ),
        .I4(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[10]_i_3_n_7 ),
        .I5(\icmp_ln1497_reg_1700_reg[0]_0 [7]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_6 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [4]),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_5_n_7 ),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [3]),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_4_n_7 ),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [2]),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_8_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_6_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h7F7EFEFE)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_7 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [10]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [9]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [8]),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [6]),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [7]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFF8F8F8FFFFFF)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_8 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [13]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [12]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [14]),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [5]),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [6]),
        .I5(\icmp_ln1497_reg_1700_reg[0]_0 [7]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_8_n_7 ));
  LUT3 #(
    .INIT(8'h62)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_9 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [13]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [12]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [11]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_9_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[17]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[17]_i_2_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[17]_i_3_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[17]_i_4_n_7 ),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[17]_i_5_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[17]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0F0C0800000C0800)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[17]_i_2 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [12]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [9]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [13]),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [14]),
        .I5(\icmp_ln1497_reg_1700_reg[0]_0 [10]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[17]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[17]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_3_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [6]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [7]),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_4_n_7 ),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [8]),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[10]_i_3_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[17]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[17]_i_4 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [5]),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_5_n_7 ),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [4]),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_4_n_7 ),
        .I4(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_8_n_7 ),
        .I5(\icmp_ln1497_reg_1700_reg[0]_0 [3]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[17]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[17]_i_5 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [1]),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_4_n_7 ),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [0]),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_9_n_7 ),
        .I4(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_3_n_7 ),
        .I5(\icmp_ln1497_reg_1700_reg[0]_0 [2]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[17]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFFFFFE)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[18]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[18]_i_2_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[18]_i_3_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[18]_i_4_n_7 ),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[18]_i_5_n_7 ),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [0]),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_5_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[18]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h00F000CC00880000)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[18]_i_2 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [12]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [10]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [11]),
        .I3(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [13]),
        .I5(\icmp_ln1497_reg_1700_reg[0]_0 [14]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[18]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[18]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_3_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [7]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [8]),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_4_n_7 ),
        .I4(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[10]_i_3_n_7 ),
        .I5(\icmp_ln1497_reg_1700_reg[0]_0 [9]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[18]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[18]_i_4 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [6]),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_5_n_7 ),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [5]),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_4_n_7 ),
        .I4(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_8_n_7 ),
        .I5(\icmp_ln1497_reg_1700_reg[0]_0 [4]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[18]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[18]_i_5 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_9_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [1]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [3]),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_8_n_7 ),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [2]),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_4_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[18]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_2_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_3_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_4_n_7 ),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [0]),
        .I4(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_5_n_7 ),
        .I5(\icmp_ln1497_reg_1700_reg[0]_0 [1]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'hBFFEBEFE)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_10 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [10]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [9]),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [8]),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [7]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_10_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_11 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [4]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [3]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [2]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_11_n_7 ));
  LUT6 #(
    .INIT(64'hFCFFFFFFFFFEFFFC)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_12 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [5]),
        .I1(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]_i_3_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_14_n_7 ),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [7]),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [6]),
        .I5(\icmp_ln1497_reg_1700_reg[0]_0 [8]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_12_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h9D)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_13 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [3]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [2]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [1]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'h3838FFFFFF383838)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_14 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [11]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [12]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [13]),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [4]),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [5]),
        .I5(\icmp_ln1497_reg_1700_reg[0]_0 [6]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_14_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hAFEA)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]_i_3_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [5]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [6]),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [7]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFEFEEEFEEEFEE)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_2 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_6_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_7_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[11]_i_2_n_7 ),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [11]),
        .I4(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_5_n_7 ),
        .I5(\icmp_ln1497_reg_1700_reg[0]_0 [14]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_9_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [2]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [4]),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_8_n_7 ),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [3]),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_4_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8FF888F8)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_4 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [14]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [13]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [4]),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [3]),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [2]),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_8_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFEFEF)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_5 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_9_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_10_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_11_n_7 ),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [14]),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [13]),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_12_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_6 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [7]),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_5_n_7 ),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [6]),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_4_n_7 ),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [5]),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_8_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_7 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_3_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [8]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [9]),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_4_n_7 ),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [10]),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[10]_i_3_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_8 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_13_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_7_n_7 ),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_14_n_7 ),
        .I4(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_9_n_7 ),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_15_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'h6262FFFFFF626262)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_9 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [5]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [4]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [3]),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [12]),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [13]),
        .I5(\icmp_ln1497_reg_1700_reg[0]_0 [14]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_9_n_7 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[20]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[20]_i_2_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[20]_i_3_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[20]_i_4_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[20]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBBABAAA)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[20]_i_2 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[20]_i_5_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [14]),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [12]),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [13]),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[20]_i_6_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[20]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[20]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_9_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [3]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [5]),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_8_n_7 ),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [4]),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_4_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[20]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[20]_i_4 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_9_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [0]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [2]),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_5_n_7 ),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [1]),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_4_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[20]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0CFFAE0E0)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[20]_i_5 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [9]),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[10]_i_3_n_7 ),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [11]),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [12]),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [10]),
        .I5(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]_i_2_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[20]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[20]_i_6 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [8]),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_5_n_7 ),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [7]),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_4_n_7 ),
        .I4(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_8_n_7 ),
        .I5(\icmp_ln1497_reg_1700_reg[0]_0 [6]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[20]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_2_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_3_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_4_n_7 ),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_5_n_7 ),
        .I4(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_6_n_7 ),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_7_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hAFEA)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_10 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [11]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [12]),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [13]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'hFFFF2E222E222E22)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_2 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [8]),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_4_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_5_n_7 ),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [9]),
        .I4(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_8_n_7 ),
        .I5(\icmp_ln1497_reg_1700_reg[0]_0 [7]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_3_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [10]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [11]),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_4_n_7 ),
        .I4(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[10]_i_3_n_7 ),
        .I5(\icmp_ln1497_reg_1700_reg[0]_0 [13]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_4 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [13]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [14]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_4_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_5 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [12]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [13]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_6 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_9_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [4]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [6]),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_8_n_7 ),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [5]),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_4_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_7 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_9_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [1]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [3]),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_5_n_7 ),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [2]),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_4_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_8_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_10_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_7_n_7 ),
        .I3(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]_i_3_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_8_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_8_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_6_n_7 ),
        .I2(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .I3(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_7_n_7 ),
        .I4(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_12_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_9_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0B0B0008)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_2_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_3_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_4_n_7 ),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_5_n_7 ),
        .I4(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_6_n_7 ),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_7_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFCCDFFFFFDCD)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]_i_3_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [13]),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [12]),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [14]),
        .I5(\icmp_ln1497_reg_1700_reg[0]_0 [11]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFC0EE0000C0EE)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_11 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [3]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [4]),
        .I2(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_5_n_7 ),
        .I3(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_6_n_7 ),
        .I4(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_3_n_7 ),
        .I5(\icmp_ln1497_reg_1700_reg[0]_0 [2]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_11_n_7 ));
  LUT6 #(
    .INIT(64'hDD0D0000DD0DDD0D)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_12 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [5]),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_9_n_7 ),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [6]),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_4_n_7 ),
        .I4(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_3_n_7 ),
        .I5(\icmp_ln1497_reg_1700_reg[0]_0 [7]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF6F6EFFF)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_13 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [10]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [9]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [7]),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [6]),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [8]),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_13_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_13_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_14 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [3]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [4]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [5]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEFFFEF)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_2 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [0]),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_4_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[11]_i_2_n_7 ),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[10]_i_3_n_7 ),
        .I4(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]_i_2_n_7 ),
        .I5(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]_i_3_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_2_n_7 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_5_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_4_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_8_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_4 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_3_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_4_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_9_n_7 ),
        .I3(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]_i_2_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hFBAAFBFFAAAAAAAA)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_5 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_3_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [0]),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_4_n_7 ),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[11]_i_2_n_7 ),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [14]),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_10_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hFFFF2E222E222E22)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_6 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [9]),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_4_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_5_n_7 ),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [10]),
        .I4(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_8_n_7 ),
        .I5(\icmp_ln1497_reg_1700_reg[0]_0 [8]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_6_n_7 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_7 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_11_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_12_n_7 ),
        .I2(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_4_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000005015)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_8 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [11]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [12]),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [13]),
        .I4(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]_i_3_n_7 ),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_13_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_8_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_12_n_7 ),
        .I1(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_13_n_7 ),
        .I2(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .I3(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_14_n_7 ),
        .I4(\ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]_i_6_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_9_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[7]_i_1 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [0]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [14]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_0 [13]),
        .I3(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0F0C0800000C0800)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[8]_i_1 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [12]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [0]),
        .I2(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [13]),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [14]),
        .I5(\icmp_ln1497_reg_1700_reg[0]_0 [1]),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[8]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \ap_phi_reg_pp0_iter1_b_frac_010_reg_277[9]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[10]_i_3_n_7 ),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [0]),
        .I2(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_4_n_7 ),
        .I3(\icmp_ln1497_reg_1700_reg[0]_0 [2]),
        .I4(\icmp_ln1497_reg_1700_reg[0]_0 [1]),
        .I5(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[11]_i_2_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[9]_i_1_n_7 ));
  FDRE \ap_phi_reg_pp0_iter1_b_frac_010_reg_277_reg[10] 
       (.C(ap_clk),
        .CE(grp_log_16_3_s_fu_414_ap_start_reg),
        .D(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[10]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_b_frac_010_reg_277_reg[11] 
       (.C(ap_clk),
        .CE(grp_log_16_3_s_fu_414_ap_start_reg),
        .D(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[11]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_b_frac_010_reg_277_reg[12] 
       (.C(ap_clk),
        .CE(grp_log_16_3_s_fu_414_ap_start_reg),
        .D(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[12]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_b_frac_010_reg_277_reg[13] 
       (.C(ap_clk),
        .CE(grp_log_16_3_s_fu_414_ap_start_reg),
        .D(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_b_frac_010_reg_277_reg[14] 
       (.C(ap_clk),
        .CE(grp_log_16_3_s_fu_414_ap_start_reg),
        .D(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_b_frac_010_reg_277_reg[15] 
       (.C(ap_clk),
        .CE(grp_log_16_3_s_fu_414_ap_start_reg),
        .D(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[15]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_b_frac_010_reg_277_reg[16] 
       (.C(ap_clk),
        .CE(grp_log_16_3_s_fu_414_ap_start_reg),
        .D(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_b_frac_010_reg_277_reg[17] 
       (.C(ap_clk),
        .CE(grp_log_16_3_s_fu_414_ap_start_reg),
        .D(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[17]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[17]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_b_frac_010_reg_277_reg[18] 
       (.C(ap_clk),
        .CE(grp_log_16_3_s_fu_414_ap_start_reg),
        .D(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[18]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[18]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_b_frac_010_reg_277_reg[19] 
       (.C(ap_clk),
        .CE(grp_log_16_3_s_fu_414_ap_start_reg),
        .D(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_b_frac_010_reg_277_reg[20] 
       (.C(ap_clk),
        .CE(grp_log_16_3_s_fu_414_ap_start_reg),
        .D(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[20]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[20]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_b_frac_010_reg_277_reg[21] 
       (.C(ap_clk),
        .CE(grp_log_16_3_s_fu_414_ap_start_reg),
        .D(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_b_frac_010_reg_277_reg[22] 
       (.C(ap_clk),
        .CE(grp_log_16_3_s_fu_414_ap_start_reg),
        .D(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_b_frac_010_reg_277_reg[7] 
       (.C(ap_clk),
        .CE(grp_log_16_3_s_fu_414_ap_start_reg),
        .D(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[7]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_b_frac_010_reg_277_reg[8] 
       (.C(ap_clk),
        .CE(grp_log_16_3_s_fu_414_ap_start_reg),
        .D(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[8]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_b_frac_010_reg_277_reg[9] 
       (.C(ap_clk),
        .CE(grp_log_16_3_s_fu_414_ap_start_reg),
        .D(\ap_phi_reg_pp0_iter1_b_frac_010_reg_277[9]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE2)) 
    \ap_phi_reg_pp0_iter1_r_V_5_reg_391[15]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_r_V_5_reg_391_reg_n_7_[15] ),
        .I1(grp_log_16_3_s_fu_414_ap_start_reg),
        .I2(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .O(\ap_phi_reg_pp0_iter1_r_V_5_reg_391[15]_i_1_n_7 ));
  FDRE \ap_phi_reg_pp0_iter1_r_V_5_reg_391_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter1_r_V_5_reg_391[15]_i_1_n_7 ),
        .Q(\ap_phi_reg_pp0_iter1_r_V_5_reg_391_reg_n_7_[15] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_b_exp_012_reg_324_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(ap_phi_reg_pp0_iter1_b_exp_012_reg_324[0]),
        .Q(ap_phi_reg_pp0_iter2_b_exp_012_reg_324[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_b_exp_012_reg_324_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(ap_phi_reg_pp0_iter1_b_exp_012_reg_324[1]),
        .Q(ap_phi_reg_pp0_iter2_b_exp_012_reg_324[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_b_exp_012_reg_324_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(ap_phi_reg_pp0_iter1_b_exp_012_reg_324[2]),
        .Q(ap_phi_reg_pp0_iter2_b_exp_012_reg_324[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_b_exp_012_reg_324_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(ap_phi_reg_pp0_iter1_b_exp_012_reg_324[3]),
        .Q(ap_phi_reg_pp0_iter2_b_exp_012_reg_324[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_b_exp_012_reg_324_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(ap_phi_reg_pp0_iter1_b_exp_012_reg_324[4]),
        .Q(ap_phi_reg_pp0_iter2_b_exp_012_reg_324[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_r_V_5_reg_391_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\ap_phi_reg_pp0_iter1_r_V_5_reg_391_reg_n_7_[15] ),
        .Q(ap_phi_reg_pp0_iter2_r_V_5_reg_391),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_b_exp_012_reg_324_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2),
        .D(ap_phi_reg_pp0_iter2_b_exp_012_reg_324[0]),
        .Q(ap_phi_reg_pp0_iter3_b_exp_012_reg_324[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_b_exp_012_reg_324_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2),
        .D(ap_phi_reg_pp0_iter2_b_exp_012_reg_324[1]),
        .Q(ap_phi_reg_pp0_iter3_b_exp_012_reg_324[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_b_exp_012_reg_324_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2),
        .D(ap_phi_reg_pp0_iter2_b_exp_012_reg_324[2]),
        .Q(ap_phi_reg_pp0_iter3_b_exp_012_reg_324[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_b_exp_012_reg_324_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2),
        .D(ap_phi_reg_pp0_iter2_b_exp_012_reg_324[3]),
        .Q(ap_phi_reg_pp0_iter3_b_exp_012_reg_324[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_b_exp_012_reg_324_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2),
        .D(ap_phi_reg_pp0_iter2_b_exp_012_reg_324[4]),
        .Q(ap_phi_reg_pp0_iter3_b_exp_012_reg_324[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_r_V_5_reg_391_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2),
        .D(ap_phi_reg_pp0_iter2_r_V_5_reg_391),
        .Q(ap_phi_reg_pp0_iter3_r_V_5_reg_391),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_b_exp_012_reg_324_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(ap_phi_reg_pp0_iter3_b_exp_012_reg_324[0]),
        .Q(ap_phi_reg_pp0_iter4_b_exp_012_reg_324[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_b_exp_012_reg_324_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(ap_phi_reg_pp0_iter3_b_exp_012_reg_324[1]),
        .Q(ap_phi_reg_pp0_iter4_b_exp_012_reg_324[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_b_exp_012_reg_324_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(ap_phi_reg_pp0_iter3_b_exp_012_reg_324[2]),
        .Q(ap_phi_reg_pp0_iter4_b_exp_012_reg_324[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_b_exp_012_reg_324_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(ap_phi_reg_pp0_iter3_b_exp_012_reg_324[3]),
        .Q(ap_phi_reg_pp0_iter4_b_exp_012_reg_324[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_b_exp_012_reg_324_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(ap_phi_reg_pp0_iter3_b_exp_012_reg_324[4]),
        .Q(ap_phi_reg_pp0_iter4_b_exp_012_reg_324[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_r_V_5_reg_391_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(ap_phi_reg_pp0_iter3_r_V_5_reg_391),
        .Q(ap_phi_reg_pp0_iter4_r_V_5_reg_391),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_b_exp_012_reg_324_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(ap_phi_reg_pp0_iter4_b_exp_012_reg_324[0]),
        .Q(ap_phi_reg_pp0_iter5_b_exp_012_reg_324[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_b_exp_012_reg_324_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(ap_phi_reg_pp0_iter4_b_exp_012_reg_324[1]),
        .Q(ap_phi_reg_pp0_iter5_b_exp_012_reg_324[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_b_exp_012_reg_324_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(ap_phi_reg_pp0_iter4_b_exp_012_reg_324[2]),
        .Q(ap_phi_reg_pp0_iter5_b_exp_012_reg_324[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_b_exp_012_reg_324_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(ap_phi_reg_pp0_iter4_b_exp_012_reg_324[3]),
        .Q(ap_phi_reg_pp0_iter5_b_exp_012_reg_324[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_b_exp_012_reg_324_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(ap_phi_reg_pp0_iter4_b_exp_012_reg_324[4]),
        .Q(ap_phi_reg_pp0_iter5_b_exp_012_reg_324[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_r_V_5_reg_391_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(ap_phi_reg_pp0_iter4_r_V_5_reg_391),
        .Q(ap_phi_reg_pp0_iter5_r_V_5_reg_391),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_b_exp_012_reg_324_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(ap_phi_reg_pp0_iter5_b_exp_012_reg_324[0]),
        .Q(ap_phi_reg_pp0_iter6_b_exp_012_reg_324[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_b_exp_012_reg_324_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(ap_phi_reg_pp0_iter5_b_exp_012_reg_324[1]),
        .Q(ap_phi_reg_pp0_iter6_b_exp_012_reg_324[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_b_exp_012_reg_324_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(ap_phi_reg_pp0_iter5_b_exp_012_reg_324[2]),
        .Q(ap_phi_reg_pp0_iter6_b_exp_012_reg_324[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_b_exp_012_reg_324_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(ap_phi_reg_pp0_iter5_b_exp_012_reg_324[3]),
        .Q(ap_phi_reg_pp0_iter6_b_exp_012_reg_324[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_b_exp_012_reg_324_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(ap_phi_reg_pp0_iter5_b_exp_012_reg_324[4]),
        .Q(ap_phi_reg_pp0_iter6_b_exp_012_reg_324[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_r_V_5_reg_391_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(ap_phi_reg_pp0_iter5_r_V_5_reg_391),
        .Q(ap_phi_reg_pp0_iter6_r_V_5_reg_391),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_b_exp_012_reg_324_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter6),
        .D(ap_phi_reg_pp0_iter6_b_exp_012_reg_324[0]),
        .Q(ap_phi_reg_pp0_iter7_b_exp_012_reg_324[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_b_exp_012_reg_324_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter6),
        .D(ap_phi_reg_pp0_iter6_b_exp_012_reg_324[1]),
        .Q(ap_phi_reg_pp0_iter7_b_exp_012_reg_324[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_b_exp_012_reg_324_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter6),
        .D(ap_phi_reg_pp0_iter6_b_exp_012_reg_324[2]),
        .Q(ap_phi_reg_pp0_iter7_b_exp_012_reg_324[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_b_exp_012_reg_324_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter6),
        .D(ap_phi_reg_pp0_iter6_b_exp_012_reg_324[3]),
        .Q(ap_phi_reg_pp0_iter7_b_exp_012_reg_324[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_b_exp_012_reg_324_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter6),
        .D(ap_phi_reg_pp0_iter6_b_exp_012_reg_324[4]),
        .Q(ap_phi_reg_pp0_iter7_b_exp_012_reg_324[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_r_V_5_reg_391_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter6),
        .D(ap_phi_reg_pp0_iter6_r_V_5_reg_391),
        .Q(ap_phi_reg_pp0_iter7_r_V_5_reg_391),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_b_exp_012_reg_324_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter7),
        .D(ap_phi_reg_pp0_iter7_b_exp_012_reg_324[0]),
        .Q(ap_phi_reg_pp0_iter8_b_exp_012_reg_324[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_b_exp_012_reg_324_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter7),
        .D(ap_phi_reg_pp0_iter7_b_exp_012_reg_324[1]),
        .Q(ap_phi_reg_pp0_iter8_b_exp_012_reg_324[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_b_exp_012_reg_324_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter7),
        .D(ap_phi_reg_pp0_iter7_b_exp_012_reg_324[2]),
        .Q(ap_phi_reg_pp0_iter8_b_exp_012_reg_324[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_b_exp_012_reg_324_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter7),
        .D(ap_phi_reg_pp0_iter7_b_exp_012_reg_324[3]),
        .Q(ap_phi_reg_pp0_iter8_b_exp_012_reg_324[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_b_exp_012_reg_324_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter7),
        .D(ap_phi_reg_pp0_iter7_b_exp_012_reg_324[4]),
        .Q(ap_phi_reg_pp0_iter8_b_exp_012_reg_324[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_r_V_5_reg_391_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter7),
        .D(ap_phi_reg_pp0_iter7_r_V_5_reg_391),
        .Q(ap_phi_reg_pp0_iter8_r_V_5_reg_391),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter9_r_V_5_reg_391[15]_i_1 
       (.I0(ap_phi_reg_pp0_iter8_r_V_5_reg_391),
        .I1(ap_enable_reg_pp0_iter8),
        .I2(ap_phi_reg_pp0_iter9_r_V_5_reg_391),
        .O(\ap_phi_reg_pp0_iter9_r_V_5_reg_391[15]_i_1_n_7 ));
  FDRE \ap_phi_reg_pp0_iter9_r_V_5_reg_391_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter9_r_V_5_reg_391[15]_i_1_n_7 ),
        .Q(ap_phi_reg_pp0_iter9_r_V_5_reg_391),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    g0_b0_i_1
       (.I0(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]),
        .I1(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]),
        .I2(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[15]),
        .O(g0_b0_i_1_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    g0_b0_i_2
       (.I0(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[17]),
        .I1(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]),
        .I2(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[16]),
        .O(g0_b0_i_2_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    g0_b0_i_3
       (.I0(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[18]),
        .I1(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]),
        .I2(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[17]),
        .O(g0_b0_i_3_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    g0_b0_i_4
       (.I0(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]),
        .I1(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]),
        .I2(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[18]),
        .O(g0_b0_i_4_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    g0_b0_i_5
       (.I0(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[20]),
        .I1(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]),
        .I2(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[19]),
        .O(g0_b0_i_5_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    g0_b0_i_6
       (.I0(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[21]),
        .I1(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[22]),
        .I2(ap_phi_reg_pp0_iter1_b_frac_010_reg_277[20]),
        .O(g0_b0_i_6_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1497_reg_1700[0]_i_10 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [3]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [2]),
        .O(\icmp_ln1497_reg_1700[0]_i_10_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1497_reg_1700[0]_i_11 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [0]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [1]),
        .O(\icmp_ln1497_reg_1700[0]_i_11_n_7 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1497_reg_1700[0]_i_3 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [15]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [14]),
        .O(\icmp_ln1497_reg_1700[0]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1497_reg_1700[0]_i_4 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [13]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [12]),
        .O(\icmp_ln1497_reg_1700[0]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1497_reg_1700[0]_i_5 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [11]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [10]),
        .O(\icmp_ln1497_reg_1700[0]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1497_reg_1700[0]_i_6 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [9]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [8]),
        .O(\icmp_ln1497_reg_1700[0]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1497_reg_1700[0]_i_7 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [0]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [1]),
        .O(\icmp_ln1497_reg_1700[0]_i_7_n_7 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1497_reg_1700[0]_i_8 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [7]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [6]),
        .O(\icmp_ln1497_reg_1700[0]_i_8_n_7 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1497_reg_1700[0]_i_9 
       (.I0(\icmp_ln1497_reg_1700_reg[0]_0 [5]),
        .I1(\icmp_ln1497_reg_1700_reg[0]_0 [4]),
        .O(\icmp_ln1497_reg_1700[0]_i_9_n_7 ));
  FDRE \icmp_ln1497_reg_1700_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1497_reg_1700),
        .Q(icmp_ln1497_reg_1700_pp0_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_log_16_3_s_fu_414/icmp_ln1497_reg_1700_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_log_16_3_s_fu_414/icmp_ln1497_reg_1700_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln1497_reg_1700_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln1497_reg_1700_pp0_iter1_reg),
        .Q(\icmp_ln1497_reg_1700_pp0_iter3_reg_reg[0]_srl2_n_7 ));
  FDRE \icmp_ln1497_reg_1700_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1497_reg_1700_pp0_iter3_reg_reg[0]_srl2_n_7 ),
        .Q(icmp_ln1497_reg_1700_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln1497_reg_1700_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1497_reg_1700_pp0_iter4_reg),
        .Q(icmp_ln1497_reg_1700_pp0_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln1497_reg_1700_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1497_reg_1700_pp0_iter5_reg),
        .Q(icmp_ln1497_reg_1700_pp0_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln1497_reg_1700_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1497_reg_1700_pp0_iter6_reg),
        .Q(icmp_ln1497_reg_1700_pp0_iter7_reg),
        .R(1'b0));
  FDRE \icmp_ln1497_reg_1700_pp0_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1497_reg_1700_pp0_iter7_reg),
        .Q(icmp_ln1497_reg_1700_pp0_iter8_reg),
        .R(1'b0));
  FDRE \icmp_ln1497_reg_1700_pp0_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln1497_reg_1700_pp0_iter8_reg),
        .Q(icmp_ln1497_reg_1700_pp0_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln1497_reg_1700_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ),
        .Q(icmp_ln1497_reg_1700),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1497_reg_1700_reg[0]_i_1 
       (.CI(\icmp_ln1497_reg_1700_reg[0]_i_2_n_7 ),
        .CO({\icmp_ln1497_reg_1700_reg[0]_i_1_n_7 ,\icmp_ln1497_reg_1700_reg[0]_i_1_n_8 ,\icmp_ln1497_reg_1700_reg[0]_i_1_n_9 ,\icmp_ln1497_reg_1700_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1497_reg_1700_reg[0]_0 [15],1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1497_reg_1700_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1497_reg_1700[0]_i_3_n_7 ,\icmp_ln1497_reg_1700[0]_i_4_n_7 ,\icmp_ln1497_reg_1700[0]_i_5_n_7 ,\icmp_ln1497_reg_1700[0]_i_6_n_7 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1497_reg_1700_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln1497_reg_1700_reg[0]_i_2_n_7 ,\icmp_ln1497_reg_1700_reg[0]_i_2_n_8 ,\icmp_ln1497_reg_1700_reg[0]_i_2_n_9 ,\icmp_ln1497_reg_1700_reg[0]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\icmp_ln1497_reg_1700[0]_i_7_n_7 }),
        .O(\NLW_icmp_ln1497_reg_1700_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1497_reg_1700[0]_i_8_n_7 ,\icmp_ln1497_reg_1700[0]_i_9_n_7 ,\icmp_ln1497_reg_1700[0]_i_10_n_7 ,\icmp_ln1497_reg_1700[0]_i_11_n_7 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_log_16_3_s_log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mbkb log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_U
       (.ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .icmp_ln1497_reg_1700_pp0_iter1_reg(icmp_ln1497_reg_1700_pp0_iter1_reg),
        .log_sum_V_reg_1847(log_sum_V_reg_1847),
        .q0_reg(g0_b0_i_6_n_7),
        .q0_reg_0(g0_b0_i_5_n_7),
        .q0_reg_1(g0_b0_i_4_n_7),
        .q0_reg_2(g0_b0_i_3_n_7),
        .q0_reg_3(g0_b0_i_2_n_7),
        .q0_reg_4(g0_b0_i_1_n_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_log_16_3_s_log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mocud log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_U
       (.D({mul_mul_23ns_6ns_24_4_1_U11_n_34,mul_mul_23ns_6ns_24_4_1_U11_n_35,mul_mul_23ns_6ns_24_4_1_U11_n_36,grp_fu_1680_p2[22],mul_mul_23ns_6ns_24_4_1_U11_n_37,mul_mul_23ns_6ns_24_4_1_U11_n_38,mul_mul_23ns_6ns_24_4_1_U11_n_39,mul_mul_23ns_6ns_24_4_1_U11_n_40,grp_fu_1680_p2[20],mul_mul_23ns_6ns_24_4_1_U11_n_41,mul_mul_23ns_6ns_24_4_1_U11_n_42,mul_mul_23ns_6ns_24_4_1_U11_n_43,mul_mul_23ns_6ns_24_4_1_U11_n_44,mul_mul_23ns_6ns_24_4_1_U11_n_45}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .q0(q0),
        .\q0_reg[11] (mul_mul_23ns_6ns_24_4_1_U11_n_32),
        .\q0_reg[12] (mul_mul_23ns_6ns_24_4_1_U11_n_31),
        .\q0_reg[17] (mul_mul_23ns_6ns_24_4_1_U11_n_30),
        .\q0_reg[5] (mul_mul_23ns_6ns_24_4_1_U11_n_33));
  (* srl_bus_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg[0]_srl2 " *) 
  SRL16E \log_sum_V_reg_1847_pp0_iter4_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(log_sum_V_reg_1847[0]),
        .Q(\log_sum_V_reg_1847_pp0_iter4_reg_reg[0]_srl2_n_7 ));
  (* srl_bus_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg[10]_srl2 " *) 
  SRL16E \log_sum_V_reg_1847_pp0_iter4_reg_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(log_sum_V_reg_1847[10]),
        .Q(\log_sum_V_reg_1847_pp0_iter4_reg_reg[10]_srl2_n_7 ));
  (* srl_bus_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg[11]_srl2 " *) 
  SRL16E \log_sum_V_reg_1847_pp0_iter4_reg_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(log_sum_V_reg_1847[11]),
        .Q(\log_sum_V_reg_1847_pp0_iter4_reg_reg[11]_srl2_n_7 ));
  (* srl_bus_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg[12]_srl2 " *) 
  SRL16E \log_sum_V_reg_1847_pp0_iter4_reg_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(log_sum_V_reg_1847[12]),
        .Q(\log_sum_V_reg_1847_pp0_iter4_reg_reg[12]_srl2_n_7 ));
  (* srl_bus_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg[13]_srl2 " *) 
  SRL16E \log_sum_V_reg_1847_pp0_iter4_reg_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(log_sum_V_reg_1847[13]),
        .Q(\log_sum_V_reg_1847_pp0_iter4_reg_reg[13]_srl2_n_7 ));
  (* srl_bus_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg[14]_srl2 " *) 
  SRL16E \log_sum_V_reg_1847_pp0_iter4_reg_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(log_sum_V_reg_1847[14]),
        .Q(\log_sum_V_reg_1847_pp0_iter4_reg_reg[14]_srl2_n_7 ));
  (* srl_bus_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg[15]_srl2 " *) 
  SRL16E \log_sum_V_reg_1847_pp0_iter4_reg_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(log_sum_V_reg_1847[15]),
        .Q(\log_sum_V_reg_1847_pp0_iter4_reg_reg[15]_srl2_n_7 ));
  (* srl_bus_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg[16]_srl2 " *) 
  SRL16E \log_sum_V_reg_1847_pp0_iter4_reg_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(log_sum_V_reg_1847[16]),
        .Q(\log_sum_V_reg_1847_pp0_iter4_reg_reg[16]_srl2_n_7 ));
  (* srl_bus_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg[17]_srl2 " *) 
  SRL16E \log_sum_V_reg_1847_pp0_iter4_reg_reg[17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(log_sum_V_reg_1847[17]),
        .Q(\log_sum_V_reg_1847_pp0_iter4_reg_reg[17]_srl2_n_7 ));
  (* srl_bus_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg[18]_srl2 " *) 
  SRL16E \log_sum_V_reg_1847_pp0_iter4_reg_reg[18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(log_sum_V_reg_1847[18]),
        .Q(\log_sum_V_reg_1847_pp0_iter4_reg_reg[18]_srl2_n_7 ));
  (* srl_bus_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg[19]_srl2 " *) 
  SRL16E \log_sum_V_reg_1847_pp0_iter4_reg_reg[19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(log_sum_V_reg_1847[19]),
        .Q(\log_sum_V_reg_1847_pp0_iter4_reg_reg[19]_srl2_n_7 ));
  (* srl_bus_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg[1]_srl2 " *) 
  SRL16E \log_sum_V_reg_1847_pp0_iter4_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(log_sum_V_reg_1847[1]),
        .Q(\log_sum_V_reg_1847_pp0_iter4_reg_reg[1]_srl2_n_7 ));
  (* srl_bus_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg[20]_srl2 " *) 
  SRL16E \log_sum_V_reg_1847_pp0_iter4_reg_reg[20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(log_sum_V_reg_1847[20]),
        .Q(\log_sum_V_reg_1847_pp0_iter4_reg_reg[20]_srl2_n_7 ));
  (* srl_bus_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg[21]_srl2 " *) 
  SRL16E \log_sum_V_reg_1847_pp0_iter4_reg_reg[21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(log_sum_V_reg_1847[21]),
        .Q(\log_sum_V_reg_1847_pp0_iter4_reg_reg[21]_srl2_n_7 ));
  (* srl_bus_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg[2]_srl2 " *) 
  SRL16E \log_sum_V_reg_1847_pp0_iter4_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(log_sum_V_reg_1847[2]),
        .Q(\log_sum_V_reg_1847_pp0_iter4_reg_reg[2]_srl2_n_7 ));
  (* srl_bus_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg[3]_srl2 " *) 
  SRL16E \log_sum_V_reg_1847_pp0_iter4_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(log_sum_V_reg_1847[3]),
        .Q(\log_sum_V_reg_1847_pp0_iter4_reg_reg[3]_srl2_n_7 ));
  (* srl_bus_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg[4]_srl2 " *) 
  SRL16E \log_sum_V_reg_1847_pp0_iter4_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(log_sum_V_reg_1847[4]),
        .Q(\log_sum_V_reg_1847_pp0_iter4_reg_reg[4]_srl2_n_7 ));
  (* srl_bus_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg[5]_srl2 " *) 
  SRL16E \log_sum_V_reg_1847_pp0_iter4_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(log_sum_V_reg_1847[5]),
        .Q(\log_sum_V_reg_1847_pp0_iter4_reg_reg[5]_srl2_n_7 ));
  (* srl_bus_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg[6]_srl2 " *) 
  SRL16E \log_sum_V_reg_1847_pp0_iter4_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(log_sum_V_reg_1847[6]),
        .Q(\log_sum_V_reg_1847_pp0_iter4_reg_reg[6]_srl2_n_7 ));
  (* srl_bus_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg[7]_srl2 " *) 
  SRL16E \log_sum_V_reg_1847_pp0_iter4_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(log_sum_V_reg_1847[7]),
        .Q(\log_sum_V_reg_1847_pp0_iter4_reg_reg[7]_srl2_n_7 ));
  (* srl_bus_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg[8]_srl2 " *) 
  SRL16E \log_sum_V_reg_1847_pp0_iter4_reg_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(log_sum_V_reg_1847[8]),
        .Q(\log_sum_V_reg_1847_pp0_iter4_reg_reg[8]_srl2_n_7 ));
  (* srl_bus_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_log_16_3_s_fu_414/log_sum_V_reg_1847_pp0_iter4_reg_reg[9]_srl2 " *) 
  SRL16E \log_sum_V_reg_1847_pp0_iter4_reg_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(log_sum_V_reg_1847[9]),
        .Q(\log_sum_V_reg_1847_pp0_iter4_reg_reg[9]_srl2_n_7 ));
  FDRE \log_sum_V_reg_1847_pp0_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\log_sum_V_reg_1847_pp0_iter4_reg_reg[0]_srl2_n_7 ),
        .Q(log_sum_V_reg_1847_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \log_sum_V_reg_1847_pp0_iter5_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\log_sum_V_reg_1847_pp0_iter4_reg_reg[10]_srl2_n_7 ),
        .Q(log_sum_V_reg_1847_pp0_iter5_reg[10]),
        .R(1'b0));
  FDRE \log_sum_V_reg_1847_pp0_iter5_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\log_sum_V_reg_1847_pp0_iter4_reg_reg[11]_srl2_n_7 ),
        .Q(log_sum_V_reg_1847_pp0_iter5_reg[11]),
        .R(1'b0));
  FDRE \log_sum_V_reg_1847_pp0_iter5_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\log_sum_V_reg_1847_pp0_iter4_reg_reg[12]_srl2_n_7 ),
        .Q(log_sum_V_reg_1847_pp0_iter5_reg[12]),
        .R(1'b0));
  FDRE \log_sum_V_reg_1847_pp0_iter5_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\log_sum_V_reg_1847_pp0_iter4_reg_reg[13]_srl2_n_7 ),
        .Q(log_sum_V_reg_1847_pp0_iter5_reg[13]),
        .R(1'b0));
  FDRE \log_sum_V_reg_1847_pp0_iter5_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\log_sum_V_reg_1847_pp0_iter4_reg_reg[14]_srl2_n_7 ),
        .Q(log_sum_V_reg_1847_pp0_iter5_reg[14]),
        .R(1'b0));
  FDRE \log_sum_V_reg_1847_pp0_iter5_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\log_sum_V_reg_1847_pp0_iter4_reg_reg[15]_srl2_n_7 ),
        .Q(log_sum_V_reg_1847_pp0_iter5_reg[15]),
        .R(1'b0));
  FDRE \log_sum_V_reg_1847_pp0_iter5_reg_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\log_sum_V_reg_1847_pp0_iter4_reg_reg[16]_srl2_n_7 ),
        .Q(log_sum_V_reg_1847_pp0_iter5_reg[16]),
        .R(1'b0));
  FDRE \log_sum_V_reg_1847_pp0_iter5_reg_reg[17]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\log_sum_V_reg_1847_pp0_iter4_reg_reg[17]_srl2_n_7 ),
        .Q(log_sum_V_reg_1847_pp0_iter5_reg[17]),
        .R(1'b0));
  FDRE \log_sum_V_reg_1847_pp0_iter5_reg_reg[18]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\log_sum_V_reg_1847_pp0_iter4_reg_reg[18]_srl2_n_7 ),
        .Q(log_sum_V_reg_1847_pp0_iter5_reg[18]),
        .R(1'b0));
  FDRE \log_sum_V_reg_1847_pp0_iter5_reg_reg[19]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\log_sum_V_reg_1847_pp0_iter4_reg_reg[19]_srl2_n_7 ),
        .Q(log_sum_V_reg_1847_pp0_iter5_reg[19]),
        .R(1'b0));
  FDRE \log_sum_V_reg_1847_pp0_iter5_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\log_sum_V_reg_1847_pp0_iter4_reg_reg[1]_srl2_n_7 ),
        .Q(log_sum_V_reg_1847_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \log_sum_V_reg_1847_pp0_iter5_reg_reg[20]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\log_sum_V_reg_1847_pp0_iter4_reg_reg[20]_srl2_n_7 ),
        .Q(log_sum_V_reg_1847_pp0_iter5_reg[20]),
        .R(1'b0));
  FDRE \log_sum_V_reg_1847_pp0_iter5_reg_reg[21]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\log_sum_V_reg_1847_pp0_iter4_reg_reg[21]_srl2_n_7 ),
        .Q(log_sum_V_reg_1847_pp0_iter5_reg[21]),
        .R(1'b0));
  FDRE \log_sum_V_reg_1847_pp0_iter5_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\log_sum_V_reg_1847_pp0_iter4_reg_reg[2]_srl2_n_7 ),
        .Q(log_sum_V_reg_1847_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \log_sum_V_reg_1847_pp0_iter5_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\log_sum_V_reg_1847_pp0_iter4_reg_reg[3]_srl2_n_7 ),
        .Q(log_sum_V_reg_1847_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \log_sum_V_reg_1847_pp0_iter5_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\log_sum_V_reg_1847_pp0_iter4_reg_reg[4]_srl2_n_7 ),
        .Q(log_sum_V_reg_1847_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \log_sum_V_reg_1847_pp0_iter5_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\log_sum_V_reg_1847_pp0_iter4_reg_reg[5]_srl2_n_7 ),
        .Q(log_sum_V_reg_1847_pp0_iter5_reg[5]),
        .R(1'b0));
  FDRE \log_sum_V_reg_1847_pp0_iter5_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\log_sum_V_reg_1847_pp0_iter4_reg_reg[6]_srl2_n_7 ),
        .Q(log_sum_V_reg_1847_pp0_iter5_reg[6]),
        .R(1'b0));
  FDRE \log_sum_V_reg_1847_pp0_iter5_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\log_sum_V_reg_1847_pp0_iter4_reg_reg[7]_srl2_n_7 ),
        .Q(log_sum_V_reg_1847_pp0_iter5_reg[7]),
        .R(1'b0));
  FDRE \log_sum_V_reg_1847_pp0_iter5_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\log_sum_V_reg_1847_pp0_iter4_reg_reg[8]_srl2_n_7 ),
        .Q(log_sum_V_reg_1847_pp0_iter5_reg[8]),
        .R(1'b0));
  FDRE \log_sum_V_reg_1847_pp0_iter5_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\log_sum_V_reg_1847_pp0_iter4_reg_reg[9]_srl2_n_7 ),
        .Q(log_sum_V_reg_1847_pp0_iter5_reg[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1 mac_mulsub_24ns_4ns_29ns_29_4_1_U12
       (.D(p_1_in),
        .P({grp_fu_1680_p2,A}),
        .Q(ret_V_3_reg_1867),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_mul_5s_23ns_28_1_1 mul_5s_23ns_28_1_1_U9
       (.Q(ap_phi_reg_pp0_iter8_b_exp_012_reg_324),
        .p(p));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_mul_mul_23ns_6ns_24_4_1 mul_mul_23ns_6ns_24_4_1_U11
       (.D({mul_mul_23ns_6ns_24_4_1_U11_n_34,mul_mul_23ns_6ns_24_4_1_U11_n_35,mul_mul_23ns_6ns_24_4_1_U11_n_36,mul_mul_23ns_6ns_24_4_1_U11_n_37,mul_mul_23ns_6ns_24_4_1_U11_n_38,mul_mul_23ns_6ns_24_4_1_U11_n_39,mul_mul_23ns_6ns_24_4_1_U11_n_40,mul_mul_23ns_6ns_24_4_1_U11_n_41,mul_mul_23ns_6ns_24_4_1_U11_n_42,mul_mul_23ns_6ns_24_4_1_U11_n_43,mul_mul_23ns_6ns_24_4_1_U11_n_44,mul_mul_23ns_6ns_24_4_1_U11_n_45}),
        .P({grp_fu_1680_p2,A}),
        .Q(ap_phi_reg_pp0_iter1_b_frac_010_reg_277),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .p_reg_reg(mul_mul_23ns_6ns_24_4_1_U11_n_30),
        .p_reg_reg_0(mul_mul_23ns_6ns_24_4_1_U11_n_31),
        .p_reg_reg_1(mul_mul_23ns_6ns_24_4_1_U11_n_32),
        .p_reg_reg_2(mul_mul_23ns_6ns_24_4_1_U11_n_33),
        .p_reg_reg_3({ret_V_3_fu_1467_p2,select_ln1333_fu_1447_p3}),
        .p_reg_reg_4(g0_b0_i_1_n_7),
        .p_reg_reg_5(g0_b0_i_2_n_7),
        .p_reg_reg_6(g0_b0_i_3_n_7),
        .p_reg_reg_7(g0_b0_i_4_n_7),
        .p_reg_reg_8(g0_b0_i_5_n_7),
        .p_reg_reg_9(g0_b0_i_6_n_7));
  LUT4 #(
    .INIT(16'hE00E)) 
    \op2_V_1_reg_867[10]_i_2 
       (.I0(add_ln703_reg_1882_pp0_iter9_reg[17]),
        .I1(add_ln703_3_reg_1904[17]),
        .I2(add_ln703_reg_1882_pp0_iter9_reg[18]),
        .I3(add_ln703_3_reg_1904[18]),
        .O(\op2_V_1_reg_867[10]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \op2_V_1_reg_867[10]_i_3 
       (.I0(add_ln703_reg_1882_pp0_iter9_reg[16]),
        .I1(add_ln703_3_reg_1904[16]),
        .I2(add_ln703_reg_1882_pp0_iter9_reg[17]),
        .I3(add_ln703_3_reg_1904[17]),
        .O(\op2_V_1_reg_867[10]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \op2_V_1_reg_867[10]_i_4 
       (.I0(add_ln703_reg_1882_pp0_iter9_reg[15]),
        .I1(add_ln703_3_reg_1904[15]),
        .I2(add_ln703_reg_1882_pp0_iter9_reg[16]),
        .I3(add_ln703_3_reg_1904[16]),
        .O(\op2_V_1_reg_867[10]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \op2_V_1_reg_867[10]_i_5 
       (.I0(add_ln703_reg_1882_pp0_iter9_reg[14]),
        .I1(add_ln703_3_reg_1904[14]),
        .I2(add_ln703_reg_1882_pp0_iter9_reg[15]),
        .I3(add_ln703_3_reg_1904[15]),
        .O(\op2_V_1_reg_867[10]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \op2_V_1_reg_867[10]_i_6 
       (.I0(add_ln703_3_reg_1904[17]),
        .I1(add_ln703_reg_1882_pp0_iter9_reg[17]),
        .I2(add_ln703_3_reg_1904[19]),
        .I3(add_ln703_reg_1882_pp0_iter9_reg[19]),
        .I4(add_ln703_3_reg_1904[18]),
        .I5(add_ln703_reg_1882_pp0_iter9_reg[18]),
        .O(\op2_V_1_reg_867[10]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \op2_V_1_reg_867[10]_i_7 
       (.I0(add_ln703_3_reg_1904[16]),
        .I1(add_ln703_reg_1882_pp0_iter9_reg[16]),
        .I2(add_ln703_3_reg_1904[18]),
        .I3(add_ln703_reg_1882_pp0_iter9_reg[18]),
        .I4(add_ln703_3_reg_1904[17]),
        .I5(add_ln703_reg_1882_pp0_iter9_reg[17]),
        .O(\op2_V_1_reg_867[10]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \op2_V_1_reg_867[10]_i_8 
       (.I0(add_ln703_3_reg_1904[15]),
        .I1(add_ln703_reg_1882_pp0_iter9_reg[15]),
        .I2(add_ln703_3_reg_1904[17]),
        .I3(add_ln703_reg_1882_pp0_iter9_reg[17]),
        .I4(add_ln703_3_reg_1904[16]),
        .I5(add_ln703_reg_1882_pp0_iter9_reg[16]),
        .O(\op2_V_1_reg_867[10]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \op2_V_1_reg_867[10]_i_9 
       (.I0(add_ln703_3_reg_1904[14]),
        .I1(add_ln703_reg_1882_pp0_iter9_reg[14]),
        .I2(add_ln703_3_reg_1904[16]),
        .I3(add_ln703_reg_1882_pp0_iter9_reg[16]),
        .I4(add_ln703_3_reg_1904[15]),
        .I5(add_ln703_reg_1882_pp0_iter9_reg[15]),
        .O(\op2_V_1_reg_867[10]_i_9_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \op2_V_1_reg_867[14]_i_1 
       (.I0(icmp_ln1497_reg_1700_pp0_iter9_reg),
        .I1(Q),
        .O(\icmp_ln1497_reg_1700_pp0_iter9_reg_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hDDD4)) 
    \op2_V_1_reg_867[14]_i_3 
       (.I0(add_ln703_reg_1882_pp0_iter9_reg[21]),
        .I1(add_ln703_3_reg_1904[21]),
        .I2(add_ln703_reg_1882_pp0_iter9_reg[20]),
        .I3(add_ln703_3_reg_1904[20]),
        .O(\op2_V_1_reg_867[14]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \op2_V_1_reg_867[14]_i_4 
       (.I0(add_ln703_reg_1882_pp0_iter9_reg[19]),
        .I1(add_ln703_3_reg_1904[19]),
        .I2(add_ln703_reg_1882_pp0_iter9_reg[20]),
        .I3(add_ln703_3_reg_1904[20]),
        .O(\op2_V_1_reg_867[14]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \op2_V_1_reg_867[14]_i_5 
       (.I0(add_ln703_reg_1882_pp0_iter9_reg[18]),
        .I1(add_ln703_3_reg_1904[18]),
        .I2(add_ln703_reg_1882_pp0_iter9_reg[19]),
        .I3(add_ln703_3_reg_1904[19]),
        .O(\op2_V_1_reg_867[14]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \op2_V_1_reg_867[14]_i_6 
       (.I0(add_ln703_3_reg_1904[22]),
        .I1(add_ln703_3_reg_1904[23]),
        .O(\op2_V_1_reg_867[14]_i_6_n_7 ));
  LUT5 #(
    .INIT(32'hE0FE1F01)) 
    \op2_V_1_reg_867[14]_i_7 
       (.I0(add_ln703_3_reg_1904[20]),
        .I1(add_ln703_reg_1882_pp0_iter9_reg[20]),
        .I2(add_ln703_3_reg_1904[21]),
        .I3(add_ln703_reg_1882_pp0_iter9_reg[21]),
        .I4(add_ln703_3_reg_1904[22]),
        .O(\op2_V_1_reg_867[14]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \op2_V_1_reg_867[14]_i_8 
       (.I0(add_ln703_3_reg_1904[19]),
        .I1(add_ln703_reg_1882_pp0_iter9_reg[19]),
        .I2(add_ln703_3_reg_1904[21]),
        .I3(add_ln703_reg_1882_pp0_iter9_reg[21]),
        .I4(add_ln703_3_reg_1904[20]),
        .I5(add_ln703_reg_1882_pp0_iter9_reg[20]),
        .O(\op2_V_1_reg_867[14]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \op2_V_1_reg_867[14]_i_9 
       (.I0(add_ln703_3_reg_1904[18]),
        .I1(add_ln703_reg_1882_pp0_iter9_reg[18]),
        .I2(add_ln703_3_reg_1904[20]),
        .I3(add_ln703_reg_1882_pp0_iter9_reg[20]),
        .I4(add_ln703_3_reg_1904[19]),
        .I5(add_ln703_reg_1882_pp0_iter9_reg[19]),
        .O(\op2_V_1_reg_867[14]_i_9_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \op2_V_1_reg_867[15]_i_1 
       (.I0(ap_phi_reg_pp0_iter10_r_V_5_reg_391),
        .I1(icmp_ln1497_reg_1700_pp0_iter9_reg),
        .I2(log_base_V_fu_1663_p2),
        .I3(Q),
        .I4(op2_V_1_reg_867),
        .O(\ap_phi_reg_pp0_iter10_r_V_5_reg_391_reg[15]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \op2_V_1_reg_867[15]_i_3 
       (.I0(add_ln703_3_reg_1904[23]),
        .I1(add_ln703_3_reg_1904[24]),
        .O(\op2_V_1_reg_867[15]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op2_V_1_reg_867[2]_i_11 
       (.I0(add_ln703_3_reg_1904[7]),
        .I1(add_ln703_reg_1882_pp0_iter9_reg[7]),
        .O(\op2_V_1_reg_867[2]_i_11_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op2_V_1_reg_867[2]_i_12 
       (.I0(add_ln703_3_reg_1904[6]),
        .I1(add_ln703_reg_1882_pp0_iter9_reg[6]),
        .O(\op2_V_1_reg_867[2]_i_12_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op2_V_1_reg_867[2]_i_13 
       (.I0(add_ln703_3_reg_1904[5]),
        .I1(add_ln703_reg_1882_pp0_iter9_reg[5]),
        .O(\op2_V_1_reg_867[2]_i_13_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op2_V_1_reg_867[2]_i_14 
       (.I0(add_ln703_3_reg_1904[4]),
        .I1(add_ln703_reg_1882_pp0_iter9_reg[4]),
        .O(\op2_V_1_reg_867[2]_i_14_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op2_V_1_reg_867[2]_i_15 
       (.I0(add_ln703_3_reg_1904[3]),
        .I1(add_ln703_reg_1882_pp0_iter9_reg[3]),
        .O(\op2_V_1_reg_867[2]_i_15_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op2_V_1_reg_867[2]_i_16 
       (.I0(add_ln703_3_reg_1904[2]),
        .I1(add_ln703_reg_1882_pp0_iter9_reg[2]),
        .O(\op2_V_1_reg_867[2]_i_16_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op2_V_1_reg_867[2]_i_17 
       (.I0(add_ln703_3_reg_1904[1]),
        .I1(add_ln703_reg_1882_pp0_iter9_reg[1]),
        .O(\op2_V_1_reg_867[2]_i_17_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op2_V_1_reg_867[2]_i_18 
       (.I0(add_ln703_3_reg_1904[0]),
        .I1(add_ln703_reg_1882_pp0_iter9_reg[0]),
        .O(\op2_V_1_reg_867[2]_i_18_n_7 ));
  LUT4 #(
    .INIT(16'h8008)) 
    \op2_V_1_reg_867[2]_i_3 
       (.I0(add_ln703_reg_1882_pp0_iter9_reg[8]),
        .I1(add_ln703_3_reg_1904[9]),
        .I2(add_ln703_reg_1882_pp0_iter9_reg[10]),
        .I3(add_ln703_3_reg_1904[10]),
        .O(\op2_V_1_reg_867[2]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h7887)) 
    \op2_V_1_reg_867[2]_i_4 
       (.I0(add_ln703_reg_1882_pp0_iter9_reg[8]),
        .I1(add_ln703_3_reg_1904[9]),
        .I2(add_ln703_reg_1882_pp0_iter9_reg[10]),
        .I3(add_ln703_3_reg_1904[10]),
        .O(\op2_V_1_reg_867[2]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op2_V_1_reg_867[2]_i_5 
       (.I0(sext_ln703_4_fu_1659_p1),
        .I1(add_ln703_reg_1882_pp0_iter9_reg[9]),
        .O(\op2_V_1_reg_867[2]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h87780FF00FF07887)) 
    \op2_V_1_reg_867[2]_i_6 
       (.I0(add_ln703_3_reg_1904[9]),
        .I1(add_ln703_reg_1882_pp0_iter9_reg[8]),
        .I2(add_ln703_3_reg_1904[11]),
        .I3(add_ln703_reg_1882_pp0_iter9_reg[11]),
        .I4(add_ln703_3_reg_1904[10]),
        .I5(add_ln703_reg_1882_pp0_iter9_reg[10]),
        .O(\op2_V_1_reg_867[2]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h9666966669999666)) 
    \op2_V_1_reg_867[2]_i_7 
       (.I0(add_ln703_3_reg_1904[10]),
        .I1(add_ln703_reg_1882_pp0_iter9_reg[10]),
        .I2(add_ln703_3_reg_1904[9]),
        .I3(add_ln703_reg_1882_pp0_iter9_reg[8]),
        .I4(sext_ln703_4_fu_1659_p1),
        .I5(add_ln703_reg_1882_pp0_iter9_reg[9]),
        .O(\op2_V_1_reg_867[2]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \op2_V_1_reg_867[2]_i_8 
       (.I0(add_ln703_reg_1882_pp0_iter9_reg[9]),
        .I1(sext_ln703_4_fu_1659_p1),
        .I2(add_ln703_3_reg_1904[9]),
        .I3(add_ln703_reg_1882_pp0_iter9_reg[8]),
        .O(\op2_V_1_reg_867[2]_i_8_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \op2_V_1_reg_867[2]_i_9 
       (.I0(add_ln703_reg_1882_pp0_iter9_reg[8]),
        .I1(add_ln703_3_reg_1904[8]),
        .O(\op2_V_1_reg_867[2]_i_9_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \op2_V_1_reg_867[6]_i_2 
       (.I0(add_ln703_reg_1882_pp0_iter9_reg[13]),
        .I1(add_ln703_3_reg_1904[13]),
        .I2(add_ln703_reg_1882_pp0_iter9_reg[14]),
        .I3(add_ln703_3_reg_1904[14]),
        .O(\op2_V_1_reg_867[6]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \op2_V_1_reg_867[6]_i_3 
       (.I0(add_ln703_reg_1882_pp0_iter9_reg[12]),
        .I1(add_ln703_3_reg_1904[12]),
        .I2(add_ln703_reg_1882_pp0_iter9_reg[13]),
        .I3(add_ln703_3_reg_1904[13]),
        .O(\op2_V_1_reg_867[6]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \op2_V_1_reg_867[6]_i_4 
       (.I0(add_ln703_reg_1882_pp0_iter9_reg[11]),
        .I1(add_ln703_3_reg_1904[11]),
        .I2(add_ln703_reg_1882_pp0_iter9_reg[12]),
        .I3(add_ln703_3_reg_1904[12]),
        .O(\op2_V_1_reg_867[6]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \op2_V_1_reg_867[6]_i_5 
       (.I0(add_ln703_reg_1882_pp0_iter9_reg[10]),
        .I1(add_ln703_3_reg_1904[10]),
        .I2(add_ln703_reg_1882_pp0_iter9_reg[11]),
        .I3(add_ln703_3_reg_1904[11]),
        .O(\op2_V_1_reg_867[6]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \op2_V_1_reg_867[6]_i_6 
       (.I0(add_ln703_3_reg_1904[13]),
        .I1(add_ln703_reg_1882_pp0_iter9_reg[13]),
        .I2(add_ln703_3_reg_1904[15]),
        .I3(add_ln703_reg_1882_pp0_iter9_reg[15]),
        .I4(add_ln703_3_reg_1904[14]),
        .I5(add_ln703_reg_1882_pp0_iter9_reg[14]),
        .O(\op2_V_1_reg_867[6]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \op2_V_1_reg_867[6]_i_7 
       (.I0(add_ln703_3_reg_1904[12]),
        .I1(add_ln703_reg_1882_pp0_iter9_reg[12]),
        .I2(add_ln703_3_reg_1904[14]),
        .I3(add_ln703_reg_1882_pp0_iter9_reg[14]),
        .I4(add_ln703_3_reg_1904[13]),
        .I5(add_ln703_reg_1882_pp0_iter9_reg[13]),
        .O(\op2_V_1_reg_867[6]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \op2_V_1_reg_867[6]_i_8 
       (.I0(add_ln703_3_reg_1904[11]),
        .I1(add_ln703_reg_1882_pp0_iter9_reg[11]),
        .I2(add_ln703_3_reg_1904[13]),
        .I3(add_ln703_reg_1882_pp0_iter9_reg[13]),
        .I4(add_ln703_3_reg_1904[12]),
        .I5(add_ln703_reg_1882_pp0_iter9_reg[12]),
        .O(\op2_V_1_reg_867[6]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \op2_V_1_reg_867[6]_i_9 
       (.I0(add_ln703_3_reg_1904[10]),
        .I1(add_ln703_reg_1882_pp0_iter9_reg[10]),
        .I2(add_ln703_3_reg_1904[12]),
        .I3(add_ln703_reg_1882_pp0_iter9_reg[12]),
        .I4(add_ln703_3_reg_1904[11]),
        .I5(add_ln703_reg_1882_pp0_iter9_reg[11]),
        .O(\op2_V_1_reg_867[6]_i_9_n_7 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_V_1_reg_867_reg[10]_i_1 
       (.CI(\op2_V_1_reg_867_reg[6]_i_1_n_7 ),
        .CO({\op2_V_1_reg_867_reg[10]_i_1_n_7 ,\op2_V_1_reg_867_reg[10]_i_1_n_8 ,\op2_V_1_reg_867_reg[10]_i_1_n_9 ,\op2_V_1_reg_867_reg[10]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\op2_V_1_reg_867[10]_i_2_n_7 ,\op2_V_1_reg_867[10]_i_3_n_7 ,\op2_V_1_reg_867[10]_i_4_n_7 ,\op2_V_1_reg_867[10]_i_5_n_7 }),
        .O(\add_ln703_3_reg_1904_reg[22]_0 [10:7]),
        .S({\op2_V_1_reg_867[10]_i_6_n_7 ,\op2_V_1_reg_867[10]_i_7_n_7 ,\op2_V_1_reg_867[10]_i_8_n_7 ,\op2_V_1_reg_867[10]_i_9_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_V_1_reg_867_reg[14]_i_2 
       (.CI(\op2_V_1_reg_867_reg[10]_i_1_n_7 ),
        .CO({\op2_V_1_reg_867_reg[14]_i_2_n_7 ,\op2_V_1_reg_867_reg[14]_i_2_n_8 ,\op2_V_1_reg_867_reg[14]_i_2_n_9 ,\op2_V_1_reg_867_reg[14]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({add_ln703_3_reg_1904[22],\op2_V_1_reg_867[14]_i_3_n_7 ,\op2_V_1_reg_867[14]_i_4_n_7 ,\op2_V_1_reg_867[14]_i_5_n_7 }),
        .O(\add_ln703_3_reg_1904_reg[22]_0 [14:11]),
        .S({\op2_V_1_reg_867[14]_i_6_n_7 ,\op2_V_1_reg_867[14]_i_7_n_7 ,\op2_V_1_reg_867[14]_i_8_n_7 ,\op2_V_1_reg_867[14]_i_9_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_V_1_reg_867_reg[15]_i_2 
       (.CI(\op2_V_1_reg_867_reg[14]_i_2_n_7 ),
        .CO(\NLW_op2_V_1_reg_867_reg[15]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_op2_V_1_reg_867_reg[15]_i_2_O_UNCONNECTED [3:1],log_base_V_fu_1663_p2}),
        .S({1'b0,1'b0,1'b0,\op2_V_1_reg_867[15]_i_3_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_V_1_reg_867_reg[2]_i_1 
       (.CI(\op2_V_1_reg_867_reg[2]_i_2_n_7 ),
        .CO({\op2_V_1_reg_867_reg[2]_i_1_n_7 ,\op2_V_1_reg_867_reg[2]_i_1_n_8 ,\op2_V_1_reg_867_reg[2]_i_1_n_9 ,\op2_V_1_reg_867_reg[2]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\op2_V_1_reg_867[2]_i_3_n_7 ,\op2_V_1_reg_867[2]_i_4_n_7 ,\op2_V_1_reg_867[2]_i_5_n_7 ,add_ln703_3_reg_1904[8]}),
        .O({\add_ln703_3_reg_1904_reg[22]_0 [2:0],\NLW_op2_V_1_reg_867_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\op2_V_1_reg_867[2]_i_6_n_7 ,\op2_V_1_reg_867[2]_i_7_n_7 ,\op2_V_1_reg_867[2]_i_8_n_7 ,\op2_V_1_reg_867[2]_i_9_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_V_1_reg_867_reg[2]_i_10 
       (.CI(1'b0),
        .CO({\op2_V_1_reg_867_reg[2]_i_10_n_7 ,\op2_V_1_reg_867_reg[2]_i_10_n_8 ,\op2_V_1_reg_867_reg[2]_i_10_n_9 ,\op2_V_1_reg_867_reg[2]_i_10_n_10 }),
        .CYINIT(1'b0),
        .DI(add_ln703_3_reg_1904[3:0]),
        .O(\NLW_op2_V_1_reg_867_reg[2]_i_10_O_UNCONNECTED [3:0]),
        .S({\op2_V_1_reg_867[2]_i_15_n_7 ,\op2_V_1_reg_867[2]_i_16_n_7 ,\op2_V_1_reg_867[2]_i_17_n_7 ,\op2_V_1_reg_867[2]_i_18_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_V_1_reg_867_reg[2]_i_2 
       (.CI(\op2_V_1_reg_867_reg[2]_i_10_n_7 ),
        .CO({\op2_V_1_reg_867_reg[2]_i_2_n_7 ,\op2_V_1_reg_867_reg[2]_i_2_n_8 ,\op2_V_1_reg_867_reg[2]_i_2_n_9 ,\op2_V_1_reg_867_reg[2]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI(add_ln703_3_reg_1904[7:4]),
        .O(\NLW_op2_V_1_reg_867_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({\op2_V_1_reg_867[2]_i_11_n_7 ,\op2_V_1_reg_867[2]_i_12_n_7 ,\op2_V_1_reg_867[2]_i_13_n_7 ,\op2_V_1_reg_867[2]_i_14_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_V_1_reg_867_reg[6]_i_1 
       (.CI(\op2_V_1_reg_867_reg[2]_i_1_n_7 ),
        .CO({\op2_V_1_reg_867_reg[6]_i_1_n_7 ,\op2_V_1_reg_867_reg[6]_i_1_n_8 ,\op2_V_1_reg_867_reg[6]_i_1_n_9 ,\op2_V_1_reg_867_reg[6]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\op2_V_1_reg_867[6]_i_2_n_7 ,\op2_V_1_reg_867[6]_i_3_n_7 ,\op2_V_1_reg_867[6]_i_4_n_7 ,\op2_V_1_reg_867[6]_i_5_n_7 }),
        .O(\add_ln703_3_reg_1904_reg[22]_0 [6:3]),
        .S({\op2_V_1_reg_867[6]_i_6_n_7 ,\op2_V_1_reg_867[6]_i_7_n_7 ,\op2_V_1_reg_867[6]_i_8_n_7 ,\op2_V_1_reg_867[6]_i_9_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Result_6_reg_1909[0]_i_1 
       (.I0(icmp_ln1497_reg_1700_pp0_iter8_reg),
        .O(\p_Result_6_reg_1909[0]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hDDD4)) 
    \p_Result_6_reg_1909[0]_i_10 
       (.I0(add_ln703_reg_1882_pp0_iter8_reg[21]),
        .I1(sext_ln703_fu_1590_p1[21]),
        .I2(add_ln703_reg_1882_pp0_iter8_reg[20]),
        .I3(sext_ln703_fu_1590_p1[20]),
        .O(\p_Result_6_reg_1909[0]_i_10_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \p_Result_6_reg_1909[0]_i_11 
       (.I0(add_ln703_reg_1882_pp0_iter8_reg[19]),
        .I1(sext_ln703_fu_1590_p1[19]),
        .I2(add_ln703_reg_1882_pp0_iter8_reg[20]),
        .I3(sext_ln703_fu_1590_p1[20]),
        .O(\p_Result_6_reg_1909[0]_i_11_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \p_Result_6_reg_1909[0]_i_12 
       (.I0(add_ln703_reg_1882_pp0_iter8_reg[18]),
        .I1(sext_ln703_fu_1590_p1[18]),
        .I2(add_ln703_reg_1882_pp0_iter8_reg[19]),
        .I3(sext_ln703_fu_1590_p1[19]),
        .O(\p_Result_6_reg_1909[0]_i_12_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_6_reg_1909[0]_i_13 
       (.I0(sext_ln703_fu_1590_p1[22]),
        .I1(sext_ln703_fu_1590_p1[23]),
        .O(\p_Result_6_reg_1909[0]_i_13_n_7 ));
  LUT5 #(
    .INIT(32'hE0FE1F01)) 
    \p_Result_6_reg_1909[0]_i_14 
       (.I0(sext_ln703_fu_1590_p1[20]),
        .I1(add_ln703_reg_1882_pp0_iter8_reg[20]),
        .I2(sext_ln703_fu_1590_p1[21]),
        .I3(add_ln703_reg_1882_pp0_iter8_reg[21]),
        .I4(sext_ln703_fu_1590_p1[22]),
        .O(\p_Result_6_reg_1909[0]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \p_Result_6_reg_1909[0]_i_15 
       (.I0(sext_ln703_fu_1590_p1[19]),
        .I1(add_ln703_reg_1882_pp0_iter8_reg[19]),
        .I2(sext_ln703_fu_1590_p1[21]),
        .I3(add_ln703_reg_1882_pp0_iter8_reg[21]),
        .I4(sext_ln703_fu_1590_p1[20]),
        .I5(add_ln703_reg_1882_pp0_iter8_reg[20]),
        .O(\p_Result_6_reg_1909[0]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \p_Result_6_reg_1909[0]_i_16 
       (.I0(sext_ln703_fu_1590_p1[18]),
        .I1(add_ln703_reg_1882_pp0_iter8_reg[18]),
        .I2(sext_ln703_fu_1590_p1[20]),
        .I3(add_ln703_reg_1882_pp0_iter8_reg[20]),
        .I4(sext_ln703_fu_1590_p1[19]),
        .I5(add_ln703_reg_1882_pp0_iter8_reg[19]),
        .O(\p_Result_6_reg_1909[0]_i_16_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \p_Result_6_reg_1909[0]_i_18 
       (.I0(add_ln703_reg_1882_pp0_iter8_reg[17]),
        .I1(sext_ln703_fu_1590_p1[17]),
        .I2(add_ln703_reg_1882_pp0_iter8_reg[18]),
        .I3(sext_ln703_fu_1590_p1[18]),
        .O(\p_Result_6_reg_1909[0]_i_18_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \p_Result_6_reg_1909[0]_i_19 
       (.I0(add_ln703_reg_1882_pp0_iter8_reg[16]),
        .I1(sext_ln703_fu_1590_p1[16]),
        .I2(add_ln703_reg_1882_pp0_iter8_reg[17]),
        .I3(sext_ln703_fu_1590_p1[17]),
        .O(\p_Result_6_reg_1909[0]_i_19_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \p_Result_6_reg_1909[0]_i_20 
       (.I0(\add_ln703_3_reg_1904_reg[16]_i_2_n_10 ),
        .I1(add_ln703_reg_1882_pp0_iter8_reg[15]),
        .I2(add_ln703_reg_1882_pp0_iter8_reg[16]),
        .I3(sext_ln703_fu_1590_p1[16]),
        .O(\p_Result_6_reg_1909[0]_i_20_n_7 ));
  LUT3 #(
    .INIT(8'h82)) 
    \p_Result_6_reg_1909[0]_i_21 
       (.I0(sext_ln703_fu_1590_p1[15]),
        .I1(\add_ln703_3_reg_1904_reg[16]_i_2_n_10 ),
        .I2(add_ln703_reg_1882_pp0_iter8_reg[15]),
        .O(\p_Result_6_reg_1909[0]_i_21_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \p_Result_6_reg_1909[0]_i_22 
       (.I0(sext_ln703_fu_1590_p1[17]),
        .I1(add_ln703_reg_1882_pp0_iter8_reg[17]),
        .I2(sext_ln703_fu_1590_p1[19]),
        .I3(add_ln703_reg_1882_pp0_iter8_reg[19]),
        .I4(sext_ln703_fu_1590_p1[18]),
        .I5(add_ln703_reg_1882_pp0_iter8_reg[18]),
        .O(\p_Result_6_reg_1909[0]_i_22_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \p_Result_6_reg_1909[0]_i_23 
       (.I0(sext_ln703_fu_1590_p1[16]),
        .I1(add_ln703_reg_1882_pp0_iter8_reg[16]),
        .I2(sext_ln703_fu_1590_p1[18]),
        .I3(add_ln703_reg_1882_pp0_iter8_reg[18]),
        .I4(sext_ln703_fu_1590_p1[17]),
        .I5(add_ln703_reg_1882_pp0_iter8_reg[17]),
        .O(\p_Result_6_reg_1909[0]_i_23_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \p_Result_6_reg_1909[0]_i_24 
       (.I0(add_ln703_reg_1882_pp0_iter8_reg[15]),
        .I1(\add_ln703_3_reg_1904_reg[16]_i_2_n_10 ),
        .I2(sext_ln703_fu_1590_p1[17]),
        .I3(add_ln703_reg_1882_pp0_iter8_reg[17]),
        .I4(sext_ln703_fu_1590_p1[16]),
        .I5(add_ln703_reg_1882_pp0_iter8_reg[16]),
        .O(\p_Result_6_reg_1909[0]_i_24_n_7 ));
  LUT5 #(
    .INIT(32'h963C3C69)) 
    \p_Result_6_reg_1909[0]_i_25 
       (.I0(sext_ln703_fu_1590_p1[15]),
        .I1(sext_ln703_fu_1590_p1[16]),
        .I2(add_ln703_reg_1882_pp0_iter8_reg[16]),
        .I3(add_ln703_reg_1882_pp0_iter8_reg[15]),
        .I4(\add_ln703_3_reg_1904_reg[16]_i_2_n_10 ),
        .O(\p_Result_6_reg_1909[0]_i_25_n_7 ));
  LUT3 #(
    .INIT(8'h69)) 
    \p_Result_6_reg_1909[0]_i_27 
       (.I0(\add_ln703_3_reg_1904_reg[16]_i_2_n_10 ),
        .I1(add_ln703_reg_1882_pp0_iter8_reg[15]),
        .I2(sext_ln703_fu_1590_p1[15]),
        .O(\p_Result_6_reg_1909[0]_i_27_n_7 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_6_reg_1909[0]_i_28 
       (.I0(p_0_in__0[13]),
        .I1(add_ln703_reg_1882_pp0_iter8_reg[13]),
        .I2(sext_ln703_fu_1590_p1[13]),
        .O(\p_Result_6_reg_1909[0]_i_28_n_7 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_6_reg_1909[0]_i_29 
       (.I0(p_0_in__0[12]),
        .I1(add_ln703_reg_1882_pp0_iter8_reg[12]),
        .I2(sext_ln703_fu_1590_p1[12]),
        .O(\p_Result_6_reg_1909[0]_i_29_n_7 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_6_reg_1909[0]_i_30 
       (.I0(p_0_in__0[11]),
        .I1(add_ln703_reg_1882_pp0_iter8_reg[11]),
        .I2(sext_ln703_fu_1590_p1[11]),
        .O(\p_Result_6_reg_1909[0]_i_30_n_7 ));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    \p_Result_6_reg_1909[0]_i_31 
       (.I0(sext_ln703_fu_1590_p1[15]),
        .I1(add_ln703_reg_1882_pp0_iter8_reg[15]),
        .I2(\add_ln703_3_reg_1904_reg[16]_i_2_n_10 ),
        .I3(sext_ln703_fu_1590_p1[14]),
        .I4(add_ln703_reg_1882_pp0_iter8_reg[14]),
        .I5(p_0_in__0[14]),
        .O(\p_Result_6_reg_1909[0]_i_31_n_7 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_6_reg_1909[0]_i_32 
       (.I0(\p_Result_6_reg_1909[0]_i_28_n_7 ),
        .I1(add_ln703_reg_1882_pp0_iter8_reg[14]),
        .I2(p_0_in__0[14]),
        .I3(sext_ln703_fu_1590_p1[14]),
        .O(\p_Result_6_reg_1909[0]_i_32_n_7 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_6_reg_1909[0]_i_33 
       (.I0(p_0_in__0[13]),
        .I1(add_ln703_reg_1882_pp0_iter8_reg[13]),
        .I2(sext_ln703_fu_1590_p1[13]),
        .I3(\p_Result_6_reg_1909[0]_i_29_n_7 ),
        .O(\p_Result_6_reg_1909[0]_i_33_n_7 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_6_reg_1909[0]_i_34 
       (.I0(p_0_in__0[12]),
        .I1(add_ln703_reg_1882_pp0_iter8_reg[12]),
        .I2(sext_ln703_fu_1590_p1[12]),
        .I3(\p_Result_6_reg_1909[0]_i_30_n_7 ),
        .O(\p_Result_6_reg_1909[0]_i_34_n_7 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_6_reg_1909[0]_i_36 
       (.I0(p_0_in__0[10]),
        .I1(add_ln703_reg_1882_pp0_iter8_reg[10]),
        .I2(sext_ln703_fu_1590_p1[10]),
        .O(\p_Result_6_reg_1909[0]_i_36_n_7 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_6_reg_1909[0]_i_37 
       (.I0(p_0_in__0[9]),
        .I1(add_ln703_reg_1882_pp0_iter8_reg[9]),
        .I2(sext_ln703_fu_1590_p1[9]),
        .O(\p_Result_6_reg_1909[0]_i_37_n_7 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_6_reg_1909[0]_i_38 
       (.I0(p_0_in__0[8]),
        .I1(add_ln703_reg_1882_pp0_iter8_reg[8]),
        .I2(sext_ln703_fu_1590_p1[8]),
        .O(\p_Result_6_reg_1909[0]_i_38_n_7 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_6_reg_1909[0]_i_39 
       (.I0(p_0_in__0[7]),
        .I1(add_ln703_reg_1882_pp0_iter8_reg[7]),
        .I2(sext_ln703_fu_1590_p1[7]),
        .O(\p_Result_6_reg_1909[0]_i_39_n_7 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_6_reg_1909[0]_i_40 
       (.I0(p_0_in__0[11]),
        .I1(add_ln703_reg_1882_pp0_iter8_reg[11]),
        .I2(sext_ln703_fu_1590_p1[11]),
        .I3(\p_Result_6_reg_1909[0]_i_36_n_7 ),
        .O(\p_Result_6_reg_1909[0]_i_40_n_7 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_6_reg_1909[0]_i_41 
       (.I0(p_0_in__0[10]),
        .I1(add_ln703_reg_1882_pp0_iter8_reg[10]),
        .I2(sext_ln703_fu_1590_p1[10]),
        .I3(\p_Result_6_reg_1909[0]_i_37_n_7 ),
        .O(\p_Result_6_reg_1909[0]_i_41_n_7 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_6_reg_1909[0]_i_42 
       (.I0(p_0_in__0[9]),
        .I1(add_ln703_reg_1882_pp0_iter8_reg[9]),
        .I2(sext_ln703_fu_1590_p1[9]),
        .I3(\p_Result_6_reg_1909[0]_i_38_n_7 ),
        .O(\p_Result_6_reg_1909[0]_i_42_n_7 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_6_reg_1909[0]_i_43 
       (.I0(p_0_in__0[8]),
        .I1(add_ln703_reg_1882_pp0_iter8_reg[8]),
        .I2(sext_ln703_fu_1590_p1[8]),
        .I3(\p_Result_6_reg_1909[0]_i_39_n_7 ),
        .O(\p_Result_6_reg_1909[0]_i_43_n_7 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Result_6_reg_1909[0]_i_45 
       (.I0(sext_ln703_fu_1590_p1[7]),
        .I1(p_0_in__0[7]),
        .I2(add_ln703_reg_1882_pp0_iter8_reg[7]),
        .O(\p_Result_6_reg_1909[0]_i_45_n_7 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \p_Result_6_reg_1909[0]_i_46 
       (.I0(p_0_in__0[7]),
        .I1(add_ln703_reg_1882_pp0_iter8_reg[7]),
        .I2(sext_ln703_fu_1590_p1[7]),
        .I3(add_ln703_reg_1882_pp0_iter8_reg[6]),
        .I4(p_0_in__0[6]),
        .O(\p_Result_6_reg_1909[0]_i_46_n_7 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Result_6_reg_1909[0]_i_47 
       (.I0(p_0_in__0[6]),
        .I1(add_ln703_reg_1882_pp0_iter8_reg[6]),
        .I2(sext_ln703_fu_1590_p1[6]),
        .O(\p_Result_6_reg_1909[0]_i_47_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_6_reg_1909[0]_i_48 
       (.I0(add_ln703_reg_1882_pp0_iter8_reg[5]),
        .I1(p_0_in__0[5]),
        .O(\p_Result_6_reg_1909[0]_i_48_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_6_reg_1909[0]_i_49 
       (.I0(add_ln703_reg_1882_pp0_iter8_reg[4]),
        .I1(p_0_in[4]),
        .O(\p_Result_6_reg_1909[0]_i_49_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_6_reg_1909[0]_i_5 
       (.I0(sext_ln703_fu_1590_p1[26]),
        .I1(sext_ln703_fu_1590_p1[27]),
        .O(\p_Result_6_reg_1909[0]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_6_reg_1909[0]_i_50 
       (.I0(add_ln703_reg_1882_pp0_iter8_reg[3]),
        .I1(p_0_in[3]),
        .O(\p_Result_6_reg_1909[0]_i_50_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_6_reg_1909[0]_i_51 
       (.I0(add_ln703_reg_1882_pp0_iter8_reg[2]),
        .I1(p_0_in[2]),
        .O(\p_Result_6_reg_1909[0]_i_51_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_6_reg_1909[0]_i_52 
       (.I0(add_ln703_reg_1882_pp0_iter8_reg[1]),
        .I1(p_0_in[1]),
        .O(\p_Result_6_reg_1909[0]_i_52_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_6_reg_1909[0]_i_53 
       (.I0(add_ln703_reg_1882_pp0_iter8_reg[0]),
        .I1(p_0_in[0]),
        .O(\p_Result_6_reg_1909[0]_i_53_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_6_reg_1909[0]_i_6 
       (.I0(sext_ln703_fu_1590_p1[25]),
        .I1(sext_ln703_fu_1590_p1[26]),
        .O(\p_Result_6_reg_1909[0]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_6_reg_1909[0]_i_7 
       (.I0(sext_ln703_fu_1590_p1[24]),
        .I1(sext_ln703_fu_1590_p1[25]),
        .O(\p_Result_6_reg_1909[0]_i_7_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_6_reg_1909[0]_i_8 
       (.I0(sext_ln703_fu_1590_p1[23]),
        .I1(sext_ln703_fu_1590_p1[24]),
        .O(\p_Result_6_reg_1909[0]_i_8_n_7 ));
  FDRE \p_Result_6_reg_1909_reg[0] 
       (.C(ap_clk),
        .CE(\p_Result_6_reg_1909[0]_i_1_n_7 ),
        .D(log_base_V_2_fu_1630_p2),
        .Q(sext_ln703_4_fu_1659_p1),
        .R(1'b0));
  CARRY4 \p_Result_6_reg_1909_reg[0]_i_17 
       (.CI(\p_Result_6_reg_1909_reg[0]_i_26_n_7 ),
        .CO({\p_Result_6_reg_1909_reg[0]_i_17_n_7 ,\p_Result_6_reg_1909_reg[0]_i_17_n_8 ,\p_Result_6_reg_1909_reg[0]_i_17_n_9 ,\p_Result_6_reg_1909_reg[0]_i_17_n_10 }),
        .CYINIT(1'b0),
        .DI({\p_Result_6_reg_1909[0]_i_27_n_7 ,\p_Result_6_reg_1909[0]_i_28_n_7 ,\p_Result_6_reg_1909[0]_i_29_n_7 ,\p_Result_6_reg_1909[0]_i_30_n_7 }),
        .O(\NLW_p_Result_6_reg_1909_reg[0]_i_17_O_UNCONNECTED [3:0]),
        .S({\p_Result_6_reg_1909[0]_i_31_n_7 ,\p_Result_6_reg_1909[0]_i_32_n_7 ,\p_Result_6_reg_1909[0]_i_33_n_7 ,\p_Result_6_reg_1909[0]_i_34_n_7 }));
  CARRY4 \p_Result_6_reg_1909_reg[0]_i_2 
       (.CI(\p_Result_6_reg_1909_reg[0]_i_3_n_7 ),
        .CO(\NLW_p_Result_6_reg_1909_reg[0]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_Result_6_reg_1909_reg[0]_i_2_O_UNCONNECTED [3:1],log_base_V_2_fu_1630_p2}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \p_Result_6_reg_1909_reg[0]_i_26 
       (.CI(\p_Result_6_reg_1909_reg[0]_i_35_n_7 ),
        .CO({\p_Result_6_reg_1909_reg[0]_i_26_n_7 ,\p_Result_6_reg_1909_reg[0]_i_26_n_8 ,\p_Result_6_reg_1909_reg[0]_i_26_n_9 ,\p_Result_6_reg_1909_reg[0]_i_26_n_10 }),
        .CYINIT(1'b0),
        .DI({\p_Result_6_reg_1909[0]_i_36_n_7 ,\p_Result_6_reg_1909[0]_i_37_n_7 ,\p_Result_6_reg_1909[0]_i_38_n_7 ,\p_Result_6_reg_1909[0]_i_39_n_7 }),
        .O(\NLW_p_Result_6_reg_1909_reg[0]_i_26_O_UNCONNECTED [3:0]),
        .S({\p_Result_6_reg_1909[0]_i_40_n_7 ,\p_Result_6_reg_1909[0]_i_41_n_7 ,\p_Result_6_reg_1909[0]_i_42_n_7 ,\p_Result_6_reg_1909[0]_i_43_n_7 }));
  CARRY4 \p_Result_6_reg_1909_reg[0]_i_3 
       (.CI(\p_Result_6_reg_1909_reg[0]_i_4_n_7 ),
        .CO({\p_Result_6_reg_1909_reg[0]_i_3_n_7 ,\p_Result_6_reg_1909_reg[0]_i_3_n_8 ,\p_Result_6_reg_1909_reg[0]_i_3_n_9 ,\p_Result_6_reg_1909_reg[0]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI(sext_ln703_fu_1590_p1[26:23]),
        .O(\NLW_p_Result_6_reg_1909_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\p_Result_6_reg_1909[0]_i_5_n_7 ,\p_Result_6_reg_1909[0]_i_6_n_7 ,\p_Result_6_reg_1909[0]_i_7_n_7 ,\p_Result_6_reg_1909[0]_i_8_n_7 }));
  CARRY4 \p_Result_6_reg_1909_reg[0]_i_35 
       (.CI(\p_Result_6_reg_1909_reg[0]_i_44_n_7 ),
        .CO({\p_Result_6_reg_1909_reg[0]_i_35_n_7 ,\p_Result_6_reg_1909_reg[0]_i_35_n_8 ,\p_Result_6_reg_1909_reg[0]_i_35_n_9 ,\p_Result_6_reg_1909_reg[0]_i_35_n_10 }),
        .CYINIT(1'b0),
        .DI({\p_Result_6_reg_1909[0]_i_45_n_7 ,sext_ln703_fu_1590_p1[6],add_ln703_reg_1882_pp0_iter8_reg[5:4]}),
        .O(\NLW_p_Result_6_reg_1909_reg[0]_i_35_O_UNCONNECTED [3:0]),
        .S({\p_Result_6_reg_1909[0]_i_46_n_7 ,\p_Result_6_reg_1909[0]_i_47_n_7 ,\p_Result_6_reg_1909[0]_i_48_n_7 ,\p_Result_6_reg_1909[0]_i_49_n_7 }));
  CARRY4 \p_Result_6_reg_1909_reg[0]_i_4 
       (.CI(\p_Result_6_reg_1909_reg[0]_i_9_n_7 ),
        .CO({\p_Result_6_reg_1909_reg[0]_i_4_n_7 ,\p_Result_6_reg_1909_reg[0]_i_4_n_8 ,\p_Result_6_reg_1909_reg[0]_i_4_n_9 ,\p_Result_6_reg_1909_reg[0]_i_4_n_10 }),
        .CYINIT(1'b0),
        .DI({sext_ln703_fu_1590_p1[22],\p_Result_6_reg_1909[0]_i_10_n_7 ,\p_Result_6_reg_1909[0]_i_11_n_7 ,\p_Result_6_reg_1909[0]_i_12_n_7 }),
        .O(\NLW_p_Result_6_reg_1909_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\p_Result_6_reg_1909[0]_i_13_n_7 ,\p_Result_6_reg_1909[0]_i_14_n_7 ,\p_Result_6_reg_1909[0]_i_15_n_7 ,\p_Result_6_reg_1909[0]_i_16_n_7 }));
  CARRY4 \p_Result_6_reg_1909_reg[0]_i_44 
       (.CI(1'b0),
        .CO({\p_Result_6_reg_1909_reg[0]_i_44_n_7 ,\p_Result_6_reg_1909_reg[0]_i_44_n_8 ,\p_Result_6_reg_1909_reg[0]_i_44_n_9 ,\p_Result_6_reg_1909_reg[0]_i_44_n_10 }),
        .CYINIT(1'b0),
        .DI(add_ln703_reg_1882_pp0_iter8_reg[3:0]),
        .O(\NLW_p_Result_6_reg_1909_reg[0]_i_44_O_UNCONNECTED [3:0]),
        .S({\p_Result_6_reg_1909[0]_i_50_n_7 ,\p_Result_6_reg_1909[0]_i_51_n_7 ,\p_Result_6_reg_1909[0]_i_52_n_7 ,\p_Result_6_reg_1909[0]_i_53_n_7 }));
  CARRY4 \p_Result_6_reg_1909_reg[0]_i_9 
       (.CI(\p_Result_6_reg_1909_reg[0]_i_17_n_7 ),
        .CO({\p_Result_6_reg_1909_reg[0]_i_9_n_7 ,\p_Result_6_reg_1909_reg[0]_i_9_n_8 ,\p_Result_6_reg_1909_reg[0]_i_9_n_9 ,\p_Result_6_reg_1909_reg[0]_i_9_n_10 }),
        .CYINIT(1'b0),
        .DI({\p_Result_6_reg_1909[0]_i_18_n_7 ,\p_Result_6_reg_1909[0]_i_19_n_7 ,\p_Result_6_reg_1909[0]_i_20_n_7 ,\p_Result_6_reg_1909[0]_i_21_n_7 }),
        .O(\NLW_p_Result_6_reg_1909_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\p_Result_6_reg_1909[0]_i_22_n_7 ,\p_Result_6_reg_1909[0]_i_23_n_7 ,\p_Result_6_reg_1909[0]_i_24_n_7 ,\p_Result_6_reg_1909[0]_i_25_n_7 }));
  FDRE \r_V_reg_1888_reg[10] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p[10]),
        .Q(sext_ln703_fu_1590_p1[10]),
        .R(1'b0));
  FDRE \r_V_reg_1888_reg[11] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p[11]),
        .Q(sext_ln703_fu_1590_p1[11]),
        .R(1'b0));
  FDRE \r_V_reg_1888_reg[12] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p[12]),
        .Q(sext_ln703_fu_1590_p1[12]),
        .R(1'b0));
  FDRE \r_V_reg_1888_reg[13] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p[13]),
        .Q(sext_ln703_fu_1590_p1[13]),
        .R(1'b0));
  FDRE \r_V_reg_1888_reg[14] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p[14]),
        .Q(sext_ln703_fu_1590_p1[14]),
        .R(1'b0));
  FDRE \r_V_reg_1888_reg[15] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p[15]),
        .Q(sext_ln703_fu_1590_p1[15]),
        .R(1'b0));
  FDRE \r_V_reg_1888_reg[16] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p[16]),
        .Q(sext_ln703_fu_1590_p1[16]),
        .R(1'b0));
  FDRE \r_V_reg_1888_reg[17] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p[17]),
        .Q(sext_ln703_fu_1590_p1[17]),
        .R(1'b0));
  FDRE \r_V_reg_1888_reg[18] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p[18]),
        .Q(sext_ln703_fu_1590_p1[18]),
        .R(1'b0));
  FDRE \r_V_reg_1888_reg[19] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p[19]),
        .Q(sext_ln703_fu_1590_p1[19]),
        .R(1'b0));
  FDRE \r_V_reg_1888_reg[20] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p[20]),
        .Q(sext_ln703_fu_1590_p1[20]),
        .R(1'b0));
  FDRE \r_V_reg_1888_reg[21] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p[21]),
        .Q(sext_ln703_fu_1590_p1[21]),
        .R(1'b0));
  FDRE \r_V_reg_1888_reg[22] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p[22]),
        .Q(sext_ln703_fu_1590_p1[22]),
        .R(1'b0));
  FDRE \r_V_reg_1888_reg[23] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p[23]),
        .Q(sext_ln703_fu_1590_p1[23]),
        .R(1'b0));
  FDRE \r_V_reg_1888_reg[24] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p[24]),
        .Q(sext_ln703_fu_1590_p1[24]),
        .R(1'b0));
  FDRE \r_V_reg_1888_reg[25] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p[25]),
        .Q(sext_ln703_fu_1590_p1[25]),
        .R(1'b0));
  FDRE \r_V_reg_1888_reg[26] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p[26]),
        .Q(sext_ln703_fu_1590_p1[26]),
        .R(1'b0));
  FDRE \r_V_reg_1888_reg[27] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p[27]),
        .Q(sext_ln703_fu_1590_p1[27]),
        .R(1'b0));
  FDRE \r_V_reg_1888_reg[6] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p[6]),
        .Q(sext_ln703_fu_1590_p1[6]),
        .R(1'b0));
  FDRE \r_V_reg_1888_reg[7] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p[7]),
        .Q(sext_ln703_fu_1590_p1[7]),
        .R(1'b0));
  FDRE \r_V_reg_1888_reg[8] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p[8]),
        .Q(sext_ln703_fu_1590_p1[8]),
        .R(1'b0));
  FDRE \r_V_reg_1888_reg[9] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p[9]),
        .Q(sext_ln703_fu_1590_p1[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_s_reg_1899_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in[14:6]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_s_reg_1899_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in[14:6]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_s_reg_1899_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_s_reg_1899_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_s_reg_1899_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(r_V_s_reg_1899_reg_i_1_n_7),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_s_reg_1899_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_s_reg_1899_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_r_V_s_reg_1899_reg_P_UNCONNECTED[47:18],r_V_s_reg_1899_reg_n_95,r_V_s_reg_1899_reg_n_96,r_V_s_reg_1899_reg_n_97,r_V_s_reg_1899_reg_n_98,r_V_s_reg_1899_reg_n_99,r_V_s_reg_1899_reg_n_100,r_V_s_reg_1899_reg_n_101,r_V_s_reg_1899_reg_n_102,r_V_s_reg_1899_reg_n_103,r_V_s_reg_1899_reg_n_104,r_V_s_reg_1899_reg_n_105,r_V_s_reg_1899_reg_n_106,r_V_s_reg_1899_reg_n_107,r_V_s_reg_1899_reg_n_108,r_V_s_reg_1899_reg_n_109,r_V_s_reg_1899_reg_n_110,r_V_s_reg_1899_reg_n_111,r_V_s_reg_1899_reg_n_112}),
        .PATTERNBDETECT(NLW_r_V_s_reg_1899_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_s_reg_1899_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_r_V_s_reg_1899_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_s_reg_1899_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_s_reg_1899_reg_i_1
       (.I0(icmp_ln1497_reg_1700_pp0_iter7_reg),
        .O(r_V_s_reg_1899_reg_i_1_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_3_reg_1867[28]_i_1 
       (.I0(icmp_ln1497_reg_1700_pp0_iter4_reg),
        .O(\ret_V_3_reg_1867[28]_i_1_n_7 ));
  FDRE \ret_V_3_reg_1867_reg[0] 
       (.C(ap_clk),
        .CE(\ret_V_3_reg_1867[28]_i_1_n_7 ),
        .D(select_ln1333_fu_1447_p3[0]),
        .Q(ret_V_3_reg_1867[0]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1867_reg[10] 
       (.C(ap_clk),
        .CE(\ret_V_3_reg_1867[28]_i_1_n_7 ),
        .D(ret_V_3_fu_1467_p2[10]),
        .Q(ret_V_3_reg_1867[10]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1867_reg[11] 
       (.C(ap_clk),
        .CE(\ret_V_3_reg_1867[28]_i_1_n_7 ),
        .D(ret_V_3_fu_1467_p2[11]),
        .Q(ret_V_3_reg_1867[11]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1867_reg[12] 
       (.C(ap_clk),
        .CE(\ret_V_3_reg_1867[28]_i_1_n_7 ),
        .D(ret_V_3_fu_1467_p2[12]),
        .Q(ret_V_3_reg_1867[12]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1867_reg[13] 
       (.C(ap_clk),
        .CE(\ret_V_3_reg_1867[28]_i_1_n_7 ),
        .D(ret_V_3_fu_1467_p2[13]),
        .Q(ret_V_3_reg_1867[13]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1867_reg[14] 
       (.C(ap_clk),
        .CE(\ret_V_3_reg_1867[28]_i_1_n_7 ),
        .D(ret_V_3_fu_1467_p2[14]),
        .Q(ret_V_3_reg_1867[14]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1867_reg[15] 
       (.C(ap_clk),
        .CE(\ret_V_3_reg_1867[28]_i_1_n_7 ),
        .D(ret_V_3_fu_1467_p2[15]),
        .Q(ret_V_3_reg_1867[15]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1867_reg[16] 
       (.C(ap_clk),
        .CE(\ret_V_3_reg_1867[28]_i_1_n_7 ),
        .D(ret_V_3_fu_1467_p2[16]),
        .Q(ret_V_3_reg_1867[16]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1867_reg[17] 
       (.C(ap_clk),
        .CE(\ret_V_3_reg_1867[28]_i_1_n_7 ),
        .D(ret_V_3_fu_1467_p2[17]),
        .Q(ret_V_3_reg_1867[17]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1867_reg[18] 
       (.C(ap_clk),
        .CE(\ret_V_3_reg_1867[28]_i_1_n_7 ),
        .D(ret_V_3_fu_1467_p2[18]),
        .Q(ret_V_3_reg_1867[18]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1867_reg[19] 
       (.C(ap_clk),
        .CE(\ret_V_3_reg_1867[28]_i_1_n_7 ),
        .D(ret_V_3_fu_1467_p2[19]),
        .Q(ret_V_3_reg_1867[19]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1867_reg[1] 
       (.C(ap_clk),
        .CE(\ret_V_3_reg_1867[28]_i_1_n_7 ),
        .D(select_ln1333_fu_1447_p3[1]),
        .Q(ret_V_3_reg_1867[1]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1867_reg[20] 
       (.C(ap_clk),
        .CE(\ret_V_3_reg_1867[28]_i_1_n_7 ),
        .D(ret_V_3_fu_1467_p2[20]),
        .Q(ret_V_3_reg_1867[20]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1867_reg[21] 
       (.C(ap_clk),
        .CE(\ret_V_3_reg_1867[28]_i_1_n_7 ),
        .D(ret_V_3_fu_1467_p2[21]),
        .Q(ret_V_3_reg_1867[21]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1867_reg[22] 
       (.C(ap_clk),
        .CE(\ret_V_3_reg_1867[28]_i_1_n_7 ),
        .D(ret_V_3_fu_1467_p2[22]),
        .Q(ret_V_3_reg_1867[22]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1867_reg[23] 
       (.C(ap_clk),
        .CE(\ret_V_3_reg_1867[28]_i_1_n_7 ),
        .D(ret_V_3_fu_1467_p2[23]),
        .Q(ret_V_3_reg_1867[23]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1867_reg[24] 
       (.C(ap_clk),
        .CE(\ret_V_3_reg_1867[28]_i_1_n_7 ),
        .D(ret_V_3_fu_1467_p2[24]),
        .Q(ret_V_3_reg_1867[24]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1867_reg[25] 
       (.C(ap_clk),
        .CE(\ret_V_3_reg_1867[28]_i_1_n_7 ),
        .D(ret_V_3_fu_1467_p2[25]),
        .Q(ret_V_3_reg_1867[25]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1867_reg[26] 
       (.C(ap_clk),
        .CE(\ret_V_3_reg_1867[28]_i_1_n_7 ),
        .D(ret_V_3_fu_1467_p2[26]),
        .Q(ret_V_3_reg_1867[26]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1867_reg[27] 
       (.C(ap_clk),
        .CE(\ret_V_3_reg_1867[28]_i_1_n_7 ),
        .D(ret_V_3_fu_1467_p2[27]),
        .Q(ret_V_3_reg_1867[27]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1867_reg[28] 
       (.C(ap_clk),
        .CE(\ret_V_3_reg_1867[28]_i_1_n_7 ),
        .D(ret_V_3_fu_1467_p2[28]),
        .Q(ret_V_3_reg_1867[28]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1867_reg[2] 
       (.C(ap_clk),
        .CE(\ret_V_3_reg_1867[28]_i_1_n_7 ),
        .D(select_ln1333_fu_1447_p3[2]),
        .Q(ret_V_3_reg_1867[2]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1867_reg[3] 
       (.C(ap_clk),
        .CE(\ret_V_3_reg_1867[28]_i_1_n_7 ),
        .D(select_ln1333_fu_1447_p3[3]),
        .Q(ret_V_3_reg_1867[3]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1867_reg[4] 
       (.C(ap_clk),
        .CE(\ret_V_3_reg_1867[28]_i_1_n_7 ),
        .D(select_ln1333_fu_1447_p3[4]),
        .Q(ret_V_3_reg_1867[4]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1867_reg[5] 
       (.C(ap_clk),
        .CE(\ret_V_3_reg_1867[28]_i_1_n_7 ),
        .D(select_ln1333_fu_1447_p3[5]),
        .Q(ret_V_3_reg_1867[5]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1867_reg[6] 
       (.C(ap_clk),
        .CE(\ret_V_3_reg_1867[28]_i_1_n_7 ),
        .D(select_ln1333_fu_1447_p3[6]),
        .Q(ret_V_3_reg_1867[6]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1867_reg[7] 
       (.C(ap_clk),
        .CE(\ret_V_3_reg_1867[28]_i_1_n_7 ),
        .D(select_ln1333_fu_1447_p3[7]),
        .Q(ret_V_3_reg_1867[7]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1867_reg[8] 
       (.C(ap_clk),
        .CE(\ret_V_3_reg_1867[28]_i_1_n_7 ),
        .D(ret_V_3_fu_1467_p2[8]),
        .Q(ret_V_3_reg_1867[8]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1867_reg[9] 
       (.C(ap_clk),
        .CE(\ret_V_3_reg_1867[28]_i_1_n_7 ),
        .D(ret_V_3_fu_1467_p2[9]),
        .Q(ret_V_3_reg_1867[9]),
        .R(1'b0));
  FDRE \tmp_41_reg_1894_reg[0] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p_1_in[0]),
        .Q(zext_ln1193_1_fu_1546_p1[10]),
        .R(1'b0));
  FDRE \tmp_41_reg_1894_reg[10] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p_1_in[10]),
        .Q(zext_ln1193_1_fu_1546_p1[20]),
        .R(1'b0));
  FDRE \tmp_41_reg_1894_reg[11] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p_1_in[11]),
        .Q(zext_ln1193_1_fu_1546_p1[21]),
        .R(1'b0));
  FDRE \tmp_41_reg_1894_reg[12] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p_1_in[12]),
        .Q(zext_ln1193_1_fu_1546_p1[22]),
        .R(1'b0));
  FDRE \tmp_41_reg_1894_reg[13] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p_1_in[13]),
        .Q(zext_ln1193_1_fu_1546_p1[23]),
        .R(1'b0));
  FDRE \tmp_41_reg_1894_reg[14] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p_1_in[14]),
        .Q(zext_ln1193_1_fu_1546_p1[24]),
        .R(1'b0));
  FDRE \tmp_41_reg_1894_reg[1] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p_1_in[1]),
        .Q(zext_ln1193_1_fu_1546_p1[11]),
        .R(1'b0));
  FDRE \tmp_41_reg_1894_reg[2] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p_1_in[2]),
        .Q(zext_ln1193_1_fu_1546_p1[12]),
        .R(1'b0));
  FDRE \tmp_41_reg_1894_reg[3] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p_1_in[3]),
        .Q(zext_ln1193_1_fu_1546_p1[13]),
        .R(1'b0));
  FDRE \tmp_41_reg_1894_reg[4] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p_1_in[4]),
        .Q(zext_ln1193_1_fu_1546_p1[14]),
        .R(1'b0));
  FDRE \tmp_41_reg_1894_reg[5] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p_1_in[5]),
        .Q(zext_ln1193_1_fu_1546_p1[15]),
        .R(1'b0));
  FDRE \tmp_41_reg_1894_reg[6] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p_1_in[6]),
        .Q(zext_ln1193_1_fu_1546_p1[16]),
        .R(1'b0));
  FDRE \tmp_41_reg_1894_reg[7] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p_1_in[7]),
        .Q(zext_ln1193_1_fu_1546_p1[17]),
        .R(1'b0));
  FDRE \tmp_41_reg_1894_reg[8] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p_1_in[8]),
        .Q(zext_ln1193_1_fu_1546_p1[18]),
        .R(1'b0));
  FDRE \tmp_41_reg_1894_reg[9] 
       (.C(ap_clk),
        .CE(r_V_s_reg_1899_reg_i_1_n_7),
        .D(p_1_in[9]),
        .Q(zext_ln1193_1_fu_1546_p1[19]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_log_16_3_s_log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mbkb
   (log_sum_V_reg_1847,
    ap_clk,
    ap_enable_reg_pp0_iter1,
    q0_reg,
    q0_reg_0,
    q0_reg_1,
    q0_reg_2,
    q0_reg_3,
    q0_reg_4,
    icmp_ln1497_reg_1700_pp0_iter1_reg);
  output [21:0]log_sum_V_reg_1847;
  input ap_clk;
  input ap_enable_reg_pp0_iter1;
  input q0_reg;
  input q0_reg_0;
  input q0_reg_1;
  input q0_reg_2;
  input q0_reg_3;
  input q0_reg_4;
  input icmp_ln1497_reg_1700_pp0_iter1_reg;

  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire icmp_ln1497_reg_1700_pp0_iter1_reg;
  wire [21:0]log_sum_V_reg_1847;
  wire q0_reg;
  wire q0_reg_0;
  wire q0_reg_1;
  wire q0_reg_2;
  wire q0_reg_3;
  wire q0_reg_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_log_16_3_s_log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mbkb_rom loss_derivative_log_16_3_s_log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mbkb_rom_U
       (.ADDRARDADDR({q0_reg,q0_reg_0,q0_reg_1,q0_reg_2,q0_reg_3,q0_reg_4}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .icmp_ln1497_reg_1700_pp0_iter1_reg(icmp_ln1497_reg_1700_pp0_iter1_reg),
        .log_sum_V_reg_1847(log_sum_V_reg_1847));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_log_16_3_s_log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mbkb_rom
   (log_sum_V_reg_1847,
    ap_clk,
    ap_enable_reg_pp0_iter1,
    ADDRARDADDR,
    icmp_ln1497_reg_1700_pp0_iter1_reg);
  output [21:0]log_sum_V_reg_1847;
  input ap_clk;
  input ap_enable_reg_pp0_iter1;
  input [5:0]ADDRARDADDR;
  input icmp_ln1497_reg_1700_pp0_iter1_reg;

  wire [5:0]ADDRARDADDR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire icmp_ln1497_reg_1700_pp0_iter1_reg;
  wire [21:0]log_sum_V_reg_1847;
  wire q0_reg_i_1_n_7;
  wire [15:4]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1408" *) 
  (* RTL_RAM_NAME = "log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_U/loss_derivative_log_16_3_s_log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mbkb_rom_U/q0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "21" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000057FEA00A80F540A0F55AAFF56A0A817F),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h29FEBFA8BFA8BFA86BCF6BCF2CDF2CDF2CDF016E016EE833E833E007E007E007),
    .INIT_01(256'hDB02DB0202B602B602B602B6496A496A496A496AAC96AC96AC96AC9629FE29FE),
    .INIT_02(256'h955EE06FE06FE06F36DA36DA980C980C980C037B037B037B78AB78ABF725F725),
    .INIT_03(256'hE7DEE7DEE7DEFEC1FEC1FEC1FEC123D323D323D35646564656465646955E955E),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0003000200020002000200020001000100010001000100000000000F000F000F),
    .INIT_21(256'h0005000500050005000500050004000400040004000300030003000300030003),
    .INIT_22(256'h000D000D000D000D000C000C000C000C000C000C000C000C000B000B000B000B),
    .INIT_23(256'h000F000F000F000E000E000E000E000E000E000E000E000E000E000E000D000D),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(log_sum_V_reg_1847[15:0]),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:4],log_sum_V_reg_1847[21:18]}),
        .DOPADOP(log_sum_V_reg_1847[17:16]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ap_enable_reg_pp0_iter1),
        .ENBWREN(ap_enable_reg_pp0_iter1),
        .REGCEAREGCE(q0_reg_i_1_n_7),
        .REGCEB(q0_reg_i_1_n_7),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    q0_reg_i_1
       (.I0(icmp_ln1497_reg_1700_pp0_iter1_reg),
        .O(q0_reg_i_1_n_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_log_16_3_s_log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mocud
   (q0,
    ap_enable_reg_pp0_iter5,
    D,
    ap_clk,
    \q0_reg[17] ,
    \q0_reg[12] ,
    \q0_reg[11] ,
    \q0_reg[5] );
  output [17:0]q0;
  input ap_enable_reg_pp0_iter5;
  input [13:0]D;
  input ap_clk;
  input \q0_reg[17] ;
  input \q0_reg[12] ;
  input \q0_reg[11] ;
  input \q0_reg[5] ;

  wire [13:0]D;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter5;
  wire [17:0]q0;
  wire \q0_reg[11] ;
  wire \q0_reg[12] ;
  wire \q0_reg[17] ;
  wire \q0_reg[5] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_log_16_3_s_log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mocud_rom loss_derivative_log_16_3_s_log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mocud_rom_U
       (.D(D),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .q0(q0),
        .\q0_reg[11]_0 (\q0_reg[11] ),
        .\q0_reg[12]_0 (\q0_reg[12] ),
        .\q0_reg[17]_0 (\q0_reg[17] ),
        .\q0_reg[5]_0 (\q0_reg[5] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_log_16_3_s_log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mocud_rom
   (q0,
    ap_enable_reg_pp0_iter5,
    D,
    ap_clk,
    \q0_reg[17]_0 ,
    \q0_reg[12]_0 ,
    \q0_reg[11]_0 ,
    \q0_reg[5]_0 );
  output [17:0]q0;
  input ap_enable_reg_pp0_iter5;
  input [13:0]D;
  input ap_clk;
  input \q0_reg[17]_0 ;
  input \q0_reg[12]_0 ;
  input \q0_reg[11]_0 ;
  input \q0_reg[5]_0 ;

  wire [13:0]D;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter5;
  wire [17:0]q0;
  wire \q0_reg[11]_0 ;
  wire \q0_reg[12]_0 ;
  wire \q0_reg[17]_0 ;
  wire \q0_reg[5]_0 ;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(D[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(D[9]),
        .Q(q0[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\q0_reg[11]_0 ),
        .Q(q0[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\q0_reg[12]_0 ),
        .Q(q0[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(D[10]),
        .Q(q0[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(D[11]),
        .Q(q0[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(D[12]),
        .Q(q0[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(D[13]),
        .Q(q0[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\q0_reg[17]_0 ),
        .Q(q0[17]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(D[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(D[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(D[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(D[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\q0_reg[5]_0 ),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(D[5]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(D[6]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(D[7]),
        .Q(q0[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(D[8]),
        .Q(q0[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1
   (D,
    ap_clk,
    P,
    Q);
  output [14:0]D;
  input ap_clk;
  input [22:0]P;
  input [28:0]Q;

  wire [14:0]D;
  wire [22:0]P;
  wire [28:0]Q;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1 loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1
   (D,
    ap_clk,
    P,
    Q);
  output [14:0]D;
  input ap_clk;
  input [22:0]P;
  input [28:0]Q;

  wire [14:0]D;
  wire [22:0]P;
  wire [28:0]Q;
  wire ap_clk;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P[22:19]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:29],D,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_mul_50ns_47ns_97_5_1
   (buff2,
    ap_clk,
    B,
    out,
    ret_V_7_fu_220_p2,
    Q);
  output [41:0]buff2;
  input ap_clk;
  input [2:0]B;
  input [40:0]out;
  input [8:0]ret_V_7_fu_220_p2;
  input [4:0]Q;

  wire [2:0]B;
  wire [4:0]Q;
  wire ap_clk;
  wire [41:0]buff2;
  wire [40:0]out;
  wire [8:0]ret_V_7_fu_220_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0 loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U
       (.B(B),
        .Q(Q),
        .ap_clk(ap_clk),
        .buff2(buff2),
        .out(out),
        .ret_V_7_fu_220_p2(ret_V_7_fu_220_p2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0
   (buff2,
    ap_clk,
    B,
    out,
    ret_V_7_fu_220_p2,
    Q);
  output [41:0]buff2;
  input ap_clk;
  input [2:0]B;
  input [40:0]out;
  input [8:0]ret_V_7_fu_220_p2;
  input [4:0]Q;

  wire [2:0]B;
  wire [4:0]Q;
  wire ap_clk;
  wire buff0_reg__0_n_113;
  wire buff0_reg__0_n_114;
  wire buff0_reg__0_n_115;
  wire buff0_reg__0_n_116;
  wire buff0_reg__0_n_117;
  wire buff0_reg__0_n_118;
  wire buff0_reg__0_n_119;
  wire buff0_reg__0_n_120;
  wire buff0_reg__0_n_121;
  wire buff0_reg__0_n_122;
  wire buff0_reg__0_n_123;
  wire buff0_reg__0_n_124;
  wire buff0_reg__0_n_125;
  wire buff0_reg__0_n_126;
  wire buff0_reg__0_n_127;
  wire buff0_reg__0_n_128;
  wire buff0_reg__0_n_129;
  wire buff0_reg__0_n_130;
  wire buff0_reg__0_n_131;
  wire buff0_reg__0_n_132;
  wire buff0_reg__0_n_133;
  wire buff0_reg__0_n_134;
  wire buff0_reg__0_n_135;
  wire buff0_reg__0_n_136;
  wire buff0_reg__0_n_137;
  wire buff0_reg__0_n_138;
  wire buff0_reg__0_n_139;
  wire buff0_reg__0_n_140;
  wire buff0_reg__0_n_141;
  wire buff0_reg__0_n_142;
  wire buff0_reg__0_n_143;
  wire buff0_reg__0_n_144;
  wire buff0_reg__0_n_145;
  wire buff0_reg__0_n_146;
  wire buff0_reg__0_n_147;
  wire buff0_reg__0_n_148;
  wire buff0_reg__0_n_149;
  wire buff0_reg__0_n_150;
  wire buff0_reg__0_n_151;
  wire buff0_reg__0_n_152;
  wire buff0_reg__0_n_153;
  wire buff0_reg__0_n_154;
  wire buff0_reg__0_n_155;
  wire buff0_reg__0_n_156;
  wire buff0_reg__0_n_157;
  wire buff0_reg__0_n_158;
  wire buff0_reg__0_n_159;
  wire buff0_reg__0_n_160;
  wire buff0_reg__1_n_100;
  wire buff0_reg__1_n_101;
  wire buff0_reg__1_n_102;
  wire buff0_reg__1_n_103;
  wire buff0_reg__1_n_104;
  wire buff0_reg__1_n_105;
  wire buff0_reg__1_n_106;
  wire buff0_reg__1_n_107;
  wire buff0_reg__1_n_108;
  wire buff0_reg__1_n_109;
  wire buff0_reg__1_n_110;
  wire buff0_reg__1_n_111;
  wire buff0_reg__1_n_112;
  wire buff0_reg__1_n_113;
  wire buff0_reg__1_n_114;
  wire buff0_reg__1_n_115;
  wire buff0_reg__1_n_116;
  wire buff0_reg__1_n_117;
  wire buff0_reg__1_n_118;
  wire buff0_reg__1_n_119;
  wire buff0_reg__1_n_120;
  wire buff0_reg__1_n_121;
  wire buff0_reg__1_n_122;
  wire buff0_reg__1_n_123;
  wire buff0_reg__1_n_124;
  wire buff0_reg__1_n_125;
  wire buff0_reg__1_n_126;
  wire buff0_reg__1_n_127;
  wire buff0_reg__1_n_128;
  wire buff0_reg__1_n_129;
  wire buff0_reg__1_n_130;
  wire buff0_reg__1_n_131;
  wire buff0_reg__1_n_132;
  wire buff0_reg__1_n_133;
  wire buff0_reg__1_n_134;
  wire buff0_reg__1_n_135;
  wire buff0_reg__1_n_136;
  wire buff0_reg__1_n_137;
  wire buff0_reg__1_n_138;
  wire buff0_reg__1_n_139;
  wire buff0_reg__1_n_140;
  wire buff0_reg__1_n_141;
  wire buff0_reg__1_n_142;
  wire buff0_reg__1_n_143;
  wire buff0_reg__1_n_144;
  wire buff0_reg__1_n_145;
  wire buff0_reg__1_n_146;
  wire buff0_reg__1_n_147;
  wire buff0_reg__1_n_148;
  wire buff0_reg__1_n_149;
  wire buff0_reg__1_n_150;
  wire buff0_reg__1_n_151;
  wire buff0_reg__1_n_152;
  wire buff0_reg__1_n_153;
  wire buff0_reg__1_n_154;
  wire buff0_reg__1_n_155;
  wire buff0_reg__1_n_156;
  wire buff0_reg__1_n_157;
  wire buff0_reg__1_n_158;
  wire buff0_reg__1_n_159;
  wire buff0_reg__1_n_160;
  wire buff0_reg__1_n_65;
  wire buff0_reg__1_n_66;
  wire buff0_reg__1_n_67;
  wire buff0_reg__1_n_68;
  wire buff0_reg__1_n_69;
  wire buff0_reg__1_n_70;
  wire buff0_reg__1_n_71;
  wire buff0_reg__1_n_72;
  wire buff0_reg__1_n_73;
  wire buff0_reg__1_n_74;
  wire buff0_reg__1_n_75;
  wire buff0_reg__1_n_76;
  wire buff0_reg__1_n_77;
  wire buff0_reg__1_n_78;
  wire buff0_reg__1_n_79;
  wire buff0_reg__1_n_80;
  wire buff0_reg__1_n_81;
  wire buff0_reg__1_n_82;
  wire buff0_reg__1_n_83;
  wire buff0_reg__1_n_84;
  wire buff0_reg__1_n_85;
  wire buff0_reg__1_n_86;
  wire buff0_reg__1_n_87;
  wire buff0_reg__1_n_88;
  wire buff0_reg__1_n_89;
  wire buff0_reg__1_n_90;
  wire buff0_reg__1_n_91;
  wire buff0_reg__1_n_92;
  wire buff0_reg__1_n_93;
  wire buff0_reg__1_n_94;
  wire buff0_reg__1_n_95;
  wire buff0_reg__1_n_96;
  wire buff0_reg__1_n_97;
  wire buff0_reg__1_n_98;
  wire buff0_reg__1_n_99;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_155;
  wire buff0_reg_n_156;
  wire buff0_reg_n_157;
  wire buff0_reg_n_158;
  wire buff0_reg_n_159;
  wire buff0_reg_n_160;
  wire [96:55]\^buff1_reg ;
  wire buff1_reg__0_n_100;
  wire buff1_reg__0_n_101;
  wire buff1_reg__0_n_102;
  wire buff1_reg__0_n_103;
  wire buff1_reg__0_n_104;
  wire buff1_reg__0_n_105;
  wire buff1_reg__0_n_106;
  wire buff1_reg__0_n_107;
  wire buff1_reg__0_n_108;
  wire buff1_reg__0_n_109;
  wire buff1_reg__0_n_110;
  wire buff1_reg__0_n_111;
  wire buff1_reg__0_n_112;
  wire buff1_reg__0_n_65;
  wire buff1_reg__0_n_66;
  wire buff1_reg__0_n_67;
  wire buff1_reg__0_n_68;
  wire buff1_reg__0_n_69;
  wire buff1_reg__0_n_70;
  wire buff1_reg__0_n_71;
  wire buff1_reg__0_n_72;
  wire buff1_reg__0_n_73;
  wire buff1_reg__0_n_74;
  wire buff1_reg__0_n_75;
  wire buff1_reg__0_n_76;
  wire buff1_reg__0_n_77;
  wire buff1_reg__0_n_78;
  wire buff1_reg__0_n_79;
  wire buff1_reg__0_n_80;
  wire buff1_reg__0_n_81;
  wire buff1_reg__0_n_82;
  wire buff1_reg__0_n_83;
  wire buff1_reg__0_n_84;
  wire buff1_reg__0_n_85;
  wire buff1_reg__0_n_86;
  wire buff1_reg__0_n_87;
  wire buff1_reg__0_n_88;
  wire buff1_reg__0_n_89;
  wire buff1_reg__0_n_90;
  wire buff1_reg__0_n_91;
  wire buff1_reg__0_n_92;
  wire buff1_reg__0_n_93;
  wire buff1_reg__0_n_94;
  wire buff1_reg__0_n_95;
  wire buff1_reg__0_n_96;
  wire buff1_reg__0_n_97;
  wire buff1_reg__0_n_98;
  wire buff1_reg__0_n_99;
  wire buff1_reg__1_n_100;
  wire buff1_reg__1_n_101;
  wire buff1_reg__1_n_102;
  wire buff1_reg__1_n_103;
  wire buff1_reg__1_n_104;
  wire buff1_reg__1_n_105;
  wire buff1_reg__1_n_106;
  wire buff1_reg__1_n_107;
  wire buff1_reg__1_n_108;
  wire buff1_reg__1_n_109;
  wire buff1_reg__1_n_110;
  wire buff1_reg__1_n_111;
  wire buff1_reg__1_n_112;
  wire buff1_reg__1_n_65;
  wire buff1_reg__1_n_66;
  wire buff1_reg__1_n_67;
  wire buff1_reg__1_n_68;
  wire buff1_reg__1_n_69;
  wire buff1_reg__1_n_70;
  wire buff1_reg__1_n_71;
  wire buff1_reg__1_n_72;
  wire buff1_reg__1_n_73;
  wire buff1_reg__1_n_74;
  wire buff1_reg__1_n_75;
  wire buff1_reg__1_n_76;
  wire buff1_reg__1_n_77;
  wire buff1_reg__1_n_78;
  wire buff1_reg__1_n_79;
  wire buff1_reg__1_n_80;
  wire buff1_reg__1_n_81;
  wire buff1_reg__1_n_82;
  wire buff1_reg__1_n_83;
  wire buff1_reg__1_n_84;
  wire buff1_reg__1_n_85;
  wire buff1_reg__1_n_86;
  wire buff1_reg__1_n_87;
  wire buff1_reg__1_n_88;
  wire buff1_reg__1_n_89;
  wire buff1_reg__1_n_90;
  wire buff1_reg__1_n_91;
  wire buff1_reg__1_n_92;
  wire buff1_reg__1_n_93;
  wire buff1_reg__1_n_94;
  wire buff1_reg__1_n_95;
  wire buff1_reg__1_n_96;
  wire buff1_reg__1_n_97;
  wire buff1_reg__1_n_98;
  wire buff1_reg__1_n_99;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire \buff1_reg_n_7_[0] ;
  wire \buff1_reg_n_7_[10] ;
  wire \buff1_reg_n_7_[11] ;
  wire \buff1_reg_n_7_[12] ;
  wire \buff1_reg_n_7_[13] ;
  wire \buff1_reg_n_7_[14] ;
  wire \buff1_reg_n_7_[15] ;
  wire \buff1_reg_n_7_[16] ;
  wire \buff1_reg_n_7_[1] ;
  wire \buff1_reg_n_7_[2] ;
  wire \buff1_reg_n_7_[3] ;
  wire \buff1_reg_n_7_[4] ;
  wire \buff1_reg_n_7_[5] ;
  wire \buff1_reg_n_7_[6] ;
  wire \buff1_reg_n_7_[7] ;
  wire \buff1_reg_n_7_[8] ;
  wire \buff1_reg_n_7_[9] ;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire [41:0]buff2;
  wire \buff2[56]_i_10_n_7 ;
  wire \buff2[56]_i_12_n_7 ;
  wire \buff2[56]_i_13_n_7 ;
  wire \buff2[56]_i_14_n_7 ;
  wire \buff2[56]_i_15_n_7 ;
  wire \buff2[56]_i_16_n_7 ;
  wire \buff2[56]_i_18_n_7 ;
  wire \buff2[56]_i_19_n_7 ;
  wire \buff2[56]_i_20_n_7 ;
  wire \buff2[56]_i_21_n_7 ;
  wire \buff2[56]_i_23_n_7 ;
  wire \buff2[56]_i_24_n_7 ;
  wire \buff2[56]_i_25_n_7 ;
  wire \buff2[56]_i_26_n_7 ;
  wire \buff2[56]_i_28_n_7 ;
  wire \buff2[56]_i_29_n_7 ;
  wire \buff2[56]_i_30_n_7 ;
  wire \buff2[56]_i_31_n_7 ;
  wire \buff2[56]_i_32_n_7 ;
  wire \buff2[56]_i_33_n_7 ;
  wire \buff2[56]_i_34_n_7 ;
  wire \buff2[56]_i_3_n_7 ;
  wire \buff2[56]_i_4_n_7 ;
  wire \buff2[56]_i_5_n_7 ;
  wire \buff2[56]_i_6_n_7 ;
  wire \buff2[56]_i_7_n_7 ;
  wire \buff2[56]_i_8_n_7 ;
  wire \buff2[56]_i_9_n_7 ;
  wire \buff2[60]_i_2_n_7 ;
  wire \buff2[60]_i_3_n_7 ;
  wire \buff2[60]_i_4_n_7 ;
  wire \buff2[60]_i_5_n_7 ;
  wire \buff2[60]_i_6_n_7 ;
  wire \buff2[60]_i_7_n_7 ;
  wire \buff2[60]_i_8_n_7 ;
  wire \buff2[60]_i_9_n_7 ;
  wire \buff2[64]_i_2_n_7 ;
  wire \buff2[64]_i_3_n_7 ;
  wire \buff2[64]_i_4_n_7 ;
  wire \buff2[64]_i_5_n_7 ;
  wire \buff2[64]_i_6_n_7 ;
  wire \buff2[64]_i_7_n_7 ;
  wire \buff2[64]_i_8_n_7 ;
  wire \buff2[64]_i_9_n_7 ;
  wire \buff2[68]_i_2_n_7 ;
  wire \buff2[68]_i_3_n_7 ;
  wire \buff2[68]_i_4_n_7 ;
  wire \buff2[68]_i_5_n_7 ;
  wire \buff2[68]_i_6_n_7 ;
  wire \buff2[68]_i_7_n_7 ;
  wire \buff2[68]_i_8_n_7 ;
  wire \buff2[68]_i_9_n_7 ;
  wire \buff2[72]_i_2_n_7 ;
  wire \buff2[72]_i_3_n_7 ;
  wire \buff2[72]_i_4_n_7 ;
  wire \buff2[72]_i_5_n_7 ;
  wire \buff2[72]_i_6_n_7 ;
  wire \buff2[72]_i_7_n_7 ;
  wire \buff2[72]_i_8_n_7 ;
  wire \buff2[72]_i_9_n_7 ;
  wire \buff2[76]_i_2_n_7 ;
  wire \buff2[76]_i_3_n_7 ;
  wire \buff2[76]_i_4_n_7 ;
  wire \buff2[76]_i_5_n_7 ;
  wire \buff2[76]_i_6_n_7 ;
  wire \buff2[76]_i_7_n_7 ;
  wire \buff2[76]_i_8_n_7 ;
  wire \buff2[76]_i_9_n_7 ;
  wire \buff2[80]_i_2_n_7 ;
  wire \buff2[80]_i_3_n_7 ;
  wire \buff2[80]_i_4_n_7 ;
  wire \buff2[80]_i_5_n_7 ;
  wire \buff2[80]_i_6_n_7 ;
  wire \buff2[80]_i_7_n_7 ;
  wire \buff2[80]_i_8_n_7 ;
  wire \buff2[80]_i_9_n_7 ;
  wire \buff2[84]_i_2_n_7 ;
  wire \buff2[84]_i_3_n_7 ;
  wire \buff2[84]_i_4_n_7 ;
  wire \buff2[84]_i_5_n_7 ;
  wire \buff2[84]_i_6_n_7 ;
  wire \buff2[84]_i_7_n_7 ;
  wire \buff2[88]_i_2_n_7 ;
  wire \buff2[88]_i_3_n_7 ;
  wire \buff2[88]_i_4_n_7 ;
  wire \buff2[88]_i_5_n_7 ;
  wire \buff2[92]_i_2_n_7 ;
  wire \buff2[92]_i_3_n_7 ;
  wire \buff2[92]_i_4_n_7 ;
  wire \buff2[92]_i_5_n_7 ;
  wire \buff2[96]_i_2_n_7 ;
  wire \buff2[96]_i_3_n_7 ;
  wire \buff2[96]_i_4_n_7 ;
  wire \buff2[96]_i_5_n_7 ;
  wire \buff2_reg[56]_i_11_n_10 ;
  wire \buff2_reg[56]_i_11_n_7 ;
  wire \buff2_reg[56]_i_11_n_8 ;
  wire \buff2_reg[56]_i_11_n_9 ;
  wire \buff2_reg[56]_i_17_n_10 ;
  wire \buff2_reg[56]_i_17_n_7 ;
  wire \buff2_reg[56]_i_17_n_8 ;
  wire \buff2_reg[56]_i_17_n_9 ;
  wire \buff2_reg[56]_i_1_n_10 ;
  wire \buff2_reg[56]_i_1_n_7 ;
  wire \buff2_reg[56]_i_1_n_8 ;
  wire \buff2_reg[56]_i_1_n_9 ;
  wire \buff2_reg[56]_i_22_n_10 ;
  wire \buff2_reg[56]_i_22_n_7 ;
  wire \buff2_reg[56]_i_22_n_8 ;
  wire \buff2_reg[56]_i_22_n_9 ;
  wire \buff2_reg[56]_i_27_n_10 ;
  wire \buff2_reg[56]_i_27_n_7 ;
  wire \buff2_reg[56]_i_27_n_8 ;
  wire \buff2_reg[56]_i_27_n_9 ;
  wire \buff2_reg[56]_i_2_n_10 ;
  wire \buff2_reg[56]_i_2_n_7 ;
  wire \buff2_reg[56]_i_2_n_8 ;
  wire \buff2_reg[56]_i_2_n_9 ;
  wire \buff2_reg[60]_i_1_n_10 ;
  wire \buff2_reg[60]_i_1_n_7 ;
  wire \buff2_reg[60]_i_1_n_8 ;
  wire \buff2_reg[60]_i_1_n_9 ;
  wire \buff2_reg[64]_i_1_n_10 ;
  wire \buff2_reg[64]_i_1_n_7 ;
  wire \buff2_reg[64]_i_1_n_8 ;
  wire \buff2_reg[64]_i_1_n_9 ;
  wire \buff2_reg[68]_i_1_n_10 ;
  wire \buff2_reg[68]_i_1_n_7 ;
  wire \buff2_reg[68]_i_1_n_8 ;
  wire \buff2_reg[68]_i_1_n_9 ;
  wire \buff2_reg[72]_i_1_n_10 ;
  wire \buff2_reg[72]_i_1_n_7 ;
  wire \buff2_reg[72]_i_1_n_8 ;
  wire \buff2_reg[72]_i_1_n_9 ;
  wire \buff2_reg[76]_i_1_n_10 ;
  wire \buff2_reg[76]_i_1_n_7 ;
  wire \buff2_reg[76]_i_1_n_8 ;
  wire \buff2_reg[76]_i_1_n_9 ;
  wire \buff2_reg[80]_i_1_n_10 ;
  wire \buff2_reg[80]_i_1_n_7 ;
  wire \buff2_reg[80]_i_1_n_8 ;
  wire \buff2_reg[80]_i_1_n_9 ;
  wire \buff2_reg[84]_i_1_n_10 ;
  wire \buff2_reg[84]_i_1_n_7 ;
  wire \buff2_reg[84]_i_1_n_8 ;
  wire \buff2_reg[84]_i_1_n_9 ;
  wire \buff2_reg[88]_i_1_n_10 ;
  wire \buff2_reg[88]_i_1_n_7 ;
  wire \buff2_reg[88]_i_1_n_8 ;
  wire \buff2_reg[88]_i_1_n_9 ;
  wire \buff2_reg[92]_i_1_n_10 ;
  wire \buff2_reg[92]_i_1_n_7 ;
  wire \buff2_reg[92]_i_1_n_8 ;
  wire \buff2_reg[92]_i_1_n_9 ;
  wire \buff2_reg[96]_i_1_n_10 ;
  wire \buff2_reg[96]_i_1_n_8 ;
  wire \buff2_reg[96]_i_1_n_9 ;
  wire [40:0]out;
  wire [8:0]ret_V_7_fu_220_p2;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_157;
  wire tmp_product__0_n_158;
  wire tmp_product__0_n_159;
  wire tmp_product__0_n_160;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_154;
  wire tmp_product__1_n_155;
  wire tmp_product__1_n_156;
  wire tmp_product__1_n_157;
  wire tmp_product__1_n_158;
  wire tmp_product__1_n_159;
  wire tmp_product__1_n_160;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_158;
  wire tmp_product_n_159;
  wire tmp_product_n_160;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_P_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_P_UNCONNECTED;
  wire NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__1_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_PCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_PCOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__1_PCOUT_UNCONNECTED;
  wire [1:0]\NLW_buff2_reg[56]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_buff2_reg[56]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_buff2_reg[56]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_buff2_reg[56]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_buff2_reg[56]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_buff2_reg[56]_i_27_O_UNCONNECTED ;
  wire [3:3]\NLW_buff2_reg[96]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_P_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__1_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x14 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,B[2:1],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff0_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156,buff0_reg_n_157,buff0_reg_n_158,buff0_reg_n_159,buff0_reg_n_160}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x14 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,B[2:1],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff0_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153,buff0_reg__0_n_154,buff0_reg__0_n_155,buff0_reg__0_n_156,buff0_reg__0_n_157,buff0_reg__0_n_158,buff0_reg__0_n_159,buff0_reg__0_n_160}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[3:2],Q[3:2],Q[3:2],Q[3:2],Q[3],Q[1:0],1'b0,Q[0],Q[0],1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__1_n_65,buff0_reg__1_n_66,buff0_reg__1_n_67,buff0_reg__1_n_68,buff0_reg__1_n_69,buff0_reg__1_n_70,buff0_reg__1_n_71,buff0_reg__1_n_72,buff0_reg__1_n_73,buff0_reg__1_n_74,buff0_reg__1_n_75,buff0_reg__1_n_76,buff0_reg__1_n_77,buff0_reg__1_n_78,buff0_reg__1_n_79,buff0_reg__1_n_80,buff0_reg__1_n_81,buff0_reg__1_n_82,buff0_reg__1_n_83,buff0_reg__1_n_84,buff0_reg__1_n_85,buff0_reg__1_n_86,buff0_reg__1_n_87,buff0_reg__1_n_88,buff0_reg__1_n_89,buff0_reg__1_n_90,buff0_reg__1_n_91,buff0_reg__1_n_92,buff0_reg__1_n_93,buff0_reg__1_n_94,buff0_reg__1_n_95,buff0_reg__1_n_96,buff0_reg__1_n_97,buff0_reg__1_n_98,buff0_reg__1_n_99,buff0_reg__1_n_100,buff0_reg__1_n_101,buff0_reg__1_n_102,buff0_reg__1_n_103,buff0_reg__1_n_104,buff0_reg__1_n_105,buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112}),
        .PATTERNBDETECT(NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153,buff0_reg__1_n_154,buff0_reg__1_n_155,buff0_reg__1_n_156,buff0_reg__1_n_157,buff0_reg__1_n_158,buff0_reg__1_n_159,buff0_reg__1_n_160}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 17x14 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ret_V_7_fu_220_p2,out[40:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,B[2:1],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105,buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160}),
        .PCOUT(NLW_buff1_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_112),
        .Q(\buff1_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(\buff1_reg_n_7_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(\buff1_reg_n_7_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(\buff1_reg_n_7_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(\buff1_reg_n_7_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(\buff1_reg_n_7_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(\buff1_reg_n_7_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(\buff1_reg_n_7_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_111),
        .Q(\buff1_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_110),
        .Q(\buff1_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_109),
        .Q(\buff1_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_108),
        .Q(\buff1_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_107),
        .Q(\buff1_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_106),
        .Q(\buff1_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(\buff1_reg_n_7_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(\buff1_reg_n_7_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(\buff1_reg_n_7_[9] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 17x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[3:2],Q[3:2],Q[3:2],Q[3:2],Q[3],Q[1:0],1'b0,Q[0],Q[0],1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,ret_V_7_fu_220_p2,out[40:34]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff1_reg__0_n_65,buff1_reg__0_n_66,buff1_reg__0_n_67,buff1_reg__0_n_68,buff1_reg__0_n_69,buff1_reg__0_n_70,buff1_reg__0_n_71,buff1_reg__0_n_72,buff1_reg__0_n_73,buff1_reg__0_n_74,buff1_reg__0_n_75,buff1_reg__0_n_76,buff1_reg__0_n_77,buff1_reg__0_n_78,buff1_reg__0_n_79,buff1_reg__0_n_80,buff1_reg__0_n_81,buff1_reg__0_n_82,buff1_reg__0_n_83,buff1_reg__0_n_84,buff1_reg__0_n_85,buff1_reg__0_n_86,buff1_reg__0_n_87,buff1_reg__0_n_88,buff1_reg__0_n_89,buff1_reg__0_n_90,buff1_reg__0_n_91,buff1_reg__0_n_92,buff1_reg__0_n_93,buff1_reg__0_n_94,buff1_reg__0_n_95,buff1_reg__0_n_96,buff1_reg__0_n_97,buff1_reg__0_n_98,buff1_reg__0_n_99,buff1_reg__0_n_100,buff1_reg__0_n_101,buff1_reg__0_n_102,buff1_reg__0_n_103,buff1_reg__0_n_104,buff1_reg__0_n_105,buff1_reg__0_n_106,buff1_reg__0_n_107,buff1_reg__0_n_108,buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112}),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156,tmp_product__0_n_157,tmp_product__0_n_158,tmp_product__0_n_159,tmp_product__0_n_160}),
        .PCOUT(NLW_buff1_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[3:2],Q[3:2],Q[3:2],Q[3:2],Q[3],Q[1:0],1'b0,Q[0],Q[0],1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff1_reg__1_n_65,buff1_reg__1_n_66,buff1_reg__1_n_67,buff1_reg__1_n_68,buff1_reg__1_n_69,buff1_reg__1_n_70,buff1_reg__1_n_71,buff1_reg__1_n_72,buff1_reg__1_n_73,buff1_reg__1_n_74,buff1_reg__1_n_75,buff1_reg__1_n_76,buff1_reg__1_n_77,buff1_reg__1_n_78,buff1_reg__1_n_79,buff1_reg__1_n_80,buff1_reg__1_n_81,buff1_reg__1_n_82,buff1_reg__1_n_83,buff1_reg__1_n_84,buff1_reg__1_n_85,buff1_reg__1_n_86,buff1_reg__1_n_87,buff1_reg__1_n_88,buff1_reg__1_n_89,buff1_reg__1_n_90,buff1_reg__1_n_91,buff1_reg__1_n_92,buff1_reg__1_n_93,buff1_reg__1_n_94,buff1_reg__1_n_95,buff1_reg__1_n_96,buff1_reg__1_n_97,buff1_reg__1_n_98,buff1_reg__1_n_99,buff1_reg__1_n_100,buff1_reg__1_n_101,buff1_reg__1_n_102,buff1_reg__1_n_103,buff1_reg__1_n_104,buff1_reg__1_n_105,buff1_reg__1_n_106,buff1_reg__1_n_107,buff1_reg__1_n_108,buff1_reg__1_n_109,buff1_reg__1_n_110,buff1_reg__1_n_111,buff1_reg__1_n_112}),
        .PATTERNBDETECT(NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153,tmp_product__1_n_154,tmp_product__1_n_155,tmp_product__1_n_156,tmp_product__1_n_157,tmp_product__1_n_158,tmp_product__1_n_159,tmp_product__1_n_160}),
        .PCOUT(NLW_buff1_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_10 
       (.I0(\buff1_reg_n_7_[2] ),
        .I1(buff1_reg__0_n_93),
        .I2(buff1_reg__1_n_76),
        .I3(\buff2[56]_i_6_n_7 ),
        .O(\buff2[56]_i_10_n_7 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[56]_i_12 
       (.I0(buff1_reg__1_n_77),
        .I1(\buff1_reg_n_7_[1] ),
        .I2(buff1_reg__0_n_94),
        .O(\buff2[56]_i_12_n_7 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \buff2[56]_i_13 
       (.I0(\buff1_reg_n_7_[1] ),
        .I1(buff1_reg__0_n_94),
        .I2(buff1_reg__1_n_77),
        .I3(buff1_reg__0_n_95),
        .I4(\buff1_reg_n_7_[0] ),
        .O(\buff2[56]_i_13_n_7 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[56]_i_14 
       (.I0(\buff1_reg_n_7_[0] ),
        .I1(buff1_reg__0_n_95),
        .I2(buff1_reg__1_n_78),
        .O(\buff2[56]_i_14_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[56]_i_15 
       (.I0(buff1_reg__1_n_79),
        .I1(buff1_reg__0_n_96),
        .O(\buff2[56]_i_15_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[56]_i_16 
       (.I0(buff1_reg__1_n_80),
        .I1(buff1_reg__0_n_97),
        .O(\buff2[56]_i_16_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[56]_i_18 
       (.I0(buff1_reg__1_n_81),
        .I1(buff1_reg__0_n_98),
        .O(\buff2[56]_i_18_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[56]_i_19 
       (.I0(buff1_reg__1_n_82),
        .I1(buff1_reg__0_n_99),
        .O(\buff2[56]_i_19_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[56]_i_20 
       (.I0(buff1_reg__1_n_83),
        .I1(buff1_reg__0_n_100),
        .O(\buff2[56]_i_20_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[56]_i_21 
       (.I0(buff1_reg__1_n_84),
        .I1(buff1_reg__0_n_101),
        .O(\buff2[56]_i_21_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[56]_i_23 
       (.I0(buff1_reg__1_n_85),
        .I1(buff1_reg__0_n_102),
        .O(\buff2[56]_i_23_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[56]_i_24 
       (.I0(buff1_reg__1_n_86),
        .I1(buff1_reg__0_n_103),
        .O(\buff2[56]_i_24_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[56]_i_25 
       (.I0(buff1_reg__1_n_87),
        .I1(buff1_reg__0_n_104),
        .O(\buff2[56]_i_25_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[56]_i_26 
       (.I0(buff1_reg__1_n_88),
        .I1(buff1_reg__0_n_105),
        .O(\buff2[56]_i_26_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[56]_i_28 
       (.I0(buff1_reg__1_n_89),
        .I1(buff1_reg__0_n_106),
        .O(\buff2[56]_i_28_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[56]_i_29 
       (.I0(buff1_reg__1_n_90),
        .I1(buff1_reg__0_n_107),
        .O(\buff2[56]_i_29_n_7 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_3 
       (.I0(\buff1_reg_n_7_[4] ),
        .I1(buff1_reg__0_n_91),
        .I2(buff1_reg__1_n_74),
        .O(\buff2[56]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[56]_i_30 
       (.I0(buff1_reg__1_n_91),
        .I1(buff1_reg__0_n_108),
        .O(\buff2[56]_i_30_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[56]_i_31 
       (.I0(buff1_reg__1_n_92),
        .I1(buff1_reg__0_n_109),
        .O(\buff2[56]_i_31_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[56]_i_32 
       (.I0(buff1_reg__1_n_93),
        .I1(buff1_reg__0_n_110),
        .O(\buff2[56]_i_32_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[56]_i_33 
       (.I0(buff1_reg__1_n_94),
        .I1(buff1_reg__0_n_111),
        .O(\buff2[56]_i_33_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[56]_i_34 
       (.I0(buff1_reg__1_n_95),
        .I1(buff1_reg__0_n_112),
        .O(\buff2[56]_i_34_n_7 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_4 
       (.I0(\buff1_reg_n_7_[3] ),
        .I1(buff1_reg__0_n_92),
        .I2(buff1_reg__1_n_75),
        .O(\buff2[56]_i_4_n_7 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_5 
       (.I0(\buff1_reg_n_7_[2] ),
        .I1(buff1_reg__0_n_93),
        .I2(buff1_reg__1_n_76),
        .O(\buff2[56]_i_5_n_7 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_6 
       (.I0(\buff1_reg_n_7_[1] ),
        .I1(buff1_reg__0_n_94),
        .I2(buff1_reg__1_n_77),
        .O(\buff2[56]_i_6_n_7 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_7 
       (.I0(\buff1_reg_n_7_[5] ),
        .I1(buff1_reg__0_n_90),
        .I2(buff1_reg__1_n_73),
        .I3(\buff2[56]_i_3_n_7 ),
        .O(\buff2[56]_i_7_n_7 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_8 
       (.I0(\buff1_reg_n_7_[4] ),
        .I1(buff1_reg__0_n_91),
        .I2(buff1_reg__1_n_74),
        .I3(\buff2[56]_i_4_n_7 ),
        .O(\buff2[56]_i_8_n_7 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_9 
       (.I0(\buff1_reg_n_7_[3] ),
        .I1(buff1_reg__0_n_92),
        .I2(buff1_reg__1_n_75),
        .I3(\buff2[56]_i_5_n_7 ),
        .O(\buff2[56]_i_9_n_7 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_2 
       (.I0(\buff1_reg_n_7_[8] ),
        .I1(buff1_reg__0_n_87),
        .I2(buff1_reg__1_n_70),
        .O(\buff2[60]_i_2_n_7 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_3 
       (.I0(\buff1_reg_n_7_[7] ),
        .I1(buff1_reg__0_n_88),
        .I2(buff1_reg__1_n_71),
        .O(\buff2[60]_i_3_n_7 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_4 
       (.I0(\buff1_reg_n_7_[6] ),
        .I1(buff1_reg__0_n_89),
        .I2(buff1_reg__1_n_72),
        .O(\buff2[60]_i_4_n_7 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_5 
       (.I0(\buff1_reg_n_7_[5] ),
        .I1(buff1_reg__0_n_90),
        .I2(buff1_reg__1_n_73),
        .O(\buff2[60]_i_5_n_7 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_6 
       (.I0(\buff1_reg_n_7_[9] ),
        .I1(buff1_reg__0_n_86),
        .I2(buff1_reg__1_n_69),
        .I3(\buff2[60]_i_2_n_7 ),
        .O(\buff2[60]_i_6_n_7 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_7 
       (.I0(\buff1_reg_n_7_[8] ),
        .I1(buff1_reg__0_n_87),
        .I2(buff1_reg__1_n_70),
        .I3(\buff2[60]_i_3_n_7 ),
        .O(\buff2[60]_i_7_n_7 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_8 
       (.I0(\buff1_reg_n_7_[7] ),
        .I1(buff1_reg__0_n_88),
        .I2(buff1_reg__1_n_71),
        .I3(\buff2[60]_i_4_n_7 ),
        .O(\buff2[60]_i_8_n_7 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_9 
       (.I0(\buff1_reg_n_7_[6] ),
        .I1(buff1_reg__0_n_89),
        .I2(buff1_reg__1_n_72),
        .I3(\buff2[60]_i_5_n_7 ),
        .O(\buff2[60]_i_9_n_7 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[64]_i_2 
       (.I0(buff1_reg__1_n_65),
        .I1(buff1_reg__0_n_82),
        .I2(\buff1_reg_n_7_[13] ),
        .O(\buff2[64]_i_2_n_7 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[64]_i_3 
       (.I0(\buff1_reg_n_7_[11] ),
        .I1(buff1_reg__0_n_84),
        .I2(buff1_reg__1_n_67),
        .O(\buff2[64]_i_3_n_7 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[64]_i_4 
       (.I0(\buff1_reg_n_7_[10] ),
        .I1(buff1_reg__0_n_85),
        .I2(buff1_reg__1_n_68),
        .O(\buff2[64]_i_4_n_7 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[64]_i_5 
       (.I0(\buff1_reg_n_7_[9] ),
        .I1(buff1_reg__0_n_86),
        .I2(buff1_reg__1_n_69),
        .O(\buff2[64]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \buff2[64]_i_6 
       (.I0(buff1_reg__1_n_65),
        .I1(buff1_reg__0_n_82),
        .I2(\buff1_reg_n_7_[13] ),
        .I3(buff1_reg__1_n_66),
        .I4(buff1_reg__0_n_83),
        .I5(\buff1_reg_n_7_[12] ),
        .O(\buff2[64]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[64]_i_7 
       (.I0(\buff2[64]_i_3_n_7 ),
        .I1(buff1_reg__0_n_83),
        .I2(\buff1_reg_n_7_[12] ),
        .I3(buff1_reg__1_n_66),
        .O(\buff2[64]_i_7_n_7 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[64]_i_8 
       (.I0(\buff1_reg_n_7_[11] ),
        .I1(buff1_reg__0_n_84),
        .I2(buff1_reg__1_n_67),
        .I3(\buff2[64]_i_4_n_7 ),
        .O(\buff2[64]_i_8_n_7 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[64]_i_9 
       (.I0(\buff1_reg_n_7_[10] ),
        .I1(buff1_reg__0_n_85),
        .I2(buff1_reg__1_n_68),
        .I3(\buff2[64]_i_5_n_7 ),
        .O(\buff2[64]_i_9_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[68]_i_2 
       (.I0(\buff1_reg_n_7_[15] ),
        .I1(buff1_reg__0_n_80),
        .I2(\buff1_reg_n_7_[16] ),
        .I3(buff1_reg__0_n_79),
        .O(\buff2[68]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[68]_i_3 
       (.I0(\buff1_reg_n_7_[14] ),
        .I1(buff1_reg__0_n_81),
        .I2(\buff1_reg_n_7_[15] ),
        .I3(buff1_reg__0_n_80),
        .O(\buff2[68]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[68]_i_4 
       (.I0(\buff1_reg_n_7_[13] ),
        .I1(buff1_reg__0_n_82),
        .I2(\buff1_reg_n_7_[14] ),
        .I3(buff1_reg__0_n_81),
        .O(\buff2[68]_i_4_n_7 ));
  LUT3 #(
    .INIT(8'h09)) 
    \buff2[68]_i_5 
       (.I0(\buff1_reg_n_7_[13] ),
        .I1(buff1_reg__0_n_82),
        .I2(buff1_reg__1_n_65),
        .O(\buff2[68]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[68]_i_6 
       (.I0(buff1_reg__0_n_80),
        .I1(\buff1_reg_n_7_[15] ),
        .I2(buff1_reg__0_n_78),
        .I3(buff1_reg_n_112),
        .I4(buff1_reg__0_n_79),
        .I5(\buff1_reg_n_7_[16] ),
        .O(\buff2[68]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[68]_i_7 
       (.I0(buff1_reg__0_n_81),
        .I1(\buff1_reg_n_7_[14] ),
        .I2(buff1_reg__0_n_79),
        .I3(\buff1_reg_n_7_[16] ),
        .I4(buff1_reg__0_n_80),
        .I5(\buff1_reg_n_7_[15] ),
        .O(\buff2[68]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[68]_i_8 
       (.I0(buff1_reg__0_n_82),
        .I1(\buff1_reg_n_7_[13] ),
        .I2(buff1_reg__0_n_80),
        .I3(\buff1_reg_n_7_[15] ),
        .I4(buff1_reg__0_n_81),
        .I5(\buff1_reg_n_7_[14] ),
        .O(\buff2[68]_i_8_n_7 ));
  LUT5 #(
    .INIT(32'h693C3C96)) 
    \buff2[68]_i_9 
       (.I0(buff1_reg__1_n_65),
        .I1(buff1_reg__0_n_81),
        .I2(\buff1_reg_n_7_[14] ),
        .I3(buff1_reg__0_n_82),
        .I4(\buff1_reg_n_7_[13] ),
        .O(\buff2[68]_i_9_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[72]_i_2 
       (.I0(buff1_reg_n_110),
        .I1(buff1_reg__0_n_76),
        .I2(buff1_reg_n_109),
        .I3(buff1_reg__0_n_75),
        .O(\buff2[72]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[72]_i_3 
       (.I0(buff1_reg_n_111),
        .I1(buff1_reg__0_n_77),
        .I2(buff1_reg_n_110),
        .I3(buff1_reg__0_n_76),
        .O(\buff2[72]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[72]_i_4 
       (.I0(buff1_reg_n_112),
        .I1(buff1_reg__0_n_78),
        .I2(buff1_reg_n_111),
        .I3(buff1_reg__0_n_77),
        .O(\buff2[72]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[72]_i_5 
       (.I0(\buff1_reg_n_7_[16] ),
        .I1(buff1_reg__0_n_79),
        .I2(buff1_reg_n_112),
        .I3(buff1_reg__0_n_78),
        .O(\buff2[72]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[72]_i_6 
       (.I0(buff1_reg__0_n_76),
        .I1(buff1_reg_n_110),
        .I2(buff1_reg__0_n_74),
        .I3(buff1_reg_n_108),
        .I4(buff1_reg__0_n_75),
        .I5(buff1_reg_n_109),
        .O(\buff2[72]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[72]_i_7 
       (.I0(buff1_reg__0_n_77),
        .I1(buff1_reg_n_111),
        .I2(buff1_reg__0_n_75),
        .I3(buff1_reg_n_109),
        .I4(buff1_reg__0_n_76),
        .I5(buff1_reg_n_110),
        .O(\buff2[72]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[72]_i_8 
       (.I0(buff1_reg__0_n_78),
        .I1(buff1_reg_n_112),
        .I2(buff1_reg__0_n_76),
        .I3(buff1_reg_n_110),
        .I4(buff1_reg__0_n_77),
        .I5(buff1_reg_n_111),
        .O(\buff2[72]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[72]_i_9 
       (.I0(buff1_reg__0_n_79),
        .I1(\buff1_reg_n_7_[16] ),
        .I2(buff1_reg__0_n_77),
        .I3(buff1_reg_n_111),
        .I4(buff1_reg__0_n_78),
        .I5(buff1_reg_n_112),
        .O(\buff2[72]_i_9_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[76]_i_2 
       (.I0(buff1_reg_n_106),
        .I1(buff1_reg__0_n_72),
        .I2(buff1_reg_n_105),
        .I3(buff1_reg__0_n_71),
        .O(\buff2[76]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[76]_i_3 
       (.I0(buff1_reg_n_107),
        .I1(buff1_reg__0_n_73),
        .I2(buff1_reg_n_106),
        .I3(buff1_reg__0_n_72),
        .O(\buff2[76]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[76]_i_4 
       (.I0(buff1_reg_n_108),
        .I1(buff1_reg__0_n_74),
        .I2(buff1_reg_n_107),
        .I3(buff1_reg__0_n_73),
        .O(\buff2[76]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[76]_i_5 
       (.I0(buff1_reg_n_109),
        .I1(buff1_reg__0_n_75),
        .I2(buff1_reg_n_108),
        .I3(buff1_reg__0_n_74),
        .O(\buff2[76]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[76]_i_6 
       (.I0(buff1_reg__0_n_72),
        .I1(buff1_reg_n_106),
        .I2(buff1_reg__0_n_70),
        .I3(buff1_reg_n_104),
        .I4(buff1_reg__0_n_71),
        .I5(buff1_reg_n_105),
        .O(\buff2[76]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[76]_i_7 
       (.I0(buff1_reg__0_n_73),
        .I1(buff1_reg_n_107),
        .I2(buff1_reg__0_n_71),
        .I3(buff1_reg_n_105),
        .I4(buff1_reg__0_n_72),
        .I5(buff1_reg_n_106),
        .O(\buff2[76]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[76]_i_8 
       (.I0(buff1_reg__0_n_74),
        .I1(buff1_reg_n_108),
        .I2(buff1_reg__0_n_72),
        .I3(buff1_reg_n_106),
        .I4(buff1_reg__0_n_73),
        .I5(buff1_reg_n_107),
        .O(\buff2[76]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[76]_i_9 
       (.I0(buff1_reg__0_n_75),
        .I1(buff1_reg_n_109),
        .I2(buff1_reg__0_n_73),
        .I3(buff1_reg_n_107),
        .I4(buff1_reg__0_n_74),
        .I5(buff1_reg_n_108),
        .O(\buff2[76]_i_9_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[80]_i_2 
       (.I0(buff1_reg_n_102),
        .I1(buff1_reg__0_n_68),
        .I2(buff1_reg_n_101),
        .I3(buff1_reg__0_n_67),
        .O(\buff2[80]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[80]_i_3 
       (.I0(buff1_reg_n_103),
        .I1(buff1_reg__0_n_69),
        .I2(buff1_reg_n_102),
        .I3(buff1_reg__0_n_68),
        .O(\buff2[80]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[80]_i_4 
       (.I0(buff1_reg_n_104),
        .I1(buff1_reg__0_n_70),
        .I2(buff1_reg_n_103),
        .I3(buff1_reg__0_n_69),
        .O(\buff2[80]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[80]_i_5 
       (.I0(buff1_reg_n_105),
        .I1(buff1_reg__0_n_71),
        .I2(buff1_reg_n_104),
        .I3(buff1_reg__0_n_70),
        .O(\buff2[80]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[80]_i_6 
       (.I0(buff1_reg__0_n_68),
        .I1(buff1_reg_n_102),
        .I2(buff1_reg__0_n_66),
        .I3(buff1_reg_n_100),
        .I4(buff1_reg__0_n_67),
        .I5(buff1_reg_n_101),
        .O(\buff2[80]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[80]_i_7 
       (.I0(buff1_reg__0_n_69),
        .I1(buff1_reg_n_103),
        .I2(buff1_reg__0_n_67),
        .I3(buff1_reg_n_101),
        .I4(buff1_reg__0_n_68),
        .I5(buff1_reg_n_102),
        .O(\buff2[80]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[80]_i_8 
       (.I0(buff1_reg__0_n_70),
        .I1(buff1_reg_n_104),
        .I2(buff1_reg__0_n_68),
        .I3(buff1_reg_n_102),
        .I4(buff1_reg__0_n_69),
        .I5(buff1_reg_n_103),
        .O(\buff2[80]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[80]_i_9 
       (.I0(buff1_reg__0_n_71),
        .I1(buff1_reg_n_105),
        .I2(buff1_reg__0_n_69),
        .I3(buff1_reg_n_103),
        .I4(buff1_reg__0_n_70),
        .I5(buff1_reg_n_104),
        .O(\buff2[80]_i_9_n_7 ));
  LUT4 #(
    .INIT(16'hDDD4)) 
    \buff2[84]_i_2 
       (.I0(buff1_reg__0_n_65),
        .I1(buff1_reg_n_99),
        .I2(buff1_reg_n_100),
        .I3(buff1_reg__0_n_66),
        .O(\buff2[84]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[84]_i_3 
       (.I0(buff1_reg_n_101),
        .I1(buff1_reg__0_n_67),
        .I2(buff1_reg_n_100),
        .I3(buff1_reg__0_n_66),
        .O(\buff2[84]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[84]_i_4 
       (.I0(buff1_reg_n_97),
        .I1(buff1_reg_n_96),
        .O(\buff2[84]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[84]_i_5 
       (.I0(buff1_reg_n_98),
        .I1(buff1_reg_n_97),
        .O(\buff2[84]_i_5_n_7 ));
  LUT5 #(
    .INIT(32'hE0FE1F01)) 
    \buff2[84]_i_6 
       (.I0(buff1_reg__0_n_66),
        .I1(buff1_reg_n_100),
        .I2(buff1_reg_n_99),
        .I3(buff1_reg__0_n_65),
        .I4(buff1_reg_n_98),
        .O(\buff2[84]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[84]_i_7 
       (.I0(buff1_reg__0_n_67),
        .I1(buff1_reg_n_101),
        .I2(buff1_reg__0_n_65),
        .I3(buff1_reg_n_99),
        .I4(buff1_reg__0_n_66),
        .I5(buff1_reg_n_100),
        .O(\buff2[84]_i_7_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[88]_i_2 
       (.I0(buff1_reg_n_93),
        .I1(buff1_reg_n_92),
        .O(\buff2[88]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[88]_i_3 
       (.I0(buff1_reg_n_94),
        .I1(buff1_reg_n_93),
        .O(\buff2[88]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[88]_i_4 
       (.I0(buff1_reg_n_95),
        .I1(buff1_reg_n_94),
        .O(\buff2[88]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[88]_i_5 
       (.I0(buff1_reg_n_96),
        .I1(buff1_reg_n_95),
        .O(\buff2[88]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[92]_i_2 
       (.I0(buff1_reg_n_89),
        .I1(buff1_reg_n_88),
        .O(\buff2[92]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[92]_i_3 
       (.I0(buff1_reg_n_90),
        .I1(buff1_reg_n_89),
        .O(\buff2[92]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[92]_i_4 
       (.I0(buff1_reg_n_91),
        .I1(buff1_reg_n_90),
        .O(\buff2[92]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[92]_i_5 
       (.I0(buff1_reg_n_92),
        .I1(buff1_reg_n_91),
        .O(\buff2[92]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[96]_i_2 
       (.I0(buff1_reg_n_85),
        .I1(buff1_reg_n_84),
        .O(\buff2[96]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[96]_i_3 
       (.I0(buff1_reg_n_86),
        .I1(buff1_reg_n_85),
        .O(\buff2[96]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[96]_i_4 
       (.I0(buff1_reg_n_87),
        .I1(buff1_reg_n_86),
        .O(\buff2[96]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[96]_i_5 
       (.I0(buff1_reg_n_88),
        .I1(buff1_reg_n_87),
        .O(\buff2[96]_i_5_n_7 ));
  FDRE \buff2_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [55]),
        .Q(buff2[0]),
        .R(1'b0));
  FDRE \buff2_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [56]),
        .Q(buff2[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[56]_i_1 
       (.CI(\buff2_reg[56]_i_2_n_7 ),
        .CO({\buff2_reg[56]_i_1_n_7 ,\buff2_reg[56]_i_1_n_8 ,\buff2_reg[56]_i_1_n_9 ,\buff2_reg[56]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\buff2[56]_i_3_n_7 ,\buff2[56]_i_4_n_7 ,\buff2[56]_i_5_n_7 ,\buff2[56]_i_6_n_7 }),
        .O({\^buff1_reg [56:55],\NLW_buff2_reg[56]_i_1_O_UNCONNECTED [1:0]}),
        .S({\buff2[56]_i_7_n_7 ,\buff2[56]_i_8_n_7 ,\buff2[56]_i_9_n_7 ,\buff2[56]_i_10_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[56]_i_11 
       (.CI(\buff2_reg[56]_i_17_n_7 ),
        .CO({\buff2_reg[56]_i_11_n_7 ,\buff2_reg[56]_i_11_n_8 ,\buff2_reg[56]_i_11_n_9 ,\buff2_reg[56]_i_11_n_10 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_81,buff1_reg__1_n_82,buff1_reg__1_n_83,buff1_reg__1_n_84}),
        .O(\NLW_buff2_reg[56]_i_11_O_UNCONNECTED [3:0]),
        .S({\buff2[56]_i_18_n_7 ,\buff2[56]_i_19_n_7 ,\buff2[56]_i_20_n_7 ,\buff2[56]_i_21_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[56]_i_17 
       (.CI(\buff2_reg[56]_i_22_n_7 ),
        .CO({\buff2_reg[56]_i_17_n_7 ,\buff2_reg[56]_i_17_n_8 ,\buff2_reg[56]_i_17_n_9 ,\buff2_reg[56]_i_17_n_10 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_85,buff1_reg__1_n_86,buff1_reg__1_n_87,buff1_reg__1_n_88}),
        .O(\NLW_buff2_reg[56]_i_17_O_UNCONNECTED [3:0]),
        .S({\buff2[56]_i_23_n_7 ,\buff2[56]_i_24_n_7 ,\buff2[56]_i_25_n_7 ,\buff2[56]_i_26_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[56]_i_2 
       (.CI(\buff2_reg[56]_i_11_n_7 ),
        .CO({\buff2_reg[56]_i_2_n_7 ,\buff2_reg[56]_i_2_n_8 ,\buff2_reg[56]_i_2_n_9 ,\buff2_reg[56]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({\buff2[56]_i_12_n_7 ,buff1_reg__1_n_78,buff1_reg__1_n_79,buff1_reg__1_n_80}),
        .O(\NLW_buff2_reg[56]_i_2_O_UNCONNECTED [3:0]),
        .S({\buff2[56]_i_13_n_7 ,\buff2[56]_i_14_n_7 ,\buff2[56]_i_15_n_7 ,\buff2[56]_i_16_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[56]_i_22 
       (.CI(\buff2_reg[56]_i_27_n_7 ),
        .CO({\buff2_reg[56]_i_22_n_7 ,\buff2_reg[56]_i_22_n_8 ,\buff2_reg[56]_i_22_n_9 ,\buff2_reg[56]_i_22_n_10 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_89,buff1_reg__1_n_90,buff1_reg__1_n_91,buff1_reg__1_n_92}),
        .O(\NLW_buff2_reg[56]_i_22_O_UNCONNECTED [3:0]),
        .S({\buff2[56]_i_28_n_7 ,\buff2[56]_i_29_n_7 ,\buff2[56]_i_30_n_7 ,\buff2[56]_i_31_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[56]_i_27 
       (.CI(1'b0),
        .CO({\buff2_reg[56]_i_27_n_7 ,\buff2_reg[56]_i_27_n_8 ,\buff2_reg[56]_i_27_n_9 ,\buff2_reg[56]_i_27_n_10 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_93,buff1_reg__1_n_94,buff1_reg__1_n_95,1'b0}),
        .O(\NLW_buff2_reg[56]_i_27_O_UNCONNECTED [3:0]),
        .S({\buff2[56]_i_32_n_7 ,\buff2[56]_i_33_n_7 ,\buff2[56]_i_34_n_7 ,buff1_reg__1_n_96}));
  FDRE \buff2_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [57]),
        .Q(buff2[2]),
        .R(1'b0));
  FDRE \buff2_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [58]),
        .Q(buff2[3]),
        .R(1'b0));
  FDRE \buff2_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [59]),
        .Q(buff2[4]),
        .R(1'b0));
  FDRE \buff2_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [60]),
        .Q(buff2[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[60]_i_1 
       (.CI(\buff2_reg[56]_i_1_n_7 ),
        .CO({\buff2_reg[60]_i_1_n_7 ,\buff2_reg[60]_i_1_n_8 ,\buff2_reg[60]_i_1_n_9 ,\buff2_reg[60]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\buff2[60]_i_2_n_7 ,\buff2[60]_i_3_n_7 ,\buff2[60]_i_4_n_7 ,\buff2[60]_i_5_n_7 }),
        .O(\^buff1_reg [60:57]),
        .S({\buff2[60]_i_6_n_7 ,\buff2[60]_i_7_n_7 ,\buff2[60]_i_8_n_7 ,\buff2[60]_i_9_n_7 }));
  FDRE \buff2_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [61]),
        .Q(buff2[6]),
        .R(1'b0));
  FDRE \buff2_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [62]),
        .Q(buff2[7]),
        .R(1'b0));
  FDRE \buff2_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [63]),
        .Q(buff2[8]),
        .R(1'b0));
  FDRE \buff2_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [64]),
        .Q(buff2[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[64]_i_1 
       (.CI(\buff2_reg[60]_i_1_n_7 ),
        .CO({\buff2_reg[64]_i_1_n_7 ,\buff2_reg[64]_i_1_n_8 ,\buff2_reg[64]_i_1_n_9 ,\buff2_reg[64]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\buff2[64]_i_2_n_7 ,\buff2[64]_i_3_n_7 ,\buff2[64]_i_4_n_7 ,\buff2[64]_i_5_n_7 }),
        .O(\^buff1_reg [64:61]),
        .S({\buff2[64]_i_6_n_7 ,\buff2[64]_i_7_n_7 ,\buff2[64]_i_8_n_7 ,\buff2[64]_i_9_n_7 }));
  FDRE \buff2_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [65]),
        .Q(buff2[10]),
        .R(1'b0));
  FDRE \buff2_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [66]),
        .Q(buff2[11]),
        .R(1'b0));
  FDRE \buff2_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [67]),
        .Q(buff2[12]),
        .R(1'b0));
  FDRE \buff2_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [68]),
        .Q(buff2[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[68]_i_1 
       (.CI(\buff2_reg[64]_i_1_n_7 ),
        .CO({\buff2_reg[68]_i_1_n_7 ,\buff2_reg[68]_i_1_n_8 ,\buff2_reg[68]_i_1_n_9 ,\buff2_reg[68]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\buff2[68]_i_2_n_7 ,\buff2[68]_i_3_n_7 ,\buff2[68]_i_4_n_7 ,\buff2[68]_i_5_n_7 }),
        .O(\^buff1_reg [68:65]),
        .S({\buff2[68]_i_6_n_7 ,\buff2[68]_i_7_n_7 ,\buff2[68]_i_8_n_7 ,\buff2[68]_i_9_n_7 }));
  FDRE \buff2_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [69]),
        .Q(buff2[14]),
        .R(1'b0));
  FDRE \buff2_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [70]),
        .Q(buff2[15]),
        .R(1'b0));
  FDRE \buff2_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [71]),
        .Q(buff2[16]),
        .R(1'b0));
  FDRE \buff2_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [72]),
        .Q(buff2[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[72]_i_1 
       (.CI(\buff2_reg[68]_i_1_n_7 ),
        .CO({\buff2_reg[72]_i_1_n_7 ,\buff2_reg[72]_i_1_n_8 ,\buff2_reg[72]_i_1_n_9 ,\buff2_reg[72]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\buff2[72]_i_2_n_7 ,\buff2[72]_i_3_n_7 ,\buff2[72]_i_4_n_7 ,\buff2[72]_i_5_n_7 }),
        .O(\^buff1_reg [72:69]),
        .S({\buff2[72]_i_6_n_7 ,\buff2[72]_i_7_n_7 ,\buff2[72]_i_8_n_7 ,\buff2[72]_i_9_n_7 }));
  FDRE \buff2_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [73]),
        .Q(buff2[18]),
        .R(1'b0));
  FDRE \buff2_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [74]),
        .Q(buff2[19]),
        .R(1'b0));
  FDRE \buff2_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [75]),
        .Q(buff2[20]),
        .R(1'b0));
  FDRE \buff2_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [76]),
        .Q(buff2[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[76]_i_1 
       (.CI(\buff2_reg[72]_i_1_n_7 ),
        .CO({\buff2_reg[76]_i_1_n_7 ,\buff2_reg[76]_i_1_n_8 ,\buff2_reg[76]_i_1_n_9 ,\buff2_reg[76]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\buff2[76]_i_2_n_7 ,\buff2[76]_i_3_n_7 ,\buff2[76]_i_4_n_7 ,\buff2[76]_i_5_n_7 }),
        .O(\^buff1_reg [76:73]),
        .S({\buff2[76]_i_6_n_7 ,\buff2[76]_i_7_n_7 ,\buff2[76]_i_8_n_7 ,\buff2[76]_i_9_n_7 }));
  FDRE \buff2_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [77]),
        .Q(buff2[22]),
        .R(1'b0));
  FDRE \buff2_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [78]),
        .Q(buff2[23]),
        .R(1'b0));
  FDRE \buff2_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [79]),
        .Q(buff2[24]),
        .R(1'b0));
  FDRE \buff2_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [80]),
        .Q(buff2[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[80]_i_1 
       (.CI(\buff2_reg[76]_i_1_n_7 ),
        .CO({\buff2_reg[80]_i_1_n_7 ,\buff2_reg[80]_i_1_n_8 ,\buff2_reg[80]_i_1_n_9 ,\buff2_reg[80]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\buff2[80]_i_2_n_7 ,\buff2[80]_i_3_n_7 ,\buff2[80]_i_4_n_7 ,\buff2[80]_i_5_n_7 }),
        .O(\^buff1_reg [80:77]),
        .S({\buff2[80]_i_6_n_7 ,\buff2[80]_i_7_n_7 ,\buff2[80]_i_8_n_7 ,\buff2[80]_i_9_n_7 }));
  FDRE \buff2_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [81]),
        .Q(buff2[26]),
        .R(1'b0));
  FDRE \buff2_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [82]),
        .Q(buff2[27]),
        .R(1'b0));
  FDRE \buff2_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [83]),
        .Q(buff2[28]),
        .R(1'b0));
  FDRE \buff2_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [84]),
        .Q(buff2[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[84]_i_1 
       (.CI(\buff2_reg[80]_i_1_n_7 ),
        .CO({\buff2_reg[84]_i_1_n_7 ,\buff2_reg[84]_i_1_n_8 ,\buff2_reg[84]_i_1_n_9 ,\buff2_reg[84]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({buff1_reg_n_97,buff1_reg_n_98,\buff2[84]_i_2_n_7 ,\buff2[84]_i_3_n_7 }),
        .O(\^buff1_reg [84:81]),
        .S({\buff2[84]_i_4_n_7 ,\buff2[84]_i_5_n_7 ,\buff2[84]_i_6_n_7 ,\buff2[84]_i_7_n_7 }));
  FDRE \buff2_reg[85] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [85]),
        .Q(buff2[30]),
        .R(1'b0));
  FDRE \buff2_reg[86] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [86]),
        .Q(buff2[31]),
        .R(1'b0));
  FDRE \buff2_reg[87] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [87]),
        .Q(buff2[32]),
        .R(1'b0));
  FDRE \buff2_reg[88] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [88]),
        .Q(buff2[33]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[88]_i_1 
       (.CI(\buff2_reg[84]_i_1_n_7 ),
        .CO({\buff2_reg[88]_i_1_n_7 ,\buff2_reg[88]_i_1_n_8 ,\buff2_reg[88]_i_1_n_9 ,\buff2_reg[88]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96}),
        .O(\^buff1_reg [88:85]),
        .S({\buff2[88]_i_2_n_7 ,\buff2[88]_i_3_n_7 ,\buff2[88]_i_4_n_7 ,\buff2[88]_i_5_n_7 }));
  FDRE \buff2_reg[89] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [89]),
        .Q(buff2[34]),
        .R(1'b0));
  FDRE \buff2_reg[90] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [90]),
        .Q(buff2[35]),
        .R(1'b0));
  FDRE \buff2_reg[91] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [91]),
        .Q(buff2[36]),
        .R(1'b0));
  FDRE \buff2_reg[92] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [92]),
        .Q(buff2[37]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[92]_i_1 
       (.CI(\buff2_reg[88]_i_1_n_7 ),
        .CO({\buff2_reg[92]_i_1_n_7 ,\buff2_reg[92]_i_1_n_8 ,\buff2_reg[92]_i_1_n_9 ,\buff2_reg[92]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92}),
        .O(\^buff1_reg [92:89]),
        .S({\buff2[92]_i_2_n_7 ,\buff2[92]_i_3_n_7 ,\buff2[92]_i_4_n_7 ,\buff2[92]_i_5_n_7 }));
  FDRE \buff2_reg[93] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [93]),
        .Q(buff2[38]),
        .R(1'b0));
  FDRE \buff2_reg[94] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [94]),
        .Q(buff2[39]),
        .R(1'b0));
  FDRE \buff2_reg[95] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [95]),
        .Q(buff2[40]),
        .R(1'b0));
  FDRE \buff2_reg[96] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [96]),
        .Q(buff2[41]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[96]_i_1 
       (.CI(\buff2_reg[92]_i_1_n_7 ),
        .CO({\NLW_buff2_reg[96]_i_1_CO_UNCONNECTED [3],\buff2_reg[96]_i_1_n_8 ,\buff2_reg[96]_i_1_n_9 ,\buff2_reg[96]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88}),
        .O(\^buff1_reg [96:93]),
        .S({\buff2[96]_i_2_n_7 ,\buff2[96]_i_3_n_7 ,\buff2[96]_i_4_n_7 ,\buff2[96]_i_5_n_7 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 17x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[2],1'b0,Q[4],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B[0],1'b0,Q[2],B[0],Q[2]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,ret_V_7_fu_220_p2,out[40:34]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156,buff0_reg_n_157,buff0_reg_n_158,buff0_reg_n_159,buff0_reg_n_160}),
        .PCOUT({tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[2],1'b0,Q[4],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B[0],1'b0,Q[2],B[0],Q[2]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153,buff0_reg__0_n_154,buff0_reg__0_n_155,buff0_reg__0_n_156,buff0_reg__0_n_157,buff0_reg__0_n_158,buff0_reg__0_n_159,buff0_reg__0_n_160}),
        .PCOUT({tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156,tmp_product__0_n_157,tmp_product__0_n_158,tmp_product__0_n_159,tmp_product__0_n_160}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[2],1'b0,Q[4],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B[0],1'b0,Q[2],B[0],Q[2]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__1_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153,buff0_reg__1_n_154,buff0_reg__1_n_155,buff0_reg__1_n_156,buff0_reg__1_n_157,buff0_reg__1_n_158,buff0_reg__1_n_159,buff0_reg__1_n_160}),
        .PCOUT({tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153,tmp_product__1_n_154,tmp_product__1_n_155,tmp_product__1_n_156,tmp_product__1_n_157,tmp_product__1_n_158,tmp_product__1_n_159,tmp_product__1_n_160}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_mul_50ns_50ns_100_5_1
   (\buff2_reg[99] ,
    \buff2_reg[98] ,
    \buff2_reg[97] ,
    \buff2_reg[96] ,
    \buff2_reg[95] ,
    \buff2_reg[94] ,
    \buff2_reg[93] ,
    \buff2_reg[92] ,
    \buff2_reg[91] ,
    \buff2_reg[90] ,
    \buff2_reg[89] ,
    \buff2_reg[88] ,
    \buff2_reg[87] ,
    \buff2_reg[86] ,
    \buff2_reg[85] ,
    \buff2_reg[84] ,
    \buff2_reg[83] ,
    \buff2_reg[82] ,
    \buff2_reg[81] ,
    \buff2_reg[80] ,
    \buff2_reg[79] ,
    \buff2_reg[78] ,
    \buff2_reg[77] ,
    \buff2_reg[76] ,
    \buff2_reg[75] ,
    \buff2_reg[74] ,
    \buff2_reg[73] ,
    \buff2_reg[72] ,
    \buff2_reg[71] ,
    \buff2_reg[70] ,
    \buff2_reg[69] ,
    \buff2_reg[68] ,
    \buff2_reg[67] ,
    \buff2_reg[66] ,
    \buff2_reg[65] ,
    \buff2_reg[64] ,
    \buff2_reg[63] ,
    \buff2_reg[62] ,
    \buff2_reg[61] ,
    \buff2_reg[60] ,
    \buff2_reg[59] ,
    \buff2_reg[58] ,
    \buff2_reg[57] ,
    \buff2_reg[56] ,
    \buff2_reg[55] ,
    \buff2_reg[54] ,
    \buff2_reg[53] ,
    \buff2_reg[52] ,
    ap_clk,
    out,
    ret_V_fu_305_p2);
  output \buff2_reg[99] ;
  output \buff2_reg[98] ;
  output \buff2_reg[97] ;
  output \buff2_reg[96] ;
  output \buff2_reg[95] ;
  output \buff2_reg[94] ;
  output \buff2_reg[93] ;
  output \buff2_reg[92] ;
  output \buff2_reg[91] ;
  output \buff2_reg[90] ;
  output \buff2_reg[89] ;
  output \buff2_reg[88] ;
  output \buff2_reg[87] ;
  output \buff2_reg[86] ;
  output \buff2_reg[85] ;
  output \buff2_reg[84] ;
  output \buff2_reg[83] ;
  output \buff2_reg[82] ;
  output \buff2_reg[81] ;
  output \buff2_reg[80] ;
  output \buff2_reg[79] ;
  output \buff2_reg[78] ;
  output \buff2_reg[77] ;
  output \buff2_reg[76] ;
  output \buff2_reg[75] ;
  output \buff2_reg[74] ;
  output \buff2_reg[73] ;
  output \buff2_reg[72] ;
  output \buff2_reg[71] ;
  output \buff2_reg[70] ;
  output \buff2_reg[69] ;
  output \buff2_reg[68] ;
  output \buff2_reg[67] ;
  output \buff2_reg[66] ;
  output \buff2_reg[65] ;
  output \buff2_reg[64] ;
  output \buff2_reg[63] ;
  output \buff2_reg[62] ;
  output \buff2_reg[61] ;
  output \buff2_reg[60] ;
  output \buff2_reg[59] ;
  output \buff2_reg[58] ;
  output \buff2_reg[57] ;
  output \buff2_reg[56] ;
  output \buff2_reg[55] ;
  output \buff2_reg[54] ;
  output \buff2_reg[53] ;
  output \buff2_reg[52] ;
  input ap_clk;
  input [49:0]out;
  input [49:0]ret_V_fu_305_p2;

  wire ap_clk;
  wire \buff2_reg[52] ;
  wire \buff2_reg[53] ;
  wire \buff2_reg[54] ;
  wire \buff2_reg[55] ;
  wire \buff2_reg[56] ;
  wire \buff2_reg[57] ;
  wire \buff2_reg[58] ;
  wire \buff2_reg[59] ;
  wire \buff2_reg[60] ;
  wire \buff2_reg[61] ;
  wire \buff2_reg[62] ;
  wire \buff2_reg[63] ;
  wire \buff2_reg[64] ;
  wire \buff2_reg[65] ;
  wire \buff2_reg[66] ;
  wire \buff2_reg[67] ;
  wire \buff2_reg[68] ;
  wire \buff2_reg[69] ;
  wire \buff2_reg[70] ;
  wire \buff2_reg[71] ;
  wire \buff2_reg[72] ;
  wire \buff2_reg[73] ;
  wire \buff2_reg[74] ;
  wire \buff2_reg[75] ;
  wire \buff2_reg[76] ;
  wire \buff2_reg[77] ;
  wire \buff2_reg[78] ;
  wire \buff2_reg[79] ;
  wire \buff2_reg[80] ;
  wire \buff2_reg[81] ;
  wire \buff2_reg[82] ;
  wire \buff2_reg[83] ;
  wire \buff2_reg[84] ;
  wire \buff2_reg[85] ;
  wire \buff2_reg[86] ;
  wire \buff2_reg[87] ;
  wire \buff2_reg[88] ;
  wire \buff2_reg[89] ;
  wire \buff2_reg[90] ;
  wire \buff2_reg[91] ;
  wire \buff2_reg[92] ;
  wire \buff2_reg[93] ;
  wire \buff2_reg[94] ;
  wire \buff2_reg[95] ;
  wire \buff2_reg[96] ;
  wire \buff2_reg[97] ;
  wire \buff2_reg[98] ;
  wire \buff2_reg[99] ;
  wire [49:0]out;
  wire [49:0]ret_V_fu_305_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1 loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U
       (.ap_clk(ap_clk),
        .\buff2_reg[52]_0 (\buff2_reg[52] ),
        .\buff2_reg[53]_0 (\buff2_reg[53] ),
        .\buff2_reg[54]_0 (\buff2_reg[54] ),
        .\buff2_reg[55]_0 (\buff2_reg[55] ),
        .\buff2_reg[56]_0 (\buff2_reg[56] ),
        .\buff2_reg[57]_0 (\buff2_reg[57] ),
        .\buff2_reg[58]_0 (\buff2_reg[58] ),
        .\buff2_reg[59]_0 (\buff2_reg[59] ),
        .\buff2_reg[60]_0 (\buff2_reg[60] ),
        .\buff2_reg[61]_0 (\buff2_reg[61] ),
        .\buff2_reg[62]_0 (\buff2_reg[62] ),
        .\buff2_reg[63]_0 (\buff2_reg[63] ),
        .\buff2_reg[64]_0 (\buff2_reg[64] ),
        .\buff2_reg[65]_0 (\buff2_reg[65] ),
        .\buff2_reg[66]_0 (\buff2_reg[66] ),
        .\buff2_reg[67]_0 (\buff2_reg[67] ),
        .\buff2_reg[68]_0 (\buff2_reg[68] ),
        .\buff2_reg[69]_0 (\buff2_reg[69] ),
        .\buff2_reg[70]_0 (\buff2_reg[70] ),
        .\buff2_reg[71]_0 (\buff2_reg[71] ),
        .\buff2_reg[72]_0 (\buff2_reg[72] ),
        .\buff2_reg[73]_0 (\buff2_reg[73] ),
        .\buff2_reg[74]_0 (\buff2_reg[74] ),
        .\buff2_reg[75]_0 (\buff2_reg[75] ),
        .\buff2_reg[76]_0 (\buff2_reg[76] ),
        .\buff2_reg[77]_0 (\buff2_reg[77] ),
        .\buff2_reg[78]_0 (\buff2_reg[78] ),
        .\buff2_reg[79]_0 (\buff2_reg[79] ),
        .\buff2_reg[80]_0 (\buff2_reg[80] ),
        .\buff2_reg[81]_0 (\buff2_reg[81] ),
        .\buff2_reg[82]_0 (\buff2_reg[82] ),
        .\buff2_reg[83]_0 (\buff2_reg[83] ),
        .\buff2_reg[84]_0 (\buff2_reg[84] ),
        .\buff2_reg[85]_0 (\buff2_reg[85] ),
        .\buff2_reg[86]_0 (\buff2_reg[86] ),
        .\buff2_reg[87]_0 (\buff2_reg[87] ),
        .\buff2_reg[88]_0 (\buff2_reg[88] ),
        .\buff2_reg[89]_0 (\buff2_reg[89] ),
        .\buff2_reg[90]_0 (\buff2_reg[90] ),
        .\buff2_reg[91]_0 (\buff2_reg[91] ),
        .\buff2_reg[92]_0 (\buff2_reg[92] ),
        .\buff2_reg[93]_0 (\buff2_reg[93] ),
        .\buff2_reg[94]_0 (\buff2_reg[94] ),
        .\buff2_reg[95]_0 (\buff2_reg[95] ),
        .\buff2_reg[96]_0 (\buff2_reg[96] ),
        .\buff2_reg[97]_0 (\buff2_reg[97] ),
        .\buff2_reg[98]_0 (\buff2_reg[98] ),
        .\buff2_reg[99]_0 (\buff2_reg[99] ),
        .out(out),
        .ret_V_fu_305_p2(ret_V_fu_305_p2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1
   (\buff2_reg[99]_0 ,
    \buff2_reg[98]_0 ,
    \buff2_reg[97]_0 ,
    \buff2_reg[96]_0 ,
    \buff2_reg[95]_0 ,
    \buff2_reg[94]_0 ,
    \buff2_reg[93]_0 ,
    \buff2_reg[92]_0 ,
    \buff2_reg[91]_0 ,
    \buff2_reg[90]_0 ,
    \buff2_reg[89]_0 ,
    \buff2_reg[88]_0 ,
    \buff2_reg[87]_0 ,
    \buff2_reg[86]_0 ,
    \buff2_reg[85]_0 ,
    \buff2_reg[84]_0 ,
    \buff2_reg[83]_0 ,
    \buff2_reg[82]_0 ,
    \buff2_reg[81]_0 ,
    \buff2_reg[80]_0 ,
    \buff2_reg[79]_0 ,
    \buff2_reg[78]_0 ,
    \buff2_reg[77]_0 ,
    \buff2_reg[76]_0 ,
    \buff2_reg[75]_0 ,
    \buff2_reg[74]_0 ,
    \buff2_reg[73]_0 ,
    \buff2_reg[72]_0 ,
    \buff2_reg[71]_0 ,
    \buff2_reg[70]_0 ,
    \buff2_reg[69]_0 ,
    \buff2_reg[68]_0 ,
    \buff2_reg[67]_0 ,
    \buff2_reg[66]_0 ,
    \buff2_reg[65]_0 ,
    \buff2_reg[64]_0 ,
    \buff2_reg[63]_0 ,
    \buff2_reg[62]_0 ,
    \buff2_reg[61]_0 ,
    \buff2_reg[60]_0 ,
    \buff2_reg[59]_0 ,
    \buff2_reg[58]_0 ,
    \buff2_reg[57]_0 ,
    \buff2_reg[56]_0 ,
    \buff2_reg[55]_0 ,
    \buff2_reg[54]_0 ,
    \buff2_reg[53]_0 ,
    \buff2_reg[52]_0 ,
    ap_clk,
    out,
    ret_V_fu_305_p2);
  output \buff2_reg[99]_0 ;
  output \buff2_reg[98]_0 ;
  output \buff2_reg[97]_0 ;
  output \buff2_reg[96]_0 ;
  output \buff2_reg[95]_0 ;
  output \buff2_reg[94]_0 ;
  output \buff2_reg[93]_0 ;
  output \buff2_reg[92]_0 ;
  output \buff2_reg[91]_0 ;
  output \buff2_reg[90]_0 ;
  output \buff2_reg[89]_0 ;
  output \buff2_reg[88]_0 ;
  output \buff2_reg[87]_0 ;
  output \buff2_reg[86]_0 ;
  output \buff2_reg[85]_0 ;
  output \buff2_reg[84]_0 ;
  output \buff2_reg[83]_0 ;
  output \buff2_reg[82]_0 ;
  output \buff2_reg[81]_0 ;
  output \buff2_reg[80]_0 ;
  output \buff2_reg[79]_0 ;
  output \buff2_reg[78]_0 ;
  output \buff2_reg[77]_0 ;
  output \buff2_reg[76]_0 ;
  output \buff2_reg[75]_0 ;
  output \buff2_reg[74]_0 ;
  output \buff2_reg[73]_0 ;
  output \buff2_reg[72]_0 ;
  output \buff2_reg[71]_0 ;
  output \buff2_reg[70]_0 ;
  output \buff2_reg[69]_0 ;
  output \buff2_reg[68]_0 ;
  output \buff2_reg[67]_0 ;
  output \buff2_reg[66]_0 ;
  output \buff2_reg[65]_0 ;
  output \buff2_reg[64]_0 ;
  output \buff2_reg[63]_0 ;
  output \buff2_reg[62]_0 ;
  output \buff2_reg[61]_0 ;
  output \buff2_reg[60]_0 ;
  output \buff2_reg[59]_0 ;
  output \buff2_reg[58]_0 ;
  output \buff2_reg[57]_0 ;
  output \buff2_reg[56]_0 ;
  output \buff2_reg[55]_0 ;
  output \buff2_reg[54]_0 ;
  output \buff2_reg[53]_0 ;
  output \buff2_reg[52]_0 ;
  input ap_clk;
  input [49:0]out;
  input [49:0]ret_V_fu_305_p2;

  wire ap_clk;
  wire buff0_reg__0_n_113;
  wire buff0_reg__0_n_114;
  wire buff0_reg__0_n_115;
  wire buff0_reg__0_n_116;
  wire buff0_reg__0_n_117;
  wire buff0_reg__0_n_118;
  wire buff0_reg__0_n_119;
  wire buff0_reg__0_n_120;
  wire buff0_reg__0_n_121;
  wire buff0_reg__0_n_122;
  wire buff0_reg__0_n_123;
  wire buff0_reg__0_n_124;
  wire buff0_reg__0_n_125;
  wire buff0_reg__0_n_126;
  wire buff0_reg__0_n_127;
  wire buff0_reg__0_n_128;
  wire buff0_reg__0_n_129;
  wire buff0_reg__0_n_130;
  wire buff0_reg__0_n_131;
  wire buff0_reg__0_n_132;
  wire buff0_reg__0_n_133;
  wire buff0_reg__0_n_134;
  wire buff0_reg__0_n_135;
  wire buff0_reg__0_n_136;
  wire buff0_reg__0_n_137;
  wire buff0_reg__0_n_138;
  wire buff0_reg__0_n_139;
  wire buff0_reg__0_n_140;
  wire buff0_reg__0_n_141;
  wire buff0_reg__0_n_142;
  wire buff0_reg__0_n_143;
  wire buff0_reg__0_n_144;
  wire buff0_reg__0_n_145;
  wire buff0_reg__0_n_146;
  wire buff0_reg__0_n_147;
  wire buff0_reg__0_n_148;
  wire buff0_reg__0_n_149;
  wire buff0_reg__0_n_150;
  wire buff0_reg__0_n_151;
  wire buff0_reg__0_n_152;
  wire buff0_reg__0_n_153;
  wire buff0_reg__0_n_154;
  wire buff0_reg__0_n_155;
  wire buff0_reg__0_n_156;
  wire buff0_reg__0_n_157;
  wire buff0_reg__0_n_158;
  wire buff0_reg__0_n_159;
  wire buff0_reg__0_n_160;
  wire buff0_reg__1_n_100;
  wire buff0_reg__1_n_101;
  wire buff0_reg__1_n_102;
  wire buff0_reg__1_n_103;
  wire buff0_reg__1_n_104;
  wire buff0_reg__1_n_105;
  wire buff0_reg__1_n_106;
  wire buff0_reg__1_n_107;
  wire buff0_reg__1_n_108;
  wire buff0_reg__1_n_109;
  wire buff0_reg__1_n_110;
  wire buff0_reg__1_n_111;
  wire buff0_reg__1_n_112;
  wire buff0_reg__1_n_113;
  wire buff0_reg__1_n_114;
  wire buff0_reg__1_n_115;
  wire buff0_reg__1_n_116;
  wire buff0_reg__1_n_117;
  wire buff0_reg__1_n_118;
  wire buff0_reg__1_n_119;
  wire buff0_reg__1_n_120;
  wire buff0_reg__1_n_121;
  wire buff0_reg__1_n_122;
  wire buff0_reg__1_n_123;
  wire buff0_reg__1_n_124;
  wire buff0_reg__1_n_125;
  wire buff0_reg__1_n_126;
  wire buff0_reg__1_n_127;
  wire buff0_reg__1_n_128;
  wire buff0_reg__1_n_129;
  wire buff0_reg__1_n_130;
  wire buff0_reg__1_n_131;
  wire buff0_reg__1_n_132;
  wire buff0_reg__1_n_133;
  wire buff0_reg__1_n_134;
  wire buff0_reg__1_n_135;
  wire buff0_reg__1_n_136;
  wire buff0_reg__1_n_137;
  wire buff0_reg__1_n_138;
  wire buff0_reg__1_n_139;
  wire buff0_reg__1_n_140;
  wire buff0_reg__1_n_141;
  wire buff0_reg__1_n_142;
  wire buff0_reg__1_n_143;
  wire buff0_reg__1_n_144;
  wire buff0_reg__1_n_145;
  wire buff0_reg__1_n_146;
  wire buff0_reg__1_n_147;
  wire buff0_reg__1_n_148;
  wire buff0_reg__1_n_149;
  wire buff0_reg__1_n_150;
  wire buff0_reg__1_n_151;
  wire buff0_reg__1_n_152;
  wire buff0_reg__1_n_153;
  wire buff0_reg__1_n_154;
  wire buff0_reg__1_n_155;
  wire buff0_reg__1_n_156;
  wire buff0_reg__1_n_157;
  wire buff0_reg__1_n_158;
  wire buff0_reg__1_n_159;
  wire buff0_reg__1_n_160;
  wire buff0_reg__1_n_65;
  wire buff0_reg__1_n_66;
  wire buff0_reg__1_n_67;
  wire buff0_reg__1_n_68;
  wire buff0_reg__1_n_69;
  wire buff0_reg__1_n_70;
  wire buff0_reg__1_n_71;
  wire buff0_reg__1_n_72;
  wire buff0_reg__1_n_73;
  wire buff0_reg__1_n_74;
  wire buff0_reg__1_n_75;
  wire buff0_reg__1_n_76;
  wire buff0_reg__1_n_77;
  wire buff0_reg__1_n_78;
  wire buff0_reg__1_n_79;
  wire buff0_reg__1_n_80;
  wire buff0_reg__1_n_81;
  wire buff0_reg__1_n_82;
  wire buff0_reg__1_n_83;
  wire buff0_reg__1_n_84;
  wire buff0_reg__1_n_85;
  wire buff0_reg__1_n_86;
  wire buff0_reg__1_n_87;
  wire buff0_reg__1_n_88;
  wire buff0_reg__1_n_89;
  wire buff0_reg__1_n_90;
  wire buff0_reg__1_n_91;
  wire buff0_reg__1_n_92;
  wire buff0_reg__1_n_93;
  wire buff0_reg__1_n_94;
  wire buff0_reg__1_n_95;
  wire buff0_reg__1_n_96;
  wire buff0_reg__1_n_97;
  wire buff0_reg__1_n_98;
  wire buff0_reg__1_n_99;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_155;
  wire buff0_reg_n_156;
  wire buff0_reg_n_157;
  wire buff0_reg_n_158;
  wire buff0_reg_n_159;
  wire buff0_reg_n_160;
  wire [99:52]\^buff1_reg ;
  wire buff1_reg__0_n_100;
  wire buff1_reg__0_n_101;
  wire buff1_reg__0_n_102;
  wire buff1_reg__0_n_103;
  wire buff1_reg__0_n_104;
  wire buff1_reg__0_n_105;
  wire buff1_reg__0_n_106;
  wire buff1_reg__0_n_107;
  wire buff1_reg__0_n_108;
  wire buff1_reg__0_n_109;
  wire buff1_reg__0_n_110;
  wire buff1_reg__0_n_111;
  wire buff1_reg__0_n_112;
  wire buff1_reg__0_n_65;
  wire buff1_reg__0_n_66;
  wire buff1_reg__0_n_67;
  wire buff1_reg__0_n_68;
  wire buff1_reg__0_n_69;
  wire buff1_reg__0_n_70;
  wire buff1_reg__0_n_71;
  wire buff1_reg__0_n_72;
  wire buff1_reg__0_n_73;
  wire buff1_reg__0_n_74;
  wire buff1_reg__0_n_75;
  wire buff1_reg__0_n_76;
  wire buff1_reg__0_n_77;
  wire buff1_reg__0_n_78;
  wire buff1_reg__0_n_79;
  wire buff1_reg__0_n_80;
  wire buff1_reg__0_n_81;
  wire buff1_reg__0_n_82;
  wire buff1_reg__0_n_83;
  wire buff1_reg__0_n_84;
  wire buff1_reg__0_n_85;
  wire buff1_reg__0_n_86;
  wire buff1_reg__0_n_87;
  wire buff1_reg__0_n_88;
  wire buff1_reg__0_n_89;
  wire buff1_reg__0_n_90;
  wire buff1_reg__0_n_91;
  wire buff1_reg__0_n_92;
  wire buff1_reg__0_n_93;
  wire buff1_reg__0_n_94;
  wire buff1_reg__0_n_95;
  wire buff1_reg__0_n_96;
  wire buff1_reg__0_n_97;
  wire buff1_reg__0_n_98;
  wire buff1_reg__0_n_99;
  wire buff1_reg__1_n_100;
  wire buff1_reg__1_n_101;
  wire buff1_reg__1_n_102;
  wire buff1_reg__1_n_103;
  wire buff1_reg__1_n_104;
  wire buff1_reg__1_n_105;
  wire buff1_reg__1_n_106;
  wire buff1_reg__1_n_107;
  wire buff1_reg__1_n_108;
  wire buff1_reg__1_n_109;
  wire buff1_reg__1_n_110;
  wire buff1_reg__1_n_111;
  wire buff1_reg__1_n_112;
  wire buff1_reg__1_n_65;
  wire buff1_reg__1_n_66;
  wire buff1_reg__1_n_67;
  wire buff1_reg__1_n_68;
  wire buff1_reg__1_n_69;
  wire buff1_reg__1_n_70;
  wire buff1_reg__1_n_71;
  wire buff1_reg__1_n_72;
  wire buff1_reg__1_n_73;
  wire buff1_reg__1_n_74;
  wire buff1_reg__1_n_75;
  wire buff1_reg__1_n_76;
  wire buff1_reg__1_n_77;
  wire buff1_reg__1_n_78;
  wire buff1_reg__1_n_79;
  wire buff1_reg__1_n_80;
  wire buff1_reg__1_n_81;
  wire buff1_reg__1_n_82;
  wire buff1_reg__1_n_83;
  wire buff1_reg__1_n_84;
  wire buff1_reg__1_n_85;
  wire buff1_reg__1_n_86;
  wire buff1_reg__1_n_87;
  wire buff1_reg__1_n_88;
  wire buff1_reg__1_n_89;
  wire buff1_reg__1_n_90;
  wire buff1_reg__1_n_91;
  wire buff1_reg__1_n_92;
  wire buff1_reg__1_n_93;
  wire buff1_reg__1_n_94;
  wire buff1_reg__1_n_95;
  wire buff1_reg__1_n_96;
  wire buff1_reg__1_n_97;
  wire buff1_reg__1_n_98;
  wire buff1_reg__1_n_99;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire \buff1_reg_n_7_[0] ;
  wire \buff1_reg_n_7_[10] ;
  wire \buff1_reg_n_7_[11] ;
  wire \buff1_reg_n_7_[12] ;
  wire \buff1_reg_n_7_[13] ;
  wire \buff1_reg_n_7_[14] ;
  wire \buff1_reg_n_7_[15] ;
  wire \buff1_reg_n_7_[16] ;
  wire \buff1_reg_n_7_[1] ;
  wire \buff1_reg_n_7_[2] ;
  wire \buff1_reg_n_7_[3] ;
  wire \buff1_reg_n_7_[4] ;
  wire \buff1_reg_n_7_[5] ;
  wire \buff1_reg_n_7_[6] ;
  wire \buff1_reg_n_7_[7] ;
  wire \buff1_reg_n_7_[8] ;
  wire \buff1_reg_n_7_[9] ;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire \buff2[52]_i_10_n_7 ;
  wire \buff2[52]_i_11_n_7 ;
  wire \buff2[52]_i_12_n_7 ;
  wire \buff2[52]_i_14_n_7 ;
  wire \buff2[52]_i_15_n_7 ;
  wire \buff2[52]_i_16_n_7 ;
  wire \buff2[52]_i_17_n_7 ;
  wire \buff2[52]_i_19_n_7 ;
  wire \buff2[52]_i_20_n_7 ;
  wire \buff2[52]_i_21_n_7 ;
  wire \buff2[52]_i_22_n_7 ;
  wire \buff2[52]_i_23_n_7 ;
  wire \buff2[52]_i_24_n_7 ;
  wire \buff2[52]_i_25_n_7 ;
  wire \buff2[52]_i_3_n_7 ;
  wire \buff2[52]_i_4_n_7 ;
  wire \buff2[52]_i_5_n_7 ;
  wire \buff2[52]_i_6_n_7 ;
  wire \buff2[52]_i_7_n_7 ;
  wire \buff2[52]_i_9_n_7 ;
  wire \buff2[56]_i_2_n_7 ;
  wire \buff2[56]_i_3_n_7 ;
  wire \buff2[56]_i_4_n_7 ;
  wire \buff2[56]_i_5_n_7 ;
  wire \buff2[56]_i_6_n_7 ;
  wire \buff2[56]_i_7_n_7 ;
  wire \buff2[56]_i_8_n_7 ;
  wire \buff2[56]_i_9_n_7 ;
  wire \buff2[60]_i_2_n_7 ;
  wire \buff2[60]_i_3_n_7 ;
  wire \buff2[60]_i_4_n_7 ;
  wire \buff2[60]_i_5_n_7 ;
  wire \buff2[60]_i_6_n_7 ;
  wire \buff2[60]_i_7_n_7 ;
  wire \buff2[60]_i_8_n_7 ;
  wire \buff2[60]_i_9_n_7 ;
  wire \buff2[64]_i_2_n_7 ;
  wire \buff2[64]_i_3_n_7 ;
  wire \buff2[64]_i_4_n_7 ;
  wire \buff2[64]_i_5_n_7 ;
  wire \buff2[64]_i_6__0_n_7 ;
  wire \buff2[64]_i_7_n_7 ;
  wire \buff2[64]_i_8_n_7 ;
  wire \buff2[64]_i_9_n_7 ;
  wire \buff2[68]_i_2__0_n_7 ;
  wire \buff2[68]_i_3__0_n_7 ;
  wire \buff2[68]_i_4__0_n_7 ;
  wire \buff2[68]_i_5_n_7 ;
  wire \buff2[68]_i_6_n_7 ;
  wire \buff2[68]_i_7_n_7 ;
  wire \buff2[68]_i_8_n_7 ;
  wire \buff2[68]_i_9_n_7 ;
  wire \buff2[72]_i_2__0_n_7 ;
  wire \buff2[72]_i_3__0_n_7 ;
  wire \buff2[72]_i_4__0_n_7 ;
  wire \buff2[72]_i_5__0_n_7 ;
  wire \buff2[72]_i_6_n_7 ;
  wire \buff2[72]_i_7_n_7 ;
  wire \buff2[72]_i_8_n_7 ;
  wire \buff2[72]_i_9_n_7 ;
  wire \buff2[76]_i_2__0_n_7 ;
  wire \buff2[76]_i_3__0_n_7 ;
  wire \buff2[76]_i_4__0_n_7 ;
  wire \buff2[76]_i_5__0_n_7 ;
  wire \buff2[76]_i_6_n_7 ;
  wire \buff2[76]_i_7_n_7 ;
  wire \buff2[76]_i_8_n_7 ;
  wire \buff2[76]_i_9_n_7 ;
  wire \buff2[80]_i_2__0_n_7 ;
  wire \buff2[80]_i_3__0_n_7 ;
  wire \buff2[80]_i_4__0_n_7 ;
  wire \buff2[80]_i_5__0_n_7 ;
  wire \buff2[80]_i_6_n_7 ;
  wire \buff2[80]_i_7_n_7 ;
  wire \buff2[80]_i_8_n_7 ;
  wire \buff2[80]_i_9_n_7 ;
  wire \buff2[84]_i_2_n_7 ;
  wire \buff2[84]_i_3__0_n_7 ;
  wire \buff2[84]_i_4__0_n_7 ;
  wire \buff2[84]_i_5__0_n_7 ;
  wire \buff2[84]_i_6__0_n_7 ;
  wire \buff2[84]_i_7__0_n_7 ;
  wire \buff2[88]_i_2__0_n_7 ;
  wire \buff2[88]_i_3__0_n_7 ;
  wire \buff2[88]_i_4__0_n_7 ;
  wire \buff2[88]_i_5__0_n_7 ;
  wire \buff2[92]_i_2__0_n_7 ;
  wire \buff2[92]_i_3__0_n_7 ;
  wire \buff2[92]_i_4__0_n_7 ;
  wire \buff2[92]_i_5__0_n_7 ;
  wire \buff2[96]_i_2__0_n_7 ;
  wire \buff2[96]_i_3__0_n_7 ;
  wire \buff2[96]_i_4__0_n_7 ;
  wire \buff2[96]_i_5__0_n_7 ;
  wire \buff2[99]_i_2_n_7 ;
  wire \buff2[99]_i_3_n_7 ;
  wire \buff2[99]_i_4_n_7 ;
  wire \buff2_reg[52]_0 ;
  wire \buff2_reg[52]_i_13_n_10 ;
  wire \buff2_reg[52]_i_13_n_7 ;
  wire \buff2_reg[52]_i_13_n_8 ;
  wire \buff2_reg[52]_i_13_n_9 ;
  wire \buff2_reg[52]_i_18_n_10 ;
  wire \buff2_reg[52]_i_18_n_7 ;
  wire \buff2_reg[52]_i_18_n_8 ;
  wire \buff2_reg[52]_i_18_n_9 ;
  wire \buff2_reg[52]_i_1_n_10 ;
  wire \buff2_reg[52]_i_1_n_7 ;
  wire \buff2_reg[52]_i_1_n_8 ;
  wire \buff2_reg[52]_i_1_n_9 ;
  wire \buff2_reg[52]_i_2_n_10 ;
  wire \buff2_reg[52]_i_2_n_7 ;
  wire \buff2_reg[52]_i_2_n_8 ;
  wire \buff2_reg[52]_i_2_n_9 ;
  wire \buff2_reg[52]_i_8_n_10 ;
  wire \buff2_reg[52]_i_8_n_7 ;
  wire \buff2_reg[52]_i_8_n_8 ;
  wire \buff2_reg[52]_i_8_n_9 ;
  wire \buff2_reg[53]_0 ;
  wire \buff2_reg[54]_0 ;
  wire \buff2_reg[55]_0 ;
  wire \buff2_reg[56]_0 ;
  wire \buff2_reg[56]_i_1_n_10 ;
  wire \buff2_reg[56]_i_1_n_7 ;
  wire \buff2_reg[56]_i_1_n_8 ;
  wire \buff2_reg[56]_i_1_n_9 ;
  wire \buff2_reg[57]_0 ;
  wire \buff2_reg[58]_0 ;
  wire \buff2_reg[59]_0 ;
  wire \buff2_reg[60]_0 ;
  wire \buff2_reg[60]_i_1_n_10 ;
  wire \buff2_reg[60]_i_1_n_7 ;
  wire \buff2_reg[60]_i_1_n_8 ;
  wire \buff2_reg[60]_i_1_n_9 ;
  wire \buff2_reg[61]_0 ;
  wire \buff2_reg[62]_0 ;
  wire \buff2_reg[63]_0 ;
  wire \buff2_reg[64]_0 ;
  wire \buff2_reg[64]_i_1_n_10 ;
  wire \buff2_reg[64]_i_1_n_7 ;
  wire \buff2_reg[64]_i_1_n_8 ;
  wire \buff2_reg[64]_i_1_n_9 ;
  wire \buff2_reg[65]_0 ;
  wire \buff2_reg[66]_0 ;
  wire \buff2_reg[67]_0 ;
  wire \buff2_reg[68]_0 ;
  wire \buff2_reg[68]_i_1_n_10 ;
  wire \buff2_reg[68]_i_1_n_7 ;
  wire \buff2_reg[68]_i_1_n_8 ;
  wire \buff2_reg[68]_i_1_n_9 ;
  wire \buff2_reg[69]_0 ;
  wire \buff2_reg[70]_0 ;
  wire \buff2_reg[71]_0 ;
  wire \buff2_reg[72]_0 ;
  wire \buff2_reg[72]_i_1_n_10 ;
  wire \buff2_reg[72]_i_1_n_7 ;
  wire \buff2_reg[72]_i_1_n_8 ;
  wire \buff2_reg[72]_i_1_n_9 ;
  wire \buff2_reg[73]_0 ;
  wire \buff2_reg[74]_0 ;
  wire \buff2_reg[75]_0 ;
  wire \buff2_reg[76]_0 ;
  wire \buff2_reg[76]_i_1_n_10 ;
  wire \buff2_reg[76]_i_1_n_7 ;
  wire \buff2_reg[76]_i_1_n_8 ;
  wire \buff2_reg[76]_i_1_n_9 ;
  wire \buff2_reg[77]_0 ;
  wire \buff2_reg[78]_0 ;
  wire \buff2_reg[79]_0 ;
  wire \buff2_reg[80]_0 ;
  wire \buff2_reg[80]_i_1_n_10 ;
  wire \buff2_reg[80]_i_1_n_7 ;
  wire \buff2_reg[80]_i_1_n_8 ;
  wire \buff2_reg[80]_i_1_n_9 ;
  wire \buff2_reg[81]_0 ;
  wire \buff2_reg[82]_0 ;
  wire \buff2_reg[83]_0 ;
  wire \buff2_reg[84]_0 ;
  wire \buff2_reg[84]_i_1_n_10 ;
  wire \buff2_reg[84]_i_1_n_7 ;
  wire \buff2_reg[84]_i_1_n_8 ;
  wire \buff2_reg[84]_i_1_n_9 ;
  wire \buff2_reg[85]_0 ;
  wire \buff2_reg[86]_0 ;
  wire \buff2_reg[87]_0 ;
  wire \buff2_reg[88]_0 ;
  wire \buff2_reg[88]_i_1_n_10 ;
  wire \buff2_reg[88]_i_1_n_7 ;
  wire \buff2_reg[88]_i_1_n_8 ;
  wire \buff2_reg[88]_i_1_n_9 ;
  wire \buff2_reg[89]_0 ;
  wire \buff2_reg[90]_0 ;
  wire \buff2_reg[91]_0 ;
  wire \buff2_reg[92]_0 ;
  wire \buff2_reg[92]_i_1_n_10 ;
  wire \buff2_reg[92]_i_1_n_7 ;
  wire \buff2_reg[92]_i_1_n_8 ;
  wire \buff2_reg[92]_i_1_n_9 ;
  wire \buff2_reg[93]_0 ;
  wire \buff2_reg[94]_0 ;
  wire \buff2_reg[95]_0 ;
  wire \buff2_reg[96]_0 ;
  wire \buff2_reg[96]_i_1_n_10 ;
  wire \buff2_reg[96]_i_1_n_7 ;
  wire \buff2_reg[96]_i_1_n_8 ;
  wire \buff2_reg[96]_i_1_n_9 ;
  wire \buff2_reg[97]_0 ;
  wire \buff2_reg[98]_0 ;
  wire \buff2_reg[99]_0 ;
  wire \buff2_reg[99]_i_1_n_10 ;
  wire \buff2_reg[99]_i_1_n_9 ;
  wire [49:0]out;
  wire [49:0]ret_V_fu_305_p2;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_157;
  wire tmp_product__0_n_158;
  wire tmp_product__0_n_159;
  wire tmp_product__0_n_160;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_154;
  wire tmp_product__1_n_155;
  wire tmp_product__1_n_156;
  wire tmp_product__1_n_157;
  wire tmp_product__1_n_158;
  wire tmp_product__1_n_159;
  wire tmp_product__1_n_160;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_158;
  wire tmp_product_n_159;
  wire tmp_product_n_160;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_P_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_P_UNCONNECTED;
  wire NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__1_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_PCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_PCOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__1_PCOUT_UNCONNECTED;
  wire [2:0]\NLW_buff2_reg[52]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_buff2_reg[52]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_buff2_reg[52]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_buff2_reg[52]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_buff2_reg[52]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_buff2_reg[99]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_buff2_reg[99]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_P_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__1_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x17 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ret_V_fu_305_p2[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,out[49:34]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff0_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156,buff0_reg_n_157,buff0_reg_n_158,buff0_reg_n_159,buff0_reg_n_160}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x17 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ret_V_fu_305_p2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,out[49:34]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff0_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153,buff0_reg__0_n_154,buff0_reg__0_n_155,buff0_reg__0_n_156,buff0_reg__0_n_157,buff0_reg__0_n_158,buff0_reg__0_n_159,buff0_reg__0_n_160}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ret_V_fu_305_p2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,out[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__1_n_65,buff0_reg__1_n_66,buff0_reg__1_n_67,buff0_reg__1_n_68,buff0_reg__1_n_69,buff0_reg__1_n_70,buff0_reg__1_n_71,buff0_reg__1_n_72,buff0_reg__1_n_73,buff0_reg__1_n_74,buff0_reg__1_n_75,buff0_reg__1_n_76,buff0_reg__1_n_77,buff0_reg__1_n_78,buff0_reg__1_n_79,buff0_reg__1_n_80,buff0_reg__1_n_81,buff0_reg__1_n_82,buff0_reg__1_n_83,buff0_reg__1_n_84,buff0_reg__1_n_85,buff0_reg__1_n_86,buff0_reg__1_n_87,buff0_reg__1_n_88,buff0_reg__1_n_89,buff0_reg__1_n_90,buff0_reg__1_n_91,buff0_reg__1_n_92,buff0_reg__1_n_93,buff0_reg__1_n_94,buff0_reg__1_n_95,buff0_reg__1_n_96,buff0_reg__1_n_97,buff0_reg__1_n_98,buff0_reg__1_n_99,buff0_reg__1_n_100,buff0_reg__1_n_101,buff0_reg__1_n_102,buff0_reg__1_n_103,buff0_reg__1_n_104,buff0_reg__1_n_105,buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112}),
        .PATTERNBDETECT(NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153,buff0_reg__1_n_154,buff0_reg__1_n_155,buff0_reg__1_n_156,buff0_reg__1_n_157,buff0_reg__1_n_158,buff0_reg__1_n_159,buff0_reg__1_n_160}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 17x17 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ret_V_fu_305_p2[49:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,out[49:34]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105,buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160}),
        .PCOUT(NLW_buff1_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_112),
        .Q(\buff1_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(\buff1_reg_n_7_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(\buff1_reg_n_7_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(\buff1_reg_n_7_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(\buff1_reg_n_7_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(\buff1_reg_n_7_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(\buff1_reg_n_7_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(\buff1_reg_n_7_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_111),
        .Q(\buff1_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_110),
        .Q(\buff1_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_109),
        .Q(\buff1_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_108),
        .Q(\buff1_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_107),
        .Q(\buff1_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_106),
        .Q(\buff1_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(\buff1_reg_n_7_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(\buff1_reg_n_7_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(\buff1_reg_n_7_[9] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 17x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,ret_V_fu_305_p2[49:34]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff1_reg__0_n_65,buff1_reg__0_n_66,buff1_reg__0_n_67,buff1_reg__0_n_68,buff1_reg__0_n_69,buff1_reg__0_n_70,buff1_reg__0_n_71,buff1_reg__0_n_72,buff1_reg__0_n_73,buff1_reg__0_n_74,buff1_reg__0_n_75,buff1_reg__0_n_76,buff1_reg__0_n_77,buff1_reg__0_n_78,buff1_reg__0_n_79,buff1_reg__0_n_80,buff1_reg__0_n_81,buff1_reg__0_n_82,buff1_reg__0_n_83,buff1_reg__0_n_84,buff1_reg__0_n_85,buff1_reg__0_n_86,buff1_reg__0_n_87,buff1_reg__0_n_88,buff1_reg__0_n_89,buff1_reg__0_n_90,buff1_reg__0_n_91,buff1_reg__0_n_92,buff1_reg__0_n_93,buff1_reg__0_n_94,buff1_reg__0_n_95,buff1_reg__0_n_96,buff1_reg__0_n_97,buff1_reg__0_n_98,buff1_reg__0_n_99,buff1_reg__0_n_100,buff1_reg__0_n_101,buff1_reg__0_n_102,buff1_reg__0_n_103,buff1_reg__0_n_104,buff1_reg__0_n_105,buff1_reg__0_n_106,buff1_reg__0_n_107,buff1_reg__0_n_108,buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112}),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156,tmp_product__0_n_157,tmp_product__0_n_158,tmp_product__0_n_159,tmp_product__0_n_160}),
        .PCOUT(NLW_buff1_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ret_V_fu_305_p2[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,out[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff1_reg__1_n_65,buff1_reg__1_n_66,buff1_reg__1_n_67,buff1_reg__1_n_68,buff1_reg__1_n_69,buff1_reg__1_n_70,buff1_reg__1_n_71,buff1_reg__1_n_72,buff1_reg__1_n_73,buff1_reg__1_n_74,buff1_reg__1_n_75,buff1_reg__1_n_76,buff1_reg__1_n_77,buff1_reg__1_n_78,buff1_reg__1_n_79,buff1_reg__1_n_80,buff1_reg__1_n_81,buff1_reg__1_n_82,buff1_reg__1_n_83,buff1_reg__1_n_84,buff1_reg__1_n_85,buff1_reg__1_n_86,buff1_reg__1_n_87,buff1_reg__1_n_88,buff1_reg__1_n_89,buff1_reg__1_n_90,buff1_reg__1_n_91,buff1_reg__1_n_92,buff1_reg__1_n_93,buff1_reg__1_n_94,buff1_reg__1_n_95,buff1_reg__1_n_96,buff1_reg__1_n_97,buff1_reg__1_n_98,buff1_reg__1_n_99,buff1_reg__1_n_100,buff1_reg__1_n_101,buff1_reg__1_n_102,buff1_reg__1_n_103,buff1_reg__1_n_104,buff1_reg__1_n_105,buff1_reg__1_n_106,buff1_reg__1_n_107,buff1_reg__1_n_108,buff1_reg__1_n_109,buff1_reg__1_n_110,buff1_reg__1_n_111,buff1_reg__1_n_112}),
        .PATTERNBDETECT(NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153,tmp_product__1_n_154,tmp_product__1_n_155,tmp_product__1_n_156,tmp_product__1_n_157,tmp_product__1_n_158,tmp_product__1_n_159,tmp_product__1_n_160}),
        .PCOUT(NLW_buff1_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_10 
       (.I0(buff1_reg__1_n_82),
        .I1(buff1_reg__0_n_99),
        .O(\buff2[52]_i_10_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_11 
       (.I0(buff1_reg__1_n_83),
        .I1(buff1_reg__0_n_100),
        .O(\buff2[52]_i_11_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_12 
       (.I0(buff1_reg__1_n_84),
        .I1(buff1_reg__0_n_101),
        .O(\buff2[52]_i_12_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_14 
       (.I0(buff1_reg__1_n_85),
        .I1(buff1_reg__0_n_102),
        .O(\buff2[52]_i_14_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_15 
       (.I0(buff1_reg__1_n_86),
        .I1(buff1_reg__0_n_103),
        .O(\buff2[52]_i_15_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_16 
       (.I0(buff1_reg__1_n_87),
        .I1(buff1_reg__0_n_104),
        .O(\buff2[52]_i_16_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_17 
       (.I0(buff1_reg__1_n_88),
        .I1(buff1_reg__0_n_105),
        .O(\buff2[52]_i_17_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_19 
       (.I0(buff1_reg__1_n_89),
        .I1(buff1_reg__0_n_106),
        .O(\buff2[52]_i_19_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_20 
       (.I0(buff1_reg__1_n_90),
        .I1(buff1_reg__0_n_107),
        .O(\buff2[52]_i_20_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_21 
       (.I0(buff1_reg__1_n_91),
        .I1(buff1_reg__0_n_108),
        .O(\buff2[52]_i_21_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_22 
       (.I0(buff1_reg__1_n_92),
        .I1(buff1_reg__0_n_109),
        .O(\buff2[52]_i_22_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_23 
       (.I0(buff1_reg__1_n_93),
        .I1(buff1_reg__0_n_110),
        .O(\buff2[52]_i_23_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_24 
       (.I0(buff1_reg__1_n_94),
        .I1(buff1_reg__0_n_111),
        .O(\buff2[52]_i_24_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_25 
       (.I0(buff1_reg__1_n_95),
        .I1(buff1_reg__0_n_112),
        .O(\buff2[52]_i_25_n_7 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[52]_i_3 
       (.I0(buff1_reg__1_n_77),
        .I1(\buff1_reg_n_7_[1] ),
        .I2(buff1_reg__0_n_94),
        .O(\buff2[52]_i_3_n_7 ));
  (* HLUTNM = "lutpair26" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \buff2[52]_i_4 
       (.I0(\buff1_reg_n_7_[1] ),
        .I1(buff1_reg__0_n_94),
        .I2(buff1_reg__1_n_77),
        .I3(buff1_reg__0_n_95),
        .I4(\buff1_reg_n_7_[0] ),
        .O(\buff2[52]_i_4_n_7 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[52]_i_5 
       (.I0(\buff1_reg_n_7_[0] ),
        .I1(buff1_reg__0_n_95),
        .I2(buff1_reg__1_n_78),
        .O(\buff2[52]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_6 
       (.I0(buff1_reg__1_n_79),
        .I1(buff1_reg__0_n_96),
        .O(\buff2[52]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_7 
       (.I0(buff1_reg__1_n_80),
        .I1(buff1_reg__0_n_97),
        .O(\buff2[52]_i_7_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_9 
       (.I0(buff1_reg__1_n_81),
        .I1(buff1_reg__0_n_98),
        .O(\buff2[52]_i_9_n_7 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_2 
       (.I0(\buff1_reg_n_7_[4] ),
        .I1(buff1_reg__0_n_91),
        .I2(buff1_reg__1_n_74),
        .O(\buff2[56]_i_2_n_7 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_3 
       (.I0(\buff1_reg_n_7_[3] ),
        .I1(buff1_reg__0_n_92),
        .I2(buff1_reg__1_n_75),
        .O(\buff2[56]_i_3_n_7 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_4 
       (.I0(\buff1_reg_n_7_[2] ),
        .I1(buff1_reg__0_n_93),
        .I2(buff1_reg__1_n_76),
        .O(\buff2[56]_i_4_n_7 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_5 
       (.I0(\buff1_reg_n_7_[1] ),
        .I1(buff1_reg__0_n_94),
        .I2(buff1_reg__1_n_77),
        .O(\buff2[56]_i_5_n_7 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_6 
       (.I0(\buff1_reg_n_7_[5] ),
        .I1(buff1_reg__0_n_90),
        .I2(buff1_reg__1_n_73),
        .I3(\buff2[56]_i_2_n_7 ),
        .O(\buff2[56]_i_6_n_7 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_7 
       (.I0(\buff1_reg_n_7_[4] ),
        .I1(buff1_reg__0_n_91),
        .I2(buff1_reg__1_n_74),
        .I3(\buff2[56]_i_3_n_7 ),
        .O(\buff2[56]_i_7_n_7 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_8 
       (.I0(\buff1_reg_n_7_[3] ),
        .I1(buff1_reg__0_n_92),
        .I2(buff1_reg__1_n_75),
        .I3(\buff2[56]_i_4_n_7 ),
        .O(\buff2[56]_i_8_n_7 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_9 
       (.I0(\buff1_reg_n_7_[2] ),
        .I1(buff1_reg__0_n_93),
        .I2(buff1_reg__1_n_76),
        .I3(\buff2[56]_i_5_n_7 ),
        .O(\buff2[56]_i_9_n_7 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_2 
       (.I0(\buff1_reg_n_7_[8] ),
        .I1(buff1_reg__0_n_87),
        .I2(buff1_reg__1_n_70),
        .O(\buff2[60]_i_2_n_7 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_3 
       (.I0(\buff1_reg_n_7_[7] ),
        .I1(buff1_reg__0_n_88),
        .I2(buff1_reg__1_n_71),
        .O(\buff2[60]_i_3_n_7 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_4 
       (.I0(\buff1_reg_n_7_[6] ),
        .I1(buff1_reg__0_n_89),
        .I2(buff1_reg__1_n_72),
        .O(\buff2[60]_i_4_n_7 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_5 
       (.I0(\buff1_reg_n_7_[5] ),
        .I1(buff1_reg__0_n_90),
        .I2(buff1_reg__1_n_73),
        .O(\buff2[60]_i_5_n_7 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_6 
       (.I0(\buff1_reg_n_7_[9] ),
        .I1(buff1_reg__0_n_86),
        .I2(buff1_reg__1_n_69),
        .I3(\buff2[60]_i_2_n_7 ),
        .O(\buff2[60]_i_6_n_7 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_7 
       (.I0(\buff1_reg_n_7_[8] ),
        .I1(buff1_reg__0_n_87),
        .I2(buff1_reg__1_n_70),
        .I3(\buff2[60]_i_3_n_7 ),
        .O(\buff2[60]_i_7_n_7 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_8 
       (.I0(\buff1_reg_n_7_[7] ),
        .I1(buff1_reg__0_n_88),
        .I2(buff1_reg__1_n_71),
        .I3(\buff2[60]_i_4_n_7 ),
        .O(\buff2[60]_i_8_n_7 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_9 
       (.I0(\buff1_reg_n_7_[6] ),
        .I1(buff1_reg__0_n_89),
        .I2(buff1_reg__1_n_72),
        .I3(\buff2[60]_i_5_n_7 ),
        .O(\buff2[60]_i_9_n_7 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[64]_i_2 
       (.I0(buff1_reg__1_n_65),
        .I1(buff1_reg__0_n_82),
        .I2(\buff1_reg_n_7_[13] ),
        .O(\buff2[64]_i_2_n_7 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[64]_i_3 
       (.I0(\buff1_reg_n_7_[11] ),
        .I1(buff1_reg__0_n_84),
        .I2(buff1_reg__1_n_67),
        .O(\buff2[64]_i_3_n_7 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[64]_i_4 
       (.I0(\buff1_reg_n_7_[10] ),
        .I1(buff1_reg__0_n_85),
        .I2(buff1_reg__1_n_68),
        .O(\buff2[64]_i_4_n_7 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[64]_i_5 
       (.I0(\buff1_reg_n_7_[9] ),
        .I1(buff1_reg__0_n_86),
        .I2(buff1_reg__1_n_69),
        .O(\buff2[64]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \buff2[64]_i_6__0 
       (.I0(buff1_reg__1_n_65),
        .I1(buff1_reg__0_n_82),
        .I2(\buff1_reg_n_7_[13] ),
        .I3(buff1_reg__1_n_66),
        .I4(buff1_reg__0_n_83),
        .I5(\buff1_reg_n_7_[12] ),
        .O(\buff2[64]_i_6__0_n_7 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[64]_i_7 
       (.I0(\buff2[64]_i_3_n_7 ),
        .I1(buff1_reg__0_n_83),
        .I2(\buff1_reg_n_7_[12] ),
        .I3(buff1_reg__1_n_66),
        .O(\buff2[64]_i_7_n_7 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[64]_i_8 
       (.I0(\buff1_reg_n_7_[11] ),
        .I1(buff1_reg__0_n_84),
        .I2(buff1_reg__1_n_67),
        .I3(\buff2[64]_i_4_n_7 ),
        .O(\buff2[64]_i_8_n_7 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[64]_i_9 
       (.I0(\buff1_reg_n_7_[10] ),
        .I1(buff1_reg__0_n_85),
        .I2(buff1_reg__1_n_68),
        .I3(\buff2[64]_i_5_n_7 ),
        .O(\buff2[64]_i_9_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[68]_i_2__0 
       (.I0(\buff1_reg_n_7_[15] ),
        .I1(buff1_reg__0_n_80),
        .I2(\buff1_reg_n_7_[16] ),
        .I3(buff1_reg__0_n_79),
        .O(\buff2[68]_i_2__0_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[68]_i_3__0 
       (.I0(\buff1_reg_n_7_[14] ),
        .I1(buff1_reg__0_n_81),
        .I2(\buff1_reg_n_7_[15] ),
        .I3(buff1_reg__0_n_80),
        .O(\buff2[68]_i_3__0_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[68]_i_4__0 
       (.I0(\buff1_reg_n_7_[13] ),
        .I1(buff1_reg__0_n_82),
        .I2(\buff1_reg_n_7_[14] ),
        .I3(buff1_reg__0_n_81),
        .O(\buff2[68]_i_4__0_n_7 ));
  LUT3 #(
    .INIT(8'h09)) 
    \buff2[68]_i_5 
       (.I0(\buff1_reg_n_7_[13] ),
        .I1(buff1_reg__0_n_82),
        .I2(buff1_reg__1_n_65),
        .O(\buff2[68]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[68]_i_6 
       (.I0(buff1_reg__0_n_80),
        .I1(\buff1_reg_n_7_[15] ),
        .I2(buff1_reg__0_n_78),
        .I3(buff1_reg_n_112),
        .I4(buff1_reg__0_n_79),
        .I5(\buff1_reg_n_7_[16] ),
        .O(\buff2[68]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[68]_i_7 
       (.I0(buff1_reg__0_n_81),
        .I1(\buff1_reg_n_7_[14] ),
        .I2(buff1_reg__0_n_79),
        .I3(\buff1_reg_n_7_[16] ),
        .I4(buff1_reg__0_n_80),
        .I5(\buff1_reg_n_7_[15] ),
        .O(\buff2[68]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[68]_i_8 
       (.I0(buff1_reg__0_n_82),
        .I1(\buff1_reg_n_7_[13] ),
        .I2(buff1_reg__0_n_80),
        .I3(\buff1_reg_n_7_[15] ),
        .I4(buff1_reg__0_n_81),
        .I5(\buff1_reg_n_7_[14] ),
        .O(\buff2[68]_i_8_n_7 ));
  LUT5 #(
    .INIT(32'h693C3C96)) 
    \buff2[68]_i_9 
       (.I0(buff1_reg__1_n_65),
        .I1(buff1_reg__0_n_81),
        .I2(\buff1_reg_n_7_[14] ),
        .I3(buff1_reg__0_n_82),
        .I4(\buff1_reg_n_7_[13] ),
        .O(\buff2[68]_i_9_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[72]_i_2__0 
       (.I0(buff1_reg_n_110),
        .I1(buff1_reg__0_n_76),
        .I2(buff1_reg_n_109),
        .I3(buff1_reg__0_n_75),
        .O(\buff2[72]_i_2__0_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[72]_i_3__0 
       (.I0(buff1_reg_n_111),
        .I1(buff1_reg__0_n_77),
        .I2(buff1_reg_n_110),
        .I3(buff1_reg__0_n_76),
        .O(\buff2[72]_i_3__0_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[72]_i_4__0 
       (.I0(buff1_reg_n_112),
        .I1(buff1_reg__0_n_78),
        .I2(buff1_reg_n_111),
        .I3(buff1_reg__0_n_77),
        .O(\buff2[72]_i_4__0_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[72]_i_5__0 
       (.I0(\buff1_reg_n_7_[16] ),
        .I1(buff1_reg__0_n_79),
        .I2(buff1_reg_n_112),
        .I3(buff1_reg__0_n_78),
        .O(\buff2[72]_i_5__0_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[72]_i_6 
       (.I0(buff1_reg__0_n_76),
        .I1(buff1_reg_n_110),
        .I2(buff1_reg__0_n_74),
        .I3(buff1_reg_n_108),
        .I4(buff1_reg__0_n_75),
        .I5(buff1_reg_n_109),
        .O(\buff2[72]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[72]_i_7 
       (.I0(buff1_reg__0_n_77),
        .I1(buff1_reg_n_111),
        .I2(buff1_reg__0_n_75),
        .I3(buff1_reg_n_109),
        .I4(buff1_reg__0_n_76),
        .I5(buff1_reg_n_110),
        .O(\buff2[72]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[72]_i_8 
       (.I0(buff1_reg__0_n_78),
        .I1(buff1_reg_n_112),
        .I2(buff1_reg__0_n_76),
        .I3(buff1_reg_n_110),
        .I4(buff1_reg__0_n_77),
        .I5(buff1_reg_n_111),
        .O(\buff2[72]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[72]_i_9 
       (.I0(buff1_reg__0_n_79),
        .I1(\buff1_reg_n_7_[16] ),
        .I2(buff1_reg__0_n_77),
        .I3(buff1_reg_n_111),
        .I4(buff1_reg__0_n_78),
        .I5(buff1_reg_n_112),
        .O(\buff2[72]_i_9_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[76]_i_2__0 
       (.I0(buff1_reg_n_106),
        .I1(buff1_reg__0_n_72),
        .I2(buff1_reg_n_105),
        .I3(buff1_reg__0_n_71),
        .O(\buff2[76]_i_2__0_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[76]_i_3__0 
       (.I0(buff1_reg_n_107),
        .I1(buff1_reg__0_n_73),
        .I2(buff1_reg_n_106),
        .I3(buff1_reg__0_n_72),
        .O(\buff2[76]_i_3__0_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[76]_i_4__0 
       (.I0(buff1_reg_n_108),
        .I1(buff1_reg__0_n_74),
        .I2(buff1_reg_n_107),
        .I3(buff1_reg__0_n_73),
        .O(\buff2[76]_i_4__0_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[76]_i_5__0 
       (.I0(buff1_reg_n_109),
        .I1(buff1_reg__0_n_75),
        .I2(buff1_reg_n_108),
        .I3(buff1_reg__0_n_74),
        .O(\buff2[76]_i_5__0_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[76]_i_6 
       (.I0(buff1_reg__0_n_72),
        .I1(buff1_reg_n_106),
        .I2(buff1_reg__0_n_70),
        .I3(buff1_reg_n_104),
        .I4(buff1_reg__0_n_71),
        .I5(buff1_reg_n_105),
        .O(\buff2[76]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[76]_i_7 
       (.I0(buff1_reg__0_n_73),
        .I1(buff1_reg_n_107),
        .I2(buff1_reg__0_n_71),
        .I3(buff1_reg_n_105),
        .I4(buff1_reg__0_n_72),
        .I5(buff1_reg_n_106),
        .O(\buff2[76]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[76]_i_8 
       (.I0(buff1_reg__0_n_74),
        .I1(buff1_reg_n_108),
        .I2(buff1_reg__0_n_72),
        .I3(buff1_reg_n_106),
        .I4(buff1_reg__0_n_73),
        .I5(buff1_reg_n_107),
        .O(\buff2[76]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[76]_i_9 
       (.I0(buff1_reg__0_n_75),
        .I1(buff1_reg_n_109),
        .I2(buff1_reg__0_n_73),
        .I3(buff1_reg_n_107),
        .I4(buff1_reg__0_n_74),
        .I5(buff1_reg_n_108),
        .O(\buff2[76]_i_9_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[80]_i_2__0 
       (.I0(buff1_reg_n_102),
        .I1(buff1_reg__0_n_68),
        .I2(buff1_reg_n_101),
        .I3(buff1_reg__0_n_67),
        .O(\buff2[80]_i_2__0_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[80]_i_3__0 
       (.I0(buff1_reg_n_103),
        .I1(buff1_reg__0_n_69),
        .I2(buff1_reg_n_102),
        .I3(buff1_reg__0_n_68),
        .O(\buff2[80]_i_3__0_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[80]_i_4__0 
       (.I0(buff1_reg_n_104),
        .I1(buff1_reg__0_n_70),
        .I2(buff1_reg_n_103),
        .I3(buff1_reg__0_n_69),
        .O(\buff2[80]_i_4__0_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[80]_i_5__0 
       (.I0(buff1_reg_n_105),
        .I1(buff1_reg__0_n_71),
        .I2(buff1_reg_n_104),
        .I3(buff1_reg__0_n_70),
        .O(\buff2[80]_i_5__0_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[80]_i_6 
       (.I0(buff1_reg__0_n_68),
        .I1(buff1_reg_n_102),
        .I2(buff1_reg__0_n_66),
        .I3(buff1_reg_n_100),
        .I4(buff1_reg__0_n_67),
        .I5(buff1_reg_n_101),
        .O(\buff2[80]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[80]_i_7 
       (.I0(buff1_reg__0_n_69),
        .I1(buff1_reg_n_103),
        .I2(buff1_reg__0_n_67),
        .I3(buff1_reg_n_101),
        .I4(buff1_reg__0_n_68),
        .I5(buff1_reg_n_102),
        .O(\buff2[80]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[80]_i_8 
       (.I0(buff1_reg__0_n_70),
        .I1(buff1_reg_n_104),
        .I2(buff1_reg__0_n_68),
        .I3(buff1_reg_n_102),
        .I4(buff1_reg__0_n_69),
        .I5(buff1_reg_n_103),
        .O(\buff2[80]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[80]_i_9 
       (.I0(buff1_reg__0_n_71),
        .I1(buff1_reg_n_105),
        .I2(buff1_reg__0_n_69),
        .I3(buff1_reg_n_103),
        .I4(buff1_reg__0_n_70),
        .I5(buff1_reg_n_104),
        .O(\buff2[80]_i_9_n_7 ));
  LUT4 #(
    .INIT(16'hDDD4)) 
    \buff2[84]_i_2 
       (.I0(buff1_reg__0_n_65),
        .I1(buff1_reg_n_99),
        .I2(buff1_reg_n_100),
        .I3(buff1_reg__0_n_66),
        .O(\buff2[84]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[84]_i_3__0 
       (.I0(buff1_reg_n_101),
        .I1(buff1_reg__0_n_67),
        .I2(buff1_reg_n_100),
        .I3(buff1_reg__0_n_66),
        .O(\buff2[84]_i_3__0_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[84]_i_4__0 
       (.I0(buff1_reg_n_97),
        .I1(buff1_reg_n_96),
        .O(\buff2[84]_i_4__0_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[84]_i_5__0 
       (.I0(buff1_reg_n_98),
        .I1(buff1_reg_n_97),
        .O(\buff2[84]_i_5__0_n_7 ));
  LUT5 #(
    .INIT(32'hE0FE1F01)) 
    \buff2[84]_i_6__0 
       (.I0(buff1_reg__0_n_66),
        .I1(buff1_reg_n_100),
        .I2(buff1_reg_n_99),
        .I3(buff1_reg__0_n_65),
        .I4(buff1_reg_n_98),
        .O(\buff2[84]_i_6__0_n_7 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[84]_i_7__0 
       (.I0(buff1_reg__0_n_67),
        .I1(buff1_reg_n_101),
        .I2(buff1_reg__0_n_65),
        .I3(buff1_reg_n_99),
        .I4(buff1_reg__0_n_66),
        .I5(buff1_reg_n_100),
        .O(\buff2[84]_i_7__0_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[88]_i_2__0 
       (.I0(buff1_reg_n_93),
        .I1(buff1_reg_n_92),
        .O(\buff2[88]_i_2__0_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[88]_i_3__0 
       (.I0(buff1_reg_n_94),
        .I1(buff1_reg_n_93),
        .O(\buff2[88]_i_3__0_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[88]_i_4__0 
       (.I0(buff1_reg_n_95),
        .I1(buff1_reg_n_94),
        .O(\buff2[88]_i_4__0_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[88]_i_5__0 
       (.I0(buff1_reg_n_96),
        .I1(buff1_reg_n_95),
        .O(\buff2[88]_i_5__0_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[92]_i_2__0 
       (.I0(buff1_reg_n_89),
        .I1(buff1_reg_n_88),
        .O(\buff2[92]_i_2__0_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[92]_i_3__0 
       (.I0(buff1_reg_n_90),
        .I1(buff1_reg_n_89),
        .O(\buff2[92]_i_3__0_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[92]_i_4__0 
       (.I0(buff1_reg_n_91),
        .I1(buff1_reg_n_90),
        .O(\buff2[92]_i_4__0_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[92]_i_5__0 
       (.I0(buff1_reg_n_92),
        .I1(buff1_reg_n_91),
        .O(\buff2[92]_i_5__0_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[96]_i_2__0 
       (.I0(buff1_reg_n_85),
        .I1(buff1_reg_n_84),
        .O(\buff2[96]_i_2__0_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[96]_i_3__0 
       (.I0(buff1_reg_n_86),
        .I1(buff1_reg_n_85),
        .O(\buff2[96]_i_3__0_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[96]_i_4__0 
       (.I0(buff1_reg_n_87),
        .I1(buff1_reg_n_86),
        .O(\buff2[96]_i_4__0_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[96]_i_5__0 
       (.I0(buff1_reg_n_88),
        .I1(buff1_reg_n_87),
        .O(\buff2[96]_i_5__0_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[99]_i_2 
       (.I0(buff1_reg_n_82),
        .I1(buff1_reg_n_81),
        .O(\buff2[99]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[99]_i_3 
       (.I0(buff1_reg_n_83),
        .I1(buff1_reg_n_82),
        .O(\buff2[99]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[99]_i_4 
       (.I0(buff1_reg_n_84),
        .I1(buff1_reg_n_83),
        .O(\buff2[99]_i_4_n_7 ));
  FDRE \buff2_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [52]),
        .Q(\buff2_reg[52]_0 ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[52]_i_1 
       (.CI(\buff2_reg[52]_i_2_n_7 ),
        .CO({\buff2_reg[52]_i_1_n_7 ,\buff2_reg[52]_i_1_n_8 ,\buff2_reg[52]_i_1_n_9 ,\buff2_reg[52]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\buff2[52]_i_3_n_7 ,buff1_reg__1_n_78,buff1_reg__1_n_79,buff1_reg__1_n_80}),
        .O({\^buff1_reg [52],\NLW_buff2_reg[52]_i_1_O_UNCONNECTED [2:0]}),
        .S({\buff2[52]_i_4_n_7 ,\buff2[52]_i_5_n_7 ,\buff2[52]_i_6_n_7 ,\buff2[52]_i_7_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[52]_i_13 
       (.CI(\buff2_reg[52]_i_18_n_7 ),
        .CO({\buff2_reg[52]_i_13_n_7 ,\buff2_reg[52]_i_13_n_8 ,\buff2_reg[52]_i_13_n_9 ,\buff2_reg[52]_i_13_n_10 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_89,buff1_reg__1_n_90,buff1_reg__1_n_91,buff1_reg__1_n_92}),
        .O(\NLW_buff2_reg[52]_i_13_O_UNCONNECTED [3:0]),
        .S({\buff2[52]_i_19_n_7 ,\buff2[52]_i_20_n_7 ,\buff2[52]_i_21_n_7 ,\buff2[52]_i_22_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[52]_i_18 
       (.CI(1'b0),
        .CO({\buff2_reg[52]_i_18_n_7 ,\buff2_reg[52]_i_18_n_8 ,\buff2_reg[52]_i_18_n_9 ,\buff2_reg[52]_i_18_n_10 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_93,buff1_reg__1_n_94,buff1_reg__1_n_95,1'b0}),
        .O(\NLW_buff2_reg[52]_i_18_O_UNCONNECTED [3:0]),
        .S({\buff2[52]_i_23_n_7 ,\buff2[52]_i_24_n_7 ,\buff2[52]_i_25_n_7 ,buff1_reg__1_n_96}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[52]_i_2 
       (.CI(\buff2_reg[52]_i_8_n_7 ),
        .CO({\buff2_reg[52]_i_2_n_7 ,\buff2_reg[52]_i_2_n_8 ,\buff2_reg[52]_i_2_n_9 ,\buff2_reg[52]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_81,buff1_reg__1_n_82,buff1_reg__1_n_83,buff1_reg__1_n_84}),
        .O(\NLW_buff2_reg[52]_i_2_O_UNCONNECTED [3:0]),
        .S({\buff2[52]_i_9_n_7 ,\buff2[52]_i_10_n_7 ,\buff2[52]_i_11_n_7 ,\buff2[52]_i_12_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[52]_i_8 
       (.CI(\buff2_reg[52]_i_13_n_7 ),
        .CO({\buff2_reg[52]_i_8_n_7 ,\buff2_reg[52]_i_8_n_8 ,\buff2_reg[52]_i_8_n_9 ,\buff2_reg[52]_i_8_n_10 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_85,buff1_reg__1_n_86,buff1_reg__1_n_87,buff1_reg__1_n_88}),
        .O(\NLW_buff2_reg[52]_i_8_O_UNCONNECTED [3:0]),
        .S({\buff2[52]_i_14_n_7 ,\buff2[52]_i_15_n_7 ,\buff2[52]_i_16_n_7 ,\buff2[52]_i_17_n_7 }));
  FDRE \buff2_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [53]),
        .Q(\buff2_reg[53]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [54]),
        .Q(\buff2_reg[54]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [55]),
        .Q(\buff2_reg[55]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [56]),
        .Q(\buff2_reg[56]_0 ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[56]_i_1 
       (.CI(\buff2_reg[52]_i_1_n_7 ),
        .CO({\buff2_reg[56]_i_1_n_7 ,\buff2_reg[56]_i_1_n_8 ,\buff2_reg[56]_i_1_n_9 ,\buff2_reg[56]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\buff2[56]_i_2_n_7 ,\buff2[56]_i_3_n_7 ,\buff2[56]_i_4_n_7 ,\buff2[56]_i_5_n_7 }),
        .O(\^buff1_reg [56:53]),
        .S({\buff2[56]_i_6_n_7 ,\buff2[56]_i_7_n_7 ,\buff2[56]_i_8_n_7 ,\buff2[56]_i_9_n_7 }));
  FDRE \buff2_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [57]),
        .Q(\buff2_reg[57]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [58]),
        .Q(\buff2_reg[58]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [59]),
        .Q(\buff2_reg[59]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [60]),
        .Q(\buff2_reg[60]_0 ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[60]_i_1 
       (.CI(\buff2_reg[56]_i_1_n_7 ),
        .CO({\buff2_reg[60]_i_1_n_7 ,\buff2_reg[60]_i_1_n_8 ,\buff2_reg[60]_i_1_n_9 ,\buff2_reg[60]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\buff2[60]_i_2_n_7 ,\buff2[60]_i_3_n_7 ,\buff2[60]_i_4_n_7 ,\buff2[60]_i_5_n_7 }),
        .O(\^buff1_reg [60:57]),
        .S({\buff2[60]_i_6_n_7 ,\buff2[60]_i_7_n_7 ,\buff2[60]_i_8_n_7 ,\buff2[60]_i_9_n_7 }));
  FDRE \buff2_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [61]),
        .Q(\buff2_reg[61]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [62]),
        .Q(\buff2_reg[62]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [63]),
        .Q(\buff2_reg[63]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [64]),
        .Q(\buff2_reg[64]_0 ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[64]_i_1 
       (.CI(\buff2_reg[60]_i_1_n_7 ),
        .CO({\buff2_reg[64]_i_1_n_7 ,\buff2_reg[64]_i_1_n_8 ,\buff2_reg[64]_i_1_n_9 ,\buff2_reg[64]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\buff2[64]_i_2_n_7 ,\buff2[64]_i_3_n_7 ,\buff2[64]_i_4_n_7 ,\buff2[64]_i_5_n_7 }),
        .O(\^buff1_reg [64:61]),
        .S({\buff2[64]_i_6__0_n_7 ,\buff2[64]_i_7_n_7 ,\buff2[64]_i_8_n_7 ,\buff2[64]_i_9_n_7 }));
  FDRE \buff2_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [65]),
        .Q(\buff2_reg[65]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [66]),
        .Q(\buff2_reg[66]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [67]),
        .Q(\buff2_reg[67]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [68]),
        .Q(\buff2_reg[68]_0 ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[68]_i_1 
       (.CI(\buff2_reg[64]_i_1_n_7 ),
        .CO({\buff2_reg[68]_i_1_n_7 ,\buff2_reg[68]_i_1_n_8 ,\buff2_reg[68]_i_1_n_9 ,\buff2_reg[68]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\buff2[68]_i_2__0_n_7 ,\buff2[68]_i_3__0_n_7 ,\buff2[68]_i_4__0_n_7 ,\buff2[68]_i_5_n_7 }),
        .O(\^buff1_reg [68:65]),
        .S({\buff2[68]_i_6_n_7 ,\buff2[68]_i_7_n_7 ,\buff2[68]_i_8_n_7 ,\buff2[68]_i_9_n_7 }));
  FDRE \buff2_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [69]),
        .Q(\buff2_reg[69]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [70]),
        .Q(\buff2_reg[70]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [71]),
        .Q(\buff2_reg[71]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [72]),
        .Q(\buff2_reg[72]_0 ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[72]_i_1 
       (.CI(\buff2_reg[68]_i_1_n_7 ),
        .CO({\buff2_reg[72]_i_1_n_7 ,\buff2_reg[72]_i_1_n_8 ,\buff2_reg[72]_i_1_n_9 ,\buff2_reg[72]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\buff2[72]_i_2__0_n_7 ,\buff2[72]_i_3__0_n_7 ,\buff2[72]_i_4__0_n_7 ,\buff2[72]_i_5__0_n_7 }),
        .O(\^buff1_reg [72:69]),
        .S({\buff2[72]_i_6_n_7 ,\buff2[72]_i_7_n_7 ,\buff2[72]_i_8_n_7 ,\buff2[72]_i_9_n_7 }));
  FDRE \buff2_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [73]),
        .Q(\buff2_reg[73]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [74]),
        .Q(\buff2_reg[74]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [75]),
        .Q(\buff2_reg[75]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [76]),
        .Q(\buff2_reg[76]_0 ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[76]_i_1 
       (.CI(\buff2_reg[72]_i_1_n_7 ),
        .CO({\buff2_reg[76]_i_1_n_7 ,\buff2_reg[76]_i_1_n_8 ,\buff2_reg[76]_i_1_n_9 ,\buff2_reg[76]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\buff2[76]_i_2__0_n_7 ,\buff2[76]_i_3__0_n_7 ,\buff2[76]_i_4__0_n_7 ,\buff2[76]_i_5__0_n_7 }),
        .O(\^buff1_reg [76:73]),
        .S({\buff2[76]_i_6_n_7 ,\buff2[76]_i_7_n_7 ,\buff2[76]_i_8_n_7 ,\buff2[76]_i_9_n_7 }));
  FDRE \buff2_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [77]),
        .Q(\buff2_reg[77]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [78]),
        .Q(\buff2_reg[78]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [79]),
        .Q(\buff2_reg[79]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [80]),
        .Q(\buff2_reg[80]_0 ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[80]_i_1 
       (.CI(\buff2_reg[76]_i_1_n_7 ),
        .CO({\buff2_reg[80]_i_1_n_7 ,\buff2_reg[80]_i_1_n_8 ,\buff2_reg[80]_i_1_n_9 ,\buff2_reg[80]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\buff2[80]_i_2__0_n_7 ,\buff2[80]_i_3__0_n_7 ,\buff2[80]_i_4__0_n_7 ,\buff2[80]_i_5__0_n_7 }),
        .O(\^buff1_reg [80:77]),
        .S({\buff2[80]_i_6_n_7 ,\buff2[80]_i_7_n_7 ,\buff2[80]_i_8_n_7 ,\buff2[80]_i_9_n_7 }));
  FDRE \buff2_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [81]),
        .Q(\buff2_reg[81]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [82]),
        .Q(\buff2_reg[82]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [83]),
        .Q(\buff2_reg[83]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [84]),
        .Q(\buff2_reg[84]_0 ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[84]_i_1 
       (.CI(\buff2_reg[80]_i_1_n_7 ),
        .CO({\buff2_reg[84]_i_1_n_7 ,\buff2_reg[84]_i_1_n_8 ,\buff2_reg[84]_i_1_n_9 ,\buff2_reg[84]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({buff1_reg_n_97,buff1_reg_n_98,\buff2[84]_i_2_n_7 ,\buff2[84]_i_3__0_n_7 }),
        .O(\^buff1_reg [84:81]),
        .S({\buff2[84]_i_4__0_n_7 ,\buff2[84]_i_5__0_n_7 ,\buff2[84]_i_6__0_n_7 ,\buff2[84]_i_7__0_n_7 }));
  FDRE \buff2_reg[85] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [85]),
        .Q(\buff2_reg[85]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[86] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [86]),
        .Q(\buff2_reg[86]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[87] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [87]),
        .Q(\buff2_reg[87]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[88] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [88]),
        .Q(\buff2_reg[88]_0 ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[88]_i_1 
       (.CI(\buff2_reg[84]_i_1_n_7 ),
        .CO({\buff2_reg[88]_i_1_n_7 ,\buff2_reg[88]_i_1_n_8 ,\buff2_reg[88]_i_1_n_9 ,\buff2_reg[88]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96}),
        .O(\^buff1_reg [88:85]),
        .S({\buff2[88]_i_2__0_n_7 ,\buff2[88]_i_3__0_n_7 ,\buff2[88]_i_4__0_n_7 ,\buff2[88]_i_5__0_n_7 }));
  FDRE \buff2_reg[89] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [89]),
        .Q(\buff2_reg[89]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[90] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [90]),
        .Q(\buff2_reg[90]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[91] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [91]),
        .Q(\buff2_reg[91]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[92] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [92]),
        .Q(\buff2_reg[92]_0 ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[92]_i_1 
       (.CI(\buff2_reg[88]_i_1_n_7 ),
        .CO({\buff2_reg[92]_i_1_n_7 ,\buff2_reg[92]_i_1_n_8 ,\buff2_reg[92]_i_1_n_9 ,\buff2_reg[92]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92}),
        .O(\^buff1_reg [92:89]),
        .S({\buff2[92]_i_2__0_n_7 ,\buff2[92]_i_3__0_n_7 ,\buff2[92]_i_4__0_n_7 ,\buff2[92]_i_5__0_n_7 }));
  FDRE \buff2_reg[93] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [93]),
        .Q(\buff2_reg[93]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[94] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [94]),
        .Q(\buff2_reg[94]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[95] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [95]),
        .Q(\buff2_reg[95]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[96] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [96]),
        .Q(\buff2_reg[96]_0 ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[96]_i_1 
       (.CI(\buff2_reg[92]_i_1_n_7 ),
        .CO({\buff2_reg[96]_i_1_n_7 ,\buff2_reg[96]_i_1_n_8 ,\buff2_reg[96]_i_1_n_9 ,\buff2_reg[96]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88}),
        .O(\^buff1_reg [96:93]),
        .S({\buff2[96]_i_2__0_n_7 ,\buff2[96]_i_3__0_n_7 ,\buff2[96]_i_4__0_n_7 ,\buff2[96]_i_5__0_n_7 }));
  FDRE \buff2_reg[97] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [97]),
        .Q(\buff2_reg[97]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[98] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [98]),
        .Q(\buff2_reg[98]_0 ),
        .R(1'b0));
  FDRE \buff2_reg[99] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^buff1_reg [99]),
        .Q(\buff2_reg[99]_0 ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[99]_i_1 
       (.CI(\buff2_reg[96]_i_1_n_7 ),
        .CO({\NLW_buff2_reg[99]_i_1_CO_UNCONNECTED [3:2],\buff2_reg[99]_i_1_n_9 ,\buff2_reg[99]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buff1_reg_n_83,buff1_reg_n_84}),
        .O({\NLW_buff2_reg[99]_i_1_O_UNCONNECTED [3],\^buff1_reg [99:97]}),
        .S({1'b0,\buff2[99]_i_2_n_7 ,\buff2[99]_i_3_n_7 ,\buff2[99]_i_4_n_7 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 17x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,ret_V_fu_305_p2[49:34]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156,buff0_reg_n_157,buff0_reg_n_158,buff0_reg_n_159,buff0_reg_n_160}),
        .PCOUT({tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ret_V_fu_305_p2[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,out[33:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153,buff0_reg__0_n_154,buff0_reg__0_n_155,buff0_reg__0_n_156,buff0_reg__0_n_157,buff0_reg__0_n_158,buff0_reg__0_n_159,buff0_reg__0_n_160}),
        .PCOUT({tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156,tmp_product__0_n_157,tmp_product__0_n_158,tmp_product__0_n_159,tmp_product__0_n_160}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ret_V_fu_305_p2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,out[33:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__1_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153,buff0_reg__1_n_154,buff0_reg__1_n_155,buff0_reg__1_n_156,buff0_reg__1_n_157,buff0_reg__1_n_158,buff0_reg__1_n_159,buff0_reg__1_n_160}),
        .PCOUT({tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153,tmp_product__1_n_154,tmp_product__1_n_155,tmp_product__1_n_156,tmp_product__1_n_157,tmp_product__1_n_158,tmp_product__1_n_159,tmp_product__1_n_160}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_mul_5s_23ns_28_1_1
   (p,
    Q);
  output [21:0]p;
  input [4:0]Q;

  wire [4:0]Q;
  wire [21:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_mul_5s_23ns_28_1_1_Multiplier_2 loss_derivative_mul_5s_23ns_28_1_1_Multiplier_2_U
       (.Q(Q),
        .p(p));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_mul_5s_23ns_28_1_1_Multiplier_2
   (p,
    Q);
  output [21:0]p;
  input [4:0]Q;

  wire [4:0]Q;
  wire [21:0]p;
  wire \r_V_reg_1888[13]_i_10_n_7 ;
  wire \r_V_reg_1888[13]_i_11_n_7 ;
  wire \r_V_reg_1888[13]_i_12_n_7 ;
  wire \r_V_reg_1888[13]_i_13_n_7 ;
  wire \r_V_reg_1888[13]_i_3_n_7 ;
  wire \r_V_reg_1888[13]_i_4_n_7 ;
  wire \r_V_reg_1888[13]_i_5_n_7 ;
  wire \r_V_reg_1888[13]_i_6_n_7 ;
  wire \r_V_reg_1888[13]_i_7_n_7 ;
  wire \r_V_reg_1888[13]_i_8_n_7 ;
  wire \r_V_reg_1888[13]_i_9_n_7 ;
  wire \r_V_reg_1888[17]_i_10_n_7 ;
  wire \r_V_reg_1888[17]_i_11_n_7 ;
  wire \r_V_reg_1888[17]_i_12_n_7 ;
  wire \r_V_reg_1888[17]_i_13_n_7 ;
  wire \r_V_reg_1888[17]_i_2_n_7 ;
  wire \r_V_reg_1888[17]_i_4_n_7 ;
  wire \r_V_reg_1888[17]_i_5_n_7 ;
  wire \r_V_reg_1888[17]_i_6_n_7 ;
  wire \r_V_reg_1888[17]_i_7_n_7 ;
  wire \r_V_reg_1888[17]_i_8_n_7 ;
  wire \r_V_reg_1888[17]_i_9_n_7 ;
  wire \r_V_reg_1888[21]_i_10_n_7 ;
  wire \r_V_reg_1888[21]_i_11_n_7 ;
  wire \r_V_reg_1888[21]_i_12_n_7 ;
  wire \r_V_reg_1888[21]_i_13_n_7 ;
  wire \r_V_reg_1888[21]_i_14_n_7 ;
  wire \r_V_reg_1888[21]_i_3_n_7 ;
  wire \r_V_reg_1888[21]_i_4_n_7 ;
  wire \r_V_reg_1888[21]_i_5_n_7 ;
  wire \r_V_reg_1888[21]_i_6_n_7 ;
  wire \r_V_reg_1888[21]_i_7_n_7 ;
  wire \r_V_reg_1888[21]_i_8_n_7 ;
  wire \r_V_reg_1888[21]_i_9_n_7 ;
  wire \r_V_reg_1888[25]_i_2_n_7 ;
  wire \r_V_reg_1888[25]_i_3_n_7 ;
  wire \r_V_reg_1888[25]_i_4_n_7 ;
  wire \r_V_reg_1888[25]_i_5_n_7 ;
  wire \r_V_reg_1888[25]_i_6_n_7 ;
  wire \r_V_reg_1888[25]_i_7_n_7 ;
  wire \r_V_reg_1888[25]_i_8_n_7 ;
  wire \r_V_reg_1888[25]_i_9_n_7 ;
  wire \r_V_reg_1888[27]_i_2_n_7 ;
  wire \r_V_reg_1888[27]_i_3_n_7 ;
  wire \r_V_reg_1888[27]_i_5_n_7 ;
  wire \r_V_reg_1888[27]_i_6_n_7 ;
  wire \r_V_reg_1888[9]_i_10_n_7 ;
  wire \r_V_reg_1888[9]_i_11_n_7 ;
  wire \r_V_reg_1888[9]_i_12_n_7 ;
  wire \r_V_reg_1888[9]_i_14_n_7 ;
  wire \r_V_reg_1888[9]_i_3_n_7 ;
  wire \r_V_reg_1888[9]_i_4_n_7 ;
  wire \r_V_reg_1888[9]_i_5_n_7 ;
  wire \r_V_reg_1888[9]_i_6_n_7 ;
  wire \r_V_reg_1888[9]_i_7_n_7 ;
  wire \r_V_reg_1888[9]_i_9_n_7 ;
  wire \r_V_reg_1888_reg[13]_i_1_n_10 ;
  wire \r_V_reg_1888_reg[13]_i_1_n_7 ;
  wire \r_V_reg_1888_reg[13]_i_1_n_8 ;
  wire \r_V_reg_1888_reg[13]_i_1_n_9 ;
  wire \r_V_reg_1888_reg[13]_i_2_n_10 ;
  wire \r_V_reg_1888_reg[13]_i_2_n_11 ;
  wire \r_V_reg_1888_reg[13]_i_2_n_12 ;
  wire \r_V_reg_1888_reg[13]_i_2_n_13 ;
  wire \r_V_reg_1888_reg[13]_i_2_n_14 ;
  wire \r_V_reg_1888_reg[13]_i_2_n_7 ;
  wire \r_V_reg_1888_reg[13]_i_2_n_8 ;
  wire \r_V_reg_1888_reg[13]_i_2_n_9 ;
  wire \r_V_reg_1888_reg[17]_i_1_n_10 ;
  wire \r_V_reg_1888_reg[17]_i_1_n_7 ;
  wire \r_V_reg_1888_reg[17]_i_1_n_8 ;
  wire \r_V_reg_1888_reg[17]_i_1_n_9 ;
  wire \r_V_reg_1888_reg[17]_i_3_n_10 ;
  wire \r_V_reg_1888_reg[17]_i_3_n_11 ;
  wire \r_V_reg_1888_reg[17]_i_3_n_12 ;
  wire \r_V_reg_1888_reg[17]_i_3_n_13 ;
  wire \r_V_reg_1888_reg[17]_i_3_n_14 ;
  wire \r_V_reg_1888_reg[17]_i_3_n_7 ;
  wire \r_V_reg_1888_reg[17]_i_3_n_8 ;
  wire \r_V_reg_1888_reg[17]_i_3_n_9 ;
  wire \r_V_reg_1888_reg[21]_i_1_n_10 ;
  wire \r_V_reg_1888_reg[21]_i_1_n_7 ;
  wire \r_V_reg_1888_reg[21]_i_1_n_8 ;
  wire \r_V_reg_1888_reg[21]_i_1_n_9 ;
  wire \r_V_reg_1888_reg[21]_i_2_n_10 ;
  wire \r_V_reg_1888_reg[21]_i_2_n_11 ;
  wire \r_V_reg_1888_reg[21]_i_2_n_12 ;
  wire \r_V_reg_1888_reg[21]_i_2_n_13 ;
  wire \r_V_reg_1888_reg[21]_i_2_n_14 ;
  wire \r_V_reg_1888_reg[21]_i_2_n_7 ;
  wire \r_V_reg_1888_reg[21]_i_2_n_8 ;
  wire \r_V_reg_1888_reg[21]_i_2_n_9 ;
  wire \r_V_reg_1888_reg[25]_i_1_n_10 ;
  wire \r_V_reg_1888_reg[25]_i_1_n_7 ;
  wire \r_V_reg_1888_reg[25]_i_1_n_8 ;
  wire \r_V_reg_1888_reg[25]_i_1_n_9 ;
  wire \r_V_reg_1888_reg[27]_i_1_n_10 ;
  wire \r_V_reg_1888_reg[27]_i_4_n_10 ;
  wire \r_V_reg_1888_reg[27]_i_4_n_13 ;
  wire \r_V_reg_1888_reg[27]_i_4_n_14 ;
  wire \r_V_reg_1888_reg[27]_i_4_n_8 ;
  wire \r_V_reg_1888_reg[9]_i_13_n_10 ;
  wire \r_V_reg_1888_reg[9]_i_1_n_10 ;
  wire \r_V_reg_1888_reg[9]_i_1_n_7 ;
  wire \r_V_reg_1888_reg[9]_i_1_n_8 ;
  wire \r_V_reg_1888_reg[9]_i_1_n_9 ;
  wire \r_V_reg_1888_reg[9]_i_2_n_10 ;
  wire \r_V_reg_1888_reg[9]_i_2_n_7 ;
  wire \r_V_reg_1888_reg[9]_i_2_n_8 ;
  wire \r_V_reg_1888_reg[9]_i_2_n_9 ;
  wire \r_V_reg_1888_reg[9]_i_8_n_10 ;
  wire \r_V_reg_1888_reg[9]_i_8_n_11 ;
  wire \r_V_reg_1888_reg[9]_i_8_n_12 ;
  wire \r_V_reg_1888_reg[9]_i_8_n_13 ;
  wire \r_V_reg_1888_reg[9]_i_8_n_7 ;
  wire \r_V_reg_1888_reg[9]_i_8_n_8 ;
  wire \r_V_reg_1888_reg[9]_i_8_n_9 ;
  wire [3:1]\NLW_r_V_reg_1888_reg[27]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_r_V_reg_1888_reg[27]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_r_V_reg_1888_reg[27]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_r_V_reg_1888_reg[27]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_r_V_reg_1888_reg[9]_i_13_CO_UNCONNECTED ;
  wire [3:0]\NLW_r_V_reg_1888_reg[9]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_r_V_reg_1888_reg[9]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_r_V_reg_1888_reg[9]_i_8_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1888[13]_i_10 
       (.I0(Q[1]),
        .O(\r_V_reg_1888[13]_i_10_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1888[13]_i_11 
       (.I0(Q[0]),
        .O(\r_V_reg_1888[13]_i_11_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1888[13]_i_12 
       (.I0(Q[2]),
        .O(\r_V_reg_1888[13]_i_12_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1888[13]_i_13 
       (.I0(Q[1]),
        .O(\r_V_reg_1888[13]_i_13_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \r_V_reg_1888[13]_i_3 
       (.I0(\r_V_reg_1888_reg[13]_i_2_n_14 ),
        .I1(Q[4]),
        .O(\r_V_reg_1888[13]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \r_V_reg_1888[13]_i_4 
       (.I0(Q[3]),
        .I1(Q[0]),
        .O(\r_V_reg_1888[13]_i_4_n_7 ));
  LUT3 #(
    .INIT(8'h69)) 
    \r_V_reg_1888[13]_i_5 
       (.I0(\r_V_reg_1888_reg[13]_i_2_n_13 ),
        .I1(\r_V_reg_1888_reg[13]_i_2_n_12 ),
        .I2(Q[3]),
        .O(\r_V_reg_1888[13]_i_5_n_7 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \r_V_reg_1888[13]_i_6 
       (.I0(Q[4]),
        .I1(\r_V_reg_1888_reg[13]_i_2_n_14 ),
        .I2(\r_V_reg_1888_reg[13]_i_2_n_13 ),
        .O(\r_V_reg_1888[13]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \r_V_reg_1888[13]_i_7 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(\r_V_reg_1888_reg[13]_i_2_n_14 ),
        .I3(Q[4]),
        .O(\r_V_reg_1888[13]_i_7_n_7 ));
  LUT3 #(
    .INIT(8'h69)) 
    \r_V_reg_1888[13]_i_8 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[2]),
        .O(\r_V_reg_1888[13]_i_8_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1888[13]_i_9 
       (.I0(Q[0]),
        .O(\r_V_reg_1888[13]_i_9_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1888[17]_i_10 
       (.I0(Q[0]),
        .O(\r_V_reg_1888[17]_i_10_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1888[17]_i_11 
       (.I0(Q[2]),
        .O(\r_V_reg_1888[17]_i_11_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1888[17]_i_12 
       (.I0(Q[1]),
        .O(\r_V_reg_1888[17]_i_12_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_1888[17]_i_13 
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(\r_V_reg_1888[17]_i_13_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_1888[17]_i_2 
       (.I0(\r_V_reg_1888_reg[17]_i_3_n_12 ),
        .I1(Q[4]),
        .O(\r_V_reg_1888[17]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \r_V_reg_1888[17]_i_4 
       (.I0(Q[4]),
        .I1(\r_V_reg_1888_reg[13]_i_2_n_11 ),
        .O(\r_V_reg_1888[17]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_1888[17]_i_5 
       (.I0(\r_V_reg_1888_reg[13]_i_2_n_11 ),
        .I1(Q[4]),
        .O(\r_V_reg_1888[17]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h9699)) 
    \r_V_reg_1888[17]_i_6 
       (.I0(\r_V_reg_1888_reg[17]_i_3_n_12 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\r_V_reg_1888_reg[17]_i_3_n_13 ),
        .O(\r_V_reg_1888[17]_i_6_n_7 ));
  LUT3 #(
    .INIT(8'h69)) 
    \r_V_reg_1888[17]_i_7 
       (.I0(\r_V_reg_1888_reg[17]_i_3_n_14 ),
        .I1(\r_V_reg_1888_reg[17]_i_3_n_13 ),
        .I2(Q[3]),
        .O(\r_V_reg_1888[17]_i_7_n_7 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \r_V_reg_1888[17]_i_8 
       (.I0(\r_V_reg_1888_reg[13]_i_2_n_11 ),
        .I1(Q[4]),
        .I2(\r_V_reg_1888_reg[17]_i_3_n_14 ),
        .O(\r_V_reg_1888[17]_i_8_n_7 ));
  LUT4 #(
    .INIT(16'h9699)) 
    \r_V_reg_1888[17]_i_9 
       (.I0(\r_V_reg_1888_reg[13]_i_2_n_11 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\r_V_reg_1888_reg[13]_i_2_n_12 ),
        .O(\r_V_reg_1888[17]_i_9_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1888[21]_i_10 
       (.I0(Q[1]),
        .O(\r_V_reg_1888[21]_i_10_n_7 ));
  LUT3 #(
    .INIT(8'h96)) 
    \r_V_reg_1888[21]_i_11 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\r_V_reg_1888[21]_i_11_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_1888[21]_i_12 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\r_V_reg_1888[21]_i_12_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_1888[21]_i_13 
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(\r_V_reg_1888[21]_i_13_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1888[21]_i_14 
       (.I0(Q[1]),
        .O(\r_V_reg_1888[21]_i_14_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \r_V_reg_1888[21]_i_3 
       (.I0(\r_V_reg_1888_reg[21]_i_2_n_14 ),
        .I1(Q[4]),
        .O(\r_V_reg_1888[21]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \r_V_reg_1888[21]_i_4 
       (.I0(Q[3]),
        .I1(\r_V_reg_1888_reg[17]_i_3_n_11 ),
        .O(\r_V_reg_1888[21]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \r_V_reg_1888[21]_i_5 
       (.I0(Q[4]),
        .I1(\r_V_reg_1888_reg[17]_i_3_n_12 ),
        .O(\r_V_reg_1888[21]_i_5_n_7 ));
  LUT3 #(
    .INIT(8'h69)) 
    \r_V_reg_1888[21]_i_6 
       (.I0(\r_V_reg_1888_reg[21]_i_2_n_13 ),
        .I1(\r_V_reg_1888_reg[21]_i_2_n_12 ),
        .I2(Q[3]),
        .O(\r_V_reg_1888[21]_i_6_n_7 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \r_V_reg_1888[21]_i_7 
       (.I0(Q[4]),
        .I1(\r_V_reg_1888_reg[21]_i_2_n_14 ),
        .I2(\r_V_reg_1888_reg[21]_i_2_n_13 ),
        .O(\r_V_reg_1888[21]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \r_V_reg_1888[21]_i_8 
       (.I0(\r_V_reg_1888_reg[17]_i_3_n_11 ),
        .I1(Q[3]),
        .I2(\r_V_reg_1888_reg[21]_i_2_n_14 ),
        .I3(Q[4]),
        .O(\r_V_reg_1888[21]_i_8_n_7 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \r_V_reg_1888[21]_i_9 
       (.I0(\r_V_reg_1888_reg[17]_i_3_n_12 ),
        .I1(Q[4]),
        .I2(\r_V_reg_1888_reg[17]_i_3_n_11 ),
        .I3(Q[3]),
        .O(\r_V_reg_1888[21]_i_9_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \r_V_reg_1888[25]_i_2 
       (.I0(Q[4]),
        .I1(\r_V_reg_1888_reg[27]_i_4_n_13 ),
        .O(\r_V_reg_1888[25]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'hB)) 
    \r_V_reg_1888[25]_i_3 
       (.I0(\r_V_reg_1888_reg[27]_i_4_n_14 ),
        .I1(Q[3]),
        .O(\r_V_reg_1888[25]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_reg_1888[25]_i_4 
       (.I0(Q[3]),
        .I1(\r_V_reg_1888_reg[27]_i_4_n_14 ),
        .O(\r_V_reg_1888[25]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \r_V_reg_1888[25]_i_5 
       (.I0(\r_V_reg_1888_reg[21]_i_2_n_12 ),
        .I1(Q[3]),
        .O(\r_V_reg_1888[25]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'hE11E)) 
    \r_V_reg_1888[25]_i_6 
       (.I0(\r_V_reg_1888_reg[27]_i_4_n_13 ),
        .I1(Q[4]),
        .I2(\r_V_reg_1888_reg[27]_i_4_n_8 ),
        .I3(Q[3]),
        .O(\r_V_reg_1888[25]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \r_V_reg_1888[25]_i_7 
       (.I0(Q[3]),
        .I1(\r_V_reg_1888_reg[27]_i_4_n_14 ),
        .I2(\r_V_reg_1888_reg[27]_i_4_n_13 ),
        .I3(Q[4]),
        .O(\r_V_reg_1888[25]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \r_V_reg_1888[25]_i_8 
       (.I0(\r_V_reg_1888_reg[27]_i_4_n_14 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(\r_V_reg_1888_reg[21]_i_2_n_11 ),
        .O(\r_V_reg_1888[25]_i_8_n_7 ));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \r_V_reg_1888[25]_i_9 
       (.I0(Q[3]),
        .I1(\r_V_reg_1888_reg[21]_i_2_n_12 ),
        .I2(\r_V_reg_1888_reg[21]_i_2_n_11 ),
        .I3(Q[4]),
        .O(\r_V_reg_1888[25]_i_9_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_V_reg_1888[27]_i_2 
       (.I0(\r_V_reg_1888_reg[27]_i_4_n_8 ),
        .I1(Q[3]),
        .O(\r_V_reg_1888[27]_i_2_n_7 ));
  LUT3 #(
    .INIT(8'h87)) 
    \r_V_reg_1888[27]_i_3 
       (.I0(Q[3]),
        .I1(\r_V_reg_1888_reg[27]_i_4_n_8 ),
        .I2(Q[4]),
        .O(\r_V_reg_1888[27]_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1888[27]_i_5 
       (.I0(Q[2]),
        .O(\r_V_reg_1888[27]_i_5_n_7 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \r_V_reg_1888[27]_i_6 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\r_V_reg_1888[27]_i_6_n_7 ));
  LUT3 #(
    .INIT(8'h69)) 
    \r_V_reg_1888[9]_i_10 
       (.I0(\r_V_reg_1888_reg[9]_i_13_n_10 ),
        .I1(Q[3]),
        .I2(\r_V_reg_1888_reg[9]_i_8_n_11 ),
        .O(\r_V_reg_1888[9]_i_10_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_reg_1888[9]_i_11 
       (.I0(\r_V_reg_1888_reg[9]_i_8_n_11 ),
        .I1(Q[4]),
        .O(\r_V_reg_1888[9]_i_11_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_reg_1888[9]_i_12 
       (.I0(Q[3]),
        .I1(\r_V_reg_1888_reg[9]_i_8_n_12 ),
        .O(\r_V_reg_1888[9]_i_12_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_reg_1888[9]_i_14 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\r_V_reg_1888[9]_i_14_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \r_V_reg_1888[9]_i_3 
       (.I0(Q[3]),
        .I1(\r_V_reg_1888_reg[9]_i_13_n_10 ),
        .O(\r_V_reg_1888[9]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_1888[9]_i_4 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\r_V_reg_1888[9]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_1888[9]_i_5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\r_V_reg_1888[9]_i_5_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1888[9]_i_6 
       (.I0(Q[0]),
        .O(\r_V_reg_1888[9]_i_6_n_7 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \r_V_reg_1888[9]_i_7 
       (.I0(\r_V_reg_1888_reg[9]_i_13_n_10 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .O(\r_V_reg_1888[9]_i_7_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_1888[9]_i_9 
       (.I0(\r_V_reg_1888_reg[9]_i_8_n_11 ),
        .O(\r_V_reg_1888[9]_i_9_n_7 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 23x5}}" *) 
  CARRY4 \r_V_reg_1888_reg[13]_i_1 
       (.CI(\r_V_reg_1888_reg[9]_i_1_n_7 ),
        .CO({\r_V_reg_1888_reg[13]_i_1_n_7 ,\r_V_reg_1888_reg[13]_i_1_n_8 ,\r_V_reg_1888_reg[13]_i_1_n_9 ,\r_V_reg_1888_reg[13]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\r_V_reg_1888_reg[13]_i_2_n_13 ,\r_V_reg_1888[13]_i_3_n_7 ,\r_V_reg_1888[13]_i_4_n_7 ,Q[2]}),
        .O(p[7:4]),
        .S({\r_V_reg_1888[13]_i_5_n_7 ,\r_V_reg_1888[13]_i_6_n_7 ,\r_V_reg_1888[13]_i_7_n_7 ,\r_V_reg_1888[13]_i_8_n_7 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 23x5}}" *) 
  CARRY4 \r_V_reg_1888_reg[13]_i_2 
       (.CI(1'b0),
        .CO({\r_V_reg_1888_reg[13]_i_2_n_7 ,\r_V_reg_1888_reg[13]_i_2_n_8 ,\r_V_reg_1888_reg[13]_i_2_n_9 ,\r_V_reg_1888_reg[13]_i_2_n_10 }),
        .CYINIT(\r_V_reg_1888[13]_i_9_n_7 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_V_reg_1888_reg[13]_i_2_n_11 ,\r_V_reg_1888_reg[13]_i_2_n_12 ,\r_V_reg_1888_reg[13]_i_2_n_13 ,\r_V_reg_1888_reg[13]_i_2_n_14 }),
        .S({\r_V_reg_1888[13]_i_10_n_7 ,\r_V_reg_1888[13]_i_11_n_7 ,\r_V_reg_1888[13]_i_12_n_7 ,\r_V_reg_1888[13]_i_13_n_7 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 23x5}}" *) 
  CARRY4 \r_V_reg_1888_reg[17]_i_1 
       (.CI(\r_V_reg_1888_reg[13]_i_1_n_7 ),
        .CO({\r_V_reg_1888_reg[17]_i_1_n_7 ,\r_V_reg_1888_reg[17]_i_1_n_8 ,\r_V_reg_1888_reg[17]_i_1_n_9 ,\r_V_reg_1888_reg[17]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\r_V_reg_1888[17]_i_2_n_7 ,\r_V_reg_1888_reg[17]_i_3_n_14 ,\r_V_reg_1888[17]_i_4_n_7 ,\r_V_reg_1888[17]_i_5_n_7 }),
        .O(p[11:8]),
        .S({\r_V_reg_1888[17]_i_6_n_7 ,\r_V_reg_1888[17]_i_7_n_7 ,\r_V_reg_1888[17]_i_8_n_7 ,\r_V_reg_1888[17]_i_9_n_7 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 23x5}}" *) 
  CARRY4 \r_V_reg_1888_reg[17]_i_3 
       (.CI(\r_V_reg_1888_reg[13]_i_2_n_7 ),
        .CO({\r_V_reg_1888_reg[17]_i_3_n_7 ,\r_V_reg_1888_reg[17]_i_3_n_8 ,\r_V_reg_1888_reg[17]_i_3_n_9 ,\r_V_reg_1888_reg[17]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,Q[2:0]}),
        .O({\r_V_reg_1888_reg[17]_i_3_n_11 ,\r_V_reg_1888_reg[17]_i_3_n_12 ,\r_V_reg_1888_reg[17]_i_3_n_13 ,\r_V_reg_1888_reg[17]_i_3_n_14 }),
        .S({\r_V_reg_1888[17]_i_10_n_7 ,\r_V_reg_1888[17]_i_11_n_7 ,\r_V_reg_1888[17]_i_12_n_7 ,\r_V_reg_1888[17]_i_13_n_7 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 23x5}}" *) 
  CARRY4 \r_V_reg_1888_reg[21]_i_1 
       (.CI(\r_V_reg_1888_reg[17]_i_1_n_7 ),
        .CO({\r_V_reg_1888_reg[21]_i_1_n_7 ,\r_V_reg_1888_reg[21]_i_1_n_8 ,\r_V_reg_1888_reg[21]_i_1_n_9 ,\r_V_reg_1888_reg[21]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\r_V_reg_1888_reg[21]_i_2_n_13 ,\r_V_reg_1888[21]_i_3_n_7 ,\r_V_reg_1888[21]_i_4_n_7 ,\r_V_reg_1888[21]_i_5_n_7 }),
        .O(p[15:12]),
        .S({\r_V_reg_1888[21]_i_6_n_7 ,\r_V_reg_1888[21]_i_7_n_7 ,\r_V_reg_1888[21]_i_8_n_7 ,\r_V_reg_1888[21]_i_9_n_7 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 23x5}}" *) 
  CARRY4 \r_V_reg_1888_reg[21]_i_2 
       (.CI(\r_V_reg_1888_reg[17]_i_3_n_7 ),
        .CO({\r_V_reg_1888_reg[21]_i_2_n_7 ,\r_V_reg_1888_reg[21]_i_2_n_8 ,\r_V_reg_1888_reg[21]_i_2_n_9 ,\r_V_reg_1888_reg[21]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({\r_V_reg_1888[21]_i_10_n_7 ,Q[1],Q[2],1'b0}),
        .O({\r_V_reg_1888_reg[21]_i_2_n_11 ,\r_V_reg_1888_reg[21]_i_2_n_12 ,\r_V_reg_1888_reg[21]_i_2_n_13 ,\r_V_reg_1888_reg[21]_i_2_n_14 }),
        .S({\r_V_reg_1888[21]_i_11_n_7 ,\r_V_reg_1888[21]_i_12_n_7 ,\r_V_reg_1888[21]_i_13_n_7 ,\r_V_reg_1888[21]_i_14_n_7 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 23x5}}" *) 
  CARRY4 \r_V_reg_1888_reg[25]_i_1 
       (.CI(\r_V_reg_1888_reg[21]_i_1_n_7 ),
        .CO({\r_V_reg_1888_reg[25]_i_1_n_7 ,\r_V_reg_1888_reg[25]_i_1_n_8 ,\r_V_reg_1888_reg[25]_i_1_n_9 ,\r_V_reg_1888_reg[25]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\r_V_reg_1888[25]_i_2_n_7 ,\r_V_reg_1888[25]_i_3_n_7 ,\r_V_reg_1888[25]_i_4_n_7 ,\r_V_reg_1888[25]_i_5_n_7 }),
        .O(p[19:16]),
        .S({\r_V_reg_1888[25]_i_6_n_7 ,\r_V_reg_1888[25]_i_7_n_7 ,\r_V_reg_1888[25]_i_8_n_7 ,\r_V_reg_1888[25]_i_9_n_7 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 23x5}}" *) 
  CARRY4 \r_V_reg_1888_reg[27]_i_1 
       (.CI(\r_V_reg_1888_reg[25]_i_1_n_7 ),
        .CO({\NLW_r_V_reg_1888_reg[27]_i_1_CO_UNCONNECTED [3:1],\r_V_reg_1888_reg[27]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\r_V_reg_1888[27]_i_2_n_7 }),
        .O({\NLW_r_V_reg_1888_reg[27]_i_1_O_UNCONNECTED [3:2],p[21:20]}),
        .S({1'b0,1'b0,1'b1,\r_V_reg_1888[27]_i_3_n_7 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 23x5}}" *) 
  CARRY4 \r_V_reg_1888_reg[27]_i_4 
       (.CI(\r_V_reg_1888_reg[21]_i_2_n_7 ),
        .CO({\NLW_r_V_reg_1888_reg[27]_i_4_CO_UNCONNECTED [3],\r_V_reg_1888_reg[27]_i_4_n_8 ,\NLW_r_V_reg_1888_reg[27]_i_4_CO_UNCONNECTED [1],\r_V_reg_1888_reg[27]_i_4_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[2:1]}),
        .O({\NLW_r_V_reg_1888_reg[27]_i_4_O_UNCONNECTED [3:2],\r_V_reg_1888_reg[27]_i_4_n_13 ,\r_V_reg_1888_reg[27]_i_4_n_14 }),
        .S({1'b0,1'b1,\r_V_reg_1888[27]_i_5_n_7 ,\r_V_reg_1888[27]_i_6_n_7 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 23x5}}" *) 
  CARRY4 \r_V_reg_1888_reg[9]_i_1 
       (.CI(\r_V_reg_1888_reg[9]_i_2_n_7 ),
        .CO({\r_V_reg_1888_reg[9]_i_1_n_7 ,\r_V_reg_1888_reg[9]_i_1_n_8 ,\r_V_reg_1888_reg[9]_i_1_n_9 ,\r_V_reg_1888_reg[9]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({Q[1:0],1'b0,\r_V_reg_1888[9]_i_3_n_7 }),
        .O(p[3:0]),
        .S({\r_V_reg_1888[9]_i_4_n_7 ,\r_V_reg_1888[9]_i_5_n_7 ,\r_V_reg_1888[9]_i_6_n_7 ,\r_V_reg_1888[9]_i_7_n_7 }));
  CARRY4 \r_V_reg_1888_reg[9]_i_13 
       (.CI(\r_V_reg_1888_reg[9]_i_8_n_7 ),
        .CO({\NLW_r_V_reg_1888_reg[9]_i_13_CO_UNCONNECTED [3:1],\r_V_reg_1888_reg[9]_i_13_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_r_V_reg_1888_reg[9]_i_13_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 23x5}}" *) 
  CARRY4 \r_V_reg_1888_reg[9]_i_2 
       (.CI(1'b0),
        .CO({\r_V_reg_1888_reg[9]_i_2_n_7 ,\r_V_reg_1888_reg[9]_i_2_n_8 ,\r_V_reg_1888_reg[9]_i_2_n_9 ,\r_V_reg_1888_reg[9]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({\r_V_reg_1888_reg[9]_i_8_n_11 ,\r_V_reg_1888[9]_i_9_n_7 ,Q[3],1'b0}),
        .O(\NLW_r_V_reg_1888_reg[9]_i_2_O_UNCONNECTED [3:0]),
        .S({\r_V_reg_1888[9]_i_10_n_7 ,\r_V_reg_1888[9]_i_11_n_7 ,\r_V_reg_1888[9]_i_12_n_7 ,\r_V_reg_1888_reg[9]_i_8_n_13 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 23x5}}" *) 
  CARRY4 \r_V_reg_1888_reg[9]_i_8 
       (.CI(1'b0),
        .CO({\r_V_reg_1888_reg[9]_i_8_n_7 ,\r_V_reg_1888_reg[9]_i_8_n_8 ,\r_V_reg_1888_reg[9]_i_8_n_9 ,\r_V_reg_1888_reg[9]_i_8_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[0],1'b0}),
        .O({\r_V_reg_1888_reg[9]_i_8_n_11 ,\r_V_reg_1888_reg[9]_i_8_n_12 ,\r_V_reg_1888_reg[9]_i_8_n_13 ,\NLW_r_V_reg_1888_reg[9]_i_8_O_UNCONNECTED [0]}),
        .S({Q[2:1],\r_V_reg_1888[9]_i_14_n_7 ,Q[1]}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_mul_mul_23ns_6ns_24_4_1
   (P,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    D,
    p_reg_reg_3,
    ap_enable_reg_pp0_iter1,
    ap_clk,
    Q,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9);
  output [22:0]P;
  output p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output [11:0]D;
  output [28:0]p_reg_reg_3;
  input ap_enable_reg_pp0_iter1;
  input ap_clk;
  input [15:0]Q;
  input p_reg_reg_4;
  input p_reg_reg_5;
  input p_reg_reg_6;
  input p_reg_reg_7;
  input p_reg_reg_8;
  input p_reg_reg_9;

  wire [11:0]D;
  wire [22:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire [28:0]p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0 loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .sel({p_reg_reg_9,p_reg_reg_8,p_reg_reg_7,p_reg_reg_6,p_reg_reg_5,p_reg_reg_4}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    D,
    p_reg_reg_4,
    ap_enable_reg_pp0_iter1,
    ap_clk,
    Q,
    sel);
  output [22:0]P;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output [11:0]D;
  output [28:0]p_reg_reg_4;
  input ap_enable_reg_pp0_iter1;
  input ap_clk;
  input [15:0]Q;
  input [5:0]sel;

  wire [11:0]D;
  wire [22:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [5:0]p_0_out;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire [28:0]p_reg_reg_4;
  wire \ret_V_3_reg_1867[11]_i_2_n_7 ;
  wire \ret_V_3_reg_1867[11]_i_3_n_7 ;
  wire \ret_V_3_reg_1867[11]_i_4_n_7 ;
  wire \ret_V_3_reg_1867[15]_i_2_n_7 ;
  wire \ret_V_3_reg_1867[15]_i_3_n_7 ;
  wire \ret_V_3_reg_1867[15]_i_4_n_7 ;
  wire \ret_V_3_reg_1867[15]_i_5_n_7 ;
  wire \ret_V_3_reg_1867[19]_i_2_n_7 ;
  wire \ret_V_3_reg_1867[19]_i_3_n_7 ;
  wire \ret_V_3_reg_1867[19]_i_4_n_7 ;
  wire \ret_V_3_reg_1867[19]_i_5_n_7 ;
  wire \ret_V_3_reg_1867[23]_i_2_n_7 ;
  wire \ret_V_3_reg_1867[23]_i_3_n_7 ;
  wire \ret_V_3_reg_1867[23]_i_4_n_7 ;
  wire \ret_V_3_reg_1867[23]_i_5_n_7 ;
  wire \ret_V_3_reg_1867[27]_i_2_n_7 ;
  wire \ret_V_3_reg_1867_reg[11]_i_1_n_10 ;
  wire \ret_V_3_reg_1867_reg[11]_i_1_n_7 ;
  wire \ret_V_3_reg_1867_reg[11]_i_1_n_8 ;
  wire \ret_V_3_reg_1867_reg[11]_i_1_n_9 ;
  wire \ret_V_3_reg_1867_reg[15]_i_1_n_10 ;
  wire \ret_V_3_reg_1867_reg[15]_i_1_n_7 ;
  wire \ret_V_3_reg_1867_reg[15]_i_1_n_8 ;
  wire \ret_V_3_reg_1867_reg[15]_i_1_n_9 ;
  wire \ret_V_3_reg_1867_reg[19]_i_1_n_10 ;
  wire \ret_V_3_reg_1867_reg[19]_i_1_n_7 ;
  wire \ret_V_3_reg_1867_reg[19]_i_1_n_8 ;
  wire \ret_V_3_reg_1867_reg[19]_i_1_n_9 ;
  wire \ret_V_3_reg_1867_reg[23]_i_1_n_10 ;
  wire \ret_V_3_reg_1867_reg[23]_i_1_n_7 ;
  wire \ret_V_3_reg_1867_reg[23]_i_1_n_8 ;
  wire \ret_V_3_reg_1867_reg[23]_i_1_n_9 ;
  wire \ret_V_3_reg_1867_reg[27]_i_1_n_10 ;
  wire \ret_V_3_reg_1867_reg[27]_i_1_n_7 ;
  wire \ret_V_3_reg_1867_reg[27]_i_1_n_8 ;
  wire \ret_V_3_reg_1867_reg[27]_i_1_n_9 ;
  wire [5:0]sel;
  wire [8:8]select_ln1333_fu_1447_p3__0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_ret_V_3_reg_1867_reg[28]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_ret_V_3_reg_1867_reg[28]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hE1C38C733C3C7398)) 
    g0_b0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[0]));
  LUT6 #(
    .INIT(64'h1FC07C0FFC03F078)) 
    g0_b1
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[1]));
  LUT6 #(
    .INIT(64'h003FFC00FC000FF8)) 
    g0_b2
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[2]));
  LUT6 #(
    .INIT(64'h000003FF03FFFFF8)) 
    g0_b3__0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[3]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFF8)) 
    g0_b4
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000007)) 
    g0_b5
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[5]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_out}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_enable_reg_pp0_iter1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_enable_reg_pp0_iter1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:23],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h7E06)) 
    \q0[0]_i_1 
       (.I0(P[22]),
        .I1(P[21]),
        .I2(P[20]),
        .I3(P[19]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h680A)) 
    \q0[10]_i_1 
       (.I0(P[22]),
        .I1(P[21]),
        .I2(P[19]),
        .I3(P[20]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hA228)) 
    \q0[11]_i_1 
       (.I0(P[22]),
        .I1(P[21]),
        .I2(P[20]),
        .I3(P[19]),
        .O(p_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \q0[12]_i_1 
       (.I0(P[22]),
        .I1(P[21]),
        .I2(P[19]),
        .I3(P[20]),
        .O(p_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q0[14]_i_1 
       (.I0(P[22]),
        .I1(P[19]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \q0[15]_i_1 
       (.I0(P[19]),
        .I1(P[22]),
        .I2(P[20]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hEF10)) 
    \q0[16]_i_1 
       (.I0(P[20]),
        .I1(P[19]),
        .I2(P[22]),
        .I3(P[21]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \q0[17]_i_1 
       (.I0(P[22]),
        .I1(P[21]),
        .I2(P[19]),
        .I3(P[20]),
        .O(p_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hDF60)) 
    \q0[1]_i_1 
       (.I0(P[19]),
        .I1(P[20]),
        .I2(P[22]),
        .I3(P[21]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'hEEC2)) 
    \q0[2]_i_1 
       (.I0(P[22]),
        .I1(P[21]),
        .I2(P[19]),
        .I3(P[20]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h2488)) 
    \q0[3]_i_1 
       (.I0(P[22]),
        .I1(P[21]),
        .I2(P[19]),
        .I3(P[20]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h4A02)) 
    \q0[4]_i_1 
       (.I0(P[22]),
        .I1(P[21]),
        .I2(P[19]),
        .I3(P[20]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h800A)) 
    \q0[5]_i_1 
       (.I0(P[22]),
        .I1(P[19]),
        .I2(P[21]),
        .I3(P[20]),
        .O(p_reg_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \q0[7]_i_1 
       (.I0(P[21]),
        .I1(P[19]),
        .I2(P[20]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \q0[8]_i_1 
       (.I0(P[21]),
        .I1(P[19]),
        .I2(P[20]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h0C6A)) 
    \q0[9]_i_1 
       (.I0(P[22]),
        .I1(P[21]),
        .I2(P[20]),
        .I3(P[19]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ret_V_3_reg_1867[0]_i_1 
       (.I0(P[0]),
        .I1(P[22]),
        .O(p_reg_reg_4[0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \ret_V_3_reg_1867[11]_i_2 
       (.I0(P[2]),
        .I1(P[11]),
        .I2(P[22]),
        .I3(P[10]),
        .O(\ret_V_3_reg_1867[11]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \ret_V_3_reg_1867[11]_i_3 
       (.I0(P[1]),
        .I1(P[10]),
        .I2(P[22]),
        .I3(P[9]),
        .O(\ret_V_3_reg_1867[11]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \ret_V_3_reg_1867[11]_i_4 
       (.I0(P[0]),
        .I1(P[9]),
        .I2(P[22]),
        .I3(P[8]),
        .O(\ret_V_3_reg_1867[11]_i_4_n_7 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \ret_V_3_reg_1867[11]_i_5 
       (.I0(P[7]),
        .I1(P[22]),
        .I2(P[8]),
        .O(select_ln1333_fu_1447_p3__0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \ret_V_3_reg_1867[15]_i_2 
       (.I0(P[6]),
        .I1(P[15]),
        .I2(P[22]),
        .I3(P[14]),
        .O(\ret_V_3_reg_1867[15]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \ret_V_3_reg_1867[15]_i_3 
       (.I0(P[5]),
        .I1(P[14]),
        .I2(P[22]),
        .I3(P[13]),
        .O(\ret_V_3_reg_1867[15]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \ret_V_3_reg_1867[15]_i_4 
       (.I0(P[4]),
        .I1(P[13]),
        .I2(P[22]),
        .I3(P[12]),
        .O(\ret_V_3_reg_1867[15]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \ret_V_3_reg_1867[15]_i_5 
       (.I0(P[3]),
        .I1(P[12]),
        .I2(P[22]),
        .I3(P[11]),
        .O(\ret_V_3_reg_1867[15]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \ret_V_3_reg_1867[19]_i_2 
       (.I0(P[10]),
        .I1(P[19]),
        .I2(P[22]),
        .I3(P[18]),
        .O(\ret_V_3_reg_1867[19]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \ret_V_3_reg_1867[19]_i_3 
       (.I0(P[9]),
        .I1(P[18]),
        .I2(P[22]),
        .I3(P[17]),
        .O(\ret_V_3_reg_1867[19]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \ret_V_3_reg_1867[19]_i_4 
       (.I0(P[8]),
        .I1(P[17]),
        .I2(P[22]),
        .I3(P[16]),
        .O(\ret_V_3_reg_1867[19]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \ret_V_3_reg_1867[19]_i_5 
       (.I0(P[7]),
        .I1(P[16]),
        .I2(P[22]),
        .I3(P[15]),
        .O(\ret_V_3_reg_1867[19]_i_5_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ret_V_3_reg_1867[1]_i_1 
       (.I0(P[0]),
        .I1(P[22]),
        .I2(P[1]),
        .O(p_reg_reg_4[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_3_reg_1867[23]_i_2 
       (.I0(P[14]),
        .I1(P[22]),
        .O(\ret_V_3_reg_1867[23]_i_2_n_7 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \ret_V_3_reg_1867[23]_i_3 
       (.I0(P[13]),
        .I1(P[21]),
        .I2(P[22]),
        .O(\ret_V_3_reg_1867[23]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \ret_V_3_reg_1867[23]_i_4 
       (.I0(P[12]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[20]),
        .O(\ret_V_3_reg_1867[23]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \ret_V_3_reg_1867[23]_i_5 
       (.I0(P[11]),
        .I1(P[20]),
        .I2(P[22]),
        .I3(P[19]),
        .O(\ret_V_3_reg_1867[23]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ret_V_3_reg_1867[27]_i_2 
       (.I0(P[18]),
        .I1(P[22]),
        .O(\ret_V_3_reg_1867[27]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ret_V_3_reg_1867[2]_i_1 
       (.I0(P[1]),
        .I1(P[22]),
        .I2(P[2]),
        .O(p_reg_reg_4[2]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ret_V_3_reg_1867[3]_i_1 
       (.I0(P[2]),
        .I1(P[22]),
        .I2(P[3]),
        .O(p_reg_reg_4[3]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ret_V_3_reg_1867[4]_i_1 
       (.I0(P[3]),
        .I1(P[22]),
        .I2(P[4]),
        .O(p_reg_reg_4[4]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ret_V_3_reg_1867[5]_i_1 
       (.I0(P[4]),
        .I1(P[22]),
        .I2(P[5]),
        .O(p_reg_reg_4[5]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ret_V_3_reg_1867[6]_i_1 
       (.I0(P[5]),
        .I1(P[22]),
        .I2(P[6]),
        .O(p_reg_reg_4[6]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ret_V_3_reg_1867[7]_i_1 
       (.I0(P[6]),
        .I1(P[22]),
        .I2(P[7]),
        .O(p_reg_reg_4[7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_3_reg_1867_reg[11]_i_1 
       (.CI(1'b0),
        .CO({\ret_V_3_reg_1867_reg[11]_i_1_n_7 ,\ret_V_3_reg_1867_reg[11]_i_1_n_8 ,\ret_V_3_reg_1867_reg[11]_i_1_n_9 ,\ret_V_3_reg_1867_reg[11]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({P[2:0],1'b0}),
        .O(p_reg_reg_4[11:8]),
        .S({\ret_V_3_reg_1867[11]_i_2_n_7 ,\ret_V_3_reg_1867[11]_i_3_n_7 ,\ret_V_3_reg_1867[11]_i_4_n_7 ,select_ln1333_fu_1447_p3__0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_3_reg_1867_reg[15]_i_1 
       (.CI(\ret_V_3_reg_1867_reg[11]_i_1_n_7 ),
        .CO({\ret_V_3_reg_1867_reg[15]_i_1_n_7 ,\ret_V_3_reg_1867_reg[15]_i_1_n_8 ,\ret_V_3_reg_1867_reg[15]_i_1_n_9 ,\ret_V_3_reg_1867_reg[15]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(P[6:3]),
        .O(p_reg_reg_4[15:12]),
        .S({\ret_V_3_reg_1867[15]_i_2_n_7 ,\ret_V_3_reg_1867[15]_i_3_n_7 ,\ret_V_3_reg_1867[15]_i_4_n_7 ,\ret_V_3_reg_1867[15]_i_5_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_3_reg_1867_reg[19]_i_1 
       (.CI(\ret_V_3_reg_1867_reg[15]_i_1_n_7 ),
        .CO({\ret_V_3_reg_1867_reg[19]_i_1_n_7 ,\ret_V_3_reg_1867_reg[19]_i_1_n_8 ,\ret_V_3_reg_1867_reg[19]_i_1_n_9 ,\ret_V_3_reg_1867_reg[19]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(P[10:7]),
        .O(p_reg_reg_4[19:16]),
        .S({\ret_V_3_reg_1867[19]_i_2_n_7 ,\ret_V_3_reg_1867[19]_i_3_n_7 ,\ret_V_3_reg_1867[19]_i_4_n_7 ,\ret_V_3_reg_1867[19]_i_5_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_3_reg_1867_reg[23]_i_1 
       (.CI(\ret_V_3_reg_1867_reg[19]_i_1_n_7 ),
        .CO({\ret_V_3_reg_1867_reg[23]_i_1_n_7 ,\ret_V_3_reg_1867_reg[23]_i_1_n_8 ,\ret_V_3_reg_1867_reg[23]_i_1_n_9 ,\ret_V_3_reg_1867_reg[23]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(P[14:11]),
        .O(p_reg_reg_4[23:20]),
        .S({\ret_V_3_reg_1867[23]_i_2_n_7 ,\ret_V_3_reg_1867[23]_i_3_n_7 ,\ret_V_3_reg_1867[23]_i_4_n_7 ,\ret_V_3_reg_1867[23]_i_5_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_3_reg_1867_reg[27]_i_1 
       (.CI(\ret_V_3_reg_1867_reg[23]_i_1_n_7 ),
        .CO({\ret_V_3_reg_1867_reg[27]_i_1_n_7 ,\ret_V_3_reg_1867_reg[27]_i_1_n_8 ,\ret_V_3_reg_1867_reg[27]_i_1_n_9 ,\ret_V_3_reg_1867_reg[27]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({P[18],1'b0,1'b0,1'b0}),
        .O(p_reg_reg_4[27:24]),
        .S({\ret_V_3_reg_1867[27]_i_2_n_7 ,P[17:15]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_3_reg_1867_reg[28]_i_2 
       (.CI(\ret_V_3_reg_1867_reg[27]_i_1_n_7 ),
        .CO(\NLW_ret_V_3_reg_1867_reg[28]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ret_V_3_reg_1867_reg[28]_i_2_O_UNCONNECTED [3:1],p_reg_reg_4[28]}),
        .S({1'b0,1'b0,1'b0,P[22]}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_sdiv_29ns_16s_16_33_1
   (dout,
    grp_fu_611_p0,
    ap_clk,
    Q);
  output [15:0]dout;
  input [14:0]grp_fu_611_p0;
  input ap_clk;
  input [15:0]Q;

  wire [15:0]Q;
  wire ap_clk;
  wire [15:0]dout;
  wire [14:0]grp_fu_611_p0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_sdiv_29ns_16s_16_33_1_div loss_derivative_sdiv_29ns_16s_16_33_1_div_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .dout(dout),
        .grp_fu_611_p0(grp_fu_611_p0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_sdiv_29ns_16s_16_33_1_div
   (dout,
    grp_fu_611_p0,
    ap_clk,
    Q);
  output [15:0]dout;
  input [14:0]grp_fu_611_p0;
  input ap_clk;
  input [15:0]Q;

  wire \0 ;
  wire [15:0]Q;
  wire ap_clk;
  wire \divisor0_reg_n_7_[0] ;
  wire \divisor0_reg_n_7_[10] ;
  wire \divisor0_reg_n_7_[11] ;
  wire \divisor0_reg_n_7_[12] ;
  wire \divisor0_reg_n_7_[13] ;
  wire \divisor0_reg_n_7_[14] ;
  wire \divisor0_reg_n_7_[1] ;
  wire \divisor0_reg_n_7_[2] ;
  wire \divisor0_reg_n_7_[3] ;
  wire \divisor0_reg_n_7_[4] ;
  wire \divisor0_reg_n_7_[5] ;
  wire \divisor0_reg_n_7_[6] ;
  wire \divisor0_reg_n_7_[7] ;
  wire \divisor0_reg_n_7_[8] ;
  wire \divisor0_reg_n_7_[9] ;
  wire \divisor_tmp[0][12]_i_3_n_7 ;
  wire \divisor_tmp[0][12]_i_4_n_7 ;
  wire \divisor_tmp[0][12]_i_5_n_7 ;
  wire \divisor_tmp[0][12]_i_6_n_7 ;
  wire \divisor_tmp[0][15]_i_3_n_7 ;
  wire \divisor_tmp[0][15]_i_4_n_7 ;
  wire \divisor_tmp[0][15]_i_5_n_7 ;
  wire \divisor_tmp[0][4]_i_3_n_7 ;
  wire \divisor_tmp[0][4]_i_4_n_7 ;
  wire \divisor_tmp[0][4]_i_5_n_7 ;
  wire \divisor_tmp[0][4]_i_6_n_7 ;
  wire \divisor_tmp[0][4]_i_7_n_7 ;
  wire \divisor_tmp[0][8]_i_3_n_7 ;
  wire \divisor_tmp[0][8]_i_4_n_7 ;
  wire \divisor_tmp[0][8]_i_5_n_7 ;
  wire \divisor_tmp[0][8]_i_6_n_7 ;
  wire \divisor_tmp_reg[0][12]_i_2_n_10 ;
  wire \divisor_tmp_reg[0][12]_i_2_n_7 ;
  wire \divisor_tmp_reg[0][12]_i_2_n_8 ;
  wire \divisor_tmp_reg[0][12]_i_2_n_9 ;
  wire \divisor_tmp_reg[0][15]_i_2_n_10 ;
  wire \divisor_tmp_reg[0][15]_i_2_n_9 ;
  wire \divisor_tmp_reg[0][4]_i_2_n_10 ;
  wire \divisor_tmp_reg[0][4]_i_2_n_7 ;
  wire \divisor_tmp_reg[0][4]_i_2_n_8 ;
  wire \divisor_tmp_reg[0][4]_i_2_n_9 ;
  wire \divisor_tmp_reg[0][8]_i_2_n_10 ;
  wire \divisor_tmp_reg[0][8]_i_2_n_7 ;
  wire \divisor_tmp_reg[0][8]_i_2_n_8 ;
  wire \divisor_tmp_reg[0][8]_i_2_n_9 ;
  wire [15:1]divisor_u;
  wire [15:1]divisor_u0;
  wire [15:0]dout;
  wire [14:0]grp_fu_611_p0;
  wire [15:1]\loop[28].dividend_tmp_reg[29]_0 ;
  wire loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_23;
  wire loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_24;
  wire loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_25;
  wire loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_26;
  wire loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_27;
  wire loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_28;
  wire loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_29;
  wire loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_30;
  wire loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_31;
  wire loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_32;
  wire loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_33;
  wire loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_34;
  wire loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_35;
  wire loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_36;
  wire loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_37;
  wire loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_38;
  wire p_0_in_0;
  wire \quot[11]_i_2_n_7 ;
  wire \quot[11]_i_3_n_7 ;
  wire \quot[11]_i_4_n_7 ;
  wire \quot[11]_i_5_n_7 ;
  wire \quot[15]_i_2_n_7 ;
  wire \quot[15]_i_3_n_7 ;
  wire \quot[15]_i_4_n_7 ;
  wire \quot[15]_i_5_n_7 ;
  wire \quot[3]_i_2_n_7 ;
  wire \quot[3]_i_3_n_7 ;
  wire \quot[3]_i_4_n_7 ;
  wire \quot[7]_i_2_n_7 ;
  wire \quot[7]_i_3_n_7 ;
  wire \quot[7]_i_4_n_7 ;
  wire \quot[7]_i_5_n_7 ;
  wire [3:2]\NLW_divisor_tmp_reg[0][15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_divisor_tmp_reg[0][15]_i_2_O_UNCONNECTED ;

  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\divisor0_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(\divisor0_reg_n_7_[10] ),
        .R(1'b0));
  FDRE \divisor0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(\divisor0_reg_n_7_[11] ),
        .R(1'b0));
  FDRE \divisor0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(\divisor0_reg_n_7_[12] ),
        .R(1'b0));
  FDRE \divisor0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(\divisor0_reg_n_7_[13] ),
        .R(1'b0));
  FDRE \divisor0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(\divisor0_reg_n_7_[14] ),
        .R(1'b0));
  FDRE \divisor0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(p_0_in_0),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\divisor0_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\divisor0_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\divisor0_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\divisor0_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\divisor0_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\divisor0_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\divisor0_reg_n_7_[7] ),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(\divisor0_reg_n_7_[8] ),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(\divisor0_reg_n_7_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][10]_i_1 
       (.I0(divisor_u0[10]),
        .I1(p_0_in_0),
        .I2(\divisor0_reg_n_7_[10] ),
        .O(divisor_u[10]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][11]_i_1 
       (.I0(divisor_u0[11]),
        .I1(p_0_in_0),
        .I2(\divisor0_reg_n_7_[11] ),
        .O(divisor_u[11]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][12]_i_1 
       (.I0(divisor_u0[12]),
        .I1(p_0_in_0),
        .I2(\divisor0_reg_n_7_[12] ),
        .O(divisor_u[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][12]_i_3 
       (.I0(\divisor0_reg_n_7_[12] ),
        .O(\divisor_tmp[0][12]_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][12]_i_4 
       (.I0(\divisor0_reg_n_7_[11] ),
        .O(\divisor_tmp[0][12]_i_4_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][12]_i_5 
       (.I0(\divisor0_reg_n_7_[10] ),
        .O(\divisor_tmp[0][12]_i_5_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][12]_i_6 
       (.I0(\divisor0_reg_n_7_[9] ),
        .O(\divisor_tmp[0][12]_i_6_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][13]_i_1 
       (.I0(divisor_u0[13]),
        .I1(p_0_in_0),
        .I2(\divisor0_reg_n_7_[13] ),
        .O(divisor_u[13]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][14]_i_1 
       (.I0(divisor_u0[14]),
        .I1(p_0_in_0),
        .I2(\divisor0_reg_n_7_[14] ),
        .O(divisor_u[14]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \divisor_tmp[0][15]_i_1 
       (.I0(p_0_in_0),
        .I1(divisor_u0[15]),
        .O(divisor_u[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][15]_i_3 
       (.I0(p_0_in_0),
        .O(\divisor_tmp[0][15]_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][15]_i_4 
       (.I0(\divisor0_reg_n_7_[14] ),
        .O(\divisor_tmp[0][15]_i_4_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][15]_i_5 
       (.I0(\divisor0_reg_n_7_[13] ),
        .O(\divisor_tmp[0][15]_i_5_n_7 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][1]_i_1 
       (.I0(divisor_u0[1]),
        .I1(p_0_in_0),
        .I2(\divisor0_reg_n_7_[1] ),
        .O(divisor_u[1]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][2]_i_1 
       (.I0(divisor_u0[2]),
        .I1(p_0_in_0),
        .I2(\divisor0_reg_n_7_[2] ),
        .O(divisor_u[2]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][3]_i_1 
       (.I0(divisor_u0[3]),
        .I1(p_0_in_0),
        .I2(\divisor0_reg_n_7_[3] ),
        .O(divisor_u[3]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][4]_i_1 
       (.I0(divisor_u0[4]),
        .I1(p_0_in_0),
        .I2(\divisor0_reg_n_7_[4] ),
        .O(divisor_u[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][4]_i_3 
       (.I0(\divisor0_reg_n_7_[0] ),
        .O(\divisor_tmp[0][4]_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][4]_i_4 
       (.I0(\divisor0_reg_n_7_[4] ),
        .O(\divisor_tmp[0][4]_i_4_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][4]_i_5 
       (.I0(\divisor0_reg_n_7_[3] ),
        .O(\divisor_tmp[0][4]_i_5_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][4]_i_6 
       (.I0(\divisor0_reg_n_7_[2] ),
        .O(\divisor_tmp[0][4]_i_6_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][4]_i_7 
       (.I0(\divisor0_reg_n_7_[1] ),
        .O(\divisor_tmp[0][4]_i_7_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][5]_i_1 
       (.I0(divisor_u0[5]),
        .I1(p_0_in_0),
        .I2(\divisor0_reg_n_7_[5] ),
        .O(divisor_u[5]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][6]_i_1 
       (.I0(divisor_u0[6]),
        .I1(p_0_in_0),
        .I2(\divisor0_reg_n_7_[6] ),
        .O(divisor_u[6]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][7]_i_1 
       (.I0(divisor_u0[7]),
        .I1(p_0_in_0),
        .I2(\divisor0_reg_n_7_[7] ),
        .O(divisor_u[7]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][8]_i_1 
       (.I0(divisor_u0[8]),
        .I1(p_0_in_0),
        .I2(\divisor0_reg_n_7_[8] ),
        .O(divisor_u[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][8]_i_3 
       (.I0(\divisor0_reg_n_7_[8] ),
        .O(\divisor_tmp[0][8]_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][8]_i_4 
       (.I0(\divisor0_reg_n_7_[7] ),
        .O(\divisor_tmp[0][8]_i_4_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][8]_i_5 
       (.I0(\divisor0_reg_n_7_[6] ),
        .O(\divisor_tmp[0][8]_i_5_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][8]_i_6 
       (.I0(\divisor0_reg_n_7_[5] ),
        .O(\divisor_tmp[0][8]_i_6_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][9]_i_1 
       (.I0(divisor_u0[9]),
        .I1(p_0_in_0),
        .I2(\divisor0_reg_n_7_[9] ),
        .O(divisor_u[9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divisor_tmp_reg[0][12]_i_2 
       (.CI(\divisor_tmp_reg[0][8]_i_2_n_7 ),
        .CO({\divisor_tmp_reg[0][12]_i_2_n_7 ,\divisor_tmp_reg[0][12]_i_2_n_8 ,\divisor_tmp_reg[0][12]_i_2_n_9 ,\divisor_tmp_reg[0][12]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(divisor_u0[12:9]),
        .S({\divisor_tmp[0][12]_i_3_n_7 ,\divisor_tmp[0][12]_i_4_n_7 ,\divisor_tmp[0][12]_i_5_n_7 ,\divisor_tmp[0][12]_i_6_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divisor_tmp_reg[0][15]_i_2 
       (.CI(\divisor_tmp_reg[0][12]_i_2_n_7 ),
        .CO({\NLW_divisor_tmp_reg[0][15]_i_2_CO_UNCONNECTED [3:2],\divisor_tmp_reg[0][15]_i_2_n_9 ,\divisor_tmp_reg[0][15]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_divisor_tmp_reg[0][15]_i_2_O_UNCONNECTED [3],divisor_u0[15:13]}),
        .S({1'b0,\divisor_tmp[0][15]_i_3_n_7 ,\divisor_tmp[0][15]_i_4_n_7 ,\divisor_tmp[0][15]_i_5_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divisor_tmp_reg[0][4]_i_2 
       (.CI(1'b0),
        .CO({\divisor_tmp_reg[0][4]_i_2_n_7 ,\divisor_tmp_reg[0][4]_i_2_n_8 ,\divisor_tmp_reg[0][4]_i_2_n_9 ,\divisor_tmp_reg[0][4]_i_2_n_10 }),
        .CYINIT(\divisor_tmp[0][4]_i_3_n_7 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(divisor_u0[4:1]),
        .S({\divisor_tmp[0][4]_i_4_n_7 ,\divisor_tmp[0][4]_i_5_n_7 ,\divisor_tmp[0][4]_i_6_n_7 ,\divisor_tmp[0][4]_i_7_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divisor_tmp_reg[0][8]_i_2 
       (.CI(\divisor_tmp_reg[0][4]_i_2_n_7 ),
        .CO({\divisor_tmp_reg[0][8]_i_2_n_7 ,\divisor_tmp_reg[0][8]_i_2_n_8 ,\divisor_tmp_reg[0][8]_i_2_n_9 ,\divisor_tmp_reg[0][8]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(divisor_u0[8:5]),
        .S({\divisor_tmp[0][8]_i_3_n_7 ,\divisor_tmp[0][8]_i_4_n_7 ,\divisor_tmp[0][8]_i_5_n_7 ,\divisor_tmp[0][8]_i_6_n_7 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_sdiv_29ns_16s_16_33_1_div_u loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0
       (.\0 (\0 ),
        .O({loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_23,loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_24,loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_25,loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_26}),
        .S({\quot[3]_i_2_n_7 ,\quot[3]_i_3_n_7 ,\quot[3]_i_4_n_7 }),
        .ap_clk(ap_clk),
        .\divisor_tmp_reg[0][0]_0 (\divisor0_reg_n_7_[0] ),
        .divisor_u(divisor_u),
        .grp_fu_611_p0(grp_fu_611_p0),
        .\loop[28].dividend_tmp_reg[29][15]__0_0 (\loop[28].dividend_tmp_reg[29]_0 ),
        .\loop[28].sign_tmp_reg[29][1]__0_0 ({loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_27,loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_28,loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_29,loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_30}),
        .\loop[28].sign_tmp_reg[29][1]__0_1 ({loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_31,loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_32,loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_33,loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_34}),
        .\loop[28].sign_tmp_reg[29][1]__0_2 ({loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_35,loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_36,loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_37,loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_38}),
        .p_0_in_0(p_0_in_0),
        .\quot_reg[11] ({\quot[11]_i_2_n_7 ,\quot[11]_i_3_n_7 ,\quot[11]_i_4_n_7 ,\quot[11]_i_5_n_7 }),
        .\quot_reg[15] ({\quot[15]_i_2_n_7 ,\quot[15]_i_3_n_7 ,\quot[15]_i_4_n_7 ,\quot[15]_i_5_n_7 }),
        .\quot_reg[7] ({\quot[7]_i_2_n_7 ,\quot[7]_i_3_n_7 ,\quot[7]_i_4_n_7 ,\quot[7]_i_5_n_7 }));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[11]_i_2 
       (.I0(\0 ),
        .I1(\loop[28].dividend_tmp_reg[29]_0 [11]),
        .O(\quot[11]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[11]_i_3 
       (.I0(\0 ),
        .I1(\loop[28].dividend_tmp_reg[29]_0 [10]),
        .O(\quot[11]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[11]_i_4 
       (.I0(\0 ),
        .I1(\loop[28].dividend_tmp_reg[29]_0 [9]),
        .O(\quot[11]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[11]_i_5 
       (.I0(\0 ),
        .I1(\loop[28].dividend_tmp_reg[29]_0 [8]),
        .O(\quot[11]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[15]_i_2 
       (.I0(\0 ),
        .I1(\loop[28].dividend_tmp_reg[29]_0 [15]),
        .O(\quot[15]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[15]_i_3 
       (.I0(\0 ),
        .I1(\loop[28].dividend_tmp_reg[29]_0 [14]),
        .O(\quot[15]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[15]_i_4 
       (.I0(\0 ),
        .I1(\loop[28].dividend_tmp_reg[29]_0 [13]),
        .O(\quot[15]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[15]_i_5 
       (.I0(\0 ),
        .I1(\loop[28].dividend_tmp_reg[29]_0 [12]),
        .O(\quot[15]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[3]_i_2 
       (.I0(\0 ),
        .I1(\loop[28].dividend_tmp_reg[29]_0 [3]),
        .O(\quot[3]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[3]_i_3 
       (.I0(\0 ),
        .I1(\loop[28].dividend_tmp_reg[29]_0 [2]),
        .O(\quot[3]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[3]_i_4 
       (.I0(\0 ),
        .I1(\loop[28].dividend_tmp_reg[29]_0 [1]),
        .O(\quot[3]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[7]_i_2 
       (.I0(\0 ),
        .I1(\loop[28].dividend_tmp_reg[29]_0 [7]),
        .O(\quot[7]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[7]_i_3 
       (.I0(\0 ),
        .I1(\loop[28].dividend_tmp_reg[29]_0 [6]),
        .O(\quot[7]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[7]_i_4 
       (.I0(\0 ),
        .I1(\loop[28].dividend_tmp_reg[29]_0 [5]),
        .O(\quot[7]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[7]_i_5 
       (.I0(\0 ),
        .I1(\loop[28].dividend_tmp_reg[29]_0 [4]),
        .O(\quot[7]_i_5_n_7 ));
  FDRE \quot_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_26),
        .Q(dout[0]),
        .R(1'b0));
  FDRE \quot_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_32),
        .Q(dout[10]),
        .R(1'b0));
  FDRE \quot_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_31),
        .Q(dout[11]),
        .R(1'b0));
  FDRE \quot_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_38),
        .Q(dout[12]),
        .R(1'b0));
  FDRE \quot_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_37),
        .Q(dout[13]),
        .R(1'b0));
  FDRE \quot_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_36),
        .Q(dout[14]),
        .R(1'b0));
  FDRE \quot_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_35),
        .Q(dout[15]),
        .R(1'b0));
  FDRE \quot_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_25),
        .Q(dout[1]),
        .R(1'b0));
  FDRE \quot_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_24),
        .Q(dout[2]),
        .R(1'b0));
  FDRE \quot_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_23),
        .Q(dout[3]),
        .R(1'b0));
  FDRE \quot_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_30),
        .Q(dout[4]),
        .R(1'b0));
  FDRE \quot_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_29),
        .Q(dout[5]),
        .R(1'b0));
  FDRE \quot_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_28),
        .Q(dout[6]),
        .R(1'b0));
  FDRE \quot_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_27),
        .Q(dout[7]),
        .R(1'b0));
  FDRE \quot_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_34),
        .Q(dout[8]),
        .R(1'b0));
  FDRE \quot_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0_n_33),
        .Q(dout[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_sdiv_29ns_16s_16_33_1_div_u
   (\loop[28].dividend_tmp_reg[29][15]__0_0 ,
    \0 ,
    O,
    \loop[28].sign_tmp_reg[29][1]__0_0 ,
    \loop[28].sign_tmp_reg[29][1]__0_1 ,
    \loop[28].sign_tmp_reg[29][1]__0_2 ,
    grp_fu_611_p0,
    ap_clk,
    p_0_in_0,
    S,
    \quot_reg[7] ,
    \quot_reg[11] ,
    \quot_reg[15] ,
    divisor_u,
    \divisor_tmp_reg[0][0]_0 );
  output [14:0]\loop[28].dividend_tmp_reg[29][15]__0_0 ;
  output \0 ;
  output [3:0]O;
  output [3:0]\loop[28].sign_tmp_reg[29][1]__0_0 ;
  output [3:0]\loop[28].sign_tmp_reg[29][1]__0_1 ;
  output [3:0]\loop[28].sign_tmp_reg[29][1]__0_2 ;
  input [14:0]grp_fu_611_p0;
  input ap_clk;
  input p_0_in_0;
  input [2:0]S;
  input [3:0]\quot_reg[7] ;
  input [3:0]\quot_reg[11] ;
  input [3:0]\quot_reg[15] ;
  input [14:0]divisor_u;
  input \divisor_tmp_reg[0][0]_0 ;

  wire \0 ;
  wire [3:0]O;
  wire [2:0]S;
  wire ap_clk;
  wire \cal_tmp[0]_carry__0_n_10 ;
  wire \cal_tmp[0]_carry__0_n_11 ;
  wire \cal_tmp[0]_carry__0_n_12 ;
  wire \cal_tmp[0]_carry__0_n_13 ;
  wire \cal_tmp[0]_carry__0_n_14 ;
  wire \cal_tmp[0]_carry__0_n_7 ;
  wire \cal_tmp[0]_carry__0_n_8 ;
  wire \cal_tmp[0]_carry__0_n_9 ;
  wire \cal_tmp[0]_carry__1_n_10 ;
  wire \cal_tmp[0]_carry__1_n_11 ;
  wire \cal_tmp[0]_carry__1_n_12 ;
  wire \cal_tmp[0]_carry__1_n_13 ;
  wire \cal_tmp[0]_carry__1_n_14 ;
  wire \cal_tmp[0]_carry__1_n_7 ;
  wire \cal_tmp[0]_carry__1_n_8 ;
  wire \cal_tmp[0]_carry__1_n_9 ;
  wire \cal_tmp[0]_carry__2_n_10 ;
  wire \cal_tmp[0]_carry__2_n_11 ;
  wire \cal_tmp[0]_carry__2_n_12 ;
  wire \cal_tmp[0]_carry__2_n_13 ;
  wire \cal_tmp[0]_carry__2_n_14 ;
  wire \cal_tmp[0]_carry__2_n_7 ;
  wire \cal_tmp[0]_carry__2_n_8 ;
  wire \cal_tmp[0]_carry__2_n_9 ;
  wire \cal_tmp[0]_carry_n_10 ;
  wire \cal_tmp[0]_carry_n_11 ;
  wire \cal_tmp[0]_carry_n_12 ;
  wire \cal_tmp[0]_carry_n_13 ;
  wire \cal_tmp[0]_carry_n_14 ;
  wire \cal_tmp[0]_carry_n_7 ;
  wire \cal_tmp[0]_carry_n_8 ;
  wire \cal_tmp[0]_carry_n_9 ;
  wire [29:29]\cal_tmp[10]_70 ;
  wire \cal_tmp[10]_carry__0_i_1_n_7 ;
  wire \cal_tmp[10]_carry__0_i_2_n_7 ;
  wire \cal_tmp[10]_carry__0_i_3_n_7 ;
  wire \cal_tmp[10]_carry__0_i_4_n_7 ;
  wire \cal_tmp[10]_carry__0_n_10 ;
  wire \cal_tmp[10]_carry__0_n_11 ;
  wire \cal_tmp[10]_carry__0_n_12 ;
  wire \cal_tmp[10]_carry__0_n_13 ;
  wire \cal_tmp[10]_carry__0_n_14 ;
  wire \cal_tmp[10]_carry__0_n_7 ;
  wire \cal_tmp[10]_carry__0_n_8 ;
  wire \cal_tmp[10]_carry__0_n_9 ;
  wire \cal_tmp[10]_carry__1_i_1_n_7 ;
  wire \cal_tmp[10]_carry__1_i_2_n_7 ;
  wire \cal_tmp[10]_carry__1_i_3_n_7 ;
  wire \cal_tmp[10]_carry__1_i_4_n_7 ;
  wire \cal_tmp[10]_carry__1_n_10 ;
  wire \cal_tmp[10]_carry__1_n_11 ;
  wire \cal_tmp[10]_carry__1_n_12 ;
  wire \cal_tmp[10]_carry__1_n_13 ;
  wire \cal_tmp[10]_carry__1_n_14 ;
  wire \cal_tmp[10]_carry__1_n_7 ;
  wire \cal_tmp[10]_carry__1_n_8 ;
  wire \cal_tmp[10]_carry__1_n_9 ;
  wire \cal_tmp[10]_carry__2_i_1_n_7 ;
  wire \cal_tmp[10]_carry__2_i_2_n_7 ;
  wire \cal_tmp[10]_carry__2_i_3_n_7 ;
  wire \cal_tmp[10]_carry__2_i_4_n_7 ;
  wire \cal_tmp[10]_carry__2_n_10 ;
  wire \cal_tmp[10]_carry__2_n_11 ;
  wire \cal_tmp[10]_carry__2_n_12 ;
  wire \cal_tmp[10]_carry__2_n_13 ;
  wire \cal_tmp[10]_carry__2_n_14 ;
  wire \cal_tmp[10]_carry__2_n_7 ;
  wire \cal_tmp[10]_carry__2_n_8 ;
  wire \cal_tmp[10]_carry__2_n_9 ;
  wire \cal_tmp[10]_carry__3_i_1_n_7 ;
  wire \cal_tmp[10]_carry__3_i_2_n_7 ;
  wire \cal_tmp[10]_carry__3_i_3_n_7 ;
  wire \cal_tmp[10]_carry__3_i_4_n_7 ;
  wire \cal_tmp[10]_carry__3_n_10 ;
  wire \cal_tmp[10]_carry__3_n_11 ;
  wire \cal_tmp[10]_carry__3_n_12 ;
  wire \cal_tmp[10]_carry__3_n_13 ;
  wire \cal_tmp[10]_carry__3_n_14 ;
  wire \cal_tmp[10]_carry__3_n_7 ;
  wire \cal_tmp[10]_carry__3_n_8 ;
  wire \cal_tmp[10]_carry__3_n_9 ;
  wire \cal_tmp[10]_carry__4_i_1_n_7 ;
  wire \cal_tmp[10]_carry__4_i_2_n_7 ;
  wire \cal_tmp[10]_carry__4_i_3_n_7 ;
  wire \cal_tmp[10]_carry__4_i_4_n_7 ;
  wire \cal_tmp[10]_carry__4_n_10 ;
  wire \cal_tmp[10]_carry__4_n_11 ;
  wire \cal_tmp[10]_carry__4_n_12 ;
  wire \cal_tmp[10]_carry__4_n_13 ;
  wire \cal_tmp[10]_carry__4_n_14 ;
  wire \cal_tmp[10]_carry__4_n_7 ;
  wire \cal_tmp[10]_carry__4_n_8 ;
  wire \cal_tmp[10]_carry__4_n_9 ;
  wire \cal_tmp[10]_carry__5_i_1_n_7 ;
  wire \cal_tmp[10]_carry__5_i_2_n_7 ;
  wire \cal_tmp[10]_carry__5_n_10 ;
  wire \cal_tmp[10]_carry__5_n_13 ;
  wire \cal_tmp[10]_carry__5_n_14 ;
  wire \cal_tmp[10]_carry__5_n_9 ;
  wire \cal_tmp[10]_carry_i_1_n_7 ;
  wire \cal_tmp[10]_carry_i_2_n_7 ;
  wire \cal_tmp[10]_carry_i_3_n_7 ;
  wire \cal_tmp[10]_carry_i_4_n_7 ;
  wire \cal_tmp[10]_carry_n_10 ;
  wire \cal_tmp[10]_carry_n_11 ;
  wire \cal_tmp[10]_carry_n_12 ;
  wire \cal_tmp[10]_carry_n_13 ;
  wire \cal_tmp[10]_carry_n_14 ;
  wire \cal_tmp[10]_carry_n_7 ;
  wire \cal_tmp[10]_carry_n_8 ;
  wire \cal_tmp[10]_carry_n_9 ;
  wire [29:29]\cal_tmp[11]_71 ;
  wire \cal_tmp[11]_carry__0_i_1_n_7 ;
  wire \cal_tmp[11]_carry__0_i_2_n_7 ;
  wire \cal_tmp[11]_carry__0_i_3_n_7 ;
  wire \cal_tmp[11]_carry__0_i_4_n_7 ;
  wire \cal_tmp[11]_carry__0_n_10 ;
  wire \cal_tmp[11]_carry__0_n_11 ;
  wire \cal_tmp[11]_carry__0_n_12 ;
  wire \cal_tmp[11]_carry__0_n_13 ;
  wire \cal_tmp[11]_carry__0_n_14 ;
  wire \cal_tmp[11]_carry__0_n_7 ;
  wire \cal_tmp[11]_carry__0_n_8 ;
  wire \cal_tmp[11]_carry__0_n_9 ;
  wire \cal_tmp[11]_carry__1_i_1_n_7 ;
  wire \cal_tmp[11]_carry__1_i_2_n_7 ;
  wire \cal_tmp[11]_carry__1_i_3_n_7 ;
  wire \cal_tmp[11]_carry__1_i_4_n_7 ;
  wire \cal_tmp[11]_carry__1_n_10 ;
  wire \cal_tmp[11]_carry__1_n_11 ;
  wire \cal_tmp[11]_carry__1_n_12 ;
  wire \cal_tmp[11]_carry__1_n_13 ;
  wire \cal_tmp[11]_carry__1_n_14 ;
  wire \cal_tmp[11]_carry__1_n_7 ;
  wire \cal_tmp[11]_carry__1_n_8 ;
  wire \cal_tmp[11]_carry__1_n_9 ;
  wire \cal_tmp[11]_carry__2_i_1_n_7 ;
  wire \cal_tmp[11]_carry__2_i_2_n_7 ;
  wire \cal_tmp[11]_carry__2_i_3_n_7 ;
  wire \cal_tmp[11]_carry__2_i_4_n_7 ;
  wire \cal_tmp[11]_carry__2_n_10 ;
  wire \cal_tmp[11]_carry__2_n_11 ;
  wire \cal_tmp[11]_carry__2_n_12 ;
  wire \cal_tmp[11]_carry__2_n_13 ;
  wire \cal_tmp[11]_carry__2_n_14 ;
  wire \cal_tmp[11]_carry__2_n_7 ;
  wire \cal_tmp[11]_carry__2_n_8 ;
  wire \cal_tmp[11]_carry__2_n_9 ;
  wire \cal_tmp[11]_carry__3_i_1_n_7 ;
  wire \cal_tmp[11]_carry__3_i_2_n_7 ;
  wire \cal_tmp[11]_carry__3_i_3_n_7 ;
  wire \cal_tmp[11]_carry__3_i_4_n_7 ;
  wire \cal_tmp[11]_carry__3_n_10 ;
  wire \cal_tmp[11]_carry__3_n_11 ;
  wire \cal_tmp[11]_carry__3_n_12 ;
  wire \cal_tmp[11]_carry__3_n_13 ;
  wire \cal_tmp[11]_carry__3_n_14 ;
  wire \cal_tmp[11]_carry__3_n_7 ;
  wire \cal_tmp[11]_carry__3_n_8 ;
  wire \cal_tmp[11]_carry__3_n_9 ;
  wire \cal_tmp[11]_carry__4_i_1_n_7 ;
  wire \cal_tmp[11]_carry__4_i_2_n_7 ;
  wire \cal_tmp[11]_carry__4_i_3_n_7 ;
  wire \cal_tmp[11]_carry__4_i_4_n_7 ;
  wire \cal_tmp[11]_carry__4_n_10 ;
  wire \cal_tmp[11]_carry__4_n_11 ;
  wire \cal_tmp[11]_carry__4_n_12 ;
  wire \cal_tmp[11]_carry__4_n_13 ;
  wire \cal_tmp[11]_carry__4_n_14 ;
  wire \cal_tmp[11]_carry__4_n_7 ;
  wire \cal_tmp[11]_carry__4_n_8 ;
  wire \cal_tmp[11]_carry__4_n_9 ;
  wire \cal_tmp[11]_carry__5_i_1_n_7 ;
  wire \cal_tmp[11]_carry__5_i_2_n_7 ;
  wire \cal_tmp[11]_carry__5_i_3_n_7 ;
  wire \cal_tmp[11]_carry__5_n_10 ;
  wire \cal_tmp[11]_carry__5_n_12 ;
  wire \cal_tmp[11]_carry__5_n_13 ;
  wire \cal_tmp[11]_carry__5_n_14 ;
  wire \cal_tmp[11]_carry__5_n_8 ;
  wire \cal_tmp[11]_carry__5_n_9 ;
  wire \cal_tmp[11]_carry_i_1_n_7 ;
  wire \cal_tmp[11]_carry_i_2_n_7 ;
  wire \cal_tmp[11]_carry_i_3_n_7 ;
  wire \cal_tmp[11]_carry_i_4_n_7 ;
  wire \cal_tmp[11]_carry_n_10 ;
  wire \cal_tmp[11]_carry_n_11 ;
  wire \cal_tmp[11]_carry_n_12 ;
  wire \cal_tmp[11]_carry_n_13 ;
  wire \cal_tmp[11]_carry_n_14 ;
  wire \cal_tmp[11]_carry_n_7 ;
  wire \cal_tmp[11]_carry_n_8 ;
  wire \cal_tmp[11]_carry_n_9 ;
  wire [29:29]\cal_tmp[12]_72 ;
  wire \cal_tmp[12]_carry__0_i_1_n_7 ;
  wire \cal_tmp[12]_carry__0_i_2_n_7 ;
  wire \cal_tmp[12]_carry__0_i_3_n_7 ;
  wire \cal_tmp[12]_carry__0_i_4_n_7 ;
  wire \cal_tmp[12]_carry__0_n_10 ;
  wire \cal_tmp[12]_carry__0_n_11 ;
  wire \cal_tmp[12]_carry__0_n_12 ;
  wire \cal_tmp[12]_carry__0_n_13 ;
  wire \cal_tmp[12]_carry__0_n_14 ;
  wire \cal_tmp[12]_carry__0_n_7 ;
  wire \cal_tmp[12]_carry__0_n_8 ;
  wire \cal_tmp[12]_carry__0_n_9 ;
  wire \cal_tmp[12]_carry__1_i_1_n_7 ;
  wire \cal_tmp[12]_carry__1_i_2_n_7 ;
  wire \cal_tmp[12]_carry__1_i_3_n_7 ;
  wire \cal_tmp[12]_carry__1_i_4_n_7 ;
  wire \cal_tmp[12]_carry__1_n_10 ;
  wire \cal_tmp[12]_carry__1_n_11 ;
  wire \cal_tmp[12]_carry__1_n_12 ;
  wire \cal_tmp[12]_carry__1_n_13 ;
  wire \cal_tmp[12]_carry__1_n_14 ;
  wire \cal_tmp[12]_carry__1_n_7 ;
  wire \cal_tmp[12]_carry__1_n_8 ;
  wire \cal_tmp[12]_carry__1_n_9 ;
  wire \cal_tmp[12]_carry__2_i_1_n_7 ;
  wire \cal_tmp[12]_carry__2_i_2_n_7 ;
  wire \cal_tmp[12]_carry__2_i_3_n_7 ;
  wire \cal_tmp[12]_carry__2_i_4_n_7 ;
  wire \cal_tmp[12]_carry__2_n_10 ;
  wire \cal_tmp[12]_carry__2_n_11 ;
  wire \cal_tmp[12]_carry__2_n_12 ;
  wire \cal_tmp[12]_carry__2_n_13 ;
  wire \cal_tmp[12]_carry__2_n_14 ;
  wire \cal_tmp[12]_carry__2_n_7 ;
  wire \cal_tmp[12]_carry__2_n_8 ;
  wire \cal_tmp[12]_carry__2_n_9 ;
  wire \cal_tmp[12]_carry__3_i_1_n_7 ;
  wire \cal_tmp[12]_carry__3_i_2_n_7 ;
  wire \cal_tmp[12]_carry__3_i_3_n_7 ;
  wire \cal_tmp[12]_carry__3_i_4_n_7 ;
  wire \cal_tmp[12]_carry__3_n_10 ;
  wire \cal_tmp[12]_carry__3_n_11 ;
  wire \cal_tmp[12]_carry__3_n_12 ;
  wire \cal_tmp[12]_carry__3_n_13 ;
  wire \cal_tmp[12]_carry__3_n_14 ;
  wire \cal_tmp[12]_carry__3_n_7 ;
  wire \cal_tmp[12]_carry__3_n_8 ;
  wire \cal_tmp[12]_carry__3_n_9 ;
  wire \cal_tmp[12]_carry__4_i_1_n_7 ;
  wire \cal_tmp[12]_carry__4_i_2_n_7 ;
  wire \cal_tmp[12]_carry__4_i_3_n_7 ;
  wire \cal_tmp[12]_carry__4_i_4_n_7 ;
  wire \cal_tmp[12]_carry__4_n_10 ;
  wire \cal_tmp[12]_carry__4_n_11 ;
  wire \cal_tmp[12]_carry__4_n_12 ;
  wire \cal_tmp[12]_carry__4_n_13 ;
  wire \cal_tmp[12]_carry__4_n_14 ;
  wire \cal_tmp[12]_carry__4_n_7 ;
  wire \cal_tmp[12]_carry__4_n_8 ;
  wire \cal_tmp[12]_carry__4_n_9 ;
  wire \cal_tmp[12]_carry__5_i_1_n_7 ;
  wire \cal_tmp[12]_carry__5_i_2_n_7 ;
  wire \cal_tmp[12]_carry__5_i_3_n_7 ;
  wire \cal_tmp[12]_carry__5_i_4_n_7 ;
  wire \cal_tmp[12]_carry__5_n_10 ;
  wire \cal_tmp[12]_carry__5_n_11 ;
  wire \cal_tmp[12]_carry__5_n_12 ;
  wire \cal_tmp[12]_carry__5_n_13 ;
  wire \cal_tmp[12]_carry__5_n_14 ;
  wire \cal_tmp[12]_carry__5_n_7 ;
  wire \cal_tmp[12]_carry__5_n_8 ;
  wire \cal_tmp[12]_carry__5_n_9 ;
  wire \cal_tmp[12]_carry_i_1_n_7 ;
  wire \cal_tmp[12]_carry_i_2_n_7 ;
  wire \cal_tmp[12]_carry_i_3_n_7 ;
  wire \cal_tmp[12]_carry_i_4_n_7 ;
  wire \cal_tmp[12]_carry_n_10 ;
  wire \cal_tmp[12]_carry_n_11 ;
  wire \cal_tmp[12]_carry_n_12 ;
  wire \cal_tmp[12]_carry_n_13 ;
  wire \cal_tmp[12]_carry_n_14 ;
  wire \cal_tmp[12]_carry_n_7 ;
  wire \cal_tmp[12]_carry_n_8 ;
  wire \cal_tmp[12]_carry_n_9 ;
  wire [29:29]\cal_tmp[13]_58 ;
  wire \cal_tmp[13]_carry__0_i_1_n_7 ;
  wire \cal_tmp[13]_carry__0_i_2_n_7 ;
  wire \cal_tmp[13]_carry__0_i_3_n_7 ;
  wire \cal_tmp[13]_carry__0_i_4_n_7 ;
  wire \cal_tmp[13]_carry__0_n_10 ;
  wire \cal_tmp[13]_carry__0_n_11 ;
  wire \cal_tmp[13]_carry__0_n_12 ;
  wire \cal_tmp[13]_carry__0_n_13 ;
  wire \cal_tmp[13]_carry__0_n_14 ;
  wire \cal_tmp[13]_carry__0_n_7 ;
  wire \cal_tmp[13]_carry__0_n_8 ;
  wire \cal_tmp[13]_carry__0_n_9 ;
  wire \cal_tmp[13]_carry__1_i_1_n_7 ;
  wire \cal_tmp[13]_carry__1_i_2_n_7 ;
  wire \cal_tmp[13]_carry__1_i_3_n_7 ;
  wire \cal_tmp[13]_carry__1_i_4_n_7 ;
  wire \cal_tmp[13]_carry__1_n_10 ;
  wire \cal_tmp[13]_carry__1_n_11 ;
  wire \cal_tmp[13]_carry__1_n_12 ;
  wire \cal_tmp[13]_carry__1_n_13 ;
  wire \cal_tmp[13]_carry__1_n_14 ;
  wire \cal_tmp[13]_carry__1_n_7 ;
  wire \cal_tmp[13]_carry__1_n_8 ;
  wire \cal_tmp[13]_carry__1_n_9 ;
  wire \cal_tmp[13]_carry__2_i_1_n_7 ;
  wire \cal_tmp[13]_carry__2_i_2_n_7 ;
  wire \cal_tmp[13]_carry__2_i_3_n_7 ;
  wire \cal_tmp[13]_carry__2_i_4_n_7 ;
  wire \cal_tmp[13]_carry__2_n_10 ;
  wire \cal_tmp[13]_carry__2_n_11 ;
  wire \cal_tmp[13]_carry__2_n_12 ;
  wire \cal_tmp[13]_carry__2_n_13 ;
  wire \cal_tmp[13]_carry__2_n_14 ;
  wire \cal_tmp[13]_carry__2_n_7 ;
  wire \cal_tmp[13]_carry__2_n_8 ;
  wire \cal_tmp[13]_carry__2_n_9 ;
  wire \cal_tmp[13]_carry__3_i_1_n_7 ;
  wire \cal_tmp[13]_carry__3_i_2_n_7 ;
  wire \cal_tmp[13]_carry__3_i_3_n_7 ;
  wire \cal_tmp[13]_carry__3_i_4_n_7 ;
  wire \cal_tmp[13]_carry__3_n_10 ;
  wire \cal_tmp[13]_carry__3_n_11 ;
  wire \cal_tmp[13]_carry__3_n_12 ;
  wire \cal_tmp[13]_carry__3_n_13 ;
  wire \cal_tmp[13]_carry__3_n_14 ;
  wire \cal_tmp[13]_carry__3_n_7 ;
  wire \cal_tmp[13]_carry__3_n_8 ;
  wire \cal_tmp[13]_carry__3_n_9 ;
  wire \cal_tmp[13]_carry__4_i_1_n_7 ;
  wire \cal_tmp[13]_carry__4_i_2_n_7 ;
  wire \cal_tmp[13]_carry__4_i_3_n_7 ;
  wire \cal_tmp[13]_carry__4_i_4_n_7 ;
  wire \cal_tmp[13]_carry__4_n_10 ;
  wire \cal_tmp[13]_carry__4_n_11 ;
  wire \cal_tmp[13]_carry__4_n_12 ;
  wire \cal_tmp[13]_carry__4_n_13 ;
  wire \cal_tmp[13]_carry__4_n_14 ;
  wire \cal_tmp[13]_carry__4_n_7 ;
  wire \cal_tmp[13]_carry__4_n_8 ;
  wire \cal_tmp[13]_carry__4_n_9 ;
  wire \cal_tmp[13]_carry__5_i_1_n_7 ;
  wire \cal_tmp[13]_carry__5_i_2_n_7 ;
  wire \cal_tmp[13]_carry__5_i_3_n_7 ;
  wire \cal_tmp[13]_carry__5_i_4_n_7 ;
  wire \cal_tmp[13]_carry__5_n_10 ;
  wire \cal_tmp[13]_carry__5_n_11 ;
  wire \cal_tmp[13]_carry__5_n_12 ;
  wire \cal_tmp[13]_carry__5_n_13 ;
  wire \cal_tmp[13]_carry__5_n_14 ;
  wire \cal_tmp[13]_carry__5_n_7 ;
  wire \cal_tmp[13]_carry__5_n_8 ;
  wire \cal_tmp[13]_carry__5_n_9 ;
  wire \cal_tmp[13]_carry__6_i_1_n_7 ;
  wire \cal_tmp[13]_carry__6_n_10 ;
  wire \cal_tmp[13]_carry_i_1_n_7 ;
  wire \cal_tmp[13]_carry_i_2_n_7 ;
  wire \cal_tmp[13]_carry_i_3_n_7 ;
  wire \cal_tmp[13]_carry_i_4_n_7 ;
  wire \cal_tmp[13]_carry_n_10 ;
  wire \cal_tmp[13]_carry_n_11 ;
  wire \cal_tmp[13]_carry_n_12 ;
  wire \cal_tmp[13]_carry_n_13 ;
  wire \cal_tmp[13]_carry_n_14 ;
  wire \cal_tmp[13]_carry_n_7 ;
  wire \cal_tmp[13]_carry_n_8 ;
  wire \cal_tmp[13]_carry_n_9 ;
  wire [29:29]\cal_tmp[14]_59 ;
  wire \cal_tmp[14]_carry__0_i_1_n_7 ;
  wire \cal_tmp[14]_carry__0_i_2_n_7 ;
  wire \cal_tmp[14]_carry__0_i_3_n_7 ;
  wire \cal_tmp[14]_carry__0_i_4_n_7 ;
  wire \cal_tmp[14]_carry__0_n_10 ;
  wire \cal_tmp[14]_carry__0_n_11 ;
  wire \cal_tmp[14]_carry__0_n_12 ;
  wire \cal_tmp[14]_carry__0_n_13 ;
  wire \cal_tmp[14]_carry__0_n_14 ;
  wire \cal_tmp[14]_carry__0_n_7 ;
  wire \cal_tmp[14]_carry__0_n_8 ;
  wire \cal_tmp[14]_carry__0_n_9 ;
  wire \cal_tmp[14]_carry__1_i_1_n_7 ;
  wire \cal_tmp[14]_carry__1_i_2_n_7 ;
  wire \cal_tmp[14]_carry__1_i_3_n_7 ;
  wire \cal_tmp[14]_carry__1_i_4_n_7 ;
  wire \cal_tmp[14]_carry__1_n_10 ;
  wire \cal_tmp[14]_carry__1_n_11 ;
  wire \cal_tmp[14]_carry__1_n_12 ;
  wire \cal_tmp[14]_carry__1_n_13 ;
  wire \cal_tmp[14]_carry__1_n_14 ;
  wire \cal_tmp[14]_carry__1_n_7 ;
  wire \cal_tmp[14]_carry__1_n_8 ;
  wire \cal_tmp[14]_carry__1_n_9 ;
  wire \cal_tmp[14]_carry__2_i_1_n_7 ;
  wire \cal_tmp[14]_carry__2_i_2_n_7 ;
  wire \cal_tmp[14]_carry__2_i_3_n_7 ;
  wire \cal_tmp[14]_carry__2_i_4_n_7 ;
  wire \cal_tmp[14]_carry__2_n_10 ;
  wire \cal_tmp[14]_carry__2_n_11 ;
  wire \cal_tmp[14]_carry__2_n_12 ;
  wire \cal_tmp[14]_carry__2_n_13 ;
  wire \cal_tmp[14]_carry__2_n_14 ;
  wire \cal_tmp[14]_carry__2_n_7 ;
  wire \cal_tmp[14]_carry__2_n_8 ;
  wire \cal_tmp[14]_carry__2_n_9 ;
  wire \cal_tmp[14]_carry__3_i_1_n_7 ;
  wire \cal_tmp[14]_carry__3_i_2_n_7 ;
  wire \cal_tmp[14]_carry__3_i_3_n_7 ;
  wire \cal_tmp[14]_carry__3_i_4_n_7 ;
  wire \cal_tmp[14]_carry__3_n_10 ;
  wire \cal_tmp[14]_carry__3_n_11 ;
  wire \cal_tmp[14]_carry__3_n_12 ;
  wire \cal_tmp[14]_carry__3_n_13 ;
  wire \cal_tmp[14]_carry__3_n_14 ;
  wire \cal_tmp[14]_carry__3_n_7 ;
  wire \cal_tmp[14]_carry__3_n_8 ;
  wire \cal_tmp[14]_carry__3_n_9 ;
  wire \cal_tmp[14]_carry__4_i_1_n_7 ;
  wire \cal_tmp[14]_carry__4_i_2_n_7 ;
  wire \cal_tmp[14]_carry__4_i_3_n_7 ;
  wire \cal_tmp[14]_carry__4_i_4_n_7 ;
  wire \cal_tmp[14]_carry__4_n_10 ;
  wire \cal_tmp[14]_carry__4_n_11 ;
  wire \cal_tmp[14]_carry__4_n_12 ;
  wire \cal_tmp[14]_carry__4_n_13 ;
  wire \cal_tmp[14]_carry__4_n_14 ;
  wire \cal_tmp[14]_carry__4_n_7 ;
  wire \cal_tmp[14]_carry__4_n_8 ;
  wire \cal_tmp[14]_carry__4_n_9 ;
  wire \cal_tmp[14]_carry__5_i_1_n_7 ;
  wire \cal_tmp[14]_carry__5_i_2_n_7 ;
  wire \cal_tmp[14]_carry__5_i_3_n_7 ;
  wire \cal_tmp[14]_carry__5_i_4_n_7 ;
  wire \cal_tmp[14]_carry__5_n_10 ;
  wire \cal_tmp[14]_carry__5_n_11 ;
  wire \cal_tmp[14]_carry__5_n_12 ;
  wire \cal_tmp[14]_carry__5_n_13 ;
  wire \cal_tmp[14]_carry__5_n_14 ;
  wire \cal_tmp[14]_carry__5_n_7 ;
  wire \cal_tmp[14]_carry__5_n_8 ;
  wire \cal_tmp[14]_carry__5_n_9 ;
  wire \cal_tmp[14]_carry__6_i_1_n_7 ;
  wire \cal_tmp[14]_carry__6_n_10 ;
  wire \cal_tmp[14]_carry_i_1_n_7 ;
  wire \cal_tmp[14]_carry_i_2_n_7 ;
  wire \cal_tmp[14]_carry_i_3_n_7 ;
  wire \cal_tmp[14]_carry_i_4_n_7 ;
  wire \cal_tmp[14]_carry_n_10 ;
  wire \cal_tmp[14]_carry_n_11 ;
  wire \cal_tmp[14]_carry_n_12 ;
  wire \cal_tmp[14]_carry_n_13 ;
  wire \cal_tmp[14]_carry_n_14 ;
  wire \cal_tmp[14]_carry_n_7 ;
  wire \cal_tmp[14]_carry_n_8 ;
  wire \cal_tmp[14]_carry_n_9 ;
  wire [29:29]\cal_tmp[15]_60 ;
  wire \cal_tmp[15]_carry__0_i_1_n_7 ;
  wire \cal_tmp[15]_carry__0_i_2_n_7 ;
  wire \cal_tmp[15]_carry__0_i_3_n_7 ;
  wire \cal_tmp[15]_carry__0_i_4_n_7 ;
  wire \cal_tmp[15]_carry__0_n_10 ;
  wire \cal_tmp[15]_carry__0_n_11 ;
  wire \cal_tmp[15]_carry__0_n_12 ;
  wire \cal_tmp[15]_carry__0_n_13 ;
  wire \cal_tmp[15]_carry__0_n_14 ;
  wire \cal_tmp[15]_carry__0_n_7 ;
  wire \cal_tmp[15]_carry__0_n_8 ;
  wire \cal_tmp[15]_carry__0_n_9 ;
  wire \cal_tmp[15]_carry__1_i_1_n_7 ;
  wire \cal_tmp[15]_carry__1_i_2_n_7 ;
  wire \cal_tmp[15]_carry__1_i_3_n_7 ;
  wire \cal_tmp[15]_carry__1_i_4_n_7 ;
  wire \cal_tmp[15]_carry__1_n_10 ;
  wire \cal_tmp[15]_carry__1_n_11 ;
  wire \cal_tmp[15]_carry__1_n_12 ;
  wire \cal_tmp[15]_carry__1_n_13 ;
  wire \cal_tmp[15]_carry__1_n_14 ;
  wire \cal_tmp[15]_carry__1_n_7 ;
  wire \cal_tmp[15]_carry__1_n_8 ;
  wire \cal_tmp[15]_carry__1_n_9 ;
  wire \cal_tmp[15]_carry__2_i_1_n_7 ;
  wire \cal_tmp[15]_carry__2_i_2_n_7 ;
  wire \cal_tmp[15]_carry__2_i_3_n_7 ;
  wire \cal_tmp[15]_carry__2_i_4_n_7 ;
  wire \cal_tmp[15]_carry__2_n_10 ;
  wire \cal_tmp[15]_carry__2_n_11 ;
  wire \cal_tmp[15]_carry__2_n_12 ;
  wire \cal_tmp[15]_carry__2_n_13 ;
  wire \cal_tmp[15]_carry__2_n_14 ;
  wire \cal_tmp[15]_carry__2_n_7 ;
  wire \cal_tmp[15]_carry__2_n_8 ;
  wire \cal_tmp[15]_carry__2_n_9 ;
  wire \cal_tmp[15]_carry__3_i_1_n_7 ;
  wire \cal_tmp[15]_carry__3_i_2_n_7 ;
  wire \cal_tmp[15]_carry__3_i_3_n_7 ;
  wire \cal_tmp[15]_carry__3_i_4_n_7 ;
  wire \cal_tmp[15]_carry__3_n_10 ;
  wire \cal_tmp[15]_carry__3_n_11 ;
  wire \cal_tmp[15]_carry__3_n_12 ;
  wire \cal_tmp[15]_carry__3_n_13 ;
  wire \cal_tmp[15]_carry__3_n_14 ;
  wire \cal_tmp[15]_carry__3_n_7 ;
  wire \cal_tmp[15]_carry__3_n_8 ;
  wire \cal_tmp[15]_carry__3_n_9 ;
  wire \cal_tmp[15]_carry__4_i_1_n_7 ;
  wire \cal_tmp[15]_carry__4_i_2_n_7 ;
  wire \cal_tmp[15]_carry__4_i_3_n_7 ;
  wire \cal_tmp[15]_carry__4_i_4_n_7 ;
  wire \cal_tmp[15]_carry__4_n_10 ;
  wire \cal_tmp[15]_carry__4_n_11 ;
  wire \cal_tmp[15]_carry__4_n_12 ;
  wire \cal_tmp[15]_carry__4_n_13 ;
  wire \cal_tmp[15]_carry__4_n_14 ;
  wire \cal_tmp[15]_carry__4_n_7 ;
  wire \cal_tmp[15]_carry__4_n_8 ;
  wire \cal_tmp[15]_carry__4_n_9 ;
  wire \cal_tmp[15]_carry__5_i_1_n_7 ;
  wire \cal_tmp[15]_carry__5_i_2_n_7 ;
  wire \cal_tmp[15]_carry__5_i_3_n_7 ;
  wire \cal_tmp[15]_carry__5_i_4_n_7 ;
  wire \cal_tmp[15]_carry__5_n_10 ;
  wire \cal_tmp[15]_carry__5_n_11 ;
  wire \cal_tmp[15]_carry__5_n_12 ;
  wire \cal_tmp[15]_carry__5_n_13 ;
  wire \cal_tmp[15]_carry__5_n_14 ;
  wire \cal_tmp[15]_carry__5_n_7 ;
  wire \cal_tmp[15]_carry__5_n_8 ;
  wire \cal_tmp[15]_carry__5_n_9 ;
  wire \cal_tmp[15]_carry__6_i_1_n_7 ;
  wire \cal_tmp[15]_carry__6_n_10 ;
  wire \cal_tmp[15]_carry_i_1_n_7 ;
  wire \cal_tmp[15]_carry_i_2_n_7 ;
  wire \cal_tmp[15]_carry_i_3_n_7 ;
  wire \cal_tmp[15]_carry_i_4_n_7 ;
  wire \cal_tmp[15]_carry_n_10 ;
  wire \cal_tmp[15]_carry_n_11 ;
  wire \cal_tmp[15]_carry_n_12 ;
  wire \cal_tmp[15]_carry_n_13 ;
  wire \cal_tmp[15]_carry_n_14 ;
  wire \cal_tmp[15]_carry_n_7 ;
  wire \cal_tmp[15]_carry_n_8 ;
  wire \cal_tmp[15]_carry_n_9 ;
  wire \cal_tmp[16]_carry__0_i_1_n_7 ;
  wire \cal_tmp[16]_carry__0_i_2_n_7 ;
  wire \cal_tmp[16]_carry__0_i_3_n_7 ;
  wire \cal_tmp[16]_carry__0_i_4_n_7 ;
  wire \cal_tmp[16]_carry__0_n_10 ;
  wire \cal_tmp[16]_carry__0_n_11 ;
  wire \cal_tmp[16]_carry__0_n_12 ;
  wire \cal_tmp[16]_carry__0_n_13 ;
  wire \cal_tmp[16]_carry__0_n_14 ;
  wire \cal_tmp[16]_carry__0_n_7 ;
  wire \cal_tmp[16]_carry__0_n_8 ;
  wire \cal_tmp[16]_carry__0_n_9 ;
  wire \cal_tmp[16]_carry__1_i_1_n_7 ;
  wire \cal_tmp[16]_carry__1_i_2_n_7 ;
  wire \cal_tmp[16]_carry__1_i_3_n_7 ;
  wire \cal_tmp[16]_carry__1_i_4_n_7 ;
  wire \cal_tmp[16]_carry__1_n_10 ;
  wire \cal_tmp[16]_carry__1_n_11 ;
  wire \cal_tmp[16]_carry__1_n_12 ;
  wire \cal_tmp[16]_carry__1_n_13 ;
  wire \cal_tmp[16]_carry__1_n_14 ;
  wire \cal_tmp[16]_carry__1_n_7 ;
  wire \cal_tmp[16]_carry__1_n_8 ;
  wire \cal_tmp[16]_carry__1_n_9 ;
  wire \cal_tmp[16]_carry__2_i_1_n_7 ;
  wire \cal_tmp[16]_carry__2_i_2_n_7 ;
  wire \cal_tmp[16]_carry__2_i_3_n_7 ;
  wire \cal_tmp[16]_carry__2_i_4_n_7 ;
  wire \cal_tmp[16]_carry__2_n_10 ;
  wire \cal_tmp[16]_carry__2_n_11 ;
  wire \cal_tmp[16]_carry__2_n_12 ;
  wire \cal_tmp[16]_carry__2_n_13 ;
  wire \cal_tmp[16]_carry__2_n_14 ;
  wire \cal_tmp[16]_carry__2_n_7 ;
  wire \cal_tmp[16]_carry__2_n_8 ;
  wire \cal_tmp[16]_carry__2_n_9 ;
  wire \cal_tmp[16]_carry__3_i_1_n_7 ;
  wire \cal_tmp[16]_carry__3_i_2_n_7 ;
  wire \cal_tmp[16]_carry__3_i_3_n_7 ;
  wire \cal_tmp[16]_carry__3_i_4_n_7 ;
  wire \cal_tmp[16]_carry__3_n_10 ;
  wire \cal_tmp[16]_carry__3_n_11 ;
  wire \cal_tmp[16]_carry__3_n_12 ;
  wire \cal_tmp[16]_carry__3_n_13 ;
  wire \cal_tmp[16]_carry__3_n_14 ;
  wire \cal_tmp[16]_carry__3_n_7 ;
  wire \cal_tmp[16]_carry__3_n_8 ;
  wire \cal_tmp[16]_carry__3_n_9 ;
  wire \cal_tmp[16]_carry__4_i_1_n_7 ;
  wire \cal_tmp[16]_carry__4_i_2_n_7 ;
  wire \cal_tmp[16]_carry__4_i_3_n_7 ;
  wire \cal_tmp[16]_carry__4_i_4_n_7 ;
  wire \cal_tmp[16]_carry__4_n_10 ;
  wire \cal_tmp[16]_carry__4_n_11 ;
  wire \cal_tmp[16]_carry__4_n_12 ;
  wire \cal_tmp[16]_carry__4_n_13 ;
  wire \cal_tmp[16]_carry__4_n_14 ;
  wire \cal_tmp[16]_carry__4_n_7 ;
  wire \cal_tmp[16]_carry__4_n_8 ;
  wire \cal_tmp[16]_carry__4_n_9 ;
  wire \cal_tmp[16]_carry__5_i_1_n_7 ;
  wire \cal_tmp[16]_carry__5_i_2_n_7 ;
  wire \cal_tmp[16]_carry__5_i_3_n_7 ;
  wire \cal_tmp[16]_carry__5_i_4_n_7 ;
  wire \cal_tmp[16]_carry__5_n_10 ;
  wire \cal_tmp[16]_carry__5_n_11 ;
  wire \cal_tmp[16]_carry__5_n_12 ;
  wire \cal_tmp[16]_carry__5_n_13 ;
  wire \cal_tmp[16]_carry__5_n_14 ;
  wire \cal_tmp[16]_carry__5_n_7 ;
  wire \cal_tmp[16]_carry__5_n_8 ;
  wire \cal_tmp[16]_carry__5_n_9 ;
  wire \cal_tmp[16]_carry__6_i_1_n_7 ;
  wire \cal_tmp[16]_carry__6_n_10 ;
  wire \cal_tmp[16]_carry_i_1_n_7 ;
  wire \cal_tmp[16]_carry_i_2_n_7 ;
  wire \cal_tmp[16]_carry_i_3_n_7 ;
  wire \cal_tmp[16]_carry_i_4_n_7 ;
  wire \cal_tmp[16]_carry_n_10 ;
  wire \cal_tmp[16]_carry_n_11 ;
  wire \cal_tmp[16]_carry_n_12 ;
  wire \cal_tmp[16]_carry_n_13 ;
  wire \cal_tmp[16]_carry_n_14 ;
  wire \cal_tmp[16]_carry_n_7 ;
  wire \cal_tmp[16]_carry_n_8 ;
  wire \cal_tmp[16]_carry_n_9 ;
  wire \cal_tmp[17]_carry__0_i_1_n_7 ;
  wire \cal_tmp[17]_carry__0_i_2_n_7 ;
  wire \cal_tmp[17]_carry__0_i_3_n_7 ;
  wire \cal_tmp[17]_carry__0_i_4_n_7 ;
  wire \cal_tmp[17]_carry__0_n_10 ;
  wire \cal_tmp[17]_carry__0_n_11 ;
  wire \cal_tmp[17]_carry__0_n_12 ;
  wire \cal_tmp[17]_carry__0_n_13 ;
  wire \cal_tmp[17]_carry__0_n_14 ;
  wire \cal_tmp[17]_carry__0_n_7 ;
  wire \cal_tmp[17]_carry__0_n_8 ;
  wire \cal_tmp[17]_carry__0_n_9 ;
  wire \cal_tmp[17]_carry__1_i_1_n_7 ;
  wire \cal_tmp[17]_carry__1_i_2_n_7 ;
  wire \cal_tmp[17]_carry__1_i_3_n_7 ;
  wire \cal_tmp[17]_carry__1_i_4_n_7 ;
  wire \cal_tmp[17]_carry__1_n_10 ;
  wire \cal_tmp[17]_carry__1_n_11 ;
  wire \cal_tmp[17]_carry__1_n_12 ;
  wire \cal_tmp[17]_carry__1_n_13 ;
  wire \cal_tmp[17]_carry__1_n_14 ;
  wire \cal_tmp[17]_carry__1_n_7 ;
  wire \cal_tmp[17]_carry__1_n_8 ;
  wire \cal_tmp[17]_carry__1_n_9 ;
  wire \cal_tmp[17]_carry__2_i_1_n_7 ;
  wire \cal_tmp[17]_carry__2_i_2_n_7 ;
  wire \cal_tmp[17]_carry__2_i_3_n_7 ;
  wire \cal_tmp[17]_carry__2_i_4_n_7 ;
  wire \cal_tmp[17]_carry__2_n_10 ;
  wire \cal_tmp[17]_carry__2_n_11 ;
  wire \cal_tmp[17]_carry__2_n_12 ;
  wire \cal_tmp[17]_carry__2_n_13 ;
  wire \cal_tmp[17]_carry__2_n_14 ;
  wire \cal_tmp[17]_carry__2_n_7 ;
  wire \cal_tmp[17]_carry__2_n_8 ;
  wire \cal_tmp[17]_carry__2_n_9 ;
  wire \cal_tmp[17]_carry__3_i_1_n_7 ;
  wire \cal_tmp[17]_carry__3_i_2_n_7 ;
  wire \cal_tmp[17]_carry__3_i_3_n_7 ;
  wire \cal_tmp[17]_carry__3_i_4_n_7 ;
  wire \cal_tmp[17]_carry__3_n_10 ;
  wire \cal_tmp[17]_carry__3_n_11 ;
  wire \cal_tmp[17]_carry__3_n_12 ;
  wire \cal_tmp[17]_carry__3_n_13 ;
  wire \cal_tmp[17]_carry__3_n_14 ;
  wire \cal_tmp[17]_carry__3_n_7 ;
  wire \cal_tmp[17]_carry__3_n_8 ;
  wire \cal_tmp[17]_carry__3_n_9 ;
  wire \cal_tmp[17]_carry__4_i_1_n_7 ;
  wire \cal_tmp[17]_carry__4_i_2_n_7 ;
  wire \cal_tmp[17]_carry__4_i_3_n_7 ;
  wire \cal_tmp[17]_carry__4_i_4_n_7 ;
  wire \cal_tmp[17]_carry__4_n_10 ;
  wire \cal_tmp[17]_carry__4_n_11 ;
  wire \cal_tmp[17]_carry__4_n_12 ;
  wire \cal_tmp[17]_carry__4_n_13 ;
  wire \cal_tmp[17]_carry__4_n_14 ;
  wire \cal_tmp[17]_carry__4_n_7 ;
  wire \cal_tmp[17]_carry__4_n_8 ;
  wire \cal_tmp[17]_carry__4_n_9 ;
  wire \cal_tmp[17]_carry__5_i_1_n_7 ;
  wire \cal_tmp[17]_carry__5_i_2_n_7 ;
  wire \cal_tmp[17]_carry__5_i_3_n_7 ;
  wire \cal_tmp[17]_carry__5_i_4_n_7 ;
  wire \cal_tmp[17]_carry__5_n_10 ;
  wire \cal_tmp[17]_carry__5_n_11 ;
  wire \cal_tmp[17]_carry__5_n_12 ;
  wire \cal_tmp[17]_carry__5_n_13 ;
  wire \cal_tmp[17]_carry__5_n_14 ;
  wire \cal_tmp[17]_carry__5_n_7 ;
  wire \cal_tmp[17]_carry__5_n_8 ;
  wire \cal_tmp[17]_carry__5_n_9 ;
  wire \cal_tmp[17]_carry__6_i_1_n_7 ;
  wire \cal_tmp[17]_carry__6_n_10 ;
  wire \cal_tmp[17]_carry_i_1_n_7 ;
  wire \cal_tmp[17]_carry_i_2_n_7 ;
  wire \cal_tmp[17]_carry_i_3_n_7 ;
  wire \cal_tmp[17]_carry_i_4_n_7 ;
  wire \cal_tmp[17]_carry_n_10 ;
  wire \cal_tmp[17]_carry_n_11 ;
  wire \cal_tmp[17]_carry_n_12 ;
  wire \cal_tmp[17]_carry_n_13 ;
  wire \cal_tmp[17]_carry_n_14 ;
  wire \cal_tmp[17]_carry_n_7 ;
  wire \cal_tmp[17]_carry_n_8 ;
  wire \cal_tmp[17]_carry_n_9 ;
  wire \cal_tmp[18]_carry__0_i_1_n_7 ;
  wire \cal_tmp[18]_carry__0_i_2_n_7 ;
  wire \cal_tmp[18]_carry__0_i_3_n_7 ;
  wire \cal_tmp[18]_carry__0_i_4_n_7 ;
  wire \cal_tmp[18]_carry__0_n_10 ;
  wire \cal_tmp[18]_carry__0_n_11 ;
  wire \cal_tmp[18]_carry__0_n_12 ;
  wire \cal_tmp[18]_carry__0_n_13 ;
  wire \cal_tmp[18]_carry__0_n_14 ;
  wire \cal_tmp[18]_carry__0_n_7 ;
  wire \cal_tmp[18]_carry__0_n_8 ;
  wire \cal_tmp[18]_carry__0_n_9 ;
  wire \cal_tmp[18]_carry__1_i_1_n_7 ;
  wire \cal_tmp[18]_carry__1_i_2_n_7 ;
  wire \cal_tmp[18]_carry__1_i_3_n_7 ;
  wire \cal_tmp[18]_carry__1_i_4_n_7 ;
  wire \cal_tmp[18]_carry__1_n_10 ;
  wire \cal_tmp[18]_carry__1_n_11 ;
  wire \cal_tmp[18]_carry__1_n_12 ;
  wire \cal_tmp[18]_carry__1_n_13 ;
  wire \cal_tmp[18]_carry__1_n_14 ;
  wire \cal_tmp[18]_carry__1_n_7 ;
  wire \cal_tmp[18]_carry__1_n_8 ;
  wire \cal_tmp[18]_carry__1_n_9 ;
  wire \cal_tmp[18]_carry__2_i_1_n_7 ;
  wire \cal_tmp[18]_carry__2_i_2_n_7 ;
  wire \cal_tmp[18]_carry__2_i_3_n_7 ;
  wire \cal_tmp[18]_carry__2_i_4_n_7 ;
  wire \cal_tmp[18]_carry__2_n_10 ;
  wire \cal_tmp[18]_carry__2_n_11 ;
  wire \cal_tmp[18]_carry__2_n_12 ;
  wire \cal_tmp[18]_carry__2_n_13 ;
  wire \cal_tmp[18]_carry__2_n_14 ;
  wire \cal_tmp[18]_carry__2_n_7 ;
  wire \cal_tmp[18]_carry__2_n_8 ;
  wire \cal_tmp[18]_carry__2_n_9 ;
  wire \cal_tmp[18]_carry__3_i_1_n_7 ;
  wire \cal_tmp[18]_carry__3_i_2_n_7 ;
  wire \cal_tmp[18]_carry__3_i_3_n_7 ;
  wire \cal_tmp[18]_carry__3_i_4_n_7 ;
  wire \cal_tmp[18]_carry__3_n_10 ;
  wire \cal_tmp[18]_carry__3_n_11 ;
  wire \cal_tmp[18]_carry__3_n_12 ;
  wire \cal_tmp[18]_carry__3_n_13 ;
  wire \cal_tmp[18]_carry__3_n_14 ;
  wire \cal_tmp[18]_carry__3_n_7 ;
  wire \cal_tmp[18]_carry__3_n_8 ;
  wire \cal_tmp[18]_carry__3_n_9 ;
  wire \cal_tmp[18]_carry__4_i_1_n_7 ;
  wire \cal_tmp[18]_carry__4_i_2_n_7 ;
  wire \cal_tmp[18]_carry__4_i_3_n_7 ;
  wire \cal_tmp[18]_carry__4_i_4_n_7 ;
  wire \cal_tmp[18]_carry__4_n_10 ;
  wire \cal_tmp[18]_carry__4_n_11 ;
  wire \cal_tmp[18]_carry__4_n_12 ;
  wire \cal_tmp[18]_carry__4_n_13 ;
  wire \cal_tmp[18]_carry__4_n_14 ;
  wire \cal_tmp[18]_carry__4_n_7 ;
  wire \cal_tmp[18]_carry__4_n_8 ;
  wire \cal_tmp[18]_carry__4_n_9 ;
  wire \cal_tmp[18]_carry__5_i_1_n_7 ;
  wire \cal_tmp[18]_carry__5_i_2_n_7 ;
  wire \cal_tmp[18]_carry__5_i_3_n_7 ;
  wire \cal_tmp[18]_carry__5_i_4_n_7 ;
  wire \cal_tmp[18]_carry__5_n_10 ;
  wire \cal_tmp[18]_carry__5_n_11 ;
  wire \cal_tmp[18]_carry__5_n_12 ;
  wire \cal_tmp[18]_carry__5_n_13 ;
  wire \cal_tmp[18]_carry__5_n_14 ;
  wire \cal_tmp[18]_carry__5_n_7 ;
  wire \cal_tmp[18]_carry__5_n_8 ;
  wire \cal_tmp[18]_carry__5_n_9 ;
  wire \cal_tmp[18]_carry__6_i_1_n_7 ;
  wire \cal_tmp[18]_carry__6_n_10 ;
  wire \cal_tmp[18]_carry_i_1_n_7 ;
  wire \cal_tmp[18]_carry_i_2_n_7 ;
  wire \cal_tmp[18]_carry_i_3_n_7 ;
  wire \cal_tmp[18]_carry_i_4_n_7 ;
  wire \cal_tmp[18]_carry_n_10 ;
  wire \cal_tmp[18]_carry_n_11 ;
  wire \cal_tmp[18]_carry_n_12 ;
  wire \cal_tmp[18]_carry_n_13 ;
  wire \cal_tmp[18]_carry_n_14 ;
  wire \cal_tmp[18]_carry_n_7 ;
  wire \cal_tmp[18]_carry_n_8 ;
  wire \cal_tmp[18]_carry_n_9 ;
  wire \cal_tmp[19]_carry__0_i_1_n_7 ;
  wire \cal_tmp[19]_carry__0_i_2_n_7 ;
  wire \cal_tmp[19]_carry__0_i_3_n_7 ;
  wire \cal_tmp[19]_carry__0_i_4_n_7 ;
  wire \cal_tmp[19]_carry__0_n_10 ;
  wire \cal_tmp[19]_carry__0_n_11 ;
  wire \cal_tmp[19]_carry__0_n_12 ;
  wire \cal_tmp[19]_carry__0_n_13 ;
  wire \cal_tmp[19]_carry__0_n_14 ;
  wire \cal_tmp[19]_carry__0_n_7 ;
  wire \cal_tmp[19]_carry__0_n_8 ;
  wire \cal_tmp[19]_carry__0_n_9 ;
  wire \cal_tmp[19]_carry__1_i_1_n_7 ;
  wire \cal_tmp[19]_carry__1_i_2_n_7 ;
  wire \cal_tmp[19]_carry__1_i_3_n_7 ;
  wire \cal_tmp[19]_carry__1_i_4_n_7 ;
  wire \cal_tmp[19]_carry__1_n_10 ;
  wire \cal_tmp[19]_carry__1_n_11 ;
  wire \cal_tmp[19]_carry__1_n_12 ;
  wire \cal_tmp[19]_carry__1_n_13 ;
  wire \cal_tmp[19]_carry__1_n_14 ;
  wire \cal_tmp[19]_carry__1_n_7 ;
  wire \cal_tmp[19]_carry__1_n_8 ;
  wire \cal_tmp[19]_carry__1_n_9 ;
  wire \cal_tmp[19]_carry__2_i_1_n_7 ;
  wire \cal_tmp[19]_carry__2_i_2_n_7 ;
  wire \cal_tmp[19]_carry__2_i_3_n_7 ;
  wire \cal_tmp[19]_carry__2_i_4_n_7 ;
  wire \cal_tmp[19]_carry__2_n_10 ;
  wire \cal_tmp[19]_carry__2_n_11 ;
  wire \cal_tmp[19]_carry__2_n_12 ;
  wire \cal_tmp[19]_carry__2_n_13 ;
  wire \cal_tmp[19]_carry__2_n_14 ;
  wire \cal_tmp[19]_carry__2_n_7 ;
  wire \cal_tmp[19]_carry__2_n_8 ;
  wire \cal_tmp[19]_carry__2_n_9 ;
  wire \cal_tmp[19]_carry__3_i_1_n_7 ;
  wire \cal_tmp[19]_carry__3_i_2_n_7 ;
  wire \cal_tmp[19]_carry__3_i_3_n_7 ;
  wire \cal_tmp[19]_carry__3_i_4_n_7 ;
  wire \cal_tmp[19]_carry__3_n_10 ;
  wire \cal_tmp[19]_carry__3_n_11 ;
  wire \cal_tmp[19]_carry__3_n_12 ;
  wire \cal_tmp[19]_carry__3_n_13 ;
  wire \cal_tmp[19]_carry__3_n_14 ;
  wire \cal_tmp[19]_carry__3_n_7 ;
  wire \cal_tmp[19]_carry__3_n_8 ;
  wire \cal_tmp[19]_carry__3_n_9 ;
  wire \cal_tmp[19]_carry__4_i_1_n_7 ;
  wire \cal_tmp[19]_carry__4_i_2_n_7 ;
  wire \cal_tmp[19]_carry__4_i_3_n_7 ;
  wire \cal_tmp[19]_carry__4_i_4_n_7 ;
  wire \cal_tmp[19]_carry__4_n_10 ;
  wire \cal_tmp[19]_carry__4_n_11 ;
  wire \cal_tmp[19]_carry__4_n_12 ;
  wire \cal_tmp[19]_carry__4_n_13 ;
  wire \cal_tmp[19]_carry__4_n_14 ;
  wire \cal_tmp[19]_carry__4_n_7 ;
  wire \cal_tmp[19]_carry__4_n_8 ;
  wire \cal_tmp[19]_carry__4_n_9 ;
  wire \cal_tmp[19]_carry__5_i_1_n_7 ;
  wire \cal_tmp[19]_carry__5_i_2_n_7 ;
  wire \cal_tmp[19]_carry__5_i_3_n_7 ;
  wire \cal_tmp[19]_carry__5_i_4_n_7 ;
  wire \cal_tmp[19]_carry__5_n_10 ;
  wire \cal_tmp[19]_carry__5_n_11 ;
  wire \cal_tmp[19]_carry__5_n_12 ;
  wire \cal_tmp[19]_carry__5_n_13 ;
  wire \cal_tmp[19]_carry__5_n_14 ;
  wire \cal_tmp[19]_carry__5_n_7 ;
  wire \cal_tmp[19]_carry__5_n_8 ;
  wire \cal_tmp[19]_carry__5_n_9 ;
  wire \cal_tmp[19]_carry__6_i_1_n_7 ;
  wire \cal_tmp[19]_carry__6_n_10 ;
  wire \cal_tmp[19]_carry_i_1_n_7 ;
  wire \cal_tmp[19]_carry_i_2_n_7 ;
  wire \cal_tmp[19]_carry_i_3_n_7 ;
  wire \cal_tmp[19]_carry_i_4_n_7 ;
  wire \cal_tmp[19]_carry_n_10 ;
  wire \cal_tmp[19]_carry_n_11 ;
  wire \cal_tmp[19]_carry_n_12 ;
  wire \cal_tmp[19]_carry_n_13 ;
  wire \cal_tmp[19]_carry_n_14 ;
  wire \cal_tmp[19]_carry_n_7 ;
  wire \cal_tmp[19]_carry_n_8 ;
  wire \cal_tmp[19]_carry_n_9 ;
  wire [29:29]\cal_tmp[1]_61 ;
  wire \cal_tmp[1]_carry__0_i_1_n_7 ;
  wire \cal_tmp[1]_carry__0_i_2_n_7 ;
  wire \cal_tmp[1]_carry__0_i_3_n_7 ;
  wire \cal_tmp[1]_carry__0_i_4_n_7 ;
  wire \cal_tmp[1]_carry__0_n_10 ;
  wire \cal_tmp[1]_carry__0_n_11 ;
  wire \cal_tmp[1]_carry__0_n_12 ;
  wire \cal_tmp[1]_carry__0_n_13 ;
  wire \cal_tmp[1]_carry__0_n_14 ;
  wire \cal_tmp[1]_carry__0_n_7 ;
  wire \cal_tmp[1]_carry__0_n_8 ;
  wire \cal_tmp[1]_carry__0_n_9 ;
  wire \cal_tmp[1]_carry__1_i_1_n_7 ;
  wire \cal_tmp[1]_carry__1_i_2_n_7 ;
  wire \cal_tmp[1]_carry__1_i_3_n_7 ;
  wire \cal_tmp[1]_carry__1_i_4_n_7 ;
  wire \cal_tmp[1]_carry__1_n_10 ;
  wire \cal_tmp[1]_carry__1_n_11 ;
  wire \cal_tmp[1]_carry__1_n_12 ;
  wire \cal_tmp[1]_carry__1_n_13 ;
  wire \cal_tmp[1]_carry__1_n_14 ;
  wire \cal_tmp[1]_carry__1_n_7 ;
  wire \cal_tmp[1]_carry__1_n_8 ;
  wire \cal_tmp[1]_carry__1_n_9 ;
  wire \cal_tmp[1]_carry__2_i_1_n_7 ;
  wire \cal_tmp[1]_carry__2_i_2_n_7 ;
  wire \cal_tmp[1]_carry__2_i_3_n_7 ;
  wire \cal_tmp[1]_carry__2_i_4_n_7 ;
  wire \cal_tmp[1]_carry__2_n_10 ;
  wire \cal_tmp[1]_carry__2_n_11 ;
  wire \cal_tmp[1]_carry__2_n_12 ;
  wire \cal_tmp[1]_carry__2_n_13 ;
  wire \cal_tmp[1]_carry__2_n_14 ;
  wire \cal_tmp[1]_carry__2_n_7 ;
  wire \cal_tmp[1]_carry__2_n_8 ;
  wire \cal_tmp[1]_carry__2_n_9 ;
  wire \cal_tmp[1]_carry__3_i_1_n_7 ;
  wire \cal_tmp[1]_carry__3_n_10 ;
  wire \cal_tmp[1]_carry__3_n_14 ;
  wire \cal_tmp[1]_carry_i_1_n_7 ;
  wire \cal_tmp[1]_carry_i_2_n_7 ;
  wire \cal_tmp[1]_carry_i_3_n_7 ;
  wire \cal_tmp[1]_carry_i_4_n_7 ;
  wire \cal_tmp[1]_carry_n_10 ;
  wire \cal_tmp[1]_carry_n_11 ;
  wire \cal_tmp[1]_carry_n_12 ;
  wire \cal_tmp[1]_carry_n_13 ;
  wire \cal_tmp[1]_carry_n_14 ;
  wire \cal_tmp[1]_carry_n_7 ;
  wire \cal_tmp[1]_carry_n_8 ;
  wire \cal_tmp[1]_carry_n_9 ;
  wire \cal_tmp[20]_carry__0_i_1_n_7 ;
  wire \cal_tmp[20]_carry__0_i_2_n_7 ;
  wire \cal_tmp[20]_carry__0_i_3_n_7 ;
  wire \cal_tmp[20]_carry__0_i_4_n_7 ;
  wire \cal_tmp[20]_carry__0_n_10 ;
  wire \cal_tmp[20]_carry__0_n_11 ;
  wire \cal_tmp[20]_carry__0_n_12 ;
  wire \cal_tmp[20]_carry__0_n_13 ;
  wire \cal_tmp[20]_carry__0_n_14 ;
  wire \cal_tmp[20]_carry__0_n_7 ;
  wire \cal_tmp[20]_carry__0_n_8 ;
  wire \cal_tmp[20]_carry__0_n_9 ;
  wire \cal_tmp[20]_carry__1_i_1_n_7 ;
  wire \cal_tmp[20]_carry__1_i_2_n_7 ;
  wire \cal_tmp[20]_carry__1_i_3_n_7 ;
  wire \cal_tmp[20]_carry__1_i_4_n_7 ;
  wire \cal_tmp[20]_carry__1_n_10 ;
  wire \cal_tmp[20]_carry__1_n_11 ;
  wire \cal_tmp[20]_carry__1_n_12 ;
  wire \cal_tmp[20]_carry__1_n_13 ;
  wire \cal_tmp[20]_carry__1_n_14 ;
  wire \cal_tmp[20]_carry__1_n_7 ;
  wire \cal_tmp[20]_carry__1_n_8 ;
  wire \cal_tmp[20]_carry__1_n_9 ;
  wire \cal_tmp[20]_carry__2_i_1_n_7 ;
  wire \cal_tmp[20]_carry__2_i_2_n_7 ;
  wire \cal_tmp[20]_carry__2_i_3_n_7 ;
  wire \cal_tmp[20]_carry__2_i_4_n_7 ;
  wire \cal_tmp[20]_carry__2_n_10 ;
  wire \cal_tmp[20]_carry__2_n_11 ;
  wire \cal_tmp[20]_carry__2_n_12 ;
  wire \cal_tmp[20]_carry__2_n_13 ;
  wire \cal_tmp[20]_carry__2_n_14 ;
  wire \cal_tmp[20]_carry__2_n_7 ;
  wire \cal_tmp[20]_carry__2_n_8 ;
  wire \cal_tmp[20]_carry__2_n_9 ;
  wire \cal_tmp[20]_carry__3_i_1_n_7 ;
  wire \cal_tmp[20]_carry__3_i_2_n_7 ;
  wire \cal_tmp[20]_carry__3_i_3_n_7 ;
  wire \cal_tmp[20]_carry__3_i_4_n_7 ;
  wire \cal_tmp[20]_carry__3_n_10 ;
  wire \cal_tmp[20]_carry__3_n_11 ;
  wire \cal_tmp[20]_carry__3_n_12 ;
  wire \cal_tmp[20]_carry__3_n_13 ;
  wire \cal_tmp[20]_carry__3_n_14 ;
  wire \cal_tmp[20]_carry__3_n_7 ;
  wire \cal_tmp[20]_carry__3_n_8 ;
  wire \cal_tmp[20]_carry__3_n_9 ;
  wire \cal_tmp[20]_carry__4_i_1_n_7 ;
  wire \cal_tmp[20]_carry__4_i_2_n_7 ;
  wire \cal_tmp[20]_carry__4_i_3_n_7 ;
  wire \cal_tmp[20]_carry__4_i_4_n_7 ;
  wire \cal_tmp[20]_carry__4_n_10 ;
  wire \cal_tmp[20]_carry__4_n_11 ;
  wire \cal_tmp[20]_carry__4_n_12 ;
  wire \cal_tmp[20]_carry__4_n_13 ;
  wire \cal_tmp[20]_carry__4_n_14 ;
  wire \cal_tmp[20]_carry__4_n_7 ;
  wire \cal_tmp[20]_carry__4_n_8 ;
  wire \cal_tmp[20]_carry__4_n_9 ;
  wire \cal_tmp[20]_carry__5_i_1_n_7 ;
  wire \cal_tmp[20]_carry__5_i_2_n_7 ;
  wire \cal_tmp[20]_carry__5_i_3_n_7 ;
  wire \cal_tmp[20]_carry__5_i_4_n_7 ;
  wire \cal_tmp[20]_carry__5_n_10 ;
  wire \cal_tmp[20]_carry__5_n_11 ;
  wire \cal_tmp[20]_carry__5_n_12 ;
  wire \cal_tmp[20]_carry__5_n_13 ;
  wire \cal_tmp[20]_carry__5_n_14 ;
  wire \cal_tmp[20]_carry__5_n_7 ;
  wire \cal_tmp[20]_carry__5_n_8 ;
  wire \cal_tmp[20]_carry__5_n_9 ;
  wire \cal_tmp[20]_carry__6_i_1_n_7 ;
  wire \cal_tmp[20]_carry__6_n_10 ;
  wire \cal_tmp[20]_carry_i_1_n_7 ;
  wire \cal_tmp[20]_carry_i_2_n_7 ;
  wire \cal_tmp[20]_carry_i_3_n_7 ;
  wire \cal_tmp[20]_carry_i_4_n_7 ;
  wire \cal_tmp[20]_carry_n_10 ;
  wire \cal_tmp[20]_carry_n_11 ;
  wire \cal_tmp[20]_carry_n_12 ;
  wire \cal_tmp[20]_carry_n_13 ;
  wire \cal_tmp[20]_carry_n_14 ;
  wire \cal_tmp[20]_carry_n_7 ;
  wire \cal_tmp[20]_carry_n_8 ;
  wire \cal_tmp[20]_carry_n_9 ;
  wire \cal_tmp[21]_carry__0_i_1_n_7 ;
  wire \cal_tmp[21]_carry__0_i_2_n_7 ;
  wire \cal_tmp[21]_carry__0_i_3_n_7 ;
  wire \cal_tmp[21]_carry__0_i_4_n_7 ;
  wire \cal_tmp[21]_carry__0_n_10 ;
  wire \cal_tmp[21]_carry__0_n_11 ;
  wire \cal_tmp[21]_carry__0_n_12 ;
  wire \cal_tmp[21]_carry__0_n_13 ;
  wire \cal_tmp[21]_carry__0_n_14 ;
  wire \cal_tmp[21]_carry__0_n_7 ;
  wire \cal_tmp[21]_carry__0_n_8 ;
  wire \cal_tmp[21]_carry__0_n_9 ;
  wire \cal_tmp[21]_carry__1_i_1_n_7 ;
  wire \cal_tmp[21]_carry__1_i_2_n_7 ;
  wire \cal_tmp[21]_carry__1_i_3_n_7 ;
  wire \cal_tmp[21]_carry__1_i_4_n_7 ;
  wire \cal_tmp[21]_carry__1_n_10 ;
  wire \cal_tmp[21]_carry__1_n_11 ;
  wire \cal_tmp[21]_carry__1_n_12 ;
  wire \cal_tmp[21]_carry__1_n_13 ;
  wire \cal_tmp[21]_carry__1_n_14 ;
  wire \cal_tmp[21]_carry__1_n_7 ;
  wire \cal_tmp[21]_carry__1_n_8 ;
  wire \cal_tmp[21]_carry__1_n_9 ;
  wire \cal_tmp[21]_carry__2_i_1_n_7 ;
  wire \cal_tmp[21]_carry__2_i_2_n_7 ;
  wire \cal_tmp[21]_carry__2_i_3_n_7 ;
  wire \cal_tmp[21]_carry__2_i_4_n_7 ;
  wire \cal_tmp[21]_carry__2_n_10 ;
  wire \cal_tmp[21]_carry__2_n_11 ;
  wire \cal_tmp[21]_carry__2_n_12 ;
  wire \cal_tmp[21]_carry__2_n_13 ;
  wire \cal_tmp[21]_carry__2_n_14 ;
  wire \cal_tmp[21]_carry__2_n_7 ;
  wire \cal_tmp[21]_carry__2_n_8 ;
  wire \cal_tmp[21]_carry__2_n_9 ;
  wire \cal_tmp[21]_carry__3_i_1_n_7 ;
  wire \cal_tmp[21]_carry__3_i_2_n_7 ;
  wire \cal_tmp[21]_carry__3_i_3_n_7 ;
  wire \cal_tmp[21]_carry__3_i_4_n_7 ;
  wire \cal_tmp[21]_carry__3_n_10 ;
  wire \cal_tmp[21]_carry__3_n_11 ;
  wire \cal_tmp[21]_carry__3_n_12 ;
  wire \cal_tmp[21]_carry__3_n_13 ;
  wire \cal_tmp[21]_carry__3_n_14 ;
  wire \cal_tmp[21]_carry__3_n_7 ;
  wire \cal_tmp[21]_carry__3_n_8 ;
  wire \cal_tmp[21]_carry__3_n_9 ;
  wire \cal_tmp[21]_carry__4_i_1_n_7 ;
  wire \cal_tmp[21]_carry__4_i_2_n_7 ;
  wire \cal_tmp[21]_carry__4_i_3_n_7 ;
  wire \cal_tmp[21]_carry__4_i_4_n_7 ;
  wire \cal_tmp[21]_carry__4_n_10 ;
  wire \cal_tmp[21]_carry__4_n_11 ;
  wire \cal_tmp[21]_carry__4_n_12 ;
  wire \cal_tmp[21]_carry__4_n_13 ;
  wire \cal_tmp[21]_carry__4_n_14 ;
  wire \cal_tmp[21]_carry__4_n_7 ;
  wire \cal_tmp[21]_carry__4_n_8 ;
  wire \cal_tmp[21]_carry__4_n_9 ;
  wire \cal_tmp[21]_carry__5_i_1_n_7 ;
  wire \cal_tmp[21]_carry__5_i_2_n_7 ;
  wire \cal_tmp[21]_carry__5_i_3_n_7 ;
  wire \cal_tmp[21]_carry__5_i_4_n_7 ;
  wire \cal_tmp[21]_carry__5_n_10 ;
  wire \cal_tmp[21]_carry__5_n_11 ;
  wire \cal_tmp[21]_carry__5_n_12 ;
  wire \cal_tmp[21]_carry__5_n_13 ;
  wire \cal_tmp[21]_carry__5_n_14 ;
  wire \cal_tmp[21]_carry__5_n_7 ;
  wire \cal_tmp[21]_carry__5_n_8 ;
  wire \cal_tmp[21]_carry__5_n_9 ;
  wire \cal_tmp[21]_carry__6_i_1_n_7 ;
  wire \cal_tmp[21]_carry__6_n_10 ;
  wire \cal_tmp[21]_carry_i_1_n_7 ;
  wire \cal_tmp[21]_carry_i_2_n_7 ;
  wire \cal_tmp[21]_carry_i_3_n_7 ;
  wire \cal_tmp[21]_carry_i_4_n_7 ;
  wire \cal_tmp[21]_carry_n_10 ;
  wire \cal_tmp[21]_carry_n_11 ;
  wire \cal_tmp[21]_carry_n_12 ;
  wire \cal_tmp[21]_carry_n_13 ;
  wire \cal_tmp[21]_carry_n_14 ;
  wire \cal_tmp[21]_carry_n_7 ;
  wire \cal_tmp[21]_carry_n_8 ;
  wire \cal_tmp[21]_carry_n_9 ;
  wire \cal_tmp[22]_carry__0_i_1_n_7 ;
  wire \cal_tmp[22]_carry__0_i_2_n_7 ;
  wire \cal_tmp[22]_carry__0_i_3_n_7 ;
  wire \cal_tmp[22]_carry__0_i_4_n_7 ;
  wire \cal_tmp[22]_carry__0_n_10 ;
  wire \cal_tmp[22]_carry__0_n_11 ;
  wire \cal_tmp[22]_carry__0_n_12 ;
  wire \cal_tmp[22]_carry__0_n_13 ;
  wire \cal_tmp[22]_carry__0_n_14 ;
  wire \cal_tmp[22]_carry__0_n_7 ;
  wire \cal_tmp[22]_carry__0_n_8 ;
  wire \cal_tmp[22]_carry__0_n_9 ;
  wire \cal_tmp[22]_carry__1_i_1_n_7 ;
  wire \cal_tmp[22]_carry__1_i_2_n_7 ;
  wire \cal_tmp[22]_carry__1_i_3_n_7 ;
  wire \cal_tmp[22]_carry__1_i_4_n_7 ;
  wire \cal_tmp[22]_carry__1_n_10 ;
  wire \cal_tmp[22]_carry__1_n_11 ;
  wire \cal_tmp[22]_carry__1_n_12 ;
  wire \cal_tmp[22]_carry__1_n_13 ;
  wire \cal_tmp[22]_carry__1_n_14 ;
  wire \cal_tmp[22]_carry__1_n_7 ;
  wire \cal_tmp[22]_carry__1_n_8 ;
  wire \cal_tmp[22]_carry__1_n_9 ;
  wire \cal_tmp[22]_carry__2_i_1_n_7 ;
  wire \cal_tmp[22]_carry__2_i_2_n_7 ;
  wire \cal_tmp[22]_carry__2_i_3_n_7 ;
  wire \cal_tmp[22]_carry__2_i_4_n_7 ;
  wire \cal_tmp[22]_carry__2_n_10 ;
  wire \cal_tmp[22]_carry__2_n_11 ;
  wire \cal_tmp[22]_carry__2_n_12 ;
  wire \cal_tmp[22]_carry__2_n_13 ;
  wire \cal_tmp[22]_carry__2_n_14 ;
  wire \cal_tmp[22]_carry__2_n_7 ;
  wire \cal_tmp[22]_carry__2_n_8 ;
  wire \cal_tmp[22]_carry__2_n_9 ;
  wire \cal_tmp[22]_carry__3_i_1_n_7 ;
  wire \cal_tmp[22]_carry__3_i_2_n_7 ;
  wire \cal_tmp[22]_carry__3_i_3_n_7 ;
  wire \cal_tmp[22]_carry__3_i_4_n_7 ;
  wire \cal_tmp[22]_carry__3_n_10 ;
  wire \cal_tmp[22]_carry__3_n_11 ;
  wire \cal_tmp[22]_carry__3_n_12 ;
  wire \cal_tmp[22]_carry__3_n_13 ;
  wire \cal_tmp[22]_carry__3_n_14 ;
  wire \cal_tmp[22]_carry__3_n_7 ;
  wire \cal_tmp[22]_carry__3_n_8 ;
  wire \cal_tmp[22]_carry__3_n_9 ;
  wire \cal_tmp[22]_carry__4_i_1_n_7 ;
  wire \cal_tmp[22]_carry__4_i_2_n_7 ;
  wire \cal_tmp[22]_carry__4_i_3_n_7 ;
  wire \cal_tmp[22]_carry__4_i_4_n_7 ;
  wire \cal_tmp[22]_carry__4_n_10 ;
  wire \cal_tmp[22]_carry__4_n_11 ;
  wire \cal_tmp[22]_carry__4_n_12 ;
  wire \cal_tmp[22]_carry__4_n_13 ;
  wire \cal_tmp[22]_carry__4_n_14 ;
  wire \cal_tmp[22]_carry__4_n_7 ;
  wire \cal_tmp[22]_carry__4_n_8 ;
  wire \cal_tmp[22]_carry__4_n_9 ;
  wire \cal_tmp[22]_carry__5_i_1_n_7 ;
  wire \cal_tmp[22]_carry__5_i_2_n_7 ;
  wire \cal_tmp[22]_carry__5_i_3_n_7 ;
  wire \cal_tmp[22]_carry__5_i_4_n_7 ;
  wire \cal_tmp[22]_carry__5_n_10 ;
  wire \cal_tmp[22]_carry__5_n_11 ;
  wire \cal_tmp[22]_carry__5_n_12 ;
  wire \cal_tmp[22]_carry__5_n_13 ;
  wire \cal_tmp[22]_carry__5_n_14 ;
  wire \cal_tmp[22]_carry__5_n_7 ;
  wire \cal_tmp[22]_carry__5_n_8 ;
  wire \cal_tmp[22]_carry__5_n_9 ;
  wire \cal_tmp[22]_carry__6_i_1_n_7 ;
  wire \cal_tmp[22]_carry__6_n_10 ;
  wire \cal_tmp[22]_carry_i_1_n_7 ;
  wire \cal_tmp[22]_carry_i_2_n_7 ;
  wire \cal_tmp[22]_carry_i_3_n_7 ;
  wire \cal_tmp[22]_carry_i_4_n_7 ;
  wire \cal_tmp[22]_carry_n_10 ;
  wire \cal_tmp[22]_carry_n_11 ;
  wire \cal_tmp[22]_carry_n_12 ;
  wire \cal_tmp[22]_carry_n_13 ;
  wire \cal_tmp[22]_carry_n_14 ;
  wire \cal_tmp[22]_carry_n_7 ;
  wire \cal_tmp[22]_carry_n_8 ;
  wire \cal_tmp[22]_carry_n_9 ;
  wire \cal_tmp[23]_carry__0_i_1_n_7 ;
  wire \cal_tmp[23]_carry__0_i_2_n_7 ;
  wire \cal_tmp[23]_carry__0_i_3_n_7 ;
  wire \cal_tmp[23]_carry__0_i_4_n_7 ;
  wire \cal_tmp[23]_carry__0_n_10 ;
  wire \cal_tmp[23]_carry__0_n_11 ;
  wire \cal_tmp[23]_carry__0_n_12 ;
  wire \cal_tmp[23]_carry__0_n_13 ;
  wire \cal_tmp[23]_carry__0_n_14 ;
  wire \cal_tmp[23]_carry__0_n_7 ;
  wire \cal_tmp[23]_carry__0_n_8 ;
  wire \cal_tmp[23]_carry__0_n_9 ;
  wire \cal_tmp[23]_carry__1_i_1_n_7 ;
  wire \cal_tmp[23]_carry__1_i_2_n_7 ;
  wire \cal_tmp[23]_carry__1_i_3_n_7 ;
  wire \cal_tmp[23]_carry__1_i_4_n_7 ;
  wire \cal_tmp[23]_carry__1_n_10 ;
  wire \cal_tmp[23]_carry__1_n_11 ;
  wire \cal_tmp[23]_carry__1_n_12 ;
  wire \cal_tmp[23]_carry__1_n_13 ;
  wire \cal_tmp[23]_carry__1_n_14 ;
  wire \cal_tmp[23]_carry__1_n_7 ;
  wire \cal_tmp[23]_carry__1_n_8 ;
  wire \cal_tmp[23]_carry__1_n_9 ;
  wire \cal_tmp[23]_carry__2_i_1_n_7 ;
  wire \cal_tmp[23]_carry__2_i_2_n_7 ;
  wire \cal_tmp[23]_carry__2_i_3_n_7 ;
  wire \cal_tmp[23]_carry__2_i_4_n_7 ;
  wire \cal_tmp[23]_carry__2_n_10 ;
  wire \cal_tmp[23]_carry__2_n_11 ;
  wire \cal_tmp[23]_carry__2_n_12 ;
  wire \cal_tmp[23]_carry__2_n_13 ;
  wire \cal_tmp[23]_carry__2_n_14 ;
  wire \cal_tmp[23]_carry__2_n_7 ;
  wire \cal_tmp[23]_carry__2_n_8 ;
  wire \cal_tmp[23]_carry__2_n_9 ;
  wire \cal_tmp[23]_carry__3_i_1_n_7 ;
  wire \cal_tmp[23]_carry__3_i_2_n_7 ;
  wire \cal_tmp[23]_carry__3_i_3_n_7 ;
  wire \cal_tmp[23]_carry__3_i_4_n_7 ;
  wire \cal_tmp[23]_carry__3_n_10 ;
  wire \cal_tmp[23]_carry__3_n_11 ;
  wire \cal_tmp[23]_carry__3_n_12 ;
  wire \cal_tmp[23]_carry__3_n_13 ;
  wire \cal_tmp[23]_carry__3_n_14 ;
  wire \cal_tmp[23]_carry__3_n_7 ;
  wire \cal_tmp[23]_carry__3_n_8 ;
  wire \cal_tmp[23]_carry__3_n_9 ;
  wire \cal_tmp[23]_carry__4_i_1_n_7 ;
  wire \cal_tmp[23]_carry__4_i_2_n_7 ;
  wire \cal_tmp[23]_carry__4_i_3_n_7 ;
  wire \cal_tmp[23]_carry__4_i_4_n_7 ;
  wire \cal_tmp[23]_carry__4_n_10 ;
  wire \cal_tmp[23]_carry__4_n_11 ;
  wire \cal_tmp[23]_carry__4_n_12 ;
  wire \cal_tmp[23]_carry__4_n_13 ;
  wire \cal_tmp[23]_carry__4_n_14 ;
  wire \cal_tmp[23]_carry__4_n_7 ;
  wire \cal_tmp[23]_carry__4_n_8 ;
  wire \cal_tmp[23]_carry__4_n_9 ;
  wire \cal_tmp[23]_carry__5_i_1_n_7 ;
  wire \cal_tmp[23]_carry__5_i_2_n_7 ;
  wire \cal_tmp[23]_carry__5_i_3_n_7 ;
  wire \cal_tmp[23]_carry__5_i_4_n_7 ;
  wire \cal_tmp[23]_carry__5_n_10 ;
  wire \cal_tmp[23]_carry__5_n_11 ;
  wire \cal_tmp[23]_carry__5_n_12 ;
  wire \cal_tmp[23]_carry__5_n_13 ;
  wire \cal_tmp[23]_carry__5_n_14 ;
  wire \cal_tmp[23]_carry__5_n_7 ;
  wire \cal_tmp[23]_carry__5_n_8 ;
  wire \cal_tmp[23]_carry__5_n_9 ;
  wire \cal_tmp[23]_carry__6_i_1_n_7 ;
  wire \cal_tmp[23]_carry__6_n_10 ;
  wire \cal_tmp[23]_carry_i_1_n_7 ;
  wire \cal_tmp[23]_carry_i_2_n_7 ;
  wire \cal_tmp[23]_carry_i_3_n_7 ;
  wire \cal_tmp[23]_carry_i_4_n_7 ;
  wire \cal_tmp[23]_carry_n_10 ;
  wire \cal_tmp[23]_carry_n_11 ;
  wire \cal_tmp[23]_carry_n_12 ;
  wire \cal_tmp[23]_carry_n_13 ;
  wire \cal_tmp[23]_carry_n_14 ;
  wire \cal_tmp[23]_carry_n_7 ;
  wire \cal_tmp[23]_carry_n_8 ;
  wire \cal_tmp[23]_carry_n_9 ;
  wire \cal_tmp[24]_carry__0_i_1_n_7 ;
  wire \cal_tmp[24]_carry__0_i_2_n_7 ;
  wire \cal_tmp[24]_carry__0_i_3_n_7 ;
  wire \cal_tmp[24]_carry__0_i_4_n_7 ;
  wire \cal_tmp[24]_carry__0_n_10 ;
  wire \cal_tmp[24]_carry__0_n_11 ;
  wire \cal_tmp[24]_carry__0_n_12 ;
  wire \cal_tmp[24]_carry__0_n_13 ;
  wire \cal_tmp[24]_carry__0_n_14 ;
  wire \cal_tmp[24]_carry__0_n_7 ;
  wire \cal_tmp[24]_carry__0_n_8 ;
  wire \cal_tmp[24]_carry__0_n_9 ;
  wire \cal_tmp[24]_carry__1_i_1_n_7 ;
  wire \cal_tmp[24]_carry__1_i_2_n_7 ;
  wire \cal_tmp[24]_carry__1_i_3_n_7 ;
  wire \cal_tmp[24]_carry__1_i_4_n_7 ;
  wire \cal_tmp[24]_carry__1_n_10 ;
  wire \cal_tmp[24]_carry__1_n_11 ;
  wire \cal_tmp[24]_carry__1_n_12 ;
  wire \cal_tmp[24]_carry__1_n_13 ;
  wire \cal_tmp[24]_carry__1_n_14 ;
  wire \cal_tmp[24]_carry__1_n_7 ;
  wire \cal_tmp[24]_carry__1_n_8 ;
  wire \cal_tmp[24]_carry__1_n_9 ;
  wire \cal_tmp[24]_carry__2_i_1_n_7 ;
  wire \cal_tmp[24]_carry__2_i_2_n_7 ;
  wire \cal_tmp[24]_carry__2_i_3_n_7 ;
  wire \cal_tmp[24]_carry__2_i_4_n_7 ;
  wire \cal_tmp[24]_carry__2_n_10 ;
  wire \cal_tmp[24]_carry__2_n_11 ;
  wire \cal_tmp[24]_carry__2_n_12 ;
  wire \cal_tmp[24]_carry__2_n_13 ;
  wire \cal_tmp[24]_carry__2_n_14 ;
  wire \cal_tmp[24]_carry__2_n_7 ;
  wire \cal_tmp[24]_carry__2_n_8 ;
  wire \cal_tmp[24]_carry__2_n_9 ;
  wire \cal_tmp[24]_carry__3_i_1_n_7 ;
  wire \cal_tmp[24]_carry__3_i_2_n_7 ;
  wire \cal_tmp[24]_carry__3_i_3_n_7 ;
  wire \cal_tmp[24]_carry__3_i_4_n_7 ;
  wire \cal_tmp[24]_carry__3_n_10 ;
  wire \cal_tmp[24]_carry__3_n_11 ;
  wire \cal_tmp[24]_carry__3_n_12 ;
  wire \cal_tmp[24]_carry__3_n_13 ;
  wire \cal_tmp[24]_carry__3_n_14 ;
  wire \cal_tmp[24]_carry__3_n_7 ;
  wire \cal_tmp[24]_carry__3_n_8 ;
  wire \cal_tmp[24]_carry__3_n_9 ;
  wire \cal_tmp[24]_carry__4_i_1_n_7 ;
  wire \cal_tmp[24]_carry__4_i_2_n_7 ;
  wire \cal_tmp[24]_carry__4_i_3_n_7 ;
  wire \cal_tmp[24]_carry__4_i_4_n_7 ;
  wire \cal_tmp[24]_carry__4_n_10 ;
  wire \cal_tmp[24]_carry__4_n_11 ;
  wire \cal_tmp[24]_carry__4_n_12 ;
  wire \cal_tmp[24]_carry__4_n_13 ;
  wire \cal_tmp[24]_carry__4_n_14 ;
  wire \cal_tmp[24]_carry__4_n_7 ;
  wire \cal_tmp[24]_carry__4_n_8 ;
  wire \cal_tmp[24]_carry__4_n_9 ;
  wire \cal_tmp[24]_carry__5_i_1_n_7 ;
  wire \cal_tmp[24]_carry__5_i_2_n_7 ;
  wire \cal_tmp[24]_carry__5_i_3_n_7 ;
  wire \cal_tmp[24]_carry__5_i_4_n_7 ;
  wire \cal_tmp[24]_carry__5_n_10 ;
  wire \cal_tmp[24]_carry__5_n_11 ;
  wire \cal_tmp[24]_carry__5_n_12 ;
  wire \cal_tmp[24]_carry__5_n_13 ;
  wire \cal_tmp[24]_carry__5_n_14 ;
  wire \cal_tmp[24]_carry__5_n_7 ;
  wire \cal_tmp[24]_carry__5_n_8 ;
  wire \cal_tmp[24]_carry__5_n_9 ;
  wire \cal_tmp[24]_carry__6_i_1_n_7 ;
  wire \cal_tmp[24]_carry__6_n_10 ;
  wire \cal_tmp[24]_carry_i_1_n_7 ;
  wire \cal_tmp[24]_carry_i_2_n_7 ;
  wire \cal_tmp[24]_carry_i_3_n_7 ;
  wire \cal_tmp[24]_carry_i_4_n_7 ;
  wire \cal_tmp[24]_carry_n_10 ;
  wire \cal_tmp[24]_carry_n_11 ;
  wire \cal_tmp[24]_carry_n_12 ;
  wire \cal_tmp[24]_carry_n_13 ;
  wire \cal_tmp[24]_carry_n_14 ;
  wire \cal_tmp[24]_carry_n_7 ;
  wire \cal_tmp[24]_carry_n_8 ;
  wire \cal_tmp[24]_carry_n_9 ;
  wire \cal_tmp[25]_carry__0_i_1_n_7 ;
  wire \cal_tmp[25]_carry__0_i_2_n_7 ;
  wire \cal_tmp[25]_carry__0_i_3_n_7 ;
  wire \cal_tmp[25]_carry__0_i_4_n_7 ;
  wire \cal_tmp[25]_carry__0_n_10 ;
  wire \cal_tmp[25]_carry__0_n_11 ;
  wire \cal_tmp[25]_carry__0_n_12 ;
  wire \cal_tmp[25]_carry__0_n_13 ;
  wire \cal_tmp[25]_carry__0_n_14 ;
  wire \cal_tmp[25]_carry__0_n_7 ;
  wire \cal_tmp[25]_carry__0_n_8 ;
  wire \cal_tmp[25]_carry__0_n_9 ;
  wire \cal_tmp[25]_carry__1_i_1_n_7 ;
  wire \cal_tmp[25]_carry__1_i_2_n_7 ;
  wire \cal_tmp[25]_carry__1_i_3_n_7 ;
  wire \cal_tmp[25]_carry__1_i_4_n_7 ;
  wire \cal_tmp[25]_carry__1_n_10 ;
  wire \cal_tmp[25]_carry__1_n_11 ;
  wire \cal_tmp[25]_carry__1_n_12 ;
  wire \cal_tmp[25]_carry__1_n_13 ;
  wire \cal_tmp[25]_carry__1_n_14 ;
  wire \cal_tmp[25]_carry__1_n_7 ;
  wire \cal_tmp[25]_carry__1_n_8 ;
  wire \cal_tmp[25]_carry__1_n_9 ;
  wire \cal_tmp[25]_carry__2_i_1_n_7 ;
  wire \cal_tmp[25]_carry__2_i_2_n_7 ;
  wire \cal_tmp[25]_carry__2_i_3_n_7 ;
  wire \cal_tmp[25]_carry__2_i_4_n_7 ;
  wire \cal_tmp[25]_carry__2_n_10 ;
  wire \cal_tmp[25]_carry__2_n_11 ;
  wire \cal_tmp[25]_carry__2_n_12 ;
  wire \cal_tmp[25]_carry__2_n_13 ;
  wire \cal_tmp[25]_carry__2_n_14 ;
  wire \cal_tmp[25]_carry__2_n_7 ;
  wire \cal_tmp[25]_carry__2_n_8 ;
  wire \cal_tmp[25]_carry__2_n_9 ;
  wire \cal_tmp[25]_carry__3_i_1_n_7 ;
  wire \cal_tmp[25]_carry__3_i_2_n_7 ;
  wire \cal_tmp[25]_carry__3_i_3_n_7 ;
  wire \cal_tmp[25]_carry__3_i_4_n_7 ;
  wire \cal_tmp[25]_carry__3_n_10 ;
  wire \cal_tmp[25]_carry__3_n_11 ;
  wire \cal_tmp[25]_carry__3_n_12 ;
  wire \cal_tmp[25]_carry__3_n_13 ;
  wire \cal_tmp[25]_carry__3_n_14 ;
  wire \cal_tmp[25]_carry__3_n_7 ;
  wire \cal_tmp[25]_carry__3_n_8 ;
  wire \cal_tmp[25]_carry__3_n_9 ;
  wire \cal_tmp[25]_carry__4_i_1_n_7 ;
  wire \cal_tmp[25]_carry__4_i_2_n_7 ;
  wire \cal_tmp[25]_carry__4_i_3_n_7 ;
  wire \cal_tmp[25]_carry__4_i_4_n_7 ;
  wire \cal_tmp[25]_carry__4_n_10 ;
  wire \cal_tmp[25]_carry__4_n_11 ;
  wire \cal_tmp[25]_carry__4_n_12 ;
  wire \cal_tmp[25]_carry__4_n_13 ;
  wire \cal_tmp[25]_carry__4_n_14 ;
  wire \cal_tmp[25]_carry__4_n_7 ;
  wire \cal_tmp[25]_carry__4_n_8 ;
  wire \cal_tmp[25]_carry__4_n_9 ;
  wire \cal_tmp[25]_carry__5_i_1_n_7 ;
  wire \cal_tmp[25]_carry__5_i_2_n_7 ;
  wire \cal_tmp[25]_carry__5_i_3_n_7 ;
  wire \cal_tmp[25]_carry__5_i_4_n_7 ;
  wire \cal_tmp[25]_carry__5_n_10 ;
  wire \cal_tmp[25]_carry__5_n_11 ;
  wire \cal_tmp[25]_carry__5_n_12 ;
  wire \cal_tmp[25]_carry__5_n_13 ;
  wire \cal_tmp[25]_carry__5_n_14 ;
  wire \cal_tmp[25]_carry__5_n_7 ;
  wire \cal_tmp[25]_carry__5_n_8 ;
  wire \cal_tmp[25]_carry__5_n_9 ;
  wire \cal_tmp[25]_carry__6_i_1_n_7 ;
  wire \cal_tmp[25]_carry__6_n_10 ;
  wire \cal_tmp[25]_carry_i_1_n_7 ;
  wire \cal_tmp[25]_carry_i_2_n_7 ;
  wire \cal_tmp[25]_carry_i_3_n_7 ;
  wire \cal_tmp[25]_carry_i_4_n_7 ;
  wire \cal_tmp[25]_carry_n_10 ;
  wire \cal_tmp[25]_carry_n_11 ;
  wire \cal_tmp[25]_carry_n_12 ;
  wire \cal_tmp[25]_carry_n_13 ;
  wire \cal_tmp[25]_carry_n_14 ;
  wire \cal_tmp[25]_carry_n_7 ;
  wire \cal_tmp[25]_carry_n_8 ;
  wire \cal_tmp[25]_carry_n_9 ;
  wire \cal_tmp[26]_carry__0_i_1_n_7 ;
  wire \cal_tmp[26]_carry__0_i_2_n_7 ;
  wire \cal_tmp[26]_carry__0_i_3_n_7 ;
  wire \cal_tmp[26]_carry__0_i_4_n_7 ;
  wire \cal_tmp[26]_carry__0_n_10 ;
  wire \cal_tmp[26]_carry__0_n_11 ;
  wire \cal_tmp[26]_carry__0_n_12 ;
  wire \cal_tmp[26]_carry__0_n_13 ;
  wire \cal_tmp[26]_carry__0_n_14 ;
  wire \cal_tmp[26]_carry__0_n_7 ;
  wire \cal_tmp[26]_carry__0_n_8 ;
  wire \cal_tmp[26]_carry__0_n_9 ;
  wire \cal_tmp[26]_carry__1_i_1_n_7 ;
  wire \cal_tmp[26]_carry__1_i_2_n_7 ;
  wire \cal_tmp[26]_carry__1_i_3_n_7 ;
  wire \cal_tmp[26]_carry__1_i_4_n_7 ;
  wire \cal_tmp[26]_carry__1_n_10 ;
  wire \cal_tmp[26]_carry__1_n_11 ;
  wire \cal_tmp[26]_carry__1_n_12 ;
  wire \cal_tmp[26]_carry__1_n_13 ;
  wire \cal_tmp[26]_carry__1_n_14 ;
  wire \cal_tmp[26]_carry__1_n_7 ;
  wire \cal_tmp[26]_carry__1_n_8 ;
  wire \cal_tmp[26]_carry__1_n_9 ;
  wire \cal_tmp[26]_carry__2_i_1_n_7 ;
  wire \cal_tmp[26]_carry__2_i_2_n_7 ;
  wire \cal_tmp[26]_carry__2_i_3_n_7 ;
  wire \cal_tmp[26]_carry__2_i_4_n_7 ;
  wire \cal_tmp[26]_carry__2_n_10 ;
  wire \cal_tmp[26]_carry__2_n_11 ;
  wire \cal_tmp[26]_carry__2_n_12 ;
  wire \cal_tmp[26]_carry__2_n_13 ;
  wire \cal_tmp[26]_carry__2_n_14 ;
  wire \cal_tmp[26]_carry__2_n_7 ;
  wire \cal_tmp[26]_carry__2_n_8 ;
  wire \cal_tmp[26]_carry__2_n_9 ;
  wire \cal_tmp[26]_carry__3_i_1_n_7 ;
  wire \cal_tmp[26]_carry__3_i_2_n_7 ;
  wire \cal_tmp[26]_carry__3_i_3_n_7 ;
  wire \cal_tmp[26]_carry__3_i_4_n_7 ;
  wire \cal_tmp[26]_carry__3_n_10 ;
  wire \cal_tmp[26]_carry__3_n_11 ;
  wire \cal_tmp[26]_carry__3_n_12 ;
  wire \cal_tmp[26]_carry__3_n_13 ;
  wire \cal_tmp[26]_carry__3_n_14 ;
  wire \cal_tmp[26]_carry__3_n_7 ;
  wire \cal_tmp[26]_carry__3_n_8 ;
  wire \cal_tmp[26]_carry__3_n_9 ;
  wire \cal_tmp[26]_carry__4_i_1_n_7 ;
  wire \cal_tmp[26]_carry__4_i_2_n_7 ;
  wire \cal_tmp[26]_carry__4_i_3_n_7 ;
  wire \cal_tmp[26]_carry__4_i_4_n_7 ;
  wire \cal_tmp[26]_carry__4_n_10 ;
  wire \cal_tmp[26]_carry__4_n_11 ;
  wire \cal_tmp[26]_carry__4_n_12 ;
  wire \cal_tmp[26]_carry__4_n_13 ;
  wire \cal_tmp[26]_carry__4_n_14 ;
  wire \cal_tmp[26]_carry__4_n_7 ;
  wire \cal_tmp[26]_carry__4_n_8 ;
  wire \cal_tmp[26]_carry__4_n_9 ;
  wire \cal_tmp[26]_carry__5_i_1_n_7 ;
  wire \cal_tmp[26]_carry__5_i_2_n_7 ;
  wire \cal_tmp[26]_carry__5_i_3_n_7 ;
  wire \cal_tmp[26]_carry__5_i_4_n_7 ;
  wire \cal_tmp[26]_carry__5_n_10 ;
  wire \cal_tmp[26]_carry__5_n_11 ;
  wire \cal_tmp[26]_carry__5_n_12 ;
  wire \cal_tmp[26]_carry__5_n_13 ;
  wire \cal_tmp[26]_carry__5_n_14 ;
  wire \cal_tmp[26]_carry__5_n_7 ;
  wire \cal_tmp[26]_carry__5_n_8 ;
  wire \cal_tmp[26]_carry__5_n_9 ;
  wire \cal_tmp[26]_carry__6_i_1_n_7 ;
  wire \cal_tmp[26]_carry__6_n_10 ;
  wire \cal_tmp[26]_carry_i_1_n_7 ;
  wire \cal_tmp[26]_carry_i_2_n_7 ;
  wire \cal_tmp[26]_carry_i_3_n_7 ;
  wire \cal_tmp[26]_carry_i_4_n_7 ;
  wire \cal_tmp[26]_carry_n_10 ;
  wire \cal_tmp[26]_carry_n_11 ;
  wire \cal_tmp[26]_carry_n_12 ;
  wire \cal_tmp[26]_carry_n_13 ;
  wire \cal_tmp[26]_carry_n_14 ;
  wire \cal_tmp[26]_carry_n_7 ;
  wire \cal_tmp[26]_carry_n_8 ;
  wire \cal_tmp[26]_carry_n_9 ;
  wire \cal_tmp[27]_carry__0_i_1_n_7 ;
  wire \cal_tmp[27]_carry__0_i_2_n_7 ;
  wire \cal_tmp[27]_carry__0_i_3_n_7 ;
  wire \cal_tmp[27]_carry__0_i_4_n_7 ;
  wire \cal_tmp[27]_carry__0_n_10 ;
  wire \cal_tmp[27]_carry__0_n_11 ;
  wire \cal_tmp[27]_carry__0_n_12 ;
  wire \cal_tmp[27]_carry__0_n_13 ;
  wire \cal_tmp[27]_carry__0_n_14 ;
  wire \cal_tmp[27]_carry__0_n_7 ;
  wire \cal_tmp[27]_carry__0_n_8 ;
  wire \cal_tmp[27]_carry__0_n_9 ;
  wire \cal_tmp[27]_carry__1_i_1_n_7 ;
  wire \cal_tmp[27]_carry__1_i_2_n_7 ;
  wire \cal_tmp[27]_carry__1_i_3_n_7 ;
  wire \cal_tmp[27]_carry__1_i_4_n_7 ;
  wire \cal_tmp[27]_carry__1_n_10 ;
  wire \cal_tmp[27]_carry__1_n_11 ;
  wire \cal_tmp[27]_carry__1_n_12 ;
  wire \cal_tmp[27]_carry__1_n_13 ;
  wire \cal_tmp[27]_carry__1_n_14 ;
  wire \cal_tmp[27]_carry__1_n_7 ;
  wire \cal_tmp[27]_carry__1_n_8 ;
  wire \cal_tmp[27]_carry__1_n_9 ;
  wire \cal_tmp[27]_carry__2_i_1_n_7 ;
  wire \cal_tmp[27]_carry__2_i_2_n_7 ;
  wire \cal_tmp[27]_carry__2_i_3_n_7 ;
  wire \cal_tmp[27]_carry__2_i_4_n_7 ;
  wire \cal_tmp[27]_carry__2_n_10 ;
  wire \cal_tmp[27]_carry__2_n_11 ;
  wire \cal_tmp[27]_carry__2_n_12 ;
  wire \cal_tmp[27]_carry__2_n_13 ;
  wire \cal_tmp[27]_carry__2_n_14 ;
  wire \cal_tmp[27]_carry__2_n_7 ;
  wire \cal_tmp[27]_carry__2_n_8 ;
  wire \cal_tmp[27]_carry__2_n_9 ;
  wire \cal_tmp[27]_carry__3_i_1_n_7 ;
  wire \cal_tmp[27]_carry__3_i_2_n_7 ;
  wire \cal_tmp[27]_carry__3_i_3_n_7 ;
  wire \cal_tmp[27]_carry__3_i_4_n_7 ;
  wire \cal_tmp[27]_carry__3_n_10 ;
  wire \cal_tmp[27]_carry__3_n_11 ;
  wire \cal_tmp[27]_carry__3_n_12 ;
  wire \cal_tmp[27]_carry__3_n_13 ;
  wire \cal_tmp[27]_carry__3_n_14 ;
  wire \cal_tmp[27]_carry__3_n_7 ;
  wire \cal_tmp[27]_carry__3_n_8 ;
  wire \cal_tmp[27]_carry__3_n_9 ;
  wire \cal_tmp[27]_carry__4_i_1_n_7 ;
  wire \cal_tmp[27]_carry__4_i_2_n_7 ;
  wire \cal_tmp[27]_carry__4_i_3_n_7 ;
  wire \cal_tmp[27]_carry__4_i_4_n_7 ;
  wire \cal_tmp[27]_carry__4_n_10 ;
  wire \cal_tmp[27]_carry__4_n_11 ;
  wire \cal_tmp[27]_carry__4_n_12 ;
  wire \cal_tmp[27]_carry__4_n_13 ;
  wire \cal_tmp[27]_carry__4_n_14 ;
  wire \cal_tmp[27]_carry__4_n_7 ;
  wire \cal_tmp[27]_carry__4_n_8 ;
  wire \cal_tmp[27]_carry__4_n_9 ;
  wire \cal_tmp[27]_carry__5_i_1_n_7 ;
  wire \cal_tmp[27]_carry__5_i_2_n_7 ;
  wire \cal_tmp[27]_carry__5_i_3_n_7 ;
  wire \cal_tmp[27]_carry__5_i_4_n_7 ;
  wire \cal_tmp[27]_carry__5_n_10 ;
  wire \cal_tmp[27]_carry__5_n_11 ;
  wire \cal_tmp[27]_carry__5_n_12 ;
  wire \cal_tmp[27]_carry__5_n_13 ;
  wire \cal_tmp[27]_carry__5_n_14 ;
  wire \cal_tmp[27]_carry__5_n_7 ;
  wire \cal_tmp[27]_carry__5_n_8 ;
  wire \cal_tmp[27]_carry__5_n_9 ;
  wire \cal_tmp[27]_carry__6_i_1_n_7 ;
  wire \cal_tmp[27]_carry__6_n_10 ;
  wire \cal_tmp[27]_carry_i_1_n_7 ;
  wire \cal_tmp[27]_carry_i_2_n_7 ;
  wire \cal_tmp[27]_carry_i_3_n_7 ;
  wire \cal_tmp[27]_carry_i_4_n_7 ;
  wire \cal_tmp[27]_carry_n_10 ;
  wire \cal_tmp[27]_carry_n_11 ;
  wire \cal_tmp[27]_carry_n_12 ;
  wire \cal_tmp[27]_carry_n_13 ;
  wire \cal_tmp[27]_carry_n_14 ;
  wire \cal_tmp[27]_carry_n_7 ;
  wire \cal_tmp[27]_carry_n_8 ;
  wire \cal_tmp[27]_carry_n_9 ;
  wire \cal_tmp[28]_carry__0_i_1_n_7 ;
  wire \cal_tmp[28]_carry__0_i_2_n_7 ;
  wire \cal_tmp[28]_carry__0_i_3_n_7 ;
  wire \cal_tmp[28]_carry__0_i_4_n_7 ;
  wire \cal_tmp[28]_carry__0_n_10 ;
  wire \cal_tmp[28]_carry__0_n_7 ;
  wire \cal_tmp[28]_carry__0_n_8 ;
  wire \cal_tmp[28]_carry__0_n_9 ;
  wire \cal_tmp[28]_carry__1_i_1_n_7 ;
  wire \cal_tmp[28]_carry__1_i_2_n_7 ;
  wire \cal_tmp[28]_carry__1_i_3_n_7 ;
  wire \cal_tmp[28]_carry__1_i_4_n_7 ;
  wire \cal_tmp[28]_carry__1_n_10 ;
  wire \cal_tmp[28]_carry__1_n_7 ;
  wire \cal_tmp[28]_carry__1_n_8 ;
  wire \cal_tmp[28]_carry__1_n_9 ;
  wire \cal_tmp[28]_carry__2_i_1_n_7 ;
  wire \cal_tmp[28]_carry__2_i_2_n_7 ;
  wire \cal_tmp[28]_carry__2_i_3_n_7 ;
  wire \cal_tmp[28]_carry__2_i_4_n_7 ;
  wire \cal_tmp[28]_carry__2_n_10 ;
  wire \cal_tmp[28]_carry__2_n_7 ;
  wire \cal_tmp[28]_carry__2_n_8 ;
  wire \cal_tmp[28]_carry__2_n_9 ;
  wire \cal_tmp[28]_carry__3_i_1_n_7 ;
  wire \cal_tmp[28]_carry__3_i_2_n_7 ;
  wire \cal_tmp[28]_carry__3_i_3_n_7 ;
  wire \cal_tmp[28]_carry__3_i_4_n_7 ;
  wire \cal_tmp[28]_carry__3_n_10 ;
  wire \cal_tmp[28]_carry__3_n_7 ;
  wire \cal_tmp[28]_carry__3_n_8 ;
  wire \cal_tmp[28]_carry__3_n_9 ;
  wire \cal_tmp[28]_carry__4_i_1_n_7 ;
  wire \cal_tmp[28]_carry__4_i_2_n_7 ;
  wire \cal_tmp[28]_carry__4_i_3_n_7 ;
  wire \cal_tmp[28]_carry__4_i_4_n_7 ;
  wire \cal_tmp[28]_carry__4_n_10 ;
  wire \cal_tmp[28]_carry__4_n_7 ;
  wire \cal_tmp[28]_carry__4_n_8 ;
  wire \cal_tmp[28]_carry__4_n_9 ;
  wire \cal_tmp[28]_carry__5_i_1_n_7 ;
  wire \cal_tmp[28]_carry__5_i_2_n_7 ;
  wire \cal_tmp[28]_carry__5_i_3_n_7 ;
  wire \cal_tmp[28]_carry__5_i_4_n_7 ;
  wire \cal_tmp[28]_carry__5_n_10 ;
  wire \cal_tmp[28]_carry__5_n_7 ;
  wire \cal_tmp[28]_carry__5_n_8 ;
  wire \cal_tmp[28]_carry__5_n_9 ;
  wire \cal_tmp[28]_carry__6_i_1_n_7 ;
  wire \cal_tmp[28]_carry__6_n_10 ;
  wire \cal_tmp[28]_carry_i_1_n_7 ;
  wire \cal_tmp[28]_carry_i_2_n_7 ;
  wire \cal_tmp[28]_carry_i_3_n_7 ;
  wire \cal_tmp[28]_carry_i_4_n_7 ;
  wire \cal_tmp[28]_carry_n_10 ;
  wire \cal_tmp[28]_carry_n_7 ;
  wire \cal_tmp[28]_carry_n_8 ;
  wire \cal_tmp[28]_carry_n_9 ;
  wire [29:29]\cal_tmp[2]_62 ;
  wire \cal_tmp[2]_carry__0_i_1_n_7 ;
  wire \cal_tmp[2]_carry__0_i_2_n_7 ;
  wire \cal_tmp[2]_carry__0_i_3_n_7 ;
  wire \cal_tmp[2]_carry__0_i_4_n_7 ;
  wire \cal_tmp[2]_carry__0_n_10 ;
  wire \cal_tmp[2]_carry__0_n_11 ;
  wire \cal_tmp[2]_carry__0_n_12 ;
  wire \cal_tmp[2]_carry__0_n_13 ;
  wire \cal_tmp[2]_carry__0_n_14 ;
  wire \cal_tmp[2]_carry__0_n_7 ;
  wire \cal_tmp[2]_carry__0_n_8 ;
  wire \cal_tmp[2]_carry__0_n_9 ;
  wire \cal_tmp[2]_carry__1_i_1_n_7 ;
  wire \cal_tmp[2]_carry__1_i_2_n_7 ;
  wire \cal_tmp[2]_carry__1_i_3_n_7 ;
  wire \cal_tmp[2]_carry__1_i_4_n_7 ;
  wire \cal_tmp[2]_carry__1_n_10 ;
  wire \cal_tmp[2]_carry__1_n_11 ;
  wire \cal_tmp[2]_carry__1_n_12 ;
  wire \cal_tmp[2]_carry__1_n_13 ;
  wire \cal_tmp[2]_carry__1_n_14 ;
  wire \cal_tmp[2]_carry__1_n_7 ;
  wire \cal_tmp[2]_carry__1_n_8 ;
  wire \cal_tmp[2]_carry__1_n_9 ;
  wire \cal_tmp[2]_carry__2_i_1_n_7 ;
  wire \cal_tmp[2]_carry__2_i_2_n_7 ;
  wire \cal_tmp[2]_carry__2_i_3_n_7 ;
  wire \cal_tmp[2]_carry__2_i_4_n_7 ;
  wire \cal_tmp[2]_carry__2_n_10 ;
  wire \cal_tmp[2]_carry__2_n_11 ;
  wire \cal_tmp[2]_carry__2_n_12 ;
  wire \cal_tmp[2]_carry__2_n_13 ;
  wire \cal_tmp[2]_carry__2_n_14 ;
  wire \cal_tmp[2]_carry__2_n_7 ;
  wire \cal_tmp[2]_carry__2_n_8 ;
  wire \cal_tmp[2]_carry__2_n_9 ;
  wire \cal_tmp[2]_carry__3_i_1_n_7 ;
  wire \cal_tmp[2]_carry__3_i_2_n_7 ;
  wire \cal_tmp[2]_carry__3_n_10 ;
  wire \cal_tmp[2]_carry__3_n_13 ;
  wire \cal_tmp[2]_carry__3_n_14 ;
  wire \cal_tmp[2]_carry__3_n_9 ;
  wire \cal_tmp[2]_carry_i_1_n_7 ;
  wire \cal_tmp[2]_carry_i_2_n_7 ;
  wire \cal_tmp[2]_carry_i_3_n_7 ;
  wire \cal_tmp[2]_carry_i_4_n_7 ;
  wire \cal_tmp[2]_carry_n_10 ;
  wire \cal_tmp[2]_carry_n_11 ;
  wire \cal_tmp[2]_carry_n_12 ;
  wire \cal_tmp[2]_carry_n_13 ;
  wire \cal_tmp[2]_carry_n_14 ;
  wire \cal_tmp[2]_carry_n_7 ;
  wire \cal_tmp[2]_carry_n_8 ;
  wire \cal_tmp[2]_carry_n_9 ;
  wire [29:29]\cal_tmp[3]_63 ;
  wire \cal_tmp[3]_carry__0_i_1_n_7 ;
  wire \cal_tmp[3]_carry__0_i_2_n_7 ;
  wire \cal_tmp[3]_carry__0_i_3_n_7 ;
  wire \cal_tmp[3]_carry__0_i_4_n_7 ;
  wire \cal_tmp[3]_carry__0_n_10 ;
  wire \cal_tmp[3]_carry__0_n_11 ;
  wire \cal_tmp[3]_carry__0_n_12 ;
  wire \cal_tmp[3]_carry__0_n_13 ;
  wire \cal_tmp[3]_carry__0_n_14 ;
  wire \cal_tmp[3]_carry__0_n_7 ;
  wire \cal_tmp[3]_carry__0_n_8 ;
  wire \cal_tmp[3]_carry__0_n_9 ;
  wire \cal_tmp[3]_carry__1_i_1_n_7 ;
  wire \cal_tmp[3]_carry__1_i_2_n_7 ;
  wire \cal_tmp[3]_carry__1_i_3_n_7 ;
  wire \cal_tmp[3]_carry__1_i_4_n_7 ;
  wire \cal_tmp[3]_carry__1_n_10 ;
  wire \cal_tmp[3]_carry__1_n_11 ;
  wire \cal_tmp[3]_carry__1_n_12 ;
  wire \cal_tmp[3]_carry__1_n_13 ;
  wire \cal_tmp[3]_carry__1_n_14 ;
  wire \cal_tmp[3]_carry__1_n_7 ;
  wire \cal_tmp[3]_carry__1_n_8 ;
  wire \cal_tmp[3]_carry__1_n_9 ;
  wire \cal_tmp[3]_carry__2_i_1_n_7 ;
  wire \cal_tmp[3]_carry__2_i_2_n_7 ;
  wire \cal_tmp[3]_carry__2_i_3_n_7 ;
  wire \cal_tmp[3]_carry__2_i_4_n_7 ;
  wire \cal_tmp[3]_carry__2_n_10 ;
  wire \cal_tmp[3]_carry__2_n_11 ;
  wire \cal_tmp[3]_carry__2_n_12 ;
  wire \cal_tmp[3]_carry__2_n_13 ;
  wire \cal_tmp[3]_carry__2_n_14 ;
  wire \cal_tmp[3]_carry__2_n_7 ;
  wire \cal_tmp[3]_carry__2_n_8 ;
  wire \cal_tmp[3]_carry__2_n_9 ;
  wire \cal_tmp[3]_carry__3_i_1_n_7 ;
  wire \cal_tmp[3]_carry__3_i_2_n_7 ;
  wire \cal_tmp[3]_carry__3_i_3_n_7 ;
  wire \cal_tmp[3]_carry__3_n_10 ;
  wire \cal_tmp[3]_carry__3_n_12 ;
  wire \cal_tmp[3]_carry__3_n_13 ;
  wire \cal_tmp[3]_carry__3_n_14 ;
  wire \cal_tmp[3]_carry__3_n_8 ;
  wire \cal_tmp[3]_carry__3_n_9 ;
  wire \cal_tmp[3]_carry_i_1_n_7 ;
  wire \cal_tmp[3]_carry_i_2_n_7 ;
  wire \cal_tmp[3]_carry_i_3_n_7 ;
  wire \cal_tmp[3]_carry_i_4_n_7 ;
  wire \cal_tmp[3]_carry_n_10 ;
  wire \cal_tmp[3]_carry_n_11 ;
  wire \cal_tmp[3]_carry_n_12 ;
  wire \cal_tmp[3]_carry_n_13 ;
  wire \cal_tmp[3]_carry_n_14 ;
  wire \cal_tmp[3]_carry_n_7 ;
  wire \cal_tmp[3]_carry_n_8 ;
  wire \cal_tmp[3]_carry_n_9 ;
  wire [29:29]\cal_tmp[4]_64 ;
  wire \cal_tmp[4]_carry__0_i_1_n_7 ;
  wire \cal_tmp[4]_carry__0_i_2_n_7 ;
  wire \cal_tmp[4]_carry__0_i_3_n_7 ;
  wire \cal_tmp[4]_carry__0_i_4_n_7 ;
  wire \cal_tmp[4]_carry__0_n_10 ;
  wire \cal_tmp[4]_carry__0_n_11 ;
  wire \cal_tmp[4]_carry__0_n_12 ;
  wire \cal_tmp[4]_carry__0_n_13 ;
  wire \cal_tmp[4]_carry__0_n_14 ;
  wire \cal_tmp[4]_carry__0_n_7 ;
  wire \cal_tmp[4]_carry__0_n_8 ;
  wire \cal_tmp[4]_carry__0_n_9 ;
  wire \cal_tmp[4]_carry__1_i_1_n_7 ;
  wire \cal_tmp[4]_carry__1_i_2_n_7 ;
  wire \cal_tmp[4]_carry__1_i_3_n_7 ;
  wire \cal_tmp[4]_carry__1_i_4_n_7 ;
  wire \cal_tmp[4]_carry__1_n_10 ;
  wire \cal_tmp[4]_carry__1_n_11 ;
  wire \cal_tmp[4]_carry__1_n_12 ;
  wire \cal_tmp[4]_carry__1_n_13 ;
  wire \cal_tmp[4]_carry__1_n_14 ;
  wire \cal_tmp[4]_carry__1_n_7 ;
  wire \cal_tmp[4]_carry__1_n_8 ;
  wire \cal_tmp[4]_carry__1_n_9 ;
  wire \cal_tmp[4]_carry__2_i_1_n_7 ;
  wire \cal_tmp[4]_carry__2_i_2_n_7 ;
  wire \cal_tmp[4]_carry__2_i_3_n_7 ;
  wire \cal_tmp[4]_carry__2_i_4_n_7 ;
  wire \cal_tmp[4]_carry__2_n_10 ;
  wire \cal_tmp[4]_carry__2_n_11 ;
  wire \cal_tmp[4]_carry__2_n_12 ;
  wire \cal_tmp[4]_carry__2_n_13 ;
  wire \cal_tmp[4]_carry__2_n_14 ;
  wire \cal_tmp[4]_carry__2_n_7 ;
  wire \cal_tmp[4]_carry__2_n_8 ;
  wire \cal_tmp[4]_carry__2_n_9 ;
  wire \cal_tmp[4]_carry__3_i_1_n_7 ;
  wire \cal_tmp[4]_carry__3_i_2_n_7 ;
  wire \cal_tmp[4]_carry__3_i_3_n_7 ;
  wire \cal_tmp[4]_carry__3_i_4_n_7 ;
  wire \cal_tmp[4]_carry__3_n_10 ;
  wire \cal_tmp[4]_carry__3_n_11 ;
  wire \cal_tmp[4]_carry__3_n_12 ;
  wire \cal_tmp[4]_carry__3_n_13 ;
  wire \cal_tmp[4]_carry__3_n_14 ;
  wire \cal_tmp[4]_carry__3_n_7 ;
  wire \cal_tmp[4]_carry__3_n_8 ;
  wire \cal_tmp[4]_carry__3_n_9 ;
  wire \cal_tmp[4]_carry_i_1_n_7 ;
  wire \cal_tmp[4]_carry_i_2_n_7 ;
  wire \cal_tmp[4]_carry_i_3_n_7 ;
  wire \cal_tmp[4]_carry_i_4_n_7 ;
  wire \cal_tmp[4]_carry_n_10 ;
  wire \cal_tmp[4]_carry_n_11 ;
  wire \cal_tmp[4]_carry_n_12 ;
  wire \cal_tmp[4]_carry_n_13 ;
  wire \cal_tmp[4]_carry_n_14 ;
  wire \cal_tmp[4]_carry_n_7 ;
  wire \cal_tmp[4]_carry_n_8 ;
  wire \cal_tmp[4]_carry_n_9 ;
  wire [29:29]\cal_tmp[5]_65 ;
  wire \cal_tmp[5]_carry__0_i_1_n_7 ;
  wire \cal_tmp[5]_carry__0_i_2_n_7 ;
  wire \cal_tmp[5]_carry__0_i_3_n_7 ;
  wire \cal_tmp[5]_carry__0_i_4_n_7 ;
  wire \cal_tmp[5]_carry__0_n_10 ;
  wire \cal_tmp[5]_carry__0_n_11 ;
  wire \cal_tmp[5]_carry__0_n_12 ;
  wire \cal_tmp[5]_carry__0_n_13 ;
  wire \cal_tmp[5]_carry__0_n_14 ;
  wire \cal_tmp[5]_carry__0_n_7 ;
  wire \cal_tmp[5]_carry__0_n_8 ;
  wire \cal_tmp[5]_carry__0_n_9 ;
  wire \cal_tmp[5]_carry__1_i_1_n_7 ;
  wire \cal_tmp[5]_carry__1_i_2_n_7 ;
  wire \cal_tmp[5]_carry__1_i_3_n_7 ;
  wire \cal_tmp[5]_carry__1_i_4_n_7 ;
  wire \cal_tmp[5]_carry__1_n_10 ;
  wire \cal_tmp[5]_carry__1_n_11 ;
  wire \cal_tmp[5]_carry__1_n_12 ;
  wire \cal_tmp[5]_carry__1_n_13 ;
  wire \cal_tmp[5]_carry__1_n_14 ;
  wire \cal_tmp[5]_carry__1_n_7 ;
  wire \cal_tmp[5]_carry__1_n_8 ;
  wire \cal_tmp[5]_carry__1_n_9 ;
  wire \cal_tmp[5]_carry__2_i_1_n_7 ;
  wire \cal_tmp[5]_carry__2_i_2_n_7 ;
  wire \cal_tmp[5]_carry__2_i_3_n_7 ;
  wire \cal_tmp[5]_carry__2_i_4_n_7 ;
  wire \cal_tmp[5]_carry__2_n_10 ;
  wire \cal_tmp[5]_carry__2_n_11 ;
  wire \cal_tmp[5]_carry__2_n_12 ;
  wire \cal_tmp[5]_carry__2_n_13 ;
  wire \cal_tmp[5]_carry__2_n_14 ;
  wire \cal_tmp[5]_carry__2_n_7 ;
  wire \cal_tmp[5]_carry__2_n_8 ;
  wire \cal_tmp[5]_carry__2_n_9 ;
  wire \cal_tmp[5]_carry__3_i_1_n_7 ;
  wire \cal_tmp[5]_carry__3_i_2_n_7 ;
  wire \cal_tmp[5]_carry__3_i_3_n_7 ;
  wire \cal_tmp[5]_carry__3_i_4_n_7 ;
  wire \cal_tmp[5]_carry__3_n_10 ;
  wire \cal_tmp[5]_carry__3_n_11 ;
  wire \cal_tmp[5]_carry__3_n_12 ;
  wire \cal_tmp[5]_carry__3_n_13 ;
  wire \cal_tmp[5]_carry__3_n_14 ;
  wire \cal_tmp[5]_carry__3_n_7 ;
  wire \cal_tmp[5]_carry__3_n_8 ;
  wire \cal_tmp[5]_carry__3_n_9 ;
  wire \cal_tmp[5]_carry__4_i_1_n_7 ;
  wire \cal_tmp[5]_carry__4_n_10 ;
  wire \cal_tmp[5]_carry__4_n_14 ;
  wire \cal_tmp[5]_carry_i_1_n_7 ;
  wire \cal_tmp[5]_carry_i_2_n_7 ;
  wire \cal_tmp[5]_carry_i_3_n_7 ;
  wire \cal_tmp[5]_carry_i_4_n_7 ;
  wire \cal_tmp[5]_carry_n_10 ;
  wire \cal_tmp[5]_carry_n_11 ;
  wire \cal_tmp[5]_carry_n_12 ;
  wire \cal_tmp[5]_carry_n_13 ;
  wire \cal_tmp[5]_carry_n_14 ;
  wire \cal_tmp[5]_carry_n_7 ;
  wire \cal_tmp[5]_carry_n_8 ;
  wire \cal_tmp[5]_carry_n_9 ;
  wire [29:29]\cal_tmp[6]_66 ;
  wire \cal_tmp[6]_carry__0_i_1_n_7 ;
  wire \cal_tmp[6]_carry__0_i_2_n_7 ;
  wire \cal_tmp[6]_carry__0_i_3_n_7 ;
  wire \cal_tmp[6]_carry__0_i_4_n_7 ;
  wire \cal_tmp[6]_carry__0_n_10 ;
  wire \cal_tmp[6]_carry__0_n_11 ;
  wire \cal_tmp[6]_carry__0_n_12 ;
  wire \cal_tmp[6]_carry__0_n_13 ;
  wire \cal_tmp[6]_carry__0_n_14 ;
  wire \cal_tmp[6]_carry__0_n_7 ;
  wire \cal_tmp[6]_carry__0_n_8 ;
  wire \cal_tmp[6]_carry__0_n_9 ;
  wire \cal_tmp[6]_carry__1_i_1_n_7 ;
  wire \cal_tmp[6]_carry__1_i_2_n_7 ;
  wire \cal_tmp[6]_carry__1_i_3_n_7 ;
  wire \cal_tmp[6]_carry__1_i_4_n_7 ;
  wire \cal_tmp[6]_carry__1_n_10 ;
  wire \cal_tmp[6]_carry__1_n_11 ;
  wire \cal_tmp[6]_carry__1_n_12 ;
  wire \cal_tmp[6]_carry__1_n_13 ;
  wire \cal_tmp[6]_carry__1_n_14 ;
  wire \cal_tmp[6]_carry__1_n_7 ;
  wire \cal_tmp[6]_carry__1_n_8 ;
  wire \cal_tmp[6]_carry__1_n_9 ;
  wire \cal_tmp[6]_carry__2_i_1_n_7 ;
  wire \cal_tmp[6]_carry__2_i_2_n_7 ;
  wire \cal_tmp[6]_carry__2_i_3_n_7 ;
  wire \cal_tmp[6]_carry__2_i_4_n_7 ;
  wire \cal_tmp[6]_carry__2_n_10 ;
  wire \cal_tmp[6]_carry__2_n_11 ;
  wire \cal_tmp[6]_carry__2_n_12 ;
  wire \cal_tmp[6]_carry__2_n_13 ;
  wire \cal_tmp[6]_carry__2_n_14 ;
  wire \cal_tmp[6]_carry__2_n_7 ;
  wire \cal_tmp[6]_carry__2_n_8 ;
  wire \cal_tmp[6]_carry__2_n_9 ;
  wire \cal_tmp[6]_carry__3_i_1_n_7 ;
  wire \cal_tmp[6]_carry__3_i_2_n_7 ;
  wire \cal_tmp[6]_carry__3_i_3_n_7 ;
  wire \cal_tmp[6]_carry__3_i_4_n_7 ;
  wire \cal_tmp[6]_carry__3_n_10 ;
  wire \cal_tmp[6]_carry__3_n_11 ;
  wire \cal_tmp[6]_carry__3_n_12 ;
  wire \cal_tmp[6]_carry__3_n_13 ;
  wire \cal_tmp[6]_carry__3_n_14 ;
  wire \cal_tmp[6]_carry__3_n_7 ;
  wire \cal_tmp[6]_carry__3_n_8 ;
  wire \cal_tmp[6]_carry__3_n_9 ;
  wire \cal_tmp[6]_carry__4_i_1_n_7 ;
  wire \cal_tmp[6]_carry__4_i_2_n_7 ;
  wire \cal_tmp[6]_carry__4_n_10 ;
  wire \cal_tmp[6]_carry__4_n_13 ;
  wire \cal_tmp[6]_carry__4_n_14 ;
  wire \cal_tmp[6]_carry__4_n_9 ;
  wire \cal_tmp[6]_carry_i_1_n_7 ;
  wire \cal_tmp[6]_carry_i_2_n_7 ;
  wire \cal_tmp[6]_carry_i_3_n_7 ;
  wire \cal_tmp[6]_carry_i_4_n_7 ;
  wire \cal_tmp[6]_carry_n_10 ;
  wire \cal_tmp[6]_carry_n_11 ;
  wire \cal_tmp[6]_carry_n_12 ;
  wire \cal_tmp[6]_carry_n_13 ;
  wire \cal_tmp[6]_carry_n_14 ;
  wire \cal_tmp[6]_carry_n_7 ;
  wire \cal_tmp[6]_carry_n_8 ;
  wire \cal_tmp[6]_carry_n_9 ;
  wire [29:29]\cal_tmp[7]_67 ;
  wire \cal_tmp[7]_carry__0_i_1_n_7 ;
  wire \cal_tmp[7]_carry__0_i_2_n_7 ;
  wire \cal_tmp[7]_carry__0_i_3_n_7 ;
  wire \cal_tmp[7]_carry__0_i_4_n_7 ;
  wire \cal_tmp[7]_carry__0_n_10 ;
  wire \cal_tmp[7]_carry__0_n_11 ;
  wire \cal_tmp[7]_carry__0_n_12 ;
  wire \cal_tmp[7]_carry__0_n_13 ;
  wire \cal_tmp[7]_carry__0_n_14 ;
  wire \cal_tmp[7]_carry__0_n_7 ;
  wire \cal_tmp[7]_carry__0_n_8 ;
  wire \cal_tmp[7]_carry__0_n_9 ;
  wire \cal_tmp[7]_carry__1_i_1_n_7 ;
  wire \cal_tmp[7]_carry__1_i_2_n_7 ;
  wire \cal_tmp[7]_carry__1_i_3_n_7 ;
  wire \cal_tmp[7]_carry__1_i_4_n_7 ;
  wire \cal_tmp[7]_carry__1_n_10 ;
  wire \cal_tmp[7]_carry__1_n_11 ;
  wire \cal_tmp[7]_carry__1_n_12 ;
  wire \cal_tmp[7]_carry__1_n_13 ;
  wire \cal_tmp[7]_carry__1_n_14 ;
  wire \cal_tmp[7]_carry__1_n_7 ;
  wire \cal_tmp[7]_carry__1_n_8 ;
  wire \cal_tmp[7]_carry__1_n_9 ;
  wire \cal_tmp[7]_carry__2_i_1_n_7 ;
  wire \cal_tmp[7]_carry__2_i_2_n_7 ;
  wire \cal_tmp[7]_carry__2_i_3_n_7 ;
  wire \cal_tmp[7]_carry__2_i_4_n_7 ;
  wire \cal_tmp[7]_carry__2_n_10 ;
  wire \cal_tmp[7]_carry__2_n_11 ;
  wire \cal_tmp[7]_carry__2_n_12 ;
  wire \cal_tmp[7]_carry__2_n_13 ;
  wire \cal_tmp[7]_carry__2_n_14 ;
  wire \cal_tmp[7]_carry__2_n_7 ;
  wire \cal_tmp[7]_carry__2_n_8 ;
  wire \cal_tmp[7]_carry__2_n_9 ;
  wire \cal_tmp[7]_carry__3_i_1_n_7 ;
  wire \cal_tmp[7]_carry__3_i_2_n_7 ;
  wire \cal_tmp[7]_carry__3_i_3_n_7 ;
  wire \cal_tmp[7]_carry__3_i_4_n_7 ;
  wire \cal_tmp[7]_carry__3_n_10 ;
  wire \cal_tmp[7]_carry__3_n_11 ;
  wire \cal_tmp[7]_carry__3_n_12 ;
  wire \cal_tmp[7]_carry__3_n_13 ;
  wire \cal_tmp[7]_carry__3_n_14 ;
  wire \cal_tmp[7]_carry__3_n_7 ;
  wire \cal_tmp[7]_carry__3_n_8 ;
  wire \cal_tmp[7]_carry__3_n_9 ;
  wire \cal_tmp[7]_carry__4_i_1_n_7 ;
  wire \cal_tmp[7]_carry__4_i_2_n_7 ;
  wire \cal_tmp[7]_carry__4_i_3_n_7 ;
  wire \cal_tmp[7]_carry__4_n_10 ;
  wire \cal_tmp[7]_carry__4_n_12 ;
  wire \cal_tmp[7]_carry__4_n_13 ;
  wire \cal_tmp[7]_carry__4_n_14 ;
  wire \cal_tmp[7]_carry__4_n_8 ;
  wire \cal_tmp[7]_carry__4_n_9 ;
  wire \cal_tmp[7]_carry_i_1_n_7 ;
  wire \cal_tmp[7]_carry_i_2_n_7 ;
  wire \cal_tmp[7]_carry_i_3_n_7 ;
  wire \cal_tmp[7]_carry_i_4_n_7 ;
  wire \cal_tmp[7]_carry_n_10 ;
  wire \cal_tmp[7]_carry_n_11 ;
  wire \cal_tmp[7]_carry_n_12 ;
  wire \cal_tmp[7]_carry_n_13 ;
  wire \cal_tmp[7]_carry_n_14 ;
  wire \cal_tmp[7]_carry_n_7 ;
  wire \cal_tmp[7]_carry_n_8 ;
  wire \cal_tmp[7]_carry_n_9 ;
  wire [29:29]\cal_tmp[8]_68 ;
  wire \cal_tmp[8]_carry__0_i_1_n_7 ;
  wire \cal_tmp[8]_carry__0_i_2_n_7 ;
  wire \cal_tmp[8]_carry__0_i_3_n_7 ;
  wire \cal_tmp[8]_carry__0_i_4_n_7 ;
  wire \cal_tmp[8]_carry__0_n_10 ;
  wire \cal_tmp[8]_carry__0_n_11 ;
  wire \cal_tmp[8]_carry__0_n_12 ;
  wire \cal_tmp[8]_carry__0_n_13 ;
  wire \cal_tmp[8]_carry__0_n_14 ;
  wire \cal_tmp[8]_carry__0_n_7 ;
  wire \cal_tmp[8]_carry__0_n_8 ;
  wire \cal_tmp[8]_carry__0_n_9 ;
  wire \cal_tmp[8]_carry__1_i_1_n_7 ;
  wire \cal_tmp[8]_carry__1_i_2_n_7 ;
  wire \cal_tmp[8]_carry__1_i_3_n_7 ;
  wire \cal_tmp[8]_carry__1_i_4_n_7 ;
  wire \cal_tmp[8]_carry__1_n_10 ;
  wire \cal_tmp[8]_carry__1_n_11 ;
  wire \cal_tmp[8]_carry__1_n_12 ;
  wire \cal_tmp[8]_carry__1_n_13 ;
  wire \cal_tmp[8]_carry__1_n_14 ;
  wire \cal_tmp[8]_carry__1_n_7 ;
  wire \cal_tmp[8]_carry__1_n_8 ;
  wire \cal_tmp[8]_carry__1_n_9 ;
  wire \cal_tmp[8]_carry__2_i_1_n_7 ;
  wire \cal_tmp[8]_carry__2_i_2_n_7 ;
  wire \cal_tmp[8]_carry__2_i_3_n_7 ;
  wire \cal_tmp[8]_carry__2_i_4_n_7 ;
  wire \cal_tmp[8]_carry__2_n_10 ;
  wire \cal_tmp[8]_carry__2_n_11 ;
  wire \cal_tmp[8]_carry__2_n_12 ;
  wire \cal_tmp[8]_carry__2_n_13 ;
  wire \cal_tmp[8]_carry__2_n_14 ;
  wire \cal_tmp[8]_carry__2_n_7 ;
  wire \cal_tmp[8]_carry__2_n_8 ;
  wire \cal_tmp[8]_carry__2_n_9 ;
  wire \cal_tmp[8]_carry__3_i_1_n_7 ;
  wire \cal_tmp[8]_carry__3_i_2_n_7 ;
  wire \cal_tmp[8]_carry__3_i_3_n_7 ;
  wire \cal_tmp[8]_carry__3_i_4_n_7 ;
  wire \cal_tmp[8]_carry__3_n_10 ;
  wire \cal_tmp[8]_carry__3_n_11 ;
  wire \cal_tmp[8]_carry__3_n_12 ;
  wire \cal_tmp[8]_carry__3_n_13 ;
  wire \cal_tmp[8]_carry__3_n_14 ;
  wire \cal_tmp[8]_carry__3_n_7 ;
  wire \cal_tmp[8]_carry__3_n_8 ;
  wire \cal_tmp[8]_carry__3_n_9 ;
  wire \cal_tmp[8]_carry__4_i_1_n_7 ;
  wire \cal_tmp[8]_carry__4_i_2_n_7 ;
  wire \cal_tmp[8]_carry__4_i_3_n_7 ;
  wire \cal_tmp[8]_carry__4_i_4_n_7 ;
  wire \cal_tmp[8]_carry__4_n_10 ;
  wire \cal_tmp[8]_carry__4_n_11 ;
  wire \cal_tmp[8]_carry__4_n_12 ;
  wire \cal_tmp[8]_carry__4_n_13 ;
  wire \cal_tmp[8]_carry__4_n_14 ;
  wire \cal_tmp[8]_carry__4_n_7 ;
  wire \cal_tmp[8]_carry__4_n_8 ;
  wire \cal_tmp[8]_carry__4_n_9 ;
  wire \cal_tmp[8]_carry_i_1_n_7 ;
  wire \cal_tmp[8]_carry_i_2_n_7 ;
  wire \cal_tmp[8]_carry_i_3_n_7 ;
  wire \cal_tmp[8]_carry_i_4_n_7 ;
  wire \cal_tmp[8]_carry_n_10 ;
  wire \cal_tmp[8]_carry_n_11 ;
  wire \cal_tmp[8]_carry_n_12 ;
  wire \cal_tmp[8]_carry_n_13 ;
  wire \cal_tmp[8]_carry_n_14 ;
  wire \cal_tmp[8]_carry_n_7 ;
  wire \cal_tmp[8]_carry_n_8 ;
  wire \cal_tmp[8]_carry_n_9 ;
  wire [29:29]\cal_tmp[9]_69 ;
  wire \cal_tmp[9]_carry__0_i_1_n_7 ;
  wire \cal_tmp[9]_carry__0_i_2_n_7 ;
  wire \cal_tmp[9]_carry__0_i_3_n_7 ;
  wire \cal_tmp[9]_carry__0_i_4_n_7 ;
  wire \cal_tmp[9]_carry__0_n_10 ;
  wire \cal_tmp[9]_carry__0_n_11 ;
  wire \cal_tmp[9]_carry__0_n_12 ;
  wire \cal_tmp[9]_carry__0_n_13 ;
  wire \cal_tmp[9]_carry__0_n_14 ;
  wire \cal_tmp[9]_carry__0_n_7 ;
  wire \cal_tmp[9]_carry__0_n_8 ;
  wire \cal_tmp[9]_carry__0_n_9 ;
  wire \cal_tmp[9]_carry__1_i_1_n_7 ;
  wire \cal_tmp[9]_carry__1_i_2_n_7 ;
  wire \cal_tmp[9]_carry__1_i_3_n_7 ;
  wire \cal_tmp[9]_carry__1_i_4_n_7 ;
  wire \cal_tmp[9]_carry__1_n_10 ;
  wire \cal_tmp[9]_carry__1_n_11 ;
  wire \cal_tmp[9]_carry__1_n_12 ;
  wire \cal_tmp[9]_carry__1_n_13 ;
  wire \cal_tmp[9]_carry__1_n_14 ;
  wire \cal_tmp[9]_carry__1_n_7 ;
  wire \cal_tmp[9]_carry__1_n_8 ;
  wire \cal_tmp[9]_carry__1_n_9 ;
  wire \cal_tmp[9]_carry__2_i_1_n_7 ;
  wire \cal_tmp[9]_carry__2_i_2_n_7 ;
  wire \cal_tmp[9]_carry__2_i_3_n_7 ;
  wire \cal_tmp[9]_carry__2_i_4_n_7 ;
  wire \cal_tmp[9]_carry__2_n_10 ;
  wire \cal_tmp[9]_carry__2_n_11 ;
  wire \cal_tmp[9]_carry__2_n_12 ;
  wire \cal_tmp[9]_carry__2_n_13 ;
  wire \cal_tmp[9]_carry__2_n_14 ;
  wire \cal_tmp[9]_carry__2_n_7 ;
  wire \cal_tmp[9]_carry__2_n_8 ;
  wire \cal_tmp[9]_carry__2_n_9 ;
  wire \cal_tmp[9]_carry__3_i_1_n_7 ;
  wire \cal_tmp[9]_carry__3_i_2_n_7 ;
  wire \cal_tmp[9]_carry__3_i_3_n_7 ;
  wire \cal_tmp[9]_carry__3_i_4_n_7 ;
  wire \cal_tmp[9]_carry__3_n_10 ;
  wire \cal_tmp[9]_carry__3_n_11 ;
  wire \cal_tmp[9]_carry__3_n_12 ;
  wire \cal_tmp[9]_carry__3_n_13 ;
  wire \cal_tmp[9]_carry__3_n_14 ;
  wire \cal_tmp[9]_carry__3_n_7 ;
  wire \cal_tmp[9]_carry__3_n_8 ;
  wire \cal_tmp[9]_carry__3_n_9 ;
  wire \cal_tmp[9]_carry__4_i_1_n_7 ;
  wire \cal_tmp[9]_carry__4_i_2_n_7 ;
  wire \cal_tmp[9]_carry__4_i_3_n_7 ;
  wire \cal_tmp[9]_carry__4_i_4_n_7 ;
  wire \cal_tmp[9]_carry__4_n_10 ;
  wire \cal_tmp[9]_carry__4_n_11 ;
  wire \cal_tmp[9]_carry__4_n_12 ;
  wire \cal_tmp[9]_carry__4_n_13 ;
  wire \cal_tmp[9]_carry__4_n_14 ;
  wire \cal_tmp[9]_carry__4_n_7 ;
  wire \cal_tmp[9]_carry__4_n_8 ;
  wire \cal_tmp[9]_carry__4_n_9 ;
  wire \cal_tmp[9]_carry__5_i_1_n_7 ;
  wire \cal_tmp[9]_carry__5_n_10 ;
  wire \cal_tmp[9]_carry__5_n_14 ;
  wire \cal_tmp[9]_carry_i_1_n_7 ;
  wire \cal_tmp[9]_carry_i_2_n_7 ;
  wire \cal_tmp[9]_carry_i_3_n_7 ;
  wire \cal_tmp[9]_carry_i_4_n_7 ;
  wire \cal_tmp[9]_carry_n_10 ;
  wire \cal_tmp[9]_carry_n_11 ;
  wire \cal_tmp[9]_carry_n_12 ;
  wire \cal_tmp[9]_carry_n_13 ;
  wire \cal_tmp[9]_carry_n_14 ;
  wire \cal_tmp[9]_carry_n_7 ;
  wire \cal_tmp[9]_carry_n_8 ;
  wire \cal_tmp[9]_carry_n_9 ;
  wire \dividend_tmp_reg[0][27]_srl2_n_7 ;
  wire \divisor_tmp_reg[0][0]_0 ;
  wire [15:0]\divisor_tmp_reg[0]_1 ;
  wire [14:0]divisor_u;
  wire [14:0]grp_fu_611_p0;
  wire \loop[0].dividend_tmp_reg[1][27]_srl3_n_7 ;
  wire \loop[0].dividend_tmp_reg[1][28]__0_n_7 ;
  wire [15:0]\loop[0].divisor_tmp_reg[1]_2 ;
  wire \loop[0].remd_tmp[1][15]_i_1_n_7 ;
  wire \loop[0].remd_tmp_reg[1][15]_i_2_n_10 ;
  wire [15:0]\loop[0].remd_tmp_reg[1]_3 ;
  wire \loop[10].dividend_tmp_reg[11][27]_srl13_n_7 ;
  wire \loop[10].dividend_tmp_reg[11][28]__0_n_7 ;
  wire [15:0]\loop[10].divisor_tmp_reg[11]_22 ;
  wire \loop[10].remd_tmp[11][0]_i_1_n_7 ;
  wire \loop[10].remd_tmp[11][10]_i_1_n_7 ;
  wire \loop[10].remd_tmp[11][11]_i_1_n_7 ;
  wire \loop[10].remd_tmp[11][12]_i_1_n_7 ;
  wire \loop[10].remd_tmp[11][13]_i_1_n_7 ;
  wire \loop[10].remd_tmp[11][14]_i_1_n_7 ;
  wire \loop[10].remd_tmp[11][15]_i_1_n_7 ;
  wire \loop[10].remd_tmp[11][16]_i_1_n_7 ;
  wire \loop[10].remd_tmp[11][17]_i_1_n_7 ;
  wire \loop[10].remd_tmp[11][18]_i_1_n_7 ;
  wire \loop[10].remd_tmp[11][19]_i_1_n_7 ;
  wire \loop[10].remd_tmp[11][1]_i_1_n_7 ;
  wire \loop[10].remd_tmp[11][20]_i_1_n_7 ;
  wire \loop[10].remd_tmp[11][21]_i_1_n_7 ;
  wire \loop[10].remd_tmp[11][22]_i_1_n_7 ;
  wire \loop[10].remd_tmp[11][23]_i_1_n_7 ;
  wire \loop[10].remd_tmp[11][24]_i_1_n_7 ;
  wire \loop[10].remd_tmp[11][25]_i_1_n_7 ;
  wire \loop[10].remd_tmp[11][2]_i_1_n_7 ;
  wire \loop[10].remd_tmp[11][3]_i_1_n_7 ;
  wire \loop[10].remd_tmp[11][4]_i_1_n_7 ;
  wire \loop[10].remd_tmp[11][5]_i_1_n_7 ;
  wire \loop[10].remd_tmp[11][6]_i_1_n_7 ;
  wire \loop[10].remd_tmp[11][7]_i_1_n_7 ;
  wire \loop[10].remd_tmp[11][8]_i_1_n_7 ;
  wire \loop[10].remd_tmp[11][9]_i_1_n_7 ;
  wire [25:0]\loop[10].remd_tmp_reg[11]_23 ;
  wire \loop[11].dividend_tmp_reg[12][27]_srl14_n_7 ;
  wire \loop[11].dividend_tmp_reg[12][28]__0_n_7 ;
  wire [15:0]\loop[11].divisor_tmp_reg[12]_24 ;
  wire \loop[11].remd_tmp[12][0]_i_1_n_7 ;
  wire \loop[11].remd_tmp[12][10]_i_1_n_7 ;
  wire \loop[11].remd_tmp[12][11]_i_1_n_7 ;
  wire \loop[11].remd_tmp[12][12]_i_1_n_7 ;
  wire \loop[11].remd_tmp[12][13]_i_1_n_7 ;
  wire \loop[11].remd_tmp[12][14]_i_1_n_7 ;
  wire \loop[11].remd_tmp[12][15]_i_1_n_7 ;
  wire \loop[11].remd_tmp[12][16]_i_1_n_7 ;
  wire \loop[11].remd_tmp[12][17]_i_1_n_7 ;
  wire \loop[11].remd_tmp[12][18]_i_1_n_7 ;
  wire \loop[11].remd_tmp[12][19]_i_1_n_7 ;
  wire \loop[11].remd_tmp[12][1]_i_1_n_7 ;
  wire \loop[11].remd_tmp[12][20]_i_1_n_7 ;
  wire \loop[11].remd_tmp[12][21]_i_1_n_7 ;
  wire \loop[11].remd_tmp[12][22]_i_1_n_7 ;
  wire \loop[11].remd_tmp[12][23]_i_1_n_7 ;
  wire \loop[11].remd_tmp[12][24]_i_1_n_7 ;
  wire \loop[11].remd_tmp[12][25]_i_1_n_7 ;
  wire \loop[11].remd_tmp[12][26]_i_1_n_7 ;
  wire \loop[11].remd_tmp[12][2]_i_1_n_7 ;
  wire \loop[11].remd_tmp[12][3]_i_1_n_7 ;
  wire \loop[11].remd_tmp[12][4]_i_1_n_7 ;
  wire \loop[11].remd_tmp[12][5]_i_1_n_7 ;
  wire \loop[11].remd_tmp[12][6]_i_1_n_7 ;
  wire \loop[11].remd_tmp[12][7]_i_1_n_7 ;
  wire \loop[11].remd_tmp[12][8]_i_1_n_7 ;
  wire \loop[11].remd_tmp[12][9]_i_1_n_7 ;
  wire [26:0]\loop[11].remd_tmp_reg[12]_25 ;
  wire \loop[12].dividend_tmp_reg[13][27]_srl15_n_7 ;
  wire \loop[12].dividend_tmp_reg[13][28]__0_n_7 ;
  wire [15:0]\loop[12].divisor_tmp_reg[13]_26 ;
  wire \loop[12].remd_tmp[13][0]_i_1_n_7 ;
  wire \loop[12].remd_tmp[13][10]_i_1_n_7 ;
  wire \loop[12].remd_tmp[13][11]_i_1_n_7 ;
  wire \loop[12].remd_tmp[13][12]_i_1_n_7 ;
  wire \loop[12].remd_tmp[13][13]_i_1_n_7 ;
  wire \loop[12].remd_tmp[13][14]_i_1_n_7 ;
  wire \loop[12].remd_tmp[13][15]_i_1_n_7 ;
  wire \loop[12].remd_tmp[13][16]_i_1_n_7 ;
  wire \loop[12].remd_tmp[13][17]_i_1_n_7 ;
  wire \loop[12].remd_tmp[13][18]_i_1_n_7 ;
  wire \loop[12].remd_tmp[13][19]_i_1_n_7 ;
  wire \loop[12].remd_tmp[13][1]_i_1_n_7 ;
  wire \loop[12].remd_tmp[13][20]_i_1_n_7 ;
  wire \loop[12].remd_tmp[13][21]_i_1_n_7 ;
  wire \loop[12].remd_tmp[13][22]_i_1_n_7 ;
  wire \loop[12].remd_tmp[13][23]_i_1_n_7 ;
  wire \loop[12].remd_tmp[13][24]_i_1_n_7 ;
  wire \loop[12].remd_tmp[13][25]_i_1_n_7 ;
  wire \loop[12].remd_tmp[13][26]_i_1_n_7 ;
  wire \loop[12].remd_tmp[13][27]_i_1_n_7 ;
  wire \loop[12].remd_tmp[13][2]_i_1_n_7 ;
  wire \loop[12].remd_tmp[13][3]_i_1_n_7 ;
  wire \loop[12].remd_tmp[13][4]_i_1_n_7 ;
  wire \loop[12].remd_tmp[13][5]_i_1_n_7 ;
  wire \loop[12].remd_tmp[13][6]_i_1_n_7 ;
  wire \loop[12].remd_tmp[13][7]_i_1_n_7 ;
  wire \loop[12].remd_tmp[13][8]_i_1_n_7 ;
  wire \loop[12].remd_tmp[13][9]_i_1_n_7 ;
  wire [27:0]\loop[12].remd_tmp_reg[13]_27 ;
  wire \loop[13].dividend_tmp_reg[14][0]__0_n_7 ;
  wire \loop[13].dividend_tmp_reg[14][27]_srl16_n_7 ;
  wire \loop[13].dividend_tmp_reg[14][28]__0_n_7 ;
  wire [15:0]\loop[13].divisor_tmp_reg[14]_28 ;
  wire \loop[13].remd_tmp[14][0]_i_1_n_7 ;
  wire \loop[13].remd_tmp[14][10]_i_1_n_7 ;
  wire \loop[13].remd_tmp[14][11]_i_1_n_7 ;
  wire \loop[13].remd_tmp[14][12]_i_1_n_7 ;
  wire \loop[13].remd_tmp[14][13]_i_1_n_7 ;
  wire \loop[13].remd_tmp[14][14]_i_1_n_7 ;
  wire \loop[13].remd_tmp[14][15]_i_1_n_7 ;
  wire \loop[13].remd_tmp[14][16]_i_1_n_7 ;
  wire \loop[13].remd_tmp[14][17]_i_1_n_7 ;
  wire \loop[13].remd_tmp[14][18]_i_1_n_7 ;
  wire \loop[13].remd_tmp[14][19]_i_1_n_7 ;
  wire \loop[13].remd_tmp[14][1]_i_1_n_7 ;
  wire \loop[13].remd_tmp[14][20]_i_1_n_7 ;
  wire \loop[13].remd_tmp[14][21]_i_1_n_7 ;
  wire \loop[13].remd_tmp[14][22]_i_1_n_7 ;
  wire \loop[13].remd_tmp[14][23]_i_1_n_7 ;
  wire \loop[13].remd_tmp[14][24]_i_1_n_7 ;
  wire \loop[13].remd_tmp[14][25]_i_1_n_7 ;
  wire \loop[13].remd_tmp[14][26]_i_1_n_7 ;
  wire \loop[13].remd_tmp[14][27]_i_1_n_7 ;
  wire \loop[13].remd_tmp[14][2]_i_1_n_7 ;
  wire \loop[13].remd_tmp[14][3]_i_1_n_7 ;
  wire \loop[13].remd_tmp[14][4]_i_1_n_7 ;
  wire \loop[13].remd_tmp[14][5]_i_1_n_7 ;
  wire \loop[13].remd_tmp[14][6]_i_1_n_7 ;
  wire \loop[13].remd_tmp[14][7]_i_1_n_7 ;
  wire \loop[13].remd_tmp[14][8]_i_1_n_7 ;
  wire \loop[13].remd_tmp[14][9]_i_1_n_7 ;
  wire [27:0]\loop[13].remd_tmp_reg[14]_29 ;
  wire \loop[14].dividend_tmp_reg[15][0]__0_n_7 ;
  wire \loop[14].dividend_tmp_reg[15][28]__0_n_7 ;
  wire [15:0]\loop[14].divisor_tmp_reg[15]_30 ;
  wire \loop[14].remd_tmp[15][0]_i_1_n_7 ;
  wire \loop[14].remd_tmp[15][10]_i_1_n_7 ;
  wire \loop[14].remd_tmp[15][11]_i_1_n_7 ;
  wire \loop[14].remd_tmp[15][12]_i_1_n_7 ;
  wire \loop[14].remd_tmp[15][13]_i_1_n_7 ;
  wire \loop[14].remd_tmp[15][14]_i_1_n_7 ;
  wire \loop[14].remd_tmp[15][15]_i_1_n_7 ;
  wire \loop[14].remd_tmp[15][16]_i_1_n_7 ;
  wire \loop[14].remd_tmp[15][17]_i_1_n_7 ;
  wire \loop[14].remd_tmp[15][18]_i_1_n_7 ;
  wire \loop[14].remd_tmp[15][19]_i_1_n_7 ;
  wire \loop[14].remd_tmp[15][1]_i_1_n_7 ;
  wire \loop[14].remd_tmp[15][20]_i_1_n_7 ;
  wire \loop[14].remd_tmp[15][21]_i_1_n_7 ;
  wire \loop[14].remd_tmp[15][22]_i_1_n_7 ;
  wire \loop[14].remd_tmp[15][23]_i_1_n_7 ;
  wire \loop[14].remd_tmp[15][24]_i_1_n_7 ;
  wire \loop[14].remd_tmp[15][25]_i_1_n_7 ;
  wire \loop[14].remd_tmp[15][26]_i_1_n_7 ;
  wire \loop[14].remd_tmp[15][27]_i_1_n_7 ;
  wire \loop[14].remd_tmp[15][2]_i_1_n_7 ;
  wire \loop[14].remd_tmp[15][3]_i_1_n_7 ;
  wire \loop[14].remd_tmp[15][4]_i_1_n_7 ;
  wire \loop[14].remd_tmp[15][5]_i_1_n_7 ;
  wire \loop[14].remd_tmp[15][6]_i_1_n_7 ;
  wire \loop[14].remd_tmp[15][7]_i_1_n_7 ;
  wire \loop[14].remd_tmp[15][8]_i_1_n_7 ;
  wire \loop[14].remd_tmp[15][9]_i_1_n_7 ;
  wire [27:0]\loop[14].remd_tmp_reg[15]_31 ;
  wire \loop[15].dividend_tmp_reg[16][0]__0_n_7 ;
  wire [15:0]\loop[15].divisor_tmp_reg[16]_32 ;
  wire \loop[15].remd_tmp[16][0]_i_1_n_7 ;
  wire \loop[15].remd_tmp[16][10]_i_1_n_7 ;
  wire \loop[15].remd_tmp[16][11]_i_1_n_7 ;
  wire \loop[15].remd_tmp[16][12]_i_1_n_7 ;
  wire \loop[15].remd_tmp[16][13]_i_1_n_7 ;
  wire \loop[15].remd_tmp[16][14]_i_1_n_7 ;
  wire \loop[15].remd_tmp[16][15]_i_1_n_7 ;
  wire \loop[15].remd_tmp[16][16]_i_1_n_7 ;
  wire \loop[15].remd_tmp[16][17]_i_1_n_7 ;
  wire \loop[15].remd_tmp[16][18]_i_1_n_7 ;
  wire \loop[15].remd_tmp[16][19]_i_1_n_7 ;
  wire \loop[15].remd_tmp[16][1]_i_1_n_7 ;
  wire \loop[15].remd_tmp[16][20]_i_1_n_7 ;
  wire \loop[15].remd_tmp[16][21]_i_1_n_7 ;
  wire \loop[15].remd_tmp[16][22]_i_1_n_7 ;
  wire \loop[15].remd_tmp[16][23]_i_1_n_7 ;
  wire \loop[15].remd_tmp[16][24]_i_1_n_7 ;
  wire \loop[15].remd_tmp[16][25]_i_1_n_7 ;
  wire \loop[15].remd_tmp[16][26]_i_1_n_7 ;
  wire \loop[15].remd_tmp[16][27]_i_1_n_7 ;
  wire \loop[15].remd_tmp[16][2]_i_1_n_7 ;
  wire \loop[15].remd_tmp[16][3]_i_1_n_7 ;
  wire \loop[15].remd_tmp[16][4]_i_1_n_7 ;
  wire \loop[15].remd_tmp[16][5]_i_1_n_7 ;
  wire \loop[15].remd_tmp[16][6]_i_1_n_7 ;
  wire \loop[15].remd_tmp[16][7]_i_1_n_7 ;
  wire \loop[15].remd_tmp[16][8]_i_1_n_7 ;
  wire \loop[15].remd_tmp[16][9]_i_1_n_7 ;
  wire [27:0]\loop[15].remd_tmp_reg[16]_33 ;
  wire [15:0]\loop[16].divisor_tmp_reg[17]_34 ;
  wire \loop[16].remd_tmp[17][0]_i_1_n_7 ;
  wire \loop[16].remd_tmp[17][10]_i_1_n_7 ;
  wire \loop[16].remd_tmp[17][11]_i_1_n_7 ;
  wire \loop[16].remd_tmp[17][12]_i_1_n_7 ;
  wire \loop[16].remd_tmp[17][13]_i_1_n_7 ;
  wire \loop[16].remd_tmp[17][14]_i_1_n_7 ;
  wire \loop[16].remd_tmp[17][15]_i_1_n_7 ;
  wire \loop[16].remd_tmp[17][16]_i_1_n_7 ;
  wire \loop[16].remd_tmp[17][17]_i_1_n_7 ;
  wire \loop[16].remd_tmp[17][18]_i_1_n_7 ;
  wire \loop[16].remd_tmp[17][19]_i_1_n_7 ;
  wire \loop[16].remd_tmp[17][1]_i_1_n_7 ;
  wire \loop[16].remd_tmp[17][20]_i_1_n_7 ;
  wire \loop[16].remd_tmp[17][21]_i_1_n_7 ;
  wire \loop[16].remd_tmp[17][22]_i_1_n_7 ;
  wire \loop[16].remd_tmp[17][23]_i_1_n_7 ;
  wire \loop[16].remd_tmp[17][24]_i_1_n_7 ;
  wire \loop[16].remd_tmp[17][25]_i_1_n_7 ;
  wire \loop[16].remd_tmp[17][26]_i_1_n_7 ;
  wire \loop[16].remd_tmp[17][27]_i_1_n_7 ;
  wire \loop[16].remd_tmp[17][2]_i_1_n_7 ;
  wire \loop[16].remd_tmp[17][3]_i_1_n_7 ;
  wire \loop[16].remd_tmp[17][4]_i_1_n_7 ;
  wire \loop[16].remd_tmp[17][5]_i_1_n_7 ;
  wire \loop[16].remd_tmp[17][6]_i_1_n_7 ;
  wire \loop[16].remd_tmp[17][7]_i_1_n_7 ;
  wire \loop[16].remd_tmp[17][8]_i_1_n_7 ;
  wire \loop[16].remd_tmp[17][9]_i_1_n_7 ;
  wire [27:0]\loop[16].remd_tmp_reg[17]_35 ;
  wire [15:0]\loop[17].divisor_tmp_reg[18]_36 ;
  wire \loop[17].remd_tmp[18][0]_i_1_n_7 ;
  wire \loop[17].remd_tmp[18][10]_i_1_n_7 ;
  wire \loop[17].remd_tmp[18][11]_i_1_n_7 ;
  wire \loop[17].remd_tmp[18][12]_i_1_n_7 ;
  wire \loop[17].remd_tmp[18][13]_i_1_n_7 ;
  wire \loop[17].remd_tmp[18][14]_i_1_n_7 ;
  wire \loop[17].remd_tmp[18][15]_i_1_n_7 ;
  wire \loop[17].remd_tmp[18][16]_i_1_n_7 ;
  wire \loop[17].remd_tmp[18][17]_i_1_n_7 ;
  wire \loop[17].remd_tmp[18][18]_i_1_n_7 ;
  wire \loop[17].remd_tmp[18][19]_i_1_n_7 ;
  wire \loop[17].remd_tmp[18][1]_i_1_n_7 ;
  wire \loop[17].remd_tmp[18][20]_i_1_n_7 ;
  wire \loop[17].remd_tmp[18][21]_i_1_n_7 ;
  wire \loop[17].remd_tmp[18][22]_i_1_n_7 ;
  wire \loop[17].remd_tmp[18][23]_i_1_n_7 ;
  wire \loop[17].remd_tmp[18][24]_i_1_n_7 ;
  wire \loop[17].remd_tmp[18][25]_i_1_n_7 ;
  wire \loop[17].remd_tmp[18][26]_i_1_n_7 ;
  wire \loop[17].remd_tmp[18][27]_i_1_n_7 ;
  wire \loop[17].remd_tmp[18][2]_i_1_n_7 ;
  wire \loop[17].remd_tmp[18][3]_i_1_n_7 ;
  wire \loop[17].remd_tmp[18][4]_i_1_n_7 ;
  wire \loop[17].remd_tmp[18][5]_i_1_n_7 ;
  wire \loop[17].remd_tmp[18][6]_i_1_n_7 ;
  wire \loop[17].remd_tmp[18][7]_i_1_n_7 ;
  wire \loop[17].remd_tmp[18][8]_i_1_n_7 ;
  wire \loop[17].remd_tmp[18][9]_i_1_n_7 ;
  wire [27:0]\loop[17].remd_tmp_reg[18]_37 ;
  wire [15:0]\loop[18].divisor_tmp_reg[19]_38 ;
  wire \loop[18].remd_tmp[19][0]_i_1_n_7 ;
  wire \loop[18].remd_tmp[19][10]_i_1_n_7 ;
  wire \loop[18].remd_tmp[19][11]_i_1_n_7 ;
  wire \loop[18].remd_tmp[19][12]_i_1_n_7 ;
  wire \loop[18].remd_tmp[19][13]_i_1_n_7 ;
  wire \loop[18].remd_tmp[19][14]_i_1_n_7 ;
  wire \loop[18].remd_tmp[19][15]_i_1_n_7 ;
  wire \loop[18].remd_tmp[19][16]_i_1_n_7 ;
  wire \loop[18].remd_tmp[19][17]_i_1_n_7 ;
  wire \loop[18].remd_tmp[19][18]_i_1_n_7 ;
  wire \loop[18].remd_tmp[19][19]_i_1_n_7 ;
  wire \loop[18].remd_tmp[19][1]_i_1_n_7 ;
  wire \loop[18].remd_tmp[19][20]_i_1_n_7 ;
  wire \loop[18].remd_tmp[19][21]_i_1_n_7 ;
  wire \loop[18].remd_tmp[19][22]_i_1_n_7 ;
  wire \loop[18].remd_tmp[19][23]_i_1_n_7 ;
  wire \loop[18].remd_tmp[19][24]_i_1_n_7 ;
  wire \loop[18].remd_tmp[19][25]_i_1_n_7 ;
  wire \loop[18].remd_tmp[19][26]_i_1_n_7 ;
  wire \loop[18].remd_tmp[19][27]_i_1_n_7 ;
  wire \loop[18].remd_tmp[19][2]_i_1_n_7 ;
  wire \loop[18].remd_tmp[19][3]_i_1_n_7 ;
  wire \loop[18].remd_tmp[19][4]_i_1_n_7 ;
  wire \loop[18].remd_tmp[19][5]_i_1_n_7 ;
  wire \loop[18].remd_tmp[19][6]_i_1_n_7 ;
  wire \loop[18].remd_tmp[19][7]_i_1_n_7 ;
  wire \loop[18].remd_tmp[19][8]_i_1_n_7 ;
  wire \loop[18].remd_tmp[19][9]_i_1_n_7 ;
  wire [27:0]\loop[18].remd_tmp_reg[19]_39 ;
  wire [15:0]\loop[19].divisor_tmp_reg[20]_40 ;
  wire \loop[19].remd_tmp[20][0]_i_1_n_7 ;
  wire \loop[19].remd_tmp[20][10]_i_1_n_7 ;
  wire \loop[19].remd_tmp[20][11]_i_1_n_7 ;
  wire \loop[19].remd_tmp[20][12]_i_1_n_7 ;
  wire \loop[19].remd_tmp[20][13]_i_1_n_7 ;
  wire \loop[19].remd_tmp[20][14]_i_1_n_7 ;
  wire \loop[19].remd_tmp[20][15]_i_1_n_7 ;
  wire \loop[19].remd_tmp[20][16]_i_1_n_7 ;
  wire \loop[19].remd_tmp[20][17]_i_1_n_7 ;
  wire \loop[19].remd_tmp[20][18]_i_1_n_7 ;
  wire \loop[19].remd_tmp[20][19]_i_1_n_7 ;
  wire \loop[19].remd_tmp[20][1]_i_1_n_7 ;
  wire \loop[19].remd_tmp[20][20]_i_1_n_7 ;
  wire \loop[19].remd_tmp[20][21]_i_1_n_7 ;
  wire \loop[19].remd_tmp[20][22]_i_1_n_7 ;
  wire \loop[19].remd_tmp[20][23]_i_1_n_7 ;
  wire \loop[19].remd_tmp[20][24]_i_1_n_7 ;
  wire \loop[19].remd_tmp[20][25]_i_1_n_7 ;
  wire \loop[19].remd_tmp[20][26]_i_1_n_7 ;
  wire \loop[19].remd_tmp[20][27]_i_1_n_7 ;
  wire \loop[19].remd_tmp[20][2]_i_1_n_7 ;
  wire \loop[19].remd_tmp[20][3]_i_1_n_7 ;
  wire \loop[19].remd_tmp[20][4]_i_1_n_7 ;
  wire \loop[19].remd_tmp[20][5]_i_1_n_7 ;
  wire \loop[19].remd_tmp[20][6]_i_1_n_7 ;
  wire \loop[19].remd_tmp[20][7]_i_1_n_7 ;
  wire \loop[19].remd_tmp[20][8]_i_1_n_7 ;
  wire \loop[19].remd_tmp[20][9]_i_1_n_7 ;
  wire [27:0]\loop[19].remd_tmp_reg[20]_41 ;
  wire \loop[1].dividend_tmp_reg[2][27]_srl4_n_7 ;
  wire \loop[1].dividend_tmp_reg[2][28]__0_n_7 ;
  wire [15:0]\loop[1].divisor_tmp_reg[2]_4 ;
  wire \loop[1].remd_tmp[2][0]_i_1_n_7 ;
  wire \loop[1].remd_tmp[2][10]_i_1_n_7 ;
  wire \loop[1].remd_tmp[2][11]_i_1_n_7 ;
  wire \loop[1].remd_tmp[2][12]_i_1_n_7 ;
  wire \loop[1].remd_tmp[2][13]_i_1_n_7 ;
  wire \loop[1].remd_tmp[2][14]_i_1_n_7 ;
  wire \loop[1].remd_tmp[2][15]_i_1_n_7 ;
  wire \loop[1].remd_tmp[2][16]_i_1_n_7 ;
  wire \loop[1].remd_tmp[2][1]_i_1_n_7 ;
  wire \loop[1].remd_tmp[2][2]_i_1_n_7 ;
  wire \loop[1].remd_tmp[2][3]_i_1_n_7 ;
  wire \loop[1].remd_tmp[2][4]_i_1_n_7 ;
  wire \loop[1].remd_tmp[2][5]_i_1_n_7 ;
  wire \loop[1].remd_tmp[2][6]_i_1_n_7 ;
  wire \loop[1].remd_tmp[2][7]_i_1_n_7 ;
  wire \loop[1].remd_tmp[2][8]_i_1_n_7 ;
  wire \loop[1].remd_tmp[2][9]_i_1_n_7 ;
  wire [16:0]\loop[1].remd_tmp_reg[2]_5 ;
  wire [15:0]\loop[20].divisor_tmp_reg[21]_42 ;
  wire \loop[20].remd_tmp[21][0]_i_1_n_7 ;
  wire \loop[20].remd_tmp[21][10]_i_1_n_7 ;
  wire \loop[20].remd_tmp[21][11]_i_1_n_7 ;
  wire \loop[20].remd_tmp[21][12]_i_1_n_7 ;
  wire \loop[20].remd_tmp[21][13]_i_1_n_7 ;
  wire \loop[20].remd_tmp[21][14]_i_1_n_7 ;
  wire \loop[20].remd_tmp[21][15]_i_1_n_7 ;
  wire \loop[20].remd_tmp[21][16]_i_1_n_7 ;
  wire \loop[20].remd_tmp[21][17]_i_1_n_7 ;
  wire \loop[20].remd_tmp[21][18]_i_1_n_7 ;
  wire \loop[20].remd_tmp[21][19]_i_1_n_7 ;
  wire \loop[20].remd_tmp[21][1]_i_1_n_7 ;
  wire \loop[20].remd_tmp[21][20]_i_1_n_7 ;
  wire \loop[20].remd_tmp[21][21]_i_1_n_7 ;
  wire \loop[20].remd_tmp[21][22]_i_1_n_7 ;
  wire \loop[20].remd_tmp[21][23]_i_1_n_7 ;
  wire \loop[20].remd_tmp[21][24]_i_1_n_7 ;
  wire \loop[20].remd_tmp[21][25]_i_1_n_7 ;
  wire \loop[20].remd_tmp[21][26]_i_1_n_7 ;
  wire \loop[20].remd_tmp[21][27]_i_1_n_7 ;
  wire \loop[20].remd_tmp[21][2]_i_1_n_7 ;
  wire \loop[20].remd_tmp[21][3]_i_1_n_7 ;
  wire \loop[20].remd_tmp[21][4]_i_1_n_7 ;
  wire \loop[20].remd_tmp[21][5]_i_1_n_7 ;
  wire \loop[20].remd_tmp[21][6]_i_1_n_7 ;
  wire \loop[20].remd_tmp[21][7]_i_1_n_7 ;
  wire \loop[20].remd_tmp[21][8]_i_1_n_7 ;
  wire \loop[20].remd_tmp[21][9]_i_1_n_7 ;
  wire [27:0]\loop[20].remd_tmp_reg[21]_43 ;
  wire [15:0]\loop[21].divisor_tmp_reg[22]_44 ;
  wire \loop[21].remd_tmp[22][0]_i_1_n_7 ;
  wire \loop[21].remd_tmp[22][10]_i_1_n_7 ;
  wire \loop[21].remd_tmp[22][11]_i_1_n_7 ;
  wire \loop[21].remd_tmp[22][12]_i_1_n_7 ;
  wire \loop[21].remd_tmp[22][13]_i_1_n_7 ;
  wire \loop[21].remd_tmp[22][14]_i_1_n_7 ;
  wire \loop[21].remd_tmp[22][15]_i_1_n_7 ;
  wire \loop[21].remd_tmp[22][16]_i_1_n_7 ;
  wire \loop[21].remd_tmp[22][17]_i_1_n_7 ;
  wire \loop[21].remd_tmp[22][18]_i_1_n_7 ;
  wire \loop[21].remd_tmp[22][19]_i_1_n_7 ;
  wire \loop[21].remd_tmp[22][1]_i_1_n_7 ;
  wire \loop[21].remd_tmp[22][20]_i_1_n_7 ;
  wire \loop[21].remd_tmp[22][21]_i_1_n_7 ;
  wire \loop[21].remd_tmp[22][22]_i_1_n_7 ;
  wire \loop[21].remd_tmp[22][23]_i_1_n_7 ;
  wire \loop[21].remd_tmp[22][24]_i_1_n_7 ;
  wire \loop[21].remd_tmp[22][25]_i_1_n_7 ;
  wire \loop[21].remd_tmp[22][26]_i_1_n_7 ;
  wire \loop[21].remd_tmp[22][27]_i_1_n_7 ;
  wire \loop[21].remd_tmp[22][2]_i_1_n_7 ;
  wire \loop[21].remd_tmp[22][3]_i_1_n_7 ;
  wire \loop[21].remd_tmp[22][4]_i_1_n_7 ;
  wire \loop[21].remd_tmp[22][5]_i_1_n_7 ;
  wire \loop[21].remd_tmp[22][6]_i_1_n_7 ;
  wire \loop[21].remd_tmp[22][7]_i_1_n_7 ;
  wire \loop[21].remd_tmp[22][8]_i_1_n_7 ;
  wire \loop[21].remd_tmp[22][9]_i_1_n_7 ;
  wire [27:0]\loop[21].remd_tmp_reg[22]_45 ;
  wire [15:0]\loop[22].divisor_tmp_reg[23]_46 ;
  wire \loop[22].remd_tmp[23][0]_i_1_n_7 ;
  wire \loop[22].remd_tmp[23][10]_i_1_n_7 ;
  wire \loop[22].remd_tmp[23][11]_i_1_n_7 ;
  wire \loop[22].remd_tmp[23][12]_i_1_n_7 ;
  wire \loop[22].remd_tmp[23][13]_i_1_n_7 ;
  wire \loop[22].remd_tmp[23][14]_i_1_n_7 ;
  wire \loop[22].remd_tmp[23][15]_i_1_n_7 ;
  wire \loop[22].remd_tmp[23][16]_i_1_n_7 ;
  wire \loop[22].remd_tmp[23][17]_i_1_n_7 ;
  wire \loop[22].remd_tmp[23][18]_i_1_n_7 ;
  wire \loop[22].remd_tmp[23][19]_i_1_n_7 ;
  wire \loop[22].remd_tmp[23][1]_i_1_n_7 ;
  wire \loop[22].remd_tmp[23][20]_i_1_n_7 ;
  wire \loop[22].remd_tmp[23][21]_i_1_n_7 ;
  wire \loop[22].remd_tmp[23][22]_i_1_n_7 ;
  wire \loop[22].remd_tmp[23][23]_i_1_n_7 ;
  wire \loop[22].remd_tmp[23][24]_i_1_n_7 ;
  wire \loop[22].remd_tmp[23][25]_i_1_n_7 ;
  wire \loop[22].remd_tmp[23][26]_i_1_n_7 ;
  wire \loop[22].remd_tmp[23][27]_i_1_n_7 ;
  wire \loop[22].remd_tmp[23][2]_i_1_n_7 ;
  wire \loop[22].remd_tmp[23][3]_i_1_n_7 ;
  wire \loop[22].remd_tmp[23][4]_i_1_n_7 ;
  wire \loop[22].remd_tmp[23][5]_i_1_n_7 ;
  wire \loop[22].remd_tmp[23][6]_i_1_n_7 ;
  wire \loop[22].remd_tmp[23][7]_i_1_n_7 ;
  wire \loop[22].remd_tmp[23][8]_i_1_n_7 ;
  wire \loop[22].remd_tmp[23][9]_i_1_n_7 ;
  wire [27:0]\loop[22].remd_tmp_reg[23]_47 ;
  wire [15:0]\loop[23].divisor_tmp_reg[24]_48 ;
  wire \loop[23].remd_tmp[24][0]_i_1_n_7 ;
  wire \loop[23].remd_tmp[24][10]_i_1_n_7 ;
  wire \loop[23].remd_tmp[24][11]_i_1_n_7 ;
  wire \loop[23].remd_tmp[24][12]_i_1_n_7 ;
  wire \loop[23].remd_tmp[24][13]_i_1_n_7 ;
  wire \loop[23].remd_tmp[24][14]_i_1_n_7 ;
  wire \loop[23].remd_tmp[24][15]_i_1_n_7 ;
  wire \loop[23].remd_tmp[24][16]_i_1_n_7 ;
  wire \loop[23].remd_tmp[24][17]_i_1_n_7 ;
  wire \loop[23].remd_tmp[24][18]_i_1_n_7 ;
  wire \loop[23].remd_tmp[24][19]_i_1_n_7 ;
  wire \loop[23].remd_tmp[24][1]_i_1_n_7 ;
  wire \loop[23].remd_tmp[24][20]_i_1_n_7 ;
  wire \loop[23].remd_tmp[24][21]_i_1_n_7 ;
  wire \loop[23].remd_tmp[24][22]_i_1_n_7 ;
  wire \loop[23].remd_tmp[24][23]_i_1_n_7 ;
  wire \loop[23].remd_tmp[24][24]_i_1_n_7 ;
  wire \loop[23].remd_tmp[24][25]_i_1_n_7 ;
  wire \loop[23].remd_tmp[24][26]_i_1_n_7 ;
  wire \loop[23].remd_tmp[24][27]_i_1_n_7 ;
  wire \loop[23].remd_tmp[24][2]_i_1_n_7 ;
  wire \loop[23].remd_tmp[24][3]_i_1_n_7 ;
  wire \loop[23].remd_tmp[24][4]_i_1_n_7 ;
  wire \loop[23].remd_tmp[24][5]_i_1_n_7 ;
  wire \loop[23].remd_tmp[24][6]_i_1_n_7 ;
  wire \loop[23].remd_tmp[24][7]_i_1_n_7 ;
  wire \loop[23].remd_tmp[24][8]_i_1_n_7 ;
  wire \loop[23].remd_tmp[24][9]_i_1_n_7 ;
  wire [27:0]\loop[23].remd_tmp_reg[24]_49 ;
  wire [15:0]\loop[24].divisor_tmp_reg[25]_50 ;
  wire \loop[24].remd_tmp[25][0]_i_1_n_7 ;
  wire \loop[24].remd_tmp[25][10]_i_1_n_7 ;
  wire \loop[24].remd_tmp[25][11]_i_1_n_7 ;
  wire \loop[24].remd_tmp[25][12]_i_1_n_7 ;
  wire \loop[24].remd_tmp[25][13]_i_1_n_7 ;
  wire \loop[24].remd_tmp[25][14]_i_1_n_7 ;
  wire \loop[24].remd_tmp[25][15]_i_1_n_7 ;
  wire \loop[24].remd_tmp[25][16]_i_1_n_7 ;
  wire \loop[24].remd_tmp[25][17]_i_1_n_7 ;
  wire \loop[24].remd_tmp[25][18]_i_1_n_7 ;
  wire \loop[24].remd_tmp[25][19]_i_1_n_7 ;
  wire \loop[24].remd_tmp[25][1]_i_1_n_7 ;
  wire \loop[24].remd_tmp[25][20]_i_1_n_7 ;
  wire \loop[24].remd_tmp[25][21]_i_1_n_7 ;
  wire \loop[24].remd_tmp[25][22]_i_1_n_7 ;
  wire \loop[24].remd_tmp[25][23]_i_1_n_7 ;
  wire \loop[24].remd_tmp[25][24]_i_1_n_7 ;
  wire \loop[24].remd_tmp[25][25]_i_1_n_7 ;
  wire \loop[24].remd_tmp[25][26]_i_1_n_7 ;
  wire \loop[24].remd_tmp[25][27]_i_1_n_7 ;
  wire \loop[24].remd_tmp[25][2]_i_1_n_7 ;
  wire \loop[24].remd_tmp[25][3]_i_1_n_7 ;
  wire \loop[24].remd_tmp[25][4]_i_1_n_7 ;
  wire \loop[24].remd_tmp[25][5]_i_1_n_7 ;
  wire \loop[24].remd_tmp[25][6]_i_1_n_7 ;
  wire \loop[24].remd_tmp[25][7]_i_1_n_7 ;
  wire \loop[24].remd_tmp[25][8]_i_1_n_7 ;
  wire \loop[24].remd_tmp[25][9]_i_1_n_7 ;
  wire [27:0]\loop[24].remd_tmp_reg[25]_51 ;
  wire [15:0]\loop[25].divisor_tmp_reg[26]_52 ;
  wire \loop[25].remd_tmp[26][0]_i_1_n_7 ;
  wire \loop[25].remd_tmp[26][10]_i_1_n_7 ;
  wire \loop[25].remd_tmp[26][11]_i_1_n_7 ;
  wire \loop[25].remd_tmp[26][12]_i_1_n_7 ;
  wire \loop[25].remd_tmp[26][13]_i_1_n_7 ;
  wire \loop[25].remd_tmp[26][14]_i_1_n_7 ;
  wire \loop[25].remd_tmp[26][15]_i_1_n_7 ;
  wire \loop[25].remd_tmp[26][16]_i_1_n_7 ;
  wire \loop[25].remd_tmp[26][17]_i_1_n_7 ;
  wire \loop[25].remd_tmp[26][18]_i_1_n_7 ;
  wire \loop[25].remd_tmp[26][19]_i_1_n_7 ;
  wire \loop[25].remd_tmp[26][1]_i_1_n_7 ;
  wire \loop[25].remd_tmp[26][20]_i_1_n_7 ;
  wire \loop[25].remd_tmp[26][21]_i_1_n_7 ;
  wire \loop[25].remd_tmp[26][22]_i_1_n_7 ;
  wire \loop[25].remd_tmp[26][23]_i_1_n_7 ;
  wire \loop[25].remd_tmp[26][24]_i_1_n_7 ;
  wire \loop[25].remd_tmp[26][25]_i_1_n_7 ;
  wire \loop[25].remd_tmp[26][26]_i_1_n_7 ;
  wire \loop[25].remd_tmp[26][27]_i_1_n_7 ;
  wire \loop[25].remd_tmp[26][2]_i_1_n_7 ;
  wire \loop[25].remd_tmp[26][3]_i_1_n_7 ;
  wire \loop[25].remd_tmp[26][4]_i_1_n_7 ;
  wire \loop[25].remd_tmp[26][5]_i_1_n_7 ;
  wire \loop[25].remd_tmp[26][6]_i_1_n_7 ;
  wire \loop[25].remd_tmp[26][7]_i_1_n_7 ;
  wire \loop[25].remd_tmp[26][8]_i_1_n_7 ;
  wire \loop[25].remd_tmp[26][9]_i_1_n_7 ;
  wire [27:0]\loop[25].remd_tmp_reg[26]_53 ;
  wire [15:0]\loop[26].divisor_tmp_reg[27]_54 ;
  wire \loop[26].remd_tmp[27][0]_i_1_n_7 ;
  wire \loop[26].remd_tmp[27][10]_i_1_n_7 ;
  wire \loop[26].remd_tmp[27][11]_i_1_n_7 ;
  wire \loop[26].remd_tmp[27][12]_i_1_n_7 ;
  wire \loop[26].remd_tmp[27][13]_i_1_n_7 ;
  wire \loop[26].remd_tmp[27][14]_i_1_n_7 ;
  wire \loop[26].remd_tmp[27][15]_i_1_n_7 ;
  wire \loop[26].remd_tmp[27][16]_i_1_n_7 ;
  wire \loop[26].remd_tmp[27][17]_i_1_n_7 ;
  wire \loop[26].remd_tmp[27][18]_i_1_n_7 ;
  wire \loop[26].remd_tmp[27][19]_i_1_n_7 ;
  wire \loop[26].remd_tmp[27][1]_i_1_n_7 ;
  wire \loop[26].remd_tmp[27][20]_i_1_n_7 ;
  wire \loop[26].remd_tmp[27][21]_i_1_n_7 ;
  wire \loop[26].remd_tmp[27][22]_i_1_n_7 ;
  wire \loop[26].remd_tmp[27][23]_i_1_n_7 ;
  wire \loop[26].remd_tmp[27][24]_i_1_n_7 ;
  wire \loop[26].remd_tmp[27][25]_i_1_n_7 ;
  wire \loop[26].remd_tmp[27][26]_i_1_n_7 ;
  wire \loop[26].remd_tmp[27][27]_i_1_n_7 ;
  wire \loop[26].remd_tmp[27][2]_i_1_n_7 ;
  wire \loop[26].remd_tmp[27][3]_i_1_n_7 ;
  wire \loop[26].remd_tmp[27][4]_i_1_n_7 ;
  wire \loop[26].remd_tmp[27][5]_i_1_n_7 ;
  wire \loop[26].remd_tmp[27][6]_i_1_n_7 ;
  wire \loop[26].remd_tmp[27][7]_i_1_n_7 ;
  wire \loop[26].remd_tmp[27][8]_i_1_n_7 ;
  wire \loop[26].remd_tmp[27][9]_i_1_n_7 ;
  wire [27:0]\loop[26].remd_tmp_reg[27]_55 ;
  wire \loop[27].dividend_tmp_reg[28][10]_srl11_n_7 ;
  wire \loop[27].dividend_tmp_reg[28][11]_srl12_n_7 ;
  wire \loop[27].dividend_tmp_reg[28][12]_srl12_n_7 ;
  wire \loop[27].dividend_tmp_reg[28][13]_srl13_n_7 ;
  wire \loop[27].dividend_tmp_reg[28][14]_srl14_n_7 ;
  wire \loop[27].dividend_tmp_reg[28][1]_srl2_n_7 ;
  wire \loop[27].dividend_tmp_reg[28][2]_srl3_n_7 ;
  wire \loop[27].dividend_tmp_reg[28][3]_srl4_n_7 ;
  wire \loop[27].dividend_tmp_reg[28][4]_srl5_n_7 ;
  wire \loop[27].dividend_tmp_reg[28][5]_srl6_n_7 ;
  wire \loop[27].dividend_tmp_reg[28][6]_srl7_n_7 ;
  wire \loop[27].dividend_tmp_reg[28][7]_srl8_n_7 ;
  wire \loop[27].dividend_tmp_reg[28][8]_srl9_n_7 ;
  wire \loop[27].dividend_tmp_reg[28][9]_srl10_n_7 ;
  wire \loop[27].dividend_tmp_reg_n_7_[28][0] ;
  wire [15:0]\loop[27].divisor_tmp_reg[28]_56 ;
  wire \loop[27].remd_tmp[28][0]_i_1_n_7 ;
  wire \loop[27].remd_tmp[28][10]_i_1_n_7 ;
  wire \loop[27].remd_tmp[28][11]_i_1_n_7 ;
  wire \loop[27].remd_tmp[28][12]_i_1_n_7 ;
  wire \loop[27].remd_tmp[28][13]_i_1_n_7 ;
  wire \loop[27].remd_tmp[28][14]_i_1_n_7 ;
  wire \loop[27].remd_tmp[28][15]_i_1_n_7 ;
  wire \loop[27].remd_tmp[28][16]_i_1_n_7 ;
  wire \loop[27].remd_tmp[28][17]_i_1_n_7 ;
  wire \loop[27].remd_tmp[28][18]_i_1_n_7 ;
  wire \loop[27].remd_tmp[28][19]_i_1_n_7 ;
  wire \loop[27].remd_tmp[28][1]_i_1_n_7 ;
  wire \loop[27].remd_tmp[28][20]_i_1_n_7 ;
  wire \loop[27].remd_tmp[28][21]_i_1_n_7 ;
  wire \loop[27].remd_tmp[28][22]_i_1_n_7 ;
  wire \loop[27].remd_tmp[28][23]_i_1_n_7 ;
  wire \loop[27].remd_tmp[28][24]_i_1_n_7 ;
  wire \loop[27].remd_tmp[28][25]_i_1_n_7 ;
  wire \loop[27].remd_tmp[28][26]_i_1_n_7 ;
  wire \loop[27].remd_tmp[28][27]_i_1_n_7 ;
  wire \loop[27].remd_tmp[28][2]_i_1_n_7 ;
  wire \loop[27].remd_tmp[28][3]_i_1_n_7 ;
  wire \loop[27].remd_tmp[28][4]_i_1_n_7 ;
  wire \loop[27].remd_tmp[28][5]_i_1_n_7 ;
  wire \loop[27].remd_tmp[28][6]_i_1_n_7 ;
  wire \loop[27].remd_tmp[28][7]_i_1_n_7 ;
  wire \loop[27].remd_tmp[28][8]_i_1_n_7 ;
  wire \loop[27].remd_tmp[28][9]_i_1_n_7 ;
  wire [27:0]\loop[27].remd_tmp_reg[28]_57 ;
  wire \loop[27].sign_tmp_reg[28][1]_srl29_n_7 ;
  wire [14:0]\loop[28].dividend_tmp_reg[29][15]__0_0 ;
  wire [0:0]\loop[28].dividend_tmp_reg[29]_0 ;
  wire [3:0]\loop[28].sign_tmp_reg[29][1]__0_0 ;
  wire [3:0]\loop[28].sign_tmp_reg[29][1]__0_1 ;
  wire [3:0]\loop[28].sign_tmp_reg[29][1]__0_2 ;
  wire \loop[2].dividend_tmp_reg[3][27]_srl5_n_7 ;
  wire \loop[2].dividend_tmp_reg[3][28]__0_n_7 ;
  wire [15:0]\loop[2].divisor_tmp_reg[3]_6 ;
  wire \loop[2].remd_tmp[3][0]_i_1_n_7 ;
  wire \loop[2].remd_tmp[3][10]_i_1_n_7 ;
  wire \loop[2].remd_tmp[3][11]_i_1_n_7 ;
  wire \loop[2].remd_tmp[3][12]_i_1_n_7 ;
  wire \loop[2].remd_tmp[3][13]_i_1_n_7 ;
  wire \loop[2].remd_tmp[3][14]_i_1_n_7 ;
  wire \loop[2].remd_tmp[3][15]_i_1_n_7 ;
  wire \loop[2].remd_tmp[3][16]_i_1_n_7 ;
  wire \loop[2].remd_tmp[3][17]_i_1_n_7 ;
  wire \loop[2].remd_tmp[3][1]_i_1_n_7 ;
  wire \loop[2].remd_tmp[3][2]_i_1_n_7 ;
  wire \loop[2].remd_tmp[3][3]_i_1_n_7 ;
  wire \loop[2].remd_tmp[3][4]_i_1_n_7 ;
  wire \loop[2].remd_tmp[3][5]_i_1_n_7 ;
  wire \loop[2].remd_tmp[3][6]_i_1_n_7 ;
  wire \loop[2].remd_tmp[3][7]_i_1_n_7 ;
  wire \loop[2].remd_tmp[3][8]_i_1_n_7 ;
  wire \loop[2].remd_tmp[3][9]_i_1_n_7 ;
  wire [17:0]\loop[2].remd_tmp_reg[3]_7 ;
  wire \loop[3].dividend_tmp_reg[4][27]_srl6_n_7 ;
  wire \loop[3].dividend_tmp_reg[4][28]__0_n_7 ;
  wire [15:0]\loop[3].divisor_tmp_reg[4]_8 ;
  wire \loop[3].remd_tmp[4][0]_i_1_n_7 ;
  wire \loop[3].remd_tmp[4][10]_i_1_n_7 ;
  wire \loop[3].remd_tmp[4][11]_i_1_n_7 ;
  wire \loop[3].remd_tmp[4][12]_i_1_n_7 ;
  wire \loop[3].remd_tmp[4][13]_i_1_n_7 ;
  wire \loop[3].remd_tmp[4][14]_i_1_n_7 ;
  wire \loop[3].remd_tmp[4][15]_i_1_n_7 ;
  wire \loop[3].remd_tmp[4][16]_i_1_n_7 ;
  wire \loop[3].remd_tmp[4][17]_i_1_n_7 ;
  wire \loop[3].remd_tmp[4][18]_i_1_n_7 ;
  wire \loop[3].remd_tmp[4][1]_i_1_n_7 ;
  wire \loop[3].remd_tmp[4][2]_i_1_n_7 ;
  wire \loop[3].remd_tmp[4][3]_i_1_n_7 ;
  wire \loop[3].remd_tmp[4][4]_i_1_n_7 ;
  wire \loop[3].remd_tmp[4][5]_i_1_n_7 ;
  wire \loop[3].remd_tmp[4][6]_i_1_n_7 ;
  wire \loop[3].remd_tmp[4][7]_i_1_n_7 ;
  wire \loop[3].remd_tmp[4][8]_i_1_n_7 ;
  wire \loop[3].remd_tmp[4][9]_i_1_n_7 ;
  wire [18:0]\loop[3].remd_tmp_reg[4]_9 ;
  wire \loop[4].dividend_tmp_reg[5][27]_srl7_n_7 ;
  wire \loop[4].dividend_tmp_reg[5][28]__0_n_7 ;
  wire [15:0]\loop[4].divisor_tmp_reg[5]_10 ;
  wire \loop[4].remd_tmp[5][0]_i_1_n_7 ;
  wire \loop[4].remd_tmp[5][10]_i_1_n_7 ;
  wire \loop[4].remd_tmp[5][11]_i_1_n_7 ;
  wire \loop[4].remd_tmp[5][12]_i_1_n_7 ;
  wire \loop[4].remd_tmp[5][13]_i_1_n_7 ;
  wire \loop[4].remd_tmp[5][14]_i_1_n_7 ;
  wire \loop[4].remd_tmp[5][15]_i_1_n_7 ;
  wire \loop[4].remd_tmp[5][16]_i_1_n_7 ;
  wire \loop[4].remd_tmp[5][17]_i_1_n_7 ;
  wire \loop[4].remd_tmp[5][18]_i_1_n_7 ;
  wire \loop[4].remd_tmp[5][19]_i_1_n_7 ;
  wire \loop[4].remd_tmp[5][1]_i_1_n_7 ;
  wire \loop[4].remd_tmp[5][2]_i_1_n_7 ;
  wire \loop[4].remd_tmp[5][3]_i_1_n_7 ;
  wire \loop[4].remd_tmp[5][4]_i_1_n_7 ;
  wire \loop[4].remd_tmp[5][5]_i_1_n_7 ;
  wire \loop[4].remd_tmp[5][6]_i_1_n_7 ;
  wire \loop[4].remd_tmp[5][7]_i_1_n_7 ;
  wire \loop[4].remd_tmp[5][8]_i_1_n_7 ;
  wire \loop[4].remd_tmp[5][9]_i_1_n_7 ;
  wire [19:0]\loop[4].remd_tmp_reg[5]_11 ;
  wire \loop[5].dividend_tmp_reg[6][27]_srl8_n_7 ;
  wire \loop[5].dividend_tmp_reg[6][28]__0_n_7 ;
  wire [15:0]\loop[5].divisor_tmp_reg[6]_12 ;
  wire \loop[5].remd_tmp[6][0]_i_1_n_7 ;
  wire \loop[5].remd_tmp[6][10]_i_1_n_7 ;
  wire \loop[5].remd_tmp[6][11]_i_1_n_7 ;
  wire \loop[5].remd_tmp[6][12]_i_1_n_7 ;
  wire \loop[5].remd_tmp[6][13]_i_1_n_7 ;
  wire \loop[5].remd_tmp[6][14]_i_1_n_7 ;
  wire \loop[5].remd_tmp[6][15]_i_1_n_7 ;
  wire \loop[5].remd_tmp[6][16]_i_1_n_7 ;
  wire \loop[5].remd_tmp[6][17]_i_1_n_7 ;
  wire \loop[5].remd_tmp[6][18]_i_1_n_7 ;
  wire \loop[5].remd_tmp[6][19]_i_1_n_7 ;
  wire \loop[5].remd_tmp[6][1]_i_1_n_7 ;
  wire \loop[5].remd_tmp[6][20]_i_1_n_7 ;
  wire \loop[5].remd_tmp[6][2]_i_1_n_7 ;
  wire \loop[5].remd_tmp[6][3]_i_1_n_7 ;
  wire \loop[5].remd_tmp[6][4]_i_1_n_7 ;
  wire \loop[5].remd_tmp[6][5]_i_1_n_7 ;
  wire \loop[5].remd_tmp[6][6]_i_1_n_7 ;
  wire \loop[5].remd_tmp[6][7]_i_1_n_7 ;
  wire \loop[5].remd_tmp[6][8]_i_1_n_7 ;
  wire \loop[5].remd_tmp[6][9]_i_1_n_7 ;
  wire [20:0]\loop[5].remd_tmp_reg[6]_13 ;
  wire \loop[6].dividend_tmp_reg[7][27]_srl9_n_7 ;
  wire \loop[6].dividend_tmp_reg[7][28]__0_n_7 ;
  wire [15:0]\loop[6].divisor_tmp_reg[7]_14 ;
  wire \loop[6].remd_tmp[7][0]_i_1_n_7 ;
  wire \loop[6].remd_tmp[7][10]_i_1_n_7 ;
  wire \loop[6].remd_tmp[7][11]_i_1_n_7 ;
  wire \loop[6].remd_tmp[7][12]_i_1_n_7 ;
  wire \loop[6].remd_tmp[7][13]_i_1_n_7 ;
  wire \loop[6].remd_tmp[7][14]_i_1_n_7 ;
  wire \loop[6].remd_tmp[7][15]_i_1_n_7 ;
  wire \loop[6].remd_tmp[7][16]_i_1_n_7 ;
  wire \loop[6].remd_tmp[7][17]_i_1_n_7 ;
  wire \loop[6].remd_tmp[7][18]_i_1_n_7 ;
  wire \loop[6].remd_tmp[7][19]_i_1_n_7 ;
  wire \loop[6].remd_tmp[7][1]_i_1_n_7 ;
  wire \loop[6].remd_tmp[7][20]_i_1_n_7 ;
  wire \loop[6].remd_tmp[7][21]_i_1_n_7 ;
  wire \loop[6].remd_tmp[7][2]_i_1_n_7 ;
  wire \loop[6].remd_tmp[7][3]_i_1_n_7 ;
  wire \loop[6].remd_tmp[7][4]_i_1_n_7 ;
  wire \loop[6].remd_tmp[7][5]_i_1_n_7 ;
  wire \loop[6].remd_tmp[7][6]_i_1_n_7 ;
  wire \loop[6].remd_tmp[7][7]_i_1_n_7 ;
  wire \loop[6].remd_tmp[7][8]_i_1_n_7 ;
  wire \loop[6].remd_tmp[7][9]_i_1_n_7 ;
  wire [21:0]\loop[6].remd_tmp_reg[7]_15 ;
  wire \loop[7].dividend_tmp_reg[8][27]_srl10_n_7 ;
  wire \loop[7].dividend_tmp_reg[8][28]__0_n_7 ;
  wire [15:0]\loop[7].divisor_tmp_reg[8]_16 ;
  wire \loop[7].remd_tmp[8][0]_i_1_n_7 ;
  wire \loop[7].remd_tmp[8][10]_i_1_n_7 ;
  wire \loop[7].remd_tmp[8][11]_i_1_n_7 ;
  wire \loop[7].remd_tmp[8][12]_i_1_n_7 ;
  wire \loop[7].remd_tmp[8][13]_i_1_n_7 ;
  wire \loop[7].remd_tmp[8][14]_i_1_n_7 ;
  wire \loop[7].remd_tmp[8][15]_i_1_n_7 ;
  wire \loop[7].remd_tmp[8][16]_i_1_n_7 ;
  wire \loop[7].remd_tmp[8][17]_i_1_n_7 ;
  wire \loop[7].remd_tmp[8][18]_i_1_n_7 ;
  wire \loop[7].remd_tmp[8][19]_i_1_n_7 ;
  wire \loop[7].remd_tmp[8][1]_i_1_n_7 ;
  wire \loop[7].remd_tmp[8][20]_i_1_n_7 ;
  wire \loop[7].remd_tmp[8][21]_i_1_n_7 ;
  wire \loop[7].remd_tmp[8][22]_i_1_n_7 ;
  wire \loop[7].remd_tmp[8][2]_i_1_n_7 ;
  wire \loop[7].remd_tmp[8][3]_i_1_n_7 ;
  wire \loop[7].remd_tmp[8][4]_i_1_n_7 ;
  wire \loop[7].remd_tmp[8][5]_i_1_n_7 ;
  wire \loop[7].remd_tmp[8][6]_i_1_n_7 ;
  wire \loop[7].remd_tmp[8][7]_i_1_n_7 ;
  wire \loop[7].remd_tmp[8][8]_i_1_n_7 ;
  wire \loop[7].remd_tmp[8][9]_i_1_n_7 ;
  wire [22:0]\loop[7].remd_tmp_reg[8]_17 ;
  wire \loop[8].dividend_tmp_reg[9][27]_srl11_n_7 ;
  wire \loop[8].dividend_tmp_reg[9][28]__0_n_7 ;
  wire [15:0]\loop[8].divisor_tmp_reg[9]_18 ;
  wire \loop[8].remd_tmp[9][0]_i_1_n_7 ;
  wire \loop[8].remd_tmp[9][10]_i_1_n_7 ;
  wire \loop[8].remd_tmp[9][11]_i_1_n_7 ;
  wire \loop[8].remd_tmp[9][12]_i_1_n_7 ;
  wire \loop[8].remd_tmp[9][13]_i_1_n_7 ;
  wire \loop[8].remd_tmp[9][14]_i_1_n_7 ;
  wire \loop[8].remd_tmp[9][15]_i_1_n_7 ;
  wire \loop[8].remd_tmp[9][16]_i_1_n_7 ;
  wire \loop[8].remd_tmp[9][17]_i_1_n_7 ;
  wire \loop[8].remd_tmp[9][18]_i_1_n_7 ;
  wire \loop[8].remd_tmp[9][19]_i_1_n_7 ;
  wire \loop[8].remd_tmp[9][1]_i_1_n_7 ;
  wire \loop[8].remd_tmp[9][20]_i_1_n_7 ;
  wire \loop[8].remd_tmp[9][21]_i_1_n_7 ;
  wire \loop[8].remd_tmp[9][22]_i_1_n_7 ;
  wire \loop[8].remd_tmp[9][23]_i_1_n_7 ;
  wire \loop[8].remd_tmp[9][2]_i_1_n_7 ;
  wire \loop[8].remd_tmp[9][3]_i_1_n_7 ;
  wire \loop[8].remd_tmp[9][4]_i_1_n_7 ;
  wire \loop[8].remd_tmp[9][5]_i_1_n_7 ;
  wire \loop[8].remd_tmp[9][6]_i_1_n_7 ;
  wire \loop[8].remd_tmp[9][7]_i_1_n_7 ;
  wire \loop[8].remd_tmp[9][8]_i_1_n_7 ;
  wire \loop[8].remd_tmp[9][9]_i_1_n_7 ;
  wire [23:0]\loop[8].remd_tmp_reg[9]_19 ;
  wire \loop[9].dividend_tmp_reg[10][27]_srl12_n_7 ;
  wire \loop[9].dividend_tmp_reg[10][28]__0_n_7 ;
  wire [15:0]\loop[9].divisor_tmp_reg[10]_20 ;
  wire \loop[9].remd_tmp[10][0]_i_1_n_7 ;
  wire \loop[9].remd_tmp[10][10]_i_1_n_7 ;
  wire \loop[9].remd_tmp[10][11]_i_1_n_7 ;
  wire \loop[9].remd_tmp[10][12]_i_1_n_7 ;
  wire \loop[9].remd_tmp[10][13]_i_1_n_7 ;
  wire \loop[9].remd_tmp[10][14]_i_1_n_7 ;
  wire \loop[9].remd_tmp[10][15]_i_1_n_7 ;
  wire \loop[9].remd_tmp[10][16]_i_1_n_7 ;
  wire \loop[9].remd_tmp[10][17]_i_1_n_7 ;
  wire \loop[9].remd_tmp[10][18]_i_1_n_7 ;
  wire \loop[9].remd_tmp[10][19]_i_1_n_7 ;
  wire \loop[9].remd_tmp[10][1]_i_1_n_7 ;
  wire \loop[9].remd_tmp[10][20]_i_1_n_7 ;
  wire \loop[9].remd_tmp[10][21]_i_1_n_7 ;
  wire \loop[9].remd_tmp[10][22]_i_1_n_7 ;
  wire \loop[9].remd_tmp[10][23]_i_1_n_7 ;
  wire \loop[9].remd_tmp[10][24]_i_1_n_7 ;
  wire \loop[9].remd_tmp[10][2]_i_1_n_7 ;
  wire \loop[9].remd_tmp[10][3]_i_1_n_7 ;
  wire \loop[9].remd_tmp[10][4]_i_1_n_7 ;
  wire \loop[9].remd_tmp[10][5]_i_1_n_7 ;
  wire \loop[9].remd_tmp[10][6]_i_1_n_7 ;
  wire \loop[9].remd_tmp[10][7]_i_1_n_7 ;
  wire \loop[9].remd_tmp[10][8]_i_1_n_7 ;
  wire \loop[9].remd_tmp[10][9]_i_1_n_7 ;
  wire [24:0]\loop[9].remd_tmp_reg[10]_21 ;
  wire [15:0]p_0_in;
  wire p_0_in_0;
  wire \quot[3]_i_5_n_7 ;
  wire [3:0]\quot_reg[11] ;
  wire \quot_reg[11]_i_1_n_10 ;
  wire \quot_reg[11]_i_1_n_7 ;
  wire \quot_reg[11]_i_1_n_8 ;
  wire \quot_reg[11]_i_1_n_9 ;
  wire [3:0]\quot_reg[15] ;
  wire \quot_reg[15]_i_1_n_10 ;
  wire \quot_reg[15]_i_1_n_8 ;
  wire \quot_reg[15]_i_1_n_9 ;
  wire \quot_reg[3]_i_1_n_10 ;
  wire \quot_reg[3]_i_1_n_7 ;
  wire \quot_reg[3]_i_1_n_8 ;
  wire \quot_reg[3]_i_1_n_9 ;
  wire [3:0]\quot_reg[7] ;
  wire \quot_reg[7]_i_1_n_10 ;
  wire \quot_reg[7]_i_1_n_7 ;
  wire \quot_reg[7]_i_1_n_8 ;
  wire \quot_reg[7]_i_1_n_9 ;
  wire [3:2]\NLW_cal_tmp[10]_carry__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[10]_carry__5_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[11]_carry__5_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[12]_carry__6_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[12]_carry__6_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[13]_carry__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[13]_carry__6_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[14]_carry__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[14]_carry__6_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[15]_carry__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[15]_carry__6_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[16]_carry__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[16]_carry__6_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[17]_carry__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[17]_carry__6_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[18]_carry__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[18]_carry__6_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[19]_carry__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[19]_carry__6_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[1]_carry__3_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[1]_carry__3_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[20]_carry__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[20]_carry__6_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[21]_carry__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[21]_carry__6_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[22]_carry__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[22]_carry__6_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[23]_carry__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[23]_carry__6_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[24]_carry__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[24]_carry__6_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[25]_carry__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[25]_carry__6_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[26]_carry__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[26]_carry__6_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[27]_carry__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[27]_carry__6_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[28]_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[28]_carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[28]_carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[28]_carry__2_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[28]_carry__3_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[28]_carry__4_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[28]_carry__5_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[28]_carry__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[28]_carry__6_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[2]_carry__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[2]_carry__3_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[3]_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[4]_carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[4]_carry__4_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[5]_carry__4_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[5]_carry__4_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[6]_carry__4_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[6]_carry__4_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[7]_carry__4_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[8]_carry__5_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[8]_carry__5_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[9]_carry__5_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[9]_carry__5_O_UNCONNECTED ;
  wire [3:1]\NLW_loop[0].remd_tmp_reg[1][15]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_loop[0].remd_tmp_reg[1][15]_i_2_O_UNCONNECTED ;
  wire \NLW_loop[27].sign_tmp_reg[28][1]_srl29_Q31_UNCONNECTED ;
  wire [3:3]\NLW_quot_reg[15]_i_1_CO_UNCONNECTED ;

  CARRY4 \cal_tmp[0]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[0]_carry_n_7 ,\cal_tmp[0]_carry_n_8 ,\cal_tmp[0]_carry_n_9 ,\cal_tmp[0]_carry_n_10 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cal_tmp[0]_carry_n_11 ,\cal_tmp[0]_carry_n_12 ,\cal_tmp[0]_carry_n_13 ,\cal_tmp[0]_carry_n_14 }),
        .S(p_0_in[3:0]));
  CARRY4 \cal_tmp[0]_carry__0 
       (.CI(\cal_tmp[0]_carry_n_7 ),
        .CO({\cal_tmp[0]_carry__0_n_7 ,\cal_tmp[0]_carry__0_n_8 ,\cal_tmp[0]_carry__0_n_9 ,\cal_tmp[0]_carry__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cal_tmp[0]_carry__0_n_11 ,\cal_tmp[0]_carry__0_n_12 ,\cal_tmp[0]_carry__0_n_13 ,\cal_tmp[0]_carry__0_n_14 }),
        .S(p_0_in[7:4]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__0_i_1 
       (.I0(\divisor_tmp_reg[0]_1 [7]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__0_i_2 
       (.I0(\divisor_tmp_reg[0]_1 [6]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__0_i_3 
       (.I0(\divisor_tmp_reg[0]_1 [5]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__0_i_4 
       (.I0(\divisor_tmp_reg[0]_1 [4]),
        .O(p_0_in[4]));
  CARRY4 \cal_tmp[0]_carry__1 
       (.CI(\cal_tmp[0]_carry__0_n_7 ),
        .CO({\cal_tmp[0]_carry__1_n_7 ,\cal_tmp[0]_carry__1_n_8 ,\cal_tmp[0]_carry__1_n_9 ,\cal_tmp[0]_carry__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cal_tmp[0]_carry__1_n_11 ,\cal_tmp[0]_carry__1_n_12 ,\cal_tmp[0]_carry__1_n_13 ,\cal_tmp[0]_carry__1_n_14 }),
        .S(p_0_in[11:8]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__1_i_1 
       (.I0(\divisor_tmp_reg[0]_1 [11]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__1_i_2 
       (.I0(\divisor_tmp_reg[0]_1 [10]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__1_i_3 
       (.I0(\divisor_tmp_reg[0]_1 [9]),
        .O(p_0_in[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__1_i_4 
       (.I0(\divisor_tmp_reg[0]_1 [8]),
        .O(p_0_in[8]));
  CARRY4 \cal_tmp[0]_carry__2 
       (.CI(\cal_tmp[0]_carry__1_n_7 ),
        .CO({\cal_tmp[0]_carry__2_n_7 ,\cal_tmp[0]_carry__2_n_8 ,\cal_tmp[0]_carry__2_n_9 ,\cal_tmp[0]_carry__2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cal_tmp[0]_carry__2_n_11 ,\cal_tmp[0]_carry__2_n_12 ,\cal_tmp[0]_carry__2_n_13 ,\cal_tmp[0]_carry__2_n_14 }),
        .S(p_0_in[15:12]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__2_i_1 
       (.I0(\divisor_tmp_reg[0]_1 [15]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__2_i_2 
       (.I0(\divisor_tmp_reg[0]_1 [14]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__2_i_3 
       (.I0(\divisor_tmp_reg[0]_1 [13]),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__2_i_4 
       (.I0(\divisor_tmp_reg[0]_1 [12]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry_i_1 
       (.I0(\divisor_tmp_reg[0]_1 [3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry_i_2 
       (.I0(\divisor_tmp_reg[0]_1 [2]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry_i_3 
       (.I0(\divisor_tmp_reg[0]_1 [1]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry_i_4 
       (.I0(\divisor_tmp_reg[0]_1 [0]),
        .O(p_0_in[0]));
  CARRY4 \cal_tmp[10]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[10]_carry_n_7 ,\cal_tmp[10]_carry_n_8 ,\cal_tmp[10]_carry_n_9 ,\cal_tmp[10]_carry_n_10 }),
        .CYINIT(1'b1),
        .DI({\loop[9].remd_tmp_reg[10]_21 [2:0],\loop[9].dividend_tmp_reg[10][28]__0_n_7 }),
        .O({\cal_tmp[10]_carry_n_11 ,\cal_tmp[10]_carry_n_12 ,\cal_tmp[10]_carry_n_13 ,\cal_tmp[10]_carry_n_14 }),
        .S({\cal_tmp[10]_carry_i_1_n_7 ,\cal_tmp[10]_carry_i_2_n_7 ,\cal_tmp[10]_carry_i_3_n_7 ,\cal_tmp[10]_carry_i_4_n_7 }));
  CARRY4 \cal_tmp[10]_carry__0 
       (.CI(\cal_tmp[10]_carry_n_7 ),
        .CO({\cal_tmp[10]_carry__0_n_7 ,\cal_tmp[10]_carry__0_n_8 ,\cal_tmp[10]_carry__0_n_9 ,\cal_tmp[10]_carry__0_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[9].remd_tmp_reg[10]_21 [6:3]),
        .O({\cal_tmp[10]_carry__0_n_11 ,\cal_tmp[10]_carry__0_n_12 ,\cal_tmp[10]_carry__0_n_13 ,\cal_tmp[10]_carry__0_n_14 }),
        .S({\cal_tmp[10]_carry__0_i_1_n_7 ,\cal_tmp[10]_carry__0_i_2_n_7 ,\cal_tmp[10]_carry__0_i_3_n_7 ,\cal_tmp[10]_carry__0_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__0_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [6]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [7]),
        .O(\cal_tmp[10]_carry__0_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__0_i_2 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [5]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [6]),
        .O(\cal_tmp[10]_carry__0_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__0_i_3 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [4]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [5]),
        .O(\cal_tmp[10]_carry__0_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__0_i_4 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [3]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [4]),
        .O(\cal_tmp[10]_carry__0_i_4_n_7 ));
  CARRY4 \cal_tmp[10]_carry__1 
       (.CI(\cal_tmp[10]_carry__0_n_7 ),
        .CO({\cal_tmp[10]_carry__1_n_7 ,\cal_tmp[10]_carry__1_n_8 ,\cal_tmp[10]_carry__1_n_9 ,\cal_tmp[10]_carry__1_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[9].remd_tmp_reg[10]_21 [10:7]),
        .O({\cal_tmp[10]_carry__1_n_11 ,\cal_tmp[10]_carry__1_n_12 ,\cal_tmp[10]_carry__1_n_13 ,\cal_tmp[10]_carry__1_n_14 }),
        .S({\cal_tmp[10]_carry__1_i_1_n_7 ,\cal_tmp[10]_carry__1_i_2_n_7 ,\cal_tmp[10]_carry__1_i_3_n_7 ,\cal_tmp[10]_carry__1_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__1_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [10]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [11]),
        .O(\cal_tmp[10]_carry__1_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__1_i_2 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [9]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [10]),
        .O(\cal_tmp[10]_carry__1_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__1_i_3 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [8]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [9]),
        .O(\cal_tmp[10]_carry__1_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__1_i_4 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [7]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [8]),
        .O(\cal_tmp[10]_carry__1_i_4_n_7 ));
  CARRY4 \cal_tmp[10]_carry__2 
       (.CI(\cal_tmp[10]_carry__1_n_7 ),
        .CO({\cal_tmp[10]_carry__2_n_7 ,\cal_tmp[10]_carry__2_n_8 ,\cal_tmp[10]_carry__2_n_9 ,\cal_tmp[10]_carry__2_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[9].remd_tmp_reg[10]_21 [14:11]),
        .O({\cal_tmp[10]_carry__2_n_11 ,\cal_tmp[10]_carry__2_n_12 ,\cal_tmp[10]_carry__2_n_13 ,\cal_tmp[10]_carry__2_n_14 }),
        .S({\cal_tmp[10]_carry__2_i_1_n_7 ,\cal_tmp[10]_carry__2_i_2_n_7 ,\cal_tmp[10]_carry__2_i_3_n_7 ,\cal_tmp[10]_carry__2_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__2_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [14]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [15]),
        .O(\cal_tmp[10]_carry__2_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__2_i_2 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [13]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [14]),
        .O(\cal_tmp[10]_carry__2_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__2_i_3 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [12]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [13]),
        .O(\cal_tmp[10]_carry__2_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__2_i_4 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [11]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [12]),
        .O(\cal_tmp[10]_carry__2_i_4_n_7 ));
  CARRY4 \cal_tmp[10]_carry__3 
       (.CI(\cal_tmp[10]_carry__2_n_7 ),
        .CO({\cal_tmp[10]_carry__3_n_7 ,\cal_tmp[10]_carry__3_n_8 ,\cal_tmp[10]_carry__3_n_9 ,\cal_tmp[10]_carry__3_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[9].remd_tmp_reg[10]_21 [18:15]),
        .O({\cal_tmp[10]_carry__3_n_11 ,\cal_tmp[10]_carry__3_n_12 ,\cal_tmp[10]_carry__3_n_13 ,\cal_tmp[10]_carry__3_n_14 }),
        .S({\cal_tmp[10]_carry__3_i_1_n_7 ,\cal_tmp[10]_carry__3_i_2_n_7 ,\cal_tmp[10]_carry__3_i_3_n_7 ,\cal_tmp[10]_carry__3_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__3_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [18]),
        .O(\cal_tmp[10]_carry__3_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__3_i_2 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [17]),
        .O(\cal_tmp[10]_carry__3_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__3_i_3 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [16]),
        .O(\cal_tmp[10]_carry__3_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__3_i_4 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [15]),
        .O(\cal_tmp[10]_carry__3_i_4_n_7 ));
  CARRY4 \cal_tmp[10]_carry__4 
       (.CI(\cal_tmp[10]_carry__3_n_7 ),
        .CO({\cal_tmp[10]_carry__4_n_7 ,\cal_tmp[10]_carry__4_n_8 ,\cal_tmp[10]_carry__4_n_9 ,\cal_tmp[10]_carry__4_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[9].remd_tmp_reg[10]_21 [22:19]),
        .O({\cal_tmp[10]_carry__4_n_11 ,\cal_tmp[10]_carry__4_n_12 ,\cal_tmp[10]_carry__4_n_13 ,\cal_tmp[10]_carry__4_n_14 }),
        .S({\cal_tmp[10]_carry__4_i_1_n_7 ,\cal_tmp[10]_carry__4_i_2_n_7 ,\cal_tmp[10]_carry__4_i_3_n_7 ,\cal_tmp[10]_carry__4_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__4_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [22]),
        .O(\cal_tmp[10]_carry__4_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__4_i_2 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [21]),
        .O(\cal_tmp[10]_carry__4_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__4_i_3 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [20]),
        .O(\cal_tmp[10]_carry__4_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__4_i_4 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [19]),
        .O(\cal_tmp[10]_carry__4_i_4_n_7 ));
  CARRY4 \cal_tmp[10]_carry__5 
       (.CI(\cal_tmp[10]_carry__4_n_7 ),
        .CO({\NLW_cal_tmp[10]_carry__5_CO_UNCONNECTED [3:2],\cal_tmp[10]_carry__5_n_9 ,\cal_tmp[10]_carry__5_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[9].remd_tmp_reg[10]_21 [24:23]}),
        .O({\NLW_cal_tmp[10]_carry__5_O_UNCONNECTED [3],\cal_tmp[10]_70 ,\cal_tmp[10]_carry__5_n_13 ,\cal_tmp[10]_carry__5_n_14 }),
        .S({1'b0,1'b1,\cal_tmp[10]_carry__5_i_1_n_7 ,\cal_tmp[10]_carry__5_i_2_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__5_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [24]),
        .O(\cal_tmp[10]_carry__5_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__5_i_2 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [23]),
        .O(\cal_tmp[10]_carry__5_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [2]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [3]),
        .O(\cal_tmp[10]_carry_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry_i_2 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [1]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [2]),
        .O(\cal_tmp[10]_carry_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry_i_3 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [0]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [1]),
        .O(\cal_tmp[10]_carry_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry_i_4 
       (.I0(\loop[9].dividend_tmp_reg[10][28]__0_n_7 ),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [0]),
        .O(\cal_tmp[10]_carry_i_4_n_7 ));
  CARRY4 \cal_tmp[11]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[11]_carry_n_7 ,\cal_tmp[11]_carry_n_8 ,\cal_tmp[11]_carry_n_9 ,\cal_tmp[11]_carry_n_10 }),
        .CYINIT(1'b1),
        .DI({\loop[10].remd_tmp_reg[11]_23 [2:0],\loop[10].dividend_tmp_reg[11][28]__0_n_7 }),
        .O({\cal_tmp[11]_carry_n_11 ,\cal_tmp[11]_carry_n_12 ,\cal_tmp[11]_carry_n_13 ,\cal_tmp[11]_carry_n_14 }),
        .S({\cal_tmp[11]_carry_i_1_n_7 ,\cal_tmp[11]_carry_i_2_n_7 ,\cal_tmp[11]_carry_i_3_n_7 ,\cal_tmp[11]_carry_i_4_n_7 }));
  CARRY4 \cal_tmp[11]_carry__0 
       (.CI(\cal_tmp[11]_carry_n_7 ),
        .CO({\cal_tmp[11]_carry__0_n_7 ,\cal_tmp[11]_carry__0_n_8 ,\cal_tmp[11]_carry__0_n_9 ,\cal_tmp[11]_carry__0_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[10].remd_tmp_reg[11]_23 [6:3]),
        .O({\cal_tmp[11]_carry__0_n_11 ,\cal_tmp[11]_carry__0_n_12 ,\cal_tmp[11]_carry__0_n_13 ,\cal_tmp[11]_carry__0_n_14 }),
        .S({\cal_tmp[11]_carry__0_i_1_n_7 ,\cal_tmp[11]_carry__0_i_2_n_7 ,\cal_tmp[11]_carry__0_i_3_n_7 ,\cal_tmp[11]_carry__0_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__0_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [6]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [7]),
        .O(\cal_tmp[11]_carry__0_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__0_i_2 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [5]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [6]),
        .O(\cal_tmp[11]_carry__0_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__0_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [4]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [5]),
        .O(\cal_tmp[11]_carry__0_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__0_i_4 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [3]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [4]),
        .O(\cal_tmp[11]_carry__0_i_4_n_7 ));
  CARRY4 \cal_tmp[11]_carry__1 
       (.CI(\cal_tmp[11]_carry__0_n_7 ),
        .CO({\cal_tmp[11]_carry__1_n_7 ,\cal_tmp[11]_carry__1_n_8 ,\cal_tmp[11]_carry__1_n_9 ,\cal_tmp[11]_carry__1_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[10].remd_tmp_reg[11]_23 [10:7]),
        .O({\cal_tmp[11]_carry__1_n_11 ,\cal_tmp[11]_carry__1_n_12 ,\cal_tmp[11]_carry__1_n_13 ,\cal_tmp[11]_carry__1_n_14 }),
        .S({\cal_tmp[11]_carry__1_i_1_n_7 ,\cal_tmp[11]_carry__1_i_2_n_7 ,\cal_tmp[11]_carry__1_i_3_n_7 ,\cal_tmp[11]_carry__1_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__1_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [10]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [11]),
        .O(\cal_tmp[11]_carry__1_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__1_i_2 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [9]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [10]),
        .O(\cal_tmp[11]_carry__1_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__1_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [8]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [9]),
        .O(\cal_tmp[11]_carry__1_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__1_i_4 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [7]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [8]),
        .O(\cal_tmp[11]_carry__1_i_4_n_7 ));
  CARRY4 \cal_tmp[11]_carry__2 
       (.CI(\cal_tmp[11]_carry__1_n_7 ),
        .CO({\cal_tmp[11]_carry__2_n_7 ,\cal_tmp[11]_carry__2_n_8 ,\cal_tmp[11]_carry__2_n_9 ,\cal_tmp[11]_carry__2_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[10].remd_tmp_reg[11]_23 [14:11]),
        .O({\cal_tmp[11]_carry__2_n_11 ,\cal_tmp[11]_carry__2_n_12 ,\cal_tmp[11]_carry__2_n_13 ,\cal_tmp[11]_carry__2_n_14 }),
        .S({\cal_tmp[11]_carry__2_i_1_n_7 ,\cal_tmp[11]_carry__2_i_2_n_7 ,\cal_tmp[11]_carry__2_i_3_n_7 ,\cal_tmp[11]_carry__2_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__2_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [14]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [15]),
        .O(\cal_tmp[11]_carry__2_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__2_i_2 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [13]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [14]),
        .O(\cal_tmp[11]_carry__2_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__2_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [12]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [13]),
        .O(\cal_tmp[11]_carry__2_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__2_i_4 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [11]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [12]),
        .O(\cal_tmp[11]_carry__2_i_4_n_7 ));
  CARRY4 \cal_tmp[11]_carry__3 
       (.CI(\cal_tmp[11]_carry__2_n_7 ),
        .CO({\cal_tmp[11]_carry__3_n_7 ,\cal_tmp[11]_carry__3_n_8 ,\cal_tmp[11]_carry__3_n_9 ,\cal_tmp[11]_carry__3_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[10].remd_tmp_reg[11]_23 [18:15]),
        .O({\cal_tmp[11]_carry__3_n_11 ,\cal_tmp[11]_carry__3_n_12 ,\cal_tmp[11]_carry__3_n_13 ,\cal_tmp[11]_carry__3_n_14 }),
        .S({\cal_tmp[11]_carry__3_i_1_n_7 ,\cal_tmp[11]_carry__3_i_2_n_7 ,\cal_tmp[11]_carry__3_i_3_n_7 ,\cal_tmp[11]_carry__3_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__3_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [18]),
        .O(\cal_tmp[11]_carry__3_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__3_i_2 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [17]),
        .O(\cal_tmp[11]_carry__3_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__3_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [16]),
        .O(\cal_tmp[11]_carry__3_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__3_i_4 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [15]),
        .O(\cal_tmp[11]_carry__3_i_4_n_7 ));
  CARRY4 \cal_tmp[11]_carry__4 
       (.CI(\cal_tmp[11]_carry__3_n_7 ),
        .CO({\cal_tmp[11]_carry__4_n_7 ,\cal_tmp[11]_carry__4_n_8 ,\cal_tmp[11]_carry__4_n_9 ,\cal_tmp[11]_carry__4_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[10].remd_tmp_reg[11]_23 [22:19]),
        .O({\cal_tmp[11]_carry__4_n_11 ,\cal_tmp[11]_carry__4_n_12 ,\cal_tmp[11]_carry__4_n_13 ,\cal_tmp[11]_carry__4_n_14 }),
        .S({\cal_tmp[11]_carry__4_i_1_n_7 ,\cal_tmp[11]_carry__4_i_2_n_7 ,\cal_tmp[11]_carry__4_i_3_n_7 ,\cal_tmp[11]_carry__4_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__4_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [22]),
        .O(\cal_tmp[11]_carry__4_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__4_i_2 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [21]),
        .O(\cal_tmp[11]_carry__4_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__4_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [20]),
        .O(\cal_tmp[11]_carry__4_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__4_i_4 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [19]),
        .O(\cal_tmp[11]_carry__4_i_4_n_7 ));
  CARRY4 \cal_tmp[11]_carry__5 
       (.CI(\cal_tmp[11]_carry__4_n_7 ),
        .CO({\NLW_cal_tmp[11]_carry__5_CO_UNCONNECTED [3],\cal_tmp[11]_carry__5_n_8 ,\cal_tmp[11]_carry__5_n_9 ,\cal_tmp[11]_carry__5_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[10].remd_tmp_reg[11]_23 [25:23]}),
        .O({\cal_tmp[11]_71 ,\cal_tmp[11]_carry__5_n_12 ,\cal_tmp[11]_carry__5_n_13 ,\cal_tmp[11]_carry__5_n_14 }),
        .S({1'b1,\cal_tmp[11]_carry__5_i_1_n_7 ,\cal_tmp[11]_carry__5_i_2_n_7 ,\cal_tmp[11]_carry__5_i_3_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__5_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [25]),
        .O(\cal_tmp[11]_carry__5_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__5_i_2 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [24]),
        .O(\cal_tmp[11]_carry__5_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__5_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [23]),
        .O(\cal_tmp[11]_carry__5_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [2]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [3]),
        .O(\cal_tmp[11]_carry_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry_i_2 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [1]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [2]),
        .O(\cal_tmp[11]_carry_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [0]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [1]),
        .O(\cal_tmp[11]_carry_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry_i_4 
       (.I0(\loop[10].dividend_tmp_reg[11][28]__0_n_7 ),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [0]),
        .O(\cal_tmp[11]_carry_i_4_n_7 ));
  CARRY4 \cal_tmp[12]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[12]_carry_n_7 ,\cal_tmp[12]_carry_n_8 ,\cal_tmp[12]_carry_n_9 ,\cal_tmp[12]_carry_n_10 }),
        .CYINIT(1'b1),
        .DI({\loop[11].remd_tmp_reg[12]_25 [2:0],\loop[11].dividend_tmp_reg[12][28]__0_n_7 }),
        .O({\cal_tmp[12]_carry_n_11 ,\cal_tmp[12]_carry_n_12 ,\cal_tmp[12]_carry_n_13 ,\cal_tmp[12]_carry_n_14 }),
        .S({\cal_tmp[12]_carry_i_1_n_7 ,\cal_tmp[12]_carry_i_2_n_7 ,\cal_tmp[12]_carry_i_3_n_7 ,\cal_tmp[12]_carry_i_4_n_7 }));
  CARRY4 \cal_tmp[12]_carry__0 
       (.CI(\cal_tmp[12]_carry_n_7 ),
        .CO({\cal_tmp[12]_carry__0_n_7 ,\cal_tmp[12]_carry__0_n_8 ,\cal_tmp[12]_carry__0_n_9 ,\cal_tmp[12]_carry__0_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[11].remd_tmp_reg[12]_25 [6:3]),
        .O({\cal_tmp[12]_carry__0_n_11 ,\cal_tmp[12]_carry__0_n_12 ,\cal_tmp[12]_carry__0_n_13 ,\cal_tmp[12]_carry__0_n_14 }),
        .S({\cal_tmp[12]_carry__0_i_1_n_7 ,\cal_tmp[12]_carry__0_i_2_n_7 ,\cal_tmp[12]_carry__0_i_3_n_7 ,\cal_tmp[12]_carry__0_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__0_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [6]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [7]),
        .O(\cal_tmp[12]_carry__0_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__0_i_2 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [5]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [6]),
        .O(\cal_tmp[12]_carry__0_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__0_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [4]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [5]),
        .O(\cal_tmp[12]_carry__0_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__0_i_4 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [3]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [4]),
        .O(\cal_tmp[12]_carry__0_i_4_n_7 ));
  CARRY4 \cal_tmp[12]_carry__1 
       (.CI(\cal_tmp[12]_carry__0_n_7 ),
        .CO({\cal_tmp[12]_carry__1_n_7 ,\cal_tmp[12]_carry__1_n_8 ,\cal_tmp[12]_carry__1_n_9 ,\cal_tmp[12]_carry__1_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[11].remd_tmp_reg[12]_25 [10:7]),
        .O({\cal_tmp[12]_carry__1_n_11 ,\cal_tmp[12]_carry__1_n_12 ,\cal_tmp[12]_carry__1_n_13 ,\cal_tmp[12]_carry__1_n_14 }),
        .S({\cal_tmp[12]_carry__1_i_1_n_7 ,\cal_tmp[12]_carry__1_i_2_n_7 ,\cal_tmp[12]_carry__1_i_3_n_7 ,\cal_tmp[12]_carry__1_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__1_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [10]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [11]),
        .O(\cal_tmp[12]_carry__1_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__1_i_2 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [9]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [10]),
        .O(\cal_tmp[12]_carry__1_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__1_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [8]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [9]),
        .O(\cal_tmp[12]_carry__1_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__1_i_4 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [7]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [8]),
        .O(\cal_tmp[12]_carry__1_i_4_n_7 ));
  CARRY4 \cal_tmp[12]_carry__2 
       (.CI(\cal_tmp[12]_carry__1_n_7 ),
        .CO({\cal_tmp[12]_carry__2_n_7 ,\cal_tmp[12]_carry__2_n_8 ,\cal_tmp[12]_carry__2_n_9 ,\cal_tmp[12]_carry__2_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[11].remd_tmp_reg[12]_25 [14:11]),
        .O({\cal_tmp[12]_carry__2_n_11 ,\cal_tmp[12]_carry__2_n_12 ,\cal_tmp[12]_carry__2_n_13 ,\cal_tmp[12]_carry__2_n_14 }),
        .S({\cal_tmp[12]_carry__2_i_1_n_7 ,\cal_tmp[12]_carry__2_i_2_n_7 ,\cal_tmp[12]_carry__2_i_3_n_7 ,\cal_tmp[12]_carry__2_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__2_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [14]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [15]),
        .O(\cal_tmp[12]_carry__2_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__2_i_2 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [13]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [14]),
        .O(\cal_tmp[12]_carry__2_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__2_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [12]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [13]),
        .O(\cal_tmp[12]_carry__2_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__2_i_4 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [11]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [12]),
        .O(\cal_tmp[12]_carry__2_i_4_n_7 ));
  CARRY4 \cal_tmp[12]_carry__3 
       (.CI(\cal_tmp[12]_carry__2_n_7 ),
        .CO({\cal_tmp[12]_carry__3_n_7 ,\cal_tmp[12]_carry__3_n_8 ,\cal_tmp[12]_carry__3_n_9 ,\cal_tmp[12]_carry__3_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[11].remd_tmp_reg[12]_25 [18:15]),
        .O({\cal_tmp[12]_carry__3_n_11 ,\cal_tmp[12]_carry__3_n_12 ,\cal_tmp[12]_carry__3_n_13 ,\cal_tmp[12]_carry__3_n_14 }),
        .S({\cal_tmp[12]_carry__3_i_1_n_7 ,\cal_tmp[12]_carry__3_i_2_n_7 ,\cal_tmp[12]_carry__3_i_3_n_7 ,\cal_tmp[12]_carry__3_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__3_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [18]),
        .O(\cal_tmp[12]_carry__3_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__3_i_2 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [17]),
        .O(\cal_tmp[12]_carry__3_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__3_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [16]),
        .O(\cal_tmp[12]_carry__3_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__3_i_4 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [15]),
        .O(\cal_tmp[12]_carry__3_i_4_n_7 ));
  CARRY4 \cal_tmp[12]_carry__4 
       (.CI(\cal_tmp[12]_carry__3_n_7 ),
        .CO({\cal_tmp[12]_carry__4_n_7 ,\cal_tmp[12]_carry__4_n_8 ,\cal_tmp[12]_carry__4_n_9 ,\cal_tmp[12]_carry__4_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[11].remd_tmp_reg[12]_25 [22:19]),
        .O({\cal_tmp[12]_carry__4_n_11 ,\cal_tmp[12]_carry__4_n_12 ,\cal_tmp[12]_carry__4_n_13 ,\cal_tmp[12]_carry__4_n_14 }),
        .S({\cal_tmp[12]_carry__4_i_1_n_7 ,\cal_tmp[12]_carry__4_i_2_n_7 ,\cal_tmp[12]_carry__4_i_3_n_7 ,\cal_tmp[12]_carry__4_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__4_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [22]),
        .O(\cal_tmp[12]_carry__4_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__4_i_2 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [21]),
        .O(\cal_tmp[12]_carry__4_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__4_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [20]),
        .O(\cal_tmp[12]_carry__4_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__4_i_4 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [19]),
        .O(\cal_tmp[12]_carry__4_i_4_n_7 ));
  CARRY4 \cal_tmp[12]_carry__5 
       (.CI(\cal_tmp[12]_carry__4_n_7 ),
        .CO({\cal_tmp[12]_carry__5_n_7 ,\cal_tmp[12]_carry__5_n_8 ,\cal_tmp[12]_carry__5_n_9 ,\cal_tmp[12]_carry__5_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[11].remd_tmp_reg[12]_25 [26:23]),
        .O({\cal_tmp[12]_carry__5_n_11 ,\cal_tmp[12]_carry__5_n_12 ,\cal_tmp[12]_carry__5_n_13 ,\cal_tmp[12]_carry__5_n_14 }),
        .S({\cal_tmp[12]_carry__5_i_1_n_7 ,\cal_tmp[12]_carry__5_i_2_n_7 ,\cal_tmp[12]_carry__5_i_3_n_7 ,\cal_tmp[12]_carry__5_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__5_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [26]),
        .O(\cal_tmp[12]_carry__5_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__5_i_2 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [25]),
        .O(\cal_tmp[12]_carry__5_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__5_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [24]),
        .O(\cal_tmp[12]_carry__5_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__5_i_4 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [23]),
        .O(\cal_tmp[12]_carry__5_i_4_n_7 ));
  CARRY4 \cal_tmp[12]_carry__6 
       (.CI(\cal_tmp[12]_carry__5_n_7 ),
        .CO(\NLW_cal_tmp[12]_carry__6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[12]_carry__6_O_UNCONNECTED [3:1],\cal_tmp[12]_72 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [2]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [3]),
        .O(\cal_tmp[12]_carry_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry_i_2 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [1]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [2]),
        .O(\cal_tmp[12]_carry_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [0]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [1]),
        .O(\cal_tmp[12]_carry_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry_i_4 
       (.I0(\loop[11].dividend_tmp_reg[12][28]__0_n_7 ),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [0]),
        .O(\cal_tmp[12]_carry_i_4_n_7 ));
  CARRY4 \cal_tmp[13]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[13]_carry_n_7 ,\cal_tmp[13]_carry_n_8 ,\cal_tmp[13]_carry_n_9 ,\cal_tmp[13]_carry_n_10 }),
        .CYINIT(1'b1),
        .DI({\loop[12].remd_tmp_reg[13]_27 [2:0],\loop[12].dividend_tmp_reg[13][28]__0_n_7 }),
        .O({\cal_tmp[13]_carry_n_11 ,\cal_tmp[13]_carry_n_12 ,\cal_tmp[13]_carry_n_13 ,\cal_tmp[13]_carry_n_14 }),
        .S({\cal_tmp[13]_carry_i_1_n_7 ,\cal_tmp[13]_carry_i_2_n_7 ,\cal_tmp[13]_carry_i_3_n_7 ,\cal_tmp[13]_carry_i_4_n_7 }));
  CARRY4 \cal_tmp[13]_carry__0 
       (.CI(\cal_tmp[13]_carry_n_7 ),
        .CO({\cal_tmp[13]_carry__0_n_7 ,\cal_tmp[13]_carry__0_n_8 ,\cal_tmp[13]_carry__0_n_9 ,\cal_tmp[13]_carry__0_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[12].remd_tmp_reg[13]_27 [6:3]),
        .O({\cal_tmp[13]_carry__0_n_11 ,\cal_tmp[13]_carry__0_n_12 ,\cal_tmp[13]_carry__0_n_13 ,\cal_tmp[13]_carry__0_n_14 }),
        .S({\cal_tmp[13]_carry__0_i_1_n_7 ,\cal_tmp[13]_carry__0_i_2_n_7 ,\cal_tmp[13]_carry__0_i_3_n_7 ,\cal_tmp[13]_carry__0_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__0_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [6]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [7]),
        .O(\cal_tmp[13]_carry__0_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__0_i_2 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [5]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [6]),
        .O(\cal_tmp[13]_carry__0_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__0_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [4]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [5]),
        .O(\cal_tmp[13]_carry__0_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__0_i_4 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [3]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [4]),
        .O(\cal_tmp[13]_carry__0_i_4_n_7 ));
  CARRY4 \cal_tmp[13]_carry__1 
       (.CI(\cal_tmp[13]_carry__0_n_7 ),
        .CO({\cal_tmp[13]_carry__1_n_7 ,\cal_tmp[13]_carry__1_n_8 ,\cal_tmp[13]_carry__1_n_9 ,\cal_tmp[13]_carry__1_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[12].remd_tmp_reg[13]_27 [10:7]),
        .O({\cal_tmp[13]_carry__1_n_11 ,\cal_tmp[13]_carry__1_n_12 ,\cal_tmp[13]_carry__1_n_13 ,\cal_tmp[13]_carry__1_n_14 }),
        .S({\cal_tmp[13]_carry__1_i_1_n_7 ,\cal_tmp[13]_carry__1_i_2_n_7 ,\cal_tmp[13]_carry__1_i_3_n_7 ,\cal_tmp[13]_carry__1_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__1_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [10]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [11]),
        .O(\cal_tmp[13]_carry__1_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__1_i_2 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [9]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [10]),
        .O(\cal_tmp[13]_carry__1_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__1_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [8]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [9]),
        .O(\cal_tmp[13]_carry__1_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__1_i_4 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [7]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [8]),
        .O(\cal_tmp[13]_carry__1_i_4_n_7 ));
  CARRY4 \cal_tmp[13]_carry__2 
       (.CI(\cal_tmp[13]_carry__1_n_7 ),
        .CO({\cal_tmp[13]_carry__2_n_7 ,\cal_tmp[13]_carry__2_n_8 ,\cal_tmp[13]_carry__2_n_9 ,\cal_tmp[13]_carry__2_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[12].remd_tmp_reg[13]_27 [14:11]),
        .O({\cal_tmp[13]_carry__2_n_11 ,\cal_tmp[13]_carry__2_n_12 ,\cal_tmp[13]_carry__2_n_13 ,\cal_tmp[13]_carry__2_n_14 }),
        .S({\cal_tmp[13]_carry__2_i_1_n_7 ,\cal_tmp[13]_carry__2_i_2_n_7 ,\cal_tmp[13]_carry__2_i_3_n_7 ,\cal_tmp[13]_carry__2_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__2_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [14]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [15]),
        .O(\cal_tmp[13]_carry__2_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__2_i_2 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [13]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [14]),
        .O(\cal_tmp[13]_carry__2_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__2_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [12]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [13]),
        .O(\cal_tmp[13]_carry__2_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__2_i_4 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [11]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [12]),
        .O(\cal_tmp[13]_carry__2_i_4_n_7 ));
  CARRY4 \cal_tmp[13]_carry__3 
       (.CI(\cal_tmp[13]_carry__2_n_7 ),
        .CO({\cal_tmp[13]_carry__3_n_7 ,\cal_tmp[13]_carry__3_n_8 ,\cal_tmp[13]_carry__3_n_9 ,\cal_tmp[13]_carry__3_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[12].remd_tmp_reg[13]_27 [18:15]),
        .O({\cal_tmp[13]_carry__3_n_11 ,\cal_tmp[13]_carry__3_n_12 ,\cal_tmp[13]_carry__3_n_13 ,\cal_tmp[13]_carry__3_n_14 }),
        .S({\cal_tmp[13]_carry__3_i_1_n_7 ,\cal_tmp[13]_carry__3_i_2_n_7 ,\cal_tmp[13]_carry__3_i_3_n_7 ,\cal_tmp[13]_carry__3_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__3_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [18]),
        .O(\cal_tmp[13]_carry__3_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__3_i_2 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [17]),
        .O(\cal_tmp[13]_carry__3_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__3_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [16]),
        .O(\cal_tmp[13]_carry__3_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__3_i_4 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [15]),
        .O(\cal_tmp[13]_carry__3_i_4_n_7 ));
  CARRY4 \cal_tmp[13]_carry__4 
       (.CI(\cal_tmp[13]_carry__3_n_7 ),
        .CO({\cal_tmp[13]_carry__4_n_7 ,\cal_tmp[13]_carry__4_n_8 ,\cal_tmp[13]_carry__4_n_9 ,\cal_tmp[13]_carry__4_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[12].remd_tmp_reg[13]_27 [22:19]),
        .O({\cal_tmp[13]_carry__4_n_11 ,\cal_tmp[13]_carry__4_n_12 ,\cal_tmp[13]_carry__4_n_13 ,\cal_tmp[13]_carry__4_n_14 }),
        .S({\cal_tmp[13]_carry__4_i_1_n_7 ,\cal_tmp[13]_carry__4_i_2_n_7 ,\cal_tmp[13]_carry__4_i_3_n_7 ,\cal_tmp[13]_carry__4_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__4_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [22]),
        .O(\cal_tmp[13]_carry__4_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__4_i_2 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [21]),
        .O(\cal_tmp[13]_carry__4_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__4_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [20]),
        .O(\cal_tmp[13]_carry__4_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__4_i_4 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [19]),
        .O(\cal_tmp[13]_carry__4_i_4_n_7 ));
  CARRY4 \cal_tmp[13]_carry__5 
       (.CI(\cal_tmp[13]_carry__4_n_7 ),
        .CO({\cal_tmp[13]_carry__5_n_7 ,\cal_tmp[13]_carry__5_n_8 ,\cal_tmp[13]_carry__5_n_9 ,\cal_tmp[13]_carry__5_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[12].remd_tmp_reg[13]_27 [26:23]),
        .O({\cal_tmp[13]_carry__5_n_11 ,\cal_tmp[13]_carry__5_n_12 ,\cal_tmp[13]_carry__5_n_13 ,\cal_tmp[13]_carry__5_n_14 }),
        .S({\cal_tmp[13]_carry__5_i_1_n_7 ,\cal_tmp[13]_carry__5_i_2_n_7 ,\cal_tmp[13]_carry__5_i_3_n_7 ,\cal_tmp[13]_carry__5_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__5_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [26]),
        .O(\cal_tmp[13]_carry__5_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__5_i_2 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [25]),
        .O(\cal_tmp[13]_carry__5_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__5_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [24]),
        .O(\cal_tmp[13]_carry__5_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__5_i_4 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [23]),
        .O(\cal_tmp[13]_carry__5_i_4_n_7 ));
  CARRY4 \cal_tmp[13]_carry__6 
       (.CI(\cal_tmp[13]_carry__5_n_7 ),
        .CO({\NLW_cal_tmp[13]_carry__6_CO_UNCONNECTED [3:1],\cal_tmp[13]_carry__6_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[12].remd_tmp_reg[13]_27 [27]}),
        .O({\NLW_cal_tmp[13]_carry__6_O_UNCONNECTED [3:2],\cal_tmp[13]_58 ,\NLW_cal_tmp[13]_carry__6_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,1'b1,\cal_tmp[13]_carry__6_i_1_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__6_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [27]),
        .O(\cal_tmp[13]_carry__6_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [2]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [3]),
        .O(\cal_tmp[13]_carry_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry_i_2 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [1]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [2]),
        .O(\cal_tmp[13]_carry_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [0]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [1]),
        .O(\cal_tmp[13]_carry_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry_i_4 
       (.I0(\loop[12].dividend_tmp_reg[13][28]__0_n_7 ),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [0]),
        .O(\cal_tmp[13]_carry_i_4_n_7 ));
  CARRY4 \cal_tmp[14]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[14]_carry_n_7 ,\cal_tmp[14]_carry_n_8 ,\cal_tmp[14]_carry_n_9 ,\cal_tmp[14]_carry_n_10 }),
        .CYINIT(1'b1),
        .DI({\loop[13].remd_tmp_reg[14]_29 [2:0],\loop[13].dividend_tmp_reg[14][28]__0_n_7 }),
        .O({\cal_tmp[14]_carry_n_11 ,\cal_tmp[14]_carry_n_12 ,\cal_tmp[14]_carry_n_13 ,\cal_tmp[14]_carry_n_14 }),
        .S({\cal_tmp[14]_carry_i_1_n_7 ,\cal_tmp[14]_carry_i_2_n_7 ,\cal_tmp[14]_carry_i_3_n_7 ,\cal_tmp[14]_carry_i_4_n_7 }));
  CARRY4 \cal_tmp[14]_carry__0 
       (.CI(\cal_tmp[14]_carry_n_7 ),
        .CO({\cal_tmp[14]_carry__0_n_7 ,\cal_tmp[14]_carry__0_n_8 ,\cal_tmp[14]_carry__0_n_9 ,\cal_tmp[14]_carry__0_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[13].remd_tmp_reg[14]_29 [6:3]),
        .O({\cal_tmp[14]_carry__0_n_11 ,\cal_tmp[14]_carry__0_n_12 ,\cal_tmp[14]_carry__0_n_13 ,\cal_tmp[14]_carry__0_n_14 }),
        .S({\cal_tmp[14]_carry__0_i_1_n_7 ,\cal_tmp[14]_carry__0_i_2_n_7 ,\cal_tmp[14]_carry__0_i_3_n_7 ,\cal_tmp[14]_carry__0_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__0_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [6]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [7]),
        .O(\cal_tmp[14]_carry__0_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__0_i_2 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [5]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [6]),
        .O(\cal_tmp[14]_carry__0_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__0_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [4]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [5]),
        .O(\cal_tmp[14]_carry__0_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__0_i_4 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [3]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [4]),
        .O(\cal_tmp[14]_carry__0_i_4_n_7 ));
  CARRY4 \cal_tmp[14]_carry__1 
       (.CI(\cal_tmp[14]_carry__0_n_7 ),
        .CO({\cal_tmp[14]_carry__1_n_7 ,\cal_tmp[14]_carry__1_n_8 ,\cal_tmp[14]_carry__1_n_9 ,\cal_tmp[14]_carry__1_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[13].remd_tmp_reg[14]_29 [10:7]),
        .O({\cal_tmp[14]_carry__1_n_11 ,\cal_tmp[14]_carry__1_n_12 ,\cal_tmp[14]_carry__1_n_13 ,\cal_tmp[14]_carry__1_n_14 }),
        .S({\cal_tmp[14]_carry__1_i_1_n_7 ,\cal_tmp[14]_carry__1_i_2_n_7 ,\cal_tmp[14]_carry__1_i_3_n_7 ,\cal_tmp[14]_carry__1_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__1_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [10]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [11]),
        .O(\cal_tmp[14]_carry__1_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__1_i_2 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [9]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [10]),
        .O(\cal_tmp[14]_carry__1_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__1_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [8]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [9]),
        .O(\cal_tmp[14]_carry__1_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__1_i_4 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [7]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [8]),
        .O(\cal_tmp[14]_carry__1_i_4_n_7 ));
  CARRY4 \cal_tmp[14]_carry__2 
       (.CI(\cal_tmp[14]_carry__1_n_7 ),
        .CO({\cal_tmp[14]_carry__2_n_7 ,\cal_tmp[14]_carry__2_n_8 ,\cal_tmp[14]_carry__2_n_9 ,\cal_tmp[14]_carry__2_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[13].remd_tmp_reg[14]_29 [14:11]),
        .O({\cal_tmp[14]_carry__2_n_11 ,\cal_tmp[14]_carry__2_n_12 ,\cal_tmp[14]_carry__2_n_13 ,\cal_tmp[14]_carry__2_n_14 }),
        .S({\cal_tmp[14]_carry__2_i_1_n_7 ,\cal_tmp[14]_carry__2_i_2_n_7 ,\cal_tmp[14]_carry__2_i_3_n_7 ,\cal_tmp[14]_carry__2_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__2_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [14]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [15]),
        .O(\cal_tmp[14]_carry__2_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__2_i_2 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [13]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [14]),
        .O(\cal_tmp[14]_carry__2_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__2_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [12]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [13]),
        .O(\cal_tmp[14]_carry__2_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__2_i_4 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [11]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [12]),
        .O(\cal_tmp[14]_carry__2_i_4_n_7 ));
  CARRY4 \cal_tmp[14]_carry__3 
       (.CI(\cal_tmp[14]_carry__2_n_7 ),
        .CO({\cal_tmp[14]_carry__3_n_7 ,\cal_tmp[14]_carry__3_n_8 ,\cal_tmp[14]_carry__3_n_9 ,\cal_tmp[14]_carry__3_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[13].remd_tmp_reg[14]_29 [18:15]),
        .O({\cal_tmp[14]_carry__3_n_11 ,\cal_tmp[14]_carry__3_n_12 ,\cal_tmp[14]_carry__3_n_13 ,\cal_tmp[14]_carry__3_n_14 }),
        .S({\cal_tmp[14]_carry__3_i_1_n_7 ,\cal_tmp[14]_carry__3_i_2_n_7 ,\cal_tmp[14]_carry__3_i_3_n_7 ,\cal_tmp[14]_carry__3_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__3_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [18]),
        .O(\cal_tmp[14]_carry__3_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__3_i_2 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [17]),
        .O(\cal_tmp[14]_carry__3_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__3_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [16]),
        .O(\cal_tmp[14]_carry__3_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__3_i_4 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [15]),
        .O(\cal_tmp[14]_carry__3_i_4_n_7 ));
  CARRY4 \cal_tmp[14]_carry__4 
       (.CI(\cal_tmp[14]_carry__3_n_7 ),
        .CO({\cal_tmp[14]_carry__4_n_7 ,\cal_tmp[14]_carry__4_n_8 ,\cal_tmp[14]_carry__4_n_9 ,\cal_tmp[14]_carry__4_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[13].remd_tmp_reg[14]_29 [22:19]),
        .O({\cal_tmp[14]_carry__4_n_11 ,\cal_tmp[14]_carry__4_n_12 ,\cal_tmp[14]_carry__4_n_13 ,\cal_tmp[14]_carry__4_n_14 }),
        .S({\cal_tmp[14]_carry__4_i_1_n_7 ,\cal_tmp[14]_carry__4_i_2_n_7 ,\cal_tmp[14]_carry__4_i_3_n_7 ,\cal_tmp[14]_carry__4_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__4_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [22]),
        .O(\cal_tmp[14]_carry__4_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__4_i_2 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [21]),
        .O(\cal_tmp[14]_carry__4_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__4_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [20]),
        .O(\cal_tmp[14]_carry__4_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__4_i_4 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [19]),
        .O(\cal_tmp[14]_carry__4_i_4_n_7 ));
  CARRY4 \cal_tmp[14]_carry__5 
       (.CI(\cal_tmp[14]_carry__4_n_7 ),
        .CO({\cal_tmp[14]_carry__5_n_7 ,\cal_tmp[14]_carry__5_n_8 ,\cal_tmp[14]_carry__5_n_9 ,\cal_tmp[14]_carry__5_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[13].remd_tmp_reg[14]_29 [26:23]),
        .O({\cal_tmp[14]_carry__5_n_11 ,\cal_tmp[14]_carry__5_n_12 ,\cal_tmp[14]_carry__5_n_13 ,\cal_tmp[14]_carry__5_n_14 }),
        .S({\cal_tmp[14]_carry__5_i_1_n_7 ,\cal_tmp[14]_carry__5_i_2_n_7 ,\cal_tmp[14]_carry__5_i_3_n_7 ,\cal_tmp[14]_carry__5_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__5_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [26]),
        .O(\cal_tmp[14]_carry__5_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__5_i_2 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [25]),
        .O(\cal_tmp[14]_carry__5_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__5_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [24]),
        .O(\cal_tmp[14]_carry__5_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__5_i_4 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [23]),
        .O(\cal_tmp[14]_carry__5_i_4_n_7 ));
  CARRY4 \cal_tmp[14]_carry__6 
       (.CI(\cal_tmp[14]_carry__5_n_7 ),
        .CO({\NLW_cal_tmp[14]_carry__6_CO_UNCONNECTED [3:1],\cal_tmp[14]_carry__6_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[13].remd_tmp_reg[14]_29 [27]}),
        .O({\NLW_cal_tmp[14]_carry__6_O_UNCONNECTED [3:2],\cal_tmp[14]_59 ,\NLW_cal_tmp[14]_carry__6_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,1'b1,\cal_tmp[14]_carry__6_i_1_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__6_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [27]),
        .O(\cal_tmp[14]_carry__6_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [2]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [3]),
        .O(\cal_tmp[14]_carry_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry_i_2 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [1]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [2]),
        .O(\cal_tmp[14]_carry_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [0]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [1]),
        .O(\cal_tmp[14]_carry_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry_i_4 
       (.I0(\loop[13].dividend_tmp_reg[14][28]__0_n_7 ),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [0]),
        .O(\cal_tmp[14]_carry_i_4_n_7 ));
  CARRY4 \cal_tmp[15]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[15]_carry_n_7 ,\cal_tmp[15]_carry_n_8 ,\cal_tmp[15]_carry_n_9 ,\cal_tmp[15]_carry_n_10 }),
        .CYINIT(1'b1),
        .DI({\loop[14].remd_tmp_reg[15]_31 [2:0],\loop[14].dividend_tmp_reg[15][28]__0_n_7 }),
        .O({\cal_tmp[15]_carry_n_11 ,\cal_tmp[15]_carry_n_12 ,\cal_tmp[15]_carry_n_13 ,\cal_tmp[15]_carry_n_14 }),
        .S({\cal_tmp[15]_carry_i_1_n_7 ,\cal_tmp[15]_carry_i_2_n_7 ,\cal_tmp[15]_carry_i_3_n_7 ,\cal_tmp[15]_carry_i_4_n_7 }));
  CARRY4 \cal_tmp[15]_carry__0 
       (.CI(\cal_tmp[15]_carry_n_7 ),
        .CO({\cal_tmp[15]_carry__0_n_7 ,\cal_tmp[15]_carry__0_n_8 ,\cal_tmp[15]_carry__0_n_9 ,\cal_tmp[15]_carry__0_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[14].remd_tmp_reg[15]_31 [6:3]),
        .O({\cal_tmp[15]_carry__0_n_11 ,\cal_tmp[15]_carry__0_n_12 ,\cal_tmp[15]_carry__0_n_13 ,\cal_tmp[15]_carry__0_n_14 }),
        .S({\cal_tmp[15]_carry__0_i_1_n_7 ,\cal_tmp[15]_carry__0_i_2_n_7 ,\cal_tmp[15]_carry__0_i_3_n_7 ,\cal_tmp[15]_carry__0_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__0_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [6]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [7]),
        .O(\cal_tmp[15]_carry__0_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__0_i_2 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [5]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [6]),
        .O(\cal_tmp[15]_carry__0_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__0_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [4]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [5]),
        .O(\cal_tmp[15]_carry__0_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__0_i_4 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [3]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [4]),
        .O(\cal_tmp[15]_carry__0_i_4_n_7 ));
  CARRY4 \cal_tmp[15]_carry__1 
       (.CI(\cal_tmp[15]_carry__0_n_7 ),
        .CO({\cal_tmp[15]_carry__1_n_7 ,\cal_tmp[15]_carry__1_n_8 ,\cal_tmp[15]_carry__1_n_9 ,\cal_tmp[15]_carry__1_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[14].remd_tmp_reg[15]_31 [10:7]),
        .O({\cal_tmp[15]_carry__1_n_11 ,\cal_tmp[15]_carry__1_n_12 ,\cal_tmp[15]_carry__1_n_13 ,\cal_tmp[15]_carry__1_n_14 }),
        .S({\cal_tmp[15]_carry__1_i_1_n_7 ,\cal_tmp[15]_carry__1_i_2_n_7 ,\cal_tmp[15]_carry__1_i_3_n_7 ,\cal_tmp[15]_carry__1_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__1_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [10]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [11]),
        .O(\cal_tmp[15]_carry__1_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__1_i_2 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [9]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [10]),
        .O(\cal_tmp[15]_carry__1_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__1_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [8]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [9]),
        .O(\cal_tmp[15]_carry__1_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__1_i_4 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [7]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [8]),
        .O(\cal_tmp[15]_carry__1_i_4_n_7 ));
  CARRY4 \cal_tmp[15]_carry__2 
       (.CI(\cal_tmp[15]_carry__1_n_7 ),
        .CO({\cal_tmp[15]_carry__2_n_7 ,\cal_tmp[15]_carry__2_n_8 ,\cal_tmp[15]_carry__2_n_9 ,\cal_tmp[15]_carry__2_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[14].remd_tmp_reg[15]_31 [14:11]),
        .O({\cal_tmp[15]_carry__2_n_11 ,\cal_tmp[15]_carry__2_n_12 ,\cal_tmp[15]_carry__2_n_13 ,\cal_tmp[15]_carry__2_n_14 }),
        .S({\cal_tmp[15]_carry__2_i_1_n_7 ,\cal_tmp[15]_carry__2_i_2_n_7 ,\cal_tmp[15]_carry__2_i_3_n_7 ,\cal_tmp[15]_carry__2_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__2_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [14]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [15]),
        .O(\cal_tmp[15]_carry__2_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__2_i_2 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [13]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [14]),
        .O(\cal_tmp[15]_carry__2_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__2_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [12]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [13]),
        .O(\cal_tmp[15]_carry__2_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__2_i_4 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [11]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [12]),
        .O(\cal_tmp[15]_carry__2_i_4_n_7 ));
  CARRY4 \cal_tmp[15]_carry__3 
       (.CI(\cal_tmp[15]_carry__2_n_7 ),
        .CO({\cal_tmp[15]_carry__3_n_7 ,\cal_tmp[15]_carry__3_n_8 ,\cal_tmp[15]_carry__3_n_9 ,\cal_tmp[15]_carry__3_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[14].remd_tmp_reg[15]_31 [18:15]),
        .O({\cal_tmp[15]_carry__3_n_11 ,\cal_tmp[15]_carry__3_n_12 ,\cal_tmp[15]_carry__3_n_13 ,\cal_tmp[15]_carry__3_n_14 }),
        .S({\cal_tmp[15]_carry__3_i_1_n_7 ,\cal_tmp[15]_carry__3_i_2_n_7 ,\cal_tmp[15]_carry__3_i_3_n_7 ,\cal_tmp[15]_carry__3_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__3_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [18]),
        .O(\cal_tmp[15]_carry__3_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__3_i_2 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [17]),
        .O(\cal_tmp[15]_carry__3_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__3_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [16]),
        .O(\cal_tmp[15]_carry__3_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__3_i_4 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [15]),
        .O(\cal_tmp[15]_carry__3_i_4_n_7 ));
  CARRY4 \cal_tmp[15]_carry__4 
       (.CI(\cal_tmp[15]_carry__3_n_7 ),
        .CO({\cal_tmp[15]_carry__4_n_7 ,\cal_tmp[15]_carry__4_n_8 ,\cal_tmp[15]_carry__4_n_9 ,\cal_tmp[15]_carry__4_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[14].remd_tmp_reg[15]_31 [22:19]),
        .O({\cal_tmp[15]_carry__4_n_11 ,\cal_tmp[15]_carry__4_n_12 ,\cal_tmp[15]_carry__4_n_13 ,\cal_tmp[15]_carry__4_n_14 }),
        .S({\cal_tmp[15]_carry__4_i_1_n_7 ,\cal_tmp[15]_carry__4_i_2_n_7 ,\cal_tmp[15]_carry__4_i_3_n_7 ,\cal_tmp[15]_carry__4_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__4_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [22]),
        .O(\cal_tmp[15]_carry__4_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__4_i_2 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [21]),
        .O(\cal_tmp[15]_carry__4_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__4_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [20]),
        .O(\cal_tmp[15]_carry__4_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__4_i_4 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [19]),
        .O(\cal_tmp[15]_carry__4_i_4_n_7 ));
  CARRY4 \cal_tmp[15]_carry__5 
       (.CI(\cal_tmp[15]_carry__4_n_7 ),
        .CO({\cal_tmp[15]_carry__5_n_7 ,\cal_tmp[15]_carry__5_n_8 ,\cal_tmp[15]_carry__5_n_9 ,\cal_tmp[15]_carry__5_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[14].remd_tmp_reg[15]_31 [26:23]),
        .O({\cal_tmp[15]_carry__5_n_11 ,\cal_tmp[15]_carry__5_n_12 ,\cal_tmp[15]_carry__5_n_13 ,\cal_tmp[15]_carry__5_n_14 }),
        .S({\cal_tmp[15]_carry__5_i_1_n_7 ,\cal_tmp[15]_carry__5_i_2_n_7 ,\cal_tmp[15]_carry__5_i_3_n_7 ,\cal_tmp[15]_carry__5_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__5_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [26]),
        .O(\cal_tmp[15]_carry__5_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__5_i_2 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [25]),
        .O(\cal_tmp[15]_carry__5_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__5_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [24]),
        .O(\cal_tmp[15]_carry__5_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__5_i_4 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [23]),
        .O(\cal_tmp[15]_carry__5_i_4_n_7 ));
  CARRY4 \cal_tmp[15]_carry__6 
       (.CI(\cal_tmp[15]_carry__5_n_7 ),
        .CO({\NLW_cal_tmp[15]_carry__6_CO_UNCONNECTED [3:1],\cal_tmp[15]_carry__6_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[14].remd_tmp_reg[15]_31 [27]}),
        .O({\NLW_cal_tmp[15]_carry__6_O_UNCONNECTED [3:2],\cal_tmp[15]_60 ,\NLW_cal_tmp[15]_carry__6_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,1'b1,\cal_tmp[15]_carry__6_i_1_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__6_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [27]),
        .O(\cal_tmp[15]_carry__6_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [2]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [3]),
        .O(\cal_tmp[15]_carry_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry_i_2 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [1]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [2]),
        .O(\cal_tmp[15]_carry_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [0]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [1]),
        .O(\cal_tmp[15]_carry_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry_i_4 
       (.I0(\loop[14].dividend_tmp_reg[15][28]__0_n_7 ),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [0]),
        .O(\cal_tmp[15]_carry_i_4_n_7 ));
  CARRY4 \cal_tmp[16]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[16]_carry_n_7 ,\cal_tmp[16]_carry_n_8 ,\cal_tmp[16]_carry_n_9 ,\cal_tmp[16]_carry_n_10 }),
        .CYINIT(1'b1),
        .DI({\loop[15].remd_tmp_reg[16]_33 [2:0],1'b0}),
        .O({\cal_tmp[16]_carry_n_11 ,\cal_tmp[16]_carry_n_12 ,\cal_tmp[16]_carry_n_13 ,\cal_tmp[16]_carry_n_14 }),
        .S({\cal_tmp[16]_carry_i_1_n_7 ,\cal_tmp[16]_carry_i_2_n_7 ,\cal_tmp[16]_carry_i_3_n_7 ,\cal_tmp[16]_carry_i_4_n_7 }));
  CARRY4 \cal_tmp[16]_carry__0 
       (.CI(\cal_tmp[16]_carry_n_7 ),
        .CO({\cal_tmp[16]_carry__0_n_7 ,\cal_tmp[16]_carry__0_n_8 ,\cal_tmp[16]_carry__0_n_9 ,\cal_tmp[16]_carry__0_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[15].remd_tmp_reg[16]_33 [6:3]),
        .O({\cal_tmp[16]_carry__0_n_11 ,\cal_tmp[16]_carry__0_n_12 ,\cal_tmp[16]_carry__0_n_13 ,\cal_tmp[16]_carry__0_n_14 }),
        .S({\cal_tmp[16]_carry__0_i_1_n_7 ,\cal_tmp[16]_carry__0_i_2_n_7 ,\cal_tmp[16]_carry__0_i_3_n_7 ,\cal_tmp[16]_carry__0_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__0_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [6]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [7]),
        .O(\cal_tmp[16]_carry__0_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__0_i_2 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [5]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [6]),
        .O(\cal_tmp[16]_carry__0_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__0_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [4]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [5]),
        .O(\cal_tmp[16]_carry__0_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__0_i_4 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [3]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [4]),
        .O(\cal_tmp[16]_carry__0_i_4_n_7 ));
  CARRY4 \cal_tmp[16]_carry__1 
       (.CI(\cal_tmp[16]_carry__0_n_7 ),
        .CO({\cal_tmp[16]_carry__1_n_7 ,\cal_tmp[16]_carry__1_n_8 ,\cal_tmp[16]_carry__1_n_9 ,\cal_tmp[16]_carry__1_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[15].remd_tmp_reg[16]_33 [10:7]),
        .O({\cal_tmp[16]_carry__1_n_11 ,\cal_tmp[16]_carry__1_n_12 ,\cal_tmp[16]_carry__1_n_13 ,\cal_tmp[16]_carry__1_n_14 }),
        .S({\cal_tmp[16]_carry__1_i_1_n_7 ,\cal_tmp[16]_carry__1_i_2_n_7 ,\cal_tmp[16]_carry__1_i_3_n_7 ,\cal_tmp[16]_carry__1_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__1_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [10]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [11]),
        .O(\cal_tmp[16]_carry__1_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__1_i_2 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [9]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [10]),
        .O(\cal_tmp[16]_carry__1_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__1_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [8]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [9]),
        .O(\cal_tmp[16]_carry__1_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__1_i_4 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [7]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [8]),
        .O(\cal_tmp[16]_carry__1_i_4_n_7 ));
  CARRY4 \cal_tmp[16]_carry__2 
       (.CI(\cal_tmp[16]_carry__1_n_7 ),
        .CO({\cal_tmp[16]_carry__2_n_7 ,\cal_tmp[16]_carry__2_n_8 ,\cal_tmp[16]_carry__2_n_9 ,\cal_tmp[16]_carry__2_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[15].remd_tmp_reg[16]_33 [14:11]),
        .O({\cal_tmp[16]_carry__2_n_11 ,\cal_tmp[16]_carry__2_n_12 ,\cal_tmp[16]_carry__2_n_13 ,\cal_tmp[16]_carry__2_n_14 }),
        .S({\cal_tmp[16]_carry__2_i_1_n_7 ,\cal_tmp[16]_carry__2_i_2_n_7 ,\cal_tmp[16]_carry__2_i_3_n_7 ,\cal_tmp[16]_carry__2_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__2_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [14]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [15]),
        .O(\cal_tmp[16]_carry__2_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__2_i_2 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [13]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [14]),
        .O(\cal_tmp[16]_carry__2_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__2_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [12]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [13]),
        .O(\cal_tmp[16]_carry__2_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__2_i_4 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [11]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [12]),
        .O(\cal_tmp[16]_carry__2_i_4_n_7 ));
  CARRY4 \cal_tmp[16]_carry__3 
       (.CI(\cal_tmp[16]_carry__2_n_7 ),
        .CO({\cal_tmp[16]_carry__3_n_7 ,\cal_tmp[16]_carry__3_n_8 ,\cal_tmp[16]_carry__3_n_9 ,\cal_tmp[16]_carry__3_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[15].remd_tmp_reg[16]_33 [18:15]),
        .O({\cal_tmp[16]_carry__3_n_11 ,\cal_tmp[16]_carry__3_n_12 ,\cal_tmp[16]_carry__3_n_13 ,\cal_tmp[16]_carry__3_n_14 }),
        .S({\cal_tmp[16]_carry__3_i_1_n_7 ,\cal_tmp[16]_carry__3_i_2_n_7 ,\cal_tmp[16]_carry__3_i_3_n_7 ,\cal_tmp[16]_carry__3_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__3_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [18]),
        .O(\cal_tmp[16]_carry__3_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__3_i_2 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [17]),
        .O(\cal_tmp[16]_carry__3_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__3_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [16]),
        .O(\cal_tmp[16]_carry__3_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__3_i_4 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [15]),
        .O(\cal_tmp[16]_carry__3_i_4_n_7 ));
  CARRY4 \cal_tmp[16]_carry__4 
       (.CI(\cal_tmp[16]_carry__3_n_7 ),
        .CO({\cal_tmp[16]_carry__4_n_7 ,\cal_tmp[16]_carry__4_n_8 ,\cal_tmp[16]_carry__4_n_9 ,\cal_tmp[16]_carry__4_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[15].remd_tmp_reg[16]_33 [22:19]),
        .O({\cal_tmp[16]_carry__4_n_11 ,\cal_tmp[16]_carry__4_n_12 ,\cal_tmp[16]_carry__4_n_13 ,\cal_tmp[16]_carry__4_n_14 }),
        .S({\cal_tmp[16]_carry__4_i_1_n_7 ,\cal_tmp[16]_carry__4_i_2_n_7 ,\cal_tmp[16]_carry__4_i_3_n_7 ,\cal_tmp[16]_carry__4_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__4_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [22]),
        .O(\cal_tmp[16]_carry__4_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__4_i_2 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [21]),
        .O(\cal_tmp[16]_carry__4_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__4_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [20]),
        .O(\cal_tmp[16]_carry__4_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__4_i_4 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [19]),
        .O(\cal_tmp[16]_carry__4_i_4_n_7 ));
  CARRY4 \cal_tmp[16]_carry__5 
       (.CI(\cal_tmp[16]_carry__4_n_7 ),
        .CO({\cal_tmp[16]_carry__5_n_7 ,\cal_tmp[16]_carry__5_n_8 ,\cal_tmp[16]_carry__5_n_9 ,\cal_tmp[16]_carry__5_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[15].remd_tmp_reg[16]_33 [26:23]),
        .O({\cal_tmp[16]_carry__5_n_11 ,\cal_tmp[16]_carry__5_n_12 ,\cal_tmp[16]_carry__5_n_13 ,\cal_tmp[16]_carry__5_n_14 }),
        .S({\cal_tmp[16]_carry__5_i_1_n_7 ,\cal_tmp[16]_carry__5_i_2_n_7 ,\cal_tmp[16]_carry__5_i_3_n_7 ,\cal_tmp[16]_carry__5_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__5_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [26]),
        .O(\cal_tmp[16]_carry__5_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__5_i_2 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [25]),
        .O(\cal_tmp[16]_carry__5_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__5_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [24]),
        .O(\cal_tmp[16]_carry__5_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__5_i_4 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [23]),
        .O(\cal_tmp[16]_carry__5_i_4_n_7 ));
  CARRY4 \cal_tmp[16]_carry__6 
       (.CI(\cal_tmp[16]_carry__5_n_7 ),
        .CO({\NLW_cal_tmp[16]_carry__6_CO_UNCONNECTED [3:1],\cal_tmp[16]_carry__6_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[15].remd_tmp_reg[16]_33 [27]}),
        .O(\NLW_cal_tmp[16]_carry__6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cal_tmp[16]_carry__6_i_1_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__6_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [27]),
        .O(\cal_tmp[16]_carry__6_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [2]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [3]),
        .O(\cal_tmp[16]_carry_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry_i_2 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [1]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [2]),
        .O(\cal_tmp[16]_carry_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [0]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [1]),
        .O(\cal_tmp[16]_carry_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry_i_4 
       (.I0(\loop[15].divisor_tmp_reg[16]_32 [0]),
        .O(\cal_tmp[16]_carry_i_4_n_7 ));
  CARRY4 \cal_tmp[17]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[17]_carry_n_7 ,\cal_tmp[17]_carry_n_8 ,\cal_tmp[17]_carry_n_9 ,\cal_tmp[17]_carry_n_10 }),
        .CYINIT(1'b1),
        .DI({\loop[16].remd_tmp_reg[17]_35 [2:0],1'b0}),
        .O({\cal_tmp[17]_carry_n_11 ,\cal_tmp[17]_carry_n_12 ,\cal_tmp[17]_carry_n_13 ,\cal_tmp[17]_carry_n_14 }),
        .S({\cal_tmp[17]_carry_i_1_n_7 ,\cal_tmp[17]_carry_i_2_n_7 ,\cal_tmp[17]_carry_i_3_n_7 ,\cal_tmp[17]_carry_i_4_n_7 }));
  CARRY4 \cal_tmp[17]_carry__0 
       (.CI(\cal_tmp[17]_carry_n_7 ),
        .CO({\cal_tmp[17]_carry__0_n_7 ,\cal_tmp[17]_carry__0_n_8 ,\cal_tmp[17]_carry__0_n_9 ,\cal_tmp[17]_carry__0_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[16].remd_tmp_reg[17]_35 [6:3]),
        .O({\cal_tmp[17]_carry__0_n_11 ,\cal_tmp[17]_carry__0_n_12 ,\cal_tmp[17]_carry__0_n_13 ,\cal_tmp[17]_carry__0_n_14 }),
        .S({\cal_tmp[17]_carry__0_i_1_n_7 ,\cal_tmp[17]_carry__0_i_2_n_7 ,\cal_tmp[17]_carry__0_i_3_n_7 ,\cal_tmp[17]_carry__0_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__0_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [6]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [7]),
        .O(\cal_tmp[17]_carry__0_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__0_i_2 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [5]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [6]),
        .O(\cal_tmp[17]_carry__0_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__0_i_3 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [4]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [5]),
        .O(\cal_tmp[17]_carry__0_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__0_i_4 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [3]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [4]),
        .O(\cal_tmp[17]_carry__0_i_4_n_7 ));
  CARRY4 \cal_tmp[17]_carry__1 
       (.CI(\cal_tmp[17]_carry__0_n_7 ),
        .CO({\cal_tmp[17]_carry__1_n_7 ,\cal_tmp[17]_carry__1_n_8 ,\cal_tmp[17]_carry__1_n_9 ,\cal_tmp[17]_carry__1_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[16].remd_tmp_reg[17]_35 [10:7]),
        .O({\cal_tmp[17]_carry__1_n_11 ,\cal_tmp[17]_carry__1_n_12 ,\cal_tmp[17]_carry__1_n_13 ,\cal_tmp[17]_carry__1_n_14 }),
        .S({\cal_tmp[17]_carry__1_i_1_n_7 ,\cal_tmp[17]_carry__1_i_2_n_7 ,\cal_tmp[17]_carry__1_i_3_n_7 ,\cal_tmp[17]_carry__1_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__1_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [10]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [11]),
        .O(\cal_tmp[17]_carry__1_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__1_i_2 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [9]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [10]),
        .O(\cal_tmp[17]_carry__1_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__1_i_3 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [8]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [9]),
        .O(\cal_tmp[17]_carry__1_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__1_i_4 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [7]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [8]),
        .O(\cal_tmp[17]_carry__1_i_4_n_7 ));
  CARRY4 \cal_tmp[17]_carry__2 
       (.CI(\cal_tmp[17]_carry__1_n_7 ),
        .CO({\cal_tmp[17]_carry__2_n_7 ,\cal_tmp[17]_carry__2_n_8 ,\cal_tmp[17]_carry__2_n_9 ,\cal_tmp[17]_carry__2_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[16].remd_tmp_reg[17]_35 [14:11]),
        .O({\cal_tmp[17]_carry__2_n_11 ,\cal_tmp[17]_carry__2_n_12 ,\cal_tmp[17]_carry__2_n_13 ,\cal_tmp[17]_carry__2_n_14 }),
        .S({\cal_tmp[17]_carry__2_i_1_n_7 ,\cal_tmp[17]_carry__2_i_2_n_7 ,\cal_tmp[17]_carry__2_i_3_n_7 ,\cal_tmp[17]_carry__2_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__2_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [14]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [15]),
        .O(\cal_tmp[17]_carry__2_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__2_i_2 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [13]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [14]),
        .O(\cal_tmp[17]_carry__2_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__2_i_3 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [12]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [13]),
        .O(\cal_tmp[17]_carry__2_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__2_i_4 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [11]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [12]),
        .O(\cal_tmp[17]_carry__2_i_4_n_7 ));
  CARRY4 \cal_tmp[17]_carry__3 
       (.CI(\cal_tmp[17]_carry__2_n_7 ),
        .CO({\cal_tmp[17]_carry__3_n_7 ,\cal_tmp[17]_carry__3_n_8 ,\cal_tmp[17]_carry__3_n_9 ,\cal_tmp[17]_carry__3_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[16].remd_tmp_reg[17]_35 [18:15]),
        .O({\cal_tmp[17]_carry__3_n_11 ,\cal_tmp[17]_carry__3_n_12 ,\cal_tmp[17]_carry__3_n_13 ,\cal_tmp[17]_carry__3_n_14 }),
        .S({\cal_tmp[17]_carry__3_i_1_n_7 ,\cal_tmp[17]_carry__3_i_2_n_7 ,\cal_tmp[17]_carry__3_i_3_n_7 ,\cal_tmp[17]_carry__3_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__3_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [18]),
        .O(\cal_tmp[17]_carry__3_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__3_i_2 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [17]),
        .O(\cal_tmp[17]_carry__3_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__3_i_3 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [16]),
        .O(\cal_tmp[17]_carry__3_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__3_i_4 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [15]),
        .O(\cal_tmp[17]_carry__3_i_4_n_7 ));
  CARRY4 \cal_tmp[17]_carry__4 
       (.CI(\cal_tmp[17]_carry__3_n_7 ),
        .CO({\cal_tmp[17]_carry__4_n_7 ,\cal_tmp[17]_carry__4_n_8 ,\cal_tmp[17]_carry__4_n_9 ,\cal_tmp[17]_carry__4_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[16].remd_tmp_reg[17]_35 [22:19]),
        .O({\cal_tmp[17]_carry__4_n_11 ,\cal_tmp[17]_carry__4_n_12 ,\cal_tmp[17]_carry__4_n_13 ,\cal_tmp[17]_carry__4_n_14 }),
        .S({\cal_tmp[17]_carry__4_i_1_n_7 ,\cal_tmp[17]_carry__4_i_2_n_7 ,\cal_tmp[17]_carry__4_i_3_n_7 ,\cal_tmp[17]_carry__4_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__4_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [22]),
        .O(\cal_tmp[17]_carry__4_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__4_i_2 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [21]),
        .O(\cal_tmp[17]_carry__4_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__4_i_3 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [20]),
        .O(\cal_tmp[17]_carry__4_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__4_i_4 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [19]),
        .O(\cal_tmp[17]_carry__4_i_4_n_7 ));
  CARRY4 \cal_tmp[17]_carry__5 
       (.CI(\cal_tmp[17]_carry__4_n_7 ),
        .CO({\cal_tmp[17]_carry__5_n_7 ,\cal_tmp[17]_carry__5_n_8 ,\cal_tmp[17]_carry__5_n_9 ,\cal_tmp[17]_carry__5_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[16].remd_tmp_reg[17]_35 [26:23]),
        .O({\cal_tmp[17]_carry__5_n_11 ,\cal_tmp[17]_carry__5_n_12 ,\cal_tmp[17]_carry__5_n_13 ,\cal_tmp[17]_carry__5_n_14 }),
        .S({\cal_tmp[17]_carry__5_i_1_n_7 ,\cal_tmp[17]_carry__5_i_2_n_7 ,\cal_tmp[17]_carry__5_i_3_n_7 ,\cal_tmp[17]_carry__5_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__5_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [26]),
        .O(\cal_tmp[17]_carry__5_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__5_i_2 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [25]),
        .O(\cal_tmp[17]_carry__5_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__5_i_3 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [24]),
        .O(\cal_tmp[17]_carry__5_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__5_i_4 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [23]),
        .O(\cal_tmp[17]_carry__5_i_4_n_7 ));
  CARRY4 \cal_tmp[17]_carry__6 
       (.CI(\cal_tmp[17]_carry__5_n_7 ),
        .CO({\NLW_cal_tmp[17]_carry__6_CO_UNCONNECTED [3:1],\cal_tmp[17]_carry__6_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[16].remd_tmp_reg[17]_35 [27]}),
        .O(\NLW_cal_tmp[17]_carry__6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cal_tmp[17]_carry__6_i_1_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__6_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [27]),
        .O(\cal_tmp[17]_carry__6_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [2]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [3]),
        .O(\cal_tmp[17]_carry_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry_i_2 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [1]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [2]),
        .O(\cal_tmp[17]_carry_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry_i_3 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [0]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [1]),
        .O(\cal_tmp[17]_carry_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry_i_4 
       (.I0(\loop[16].divisor_tmp_reg[17]_34 [0]),
        .O(\cal_tmp[17]_carry_i_4_n_7 ));
  CARRY4 \cal_tmp[18]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[18]_carry_n_7 ,\cal_tmp[18]_carry_n_8 ,\cal_tmp[18]_carry_n_9 ,\cal_tmp[18]_carry_n_10 }),
        .CYINIT(1'b1),
        .DI({\loop[17].remd_tmp_reg[18]_37 [2:0],1'b0}),
        .O({\cal_tmp[18]_carry_n_11 ,\cal_tmp[18]_carry_n_12 ,\cal_tmp[18]_carry_n_13 ,\cal_tmp[18]_carry_n_14 }),
        .S({\cal_tmp[18]_carry_i_1_n_7 ,\cal_tmp[18]_carry_i_2_n_7 ,\cal_tmp[18]_carry_i_3_n_7 ,\cal_tmp[18]_carry_i_4_n_7 }));
  CARRY4 \cal_tmp[18]_carry__0 
       (.CI(\cal_tmp[18]_carry_n_7 ),
        .CO({\cal_tmp[18]_carry__0_n_7 ,\cal_tmp[18]_carry__0_n_8 ,\cal_tmp[18]_carry__0_n_9 ,\cal_tmp[18]_carry__0_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[17].remd_tmp_reg[18]_37 [6:3]),
        .O({\cal_tmp[18]_carry__0_n_11 ,\cal_tmp[18]_carry__0_n_12 ,\cal_tmp[18]_carry__0_n_13 ,\cal_tmp[18]_carry__0_n_14 }),
        .S({\cal_tmp[18]_carry__0_i_1_n_7 ,\cal_tmp[18]_carry__0_i_2_n_7 ,\cal_tmp[18]_carry__0_i_3_n_7 ,\cal_tmp[18]_carry__0_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__0_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [6]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [7]),
        .O(\cal_tmp[18]_carry__0_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__0_i_2 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [5]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [6]),
        .O(\cal_tmp[18]_carry__0_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__0_i_3 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [4]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [5]),
        .O(\cal_tmp[18]_carry__0_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__0_i_4 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [3]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [4]),
        .O(\cal_tmp[18]_carry__0_i_4_n_7 ));
  CARRY4 \cal_tmp[18]_carry__1 
       (.CI(\cal_tmp[18]_carry__0_n_7 ),
        .CO({\cal_tmp[18]_carry__1_n_7 ,\cal_tmp[18]_carry__1_n_8 ,\cal_tmp[18]_carry__1_n_9 ,\cal_tmp[18]_carry__1_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[17].remd_tmp_reg[18]_37 [10:7]),
        .O({\cal_tmp[18]_carry__1_n_11 ,\cal_tmp[18]_carry__1_n_12 ,\cal_tmp[18]_carry__1_n_13 ,\cal_tmp[18]_carry__1_n_14 }),
        .S({\cal_tmp[18]_carry__1_i_1_n_7 ,\cal_tmp[18]_carry__1_i_2_n_7 ,\cal_tmp[18]_carry__1_i_3_n_7 ,\cal_tmp[18]_carry__1_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__1_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [10]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [11]),
        .O(\cal_tmp[18]_carry__1_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__1_i_2 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [9]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [10]),
        .O(\cal_tmp[18]_carry__1_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__1_i_3 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [8]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [9]),
        .O(\cal_tmp[18]_carry__1_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__1_i_4 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [7]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [8]),
        .O(\cal_tmp[18]_carry__1_i_4_n_7 ));
  CARRY4 \cal_tmp[18]_carry__2 
       (.CI(\cal_tmp[18]_carry__1_n_7 ),
        .CO({\cal_tmp[18]_carry__2_n_7 ,\cal_tmp[18]_carry__2_n_8 ,\cal_tmp[18]_carry__2_n_9 ,\cal_tmp[18]_carry__2_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[17].remd_tmp_reg[18]_37 [14:11]),
        .O({\cal_tmp[18]_carry__2_n_11 ,\cal_tmp[18]_carry__2_n_12 ,\cal_tmp[18]_carry__2_n_13 ,\cal_tmp[18]_carry__2_n_14 }),
        .S({\cal_tmp[18]_carry__2_i_1_n_7 ,\cal_tmp[18]_carry__2_i_2_n_7 ,\cal_tmp[18]_carry__2_i_3_n_7 ,\cal_tmp[18]_carry__2_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__2_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [14]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [15]),
        .O(\cal_tmp[18]_carry__2_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__2_i_2 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [13]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [14]),
        .O(\cal_tmp[18]_carry__2_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__2_i_3 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [12]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [13]),
        .O(\cal_tmp[18]_carry__2_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__2_i_4 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [11]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [12]),
        .O(\cal_tmp[18]_carry__2_i_4_n_7 ));
  CARRY4 \cal_tmp[18]_carry__3 
       (.CI(\cal_tmp[18]_carry__2_n_7 ),
        .CO({\cal_tmp[18]_carry__3_n_7 ,\cal_tmp[18]_carry__3_n_8 ,\cal_tmp[18]_carry__3_n_9 ,\cal_tmp[18]_carry__3_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[17].remd_tmp_reg[18]_37 [18:15]),
        .O({\cal_tmp[18]_carry__3_n_11 ,\cal_tmp[18]_carry__3_n_12 ,\cal_tmp[18]_carry__3_n_13 ,\cal_tmp[18]_carry__3_n_14 }),
        .S({\cal_tmp[18]_carry__3_i_1_n_7 ,\cal_tmp[18]_carry__3_i_2_n_7 ,\cal_tmp[18]_carry__3_i_3_n_7 ,\cal_tmp[18]_carry__3_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__3_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [18]),
        .O(\cal_tmp[18]_carry__3_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__3_i_2 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [17]),
        .O(\cal_tmp[18]_carry__3_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__3_i_3 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [16]),
        .O(\cal_tmp[18]_carry__3_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__3_i_4 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [15]),
        .O(\cal_tmp[18]_carry__3_i_4_n_7 ));
  CARRY4 \cal_tmp[18]_carry__4 
       (.CI(\cal_tmp[18]_carry__3_n_7 ),
        .CO({\cal_tmp[18]_carry__4_n_7 ,\cal_tmp[18]_carry__4_n_8 ,\cal_tmp[18]_carry__4_n_9 ,\cal_tmp[18]_carry__4_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[17].remd_tmp_reg[18]_37 [22:19]),
        .O({\cal_tmp[18]_carry__4_n_11 ,\cal_tmp[18]_carry__4_n_12 ,\cal_tmp[18]_carry__4_n_13 ,\cal_tmp[18]_carry__4_n_14 }),
        .S({\cal_tmp[18]_carry__4_i_1_n_7 ,\cal_tmp[18]_carry__4_i_2_n_7 ,\cal_tmp[18]_carry__4_i_3_n_7 ,\cal_tmp[18]_carry__4_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__4_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [22]),
        .O(\cal_tmp[18]_carry__4_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__4_i_2 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [21]),
        .O(\cal_tmp[18]_carry__4_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__4_i_3 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [20]),
        .O(\cal_tmp[18]_carry__4_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__4_i_4 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [19]),
        .O(\cal_tmp[18]_carry__4_i_4_n_7 ));
  CARRY4 \cal_tmp[18]_carry__5 
       (.CI(\cal_tmp[18]_carry__4_n_7 ),
        .CO({\cal_tmp[18]_carry__5_n_7 ,\cal_tmp[18]_carry__5_n_8 ,\cal_tmp[18]_carry__5_n_9 ,\cal_tmp[18]_carry__5_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[17].remd_tmp_reg[18]_37 [26:23]),
        .O({\cal_tmp[18]_carry__5_n_11 ,\cal_tmp[18]_carry__5_n_12 ,\cal_tmp[18]_carry__5_n_13 ,\cal_tmp[18]_carry__5_n_14 }),
        .S({\cal_tmp[18]_carry__5_i_1_n_7 ,\cal_tmp[18]_carry__5_i_2_n_7 ,\cal_tmp[18]_carry__5_i_3_n_7 ,\cal_tmp[18]_carry__5_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__5_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [26]),
        .O(\cal_tmp[18]_carry__5_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__5_i_2 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [25]),
        .O(\cal_tmp[18]_carry__5_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__5_i_3 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [24]),
        .O(\cal_tmp[18]_carry__5_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__5_i_4 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [23]),
        .O(\cal_tmp[18]_carry__5_i_4_n_7 ));
  CARRY4 \cal_tmp[18]_carry__6 
       (.CI(\cal_tmp[18]_carry__5_n_7 ),
        .CO({\NLW_cal_tmp[18]_carry__6_CO_UNCONNECTED [3:1],\cal_tmp[18]_carry__6_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[17].remd_tmp_reg[18]_37 [27]}),
        .O(\NLW_cal_tmp[18]_carry__6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cal_tmp[18]_carry__6_i_1_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__6_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [27]),
        .O(\cal_tmp[18]_carry__6_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [2]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [3]),
        .O(\cal_tmp[18]_carry_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry_i_2 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [1]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [2]),
        .O(\cal_tmp[18]_carry_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry_i_3 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [0]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [1]),
        .O(\cal_tmp[18]_carry_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry_i_4 
       (.I0(\loop[17].divisor_tmp_reg[18]_36 [0]),
        .O(\cal_tmp[18]_carry_i_4_n_7 ));
  CARRY4 \cal_tmp[19]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[19]_carry_n_7 ,\cal_tmp[19]_carry_n_8 ,\cal_tmp[19]_carry_n_9 ,\cal_tmp[19]_carry_n_10 }),
        .CYINIT(1'b1),
        .DI({\loop[18].remd_tmp_reg[19]_39 [2:0],1'b0}),
        .O({\cal_tmp[19]_carry_n_11 ,\cal_tmp[19]_carry_n_12 ,\cal_tmp[19]_carry_n_13 ,\cal_tmp[19]_carry_n_14 }),
        .S({\cal_tmp[19]_carry_i_1_n_7 ,\cal_tmp[19]_carry_i_2_n_7 ,\cal_tmp[19]_carry_i_3_n_7 ,\cal_tmp[19]_carry_i_4_n_7 }));
  CARRY4 \cal_tmp[19]_carry__0 
       (.CI(\cal_tmp[19]_carry_n_7 ),
        .CO({\cal_tmp[19]_carry__0_n_7 ,\cal_tmp[19]_carry__0_n_8 ,\cal_tmp[19]_carry__0_n_9 ,\cal_tmp[19]_carry__0_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[18].remd_tmp_reg[19]_39 [6:3]),
        .O({\cal_tmp[19]_carry__0_n_11 ,\cal_tmp[19]_carry__0_n_12 ,\cal_tmp[19]_carry__0_n_13 ,\cal_tmp[19]_carry__0_n_14 }),
        .S({\cal_tmp[19]_carry__0_i_1_n_7 ,\cal_tmp[19]_carry__0_i_2_n_7 ,\cal_tmp[19]_carry__0_i_3_n_7 ,\cal_tmp[19]_carry__0_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__0_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [6]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [7]),
        .O(\cal_tmp[19]_carry__0_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__0_i_2 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [5]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [6]),
        .O(\cal_tmp[19]_carry__0_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__0_i_3 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [4]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [5]),
        .O(\cal_tmp[19]_carry__0_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__0_i_4 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [3]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [4]),
        .O(\cal_tmp[19]_carry__0_i_4_n_7 ));
  CARRY4 \cal_tmp[19]_carry__1 
       (.CI(\cal_tmp[19]_carry__0_n_7 ),
        .CO({\cal_tmp[19]_carry__1_n_7 ,\cal_tmp[19]_carry__1_n_8 ,\cal_tmp[19]_carry__1_n_9 ,\cal_tmp[19]_carry__1_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[18].remd_tmp_reg[19]_39 [10:7]),
        .O({\cal_tmp[19]_carry__1_n_11 ,\cal_tmp[19]_carry__1_n_12 ,\cal_tmp[19]_carry__1_n_13 ,\cal_tmp[19]_carry__1_n_14 }),
        .S({\cal_tmp[19]_carry__1_i_1_n_7 ,\cal_tmp[19]_carry__1_i_2_n_7 ,\cal_tmp[19]_carry__1_i_3_n_7 ,\cal_tmp[19]_carry__1_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__1_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [10]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [11]),
        .O(\cal_tmp[19]_carry__1_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__1_i_2 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [9]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [10]),
        .O(\cal_tmp[19]_carry__1_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__1_i_3 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [8]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [9]),
        .O(\cal_tmp[19]_carry__1_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__1_i_4 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [7]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [8]),
        .O(\cal_tmp[19]_carry__1_i_4_n_7 ));
  CARRY4 \cal_tmp[19]_carry__2 
       (.CI(\cal_tmp[19]_carry__1_n_7 ),
        .CO({\cal_tmp[19]_carry__2_n_7 ,\cal_tmp[19]_carry__2_n_8 ,\cal_tmp[19]_carry__2_n_9 ,\cal_tmp[19]_carry__2_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[18].remd_tmp_reg[19]_39 [14:11]),
        .O({\cal_tmp[19]_carry__2_n_11 ,\cal_tmp[19]_carry__2_n_12 ,\cal_tmp[19]_carry__2_n_13 ,\cal_tmp[19]_carry__2_n_14 }),
        .S({\cal_tmp[19]_carry__2_i_1_n_7 ,\cal_tmp[19]_carry__2_i_2_n_7 ,\cal_tmp[19]_carry__2_i_3_n_7 ,\cal_tmp[19]_carry__2_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__2_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [14]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [15]),
        .O(\cal_tmp[19]_carry__2_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__2_i_2 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [13]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [14]),
        .O(\cal_tmp[19]_carry__2_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__2_i_3 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [12]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [13]),
        .O(\cal_tmp[19]_carry__2_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__2_i_4 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [11]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [12]),
        .O(\cal_tmp[19]_carry__2_i_4_n_7 ));
  CARRY4 \cal_tmp[19]_carry__3 
       (.CI(\cal_tmp[19]_carry__2_n_7 ),
        .CO({\cal_tmp[19]_carry__3_n_7 ,\cal_tmp[19]_carry__3_n_8 ,\cal_tmp[19]_carry__3_n_9 ,\cal_tmp[19]_carry__3_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[18].remd_tmp_reg[19]_39 [18:15]),
        .O({\cal_tmp[19]_carry__3_n_11 ,\cal_tmp[19]_carry__3_n_12 ,\cal_tmp[19]_carry__3_n_13 ,\cal_tmp[19]_carry__3_n_14 }),
        .S({\cal_tmp[19]_carry__3_i_1_n_7 ,\cal_tmp[19]_carry__3_i_2_n_7 ,\cal_tmp[19]_carry__3_i_3_n_7 ,\cal_tmp[19]_carry__3_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__3_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [18]),
        .O(\cal_tmp[19]_carry__3_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__3_i_2 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [17]),
        .O(\cal_tmp[19]_carry__3_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__3_i_3 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [16]),
        .O(\cal_tmp[19]_carry__3_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__3_i_4 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [15]),
        .O(\cal_tmp[19]_carry__3_i_4_n_7 ));
  CARRY4 \cal_tmp[19]_carry__4 
       (.CI(\cal_tmp[19]_carry__3_n_7 ),
        .CO({\cal_tmp[19]_carry__4_n_7 ,\cal_tmp[19]_carry__4_n_8 ,\cal_tmp[19]_carry__4_n_9 ,\cal_tmp[19]_carry__4_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[18].remd_tmp_reg[19]_39 [22:19]),
        .O({\cal_tmp[19]_carry__4_n_11 ,\cal_tmp[19]_carry__4_n_12 ,\cal_tmp[19]_carry__4_n_13 ,\cal_tmp[19]_carry__4_n_14 }),
        .S({\cal_tmp[19]_carry__4_i_1_n_7 ,\cal_tmp[19]_carry__4_i_2_n_7 ,\cal_tmp[19]_carry__4_i_3_n_7 ,\cal_tmp[19]_carry__4_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__4_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [22]),
        .O(\cal_tmp[19]_carry__4_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__4_i_2 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [21]),
        .O(\cal_tmp[19]_carry__4_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__4_i_3 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [20]),
        .O(\cal_tmp[19]_carry__4_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__4_i_4 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [19]),
        .O(\cal_tmp[19]_carry__4_i_4_n_7 ));
  CARRY4 \cal_tmp[19]_carry__5 
       (.CI(\cal_tmp[19]_carry__4_n_7 ),
        .CO({\cal_tmp[19]_carry__5_n_7 ,\cal_tmp[19]_carry__5_n_8 ,\cal_tmp[19]_carry__5_n_9 ,\cal_tmp[19]_carry__5_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[18].remd_tmp_reg[19]_39 [26:23]),
        .O({\cal_tmp[19]_carry__5_n_11 ,\cal_tmp[19]_carry__5_n_12 ,\cal_tmp[19]_carry__5_n_13 ,\cal_tmp[19]_carry__5_n_14 }),
        .S({\cal_tmp[19]_carry__5_i_1_n_7 ,\cal_tmp[19]_carry__5_i_2_n_7 ,\cal_tmp[19]_carry__5_i_3_n_7 ,\cal_tmp[19]_carry__5_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__5_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [26]),
        .O(\cal_tmp[19]_carry__5_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__5_i_2 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [25]),
        .O(\cal_tmp[19]_carry__5_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__5_i_3 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [24]),
        .O(\cal_tmp[19]_carry__5_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__5_i_4 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [23]),
        .O(\cal_tmp[19]_carry__5_i_4_n_7 ));
  CARRY4 \cal_tmp[19]_carry__6 
       (.CI(\cal_tmp[19]_carry__5_n_7 ),
        .CO({\NLW_cal_tmp[19]_carry__6_CO_UNCONNECTED [3:1],\cal_tmp[19]_carry__6_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[18].remd_tmp_reg[19]_39 [27]}),
        .O(\NLW_cal_tmp[19]_carry__6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cal_tmp[19]_carry__6_i_1_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__6_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [27]),
        .O(\cal_tmp[19]_carry__6_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [2]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [3]),
        .O(\cal_tmp[19]_carry_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry_i_2 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [1]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [2]),
        .O(\cal_tmp[19]_carry_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry_i_3 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [0]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [1]),
        .O(\cal_tmp[19]_carry_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry_i_4 
       (.I0(\loop[18].divisor_tmp_reg[19]_38 [0]),
        .O(\cal_tmp[19]_carry_i_4_n_7 ));
  CARRY4 \cal_tmp[1]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[1]_carry_n_7 ,\cal_tmp[1]_carry_n_8 ,\cal_tmp[1]_carry_n_9 ,\cal_tmp[1]_carry_n_10 }),
        .CYINIT(1'b1),
        .DI({\loop[0].remd_tmp_reg[1]_3 [2:0],\loop[0].dividend_tmp_reg[1][28]__0_n_7 }),
        .O({\cal_tmp[1]_carry_n_11 ,\cal_tmp[1]_carry_n_12 ,\cal_tmp[1]_carry_n_13 ,\cal_tmp[1]_carry_n_14 }),
        .S({\cal_tmp[1]_carry_i_1_n_7 ,\cal_tmp[1]_carry_i_2_n_7 ,\cal_tmp[1]_carry_i_3_n_7 ,\cal_tmp[1]_carry_i_4_n_7 }));
  CARRY4 \cal_tmp[1]_carry__0 
       (.CI(\cal_tmp[1]_carry_n_7 ),
        .CO({\cal_tmp[1]_carry__0_n_7 ,\cal_tmp[1]_carry__0_n_8 ,\cal_tmp[1]_carry__0_n_9 ,\cal_tmp[1]_carry__0_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[0].remd_tmp_reg[1]_3 [6:3]),
        .O({\cal_tmp[1]_carry__0_n_11 ,\cal_tmp[1]_carry__0_n_12 ,\cal_tmp[1]_carry__0_n_13 ,\cal_tmp[1]_carry__0_n_14 }),
        .S({\cal_tmp[1]_carry__0_i_1_n_7 ,\cal_tmp[1]_carry__0_i_2_n_7 ,\cal_tmp[1]_carry__0_i_3_n_7 ,\cal_tmp[1]_carry__0_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__0_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [6]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [7]),
        .O(\cal_tmp[1]_carry__0_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__0_i_2 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [5]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [6]),
        .O(\cal_tmp[1]_carry__0_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__0_i_3 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [4]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [5]),
        .O(\cal_tmp[1]_carry__0_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__0_i_4 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [3]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [4]),
        .O(\cal_tmp[1]_carry__0_i_4_n_7 ));
  CARRY4 \cal_tmp[1]_carry__1 
       (.CI(\cal_tmp[1]_carry__0_n_7 ),
        .CO({\cal_tmp[1]_carry__1_n_7 ,\cal_tmp[1]_carry__1_n_8 ,\cal_tmp[1]_carry__1_n_9 ,\cal_tmp[1]_carry__1_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[0].remd_tmp_reg[1]_3 [10:7]),
        .O({\cal_tmp[1]_carry__1_n_11 ,\cal_tmp[1]_carry__1_n_12 ,\cal_tmp[1]_carry__1_n_13 ,\cal_tmp[1]_carry__1_n_14 }),
        .S({\cal_tmp[1]_carry__1_i_1_n_7 ,\cal_tmp[1]_carry__1_i_2_n_7 ,\cal_tmp[1]_carry__1_i_3_n_7 ,\cal_tmp[1]_carry__1_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__1_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [10]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [11]),
        .O(\cal_tmp[1]_carry__1_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__1_i_2 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [9]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [10]),
        .O(\cal_tmp[1]_carry__1_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__1_i_3 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [8]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [9]),
        .O(\cal_tmp[1]_carry__1_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__1_i_4 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [7]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [8]),
        .O(\cal_tmp[1]_carry__1_i_4_n_7 ));
  CARRY4 \cal_tmp[1]_carry__2 
       (.CI(\cal_tmp[1]_carry__1_n_7 ),
        .CO({\cal_tmp[1]_carry__2_n_7 ,\cal_tmp[1]_carry__2_n_8 ,\cal_tmp[1]_carry__2_n_9 ,\cal_tmp[1]_carry__2_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[0].remd_tmp_reg[1]_3 [14:11]),
        .O({\cal_tmp[1]_carry__2_n_11 ,\cal_tmp[1]_carry__2_n_12 ,\cal_tmp[1]_carry__2_n_13 ,\cal_tmp[1]_carry__2_n_14 }),
        .S({\cal_tmp[1]_carry__2_i_1_n_7 ,\cal_tmp[1]_carry__2_i_2_n_7 ,\cal_tmp[1]_carry__2_i_3_n_7 ,\cal_tmp[1]_carry__2_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__2_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [14]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [15]),
        .O(\cal_tmp[1]_carry__2_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__2_i_2 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [13]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [14]),
        .O(\cal_tmp[1]_carry__2_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__2_i_3 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [12]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [13]),
        .O(\cal_tmp[1]_carry__2_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__2_i_4 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [11]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [12]),
        .O(\cal_tmp[1]_carry__2_i_4_n_7 ));
  CARRY4 \cal_tmp[1]_carry__3 
       (.CI(\cal_tmp[1]_carry__2_n_7 ),
        .CO({\NLW_cal_tmp[1]_carry__3_CO_UNCONNECTED [3:1],\cal_tmp[1]_carry__3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[0].remd_tmp_reg[1]_3 [15]}),
        .O({\NLW_cal_tmp[1]_carry__3_O_UNCONNECTED [3:2],\cal_tmp[1]_61 ,\cal_tmp[1]_carry__3_n_14 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[1]_carry__3_i_1_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[1]_carry__3_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [15]),
        .O(\cal_tmp[1]_carry__3_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [2]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [3]),
        .O(\cal_tmp[1]_carry_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry_i_2 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [1]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [2]),
        .O(\cal_tmp[1]_carry_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry_i_3 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [0]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [1]),
        .O(\cal_tmp[1]_carry_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry_i_4 
       (.I0(\loop[0].dividend_tmp_reg[1][28]__0_n_7 ),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [0]),
        .O(\cal_tmp[1]_carry_i_4_n_7 ));
  CARRY4 \cal_tmp[20]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[20]_carry_n_7 ,\cal_tmp[20]_carry_n_8 ,\cal_tmp[20]_carry_n_9 ,\cal_tmp[20]_carry_n_10 }),
        .CYINIT(1'b1),
        .DI({\loop[19].remd_tmp_reg[20]_41 [2:0],1'b0}),
        .O({\cal_tmp[20]_carry_n_11 ,\cal_tmp[20]_carry_n_12 ,\cal_tmp[20]_carry_n_13 ,\cal_tmp[20]_carry_n_14 }),
        .S({\cal_tmp[20]_carry_i_1_n_7 ,\cal_tmp[20]_carry_i_2_n_7 ,\cal_tmp[20]_carry_i_3_n_7 ,\cal_tmp[20]_carry_i_4_n_7 }));
  CARRY4 \cal_tmp[20]_carry__0 
       (.CI(\cal_tmp[20]_carry_n_7 ),
        .CO({\cal_tmp[20]_carry__0_n_7 ,\cal_tmp[20]_carry__0_n_8 ,\cal_tmp[20]_carry__0_n_9 ,\cal_tmp[20]_carry__0_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[19].remd_tmp_reg[20]_41 [6:3]),
        .O({\cal_tmp[20]_carry__0_n_11 ,\cal_tmp[20]_carry__0_n_12 ,\cal_tmp[20]_carry__0_n_13 ,\cal_tmp[20]_carry__0_n_14 }),
        .S({\cal_tmp[20]_carry__0_i_1_n_7 ,\cal_tmp[20]_carry__0_i_2_n_7 ,\cal_tmp[20]_carry__0_i_3_n_7 ,\cal_tmp[20]_carry__0_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry__0_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [6]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [7]),
        .O(\cal_tmp[20]_carry__0_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry__0_i_2 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [5]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [6]),
        .O(\cal_tmp[20]_carry__0_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry__0_i_3 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [4]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [5]),
        .O(\cal_tmp[20]_carry__0_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry__0_i_4 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [3]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [4]),
        .O(\cal_tmp[20]_carry__0_i_4_n_7 ));
  CARRY4 \cal_tmp[20]_carry__1 
       (.CI(\cal_tmp[20]_carry__0_n_7 ),
        .CO({\cal_tmp[20]_carry__1_n_7 ,\cal_tmp[20]_carry__1_n_8 ,\cal_tmp[20]_carry__1_n_9 ,\cal_tmp[20]_carry__1_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[19].remd_tmp_reg[20]_41 [10:7]),
        .O({\cal_tmp[20]_carry__1_n_11 ,\cal_tmp[20]_carry__1_n_12 ,\cal_tmp[20]_carry__1_n_13 ,\cal_tmp[20]_carry__1_n_14 }),
        .S({\cal_tmp[20]_carry__1_i_1_n_7 ,\cal_tmp[20]_carry__1_i_2_n_7 ,\cal_tmp[20]_carry__1_i_3_n_7 ,\cal_tmp[20]_carry__1_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry__1_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [10]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [11]),
        .O(\cal_tmp[20]_carry__1_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry__1_i_2 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [9]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [10]),
        .O(\cal_tmp[20]_carry__1_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry__1_i_3 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [8]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [9]),
        .O(\cal_tmp[20]_carry__1_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry__1_i_4 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [7]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [8]),
        .O(\cal_tmp[20]_carry__1_i_4_n_7 ));
  CARRY4 \cal_tmp[20]_carry__2 
       (.CI(\cal_tmp[20]_carry__1_n_7 ),
        .CO({\cal_tmp[20]_carry__2_n_7 ,\cal_tmp[20]_carry__2_n_8 ,\cal_tmp[20]_carry__2_n_9 ,\cal_tmp[20]_carry__2_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[19].remd_tmp_reg[20]_41 [14:11]),
        .O({\cal_tmp[20]_carry__2_n_11 ,\cal_tmp[20]_carry__2_n_12 ,\cal_tmp[20]_carry__2_n_13 ,\cal_tmp[20]_carry__2_n_14 }),
        .S({\cal_tmp[20]_carry__2_i_1_n_7 ,\cal_tmp[20]_carry__2_i_2_n_7 ,\cal_tmp[20]_carry__2_i_3_n_7 ,\cal_tmp[20]_carry__2_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry__2_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [14]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [15]),
        .O(\cal_tmp[20]_carry__2_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry__2_i_2 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [13]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [14]),
        .O(\cal_tmp[20]_carry__2_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry__2_i_3 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [12]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [13]),
        .O(\cal_tmp[20]_carry__2_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry__2_i_4 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [11]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [12]),
        .O(\cal_tmp[20]_carry__2_i_4_n_7 ));
  CARRY4 \cal_tmp[20]_carry__3 
       (.CI(\cal_tmp[20]_carry__2_n_7 ),
        .CO({\cal_tmp[20]_carry__3_n_7 ,\cal_tmp[20]_carry__3_n_8 ,\cal_tmp[20]_carry__3_n_9 ,\cal_tmp[20]_carry__3_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[19].remd_tmp_reg[20]_41 [18:15]),
        .O({\cal_tmp[20]_carry__3_n_11 ,\cal_tmp[20]_carry__3_n_12 ,\cal_tmp[20]_carry__3_n_13 ,\cal_tmp[20]_carry__3_n_14 }),
        .S({\cal_tmp[20]_carry__3_i_1_n_7 ,\cal_tmp[20]_carry__3_i_2_n_7 ,\cal_tmp[20]_carry__3_i_3_n_7 ,\cal_tmp[20]_carry__3_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__3_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [18]),
        .O(\cal_tmp[20]_carry__3_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__3_i_2 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [17]),
        .O(\cal_tmp[20]_carry__3_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__3_i_3 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [16]),
        .O(\cal_tmp[20]_carry__3_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__3_i_4 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [15]),
        .O(\cal_tmp[20]_carry__3_i_4_n_7 ));
  CARRY4 \cal_tmp[20]_carry__4 
       (.CI(\cal_tmp[20]_carry__3_n_7 ),
        .CO({\cal_tmp[20]_carry__4_n_7 ,\cal_tmp[20]_carry__4_n_8 ,\cal_tmp[20]_carry__4_n_9 ,\cal_tmp[20]_carry__4_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[19].remd_tmp_reg[20]_41 [22:19]),
        .O({\cal_tmp[20]_carry__4_n_11 ,\cal_tmp[20]_carry__4_n_12 ,\cal_tmp[20]_carry__4_n_13 ,\cal_tmp[20]_carry__4_n_14 }),
        .S({\cal_tmp[20]_carry__4_i_1_n_7 ,\cal_tmp[20]_carry__4_i_2_n_7 ,\cal_tmp[20]_carry__4_i_3_n_7 ,\cal_tmp[20]_carry__4_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__4_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [22]),
        .O(\cal_tmp[20]_carry__4_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__4_i_2 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [21]),
        .O(\cal_tmp[20]_carry__4_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__4_i_3 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [20]),
        .O(\cal_tmp[20]_carry__4_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__4_i_4 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [19]),
        .O(\cal_tmp[20]_carry__4_i_4_n_7 ));
  CARRY4 \cal_tmp[20]_carry__5 
       (.CI(\cal_tmp[20]_carry__4_n_7 ),
        .CO({\cal_tmp[20]_carry__5_n_7 ,\cal_tmp[20]_carry__5_n_8 ,\cal_tmp[20]_carry__5_n_9 ,\cal_tmp[20]_carry__5_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[19].remd_tmp_reg[20]_41 [26:23]),
        .O({\cal_tmp[20]_carry__5_n_11 ,\cal_tmp[20]_carry__5_n_12 ,\cal_tmp[20]_carry__5_n_13 ,\cal_tmp[20]_carry__5_n_14 }),
        .S({\cal_tmp[20]_carry__5_i_1_n_7 ,\cal_tmp[20]_carry__5_i_2_n_7 ,\cal_tmp[20]_carry__5_i_3_n_7 ,\cal_tmp[20]_carry__5_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__5_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [26]),
        .O(\cal_tmp[20]_carry__5_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__5_i_2 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [25]),
        .O(\cal_tmp[20]_carry__5_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__5_i_3 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [24]),
        .O(\cal_tmp[20]_carry__5_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__5_i_4 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [23]),
        .O(\cal_tmp[20]_carry__5_i_4_n_7 ));
  CARRY4 \cal_tmp[20]_carry__6 
       (.CI(\cal_tmp[20]_carry__5_n_7 ),
        .CO({\NLW_cal_tmp[20]_carry__6_CO_UNCONNECTED [3:1],\cal_tmp[20]_carry__6_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[19].remd_tmp_reg[20]_41 [27]}),
        .O(\NLW_cal_tmp[20]_carry__6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cal_tmp[20]_carry__6_i_1_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__6_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [27]),
        .O(\cal_tmp[20]_carry__6_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [2]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [3]),
        .O(\cal_tmp[20]_carry_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry_i_2 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [1]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [2]),
        .O(\cal_tmp[20]_carry_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry_i_3 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [0]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [1]),
        .O(\cal_tmp[20]_carry_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry_i_4 
       (.I0(\loop[19].divisor_tmp_reg[20]_40 [0]),
        .O(\cal_tmp[20]_carry_i_4_n_7 ));
  CARRY4 \cal_tmp[21]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[21]_carry_n_7 ,\cal_tmp[21]_carry_n_8 ,\cal_tmp[21]_carry_n_9 ,\cal_tmp[21]_carry_n_10 }),
        .CYINIT(1'b1),
        .DI({\loop[20].remd_tmp_reg[21]_43 [2:0],1'b0}),
        .O({\cal_tmp[21]_carry_n_11 ,\cal_tmp[21]_carry_n_12 ,\cal_tmp[21]_carry_n_13 ,\cal_tmp[21]_carry_n_14 }),
        .S({\cal_tmp[21]_carry_i_1_n_7 ,\cal_tmp[21]_carry_i_2_n_7 ,\cal_tmp[21]_carry_i_3_n_7 ,\cal_tmp[21]_carry_i_4_n_7 }));
  CARRY4 \cal_tmp[21]_carry__0 
       (.CI(\cal_tmp[21]_carry_n_7 ),
        .CO({\cal_tmp[21]_carry__0_n_7 ,\cal_tmp[21]_carry__0_n_8 ,\cal_tmp[21]_carry__0_n_9 ,\cal_tmp[21]_carry__0_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[20].remd_tmp_reg[21]_43 [6:3]),
        .O({\cal_tmp[21]_carry__0_n_11 ,\cal_tmp[21]_carry__0_n_12 ,\cal_tmp[21]_carry__0_n_13 ,\cal_tmp[21]_carry__0_n_14 }),
        .S({\cal_tmp[21]_carry__0_i_1_n_7 ,\cal_tmp[21]_carry__0_i_2_n_7 ,\cal_tmp[21]_carry__0_i_3_n_7 ,\cal_tmp[21]_carry__0_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry__0_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [6]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [7]),
        .O(\cal_tmp[21]_carry__0_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry__0_i_2 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [5]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [6]),
        .O(\cal_tmp[21]_carry__0_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry__0_i_3 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [4]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [5]),
        .O(\cal_tmp[21]_carry__0_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry__0_i_4 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [3]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [4]),
        .O(\cal_tmp[21]_carry__0_i_4_n_7 ));
  CARRY4 \cal_tmp[21]_carry__1 
       (.CI(\cal_tmp[21]_carry__0_n_7 ),
        .CO({\cal_tmp[21]_carry__1_n_7 ,\cal_tmp[21]_carry__1_n_8 ,\cal_tmp[21]_carry__1_n_9 ,\cal_tmp[21]_carry__1_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[20].remd_tmp_reg[21]_43 [10:7]),
        .O({\cal_tmp[21]_carry__1_n_11 ,\cal_tmp[21]_carry__1_n_12 ,\cal_tmp[21]_carry__1_n_13 ,\cal_tmp[21]_carry__1_n_14 }),
        .S({\cal_tmp[21]_carry__1_i_1_n_7 ,\cal_tmp[21]_carry__1_i_2_n_7 ,\cal_tmp[21]_carry__1_i_3_n_7 ,\cal_tmp[21]_carry__1_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry__1_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [10]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [11]),
        .O(\cal_tmp[21]_carry__1_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry__1_i_2 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [9]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [10]),
        .O(\cal_tmp[21]_carry__1_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry__1_i_3 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [8]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [9]),
        .O(\cal_tmp[21]_carry__1_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry__1_i_4 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [7]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [8]),
        .O(\cal_tmp[21]_carry__1_i_4_n_7 ));
  CARRY4 \cal_tmp[21]_carry__2 
       (.CI(\cal_tmp[21]_carry__1_n_7 ),
        .CO({\cal_tmp[21]_carry__2_n_7 ,\cal_tmp[21]_carry__2_n_8 ,\cal_tmp[21]_carry__2_n_9 ,\cal_tmp[21]_carry__2_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[20].remd_tmp_reg[21]_43 [14:11]),
        .O({\cal_tmp[21]_carry__2_n_11 ,\cal_tmp[21]_carry__2_n_12 ,\cal_tmp[21]_carry__2_n_13 ,\cal_tmp[21]_carry__2_n_14 }),
        .S({\cal_tmp[21]_carry__2_i_1_n_7 ,\cal_tmp[21]_carry__2_i_2_n_7 ,\cal_tmp[21]_carry__2_i_3_n_7 ,\cal_tmp[21]_carry__2_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry__2_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [14]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [15]),
        .O(\cal_tmp[21]_carry__2_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry__2_i_2 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [13]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [14]),
        .O(\cal_tmp[21]_carry__2_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry__2_i_3 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [12]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [13]),
        .O(\cal_tmp[21]_carry__2_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry__2_i_4 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [11]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [12]),
        .O(\cal_tmp[21]_carry__2_i_4_n_7 ));
  CARRY4 \cal_tmp[21]_carry__3 
       (.CI(\cal_tmp[21]_carry__2_n_7 ),
        .CO({\cal_tmp[21]_carry__3_n_7 ,\cal_tmp[21]_carry__3_n_8 ,\cal_tmp[21]_carry__3_n_9 ,\cal_tmp[21]_carry__3_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[20].remd_tmp_reg[21]_43 [18:15]),
        .O({\cal_tmp[21]_carry__3_n_11 ,\cal_tmp[21]_carry__3_n_12 ,\cal_tmp[21]_carry__3_n_13 ,\cal_tmp[21]_carry__3_n_14 }),
        .S({\cal_tmp[21]_carry__3_i_1_n_7 ,\cal_tmp[21]_carry__3_i_2_n_7 ,\cal_tmp[21]_carry__3_i_3_n_7 ,\cal_tmp[21]_carry__3_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__3_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [18]),
        .O(\cal_tmp[21]_carry__3_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__3_i_2 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [17]),
        .O(\cal_tmp[21]_carry__3_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__3_i_3 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [16]),
        .O(\cal_tmp[21]_carry__3_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__3_i_4 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [15]),
        .O(\cal_tmp[21]_carry__3_i_4_n_7 ));
  CARRY4 \cal_tmp[21]_carry__4 
       (.CI(\cal_tmp[21]_carry__3_n_7 ),
        .CO({\cal_tmp[21]_carry__4_n_7 ,\cal_tmp[21]_carry__4_n_8 ,\cal_tmp[21]_carry__4_n_9 ,\cal_tmp[21]_carry__4_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[20].remd_tmp_reg[21]_43 [22:19]),
        .O({\cal_tmp[21]_carry__4_n_11 ,\cal_tmp[21]_carry__4_n_12 ,\cal_tmp[21]_carry__4_n_13 ,\cal_tmp[21]_carry__4_n_14 }),
        .S({\cal_tmp[21]_carry__4_i_1_n_7 ,\cal_tmp[21]_carry__4_i_2_n_7 ,\cal_tmp[21]_carry__4_i_3_n_7 ,\cal_tmp[21]_carry__4_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__4_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [22]),
        .O(\cal_tmp[21]_carry__4_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__4_i_2 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [21]),
        .O(\cal_tmp[21]_carry__4_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__4_i_3 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [20]),
        .O(\cal_tmp[21]_carry__4_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__4_i_4 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [19]),
        .O(\cal_tmp[21]_carry__4_i_4_n_7 ));
  CARRY4 \cal_tmp[21]_carry__5 
       (.CI(\cal_tmp[21]_carry__4_n_7 ),
        .CO({\cal_tmp[21]_carry__5_n_7 ,\cal_tmp[21]_carry__5_n_8 ,\cal_tmp[21]_carry__5_n_9 ,\cal_tmp[21]_carry__5_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[20].remd_tmp_reg[21]_43 [26:23]),
        .O({\cal_tmp[21]_carry__5_n_11 ,\cal_tmp[21]_carry__5_n_12 ,\cal_tmp[21]_carry__5_n_13 ,\cal_tmp[21]_carry__5_n_14 }),
        .S({\cal_tmp[21]_carry__5_i_1_n_7 ,\cal_tmp[21]_carry__5_i_2_n_7 ,\cal_tmp[21]_carry__5_i_3_n_7 ,\cal_tmp[21]_carry__5_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__5_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [26]),
        .O(\cal_tmp[21]_carry__5_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__5_i_2 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [25]),
        .O(\cal_tmp[21]_carry__5_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__5_i_3 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [24]),
        .O(\cal_tmp[21]_carry__5_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__5_i_4 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [23]),
        .O(\cal_tmp[21]_carry__5_i_4_n_7 ));
  CARRY4 \cal_tmp[21]_carry__6 
       (.CI(\cal_tmp[21]_carry__5_n_7 ),
        .CO({\NLW_cal_tmp[21]_carry__6_CO_UNCONNECTED [3:1],\cal_tmp[21]_carry__6_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[20].remd_tmp_reg[21]_43 [27]}),
        .O(\NLW_cal_tmp[21]_carry__6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cal_tmp[21]_carry__6_i_1_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__6_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [27]),
        .O(\cal_tmp[21]_carry__6_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [2]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [3]),
        .O(\cal_tmp[21]_carry_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry_i_2 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [1]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [2]),
        .O(\cal_tmp[21]_carry_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry_i_3 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [0]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [1]),
        .O(\cal_tmp[21]_carry_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry_i_4 
       (.I0(\loop[20].divisor_tmp_reg[21]_42 [0]),
        .O(\cal_tmp[21]_carry_i_4_n_7 ));
  CARRY4 \cal_tmp[22]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[22]_carry_n_7 ,\cal_tmp[22]_carry_n_8 ,\cal_tmp[22]_carry_n_9 ,\cal_tmp[22]_carry_n_10 }),
        .CYINIT(1'b1),
        .DI({\loop[21].remd_tmp_reg[22]_45 [2:0],1'b0}),
        .O({\cal_tmp[22]_carry_n_11 ,\cal_tmp[22]_carry_n_12 ,\cal_tmp[22]_carry_n_13 ,\cal_tmp[22]_carry_n_14 }),
        .S({\cal_tmp[22]_carry_i_1_n_7 ,\cal_tmp[22]_carry_i_2_n_7 ,\cal_tmp[22]_carry_i_3_n_7 ,\cal_tmp[22]_carry_i_4_n_7 }));
  CARRY4 \cal_tmp[22]_carry__0 
       (.CI(\cal_tmp[22]_carry_n_7 ),
        .CO({\cal_tmp[22]_carry__0_n_7 ,\cal_tmp[22]_carry__0_n_8 ,\cal_tmp[22]_carry__0_n_9 ,\cal_tmp[22]_carry__0_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[21].remd_tmp_reg[22]_45 [6:3]),
        .O({\cal_tmp[22]_carry__0_n_11 ,\cal_tmp[22]_carry__0_n_12 ,\cal_tmp[22]_carry__0_n_13 ,\cal_tmp[22]_carry__0_n_14 }),
        .S({\cal_tmp[22]_carry__0_i_1_n_7 ,\cal_tmp[22]_carry__0_i_2_n_7 ,\cal_tmp[22]_carry__0_i_3_n_7 ,\cal_tmp[22]_carry__0_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry__0_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [6]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [7]),
        .O(\cal_tmp[22]_carry__0_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry__0_i_2 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [5]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [6]),
        .O(\cal_tmp[22]_carry__0_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry__0_i_3 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [4]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [5]),
        .O(\cal_tmp[22]_carry__0_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry__0_i_4 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [3]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [4]),
        .O(\cal_tmp[22]_carry__0_i_4_n_7 ));
  CARRY4 \cal_tmp[22]_carry__1 
       (.CI(\cal_tmp[22]_carry__0_n_7 ),
        .CO({\cal_tmp[22]_carry__1_n_7 ,\cal_tmp[22]_carry__1_n_8 ,\cal_tmp[22]_carry__1_n_9 ,\cal_tmp[22]_carry__1_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[21].remd_tmp_reg[22]_45 [10:7]),
        .O({\cal_tmp[22]_carry__1_n_11 ,\cal_tmp[22]_carry__1_n_12 ,\cal_tmp[22]_carry__1_n_13 ,\cal_tmp[22]_carry__1_n_14 }),
        .S({\cal_tmp[22]_carry__1_i_1_n_7 ,\cal_tmp[22]_carry__1_i_2_n_7 ,\cal_tmp[22]_carry__1_i_3_n_7 ,\cal_tmp[22]_carry__1_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry__1_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [10]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [11]),
        .O(\cal_tmp[22]_carry__1_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry__1_i_2 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [9]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [10]),
        .O(\cal_tmp[22]_carry__1_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry__1_i_3 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [8]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [9]),
        .O(\cal_tmp[22]_carry__1_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry__1_i_4 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [7]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [8]),
        .O(\cal_tmp[22]_carry__1_i_4_n_7 ));
  CARRY4 \cal_tmp[22]_carry__2 
       (.CI(\cal_tmp[22]_carry__1_n_7 ),
        .CO({\cal_tmp[22]_carry__2_n_7 ,\cal_tmp[22]_carry__2_n_8 ,\cal_tmp[22]_carry__2_n_9 ,\cal_tmp[22]_carry__2_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[21].remd_tmp_reg[22]_45 [14:11]),
        .O({\cal_tmp[22]_carry__2_n_11 ,\cal_tmp[22]_carry__2_n_12 ,\cal_tmp[22]_carry__2_n_13 ,\cal_tmp[22]_carry__2_n_14 }),
        .S({\cal_tmp[22]_carry__2_i_1_n_7 ,\cal_tmp[22]_carry__2_i_2_n_7 ,\cal_tmp[22]_carry__2_i_3_n_7 ,\cal_tmp[22]_carry__2_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry__2_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [14]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [15]),
        .O(\cal_tmp[22]_carry__2_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry__2_i_2 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [13]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [14]),
        .O(\cal_tmp[22]_carry__2_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry__2_i_3 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [12]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [13]),
        .O(\cal_tmp[22]_carry__2_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry__2_i_4 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [11]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [12]),
        .O(\cal_tmp[22]_carry__2_i_4_n_7 ));
  CARRY4 \cal_tmp[22]_carry__3 
       (.CI(\cal_tmp[22]_carry__2_n_7 ),
        .CO({\cal_tmp[22]_carry__3_n_7 ,\cal_tmp[22]_carry__3_n_8 ,\cal_tmp[22]_carry__3_n_9 ,\cal_tmp[22]_carry__3_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[21].remd_tmp_reg[22]_45 [18:15]),
        .O({\cal_tmp[22]_carry__3_n_11 ,\cal_tmp[22]_carry__3_n_12 ,\cal_tmp[22]_carry__3_n_13 ,\cal_tmp[22]_carry__3_n_14 }),
        .S({\cal_tmp[22]_carry__3_i_1_n_7 ,\cal_tmp[22]_carry__3_i_2_n_7 ,\cal_tmp[22]_carry__3_i_3_n_7 ,\cal_tmp[22]_carry__3_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__3_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [18]),
        .O(\cal_tmp[22]_carry__3_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__3_i_2 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [17]),
        .O(\cal_tmp[22]_carry__3_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__3_i_3 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [16]),
        .O(\cal_tmp[22]_carry__3_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__3_i_4 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [15]),
        .O(\cal_tmp[22]_carry__3_i_4_n_7 ));
  CARRY4 \cal_tmp[22]_carry__4 
       (.CI(\cal_tmp[22]_carry__3_n_7 ),
        .CO({\cal_tmp[22]_carry__4_n_7 ,\cal_tmp[22]_carry__4_n_8 ,\cal_tmp[22]_carry__4_n_9 ,\cal_tmp[22]_carry__4_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[21].remd_tmp_reg[22]_45 [22:19]),
        .O({\cal_tmp[22]_carry__4_n_11 ,\cal_tmp[22]_carry__4_n_12 ,\cal_tmp[22]_carry__4_n_13 ,\cal_tmp[22]_carry__4_n_14 }),
        .S({\cal_tmp[22]_carry__4_i_1_n_7 ,\cal_tmp[22]_carry__4_i_2_n_7 ,\cal_tmp[22]_carry__4_i_3_n_7 ,\cal_tmp[22]_carry__4_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__4_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [22]),
        .O(\cal_tmp[22]_carry__4_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__4_i_2 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [21]),
        .O(\cal_tmp[22]_carry__4_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__4_i_3 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [20]),
        .O(\cal_tmp[22]_carry__4_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__4_i_4 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [19]),
        .O(\cal_tmp[22]_carry__4_i_4_n_7 ));
  CARRY4 \cal_tmp[22]_carry__5 
       (.CI(\cal_tmp[22]_carry__4_n_7 ),
        .CO({\cal_tmp[22]_carry__5_n_7 ,\cal_tmp[22]_carry__5_n_8 ,\cal_tmp[22]_carry__5_n_9 ,\cal_tmp[22]_carry__5_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[21].remd_tmp_reg[22]_45 [26:23]),
        .O({\cal_tmp[22]_carry__5_n_11 ,\cal_tmp[22]_carry__5_n_12 ,\cal_tmp[22]_carry__5_n_13 ,\cal_tmp[22]_carry__5_n_14 }),
        .S({\cal_tmp[22]_carry__5_i_1_n_7 ,\cal_tmp[22]_carry__5_i_2_n_7 ,\cal_tmp[22]_carry__5_i_3_n_7 ,\cal_tmp[22]_carry__5_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__5_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [26]),
        .O(\cal_tmp[22]_carry__5_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__5_i_2 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [25]),
        .O(\cal_tmp[22]_carry__5_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__5_i_3 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [24]),
        .O(\cal_tmp[22]_carry__5_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__5_i_4 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [23]),
        .O(\cal_tmp[22]_carry__5_i_4_n_7 ));
  CARRY4 \cal_tmp[22]_carry__6 
       (.CI(\cal_tmp[22]_carry__5_n_7 ),
        .CO({\NLW_cal_tmp[22]_carry__6_CO_UNCONNECTED [3:1],\cal_tmp[22]_carry__6_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[21].remd_tmp_reg[22]_45 [27]}),
        .O(\NLW_cal_tmp[22]_carry__6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cal_tmp[22]_carry__6_i_1_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__6_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [27]),
        .O(\cal_tmp[22]_carry__6_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [2]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [3]),
        .O(\cal_tmp[22]_carry_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry_i_2 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [1]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [2]),
        .O(\cal_tmp[22]_carry_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry_i_3 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [0]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [1]),
        .O(\cal_tmp[22]_carry_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry_i_4 
       (.I0(\loop[21].divisor_tmp_reg[22]_44 [0]),
        .O(\cal_tmp[22]_carry_i_4_n_7 ));
  CARRY4 \cal_tmp[23]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[23]_carry_n_7 ,\cal_tmp[23]_carry_n_8 ,\cal_tmp[23]_carry_n_9 ,\cal_tmp[23]_carry_n_10 }),
        .CYINIT(1'b1),
        .DI({\loop[22].remd_tmp_reg[23]_47 [2:0],1'b0}),
        .O({\cal_tmp[23]_carry_n_11 ,\cal_tmp[23]_carry_n_12 ,\cal_tmp[23]_carry_n_13 ,\cal_tmp[23]_carry_n_14 }),
        .S({\cal_tmp[23]_carry_i_1_n_7 ,\cal_tmp[23]_carry_i_2_n_7 ,\cal_tmp[23]_carry_i_3_n_7 ,\cal_tmp[23]_carry_i_4_n_7 }));
  CARRY4 \cal_tmp[23]_carry__0 
       (.CI(\cal_tmp[23]_carry_n_7 ),
        .CO({\cal_tmp[23]_carry__0_n_7 ,\cal_tmp[23]_carry__0_n_8 ,\cal_tmp[23]_carry__0_n_9 ,\cal_tmp[23]_carry__0_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[22].remd_tmp_reg[23]_47 [6:3]),
        .O({\cal_tmp[23]_carry__0_n_11 ,\cal_tmp[23]_carry__0_n_12 ,\cal_tmp[23]_carry__0_n_13 ,\cal_tmp[23]_carry__0_n_14 }),
        .S({\cal_tmp[23]_carry__0_i_1_n_7 ,\cal_tmp[23]_carry__0_i_2_n_7 ,\cal_tmp[23]_carry__0_i_3_n_7 ,\cal_tmp[23]_carry__0_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[23]_carry__0_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [6]),
        .I1(\loop[22].divisor_tmp_reg[23]_46 [7]),
        .O(\cal_tmp[23]_carry__0_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[23]_carry__0_i_2 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [5]),
        .I1(\loop[22].divisor_tmp_reg[23]_46 [6]),
        .O(\cal_tmp[23]_carry__0_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[23]_carry__0_i_3 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [4]),
        .I1(\loop[22].divisor_tmp_reg[23]_46 [5]),
        .O(\cal_tmp[23]_carry__0_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[23]_carry__0_i_4 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [3]),
        .I1(\loop[22].divisor_tmp_reg[23]_46 [4]),
        .O(\cal_tmp[23]_carry__0_i_4_n_7 ));
  CARRY4 \cal_tmp[23]_carry__1 
       (.CI(\cal_tmp[23]_carry__0_n_7 ),
        .CO({\cal_tmp[23]_carry__1_n_7 ,\cal_tmp[23]_carry__1_n_8 ,\cal_tmp[23]_carry__1_n_9 ,\cal_tmp[23]_carry__1_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[22].remd_tmp_reg[23]_47 [10:7]),
        .O({\cal_tmp[23]_carry__1_n_11 ,\cal_tmp[23]_carry__1_n_12 ,\cal_tmp[23]_carry__1_n_13 ,\cal_tmp[23]_carry__1_n_14 }),
        .S({\cal_tmp[23]_carry__1_i_1_n_7 ,\cal_tmp[23]_carry__1_i_2_n_7 ,\cal_tmp[23]_carry__1_i_3_n_7 ,\cal_tmp[23]_carry__1_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[23]_carry__1_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [10]),
        .I1(\loop[22].divisor_tmp_reg[23]_46 [11]),
        .O(\cal_tmp[23]_carry__1_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[23]_carry__1_i_2 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [9]),
        .I1(\loop[22].divisor_tmp_reg[23]_46 [10]),
        .O(\cal_tmp[23]_carry__1_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[23]_carry__1_i_3 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [8]),
        .I1(\loop[22].divisor_tmp_reg[23]_46 [9]),
        .O(\cal_tmp[23]_carry__1_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[23]_carry__1_i_4 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [7]),
        .I1(\loop[22].divisor_tmp_reg[23]_46 [8]),
        .O(\cal_tmp[23]_carry__1_i_4_n_7 ));
  CARRY4 \cal_tmp[23]_carry__2 
       (.CI(\cal_tmp[23]_carry__1_n_7 ),
        .CO({\cal_tmp[23]_carry__2_n_7 ,\cal_tmp[23]_carry__2_n_8 ,\cal_tmp[23]_carry__2_n_9 ,\cal_tmp[23]_carry__2_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[22].remd_tmp_reg[23]_47 [14:11]),
        .O({\cal_tmp[23]_carry__2_n_11 ,\cal_tmp[23]_carry__2_n_12 ,\cal_tmp[23]_carry__2_n_13 ,\cal_tmp[23]_carry__2_n_14 }),
        .S({\cal_tmp[23]_carry__2_i_1_n_7 ,\cal_tmp[23]_carry__2_i_2_n_7 ,\cal_tmp[23]_carry__2_i_3_n_7 ,\cal_tmp[23]_carry__2_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[23]_carry__2_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [14]),
        .I1(\loop[22].divisor_tmp_reg[23]_46 [15]),
        .O(\cal_tmp[23]_carry__2_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[23]_carry__2_i_2 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [13]),
        .I1(\loop[22].divisor_tmp_reg[23]_46 [14]),
        .O(\cal_tmp[23]_carry__2_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[23]_carry__2_i_3 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [12]),
        .I1(\loop[22].divisor_tmp_reg[23]_46 [13]),
        .O(\cal_tmp[23]_carry__2_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[23]_carry__2_i_4 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [11]),
        .I1(\loop[22].divisor_tmp_reg[23]_46 [12]),
        .O(\cal_tmp[23]_carry__2_i_4_n_7 ));
  CARRY4 \cal_tmp[23]_carry__3 
       (.CI(\cal_tmp[23]_carry__2_n_7 ),
        .CO({\cal_tmp[23]_carry__3_n_7 ,\cal_tmp[23]_carry__3_n_8 ,\cal_tmp[23]_carry__3_n_9 ,\cal_tmp[23]_carry__3_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[22].remd_tmp_reg[23]_47 [18:15]),
        .O({\cal_tmp[23]_carry__3_n_11 ,\cal_tmp[23]_carry__3_n_12 ,\cal_tmp[23]_carry__3_n_13 ,\cal_tmp[23]_carry__3_n_14 }),
        .S({\cal_tmp[23]_carry__3_i_1_n_7 ,\cal_tmp[23]_carry__3_i_2_n_7 ,\cal_tmp[23]_carry__3_i_3_n_7 ,\cal_tmp[23]_carry__3_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[23]_carry__3_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [18]),
        .O(\cal_tmp[23]_carry__3_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[23]_carry__3_i_2 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [17]),
        .O(\cal_tmp[23]_carry__3_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[23]_carry__3_i_3 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [16]),
        .O(\cal_tmp[23]_carry__3_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[23]_carry__3_i_4 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [15]),
        .O(\cal_tmp[23]_carry__3_i_4_n_7 ));
  CARRY4 \cal_tmp[23]_carry__4 
       (.CI(\cal_tmp[23]_carry__3_n_7 ),
        .CO({\cal_tmp[23]_carry__4_n_7 ,\cal_tmp[23]_carry__4_n_8 ,\cal_tmp[23]_carry__4_n_9 ,\cal_tmp[23]_carry__4_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[22].remd_tmp_reg[23]_47 [22:19]),
        .O({\cal_tmp[23]_carry__4_n_11 ,\cal_tmp[23]_carry__4_n_12 ,\cal_tmp[23]_carry__4_n_13 ,\cal_tmp[23]_carry__4_n_14 }),
        .S({\cal_tmp[23]_carry__4_i_1_n_7 ,\cal_tmp[23]_carry__4_i_2_n_7 ,\cal_tmp[23]_carry__4_i_3_n_7 ,\cal_tmp[23]_carry__4_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[23]_carry__4_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [22]),
        .O(\cal_tmp[23]_carry__4_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[23]_carry__4_i_2 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [21]),
        .O(\cal_tmp[23]_carry__4_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[23]_carry__4_i_3 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [20]),
        .O(\cal_tmp[23]_carry__4_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[23]_carry__4_i_4 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [19]),
        .O(\cal_tmp[23]_carry__4_i_4_n_7 ));
  CARRY4 \cal_tmp[23]_carry__5 
       (.CI(\cal_tmp[23]_carry__4_n_7 ),
        .CO({\cal_tmp[23]_carry__5_n_7 ,\cal_tmp[23]_carry__5_n_8 ,\cal_tmp[23]_carry__5_n_9 ,\cal_tmp[23]_carry__5_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[22].remd_tmp_reg[23]_47 [26:23]),
        .O({\cal_tmp[23]_carry__5_n_11 ,\cal_tmp[23]_carry__5_n_12 ,\cal_tmp[23]_carry__5_n_13 ,\cal_tmp[23]_carry__5_n_14 }),
        .S({\cal_tmp[23]_carry__5_i_1_n_7 ,\cal_tmp[23]_carry__5_i_2_n_7 ,\cal_tmp[23]_carry__5_i_3_n_7 ,\cal_tmp[23]_carry__5_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[23]_carry__5_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [26]),
        .O(\cal_tmp[23]_carry__5_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[23]_carry__5_i_2 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [25]),
        .O(\cal_tmp[23]_carry__5_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[23]_carry__5_i_3 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [24]),
        .O(\cal_tmp[23]_carry__5_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[23]_carry__5_i_4 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [23]),
        .O(\cal_tmp[23]_carry__5_i_4_n_7 ));
  CARRY4 \cal_tmp[23]_carry__6 
       (.CI(\cal_tmp[23]_carry__5_n_7 ),
        .CO({\NLW_cal_tmp[23]_carry__6_CO_UNCONNECTED [3:1],\cal_tmp[23]_carry__6_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[22].remd_tmp_reg[23]_47 [27]}),
        .O(\NLW_cal_tmp[23]_carry__6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cal_tmp[23]_carry__6_i_1_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[23]_carry__6_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [27]),
        .O(\cal_tmp[23]_carry__6_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[23]_carry_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [2]),
        .I1(\loop[22].divisor_tmp_reg[23]_46 [3]),
        .O(\cal_tmp[23]_carry_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[23]_carry_i_2 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [1]),
        .I1(\loop[22].divisor_tmp_reg[23]_46 [2]),
        .O(\cal_tmp[23]_carry_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[23]_carry_i_3 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [0]),
        .I1(\loop[22].divisor_tmp_reg[23]_46 [1]),
        .O(\cal_tmp[23]_carry_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[23]_carry_i_4 
       (.I0(\loop[22].divisor_tmp_reg[23]_46 [0]),
        .O(\cal_tmp[23]_carry_i_4_n_7 ));
  CARRY4 \cal_tmp[24]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[24]_carry_n_7 ,\cal_tmp[24]_carry_n_8 ,\cal_tmp[24]_carry_n_9 ,\cal_tmp[24]_carry_n_10 }),
        .CYINIT(1'b1),
        .DI({\loop[23].remd_tmp_reg[24]_49 [2:0],1'b0}),
        .O({\cal_tmp[24]_carry_n_11 ,\cal_tmp[24]_carry_n_12 ,\cal_tmp[24]_carry_n_13 ,\cal_tmp[24]_carry_n_14 }),
        .S({\cal_tmp[24]_carry_i_1_n_7 ,\cal_tmp[24]_carry_i_2_n_7 ,\cal_tmp[24]_carry_i_3_n_7 ,\cal_tmp[24]_carry_i_4_n_7 }));
  CARRY4 \cal_tmp[24]_carry__0 
       (.CI(\cal_tmp[24]_carry_n_7 ),
        .CO({\cal_tmp[24]_carry__0_n_7 ,\cal_tmp[24]_carry__0_n_8 ,\cal_tmp[24]_carry__0_n_9 ,\cal_tmp[24]_carry__0_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[23].remd_tmp_reg[24]_49 [6:3]),
        .O({\cal_tmp[24]_carry__0_n_11 ,\cal_tmp[24]_carry__0_n_12 ,\cal_tmp[24]_carry__0_n_13 ,\cal_tmp[24]_carry__0_n_14 }),
        .S({\cal_tmp[24]_carry__0_i_1_n_7 ,\cal_tmp[24]_carry__0_i_2_n_7 ,\cal_tmp[24]_carry__0_i_3_n_7 ,\cal_tmp[24]_carry__0_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[24]_carry__0_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_49 [6]),
        .I1(\loop[23].divisor_tmp_reg[24]_48 [7]),
        .O(\cal_tmp[24]_carry__0_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[24]_carry__0_i_2 
       (.I0(\loop[23].remd_tmp_reg[24]_49 [5]),
        .I1(\loop[23].divisor_tmp_reg[24]_48 [6]),
        .O(\cal_tmp[24]_carry__0_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[24]_carry__0_i_3 
       (.I0(\loop[23].remd_tmp_reg[24]_49 [4]),
        .I1(\loop[23].divisor_tmp_reg[24]_48 [5]),
        .O(\cal_tmp[24]_carry__0_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[24]_carry__0_i_4 
       (.I0(\loop[23].remd_tmp_reg[24]_49 [3]),
        .I1(\loop[23].divisor_tmp_reg[24]_48 [4]),
        .O(\cal_tmp[24]_carry__0_i_4_n_7 ));
  CARRY4 \cal_tmp[24]_carry__1 
       (.CI(\cal_tmp[24]_carry__0_n_7 ),
        .CO({\cal_tmp[24]_carry__1_n_7 ,\cal_tmp[24]_carry__1_n_8 ,\cal_tmp[24]_carry__1_n_9 ,\cal_tmp[24]_carry__1_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[23].remd_tmp_reg[24]_49 [10:7]),
        .O({\cal_tmp[24]_carry__1_n_11 ,\cal_tmp[24]_carry__1_n_12 ,\cal_tmp[24]_carry__1_n_13 ,\cal_tmp[24]_carry__1_n_14 }),
        .S({\cal_tmp[24]_carry__1_i_1_n_7 ,\cal_tmp[24]_carry__1_i_2_n_7 ,\cal_tmp[24]_carry__1_i_3_n_7 ,\cal_tmp[24]_carry__1_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[24]_carry__1_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_49 [10]),
        .I1(\loop[23].divisor_tmp_reg[24]_48 [11]),
        .O(\cal_tmp[24]_carry__1_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[24]_carry__1_i_2 
       (.I0(\loop[23].remd_tmp_reg[24]_49 [9]),
        .I1(\loop[23].divisor_tmp_reg[24]_48 [10]),
        .O(\cal_tmp[24]_carry__1_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[24]_carry__1_i_3 
       (.I0(\loop[23].remd_tmp_reg[24]_49 [8]),
        .I1(\loop[23].divisor_tmp_reg[24]_48 [9]),
        .O(\cal_tmp[24]_carry__1_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[24]_carry__1_i_4 
       (.I0(\loop[23].remd_tmp_reg[24]_49 [7]),
        .I1(\loop[23].divisor_tmp_reg[24]_48 [8]),
        .O(\cal_tmp[24]_carry__1_i_4_n_7 ));
  CARRY4 \cal_tmp[24]_carry__2 
       (.CI(\cal_tmp[24]_carry__1_n_7 ),
        .CO({\cal_tmp[24]_carry__2_n_7 ,\cal_tmp[24]_carry__2_n_8 ,\cal_tmp[24]_carry__2_n_9 ,\cal_tmp[24]_carry__2_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[23].remd_tmp_reg[24]_49 [14:11]),
        .O({\cal_tmp[24]_carry__2_n_11 ,\cal_tmp[24]_carry__2_n_12 ,\cal_tmp[24]_carry__2_n_13 ,\cal_tmp[24]_carry__2_n_14 }),
        .S({\cal_tmp[24]_carry__2_i_1_n_7 ,\cal_tmp[24]_carry__2_i_2_n_7 ,\cal_tmp[24]_carry__2_i_3_n_7 ,\cal_tmp[24]_carry__2_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[24]_carry__2_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_49 [14]),
        .I1(\loop[23].divisor_tmp_reg[24]_48 [15]),
        .O(\cal_tmp[24]_carry__2_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[24]_carry__2_i_2 
       (.I0(\loop[23].remd_tmp_reg[24]_49 [13]),
        .I1(\loop[23].divisor_tmp_reg[24]_48 [14]),
        .O(\cal_tmp[24]_carry__2_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[24]_carry__2_i_3 
       (.I0(\loop[23].remd_tmp_reg[24]_49 [12]),
        .I1(\loop[23].divisor_tmp_reg[24]_48 [13]),
        .O(\cal_tmp[24]_carry__2_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[24]_carry__2_i_4 
       (.I0(\loop[23].remd_tmp_reg[24]_49 [11]),
        .I1(\loop[23].divisor_tmp_reg[24]_48 [12]),
        .O(\cal_tmp[24]_carry__2_i_4_n_7 ));
  CARRY4 \cal_tmp[24]_carry__3 
       (.CI(\cal_tmp[24]_carry__2_n_7 ),
        .CO({\cal_tmp[24]_carry__3_n_7 ,\cal_tmp[24]_carry__3_n_8 ,\cal_tmp[24]_carry__3_n_9 ,\cal_tmp[24]_carry__3_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[23].remd_tmp_reg[24]_49 [18:15]),
        .O({\cal_tmp[24]_carry__3_n_11 ,\cal_tmp[24]_carry__3_n_12 ,\cal_tmp[24]_carry__3_n_13 ,\cal_tmp[24]_carry__3_n_14 }),
        .S({\cal_tmp[24]_carry__3_i_1_n_7 ,\cal_tmp[24]_carry__3_i_2_n_7 ,\cal_tmp[24]_carry__3_i_3_n_7 ,\cal_tmp[24]_carry__3_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[24]_carry__3_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_49 [18]),
        .O(\cal_tmp[24]_carry__3_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[24]_carry__3_i_2 
       (.I0(\loop[23].remd_tmp_reg[24]_49 [17]),
        .O(\cal_tmp[24]_carry__3_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[24]_carry__3_i_3 
       (.I0(\loop[23].remd_tmp_reg[24]_49 [16]),
        .O(\cal_tmp[24]_carry__3_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[24]_carry__3_i_4 
       (.I0(\loop[23].remd_tmp_reg[24]_49 [15]),
        .O(\cal_tmp[24]_carry__3_i_4_n_7 ));
  CARRY4 \cal_tmp[24]_carry__4 
       (.CI(\cal_tmp[24]_carry__3_n_7 ),
        .CO({\cal_tmp[24]_carry__4_n_7 ,\cal_tmp[24]_carry__4_n_8 ,\cal_tmp[24]_carry__4_n_9 ,\cal_tmp[24]_carry__4_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[23].remd_tmp_reg[24]_49 [22:19]),
        .O({\cal_tmp[24]_carry__4_n_11 ,\cal_tmp[24]_carry__4_n_12 ,\cal_tmp[24]_carry__4_n_13 ,\cal_tmp[24]_carry__4_n_14 }),
        .S({\cal_tmp[24]_carry__4_i_1_n_7 ,\cal_tmp[24]_carry__4_i_2_n_7 ,\cal_tmp[24]_carry__4_i_3_n_7 ,\cal_tmp[24]_carry__4_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[24]_carry__4_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_49 [22]),
        .O(\cal_tmp[24]_carry__4_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[24]_carry__4_i_2 
       (.I0(\loop[23].remd_tmp_reg[24]_49 [21]),
        .O(\cal_tmp[24]_carry__4_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[24]_carry__4_i_3 
       (.I0(\loop[23].remd_tmp_reg[24]_49 [20]),
        .O(\cal_tmp[24]_carry__4_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[24]_carry__4_i_4 
       (.I0(\loop[23].remd_tmp_reg[24]_49 [19]),
        .O(\cal_tmp[24]_carry__4_i_4_n_7 ));
  CARRY4 \cal_tmp[24]_carry__5 
       (.CI(\cal_tmp[24]_carry__4_n_7 ),
        .CO({\cal_tmp[24]_carry__5_n_7 ,\cal_tmp[24]_carry__5_n_8 ,\cal_tmp[24]_carry__5_n_9 ,\cal_tmp[24]_carry__5_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[23].remd_tmp_reg[24]_49 [26:23]),
        .O({\cal_tmp[24]_carry__5_n_11 ,\cal_tmp[24]_carry__5_n_12 ,\cal_tmp[24]_carry__5_n_13 ,\cal_tmp[24]_carry__5_n_14 }),
        .S({\cal_tmp[24]_carry__5_i_1_n_7 ,\cal_tmp[24]_carry__5_i_2_n_7 ,\cal_tmp[24]_carry__5_i_3_n_7 ,\cal_tmp[24]_carry__5_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[24]_carry__5_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_49 [26]),
        .O(\cal_tmp[24]_carry__5_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[24]_carry__5_i_2 
       (.I0(\loop[23].remd_tmp_reg[24]_49 [25]),
        .O(\cal_tmp[24]_carry__5_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[24]_carry__5_i_3 
       (.I0(\loop[23].remd_tmp_reg[24]_49 [24]),
        .O(\cal_tmp[24]_carry__5_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[24]_carry__5_i_4 
       (.I0(\loop[23].remd_tmp_reg[24]_49 [23]),
        .O(\cal_tmp[24]_carry__5_i_4_n_7 ));
  CARRY4 \cal_tmp[24]_carry__6 
       (.CI(\cal_tmp[24]_carry__5_n_7 ),
        .CO({\NLW_cal_tmp[24]_carry__6_CO_UNCONNECTED [3:1],\cal_tmp[24]_carry__6_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[23].remd_tmp_reg[24]_49 [27]}),
        .O(\NLW_cal_tmp[24]_carry__6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cal_tmp[24]_carry__6_i_1_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[24]_carry__6_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_49 [27]),
        .O(\cal_tmp[24]_carry__6_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[24]_carry_i_1 
       (.I0(\loop[23].remd_tmp_reg[24]_49 [2]),
        .I1(\loop[23].divisor_tmp_reg[24]_48 [3]),
        .O(\cal_tmp[24]_carry_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[24]_carry_i_2 
       (.I0(\loop[23].remd_tmp_reg[24]_49 [1]),
        .I1(\loop[23].divisor_tmp_reg[24]_48 [2]),
        .O(\cal_tmp[24]_carry_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[24]_carry_i_3 
       (.I0(\loop[23].remd_tmp_reg[24]_49 [0]),
        .I1(\loop[23].divisor_tmp_reg[24]_48 [1]),
        .O(\cal_tmp[24]_carry_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[24]_carry_i_4 
       (.I0(\loop[23].divisor_tmp_reg[24]_48 [0]),
        .O(\cal_tmp[24]_carry_i_4_n_7 ));
  CARRY4 \cal_tmp[25]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[25]_carry_n_7 ,\cal_tmp[25]_carry_n_8 ,\cal_tmp[25]_carry_n_9 ,\cal_tmp[25]_carry_n_10 }),
        .CYINIT(1'b1),
        .DI({\loop[24].remd_tmp_reg[25]_51 [2:0],1'b0}),
        .O({\cal_tmp[25]_carry_n_11 ,\cal_tmp[25]_carry_n_12 ,\cal_tmp[25]_carry_n_13 ,\cal_tmp[25]_carry_n_14 }),
        .S({\cal_tmp[25]_carry_i_1_n_7 ,\cal_tmp[25]_carry_i_2_n_7 ,\cal_tmp[25]_carry_i_3_n_7 ,\cal_tmp[25]_carry_i_4_n_7 }));
  CARRY4 \cal_tmp[25]_carry__0 
       (.CI(\cal_tmp[25]_carry_n_7 ),
        .CO({\cal_tmp[25]_carry__0_n_7 ,\cal_tmp[25]_carry__0_n_8 ,\cal_tmp[25]_carry__0_n_9 ,\cal_tmp[25]_carry__0_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[24].remd_tmp_reg[25]_51 [6:3]),
        .O({\cal_tmp[25]_carry__0_n_11 ,\cal_tmp[25]_carry__0_n_12 ,\cal_tmp[25]_carry__0_n_13 ,\cal_tmp[25]_carry__0_n_14 }),
        .S({\cal_tmp[25]_carry__0_i_1_n_7 ,\cal_tmp[25]_carry__0_i_2_n_7 ,\cal_tmp[25]_carry__0_i_3_n_7 ,\cal_tmp[25]_carry__0_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[25]_carry__0_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_51 [6]),
        .I1(\loop[24].divisor_tmp_reg[25]_50 [7]),
        .O(\cal_tmp[25]_carry__0_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[25]_carry__0_i_2 
       (.I0(\loop[24].remd_tmp_reg[25]_51 [5]),
        .I1(\loop[24].divisor_tmp_reg[25]_50 [6]),
        .O(\cal_tmp[25]_carry__0_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[25]_carry__0_i_3 
       (.I0(\loop[24].remd_tmp_reg[25]_51 [4]),
        .I1(\loop[24].divisor_tmp_reg[25]_50 [5]),
        .O(\cal_tmp[25]_carry__0_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[25]_carry__0_i_4 
       (.I0(\loop[24].remd_tmp_reg[25]_51 [3]),
        .I1(\loop[24].divisor_tmp_reg[25]_50 [4]),
        .O(\cal_tmp[25]_carry__0_i_4_n_7 ));
  CARRY4 \cal_tmp[25]_carry__1 
       (.CI(\cal_tmp[25]_carry__0_n_7 ),
        .CO({\cal_tmp[25]_carry__1_n_7 ,\cal_tmp[25]_carry__1_n_8 ,\cal_tmp[25]_carry__1_n_9 ,\cal_tmp[25]_carry__1_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[24].remd_tmp_reg[25]_51 [10:7]),
        .O({\cal_tmp[25]_carry__1_n_11 ,\cal_tmp[25]_carry__1_n_12 ,\cal_tmp[25]_carry__1_n_13 ,\cal_tmp[25]_carry__1_n_14 }),
        .S({\cal_tmp[25]_carry__1_i_1_n_7 ,\cal_tmp[25]_carry__1_i_2_n_7 ,\cal_tmp[25]_carry__1_i_3_n_7 ,\cal_tmp[25]_carry__1_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[25]_carry__1_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_51 [10]),
        .I1(\loop[24].divisor_tmp_reg[25]_50 [11]),
        .O(\cal_tmp[25]_carry__1_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[25]_carry__1_i_2 
       (.I0(\loop[24].remd_tmp_reg[25]_51 [9]),
        .I1(\loop[24].divisor_tmp_reg[25]_50 [10]),
        .O(\cal_tmp[25]_carry__1_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[25]_carry__1_i_3 
       (.I0(\loop[24].remd_tmp_reg[25]_51 [8]),
        .I1(\loop[24].divisor_tmp_reg[25]_50 [9]),
        .O(\cal_tmp[25]_carry__1_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[25]_carry__1_i_4 
       (.I0(\loop[24].remd_tmp_reg[25]_51 [7]),
        .I1(\loop[24].divisor_tmp_reg[25]_50 [8]),
        .O(\cal_tmp[25]_carry__1_i_4_n_7 ));
  CARRY4 \cal_tmp[25]_carry__2 
       (.CI(\cal_tmp[25]_carry__1_n_7 ),
        .CO({\cal_tmp[25]_carry__2_n_7 ,\cal_tmp[25]_carry__2_n_8 ,\cal_tmp[25]_carry__2_n_9 ,\cal_tmp[25]_carry__2_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[24].remd_tmp_reg[25]_51 [14:11]),
        .O({\cal_tmp[25]_carry__2_n_11 ,\cal_tmp[25]_carry__2_n_12 ,\cal_tmp[25]_carry__2_n_13 ,\cal_tmp[25]_carry__2_n_14 }),
        .S({\cal_tmp[25]_carry__2_i_1_n_7 ,\cal_tmp[25]_carry__2_i_2_n_7 ,\cal_tmp[25]_carry__2_i_3_n_7 ,\cal_tmp[25]_carry__2_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[25]_carry__2_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_51 [14]),
        .I1(\loop[24].divisor_tmp_reg[25]_50 [15]),
        .O(\cal_tmp[25]_carry__2_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[25]_carry__2_i_2 
       (.I0(\loop[24].remd_tmp_reg[25]_51 [13]),
        .I1(\loop[24].divisor_tmp_reg[25]_50 [14]),
        .O(\cal_tmp[25]_carry__2_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[25]_carry__2_i_3 
       (.I0(\loop[24].remd_tmp_reg[25]_51 [12]),
        .I1(\loop[24].divisor_tmp_reg[25]_50 [13]),
        .O(\cal_tmp[25]_carry__2_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[25]_carry__2_i_4 
       (.I0(\loop[24].remd_tmp_reg[25]_51 [11]),
        .I1(\loop[24].divisor_tmp_reg[25]_50 [12]),
        .O(\cal_tmp[25]_carry__2_i_4_n_7 ));
  CARRY4 \cal_tmp[25]_carry__3 
       (.CI(\cal_tmp[25]_carry__2_n_7 ),
        .CO({\cal_tmp[25]_carry__3_n_7 ,\cal_tmp[25]_carry__3_n_8 ,\cal_tmp[25]_carry__3_n_9 ,\cal_tmp[25]_carry__3_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[24].remd_tmp_reg[25]_51 [18:15]),
        .O({\cal_tmp[25]_carry__3_n_11 ,\cal_tmp[25]_carry__3_n_12 ,\cal_tmp[25]_carry__3_n_13 ,\cal_tmp[25]_carry__3_n_14 }),
        .S({\cal_tmp[25]_carry__3_i_1_n_7 ,\cal_tmp[25]_carry__3_i_2_n_7 ,\cal_tmp[25]_carry__3_i_3_n_7 ,\cal_tmp[25]_carry__3_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[25]_carry__3_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_51 [18]),
        .O(\cal_tmp[25]_carry__3_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[25]_carry__3_i_2 
       (.I0(\loop[24].remd_tmp_reg[25]_51 [17]),
        .O(\cal_tmp[25]_carry__3_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[25]_carry__3_i_3 
       (.I0(\loop[24].remd_tmp_reg[25]_51 [16]),
        .O(\cal_tmp[25]_carry__3_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[25]_carry__3_i_4 
       (.I0(\loop[24].remd_tmp_reg[25]_51 [15]),
        .O(\cal_tmp[25]_carry__3_i_4_n_7 ));
  CARRY4 \cal_tmp[25]_carry__4 
       (.CI(\cal_tmp[25]_carry__3_n_7 ),
        .CO({\cal_tmp[25]_carry__4_n_7 ,\cal_tmp[25]_carry__4_n_8 ,\cal_tmp[25]_carry__4_n_9 ,\cal_tmp[25]_carry__4_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[24].remd_tmp_reg[25]_51 [22:19]),
        .O({\cal_tmp[25]_carry__4_n_11 ,\cal_tmp[25]_carry__4_n_12 ,\cal_tmp[25]_carry__4_n_13 ,\cal_tmp[25]_carry__4_n_14 }),
        .S({\cal_tmp[25]_carry__4_i_1_n_7 ,\cal_tmp[25]_carry__4_i_2_n_7 ,\cal_tmp[25]_carry__4_i_3_n_7 ,\cal_tmp[25]_carry__4_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[25]_carry__4_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_51 [22]),
        .O(\cal_tmp[25]_carry__4_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[25]_carry__4_i_2 
       (.I0(\loop[24].remd_tmp_reg[25]_51 [21]),
        .O(\cal_tmp[25]_carry__4_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[25]_carry__4_i_3 
       (.I0(\loop[24].remd_tmp_reg[25]_51 [20]),
        .O(\cal_tmp[25]_carry__4_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[25]_carry__4_i_4 
       (.I0(\loop[24].remd_tmp_reg[25]_51 [19]),
        .O(\cal_tmp[25]_carry__4_i_4_n_7 ));
  CARRY4 \cal_tmp[25]_carry__5 
       (.CI(\cal_tmp[25]_carry__4_n_7 ),
        .CO({\cal_tmp[25]_carry__5_n_7 ,\cal_tmp[25]_carry__5_n_8 ,\cal_tmp[25]_carry__5_n_9 ,\cal_tmp[25]_carry__5_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[24].remd_tmp_reg[25]_51 [26:23]),
        .O({\cal_tmp[25]_carry__5_n_11 ,\cal_tmp[25]_carry__5_n_12 ,\cal_tmp[25]_carry__5_n_13 ,\cal_tmp[25]_carry__5_n_14 }),
        .S({\cal_tmp[25]_carry__5_i_1_n_7 ,\cal_tmp[25]_carry__5_i_2_n_7 ,\cal_tmp[25]_carry__5_i_3_n_7 ,\cal_tmp[25]_carry__5_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[25]_carry__5_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_51 [26]),
        .O(\cal_tmp[25]_carry__5_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[25]_carry__5_i_2 
       (.I0(\loop[24].remd_tmp_reg[25]_51 [25]),
        .O(\cal_tmp[25]_carry__5_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[25]_carry__5_i_3 
       (.I0(\loop[24].remd_tmp_reg[25]_51 [24]),
        .O(\cal_tmp[25]_carry__5_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[25]_carry__5_i_4 
       (.I0(\loop[24].remd_tmp_reg[25]_51 [23]),
        .O(\cal_tmp[25]_carry__5_i_4_n_7 ));
  CARRY4 \cal_tmp[25]_carry__6 
       (.CI(\cal_tmp[25]_carry__5_n_7 ),
        .CO({\NLW_cal_tmp[25]_carry__6_CO_UNCONNECTED [3:1],\cal_tmp[25]_carry__6_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[24].remd_tmp_reg[25]_51 [27]}),
        .O(\NLW_cal_tmp[25]_carry__6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cal_tmp[25]_carry__6_i_1_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[25]_carry__6_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_51 [27]),
        .O(\cal_tmp[25]_carry__6_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[25]_carry_i_1 
       (.I0(\loop[24].remd_tmp_reg[25]_51 [2]),
        .I1(\loop[24].divisor_tmp_reg[25]_50 [3]),
        .O(\cal_tmp[25]_carry_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[25]_carry_i_2 
       (.I0(\loop[24].remd_tmp_reg[25]_51 [1]),
        .I1(\loop[24].divisor_tmp_reg[25]_50 [2]),
        .O(\cal_tmp[25]_carry_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[25]_carry_i_3 
       (.I0(\loop[24].remd_tmp_reg[25]_51 [0]),
        .I1(\loop[24].divisor_tmp_reg[25]_50 [1]),
        .O(\cal_tmp[25]_carry_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[25]_carry_i_4 
       (.I0(\loop[24].divisor_tmp_reg[25]_50 [0]),
        .O(\cal_tmp[25]_carry_i_4_n_7 ));
  CARRY4 \cal_tmp[26]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[26]_carry_n_7 ,\cal_tmp[26]_carry_n_8 ,\cal_tmp[26]_carry_n_9 ,\cal_tmp[26]_carry_n_10 }),
        .CYINIT(1'b1),
        .DI({\loop[25].remd_tmp_reg[26]_53 [2:0],1'b0}),
        .O({\cal_tmp[26]_carry_n_11 ,\cal_tmp[26]_carry_n_12 ,\cal_tmp[26]_carry_n_13 ,\cal_tmp[26]_carry_n_14 }),
        .S({\cal_tmp[26]_carry_i_1_n_7 ,\cal_tmp[26]_carry_i_2_n_7 ,\cal_tmp[26]_carry_i_3_n_7 ,\cal_tmp[26]_carry_i_4_n_7 }));
  CARRY4 \cal_tmp[26]_carry__0 
       (.CI(\cal_tmp[26]_carry_n_7 ),
        .CO({\cal_tmp[26]_carry__0_n_7 ,\cal_tmp[26]_carry__0_n_8 ,\cal_tmp[26]_carry__0_n_9 ,\cal_tmp[26]_carry__0_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[25].remd_tmp_reg[26]_53 [6:3]),
        .O({\cal_tmp[26]_carry__0_n_11 ,\cal_tmp[26]_carry__0_n_12 ,\cal_tmp[26]_carry__0_n_13 ,\cal_tmp[26]_carry__0_n_14 }),
        .S({\cal_tmp[26]_carry__0_i_1_n_7 ,\cal_tmp[26]_carry__0_i_2_n_7 ,\cal_tmp[26]_carry__0_i_3_n_7 ,\cal_tmp[26]_carry__0_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[26]_carry__0_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_53 [6]),
        .I1(\loop[25].divisor_tmp_reg[26]_52 [7]),
        .O(\cal_tmp[26]_carry__0_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[26]_carry__0_i_2 
       (.I0(\loop[25].remd_tmp_reg[26]_53 [5]),
        .I1(\loop[25].divisor_tmp_reg[26]_52 [6]),
        .O(\cal_tmp[26]_carry__0_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[26]_carry__0_i_3 
       (.I0(\loop[25].remd_tmp_reg[26]_53 [4]),
        .I1(\loop[25].divisor_tmp_reg[26]_52 [5]),
        .O(\cal_tmp[26]_carry__0_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[26]_carry__0_i_4 
       (.I0(\loop[25].remd_tmp_reg[26]_53 [3]),
        .I1(\loop[25].divisor_tmp_reg[26]_52 [4]),
        .O(\cal_tmp[26]_carry__0_i_4_n_7 ));
  CARRY4 \cal_tmp[26]_carry__1 
       (.CI(\cal_tmp[26]_carry__0_n_7 ),
        .CO({\cal_tmp[26]_carry__1_n_7 ,\cal_tmp[26]_carry__1_n_8 ,\cal_tmp[26]_carry__1_n_9 ,\cal_tmp[26]_carry__1_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[25].remd_tmp_reg[26]_53 [10:7]),
        .O({\cal_tmp[26]_carry__1_n_11 ,\cal_tmp[26]_carry__1_n_12 ,\cal_tmp[26]_carry__1_n_13 ,\cal_tmp[26]_carry__1_n_14 }),
        .S({\cal_tmp[26]_carry__1_i_1_n_7 ,\cal_tmp[26]_carry__1_i_2_n_7 ,\cal_tmp[26]_carry__1_i_3_n_7 ,\cal_tmp[26]_carry__1_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[26]_carry__1_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_53 [10]),
        .I1(\loop[25].divisor_tmp_reg[26]_52 [11]),
        .O(\cal_tmp[26]_carry__1_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[26]_carry__1_i_2 
       (.I0(\loop[25].remd_tmp_reg[26]_53 [9]),
        .I1(\loop[25].divisor_tmp_reg[26]_52 [10]),
        .O(\cal_tmp[26]_carry__1_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[26]_carry__1_i_3 
       (.I0(\loop[25].remd_tmp_reg[26]_53 [8]),
        .I1(\loop[25].divisor_tmp_reg[26]_52 [9]),
        .O(\cal_tmp[26]_carry__1_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[26]_carry__1_i_4 
       (.I0(\loop[25].remd_tmp_reg[26]_53 [7]),
        .I1(\loop[25].divisor_tmp_reg[26]_52 [8]),
        .O(\cal_tmp[26]_carry__1_i_4_n_7 ));
  CARRY4 \cal_tmp[26]_carry__2 
       (.CI(\cal_tmp[26]_carry__1_n_7 ),
        .CO({\cal_tmp[26]_carry__2_n_7 ,\cal_tmp[26]_carry__2_n_8 ,\cal_tmp[26]_carry__2_n_9 ,\cal_tmp[26]_carry__2_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[25].remd_tmp_reg[26]_53 [14:11]),
        .O({\cal_tmp[26]_carry__2_n_11 ,\cal_tmp[26]_carry__2_n_12 ,\cal_tmp[26]_carry__2_n_13 ,\cal_tmp[26]_carry__2_n_14 }),
        .S({\cal_tmp[26]_carry__2_i_1_n_7 ,\cal_tmp[26]_carry__2_i_2_n_7 ,\cal_tmp[26]_carry__2_i_3_n_7 ,\cal_tmp[26]_carry__2_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[26]_carry__2_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_53 [14]),
        .I1(\loop[25].divisor_tmp_reg[26]_52 [15]),
        .O(\cal_tmp[26]_carry__2_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[26]_carry__2_i_2 
       (.I0(\loop[25].remd_tmp_reg[26]_53 [13]),
        .I1(\loop[25].divisor_tmp_reg[26]_52 [14]),
        .O(\cal_tmp[26]_carry__2_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[26]_carry__2_i_3 
       (.I0(\loop[25].remd_tmp_reg[26]_53 [12]),
        .I1(\loop[25].divisor_tmp_reg[26]_52 [13]),
        .O(\cal_tmp[26]_carry__2_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[26]_carry__2_i_4 
       (.I0(\loop[25].remd_tmp_reg[26]_53 [11]),
        .I1(\loop[25].divisor_tmp_reg[26]_52 [12]),
        .O(\cal_tmp[26]_carry__2_i_4_n_7 ));
  CARRY4 \cal_tmp[26]_carry__3 
       (.CI(\cal_tmp[26]_carry__2_n_7 ),
        .CO({\cal_tmp[26]_carry__3_n_7 ,\cal_tmp[26]_carry__3_n_8 ,\cal_tmp[26]_carry__3_n_9 ,\cal_tmp[26]_carry__3_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[25].remd_tmp_reg[26]_53 [18:15]),
        .O({\cal_tmp[26]_carry__3_n_11 ,\cal_tmp[26]_carry__3_n_12 ,\cal_tmp[26]_carry__3_n_13 ,\cal_tmp[26]_carry__3_n_14 }),
        .S({\cal_tmp[26]_carry__3_i_1_n_7 ,\cal_tmp[26]_carry__3_i_2_n_7 ,\cal_tmp[26]_carry__3_i_3_n_7 ,\cal_tmp[26]_carry__3_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[26]_carry__3_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_53 [18]),
        .O(\cal_tmp[26]_carry__3_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[26]_carry__3_i_2 
       (.I0(\loop[25].remd_tmp_reg[26]_53 [17]),
        .O(\cal_tmp[26]_carry__3_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[26]_carry__3_i_3 
       (.I0(\loop[25].remd_tmp_reg[26]_53 [16]),
        .O(\cal_tmp[26]_carry__3_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[26]_carry__3_i_4 
       (.I0(\loop[25].remd_tmp_reg[26]_53 [15]),
        .O(\cal_tmp[26]_carry__3_i_4_n_7 ));
  CARRY4 \cal_tmp[26]_carry__4 
       (.CI(\cal_tmp[26]_carry__3_n_7 ),
        .CO({\cal_tmp[26]_carry__4_n_7 ,\cal_tmp[26]_carry__4_n_8 ,\cal_tmp[26]_carry__4_n_9 ,\cal_tmp[26]_carry__4_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[25].remd_tmp_reg[26]_53 [22:19]),
        .O({\cal_tmp[26]_carry__4_n_11 ,\cal_tmp[26]_carry__4_n_12 ,\cal_tmp[26]_carry__4_n_13 ,\cal_tmp[26]_carry__4_n_14 }),
        .S({\cal_tmp[26]_carry__4_i_1_n_7 ,\cal_tmp[26]_carry__4_i_2_n_7 ,\cal_tmp[26]_carry__4_i_3_n_7 ,\cal_tmp[26]_carry__4_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[26]_carry__4_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_53 [22]),
        .O(\cal_tmp[26]_carry__4_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[26]_carry__4_i_2 
       (.I0(\loop[25].remd_tmp_reg[26]_53 [21]),
        .O(\cal_tmp[26]_carry__4_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[26]_carry__4_i_3 
       (.I0(\loop[25].remd_tmp_reg[26]_53 [20]),
        .O(\cal_tmp[26]_carry__4_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[26]_carry__4_i_4 
       (.I0(\loop[25].remd_tmp_reg[26]_53 [19]),
        .O(\cal_tmp[26]_carry__4_i_4_n_7 ));
  CARRY4 \cal_tmp[26]_carry__5 
       (.CI(\cal_tmp[26]_carry__4_n_7 ),
        .CO({\cal_tmp[26]_carry__5_n_7 ,\cal_tmp[26]_carry__5_n_8 ,\cal_tmp[26]_carry__5_n_9 ,\cal_tmp[26]_carry__5_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[25].remd_tmp_reg[26]_53 [26:23]),
        .O({\cal_tmp[26]_carry__5_n_11 ,\cal_tmp[26]_carry__5_n_12 ,\cal_tmp[26]_carry__5_n_13 ,\cal_tmp[26]_carry__5_n_14 }),
        .S({\cal_tmp[26]_carry__5_i_1_n_7 ,\cal_tmp[26]_carry__5_i_2_n_7 ,\cal_tmp[26]_carry__5_i_3_n_7 ,\cal_tmp[26]_carry__5_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[26]_carry__5_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_53 [26]),
        .O(\cal_tmp[26]_carry__5_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[26]_carry__5_i_2 
       (.I0(\loop[25].remd_tmp_reg[26]_53 [25]),
        .O(\cal_tmp[26]_carry__5_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[26]_carry__5_i_3 
       (.I0(\loop[25].remd_tmp_reg[26]_53 [24]),
        .O(\cal_tmp[26]_carry__5_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[26]_carry__5_i_4 
       (.I0(\loop[25].remd_tmp_reg[26]_53 [23]),
        .O(\cal_tmp[26]_carry__5_i_4_n_7 ));
  CARRY4 \cal_tmp[26]_carry__6 
       (.CI(\cal_tmp[26]_carry__5_n_7 ),
        .CO({\NLW_cal_tmp[26]_carry__6_CO_UNCONNECTED [3:1],\cal_tmp[26]_carry__6_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[25].remd_tmp_reg[26]_53 [27]}),
        .O(\NLW_cal_tmp[26]_carry__6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cal_tmp[26]_carry__6_i_1_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[26]_carry__6_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_53 [27]),
        .O(\cal_tmp[26]_carry__6_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[26]_carry_i_1 
       (.I0(\loop[25].remd_tmp_reg[26]_53 [2]),
        .I1(\loop[25].divisor_tmp_reg[26]_52 [3]),
        .O(\cal_tmp[26]_carry_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[26]_carry_i_2 
       (.I0(\loop[25].remd_tmp_reg[26]_53 [1]),
        .I1(\loop[25].divisor_tmp_reg[26]_52 [2]),
        .O(\cal_tmp[26]_carry_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[26]_carry_i_3 
       (.I0(\loop[25].remd_tmp_reg[26]_53 [0]),
        .I1(\loop[25].divisor_tmp_reg[26]_52 [1]),
        .O(\cal_tmp[26]_carry_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[26]_carry_i_4 
       (.I0(\loop[25].divisor_tmp_reg[26]_52 [0]),
        .O(\cal_tmp[26]_carry_i_4_n_7 ));
  CARRY4 \cal_tmp[27]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[27]_carry_n_7 ,\cal_tmp[27]_carry_n_8 ,\cal_tmp[27]_carry_n_9 ,\cal_tmp[27]_carry_n_10 }),
        .CYINIT(1'b1),
        .DI({\loop[26].remd_tmp_reg[27]_55 [2:0],1'b0}),
        .O({\cal_tmp[27]_carry_n_11 ,\cal_tmp[27]_carry_n_12 ,\cal_tmp[27]_carry_n_13 ,\cal_tmp[27]_carry_n_14 }),
        .S({\cal_tmp[27]_carry_i_1_n_7 ,\cal_tmp[27]_carry_i_2_n_7 ,\cal_tmp[27]_carry_i_3_n_7 ,\cal_tmp[27]_carry_i_4_n_7 }));
  CARRY4 \cal_tmp[27]_carry__0 
       (.CI(\cal_tmp[27]_carry_n_7 ),
        .CO({\cal_tmp[27]_carry__0_n_7 ,\cal_tmp[27]_carry__0_n_8 ,\cal_tmp[27]_carry__0_n_9 ,\cal_tmp[27]_carry__0_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[26].remd_tmp_reg[27]_55 [6:3]),
        .O({\cal_tmp[27]_carry__0_n_11 ,\cal_tmp[27]_carry__0_n_12 ,\cal_tmp[27]_carry__0_n_13 ,\cal_tmp[27]_carry__0_n_14 }),
        .S({\cal_tmp[27]_carry__0_i_1_n_7 ,\cal_tmp[27]_carry__0_i_2_n_7 ,\cal_tmp[27]_carry__0_i_3_n_7 ,\cal_tmp[27]_carry__0_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[27]_carry__0_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_55 [6]),
        .I1(\loop[26].divisor_tmp_reg[27]_54 [7]),
        .O(\cal_tmp[27]_carry__0_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[27]_carry__0_i_2 
       (.I0(\loop[26].remd_tmp_reg[27]_55 [5]),
        .I1(\loop[26].divisor_tmp_reg[27]_54 [6]),
        .O(\cal_tmp[27]_carry__0_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[27]_carry__0_i_3 
       (.I0(\loop[26].remd_tmp_reg[27]_55 [4]),
        .I1(\loop[26].divisor_tmp_reg[27]_54 [5]),
        .O(\cal_tmp[27]_carry__0_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[27]_carry__0_i_4 
       (.I0(\loop[26].remd_tmp_reg[27]_55 [3]),
        .I1(\loop[26].divisor_tmp_reg[27]_54 [4]),
        .O(\cal_tmp[27]_carry__0_i_4_n_7 ));
  CARRY4 \cal_tmp[27]_carry__1 
       (.CI(\cal_tmp[27]_carry__0_n_7 ),
        .CO({\cal_tmp[27]_carry__1_n_7 ,\cal_tmp[27]_carry__1_n_8 ,\cal_tmp[27]_carry__1_n_9 ,\cal_tmp[27]_carry__1_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[26].remd_tmp_reg[27]_55 [10:7]),
        .O({\cal_tmp[27]_carry__1_n_11 ,\cal_tmp[27]_carry__1_n_12 ,\cal_tmp[27]_carry__1_n_13 ,\cal_tmp[27]_carry__1_n_14 }),
        .S({\cal_tmp[27]_carry__1_i_1_n_7 ,\cal_tmp[27]_carry__1_i_2_n_7 ,\cal_tmp[27]_carry__1_i_3_n_7 ,\cal_tmp[27]_carry__1_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[27]_carry__1_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_55 [10]),
        .I1(\loop[26].divisor_tmp_reg[27]_54 [11]),
        .O(\cal_tmp[27]_carry__1_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[27]_carry__1_i_2 
       (.I0(\loop[26].remd_tmp_reg[27]_55 [9]),
        .I1(\loop[26].divisor_tmp_reg[27]_54 [10]),
        .O(\cal_tmp[27]_carry__1_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[27]_carry__1_i_3 
       (.I0(\loop[26].remd_tmp_reg[27]_55 [8]),
        .I1(\loop[26].divisor_tmp_reg[27]_54 [9]),
        .O(\cal_tmp[27]_carry__1_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[27]_carry__1_i_4 
       (.I0(\loop[26].remd_tmp_reg[27]_55 [7]),
        .I1(\loop[26].divisor_tmp_reg[27]_54 [8]),
        .O(\cal_tmp[27]_carry__1_i_4_n_7 ));
  CARRY4 \cal_tmp[27]_carry__2 
       (.CI(\cal_tmp[27]_carry__1_n_7 ),
        .CO({\cal_tmp[27]_carry__2_n_7 ,\cal_tmp[27]_carry__2_n_8 ,\cal_tmp[27]_carry__2_n_9 ,\cal_tmp[27]_carry__2_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[26].remd_tmp_reg[27]_55 [14:11]),
        .O({\cal_tmp[27]_carry__2_n_11 ,\cal_tmp[27]_carry__2_n_12 ,\cal_tmp[27]_carry__2_n_13 ,\cal_tmp[27]_carry__2_n_14 }),
        .S({\cal_tmp[27]_carry__2_i_1_n_7 ,\cal_tmp[27]_carry__2_i_2_n_7 ,\cal_tmp[27]_carry__2_i_3_n_7 ,\cal_tmp[27]_carry__2_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[27]_carry__2_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_55 [14]),
        .I1(\loop[26].divisor_tmp_reg[27]_54 [15]),
        .O(\cal_tmp[27]_carry__2_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[27]_carry__2_i_2 
       (.I0(\loop[26].remd_tmp_reg[27]_55 [13]),
        .I1(\loop[26].divisor_tmp_reg[27]_54 [14]),
        .O(\cal_tmp[27]_carry__2_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[27]_carry__2_i_3 
       (.I0(\loop[26].remd_tmp_reg[27]_55 [12]),
        .I1(\loop[26].divisor_tmp_reg[27]_54 [13]),
        .O(\cal_tmp[27]_carry__2_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[27]_carry__2_i_4 
       (.I0(\loop[26].remd_tmp_reg[27]_55 [11]),
        .I1(\loop[26].divisor_tmp_reg[27]_54 [12]),
        .O(\cal_tmp[27]_carry__2_i_4_n_7 ));
  CARRY4 \cal_tmp[27]_carry__3 
       (.CI(\cal_tmp[27]_carry__2_n_7 ),
        .CO({\cal_tmp[27]_carry__3_n_7 ,\cal_tmp[27]_carry__3_n_8 ,\cal_tmp[27]_carry__3_n_9 ,\cal_tmp[27]_carry__3_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[26].remd_tmp_reg[27]_55 [18:15]),
        .O({\cal_tmp[27]_carry__3_n_11 ,\cal_tmp[27]_carry__3_n_12 ,\cal_tmp[27]_carry__3_n_13 ,\cal_tmp[27]_carry__3_n_14 }),
        .S({\cal_tmp[27]_carry__3_i_1_n_7 ,\cal_tmp[27]_carry__3_i_2_n_7 ,\cal_tmp[27]_carry__3_i_3_n_7 ,\cal_tmp[27]_carry__3_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[27]_carry__3_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_55 [18]),
        .O(\cal_tmp[27]_carry__3_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[27]_carry__3_i_2 
       (.I0(\loop[26].remd_tmp_reg[27]_55 [17]),
        .O(\cal_tmp[27]_carry__3_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[27]_carry__3_i_3 
       (.I0(\loop[26].remd_tmp_reg[27]_55 [16]),
        .O(\cal_tmp[27]_carry__3_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[27]_carry__3_i_4 
       (.I0(\loop[26].remd_tmp_reg[27]_55 [15]),
        .O(\cal_tmp[27]_carry__3_i_4_n_7 ));
  CARRY4 \cal_tmp[27]_carry__4 
       (.CI(\cal_tmp[27]_carry__3_n_7 ),
        .CO({\cal_tmp[27]_carry__4_n_7 ,\cal_tmp[27]_carry__4_n_8 ,\cal_tmp[27]_carry__4_n_9 ,\cal_tmp[27]_carry__4_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[26].remd_tmp_reg[27]_55 [22:19]),
        .O({\cal_tmp[27]_carry__4_n_11 ,\cal_tmp[27]_carry__4_n_12 ,\cal_tmp[27]_carry__4_n_13 ,\cal_tmp[27]_carry__4_n_14 }),
        .S({\cal_tmp[27]_carry__4_i_1_n_7 ,\cal_tmp[27]_carry__4_i_2_n_7 ,\cal_tmp[27]_carry__4_i_3_n_7 ,\cal_tmp[27]_carry__4_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[27]_carry__4_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_55 [22]),
        .O(\cal_tmp[27]_carry__4_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[27]_carry__4_i_2 
       (.I0(\loop[26].remd_tmp_reg[27]_55 [21]),
        .O(\cal_tmp[27]_carry__4_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[27]_carry__4_i_3 
       (.I0(\loop[26].remd_tmp_reg[27]_55 [20]),
        .O(\cal_tmp[27]_carry__4_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[27]_carry__4_i_4 
       (.I0(\loop[26].remd_tmp_reg[27]_55 [19]),
        .O(\cal_tmp[27]_carry__4_i_4_n_7 ));
  CARRY4 \cal_tmp[27]_carry__5 
       (.CI(\cal_tmp[27]_carry__4_n_7 ),
        .CO({\cal_tmp[27]_carry__5_n_7 ,\cal_tmp[27]_carry__5_n_8 ,\cal_tmp[27]_carry__5_n_9 ,\cal_tmp[27]_carry__5_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[26].remd_tmp_reg[27]_55 [26:23]),
        .O({\cal_tmp[27]_carry__5_n_11 ,\cal_tmp[27]_carry__5_n_12 ,\cal_tmp[27]_carry__5_n_13 ,\cal_tmp[27]_carry__5_n_14 }),
        .S({\cal_tmp[27]_carry__5_i_1_n_7 ,\cal_tmp[27]_carry__5_i_2_n_7 ,\cal_tmp[27]_carry__5_i_3_n_7 ,\cal_tmp[27]_carry__5_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[27]_carry__5_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_55 [26]),
        .O(\cal_tmp[27]_carry__5_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[27]_carry__5_i_2 
       (.I0(\loop[26].remd_tmp_reg[27]_55 [25]),
        .O(\cal_tmp[27]_carry__5_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[27]_carry__5_i_3 
       (.I0(\loop[26].remd_tmp_reg[27]_55 [24]),
        .O(\cal_tmp[27]_carry__5_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[27]_carry__5_i_4 
       (.I0(\loop[26].remd_tmp_reg[27]_55 [23]),
        .O(\cal_tmp[27]_carry__5_i_4_n_7 ));
  CARRY4 \cal_tmp[27]_carry__6 
       (.CI(\cal_tmp[27]_carry__5_n_7 ),
        .CO({\NLW_cal_tmp[27]_carry__6_CO_UNCONNECTED [3:1],\cal_tmp[27]_carry__6_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[26].remd_tmp_reg[27]_55 [27]}),
        .O(\NLW_cal_tmp[27]_carry__6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cal_tmp[27]_carry__6_i_1_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[27]_carry__6_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_55 [27]),
        .O(\cal_tmp[27]_carry__6_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[27]_carry_i_1 
       (.I0(\loop[26].remd_tmp_reg[27]_55 [2]),
        .I1(\loop[26].divisor_tmp_reg[27]_54 [3]),
        .O(\cal_tmp[27]_carry_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[27]_carry_i_2 
       (.I0(\loop[26].remd_tmp_reg[27]_55 [1]),
        .I1(\loop[26].divisor_tmp_reg[27]_54 [2]),
        .O(\cal_tmp[27]_carry_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[27]_carry_i_3 
       (.I0(\loop[26].remd_tmp_reg[27]_55 [0]),
        .I1(\loop[26].divisor_tmp_reg[27]_54 [1]),
        .O(\cal_tmp[27]_carry_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[27]_carry_i_4 
       (.I0(\loop[26].divisor_tmp_reg[27]_54 [0]),
        .O(\cal_tmp[27]_carry_i_4_n_7 ));
  CARRY4 \cal_tmp[28]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[28]_carry_n_7 ,\cal_tmp[28]_carry_n_8 ,\cal_tmp[28]_carry_n_9 ,\cal_tmp[28]_carry_n_10 }),
        .CYINIT(1'b1),
        .DI({\loop[27].remd_tmp_reg[28]_57 [2:0],1'b0}),
        .O(\NLW_cal_tmp[28]_carry_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[28]_carry_i_1_n_7 ,\cal_tmp[28]_carry_i_2_n_7 ,\cal_tmp[28]_carry_i_3_n_7 ,\cal_tmp[28]_carry_i_4_n_7 }));
  CARRY4 \cal_tmp[28]_carry__0 
       (.CI(\cal_tmp[28]_carry_n_7 ),
        .CO({\cal_tmp[28]_carry__0_n_7 ,\cal_tmp[28]_carry__0_n_8 ,\cal_tmp[28]_carry__0_n_9 ,\cal_tmp[28]_carry__0_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[27].remd_tmp_reg[28]_57 [6:3]),
        .O(\NLW_cal_tmp[28]_carry__0_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[28]_carry__0_i_1_n_7 ,\cal_tmp[28]_carry__0_i_2_n_7 ,\cal_tmp[28]_carry__0_i_3_n_7 ,\cal_tmp[28]_carry__0_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[28]_carry__0_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_57 [6]),
        .I1(\loop[27].divisor_tmp_reg[28]_56 [7]),
        .O(\cal_tmp[28]_carry__0_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[28]_carry__0_i_2 
       (.I0(\loop[27].remd_tmp_reg[28]_57 [5]),
        .I1(\loop[27].divisor_tmp_reg[28]_56 [6]),
        .O(\cal_tmp[28]_carry__0_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[28]_carry__0_i_3 
       (.I0(\loop[27].remd_tmp_reg[28]_57 [4]),
        .I1(\loop[27].divisor_tmp_reg[28]_56 [5]),
        .O(\cal_tmp[28]_carry__0_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[28]_carry__0_i_4 
       (.I0(\loop[27].remd_tmp_reg[28]_57 [3]),
        .I1(\loop[27].divisor_tmp_reg[28]_56 [4]),
        .O(\cal_tmp[28]_carry__0_i_4_n_7 ));
  CARRY4 \cal_tmp[28]_carry__1 
       (.CI(\cal_tmp[28]_carry__0_n_7 ),
        .CO({\cal_tmp[28]_carry__1_n_7 ,\cal_tmp[28]_carry__1_n_8 ,\cal_tmp[28]_carry__1_n_9 ,\cal_tmp[28]_carry__1_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[27].remd_tmp_reg[28]_57 [10:7]),
        .O(\NLW_cal_tmp[28]_carry__1_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[28]_carry__1_i_1_n_7 ,\cal_tmp[28]_carry__1_i_2_n_7 ,\cal_tmp[28]_carry__1_i_3_n_7 ,\cal_tmp[28]_carry__1_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[28]_carry__1_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_57 [10]),
        .I1(\loop[27].divisor_tmp_reg[28]_56 [11]),
        .O(\cal_tmp[28]_carry__1_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[28]_carry__1_i_2 
       (.I0(\loop[27].remd_tmp_reg[28]_57 [9]),
        .I1(\loop[27].divisor_tmp_reg[28]_56 [10]),
        .O(\cal_tmp[28]_carry__1_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[28]_carry__1_i_3 
       (.I0(\loop[27].remd_tmp_reg[28]_57 [8]),
        .I1(\loop[27].divisor_tmp_reg[28]_56 [9]),
        .O(\cal_tmp[28]_carry__1_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[28]_carry__1_i_4 
       (.I0(\loop[27].remd_tmp_reg[28]_57 [7]),
        .I1(\loop[27].divisor_tmp_reg[28]_56 [8]),
        .O(\cal_tmp[28]_carry__1_i_4_n_7 ));
  CARRY4 \cal_tmp[28]_carry__2 
       (.CI(\cal_tmp[28]_carry__1_n_7 ),
        .CO({\cal_tmp[28]_carry__2_n_7 ,\cal_tmp[28]_carry__2_n_8 ,\cal_tmp[28]_carry__2_n_9 ,\cal_tmp[28]_carry__2_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[27].remd_tmp_reg[28]_57 [14:11]),
        .O(\NLW_cal_tmp[28]_carry__2_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[28]_carry__2_i_1_n_7 ,\cal_tmp[28]_carry__2_i_2_n_7 ,\cal_tmp[28]_carry__2_i_3_n_7 ,\cal_tmp[28]_carry__2_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[28]_carry__2_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_57 [14]),
        .I1(\loop[27].divisor_tmp_reg[28]_56 [15]),
        .O(\cal_tmp[28]_carry__2_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[28]_carry__2_i_2 
       (.I0(\loop[27].remd_tmp_reg[28]_57 [13]),
        .I1(\loop[27].divisor_tmp_reg[28]_56 [14]),
        .O(\cal_tmp[28]_carry__2_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[28]_carry__2_i_3 
       (.I0(\loop[27].remd_tmp_reg[28]_57 [12]),
        .I1(\loop[27].divisor_tmp_reg[28]_56 [13]),
        .O(\cal_tmp[28]_carry__2_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[28]_carry__2_i_4 
       (.I0(\loop[27].remd_tmp_reg[28]_57 [11]),
        .I1(\loop[27].divisor_tmp_reg[28]_56 [12]),
        .O(\cal_tmp[28]_carry__2_i_4_n_7 ));
  CARRY4 \cal_tmp[28]_carry__3 
       (.CI(\cal_tmp[28]_carry__2_n_7 ),
        .CO({\cal_tmp[28]_carry__3_n_7 ,\cal_tmp[28]_carry__3_n_8 ,\cal_tmp[28]_carry__3_n_9 ,\cal_tmp[28]_carry__3_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[27].remd_tmp_reg[28]_57 [18:15]),
        .O(\NLW_cal_tmp[28]_carry__3_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[28]_carry__3_i_1_n_7 ,\cal_tmp[28]_carry__3_i_2_n_7 ,\cal_tmp[28]_carry__3_i_3_n_7 ,\cal_tmp[28]_carry__3_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[28]_carry__3_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_57 [18]),
        .O(\cal_tmp[28]_carry__3_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[28]_carry__3_i_2 
       (.I0(\loop[27].remd_tmp_reg[28]_57 [17]),
        .O(\cal_tmp[28]_carry__3_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[28]_carry__3_i_3 
       (.I0(\loop[27].remd_tmp_reg[28]_57 [16]),
        .O(\cal_tmp[28]_carry__3_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[28]_carry__3_i_4 
       (.I0(\loop[27].remd_tmp_reg[28]_57 [15]),
        .O(\cal_tmp[28]_carry__3_i_4_n_7 ));
  CARRY4 \cal_tmp[28]_carry__4 
       (.CI(\cal_tmp[28]_carry__3_n_7 ),
        .CO({\cal_tmp[28]_carry__4_n_7 ,\cal_tmp[28]_carry__4_n_8 ,\cal_tmp[28]_carry__4_n_9 ,\cal_tmp[28]_carry__4_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[27].remd_tmp_reg[28]_57 [22:19]),
        .O(\NLW_cal_tmp[28]_carry__4_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[28]_carry__4_i_1_n_7 ,\cal_tmp[28]_carry__4_i_2_n_7 ,\cal_tmp[28]_carry__4_i_3_n_7 ,\cal_tmp[28]_carry__4_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[28]_carry__4_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_57 [22]),
        .O(\cal_tmp[28]_carry__4_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[28]_carry__4_i_2 
       (.I0(\loop[27].remd_tmp_reg[28]_57 [21]),
        .O(\cal_tmp[28]_carry__4_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[28]_carry__4_i_3 
       (.I0(\loop[27].remd_tmp_reg[28]_57 [20]),
        .O(\cal_tmp[28]_carry__4_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[28]_carry__4_i_4 
       (.I0(\loop[27].remd_tmp_reg[28]_57 [19]),
        .O(\cal_tmp[28]_carry__4_i_4_n_7 ));
  CARRY4 \cal_tmp[28]_carry__5 
       (.CI(\cal_tmp[28]_carry__4_n_7 ),
        .CO({\cal_tmp[28]_carry__5_n_7 ,\cal_tmp[28]_carry__5_n_8 ,\cal_tmp[28]_carry__5_n_9 ,\cal_tmp[28]_carry__5_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[27].remd_tmp_reg[28]_57 [26:23]),
        .O(\NLW_cal_tmp[28]_carry__5_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[28]_carry__5_i_1_n_7 ,\cal_tmp[28]_carry__5_i_2_n_7 ,\cal_tmp[28]_carry__5_i_3_n_7 ,\cal_tmp[28]_carry__5_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[28]_carry__5_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_57 [26]),
        .O(\cal_tmp[28]_carry__5_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[28]_carry__5_i_2 
       (.I0(\loop[27].remd_tmp_reg[28]_57 [25]),
        .O(\cal_tmp[28]_carry__5_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[28]_carry__5_i_3 
       (.I0(\loop[27].remd_tmp_reg[28]_57 [24]),
        .O(\cal_tmp[28]_carry__5_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[28]_carry__5_i_4 
       (.I0(\loop[27].remd_tmp_reg[28]_57 [23]),
        .O(\cal_tmp[28]_carry__5_i_4_n_7 ));
  CARRY4 \cal_tmp[28]_carry__6 
       (.CI(\cal_tmp[28]_carry__5_n_7 ),
        .CO({\NLW_cal_tmp[28]_carry__6_CO_UNCONNECTED [3:1],\cal_tmp[28]_carry__6_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[27].remd_tmp_reg[28]_57 [27]}),
        .O(\NLW_cal_tmp[28]_carry__6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cal_tmp[28]_carry__6_i_1_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[28]_carry__6_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_57 [27]),
        .O(\cal_tmp[28]_carry__6_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[28]_carry_i_1 
       (.I0(\loop[27].remd_tmp_reg[28]_57 [2]),
        .I1(\loop[27].divisor_tmp_reg[28]_56 [3]),
        .O(\cal_tmp[28]_carry_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[28]_carry_i_2 
       (.I0(\loop[27].remd_tmp_reg[28]_57 [1]),
        .I1(\loop[27].divisor_tmp_reg[28]_56 [2]),
        .O(\cal_tmp[28]_carry_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[28]_carry_i_3 
       (.I0(\loop[27].remd_tmp_reg[28]_57 [0]),
        .I1(\loop[27].divisor_tmp_reg[28]_56 [1]),
        .O(\cal_tmp[28]_carry_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[28]_carry_i_4 
       (.I0(\loop[27].divisor_tmp_reg[28]_56 [0]),
        .O(\cal_tmp[28]_carry_i_4_n_7 ));
  CARRY4 \cal_tmp[2]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[2]_carry_n_7 ,\cal_tmp[2]_carry_n_8 ,\cal_tmp[2]_carry_n_9 ,\cal_tmp[2]_carry_n_10 }),
        .CYINIT(1'b1),
        .DI({\loop[1].remd_tmp_reg[2]_5 [2:0],\loop[1].dividend_tmp_reg[2][28]__0_n_7 }),
        .O({\cal_tmp[2]_carry_n_11 ,\cal_tmp[2]_carry_n_12 ,\cal_tmp[2]_carry_n_13 ,\cal_tmp[2]_carry_n_14 }),
        .S({\cal_tmp[2]_carry_i_1_n_7 ,\cal_tmp[2]_carry_i_2_n_7 ,\cal_tmp[2]_carry_i_3_n_7 ,\cal_tmp[2]_carry_i_4_n_7 }));
  CARRY4 \cal_tmp[2]_carry__0 
       (.CI(\cal_tmp[2]_carry_n_7 ),
        .CO({\cal_tmp[2]_carry__0_n_7 ,\cal_tmp[2]_carry__0_n_8 ,\cal_tmp[2]_carry__0_n_9 ,\cal_tmp[2]_carry__0_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[1].remd_tmp_reg[2]_5 [6:3]),
        .O({\cal_tmp[2]_carry__0_n_11 ,\cal_tmp[2]_carry__0_n_12 ,\cal_tmp[2]_carry__0_n_13 ,\cal_tmp[2]_carry__0_n_14 }),
        .S({\cal_tmp[2]_carry__0_i_1_n_7 ,\cal_tmp[2]_carry__0_i_2_n_7 ,\cal_tmp[2]_carry__0_i_3_n_7 ,\cal_tmp[2]_carry__0_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__0_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [6]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [7]),
        .O(\cal_tmp[2]_carry__0_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__0_i_2 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [5]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [6]),
        .O(\cal_tmp[2]_carry__0_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__0_i_3 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [4]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [5]),
        .O(\cal_tmp[2]_carry__0_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__0_i_4 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [3]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [4]),
        .O(\cal_tmp[2]_carry__0_i_4_n_7 ));
  CARRY4 \cal_tmp[2]_carry__1 
       (.CI(\cal_tmp[2]_carry__0_n_7 ),
        .CO({\cal_tmp[2]_carry__1_n_7 ,\cal_tmp[2]_carry__1_n_8 ,\cal_tmp[2]_carry__1_n_9 ,\cal_tmp[2]_carry__1_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[1].remd_tmp_reg[2]_5 [10:7]),
        .O({\cal_tmp[2]_carry__1_n_11 ,\cal_tmp[2]_carry__1_n_12 ,\cal_tmp[2]_carry__1_n_13 ,\cal_tmp[2]_carry__1_n_14 }),
        .S({\cal_tmp[2]_carry__1_i_1_n_7 ,\cal_tmp[2]_carry__1_i_2_n_7 ,\cal_tmp[2]_carry__1_i_3_n_7 ,\cal_tmp[2]_carry__1_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__1_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [10]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [11]),
        .O(\cal_tmp[2]_carry__1_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__1_i_2 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [9]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [10]),
        .O(\cal_tmp[2]_carry__1_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__1_i_3 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [8]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [9]),
        .O(\cal_tmp[2]_carry__1_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__1_i_4 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [7]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [8]),
        .O(\cal_tmp[2]_carry__1_i_4_n_7 ));
  CARRY4 \cal_tmp[2]_carry__2 
       (.CI(\cal_tmp[2]_carry__1_n_7 ),
        .CO({\cal_tmp[2]_carry__2_n_7 ,\cal_tmp[2]_carry__2_n_8 ,\cal_tmp[2]_carry__2_n_9 ,\cal_tmp[2]_carry__2_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[1].remd_tmp_reg[2]_5 [14:11]),
        .O({\cal_tmp[2]_carry__2_n_11 ,\cal_tmp[2]_carry__2_n_12 ,\cal_tmp[2]_carry__2_n_13 ,\cal_tmp[2]_carry__2_n_14 }),
        .S({\cal_tmp[2]_carry__2_i_1_n_7 ,\cal_tmp[2]_carry__2_i_2_n_7 ,\cal_tmp[2]_carry__2_i_3_n_7 ,\cal_tmp[2]_carry__2_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__2_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [14]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [15]),
        .O(\cal_tmp[2]_carry__2_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__2_i_2 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [13]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [14]),
        .O(\cal_tmp[2]_carry__2_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__2_i_3 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [12]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [13]),
        .O(\cal_tmp[2]_carry__2_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__2_i_4 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [11]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [12]),
        .O(\cal_tmp[2]_carry__2_i_4_n_7 ));
  CARRY4 \cal_tmp[2]_carry__3 
       (.CI(\cal_tmp[2]_carry__2_n_7 ),
        .CO({\NLW_cal_tmp[2]_carry__3_CO_UNCONNECTED [3:2],\cal_tmp[2]_carry__3_n_9 ,\cal_tmp[2]_carry__3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[1].remd_tmp_reg[2]_5 [16:15]}),
        .O({\NLW_cal_tmp[2]_carry__3_O_UNCONNECTED [3],\cal_tmp[2]_62 ,\cal_tmp[2]_carry__3_n_13 ,\cal_tmp[2]_carry__3_n_14 }),
        .S({1'b0,1'b1,\cal_tmp[2]_carry__3_i_1_n_7 ,\cal_tmp[2]_carry__3_i_2_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[2]_carry__3_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [16]),
        .O(\cal_tmp[2]_carry__3_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[2]_carry__3_i_2 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [15]),
        .O(\cal_tmp[2]_carry__3_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [2]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [3]),
        .O(\cal_tmp[2]_carry_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry_i_2 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [1]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [2]),
        .O(\cal_tmp[2]_carry_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry_i_3 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [0]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [1]),
        .O(\cal_tmp[2]_carry_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry_i_4 
       (.I0(\loop[1].dividend_tmp_reg[2][28]__0_n_7 ),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [0]),
        .O(\cal_tmp[2]_carry_i_4_n_7 ));
  CARRY4 \cal_tmp[3]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[3]_carry_n_7 ,\cal_tmp[3]_carry_n_8 ,\cal_tmp[3]_carry_n_9 ,\cal_tmp[3]_carry_n_10 }),
        .CYINIT(1'b1),
        .DI({\loop[2].remd_tmp_reg[3]_7 [2:0],\loop[2].dividend_tmp_reg[3][28]__0_n_7 }),
        .O({\cal_tmp[3]_carry_n_11 ,\cal_tmp[3]_carry_n_12 ,\cal_tmp[3]_carry_n_13 ,\cal_tmp[3]_carry_n_14 }),
        .S({\cal_tmp[3]_carry_i_1_n_7 ,\cal_tmp[3]_carry_i_2_n_7 ,\cal_tmp[3]_carry_i_3_n_7 ,\cal_tmp[3]_carry_i_4_n_7 }));
  CARRY4 \cal_tmp[3]_carry__0 
       (.CI(\cal_tmp[3]_carry_n_7 ),
        .CO({\cal_tmp[3]_carry__0_n_7 ,\cal_tmp[3]_carry__0_n_8 ,\cal_tmp[3]_carry__0_n_9 ,\cal_tmp[3]_carry__0_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[2].remd_tmp_reg[3]_7 [6:3]),
        .O({\cal_tmp[3]_carry__0_n_11 ,\cal_tmp[3]_carry__0_n_12 ,\cal_tmp[3]_carry__0_n_13 ,\cal_tmp[3]_carry__0_n_14 }),
        .S({\cal_tmp[3]_carry__0_i_1_n_7 ,\cal_tmp[3]_carry__0_i_2_n_7 ,\cal_tmp[3]_carry__0_i_3_n_7 ,\cal_tmp[3]_carry__0_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__0_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [6]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [7]),
        .O(\cal_tmp[3]_carry__0_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__0_i_2 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [5]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [6]),
        .O(\cal_tmp[3]_carry__0_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__0_i_3 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [4]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [5]),
        .O(\cal_tmp[3]_carry__0_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__0_i_4 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [3]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [4]),
        .O(\cal_tmp[3]_carry__0_i_4_n_7 ));
  CARRY4 \cal_tmp[3]_carry__1 
       (.CI(\cal_tmp[3]_carry__0_n_7 ),
        .CO({\cal_tmp[3]_carry__1_n_7 ,\cal_tmp[3]_carry__1_n_8 ,\cal_tmp[3]_carry__1_n_9 ,\cal_tmp[3]_carry__1_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[2].remd_tmp_reg[3]_7 [10:7]),
        .O({\cal_tmp[3]_carry__1_n_11 ,\cal_tmp[3]_carry__1_n_12 ,\cal_tmp[3]_carry__1_n_13 ,\cal_tmp[3]_carry__1_n_14 }),
        .S({\cal_tmp[3]_carry__1_i_1_n_7 ,\cal_tmp[3]_carry__1_i_2_n_7 ,\cal_tmp[3]_carry__1_i_3_n_7 ,\cal_tmp[3]_carry__1_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__1_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [10]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [11]),
        .O(\cal_tmp[3]_carry__1_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__1_i_2 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [9]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [10]),
        .O(\cal_tmp[3]_carry__1_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__1_i_3 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [8]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [9]),
        .O(\cal_tmp[3]_carry__1_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__1_i_4 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [7]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [8]),
        .O(\cal_tmp[3]_carry__1_i_4_n_7 ));
  CARRY4 \cal_tmp[3]_carry__2 
       (.CI(\cal_tmp[3]_carry__1_n_7 ),
        .CO({\cal_tmp[3]_carry__2_n_7 ,\cal_tmp[3]_carry__2_n_8 ,\cal_tmp[3]_carry__2_n_9 ,\cal_tmp[3]_carry__2_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[2].remd_tmp_reg[3]_7 [14:11]),
        .O({\cal_tmp[3]_carry__2_n_11 ,\cal_tmp[3]_carry__2_n_12 ,\cal_tmp[3]_carry__2_n_13 ,\cal_tmp[3]_carry__2_n_14 }),
        .S({\cal_tmp[3]_carry__2_i_1_n_7 ,\cal_tmp[3]_carry__2_i_2_n_7 ,\cal_tmp[3]_carry__2_i_3_n_7 ,\cal_tmp[3]_carry__2_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__2_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [14]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [15]),
        .O(\cal_tmp[3]_carry__2_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__2_i_2 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [13]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [14]),
        .O(\cal_tmp[3]_carry__2_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__2_i_3 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [12]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [13]),
        .O(\cal_tmp[3]_carry__2_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__2_i_4 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [11]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [12]),
        .O(\cal_tmp[3]_carry__2_i_4_n_7 ));
  CARRY4 \cal_tmp[3]_carry__3 
       (.CI(\cal_tmp[3]_carry__2_n_7 ),
        .CO({\NLW_cal_tmp[3]_carry__3_CO_UNCONNECTED [3],\cal_tmp[3]_carry__3_n_8 ,\cal_tmp[3]_carry__3_n_9 ,\cal_tmp[3]_carry__3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[2].remd_tmp_reg[3]_7 [17:15]}),
        .O({\cal_tmp[3]_63 ,\cal_tmp[3]_carry__3_n_12 ,\cal_tmp[3]_carry__3_n_13 ,\cal_tmp[3]_carry__3_n_14 }),
        .S({1'b1,\cal_tmp[3]_carry__3_i_1_n_7 ,\cal_tmp[3]_carry__3_i_2_n_7 ,\cal_tmp[3]_carry__3_i_3_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry__3_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [17]),
        .O(\cal_tmp[3]_carry__3_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry__3_i_2 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [16]),
        .O(\cal_tmp[3]_carry__3_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry__3_i_3 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [15]),
        .O(\cal_tmp[3]_carry__3_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [2]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [3]),
        .O(\cal_tmp[3]_carry_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry_i_2 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [1]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [2]),
        .O(\cal_tmp[3]_carry_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry_i_3 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [0]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [1]),
        .O(\cal_tmp[3]_carry_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry_i_4 
       (.I0(\loop[2].dividend_tmp_reg[3][28]__0_n_7 ),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [0]),
        .O(\cal_tmp[3]_carry_i_4_n_7 ));
  CARRY4 \cal_tmp[4]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[4]_carry_n_7 ,\cal_tmp[4]_carry_n_8 ,\cal_tmp[4]_carry_n_9 ,\cal_tmp[4]_carry_n_10 }),
        .CYINIT(1'b1),
        .DI({\loop[3].remd_tmp_reg[4]_9 [2:0],\loop[3].dividend_tmp_reg[4][28]__0_n_7 }),
        .O({\cal_tmp[4]_carry_n_11 ,\cal_tmp[4]_carry_n_12 ,\cal_tmp[4]_carry_n_13 ,\cal_tmp[4]_carry_n_14 }),
        .S({\cal_tmp[4]_carry_i_1_n_7 ,\cal_tmp[4]_carry_i_2_n_7 ,\cal_tmp[4]_carry_i_3_n_7 ,\cal_tmp[4]_carry_i_4_n_7 }));
  CARRY4 \cal_tmp[4]_carry__0 
       (.CI(\cal_tmp[4]_carry_n_7 ),
        .CO({\cal_tmp[4]_carry__0_n_7 ,\cal_tmp[4]_carry__0_n_8 ,\cal_tmp[4]_carry__0_n_9 ,\cal_tmp[4]_carry__0_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[3].remd_tmp_reg[4]_9 [6:3]),
        .O({\cal_tmp[4]_carry__0_n_11 ,\cal_tmp[4]_carry__0_n_12 ,\cal_tmp[4]_carry__0_n_13 ,\cal_tmp[4]_carry__0_n_14 }),
        .S({\cal_tmp[4]_carry__0_i_1_n_7 ,\cal_tmp[4]_carry__0_i_2_n_7 ,\cal_tmp[4]_carry__0_i_3_n_7 ,\cal_tmp[4]_carry__0_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__0_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [6]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [7]),
        .O(\cal_tmp[4]_carry__0_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__0_i_2 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [5]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [6]),
        .O(\cal_tmp[4]_carry__0_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__0_i_3 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [4]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [5]),
        .O(\cal_tmp[4]_carry__0_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__0_i_4 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [3]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [4]),
        .O(\cal_tmp[4]_carry__0_i_4_n_7 ));
  CARRY4 \cal_tmp[4]_carry__1 
       (.CI(\cal_tmp[4]_carry__0_n_7 ),
        .CO({\cal_tmp[4]_carry__1_n_7 ,\cal_tmp[4]_carry__1_n_8 ,\cal_tmp[4]_carry__1_n_9 ,\cal_tmp[4]_carry__1_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[3].remd_tmp_reg[4]_9 [10:7]),
        .O({\cal_tmp[4]_carry__1_n_11 ,\cal_tmp[4]_carry__1_n_12 ,\cal_tmp[4]_carry__1_n_13 ,\cal_tmp[4]_carry__1_n_14 }),
        .S({\cal_tmp[4]_carry__1_i_1_n_7 ,\cal_tmp[4]_carry__1_i_2_n_7 ,\cal_tmp[4]_carry__1_i_3_n_7 ,\cal_tmp[4]_carry__1_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__1_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [10]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [11]),
        .O(\cal_tmp[4]_carry__1_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__1_i_2 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [9]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [10]),
        .O(\cal_tmp[4]_carry__1_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__1_i_3 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [8]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [9]),
        .O(\cal_tmp[4]_carry__1_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__1_i_4 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [7]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [8]),
        .O(\cal_tmp[4]_carry__1_i_4_n_7 ));
  CARRY4 \cal_tmp[4]_carry__2 
       (.CI(\cal_tmp[4]_carry__1_n_7 ),
        .CO({\cal_tmp[4]_carry__2_n_7 ,\cal_tmp[4]_carry__2_n_8 ,\cal_tmp[4]_carry__2_n_9 ,\cal_tmp[4]_carry__2_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[3].remd_tmp_reg[4]_9 [14:11]),
        .O({\cal_tmp[4]_carry__2_n_11 ,\cal_tmp[4]_carry__2_n_12 ,\cal_tmp[4]_carry__2_n_13 ,\cal_tmp[4]_carry__2_n_14 }),
        .S({\cal_tmp[4]_carry__2_i_1_n_7 ,\cal_tmp[4]_carry__2_i_2_n_7 ,\cal_tmp[4]_carry__2_i_3_n_7 ,\cal_tmp[4]_carry__2_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__2_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [14]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [15]),
        .O(\cal_tmp[4]_carry__2_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__2_i_2 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [13]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [14]),
        .O(\cal_tmp[4]_carry__2_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__2_i_3 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [12]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [13]),
        .O(\cal_tmp[4]_carry__2_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__2_i_4 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [11]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [12]),
        .O(\cal_tmp[4]_carry__2_i_4_n_7 ));
  CARRY4 \cal_tmp[4]_carry__3 
       (.CI(\cal_tmp[4]_carry__2_n_7 ),
        .CO({\cal_tmp[4]_carry__3_n_7 ,\cal_tmp[4]_carry__3_n_8 ,\cal_tmp[4]_carry__3_n_9 ,\cal_tmp[4]_carry__3_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[3].remd_tmp_reg[4]_9 [18:15]),
        .O({\cal_tmp[4]_carry__3_n_11 ,\cal_tmp[4]_carry__3_n_12 ,\cal_tmp[4]_carry__3_n_13 ,\cal_tmp[4]_carry__3_n_14 }),
        .S({\cal_tmp[4]_carry__3_i_1_n_7 ,\cal_tmp[4]_carry__3_i_2_n_7 ,\cal_tmp[4]_carry__3_i_3_n_7 ,\cal_tmp[4]_carry__3_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__3_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [18]),
        .O(\cal_tmp[4]_carry__3_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__3_i_2 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [17]),
        .O(\cal_tmp[4]_carry__3_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__3_i_3 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [16]),
        .O(\cal_tmp[4]_carry__3_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__3_i_4 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [15]),
        .O(\cal_tmp[4]_carry__3_i_4_n_7 ));
  CARRY4 \cal_tmp[4]_carry__4 
       (.CI(\cal_tmp[4]_carry__3_n_7 ),
        .CO(\NLW_cal_tmp[4]_carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[4]_carry__4_O_UNCONNECTED [3:1],\cal_tmp[4]_64 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [2]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [3]),
        .O(\cal_tmp[4]_carry_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry_i_2 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [1]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [2]),
        .O(\cal_tmp[4]_carry_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry_i_3 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [0]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [1]),
        .O(\cal_tmp[4]_carry_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry_i_4 
       (.I0(\loop[3].dividend_tmp_reg[4][28]__0_n_7 ),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [0]),
        .O(\cal_tmp[4]_carry_i_4_n_7 ));
  CARRY4 \cal_tmp[5]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[5]_carry_n_7 ,\cal_tmp[5]_carry_n_8 ,\cal_tmp[5]_carry_n_9 ,\cal_tmp[5]_carry_n_10 }),
        .CYINIT(1'b1),
        .DI({\loop[4].remd_tmp_reg[5]_11 [2:0],\loop[4].dividend_tmp_reg[5][28]__0_n_7 }),
        .O({\cal_tmp[5]_carry_n_11 ,\cal_tmp[5]_carry_n_12 ,\cal_tmp[5]_carry_n_13 ,\cal_tmp[5]_carry_n_14 }),
        .S({\cal_tmp[5]_carry_i_1_n_7 ,\cal_tmp[5]_carry_i_2_n_7 ,\cal_tmp[5]_carry_i_3_n_7 ,\cal_tmp[5]_carry_i_4_n_7 }));
  CARRY4 \cal_tmp[5]_carry__0 
       (.CI(\cal_tmp[5]_carry_n_7 ),
        .CO({\cal_tmp[5]_carry__0_n_7 ,\cal_tmp[5]_carry__0_n_8 ,\cal_tmp[5]_carry__0_n_9 ,\cal_tmp[5]_carry__0_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[4].remd_tmp_reg[5]_11 [6:3]),
        .O({\cal_tmp[5]_carry__0_n_11 ,\cal_tmp[5]_carry__0_n_12 ,\cal_tmp[5]_carry__0_n_13 ,\cal_tmp[5]_carry__0_n_14 }),
        .S({\cal_tmp[5]_carry__0_i_1_n_7 ,\cal_tmp[5]_carry__0_i_2_n_7 ,\cal_tmp[5]_carry__0_i_3_n_7 ,\cal_tmp[5]_carry__0_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__0_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [6]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [7]),
        .O(\cal_tmp[5]_carry__0_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__0_i_2 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [5]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [6]),
        .O(\cal_tmp[5]_carry__0_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__0_i_3 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [4]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [5]),
        .O(\cal_tmp[5]_carry__0_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__0_i_4 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [3]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [4]),
        .O(\cal_tmp[5]_carry__0_i_4_n_7 ));
  CARRY4 \cal_tmp[5]_carry__1 
       (.CI(\cal_tmp[5]_carry__0_n_7 ),
        .CO({\cal_tmp[5]_carry__1_n_7 ,\cal_tmp[5]_carry__1_n_8 ,\cal_tmp[5]_carry__1_n_9 ,\cal_tmp[5]_carry__1_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[4].remd_tmp_reg[5]_11 [10:7]),
        .O({\cal_tmp[5]_carry__1_n_11 ,\cal_tmp[5]_carry__1_n_12 ,\cal_tmp[5]_carry__1_n_13 ,\cal_tmp[5]_carry__1_n_14 }),
        .S({\cal_tmp[5]_carry__1_i_1_n_7 ,\cal_tmp[5]_carry__1_i_2_n_7 ,\cal_tmp[5]_carry__1_i_3_n_7 ,\cal_tmp[5]_carry__1_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__1_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [10]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [11]),
        .O(\cal_tmp[5]_carry__1_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__1_i_2 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [9]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [10]),
        .O(\cal_tmp[5]_carry__1_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__1_i_3 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [8]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [9]),
        .O(\cal_tmp[5]_carry__1_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__1_i_4 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [7]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [8]),
        .O(\cal_tmp[5]_carry__1_i_4_n_7 ));
  CARRY4 \cal_tmp[5]_carry__2 
       (.CI(\cal_tmp[5]_carry__1_n_7 ),
        .CO({\cal_tmp[5]_carry__2_n_7 ,\cal_tmp[5]_carry__2_n_8 ,\cal_tmp[5]_carry__2_n_9 ,\cal_tmp[5]_carry__2_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[4].remd_tmp_reg[5]_11 [14:11]),
        .O({\cal_tmp[5]_carry__2_n_11 ,\cal_tmp[5]_carry__2_n_12 ,\cal_tmp[5]_carry__2_n_13 ,\cal_tmp[5]_carry__2_n_14 }),
        .S({\cal_tmp[5]_carry__2_i_1_n_7 ,\cal_tmp[5]_carry__2_i_2_n_7 ,\cal_tmp[5]_carry__2_i_3_n_7 ,\cal_tmp[5]_carry__2_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__2_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [14]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [15]),
        .O(\cal_tmp[5]_carry__2_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__2_i_2 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [13]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [14]),
        .O(\cal_tmp[5]_carry__2_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__2_i_3 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [12]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [13]),
        .O(\cal_tmp[5]_carry__2_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__2_i_4 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [11]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [12]),
        .O(\cal_tmp[5]_carry__2_i_4_n_7 ));
  CARRY4 \cal_tmp[5]_carry__3 
       (.CI(\cal_tmp[5]_carry__2_n_7 ),
        .CO({\cal_tmp[5]_carry__3_n_7 ,\cal_tmp[5]_carry__3_n_8 ,\cal_tmp[5]_carry__3_n_9 ,\cal_tmp[5]_carry__3_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[4].remd_tmp_reg[5]_11 [18:15]),
        .O({\cal_tmp[5]_carry__3_n_11 ,\cal_tmp[5]_carry__3_n_12 ,\cal_tmp[5]_carry__3_n_13 ,\cal_tmp[5]_carry__3_n_14 }),
        .S({\cal_tmp[5]_carry__3_i_1_n_7 ,\cal_tmp[5]_carry__3_i_2_n_7 ,\cal_tmp[5]_carry__3_i_3_n_7 ,\cal_tmp[5]_carry__3_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__3_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [18]),
        .O(\cal_tmp[5]_carry__3_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__3_i_2 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [17]),
        .O(\cal_tmp[5]_carry__3_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__3_i_3 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [16]),
        .O(\cal_tmp[5]_carry__3_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__3_i_4 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [15]),
        .O(\cal_tmp[5]_carry__3_i_4_n_7 ));
  CARRY4 \cal_tmp[5]_carry__4 
       (.CI(\cal_tmp[5]_carry__3_n_7 ),
        .CO({\NLW_cal_tmp[5]_carry__4_CO_UNCONNECTED [3:1],\cal_tmp[5]_carry__4_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[4].remd_tmp_reg[5]_11 [19]}),
        .O({\NLW_cal_tmp[5]_carry__4_O_UNCONNECTED [3:2],\cal_tmp[5]_65 ,\cal_tmp[5]_carry__4_n_14 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[5]_carry__4_i_1_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__4_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [19]),
        .O(\cal_tmp[5]_carry__4_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [2]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [3]),
        .O(\cal_tmp[5]_carry_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry_i_2 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [1]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [2]),
        .O(\cal_tmp[5]_carry_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry_i_3 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [0]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [1]),
        .O(\cal_tmp[5]_carry_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry_i_4 
       (.I0(\loop[4].dividend_tmp_reg[5][28]__0_n_7 ),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [0]),
        .O(\cal_tmp[5]_carry_i_4_n_7 ));
  CARRY4 \cal_tmp[6]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[6]_carry_n_7 ,\cal_tmp[6]_carry_n_8 ,\cal_tmp[6]_carry_n_9 ,\cal_tmp[6]_carry_n_10 }),
        .CYINIT(1'b1),
        .DI({\loop[5].remd_tmp_reg[6]_13 [2:0],\loop[5].dividend_tmp_reg[6][28]__0_n_7 }),
        .O({\cal_tmp[6]_carry_n_11 ,\cal_tmp[6]_carry_n_12 ,\cal_tmp[6]_carry_n_13 ,\cal_tmp[6]_carry_n_14 }),
        .S({\cal_tmp[6]_carry_i_1_n_7 ,\cal_tmp[6]_carry_i_2_n_7 ,\cal_tmp[6]_carry_i_3_n_7 ,\cal_tmp[6]_carry_i_4_n_7 }));
  CARRY4 \cal_tmp[6]_carry__0 
       (.CI(\cal_tmp[6]_carry_n_7 ),
        .CO({\cal_tmp[6]_carry__0_n_7 ,\cal_tmp[6]_carry__0_n_8 ,\cal_tmp[6]_carry__0_n_9 ,\cal_tmp[6]_carry__0_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[5].remd_tmp_reg[6]_13 [6:3]),
        .O({\cal_tmp[6]_carry__0_n_11 ,\cal_tmp[6]_carry__0_n_12 ,\cal_tmp[6]_carry__0_n_13 ,\cal_tmp[6]_carry__0_n_14 }),
        .S({\cal_tmp[6]_carry__0_i_1_n_7 ,\cal_tmp[6]_carry__0_i_2_n_7 ,\cal_tmp[6]_carry__0_i_3_n_7 ,\cal_tmp[6]_carry__0_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__0_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [6]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [7]),
        .O(\cal_tmp[6]_carry__0_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__0_i_2 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [5]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [6]),
        .O(\cal_tmp[6]_carry__0_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__0_i_3 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [4]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [5]),
        .O(\cal_tmp[6]_carry__0_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__0_i_4 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [3]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [4]),
        .O(\cal_tmp[6]_carry__0_i_4_n_7 ));
  CARRY4 \cal_tmp[6]_carry__1 
       (.CI(\cal_tmp[6]_carry__0_n_7 ),
        .CO({\cal_tmp[6]_carry__1_n_7 ,\cal_tmp[6]_carry__1_n_8 ,\cal_tmp[6]_carry__1_n_9 ,\cal_tmp[6]_carry__1_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[5].remd_tmp_reg[6]_13 [10:7]),
        .O({\cal_tmp[6]_carry__1_n_11 ,\cal_tmp[6]_carry__1_n_12 ,\cal_tmp[6]_carry__1_n_13 ,\cal_tmp[6]_carry__1_n_14 }),
        .S({\cal_tmp[6]_carry__1_i_1_n_7 ,\cal_tmp[6]_carry__1_i_2_n_7 ,\cal_tmp[6]_carry__1_i_3_n_7 ,\cal_tmp[6]_carry__1_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__1_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [10]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [11]),
        .O(\cal_tmp[6]_carry__1_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__1_i_2 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [9]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [10]),
        .O(\cal_tmp[6]_carry__1_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__1_i_3 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [8]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [9]),
        .O(\cal_tmp[6]_carry__1_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__1_i_4 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [7]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [8]),
        .O(\cal_tmp[6]_carry__1_i_4_n_7 ));
  CARRY4 \cal_tmp[6]_carry__2 
       (.CI(\cal_tmp[6]_carry__1_n_7 ),
        .CO({\cal_tmp[6]_carry__2_n_7 ,\cal_tmp[6]_carry__2_n_8 ,\cal_tmp[6]_carry__2_n_9 ,\cal_tmp[6]_carry__2_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[5].remd_tmp_reg[6]_13 [14:11]),
        .O({\cal_tmp[6]_carry__2_n_11 ,\cal_tmp[6]_carry__2_n_12 ,\cal_tmp[6]_carry__2_n_13 ,\cal_tmp[6]_carry__2_n_14 }),
        .S({\cal_tmp[6]_carry__2_i_1_n_7 ,\cal_tmp[6]_carry__2_i_2_n_7 ,\cal_tmp[6]_carry__2_i_3_n_7 ,\cal_tmp[6]_carry__2_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__2_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [14]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [15]),
        .O(\cal_tmp[6]_carry__2_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__2_i_2 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [13]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [14]),
        .O(\cal_tmp[6]_carry__2_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__2_i_3 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [12]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [13]),
        .O(\cal_tmp[6]_carry__2_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__2_i_4 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [11]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [12]),
        .O(\cal_tmp[6]_carry__2_i_4_n_7 ));
  CARRY4 \cal_tmp[6]_carry__3 
       (.CI(\cal_tmp[6]_carry__2_n_7 ),
        .CO({\cal_tmp[6]_carry__3_n_7 ,\cal_tmp[6]_carry__3_n_8 ,\cal_tmp[6]_carry__3_n_9 ,\cal_tmp[6]_carry__3_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[5].remd_tmp_reg[6]_13 [18:15]),
        .O({\cal_tmp[6]_carry__3_n_11 ,\cal_tmp[6]_carry__3_n_12 ,\cal_tmp[6]_carry__3_n_13 ,\cal_tmp[6]_carry__3_n_14 }),
        .S({\cal_tmp[6]_carry__3_i_1_n_7 ,\cal_tmp[6]_carry__3_i_2_n_7 ,\cal_tmp[6]_carry__3_i_3_n_7 ,\cal_tmp[6]_carry__3_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__3_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [18]),
        .O(\cal_tmp[6]_carry__3_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__3_i_2 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [17]),
        .O(\cal_tmp[6]_carry__3_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__3_i_3 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [16]),
        .O(\cal_tmp[6]_carry__3_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__3_i_4 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [15]),
        .O(\cal_tmp[6]_carry__3_i_4_n_7 ));
  CARRY4 \cal_tmp[6]_carry__4 
       (.CI(\cal_tmp[6]_carry__3_n_7 ),
        .CO({\NLW_cal_tmp[6]_carry__4_CO_UNCONNECTED [3:2],\cal_tmp[6]_carry__4_n_9 ,\cal_tmp[6]_carry__4_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[5].remd_tmp_reg[6]_13 [20:19]}),
        .O({\NLW_cal_tmp[6]_carry__4_O_UNCONNECTED [3],\cal_tmp[6]_66 ,\cal_tmp[6]_carry__4_n_13 ,\cal_tmp[6]_carry__4_n_14 }),
        .S({1'b0,1'b1,\cal_tmp[6]_carry__4_i_1_n_7 ,\cal_tmp[6]_carry__4_i_2_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__4_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [20]),
        .O(\cal_tmp[6]_carry__4_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__4_i_2 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [19]),
        .O(\cal_tmp[6]_carry__4_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [2]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [3]),
        .O(\cal_tmp[6]_carry_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry_i_2 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [1]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [2]),
        .O(\cal_tmp[6]_carry_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry_i_3 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [0]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [1]),
        .O(\cal_tmp[6]_carry_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry_i_4 
       (.I0(\loop[5].dividend_tmp_reg[6][28]__0_n_7 ),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [0]),
        .O(\cal_tmp[6]_carry_i_4_n_7 ));
  CARRY4 \cal_tmp[7]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[7]_carry_n_7 ,\cal_tmp[7]_carry_n_8 ,\cal_tmp[7]_carry_n_9 ,\cal_tmp[7]_carry_n_10 }),
        .CYINIT(1'b1),
        .DI({\loop[6].remd_tmp_reg[7]_15 [2:0],\loop[6].dividend_tmp_reg[7][28]__0_n_7 }),
        .O({\cal_tmp[7]_carry_n_11 ,\cal_tmp[7]_carry_n_12 ,\cal_tmp[7]_carry_n_13 ,\cal_tmp[7]_carry_n_14 }),
        .S({\cal_tmp[7]_carry_i_1_n_7 ,\cal_tmp[7]_carry_i_2_n_7 ,\cal_tmp[7]_carry_i_3_n_7 ,\cal_tmp[7]_carry_i_4_n_7 }));
  CARRY4 \cal_tmp[7]_carry__0 
       (.CI(\cal_tmp[7]_carry_n_7 ),
        .CO({\cal_tmp[7]_carry__0_n_7 ,\cal_tmp[7]_carry__0_n_8 ,\cal_tmp[7]_carry__0_n_9 ,\cal_tmp[7]_carry__0_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[6].remd_tmp_reg[7]_15 [6:3]),
        .O({\cal_tmp[7]_carry__0_n_11 ,\cal_tmp[7]_carry__0_n_12 ,\cal_tmp[7]_carry__0_n_13 ,\cal_tmp[7]_carry__0_n_14 }),
        .S({\cal_tmp[7]_carry__0_i_1_n_7 ,\cal_tmp[7]_carry__0_i_2_n_7 ,\cal_tmp[7]_carry__0_i_3_n_7 ,\cal_tmp[7]_carry__0_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__0_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [6]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [7]),
        .O(\cal_tmp[7]_carry__0_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__0_i_2 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [5]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [6]),
        .O(\cal_tmp[7]_carry__0_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__0_i_3 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [4]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [5]),
        .O(\cal_tmp[7]_carry__0_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__0_i_4 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [3]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [4]),
        .O(\cal_tmp[7]_carry__0_i_4_n_7 ));
  CARRY4 \cal_tmp[7]_carry__1 
       (.CI(\cal_tmp[7]_carry__0_n_7 ),
        .CO({\cal_tmp[7]_carry__1_n_7 ,\cal_tmp[7]_carry__1_n_8 ,\cal_tmp[7]_carry__1_n_9 ,\cal_tmp[7]_carry__1_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[6].remd_tmp_reg[7]_15 [10:7]),
        .O({\cal_tmp[7]_carry__1_n_11 ,\cal_tmp[7]_carry__1_n_12 ,\cal_tmp[7]_carry__1_n_13 ,\cal_tmp[7]_carry__1_n_14 }),
        .S({\cal_tmp[7]_carry__1_i_1_n_7 ,\cal_tmp[7]_carry__1_i_2_n_7 ,\cal_tmp[7]_carry__1_i_3_n_7 ,\cal_tmp[7]_carry__1_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__1_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [10]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [11]),
        .O(\cal_tmp[7]_carry__1_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__1_i_2 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [9]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [10]),
        .O(\cal_tmp[7]_carry__1_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__1_i_3 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [8]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [9]),
        .O(\cal_tmp[7]_carry__1_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__1_i_4 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [7]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [8]),
        .O(\cal_tmp[7]_carry__1_i_4_n_7 ));
  CARRY4 \cal_tmp[7]_carry__2 
       (.CI(\cal_tmp[7]_carry__1_n_7 ),
        .CO({\cal_tmp[7]_carry__2_n_7 ,\cal_tmp[7]_carry__2_n_8 ,\cal_tmp[7]_carry__2_n_9 ,\cal_tmp[7]_carry__2_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[6].remd_tmp_reg[7]_15 [14:11]),
        .O({\cal_tmp[7]_carry__2_n_11 ,\cal_tmp[7]_carry__2_n_12 ,\cal_tmp[7]_carry__2_n_13 ,\cal_tmp[7]_carry__2_n_14 }),
        .S({\cal_tmp[7]_carry__2_i_1_n_7 ,\cal_tmp[7]_carry__2_i_2_n_7 ,\cal_tmp[7]_carry__2_i_3_n_7 ,\cal_tmp[7]_carry__2_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__2_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [14]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [15]),
        .O(\cal_tmp[7]_carry__2_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__2_i_2 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [13]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [14]),
        .O(\cal_tmp[7]_carry__2_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__2_i_3 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [12]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [13]),
        .O(\cal_tmp[7]_carry__2_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__2_i_4 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [11]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [12]),
        .O(\cal_tmp[7]_carry__2_i_4_n_7 ));
  CARRY4 \cal_tmp[7]_carry__3 
       (.CI(\cal_tmp[7]_carry__2_n_7 ),
        .CO({\cal_tmp[7]_carry__3_n_7 ,\cal_tmp[7]_carry__3_n_8 ,\cal_tmp[7]_carry__3_n_9 ,\cal_tmp[7]_carry__3_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[6].remd_tmp_reg[7]_15 [18:15]),
        .O({\cal_tmp[7]_carry__3_n_11 ,\cal_tmp[7]_carry__3_n_12 ,\cal_tmp[7]_carry__3_n_13 ,\cal_tmp[7]_carry__3_n_14 }),
        .S({\cal_tmp[7]_carry__3_i_1_n_7 ,\cal_tmp[7]_carry__3_i_2_n_7 ,\cal_tmp[7]_carry__3_i_3_n_7 ,\cal_tmp[7]_carry__3_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__3_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [18]),
        .O(\cal_tmp[7]_carry__3_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__3_i_2 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [17]),
        .O(\cal_tmp[7]_carry__3_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__3_i_3 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [16]),
        .O(\cal_tmp[7]_carry__3_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__3_i_4 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [15]),
        .O(\cal_tmp[7]_carry__3_i_4_n_7 ));
  CARRY4 \cal_tmp[7]_carry__4 
       (.CI(\cal_tmp[7]_carry__3_n_7 ),
        .CO({\NLW_cal_tmp[7]_carry__4_CO_UNCONNECTED [3],\cal_tmp[7]_carry__4_n_8 ,\cal_tmp[7]_carry__4_n_9 ,\cal_tmp[7]_carry__4_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[6].remd_tmp_reg[7]_15 [21:19]}),
        .O({\cal_tmp[7]_67 ,\cal_tmp[7]_carry__4_n_12 ,\cal_tmp[7]_carry__4_n_13 ,\cal_tmp[7]_carry__4_n_14 }),
        .S({1'b1,\cal_tmp[7]_carry__4_i_1_n_7 ,\cal_tmp[7]_carry__4_i_2_n_7 ,\cal_tmp[7]_carry__4_i_3_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__4_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [21]),
        .O(\cal_tmp[7]_carry__4_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__4_i_2 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [20]),
        .O(\cal_tmp[7]_carry__4_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__4_i_3 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [19]),
        .O(\cal_tmp[7]_carry__4_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [2]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [3]),
        .O(\cal_tmp[7]_carry_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry_i_2 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [1]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [2]),
        .O(\cal_tmp[7]_carry_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry_i_3 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [0]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [1]),
        .O(\cal_tmp[7]_carry_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry_i_4 
       (.I0(\loop[6].dividend_tmp_reg[7][28]__0_n_7 ),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [0]),
        .O(\cal_tmp[7]_carry_i_4_n_7 ));
  CARRY4 \cal_tmp[8]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[8]_carry_n_7 ,\cal_tmp[8]_carry_n_8 ,\cal_tmp[8]_carry_n_9 ,\cal_tmp[8]_carry_n_10 }),
        .CYINIT(1'b1),
        .DI({\loop[7].remd_tmp_reg[8]_17 [2:0],\loop[7].dividend_tmp_reg[8][28]__0_n_7 }),
        .O({\cal_tmp[8]_carry_n_11 ,\cal_tmp[8]_carry_n_12 ,\cal_tmp[8]_carry_n_13 ,\cal_tmp[8]_carry_n_14 }),
        .S({\cal_tmp[8]_carry_i_1_n_7 ,\cal_tmp[8]_carry_i_2_n_7 ,\cal_tmp[8]_carry_i_3_n_7 ,\cal_tmp[8]_carry_i_4_n_7 }));
  CARRY4 \cal_tmp[8]_carry__0 
       (.CI(\cal_tmp[8]_carry_n_7 ),
        .CO({\cal_tmp[8]_carry__0_n_7 ,\cal_tmp[8]_carry__0_n_8 ,\cal_tmp[8]_carry__0_n_9 ,\cal_tmp[8]_carry__0_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[7].remd_tmp_reg[8]_17 [6:3]),
        .O({\cal_tmp[8]_carry__0_n_11 ,\cal_tmp[8]_carry__0_n_12 ,\cal_tmp[8]_carry__0_n_13 ,\cal_tmp[8]_carry__0_n_14 }),
        .S({\cal_tmp[8]_carry__0_i_1_n_7 ,\cal_tmp[8]_carry__0_i_2_n_7 ,\cal_tmp[8]_carry__0_i_3_n_7 ,\cal_tmp[8]_carry__0_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__0_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [6]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [7]),
        .O(\cal_tmp[8]_carry__0_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__0_i_2 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [5]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [6]),
        .O(\cal_tmp[8]_carry__0_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__0_i_3 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [4]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [5]),
        .O(\cal_tmp[8]_carry__0_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__0_i_4 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [3]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [4]),
        .O(\cal_tmp[8]_carry__0_i_4_n_7 ));
  CARRY4 \cal_tmp[8]_carry__1 
       (.CI(\cal_tmp[8]_carry__0_n_7 ),
        .CO({\cal_tmp[8]_carry__1_n_7 ,\cal_tmp[8]_carry__1_n_8 ,\cal_tmp[8]_carry__1_n_9 ,\cal_tmp[8]_carry__1_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[7].remd_tmp_reg[8]_17 [10:7]),
        .O({\cal_tmp[8]_carry__1_n_11 ,\cal_tmp[8]_carry__1_n_12 ,\cal_tmp[8]_carry__1_n_13 ,\cal_tmp[8]_carry__1_n_14 }),
        .S({\cal_tmp[8]_carry__1_i_1_n_7 ,\cal_tmp[8]_carry__1_i_2_n_7 ,\cal_tmp[8]_carry__1_i_3_n_7 ,\cal_tmp[8]_carry__1_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__1_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [10]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [11]),
        .O(\cal_tmp[8]_carry__1_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__1_i_2 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [9]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [10]),
        .O(\cal_tmp[8]_carry__1_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__1_i_3 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [8]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [9]),
        .O(\cal_tmp[8]_carry__1_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__1_i_4 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [7]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [8]),
        .O(\cal_tmp[8]_carry__1_i_4_n_7 ));
  CARRY4 \cal_tmp[8]_carry__2 
       (.CI(\cal_tmp[8]_carry__1_n_7 ),
        .CO({\cal_tmp[8]_carry__2_n_7 ,\cal_tmp[8]_carry__2_n_8 ,\cal_tmp[8]_carry__2_n_9 ,\cal_tmp[8]_carry__2_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[7].remd_tmp_reg[8]_17 [14:11]),
        .O({\cal_tmp[8]_carry__2_n_11 ,\cal_tmp[8]_carry__2_n_12 ,\cal_tmp[8]_carry__2_n_13 ,\cal_tmp[8]_carry__2_n_14 }),
        .S({\cal_tmp[8]_carry__2_i_1_n_7 ,\cal_tmp[8]_carry__2_i_2_n_7 ,\cal_tmp[8]_carry__2_i_3_n_7 ,\cal_tmp[8]_carry__2_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__2_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [14]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [15]),
        .O(\cal_tmp[8]_carry__2_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__2_i_2 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [13]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [14]),
        .O(\cal_tmp[8]_carry__2_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__2_i_3 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [12]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [13]),
        .O(\cal_tmp[8]_carry__2_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__2_i_4 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [11]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [12]),
        .O(\cal_tmp[8]_carry__2_i_4_n_7 ));
  CARRY4 \cal_tmp[8]_carry__3 
       (.CI(\cal_tmp[8]_carry__2_n_7 ),
        .CO({\cal_tmp[8]_carry__3_n_7 ,\cal_tmp[8]_carry__3_n_8 ,\cal_tmp[8]_carry__3_n_9 ,\cal_tmp[8]_carry__3_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[7].remd_tmp_reg[8]_17 [18:15]),
        .O({\cal_tmp[8]_carry__3_n_11 ,\cal_tmp[8]_carry__3_n_12 ,\cal_tmp[8]_carry__3_n_13 ,\cal_tmp[8]_carry__3_n_14 }),
        .S({\cal_tmp[8]_carry__3_i_1_n_7 ,\cal_tmp[8]_carry__3_i_2_n_7 ,\cal_tmp[8]_carry__3_i_3_n_7 ,\cal_tmp[8]_carry__3_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__3_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [18]),
        .O(\cal_tmp[8]_carry__3_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__3_i_2 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [17]),
        .O(\cal_tmp[8]_carry__3_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__3_i_3 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [16]),
        .O(\cal_tmp[8]_carry__3_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__3_i_4 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [15]),
        .O(\cal_tmp[8]_carry__3_i_4_n_7 ));
  CARRY4 \cal_tmp[8]_carry__4 
       (.CI(\cal_tmp[8]_carry__3_n_7 ),
        .CO({\cal_tmp[8]_carry__4_n_7 ,\cal_tmp[8]_carry__4_n_8 ,\cal_tmp[8]_carry__4_n_9 ,\cal_tmp[8]_carry__4_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[7].remd_tmp_reg[8]_17 [22:19]),
        .O({\cal_tmp[8]_carry__4_n_11 ,\cal_tmp[8]_carry__4_n_12 ,\cal_tmp[8]_carry__4_n_13 ,\cal_tmp[8]_carry__4_n_14 }),
        .S({\cal_tmp[8]_carry__4_i_1_n_7 ,\cal_tmp[8]_carry__4_i_2_n_7 ,\cal_tmp[8]_carry__4_i_3_n_7 ,\cal_tmp[8]_carry__4_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__4_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [22]),
        .O(\cal_tmp[8]_carry__4_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__4_i_2 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [21]),
        .O(\cal_tmp[8]_carry__4_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__4_i_3 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [20]),
        .O(\cal_tmp[8]_carry__4_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__4_i_4 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [19]),
        .O(\cal_tmp[8]_carry__4_i_4_n_7 ));
  CARRY4 \cal_tmp[8]_carry__5 
       (.CI(\cal_tmp[8]_carry__4_n_7 ),
        .CO(\NLW_cal_tmp[8]_carry__5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[8]_carry__5_O_UNCONNECTED [3:1],\cal_tmp[8]_68 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [2]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [3]),
        .O(\cal_tmp[8]_carry_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry_i_2 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [1]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [2]),
        .O(\cal_tmp[8]_carry_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry_i_3 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [0]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [1]),
        .O(\cal_tmp[8]_carry_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry_i_4 
       (.I0(\loop[7].dividend_tmp_reg[8][28]__0_n_7 ),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [0]),
        .O(\cal_tmp[8]_carry_i_4_n_7 ));
  CARRY4 \cal_tmp[9]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[9]_carry_n_7 ,\cal_tmp[9]_carry_n_8 ,\cal_tmp[9]_carry_n_9 ,\cal_tmp[9]_carry_n_10 }),
        .CYINIT(1'b1),
        .DI({\loop[8].remd_tmp_reg[9]_19 [2:0],\loop[8].dividend_tmp_reg[9][28]__0_n_7 }),
        .O({\cal_tmp[9]_carry_n_11 ,\cal_tmp[9]_carry_n_12 ,\cal_tmp[9]_carry_n_13 ,\cal_tmp[9]_carry_n_14 }),
        .S({\cal_tmp[9]_carry_i_1_n_7 ,\cal_tmp[9]_carry_i_2_n_7 ,\cal_tmp[9]_carry_i_3_n_7 ,\cal_tmp[9]_carry_i_4_n_7 }));
  CARRY4 \cal_tmp[9]_carry__0 
       (.CI(\cal_tmp[9]_carry_n_7 ),
        .CO({\cal_tmp[9]_carry__0_n_7 ,\cal_tmp[9]_carry__0_n_8 ,\cal_tmp[9]_carry__0_n_9 ,\cal_tmp[9]_carry__0_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[8].remd_tmp_reg[9]_19 [6:3]),
        .O({\cal_tmp[9]_carry__0_n_11 ,\cal_tmp[9]_carry__0_n_12 ,\cal_tmp[9]_carry__0_n_13 ,\cal_tmp[9]_carry__0_n_14 }),
        .S({\cal_tmp[9]_carry__0_i_1_n_7 ,\cal_tmp[9]_carry__0_i_2_n_7 ,\cal_tmp[9]_carry__0_i_3_n_7 ,\cal_tmp[9]_carry__0_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__0_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [6]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [7]),
        .O(\cal_tmp[9]_carry__0_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__0_i_2 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [5]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [6]),
        .O(\cal_tmp[9]_carry__0_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__0_i_3 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [4]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [5]),
        .O(\cal_tmp[9]_carry__0_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__0_i_4 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [3]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [4]),
        .O(\cal_tmp[9]_carry__0_i_4_n_7 ));
  CARRY4 \cal_tmp[9]_carry__1 
       (.CI(\cal_tmp[9]_carry__0_n_7 ),
        .CO({\cal_tmp[9]_carry__1_n_7 ,\cal_tmp[9]_carry__1_n_8 ,\cal_tmp[9]_carry__1_n_9 ,\cal_tmp[9]_carry__1_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[8].remd_tmp_reg[9]_19 [10:7]),
        .O({\cal_tmp[9]_carry__1_n_11 ,\cal_tmp[9]_carry__1_n_12 ,\cal_tmp[9]_carry__1_n_13 ,\cal_tmp[9]_carry__1_n_14 }),
        .S({\cal_tmp[9]_carry__1_i_1_n_7 ,\cal_tmp[9]_carry__1_i_2_n_7 ,\cal_tmp[9]_carry__1_i_3_n_7 ,\cal_tmp[9]_carry__1_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__1_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [10]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [11]),
        .O(\cal_tmp[9]_carry__1_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__1_i_2 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [9]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [10]),
        .O(\cal_tmp[9]_carry__1_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__1_i_3 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [8]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [9]),
        .O(\cal_tmp[9]_carry__1_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__1_i_4 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [7]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [8]),
        .O(\cal_tmp[9]_carry__1_i_4_n_7 ));
  CARRY4 \cal_tmp[9]_carry__2 
       (.CI(\cal_tmp[9]_carry__1_n_7 ),
        .CO({\cal_tmp[9]_carry__2_n_7 ,\cal_tmp[9]_carry__2_n_8 ,\cal_tmp[9]_carry__2_n_9 ,\cal_tmp[9]_carry__2_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[8].remd_tmp_reg[9]_19 [14:11]),
        .O({\cal_tmp[9]_carry__2_n_11 ,\cal_tmp[9]_carry__2_n_12 ,\cal_tmp[9]_carry__2_n_13 ,\cal_tmp[9]_carry__2_n_14 }),
        .S({\cal_tmp[9]_carry__2_i_1_n_7 ,\cal_tmp[9]_carry__2_i_2_n_7 ,\cal_tmp[9]_carry__2_i_3_n_7 ,\cal_tmp[9]_carry__2_i_4_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__2_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [14]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [15]),
        .O(\cal_tmp[9]_carry__2_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__2_i_2 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [13]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [14]),
        .O(\cal_tmp[9]_carry__2_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__2_i_3 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [12]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [13]),
        .O(\cal_tmp[9]_carry__2_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__2_i_4 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [11]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [12]),
        .O(\cal_tmp[9]_carry__2_i_4_n_7 ));
  CARRY4 \cal_tmp[9]_carry__3 
       (.CI(\cal_tmp[9]_carry__2_n_7 ),
        .CO({\cal_tmp[9]_carry__3_n_7 ,\cal_tmp[9]_carry__3_n_8 ,\cal_tmp[9]_carry__3_n_9 ,\cal_tmp[9]_carry__3_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[8].remd_tmp_reg[9]_19 [18:15]),
        .O({\cal_tmp[9]_carry__3_n_11 ,\cal_tmp[9]_carry__3_n_12 ,\cal_tmp[9]_carry__3_n_13 ,\cal_tmp[9]_carry__3_n_14 }),
        .S({\cal_tmp[9]_carry__3_i_1_n_7 ,\cal_tmp[9]_carry__3_i_2_n_7 ,\cal_tmp[9]_carry__3_i_3_n_7 ,\cal_tmp[9]_carry__3_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__3_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [18]),
        .O(\cal_tmp[9]_carry__3_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__3_i_2 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [17]),
        .O(\cal_tmp[9]_carry__3_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__3_i_3 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [16]),
        .O(\cal_tmp[9]_carry__3_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__3_i_4 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [15]),
        .O(\cal_tmp[9]_carry__3_i_4_n_7 ));
  CARRY4 \cal_tmp[9]_carry__4 
       (.CI(\cal_tmp[9]_carry__3_n_7 ),
        .CO({\cal_tmp[9]_carry__4_n_7 ,\cal_tmp[9]_carry__4_n_8 ,\cal_tmp[9]_carry__4_n_9 ,\cal_tmp[9]_carry__4_n_10 }),
        .CYINIT(1'b0),
        .DI(\loop[8].remd_tmp_reg[9]_19 [22:19]),
        .O({\cal_tmp[9]_carry__4_n_11 ,\cal_tmp[9]_carry__4_n_12 ,\cal_tmp[9]_carry__4_n_13 ,\cal_tmp[9]_carry__4_n_14 }),
        .S({\cal_tmp[9]_carry__4_i_1_n_7 ,\cal_tmp[9]_carry__4_i_2_n_7 ,\cal_tmp[9]_carry__4_i_3_n_7 ,\cal_tmp[9]_carry__4_i_4_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__4_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [22]),
        .O(\cal_tmp[9]_carry__4_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__4_i_2 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [21]),
        .O(\cal_tmp[9]_carry__4_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__4_i_3 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [20]),
        .O(\cal_tmp[9]_carry__4_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__4_i_4 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [19]),
        .O(\cal_tmp[9]_carry__4_i_4_n_7 ));
  CARRY4 \cal_tmp[9]_carry__5 
       (.CI(\cal_tmp[9]_carry__4_n_7 ),
        .CO({\NLW_cal_tmp[9]_carry__5_CO_UNCONNECTED [3:1],\cal_tmp[9]_carry__5_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[8].remd_tmp_reg[9]_19 [23]}),
        .O({\NLW_cal_tmp[9]_carry__5_O_UNCONNECTED [3:2],\cal_tmp[9]_69 ,\cal_tmp[9]_carry__5_n_14 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[9]_carry__5_i_1_n_7 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__5_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [23]),
        .O(\cal_tmp[9]_carry__5_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [2]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [3]),
        .O(\cal_tmp[9]_carry_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry_i_2 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [1]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [2]),
        .O(\cal_tmp[9]_carry_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry_i_3 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [0]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [1]),
        .O(\cal_tmp[9]_carry_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry_i_4 
       (.I0(\loop[8].dividend_tmp_reg[9][28]__0_n_7 ),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [0]),
        .O(\cal_tmp[9]_carry_i_4_n_7 ));
  (* srl_bus_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/dividend_tmp_reg[0] " *) 
  (* srl_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/dividend_tmp_reg[0][27]_srl2 " *) 
  SRL16E \dividend_tmp_reg[0][27]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_fu_611_p0[14]),
        .Q(\dividend_tmp_reg[0][27]_srl2_n_7 ));
  FDRE \divisor_tmp_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0][0]_0 ),
        .Q(\divisor_tmp_reg[0]_1 [0]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(divisor_u[9]),
        .Q(\divisor_tmp_reg[0]_1 [10]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(divisor_u[10]),
        .Q(\divisor_tmp_reg[0]_1 [11]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(divisor_u[11]),
        .Q(\divisor_tmp_reg[0]_1 [12]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(divisor_u[12]),
        .Q(\divisor_tmp_reg[0]_1 [13]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(divisor_u[13]),
        .Q(\divisor_tmp_reg[0]_1 [14]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(divisor_u[14]),
        .Q(\divisor_tmp_reg[0]_1 [15]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(divisor_u[0]),
        .Q(\divisor_tmp_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(divisor_u[1]),
        .Q(\divisor_tmp_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(divisor_u[2]),
        .Q(\divisor_tmp_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(divisor_u[3]),
        .Q(\divisor_tmp_reg[0]_1 [4]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(divisor_u[4]),
        .Q(\divisor_tmp_reg[0]_1 [5]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(divisor_u[5]),
        .Q(\divisor_tmp_reg[0]_1 [6]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(divisor_u[6]),
        .Q(\divisor_tmp_reg[0]_1 [7]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(divisor_u[7]),
        .Q(\divisor_tmp_reg[0]_1 [8]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(divisor_u[8]),
        .Q(\divisor_tmp_reg[0]_1 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[0].dividend_tmp_reg[1] " *) 
  (* srl_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[0].dividend_tmp_reg[1][27]_srl3 " *) 
  SRL16E \loop[0].dividend_tmp_reg[1][27]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_fu_611_p0[13]),
        .Q(\loop[0].dividend_tmp_reg[1][27]_srl3_n_7 ));
  FDRE \loop[0].dividend_tmp_reg[1][28]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp_reg[0][27]_srl2_n_7 ),
        .Q(\loop[0].dividend_tmp_reg[1][28]__0_n_7 ),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [0]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [10]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [10]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [11]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [11]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [12]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [12]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [13]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [13]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [14]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [14]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [15]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [15]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [1]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [2]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [3]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [4]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [5]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [6]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [7]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [7]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [8]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [8]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [9]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][15]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1][15]_i_2_n_10 ),
        .O(\loop[0].remd_tmp[1][15]_i_1_n_7 ));
  FDRE \loop[0].remd_tmp_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[0]_carry_n_14 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [0]),
        .R(\loop[0].remd_tmp[1][15]_i_1_n_7 ));
  FDRE \loop[0].remd_tmp_reg[1][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[0]_carry__1_n_12 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [10]),
        .R(\loop[0].remd_tmp[1][15]_i_1_n_7 ));
  FDRE \loop[0].remd_tmp_reg[1][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[0]_carry__1_n_11 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [11]),
        .R(\loop[0].remd_tmp[1][15]_i_1_n_7 ));
  FDRE \loop[0].remd_tmp_reg[1][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[0]_carry__2_n_14 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [12]),
        .R(\loop[0].remd_tmp[1][15]_i_1_n_7 ));
  FDRE \loop[0].remd_tmp_reg[1][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[0]_carry__2_n_13 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [13]),
        .R(\loop[0].remd_tmp[1][15]_i_1_n_7 ));
  FDRE \loop[0].remd_tmp_reg[1][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[0]_carry__2_n_12 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [14]),
        .R(\loop[0].remd_tmp[1][15]_i_1_n_7 ));
  FDRE \loop[0].remd_tmp_reg[1][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[0]_carry__2_n_11 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [15]),
        .R(\loop[0].remd_tmp[1][15]_i_1_n_7 ));
  CARRY4 \loop[0].remd_tmp_reg[1][15]_i_2 
       (.CI(\cal_tmp[0]_carry__2_n_7 ),
        .CO({\NLW_loop[0].remd_tmp_reg[1][15]_i_2_CO_UNCONNECTED [3:1],\loop[0].remd_tmp_reg[1][15]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_loop[0].remd_tmp_reg[1][15]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \loop[0].remd_tmp_reg[1][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[0]_carry_n_13 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [1]),
        .R(\loop[0].remd_tmp[1][15]_i_1_n_7 ));
  FDRE \loop[0].remd_tmp_reg[1][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[0]_carry_n_12 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [2]),
        .R(\loop[0].remd_tmp[1][15]_i_1_n_7 ));
  FDRE \loop[0].remd_tmp_reg[1][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[0]_carry_n_11 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [3]),
        .R(\loop[0].remd_tmp[1][15]_i_1_n_7 ));
  FDRE \loop[0].remd_tmp_reg[1][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[0]_carry__0_n_14 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [4]),
        .R(\loop[0].remd_tmp[1][15]_i_1_n_7 ));
  FDRE \loop[0].remd_tmp_reg[1][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[0]_carry__0_n_13 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [5]),
        .R(\loop[0].remd_tmp[1][15]_i_1_n_7 ));
  FDRE \loop[0].remd_tmp_reg[1][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[0]_carry__0_n_12 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [6]),
        .R(\loop[0].remd_tmp[1][15]_i_1_n_7 ));
  FDRE \loop[0].remd_tmp_reg[1][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[0]_carry__0_n_11 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [7]),
        .R(\loop[0].remd_tmp[1][15]_i_1_n_7 ));
  FDRE \loop[0].remd_tmp_reg[1][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[0]_carry__1_n_14 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [8]),
        .R(\loop[0].remd_tmp[1][15]_i_1_n_7 ));
  FDRE \loop[0].remd_tmp_reg[1][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[0]_carry__1_n_13 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [9]),
        .R(\loop[0].remd_tmp[1][15]_i_1_n_7 ));
  (* srl_bus_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[10].dividend_tmp_reg[11] " *) 
  (* srl_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[10].dividend_tmp_reg[11][27]_srl13 " *) 
  SRL16E \loop[10].dividend_tmp_reg[11][27]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_fu_611_p0[3]),
        .Q(\loop[10].dividend_tmp_reg[11][27]_srl13_n_7 ));
  FDRE \loop[10].dividend_tmp_reg[11][28]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].dividend_tmp_reg[10][27]_srl12_n_7 ),
        .Q(\loop[10].dividend_tmp_reg[11][28]__0_n_7 ),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [0]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [0]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [10]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [10]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [11]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [11]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [12]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [12]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [13]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [13]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [14]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [14]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [15]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [15]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [1]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [1]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [2]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [2]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [3]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [3]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [4]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [4]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [5]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [5]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [6]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [6]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [7]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [7]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [8]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [8]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [9]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][0]_i_1 
       (.I0(\loop[9].dividend_tmp_reg[10][28]__0_n_7 ),
        .I1(\cal_tmp[10]_70 ),
        .I2(\cal_tmp[10]_carry_n_14 ),
        .O(\loop[10].remd_tmp[11][0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][10]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [9]),
        .I1(\cal_tmp[10]_70 ),
        .I2(\cal_tmp[10]_carry__1_n_12 ),
        .O(\loop[10].remd_tmp[11][10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][11]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [10]),
        .I1(\cal_tmp[10]_70 ),
        .I2(\cal_tmp[10]_carry__1_n_11 ),
        .O(\loop[10].remd_tmp[11][11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][12]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [11]),
        .I1(\cal_tmp[10]_70 ),
        .I2(\cal_tmp[10]_carry__2_n_14 ),
        .O(\loop[10].remd_tmp[11][12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][13]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [12]),
        .I1(\cal_tmp[10]_70 ),
        .I2(\cal_tmp[10]_carry__2_n_13 ),
        .O(\loop[10].remd_tmp[11][13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][14]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [13]),
        .I1(\cal_tmp[10]_70 ),
        .I2(\cal_tmp[10]_carry__2_n_12 ),
        .O(\loop[10].remd_tmp[11][14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][15]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [14]),
        .I1(\cal_tmp[10]_70 ),
        .I2(\cal_tmp[10]_carry__2_n_11 ),
        .O(\loop[10].remd_tmp[11][15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][16]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [15]),
        .I1(\cal_tmp[10]_70 ),
        .I2(\cal_tmp[10]_carry__3_n_14 ),
        .O(\loop[10].remd_tmp[11][16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][17]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [16]),
        .I1(\cal_tmp[10]_70 ),
        .I2(\cal_tmp[10]_carry__3_n_13 ),
        .O(\loop[10].remd_tmp[11][17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][18]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [17]),
        .I1(\cal_tmp[10]_70 ),
        .I2(\cal_tmp[10]_carry__3_n_12 ),
        .O(\loop[10].remd_tmp[11][18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][19]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [18]),
        .I1(\cal_tmp[10]_70 ),
        .I2(\cal_tmp[10]_carry__3_n_11 ),
        .O(\loop[10].remd_tmp[11][19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][1]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [0]),
        .I1(\cal_tmp[10]_70 ),
        .I2(\cal_tmp[10]_carry_n_13 ),
        .O(\loop[10].remd_tmp[11][1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][20]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [19]),
        .I1(\cal_tmp[10]_70 ),
        .I2(\cal_tmp[10]_carry__4_n_14 ),
        .O(\loop[10].remd_tmp[11][20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][21]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [20]),
        .I1(\cal_tmp[10]_70 ),
        .I2(\cal_tmp[10]_carry__4_n_13 ),
        .O(\loop[10].remd_tmp[11][21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][22]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [21]),
        .I1(\cal_tmp[10]_70 ),
        .I2(\cal_tmp[10]_carry__4_n_12 ),
        .O(\loop[10].remd_tmp[11][22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][23]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [22]),
        .I1(\cal_tmp[10]_70 ),
        .I2(\cal_tmp[10]_carry__4_n_11 ),
        .O(\loop[10].remd_tmp[11][23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][24]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [23]),
        .I1(\cal_tmp[10]_70 ),
        .I2(\cal_tmp[10]_carry__5_n_14 ),
        .O(\loop[10].remd_tmp[11][24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][25]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [24]),
        .I1(\cal_tmp[10]_70 ),
        .I2(\cal_tmp[10]_carry__5_n_13 ),
        .O(\loop[10].remd_tmp[11][25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][2]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [1]),
        .I1(\cal_tmp[10]_70 ),
        .I2(\cal_tmp[10]_carry_n_12 ),
        .O(\loop[10].remd_tmp[11][2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][3]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [2]),
        .I1(\cal_tmp[10]_70 ),
        .I2(\cal_tmp[10]_carry_n_11 ),
        .O(\loop[10].remd_tmp[11][3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][4]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [3]),
        .I1(\cal_tmp[10]_70 ),
        .I2(\cal_tmp[10]_carry__0_n_14 ),
        .O(\loop[10].remd_tmp[11][4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][5]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [4]),
        .I1(\cal_tmp[10]_70 ),
        .I2(\cal_tmp[10]_carry__0_n_13 ),
        .O(\loop[10].remd_tmp[11][5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][6]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [5]),
        .I1(\cal_tmp[10]_70 ),
        .I2(\cal_tmp[10]_carry__0_n_12 ),
        .O(\loop[10].remd_tmp[11][6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][7]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [6]),
        .I1(\cal_tmp[10]_70 ),
        .I2(\cal_tmp[10]_carry__0_n_11 ),
        .O(\loop[10].remd_tmp[11][7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][8]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [7]),
        .I1(\cal_tmp[10]_70 ),
        .I2(\cal_tmp[10]_carry__1_n_14 ),
        .O(\loop[10].remd_tmp[11][8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][9]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [8]),
        .I1(\cal_tmp[10]_70 ),
        .I2(\cal_tmp[10]_carry__1_n_13 ),
        .O(\loop[10].remd_tmp[11][9]_i_1_n_7 ));
  FDRE \loop[10].remd_tmp_reg[11][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][0]_i_1_n_7 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [0]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][10]_i_1_n_7 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [10]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][11]_i_1_n_7 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [11]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][12]_i_1_n_7 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [12]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][13]_i_1_n_7 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [13]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][14]_i_1_n_7 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [14]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][15]_i_1_n_7 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [15]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][16]_i_1_n_7 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [16]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][17]_i_1_n_7 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [17]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][18]_i_1_n_7 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [18]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][19]_i_1_n_7 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [19]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][1]_i_1_n_7 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [1]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][20]_i_1_n_7 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [20]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][21]_i_1_n_7 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [21]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][22]_i_1_n_7 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [22]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][23]_i_1_n_7 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [23]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][24]_i_1_n_7 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [24]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][25]_i_1_n_7 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [25]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][2]_i_1_n_7 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [2]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][3]_i_1_n_7 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [3]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][4]_i_1_n_7 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [4]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][5]_i_1_n_7 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [5]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][6]_i_1_n_7 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [6]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][7]_i_1_n_7 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [7]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][8]_i_1_n_7 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [8]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][9]_i_1_n_7 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[11].dividend_tmp_reg[12] " *) 
  (* srl_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[11].dividend_tmp_reg[12][27]_srl14 " *) 
  SRL16E \loop[11].dividend_tmp_reg[12][27]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_fu_611_p0[2]),
        .Q(\loop[11].dividend_tmp_reg[12][27]_srl14_n_7 ));
  FDRE \loop[11].dividend_tmp_reg[12][28]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].dividend_tmp_reg[11][27]_srl13_n_7 ),
        .Q(\loop[11].dividend_tmp_reg[12][28]__0_n_7 ),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [0]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [0]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [10]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [10]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [11]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [11]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [12]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [12]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [13]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [13]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [14]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [14]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [15]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [15]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [1]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [1]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [2]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [2]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [3]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [3]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [4]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [4]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [5]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [5]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [6]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [6]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [7]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [7]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [8]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [8]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [9]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][0]_i_1 
       (.I0(\loop[10].dividend_tmp_reg[11][28]__0_n_7 ),
        .I1(\cal_tmp[11]_71 ),
        .I2(\cal_tmp[11]_carry_n_14 ),
        .O(\loop[11].remd_tmp[12][0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][10]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [9]),
        .I1(\cal_tmp[11]_71 ),
        .I2(\cal_tmp[11]_carry__1_n_12 ),
        .O(\loop[11].remd_tmp[12][10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][11]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [10]),
        .I1(\cal_tmp[11]_71 ),
        .I2(\cal_tmp[11]_carry__1_n_11 ),
        .O(\loop[11].remd_tmp[12][11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][12]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [11]),
        .I1(\cal_tmp[11]_71 ),
        .I2(\cal_tmp[11]_carry__2_n_14 ),
        .O(\loop[11].remd_tmp[12][12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][13]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [12]),
        .I1(\cal_tmp[11]_71 ),
        .I2(\cal_tmp[11]_carry__2_n_13 ),
        .O(\loop[11].remd_tmp[12][13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][14]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [13]),
        .I1(\cal_tmp[11]_71 ),
        .I2(\cal_tmp[11]_carry__2_n_12 ),
        .O(\loop[11].remd_tmp[12][14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][15]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [14]),
        .I1(\cal_tmp[11]_71 ),
        .I2(\cal_tmp[11]_carry__2_n_11 ),
        .O(\loop[11].remd_tmp[12][15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][16]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [15]),
        .I1(\cal_tmp[11]_71 ),
        .I2(\cal_tmp[11]_carry__3_n_14 ),
        .O(\loop[11].remd_tmp[12][16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][17]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [16]),
        .I1(\cal_tmp[11]_71 ),
        .I2(\cal_tmp[11]_carry__3_n_13 ),
        .O(\loop[11].remd_tmp[12][17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][18]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [17]),
        .I1(\cal_tmp[11]_71 ),
        .I2(\cal_tmp[11]_carry__3_n_12 ),
        .O(\loop[11].remd_tmp[12][18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][19]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [18]),
        .I1(\cal_tmp[11]_71 ),
        .I2(\cal_tmp[11]_carry__3_n_11 ),
        .O(\loop[11].remd_tmp[12][19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][1]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [0]),
        .I1(\cal_tmp[11]_71 ),
        .I2(\cal_tmp[11]_carry_n_13 ),
        .O(\loop[11].remd_tmp[12][1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][20]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [19]),
        .I1(\cal_tmp[11]_71 ),
        .I2(\cal_tmp[11]_carry__4_n_14 ),
        .O(\loop[11].remd_tmp[12][20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][21]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [20]),
        .I1(\cal_tmp[11]_71 ),
        .I2(\cal_tmp[11]_carry__4_n_13 ),
        .O(\loop[11].remd_tmp[12][21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][22]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [21]),
        .I1(\cal_tmp[11]_71 ),
        .I2(\cal_tmp[11]_carry__4_n_12 ),
        .O(\loop[11].remd_tmp[12][22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][23]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [22]),
        .I1(\cal_tmp[11]_71 ),
        .I2(\cal_tmp[11]_carry__4_n_11 ),
        .O(\loop[11].remd_tmp[12][23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][24]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [23]),
        .I1(\cal_tmp[11]_71 ),
        .I2(\cal_tmp[11]_carry__5_n_14 ),
        .O(\loop[11].remd_tmp[12][24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][25]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [24]),
        .I1(\cal_tmp[11]_71 ),
        .I2(\cal_tmp[11]_carry__5_n_13 ),
        .O(\loop[11].remd_tmp[12][25]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][26]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [25]),
        .I1(\cal_tmp[11]_71 ),
        .I2(\cal_tmp[11]_carry__5_n_12 ),
        .O(\loop[11].remd_tmp[12][26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][2]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [1]),
        .I1(\cal_tmp[11]_71 ),
        .I2(\cal_tmp[11]_carry_n_12 ),
        .O(\loop[11].remd_tmp[12][2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][3]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [2]),
        .I1(\cal_tmp[11]_71 ),
        .I2(\cal_tmp[11]_carry_n_11 ),
        .O(\loop[11].remd_tmp[12][3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][4]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [3]),
        .I1(\cal_tmp[11]_71 ),
        .I2(\cal_tmp[11]_carry__0_n_14 ),
        .O(\loop[11].remd_tmp[12][4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][5]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [4]),
        .I1(\cal_tmp[11]_71 ),
        .I2(\cal_tmp[11]_carry__0_n_13 ),
        .O(\loop[11].remd_tmp[12][5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][6]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [5]),
        .I1(\cal_tmp[11]_71 ),
        .I2(\cal_tmp[11]_carry__0_n_12 ),
        .O(\loop[11].remd_tmp[12][6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][7]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [6]),
        .I1(\cal_tmp[11]_71 ),
        .I2(\cal_tmp[11]_carry__0_n_11 ),
        .O(\loop[11].remd_tmp[12][7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][8]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [7]),
        .I1(\cal_tmp[11]_71 ),
        .I2(\cal_tmp[11]_carry__1_n_14 ),
        .O(\loop[11].remd_tmp[12][8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][9]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [8]),
        .I1(\cal_tmp[11]_71 ),
        .I2(\cal_tmp[11]_carry__1_n_13 ),
        .O(\loop[11].remd_tmp[12][9]_i_1_n_7 ));
  FDRE \loop[11].remd_tmp_reg[12][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][0]_i_1_n_7 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [0]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][10]_i_1_n_7 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [10]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][11]_i_1_n_7 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [11]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][12]_i_1_n_7 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [12]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][13]_i_1_n_7 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [13]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][14]_i_1_n_7 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [14]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][15]_i_1_n_7 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [15]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][16]_i_1_n_7 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [16]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][17]_i_1_n_7 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [17]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][18]_i_1_n_7 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [18]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][19]_i_1_n_7 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [19]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][1]_i_1_n_7 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [1]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][20]_i_1_n_7 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [20]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][21]_i_1_n_7 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [21]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][22]_i_1_n_7 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [22]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][23]_i_1_n_7 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [23]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][24]_i_1_n_7 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [24]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][25]_i_1_n_7 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [25]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][26]_i_1_n_7 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [26]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][2]_i_1_n_7 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [2]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][3]_i_1_n_7 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [3]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][4]_i_1_n_7 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [4]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][5]_i_1_n_7 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [5]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][6]_i_1_n_7 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [6]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][7]_i_1_n_7 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [7]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][8]_i_1_n_7 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [8]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][9]_i_1_n_7 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[12].dividend_tmp_reg[13] " *) 
  (* srl_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[12].dividend_tmp_reg[13][27]_srl15 " *) 
  SRL16E \loop[12].dividend_tmp_reg[13][27]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_fu_611_p0[1]),
        .Q(\loop[12].dividend_tmp_reg[13][27]_srl15_n_7 ));
  FDRE \loop[12].dividend_tmp_reg[13][28]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].dividend_tmp_reg[12][27]_srl14_n_7 ),
        .Q(\loop[12].dividend_tmp_reg[13][28]__0_n_7 ),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [0]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [0]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [10]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [10]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [11]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [11]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [12]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [12]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [13]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [13]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [14]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [14]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [15]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [15]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [1]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [1]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [2]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [2]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [3]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [3]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [4]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [4]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [5]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [5]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [6]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [6]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [7]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [7]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [8]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [8]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [9]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][0]_i_1 
       (.I0(\loop[11].dividend_tmp_reg[12][28]__0_n_7 ),
        .I1(\cal_tmp[12]_72 ),
        .I2(\cal_tmp[12]_carry_n_14 ),
        .O(\loop[12].remd_tmp[13][0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][10]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [9]),
        .I1(\cal_tmp[12]_72 ),
        .I2(\cal_tmp[12]_carry__1_n_12 ),
        .O(\loop[12].remd_tmp[13][10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][11]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [10]),
        .I1(\cal_tmp[12]_72 ),
        .I2(\cal_tmp[12]_carry__1_n_11 ),
        .O(\loop[12].remd_tmp[13][11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][12]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [11]),
        .I1(\cal_tmp[12]_72 ),
        .I2(\cal_tmp[12]_carry__2_n_14 ),
        .O(\loop[12].remd_tmp[13][12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][13]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [12]),
        .I1(\cal_tmp[12]_72 ),
        .I2(\cal_tmp[12]_carry__2_n_13 ),
        .O(\loop[12].remd_tmp[13][13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][14]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [13]),
        .I1(\cal_tmp[12]_72 ),
        .I2(\cal_tmp[12]_carry__2_n_12 ),
        .O(\loop[12].remd_tmp[13][14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][15]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [14]),
        .I1(\cal_tmp[12]_72 ),
        .I2(\cal_tmp[12]_carry__2_n_11 ),
        .O(\loop[12].remd_tmp[13][15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][16]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [15]),
        .I1(\cal_tmp[12]_72 ),
        .I2(\cal_tmp[12]_carry__3_n_14 ),
        .O(\loop[12].remd_tmp[13][16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][17]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [16]),
        .I1(\cal_tmp[12]_72 ),
        .I2(\cal_tmp[12]_carry__3_n_13 ),
        .O(\loop[12].remd_tmp[13][17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][18]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [17]),
        .I1(\cal_tmp[12]_72 ),
        .I2(\cal_tmp[12]_carry__3_n_12 ),
        .O(\loop[12].remd_tmp[13][18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][19]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [18]),
        .I1(\cal_tmp[12]_72 ),
        .I2(\cal_tmp[12]_carry__3_n_11 ),
        .O(\loop[12].remd_tmp[13][19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][1]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [0]),
        .I1(\cal_tmp[12]_72 ),
        .I2(\cal_tmp[12]_carry_n_13 ),
        .O(\loop[12].remd_tmp[13][1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][20]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [19]),
        .I1(\cal_tmp[12]_72 ),
        .I2(\cal_tmp[12]_carry__4_n_14 ),
        .O(\loop[12].remd_tmp[13][20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][21]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [20]),
        .I1(\cal_tmp[12]_72 ),
        .I2(\cal_tmp[12]_carry__4_n_13 ),
        .O(\loop[12].remd_tmp[13][21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][22]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [21]),
        .I1(\cal_tmp[12]_72 ),
        .I2(\cal_tmp[12]_carry__4_n_12 ),
        .O(\loop[12].remd_tmp[13][22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][23]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [22]),
        .I1(\cal_tmp[12]_72 ),
        .I2(\cal_tmp[12]_carry__4_n_11 ),
        .O(\loop[12].remd_tmp[13][23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][24]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [23]),
        .I1(\cal_tmp[12]_72 ),
        .I2(\cal_tmp[12]_carry__5_n_14 ),
        .O(\loop[12].remd_tmp[13][24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][25]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [24]),
        .I1(\cal_tmp[12]_72 ),
        .I2(\cal_tmp[12]_carry__5_n_13 ),
        .O(\loop[12].remd_tmp[13][25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][26]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [25]),
        .I1(\cal_tmp[12]_72 ),
        .I2(\cal_tmp[12]_carry__5_n_12 ),
        .O(\loop[12].remd_tmp[13][26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][27]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [26]),
        .I1(\cal_tmp[12]_72 ),
        .I2(\cal_tmp[12]_carry__5_n_11 ),
        .O(\loop[12].remd_tmp[13][27]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][2]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [1]),
        .I1(\cal_tmp[12]_72 ),
        .I2(\cal_tmp[12]_carry_n_12 ),
        .O(\loop[12].remd_tmp[13][2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][3]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [2]),
        .I1(\cal_tmp[12]_72 ),
        .I2(\cal_tmp[12]_carry_n_11 ),
        .O(\loop[12].remd_tmp[13][3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][4]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [3]),
        .I1(\cal_tmp[12]_72 ),
        .I2(\cal_tmp[12]_carry__0_n_14 ),
        .O(\loop[12].remd_tmp[13][4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][5]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [4]),
        .I1(\cal_tmp[12]_72 ),
        .I2(\cal_tmp[12]_carry__0_n_13 ),
        .O(\loop[12].remd_tmp[13][5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][6]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [5]),
        .I1(\cal_tmp[12]_72 ),
        .I2(\cal_tmp[12]_carry__0_n_12 ),
        .O(\loop[12].remd_tmp[13][6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][7]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [6]),
        .I1(\cal_tmp[12]_72 ),
        .I2(\cal_tmp[12]_carry__0_n_11 ),
        .O(\loop[12].remd_tmp[13][7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][8]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [7]),
        .I1(\cal_tmp[12]_72 ),
        .I2(\cal_tmp[12]_carry__1_n_14 ),
        .O(\loop[12].remd_tmp[13][8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][9]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [8]),
        .I1(\cal_tmp[12]_72 ),
        .I2(\cal_tmp[12]_carry__1_n_13 ),
        .O(\loop[12].remd_tmp[13][9]_i_1_n_7 ));
  FDRE \loop[12].remd_tmp_reg[13][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][0]_i_1_n_7 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [0]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][10]_i_1_n_7 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [10]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][11]_i_1_n_7 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [11]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][12]_i_1_n_7 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [12]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][13]_i_1_n_7 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [13]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][14]_i_1_n_7 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [14]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][15]_i_1_n_7 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [15]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][16]_i_1_n_7 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [16]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][17]_i_1_n_7 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [17]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][18]_i_1_n_7 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [18]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][19]_i_1_n_7 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [19]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][1]_i_1_n_7 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [1]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][20]_i_1_n_7 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [20]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][21]_i_1_n_7 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [21]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][22]_i_1_n_7 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [22]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][23]_i_1_n_7 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [23]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][24]_i_1_n_7 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [24]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][25]_i_1_n_7 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [25]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][26]_i_1_n_7 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [26]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][27]_i_1_n_7 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [27]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][2]_i_1_n_7 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [2]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][3]_i_1_n_7 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [3]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][4]_i_1_n_7 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [4]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][5]_i_1_n_7 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [5]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][6]_i_1_n_7 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [6]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][7]_i_1_n_7 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [7]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][8]_i_1_n_7 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [8]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][9]_i_1_n_7 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [9]),
        .R(1'b0));
  FDRE \loop[13].dividend_tmp_reg[14][0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[13]_carry__6_n_10 ),
        .Q(\loop[13].dividend_tmp_reg[14][0]__0_n_7 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[13].dividend_tmp_reg[14] " *) 
  (* srl_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[13].dividend_tmp_reg[14][27]_srl16 " *) 
  SRL16E \loop[13].dividend_tmp_reg[14][27]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_fu_611_p0[0]),
        .Q(\loop[13].dividend_tmp_reg[14][27]_srl16_n_7 ));
  FDRE \loop[13].dividend_tmp_reg[14][28]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].dividend_tmp_reg[13][27]_srl15_n_7 ),
        .Q(\loop[13].dividend_tmp_reg[14][28]__0_n_7 ),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [0]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [0]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [10]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [10]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [11]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [11]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [12]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [12]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [13]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [13]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [14]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [14]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [15]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [15]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [1]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [1]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [2]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [2]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [3]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [3]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [4]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [4]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [5]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [5]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [6]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [6]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [7]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [7]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [8]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [8]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [9]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][0]_i_1 
       (.I0(\loop[12].dividend_tmp_reg[13][28]__0_n_7 ),
        .I1(\cal_tmp[13]_58 ),
        .I2(\cal_tmp[13]_carry_n_14 ),
        .O(\loop[13].remd_tmp[14][0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][10]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [9]),
        .I1(\cal_tmp[13]_58 ),
        .I2(\cal_tmp[13]_carry__1_n_12 ),
        .O(\loop[13].remd_tmp[14][10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][11]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [10]),
        .I1(\cal_tmp[13]_58 ),
        .I2(\cal_tmp[13]_carry__1_n_11 ),
        .O(\loop[13].remd_tmp[14][11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][12]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [11]),
        .I1(\cal_tmp[13]_58 ),
        .I2(\cal_tmp[13]_carry__2_n_14 ),
        .O(\loop[13].remd_tmp[14][12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][13]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [12]),
        .I1(\cal_tmp[13]_58 ),
        .I2(\cal_tmp[13]_carry__2_n_13 ),
        .O(\loop[13].remd_tmp[14][13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][14]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [13]),
        .I1(\cal_tmp[13]_58 ),
        .I2(\cal_tmp[13]_carry__2_n_12 ),
        .O(\loop[13].remd_tmp[14][14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][15]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [14]),
        .I1(\cal_tmp[13]_58 ),
        .I2(\cal_tmp[13]_carry__2_n_11 ),
        .O(\loop[13].remd_tmp[14][15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][16]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [15]),
        .I1(\cal_tmp[13]_58 ),
        .I2(\cal_tmp[13]_carry__3_n_14 ),
        .O(\loop[13].remd_tmp[14][16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][17]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [16]),
        .I1(\cal_tmp[13]_58 ),
        .I2(\cal_tmp[13]_carry__3_n_13 ),
        .O(\loop[13].remd_tmp[14][17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][18]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [17]),
        .I1(\cal_tmp[13]_58 ),
        .I2(\cal_tmp[13]_carry__3_n_12 ),
        .O(\loop[13].remd_tmp[14][18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][19]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [18]),
        .I1(\cal_tmp[13]_58 ),
        .I2(\cal_tmp[13]_carry__3_n_11 ),
        .O(\loop[13].remd_tmp[14][19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][1]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [0]),
        .I1(\cal_tmp[13]_58 ),
        .I2(\cal_tmp[13]_carry_n_13 ),
        .O(\loop[13].remd_tmp[14][1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][20]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [19]),
        .I1(\cal_tmp[13]_58 ),
        .I2(\cal_tmp[13]_carry__4_n_14 ),
        .O(\loop[13].remd_tmp[14][20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][21]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [20]),
        .I1(\cal_tmp[13]_58 ),
        .I2(\cal_tmp[13]_carry__4_n_13 ),
        .O(\loop[13].remd_tmp[14][21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][22]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [21]),
        .I1(\cal_tmp[13]_58 ),
        .I2(\cal_tmp[13]_carry__4_n_12 ),
        .O(\loop[13].remd_tmp[14][22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][23]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [22]),
        .I1(\cal_tmp[13]_58 ),
        .I2(\cal_tmp[13]_carry__4_n_11 ),
        .O(\loop[13].remd_tmp[14][23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][24]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [23]),
        .I1(\cal_tmp[13]_58 ),
        .I2(\cal_tmp[13]_carry__5_n_14 ),
        .O(\loop[13].remd_tmp[14][24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][25]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [24]),
        .I1(\cal_tmp[13]_58 ),
        .I2(\cal_tmp[13]_carry__5_n_13 ),
        .O(\loop[13].remd_tmp[14][25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][26]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [25]),
        .I1(\cal_tmp[13]_58 ),
        .I2(\cal_tmp[13]_carry__5_n_12 ),
        .O(\loop[13].remd_tmp[14][26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][27]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [26]),
        .I1(\cal_tmp[13]_58 ),
        .I2(\cal_tmp[13]_carry__5_n_11 ),
        .O(\loop[13].remd_tmp[14][27]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][2]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [1]),
        .I1(\cal_tmp[13]_58 ),
        .I2(\cal_tmp[13]_carry_n_12 ),
        .O(\loop[13].remd_tmp[14][2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][3]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [2]),
        .I1(\cal_tmp[13]_58 ),
        .I2(\cal_tmp[13]_carry_n_11 ),
        .O(\loop[13].remd_tmp[14][3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][4]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [3]),
        .I1(\cal_tmp[13]_58 ),
        .I2(\cal_tmp[13]_carry__0_n_14 ),
        .O(\loop[13].remd_tmp[14][4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][5]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [4]),
        .I1(\cal_tmp[13]_58 ),
        .I2(\cal_tmp[13]_carry__0_n_13 ),
        .O(\loop[13].remd_tmp[14][5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][6]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [5]),
        .I1(\cal_tmp[13]_58 ),
        .I2(\cal_tmp[13]_carry__0_n_12 ),
        .O(\loop[13].remd_tmp[14][6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][7]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [6]),
        .I1(\cal_tmp[13]_58 ),
        .I2(\cal_tmp[13]_carry__0_n_11 ),
        .O(\loop[13].remd_tmp[14][7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][8]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [7]),
        .I1(\cal_tmp[13]_58 ),
        .I2(\cal_tmp[13]_carry__1_n_14 ),
        .O(\loop[13].remd_tmp[14][8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][9]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [8]),
        .I1(\cal_tmp[13]_58 ),
        .I2(\cal_tmp[13]_carry__1_n_13 ),
        .O(\loop[13].remd_tmp[14][9]_i_1_n_7 ));
  FDRE \loop[13].remd_tmp_reg[14][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][0]_i_1_n_7 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [0]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][10]_i_1_n_7 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [10]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][11]_i_1_n_7 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [11]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][12]_i_1_n_7 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [12]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][13]_i_1_n_7 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [13]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][14]_i_1_n_7 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [14]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][15]_i_1_n_7 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [15]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][16]_i_1_n_7 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [16]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][17]_i_1_n_7 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [17]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][18]_i_1_n_7 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [18]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][19]_i_1_n_7 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [19]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][1]_i_1_n_7 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [1]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][20]_i_1_n_7 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [20]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][21]_i_1_n_7 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [21]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][22]_i_1_n_7 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [22]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][23]_i_1_n_7 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [23]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][24]_i_1_n_7 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [24]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][25]_i_1_n_7 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [25]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][26]_i_1_n_7 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [26]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][27]_i_1_n_7 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [27]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][2]_i_1_n_7 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [2]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][3]_i_1_n_7 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [3]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][4]_i_1_n_7 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [4]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][5]_i_1_n_7 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [5]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][6]_i_1_n_7 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [6]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][7]_i_1_n_7 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [7]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][8]_i_1_n_7 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [8]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][9]_i_1_n_7 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [9]),
        .R(1'b0));
  FDRE \loop[14].dividend_tmp_reg[15][0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[14]_carry__6_n_10 ),
        .Q(\loop[14].dividend_tmp_reg[15][0]__0_n_7 ),
        .R(1'b0));
  FDRE \loop[14].dividend_tmp_reg[15][28]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].dividend_tmp_reg[14][27]_srl16_n_7 ),
        .Q(\loop[14].dividend_tmp_reg[15][28]__0_n_7 ),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [0]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [0]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [10]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [10]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [11]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [11]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [12]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [12]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [13]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [13]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [14]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [14]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [15]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [15]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [1]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [1]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [2]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [2]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [3]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [3]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [4]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [4]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [5]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [5]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [6]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [6]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [7]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [7]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [8]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [8]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [9]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][0]_i_1 
       (.I0(\loop[13].dividend_tmp_reg[14][28]__0_n_7 ),
        .I1(\cal_tmp[14]_59 ),
        .I2(\cal_tmp[14]_carry_n_14 ),
        .O(\loop[14].remd_tmp[15][0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][10]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [9]),
        .I1(\cal_tmp[14]_59 ),
        .I2(\cal_tmp[14]_carry__1_n_12 ),
        .O(\loop[14].remd_tmp[15][10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][11]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [10]),
        .I1(\cal_tmp[14]_59 ),
        .I2(\cal_tmp[14]_carry__1_n_11 ),
        .O(\loop[14].remd_tmp[15][11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][12]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [11]),
        .I1(\cal_tmp[14]_59 ),
        .I2(\cal_tmp[14]_carry__2_n_14 ),
        .O(\loop[14].remd_tmp[15][12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][13]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [12]),
        .I1(\cal_tmp[14]_59 ),
        .I2(\cal_tmp[14]_carry__2_n_13 ),
        .O(\loop[14].remd_tmp[15][13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][14]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [13]),
        .I1(\cal_tmp[14]_59 ),
        .I2(\cal_tmp[14]_carry__2_n_12 ),
        .O(\loop[14].remd_tmp[15][14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][15]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [14]),
        .I1(\cal_tmp[14]_59 ),
        .I2(\cal_tmp[14]_carry__2_n_11 ),
        .O(\loop[14].remd_tmp[15][15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][16]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [15]),
        .I1(\cal_tmp[14]_59 ),
        .I2(\cal_tmp[14]_carry__3_n_14 ),
        .O(\loop[14].remd_tmp[15][16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][17]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [16]),
        .I1(\cal_tmp[14]_59 ),
        .I2(\cal_tmp[14]_carry__3_n_13 ),
        .O(\loop[14].remd_tmp[15][17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][18]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [17]),
        .I1(\cal_tmp[14]_59 ),
        .I2(\cal_tmp[14]_carry__3_n_12 ),
        .O(\loop[14].remd_tmp[15][18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][19]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [18]),
        .I1(\cal_tmp[14]_59 ),
        .I2(\cal_tmp[14]_carry__3_n_11 ),
        .O(\loop[14].remd_tmp[15][19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][1]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [0]),
        .I1(\cal_tmp[14]_59 ),
        .I2(\cal_tmp[14]_carry_n_13 ),
        .O(\loop[14].remd_tmp[15][1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][20]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [19]),
        .I1(\cal_tmp[14]_59 ),
        .I2(\cal_tmp[14]_carry__4_n_14 ),
        .O(\loop[14].remd_tmp[15][20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][21]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [20]),
        .I1(\cal_tmp[14]_59 ),
        .I2(\cal_tmp[14]_carry__4_n_13 ),
        .O(\loop[14].remd_tmp[15][21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][22]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [21]),
        .I1(\cal_tmp[14]_59 ),
        .I2(\cal_tmp[14]_carry__4_n_12 ),
        .O(\loop[14].remd_tmp[15][22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][23]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [22]),
        .I1(\cal_tmp[14]_59 ),
        .I2(\cal_tmp[14]_carry__4_n_11 ),
        .O(\loop[14].remd_tmp[15][23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][24]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [23]),
        .I1(\cal_tmp[14]_59 ),
        .I2(\cal_tmp[14]_carry__5_n_14 ),
        .O(\loop[14].remd_tmp[15][24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][25]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [24]),
        .I1(\cal_tmp[14]_59 ),
        .I2(\cal_tmp[14]_carry__5_n_13 ),
        .O(\loop[14].remd_tmp[15][25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][26]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [25]),
        .I1(\cal_tmp[14]_59 ),
        .I2(\cal_tmp[14]_carry__5_n_12 ),
        .O(\loop[14].remd_tmp[15][26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][27]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [26]),
        .I1(\cal_tmp[14]_59 ),
        .I2(\cal_tmp[14]_carry__5_n_11 ),
        .O(\loop[14].remd_tmp[15][27]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][2]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [1]),
        .I1(\cal_tmp[14]_59 ),
        .I2(\cal_tmp[14]_carry_n_12 ),
        .O(\loop[14].remd_tmp[15][2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][3]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [2]),
        .I1(\cal_tmp[14]_59 ),
        .I2(\cal_tmp[14]_carry_n_11 ),
        .O(\loop[14].remd_tmp[15][3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][4]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [3]),
        .I1(\cal_tmp[14]_59 ),
        .I2(\cal_tmp[14]_carry__0_n_14 ),
        .O(\loop[14].remd_tmp[15][4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][5]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [4]),
        .I1(\cal_tmp[14]_59 ),
        .I2(\cal_tmp[14]_carry__0_n_13 ),
        .O(\loop[14].remd_tmp[15][5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][6]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [5]),
        .I1(\cal_tmp[14]_59 ),
        .I2(\cal_tmp[14]_carry__0_n_12 ),
        .O(\loop[14].remd_tmp[15][6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][7]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [6]),
        .I1(\cal_tmp[14]_59 ),
        .I2(\cal_tmp[14]_carry__0_n_11 ),
        .O(\loop[14].remd_tmp[15][7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][8]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [7]),
        .I1(\cal_tmp[14]_59 ),
        .I2(\cal_tmp[14]_carry__1_n_14 ),
        .O(\loop[14].remd_tmp[15][8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][9]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [8]),
        .I1(\cal_tmp[14]_59 ),
        .I2(\cal_tmp[14]_carry__1_n_13 ),
        .O(\loop[14].remd_tmp[15][9]_i_1_n_7 ));
  FDRE \loop[14].remd_tmp_reg[15][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][0]_i_1_n_7 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [0]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][10]_i_1_n_7 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [10]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][11]_i_1_n_7 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [11]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][12]_i_1_n_7 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [12]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][13]_i_1_n_7 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [13]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][14]_i_1_n_7 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [14]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][15]_i_1_n_7 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [15]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][16]_i_1_n_7 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [16]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][17]_i_1_n_7 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [17]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][18]_i_1_n_7 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [18]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][19]_i_1_n_7 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [19]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][1]_i_1_n_7 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [1]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][20]_i_1_n_7 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [20]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][21]_i_1_n_7 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [21]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][22]_i_1_n_7 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [22]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][23]_i_1_n_7 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [23]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][24]_i_1_n_7 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [24]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][25]_i_1_n_7 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [25]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][26]_i_1_n_7 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [26]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][27]_i_1_n_7 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [27]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][2]_i_1_n_7 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [2]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][3]_i_1_n_7 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [3]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][4]_i_1_n_7 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [4]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][5]_i_1_n_7 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [5]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][6]_i_1_n_7 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [6]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][7]_i_1_n_7 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [7]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][8]_i_1_n_7 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [8]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][9]_i_1_n_7 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [9]),
        .R(1'b0));
  FDRE \loop[15].dividend_tmp_reg[16][0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[15]_carry__6_n_10 ),
        .Q(\loop[15].dividend_tmp_reg[16][0]__0_n_7 ),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [0]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [0]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [10]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [10]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [11]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [11]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [12]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [12]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [13]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [13]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [14]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [14]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [15]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [15]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [1]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [1]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [2]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [2]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [3]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [3]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [4]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [4]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [5]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [5]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [6]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [6]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [7]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [7]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [8]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [8]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [9]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][0]_i_1 
       (.I0(\loop[14].dividend_tmp_reg[15][28]__0_n_7 ),
        .I1(\cal_tmp[15]_60 ),
        .I2(\cal_tmp[15]_carry_n_14 ),
        .O(\loop[15].remd_tmp[16][0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][10]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [9]),
        .I1(\cal_tmp[15]_60 ),
        .I2(\cal_tmp[15]_carry__1_n_12 ),
        .O(\loop[15].remd_tmp[16][10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][11]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [10]),
        .I1(\cal_tmp[15]_60 ),
        .I2(\cal_tmp[15]_carry__1_n_11 ),
        .O(\loop[15].remd_tmp[16][11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][12]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [11]),
        .I1(\cal_tmp[15]_60 ),
        .I2(\cal_tmp[15]_carry__2_n_14 ),
        .O(\loop[15].remd_tmp[16][12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][13]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [12]),
        .I1(\cal_tmp[15]_60 ),
        .I2(\cal_tmp[15]_carry__2_n_13 ),
        .O(\loop[15].remd_tmp[16][13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][14]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [13]),
        .I1(\cal_tmp[15]_60 ),
        .I2(\cal_tmp[15]_carry__2_n_12 ),
        .O(\loop[15].remd_tmp[16][14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][15]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [14]),
        .I1(\cal_tmp[15]_60 ),
        .I2(\cal_tmp[15]_carry__2_n_11 ),
        .O(\loop[15].remd_tmp[16][15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][16]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [15]),
        .I1(\cal_tmp[15]_60 ),
        .I2(\cal_tmp[15]_carry__3_n_14 ),
        .O(\loop[15].remd_tmp[16][16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][17]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [16]),
        .I1(\cal_tmp[15]_60 ),
        .I2(\cal_tmp[15]_carry__3_n_13 ),
        .O(\loop[15].remd_tmp[16][17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][18]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [17]),
        .I1(\cal_tmp[15]_60 ),
        .I2(\cal_tmp[15]_carry__3_n_12 ),
        .O(\loop[15].remd_tmp[16][18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][19]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [18]),
        .I1(\cal_tmp[15]_60 ),
        .I2(\cal_tmp[15]_carry__3_n_11 ),
        .O(\loop[15].remd_tmp[16][19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][1]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [0]),
        .I1(\cal_tmp[15]_60 ),
        .I2(\cal_tmp[15]_carry_n_13 ),
        .O(\loop[15].remd_tmp[16][1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][20]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [19]),
        .I1(\cal_tmp[15]_60 ),
        .I2(\cal_tmp[15]_carry__4_n_14 ),
        .O(\loop[15].remd_tmp[16][20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][21]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [20]),
        .I1(\cal_tmp[15]_60 ),
        .I2(\cal_tmp[15]_carry__4_n_13 ),
        .O(\loop[15].remd_tmp[16][21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][22]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [21]),
        .I1(\cal_tmp[15]_60 ),
        .I2(\cal_tmp[15]_carry__4_n_12 ),
        .O(\loop[15].remd_tmp[16][22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][23]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [22]),
        .I1(\cal_tmp[15]_60 ),
        .I2(\cal_tmp[15]_carry__4_n_11 ),
        .O(\loop[15].remd_tmp[16][23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][24]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [23]),
        .I1(\cal_tmp[15]_60 ),
        .I2(\cal_tmp[15]_carry__5_n_14 ),
        .O(\loop[15].remd_tmp[16][24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][25]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [24]),
        .I1(\cal_tmp[15]_60 ),
        .I2(\cal_tmp[15]_carry__5_n_13 ),
        .O(\loop[15].remd_tmp[16][25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][26]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [25]),
        .I1(\cal_tmp[15]_60 ),
        .I2(\cal_tmp[15]_carry__5_n_12 ),
        .O(\loop[15].remd_tmp[16][26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][27]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [26]),
        .I1(\cal_tmp[15]_60 ),
        .I2(\cal_tmp[15]_carry__5_n_11 ),
        .O(\loop[15].remd_tmp[16][27]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][2]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [1]),
        .I1(\cal_tmp[15]_60 ),
        .I2(\cal_tmp[15]_carry_n_12 ),
        .O(\loop[15].remd_tmp[16][2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][3]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [2]),
        .I1(\cal_tmp[15]_60 ),
        .I2(\cal_tmp[15]_carry_n_11 ),
        .O(\loop[15].remd_tmp[16][3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][4]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [3]),
        .I1(\cal_tmp[15]_60 ),
        .I2(\cal_tmp[15]_carry__0_n_14 ),
        .O(\loop[15].remd_tmp[16][4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][5]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [4]),
        .I1(\cal_tmp[15]_60 ),
        .I2(\cal_tmp[15]_carry__0_n_13 ),
        .O(\loop[15].remd_tmp[16][5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][6]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [5]),
        .I1(\cal_tmp[15]_60 ),
        .I2(\cal_tmp[15]_carry__0_n_12 ),
        .O(\loop[15].remd_tmp[16][6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][7]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [6]),
        .I1(\cal_tmp[15]_60 ),
        .I2(\cal_tmp[15]_carry__0_n_11 ),
        .O(\loop[15].remd_tmp[16][7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][8]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [7]),
        .I1(\cal_tmp[15]_60 ),
        .I2(\cal_tmp[15]_carry__1_n_14 ),
        .O(\loop[15].remd_tmp[16][8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][9]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [8]),
        .I1(\cal_tmp[15]_60 ),
        .I2(\cal_tmp[15]_carry__1_n_13 ),
        .O(\loop[15].remd_tmp[16][9]_i_1_n_7 ));
  FDRE \loop[15].remd_tmp_reg[16][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][0]_i_1_n_7 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [0]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][10]_i_1_n_7 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [10]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][11]_i_1_n_7 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [11]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][12]_i_1_n_7 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [12]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][13]_i_1_n_7 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [13]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][14]_i_1_n_7 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [14]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][15]_i_1_n_7 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [15]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][16]_i_1_n_7 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [16]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][17]_i_1_n_7 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [17]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][18]_i_1_n_7 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [18]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][19]_i_1_n_7 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [19]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][1]_i_1_n_7 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [1]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][20]_i_1_n_7 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [20]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][21]_i_1_n_7 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [21]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][22]_i_1_n_7 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [22]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][23]_i_1_n_7 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [23]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][24]_i_1_n_7 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [24]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][25]_i_1_n_7 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [25]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][26]_i_1_n_7 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [26]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][27]_i_1_n_7 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [27]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][2]_i_1_n_7 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [2]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][3]_i_1_n_7 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [3]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][4]_i_1_n_7 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [4]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][5]_i_1_n_7 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [5]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][6]_i_1_n_7 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [6]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][7]_i_1_n_7 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [7]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][8]_i_1_n_7 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [8]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][9]_i_1_n_7 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [9]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [0]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [0]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [10]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [10]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [11]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [11]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [12]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [12]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [13]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [13]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [14]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [14]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [15]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [15]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [1]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [1]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [2]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [2]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [3]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [3]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [4]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [4]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [5]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [5]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [6]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [6]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [7]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [7]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [8]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [8]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [9]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop[16].remd_tmp[17][0]_i_1 
       (.I0(\cal_tmp[16]_carry__6_n_10 ),
        .I1(\cal_tmp[16]_carry_n_14 ),
        .O(\loop[16].remd_tmp[17][0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][10]_i_1 
       (.I0(\cal_tmp[16]_carry__1_n_12 ),
        .I1(\cal_tmp[16]_carry__6_n_10 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [9]),
        .O(\loop[16].remd_tmp[17][10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][11]_i_1 
       (.I0(\cal_tmp[16]_carry__1_n_11 ),
        .I1(\cal_tmp[16]_carry__6_n_10 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [10]),
        .O(\loop[16].remd_tmp[17][11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][12]_i_1 
       (.I0(\cal_tmp[16]_carry__2_n_14 ),
        .I1(\cal_tmp[16]_carry__6_n_10 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [11]),
        .O(\loop[16].remd_tmp[17][12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][13]_i_1 
       (.I0(\cal_tmp[16]_carry__2_n_13 ),
        .I1(\cal_tmp[16]_carry__6_n_10 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [12]),
        .O(\loop[16].remd_tmp[17][13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][14]_i_1 
       (.I0(\cal_tmp[16]_carry__2_n_12 ),
        .I1(\cal_tmp[16]_carry__6_n_10 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [13]),
        .O(\loop[16].remd_tmp[17][14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][15]_i_1 
       (.I0(\cal_tmp[16]_carry__2_n_11 ),
        .I1(\cal_tmp[16]_carry__6_n_10 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [14]),
        .O(\loop[16].remd_tmp[17][15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][16]_i_1 
       (.I0(\cal_tmp[16]_carry__3_n_14 ),
        .I1(\cal_tmp[16]_carry__6_n_10 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [15]),
        .O(\loop[16].remd_tmp[17][16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][17]_i_1 
       (.I0(\cal_tmp[16]_carry__3_n_13 ),
        .I1(\cal_tmp[16]_carry__6_n_10 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [16]),
        .O(\loop[16].remd_tmp[17][17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][18]_i_1 
       (.I0(\cal_tmp[16]_carry__3_n_12 ),
        .I1(\cal_tmp[16]_carry__6_n_10 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [17]),
        .O(\loop[16].remd_tmp[17][18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][19]_i_1 
       (.I0(\cal_tmp[16]_carry__3_n_11 ),
        .I1(\cal_tmp[16]_carry__6_n_10 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [18]),
        .O(\loop[16].remd_tmp[17][19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][1]_i_1 
       (.I0(\cal_tmp[16]_carry_n_13 ),
        .I1(\cal_tmp[16]_carry__6_n_10 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [0]),
        .O(\loop[16].remd_tmp[17][1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][20]_i_1 
       (.I0(\cal_tmp[16]_carry__4_n_14 ),
        .I1(\cal_tmp[16]_carry__6_n_10 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [19]),
        .O(\loop[16].remd_tmp[17][20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][21]_i_1 
       (.I0(\cal_tmp[16]_carry__4_n_13 ),
        .I1(\cal_tmp[16]_carry__6_n_10 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [20]),
        .O(\loop[16].remd_tmp[17][21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][22]_i_1 
       (.I0(\cal_tmp[16]_carry__4_n_12 ),
        .I1(\cal_tmp[16]_carry__6_n_10 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [21]),
        .O(\loop[16].remd_tmp[17][22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][23]_i_1 
       (.I0(\cal_tmp[16]_carry__4_n_11 ),
        .I1(\cal_tmp[16]_carry__6_n_10 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [22]),
        .O(\loop[16].remd_tmp[17][23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][24]_i_1 
       (.I0(\cal_tmp[16]_carry__5_n_14 ),
        .I1(\cal_tmp[16]_carry__6_n_10 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [23]),
        .O(\loop[16].remd_tmp[17][24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][25]_i_1 
       (.I0(\cal_tmp[16]_carry__5_n_13 ),
        .I1(\cal_tmp[16]_carry__6_n_10 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [24]),
        .O(\loop[16].remd_tmp[17][25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][26]_i_1 
       (.I0(\cal_tmp[16]_carry__5_n_12 ),
        .I1(\cal_tmp[16]_carry__6_n_10 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [25]),
        .O(\loop[16].remd_tmp[17][26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][27]_i_1 
       (.I0(\cal_tmp[16]_carry__5_n_11 ),
        .I1(\cal_tmp[16]_carry__6_n_10 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [26]),
        .O(\loop[16].remd_tmp[17][27]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][2]_i_1 
       (.I0(\cal_tmp[16]_carry_n_12 ),
        .I1(\cal_tmp[16]_carry__6_n_10 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [1]),
        .O(\loop[16].remd_tmp[17][2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][3]_i_1 
       (.I0(\cal_tmp[16]_carry_n_11 ),
        .I1(\cal_tmp[16]_carry__6_n_10 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [2]),
        .O(\loop[16].remd_tmp[17][3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][4]_i_1 
       (.I0(\cal_tmp[16]_carry__0_n_14 ),
        .I1(\cal_tmp[16]_carry__6_n_10 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [3]),
        .O(\loop[16].remd_tmp[17][4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][5]_i_1 
       (.I0(\cal_tmp[16]_carry__0_n_13 ),
        .I1(\cal_tmp[16]_carry__6_n_10 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [4]),
        .O(\loop[16].remd_tmp[17][5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][6]_i_1 
       (.I0(\cal_tmp[16]_carry__0_n_12 ),
        .I1(\cal_tmp[16]_carry__6_n_10 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [5]),
        .O(\loop[16].remd_tmp[17][6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][7]_i_1 
       (.I0(\cal_tmp[16]_carry__0_n_11 ),
        .I1(\cal_tmp[16]_carry__6_n_10 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [6]),
        .O(\loop[16].remd_tmp[17][7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][8]_i_1 
       (.I0(\cal_tmp[16]_carry__1_n_14 ),
        .I1(\cal_tmp[16]_carry__6_n_10 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [7]),
        .O(\loop[16].remd_tmp[17][8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][9]_i_1 
       (.I0(\cal_tmp[16]_carry__1_n_13 ),
        .I1(\cal_tmp[16]_carry__6_n_10 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [8]),
        .O(\loop[16].remd_tmp[17][9]_i_1_n_7 ));
  FDRE \loop[16].remd_tmp_reg[17][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][0]_i_1_n_7 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [0]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][10]_i_1_n_7 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [10]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][11]_i_1_n_7 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [11]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][12]_i_1_n_7 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [12]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][13]_i_1_n_7 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [13]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][14]_i_1_n_7 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [14]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][15]_i_1_n_7 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [15]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][16]_i_1_n_7 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [16]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][17]_i_1_n_7 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [17]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][18]_i_1_n_7 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [18]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][19]_i_1_n_7 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [19]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][1]_i_1_n_7 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [1]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][20]_i_1_n_7 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [20]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][21]_i_1_n_7 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [21]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][22]_i_1_n_7 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [22]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][23]_i_1_n_7 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [23]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][24]_i_1_n_7 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [24]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][25]_i_1_n_7 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [25]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][26]_i_1_n_7 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [26]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][27]_i_1_n_7 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [27]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][2]_i_1_n_7 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [2]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][3]_i_1_n_7 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [3]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][4]_i_1_n_7 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [4]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][5]_i_1_n_7 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [5]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][6]_i_1_n_7 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [6]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][7]_i_1_n_7 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [7]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][8]_i_1_n_7 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [8]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][9]_i_1_n_7 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [9]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [0]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [0]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [10]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [10]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [11]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [11]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [12]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [12]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [13]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [13]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [14]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [14]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [15]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [15]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [1]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [1]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [2]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [2]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [3]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [3]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [4]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [4]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [5]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [5]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [6]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [6]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [7]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [7]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [8]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [8]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [9]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop[17].remd_tmp[18][0]_i_1 
       (.I0(\cal_tmp[17]_carry__6_n_10 ),
        .I1(\cal_tmp[17]_carry_n_14 ),
        .O(\loop[17].remd_tmp[18][0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][10]_i_1 
       (.I0(\cal_tmp[17]_carry__1_n_12 ),
        .I1(\cal_tmp[17]_carry__6_n_10 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [9]),
        .O(\loop[17].remd_tmp[18][10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][11]_i_1 
       (.I0(\cal_tmp[17]_carry__1_n_11 ),
        .I1(\cal_tmp[17]_carry__6_n_10 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [10]),
        .O(\loop[17].remd_tmp[18][11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][12]_i_1 
       (.I0(\cal_tmp[17]_carry__2_n_14 ),
        .I1(\cal_tmp[17]_carry__6_n_10 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [11]),
        .O(\loop[17].remd_tmp[18][12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][13]_i_1 
       (.I0(\cal_tmp[17]_carry__2_n_13 ),
        .I1(\cal_tmp[17]_carry__6_n_10 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [12]),
        .O(\loop[17].remd_tmp[18][13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][14]_i_1 
       (.I0(\cal_tmp[17]_carry__2_n_12 ),
        .I1(\cal_tmp[17]_carry__6_n_10 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [13]),
        .O(\loop[17].remd_tmp[18][14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][15]_i_1 
       (.I0(\cal_tmp[17]_carry__2_n_11 ),
        .I1(\cal_tmp[17]_carry__6_n_10 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [14]),
        .O(\loop[17].remd_tmp[18][15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][16]_i_1 
       (.I0(\cal_tmp[17]_carry__3_n_14 ),
        .I1(\cal_tmp[17]_carry__6_n_10 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [15]),
        .O(\loop[17].remd_tmp[18][16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][17]_i_1 
       (.I0(\cal_tmp[17]_carry__3_n_13 ),
        .I1(\cal_tmp[17]_carry__6_n_10 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [16]),
        .O(\loop[17].remd_tmp[18][17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][18]_i_1 
       (.I0(\cal_tmp[17]_carry__3_n_12 ),
        .I1(\cal_tmp[17]_carry__6_n_10 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [17]),
        .O(\loop[17].remd_tmp[18][18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][19]_i_1 
       (.I0(\cal_tmp[17]_carry__3_n_11 ),
        .I1(\cal_tmp[17]_carry__6_n_10 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [18]),
        .O(\loop[17].remd_tmp[18][19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][1]_i_1 
       (.I0(\cal_tmp[17]_carry_n_13 ),
        .I1(\cal_tmp[17]_carry__6_n_10 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [0]),
        .O(\loop[17].remd_tmp[18][1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][20]_i_1 
       (.I0(\cal_tmp[17]_carry__4_n_14 ),
        .I1(\cal_tmp[17]_carry__6_n_10 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [19]),
        .O(\loop[17].remd_tmp[18][20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][21]_i_1 
       (.I0(\cal_tmp[17]_carry__4_n_13 ),
        .I1(\cal_tmp[17]_carry__6_n_10 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [20]),
        .O(\loop[17].remd_tmp[18][21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][22]_i_1 
       (.I0(\cal_tmp[17]_carry__4_n_12 ),
        .I1(\cal_tmp[17]_carry__6_n_10 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [21]),
        .O(\loop[17].remd_tmp[18][22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][23]_i_1 
       (.I0(\cal_tmp[17]_carry__4_n_11 ),
        .I1(\cal_tmp[17]_carry__6_n_10 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [22]),
        .O(\loop[17].remd_tmp[18][23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][24]_i_1 
       (.I0(\cal_tmp[17]_carry__5_n_14 ),
        .I1(\cal_tmp[17]_carry__6_n_10 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [23]),
        .O(\loop[17].remd_tmp[18][24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][25]_i_1 
       (.I0(\cal_tmp[17]_carry__5_n_13 ),
        .I1(\cal_tmp[17]_carry__6_n_10 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [24]),
        .O(\loop[17].remd_tmp[18][25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][26]_i_1 
       (.I0(\cal_tmp[17]_carry__5_n_12 ),
        .I1(\cal_tmp[17]_carry__6_n_10 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [25]),
        .O(\loop[17].remd_tmp[18][26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][27]_i_1 
       (.I0(\cal_tmp[17]_carry__5_n_11 ),
        .I1(\cal_tmp[17]_carry__6_n_10 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [26]),
        .O(\loop[17].remd_tmp[18][27]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][2]_i_1 
       (.I0(\cal_tmp[17]_carry_n_12 ),
        .I1(\cal_tmp[17]_carry__6_n_10 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [1]),
        .O(\loop[17].remd_tmp[18][2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][3]_i_1 
       (.I0(\cal_tmp[17]_carry_n_11 ),
        .I1(\cal_tmp[17]_carry__6_n_10 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [2]),
        .O(\loop[17].remd_tmp[18][3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][4]_i_1 
       (.I0(\cal_tmp[17]_carry__0_n_14 ),
        .I1(\cal_tmp[17]_carry__6_n_10 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [3]),
        .O(\loop[17].remd_tmp[18][4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][5]_i_1 
       (.I0(\cal_tmp[17]_carry__0_n_13 ),
        .I1(\cal_tmp[17]_carry__6_n_10 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [4]),
        .O(\loop[17].remd_tmp[18][5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][6]_i_1 
       (.I0(\cal_tmp[17]_carry__0_n_12 ),
        .I1(\cal_tmp[17]_carry__6_n_10 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [5]),
        .O(\loop[17].remd_tmp[18][6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][7]_i_1 
       (.I0(\cal_tmp[17]_carry__0_n_11 ),
        .I1(\cal_tmp[17]_carry__6_n_10 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [6]),
        .O(\loop[17].remd_tmp[18][7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][8]_i_1 
       (.I0(\cal_tmp[17]_carry__1_n_14 ),
        .I1(\cal_tmp[17]_carry__6_n_10 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [7]),
        .O(\loop[17].remd_tmp[18][8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][9]_i_1 
       (.I0(\cal_tmp[17]_carry__1_n_13 ),
        .I1(\cal_tmp[17]_carry__6_n_10 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [8]),
        .O(\loop[17].remd_tmp[18][9]_i_1_n_7 ));
  FDRE \loop[17].remd_tmp_reg[18][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][0]_i_1_n_7 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [0]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][10]_i_1_n_7 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [10]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][11]_i_1_n_7 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [11]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][12]_i_1_n_7 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [12]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][13]_i_1_n_7 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [13]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][14]_i_1_n_7 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [14]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][15]_i_1_n_7 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [15]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][16]_i_1_n_7 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [16]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][17]_i_1_n_7 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [17]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][18]_i_1_n_7 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [18]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][19]_i_1_n_7 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [19]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][1]_i_1_n_7 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [1]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][20]_i_1_n_7 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [20]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][21]_i_1_n_7 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [21]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][22]_i_1_n_7 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [22]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][23]_i_1_n_7 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [23]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][24]_i_1_n_7 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [24]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][25]_i_1_n_7 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [25]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][26]_i_1_n_7 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [26]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][27]_i_1_n_7 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [27]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][2]_i_1_n_7 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [2]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][3]_i_1_n_7 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [3]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][4]_i_1_n_7 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [4]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][5]_i_1_n_7 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [5]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][6]_i_1_n_7 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [6]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][7]_i_1_n_7 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [7]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][8]_i_1_n_7 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [8]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][9]_i_1_n_7 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [9]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [0]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [0]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [10]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [10]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [11]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [11]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [12]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [12]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [13]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [13]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [14]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [14]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [15]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [15]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [1]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [1]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [2]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [2]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [3]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [3]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [4]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [4]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [5]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [5]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [6]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [6]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [7]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [7]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [8]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [8]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [9]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop[18].remd_tmp[19][0]_i_1 
       (.I0(\cal_tmp[18]_carry__6_n_10 ),
        .I1(\cal_tmp[18]_carry_n_14 ),
        .O(\loop[18].remd_tmp[19][0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][10]_i_1 
       (.I0(\cal_tmp[18]_carry__1_n_12 ),
        .I1(\cal_tmp[18]_carry__6_n_10 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [9]),
        .O(\loop[18].remd_tmp[19][10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][11]_i_1 
       (.I0(\cal_tmp[18]_carry__1_n_11 ),
        .I1(\cal_tmp[18]_carry__6_n_10 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [10]),
        .O(\loop[18].remd_tmp[19][11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][12]_i_1 
       (.I0(\cal_tmp[18]_carry__2_n_14 ),
        .I1(\cal_tmp[18]_carry__6_n_10 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [11]),
        .O(\loop[18].remd_tmp[19][12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][13]_i_1 
       (.I0(\cal_tmp[18]_carry__2_n_13 ),
        .I1(\cal_tmp[18]_carry__6_n_10 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [12]),
        .O(\loop[18].remd_tmp[19][13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][14]_i_1 
       (.I0(\cal_tmp[18]_carry__2_n_12 ),
        .I1(\cal_tmp[18]_carry__6_n_10 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [13]),
        .O(\loop[18].remd_tmp[19][14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][15]_i_1 
       (.I0(\cal_tmp[18]_carry__2_n_11 ),
        .I1(\cal_tmp[18]_carry__6_n_10 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [14]),
        .O(\loop[18].remd_tmp[19][15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][16]_i_1 
       (.I0(\cal_tmp[18]_carry__3_n_14 ),
        .I1(\cal_tmp[18]_carry__6_n_10 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [15]),
        .O(\loop[18].remd_tmp[19][16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][17]_i_1 
       (.I0(\cal_tmp[18]_carry__3_n_13 ),
        .I1(\cal_tmp[18]_carry__6_n_10 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [16]),
        .O(\loop[18].remd_tmp[19][17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][18]_i_1 
       (.I0(\cal_tmp[18]_carry__3_n_12 ),
        .I1(\cal_tmp[18]_carry__6_n_10 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [17]),
        .O(\loop[18].remd_tmp[19][18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][19]_i_1 
       (.I0(\cal_tmp[18]_carry__3_n_11 ),
        .I1(\cal_tmp[18]_carry__6_n_10 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [18]),
        .O(\loop[18].remd_tmp[19][19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][1]_i_1 
       (.I0(\cal_tmp[18]_carry_n_13 ),
        .I1(\cal_tmp[18]_carry__6_n_10 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [0]),
        .O(\loop[18].remd_tmp[19][1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][20]_i_1 
       (.I0(\cal_tmp[18]_carry__4_n_14 ),
        .I1(\cal_tmp[18]_carry__6_n_10 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [19]),
        .O(\loop[18].remd_tmp[19][20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][21]_i_1 
       (.I0(\cal_tmp[18]_carry__4_n_13 ),
        .I1(\cal_tmp[18]_carry__6_n_10 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [20]),
        .O(\loop[18].remd_tmp[19][21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][22]_i_1 
       (.I0(\cal_tmp[18]_carry__4_n_12 ),
        .I1(\cal_tmp[18]_carry__6_n_10 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [21]),
        .O(\loop[18].remd_tmp[19][22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][23]_i_1 
       (.I0(\cal_tmp[18]_carry__4_n_11 ),
        .I1(\cal_tmp[18]_carry__6_n_10 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [22]),
        .O(\loop[18].remd_tmp[19][23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][24]_i_1 
       (.I0(\cal_tmp[18]_carry__5_n_14 ),
        .I1(\cal_tmp[18]_carry__6_n_10 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [23]),
        .O(\loop[18].remd_tmp[19][24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][25]_i_1 
       (.I0(\cal_tmp[18]_carry__5_n_13 ),
        .I1(\cal_tmp[18]_carry__6_n_10 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [24]),
        .O(\loop[18].remd_tmp[19][25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][26]_i_1 
       (.I0(\cal_tmp[18]_carry__5_n_12 ),
        .I1(\cal_tmp[18]_carry__6_n_10 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [25]),
        .O(\loop[18].remd_tmp[19][26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][27]_i_1 
       (.I0(\cal_tmp[18]_carry__5_n_11 ),
        .I1(\cal_tmp[18]_carry__6_n_10 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [26]),
        .O(\loop[18].remd_tmp[19][27]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][2]_i_1 
       (.I0(\cal_tmp[18]_carry_n_12 ),
        .I1(\cal_tmp[18]_carry__6_n_10 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [1]),
        .O(\loop[18].remd_tmp[19][2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][3]_i_1 
       (.I0(\cal_tmp[18]_carry_n_11 ),
        .I1(\cal_tmp[18]_carry__6_n_10 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [2]),
        .O(\loop[18].remd_tmp[19][3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][4]_i_1 
       (.I0(\cal_tmp[18]_carry__0_n_14 ),
        .I1(\cal_tmp[18]_carry__6_n_10 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [3]),
        .O(\loop[18].remd_tmp[19][4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][5]_i_1 
       (.I0(\cal_tmp[18]_carry__0_n_13 ),
        .I1(\cal_tmp[18]_carry__6_n_10 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [4]),
        .O(\loop[18].remd_tmp[19][5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][6]_i_1 
       (.I0(\cal_tmp[18]_carry__0_n_12 ),
        .I1(\cal_tmp[18]_carry__6_n_10 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [5]),
        .O(\loop[18].remd_tmp[19][6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][7]_i_1 
       (.I0(\cal_tmp[18]_carry__0_n_11 ),
        .I1(\cal_tmp[18]_carry__6_n_10 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [6]),
        .O(\loop[18].remd_tmp[19][7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][8]_i_1 
       (.I0(\cal_tmp[18]_carry__1_n_14 ),
        .I1(\cal_tmp[18]_carry__6_n_10 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [7]),
        .O(\loop[18].remd_tmp[19][8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][9]_i_1 
       (.I0(\cal_tmp[18]_carry__1_n_13 ),
        .I1(\cal_tmp[18]_carry__6_n_10 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [8]),
        .O(\loop[18].remd_tmp[19][9]_i_1_n_7 ));
  FDRE \loop[18].remd_tmp_reg[19][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][0]_i_1_n_7 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [0]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][10]_i_1_n_7 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [10]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][11]_i_1_n_7 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [11]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][12]_i_1_n_7 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [12]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][13]_i_1_n_7 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [13]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][14]_i_1_n_7 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [14]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][15]_i_1_n_7 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [15]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][16]_i_1_n_7 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [16]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][17]_i_1_n_7 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [17]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][18]_i_1_n_7 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [18]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][19]_i_1_n_7 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [19]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][1]_i_1_n_7 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [1]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][20]_i_1_n_7 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [20]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][21]_i_1_n_7 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [21]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][22]_i_1_n_7 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [22]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][23]_i_1_n_7 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [23]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][24]_i_1_n_7 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [24]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][25]_i_1_n_7 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [25]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][26]_i_1_n_7 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [26]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][27]_i_1_n_7 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [27]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][2]_i_1_n_7 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [2]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][3]_i_1_n_7 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [3]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][4]_i_1_n_7 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [4]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][5]_i_1_n_7 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [5]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][6]_i_1_n_7 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [6]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][7]_i_1_n_7 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [7]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][8]_i_1_n_7 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [8]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][9]_i_1_n_7 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [9]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [0]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [0]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [10]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [10]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [11]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [11]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [12]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [12]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [13]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [13]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [14]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [14]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [15]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [15]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [1]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [1]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [2]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [2]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [3]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [3]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [4]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [4]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [5]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [5]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [6]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [6]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [7]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [7]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [8]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [8]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [9]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop[19].remd_tmp[20][0]_i_1 
       (.I0(\cal_tmp[19]_carry__6_n_10 ),
        .I1(\cal_tmp[19]_carry_n_14 ),
        .O(\loop[19].remd_tmp[20][0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][10]_i_1 
       (.I0(\cal_tmp[19]_carry__1_n_12 ),
        .I1(\cal_tmp[19]_carry__6_n_10 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [9]),
        .O(\loop[19].remd_tmp[20][10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][11]_i_1 
       (.I0(\cal_tmp[19]_carry__1_n_11 ),
        .I1(\cal_tmp[19]_carry__6_n_10 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [10]),
        .O(\loop[19].remd_tmp[20][11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][12]_i_1 
       (.I0(\cal_tmp[19]_carry__2_n_14 ),
        .I1(\cal_tmp[19]_carry__6_n_10 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [11]),
        .O(\loop[19].remd_tmp[20][12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][13]_i_1 
       (.I0(\cal_tmp[19]_carry__2_n_13 ),
        .I1(\cal_tmp[19]_carry__6_n_10 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [12]),
        .O(\loop[19].remd_tmp[20][13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][14]_i_1 
       (.I0(\cal_tmp[19]_carry__2_n_12 ),
        .I1(\cal_tmp[19]_carry__6_n_10 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [13]),
        .O(\loop[19].remd_tmp[20][14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][15]_i_1 
       (.I0(\cal_tmp[19]_carry__2_n_11 ),
        .I1(\cal_tmp[19]_carry__6_n_10 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [14]),
        .O(\loop[19].remd_tmp[20][15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][16]_i_1 
       (.I0(\cal_tmp[19]_carry__3_n_14 ),
        .I1(\cal_tmp[19]_carry__6_n_10 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [15]),
        .O(\loop[19].remd_tmp[20][16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][17]_i_1 
       (.I0(\cal_tmp[19]_carry__3_n_13 ),
        .I1(\cal_tmp[19]_carry__6_n_10 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [16]),
        .O(\loop[19].remd_tmp[20][17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][18]_i_1 
       (.I0(\cal_tmp[19]_carry__3_n_12 ),
        .I1(\cal_tmp[19]_carry__6_n_10 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [17]),
        .O(\loop[19].remd_tmp[20][18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][19]_i_1 
       (.I0(\cal_tmp[19]_carry__3_n_11 ),
        .I1(\cal_tmp[19]_carry__6_n_10 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [18]),
        .O(\loop[19].remd_tmp[20][19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][1]_i_1 
       (.I0(\cal_tmp[19]_carry_n_13 ),
        .I1(\cal_tmp[19]_carry__6_n_10 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [0]),
        .O(\loop[19].remd_tmp[20][1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][20]_i_1 
       (.I0(\cal_tmp[19]_carry__4_n_14 ),
        .I1(\cal_tmp[19]_carry__6_n_10 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [19]),
        .O(\loop[19].remd_tmp[20][20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][21]_i_1 
       (.I0(\cal_tmp[19]_carry__4_n_13 ),
        .I1(\cal_tmp[19]_carry__6_n_10 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [20]),
        .O(\loop[19].remd_tmp[20][21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][22]_i_1 
       (.I0(\cal_tmp[19]_carry__4_n_12 ),
        .I1(\cal_tmp[19]_carry__6_n_10 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [21]),
        .O(\loop[19].remd_tmp[20][22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][23]_i_1 
       (.I0(\cal_tmp[19]_carry__4_n_11 ),
        .I1(\cal_tmp[19]_carry__6_n_10 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [22]),
        .O(\loop[19].remd_tmp[20][23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][24]_i_1 
       (.I0(\cal_tmp[19]_carry__5_n_14 ),
        .I1(\cal_tmp[19]_carry__6_n_10 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [23]),
        .O(\loop[19].remd_tmp[20][24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][25]_i_1 
       (.I0(\cal_tmp[19]_carry__5_n_13 ),
        .I1(\cal_tmp[19]_carry__6_n_10 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [24]),
        .O(\loop[19].remd_tmp[20][25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][26]_i_1 
       (.I0(\cal_tmp[19]_carry__5_n_12 ),
        .I1(\cal_tmp[19]_carry__6_n_10 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [25]),
        .O(\loop[19].remd_tmp[20][26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][27]_i_1 
       (.I0(\cal_tmp[19]_carry__5_n_11 ),
        .I1(\cal_tmp[19]_carry__6_n_10 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [26]),
        .O(\loop[19].remd_tmp[20][27]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][2]_i_1 
       (.I0(\cal_tmp[19]_carry_n_12 ),
        .I1(\cal_tmp[19]_carry__6_n_10 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [1]),
        .O(\loop[19].remd_tmp[20][2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][3]_i_1 
       (.I0(\cal_tmp[19]_carry_n_11 ),
        .I1(\cal_tmp[19]_carry__6_n_10 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [2]),
        .O(\loop[19].remd_tmp[20][3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][4]_i_1 
       (.I0(\cal_tmp[19]_carry__0_n_14 ),
        .I1(\cal_tmp[19]_carry__6_n_10 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [3]),
        .O(\loop[19].remd_tmp[20][4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][5]_i_1 
       (.I0(\cal_tmp[19]_carry__0_n_13 ),
        .I1(\cal_tmp[19]_carry__6_n_10 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [4]),
        .O(\loop[19].remd_tmp[20][5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][6]_i_1 
       (.I0(\cal_tmp[19]_carry__0_n_12 ),
        .I1(\cal_tmp[19]_carry__6_n_10 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [5]),
        .O(\loop[19].remd_tmp[20][6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][7]_i_1 
       (.I0(\cal_tmp[19]_carry__0_n_11 ),
        .I1(\cal_tmp[19]_carry__6_n_10 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [6]),
        .O(\loop[19].remd_tmp[20][7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][8]_i_1 
       (.I0(\cal_tmp[19]_carry__1_n_14 ),
        .I1(\cal_tmp[19]_carry__6_n_10 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [7]),
        .O(\loop[19].remd_tmp[20][8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][9]_i_1 
       (.I0(\cal_tmp[19]_carry__1_n_13 ),
        .I1(\cal_tmp[19]_carry__6_n_10 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [8]),
        .O(\loop[19].remd_tmp[20][9]_i_1_n_7 ));
  FDRE \loop[19].remd_tmp_reg[20][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][0]_i_1_n_7 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [0]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][10]_i_1_n_7 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [10]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][11]_i_1_n_7 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [11]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][12]_i_1_n_7 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [12]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][13]_i_1_n_7 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [13]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][14]_i_1_n_7 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [14]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][15]_i_1_n_7 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [15]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][16]_i_1_n_7 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [16]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][17]_i_1_n_7 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [17]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][18]_i_1_n_7 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [18]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][19]_i_1_n_7 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [19]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][1]_i_1_n_7 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [1]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][20]_i_1_n_7 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [20]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][21]_i_1_n_7 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [21]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][22]_i_1_n_7 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [22]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][23]_i_1_n_7 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [23]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][24]_i_1_n_7 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [24]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][25]_i_1_n_7 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [25]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][26]_i_1_n_7 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [26]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][27]_i_1_n_7 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [27]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][2]_i_1_n_7 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [2]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][3]_i_1_n_7 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [3]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][4]_i_1_n_7 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [4]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][5]_i_1_n_7 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [5]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][6]_i_1_n_7 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [6]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][7]_i_1_n_7 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [7]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][8]_i_1_n_7 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [8]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][9]_i_1_n_7 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[1].dividend_tmp_reg[2] " *) 
  (* srl_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[1].dividend_tmp_reg[2][27]_srl4 " *) 
  SRL16E \loop[1].dividend_tmp_reg[2][27]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_fu_611_p0[12]),
        .Q(\loop[1].dividend_tmp_reg[2][27]_srl4_n_7 ));
  FDRE \loop[1].dividend_tmp_reg[2][28]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].dividend_tmp_reg[1][27]_srl3_n_7 ),
        .Q(\loop[1].dividend_tmp_reg[2][28]__0_n_7 ),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [0]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [0]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [10]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [10]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [11]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [11]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [12]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [12]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [13]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [13]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [14]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [14]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [15]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [15]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [1]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [1]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [2]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [2]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [3]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [3]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [4]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [4]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [5]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [5]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [6]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [6]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [7]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [7]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [8]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [8]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [9]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][0]_i_1 
       (.I0(\loop[0].dividend_tmp_reg[1][28]__0_n_7 ),
        .I1(\cal_tmp[1]_61 ),
        .I2(\cal_tmp[1]_carry_n_14 ),
        .O(\loop[1].remd_tmp[2][0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][10]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [9]),
        .I1(\cal_tmp[1]_61 ),
        .I2(\cal_tmp[1]_carry__1_n_12 ),
        .O(\loop[1].remd_tmp[2][10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][11]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [10]),
        .I1(\cal_tmp[1]_61 ),
        .I2(\cal_tmp[1]_carry__1_n_11 ),
        .O(\loop[1].remd_tmp[2][11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][12]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [11]),
        .I1(\cal_tmp[1]_61 ),
        .I2(\cal_tmp[1]_carry__2_n_14 ),
        .O(\loop[1].remd_tmp[2][12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][13]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [12]),
        .I1(\cal_tmp[1]_61 ),
        .I2(\cal_tmp[1]_carry__2_n_13 ),
        .O(\loop[1].remd_tmp[2][13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][14]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [13]),
        .I1(\cal_tmp[1]_61 ),
        .I2(\cal_tmp[1]_carry__2_n_12 ),
        .O(\loop[1].remd_tmp[2][14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][15]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [14]),
        .I1(\cal_tmp[1]_61 ),
        .I2(\cal_tmp[1]_carry__2_n_11 ),
        .O(\loop[1].remd_tmp[2][15]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][16]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [15]),
        .I1(\cal_tmp[1]_61 ),
        .I2(\cal_tmp[1]_carry__3_n_14 ),
        .O(\loop[1].remd_tmp[2][16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][1]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [0]),
        .I1(\cal_tmp[1]_61 ),
        .I2(\cal_tmp[1]_carry_n_13 ),
        .O(\loop[1].remd_tmp[2][1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][2]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [1]),
        .I1(\cal_tmp[1]_61 ),
        .I2(\cal_tmp[1]_carry_n_12 ),
        .O(\loop[1].remd_tmp[2][2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][3]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [2]),
        .I1(\cal_tmp[1]_61 ),
        .I2(\cal_tmp[1]_carry_n_11 ),
        .O(\loop[1].remd_tmp[2][3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][4]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [3]),
        .I1(\cal_tmp[1]_61 ),
        .I2(\cal_tmp[1]_carry__0_n_14 ),
        .O(\loop[1].remd_tmp[2][4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][5]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [4]),
        .I1(\cal_tmp[1]_61 ),
        .I2(\cal_tmp[1]_carry__0_n_13 ),
        .O(\loop[1].remd_tmp[2][5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][6]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [5]),
        .I1(\cal_tmp[1]_61 ),
        .I2(\cal_tmp[1]_carry__0_n_12 ),
        .O(\loop[1].remd_tmp[2][6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][7]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [6]),
        .I1(\cal_tmp[1]_61 ),
        .I2(\cal_tmp[1]_carry__0_n_11 ),
        .O(\loop[1].remd_tmp[2][7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][8]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [7]),
        .I1(\cal_tmp[1]_61 ),
        .I2(\cal_tmp[1]_carry__1_n_14 ),
        .O(\loop[1].remd_tmp[2][8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][9]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [8]),
        .I1(\cal_tmp[1]_61 ),
        .I2(\cal_tmp[1]_carry__1_n_13 ),
        .O(\loop[1].remd_tmp[2][9]_i_1_n_7 ));
  FDRE \loop[1].remd_tmp_reg[2][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][0]_i_1_n_7 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [0]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][10]_i_1_n_7 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [10]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][11]_i_1_n_7 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [11]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][12]_i_1_n_7 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [12]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][13]_i_1_n_7 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [13]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][14]_i_1_n_7 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [14]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][15]_i_1_n_7 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [15]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][16]_i_1_n_7 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [16]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][1]_i_1_n_7 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [1]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][2]_i_1_n_7 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [2]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][3]_i_1_n_7 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [3]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][4]_i_1_n_7 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [4]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][5]_i_1_n_7 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [5]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][6]_i_1_n_7 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [6]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][7]_i_1_n_7 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [7]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][8]_i_1_n_7 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [8]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][9]_i_1_n_7 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [9]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [0]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [0]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [10]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [10]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [11]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [11]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [12]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [12]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [13]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [13]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [14]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [14]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [15]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [15]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [1]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [1]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [2]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [2]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [3]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [3]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [4]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [4]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [5]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [5]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [6]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [6]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [7]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [7]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [8]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [8]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [9]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop[20].remd_tmp[21][0]_i_1 
       (.I0(\cal_tmp[20]_carry__6_n_10 ),
        .I1(\cal_tmp[20]_carry_n_14 ),
        .O(\loop[20].remd_tmp[21][0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][10]_i_1 
       (.I0(\cal_tmp[20]_carry__1_n_12 ),
        .I1(\cal_tmp[20]_carry__6_n_10 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [9]),
        .O(\loop[20].remd_tmp[21][10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][11]_i_1 
       (.I0(\cal_tmp[20]_carry__1_n_11 ),
        .I1(\cal_tmp[20]_carry__6_n_10 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [10]),
        .O(\loop[20].remd_tmp[21][11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][12]_i_1 
       (.I0(\cal_tmp[20]_carry__2_n_14 ),
        .I1(\cal_tmp[20]_carry__6_n_10 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [11]),
        .O(\loop[20].remd_tmp[21][12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][13]_i_1 
       (.I0(\cal_tmp[20]_carry__2_n_13 ),
        .I1(\cal_tmp[20]_carry__6_n_10 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [12]),
        .O(\loop[20].remd_tmp[21][13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][14]_i_1 
       (.I0(\cal_tmp[20]_carry__2_n_12 ),
        .I1(\cal_tmp[20]_carry__6_n_10 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [13]),
        .O(\loop[20].remd_tmp[21][14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][15]_i_1 
       (.I0(\cal_tmp[20]_carry__2_n_11 ),
        .I1(\cal_tmp[20]_carry__6_n_10 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [14]),
        .O(\loop[20].remd_tmp[21][15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][16]_i_1 
       (.I0(\cal_tmp[20]_carry__3_n_14 ),
        .I1(\cal_tmp[20]_carry__6_n_10 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [15]),
        .O(\loop[20].remd_tmp[21][16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][17]_i_1 
       (.I0(\cal_tmp[20]_carry__3_n_13 ),
        .I1(\cal_tmp[20]_carry__6_n_10 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [16]),
        .O(\loop[20].remd_tmp[21][17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][18]_i_1 
       (.I0(\cal_tmp[20]_carry__3_n_12 ),
        .I1(\cal_tmp[20]_carry__6_n_10 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [17]),
        .O(\loop[20].remd_tmp[21][18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][19]_i_1 
       (.I0(\cal_tmp[20]_carry__3_n_11 ),
        .I1(\cal_tmp[20]_carry__6_n_10 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [18]),
        .O(\loop[20].remd_tmp[21][19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][1]_i_1 
       (.I0(\cal_tmp[20]_carry_n_13 ),
        .I1(\cal_tmp[20]_carry__6_n_10 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [0]),
        .O(\loop[20].remd_tmp[21][1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][20]_i_1 
       (.I0(\cal_tmp[20]_carry__4_n_14 ),
        .I1(\cal_tmp[20]_carry__6_n_10 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [19]),
        .O(\loop[20].remd_tmp[21][20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][21]_i_1 
       (.I0(\cal_tmp[20]_carry__4_n_13 ),
        .I1(\cal_tmp[20]_carry__6_n_10 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [20]),
        .O(\loop[20].remd_tmp[21][21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][22]_i_1 
       (.I0(\cal_tmp[20]_carry__4_n_12 ),
        .I1(\cal_tmp[20]_carry__6_n_10 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [21]),
        .O(\loop[20].remd_tmp[21][22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][23]_i_1 
       (.I0(\cal_tmp[20]_carry__4_n_11 ),
        .I1(\cal_tmp[20]_carry__6_n_10 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [22]),
        .O(\loop[20].remd_tmp[21][23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][24]_i_1 
       (.I0(\cal_tmp[20]_carry__5_n_14 ),
        .I1(\cal_tmp[20]_carry__6_n_10 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [23]),
        .O(\loop[20].remd_tmp[21][24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][25]_i_1 
       (.I0(\cal_tmp[20]_carry__5_n_13 ),
        .I1(\cal_tmp[20]_carry__6_n_10 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [24]),
        .O(\loop[20].remd_tmp[21][25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][26]_i_1 
       (.I0(\cal_tmp[20]_carry__5_n_12 ),
        .I1(\cal_tmp[20]_carry__6_n_10 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [25]),
        .O(\loop[20].remd_tmp[21][26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][27]_i_1 
       (.I0(\cal_tmp[20]_carry__5_n_11 ),
        .I1(\cal_tmp[20]_carry__6_n_10 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [26]),
        .O(\loop[20].remd_tmp[21][27]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][2]_i_1 
       (.I0(\cal_tmp[20]_carry_n_12 ),
        .I1(\cal_tmp[20]_carry__6_n_10 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [1]),
        .O(\loop[20].remd_tmp[21][2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][3]_i_1 
       (.I0(\cal_tmp[20]_carry_n_11 ),
        .I1(\cal_tmp[20]_carry__6_n_10 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [2]),
        .O(\loop[20].remd_tmp[21][3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][4]_i_1 
       (.I0(\cal_tmp[20]_carry__0_n_14 ),
        .I1(\cal_tmp[20]_carry__6_n_10 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [3]),
        .O(\loop[20].remd_tmp[21][4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][5]_i_1 
       (.I0(\cal_tmp[20]_carry__0_n_13 ),
        .I1(\cal_tmp[20]_carry__6_n_10 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [4]),
        .O(\loop[20].remd_tmp[21][5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][6]_i_1 
       (.I0(\cal_tmp[20]_carry__0_n_12 ),
        .I1(\cal_tmp[20]_carry__6_n_10 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [5]),
        .O(\loop[20].remd_tmp[21][6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][7]_i_1 
       (.I0(\cal_tmp[20]_carry__0_n_11 ),
        .I1(\cal_tmp[20]_carry__6_n_10 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [6]),
        .O(\loop[20].remd_tmp[21][7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][8]_i_1 
       (.I0(\cal_tmp[20]_carry__1_n_14 ),
        .I1(\cal_tmp[20]_carry__6_n_10 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [7]),
        .O(\loop[20].remd_tmp[21][8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][9]_i_1 
       (.I0(\cal_tmp[20]_carry__1_n_13 ),
        .I1(\cal_tmp[20]_carry__6_n_10 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [8]),
        .O(\loop[20].remd_tmp[21][9]_i_1_n_7 ));
  FDRE \loop[20].remd_tmp_reg[21][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][0]_i_1_n_7 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [0]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][10]_i_1_n_7 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [10]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][11]_i_1_n_7 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [11]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][12]_i_1_n_7 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [12]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][13]_i_1_n_7 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [13]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][14]_i_1_n_7 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [14]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][15]_i_1_n_7 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [15]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][16]_i_1_n_7 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [16]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][17]_i_1_n_7 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [17]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][18]_i_1_n_7 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [18]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][19]_i_1_n_7 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [19]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][1]_i_1_n_7 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [1]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][20]_i_1_n_7 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [20]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][21]_i_1_n_7 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [21]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][22]_i_1_n_7 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [22]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][23]_i_1_n_7 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [23]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][24]_i_1_n_7 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [24]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][25]_i_1_n_7 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [25]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][26]_i_1_n_7 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [26]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][27]_i_1_n_7 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [27]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][2]_i_1_n_7 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [2]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][3]_i_1_n_7 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [3]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][4]_i_1_n_7 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [4]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][5]_i_1_n_7 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [5]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][6]_i_1_n_7 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [6]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][7]_i_1_n_7 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [7]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][8]_i_1_n_7 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [8]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][9]_i_1_n_7 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [9]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [0]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [0]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [10]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [10]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [11]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [11]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [12]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [12]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [13]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [13]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [14]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [14]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [15]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [15]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [1]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [1]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [2]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [2]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [3]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [3]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [4]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [4]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [5]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [5]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [6]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [6]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [7]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [7]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [8]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [8]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [9]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop[21].remd_tmp[22][0]_i_1 
       (.I0(\cal_tmp[21]_carry__6_n_10 ),
        .I1(\cal_tmp[21]_carry_n_14 ),
        .O(\loop[21].remd_tmp[22][0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][10]_i_1 
       (.I0(\cal_tmp[21]_carry__1_n_12 ),
        .I1(\cal_tmp[21]_carry__6_n_10 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [9]),
        .O(\loop[21].remd_tmp[22][10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][11]_i_1 
       (.I0(\cal_tmp[21]_carry__1_n_11 ),
        .I1(\cal_tmp[21]_carry__6_n_10 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [10]),
        .O(\loop[21].remd_tmp[22][11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][12]_i_1 
       (.I0(\cal_tmp[21]_carry__2_n_14 ),
        .I1(\cal_tmp[21]_carry__6_n_10 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [11]),
        .O(\loop[21].remd_tmp[22][12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][13]_i_1 
       (.I0(\cal_tmp[21]_carry__2_n_13 ),
        .I1(\cal_tmp[21]_carry__6_n_10 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [12]),
        .O(\loop[21].remd_tmp[22][13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][14]_i_1 
       (.I0(\cal_tmp[21]_carry__2_n_12 ),
        .I1(\cal_tmp[21]_carry__6_n_10 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [13]),
        .O(\loop[21].remd_tmp[22][14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][15]_i_1 
       (.I0(\cal_tmp[21]_carry__2_n_11 ),
        .I1(\cal_tmp[21]_carry__6_n_10 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [14]),
        .O(\loop[21].remd_tmp[22][15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][16]_i_1 
       (.I0(\cal_tmp[21]_carry__3_n_14 ),
        .I1(\cal_tmp[21]_carry__6_n_10 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [15]),
        .O(\loop[21].remd_tmp[22][16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][17]_i_1 
       (.I0(\cal_tmp[21]_carry__3_n_13 ),
        .I1(\cal_tmp[21]_carry__6_n_10 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [16]),
        .O(\loop[21].remd_tmp[22][17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][18]_i_1 
       (.I0(\cal_tmp[21]_carry__3_n_12 ),
        .I1(\cal_tmp[21]_carry__6_n_10 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [17]),
        .O(\loop[21].remd_tmp[22][18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][19]_i_1 
       (.I0(\cal_tmp[21]_carry__3_n_11 ),
        .I1(\cal_tmp[21]_carry__6_n_10 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [18]),
        .O(\loop[21].remd_tmp[22][19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][1]_i_1 
       (.I0(\cal_tmp[21]_carry_n_13 ),
        .I1(\cal_tmp[21]_carry__6_n_10 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [0]),
        .O(\loop[21].remd_tmp[22][1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][20]_i_1 
       (.I0(\cal_tmp[21]_carry__4_n_14 ),
        .I1(\cal_tmp[21]_carry__6_n_10 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [19]),
        .O(\loop[21].remd_tmp[22][20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][21]_i_1 
       (.I0(\cal_tmp[21]_carry__4_n_13 ),
        .I1(\cal_tmp[21]_carry__6_n_10 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [20]),
        .O(\loop[21].remd_tmp[22][21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][22]_i_1 
       (.I0(\cal_tmp[21]_carry__4_n_12 ),
        .I1(\cal_tmp[21]_carry__6_n_10 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [21]),
        .O(\loop[21].remd_tmp[22][22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][23]_i_1 
       (.I0(\cal_tmp[21]_carry__4_n_11 ),
        .I1(\cal_tmp[21]_carry__6_n_10 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [22]),
        .O(\loop[21].remd_tmp[22][23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][24]_i_1 
       (.I0(\cal_tmp[21]_carry__5_n_14 ),
        .I1(\cal_tmp[21]_carry__6_n_10 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [23]),
        .O(\loop[21].remd_tmp[22][24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][25]_i_1 
       (.I0(\cal_tmp[21]_carry__5_n_13 ),
        .I1(\cal_tmp[21]_carry__6_n_10 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [24]),
        .O(\loop[21].remd_tmp[22][25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][26]_i_1 
       (.I0(\cal_tmp[21]_carry__5_n_12 ),
        .I1(\cal_tmp[21]_carry__6_n_10 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [25]),
        .O(\loop[21].remd_tmp[22][26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][27]_i_1 
       (.I0(\cal_tmp[21]_carry__5_n_11 ),
        .I1(\cal_tmp[21]_carry__6_n_10 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [26]),
        .O(\loop[21].remd_tmp[22][27]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][2]_i_1 
       (.I0(\cal_tmp[21]_carry_n_12 ),
        .I1(\cal_tmp[21]_carry__6_n_10 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [1]),
        .O(\loop[21].remd_tmp[22][2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][3]_i_1 
       (.I0(\cal_tmp[21]_carry_n_11 ),
        .I1(\cal_tmp[21]_carry__6_n_10 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [2]),
        .O(\loop[21].remd_tmp[22][3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][4]_i_1 
       (.I0(\cal_tmp[21]_carry__0_n_14 ),
        .I1(\cal_tmp[21]_carry__6_n_10 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [3]),
        .O(\loop[21].remd_tmp[22][4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][5]_i_1 
       (.I0(\cal_tmp[21]_carry__0_n_13 ),
        .I1(\cal_tmp[21]_carry__6_n_10 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [4]),
        .O(\loop[21].remd_tmp[22][5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][6]_i_1 
       (.I0(\cal_tmp[21]_carry__0_n_12 ),
        .I1(\cal_tmp[21]_carry__6_n_10 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [5]),
        .O(\loop[21].remd_tmp[22][6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][7]_i_1 
       (.I0(\cal_tmp[21]_carry__0_n_11 ),
        .I1(\cal_tmp[21]_carry__6_n_10 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [6]),
        .O(\loop[21].remd_tmp[22][7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][8]_i_1 
       (.I0(\cal_tmp[21]_carry__1_n_14 ),
        .I1(\cal_tmp[21]_carry__6_n_10 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [7]),
        .O(\loop[21].remd_tmp[22][8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][9]_i_1 
       (.I0(\cal_tmp[21]_carry__1_n_13 ),
        .I1(\cal_tmp[21]_carry__6_n_10 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [8]),
        .O(\loop[21].remd_tmp[22][9]_i_1_n_7 ));
  FDRE \loop[21].remd_tmp_reg[22][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][0]_i_1_n_7 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [0]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][10]_i_1_n_7 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [10]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][11]_i_1_n_7 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [11]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][12]_i_1_n_7 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [12]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][13]_i_1_n_7 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [13]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][14]_i_1_n_7 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [14]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][15]_i_1_n_7 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [15]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][16]_i_1_n_7 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [16]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][17]_i_1_n_7 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [17]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][18]_i_1_n_7 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [18]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][19]_i_1_n_7 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [19]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][1]_i_1_n_7 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [1]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][20]_i_1_n_7 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [20]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][21]_i_1_n_7 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [21]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][22]_i_1_n_7 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [22]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][23]_i_1_n_7 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [23]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][24]_i_1_n_7 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [24]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][25]_i_1_n_7 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [25]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][26]_i_1_n_7 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [26]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][27]_i_1_n_7 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [27]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][2]_i_1_n_7 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [2]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][3]_i_1_n_7 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [3]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][4]_i_1_n_7 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [4]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][5]_i_1_n_7 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [5]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][6]_i_1_n_7 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [6]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][7]_i_1_n_7 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [7]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][8]_i_1_n_7 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [8]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][9]_i_1_n_7 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [9]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [0]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [0]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [10]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [10]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [11]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [11]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [12]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [12]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [13]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [13]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [14]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [14]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [15]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [15]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [1]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [1]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [2]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [2]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [3]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [3]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [4]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [4]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [5]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [5]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [6]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [6]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [7]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [7]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [8]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [8]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [9]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop[22].remd_tmp[23][0]_i_1 
       (.I0(\cal_tmp[22]_carry__6_n_10 ),
        .I1(\cal_tmp[22]_carry_n_14 ),
        .O(\loop[22].remd_tmp[23][0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][10]_i_1 
       (.I0(\cal_tmp[22]_carry__1_n_12 ),
        .I1(\cal_tmp[22]_carry__6_n_10 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [9]),
        .O(\loop[22].remd_tmp[23][10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][11]_i_1 
       (.I0(\cal_tmp[22]_carry__1_n_11 ),
        .I1(\cal_tmp[22]_carry__6_n_10 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [10]),
        .O(\loop[22].remd_tmp[23][11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][12]_i_1 
       (.I0(\cal_tmp[22]_carry__2_n_14 ),
        .I1(\cal_tmp[22]_carry__6_n_10 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [11]),
        .O(\loop[22].remd_tmp[23][12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][13]_i_1 
       (.I0(\cal_tmp[22]_carry__2_n_13 ),
        .I1(\cal_tmp[22]_carry__6_n_10 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [12]),
        .O(\loop[22].remd_tmp[23][13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][14]_i_1 
       (.I0(\cal_tmp[22]_carry__2_n_12 ),
        .I1(\cal_tmp[22]_carry__6_n_10 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [13]),
        .O(\loop[22].remd_tmp[23][14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][15]_i_1 
       (.I0(\cal_tmp[22]_carry__2_n_11 ),
        .I1(\cal_tmp[22]_carry__6_n_10 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [14]),
        .O(\loop[22].remd_tmp[23][15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][16]_i_1 
       (.I0(\cal_tmp[22]_carry__3_n_14 ),
        .I1(\cal_tmp[22]_carry__6_n_10 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [15]),
        .O(\loop[22].remd_tmp[23][16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][17]_i_1 
       (.I0(\cal_tmp[22]_carry__3_n_13 ),
        .I1(\cal_tmp[22]_carry__6_n_10 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [16]),
        .O(\loop[22].remd_tmp[23][17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][18]_i_1 
       (.I0(\cal_tmp[22]_carry__3_n_12 ),
        .I1(\cal_tmp[22]_carry__6_n_10 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [17]),
        .O(\loop[22].remd_tmp[23][18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][19]_i_1 
       (.I0(\cal_tmp[22]_carry__3_n_11 ),
        .I1(\cal_tmp[22]_carry__6_n_10 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [18]),
        .O(\loop[22].remd_tmp[23][19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][1]_i_1 
       (.I0(\cal_tmp[22]_carry_n_13 ),
        .I1(\cal_tmp[22]_carry__6_n_10 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [0]),
        .O(\loop[22].remd_tmp[23][1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][20]_i_1 
       (.I0(\cal_tmp[22]_carry__4_n_14 ),
        .I1(\cal_tmp[22]_carry__6_n_10 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [19]),
        .O(\loop[22].remd_tmp[23][20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][21]_i_1 
       (.I0(\cal_tmp[22]_carry__4_n_13 ),
        .I1(\cal_tmp[22]_carry__6_n_10 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [20]),
        .O(\loop[22].remd_tmp[23][21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][22]_i_1 
       (.I0(\cal_tmp[22]_carry__4_n_12 ),
        .I1(\cal_tmp[22]_carry__6_n_10 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [21]),
        .O(\loop[22].remd_tmp[23][22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][23]_i_1 
       (.I0(\cal_tmp[22]_carry__4_n_11 ),
        .I1(\cal_tmp[22]_carry__6_n_10 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [22]),
        .O(\loop[22].remd_tmp[23][23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][24]_i_1 
       (.I0(\cal_tmp[22]_carry__5_n_14 ),
        .I1(\cal_tmp[22]_carry__6_n_10 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [23]),
        .O(\loop[22].remd_tmp[23][24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][25]_i_1 
       (.I0(\cal_tmp[22]_carry__5_n_13 ),
        .I1(\cal_tmp[22]_carry__6_n_10 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [24]),
        .O(\loop[22].remd_tmp[23][25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][26]_i_1 
       (.I0(\cal_tmp[22]_carry__5_n_12 ),
        .I1(\cal_tmp[22]_carry__6_n_10 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [25]),
        .O(\loop[22].remd_tmp[23][26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][27]_i_1 
       (.I0(\cal_tmp[22]_carry__5_n_11 ),
        .I1(\cal_tmp[22]_carry__6_n_10 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [26]),
        .O(\loop[22].remd_tmp[23][27]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][2]_i_1 
       (.I0(\cal_tmp[22]_carry_n_12 ),
        .I1(\cal_tmp[22]_carry__6_n_10 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [1]),
        .O(\loop[22].remd_tmp[23][2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][3]_i_1 
       (.I0(\cal_tmp[22]_carry_n_11 ),
        .I1(\cal_tmp[22]_carry__6_n_10 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [2]),
        .O(\loop[22].remd_tmp[23][3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][4]_i_1 
       (.I0(\cal_tmp[22]_carry__0_n_14 ),
        .I1(\cal_tmp[22]_carry__6_n_10 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [3]),
        .O(\loop[22].remd_tmp[23][4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][5]_i_1 
       (.I0(\cal_tmp[22]_carry__0_n_13 ),
        .I1(\cal_tmp[22]_carry__6_n_10 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [4]),
        .O(\loop[22].remd_tmp[23][5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][6]_i_1 
       (.I0(\cal_tmp[22]_carry__0_n_12 ),
        .I1(\cal_tmp[22]_carry__6_n_10 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [5]),
        .O(\loop[22].remd_tmp[23][6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][7]_i_1 
       (.I0(\cal_tmp[22]_carry__0_n_11 ),
        .I1(\cal_tmp[22]_carry__6_n_10 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [6]),
        .O(\loop[22].remd_tmp[23][7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][8]_i_1 
       (.I0(\cal_tmp[22]_carry__1_n_14 ),
        .I1(\cal_tmp[22]_carry__6_n_10 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [7]),
        .O(\loop[22].remd_tmp[23][8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][9]_i_1 
       (.I0(\cal_tmp[22]_carry__1_n_13 ),
        .I1(\cal_tmp[22]_carry__6_n_10 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [8]),
        .O(\loop[22].remd_tmp[23][9]_i_1_n_7 ));
  FDRE \loop[22].remd_tmp_reg[23][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][0]_i_1_n_7 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [0]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][10]_i_1_n_7 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [10]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][11]_i_1_n_7 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [11]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][12]_i_1_n_7 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [12]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][13]_i_1_n_7 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [13]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][14]_i_1_n_7 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [14]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][15]_i_1_n_7 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [15]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][16]_i_1_n_7 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [16]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][17]_i_1_n_7 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [17]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][18]_i_1_n_7 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [18]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][19]_i_1_n_7 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [19]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][1]_i_1_n_7 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [1]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][20]_i_1_n_7 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [20]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][21]_i_1_n_7 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [21]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][22]_i_1_n_7 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [22]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][23]_i_1_n_7 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [23]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][24]_i_1_n_7 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [24]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][25]_i_1_n_7 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [25]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][26]_i_1_n_7 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [26]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][27]_i_1_n_7 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [27]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][2]_i_1_n_7 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [2]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][3]_i_1_n_7 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [3]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][4]_i_1_n_7 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [4]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][5]_i_1_n_7 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [5]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][6]_i_1_n_7 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [6]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][7]_i_1_n_7 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [7]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][8]_i_1_n_7 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [8]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][9]_i_1_n_7 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [9]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].divisor_tmp_reg[23]_46 [0]),
        .Q(\loop[23].divisor_tmp_reg[24]_48 [0]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].divisor_tmp_reg[23]_46 [10]),
        .Q(\loop[23].divisor_tmp_reg[24]_48 [10]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].divisor_tmp_reg[23]_46 [11]),
        .Q(\loop[23].divisor_tmp_reg[24]_48 [11]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].divisor_tmp_reg[23]_46 [12]),
        .Q(\loop[23].divisor_tmp_reg[24]_48 [12]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].divisor_tmp_reg[23]_46 [13]),
        .Q(\loop[23].divisor_tmp_reg[24]_48 [13]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].divisor_tmp_reg[23]_46 [14]),
        .Q(\loop[23].divisor_tmp_reg[24]_48 [14]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].divisor_tmp_reg[23]_46 [15]),
        .Q(\loop[23].divisor_tmp_reg[24]_48 [15]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].divisor_tmp_reg[23]_46 [1]),
        .Q(\loop[23].divisor_tmp_reg[24]_48 [1]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].divisor_tmp_reg[23]_46 [2]),
        .Q(\loop[23].divisor_tmp_reg[24]_48 [2]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].divisor_tmp_reg[23]_46 [3]),
        .Q(\loop[23].divisor_tmp_reg[24]_48 [3]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].divisor_tmp_reg[23]_46 [4]),
        .Q(\loop[23].divisor_tmp_reg[24]_48 [4]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].divisor_tmp_reg[23]_46 [5]),
        .Q(\loop[23].divisor_tmp_reg[24]_48 [5]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].divisor_tmp_reg[23]_46 [6]),
        .Q(\loop[23].divisor_tmp_reg[24]_48 [6]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].divisor_tmp_reg[23]_46 [7]),
        .Q(\loop[23].divisor_tmp_reg[24]_48 [7]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].divisor_tmp_reg[23]_46 [8]),
        .Q(\loop[23].divisor_tmp_reg[24]_48 [8]),
        .R(1'b0));
  FDRE \loop[23].divisor_tmp_reg[24][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].divisor_tmp_reg[23]_46 [9]),
        .Q(\loop[23].divisor_tmp_reg[24]_48 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop[23].remd_tmp[24][0]_i_1 
       (.I0(\cal_tmp[23]_carry__6_n_10 ),
        .I1(\cal_tmp[23]_carry_n_14 ),
        .O(\loop[23].remd_tmp[24][0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][10]_i_1 
       (.I0(\cal_tmp[23]_carry__1_n_12 ),
        .I1(\cal_tmp[23]_carry__6_n_10 ),
        .I2(\loop[22].remd_tmp_reg[23]_47 [9]),
        .O(\loop[23].remd_tmp[24][10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][11]_i_1 
       (.I0(\cal_tmp[23]_carry__1_n_11 ),
        .I1(\cal_tmp[23]_carry__6_n_10 ),
        .I2(\loop[22].remd_tmp_reg[23]_47 [10]),
        .O(\loop[23].remd_tmp[24][11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][12]_i_1 
       (.I0(\cal_tmp[23]_carry__2_n_14 ),
        .I1(\cal_tmp[23]_carry__6_n_10 ),
        .I2(\loop[22].remd_tmp_reg[23]_47 [11]),
        .O(\loop[23].remd_tmp[24][12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][13]_i_1 
       (.I0(\cal_tmp[23]_carry__2_n_13 ),
        .I1(\cal_tmp[23]_carry__6_n_10 ),
        .I2(\loop[22].remd_tmp_reg[23]_47 [12]),
        .O(\loop[23].remd_tmp[24][13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][14]_i_1 
       (.I0(\cal_tmp[23]_carry__2_n_12 ),
        .I1(\cal_tmp[23]_carry__6_n_10 ),
        .I2(\loop[22].remd_tmp_reg[23]_47 [13]),
        .O(\loop[23].remd_tmp[24][14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][15]_i_1 
       (.I0(\cal_tmp[23]_carry__2_n_11 ),
        .I1(\cal_tmp[23]_carry__6_n_10 ),
        .I2(\loop[22].remd_tmp_reg[23]_47 [14]),
        .O(\loop[23].remd_tmp[24][15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][16]_i_1 
       (.I0(\cal_tmp[23]_carry__3_n_14 ),
        .I1(\cal_tmp[23]_carry__6_n_10 ),
        .I2(\loop[22].remd_tmp_reg[23]_47 [15]),
        .O(\loop[23].remd_tmp[24][16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][17]_i_1 
       (.I0(\cal_tmp[23]_carry__3_n_13 ),
        .I1(\cal_tmp[23]_carry__6_n_10 ),
        .I2(\loop[22].remd_tmp_reg[23]_47 [16]),
        .O(\loop[23].remd_tmp[24][17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][18]_i_1 
       (.I0(\cal_tmp[23]_carry__3_n_12 ),
        .I1(\cal_tmp[23]_carry__6_n_10 ),
        .I2(\loop[22].remd_tmp_reg[23]_47 [17]),
        .O(\loop[23].remd_tmp[24][18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][19]_i_1 
       (.I0(\cal_tmp[23]_carry__3_n_11 ),
        .I1(\cal_tmp[23]_carry__6_n_10 ),
        .I2(\loop[22].remd_tmp_reg[23]_47 [18]),
        .O(\loop[23].remd_tmp[24][19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][1]_i_1 
       (.I0(\cal_tmp[23]_carry_n_13 ),
        .I1(\cal_tmp[23]_carry__6_n_10 ),
        .I2(\loop[22].remd_tmp_reg[23]_47 [0]),
        .O(\loop[23].remd_tmp[24][1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][20]_i_1 
       (.I0(\cal_tmp[23]_carry__4_n_14 ),
        .I1(\cal_tmp[23]_carry__6_n_10 ),
        .I2(\loop[22].remd_tmp_reg[23]_47 [19]),
        .O(\loop[23].remd_tmp[24][20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][21]_i_1 
       (.I0(\cal_tmp[23]_carry__4_n_13 ),
        .I1(\cal_tmp[23]_carry__6_n_10 ),
        .I2(\loop[22].remd_tmp_reg[23]_47 [20]),
        .O(\loop[23].remd_tmp[24][21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][22]_i_1 
       (.I0(\cal_tmp[23]_carry__4_n_12 ),
        .I1(\cal_tmp[23]_carry__6_n_10 ),
        .I2(\loop[22].remd_tmp_reg[23]_47 [21]),
        .O(\loop[23].remd_tmp[24][22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][23]_i_1 
       (.I0(\cal_tmp[23]_carry__4_n_11 ),
        .I1(\cal_tmp[23]_carry__6_n_10 ),
        .I2(\loop[22].remd_tmp_reg[23]_47 [22]),
        .O(\loop[23].remd_tmp[24][23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][24]_i_1 
       (.I0(\cal_tmp[23]_carry__5_n_14 ),
        .I1(\cal_tmp[23]_carry__6_n_10 ),
        .I2(\loop[22].remd_tmp_reg[23]_47 [23]),
        .O(\loop[23].remd_tmp[24][24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][25]_i_1 
       (.I0(\cal_tmp[23]_carry__5_n_13 ),
        .I1(\cal_tmp[23]_carry__6_n_10 ),
        .I2(\loop[22].remd_tmp_reg[23]_47 [24]),
        .O(\loop[23].remd_tmp[24][25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][26]_i_1 
       (.I0(\cal_tmp[23]_carry__5_n_12 ),
        .I1(\cal_tmp[23]_carry__6_n_10 ),
        .I2(\loop[22].remd_tmp_reg[23]_47 [25]),
        .O(\loop[23].remd_tmp[24][26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][27]_i_1 
       (.I0(\cal_tmp[23]_carry__5_n_11 ),
        .I1(\cal_tmp[23]_carry__6_n_10 ),
        .I2(\loop[22].remd_tmp_reg[23]_47 [26]),
        .O(\loop[23].remd_tmp[24][27]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][2]_i_1 
       (.I0(\cal_tmp[23]_carry_n_12 ),
        .I1(\cal_tmp[23]_carry__6_n_10 ),
        .I2(\loop[22].remd_tmp_reg[23]_47 [1]),
        .O(\loop[23].remd_tmp[24][2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][3]_i_1 
       (.I0(\cal_tmp[23]_carry_n_11 ),
        .I1(\cal_tmp[23]_carry__6_n_10 ),
        .I2(\loop[22].remd_tmp_reg[23]_47 [2]),
        .O(\loop[23].remd_tmp[24][3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][4]_i_1 
       (.I0(\cal_tmp[23]_carry__0_n_14 ),
        .I1(\cal_tmp[23]_carry__6_n_10 ),
        .I2(\loop[22].remd_tmp_reg[23]_47 [3]),
        .O(\loop[23].remd_tmp[24][4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][5]_i_1 
       (.I0(\cal_tmp[23]_carry__0_n_13 ),
        .I1(\cal_tmp[23]_carry__6_n_10 ),
        .I2(\loop[22].remd_tmp_reg[23]_47 [4]),
        .O(\loop[23].remd_tmp[24][5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][6]_i_1 
       (.I0(\cal_tmp[23]_carry__0_n_12 ),
        .I1(\cal_tmp[23]_carry__6_n_10 ),
        .I2(\loop[22].remd_tmp_reg[23]_47 [5]),
        .O(\loop[23].remd_tmp[24][6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][7]_i_1 
       (.I0(\cal_tmp[23]_carry__0_n_11 ),
        .I1(\cal_tmp[23]_carry__6_n_10 ),
        .I2(\loop[22].remd_tmp_reg[23]_47 [6]),
        .O(\loop[23].remd_tmp[24][7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][8]_i_1 
       (.I0(\cal_tmp[23]_carry__1_n_14 ),
        .I1(\cal_tmp[23]_carry__6_n_10 ),
        .I2(\loop[22].remd_tmp_reg[23]_47 [7]),
        .O(\loop[23].remd_tmp[24][8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[23].remd_tmp[24][9]_i_1 
       (.I0(\cal_tmp[23]_carry__1_n_13 ),
        .I1(\cal_tmp[23]_carry__6_n_10 ),
        .I2(\loop[22].remd_tmp_reg[23]_47 [8]),
        .O(\loop[23].remd_tmp[24][9]_i_1_n_7 ));
  FDRE \loop[23].remd_tmp_reg[24][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].remd_tmp[24][0]_i_1_n_7 ),
        .Q(\loop[23].remd_tmp_reg[24]_49 [0]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].remd_tmp[24][10]_i_1_n_7 ),
        .Q(\loop[23].remd_tmp_reg[24]_49 [10]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].remd_tmp[24][11]_i_1_n_7 ),
        .Q(\loop[23].remd_tmp_reg[24]_49 [11]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].remd_tmp[24][12]_i_1_n_7 ),
        .Q(\loop[23].remd_tmp_reg[24]_49 [12]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].remd_tmp[24][13]_i_1_n_7 ),
        .Q(\loop[23].remd_tmp_reg[24]_49 [13]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].remd_tmp[24][14]_i_1_n_7 ),
        .Q(\loop[23].remd_tmp_reg[24]_49 [14]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].remd_tmp[24][15]_i_1_n_7 ),
        .Q(\loop[23].remd_tmp_reg[24]_49 [15]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].remd_tmp[24][16]_i_1_n_7 ),
        .Q(\loop[23].remd_tmp_reg[24]_49 [16]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].remd_tmp[24][17]_i_1_n_7 ),
        .Q(\loop[23].remd_tmp_reg[24]_49 [17]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].remd_tmp[24][18]_i_1_n_7 ),
        .Q(\loop[23].remd_tmp_reg[24]_49 [18]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].remd_tmp[24][19]_i_1_n_7 ),
        .Q(\loop[23].remd_tmp_reg[24]_49 [19]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].remd_tmp[24][1]_i_1_n_7 ),
        .Q(\loop[23].remd_tmp_reg[24]_49 [1]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].remd_tmp[24][20]_i_1_n_7 ),
        .Q(\loop[23].remd_tmp_reg[24]_49 [20]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].remd_tmp[24][21]_i_1_n_7 ),
        .Q(\loop[23].remd_tmp_reg[24]_49 [21]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].remd_tmp[24][22]_i_1_n_7 ),
        .Q(\loop[23].remd_tmp_reg[24]_49 [22]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].remd_tmp[24][23]_i_1_n_7 ),
        .Q(\loop[23].remd_tmp_reg[24]_49 [23]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].remd_tmp[24][24]_i_1_n_7 ),
        .Q(\loop[23].remd_tmp_reg[24]_49 [24]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].remd_tmp[24][25]_i_1_n_7 ),
        .Q(\loop[23].remd_tmp_reg[24]_49 [25]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].remd_tmp[24][26]_i_1_n_7 ),
        .Q(\loop[23].remd_tmp_reg[24]_49 [26]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].remd_tmp[24][27]_i_1_n_7 ),
        .Q(\loop[23].remd_tmp_reg[24]_49 [27]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].remd_tmp[24][2]_i_1_n_7 ),
        .Q(\loop[23].remd_tmp_reg[24]_49 [2]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].remd_tmp[24][3]_i_1_n_7 ),
        .Q(\loop[23].remd_tmp_reg[24]_49 [3]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].remd_tmp[24][4]_i_1_n_7 ),
        .Q(\loop[23].remd_tmp_reg[24]_49 [4]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].remd_tmp[24][5]_i_1_n_7 ),
        .Q(\loop[23].remd_tmp_reg[24]_49 [5]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].remd_tmp[24][6]_i_1_n_7 ),
        .Q(\loop[23].remd_tmp_reg[24]_49 [6]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].remd_tmp[24][7]_i_1_n_7 ),
        .Q(\loop[23].remd_tmp_reg[24]_49 [7]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].remd_tmp[24][8]_i_1_n_7 ),
        .Q(\loop[23].remd_tmp_reg[24]_49 [8]),
        .R(1'b0));
  FDRE \loop[23].remd_tmp_reg[24][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].remd_tmp[24][9]_i_1_n_7 ),
        .Q(\loop[23].remd_tmp_reg[24]_49 [9]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].divisor_tmp_reg[24]_48 [0]),
        .Q(\loop[24].divisor_tmp_reg[25]_50 [0]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].divisor_tmp_reg[24]_48 [10]),
        .Q(\loop[24].divisor_tmp_reg[25]_50 [10]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].divisor_tmp_reg[24]_48 [11]),
        .Q(\loop[24].divisor_tmp_reg[25]_50 [11]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].divisor_tmp_reg[24]_48 [12]),
        .Q(\loop[24].divisor_tmp_reg[25]_50 [12]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].divisor_tmp_reg[24]_48 [13]),
        .Q(\loop[24].divisor_tmp_reg[25]_50 [13]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].divisor_tmp_reg[24]_48 [14]),
        .Q(\loop[24].divisor_tmp_reg[25]_50 [14]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].divisor_tmp_reg[24]_48 [15]),
        .Q(\loop[24].divisor_tmp_reg[25]_50 [15]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].divisor_tmp_reg[24]_48 [1]),
        .Q(\loop[24].divisor_tmp_reg[25]_50 [1]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].divisor_tmp_reg[24]_48 [2]),
        .Q(\loop[24].divisor_tmp_reg[25]_50 [2]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].divisor_tmp_reg[24]_48 [3]),
        .Q(\loop[24].divisor_tmp_reg[25]_50 [3]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].divisor_tmp_reg[24]_48 [4]),
        .Q(\loop[24].divisor_tmp_reg[25]_50 [4]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].divisor_tmp_reg[24]_48 [5]),
        .Q(\loop[24].divisor_tmp_reg[25]_50 [5]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].divisor_tmp_reg[24]_48 [6]),
        .Q(\loop[24].divisor_tmp_reg[25]_50 [6]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].divisor_tmp_reg[24]_48 [7]),
        .Q(\loop[24].divisor_tmp_reg[25]_50 [7]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].divisor_tmp_reg[24]_48 [8]),
        .Q(\loop[24].divisor_tmp_reg[25]_50 [8]),
        .R(1'b0));
  FDRE \loop[24].divisor_tmp_reg[25][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].divisor_tmp_reg[24]_48 [9]),
        .Q(\loop[24].divisor_tmp_reg[25]_50 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop[24].remd_tmp[25][0]_i_1 
       (.I0(\cal_tmp[24]_carry__6_n_10 ),
        .I1(\cal_tmp[24]_carry_n_14 ),
        .O(\loop[24].remd_tmp[25][0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][10]_i_1 
       (.I0(\cal_tmp[24]_carry__1_n_12 ),
        .I1(\cal_tmp[24]_carry__6_n_10 ),
        .I2(\loop[23].remd_tmp_reg[24]_49 [9]),
        .O(\loop[24].remd_tmp[25][10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][11]_i_1 
       (.I0(\cal_tmp[24]_carry__1_n_11 ),
        .I1(\cal_tmp[24]_carry__6_n_10 ),
        .I2(\loop[23].remd_tmp_reg[24]_49 [10]),
        .O(\loop[24].remd_tmp[25][11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][12]_i_1 
       (.I0(\cal_tmp[24]_carry__2_n_14 ),
        .I1(\cal_tmp[24]_carry__6_n_10 ),
        .I2(\loop[23].remd_tmp_reg[24]_49 [11]),
        .O(\loop[24].remd_tmp[25][12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][13]_i_1 
       (.I0(\cal_tmp[24]_carry__2_n_13 ),
        .I1(\cal_tmp[24]_carry__6_n_10 ),
        .I2(\loop[23].remd_tmp_reg[24]_49 [12]),
        .O(\loop[24].remd_tmp[25][13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][14]_i_1 
       (.I0(\cal_tmp[24]_carry__2_n_12 ),
        .I1(\cal_tmp[24]_carry__6_n_10 ),
        .I2(\loop[23].remd_tmp_reg[24]_49 [13]),
        .O(\loop[24].remd_tmp[25][14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][15]_i_1 
       (.I0(\cal_tmp[24]_carry__2_n_11 ),
        .I1(\cal_tmp[24]_carry__6_n_10 ),
        .I2(\loop[23].remd_tmp_reg[24]_49 [14]),
        .O(\loop[24].remd_tmp[25][15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][16]_i_1 
       (.I0(\cal_tmp[24]_carry__3_n_14 ),
        .I1(\cal_tmp[24]_carry__6_n_10 ),
        .I2(\loop[23].remd_tmp_reg[24]_49 [15]),
        .O(\loop[24].remd_tmp[25][16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][17]_i_1 
       (.I0(\cal_tmp[24]_carry__3_n_13 ),
        .I1(\cal_tmp[24]_carry__6_n_10 ),
        .I2(\loop[23].remd_tmp_reg[24]_49 [16]),
        .O(\loop[24].remd_tmp[25][17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][18]_i_1 
       (.I0(\cal_tmp[24]_carry__3_n_12 ),
        .I1(\cal_tmp[24]_carry__6_n_10 ),
        .I2(\loop[23].remd_tmp_reg[24]_49 [17]),
        .O(\loop[24].remd_tmp[25][18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][19]_i_1 
       (.I0(\cal_tmp[24]_carry__3_n_11 ),
        .I1(\cal_tmp[24]_carry__6_n_10 ),
        .I2(\loop[23].remd_tmp_reg[24]_49 [18]),
        .O(\loop[24].remd_tmp[25][19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][1]_i_1 
       (.I0(\cal_tmp[24]_carry_n_13 ),
        .I1(\cal_tmp[24]_carry__6_n_10 ),
        .I2(\loop[23].remd_tmp_reg[24]_49 [0]),
        .O(\loop[24].remd_tmp[25][1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][20]_i_1 
       (.I0(\cal_tmp[24]_carry__4_n_14 ),
        .I1(\cal_tmp[24]_carry__6_n_10 ),
        .I2(\loop[23].remd_tmp_reg[24]_49 [19]),
        .O(\loop[24].remd_tmp[25][20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][21]_i_1 
       (.I0(\cal_tmp[24]_carry__4_n_13 ),
        .I1(\cal_tmp[24]_carry__6_n_10 ),
        .I2(\loop[23].remd_tmp_reg[24]_49 [20]),
        .O(\loop[24].remd_tmp[25][21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][22]_i_1 
       (.I0(\cal_tmp[24]_carry__4_n_12 ),
        .I1(\cal_tmp[24]_carry__6_n_10 ),
        .I2(\loop[23].remd_tmp_reg[24]_49 [21]),
        .O(\loop[24].remd_tmp[25][22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][23]_i_1 
       (.I0(\cal_tmp[24]_carry__4_n_11 ),
        .I1(\cal_tmp[24]_carry__6_n_10 ),
        .I2(\loop[23].remd_tmp_reg[24]_49 [22]),
        .O(\loop[24].remd_tmp[25][23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][24]_i_1 
       (.I0(\cal_tmp[24]_carry__5_n_14 ),
        .I1(\cal_tmp[24]_carry__6_n_10 ),
        .I2(\loop[23].remd_tmp_reg[24]_49 [23]),
        .O(\loop[24].remd_tmp[25][24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][25]_i_1 
       (.I0(\cal_tmp[24]_carry__5_n_13 ),
        .I1(\cal_tmp[24]_carry__6_n_10 ),
        .I2(\loop[23].remd_tmp_reg[24]_49 [24]),
        .O(\loop[24].remd_tmp[25][25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][26]_i_1 
       (.I0(\cal_tmp[24]_carry__5_n_12 ),
        .I1(\cal_tmp[24]_carry__6_n_10 ),
        .I2(\loop[23].remd_tmp_reg[24]_49 [25]),
        .O(\loop[24].remd_tmp[25][26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][27]_i_1 
       (.I0(\cal_tmp[24]_carry__5_n_11 ),
        .I1(\cal_tmp[24]_carry__6_n_10 ),
        .I2(\loop[23].remd_tmp_reg[24]_49 [26]),
        .O(\loop[24].remd_tmp[25][27]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][2]_i_1 
       (.I0(\cal_tmp[24]_carry_n_12 ),
        .I1(\cal_tmp[24]_carry__6_n_10 ),
        .I2(\loop[23].remd_tmp_reg[24]_49 [1]),
        .O(\loop[24].remd_tmp[25][2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][3]_i_1 
       (.I0(\cal_tmp[24]_carry_n_11 ),
        .I1(\cal_tmp[24]_carry__6_n_10 ),
        .I2(\loop[23].remd_tmp_reg[24]_49 [2]),
        .O(\loop[24].remd_tmp[25][3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][4]_i_1 
       (.I0(\cal_tmp[24]_carry__0_n_14 ),
        .I1(\cal_tmp[24]_carry__6_n_10 ),
        .I2(\loop[23].remd_tmp_reg[24]_49 [3]),
        .O(\loop[24].remd_tmp[25][4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][5]_i_1 
       (.I0(\cal_tmp[24]_carry__0_n_13 ),
        .I1(\cal_tmp[24]_carry__6_n_10 ),
        .I2(\loop[23].remd_tmp_reg[24]_49 [4]),
        .O(\loop[24].remd_tmp[25][5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][6]_i_1 
       (.I0(\cal_tmp[24]_carry__0_n_12 ),
        .I1(\cal_tmp[24]_carry__6_n_10 ),
        .I2(\loop[23].remd_tmp_reg[24]_49 [5]),
        .O(\loop[24].remd_tmp[25][6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][7]_i_1 
       (.I0(\cal_tmp[24]_carry__0_n_11 ),
        .I1(\cal_tmp[24]_carry__6_n_10 ),
        .I2(\loop[23].remd_tmp_reg[24]_49 [6]),
        .O(\loop[24].remd_tmp[25][7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][8]_i_1 
       (.I0(\cal_tmp[24]_carry__1_n_14 ),
        .I1(\cal_tmp[24]_carry__6_n_10 ),
        .I2(\loop[23].remd_tmp_reg[24]_49 [7]),
        .O(\loop[24].remd_tmp[25][8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[24].remd_tmp[25][9]_i_1 
       (.I0(\cal_tmp[24]_carry__1_n_13 ),
        .I1(\cal_tmp[24]_carry__6_n_10 ),
        .I2(\loop[23].remd_tmp_reg[24]_49 [8]),
        .O(\loop[24].remd_tmp[25][9]_i_1_n_7 ));
  FDRE \loop[24].remd_tmp_reg[25][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].remd_tmp[25][0]_i_1_n_7 ),
        .Q(\loop[24].remd_tmp_reg[25]_51 [0]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].remd_tmp[25][10]_i_1_n_7 ),
        .Q(\loop[24].remd_tmp_reg[25]_51 [10]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].remd_tmp[25][11]_i_1_n_7 ),
        .Q(\loop[24].remd_tmp_reg[25]_51 [11]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].remd_tmp[25][12]_i_1_n_7 ),
        .Q(\loop[24].remd_tmp_reg[25]_51 [12]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].remd_tmp[25][13]_i_1_n_7 ),
        .Q(\loop[24].remd_tmp_reg[25]_51 [13]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].remd_tmp[25][14]_i_1_n_7 ),
        .Q(\loop[24].remd_tmp_reg[25]_51 [14]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].remd_tmp[25][15]_i_1_n_7 ),
        .Q(\loop[24].remd_tmp_reg[25]_51 [15]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].remd_tmp[25][16]_i_1_n_7 ),
        .Q(\loop[24].remd_tmp_reg[25]_51 [16]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].remd_tmp[25][17]_i_1_n_7 ),
        .Q(\loop[24].remd_tmp_reg[25]_51 [17]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].remd_tmp[25][18]_i_1_n_7 ),
        .Q(\loop[24].remd_tmp_reg[25]_51 [18]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].remd_tmp[25][19]_i_1_n_7 ),
        .Q(\loop[24].remd_tmp_reg[25]_51 [19]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].remd_tmp[25][1]_i_1_n_7 ),
        .Q(\loop[24].remd_tmp_reg[25]_51 [1]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].remd_tmp[25][20]_i_1_n_7 ),
        .Q(\loop[24].remd_tmp_reg[25]_51 [20]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].remd_tmp[25][21]_i_1_n_7 ),
        .Q(\loop[24].remd_tmp_reg[25]_51 [21]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].remd_tmp[25][22]_i_1_n_7 ),
        .Q(\loop[24].remd_tmp_reg[25]_51 [22]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].remd_tmp[25][23]_i_1_n_7 ),
        .Q(\loop[24].remd_tmp_reg[25]_51 [23]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].remd_tmp[25][24]_i_1_n_7 ),
        .Q(\loop[24].remd_tmp_reg[25]_51 [24]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].remd_tmp[25][25]_i_1_n_7 ),
        .Q(\loop[24].remd_tmp_reg[25]_51 [25]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].remd_tmp[25][26]_i_1_n_7 ),
        .Q(\loop[24].remd_tmp_reg[25]_51 [26]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].remd_tmp[25][27]_i_1_n_7 ),
        .Q(\loop[24].remd_tmp_reg[25]_51 [27]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].remd_tmp[25][2]_i_1_n_7 ),
        .Q(\loop[24].remd_tmp_reg[25]_51 [2]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].remd_tmp[25][3]_i_1_n_7 ),
        .Q(\loop[24].remd_tmp_reg[25]_51 [3]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].remd_tmp[25][4]_i_1_n_7 ),
        .Q(\loop[24].remd_tmp_reg[25]_51 [4]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].remd_tmp[25][5]_i_1_n_7 ),
        .Q(\loop[24].remd_tmp_reg[25]_51 [5]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].remd_tmp[25][6]_i_1_n_7 ),
        .Q(\loop[24].remd_tmp_reg[25]_51 [6]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].remd_tmp[25][7]_i_1_n_7 ),
        .Q(\loop[24].remd_tmp_reg[25]_51 [7]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].remd_tmp[25][8]_i_1_n_7 ),
        .Q(\loop[24].remd_tmp_reg[25]_51 [8]),
        .R(1'b0));
  FDRE \loop[24].remd_tmp_reg[25][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].remd_tmp[25][9]_i_1_n_7 ),
        .Q(\loop[24].remd_tmp_reg[25]_51 [9]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].divisor_tmp_reg[25]_50 [0]),
        .Q(\loop[25].divisor_tmp_reg[26]_52 [0]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].divisor_tmp_reg[25]_50 [10]),
        .Q(\loop[25].divisor_tmp_reg[26]_52 [10]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].divisor_tmp_reg[25]_50 [11]),
        .Q(\loop[25].divisor_tmp_reg[26]_52 [11]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].divisor_tmp_reg[25]_50 [12]),
        .Q(\loop[25].divisor_tmp_reg[26]_52 [12]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].divisor_tmp_reg[25]_50 [13]),
        .Q(\loop[25].divisor_tmp_reg[26]_52 [13]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].divisor_tmp_reg[25]_50 [14]),
        .Q(\loop[25].divisor_tmp_reg[26]_52 [14]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].divisor_tmp_reg[25]_50 [15]),
        .Q(\loop[25].divisor_tmp_reg[26]_52 [15]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].divisor_tmp_reg[25]_50 [1]),
        .Q(\loop[25].divisor_tmp_reg[26]_52 [1]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].divisor_tmp_reg[25]_50 [2]),
        .Q(\loop[25].divisor_tmp_reg[26]_52 [2]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].divisor_tmp_reg[25]_50 [3]),
        .Q(\loop[25].divisor_tmp_reg[26]_52 [3]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].divisor_tmp_reg[25]_50 [4]),
        .Q(\loop[25].divisor_tmp_reg[26]_52 [4]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].divisor_tmp_reg[25]_50 [5]),
        .Q(\loop[25].divisor_tmp_reg[26]_52 [5]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].divisor_tmp_reg[25]_50 [6]),
        .Q(\loop[25].divisor_tmp_reg[26]_52 [6]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].divisor_tmp_reg[25]_50 [7]),
        .Q(\loop[25].divisor_tmp_reg[26]_52 [7]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].divisor_tmp_reg[25]_50 [8]),
        .Q(\loop[25].divisor_tmp_reg[26]_52 [8]),
        .R(1'b0));
  FDRE \loop[25].divisor_tmp_reg[26][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[24].divisor_tmp_reg[25]_50 [9]),
        .Q(\loop[25].divisor_tmp_reg[26]_52 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop[25].remd_tmp[26][0]_i_1 
       (.I0(\cal_tmp[25]_carry__6_n_10 ),
        .I1(\cal_tmp[25]_carry_n_14 ),
        .O(\loop[25].remd_tmp[26][0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][10]_i_1 
       (.I0(\cal_tmp[25]_carry__1_n_12 ),
        .I1(\cal_tmp[25]_carry__6_n_10 ),
        .I2(\loop[24].remd_tmp_reg[25]_51 [9]),
        .O(\loop[25].remd_tmp[26][10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][11]_i_1 
       (.I0(\cal_tmp[25]_carry__1_n_11 ),
        .I1(\cal_tmp[25]_carry__6_n_10 ),
        .I2(\loop[24].remd_tmp_reg[25]_51 [10]),
        .O(\loop[25].remd_tmp[26][11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][12]_i_1 
       (.I0(\cal_tmp[25]_carry__2_n_14 ),
        .I1(\cal_tmp[25]_carry__6_n_10 ),
        .I2(\loop[24].remd_tmp_reg[25]_51 [11]),
        .O(\loop[25].remd_tmp[26][12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][13]_i_1 
       (.I0(\cal_tmp[25]_carry__2_n_13 ),
        .I1(\cal_tmp[25]_carry__6_n_10 ),
        .I2(\loop[24].remd_tmp_reg[25]_51 [12]),
        .O(\loop[25].remd_tmp[26][13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][14]_i_1 
       (.I0(\cal_tmp[25]_carry__2_n_12 ),
        .I1(\cal_tmp[25]_carry__6_n_10 ),
        .I2(\loop[24].remd_tmp_reg[25]_51 [13]),
        .O(\loop[25].remd_tmp[26][14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][15]_i_1 
       (.I0(\cal_tmp[25]_carry__2_n_11 ),
        .I1(\cal_tmp[25]_carry__6_n_10 ),
        .I2(\loop[24].remd_tmp_reg[25]_51 [14]),
        .O(\loop[25].remd_tmp[26][15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][16]_i_1 
       (.I0(\cal_tmp[25]_carry__3_n_14 ),
        .I1(\cal_tmp[25]_carry__6_n_10 ),
        .I2(\loop[24].remd_tmp_reg[25]_51 [15]),
        .O(\loop[25].remd_tmp[26][16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][17]_i_1 
       (.I0(\cal_tmp[25]_carry__3_n_13 ),
        .I1(\cal_tmp[25]_carry__6_n_10 ),
        .I2(\loop[24].remd_tmp_reg[25]_51 [16]),
        .O(\loop[25].remd_tmp[26][17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][18]_i_1 
       (.I0(\cal_tmp[25]_carry__3_n_12 ),
        .I1(\cal_tmp[25]_carry__6_n_10 ),
        .I2(\loop[24].remd_tmp_reg[25]_51 [17]),
        .O(\loop[25].remd_tmp[26][18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][19]_i_1 
       (.I0(\cal_tmp[25]_carry__3_n_11 ),
        .I1(\cal_tmp[25]_carry__6_n_10 ),
        .I2(\loop[24].remd_tmp_reg[25]_51 [18]),
        .O(\loop[25].remd_tmp[26][19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][1]_i_1 
       (.I0(\cal_tmp[25]_carry_n_13 ),
        .I1(\cal_tmp[25]_carry__6_n_10 ),
        .I2(\loop[24].remd_tmp_reg[25]_51 [0]),
        .O(\loop[25].remd_tmp[26][1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][20]_i_1 
       (.I0(\cal_tmp[25]_carry__4_n_14 ),
        .I1(\cal_tmp[25]_carry__6_n_10 ),
        .I2(\loop[24].remd_tmp_reg[25]_51 [19]),
        .O(\loop[25].remd_tmp[26][20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][21]_i_1 
       (.I0(\cal_tmp[25]_carry__4_n_13 ),
        .I1(\cal_tmp[25]_carry__6_n_10 ),
        .I2(\loop[24].remd_tmp_reg[25]_51 [20]),
        .O(\loop[25].remd_tmp[26][21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][22]_i_1 
       (.I0(\cal_tmp[25]_carry__4_n_12 ),
        .I1(\cal_tmp[25]_carry__6_n_10 ),
        .I2(\loop[24].remd_tmp_reg[25]_51 [21]),
        .O(\loop[25].remd_tmp[26][22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][23]_i_1 
       (.I0(\cal_tmp[25]_carry__4_n_11 ),
        .I1(\cal_tmp[25]_carry__6_n_10 ),
        .I2(\loop[24].remd_tmp_reg[25]_51 [22]),
        .O(\loop[25].remd_tmp[26][23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][24]_i_1 
       (.I0(\cal_tmp[25]_carry__5_n_14 ),
        .I1(\cal_tmp[25]_carry__6_n_10 ),
        .I2(\loop[24].remd_tmp_reg[25]_51 [23]),
        .O(\loop[25].remd_tmp[26][24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][25]_i_1 
       (.I0(\cal_tmp[25]_carry__5_n_13 ),
        .I1(\cal_tmp[25]_carry__6_n_10 ),
        .I2(\loop[24].remd_tmp_reg[25]_51 [24]),
        .O(\loop[25].remd_tmp[26][25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][26]_i_1 
       (.I0(\cal_tmp[25]_carry__5_n_12 ),
        .I1(\cal_tmp[25]_carry__6_n_10 ),
        .I2(\loop[24].remd_tmp_reg[25]_51 [25]),
        .O(\loop[25].remd_tmp[26][26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][27]_i_1 
       (.I0(\cal_tmp[25]_carry__5_n_11 ),
        .I1(\cal_tmp[25]_carry__6_n_10 ),
        .I2(\loop[24].remd_tmp_reg[25]_51 [26]),
        .O(\loop[25].remd_tmp[26][27]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][2]_i_1 
       (.I0(\cal_tmp[25]_carry_n_12 ),
        .I1(\cal_tmp[25]_carry__6_n_10 ),
        .I2(\loop[24].remd_tmp_reg[25]_51 [1]),
        .O(\loop[25].remd_tmp[26][2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][3]_i_1 
       (.I0(\cal_tmp[25]_carry_n_11 ),
        .I1(\cal_tmp[25]_carry__6_n_10 ),
        .I2(\loop[24].remd_tmp_reg[25]_51 [2]),
        .O(\loop[25].remd_tmp[26][3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][4]_i_1 
       (.I0(\cal_tmp[25]_carry__0_n_14 ),
        .I1(\cal_tmp[25]_carry__6_n_10 ),
        .I2(\loop[24].remd_tmp_reg[25]_51 [3]),
        .O(\loop[25].remd_tmp[26][4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][5]_i_1 
       (.I0(\cal_tmp[25]_carry__0_n_13 ),
        .I1(\cal_tmp[25]_carry__6_n_10 ),
        .I2(\loop[24].remd_tmp_reg[25]_51 [4]),
        .O(\loop[25].remd_tmp[26][5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][6]_i_1 
       (.I0(\cal_tmp[25]_carry__0_n_12 ),
        .I1(\cal_tmp[25]_carry__6_n_10 ),
        .I2(\loop[24].remd_tmp_reg[25]_51 [5]),
        .O(\loop[25].remd_tmp[26][6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][7]_i_1 
       (.I0(\cal_tmp[25]_carry__0_n_11 ),
        .I1(\cal_tmp[25]_carry__6_n_10 ),
        .I2(\loop[24].remd_tmp_reg[25]_51 [6]),
        .O(\loop[25].remd_tmp[26][7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][8]_i_1 
       (.I0(\cal_tmp[25]_carry__1_n_14 ),
        .I1(\cal_tmp[25]_carry__6_n_10 ),
        .I2(\loop[24].remd_tmp_reg[25]_51 [7]),
        .O(\loop[25].remd_tmp[26][8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[25].remd_tmp[26][9]_i_1 
       (.I0(\cal_tmp[25]_carry__1_n_13 ),
        .I1(\cal_tmp[25]_carry__6_n_10 ),
        .I2(\loop[24].remd_tmp_reg[25]_51 [8]),
        .O(\loop[25].remd_tmp[26][9]_i_1_n_7 ));
  FDRE \loop[25].remd_tmp_reg[26][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].remd_tmp[26][0]_i_1_n_7 ),
        .Q(\loop[25].remd_tmp_reg[26]_53 [0]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].remd_tmp[26][10]_i_1_n_7 ),
        .Q(\loop[25].remd_tmp_reg[26]_53 [10]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].remd_tmp[26][11]_i_1_n_7 ),
        .Q(\loop[25].remd_tmp_reg[26]_53 [11]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].remd_tmp[26][12]_i_1_n_7 ),
        .Q(\loop[25].remd_tmp_reg[26]_53 [12]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].remd_tmp[26][13]_i_1_n_7 ),
        .Q(\loop[25].remd_tmp_reg[26]_53 [13]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].remd_tmp[26][14]_i_1_n_7 ),
        .Q(\loop[25].remd_tmp_reg[26]_53 [14]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].remd_tmp[26][15]_i_1_n_7 ),
        .Q(\loop[25].remd_tmp_reg[26]_53 [15]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].remd_tmp[26][16]_i_1_n_7 ),
        .Q(\loop[25].remd_tmp_reg[26]_53 [16]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].remd_tmp[26][17]_i_1_n_7 ),
        .Q(\loop[25].remd_tmp_reg[26]_53 [17]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].remd_tmp[26][18]_i_1_n_7 ),
        .Q(\loop[25].remd_tmp_reg[26]_53 [18]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].remd_tmp[26][19]_i_1_n_7 ),
        .Q(\loop[25].remd_tmp_reg[26]_53 [19]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].remd_tmp[26][1]_i_1_n_7 ),
        .Q(\loop[25].remd_tmp_reg[26]_53 [1]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].remd_tmp[26][20]_i_1_n_7 ),
        .Q(\loop[25].remd_tmp_reg[26]_53 [20]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].remd_tmp[26][21]_i_1_n_7 ),
        .Q(\loop[25].remd_tmp_reg[26]_53 [21]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].remd_tmp[26][22]_i_1_n_7 ),
        .Q(\loop[25].remd_tmp_reg[26]_53 [22]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].remd_tmp[26][23]_i_1_n_7 ),
        .Q(\loop[25].remd_tmp_reg[26]_53 [23]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].remd_tmp[26][24]_i_1_n_7 ),
        .Q(\loop[25].remd_tmp_reg[26]_53 [24]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].remd_tmp[26][25]_i_1_n_7 ),
        .Q(\loop[25].remd_tmp_reg[26]_53 [25]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].remd_tmp[26][26]_i_1_n_7 ),
        .Q(\loop[25].remd_tmp_reg[26]_53 [26]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].remd_tmp[26][27]_i_1_n_7 ),
        .Q(\loop[25].remd_tmp_reg[26]_53 [27]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].remd_tmp[26][2]_i_1_n_7 ),
        .Q(\loop[25].remd_tmp_reg[26]_53 [2]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].remd_tmp[26][3]_i_1_n_7 ),
        .Q(\loop[25].remd_tmp_reg[26]_53 [3]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].remd_tmp[26][4]_i_1_n_7 ),
        .Q(\loop[25].remd_tmp_reg[26]_53 [4]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].remd_tmp[26][5]_i_1_n_7 ),
        .Q(\loop[25].remd_tmp_reg[26]_53 [5]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].remd_tmp[26][6]_i_1_n_7 ),
        .Q(\loop[25].remd_tmp_reg[26]_53 [6]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].remd_tmp[26][7]_i_1_n_7 ),
        .Q(\loop[25].remd_tmp_reg[26]_53 [7]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].remd_tmp[26][8]_i_1_n_7 ),
        .Q(\loop[25].remd_tmp_reg[26]_53 [8]),
        .R(1'b0));
  FDRE \loop[25].remd_tmp_reg[26][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].remd_tmp[26][9]_i_1_n_7 ),
        .Q(\loop[25].remd_tmp_reg[26]_53 [9]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].divisor_tmp_reg[26]_52 [0]),
        .Q(\loop[26].divisor_tmp_reg[27]_54 [0]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].divisor_tmp_reg[26]_52 [10]),
        .Q(\loop[26].divisor_tmp_reg[27]_54 [10]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].divisor_tmp_reg[26]_52 [11]),
        .Q(\loop[26].divisor_tmp_reg[27]_54 [11]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].divisor_tmp_reg[26]_52 [12]),
        .Q(\loop[26].divisor_tmp_reg[27]_54 [12]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].divisor_tmp_reg[26]_52 [13]),
        .Q(\loop[26].divisor_tmp_reg[27]_54 [13]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].divisor_tmp_reg[26]_52 [14]),
        .Q(\loop[26].divisor_tmp_reg[27]_54 [14]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].divisor_tmp_reg[26]_52 [15]),
        .Q(\loop[26].divisor_tmp_reg[27]_54 [15]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].divisor_tmp_reg[26]_52 [1]),
        .Q(\loop[26].divisor_tmp_reg[27]_54 [1]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].divisor_tmp_reg[26]_52 [2]),
        .Q(\loop[26].divisor_tmp_reg[27]_54 [2]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].divisor_tmp_reg[26]_52 [3]),
        .Q(\loop[26].divisor_tmp_reg[27]_54 [3]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].divisor_tmp_reg[26]_52 [4]),
        .Q(\loop[26].divisor_tmp_reg[27]_54 [4]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].divisor_tmp_reg[26]_52 [5]),
        .Q(\loop[26].divisor_tmp_reg[27]_54 [5]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].divisor_tmp_reg[26]_52 [6]),
        .Q(\loop[26].divisor_tmp_reg[27]_54 [6]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].divisor_tmp_reg[26]_52 [7]),
        .Q(\loop[26].divisor_tmp_reg[27]_54 [7]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].divisor_tmp_reg[26]_52 [8]),
        .Q(\loop[26].divisor_tmp_reg[27]_54 [8]),
        .R(1'b0));
  FDRE \loop[26].divisor_tmp_reg[27][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[25].divisor_tmp_reg[26]_52 [9]),
        .Q(\loop[26].divisor_tmp_reg[27]_54 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop[26].remd_tmp[27][0]_i_1 
       (.I0(\cal_tmp[26]_carry__6_n_10 ),
        .I1(\cal_tmp[26]_carry_n_14 ),
        .O(\loop[26].remd_tmp[27][0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][10]_i_1 
       (.I0(\cal_tmp[26]_carry__1_n_12 ),
        .I1(\cal_tmp[26]_carry__6_n_10 ),
        .I2(\loop[25].remd_tmp_reg[26]_53 [9]),
        .O(\loop[26].remd_tmp[27][10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][11]_i_1 
       (.I0(\cal_tmp[26]_carry__1_n_11 ),
        .I1(\cal_tmp[26]_carry__6_n_10 ),
        .I2(\loop[25].remd_tmp_reg[26]_53 [10]),
        .O(\loop[26].remd_tmp[27][11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][12]_i_1 
       (.I0(\cal_tmp[26]_carry__2_n_14 ),
        .I1(\cal_tmp[26]_carry__6_n_10 ),
        .I2(\loop[25].remd_tmp_reg[26]_53 [11]),
        .O(\loop[26].remd_tmp[27][12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][13]_i_1 
       (.I0(\cal_tmp[26]_carry__2_n_13 ),
        .I1(\cal_tmp[26]_carry__6_n_10 ),
        .I2(\loop[25].remd_tmp_reg[26]_53 [12]),
        .O(\loop[26].remd_tmp[27][13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][14]_i_1 
       (.I0(\cal_tmp[26]_carry__2_n_12 ),
        .I1(\cal_tmp[26]_carry__6_n_10 ),
        .I2(\loop[25].remd_tmp_reg[26]_53 [13]),
        .O(\loop[26].remd_tmp[27][14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][15]_i_1 
       (.I0(\cal_tmp[26]_carry__2_n_11 ),
        .I1(\cal_tmp[26]_carry__6_n_10 ),
        .I2(\loop[25].remd_tmp_reg[26]_53 [14]),
        .O(\loop[26].remd_tmp[27][15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][16]_i_1 
       (.I0(\cal_tmp[26]_carry__3_n_14 ),
        .I1(\cal_tmp[26]_carry__6_n_10 ),
        .I2(\loop[25].remd_tmp_reg[26]_53 [15]),
        .O(\loop[26].remd_tmp[27][16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][17]_i_1 
       (.I0(\cal_tmp[26]_carry__3_n_13 ),
        .I1(\cal_tmp[26]_carry__6_n_10 ),
        .I2(\loop[25].remd_tmp_reg[26]_53 [16]),
        .O(\loop[26].remd_tmp[27][17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][18]_i_1 
       (.I0(\cal_tmp[26]_carry__3_n_12 ),
        .I1(\cal_tmp[26]_carry__6_n_10 ),
        .I2(\loop[25].remd_tmp_reg[26]_53 [17]),
        .O(\loop[26].remd_tmp[27][18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][19]_i_1 
       (.I0(\cal_tmp[26]_carry__3_n_11 ),
        .I1(\cal_tmp[26]_carry__6_n_10 ),
        .I2(\loop[25].remd_tmp_reg[26]_53 [18]),
        .O(\loop[26].remd_tmp[27][19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][1]_i_1 
       (.I0(\cal_tmp[26]_carry_n_13 ),
        .I1(\cal_tmp[26]_carry__6_n_10 ),
        .I2(\loop[25].remd_tmp_reg[26]_53 [0]),
        .O(\loop[26].remd_tmp[27][1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][20]_i_1 
       (.I0(\cal_tmp[26]_carry__4_n_14 ),
        .I1(\cal_tmp[26]_carry__6_n_10 ),
        .I2(\loop[25].remd_tmp_reg[26]_53 [19]),
        .O(\loop[26].remd_tmp[27][20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][21]_i_1 
       (.I0(\cal_tmp[26]_carry__4_n_13 ),
        .I1(\cal_tmp[26]_carry__6_n_10 ),
        .I2(\loop[25].remd_tmp_reg[26]_53 [20]),
        .O(\loop[26].remd_tmp[27][21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][22]_i_1 
       (.I0(\cal_tmp[26]_carry__4_n_12 ),
        .I1(\cal_tmp[26]_carry__6_n_10 ),
        .I2(\loop[25].remd_tmp_reg[26]_53 [21]),
        .O(\loop[26].remd_tmp[27][22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][23]_i_1 
       (.I0(\cal_tmp[26]_carry__4_n_11 ),
        .I1(\cal_tmp[26]_carry__6_n_10 ),
        .I2(\loop[25].remd_tmp_reg[26]_53 [22]),
        .O(\loop[26].remd_tmp[27][23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][24]_i_1 
       (.I0(\cal_tmp[26]_carry__5_n_14 ),
        .I1(\cal_tmp[26]_carry__6_n_10 ),
        .I2(\loop[25].remd_tmp_reg[26]_53 [23]),
        .O(\loop[26].remd_tmp[27][24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][25]_i_1 
       (.I0(\cal_tmp[26]_carry__5_n_13 ),
        .I1(\cal_tmp[26]_carry__6_n_10 ),
        .I2(\loop[25].remd_tmp_reg[26]_53 [24]),
        .O(\loop[26].remd_tmp[27][25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][26]_i_1 
       (.I0(\cal_tmp[26]_carry__5_n_12 ),
        .I1(\cal_tmp[26]_carry__6_n_10 ),
        .I2(\loop[25].remd_tmp_reg[26]_53 [25]),
        .O(\loop[26].remd_tmp[27][26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][27]_i_1 
       (.I0(\cal_tmp[26]_carry__5_n_11 ),
        .I1(\cal_tmp[26]_carry__6_n_10 ),
        .I2(\loop[25].remd_tmp_reg[26]_53 [26]),
        .O(\loop[26].remd_tmp[27][27]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][2]_i_1 
       (.I0(\cal_tmp[26]_carry_n_12 ),
        .I1(\cal_tmp[26]_carry__6_n_10 ),
        .I2(\loop[25].remd_tmp_reg[26]_53 [1]),
        .O(\loop[26].remd_tmp[27][2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][3]_i_1 
       (.I0(\cal_tmp[26]_carry_n_11 ),
        .I1(\cal_tmp[26]_carry__6_n_10 ),
        .I2(\loop[25].remd_tmp_reg[26]_53 [2]),
        .O(\loop[26].remd_tmp[27][3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][4]_i_1 
       (.I0(\cal_tmp[26]_carry__0_n_14 ),
        .I1(\cal_tmp[26]_carry__6_n_10 ),
        .I2(\loop[25].remd_tmp_reg[26]_53 [3]),
        .O(\loop[26].remd_tmp[27][4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][5]_i_1 
       (.I0(\cal_tmp[26]_carry__0_n_13 ),
        .I1(\cal_tmp[26]_carry__6_n_10 ),
        .I2(\loop[25].remd_tmp_reg[26]_53 [4]),
        .O(\loop[26].remd_tmp[27][5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][6]_i_1 
       (.I0(\cal_tmp[26]_carry__0_n_12 ),
        .I1(\cal_tmp[26]_carry__6_n_10 ),
        .I2(\loop[25].remd_tmp_reg[26]_53 [5]),
        .O(\loop[26].remd_tmp[27][6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][7]_i_1 
       (.I0(\cal_tmp[26]_carry__0_n_11 ),
        .I1(\cal_tmp[26]_carry__6_n_10 ),
        .I2(\loop[25].remd_tmp_reg[26]_53 [6]),
        .O(\loop[26].remd_tmp[27][7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][8]_i_1 
       (.I0(\cal_tmp[26]_carry__1_n_14 ),
        .I1(\cal_tmp[26]_carry__6_n_10 ),
        .I2(\loop[25].remd_tmp_reg[26]_53 [7]),
        .O(\loop[26].remd_tmp[27][8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[26].remd_tmp[27][9]_i_1 
       (.I0(\cal_tmp[26]_carry__1_n_13 ),
        .I1(\cal_tmp[26]_carry__6_n_10 ),
        .I2(\loop[25].remd_tmp_reg[26]_53 [8]),
        .O(\loop[26].remd_tmp[27][9]_i_1_n_7 ));
  FDRE \loop[26].remd_tmp_reg[27][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].remd_tmp[27][0]_i_1_n_7 ),
        .Q(\loop[26].remd_tmp_reg[27]_55 [0]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].remd_tmp[27][10]_i_1_n_7 ),
        .Q(\loop[26].remd_tmp_reg[27]_55 [10]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].remd_tmp[27][11]_i_1_n_7 ),
        .Q(\loop[26].remd_tmp_reg[27]_55 [11]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].remd_tmp[27][12]_i_1_n_7 ),
        .Q(\loop[26].remd_tmp_reg[27]_55 [12]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].remd_tmp[27][13]_i_1_n_7 ),
        .Q(\loop[26].remd_tmp_reg[27]_55 [13]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].remd_tmp[27][14]_i_1_n_7 ),
        .Q(\loop[26].remd_tmp_reg[27]_55 [14]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].remd_tmp[27][15]_i_1_n_7 ),
        .Q(\loop[26].remd_tmp_reg[27]_55 [15]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].remd_tmp[27][16]_i_1_n_7 ),
        .Q(\loop[26].remd_tmp_reg[27]_55 [16]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].remd_tmp[27][17]_i_1_n_7 ),
        .Q(\loop[26].remd_tmp_reg[27]_55 [17]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].remd_tmp[27][18]_i_1_n_7 ),
        .Q(\loop[26].remd_tmp_reg[27]_55 [18]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].remd_tmp[27][19]_i_1_n_7 ),
        .Q(\loop[26].remd_tmp_reg[27]_55 [19]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].remd_tmp[27][1]_i_1_n_7 ),
        .Q(\loop[26].remd_tmp_reg[27]_55 [1]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].remd_tmp[27][20]_i_1_n_7 ),
        .Q(\loop[26].remd_tmp_reg[27]_55 [20]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].remd_tmp[27][21]_i_1_n_7 ),
        .Q(\loop[26].remd_tmp_reg[27]_55 [21]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].remd_tmp[27][22]_i_1_n_7 ),
        .Q(\loop[26].remd_tmp_reg[27]_55 [22]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].remd_tmp[27][23]_i_1_n_7 ),
        .Q(\loop[26].remd_tmp_reg[27]_55 [23]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].remd_tmp[27][24]_i_1_n_7 ),
        .Q(\loop[26].remd_tmp_reg[27]_55 [24]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].remd_tmp[27][25]_i_1_n_7 ),
        .Q(\loop[26].remd_tmp_reg[27]_55 [25]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].remd_tmp[27][26]_i_1_n_7 ),
        .Q(\loop[26].remd_tmp_reg[27]_55 [26]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].remd_tmp[27][27]_i_1_n_7 ),
        .Q(\loop[26].remd_tmp_reg[27]_55 [27]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].remd_tmp[27][2]_i_1_n_7 ),
        .Q(\loop[26].remd_tmp_reg[27]_55 [2]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].remd_tmp[27][3]_i_1_n_7 ),
        .Q(\loop[26].remd_tmp_reg[27]_55 [3]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].remd_tmp[27][4]_i_1_n_7 ),
        .Q(\loop[26].remd_tmp_reg[27]_55 [4]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].remd_tmp[27][5]_i_1_n_7 ),
        .Q(\loop[26].remd_tmp_reg[27]_55 [5]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].remd_tmp[27][6]_i_1_n_7 ),
        .Q(\loop[26].remd_tmp_reg[27]_55 [6]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].remd_tmp[27][7]_i_1_n_7 ),
        .Q(\loop[26].remd_tmp_reg[27]_55 [7]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].remd_tmp[27][8]_i_1_n_7 ),
        .Q(\loop[26].remd_tmp_reg[27]_55 [8]),
        .R(1'b0));
  FDRE \loop[26].remd_tmp_reg[27][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].remd_tmp[27][9]_i_1_n_7 ),
        .Q(\loop[26].remd_tmp_reg[27]_55 [9]),
        .R(1'b0));
  FDRE \loop[27].dividend_tmp_reg[28][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[27]_carry__6_n_10 ),
        .Q(\loop[27].dividend_tmp_reg_n_7_[28][0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[27].dividend_tmp_reg[28] " *) 
  (* srl_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[27].dividend_tmp_reg[28][10]_srl11 " *) 
  SRL16E \loop[27].dividend_tmp_reg[28][10]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\cal_tmp[17]_carry__6_n_10 ),
        .Q(\loop[27].dividend_tmp_reg[28][10]_srl11_n_7 ));
  (* srl_bus_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[27].dividend_tmp_reg[28] " *) 
  (* srl_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[27].dividend_tmp_reg[28][11]_srl12 " *) 
  SRL16E \loop[27].dividend_tmp_reg[28][11]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\cal_tmp[16]_carry__6_n_10 ),
        .Q(\loop[27].dividend_tmp_reg[28][11]_srl12_n_7 ));
  (* srl_bus_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[27].dividend_tmp_reg[28] " *) 
  (* srl_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[27].dividend_tmp_reg[28][12]_srl12 " *) 
  SRL16E \loop[27].dividend_tmp_reg[28][12]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\loop[15].dividend_tmp_reg[16][0]__0_n_7 ),
        .Q(\loop[27].dividend_tmp_reg[28][12]_srl12_n_7 ));
  (* srl_bus_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[27].dividend_tmp_reg[28] " *) 
  (* srl_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[27].dividend_tmp_reg[28][13]_srl13 " *) 
  SRL16E \loop[27].dividend_tmp_reg[28][13]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\loop[14].dividend_tmp_reg[15][0]__0_n_7 ),
        .Q(\loop[27].dividend_tmp_reg[28][13]_srl13_n_7 ));
  (* srl_bus_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[27].dividend_tmp_reg[28] " *) 
  (* srl_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[27].dividend_tmp_reg[28][14]_srl14 " *) 
  SRL16E \loop[27].dividend_tmp_reg[28][14]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\loop[13].dividend_tmp_reg[14][0]__0_n_7 ),
        .Q(\loop[27].dividend_tmp_reg[28][14]_srl14_n_7 ));
  (* srl_bus_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[27].dividend_tmp_reg[28] " *) 
  (* srl_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[27].dividend_tmp_reg[28][1]_srl2 " *) 
  SRL16E \loop[27].dividend_tmp_reg[28][1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\cal_tmp[26]_carry__6_n_10 ),
        .Q(\loop[27].dividend_tmp_reg[28][1]_srl2_n_7 ));
  (* srl_bus_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[27].dividend_tmp_reg[28] " *) 
  (* srl_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[27].dividend_tmp_reg[28][2]_srl3 " *) 
  SRL16E \loop[27].dividend_tmp_reg[28][2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\cal_tmp[25]_carry__6_n_10 ),
        .Q(\loop[27].dividend_tmp_reg[28][2]_srl3_n_7 ));
  (* srl_bus_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[27].dividend_tmp_reg[28] " *) 
  (* srl_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[27].dividend_tmp_reg[28][3]_srl4 " *) 
  SRL16E \loop[27].dividend_tmp_reg[28][3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\cal_tmp[24]_carry__6_n_10 ),
        .Q(\loop[27].dividend_tmp_reg[28][3]_srl4_n_7 ));
  (* srl_bus_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[27].dividend_tmp_reg[28] " *) 
  (* srl_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[27].dividend_tmp_reg[28][4]_srl5 " *) 
  SRL16E \loop[27].dividend_tmp_reg[28][4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\cal_tmp[23]_carry__6_n_10 ),
        .Q(\loop[27].dividend_tmp_reg[28][4]_srl5_n_7 ));
  (* srl_bus_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[27].dividend_tmp_reg[28] " *) 
  (* srl_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[27].dividend_tmp_reg[28][5]_srl6 " *) 
  SRL16E \loop[27].dividend_tmp_reg[28][5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\cal_tmp[22]_carry__6_n_10 ),
        .Q(\loop[27].dividend_tmp_reg[28][5]_srl6_n_7 ));
  (* srl_bus_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[27].dividend_tmp_reg[28] " *) 
  (* srl_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[27].dividend_tmp_reg[28][6]_srl7 " *) 
  SRL16E \loop[27].dividend_tmp_reg[28][6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\cal_tmp[21]_carry__6_n_10 ),
        .Q(\loop[27].dividend_tmp_reg[28][6]_srl7_n_7 ));
  (* srl_bus_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[27].dividend_tmp_reg[28] " *) 
  (* srl_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[27].dividend_tmp_reg[28][7]_srl8 " *) 
  SRL16E \loop[27].dividend_tmp_reg[28][7]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\cal_tmp[20]_carry__6_n_10 ),
        .Q(\loop[27].dividend_tmp_reg[28][7]_srl8_n_7 ));
  (* srl_bus_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[27].dividend_tmp_reg[28] " *) 
  (* srl_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[27].dividend_tmp_reg[28][8]_srl9 " *) 
  SRL16E \loop[27].dividend_tmp_reg[28][8]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\cal_tmp[19]_carry__6_n_10 ),
        .Q(\loop[27].dividend_tmp_reg[28][8]_srl9_n_7 ));
  (* srl_bus_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[27].dividend_tmp_reg[28] " *) 
  (* srl_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[27].dividend_tmp_reg[28][9]_srl10 " *) 
  SRL16E \loop[27].dividend_tmp_reg[28][9]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\cal_tmp[18]_carry__6_n_10 ),
        .Q(\loop[27].dividend_tmp_reg[28][9]_srl10_n_7 ));
  FDRE \loop[27].divisor_tmp_reg[28][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].divisor_tmp_reg[27]_54 [0]),
        .Q(\loop[27].divisor_tmp_reg[28]_56 [0]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].divisor_tmp_reg[27]_54 [10]),
        .Q(\loop[27].divisor_tmp_reg[28]_56 [10]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].divisor_tmp_reg[27]_54 [11]),
        .Q(\loop[27].divisor_tmp_reg[28]_56 [11]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].divisor_tmp_reg[27]_54 [12]),
        .Q(\loop[27].divisor_tmp_reg[28]_56 [12]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].divisor_tmp_reg[27]_54 [13]),
        .Q(\loop[27].divisor_tmp_reg[28]_56 [13]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].divisor_tmp_reg[27]_54 [14]),
        .Q(\loop[27].divisor_tmp_reg[28]_56 [14]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].divisor_tmp_reg[27]_54 [15]),
        .Q(\loop[27].divisor_tmp_reg[28]_56 [15]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].divisor_tmp_reg[27]_54 [1]),
        .Q(\loop[27].divisor_tmp_reg[28]_56 [1]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].divisor_tmp_reg[27]_54 [2]),
        .Q(\loop[27].divisor_tmp_reg[28]_56 [2]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].divisor_tmp_reg[27]_54 [3]),
        .Q(\loop[27].divisor_tmp_reg[28]_56 [3]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].divisor_tmp_reg[27]_54 [4]),
        .Q(\loop[27].divisor_tmp_reg[28]_56 [4]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].divisor_tmp_reg[27]_54 [5]),
        .Q(\loop[27].divisor_tmp_reg[28]_56 [5]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].divisor_tmp_reg[27]_54 [6]),
        .Q(\loop[27].divisor_tmp_reg[28]_56 [6]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].divisor_tmp_reg[27]_54 [7]),
        .Q(\loop[27].divisor_tmp_reg[28]_56 [7]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].divisor_tmp_reg[27]_54 [8]),
        .Q(\loop[27].divisor_tmp_reg[28]_56 [8]),
        .R(1'b0));
  FDRE \loop[27].divisor_tmp_reg[28][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[26].divisor_tmp_reg[27]_54 [9]),
        .Q(\loop[27].divisor_tmp_reg[28]_56 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop[27].remd_tmp[28][0]_i_1 
       (.I0(\cal_tmp[27]_carry__6_n_10 ),
        .I1(\cal_tmp[27]_carry_n_14 ),
        .O(\loop[27].remd_tmp[28][0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][10]_i_1 
       (.I0(\cal_tmp[27]_carry__1_n_12 ),
        .I1(\cal_tmp[27]_carry__6_n_10 ),
        .I2(\loop[26].remd_tmp_reg[27]_55 [9]),
        .O(\loop[27].remd_tmp[28][10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][11]_i_1 
       (.I0(\cal_tmp[27]_carry__1_n_11 ),
        .I1(\cal_tmp[27]_carry__6_n_10 ),
        .I2(\loop[26].remd_tmp_reg[27]_55 [10]),
        .O(\loop[27].remd_tmp[28][11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][12]_i_1 
       (.I0(\cal_tmp[27]_carry__2_n_14 ),
        .I1(\cal_tmp[27]_carry__6_n_10 ),
        .I2(\loop[26].remd_tmp_reg[27]_55 [11]),
        .O(\loop[27].remd_tmp[28][12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][13]_i_1 
       (.I0(\cal_tmp[27]_carry__2_n_13 ),
        .I1(\cal_tmp[27]_carry__6_n_10 ),
        .I2(\loop[26].remd_tmp_reg[27]_55 [12]),
        .O(\loop[27].remd_tmp[28][13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][14]_i_1 
       (.I0(\cal_tmp[27]_carry__2_n_12 ),
        .I1(\cal_tmp[27]_carry__6_n_10 ),
        .I2(\loop[26].remd_tmp_reg[27]_55 [13]),
        .O(\loop[27].remd_tmp[28][14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][15]_i_1 
       (.I0(\cal_tmp[27]_carry__2_n_11 ),
        .I1(\cal_tmp[27]_carry__6_n_10 ),
        .I2(\loop[26].remd_tmp_reg[27]_55 [14]),
        .O(\loop[27].remd_tmp[28][15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][16]_i_1 
       (.I0(\cal_tmp[27]_carry__3_n_14 ),
        .I1(\cal_tmp[27]_carry__6_n_10 ),
        .I2(\loop[26].remd_tmp_reg[27]_55 [15]),
        .O(\loop[27].remd_tmp[28][16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][17]_i_1 
       (.I0(\cal_tmp[27]_carry__3_n_13 ),
        .I1(\cal_tmp[27]_carry__6_n_10 ),
        .I2(\loop[26].remd_tmp_reg[27]_55 [16]),
        .O(\loop[27].remd_tmp[28][17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][18]_i_1 
       (.I0(\cal_tmp[27]_carry__3_n_12 ),
        .I1(\cal_tmp[27]_carry__6_n_10 ),
        .I2(\loop[26].remd_tmp_reg[27]_55 [17]),
        .O(\loop[27].remd_tmp[28][18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][19]_i_1 
       (.I0(\cal_tmp[27]_carry__3_n_11 ),
        .I1(\cal_tmp[27]_carry__6_n_10 ),
        .I2(\loop[26].remd_tmp_reg[27]_55 [18]),
        .O(\loop[27].remd_tmp[28][19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][1]_i_1 
       (.I0(\cal_tmp[27]_carry_n_13 ),
        .I1(\cal_tmp[27]_carry__6_n_10 ),
        .I2(\loop[26].remd_tmp_reg[27]_55 [0]),
        .O(\loop[27].remd_tmp[28][1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][20]_i_1 
       (.I0(\cal_tmp[27]_carry__4_n_14 ),
        .I1(\cal_tmp[27]_carry__6_n_10 ),
        .I2(\loop[26].remd_tmp_reg[27]_55 [19]),
        .O(\loop[27].remd_tmp[28][20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][21]_i_1 
       (.I0(\cal_tmp[27]_carry__4_n_13 ),
        .I1(\cal_tmp[27]_carry__6_n_10 ),
        .I2(\loop[26].remd_tmp_reg[27]_55 [20]),
        .O(\loop[27].remd_tmp[28][21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][22]_i_1 
       (.I0(\cal_tmp[27]_carry__4_n_12 ),
        .I1(\cal_tmp[27]_carry__6_n_10 ),
        .I2(\loop[26].remd_tmp_reg[27]_55 [21]),
        .O(\loop[27].remd_tmp[28][22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][23]_i_1 
       (.I0(\cal_tmp[27]_carry__4_n_11 ),
        .I1(\cal_tmp[27]_carry__6_n_10 ),
        .I2(\loop[26].remd_tmp_reg[27]_55 [22]),
        .O(\loop[27].remd_tmp[28][23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][24]_i_1 
       (.I0(\cal_tmp[27]_carry__5_n_14 ),
        .I1(\cal_tmp[27]_carry__6_n_10 ),
        .I2(\loop[26].remd_tmp_reg[27]_55 [23]),
        .O(\loop[27].remd_tmp[28][24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][25]_i_1 
       (.I0(\cal_tmp[27]_carry__5_n_13 ),
        .I1(\cal_tmp[27]_carry__6_n_10 ),
        .I2(\loop[26].remd_tmp_reg[27]_55 [24]),
        .O(\loop[27].remd_tmp[28][25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][26]_i_1 
       (.I0(\cal_tmp[27]_carry__5_n_12 ),
        .I1(\cal_tmp[27]_carry__6_n_10 ),
        .I2(\loop[26].remd_tmp_reg[27]_55 [25]),
        .O(\loop[27].remd_tmp[28][26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][27]_i_1 
       (.I0(\cal_tmp[27]_carry__5_n_11 ),
        .I1(\cal_tmp[27]_carry__6_n_10 ),
        .I2(\loop[26].remd_tmp_reg[27]_55 [26]),
        .O(\loop[27].remd_tmp[28][27]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][2]_i_1 
       (.I0(\cal_tmp[27]_carry_n_12 ),
        .I1(\cal_tmp[27]_carry__6_n_10 ),
        .I2(\loop[26].remd_tmp_reg[27]_55 [1]),
        .O(\loop[27].remd_tmp[28][2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][3]_i_1 
       (.I0(\cal_tmp[27]_carry_n_11 ),
        .I1(\cal_tmp[27]_carry__6_n_10 ),
        .I2(\loop[26].remd_tmp_reg[27]_55 [2]),
        .O(\loop[27].remd_tmp[28][3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][4]_i_1 
       (.I0(\cal_tmp[27]_carry__0_n_14 ),
        .I1(\cal_tmp[27]_carry__6_n_10 ),
        .I2(\loop[26].remd_tmp_reg[27]_55 [3]),
        .O(\loop[27].remd_tmp[28][4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][5]_i_1 
       (.I0(\cal_tmp[27]_carry__0_n_13 ),
        .I1(\cal_tmp[27]_carry__6_n_10 ),
        .I2(\loop[26].remd_tmp_reg[27]_55 [4]),
        .O(\loop[27].remd_tmp[28][5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][6]_i_1 
       (.I0(\cal_tmp[27]_carry__0_n_12 ),
        .I1(\cal_tmp[27]_carry__6_n_10 ),
        .I2(\loop[26].remd_tmp_reg[27]_55 [5]),
        .O(\loop[27].remd_tmp[28][6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][7]_i_1 
       (.I0(\cal_tmp[27]_carry__0_n_11 ),
        .I1(\cal_tmp[27]_carry__6_n_10 ),
        .I2(\loop[26].remd_tmp_reg[27]_55 [6]),
        .O(\loop[27].remd_tmp[28][7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][8]_i_1 
       (.I0(\cal_tmp[27]_carry__1_n_14 ),
        .I1(\cal_tmp[27]_carry__6_n_10 ),
        .I2(\loop[26].remd_tmp_reg[27]_55 [7]),
        .O(\loop[27].remd_tmp[28][8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[27].remd_tmp[28][9]_i_1 
       (.I0(\cal_tmp[27]_carry__1_n_13 ),
        .I1(\cal_tmp[27]_carry__6_n_10 ),
        .I2(\loop[26].remd_tmp_reg[27]_55 [8]),
        .O(\loop[27].remd_tmp[28][9]_i_1_n_7 ));
  FDRE \loop[27].remd_tmp_reg[28][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].remd_tmp[28][0]_i_1_n_7 ),
        .Q(\loop[27].remd_tmp_reg[28]_57 [0]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].remd_tmp[28][10]_i_1_n_7 ),
        .Q(\loop[27].remd_tmp_reg[28]_57 [10]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].remd_tmp[28][11]_i_1_n_7 ),
        .Q(\loop[27].remd_tmp_reg[28]_57 [11]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].remd_tmp[28][12]_i_1_n_7 ),
        .Q(\loop[27].remd_tmp_reg[28]_57 [12]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].remd_tmp[28][13]_i_1_n_7 ),
        .Q(\loop[27].remd_tmp_reg[28]_57 [13]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].remd_tmp[28][14]_i_1_n_7 ),
        .Q(\loop[27].remd_tmp_reg[28]_57 [14]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].remd_tmp[28][15]_i_1_n_7 ),
        .Q(\loop[27].remd_tmp_reg[28]_57 [15]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].remd_tmp[28][16]_i_1_n_7 ),
        .Q(\loop[27].remd_tmp_reg[28]_57 [16]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].remd_tmp[28][17]_i_1_n_7 ),
        .Q(\loop[27].remd_tmp_reg[28]_57 [17]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].remd_tmp[28][18]_i_1_n_7 ),
        .Q(\loop[27].remd_tmp_reg[28]_57 [18]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].remd_tmp[28][19]_i_1_n_7 ),
        .Q(\loop[27].remd_tmp_reg[28]_57 [19]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].remd_tmp[28][1]_i_1_n_7 ),
        .Q(\loop[27].remd_tmp_reg[28]_57 [1]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].remd_tmp[28][20]_i_1_n_7 ),
        .Q(\loop[27].remd_tmp_reg[28]_57 [20]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].remd_tmp[28][21]_i_1_n_7 ),
        .Q(\loop[27].remd_tmp_reg[28]_57 [21]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].remd_tmp[28][22]_i_1_n_7 ),
        .Q(\loop[27].remd_tmp_reg[28]_57 [22]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].remd_tmp[28][23]_i_1_n_7 ),
        .Q(\loop[27].remd_tmp_reg[28]_57 [23]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].remd_tmp[28][24]_i_1_n_7 ),
        .Q(\loop[27].remd_tmp_reg[28]_57 [24]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].remd_tmp[28][25]_i_1_n_7 ),
        .Q(\loop[27].remd_tmp_reg[28]_57 [25]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].remd_tmp[28][26]_i_1_n_7 ),
        .Q(\loop[27].remd_tmp_reg[28]_57 [26]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].remd_tmp[28][27]_i_1_n_7 ),
        .Q(\loop[27].remd_tmp_reg[28]_57 [27]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].remd_tmp[28][2]_i_1_n_7 ),
        .Q(\loop[27].remd_tmp_reg[28]_57 [2]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].remd_tmp[28][3]_i_1_n_7 ),
        .Q(\loop[27].remd_tmp_reg[28]_57 [3]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].remd_tmp[28][4]_i_1_n_7 ),
        .Q(\loop[27].remd_tmp_reg[28]_57 [4]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].remd_tmp[28][5]_i_1_n_7 ),
        .Q(\loop[27].remd_tmp_reg[28]_57 [5]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].remd_tmp[28][6]_i_1_n_7 ),
        .Q(\loop[27].remd_tmp_reg[28]_57 [6]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].remd_tmp[28][7]_i_1_n_7 ),
        .Q(\loop[27].remd_tmp_reg[28]_57 [7]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].remd_tmp[28][8]_i_1_n_7 ),
        .Q(\loop[27].remd_tmp_reg[28]_57 [8]),
        .R(1'b0));
  FDRE \loop[27].remd_tmp_reg[28][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].remd_tmp[28][9]_i_1_n_7 ),
        .Q(\loop[27].remd_tmp_reg[28]_57 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[27].sign_tmp_reg[28] " *) 
  (* srl_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[27].sign_tmp_reg[28][1]_srl29 " *) 
  SRLC32E \loop[27].sign_tmp_reg[28][1]_srl29 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_0_in_0),
        .Q(\loop[27].sign_tmp_reg[28][1]_srl29_n_7 ),
        .Q31(\NLW_loop[27].sign_tmp_reg[28][1]_srl29_Q31_UNCONNECTED ));
  FDRE \loop[28].dividend_tmp_reg[29][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[28]_carry__6_n_10 ),
        .Q(\loop[28].dividend_tmp_reg[29]_0 ),
        .R(1'b0));
  FDRE \loop[28].dividend_tmp_reg[29][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].dividend_tmp_reg[28][9]_srl10_n_7 ),
        .Q(\loop[28].dividend_tmp_reg[29][15]__0_0 [9]),
        .R(1'b0));
  FDRE \loop[28].dividend_tmp_reg[29][11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].dividend_tmp_reg[28][10]_srl11_n_7 ),
        .Q(\loop[28].dividend_tmp_reg[29][15]__0_0 [10]),
        .R(1'b0));
  FDRE \loop[28].dividend_tmp_reg[29][12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].dividend_tmp_reg[28][11]_srl12_n_7 ),
        .Q(\loop[28].dividend_tmp_reg[29][15]__0_0 [11]),
        .R(1'b0));
  FDRE \loop[28].dividend_tmp_reg[29][13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].dividend_tmp_reg[28][12]_srl12_n_7 ),
        .Q(\loop[28].dividend_tmp_reg[29][15]__0_0 [12]),
        .R(1'b0));
  FDRE \loop[28].dividend_tmp_reg[29][14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].dividend_tmp_reg[28][13]_srl13_n_7 ),
        .Q(\loop[28].dividend_tmp_reg[29][15]__0_0 [13]),
        .R(1'b0));
  FDRE \loop[28].dividend_tmp_reg[29][15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].dividend_tmp_reg[28][14]_srl14_n_7 ),
        .Q(\loop[28].dividend_tmp_reg[29][15]__0_0 [14]),
        .R(1'b0));
  FDRE \loop[28].dividend_tmp_reg[29][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].dividend_tmp_reg_n_7_[28][0] ),
        .Q(\loop[28].dividend_tmp_reg[29][15]__0_0 [0]),
        .R(1'b0));
  FDRE \loop[28].dividend_tmp_reg[29][2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].dividend_tmp_reg[28][1]_srl2_n_7 ),
        .Q(\loop[28].dividend_tmp_reg[29][15]__0_0 [1]),
        .R(1'b0));
  FDRE \loop[28].dividend_tmp_reg[29][3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].dividend_tmp_reg[28][2]_srl3_n_7 ),
        .Q(\loop[28].dividend_tmp_reg[29][15]__0_0 [2]),
        .R(1'b0));
  FDRE \loop[28].dividend_tmp_reg[29][4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].dividend_tmp_reg[28][3]_srl4_n_7 ),
        .Q(\loop[28].dividend_tmp_reg[29][15]__0_0 [3]),
        .R(1'b0));
  FDRE \loop[28].dividend_tmp_reg[29][5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].dividend_tmp_reg[28][4]_srl5_n_7 ),
        .Q(\loop[28].dividend_tmp_reg[29][15]__0_0 [4]),
        .R(1'b0));
  FDRE \loop[28].dividend_tmp_reg[29][6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].dividend_tmp_reg[28][5]_srl6_n_7 ),
        .Q(\loop[28].dividend_tmp_reg[29][15]__0_0 [5]),
        .R(1'b0));
  FDRE \loop[28].dividend_tmp_reg[29][7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].dividend_tmp_reg[28][6]_srl7_n_7 ),
        .Q(\loop[28].dividend_tmp_reg[29][15]__0_0 [6]),
        .R(1'b0));
  FDRE \loop[28].dividend_tmp_reg[29][8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].dividend_tmp_reg[28][7]_srl8_n_7 ),
        .Q(\loop[28].dividend_tmp_reg[29][15]__0_0 [7]),
        .R(1'b0));
  FDRE \loop[28].dividend_tmp_reg[29][9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].dividend_tmp_reg[28][8]_srl9_n_7 ),
        .Q(\loop[28].dividend_tmp_reg[29][15]__0_0 [8]),
        .R(1'b0));
  FDRE \loop[28].sign_tmp_reg[29][1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[27].sign_tmp_reg[28][1]_srl29_n_7 ),
        .Q(\0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[2].dividend_tmp_reg[3] " *) 
  (* srl_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[2].dividend_tmp_reg[3][27]_srl5 " *) 
  SRL16E \loop[2].dividend_tmp_reg[3][27]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_fu_611_p0[11]),
        .Q(\loop[2].dividend_tmp_reg[3][27]_srl5_n_7 ));
  FDRE \loop[2].dividend_tmp_reg[3][28]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].dividend_tmp_reg[2][27]_srl4_n_7 ),
        .Q(\loop[2].dividend_tmp_reg[3][28]__0_n_7 ),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [0]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [0]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [10]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [10]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [11]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [11]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [12]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [12]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [13]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [13]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [14]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [14]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [15]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [15]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [1]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [1]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [2]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [2]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [3]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [3]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [4]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [4]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [5]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [5]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [6]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [6]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [7]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [7]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [8]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [8]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [9]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][0]_i_1 
       (.I0(\loop[1].dividend_tmp_reg[2][28]__0_n_7 ),
        .I1(\cal_tmp[2]_62 ),
        .I2(\cal_tmp[2]_carry_n_14 ),
        .O(\loop[2].remd_tmp[3][0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][10]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [9]),
        .I1(\cal_tmp[2]_62 ),
        .I2(\cal_tmp[2]_carry__1_n_12 ),
        .O(\loop[2].remd_tmp[3][10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][11]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [10]),
        .I1(\cal_tmp[2]_62 ),
        .I2(\cal_tmp[2]_carry__1_n_11 ),
        .O(\loop[2].remd_tmp[3][11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][12]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [11]),
        .I1(\cal_tmp[2]_62 ),
        .I2(\cal_tmp[2]_carry__2_n_14 ),
        .O(\loop[2].remd_tmp[3][12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][13]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [12]),
        .I1(\cal_tmp[2]_62 ),
        .I2(\cal_tmp[2]_carry__2_n_13 ),
        .O(\loop[2].remd_tmp[3][13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][14]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [13]),
        .I1(\cal_tmp[2]_62 ),
        .I2(\cal_tmp[2]_carry__2_n_12 ),
        .O(\loop[2].remd_tmp[3][14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][15]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [14]),
        .I1(\cal_tmp[2]_62 ),
        .I2(\cal_tmp[2]_carry__2_n_11 ),
        .O(\loop[2].remd_tmp[3][15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][16]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [15]),
        .I1(\cal_tmp[2]_62 ),
        .I2(\cal_tmp[2]_carry__3_n_14 ),
        .O(\loop[2].remd_tmp[3][16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][17]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [16]),
        .I1(\cal_tmp[2]_62 ),
        .I2(\cal_tmp[2]_carry__3_n_13 ),
        .O(\loop[2].remd_tmp[3][17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][1]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [0]),
        .I1(\cal_tmp[2]_62 ),
        .I2(\cal_tmp[2]_carry_n_13 ),
        .O(\loop[2].remd_tmp[3][1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][2]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [1]),
        .I1(\cal_tmp[2]_62 ),
        .I2(\cal_tmp[2]_carry_n_12 ),
        .O(\loop[2].remd_tmp[3][2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][3]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [2]),
        .I1(\cal_tmp[2]_62 ),
        .I2(\cal_tmp[2]_carry_n_11 ),
        .O(\loop[2].remd_tmp[3][3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][4]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [3]),
        .I1(\cal_tmp[2]_62 ),
        .I2(\cal_tmp[2]_carry__0_n_14 ),
        .O(\loop[2].remd_tmp[3][4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][5]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [4]),
        .I1(\cal_tmp[2]_62 ),
        .I2(\cal_tmp[2]_carry__0_n_13 ),
        .O(\loop[2].remd_tmp[3][5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][6]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [5]),
        .I1(\cal_tmp[2]_62 ),
        .I2(\cal_tmp[2]_carry__0_n_12 ),
        .O(\loop[2].remd_tmp[3][6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][7]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [6]),
        .I1(\cal_tmp[2]_62 ),
        .I2(\cal_tmp[2]_carry__0_n_11 ),
        .O(\loop[2].remd_tmp[3][7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][8]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [7]),
        .I1(\cal_tmp[2]_62 ),
        .I2(\cal_tmp[2]_carry__1_n_14 ),
        .O(\loop[2].remd_tmp[3][8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][9]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [8]),
        .I1(\cal_tmp[2]_62 ),
        .I2(\cal_tmp[2]_carry__1_n_13 ),
        .O(\loop[2].remd_tmp[3][9]_i_1_n_7 ));
  FDRE \loop[2].remd_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][0]_i_1_n_7 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [0]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][10]_i_1_n_7 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [10]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][11]_i_1_n_7 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [11]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][12]_i_1_n_7 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [12]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][13]_i_1_n_7 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [13]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][14]_i_1_n_7 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [14]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][15]_i_1_n_7 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [15]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][16]_i_1_n_7 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [16]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][17]_i_1_n_7 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [17]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][1]_i_1_n_7 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [1]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][2]_i_1_n_7 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [2]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][3]_i_1_n_7 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [3]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][4]_i_1_n_7 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [4]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][5]_i_1_n_7 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [5]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][6]_i_1_n_7 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [6]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][7]_i_1_n_7 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [7]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][8]_i_1_n_7 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [8]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][9]_i_1_n_7 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[3].dividend_tmp_reg[4] " *) 
  (* srl_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[3].dividend_tmp_reg[4][27]_srl6 " *) 
  SRL16E \loop[3].dividend_tmp_reg[4][27]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_fu_611_p0[10]),
        .Q(\loop[3].dividend_tmp_reg[4][27]_srl6_n_7 ));
  FDRE \loop[3].dividend_tmp_reg[4][28]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].dividend_tmp_reg[3][27]_srl5_n_7 ),
        .Q(\loop[3].dividend_tmp_reg[4][28]__0_n_7 ),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [0]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [0]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [10]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [10]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [11]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [11]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [12]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [12]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [13]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [13]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [14]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [14]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [15]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [15]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [1]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [1]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [2]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [2]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [3]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [3]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [4]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [4]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [5]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [5]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [6]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [6]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [7]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [7]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [8]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [8]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [9]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][0]_i_1 
       (.I0(\loop[2].dividend_tmp_reg[3][28]__0_n_7 ),
        .I1(\cal_tmp[3]_63 ),
        .I2(\cal_tmp[3]_carry_n_14 ),
        .O(\loop[3].remd_tmp[4][0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][10]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [9]),
        .I1(\cal_tmp[3]_63 ),
        .I2(\cal_tmp[3]_carry__1_n_12 ),
        .O(\loop[3].remd_tmp[4][10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][11]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [10]),
        .I1(\cal_tmp[3]_63 ),
        .I2(\cal_tmp[3]_carry__1_n_11 ),
        .O(\loop[3].remd_tmp[4][11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][12]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [11]),
        .I1(\cal_tmp[3]_63 ),
        .I2(\cal_tmp[3]_carry__2_n_14 ),
        .O(\loop[3].remd_tmp[4][12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][13]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [12]),
        .I1(\cal_tmp[3]_63 ),
        .I2(\cal_tmp[3]_carry__2_n_13 ),
        .O(\loop[3].remd_tmp[4][13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][14]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [13]),
        .I1(\cal_tmp[3]_63 ),
        .I2(\cal_tmp[3]_carry__2_n_12 ),
        .O(\loop[3].remd_tmp[4][14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][15]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [14]),
        .I1(\cal_tmp[3]_63 ),
        .I2(\cal_tmp[3]_carry__2_n_11 ),
        .O(\loop[3].remd_tmp[4][15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][16]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [15]),
        .I1(\cal_tmp[3]_63 ),
        .I2(\cal_tmp[3]_carry__3_n_14 ),
        .O(\loop[3].remd_tmp[4][16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][17]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [16]),
        .I1(\cal_tmp[3]_63 ),
        .I2(\cal_tmp[3]_carry__3_n_13 ),
        .O(\loop[3].remd_tmp[4][17]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][18]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [17]),
        .I1(\cal_tmp[3]_63 ),
        .I2(\cal_tmp[3]_carry__3_n_12 ),
        .O(\loop[3].remd_tmp[4][18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][1]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [0]),
        .I1(\cal_tmp[3]_63 ),
        .I2(\cal_tmp[3]_carry_n_13 ),
        .O(\loop[3].remd_tmp[4][1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][2]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [1]),
        .I1(\cal_tmp[3]_63 ),
        .I2(\cal_tmp[3]_carry_n_12 ),
        .O(\loop[3].remd_tmp[4][2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][3]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [2]),
        .I1(\cal_tmp[3]_63 ),
        .I2(\cal_tmp[3]_carry_n_11 ),
        .O(\loop[3].remd_tmp[4][3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][4]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [3]),
        .I1(\cal_tmp[3]_63 ),
        .I2(\cal_tmp[3]_carry__0_n_14 ),
        .O(\loop[3].remd_tmp[4][4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][5]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [4]),
        .I1(\cal_tmp[3]_63 ),
        .I2(\cal_tmp[3]_carry__0_n_13 ),
        .O(\loop[3].remd_tmp[4][5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][6]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [5]),
        .I1(\cal_tmp[3]_63 ),
        .I2(\cal_tmp[3]_carry__0_n_12 ),
        .O(\loop[3].remd_tmp[4][6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][7]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [6]),
        .I1(\cal_tmp[3]_63 ),
        .I2(\cal_tmp[3]_carry__0_n_11 ),
        .O(\loop[3].remd_tmp[4][7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][8]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [7]),
        .I1(\cal_tmp[3]_63 ),
        .I2(\cal_tmp[3]_carry__1_n_14 ),
        .O(\loop[3].remd_tmp[4][8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][9]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [8]),
        .I1(\cal_tmp[3]_63 ),
        .I2(\cal_tmp[3]_carry__1_n_13 ),
        .O(\loop[3].remd_tmp[4][9]_i_1_n_7 ));
  FDRE \loop[3].remd_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][0]_i_1_n_7 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [0]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][10]_i_1_n_7 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [10]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][11]_i_1_n_7 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [11]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][12]_i_1_n_7 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [12]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][13]_i_1_n_7 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [13]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][14]_i_1_n_7 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [14]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][15]_i_1_n_7 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [15]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][16]_i_1_n_7 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [16]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][17]_i_1_n_7 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [17]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][18]_i_1_n_7 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [18]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][1]_i_1_n_7 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [1]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][2]_i_1_n_7 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [2]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][3]_i_1_n_7 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [3]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][4]_i_1_n_7 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [4]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][5]_i_1_n_7 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [5]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][6]_i_1_n_7 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [6]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][7]_i_1_n_7 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [7]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][8]_i_1_n_7 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [8]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][9]_i_1_n_7 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[4].dividend_tmp_reg[5] " *) 
  (* srl_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[4].dividend_tmp_reg[5][27]_srl7 " *) 
  SRL16E \loop[4].dividend_tmp_reg[5][27]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_fu_611_p0[9]),
        .Q(\loop[4].dividend_tmp_reg[5][27]_srl7_n_7 ));
  FDRE \loop[4].dividend_tmp_reg[5][28]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].dividend_tmp_reg[4][27]_srl6_n_7 ),
        .Q(\loop[4].dividend_tmp_reg[5][28]__0_n_7 ),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [0]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [0]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [10]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [10]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [11]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [11]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [12]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [12]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [13]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [13]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [14]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [14]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [15]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [15]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [1]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [1]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [2]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [2]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [3]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [3]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [4]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [4]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [5]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [5]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [6]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [6]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [7]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [7]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [8]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [8]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [9]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][0]_i_1 
       (.I0(\loop[3].dividend_tmp_reg[4][28]__0_n_7 ),
        .I1(\cal_tmp[4]_64 ),
        .I2(\cal_tmp[4]_carry_n_14 ),
        .O(\loop[4].remd_tmp[5][0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][10]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [9]),
        .I1(\cal_tmp[4]_64 ),
        .I2(\cal_tmp[4]_carry__1_n_12 ),
        .O(\loop[4].remd_tmp[5][10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][11]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [10]),
        .I1(\cal_tmp[4]_64 ),
        .I2(\cal_tmp[4]_carry__1_n_11 ),
        .O(\loop[4].remd_tmp[5][11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][12]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [11]),
        .I1(\cal_tmp[4]_64 ),
        .I2(\cal_tmp[4]_carry__2_n_14 ),
        .O(\loop[4].remd_tmp[5][12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][13]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [12]),
        .I1(\cal_tmp[4]_64 ),
        .I2(\cal_tmp[4]_carry__2_n_13 ),
        .O(\loop[4].remd_tmp[5][13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][14]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [13]),
        .I1(\cal_tmp[4]_64 ),
        .I2(\cal_tmp[4]_carry__2_n_12 ),
        .O(\loop[4].remd_tmp[5][14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][15]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [14]),
        .I1(\cal_tmp[4]_64 ),
        .I2(\cal_tmp[4]_carry__2_n_11 ),
        .O(\loop[4].remd_tmp[5][15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][16]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [15]),
        .I1(\cal_tmp[4]_64 ),
        .I2(\cal_tmp[4]_carry__3_n_14 ),
        .O(\loop[4].remd_tmp[5][16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][17]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [16]),
        .I1(\cal_tmp[4]_64 ),
        .I2(\cal_tmp[4]_carry__3_n_13 ),
        .O(\loop[4].remd_tmp[5][17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][18]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [17]),
        .I1(\cal_tmp[4]_64 ),
        .I2(\cal_tmp[4]_carry__3_n_12 ),
        .O(\loop[4].remd_tmp[5][18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][19]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [18]),
        .I1(\cal_tmp[4]_64 ),
        .I2(\cal_tmp[4]_carry__3_n_11 ),
        .O(\loop[4].remd_tmp[5][19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][1]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [0]),
        .I1(\cal_tmp[4]_64 ),
        .I2(\cal_tmp[4]_carry_n_13 ),
        .O(\loop[4].remd_tmp[5][1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][2]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [1]),
        .I1(\cal_tmp[4]_64 ),
        .I2(\cal_tmp[4]_carry_n_12 ),
        .O(\loop[4].remd_tmp[5][2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][3]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [2]),
        .I1(\cal_tmp[4]_64 ),
        .I2(\cal_tmp[4]_carry_n_11 ),
        .O(\loop[4].remd_tmp[5][3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][4]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [3]),
        .I1(\cal_tmp[4]_64 ),
        .I2(\cal_tmp[4]_carry__0_n_14 ),
        .O(\loop[4].remd_tmp[5][4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][5]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [4]),
        .I1(\cal_tmp[4]_64 ),
        .I2(\cal_tmp[4]_carry__0_n_13 ),
        .O(\loop[4].remd_tmp[5][5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][6]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [5]),
        .I1(\cal_tmp[4]_64 ),
        .I2(\cal_tmp[4]_carry__0_n_12 ),
        .O(\loop[4].remd_tmp[5][6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][7]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [6]),
        .I1(\cal_tmp[4]_64 ),
        .I2(\cal_tmp[4]_carry__0_n_11 ),
        .O(\loop[4].remd_tmp[5][7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][8]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [7]),
        .I1(\cal_tmp[4]_64 ),
        .I2(\cal_tmp[4]_carry__1_n_14 ),
        .O(\loop[4].remd_tmp[5][8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][9]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [8]),
        .I1(\cal_tmp[4]_64 ),
        .I2(\cal_tmp[4]_carry__1_n_13 ),
        .O(\loop[4].remd_tmp[5][9]_i_1_n_7 ));
  FDRE \loop[4].remd_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][0]_i_1_n_7 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [0]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][10]_i_1_n_7 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [10]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][11]_i_1_n_7 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [11]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][12]_i_1_n_7 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [12]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][13]_i_1_n_7 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [13]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][14]_i_1_n_7 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [14]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][15]_i_1_n_7 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [15]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][16]_i_1_n_7 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [16]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][17]_i_1_n_7 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [17]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][18]_i_1_n_7 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [18]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][19]_i_1_n_7 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [19]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][1]_i_1_n_7 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [1]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][2]_i_1_n_7 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [2]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][3]_i_1_n_7 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [3]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][4]_i_1_n_7 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [4]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][5]_i_1_n_7 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [5]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][6]_i_1_n_7 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [6]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][7]_i_1_n_7 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [7]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][8]_i_1_n_7 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [8]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][9]_i_1_n_7 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[5].dividend_tmp_reg[6] " *) 
  (* srl_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[5].dividend_tmp_reg[6][27]_srl8 " *) 
  SRL16E \loop[5].dividend_tmp_reg[6][27]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_fu_611_p0[8]),
        .Q(\loop[5].dividend_tmp_reg[6][27]_srl8_n_7 ));
  FDRE \loop[5].dividend_tmp_reg[6][28]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].dividend_tmp_reg[5][27]_srl7_n_7 ),
        .Q(\loop[5].dividend_tmp_reg[6][28]__0_n_7 ),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [0]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [0]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [10]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [10]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [11]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [11]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [12]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [12]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [13]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [13]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [14]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [14]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [15]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [15]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [1]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [1]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [2]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [2]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [3]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [3]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [4]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [4]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [5]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [5]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [6]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [6]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [7]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [7]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [8]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [8]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [9]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][0]_i_1 
       (.I0(\loop[4].dividend_tmp_reg[5][28]__0_n_7 ),
        .I1(\cal_tmp[5]_65 ),
        .I2(\cal_tmp[5]_carry_n_14 ),
        .O(\loop[5].remd_tmp[6][0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][10]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [9]),
        .I1(\cal_tmp[5]_65 ),
        .I2(\cal_tmp[5]_carry__1_n_12 ),
        .O(\loop[5].remd_tmp[6][10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][11]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [10]),
        .I1(\cal_tmp[5]_65 ),
        .I2(\cal_tmp[5]_carry__1_n_11 ),
        .O(\loop[5].remd_tmp[6][11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][12]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [11]),
        .I1(\cal_tmp[5]_65 ),
        .I2(\cal_tmp[5]_carry__2_n_14 ),
        .O(\loop[5].remd_tmp[6][12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][13]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [12]),
        .I1(\cal_tmp[5]_65 ),
        .I2(\cal_tmp[5]_carry__2_n_13 ),
        .O(\loop[5].remd_tmp[6][13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][14]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [13]),
        .I1(\cal_tmp[5]_65 ),
        .I2(\cal_tmp[5]_carry__2_n_12 ),
        .O(\loop[5].remd_tmp[6][14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][15]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [14]),
        .I1(\cal_tmp[5]_65 ),
        .I2(\cal_tmp[5]_carry__2_n_11 ),
        .O(\loop[5].remd_tmp[6][15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][16]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [15]),
        .I1(\cal_tmp[5]_65 ),
        .I2(\cal_tmp[5]_carry__3_n_14 ),
        .O(\loop[5].remd_tmp[6][16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][17]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [16]),
        .I1(\cal_tmp[5]_65 ),
        .I2(\cal_tmp[5]_carry__3_n_13 ),
        .O(\loop[5].remd_tmp[6][17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][18]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [17]),
        .I1(\cal_tmp[5]_65 ),
        .I2(\cal_tmp[5]_carry__3_n_12 ),
        .O(\loop[5].remd_tmp[6][18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][19]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [18]),
        .I1(\cal_tmp[5]_65 ),
        .I2(\cal_tmp[5]_carry__3_n_11 ),
        .O(\loop[5].remd_tmp[6][19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][1]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [0]),
        .I1(\cal_tmp[5]_65 ),
        .I2(\cal_tmp[5]_carry_n_13 ),
        .O(\loop[5].remd_tmp[6][1]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][20]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [19]),
        .I1(\cal_tmp[5]_65 ),
        .I2(\cal_tmp[5]_carry__4_n_14 ),
        .O(\loop[5].remd_tmp[6][20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][2]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [1]),
        .I1(\cal_tmp[5]_65 ),
        .I2(\cal_tmp[5]_carry_n_12 ),
        .O(\loop[5].remd_tmp[6][2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][3]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [2]),
        .I1(\cal_tmp[5]_65 ),
        .I2(\cal_tmp[5]_carry_n_11 ),
        .O(\loop[5].remd_tmp[6][3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][4]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [3]),
        .I1(\cal_tmp[5]_65 ),
        .I2(\cal_tmp[5]_carry__0_n_14 ),
        .O(\loop[5].remd_tmp[6][4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][5]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [4]),
        .I1(\cal_tmp[5]_65 ),
        .I2(\cal_tmp[5]_carry__0_n_13 ),
        .O(\loop[5].remd_tmp[6][5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][6]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [5]),
        .I1(\cal_tmp[5]_65 ),
        .I2(\cal_tmp[5]_carry__0_n_12 ),
        .O(\loop[5].remd_tmp[6][6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][7]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [6]),
        .I1(\cal_tmp[5]_65 ),
        .I2(\cal_tmp[5]_carry__0_n_11 ),
        .O(\loop[5].remd_tmp[6][7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][8]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [7]),
        .I1(\cal_tmp[5]_65 ),
        .I2(\cal_tmp[5]_carry__1_n_14 ),
        .O(\loop[5].remd_tmp[6][8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][9]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [8]),
        .I1(\cal_tmp[5]_65 ),
        .I2(\cal_tmp[5]_carry__1_n_13 ),
        .O(\loop[5].remd_tmp[6][9]_i_1_n_7 ));
  FDRE \loop[5].remd_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][0]_i_1_n_7 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [0]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][10]_i_1_n_7 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [10]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][11]_i_1_n_7 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [11]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][12]_i_1_n_7 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [12]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][13]_i_1_n_7 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [13]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][14]_i_1_n_7 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [14]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][15]_i_1_n_7 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [15]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][16]_i_1_n_7 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [16]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][17]_i_1_n_7 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [17]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][18]_i_1_n_7 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [18]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][19]_i_1_n_7 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [19]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][1]_i_1_n_7 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [1]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][20]_i_1_n_7 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [20]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][2]_i_1_n_7 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [2]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][3]_i_1_n_7 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [3]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][4]_i_1_n_7 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [4]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][5]_i_1_n_7 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [5]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][6]_i_1_n_7 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [6]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][7]_i_1_n_7 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [7]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][8]_i_1_n_7 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [8]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][9]_i_1_n_7 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[6].dividend_tmp_reg[7] " *) 
  (* srl_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[6].dividend_tmp_reg[7][27]_srl9 " *) 
  SRL16E \loop[6].dividend_tmp_reg[7][27]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_fu_611_p0[7]),
        .Q(\loop[6].dividend_tmp_reg[7][27]_srl9_n_7 ));
  FDRE \loop[6].dividend_tmp_reg[7][28]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].dividend_tmp_reg[6][27]_srl8_n_7 ),
        .Q(\loop[6].dividend_tmp_reg[7][28]__0_n_7 ),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [0]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [0]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [10]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [10]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [11]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [11]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [12]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [12]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [13]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [13]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [14]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [14]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [15]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [15]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [1]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [1]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [2]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [2]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [3]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [3]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [4]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [4]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [5]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [5]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [6]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [6]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [7]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [7]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [8]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [8]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [9]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][0]_i_1 
       (.I0(\loop[5].dividend_tmp_reg[6][28]__0_n_7 ),
        .I1(\cal_tmp[6]_66 ),
        .I2(\cal_tmp[6]_carry_n_14 ),
        .O(\loop[6].remd_tmp[7][0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][10]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [9]),
        .I1(\cal_tmp[6]_66 ),
        .I2(\cal_tmp[6]_carry__1_n_12 ),
        .O(\loop[6].remd_tmp[7][10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][11]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [10]),
        .I1(\cal_tmp[6]_66 ),
        .I2(\cal_tmp[6]_carry__1_n_11 ),
        .O(\loop[6].remd_tmp[7][11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][12]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [11]),
        .I1(\cal_tmp[6]_66 ),
        .I2(\cal_tmp[6]_carry__2_n_14 ),
        .O(\loop[6].remd_tmp[7][12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][13]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [12]),
        .I1(\cal_tmp[6]_66 ),
        .I2(\cal_tmp[6]_carry__2_n_13 ),
        .O(\loop[6].remd_tmp[7][13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][14]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [13]),
        .I1(\cal_tmp[6]_66 ),
        .I2(\cal_tmp[6]_carry__2_n_12 ),
        .O(\loop[6].remd_tmp[7][14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][15]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [14]),
        .I1(\cal_tmp[6]_66 ),
        .I2(\cal_tmp[6]_carry__2_n_11 ),
        .O(\loop[6].remd_tmp[7][15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][16]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [15]),
        .I1(\cal_tmp[6]_66 ),
        .I2(\cal_tmp[6]_carry__3_n_14 ),
        .O(\loop[6].remd_tmp[7][16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][17]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [16]),
        .I1(\cal_tmp[6]_66 ),
        .I2(\cal_tmp[6]_carry__3_n_13 ),
        .O(\loop[6].remd_tmp[7][17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][18]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [17]),
        .I1(\cal_tmp[6]_66 ),
        .I2(\cal_tmp[6]_carry__3_n_12 ),
        .O(\loop[6].remd_tmp[7][18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][19]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [18]),
        .I1(\cal_tmp[6]_66 ),
        .I2(\cal_tmp[6]_carry__3_n_11 ),
        .O(\loop[6].remd_tmp[7][19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][1]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [0]),
        .I1(\cal_tmp[6]_66 ),
        .I2(\cal_tmp[6]_carry_n_13 ),
        .O(\loop[6].remd_tmp[7][1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][20]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [19]),
        .I1(\cal_tmp[6]_66 ),
        .I2(\cal_tmp[6]_carry__4_n_14 ),
        .O(\loop[6].remd_tmp[7][20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][21]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [20]),
        .I1(\cal_tmp[6]_66 ),
        .I2(\cal_tmp[6]_carry__4_n_13 ),
        .O(\loop[6].remd_tmp[7][21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][2]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [1]),
        .I1(\cal_tmp[6]_66 ),
        .I2(\cal_tmp[6]_carry_n_12 ),
        .O(\loop[6].remd_tmp[7][2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][3]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [2]),
        .I1(\cal_tmp[6]_66 ),
        .I2(\cal_tmp[6]_carry_n_11 ),
        .O(\loop[6].remd_tmp[7][3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][4]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [3]),
        .I1(\cal_tmp[6]_66 ),
        .I2(\cal_tmp[6]_carry__0_n_14 ),
        .O(\loop[6].remd_tmp[7][4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][5]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [4]),
        .I1(\cal_tmp[6]_66 ),
        .I2(\cal_tmp[6]_carry__0_n_13 ),
        .O(\loop[6].remd_tmp[7][5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][6]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [5]),
        .I1(\cal_tmp[6]_66 ),
        .I2(\cal_tmp[6]_carry__0_n_12 ),
        .O(\loop[6].remd_tmp[7][6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][7]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [6]),
        .I1(\cal_tmp[6]_66 ),
        .I2(\cal_tmp[6]_carry__0_n_11 ),
        .O(\loop[6].remd_tmp[7][7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][8]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [7]),
        .I1(\cal_tmp[6]_66 ),
        .I2(\cal_tmp[6]_carry__1_n_14 ),
        .O(\loop[6].remd_tmp[7][8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][9]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [8]),
        .I1(\cal_tmp[6]_66 ),
        .I2(\cal_tmp[6]_carry__1_n_13 ),
        .O(\loop[6].remd_tmp[7][9]_i_1_n_7 ));
  FDRE \loop[6].remd_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][0]_i_1_n_7 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [0]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][10]_i_1_n_7 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [10]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][11]_i_1_n_7 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [11]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][12]_i_1_n_7 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [12]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][13]_i_1_n_7 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [13]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][14]_i_1_n_7 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [14]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][15]_i_1_n_7 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [15]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][16]_i_1_n_7 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [16]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][17]_i_1_n_7 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [17]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][18]_i_1_n_7 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [18]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][19]_i_1_n_7 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [19]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][1]_i_1_n_7 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [1]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][20]_i_1_n_7 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [20]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][21]_i_1_n_7 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [21]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][2]_i_1_n_7 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [2]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][3]_i_1_n_7 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [3]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][4]_i_1_n_7 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [4]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][5]_i_1_n_7 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [5]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][6]_i_1_n_7 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [6]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][7]_i_1_n_7 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [7]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][8]_i_1_n_7 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [8]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][9]_i_1_n_7 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[7].dividend_tmp_reg[8] " *) 
  (* srl_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[7].dividend_tmp_reg[8][27]_srl10 " *) 
  SRL16E \loop[7].dividend_tmp_reg[8][27]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_fu_611_p0[6]),
        .Q(\loop[7].dividend_tmp_reg[8][27]_srl10_n_7 ));
  FDRE \loop[7].dividend_tmp_reg[8][28]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].dividend_tmp_reg[7][27]_srl9_n_7 ),
        .Q(\loop[7].dividend_tmp_reg[8][28]__0_n_7 ),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [0]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [0]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [10]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [10]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [11]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [11]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [12]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [12]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [13]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [13]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [14]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [14]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [15]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [15]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [1]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [1]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [2]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [2]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [3]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [3]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [4]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [4]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [5]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [5]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [6]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [6]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [7]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [7]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [8]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [8]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [9]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][0]_i_1 
       (.I0(\loop[6].dividend_tmp_reg[7][28]__0_n_7 ),
        .I1(\cal_tmp[7]_67 ),
        .I2(\cal_tmp[7]_carry_n_14 ),
        .O(\loop[7].remd_tmp[8][0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][10]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [9]),
        .I1(\cal_tmp[7]_67 ),
        .I2(\cal_tmp[7]_carry__1_n_12 ),
        .O(\loop[7].remd_tmp[8][10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][11]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [10]),
        .I1(\cal_tmp[7]_67 ),
        .I2(\cal_tmp[7]_carry__1_n_11 ),
        .O(\loop[7].remd_tmp[8][11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][12]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [11]),
        .I1(\cal_tmp[7]_67 ),
        .I2(\cal_tmp[7]_carry__2_n_14 ),
        .O(\loop[7].remd_tmp[8][12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][13]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [12]),
        .I1(\cal_tmp[7]_67 ),
        .I2(\cal_tmp[7]_carry__2_n_13 ),
        .O(\loop[7].remd_tmp[8][13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][14]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [13]),
        .I1(\cal_tmp[7]_67 ),
        .I2(\cal_tmp[7]_carry__2_n_12 ),
        .O(\loop[7].remd_tmp[8][14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][15]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [14]),
        .I1(\cal_tmp[7]_67 ),
        .I2(\cal_tmp[7]_carry__2_n_11 ),
        .O(\loop[7].remd_tmp[8][15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][16]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [15]),
        .I1(\cal_tmp[7]_67 ),
        .I2(\cal_tmp[7]_carry__3_n_14 ),
        .O(\loop[7].remd_tmp[8][16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][17]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [16]),
        .I1(\cal_tmp[7]_67 ),
        .I2(\cal_tmp[7]_carry__3_n_13 ),
        .O(\loop[7].remd_tmp[8][17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][18]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [17]),
        .I1(\cal_tmp[7]_67 ),
        .I2(\cal_tmp[7]_carry__3_n_12 ),
        .O(\loop[7].remd_tmp[8][18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][19]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [18]),
        .I1(\cal_tmp[7]_67 ),
        .I2(\cal_tmp[7]_carry__3_n_11 ),
        .O(\loop[7].remd_tmp[8][19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][1]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [0]),
        .I1(\cal_tmp[7]_67 ),
        .I2(\cal_tmp[7]_carry_n_13 ),
        .O(\loop[7].remd_tmp[8][1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][20]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [19]),
        .I1(\cal_tmp[7]_67 ),
        .I2(\cal_tmp[7]_carry__4_n_14 ),
        .O(\loop[7].remd_tmp[8][20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][21]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [20]),
        .I1(\cal_tmp[7]_67 ),
        .I2(\cal_tmp[7]_carry__4_n_13 ),
        .O(\loop[7].remd_tmp[8][21]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][22]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [21]),
        .I1(\cal_tmp[7]_67 ),
        .I2(\cal_tmp[7]_carry__4_n_12 ),
        .O(\loop[7].remd_tmp[8][22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][2]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [1]),
        .I1(\cal_tmp[7]_67 ),
        .I2(\cal_tmp[7]_carry_n_12 ),
        .O(\loop[7].remd_tmp[8][2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][3]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [2]),
        .I1(\cal_tmp[7]_67 ),
        .I2(\cal_tmp[7]_carry_n_11 ),
        .O(\loop[7].remd_tmp[8][3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][4]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [3]),
        .I1(\cal_tmp[7]_67 ),
        .I2(\cal_tmp[7]_carry__0_n_14 ),
        .O(\loop[7].remd_tmp[8][4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][5]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [4]),
        .I1(\cal_tmp[7]_67 ),
        .I2(\cal_tmp[7]_carry__0_n_13 ),
        .O(\loop[7].remd_tmp[8][5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][6]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [5]),
        .I1(\cal_tmp[7]_67 ),
        .I2(\cal_tmp[7]_carry__0_n_12 ),
        .O(\loop[7].remd_tmp[8][6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][7]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [6]),
        .I1(\cal_tmp[7]_67 ),
        .I2(\cal_tmp[7]_carry__0_n_11 ),
        .O(\loop[7].remd_tmp[8][7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][8]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [7]),
        .I1(\cal_tmp[7]_67 ),
        .I2(\cal_tmp[7]_carry__1_n_14 ),
        .O(\loop[7].remd_tmp[8][8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][9]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [8]),
        .I1(\cal_tmp[7]_67 ),
        .I2(\cal_tmp[7]_carry__1_n_13 ),
        .O(\loop[7].remd_tmp[8][9]_i_1_n_7 ));
  FDRE \loop[7].remd_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][0]_i_1_n_7 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [0]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][10]_i_1_n_7 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [10]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][11]_i_1_n_7 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [11]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][12]_i_1_n_7 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [12]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][13]_i_1_n_7 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [13]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][14]_i_1_n_7 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [14]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][15]_i_1_n_7 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [15]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][16]_i_1_n_7 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [16]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][17]_i_1_n_7 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [17]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][18]_i_1_n_7 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [18]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][19]_i_1_n_7 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [19]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][1]_i_1_n_7 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [1]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][20]_i_1_n_7 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [20]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][21]_i_1_n_7 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [21]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][22]_i_1_n_7 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [22]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][2]_i_1_n_7 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [2]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][3]_i_1_n_7 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [3]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][4]_i_1_n_7 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [4]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][5]_i_1_n_7 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [5]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][6]_i_1_n_7 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [6]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][7]_i_1_n_7 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [7]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][8]_i_1_n_7 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [8]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][9]_i_1_n_7 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[8].dividend_tmp_reg[9] " *) 
  (* srl_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[8].dividend_tmp_reg[9][27]_srl11 " *) 
  SRL16E \loop[8].dividend_tmp_reg[9][27]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_fu_611_p0[5]),
        .Q(\loop[8].dividend_tmp_reg[9][27]_srl11_n_7 ));
  FDRE \loop[8].dividend_tmp_reg[9][28]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].dividend_tmp_reg[8][27]_srl10_n_7 ),
        .Q(\loop[8].dividend_tmp_reg[9][28]__0_n_7 ),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [0]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [0]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [10]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [10]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [11]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [11]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [12]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [12]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [13]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [13]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [14]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [14]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [15]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [15]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [1]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [1]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [2]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [2]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [3]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [3]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [4]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [4]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [5]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [5]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [6]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [6]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [7]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [7]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [8]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [8]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [9]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][0]_i_1 
       (.I0(\loop[7].dividend_tmp_reg[8][28]__0_n_7 ),
        .I1(\cal_tmp[8]_68 ),
        .I2(\cal_tmp[8]_carry_n_14 ),
        .O(\loop[8].remd_tmp[9][0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][10]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [9]),
        .I1(\cal_tmp[8]_68 ),
        .I2(\cal_tmp[8]_carry__1_n_12 ),
        .O(\loop[8].remd_tmp[9][10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][11]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [10]),
        .I1(\cal_tmp[8]_68 ),
        .I2(\cal_tmp[8]_carry__1_n_11 ),
        .O(\loop[8].remd_tmp[9][11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][12]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [11]),
        .I1(\cal_tmp[8]_68 ),
        .I2(\cal_tmp[8]_carry__2_n_14 ),
        .O(\loop[8].remd_tmp[9][12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][13]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [12]),
        .I1(\cal_tmp[8]_68 ),
        .I2(\cal_tmp[8]_carry__2_n_13 ),
        .O(\loop[8].remd_tmp[9][13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][14]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [13]),
        .I1(\cal_tmp[8]_68 ),
        .I2(\cal_tmp[8]_carry__2_n_12 ),
        .O(\loop[8].remd_tmp[9][14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][15]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [14]),
        .I1(\cal_tmp[8]_68 ),
        .I2(\cal_tmp[8]_carry__2_n_11 ),
        .O(\loop[8].remd_tmp[9][15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][16]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [15]),
        .I1(\cal_tmp[8]_68 ),
        .I2(\cal_tmp[8]_carry__3_n_14 ),
        .O(\loop[8].remd_tmp[9][16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][17]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [16]),
        .I1(\cal_tmp[8]_68 ),
        .I2(\cal_tmp[8]_carry__3_n_13 ),
        .O(\loop[8].remd_tmp[9][17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][18]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [17]),
        .I1(\cal_tmp[8]_68 ),
        .I2(\cal_tmp[8]_carry__3_n_12 ),
        .O(\loop[8].remd_tmp[9][18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][19]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [18]),
        .I1(\cal_tmp[8]_68 ),
        .I2(\cal_tmp[8]_carry__3_n_11 ),
        .O(\loop[8].remd_tmp[9][19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][1]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [0]),
        .I1(\cal_tmp[8]_68 ),
        .I2(\cal_tmp[8]_carry_n_13 ),
        .O(\loop[8].remd_tmp[9][1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][20]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [19]),
        .I1(\cal_tmp[8]_68 ),
        .I2(\cal_tmp[8]_carry__4_n_14 ),
        .O(\loop[8].remd_tmp[9][20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][21]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [20]),
        .I1(\cal_tmp[8]_68 ),
        .I2(\cal_tmp[8]_carry__4_n_13 ),
        .O(\loop[8].remd_tmp[9][21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][22]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [21]),
        .I1(\cal_tmp[8]_68 ),
        .I2(\cal_tmp[8]_carry__4_n_12 ),
        .O(\loop[8].remd_tmp[9][22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][23]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [22]),
        .I1(\cal_tmp[8]_68 ),
        .I2(\cal_tmp[8]_carry__4_n_11 ),
        .O(\loop[8].remd_tmp[9][23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][2]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [1]),
        .I1(\cal_tmp[8]_68 ),
        .I2(\cal_tmp[8]_carry_n_12 ),
        .O(\loop[8].remd_tmp[9][2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][3]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [2]),
        .I1(\cal_tmp[8]_68 ),
        .I2(\cal_tmp[8]_carry_n_11 ),
        .O(\loop[8].remd_tmp[9][3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][4]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [3]),
        .I1(\cal_tmp[8]_68 ),
        .I2(\cal_tmp[8]_carry__0_n_14 ),
        .O(\loop[8].remd_tmp[9][4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][5]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [4]),
        .I1(\cal_tmp[8]_68 ),
        .I2(\cal_tmp[8]_carry__0_n_13 ),
        .O(\loop[8].remd_tmp[9][5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][6]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [5]),
        .I1(\cal_tmp[8]_68 ),
        .I2(\cal_tmp[8]_carry__0_n_12 ),
        .O(\loop[8].remd_tmp[9][6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][7]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [6]),
        .I1(\cal_tmp[8]_68 ),
        .I2(\cal_tmp[8]_carry__0_n_11 ),
        .O(\loop[8].remd_tmp[9][7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][8]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [7]),
        .I1(\cal_tmp[8]_68 ),
        .I2(\cal_tmp[8]_carry__1_n_14 ),
        .O(\loop[8].remd_tmp[9][8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][9]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [8]),
        .I1(\cal_tmp[8]_68 ),
        .I2(\cal_tmp[8]_carry__1_n_13 ),
        .O(\loop[8].remd_tmp[9][9]_i_1_n_7 ));
  FDRE \loop[8].remd_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][0]_i_1_n_7 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [0]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][10]_i_1_n_7 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [10]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][11]_i_1_n_7 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [11]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][12]_i_1_n_7 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [12]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][13]_i_1_n_7 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [13]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][14]_i_1_n_7 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [14]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][15]_i_1_n_7 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [15]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][16]_i_1_n_7 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [16]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][17]_i_1_n_7 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [17]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][18]_i_1_n_7 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [18]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][19]_i_1_n_7 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [19]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][1]_i_1_n_7 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [1]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][20]_i_1_n_7 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [20]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][21]_i_1_n_7 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [21]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][22]_i_1_n_7 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [22]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][23]_i_1_n_7 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [23]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][2]_i_1_n_7 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [2]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][3]_i_1_n_7 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [3]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][4]_i_1_n_7 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [4]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][5]_i_1_n_7 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [5]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][6]_i_1_n_7 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [6]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][7]_i_1_n_7 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [7]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][8]_i_1_n_7 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [8]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][9]_i_1_n_7 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[9].dividend_tmp_reg[10] " *) 
  (* srl_name = "inst/\sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[9].dividend_tmp_reg[10][27]_srl12 " *) 
  SRL16E \loop[9].dividend_tmp_reg[10][27]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_fu_611_p0[4]),
        .Q(\loop[9].dividend_tmp_reg[10][27]_srl12_n_7 ));
  FDRE \loop[9].dividend_tmp_reg[10][28]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].dividend_tmp_reg[9][27]_srl11_n_7 ),
        .Q(\loop[9].dividend_tmp_reg[10][28]__0_n_7 ),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [0]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [0]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [10]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [10]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [11]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [11]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [12]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [12]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [13]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [13]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [14]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [14]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [15]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [15]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [1]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [1]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [2]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [2]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [3]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [3]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [4]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [4]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [5]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [5]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [6]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [6]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [7]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [7]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [8]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [8]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [9]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][0]_i_1 
       (.I0(\loop[8].dividend_tmp_reg[9][28]__0_n_7 ),
        .I1(\cal_tmp[9]_69 ),
        .I2(\cal_tmp[9]_carry_n_14 ),
        .O(\loop[9].remd_tmp[10][0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][10]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [9]),
        .I1(\cal_tmp[9]_69 ),
        .I2(\cal_tmp[9]_carry__1_n_12 ),
        .O(\loop[9].remd_tmp[10][10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][11]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [10]),
        .I1(\cal_tmp[9]_69 ),
        .I2(\cal_tmp[9]_carry__1_n_11 ),
        .O(\loop[9].remd_tmp[10][11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][12]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [11]),
        .I1(\cal_tmp[9]_69 ),
        .I2(\cal_tmp[9]_carry__2_n_14 ),
        .O(\loop[9].remd_tmp[10][12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][13]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [12]),
        .I1(\cal_tmp[9]_69 ),
        .I2(\cal_tmp[9]_carry__2_n_13 ),
        .O(\loop[9].remd_tmp[10][13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][14]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [13]),
        .I1(\cal_tmp[9]_69 ),
        .I2(\cal_tmp[9]_carry__2_n_12 ),
        .O(\loop[9].remd_tmp[10][14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][15]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [14]),
        .I1(\cal_tmp[9]_69 ),
        .I2(\cal_tmp[9]_carry__2_n_11 ),
        .O(\loop[9].remd_tmp[10][15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][16]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [15]),
        .I1(\cal_tmp[9]_69 ),
        .I2(\cal_tmp[9]_carry__3_n_14 ),
        .O(\loop[9].remd_tmp[10][16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][17]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [16]),
        .I1(\cal_tmp[9]_69 ),
        .I2(\cal_tmp[9]_carry__3_n_13 ),
        .O(\loop[9].remd_tmp[10][17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][18]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [17]),
        .I1(\cal_tmp[9]_69 ),
        .I2(\cal_tmp[9]_carry__3_n_12 ),
        .O(\loop[9].remd_tmp[10][18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][19]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [18]),
        .I1(\cal_tmp[9]_69 ),
        .I2(\cal_tmp[9]_carry__3_n_11 ),
        .O(\loop[9].remd_tmp[10][19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][1]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [0]),
        .I1(\cal_tmp[9]_69 ),
        .I2(\cal_tmp[9]_carry_n_13 ),
        .O(\loop[9].remd_tmp[10][1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][20]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [19]),
        .I1(\cal_tmp[9]_69 ),
        .I2(\cal_tmp[9]_carry__4_n_14 ),
        .O(\loop[9].remd_tmp[10][20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][21]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [20]),
        .I1(\cal_tmp[9]_69 ),
        .I2(\cal_tmp[9]_carry__4_n_13 ),
        .O(\loop[9].remd_tmp[10][21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][22]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [21]),
        .I1(\cal_tmp[9]_69 ),
        .I2(\cal_tmp[9]_carry__4_n_12 ),
        .O(\loop[9].remd_tmp[10][22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][23]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [22]),
        .I1(\cal_tmp[9]_69 ),
        .I2(\cal_tmp[9]_carry__4_n_11 ),
        .O(\loop[9].remd_tmp[10][23]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][24]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [23]),
        .I1(\cal_tmp[9]_69 ),
        .I2(\cal_tmp[9]_carry__5_n_14 ),
        .O(\loop[9].remd_tmp[10][24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][2]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [1]),
        .I1(\cal_tmp[9]_69 ),
        .I2(\cal_tmp[9]_carry_n_12 ),
        .O(\loop[9].remd_tmp[10][2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][3]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [2]),
        .I1(\cal_tmp[9]_69 ),
        .I2(\cal_tmp[9]_carry_n_11 ),
        .O(\loop[9].remd_tmp[10][3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][4]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [3]),
        .I1(\cal_tmp[9]_69 ),
        .I2(\cal_tmp[9]_carry__0_n_14 ),
        .O(\loop[9].remd_tmp[10][4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][5]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [4]),
        .I1(\cal_tmp[9]_69 ),
        .I2(\cal_tmp[9]_carry__0_n_13 ),
        .O(\loop[9].remd_tmp[10][5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][6]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [5]),
        .I1(\cal_tmp[9]_69 ),
        .I2(\cal_tmp[9]_carry__0_n_12 ),
        .O(\loop[9].remd_tmp[10][6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][7]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [6]),
        .I1(\cal_tmp[9]_69 ),
        .I2(\cal_tmp[9]_carry__0_n_11 ),
        .O(\loop[9].remd_tmp[10][7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][8]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [7]),
        .I1(\cal_tmp[9]_69 ),
        .I2(\cal_tmp[9]_carry__1_n_14 ),
        .O(\loop[9].remd_tmp[10][8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][9]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [8]),
        .I1(\cal_tmp[9]_69 ),
        .I2(\cal_tmp[9]_carry__1_n_13 ),
        .O(\loop[9].remd_tmp[10][9]_i_1_n_7 ));
  FDRE \loop[9].remd_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][0]_i_1_n_7 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [0]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][10]_i_1_n_7 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [10]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][11]_i_1_n_7 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [11]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][12]_i_1_n_7 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [12]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][13]_i_1_n_7 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [13]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][14]_i_1_n_7 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [14]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][15]_i_1_n_7 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [15]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][16]_i_1_n_7 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [16]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][17]_i_1_n_7 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [17]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][18]_i_1_n_7 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [18]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][19]_i_1_n_7 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [19]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][1]_i_1_n_7 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [1]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][20]_i_1_n_7 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [20]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][21]_i_1_n_7 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [21]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][22]_i_1_n_7 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [22]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][23]_i_1_n_7 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [23]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][24]_i_1_n_7 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [24]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][2]_i_1_n_7 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [2]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][3]_i_1_n_7 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [3]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][4]_i_1_n_7 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [4]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][5]_i_1_n_7 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [5]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][6]_i_1_n_7 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [6]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][7]_i_1_n_7 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [7]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][8]_i_1_n_7 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [8]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][9]_i_1_n_7 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \quot[3]_i_5 
       (.I0(\loop[28].dividend_tmp_reg[29]_0 ),
        .O(\quot[3]_i_5_n_7 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \quot_reg[11]_i_1 
       (.CI(\quot_reg[7]_i_1_n_7 ),
        .CO({\quot_reg[11]_i_1_n_7 ,\quot_reg[11]_i_1_n_8 ,\quot_reg[11]_i_1_n_9 ,\quot_reg[11]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\loop[28].sign_tmp_reg[29][1]__0_1 ),
        .S(\quot_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \quot_reg[15]_i_1 
       (.CI(\quot_reg[11]_i_1_n_7 ),
        .CO({\NLW_quot_reg[15]_i_1_CO_UNCONNECTED [3],\quot_reg[15]_i_1_n_8 ,\quot_reg[15]_i_1_n_9 ,\quot_reg[15]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\loop[28].sign_tmp_reg[29][1]__0_2 ),
        .S(\quot_reg[15] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \quot_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\quot_reg[3]_i_1_n_7 ,\quot_reg[3]_i_1_n_8 ,\quot_reg[3]_i_1_n_9 ,\quot_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\0 }),
        .O(O),
        .S({S,\quot[3]_i_5_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \quot_reg[7]_i_1 
       (.CI(\quot_reg[3]_i_1_n_7 ),
        .CO({\quot_reg[7]_i_1_n_7 ,\quot_reg[7]_i_1_n_8 ,\quot_reg[7]_i_1_n_9 ,\quot_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\loop[28].sign_tmp_reg[29][1]__0_0 ),
        .S(\quot_reg[7] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_xbuf_V
   (q0,
    icmp_ln59_reg_890,
    Q,
    \q0_reg[0] ,
    i_6_reg_391_reg,
    ram_reg_0_15_0_0_i_2__2,
    ap_enable_reg_pp5_iter1,
    ap_enable_reg_pp6_iter0,
    E,
    ap_clk,
    d0);
  output [15:0]q0;
  input icmp_ln59_reg_890;
  input [3:0]Q;
  input [3:0]\q0_reg[0] ;
  input [3:0]i_6_reg_391_reg;
  input [1:0]ram_reg_0_15_0_0_i_2__2;
  input ap_enable_reg_pp5_iter1;
  input ap_enable_reg_pp6_iter0;
  input [0:0]E;
  input ap_clk;
  input [15:0]d0;

  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp5_iter1;
  wire ap_enable_reg_pp6_iter0;
  wire [15:0]d0;
  wire [3:0]i_6_reg_391_reg;
  wire icmp_ln59_reg_890;
  wire [15:0]q0;
  wire [3:0]\q0_reg[0] ;
  wire [1:0]ram_reg_0_15_0_0_i_2__2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_xbuf_V_ram_9 loss_derivative_xbuf_V_ram_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp5_iter1(ap_enable_reg_pp5_iter1),
        .ap_enable_reg_pp6_iter0(ap_enable_reg_pp6_iter0),
        .d0(d0),
        .i_6_reg_391_reg(i_6_reg_391_reg),
        .icmp_ln59_reg_890(icmp_ln59_reg_890),
        .q0(q0),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .ram_reg_0_15_0_0_i_2__2_0(ram_reg_0_15_0_0_i_2__2));
endmodule

(* ORIG_REF_NAME = "loss_derivative_xbuf_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_xbuf_V_0
   (q0,
    D,
    ap_enable_reg_pp3_iter0,
    Q,
    i_3_reg_346_reg,
    \q0_reg[0] ,
    i_4_reg_369_reg,
    ap_enable_reg_pp2_iter1,
    ap_enable_reg_pp4_iter0,
    icmp_ln42_reg_795,
    ap_clk,
    d0);
  output [15:0]q0;
  output [3:0]D;
  input ap_enable_reg_pp3_iter0;
  input [2:0]Q;
  input [3:0]i_3_reg_346_reg;
  input [3:0]\q0_reg[0] ;
  input [3:0]i_4_reg_369_reg;
  input ap_enable_reg_pp2_iter1;
  input ap_enable_reg_pp4_iter0;
  input icmp_ln42_reg_795;
  input ap_clk;
  input [15:0]d0;

  wire [3:0]D;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp4_iter0;
  wire [15:0]d0;
  wire [3:0]i_3_reg_346_reg;
  wire [3:0]i_4_reg_369_reg;
  wire icmp_ln42_reg_795;
  wire [15:0]q0;
  wire [3:0]\q0_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_xbuf_V_ram_4 loss_derivative_xbuf_V_ram_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .ap_enable_reg_pp3_iter0(ap_enable_reg_pp3_iter0),
        .ap_enable_reg_pp4_iter0(ap_enable_reg_pp4_iter0),
        .d0(d0),
        .i_3_reg_346_reg(i_3_reg_346_reg),
        .i_4_reg_369_reg(i_4_reg_369_reg),
        .icmp_ln42_reg_795(icmp_ln42_reg_795),
        .q0(q0),
        .\q0_reg[0]_0 (\q0_reg[0] ));
endmodule

(* ORIG_REF_NAME = "loss_derivative_xbuf_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_xbuf_V_1
   (d0,
    q0,
    zext_ln53_reg_842_pp4_iter46_reg_reg,
    Q,
    \q0_reg[0] ,
    ap_enable_reg_pp5_iter0,
    i_5_reg_380_reg,
    ap_enable_reg_pp4_iter47,
    icmp_ln52_reg_838_pp4_iter46_reg,
    icmp_ln59_reg_890,
    ap_clk,
    dout);
  output [15:0]d0;
  output [2:0]q0;
  input [3:0]zext_ln53_reg_842_pp4_iter46_reg_reg;
  input [1:0]Q;
  input [3:0]\q0_reg[0] ;
  input ap_enable_reg_pp5_iter0;
  input [3:0]i_5_reg_380_reg;
  input ap_enable_reg_pp4_iter47;
  input icmp_ln52_reg_838_pp4_iter46_reg;
  input icmp_ln59_reg_890;
  input ap_clk;
  input [15:0]dout;

  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp4_iter47;
  wire ap_enable_reg_pp5_iter0;
  wire [15:0]d0;
  wire [15:0]dout;
  wire [3:0]i_5_reg_380_reg;
  wire icmp_ln52_reg_838_pp4_iter46_reg;
  wire icmp_ln59_reg_890;
  wire [2:0]q0;
  wire [3:0]\q0_reg[0] ;
  wire [3:0]zext_ln53_reg_842_pp4_iter46_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_xbuf_V_ram_3 loss_derivative_xbuf_V_ram_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp4_iter47(ap_enable_reg_pp4_iter47),
        .ap_enable_reg_pp5_iter0(ap_enable_reg_pp5_iter0),
        .d0(d0),
        .dout(dout),
        .i_5_reg_380_reg(i_5_reg_380_reg),
        .icmp_ln52_reg_838_pp4_iter46_reg(icmp_ln52_reg_838_pp4_iter46_reg),
        .icmp_ln59_reg_890(icmp_ln59_reg_890),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[15]_0 (q0),
        .zext_ln53_reg_842_pp4_iter46_reg_reg(zext_ln53_reg_842_pp4_iter46_reg_reg));
endmodule

(* ORIG_REF_NAME = "loss_derivative_xbuf_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_xbuf_V_2
   (D,
    E,
    d0,
    ap_enable_reg_pp1_iter0,
    Q,
    out,
    \q0_reg[0] ,
    i_2_reg_335_reg,
    ap_enable_reg_pp2_iter0,
    \max_V_1_reg_325_reg[15] ,
    icmp_ln36_reg_771,
    ap_enable_reg_pp1_iter1,
    \max_V_1_reg_325_reg[15]_i_3 ,
    \q0_reg[0]_0 ,
    ap_clk,
    \q0_reg[15] ,
    p_0_in__0);
  output [15:0]D;
  output [0:0]E;
  output [15:0]d0;
  input ap_enable_reg_pp1_iter0;
  input [2:0]Q;
  input [3:0]out;
  input [3:0]\q0_reg[0] ;
  input [3:0]i_2_reg_335_reg;
  input ap_enable_reg_pp2_iter0;
  input [15:0]\max_V_1_reg_325_reg[15] ;
  input icmp_ln36_reg_771;
  input ap_enable_reg_pp1_iter1;
  input [15:0]\max_V_1_reg_325_reg[15]_i_3 ;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;
  input [15:0]\q0_reg[15] ;
  input p_0_in__0;

  wire [15:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp2_iter0;
  wire [15:0]d0;
  wire [3:0]i_2_reg_335_reg;
  wire icmp_ln36_reg_771;
  wire [15:0]\max_V_1_reg_325_reg[15] ;
  wire [15:0]\max_V_1_reg_325_reg[15]_i_3 ;
  wire [3:0]out;
  wire p_0_in__0;
  wire [3:0]\q0_reg[0] ;
  wire [0:0]\q0_reg[0]_0 ;
  wire [15:0]\q0_reg[15] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_xbuf_V_ram loss_derivative_xbuf_V_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .d0(d0),
        .i_2_reg_335_reg(i_2_reg_335_reg),
        .icmp_ln36_reg_771(icmp_ln36_reg_771),
        .\max_V_1_reg_325_reg[15] (\max_V_1_reg_325_reg[15] ),
        .\max_V_1_reg_325_reg[15]_i_3_0 (\max_V_1_reg_325_reg[15]_i_3 ),
        .out(out),
        .p_0_in__0(p_0_in__0),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[15]_0 (\q0_reg[15] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_xbuf_V_ram
   (D,
    E,
    d0,
    ap_enable_reg_pp1_iter0,
    Q,
    out,
    \q0_reg[0]_0 ,
    i_2_reg_335_reg,
    ap_enable_reg_pp2_iter0,
    \max_V_1_reg_325_reg[15] ,
    icmp_ln36_reg_771,
    ap_enable_reg_pp1_iter1,
    \max_V_1_reg_325_reg[15]_i_3_0 ,
    \q0_reg[0]_1 ,
    ap_clk,
    \q0_reg[15]_0 ,
    p_0_in__0);
  output [15:0]D;
  output [0:0]E;
  output [15:0]d0;
  input ap_enable_reg_pp1_iter0;
  input [2:0]Q;
  input [3:0]out;
  input [3:0]\q0_reg[0]_0 ;
  input [3:0]i_2_reg_335_reg;
  input ap_enable_reg_pp2_iter0;
  input [15:0]\max_V_1_reg_325_reg[15] ;
  input icmp_ln36_reg_771;
  input ap_enable_reg_pp1_iter1;
  input [15:0]\max_V_1_reg_325_reg[15]_i_3_0 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;
  input [15:0]\q0_reg[15]_0 ;
  input p_0_in__0;

  wire [15:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]addr0;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp2_iter0;
  wire [15:0]d0;
  wire [3:0]i_2_reg_335_reg;
  wire icmp_ln36_reg_771;
  wire \max_V_1_reg_325[15]_i_10_n_7 ;
  wire \max_V_1_reg_325[15]_i_11_n_7 ;
  wire \max_V_1_reg_325[15]_i_12_n_7 ;
  wire \max_V_1_reg_325[15]_i_13_n_7 ;
  wire \max_V_1_reg_325[15]_i_14_n_7 ;
  wire \max_V_1_reg_325[15]_i_15_n_7 ;
  wire \max_V_1_reg_325[15]_i_16_n_7 ;
  wire \max_V_1_reg_325[15]_i_17_n_7 ;
  wire \max_V_1_reg_325[15]_i_18_n_7 ;
  wire \max_V_1_reg_325[15]_i_19_n_7 ;
  wire \max_V_1_reg_325[15]_i_20_n_7 ;
  wire \max_V_1_reg_325[15]_i_5_n_7 ;
  wire \max_V_1_reg_325[15]_i_6_n_7 ;
  wire \max_V_1_reg_325[15]_i_7_n_7 ;
  wire \max_V_1_reg_325[15]_i_8_n_7 ;
  wire \max_V_1_reg_325[15]_i_9_n_7 ;
  wire [15:0]\max_V_1_reg_325_reg[15] ;
  wire [15:0]\max_V_1_reg_325_reg[15]_i_3_0 ;
  wire \max_V_1_reg_325_reg[15]_i_3_n_10 ;
  wire \max_V_1_reg_325_reg[15]_i_3_n_8 ;
  wire \max_V_1_reg_325_reg[15]_i_3_n_9 ;
  wire \max_V_1_reg_325_reg[15]_i_4_n_10 ;
  wire \max_V_1_reg_325_reg[15]_i_4_n_7 ;
  wire \max_V_1_reg_325_reg[15]_i_4_n_8 ;
  wire \max_V_1_reg_325_reg[15]_i_4_n_9 ;
  wire [3:0]out;
  wire p_0_in__0;
  wire p_1_in;
  wire [15:0]q00;
  wire [3:0]\q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire [15:0]\q0_reg[15]_0 ;
  wire \q0_reg_n_7_[0] ;
  wire \q0_reg_n_7_[10] ;
  wire \q0_reg_n_7_[11] ;
  wire \q0_reg_n_7_[12] ;
  wire \q0_reg_n_7_[13] ;
  wire \q0_reg_n_7_[14] ;
  wire \q0_reg_n_7_[15] ;
  wire \q0_reg_n_7_[1] ;
  wire \q0_reg_n_7_[2] ;
  wire \q0_reg_n_7_[3] ;
  wire \q0_reg_n_7_[4] ;
  wire \q0_reg_n_7_[5] ;
  wire \q0_reg_n_7_[6] ;
  wire \q0_reg_n_7_[7] ;
  wire \q0_reg_n_7_[8] ;
  wire \q0_reg_n_7_[9] ;
  wire ram_reg_0_15_0_0_i_10_n_7;
  wire ram_reg_0_15_0_0_i_1__2_n_10;
  wire ram_reg_0_15_0_0_i_1__2_n_7;
  wire ram_reg_0_15_0_0_i_1__2_n_8;
  wire ram_reg_0_15_0_0_i_1__2_n_9;
  wire ram_reg_0_15_0_0_i_6_n_7;
  wire ram_reg_0_15_0_0_i_7__0_n_7;
  wire ram_reg_0_15_0_0_i_8_n_7;
  wire ram_reg_0_15_0_0_i_9_n_7;
  wire ram_reg_0_15_12_12_i_1_n_10;
  wire ram_reg_0_15_12_12_i_1_n_8;
  wire ram_reg_0_15_12_12_i_1_n_9;
  wire ram_reg_0_15_12_12_i_2_n_7;
  wire ram_reg_0_15_12_12_i_3_n_7;
  wire ram_reg_0_15_12_12_i_4_n_7;
  wire ram_reg_0_15_12_12_i_5_n_7;
  wire ram_reg_0_15_4_4_i_1_n_10;
  wire ram_reg_0_15_4_4_i_1_n_7;
  wire ram_reg_0_15_4_4_i_1_n_8;
  wire ram_reg_0_15_4_4_i_1_n_9;
  wire ram_reg_0_15_4_4_i_2_n_7;
  wire ram_reg_0_15_4_4_i_3_n_7;
  wire ram_reg_0_15_4_4_i_4_n_7;
  wire ram_reg_0_15_4_4_i_5_n_7;
  wire ram_reg_0_15_8_8_i_1_n_10;
  wire ram_reg_0_15_8_8_i_1_n_7;
  wire ram_reg_0_15_8_8_i_1_n_8;
  wire ram_reg_0_15_8_8_i_1_n_9;
  wire ram_reg_0_15_8_8_i_2_n_7;
  wire ram_reg_0_15_8_8_i_3_n_7;
  wire ram_reg_0_15_8_8_i_4_n_7;
  wire ram_reg_0_15_8_8_i_5_n_7;
  wire [3:0]\NLW_max_V_1_reg_325_reg[15]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_max_V_1_reg_325_reg[15]_i_4_O_UNCONNECTED ;
  wire [3:3]NLW_ram_reg_0_15_12_12_i_1_CO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \max_V_1_reg_325[0]_i_1 
       (.I0(\max_V_1_reg_325_reg[15] [0]),
        .I1(Q[1]),
        .I2(icmp_ln36_reg_771),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\q0_reg_n_7_[0] ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \max_V_1_reg_325[10]_i_1 
       (.I0(\max_V_1_reg_325_reg[15] [10]),
        .I1(Q[1]),
        .I2(icmp_ln36_reg_771),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\q0_reg_n_7_[10] ),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \max_V_1_reg_325[11]_i_1 
       (.I0(\max_V_1_reg_325_reg[15] [11]),
        .I1(Q[1]),
        .I2(icmp_ln36_reg_771),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\q0_reg_n_7_[11] ),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \max_V_1_reg_325[12]_i_1 
       (.I0(\max_V_1_reg_325_reg[15] [12]),
        .I1(Q[1]),
        .I2(icmp_ln36_reg_771),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\q0_reg_n_7_[12] ),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \max_V_1_reg_325[13]_i_1 
       (.I0(\max_V_1_reg_325_reg[15] [13]),
        .I1(Q[1]),
        .I2(icmp_ln36_reg_771),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\q0_reg_n_7_[13] ),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \max_V_1_reg_325[14]_i_1 
       (.I0(\max_V_1_reg_325_reg[15] [14]),
        .I1(Q[1]),
        .I2(icmp_ln36_reg_771),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\q0_reg_n_7_[14] ),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \max_V_1_reg_325[15]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(icmp_ln36_reg_771),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(p_1_in),
        .O(E));
  LUT4 #(
    .INIT(16'h9009)) 
    \max_V_1_reg_325[15]_i_10 
       (.I0(\max_V_1_reg_325_reg[15]_i_3_0 [13]),
        .I1(\q0_reg_n_7_[13] ),
        .I2(\max_V_1_reg_325_reg[15]_i_3_0 [12]),
        .I3(\q0_reg_n_7_[12] ),
        .O(\max_V_1_reg_325[15]_i_10_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \max_V_1_reg_325[15]_i_11 
       (.I0(\max_V_1_reg_325_reg[15]_i_3_0 [11]),
        .I1(\q0_reg_n_7_[11] ),
        .I2(\max_V_1_reg_325_reg[15]_i_3_0 [10]),
        .I3(\q0_reg_n_7_[10] ),
        .O(\max_V_1_reg_325[15]_i_11_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \max_V_1_reg_325[15]_i_12 
       (.I0(\max_V_1_reg_325_reg[15]_i_3_0 [9]),
        .I1(\q0_reg_n_7_[9] ),
        .I2(\max_V_1_reg_325_reg[15]_i_3_0 [8]),
        .I3(\q0_reg_n_7_[8] ),
        .O(\max_V_1_reg_325[15]_i_12_n_7 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \max_V_1_reg_325[15]_i_13 
       (.I0(\q0_reg_n_7_[7] ),
        .I1(\max_V_1_reg_325_reg[15]_i_3_0 [7]),
        .I2(\q0_reg_n_7_[6] ),
        .I3(\max_V_1_reg_325_reg[15]_i_3_0 [6]),
        .O(\max_V_1_reg_325[15]_i_13_n_7 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \max_V_1_reg_325[15]_i_14 
       (.I0(\q0_reg_n_7_[5] ),
        .I1(\max_V_1_reg_325_reg[15]_i_3_0 [5]),
        .I2(\q0_reg_n_7_[4] ),
        .I3(\max_V_1_reg_325_reg[15]_i_3_0 [4]),
        .O(\max_V_1_reg_325[15]_i_14_n_7 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \max_V_1_reg_325[15]_i_15 
       (.I0(\q0_reg_n_7_[3] ),
        .I1(\max_V_1_reg_325_reg[15]_i_3_0 [3]),
        .I2(\q0_reg_n_7_[2] ),
        .I3(\max_V_1_reg_325_reg[15]_i_3_0 [2]),
        .O(\max_V_1_reg_325[15]_i_15_n_7 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \max_V_1_reg_325[15]_i_16 
       (.I0(\q0_reg_n_7_[1] ),
        .I1(\max_V_1_reg_325_reg[15]_i_3_0 [1]),
        .I2(\q0_reg_n_7_[0] ),
        .I3(\max_V_1_reg_325_reg[15]_i_3_0 [0]),
        .O(\max_V_1_reg_325[15]_i_16_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \max_V_1_reg_325[15]_i_17 
       (.I0(\max_V_1_reg_325_reg[15]_i_3_0 [7]),
        .I1(\q0_reg_n_7_[7] ),
        .I2(\max_V_1_reg_325_reg[15]_i_3_0 [6]),
        .I3(\q0_reg_n_7_[6] ),
        .O(\max_V_1_reg_325[15]_i_17_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \max_V_1_reg_325[15]_i_18 
       (.I0(\max_V_1_reg_325_reg[15]_i_3_0 [5]),
        .I1(\q0_reg_n_7_[5] ),
        .I2(\max_V_1_reg_325_reg[15]_i_3_0 [4]),
        .I3(\q0_reg_n_7_[4] ),
        .O(\max_V_1_reg_325[15]_i_18_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \max_V_1_reg_325[15]_i_19 
       (.I0(\max_V_1_reg_325_reg[15]_i_3_0 [3]),
        .I1(\q0_reg_n_7_[3] ),
        .I2(\max_V_1_reg_325_reg[15]_i_3_0 [2]),
        .I3(\q0_reg_n_7_[2] ),
        .O(\max_V_1_reg_325[15]_i_19_n_7 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \max_V_1_reg_325[15]_i_2 
       (.I0(\max_V_1_reg_325_reg[15] [15]),
        .I1(Q[1]),
        .I2(icmp_ln36_reg_771),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\q0_reg_n_7_[15] ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'h9009)) 
    \max_V_1_reg_325[15]_i_20 
       (.I0(\max_V_1_reg_325_reg[15]_i_3_0 [1]),
        .I1(\q0_reg_n_7_[1] ),
        .I2(\max_V_1_reg_325_reg[15]_i_3_0 [0]),
        .I3(\q0_reg_n_7_[0] ),
        .O(\max_V_1_reg_325[15]_i_20_n_7 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \max_V_1_reg_325[15]_i_5 
       (.I0(\max_V_1_reg_325_reg[15]_i_3_0 [15]),
        .I1(\q0_reg_n_7_[15] ),
        .I2(\q0_reg_n_7_[14] ),
        .I3(\max_V_1_reg_325_reg[15]_i_3_0 [14]),
        .O(\max_V_1_reg_325[15]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \max_V_1_reg_325[15]_i_6 
       (.I0(\q0_reg_n_7_[13] ),
        .I1(\max_V_1_reg_325_reg[15]_i_3_0 [13]),
        .I2(\q0_reg_n_7_[12] ),
        .I3(\max_V_1_reg_325_reg[15]_i_3_0 [12]),
        .O(\max_V_1_reg_325[15]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \max_V_1_reg_325[15]_i_7 
       (.I0(\q0_reg_n_7_[11] ),
        .I1(\max_V_1_reg_325_reg[15]_i_3_0 [11]),
        .I2(\q0_reg_n_7_[10] ),
        .I3(\max_V_1_reg_325_reg[15]_i_3_0 [10]),
        .O(\max_V_1_reg_325[15]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \max_V_1_reg_325[15]_i_8 
       (.I0(\q0_reg_n_7_[9] ),
        .I1(\max_V_1_reg_325_reg[15]_i_3_0 [9]),
        .I2(\q0_reg_n_7_[8] ),
        .I3(\max_V_1_reg_325_reg[15]_i_3_0 [8]),
        .O(\max_V_1_reg_325[15]_i_8_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \max_V_1_reg_325[15]_i_9 
       (.I0(\max_V_1_reg_325_reg[15]_i_3_0 [15]),
        .I1(\q0_reg_n_7_[15] ),
        .I2(\max_V_1_reg_325_reg[15]_i_3_0 [14]),
        .I3(\q0_reg_n_7_[14] ),
        .O(\max_V_1_reg_325[15]_i_9_n_7 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \max_V_1_reg_325[1]_i_1 
       (.I0(\max_V_1_reg_325_reg[15] [1]),
        .I1(Q[1]),
        .I2(icmp_ln36_reg_771),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\q0_reg_n_7_[1] ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \max_V_1_reg_325[2]_i_1 
       (.I0(\max_V_1_reg_325_reg[15] [2]),
        .I1(Q[1]),
        .I2(icmp_ln36_reg_771),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\q0_reg_n_7_[2] ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \max_V_1_reg_325[3]_i_1 
       (.I0(\max_V_1_reg_325_reg[15] [3]),
        .I1(Q[1]),
        .I2(icmp_ln36_reg_771),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\q0_reg_n_7_[3] ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \max_V_1_reg_325[4]_i_1 
       (.I0(\max_V_1_reg_325_reg[15] [4]),
        .I1(Q[1]),
        .I2(icmp_ln36_reg_771),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\q0_reg_n_7_[4] ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \max_V_1_reg_325[5]_i_1 
       (.I0(\max_V_1_reg_325_reg[15] [5]),
        .I1(Q[1]),
        .I2(icmp_ln36_reg_771),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\q0_reg_n_7_[5] ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \max_V_1_reg_325[6]_i_1 
       (.I0(\max_V_1_reg_325_reg[15] [6]),
        .I1(Q[1]),
        .I2(icmp_ln36_reg_771),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\q0_reg_n_7_[6] ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \max_V_1_reg_325[7]_i_1 
       (.I0(\max_V_1_reg_325_reg[15] [7]),
        .I1(Q[1]),
        .I2(icmp_ln36_reg_771),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\q0_reg_n_7_[7] ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \max_V_1_reg_325[8]_i_1 
       (.I0(\max_V_1_reg_325_reg[15] [8]),
        .I1(Q[1]),
        .I2(icmp_ln36_reg_771),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\q0_reg_n_7_[8] ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \max_V_1_reg_325[9]_i_1 
       (.I0(\max_V_1_reg_325_reg[15] [9]),
        .I1(Q[1]),
        .I2(icmp_ln36_reg_771),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\q0_reg_n_7_[9] ),
        .O(D[9]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \max_V_1_reg_325_reg[15]_i_3 
       (.CI(\max_V_1_reg_325_reg[15]_i_4_n_7 ),
        .CO({p_1_in,\max_V_1_reg_325_reg[15]_i_3_n_8 ,\max_V_1_reg_325_reg[15]_i_3_n_9 ,\max_V_1_reg_325_reg[15]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({\max_V_1_reg_325[15]_i_5_n_7 ,\max_V_1_reg_325[15]_i_6_n_7 ,\max_V_1_reg_325[15]_i_7_n_7 ,\max_V_1_reg_325[15]_i_8_n_7 }),
        .O(\NLW_max_V_1_reg_325_reg[15]_i_3_O_UNCONNECTED [3:0]),
        .S({\max_V_1_reg_325[15]_i_9_n_7 ,\max_V_1_reg_325[15]_i_10_n_7 ,\max_V_1_reg_325[15]_i_11_n_7 ,\max_V_1_reg_325[15]_i_12_n_7 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \max_V_1_reg_325_reg[15]_i_4 
       (.CI(1'b0),
        .CO({\max_V_1_reg_325_reg[15]_i_4_n_7 ,\max_V_1_reg_325_reg[15]_i_4_n_8 ,\max_V_1_reg_325_reg[15]_i_4_n_9 ,\max_V_1_reg_325_reg[15]_i_4_n_10 }),
        .CYINIT(1'b0),
        .DI({\max_V_1_reg_325[15]_i_13_n_7 ,\max_V_1_reg_325[15]_i_14_n_7 ,\max_V_1_reg_325[15]_i_15_n_7 ,\max_V_1_reg_325[15]_i_16_n_7 }),
        .O(\NLW_max_V_1_reg_325_reg[15]_i_4_O_UNCONNECTED [3:0]),
        .S({\max_V_1_reg_325[15]_i_17_n_7 ,\max_V_1_reg_325[15]_i_18_n_7 ,\max_V_1_reg_325[15]_i_19_n_7 ,\max_V_1_reg_325[15]_i_20_n_7 }));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(q00[0]),
        .Q(\q0_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(q00[10]),
        .Q(\q0_reg_n_7_[10] ),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(q00[11]),
        .Q(\q0_reg_n_7_[11] ),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(q00[12]),
        .Q(\q0_reg_n_7_[12] ),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(q00[13]),
        .Q(\q0_reg_n_7_[13] ),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(q00[14]),
        .Q(\q0_reg_n_7_[14] ),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(q00[15]),
        .Q(\q0_reg_n_7_[15] ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(q00[1]),
        .Q(\q0_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(q00[2]),
        .Q(\q0_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(q00[3]),
        .Q(\q0_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(q00[4]),
        .Q(\q0_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(q00[5]),
        .Q(\q0_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(q00[6]),
        .Q(\q0_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(q00[7]),
        .Q(\q0_reg_n_7_[7] ),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(q00[8]),
        .Q(\q0_reg_n_7_[8] ),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(q00[9]),
        .Q(\q0_reg_n_7_[9] ),
        .R(1'b0));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "xbuf_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(\q0_reg[15]_0 [0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_15_0_0_i_10
       (.I0(\q0_reg_n_7_[0] ),
        .I1(\max_V_1_reg_325_reg[15]_i_3_0 [0]),
        .O(ram_reg_0_15_0_0_i_10_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_0_0_i_1__2
       (.CI(1'b0),
        .CO({ram_reg_0_15_0_0_i_1__2_n_7,ram_reg_0_15_0_0_i_1__2_n_8,ram_reg_0_15_0_0_i_1__2_n_9,ram_reg_0_15_0_0_i_1__2_n_10}),
        .CYINIT(1'b1),
        .DI({\q0_reg_n_7_[3] ,\q0_reg_n_7_[2] ,\q0_reg_n_7_[1] ,\q0_reg_n_7_[0] }),
        .O(d0[3:0]),
        .S({ram_reg_0_15_0_0_i_7__0_n_7,ram_reg_0_15_0_0_i_8_n_7,ram_reg_0_15_0_0_i_9_n_7,ram_reg_0_15_0_0_i_10_n_7}));
  LUT6 #(
    .INIT(64'hF780FFFFF7800000)) 
    ram_reg_0_15_0_0_i_2
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(Q[1]),
        .I2(out[0]),
        .I3(\q0_reg[0]_0 [0]),
        .I4(ram_reg_0_15_0_0_i_6_n_7),
        .I5(i_2_reg_335_reg[0]),
        .O(addr0[0]));
  LUT6 #(
    .INIT(64'hF780FFFFF7800000)) 
    ram_reg_0_15_0_0_i_3
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(Q[1]),
        .I2(out[1]),
        .I3(\q0_reg[0]_0 [1]),
        .I4(ram_reg_0_15_0_0_i_6_n_7),
        .I5(i_2_reg_335_reg[1]),
        .O(addr0[1]));
  LUT6 #(
    .INIT(64'hF780FFFFF7800000)) 
    ram_reg_0_15_0_0_i_4
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(Q[1]),
        .I2(out[2]),
        .I3(\q0_reg[0]_0 [2]),
        .I4(ram_reg_0_15_0_0_i_6_n_7),
        .I5(i_2_reg_335_reg[2]),
        .O(addr0[2]));
  LUT6 #(
    .INIT(64'hF780FFFFF7800000)) 
    ram_reg_0_15_0_0_i_5
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(Q[1]),
        .I2(out[3]),
        .I3(\q0_reg[0]_0 [3]),
        .I4(ram_reg_0_15_0_0_i_6_n_7),
        .I5(i_2_reg_335_reg[3]),
        .O(addr0[3]));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_0_15_0_0_i_6
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(Q[2]),
        .O(ram_reg_0_15_0_0_i_6_n_7));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_15_0_0_i_7__0
       (.I0(\q0_reg_n_7_[3] ),
        .I1(\max_V_1_reg_325_reg[15]_i_3_0 [3]),
        .O(ram_reg_0_15_0_0_i_7__0_n_7));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_15_0_0_i_8
       (.I0(\q0_reg_n_7_[2] ),
        .I1(\max_V_1_reg_325_reg[15]_i_3_0 [2]),
        .O(ram_reg_0_15_0_0_i_8_n_7));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_15_0_0_i_9
       (.I0(\q0_reg_n_7_[1] ),
        .I1(\max_V_1_reg_325_reg[15]_i_3_0 [1]),
        .O(ram_reg_0_15_0_0_i_9_n_7));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "xbuf_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(\q0_reg[15]_0 [10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "xbuf_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(\q0_reg[15]_0 [11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "xbuf_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(\q0_reg[15]_0 [12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_12_12_i_1
       (.CI(ram_reg_0_15_8_8_i_1_n_7),
        .CO({NLW_ram_reg_0_15_12_12_i_1_CO_UNCONNECTED[3],ram_reg_0_15_12_12_i_1_n_8,ram_reg_0_15_12_12_i_1_n_9,ram_reg_0_15_12_12_i_1_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,\q0_reg_n_7_[14] ,\q0_reg_n_7_[13] ,\q0_reg_n_7_[12] }),
        .O(d0[15:12]),
        .S({ram_reg_0_15_12_12_i_2_n_7,ram_reg_0_15_12_12_i_3_n_7,ram_reg_0_15_12_12_i_4_n_7,ram_reg_0_15_12_12_i_5_n_7}));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_15_12_12_i_2
       (.I0(\max_V_1_reg_325_reg[15]_i_3_0 [15]),
        .I1(\q0_reg_n_7_[15] ),
        .O(ram_reg_0_15_12_12_i_2_n_7));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_15_12_12_i_3
       (.I0(\q0_reg_n_7_[14] ),
        .I1(\max_V_1_reg_325_reg[15]_i_3_0 [14]),
        .O(ram_reg_0_15_12_12_i_3_n_7));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_15_12_12_i_4
       (.I0(\q0_reg_n_7_[13] ),
        .I1(\max_V_1_reg_325_reg[15]_i_3_0 [13]),
        .O(ram_reg_0_15_12_12_i_4_n_7));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_15_12_12_i_5
       (.I0(\q0_reg_n_7_[12] ),
        .I1(\max_V_1_reg_325_reg[15]_i_3_0 [12]),
        .O(ram_reg_0_15_12_12_i_5_n_7));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "xbuf_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(\q0_reg[15]_0 [13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "xbuf_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(\q0_reg[15]_0 [14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "xbuf_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(\q0_reg[15]_0 [15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "xbuf_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(\q0_reg[15]_0 [1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "xbuf_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(\q0_reg[15]_0 [2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "xbuf_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(\q0_reg[15]_0 [3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "xbuf_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(\q0_reg[15]_0 [4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_4_4_i_1
       (.CI(ram_reg_0_15_0_0_i_1__2_n_7),
        .CO({ram_reg_0_15_4_4_i_1_n_7,ram_reg_0_15_4_4_i_1_n_8,ram_reg_0_15_4_4_i_1_n_9,ram_reg_0_15_4_4_i_1_n_10}),
        .CYINIT(1'b0),
        .DI({\q0_reg_n_7_[7] ,\q0_reg_n_7_[6] ,\q0_reg_n_7_[5] ,\q0_reg_n_7_[4] }),
        .O(d0[7:4]),
        .S({ram_reg_0_15_4_4_i_2_n_7,ram_reg_0_15_4_4_i_3_n_7,ram_reg_0_15_4_4_i_4_n_7,ram_reg_0_15_4_4_i_5_n_7}));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_15_4_4_i_2
       (.I0(\q0_reg_n_7_[7] ),
        .I1(\max_V_1_reg_325_reg[15]_i_3_0 [7]),
        .O(ram_reg_0_15_4_4_i_2_n_7));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_15_4_4_i_3
       (.I0(\q0_reg_n_7_[6] ),
        .I1(\max_V_1_reg_325_reg[15]_i_3_0 [6]),
        .O(ram_reg_0_15_4_4_i_3_n_7));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_15_4_4_i_4
       (.I0(\q0_reg_n_7_[5] ),
        .I1(\max_V_1_reg_325_reg[15]_i_3_0 [5]),
        .O(ram_reg_0_15_4_4_i_4_n_7));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_15_4_4_i_5
       (.I0(\q0_reg_n_7_[4] ),
        .I1(\max_V_1_reg_325_reg[15]_i_3_0 [4]),
        .O(ram_reg_0_15_4_4_i_5_n_7));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "xbuf_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(\q0_reg[15]_0 [5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "xbuf_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(\q0_reg[15]_0 [6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "xbuf_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(\q0_reg[15]_0 [7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "xbuf_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(\q0_reg[15]_0 [8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_8_8_i_1
       (.CI(ram_reg_0_15_4_4_i_1_n_7),
        .CO({ram_reg_0_15_8_8_i_1_n_7,ram_reg_0_15_8_8_i_1_n_8,ram_reg_0_15_8_8_i_1_n_9,ram_reg_0_15_8_8_i_1_n_10}),
        .CYINIT(1'b0),
        .DI({\q0_reg_n_7_[11] ,\q0_reg_n_7_[10] ,\q0_reg_n_7_[9] ,\q0_reg_n_7_[8] }),
        .O(d0[11:8]),
        .S({ram_reg_0_15_8_8_i_2_n_7,ram_reg_0_15_8_8_i_3_n_7,ram_reg_0_15_8_8_i_4_n_7,ram_reg_0_15_8_8_i_5_n_7}));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_15_8_8_i_2
       (.I0(\q0_reg_n_7_[11] ),
        .I1(\max_V_1_reg_325_reg[15]_i_3_0 [11]),
        .O(ram_reg_0_15_8_8_i_2_n_7));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_15_8_8_i_3
       (.I0(\q0_reg_n_7_[10] ),
        .I1(\max_V_1_reg_325_reg[15]_i_3_0 [10]),
        .O(ram_reg_0_15_8_8_i_3_n_7));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_15_8_8_i_4
       (.I0(\q0_reg_n_7_[9] ),
        .I1(\max_V_1_reg_325_reg[15]_i_3_0 [9]),
        .O(ram_reg_0_15_8_8_i_4_n_7));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_15_8_8_i_5
       (.I0(\q0_reg_n_7_[8] ),
        .I1(\max_V_1_reg_325_reg[15]_i_3_0 [8]),
        .O(ram_reg_0_15_8_8_i_5_n_7));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "xbuf_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(\q0_reg[15]_0 [9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "loss_derivative_xbuf_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_xbuf_V_ram_3
   (d0,
    \q0_reg[15]_0 ,
    zext_ln53_reg_842_pp4_iter46_reg_reg,
    Q,
    \q0_reg[0]_0 ,
    ap_enable_reg_pp5_iter0,
    i_5_reg_380_reg,
    ap_enable_reg_pp4_iter47,
    icmp_ln52_reg_838_pp4_iter46_reg,
    icmp_ln59_reg_890,
    ap_clk,
    dout);
  output [15:0]d0;
  output [2:0]\q0_reg[15]_0 ;
  input [3:0]zext_ln53_reg_842_pp4_iter46_reg_reg;
  input [1:0]Q;
  input [3:0]\q0_reg[0]_0 ;
  input ap_enable_reg_pp5_iter0;
  input [3:0]i_5_reg_380_reg;
  input ap_enable_reg_pp4_iter47;
  input icmp_ln52_reg_838_pp4_iter46_reg;
  input icmp_ln59_reg_890;
  input ap_clk;
  input [15:0]dout;

  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp4_iter47;
  wire ap_enable_reg_pp5_iter0;
  wire [15:0]d0;
  wire [15:0]dout;
  wire [3:0]i_5_reg_380_reg;
  wire icmp_ln52_reg_838_pp4_iter46_reg;
  wire icmp_ln59_reg_890;
  wire p_0_in__2;
  wire probs_V_ce0;
  wire [15:0]q00;
  wire [3:0]\q0_reg[0]_0 ;
  wire [2:0]\q0_reg[15]_0 ;
  wire ram_reg_0_15_0_0_i_2__0_n_7;
  wire ram_reg_0_15_0_0_i_3__1_n_7;
  wire ram_reg_0_15_0_0_i_4__1_n_7;
  wire ram_reg_0_15_0_0_i_5__1_n_7;
  wire ram_reg_0_15_13_13_i_1_n_10;
  wire ram_reg_0_15_13_13_i_1_n_9;
  wire ram_reg_0_15_13_13_i_2_n_7;
  wire ram_reg_0_15_13_13_i_3_n_7;
  wire ram_reg_0_15_13_13_i_4_n_7;
  wire ram_reg_0_15_13_13_i_5_n_7;
  wire [3:0]zext_ln53_reg_842_pp4_iter46_reg_reg;
  wire [3:2]NLW_ram_reg_0_15_13_13_i_1_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_15_13_13_i_1_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'hFFF8)) 
    \q0[15]_i_1__2 
       (.I0(ap_enable_reg_pp5_iter0),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp4_iter47),
        .O(probs_V_ce0));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(probs_V_ce0),
        .D(q00[0]),
        .Q(d0[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(probs_V_ce0),
        .D(q00[10]),
        .Q(d0[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(probs_V_ce0),
        .D(q00[11]),
        .Q(d0[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(probs_V_ce0),
        .D(q00[12]),
        .Q(d0[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(probs_V_ce0),
        .D(q00[13]),
        .Q(\q0_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(probs_V_ce0),
        .D(q00[14]),
        .Q(\q0_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(probs_V_ce0),
        .D(q00[15]),
        .Q(\q0_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(probs_V_ce0),
        .D(q00[1]),
        .Q(d0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(probs_V_ce0),
        .D(q00[2]),
        .Q(d0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(probs_V_ce0),
        .D(q00[3]),
        .Q(d0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(probs_V_ce0),
        .D(q00[4]),
        .Q(d0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(probs_V_ce0),
        .D(q00[5]),
        .Q(d0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(probs_V_ce0),
        .D(q00[6]),
        .Q(d0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(probs_V_ce0),
        .D(q00[7]),
        .Q(d0[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(probs_V_ce0),
        .D(q00[8]),
        .Q(d0[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(probs_V_ce0),
        .D(q00[9]),
        .Q(d0[9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "probs_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(ram_reg_0_15_0_0_i_2__0_n_7),
        .A1(ram_reg_0_15_0_0_i_3__1_n_7),
        .A2(ram_reg_0_15_0_0_i_4__1_n_7),
        .A3(ram_reg_0_15_0_0_i_5__1_n_7),
        .A4(1'b0),
        .D(dout[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  LUT2 #(
    .INIT(4'h4)) 
    ram_reg_0_15_0_0_i_1__1
       (.I0(icmp_ln52_reg_838_pp4_iter46_reg),
        .I1(ap_enable_reg_pp4_iter47),
        .O(p_0_in__2));
  LUT6 #(
    .INIT(64'hFFE2E2E200E2E2E2)) 
    ram_reg_0_15_0_0_i_2__0
       (.I0(zext_ln53_reg_842_pp4_iter46_reg_reg[0]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ap_enable_reg_pp5_iter0),
        .I4(Q[1]),
        .I5(i_5_reg_380_reg[0]),
        .O(ram_reg_0_15_0_0_i_2__0_n_7));
  LUT6 #(
    .INIT(64'hFFE2E2E200E2E2E2)) 
    ram_reg_0_15_0_0_i_3__1
       (.I0(zext_ln53_reg_842_pp4_iter46_reg_reg[1]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_0 [1]),
        .I3(ap_enable_reg_pp5_iter0),
        .I4(Q[1]),
        .I5(i_5_reg_380_reg[1]),
        .O(ram_reg_0_15_0_0_i_3__1_n_7));
  LUT6 #(
    .INIT(64'hFFE2E2E200E2E2E2)) 
    ram_reg_0_15_0_0_i_4__1
       (.I0(zext_ln53_reg_842_pp4_iter46_reg_reg[2]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_0 [2]),
        .I3(ap_enable_reg_pp5_iter0),
        .I4(Q[1]),
        .I5(i_5_reg_380_reg[2]),
        .O(ram_reg_0_15_0_0_i_4__1_n_7));
  LUT6 #(
    .INIT(64'hFFE2E2E200E2E2E2)) 
    ram_reg_0_15_0_0_i_5__1
       (.I0(zext_ln53_reg_842_pp4_iter46_reg_reg[3]),
        .I1(Q[0]),
        .I2(\q0_reg[0]_0 [3]),
        .I3(ap_enable_reg_pp5_iter0),
        .I4(Q[1]),
        .I5(i_5_reg_380_reg[3]),
        .O(ram_reg_0_15_0_0_i_5__1_n_7));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "probs_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(ram_reg_0_15_0_0_i_2__0_n_7),
        .A1(ram_reg_0_15_0_0_i_3__1_n_7),
        .A2(ram_reg_0_15_0_0_i_4__1_n_7),
        .A3(ram_reg_0_15_0_0_i_5__1_n_7),
        .A4(1'b0),
        .D(dout[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "probs_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(ram_reg_0_15_0_0_i_2__0_n_7),
        .A1(ram_reg_0_15_0_0_i_3__1_n_7),
        .A2(ram_reg_0_15_0_0_i_4__1_n_7),
        .A3(ram_reg_0_15_0_0_i_5__1_n_7),
        .A4(1'b0),
        .D(dout[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "probs_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(ram_reg_0_15_0_0_i_2__0_n_7),
        .A1(ram_reg_0_15_0_0_i_3__1_n_7),
        .A2(ram_reg_0_15_0_0_i_4__1_n_7),
        .A3(ram_reg_0_15_0_0_i_5__1_n_7),
        .A4(1'b0),
        .D(dout[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "probs_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(ram_reg_0_15_0_0_i_2__0_n_7),
        .A1(ram_reg_0_15_0_0_i_3__1_n_7),
        .A2(ram_reg_0_15_0_0_i_4__1_n_7),
        .A3(ram_reg_0_15_0_0_i_5__1_n_7),
        .A4(1'b0),
        .D(dout[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_13_13_i_1
       (.CI(1'b0),
        .CO({NLW_ram_reg_0_15_13_13_i_1_CO_UNCONNECTED[3:2],ram_reg_0_15_13_13_i_1_n_9,ram_reg_0_15_13_13_i_1_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ram_reg_0_15_13_13_i_2_n_7,1'b0}),
        .O({NLW_ram_reg_0_15_13_13_i_1_O_UNCONNECTED[3],d0[15:13]}),
        .S({1'b0,ram_reg_0_15_13_13_i_3_n_7,ram_reg_0_15_13_13_i_4_n_7,ram_reg_0_15_13_13_i_5_n_7}));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_15_13_13_i_2
       (.I0(\q0_reg[15]_0 [0]),
        .I1(icmp_ln59_reg_890),
        .O(ram_reg_0_15_13_13_i_2_n_7));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_15_13_13_i_3
       (.I0(\q0_reg[15]_0 [1]),
        .I1(\q0_reg[15]_0 [2]),
        .O(ram_reg_0_15_13_13_i_3_n_7));
  LUT3 #(
    .INIT(8'hD2)) 
    ram_reg_0_15_13_13_i_4
       (.I0(icmp_ln59_reg_890),
        .I1(\q0_reg[15]_0 [0]),
        .I2(\q0_reg[15]_0 [1]),
        .O(ram_reg_0_15_13_13_i_4_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_15_13_13_i_5
       (.I0(icmp_ln59_reg_890),
        .I1(\q0_reg[15]_0 [0]),
        .O(ram_reg_0_15_13_13_i_5_n_7));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "probs_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(ram_reg_0_15_0_0_i_2__0_n_7),
        .A1(ram_reg_0_15_0_0_i_3__1_n_7),
        .A2(ram_reg_0_15_0_0_i_4__1_n_7),
        .A3(ram_reg_0_15_0_0_i_5__1_n_7),
        .A4(1'b0),
        .D(dout[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "probs_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(ram_reg_0_15_0_0_i_2__0_n_7),
        .A1(ram_reg_0_15_0_0_i_3__1_n_7),
        .A2(ram_reg_0_15_0_0_i_4__1_n_7),
        .A3(ram_reg_0_15_0_0_i_5__1_n_7),
        .A4(1'b0),
        .D(dout[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "probs_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(ram_reg_0_15_0_0_i_2__0_n_7),
        .A1(ram_reg_0_15_0_0_i_3__1_n_7),
        .A2(ram_reg_0_15_0_0_i_4__1_n_7),
        .A3(ram_reg_0_15_0_0_i_5__1_n_7),
        .A4(1'b0),
        .D(dout[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "probs_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(ram_reg_0_15_0_0_i_2__0_n_7),
        .A1(ram_reg_0_15_0_0_i_3__1_n_7),
        .A2(ram_reg_0_15_0_0_i_4__1_n_7),
        .A3(ram_reg_0_15_0_0_i_5__1_n_7),
        .A4(1'b0),
        .D(dout[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "probs_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(ram_reg_0_15_0_0_i_2__0_n_7),
        .A1(ram_reg_0_15_0_0_i_3__1_n_7),
        .A2(ram_reg_0_15_0_0_i_4__1_n_7),
        .A3(ram_reg_0_15_0_0_i_5__1_n_7),
        .A4(1'b0),
        .D(dout[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "probs_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(ram_reg_0_15_0_0_i_2__0_n_7),
        .A1(ram_reg_0_15_0_0_i_3__1_n_7),
        .A2(ram_reg_0_15_0_0_i_4__1_n_7),
        .A3(ram_reg_0_15_0_0_i_5__1_n_7),
        .A4(1'b0),
        .D(dout[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "probs_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(ram_reg_0_15_0_0_i_2__0_n_7),
        .A1(ram_reg_0_15_0_0_i_3__1_n_7),
        .A2(ram_reg_0_15_0_0_i_4__1_n_7),
        .A3(ram_reg_0_15_0_0_i_5__1_n_7),
        .A4(1'b0),
        .D(dout[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "probs_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(ram_reg_0_15_0_0_i_2__0_n_7),
        .A1(ram_reg_0_15_0_0_i_3__1_n_7),
        .A2(ram_reg_0_15_0_0_i_4__1_n_7),
        .A3(ram_reg_0_15_0_0_i_5__1_n_7),
        .A4(1'b0),
        .D(dout[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "probs_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(ram_reg_0_15_0_0_i_2__0_n_7),
        .A1(ram_reg_0_15_0_0_i_3__1_n_7),
        .A2(ram_reg_0_15_0_0_i_4__1_n_7),
        .A3(ram_reg_0_15_0_0_i_5__1_n_7),
        .A4(1'b0),
        .D(dout[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "probs_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(ram_reg_0_15_0_0_i_2__0_n_7),
        .A1(ram_reg_0_15_0_0_i_3__1_n_7),
        .A2(ram_reg_0_15_0_0_i_4__1_n_7),
        .A3(ram_reg_0_15_0_0_i_5__1_n_7),
        .A4(1'b0),
        .D(dout[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "probs_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(ram_reg_0_15_0_0_i_2__0_n_7),
        .A1(ram_reg_0_15_0_0_i_3__1_n_7),
        .A2(ram_reg_0_15_0_0_i_4__1_n_7),
        .A3(ram_reg_0_15_0_0_i_5__1_n_7),
        .A4(1'b0),
        .D(dout[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
endmodule

(* ORIG_REF_NAME = "loss_derivative_xbuf_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_xbuf_V_ram_4
   (q0,
    D,
    ap_enable_reg_pp3_iter0,
    Q,
    i_3_reg_346_reg,
    \q0_reg[0]_0 ,
    i_4_reg_369_reg,
    ap_enable_reg_pp2_iter1,
    ap_enable_reg_pp4_iter0,
    icmp_ln42_reg_795,
    ap_clk,
    d0);
  output [15:0]q0;
  output [3:0]D;
  input ap_enable_reg_pp3_iter0;
  input [2:0]Q;
  input [3:0]i_3_reg_346_reg;
  input [3:0]\q0_reg[0]_0 ;
  input [3:0]i_4_reg_369_reg;
  input ap_enable_reg_pp2_iter1;
  input ap_enable_reg_pp4_iter0;
  input icmp_ln42_reg_795;
  input ap_clk;
  input [15:0]d0;

  wire [3:0]D;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp4_iter0;
  wire [15:0]d0;
  wire [3:0]i_3_reg_346_reg;
  wire [3:0]i_4_reg_369_reg;
  wire icmp_ln42_reg_795;
  wire log_probs_V_ce0;
  wire p_0_in__1;
  wire [15:0]q0;
  wire [15:0]q00;
  wire [3:0]\q0_reg[0]_0 ;
  wire ram_reg_0_15_0_0_i_11_n_7;
  wire ram_reg_0_15_0_0_i_3__0_n_7;
  wire ram_reg_0_15_0_0_i_4__0_n_7;
  wire ram_reg_0_15_0_0_i_5__0_n_7;
  wire ram_reg_0_15_0_0_i_6__0_n_7;

  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h4)) 
    g0_b12
       (.I0(q0[0]),
        .I1(q0[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h2)) 
    g0_b13
       (.I0(q0[0]),
        .I1(q0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h8)) 
    g0_b29
       (.I0(q0[0]),
        .I1(q0[1]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'hE)) 
    g0_b3
       (.I0(q0[0]),
        .I1(q0[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \q0[15]_i_1__1 
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(ap_enable_reg_pp4_iter0),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp3_iter0),
        .I5(Q[1]),
        .O(log_probs_V_ce0));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(log_probs_V_ce0),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(log_probs_V_ce0),
        .D(q00[10]),
        .Q(q0[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(log_probs_V_ce0),
        .D(q00[11]),
        .Q(q0[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(log_probs_V_ce0),
        .D(q00[12]),
        .Q(q0[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(log_probs_V_ce0),
        .D(q00[13]),
        .Q(q0[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(log_probs_V_ce0),
        .D(q00[14]),
        .Q(q0[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(log_probs_V_ce0),
        .D(q00[15]),
        .Q(q0[15]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(log_probs_V_ce0),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(log_probs_V_ce0),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(log_probs_V_ce0),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(log_probs_V_ce0),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(log_probs_V_ce0),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(log_probs_V_ce0),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(log_probs_V_ce0),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(log_probs_V_ce0),
        .D(q00[8]),
        .Q(q0[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(log_probs_V_ce0),
        .D(q00[9]),
        .Q(q0[9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "log_probs_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(ram_reg_0_15_0_0_i_3__0_n_7),
        .A1(ram_reg_0_15_0_0_i_4__0_n_7),
        .A2(ram_reg_0_15_0_0_i_5__0_n_7),
        .A3(ram_reg_0_15_0_0_i_6__0_n_7),
        .A4(1'b0),
        .D(d0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_0_15_0_0_i_11
       (.I0(ap_enable_reg_pp4_iter0),
        .I1(Q[2]),
        .O(ram_reg_0_15_0_0_i_11_n_7));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_0_15_0_0_i_2__1
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(icmp_ln42_reg_795),
        .O(p_0_in__1));
  LUT6 #(
    .INIT(64'hF780FFFFF7800000)) 
    ram_reg_0_15_0_0_i_3__0
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(Q[1]),
        .I2(i_3_reg_346_reg[0]),
        .I3(\q0_reg[0]_0 [0]),
        .I4(ram_reg_0_15_0_0_i_11_n_7),
        .I5(i_4_reg_369_reg[0]),
        .O(ram_reg_0_15_0_0_i_3__0_n_7));
  LUT6 #(
    .INIT(64'hF780FFFFF7800000)) 
    ram_reg_0_15_0_0_i_4__0
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(Q[1]),
        .I2(i_3_reg_346_reg[1]),
        .I3(\q0_reg[0]_0 [1]),
        .I4(ram_reg_0_15_0_0_i_11_n_7),
        .I5(i_4_reg_369_reg[1]),
        .O(ram_reg_0_15_0_0_i_4__0_n_7));
  LUT6 #(
    .INIT(64'hF780FFFFF7800000)) 
    ram_reg_0_15_0_0_i_5__0
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(Q[1]),
        .I2(i_3_reg_346_reg[2]),
        .I3(\q0_reg[0]_0 [2]),
        .I4(ram_reg_0_15_0_0_i_11_n_7),
        .I5(i_4_reg_369_reg[2]),
        .O(ram_reg_0_15_0_0_i_5__0_n_7));
  LUT6 #(
    .INIT(64'hF780FFFFF7800000)) 
    ram_reg_0_15_0_0_i_6__0
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(Q[1]),
        .I2(i_3_reg_346_reg[3]),
        .I3(\q0_reg[0]_0 [3]),
        .I4(ram_reg_0_15_0_0_i_11_n_7),
        .I5(i_4_reg_369_reg[3]),
        .O(ram_reg_0_15_0_0_i_6__0_n_7));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "log_probs_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(ram_reg_0_15_0_0_i_3__0_n_7),
        .A1(ram_reg_0_15_0_0_i_4__0_n_7),
        .A2(ram_reg_0_15_0_0_i_5__0_n_7),
        .A3(ram_reg_0_15_0_0_i_6__0_n_7),
        .A4(1'b0),
        .D(d0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "log_probs_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(ram_reg_0_15_0_0_i_3__0_n_7),
        .A1(ram_reg_0_15_0_0_i_4__0_n_7),
        .A2(ram_reg_0_15_0_0_i_5__0_n_7),
        .A3(ram_reg_0_15_0_0_i_6__0_n_7),
        .A4(1'b0),
        .D(d0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "log_probs_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(ram_reg_0_15_0_0_i_3__0_n_7),
        .A1(ram_reg_0_15_0_0_i_4__0_n_7),
        .A2(ram_reg_0_15_0_0_i_5__0_n_7),
        .A3(ram_reg_0_15_0_0_i_6__0_n_7),
        .A4(1'b0),
        .D(d0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "log_probs_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(ram_reg_0_15_0_0_i_3__0_n_7),
        .A1(ram_reg_0_15_0_0_i_4__0_n_7),
        .A2(ram_reg_0_15_0_0_i_5__0_n_7),
        .A3(ram_reg_0_15_0_0_i_6__0_n_7),
        .A4(1'b0),
        .D(d0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "log_probs_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(ram_reg_0_15_0_0_i_3__0_n_7),
        .A1(ram_reg_0_15_0_0_i_4__0_n_7),
        .A2(ram_reg_0_15_0_0_i_5__0_n_7),
        .A3(ram_reg_0_15_0_0_i_6__0_n_7),
        .A4(1'b0),
        .D(d0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "log_probs_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(ram_reg_0_15_0_0_i_3__0_n_7),
        .A1(ram_reg_0_15_0_0_i_4__0_n_7),
        .A2(ram_reg_0_15_0_0_i_5__0_n_7),
        .A3(ram_reg_0_15_0_0_i_6__0_n_7),
        .A4(1'b0),
        .D(d0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "log_probs_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(ram_reg_0_15_0_0_i_3__0_n_7),
        .A1(ram_reg_0_15_0_0_i_4__0_n_7),
        .A2(ram_reg_0_15_0_0_i_5__0_n_7),
        .A3(ram_reg_0_15_0_0_i_6__0_n_7),
        .A4(1'b0),
        .D(d0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "log_probs_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(ram_reg_0_15_0_0_i_3__0_n_7),
        .A1(ram_reg_0_15_0_0_i_4__0_n_7),
        .A2(ram_reg_0_15_0_0_i_5__0_n_7),
        .A3(ram_reg_0_15_0_0_i_6__0_n_7),
        .A4(1'b0),
        .D(d0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "log_probs_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(ram_reg_0_15_0_0_i_3__0_n_7),
        .A1(ram_reg_0_15_0_0_i_4__0_n_7),
        .A2(ram_reg_0_15_0_0_i_5__0_n_7),
        .A3(ram_reg_0_15_0_0_i_6__0_n_7),
        .A4(1'b0),
        .D(d0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "log_probs_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(ram_reg_0_15_0_0_i_3__0_n_7),
        .A1(ram_reg_0_15_0_0_i_4__0_n_7),
        .A2(ram_reg_0_15_0_0_i_5__0_n_7),
        .A3(ram_reg_0_15_0_0_i_6__0_n_7),
        .A4(1'b0),
        .D(d0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "log_probs_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(ram_reg_0_15_0_0_i_3__0_n_7),
        .A1(ram_reg_0_15_0_0_i_4__0_n_7),
        .A2(ram_reg_0_15_0_0_i_5__0_n_7),
        .A3(ram_reg_0_15_0_0_i_6__0_n_7),
        .A4(1'b0),
        .D(d0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "log_probs_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(ram_reg_0_15_0_0_i_3__0_n_7),
        .A1(ram_reg_0_15_0_0_i_4__0_n_7),
        .A2(ram_reg_0_15_0_0_i_5__0_n_7),
        .A3(ram_reg_0_15_0_0_i_6__0_n_7),
        .A4(1'b0),
        .D(d0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "log_probs_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(ram_reg_0_15_0_0_i_3__0_n_7),
        .A1(ram_reg_0_15_0_0_i_4__0_n_7),
        .A2(ram_reg_0_15_0_0_i_5__0_n_7),
        .A3(ram_reg_0_15_0_0_i_6__0_n_7),
        .A4(1'b0),
        .D(d0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "log_probs_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(ram_reg_0_15_0_0_i_3__0_n_7),
        .A1(ram_reg_0_15_0_0_i_4__0_n_7),
        .A2(ram_reg_0_15_0_0_i_5__0_n_7),
        .A3(ram_reg_0_15_0_0_i_6__0_n_7),
        .A4(1'b0),
        .D(d0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "log_probs_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(ram_reg_0_15_0_0_i_3__0_n_7),
        .A1(ram_reg_0_15_0_0_i_4__0_n_7),
        .A2(ram_reg_0_15_0_0_i_5__0_n_7),
        .A3(ram_reg_0_15_0_0_i_6__0_n_7),
        .A4(1'b0),
        .D(d0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
endmodule

(* ORIG_REF_NAME = "loss_derivative_xbuf_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loss_derivative_xbuf_V_ram_9
   (q0,
    icmp_ln59_reg_890,
    Q,
    \q0_reg[0]_0 ,
    i_6_reg_391_reg,
    ram_reg_0_15_0_0_i_2__2_0,
    ap_enable_reg_pp5_iter1,
    ap_enable_reg_pp6_iter0,
    E,
    ap_clk,
    d0);
  output [15:0]q0;
  input icmp_ln59_reg_890;
  input [3:0]Q;
  input [3:0]\q0_reg[0]_0 ;
  input [3:0]i_6_reg_391_reg;
  input [1:0]ram_reg_0_15_0_0_i_2__2_0;
  input ap_enable_reg_pp5_iter1;
  input ap_enable_reg_pp6_iter0;
  input [0:0]E;
  input ap_clk;
  input [15:0]d0;

  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp5_iter1;
  wire ap_enable_reg_pp6_iter0;
  wire [15:0]d0;
  wire [3:0]i_6_reg_391_reg;
  wire icmp_ln59_reg_890;
  wire p_0_in__3;
  wire [15:0]q0;
  wire [15:0]q00;
  wire [3:0]\q0_reg[0]_0 ;
  wire [1:0]ram_reg_0_15_0_0_i_2__2_0;
  wire ram_reg_0_15_0_0_i_2__2_n_7;
  wire ram_reg_0_15_0_0_i_3__2_n_7;
  wire ram_reg_0_15_0_0_i_4__2_n_7;
  wire ram_reg_0_15_0_0_i_5__2_n_7;
  wire ram_reg_0_15_0_0_i_6__1_n_7;
  wire ram_reg_0_15_0_0_i_7_n_7;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[10]),
        .Q(q0[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[11]),
        .Q(q0[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[12]),
        .Q(q0[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[13]),
        .Q(q0[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[14]),
        .Q(q0[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[15]),
        .Q(q0[15]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[8]),
        .Q(q0[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[9]),
        .Q(q0[9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "dxbuf_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(ram_reg_0_15_0_0_i_2__2_n_7),
        .A1(ram_reg_0_15_0_0_i_3__2_n_7),
        .A2(ram_reg_0_15_0_0_i_4__2_n_7),
        .A3(ram_reg_0_15_0_0_i_5__2_n_7),
        .A4(1'b0),
        .D(d0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_0_0_i_1__0
       (.I0(ram_reg_0_15_0_0_i_2__2_0[0]),
        .I1(ap_enable_reg_pp5_iter1),
        .O(p_0_in__3));
  LUT6 #(
    .INIT(64'hFB40FFFFFB400000)) 
    ram_reg_0_15_0_0_i_2__2
       (.I0(ram_reg_0_15_0_0_i_6__1_n_7),
        .I1(icmp_ln59_reg_890),
        .I2(Q[0]),
        .I3(\q0_reg[0]_0 [0]),
        .I4(ram_reg_0_15_0_0_i_7_n_7),
        .I5(i_6_reg_391_reg[0]),
        .O(ram_reg_0_15_0_0_i_2__2_n_7));
  LUT6 #(
    .INIT(64'hFB40FFFFFB400000)) 
    ram_reg_0_15_0_0_i_3__2
       (.I0(ram_reg_0_15_0_0_i_6__1_n_7),
        .I1(icmp_ln59_reg_890),
        .I2(Q[1]),
        .I3(\q0_reg[0]_0 [1]),
        .I4(ram_reg_0_15_0_0_i_7_n_7),
        .I5(i_6_reg_391_reg[1]),
        .O(ram_reg_0_15_0_0_i_3__2_n_7));
  LUT6 #(
    .INIT(64'hFB40FFFFFB400000)) 
    ram_reg_0_15_0_0_i_4__2
       (.I0(ram_reg_0_15_0_0_i_6__1_n_7),
        .I1(icmp_ln59_reg_890),
        .I2(Q[2]),
        .I3(\q0_reg[0]_0 [2]),
        .I4(ram_reg_0_15_0_0_i_7_n_7),
        .I5(i_6_reg_391_reg[2]),
        .O(ram_reg_0_15_0_0_i_4__2_n_7));
  LUT6 #(
    .INIT(64'hFB40FFFFFB400000)) 
    ram_reg_0_15_0_0_i_5__2
       (.I0(ram_reg_0_15_0_0_i_6__1_n_7),
        .I1(icmp_ln59_reg_890),
        .I2(Q[3]),
        .I3(\q0_reg[0]_0 [3]),
        .I4(ram_reg_0_15_0_0_i_7_n_7),
        .I5(i_6_reg_391_reg[3]),
        .O(ram_reg_0_15_0_0_i_5__2_n_7));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_0_15_0_0_i_6__1
       (.I0(ap_enable_reg_pp5_iter1),
        .I1(ram_reg_0_15_0_0_i_2__2_0[0]),
        .O(ram_reg_0_15_0_0_i_6__1_n_7));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_0_15_0_0_i_7
       (.I0(ap_enable_reg_pp6_iter0),
        .I1(ram_reg_0_15_0_0_i_2__2_0[1]),
        .O(ram_reg_0_15_0_0_i_7_n_7));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "dxbuf_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(ram_reg_0_15_0_0_i_2__2_n_7),
        .A1(ram_reg_0_15_0_0_i_3__2_n_7),
        .A2(ram_reg_0_15_0_0_i_4__2_n_7),
        .A3(ram_reg_0_15_0_0_i_5__2_n_7),
        .A4(1'b0),
        .D(d0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "dxbuf_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(ram_reg_0_15_0_0_i_2__2_n_7),
        .A1(ram_reg_0_15_0_0_i_3__2_n_7),
        .A2(ram_reg_0_15_0_0_i_4__2_n_7),
        .A3(ram_reg_0_15_0_0_i_5__2_n_7),
        .A4(1'b0),
        .D(d0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "dxbuf_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(ram_reg_0_15_0_0_i_2__2_n_7),
        .A1(ram_reg_0_15_0_0_i_3__2_n_7),
        .A2(ram_reg_0_15_0_0_i_4__2_n_7),
        .A3(ram_reg_0_15_0_0_i_5__2_n_7),
        .A4(1'b0),
        .D(d0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "dxbuf_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(ram_reg_0_15_0_0_i_2__2_n_7),
        .A1(ram_reg_0_15_0_0_i_3__2_n_7),
        .A2(ram_reg_0_15_0_0_i_4__2_n_7),
        .A3(ram_reg_0_15_0_0_i_5__2_n_7),
        .A4(1'b0),
        .D(d0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "dxbuf_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(ram_reg_0_15_0_0_i_2__2_n_7),
        .A1(ram_reg_0_15_0_0_i_3__2_n_7),
        .A2(ram_reg_0_15_0_0_i_4__2_n_7),
        .A3(ram_reg_0_15_0_0_i_5__2_n_7),
        .A4(1'b0),
        .D(d0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "dxbuf_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(ram_reg_0_15_0_0_i_2__2_n_7),
        .A1(ram_reg_0_15_0_0_i_3__2_n_7),
        .A2(ram_reg_0_15_0_0_i_4__2_n_7),
        .A3(ram_reg_0_15_0_0_i_5__2_n_7),
        .A4(1'b0),
        .D(d0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "dxbuf_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(ram_reg_0_15_0_0_i_2__2_n_7),
        .A1(ram_reg_0_15_0_0_i_3__2_n_7),
        .A2(ram_reg_0_15_0_0_i_4__2_n_7),
        .A3(ram_reg_0_15_0_0_i_5__2_n_7),
        .A4(1'b0),
        .D(d0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "dxbuf_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(ram_reg_0_15_0_0_i_2__2_n_7),
        .A1(ram_reg_0_15_0_0_i_3__2_n_7),
        .A2(ram_reg_0_15_0_0_i_4__2_n_7),
        .A3(ram_reg_0_15_0_0_i_5__2_n_7),
        .A4(1'b0),
        .D(d0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "dxbuf_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(ram_reg_0_15_0_0_i_2__2_n_7),
        .A1(ram_reg_0_15_0_0_i_3__2_n_7),
        .A2(ram_reg_0_15_0_0_i_4__2_n_7),
        .A3(ram_reg_0_15_0_0_i_5__2_n_7),
        .A4(1'b0),
        .D(d0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "dxbuf_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(ram_reg_0_15_0_0_i_2__2_n_7),
        .A1(ram_reg_0_15_0_0_i_3__2_n_7),
        .A2(ram_reg_0_15_0_0_i_4__2_n_7),
        .A3(ram_reg_0_15_0_0_i_5__2_n_7),
        .A4(1'b0),
        .D(d0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "dxbuf_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(ram_reg_0_15_0_0_i_2__2_n_7),
        .A1(ram_reg_0_15_0_0_i_3__2_n_7),
        .A2(ram_reg_0_15_0_0_i_4__2_n_7),
        .A3(ram_reg_0_15_0_0_i_5__2_n_7),
        .A4(1'b0),
        .D(d0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "dxbuf_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(ram_reg_0_15_0_0_i_2__2_n_7),
        .A1(ram_reg_0_15_0_0_i_3__2_n_7),
        .A2(ram_reg_0_15_0_0_i_4__2_n_7),
        .A3(ram_reg_0_15_0_0_i_5__2_n_7),
        .A4(1'b0),
        .D(d0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "dxbuf_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(ram_reg_0_15_0_0_i_2__2_n_7),
        .A1(ram_reg_0_15_0_0_i_3__2_n_7),
        .A2(ram_reg_0_15_0_0_i_4__2_n_7),
        .A3(ram_reg_0_15_0_0_i_5__2_n_7),
        .A4(1'b0),
        .D(d0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "dxbuf_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(ram_reg_0_15_0_0_i_2__2_n_7),
        .A1(ram_reg_0_15_0_0_i_3__2_n_7),
        .A2(ram_reg_0_15_0_0_i_4__2_n_7),
        .A3(ram_reg_0_15_0_0_i_5__2_n_7),
        .A4(1'b0),
        .D(d0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "dxbuf_V_U/loss_derivative_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(ram_reg_0_15_0_0_i_2__2_n_7),
        .A1(ram_reg_0_15_0_0_i_3__2_n_7),
        .A2(ram_reg_0_15_0_0_i_4__2_n_7),
        .A3(ram_reg_0_15_0_0_i_5__2_n_7),
        .A4(1'b0),
        .D(d0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
