
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003559                       # Number of seconds simulated
sim_ticks                                  3558888585                       # Number of ticks simulated
final_tick                               533130232839                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  63067                       # Simulator instruction rate (inst/s)
host_op_rate                                    79944                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 110938                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888736                       # Number of bytes of host memory used
host_seconds                                 32079.94                       # Real time elapsed on the host
sim_insts                                  2023170537                       # Number of instructions simulated
sim_ops                                    2564604976                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       215296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        95232                       # Number of bytes read from this memory
system.physmem.bytes_read::total               321408                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10880                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       127744                       # Number of bytes written to this memory
system.physmem.bytes_written::total            127744                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1682                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          744                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2511                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             998                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  998                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1546550                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     60495291                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1510584                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     26758916                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                90311341                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1546550                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1510584                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3057134                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          35894352                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               35894352                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          35894352                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1546550                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     60495291                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1510584                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     26758916                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              126205693                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8534506                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3086696                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2533030                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206696                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1249020                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193542                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299973                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8783                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3321143                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16793199                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3086696                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493515                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3597203                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1037602                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        684075                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1634879                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        93244                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8430125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.444639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.323652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4832922     57.33%     57.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354536      4.21%     61.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          335638      3.98%     65.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315575      3.74%     69.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261768      3.11%     72.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189454      2.25%     74.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135214      1.60%     76.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209692      2.49%     78.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1795326     21.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8430125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361672                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.967683                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3477093                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       650548                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3436915                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41716                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        823850                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       497167                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3869                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19965751                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10469                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        823850                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3659854                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         296683                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        74513                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289236                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       285986                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19368961                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           32                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        154744                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81140                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           30                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26857872                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90234072                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90234072                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795129                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10062726                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3603                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1898                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           699972                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1898515                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1015217                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23419                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       414615                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18043434                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3504                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14610043                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23206                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5709596                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17438597                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          253                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8430125                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.733075                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.843232                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2953194     35.03%     35.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1710723     20.29%     55.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1352018     16.04%     71.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       815278      9.67%     81.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835778      9.91%     90.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380722      4.52%     95.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244519      2.90%     98.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67530      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70363      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8430125                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64315     58.24%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21597     19.56%     77.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24515     22.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12017071     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200569      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1542612     10.56%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848197      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14610043                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.711879                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             110427                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007558                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37783843                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23756768                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14237298                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14720470                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45365                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       666155                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          406                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       233249                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           73                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        823850                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         211435                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13437                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18046939                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        83945                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1898515                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1015217                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1884                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9170                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1411                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122247                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116833                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       239080                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14367117                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1464405                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242925                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2299193                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018104                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834788                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.683415                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14247783                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14237298                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9205915                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24919416                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.668204                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369427                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239192                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5808501                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3251                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205882                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7606275                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.609091                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.118599                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3018313     39.68%     39.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2047480     26.92%     66.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850063     11.18%     77.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430159      5.66%     83.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450322      5.92%     89.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226357      2.98%     92.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155609      2.05%     94.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89394      1.18%     95.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338578      4.45%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7606275                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239192                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014325                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232357                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009337                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338578                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25315234                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36919782                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3885                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 104381                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239192                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.853451                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.853451                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.171714                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.171714                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64942227                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19483165                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18729344                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3242                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8534506                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3227820                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2630447                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       214109                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1363706                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1257177                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          346265                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9626                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3331785                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17653857                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3227820                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1603442                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3699650                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1152879                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        469134                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1635024                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        92687                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8436264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.592689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.374706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4736614     56.15%     56.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          256932      3.05%     59.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          269282      3.19%     62.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          425130      5.04%     67.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          200843      2.38%     69.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          284986      3.38%     73.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          192738      2.28%     75.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          140922      1.67%     77.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1928817     22.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8436264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.378208                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.068527                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3507541                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       423778                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3540567                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        29751                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        934626                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       547371                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1073                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21098914                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4053                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        934626                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3684087                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         102579                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        92762                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3391964                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       230238                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20342306                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        133407                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        67563                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28472826                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     94866432                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     94866432                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17384354                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11088430                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3502                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1789                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           601868                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1894749                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       979162                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10718                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       402417                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19063690                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3515                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15143050                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27055                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6561635                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20280763                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8436264                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.794995                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.926546                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2894284     34.31%     34.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1818537     21.56%     55.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1237476     14.67%     70.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       811229      9.62%     80.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       728318      8.63%     88.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       414869      4.92%     93.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       371116      4.40%     98.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        81919      0.97%     99.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78516      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8436264                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         114225     78.21%     78.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16057     10.99%     89.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15768     10.80%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12641426     83.48%     83.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       201378      1.33%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1710      0.01%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1505135      9.94%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       793401      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15143050                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.774332                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             146050                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009645                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38895467                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25628967                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14712751                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15289100                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        21263                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       756776                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       258718                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        934626                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          61178                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12867                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19067208                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        49278                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1894749                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       979162                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1779                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10528                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          131                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       129568                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119846                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       249414                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14871757                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1403368                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       271291                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2171520                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2112694                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            768152                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.742545                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14723996                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14712751                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9660701                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27477836                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.723914                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351582                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10130790                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12473772                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6593448                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3485                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216057                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7501638                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.662806                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.173932                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2846720     37.95%     37.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2133004     28.43%     66.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       848120     11.31%     77.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       425378      5.67%     83.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       395200      5.27%     88.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       181858      2.42%     91.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       196004      2.61%     93.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       100552      1.34%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       374802      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7501638                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10130790                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12473772                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1858414                       # Number of memory references committed
system.switch_cpus1.commit.loads              1137973                       # Number of loads committed
system.switch_cpus1.commit.membars               1736                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1801076                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11237143                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       257213                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       374802                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26193887                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39070096                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3725                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  98242                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10130790                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12473772                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10130790                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.842432                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.842432                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.187039                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.187039                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66780494                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20405757                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19416217                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3472                       # number of misc regfile writes
system.l2.replacements                           2510                       # number of replacements
system.l2.tagsinuse                      16380.954437                       # Cycle average of tags in use
system.l2.total_refs                           982717                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18891                       # Sample count of references to valid blocks.
system.l2.avg_refs                          52.020380                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           183.288321                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     37.636399                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    834.631399                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     35.753808                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    377.534019                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           9503.085579                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5409.024912                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011187                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002297                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.050942                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002182                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.023043                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.580022                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.330141                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999814                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         8640                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3770                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   12414                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3092                       # number of Writeback hits
system.l2.Writeback_hits::total                  3092                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   100                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         8688                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3822                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12514                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         8688                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3822                       # number of overall hits
system.l2.overall_hits::total                   12514                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1682                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          744                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2511                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1682                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          744                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2511                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1682                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          744                       # number of overall misses
system.l2.overall_misses::total                  2511                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1928703                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     81543952                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1894581                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     34597915                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       119965151                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1928703                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     81543952                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1894581                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     34597915                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        119965151                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1928703                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     81543952                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1894581                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     34597915                       # number of overall miss cycles
system.l2.overall_miss_latency::total       119965151                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10322                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4514                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               14925                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3092                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3092                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               100                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10370                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4566                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                15025                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10370                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4566                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               15025                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.162953                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.164821                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.168241                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.162199                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.162943                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.167121                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.162199                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.162943                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.167121                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44853.558140                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48480.351962                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 45109.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46502.573925                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 47775.846675                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44853.558140                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48480.351962                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 45109.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46502.573925                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47775.846675                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44853.558140                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48480.351962                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 45109.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46502.573925                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47775.846675                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  998                       # number of writebacks
system.l2.writebacks::total                       998                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1682                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          744                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2511                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1682                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          744                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2511                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1682                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          744                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2511                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1686308                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     71882773                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1652194                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     30304988                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    105526263                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1686308                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     71882773                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1652194                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     30304988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    105526263                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1686308                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     71882773                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1652194                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     30304988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    105526263                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.162953                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.164821                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.168241                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.162199                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.162943                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.167121                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.162199                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.162943                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.167121                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39216.465116                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42736.488109                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39337.952381                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40732.510753                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42025.592593                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39216.465116                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42736.488109                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 39337.952381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40732.510753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42025.592593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39216.465116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42736.488109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 39337.952381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40732.510753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42025.592593                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               577.072581                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001643516                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1712211.138462                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.275882                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.796700                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.062942                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861854                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.924796                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1634822                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1634822                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1634822                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1634822                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1634822                       # number of overall hits
system.cpu0.icache.overall_hits::total        1634822                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           57                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           57                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           57                       # number of overall misses
system.cpu0.icache.overall_misses::total           57                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2856677                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2856677                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2856677                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2856677                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2856677                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2856677                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1634879                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1634879                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1634879                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1634879                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1634879                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1634879                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 50117.140351                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50117.140351                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 50117.140351                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50117.140351                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 50117.140351                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50117.140351                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2200337                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2200337                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2200337                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2200337                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2200337                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2200337                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 50007.659091                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 50007.659091                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 50007.659091                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 50007.659091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 50007.659091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 50007.659091                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10370                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174373891                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10626                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16410.115848                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.207414                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.792586                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899248                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100752                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1129151                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1129151                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778491                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778491                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1722                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1722                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1621                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1621                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1907642                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1907642                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1907642                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1907642                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36346                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36346                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          154                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          154                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        36500                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         36500                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        36500                       # number of overall misses
system.cpu0.dcache.overall_misses::total        36500                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1049840953                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1049840953                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4244603                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4244603                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1054085556                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1054085556                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1054085556                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1054085556                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1165497                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1165497                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1722                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1722                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1944142                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1944142                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1944142                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1944142                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031185                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031185                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018774                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018774                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018774                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018774                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28884.635256                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28884.635256                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 27562.357143                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27562.357143                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28879.056329                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28879.056329                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28879.056329                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28879.056329                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1960                       # number of writebacks
system.cpu0.dcache.writebacks::total             1960                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26024                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26024                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          106                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26130                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26130                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26130                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26130                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10322                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10322                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10370                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10370                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10370                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10370                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    168417921                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    168417921                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       872976                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       872976                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    169290897                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    169290897                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    169290897                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    169290897                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008856                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008856                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005334                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005334                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005334                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005334                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16316.403895                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16316.403895                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        18187                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        18187                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16325.062392                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16325.062392                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16325.062392                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16325.062392                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               499.795911                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004683533                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1981624.325444                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.795911                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.060570                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.800955                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1634970                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1634970                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1634970                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1634970                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1634970                       # number of overall hits
system.cpu1.icache.overall_hits::total        1634970                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2795609                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2795609                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2795609                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2795609                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2795609                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2795609                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1635024                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1635024                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1635024                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1635024                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1635024                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1635024                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 51770.537037                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51770.537037                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 51770.537037                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51770.537037                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 51770.537037                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51770.537037                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2192542                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2192542                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2192542                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2192542                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2192542                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2192542                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 48723.155556                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 48723.155556                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 48723.155556                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 48723.155556                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 48723.155556                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 48723.155556                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4566                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153825689                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4822                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              31900.806512                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.050875                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.949125                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.883011                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.116989                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1099035                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1099035                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       716787                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        716787                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1737                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1737                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1736                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1736                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1815822                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1815822                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1815822                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1815822                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11331                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11331                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          166                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11497                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11497                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11497                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11497                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    349816379                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    349816379                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5878208                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5878208                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    355694587                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    355694587                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    355694587                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    355694587                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1110366                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1110366                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       716953                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       716953                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1736                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1736                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1827319                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1827319                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1827319                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1827319                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010205                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010205                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000232                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000232                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006292                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006292                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006292                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006292                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30872.507193                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30872.507193                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 35410.891566                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 35410.891566                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30938.034879                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30938.034879                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30938.034879                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30938.034879                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1132                       # number of writebacks
system.cpu1.dcache.writebacks::total             1132                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6817                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6817                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6931                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6931                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6931                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6931                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4514                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4514                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4566                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4566                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4566                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4566                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     68400288                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     68400288                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1321126                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1321126                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     69721414                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     69721414                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     69721414                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     69721414                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004065                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004065                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002499                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002499                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002499                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002499                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15152.921577                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15152.921577                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 25406.269231                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25406.269231                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15269.692072                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15269.692072                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15269.692072                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15269.692072                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
