v 20130925 2
T 11800 100 9 10 1 0 0 0 1
1
T 10300 100 9 10 1 0 0 0 1
1
N 1700 3300 1700 7800 4
N 900 8700 16500 8700 4
{
T 1000 8800 5 10 1 1 0 0 1
netname=VDD
}
N 2600 8700 2600 8300 4
N 2800 7800 2700 7800 4
N 2800 7800 2800 8700 4
N 800 2400 16500 2400 4
{
T 1000 2500 5 10 1 1 0 0 1
netname=GND
}
C 2000 7300 1 0 0 asic-pmos-1.sym
{
T 3400 8100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 2800 8100 5 10 1 1 0 0 1
refdes=M1
T 2800 7900 5 8 1 1 0 0 1
model-name=pmos4
T 2800 7600 5 8 1 0 0 0 1
w='g*Wmin'
T 2800 7400 5 8 1 0 0 0 1
l=1u
}
T 1400 1100 9 10 1 0 0 0 1
set LATERP
B 1300 400 6500 1000 19 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
C 9600 0 1 0 0 cvstitleblock-1.sym
{
T 10200 400 5 10 1 1 0 0 1
date=2021-09-13
T 14100 400 5 10 1 1 0 0 1
rev=$Revision$
T 14100 100 5 10 1 1 0 0 1
auth=<stdcelllib@nospam.chipforge.org>
T 10200 700 5 10 1 1 0 0 1
fname=LATE2RP.sch
T 13600 1100 5 14 1 1 0 4 1
title=LATE2RP - High-active D-Latch w/ 2 (or'd) enable + asynchr. Reset
}
C 2600 9200 1 0 0 spice-model-1.sym
{
T 2700 9800 5 10 1 1 0 0 1
refdes=A1
T 3900 9500 5 10 1 1 0 0 1
model-name=nmos4
T 3100 9300 5 10 1 1 0 0 1
file=Technology/spice/ls1unmos.mod
}
C 5900 9200 1 0 0 spice-model-1.sym
{
T 6000 9800 5 10 1 1 0 0 1
refdes=A2
T 7200 9500 5 10 1 1 0 0 1
model-name=pmos4
T 6400 9300 5 10 1 1 0 0 1
file=Technology/spice/ls1upmos.mod
}
C 14700 5400 1 270 0 spice-subcircuit-IO-1.sym
{
T 15200 5000 5 10 1 1 90 0 1
refdes=P1
}
C 8900 5900 1 180 0 spice-subcircuit-IO-1.sym
{
T 8700 5900 5 10 1 1 0 0 1
refdes=P2
}
C 1600 5900 1 180 0 spice-subcircuit-IO-1.sym
{
T 1400 5900 5 10 1 1 0 0 1
refdes=P6
}
C 1100 9000 1 180 0 spice-subcircuit-IO-1.sym
{
T 1100 9000 5 10 1 1 0 0 1
refdes=P7
}
C 1000 2700 1 180 0 spice-subcircuit-IO-1.sym
{
T 1000 2700 5 10 1 1 0 0 1
refdes=P8
}
C 9100 9400 1 0 0 spice-subcircuit-LL-1.sym
{
T 9200 9800 5 10 1 1 0 0 1
refdes=A3
T 9200 9500 5 10 1 1 0 0 1
model-name=LATE2RP
}
C 12000 9400 1 0 0 spice-directive-1.sym
{
T 12100 9700 5 10 0 1 0 0 1
device=directive
T 12100 9800 5 10 1 1 0 0 1
refdes=A4
T 12100 9500 5 10 1 1 0 0 1
value=.PARAM Wmin=1.5u
}
C 14500 9400 1 0 0 spice-directive-1.sym
{
T 14600 9700 5 10 0 1 0 0 1
device=directive
T 14600 9800 5 10 1 1 0 0 1
refdes=A5
T 14600 9500 5 10 1 1 0 0 1
value=.PARAM g=2
}
C 5300 7300 1 0 0 asic-pmos-1.sym
{
T 6700 8100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 6100 8100 5 10 1 1 0 0 1
refdes=M7
T 6100 7900 5 8 1 1 0 0 1
model-name=pmos4
T 6100 7600 5 8 1 0 0 0 1
w='g*Wmin'
T 6100 7400 5 8 1 0 0 0 1
l=1u
}
C 5300 2800 1 0 0 asic-nmos-1.sym
{
T 6700 3600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 6100 3600 5 10 1 1 0 0 1
refdes=M8
T 6100 3400 5 8 1 1 0 0 1
model-name=nmos4
T 6100 3100 5 8 1 0 0 0 1
w='Wmin'
T 6100 2900 5 8 1 0 0 0 1
l=1u
}
C 2300 2800 1 0 0 asic-nmos-1.sym
{
T 3700 3600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 3100 3600 5 10 1 1 0 0 1
refdes=M6
T 3100 3400 5 8 1 1 0 0 1
model-name=nmos4
T 3100 3100 5 8 1 0 0 0 1
w='2*Wmin'
T 3100 2900 5 8 1 0 0 0 1
l=1u
}
N 1400 5600 1700 5600 4
{
T 1400 5700 5 10 1 1 0 0 1
netname=X
}
N 1700 7800 2000 7800 4
N 1700 3300 2300 3300 4
N 2900 2800 2900 2400 4
N 5000 7800 5300 7800 4
N 5000 3300 5300 3300 4
N 5000 7800 5000 3300 4
N 2600 5600 5000 5600 4
{
T 3800 5700 5 10 1 1 0 0 1
netname=clk180
}
N 5900 7300 5900 3800 4
N 5900 8300 5900 8700 4
N 5900 2800 5900 2400 4
N 6000 7800 6100 7800 4
N 6100 7800 6100 8700 4
N 6000 3300 6100 3300 4
N 6100 3300 6100 2400 4
N 5900 5600 6700 5600 4
{
T 6200 5700 5 10 1 1 0 0 1
netname=clk360
}
C 9400 5800 1 0 0 asic-pmos-1.sym
{
T 10800 6600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 10200 6600 5 10 1 1 0 0 1
refdes=M10
T 10200 6400 5 8 1 1 0 0 1
model-name=pmos4
T 10200 6100 5 8 1 0 0 0 1
w='2*g*Wmin'
T 10200 5900 5 8 1 0 0 0 1
l=1u
}
C 9400 4300 1 0 0 asic-nmos-1.sym
{
T 10800 5100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 10200 5100 5 10 1 1 0 0 1
refdes=M11
T 10200 4900 5 8 1 1 0 0 1
model-name=nmos4
T 10200 4600 5 8 1 0 0 0 1
w='2*Wmin'
T 10200 4400 5 8 1 0 0 0 1
l=1u
}
C 9400 2800 1 0 0 asic-nmos-1.sym
{
T 10800 3600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 10200 3600 5 10 1 1 0 0 1
refdes=M12
T 10200 3400 5 8 1 1 0 0 1
model-name=nmos4
T 10200 3100 5 8 1 0 0 0 1
w='2*Wmin'
T 10200 2900 5 8 1 0 0 0 1
l=1u
}
C 9400 7300 1 0 0 asic-pmos-1.sym
{
T 10800 8100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 10200 8100 5 10 1 1 0 0 1
refdes=M9
T 10200 7900 5 8 1 1 0 0 1
model-name=pmos4
T 10200 7600 5 8 1 0 0 0 1
w='2*g*Wmin'
T 10200 7400 5 8 1 0 0 0 1
l=1u
}
N 9400 7800 8500 7800 4
{
T 8800 7900 5 10 1 1 0 0 1
netname=clk180
}
N 9400 3300 8500 3300 4
{
T 8800 3400 5 10 1 1 0 0 1
netname=clk360
}
N 9100 6300 9400 6300 4
N 9400 4800 9100 4800 4
N 9100 4800 9100 6300 4
N 8700 5600 9100 5600 4
{
T 8700 5700 5 10 1 1 0 0 1
netname=D
}
N 10000 8300 10000 8700 4
N 10000 7300 10000 6800 4
N 10000 5800 10000 5300 4
N 10000 4300 10000 3800 4
N 10000 2800 10000 2400 4
T 3000 1500 9 10 1 0 0 0 4
Double Clock Buffering:
- clock-enable (via NAND)
- de-coupling high load
- 2-phase clock generation
C 11900 5800 1 0 0 asic-pmos-1.sym
{
T 13300 6600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 12700 6600 5 10 1 1 0 0 1
refdes=M14
T 12700 6400 5 8 1 1 0 0 1
model-name=pmos4
T 12700 6100 5 8 1 0 0 0 1
w='2*g*Wmin'
T 12700 5900 5 8 1 0 0 0 1
l=1u
}
C 11900 4300 1 0 0 asic-nmos-1.sym
{
T 13300 5100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 12700 5100 5 10 1 1 0 0 1
refdes=M15
T 12700 4900 5 8 1 1 0 0 1
model-name=nmos4
T 12700 4600 5 8 1 0 0 0 1
w='Wmin'
T 12700 4400 5 8 1 0 0 0 1
l=1u
}
N 11600 6300 11900 6300 4
N 11900 4800 11600 4800 4
N 11600 4800 11600 6300 4
N 12500 5800 12500 5300 4
C 15700 5800 1 0 0 asic-pmos-1.sym
{
T 17100 6600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 16500 6600 5 10 1 1 0 0 1
refdes=M18
T 16500 6400 5 8 1 1 0 0 1
model-name=pmos4
T 16500 6100 5 8 1 0 0 0 1
w='2*g*Wmin'
T 16500 5900 5 8 1 0 0 0 1
l=1u
}
C 15700 4300 1 0 0 asic-nmos-1.sym
{
T 17100 5100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 16500 5100 5 10 1 1 0 0 1
refdes=M19
T 16500 4900 5 8 1 1 0 0 1
model-name=nmos4
T 16500 4600 5 8 1 0 0 0 1
w='2*Wmin'
T 16500 4400 5 8 1 0 0 0 1
l=1u
}
C 15700 2800 1 0 0 asic-nmos-1.sym
{
T 17100 3600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 16500 3600 5 10 1 1 0 0 1
refdes=M20
T 16500 3400 5 8 1 1 0 0 1
model-name=nmos4
T 16500 3100 5 8 1 0 0 0 1
w='2*Wmin'
T 16500 2900 5 8 1 0 0 0 1
l=1u
}
C 15700 7300 1 0 0 asic-pmos-1.sym
{
T 17100 8100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 16500 8100 5 10 1 1 0 0 1
refdes=M17
T 16500 7900 5 8 1 1 0 0 1
model-name=pmos4
T 16500 7600 5 8 1 0 0 0 1
w='2*g*Wmin'
T 16500 7400 5 8 1 0 0 0 1
l=1u
}
N 15700 7800 15000 7800 4
{
T 15100 7900 5 10 1 1 0 0 1
netname=clk360
}
N 15700 3300 15100 3300 4
{
T 15100 3400 5 10 1 1 0 0 1
netname=clk180
}
N 15400 6300 15700 6300 4
N 15700 4800 15400 4800 4
N 15400 4800 15400 6300 4
N 12500 5600 15400 5600 4
{
T 13800 5700 5 10 1 1 0 0 1
netname=Q
}
N 16300 8300 16300 8700 4
N 16300 7300 16300 6800 4
N 16300 5800 16300 5300 4
N 16300 4300 16300 3800 4
N 16300 2800 16300 2400 4
N 15000 5200 15000 5600 4
N 10000 5600 11600 5600 4
N 11100 5600 11100 4200 4
N 11100 4200 17300 4200 4
{
T 13800 4300 5 10 1 1 0 0 1
netname=qn
}
N 16300 5600 17300 5600 4
N 17300 5600 17300 4200 4
T 8700 1700 9 10 1 0 0 0 3
Data input switch:
- (inverting) tri-state driver
- low-active transparent
T 11700 1700 9 10 1 0 0 0 3
Q Stage:
- inverting OR
- asynchronous Reset pulls down
T 15100 1700 9 10 1 0 0 0 3
QN Stage:
- (inverting) tri-state driver
- high-active transparent
N 10100 7800 10200 7800 4
N 10200 6300 10200 8700 4
N 10100 6300 10200 6300 4
N 16400 7800 16500 7800 4
N 16500 6300 16500 8700 4
N 16400 6300 16500 6300 4
N 16400 3300 16500 3300 4
N 16500 2400 16500 4800 4
N 16400 4800 16500 4800 4
N 12600 6300 12700 6300 4
N 12700 6300 12700 8700 4
N 12600 4800 12700 4800 4
N 12700 4800 12700 2400 4
N 10100 3300 10200 3300 4
N 10200 2400 10200 4800 4
N 10100 4800 10200 4800 4
C 14300 6800 1 0 0 spice-subcircuit-IO-1.sym
{
T 14800 7300 5 10 1 1 180 0 1
refdes=P3
}
C 14200 7300 1 0 1 asic-pmos-1.sym
{
T 12800 8100 5 8 0 0 0 6 1
device=PMOS_TRANSISTOR
T 13400 8100 5 10 1 1 0 6 1
refdes=M13
T 13400 7900 5 8 1 1 0 6 1
model-name=pmos4
T 13400 7600 5 8 1 0 0 6 1
w='2*g*Wmin'
T 13400 7400 5 8 1 0 0 6 1
l=1u
}
N 13600 8300 13600 8700 4
N 13500 7800 13400 7800 4
N 13400 7800 13400 8700 4
C 14200 2800 1 0 1 asic-nmos-1.sym
{
T 12800 3600 5 8 0 0 0 6 1
device=NMOS_TRANSISTOR
T 13400 3600 5 10 1 1 0 6 1
refdes=M16
T 13400 3400 5 8 1 1 0 6 1
model-name=nmos4
T 13400 3100 5 8 1 0 0 6 1
w='Wmin'
T 13400 2900 5 8 1 0 0 6 1
l=1u
}
N 13500 3300 13400 3300 4
N 13400 3300 13400 2400 4
N 13600 2800 13600 2400 4
N 12500 4300 12500 2400 4
N 14400 3300 14400 7800 4
{
T 14500 7300 5 10 1 1 0 0 1
netname=R
}
N 14400 3300 14200 3300 4
N 14200 7800 14400 7800 4
N 14400 7100 14500 7100 4
N 12500 6800 12500 7100 4
N 12500 7100 13600 7100 4
N 13600 7100 13600 7300 4
N 13600 3800 13600 5600 4
C 4100 5800 1 0 1 asic-pmos-1.sym
{
T 2700 6600 5 8 0 0 0 6 1
device=PMOS_TRANSISTOR
T 3300 6600 5 10 1 1 0 6 1
refdes=M3
T 3300 6400 5 8 1 1 0 6 1
model-name=pmos4
T 3300 6100 5 8 1 0 0 6 1
w='2*g*Wmin'
T 3300 5900 5 8 1 0 0 6 1
l=1u
}
N 3400 6300 3300 6300 4
N 3300 6300 3300 8700 4
N 3500 5800 3500 5600 4
C 4100 4300 1 0 1 asic-nmos-1.sym
{
T 2700 5100 5 8 0 0 0 6 1
device=NMOS_TRANSISTOR
T 3300 5100 5 10 1 1 0 6 1
refdes=M5
T 3300 4900 5 8 1 1 0 6 1
model-name=nmos4
T 3300 4600 5 8 1 0 0 6 1
w='2*Wmin'
T 3300 4400 5 8 1 0 0 6 1
l=1u
}
N 4100 6300 4500 6300 4
N 4500 6300 4500 4800 4
{
T 4600 4700 5 10 1 1 0 0 1
netname=E0
}
N 4500 4800 4100 4800 4
C 4200 5000 1 270 0 spice-subcircuit-IO-1.sym
{
T 4400 4800 5 10 1 1 90 0 1
refdes=P5
}
N 3500 5300 3500 5600 4
C 4100 7300 1 0 1 asic-pmos-1.sym
{
T 2700 8100 5 8 0 0 0 6 1
device=PMOS_TRANSISTOR
T 3300 8100 5 10 1 1 0 6 1
refdes=M2
T 3300 7900 5 8 1 1 0 6 1
model-name=pmos4
T 3300 7600 5 8 1 0 0 6 1
w='2*g*Wmin'
T 3300 7400 5 8 1 0 0 6 1
l=1u
}
N 3500 7300 3500 6800 4
N 3500 8300 3500 8700 4
N 3400 7800 3300 7800 4
N 4400 7800 4100 7800 4
{
T 4400 7800 5 10 1 1 0 0 1
netname=E1
}
C 4100 8000 1 270 0 spice-subcircuit-IO-1.sym
{
T 4300 7800 5 10 1 1 90 0 1
refdes=P4
}
C 2000 4300 1 0 0 asic-nmos-1.sym
{
T 3400 5100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 2800 5100 5 10 1 1 0 0 1
refdes=M4
T 2800 4900 5 8 1 1 0 0 1
model-name=nmos4
T 2800 4600 5 8 1 0 0 0 1
w='2*Wmin'
T 2800 4400 5 8 1 0 0 0 1
l=1u
}
N 3100 2400 3100 4800 4
N 3100 3300 3000 3300 4
N 2700 4800 3400 4800 4
N 2600 4000 2600 4300 4
N 2600 4000 3500 4000 4
N 2900 4000 2900 3800 4
N 3500 4300 3500 4000 4
N 2600 5300 2600 7300 4
N 1900 4800 2000 4800 4
{
T 1900 4800 5 10 1 1 0 0 1
netname=E1
}
