<h1 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-Config10_litespecificationsandperformance(Typical0.75v85C)">Config10_lite specifications and performance (Typical 0.75v 85C)</h1><p /><h1 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-OverallSummary:">Overall Summary:</h1><p>All blocks meet 1.6GHz** target. The ioaiu with 2MB proxy cache which is currently 1.56GHz** without timing optimizations.</p><p /><p>Blocks builds:</p><ul><li><p>Synthesis Tool = Design Compiler -topographical</p></li><li><p>TSMC 7nm</p></li><li><p>target freq = 1.6GHz </p></li><li><p>Typical Corner reported: Typical process, 0.75v, 85C</p></li><li><p>5% limit on use of ULVT cells</p></li><li><p>15% clock uncertainty</p></li></ul><p /><p>** These were synthesized with DC_TOPO &amp; available SRAM’s [Doesn’t factor slow SRAMs, PnR, CTS...]</p><hr/><h4 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-IOAIUSummary:(noresiliency,QosEnabled)">IOAIU Summary: (no resiliency, QosEnabled)</h4><ul><li><p>Instance A-F meet the target frequency of 1.6GHz </p></li><li><p>The “g” instance has a 2MB proxy cache and is slightly below target however, I believe with some floorplanning improvements it can reach 1.6 GHz at typical corner as well </p></li></ul><div class="table-wrap"><table data-layout="wide" data-local-id="62982cf3-62a1-4271-93ba-1d314e756338" class="confluenceTable"><colgroup><col style="width: 107.0px;"/><col style="width: 122.0px;"/><col style="width: 68.0px;"/><col style="width: 63.0px;"/><col style="width: 75.0px;"/><col style="width: 76.0px;"/><col style="width: 64.0px;"/><col style="width: 85.0px;"/><col style="width: 77.0px;"/><col style="width: 73.0px;"/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>IOAIU</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>achieved frequency</strong></p><p>(target=1.6GHz) 7nm</p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>wData</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>wAddr</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>useCache</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>nSets</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>nWays</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>$size MB</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>nOttCtrlEntries</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>nOttDataBanks</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>ioaiu_top_a</strong></p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>1.6GHz</p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>64 (SRAM)</p></td><td class="confluenceTd"><p>4</p></td></tr><tr><td class="confluenceTd"><p><strong>ioaiu_top_b</strong></p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>1.6GHz</p></td><td class="confluenceTd"><p>256</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>64 (SRAM)</p></td><td class="confluenceTd"><p>4</p></td></tr><tr><td class="confluenceTd"><p><strong>ioaiu_top_c</strong></p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>1.6GHz</p></td><td class="confluenceTd"><p>256</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>64 (SRAM)</p></td><td class="confluenceTd"><p>4</p></td></tr><tr><td class="confluenceTd"><p><strong>ioaiu_top_d</strong></p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>1.6GHz</p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>64 (SRAM)</p></td><td class="confluenceTd"><p>4</p></td></tr><tr><td class="confluenceTd"><p><strong>ioaiu_top_e</strong></p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>1.6GHz</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>64 (SRAM)</p></td><td class="confluenceTd"><p>4</p></td></tr><tr><td class="confluenceTd"><p><strong>ioaiu_top_f</strong></p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>1.6GHz</p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>64 (SRAM)</p></td><td class="confluenceTd"><p>4</p></td></tr><tr><td class="confluenceTd"><p><strong>ioaiu_top_g</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p>1.5GHz</p></td><td class="confluenceTd"><p>256</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>4096</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>2MB (SRAM)</p></td><td class="confluenceTd"><p>64 (SRAM)</p></td><td class="confluenceTd"><p>4</p></td></tr></tbody></table></div><p>useResiliency = 0 for all VictimBuffer = 1 for all</p><p> </p><hr/><h4 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-DMISummary:(noresiliency,QosEnabled)">DMI Summary: (no resiliency, QosEnabled)</h4><ul><li><p>The DMI block builds safely at the Typical corner for various memory configurations </p></li></ul><div class="table-wrap"><table data-layout="wide" data-local-id="dde03961-801b-460f-8588-d9424aa87100" class="confluenceTable"><colgroup><col style="width: 63.0px;"/><col style="width: 99.0px;"/><col style="width: 52.0px;"/><col style="width: 48.0px;"/><col style="width: 53.0px;"/><col style="width: 63.0px;"/><col style="width: 63.0px;"/><col style="width: 63.0px;"/><col style="width: 63.0px;"/><col style="width: 63.0px;"/><col style="width: 64.0px;"/></colgroup><tbody><tr><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-DMI"><strong>DMI</strong></h5></td><td data-highlight-colour="#fffae6" class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-achievedfrequency"><strong>achieved frequency</strong></h5><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-(target=1.6GHz)7nm">(target=1.6GHz) 7nm</h5></td><td data-highlight-colour="#fffae6" class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-DataWidth"><strong>Data Width</strong></h5></td><td data-highlight-colour="#fffae6" class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-useAtomic"><strong>useAtomic</strong></h5></td><td data-highlight-colour="#fffae6" class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-useCmc"><strong>useCmc</strong></h5></td><td data-highlight-colour="#fffae6" class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-nSets"><strong>nSets</strong></h5></td><td data-highlight-colour="#fffae6" class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-nWays"><strong>nWays</strong></h5></td><td data-highlight-colour="#fffae6" class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-useScratchPad"><strong>useScratchPad</strong></h5></td><td data-highlight-colour="#fffae6" class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-$sizeMB"><strong>$size MB</strong></h5></td><td data-highlight-colour="#fffae6" class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-WrDataBuffer"><strong>Wr Data Buffer</strong></h5></td><td data-highlight-colour="#fffae6" class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-qosCredits"><strong>qosCredits</strong></h5></td></tr><tr><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-dmi_a"><strong>dmi_a</strong></h5></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>1.6GHz</p></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-256b">256b</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-1">1</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-1.1">1</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-2K">2K</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-16">16</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-1.2">1</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-2MB">2MB</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-SRAM">SRAM</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-[0,0,0,0]">[0,0,0,0]</h5></td></tr><tr><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-dmi_b"><strong>dmi_b</strong></h5></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>1.6GHz</p></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-128b">128b</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-0">0</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-1.3">1</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-4K">4K</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-16.1">16</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-1.4">1</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-4MB">4MB</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-SRAM.1">SRAM</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-[0,0,0,0].1">[0,0,0,0]</h5></td></tr><tr><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-dmi_c"><strong>dmi_c</strong></h5></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>1.6GHz</p></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-256b.1">256b</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-0.1">0</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-0.2">0</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-NA">NA</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-NA.1">NA</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-0.3">0</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-NA.2">NA</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-SRAM.2">SRAM</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-[0,0,0,0].2">[0,0,0,0]</h5></td></tr></tbody></table></div><p>useResiliency = 0 for all : Duplication = 0 for all : enableQos = 1 for all nRttCtrlEntries = 128 for all</p><p>nWttCtrlEntries = 64 for all : nDceRbEntries = 80 for all : nDmiRbEntries = 8 for all</p><p> </p><hr/><p> </p><h4 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-CHIAIUSummary:(noresiliency,QosEnabled)">CHIAIU Summary: (no resiliency, QosEnabled)</h4><ul><li><p>The aiu block builds safely at the Typical corner for up to 256b data width </p></li></ul><div class="table-wrap"><table data-layout="wide" data-local-id="fdba8973-a305-47ce-8287-0dc6487b4987" class="confluenceTable"><colgroup><col style="width: 66.0px;"/><col style="width: 96.0px;"/><col style="width: 52.0px;"/><col style="width: 48.0px;"/><col style="width: 63.0px;"/><col style="width: 63.0px;"/><col style="width: 63.0px;"/><col style="width: 63.0px;"/><col style="width: 63.0px;"/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>CHIAIU</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>achieved frequency</strong></p><p>(target=1.6GHz) 7nm</p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>Data Width</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>Waddr</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>nOttCtrlEntries</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>nStshSnpInFlight</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>nSnpInFlight</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>useResiliency</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>fnEnableQos</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>aiu_top_a</strong></p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>1.6GHz</p></td><td class="confluenceTd"><p>256b</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>96</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p><strong>aiu_top_b</strong></p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>1.6GHz</p></td><td class="confluenceTd"><p>128b</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>96</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td></tr></tbody></table></div><hr/><p /><h4 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-DCESummary:(noresiliency,QosEnabled)">DCE Summary: (no resiliency, QosEnabled)</h4><ul><li><p>The dce block builds safely at the Typical corner with four snoop filters of various sizes</p></li></ul><div class="table-wrap"><table data-layout="wide" data-local-id="146ba512-50eb-4ab8-9cfe-a3071ab34d0b" class="confluenceTable"><colgroup><col style="width: 51.0px;"/><col style="width: 64.0px;"/><col style="width: 49.0px;"/><col style="width: 48.0px;"/><col style="width: 95.0px;"/><col style="width: 94.0px;"/><col style="width: 121.0px;"/><col style="width: 53.0px;"/><col style="width: 49.0px;"/><col style="width: 49.0px;"/><col style="width: 49.0px;"/><col style="width: 49.0px;"/><col style="width: 49.0px;"/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>DCE</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>achieved frequency</strong></p><p>(target=1.6GHz) 7nm</p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>wAdd</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>nWays</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>snoopfilter1</strong></p><p><strong>sets/ways/victimEntries</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>snoopfilter2</strong></p><p><strong>sets/ways/victimEntries</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>snoopfilter2&amp;3</strong></p><p><strong>sets/ways/victimEntries</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>nCachingAgents</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>nAttCtrlEntries</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>nTaggedMonitors</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>RetryDepth</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>RbCredits</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>SnpCredits</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>dce_a</strong></p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>1.6 GHz</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>16k/16/28</p></td><td class="confluenceTd"><p>8k/20/2</p></td><td class="confluenceTd"><p>4k/16/20</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>10</p></td><td class="confluenceTd"><p>6</p></td></tr></tbody></table></div><p> </p><hr/><p> </p><h4 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-DIISummary:(noresiliency,QosEnabled)">DII Summary:(no resiliency, QosEnabled)</h4><ul><li><p>The dce block builds safely at the Typical corner with data widths and Rb Credits</p></li></ul><div class="table-wrap"><table data-layout="wide" data-local-id="4571b995-f0fb-4599-95ca-5afc252a5477" class="confluenceTable"><colgroup><col style="width: 126.0px;"/><col style="width: 92.0px;"/><col style="width: 85.0px;"/><col style="width: 108.0px;"/><col style="width: 130.0px;"/><col style="width: 147.0px;"/><col style="width: 140.0px;"/><col style="width: 132.0px;"/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>DII</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>achieved frequency</strong></p><p>(target=1.6GHz) 7nm</p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>Data Width</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>Waddr</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>RbCredits</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>nRttCtrlEntries</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>nWttCtrlEntries</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>wLargestEndPoint</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>dii_top_a</strong></p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>1.6 GHz</p></td><td class="confluenceTd"><p>256</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>1073741824 kB</p></td></tr><tr><td class="confluenceTd"><p><strong>dii_top_b</strong></p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>1.6 GHz</p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>24</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>67108864 kB</p></td></tr><tr><td class="confluenceTd"><p><strong>dii_top_c</strong></p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>1.6 GHz</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>1024 kB</p></td></tr></tbody></table></div><p /><p /><hr/><h4 id="id-3.2Config10_liteParameterizationLimits(TTCorner)-DVESummary:(noresiliency)">DVE Summary:(no resiliency)</h4><ul><li><p>The dve meets timing of 1.6Ghz with no issues.</p></li></ul><p> </p>