{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554384760004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554384760004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 08:32:29 2019 " "Processing started: Thu Apr 04 08:32:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554384760004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554384760004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_sync -c vga_sync " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_sync -c vga_sync" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554384760004 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1554384760442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlbolita_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlbolita_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlBolita_tb-testbench2 " "Found design unit 1: controlBolita_tb-testbench2" {  } { { "controlBolita_tb.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlBolita_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384760991 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlBolita_tb " "Found entity 1: controlBolita_tb" {  } { { "controlBolita_tb.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlBolita_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384760991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384760991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync_tb-testbench " "Found design unit 1: vga_sync_tb-testbench" {  } { { "vga_sync_tb.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vga_sync_tb.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384760991 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync_tb " "Found entity 1: vga_sync_tb" {  } { { "vga_sync_tb.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vga_sync_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384760991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384760991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-vga_syncARCH " "Found design unit 1: vga_sync-vga_syncARCH" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vga_sync.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384761007 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vga_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384761007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384761007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertical.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vertical.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vertical-ARCH " "Found design unit 1: vertical-ARCH" {  } { { "vertical.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vertical.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384761007 ""} { "Info" "ISGN_ENTITY_NAME" "1 vertical " "Found entity 1: vertical" {  } { { "vertical.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vertical.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384761007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384761007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file horizontal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 horizontal-ARCH " "Found design unit 1: horizontal-ARCH" {  } { { "horizontal.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/horizontal.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384761007 ""} { "Info" "ISGN_ENTITY_NAME" "1 horizontal " "Found entity 1: horizontal" {  } { { "horizontal.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/horizontal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384761007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384761007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contv-contvArch " "Found design unit 1: contv-contvArch" {  } { { "contv.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/contv.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384761022 ""} { "Info" "ISGN_ENTITY_NAME" "1 contv " "Found entity 1: contv" {  } { { "contv.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/contv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384761022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384761022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlvertical.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlvertical.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlvertical-oneHot " "Found design unit 1: controlvertical-oneHot" {  } { { "controlvertical.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlvertical.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384761022 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlvertical " "Found entity 1: controlvertical" {  } { { "controlvertical.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlvertical.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384761022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384761022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlhorizontal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlhorizontal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlhorizontal-oneHot " "Found design unit 1: controlhorizontal-oneHot" {  } { { "controlhorizontal.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlhorizontal.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384761022 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlhorizontal " "Found entity 1: controlhorizontal" {  } { { "controlhorizontal.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlhorizontal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384761022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384761022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controldibujo_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controldibujo_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlDibujo_tb-testbench1 " "Found design unit 1: controlDibujo_tb-testbench1" {  } { { "controlDibujo_tb.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384761022 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlDibujo_tb " "Found entity 1: controlDibujo_tb" {  } { { "controlDibujo_tb.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384761022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384761022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controldibujo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controldibujo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlDibujo-controlDibujoARCH " "Found design unit 1: controlDibujo-controlDibujoARCH" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384761038 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlDibujo " "Found entity 1: controlDibujo" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384761038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384761038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlbolita.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlbolita.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlBolita-bola " "Found design unit 1: ControlBolita-bola" {  } { { "ControlBolita.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/ControlBolita.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384761044 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlBolita " "Found entity 1: ControlBolita" {  } { { "ControlBolita.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/ControlBolita.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384761044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384761044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlbarrar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlbarrar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlBarraR-bar " "Found design unit 1: ControlBarraR-bar" {  } { { "ControlBarraR.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/ControlBarraR.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384761044 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlBarraR " "Found entity 1: ControlBarraR" {  } { { "ControlBarraR.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/ControlBarraR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384761044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384761044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlbarral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlbarral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlBarraL-bar " "Found design unit 1: ControlBarraL-bar" {  } { { "ControlBarraL.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/ControlBarraL.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384761044 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlBarraL " "Found entity 1: ControlBarraL" {  } { { "ControlBarraL.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/ControlBarraL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384761044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384761044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conth.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conth.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conth-conthArch " "Found design unit 1: conth-conthArch" {  } { { "conth.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/conth.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384761044 ""} { "Info" "ISGN_ENTITY_NAME" "1 conth " "Found entity 1: conth" {  } { { "conth.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/conth.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384761044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384761044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont-contArch " "Found design unit 1: cont-contArch" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384761060 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont " "Found entity 1: cont" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384761060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384761060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_to_sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_sseg-behaviour " "Found design unit 1: bin_to_sseg-behaviour" {  } { { "bin_to_sseg.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/bin_to_sseg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384761060 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_sseg " "Found entity 1: bin_to_sseg" {  } { { "bin_to_sseg.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/bin_to_sseg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384761060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384761060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlbarrar_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlbarrar_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlBarraR_tb-testbench2 " "Found design unit 1: controlBarraR_tb-testbench2" {  } { { "controlBarraR_tb.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlBarraR_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384761060 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlBarraR_tb " "Found entity 1: controlBarraR_tb" {  } { { "controlBarraR_tb.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlBarraR_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384761060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384761060 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_sync " "Elaborating entity \"vga_sync\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554384761160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlDibujo controlDibujo:controlDibujoBLK " "Elaborating entity \"controlDibujo\" for hierarchy \"controlDibujo:controlDibujoBLK\"" {  } { { "vga_sync.vhd" "controlDibujoBLK" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vga_sync.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554384761191 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LimitePantalla controlDibujo.vhd(43) " "Verilog HDL or VHDL warning at controlDibujo.vhd(43): object \"LimitePantalla\" assigned a value but never read" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1554384761191 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "controlBarraRE controlDibujo.vhd(44) " "Verilog HDL or VHDL warning at controlDibujo.vhd(44): object \"controlBarraRE\" assigned a value but never read" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1554384761191 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "controlBolitaE controlDibujo.vhd(45) " "Verilog HDL or VHDL warning at controlDibujo.vhd(45): object \"controlBolitaE\" assigned a value but never read" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1554384761191 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BarraSupL controlDibujo.vhd(129) " "VHDL Process Statement warning at controlDibujo.vhd(129): signal \"BarraSupL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761191 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BarraInfL controlDibujo.vhd(130) " "VHDL Process Statement warning at controlDibujo.vhd(130): signal \"BarraInfL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761191 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BarraSupR controlDibujo.vhd(131) " "VHDL Process Statement warning at controlDibujo.vhd(131): signal \"BarraSupR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761191 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BarraInfR controlDibujo.vhd(132) " "VHDL Process Statement warning at controlDibujo.vhd(132): signal \"BarraInfR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761191 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bup controlDibujo.vhd(134) " "VHDL Process Statement warning at controlDibujo.vhd(134): signal \"Bup\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761191 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bdown controlDibujo.vhd(135) " "VHDL Process Statement warning at controlDibujo.vhd(135): signal \"Bdown\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761191 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bright controlDibujo.vhd(136) " "VHDL Process Statement warning at controlDibujo.vhd(136): signal \"Bright\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761191 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bleft controlDibujo.vhd(137) " "VHDL Process Statement warning at controlDibujo.vhd(137): signal \"Bleft\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761191 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "video_on controlDibujo.vhd(149) " "VHDL Process Statement warning at controlDibujo.vhd(149): signal \"video_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761191 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Lim2Mitad controlDibujo.vhd(154) " "VHDL Process Statement warning at controlDibujo.vhd(154): signal \"Lim2Mitad\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761191 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Lim1Mitad controlDibujo.vhd(154) " "VHDL Process Statement warning at controlDibujo.vhd(154): signal \"Lim1Mitad\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761191 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LimSupBarraL controlDibujo.vhd(154) " "VHDL Process Statement warning at controlDibujo.vhd(154): signal \"LimSupBarraL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761191 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LimInfBarraL controlDibujo.vhd(154) " "VHDL Process Statement warning at controlDibujo.vhd(154): signal \"LimInfBarraL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761191 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BarraGrosor2 controlDibujo.vhd(154) " "VHDL Process Statement warning at controlDibujo.vhd(154): signal \"BarraGrosor2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761191 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BarraGrosor1 controlDibujo.vhd(154) " "VHDL Process Statement warning at controlDibujo.vhd(154): signal \"BarraGrosor1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761191 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LimSupBarraR controlDibujo.vhd(154) " "VHDL Process Statement warning at controlDibujo.vhd(154): signal \"LimSupBarraR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761191 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LimInfBarraR controlDibujo.vhd(154) " "VHDL Process Statement warning at controlDibujo.vhd(154): signal \"LimInfBarraR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761191 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BarraGrosor4 controlDibujo.vhd(154) " "VHDL Process Statement warning at controlDibujo.vhd(154): signal \"BarraGrosor4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761191 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BarraGrosor3 controlDibujo.vhd(154) " "VHDL Process Statement warning at controlDibujo.vhd(154): signal \"BarraGrosor3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761191 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LimiteBolaUp controlDibujo.vhd(154) " "VHDL Process Statement warning at controlDibujo.vhd(154): signal \"LimiteBolaUp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761191 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LimiteBolaDown controlDibujo.vhd(154) " "VHDL Process Statement warning at controlDibujo.vhd(154): signal \"LimiteBolaDown\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761191 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LimiteBolaRight controlDibujo.vhd(154) " "VHDL Process Statement warning at controlDibujo.vhd(154): signal \"LimiteBolaRight\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761191 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LimiteBolaLeft controlDibujo.vhd(154) " "VHDL Process Statement warning at controlDibujo.vhd(154): signal \"LimiteBolaLeft\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761191 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Lim2Mitad controlDibujo.vhd(156) " "VHDL Process Statement warning at controlDibujo.vhd(156): signal \"Lim2Mitad\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Lim1Mitad controlDibujo.vhd(156) " "VHDL Process Statement warning at controlDibujo.vhd(156): signal \"Lim1Mitad\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LimSupBarraL controlDibujo.vhd(156) " "VHDL Process Statement warning at controlDibujo.vhd(156): signal \"LimSupBarraL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LimInfBarraL controlDibujo.vhd(156) " "VHDL Process Statement warning at controlDibujo.vhd(156): signal \"LimInfBarraL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BarraGrosor2 controlDibujo.vhd(156) " "VHDL Process Statement warning at controlDibujo.vhd(156): signal \"BarraGrosor2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BarraGrosor1 controlDibujo.vhd(156) " "VHDL Process Statement warning at controlDibujo.vhd(156): signal \"BarraGrosor1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LimSupBarraR controlDibujo.vhd(156) " "VHDL Process Statement warning at controlDibujo.vhd(156): signal \"LimSupBarraR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LimInfBarraR controlDibujo.vhd(156) " "VHDL Process Statement warning at controlDibujo.vhd(156): signal \"LimInfBarraR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BarraGrosor4 controlDibujo.vhd(156) " "VHDL Process Statement warning at controlDibujo.vhd(156): signal \"BarraGrosor4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BarraGrosor3 controlDibujo.vhd(156) " "VHDL Process Statement warning at controlDibujo.vhd(156): signal \"BarraGrosor3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LimiteBolaUp controlDibujo.vhd(156) " "VHDL Process Statement warning at controlDibujo.vhd(156): signal \"LimiteBolaUp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LimiteBolaDown controlDibujo.vhd(156) " "VHDL Process Statement warning at controlDibujo.vhd(156): signal \"LimiteBolaDown\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LimiteBolaRight controlDibujo.vhd(156) " "VHDL Process Statement warning at controlDibujo.vhd(156): signal \"LimiteBolaRight\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LimiteBolaLeft controlDibujo.vhd(156) " "VHDL Process Statement warning at controlDibujo.vhd(156): signal \"LimiteBolaLeft\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Lim2Mitad controlDibujo.vhd(163) " "VHDL Process Statement warning at controlDibujo.vhd(163): signal \"Lim2Mitad\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Lim1Mitad controlDibujo.vhd(163) " "VHDL Process Statement warning at controlDibujo.vhd(163): signal \"Lim1Mitad\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LimSupBarraL controlDibujo.vhd(163) " "VHDL Process Statement warning at controlDibujo.vhd(163): signal \"LimSupBarraL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LimInfBarraL controlDibujo.vhd(163) " "VHDL Process Statement warning at controlDibujo.vhd(163): signal \"LimInfBarraL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BarraGrosor2 controlDibujo.vhd(163) " "VHDL Process Statement warning at controlDibujo.vhd(163): signal \"BarraGrosor2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BarraGrosor1 controlDibujo.vhd(163) " "VHDL Process Statement warning at controlDibujo.vhd(163): signal \"BarraGrosor1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LimSupBarraR controlDibujo.vhd(163) " "VHDL Process Statement warning at controlDibujo.vhd(163): signal \"LimSupBarraR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LimInfBarraR controlDibujo.vhd(163) " "VHDL Process Statement warning at controlDibujo.vhd(163): signal \"LimInfBarraR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BarraGrosor4 controlDibujo.vhd(163) " "VHDL Process Statement warning at controlDibujo.vhd(163): signal \"BarraGrosor4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BarraGrosor3 controlDibujo.vhd(163) " "VHDL Process Statement warning at controlDibujo.vhd(163): signal \"BarraGrosor3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LimiteBolaUp controlDibujo.vhd(163) " "VHDL Process Statement warning at controlDibujo.vhd(163): signal \"LimiteBolaUp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LimiteBolaDown controlDibujo.vhd(163) " "VHDL Process Statement warning at controlDibujo.vhd(163): signal \"LimiteBolaDown\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LimiteBolaRight controlDibujo.vhd(163) " "VHDL Process Statement warning at controlDibujo.vhd(163): signal \"LimiteBolaRight\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LimiteBolaLeft controlDibujo.vhd(163) " "VHDL Process Statement warning at controlDibujo.vhd(163): signal \"LimiteBolaLeft\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Lim2Mitad controlDibujo.vhd(165) " "VHDL Process Statement warning at controlDibujo.vhd(165): signal \"Lim2Mitad\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Lim1Mitad controlDibujo.vhd(165) " "VHDL Process Statement warning at controlDibujo.vhd(165): signal \"Lim1Mitad\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LimSupBarraL controlDibujo.vhd(165) " "VHDL Process Statement warning at controlDibujo.vhd(165): signal \"LimSupBarraL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LimInfBarraL controlDibujo.vhd(165) " "VHDL Process Statement warning at controlDibujo.vhd(165): signal \"LimInfBarraL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BarraGrosor2 controlDibujo.vhd(165) " "VHDL Process Statement warning at controlDibujo.vhd(165): signal \"BarraGrosor2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BarraGrosor1 controlDibujo.vhd(165) " "VHDL Process Statement warning at controlDibujo.vhd(165): signal \"BarraGrosor1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LimSupBarraR controlDibujo.vhd(165) " "VHDL Process Statement warning at controlDibujo.vhd(165): signal \"LimSupBarraR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LimInfBarraR controlDibujo.vhd(165) " "VHDL Process Statement warning at controlDibujo.vhd(165): signal \"LimInfBarraR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BarraGrosor4 controlDibujo.vhd(165) " "VHDL Process Statement warning at controlDibujo.vhd(165): signal \"BarraGrosor4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BarraGrosor3 controlDibujo.vhd(165) " "VHDL Process Statement warning at controlDibujo.vhd(165): signal \"BarraGrosor3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LimiteBolaUp controlDibujo.vhd(165) " "VHDL Process Statement warning at controlDibujo.vhd(165): signal \"LimiteBolaUp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LimiteBolaDown controlDibujo.vhd(165) " "VHDL Process Statement warning at controlDibujo.vhd(165): signal \"LimiteBolaDown\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LimiteBolaRight controlDibujo.vhd(165) " "VHDL Process Statement warning at controlDibujo.vhd(165): signal \"LimiteBolaRight\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LimiteBolaLeft controlDibujo.vhd(165) " "VHDL Process Statement warning at controlDibujo.vhd(165): signal \"LimiteBolaLeft\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pixel controlDibujo.vhd(125) " "VHDL Process Statement warning at controlDibujo.vhd(125): inferring latch(es) for signal or variable \"pixel\", which holds its previous value in one or more paths through the process" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nx_state controlDibujo.vhd(125) " "VHDL Process Statement warning at controlDibujo.vhd(125): inferring latch(es) for signal or variable \"nx_state\", which holds its previous value in one or more paths through the process" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state controlDibujo.vhd(125) " "Inferred latch for \"nx_state\" at controlDibujo.vhd(125)" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[0\] controlDibujo.vhd(125) " "Inferred latch for \"pixel\[0\]\" at controlDibujo.vhd(125)" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[1\] controlDibujo.vhd(125) " "Inferred latch for \"pixel\[1\]\" at controlDibujo.vhd(125)" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[2\] controlDibujo.vhd(125) " "Inferred latch for \"pixel\[2\]\" at controlDibujo.vhd(125)" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[3\] controlDibujo.vhd(125) " "Inferred latch for \"pixel\[3\]\" at controlDibujo.vhd(125)" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[4\] controlDibujo.vhd(125) " "Inferred latch for \"pixel\[4\]\" at controlDibujo.vhd(125)" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[5\] controlDibujo.vhd(125) " "Inferred latch for \"pixel\[5\]\" at controlDibujo.vhd(125)" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[6\] controlDibujo.vhd(125) " "Inferred latch for \"pixel\[6\]\" at controlDibujo.vhd(125)" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[7\] controlDibujo.vhd(125) " "Inferred latch for \"pixel\[7\]\" at controlDibujo.vhd(125)" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[8\] controlDibujo.vhd(125) " "Inferred latch for \"pixel\[8\]\" at controlDibujo.vhd(125)" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[9\] controlDibujo.vhd(125) " "Inferred latch for \"pixel\[9\]\" at controlDibujo.vhd(125)" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[10\] controlDibujo.vhd(125) " "Inferred latch for \"pixel\[10\]\" at controlDibujo.vhd(125)" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[11\] controlDibujo.vhd(125) " "Inferred latch for \"pixel\[11\]\" at controlDibujo.vhd(125)" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554384761207 "|vga_sync|controlDibujo:controlDibujoBLK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlBarraL controlDibujo:controlDibujoBLK\|ControlBarraL:BarraLBLK " "Elaborating entity \"ControlBarraL\" for hierarchy \"controlDibujo:controlDibujoBLK\|ControlBarraL:BarraLBLK\"" {  } { { "controlDibujo.vhd" "BarraLBLK" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554384761207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlBarraR controlDibujo:controlDibujoBLK\|ControlBarraR:BarraRBLK " "Elaborating entity \"ControlBarraR\" for hierarchy \"controlDibujo:controlDibujoBLK\|ControlBarraR:BarraRBLK\"" {  } { { "controlDibujo.vhd" "BarraRBLK" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554384761223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlBolita controlDibujo:controlDibujoBLK\|ControlBolita:BolitaBLK " "Elaborating entity \"ControlBolita\" for hierarchy \"controlDibujo:controlDibujoBLK\|ControlBolita:BolitaBLK\"" {  } { { "controlDibujo.vhd" "BolitaBLK" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554384761245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "horizontal horizontal:horizontalBLK " "Elaborating entity \"horizontal\" for hierarchy \"horizontal:horizontalBLK\"" {  } { { "vga_sync.vhd" "horizontalBLK" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vga_sync.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554384761260 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MaxTickh horizontal.vhd(31) " "Verilog HDL or VHDL warning at horizontal.vhd(31): object \"MaxTickh\" assigned a value but never read" {  } { { "horizontal.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/horizontal.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1554384761276 "|vga_sync|horizontal:horizontalBLK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlhorizontal horizontal:horizontalBLK\|controlhorizontal:DUT " "Elaborating entity \"controlhorizontal\" for hierarchy \"horizontal:horizontalBLK\|controlhorizontal:DUT\"" {  } { { "horizontal.vhd" "DUT" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/horizontal.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554384761276 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nx_state controlhorizontal.vhd(38) " "VHDL Process Statement warning at controlhorizontal.vhd(38): inferring latch(es) for signal or variable \"nx_state\", which holds its previous value in one or more paths through the process" {  } { { "controlhorizontal.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlhorizontal.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554384761276 "|vga_sync|horizontal:horizontalBLK|controlhorizontal:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.cuatro controlhorizontal.vhd(38) " "Inferred latch for \"nx_state.cuatro\" at controlhorizontal.vhd(38)" {  } { { "controlhorizontal.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlhorizontal.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554384761292 "|vga_sync|horizontal:horizontalBLK|controlhorizontal:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.tres controlhorizontal.vhd(38) " "Inferred latch for \"nx_state.tres\" at controlhorizontal.vhd(38)" {  } { { "controlhorizontal.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlhorizontal.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554384761292 "|vga_sync|horizontal:horizontalBLK|controlhorizontal:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.dos controlhorizontal.vhd(38) " "Inferred latch for \"nx_state.dos\" at controlhorizontal.vhd(38)" {  } { { "controlhorizontal.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlhorizontal.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554384761292 "|vga_sync|horizontal:horizontalBLK|controlhorizontal:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.uno controlhorizontal.vhd(38) " "Inferred latch for \"nx_state.uno\" at controlhorizontal.vhd(38)" {  } { { "controlhorizontal.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlhorizontal.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554384761292 "|vga_sync|horizontal:horizontalBLK|controlhorizontal:DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont horizontal:horizontalBLK\|cont:BIST " "Elaborating entity \"cont\" for hierarchy \"horizontal:horizontalBLK\|cont:BIST\"" {  } { { "horizontal.vhd" "BIST" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/horizontal.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554384761292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont horizontal:horizontalBLK\|cont:BIST2 " "Elaborating entity \"cont\" for hierarchy \"horizontal:horizontalBLK\|cont:BIST2\"" {  } { { "horizontal.vhd" "BIST2" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/horizontal.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554384761292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont horizontal:horizontalBLK\|cont:BIST3 " "Elaborating entity \"cont\" for hierarchy \"horizontal:horizontalBLK\|cont:BIST3\"" {  } { { "horizontal.vhd" "BIST3" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/horizontal.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554384761307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont horizontal:horizontalBLK\|cont:BIST4 " "Elaborating entity \"cont\" for hierarchy \"horizontal:horizontalBLK\|cont:BIST4\"" {  } { { "horizontal.vhd" "BIST4" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/horizontal.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554384761323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conth horizontal:horizontalBLK\|conth:BISTH " "Elaborating entity \"conth\" for hierarchy \"horizontal:horizontalBLK\|conth:BISTH\"" {  } { { "horizontal.vhd" "BISTH" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/horizontal.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554384761323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vertical vertical:verticalBLK " "Elaborating entity \"vertical\" for hierarchy \"vertical:verticalBLK\"" {  } { { "vga_sync.vhd" "verticalBLK" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vga_sync.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554384761345 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MaxTickv vertical.vhd(29) " "Verilog HDL or VHDL warning at vertical.vhd(29): object \"MaxTickv\" assigned a value but never read" {  } { { "vertical.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vertical.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1554384761361 "|vga_sync|vertical:verticalBLK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlvertical vertical:verticalBLK\|controlvertical:DUT " "Elaborating entity \"controlvertical\" for hierarchy \"vertical:verticalBLK\|controlvertical:DUT\"" {  } { { "vertical.vhd" "DUT" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vertical.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554384761361 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nx_state controlvertical.vhd(38) " "VHDL Process Statement warning at controlvertical.vhd(38): inferring latch(es) for signal or variable \"nx_state\", which holds its previous value in one or more paths through the process" {  } { { "controlvertical.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlvertical.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554384761361 "|vga_sync|vertical:verticalBLK|controlvertical:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.cuatro controlvertical.vhd(38) " "Inferred latch for \"nx_state.cuatro\" at controlvertical.vhd(38)" {  } { { "controlvertical.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlvertical.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554384761361 "|vga_sync|vertical:verticalBLK|controlvertical:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.tres controlvertical.vhd(38) " "Inferred latch for \"nx_state.tres\" at controlvertical.vhd(38)" {  } { { "controlvertical.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlvertical.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554384761361 "|vga_sync|vertical:verticalBLK|controlvertical:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.dos controlvertical.vhd(38) " "Inferred latch for \"nx_state.dos\" at controlvertical.vhd(38)" {  } { { "controlvertical.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlvertical.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554384761361 "|vga_sync|vertical:verticalBLK|controlvertical:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.uno controlvertical.vhd(38) " "Inferred latch for \"nx_state.uno\" at controlvertical.vhd(38)" {  } { { "controlvertical.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlvertical.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554384761361 "|vga_sync|vertical:verticalBLK|controlvertical:DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont vertical:verticalBLK\|cont:BIST " "Elaborating entity \"cont\" for hierarchy \"vertical:verticalBLK\|cont:BIST\"" {  } { { "vertical.vhd" "BIST" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vertical.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554384761361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont vertical:verticalBLK\|cont:BIST2 " "Elaborating entity \"cont\" for hierarchy \"vertical:verticalBLK\|cont:BIST2\"" {  } { { "vertical.vhd" "BIST2" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vertical.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554384761376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont vertical:verticalBLK\|cont:BIST3 " "Elaborating entity \"cont\" for hierarchy \"vertical:verticalBLK\|cont:BIST3\"" {  } { { "vertical.vhd" "BIST3" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vertical.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554384761392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont vertical:verticalBLK\|cont:BIST4 " "Elaborating entity \"cont\" for hierarchy \"vertical:verticalBLK\|cont:BIST4\"" {  } { { "vertical.vhd" "BIST4" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vertical.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554384761408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contv vertical:verticalBLK\|contv:BISTV " "Elaborating entity \"contv\" for hierarchy \"vertical:verticalBLK\|contv:BISTV\"" {  } { { "vertical.vhd" "BISTV" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vertical.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554384761408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_sseg bin_to_sseg:Display1BLK " "Elaborating entity \"bin_to_sseg\" for hierarchy \"bin_to_sseg:Display1BLK\"" {  } { { "vga_sync.vhd" "Display1BLK" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vga_sync.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554384761445 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlDibujo:controlDibujoBLK\|pixel\[11\] controlDibujo:controlDibujoBLK\|pixel\[0\] " "Duplicate LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[11\]\" merged with LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[0\]\"" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 125 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554384763130 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlDibujo:controlDibujoBLK\|pixel\[9\] controlDibujo:controlDibujoBLK\|pixel\[0\] " "Duplicate LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[9\]\" merged with LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[0\]\"" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 125 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554384763130 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlDibujo:controlDibujoBLK\|pixel\[8\] controlDibujo:controlDibujoBLK\|pixel\[0\] " "Duplicate LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[8\]\" merged with LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[0\]\"" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 125 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554384763130 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlDibujo:controlDibujoBLK\|pixel\[6\] controlDibujo:controlDibujoBLK\|pixel\[0\] " "Duplicate LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[6\]\" merged with LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[0\]\"" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 125 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554384763130 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlDibujo:controlDibujoBLK\|pixel\[5\] controlDibujo:controlDibujoBLK\|pixel\[0\] " "Duplicate LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[5\]\" merged with LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[0\]\"" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 125 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554384763130 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlDibujo:controlDibujoBLK\|pixel\[3\] controlDibujo:controlDibujoBLK\|pixel\[0\] " "Duplicate LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[3\]\" merged with LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[0\]\"" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 125 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554384763130 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlDibujo:controlDibujoBLK\|pixel\[2\] controlDibujo:controlDibujoBLK\|pixel\[0\] " "Duplicate LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[2\]\" merged with LATCH primitive \"controlDibujo:controlDibujoBLK\|pixel\[0\]\"" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 125 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554384763130 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1554384763130 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pixel\[1\] GND " "Pin \"pixel\[1\]\" is stuck at GND" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vga_sync.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554384763284 "|vga_sync|pixel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pixel\[4\] GND " "Pin \"pixel\[4\]\" is stuck at GND" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vga_sync.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554384763284 "|vga_sync|pixel[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pixel\[7\] GND " "Pin \"pixel\[7\]\" is stuck at GND" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vga_sync.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554384763284 "|vga_sync|pixel[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pixel\[10\] GND " "Pin \"pixel\[10\]\" is stuck at GND" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vga_sync.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554384763284 "|vga_sync|pixel[10]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1554384763284 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST2\|temp\[0\] Low " "Register horizontal:horizontalBLK\|cont:BIST2\|temp\[0\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST2\|temp\[11\] Low " "Register horizontal:horizontalBLK\|cont:BIST2\|temp\[11\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST2\|temp\[10\] Low " "Register horizontal:horizontalBLK\|cont:BIST2\|temp\[10\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST2\|temp\[9\] Low " "Register horizontal:horizontalBLK\|cont:BIST2\|temp\[9\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST2\|temp\[8\] Low " "Register horizontal:horizontalBLK\|cont:BIST2\|temp\[8\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST2\|temp\[7\] Low " "Register horizontal:horizontalBLK\|cont:BIST2\|temp\[7\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST2\|temp\[6\] Low " "Register horizontal:horizontalBLK\|cont:BIST2\|temp\[6\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST2\|temp\[5\] Low " "Register horizontal:horizontalBLK\|cont:BIST2\|temp\[5\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST2\|temp\[4\] Low " "Register horizontal:horizontalBLK\|cont:BIST2\|temp\[4\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST2\|temp\[3\] Low " "Register horizontal:horizontalBLK\|cont:BIST2\|temp\[3\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST2\|temp\[2\] Low " "Register horizontal:horizontalBLK\|cont:BIST2\|temp\[2\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST2\|temp\[1\] Low " "Register horizontal:horizontalBLK\|cont:BIST2\|temp\[1\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST\|temp\[0\] Low " "Register horizontal:horizontalBLK\|cont:BIST\|temp\[0\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST\|temp\[7\] Low " "Register horizontal:horizontalBLK\|cont:BIST\|temp\[7\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST\|temp\[6\] Low " "Register horizontal:horizontalBLK\|cont:BIST\|temp\[6\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST\|temp\[5\] Low " "Register horizontal:horizontalBLK\|cont:BIST\|temp\[5\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST\|temp\[4\] Low " "Register horizontal:horizontalBLK\|cont:BIST\|temp\[4\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST\|temp\[3\] Low " "Register horizontal:horizontalBLK\|cont:BIST\|temp\[3\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST\|temp\[2\] Low " "Register horizontal:horizontalBLK\|cont:BIST\|temp\[2\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST\|temp\[1\] Low " "Register horizontal:horizontalBLK\|cont:BIST\|temp\[1\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST\|temp\[0\] Low " "Register vertical:verticalBLK\|cont:BIST\|temp\[0\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST\|temp\[6\] Low " "Register vertical:verticalBLK\|cont:BIST\|temp\[6\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST\|temp\[5\] Low " "Register vertical:verticalBLK\|cont:BIST\|temp\[5\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST\|temp\[4\] Low " "Register vertical:verticalBLK\|cont:BIST\|temp\[4\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST\|temp\[3\] Low " "Register vertical:verticalBLK\|cont:BIST\|temp\[3\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST\|temp\[2\] Low " "Register vertical:verticalBLK\|cont:BIST\|temp\[2\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST\|temp\[1\] Low " "Register vertical:verticalBLK\|cont:BIST\|temp\[1\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST4\|temp\[0\] Low " "Register horizontal:horizontalBLK\|cont:BIST4\|temp\[0\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST4\|temp\[8\] Low " "Register horizontal:horizontalBLK\|cont:BIST4\|temp\[8\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST4\|temp\[7\] Low " "Register horizontal:horizontalBLK\|cont:BIST4\|temp\[7\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST4\|temp\[6\] Low " "Register horizontal:horizontalBLK\|cont:BIST4\|temp\[6\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST4\|temp\[5\] Low " "Register horizontal:horizontalBLK\|cont:BIST4\|temp\[5\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST4\|temp\[4\] Low " "Register horizontal:horizontalBLK\|cont:BIST4\|temp\[4\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST4\|temp\[3\] Low " "Register horizontal:horizontalBLK\|cont:BIST4\|temp\[3\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST4\|temp\[2\] Low " "Register horizontal:horizontalBLK\|cont:BIST4\|temp\[2\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST4\|temp\[1\] Low " "Register horizontal:horizontalBLK\|cont:BIST4\|temp\[1\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST3\|temp\[0\] Low " "Register vertical:verticalBLK\|cont:BIST3\|temp\[0\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST3\|temp\[4\] Low " "Register vertical:verticalBLK\|cont:BIST3\|temp\[4\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST3\|temp\[3\] Low " "Register vertical:verticalBLK\|cont:BIST3\|temp\[3\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST3\|temp\[2\] Low " "Register vertical:verticalBLK\|cont:BIST3\|temp\[2\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST3\|temp\[1\] Low " "Register vertical:verticalBLK\|cont:BIST3\|temp\[1\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST4\|temp\[0\] Low " "Register vertical:verticalBLK\|cont:BIST4\|temp\[0\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST4\|temp\[2\] Low " "Register vertical:verticalBLK\|cont:BIST4\|temp\[2\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST4\|temp\[1\] Low " "Register vertical:verticalBLK\|cont:BIST4\|temp\[1\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST3\|temp\[0\] Low " "Register horizontal:horizontalBLK\|cont:BIST3\|temp\[0\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST3\|temp\[6\] Low " "Register horizontal:horizontalBLK\|cont:BIST3\|temp\[6\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST3\|temp\[5\] Low " "Register horizontal:horizontalBLK\|cont:BIST3\|temp\[5\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST3\|temp\[4\] Low " "Register horizontal:horizontalBLK\|cont:BIST3\|temp\[4\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST3\|temp\[3\] Low " "Register horizontal:horizontalBLK\|cont:BIST3\|temp\[3\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST3\|temp\[2\] Low " "Register horizontal:horizontalBLK\|cont:BIST3\|temp\[2\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|cont:BIST3\|temp\[1\] Low " "Register horizontal:horizontalBLK\|cont:BIST3\|temp\[1\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST2\|temp\[9\] Low " "Register vertical:verticalBLK\|cont:BIST2\|temp\[9\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST2\|temp\[8\] Low " "Register vertical:verticalBLK\|cont:BIST2\|temp\[8\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST2\|temp\[7\] Low " "Register vertical:verticalBLK\|cont:BIST2\|temp\[7\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST2\|temp\[6\] Low " "Register vertical:verticalBLK\|cont:BIST2\|temp\[6\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST2\|temp\[5\] Low " "Register vertical:verticalBLK\|cont:BIST2\|temp\[5\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST2\|temp\[4\] Low " "Register vertical:verticalBLK\|cont:BIST2\|temp\[4\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST2\|temp\[3\] Low " "Register vertical:verticalBLK\|cont:BIST2\|temp\[3\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST2\|temp\[2\] Low " "Register vertical:verticalBLK\|cont:BIST2\|temp\[2\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST2\|temp\[1\] Low " "Register vertical:verticalBLK\|cont:BIST2\|temp\[1\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|cont:BIST2\|temp\[0\] Low " "Register vertical:verticalBLK\|cont:BIST2\|temp\[0\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|contv:BISTV\|temp\[10\] Low " "Register vertical:verticalBLK\|contv:BISTV\|temp\[10\] will power up to Low" {  } { { "contv.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/contv.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|contv:BISTV\|temp\[9\] Low " "Register vertical:verticalBLK\|contv:BISTV\|temp\[9\] will power up to Low" {  } { { "contv.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/contv.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|contv:BISTV\|temp\[8\] Low " "Register vertical:verticalBLK\|contv:BISTV\|temp\[8\] will power up to Low" {  } { { "contv.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/contv.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|contv:BISTV\|temp\[7\] Low " "Register vertical:verticalBLK\|contv:BISTV\|temp\[7\] will power up to Low" {  } { { "contv.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/contv.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|contv:BISTV\|temp\[6\] Low " "Register vertical:verticalBLK\|contv:BISTV\|temp\[6\] will power up to Low" {  } { { "contv.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/contv.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|contv:BISTV\|temp\[5\] Low " "Register vertical:verticalBLK\|contv:BISTV\|temp\[5\] will power up to Low" {  } { { "contv.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/contv.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|contv:BISTV\|temp\[4\] Low " "Register vertical:verticalBLK\|contv:BISTV\|temp\[4\] will power up to Low" {  } { { "contv.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/contv.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|contv:BISTV\|temp\[3\] Low " "Register vertical:verticalBLK\|contv:BISTV\|temp\[3\] will power up to Low" {  } { { "contv.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/contv.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|contv:BISTV\|temp\[2\] Low " "Register vertical:verticalBLK\|contv:BISTV\|temp\[2\] will power up to Low" {  } { { "contv.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/contv.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|contv:BISTV\|temp\[1\] Low " "Register vertical:verticalBLK\|contv:BISTV\|temp\[1\] will power up to Low" {  } { { "contv.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/contv.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|contv:BISTV\|temp\[0\] Low " "Register vertical:verticalBLK\|contv:BISTV\|temp\[0\] will power up to Low" {  } { { "contv.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/contv.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|conth:BISTH\|temp\[10\] Low " "Register horizontal:horizontalBLK\|conth:BISTH\|temp\[10\] will power up to Low" {  } { { "conth.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/conth.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|conth:BISTH\|temp\[9\] Low " "Register horizontal:horizontalBLK\|conth:BISTH\|temp\[9\] will power up to Low" {  } { { "conth.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/conth.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|conth:BISTH\|temp\[8\] Low " "Register horizontal:horizontalBLK\|conth:BISTH\|temp\[8\] will power up to Low" {  } { { "conth.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/conth.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|conth:BISTH\|temp\[7\] Low " "Register horizontal:horizontalBLK\|conth:BISTH\|temp\[7\] will power up to Low" {  } { { "conth.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/conth.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|conth:BISTH\|temp\[6\] Low " "Register horizontal:horizontalBLK\|conth:BISTH\|temp\[6\] will power up to Low" {  } { { "conth.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/conth.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|conth:BISTH\|temp\[5\] Low " "Register horizontal:horizontalBLK\|conth:BISTH\|temp\[5\] will power up to Low" {  } { { "conth.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/conth.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|conth:BISTH\|temp\[4\] Low " "Register horizontal:horizontalBLK\|conth:BISTH\|temp\[4\] will power up to Low" {  } { { "conth.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/conth.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|conth:BISTH\|temp\[3\] Low " "Register horizontal:horizontalBLK\|conth:BISTH\|temp\[3\] will power up to Low" {  } { { "conth.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/conth.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|conth:BISTH\|temp\[2\] Low " "Register horizontal:horizontalBLK\|conth:BISTH\|temp\[2\] will power up to Low" {  } { { "conth.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/conth.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|conth:BISTH\|temp\[1\] Low " "Register horizontal:horizontalBLK\|conth:BISTH\|temp\[1\] will power up to Low" {  } { { "conth.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/conth.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|conth:BISTH\|temp\[0\] Low " "Register horizontal:horizontalBLK\|conth:BISTH\|temp\[0\] will power up to Low" {  } { { "conth.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/conth.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vertical:verticalBLK\|contv:BISTV\|temp\[11\] Low " "Register vertical:verticalBLK\|contv:BISTV\|temp\[11\] will power up to Low" {  } { { "contv.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/contv.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "horizontal:horizontalBLK\|conth:BISTH\|temp\[11\] Low " "Register horizontal:horizontalBLK\|conth:BISTH\|temp\[11\] will power up to Low" {  } { { "conth.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/conth.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1554384763315 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1554384763315 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1554384763484 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "170 " "170 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1554384764032 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1554384764418 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554384764418 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "696 " "Implemented 696 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1554384764734 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1554384764734 ""} { "Info" "ICUT_CUT_TM_LCELLS" "659 " "Implemented 659 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1554384764734 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1554384764734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 167 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 167 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554384764772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 08:32:44 2019 " "Processing ended: Thu Apr 04 08:32:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554384764772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554384764772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554384764772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554384764772 ""}
