--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml DAC_Sweep_Test.twx DAC_Sweep_Test.ncd -o
DAC_Sweep_Test.twr DAC_Sweep_Test.pcf -ucf DAC_Sweep_Test.ucf

Design file:              DAC_Sweep_Test.ncd
Physical constraint file: DAC_Sweep_Test.pcf
Device,package,speed:     xc7k160t,fbg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
CLK_out_n   |         6.584(R)|      SLOW  |         2.796(R)|      FAST  |clk_in            |   0.000|
            |         6.584(F)|      SLOW  |         2.796(F)|      FAST  |clk_in            |   0.000|
CLK_out_p   |         6.584(R)|      SLOW  |         2.796(R)|      FAST  |clk_in            |   0.000|
            |         6.584(F)|      SLOW  |         2.796(F)|      FAST  |clk_in            |   0.000|
DCI_out_n   |         6.758(R)|      SLOW  |         2.868(R)|      FAST  |clk_in            |   0.000|
            |         6.758(F)|      SLOW  |         2.868(F)|      FAST  |clk_in            |   0.000|
DCI_out_p   |         6.758(R)|      SLOW  |         2.868(R)|      FAST  |clk_in            |   0.000|
            |         6.758(F)|      SLOW  |         2.868(F)|      FAST  |clk_in            |   0.000|
D_out_n<0>  |         6.588(R)|      SLOW  |         2.801(R)|      FAST  |clk_in            |   0.000|
            |         6.588(F)|      SLOW  |         2.801(F)|      FAST  |clk_in            |   0.000|
D_out_n<1>  |         6.607(R)|      SLOW  |         2.819(R)|      FAST  |clk_in            |   0.000|
            |         6.607(F)|      SLOW  |         2.819(F)|      FAST  |clk_in            |   0.000|
D_out_n<2>  |         6.808(R)|      SLOW  |         2.916(R)|      FAST  |clk_in            |   0.000|
            |         6.808(F)|      SLOW  |         2.916(F)|      FAST  |clk_in            |   0.000|
D_out_n<3>  |         6.571(R)|      SLOW  |         2.783(R)|      FAST  |clk_in            |   0.000|
            |         6.571(F)|      SLOW  |         2.783(F)|      FAST  |clk_in            |   0.000|
D_out_n<4>  |         6.771(R)|      SLOW  |         2.881(R)|      FAST  |clk_in            |   0.000|
            |         6.771(F)|      SLOW  |         2.881(F)|      FAST  |clk_in            |   0.000|
D_out_n<5>  |         6.781(R)|      SLOW  |         2.891(R)|      FAST  |clk_in            |   0.000|
            |         6.781(F)|      SLOW  |         2.891(F)|      FAST  |clk_in            |   0.000|
D_out_n<6>  |         6.780(R)|      SLOW  |         2.890(R)|      FAST  |clk_in            |   0.000|
            |         6.780(F)|      SLOW  |         2.890(F)|      FAST  |clk_in            |   0.000|
D_out_n<7>  |         6.772(R)|      SLOW  |         2.882(R)|      FAST  |clk_in            |   0.000|
            |         6.772(F)|      SLOW  |         2.882(F)|      FAST  |clk_in            |   0.000|
D_out_n<8>  |         6.736(R)|      SLOW  |         2.847(R)|      FAST  |clk_in            |   0.000|
            |         6.736(F)|      SLOW  |         2.847(F)|      FAST  |clk_in            |   0.000|
D_out_n<9>  |         6.752(R)|      SLOW  |         2.863(R)|      FAST  |clk_in            |   0.000|
            |         6.752(F)|      SLOW  |         2.863(F)|      FAST  |clk_in            |   0.000|
D_out_n<10> |         6.770(R)|      SLOW  |         2.883(R)|      FAST  |clk_in            |   0.000|
            |         6.770(F)|      SLOW  |         2.883(F)|      FAST  |clk_in            |   0.000|
D_out_n<11> |         6.744(R)|      SLOW  |         2.857(R)|      FAST  |clk_in            |   0.000|
            |         6.744(F)|      SLOW  |         2.857(F)|      FAST  |clk_in            |   0.000|
D_out_n<12> |         6.561(R)|      SLOW  |         2.774(R)|      FAST  |clk_in            |   0.000|
            |         6.561(F)|      SLOW  |         2.774(F)|      FAST  |clk_in            |   0.000|
D_out_n<13> |         6.747(R)|      SLOW  |         2.860(R)|      FAST  |clk_in            |   0.000|
            |         6.747(F)|      SLOW  |         2.860(F)|      FAST  |clk_in            |   0.000|
D_out_n<14> |         6.985(R)|      SLOW  |         2.919(R)|      FAST  |clk_in            |   0.000|
            |         6.985(F)|      SLOW  |         2.919(F)|      FAST  |clk_in            |   0.000|
D_out_n<15> |         6.959(R)|      SLOW  |         2.894(R)|      FAST  |clk_in            |   0.000|
            |         6.959(F)|      SLOW  |         2.894(F)|      FAST  |clk_in            |   0.000|
D_out_p<0>  |         6.588(R)|      SLOW  |         2.801(R)|      FAST  |clk_in            |   0.000|
            |         6.588(F)|      SLOW  |         2.801(F)|      FAST  |clk_in            |   0.000|
D_out_p<1>  |         6.607(R)|      SLOW  |         2.819(R)|      FAST  |clk_in            |   0.000|
            |         6.607(F)|      SLOW  |         2.819(F)|      FAST  |clk_in            |   0.000|
D_out_p<2>  |         6.808(R)|      SLOW  |         2.916(R)|      FAST  |clk_in            |   0.000|
            |         6.808(F)|      SLOW  |         2.916(F)|      FAST  |clk_in            |   0.000|
D_out_p<3>  |         6.571(R)|      SLOW  |         2.783(R)|      FAST  |clk_in            |   0.000|
            |         6.571(F)|      SLOW  |         2.783(F)|      FAST  |clk_in            |   0.000|
D_out_p<4>  |         6.771(R)|      SLOW  |         2.881(R)|      FAST  |clk_in            |   0.000|
            |         6.771(F)|      SLOW  |         2.881(F)|      FAST  |clk_in            |   0.000|
D_out_p<5>  |         6.781(R)|      SLOW  |         2.891(R)|      FAST  |clk_in            |   0.000|
            |         6.781(F)|      SLOW  |         2.891(F)|      FAST  |clk_in            |   0.000|
D_out_p<6>  |         6.780(R)|      SLOW  |         2.890(R)|      FAST  |clk_in            |   0.000|
            |         6.780(F)|      SLOW  |         2.890(F)|      FAST  |clk_in            |   0.000|
D_out_p<7>  |         6.772(R)|      SLOW  |         2.882(R)|      FAST  |clk_in            |   0.000|
            |         6.772(F)|      SLOW  |         2.882(F)|      FAST  |clk_in            |   0.000|
D_out_p<8>  |         6.736(R)|      SLOW  |         2.847(R)|      FAST  |clk_in            |   0.000|
            |         6.736(F)|      SLOW  |         2.847(F)|      FAST  |clk_in            |   0.000|
D_out_p<9>  |         6.752(R)|      SLOW  |         2.863(R)|      FAST  |clk_in            |   0.000|
            |         6.752(F)|      SLOW  |         2.863(F)|      FAST  |clk_in            |   0.000|
D_out_p<10> |         6.770(R)|      SLOW  |         2.883(R)|      FAST  |clk_in            |   0.000|
            |         6.770(F)|      SLOW  |         2.883(F)|      FAST  |clk_in            |   0.000|
D_out_p<11> |         6.744(R)|      SLOW  |         2.857(R)|      FAST  |clk_in            |   0.000|
            |         6.744(F)|      SLOW  |         2.857(F)|      FAST  |clk_in            |   0.000|
D_out_p<12> |         6.561(R)|      SLOW  |         2.774(R)|      FAST  |clk_in            |   0.000|
            |         6.561(F)|      SLOW  |         2.774(F)|      FAST  |clk_in            |   0.000|
D_out_p<13> |         6.747(R)|      SLOW  |         2.860(R)|      FAST  |clk_in            |   0.000|
            |         6.747(F)|      SLOW  |         2.860(F)|      FAST  |clk_in            |   0.000|
D_out_p<14> |         6.985(R)|      SLOW  |         2.919(R)|      FAST  |clk_in            |   0.000|
            |         6.985(F)|      SLOW  |         2.919(F)|      FAST  |clk_in            |   0.000|
D_out_p<15> |         6.959(R)|      SLOW  |         2.894(R)|      FAST  |clk_in            |   0.000|
            |         6.959(F)|      SLOW  |         2.894(F)|      FAST  |clk_in            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.690|         |    2.928|         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jun 05 17:54:35 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 769 MB



