.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* PWM_4_PWMUDB */
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set PWM_4_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_4_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB05_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_4_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set PWM_4_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_4_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_4_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_4_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set PWM_4_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_4_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_4_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_4_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_4_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_4_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB05_MSK
.set PWM_4_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_4_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_4_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_4_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_4_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_4_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB05_ST
.set PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set PWM_4_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set PWM_4_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB05_A0
.set PWM_4_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB05_A1
.set PWM_4_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set PWM_4_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB05_D0
.set PWM_4_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB05_D1
.set PWM_4_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_4_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set PWM_4_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB05_F0
.set PWM_4_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB05_F1
.set PWM_4_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_4_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL

/* PWM_5_PWMUDB */
.set PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set PWM_5_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_5_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB02_CTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_5_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB02_MSK
.set PWM_5_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_5_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_5_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PWM_5_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set PWM_5_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_5_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_5_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_5_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_5_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_5_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB02_MSK
.set PWM_5_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_5_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_5_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PWM_5_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_5_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_5_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB02_ST
.set PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set PWM_5_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set PWM_5_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB05_A0
.set PWM_5_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB05_A1
.set PWM_5_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set PWM_5_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB05_D0
.set PWM_5_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB05_D1
.set PWM_5_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PWM_5_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set PWM_5_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB05_F0
.set PWM_5_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB05_F1
.set PWM_5_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_5_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL

/* PWM_6_PWMUDB */
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set PWM_6_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_6_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB06_CTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_6_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB06_MSK
.set PWM_6_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_6_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_6_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWM_6_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set PWM_6_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_6_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_6_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_6_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_6_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_6_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB06_MSK
.set PWM_6_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_6_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_6_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWM_6_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set PWM_6_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set PWM_6_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB06_ST
.set PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set PWM_6_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set PWM_6_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set PWM_6_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set PWM_6_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set PWM_6_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set PWM_6_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set PWM_6_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWM_6_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set PWM_6_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set PWM_6_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set PWM_6_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_6_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL

/* PWM_7_PWMUDB */
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set PWM_7_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_7_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB00_CTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB00_CTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_7_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB00_MSK
.set PWM_7_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_7_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_7_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set PWM_7_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set PWM_7_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_7_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_7_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_7_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_7_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_7_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB00_MSK
.set PWM_7_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set PWM_7_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set PWM_7_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set PWM_7_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB00_ST_CTL
.set PWM_7_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB00_ST_CTL
.set PWM_7_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB00_ST
.set PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set PWM_7_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set PWM_7_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB00_A0
.set PWM_7_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB00_A1
.set PWM_7_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set PWM_7_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB00_D0
.set PWM_7_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB00_D1
.set PWM_7_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set PWM_7_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set PWM_7_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB00_F0
.set PWM_7_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB00_F1
.set PWM_7_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set PWM_7_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL

/* PWM_8_PWMUDB */
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set PWM_8_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_8_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB10_CTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_8_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB10_MSK
.set PWM_8_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_8_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_8_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set PWM_8_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set PWM_8_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_8_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_8_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_8_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_8_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_8_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB10_MSK
.set PWM_8_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set PWM_8_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set PWM_8_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set PWM_8_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set PWM_8_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set PWM_8_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB10_ST
.set PWM_8_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set PWM_8_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set PWM_8_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set PWM_8_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set PWM_8_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set PWM_8_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set PWM_8_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set PWM_8_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set PWM_8_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB09_A0
.set PWM_8_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB09_A1
.set PWM_8_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set PWM_8_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB09_D0
.set PWM_8_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB09_D1
.set PWM_8_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set PWM_8_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set PWM_8_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB09_F0
.set PWM_8_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB09_F1
.set PWM_8_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set PWM_8_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL

/* PWM_9_PWMUDB */
.set PWM_9_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set PWM_9_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set PWM_9_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set PWM_9_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set PWM_9_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set PWM_9_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set PWM_9_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set PWM_9_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set PWM_9_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set PWM_9_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_9_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_9_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set PWM_9_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set PWM_9_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set PWM_9_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB11_CTL
.set PWM_9_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set PWM_9_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_9_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set PWM_9_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set PWM_9_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB11_MSK
.set PWM_9_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_9_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_9_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set PWM_9_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set PWM_9_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_9_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_9_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_9_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_9_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_9_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB08_MSK
.set PWM_9_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set PWM_9_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB08_ST
.set PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set PWM_9_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set PWM_9_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set PWM_9_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set PWM_9_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set PWM_9_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set PWM_9_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set PWM_9_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set PWM_9_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set PWM_9_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set PWM_9_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB08_F1

/* Filter_DFB */
.set Filter_DFB__ACU_SRAM_DATA, CYREG_DFB0_ACU_SRAM_DATA_MBASE
.set Filter_DFB__COHER, CYREG_DFB0_COHER
.set Filter_DFB__CR, CYREG_DFB0_CR
.set Filter_DFB__CSA_SRAM_DATA, CYREG_DFB0_CSA_SRAM_DATA_MBASE
.set Filter_DFB__CSB_SRAM_DATA, CYREG_DFB0_CSB_SRAM_DATA_MBASE
.set Filter_DFB__DALIGN, CYREG_DFB0_DALIGN
.set Filter_DFB__DMA_CTRL, CYREG_DFB0_DMA_CTRL
.set Filter_DFB__DPA_SRAM_DATA, CYREG_DFB0_DPA_SRAM_DATA_MBASE
.set Filter_DFB__DPB_SRAM_DATA, CYREG_DFB0_DPB_SRAM_DATA_MBASE
.set Filter_DFB__DSI_CTRL, CYREG_DFB0_DSI_CTRL
.set Filter_DFB__FSM_SRAM_DATA, CYREG_DFB0_FSM_SRAM_DATA_MBASE
.set Filter_DFB__HOLDA, CYREG_DFB0_HOLDA
.set Filter_DFB__HOLDAH, CYREG_DFB0_HOLDAH
.set Filter_DFB__HOLDAM, CYREG_DFB0_HOLDAM
.set Filter_DFB__HOLDAS, CYREG_DFB0_HOLDAS
.set Filter_DFB__HOLDB, CYREG_DFB0_HOLDB
.set Filter_DFB__HOLDBH, CYREG_DFB0_HOLDBH
.set Filter_DFB__HOLDBM, CYREG_DFB0_HOLDBM
.set Filter_DFB__HOLDBS, CYREG_DFB0_HOLDBS
.set Filter_DFB__INT_CTRL, CYREG_DFB0_INT_CTRL
.set Filter_DFB__PM_ACT_CFG, CYREG_PM_ACT_CFG6
.set Filter_DFB__PM_ACT_MSK, 0x10
.set Filter_DFB__PM_STBY_CFG, CYREG_PM_STBY_CFG6
.set Filter_DFB__PM_STBY_MSK, 0x10
.set Filter_DFB__RAM_DIR, CYREG_DFB0_RAM_DIR
.set Filter_DFB__RAM_EN, CYREG_DFB0_RAM_EN
.set Filter_DFB__SEMA, CYREG_DFB0_SEMA
.set Filter_DFB__SR, CYREG_DFB0_SR
.set Filter_DFB__STAGEA, CYREG_DFB0_STAGEA
.set Filter_DFB__STAGEAH, CYREG_DFB0_STAGEAH
.set Filter_DFB__STAGEAM, CYREG_DFB0_STAGEAM
.set Filter_DFB__STAGEB, CYREG_DFB0_STAGEB
.set Filter_DFB__STAGEBH, CYREG_DFB0_STAGEBH
.set Filter_DFB__STAGEBM, CYREG_DFB0_STAGEBM

/* PWM_10_PWMUDB */
.set PWM_10_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set PWM_10_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set PWM_10_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set PWM_10_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set PWM_10_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set PWM_10_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set PWM_10_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set PWM_10_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set PWM_10_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set PWM_10_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_10_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_10_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set PWM_10_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set PWM_10_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set PWM_10_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB09_CTL
.set PWM_10_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set PWM_10_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_10_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_10_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_10_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB09_MSK
.set PWM_10_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_10_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_10_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set PWM_10_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set PWM_10_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_10_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_10_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_10_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_10_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_10_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB09_MSK
.set PWM_10_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_10_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_10_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set PWM_10_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set PWM_10_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set PWM_10_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB09_ST
.set PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set PWM_10_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set PWM_10_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB09_A0
.set PWM_10_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB09_A1
.set PWM_10_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set PWM_10_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB09_D0
.set PWM_10_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB09_D1
.set PWM_10_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set PWM_10_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set PWM_10_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB09_F0
.set PWM_10_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB09_F1
.set PWM_10_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_10_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL

/* PWM_11_PWMUDB */
.set PWM_11_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set PWM_11_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set PWM_11_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set PWM_11_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set PWM_11_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set PWM_11_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set PWM_11_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set PWM_11_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set PWM_11_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set PWM_11_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_11_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_11_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set PWM_11_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB10_CTL
.set PWM_11_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set PWM_11_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB10_CTL
.set PWM_11_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set PWM_11_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_11_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_11_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_11_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB10_MSK
.set PWM_11_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_11_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_11_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set PWM_11_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set PWM_11_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_11_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_11_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_11_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_11_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_11_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB10_MSK
.set PWM_11_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_11_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_11_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set PWM_11_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB10_ST_CTL
.set PWM_11_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB10_ST_CTL
.set PWM_11_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB10_ST
.set PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set PWM_11_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set PWM_11_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB10_A0
.set PWM_11_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB10_A1
.set PWM_11_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set PWM_11_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB10_D0
.set PWM_11_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB10_D1
.set PWM_11_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set PWM_11_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set PWM_11_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB10_F0
.set PWM_11_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB10_F1
.set PWM_11_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_11_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL

/* SS_OUT */
.set SS_OUT__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set SS_OUT__0__MASK, 0x10
.set SS_OUT__0__PC, CYREG_PRT12_PC4
.set SS_OUT__0__PORT, 12
.set SS_OUT__0__SHIFT, 4
.set SS_OUT__AG, CYREG_PRT12_AG
.set SS_OUT__BIE, CYREG_PRT12_BIE
.set SS_OUT__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SS_OUT__BYP, CYREG_PRT12_BYP
.set SS_OUT__DM0, CYREG_PRT12_DM0
.set SS_OUT__DM1, CYREG_PRT12_DM1
.set SS_OUT__DM2, CYREG_PRT12_DM2
.set SS_OUT__DR, CYREG_PRT12_DR
.set SS_OUT__INP_DIS, CYREG_PRT12_INP_DIS
.set SS_OUT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SS_OUT__MASK, 0x10
.set SS_OUT__PORT, 12
.set SS_OUT__PRT, CYREG_PRT12_PRT
.set SS_OUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SS_OUT__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SS_OUT__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SS_OUT__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SS_OUT__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SS_OUT__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SS_OUT__PS, CYREG_PRT12_PS
.set SS_OUT__SHIFT, 4
.set SS_OUT__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SS_OUT__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SS_OUT__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SS_OUT__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SS_OUT__SLW, CYREG_PRT12_SLW

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x01
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x02
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x02

/* MISO_IN */
.set MISO_IN__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set MISO_IN__0__MASK, 0x10
.set MISO_IN__0__PC, CYREG_PRT0_PC4
.set MISO_IN__0__PORT, 0
.set MISO_IN__0__SHIFT, 4
.set MISO_IN__AG, CYREG_PRT0_AG
.set MISO_IN__AMUX, CYREG_PRT0_AMUX
.set MISO_IN__BIE, CYREG_PRT0_BIE
.set MISO_IN__BIT_MASK, CYREG_PRT0_BIT_MASK
.set MISO_IN__BYP, CYREG_PRT0_BYP
.set MISO_IN__CTL, CYREG_PRT0_CTL
.set MISO_IN__DM0, CYREG_PRT0_DM0
.set MISO_IN__DM1, CYREG_PRT0_DM1
.set MISO_IN__DM2, CYREG_PRT0_DM2
.set MISO_IN__DR, CYREG_PRT0_DR
.set MISO_IN__INP_DIS, CYREG_PRT0_INP_DIS
.set MISO_IN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set MISO_IN__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set MISO_IN__LCD_EN, CYREG_PRT0_LCD_EN
.set MISO_IN__MASK, 0x10
.set MISO_IN__PORT, 0
.set MISO_IN__PRT, CYREG_PRT0_PRT
.set MISO_IN__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set MISO_IN__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set MISO_IN__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set MISO_IN__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set MISO_IN__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set MISO_IN__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set MISO_IN__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set MISO_IN__PS, CYREG_PRT0_PS
.set MISO_IN__SHIFT, 4
.set MISO_IN__SLW, CYREG_PRT0_SLW

/* Opamp_1_ABuf */
.set Opamp_1_ABuf__CR, CYREG_OPAMP2_CR
.set Opamp_1_ABuf__MX, CYREG_OPAMP2_MX
.set Opamp_1_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_1_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_1_ABuf__PM_ACT_MSK, 0x04
.set Opamp_1_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_1_ABuf__PM_STBY_MSK, 0x04
.set Opamp_1_ABuf__RSVD, CYREG_OPAMP2_RSVD
.set Opamp_1_ABuf__SW, CYREG_OPAMP2_SW
.set Opamp_1_ABuf__TR0, CYREG_OPAMP2_TR0
.set Opamp_1_ABuf__TR1, CYREG_OPAMP2_TR1

/* Opamp_2_ABuf */
.set Opamp_2_ABuf__CR, CYREG_OPAMP1_CR
.set Opamp_2_ABuf__MX, CYREG_OPAMP1_MX
.set Opamp_2_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_2_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_2_ABuf__PM_ACT_MSK, 0x02
.set Opamp_2_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_2_ABuf__PM_STBY_MSK, 0x02
.set Opamp_2_ABuf__RSVD, CYREG_OPAMP1_RSVD
.set Opamp_2_ABuf__SW, CYREG_OPAMP1_SW
.set Opamp_2_ABuf__TR0, CYREG_OPAMP1_TR0
.set Opamp_2_ABuf__TR1, CYREG_OPAMP1_TR1

/* SPI_DAC_BSPIM */
.set SPI_DAC_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set SPI_DAC_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set SPI_DAC_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set SPI_DAC_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set SPI_DAC_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set SPI_DAC_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set SPI_DAC_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set SPI_DAC_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set SPI_DAC_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set SPI_DAC_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set SPI_DAC_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB13_CTL
.set SPI_DAC_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set SPI_DAC_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB13_CTL
.set SPI_DAC_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set SPI_DAC_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set SPI_DAC_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set SPI_DAC_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB13_MSK
.set SPI_DAC_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set SPI_DAC_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set SPI_DAC_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB13_MSK
.set SPI_DAC_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set SPI_DAC_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set SPI_DAC_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set SPI_DAC_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB13_ST_CTL
.set SPI_DAC_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB13_ST_CTL
.set SPI_DAC_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB13_ST
.set SPI_DAC_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set SPI_DAC_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set SPI_DAC_BSPIM_RxStsReg__4__MASK, 0x10
.set SPI_DAC_BSPIM_RxStsReg__4__POS, 4
.set SPI_DAC_BSPIM_RxStsReg__5__MASK, 0x20
.set SPI_DAC_BSPIM_RxStsReg__5__POS, 5
.set SPI_DAC_BSPIM_RxStsReg__6__MASK, 0x40
.set SPI_DAC_BSPIM_RxStsReg__6__POS, 6
.set SPI_DAC_BSPIM_RxStsReg__MASK, 0x70
.set SPI_DAC_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB14_MSK
.set SPI_DAC_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set SPI_DAC_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB14_ST
.set SPI_DAC_BSPIM_sR16_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set SPI_DAC_BSPIM_sR16_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set SPI_DAC_BSPIM_sR16_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set SPI_DAC_BSPIM_sR16_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set SPI_DAC_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set SPI_DAC_BSPIM_sR16_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set SPI_DAC_BSPIM_sR16_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set SPI_DAC_BSPIM_sR16_Dp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set SPI_DAC_BSPIM_sR16_Dp_u0__A0_REG, CYREG_B0_UDB12_A0
.set SPI_DAC_BSPIM_sR16_Dp_u0__A1_REG, CYREG_B0_UDB12_A1
.set SPI_DAC_BSPIM_sR16_Dp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set SPI_DAC_BSPIM_sR16_Dp_u0__D0_REG, CYREG_B0_UDB12_D0
.set SPI_DAC_BSPIM_sR16_Dp_u0__D1_REG, CYREG_B0_UDB12_D1
.set SPI_DAC_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set SPI_DAC_BSPIM_sR16_Dp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set SPI_DAC_BSPIM_sR16_Dp_u0__F0_REG, CYREG_B0_UDB12_F0
.set SPI_DAC_BSPIM_sR16_Dp_u0__F1_REG, CYREG_B0_UDB12_F1
.set SPI_DAC_BSPIM_sR16_Dp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set SPI_DAC_BSPIM_sR16_Dp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set SPI_DAC_BSPIM_sR16_Dp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set SPI_DAC_BSPIM_sR16_Dp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set SPI_DAC_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set SPI_DAC_BSPIM_sR16_Dp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set SPI_DAC_BSPIM_sR16_Dp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set SPI_DAC_BSPIM_sR16_Dp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set SPI_DAC_BSPIM_sR16_Dp_u1__A0_REG, CYREG_B0_UDB13_A0
.set SPI_DAC_BSPIM_sR16_Dp_u1__A1_REG, CYREG_B0_UDB13_A1
.set SPI_DAC_BSPIM_sR16_Dp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set SPI_DAC_BSPIM_sR16_Dp_u1__D0_REG, CYREG_B0_UDB13_D0
.set SPI_DAC_BSPIM_sR16_Dp_u1__D1_REG, CYREG_B0_UDB13_D1
.set SPI_DAC_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set SPI_DAC_BSPIM_sR16_Dp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set SPI_DAC_BSPIM_sR16_Dp_u1__F0_REG, CYREG_B0_UDB13_F0
.set SPI_DAC_BSPIM_sR16_Dp_u1__F1_REG, CYREG_B0_UDB13_F1
.set SPI_DAC_BSPIM_sR16_Dp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set SPI_DAC_BSPIM_sR16_Dp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set SPI_DAC_BSPIM_TxStsReg__0__MASK, 0x01
.set SPI_DAC_BSPIM_TxStsReg__0__POS, 0
.set SPI_DAC_BSPIM_TxStsReg__1__MASK, 0x02
.set SPI_DAC_BSPIM_TxStsReg__1__POS, 1
.set SPI_DAC_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set SPI_DAC_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set SPI_DAC_BSPIM_TxStsReg__2__MASK, 0x04
.set SPI_DAC_BSPIM_TxStsReg__2__POS, 2
.set SPI_DAC_BSPIM_TxStsReg__3__MASK, 0x08
.set SPI_DAC_BSPIM_TxStsReg__3__POS, 3
.set SPI_DAC_BSPIM_TxStsReg__4__MASK, 0x10
.set SPI_DAC_BSPIM_TxStsReg__4__POS, 4
.set SPI_DAC_BSPIM_TxStsReg__MASK, 0x1F
.set SPI_DAC_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB12_MSK
.set SPI_DAC_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set SPI_DAC_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB12_ST

/* SPI_DAC_IntClock */
.set SPI_DAC_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set SPI_DAC_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set SPI_DAC_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set SPI_DAC_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPI_DAC_IntClock__INDEX, 0x00
.set SPI_DAC_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPI_DAC_IntClock__PM_ACT_MSK, 0x01
.set SPI_DAC_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPI_DAC_IntClock__PM_STBY_MSK, 0x01

/* AUDIO_IN */
.set AUDIO_IN__0__INTTYPE, CYREG_PICU4_INTTYPE7
.set AUDIO_IN__0__MASK, 0x80
.set AUDIO_IN__0__PC, CYREG_PRT4_PC7
.set AUDIO_IN__0__PORT, 4
.set AUDIO_IN__0__SHIFT, 7
.set AUDIO_IN__AG, CYREG_PRT4_AG
.set AUDIO_IN__AMUX, CYREG_PRT4_AMUX
.set AUDIO_IN__BIE, CYREG_PRT4_BIE
.set AUDIO_IN__BIT_MASK, CYREG_PRT4_BIT_MASK
.set AUDIO_IN__BYP, CYREG_PRT4_BYP
.set AUDIO_IN__CTL, CYREG_PRT4_CTL
.set AUDIO_IN__DM0, CYREG_PRT4_DM0
.set AUDIO_IN__DM1, CYREG_PRT4_DM1
.set AUDIO_IN__DM2, CYREG_PRT4_DM2
.set AUDIO_IN__DR, CYREG_PRT4_DR
.set AUDIO_IN__INP_DIS, CYREG_PRT4_INP_DIS
.set AUDIO_IN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set AUDIO_IN__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set AUDIO_IN__LCD_EN, CYREG_PRT4_LCD_EN
.set AUDIO_IN__MASK, 0x80
.set AUDIO_IN__PORT, 4
.set AUDIO_IN__PRT, CYREG_PRT4_PRT
.set AUDIO_IN__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set AUDIO_IN__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set AUDIO_IN__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set AUDIO_IN__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set AUDIO_IN__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set AUDIO_IN__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set AUDIO_IN__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set AUDIO_IN__PS, CYREG_PRT4_PS
.set AUDIO_IN__SHIFT, 7
.set AUDIO_IN__SLW, CYREG_PRT4_SLW

/* MOSI_OUT */
.set MOSI_OUT__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set MOSI_OUT__0__MASK, 0x40
.set MOSI_OUT__0__PC, CYREG_PRT12_PC6
.set MOSI_OUT__0__PORT, 12
.set MOSI_OUT__0__SHIFT, 6
.set MOSI_OUT__AG, CYREG_PRT12_AG
.set MOSI_OUT__BIE, CYREG_PRT12_BIE
.set MOSI_OUT__BIT_MASK, CYREG_PRT12_BIT_MASK
.set MOSI_OUT__BYP, CYREG_PRT12_BYP
.set MOSI_OUT__DM0, CYREG_PRT12_DM0
.set MOSI_OUT__DM1, CYREG_PRT12_DM1
.set MOSI_OUT__DM2, CYREG_PRT12_DM2
.set MOSI_OUT__DR, CYREG_PRT12_DR
.set MOSI_OUT__INP_DIS, CYREG_PRT12_INP_DIS
.set MOSI_OUT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set MOSI_OUT__MASK, 0x40
.set MOSI_OUT__PORT, 12
.set MOSI_OUT__PRT, CYREG_PRT12_PRT
.set MOSI_OUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set MOSI_OUT__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set MOSI_OUT__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set MOSI_OUT__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set MOSI_OUT__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set MOSI_OUT__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set MOSI_OUT__PS, CYREG_PRT12_PS
.set MOSI_OUT__SHIFT, 6
.set MOSI_OUT__SIO_CFG, CYREG_PRT12_SIO_CFG
.set MOSI_OUT__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set MOSI_OUT__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set MOSI_OUT__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set MOSI_OUT__SLW, CYREG_PRT12_SLW

/* SCLK_OUT */
.set SCLK_OUT__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set SCLK_OUT__0__MASK, 0x20
.set SCLK_OUT__0__PC, CYREG_PRT12_PC5
.set SCLK_OUT__0__PORT, 12
.set SCLK_OUT__0__SHIFT, 5
.set SCLK_OUT__AG, CYREG_PRT12_AG
.set SCLK_OUT__BIE, CYREG_PRT12_BIE
.set SCLK_OUT__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCLK_OUT__BYP, CYREG_PRT12_BYP
.set SCLK_OUT__DM0, CYREG_PRT12_DM0
.set SCLK_OUT__DM1, CYREG_PRT12_DM1
.set SCLK_OUT__DM2, CYREG_PRT12_DM2
.set SCLK_OUT__DR, CYREG_PRT12_DR
.set SCLK_OUT__INP_DIS, CYREG_PRT12_INP_DIS
.set SCLK_OUT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCLK_OUT__MASK, 0x20
.set SCLK_OUT__PORT, 12
.set SCLK_OUT__PRT, CYREG_PRT12_PRT
.set SCLK_OUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCLK_OUT__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCLK_OUT__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCLK_OUT__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCLK_OUT__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCLK_OUT__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCLK_OUT__PS, CYREG_PRT12_PS
.set SCLK_OUT__SHIFT, 5
.set SCLK_OUT__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCLK_OUT__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCLK_OUT__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCLK_OUT__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCLK_OUT__SLW, CYREG_PRT12_SLW

/* ADC_SAR_1_ADC_SAR */
.set ADC_SAR_1_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_1_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_1_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_1_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_1_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_1_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_1_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_1_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_1_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_1_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_1_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_1_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_1_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_1_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_1_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_1_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_1_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_1_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_1_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_1_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_SAR_1_IRQ */
.set ADC_SAR_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_1_IRQ__INTC_MASK, 0x01
.set ADC_SAR_1_IRQ__INTC_NUMBER, 0
.set ADC_SAR_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_SAR_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* VREF_BUFF */
.set VREF_BUFF__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set VREF_BUFF__0__MASK, 0x80
.set VREF_BUFF__0__PC, CYREG_PRT0_PC7
.set VREF_BUFF__0__PORT, 0
.set VREF_BUFF__0__SHIFT, 7
.set VREF_BUFF__AG, CYREG_PRT0_AG
.set VREF_BUFF__AMUX, CYREG_PRT0_AMUX
.set VREF_BUFF__BIE, CYREG_PRT0_BIE
.set VREF_BUFF__BIT_MASK, CYREG_PRT0_BIT_MASK
.set VREF_BUFF__BYP, CYREG_PRT0_BYP
.set VREF_BUFF__CTL, CYREG_PRT0_CTL
.set VREF_BUFF__DM0, CYREG_PRT0_DM0
.set VREF_BUFF__DM1, CYREG_PRT0_DM1
.set VREF_BUFF__DM2, CYREG_PRT0_DM2
.set VREF_BUFF__DR, CYREG_PRT0_DR
.set VREF_BUFF__INP_DIS, CYREG_PRT0_INP_DIS
.set VREF_BUFF__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set VREF_BUFF__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set VREF_BUFF__LCD_EN, CYREG_PRT0_LCD_EN
.set VREF_BUFF__MASK, 0x80
.set VREF_BUFF__PORT, 0
.set VREF_BUFF__PRT, CYREG_PRT0_PRT
.set VREF_BUFF__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set VREF_BUFF__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set VREF_BUFF__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set VREF_BUFF__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set VREF_BUFF__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set VREF_BUFF__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set VREF_BUFF__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set VREF_BUFF__PS, CYREG_PRT0_PS
.set VREF_BUFF__SHIFT, 7
.set VREF_BUFF__SLW, CYREG_PRT0_SLW

/* DAC_IN_LSB */
.set DAC_IN_LSB_sts_sts_reg__0__MASK, 0x01
.set DAC_IN_LSB_sts_sts_reg__0__POS, 0
.set DAC_IN_LSB_sts_sts_reg__1__MASK, 0x02
.set DAC_IN_LSB_sts_sts_reg__1__POS, 1
.set DAC_IN_LSB_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set DAC_IN_LSB_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set DAC_IN_LSB_sts_sts_reg__2__MASK, 0x04
.set DAC_IN_LSB_sts_sts_reg__2__POS, 2
.set DAC_IN_LSB_sts_sts_reg__3__MASK, 0x08
.set DAC_IN_LSB_sts_sts_reg__3__POS, 3
.set DAC_IN_LSB_sts_sts_reg__4__MASK, 0x10
.set DAC_IN_LSB_sts_sts_reg__4__POS, 4
.set DAC_IN_LSB_sts_sts_reg__5__MASK, 0x20
.set DAC_IN_LSB_sts_sts_reg__5__POS, 5
.set DAC_IN_LSB_sts_sts_reg__6__MASK, 0x40
.set DAC_IN_LSB_sts_sts_reg__6__POS, 6
.set DAC_IN_LSB_sts_sts_reg__7__MASK, 0x80
.set DAC_IN_LSB_sts_sts_reg__7__POS, 7
.set DAC_IN_LSB_sts_sts_reg__MASK, 0xFF
.set DAC_IN_LSB_sts_sts_reg__MASK_REG, CYREG_B1_UDB04_MSK
.set DAC_IN_LSB_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set DAC_IN_LSB_sts_sts_reg__STATUS_REG, CYREG_B1_UDB04_ST

/* DAC_IN_MSB */
.set DAC_IN_MSB_sts_sts_reg__0__MASK, 0x01
.set DAC_IN_MSB_sts_sts_reg__0__POS, 0
.set DAC_IN_MSB_sts_sts_reg__1__MASK, 0x02
.set DAC_IN_MSB_sts_sts_reg__1__POS, 1
.set DAC_IN_MSB_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set DAC_IN_MSB_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set DAC_IN_MSB_sts_sts_reg__2__MASK, 0x04
.set DAC_IN_MSB_sts_sts_reg__2__POS, 2
.set DAC_IN_MSB_sts_sts_reg__3__MASK, 0x08
.set DAC_IN_MSB_sts_sts_reg__3__POS, 3
.set DAC_IN_MSB_sts_sts_reg__MASK, 0x0F
.set DAC_IN_MSB_sts_sts_reg__MASK_REG, CYREG_B0_UDB09_MSK
.set DAC_IN_MSB_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set DAC_IN_MSB_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set DAC_IN_MSB_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set DAC_IN_MSB_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set DAC_IN_MSB_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set DAC_IN_MSB_sts_sts_reg__STATUS_REG, CYREG_B0_UDB09_ST

/* LCD_Char_1_LCDPort */
.set LCD_Char_1_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCD_Char_1_LCDPort__0__MASK, 0x01
.set LCD_Char_1_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_Char_1_LCDPort__0__PORT, 2
.set LCD_Char_1_LCDPort__0__SHIFT, 0
.set LCD_Char_1_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCD_Char_1_LCDPort__1__MASK, 0x02
.set LCD_Char_1_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_Char_1_LCDPort__1__PORT, 2
.set LCD_Char_1_LCDPort__1__SHIFT, 1
.set LCD_Char_1_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCD_Char_1_LCDPort__2__MASK, 0x04
.set LCD_Char_1_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_Char_1_LCDPort__2__PORT, 2
.set LCD_Char_1_LCDPort__2__SHIFT, 2
.set LCD_Char_1_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set LCD_Char_1_LCDPort__3__MASK, 0x08
.set LCD_Char_1_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_Char_1_LCDPort__3__PORT, 2
.set LCD_Char_1_LCDPort__3__SHIFT, 3
.set LCD_Char_1_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCD_Char_1_LCDPort__4__MASK, 0x10
.set LCD_Char_1_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_Char_1_LCDPort__4__PORT, 2
.set LCD_Char_1_LCDPort__4__SHIFT, 4
.set LCD_Char_1_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCD_Char_1_LCDPort__5__MASK, 0x20
.set LCD_Char_1_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_Char_1_LCDPort__5__PORT, 2
.set LCD_Char_1_LCDPort__5__SHIFT, 5
.set LCD_Char_1_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set LCD_Char_1_LCDPort__6__MASK, 0x40
.set LCD_Char_1_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_Char_1_LCDPort__6__PORT, 2
.set LCD_Char_1_LCDPort__6__SHIFT, 6
.set LCD_Char_1_LCDPort__AG, CYREG_PRT2_AG
.set LCD_Char_1_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_Char_1_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_Char_1_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_Char_1_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_Char_1_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_Char_1_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_Char_1_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_Char_1_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_Char_1_LCDPort__DR, CYREG_PRT2_DR
.set LCD_Char_1_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_Char_1_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCD_Char_1_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_Char_1_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_Char_1_LCDPort__MASK, 0x7F
.set LCD_Char_1_LCDPort__PORT, 2
.set LCD_Char_1_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_Char_1_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_Char_1_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_Char_1_LCDPort__PS, CYREG_PRT2_PS
.set LCD_Char_1_LCDPort__SHIFT, 0
.set LCD_Char_1_LCDPort__SLW, CYREG_PRT2_SLW

/* PWM_ADC_CK_PWMHW */
.set PWM_ADC_CK_PWMHW__CAP0, CYREG_TMR0_CAP0
.set PWM_ADC_CK_PWMHW__CAP1, CYREG_TMR0_CAP1
.set PWM_ADC_CK_PWMHW__CFG0, CYREG_TMR0_CFG0
.set PWM_ADC_CK_PWMHW__CFG1, CYREG_TMR0_CFG1
.set PWM_ADC_CK_PWMHW__CFG2, CYREG_TMR0_CFG2
.set PWM_ADC_CK_PWMHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set PWM_ADC_CK_PWMHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set PWM_ADC_CK_PWMHW__PER0, CYREG_TMR0_PER0
.set PWM_ADC_CK_PWMHW__PER1, CYREG_TMR0_PER1
.set PWM_ADC_CK_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWM_ADC_CK_PWMHW__PM_ACT_MSK, 0x01
.set PWM_ADC_CK_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWM_ADC_CK_PWMHW__PM_STBY_MSK, 0x01
.set PWM_ADC_CK_PWMHW__RT0, CYREG_TMR0_RT0
.set PWM_ADC_CK_PWMHW__RT1, CYREG_TMR0_RT1
.set PWM_ADC_CK_PWMHW__SR0, CYREG_TMR0_SR0

/* ADC_SAR_Seq_bSAR_SEQ */
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__CONTROL_REG, CYREG_B0_UDB03_CTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__COUNT_REG, CYREG_B0_UDB03_CTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__PERIOD_REG, CYREG_B0_UDB03_MSK
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__MASK_REG, CYREG_B0_UDB03_MSK
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_REG, CYREG_B0_UDB03_ST
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__0__MASK, 0x01
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__0__POS, 0
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__1__MASK, 0x02
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__1__POS, 1
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__COUNT_REG, CYREG_B0_UDB05_CTL
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__MASK, 0x03
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set ADC_SAR_Seq_bSAR_SEQ_EOCSts__0__MASK, 0x01
.set ADC_SAR_Seq_bSAR_SEQ_EOCSts__0__POS, 0
.set ADC_SAR_Seq_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set ADC_SAR_Seq_bSAR_SEQ_EOCSts__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set ADC_SAR_Seq_bSAR_SEQ_EOCSts__MASK, 0x01
.set ADC_SAR_Seq_bSAR_SEQ_EOCSts__MASK_REG, CYREG_B0_UDB07_MSK
.set ADC_SAR_Seq_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set ADC_SAR_Seq_bSAR_SEQ_EOCSts__STATUS_REG, CYREG_B0_UDB07_ST

/* ADC_SAR_Seq_FinalBuf */
.set ADC_SAR_Seq_FinalBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_SAR_Seq_FinalBuf__DRQ_NUMBER, 0
.set ADC_SAR_Seq_FinalBuf__NUMBEROF_TDS, 0
.set ADC_SAR_Seq_FinalBuf__PRIORITY, 2
.set ADC_SAR_Seq_FinalBuf__TERMIN_EN, 0
.set ADC_SAR_Seq_FinalBuf__TERMIN_SEL, 0
.set ADC_SAR_Seq_FinalBuf__TERMOUT0_EN, 1
.set ADC_SAR_Seq_FinalBuf__TERMOUT0_SEL, 0
.set ADC_SAR_Seq_FinalBuf__TERMOUT1_EN, 0
.set ADC_SAR_Seq_FinalBuf__TERMOUT1_SEL, 0

/* ADC_SAR_Seq_IRQ */
.set ADC_SAR_Seq_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_Seq_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_Seq_IRQ__INTC_MASK, 0x02
.set ADC_SAR_Seq_IRQ__INTC_NUMBER, 1
.set ADC_SAR_Seq_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_Seq_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ADC_SAR_Seq_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_Seq_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_SAR_ADC_SAR */
.set ADC_SAR_Seq_SAR_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_Seq_SAR_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_Seq_SAR_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_Seq_SAR_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_Seq_SAR_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_Seq_SAR_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_Seq_SAR_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_Seq_SAR_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_Seq_SAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_Seq_SAR_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_Seq_SAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_Seq_SAR_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_Seq_SAR_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_Seq_SAR_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_Seq_SAR_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_Seq_SAR_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_Seq_SAR_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_Seq_SAR_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_Seq_SAR_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_Seq_SAR_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_SAR_Seq_TempBuf */
.set ADC_SAR_Seq_TempBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_SAR_Seq_TempBuf__DRQ_NUMBER, 1
.set ADC_SAR_Seq_TempBuf__NUMBEROF_TDS, 0
.set ADC_SAR_Seq_TempBuf__PRIORITY, 2
.set ADC_SAR_Seq_TempBuf__TERMIN_EN, 0
.set ADC_SAR_Seq_TempBuf__TERMIN_SEL, 0
.set ADC_SAR_Seq_TempBuf__TERMOUT0_EN, 1
.set ADC_SAR_Seq_TempBuf__TERMOUT0_SEL, 1
.set ADC_SAR_Seq_TempBuf__TERMOUT1_EN, 0
.set ADC_SAR_Seq_TempBuf__TERMOUT1_SEL, 0

/* DIV_MASK_LSB */
.set DIV_MASK_LSB_Sync_ctrl_reg__0__MASK, 0x01
.set DIV_MASK_LSB_Sync_ctrl_reg__0__POS, 0
.set DIV_MASK_LSB_Sync_ctrl_reg__1__MASK, 0x02
.set DIV_MASK_LSB_Sync_ctrl_reg__1__POS, 1
.set DIV_MASK_LSB_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set DIV_MASK_LSB_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set DIV_MASK_LSB_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set DIV_MASK_LSB_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set DIV_MASK_LSB_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set DIV_MASK_LSB_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set DIV_MASK_LSB_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set DIV_MASK_LSB_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set DIV_MASK_LSB_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set DIV_MASK_LSB_Sync_ctrl_reg__2__MASK, 0x04
.set DIV_MASK_LSB_Sync_ctrl_reg__2__POS, 2
.set DIV_MASK_LSB_Sync_ctrl_reg__3__MASK, 0x08
.set DIV_MASK_LSB_Sync_ctrl_reg__3__POS, 3
.set DIV_MASK_LSB_Sync_ctrl_reg__4__MASK, 0x10
.set DIV_MASK_LSB_Sync_ctrl_reg__4__POS, 4
.set DIV_MASK_LSB_Sync_ctrl_reg__5__MASK, 0x20
.set DIV_MASK_LSB_Sync_ctrl_reg__5__POS, 5
.set DIV_MASK_LSB_Sync_ctrl_reg__6__MASK, 0x40
.set DIV_MASK_LSB_Sync_ctrl_reg__6__POS, 6
.set DIV_MASK_LSB_Sync_ctrl_reg__7__MASK, 0x80
.set DIV_MASK_LSB_Sync_ctrl_reg__7__POS, 7
.set DIV_MASK_LSB_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set DIV_MASK_LSB_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set DIV_MASK_LSB_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set DIV_MASK_LSB_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB04_CTL
.set DIV_MASK_LSB_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set DIV_MASK_LSB_Sync_ctrl_reg__MASK, 0xFF
.set DIV_MASK_LSB_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set DIV_MASK_LSB_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set DIV_MASK_LSB_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB04_MSK

/* DIV_MASK_MSB */
.set DIV_MASK_MSB_Sync_ctrl_reg__0__MASK, 0x01
.set DIV_MASK_MSB_Sync_ctrl_reg__0__POS, 0
.set DIV_MASK_MSB_Sync_ctrl_reg__1__MASK, 0x02
.set DIV_MASK_MSB_Sync_ctrl_reg__1__POS, 1
.set DIV_MASK_MSB_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set DIV_MASK_MSB_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set DIV_MASK_MSB_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set DIV_MASK_MSB_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set DIV_MASK_MSB_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set DIV_MASK_MSB_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set DIV_MASK_MSB_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set DIV_MASK_MSB_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set DIV_MASK_MSB_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set DIV_MASK_MSB_Sync_ctrl_reg__2__MASK, 0x04
.set DIV_MASK_MSB_Sync_ctrl_reg__2__POS, 2
.set DIV_MASK_MSB_Sync_ctrl_reg__3__MASK, 0x08
.set DIV_MASK_MSB_Sync_ctrl_reg__3__POS, 3
.set DIV_MASK_MSB_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set DIV_MASK_MSB_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set DIV_MASK_MSB_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set DIV_MASK_MSB_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB09_CTL
.set DIV_MASK_MSB_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set DIV_MASK_MSB_Sync_ctrl_reg__MASK, 0x0F
.set DIV_MASK_MSB_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set DIV_MASK_MSB_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set DIV_MASK_MSB_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB09_MSK

/* ADC_1_OUT_LSB */
.set ADC_1_OUT_LSB_Sync_ctrl_reg__0__MASK, 0x01
.set ADC_1_OUT_LSB_Sync_ctrl_reg__0__POS, 0
.set ADC_1_OUT_LSB_Sync_ctrl_reg__1__MASK, 0x02
.set ADC_1_OUT_LSB_Sync_ctrl_reg__1__POS, 1
.set ADC_1_OUT_LSB_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set ADC_1_OUT_LSB_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set ADC_1_OUT_LSB_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set ADC_1_OUT_LSB_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set ADC_1_OUT_LSB_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set ADC_1_OUT_LSB_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set ADC_1_OUT_LSB_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set ADC_1_OUT_LSB_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set ADC_1_OUT_LSB_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set ADC_1_OUT_LSB_Sync_ctrl_reg__2__MASK, 0x04
.set ADC_1_OUT_LSB_Sync_ctrl_reg__2__POS, 2
.set ADC_1_OUT_LSB_Sync_ctrl_reg__3__MASK, 0x08
.set ADC_1_OUT_LSB_Sync_ctrl_reg__3__POS, 3
.set ADC_1_OUT_LSB_Sync_ctrl_reg__4__MASK, 0x10
.set ADC_1_OUT_LSB_Sync_ctrl_reg__4__POS, 4
.set ADC_1_OUT_LSB_Sync_ctrl_reg__5__MASK, 0x20
.set ADC_1_OUT_LSB_Sync_ctrl_reg__5__POS, 5
.set ADC_1_OUT_LSB_Sync_ctrl_reg__6__MASK, 0x40
.set ADC_1_OUT_LSB_Sync_ctrl_reg__6__POS, 6
.set ADC_1_OUT_LSB_Sync_ctrl_reg__7__MASK, 0x80
.set ADC_1_OUT_LSB_Sync_ctrl_reg__7__POS, 7
.set ADC_1_OUT_LSB_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set ADC_1_OUT_LSB_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set ADC_1_OUT_LSB_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set ADC_1_OUT_LSB_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB07_CTL
.set ADC_1_OUT_LSB_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set ADC_1_OUT_LSB_Sync_ctrl_reg__MASK, 0xFF
.set ADC_1_OUT_LSB_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set ADC_1_OUT_LSB_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set ADC_1_OUT_LSB_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB07_MSK

/* ADC_1_OUT_MSB */
.set ADC_1_OUT_MSB_Sync_ctrl_reg__0__MASK, 0x01
.set ADC_1_OUT_MSB_Sync_ctrl_reg__0__POS, 0
.set ADC_1_OUT_MSB_Sync_ctrl_reg__1__MASK, 0x02
.set ADC_1_OUT_MSB_Sync_ctrl_reg__1__POS, 1
.set ADC_1_OUT_MSB_Sync_ctrl_reg__2__MASK, 0x04
.set ADC_1_OUT_MSB_Sync_ctrl_reg__2__POS, 2
.set ADC_1_OUT_MSB_Sync_ctrl_reg__3__MASK, 0x08
.set ADC_1_OUT_MSB_Sync_ctrl_reg__3__POS, 3
.set ADC_1_OUT_MSB_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set ADC_1_OUT_MSB_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB11_CTL
.set ADC_1_OUT_MSB_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set ADC_1_OUT_MSB_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB11_CTL
.set ADC_1_OUT_MSB_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set ADC_1_OUT_MSB_Sync_ctrl_reg__MASK, 0x0F
.set ADC_1_OUT_MSB_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set ADC_1_OUT_MSB_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set ADC_1_OUT_MSB_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB11_MSK

/* ADC_REG_CLOCK */
.set ADC_REG_CLOCK__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set ADC_REG_CLOCK__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set ADC_REG_CLOCK__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set ADC_REG_CLOCK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_REG_CLOCK__INDEX, 0x02
.set ADC_REG_CLOCK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_REG_CLOCK__PM_ACT_MSK, 0x04
.set ADC_REG_CLOCK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_REG_CLOCK__PM_STBY_MSK, 0x04

/* PWM_1_CONTROL */
.set PWM_1_CONTROL__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set PWM_1_CONTROL__0__MASK, 0x08
.set PWM_1_CONTROL__0__PC, CYREG_PRT4_PC3
.set PWM_1_CONTROL__0__PORT, 4
.set PWM_1_CONTROL__0__SHIFT, 3
.set PWM_1_CONTROL__AG, CYREG_PRT4_AG
.set PWM_1_CONTROL__AMUX, CYREG_PRT4_AMUX
.set PWM_1_CONTROL__BIE, CYREG_PRT4_BIE
.set PWM_1_CONTROL__BIT_MASK, CYREG_PRT4_BIT_MASK
.set PWM_1_CONTROL__BYP, CYREG_PRT4_BYP
.set PWM_1_CONTROL__CTL, CYREG_PRT4_CTL
.set PWM_1_CONTROL__DM0, CYREG_PRT4_DM0
.set PWM_1_CONTROL__DM1, CYREG_PRT4_DM1
.set PWM_1_CONTROL__DM2, CYREG_PRT4_DM2
.set PWM_1_CONTROL__DR, CYREG_PRT4_DR
.set PWM_1_CONTROL__INP_DIS, CYREG_PRT4_INP_DIS
.set PWM_1_CONTROL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set PWM_1_CONTROL__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set PWM_1_CONTROL__LCD_EN, CYREG_PRT4_LCD_EN
.set PWM_1_CONTROL__MASK, 0x08
.set PWM_1_CONTROL__PORT, 4
.set PWM_1_CONTROL__PRT, CYREG_PRT4_PRT
.set PWM_1_CONTROL__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set PWM_1_CONTROL__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set PWM_1_CONTROL__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set PWM_1_CONTROL__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set PWM_1_CONTROL__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set PWM_1_CONTROL__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set PWM_1_CONTROL__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set PWM_1_CONTROL__PS, CYREG_PRT4_PS
.set PWM_1_CONTROL__SHIFT, 3
.set PWM_1_CONTROL__SLW, CYREG_PRT4_SLW

/* DIV_MUX_CONTROL */
.set DIV_MUX_CONTROL__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set DIV_MUX_CONTROL__0__MASK, 0x02
.set DIV_MUX_CONTROL__0__PC, CYREG_PRT4_PC1
.set DIV_MUX_CONTROL__0__PORT, 4
.set DIV_MUX_CONTROL__0__SHIFT, 1
.set DIV_MUX_CONTROL__AG, CYREG_PRT4_AG
.set DIV_MUX_CONTROL__AMUX, CYREG_PRT4_AMUX
.set DIV_MUX_CONTROL__BIE, CYREG_PRT4_BIE
.set DIV_MUX_CONTROL__BIT_MASK, CYREG_PRT4_BIT_MASK
.set DIV_MUX_CONTROL__BYP, CYREG_PRT4_BYP
.set DIV_MUX_CONTROL__CTL, CYREG_PRT4_CTL
.set DIV_MUX_CONTROL__DM0, CYREG_PRT4_DM0
.set DIV_MUX_CONTROL__DM1, CYREG_PRT4_DM1
.set DIV_MUX_CONTROL__DM2, CYREG_PRT4_DM2
.set DIV_MUX_CONTROL__DR, CYREG_PRT4_DR
.set DIV_MUX_CONTROL__INP_DIS, CYREG_PRT4_INP_DIS
.set DIV_MUX_CONTROL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set DIV_MUX_CONTROL__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set DIV_MUX_CONTROL__LCD_EN, CYREG_PRT4_LCD_EN
.set DIV_MUX_CONTROL__MASK, 0x02
.set DIV_MUX_CONTROL__PORT, 4
.set DIV_MUX_CONTROL__PRT, CYREG_PRT4_PRT
.set DIV_MUX_CONTROL__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set DIV_MUX_CONTROL__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set DIV_MUX_CONTROL__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set DIV_MUX_CONTROL__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set DIV_MUX_CONTROL__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set DIV_MUX_CONTROL__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set DIV_MUX_CONTROL__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set DIV_MUX_CONTROL__PS, CYREG_PRT4_PS
.set DIV_MUX_CONTROL__SHIFT, 1
.set DIV_MUX_CONTROL__SLW, CYREG_PRT4_SLW

/* PWM_DIV_CONTROL */
.set PWM_DIV_CONTROL__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set PWM_DIV_CONTROL__0__MASK, 0x20
.set PWM_DIV_CONTROL__0__PC, CYREG_PRT1_PC5
.set PWM_DIV_CONTROL__0__PORT, 1
.set PWM_DIV_CONTROL__0__SHIFT, 5
.set PWM_DIV_CONTROL__AG, CYREG_PRT1_AG
.set PWM_DIV_CONTROL__AMUX, CYREG_PRT1_AMUX
.set PWM_DIV_CONTROL__BIE, CYREG_PRT1_BIE
.set PWM_DIV_CONTROL__BIT_MASK, CYREG_PRT1_BIT_MASK
.set PWM_DIV_CONTROL__BYP, CYREG_PRT1_BYP
.set PWM_DIV_CONTROL__CTL, CYREG_PRT1_CTL
.set PWM_DIV_CONTROL__DM0, CYREG_PRT1_DM0
.set PWM_DIV_CONTROL__DM1, CYREG_PRT1_DM1
.set PWM_DIV_CONTROL__DM2, CYREG_PRT1_DM2
.set PWM_DIV_CONTROL__DR, CYREG_PRT1_DR
.set PWM_DIV_CONTROL__INP_DIS, CYREG_PRT1_INP_DIS
.set PWM_DIV_CONTROL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set PWM_DIV_CONTROL__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set PWM_DIV_CONTROL__LCD_EN, CYREG_PRT1_LCD_EN
.set PWM_DIV_CONTROL__MASK, 0x20
.set PWM_DIV_CONTROL__PORT, 1
.set PWM_DIV_CONTROL__PRT, CYREG_PRT1_PRT
.set PWM_DIV_CONTROL__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set PWM_DIV_CONTROL__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set PWM_DIV_CONTROL__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set PWM_DIV_CONTROL__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set PWM_DIV_CONTROL__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set PWM_DIV_CONTROL__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set PWM_DIV_CONTROL__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set PWM_DIV_CONTROL__PS, CYREG_PRT1_PS
.set PWM_DIV_CONTROL__SHIFT, 5
.set PWM_DIV_CONTROL__SLW, CYREG_PRT1_SLW

/* MASK_OFF_CONTROL */
.set MASK_OFF_CONTROL__0__INTTYPE, CYREG_PICU4_INTTYPE2
.set MASK_OFF_CONTROL__0__MASK, 0x04
.set MASK_OFF_CONTROL__0__PC, CYREG_PRT4_PC2
.set MASK_OFF_CONTROL__0__PORT, 4
.set MASK_OFF_CONTROL__0__SHIFT, 2
.set MASK_OFF_CONTROL__AG, CYREG_PRT4_AG
.set MASK_OFF_CONTROL__AMUX, CYREG_PRT4_AMUX
.set MASK_OFF_CONTROL__BIE, CYREG_PRT4_BIE
.set MASK_OFF_CONTROL__BIT_MASK, CYREG_PRT4_BIT_MASK
.set MASK_OFF_CONTROL__BYP, CYREG_PRT4_BYP
.set MASK_OFF_CONTROL__CTL, CYREG_PRT4_CTL
.set MASK_OFF_CONTROL__DM0, CYREG_PRT4_DM0
.set MASK_OFF_CONTROL__DM1, CYREG_PRT4_DM1
.set MASK_OFF_CONTROL__DM2, CYREG_PRT4_DM2
.set MASK_OFF_CONTROL__DR, CYREG_PRT4_DR
.set MASK_OFF_CONTROL__INP_DIS, CYREG_PRT4_INP_DIS
.set MASK_OFF_CONTROL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set MASK_OFF_CONTROL__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set MASK_OFF_CONTROL__LCD_EN, CYREG_PRT4_LCD_EN
.set MASK_OFF_CONTROL__MASK, 0x04
.set MASK_OFF_CONTROL__PORT, 4
.set MASK_OFF_CONTROL__PRT, CYREG_PRT4_PRT
.set MASK_OFF_CONTROL__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set MASK_OFF_CONTROL__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set MASK_OFF_CONTROL__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set MASK_OFF_CONTROL__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set MASK_OFF_CONTROL__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set MASK_OFF_CONTROL__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set MASK_OFF_CONTROL__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set MASK_OFF_CONTROL__PS, CYREG_PRT4_PS
.set MASK_OFF_CONTROL__SHIFT, 2
.set MASK_OFF_CONTROL__SLW, CYREG_PRT4_SLW

/* SAMPLE_RATE_CONTROL */
.set SAMPLE_RATE_CONTROL__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set SAMPLE_RATE_CONTROL__0__MASK, 0x01
.set SAMPLE_RATE_CONTROL__0__PC, CYREG_PRT4_PC0
.set SAMPLE_RATE_CONTROL__0__PORT, 4
.set SAMPLE_RATE_CONTROL__0__SHIFT, 0
.set SAMPLE_RATE_CONTROL__AG, CYREG_PRT4_AG
.set SAMPLE_RATE_CONTROL__AMUX, CYREG_PRT4_AMUX
.set SAMPLE_RATE_CONTROL__BIE, CYREG_PRT4_BIE
.set SAMPLE_RATE_CONTROL__BIT_MASK, CYREG_PRT4_BIT_MASK
.set SAMPLE_RATE_CONTROL__BYP, CYREG_PRT4_BYP
.set SAMPLE_RATE_CONTROL__CTL, CYREG_PRT4_CTL
.set SAMPLE_RATE_CONTROL__DM0, CYREG_PRT4_DM0
.set SAMPLE_RATE_CONTROL__DM1, CYREG_PRT4_DM1
.set SAMPLE_RATE_CONTROL__DM2, CYREG_PRT4_DM2
.set SAMPLE_RATE_CONTROL__DR, CYREG_PRT4_DR
.set SAMPLE_RATE_CONTROL__INP_DIS, CYREG_PRT4_INP_DIS
.set SAMPLE_RATE_CONTROL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set SAMPLE_RATE_CONTROL__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set SAMPLE_RATE_CONTROL__LCD_EN, CYREG_PRT4_LCD_EN
.set SAMPLE_RATE_CONTROL__MASK, 0x01
.set SAMPLE_RATE_CONTROL__PORT, 4
.set SAMPLE_RATE_CONTROL__PRT, CYREG_PRT4_PRT
.set SAMPLE_RATE_CONTROL__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set SAMPLE_RATE_CONTROL__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set SAMPLE_RATE_CONTROL__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set SAMPLE_RATE_CONTROL__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set SAMPLE_RATE_CONTROL__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set SAMPLE_RATE_CONTROL__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set SAMPLE_RATE_CONTROL__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set SAMPLE_RATE_CONTROL__PS, CYREG_PRT4_PS
.set SAMPLE_RATE_CONTROL__SHIFT, 0
.set SAMPLE_RATE_CONTROL__SLW, CYREG_PRT4_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 48000000
.set BCLK__BUS_CLK__KHZ, 48000
.set BCLK__BUS_CLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set Dedicated_Output__INTTYPE, CYREG_PICU3_INTTYPE6
.set Dedicated_Output__MASK, 0x40
.set Dedicated_Output__PC, CYREG_PRT3_PC6
.set Dedicated_Output__PORT, 3
.set Dedicated_Output__SHIFT, 6
.set Dedicated_Output_1__INTTYPE, CYREG_PICU0_INTTYPE0
.set Dedicated_Output_1__MASK, 0x01
.set Dedicated_Output_1__PC, CYREG_PRT0_PC0
.set Dedicated_Output_1__PORT, 0
.set Dedicated_Output_1__SHIFT, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
