

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix'
================================================================
* Date:           Thu Dec 26 20:23:24 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.673|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  34553|  34553|  34553|  34553|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  34552|  34552|      1234|          -|          -|    28|    no    |
        | + Loop 1.1          |   1232|   1232|        44|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1      |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ Loop 1.1.1.1  |     12|     12|         4|          -|          -|     3|    no    |
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %.preheader6" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ 0, %.preheader6.preheader.critedge ], [ %out_h, %.preheader6.loopexit ]"   --->   Operation 11 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.36ns)   --->   "%icmp_ln20 = icmp eq i5 %out_h_0, -4" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 12 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 13 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.78ns)   --->   "%out_h = add i5 %out_h_0, 1" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 14 'add' 'out_h' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %3, label %.preheader5.preheader" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_shl8 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 16 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_shl8_cast = zext i10 %p_shl8 to i11" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 17 'zext' 'p_shl8_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl9 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 18 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_shl9_cast = zext i7 %p_shl9 to i11" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 19 'zext' 'p_shl9_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.73ns)   --->   "%tmp3 = sub i11 %p_shl8_cast, %p_shl9_cast" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 20 'sub' 'tmp3' <Predicate = (!icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 21 'br' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 22 'speclooptripcount' 'empty_67' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 23 'ret' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ %out_w, %2 ], [ 0, %.preheader5.preheader ]"   --->   Operation 24 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.36ns)   --->   "%icmp_ln21 = icmp eq i5 %out_w_0, -4" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 25 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 26 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.78ns)   --->   "%out_w = add i5 %out_w_0, 1" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 27 'add' 'out_w' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %.preheader6.loopexit, label %0" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i5 %out_w_0 to i11" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 29 'zext' 'zext_ln24' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 30 'br' <Predicate = (!icmp_ln21)> <Delay = 1.76>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 31 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.89>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%buffer_0 = phi i16 [ 0, %0 ], [ %buffer_1, %.loopexit.loopexit ]" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 32 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%k_h_0 = phi i2 [ 0, %0 ], [ %k_h, %.loopexit.loopexit ]"   --->   Operation 33 'phi' 'k_h_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.95ns)   --->   "%icmp_ln24 = icmp eq i2 %k_h_0, -1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 34 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 35 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.56ns)   --->   "%k_h = add i2 %k_h_0, 1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 36 'add' 'k_h' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %2, label %.preheader.preheader" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i2 %k_h_0 to i5" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 38 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k_h_0, i2 0)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 39 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i4 %shl_ln to i5" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 40 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.73ns)   --->   "%sub_ln28 = sub i5 %zext_ln28_3, %zext_ln28_1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 41 'sub' 'sub_ln28' <Predicate = (!icmp_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (1.78ns)   --->   "%tmp = add i5 %zext_ln28_1, %out_h_0" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 42 'add' 'tmp' <Predicate = (!icmp_ln24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl6 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp, i5 0)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 43 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i10 %p_shl6 to i11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 44 'zext' 'p_shl6_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl7 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp, i1 false)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 45 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i6 %p_shl7 to i11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 46 'zext' 'p_shl7_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.73ns)   --->   "%tmp1 = sub i11 %p_shl6_cast, %p_shl7_cast" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 47 'sub' 'tmp1' <Predicate = (!icmp_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 48 'br' <Predicate = (!icmp_ln24)> <Delay = 1.76>
ST_4 : Operation 49 [1/1] (1.63ns)   --->   "%add_ln36 = add i11 %tmp3, %zext_ln24" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 49 'add' 'add_ln36' <Predicate = (icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i11 %add_ln36 to i32" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 50 'sext' 'sext_ln36' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i32 %sext_ln36 to i64" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 51 'zext' 'zext_ln36' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln36" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 52 'getelementptr' 'output_addr' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (3.25ns)   --->   "store i16 %buffer_0, i16* %output_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 53 'store' <Predicate = (icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 54 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.67>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%buffer_1 = phi i16 [ %buffer, %1 ], [ %buffer_0, %.preheader.preheader ]"   --->   Operation 55 'phi' 'buffer_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%k_w_0 = phi i2 [ %k_w, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 56 'phi' 'k_w_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.95ns)   --->   "%icmp_ln26 = icmp eq i2 %k_w_0, -1" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 57 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 58 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.56ns)   --->   "%k_w = add i2 %k_w_0, 1" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 59 'add' 'k_w' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.loopexit.loopexit, label %1" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i2 %k_w_0 to i5" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 61 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.78ns)   --->   "%add_ln28 = add i5 %zext_ln28_4, %out_w_0" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 62 'add' 'add_ln28' <Predicate = (!icmp_ln26)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i5 %add_ln28 to i11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 63 'zext' 'zext_ln28_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.63ns)   --->   "%add_ln28_1 = add i11 %zext_ln28_7, %tmp1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 64 'add' 'add_ln28_1' <Predicate = (!icmp_ln26)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i11 %add_ln28_1 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 65 'sext' 'sext_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i32 %sext_ln28 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 66 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_6" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 67 'getelementptr' 'input_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 68 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 68 'load' 'input_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 69 [1/1] (1.78ns)   --->   "%add_ln28_3 = add i5 %zext_ln28_4, %sub_ln28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 69 'add' 'add_ln28_3' <Predicate = (!icmp_ln26)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln28_2 = sext i5 %add_ln28_3 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 70 'sext' 'sext_ln28_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i32 %sext_ln28_2 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 71 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_4 = getelementptr [9 x i15]* @SeparableConv2D_0_w_1, i64 0, i64 %zext_ln28_5" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 72 'getelementptr' 'SeparableConv2D_0_w_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_5 = load i15* %SeparableConv2D_0_w_4, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 73 'load' 'SeparableConv2D_0_w_5' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 74 'br' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 75 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 75 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 76 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_5 = load i15* %SeparableConv2D_0_w_4, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 76 'load' 'SeparableConv2D_0_w_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln28_1 = sext i16 %input_load to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 77 'sext' 'sext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln28_3 = sext i15 %SeparableConv2D_0_w_5 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 78 'sext' 'sext_ln28_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28 = mul i30 %sext_ln28_3, %sext_ln28_1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 79 'mul' 'mul_ln28' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 80 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.07>
ST_8 : Operation 81 [1/1] (2.07ns)   --->   "%buffer = add i16 %trunc_ln, %buffer_1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 81 'add' 'buffer' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out_h') with incoming values : ('out_h', ../layers_c/depthwise_conv2d.cpp:20) [7]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('out_h') with incoming values : ('out_h', ../layers_c/depthwise_conv2d.cpp:20) [7]  (0 ns)
	'add' operation ('out_h', ../layers_c/depthwise_conv2d.cpp:20) [10]  (1.78 ns)

 <State 3>: 1.78ns
The critical path consists of the following:
	'phi' operation ('out_w') with incoming values : ('out_w', ../layers_c/depthwise_conv2d.cpp:21) [20]  (0 ns)
	'add' operation ('out_w', ../layers_c/depthwise_conv2d.cpp:21) [23]  (1.78 ns)

 <State 4>: 4.89ns
The critical path consists of the following:
	'add' operation ('add_ln36', ../layers_c/depthwise_conv2d.cpp:36) [77]  (1.64 ns)
	'getelementptr' operation ('output_addr', ../layers_c/depthwise_conv2d.cpp:36) [80]  (0 ns)
	'store' operation ('store_ln36', ../layers_c/depthwise_conv2d.cpp:36) of variable 'buffer_0', ../layers_c/depthwise_conv2d.cpp:28 on array 'output_r' [81]  (3.25 ns)

 <State 5>: 6.67ns
The critical path consists of the following:
	'phi' operation ('k_w') with incoming values : ('k_w', ../layers_c/depthwise_conv2d.cpp:26) [49]  (0 ns)
	'add' operation ('add_ln28', ../layers_c/depthwise_conv2d.cpp:28) [56]  (1.78 ns)
	'add' operation ('add_ln28_1', ../layers_c/depthwise_conv2d.cpp:28) [58]  (1.64 ns)
	'getelementptr' operation ('input_addr', ../layers_c/depthwise_conv2d.cpp:28) [61]  (0 ns)
	'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_r' [62]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_r' [62]  (3.25 ns)

 <State 7>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[70] ('mul_ln28', ../layers_c/depthwise_conv2d.cpp:28) [70]  (6.38 ns)

 <State 8>: 2.08ns
The critical path consists of the following:
	'add' operation ('buffer', ../layers_c/depthwise_conv2d.cpp:28) [72]  (2.08 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
