// Seed: 3082216771
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_10;
endmodule
module module_1 #(
    parameter id_3 = 32'd97,
    parameter id_6 = 32'd32,
    parameter id_8 = 32'd34
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    _id_6
);
  inout wire _id_6;
  output wire id_5;
  input logic [7:0] id_4;
  input wire _id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0][id_3 : 1]
      id_7,
      _id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24;
  logic [id_6 : id_8] id_25;
  ;
  module_0 modCall_1 (
      id_25,
      id_25,
      id_2,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25
  );
  assign id_24 = id_10;
endmodule
