/*
 * Copyright (c) 2009-2019 ARM Limited. All rights reserved.
 * 
 * SPDX-License-Identifier: Apache-2.0
 * 
 * Licensed under the Apache License, Version 2.0 (the License); you may
 * not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * 
 * http://www.apache.org/licenses/LICENSE-2.0
 * 
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 * @file     STM32F410xx.sfd
 * @brief    CMSIS-SVD SFD File
 * @version  1.0
 * @date     02. January 2023
 * @note     Generated by SVDConv V3.3.35 on Monday, 02.01.2023 11:33:17
 *           from File 'STM32F410xx.svd',
 *           last modified on Thursday, 13.08.2015 08:56:00
 */




// --------------------------  Register Item Address: ADC_Common_CSR  -----------------------------
// SVD Line: 29

unsigned int ADC_Common_CSR __AT (0x40012300);



// -----------------------------  Field Item: ADC_Common_CSR_OVR3  --------------------------------
// SVD Line: 38

//  <item> SFDITEM_FIELD__ADC_Common_CSR_OVR3
//    <name> OVR3 </name>
//    <r> 
//    <i> [Bit 21] RO (@ 0x40012300) Overrun flag of ADC3 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.21..21> OVR3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_Common_CSR_STRT3  --------------------------------
// SVD Line: 44

//  <item> SFDITEM_FIELD__ADC_Common_CSR_STRT3
//    <name> STRT3 </name>
//    <r> 
//    <i> [Bit 20] RO (@ 0x40012300) Regular channel Start flag of ADC  3 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.20..20> STRT3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_Common_CSR_JSTRT3  -------------------------------
// SVD Line: 51

//  <item> SFDITEM_FIELD__ADC_Common_CSR_JSTRT3
//    <name> JSTRT3 </name>
//    <r> 
//    <i> [Bit 19] RO (@ 0x40012300) Injected channel Start flag of ADC  3 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.19..19> JSTRT3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_Common_CSR_JEOC3  --------------------------------
// SVD Line: 58

//  <item> SFDITEM_FIELD__ADC_Common_CSR_JEOC3
//    <name> JEOC3 </name>
//    <r> 
//    <i> [Bit 18] RO (@ 0x40012300) Injected channel end of conversion of  ADC 3 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.18..18> JEOC3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC_Common_CSR_EOC3  --------------------------------
// SVD Line: 65

//  <item> SFDITEM_FIELD__ADC_Common_CSR_EOC3
//    <name> EOC3 </name>
//    <r> 
//    <i> [Bit 17] RO (@ 0x40012300) End of conversion of ADC 3 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.17..17> EOC3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC_Common_CSR_AWD3  --------------------------------
// SVD Line: 71

//  <item> SFDITEM_FIELD__ADC_Common_CSR_AWD3
//    <name> AWD3 </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x40012300) Analog watchdog flag of ADC  3 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.16..16> AWD3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC_Common_CSR_OVR2  --------------------------------
// SVD Line: 78

//  <item> SFDITEM_FIELD__ADC_Common_CSR_OVR2
//    <name> OVR2 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40012300) Overrun flag of ADC 2 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.13..13> OVR2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_Common_CSR_STRT2  --------------------------------
// SVD Line: 84

//  <item> SFDITEM_FIELD__ADC_Common_CSR_STRT2
//    <name> STRT2 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40012300) Regular channel Start flag of ADC  2 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.12..12> STRT2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_Common_CSR_JSTRT2  -------------------------------
// SVD Line: 91

//  <item> SFDITEM_FIELD__ADC_Common_CSR_JSTRT2
//    <name> JSTRT2 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40012300) Injected channel Start flag of ADC  2 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.11..11> JSTRT2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_Common_CSR_JEOC2  --------------------------------
// SVD Line: 98

//  <item> SFDITEM_FIELD__ADC_Common_CSR_JEOC2
//    <name> JEOC2 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40012300) Injected channel end of conversion of  ADC 2 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.10..10> JEOC2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC_Common_CSR_EOC2  --------------------------------
// SVD Line: 105

//  <item> SFDITEM_FIELD__ADC_Common_CSR_EOC2
//    <name> EOC2 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40012300) End of conversion of ADC 2 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.9..9> EOC2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC_Common_CSR_AWD2  --------------------------------
// SVD Line: 111

//  <item> SFDITEM_FIELD__ADC_Common_CSR_AWD2
//    <name> AWD2 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40012300) Analog watchdog flag of ADC  2 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.8..8> AWD2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC_Common_CSR_OVR1  --------------------------------
// SVD Line: 118

//  <item> SFDITEM_FIELD__ADC_Common_CSR_OVR1
//    <name> OVR1 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40012300) Overrun flag of ADC 1 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.5..5> OVR1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_Common_CSR_STRT1  --------------------------------
// SVD Line: 124

//  <item> SFDITEM_FIELD__ADC_Common_CSR_STRT1
//    <name> STRT1 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40012300) Regular channel Start flag of ADC  1 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.4..4> STRT1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_Common_CSR_JSTRT1  -------------------------------
// SVD Line: 131

//  <item> SFDITEM_FIELD__ADC_Common_CSR_JSTRT1
//    <name> JSTRT1 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40012300) Injected channel Start flag of ADC  1 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.3..3> JSTRT1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_Common_CSR_JEOC1  --------------------------------
// SVD Line: 138

//  <item> SFDITEM_FIELD__ADC_Common_CSR_JEOC1
//    <name> JEOC1 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40012300) Injected channel end of conversion of  ADC 1 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.2..2> JEOC1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC_Common_CSR_EOC1  --------------------------------
// SVD Line: 145

//  <item> SFDITEM_FIELD__ADC_Common_CSR_EOC1
//    <name> EOC1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40012300) End of conversion of ADC 1 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.1..1> EOC1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC_Common_CSR_AWD1  --------------------------------
// SVD Line: 151

//  <item> SFDITEM_FIELD__ADC_Common_CSR_AWD1
//    <name> AWD1 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40012300) Analog watchdog flag of ADC  1 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.0..0> AWD1
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: ADC_Common_CSR  ---------------------------------
// SVD Line: 29

//  <rtree> SFDITEM_REG__ADC_Common_CSR
//    <name> CSR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40012300) ADC Common status register </i>
//    <loc> ( (unsigned int)((ADC_Common_CSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_OVR3 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_STRT3 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_JSTRT3 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_JEOC3 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_EOC3 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_AWD3 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_OVR2 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_STRT2 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_JSTRT2 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_JEOC2 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_EOC2 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_AWD2 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_OVR1 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_STRT1 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_JSTRT1 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_JEOC1 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_EOC1 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_AWD1 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: ADC_Common_CCR  -----------------------------
// SVD Line: 160

unsigned int ADC_Common_CCR __AT (0x40012304);



// ---------------------------  Field Item: ADC_Common_CCR_TSVREFE  -------------------------------
// SVD Line: 169

//  <item> SFDITEM_FIELD__ADC_Common_CCR_TSVREFE
//    <name> TSVREFE </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40012304) Temperature sensor and VREFINT  enable </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CCR ) </loc>
//      <o.23..23> TSVREFE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_Common_CCR_VBATE  --------------------------------
// SVD Line: 176

//  <item> SFDITEM_FIELD__ADC_Common_CCR_VBATE
//    <name> VBATE </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40012304) VBAT enable </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CCR ) </loc>
//      <o.22..22> VBATE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_Common_CCR_ADCPRE  -------------------------------
// SVD Line: 182

//  <item> SFDITEM_FIELD__ADC_Common_CCR_ADCPRE
//    <name> ADCPRE </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40012304) ADC prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC_Common_CCR >> 16) & 0x3), ((ADC_Common_CCR = (ADC_Common_CCR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: ADC_Common_CCR_DMA  ---------------------------------
// SVD Line: 188

//  <item> SFDITEM_FIELD__ADC_Common_CCR_DMA
//    <name> DMA </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40012304) Direct memory access mode for multi ADC  mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC_Common_CCR >> 14) & 0x3), ((ADC_Common_CCR = (ADC_Common_CCR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: ADC_Common_CCR_DDS  ---------------------------------
// SVD Line: 195

//  <item> SFDITEM_FIELD__ADC_Common_CCR_DDS
//    <name> DDS </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40012304) DMA disable selection for multi-ADC  mode </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CCR ) </loc>
//      <o.13..13> DDS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_Common_CCR_DELAY  --------------------------------
// SVD Line: 202

//  <item> SFDITEM_FIELD__ADC_Common_CCR_DELAY
//    <name> DELAY </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40012304) Delay between 2 sampling  phases </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC_Common_CCR >> 8) & 0xF), ((ADC_Common_CCR = (ADC_Common_CCR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: ADC_Common_CCR  ---------------------------------
// SVD Line: 160

//  <rtree> SFDITEM_REG__ADC_Common_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012304) ADC common control register </i>
//    <loc> ( (unsigned int)((ADC_Common_CCR >> 0) & 0xFFFFFFFF), ((ADC_Common_CCR = (ADC_Common_CCR & ~(0xC3EF00UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xC3EF00) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC_Common_CCR_TSVREFE </item>
//    <item> SFDITEM_FIELD__ADC_Common_CCR_VBATE </item>
//    <item> SFDITEM_FIELD__ADC_Common_CCR_ADCPRE </item>
//    <item> SFDITEM_FIELD__ADC_Common_CCR_DMA </item>
//    <item> SFDITEM_FIELD__ADC_Common_CCR_DDS </item>
//    <item> SFDITEM_FIELD__ADC_Common_CCR_DELAY </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: ADC_Common  ----------------------------------
// SVD Line: 18

//  <view> ADC_Common
//    <name> ADC_Common </name>
//    <item> SFDITEM_REG__ADC_Common_CSR </item>
//    <item> SFDITEM_REG__ADC_Common_CCR </item>
//  </view>
//  


// -----------------------------  Register Item Address: ADC1_SR  ---------------------------------
// SVD Line: 229

unsigned int ADC1_SR __AT (0x40012000);



// ---------------------------------  Field Item: ADC1_SR_OVR  ------------------------------------
// SVD Line: 238

//  <item> SFDITEM_FIELD__ADC1_SR_OVR
//    <name> OVR </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40012000) Overrun </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_SR ) </loc>
//      <o.5..5> OVR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_SR_STRT  ------------------------------------
// SVD Line: 244

//  <item> SFDITEM_FIELD__ADC1_SR_STRT
//    <name> STRT </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40012000) Regular channel start flag </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_SR ) </loc>
//      <o.4..4> STRT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_SR_JSTRT  -----------------------------------
// SVD Line: 250

//  <item> SFDITEM_FIELD__ADC1_SR_JSTRT
//    <name> JSTRT </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40012000) Injected channel start  flag </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_SR ) </loc>
//      <o.3..3> JSTRT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_SR_JEOC  ------------------------------------
// SVD Line: 257

//  <item> SFDITEM_FIELD__ADC1_SR_JEOC
//    <name> JEOC </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40012000) Injected channel end of  conversion </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_SR ) </loc>
//      <o.2..2> JEOC
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: ADC1_SR_EOC  ------------------------------------
// SVD Line: 264

//  <item> SFDITEM_FIELD__ADC1_SR_EOC
//    <name> EOC </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40012000) Regular channel end of  conversion </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_SR ) </loc>
//      <o.1..1> EOC
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: ADC1_SR_AWD  ------------------------------------
// SVD Line: 271

//  <item> SFDITEM_FIELD__ADC1_SR_AWD
//    <name> AWD </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40012000) Analog watchdog flag </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_SR ) </loc>
//      <o.0..0> AWD
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: ADC1_SR  ------------------------------------
// SVD Line: 229

//  <rtree> SFDITEM_REG__ADC1_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012000) status register </i>
//    <loc> ( (unsigned int)((ADC1_SR >> 0) & 0xFFFFFFFF), ((ADC1_SR = (ADC1_SR & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_SR_OVR </item>
//    <item> SFDITEM_FIELD__ADC1_SR_STRT </item>
//    <item> SFDITEM_FIELD__ADC1_SR_JSTRT </item>
//    <item> SFDITEM_FIELD__ADC1_SR_JEOC </item>
//    <item> SFDITEM_FIELD__ADC1_SR_EOC </item>
//    <item> SFDITEM_FIELD__ADC1_SR_AWD </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: ADC1_CR1  --------------------------------
// SVD Line: 279

unsigned int ADC1_CR1 __AT (0x40012004);



// -------------------------------  Field Item: ADC1_CR1_OVRIE  -----------------------------------
// SVD Line: 288

//  <item> SFDITEM_FIELD__ADC1_CR1_OVRIE
//    <name> OVRIE </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40012004) Overrun interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR1 ) </loc>
//      <o.26..26> OVRIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_CR1_RES  ------------------------------------
// SVD Line: 294

//  <item> SFDITEM_FIELD__ADC1_CR1_RES
//    <name> RES </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40012004) Resolution </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_CR1 >> 24) & 0x3), ((ADC1_CR1 = (ADC1_CR1 & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CR1_AWDEN  -----------------------------------
// SVD Line: 300

//  <item> SFDITEM_FIELD__ADC1_CR1_AWDEN
//    <name> AWDEN </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40012004) Analog watchdog enable on regular  channels </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR1 ) </loc>
//      <o.23..23> AWDEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CR1_JAWDEN  ----------------------------------
// SVD Line: 307

//  <item> SFDITEM_FIELD__ADC1_CR1_JAWDEN
//    <name> JAWDEN </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40012004) Analog watchdog enable on injected  channels </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR1 ) </loc>
//      <o.22..22> JAWDEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC1_CR1_DISCNUM  ----------------------------------
// SVD Line: 314

//  <item> SFDITEM_FIELD__ADC1_CR1_DISCNUM
//    <name> DISCNUM </name>
//    <rw> 
//    <i> [Bits 15..13] RW (@ 0x40012004) Discontinuous mode channel  count </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_CR1 >> 13) & 0x7), ((ADC1_CR1 = (ADC1_CR1 & ~(0x7UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC1_CR1_JDISCEN  ----------------------------------
// SVD Line: 321

//  <item> SFDITEM_FIELD__ADC1_CR1_JDISCEN
//    <name> JDISCEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40012004) Discontinuous mode on injected  channels </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR1 ) </loc>
//      <o.12..12> JDISCEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CR1_DISCEN  ----------------------------------
// SVD Line: 328

//  <item> SFDITEM_FIELD__ADC1_CR1_DISCEN
//    <name> DISCEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40012004) Discontinuous mode on regular  channels </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR1 ) </loc>
//      <o.11..11> DISCEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CR1_JAUTO  -----------------------------------
// SVD Line: 335

//  <item> SFDITEM_FIELD__ADC1_CR1_JAUTO
//    <name> JAUTO </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40012004) Automatic injected group  conversion </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR1 ) </loc>
//      <o.10..10> JAUTO
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CR1_AWDSGL  ----------------------------------
// SVD Line: 342

//  <item> SFDITEM_FIELD__ADC1_CR1_AWDSGL
//    <name> AWDSGL </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40012004) Enable the watchdog on a single channel  in scan mode </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR1 ) </loc>
//      <o.9..9> AWDSGL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_CR1_SCAN  -----------------------------------
// SVD Line: 349

//  <item> SFDITEM_FIELD__ADC1_CR1_SCAN
//    <name> SCAN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40012004) Scan mode </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR1 ) </loc>
//      <o.8..8> SCAN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CR1_JEOCIE  ----------------------------------
// SVD Line: 355

//  <item> SFDITEM_FIELD__ADC1_CR1_JEOCIE
//    <name> JEOCIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40012004) Interrupt enable for injected  channels </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR1 ) </loc>
//      <o.7..7> JEOCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CR1_AWDIE  -----------------------------------
// SVD Line: 362

//  <item> SFDITEM_FIELD__ADC1_CR1_AWDIE
//    <name> AWDIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40012004) Analog watchdog interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR1 ) </loc>
//      <o.6..6> AWDIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CR1_EOCIE  -----------------------------------
// SVD Line: 369

//  <item> SFDITEM_FIELD__ADC1_CR1_EOCIE
//    <name> EOCIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40012004) Interrupt enable for EOC </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR1 ) </loc>
//      <o.5..5> EOCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CR1_AWDCH  -----------------------------------
// SVD Line: 375

//  <item> SFDITEM_FIELD__ADC1_CR1_AWDCH
//    <name> AWDCH </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40012004) Analog watchdog channel select  bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_CR1 >> 0) & 0x1F), ((ADC1_CR1 = (ADC1_CR1 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_CR1  ------------------------------------
// SVD Line: 279

//  <rtree> SFDITEM_REG__ADC1_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012004) control register 1 </i>
//    <loc> ( (unsigned int)((ADC1_CR1 >> 0) & 0xFFFFFFFF), ((ADC1_CR1 = (ADC1_CR1 & ~(0x7C0FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7C0FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_CR1_OVRIE </item>
//    <item> SFDITEM_FIELD__ADC1_CR1_RES </item>
//    <item> SFDITEM_FIELD__ADC1_CR1_AWDEN </item>
//    <item> SFDITEM_FIELD__ADC1_CR1_JAWDEN </item>
//    <item> SFDITEM_FIELD__ADC1_CR1_DISCNUM </item>
//    <item> SFDITEM_FIELD__ADC1_CR1_JDISCEN </item>
//    <item> SFDITEM_FIELD__ADC1_CR1_DISCEN </item>
//    <item> SFDITEM_FIELD__ADC1_CR1_JAUTO </item>
//    <item> SFDITEM_FIELD__ADC1_CR1_AWDSGL </item>
//    <item> SFDITEM_FIELD__ADC1_CR1_SCAN </item>
//    <item> SFDITEM_FIELD__ADC1_CR1_JEOCIE </item>
//    <item> SFDITEM_FIELD__ADC1_CR1_AWDIE </item>
//    <item> SFDITEM_FIELD__ADC1_CR1_EOCIE </item>
//    <item> SFDITEM_FIELD__ADC1_CR1_AWDCH </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: ADC1_CR2  --------------------------------
// SVD Line: 384

unsigned int ADC1_CR2 __AT (0x40012008);



// ------------------------------  Field Item: ADC1_CR2_SWSTART  ----------------------------------
// SVD Line: 393

//  <item> SFDITEM_FIELD__ADC1_CR2_SWSTART
//    <name> SWSTART </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40012008) Start conversion of regular  channels </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR2 ) </loc>
//      <o.30..30> SWSTART
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CR2_EXTEN  -----------------------------------
// SVD Line: 400

//  <item> SFDITEM_FIELD__ADC1_CR2_EXTEN
//    <name> EXTEN </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40012008) External trigger enable for regular  channels </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_CR2 >> 28) & 0x3), ((ADC1_CR2 = (ADC1_CR2 & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CR2_EXTSEL  ----------------------------------
// SVD Line: 407

//  <item> SFDITEM_FIELD__ADC1_CR2_EXTSEL
//    <name> EXTSEL </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40012008) External event select for regular  group </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_CR2 >> 24) & 0xF), ((ADC1_CR2 = (ADC1_CR2 & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC1_CR2_JSWSTART  ---------------------------------
// SVD Line: 414

//  <item> SFDITEM_FIELD__ADC1_CR2_JSWSTART
//    <name> JSWSTART </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40012008) Start conversion of injected  channels </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR2 ) </loc>
//      <o.22..22> JSWSTART
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CR2_JEXTEN  ----------------------------------
// SVD Line: 421

//  <item> SFDITEM_FIELD__ADC1_CR2_JEXTEN
//    <name> JEXTEN </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40012008) External trigger enable for injected  channels </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_CR2 >> 20) & 0x3), ((ADC1_CR2 = (ADC1_CR2 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC1_CR2_JEXTSEL  ----------------------------------
// SVD Line: 428

//  <item> SFDITEM_FIELD__ADC1_CR2_JEXTSEL
//    <name> JEXTSEL </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40012008) External event select for injected  group </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_CR2 >> 16) & 0xF), ((ADC1_CR2 = (ADC1_CR2 & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CR2_ALIGN  -----------------------------------
// SVD Line: 435

//  <item> SFDITEM_FIELD__ADC1_CR2_ALIGN
//    <name> ALIGN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40012008) Data alignment </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR2 ) </loc>
//      <o.11..11> ALIGN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_CR2_EOCS  -----------------------------------
// SVD Line: 441

//  <item> SFDITEM_FIELD__ADC1_CR2_EOCS
//    <name> EOCS </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40012008) End of conversion  selection </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR2 ) </loc>
//      <o.10..10> EOCS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_CR2_DDS  ------------------------------------
// SVD Line: 448

//  <item> SFDITEM_FIELD__ADC1_CR2_DDS
//    <name> DDS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40012008) DMA disable selection (for single ADC  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR2 ) </loc>
//      <o.9..9> DDS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_CR2_DMA  ------------------------------------
// SVD Line: 455

//  <item> SFDITEM_FIELD__ADC1_CR2_DMA
//    <name> DMA </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40012008) Direct memory access mode (for single  ADC mode) </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR2 ) </loc>
//      <o.8..8> DMA
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_CR2_CONT  -----------------------------------
// SVD Line: 462

//  <item> SFDITEM_FIELD__ADC1_CR2_CONT
//    <name> CONT </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40012008) Continuous conversion </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR2 ) </loc>
//      <o.1..1> CONT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_CR2_ADON  -----------------------------------
// SVD Line: 468

//  <item> SFDITEM_FIELD__ADC1_CR2_ADON
//    <name> ADON </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40012008) A/D Converter ON / OFF </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR2 ) </loc>
//      <o.0..0> ADON
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_CR2  ------------------------------------
// SVD Line: 384

//  <rtree> SFDITEM_REG__ADC1_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012008) control register 2 </i>
//    <loc> ( (unsigned int)((ADC1_CR2 >> 0) & 0xFFFFFFFF), ((ADC1_CR2 = (ADC1_CR2 & ~(0x7F7F0F03UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F7F0F03) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_CR2_SWSTART </item>
//    <item> SFDITEM_FIELD__ADC1_CR2_EXTEN </item>
//    <item> SFDITEM_FIELD__ADC1_CR2_EXTSEL </item>
//    <item> SFDITEM_FIELD__ADC1_CR2_JSWSTART </item>
//    <item> SFDITEM_FIELD__ADC1_CR2_JEXTEN </item>
//    <item> SFDITEM_FIELD__ADC1_CR2_JEXTSEL </item>
//    <item> SFDITEM_FIELD__ADC1_CR2_ALIGN </item>
//    <item> SFDITEM_FIELD__ADC1_CR2_EOCS </item>
//    <item> SFDITEM_FIELD__ADC1_CR2_DDS </item>
//    <item> SFDITEM_FIELD__ADC1_CR2_DMA </item>
//    <item> SFDITEM_FIELD__ADC1_CR2_CONT </item>
//    <item> SFDITEM_FIELD__ADC1_CR2_ADON </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_SMPR1  -------------------------------
// SVD Line: 476

unsigned int ADC1_SMPR1 __AT (0x4001200C);



// ------------------------------  Field Item: ADC1_SMPR1_SMPx_x  ---------------------------------
// SVD Line: 485

//  <item> SFDITEM_FIELD__ADC1_SMPR1_SMPx_x
//    <name> SMPx_x </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001200C) Sample time bits </i>
//    <edit> 
//      <loc> ( (unsigned int)((ADC1_SMPR1 >> 0) & 0xFFFFFFFF), ((ADC1_SMPR1 = (ADC1_SMPR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC1_SMPR1  -----------------------------------
// SVD Line: 476

//  <rtree> SFDITEM_REG__ADC1_SMPR1
//    <name> SMPR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001200C) sample time register 1 </i>
//    <loc> ( (unsigned int)((ADC1_SMPR1 >> 0) & 0xFFFFFFFF), ((ADC1_SMPR1 = (ADC1_SMPR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_SMPR1_SMPx_x </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_SMPR2  -------------------------------
// SVD Line: 493

unsigned int ADC1_SMPR2 __AT (0x40012010);



// ------------------------------  Field Item: ADC1_SMPR2_SMPx_x  ---------------------------------
// SVD Line: 502

//  <item> SFDITEM_FIELD__ADC1_SMPR2_SMPx_x
//    <name> SMPx_x </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012010) Sample time bits </i>
//    <edit> 
//      <loc> ( (unsigned int)((ADC1_SMPR2 >> 0) & 0xFFFFFFFF), ((ADC1_SMPR2 = (ADC1_SMPR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC1_SMPR2  -----------------------------------
// SVD Line: 493

//  <rtree> SFDITEM_REG__ADC1_SMPR2
//    <name> SMPR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012010) sample time register 2 </i>
//    <loc> ( (unsigned int)((ADC1_SMPR2 >> 0) & 0xFFFFFFFF), ((ADC1_SMPR2 = (ADC1_SMPR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_SMPR2_SMPx_x </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_JOFR1  -------------------------------
// SVD Line: 510

unsigned int ADC1_JOFR1 __AT (0x40012014);



// -----------------------------  Field Item: ADC1_JOFR1_JOFFSET1  --------------------------------
// SVD Line: 520

//  <item> SFDITEM_FIELD__ADC1_JOFR1_JOFFSET1
//    <name> JOFFSET1 </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40012014) Data offset for injected channel  x </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_JOFR1 >> 0) & 0xFFF), ((ADC1_JOFR1 = (ADC1_JOFR1 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC1_JOFR1  -----------------------------------
// SVD Line: 510

//  <rtree> SFDITEM_REG__ADC1_JOFR1
//    <name> JOFR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012014) injected channel data offset register  x </i>
//    <loc> ( (unsigned int)((ADC1_JOFR1 >> 0) & 0xFFFFFFFF), ((ADC1_JOFR1 = (ADC1_JOFR1 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_JOFR1_JOFFSET1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_JOFR2  -------------------------------
// SVD Line: 529

unsigned int ADC1_JOFR2 __AT (0x40012018);



// -----------------------------  Field Item: ADC1_JOFR2_JOFFSET2  --------------------------------
// SVD Line: 539

//  <item> SFDITEM_FIELD__ADC1_JOFR2_JOFFSET2
//    <name> JOFFSET2 </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40012018) Data offset for injected channel  x </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_JOFR2 >> 0) & 0xFFF), ((ADC1_JOFR2 = (ADC1_JOFR2 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC1_JOFR2  -----------------------------------
// SVD Line: 529

//  <rtree> SFDITEM_REG__ADC1_JOFR2
//    <name> JOFR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012018) injected channel data offset register  x </i>
//    <loc> ( (unsigned int)((ADC1_JOFR2 >> 0) & 0xFFFFFFFF), ((ADC1_JOFR2 = (ADC1_JOFR2 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_JOFR2_JOFFSET2 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_JOFR3  -------------------------------
// SVD Line: 548

unsigned int ADC1_JOFR3 __AT (0x4001201C);



// -----------------------------  Field Item: ADC1_JOFR3_JOFFSET3  --------------------------------
// SVD Line: 558

//  <item> SFDITEM_FIELD__ADC1_JOFR3_JOFFSET3
//    <name> JOFFSET3 </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x4001201C) Data offset for injected channel  x </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_JOFR3 >> 0) & 0xFFF), ((ADC1_JOFR3 = (ADC1_JOFR3 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC1_JOFR3  -----------------------------------
// SVD Line: 548

//  <rtree> SFDITEM_REG__ADC1_JOFR3
//    <name> JOFR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001201C) injected channel data offset register  x </i>
//    <loc> ( (unsigned int)((ADC1_JOFR3 >> 0) & 0xFFFFFFFF), ((ADC1_JOFR3 = (ADC1_JOFR3 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_JOFR3_JOFFSET3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_JOFR4  -------------------------------
// SVD Line: 567

unsigned int ADC1_JOFR4 __AT (0x40012020);



// -----------------------------  Field Item: ADC1_JOFR4_JOFFSET4  --------------------------------
// SVD Line: 577

//  <item> SFDITEM_FIELD__ADC1_JOFR4_JOFFSET4
//    <name> JOFFSET4 </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40012020) Data offset for injected channel  x </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_JOFR4 >> 0) & 0xFFF), ((ADC1_JOFR4 = (ADC1_JOFR4 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC1_JOFR4  -----------------------------------
// SVD Line: 567

//  <rtree> SFDITEM_REG__ADC1_JOFR4
//    <name> JOFR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012020) injected channel data offset register  x </i>
//    <loc> ( (unsigned int)((ADC1_JOFR4 >> 0) & 0xFFFFFFFF), ((ADC1_JOFR4 = (ADC1_JOFR4 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_JOFR4_JOFFSET4 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: ADC1_HTR  --------------------------------
// SVD Line: 586

unsigned int ADC1_HTR __AT (0x40012024);



// ---------------------------------  Field Item: ADC1_HTR_HT  ------------------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__ADC1_HTR_HT
//    <name> HT </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40012024) Analog watchdog higher  threshold </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_HTR >> 0) & 0xFFF), ((ADC1_HTR = (ADC1_HTR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_HTR  ------------------------------------
// SVD Line: 586

//  <rtree> SFDITEM_REG__ADC1_HTR
//    <name> HTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012024) watchdog higher threshold  register </i>
//    <loc> ( (unsigned int)((ADC1_HTR >> 0) & 0xFFFFFFFF), ((ADC1_HTR = (ADC1_HTR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_HTR_HT </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: ADC1_LTR  --------------------------------
// SVD Line: 605

unsigned int ADC1_LTR __AT (0x40012028);



// ---------------------------------  Field Item: ADC1_LTR_LT  ------------------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__ADC1_LTR_LT
//    <name> LT </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40012028) Analog watchdog lower  threshold </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_LTR >> 0) & 0xFFF), ((ADC1_LTR = (ADC1_LTR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_LTR  ------------------------------------
// SVD Line: 605

//  <rtree> SFDITEM_REG__ADC1_LTR
//    <name> LTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012028) watchdog lower threshold  register </i>
//    <loc> ( (unsigned int)((ADC1_LTR >> 0) & 0xFFFFFFFF), ((ADC1_LTR = (ADC1_LTR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_LTR_LT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_SQR1  --------------------------------
// SVD Line: 624

unsigned int ADC1_SQR1 __AT (0x4001202C);



// ---------------------------------  Field Item: ADC1_SQR1_L  ------------------------------------
// SVD Line: 633

//  <item> SFDITEM_FIELD__ADC1_SQR1_L
//    <name> L </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x4001202C) Regular channel sequence  length </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR1 >> 20) & 0xF), ((ADC1_SQR1 = (ADC1_SQR1 & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_SQR1_SQ16  -----------------------------------
// SVD Line: 640

//  <item> SFDITEM_FIELD__ADC1_SQR1_SQ16
//    <name> SQ16 </name>
//    <rw> 
//    <i> [Bits 19..15] RW (@ 0x4001202C) 16th conversion in regular  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR1 >> 15) & 0x1F), ((ADC1_SQR1 = (ADC1_SQR1 & ~(0x1FUL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_SQR1_SQ15  -----------------------------------
// SVD Line: 647

//  <item> SFDITEM_FIELD__ADC1_SQR1_SQ15
//    <name> SQ15 </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x4001202C) 15th conversion in regular  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR1 >> 10) & 0x1F), ((ADC1_SQR1 = (ADC1_SQR1 & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_SQR1_SQ14  -----------------------------------
// SVD Line: 654

//  <item> SFDITEM_FIELD__ADC1_SQR1_SQ14
//    <name> SQ14 </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x4001202C) 14th conversion in regular  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR1 >> 5) & 0x1F), ((ADC1_SQR1 = (ADC1_SQR1 & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_SQR1_SQ13  -----------------------------------
// SVD Line: 661

//  <item> SFDITEM_FIELD__ADC1_SQR1_SQ13
//    <name> SQ13 </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x4001202C) 13th conversion in regular  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR1 >> 0) & 0x1F), ((ADC1_SQR1 = (ADC1_SQR1 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_SQR1  -----------------------------------
// SVD Line: 624

//  <rtree> SFDITEM_REG__ADC1_SQR1
//    <name> SQR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001202C) regular sequence register 1 </i>
//    <loc> ( (unsigned int)((ADC1_SQR1 >> 0) & 0xFFFFFFFF), ((ADC1_SQR1 = (ADC1_SQR1 & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_SQR1_L </item>
//    <item> SFDITEM_FIELD__ADC1_SQR1_SQ16 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR1_SQ15 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR1_SQ14 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR1_SQ13 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_SQR2  --------------------------------
// SVD Line: 670

unsigned int ADC1_SQR2 __AT (0x40012030);



// -------------------------------  Field Item: ADC1_SQR2_SQ12  -----------------------------------
// SVD Line: 679

//  <item> SFDITEM_FIELD__ADC1_SQR2_SQ12
//    <name> SQ12 </name>
//    <rw> 
//    <i> [Bits 29..25] RW (@ 0x40012030) 12th conversion in regular  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR2 >> 25) & 0x1F), ((ADC1_SQR2 = (ADC1_SQR2 & ~(0x1FUL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_SQR2_SQ11  -----------------------------------
// SVD Line: 686

//  <item> SFDITEM_FIELD__ADC1_SQR2_SQ11
//    <name> SQ11 </name>
//    <rw> 
//    <i> [Bits 24..20] RW (@ 0x40012030) 11th conversion in regular  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR2 >> 20) & 0x1F), ((ADC1_SQR2 = (ADC1_SQR2 & ~(0x1FUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_SQR2_SQ10  -----------------------------------
// SVD Line: 693

//  <item> SFDITEM_FIELD__ADC1_SQR2_SQ10
//    <name> SQ10 </name>
//    <rw> 
//    <i> [Bits 19..15] RW (@ 0x40012030) 10th conversion in regular  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR2 >> 15) & 0x1F), ((ADC1_SQR2 = (ADC1_SQR2 & ~(0x1FUL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC1_SQR2_SQ9  -----------------------------------
// SVD Line: 700

//  <item> SFDITEM_FIELD__ADC1_SQR2_SQ9
//    <name> SQ9 </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x40012030) 9th conversion in regular  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR2 >> 10) & 0x1F), ((ADC1_SQR2 = (ADC1_SQR2 & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC1_SQR2_SQ8  -----------------------------------
// SVD Line: 707

//  <item> SFDITEM_FIELD__ADC1_SQR2_SQ8
//    <name> SQ8 </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x40012030) 8th conversion in regular  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR2 >> 5) & 0x1F), ((ADC1_SQR2 = (ADC1_SQR2 & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC1_SQR2_SQ7  -----------------------------------
// SVD Line: 714

//  <item> SFDITEM_FIELD__ADC1_SQR2_SQ7
//    <name> SQ7 </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40012030) 7th conversion in regular  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR2 >> 0) & 0x1F), ((ADC1_SQR2 = (ADC1_SQR2 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_SQR2  -----------------------------------
// SVD Line: 670

//  <rtree> SFDITEM_REG__ADC1_SQR2
//    <name> SQR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012030) regular sequence register 2 </i>
//    <loc> ( (unsigned int)((ADC1_SQR2 >> 0) & 0xFFFFFFFF), ((ADC1_SQR2 = (ADC1_SQR2 & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_SQR2_SQ12 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR2_SQ11 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR2_SQ10 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR2_SQ9 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR2_SQ8 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR2_SQ7 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_SQR3  --------------------------------
// SVD Line: 723

unsigned int ADC1_SQR3 __AT (0x40012034);



// --------------------------------  Field Item: ADC1_SQR3_SQ6  -----------------------------------
// SVD Line: 732

//  <item> SFDITEM_FIELD__ADC1_SQR3_SQ6
//    <name> SQ6 </name>
//    <rw> 
//    <i> [Bits 29..25] RW (@ 0x40012034) 6th conversion in regular  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR3 >> 25) & 0x1F), ((ADC1_SQR3 = (ADC1_SQR3 & ~(0x1FUL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC1_SQR3_SQ5  -----------------------------------
// SVD Line: 739

//  <item> SFDITEM_FIELD__ADC1_SQR3_SQ5
//    <name> SQ5 </name>
//    <rw> 
//    <i> [Bits 24..20] RW (@ 0x40012034) 5th conversion in regular  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR3 >> 20) & 0x1F), ((ADC1_SQR3 = (ADC1_SQR3 & ~(0x1FUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC1_SQR3_SQ4  -----------------------------------
// SVD Line: 746

//  <item> SFDITEM_FIELD__ADC1_SQR3_SQ4
//    <name> SQ4 </name>
//    <rw> 
//    <i> [Bits 19..15] RW (@ 0x40012034) 4th conversion in regular  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR3 >> 15) & 0x1F), ((ADC1_SQR3 = (ADC1_SQR3 & ~(0x1FUL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC1_SQR3_SQ3  -----------------------------------
// SVD Line: 753

//  <item> SFDITEM_FIELD__ADC1_SQR3_SQ3
//    <name> SQ3 </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x40012034) 3rd conversion in regular  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR3 >> 10) & 0x1F), ((ADC1_SQR3 = (ADC1_SQR3 & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC1_SQR3_SQ2  -----------------------------------
// SVD Line: 760

//  <item> SFDITEM_FIELD__ADC1_SQR3_SQ2
//    <name> SQ2 </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x40012034) 2nd conversion in regular  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR3 >> 5) & 0x1F), ((ADC1_SQR3 = (ADC1_SQR3 & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC1_SQR3_SQ1  -----------------------------------
// SVD Line: 767

//  <item> SFDITEM_FIELD__ADC1_SQR3_SQ1
//    <name> SQ1 </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40012034) 1st conversion in regular  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR3 >> 0) & 0x1F), ((ADC1_SQR3 = (ADC1_SQR3 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_SQR3  -----------------------------------
// SVD Line: 723

//  <rtree> SFDITEM_REG__ADC1_SQR3
//    <name> SQR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012034) regular sequence register 3 </i>
//    <loc> ( (unsigned int)((ADC1_SQR3 >> 0) & 0xFFFFFFFF), ((ADC1_SQR3 = (ADC1_SQR3 & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_SQR3_SQ6 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR3_SQ5 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR3_SQ4 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR3_SQ3 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR3_SQ2 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR3_SQ1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_JSQR  --------------------------------
// SVD Line: 776

unsigned int ADC1_JSQR __AT (0x40012038);



// --------------------------------  Field Item: ADC1_JSQR_JL  ------------------------------------
// SVD Line: 785

//  <item> SFDITEM_FIELD__ADC1_JSQR_JL
//    <name> JL </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40012038) Injected sequence length </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_JSQR >> 20) & 0x3), ((ADC1_JSQR = (ADC1_JSQR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_JSQR_JSQ4  -----------------------------------
// SVD Line: 791

//  <item> SFDITEM_FIELD__ADC1_JSQR_JSQ4
//    <name> JSQ4 </name>
//    <rw> 
//    <i> [Bits 19..15] RW (@ 0x40012038) 4th conversion in injected  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_JSQR >> 15) & 0x1F), ((ADC1_JSQR = (ADC1_JSQR & ~(0x1FUL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_JSQR_JSQ3  -----------------------------------
// SVD Line: 798

//  <item> SFDITEM_FIELD__ADC1_JSQR_JSQ3
//    <name> JSQ3 </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x40012038) 3rd conversion in injected  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_JSQR >> 10) & 0x1F), ((ADC1_JSQR = (ADC1_JSQR & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_JSQR_JSQ2  -----------------------------------
// SVD Line: 805

//  <item> SFDITEM_FIELD__ADC1_JSQR_JSQ2
//    <name> JSQ2 </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x40012038) 2nd conversion in injected  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_JSQR >> 5) & 0x1F), ((ADC1_JSQR = (ADC1_JSQR & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_JSQR_JSQ1  -----------------------------------
// SVD Line: 812

//  <item> SFDITEM_FIELD__ADC1_JSQR_JSQ1
//    <name> JSQ1 </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40012038) 1st conversion in injected  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_JSQR >> 0) & 0x1F), ((ADC1_JSQR = (ADC1_JSQR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_JSQR  -----------------------------------
// SVD Line: 776

//  <rtree> SFDITEM_REG__ADC1_JSQR
//    <name> JSQR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012038) injected sequence register </i>
//    <loc> ( (unsigned int)((ADC1_JSQR >> 0) & 0xFFFFFFFF), ((ADC1_JSQR = (ADC1_JSQR & ~(0x3FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_JSQR_JL </item>
//    <item> SFDITEM_FIELD__ADC1_JSQR_JSQ4 </item>
//    <item> SFDITEM_FIELD__ADC1_JSQR_JSQ3 </item>
//    <item> SFDITEM_FIELD__ADC1_JSQR_JSQ2 </item>
//    <item> SFDITEM_FIELD__ADC1_JSQR_JSQ1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_JDR1  --------------------------------
// SVD Line: 821

unsigned int ADC1_JDR1 __AT (0x4001203C);



// -------------------------------  Field Item: ADC1_JDR1_JDATA  ----------------------------------
// SVD Line: 830

//  <item> SFDITEM_FIELD__ADC1_JDR1_JDATA
//    <name> JDATA </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x4001203C) Injected data </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_JDR1 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_JDR1  -----------------------------------
// SVD Line: 821

//  <rtree> SFDITEM_REG__ADC1_JDR1
//    <name> JDR1 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4001203C) injected data register x </i>
//    <loc> ( (unsigned int)((ADC1_JDR1 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC1_JDR1_JDATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_JDR2  --------------------------------
// SVD Line: 838

unsigned int ADC1_JDR2 __AT (0x40012040);



// -------------------------------  Field Item: ADC1_JDR2_JDATA  ----------------------------------
// SVD Line: 847

//  <item> SFDITEM_FIELD__ADC1_JDR2_JDATA
//    <name> JDATA </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40012040) Injected data </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_JDR2 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_JDR2  -----------------------------------
// SVD Line: 838

//  <rtree> SFDITEM_REG__ADC1_JDR2
//    <name> JDR2 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40012040) injected data register x </i>
//    <loc> ( (unsigned int)((ADC1_JDR2 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC1_JDR2_JDATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_JDR3  --------------------------------
// SVD Line: 855

unsigned int ADC1_JDR3 __AT (0x40012044);



// -------------------------------  Field Item: ADC1_JDR3_JDATA  ----------------------------------
// SVD Line: 864

//  <item> SFDITEM_FIELD__ADC1_JDR3_JDATA
//    <name> JDATA </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40012044) Injected data </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_JDR3 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_JDR3  -----------------------------------
// SVD Line: 855

//  <rtree> SFDITEM_REG__ADC1_JDR3
//    <name> JDR3 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40012044) injected data register x </i>
//    <loc> ( (unsigned int)((ADC1_JDR3 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC1_JDR3_JDATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_JDR4  --------------------------------
// SVD Line: 872

unsigned int ADC1_JDR4 __AT (0x40012048);



// -------------------------------  Field Item: ADC1_JDR4_JDATA  ----------------------------------
// SVD Line: 881

//  <item> SFDITEM_FIELD__ADC1_JDR4_JDATA
//    <name> JDATA </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40012048) Injected data </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_JDR4 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_JDR4  -----------------------------------
// SVD Line: 872

//  <rtree> SFDITEM_REG__ADC1_JDR4
//    <name> JDR4 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40012048) injected data register x </i>
//    <loc> ( (unsigned int)((ADC1_JDR4 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC1_JDR4_JDATA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: ADC1_DR  ---------------------------------
// SVD Line: 889

unsigned int ADC1_DR __AT (0x4001204C);



// --------------------------------  Field Item: ADC1_DR_DATA  ------------------------------------
// SVD Line: 898

//  <item> SFDITEM_FIELD__ADC1_DR_DATA
//    <name> DATA </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x4001204C) Regular data </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_DR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: ADC1_DR  ------------------------------------
// SVD Line: 889

//  <rtree> SFDITEM_REG__ADC1_DR
//    <name> DR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4001204C) regular data register </i>
//    <loc> ( (unsigned int)((ADC1_DR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC1_DR_DATA </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: ADC1  -------------------------------------
// SVD Line: 213

//  <view> ADC1
//    <name> ADC1 </name>
//    <item> SFDITEM_REG__ADC1_SR </item>
//    <item> SFDITEM_REG__ADC1_CR1 </item>
//    <item> SFDITEM_REG__ADC1_CR2 </item>
//    <item> SFDITEM_REG__ADC1_SMPR1 </item>
//    <item> SFDITEM_REG__ADC1_SMPR2 </item>
//    <item> SFDITEM_REG__ADC1_JOFR1 </item>
//    <item> SFDITEM_REG__ADC1_JOFR2 </item>
//    <item> SFDITEM_REG__ADC1_JOFR3 </item>
//    <item> SFDITEM_REG__ADC1_JOFR4 </item>
//    <item> SFDITEM_REG__ADC1_HTR </item>
//    <item> SFDITEM_REG__ADC1_LTR </item>
//    <item> SFDITEM_REG__ADC1_SQR1 </item>
//    <item> SFDITEM_REG__ADC1_SQR2 </item>
//    <item> SFDITEM_REG__ADC1_SQR3 </item>
//    <item> SFDITEM_REG__ADC1_JSQR </item>
//    <item> SFDITEM_REG__ADC1_JDR1 </item>
//    <item> SFDITEM_REG__ADC1_JDR2 </item>
//    <item> SFDITEM_REG__ADC1_JDR3 </item>
//    <item> SFDITEM_REG__ADC1_JDR4 </item>
//    <item> SFDITEM_REG__ADC1_DR </item>
//  </view>
//  


// ------------------------------  Register Item Address: CRC_DR  ---------------------------------
// SVD Line: 919

unsigned int CRC_DR __AT (0x40023000);



// ----------------------------------  Field Item: CRC_DR_DR  -------------------------------------
// SVD Line: 928

//  <item> SFDITEM_FIELD__CRC_DR_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023000) Data Register </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRC_DR >> 0) & 0xFFFFFFFF), ((CRC_DR = (CRC_DR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: CRC_DR  -------------------------------------
// SVD Line: 919

//  <rtree> SFDITEM_REG__CRC_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023000) Data register </i>
//    <loc> ( (unsigned int)((CRC_DR >> 0) & 0xFFFFFFFF), ((CRC_DR = (CRC_DR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC_DR_DR </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: CRC_IDR  ---------------------------------
// SVD Line: 936

unsigned int CRC_IDR __AT (0x40023004);



// ---------------------------------  Field Item: CRC_IDR_IDR  ------------------------------------
// SVD Line: 945

//  <item> SFDITEM_FIELD__CRC_IDR_IDR
//    <name> IDR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40023004) Independent Data register </i>
//    <edit> 
//      <loc> ( (unsigned char)((CRC_IDR >> 0) & 0xFF), ((CRC_IDR = (CRC_IDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: CRC_IDR  ------------------------------------
// SVD Line: 936

//  <rtree> SFDITEM_REG__CRC_IDR
//    <name> IDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023004) Independent Data register </i>
//    <loc> ( (unsigned int)((CRC_IDR >> 0) & 0xFFFFFFFF), ((CRC_IDR = (CRC_IDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC_IDR_IDR </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: CRC_CR  ---------------------------------
// SVD Line: 953

unsigned int CRC_CR __AT (0x40023008);



// ----------------------------------  Field Item: CRC_CR_CR  -------------------------------------
// SVD Line: 962

//  <item> SFDITEM_FIELD__CRC_CR_CR
//    <name> CR </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40023008) Control regidter </i>
//    <check> 
//      <loc> ( (unsigned int) CRC_CR ) </loc>
//      <o.0..0> CR
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: CRC_CR  -------------------------------------
// SVD Line: 953

//  <rtree> SFDITEM_REG__CRC_CR
//    <name> CR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40023008) Control register </i>
//    <loc> ( (unsigned int)((CRC_CR >> 0) & 0xFFFFFFFF), ((CRC_CR = (CRC_CR & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC_CR_CR </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: CRC  --------------------------------------
// SVD Line: 908

//  <view> CRC
//    <name> CRC </name>
//    <item> SFDITEM_REG__CRC_DR </item>
//    <item> SFDITEM_REG__CRC_IDR </item>
//    <item> SFDITEM_REG__CRC_CR </item>
//  </view>
//  


// ------------------------  Register Item Address: DBG_DBGMCU_IDCODE  ----------------------------
// SVD Line: 983

unsigned int DBG_DBGMCU_IDCODE __AT (0xE0042000);



// --------------------------  Field Item: DBG_DBGMCU_IDCODE_DEV_ID  ------------------------------
// SVD Line: 992

//  <item> SFDITEM_FIELD__DBG_DBGMCU_IDCODE_DEV_ID
//    <name> DEV_ID </name>
//    <r> 
//    <i> [Bits 11..0] RO (@ 0xE0042000) DEV_ID </i>
//    <edit> 
//      <loc> ( (unsigned short)((DBG_DBGMCU_IDCODE >> 0) & 0xFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: DBG_DBGMCU_IDCODE_REV_ID  ------------------------------
// SVD Line: 998

//  <item> SFDITEM_FIELD__DBG_DBGMCU_IDCODE_REV_ID
//    <name> REV_ID </name>
//    <r> 
//    <i> [Bits 31..16] RO (@ 0xE0042000) REV_ID </i>
//    <edit> 
//      <loc> ( (unsigned short)((DBG_DBGMCU_IDCODE >> 16) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: DBG_DBGMCU_IDCODE  -------------------------------
// SVD Line: 983

//  <rtree> SFDITEM_REG__DBG_DBGMCU_IDCODE
//    <name> DBGMCU_IDCODE </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0xE0042000) IDCODE </i>
//    <loc> ( (unsigned int)((DBG_DBGMCU_IDCODE >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_IDCODE_DEV_ID </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_IDCODE_REV_ID </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DBG_DBGMCU_CR  ------------------------------
// SVD Line: 1006

unsigned int DBG_DBGMCU_CR __AT (0xE0042004);



// ---------------------------  Field Item: DBG_DBGMCU_CR_DBG_SLEEP  ------------------------------
// SVD Line: 1015

//  <item> SFDITEM_FIELD__DBG_DBGMCU_CR_DBG_SLEEP
//    <name> DBG_SLEEP </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0xE0042004) DBG_SLEEP </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_CR ) </loc>
//      <o.0..0> DBG_SLEEP
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DBG_DBGMCU_CR_DBG_STOP  -------------------------------
// SVD Line: 1021

//  <item> SFDITEM_FIELD__DBG_DBGMCU_CR_DBG_STOP
//    <name> DBG_STOP </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0xE0042004) DBG_STOP </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_CR ) </loc>
//      <o.1..1> DBG_STOP
//    </check>
//  </item>
//  


// --------------------------  Field Item: DBG_DBGMCU_CR_DBG_STANDBY  -----------------------------
// SVD Line: 1027

//  <item> SFDITEM_FIELD__DBG_DBGMCU_CR_DBG_STANDBY
//    <name> DBG_STANDBY </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0xE0042004) DBG_STANDBY </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_CR ) </loc>
//      <o.2..2> DBG_STANDBY
//    </check>
//  </item>
//  


// --------------------------  Field Item: DBG_DBGMCU_CR_TRACE_IOEN  ------------------------------
// SVD Line: 1033

//  <item> SFDITEM_FIELD__DBG_DBGMCU_CR_TRACE_IOEN
//    <name> TRACE_IOEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0xE0042004) TRACE_IOEN </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_CR ) </loc>
//      <o.5..5> TRACE_IOEN
//    </check>
//  </item>
//  


// --------------------------  Field Item: DBG_DBGMCU_CR_TRACE_MODE  ------------------------------
// SVD Line: 1039

//  <item> SFDITEM_FIELD__DBG_DBGMCU_CR_TRACE_MODE
//    <name> TRACE_MODE </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0xE0042004) TRACE_MODE </i>
//    <edit> 
//      <loc> ( (unsigned char)((DBG_DBGMCU_CR >> 6) & 0x3), ((DBG_DBGMCU_CR = (DBG_DBGMCU_CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: DBG_DBGMCU_CR  ---------------------------------
// SVD Line: 1006

//  <rtree> SFDITEM_REG__DBG_DBGMCU_CR
//    <name> DBGMCU_CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE0042004) Control Register </i>
//    <loc> ( (unsigned int)((DBG_DBGMCU_CR >> 0) & 0xFFFFFFFF), ((DBG_DBGMCU_CR = (DBG_DBGMCU_CR & ~(0xE7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xE7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_CR_DBG_SLEEP </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_CR_DBG_STOP </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_CR_DBG_STANDBY </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_CR_TRACE_IOEN </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_CR_TRACE_MODE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: DBG_DBGMCU_APB1_FZ  ---------------------------
// SVD Line: 1047

unsigned int DBG_DBGMCU_APB1_FZ __AT (0xE0042008);



// ----------------------  Field Item: DBG_DBGMCU_APB1_FZ_DBG_TIM2_STOP  --------------------------
// SVD Line: 1056

//  <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_TIM2_STOP
//    <name> DBG_TIM2_STOP </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0xE0042008) DBG_TIM2_STOP </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_APB1_FZ ) </loc>
//      <o.0..0> DBG_TIM2_STOP
//    </check>
//  </item>
//  


// ----------------------  Field Item: DBG_DBGMCU_APB1_FZ_DBG_TIM3_STOP  --------------------------
// SVD Line: 1062

//  <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_TIM3_STOP
//    <name> DBG_TIM3_STOP </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0xE0042008) DBG_TIM3 _STOP </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_APB1_FZ ) </loc>
//      <o.1..1> DBG_TIM3_STOP
//    </check>
//  </item>
//  


// ----------------------  Field Item: DBG_DBGMCU_APB1_FZ_DBG_TIM4_STOP  --------------------------
// SVD Line: 1068

//  <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_TIM4_STOP
//    <name> DBG_TIM4_STOP </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0xE0042008) DBG_TIM4_STOP </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_APB1_FZ ) </loc>
//      <o.2..2> DBG_TIM4_STOP
//    </check>
//  </item>
//  


// ----------------------  Field Item: DBG_DBGMCU_APB1_FZ_DBG_TIM5_STOP  --------------------------
// SVD Line: 1074

//  <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_TIM5_STOP
//    <name> DBG_TIM5_STOP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0xE0042008) DBG_TIM5_STOP </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_APB1_FZ ) </loc>
//      <o.3..3> DBG_TIM5_STOP
//    </check>
//  </item>
//  


// -----------------------  Field Item: DBG_DBGMCU_APB1_FZ_DBG_RTC_Stop  --------------------------
// SVD Line: 1080

//  <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_RTC_Stop
//    <name> DBG_RTC_Stop </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0xE0042008) RTC stopped when Core is  halted </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_APB1_FZ ) </loc>
//      <o.10..10> DBG_RTC_Stop
//    </check>
//  </item>
//  


// ----------------------  Field Item: DBG_DBGMCU_APB1_FZ_DBG_WWDG_STOP  --------------------------
// SVD Line: 1087

//  <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_WWDG_STOP
//    <name> DBG_WWDG_STOP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0xE0042008) DBG_WWDG_STOP </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_APB1_FZ ) </loc>
//      <o.11..11> DBG_WWDG_STOP
//    </check>
//  </item>
//  


// ----------------------  Field Item: DBG_DBGMCU_APB1_FZ_DBG_IWDEG_STOP  -------------------------
// SVD Line: 1093

//  <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_IWDEG_STOP
//    <name> DBG_IWDEG_STOP </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0xE0042008) DBG_IWDEG_STOP </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_APB1_FZ ) </loc>
//      <o.12..12> DBG_IWDEG_STOP
//    </check>
//  </item>
//  


// ------------------  Field Item: DBG_DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT  ---------------------
// SVD Line: 1099

//  <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
//    <name> DBG_I2C1_SMBUS_TIMEOUT </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0xE0042008) DBG_J2C1_SMBUS_TIMEOUT </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_APB1_FZ ) </loc>
//      <o.21..21> DBG_I2C1_SMBUS_TIMEOUT
//    </check>
//  </item>
//  


// ------------------  Field Item: DBG_DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT  ---------------------
// SVD Line: 1105

//  <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
//    <name> DBG_I2C2_SMBUS_TIMEOUT </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0xE0042008) DBG_J2C2_SMBUS_TIMEOUT </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_APB1_FZ ) </loc>
//      <o.22..22> DBG_I2C2_SMBUS_TIMEOUT
//    </check>
//  </item>
//  


// ------------------  Field Item: DBG_DBGMCU_APB1_FZ_DBG_I2C3SMBUS_TIMEOUT  ----------------------
// SVD Line: 1111

//  <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_I2C3SMBUS_TIMEOUT
//    <name> DBG_I2C3SMBUS_TIMEOUT </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0xE0042008) DBG_J2C3SMBUS_TIMEOUT </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_APB1_FZ ) </loc>
//      <o.23..23> DBG_I2C3SMBUS_TIMEOUT
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: DBG_DBGMCU_APB1_FZ  -------------------------------
// SVD Line: 1047

//  <rtree> SFDITEM_REG__DBG_DBGMCU_APB1_FZ
//    <name> DBGMCU_APB1_FZ </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE0042008) Debug MCU APB1 Freeze registe </i>
//    <loc> ( (unsigned int)((DBG_DBGMCU_APB1_FZ >> 0) & 0xFFFFFFFF), ((DBG_DBGMCU_APB1_FZ = (DBG_DBGMCU_APB1_FZ & ~(0xE01C0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xE01C0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_TIM2_STOP </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_TIM3_STOP </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_TIM4_STOP </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_TIM5_STOP </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_RTC_Stop </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_WWDG_STOP </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_IWDEG_STOP </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_I2C3SMBUS_TIMEOUT </item>
//  </rtree>
//  


// ------------------------  Register Item Address: DBG_DBGMCU_APB2_FZ  ---------------------------
// SVD Line: 1119

unsigned int DBG_DBGMCU_APB2_FZ __AT (0xE004200C);



// ----------------------  Field Item: DBG_DBGMCU_APB2_FZ_DBG_TIM1_STOP  --------------------------
// SVD Line: 1128

//  <item> SFDITEM_FIELD__DBG_DBGMCU_APB2_FZ_DBG_TIM1_STOP
//    <name> DBG_TIM1_STOP </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0xE004200C) TIM1 counter stopped when core is  halted </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_APB2_FZ ) </loc>
//      <o.0..0> DBG_TIM1_STOP
//    </check>
//  </item>
//  


// ----------------------  Field Item: DBG_DBGMCU_APB2_FZ_DBG_TIM9_STOP  --------------------------
// SVD Line: 1135

//  <item> SFDITEM_FIELD__DBG_DBGMCU_APB2_FZ_DBG_TIM9_STOP
//    <name> DBG_TIM9_STOP </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0xE004200C) TIM9 counter stopped when core is  halted </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_APB2_FZ ) </loc>
//      <o.16..16> DBG_TIM9_STOP
//    </check>
//  </item>
//  


// ----------------------  Field Item: DBG_DBGMCU_APB2_FZ_DBG_TIM10_STOP  -------------------------
// SVD Line: 1142

//  <item> SFDITEM_FIELD__DBG_DBGMCU_APB2_FZ_DBG_TIM10_STOP
//    <name> DBG_TIM10_STOP </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0xE004200C) TIM10 counter stopped when core is  halted </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_APB2_FZ ) </loc>
//      <o.17..17> DBG_TIM10_STOP
//    </check>
//  </item>
//  


// ----------------------  Field Item: DBG_DBGMCU_APB2_FZ_DBG_TIM11_STOP  -------------------------
// SVD Line: 1149

//  <item> SFDITEM_FIELD__DBG_DBGMCU_APB2_FZ_DBG_TIM11_STOP
//    <name> DBG_TIM11_STOP </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0xE004200C) TIM11 counter stopped when core is  halted </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_APB2_FZ ) </loc>
//      <o.18..18> DBG_TIM11_STOP
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: DBG_DBGMCU_APB2_FZ  -------------------------------
// SVD Line: 1119

//  <rtree> SFDITEM_REG__DBG_DBGMCU_APB2_FZ
//    <name> DBGMCU_APB2_FZ </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE004200C) Debug MCU APB2 Freeze registe </i>
//    <loc> ( (unsigned int)((DBG_DBGMCU_APB2_FZ >> 0) & 0xFFFFFFFF), ((DBG_DBGMCU_APB2_FZ = (DBG_DBGMCU_APB2_FZ & ~(0x70001UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x70001) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_APB2_FZ_DBG_TIM1_STOP </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_APB2_FZ_DBG_TIM9_STOP </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_APB2_FZ_DBG_TIM10_STOP </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_APB2_FZ_DBG_TIM11_STOP </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: DBG  --------------------------------------
// SVD Line: 972

//  <view> DBG
//    <name> DBG </name>
//    <item> SFDITEM_REG__DBG_DBGMCU_IDCODE </item>
//    <item> SFDITEM_REG__DBG_DBGMCU_CR </item>
//    <item> SFDITEM_REG__DBG_DBGMCU_APB1_FZ </item>
//    <item> SFDITEM_REG__DBG_DBGMCU_APB2_FZ </item>
//  </view>
//  


// -----------------------------  Register Item Address: EXTI_IMR  --------------------------------
// SVD Line: 1213

unsigned int EXTI_IMR __AT (0x40013C00);



// --------------------------------  Field Item: EXTI_IMR_MR0  ------------------------------------
// SVD Line: 1223

//  <item> SFDITEM_FIELD__EXTI_IMR_MR0
//    <name> MR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40013C00) Interrupt Mask on line 0 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.0..0> MR0
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR1  ------------------------------------
// SVD Line: 1229

//  <item> SFDITEM_FIELD__EXTI_IMR_MR1
//    <name> MR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40013C00) Interrupt Mask on line 1 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.1..1> MR1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR2  ------------------------------------
// SVD Line: 1235

//  <item> SFDITEM_FIELD__EXTI_IMR_MR2
//    <name> MR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40013C00) Interrupt Mask on line 2 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.2..2> MR2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR3  ------------------------------------
// SVD Line: 1241

//  <item> SFDITEM_FIELD__EXTI_IMR_MR3
//    <name> MR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40013C00) Interrupt Mask on line 3 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.3..3> MR3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR4  ------------------------------------
// SVD Line: 1247

//  <item> SFDITEM_FIELD__EXTI_IMR_MR4
//    <name> MR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40013C00) Interrupt Mask on line 4 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.4..4> MR4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR5  ------------------------------------
// SVD Line: 1253

//  <item> SFDITEM_FIELD__EXTI_IMR_MR5
//    <name> MR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40013C00) Interrupt Mask on line 5 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.5..5> MR5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR6  ------------------------------------
// SVD Line: 1259

//  <item> SFDITEM_FIELD__EXTI_IMR_MR6
//    <name> MR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40013C00) Interrupt Mask on line 6 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.6..6> MR6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR7  ------------------------------------
// SVD Line: 1265

//  <item> SFDITEM_FIELD__EXTI_IMR_MR7
//    <name> MR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40013C00) Interrupt Mask on line 7 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.7..7> MR7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR8  ------------------------------------
// SVD Line: 1271

//  <item> SFDITEM_FIELD__EXTI_IMR_MR8
//    <name> MR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40013C00) Interrupt Mask on line 8 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.8..8> MR8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR9  ------------------------------------
// SVD Line: 1277

//  <item> SFDITEM_FIELD__EXTI_IMR_MR9
//    <name> MR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40013C00) Interrupt Mask on line 9 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.9..9> MR9
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR10  -----------------------------------
// SVD Line: 1283

//  <item> SFDITEM_FIELD__EXTI_IMR_MR10
//    <name> MR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40013C00) Interrupt Mask on line 10 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.10..10> MR10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR11  -----------------------------------
// SVD Line: 1289

//  <item> SFDITEM_FIELD__EXTI_IMR_MR11
//    <name> MR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40013C00) Interrupt Mask on line 11 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.11..11> MR11
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR12  -----------------------------------
// SVD Line: 1295

//  <item> SFDITEM_FIELD__EXTI_IMR_MR12
//    <name> MR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40013C00) Interrupt Mask on line 12 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.12..12> MR12
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR13  -----------------------------------
// SVD Line: 1301

//  <item> SFDITEM_FIELD__EXTI_IMR_MR13
//    <name> MR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40013C00) Interrupt Mask on line 13 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.13..13> MR13
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR14  -----------------------------------
// SVD Line: 1307

//  <item> SFDITEM_FIELD__EXTI_IMR_MR14
//    <name> MR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40013C00) Interrupt Mask on line 14 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.14..14> MR14
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR15  -----------------------------------
// SVD Line: 1313

//  <item> SFDITEM_FIELD__EXTI_IMR_MR15
//    <name> MR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40013C00) Interrupt Mask on line 15 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.15..15> MR15
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR16  -----------------------------------
// SVD Line: 1319

//  <item> SFDITEM_FIELD__EXTI_IMR_MR16
//    <name> MR16 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40013C00) Interrupt Mask on line 16 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.16..16> MR16
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR17  -----------------------------------
// SVD Line: 1325

//  <item> SFDITEM_FIELD__EXTI_IMR_MR17
//    <name> MR17 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40013C00) Interrupt Mask on line 17 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.17..17> MR17
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR18  -----------------------------------
// SVD Line: 1331

//  <item> SFDITEM_FIELD__EXTI_IMR_MR18
//    <name> MR18 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40013C00) Interrupt Mask on line 18 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.18..18> MR18
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR19  -----------------------------------
// SVD Line: 1337

//  <item> SFDITEM_FIELD__EXTI_IMR_MR19
//    <name> MR19 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40013C00) Interrupt Mask on line 19 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.19..19> MR19
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR20  -----------------------------------
// SVD Line: 1343

//  <item> SFDITEM_FIELD__EXTI_IMR_MR20
//    <name> MR20 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40013C00) Interrupt Mask on line 20 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.20..20> MR20
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR21  -----------------------------------
// SVD Line: 1349

//  <item> SFDITEM_FIELD__EXTI_IMR_MR21
//    <name> MR21 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40013C00) Interrupt Mask on line 21 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.21..21> MR21
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR22  -----------------------------------
// SVD Line: 1355

//  <item> SFDITEM_FIELD__EXTI_IMR_MR22
//    <name> MR22 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40013C00) Interrupt Mask on line 22 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.22..22> MR22
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: EXTI_IMR  ------------------------------------
// SVD Line: 1213

//  <rtree> SFDITEM_REG__EXTI_IMR
//    <name> IMR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013C00) Interrupt mask register  (EXTI_IMR) </i>
//    <loc> ( (unsigned int)((EXTI_IMR >> 0) & 0xFFFFFFFF), ((EXTI_IMR = (EXTI_IMR & ~(0x7FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR0 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR1 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR2 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR3 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR4 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR5 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR6 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR7 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR8 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR9 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR10 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR11 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR12 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR13 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR14 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR15 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR16 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR17 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR18 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR19 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR20 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR21 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR22 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: EXTI_EMR  --------------------------------
// SVD Line: 1363

unsigned int EXTI_EMR __AT (0x40013C04);



// --------------------------------  Field Item: EXTI_EMR_MR0  ------------------------------------
// SVD Line: 1372

//  <item> SFDITEM_FIELD__EXTI_EMR_MR0
//    <name> MR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40013C04) Event Mask on line 0 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.0..0> MR0
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR1  ------------------------------------
// SVD Line: 1378

//  <item> SFDITEM_FIELD__EXTI_EMR_MR1
//    <name> MR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40013C04) Event Mask on line 1 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.1..1> MR1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR2  ------------------------------------
// SVD Line: 1384

//  <item> SFDITEM_FIELD__EXTI_EMR_MR2
//    <name> MR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40013C04) Event Mask on line 2 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.2..2> MR2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR3  ------------------------------------
// SVD Line: 1390

//  <item> SFDITEM_FIELD__EXTI_EMR_MR3
//    <name> MR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40013C04) Event Mask on line 3 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.3..3> MR3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR4  ------------------------------------
// SVD Line: 1396

//  <item> SFDITEM_FIELD__EXTI_EMR_MR4
//    <name> MR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40013C04) Event Mask on line 4 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.4..4> MR4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR5  ------------------------------------
// SVD Line: 1402

//  <item> SFDITEM_FIELD__EXTI_EMR_MR5
//    <name> MR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40013C04) Event Mask on line 5 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.5..5> MR5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR6  ------------------------------------
// SVD Line: 1408

//  <item> SFDITEM_FIELD__EXTI_EMR_MR6
//    <name> MR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40013C04) Event Mask on line 6 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.6..6> MR6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR7  ------------------------------------
// SVD Line: 1414

//  <item> SFDITEM_FIELD__EXTI_EMR_MR7
//    <name> MR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40013C04) Event Mask on line 7 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.7..7> MR7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR8  ------------------------------------
// SVD Line: 1420

//  <item> SFDITEM_FIELD__EXTI_EMR_MR8
//    <name> MR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40013C04) Event Mask on line 8 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.8..8> MR8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR9  ------------------------------------
// SVD Line: 1426

//  <item> SFDITEM_FIELD__EXTI_EMR_MR9
//    <name> MR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40013C04) Event Mask on line 9 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.9..9> MR9
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR10  -----------------------------------
// SVD Line: 1432

//  <item> SFDITEM_FIELD__EXTI_EMR_MR10
//    <name> MR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40013C04) Event Mask on line 10 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.10..10> MR10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR11  -----------------------------------
// SVD Line: 1438

//  <item> SFDITEM_FIELD__EXTI_EMR_MR11
//    <name> MR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40013C04) Event Mask on line 11 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.11..11> MR11
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR12  -----------------------------------
// SVD Line: 1444

//  <item> SFDITEM_FIELD__EXTI_EMR_MR12
//    <name> MR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40013C04) Event Mask on line 12 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.12..12> MR12
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR13  -----------------------------------
// SVD Line: 1450

//  <item> SFDITEM_FIELD__EXTI_EMR_MR13
//    <name> MR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40013C04) Event Mask on line 13 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.13..13> MR13
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR14  -----------------------------------
// SVD Line: 1456

//  <item> SFDITEM_FIELD__EXTI_EMR_MR14
//    <name> MR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40013C04) Event Mask on line 14 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.14..14> MR14
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR15  -----------------------------------
// SVD Line: 1462

//  <item> SFDITEM_FIELD__EXTI_EMR_MR15
//    <name> MR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40013C04) Event Mask on line 15 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.15..15> MR15
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR16  -----------------------------------
// SVD Line: 1468

//  <item> SFDITEM_FIELD__EXTI_EMR_MR16
//    <name> MR16 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40013C04) Event Mask on line 16 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.16..16> MR16
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR17  -----------------------------------
// SVD Line: 1474

//  <item> SFDITEM_FIELD__EXTI_EMR_MR17
//    <name> MR17 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40013C04) Event Mask on line 17 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.17..17> MR17
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR18  -----------------------------------
// SVD Line: 1480

//  <item> SFDITEM_FIELD__EXTI_EMR_MR18
//    <name> MR18 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40013C04) Event Mask on line 18 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.18..18> MR18
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR19  -----------------------------------
// SVD Line: 1486

//  <item> SFDITEM_FIELD__EXTI_EMR_MR19
//    <name> MR19 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40013C04) Event Mask on line 19 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.19..19> MR19
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR20  -----------------------------------
// SVD Line: 1492

//  <item> SFDITEM_FIELD__EXTI_EMR_MR20
//    <name> MR20 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40013C04) Event Mask on line 20 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.20..20> MR20
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR21  -----------------------------------
// SVD Line: 1498

//  <item> SFDITEM_FIELD__EXTI_EMR_MR21
//    <name> MR21 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40013C04) Event Mask on line 21 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.21..21> MR21
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR22  -----------------------------------
// SVD Line: 1504

//  <item> SFDITEM_FIELD__EXTI_EMR_MR22
//    <name> MR22 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40013C04) Event Mask on line 22 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.22..22> MR22
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: EXTI_EMR  ------------------------------------
// SVD Line: 1363

//  <rtree> SFDITEM_REG__EXTI_EMR
//    <name> EMR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013C04) Event mask register (EXTI_EMR) </i>
//    <loc> ( (unsigned int)((EXTI_EMR >> 0) & 0xFFFFFFFF), ((EXTI_EMR = (EXTI_EMR & ~(0x7FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR0 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR1 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR2 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR3 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR4 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR5 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR6 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR7 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR8 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR9 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR10 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR11 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR12 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR13 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR14 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR15 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR16 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR17 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR18 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR19 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR20 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR21 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR22 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: EXTI_RTSR  --------------------------------
// SVD Line: 1512

unsigned int EXTI_RTSR __AT (0x40013C08);



// --------------------------------  Field Item: EXTI_RTSR_TR0  -----------------------------------
// SVD Line: 1522

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR0
//    <name> TR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40013C08) Rising trigger event configuration of  line 0 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.0..0> TR0
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_RTSR_TR1  -----------------------------------
// SVD Line: 1529

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR1
//    <name> TR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40013C08) Rising trigger event configuration of  line 1 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.1..1> TR1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_RTSR_TR2  -----------------------------------
// SVD Line: 1536

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR2
//    <name> TR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40013C08) Rising trigger event configuration of  line 2 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.2..2> TR2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_RTSR_TR3  -----------------------------------
// SVD Line: 1543

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR3
//    <name> TR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40013C08) Rising trigger event configuration of  line 3 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.3..3> TR3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_RTSR_TR4  -----------------------------------
// SVD Line: 1550

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR4
//    <name> TR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40013C08) Rising trigger event configuration of  line 4 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.4..4> TR4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_RTSR_TR5  -----------------------------------
// SVD Line: 1557

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR5
//    <name> TR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40013C08) Rising trigger event configuration of  line 5 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.5..5> TR5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_RTSR_TR6  -----------------------------------
// SVD Line: 1564

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR6
//    <name> TR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40013C08) Rising trigger event configuration of  line 6 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.6..6> TR6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_RTSR_TR7  -----------------------------------
// SVD Line: 1571

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR7
//    <name> TR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40013C08) Rising trigger event configuration of  line 7 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.7..7> TR7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_RTSR_TR8  -----------------------------------
// SVD Line: 1578

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR8
//    <name> TR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40013C08) Rising trigger event configuration of  line 8 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.8..8> TR8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_RTSR_TR9  -----------------------------------
// SVD Line: 1585

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR9
//    <name> TR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40013C08) Rising trigger event configuration of  line 9 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.9..9> TR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR_TR10  -----------------------------------
// SVD Line: 1592

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR10
//    <name> TR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40013C08) Rising trigger event configuration of  line 10 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.10..10> TR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR_TR11  -----------------------------------
// SVD Line: 1599

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR11
//    <name> TR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40013C08) Rising trigger event configuration of  line 11 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.11..11> TR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR_TR12  -----------------------------------
// SVD Line: 1606

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR12
//    <name> TR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40013C08) Rising trigger event configuration of  line 12 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.12..12> TR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR_TR13  -----------------------------------
// SVD Line: 1613

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR13
//    <name> TR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40013C08) Rising trigger event configuration of  line 13 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.13..13> TR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR_TR14  -----------------------------------
// SVD Line: 1620

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR14
//    <name> TR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40013C08) Rising trigger event configuration of  line 14 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.14..14> TR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR_TR15  -----------------------------------
// SVD Line: 1627

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR15
//    <name> TR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40013C08) Rising trigger event configuration of  line 15 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.15..15> TR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR_TR16  -----------------------------------
// SVD Line: 1634

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR16
//    <name> TR16 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40013C08) Rising trigger event configuration of  line 16 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.16..16> TR16
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR_TR17  -----------------------------------
// SVD Line: 1641

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR17
//    <name> TR17 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40013C08) Rising trigger event configuration of  line 17 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.17..17> TR17
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR_TR18  -----------------------------------
// SVD Line: 1648

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR18
//    <name> TR18 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40013C08) Rising trigger event configuration of  line 18 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.18..18> TR18
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR_TR19  -----------------------------------
// SVD Line: 1655

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR19
//    <name> TR19 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40013C08) Rising trigger event configuration of  line 19 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.19..19> TR19
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR_TR20  -----------------------------------
// SVD Line: 1662

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR20
//    <name> TR20 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40013C08) Rising trigger event configuration of  line 20 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.20..20> TR20
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR_TR21  -----------------------------------
// SVD Line: 1669

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR21
//    <name> TR21 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40013C08) Rising trigger event configuration of  line 21 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.21..21> TR21
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR_TR22  -----------------------------------
// SVD Line: 1676

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR22
//    <name> TR22 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40013C08) Rising trigger event configuration of  line 22 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.22..22> TR22
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: EXTI_RTSR  -----------------------------------
// SVD Line: 1512

//  <rtree> SFDITEM_REG__EXTI_RTSR
//    <name> RTSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013C08) Rising Trigger selection register  (EXTI_RTSR) </i>
//    <loc> ( (unsigned int)((EXTI_RTSR >> 0) & 0xFFFFFFFF), ((EXTI_RTSR = (EXTI_RTSR & ~(0x7FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR0 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR1 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR2 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR3 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR4 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR5 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR6 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR7 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR8 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR9 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR10 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR11 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR12 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR13 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR14 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR15 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR16 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR17 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR18 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR19 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR20 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR21 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR22 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: EXTI_FTSR  --------------------------------
// SVD Line: 1685

unsigned int EXTI_FTSR __AT (0x40013C0C);



// --------------------------------  Field Item: EXTI_FTSR_TR0  -----------------------------------
// SVD Line: 1695

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR0
//    <name> TR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40013C0C) Falling trigger event configuration of  line 0 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.0..0> TR0
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_FTSR_TR1  -----------------------------------
// SVD Line: 1702

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR1
//    <name> TR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40013C0C) Falling trigger event configuration of  line 1 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.1..1> TR1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_FTSR_TR2  -----------------------------------
// SVD Line: 1709

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR2
//    <name> TR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40013C0C) Falling trigger event configuration of  line 2 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.2..2> TR2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_FTSR_TR3  -----------------------------------
// SVD Line: 1716

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR3
//    <name> TR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40013C0C) Falling trigger event configuration of  line 3 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.3..3> TR3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_FTSR_TR4  -----------------------------------
// SVD Line: 1723

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR4
//    <name> TR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40013C0C) Falling trigger event configuration of  line 4 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.4..4> TR4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_FTSR_TR5  -----------------------------------
// SVD Line: 1730

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR5
//    <name> TR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40013C0C) Falling trigger event configuration of  line 5 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.5..5> TR5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_FTSR_TR6  -----------------------------------
// SVD Line: 1737

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR6
//    <name> TR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40013C0C) Falling trigger event configuration of  line 6 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.6..6> TR6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_FTSR_TR7  -----------------------------------
// SVD Line: 1744

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR7
//    <name> TR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40013C0C) Falling trigger event configuration of  line 7 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.7..7> TR7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_FTSR_TR8  -----------------------------------
// SVD Line: 1751

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR8
//    <name> TR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40013C0C) Falling trigger event configuration of  line 8 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.8..8> TR8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_FTSR_TR9  -----------------------------------
// SVD Line: 1758

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR9
//    <name> TR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40013C0C) Falling trigger event configuration of  line 9 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.9..9> TR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR_TR10  -----------------------------------
// SVD Line: 1765

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR10
//    <name> TR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40013C0C) Falling trigger event configuration of  line 10 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.10..10> TR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR_TR11  -----------------------------------
// SVD Line: 1772

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR11
//    <name> TR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40013C0C) Falling trigger event configuration of  line 11 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.11..11> TR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR_TR12  -----------------------------------
// SVD Line: 1779

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR12
//    <name> TR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40013C0C) Falling trigger event configuration of  line 12 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.12..12> TR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR_TR13  -----------------------------------
// SVD Line: 1786

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR13
//    <name> TR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40013C0C) Falling trigger event configuration of  line 13 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.13..13> TR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR_TR14  -----------------------------------
// SVD Line: 1793

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR14
//    <name> TR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40013C0C) Falling trigger event configuration of  line 14 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.14..14> TR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR_TR15  -----------------------------------
// SVD Line: 1800

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR15
//    <name> TR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40013C0C) Falling trigger event configuration of  line 15 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.15..15> TR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR_TR16  -----------------------------------
// SVD Line: 1807

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR16
//    <name> TR16 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40013C0C) Falling trigger event configuration of  line 16 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.16..16> TR16
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR_TR17  -----------------------------------
// SVD Line: 1814

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR17
//    <name> TR17 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40013C0C) Falling trigger event configuration of  line 17 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.17..17> TR17
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR_TR18  -----------------------------------
// SVD Line: 1821

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR18
//    <name> TR18 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40013C0C) Falling trigger event configuration of  line 18 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.18..18> TR18
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR_TR19  -----------------------------------
// SVD Line: 1828

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR19
//    <name> TR19 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40013C0C) Falling trigger event configuration of  line 19 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.19..19> TR19
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR_TR20  -----------------------------------
// SVD Line: 1835

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR20
//    <name> TR20 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40013C0C) Falling trigger event configuration of  line 20 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.20..20> TR20
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR_TR21  -----------------------------------
// SVD Line: 1842

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR21
//    <name> TR21 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40013C0C) Falling trigger event configuration of  line 21 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.21..21> TR21
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR_TR22  -----------------------------------
// SVD Line: 1849

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR22
//    <name> TR22 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40013C0C) Falling trigger event configuration of  line 22 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.22..22> TR22
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: EXTI_FTSR  -----------------------------------
// SVD Line: 1685

//  <rtree> SFDITEM_REG__EXTI_FTSR
//    <name> FTSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013C0C) Falling Trigger selection register  (EXTI_FTSR) </i>
//    <loc> ( (unsigned int)((EXTI_FTSR >> 0) & 0xFFFFFFFF), ((EXTI_FTSR = (EXTI_FTSR & ~(0x7FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR0 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR1 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR2 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR3 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR4 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR5 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR6 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR7 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR8 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR9 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR10 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR11 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR12 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR13 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR14 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR15 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR16 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR17 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR18 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR19 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR20 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR21 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR22 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: EXTI_SWIER  -------------------------------
// SVD Line: 1858

unsigned int EXTI_SWIER __AT (0x40013C10);



// ------------------------------  Field Item: EXTI_SWIER_SWIER0  ---------------------------------
// SVD Line: 1868

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER0
//    <name> SWIER0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40013C10) Software Interrupt on line  0 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.0..0> SWIER0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: EXTI_SWIER_SWIER1  ---------------------------------
// SVD Line: 1875

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER1
//    <name> SWIER1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40013C10) Software Interrupt on line  1 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.1..1> SWIER1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: EXTI_SWIER_SWIER2  ---------------------------------
// SVD Line: 1882

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER2
//    <name> SWIER2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40013C10) Software Interrupt on line  2 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.2..2> SWIER2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: EXTI_SWIER_SWIER3  ---------------------------------
// SVD Line: 1889

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER3
//    <name> SWIER3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40013C10) Software Interrupt on line  3 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.3..3> SWIER3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: EXTI_SWIER_SWIER4  ---------------------------------
// SVD Line: 1896

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER4
//    <name> SWIER4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40013C10) Software Interrupt on line  4 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.4..4> SWIER4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: EXTI_SWIER_SWIER5  ---------------------------------
// SVD Line: 1903

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER5
//    <name> SWIER5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40013C10) Software Interrupt on line  5 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.5..5> SWIER5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: EXTI_SWIER_SWIER6  ---------------------------------
// SVD Line: 1910

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER6
//    <name> SWIER6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40013C10) Software Interrupt on line  6 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.6..6> SWIER6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: EXTI_SWIER_SWIER7  ---------------------------------
// SVD Line: 1917

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER7
//    <name> SWIER7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40013C10) Software Interrupt on line  7 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.7..7> SWIER7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: EXTI_SWIER_SWIER8  ---------------------------------
// SVD Line: 1924

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER8
//    <name> SWIER8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40013C10) Software Interrupt on line  8 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.8..8> SWIER8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: EXTI_SWIER_SWIER9  ---------------------------------
// SVD Line: 1931

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER9
//    <name> SWIER9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40013C10) Software Interrupt on line  9 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.9..9> SWIER9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER_SWIER10  ---------------------------------
// SVD Line: 1938

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER10
//    <name> SWIER10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40013C10) Software Interrupt on line  10 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.10..10> SWIER10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER_SWIER11  ---------------------------------
// SVD Line: 1945

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER11
//    <name> SWIER11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40013C10) Software Interrupt on line  11 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.11..11> SWIER11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER_SWIER12  ---------------------------------
// SVD Line: 1952

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER12
//    <name> SWIER12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40013C10) Software Interrupt on line  12 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.12..12> SWIER12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER_SWIER13  ---------------------------------
// SVD Line: 1959

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER13
//    <name> SWIER13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40013C10) Software Interrupt on line  13 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.13..13> SWIER13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER_SWIER14  ---------------------------------
// SVD Line: 1966

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER14
//    <name> SWIER14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40013C10) Software Interrupt on line  14 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.14..14> SWIER14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER_SWIER15  ---------------------------------
// SVD Line: 1973

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER15
//    <name> SWIER15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40013C10) Software Interrupt on line  15 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.15..15> SWIER15
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER_SWIER16  ---------------------------------
// SVD Line: 1980

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER16
//    <name> SWIER16 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40013C10) Software Interrupt on line  16 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.16..16> SWIER16
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER_SWIER17  ---------------------------------
// SVD Line: 1987

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER17
//    <name> SWIER17 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40013C10) Software Interrupt on line  17 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.17..17> SWIER17
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER_SWIER18  ---------------------------------
// SVD Line: 1994

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER18
//    <name> SWIER18 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40013C10) Software Interrupt on line  18 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.18..18> SWIER18
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER_SWIER19  ---------------------------------
// SVD Line: 2001

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER19
//    <name> SWIER19 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40013C10) Software Interrupt on line  19 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.19..19> SWIER19
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER_SWIER20  ---------------------------------
// SVD Line: 2008

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER20
//    <name> SWIER20 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40013C10) Software Interrupt on line  20 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.20..20> SWIER20
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER_SWIER21  ---------------------------------
// SVD Line: 2015

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER21
//    <name> SWIER21 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40013C10) Software Interrupt on line  21 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.21..21> SWIER21
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER_SWIER22  ---------------------------------
// SVD Line: 2022

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER22
//    <name> SWIER22 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40013C10) Software Interrupt on line  22 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.22..22> SWIER22
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: EXTI_SWIER  -----------------------------------
// SVD Line: 1858

//  <rtree> SFDITEM_REG__EXTI_SWIER
//    <name> SWIER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013C10) Software interrupt event register  (EXTI_SWIER) </i>
//    <loc> ( (unsigned int)((EXTI_SWIER >> 0) & 0xFFFFFFFF), ((EXTI_SWIER = (EXTI_SWIER & ~(0x7FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER0 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER1 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER2 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER3 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER4 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER5 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER6 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER7 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER8 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER9 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER10 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER11 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER12 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER13 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER14 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER15 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER16 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER17 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER18 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER19 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER20 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER21 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER22 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: EXTI_PR  ---------------------------------
// SVD Line: 2031

unsigned int EXTI_PR __AT (0x40013C14);



// ---------------------------------  Field Item: EXTI_PR_PR0  ------------------------------------
// SVD Line: 2040

//  <item> SFDITEM_FIELD__EXTI_PR_PR0
//    <name> PR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40013C14) Pending bit 0 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.0..0> PR0
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: EXTI_PR_PR1  ------------------------------------
// SVD Line: 2046

//  <item> SFDITEM_FIELD__EXTI_PR_PR1
//    <name> PR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40013C14) Pending bit 1 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.1..1> PR1
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: EXTI_PR_PR2  ------------------------------------
// SVD Line: 2052

//  <item> SFDITEM_FIELD__EXTI_PR_PR2
//    <name> PR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40013C14) Pending bit 2 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.2..2> PR2
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: EXTI_PR_PR3  ------------------------------------
// SVD Line: 2058

//  <item> SFDITEM_FIELD__EXTI_PR_PR3
//    <name> PR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40013C14) Pending bit 3 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.3..3> PR3
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: EXTI_PR_PR4  ------------------------------------
// SVD Line: 2064

//  <item> SFDITEM_FIELD__EXTI_PR_PR4
//    <name> PR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40013C14) Pending bit 4 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.4..4> PR4
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: EXTI_PR_PR5  ------------------------------------
// SVD Line: 2070

//  <item> SFDITEM_FIELD__EXTI_PR_PR5
//    <name> PR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40013C14) Pending bit 5 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.5..5> PR5
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: EXTI_PR_PR6  ------------------------------------
// SVD Line: 2076

//  <item> SFDITEM_FIELD__EXTI_PR_PR6
//    <name> PR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40013C14) Pending bit 6 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.6..6> PR6
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: EXTI_PR_PR7  ------------------------------------
// SVD Line: 2082

//  <item> SFDITEM_FIELD__EXTI_PR_PR7
//    <name> PR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40013C14) Pending bit 7 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.7..7> PR7
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: EXTI_PR_PR8  ------------------------------------
// SVD Line: 2088

//  <item> SFDITEM_FIELD__EXTI_PR_PR8
//    <name> PR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40013C14) Pending bit 8 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.8..8> PR8
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: EXTI_PR_PR9  ------------------------------------
// SVD Line: 2094

//  <item> SFDITEM_FIELD__EXTI_PR_PR9
//    <name> PR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40013C14) Pending bit 9 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.9..9> PR9
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR_PR10  ------------------------------------
// SVD Line: 2100

//  <item> SFDITEM_FIELD__EXTI_PR_PR10
//    <name> PR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40013C14) Pending bit 10 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.10..10> PR10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR_PR11  ------------------------------------
// SVD Line: 2106

//  <item> SFDITEM_FIELD__EXTI_PR_PR11
//    <name> PR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40013C14) Pending bit 11 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.11..11> PR11
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR_PR12  ------------------------------------
// SVD Line: 2112

//  <item> SFDITEM_FIELD__EXTI_PR_PR12
//    <name> PR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40013C14) Pending bit 12 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.12..12> PR12
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR_PR13  ------------------------------------
// SVD Line: 2118

//  <item> SFDITEM_FIELD__EXTI_PR_PR13
//    <name> PR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40013C14) Pending bit 13 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.13..13> PR13
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR_PR14  ------------------------------------
// SVD Line: 2124

//  <item> SFDITEM_FIELD__EXTI_PR_PR14
//    <name> PR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40013C14) Pending bit 14 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.14..14> PR14
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR_PR15  ------------------------------------
// SVD Line: 2130

//  <item> SFDITEM_FIELD__EXTI_PR_PR15
//    <name> PR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40013C14) Pending bit 15 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.15..15> PR15
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR_PR16  ------------------------------------
// SVD Line: 2136

//  <item> SFDITEM_FIELD__EXTI_PR_PR16
//    <name> PR16 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40013C14) Pending bit 16 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.16..16> PR16
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR_PR17  ------------------------------------
// SVD Line: 2142

//  <item> SFDITEM_FIELD__EXTI_PR_PR17
//    <name> PR17 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40013C14) Pending bit 17 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.17..17> PR17
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR_PR18  ------------------------------------
// SVD Line: 2148

//  <item> SFDITEM_FIELD__EXTI_PR_PR18
//    <name> PR18 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40013C14) Pending bit 18 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.18..18> PR18
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR_PR19  ------------------------------------
// SVD Line: 2154

//  <item> SFDITEM_FIELD__EXTI_PR_PR19
//    <name> PR19 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40013C14) Pending bit 19 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.19..19> PR19
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR_PR20  ------------------------------------
// SVD Line: 2160

//  <item> SFDITEM_FIELD__EXTI_PR_PR20
//    <name> PR20 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40013C14) Pending bit 20 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.20..20> PR20
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR_PR21  ------------------------------------
// SVD Line: 2166

//  <item> SFDITEM_FIELD__EXTI_PR_PR21
//    <name> PR21 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40013C14) Pending bit 21 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.21..21> PR21
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR_PR22  ------------------------------------
// SVD Line: 2172

//  <item> SFDITEM_FIELD__EXTI_PR_PR22
//    <name> PR22 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40013C14) Pending bit 22 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.22..22> PR22
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: EXTI_PR  ------------------------------------
// SVD Line: 2031

//  <rtree> SFDITEM_REG__EXTI_PR
//    <name> PR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013C14) Pending register (EXTI_PR) </i>
//    <loc> ( (unsigned int)((EXTI_PR >> 0) & 0xFFFFFFFF), ((EXTI_PR = (EXTI_PR & ~(0x7FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__EXTI_PR_PR0 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR1 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR2 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR3 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR4 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR5 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR6 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR7 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR8 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR9 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR10 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR11 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR12 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR13 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR14 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR15 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR16 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR17 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR18 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR19 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR20 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR21 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR22 </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: EXTI  -------------------------------------
// SVD Line: 1160

//  <view> EXTI
//    <name> EXTI </name>
//    <item> SFDITEM_REG__EXTI_IMR </item>
//    <item> SFDITEM_REG__EXTI_EMR </item>
//    <item> SFDITEM_REG__EXTI_RTSR </item>
//    <item> SFDITEM_REG__EXTI_FTSR </item>
//    <item> SFDITEM_REG__EXTI_SWIER </item>
//    <item> SFDITEM_REG__EXTI_PR </item>
//  </view>
//  


// ----------------------------  Register Item Address: FLASH_ACR  --------------------------------
// SVD Line: 2198

unsigned int FLASH_ACR __AT (0x40023C00);



// ------------------------------  Field Item: FLASH_ACR_LATENCY  ---------------------------------
// SVD Line: 2206

//  <item> SFDITEM_FIELD__FLASH_ACR_LATENCY
//    <name> LATENCY </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40023C00) Latency </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_ACR >> 0) & 0x7), ((FLASH_ACR = (FLASH_ACR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: FLASH_ACR_PRFTEN  ----------------------------------
// SVD Line: 2213

//  <item> SFDITEM_FIELD__FLASH_ACR_PRFTEN
//    <name> PRFTEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40023C00) Prefetch enable </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_ACR ) </loc>
//      <o.8..8> PRFTEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_ACR_ICEN  -----------------------------------
// SVD Line: 2220

//  <item> SFDITEM_FIELD__FLASH_ACR_ICEN
//    <name> ICEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40023C00) Instruction cache enable </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_ACR ) </loc>
//      <o.9..9> ICEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_ACR_DCEN  -----------------------------------
// SVD Line: 2227

//  <item> SFDITEM_FIELD__FLASH_ACR_DCEN
//    <name> DCEN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40023C00) Data cache enable </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_ACR ) </loc>
//      <o.10..10> DCEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_ACR_ICRST  ----------------------------------
// SVD Line: 2234

//  <item> SFDITEM_FIELD__FLASH_ACR_ICRST
//    <name> ICRST </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x40023C00) Instruction cache reset </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_ACR ) </loc>
//      <o.11..11> ICRST
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_ACR_DCRST  ----------------------------------
// SVD Line: 2241

//  <item> SFDITEM_FIELD__FLASH_ACR_DCRST
//    <name> DCRST </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40023C00) Data cache reset </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_ACR ) </loc>
//      <o.12..12> DCRST
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: FLASH_ACR  -----------------------------------
// SVD Line: 2198

//  <rtree> SFDITEM_REG__FLASH_ACR
//    <name> ACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023C00) Flash access control register </i>
//    <loc> ( (unsigned int)((FLASH_ACR >> 0) & 0xFFFFFFFF), ((FLASH_ACR = (FLASH_ACR & ~(0x1F07UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F07) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_ACR_LATENCY </item>
//    <item> SFDITEM_FIELD__FLASH_ACR_PRFTEN </item>
//    <item> SFDITEM_FIELD__FLASH_ACR_ICEN </item>
//    <item> SFDITEM_FIELD__FLASH_ACR_DCEN </item>
//    <item> SFDITEM_FIELD__FLASH_ACR_ICRST </item>
//    <item> SFDITEM_FIELD__FLASH_ACR_DCRST </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: FLASH_KEYR  -------------------------------
// SVD Line: 2250

unsigned int FLASH_KEYR __AT (0x40023C04);



// -------------------------------  Field Item: FLASH_KEYR_KEY  -----------------------------------
// SVD Line: 2259

//  <item> SFDITEM_FIELD__FLASH_KEYR_KEY
//    <name> KEY </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40023C04) FPEC key </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_KEYR >> 0) & 0x0), ((FLASH_KEYR = (FLASH_KEYR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: FLASH_KEYR  -----------------------------------
// SVD Line: 2250

//  <rtree> SFDITEM_REG__FLASH_KEYR
//    <name> KEYR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40023C04) Flash key register </i>
//    <loc> ( (unsigned int)((FLASH_KEYR >> 0) & 0xFFFFFFFF), ((FLASH_KEYR = (FLASH_KEYR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_KEYR_KEY </item>
//  </rtree>
//  


// --------------------------  Register Item Address: FLASH_OPTKEYR  ------------------------------
// SVD Line: 2267

unsigned int FLASH_OPTKEYR __AT (0x40023C08);



// ----------------------------  Field Item: FLASH_OPTKEYR_OPTKEY  --------------------------------
// SVD Line: 2276

//  <item> SFDITEM_FIELD__FLASH_OPTKEYR_OPTKEY
//    <name> OPTKEY </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40023C08) Option byte key </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_OPTKEYR >> 0) & 0x0), ((FLASH_OPTKEYR = (FLASH_OPTKEYR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: FLASH_OPTKEYR  ---------------------------------
// SVD Line: 2267

//  <rtree> SFDITEM_REG__FLASH_OPTKEYR
//    <name> OPTKEYR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40023C08) Flash option key register </i>
//    <loc> ( (unsigned int)((FLASH_OPTKEYR >> 0) & 0xFFFFFFFF), ((FLASH_OPTKEYR = (FLASH_OPTKEYR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_OPTKEYR_OPTKEY </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: FLASH_SR  --------------------------------
// SVD Line: 2284

unsigned int FLASH_SR __AT (0x40023C0C);



// --------------------------------  Field Item: FLASH_SR_EOP  ------------------------------------
// SVD Line: 2292

//  <item> SFDITEM_FIELD__FLASH_SR_EOP
//    <name> EOP </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40023C0C) End of operation </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SR ) </loc>
//      <o.0..0> EOP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_SR_OPERR  -----------------------------------
// SVD Line: 2299

//  <item> SFDITEM_FIELD__FLASH_SR_OPERR
//    <name> OPERR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40023C0C) Operation error </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SR ) </loc>
//      <o.1..1> OPERR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_SR_WRPERR  ----------------------------------
// SVD Line: 2306

//  <item> SFDITEM_FIELD__FLASH_SR_WRPERR
//    <name> WRPERR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40023C0C) Write protection error </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SR ) </loc>
//      <o.4..4> WRPERR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_SR_PGAERR  ----------------------------------
// SVD Line: 2313

//  <item> SFDITEM_FIELD__FLASH_SR_PGAERR
//    <name> PGAERR </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40023C0C) Programming alignment  error </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SR ) </loc>
//      <o.5..5> PGAERR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_SR_PGPERR  ----------------------------------
// SVD Line: 2321

//  <item> SFDITEM_FIELD__FLASH_SR_PGPERR
//    <name> PGPERR </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40023C0C) Programming parallelism  error </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SR ) </loc>
//      <o.6..6> PGPERR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_SR_PGSERR  ----------------------------------
// SVD Line: 2329

//  <item> SFDITEM_FIELD__FLASH_SR_PGSERR
//    <name> PGSERR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40023C0C) Programming sequence error </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SR ) </loc>
//      <o.7..7> PGSERR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: FLASH_SR_BSY  ------------------------------------
// SVD Line: 2336

//  <item> SFDITEM_FIELD__FLASH_SR_BSY
//    <name> BSY </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x40023C0C) Busy </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SR ) </loc>
//      <o.16..16> BSY
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: FLASH_SR  ------------------------------------
// SVD Line: 2284

//  <rtree> SFDITEM_REG__FLASH_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023C0C) Status register </i>
//    <loc> ( (unsigned int)((FLASH_SR >> 0) & 0xFFFFFFFF), ((FLASH_SR = (FLASH_SR & ~(0xF3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SR_EOP </item>
//    <item> SFDITEM_FIELD__FLASH_SR_OPERR </item>
//    <item> SFDITEM_FIELD__FLASH_SR_WRPERR </item>
//    <item> SFDITEM_FIELD__FLASH_SR_PGAERR </item>
//    <item> SFDITEM_FIELD__FLASH_SR_PGPERR </item>
//    <item> SFDITEM_FIELD__FLASH_SR_PGSERR </item>
//    <item> SFDITEM_FIELD__FLASH_SR_BSY </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: FLASH_CR  --------------------------------
// SVD Line: 2345

unsigned int FLASH_CR __AT (0x40023C10);



// ---------------------------------  Field Item: FLASH_CR_PG  ------------------------------------
// SVD Line: 2354

//  <item> SFDITEM_FIELD__FLASH_CR_PG
//    <name> PG </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40023C10) Programming </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_CR ) </loc>
//      <o.0..0> PG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: FLASH_CR_SER  ------------------------------------
// SVD Line: 2360

//  <item> SFDITEM_FIELD__FLASH_CR_SER
//    <name> SER </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40023C10) Sector Erase </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_CR ) </loc>
//      <o.1..1> SER
//    </check>
//  </item>
//  


// --------------------------------  Field Item: FLASH_CR_MER  ------------------------------------
// SVD Line: 2366

//  <item> SFDITEM_FIELD__FLASH_CR_MER
//    <name> MER </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40023C10) Mass Erase </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_CR ) </loc>
//      <o.2..2> MER
//    </check>
//  </item>
//  


// --------------------------------  Field Item: FLASH_CR_SNB  ------------------------------------
// SVD Line: 2372

//  <item> SFDITEM_FIELD__FLASH_CR_SNB
//    <name> SNB </name>
//    <rw> 
//    <i> [Bits 6..3] RW (@ 0x40023C10) Sector number </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_CR >> 3) & 0xF), ((FLASH_CR = (FLASH_CR & ~(0xFUL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: FLASH_CR_PSIZE  -----------------------------------
// SVD Line: 2378

//  <item> SFDITEM_FIELD__FLASH_CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40023C10) Program size </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_CR >> 8) & 0x3), ((FLASH_CR = (FLASH_CR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: FLASH_CR_STRT  -----------------------------------
// SVD Line: 2384

//  <item> SFDITEM_FIELD__FLASH_CR_STRT
//    <name> STRT </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40023C10) Start </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_CR ) </loc>
//      <o.16..16> STRT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_CR_EOPIE  -----------------------------------
// SVD Line: 2390

//  <item> SFDITEM_FIELD__FLASH_CR_EOPIE
//    <name> EOPIE </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40023C10) End of operation interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_CR ) </loc>
//      <o.24..24> EOPIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_CR_ERRIE  -----------------------------------
// SVD Line: 2397

//  <item> SFDITEM_FIELD__FLASH_CR_ERRIE
//    <name> ERRIE </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40023C10) Error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_CR ) </loc>
//      <o.25..25> ERRIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: FLASH_CR_LOCK  -----------------------------------
// SVD Line: 2403

//  <item> SFDITEM_FIELD__FLASH_CR_LOCK
//    <name> LOCK </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40023C10) Lock </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_CR ) </loc>
//      <o.31..31> LOCK
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: FLASH_CR  ------------------------------------
// SVD Line: 2345

//  <rtree> SFDITEM_REG__FLASH_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023C10) Control register </i>
//    <loc> ( (unsigned int)((FLASH_CR >> 0) & 0xFFFFFFFF), ((FLASH_CR = (FLASH_CR & ~(0x8301037FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x8301037F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_CR_PG </item>
//    <item> SFDITEM_FIELD__FLASH_CR_SER </item>
//    <item> SFDITEM_FIELD__FLASH_CR_MER </item>
//    <item> SFDITEM_FIELD__FLASH_CR_SNB </item>
//    <item> SFDITEM_FIELD__FLASH_CR_PSIZE </item>
//    <item> SFDITEM_FIELD__FLASH_CR_STRT </item>
//    <item> SFDITEM_FIELD__FLASH_CR_EOPIE </item>
//    <item> SFDITEM_FIELD__FLASH_CR_ERRIE </item>
//    <item> SFDITEM_FIELD__FLASH_CR_LOCK </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: FLASH_OPTCR  -------------------------------
// SVD Line: 2411

unsigned int FLASH_OPTCR __AT (0x40023C14);



// -----------------------------  Field Item: FLASH_OPTCR_OPTLOCK  --------------------------------
// SVD Line: 2420

//  <item> SFDITEM_FIELD__FLASH_OPTCR_OPTLOCK
//    <name> OPTLOCK </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40023C14) Option lock </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_OPTCR ) </loc>
//      <o.0..0> OPTLOCK
//    </check>
//  </item>
//  


// -----------------------------  Field Item: FLASH_OPTCR_OPTSTRT  --------------------------------
// SVD Line: 2426

//  <item> SFDITEM_FIELD__FLASH_OPTCR_OPTSTRT
//    <name> OPTSTRT </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40023C14) Option start </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_OPTCR ) </loc>
//      <o.1..1> OPTSTRT
//    </check>
//  </item>
//  


// -----------------------------  Field Item: FLASH_OPTCR_BOR_LEV  --------------------------------
// SVD Line: 2432

//  <item> SFDITEM_FIELD__FLASH_OPTCR_BOR_LEV
//    <name> BOR_LEV </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40023C14) BOR reset Level </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_OPTCR >> 2) & 0x3), ((FLASH_OPTCR = (FLASH_OPTCR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: FLASH_OPTCR_WDG_SW  ---------------------------------
// SVD Line: 2438

//  <item> SFDITEM_FIELD__FLASH_OPTCR_WDG_SW
//    <name> WDG_SW </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40023C14) WDG_SW User option bytes </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_OPTCR ) </loc>
//      <o.5..5> WDG_SW
//    </check>
//  </item>
//  


// ----------------------------  Field Item: FLASH_OPTCR_nRST_STOP  -------------------------------
// SVD Line: 2444

//  <item> SFDITEM_FIELD__FLASH_OPTCR_nRST_STOP
//    <name> nRST_STOP </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40023C14) nRST_STOP User option  bytes </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_OPTCR ) </loc>
//      <o.6..6> nRST_STOP
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_OPTCR_nRST_STDBY  -------------------------------
// SVD Line: 2451

//  <item> SFDITEM_FIELD__FLASH_OPTCR_nRST_STDBY
//    <name> nRST_STDBY </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40023C14) nRST_STDBY User option  bytes </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_OPTCR ) </loc>
//      <o.7..7> nRST_STDBY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_OPTCR_RDP  ----------------------------------
// SVD Line: 2458

//  <item> SFDITEM_FIELD__FLASH_OPTCR_RDP
//    <name> RDP </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40023C14) Read protect </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_OPTCR >> 8) & 0xFF), ((FLASH_OPTCR = (FLASH_OPTCR & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: FLASH_OPTCR_nWRP  ----------------------------------
// SVD Line: 2464

//  <item> SFDITEM_FIELD__FLASH_OPTCR_nWRP
//    <name> nWRP </name>
//    <rw> 
//    <i> [Bits 20..16] RW (@ 0x40023C14) Not write protect </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_OPTCR >> 16) & 0x1F), ((FLASH_OPTCR = (FLASH_OPTCR & ~(0x1FUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: FLASH_OPTCR_SPRMOD  ---------------------------------
// SVD Line: 2470

//  <item> SFDITEM_FIELD__FLASH_OPTCR_SPRMOD
//    <name> SPRMOD </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40023C14) SPRMOD </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_OPTCR ) </loc>
//      <o.31..31> SPRMOD
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: FLASH_OPTCR  ----------------------------------
// SVD Line: 2411

//  <rtree> SFDITEM_REG__FLASH_OPTCR
//    <name> OPTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023C14) Flash option control register </i>
//    <loc> ( (unsigned int)((FLASH_OPTCR >> 0) & 0xFFFFFFFF), ((FLASH_OPTCR = (FLASH_OPTCR & ~(0x801FFFEFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x801FFFEF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_OPTCR_OPTLOCK </item>
//    <item> SFDITEM_FIELD__FLASH_OPTCR_OPTSTRT </item>
//    <item> SFDITEM_FIELD__FLASH_OPTCR_BOR_LEV </item>
//    <item> SFDITEM_FIELD__FLASH_OPTCR_WDG_SW </item>
//    <item> SFDITEM_FIELD__FLASH_OPTCR_nRST_STOP </item>
//    <item> SFDITEM_FIELD__FLASH_OPTCR_nRST_STDBY </item>
//    <item> SFDITEM_FIELD__FLASH_OPTCR_RDP </item>
//    <item> SFDITEM_FIELD__FLASH_OPTCR_nWRP </item>
//    <item> SFDITEM_FIELD__FLASH_OPTCR_SPRMOD </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: FLASH  -------------------------------------
// SVD Line: 2182

//  <view> FLASH
//    <name> FLASH </name>
//    <item> SFDITEM_REG__FLASH_ACR </item>
//    <item> SFDITEM_REG__FLASH_KEYR </item>
//    <item> SFDITEM_REG__FLASH_OPTKEYR </item>
//    <item> SFDITEM_REG__FLASH_SR </item>
//    <item> SFDITEM_REG__FLASH_CR </item>
//    <item> SFDITEM_REG__FLASH_OPTCR </item>
//  </view>
//  


// -----------------------------  Register Item Address: IWDG_KR  ---------------------------------
// SVD Line: 2491

unsigned int IWDG_KR __AT (0x40003000);



// ---------------------------------  Field Item: IWDG_KR_KEY  ------------------------------------
// SVD Line: 2500

//  <item> SFDITEM_FIELD__IWDG_KR_KEY
//    <name> KEY </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x40003000) Key value </i>
//    <edit> 
//      <loc> ( (unsigned short)((IWDG_KR >> 0) & 0x0), ((IWDG_KR = (IWDG_KR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: IWDG_KR  ------------------------------------
// SVD Line: 2491

//  <rtree> SFDITEM_REG__IWDG_KR
//    <name> KR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40003000) Key register </i>
//    <loc> ( (unsigned int)((IWDG_KR >> 0) & 0xFFFFFFFF), ((IWDG_KR = (IWDG_KR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__IWDG_KR_KEY </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: IWDG_PR  ---------------------------------
// SVD Line: 2508

unsigned int IWDG_PR __AT (0x40003004);



// ---------------------------------  Field Item: IWDG_PR_PR  -------------------------------------
// SVD Line: 2517

//  <item> SFDITEM_FIELD__IWDG_PR_PR
//    <name> PR </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40003004) Prescaler divider </i>
//    <edit> 
//      <loc> ( (unsigned char)((IWDG_PR >> 0) & 0x7), ((IWDG_PR = (IWDG_PR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: IWDG_PR  ------------------------------------
// SVD Line: 2508

//  <rtree> SFDITEM_REG__IWDG_PR
//    <name> PR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003004) Prescaler register </i>
//    <loc> ( (unsigned int)((IWDG_PR >> 0) & 0xFFFFFFFF), ((IWDG_PR = (IWDG_PR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__IWDG_PR_PR </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: IWDG_RLR  --------------------------------
// SVD Line: 2525

unsigned int IWDG_RLR __AT (0x40003008);



// ---------------------------------  Field Item: IWDG_RLR_RL  ------------------------------------
// SVD Line: 2534

//  <item> SFDITEM_FIELD__IWDG_RLR_RL
//    <name> RL </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40003008) Watchdog counter reload  value </i>
//    <edit> 
//      <loc> ( (unsigned short)((IWDG_RLR >> 0) & 0xFFF), ((IWDG_RLR = (IWDG_RLR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: IWDG_RLR  ------------------------------------
// SVD Line: 2525

//  <rtree> SFDITEM_REG__IWDG_RLR
//    <name> RLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003008) Reload register </i>
//    <loc> ( (unsigned int)((IWDG_RLR >> 0) & 0xFFFFFFFF), ((IWDG_RLR = (IWDG_RLR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__IWDG_RLR_RL </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: IWDG_SR  ---------------------------------
// SVD Line: 2543

unsigned int IWDG_SR __AT (0x4000300C);



// ---------------------------------  Field Item: IWDG_SR_RVU  ------------------------------------
// SVD Line: 2552

//  <item> SFDITEM_FIELD__IWDG_SR_RVU
//    <name> RVU </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x4000300C) Watchdog counter reload value  update </i>
//    <check> 
//      <loc> ( (unsigned int) IWDG_SR ) </loc>
//      <o.1..1> RVU
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: IWDG_SR_PVU  ------------------------------------
// SVD Line: 2559

//  <item> SFDITEM_FIELD__IWDG_SR_PVU
//    <name> PVU </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x4000300C) Watchdog prescaler value  update </i>
//    <check> 
//      <loc> ( (unsigned int) IWDG_SR ) </loc>
//      <o.0..0> PVU
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: IWDG_SR  ------------------------------------
// SVD Line: 2543

//  <rtree> SFDITEM_REG__IWDG_SR
//    <name> SR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000300C) Status register </i>
//    <loc> ( (unsigned int)((IWDG_SR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__IWDG_SR_RVU </item>
//    <item> SFDITEM_FIELD__IWDG_SR_PVU </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: IWDG  -------------------------------------
// SVD Line: 2480

//  <view> IWDG
//    <name> IWDG </name>
//    <item> SFDITEM_REG__IWDG_KR </item>
//    <item> SFDITEM_REG__IWDG_PR </item>
//    <item> SFDITEM_REG__IWDG_RLR </item>
//    <item> SFDITEM_REG__IWDG_SR </item>
//  </view>
//  


// ------------------------------  Register Item Address: PWR_CR  ---------------------------------
// SVD Line: 2587

unsigned int PWR_CR __AT (0x40007000);



// ---------------------------------  Field Item: PWR_CR_VOS  -------------------------------------
// SVD Line: 2596

//  <item> SFDITEM_FIELD__PWR_CR_VOS
//    <name> VOS </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40007000) Regulator voltage scaling output  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((PWR_CR >> 14) & 0x3), ((PWR_CR = (PWR_CR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: PWR_CR_ADCDC1  -----------------------------------
// SVD Line: 2603

//  <item> SFDITEM_FIELD__PWR_CR_ADCDC1
//    <name> ADCDC1 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40007000) ADCDC1 </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR ) </loc>
//      <o.13..13> ADCDC1
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CR_FPDS  ------------------------------------
// SVD Line: 2609

//  <item> SFDITEM_FIELD__PWR_CR_FPDS
//    <name> FPDS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40007000) Flash power down in Stop  mode </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR ) </loc>
//      <o.9..9> FPDS
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CR_DBP  -------------------------------------
// SVD Line: 2616

//  <item> SFDITEM_FIELD__PWR_CR_DBP
//    <name> DBP </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40007000) Disable backup domain write  protection </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR ) </loc>
//      <o.8..8> DBP
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CR_PLS  -------------------------------------
// SVD Line: 2623

//  <item> SFDITEM_FIELD__PWR_CR_PLS
//    <name> PLS </name>
//    <rw> 
//    <i> [Bits 7..5] RW (@ 0x40007000) PVD level selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((PWR_CR >> 5) & 0x7), ((PWR_CR = (PWR_CR & ~(0x7UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CR_PVDE  ------------------------------------
// SVD Line: 2629

//  <item> SFDITEM_FIELD__PWR_CR_PVDE
//    <name> PVDE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40007000) Power voltage detector  enable </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR ) </loc>
//      <o.4..4> PVDE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CR_CSBF  ------------------------------------
// SVD Line: 2636

//  <item> SFDITEM_FIELD__PWR_CR_CSBF
//    <name> CSBF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40007000) Clear standby flag </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR ) </loc>
//      <o.3..3> CSBF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CR_CWUF  ------------------------------------
// SVD Line: 2642

//  <item> SFDITEM_FIELD__PWR_CR_CWUF
//    <name> CWUF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40007000) Clear wakeup flag </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR ) </loc>
//      <o.2..2> CWUF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CR_PDDS  ------------------------------------
// SVD Line: 2648

//  <item> SFDITEM_FIELD__PWR_CR_PDDS
//    <name> PDDS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40007000) Power down deepsleep </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR ) </loc>
//      <o.1..1> PDDS
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CR_LPDS  ------------------------------------
// SVD Line: 2654

//  <item> SFDITEM_FIELD__PWR_CR_LPDS
//    <name> LPDS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40007000) Low-power deep sleep </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR ) </loc>
//      <o.0..0> LPDS
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: PWR_CR  -------------------------------------
// SVD Line: 2587

//  <rtree> SFDITEM_REG__PWR_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007000) power control register </i>
//    <loc> ( (unsigned int)((PWR_CR >> 0) & 0xFFFFFFFF), ((PWR_CR = (PWR_CR & ~(0xE3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xE3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PWR_CR_VOS </item>
//    <item> SFDITEM_FIELD__PWR_CR_ADCDC1 </item>
//    <item> SFDITEM_FIELD__PWR_CR_FPDS </item>
//    <item> SFDITEM_FIELD__PWR_CR_DBP </item>
//    <item> SFDITEM_FIELD__PWR_CR_PLS </item>
//    <item> SFDITEM_FIELD__PWR_CR_PVDE </item>
//    <item> SFDITEM_FIELD__PWR_CR_CSBF </item>
//    <item> SFDITEM_FIELD__PWR_CR_CWUF </item>
//    <item> SFDITEM_FIELD__PWR_CR_PDDS </item>
//    <item> SFDITEM_FIELD__PWR_CR_LPDS </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PWR_CSR  ---------------------------------
// SVD Line: 2662

unsigned int PWR_CSR __AT (0x40007004);



// ---------------------------------  Field Item: PWR_CSR_WUF  ------------------------------------
// SVD Line: 2670

//  <item> SFDITEM_FIELD__PWR_CSR_WUF
//    <name> WUF </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40007004) Wakeup flag </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CSR ) </loc>
//      <o.0..0> WUF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CSR_SBF  ------------------------------------
// SVD Line: 2677

//  <item> SFDITEM_FIELD__PWR_CSR_SBF
//    <name> SBF </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40007004) Standby flag </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CSR ) </loc>
//      <o.1..1> SBF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_CSR_PVDO  ------------------------------------
// SVD Line: 2684

//  <item> SFDITEM_FIELD__PWR_CSR_PVDO
//    <name> PVDO </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40007004) PVD output </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CSR ) </loc>
//      <o.2..2> PVDO
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CSR_BRR  ------------------------------------
// SVD Line: 2691

//  <item> SFDITEM_FIELD__PWR_CSR_BRR
//    <name> BRR </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40007004) Backup regulator ready </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CSR ) </loc>
//      <o.3..3> BRR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_CSR_EWUP3  -----------------------------------
// SVD Line: 2698

//  <item> SFDITEM_FIELD__PWR_CSR_EWUP3
//    <name> EWUP3 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40007004) Enable WKUP3 pin </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CSR ) </loc>
//      <o.6..6> EWUP3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_CSR_EWUP2  -----------------------------------
// SVD Line: 2705

//  <item> SFDITEM_FIELD__PWR_CSR_EWUP2
//    <name> EWUP2 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40007004) Enable WKUP2 pin </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CSR ) </loc>
//      <o.7..7> EWUP2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_CSR_EWUP1  -----------------------------------
// SVD Line: 2712

//  <item> SFDITEM_FIELD__PWR_CSR_EWUP1
//    <name> EWUP1 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40007004) Enable WKUP1 pin </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CSR ) </loc>
//      <o.8..8> EWUP1
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CSR_BRE  ------------------------------------
// SVD Line: 2719

//  <item> SFDITEM_FIELD__PWR_CSR_BRE
//    <name> BRE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40007004) Backup regulator enable </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CSR ) </loc>
//      <o.9..9> BRE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_CSR_VOSRDY  -----------------------------------
// SVD Line: 2726

//  <item> SFDITEM_FIELD__PWR_CSR_VOSRDY
//    <name> VOSRDY </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40007004) Regulator voltage scaling output  selection ready bit </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CSR ) </loc>
//      <o.14..14> VOSRDY
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: PWR_CSR  ------------------------------------
// SVD Line: 2662

//  <rtree> SFDITEM_REG__PWR_CSR
//    <name> CSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007004) power control/status register </i>
//    <loc> ( (unsigned int)((PWR_CSR >> 0) & 0xFFFFFFFF), ((PWR_CSR = (PWR_CSR & ~(0x43C0UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x43C0) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PWR_CSR_WUF </item>
//    <item> SFDITEM_FIELD__PWR_CSR_SBF </item>
//    <item> SFDITEM_FIELD__PWR_CSR_PVDO </item>
//    <item> SFDITEM_FIELD__PWR_CSR_BRR </item>
//    <item> SFDITEM_FIELD__PWR_CSR_EWUP3 </item>
//    <item> SFDITEM_FIELD__PWR_CSR_EWUP2 </item>
//    <item> SFDITEM_FIELD__PWR_CSR_EWUP1 </item>
//    <item> SFDITEM_FIELD__PWR_CSR_BRE </item>
//    <item> SFDITEM_FIELD__PWR_CSR_VOSRDY </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: PWR  --------------------------------------
// SVD Line: 2570

//  <view> PWR
//    <name> PWR </name>
//    <item> SFDITEM_REG__PWR_CR </item>
//    <item> SFDITEM_REG__PWR_CSR </item>
//  </view>
//  


// ------------------------------  Register Item Address: RCC_CR  ---------------------------------
// SVD Line: 2754

unsigned int RCC_CR __AT (0x40023800);



// --------------------------------  Field Item: RCC_CR_PLLRDY  -----------------------------------
// SVD Line: 2762

//  <item> SFDITEM_FIELD__RCC_CR_PLLRDY
//    <name> PLLRDY </name>
//    <r> 
//    <i> [Bit 25] RO (@ 0x40023800) Main PLL (PLL) clock ready  flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CR ) </loc>
//      <o.25..25> PLLRDY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CR_PLLON  ------------------------------------
// SVD Line: 2770

//  <item> SFDITEM_FIELD__RCC_CR_PLLON
//    <name> PLLON </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40023800) Main PLL (PLL) enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CR ) </loc>
//      <o.24..24> PLLON
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CR_CSSON  ------------------------------------
// SVD Line: 2777

//  <item> SFDITEM_FIELD__RCC_CR_CSSON
//    <name> CSSON </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40023800) Clock security system  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CR ) </loc>
//      <o.19..19> CSSON
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CR_HSEBYP  -----------------------------------
// SVD Line: 2785

//  <item> SFDITEM_FIELD__RCC_CR_HSEBYP
//    <name> HSEBYP </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40023800) HSE clock bypass </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CR ) </loc>
//      <o.18..18> HSEBYP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CR_HSERDY  -----------------------------------
// SVD Line: 2792

//  <item> SFDITEM_FIELD__RCC_CR_HSERDY
//    <name> HSERDY </name>
//    <r> 
//    <i> [Bit 17] RO (@ 0x40023800) HSE clock ready flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CR ) </loc>
//      <o.17..17> HSERDY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CR_HSEON  ------------------------------------
// SVD Line: 2799

//  <item> SFDITEM_FIELD__RCC_CR_HSEON
//    <name> HSEON </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40023800) HSE clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CR ) </loc>
//      <o.16..16> HSEON
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CR_HSICAL  -----------------------------------
// SVD Line: 2806

//  <item> SFDITEM_FIELD__RCC_CR_HSICAL
//    <name> HSICAL </name>
//    <r> 
//    <i> [Bits 15..8] RO (@ 0x40023800) Internal high-speed clock  calibration </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CR >> 8) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RCC_CR_HSITRIM  -----------------------------------
// SVD Line: 2814

//  <item> SFDITEM_FIELD__RCC_CR_HSITRIM
//    <name> HSITRIM </name>
//    <rw> 
//    <i> [Bits 7..3] RW (@ 0x40023800) Internal high-speed clock  trimming </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CR >> 3) & 0x1F), ((RCC_CR = (RCC_CR & ~(0x1FUL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RCC_CR_HSIRDY  -----------------------------------
// SVD Line: 2822

//  <item> SFDITEM_FIELD__RCC_CR_HSIRDY
//    <name> HSIRDY </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40023800) Internal high-speed clock ready  flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CR ) </loc>
//      <o.1..1> HSIRDY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CR_HSION  ------------------------------------
// SVD Line: 2830

//  <item> SFDITEM_FIELD__RCC_CR_HSION
//    <name> HSION </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40023800) Internal high-speed clock  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CR ) </loc>
//      <o.0..0> HSION
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: RCC_CR  -------------------------------------
// SVD Line: 2754

//  <rtree> SFDITEM_REG__RCC_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023800) clock control register </i>
//    <loc> ( (unsigned int)((RCC_CR >> 0) & 0xFFFFFFFF), ((RCC_CR = (RCC_CR & ~(0x10D00F9UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x10D00F9) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_CR_PLLRDY </item>
//    <item> SFDITEM_FIELD__RCC_CR_PLLON </item>
//    <item> SFDITEM_FIELD__RCC_CR_CSSON </item>
//    <item> SFDITEM_FIELD__RCC_CR_HSEBYP </item>
//    <item> SFDITEM_FIELD__RCC_CR_HSERDY </item>
//    <item> SFDITEM_FIELD__RCC_CR_HSEON </item>
//    <item> SFDITEM_FIELD__RCC_CR_HSICAL </item>
//    <item> SFDITEM_FIELD__RCC_CR_HSITRIM </item>
//    <item> SFDITEM_FIELD__RCC_CR_HSIRDY </item>
//    <item> SFDITEM_FIELD__RCC_CR_HSION </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_PLLCFGR  -------------------------------
// SVD Line: 2840

unsigned int RCC_PLLCFGR __AT (0x40023804);



// ------------------------------  Field Item: RCC_PLLCFGR_PLLM0  ---------------------------------
// SVD Line: 2849

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLM0
//    <name> PLLM0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40023804) Division factor for the main PLL (PLL)  and audio PLL (PLLI2S) input clock </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.0..0> PLLM0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLM1  ---------------------------------
// SVD Line: 2856

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLM1
//    <name> PLLM1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40023804) Division factor for the main PLL (PLL)  and audio PLL (PLLI2S) input clock </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.1..1> PLLM1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLM2  ---------------------------------
// SVD Line: 2863

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLM2
//    <name> PLLM2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40023804) Division factor for the main PLL (PLL)  and audio PLL (PLLI2S) input clock </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.2..2> PLLM2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLM3  ---------------------------------
// SVD Line: 2870

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLM3
//    <name> PLLM3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40023804) Division factor for the main PLL (PLL)  and audio PLL (PLLI2S) input clock </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.3..3> PLLM3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLM4  ---------------------------------
// SVD Line: 2877

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLM4
//    <name> PLLM4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40023804) Division factor for the main PLL (PLL)  and audio PLL (PLLI2S) input clock </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.4..4> PLLM4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLM5  ---------------------------------
// SVD Line: 2884

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLM5
//    <name> PLLM5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40023804) Division factor for the main PLL (PLL)  and audio PLL (PLLI2S) input clock </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.5..5> PLLM5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLN0  ---------------------------------
// SVD Line: 2891

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN0
//    <name> PLLN0 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40023804) Main PLL (PLL) multiplication factor for  VCO </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.6..6> PLLN0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLN1  ---------------------------------
// SVD Line: 2898

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN1
//    <name> PLLN1 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40023804) Main PLL (PLL) multiplication factor for  VCO </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.7..7> PLLN1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLN2  ---------------------------------
// SVD Line: 2905

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN2
//    <name> PLLN2 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40023804) Main PLL (PLL) multiplication factor for  VCO </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.8..8> PLLN2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLN3  ---------------------------------
// SVD Line: 2912

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN3
//    <name> PLLN3 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40023804) Main PLL (PLL) multiplication factor for  VCO </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.9..9> PLLN3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLN4  ---------------------------------
// SVD Line: 2919

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN4
//    <name> PLLN4 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40023804) Main PLL (PLL) multiplication factor for  VCO </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.10..10> PLLN4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLN5  ---------------------------------
// SVD Line: 2926

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN5
//    <name> PLLN5 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40023804) Main PLL (PLL) multiplication factor for  VCO </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.11..11> PLLN5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLN6  ---------------------------------
// SVD Line: 2933

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN6
//    <name> PLLN6 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40023804) Main PLL (PLL) multiplication factor for  VCO </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.12..12> PLLN6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLN7  ---------------------------------
// SVD Line: 2940

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN7
//    <name> PLLN7 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40023804) Main PLL (PLL) multiplication factor for  VCO </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.13..13> PLLN7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLN8  ---------------------------------
// SVD Line: 2947

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN8
//    <name> PLLN8 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40023804) Main PLL (PLL) multiplication factor for  VCO </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.14..14> PLLN8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLP0  ---------------------------------
// SVD Line: 2954

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLP0
//    <name> PLLP0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40023804) Main PLL (PLL) division factor for main  system clock </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.16..16> PLLP0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLP1  ---------------------------------
// SVD Line: 2961

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLP1
//    <name> PLLP1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40023804) Main PLL (PLL) division factor for main  system clock </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.17..17> PLLP1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_PLLCFGR_PLLSRC  ---------------------------------
// SVD Line: 2968

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLSRC
//    <name> PLLSRC </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40023804) Main PLL(PLL) and audio PLL (PLLI2S)  entry clock source </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.22..22> PLLSRC
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLQ0  ---------------------------------
// SVD Line: 2975

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLQ0
//    <name> PLLQ0 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40023804) Main PLL (PLL) division factor for USB  OTG FS, SDIO and random number generator  clocks </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.24..24> PLLQ0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLQ1  ---------------------------------
// SVD Line: 2983

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLQ1
//    <name> PLLQ1 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40023804) Main PLL (PLL) division factor for USB  OTG FS, SDIO and random number generator  clocks </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.25..25> PLLQ1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLQ2  ---------------------------------
// SVD Line: 2991

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLQ2
//    <name> PLLQ2 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40023804) Main PLL (PLL) division factor for USB  OTG FS, SDIO and random number generator  clocks </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.26..26> PLLQ2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLQ3  ---------------------------------
// SVD Line: 2999

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLQ3
//    <name> PLLQ3 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40023804) Main PLL (PLL) division factor for USB  OTG FS, SDIO and random number generator  clocks </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.27..27> PLLQ3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLR1  ---------------------------------
// SVD Line: 3007

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLR1
//    <name> PLLR1 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40023804) PLLR1 </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.28..28> PLLR1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLR2  ---------------------------------
// SVD Line: 3013

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLR2
//    <name> PLLR2 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40023804) PLLR2 </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.29..29> PLLR2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLR3  ---------------------------------
// SVD Line: 3019

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLR3
//    <name> PLLR3 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40023804) PLLR3 </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.30..30> PLLR3
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: RCC_PLLCFGR  ----------------------------------
// SVD Line: 2840

//  <rtree> SFDITEM_REG__RCC_PLLCFGR
//    <name> PLLCFGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023804) PLL configuration register </i>
//    <loc> ( (unsigned int)((RCC_PLLCFGR >> 0) & 0xFFFFFFFF), ((RCC_PLLCFGR = (RCC_PLLCFGR & ~(0x7F437FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F437FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLM0 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLM1 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLM2 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLM3 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLM4 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLM5 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN0 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN1 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN2 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN3 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN4 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN5 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN6 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN7 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN8 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLP0 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLP1 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLSRC </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLQ0 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLQ1 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLQ2 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLQ3 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLR1 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLR2 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLR3 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RCC_CFGR  --------------------------------
// SVD Line: 3027

unsigned int RCC_CFGR __AT (0x40023808);



// --------------------------------  Field Item: RCC_CFGR_SW0  ------------------------------------
// SVD Line: 3035

//  <item> SFDITEM_FIELD__RCC_CFGR_SW0
//    <name> SW0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40023808) System clock switch </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CFGR ) </loc>
//      <o.0..0> SW0
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CFGR_SW1  ------------------------------------
// SVD Line: 3042

//  <item> SFDITEM_FIELD__RCC_CFGR_SW1
//    <name> SW1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40023808) System clock switch </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CFGR ) </loc>
//      <o.1..1> SW1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CFGR_SWS0  -----------------------------------
// SVD Line: 3049

//  <item> SFDITEM_FIELD__RCC_CFGR_SWS0
//    <name> SWS0 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40023808) System clock switch status </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CFGR ) </loc>
//      <o.2..2> SWS0
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CFGR_SWS1  -----------------------------------
// SVD Line: 3056

//  <item> SFDITEM_FIELD__RCC_CFGR_SWS1
//    <name> SWS1 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40023808) System clock switch status </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CFGR ) </loc>
//      <o.3..3> SWS1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CFGR_HPRE  -----------------------------------
// SVD Line: 3063

//  <item> SFDITEM_FIELD__RCC_CFGR_HPRE
//    <name> HPRE </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40023808) AHB prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CFGR >> 4) & 0xF), ((RCC_CFGR = (RCC_CFGR & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RCC_CFGR_MCO1EN  ----------------------------------
// SVD Line: 3070

//  <item> SFDITEM_FIELD__RCC_CFGR_MCO1EN
//    <name> MCO1EN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40023808) MCO output enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CFGR ) </loc>
//      <o.8..8> MCO1EN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CFGR_MCO2EN  ----------------------------------
// SVD Line: 3077

//  <item> SFDITEM_FIELD__RCC_CFGR_MCO2EN
//    <name> MCO2EN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40023808) MCO output enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CFGR ) </loc>
//      <o.9..9> MCO2EN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CFGR_PPRE1  -----------------------------------
// SVD Line: 3084

//  <item> SFDITEM_FIELD__RCC_CFGR_PPRE1
//    <name> PPRE1 </name>
//    <rw> 
//    <i> [Bits 12..10] RW (@ 0x40023808) APB Low speed prescaler  (APB1) </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CFGR >> 10) & 0x7), ((RCC_CFGR = (RCC_CFGR & ~(0x7UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RCC_CFGR_PPRE2  -----------------------------------
// SVD Line: 3092

//  <item> SFDITEM_FIELD__RCC_CFGR_PPRE2
//    <name> PPRE2 </name>
//    <rw> 
//    <i> [Bits 15..13] RW (@ 0x40023808) APB high-speed prescaler  (APB2) </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CFGR >> 13) & 0x7), ((RCC_CFGR = (RCC_CFGR & ~(0x7UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RCC_CFGR_RTCPRE  ----------------------------------
// SVD Line: 3100

//  <item> SFDITEM_FIELD__RCC_CFGR_RTCPRE
//    <name> RTCPRE </name>
//    <rw> 
//    <i> [Bits 20..16] RW (@ 0x40023808) HSE division factor for RTC  clock </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CFGR >> 16) & 0x1F), ((RCC_CFGR = (RCC_CFGR & ~(0x1FUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RCC_CFGR_MCO1  -----------------------------------
// SVD Line: 3108

//  <item> SFDITEM_FIELD__RCC_CFGR_MCO1
//    <name> MCO1 </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x40023808) Microcontroller clock output  1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CFGR >> 21) & 0x3), ((RCC_CFGR = (RCC_CFGR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: RCC_CFGR_MCO1PRE  ----------------------------------
// SVD Line: 3116

//  <item> SFDITEM_FIELD__RCC_CFGR_MCO1PRE
//    <name> MCO1PRE </name>
//    <rw> 
//    <i> [Bits 26..24] RW (@ 0x40023808) MCO1 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CFGR >> 24) & 0x7), ((RCC_CFGR = (RCC_CFGR & ~(0x7UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: RCC_CFGR_MCO2PRE  ----------------------------------
// SVD Line: 3123

//  <item> SFDITEM_FIELD__RCC_CFGR_MCO2PRE
//    <name> MCO2PRE </name>
//    <rw> 
//    <i> [Bits 29..27] RW (@ 0x40023808) MCO2 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CFGR >> 27) & 0x7), ((RCC_CFGR = (RCC_CFGR & ~(0x7UL << 27 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 27 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RCC_CFGR_MCO2  -----------------------------------
// SVD Line: 3130

//  <item> SFDITEM_FIELD__RCC_CFGR_MCO2
//    <name> MCO2 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40023808) Microcontroller clock output  2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CFGR >> 30) & 0x3), ((RCC_CFGR = (RCC_CFGR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RCC_CFGR  ------------------------------------
// SVD Line: 3027

//  <rtree> SFDITEM_REG__RCC_CFGR
//    <name> CFGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023808) clock configuration register </i>
//    <loc> ( (unsigned int)((RCC_CFGR >> 0) & 0xFFFFFFFF), ((RCC_CFGR = (RCC_CFGR & ~(0xFF7FFFF3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF7FFFF3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_CFGR_SW0 </item>
//    <item> SFDITEM_FIELD__RCC_CFGR_SW1 </item>
//    <item> SFDITEM_FIELD__RCC_CFGR_SWS0 </item>
//    <item> SFDITEM_FIELD__RCC_CFGR_SWS1 </item>
//    <item> SFDITEM_FIELD__RCC_CFGR_HPRE </item>
//    <item> SFDITEM_FIELD__RCC_CFGR_MCO1EN </item>
//    <item> SFDITEM_FIELD__RCC_CFGR_MCO2EN </item>
//    <item> SFDITEM_FIELD__RCC_CFGR_PPRE1 </item>
//    <item> SFDITEM_FIELD__RCC_CFGR_PPRE2 </item>
//    <item> SFDITEM_FIELD__RCC_CFGR_RTCPRE </item>
//    <item> SFDITEM_FIELD__RCC_CFGR_MCO1 </item>
//    <item> SFDITEM_FIELD__RCC_CFGR_MCO1PRE </item>
//    <item> SFDITEM_FIELD__RCC_CFGR_MCO2PRE </item>
//    <item> SFDITEM_FIELD__RCC_CFGR_MCO2 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RCC_CIR  ---------------------------------
// SVD Line: 3140

unsigned int RCC_CIR __AT (0x4002380C);



// --------------------------------  Field Item: RCC_CIR_CSSC  ------------------------------------
// SVD Line: 3148

//  <item> SFDITEM_FIELD__RCC_CIR_CSSC
//    <name> CSSC </name>
//    <w> 
//    <i> [Bit 23] WO (@ 0x4002380C) Clock security system interrupt  clear </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.23..23> CSSC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_CIR_PLLI2SRDYC  ---------------------------------
// SVD Line: 3156

//  <item> SFDITEM_FIELD__RCC_CIR_PLLI2SRDYC
//    <name> PLLI2SRDYC </name>
//    <w> 
//    <i> [Bit 21] WO (@ 0x4002380C) PLLI2S ready interrupt  clear </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.21..21> PLLI2SRDYC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CIR_PLLRDYC  ----------------------------------
// SVD Line: 3164

//  <item> SFDITEM_FIELD__RCC_CIR_PLLRDYC
//    <name> PLLRDYC </name>
//    <w> 
//    <i> [Bit 20] WO (@ 0x4002380C) Main PLL(PLL) ready interrupt  clear </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.20..20> PLLRDYC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CIR_HSERDYC  ----------------------------------
// SVD Line: 3172

//  <item> SFDITEM_FIELD__RCC_CIR_HSERDYC
//    <name> HSERDYC </name>
//    <w> 
//    <i> [Bit 19] WO (@ 0x4002380C) HSE ready interrupt clear </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.19..19> HSERDYC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CIR_HSIRDYC  ----------------------------------
// SVD Line: 3179

//  <item> SFDITEM_FIELD__RCC_CIR_HSIRDYC
//    <name> HSIRDYC </name>
//    <w> 
//    <i> [Bit 18] WO (@ 0x4002380C) HSI ready interrupt clear </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.18..18> HSIRDYC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CIR_LSERDYC  ----------------------------------
// SVD Line: 3186

//  <item> SFDITEM_FIELD__RCC_CIR_LSERDYC
//    <name> LSERDYC </name>
//    <w> 
//    <i> [Bit 17] WO (@ 0x4002380C) LSE ready interrupt clear </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.17..17> LSERDYC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CIR_LSIRDYC  ----------------------------------
// SVD Line: 3193

//  <item> SFDITEM_FIELD__RCC_CIR_LSIRDYC
//    <name> LSIRDYC </name>
//    <w> 
//    <i> [Bit 16] WO (@ 0x4002380C) LSI ready interrupt clear </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.16..16> LSIRDYC
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CIR_PLLRDYIE  ----------------------------------
// SVD Line: 3200

//  <item> SFDITEM_FIELD__RCC_CIR_PLLRDYIE
//    <name> PLLRDYIE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4002380C) Main PLL (PLL) ready interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.12..12> PLLRDYIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CIR_HSERDYIE  ----------------------------------
// SVD Line: 3208

//  <item> SFDITEM_FIELD__RCC_CIR_HSERDYIE
//    <name> HSERDYIE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4002380C) HSE ready interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.11..11> HSERDYIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CIR_HSIRDYIE  ----------------------------------
// SVD Line: 3215

//  <item> SFDITEM_FIELD__RCC_CIR_HSIRDYIE
//    <name> HSIRDYIE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4002380C) HSI ready interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.10..10> HSIRDYIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CIR_LSERDYIE  ----------------------------------
// SVD Line: 3222

//  <item> SFDITEM_FIELD__RCC_CIR_LSERDYIE
//    <name> LSERDYIE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4002380C) LSE ready interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.9..9> LSERDYIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CIR_LSIRDYIE  ----------------------------------
// SVD Line: 3229

//  <item> SFDITEM_FIELD__RCC_CIR_LSIRDYIE
//    <name> LSIRDYIE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4002380C) LSI ready interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.8..8> LSIRDYIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CIR_CSSF  ------------------------------------
// SVD Line: 3236

//  <item> SFDITEM_FIELD__RCC_CIR_CSSF
//    <name> CSSF </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x4002380C) Clock security system interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.7..7> CSSF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CIR_PLLRDYF  ----------------------------------
// SVD Line: 3244

//  <item> SFDITEM_FIELD__RCC_CIR_PLLRDYF
//    <name> PLLRDYF </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x4002380C) Main PLL (PLL) ready interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.4..4> PLLRDYF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CIR_HSERDYF  ----------------------------------
// SVD Line: 3252

//  <item> SFDITEM_FIELD__RCC_CIR_HSERDYF
//    <name> HSERDYF </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x4002380C) HSE ready interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.3..3> HSERDYF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CIR_HSIRDYF  ----------------------------------
// SVD Line: 3259

//  <item> SFDITEM_FIELD__RCC_CIR_HSIRDYF
//    <name> HSIRDYF </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x4002380C) HSI ready interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.2..2> HSIRDYF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CIR_LSERDYF  ----------------------------------
// SVD Line: 3266

//  <item> SFDITEM_FIELD__RCC_CIR_LSERDYF
//    <name> LSERDYF </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x4002380C) LSE ready interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.1..1> LSERDYF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CIR_LSIRDYF  ----------------------------------
// SVD Line: 3273

//  <item> SFDITEM_FIELD__RCC_CIR_LSIRDYF
//    <name> LSIRDYF </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x4002380C) LSI ready interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.0..0> LSIRDYF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: RCC_CIR  ------------------------------------
// SVD Line: 3140

//  <rtree> SFDITEM_REG__RCC_CIR
//    <name> CIR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002380C) clock interrupt register </i>
//    <loc> ( (unsigned int)((RCC_CIR >> 0) & 0xFFFFFFFF), ((RCC_CIR = (RCC_CIR & ~(0xBF1F00UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xBF1F00) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_CIR_CSSC </item>
//    <item> SFDITEM_FIELD__RCC_CIR_PLLI2SRDYC </item>
//    <item> SFDITEM_FIELD__RCC_CIR_PLLRDYC </item>
//    <item> SFDITEM_FIELD__RCC_CIR_HSERDYC </item>
//    <item> SFDITEM_FIELD__RCC_CIR_HSIRDYC </item>
//    <item> SFDITEM_FIELD__RCC_CIR_LSERDYC </item>
//    <item> SFDITEM_FIELD__RCC_CIR_LSIRDYC </item>
//    <item> SFDITEM_FIELD__RCC_CIR_PLLRDYIE </item>
//    <item> SFDITEM_FIELD__RCC_CIR_HSERDYIE </item>
//    <item> SFDITEM_FIELD__RCC_CIR_HSIRDYIE </item>
//    <item> SFDITEM_FIELD__RCC_CIR_LSERDYIE </item>
//    <item> SFDITEM_FIELD__RCC_CIR_LSIRDYIE </item>
//    <item> SFDITEM_FIELD__RCC_CIR_CSSF </item>
//    <item> SFDITEM_FIELD__RCC_CIR_PLLRDYF </item>
//    <item> SFDITEM_FIELD__RCC_CIR_HSERDYF </item>
//    <item> SFDITEM_FIELD__RCC_CIR_HSIRDYF </item>
//    <item> SFDITEM_FIELD__RCC_CIR_LSERDYF </item>
//    <item> SFDITEM_FIELD__RCC_CIR_LSIRDYF </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_AHB1RSTR  ------------------------------
// SVD Line: 3282

unsigned int RCC_AHB1RSTR __AT (0x40023810);



// ----------------------------  Field Item: RCC_AHB1RSTR_GPIOARST  -------------------------------
// SVD Line: 3291

//  <item> SFDITEM_FIELD__RCC_AHB1RSTR_GPIOARST
//    <name> GPIOARST </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40023810) IO port A reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1RSTR ) </loc>
//      <o.0..0> GPIOARST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_AHB1RSTR_GPIOBRST  -------------------------------
// SVD Line: 3297

//  <item> SFDITEM_FIELD__RCC_AHB1RSTR_GPIOBRST
//    <name> GPIOBRST </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40023810) IO port B reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1RSTR ) </loc>
//      <o.1..1> GPIOBRST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_AHB1RSTR_GPIOCRST  -------------------------------
// SVD Line: 3303

//  <item> SFDITEM_FIELD__RCC_AHB1RSTR_GPIOCRST
//    <name> GPIOCRST </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40023810) IO port C reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1RSTR ) </loc>
//      <o.2..2> GPIOCRST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_AHB1RSTR_GPIOHRST  -------------------------------
// SVD Line: 3309

//  <item> SFDITEM_FIELD__RCC_AHB1RSTR_GPIOHRST
//    <name> GPIOHRST </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40023810) IO port H reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1RSTR ) </loc>
//      <o.7..7> GPIOHRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_AHB1RSTR_CRCRST  --------------------------------
// SVD Line: 3315

//  <item> SFDITEM_FIELD__RCC_AHB1RSTR_CRCRST
//    <name> CRCRST </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40023810) CRC reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1RSTR ) </loc>
//      <o.12..12> CRCRST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_AHB1RSTR_DMA1RST  --------------------------------
// SVD Line: 3321

//  <item> SFDITEM_FIELD__RCC_AHB1RSTR_DMA1RST
//    <name> DMA1RST </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40023810) DMA2 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1RSTR ) </loc>
//      <o.21..21> DMA1RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_AHB1RSTR_DMA2RST  --------------------------------
// SVD Line: 3327

//  <item> SFDITEM_FIELD__RCC_AHB1RSTR_DMA2RST
//    <name> DMA2RST </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40023810) DMA2 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1RSTR ) </loc>
//      <o.22..22> DMA2RST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_AHB1RSTR_RNGRST  --------------------------------
// SVD Line: 3333

//  <item> SFDITEM_FIELD__RCC_AHB1RSTR_RNGRST
//    <name> RNGRST </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40023810) RNGRST </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1RSTR ) </loc>
//      <o.31..31> RNGRST
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: RCC_AHB1RSTR  ----------------------------------
// SVD Line: 3282

//  <rtree> SFDITEM_REG__RCC_AHB1RSTR
//    <name> AHB1RSTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023810) AHB1 peripheral reset register </i>
//    <loc> ( (unsigned int)((RCC_AHB1RSTR >> 0) & 0xFFFFFFFF), ((RCC_AHB1RSTR = (RCC_AHB1RSTR & ~(0x80601087UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x80601087) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_AHB1RSTR_GPIOARST </item>
//    <item> SFDITEM_FIELD__RCC_AHB1RSTR_GPIOBRST </item>
//    <item> SFDITEM_FIELD__RCC_AHB1RSTR_GPIOCRST </item>
//    <item> SFDITEM_FIELD__RCC_AHB1RSTR_GPIOHRST </item>
//    <item> SFDITEM_FIELD__RCC_AHB1RSTR_CRCRST </item>
//    <item> SFDITEM_FIELD__RCC_AHB1RSTR_DMA1RST </item>
//    <item> SFDITEM_FIELD__RCC_AHB1RSTR_DMA2RST </item>
//    <item> SFDITEM_FIELD__RCC_AHB1RSTR_RNGRST </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_APB1RSTR  ------------------------------
// SVD Line: 3341

unsigned int RCC_APB1RSTR __AT (0x40023820);



// ----------------------------  Field Item: RCC_APB1RSTR_TIM5RST  --------------------------------
// SVD Line: 3350

//  <item> SFDITEM_FIELD__RCC_APB1RSTR_TIM5RST
//    <name> TIM5RST </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40023820) TIM5 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR ) </loc>
//      <o.3..3> TIM5RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1RSTR_TIM6RST  --------------------------------
// SVD Line: 3356

//  <item> SFDITEM_FIELD__RCC_APB1RSTR_TIM6RST
//    <name> TIM6RST </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40023820) TIM6 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR ) </loc>
//      <o.4..4> TIM6RST
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB1RSTR_LPTIM1RST  -------------------------------
// SVD Line: 3362

//  <item> SFDITEM_FIELD__RCC_APB1RSTR_LPTIM1RST
//    <name> LPTIM1RST </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40023820) LPTIM1 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR ) </loc>
//      <o.9..9> LPTIM1RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1RSTR_WWDGRST  --------------------------------
// SVD Line: 3368

//  <item> SFDITEM_FIELD__RCC_APB1RSTR_WWDGRST
//    <name> WWDGRST </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40023820) Window watchdog reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR ) </loc>
//      <o.11..11> WWDGRST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1RSTR_SPI2RST  --------------------------------
// SVD Line: 3374

//  <item> SFDITEM_FIELD__RCC_APB1RSTR_SPI2RST
//    <name> SPI2RST </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40023820) SPI 2 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR ) </loc>
//      <o.14..14> SPI2RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1RSTR_UART2RST  -------------------------------
// SVD Line: 3380

//  <item> SFDITEM_FIELD__RCC_APB1RSTR_UART2RST
//    <name> UART2RST </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40023820) USART 2 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR ) </loc>
//      <o.17..17> UART2RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1RSTR_I2C1RST  --------------------------------
// SVD Line: 3386

//  <item> SFDITEM_FIELD__RCC_APB1RSTR_I2C1RST
//    <name> I2C1RST </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40023820) I2C 1 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR ) </loc>
//      <o.21..21> I2C1RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1RSTR_I2C2RST  --------------------------------
// SVD Line: 3392

//  <item> SFDITEM_FIELD__RCC_APB1RSTR_I2C2RST
//    <name> I2C2RST </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40023820) I2C 2 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR ) </loc>
//      <o.22..22> I2C2RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1RSTR_I2C4RST  --------------------------------
// SVD Line: 3398

//  <item> SFDITEM_FIELD__RCC_APB1RSTR_I2C4RST
//    <name> I2C4RST </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40023820) I2C4 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR ) </loc>
//      <o.24..24> I2C4RST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB1RSTR_PWRRST  --------------------------------
// SVD Line: 3404

//  <item> SFDITEM_FIELD__RCC_APB1RSTR_PWRRST
//    <name> PWRRST </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40023820) Power interface reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR ) </loc>
//      <o.28..28> PWRRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB1RSTR_DACRST  --------------------------------
// SVD Line: 3410

//  <item> SFDITEM_FIELD__RCC_APB1RSTR_DACRST
//    <name> DACRST </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40023820) DAC reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR ) </loc>
//      <o.29..29> DACRST
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: RCC_APB1RSTR  ----------------------------------
// SVD Line: 3341

//  <rtree> SFDITEM_REG__RCC_APB1RSTR
//    <name> APB1RSTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023820) APB1 peripheral reset register </i>
//    <loc> ( (unsigned int)((RCC_APB1RSTR >> 0) & 0xFFFFFFFF), ((RCC_APB1RSTR = (RCC_APB1RSTR & ~(0x31624A18UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x31624A18) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR_TIM5RST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR_TIM6RST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR_LPTIM1RST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR_WWDGRST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR_SPI2RST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR_UART2RST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR_I2C1RST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR_I2C2RST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR_I2C4RST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR_PWRRST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR_DACRST </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_APB2RSTR  ------------------------------
// SVD Line: 3418

unsigned int RCC_APB2RSTR __AT (0x40023824);



// ----------------------------  Field Item: RCC_APB2RSTR_TIM11RST  -------------------------------
// SVD Line: 3427

//  <item> SFDITEM_FIELD__RCC_APB2RSTR_TIM11RST
//    <name> TIM11RST </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40023824) TIM11 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2RSTR ) </loc>
//      <o.18..18> TIM11RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB2RSTR_TIM9RST  --------------------------------
// SVD Line: 3433

//  <item> SFDITEM_FIELD__RCC_APB2RSTR_TIM9RST
//    <name> TIM9RST </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40023824) TIM9 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2RSTR ) </loc>
//      <o.16..16> TIM9RST
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB2RSTR_SYSCFGRST  -------------------------------
// SVD Line: 3439

//  <item> SFDITEM_FIELD__RCC_APB2RSTR_SYSCFGRST
//    <name> SYSCFGRST </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40023824) System configuration controller  reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2RSTR ) </loc>
//      <o.14..14> SYSCFGRST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB2RSTR_SPI1RST  --------------------------------
// SVD Line: 3446

//  <item> SFDITEM_FIELD__RCC_APB2RSTR_SPI1RST
//    <name> SPI1RST </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40023824) SPI 1 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2RSTR ) </loc>
//      <o.12..12> SPI1RST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB2RSTR_ADCRST  --------------------------------
// SVD Line: 3452

//  <item> SFDITEM_FIELD__RCC_APB2RSTR_ADCRST
//    <name> ADCRST </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40023824) ADC interface reset (common to all  ADCs) </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2RSTR ) </loc>
//      <o.8..8> ADCRST
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB2RSTR_USART6RST  -------------------------------
// SVD Line: 3459

//  <item> SFDITEM_FIELD__RCC_APB2RSTR_USART6RST
//    <name> USART6RST </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40023824) USART6 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2RSTR ) </loc>
//      <o.5..5> USART6RST
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB2RSTR_USART1RST  -------------------------------
// SVD Line: 3465

//  <item> SFDITEM_FIELD__RCC_APB2RSTR_USART1RST
//    <name> USART1RST </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40023824) USART1 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2RSTR ) </loc>
//      <o.4..4> USART1RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB2RSTR_TIM1RST  --------------------------------
// SVD Line: 3471

//  <item> SFDITEM_FIELD__RCC_APB2RSTR_TIM1RST
//    <name> TIM1RST </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40023824) TIM1 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2RSTR ) </loc>
//      <o.0..0> TIM1RST
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: RCC_APB2RSTR  ----------------------------------
// SVD Line: 3418

//  <rtree> SFDITEM_REG__RCC_APB2RSTR
//    <name> APB2RSTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023824) APB2 peripheral reset register </i>
//    <loc> ( (unsigned int)((RCC_APB2RSTR >> 0) & 0xFFFFFFFF), ((RCC_APB2RSTR = (RCC_APB2RSTR & ~(0x55131UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x55131) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_APB2RSTR_TIM11RST </item>
//    <item> SFDITEM_FIELD__RCC_APB2RSTR_TIM9RST </item>
//    <item> SFDITEM_FIELD__RCC_APB2RSTR_SYSCFGRST </item>
//    <item> SFDITEM_FIELD__RCC_APB2RSTR_SPI1RST </item>
//    <item> SFDITEM_FIELD__RCC_APB2RSTR_ADCRST </item>
//    <item> SFDITEM_FIELD__RCC_APB2RSTR_USART6RST </item>
//    <item> SFDITEM_FIELD__RCC_APB2RSTR_USART1RST </item>
//    <item> SFDITEM_FIELD__RCC_APB2RSTR_TIM1RST </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_AHB1ENR  -------------------------------
// SVD Line: 3479

unsigned int RCC_AHB1ENR __AT (0x40023830);



// -----------------------------  Field Item: RCC_AHB1ENR_GPIOAEN  --------------------------------
// SVD Line: 3488

//  <item> SFDITEM_FIELD__RCC_AHB1ENR_GPIOAEN
//    <name> GPIOAEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40023830) IO port A clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1ENR ) </loc>
//      <o.0..0> GPIOAEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_AHB1ENR_GPIOBEN  --------------------------------
// SVD Line: 3494

//  <item> SFDITEM_FIELD__RCC_AHB1ENR_GPIOBEN
//    <name> GPIOBEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40023830) IO port B clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1ENR ) </loc>
//      <o.1..1> GPIOBEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_AHB1ENR_GPIOCEN  --------------------------------
// SVD Line: 3500

//  <item> SFDITEM_FIELD__RCC_AHB1ENR_GPIOCEN
//    <name> GPIOCEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40023830) IO port C clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1ENR ) </loc>
//      <o.2..2> GPIOCEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_AHB1ENR_GPIOHEN  --------------------------------
// SVD Line: 3506

//  <item> SFDITEM_FIELD__RCC_AHB1ENR_GPIOHEN
//    <name> GPIOHEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40023830) IO port H clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1ENR ) </loc>
//      <o.7..7> GPIOHEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_AHB1ENR_CRCEN  ---------------------------------
// SVD Line: 3512

//  <item> SFDITEM_FIELD__RCC_AHB1ENR_CRCEN
//    <name> CRCEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40023830) CRC clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1ENR ) </loc>
//      <o.12..12> CRCEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_AHB1ENR_DMA1EN  ---------------------------------
// SVD Line: 3518

//  <item> SFDITEM_FIELD__RCC_AHB1ENR_DMA1EN
//    <name> DMA1EN </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40023830) DMA1 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1ENR ) </loc>
//      <o.21..21> DMA1EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_AHB1ENR_DMA2EN  ---------------------------------
// SVD Line: 3524

//  <item> SFDITEM_FIELD__RCC_AHB1ENR_DMA2EN
//    <name> DMA2EN </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40023830) DMA2 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1ENR ) </loc>
//      <o.22..22> DMA2EN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_AHB1ENR_RNGEN  ---------------------------------
// SVD Line: 3530

//  <item> SFDITEM_FIELD__RCC_AHB1ENR_RNGEN
//    <name> RNGEN </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40023830) RNG clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1ENR ) </loc>
//      <o.31..31> RNGEN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: RCC_AHB1ENR  ----------------------------------
// SVD Line: 3479

//  <rtree> SFDITEM_REG__RCC_AHB1ENR
//    <name> AHB1ENR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023830) AHB1 peripheral clock register </i>
//    <loc> ( (unsigned int)((RCC_AHB1ENR >> 0) & 0xFFFFFFFF), ((RCC_AHB1ENR = (RCC_AHB1ENR & ~(0x80601087UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x80601087) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_AHB1ENR_GPIOAEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1ENR_GPIOBEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1ENR_GPIOCEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1ENR_GPIOHEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1ENR_CRCEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1ENR_DMA1EN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1ENR_DMA2EN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1ENR_RNGEN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_APB1ENR  -------------------------------
// SVD Line: 3538

unsigned int RCC_APB1ENR __AT (0x40023840);



// -----------------------------  Field Item: RCC_APB1ENR_TIM5EN  ---------------------------------
// SVD Line: 3548

//  <item> SFDITEM_FIELD__RCC_APB1ENR_TIM5EN
//    <name> TIM5EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40023840) TIM5 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR ) </loc>
//      <o.3..3> TIM5EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB1ENR_TIM6EN  ---------------------------------
// SVD Line: 3554

//  <item> SFDITEM_FIELD__RCC_APB1ENR_TIM6EN
//    <name> TIM6EN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40023840) TIM6 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR ) </loc>
//      <o.4..4> TIM6EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1ENR_LPTIM1EN  --------------------------------
// SVD Line: 3560

//  <item> SFDITEM_FIELD__RCC_APB1ENR_LPTIM1EN
//    <name> LPTIM1EN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40023840) LPTIM1 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR ) </loc>
//      <o.9..9> LPTIM1EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1ENR_RTCAPBEN  --------------------------------
// SVD Line: 3566

//  <item> SFDITEM_FIELD__RCC_APB1ENR_RTCAPBEN
//    <name> RTCAPBEN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40023840) RTC APB clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR ) </loc>
//      <o.10..10> RTCAPBEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB1ENR_WWDGEN  ---------------------------------
// SVD Line: 3572

//  <item> SFDITEM_FIELD__RCC_APB1ENR_WWDGEN
//    <name> WWDGEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40023840) Window watchdog clock  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR ) </loc>
//      <o.11..11> WWDGEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB1ENR_SPI2EN  ---------------------------------
// SVD Line: 3579

//  <item> SFDITEM_FIELD__RCC_APB1ENR_SPI2EN
//    <name> SPI2EN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40023840) SPI2 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR ) </loc>
//      <o.14..14> SPI2EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1ENR_USART2EN  --------------------------------
// SVD Line: 3585

//  <item> SFDITEM_FIELD__RCC_APB1ENR_USART2EN
//    <name> USART2EN </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40023840) USART 2 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR ) </loc>
//      <o.17..17> USART2EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB1ENR_I2C1EN  ---------------------------------
// SVD Line: 3591

//  <item> SFDITEM_FIELD__RCC_APB1ENR_I2C1EN
//    <name> I2C1EN </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40023840) I2C1 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR ) </loc>
//      <o.21..21> I2C1EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB1ENR_I2C2EN  ---------------------------------
// SVD Line: 3597

//  <item> SFDITEM_FIELD__RCC_APB1ENR_I2C2EN
//    <name> I2C2EN </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40023840) I2C2 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR ) </loc>
//      <o.22..22> I2C2EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB1ENR_I2C4EN  ---------------------------------
// SVD Line: 3603

//  <item> SFDITEM_FIELD__RCC_APB1ENR_I2C4EN
//    <name> I2C4EN </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40023840) I2C4 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR ) </loc>
//      <o.24..24> I2C4EN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_APB1ENR_PWREN  ---------------------------------
// SVD Line: 3609

//  <item> SFDITEM_FIELD__RCC_APB1ENR_PWREN
//    <name> PWREN </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40023840) Power interface clock  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR ) </loc>
//      <o.28..28> PWREN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_APB1ENR_DACEN  ---------------------------------
// SVD Line: 3616

//  <item> SFDITEM_FIELD__RCC_APB1ENR_DACEN
//    <name> DACEN </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40023840) DAC interface clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR ) </loc>
//      <o.29..29> DACEN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: RCC_APB1ENR  ----------------------------------
// SVD Line: 3538

//  <rtree> SFDITEM_REG__RCC_APB1ENR
//    <name> APB1ENR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023840) APB1 peripheral clock enable  register </i>
//    <loc> ( (unsigned int)((RCC_APB1ENR >> 0) & 0xFFFFFFFF), ((RCC_APB1ENR = (RCC_APB1ENR & ~(0x31624E18UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x31624E18) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_APB1ENR_TIM5EN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR_TIM6EN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR_LPTIM1EN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR_RTCAPBEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR_WWDGEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR_SPI2EN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR_USART2EN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR_I2C1EN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR_I2C2EN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR_I2C4EN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR_PWREN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR_DACEN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_APB2ENR  -------------------------------
// SVD Line: 3624

unsigned int RCC_APB2ENR __AT (0x40023844);



// -----------------------------  Field Item: RCC_APB2ENR_TIM1EN  ---------------------------------
// SVD Line: 3634

//  <item> SFDITEM_FIELD__RCC_APB2ENR_TIM1EN
//    <name> TIM1EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40023844) TIM1 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2ENR ) </loc>
//      <o.0..0> TIM1EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB2ENR_USART1EN  --------------------------------
// SVD Line: 3640

//  <item> SFDITEM_FIELD__RCC_APB2ENR_USART1EN
//    <name> USART1EN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40023844) USART1 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2ENR ) </loc>
//      <o.4..4> USART1EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB2ENR_USART6EN  --------------------------------
// SVD Line: 3646

//  <item> SFDITEM_FIELD__RCC_APB2ENR_USART6EN
//    <name> USART6EN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40023844) USART6 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2ENR ) </loc>
//      <o.5..5> USART6EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB2ENR_ADC1EN  ---------------------------------
// SVD Line: 3652

//  <item> SFDITEM_FIELD__RCC_APB2ENR_ADC1EN
//    <name> ADC1EN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40023844) ADC1 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2ENR ) </loc>
//      <o.8..8> ADC1EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB2ENR_SPI1EN  ---------------------------------
// SVD Line: 3658

//  <item> SFDITEM_FIELD__RCC_APB2ENR_SPI1EN
//    <name> SPI1EN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40023844) SPI1 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2ENR ) </loc>
//      <o.12..12> SPI1EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB2ENR_SYSCFGEN  --------------------------------
// SVD Line: 3664

//  <item> SFDITEM_FIELD__RCC_APB2ENR_SYSCFGEN
//    <name> SYSCFGEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40023844) System configuration controller clock  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2ENR ) </loc>
//      <o.14..14> SYSCFGEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB2ENR_EXTITEN  --------------------------------
// SVD Line: 3671

//  <item> SFDITEM_FIELD__RCC_APB2ENR_EXTITEN
//    <name> EXTITEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40023844) EXTI ans external IT clock  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2ENR ) </loc>
//      <o.15..15> EXTITEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB2ENR_TIM9EN  ---------------------------------
// SVD Line: 3678

//  <item> SFDITEM_FIELD__RCC_APB2ENR_TIM9EN
//    <name> TIM9EN </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40023844) TIM9 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2ENR ) </loc>
//      <o.16..16> TIM9EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB2ENR_TIM11EN  --------------------------------
// SVD Line: 3684

//  <item> SFDITEM_FIELD__RCC_APB2ENR_TIM11EN
//    <name> TIM11EN </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40023844) TIM11 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2ENR ) </loc>
//      <o.18..18> TIM11EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB2ENR_SPI5EN  ---------------------------------
// SVD Line: 3690

//  <item> SFDITEM_FIELD__RCC_APB2ENR_SPI5EN
//    <name> SPI5EN </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40023844) SPI5 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2ENR ) </loc>
//      <o.20..20> SPI5EN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: RCC_APB2ENR  ----------------------------------
// SVD Line: 3624

//  <rtree> SFDITEM_REG__RCC_APB2ENR
//    <name> APB2ENR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023844) APB2 peripheral clock enable  register </i>
//    <loc> ( (unsigned int)((RCC_APB2ENR >> 0) & 0xFFFFFFFF), ((RCC_APB2ENR = (RCC_APB2ENR & ~(0x15D131UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x15D131) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_APB2ENR_TIM1EN </item>
//    <item> SFDITEM_FIELD__RCC_APB2ENR_USART1EN </item>
//    <item> SFDITEM_FIELD__RCC_APB2ENR_USART6EN </item>
//    <item> SFDITEM_FIELD__RCC_APB2ENR_ADC1EN </item>
//    <item> SFDITEM_FIELD__RCC_APB2ENR_SPI1EN </item>
//    <item> SFDITEM_FIELD__RCC_APB2ENR_SYSCFGEN </item>
//    <item> SFDITEM_FIELD__RCC_APB2ENR_EXTITEN </item>
//    <item> SFDITEM_FIELD__RCC_APB2ENR_TIM9EN </item>
//    <item> SFDITEM_FIELD__RCC_APB2ENR_TIM11EN </item>
//    <item> SFDITEM_FIELD__RCC_APB2ENR_SPI5EN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: RCC_AHB1LPENR  ------------------------------
// SVD Line: 3698

unsigned int RCC_AHB1LPENR __AT (0x40023850);



// ---------------------------  Field Item: RCC_AHB1LPENR_GPIOALPEN  ------------------------------
// SVD Line: 3708

//  <item> SFDITEM_FIELD__RCC_AHB1LPENR_GPIOALPEN
//    <name> GPIOALPEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40023850) IO port A clock enable during sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1LPENR ) </loc>
//      <o.0..0> GPIOALPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_AHB1LPENR_GPIOBLPEN  ------------------------------
// SVD Line: 3715

//  <item> SFDITEM_FIELD__RCC_AHB1LPENR_GPIOBLPEN
//    <name> GPIOBLPEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40023850) IO port B clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1LPENR ) </loc>
//      <o.1..1> GPIOBLPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_AHB1LPENR_GPIOCLPEN  ------------------------------
// SVD Line: 3722

//  <item> SFDITEM_FIELD__RCC_AHB1LPENR_GPIOCLPEN
//    <name> GPIOCLPEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40023850) IO port C clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1LPENR ) </loc>
//      <o.2..2> GPIOCLPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_AHB1LPENR_GPIOHLPEN  ------------------------------
// SVD Line: 3729

//  <item> SFDITEM_FIELD__RCC_AHB1LPENR_GPIOHLPEN
//    <name> GPIOHLPEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40023850) IO port H clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1LPENR ) </loc>
//      <o.7..7> GPIOHLPEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_AHB1LPENR_CRCLPEN  -------------------------------
// SVD Line: 3736

//  <item> SFDITEM_FIELD__RCC_AHB1LPENR_CRCLPEN
//    <name> CRCLPEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40023850) CRC clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1LPENR ) </loc>
//      <o.12..12> CRCLPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_AHB1LPENR_FLITFLPEN  ------------------------------
// SVD Line: 3743

//  <item> SFDITEM_FIELD__RCC_AHB1LPENR_FLITFLPEN
//    <name> FLITFLPEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40023850) Flash interface clock enable during  Sleep mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1LPENR ) </loc>
//      <o.15..15> FLITFLPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_AHB1LPENR_SRAM1LPEN  ------------------------------
// SVD Line: 3750

//  <item> SFDITEM_FIELD__RCC_AHB1LPENR_SRAM1LPEN
//    <name> SRAM1LPEN </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40023850) SRAM 1interface clock enable during  Sleep mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1LPENR ) </loc>
//      <o.16..16> SRAM1LPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_AHB1LPENR_DMA1LPEN  -------------------------------
// SVD Line: 3757

//  <item> SFDITEM_FIELD__RCC_AHB1LPENR_DMA1LPEN
//    <name> DMA1LPEN </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40023850) DMA1 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1LPENR ) </loc>
//      <o.21..21> DMA1LPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_AHB1LPENR_DMA2LPEN  -------------------------------
// SVD Line: 3764

//  <item> SFDITEM_FIELD__RCC_AHB1LPENR_DMA2LPEN
//    <name> DMA2LPEN </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40023850) DMA2 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1LPENR ) </loc>
//      <o.22..22> DMA2LPEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_AHB1LPENR_RNGLPEN  -------------------------------
// SVD Line: 3771

//  <item> SFDITEM_FIELD__RCC_AHB1LPENR_RNGLPEN
//    <name> RNGLPEN </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40023850) RNG clock enable during sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1LPENR ) </loc>
//      <o.31..31> RNGLPEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: RCC_AHB1LPENR  ---------------------------------
// SVD Line: 3698

//  <rtree> SFDITEM_REG__RCC_AHB1LPENR
//    <name> AHB1LPENR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023850) AHB1 peripheral clock enable in low power  mode register </i>
//    <loc> ( (unsigned int)((RCC_AHB1LPENR >> 0) & 0xFFFFFFFF), ((RCC_AHB1LPENR = (RCC_AHB1LPENR & ~(0x80619087UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x80619087) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_AHB1LPENR_GPIOALPEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1LPENR_GPIOBLPEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1LPENR_GPIOCLPEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1LPENR_GPIOHLPEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1LPENR_CRCLPEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1LPENR_FLITFLPEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1LPENR_SRAM1LPEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1LPENR_DMA1LPEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1LPENR_DMA2LPEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1LPENR_RNGLPEN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: RCC_APB1LPENR  ------------------------------
// SVD Line: 3780

unsigned int RCC_APB1LPENR __AT (0x40023860);



// ---------------------------  Field Item: RCC_APB1LPENR_TIM5LPEN  -------------------------------
// SVD Line: 3790

//  <item> SFDITEM_FIELD__RCC_APB1LPENR_TIM5LPEN
//    <name> TIM5LPEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40023860) TIM5 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1LPENR ) </loc>
//      <o.3..3> TIM5LPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB1LPENR_TIM6LPEN  -------------------------------
// SVD Line: 3797

//  <item> SFDITEM_FIELD__RCC_APB1LPENR_TIM6LPEN
//    <name> TIM6LPEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40023860) TIM6 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1LPENR ) </loc>
//      <o.4..4> TIM6LPEN
//    </check>
//  </item>
//  


// --------------------------  Field Item: RCC_APB1LPENR_LPTIM1LPEN  ------------------------------
// SVD Line: 3804

//  <item> SFDITEM_FIELD__RCC_APB1LPENR_LPTIM1LPEN
//    <name> LPTIM1LPEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40023860) LPTIM1 clock enable during sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1LPENR ) </loc>
//      <o.9..9> LPTIM1LPEN
//    </check>
//  </item>
//  


// --------------------------  Field Item: RCC_APB1LPENR_RTCAPBLPEN  ------------------------------
// SVD Line: 3811

//  <item> SFDITEM_FIELD__RCC_APB1LPENR_RTCAPBLPEN
//    <name> RTCAPBLPEN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40023860) RTC APB clock enable during sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1LPENR ) </loc>
//      <o.10..10> RTCAPBLPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB1LPENR_WWDGLPEN  -------------------------------
// SVD Line: 3818

//  <item> SFDITEM_FIELD__RCC_APB1LPENR_WWDGLPEN
//    <name> WWDGLPEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40023860) Window watchdog clock enable during  Sleep mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1LPENR ) </loc>
//      <o.11..11> WWDGLPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB1LPENR_SPI2LPEN  -------------------------------
// SVD Line: 3825

//  <item> SFDITEM_FIELD__RCC_APB1LPENR_SPI2LPEN
//    <name> SPI2LPEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40023860) SPI2 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1LPENR ) </loc>
//      <o.14..14> SPI2LPEN
//    </check>
//  </item>
//  


// --------------------------  Field Item: RCC_APB1LPENR_USART2LPEN  ------------------------------
// SVD Line: 3832

//  <item> SFDITEM_FIELD__RCC_APB1LPENR_USART2LPEN
//    <name> USART2LPEN </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40023860) USART2 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1LPENR ) </loc>
//      <o.17..17> USART2LPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB1LPENR_I2C1LPEN  -------------------------------
// SVD Line: 3839

//  <item> SFDITEM_FIELD__RCC_APB1LPENR_I2C1LPEN
//    <name> I2C1LPEN </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40023860) I2C1 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1LPENR ) </loc>
//      <o.21..21> I2C1LPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB1LPENR_I2C2LPEN  -------------------------------
// SVD Line: 3846

//  <item> SFDITEM_FIELD__RCC_APB1LPENR_I2C2LPEN
//    <name> I2C2LPEN </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40023860) I2C2 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1LPENR ) </loc>
//      <o.22..22> I2C2LPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB1LPENR_I2C4LPEN  -------------------------------
// SVD Line: 3853

//  <item> SFDITEM_FIELD__RCC_APB1LPENR_I2C4LPEN
//    <name> I2C4LPEN </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40023860) I2C4 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1LPENR ) </loc>
//      <o.24..24> I2C4LPEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1LPENR_PWRLPEN  -------------------------------
// SVD Line: 3860

//  <item> SFDITEM_FIELD__RCC_APB1LPENR_PWRLPEN
//    <name> PWRLPEN </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40023860) Power interface clock enable during  Sleep mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1LPENR ) </loc>
//      <o.28..28> PWRLPEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1LPENR_DACLPEN  -------------------------------
// SVD Line: 3867

//  <item> SFDITEM_FIELD__RCC_APB1LPENR_DACLPEN
//    <name> DACLPEN </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40023860) DAC interface clock enable during sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1LPENR ) </loc>
//      <o.29..29> DACLPEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: RCC_APB1LPENR  ---------------------------------
// SVD Line: 3780

//  <rtree> SFDITEM_REG__RCC_APB1LPENR
//    <name> APB1LPENR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023860) APB1 peripheral clock enable in low power  mode register </i>
//    <loc> ( (unsigned int)((RCC_APB1LPENR >> 0) & 0xFFFFFFFF), ((RCC_APB1LPENR = (RCC_APB1LPENR & ~(0x31624E18UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x31624E18) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_APB1LPENR_TIM5LPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1LPENR_TIM6LPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1LPENR_LPTIM1LPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1LPENR_RTCAPBLPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1LPENR_WWDGLPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1LPENR_SPI2LPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1LPENR_USART2LPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1LPENR_I2C1LPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1LPENR_I2C2LPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1LPENR_I2C4LPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1LPENR_PWRLPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1LPENR_DACLPEN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: RCC_APB2LPENR  ------------------------------
// SVD Line: 3876

unsigned int RCC_APB2LPENR __AT (0x40023864);



// ---------------------------  Field Item: RCC_APB2LPENR_TIM1LPEN  -------------------------------
// SVD Line: 3886

//  <item> SFDITEM_FIELD__RCC_APB2LPENR_TIM1LPEN
//    <name> TIM1LPEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40023864) TIM1 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2LPENR ) </loc>
//      <o.0..0> TIM1LPEN
//    </check>
//  </item>
//  


// --------------------------  Field Item: RCC_APB2LPENR_USART1LPEN  ------------------------------
// SVD Line: 3893

//  <item> SFDITEM_FIELD__RCC_APB2LPENR_USART1LPEN
//    <name> USART1LPEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40023864) USART1 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2LPENR ) </loc>
//      <o.4..4> USART1LPEN
//    </check>
//  </item>
//  


// --------------------------  Field Item: RCC_APB2LPENR_USART6LPEN  ------------------------------
// SVD Line: 3900

//  <item> SFDITEM_FIELD__RCC_APB2LPENR_USART6LPEN
//    <name> USART6LPEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40023864) USART6 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2LPENR ) </loc>
//      <o.5..5> USART6LPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB2LPENR_ADC1LPEN  -------------------------------
// SVD Line: 3907

//  <item> SFDITEM_FIELD__RCC_APB2LPENR_ADC1LPEN
//    <name> ADC1LPEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40023864) ADC1 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2LPENR ) </loc>
//      <o.8..8> ADC1LPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB2LPENR_SDIOLPEN  -------------------------------
// SVD Line: 3914

//  <item> SFDITEM_FIELD__RCC_APB2LPENR_SDIOLPEN
//    <name> SDIOLPEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40023864) SDIO clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2LPENR ) </loc>
//      <o.11..11> SDIOLPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB2LPENR_SPI1LPEN  -------------------------------
// SVD Line: 3921

//  <item> SFDITEM_FIELD__RCC_APB2LPENR_SPI1LPEN
//    <name> SPI1LPEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40023864) SPI 1 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2LPENR ) </loc>
//      <o.12..12> SPI1LPEN
//    </check>
//  </item>
//  


// --------------------------  Field Item: RCC_APB2LPENR_SYSCFGLPEN  ------------------------------
// SVD Line: 3928

//  <item> SFDITEM_FIELD__RCC_APB2LPENR_SYSCFGLPEN
//    <name> SYSCFGLPEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40023864) System configuration controller clock  enable during Sleep mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2LPENR ) </loc>
//      <o.14..14> SYSCFGLPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB2LPENR_EXTITLPEN  ------------------------------
// SVD Line: 3935

//  <item> SFDITEM_FIELD__RCC_APB2LPENR_EXTITLPEN
//    <name> EXTITLPEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40023864) EXTI and External IT clock enable during  sleep mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2LPENR ) </loc>
//      <o.15..15> EXTITLPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB2LPENR_TIM9LPEN  -------------------------------
// SVD Line: 3942

//  <item> SFDITEM_FIELD__RCC_APB2LPENR_TIM9LPEN
//    <name> TIM9LPEN </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40023864) TIM9 clock enable during sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2LPENR ) </loc>
//      <o.16..16> TIM9LPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB2LPENR_TIM11LPEN  ------------------------------
// SVD Line: 3949

//  <item> SFDITEM_FIELD__RCC_APB2LPENR_TIM11LPEN
//    <name> TIM11LPEN </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40023864) TIM11 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2LPENR ) </loc>
//      <o.18..18> TIM11LPEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: RCC_APB2LPENR  ---------------------------------
// SVD Line: 3876

//  <rtree> SFDITEM_REG__RCC_APB2LPENR
//    <name> APB2LPENR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023864) APB2 peripheral clock enabled in low power  mode register </i>
//    <loc> ( (unsigned int)((RCC_APB2LPENR >> 0) & 0xFFFFFFFF), ((RCC_APB2LPENR = (RCC_APB2LPENR & ~(0x5D931UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x5D931) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_APB2LPENR_TIM1LPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB2LPENR_USART1LPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB2LPENR_USART6LPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB2LPENR_ADC1LPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB2LPENR_SDIOLPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB2LPENR_SPI1LPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB2LPENR_SYSCFGLPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB2LPENR_EXTITLPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB2LPENR_TIM9LPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB2LPENR_TIM11LPEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RCC_BDCR  --------------------------------
// SVD Line: 3958

unsigned int RCC_BDCR __AT (0x40023870);



// -------------------------------  Field Item: RCC_BDCR_BDRST  -----------------------------------
// SVD Line: 3966

//  <item> SFDITEM_FIELD__RCC_BDCR_BDRST
//    <name> BDRST </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40023870) Backup domain software  reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_BDCR ) </loc>
//      <o.16..16> BDRST
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_BDCR_RTCEN  -----------------------------------
// SVD Line: 3974

//  <item> SFDITEM_FIELD__RCC_BDCR_RTCEN
//    <name> RTCEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40023870) RTC clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_BDCR ) </loc>
//      <o.15..15> RTCEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_BDCR_RTCSEL1  ----------------------------------
// SVD Line: 3981

//  <item> SFDITEM_FIELD__RCC_BDCR_RTCSEL1
//    <name> RTCSEL1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40023870) RTC clock source selection </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_BDCR ) </loc>
//      <o.9..9> RTCSEL1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_BDCR_RTCSEL0  ----------------------------------
// SVD Line: 3988

//  <item> SFDITEM_FIELD__RCC_BDCR_RTCSEL0
//    <name> RTCSEL0 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40023870) RTC clock source selection </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_BDCR ) </loc>
//      <o.8..8> RTCSEL0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_BDCR_LSEBYP  ----------------------------------
// SVD Line: 3995

//  <item> SFDITEM_FIELD__RCC_BDCR_LSEBYP
//    <name> LSEBYP </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40023870) External low-speed oscillator  bypass </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_BDCR ) </loc>
//      <o.2..2> LSEBYP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_BDCR_LSERDY  ----------------------------------
// SVD Line: 4003

//  <item> SFDITEM_FIELD__RCC_BDCR_LSERDY
//    <name> LSERDY </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40023870) External low-speed oscillator  ready </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_BDCR ) </loc>
//      <o.1..1> LSERDY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_BDCR_LSEON  -----------------------------------
// SVD Line: 4011

//  <item> SFDITEM_FIELD__RCC_BDCR_LSEON
//    <name> LSEON </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40023870) External low-speed oscillator  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_BDCR ) </loc>
//      <o.0..0> LSEON
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RCC_BDCR  ------------------------------------
// SVD Line: 3958

//  <rtree> SFDITEM_REG__RCC_BDCR
//    <name> BDCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023870) Backup domain control register </i>
//    <loc> ( (unsigned int)((RCC_BDCR >> 0) & 0xFFFFFFFF), ((RCC_BDCR = (RCC_BDCR & ~(0x18305UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x18305) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_BDCR_BDRST </item>
//    <item> SFDITEM_FIELD__RCC_BDCR_RTCEN </item>
//    <item> SFDITEM_FIELD__RCC_BDCR_RTCSEL1 </item>
//    <item> SFDITEM_FIELD__RCC_BDCR_RTCSEL0 </item>
//    <item> SFDITEM_FIELD__RCC_BDCR_LSEBYP </item>
//    <item> SFDITEM_FIELD__RCC_BDCR_LSERDY </item>
//    <item> SFDITEM_FIELD__RCC_BDCR_LSEON </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RCC_CSR  ---------------------------------
// SVD Line: 4021

unsigned int RCC_CSR __AT (0x40023874);



// ------------------------------  Field Item: RCC_CSR_LPWRRSTF  ----------------------------------
// SVD Line: 4030

//  <item> SFDITEM_FIELD__RCC_CSR_LPWRRSTF
//    <name> LPWRRSTF </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40023874) Low-power reset flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CSR ) </loc>
//      <o.31..31> LPWRRSTF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CSR_WWDGRSTF  ----------------------------------
// SVD Line: 4037

//  <item> SFDITEM_FIELD__RCC_CSR_WWDGRSTF
//    <name> WWDGRSTF </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40023874) Window watchdog reset flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CSR ) </loc>
//      <o.30..30> WWDGRSTF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CSR_WDGRSTF  ----------------------------------
// SVD Line: 4044

//  <item> SFDITEM_FIELD__RCC_CSR_WDGRSTF
//    <name> WDGRSTF </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40023874) Independent watchdog reset  flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CSR ) </loc>
//      <o.29..29> WDGRSTF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CSR_SFTRSTF  ----------------------------------
// SVD Line: 4052

//  <item> SFDITEM_FIELD__RCC_CSR_SFTRSTF
//    <name> SFTRSTF </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40023874) Software reset flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CSR ) </loc>
//      <o.28..28> SFTRSTF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CSR_PORRSTF  ----------------------------------
// SVD Line: 4059

//  <item> SFDITEM_FIELD__RCC_CSR_PORRSTF
//    <name> PORRSTF </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40023874) POR/PDR reset flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CSR ) </loc>
//      <o.27..27> PORRSTF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CSR_PADRSTF  ----------------------------------
// SVD Line: 4066

//  <item> SFDITEM_FIELD__RCC_CSR_PADRSTF
//    <name> PADRSTF </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40023874) PIN reset flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CSR ) </loc>
//      <o.26..26> PADRSTF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CSR_BORRSTF  ----------------------------------
// SVD Line: 4073

//  <item> SFDITEM_FIELD__RCC_CSR_BORRSTF
//    <name> BORRSTF </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40023874) BOR reset flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CSR ) </loc>
//      <o.25..25> BORRSTF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CSR_RMVF  ------------------------------------
// SVD Line: 4080

//  <item> SFDITEM_FIELD__RCC_CSR_RMVF
//    <name> RMVF </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40023874) Remove reset flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CSR ) </loc>
//      <o.24..24> RMVF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CSR_LSIRDY  -----------------------------------
// SVD Line: 4087

//  <item> SFDITEM_FIELD__RCC_CSR_LSIRDY
//    <name> LSIRDY </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40023874) Internal low-speed oscillator  ready </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CSR ) </loc>
//      <o.1..1> LSIRDY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CSR_LSION  -----------------------------------
// SVD Line: 4095

//  <item> SFDITEM_FIELD__RCC_CSR_LSION
//    <name> LSION </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40023874) Internal low-speed oscillator  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CSR ) </loc>
//      <o.0..0> LSION
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: RCC_CSR  ------------------------------------
// SVD Line: 4021

//  <rtree> SFDITEM_REG__RCC_CSR
//    <name> CSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023874) clock control & status  register </i>
//    <loc> ( (unsigned int)((RCC_CSR >> 0) & 0xFFFFFFFF), ((RCC_CSR = (RCC_CSR & ~(0xFF000001UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF000001) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_CSR_LPWRRSTF </item>
//    <item> SFDITEM_FIELD__RCC_CSR_WWDGRSTF </item>
//    <item> SFDITEM_FIELD__RCC_CSR_WDGRSTF </item>
//    <item> SFDITEM_FIELD__RCC_CSR_SFTRSTF </item>
//    <item> SFDITEM_FIELD__RCC_CSR_PORRSTF </item>
//    <item> SFDITEM_FIELD__RCC_CSR_PADRSTF </item>
//    <item> SFDITEM_FIELD__RCC_CSR_BORRSTF </item>
//    <item> SFDITEM_FIELD__RCC_CSR_RMVF </item>
//    <item> SFDITEM_FIELD__RCC_CSR_LSIRDY </item>
//    <item> SFDITEM_FIELD__RCC_CSR_LSION </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RCC_SSCGR  --------------------------------
// SVD Line: 4105

unsigned int RCC_SSCGR __AT (0x40023880);



// ------------------------------  Field Item: RCC_SSCGR_SSCGEN  ----------------------------------
// SVD Line: 4115

//  <item> SFDITEM_FIELD__RCC_SSCGR_SSCGEN
//    <name> SSCGEN </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40023880) Spread spectrum modulation  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_SSCGR ) </loc>
//      <o.31..31> SSCGEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_SSCGR_SPREADSEL  --------------------------------
// SVD Line: 4122

//  <item> SFDITEM_FIELD__RCC_SSCGR_SPREADSEL
//    <name> SPREADSEL </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40023880) Spread Select </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_SSCGR ) </loc>
//      <o.30..30> SPREADSEL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_SSCGR_INCSTEP  ---------------------------------
// SVD Line: 4128

//  <item> SFDITEM_FIELD__RCC_SSCGR_INCSTEP
//    <name> INCSTEP </name>
//    <rw> 
//    <i> [Bits 27..13] RW (@ 0x40023880) Incrementation step </i>
//    <edit> 
//      <loc> ( (unsigned short)((RCC_SSCGR >> 13) & 0x7FFF), ((RCC_SSCGR = (RCC_SSCGR & ~(0x7FFFUL << 13 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: RCC_SSCGR_MODPER  ----------------------------------
// SVD Line: 4134

//  <item> SFDITEM_FIELD__RCC_SSCGR_MODPER
//    <name> MODPER </name>
//    <rw> 
//    <i> [Bits 12..0] RW (@ 0x40023880) Modulation period </i>
//    <edit> 
//      <loc> ( (unsigned short)((RCC_SSCGR >> 0) & 0x1FFF), ((RCC_SSCGR = (RCC_SSCGR & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RCC_SSCGR  -----------------------------------
// SVD Line: 4105

//  <rtree> SFDITEM_REG__RCC_SSCGR
//    <name> SSCGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023880) spread spectrum clock generation  register </i>
//    <loc> ( (unsigned int)((RCC_SSCGR >> 0) & 0xFFFFFFFF), ((RCC_SSCGR = (RCC_SSCGR & ~(0xCFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xCFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_SSCGR_SSCGEN </item>
//    <item> SFDITEM_FIELD__RCC_SSCGR_SPREADSEL </item>
//    <item> SFDITEM_FIELD__RCC_SSCGR_INCSTEP </item>
//    <item> SFDITEM_FIELD__RCC_SSCGR_MODPER </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_DCKCFGR  -------------------------------
// SVD Line: 4142

unsigned int RCC_DCKCFGR __AT (0x4002388C);



// -----------------------------  Field Item: RCC_DCKCFGR_TIMPRE  ---------------------------------
// SVD Line: 4151

//  <item> SFDITEM_FIELD__RCC_DCKCFGR_TIMPRE
//    <name> TIMPRE </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x4002388C) TIMPRE </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_DCKCFGR ) </loc>
//      <o.24..24> TIMPRE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_DCKCFGR_I2SSRC  ---------------------------------
// SVD Line: 4157

//  <item> SFDITEM_FIELD__RCC_DCKCFGR_I2SSRC
//    <name> I2SSRC </name>
//    <rw> 
//    <i> [Bits 26..25] RW (@ 0x4002388C) I2SSRC </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_DCKCFGR >> 25) & 0x3), ((RCC_DCKCFGR = (RCC_DCKCFGR & ~(0x3UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RCC_DCKCFGR  ----------------------------------
// SVD Line: 4142

//  <rtree> SFDITEM_REG__RCC_DCKCFGR
//    <name> DCKCFGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002388C) DCKCFGR register </i>
//    <loc> ( (unsigned int)((RCC_DCKCFGR >> 0) & 0xFFFFFFFF), ((RCC_DCKCFGR = (RCC_DCKCFGR & ~(0x7000000UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7000000) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_DCKCFGR_TIMPRE </item>
//    <item> SFDITEM_FIELD__RCC_DCKCFGR_I2SSRC </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_DCKCFGR2  ------------------------------
// SVD Line: 4165

unsigned int RCC_DCKCFGR2 __AT (0x40023894);



// ----------------------------  Field Item: RCC_DCKCFGR2_I2C4SEL  --------------------------------
// SVD Line: 4174

//  <item> SFDITEM_FIELD__RCC_DCKCFGR2_I2C4SEL
//    <name> I2C4SEL </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40023894) I2C4SEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_DCKCFGR2 >> 22) & 0x3), ((RCC_DCKCFGR2 = (RCC_DCKCFGR2 & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: RCC_DCKCFGR2_LPTIM1SEL  -------------------------------
// SVD Line: 4180

//  <item> SFDITEM_FIELD__RCC_DCKCFGR2_LPTIM1SEL
//    <name> LPTIM1SEL </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40023894) LPTIM1SEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_DCKCFGR2 >> 30) & 0x3), ((RCC_DCKCFGR2 = (RCC_DCKCFGR2 & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: RCC_DCKCFGR2  ----------------------------------
// SVD Line: 4165

//  <rtree> SFDITEM_REG__RCC_DCKCFGR2
//    <name> DCKCFGR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023894) DCKCFGR2 register </i>
//    <loc> ( (unsigned int)((RCC_DCKCFGR2 >> 0) & 0xFFFFFFFF), ((RCC_DCKCFGR2 = (RCC_DCKCFGR2 & ~(0xC0C00000UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xC0C00000) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_DCKCFGR2_I2C4SEL </item>
//    <item> SFDITEM_FIELD__RCC_DCKCFGR2_LPTIM1SEL </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: RCC  --------------------------------------
// SVD Line: 2738

//  <view> RCC
//    <name> RCC </name>
//    <item> SFDITEM_REG__RCC_CR </item>
//    <item> SFDITEM_REG__RCC_PLLCFGR </item>
//    <item> SFDITEM_REG__RCC_CFGR </item>
//    <item> SFDITEM_REG__RCC_CIR </item>
//    <item> SFDITEM_REG__RCC_AHB1RSTR </item>
//    <item> SFDITEM_REG__RCC_APB1RSTR </item>
//    <item> SFDITEM_REG__RCC_APB2RSTR </item>
//    <item> SFDITEM_REG__RCC_AHB1ENR </item>
//    <item> SFDITEM_REG__RCC_APB1ENR </item>
//    <item> SFDITEM_REG__RCC_APB2ENR </item>
//    <item> SFDITEM_REG__RCC_AHB1LPENR </item>
//    <item> SFDITEM_REG__RCC_APB1LPENR </item>
//    <item> SFDITEM_REG__RCC_APB2LPENR </item>
//    <item> SFDITEM_REG__RCC_BDCR </item>
//    <item> SFDITEM_REG__RCC_CSR </item>
//    <item> SFDITEM_REG__RCC_SSCGR </item>
//    <item> SFDITEM_REG__RCC_DCKCFGR </item>
//    <item> SFDITEM_REG__RCC_DCKCFGR2 </item>
//  </view>
//  


// ------------------------------  Register Item Address: RTC_TR  ---------------------------------
// SVD Line: 4207

unsigned int RTC_TR __AT (0x40002800);



// ----------------------------------  Field Item: RTC_TR_PM  -------------------------------------
// SVD Line: 4216

//  <item> SFDITEM_FIELD__RTC_TR_PM
//    <name> PM </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40002800) AM/PM notation </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_TR ) </loc>
//      <o.22..22> PM
//    </check>
//  </item>
//  


// ----------------------------------  Field Item: RTC_TR_HT  -------------------------------------
// SVD Line: 4222

//  <item> SFDITEM_FIELD__RTC_TR_HT
//    <name> HT </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40002800) Hour tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TR >> 20) & 0x3), ((RTC_TR = (RTC_TR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Field Item: RTC_TR_HU  -------------------------------------
// SVD Line: 4228

//  <item> SFDITEM_FIELD__RTC_TR_HU
//    <name> HU </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40002800) Hour units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TR >> 16) & 0xF), ((RTC_TR = (RTC_TR & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: RTC_TR_MNT  -------------------------------------
// SVD Line: 4234

//  <item> SFDITEM_FIELD__RTC_TR_MNT
//    <name> MNT </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40002800) Minute tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TR >> 12) & 0x7), ((RTC_TR = (RTC_TR & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: RTC_TR_MNU  -------------------------------------
// SVD Line: 4240

//  <item> SFDITEM_FIELD__RTC_TR_MNU
//    <name> MNU </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40002800) Minute units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TR >> 8) & 0xF), ((RTC_TR = (RTC_TR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Field Item: RTC_TR_ST  -------------------------------------
// SVD Line: 4246

//  <item> SFDITEM_FIELD__RTC_TR_ST
//    <name> ST </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40002800) Second tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TR >> 4) & 0x7), ((RTC_TR = (RTC_TR & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Field Item: RTC_TR_SU  -------------------------------------
// SVD Line: 4252

//  <item> SFDITEM_FIELD__RTC_TR_SU
//    <name> SU </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40002800) Second units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TR >> 0) & 0xF), ((RTC_TR = (RTC_TR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: RTC_TR  -------------------------------------
// SVD Line: 4207

//  <rtree> SFDITEM_REG__RTC_TR
//    <name> TR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002800) time register </i>
//    <loc> ( (unsigned int)((RTC_TR >> 0) & 0xFFFFFFFF), ((RTC_TR = (RTC_TR & ~(0x7F7F7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F7F7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_TR_PM </item>
//    <item> SFDITEM_FIELD__RTC_TR_HT </item>
//    <item> SFDITEM_FIELD__RTC_TR_HU </item>
//    <item> SFDITEM_FIELD__RTC_TR_MNT </item>
//    <item> SFDITEM_FIELD__RTC_TR_MNU </item>
//    <item> SFDITEM_FIELD__RTC_TR_ST </item>
//    <item> SFDITEM_FIELD__RTC_TR_SU </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: RTC_DR  ---------------------------------
// SVD Line: 4260

unsigned int RTC_DR __AT (0x40002804);



// ----------------------------------  Field Item: RTC_DR_YT  -------------------------------------
// SVD Line: 4269

//  <item> SFDITEM_FIELD__RTC_DR_YT
//    <name> YT </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40002804) Year tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_DR >> 20) & 0xF), ((RTC_DR = (RTC_DR & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Field Item: RTC_DR_YU  -------------------------------------
// SVD Line: 4275

//  <item> SFDITEM_FIELD__RTC_DR_YU
//    <name> YU </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40002804) Year units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_DR >> 16) & 0xF), ((RTC_DR = (RTC_DR & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: RTC_DR_WDU  -------------------------------------
// SVD Line: 4281

//  <item> SFDITEM_FIELD__RTC_DR_WDU
//    <name> WDU </name>
//    <rw> 
//    <i> [Bits 15..13] RW (@ 0x40002804) Week day units </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_DR >> 13) & 0x7), ((RTC_DR = (RTC_DR & ~(0x7UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Field Item: RTC_DR_MT  -------------------------------------
// SVD Line: 4287

//  <item> SFDITEM_FIELD__RTC_DR_MT
//    <name> MT </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40002804) Month tens in BCD format </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_DR ) </loc>
//      <o.12..12> MT
//    </check>
//  </item>
//  


// ----------------------------------  Field Item: RTC_DR_MU  -------------------------------------
// SVD Line: 4293

//  <item> SFDITEM_FIELD__RTC_DR_MU
//    <name> MU </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40002804) Month units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_DR >> 8) & 0xF), ((RTC_DR = (RTC_DR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Field Item: RTC_DR_DT  -------------------------------------
// SVD Line: 4299

//  <item> SFDITEM_FIELD__RTC_DR_DT
//    <name> DT </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40002804) Date tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_DR >> 4) & 0x3), ((RTC_DR = (RTC_DR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Field Item: RTC_DR_DU  -------------------------------------
// SVD Line: 4305

//  <item> SFDITEM_FIELD__RTC_DR_DU
//    <name> DU </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40002804) Date units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_DR >> 0) & 0xF), ((RTC_DR = (RTC_DR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: RTC_DR  -------------------------------------
// SVD Line: 4260

//  <rtree> SFDITEM_REG__RTC_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002804) date register </i>
//    <loc> ( (unsigned int)((RTC_DR >> 0) & 0xFFFFFFFF), ((RTC_DR = (RTC_DR & ~(0xFFFF3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_DR_YT </item>
//    <item> SFDITEM_FIELD__RTC_DR_YU </item>
//    <item> SFDITEM_FIELD__RTC_DR_WDU </item>
//    <item> SFDITEM_FIELD__RTC_DR_MT </item>
//    <item> SFDITEM_FIELD__RTC_DR_MU </item>
//    <item> SFDITEM_FIELD__RTC_DR_DT </item>
//    <item> SFDITEM_FIELD__RTC_DR_DU </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: RTC_CR  ---------------------------------
// SVD Line: 4313

unsigned int RTC_CR __AT (0x40002808);



// ---------------------------------  Field Item: RTC_CR_COE  -------------------------------------
// SVD Line: 4322

//  <item> SFDITEM_FIELD__RTC_CR_COE
//    <name> COE </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40002808) Calibration output enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.23..23> COE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_CR_OSEL  ------------------------------------
// SVD Line: 4328

//  <item> SFDITEM_FIELD__RTC_CR_OSEL
//    <name> OSEL </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x40002808) Output selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_CR >> 21) & 0x3), ((RTC_CR = (RTC_CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: RTC_CR_POL  -------------------------------------
// SVD Line: 4334

//  <item> SFDITEM_FIELD__RTC_CR_POL
//    <name> POL </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40002808) Output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.20..20> POL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_COSEL  ------------------------------------
// SVD Line: 4340

//  <item> SFDITEM_FIELD__RTC_CR_COSEL
//    <name> COSEL </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40002808) Calibration Output  selection </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.19..19> COSEL
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_CR_BKP  -------------------------------------
// SVD Line: 4347

//  <item> SFDITEM_FIELD__RTC_CR_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40002808) Backup </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.18..18> BKP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_SUB1H  ------------------------------------
// SVD Line: 4353

//  <item> SFDITEM_FIELD__RTC_CR_SUB1H
//    <name> SUB1H </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40002808) Subtract 1 hour (winter time  change) </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.17..17> SUB1H
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_ADD1H  ------------------------------------
// SVD Line: 4360

//  <item> SFDITEM_FIELD__RTC_CR_ADD1H
//    <name> ADD1H </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40002808) Add 1 hour (summer time  change) </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.16..16> ADD1H
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_CR_TSIE  ------------------------------------
// SVD Line: 4367

//  <item> SFDITEM_FIELD__RTC_CR_TSIE
//    <name> TSIE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002808) Time-stamp interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.15..15> TSIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_WUTIE  ------------------------------------
// SVD Line: 4374

//  <item> SFDITEM_FIELD__RTC_CR_WUTIE
//    <name> WUTIE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40002808) Wakeup timer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.14..14> WUTIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_ALRBIE  -----------------------------------
// SVD Line: 4381

//  <item> SFDITEM_FIELD__RTC_CR_ALRBIE
//    <name> ALRBIE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40002808) Alarm B interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.13..13> ALRBIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_ALRAIE  -----------------------------------
// SVD Line: 4387

//  <item> SFDITEM_FIELD__RTC_CR_ALRAIE
//    <name> ALRAIE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40002808) Alarm A interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.12..12> ALRAIE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_CR_TSE  -------------------------------------
// SVD Line: 4393

//  <item> SFDITEM_FIELD__RTC_CR_TSE
//    <name> TSE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40002808) Time stamp enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.11..11> TSE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_CR_WUTE  ------------------------------------
// SVD Line: 4399

//  <item> SFDITEM_FIELD__RTC_CR_WUTE
//    <name> WUTE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40002808) Wakeup timer enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.10..10> WUTE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_ALRBE  ------------------------------------
// SVD Line: 4405

//  <item> SFDITEM_FIELD__RTC_CR_ALRBE
//    <name> ALRBE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40002808) Alarm B enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.9..9> ALRBE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_ALRAE  ------------------------------------
// SVD Line: 4411

//  <item> SFDITEM_FIELD__RTC_CR_ALRAE
//    <name> ALRAE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40002808) Alarm A enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.8..8> ALRAE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_CR_DCE  -------------------------------------
// SVD Line: 4417

//  <item> SFDITEM_FIELD__RTC_CR_DCE
//    <name> DCE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40002808) Coarse digital calibration  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.7..7> DCE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_CR_FMT  -------------------------------------
// SVD Line: 4424

//  <item> SFDITEM_FIELD__RTC_CR_FMT
//    <name> FMT </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40002808) Hour format </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.6..6> FMT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_CR_BYPSHAD  -----------------------------------
// SVD Line: 4430

//  <item> SFDITEM_FIELD__RTC_CR_BYPSHAD
//    <name> BYPSHAD </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40002808) Bypass the shadow  registers </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.5..5> BYPSHAD
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_CR_REFCKON  -----------------------------------
// SVD Line: 4437

//  <item> SFDITEM_FIELD__RTC_CR_REFCKON
//    <name> REFCKON </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002808) Reference clock detection enable (50 or  60 Hz) </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.4..4> REFCKON
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_TSEDGE  -----------------------------------
// SVD Line: 4444

//  <item> SFDITEM_FIELD__RTC_CR_TSEDGE
//    <name> TSEDGE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002808) Time-stamp event active  edge </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.3..3> TSEDGE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_WCKSEL  -----------------------------------
// SVD Line: 4451

//  <item> SFDITEM_FIELD__RTC_CR_WCKSEL
//    <name> WCKSEL </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40002808) Wakeup clock selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_CR >> 0) & 0x7), ((RTC_CR = (RTC_CR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: RTC_CR  -------------------------------------
// SVD Line: 4313

//  <rtree> SFDITEM_REG__RTC_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002808) control register </i>
//    <loc> ( (unsigned int)((RTC_CR >> 0) & 0xFFFFFFFF), ((RTC_CR = (RTC_CR & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_CR_COE </item>
//    <item> SFDITEM_FIELD__RTC_CR_OSEL </item>
//    <item> SFDITEM_FIELD__RTC_CR_POL </item>
//    <item> SFDITEM_FIELD__RTC_CR_COSEL </item>
//    <item> SFDITEM_FIELD__RTC_CR_BKP </item>
//    <item> SFDITEM_FIELD__RTC_CR_SUB1H </item>
//    <item> SFDITEM_FIELD__RTC_CR_ADD1H </item>
//    <item> SFDITEM_FIELD__RTC_CR_TSIE </item>
//    <item> SFDITEM_FIELD__RTC_CR_WUTIE </item>
//    <item> SFDITEM_FIELD__RTC_CR_ALRBIE </item>
//    <item> SFDITEM_FIELD__RTC_CR_ALRAIE </item>
//    <item> SFDITEM_FIELD__RTC_CR_TSE </item>
//    <item> SFDITEM_FIELD__RTC_CR_WUTE </item>
//    <item> SFDITEM_FIELD__RTC_CR_ALRBE </item>
//    <item> SFDITEM_FIELD__RTC_CR_ALRAE </item>
//    <item> SFDITEM_FIELD__RTC_CR_DCE </item>
//    <item> SFDITEM_FIELD__RTC_CR_FMT </item>
//    <item> SFDITEM_FIELD__RTC_CR_BYPSHAD </item>
//    <item> SFDITEM_FIELD__RTC_CR_REFCKON </item>
//    <item> SFDITEM_FIELD__RTC_CR_TSEDGE </item>
//    <item> SFDITEM_FIELD__RTC_CR_WCKSEL </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC_ISR  ---------------------------------
// SVD Line: 4459

unsigned int RTC_ISR __AT (0x4000280C);



// -------------------------------  Field Item: RTC_ISR_ALRAWF  -----------------------------------
// SVD Line: 4468

//  <item> SFDITEM_FIELD__RTC_ISR_ALRAWF
//    <name> ALRAWF </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x4000280C) Alarm A write flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.0..0> ALRAWF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_ISR_ALRBWF  -----------------------------------
// SVD Line: 4475

//  <item> SFDITEM_FIELD__RTC_ISR_ALRBWF
//    <name> ALRBWF </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x4000280C) Alarm B write flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.1..1> ALRBWF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ISR_WUTWF  -----------------------------------
// SVD Line: 4482

//  <item> SFDITEM_FIELD__RTC_ISR_WUTWF
//    <name> WUTWF </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x4000280C) Wakeup timer write flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.2..2> WUTWF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ISR_SHPF  ------------------------------------
// SVD Line: 4489

//  <item> SFDITEM_FIELD__RTC_ISR_SHPF
//    <name> SHPF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000280C) Shift operation pending </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.3..3> SHPF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ISR_INITS  -----------------------------------
// SVD Line: 4496

//  <item> SFDITEM_FIELD__RTC_ISR_INITS
//    <name> INITS </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x4000280C) Initialization status flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.4..4> INITS
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_ISR_RSF  ------------------------------------
// SVD Line: 4503

//  <item> SFDITEM_FIELD__RTC_ISR_RSF
//    <name> RSF </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000280C) Registers synchronization  flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.5..5> RSF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ISR_INITF  -----------------------------------
// SVD Line: 4511

//  <item> SFDITEM_FIELD__RTC_ISR_INITF
//    <name> INITF </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x4000280C) Initialization flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.6..6> INITF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ISR_INIT  ------------------------------------
// SVD Line: 4518

//  <item> SFDITEM_FIELD__RTC_ISR_INIT
//    <name> INIT </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000280C) Initialization mode </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.7..7> INIT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ISR_ALRAF  -----------------------------------
// SVD Line: 4525

//  <item> SFDITEM_FIELD__RTC_ISR_ALRAF
//    <name> ALRAF </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000280C) Alarm A flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.8..8> ALRAF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ISR_ALRBF  -----------------------------------
// SVD Line: 4532

//  <item> SFDITEM_FIELD__RTC_ISR_ALRBF
//    <name> ALRBF </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000280C) Alarm B flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.9..9> ALRBF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ISR_WUTF  ------------------------------------
// SVD Line: 4539

//  <item> SFDITEM_FIELD__RTC_ISR_WUTF
//    <name> WUTF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000280C) Wakeup timer flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.10..10> WUTF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_ISR_TSF  ------------------------------------
// SVD Line: 4546

//  <item> SFDITEM_FIELD__RTC_ISR_TSF
//    <name> TSF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000280C) Time-stamp flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.11..11> TSF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ISR_TSOVF  -----------------------------------
// SVD Line: 4553

//  <item> SFDITEM_FIELD__RTC_ISR_TSOVF
//    <name> TSOVF </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4000280C) Time-stamp overflow flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.12..12> TSOVF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_ISR_TAMP1F  -----------------------------------
// SVD Line: 4560

//  <item> SFDITEM_FIELD__RTC_ISR_TAMP1F
//    <name> TAMP1F </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4000280C) Tamper detection flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.13..13> TAMP1F
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_ISR_TAMP2F  -----------------------------------
// SVD Line: 4567

//  <item> SFDITEM_FIELD__RTC_ISR_TAMP2F
//    <name> TAMP2F </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4000280C) TAMPER2 detection flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.14..14> TAMP2F
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_ISR_RECALPF  ----------------------------------
// SVD Line: 4574

//  <item> SFDITEM_FIELD__RTC_ISR_RECALPF
//    <name> RECALPF </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x4000280C) Recalibration pending Flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.16..16> RECALPF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: RTC_ISR  ------------------------------------
// SVD Line: 4459

//  <rtree> SFDITEM_REG__RTC_ISR
//    <name> ISR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000280C) initialization and status  register </i>
//    <loc> ( (unsigned int)((RTC_ISR >> 0) & 0xFFFFFFFF), ((RTC_ISR = (RTC_ISR & ~(0x7FA8UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FA8) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_ISR_ALRAWF </item>
//    <item> SFDITEM_FIELD__RTC_ISR_ALRBWF </item>
//    <item> SFDITEM_FIELD__RTC_ISR_WUTWF </item>
//    <item> SFDITEM_FIELD__RTC_ISR_SHPF </item>
//    <item> SFDITEM_FIELD__RTC_ISR_INITS </item>
//    <item> SFDITEM_FIELD__RTC_ISR_RSF </item>
//    <item> SFDITEM_FIELD__RTC_ISR_INITF </item>
//    <item> SFDITEM_FIELD__RTC_ISR_INIT </item>
//    <item> SFDITEM_FIELD__RTC_ISR_ALRAF </item>
//    <item> SFDITEM_FIELD__RTC_ISR_ALRBF </item>
//    <item> SFDITEM_FIELD__RTC_ISR_WUTF </item>
//    <item> SFDITEM_FIELD__RTC_ISR_TSF </item>
//    <item> SFDITEM_FIELD__RTC_ISR_TSOVF </item>
//    <item> SFDITEM_FIELD__RTC_ISR_TAMP1F </item>
//    <item> SFDITEM_FIELD__RTC_ISR_TAMP2F </item>
//    <item> SFDITEM_FIELD__RTC_ISR_RECALPF </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC_PRER  --------------------------------
// SVD Line: 4583

unsigned int RTC_PRER __AT (0x40002810);



// ------------------------------  Field Item: RTC_PRER_PREDIV_A  ---------------------------------
// SVD Line: 4592

//  <item> SFDITEM_FIELD__RTC_PRER_PREDIV_A
//    <name> PREDIV_A </name>
//    <rw> 
//    <i> [Bits 22..16] RW (@ 0x40002810) Asynchronous prescaler  factor </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_PRER >> 16) & 0x7F), ((RTC_PRER = (RTC_PRER & ~(0x7FUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: RTC_PRER_PREDIV_S  ---------------------------------
// SVD Line: 4599

//  <item> SFDITEM_FIELD__RTC_PRER_PREDIV_S
//    <name> PREDIV_S </name>
//    <rw> 
//    <i> [Bits 14..0] RW (@ 0x40002810) Synchronous prescaler  factor </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC_PRER >> 0) & 0x7FFF), ((RTC_PRER = (RTC_PRER & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_PRER  ------------------------------------
// SVD Line: 4583

//  <rtree> SFDITEM_REG__RTC_PRER
//    <name> PRER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002810) prescaler register </i>
//    <loc> ( (unsigned int)((RTC_PRER >> 0) & 0xFFFFFFFF), ((RTC_PRER = (RTC_PRER & ~(0x7F7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_PRER_PREDIV_A </item>
//    <item> SFDITEM_FIELD__RTC_PRER_PREDIV_S </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC_WUTR  --------------------------------
// SVD Line: 4608

unsigned int RTC_WUTR __AT (0x40002814);



// --------------------------------  Field Item: RTC_WUTR_WUT  ------------------------------------
// SVD Line: 4617

//  <item> SFDITEM_FIELD__RTC_WUTR_WUT
//    <name> WUT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002814) Wakeup auto-reload value  bits </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC_WUTR >> 0) & 0xFFFF), ((RTC_WUTR = (RTC_WUTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_WUTR  ------------------------------------
// SVD Line: 4608

//  <rtree> SFDITEM_REG__RTC_WUTR
//    <name> WUTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002814) wakeup timer register </i>
//    <loc> ( (unsigned int)((RTC_WUTR >> 0) & 0xFFFFFFFF), ((RTC_WUTR = (RTC_WUTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_WUTR_WUT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_CALIBR  -------------------------------
// SVD Line: 4626

unsigned int RTC_CALIBR __AT (0x40002818);



// -------------------------------  Field Item: RTC_CALIBR_DCS  -----------------------------------
// SVD Line: 4635

//  <item> SFDITEM_FIELD__RTC_CALIBR_DCS
//    <name> DCS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40002818) Digital calibration sign </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CALIBR ) </loc>
//      <o.7..7> DCS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CALIBR_DC  -----------------------------------
// SVD Line: 4641

//  <item> SFDITEM_FIELD__RTC_CALIBR_DC
//    <name> DC </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40002818) Digital calibration </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_CALIBR >> 0) & 0x1F), ((RTC_CALIBR = (RTC_CALIBR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC_CALIBR  -----------------------------------
// SVD Line: 4626

//  <rtree> SFDITEM_REG__RTC_CALIBR
//    <name> CALIBR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002818) calibration register </i>
//    <loc> ( (unsigned int)((RTC_CALIBR >> 0) & 0xFFFFFFFF), ((RTC_CALIBR = (RTC_CALIBR & ~(0x9FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x9F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_CALIBR_DCS </item>
//    <item> SFDITEM_FIELD__RTC_CALIBR_DC </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_ALRMAR  -------------------------------
// SVD Line: 4649

unsigned int RTC_ALRMAR __AT (0x4000281C);



// -------------------------------  Field Item: RTC_ALRMAR_MSK4  ----------------------------------
// SVD Line: 4658

//  <item> SFDITEM_FIELD__RTC_ALRMAR_MSK4
//    <name> MSK4 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x4000281C) Alarm A date mask </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMAR ) </loc>
//      <o.31..31> MSK4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC_ALRMAR_WDSEL  ----------------------------------
// SVD Line: 4664

//  <item> SFDITEM_FIELD__RTC_ALRMAR_WDSEL
//    <name> WDSEL </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x4000281C) Week day selection </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMAR ) </loc>
//      <o.30..30> WDSEL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMAR_DT  -----------------------------------
// SVD Line: 4670

//  <item> SFDITEM_FIELD__RTC_ALRMAR_DT
//    <name> DT </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x4000281C) Date tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMAR >> 28) & 0x3), ((RTC_ALRMAR = (RTC_ALRMAR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMAR_DU  -----------------------------------
// SVD Line: 4676

//  <item> SFDITEM_FIELD__RTC_ALRMAR_DU
//    <name> DU </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x4000281C) Date units or day in BCD  format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMAR >> 24) & 0xF), ((RTC_ALRMAR = (RTC_ALRMAR & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMAR_MSK3  ----------------------------------
// SVD Line: 4683

//  <item> SFDITEM_FIELD__RTC_ALRMAR_MSK3
//    <name> MSK3 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x4000281C) Alarm A hours mask </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMAR ) </loc>
//      <o.23..23> MSK3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMAR_PM  -----------------------------------
// SVD Line: 4689

//  <item> SFDITEM_FIELD__RTC_ALRMAR_PM
//    <name> PM </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x4000281C) AM/PM notation </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMAR ) </loc>
//      <o.22..22> PM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMAR_HT  -----------------------------------
// SVD Line: 4695

//  <item> SFDITEM_FIELD__RTC_ALRMAR_HT
//    <name> HT </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x4000281C) Hour tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMAR >> 20) & 0x3), ((RTC_ALRMAR = (RTC_ALRMAR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMAR_HU  -----------------------------------
// SVD Line: 4701

//  <item> SFDITEM_FIELD__RTC_ALRMAR_HU
//    <name> HU </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x4000281C) Hour units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMAR >> 16) & 0xF), ((RTC_ALRMAR = (RTC_ALRMAR & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMAR_MSK2  ----------------------------------
// SVD Line: 4707

//  <item> SFDITEM_FIELD__RTC_ALRMAR_MSK2
//    <name> MSK2 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000281C) Alarm A minutes mask </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMAR ) </loc>
//      <o.15..15> MSK2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMAR_MNT  -----------------------------------
// SVD Line: 4713

//  <item> SFDITEM_FIELD__RTC_ALRMAR_MNT
//    <name> MNT </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x4000281C) Minute tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMAR >> 12) & 0x7), ((RTC_ALRMAR = (RTC_ALRMAR & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMAR_MNU  -----------------------------------
// SVD Line: 4719

//  <item> SFDITEM_FIELD__RTC_ALRMAR_MNU
//    <name> MNU </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4000281C) Minute units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMAR >> 8) & 0xF), ((RTC_ALRMAR = (RTC_ALRMAR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMAR_MSK1  ----------------------------------
// SVD Line: 4725

//  <item> SFDITEM_FIELD__RTC_ALRMAR_MSK1
//    <name> MSK1 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000281C) Alarm A seconds mask </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMAR ) </loc>
//      <o.7..7> MSK1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMAR_ST  -----------------------------------
// SVD Line: 4731

//  <item> SFDITEM_FIELD__RTC_ALRMAR_ST
//    <name> ST </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x4000281C) Second tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMAR >> 4) & 0x7), ((RTC_ALRMAR = (RTC_ALRMAR & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMAR_SU  -----------------------------------
// SVD Line: 4737

//  <item> SFDITEM_FIELD__RTC_ALRMAR_SU
//    <name> SU </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4000281C) Second units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMAR >> 0) & 0xF), ((RTC_ALRMAR = (RTC_ALRMAR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC_ALRMAR  -----------------------------------
// SVD Line: 4649

//  <rtree> SFDITEM_REG__RTC_ALRMAR
//    <name> ALRMAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000281C) alarm A register </i>
//    <loc> ( (unsigned int)((RTC_ALRMAR >> 0) & 0xFFFFFFFF), ((RTC_ALRMAR = (RTC_ALRMAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_MSK4 </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_WDSEL </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_DT </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_DU </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_MSK3 </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_PM </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_HT </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_HU </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_MSK2 </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_MNT </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_MNU </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_MSK1 </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_ST </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_SU </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_ALRMBR  -------------------------------
// SVD Line: 4745

unsigned int RTC_ALRMBR __AT (0x40002820);



// -------------------------------  Field Item: RTC_ALRMBR_MSK4  ----------------------------------
// SVD Line: 4754

//  <item> SFDITEM_FIELD__RTC_ALRMBR_MSK4
//    <name> MSK4 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40002820) Alarm B date mask </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMBR ) </loc>
//      <o.31..31> MSK4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC_ALRMBR_WDSEL  ----------------------------------
// SVD Line: 4760

//  <item> SFDITEM_FIELD__RTC_ALRMBR_WDSEL
//    <name> WDSEL </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40002820) Week day selection </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMBR ) </loc>
//      <o.30..30> WDSEL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMBR_DT  -----------------------------------
// SVD Line: 4766

//  <item> SFDITEM_FIELD__RTC_ALRMBR_DT
//    <name> DT </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40002820) Date tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMBR >> 28) & 0x3), ((RTC_ALRMBR = (RTC_ALRMBR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMBR_DU  -----------------------------------
// SVD Line: 4772

//  <item> SFDITEM_FIELD__RTC_ALRMBR_DU
//    <name> DU </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40002820) Date units or day in BCD  format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMBR >> 24) & 0xF), ((RTC_ALRMBR = (RTC_ALRMBR & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMBR_MSK3  ----------------------------------
// SVD Line: 4779

//  <item> SFDITEM_FIELD__RTC_ALRMBR_MSK3
//    <name> MSK3 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40002820) Alarm B hours mask </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMBR ) </loc>
//      <o.23..23> MSK3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMBR_PM  -----------------------------------
// SVD Line: 4785

//  <item> SFDITEM_FIELD__RTC_ALRMBR_PM
//    <name> PM </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40002820) AM/PM notation </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMBR ) </loc>
//      <o.22..22> PM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMBR_HT  -----------------------------------
// SVD Line: 4791

//  <item> SFDITEM_FIELD__RTC_ALRMBR_HT
//    <name> HT </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40002820) Hour tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMBR >> 20) & 0x3), ((RTC_ALRMBR = (RTC_ALRMBR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMBR_HU  -----------------------------------
// SVD Line: 4797

//  <item> SFDITEM_FIELD__RTC_ALRMBR_HU
//    <name> HU </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40002820) Hour units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMBR >> 16) & 0xF), ((RTC_ALRMBR = (RTC_ALRMBR & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMBR_MSK2  ----------------------------------
// SVD Line: 4803

//  <item> SFDITEM_FIELD__RTC_ALRMBR_MSK2
//    <name> MSK2 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002820) Alarm B minutes mask </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMBR ) </loc>
//      <o.15..15> MSK2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMBR_MNT  -----------------------------------
// SVD Line: 4809

//  <item> SFDITEM_FIELD__RTC_ALRMBR_MNT
//    <name> MNT </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40002820) Minute tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMBR >> 12) & 0x7), ((RTC_ALRMBR = (RTC_ALRMBR & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMBR_MNU  -----------------------------------
// SVD Line: 4815

//  <item> SFDITEM_FIELD__RTC_ALRMBR_MNU
//    <name> MNU </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40002820) Minute units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMBR >> 8) & 0xF), ((RTC_ALRMBR = (RTC_ALRMBR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMBR_MSK1  ----------------------------------
// SVD Line: 4821

//  <item> SFDITEM_FIELD__RTC_ALRMBR_MSK1
//    <name> MSK1 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40002820) Alarm B seconds mask </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMBR ) </loc>
//      <o.7..7> MSK1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMBR_ST  -----------------------------------
// SVD Line: 4827

//  <item> SFDITEM_FIELD__RTC_ALRMBR_ST
//    <name> ST </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40002820) Second tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMBR >> 4) & 0x7), ((RTC_ALRMBR = (RTC_ALRMBR & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMBR_SU  -----------------------------------
// SVD Line: 4833

//  <item> SFDITEM_FIELD__RTC_ALRMBR_SU
//    <name> SU </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40002820) Second units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMBR >> 0) & 0xF), ((RTC_ALRMBR = (RTC_ALRMBR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC_ALRMBR  -----------------------------------
// SVD Line: 4745

//  <rtree> SFDITEM_REG__RTC_ALRMBR
//    <name> ALRMBR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002820) alarm B register </i>
//    <loc> ( (unsigned int)((RTC_ALRMBR >> 0) & 0xFFFFFFFF), ((RTC_ALRMBR = (RTC_ALRMBR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_MSK4 </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_WDSEL </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_DT </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_DU </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_MSK3 </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_PM </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_HT </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_HU </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_MSK2 </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_MNT </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_MNU </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_MSK1 </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_ST </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_SU </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC_WPR  ---------------------------------
// SVD Line: 4841

unsigned int RTC_WPR __AT (0x40002824);



// ---------------------------------  Field Item: RTC_WPR_KEY  ------------------------------------
// SVD Line: 4850

//  <item> SFDITEM_FIELD__RTC_WPR_KEY
//    <name> KEY </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40002824) Write protection key </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_WPR >> 0) & 0x0), ((RTC_WPR = (RTC_WPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: RTC_WPR  ------------------------------------
// SVD Line: 4841

//  <rtree> SFDITEM_REG__RTC_WPR
//    <name> WPR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40002824) write protection register </i>
//    <loc> ( (unsigned int)((RTC_WPR >> 0) & 0xFFFFFFFF), ((RTC_WPR = (RTC_WPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_WPR_KEY </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC_SSR  ---------------------------------
// SVD Line: 4858

unsigned int RTC_SSR __AT (0x40002828);



// ---------------------------------  Field Item: RTC_SSR_SS  -------------------------------------
// SVD Line: 4867

//  <item> SFDITEM_FIELD__RTC_SSR_SS
//    <name> SS </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40002828) Sub second value </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC_SSR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: RTC_SSR  ------------------------------------
// SVD Line: 4858

//  <rtree> SFDITEM_REG__RTC_SSR
//    <name> SSR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002828) sub second register </i>
//    <loc> ( (unsigned int)((RTC_SSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC_SSR_SS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_SHIFTR  -------------------------------
// SVD Line: 4875

unsigned int RTC_SHIFTR __AT (0x4000282C);



// ------------------------------  Field Item: RTC_SHIFTR_ADD1S  ----------------------------------
// SVD Line: 4884

//  <item> SFDITEM_FIELD__RTC_SHIFTR_ADD1S
//    <name> ADD1S </name>
//    <w> 
//    <i> [Bit 31] WO (@ 0x4000282C) Add one second </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_SHIFTR ) </loc>
//      <o.31..31> ADD1S
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC_SHIFTR_SUBFS  ----------------------------------
// SVD Line: 4890

//  <item> SFDITEM_FIELD__RTC_SHIFTR_SUBFS
//    <name> SUBFS </name>
//    <w> 
//    <i> [Bits 14..0] WO (@ 0x4000282C) Subtract a fraction of a  second </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC_SHIFTR >> 0) & 0x0), ((RTC_SHIFTR = (RTC_SHIFTR & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC_SHIFTR  -----------------------------------
// SVD Line: 4875

//  <rtree> SFDITEM_REG__RTC_SHIFTR
//    <name> SHIFTR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x4000282C) shift control register </i>
//    <loc> ( (unsigned int)((RTC_SHIFTR >> 0) & 0xFFFFFFFF), ((RTC_SHIFTR = (RTC_SHIFTR & ~(0x80007FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x80007FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_SHIFTR_ADD1S </item>
//    <item> SFDITEM_FIELD__RTC_SHIFTR_SUBFS </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC_TSTR  --------------------------------
// SVD Line: 4899

unsigned int RTC_TSTR __AT (0x40002830);



// ---------------------------------  Field Item: RTC_TSTR_PM  ------------------------------------
// SVD Line: 4908

//  <item> SFDITEM_FIELD__RTC_TSTR_PM
//    <name> PM </name>
//    <r> 
//    <i> [Bit 22] RO (@ 0x40002830) AM/PM notation </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_TSTR ) </loc>
//      <o.22..22> PM
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_TSTR_HT  ------------------------------------
// SVD Line: 4914

//  <item> SFDITEM_FIELD__RTC_TSTR_HT
//    <name> HT </name>
//    <r> 
//    <i> [Bits 21..20] RO (@ 0x40002830) Hour tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TSTR >> 20) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: RTC_TSTR_HU  ------------------------------------
// SVD Line: 4920

//  <item> SFDITEM_FIELD__RTC_TSTR_HU
//    <name> HU </name>
//    <r> 
//    <i> [Bits 19..16] RO (@ 0x40002830) Hour units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TSTR >> 16) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC_TSTR_MNT  ------------------------------------
// SVD Line: 4926

//  <item> SFDITEM_FIELD__RTC_TSTR_MNT
//    <name> MNT </name>
//    <r> 
//    <i> [Bits 14..12] RO (@ 0x40002830) Minute tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TSTR >> 12) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC_TSTR_MNU  ------------------------------------
// SVD Line: 4932

//  <item> SFDITEM_FIELD__RTC_TSTR_MNU
//    <name> MNU </name>
//    <r> 
//    <i> [Bits 11..8] RO (@ 0x40002830) Minute units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TSTR >> 8) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: RTC_TSTR_ST  ------------------------------------
// SVD Line: 4938

//  <item> SFDITEM_FIELD__RTC_TSTR_ST
//    <name> ST </name>
//    <r> 
//    <i> [Bits 6..4] RO (@ 0x40002830) Second tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TSTR >> 4) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: RTC_TSTR_SU  ------------------------------------
// SVD Line: 4944

//  <item> SFDITEM_FIELD__RTC_TSTR_SU
//    <name> SU </name>
//    <r> 
//    <i> [Bits 3..0] RO (@ 0x40002830) Second units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TSTR >> 0) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_TSTR  ------------------------------------
// SVD Line: 4899

//  <rtree> SFDITEM_REG__RTC_TSTR
//    <name> TSTR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002830) time stamp time register </i>
//    <loc> ( (unsigned int)((RTC_TSTR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC_TSTR_PM </item>
//    <item> SFDITEM_FIELD__RTC_TSTR_HT </item>
//    <item> SFDITEM_FIELD__RTC_TSTR_HU </item>
//    <item> SFDITEM_FIELD__RTC_TSTR_MNT </item>
//    <item> SFDITEM_FIELD__RTC_TSTR_MNU </item>
//    <item> SFDITEM_FIELD__RTC_TSTR_ST </item>
//    <item> SFDITEM_FIELD__RTC_TSTR_SU </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC_TSDR  --------------------------------
// SVD Line: 4952

unsigned int RTC_TSDR __AT (0x40002834);



// --------------------------------  Field Item: RTC_TSDR_WDU  ------------------------------------
// SVD Line: 4961

//  <item> SFDITEM_FIELD__RTC_TSDR_WDU
//    <name> WDU </name>
//    <r> 
//    <i> [Bits 15..13] RO (@ 0x40002834) Week day units </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TSDR >> 13) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: RTC_TSDR_MT  ------------------------------------
// SVD Line: 4967

//  <item> SFDITEM_FIELD__RTC_TSDR_MT
//    <name> MT </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40002834) Month tens in BCD format </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_TSDR ) </loc>
//      <o.12..12> MT
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_TSDR_MU  ------------------------------------
// SVD Line: 4973

//  <item> SFDITEM_FIELD__RTC_TSDR_MU
//    <name> MU </name>
//    <r> 
//    <i> [Bits 11..8] RO (@ 0x40002834) Month units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TSDR >> 8) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: RTC_TSDR_DT  ------------------------------------
// SVD Line: 4979

//  <item> SFDITEM_FIELD__RTC_TSDR_DT
//    <name> DT </name>
//    <r> 
//    <i> [Bits 5..4] RO (@ 0x40002834) Date tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TSDR >> 4) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: RTC_TSDR_DU  ------------------------------------
// SVD Line: 4985

//  <item> SFDITEM_FIELD__RTC_TSDR_DU
//    <name> DU </name>
//    <r> 
//    <i> [Bits 3..0] RO (@ 0x40002834) Date units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TSDR >> 0) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_TSDR  ------------------------------------
// SVD Line: 4952

//  <rtree> SFDITEM_REG__RTC_TSDR
//    <name> TSDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002834) time stamp date register </i>
//    <loc> ( (unsigned int)((RTC_TSDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC_TSDR_WDU </item>
//    <item> SFDITEM_FIELD__RTC_TSDR_MT </item>
//    <item> SFDITEM_FIELD__RTC_TSDR_MU </item>
//    <item> SFDITEM_FIELD__RTC_TSDR_DT </item>
//    <item> SFDITEM_FIELD__RTC_TSDR_DU </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_TSSSR  --------------------------------
// SVD Line: 4993

unsigned int RTC_TSSSR __AT (0x40002838);



// --------------------------------  Field Item: RTC_TSSSR_SS  ------------------------------------
// SVD Line: 5002

//  <item> SFDITEM_FIELD__RTC_TSSSR_SS
//    <name> SS </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40002838) Sub second value </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC_TSSSR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_TSSSR  -----------------------------------
// SVD Line: 4993

//  <rtree> SFDITEM_REG__RTC_TSSSR
//    <name> TSSSR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002838) timestamp sub second register </i>
//    <loc> ( (unsigned int)((RTC_TSSSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC_TSSSR_SS </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC_CALR  --------------------------------
// SVD Line: 5010

unsigned int RTC_CALR __AT (0x4000283C);



// --------------------------------  Field Item: RTC_CALR_CALP  -----------------------------------
// SVD Line: 5019

//  <item> SFDITEM_FIELD__RTC_CALR_CALP
//    <name> CALP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000283C) Increase frequency of RTC by 488.5  ppm </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CALR ) </loc>
//      <o.15..15> CALP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_CALR_CALW8  -----------------------------------
// SVD Line: 5026

//  <item> SFDITEM_FIELD__RTC_CALR_CALW8
//    <name> CALW8 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4000283C) Use an 8-second calibration cycle  period </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CALR ) </loc>
//      <o.14..14> CALW8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_CALR_CALW16  ----------------------------------
// SVD Line: 5033

//  <item> SFDITEM_FIELD__RTC_CALR_CALW16
//    <name> CALW16 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4000283C) Use a 16-second calibration cycle  period </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CALR ) </loc>
//      <o.13..13> CALW16
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CALR_CALM  -----------------------------------
// SVD Line: 5040

//  <item> SFDITEM_FIELD__RTC_CALR_CALM
//    <name> CALM </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x4000283C) Calibration minus </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC_CALR >> 0) & 0x1FF), ((RTC_CALR = (RTC_CALR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_CALR  ------------------------------------
// SVD Line: 5010

//  <rtree> SFDITEM_REG__RTC_CALR
//    <name> CALR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000283C) calibration register </i>
//    <loc> ( (unsigned int)((RTC_CALR >> 0) & 0xFFFFFFFF), ((RTC_CALR = (RTC_CALR & ~(0xE1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xE1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_CALR_CALP </item>
//    <item> SFDITEM_FIELD__RTC_CALR_CALW8 </item>
//    <item> SFDITEM_FIELD__RTC_CALR_CALW16 </item>
//    <item> SFDITEM_FIELD__RTC_CALR_CALM </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_TAFCR  --------------------------------
// SVD Line: 5048

unsigned int RTC_TAFCR __AT (0x40002840);



// ---------------------------  Field Item: RTC_TAFCR_ALARMOUTTYPE  -------------------------------
// SVD Line: 5058

//  <item> SFDITEM_FIELD__RTC_TAFCR_ALARMOUTTYPE
//    <name> ALARMOUTTYPE </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40002840) AFO_ALARM output type </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_TAFCR ) </loc>
//      <o.18..18> ALARMOUTTYPE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC_TAFCR_TSINSEL  ---------------------------------
// SVD Line: 5064

//  <item> SFDITEM_FIELD__RTC_TAFCR_TSINSEL
//    <name> TSINSEL </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40002840) TIMESTAMP mapping </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_TAFCR ) </loc>
//      <o.17..17> TSINSEL
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC_TAFCR_TAMP1INSEL  --------------------------------
// SVD Line: 5070

//  <item> SFDITEM_FIELD__RTC_TAFCR_TAMP1INSEL
//    <name> TAMP1INSEL </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40002840) TAMPER1 mapping </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_TAFCR ) </loc>
//      <o.16..16> TAMP1INSEL
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC_TAFCR_TAMPPUDIS  --------------------------------
// SVD Line: 5076

//  <item> SFDITEM_FIELD__RTC_TAFCR_TAMPPUDIS
//    <name> TAMPPUDIS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002840) TAMPER pull-up disable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_TAFCR ) </loc>
//      <o.15..15> TAMPPUDIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC_TAFCR_TAMPPRCH  ---------------------------------
// SVD Line: 5082

//  <item> SFDITEM_FIELD__RTC_TAFCR_TAMPPRCH
//    <name> TAMPPRCH </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x40002840) Tamper precharge duration </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TAFCR >> 13) & 0x3), ((RTC_TAFCR = (RTC_TAFCR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: RTC_TAFCR_TAMPFLT  ---------------------------------
// SVD Line: 5088

//  <item> SFDITEM_FIELD__RTC_TAFCR_TAMPFLT
//    <name> TAMPFLT </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x40002840) Tamper filter count </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TAFCR >> 11) & 0x3), ((RTC_TAFCR = (RTC_TAFCR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: RTC_TAFCR_TAMPFREQ  ---------------------------------
// SVD Line: 5094

//  <item> SFDITEM_FIELD__RTC_TAFCR_TAMPFREQ
//    <name> TAMPFREQ </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x40002840) Tamper sampling frequency </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TAFCR >> 8) & 0x7), ((RTC_TAFCR = (RTC_TAFCR & ~(0x7UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: RTC_TAFCR_TAMPTS  ----------------------------------
// SVD Line: 5100

//  <item> SFDITEM_FIELD__RTC_TAFCR_TAMPTS
//    <name> TAMPTS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40002840) Activate timestamp on tamper detection  event </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_TAFCR ) </loc>
//      <o.7..7> TAMPTS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC_TAFCR_TAMP2TRG  ---------------------------------
// SVD Line: 5107

//  <item> SFDITEM_FIELD__RTC_TAFCR_TAMP2TRG
//    <name> TAMP2TRG </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002840) Active level for tamper 2 </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_TAFCR ) </loc>
//      <o.4..4> TAMP2TRG
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC_TAFCR_TAMP2E  ----------------------------------
// SVD Line: 5113

//  <item> SFDITEM_FIELD__RTC_TAFCR_TAMP2E
//    <name> TAMP2E </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002840) Tamper 2 detection enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_TAFCR ) </loc>
//      <o.3..3> TAMP2E
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC_TAFCR_TAMPIE  ----------------------------------
// SVD Line: 5119

//  <item> SFDITEM_FIELD__RTC_TAFCR_TAMPIE
//    <name> TAMPIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40002840) Tamper interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_TAFCR ) </loc>
//      <o.2..2> TAMPIE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC_TAFCR_TAMP1TRG  ---------------------------------
// SVD Line: 5125

//  <item> SFDITEM_FIELD__RTC_TAFCR_TAMP1TRG
//    <name> TAMP1TRG </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002840) Active level for tamper 1 </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_TAFCR ) </loc>
//      <o.1..1> TAMP1TRG
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC_TAFCR_TAMP1E  ----------------------------------
// SVD Line: 5131

//  <item> SFDITEM_FIELD__RTC_TAFCR_TAMP1E
//    <name> TAMP1E </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002840) Tamper 1 detection enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_TAFCR ) </loc>
//      <o.0..0> TAMP1E
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RTC_TAFCR  -----------------------------------
// SVD Line: 5048

//  <rtree> SFDITEM_REG__RTC_TAFCR
//    <name> TAFCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002840) tamper and alternate function configuration  register </i>
//    <loc> ( (unsigned int)((RTC_TAFCR >> 0) & 0xFFFFFFFF), ((RTC_TAFCR = (RTC_TAFCR & ~(0x7FF9FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF9F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_TAFCR_ALARMOUTTYPE </item>
//    <item> SFDITEM_FIELD__RTC_TAFCR_TSINSEL </item>
//    <item> SFDITEM_FIELD__RTC_TAFCR_TAMP1INSEL </item>
//    <item> SFDITEM_FIELD__RTC_TAFCR_TAMPPUDIS </item>
//    <item> SFDITEM_FIELD__RTC_TAFCR_TAMPPRCH </item>
//    <item> SFDITEM_FIELD__RTC_TAFCR_TAMPFLT </item>
//    <item> SFDITEM_FIELD__RTC_TAFCR_TAMPFREQ </item>
//    <item> SFDITEM_FIELD__RTC_TAFCR_TAMPTS </item>
//    <item> SFDITEM_FIELD__RTC_TAFCR_TAMP2TRG </item>
//    <item> SFDITEM_FIELD__RTC_TAFCR_TAMP2E </item>
//    <item> SFDITEM_FIELD__RTC_TAFCR_TAMPIE </item>
//    <item> SFDITEM_FIELD__RTC_TAFCR_TAMP1TRG </item>
//    <item> SFDITEM_FIELD__RTC_TAFCR_TAMP1E </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RTC_ALRMASSR  ------------------------------
// SVD Line: 5139

unsigned int RTC_ALRMASSR __AT (0x40002844);



// -----------------------------  Field Item: RTC_ALRMASSR_MASKSS  --------------------------------
// SVD Line: 5148

//  <item> SFDITEM_FIELD__RTC_ALRMASSR_MASKSS
//    <name> MASKSS </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40002844) Mask the most-significant bits starting  at this bit </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMASSR >> 24) & 0xF), ((RTC_ALRMASSR = (RTC_ALRMASSR & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMASSR_SS  ----------------------------------
// SVD Line: 5155

//  <item> SFDITEM_FIELD__RTC_ALRMASSR_SS
//    <name> SS </name>
//    <rw> 
//    <i> [Bits 14..0] RW (@ 0x40002844) Sub seconds value </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC_ALRMASSR >> 0) & 0x7FFF), ((RTC_ALRMASSR = (RTC_ALRMASSR & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: RTC_ALRMASSR  ----------------------------------
// SVD Line: 5139

//  <rtree> SFDITEM_REG__RTC_ALRMASSR
//    <name> ALRMASSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002844) alarm A sub second register </i>
//    <loc> ( (unsigned int)((RTC_ALRMASSR >> 0) & 0xFFFFFFFF), ((RTC_ALRMASSR = (RTC_ALRMASSR & ~(0xF007FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF007FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_ALRMASSR_MASKSS </item>
//    <item> SFDITEM_FIELD__RTC_ALRMASSR_SS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RTC_ALRMBSSR  ------------------------------
// SVD Line: 5163

unsigned int RTC_ALRMBSSR __AT (0x40002848);



// -----------------------------  Field Item: RTC_ALRMBSSR_MASKSS  --------------------------------
// SVD Line: 5172

//  <item> SFDITEM_FIELD__RTC_ALRMBSSR_MASKSS
//    <name> MASKSS </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40002848) Mask the most-significant bits starting  at this bit </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMBSSR >> 24) & 0xF), ((RTC_ALRMBSSR = (RTC_ALRMBSSR & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMBSSR_SS  ----------------------------------
// SVD Line: 5179

//  <item> SFDITEM_FIELD__RTC_ALRMBSSR_SS
//    <name> SS </name>
//    <rw> 
//    <i> [Bits 14..0] RW (@ 0x40002848) Sub seconds value </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC_ALRMBSSR >> 0) & 0x7FFF), ((RTC_ALRMBSSR = (RTC_ALRMBSSR & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: RTC_ALRMBSSR  ----------------------------------
// SVD Line: 5163

//  <rtree> SFDITEM_REG__RTC_ALRMBSSR
//    <name> ALRMBSSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002848) alarm B sub second register </i>
//    <loc> ( (unsigned int)((RTC_ALRMBSSR >> 0) & 0xFFFFFFFF), ((RTC_ALRMBSSR = (RTC_ALRMBSSR & ~(0xF007FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF007FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_ALRMBSSR_MASKSS </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBSSR_SS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP0R  --------------------------------
// SVD Line: 5187

unsigned int RTC_BKP0R __AT (0x40002850);



// --------------------------------  Field Item: RTC_BKP0R_BKP  -----------------------------------
// SVD Line: 5196

//  <item> SFDITEM_FIELD__RTC_BKP0R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002850) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP0R >> 0) & 0xFFFFFFFF), ((RTC_BKP0R = (RTC_BKP0R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_BKP0R  -----------------------------------
// SVD Line: 5187

//  <rtree> SFDITEM_REG__RTC_BKP0R
//    <name> BKP0R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002850) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP0R >> 0) & 0xFFFFFFFF), ((RTC_BKP0R = (RTC_BKP0R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP0R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP1R  --------------------------------
// SVD Line: 5204

unsigned int RTC_BKP1R __AT (0x40002854);



// --------------------------------  Field Item: RTC_BKP1R_BKP  -----------------------------------
// SVD Line: 5213

//  <item> SFDITEM_FIELD__RTC_BKP1R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002854) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP1R >> 0) & 0xFFFFFFFF), ((RTC_BKP1R = (RTC_BKP1R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_BKP1R  -----------------------------------
// SVD Line: 5204

//  <rtree> SFDITEM_REG__RTC_BKP1R
//    <name> BKP1R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002854) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP1R >> 0) & 0xFFFFFFFF), ((RTC_BKP1R = (RTC_BKP1R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP1R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP2R  --------------------------------
// SVD Line: 5221

unsigned int RTC_BKP2R __AT (0x40002858);



// --------------------------------  Field Item: RTC_BKP2R_BKP  -----------------------------------
// SVD Line: 5230

//  <item> SFDITEM_FIELD__RTC_BKP2R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002858) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP2R >> 0) & 0xFFFFFFFF), ((RTC_BKP2R = (RTC_BKP2R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_BKP2R  -----------------------------------
// SVD Line: 5221

//  <rtree> SFDITEM_REG__RTC_BKP2R
//    <name> BKP2R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002858) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP2R >> 0) & 0xFFFFFFFF), ((RTC_BKP2R = (RTC_BKP2R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP2R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP3R  --------------------------------
// SVD Line: 5238

unsigned int RTC_BKP3R __AT (0x4000285C);



// --------------------------------  Field Item: RTC_BKP3R_BKP  -----------------------------------
// SVD Line: 5247

//  <item> SFDITEM_FIELD__RTC_BKP3R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000285C) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP3R >> 0) & 0xFFFFFFFF), ((RTC_BKP3R = (RTC_BKP3R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_BKP3R  -----------------------------------
// SVD Line: 5238

//  <rtree> SFDITEM_REG__RTC_BKP3R
//    <name> BKP3R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000285C) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP3R >> 0) & 0xFFFFFFFF), ((RTC_BKP3R = (RTC_BKP3R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP3R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP4R  --------------------------------
// SVD Line: 5255

unsigned int RTC_BKP4R __AT (0x40002860);



// --------------------------------  Field Item: RTC_BKP4R_BKP  -----------------------------------
// SVD Line: 5264

//  <item> SFDITEM_FIELD__RTC_BKP4R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002860) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP4R >> 0) & 0xFFFFFFFF), ((RTC_BKP4R = (RTC_BKP4R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_BKP4R  -----------------------------------
// SVD Line: 5255

//  <rtree> SFDITEM_REG__RTC_BKP4R
//    <name> BKP4R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002860) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP4R >> 0) & 0xFFFFFFFF), ((RTC_BKP4R = (RTC_BKP4R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP4R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP5R  --------------------------------
// SVD Line: 5272

unsigned int RTC_BKP5R __AT (0x40002864);



// --------------------------------  Field Item: RTC_BKP5R_BKP  -----------------------------------
// SVD Line: 5281

//  <item> SFDITEM_FIELD__RTC_BKP5R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002864) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP5R >> 0) & 0xFFFFFFFF), ((RTC_BKP5R = (RTC_BKP5R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_BKP5R  -----------------------------------
// SVD Line: 5272

//  <rtree> SFDITEM_REG__RTC_BKP5R
//    <name> BKP5R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002864) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP5R >> 0) & 0xFFFFFFFF), ((RTC_BKP5R = (RTC_BKP5R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP5R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP6R  --------------------------------
// SVD Line: 5289

unsigned int RTC_BKP6R __AT (0x40002868);



// --------------------------------  Field Item: RTC_BKP6R_BKP  -----------------------------------
// SVD Line: 5298

//  <item> SFDITEM_FIELD__RTC_BKP6R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002868) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP6R >> 0) & 0xFFFFFFFF), ((RTC_BKP6R = (RTC_BKP6R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_BKP6R  -----------------------------------
// SVD Line: 5289

//  <rtree> SFDITEM_REG__RTC_BKP6R
//    <name> BKP6R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002868) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP6R >> 0) & 0xFFFFFFFF), ((RTC_BKP6R = (RTC_BKP6R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP6R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP7R  --------------------------------
// SVD Line: 5306

unsigned int RTC_BKP7R __AT (0x4000286C);



// --------------------------------  Field Item: RTC_BKP7R_BKP  -----------------------------------
// SVD Line: 5315

//  <item> SFDITEM_FIELD__RTC_BKP7R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000286C) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP7R >> 0) & 0xFFFFFFFF), ((RTC_BKP7R = (RTC_BKP7R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_BKP7R  -----------------------------------
// SVD Line: 5306

//  <rtree> SFDITEM_REG__RTC_BKP7R
//    <name> BKP7R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000286C) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP7R >> 0) & 0xFFFFFFFF), ((RTC_BKP7R = (RTC_BKP7R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP7R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP8R  --------------------------------
// SVD Line: 5323

unsigned int RTC_BKP8R __AT (0x40002870);



// --------------------------------  Field Item: RTC_BKP8R_BKP  -----------------------------------
// SVD Line: 5332

//  <item> SFDITEM_FIELD__RTC_BKP8R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002870) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP8R >> 0) & 0xFFFFFFFF), ((RTC_BKP8R = (RTC_BKP8R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_BKP8R  -----------------------------------
// SVD Line: 5323

//  <rtree> SFDITEM_REG__RTC_BKP8R
//    <name> BKP8R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002870) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP8R >> 0) & 0xFFFFFFFF), ((RTC_BKP8R = (RTC_BKP8R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP8R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP9R  --------------------------------
// SVD Line: 5340

unsigned int RTC_BKP9R __AT (0x40002874);



// --------------------------------  Field Item: RTC_BKP9R_BKP  -----------------------------------
// SVD Line: 5349

//  <item> SFDITEM_FIELD__RTC_BKP9R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002874) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP9R >> 0) & 0xFFFFFFFF), ((RTC_BKP9R = (RTC_BKP9R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_BKP9R  -----------------------------------
// SVD Line: 5340

//  <rtree> SFDITEM_REG__RTC_BKP9R
//    <name> BKP9R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002874) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP9R >> 0) & 0xFFFFFFFF), ((RTC_BKP9R = (RTC_BKP9R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP9R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP10R  -------------------------------
// SVD Line: 5357

unsigned int RTC_BKP10R __AT (0x40002878);



// -------------------------------  Field Item: RTC_BKP10R_BKP  -----------------------------------
// SVD Line: 5366

//  <item> SFDITEM_FIELD__RTC_BKP10R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002878) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP10R >> 0) & 0xFFFFFFFF), ((RTC_BKP10R = (RTC_BKP10R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC_BKP10R  -----------------------------------
// SVD Line: 5357

//  <rtree> SFDITEM_REG__RTC_BKP10R
//    <name> BKP10R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002878) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP10R >> 0) & 0xFFFFFFFF), ((RTC_BKP10R = (RTC_BKP10R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP10R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP11R  -------------------------------
// SVD Line: 5374

unsigned int RTC_BKP11R __AT (0x4000287C);



// -------------------------------  Field Item: RTC_BKP11R_BKP  -----------------------------------
// SVD Line: 5383

//  <item> SFDITEM_FIELD__RTC_BKP11R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000287C) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP11R >> 0) & 0xFFFFFFFF), ((RTC_BKP11R = (RTC_BKP11R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC_BKP11R  -----------------------------------
// SVD Line: 5374

//  <rtree> SFDITEM_REG__RTC_BKP11R
//    <name> BKP11R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000287C) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP11R >> 0) & 0xFFFFFFFF), ((RTC_BKP11R = (RTC_BKP11R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP11R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP12R  -------------------------------
// SVD Line: 5391

unsigned int RTC_BKP12R __AT (0x40002880);



// -------------------------------  Field Item: RTC_BKP12R_BKP  -----------------------------------
// SVD Line: 5400

//  <item> SFDITEM_FIELD__RTC_BKP12R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002880) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP12R >> 0) & 0xFFFFFFFF), ((RTC_BKP12R = (RTC_BKP12R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC_BKP12R  -----------------------------------
// SVD Line: 5391

//  <rtree> SFDITEM_REG__RTC_BKP12R
//    <name> BKP12R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002880) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP12R >> 0) & 0xFFFFFFFF), ((RTC_BKP12R = (RTC_BKP12R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP12R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP13R  -------------------------------
// SVD Line: 5408

unsigned int RTC_BKP13R __AT (0x40002884);



// -------------------------------  Field Item: RTC_BKP13R_BKP  -----------------------------------
// SVD Line: 5417

//  <item> SFDITEM_FIELD__RTC_BKP13R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002884) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP13R >> 0) & 0xFFFFFFFF), ((RTC_BKP13R = (RTC_BKP13R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC_BKP13R  -----------------------------------
// SVD Line: 5408

//  <rtree> SFDITEM_REG__RTC_BKP13R
//    <name> BKP13R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002884) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP13R >> 0) & 0xFFFFFFFF), ((RTC_BKP13R = (RTC_BKP13R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP13R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP14R  -------------------------------
// SVD Line: 5425

unsigned int RTC_BKP14R __AT (0x40002888);



// -------------------------------  Field Item: RTC_BKP14R_BKP  -----------------------------------
// SVD Line: 5434

//  <item> SFDITEM_FIELD__RTC_BKP14R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002888) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP14R >> 0) & 0xFFFFFFFF), ((RTC_BKP14R = (RTC_BKP14R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC_BKP14R  -----------------------------------
// SVD Line: 5425

//  <rtree> SFDITEM_REG__RTC_BKP14R
//    <name> BKP14R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002888) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP14R >> 0) & 0xFFFFFFFF), ((RTC_BKP14R = (RTC_BKP14R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP14R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP15R  -------------------------------
// SVD Line: 5442

unsigned int RTC_BKP15R __AT (0x4000288C);



// -------------------------------  Field Item: RTC_BKP15R_BKP  -----------------------------------
// SVD Line: 5451

//  <item> SFDITEM_FIELD__RTC_BKP15R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000288C) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP15R >> 0) & 0xFFFFFFFF), ((RTC_BKP15R = (RTC_BKP15R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC_BKP15R  -----------------------------------
// SVD Line: 5442

//  <rtree> SFDITEM_REG__RTC_BKP15R
//    <name> BKP15R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000288C) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP15R >> 0) & 0xFFFFFFFF), ((RTC_BKP15R = (RTC_BKP15R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP15R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP16R  -------------------------------
// SVD Line: 5459

unsigned int RTC_BKP16R __AT (0x40002890);



// -------------------------------  Field Item: RTC_BKP16R_BKP  -----------------------------------
// SVD Line: 5468

//  <item> SFDITEM_FIELD__RTC_BKP16R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002890) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP16R >> 0) & 0xFFFFFFFF), ((RTC_BKP16R = (RTC_BKP16R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC_BKP16R  -----------------------------------
// SVD Line: 5459

//  <rtree> SFDITEM_REG__RTC_BKP16R
//    <name> BKP16R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002890) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP16R >> 0) & 0xFFFFFFFF), ((RTC_BKP16R = (RTC_BKP16R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP16R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP17R  -------------------------------
// SVD Line: 5476

unsigned int RTC_BKP17R __AT (0x40002894);



// -------------------------------  Field Item: RTC_BKP17R_BKP  -----------------------------------
// SVD Line: 5485

//  <item> SFDITEM_FIELD__RTC_BKP17R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002894) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP17R >> 0) & 0xFFFFFFFF), ((RTC_BKP17R = (RTC_BKP17R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC_BKP17R  -----------------------------------
// SVD Line: 5476

//  <rtree> SFDITEM_REG__RTC_BKP17R
//    <name> BKP17R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002894) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP17R >> 0) & 0xFFFFFFFF), ((RTC_BKP17R = (RTC_BKP17R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP17R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP18R  -------------------------------
// SVD Line: 5493

unsigned int RTC_BKP18R __AT (0x40002898);



// -------------------------------  Field Item: RTC_BKP18R_BKP  -----------------------------------
// SVD Line: 5502

//  <item> SFDITEM_FIELD__RTC_BKP18R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002898) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP18R >> 0) & 0xFFFFFFFF), ((RTC_BKP18R = (RTC_BKP18R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC_BKP18R  -----------------------------------
// SVD Line: 5493

//  <rtree> SFDITEM_REG__RTC_BKP18R
//    <name> BKP18R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002898) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP18R >> 0) & 0xFFFFFFFF), ((RTC_BKP18R = (RTC_BKP18R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP18R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP19R  -------------------------------
// SVD Line: 5510

unsigned int RTC_BKP19R __AT (0x4000289C);



// -------------------------------  Field Item: RTC_BKP19R_BKP  -----------------------------------
// SVD Line: 5519

//  <item> SFDITEM_FIELD__RTC_BKP19R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000289C) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP19R >> 0) & 0xFFFFFFFF), ((RTC_BKP19R = (RTC_BKP19R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC_BKP19R  -----------------------------------
// SVD Line: 5510

//  <rtree> SFDITEM_REG__RTC_BKP19R
//    <name> BKP19R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000289C) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP19R >> 0) & 0xFFFFFFFF), ((RTC_BKP19R = (RTC_BKP19R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP19R_BKP </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: RTC  --------------------------------------
// SVD Line: 4190

//  <view> RTC
//    <name> RTC </name>
//    <item> SFDITEM_REG__RTC_TR </item>
//    <item> SFDITEM_REG__RTC_DR </item>
//    <item> SFDITEM_REG__RTC_CR </item>
//    <item> SFDITEM_REG__RTC_ISR </item>
//    <item> SFDITEM_REG__RTC_PRER </item>
//    <item> SFDITEM_REG__RTC_WUTR </item>
//    <item> SFDITEM_REG__RTC_CALIBR </item>
//    <item> SFDITEM_REG__RTC_ALRMAR </item>
//    <item> SFDITEM_REG__RTC_ALRMBR </item>
//    <item> SFDITEM_REG__RTC_WPR </item>
//    <item> SFDITEM_REG__RTC_SSR </item>
//    <item> SFDITEM_REG__RTC_SHIFTR </item>
//    <item> SFDITEM_REG__RTC_TSTR </item>
//    <item> SFDITEM_REG__RTC_TSDR </item>
//    <item> SFDITEM_REG__RTC_TSSSR </item>
//    <item> SFDITEM_REG__RTC_CALR </item>
//    <item> SFDITEM_REG__RTC_TAFCR </item>
//    <item> SFDITEM_REG__RTC_ALRMASSR </item>
//    <item> SFDITEM_REG__RTC_ALRMBSSR </item>
//    <item> SFDITEM_REG__RTC_BKP0R </item>
//    <item> SFDITEM_REG__RTC_BKP1R </item>
//    <item> SFDITEM_REG__RTC_BKP2R </item>
//    <item> SFDITEM_REG__RTC_BKP3R </item>
//    <item> SFDITEM_REG__RTC_BKP4R </item>
//    <item> SFDITEM_REG__RTC_BKP5R </item>
//    <item> SFDITEM_REG__RTC_BKP6R </item>
//    <item> SFDITEM_REG__RTC_BKP7R </item>
//    <item> SFDITEM_REG__RTC_BKP8R </item>
//    <item> SFDITEM_REG__RTC_BKP9R </item>
//    <item> SFDITEM_REG__RTC_BKP10R </item>
//    <item> SFDITEM_REG__RTC_BKP11R </item>
//    <item> SFDITEM_REG__RTC_BKP12R </item>
//    <item> SFDITEM_REG__RTC_BKP13R </item>
//    <item> SFDITEM_REG__RTC_BKP14R </item>
//    <item> SFDITEM_REG__RTC_BKP15R </item>
//    <item> SFDITEM_REG__RTC_BKP16R </item>
//    <item> SFDITEM_REG__RTC_BKP17R </item>
//    <item> SFDITEM_REG__RTC_BKP18R </item>
//    <item> SFDITEM_REG__RTC_BKP19R </item>
//  </view>
//  


// ---------------------------  Register Item Address: SYSCFG_MEMRM  ------------------------------
// SVD Line: 5540

unsigned int SYSCFG_MEMRM __AT (0x40013800);



// ----------------------------  Field Item: SYSCFG_MEMRM_MEM_MODE  -------------------------------
// SVD Line: 5549

//  <item> SFDITEM_FIELD__SYSCFG_MEMRM_MEM_MODE
//    <name> MEM_MODE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40013800) MEM_MODE </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_MEMRM >> 0) & 0x3), ((SYSCFG_MEMRM = (SYSCFG_MEMRM & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: SYSCFG_MEMRM  ----------------------------------
// SVD Line: 5540

//  <rtree> SFDITEM_REG__SYSCFG_MEMRM
//    <name> MEMRM </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013800) memory remap register </i>
//    <loc> ( (unsigned int)((SYSCFG_MEMRM >> 0) & 0xFFFFFFFF), ((SYSCFG_MEMRM = (SYSCFG_MEMRM & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_MEMRM_MEM_MODE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SYSCFG_PMC  -------------------------------
// SVD Line: 5557

unsigned int SYSCFG_PMC __AT (0x40013804);



// -----------------------------  Field Item: SYSCFG_PMC_ADC1DC2  ---------------------------------
// SVD Line: 5567

//  <item> SFDITEM_FIELD__SYSCFG_PMC_ADC1DC2
//    <name> ADC1DC2 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40013804) ADC1DC2 </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_PMC ) </loc>
//      <o.16..16> ADC1DC2
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: SYSCFG_PMC  -----------------------------------
// SVD Line: 5557

//  <rtree> SFDITEM_REG__SYSCFG_PMC
//    <name> PMC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013804) peripheral mode configuration  register </i>
//    <loc> ( (unsigned int)((SYSCFG_PMC >> 0) & 0xFFFFFFFF), ((SYSCFG_PMC = (SYSCFG_PMC & ~(0x10000UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x10000) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_PMC_ADC1DC2 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SYSCFG_EXTICR1  -----------------------------
// SVD Line: 5575

unsigned int SYSCFG_EXTICR1 __AT (0x40013808);



// ----------------------------  Field Item: SYSCFG_EXTICR1_EXTI3  --------------------------------
// SVD Line: 5585

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR1_EXTI3
//    <name> EXTI3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40013808) EXTI x configuration (x = 0 to  3) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR1 >> 12) & 0xF), ((SYSCFG_EXTICR1 = (SYSCFG_EXTICR1 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR1_EXTI2  --------------------------------
// SVD Line: 5592

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR1_EXTI2
//    <name> EXTI2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40013808) EXTI x configuration (x = 0 to  3) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR1 >> 8) & 0xF), ((SYSCFG_EXTICR1 = (SYSCFG_EXTICR1 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR1_EXTI1  --------------------------------
// SVD Line: 5599

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR1_EXTI1
//    <name> EXTI1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40013808) EXTI x configuration (x = 0 to  3) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR1 >> 4) & 0xF), ((SYSCFG_EXTICR1 = (SYSCFG_EXTICR1 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR1_EXTI0  --------------------------------
// SVD Line: 5606

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR1_EXTI0
//    <name> EXTI0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40013808) EXTI x configuration (x = 0 to  3) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR1 >> 0) & 0xF), ((SYSCFG_EXTICR1 = (SYSCFG_EXTICR1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SYSCFG_EXTICR1  ---------------------------------
// SVD Line: 5575

//  <rtree> SFDITEM_REG__SYSCFG_EXTICR1
//    <name> EXTICR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013808) external interrupt configuration register  1 </i>
//    <loc> ( (unsigned int)((SYSCFG_EXTICR1 >> 0) & 0xFFFFFFFF), ((SYSCFG_EXTICR1 = (SYSCFG_EXTICR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR1_EXTI3 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR1_EXTI2 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR1_EXTI1 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR1_EXTI0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SYSCFG_EXTICR2  -----------------------------
// SVD Line: 5615

unsigned int SYSCFG_EXTICR2 __AT (0x4001380C);



// ----------------------------  Field Item: SYSCFG_EXTICR2_EXTI7  --------------------------------
// SVD Line: 5625

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR2_EXTI7
//    <name> EXTI7 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x4001380C) EXTI x configuration (x = 4 to  7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR2 >> 12) & 0xF), ((SYSCFG_EXTICR2 = (SYSCFG_EXTICR2 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR2_EXTI6  --------------------------------
// SVD Line: 5632

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR2_EXTI6
//    <name> EXTI6 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4001380C) EXTI x configuration (x = 4 to  7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR2 >> 8) & 0xF), ((SYSCFG_EXTICR2 = (SYSCFG_EXTICR2 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR2_EXTI5  --------------------------------
// SVD Line: 5639

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR2_EXTI5
//    <name> EXTI5 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4001380C) EXTI x configuration (x = 4 to  7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR2 >> 4) & 0xF), ((SYSCFG_EXTICR2 = (SYSCFG_EXTICR2 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR2_EXTI4  --------------------------------
// SVD Line: 5646

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR2_EXTI4
//    <name> EXTI4 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4001380C) EXTI x configuration (x = 4 to  7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR2 >> 0) & 0xF), ((SYSCFG_EXTICR2 = (SYSCFG_EXTICR2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SYSCFG_EXTICR2  ---------------------------------
// SVD Line: 5615

//  <rtree> SFDITEM_REG__SYSCFG_EXTICR2
//    <name> EXTICR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001380C) external interrupt configuration register  2 </i>
//    <loc> ( (unsigned int)((SYSCFG_EXTICR2 >> 0) & 0xFFFFFFFF), ((SYSCFG_EXTICR2 = (SYSCFG_EXTICR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR2_EXTI7 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR2_EXTI6 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR2_EXTI5 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR2_EXTI4 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SYSCFG_EXTICR3  -----------------------------
// SVD Line: 5655

unsigned int SYSCFG_EXTICR3 __AT (0x40013810);



// ----------------------------  Field Item: SYSCFG_EXTICR3_EXTI11  -------------------------------
// SVD Line: 5665

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR3_EXTI11
//    <name> EXTI11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40013810) EXTI x configuration (x = 8 to  11) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR3 >> 12) & 0xF), ((SYSCFG_EXTICR3 = (SYSCFG_EXTICR3 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR3_EXTI10  -------------------------------
// SVD Line: 5672

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR3_EXTI10
//    <name> EXTI10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40013810) EXTI10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR3 >> 8) & 0xF), ((SYSCFG_EXTICR3 = (SYSCFG_EXTICR3 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR3_EXTI9  --------------------------------
// SVD Line: 5678

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR3_EXTI9
//    <name> EXTI9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40013810) EXTI x configuration (x = 8 to  11) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR3 >> 4) & 0xF), ((SYSCFG_EXTICR3 = (SYSCFG_EXTICR3 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR3_EXTI8  --------------------------------
// SVD Line: 5685

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR3_EXTI8
//    <name> EXTI8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40013810) EXTI x configuration (x = 8 to  11) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR3 >> 0) & 0xF), ((SYSCFG_EXTICR3 = (SYSCFG_EXTICR3 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SYSCFG_EXTICR3  ---------------------------------
// SVD Line: 5655

//  <rtree> SFDITEM_REG__SYSCFG_EXTICR3
//    <name> EXTICR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013810) external interrupt configuration register  3 </i>
//    <loc> ( (unsigned int)((SYSCFG_EXTICR3 >> 0) & 0xFFFFFFFF), ((SYSCFG_EXTICR3 = (SYSCFG_EXTICR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR3_EXTI11 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR3_EXTI10 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR3_EXTI9 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR3_EXTI8 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SYSCFG_EXTICR4  -----------------------------
// SVD Line: 5694

unsigned int SYSCFG_EXTICR4 __AT (0x40013814);



// ----------------------------  Field Item: SYSCFG_EXTICR4_EXTI15  -------------------------------
// SVD Line: 5704

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR4_EXTI15
//    <name> EXTI15 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40013814) EXTI x configuration (x = 12 to  15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR4 >> 12) & 0xF), ((SYSCFG_EXTICR4 = (SYSCFG_EXTICR4 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR4_EXTI14  -------------------------------
// SVD Line: 5711

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR4_EXTI14
//    <name> EXTI14 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40013814) EXTI x configuration (x = 12 to  15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR4 >> 8) & 0xF), ((SYSCFG_EXTICR4 = (SYSCFG_EXTICR4 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR4_EXTI13  -------------------------------
// SVD Line: 5718

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR4_EXTI13
//    <name> EXTI13 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40013814) EXTI x configuration (x = 12 to  15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR4 >> 4) & 0xF), ((SYSCFG_EXTICR4 = (SYSCFG_EXTICR4 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR4_EXTI12  -------------------------------
// SVD Line: 5725

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR4_EXTI12
//    <name> EXTI12 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40013814) EXTI x configuration (x = 12 to  15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR4 >> 0) & 0xF), ((SYSCFG_EXTICR4 = (SYSCFG_EXTICR4 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SYSCFG_EXTICR4  ---------------------------------
// SVD Line: 5694

//  <rtree> SFDITEM_REG__SYSCFG_EXTICR4
//    <name> EXTICR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013814) external interrupt configuration register  4 </i>
//    <loc> ( (unsigned int)((SYSCFG_EXTICR4 >> 0) & 0xFFFFFFFF), ((SYSCFG_EXTICR4 = (SYSCFG_EXTICR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR4_EXTI15 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR4_EXTI14 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR4_EXTI13 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR4_EXTI12 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SYSCFG_CMPCR  ------------------------------
// SVD Line: 5734

unsigned int SYSCFG_CMPCR __AT (0x40013820);



// -----------------------------  Field Item: SYSCFG_CMPCR_READY  ---------------------------------
// SVD Line: 5744

//  <item> SFDITEM_FIELD__SYSCFG_CMPCR_READY
//    <name> READY </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40013820) READY </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_CMPCR ) </loc>
//      <o.8..8> READY
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SYSCFG_CMPCR_CMP_PD  --------------------------------
// SVD Line: 5750

//  <item> SFDITEM_FIELD__SYSCFG_CMPCR_CMP_PD
//    <name> CMP_PD </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40013820) Compensation cell  power-down </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_CMPCR ) </loc>
//      <o.0..0> CMP_PD
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: SYSCFG_CMPCR  ----------------------------------
// SVD Line: 5734

//  <rtree> SFDITEM_REG__SYSCFG_CMPCR
//    <name> CMPCR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40013820) Compensation cell control  register </i>
//    <loc> ( (unsigned int)((SYSCFG_CMPCR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_CMPCR_READY </item>
//    <item> SFDITEM_FIELD__SYSCFG_CMPCR_CMP_PD </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SYSCFG_CFGR  -------------------------------
// SVD Line: 5759

unsigned int SYSCFG_CFGR __AT (0x4001382C);



// ---------------------------  Field Item: SYSCFG_CFGR_FMPI2C1_SCL  ------------------------------
// SVD Line: 5768

//  <item> SFDITEM_FIELD__SYSCFG_CFGR_FMPI2C1_SCL
//    <name> FMPI2C1_SCL </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001382C) FMPI2C1_SCL </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_CFGR ) </loc>
//      <o.0..0> FMPI2C1_SCL
//    </check>
//  </item>
//  


// ---------------------------  Field Item: SYSCFG_CFGR_FMPI2C1_SDA  ------------------------------
// SVD Line: 5774

//  <item> SFDITEM_FIELD__SYSCFG_CFGR_FMPI2C1_SDA
//    <name> FMPI2C1_SDA </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001382C) FMPI2C1_SDA </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_CFGR ) </loc>
//      <o.1..1> FMPI2C1_SDA
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: SYSCFG_CFGR  ----------------------------------
// SVD Line: 5759

//  <rtree> SFDITEM_REG__SYSCFG_CFGR
//    <name> CFGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001382C) Configuration register </i>
//    <loc> ( (unsigned int)((SYSCFG_CFGR >> 0) & 0xFFFFFFFF), ((SYSCFG_CFGR = (SYSCFG_CFGR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_CFGR_FMPI2C1_SCL </item>
//    <item> SFDITEM_FIELD__SYSCFG_CFGR_FMPI2C1_SDA </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: SYSCFG  ------------------------------------
// SVD Line: 5529

//  <view> SYSCFG
//    <name> SYSCFG </name>
//    <item> SFDITEM_REG__SYSCFG_MEMRM </item>
//    <item> SFDITEM_REG__SYSCFG_PMC </item>
//    <item> SFDITEM_REG__SYSCFG_EXTICR1 </item>
//    <item> SFDITEM_REG__SYSCFG_EXTICR2 </item>
//    <item> SFDITEM_REG__SYSCFG_EXTICR3 </item>
//    <item> SFDITEM_REG__SYSCFG_EXTICR4 </item>
//    <item> SFDITEM_REG__SYSCFG_CMPCR </item>
//    <item> SFDITEM_REG__SYSCFG_CFGR </item>
//  </view>
//  


// -----------------------------  Register Item Address: TIM1_CR1  --------------------------------
// SVD Line: 5817

unsigned int TIM1_CR1 __AT (0x40010000);



// --------------------------------  Field Item: TIM1_CR1_CKD  ------------------------------------
// SVD Line: 5826

//  <item> SFDITEM_FIELD__TIM1_CR1_CKD
//    <name> CKD </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40010000) Clock division </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CR1 >> 8) & 0x3), ((TIM1_CR1 = (TIM1_CR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR1_ARPE  -----------------------------------
// SVD Line: 5832

//  <item> SFDITEM_FIELD__TIM1_CR1_ARPE
//    <name> ARPE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010000) Auto-reload preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR1 ) </loc>
//      <o.7..7> ARPE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR1_CMS  ------------------------------------
// SVD Line: 5838

//  <item> SFDITEM_FIELD__TIM1_CR1_CMS
//    <name> CMS </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x40010000) Center-aligned mode  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CR1 >> 5) & 0x3), ((TIM1_CR1 = (TIM1_CR1 & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR1_DIR  ------------------------------------
// SVD Line: 5845

//  <item> SFDITEM_FIELD__TIM1_CR1_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010000) Direction </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR1 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR1_OPM  ------------------------------------
// SVD Line: 5851

//  <item> SFDITEM_FIELD__TIM1_CR1_OPM
//    <name> OPM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010000) One-pulse mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR1 ) </loc>
//      <o.3..3> OPM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR1_URS  ------------------------------------
// SVD Line: 5857

//  <item> SFDITEM_FIELD__TIM1_CR1_URS
//    <name> URS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010000) Update request source </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR1 ) </loc>
//      <o.2..2> URS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR1_UDIS  -----------------------------------
// SVD Line: 5863

//  <item> SFDITEM_FIELD__TIM1_CR1_UDIS
//    <name> UDIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010000) Update disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR1 ) </loc>
//      <o.1..1> UDIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR1_CEN  ------------------------------------
// SVD Line: 5869

//  <item> SFDITEM_FIELD__TIM1_CR1_CEN
//    <name> CEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010000) Counter enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR1 ) </loc>
//      <o.0..0> CEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CR1  ------------------------------------
// SVD Line: 5817

//  <rtree> SFDITEM_REG__TIM1_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010000) control register 1 </i>
//    <loc> ( (unsigned int)((TIM1_CR1 >> 0) & 0xFFFFFFFF), ((TIM1_CR1 = (TIM1_CR1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CR1_CKD </item>
//    <item> SFDITEM_FIELD__TIM1_CR1_ARPE </item>
//    <item> SFDITEM_FIELD__TIM1_CR1_CMS </item>
//    <item> SFDITEM_FIELD__TIM1_CR1_DIR </item>
//    <item> SFDITEM_FIELD__TIM1_CR1_OPM </item>
//    <item> SFDITEM_FIELD__TIM1_CR1_URS </item>
//    <item> SFDITEM_FIELD__TIM1_CR1_UDIS </item>
//    <item> SFDITEM_FIELD__TIM1_CR1_CEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_CR2  --------------------------------
// SVD Line: 5877

unsigned int TIM1_CR2 __AT (0x40010004);



// --------------------------------  Field Item: TIM1_CR2_OIS4  -----------------------------------
// SVD Line: 5886

//  <item> SFDITEM_FIELD__TIM1_CR2_OIS4
//    <name> OIS4 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40010004) Output Idle state 4 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.14..14> OIS4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CR2_OIS3N  -----------------------------------
// SVD Line: 5892

//  <item> SFDITEM_FIELD__TIM1_CR2_OIS3N
//    <name> OIS3N </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40010004) Output Idle state 3 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.13..13> OIS3N
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR2_OIS3  -----------------------------------
// SVD Line: 5898

//  <item> SFDITEM_FIELD__TIM1_CR2_OIS3
//    <name> OIS3 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40010004) Output Idle state 3 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.12..12> OIS3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CR2_OIS2N  -----------------------------------
// SVD Line: 5904

//  <item> SFDITEM_FIELD__TIM1_CR2_OIS2N
//    <name> OIS2N </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40010004) Output Idle state 2 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.11..11> OIS2N
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR2_OIS2  -----------------------------------
// SVD Line: 5910

//  <item> SFDITEM_FIELD__TIM1_CR2_OIS2
//    <name> OIS2 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40010004) Output Idle state 2 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.10..10> OIS2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CR2_OIS1N  -----------------------------------
// SVD Line: 5916

//  <item> SFDITEM_FIELD__TIM1_CR2_OIS1N
//    <name> OIS1N </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40010004) Output Idle state 1 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.9..9> OIS1N
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR2_OIS1  -----------------------------------
// SVD Line: 5922

//  <item> SFDITEM_FIELD__TIM1_CR2_OIS1
//    <name> OIS1 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40010004) Output Idle state 1 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.8..8> OIS1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR2_TI1S  -----------------------------------
// SVD Line: 5928

//  <item> SFDITEM_FIELD__TIM1_CR2_TI1S
//    <name> TI1S </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010004) TI1 selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.7..7> TI1S
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR2_MMS  ------------------------------------
// SVD Line: 5934

//  <item> SFDITEM_FIELD__TIM1_CR2_MMS
//    <name> MMS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40010004) Master mode selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CR2 >> 4) & 0x7), ((TIM1_CR2 = (TIM1_CR2 & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR2_CCDS  -----------------------------------
// SVD Line: 5940

//  <item> SFDITEM_FIELD__TIM1_CR2_CCDS
//    <name> CCDS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010004) Capture/compare DMA  selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.3..3> CCDS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR2_CCUS  -----------------------------------
// SVD Line: 5947

//  <item> SFDITEM_FIELD__TIM1_CR2_CCUS
//    <name> CCUS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010004) Capture/compare control update  selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.2..2> CCUS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR2_CCPC  -----------------------------------
// SVD Line: 5954

//  <item> SFDITEM_FIELD__TIM1_CR2_CCPC
//    <name> CCPC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010004) Capture/compare preloaded  control </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.0..0> CCPC
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CR2  ------------------------------------
// SVD Line: 5877

//  <rtree> SFDITEM_REG__TIM1_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010004) control register 2 </i>
//    <loc> ( (unsigned int)((TIM1_CR2 >> 0) & 0xFFFFFFFF), ((TIM1_CR2 = (TIM1_CR2 & ~(0x7FFDUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFD) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CR2_OIS4 </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_OIS3N </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_OIS3 </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_OIS2N </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_OIS2 </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_OIS1N </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_OIS1 </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_TI1S </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_MMS </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_CCDS </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_CCUS </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_CCPC </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_SMCR  --------------------------------
// SVD Line: 5963

unsigned int TIM1_SMCR __AT (0x40010008);



// --------------------------------  Field Item: TIM1_SMCR_ETP  -----------------------------------
// SVD Line: 5972

//  <item> SFDITEM_FIELD__TIM1_SMCR_ETP
//    <name> ETP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40010008) External trigger polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SMCR ) </loc>
//      <o.15..15> ETP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SMCR_ECE  -----------------------------------
// SVD Line: 5978

//  <item> SFDITEM_FIELD__TIM1_SMCR_ECE
//    <name> ECE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40010008) External clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SMCR ) </loc>
//      <o.14..14> ECE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_SMCR_ETPS  -----------------------------------
// SVD Line: 5984

//  <item> SFDITEM_FIELD__TIM1_SMCR_ETPS
//    <name> ETPS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40010008) External trigger prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_SMCR >> 12) & 0x3), ((TIM1_SMCR = (TIM1_SMCR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SMCR_ETF  -----------------------------------
// SVD Line: 5990

//  <item> SFDITEM_FIELD__TIM1_SMCR_ETF
//    <name> ETF </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40010008) External trigger filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_SMCR >> 8) & 0xF), ((TIM1_SMCR = (TIM1_SMCR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SMCR_MSM  -----------------------------------
// SVD Line: 5996

//  <item> SFDITEM_FIELD__TIM1_SMCR_MSM
//    <name> MSM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010008) Master/Slave mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SMCR ) </loc>
//      <o.7..7> MSM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SMCR_TS  ------------------------------------
// SVD Line: 6002

//  <item> SFDITEM_FIELD__TIM1_SMCR_TS
//    <name> TS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40010008) Trigger selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_SMCR >> 4) & 0x7), ((TIM1_SMCR = (TIM1_SMCR & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SMCR_SMS  -----------------------------------
// SVD Line: 6008

//  <item> SFDITEM_FIELD__TIM1_SMCR_SMS
//    <name> SMS </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40010008) Slave mode selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_SMCR >> 0) & 0x7), ((TIM1_SMCR = (TIM1_SMCR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_SMCR  -----------------------------------
// SVD Line: 5963

//  <rtree> SFDITEM_REG__TIM1_SMCR
//    <name> SMCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010008) slave mode control register </i>
//    <loc> ( (unsigned int)((TIM1_SMCR >> 0) & 0xFFFFFFFF), ((TIM1_SMCR = (TIM1_SMCR & ~(0xFFF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_SMCR_ETP </item>
//    <item> SFDITEM_FIELD__TIM1_SMCR_ECE </item>
//    <item> SFDITEM_FIELD__TIM1_SMCR_ETPS </item>
//    <item> SFDITEM_FIELD__TIM1_SMCR_ETF </item>
//    <item> SFDITEM_FIELD__TIM1_SMCR_MSM </item>
//    <item> SFDITEM_FIELD__TIM1_SMCR_TS </item>
//    <item> SFDITEM_FIELD__TIM1_SMCR_SMS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_DIER  --------------------------------
// SVD Line: 6016

unsigned int TIM1_DIER __AT (0x4001000C);



// --------------------------------  Field Item: TIM1_DIER_TDE  -----------------------------------
// SVD Line: 6025

//  <item> SFDITEM_FIELD__TIM1_DIER_TDE
//    <name> TDE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4001000C) Trigger DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.14..14> TDE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_COMDE  ----------------------------------
// SVD Line: 6031

//  <item> SFDITEM_FIELD__TIM1_DIER_COMDE
//    <name> COMDE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4001000C) COM DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.13..13> COMDE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_CC4DE  ----------------------------------
// SVD Line: 6037

//  <item> SFDITEM_FIELD__TIM1_DIER_CC4DE
//    <name> CC4DE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4001000C) Capture/Compare 4 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.12..12> CC4DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_CC3DE  ----------------------------------
// SVD Line: 6044

//  <item> SFDITEM_FIELD__TIM1_DIER_CC3DE
//    <name> CC3DE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4001000C) Capture/Compare 3 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.11..11> CC3DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_CC2DE  ----------------------------------
// SVD Line: 6051

//  <item> SFDITEM_FIELD__TIM1_DIER_CC2DE
//    <name> CC2DE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4001000C) Capture/Compare 2 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.10..10> CC2DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_CC1DE  ----------------------------------
// SVD Line: 6058

//  <item> SFDITEM_FIELD__TIM1_DIER_CC1DE
//    <name> CC1DE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4001000C) Capture/Compare 1 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.9..9> CC1DE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_DIER_UDE  -----------------------------------
// SVD Line: 6065

//  <item> SFDITEM_FIELD__TIM1_DIER_UDE
//    <name> UDE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4001000C) Update DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.8..8> UDE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_DIER_BIE  -----------------------------------
// SVD Line: 6071

//  <item> SFDITEM_FIELD__TIM1_DIER_BIE
//    <name> BIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4001000C) Break interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.7..7> BIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_DIER_TIE  -----------------------------------
// SVD Line: 6077

//  <item> SFDITEM_FIELD__TIM1_DIER_TIE
//    <name> TIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4001000C) Trigger interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.6..6> TIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_COMIE  ----------------------------------
// SVD Line: 6083

//  <item> SFDITEM_FIELD__TIM1_DIER_COMIE
//    <name> COMIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4001000C) COM interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.5..5> COMIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_CC4IE  ----------------------------------
// SVD Line: 6089

//  <item> SFDITEM_FIELD__TIM1_DIER_CC4IE
//    <name> CC4IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4001000C) Capture/Compare 4 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.4..4> CC4IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_CC3IE  ----------------------------------
// SVD Line: 6096

//  <item> SFDITEM_FIELD__TIM1_DIER_CC3IE
//    <name> CC3IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001000C) Capture/Compare 3 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.3..3> CC3IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_CC2IE  ----------------------------------
// SVD Line: 6103

//  <item> SFDITEM_FIELD__TIM1_DIER_CC2IE
//    <name> CC2IE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4001000C) Capture/Compare 2 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.2..2> CC2IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_CC1IE  ----------------------------------
// SVD Line: 6110

//  <item> SFDITEM_FIELD__TIM1_DIER_CC1IE
//    <name> CC1IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001000C) Capture/Compare 1 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.1..1> CC1IE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_DIER_UIE  -----------------------------------
// SVD Line: 6117

//  <item> SFDITEM_FIELD__TIM1_DIER_UIE
//    <name> UIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001000C) Update interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.0..0> UIE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_DIER  -----------------------------------
// SVD Line: 6016

//  <rtree> SFDITEM_REG__TIM1_DIER
//    <name> DIER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001000C) DMA/Interrupt enable register </i>
//    <loc> ( (unsigned int)((TIM1_DIER >> 0) & 0xFFFFFFFF), ((TIM1_DIER = (TIM1_DIER & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_DIER_TDE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_COMDE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_CC4DE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_CC3DE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_CC2DE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_CC1DE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_UDE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_BIE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_TIE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_COMIE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_CC4IE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_CC3IE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_CC2IE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_CC1IE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_UIE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_SR  ---------------------------------
// SVD Line: 6125

unsigned int TIM1_SR __AT (0x40010010);



// --------------------------------  Field Item: TIM1_SR_CC4OF  -----------------------------------
// SVD Line: 6134

//  <item> SFDITEM_FIELD__TIM1_SR_CC4OF
//    <name> CC4OF </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40010010) Capture/Compare 4 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.12..12> CC4OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_CC3OF  -----------------------------------
// SVD Line: 6141

//  <item> SFDITEM_FIELD__TIM1_SR_CC3OF
//    <name> CC3OF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40010010) Capture/Compare 3 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.11..11> CC3OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_CC2OF  -----------------------------------
// SVD Line: 6148

//  <item> SFDITEM_FIELD__TIM1_SR_CC2OF
//    <name> CC2OF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40010010) Capture/compare 2 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.10..10> CC2OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_CC1OF  -----------------------------------
// SVD Line: 6155

//  <item> SFDITEM_FIELD__TIM1_SR_CC1OF
//    <name> CC1OF </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40010010) Capture/Compare 1 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.9..9> CC1OF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM1_SR_BIF  ------------------------------------
// SVD Line: 6162

//  <item> SFDITEM_FIELD__TIM1_SR_BIF
//    <name> BIF </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010010) Break interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.7..7> BIF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM1_SR_TIF  ------------------------------------
// SVD Line: 6168

//  <item> SFDITEM_FIELD__TIM1_SR_TIF
//    <name> TIF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40010010) Trigger interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.6..6> TIF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_COMIF  -----------------------------------
// SVD Line: 6174

//  <item> SFDITEM_FIELD__TIM1_SR_COMIF
//    <name> COMIF </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010010) COM interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.5..5> COMIF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_CC4IF  -----------------------------------
// SVD Line: 6180

//  <item> SFDITEM_FIELD__TIM1_SR_CC4IF
//    <name> CC4IF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010010) Capture/Compare 4 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.4..4> CC4IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_CC3IF  -----------------------------------
// SVD Line: 6187

//  <item> SFDITEM_FIELD__TIM1_SR_CC3IF
//    <name> CC3IF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010010) Capture/Compare 3 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.3..3> CC3IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_CC2IF  -----------------------------------
// SVD Line: 6194

//  <item> SFDITEM_FIELD__TIM1_SR_CC2IF
//    <name> CC2IF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010010) Capture/Compare 2 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.2..2> CC2IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_CC1IF  -----------------------------------
// SVD Line: 6201

//  <item> SFDITEM_FIELD__TIM1_SR_CC1IF
//    <name> CC1IF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010010) Capture/compare 1 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.1..1> CC1IF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM1_SR_UIF  ------------------------------------
// SVD Line: 6208

//  <item> SFDITEM_FIELD__TIM1_SR_UIF
//    <name> UIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010010) Update interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.0..0> UIF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: TIM1_SR  ------------------------------------
// SVD Line: 6125

//  <rtree> SFDITEM_REG__TIM1_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010010) status register </i>
//    <loc> ( (unsigned int)((TIM1_SR >> 0) & 0xFFFFFFFF), ((TIM1_SR = (TIM1_SR & ~(0x1EFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1EFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_SR_CC4OF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_CC3OF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_CC2OF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_CC1OF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_BIF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_TIF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_COMIF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_CC4IF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_CC3IF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_CC2IF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_CC1IF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_UIF </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_EGR  --------------------------------
// SVD Line: 6216

unsigned int TIM1_EGR __AT (0x40010014);



// ---------------------------------  Field Item: TIM1_EGR_BG  ------------------------------------
// SVD Line: 6225

//  <item> SFDITEM_FIELD__TIM1_EGR_BG
//    <name> BG </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x40010014) Break generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.7..7> BG
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM1_EGR_TG  ------------------------------------
// SVD Line: 6231

//  <item> SFDITEM_FIELD__TIM1_EGR_TG
//    <name> TG </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40010014) Trigger generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.6..6> TG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_EGR_COMG  -----------------------------------
// SVD Line: 6237

//  <item> SFDITEM_FIELD__TIM1_EGR_COMG
//    <name> COMG </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40010014) Capture/Compare control update  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.5..5> COMG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_EGR_CC4G  -----------------------------------
// SVD Line: 6244

//  <item> SFDITEM_FIELD__TIM1_EGR_CC4G
//    <name> CC4G </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40010014) Capture/compare 4  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.4..4> CC4G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_EGR_CC3G  -----------------------------------
// SVD Line: 6251

//  <item> SFDITEM_FIELD__TIM1_EGR_CC3G
//    <name> CC3G </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40010014) Capture/compare 3  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.3..3> CC3G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_EGR_CC2G  -----------------------------------
// SVD Line: 6258

//  <item> SFDITEM_FIELD__TIM1_EGR_CC2G
//    <name> CC2G </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40010014) Capture/compare 2  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.2..2> CC2G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_EGR_CC1G  -----------------------------------
// SVD Line: 6265

//  <item> SFDITEM_FIELD__TIM1_EGR_CC1G
//    <name> CC1G </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40010014) Capture/compare 1  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.1..1> CC1G
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM1_EGR_UG  ------------------------------------
// SVD Line: 6272

//  <item> SFDITEM_FIELD__TIM1_EGR_UG
//    <name> UG </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40010014) Update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.0..0> UG
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_EGR  ------------------------------------
// SVD Line: 6216

//  <rtree> SFDITEM_REG__TIM1_EGR
//    <name> EGR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40010014) event generation register </i>
//    <loc> ( (unsigned int)((TIM1_EGR >> 0) & 0xFFFFFFFF), ((TIM1_EGR = (TIM1_EGR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_EGR_BG </item>
//    <item> SFDITEM_FIELD__TIM1_EGR_TG </item>
//    <item> SFDITEM_FIELD__TIM1_EGR_COMG </item>
//    <item> SFDITEM_FIELD__TIM1_EGR_CC4G </item>
//    <item> SFDITEM_FIELD__TIM1_EGR_CC3G </item>
//    <item> SFDITEM_FIELD__TIM1_EGR_CC2G </item>
//    <item> SFDITEM_FIELD__TIM1_EGR_CC1G </item>
//    <item> SFDITEM_FIELD__TIM1_EGR_UG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM1_CCMR1_Output  ----------------------------
// SVD Line: 6280

unsigned int TIM1_CCMR1_Output __AT (0x40010018);



// ---------------------------  Field Item: TIM1_CCMR1_Output_OC2CE  ------------------------------
// SVD Line: 6290

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC2CE
//    <name> OC2CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40010018) Output Compare 2 clear  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR1_Output ) </loc>
//      <o.15..15> OC2CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Output_OC2M  -------------------------------
// SVD Line: 6297

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC2M
//    <name> OC2M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40010018) Output Compare 2 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_Output >> 12) & 0x7), ((TIM1_CCMR1_Output = (TIM1_CCMR1_Output & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Output_OC2PE  ------------------------------
// SVD Line: 6303

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC2PE
//    <name> OC2PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40010018) Output Compare 2 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR1_Output ) </loc>
//      <o.11..11> OC2PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Output_OC2FE  ------------------------------
// SVD Line: 6310

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC2FE
//    <name> OC2FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40010018) Output Compare 2 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR1_Output ) </loc>
//      <o.10..10> OC2FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Output_CC2S  -------------------------------
// SVD Line: 6317

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Output_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40010018) Capture/Compare 2  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_Output >> 8) & 0x3), ((TIM1_CCMR1_Output = (TIM1_CCMR1_Output & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Output_OC1CE  ------------------------------
// SVD Line: 6324

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC1CE
//    <name> OC1CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010018) Output Compare 1 clear  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR1_Output ) </loc>
//      <o.7..7> OC1CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Output_OC1M  -------------------------------
// SVD Line: 6331

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC1M
//    <name> OC1M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40010018) Output Compare 1 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_Output >> 4) & 0x7), ((TIM1_CCMR1_Output = (TIM1_CCMR1_Output & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Output_OC1PE  ------------------------------
// SVD Line: 6337

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC1PE
//    <name> OC1PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010018) Output Compare 1 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR1_Output ) </loc>
//      <o.3..3> OC1PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Output_OC1FE  ------------------------------
// SVD Line: 6344

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC1FE
//    <name> OC1FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010018) Output Compare 1 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR1_Output ) </loc>
//      <o.2..2> OC1FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Output_CC1S  -------------------------------
// SVD Line: 6351

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Output_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40010018) Capture/Compare 1  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_Output >> 0) & 0x3), ((TIM1_CCMR1_Output = (TIM1_CCMR1_Output & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM1_CCMR1_Output  -------------------------------
// SVD Line: 6280

//  <rtree> SFDITEM_REG__TIM1_CCMR1_Output
//    <name> CCMR1_Output </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010018) capture/compare mode register 1 (output  mode) </i>
//    <loc> ( (unsigned int)((TIM1_CCMR1_Output >> 0) & 0xFFFFFFFF), ((TIM1_CCMR1_Output = (TIM1_CCMR1_Output & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC2CE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC2M </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC2PE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC2FE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Output_CC2S </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC1CE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC1M </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC1PE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC1FE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Output_CC1S </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM1_CCMR1_Input  ----------------------------
// SVD Line: 6360

unsigned int TIM1_CCMR1_Input __AT (0x40010018);



// ----------------------------  Field Item: TIM1_CCMR1_Input_IC2F  -------------------------------
// SVD Line: 6371

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Input_IC2F
//    <name> IC2F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40010018) Input capture 2 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_Input >> 12) & 0xF), ((TIM1_CCMR1_Input = (TIM1_CCMR1_Input & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Input_IC2PCS  ------------------------------
// SVD Line: 6377

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Input_IC2PCS
//    <name> IC2PCS </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40010018) Input capture 2 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_Input >> 10) & 0x3), ((TIM1_CCMR1_Input = (TIM1_CCMR1_Input & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1_CCMR1_Input_CC2S  -------------------------------
// SVD Line: 6383

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Input_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40010018) Capture/Compare 2  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_Input >> 8) & 0x3), ((TIM1_CCMR1_Input = (TIM1_CCMR1_Input & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1_CCMR1_Input_IC1F  -------------------------------
// SVD Line: 6390

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Input_IC1F
//    <name> IC1F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40010018) Input capture 1 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_Input >> 4) & 0xF), ((TIM1_CCMR1_Input = (TIM1_CCMR1_Input & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Input_ICPCS  -------------------------------
// SVD Line: 6396

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Input_ICPCS
//    <name> ICPCS </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40010018) Input capture 1 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_Input >> 2) & 0x3), ((TIM1_CCMR1_Input = (TIM1_CCMR1_Input & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1_CCMR1_Input_CC1S  -------------------------------
// SVD Line: 6402

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Input_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40010018) Capture/Compare 1  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_Input >> 0) & 0x3), ((TIM1_CCMR1_Input = (TIM1_CCMR1_Input & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM1_CCMR1_Input  --------------------------------
// SVD Line: 6360

//  <rtree> SFDITEM_REG__TIM1_CCMR1_Input
//    <name> CCMR1_Input </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010018) capture/compare mode register 1 (input  mode) </i>
//    <loc> ( (unsigned int)((TIM1_CCMR1_Input >> 0) & 0xFFFFFFFF), ((TIM1_CCMR1_Input = (TIM1_CCMR1_Input & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Input_IC2F </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Input_IC2PCS </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Input_CC2S </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Input_IC1F </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Input_ICPCS </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Input_CC1S </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM1_CCMR2_Output  ----------------------------
// SVD Line: 6411

unsigned int TIM1_CCMR2_Output __AT (0x4001001C);



// ---------------------------  Field Item: TIM1_CCMR2_Output_OC4CE  ------------------------------
// SVD Line: 6421

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC4CE
//    <name> OC4CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4001001C) Output compare 4 clear  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR2_Output ) </loc>
//      <o.15..15> OC4CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Output_OC4M  -------------------------------
// SVD Line: 6428

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC4M
//    <name> OC4M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x4001001C) Output compare 4 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_Output >> 12) & 0x7), ((TIM1_CCMR2_Output = (TIM1_CCMR2_Output & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Output_OC4PE  ------------------------------
// SVD Line: 6434

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC4PE
//    <name> OC4PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4001001C) Output compare 4 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR2_Output ) </loc>
//      <o.11..11> OC4PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Output_OC4FE  ------------------------------
// SVD Line: 6441

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC4FE
//    <name> OC4FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4001001C) Output compare 4 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR2_Output ) </loc>
//      <o.10..10> OC4FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Output_CC4S  -------------------------------
// SVD Line: 6448

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Output_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4001001C) Capture/Compare 4  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_Output >> 8) & 0x3), ((TIM1_CCMR2_Output = (TIM1_CCMR2_Output & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Output_OC3CE  ------------------------------
// SVD Line: 6455

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC3CE
//    <name> OC3CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4001001C) Output compare 3 clear  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR2_Output ) </loc>
//      <o.7..7> OC3CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Output_OC3M  -------------------------------
// SVD Line: 6462

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC3M
//    <name> OC3M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x4001001C) Output compare 3 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_Output >> 4) & 0x7), ((TIM1_CCMR2_Output = (TIM1_CCMR2_Output & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Output_OC3PE  ------------------------------
// SVD Line: 6468

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC3PE
//    <name> OC3PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001001C) Output compare 3 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR2_Output ) </loc>
//      <o.3..3> OC3PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Output_OC3FE  ------------------------------
// SVD Line: 6475

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC3FE
//    <name> OC3FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4001001C) Output compare 3 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR2_Output ) </loc>
//      <o.2..2> OC3FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Output_CC3S  -------------------------------
// SVD Line: 6482

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Output_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4001001C) Capture/Compare 3  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_Output >> 0) & 0x3), ((TIM1_CCMR2_Output = (TIM1_CCMR2_Output & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM1_CCMR2_Output  -------------------------------
// SVD Line: 6411

//  <rtree> SFDITEM_REG__TIM1_CCMR2_Output
//    <name> CCMR2_Output </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001001C) capture/compare mode register 2 (output  mode) </i>
//    <loc> ( (unsigned int)((TIM1_CCMR2_Output >> 0) & 0xFFFFFFFF), ((TIM1_CCMR2_Output = (TIM1_CCMR2_Output & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC4CE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC4M </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC4PE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC4FE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Output_CC4S </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC3CE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC3M </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC3PE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC3FE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Output_CC3S </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM1_CCMR2_Input  ----------------------------
// SVD Line: 6491

unsigned int TIM1_CCMR2_Input __AT (0x4001001C);



// ----------------------------  Field Item: TIM1_CCMR2_Input_IC4F  -------------------------------
// SVD Line: 6502

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Input_IC4F
//    <name> IC4F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x4001001C) Input capture 4 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_Input >> 12) & 0xF), ((TIM1_CCMR2_Input = (TIM1_CCMR2_Input & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Input_IC4PSC  ------------------------------
// SVD Line: 6508

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Input_IC4PSC
//    <name> IC4PSC </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4001001C) Input capture 4 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_Input >> 10) & 0x3), ((TIM1_CCMR2_Input = (TIM1_CCMR2_Input & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1_CCMR2_Input_CC4S  -------------------------------
// SVD Line: 6514

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Input_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4001001C) Capture/Compare 4  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_Input >> 8) & 0x3), ((TIM1_CCMR2_Input = (TIM1_CCMR2_Input & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1_CCMR2_Input_IC3F  -------------------------------
// SVD Line: 6521

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Input_IC3F
//    <name> IC3F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4001001C) Input capture 3 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_Input >> 4) & 0xF), ((TIM1_CCMR2_Input = (TIM1_CCMR2_Input & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Input_IC3PSC  ------------------------------
// SVD Line: 6527

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Input_IC3PSC
//    <name> IC3PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4001001C) Input capture 3 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_Input >> 2) & 0x3), ((TIM1_CCMR2_Input = (TIM1_CCMR2_Input & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1_CCMR2_Input_CC3S  -------------------------------
// SVD Line: 6533

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Input_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4001001C) Capture/compare 3  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_Input >> 0) & 0x3), ((TIM1_CCMR2_Input = (TIM1_CCMR2_Input & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM1_CCMR2_Input  --------------------------------
// SVD Line: 6491

//  <rtree> SFDITEM_REG__TIM1_CCMR2_Input
//    <name> CCMR2_Input </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001001C) capture/compare mode register 2 (input  mode) </i>
//    <loc> ( (unsigned int)((TIM1_CCMR2_Input >> 0) & 0xFFFFFFFF), ((TIM1_CCMR2_Input = (TIM1_CCMR2_Input & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Input_IC4F </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Input_IC4PSC </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Input_CC4S </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Input_IC3F </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Input_IC3PSC </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Input_CC3S </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_CCER  --------------------------------
// SVD Line: 6542

unsigned int TIM1_CCER __AT (0x40010020);



// -------------------------------  Field Item: TIM1_CCER_CC4P  -----------------------------------
// SVD Line: 6552

//  <item> SFDITEM_FIELD__TIM1_CCER_CC4P
//    <name> CC4P </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40010020) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.13..13> CC4P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC4E  -----------------------------------
// SVD Line: 6559

//  <item> SFDITEM_FIELD__TIM1_CCER_CC4E
//    <name> CC4E </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40010020) Capture/Compare 4 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.12..12> CC4E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC3NP  ----------------------------------
// SVD Line: 6566

//  <item> SFDITEM_FIELD__TIM1_CCER_CC3NP
//    <name> CC3NP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40010020) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.11..11> CC3NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC3NE  ----------------------------------
// SVD Line: 6573

//  <item> SFDITEM_FIELD__TIM1_CCER_CC3NE
//    <name> CC3NE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40010020) Capture/Compare 3 complementary output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.10..10> CC3NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC3P  -----------------------------------
// SVD Line: 6580

//  <item> SFDITEM_FIELD__TIM1_CCER_CC3P
//    <name> CC3P </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40010020) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.9..9> CC3P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC3E  -----------------------------------
// SVD Line: 6587

//  <item> SFDITEM_FIELD__TIM1_CCER_CC3E
//    <name> CC3E </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40010020) Capture/Compare 3 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.8..8> CC3E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC2NP  ----------------------------------
// SVD Line: 6594

//  <item> SFDITEM_FIELD__TIM1_CCER_CC2NP
//    <name> CC2NP </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010020) Capture/Compare 2 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.7..7> CC2NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC2NE  ----------------------------------
// SVD Line: 6601

//  <item> SFDITEM_FIELD__TIM1_CCER_CC2NE
//    <name> CC2NE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40010020) Capture/Compare 2 complementary output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.6..6> CC2NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC2P  -----------------------------------
// SVD Line: 6608

//  <item> SFDITEM_FIELD__TIM1_CCER_CC2P
//    <name> CC2P </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010020) Capture/Compare 2 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.5..5> CC2P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC2E  -----------------------------------
// SVD Line: 6615

//  <item> SFDITEM_FIELD__TIM1_CCER_CC2E
//    <name> CC2E </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010020) Capture/Compare 2 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.4..4> CC2E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC1NP  ----------------------------------
// SVD Line: 6622

//  <item> SFDITEM_FIELD__TIM1_CCER_CC1NP
//    <name> CC1NP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010020) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.3..3> CC1NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC1NE  ----------------------------------
// SVD Line: 6629

//  <item> SFDITEM_FIELD__TIM1_CCER_CC1NE
//    <name> CC1NE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010020) Capture/Compare 1 complementary output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.2..2> CC1NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC1P  -----------------------------------
// SVD Line: 6636

//  <item> SFDITEM_FIELD__TIM1_CCER_CC1P
//    <name> CC1P </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010020) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.1..1> CC1P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC1E  -----------------------------------
// SVD Line: 6643

//  <item> SFDITEM_FIELD__TIM1_CCER_CC1E
//    <name> CC1E </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010020) Capture/Compare 1 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.0..0> CC1E
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CCER  -----------------------------------
// SVD Line: 6542

//  <rtree> SFDITEM_REG__TIM1_CCER
//    <name> CCER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010020) capture/compare enable  register </i>
//    <loc> ( (unsigned int)((TIM1_CCER >> 0) & 0xFFFFFFFF), ((TIM1_CCER = (TIM1_CCER & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC4P </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC4E </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC3NP </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC3NE </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC3P </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC3E </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC2NP </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC2NE </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC2P </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC2E </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC1NP </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC1NE </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC1P </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC1E </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_CNT  --------------------------------
// SVD Line: 6652

unsigned int TIM1_CNT __AT (0x40010024);



// --------------------------------  Field Item: TIM1_CNT_CNT  ------------------------------------
// SVD Line: 6661

//  <item> SFDITEM_FIELD__TIM1_CNT_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40010024) counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_CNT >> 0) & 0xFFFF), ((TIM1_CNT = (TIM1_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CNT  ------------------------------------
// SVD Line: 6652

//  <rtree> SFDITEM_REG__TIM1_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010024) counter </i>
//    <loc> ( (unsigned int)((TIM1_CNT >> 0) & 0xFFFFFFFF), ((TIM1_CNT = (TIM1_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CNT_CNT </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_PSC  --------------------------------
// SVD Line: 6669

unsigned int TIM1_PSC __AT (0x40010028);



// --------------------------------  Field Item: TIM1_PSC_PSC  ------------------------------------
// SVD Line: 6678

//  <item> SFDITEM_FIELD__TIM1_PSC_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40010028) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_PSC >> 0) & 0xFFFF), ((TIM1_PSC = (TIM1_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_PSC  ------------------------------------
// SVD Line: 6669

//  <rtree> SFDITEM_REG__TIM1_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010028) prescaler </i>
//    <loc> ( (unsigned int)((TIM1_PSC >> 0) & 0xFFFFFFFF), ((TIM1_PSC = (TIM1_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_PSC_PSC </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_ARR  --------------------------------
// SVD Line: 6686

unsigned int TIM1_ARR __AT (0x4001002C);



// --------------------------------  Field Item: TIM1_ARR_ARR  ------------------------------------
// SVD Line: 6695

//  <item> SFDITEM_FIELD__TIM1_ARR_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4001002C) Auto-reload value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_ARR >> 0) & 0xFFFF), ((TIM1_ARR = (TIM1_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_ARR  ------------------------------------
// SVD Line: 6686

//  <rtree> SFDITEM_REG__TIM1_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001002C) auto-reload register </i>
//    <loc> ( (unsigned int)((TIM1_ARR >> 0) & 0xFFFFFFFF), ((TIM1_ARR = (TIM1_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_ARR_ARR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_CCR1  --------------------------------
// SVD Line: 6703

unsigned int TIM1_CCR1 __AT (0x40010034);



// -------------------------------  Field Item: TIM1_CCR1_CCR1  -----------------------------------
// SVD Line: 6712

//  <item> SFDITEM_FIELD__TIM1_CCR1_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40010034) Capture/Compare 1 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_CCR1 >> 0) & 0xFFFF), ((TIM1_CCR1 = (TIM1_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CCR1  -----------------------------------
// SVD Line: 6703

//  <rtree> SFDITEM_REG__TIM1_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010034) capture/compare register 1 </i>
//    <loc> ( (unsigned int)((TIM1_CCR1 >> 0) & 0xFFFFFFFF), ((TIM1_CCR1 = (TIM1_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCR1_CCR1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_CCR2  --------------------------------
// SVD Line: 6720

unsigned int TIM1_CCR2 __AT (0x40010038);



// -------------------------------  Field Item: TIM1_CCR2_CCR2  -----------------------------------
// SVD Line: 6729

//  <item> SFDITEM_FIELD__TIM1_CCR2_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40010038) Capture/Compare 2 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_CCR2 >> 0) & 0xFFFF), ((TIM1_CCR2 = (TIM1_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CCR2  -----------------------------------
// SVD Line: 6720

//  <rtree> SFDITEM_REG__TIM1_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010038) capture/compare register 2 </i>
//    <loc> ( (unsigned int)((TIM1_CCR2 >> 0) & 0xFFFFFFFF), ((TIM1_CCR2 = (TIM1_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCR2_CCR2 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_CCR3  --------------------------------
// SVD Line: 6737

unsigned int TIM1_CCR3 __AT (0x4001003C);



// -------------------------------  Field Item: TIM1_CCR3_CCR3  -----------------------------------
// SVD Line: 6746

//  <item> SFDITEM_FIELD__TIM1_CCR3_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4001003C) Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_CCR3 >> 0) & 0xFFFF), ((TIM1_CCR3 = (TIM1_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CCR3  -----------------------------------
// SVD Line: 6737

//  <rtree> SFDITEM_REG__TIM1_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001003C) capture/compare register 3 </i>
//    <loc> ( (unsigned int)((TIM1_CCR3 >> 0) & 0xFFFFFFFF), ((TIM1_CCR3 = (TIM1_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCR3_CCR3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_CCR4  --------------------------------
// SVD Line: 6754

unsigned int TIM1_CCR4 __AT (0x40010040);



// -------------------------------  Field Item: TIM1_CCR4_CCR4  -----------------------------------
// SVD Line: 6763

//  <item> SFDITEM_FIELD__TIM1_CCR4_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40010040) Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_CCR4 >> 0) & 0xFFFF), ((TIM1_CCR4 = (TIM1_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CCR4  -----------------------------------
// SVD Line: 6754

//  <rtree> SFDITEM_REG__TIM1_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010040) capture/compare register 4 </i>
//    <loc> ( (unsigned int)((TIM1_CCR4 >> 0) & 0xFFFFFFFF), ((TIM1_CCR4 = (TIM1_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCR4_CCR4 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_DCR  --------------------------------
// SVD Line: 6771

unsigned int TIM1_DCR __AT (0x40010048);



// --------------------------------  Field Item: TIM1_DCR_DBL  ------------------------------------
// SVD Line: 6780

//  <item> SFDITEM_FIELD__TIM1_DCR_DBL
//    <name> DBL </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x40010048) DMA burst length </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_DCR >> 8) & 0x1F), ((TIM1_DCR = (TIM1_DCR & ~(0x1FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM1_DCR_DBA  ------------------------------------
// SVD Line: 6786

//  <item> SFDITEM_FIELD__TIM1_DCR_DBA
//    <name> DBA </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40010048) DMA base address </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_DCR >> 0) & 0x1F), ((TIM1_DCR = (TIM1_DCR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_DCR  ------------------------------------
// SVD Line: 6771

//  <rtree> SFDITEM_REG__TIM1_DCR
//    <name> DCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010048) DMA control register </i>
//    <loc> ( (unsigned int)((TIM1_DCR >> 0) & 0xFFFFFFFF), ((TIM1_DCR = (TIM1_DCR & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_DCR_DBL </item>
//    <item> SFDITEM_FIELD__TIM1_DCR_DBA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_DMAR  --------------------------------
// SVD Line: 6794

unsigned int TIM1_DMAR __AT (0x4001004C);



// -------------------------------  Field Item: TIM1_DMAR_DMAB  -----------------------------------
// SVD Line: 6803

//  <item> SFDITEM_FIELD__TIM1_DMAR_DMAB
//    <name> DMAB </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4001004C) DMA register for burst  accesses </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_DMAR >> 0) & 0xFFFF), ((TIM1_DMAR = (TIM1_DMAR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_DMAR  -----------------------------------
// SVD Line: 6794

//  <rtree> SFDITEM_REG__TIM1_DMAR
//    <name> DMAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001004C) DMA address for full transfer </i>
//    <loc> ( (unsigned int)((TIM1_DMAR >> 0) & 0xFFFFFFFF), ((TIM1_DMAR = (TIM1_DMAR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_DMAR_DMAB </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_RCR  --------------------------------
// SVD Line: 6812

unsigned int TIM1_RCR __AT (0x40010030);



// --------------------------------  Field Item: TIM1_RCR_REP  ------------------------------------
// SVD Line: 6821

//  <item> SFDITEM_FIELD__TIM1_RCR_REP
//    <name> REP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40010030) Repetition counter value </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_RCR >> 0) & 0xFF), ((TIM1_RCR = (TIM1_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_RCR  ------------------------------------
// SVD Line: 6812

//  <rtree> SFDITEM_REG__TIM1_RCR
//    <name> RCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010030) repetition counter register </i>
//    <loc> ( (unsigned int)((TIM1_RCR >> 0) & 0xFFFFFFFF), ((TIM1_RCR = (TIM1_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_RCR_REP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_BDTR  --------------------------------
// SVD Line: 6829

unsigned int TIM1_BDTR __AT (0x40010044);



// --------------------------------  Field Item: TIM1_BDTR_MOE  -----------------------------------
// SVD Line: 6838

//  <item> SFDITEM_FIELD__TIM1_BDTR_MOE
//    <name> MOE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40010044) Main output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_BDTR ) </loc>
//      <o.15..15> MOE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_BDTR_AOE  -----------------------------------
// SVD Line: 6844

//  <item> SFDITEM_FIELD__TIM1_BDTR_AOE
//    <name> AOE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40010044) Automatic output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_BDTR ) </loc>
//      <o.14..14> AOE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_BDTR_BKP  -----------------------------------
// SVD Line: 6850

//  <item> SFDITEM_FIELD__TIM1_BDTR_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40010044) Break polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_BDTR ) </loc>
//      <o.13..13> BKP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_BDTR_BKE  -----------------------------------
// SVD Line: 6856

//  <item> SFDITEM_FIELD__TIM1_BDTR_BKE
//    <name> BKE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40010044) Break enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_BDTR ) </loc>
//      <o.12..12> BKE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_BDTR_OSSR  -----------------------------------
// SVD Line: 6862

//  <item> SFDITEM_FIELD__TIM1_BDTR_OSSR
//    <name> OSSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40010044) Off-state selection for Run  mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_BDTR ) </loc>
//      <o.11..11> OSSR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_BDTR_OSSI  -----------------------------------
// SVD Line: 6869

//  <item> SFDITEM_FIELD__TIM1_BDTR_OSSI
//    <name> OSSI </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40010044) Off-state selection for Idle  mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_BDTR ) </loc>
//      <o.10..10> OSSI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_BDTR_LOCK  -----------------------------------
// SVD Line: 6876

//  <item> SFDITEM_FIELD__TIM1_BDTR_LOCK
//    <name> LOCK </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40010044) Lock configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_BDTR >> 8) & 0x3), ((TIM1_BDTR = (TIM1_BDTR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM1_BDTR_DTG  -----------------------------------
// SVD Line: 6882

//  <item> SFDITEM_FIELD__TIM1_BDTR_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40010044) Dead-time generator setup </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_BDTR >> 0) & 0xFF), ((TIM1_BDTR = (TIM1_BDTR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_BDTR  -----------------------------------
// SVD Line: 6829

//  <rtree> SFDITEM_REG__TIM1_BDTR
//    <name> BDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010044) break and dead-time register </i>
//    <loc> ( (unsigned int)((TIM1_BDTR >> 0) & 0xFFFFFFFF), ((TIM1_BDTR = (TIM1_BDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_BDTR_MOE </item>
//    <item> SFDITEM_FIELD__TIM1_BDTR_AOE </item>
//    <item> SFDITEM_FIELD__TIM1_BDTR_BKP </item>
//    <item> SFDITEM_FIELD__TIM1_BDTR_BKE </item>
//    <item> SFDITEM_FIELD__TIM1_BDTR_OSSR </item>
//    <item> SFDITEM_FIELD__TIM1_BDTR_OSSI </item>
//    <item> SFDITEM_FIELD__TIM1_BDTR_LOCK </item>
//    <item> SFDITEM_FIELD__TIM1_BDTR_DTG </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: TIM1  -------------------------------------
// SVD Line: 5784

//  <view> TIM1
//    <name> TIM1 </name>
//    <item> SFDITEM_REG__TIM1_CR1 </item>
//    <item> SFDITEM_REG__TIM1_CR2 </item>
//    <item> SFDITEM_REG__TIM1_SMCR </item>
//    <item> SFDITEM_REG__TIM1_DIER </item>
//    <item> SFDITEM_REG__TIM1_SR </item>
//    <item> SFDITEM_REG__TIM1_EGR </item>
//    <item> SFDITEM_REG__TIM1_CCMR1_Output </item>
//    <item> SFDITEM_REG__TIM1_CCMR1_Input </item>
//    <item> SFDITEM_REG__TIM1_CCMR2_Output </item>
//    <item> SFDITEM_REG__TIM1_CCMR2_Input </item>
//    <item> SFDITEM_REG__TIM1_CCER </item>
//    <item> SFDITEM_REG__TIM1_CNT </item>
//    <item> SFDITEM_REG__TIM1_PSC </item>
//    <item> SFDITEM_REG__TIM1_ARR </item>
//    <item> SFDITEM_REG__TIM1_CCR1 </item>
//    <item> SFDITEM_REG__TIM1_CCR2 </item>
//    <item> SFDITEM_REG__TIM1_CCR3 </item>
//    <item> SFDITEM_REG__TIM1_CCR4 </item>
//    <item> SFDITEM_REG__TIM1_DCR </item>
//    <item> SFDITEM_REG__TIM1_DMAR </item>
//    <item> SFDITEM_REG__TIM1_RCR </item>
//    <item> SFDITEM_REG__TIM1_BDTR </item>
//  </view>
//  


// -----------------------------  Register Item Address: TIM8_CR1  --------------------------------
// SVD Line: 5817

unsigned int TIM8_CR1 __AT (0x40010400);



// --------------------------------  Field Item: TIM8_CR1_CKD  ------------------------------------
// SVD Line: 5826

//  <item> SFDITEM_FIELD__TIM8_CR1_CKD
//    <name> CKD </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40010400) Clock division </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CR1 >> 8) & 0x3), ((TIM8_CR1 = (TIM8_CR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM8_CR1_ARPE  -----------------------------------
// SVD Line: 5832

//  <item> SFDITEM_FIELD__TIM8_CR1_ARPE
//    <name> ARPE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010400) Auto-reload preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR1 ) </loc>
//      <o.7..7> ARPE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_CR1_CMS  ------------------------------------
// SVD Line: 5838

//  <item> SFDITEM_FIELD__TIM8_CR1_CMS
//    <name> CMS </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x40010400) Center-aligned mode  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CR1 >> 5) & 0x3), ((TIM8_CR1 = (TIM8_CR1 & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM8_CR1_DIR  ------------------------------------
// SVD Line: 5845

//  <item> SFDITEM_FIELD__TIM8_CR1_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010400) Direction </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR1 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_CR1_OPM  ------------------------------------
// SVD Line: 5851

//  <item> SFDITEM_FIELD__TIM8_CR1_OPM
//    <name> OPM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010400) One-pulse mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR1 ) </loc>
//      <o.3..3> OPM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_CR1_URS  ------------------------------------
// SVD Line: 5857

//  <item> SFDITEM_FIELD__TIM8_CR1_URS
//    <name> URS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010400) Update request source </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR1 ) </loc>
//      <o.2..2> URS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_CR1_UDIS  -----------------------------------
// SVD Line: 5863

//  <item> SFDITEM_FIELD__TIM8_CR1_UDIS
//    <name> UDIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010400) Update disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR1 ) </loc>
//      <o.1..1> UDIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_CR1_CEN  ------------------------------------
// SVD Line: 5869

//  <item> SFDITEM_FIELD__TIM8_CR1_CEN
//    <name> CEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010400) Counter enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR1 ) </loc>
//      <o.0..0> CEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_CR1  ------------------------------------
// SVD Line: 5817

//  <rtree> SFDITEM_REG__TIM8_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010400) control register 1 </i>
//    <loc> ( (unsigned int)((TIM8_CR1 >> 0) & 0xFFFFFFFF), ((TIM8_CR1 = (TIM8_CR1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_CR1_CKD </item>
//    <item> SFDITEM_FIELD__TIM8_CR1_ARPE </item>
//    <item> SFDITEM_FIELD__TIM8_CR1_CMS </item>
//    <item> SFDITEM_FIELD__TIM8_CR1_DIR </item>
//    <item> SFDITEM_FIELD__TIM8_CR1_OPM </item>
//    <item> SFDITEM_FIELD__TIM8_CR1_URS </item>
//    <item> SFDITEM_FIELD__TIM8_CR1_UDIS </item>
//    <item> SFDITEM_FIELD__TIM8_CR1_CEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM8_CR2  --------------------------------
// SVD Line: 5877

unsigned int TIM8_CR2 __AT (0x40010404);



// --------------------------------  Field Item: TIM8_CR2_OIS4  -----------------------------------
// SVD Line: 5886

//  <item> SFDITEM_FIELD__TIM8_CR2_OIS4
//    <name> OIS4 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40010404) Output Idle state 4 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR2 ) </loc>
//      <o.14..14> OIS4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_CR2_OIS3N  -----------------------------------
// SVD Line: 5892

//  <item> SFDITEM_FIELD__TIM8_CR2_OIS3N
//    <name> OIS3N </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40010404) Output Idle state 3 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR2 ) </loc>
//      <o.13..13> OIS3N
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_CR2_OIS3  -----------------------------------
// SVD Line: 5898

//  <item> SFDITEM_FIELD__TIM8_CR2_OIS3
//    <name> OIS3 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40010404) Output Idle state 3 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR2 ) </loc>
//      <o.12..12> OIS3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_CR2_OIS2N  -----------------------------------
// SVD Line: 5904

//  <item> SFDITEM_FIELD__TIM8_CR2_OIS2N
//    <name> OIS2N </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40010404) Output Idle state 2 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR2 ) </loc>
//      <o.11..11> OIS2N
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_CR2_OIS2  -----------------------------------
// SVD Line: 5910

//  <item> SFDITEM_FIELD__TIM8_CR2_OIS2
//    <name> OIS2 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40010404) Output Idle state 2 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR2 ) </loc>
//      <o.10..10> OIS2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_CR2_OIS1N  -----------------------------------
// SVD Line: 5916

//  <item> SFDITEM_FIELD__TIM8_CR2_OIS1N
//    <name> OIS1N </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40010404) Output Idle state 1 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR2 ) </loc>
//      <o.9..9> OIS1N
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_CR2_OIS1  -----------------------------------
// SVD Line: 5922

//  <item> SFDITEM_FIELD__TIM8_CR2_OIS1
//    <name> OIS1 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40010404) Output Idle state 1 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR2 ) </loc>
//      <o.8..8> OIS1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_CR2_TI1S  -----------------------------------
// SVD Line: 5928

//  <item> SFDITEM_FIELD__TIM8_CR2_TI1S
//    <name> TI1S </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010404) TI1 selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR2 ) </loc>
//      <o.7..7> TI1S
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_CR2_MMS  ------------------------------------
// SVD Line: 5934

//  <item> SFDITEM_FIELD__TIM8_CR2_MMS
//    <name> MMS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40010404) Master mode selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CR2 >> 4) & 0x7), ((TIM8_CR2 = (TIM8_CR2 & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM8_CR2_CCDS  -----------------------------------
// SVD Line: 5940

//  <item> SFDITEM_FIELD__TIM8_CR2_CCDS
//    <name> CCDS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010404) Capture/compare DMA  selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR2 ) </loc>
//      <o.3..3> CCDS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_CR2_CCUS  -----------------------------------
// SVD Line: 5947

//  <item> SFDITEM_FIELD__TIM8_CR2_CCUS
//    <name> CCUS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010404) Capture/compare control update  selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR2 ) </loc>
//      <o.2..2> CCUS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_CR2_CCPC  -----------------------------------
// SVD Line: 5954

//  <item> SFDITEM_FIELD__TIM8_CR2_CCPC
//    <name> CCPC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010404) Capture/compare preloaded  control </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR2 ) </loc>
//      <o.0..0> CCPC
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_CR2  ------------------------------------
// SVD Line: 5877

//  <rtree> SFDITEM_REG__TIM8_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010404) control register 2 </i>
//    <loc> ( (unsigned int)((TIM8_CR2 >> 0) & 0xFFFFFFFF), ((TIM8_CR2 = (TIM8_CR2 & ~(0x7FFDUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFD) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_CR2_OIS4 </item>
//    <item> SFDITEM_FIELD__TIM8_CR2_OIS3N </item>
//    <item> SFDITEM_FIELD__TIM8_CR2_OIS3 </item>
//    <item> SFDITEM_FIELD__TIM8_CR2_OIS2N </item>
//    <item> SFDITEM_FIELD__TIM8_CR2_OIS2 </item>
//    <item> SFDITEM_FIELD__TIM8_CR2_OIS1N </item>
//    <item> SFDITEM_FIELD__TIM8_CR2_OIS1 </item>
//    <item> SFDITEM_FIELD__TIM8_CR2_TI1S </item>
//    <item> SFDITEM_FIELD__TIM8_CR2_MMS </item>
//    <item> SFDITEM_FIELD__TIM8_CR2_CCDS </item>
//    <item> SFDITEM_FIELD__TIM8_CR2_CCUS </item>
//    <item> SFDITEM_FIELD__TIM8_CR2_CCPC </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM8_SMCR  --------------------------------
// SVD Line: 5963

unsigned int TIM8_SMCR __AT (0x40010408);



// --------------------------------  Field Item: TIM8_SMCR_ETP  -----------------------------------
// SVD Line: 5972

//  <item> SFDITEM_FIELD__TIM8_SMCR_ETP
//    <name> ETP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40010408) External trigger polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_SMCR ) </loc>
//      <o.15..15> ETP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_SMCR_ECE  -----------------------------------
// SVD Line: 5978

//  <item> SFDITEM_FIELD__TIM8_SMCR_ECE
//    <name> ECE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40010408) External clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_SMCR ) </loc>
//      <o.14..14> ECE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_SMCR_ETPS  -----------------------------------
// SVD Line: 5984

//  <item> SFDITEM_FIELD__TIM8_SMCR_ETPS
//    <name> ETPS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40010408) External trigger prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_SMCR >> 12) & 0x3), ((TIM8_SMCR = (TIM8_SMCR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM8_SMCR_ETF  -----------------------------------
// SVD Line: 5990

//  <item> SFDITEM_FIELD__TIM8_SMCR_ETF
//    <name> ETF </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40010408) External trigger filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_SMCR >> 8) & 0xF), ((TIM8_SMCR = (TIM8_SMCR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM8_SMCR_MSM  -----------------------------------
// SVD Line: 5996

//  <item> SFDITEM_FIELD__TIM8_SMCR_MSM
//    <name> MSM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010408) Master/Slave mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_SMCR ) </loc>
//      <o.7..7> MSM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_SMCR_TS  ------------------------------------
// SVD Line: 6002

//  <item> SFDITEM_FIELD__TIM8_SMCR_TS
//    <name> TS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40010408) Trigger selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_SMCR >> 4) & 0x7), ((TIM8_SMCR = (TIM8_SMCR & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM8_SMCR_SMS  -----------------------------------
// SVD Line: 6008

//  <item> SFDITEM_FIELD__TIM8_SMCR_SMS
//    <name> SMS </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40010408) Slave mode selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_SMCR >> 0) & 0x7), ((TIM8_SMCR = (TIM8_SMCR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_SMCR  -----------------------------------
// SVD Line: 5963

//  <rtree> SFDITEM_REG__TIM8_SMCR
//    <name> SMCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010408) slave mode control register </i>
//    <loc> ( (unsigned int)((TIM8_SMCR >> 0) & 0xFFFFFFFF), ((TIM8_SMCR = (TIM8_SMCR & ~(0xFFF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_SMCR_ETP </item>
//    <item> SFDITEM_FIELD__TIM8_SMCR_ECE </item>
//    <item> SFDITEM_FIELD__TIM8_SMCR_ETPS </item>
//    <item> SFDITEM_FIELD__TIM8_SMCR_ETF </item>
//    <item> SFDITEM_FIELD__TIM8_SMCR_MSM </item>
//    <item> SFDITEM_FIELD__TIM8_SMCR_TS </item>
//    <item> SFDITEM_FIELD__TIM8_SMCR_SMS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM8_DIER  --------------------------------
// SVD Line: 6016

unsigned int TIM8_DIER __AT (0x4001040C);



// --------------------------------  Field Item: TIM8_DIER_TDE  -----------------------------------
// SVD Line: 6025

//  <item> SFDITEM_FIELD__TIM8_DIER_TDE
//    <name> TDE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4001040C) Trigger DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_DIER ) </loc>
//      <o.14..14> TDE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_DIER_COMDE  ----------------------------------
// SVD Line: 6031

//  <item> SFDITEM_FIELD__TIM8_DIER_COMDE
//    <name> COMDE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4001040C) COM DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_DIER ) </loc>
//      <o.13..13> COMDE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_DIER_CC4DE  ----------------------------------
// SVD Line: 6037

//  <item> SFDITEM_FIELD__TIM8_DIER_CC4DE
//    <name> CC4DE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4001040C) Capture/Compare 4 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_DIER ) </loc>
//      <o.12..12> CC4DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_DIER_CC3DE  ----------------------------------
// SVD Line: 6044

//  <item> SFDITEM_FIELD__TIM8_DIER_CC3DE
//    <name> CC3DE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4001040C) Capture/Compare 3 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_DIER ) </loc>
//      <o.11..11> CC3DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_DIER_CC2DE  ----------------------------------
// SVD Line: 6051

//  <item> SFDITEM_FIELD__TIM8_DIER_CC2DE
//    <name> CC2DE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4001040C) Capture/Compare 2 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_DIER ) </loc>
//      <o.10..10> CC2DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_DIER_CC1DE  ----------------------------------
// SVD Line: 6058

//  <item> SFDITEM_FIELD__TIM8_DIER_CC1DE
//    <name> CC1DE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4001040C) Capture/Compare 1 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_DIER ) </loc>
//      <o.9..9> CC1DE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_DIER_UDE  -----------------------------------
// SVD Line: 6065

//  <item> SFDITEM_FIELD__TIM8_DIER_UDE
//    <name> UDE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4001040C) Update DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_DIER ) </loc>
//      <o.8..8> UDE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_DIER_BIE  -----------------------------------
// SVD Line: 6071

//  <item> SFDITEM_FIELD__TIM8_DIER_BIE
//    <name> BIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4001040C) Break interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_DIER ) </loc>
//      <o.7..7> BIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_DIER_TIE  -----------------------------------
// SVD Line: 6077

//  <item> SFDITEM_FIELD__TIM8_DIER_TIE
//    <name> TIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4001040C) Trigger interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_DIER ) </loc>
//      <o.6..6> TIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_DIER_COMIE  ----------------------------------
// SVD Line: 6083

//  <item> SFDITEM_FIELD__TIM8_DIER_COMIE
//    <name> COMIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4001040C) COM interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_DIER ) </loc>
//      <o.5..5> COMIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_DIER_CC4IE  ----------------------------------
// SVD Line: 6089

//  <item> SFDITEM_FIELD__TIM8_DIER_CC4IE
//    <name> CC4IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4001040C) Capture/Compare 4 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_DIER ) </loc>
//      <o.4..4> CC4IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_DIER_CC3IE  ----------------------------------
// SVD Line: 6096

//  <item> SFDITEM_FIELD__TIM8_DIER_CC3IE
//    <name> CC3IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001040C) Capture/Compare 3 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_DIER ) </loc>
//      <o.3..3> CC3IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_DIER_CC2IE  ----------------------------------
// SVD Line: 6103

//  <item> SFDITEM_FIELD__TIM8_DIER_CC2IE
//    <name> CC2IE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4001040C) Capture/Compare 2 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_DIER ) </loc>
//      <o.2..2> CC2IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_DIER_CC1IE  ----------------------------------
// SVD Line: 6110

//  <item> SFDITEM_FIELD__TIM8_DIER_CC1IE
//    <name> CC1IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001040C) Capture/Compare 1 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_DIER ) </loc>
//      <o.1..1> CC1IE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_DIER_UIE  -----------------------------------
// SVD Line: 6117

//  <item> SFDITEM_FIELD__TIM8_DIER_UIE
//    <name> UIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001040C) Update interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_DIER ) </loc>
//      <o.0..0> UIE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_DIER  -----------------------------------
// SVD Line: 6016

//  <rtree> SFDITEM_REG__TIM8_DIER
//    <name> DIER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001040C) DMA/Interrupt enable register </i>
//    <loc> ( (unsigned int)((TIM8_DIER >> 0) & 0xFFFFFFFF), ((TIM8_DIER = (TIM8_DIER & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_DIER_TDE </item>
//    <item> SFDITEM_FIELD__TIM8_DIER_COMDE </item>
//    <item> SFDITEM_FIELD__TIM8_DIER_CC4DE </item>
//    <item> SFDITEM_FIELD__TIM8_DIER_CC3DE </item>
//    <item> SFDITEM_FIELD__TIM8_DIER_CC2DE </item>
//    <item> SFDITEM_FIELD__TIM8_DIER_CC1DE </item>
//    <item> SFDITEM_FIELD__TIM8_DIER_UDE </item>
//    <item> SFDITEM_FIELD__TIM8_DIER_BIE </item>
//    <item> SFDITEM_FIELD__TIM8_DIER_TIE </item>
//    <item> SFDITEM_FIELD__TIM8_DIER_COMIE </item>
//    <item> SFDITEM_FIELD__TIM8_DIER_CC4IE </item>
//    <item> SFDITEM_FIELD__TIM8_DIER_CC3IE </item>
//    <item> SFDITEM_FIELD__TIM8_DIER_CC2IE </item>
//    <item> SFDITEM_FIELD__TIM8_DIER_CC1IE </item>
//    <item> SFDITEM_FIELD__TIM8_DIER_UIE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM8_SR  ---------------------------------
// SVD Line: 6125

unsigned int TIM8_SR __AT (0x40010410);



// --------------------------------  Field Item: TIM8_SR_CC4OF  -----------------------------------
// SVD Line: 6134

//  <item> SFDITEM_FIELD__TIM8_SR_CC4OF
//    <name> CC4OF </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40010410) Capture/Compare 4 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_SR ) </loc>
//      <o.12..12> CC4OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_SR_CC3OF  -----------------------------------
// SVD Line: 6141

//  <item> SFDITEM_FIELD__TIM8_SR_CC3OF
//    <name> CC3OF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40010410) Capture/Compare 3 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_SR ) </loc>
//      <o.11..11> CC3OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_SR_CC2OF  -----------------------------------
// SVD Line: 6148

//  <item> SFDITEM_FIELD__TIM8_SR_CC2OF
//    <name> CC2OF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40010410) Capture/compare 2 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_SR ) </loc>
//      <o.10..10> CC2OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_SR_CC1OF  -----------------------------------
// SVD Line: 6155

//  <item> SFDITEM_FIELD__TIM8_SR_CC1OF
//    <name> CC1OF </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40010410) Capture/Compare 1 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_SR ) </loc>
//      <o.9..9> CC1OF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM8_SR_BIF  ------------------------------------
// SVD Line: 6162

//  <item> SFDITEM_FIELD__TIM8_SR_BIF
//    <name> BIF </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010410) Break interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_SR ) </loc>
//      <o.7..7> BIF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM8_SR_TIF  ------------------------------------
// SVD Line: 6168

//  <item> SFDITEM_FIELD__TIM8_SR_TIF
//    <name> TIF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40010410) Trigger interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_SR ) </loc>
//      <o.6..6> TIF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_SR_COMIF  -----------------------------------
// SVD Line: 6174

//  <item> SFDITEM_FIELD__TIM8_SR_COMIF
//    <name> COMIF </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010410) COM interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_SR ) </loc>
//      <o.5..5> COMIF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_SR_CC4IF  -----------------------------------
// SVD Line: 6180

//  <item> SFDITEM_FIELD__TIM8_SR_CC4IF
//    <name> CC4IF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010410) Capture/Compare 4 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_SR ) </loc>
//      <o.4..4> CC4IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_SR_CC3IF  -----------------------------------
// SVD Line: 6187

//  <item> SFDITEM_FIELD__TIM8_SR_CC3IF
//    <name> CC3IF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010410) Capture/Compare 3 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_SR ) </loc>
//      <o.3..3> CC3IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_SR_CC2IF  -----------------------------------
// SVD Line: 6194

//  <item> SFDITEM_FIELD__TIM8_SR_CC2IF
//    <name> CC2IF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010410) Capture/Compare 2 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_SR ) </loc>
//      <o.2..2> CC2IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_SR_CC1IF  -----------------------------------
// SVD Line: 6201

//  <item> SFDITEM_FIELD__TIM8_SR_CC1IF
//    <name> CC1IF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010410) Capture/compare 1 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_SR ) </loc>
//      <o.1..1> CC1IF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM8_SR_UIF  ------------------------------------
// SVD Line: 6208

//  <item> SFDITEM_FIELD__TIM8_SR_UIF
//    <name> UIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010410) Update interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_SR ) </loc>
//      <o.0..0> UIF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: TIM8_SR  ------------------------------------
// SVD Line: 6125

//  <rtree> SFDITEM_REG__TIM8_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010410) status register </i>
//    <loc> ( (unsigned int)((TIM8_SR >> 0) & 0xFFFFFFFF), ((TIM8_SR = (TIM8_SR & ~(0x1EFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1EFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_SR_CC4OF </item>
//    <item> SFDITEM_FIELD__TIM8_SR_CC3OF </item>
//    <item> SFDITEM_FIELD__TIM8_SR_CC2OF </item>
//    <item> SFDITEM_FIELD__TIM8_SR_CC1OF </item>
//    <item> SFDITEM_FIELD__TIM8_SR_BIF </item>
//    <item> SFDITEM_FIELD__TIM8_SR_TIF </item>
//    <item> SFDITEM_FIELD__TIM8_SR_COMIF </item>
//    <item> SFDITEM_FIELD__TIM8_SR_CC4IF </item>
//    <item> SFDITEM_FIELD__TIM8_SR_CC3IF </item>
//    <item> SFDITEM_FIELD__TIM8_SR_CC2IF </item>
//    <item> SFDITEM_FIELD__TIM8_SR_CC1IF </item>
//    <item> SFDITEM_FIELD__TIM8_SR_UIF </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM8_EGR  --------------------------------
// SVD Line: 6216

unsigned int TIM8_EGR __AT (0x40010414);



// ---------------------------------  Field Item: TIM8_EGR_BG  ------------------------------------
// SVD Line: 6225

//  <item> SFDITEM_FIELD__TIM8_EGR_BG
//    <name> BG </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x40010414) Break generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_EGR ) </loc>
//      <o.7..7> BG
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM8_EGR_TG  ------------------------------------
// SVD Line: 6231

//  <item> SFDITEM_FIELD__TIM8_EGR_TG
//    <name> TG </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40010414) Trigger generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_EGR ) </loc>
//      <o.6..6> TG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_EGR_COMG  -----------------------------------
// SVD Line: 6237

//  <item> SFDITEM_FIELD__TIM8_EGR_COMG
//    <name> COMG </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40010414) Capture/Compare control update  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_EGR ) </loc>
//      <o.5..5> COMG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_EGR_CC4G  -----------------------------------
// SVD Line: 6244

//  <item> SFDITEM_FIELD__TIM8_EGR_CC4G
//    <name> CC4G </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40010414) Capture/compare 4  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_EGR ) </loc>
//      <o.4..4> CC4G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_EGR_CC3G  -----------------------------------
// SVD Line: 6251

//  <item> SFDITEM_FIELD__TIM8_EGR_CC3G
//    <name> CC3G </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40010414) Capture/compare 3  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_EGR ) </loc>
//      <o.3..3> CC3G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_EGR_CC2G  -----------------------------------
// SVD Line: 6258

//  <item> SFDITEM_FIELD__TIM8_EGR_CC2G
//    <name> CC2G </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40010414) Capture/compare 2  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_EGR ) </loc>
//      <o.2..2> CC2G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_EGR_CC1G  -----------------------------------
// SVD Line: 6265

//  <item> SFDITEM_FIELD__TIM8_EGR_CC1G
//    <name> CC1G </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40010414) Capture/compare 1  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_EGR ) </loc>
//      <o.1..1> CC1G
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM8_EGR_UG  ------------------------------------
// SVD Line: 6272

//  <item> SFDITEM_FIELD__TIM8_EGR_UG
//    <name> UG </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40010414) Update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_EGR ) </loc>
//      <o.0..0> UG
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_EGR  ------------------------------------
// SVD Line: 6216

//  <rtree> SFDITEM_REG__TIM8_EGR
//    <name> EGR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40010414) event generation register </i>
//    <loc> ( (unsigned int)((TIM8_EGR >> 0) & 0xFFFFFFFF), ((TIM8_EGR = (TIM8_EGR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_EGR_BG </item>
//    <item> SFDITEM_FIELD__TIM8_EGR_TG </item>
//    <item> SFDITEM_FIELD__TIM8_EGR_COMG </item>
//    <item> SFDITEM_FIELD__TIM8_EGR_CC4G </item>
//    <item> SFDITEM_FIELD__TIM8_EGR_CC3G </item>
//    <item> SFDITEM_FIELD__TIM8_EGR_CC2G </item>
//    <item> SFDITEM_FIELD__TIM8_EGR_CC1G </item>
//    <item> SFDITEM_FIELD__TIM8_EGR_UG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM8_CCMR1_Output  ----------------------------
// SVD Line: 6280

unsigned int TIM8_CCMR1_Output __AT (0x40010418);



// ---------------------------  Field Item: TIM8_CCMR1_Output_OC2CE  ------------------------------
// SVD Line: 6290

//  <item> SFDITEM_FIELD__TIM8_CCMR1_Output_OC2CE
//    <name> OC2CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40010418) Output Compare 2 clear  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCMR1_Output ) </loc>
//      <o.15..15> OC2CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR1_Output_OC2M  -------------------------------
// SVD Line: 6297

//  <item> SFDITEM_FIELD__TIM8_CCMR1_Output_OC2M
//    <name> OC2M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40010418) Output Compare 2 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR1_Output >> 12) & 0x7), ((TIM8_CCMR1_Output = (TIM8_CCMR1_Output & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR1_Output_OC2PE  ------------------------------
// SVD Line: 6303

//  <item> SFDITEM_FIELD__TIM8_CCMR1_Output_OC2PE
//    <name> OC2PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40010418) Output Compare 2 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCMR1_Output ) </loc>
//      <o.11..11> OC2PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR1_Output_OC2FE  ------------------------------
// SVD Line: 6310

//  <item> SFDITEM_FIELD__TIM8_CCMR1_Output_OC2FE
//    <name> OC2FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40010418) Output Compare 2 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCMR1_Output ) </loc>
//      <o.10..10> OC2FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR1_Output_CC2S  -------------------------------
// SVD Line: 6317

//  <item> SFDITEM_FIELD__TIM8_CCMR1_Output_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40010418) Capture/Compare 2  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR1_Output >> 8) & 0x3), ((TIM8_CCMR1_Output = (TIM8_CCMR1_Output & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR1_Output_OC1CE  ------------------------------
// SVD Line: 6324

//  <item> SFDITEM_FIELD__TIM8_CCMR1_Output_OC1CE
//    <name> OC1CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010418) Output Compare 1 clear  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCMR1_Output ) </loc>
//      <o.7..7> OC1CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR1_Output_OC1M  -------------------------------
// SVD Line: 6331

//  <item> SFDITEM_FIELD__TIM8_CCMR1_Output_OC1M
//    <name> OC1M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40010418) Output Compare 1 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR1_Output >> 4) & 0x7), ((TIM8_CCMR1_Output = (TIM8_CCMR1_Output & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR1_Output_OC1PE  ------------------------------
// SVD Line: 6337

//  <item> SFDITEM_FIELD__TIM8_CCMR1_Output_OC1PE
//    <name> OC1PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010418) Output Compare 1 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCMR1_Output ) </loc>
//      <o.3..3> OC1PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR1_Output_OC1FE  ------------------------------
// SVD Line: 6344

//  <item> SFDITEM_FIELD__TIM8_CCMR1_Output_OC1FE
//    <name> OC1FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010418) Output Compare 1 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCMR1_Output ) </loc>
//      <o.2..2> OC1FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR1_Output_CC1S  -------------------------------
// SVD Line: 6351

//  <item> SFDITEM_FIELD__TIM8_CCMR1_Output_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40010418) Capture/Compare 1  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR1_Output >> 0) & 0x3), ((TIM8_CCMR1_Output = (TIM8_CCMR1_Output & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM8_CCMR1_Output  -------------------------------
// SVD Line: 6280

//  <rtree> SFDITEM_REG__TIM8_CCMR1_Output
//    <name> CCMR1_Output </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010418) capture/compare mode register 1 (output  mode) </i>
//    <loc> ( (unsigned int)((TIM8_CCMR1_Output >> 0) & 0xFFFFFFFF), ((TIM8_CCMR1_Output = (TIM8_CCMR1_Output & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_CCMR1_Output_OC2CE </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR1_Output_OC2M </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR1_Output_OC2PE </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR1_Output_OC2FE </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR1_Output_CC2S </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR1_Output_OC1CE </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR1_Output_OC1M </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR1_Output_OC1PE </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR1_Output_OC1FE </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR1_Output_CC1S </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM8_CCMR1_Input  ----------------------------
// SVD Line: 6360

unsigned int TIM8_CCMR1_Input __AT (0x40010418);



// ----------------------------  Field Item: TIM8_CCMR1_Input_IC2F  -------------------------------
// SVD Line: 6371

//  <item> SFDITEM_FIELD__TIM8_CCMR1_Input_IC2F
//    <name> IC2F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40010418) Input capture 2 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR1_Input >> 12) & 0xF), ((TIM8_CCMR1_Input = (TIM8_CCMR1_Input & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR1_Input_IC2PCS  ------------------------------
// SVD Line: 6377

//  <item> SFDITEM_FIELD__TIM8_CCMR1_Input_IC2PCS
//    <name> IC2PCS </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40010418) Input capture 2 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR1_Input >> 10) & 0x3), ((TIM8_CCMR1_Input = (TIM8_CCMR1_Input & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM8_CCMR1_Input_CC2S  -------------------------------
// SVD Line: 6383

//  <item> SFDITEM_FIELD__TIM8_CCMR1_Input_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40010418) Capture/Compare 2  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR1_Input >> 8) & 0x3), ((TIM8_CCMR1_Input = (TIM8_CCMR1_Input & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM8_CCMR1_Input_IC1F  -------------------------------
// SVD Line: 6390

//  <item> SFDITEM_FIELD__TIM8_CCMR1_Input_IC1F
//    <name> IC1F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40010418) Input capture 1 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR1_Input >> 4) & 0xF), ((TIM8_CCMR1_Input = (TIM8_CCMR1_Input & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR1_Input_ICPCS  -------------------------------
// SVD Line: 6396

//  <item> SFDITEM_FIELD__TIM8_CCMR1_Input_ICPCS
//    <name> ICPCS </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40010418) Input capture 1 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR1_Input >> 2) & 0x3), ((TIM8_CCMR1_Input = (TIM8_CCMR1_Input & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM8_CCMR1_Input_CC1S  -------------------------------
// SVD Line: 6402

//  <item> SFDITEM_FIELD__TIM8_CCMR1_Input_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40010418) Capture/Compare 1  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR1_Input >> 0) & 0x3), ((TIM8_CCMR1_Input = (TIM8_CCMR1_Input & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM8_CCMR1_Input  --------------------------------
// SVD Line: 6360

//  <rtree> SFDITEM_REG__TIM8_CCMR1_Input
//    <name> CCMR1_Input </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010418) capture/compare mode register 1 (input  mode) </i>
//    <loc> ( (unsigned int)((TIM8_CCMR1_Input >> 0) & 0xFFFFFFFF), ((TIM8_CCMR1_Input = (TIM8_CCMR1_Input & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_CCMR1_Input_IC2F </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR1_Input_IC2PCS </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR1_Input_CC2S </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR1_Input_IC1F </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR1_Input_ICPCS </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR1_Input_CC1S </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM8_CCMR2_Output  ----------------------------
// SVD Line: 6411

unsigned int TIM8_CCMR2_Output __AT (0x4001041C);



// ---------------------------  Field Item: TIM8_CCMR2_Output_OC4CE  ------------------------------
// SVD Line: 6421

//  <item> SFDITEM_FIELD__TIM8_CCMR2_Output_OC4CE
//    <name> OC4CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4001041C) Output compare 4 clear  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCMR2_Output ) </loc>
//      <o.15..15> OC4CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR2_Output_OC4M  -------------------------------
// SVD Line: 6428

//  <item> SFDITEM_FIELD__TIM8_CCMR2_Output_OC4M
//    <name> OC4M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x4001041C) Output compare 4 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR2_Output >> 12) & 0x7), ((TIM8_CCMR2_Output = (TIM8_CCMR2_Output & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR2_Output_OC4PE  ------------------------------
// SVD Line: 6434

//  <item> SFDITEM_FIELD__TIM8_CCMR2_Output_OC4PE
//    <name> OC4PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4001041C) Output compare 4 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCMR2_Output ) </loc>
//      <o.11..11> OC4PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR2_Output_OC4FE  ------------------------------
// SVD Line: 6441

//  <item> SFDITEM_FIELD__TIM8_CCMR2_Output_OC4FE
//    <name> OC4FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4001041C) Output compare 4 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCMR2_Output ) </loc>
//      <o.10..10> OC4FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR2_Output_CC4S  -------------------------------
// SVD Line: 6448

//  <item> SFDITEM_FIELD__TIM8_CCMR2_Output_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4001041C) Capture/Compare 4  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR2_Output >> 8) & 0x3), ((TIM8_CCMR2_Output = (TIM8_CCMR2_Output & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR2_Output_OC3CE  ------------------------------
// SVD Line: 6455

//  <item> SFDITEM_FIELD__TIM8_CCMR2_Output_OC3CE
//    <name> OC3CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4001041C) Output compare 3 clear  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCMR2_Output ) </loc>
//      <o.7..7> OC3CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR2_Output_OC3M  -------------------------------
// SVD Line: 6462

//  <item> SFDITEM_FIELD__TIM8_CCMR2_Output_OC3M
//    <name> OC3M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x4001041C) Output compare 3 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR2_Output >> 4) & 0x7), ((TIM8_CCMR2_Output = (TIM8_CCMR2_Output & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR2_Output_OC3PE  ------------------------------
// SVD Line: 6468

//  <item> SFDITEM_FIELD__TIM8_CCMR2_Output_OC3PE
//    <name> OC3PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001041C) Output compare 3 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCMR2_Output ) </loc>
//      <o.3..3> OC3PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR2_Output_OC3FE  ------------------------------
// SVD Line: 6475

//  <item> SFDITEM_FIELD__TIM8_CCMR2_Output_OC3FE
//    <name> OC3FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4001041C) Output compare 3 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCMR2_Output ) </loc>
//      <o.2..2> OC3FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR2_Output_CC3S  -------------------------------
// SVD Line: 6482

//  <item> SFDITEM_FIELD__TIM8_CCMR2_Output_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4001041C) Capture/Compare 3  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR2_Output >> 0) & 0x3), ((TIM8_CCMR2_Output = (TIM8_CCMR2_Output & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM8_CCMR2_Output  -------------------------------
// SVD Line: 6411

//  <rtree> SFDITEM_REG__TIM8_CCMR2_Output
//    <name> CCMR2_Output </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001041C) capture/compare mode register 2 (output  mode) </i>
//    <loc> ( (unsigned int)((TIM8_CCMR2_Output >> 0) & 0xFFFFFFFF), ((TIM8_CCMR2_Output = (TIM8_CCMR2_Output & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_CCMR2_Output_OC4CE </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR2_Output_OC4M </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR2_Output_OC4PE </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR2_Output_OC4FE </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR2_Output_CC4S </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR2_Output_OC3CE </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR2_Output_OC3M </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR2_Output_OC3PE </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR2_Output_OC3FE </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR2_Output_CC3S </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM8_CCMR2_Input  ----------------------------
// SVD Line: 6491

unsigned int TIM8_CCMR2_Input __AT (0x4001041C);



// ----------------------------  Field Item: TIM8_CCMR2_Input_IC4F  -------------------------------
// SVD Line: 6502

//  <item> SFDITEM_FIELD__TIM8_CCMR2_Input_IC4F
//    <name> IC4F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x4001041C) Input capture 4 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR2_Input >> 12) & 0xF), ((TIM8_CCMR2_Input = (TIM8_CCMR2_Input & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR2_Input_IC4PSC  ------------------------------
// SVD Line: 6508

//  <item> SFDITEM_FIELD__TIM8_CCMR2_Input_IC4PSC
//    <name> IC4PSC </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4001041C) Input capture 4 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR2_Input >> 10) & 0x3), ((TIM8_CCMR2_Input = (TIM8_CCMR2_Input & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM8_CCMR2_Input_CC4S  -------------------------------
// SVD Line: 6514

//  <item> SFDITEM_FIELD__TIM8_CCMR2_Input_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4001041C) Capture/Compare 4  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR2_Input >> 8) & 0x3), ((TIM8_CCMR2_Input = (TIM8_CCMR2_Input & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM8_CCMR2_Input_IC3F  -------------------------------
// SVD Line: 6521

//  <item> SFDITEM_FIELD__TIM8_CCMR2_Input_IC3F
//    <name> IC3F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4001041C) Input capture 3 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR2_Input >> 4) & 0xF), ((TIM8_CCMR2_Input = (TIM8_CCMR2_Input & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR2_Input_IC3PSC  ------------------------------
// SVD Line: 6527

//  <item> SFDITEM_FIELD__TIM8_CCMR2_Input_IC3PSC
//    <name> IC3PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4001041C) Input capture 3 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR2_Input >> 2) & 0x3), ((TIM8_CCMR2_Input = (TIM8_CCMR2_Input & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM8_CCMR2_Input_CC3S  -------------------------------
// SVD Line: 6533

//  <item> SFDITEM_FIELD__TIM8_CCMR2_Input_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4001041C) Capture/compare 3  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR2_Input >> 0) & 0x3), ((TIM8_CCMR2_Input = (TIM8_CCMR2_Input & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM8_CCMR2_Input  --------------------------------
// SVD Line: 6491

//  <rtree> SFDITEM_REG__TIM8_CCMR2_Input
//    <name> CCMR2_Input </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001041C) capture/compare mode register 2 (input  mode) </i>
//    <loc> ( (unsigned int)((TIM8_CCMR2_Input >> 0) & 0xFFFFFFFF), ((TIM8_CCMR2_Input = (TIM8_CCMR2_Input & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_CCMR2_Input_IC4F </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR2_Input_IC4PSC </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR2_Input_CC4S </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR2_Input_IC3F </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR2_Input_IC3PSC </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR2_Input_CC3S </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM8_CCER  --------------------------------
// SVD Line: 6542

unsigned int TIM8_CCER __AT (0x40010420);



// -------------------------------  Field Item: TIM8_CCER_CC4P  -----------------------------------
// SVD Line: 6552

//  <item> SFDITEM_FIELD__TIM8_CCER_CC4P
//    <name> CC4P </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40010420) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCER ) </loc>
//      <o.13..13> CC4P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_CCER_CC4E  -----------------------------------
// SVD Line: 6559

//  <item> SFDITEM_FIELD__TIM8_CCER_CC4E
//    <name> CC4E </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40010420) Capture/Compare 4 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCER ) </loc>
//      <o.12..12> CC4E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_CCER_CC3NP  ----------------------------------
// SVD Line: 6566

//  <item> SFDITEM_FIELD__TIM8_CCER_CC3NP
//    <name> CC3NP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40010420) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCER ) </loc>
//      <o.11..11> CC3NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_CCER_CC3NE  ----------------------------------
// SVD Line: 6573

//  <item> SFDITEM_FIELD__TIM8_CCER_CC3NE
//    <name> CC3NE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40010420) Capture/Compare 3 complementary output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCER ) </loc>
//      <o.10..10> CC3NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_CCER_CC3P  -----------------------------------
// SVD Line: 6580

//  <item> SFDITEM_FIELD__TIM8_CCER_CC3P
//    <name> CC3P </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40010420) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCER ) </loc>
//      <o.9..9> CC3P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_CCER_CC3E  -----------------------------------
// SVD Line: 6587

//  <item> SFDITEM_FIELD__TIM8_CCER_CC3E
//    <name> CC3E </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40010420) Capture/Compare 3 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCER ) </loc>
//      <o.8..8> CC3E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_CCER_CC2NP  ----------------------------------
// SVD Line: 6594

//  <item> SFDITEM_FIELD__TIM8_CCER_CC2NP
//    <name> CC2NP </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010420) Capture/Compare 2 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCER ) </loc>
//      <o.7..7> CC2NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_CCER_CC2NE  ----------------------------------
// SVD Line: 6601

//  <item> SFDITEM_FIELD__TIM8_CCER_CC2NE
//    <name> CC2NE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40010420) Capture/Compare 2 complementary output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCER ) </loc>
//      <o.6..6> CC2NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_CCER_CC2P  -----------------------------------
// SVD Line: 6608

//  <item> SFDITEM_FIELD__TIM8_CCER_CC2P
//    <name> CC2P </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010420) Capture/Compare 2 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCER ) </loc>
//      <o.5..5> CC2P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_CCER_CC2E  -----------------------------------
// SVD Line: 6615

//  <item> SFDITEM_FIELD__TIM8_CCER_CC2E
//    <name> CC2E </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010420) Capture/Compare 2 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCER ) </loc>
//      <o.4..4> CC2E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_CCER_CC1NP  ----------------------------------
// SVD Line: 6622

//  <item> SFDITEM_FIELD__TIM8_CCER_CC1NP
//    <name> CC1NP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010420) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCER ) </loc>
//      <o.3..3> CC1NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_CCER_CC1NE  ----------------------------------
// SVD Line: 6629

//  <item> SFDITEM_FIELD__TIM8_CCER_CC1NE
//    <name> CC1NE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010420) Capture/Compare 1 complementary output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCER ) </loc>
//      <o.2..2> CC1NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_CCER_CC1P  -----------------------------------
// SVD Line: 6636

//  <item> SFDITEM_FIELD__TIM8_CCER_CC1P
//    <name> CC1P </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010420) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCER ) </loc>
//      <o.1..1> CC1P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_CCER_CC1E  -----------------------------------
// SVD Line: 6643

//  <item> SFDITEM_FIELD__TIM8_CCER_CC1E
//    <name> CC1E </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010420) Capture/Compare 1 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCER ) </loc>
//      <o.0..0> CC1E
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_CCER  -----------------------------------
// SVD Line: 6542

//  <rtree> SFDITEM_REG__TIM8_CCER
//    <name> CCER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010420) capture/compare enable  register </i>
//    <loc> ( (unsigned int)((TIM8_CCER >> 0) & 0xFFFFFFFF), ((TIM8_CCER = (TIM8_CCER & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_CCER_CC4P </item>
//    <item> SFDITEM_FIELD__TIM8_CCER_CC4E </item>
//    <item> SFDITEM_FIELD__TIM8_CCER_CC3NP </item>
//    <item> SFDITEM_FIELD__TIM8_CCER_CC3NE </item>
//    <item> SFDITEM_FIELD__TIM8_CCER_CC3P </item>
//    <item> SFDITEM_FIELD__TIM8_CCER_CC3E </item>
//    <item> SFDITEM_FIELD__TIM8_CCER_CC2NP </item>
//    <item> SFDITEM_FIELD__TIM8_CCER_CC2NE </item>
//    <item> SFDITEM_FIELD__TIM8_CCER_CC2P </item>
//    <item> SFDITEM_FIELD__TIM8_CCER_CC2E </item>
//    <item> SFDITEM_FIELD__TIM8_CCER_CC1NP </item>
//    <item> SFDITEM_FIELD__TIM8_CCER_CC1NE </item>
//    <item> SFDITEM_FIELD__TIM8_CCER_CC1P </item>
//    <item> SFDITEM_FIELD__TIM8_CCER_CC1E </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM8_CNT  --------------------------------
// SVD Line: 6652

unsigned int TIM8_CNT __AT (0x40010424);



// --------------------------------  Field Item: TIM8_CNT_CNT  ------------------------------------
// SVD Line: 6661

//  <item> SFDITEM_FIELD__TIM8_CNT_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40010424) counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM8_CNT >> 0) & 0xFFFF), ((TIM8_CNT = (TIM8_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_CNT  ------------------------------------
// SVD Line: 6652

//  <rtree> SFDITEM_REG__TIM8_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010424) counter </i>
//    <loc> ( (unsigned int)((TIM8_CNT >> 0) & 0xFFFFFFFF), ((TIM8_CNT = (TIM8_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_CNT_CNT </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM8_PSC  --------------------------------
// SVD Line: 6669

unsigned int TIM8_PSC __AT (0x40010428);



// --------------------------------  Field Item: TIM8_PSC_PSC  ------------------------------------
// SVD Line: 6678

//  <item> SFDITEM_FIELD__TIM8_PSC_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40010428) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM8_PSC >> 0) & 0xFFFF), ((TIM8_PSC = (TIM8_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_PSC  ------------------------------------
// SVD Line: 6669

//  <rtree> SFDITEM_REG__TIM8_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010428) prescaler </i>
//    <loc> ( (unsigned int)((TIM8_PSC >> 0) & 0xFFFFFFFF), ((TIM8_PSC = (TIM8_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_PSC_PSC </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM8_ARR  --------------------------------
// SVD Line: 6686

unsigned int TIM8_ARR __AT (0x4001042C);



// --------------------------------  Field Item: TIM8_ARR_ARR  ------------------------------------
// SVD Line: 6695

//  <item> SFDITEM_FIELD__TIM8_ARR_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4001042C) Auto-reload value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM8_ARR >> 0) & 0xFFFF), ((TIM8_ARR = (TIM8_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_ARR  ------------------------------------
// SVD Line: 6686

//  <rtree> SFDITEM_REG__TIM8_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001042C) auto-reload register </i>
//    <loc> ( (unsigned int)((TIM8_ARR >> 0) & 0xFFFFFFFF), ((TIM8_ARR = (TIM8_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_ARR_ARR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM8_CCR1  --------------------------------
// SVD Line: 6703

unsigned int TIM8_CCR1 __AT (0x40010434);



// -------------------------------  Field Item: TIM8_CCR1_CCR1  -----------------------------------
// SVD Line: 6712

//  <item> SFDITEM_FIELD__TIM8_CCR1_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40010434) Capture/Compare 1 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM8_CCR1 >> 0) & 0xFFFF), ((TIM8_CCR1 = (TIM8_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_CCR1  -----------------------------------
// SVD Line: 6703

//  <rtree> SFDITEM_REG__TIM8_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010434) capture/compare register 1 </i>
//    <loc> ( (unsigned int)((TIM8_CCR1 >> 0) & 0xFFFFFFFF), ((TIM8_CCR1 = (TIM8_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_CCR1_CCR1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM8_CCR2  --------------------------------
// SVD Line: 6720

unsigned int TIM8_CCR2 __AT (0x40010438);



// -------------------------------  Field Item: TIM8_CCR2_CCR2  -----------------------------------
// SVD Line: 6729

//  <item> SFDITEM_FIELD__TIM8_CCR2_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40010438) Capture/Compare 2 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM8_CCR2 >> 0) & 0xFFFF), ((TIM8_CCR2 = (TIM8_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_CCR2  -----------------------------------
// SVD Line: 6720

//  <rtree> SFDITEM_REG__TIM8_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010438) capture/compare register 2 </i>
//    <loc> ( (unsigned int)((TIM8_CCR2 >> 0) & 0xFFFFFFFF), ((TIM8_CCR2 = (TIM8_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_CCR2_CCR2 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM8_CCR3  --------------------------------
// SVD Line: 6737

unsigned int TIM8_CCR3 __AT (0x4001043C);



// -------------------------------  Field Item: TIM8_CCR3_CCR3  -----------------------------------
// SVD Line: 6746

//  <item> SFDITEM_FIELD__TIM8_CCR3_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4001043C) Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM8_CCR3 >> 0) & 0xFFFF), ((TIM8_CCR3 = (TIM8_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_CCR3  -----------------------------------
// SVD Line: 6737

//  <rtree> SFDITEM_REG__TIM8_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001043C) capture/compare register 3 </i>
//    <loc> ( (unsigned int)((TIM8_CCR3 >> 0) & 0xFFFFFFFF), ((TIM8_CCR3 = (TIM8_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_CCR3_CCR3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM8_CCR4  --------------------------------
// SVD Line: 6754

unsigned int TIM8_CCR4 __AT (0x40010440);



// -------------------------------  Field Item: TIM8_CCR4_CCR4  -----------------------------------
// SVD Line: 6763

//  <item> SFDITEM_FIELD__TIM8_CCR4_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40010440) Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM8_CCR4 >> 0) & 0xFFFF), ((TIM8_CCR4 = (TIM8_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_CCR4  -----------------------------------
// SVD Line: 6754

//  <rtree> SFDITEM_REG__TIM8_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010440) capture/compare register 4 </i>
//    <loc> ( (unsigned int)((TIM8_CCR4 >> 0) & 0xFFFFFFFF), ((TIM8_CCR4 = (TIM8_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_CCR4_CCR4 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM8_DCR  --------------------------------
// SVD Line: 6771

unsigned int TIM8_DCR __AT (0x40010448);



// --------------------------------  Field Item: TIM8_DCR_DBL  ------------------------------------
// SVD Line: 6780

//  <item> SFDITEM_FIELD__TIM8_DCR_DBL
//    <name> DBL </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x40010448) DMA burst length </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_DCR >> 8) & 0x1F), ((TIM8_DCR = (TIM8_DCR & ~(0x1FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM8_DCR_DBA  ------------------------------------
// SVD Line: 6786

//  <item> SFDITEM_FIELD__TIM8_DCR_DBA
//    <name> DBA </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40010448) DMA base address </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_DCR >> 0) & 0x1F), ((TIM8_DCR = (TIM8_DCR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_DCR  ------------------------------------
// SVD Line: 6771

//  <rtree> SFDITEM_REG__TIM8_DCR
//    <name> DCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010448) DMA control register </i>
//    <loc> ( (unsigned int)((TIM8_DCR >> 0) & 0xFFFFFFFF), ((TIM8_DCR = (TIM8_DCR & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_DCR_DBL </item>
//    <item> SFDITEM_FIELD__TIM8_DCR_DBA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM8_DMAR  --------------------------------
// SVD Line: 6794

unsigned int TIM8_DMAR __AT (0x4001044C);



// -------------------------------  Field Item: TIM8_DMAR_DMAB  -----------------------------------
// SVD Line: 6803

//  <item> SFDITEM_FIELD__TIM8_DMAR_DMAB
//    <name> DMAB </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4001044C) DMA register for burst  accesses </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM8_DMAR >> 0) & 0xFFFF), ((TIM8_DMAR = (TIM8_DMAR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_DMAR  -----------------------------------
// SVD Line: 6794

//  <rtree> SFDITEM_REG__TIM8_DMAR
//    <name> DMAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001044C) DMA address for full transfer </i>
//    <loc> ( (unsigned int)((TIM8_DMAR >> 0) & 0xFFFFFFFF), ((TIM8_DMAR = (TIM8_DMAR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_DMAR_DMAB </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM8_RCR  --------------------------------
// SVD Line: 6812

unsigned int TIM8_RCR __AT (0x40010430);



// --------------------------------  Field Item: TIM8_RCR_REP  ------------------------------------
// SVD Line: 6821

//  <item> SFDITEM_FIELD__TIM8_RCR_REP
//    <name> REP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40010430) Repetition counter value </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_RCR >> 0) & 0xFF), ((TIM8_RCR = (TIM8_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_RCR  ------------------------------------
// SVD Line: 6812

//  <rtree> SFDITEM_REG__TIM8_RCR
//    <name> RCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010430) repetition counter register </i>
//    <loc> ( (unsigned int)((TIM8_RCR >> 0) & 0xFFFFFFFF), ((TIM8_RCR = (TIM8_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_RCR_REP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM8_BDTR  --------------------------------
// SVD Line: 6829

unsigned int TIM8_BDTR __AT (0x40010444);



// --------------------------------  Field Item: TIM8_BDTR_MOE  -----------------------------------
// SVD Line: 6838

//  <item> SFDITEM_FIELD__TIM8_BDTR_MOE
//    <name> MOE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40010444) Main output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_BDTR ) </loc>
//      <o.15..15> MOE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_BDTR_AOE  -----------------------------------
// SVD Line: 6844

//  <item> SFDITEM_FIELD__TIM8_BDTR_AOE
//    <name> AOE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40010444) Automatic output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_BDTR ) </loc>
//      <o.14..14> AOE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_BDTR_BKP  -----------------------------------
// SVD Line: 6850

//  <item> SFDITEM_FIELD__TIM8_BDTR_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40010444) Break polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_BDTR ) </loc>
//      <o.13..13> BKP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_BDTR_BKE  -----------------------------------
// SVD Line: 6856

//  <item> SFDITEM_FIELD__TIM8_BDTR_BKE
//    <name> BKE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40010444) Break enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_BDTR ) </loc>
//      <o.12..12> BKE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_BDTR_OSSR  -----------------------------------
// SVD Line: 6862

//  <item> SFDITEM_FIELD__TIM8_BDTR_OSSR
//    <name> OSSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40010444) Off-state selection for Run  mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_BDTR ) </loc>
//      <o.11..11> OSSR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_BDTR_OSSI  -----------------------------------
// SVD Line: 6869

//  <item> SFDITEM_FIELD__TIM8_BDTR_OSSI
//    <name> OSSI </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40010444) Off-state selection for Idle  mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_BDTR ) </loc>
//      <o.10..10> OSSI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_BDTR_LOCK  -----------------------------------
// SVD Line: 6876

//  <item> SFDITEM_FIELD__TIM8_BDTR_LOCK
//    <name> LOCK </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40010444) Lock configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_BDTR >> 8) & 0x3), ((TIM8_BDTR = (TIM8_BDTR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM8_BDTR_DTG  -----------------------------------
// SVD Line: 6882

//  <item> SFDITEM_FIELD__TIM8_BDTR_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40010444) Dead-time generator setup </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_BDTR >> 0) & 0xFF), ((TIM8_BDTR = (TIM8_BDTR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_BDTR  -----------------------------------
// SVD Line: 6829

//  <rtree> SFDITEM_REG__TIM8_BDTR
//    <name> BDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010444) break and dead-time register </i>
//    <loc> ( (unsigned int)((TIM8_BDTR >> 0) & 0xFFFFFFFF), ((TIM8_BDTR = (TIM8_BDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_BDTR_MOE </item>
//    <item> SFDITEM_FIELD__TIM8_BDTR_AOE </item>
//    <item> SFDITEM_FIELD__TIM8_BDTR_BKP </item>
//    <item> SFDITEM_FIELD__TIM8_BDTR_BKE </item>
//    <item> SFDITEM_FIELD__TIM8_BDTR_OSSR </item>
//    <item> SFDITEM_FIELD__TIM8_BDTR_OSSI </item>
//    <item> SFDITEM_FIELD__TIM8_BDTR_LOCK </item>
//    <item> SFDITEM_FIELD__TIM8_BDTR_DTG </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: TIM8  -------------------------------------
// SVD Line: 6892

//  <view> TIM8
//    <name> TIM8 </name>
//    <item> SFDITEM_REG__TIM8_CR1 </item>
//    <item> SFDITEM_REG__TIM8_CR2 </item>
//    <item> SFDITEM_REG__TIM8_SMCR </item>
//    <item> SFDITEM_REG__TIM8_DIER </item>
//    <item> SFDITEM_REG__TIM8_SR </item>
//    <item> SFDITEM_REG__TIM8_EGR </item>
//    <item> SFDITEM_REG__TIM8_CCMR1_Output </item>
//    <item> SFDITEM_REG__TIM8_CCMR1_Input </item>
//    <item> SFDITEM_REG__TIM8_CCMR2_Output </item>
//    <item> SFDITEM_REG__TIM8_CCMR2_Input </item>
//    <item> SFDITEM_REG__TIM8_CCER </item>
//    <item> SFDITEM_REG__TIM8_CNT </item>
//    <item> SFDITEM_REG__TIM8_PSC </item>
//    <item> SFDITEM_REG__TIM8_ARR </item>
//    <item> SFDITEM_REG__TIM8_CCR1 </item>
//    <item> SFDITEM_REG__TIM8_CCR2 </item>
//    <item> SFDITEM_REG__TIM8_CCR3 </item>
//    <item> SFDITEM_REG__TIM8_CCR4 </item>
//    <item> SFDITEM_REG__TIM8_DCR </item>
//    <item> SFDITEM_REG__TIM8_DMAR </item>
//    <item> SFDITEM_REG__TIM8_RCR </item>
//    <item> SFDITEM_REG__TIM8_BDTR </item>
//  </view>
//  


// ----------------------------  Register Item Address: TIM11_CR1  --------------------------------
// SVD Line: 6907

unsigned int TIM11_CR1 __AT (0x40014800);



// --------------------------------  Field Item: TIM11_CR1_CKD  -----------------------------------
// SVD Line: 6916

//  <item> SFDITEM_FIELD__TIM11_CR1_CKD
//    <name> CKD </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40014800) Clock division </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM11_CR1 >> 8) & 0x3), ((TIM11_CR1 = (TIM11_CR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM11_CR1_ARPE  -----------------------------------
// SVD Line: 6922

//  <item> SFDITEM_FIELD__TIM11_CR1_ARPE
//    <name> ARPE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40014800) Auto-reload preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_CR1 ) </loc>
//      <o.7..7> ARPE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM11_CR1_URS  -----------------------------------
// SVD Line: 6928

//  <item> SFDITEM_FIELD__TIM11_CR1_URS
//    <name> URS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40014800) Update request source </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_CR1 ) </loc>
//      <o.2..2> URS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM11_CR1_UDIS  -----------------------------------
// SVD Line: 6934

//  <item> SFDITEM_FIELD__TIM11_CR1_UDIS
//    <name> UDIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40014800) Update disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_CR1 ) </loc>
//      <o.1..1> UDIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM11_CR1_CEN  -----------------------------------
// SVD Line: 6940

//  <item> SFDITEM_FIELD__TIM11_CR1_CEN
//    <name> CEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40014800) Counter enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_CR1 ) </loc>
//      <o.0..0> CEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM11_CR1  -----------------------------------
// SVD Line: 6907

//  <rtree> SFDITEM_REG__TIM11_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014800) control register 1 </i>
//    <loc> ( (unsigned int)((TIM11_CR1 >> 0) & 0xFFFFFFFF), ((TIM11_CR1 = (TIM11_CR1 & ~(0x387UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x387) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM11_CR1_CKD </item>
//    <item> SFDITEM_FIELD__TIM11_CR1_ARPE </item>
//    <item> SFDITEM_FIELD__TIM11_CR1_URS </item>
//    <item> SFDITEM_FIELD__TIM11_CR1_UDIS </item>
//    <item> SFDITEM_FIELD__TIM11_CR1_CEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM11_DIER  -------------------------------
// SVD Line: 6948

unsigned int TIM11_DIER __AT (0x4001480C);



// ------------------------------  Field Item: TIM11_DIER_CC1IE  ----------------------------------
// SVD Line: 6957

//  <item> SFDITEM_FIELD__TIM11_DIER_CC1IE
//    <name> CC1IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001480C) Capture/Compare 1 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_DIER ) </loc>
//      <o.1..1> CC1IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM11_DIER_UIE  -----------------------------------
// SVD Line: 6964

//  <item> SFDITEM_FIELD__TIM11_DIER_UIE
//    <name> UIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001480C) Update interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_DIER ) </loc>
//      <o.0..0> UIE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIM11_DIER  -----------------------------------
// SVD Line: 6948

//  <rtree> SFDITEM_REG__TIM11_DIER
//    <name> DIER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001480C) DMA/Interrupt enable register </i>
//    <loc> ( (unsigned int)((TIM11_DIER >> 0) & 0xFFFFFFFF), ((TIM11_DIER = (TIM11_DIER & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM11_DIER_CC1IE </item>
//    <item> SFDITEM_FIELD__TIM11_DIER_UIE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM11_SR  --------------------------------
// SVD Line: 6972

unsigned int TIM11_SR __AT (0x40014810);



// -------------------------------  Field Item: TIM11_SR_CC1OF  -----------------------------------
// SVD Line: 6981

//  <item> SFDITEM_FIELD__TIM11_SR_CC1OF
//    <name> CC1OF </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40014810) Capture/Compare 1 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_SR ) </loc>
//      <o.9..9> CC1OF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM11_SR_CC1IF  -----------------------------------
// SVD Line: 6988

//  <item> SFDITEM_FIELD__TIM11_SR_CC1IF
//    <name> CC1IF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40014810) Capture/compare 1 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_SR ) </loc>
//      <o.1..1> CC1IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM11_SR_UIF  ------------------------------------
// SVD Line: 6995

//  <item> SFDITEM_FIELD__TIM11_SR_UIF
//    <name> UIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40014810) Update interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_SR ) </loc>
//      <o.0..0> UIF
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM11_SR  ------------------------------------
// SVD Line: 6972

//  <rtree> SFDITEM_REG__TIM11_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014810) status register </i>
//    <loc> ( (unsigned int)((TIM11_SR >> 0) & 0xFFFFFFFF), ((TIM11_SR = (TIM11_SR & ~(0x203UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x203) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM11_SR_CC1OF </item>
//    <item> SFDITEM_FIELD__TIM11_SR_CC1IF </item>
//    <item> SFDITEM_FIELD__TIM11_SR_UIF </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM11_EGR  --------------------------------
// SVD Line: 7003

unsigned int TIM11_EGR __AT (0x40014814);



// -------------------------------  Field Item: TIM11_EGR_CC1G  -----------------------------------
// SVD Line: 7012

//  <item> SFDITEM_FIELD__TIM11_EGR_CC1G
//    <name> CC1G </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40014814) Capture/compare 1  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_EGR ) </loc>
//      <o.1..1> CC1G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM11_EGR_UG  ------------------------------------
// SVD Line: 7019

//  <item> SFDITEM_FIELD__TIM11_EGR_UG
//    <name> UG </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40014814) Update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_EGR ) </loc>
//      <o.0..0> UG
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM11_EGR  -----------------------------------
// SVD Line: 7003

//  <rtree> SFDITEM_REG__TIM11_EGR
//    <name> EGR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40014814) event generation register </i>
//    <loc> ( (unsigned int)((TIM11_EGR >> 0) & 0xFFFFFFFF), ((TIM11_EGR = (TIM11_EGR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM11_EGR_CC1G </item>
//    <item> SFDITEM_FIELD__TIM11_EGR_UG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM11_CCMR1_Output  ---------------------------
// SVD Line: 7027

unsigned int TIM11_CCMR1_Output __AT (0x40014818);



// ---------------------------  Field Item: TIM11_CCMR1_Output_OC1M  ------------------------------
// SVD Line: 7037

//  <item> SFDITEM_FIELD__TIM11_CCMR1_Output_OC1M
//    <name> OC1M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40014818) Output Compare 1 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM11_CCMR1_Output >> 4) & 0x7), ((TIM11_CCMR1_Output = (TIM11_CCMR1_Output & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: TIM11_CCMR1_Output_OC1PE  ------------------------------
// SVD Line: 7043

//  <item> SFDITEM_FIELD__TIM11_CCMR1_Output_OC1PE
//    <name> OC1PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40014818) Output Compare 1 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_CCMR1_Output ) </loc>
//      <o.3..3> OC1PE
//    </check>
//  </item>
//  


// --------------------------  Field Item: TIM11_CCMR1_Output_OC1FE  ------------------------------
// SVD Line: 7050

//  <item> SFDITEM_FIELD__TIM11_CCMR1_Output_OC1FE
//    <name> OC1FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40014818) Output Compare 1 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_CCMR1_Output ) </loc>
//      <o.2..2> OC1FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM11_CCMR1_Output_CC1S  ------------------------------
// SVD Line: 7057

//  <item> SFDITEM_FIELD__TIM11_CCMR1_Output_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40014818) Capture/Compare 1  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM11_CCMR1_Output >> 0) & 0x3), ((TIM11_CCMR1_Output = (TIM11_CCMR1_Output & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: TIM11_CCMR1_Output  -------------------------------
// SVD Line: 7027

//  <rtree> SFDITEM_REG__TIM11_CCMR1_Output
//    <name> CCMR1_Output </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014818) capture/compare mode register 1 (output  mode) </i>
//    <loc> ( (unsigned int)((TIM11_CCMR1_Output >> 0) & 0xFFFFFFFF), ((TIM11_CCMR1_Output = (TIM11_CCMR1_Output & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM11_CCMR1_Output_OC1M </item>
//    <item> SFDITEM_FIELD__TIM11_CCMR1_Output_OC1PE </item>
//    <item> SFDITEM_FIELD__TIM11_CCMR1_Output_OC1FE </item>
//    <item> SFDITEM_FIELD__TIM11_CCMR1_Output_CC1S </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM11_CCMR1_Input  ----------------------------
// SVD Line: 7066

unsigned int TIM11_CCMR1_Input __AT (0x40014818);



// ---------------------------  Field Item: TIM11_CCMR1_Input_IC1F  -------------------------------
// SVD Line: 7077

//  <item> SFDITEM_FIELD__TIM11_CCMR1_Input_IC1F
//    <name> IC1F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40014818) Input capture 1 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM11_CCMR1_Input >> 4) & 0xF), ((TIM11_CCMR1_Input = (TIM11_CCMR1_Input & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM11_CCMR1_Input_ICPCS  ------------------------------
// SVD Line: 7083

//  <item> SFDITEM_FIELD__TIM11_CCMR1_Input_ICPCS
//    <name> ICPCS </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40014818) Input capture 1 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM11_CCMR1_Input >> 2) & 0x3), ((TIM11_CCMR1_Input = (TIM11_CCMR1_Input & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM11_CCMR1_Input_CC1S  -------------------------------
// SVD Line: 7089

//  <item> SFDITEM_FIELD__TIM11_CCMR1_Input_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40014818) Capture/Compare 1  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM11_CCMR1_Input >> 0) & 0x3), ((TIM11_CCMR1_Input = (TIM11_CCMR1_Input & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM11_CCMR1_Input  -------------------------------
// SVD Line: 7066

//  <rtree> SFDITEM_REG__TIM11_CCMR1_Input
//    <name> CCMR1_Input </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014818) capture/compare mode register 1 (input  mode) </i>
//    <loc> ( (unsigned int)((TIM11_CCMR1_Input >> 0) & 0xFFFFFFFF), ((TIM11_CCMR1_Input = (TIM11_CCMR1_Input & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM11_CCMR1_Input_IC1F </item>
//    <item> SFDITEM_FIELD__TIM11_CCMR1_Input_ICPCS </item>
//    <item> SFDITEM_FIELD__TIM11_CCMR1_Input_CC1S </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM11_CCER  -------------------------------
// SVD Line: 7098

unsigned int TIM11_CCER __AT (0x40014820);



// ------------------------------  Field Item: TIM11_CCER_CC1NP  ----------------------------------
// SVD Line: 7108

//  <item> SFDITEM_FIELD__TIM11_CCER_CC1NP
//    <name> CC1NP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40014820) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_CCER ) </loc>
//      <o.3..3> CC1NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM11_CCER_CC1P  ----------------------------------
// SVD Line: 7115

//  <item> SFDITEM_FIELD__TIM11_CCER_CC1P
//    <name> CC1P </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40014820) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_CCER ) </loc>
//      <o.1..1> CC1P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM11_CCER_CC1E  ----------------------------------
// SVD Line: 7122

//  <item> SFDITEM_FIELD__TIM11_CCER_CC1E
//    <name> CC1E </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40014820) Capture/Compare 1 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_CCER ) </loc>
//      <o.0..0> CC1E
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIM11_CCER  -----------------------------------
// SVD Line: 7098

//  <rtree> SFDITEM_REG__TIM11_CCER
//    <name> CCER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014820) capture/compare enable  register </i>
//    <loc> ( (unsigned int)((TIM11_CCER >> 0) & 0xFFFFFFFF), ((TIM11_CCER = (TIM11_CCER & ~(0xBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM11_CCER_CC1NP </item>
//    <item> SFDITEM_FIELD__TIM11_CCER_CC1P </item>
//    <item> SFDITEM_FIELD__TIM11_CCER_CC1E </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM11_CNT  --------------------------------
// SVD Line: 7131

unsigned int TIM11_CNT __AT (0x40014824);



// --------------------------------  Field Item: TIM11_CNT_CNT  -----------------------------------
// SVD Line: 7140

//  <item> SFDITEM_FIELD__TIM11_CNT_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40014824) counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM11_CNT >> 0) & 0xFFFF), ((TIM11_CNT = (TIM11_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM11_CNT  -----------------------------------
// SVD Line: 7131

//  <rtree> SFDITEM_REG__TIM11_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014824) counter </i>
//    <loc> ( (unsigned int)((TIM11_CNT >> 0) & 0xFFFFFFFF), ((TIM11_CNT = (TIM11_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM11_CNT_CNT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM11_PSC  --------------------------------
// SVD Line: 7148

unsigned int TIM11_PSC __AT (0x40014828);



// --------------------------------  Field Item: TIM11_PSC_PSC  -----------------------------------
// SVD Line: 7157

//  <item> SFDITEM_FIELD__TIM11_PSC_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40014828) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM11_PSC >> 0) & 0xFFFF), ((TIM11_PSC = (TIM11_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM11_PSC  -----------------------------------
// SVD Line: 7148

//  <rtree> SFDITEM_REG__TIM11_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014828) prescaler </i>
//    <loc> ( (unsigned int)((TIM11_PSC >> 0) & 0xFFFFFFFF), ((TIM11_PSC = (TIM11_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM11_PSC_PSC </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM11_ARR  --------------------------------
// SVD Line: 7165

unsigned int TIM11_ARR __AT (0x4001482C);



// --------------------------------  Field Item: TIM11_ARR_ARR  -----------------------------------
// SVD Line: 7174

//  <item> SFDITEM_FIELD__TIM11_ARR_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4001482C) Auto-reload value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM11_ARR >> 0) & 0xFFFF), ((TIM11_ARR = (TIM11_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM11_ARR  -----------------------------------
// SVD Line: 7165

//  <rtree> SFDITEM_REG__TIM11_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001482C) auto-reload register </i>
//    <loc> ( (unsigned int)((TIM11_ARR >> 0) & 0xFFFFFFFF), ((TIM11_ARR = (TIM11_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM11_ARR_ARR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM11_CCR1  -------------------------------
// SVD Line: 7182

unsigned int TIM11_CCR1 __AT (0x40014834);



// -------------------------------  Field Item: TIM11_CCR1_CCR1  ----------------------------------
// SVD Line: 7191

//  <item> SFDITEM_FIELD__TIM11_CCR1_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40014834) Capture/Compare 1 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM11_CCR1 >> 0) & 0xFFFF), ((TIM11_CCR1 = (TIM11_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIM11_CCR1  -----------------------------------
// SVD Line: 7182

//  <rtree> SFDITEM_REG__TIM11_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014834) capture/compare register 1 </i>
//    <loc> ( (unsigned int)((TIM11_CCR1 >> 0) & 0xFFFFFFFF), ((TIM11_CCR1 = (TIM11_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM11_CCR1_CCR1 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM11_OR  --------------------------------
// SVD Line: 7199

unsigned int TIM11_OR __AT (0x40014850);



// --------------------------------  Field Item: TIM11_OR_RMP  ------------------------------------
// SVD Line: 7208

//  <item> SFDITEM_FIELD__TIM11_OR_RMP
//    <name> RMP </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40014850) Input 1 remapping  capability </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM11_OR >> 0) & 0x3), ((TIM11_OR = (TIM11_OR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM11_OR  ------------------------------------
// SVD Line: 7199

//  <rtree> SFDITEM_REG__TIM11_OR
//    <name> OR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014850) option register </i>
//    <loc> ( (unsigned int)((TIM11_OR >> 0) & 0xFFFFFFFF), ((TIM11_OR = (TIM11_OR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM11_OR_RMP </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: TIM11  -------------------------------------
// SVD Line: 6896

//  <view> TIM11
//    <name> TIM11 </name>
//    <item> SFDITEM_REG__TIM11_CR1 </item>
//    <item> SFDITEM_REG__TIM11_DIER </item>
//    <item> SFDITEM_REG__TIM11_SR </item>
//    <item> SFDITEM_REG__TIM11_EGR </item>
//    <item> SFDITEM_REG__TIM11_CCMR1_Output </item>
//    <item> SFDITEM_REG__TIM11_CCMR1_Input </item>
//    <item> SFDITEM_REG__TIM11_CCER </item>
//    <item> SFDITEM_REG__TIM11_CNT </item>
//    <item> SFDITEM_REG__TIM11_PSC </item>
//    <item> SFDITEM_REG__TIM11_ARR </item>
//    <item> SFDITEM_REG__TIM11_CCR1 </item>
//    <item> SFDITEM_REG__TIM11_OR </item>
//  </view>
//  


// -----------------------------  Register Item Address: TIM5_CR1  --------------------------------
// SVD Line: 7230

unsigned int TIM5_CR1 __AT (0x40000C00);



// --------------------------------  Field Item: TIM5_CR1_CKD  ------------------------------------
// SVD Line: 7239

//  <item> SFDITEM_FIELD__TIM5_CR1_CKD
//    <name> CKD </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40000C00) Clock division </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CR1 >> 8) & 0x3), ((TIM5_CR1 = (TIM5_CR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM5_CR1_ARPE  -----------------------------------
// SVD Line: 7245

//  <item> SFDITEM_FIELD__TIM5_CR1_ARPE
//    <name> ARPE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000C00) Auto-reload preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CR1 ) </loc>
//      <o.7..7> ARPE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_CR1_CMS  ------------------------------------
// SVD Line: 7251

//  <item> SFDITEM_FIELD__TIM5_CR1_CMS
//    <name> CMS </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x40000C00) Center-aligned mode  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CR1 >> 5) & 0x3), ((TIM5_CR1 = (TIM5_CR1 & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM5_CR1_DIR  ------------------------------------
// SVD Line: 7258

//  <item> SFDITEM_FIELD__TIM5_CR1_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000C00) Direction </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CR1 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_CR1_OPM  ------------------------------------
// SVD Line: 7264

//  <item> SFDITEM_FIELD__TIM5_CR1_OPM
//    <name> OPM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000C00) One-pulse mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CR1 ) </loc>
//      <o.3..3> OPM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_CR1_URS  ------------------------------------
// SVD Line: 7270

//  <item> SFDITEM_FIELD__TIM5_CR1_URS
//    <name> URS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000C00) Update request source </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CR1 ) </loc>
//      <o.2..2> URS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_CR1_UDIS  -----------------------------------
// SVD Line: 7276

//  <item> SFDITEM_FIELD__TIM5_CR1_UDIS
//    <name> UDIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000C00) Update disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CR1 ) </loc>
//      <o.1..1> UDIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_CR1_CEN  ------------------------------------
// SVD Line: 7282

//  <item> SFDITEM_FIELD__TIM5_CR1_CEN
//    <name> CEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000C00) Counter enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CR1 ) </loc>
//      <o.0..0> CEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM5_CR1  ------------------------------------
// SVD Line: 7230

//  <rtree> SFDITEM_REG__TIM5_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C00) control register 1 </i>
//    <loc> ( (unsigned int)((TIM5_CR1 >> 0) & 0xFFFFFFFF), ((TIM5_CR1 = (TIM5_CR1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_CR1_CKD </item>
//    <item> SFDITEM_FIELD__TIM5_CR1_ARPE </item>
//    <item> SFDITEM_FIELD__TIM5_CR1_CMS </item>
//    <item> SFDITEM_FIELD__TIM5_CR1_DIR </item>
//    <item> SFDITEM_FIELD__TIM5_CR1_OPM </item>
//    <item> SFDITEM_FIELD__TIM5_CR1_URS </item>
//    <item> SFDITEM_FIELD__TIM5_CR1_UDIS </item>
//    <item> SFDITEM_FIELD__TIM5_CR1_CEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM5_CR2  --------------------------------
// SVD Line: 7290

unsigned int TIM5_CR2 __AT (0x40000C04);



// --------------------------------  Field Item: TIM5_CR2_TI1S  -----------------------------------
// SVD Line: 7299

//  <item> SFDITEM_FIELD__TIM5_CR2_TI1S
//    <name> TI1S </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000C04) TI1 selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CR2 ) </loc>
//      <o.7..7> TI1S
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_CR2_MMS  ------------------------------------
// SVD Line: 7305

//  <item> SFDITEM_FIELD__TIM5_CR2_MMS
//    <name> MMS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40000C04) Master mode selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CR2 >> 4) & 0x7), ((TIM5_CR2 = (TIM5_CR2 & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM5_CR2_CCDS  -----------------------------------
// SVD Line: 7311

//  <item> SFDITEM_FIELD__TIM5_CR2_CCDS
//    <name> CCDS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000C04) Capture/compare DMA  selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CR2 ) </loc>
//      <o.3..3> CCDS
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM5_CR2  ------------------------------------
// SVD Line: 7290

//  <rtree> SFDITEM_REG__TIM5_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C04) control register 2 </i>
//    <loc> ( (unsigned int)((TIM5_CR2 >> 0) & 0xFFFFFFFF), ((TIM5_CR2 = (TIM5_CR2 & ~(0xF8UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF8) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_CR2_TI1S </item>
//    <item> SFDITEM_FIELD__TIM5_CR2_MMS </item>
//    <item> SFDITEM_FIELD__TIM5_CR2_CCDS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM5_SMCR  --------------------------------
// SVD Line: 7320

unsigned int TIM5_SMCR __AT (0x40000C08);



// --------------------------------  Field Item: TIM5_SMCR_ETP  -----------------------------------
// SVD Line: 7329

//  <item> SFDITEM_FIELD__TIM5_SMCR_ETP
//    <name> ETP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000C08) External trigger polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_SMCR ) </loc>
//      <o.15..15> ETP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_SMCR_ECE  -----------------------------------
// SVD Line: 7335

//  <item> SFDITEM_FIELD__TIM5_SMCR_ECE
//    <name> ECE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40000C08) External clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_SMCR ) </loc>
//      <o.14..14> ECE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_SMCR_ETPS  -----------------------------------
// SVD Line: 7341

//  <item> SFDITEM_FIELD__TIM5_SMCR_ETPS
//    <name> ETPS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40000C08) External trigger prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_SMCR >> 12) & 0x3), ((TIM5_SMCR = (TIM5_SMCR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM5_SMCR_ETF  -----------------------------------
// SVD Line: 7347

//  <item> SFDITEM_FIELD__TIM5_SMCR_ETF
//    <name> ETF </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40000C08) External trigger filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_SMCR >> 8) & 0xF), ((TIM5_SMCR = (TIM5_SMCR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM5_SMCR_MSM  -----------------------------------
// SVD Line: 7353

//  <item> SFDITEM_FIELD__TIM5_SMCR_MSM
//    <name> MSM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000C08) Master/Slave mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_SMCR ) </loc>
//      <o.7..7> MSM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_SMCR_TS  ------------------------------------
// SVD Line: 7359

//  <item> SFDITEM_FIELD__TIM5_SMCR_TS
//    <name> TS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40000C08) Trigger selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_SMCR >> 4) & 0x7), ((TIM5_SMCR = (TIM5_SMCR & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM5_SMCR_SMS  -----------------------------------
// SVD Line: 7365

//  <item> SFDITEM_FIELD__TIM5_SMCR_SMS
//    <name> SMS </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40000C08) Slave mode selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_SMCR >> 0) & 0x7), ((TIM5_SMCR = (TIM5_SMCR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM5_SMCR  -----------------------------------
// SVD Line: 7320

//  <rtree> SFDITEM_REG__TIM5_SMCR
//    <name> SMCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C08) slave mode control register </i>
//    <loc> ( (unsigned int)((TIM5_SMCR >> 0) & 0xFFFFFFFF), ((TIM5_SMCR = (TIM5_SMCR & ~(0xFFF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_SMCR_ETP </item>
//    <item> SFDITEM_FIELD__TIM5_SMCR_ECE </item>
//    <item> SFDITEM_FIELD__TIM5_SMCR_ETPS </item>
//    <item> SFDITEM_FIELD__TIM5_SMCR_ETF </item>
//    <item> SFDITEM_FIELD__TIM5_SMCR_MSM </item>
//    <item> SFDITEM_FIELD__TIM5_SMCR_TS </item>
//    <item> SFDITEM_FIELD__TIM5_SMCR_SMS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM5_DIER  --------------------------------
// SVD Line: 7373

unsigned int TIM5_DIER __AT (0x40000C0C);



// --------------------------------  Field Item: TIM5_DIER_TDE  -----------------------------------
// SVD Line: 7382

//  <item> SFDITEM_FIELD__TIM5_DIER_TDE
//    <name> TDE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40000C0C) Trigger DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_DIER ) </loc>
//      <o.14..14> TDE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_DIER_CC4DE  ----------------------------------
// SVD Line: 7388

//  <item> SFDITEM_FIELD__TIM5_DIER_CC4DE
//    <name> CC4DE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000C0C) Capture/Compare 4 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_DIER ) </loc>
//      <o.12..12> CC4DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_DIER_CC3DE  ----------------------------------
// SVD Line: 7395

//  <item> SFDITEM_FIELD__TIM5_DIER_CC3DE
//    <name> CC3DE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000C0C) Capture/Compare 3 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_DIER ) </loc>
//      <o.11..11> CC3DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_DIER_CC2DE  ----------------------------------
// SVD Line: 7402

//  <item> SFDITEM_FIELD__TIM5_DIER_CC2DE
//    <name> CC2DE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000C0C) Capture/Compare 2 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_DIER ) </loc>
//      <o.10..10> CC2DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_DIER_CC1DE  ----------------------------------
// SVD Line: 7409

//  <item> SFDITEM_FIELD__TIM5_DIER_CC1DE
//    <name> CC1DE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000C0C) Capture/Compare 1 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_DIER ) </loc>
//      <o.9..9> CC1DE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_DIER_UDE  -----------------------------------
// SVD Line: 7416

//  <item> SFDITEM_FIELD__TIM5_DIER_UDE
//    <name> UDE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000C0C) Update DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_DIER ) </loc>
//      <o.8..8> UDE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_DIER_TIE  -----------------------------------
// SVD Line: 7422

//  <item> SFDITEM_FIELD__TIM5_DIER_TIE
//    <name> TIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000C0C) Trigger interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_DIER ) </loc>
//      <o.6..6> TIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_DIER_CC4IE  ----------------------------------
// SVD Line: 7428

//  <item> SFDITEM_FIELD__TIM5_DIER_CC4IE
//    <name> CC4IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000C0C) Capture/Compare 4 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_DIER ) </loc>
//      <o.4..4> CC4IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_DIER_CC3IE  ----------------------------------
// SVD Line: 7435

//  <item> SFDITEM_FIELD__TIM5_DIER_CC3IE
//    <name> CC3IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000C0C) Capture/Compare 3 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_DIER ) </loc>
//      <o.3..3> CC3IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_DIER_CC2IE  ----------------------------------
// SVD Line: 7442

//  <item> SFDITEM_FIELD__TIM5_DIER_CC2IE
//    <name> CC2IE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000C0C) Capture/Compare 2 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_DIER ) </loc>
//      <o.2..2> CC2IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_DIER_CC1IE  ----------------------------------
// SVD Line: 7449

//  <item> SFDITEM_FIELD__TIM5_DIER_CC1IE
//    <name> CC1IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000C0C) Capture/Compare 1 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_DIER ) </loc>
//      <o.1..1> CC1IE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_DIER_UIE  -----------------------------------
// SVD Line: 7456

//  <item> SFDITEM_FIELD__TIM5_DIER_UIE
//    <name> UIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000C0C) Update interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_DIER ) </loc>
//      <o.0..0> UIE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM5_DIER  -----------------------------------
// SVD Line: 7373

//  <rtree> SFDITEM_REG__TIM5_DIER
//    <name> DIER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C0C) DMA/Interrupt enable register </i>
//    <loc> ( (unsigned int)((TIM5_DIER >> 0) & 0xFFFFFFFF), ((TIM5_DIER = (TIM5_DIER & ~(0x5F5FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x5F5F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_DIER_TDE </item>
//    <item> SFDITEM_FIELD__TIM5_DIER_CC4DE </item>
//    <item> SFDITEM_FIELD__TIM5_DIER_CC3DE </item>
//    <item> SFDITEM_FIELD__TIM5_DIER_CC2DE </item>
//    <item> SFDITEM_FIELD__TIM5_DIER_CC1DE </item>
//    <item> SFDITEM_FIELD__TIM5_DIER_UDE </item>
//    <item> SFDITEM_FIELD__TIM5_DIER_TIE </item>
//    <item> SFDITEM_FIELD__TIM5_DIER_CC4IE </item>
//    <item> SFDITEM_FIELD__TIM5_DIER_CC3IE </item>
//    <item> SFDITEM_FIELD__TIM5_DIER_CC2IE </item>
//    <item> SFDITEM_FIELD__TIM5_DIER_CC1IE </item>
//    <item> SFDITEM_FIELD__TIM5_DIER_UIE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM5_SR  ---------------------------------
// SVD Line: 7464

unsigned int TIM5_SR __AT (0x40000C10);



// --------------------------------  Field Item: TIM5_SR_CC4OF  -----------------------------------
// SVD Line: 7473

//  <item> SFDITEM_FIELD__TIM5_SR_CC4OF
//    <name> CC4OF </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000C10) Capture/Compare 4 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_SR ) </loc>
//      <o.12..12> CC4OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_SR_CC3OF  -----------------------------------
// SVD Line: 7480

//  <item> SFDITEM_FIELD__TIM5_SR_CC3OF
//    <name> CC3OF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000C10) Capture/Compare 3 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_SR ) </loc>
//      <o.11..11> CC3OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_SR_CC2OF  -----------------------------------
// SVD Line: 7487

//  <item> SFDITEM_FIELD__TIM5_SR_CC2OF
//    <name> CC2OF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000C10) Capture/compare 2 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_SR ) </loc>
//      <o.10..10> CC2OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_SR_CC1OF  -----------------------------------
// SVD Line: 7494

//  <item> SFDITEM_FIELD__TIM5_SR_CC1OF
//    <name> CC1OF </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000C10) Capture/Compare 1 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_SR ) </loc>
//      <o.9..9> CC1OF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM5_SR_TIF  ------------------------------------
// SVD Line: 7501

//  <item> SFDITEM_FIELD__TIM5_SR_TIF
//    <name> TIF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000C10) Trigger interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_SR ) </loc>
//      <o.6..6> TIF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_SR_CC4IF  -----------------------------------
// SVD Line: 7507

//  <item> SFDITEM_FIELD__TIM5_SR_CC4IF
//    <name> CC4IF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000C10) Capture/Compare 4 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_SR ) </loc>
//      <o.4..4> CC4IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_SR_CC3IF  -----------------------------------
// SVD Line: 7514

//  <item> SFDITEM_FIELD__TIM5_SR_CC3IF
//    <name> CC3IF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000C10) Capture/Compare 3 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_SR ) </loc>
//      <o.3..3> CC3IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_SR_CC2IF  -----------------------------------
// SVD Line: 7521

//  <item> SFDITEM_FIELD__TIM5_SR_CC2IF
//    <name> CC2IF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000C10) Capture/Compare 2 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_SR ) </loc>
//      <o.2..2> CC2IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_SR_CC1IF  -----------------------------------
// SVD Line: 7528

//  <item> SFDITEM_FIELD__TIM5_SR_CC1IF
//    <name> CC1IF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000C10) Capture/compare 1 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_SR ) </loc>
//      <o.1..1> CC1IF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM5_SR_UIF  ------------------------------------
// SVD Line: 7535

//  <item> SFDITEM_FIELD__TIM5_SR_UIF
//    <name> UIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000C10) Update interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_SR ) </loc>
//      <o.0..0> UIF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: TIM5_SR  ------------------------------------
// SVD Line: 7464

//  <rtree> SFDITEM_REG__TIM5_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C10) status register </i>
//    <loc> ( (unsigned int)((TIM5_SR >> 0) & 0xFFFFFFFF), ((TIM5_SR = (TIM5_SR & ~(0x1E5FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1E5F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_SR_CC4OF </item>
//    <item> SFDITEM_FIELD__TIM5_SR_CC3OF </item>
//    <item> SFDITEM_FIELD__TIM5_SR_CC2OF </item>
//    <item> SFDITEM_FIELD__TIM5_SR_CC1OF </item>
//    <item> SFDITEM_FIELD__TIM5_SR_TIF </item>
//    <item> SFDITEM_FIELD__TIM5_SR_CC4IF </item>
//    <item> SFDITEM_FIELD__TIM5_SR_CC3IF </item>
//    <item> SFDITEM_FIELD__TIM5_SR_CC2IF </item>
//    <item> SFDITEM_FIELD__TIM5_SR_CC1IF </item>
//    <item> SFDITEM_FIELD__TIM5_SR_UIF </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM5_EGR  --------------------------------
// SVD Line: 7543

unsigned int TIM5_EGR __AT (0x40000C14);



// ---------------------------------  Field Item: TIM5_EGR_TG  ------------------------------------
// SVD Line: 7552

//  <item> SFDITEM_FIELD__TIM5_EGR_TG
//    <name> TG </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40000C14) Trigger generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_EGR ) </loc>
//      <o.6..6> TG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_EGR_CC4G  -----------------------------------
// SVD Line: 7558

//  <item> SFDITEM_FIELD__TIM5_EGR_CC4G
//    <name> CC4G </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40000C14) Capture/compare 4  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_EGR ) </loc>
//      <o.4..4> CC4G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_EGR_CC3G  -----------------------------------
// SVD Line: 7565

//  <item> SFDITEM_FIELD__TIM5_EGR_CC3G
//    <name> CC3G </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40000C14) Capture/compare 3  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_EGR ) </loc>
//      <o.3..3> CC3G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_EGR_CC2G  -----------------------------------
// SVD Line: 7572

//  <item> SFDITEM_FIELD__TIM5_EGR_CC2G
//    <name> CC2G </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40000C14) Capture/compare 2  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_EGR ) </loc>
//      <o.2..2> CC2G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_EGR_CC1G  -----------------------------------
// SVD Line: 7579

//  <item> SFDITEM_FIELD__TIM5_EGR_CC1G
//    <name> CC1G </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40000C14) Capture/compare 1  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_EGR ) </loc>
//      <o.1..1> CC1G
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM5_EGR_UG  ------------------------------------
// SVD Line: 7586

//  <item> SFDITEM_FIELD__TIM5_EGR_UG
//    <name> UG </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40000C14) Update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_EGR ) </loc>
//      <o.0..0> UG
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM5_EGR  ------------------------------------
// SVD Line: 7543

//  <rtree> SFDITEM_REG__TIM5_EGR
//    <name> EGR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40000C14) event generation register </i>
//    <loc> ( (unsigned int)((TIM5_EGR >> 0) & 0xFFFFFFFF), ((TIM5_EGR = (TIM5_EGR & ~(0x5FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x5F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_EGR_TG </item>
//    <item> SFDITEM_FIELD__TIM5_EGR_CC4G </item>
//    <item> SFDITEM_FIELD__TIM5_EGR_CC3G </item>
//    <item> SFDITEM_FIELD__TIM5_EGR_CC2G </item>
//    <item> SFDITEM_FIELD__TIM5_EGR_CC1G </item>
//    <item> SFDITEM_FIELD__TIM5_EGR_UG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM5_CCMR1_Output  ----------------------------
// SVD Line: 7594

unsigned int TIM5_CCMR1_Output __AT (0x40000C18);



// ---------------------------  Field Item: TIM5_CCMR1_Output_OC2CE  ------------------------------
// SVD Line: 7604

//  <item> SFDITEM_FIELD__TIM5_CCMR1_Output_OC2CE
//    <name> OC2CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000C18) OC2CE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCMR1_Output ) </loc>
//      <o.15..15> OC2CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR1_Output_OC2M  -------------------------------
// SVD Line: 7610

//  <item> SFDITEM_FIELD__TIM5_CCMR1_Output_OC2M
//    <name> OC2M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40000C18) OC2M </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR1_Output >> 12) & 0x7), ((TIM5_CCMR1_Output = (TIM5_CCMR1_Output & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR1_Output_OC2PE  ------------------------------
// SVD Line: 7616

//  <item> SFDITEM_FIELD__TIM5_CCMR1_Output_OC2PE
//    <name> OC2PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000C18) OC2PE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCMR1_Output ) </loc>
//      <o.11..11> OC2PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR1_Output_OC2FE  ------------------------------
// SVD Line: 7622

//  <item> SFDITEM_FIELD__TIM5_CCMR1_Output_OC2FE
//    <name> OC2FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000C18) OC2FE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCMR1_Output ) </loc>
//      <o.10..10> OC2FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR1_Output_CC2S  -------------------------------
// SVD Line: 7628

//  <item> SFDITEM_FIELD__TIM5_CCMR1_Output_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40000C18) CC2S </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR1_Output >> 8) & 0x3), ((TIM5_CCMR1_Output = (TIM5_CCMR1_Output & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR1_Output_OC1CE  ------------------------------
// SVD Line: 7634

//  <item> SFDITEM_FIELD__TIM5_CCMR1_Output_OC1CE
//    <name> OC1CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000C18) OC1CE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCMR1_Output ) </loc>
//      <o.7..7> OC1CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR1_Output_OC1M  -------------------------------
// SVD Line: 7640

//  <item> SFDITEM_FIELD__TIM5_CCMR1_Output_OC1M
//    <name> OC1M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40000C18) OC1M </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR1_Output >> 4) & 0x7), ((TIM5_CCMR1_Output = (TIM5_CCMR1_Output & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR1_Output_OC1PE  ------------------------------
// SVD Line: 7646

//  <item> SFDITEM_FIELD__TIM5_CCMR1_Output_OC1PE
//    <name> OC1PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000C18) OC1PE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCMR1_Output ) </loc>
//      <o.3..3> OC1PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR1_Output_OC1FE  ------------------------------
// SVD Line: 7652

//  <item> SFDITEM_FIELD__TIM5_CCMR1_Output_OC1FE
//    <name> OC1FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000C18) OC1FE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCMR1_Output ) </loc>
//      <o.2..2> OC1FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR1_Output_CC1S  -------------------------------
// SVD Line: 7658

//  <item> SFDITEM_FIELD__TIM5_CCMR1_Output_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40000C18) CC1S </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR1_Output >> 0) & 0x3), ((TIM5_CCMR1_Output = (TIM5_CCMR1_Output & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM5_CCMR1_Output  -------------------------------
// SVD Line: 7594

//  <rtree> SFDITEM_REG__TIM5_CCMR1_Output
//    <name> CCMR1_Output </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C18) capture/compare mode register 1 (output  mode) </i>
//    <loc> ( (unsigned int)((TIM5_CCMR1_Output >> 0) & 0xFFFFFFFF), ((TIM5_CCMR1_Output = (TIM5_CCMR1_Output & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_CCMR1_Output_OC2CE </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR1_Output_OC2M </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR1_Output_OC2PE </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR1_Output_OC2FE </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR1_Output_CC2S </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR1_Output_OC1CE </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR1_Output_OC1M </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR1_Output_OC1PE </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR1_Output_OC1FE </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR1_Output_CC1S </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM5_CCMR1_Input  ----------------------------
// SVD Line: 7666

unsigned int TIM5_CCMR1_Input __AT (0x40000C18);



// ----------------------------  Field Item: TIM5_CCMR1_Input_IC2F  -------------------------------
// SVD Line: 7677

//  <item> SFDITEM_FIELD__TIM5_CCMR1_Input_IC2F
//    <name> IC2F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40000C18) Input capture 2 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR1_Input >> 12) & 0xF), ((TIM5_CCMR1_Input = (TIM5_CCMR1_Input & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR1_Input_IC2PCS  ------------------------------
// SVD Line: 7683

//  <item> SFDITEM_FIELD__TIM5_CCMR1_Input_IC2PCS
//    <name> IC2PCS </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40000C18) Input capture 2 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR1_Input >> 10) & 0x3), ((TIM5_CCMR1_Input = (TIM5_CCMR1_Input & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM5_CCMR1_Input_CC2S  -------------------------------
// SVD Line: 7689

//  <item> SFDITEM_FIELD__TIM5_CCMR1_Input_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40000C18) Capture/Compare 2  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR1_Input >> 8) & 0x3), ((TIM5_CCMR1_Input = (TIM5_CCMR1_Input & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM5_CCMR1_Input_IC1F  -------------------------------
// SVD Line: 7696

//  <item> SFDITEM_FIELD__TIM5_CCMR1_Input_IC1F
//    <name> IC1F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40000C18) Input capture 1 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR1_Input >> 4) & 0xF), ((TIM5_CCMR1_Input = (TIM5_CCMR1_Input & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR1_Input_ICPCS  -------------------------------
// SVD Line: 7702

//  <item> SFDITEM_FIELD__TIM5_CCMR1_Input_ICPCS
//    <name> ICPCS </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40000C18) Input capture 1 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR1_Input >> 2) & 0x3), ((TIM5_CCMR1_Input = (TIM5_CCMR1_Input & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM5_CCMR1_Input_CC1S  -------------------------------
// SVD Line: 7708

//  <item> SFDITEM_FIELD__TIM5_CCMR1_Input_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40000C18) Capture/Compare 1  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR1_Input >> 0) & 0x3), ((TIM5_CCMR1_Input = (TIM5_CCMR1_Input & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM5_CCMR1_Input  --------------------------------
// SVD Line: 7666

//  <rtree> SFDITEM_REG__TIM5_CCMR1_Input
//    <name> CCMR1_Input </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C18) capture/compare mode register 1 (input  mode) </i>
//    <loc> ( (unsigned int)((TIM5_CCMR1_Input >> 0) & 0xFFFFFFFF), ((TIM5_CCMR1_Input = (TIM5_CCMR1_Input & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_CCMR1_Input_IC2F </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR1_Input_IC2PCS </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR1_Input_CC2S </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR1_Input_IC1F </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR1_Input_ICPCS </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR1_Input_CC1S </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM5_CCMR2_Output  ----------------------------
// SVD Line: 7717

unsigned int TIM5_CCMR2_Output __AT (0x40000C1C);



// ---------------------------  Field Item: TIM5_CCMR2_Output_O24CE  ------------------------------
// SVD Line: 7727

//  <item> SFDITEM_FIELD__TIM5_CCMR2_Output_O24CE
//    <name> O24CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000C1C) O24CE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCMR2_Output ) </loc>
//      <o.15..15> O24CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR2_Output_OC4M  -------------------------------
// SVD Line: 7733

//  <item> SFDITEM_FIELD__TIM5_CCMR2_Output_OC4M
//    <name> OC4M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40000C1C) OC4M </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR2_Output >> 12) & 0x7), ((TIM5_CCMR2_Output = (TIM5_CCMR2_Output & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR2_Output_OC4PE  ------------------------------
// SVD Line: 7739

//  <item> SFDITEM_FIELD__TIM5_CCMR2_Output_OC4PE
//    <name> OC4PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000C1C) OC4PE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCMR2_Output ) </loc>
//      <o.11..11> OC4PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR2_Output_OC4FE  ------------------------------
// SVD Line: 7745

//  <item> SFDITEM_FIELD__TIM5_CCMR2_Output_OC4FE
//    <name> OC4FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000C1C) OC4FE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCMR2_Output ) </loc>
//      <o.10..10> OC4FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR2_Output_CC4S  -------------------------------
// SVD Line: 7751

//  <item> SFDITEM_FIELD__TIM5_CCMR2_Output_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40000C1C) CC4S </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR2_Output >> 8) & 0x3), ((TIM5_CCMR2_Output = (TIM5_CCMR2_Output & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR2_Output_OC3CE  ------------------------------
// SVD Line: 7757

//  <item> SFDITEM_FIELD__TIM5_CCMR2_Output_OC3CE
//    <name> OC3CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000C1C) OC3CE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCMR2_Output ) </loc>
//      <o.7..7> OC3CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR2_Output_OC3M  -------------------------------
// SVD Line: 7763

//  <item> SFDITEM_FIELD__TIM5_CCMR2_Output_OC3M
//    <name> OC3M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40000C1C) OC3M </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR2_Output >> 4) & 0x7), ((TIM5_CCMR2_Output = (TIM5_CCMR2_Output & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR2_Output_OC3PE  ------------------------------
// SVD Line: 7769

//  <item> SFDITEM_FIELD__TIM5_CCMR2_Output_OC3PE
//    <name> OC3PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000C1C) OC3PE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCMR2_Output ) </loc>
//      <o.3..3> OC3PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR2_Output_OC3FE  ------------------------------
// SVD Line: 7775

//  <item> SFDITEM_FIELD__TIM5_CCMR2_Output_OC3FE
//    <name> OC3FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000C1C) OC3FE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCMR2_Output ) </loc>
//      <o.2..2> OC3FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR2_Output_CC3S  -------------------------------
// SVD Line: 7781

//  <item> SFDITEM_FIELD__TIM5_CCMR2_Output_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40000C1C) CC3S </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR2_Output >> 0) & 0x3), ((TIM5_CCMR2_Output = (TIM5_CCMR2_Output & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM5_CCMR2_Output  -------------------------------
// SVD Line: 7717

//  <rtree> SFDITEM_REG__TIM5_CCMR2_Output
//    <name> CCMR2_Output </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C1C) capture/compare mode register 2 (output  mode) </i>
//    <loc> ( (unsigned int)((TIM5_CCMR2_Output >> 0) & 0xFFFFFFFF), ((TIM5_CCMR2_Output = (TIM5_CCMR2_Output & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_CCMR2_Output_O24CE </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR2_Output_OC4M </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR2_Output_OC4PE </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR2_Output_OC4FE </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR2_Output_CC4S </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR2_Output_OC3CE </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR2_Output_OC3M </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR2_Output_OC3PE </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR2_Output_OC3FE </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR2_Output_CC3S </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM5_CCMR2_Input  ----------------------------
// SVD Line: 7789

unsigned int TIM5_CCMR2_Input __AT (0x40000C1C);



// ----------------------------  Field Item: TIM5_CCMR2_Input_IC4F  -------------------------------
// SVD Line: 7800

//  <item> SFDITEM_FIELD__TIM5_CCMR2_Input_IC4F
//    <name> IC4F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40000C1C) Input capture 4 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR2_Input >> 12) & 0xF), ((TIM5_CCMR2_Input = (TIM5_CCMR2_Input & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR2_Input_IC4PSC  ------------------------------
// SVD Line: 7806

//  <item> SFDITEM_FIELD__TIM5_CCMR2_Input_IC4PSC
//    <name> IC4PSC </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40000C1C) Input capture 4 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR2_Input >> 10) & 0x3), ((TIM5_CCMR2_Input = (TIM5_CCMR2_Input & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM5_CCMR2_Input_CC4S  -------------------------------
// SVD Line: 7812

//  <item> SFDITEM_FIELD__TIM5_CCMR2_Input_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40000C1C) Capture/Compare 4  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR2_Input >> 8) & 0x3), ((TIM5_CCMR2_Input = (TIM5_CCMR2_Input & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM5_CCMR2_Input_IC3F  -------------------------------
// SVD Line: 7819

//  <item> SFDITEM_FIELD__TIM5_CCMR2_Input_IC3F
//    <name> IC3F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40000C1C) Input capture 3 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR2_Input >> 4) & 0xF), ((TIM5_CCMR2_Input = (TIM5_CCMR2_Input & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR2_Input_IC3PSC  ------------------------------
// SVD Line: 7825

//  <item> SFDITEM_FIELD__TIM5_CCMR2_Input_IC3PSC
//    <name> IC3PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40000C1C) Input capture 3 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR2_Input >> 2) & 0x3), ((TIM5_CCMR2_Input = (TIM5_CCMR2_Input & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM5_CCMR2_Input_CC3S  -------------------------------
// SVD Line: 7831

//  <item> SFDITEM_FIELD__TIM5_CCMR2_Input_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40000C1C) Capture/compare 3  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR2_Input >> 0) & 0x3), ((TIM5_CCMR2_Input = (TIM5_CCMR2_Input & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM5_CCMR2_Input  --------------------------------
// SVD Line: 7789

//  <rtree> SFDITEM_REG__TIM5_CCMR2_Input
//    <name> CCMR2_Input </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C1C) capture/compare mode register 2 (input  mode) </i>
//    <loc> ( (unsigned int)((TIM5_CCMR2_Input >> 0) & 0xFFFFFFFF), ((TIM5_CCMR2_Input = (TIM5_CCMR2_Input & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_CCMR2_Input_IC4F </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR2_Input_IC4PSC </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR2_Input_CC4S </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR2_Input_IC3F </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR2_Input_IC3PSC </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR2_Input_CC3S </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM5_CCER  --------------------------------
// SVD Line: 7840

unsigned int TIM5_CCER __AT (0x40000C20);



// -------------------------------  Field Item: TIM5_CCER_CC4NP  ----------------------------------
// SVD Line: 7850

//  <item> SFDITEM_FIELD__TIM5_CCER_CC4NP
//    <name> CC4NP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000C20) Capture/Compare 4 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCER ) </loc>
//      <o.15..15> CC4NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_CCER_CC4P  -----------------------------------
// SVD Line: 7857

//  <item> SFDITEM_FIELD__TIM5_CCER_CC4P
//    <name> CC4P </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40000C20) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCER ) </loc>
//      <o.13..13> CC4P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_CCER_CC4E  -----------------------------------
// SVD Line: 7864

//  <item> SFDITEM_FIELD__TIM5_CCER_CC4E
//    <name> CC4E </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000C20) Capture/Compare 4 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCER ) </loc>
//      <o.12..12> CC4E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_CCER_CC3NP  ----------------------------------
// SVD Line: 7871

//  <item> SFDITEM_FIELD__TIM5_CCER_CC3NP
//    <name> CC3NP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000C20) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCER ) </loc>
//      <o.11..11> CC3NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_CCER_CC3P  -----------------------------------
// SVD Line: 7878

//  <item> SFDITEM_FIELD__TIM5_CCER_CC3P
//    <name> CC3P </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000C20) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCER ) </loc>
//      <o.9..9> CC3P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_CCER_CC3E  -----------------------------------
// SVD Line: 7885

//  <item> SFDITEM_FIELD__TIM5_CCER_CC3E
//    <name> CC3E </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000C20) Capture/Compare 3 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCER ) </loc>
//      <o.8..8> CC3E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_CCER_CC2NP  ----------------------------------
// SVD Line: 7892

//  <item> SFDITEM_FIELD__TIM5_CCER_CC2NP
//    <name> CC2NP </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000C20) Capture/Compare 2 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCER ) </loc>
//      <o.7..7> CC2NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_CCER_CC2P  -----------------------------------
// SVD Line: 7899

//  <item> SFDITEM_FIELD__TIM5_CCER_CC2P
//    <name> CC2P </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000C20) Capture/Compare 2 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCER ) </loc>
//      <o.5..5> CC2P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_CCER_CC2E  -----------------------------------
// SVD Line: 7906

//  <item> SFDITEM_FIELD__TIM5_CCER_CC2E
//    <name> CC2E </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000C20) Capture/Compare 2 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCER ) </loc>
//      <o.4..4> CC2E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_CCER_CC1NP  ----------------------------------
// SVD Line: 7913

//  <item> SFDITEM_FIELD__TIM5_CCER_CC1NP
//    <name> CC1NP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000C20) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCER ) </loc>
//      <o.3..3> CC1NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_CCER_CC1P  -----------------------------------
// SVD Line: 7920

//  <item> SFDITEM_FIELD__TIM5_CCER_CC1P
//    <name> CC1P </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000C20) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCER ) </loc>
//      <o.1..1> CC1P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_CCER_CC1E  -----------------------------------
// SVD Line: 7927

//  <item> SFDITEM_FIELD__TIM5_CCER_CC1E
//    <name> CC1E </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000C20) Capture/Compare 1 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCER ) </loc>
//      <o.0..0> CC1E
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM5_CCER  -----------------------------------
// SVD Line: 7840

//  <rtree> SFDITEM_REG__TIM5_CCER
//    <name> CCER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C20) capture/compare enable  register </i>
//    <loc> ( (unsigned int)((TIM5_CCER >> 0) & 0xFFFFFFFF), ((TIM5_CCER = (TIM5_CCER & ~(0xBBBBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xBBBB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_CCER_CC4NP </item>
//    <item> SFDITEM_FIELD__TIM5_CCER_CC4P </item>
//    <item> SFDITEM_FIELD__TIM5_CCER_CC4E </item>
//    <item> SFDITEM_FIELD__TIM5_CCER_CC3NP </item>
//    <item> SFDITEM_FIELD__TIM5_CCER_CC3P </item>
//    <item> SFDITEM_FIELD__TIM5_CCER_CC3E </item>
//    <item> SFDITEM_FIELD__TIM5_CCER_CC2NP </item>
//    <item> SFDITEM_FIELD__TIM5_CCER_CC2P </item>
//    <item> SFDITEM_FIELD__TIM5_CCER_CC2E </item>
//    <item> SFDITEM_FIELD__TIM5_CCER_CC1NP </item>
//    <item> SFDITEM_FIELD__TIM5_CCER_CC1P </item>
//    <item> SFDITEM_FIELD__TIM5_CCER_CC1E </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM5_CNT  --------------------------------
// SVD Line: 7936

unsigned int TIM5_CNT __AT (0x40000C24);



// -------------------------------  Field Item: TIM5_CNT_CNT_H  -----------------------------------
// SVD Line: 7945

//  <item> SFDITEM_FIELD__TIM5_CNT_CNT_H
//    <name> CNT_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40000C24) High counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM5_CNT >> 16) & 0xFFFF), ((TIM5_CNT = (TIM5_CNT & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM5_CNT_CNT_L  -----------------------------------
// SVD Line: 7951

//  <item> SFDITEM_FIELD__TIM5_CNT_CNT_L
//    <name> CNT_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000C24) Low counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM5_CNT >> 0) & 0xFFFF), ((TIM5_CNT = (TIM5_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM5_CNT  ------------------------------------
// SVD Line: 7936

//  <rtree> SFDITEM_REG__TIM5_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C24) counter </i>
//    <loc> ( (unsigned int)((TIM5_CNT >> 0) & 0xFFFFFFFF), ((TIM5_CNT = (TIM5_CNT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_CNT_CNT_H </item>
//    <item> SFDITEM_FIELD__TIM5_CNT_CNT_L </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM5_PSC  --------------------------------
// SVD Line: 7959

unsigned int TIM5_PSC __AT (0x40000C28);



// --------------------------------  Field Item: TIM5_PSC_PSC  ------------------------------------
// SVD Line: 7968

//  <item> SFDITEM_FIELD__TIM5_PSC_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000C28) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM5_PSC >> 0) & 0xFFFF), ((TIM5_PSC = (TIM5_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM5_PSC  ------------------------------------
// SVD Line: 7959

//  <rtree> SFDITEM_REG__TIM5_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C28) prescaler </i>
//    <loc> ( (unsigned int)((TIM5_PSC >> 0) & 0xFFFFFFFF), ((TIM5_PSC = (TIM5_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_PSC_PSC </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM5_ARR  --------------------------------
// SVD Line: 7976

unsigned int TIM5_ARR __AT (0x40000C2C);



// -------------------------------  Field Item: TIM5_ARR_ARR_H  -----------------------------------
// SVD Line: 7985

//  <item> SFDITEM_FIELD__TIM5_ARR_ARR_H
//    <name> ARR_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40000C2C) High Auto-reload value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM5_ARR >> 16) & 0xFFFF), ((TIM5_ARR = (TIM5_ARR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM5_ARR_ARR_L  -----------------------------------
// SVD Line: 7991

//  <item> SFDITEM_FIELD__TIM5_ARR_ARR_L
//    <name> ARR_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000C2C) Low Auto-reload value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM5_ARR >> 0) & 0xFFFF), ((TIM5_ARR = (TIM5_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM5_ARR  ------------------------------------
// SVD Line: 7976

//  <rtree> SFDITEM_REG__TIM5_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C2C) auto-reload register </i>
//    <loc> ( (unsigned int)((TIM5_ARR >> 0) & 0xFFFFFFFF), ((TIM5_ARR = (TIM5_ARR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_ARR_ARR_H </item>
//    <item> SFDITEM_FIELD__TIM5_ARR_ARR_L </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM5_CCR1  --------------------------------
// SVD Line: 7999

unsigned int TIM5_CCR1 __AT (0x40000C34);



// ------------------------------  Field Item: TIM5_CCR1_CCR1_H  ----------------------------------
// SVD Line: 8008

//  <item> SFDITEM_FIELD__TIM5_CCR1_CCR1_H
//    <name> CCR1_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40000C34) High Capture/Compare 1  value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM5_CCR1 >> 16) & 0xFFFF), ((TIM5_CCR1 = (TIM5_CCR1 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM5_CCR1_CCR1_L  ----------------------------------
// SVD Line: 8015

//  <item> SFDITEM_FIELD__TIM5_CCR1_CCR1_L
//    <name> CCR1_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000C34) Low Capture/Compare 1  value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM5_CCR1 >> 0) & 0xFFFF), ((TIM5_CCR1 = (TIM5_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM5_CCR1  -----------------------------------
// SVD Line: 7999

//  <rtree> SFDITEM_REG__TIM5_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C34) capture/compare register 1 </i>
//    <loc> ( (unsigned int)((TIM5_CCR1 >> 0) & 0xFFFFFFFF), ((TIM5_CCR1 = (TIM5_CCR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_CCR1_CCR1_H </item>
//    <item> SFDITEM_FIELD__TIM5_CCR1_CCR1_L </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM5_CCR2  --------------------------------
// SVD Line: 8024

unsigned int TIM5_CCR2 __AT (0x40000C38);



// ------------------------------  Field Item: TIM5_CCR2_CCR2_H  ----------------------------------
// SVD Line: 8033

//  <item> SFDITEM_FIELD__TIM5_CCR2_CCR2_H
//    <name> CCR2_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40000C38) High Capture/Compare 2  value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM5_CCR2 >> 16) & 0xFFFF), ((TIM5_CCR2 = (TIM5_CCR2 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM5_CCR2_CCR2_L  ----------------------------------
// SVD Line: 8040

//  <item> SFDITEM_FIELD__TIM5_CCR2_CCR2_L
//    <name> CCR2_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000C38) Low Capture/Compare 2  value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM5_CCR2 >> 0) & 0xFFFF), ((TIM5_CCR2 = (TIM5_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM5_CCR2  -----------------------------------
// SVD Line: 8024

//  <rtree> SFDITEM_REG__TIM5_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C38) capture/compare register 2 </i>
//    <loc> ( (unsigned int)((TIM5_CCR2 >> 0) & 0xFFFFFFFF), ((TIM5_CCR2 = (TIM5_CCR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_CCR2_CCR2_H </item>
//    <item> SFDITEM_FIELD__TIM5_CCR2_CCR2_L </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM5_CCR3  --------------------------------
// SVD Line: 8049

unsigned int TIM5_CCR3 __AT (0x40000C3C);



// ------------------------------  Field Item: TIM5_CCR3_CCR3_H  ----------------------------------
// SVD Line: 8058

//  <item> SFDITEM_FIELD__TIM5_CCR3_CCR3_H
//    <name> CCR3_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40000C3C) High Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM5_CCR3 >> 16) & 0xFFFF), ((TIM5_CCR3 = (TIM5_CCR3 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM5_CCR3_CCR3_L  ----------------------------------
// SVD Line: 8064

//  <item> SFDITEM_FIELD__TIM5_CCR3_CCR3_L
//    <name> CCR3_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000C3C) Low Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM5_CCR3 >> 0) & 0xFFFF), ((TIM5_CCR3 = (TIM5_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM5_CCR3  -----------------------------------
// SVD Line: 8049

//  <rtree> SFDITEM_REG__TIM5_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C3C) capture/compare register 3 </i>
//    <loc> ( (unsigned int)((TIM5_CCR3 >> 0) & 0xFFFFFFFF), ((TIM5_CCR3 = (TIM5_CCR3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_CCR3_CCR3_H </item>
//    <item> SFDITEM_FIELD__TIM5_CCR3_CCR3_L </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM5_CCR4  --------------------------------
// SVD Line: 8072

unsigned int TIM5_CCR4 __AT (0x40000C40);



// ------------------------------  Field Item: TIM5_CCR4_CCR4_H  ----------------------------------
// SVD Line: 8081

//  <item> SFDITEM_FIELD__TIM5_CCR4_CCR4_H
//    <name> CCR4_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40000C40) High Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM5_CCR4 >> 16) & 0xFFFF), ((TIM5_CCR4 = (TIM5_CCR4 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM5_CCR4_CCR4_L  ----------------------------------
// SVD Line: 8087

//  <item> SFDITEM_FIELD__TIM5_CCR4_CCR4_L
//    <name> CCR4_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000C40) Low Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM5_CCR4 >> 0) & 0xFFFF), ((TIM5_CCR4 = (TIM5_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM5_CCR4  -----------------------------------
// SVD Line: 8072

//  <rtree> SFDITEM_REG__TIM5_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C40) capture/compare register 4 </i>
//    <loc> ( (unsigned int)((TIM5_CCR4 >> 0) & 0xFFFFFFFF), ((TIM5_CCR4 = (TIM5_CCR4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_CCR4_CCR4_H </item>
//    <item> SFDITEM_FIELD__TIM5_CCR4_CCR4_L </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM5_DCR  --------------------------------
// SVD Line: 8095

unsigned int TIM5_DCR __AT (0x40000C48);



// --------------------------------  Field Item: TIM5_DCR_DBL  ------------------------------------
// SVD Line: 8104

//  <item> SFDITEM_FIELD__TIM5_DCR_DBL
//    <name> DBL </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x40000C48) DMA burst length </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_DCR >> 8) & 0x1F), ((TIM5_DCR = (TIM5_DCR & ~(0x1FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM5_DCR_DBA  ------------------------------------
// SVD Line: 8110

//  <item> SFDITEM_FIELD__TIM5_DCR_DBA
//    <name> DBA </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40000C48) DMA base address </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_DCR >> 0) & 0x1F), ((TIM5_DCR = (TIM5_DCR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM5_DCR  ------------------------------------
// SVD Line: 8095

//  <rtree> SFDITEM_REG__TIM5_DCR
//    <name> DCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C48) DMA control register </i>
//    <loc> ( (unsigned int)((TIM5_DCR >> 0) & 0xFFFFFFFF), ((TIM5_DCR = (TIM5_DCR & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_DCR_DBL </item>
//    <item> SFDITEM_FIELD__TIM5_DCR_DBA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM5_DMAR  --------------------------------
// SVD Line: 8118

unsigned int TIM5_DMAR __AT (0x40000C4C);



// -------------------------------  Field Item: TIM5_DMAR_DMAB  -----------------------------------
// SVD Line: 8127

//  <item> SFDITEM_FIELD__TIM5_DMAR_DMAB
//    <name> DMAB </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000C4C) DMA register for burst  accesses </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM5_DMAR >> 0) & 0xFFFF), ((TIM5_DMAR = (TIM5_DMAR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM5_DMAR  -----------------------------------
// SVD Line: 8118

//  <rtree> SFDITEM_REG__TIM5_DMAR
//    <name> DMAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C4C) DMA address for full transfer </i>
//    <loc> ( (unsigned int)((TIM5_DMAR >> 0) & 0xFFFFFFFF), ((TIM5_DMAR = (TIM5_DMAR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_DMAR_DMAB </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM5_OR  ---------------------------------
// SVD Line: 8136

unsigned int TIM5_OR __AT (0x40000C50);



// -------------------------------  Field Item: TIM5_OR_IT4_RMP  ----------------------------------
// SVD Line: 8145

//  <item> SFDITEM_FIELD__TIM5_OR_IT4_RMP
//    <name> IT4_RMP </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40000C50) Timer Input 4 remap </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_OR >> 6) & 0x3), ((TIM5_OR = (TIM5_OR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: TIM5_OR  ------------------------------------
// SVD Line: 8136

//  <rtree> SFDITEM_REG__TIM5_OR
//    <name> OR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C50) TIM5 option register </i>
//    <loc> ( (unsigned int)((TIM5_OR >> 0) & 0xFFFFFFFF), ((TIM5_OR = (TIM5_OR & ~(0xC0UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xC0) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_OR_IT4_RMP </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: TIM5  -------------------------------------
// SVD Line: 7219

//  <view> TIM5
//    <name> TIM5 </name>
//    <item> SFDITEM_REG__TIM5_CR1 </item>
//    <item> SFDITEM_REG__TIM5_CR2 </item>
//    <item> SFDITEM_REG__TIM5_SMCR </item>
//    <item> SFDITEM_REG__TIM5_DIER </item>
//    <item> SFDITEM_REG__TIM5_SR </item>
//    <item> SFDITEM_REG__TIM5_EGR </item>
//    <item> SFDITEM_REG__TIM5_CCMR1_Output </item>
//    <item> SFDITEM_REG__TIM5_CCMR1_Input </item>
//    <item> SFDITEM_REG__TIM5_CCMR2_Output </item>
//    <item> SFDITEM_REG__TIM5_CCMR2_Input </item>
//    <item> SFDITEM_REG__TIM5_CCER </item>
//    <item> SFDITEM_REG__TIM5_CNT </item>
//    <item> SFDITEM_REG__TIM5_PSC </item>
//    <item> SFDITEM_REG__TIM5_ARR </item>
//    <item> SFDITEM_REG__TIM5_CCR1 </item>
//    <item> SFDITEM_REG__TIM5_CCR2 </item>
//    <item> SFDITEM_REG__TIM5_CCR3 </item>
//    <item> SFDITEM_REG__TIM5_CCR4 </item>
//    <item> SFDITEM_REG__TIM5_DCR </item>
//    <item> SFDITEM_REG__TIM5_DMAR </item>
//    <item> SFDITEM_REG__TIM5_OR </item>
//  </view>
//  


// -----------------------------  Register Item Address: TIM9_CR1  --------------------------------
// SVD Line: 8166

unsigned int TIM9_CR1 __AT (0x40014000);



// --------------------------------  Field Item: TIM9_CR1_CKD  ------------------------------------
// SVD Line: 8175

//  <item> SFDITEM_FIELD__TIM9_CR1_CKD
//    <name> CKD </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40014000) Clock division </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM9_CR1 >> 8) & 0x3), ((TIM9_CR1 = (TIM9_CR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM9_CR1_ARPE  -----------------------------------
// SVD Line: 8181

//  <item> SFDITEM_FIELD__TIM9_CR1_ARPE
//    <name> ARPE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40014000) Auto-reload preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_CR1 ) </loc>
//      <o.7..7> ARPE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM9_CR1_OPM  ------------------------------------
// SVD Line: 8187

//  <item> SFDITEM_FIELD__TIM9_CR1_OPM
//    <name> OPM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40014000) One-pulse mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_CR1 ) </loc>
//      <o.3..3> OPM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM9_CR1_URS  ------------------------------------
// SVD Line: 8193

//  <item> SFDITEM_FIELD__TIM9_CR1_URS
//    <name> URS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40014000) Update request source </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_CR1 ) </loc>
//      <o.2..2> URS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM9_CR1_UDIS  -----------------------------------
// SVD Line: 8199

//  <item> SFDITEM_FIELD__TIM9_CR1_UDIS
//    <name> UDIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40014000) Update disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_CR1 ) </loc>
//      <o.1..1> UDIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM9_CR1_CEN  ------------------------------------
// SVD Line: 8205

//  <item> SFDITEM_FIELD__TIM9_CR1_CEN
//    <name> CEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40014000) Counter enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_CR1 ) </loc>
//      <o.0..0> CEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM9_CR1  ------------------------------------
// SVD Line: 8166

//  <rtree> SFDITEM_REG__TIM9_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014000) control register 1 </i>
//    <loc> ( (unsigned int)((TIM9_CR1 >> 0) & 0xFFFFFFFF), ((TIM9_CR1 = (TIM9_CR1 & ~(0x38FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x38F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM9_CR1_CKD </item>
//    <item> SFDITEM_FIELD__TIM9_CR1_ARPE </item>
//    <item> SFDITEM_FIELD__TIM9_CR1_OPM </item>
//    <item> SFDITEM_FIELD__TIM9_CR1_URS </item>
//    <item> SFDITEM_FIELD__TIM9_CR1_UDIS </item>
//    <item> SFDITEM_FIELD__TIM9_CR1_CEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM9_CR2  --------------------------------
// SVD Line: 8213

unsigned int TIM9_CR2 __AT (0x40014004);



// --------------------------------  Field Item: TIM9_CR2_MMS  ------------------------------------
// SVD Line: 8222

//  <item> SFDITEM_FIELD__TIM9_CR2_MMS
//    <name> MMS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40014004) Master mode selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM9_CR2 >> 4) & 0x7), ((TIM9_CR2 = (TIM9_CR2 & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM9_CR2  ------------------------------------
// SVD Line: 8213

//  <rtree> SFDITEM_REG__TIM9_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014004) control register 2 </i>
//    <loc> ( (unsigned int)((TIM9_CR2 >> 0) & 0xFFFFFFFF), ((TIM9_CR2 = (TIM9_CR2 & ~(0x70UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x70) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM9_CR2_MMS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM9_SMCR  --------------------------------
// SVD Line: 8230

unsigned int TIM9_SMCR __AT (0x40014008);



// --------------------------------  Field Item: TIM9_SMCR_MSM  -----------------------------------
// SVD Line: 8239

//  <item> SFDITEM_FIELD__TIM9_SMCR_MSM
//    <name> MSM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40014008) Master/Slave mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_SMCR ) </loc>
//      <o.7..7> MSM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM9_SMCR_TS  ------------------------------------
// SVD Line: 8245

//  <item> SFDITEM_FIELD__TIM9_SMCR_TS
//    <name> TS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40014008) Trigger selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM9_SMCR >> 4) & 0x7), ((TIM9_SMCR = (TIM9_SMCR & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM9_SMCR_SMS  -----------------------------------
// SVD Line: 8251

//  <item> SFDITEM_FIELD__TIM9_SMCR_SMS
//    <name> SMS </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40014008) Slave mode selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM9_SMCR >> 0) & 0x7), ((TIM9_SMCR = (TIM9_SMCR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM9_SMCR  -----------------------------------
// SVD Line: 8230

//  <rtree> SFDITEM_REG__TIM9_SMCR
//    <name> SMCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014008) slave mode control register </i>
//    <loc> ( (unsigned int)((TIM9_SMCR >> 0) & 0xFFFFFFFF), ((TIM9_SMCR = (TIM9_SMCR & ~(0xF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM9_SMCR_MSM </item>
//    <item> SFDITEM_FIELD__TIM9_SMCR_TS </item>
//    <item> SFDITEM_FIELD__TIM9_SMCR_SMS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM9_DIER  --------------------------------
// SVD Line: 8259

unsigned int TIM9_DIER __AT (0x4001400C);



// --------------------------------  Field Item: TIM9_DIER_TIE  -----------------------------------
// SVD Line: 8268

//  <item> SFDITEM_FIELD__TIM9_DIER_TIE
//    <name> TIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4001400C) Trigger interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_DIER ) </loc>
//      <o.6..6> TIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM9_DIER_CC2IE  ----------------------------------
// SVD Line: 8274

//  <item> SFDITEM_FIELD__TIM9_DIER_CC2IE
//    <name> CC2IE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4001400C) Capture/Compare 2 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_DIER ) </loc>
//      <o.2..2> CC2IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM9_DIER_CC1IE  ----------------------------------
// SVD Line: 8281

//  <item> SFDITEM_FIELD__TIM9_DIER_CC1IE
//    <name> CC1IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001400C) Capture/Compare 1 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_DIER ) </loc>
//      <o.1..1> CC1IE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM9_DIER_UIE  -----------------------------------
// SVD Line: 8288

//  <item> SFDITEM_FIELD__TIM9_DIER_UIE
//    <name> UIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001400C) Update interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_DIER ) </loc>
//      <o.0..0> UIE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM9_DIER  -----------------------------------
// SVD Line: 8259

//  <rtree> SFDITEM_REG__TIM9_DIER
//    <name> DIER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001400C) DMA/Interrupt enable register </i>
//    <loc> ( (unsigned int)((TIM9_DIER >> 0) & 0xFFFFFFFF), ((TIM9_DIER = (TIM9_DIER & ~(0x47UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x47) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM9_DIER_TIE </item>
//    <item> SFDITEM_FIELD__TIM9_DIER_CC2IE </item>
//    <item> SFDITEM_FIELD__TIM9_DIER_CC1IE </item>
//    <item> SFDITEM_FIELD__TIM9_DIER_UIE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM9_SR  ---------------------------------
// SVD Line: 8296

unsigned int TIM9_SR __AT (0x40014010);



// --------------------------------  Field Item: TIM9_SR_CC2OF  -----------------------------------
// SVD Line: 8305

//  <item> SFDITEM_FIELD__TIM9_SR_CC2OF
//    <name> CC2OF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40014010) Capture/compare 2 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_SR ) </loc>
//      <o.10..10> CC2OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM9_SR_CC1OF  -----------------------------------
// SVD Line: 8312

//  <item> SFDITEM_FIELD__TIM9_SR_CC1OF
//    <name> CC1OF </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40014010) Capture/Compare 1 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_SR ) </loc>
//      <o.9..9> CC1OF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM9_SR_TIF  ------------------------------------
// SVD Line: 8319

//  <item> SFDITEM_FIELD__TIM9_SR_TIF
//    <name> TIF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40014010) Trigger interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_SR ) </loc>
//      <o.6..6> TIF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM9_SR_CC2IF  -----------------------------------
// SVD Line: 8325

//  <item> SFDITEM_FIELD__TIM9_SR_CC2IF
//    <name> CC2IF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40014010) Capture/Compare 2 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_SR ) </loc>
//      <o.2..2> CC2IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM9_SR_CC1IF  -----------------------------------
// SVD Line: 8332

//  <item> SFDITEM_FIELD__TIM9_SR_CC1IF
//    <name> CC1IF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40014010) Capture/compare 1 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_SR ) </loc>
//      <o.1..1> CC1IF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM9_SR_UIF  ------------------------------------
// SVD Line: 8339

//  <item> SFDITEM_FIELD__TIM9_SR_UIF
//    <name> UIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40014010) Update interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_SR ) </loc>
//      <o.0..0> UIF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: TIM9_SR  ------------------------------------
// SVD Line: 8296

//  <rtree> SFDITEM_REG__TIM9_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014010) status register </i>
//    <loc> ( (unsigned int)((TIM9_SR >> 0) & 0xFFFFFFFF), ((TIM9_SR = (TIM9_SR & ~(0x647UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x647) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM9_SR_CC2OF </item>
//    <item> SFDITEM_FIELD__TIM9_SR_CC1OF </item>
//    <item> SFDITEM_FIELD__TIM9_SR_TIF </item>
//    <item> SFDITEM_FIELD__TIM9_SR_CC2IF </item>
//    <item> SFDITEM_FIELD__TIM9_SR_CC1IF </item>
//    <item> SFDITEM_FIELD__TIM9_SR_UIF </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM9_EGR  --------------------------------
// SVD Line: 8347

unsigned int TIM9_EGR __AT (0x40014014);



// ---------------------------------  Field Item: TIM9_EGR_TG  ------------------------------------
// SVD Line: 8356

//  <item> SFDITEM_FIELD__TIM9_EGR_TG
//    <name> TG </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40014014) Trigger generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_EGR ) </loc>
//      <o.6..6> TG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM9_EGR_CC2G  -----------------------------------
// SVD Line: 8362

//  <item> SFDITEM_FIELD__TIM9_EGR_CC2G
//    <name> CC2G </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40014014) Capture/compare 2  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_EGR ) </loc>
//      <o.2..2> CC2G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM9_EGR_CC1G  -----------------------------------
// SVD Line: 8369

//  <item> SFDITEM_FIELD__TIM9_EGR_CC1G
//    <name> CC1G </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40014014) Capture/compare 1  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_EGR ) </loc>
//      <o.1..1> CC1G
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM9_EGR_UG  ------------------------------------
// SVD Line: 8376

//  <item> SFDITEM_FIELD__TIM9_EGR_UG
//    <name> UG </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40014014) Update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_EGR ) </loc>
//      <o.0..0> UG
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM9_EGR  ------------------------------------
// SVD Line: 8347

//  <rtree> SFDITEM_REG__TIM9_EGR
//    <name> EGR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40014014) event generation register </i>
//    <loc> ( (unsigned int)((TIM9_EGR >> 0) & 0xFFFFFFFF), ((TIM9_EGR = (TIM9_EGR & ~(0x47UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x47) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM9_EGR_TG </item>
//    <item> SFDITEM_FIELD__TIM9_EGR_CC2G </item>
//    <item> SFDITEM_FIELD__TIM9_EGR_CC1G </item>
//    <item> SFDITEM_FIELD__TIM9_EGR_UG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM9_CCMR1_Output  ----------------------------
// SVD Line: 8384

unsigned int TIM9_CCMR1_Output __AT (0x40014018);



// ---------------------------  Field Item: TIM9_CCMR1_Output_OC2M  -------------------------------
// SVD Line: 8394

//  <item> SFDITEM_FIELD__TIM9_CCMR1_Output_OC2M
//    <name> OC2M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40014018) Output Compare 2 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM9_CCMR1_Output >> 12) & 0x7), ((TIM9_CCMR1_Output = (TIM9_CCMR1_Output & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM9_CCMR1_Output_OC2PE  ------------------------------
// SVD Line: 8400

//  <item> SFDITEM_FIELD__TIM9_CCMR1_Output_OC2PE
//    <name> OC2PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40014018) Output Compare 2 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_CCMR1_Output ) </loc>
//      <o.11..11> OC2PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM9_CCMR1_Output_OC2FE  ------------------------------
// SVD Line: 8407

//  <item> SFDITEM_FIELD__TIM9_CCMR1_Output_OC2FE
//    <name> OC2FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40014018) Output Compare 2 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_CCMR1_Output ) </loc>
//      <o.10..10> OC2FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM9_CCMR1_Output_CC2S  -------------------------------
// SVD Line: 8414

//  <item> SFDITEM_FIELD__TIM9_CCMR1_Output_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40014018) Capture/Compare 2  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM9_CCMR1_Output >> 8) & 0x3), ((TIM9_CCMR1_Output = (TIM9_CCMR1_Output & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM9_CCMR1_Output_OC1M  -------------------------------
// SVD Line: 8421

//  <item> SFDITEM_FIELD__TIM9_CCMR1_Output_OC1M
//    <name> OC1M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40014018) Output Compare 1 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM9_CCMR1_Output >> 4) & 0x7), ((TIM9_CCMR1_Output = (TIM9_CCMR1_Output & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM9_CCMR1_Output_OC1PE  ------------------------------
// SVD Line: 8427

//  <item> SFDITEM_FIELD__TIM9_CCMR1_Output_OC1PE
//    <name> OC1PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40014018) Output Compare 1 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_CCMR1_Output ) </loc>
//      <o.3..3> OC1PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM9_CCMR1_Output_OC1FE  ------------------------------
// SVD Line: 8434

//  <item> SFDITEM_FIELD__TIM9_CCMR1_Output_OC1FE
//    <name> OC1FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40014018) Output Compare 1 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_CCMR1_Output ) </loc>
//      <o.2..2> OC1FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM9_CCMR1_Output_CC1S  -------------------------------
// SVD Line: 8441

//  <item> SFDITEM_FIELD__TIM9_CCMR1_Output_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40014018) Capture/Compare 1  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM9_CCMR1_Output >> 0) & 0x3), ((TIM9_CCMR1_Output = (TIM9_CCMR1_Output & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM9_CCMR1_Output  -------------------------------
// SVD Line: 8384

//  <rtree> SFDITEM_REG__TIM9_CCMR1_Output
//    <name> CCMR1_Output </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014018) capture/compare mode register 1 (output  mode) </i>
//    <loc> ( (unsigned int)((TIM9_CCMR1_Output >> 0) & 0xFFFFFFFF), ((TIM9_CCMR1_Output = (TIM9_CCMR1_Output & ~(0x7F7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM9_CCMR1_Output_OC2M </item>
//    <item> SFDITEM_FIELD__TIM9_CCMR1_Output_OC2PE </item>
//    <item> SFDITEM_FIELD__TIM9_CCMR1_Output_OC2FE </item>
//    <item> SFDITEM_FIELD__TIM9_CCMR1_Output_CC2S </item>
//    <item> SFDITEM_FIELD__TIM9_CCMR1_Output_OC1M </item>
//    <item> SFDITEM_FIELD__TIM9_CCMR1_Output_OC1PE </item>
//    <item> SFDITEM_FIELD__TIM9_CCMR1_Output_OC1FE </item>
//    <item> SFDITEM_FIELD__TIM9_CCMR1_Output_CC1S </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM9_CCMR1_Input  ----------------------------
// SVD Line: 8450

unsigned int TIM9_CCMR1_Input __AT (0x40014018);



// ----------------------------  Field Item: TIM9_CCMR1_Input_IC2F  -------------------------------
// SVD Line: 8461

//  <item> SFDITEM_FIELD__TIM9_CCMR1_Input_IC2F
//    <name> IC2F </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40014018) Input capture 2 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM9_CCMR1_Input >> 12) & 0x7), ((TIM9_CCMR1_Input = (TIM9_CCMR1_Input & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM9_CCMR1_Input_IC2PCS  ------------------------------
// SVD Line: 8467

//  <item> SFDITEM_FIELD__TIM9_CCMR1_Input_IC2PCS
//    <name> IC2PCS </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40014018) Input capture 2 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM9_CCMR1_Input >> 10) & 0x3), ((TIM9_CCMR1_Input = (TIM9_CCMR1_Input & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM9_CCMR1_Input_CC2S  -------------------------------
// SVD Line: 8473

//  <item> SFDITEM_FIELD__TIM9_CCMR1_Input_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40014018) Capture/Compare 2  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM9_CCMR1_Input >> 8) & 0x3), ((TIM9_CCMR1_Input = (TIM9_CCMR1_Input & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM9_CCMR1_Input_IC1F  -------------------------------
// SVD Line: 8480

//  <item> SFDITEM_FIELD__TIM9_CCMR1_Input_IC1F
//    <name> IC1F </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40014018) Input capture 1 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM9_CCMR1_Input >> 4) & 0x7), ((TIM9_CCMR1_Input = (TIM9_CCMR1_Input & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM9_CCMR1_Input_ICPCS  -------------------------------
// SVD Line: 8486

//  <item> SFDITEM_FIELD__TIM9_CCMR1_Input_ICPCS
//    <name> ICPCS </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40014018) Input capture 1 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM9_CCMR1_Input >> 2) & 0x3), ((TIM9_CCMR1_Input = (TIM9_CCMR1_Input & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM9_CCMR1_Input_CC1S  -------------------------------
// SVD Line: 8492

//  <item> SFDITEM_FIELD__TIM9_CCMR1_Input_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40014018) Capture/Compare 1  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM9_CCMR1_Input >> 0) & 0x3), ((TIM9_CCMR1_Input = (TIM9_CCMR1_Input & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM9_CCMR1_Input  --------------------------------
// SVD Line: 8450

//  <rtree> SFDITEM_REG__TIM9_CCMR1_Input
//    <name> CCMR1_Input </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014018) capture/compare mode register 1 (input  mode) </i>
//    <loc> ( (unsigned int)((TIM9_CCMR1_Input >> 0) & 0xFFFFFFFF), ((TIM9_CCMR1_Input = (TIM9_CCMR1_Input & ~(0x7F7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM9_CCMR1_Input_IC2F </item>
//    <item> SFDITEM_FIELD__TIM9_CCMR1_Input_IC2PCS </item>
//    <item> SFDITEM_FIELD__TIM9_CCMR1_Input_CC2S </item>
//    <item> SFDITEM_FIELD__TIM9_CCMR1_Input_IC1F </item>
//    <item> SFDITEM_FIELD__TIM9_CCMR1_Input_ICPCS </item>
//    <item> SFDITEM_FIELD__TIM9_CCMR1_Input_CC1S </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM9_CCER  --------------------------------
// SVD Line: 8501

unsigned int TIM9_CCER __AT (0x40014020);



// -------------------------------  Field Item: TIM9_CCER_CC2NP  ----------------------------------
// SVD Line: 8511

//  <item> SFDITEM_FIELD__TIM9_CCER_CC2NP
//    <name> CC2NP </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40014020) Capture/Compare 2 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_CCER ) </loc>
//      <o.7..7> CC2NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM9_CCER_CC2P  -----------------------------------
// SVD Line: 8518

//  <item> SFDITEM_FIELD__TIM9_CCER_CC2P
//    <name> CC2P </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40014020) Capture/Compare 2 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_CCER ) </loc>
//      <o.5..5> CC2P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM9_CCER_CC2E  -----------------------------------
// SVD Line: 8525

//  <item> SFDITEM_FIELD__TIM9_CCER_CC2E
//    <name> CC2E </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40014020) Capture/Compare 2 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_CCER ) </loc>
//      <o.4..4> CC2E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM9_CCER_CC1NP  ----------------------------------
// SVD Line: 8532

//  <item> SFDITEM_FIELD__TIM9_CCER_CC1NP
//    <name> CC1NP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40014020) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_CCER ) </loc>
//      <o.3..3> CC1NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM9_CCER_CC1P  -----------------------------------
// SVD Line: 8539

//  <item> SFDITEM_FIELD__TIM9_CCER_CC1P
//    <name> CC1P </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40014020) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_CCER ) </loc>
//      <o.1..1> CC1P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM9_CCER_CC1E  -----------------------------------
// SVD Line: 8546

//  <item> SFDITEM_FIELD__TIM9_CCER_CC1E
//    <name> CC1E </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40014020) Capture/Compare 1 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_CCER ) </loc>
//      <o.0..0> CC1E
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM9_CCER  -----------------------------------
// SVD Line: 8501

//  <rtree> SFDITEM_REG__TIM9_CCER
//    <name> CCER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014020) capture/compare enable  register </i>
//    <loc> ( (unsigned int)((TIM9_CCER >> 0) & 0xFFFFFFFF), ((TIM9_CCER = (TIM9_CCER & ~(0xBBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xBB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM9_CCER_CC2NP </item>
//    <item> SFDITEM_FIELD__TIM9_CCER_CC2P </item>
//    <item> SFDITEM_FIELD__TIM9_CCER_CC2E </item>
//    <item> SFDITEM_FIELD__TIM9_CCER_CC1NP </item>
//    <item> SFDITEM_FIELD__TIM9_CCER_CC1P </item>
//    <item> SFDITEM_FIELD__TIM9_CCER_CC1E </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM9_CNT  --------------------------------
// SVD Line: 8555

unsigned int TIM9_CNT __AT (0x40014024);



// --------------------------------  Field Item: TIM9_CNT_CNT  ------------------------------------
// SVD Line: 8564

//  <item> SFDITEM_FIELD__TIM9_CNT_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40014024) counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM9_CNT >> 0) & 0xFFFF), ((TIM9_CNT = (TIM9_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM9_CNT  ------------------------------------
// SVD Line: 8555

//  <rtree> SFDITEM_REG__TIM9_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014024) counter </i>
//    <loc> ( (unsigned int)((TIM9_CNT >> 0) & 0xFFFFFFFF), ((TIM9_CNT = (TIM9_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM9_CNT_CNT </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM9_PSC  --------------------------------
// SVD Line: 8572

unsigned int TIM9_PSC __AT (0x40014028);



// --------------------------------  Field Item: TIM9_PSC_PSC  ------------------------------------
// SVD Line: 8581

//  <item> SFDITEM_FIELD__TIM9_PSC_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40014028) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM9_PSC >> 0) & 0xFFFF), ((TIM9_PSC = (TIM9_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM9_PSC  ------------------------------------
// SVD Line: 8572

//  <rtree> SFDITEM_REG__TIM9_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014028) prescaler </i>
//    <loc> ( (unsigned int)((TIM9_PSC >> 0) & 0xFFFFFFFF), ((TIM9_PSC = (TIM9_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM9_PSC_PSC </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM9_ARR  --------------------------------
// SVD Line: 8589

unsigned int TIM9_ARR __AT (0x4001402C);



// --------------------------------  Field Item: TIM9_ARR_ARR  ------------------------------------
// SVD Line: 8598

//  <item> SFDITEM_FIELD__TIM9_ARR_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4001402C) Auto-reload value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM9_ARR >> 0) & 0xFFFF), ((TIM9_ARR = (TIM9_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM9_ARR  ------------------------------------
// SVD Line: 8589

//  <rtree> SFDITEM_REG__TIM9_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001402C) auto-reload register </i>
//    <loc> ( (unsigned int)((TIM9_ARR >> 0) & 0xFFFFFFFF), ((TIM9_ARR = (TIM9_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM9_ARR_ARR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM9_CCR1  --------------------------------
// SVD Line: 8606

unsigned int TIM9_CCR1 __AT (0x40014034);



// -------------------------------  Field Item: TIM9_CCR1_CCR1  -----------------------------------
// SVD Line: 8615

//  <item> SFDITEM_FIELD__TIM9_CCR1_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40014034) Capture/Compare 1 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM9_CCR1 >> 0) & 0xFFFF), ((TIM9_CCR1 = (TIM9_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM9_CCR1  -----------------------------------
// SVD Line: 8606

//  <rtree> SFDITEM_REG__TIM9_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014034) capture/compare register 1 </i>
//    <loc> ( (unsigned int)((TIM9_CCR1 >> 0) & 0xFFFFFFFF), ((TIM9_CCR1 = (TIM9_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM9_CCR1_CCR1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM9_CCR2  --------------------------------
// SVD Line: 8623

unsigned int TIM9_CCR2 __AT (0x40014038);



// -------------------------------  Field Item: TIM9_CCR2_CCR2  -----------------------------------
// SVD Line: 8632

//  <item> SFDITEM_FIELD__TIM9_CCR2_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40014038) Capture/Compare 2 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM9_CCR2 >> 0) & 0xFFFF), ((TIM9_CCR2 = (TIM9_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM9_CCR2  -----------------------------------
// SVD Line: 8623

//  <rtree> SFDITEM_REG__TIM9_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014038) capture/compare register 2 </i>
//    <loc> ( (unsigned int)((TIM9_CCR2 >> 0) & 0xFFFFFFFF), ((TIM9_CCR2 = (TIM9_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM9_CCR2_CCR2 </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: TIM9  -------------------------------------
// SVD Line: 8155

//  <view> TIM9
//    <name> TIM9 </name>
//    <item> SFDITEM_REG__TIM9_CR1 </item>
//    <item> SFDITEM_REG__TIM9_CR2 </item>
//    <item> SFDITEM_REG__TIM9_SMCR </item>
//    <item> SFDITEM_REG__TIM9_DIER </item>
//    <item> SFDITEM_REG__TIM9_SR </item>
//    <item> SFDITEM_REG__TIM9_EGR </item>
//    <item> SFDITEM_REG__TIM9_CCMR1_Output </item>
//    <item> SFDITEM_REG__TIM9_CCMR1_Input </item>
//    <item> SFDITEM_REG__TIM9_CCER </item>
//    <item> SFDITEM_REG__TIM9_CNT </item>
//    <item> SFDITEM_REG__TIM9_PSC </item>
//    <item> SFDITEM_REG__TIM9_ARR </item>
//    <item> SFDITEM_REG__TIM9_CCR1 </item>
//    <item> SFDITEM_REG__TIM9_CCR2 </item>
//  </view>
//  


// ----------------------------  Register Item Address: USART1_SR  --------------------------------
// SVD Line: 8654

unsigned int USART1_SR __AT (0x40011000);



// --------------------------------  Field Item: USART1_SR_CTS  -----------------------------------
// SVD Line: 8662

//  <item> SFDITEM_FIELD__USART1_SR_CTS
//    <name> CTS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40011000) CTS flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_SR ) </loc>
//      <o.9..9> CTS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_SR_LBD  -----------------------------------
// SVD Line: 8669

//  <item> SFDITEM_FIELD__USART1_SR_LBD
//    <name> LBD </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40011000) LIN break detection flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_SR ) </loc>
//      <o.8..8> LBD
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_SR_TXE  -----------------------------------
// SVD Line: 8676

//  <item> SFDITEM_FIELD__USART1_SR_TXE
//    <name> TXE </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40011000) Transmit data register  empty </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_SR ) </loc>
//      <o.7..7> TXE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_SR_TC  ------------------------------------
// SVD Line: 8684

//  <item> SFDITEM_FIELD__USART1_SR_TC
//    <name> TC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40011000) Transmission complete </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_SR ) </loc>
//      <o.6..6> TC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_SR_RXNE  -----------------------------------
// SVD Line: 8691

//  <item> SFDITEM_FIELD__USART1_SR_RXNE
//    <name> RXNE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40011000) Read data register not  empty </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_SR ) </loc>
//      <o.5..5> RXNE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_SR_IDLE  -----------------------------------
// SVD Line: 8699

//  <item> SFDITEM_FIELD__USART1_SR_IDLE
//    <name> IDLE </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40011000) IDLE line detected </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_SR ) </loc>
//      <o.4..4> IDLE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_SR_ORE  -----------------------------------
// SVD Line: 8706

//  <item> SFDITEM_FIELD__USART1_SR_ORE
//    <name> ORE </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40011000) Overrun error </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_SR ) </loc>
//      <o.3..3> ORE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_SR_NF  ------------------------------------
// SVD Line: 8713

//  <item> SFDITEM_FIELD__USART1_SR_NF
//    <name> NF </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40011000) Noise detected flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_SR ) </loc>
//      <o.2..2> NF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_SR_FE  ------------------------------------
// SVD Line: 8720

//  <item> SFDITEM_FIELD__USART1_SR_FE
//    <name> FE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40011000) Framing error </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_SR ) </loc>
//      <o.1..1> FE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_SR_PE  ------------------------------------
// SVD Line: 8727

//  <item> SFDITEM_FIELD__USART1_SR_PE
//    <name> PE </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40011000) Parity error </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_SR ) </loc>
//      <o.0..0> PE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: USART1_SR  -----------------------------------
// SVD Line: 8654

//  <rtree> SFDITEM_REG__USART1_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011000) Status register </i>
//    <loc> ( (unsigned int)((USART1_SR >> 0) & 0xFFFFFFFF), ((USART1_SR = (USART1_SR & ~(0x360UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x360) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1_SR_CTS </item>
//    <item> SFDITEM_FIELD__USART1_SR_LBD </item>
//    <item> SFDITEM_FIELD__USART1_SR_TXE </item>
//    <item> SFDITEM_FIELD__USART1_SR_TC </item>
//    <item> SFDITEM_FIELD__USART1_SR_RXNE </item>
//    <item> SFDITEM_FIELD__USART1_SR_IDLE </item>
//    <item> SFDITEM_FIELD__USART1_SR_ORE </item>
//    <item> SFDITEM_FIELD__USART1_SR_NF </item>
//    <item> SFDITEM_FIELD__USART1_SR_FE </item>
//    <item> SFDITEM_FIELD__USART1_SR_PE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART1_DR  --------------------------------
// SVD Line: 8736

unsigned int USART1_DR __AT (0x40011004);



// --------------------------------  Field Item: USART1_DR_DR  ------------------------------------
// SVD Line: 8745

//  <item> SFDITEM_FIELD__USART1_DR_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x40011004) Data value </i>
//    <edit> 
//      <loc> ( (unsigned short)((USART1_DR >> 0) & 0x1FF), ((USART1_DR = (USART1_DR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: USART1_DR  -----------------------------------
// SVD Line: 8736

//  <rtree> SFDITEM_REG__USART1_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011004) Data register </i>
//    <loc> ( (unsigned int)((USART1_DR >> 0) & 0xFFFFFFFF), ((USART1_DR = (USART1_DR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1_DR_DR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART1_BRR  -------------------------------
// SVD Line: 8753

unsigned int USART1_BRR __AT (0x40011008);



// ---------------------------  Field Item: USART1_BRR_DIV_Mantissa  ------------------------------
// SVD Line: 8762

//  <item> SFDITEM_FIELD__USART1_BRR_DIV_Mantissa
//    <name> DIV_Mantissa </name>
//    <rw> 
//    <i> [Bits 15..4] RW (@ 0x40011008) mantissa of USARTDIV </i>
//    <edit> 
//      <loc> ( (unsigned short)((USART1_BRR >> 4) & 0xFFF), ((USART1_BRR = (USART1_BRR & ~(0xFFFUL << 4 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: USART1_BRR_DIV_Fraction  ------------------------------
// SVD Line: 8768

//  <item> SFDITEM_FIELD__USART1_BRR_DIV_Fraction
//    <name> DIV_Fraction </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40011008) fraction of USARTDIV </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART1_BRR >> 0) & 0xF), ((USART1_BRR = (USART1_BRR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART1_BRR  -----------------------------------
// SVD Line: 8753

//  <rtree> SFDITEM_REG__USART1_BRR
//    <name> BRR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011008) Baud rate register </i>
//    <loc> ( (unsigned int)((USART1_BRR >> 0) & 0xFFFFFFFF), ((USART1_BRR = (USART1_BRR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1_BRR_DIV_Mantissa </item>
//    <item> SFDITEM_FIELD__USART1_BRR_DIV_Fraction </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART1_CR1  -------------------------------
// SVD Line: 8776

unsigned int USART1_CR1 __AT (0x4001100C);



// ------------------------------  Field Item: USART1_CR1_OVER8  ----------------------------------
// SVD Line: 8785

//  <item> SFDITEM_FIELD__USART1_CR1_OVER8
//    <name> OVER8 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4001100C) Oversampling mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.15..15> OVER8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_CR1_UE  -----------------------------------
// SVD Line: 8791

//  <item> SFDITEM_FIELD__USART1_CR1_UE
//    <name> UE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4001100C) USART enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.13..13> UE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_CR1_M  ------------------------------------
// SVD Line: 8797

//  <item> SFDITEM_FIELD__USART1_CR1_M
//    <name> M </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4001100C) Word length </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.12..12> M
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR1_WAKE  ----------------------------------
// SVD Line: 8803

//  <item> SFDITEM_FIELD__USART1_CR1_WAKE
//    <name> WAKE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4001100C) Wakeup method </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.11..11> WAKE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR1_PCE  -----------------------------------
// SVD Line: 8809

//  <item> SFDITEM_FIELD__USART1_CR1_PCE
//    <name> PCE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4001100C) Parity control enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.10..10> PCE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_CR1_PS  -----------------------------------
// SVD Line: 8815

//  <item> SFDITEM_FIELD__USART1_CR1_PS
//    <name> PS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4001100C) Parity selection </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.9..9> PS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR1_PEIE  ----------------------------------
// SVD Line: 8821

//  <item> SFDITEM_FIELD__USART1_CR1_PEIE
//    <name> PEIE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4001100C) PE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.8..8> PEIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR1_TXEIE  ----------------------------------
// SVD Line: 8827

//  <item> SFDITEM_FIELD__USART1_CR1_TXEIE
//    <name> TXEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4001100C) TXE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.7..7> TXEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR1_TCIE  ----------------------------------
// SVD Line: 8833

//  <item> SFDITEM_FIELD__USART1_CR1_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4001100C) Transmission complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.6..6> TCIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR1_RXNEIE  ---------------------------------
// SVD Line: 8840

//  <item> SFDITEM_FIELD__USART1_CR1_RXNEIE
//    <name> RXNEIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4001100C) RXNE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.5..5> RXNEIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR1_IDLEIE  ---------------------------------
// SVD Line: 8846

//  <item> SFDITEM_FIELD__USART1_CR1_IDLEIE
//    <name> IDLEIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4001100C) IDLE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.4..4> IDLEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_CR1_TE  -----------------------------------
// SVD Line: 8852

//  <item> SFDITEM_FIELD__USART1_CR1_TE
//    <name> TE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001100C) Transmitter enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.3..3> TE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_CR1_RE  -----------------------------------
// SVD Line: 8858

//  <item> SFDITEM_FIELD__USART1_CR1_RE
//    <name> RE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4001100C) Receiver enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.2..2> RE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR1_RWU  -----------------------------------
// SVD Line: 8864

//  <item> SFDITEM_FIELD__USART1_CR1_RWU
//    <name> RWU </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001100C) Receiver wakeup </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.1..1> RWU
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR1_SBK  -----------------------------------
// SVD Line: 8870

//  <item> SFDITEM_FIELD__USART1_CR1_SBK
//    <name> SBK </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001100C) Send break </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.0..0> SBK
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART1_CR1  -----------------------------------
// SVD Line: 8776

//  <rtree> SFDITEM_REG__USART1_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001100C) Control register 1 </i>
//    <loc> ( (unsigned int)((USART1_CR1 >> 0) & 0xFFFFFFFF), ((USART1_CR1 = (USART1_CR1 & ~(0xBFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xBFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1_CR1_OVER8 </item>
//    <item> SFDITEM_FIELD__USART1_CR1_UE </item>
//    <item> SFDITEM_FIELD__USART1_CR1_M </item>
//    <item> SFDITEM_FIELD__USART1_CR1_WAKE </item>
//    <item> SFDITEM_FIELD__USART1_CR1_PCE </item>
//    <item> SFDITEM_FIELD__USART1_CR1_PS </item>
//    <item> SFDITEM_FIELD__USART1_CR1_PEIE </item>
//    <item> SFDITEM_FIELD__USART1_CR1_TXEIE </item>
//    <item> SFDITEM_FIELD__USART1_CR1_TCIE </item>
//    <item> SFDITEM_FIELD__USART1_CR1_RXNEIE </item>
//    <item> SFDITEM_FIELD__USART1_CR1_IDLEIE </item>
//    <item> SFDITEM_FIELD__USART1_CR1_TE </item>
//    <item> SFDITEM_FIELD__USART1_CR1_RE </item>
//    <item> SFDITEM_FIELD__USART1_CR1_RWU </item>
//    <item> SFDITEM_FIELD__USART1_CR1_SBK </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART1_CR2  -------------------------------
// SVD Line: 8878

unsigned int USART1_CR2 __AT (0x40011010);



// ------------------------------  Field Item: USART1_CR2_LINEN  ----------------------------------
// SVD Line: 8887

//  <item> SFDITEM_FIELD__USART1_CR2_LINEN
//    <name> LINEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40011010) LIN mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR2 ) </loc>
//      <o.14..14> LINEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR2_STOP  ----------------------------------
// SVD Line: 8893

//  <item> SFDITEM_FIELD__USART1_CR2_STOP
//    <name> STOP </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40011010) STOP bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART1_CR2 >> 12) & 0x3), ((USART1_CR2 = (USART1_CR2 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR2_CLKEN  ----------------------------------
// SVD Line: 8899

//  <item> SFDITEM_FIELD__USART1_CR2_CLKEN
//    <name> CLKEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40011010) Clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR2 ) </loc>
//      <o.11..11> CLKEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR2_CPOL  ----------------------------------
// SVD Line: 8905

//  <item> SFDITEM_FIELD__USART1_CR2_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40011010) Clock polarity </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR2 ) </loc>
//      <o.10..10> CPOL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR2_CPHA  ----------------------------------
// SVD Line: 8911

//  <item> SFDITEM_FIELD__USART1_CR2_CPHA
//    <name> CPHA </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40011010) Clock phase </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR2 ) </loc>
//      <o.9..9> CPHA
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR2_LBCL  ----------------------------------
// SVD Line: 8917

//  <item> SFDITEM_FIELD__USART1_CR2_LBCL
//    <name> LBCL </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40011010) Last bit clock pulse </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR2 ) </loc>
//      <o.8..8> LBCL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR2_LBDIE  ----------------------------------
// SVD Line: 8923

//  <item> SFDITEM_FIELD__USART1_CR2_LBDIE
//    <name> LBDIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40011010) LIN break detection interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR2 ) </loc>
//      <o.6..6> LBDIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR2_LBDL  ----------------------------------
// SVD Line: 8930

//  <item> SFDITEM_FIELD__USART1_CR2_LBDL
//    <name> LBDL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40011010) lin break detection length </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR2 ) </loc>
//      <o.5..5> LBDL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR2_ADD  -----------------------------------
// SVD Line: 8936

//  <item> SFDITEM_FIELD__USART1_CR2_ADD
//    <name> ADD </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40011010) Address of the USART node </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART1_CR2 >> 0) & 0xF), ((USART1_CR2 = (USART1_CR2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART1_CR2  -----------------------------------
// SVD Line: 8878

//  <rtree> SFDITEM_REG__USART1_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011010) Control register 2 </i>
//    <loc> ( (unsigned int)((USART1_CR2 >> 0) & 0xFFFFFFFF), ((USART1_CR2 = (USART1_CR2 & ~(0x7F6FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F6F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1_CR2_LINEN </item>
//    <item> SFDITEM_FIELD__USART1_CR2_STOP </item>
//    <item> SFDITEM_FIELD__USART1_CR2_CLKEN </item>
//    <item> SFDITEM_FIELD__USART1_CR2_CPOL </item>
//    <item> SFDITEM_FIELD__USART1_CR2_CPHA </item>
//    <item> SFDITEM_FIELD__USART1_CR2_LBCL </item>
//    <item> SFDITEM_FIELD__USART1_CR2_LBDIE </item>
//    <item> SFDITEM_FIELD__USART1_CR2_LBDL </item>
//    <item> SFDITEM_FIELD__USART1_CR2_ADD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART1_CR3  -------------------------------
// SVD Line: 8944

unsigned int USART1_CR3 __AT (0x40011014);



// ------------------------------  Field Item: USART1_CR3_ONEBIT  ---------------------------------
// SVD Line: 8953

//  <item> SFDITEM_FIELD__USART1_CR3_ONEBIT
//    <name> ONEBIT </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40011014) One sample bit method  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.11..11> ONEBIT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR3_CTSIE  ----------------------------------
// SVD Line: 8960

//  <item> SFDITEM_FIELD__USART1_CR3_CTSIE
//    <name> CTSIE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40011014) CTS interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.10..10> CTSIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR3_CTSE  ----------------------------------
// SVD Line: 8966

//  <item> SFDITEM_FIELD__USART1_CR3_CTSE
//    <name> CTSE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40011014) CTS enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.9..9> CTSE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR3_RTSE  ----------------------------------
// SVD Line: 8972

//  <item> SFDITEM_FIELD__USART1_CR3_RTSE
//    <name> RTSE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40011014) RTS enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.8..8> RTSE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR3_DMAT  ----------------------------------
// SVD Line: 8978

//  <item> SFDITEM_FIELD__USART1_CR3_DMAT
//    <name> DMAT </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40011014) DMA enable transmitter </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.7..7> DMAT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR3_DMAR  ----------------------------------
// SVD Line: 8984

//  <item> SFDITEM_FIELD__USART1_CR3_DMAR
//    <name> DMAR </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40011014) DMA enable receiver </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.6..6> DMAR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR3_SCEN  ----------------------------------
// SVD Line: 8990

//  <item> SFDITEM_FIELD__USART1_CR3_SCEN
//    <name> SCEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40011014) Smartcard mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.5..5> SCEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR3_NACK  ----------------------------------
// SVD Line: 8996

//  <item> SFDITEM_FIELD__USART1_CR3_NACK
//    <name> NACK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40011014) Smartcard NACK enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.4..4> NACK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR3_HDSEL  ----------------------------------
// SVD Line: 9002

//  <item> SFDITEM_FIELD__USART1_CR3_HDSEL
//    <name> HDSEL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40011014) Half-duplex selection </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.3..3> HDSEL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR3_IRLP  ----------------------------------
// SVD Line: 9008

//  <item> SFDITEM_FIELD__USART1_CR3_IRLP
//    <name> IRLP </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40011014) IrDA low-power </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.2..2> IRLP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR3_IREN  ----------------------------------
// SVD Line: 9014

//  <item> SFDITEM_FIELD__USART1_CR3_IREN
//    <name> IREN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40011014) IrDA mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.1..1> IREN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR3_EIE  -----------------------------------
// SVD Line: 9020

//  <item> SFDITEM_FIELD__USART1_CR3_EIE
//    <name> EIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40011014) Error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.0..0> EIE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART1_CR3  -----------------------------------
// SVD Line: 8944

//  <rtree> SFDITEM_REG__USART1_CR3
//    <name> CR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011014) Control register 3 </i>
//    <loc> ( (unsigned int)((USART1_CR3 >> 0) & 0xFFFFFFFF), ((USART1_CR3 = (USART1_CR3 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1_CR3_ONEBIT </item>
//    <item> SFDITEM_FIELD__USART1_CR3_CTSIE </item>
//    <item> SFDITEM_FIELD__USART1_CR3_CTSE </item>
//    <item> SFDITEM_FIELD__USART1_CR3_RTSE </item>
//    <item> SFDITEM_FIELD__USART1_CR3_DMAT </item>
//    <item> SFDITEM_FIELD__USART1_CR3_DMAR </item>
//    <item> SFDITEM_FIELD__USART1_CR3_SCEN </item>
//    <item> SFDITEM_FIELD__USART1_CR3_NACK </item>
//    <item> SFDITEM_FIELD__USART1_CR3_HDSEL </item>
//    <item> SFDITEM_FIELD__USART1_CR3_IRLP </item>
//    <item> SFDITEM_FIELD__USART1_CR3_IREN </item>
//    <item> SFDITEM_FIELD__USART1_CR3_EIE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART1_GTPR  -------------------------------
// SVD Line: 9028

unsigned int USART1_GTPR __AT (0x40011018);



// -------------------------------  Field Item: USART1_GTPR_GT  -----------------------------------
// SVD Line: 9038

//  <item> SFDITEM_FIELD__USART1_GTPR_GT
//    <name> GT </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40011018) Guard time value </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART1_GTPR >> 8) & 0xFF), ((USART1_GTPR = (USART1_GTPR & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: USART1_GTPR_PSC  ----------------------------------
// SVD Line: 9044

//  <item> SFDITEM_FIELD__USART1_GTPR_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40011018) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART1_GTPR >> 0) & 0xFF), ((USART1_GTPR = (USART1_GTPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART1_GTPR  ----------------------------------
// SVD Line: 9028

//  <rtree> SFDITEM_REG__USART1_GTPR
//    <name> GTPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011018) Guard time and prescaler  register </i>
//    <loc> ( (unsigned int)((USART1_GTPR >> 0) & 0xFFFFFFFF), ((USART1_GTPR = (USART1_GTPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1_GTPR_GT </item>
//    <item> SFDITEM_FIELD__USART1_GTPR_PSC </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: USART1  ------------------------------------
// SVD Line: 8642

//  <view> USART1
//    <name> USART1 </name>
//    <item> SFDITEM_REG__USART1_SR </item>
//    <item> SFDITEM_REG__USART1_DR </item>
//    <item> SFDITEM_REG__USART1_BRR </item>
//    <item> SFDITEM_REG__USART1_CR1 </item>
//    <item> SFDITEM_REG__USART1_CR2 </item>
//    <item> SFDITEM_REG__USART1_CR3 </item>
//    <item> SFDITEM_REG__USART1_GTPR </item>
//  </view>
//  


// ----------------------------  Register Item Address: USART2_SR  --------------------------------
// SVD Line: 8654

unsigned int USART2_SR __AT (0x40004400);



// --------------------------------  Field Item: USART2_SR_CTS  -----------------------------------
// SVD Line: 8662

//  <item> SFDITEM_FIELD__USART2_SR_CTS
//    <name> CTS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40004400) CTS flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_SR ) </loc>
//      <o.9..9> CTS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_SR_LBD  -----------------------------------
// SVD Line: 8669

//  <item> SFDITEM_FIELD__USART2_SR_LBD
//    <name> LBD </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40004400) LIN break detection flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_SR ) </loc>
//      <o.8..8> LBD
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_SR_TXE  -----------------------------------
// SVD Line: 8676

//  <item> SFDITEM_FIELD__USART2_SR_TXE
//    <name> TXE </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40004400) Transmit data register  empty </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_SR ) </loc>
//      <o.7..7> TXE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_SR_TC  ------------------------------------
// SVD Line: 8684

//  <item> SFDITEM_FIELD__USART2_SR_TC
//    <name> TC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004400) Transmission complete </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_SR ) </loc>
//      <o.6..6> TC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_SR_RXNE  -----------------------------------
// SVD Line: 8691

//  <item> SFDITEM_FIELD__USART2_SR_RXNE
//    <name> RXNE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40004400) Read data register not  empty </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_SR ) </loc>
//      <o.5..5> RXNE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_SR_IDLE  -----------------------------------
// SVD Line: 8699

//  <item> SFDITEM_FIELD__USART2_SR_IDLE
//    <name> IDLE </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40004400) IDLE line detected </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_SR ) </loc>
//      <o.4..4> IDLE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_SR_ORE  -----------------------------------
// SVD Line: 8706

//  <item> SFDITEM_FIELD__USART2_SR_ORE
//    <name> ORE </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40004400) Overrun error </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_SR ) </loc>
//      <o.3..3> ORE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_SR_NF  ------------------------------------
// SVD Line: 8713

//  <item> SFDITEM_FIELD__USART2_SR_NF
//    <name> NF </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40004400) Noise detected flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_SR ) </loc>
//      <o.2..2> NF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_SR_FE  ------------------------------------
// SVD Line: 8720

//  <item> SFDITEM_FIELD__USART2_SR_FE
//    <name> FE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40004400) Framing error </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_SR ) </loc>
//      <o.1..1> FE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_SR_PE  ------------------------------------
// SVD Line: 8727

//  <item> SFDITEM_FIELD__USART2_SR_PE
//    <name> PE </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40004400) Parity error </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_SR ) </loc>
//      <o.0..0> PE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: USART2_SR  -----------------------------------
// SVD Line: 8654

//  <rtree> SFDITEM_REG__USART2_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004400) Status register </i>
//    <loc> ( (unsigned int)((USART2_SR >> 0) & 0xFFFFFFFF), ((USART2_SR = (USART2_SR & ~(0x360UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x360) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART2_SR_CTS </item>
//    <item> SFDITEM_FIELD__USART2_SR_LBD </item>
//    <item> SFDITEM_FIELD__USART2_SR_TXE </item>
//    <item> SFDITEM_FIELD__USART2_SR_TC </item>
//    <item> SFDITEM_FIELD__USART2_SR_RXNE </item>
//    <item> SFDITEM_FIELD__USART2_SR_IDLE </item>
//    <item> SFDITEM_FIELD__USART2_SR_ORE </item>
//    <item> SFDITEM_FIELD__USART2_SR_NF </item>
//    <item> SFDITEM_FIELD__USART2_SR_FE </item>
//    <item> SFDITEM_FIELD__USART2_SR_PE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART2_DR  --------------------------------
// SVD Line: 8736

unsigned int USART2_DR __AT (0x40004404);



// --------------------------------  Field Item: USART2_DR_DR  ------------------------------------
// SVD Line: 8745

//  <item> SFDITEM_FIELD__USART2_DR_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x40004404) Data value </i>
//    <edit> 
//      <loc> ( (unsigned short)((USART2_DR >> 0) & 0x1FF), ((USART2_DR = (USART2_DR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: USART2_DR  -----------------------------------
// SVD Line: 8736

//  <rtree> SFDITEM_REG__USART2_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004404) Data register </i>
//    <loc> ( (unsigned int)((USART2_DR >> 0) & 0xFFFFFFFF), ((USART2_DR = (USART2_DR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART2_DR_DR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART2_BRR  -------------------------------
// SVD Line: 8753

unsigned int USART2_BRR __AT (0x40004408);



// ---------------------------  Field Item: USART2_BRR_DIV_Mantissa  ------------------------------
// SVD Line: 8762

//  <item> SFDITEM_FIELD__USART2_BRR_DIV_Mantissa
//    <name> DIV_Mantissa </name>
//    <rw> 
//    <i> [Bits 15..4] RW (@ 0x40004408) mantissa of USARTDIV </i>
//    <edit> 
//      <loc> ( (unsigned short)((USART2_BRR >> 4) & 0xFFF), ((USART2_BRR = (USART2_BRR & ~(0xFFFUL << 4 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: USART2_BRR_DIV_Fraction  ------------------------------
// SVD Line: 8768

//  <item> SFDITEM_FIELD__USART2_BRR_DIV_Fraction
//    <name> DIV_Fraction </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40004408) fraction of USARTDIV </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART2_BRR >> 0) & 0xF), ((USART2_BRR = (USART2_BRR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART2_BRR  -----------------------------------
// SVD Line: 8753

//  <rtree> SFDITEM_REG__USART2_BRR
//    <name> BRR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004408) Baud rate register </i>
//    <loc> ( (unsigned int)((USART2_BRR >> 0) & 0xFFFFFFFF), ((USART2_BRR = (USART2_BRR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART2_BRR_DIV_Mantissa </item>
//    <item> SFDITEM_FIELD__USART2_BRR_DIV_Fraction </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART2_CR1  -------------------------------
// SVD Line: 8776

unsigned int USART2_CR1 __AT (0x4000440C);



// ------------------------------  Field Item: USART2_CR1_OVER8  ----------------------------------
// SVD Line: 8785

//  <item> SFDITEM_FIELD__USART2_CR1_OVER8
//    <name> OVER8 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000440C) Oversampling mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.15..15> OVER8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_CR1_UE  -----------------------------------
// SVD Line: 8791

//  <item> SFDITEM_FIELD__USART2_CR1_UE
//    <name> UE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4000440C) USART enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.13..13> UE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_CR1_M  ------------------------------------
// SVD Line: 8797

//  <item> SFDITEM_FIELD__USART2_CR1_M
//    <name> M </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4000440C) Word length </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.12..12> M
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR1_WAKE  ----------------------------------
// SVD Line: 8803

//  <item> SFDITEM_FIELD__USART2_CR1_WAKE
//    <name> WAKE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000440C) Wakeup method </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.11..11> WAKE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR1_PCE  -----------------------------------
// SVD Line: 8809

//  <item> SFDITEM_FIELD__USART2_CR1_PCE
//    <name> PCE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000440C) Parity control enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.10..10> PCE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_CR1_PS  -----------------------------------
// SVD Line: 8815

//  <item> SFDITEM_FIELD__USART2_CR1_PS
//    <name> PS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000440C) Parity selection </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.9..9> PS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR1_PEIE  ----------------------------------
// SVD Line: 8821

//  <item> SFDITEM_FIELD__USART2_CR1_PEIE
//    <name> PEIE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000440C) PE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.8..8> PEIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR1_TXEIE  ----------------------------------
// SVD Line: 8827

//  <item> SFDITEM_FIELD__USART2_CR1_TXEIE
//    <name> TXEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000440C) TXE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.7..7> TXEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR1_TCIE  ----------------------------------
// SVD Line: 8833

//  <item> SFDITEM_FIELD__USART2_CR1_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000440C) Transmission complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.6..6> TCIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR1_RXNEIE  ---------------------------------
// SVD Line: 8840

//  <item> SFDITEM_FIELD__USART2_CR1_RXNEIE
//    <name> RXNEIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000440C) RXNE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.5..5> RXNEIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR1_IDLEIE  ---------------------------------
// SVD Line: 8846

//  <item> SFDITEM_FIELD__USART2_CR1_IDLEIE
//    <name> IDLEIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000440C) IDLE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.4..4> IDLEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_CR1_TE  -----------------------------------
// SVD Line: 8852

//  <item> SFDITEM_FIELD__USART2_CR1_TE
//    <name> TE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000440C) Transmitter enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.3..3> TE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_CR1_RE  -----------------------------------
// SVD Line: 8858

//  <item> SFDITEM_FIELD__USART2_CR1_RE
//    <name> RE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000440C) Receiver enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.2..2> RE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR1_RWU  -----------------------------------
// SVD Line: 8864

//  <item> SFDITEM_FIELD__USART2_CR1_RWU
//    <name> RWU </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000440C) Receiver wakeup </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.1..1> RWU
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR1_SBK  -----------------------------------
// SVD Line: 8870

//  <item> SFDITEM_FIELD__USART2_CR1_SBK
//    <name> SBK </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000440C) Send break </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.0..0> SBK
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART2_CR1  -----------------------------------
// SVD Line: 8776

//  <rtree> SFDITEM_REG__USART2_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000440C) Control register 1 </i>
//    <loc> ( (unsigned int)((USART2_CR1 >> 0) & 0xFFFFFFFF), ((USART2_CR1 = (USART2_CR1 & ~(0xBFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xBFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART2_CR1_OVER8 </item>
//    <item> SFDITEM_FIELD__USART2_CR1_UE </item>
//    <item> SFDITEM_FIELD__USART2_CR1_M </item>
//    <item> SFDITEM_FIELD__USART2_CR1_WAKE </item>
//    <item> SFDITEM_FIELD__USART2_CR1_PCE </item>
//    <item> SFDITEM_FIELD__USART2_CR1_PS </item>
//    <item> SFDITEM_FIELD__USART2_CR1_PEIE </item>
//    <item> SFDITEM_FIELD__USART2_CR1_TXEIE </item>
//    <item> SFDITEM_FIELD__USART2_CR1_TCIE </item>
//    <item> SFDITEM_FIELD__USART2_CR1_RXNEIE </item>
//    <item> SFDITEM_FIELD__USART2_CR1_IDLEIE </item>
//    <item> SFDITEM_FIELD__USART2_CR1_TE </item>
//    <item> SFDITEM_FIELD__USART2_CR1_RE </item>
//    <item> SFDITEM_FIELD__USART2_CR1_RWU </item>
//    <item> SFDITEM_FIELD__USART2_CR1_SBK </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART2_CR2  -------------------------------
// SVD Line: 8878

unsigned int USART2_CR2 __AT (0x40004410);



// ------------------------------  Field Item: USART2_CR2_LINEN  ----------------------------------
// SVD Line: 8887

//  <item> SFDITEM_FIELD__USART2_CR2_LINEN
//    <name> LINEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40004410) LIN mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR2 ) </loc>
//      <o.14..14> LINEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR2_STOP  ----------------------------------
// SVD Line: 8893

//  <item> SFDITEM_FIELD__USART2_CR2_STOP
//    <name> STOP </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40004410) STOP bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART2_CR2 >> 12) & 0x3), ((USART2_CR2 = (USART2_CR2 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR2_CLKEN  ----------------------------------
// SVD Line: 8899

//  <item> SFDITEM_FIELD__USART2_CR2_CLKEN
//    <name> CLKEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40004410) Clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR2 ) </loc>
//      <o.11..11> CLKEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR2_CPOL  ----------------------------------
// SVD Line: 8905

//  <item> SFDITEM_FIELD__USART2_CR2_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40004410) Clock polarity </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR2 ) </loc>
//      <o.10..10> CPOL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR2_CPHA  ----------------------------------
// SVD Line: 8911

//  <item> SFDITEM_FIELD__USART2_CR2_CPHA
//    <name> CPHA </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40004410) Clock phase </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR2 ) </loc>
//      <o.9..9> CPHA
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR2_LBCL  ----------------------------------
// SVD Line: 8917

//  <item> SFDITEM_FIELD__USART2_CR2_LBCL
//    <name> LBCL </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40004410) Last bit clock pulse </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR2 ) </loc>
//      <o.8..8> LBCL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR2_LBDIE  ----------------------------------
// SVD Line: 8923

//  <item> SFDITEM_FIELD__USART2_CR2_LBDIE
//    <name> LBDIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004410) LIN break detection interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR2 ) </loc>
//      <o.6..6> LBDIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR2_LBDL  ----------------------------------
// SVD Line: 8930

//  <item> SFDITEM_FIELD__USART2_CR2_LBDL
//    <name> LBDL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40004410) lin break detection length </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR2 ) </loc>
//      <o.5..5> LBDL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR2_ADD  -----------------------------------
// SVD Line: 8936

//  <item> SFDITEM_FIELD__USART2_CR2_ADD
//    <name> ADD </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40004410) Address of the USART node </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART2_CR2 >> 0) & 0xF), ((USART2_CR2 = (USART2_CR2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART2_CR2  -----------------------------------
// SVD Line: 8878

//  <rtree> SFDITEM_REG__USART2_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004410) Control register 2 </i>
//    <loc> ( (unsigned int)((USART2_CR2 >> 0) & 0xFFFFFFFF), ((USART2_CR2 = (USART2_CR2 & ~(0x7F6FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F6F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART2_CR2_LINEN </item>
//    <item> SFDITEM_FIELD__USART2_CR2_STOP </item>
//    <item> SFDITEM_FIELD__USART2_CR2_CLKEN </item>
//    <item> SFDITEM_FIELD__USART2_CR2_CPOL </item>
//    <item> SFDITEM_FIELD__USART2_CR2_CPHA </item>
//    <item> SFDITEM_FIELD__USART2_CR2_LBCL </item>
//    <item> SFDITEM_FIELD__USART2_CR2_LBDIE </item>
//    <item> SFDITEM_FIELD__USART2_CR2_LBDL </item>
//    <item> SFDITEM_FIELD__USART2_CR2_ADD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART2_CR3  -------------------------------
// SVD Line: 8944

unsigned int USART2_CR3 __AT (0x40004414);



// ------------------------------  Field Item: USART2_CR3_ONEBIT  ---------------------------------
// SVD Line: 8953

//  <item> SFDITEM_FIELD__USART2_CR3_ONEBIT
//    <name> ONEBIT </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40004414) One sample bit method  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.11..11> ONEBIT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR3_CTSIE  ----------------------------------
// SVD Line: 8960

//  <item> SFDITEM_FIELD__USART2_CR3_CTSIE
//    <name> CTSIE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40004414) CTS interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.10..10> CTSIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR3_CTSE  ----------------------------------
// SVD Line: 8966

//  <item> SFDITEM_FIELD__USART2_CR3_CTSE
//    <name> CTSE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40004414) CTS enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.9..9> CTSE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR3_RTSE  ----------------------------------
// SVD Line: 8972

//  <item> SFDITEM_FIELD__USART2_CR3_RTSE
//    <name> RTSE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40004414) RTS enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.8..8> RTSE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR3_DMAT  ----------------------------------
// SVD Line: 8978

//  <item> SFDITEM_FIELD__USART2_CR3_DMAT
//    <name> DMAT </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40004414) DMA enable transmitter </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.7..7> DMAT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR3_DMAR  ----------------------------------
// SVD Line: 8984

//  <item> SFDITEM_FIELD__USART2_CR3_DMAR
//    <name> DMAR </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004414) DMA enable receiver </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.6..6> DMAR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR3_SCEN  ----------------------------------
// SVD Line: 8990

//  <item> SFDITEM_FIELD__USART2_CR3_SCEN
//    <name> SCEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40004414) Smartcard mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.5..5> SCEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR3_NACK  ----------------------------------
// SVD Line: 8996

//  <item> SFDITEM_FIELD__USART2_CR3_NACK
//    <name> NACK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004414) Smartcard NACK enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.4..4> NACK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR3_HDSEL  ----------------------------------
// SVD Line: 9002

//  <item> SFDITEM_FIELD__USART2_CR3_HDSEL
//    <name> HDSEL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004414) Half-duplex selection </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.3..3> HDSEL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR3_IRLP  ----------------------------------
// SVD Line: 9008

//  <item> SFDITEM_FIELD__USART2_CR3_IRLP
//    <name> IRLP </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40004414) IrDA low-power </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.2..2> IRLP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR3_IREN  ----------------------------------
// SVD Line: 9014

//  <item> SFDITEM_FIELD__USART2_CR3_IREN
//    <name> IREN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40004414) IrDA mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.1..1> IREN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR3_EIE  -----------------------------------
// SVD Line: 9020

//  <item> SFDITEM_FIELD__USART2_CR3_EIE
//    <name> EIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004414) Error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.0..0> EIE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART2_CR3  -----------------------------------
// SVD Line: 8944

//  <rtree> SFDITEM_REG__USART2_CR3
//    <name> CR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004414) Control register 3 </i>
//    <loc> ( (unsigned int)((USART2_CR3 >> 0) & 0xFFFFFFFF), ((USART2_CR3 = (USART2_CR3 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART2_CR3_ONEBIT </item>
//    <item> SFDITEM_FIELD__USART2_CR3_CTSIE </item>
//    <item> SFDITEM_FIELD__USART2_CR3_CTSE </item>
//    <item> SFDITEM_FIELD__USART2_CR3_RTSE </item>
//    <item> SFDITEM_FIELD__USART2_CR3_DMAT </item>
//    <item> SFDITEM_FIELD__USART2_CR3_DMAR </item>
//    <item> SFDITEM_FIELD__USART2_CR3_SCEN </item>
//    <item> SFDITEM_FIELD__USART2_CR3_NACK </item>
//    <item> SFDITEM_FIELD__USART2_CR3_HDSEL </item>
//    <item> SFDITEM_FIELD__USART2_CR3_IRLP </item>
//    <item> SFDITEM_FIELD__USART2_CR3_IREN </item>
//    <item> SFDITEM_FIELD__USART2_CR3_EIE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART2_GTPR  -------------------------------
// SVD Line: 9028

unsigned int USART2_GTPR __AT (0x40004418);



// -------------------------------  Field Item: USART2_GTPR_GT  -----------------------------------
// SVD Line: 9038

//  <item> SFDITEM_FIELD__USART2_GTPR_GT
//    <name> GT </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40004418) Guard time value </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART2_GTPR >> 8) & 0xFF), ((USART2_GTPR = (USART2_GTPR & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: USART2_GTPR_PSC  ----------------------------------
// SVD Line: 9044

//  <item> SFDITEM_FIELD__USART2_GTPR_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40004418) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART2_GTPR >> 0) & 0xFF), ((USART2_GTPR = (USART2_GTPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART2_GTPR  ----------------------------------
// SVD Line: 9028

//  <rtree> SFDITEM_REG__USART2_GTPR
//    <name> GTPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004418) Guard time and prescaler  register </i>
//    <loc> ( (unsigned int)((USART2_GTPR >> 0) & 0xFFFFFFFF), ((USART2_GTPR = (USART2_GTPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART2_GTPR_GT </item>
//    <item> SFDITEM_FIELD__USART2_GTPR_PSC </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: USART2  ------------------------------------
// SVD Line: 9054

//  <view> USART2
//    <name> USART2 </name>
//    <item> SFDITEM_REG__USART2_SR </item>
//    <item> SFDITEM_REG__USART2_DR </item>
//    <item> SFDITEM_REG__USART2_BRR </item>
//    <item> SFDITEM_REG__USART2_CR1 </item>
//    <item> SFDITEM_REG__USART2_CR2 </item>
//    <item> SFDITEM_REG__USART2_CR3 </item>
//    <item> SFDITEM_REG__USART2_GTPR </item>
//  </view>
//  


// ----------------------------  Register Item Address: USART6_SR  --------------------------------
// SVD Line: 8654

unsigned int USART6_SR __AT (0x40011400);



// --------------------------------  Field Item: USART6_SR_CTS  -----------------------------------
// SVD Line: 8662

//  <item> SFDITEM_FIELD__USART6_SR_CTS
//    <name> CTS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40011400) CTS flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_SR ) </loc>
//      <o.9..9> CTS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART6_SR_LBD  -----------------------------------
// SVD Line: 8669

//  <item> SFDITEM_FIELD__USART6_SR_LBD
//    <name> LBD </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40011400) LIN break detection flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_SR ) </loc>
//      <o.8..8> LBD
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART6_SR_TXE  -----------------------------------
// SVD Line: 8676

//  <item> SFDITEM_FIELD__USART6_SR_TXE
//    <name> TXE </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40011400) Transmit data register  empty </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_SR ) </loc>
//      <o.7..7> TXE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART6_SR_TC  ------------------------------------
// SVD Line: 8684

//  <item> SFDITEM_FIELD__USART6_SR_TC
//    <name> TC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40011400) Transmission complete </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_SR ) </loc>
//      <o.6..6> TC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_SR_RXNE  -----------------------------------
// SVD Line: 8691

//  <item> SFDITEM_FIELD__USART6_SR_RXNE
//    <name> RXNE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40011400) Read data register not  empty </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_SR ) </loc>
//      <o.5..5> RXNE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_SR_IDLE  -----------------------------------
// SVD Line: 8699

//  <item> SFDITEM_FIELD__USART6_SR_IDLE
//    <name> IDLE </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40011400) IDLE line detected </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_SR ) </loc>
//      <o.4..4> IDLE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART6_SR_ORE  -----------------------------------
// SVD Line: 8706

//  <item> SFDITEM_FIELD__USART6_SR_ORE
//    <name> ORE </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40011400) Overrun error </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_SR ) </loc>
//      <o.3..3> ORE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART6_SR_NF  ------------------------------------
// SVD Line: 8713

//  <item> SFDITEM_FIELD__USART6_SR_NF
//    <name> NF </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40011400) Noise detected flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_SR ) </loc>
//      <o.2..2> NF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART6_SR_FE  ------------------------------------
// SVD Line: 8720

//  <item> SFDITEM_FIELD__USART6_SR_FE
//    <name> FE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40011400) Framing error </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_SR ) </loc>
//      <o.1..1> FE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART6_SR_PE  ------------------------------------
// SVD Line: 8727

//  <item> SFDITEM_FIELD__USART6_SR_PE
//    <name> PE </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40011400) Parity error </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_SR ) </loc>
//      <o.0..0> PE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: USART6_SR  -----------------------------------
// SVD Line: 8654

//  <rtree> SFDITEM_REG__USART6_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011400) Status register </i>
//    <loc> ( (unsigned int)((USART6_SR >> 0) & 0xFFFFFFFF), ((USART6_SR = (USART6_SR & ~(0x360UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x360) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART6_SR_CTS </item>
//    <item> SFDITEM_FIELD__USART6_SR_LBD </item>
//    <item> SFDITEM_FIELD__USART6_SR_TXE </item>
//    <item> SFDITEM_FIELD__USART6_SR_TC </item>
//    <item> SFDITEM_FIELD__USART6_SR_RXNE </item>
//    <item> SFDITEM_FIELD__USART6_SR_IDLE </item>
//    <item> SFDITEM_FIELD__USART6_SR_ORE </item>
//    <item> SFDITEM_FIELD__USART6_SR_NF </item>
//    <item> SFDITEM_FIELD__USART6_SR_FE </item>
//    <item> SFDITEM_FIELD__USART6_SR_PE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART6_DR  --------------------------------
// SVD Line: 8736

unsigned int USART6_DR __AT (0x40011404);



// --------------------------------  Field Item: USART6_DR_DR  ------------------------------------
// SVD Line: 8745

//  <item> SFDITEM_FIELD__USART6_DR_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x40011404) Data value </i>
//    <edit> 
//      <loc> ( (unsigned short)((USART6_DR >> 0) & 0x1FF), ((USART6_DR = (USART6_DR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: USART6_DR  -----------------------------------
// SVD Line: 8736

//  <rtree> SFDITEM_REG__USART6_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011404) Data register </i>
//    <loc> ( (unsigned int)((USART6_DR >> 0) & 0xFFFFFFFF), ((USART6_DR = (USART6_DR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART6_DR_DR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART6_BRR  -------------------------------
// SVD Line: 8753

unsigned int USART6_BRR __AT (0x40011408);



// ---------------------------  Field Item: USART6_BRR_DIV_Mantissa  ------------------------------
// SVD Line: 8762

//  <item> SFDITEM_FIELD__USART6_BRR_DIV_Mantissa
//    <name> DIV_Mantissa </name>
//    <rw> 
//    <i> [Bits 15..4] RW (@ 0x40011408) mantissa of USARTDIV </i>
//    <edit> 
//      <loc> ( (unsigned short)((USART6_BRR >> 4) & 0xFFF), ((USART6_BRR = (USART6_BRR & ~(0xFFFUL << 4 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: USART6_BRR_DIV_Fraction  ------------------------------
// SVD Line: 8768

//  <item> SFDITEM_FIELD__USART6_BRR_DIV_Fraction
//    <name> DIV_Fraction </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40011408) fraction of USARTDIV </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART6_BRR >> 0) & 0xF), ((USART6_BRR = (USART6_BRR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART6_BRR  -----------------------------------
// SVD Line: 8753

//  <rtree> SFDITEM_REG__USART6_BRR
//    <name> BRR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011408) Baud rate register </i>
//    <loc> ( (unsigned int)((USART6_BRR >> 0) & 0xFFFFFFFF), ((USART6_BRR = (USART6_BRR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART6_BRR_DIV_Mantissa </item>
//    <item> SFDITEM_FIELD__USART6_BRR_DIV_Fraction </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART6_CR1  -------------------------------
// SVD Line: 8776

unsigned int USART6_CR1 __AT (0x4001140C);



// ------------------------------  Field Item: USART6_CR1_OVER8  ----------------------------------
// SVD Line: 8785

//  <item> SFDITEM_FIELD__USART6_CR1_OVER8
//    <name> OVER8 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4001140C) Oversampling mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR1 ) </loc>
//      <o.15..15> OVER8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART6_CR1_UE  -----------------------------------
// SVD Line: 8791

//  <item> SFDITEM_FIELD__USART6_CR1_UE
//    <name> UE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4001140C) USART enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR1 ) </loc>
//      <o.13..13> UE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART6_CR1_M  ------------------------------------
// SVD Line: 8797

//  <item> SFDITEM_FIELD__USART6_CR1_M
//    <name> M </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4001140C) Word length </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR1 ) </loc>
//      <o.12..12> M
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR1_WAKE  ----------------------------------
// SVD Line: 8803

//  <item> SFDITEM_FIELD__USART6_CR1_WAKE
//    <name> WAKE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4001140C) Wakeup method </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR1 ) </loc>
//      <o.11..11> WAKE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR1_PCE  -----------------------------------
// SVD Line: 8809

//  <item> SFDITEM_FIELD__USART6_CR1_PCE
//    <name> PCE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4001140C) Parity control enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR1 ) </loc>
//      <o.10..10> PCE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART6_CR1_PS  -----------------------------------
// SVD Line: 8815

//  <item> SFDITEM_FIELD__USART6_CR1_PS
//    <name> PS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4001140C) Parity selection </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR1 ) </loc>
//      <o.9..9> PS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR1_PEIE  ----------------------------------
// SVD Line: 8821

//  <item> SFDITEM_FIELD__USART6_CR1_PEIE
//    <name> PEIE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4001140C) PE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR1 ) </loc>
//      <o.8..8> PEIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART6_CR1_TXEIE  ----------------------------------
// SVD Line: 8827

//  <item> SFDITEM_FIELD__USART6_CR1_TXEIE
//    <name> TXEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4001140C) TXE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR1 ) </loc>
//      <o.7..7> TXEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR1_TCIE  ----------------------------------
// SVD Line: 8833

//  <item> SFDITEM_FIELD__USART6_CR1_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4001140C) Transmission complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR1 ) </loc>
//      <o.6..6> TCIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART6_CR1_RXNEIE  ---------------------------------
// SVD Line: 8840

//  <item> SFDITEM_FIELD__USART6_CR1_RXNEIE
//    <name> RXNEIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4001140C) RXNE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR1 ) </loc>
//      <o.5..5> RXNEIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART6_CR1_IDLEIE  ---------------------------------
// SVD Line: 8846

//  <item> SFDITEM_FIELD__USART6_CR1_IDLEIE
//    <name> IDLEIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4001140C) IDLE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR1 ) </loc>
//      <o.4..4> IDLEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART6_CR1_TE  -----------------------------------
// SVD Line: 8852

//  <item> SFDITEM_FIELD__USART6_CR1_TE
//    <name> TE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001140C) Transmitter enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR1 ) </loc>
//      <o.3..3> TE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART6_CR1_RE  -----------------------------------
// SVD Line: 8858

//  <item> SFDITEM_FIELD__USART6_CR1_RE
//    <name> RE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4001140C) Receiver enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR1 ) </loc>
//      <o.2..2> RE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR1_RWU  -----------------------------------
// SVD Line: 8864

//  <item> SFDITEM_FIELD__USART6_CR1_RWU
//    <name> RWU </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001140C) Receiver wakeup </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR1 ) </loc>
//      <o.1..1> RWU
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR1_SBK  -----------------------------------
// SVD Line: 8870

//  <item> SFDITEM_FIELD__USART6_CR1_SBK
//    <name> SBK </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001140C) Send break </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR1 ) </loc>
//      <o.0..0> SBK
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART6_CR1  -----------------------------------
// SVD Line: 8776

//  <rtree> SFDITEM_REG__USART6_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001140C) Control register 1 </i>
//    <loc> ( (unsigned int)((USART6_CR1 >> 0) & 0xFFFFFFFF), ((USART6_CR1 = (USART6_CR1 & ~(0xBFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xBFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART6_CR1_OVER8 </item>
//    <item> SFDITEM_FIELD__USART6_CR1_UE </item>
//    <item> SFDITEM_FIELD__USART6_CR1_M </item>
//    <item> SFDITEM_FIELD__USART6_CR1_WAKE </item>
//    <item> SFDITEM_FIELD__USART6_CR1_PCE </item>
//    <item> SFDITEM_FIELD__USART6_CR1_PS </item>
//    <item> SFDITEM_FIELD__USART6_CR1_PEIE </item>
//    <item> SFDITEM_FIELD__USART6_CR1_TXEIE </item>
//    <item> SFDITEM_FIELD__USART6_CR1_TCIE </item>
//    <item> SFDITEM_FIELD__USART6_CR1_RXNEIE </item>
//    <item> SFDITEM_FIELD__USART6_CR1_IDLEIE </item>
//    <item> SFDITEM_FIELD__USART6_CR1_TE </item>
//    <item> SFDITEM_FIELD__USART6_CR1_RE </item>
//    <item> SFDITEM_FIELD__USART6_CR1_RWU </item>
//    <item> SFDITEM_FIELD__USART6_CR1_SBK </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART6_CR2  -------------------------------
// SVD Line: 8878

unsigned int USART6_CR2 __AT (0x40011410);



// ------------------------------  Field Item: USART6_CR2_LINEN  ----------------------------------
// SVD Line: 8887

//  <item> SFDITEM_FIELD__USART6_CR2_LINEN
//    <name> LINEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40011410) LIN mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR2 ) </loc>
//      <o.14..14> LINEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR2_STOP  ----------------------------------
// SVD Line: 8893

//  <item> SFDITEM_FIELD__USART6_CR2_STOP
//    <name> STOP </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40011410) STOP bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART6_CR2 >> 12) & 0x3), ((USART6_CR2 = (USART6_CR2 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USART6_CR2_CLKEN  ----------------------------------
// SVD Line: 8899

//  <item> SFDITEM_FIELD__USART6_CR2_CLKEN
//    <name> CLKEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40011410) Clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR2 ) </loc>
//      <o.11..11> CLKEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR2_CPOL  ----------------------------------
// SVD Line: 8905

//  <item> SFDITEM_FIELD__USART6_CR2_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40011410) Clock polarity </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR2 ) </loc>
//      <o.10..10> CPOL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR2_CPHA  ----------------------------------
// SVD Line: 8911

//  <item> SFDITEM_FIELD__USART6_CR2_CPHA
//    <name> CPHA </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40011410) Clock phase </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR2 ) </loc>
//      <o.9..9> CPHA
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR2_LBCL  ----------------------------------
// SVD Line: 8917

//  <item> SFDITEM_FIELD__USART6_CR2_LBCL
//    <name> LBCL </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40011410) Last bit clock pulse </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR2 ) </loc>
//      <o.8..8> LBCL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART6_CR2_LBDIE  ----------------------------------
// SVD Line: 8923

//  <item> SFDITEM_FIELD__USART6_CR2_LBDIE
//    <name> LBDIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40011410) LIN break detection interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR2 ) </loc>
//      <o.6..6> LBDIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR2_LBDL  ----------------------------------
// SVD Line: 8930

//  <item> SFDITEM_FIELD__USART6_CR2_LBDL
//    <name> LBDL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40011410) lin break detection length </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR2 ) </loc>
//      <o.5..5> LBDL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR2_ADD  -----------------------------------
// SVD Line: 8936

//  <item> SFDITEM_FIELD__USART6_CR2_ADD
//    <name> ADD </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40011410) Address of the USART node </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART6_CR2 >> 0) & 0xF), ((USART6_CR2 = (USART6_CR2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART6_CR2  -----------------------------------
// SVD Line: 8878

//  <rtree> SFDITEM_REG__USART6_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011410) Control register 2 </i>
//    <loc> ( (unsigned int)((USART6_CR2 >> 0) & 0xFFFFFFFF), ((USART6_CR2 = (USART6_CR2 & ~(0x7F6FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F6F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART6_CR2_LINEN </item>
//    <item> SFDITEM_FIELD__USART6_CR2_STOP </item>
//    <item> SFDITEM_FIELD__USART6_CR2_CLKEN </item>
//    <item> SFDITEM_FIELD__USART6_CR2_CPOL </item>
//    <item> SFDITEM_FIELD__USART6_CR2_CPHA </item>
//    <item> SFDITEM_FIELD__USART6_CR2_LBCL </item>
//    <item> SFDITEM_FIELD__USART6_CR2_LBDIE </item>
//    <item> SFDITEM_FIELD__USART6_CR2_LBDL </item>
//    <item> SFDITEM_FIELD__USART6_CR2_ADD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART6_CR3  -------------------------------
// SVD Line: 8944

unsigned int USART6_CR3 __AT (0x40011414);



// ------------------------------  Field Item: USART6_CR3_ONEBIT  ---------------------------------
// SVD Line: 8953

//  <item> SFDITEM_FIELD__USART6_CR3_ONEBIT
//    <name> ONEBIT </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40011414) One sample bit method  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR3 ) </loc>
//      <o.11..11> ONEBIT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART6_CR3_CTSIE  ----------------------------------
// SVD Line: 8960

//  <item> SFDITEM_FIELD__USART6_CR3_CTSIE
//    <name> CTSIE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40011414) CTS interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR3 ) </loc>
//      <o.10..10> CTSIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR3_CTSE  ----------------------------------
// SVD Line: 8966

//  <item> SFDITEM_FIELD__USART6_CR3_CTSE
//    <name> CTSE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40011414) CTS enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR3 ) </loc>
//      <o.9..9> CTSE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR3_RTSE  ----------------------------------
// SVD Line: 8972

//  <item> SFDITEM_FIELD__USART6_CR3_RTSE
//    <name> RTSE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40011414) RTS enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR3 ) </loc>
//      <o.8..8> RTSE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR3_DMAT  ----------------------------------
// SVD Line: 8978

//  <item> SFDITEM_FIELD__USART6_CR3_DMAT
//    <name> DMAT </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40011414) DMA enable transmitter </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR3 ) </loc>
//      <o.7..7> DMAT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR3_DMAR  ----------------------------------
// SVD Line: 8984

//  <item> SFDITEM_FIELD__USART6_CR3_DMAR
//    <name> DMAR </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40011414) DMA enable receiver </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR3 ) </loc>
//      <o.6..6> DMAR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR3_SCEN  ----------------------------------
// SVD Line: 8990

//  <item> SFDITEM_FIELD__USART6_CR3_SCEN
//    <name> SCEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40011414) Smartcard mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR3 ) </loc>
//      <o.5..5> SCEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR3_NACK  ----------------------------------
// SVD Line: 8996

//  <item> SFDITEM_FIELD__USART6_CR3_NACK
//    <name> NACK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40011414) Smartcard NACK enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR3 ) </loc>
//      <o.4..4> NACK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART6_CR3_HDSEL  ----------------------------------
// SVD Line: 9002

//  <item> SFDITEM_FIELD__USART6_CR3_HDSEL
//    <name> HDSEL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40011414) Half-duplex selection </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR3 ) </loc>
//      <o.3..3> HDSEL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR3_IRLP  ----------------------------------
// SVD Line: 9008

//  <item> SFDITEM_FIELD__USART6_CR3_IRLP
//    <name> IRLP </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40011414) IrDA low-power </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR3 ) </loc>
//      <o.2..2> IRLP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR3_IREN  ----------------------------------
// SVD Line: 9014

//  <item> SFDITEM_FIELD__USART6_CR3_IREN
//    <name> IREN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40011414) IrDA mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR3 ) </loc>
//      <o.1..1> IREN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR3_EIE  -----------------------------------
// SVD Line: 9020

//  <item> SFDITEM_FIELD__USART6_CR3_EIE
//    <name> EIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40011414) Error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR3 ) </loc>
//      <o.0..0> EIE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART6_CR3  -----------------------------------
// SVD Line: 8944

//  <rtree> SFDITEM_REG__USART6_CR3
//    <name> CR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011414) Control register 3 </i>
//    <loc> ( (unsigned int)((USART6_CR3 >> 0) & 0xFFFFFFFF), ((USART6_CR3 = (USART6_CR3 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART6_CR3_ONEBIT </item>
//    <item> SFDITEM_FIELD__USART6_CR3_CTSIE </item>
//    <item> SFDITEM_FIELD__USART6_CR3_CTSE </item>
//    <item> SFDITEM_FIELD__USART6_CR3_RTSE </item>
//    <item> SFDITEM_FIELD__USART6_CR3_DMAT </item>
//    <item> SFDITEM_FIELD__USART6_CR3_DMAR </item>
//    <item> SFDITEM_FIELD__USART6_CR3_SCEN </item>
//    <item> SFDITEM_FIELD__USART6_CR3_NACK </item>
//    <item> SFDITEM_FIELD__USART6_CR3_HDSEL </item>
//    <item> SFDITEM_FIELD__USART6_CR3_IRLP </item>
//    <item> SFDITEM_FIELD__USART6_CR3_IREN </item>
//    <item> SFDITEM_FIELD__USART6_CR3_EIE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART6_GTPR  -------------------------------
// SVD Line: 9028

unsigned int USART6_GTPR __AT (0x40011418);



// -------------------------------  Field Item: USART6_GTPR_GT  -----------------------------------
// SVD Line: 9038

//  <item> SFDITEM_FIELD__USART6_GTPR_GT
//    <name> GT </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40011418) Guard time value </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART6_GTPR >> 8) & 0xFF), ((USART6_GTPR = (USART6_GTPR & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: USART6_GTPR_PSC  ----------------------------------
// SVD Line: 9044

//  <item> SFDITEM_FIELD__USART6_GTPR_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40011418) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART6_GTPR >> 0) & 0xFF), ((USART6_GTPR = (USART6_GTPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART6_GTPR  ----------------------------------
// SVD Line: 9028

//  <rtree> SFDITEM_REG__USART6_GTPR
//    <name> GTPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011418) Guard time and prescaler  register </i>
//    <loc> ( (unsigned int)((USART6_GTPR >> 0) & 0xFFFFFFFF), ((USART6_GTPR = (USART6_GTPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART6_GTPR_GT </item>
//    <item> SFDITEM_FIELD__USART6_GTPR_PSC </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: USART6  ------------------------------------
// SVD Line: 9058

//  <view> USART6
//    <name> USART6 </name>
//    <item> SFDITEM_REG__USART6_SR </item>
//    <item> SFDITEM_REG__USART6_DR </item>
//    <item> SFDITEM_REG__USART6_BRR </item>
//    <item> SFDITEM_REG__USART6_CR1 </item>
//    <item> SFDITEM_REG__USART6_CR2 </item>
//    <item> SFDITEM_REG__USART6_CR3 </item>
//    <item> SFDITEM_REG__USART6_GTPR </item>
//  </view>
//  


// -----------------------------  Register Item Address: WWDG_CR  ---------------------------------
// SVD Line: 9073

unsigned int WWDG_CR __AT (0x40002C00);



// --------------------------------  Field Item: WWDG_CR_WDGA  ------------------------------------
// SVD Line: 9082

//  <item> SFDITEM_FIELD__WWDG_CR_WDGA
//    <name> WDGA </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40002C00) Activation bit </i>
//    <check> 
//      <loc> ( (unsigned int) WWDG_CR ) </loc>
//      <o.7..7> WDGA
//    </check>
//  </item>
//  


// ----------------------------------  Field Item: WWDG_CR_T  -------------------------------------
// SVD Line: 9088

//  <item> SFDITEM_FIELD__WWDG_CR_T
//    <name> T </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40002C00) 7-bit counter (MSB to LSB) </i>
//    <edit> 
//      <loc> ( (unsigned char)((WWDG_CR >> 0) & 0x7F), ((WWDG_CR = (WWDG_CR & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: WWDG_CR  ------------------------------------
// SVD Line: 9073

//  <rtree> SFDITEM_REG__WWDG_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002C00) Control register </i>
//    <loc> ( (unsigned int)((WWDG_CR >> 0) & 0xFFFFFFFF), ((WWDG_CR = (WWDG_CR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WWDG_CR_WDGA </item>
//    <item> SFDITEM_FIELD__WWDG_CR_T </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: WWDG_CFR  --------------------------------
// SVD Line: 9096

unsigned int WWDG_CFR __AT (0x40002C04);



// --------------------------------  Field Item: WWDG_CFR_EWI  ------------------------------------
// SVD Line: 9105

//  <item> SFDITEM_FIELD__WWDG_CFR_EWI
//    <name> EWI </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40002C04) Early wakeup interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) WWDG_CFR ) </loc>
//      <o.9..9> EWI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: WWDG_CFR_WDGTB1  ----------------------------------
// SVD Line: 9111

//  <item> SFDITEM_FIELD__WWDG_CFR_WDGTB1
//    <name> WDGTB1 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40002C04) Timer base </i>
//    <check> 
//      <loc> ( (unsigned int) WWDG_CFR ) </loc>
//      <o.8..8> WDGTB1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: WWDG_CFR_WDGTB0  ----------------------------------
// SVD Line: 9117

//  <item> SFDITEM_FIELD__WWDG_CFR_WDGTB0
//    <name> WDGTB0 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40002C04) Timer base </i>
//    <check> 
//      <loc> ( (unsigned int) WWDG_CFR ) </loc>
//      <o.7..7> WDGTB0
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: WWDG_CFR_W  -------------------------------------
// SVD Line: 9123

//  <item> SFDITEM_FIELD__WWDG_CFR_W
//    <name> W </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40002C04) 7-bit window value </i>
//    <edit> 
//      <loc> ( (unsigned char)((WWDG_CFR >> 0) & 0x7F), ((WWDG_CFR = (WWDG_CFR & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: WWDG_CFR  ------------------------------------
// SVD Line: 9096

//  <rtree> SFDITEM_REG__WWDG_CFR
//    <name> CFR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002C04) Configuration register </i>
//    <loc> ( (unsigned int)((WWDG_CFR >> 0) & 0xFFFFFFFF), ((WWDG_CFR = (WWDG_CFR & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WWDG_CFR_EWI </item>
//    <item> SFDITEM_FIELD__WWDG_CFR_WDGTB1 </item>
//    <item> SFDITEM_FIELD__WWDG_CFR_WDGTB0 </item>
//    <item> SFDITEM_FIELD__WWDG_CFR_W </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: WWDG_SR  ---------------------------------
// SVD Line: 9131

unsigned int WWDG_SR __AT (0x40002C08);



// --------------------------------  Field Item: WWDG_SR_EWIF  ------------------------------------
// SVD Line: 9140

//  <item> SFDITEM_FIELD__WWDG_SR_EWIF
//    <name> EWIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002C08) Early wakeup interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) WWDG_SR ) </loc>
//      <o.0..0> EWIF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: WWDG_SR  ------------------------------------
// SVD Line: 9131

//  <rtree> SFDITEM_REG__WWDG_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002C08) Status register </i>
//    <loc> ( (unsigned int)((WWDG_SR >> 0) & 0xFFFFFFFF), ((WWDG_SR = (WWDG_SR & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WWDG_SR_EWIF </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: WWDG  -------------------------------------
// SVD Line: 9062

//  <view> WWDG
//    <name> WWDG </name>
//    <item> SFDITEM_REG__WWDG_CR </item>
//    <item> SFDITEM_REG__WWDG_CFR </item>
//    <item> SFDITEM_REG__WWDG_SR </item>
//  </view>
//  


// ----------------------------  Register Item Address: DMA2_LISR  --------------------------------
// SVD Line: 9162

unsigned int DMA2_LISR __AT (0x40026400);



// -------------------------------  Field Item: DMA2_LISR_TCIF3  ----------------------------------
// SVD Line: 9171

//  <item> SFDITEM_FIELD__DMA2_LISR_TCIF3
//    <name> TCIF3 </name>
//    <r> 
//    <i> [Bit 27] RO (@ 0x40026400) Stream x transfer complete interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.27..27> TCIF3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_LISR_HTIF3  ----------------------------------
// SVD Line: 9178

//  <item> SFDITEM_FIELD__DMA2_LISR_HTIF3
//    <name> HTIF3 </name>
//    <r> 
//    <i> [Bit 26] RO (@ 0x40026400) Stream x half transfer interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.26..26> HTIF3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_LISR_TEIF3  ----------------------------------
// SVD Line: 9185

//  <item> SFDITEM_FIELD__DMA2_LISR_TEIF3
//    <name> TEIF3 </name>
//    <r> 
//    <i> [Bit 25] RO (@ 0x40026400) Stream x transfer error interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.25..25> TEIF3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LISR_DMEIF3  ----------------------------------
// SVD Line: 9192

//  <item> SFDITEM_FIELD__DMA2_LISR_DMEIF3
//    <name> DMEIF3 </name>
//    <r> 
//    <i> [Bit 24] RO (@ 0x40026400) Stream x direct mode error interrupt  flag (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.24..24> DMEIF3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_LISR_FEIF3  ----------------------------------
// SVD Line: 9199

//  <item> SFDITEM_FIELD__DMA2_LISR_FEIF3
//    <name> FEIF3 </name>
//    <r> 
//    <i> [Bit 22] RO (@ 0x40026400) Stream x FIFO error interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.22..22> FEIF3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_LISR_TCIF2  ----------------------------------
// SVD Line: 9206

//  <item> SFDITEM_FIELD__DMA2_LISR_TCIF2
//    <name> TCIF2 </name>
//    <r> 
//    <i> [Bit 21] RO (@ 0x40026400) Stream x transfer complete interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.21..21> TCIF2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_LISR_HTIF2  ----------------------------------
// SVD Line: 9213

//  <item> SFDITEM_FIELD__DMA2_LISR_HTIF2
//    <name> HTIF2 </name>
//    <r> 
//    <i> [Bit 20] RO (@ 0x40026400) Stream x half transfer interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.20..20> HTIF2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_LISR_TEIF2  ----------------------------------
// SVD Line: 9220

//  <item> SFDITEM_FIELD__DMA2_LISR_TEIF2
//    <name> TEIF2 </name>
//    <r> 
//    <i> [Bit 19] RO (@ 0x40026400) Stream x transfer error interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.19..19> TEIF2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LISR_DMEIF2  ----------------------------------
// SVD Line: 9227

//  <item> SFDITEM_FIELD__DMA2_LISR_DMEIF2
//    <name> DMEIF2 </name>
//    <r> 
//    <i> [Bit 18] RO (@ 0x40026400) Stream x direct mode error interrupt  flag (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.18..18> DMEIF2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_LISR_FEIF2  ----------------------------------
// SVD Line: 9234

//  <item> SFDITEM_FIELD__DMA2_LISR_FEIF2
//    <name> FEIF2 </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x40026400) Stream x FIFO error interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.16..16> FEIF2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_LISR_TCIF1  ----------------------------------
// SVD Line: 9241

//  <item> SFDITEM_FIELD__DMA2_LISR_TCIF1
//    <name> TCIF1 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40026400) Stream x transfer complete interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.11..11> TCIF1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_LISR_HTIF1  ----------------------------------
// SVD Line: 9248

//  <item> SFDITEM_FIELD__DMA2_LISR_HTIF1
//    <name> HTIF1 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40026400) Stream x half transfer interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.10..10> HTIF1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_LISR_TEIF1  ----------------------------------
// SVD Line: 9255

//  <item> SFDITEM_FIELD__DMA2_LISR_TEIF1
//    <name> TEIF1 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40026400) Stream x transfer error interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.9..9> TEIF1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LISR_DMEIF1  ----------------------------------
// SVD Line: 9262

//  <item> SFDITEM_FIELD__DMA2_LISR_DMEIF1
//    <name> DMEIF1 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40026400) Stream x direct mode error interrupt  flag (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.8..8> DMEIF1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_LISR_FEIF1  ----------------------------------
// SVD Line: 9269

//  <item> SFDITEM_FIELD__DMA2_LISR_FEIF1
//    <name> FEIF1 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40026400) Stream x FIFO error interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.6..6> FEIF1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_LISR_TCIF0  ----------------------------------
// SVD Line: 9276

//  <item> SFDITEM_FIELD__DMA2_LISR_TCIF0
//    <name> TCIF0 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40026400) Stream x transfer complete interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.5..5> TCIF0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_LISR_HTIF0  ----------------------------------
// SVD Line: 9283

//  <item> SFDITEM_FIELD__DMA2_LISR_HTIF0
//    <name> HTIF0 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40026400) Stream x half transfer interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.4..4> HTIF0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_LISR_TEIF0  ----------------------------------
// SVD Line: 9290

//  <item> SFDITEM_FIELD__DMA2_LISR_TEIF0
//    <name> TEIF0 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40026400) Stream x transfer error interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.3..3> TEIF0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LISR_DMEIF0  ----------------------------------
// SVD Line: 9297

//  <item> SFDITEM_FIELD__DMA2_LISR_DMEIF0
//    <name> DMEIF0 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40026400) Stream x direct mode error interrupt  flag (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.2..2> DMEIF0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_LISR_FEIF0  ----------------------------------
// SVD Line: 9304

//  <item> SFDITEM_FIELD__DMA2_LISR_FEIF0
//    <name> FEIF0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40026400) Stream x FIFO error interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.0..0> FEIF0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA2_LISR  -----------------------------------
// SVD Line: 9162

//  <rtree> SFDITEM_REG__DMA2_LISR
//    <name> LISR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40026400) low interrupt status register </i>
//    <loc> ( (unsigned int)((DMA2_LISR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__DMA2_LISR_TCIF3 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_HTIF3 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_TEIF3 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_DMEIF3 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_FEIF3 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_TCIF2 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_HTIF2 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_TEIF2 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_DMEIF2 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_FEIF2 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_TCIF1 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_HTIF1 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_TEIF1 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_DMEIF1 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_FEIF1 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_TCIF0 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_HTIF0 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_TEIF0 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_DMEIF0 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_FEIF0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_HISR  --------------------------------
// SVD Line: 9313

unsigned int DMA2_HISR __AT (0x40026404);



// -------------------------------  Field Item: DMA2_HISR_TCIF7  ----------------------------------
// SVD Line: 9322

//  <item> SFDITEM_FIELD__DMA2_HISR_TCIF7
//    <name> TCIF7 </name>
//    <r> 
//    <i> [Bit 27] RO (@ 0x40026404) Stream x transfer complete interrupt  flag (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.27..27> TCIF7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_HISR_HTIF7  ----------------------------------
// SVD Line: 9329

//  <item> SFDITEM_FIELD__DMA2_HISR_HTIF7
//    <name> HTIF7 </name>
//    <r> 
//    <i> [Bit 26] RO (@ 0x40026404) Stream x half transfer interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.26..26> HTIF7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_HISR_TEIF7  ----------------------------------
// SVD Line: 9336

//  <item> SFDITEM_FIELD__DMA2_HISR_TEIF7
//    <name> TEIF7 </name>
//    <r> 
//    <i> [Bit 25] RO (@ 0x40026404) Stream x transfer error interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.25..25> TEIF7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HISR_DMEIF7  ----------------------------------
// SVD Line: 9343

//  <item> SFDITEM_FIELD__DMA2_HISR_DMEIF7
//    <name> DMEIF7 </name>
//    <r> 
//    <i> [Bit 24] RO (@ 0x40026404) Stream x direct mode error interrupt  flag (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.24..24> DMEIF7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_HISR_FEIF7  ----------------------------------
// SVD Line: 9350

//  <item> SFDITEM_FIELD__DMA2_HISR_FEIF7
//    <name> FEIF7 </name>
//    <r> 
//    <i> [Bit 22] RO (@ 0x40026404) Stream x FIFO error interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.22..22> FEIF7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_HISR_TCIF6  ----------------------------------
// SVD Line: 9357

//  <item> SFDITEM_FIELD__DMA2_HISR_TCIF6
//    <name> TCIF6 </name>
//    <r> 
//    <i> [Bit 21] RO (@ 0x40026404) Stream x transfer complete interrupt  flag (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.21..21> TCIF6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_HISR_HTIF6  ----------------------------------
// SVD Line: 9364

//  <item> SFDITEM_FIELD__DMA2_HISR_HTIF6
//    <name> HTIF6 </name>
//    <r> 
//    <i> [Bit 20] RO (@ 0x40026404) Stream x half transfer interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.20..20> HTIF6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_HISR_TEIF6  ----------------------------------
// SVD Line: 9371

//  <item> SFDITEM_FIELD__DMA2_HISR_TEIF6
//    <name> TEIF6 </name>
//    <r> 
//    <i> [Bit 19] RO (@ 0x40026404) Stream x transfer error interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.19..19> TEIF6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HISR_DMEIF6  ----------------------------------
// SVD Line: 9378

//  <item> SFDITEM_FIELD__DMA2_HISR_DMEIF6
//    <name> DMEIF6 </name>
//    <r> 
//    <i> [Bit 18] RO (@ 0x40026404) Stream x direct mode error interrupt  flag (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.18..18> DMEIF6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_HISR_FEIF6  ----------------------------------
// SVD Line: 9385

//  <item> SFDITEM_FIELD__DMA2_HISR_FEIF6
//    <name> FEIF6 </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x40026404) Stream x FIFO error interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.16..16> FEIF6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_HISR_TCIF5  ----------------------------------
// SVD Line: 9392

//  <item> SFDITEM_FIELD__DMA2_HISR_TCIF5
//    <name> TCIF5 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40026404) Stream x transfer complete interrupt  flag (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.11..11> TCIF5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_HISR_HTIF5  ----------------------------------
// SVD Line: 9399

//  <item> SFDITEM_FIELD__DMA2_HISR_HTIF5
//    <name> HTIF5 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40026404) Stream x half transfer interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.10..10> HTIF5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_HISR_TEIF5  ----------------------------------
// SVD Line: 9406

//  <item> SFDITEM_FIELD__DMA2_HISR_TEIF5
//    <name> TEIF5 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40026404) Stream x transfer error interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.9..9> TEIF5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HISR_DMEIF5  ----------------------------------
// SVD Line: 9413

//  <item> SFDITEM_FIELD__DMA2_HISR_DMEIF5
//    <name> DMEIF5 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40026404) Stream x direct mode error interrupt  flag (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.8..8> DMEIF5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_HISR_FEIF5  ----------------------------------
// SVD Line: 9420

//  <item> SFDITEM_FIELD__DMA2_HISR_FEIF5
//    <name> FEIF5 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40026404) Stream x FIFO error interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.6..6> FEIF5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_HISR_TCIF4  ----------------------------------
// SVD Line: 9427

//  <item> SFDITEM_FIELD__DMA2_HISR_TCIF4
//    <name> TCIF4 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40026404) Stream x transfer complete interrupt  flag (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.5..5> TCIF4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_HISR_HTIF4  ----------------------------------
// SVD Line: 9434

//  <item> SFDITEM_FIELD__DMA2_HISR_HTIF4
//    <name> HTIF4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40026404) Stream x half transfer interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.4..4> HTIF4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_HISR_TEIF4  ----------------------------------
// SVD Line: 9441

//  <item> SFDITEM_FIELD__DMA2_HISR_TEIF4
//    <name> TEIF4 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40026404) Stream x transfer error interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.3..3> TEIF4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HISR_DMEIF4  ----------------------------------
// SVD Line: 9448

//  <item> SFDITEM_FIELD__DMA2_HISR_DMEIF4
//    <name> DMEIF4 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40026404) Stream x direct mode error interrupt  flag (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.2..2> DMEIF4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_HISR_FEIF4  ----------------------------------
// SVD Line: 9455

//  <item> SFDITEM_FIELD__DMA2_HISR_FEIF4
//    <name> FEIF4 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40026404) Stream x FIFO error interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.0..0> FEIF4
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA2_HISR  -----------------------------------
// SVD Line: 9313

//  <rtree> SFDITEM_REG__DMA2_HISR
//    <name> HISR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40026404) high interrupt status register </i>
//    <loc> ( (unsigned int)((DMA2_HISR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__DMA2_HISR_TCIF7 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_HTIF7 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_TEIF7 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_DMEIF7 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_FEIF7 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_TCIF6 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_HTIF6 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_TEIF6 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_DMEIF6 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_FEIF6 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_TCIF5 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_HTIF5 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_TEIF5 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_DMEIF5 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_FEIF5 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_TCIF4 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_HTIF4 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_TEIF4 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_DMEIF4 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_FEIF4 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_LIFCR  -------------------------------
// SVD Line: 9464

unsigned int DMA2_LIFCR __AT (0x40026408);



// ------------------------------  Field Item: DMA2_LIFCR_CTCIF3  ---------------------------------
// SVD Line: 9474

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CTCIF3
//    <name> CTCIF3 </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x40026408) Stream x clear transfer complete  interrupt flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.27..27> CTCIF3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LIFCR_CHTIF3  ---------------------------------
// SVD Line: 9481

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CHTIF3
//    <name> CHTIF3 </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x40026408) Stream x clear half transfer interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.26..26> CHTIF3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LIFCR_CTEIF3  ---------------------------------
// SVD Line: 9488

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CTEIF3
//    <name> CTEIF3 </name>
//    <w> 
//    <i> [Bit 25] WO (@ 0x40026408) Stream x clear transfer error interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.25..25> CTEIF3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA2_LIFCR_CDMEIF3  ---------------------------------
// SVD Line: 9495

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CDMEIF3
//    <name> CDMEIF3 </name>
//    <w> 
//    <i> [Bit 24] WO (@ 0x40026408) Stream x clear direct mode error  interrupt flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.24..24> CDMEIF3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LIFCR_CFEIF3  ---------------------------------
// SVD Line: 9502

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CFEIF3
//    <name> CFEIF3 </name>
//    <w> 
//    <i> [Bit 22] WO (@ 0x40026408) Stream x clear FIFO error interrupt flag  (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.22..22> CFEIF3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LIFCR_CTCIF2  ---------------------------------
// SVD Line: 9509

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CTCIF2
//    <name> CTCIF2 </name>
//    <w> 
//    <i> [Bit 21] WO (@ 0x40026408) Stream x clear transfer complete  interrupt flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.21..21> CTCIF2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LIFCR_CHTIF2  ---------------------------------
// SVD Line: 9516

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CHTIF2
//    <name> CHTIF2 </name>
//    <w> 
//    <i> [Bit 20] WO (@ 0x40026408) Stream x clear half transfer interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.20..20> CHTIF2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LIFCR_CTEIF2  ---------------------------------
// SVD Line: 9523

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CTEIF2
//    <name> CTEIF2 </name>
//    <w> 
//    <i> [Bit 19] WO (@ 0x40026408) Stream x clear transfer error interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.19..19> CTEIF2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA2_LIFCR_CDMEIF2  ---------------------------------
// SVD Line: 9530

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CDMEIF2
//    <name> CDMEIF2 </name>
//    <w> 
//    <i> [Bit 18] WO (@ 0x40026408) Stream x clear direct mode error  interrupt flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.18..18> CDMEIF2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LIFCR_CFEIF2  ---------------------------------
// SVD Line: 9537

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CFEIF2
//    <name> CFEIF2 </name>
//    <w> 
//    <i> [Bit 16] WO (@ 0x40026408) Stream x clear FIFO error interrupt flag  (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.16..16> CFEIF2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LIFCR_CTCIF1  ---------------------------------
// SVD Line: 9544

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CTCIF1
//    <name> CTCIF1 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x40026408) Stream x clear transfer complete  interrupt flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.11..11> CTCIF1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LIFCR_CHTIF1  ---------------------------------
// SVD Line: 9551

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CHTIF1
//    <name> CHTIF1 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x40026408) Stream x clear half transfer interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.10..10> CHTIF1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LIFCR_CTEIF1  ---------------------------------
// SVD Line: 9558

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CTEIF1
//    <name> CTEIF1 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x40026408) Stream x clear transfer error interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.9..9> CTEIF1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA2_LIFCR_CDMEIF1  ---------------------------------
// SVD Line: 9565

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CDMEIF1
//    <name> CDMEIF1 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40026408) Stream x clear direct mode error  interrupt flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.8..8> CDMEIF1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LIFCR_CFEIF1  ---------------------------------
// SVD Line: 9572

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CFEIF1
//    <name> CFEIF1 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40026408) Stream x clear FIFO error interrupt flag  (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.6..6> CFEIF1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LIFCR_CTCIF0  ---------------------------------
// SVD Line: 9579

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CTCIF0
//    <name> CTCIF0 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40026408) Stream x clear transfer complete  interrupt flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.5..5> CTCIF0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LIFCR_CHTIF0  ---------------------------------
// SVD Line: 9586

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CHTIF0
//    <name> CHTIF0 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40026408) Stream x clear half transfer interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.4..4> CHTIF0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LIFCR_CTEIF0  ---------------------------------
// SVD Line: 9593

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CTEIF0
//    <name> CTEIF0 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40026408) Stream x clear transfer error interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.3..3> CTEIF0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA2_LIFCR_CDMEIF0  ---------------------------------
// SVD Line: 9600

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CDMEIF0
//    <name> CDMEIF0 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40026408) Stream x clear direct mode error  interrupt flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.2..2> CDMEIF0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LIFCR_CFEIF0  ---------------------------------
// SVD Line: 9607

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CFEIF0
//    <name> CFEIF0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40026408) Stream x clear FIFO error interrupt flag  (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.0..0> CFEIF0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_LIFCR  -----------------------------------
// SVD Line: 9464

//  <rtree> SFDITEM_REG__DMA2_LIFCR
//    <name> LIFCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40026408) low interrupt flag clear  register </i>
//    <loc> ( (unsigned int)((DMA2_LIFCR >> 0) & 0xFFFFFFFF), ((DMA2_LIFCR = (DMA2_LIFCR & ~(0xF7D0F7DUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF7D0F7D) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CTCIF3 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CHTIF3 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CTEIF3 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CDMEIF3 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CFEIF3 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CTCIF2 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CHTIF2 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CTEIF2 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CDMEIF2 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CFEIF2 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CTCIF1 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CHTIF1 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CTEIF1 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CDMEIF1 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CFEIF1 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CTCIF0 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CHTIF0 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CTEIF0 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CDMEIF0 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CFEIF0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_HIFCR  -------------------------------
// SVD Line: 9616

unsigned int DMA2_HIFCR __AT (0x4002640C);



// ------------------------------  Field Item: DMA2_HIFCR_CTCIF7  ---------------------------------
// SVD Line: 9626

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CTCIF7
//    <name> CTCIF7 </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x4002640C) Stream x clear transfer complete  interrupt flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.27..27> CTCIF7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HIFCR_CHTIF7  ---------------------------------
// SVD Line: 9633

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CHTIF7
//    <name> CHTIF7 </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x4002640C) Stream x clear half transfer interrupt  flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.26..26> CHTIF7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HIFCR_CTEIF7  ---------------------------------
// SVD Line: 9640

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CTEIF7
//    <name> CTEIF7 </name>
//    <w> 
//    <i> [Bit 25] WO (@ 0x4002640C) Stream x clear transfer error interrupt  flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.25..25> CTEIF7
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA2_HIFCR_CDMEIF7  ---------------------------------
// SVD Line: 9647

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CDMEIF7
//    <name> CDMEIF7 </name>
//    <w> 
//    <i> [Bit 24] WO (@ 0x4002640C) Stream x clear direct mode error  interrupt flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.24..24> CDMEIF7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HIFCR_CFEIF7  ---------------------------------
// SVD Line: 9654

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CFEIF7
//    <name> CFEIF7 </name>
//    <w> 
//    <i> [Bit 22] WO (@ 0x4002640C) Stream x clear FIFO error interrupt flag  (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.22..22> CFEIF7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HIFCR_CTCIF6  ---------------------------------
// SVD Line: 9661

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CTCIF6
//    <name> CTCIF6 </name>
//    <w> 
//    <i> [Bit 21] WO (@ 0x4002640C) Stream x clear transfer complete  interrupt flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.21..21> CTCIF6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HIFCR_CHTIF6  ---------------------------------
// SVD Line: 9668

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CHTIF6
//    <name> CHTIF6 </name>
//    <w> 
//    <i> [Bit 20] WO (@ 0x4002640C) Stream x clear half transfer interrupt  flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.20..20> CHTIF6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HIFCR_CTEIF6  ---------------------------------
// SVD Line: 9675

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CTEIF6
//    <name> CTEIF6 </name>
//    <w> 
//    <i> [Bit 19] WO (@ 0x4002640C) Stream x clear transfer error interrupt  flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.19..19> CTEIF6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA2_HIFCR_CDMEIF6  ---------------------------------
// SVD Line: 9682

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CDMEIF6
//    <name> CDMEIF6 </name>
//    <w> 
//    <i> [Bit 18] WO (@ 0x4002640C) Stream x clear direct mode error  interrupt flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.18..18> CDMEIF6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HIFCR_CFEIF6  ---------------------------------
// SVD Line: 9689

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CFEIF6
//    <name> CFEIF6 </name>
//    <w> 
//    <i> [Bit 16] WO (@ 0x4002640C) Stream x clear FIFO error interrupt flag  (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.16..16> CFEIF6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HIFCR_CTCIF5  ---------------------------------
// SVD Line: 9696

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CTCIF5
//    <name> CTCIF5 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x4002640C) Stream x clear transfer complete  interrupt flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.11..11> CTCIF5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HIFCR_CHTIF5  ---------------------------------
// SVD Line: 9703

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CHTIF5
//    <name> CHTIF5 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x4002640C) Stream x clear half transfer interrupt  flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.10..10> CHTIF5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HIFCR_CTEIF5  ---------------------------------
// SVD Line: 9710

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CTEIF5
//    <name> CTEIF5 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x4002640C) Stream x clear transfer error interrupt  flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.9..9> CTEIF5
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA2_HIFCR_CDMEIF5  ---------------------------------
// SVD Line: 9717

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CDMEIF5
//    <name> CDMEIF5 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x4002640C) Stream x clear direct mode error  interrupt flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.8..8> CDMEIF5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HIFCR_CFEIF5  ---------------------------------
// SVD Line: 9724

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CFEIF5
//    <name> CFEIF5 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x4002640C) Stream x clear FIFO error interrupt flag  (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.6..6> CFEIF5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HIFCR_CTCIF4  ---------------------------------
// SVD Line: 9731

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CTCIF4
//    <name> CTCIF4 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x4002640C) Stream x clear transfer complete  interrupt flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.5..5> CTCIF4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HIFCR_CHTIF4  ---------------------------------
// SVD Line: 9738

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CHTIF4
//    <name> CHTIF4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x4002640C) Stream x clear half transfer interrupt  flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.4..4> CHTIF4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HIFCR_CTEIF4  ---------------------------------
// SVD Line: 9745

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CTEIF4
//    <name> CTEIF4 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x4002640C) Stream x clear transfer error interrupt  flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.3..3> CTEIF4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA2_HIFCR_CDMEIF4  ---------------------------------
// SVD Line: 9752

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CDMEIF4
//    <name> CDMEIF4 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x4002640C) Stream x clear direct mode error  interrupt flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.2..2> CDMEIF4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HIFCR_CFEIF4  ---------------------------------
// SVD Line: 9759

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CFEIF4
//    <name> CFEIF4 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x4002640C) Stream x clear FIFO error interrupt flag  (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.0..0> CFEIF4
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_HIFCR  -----------------------------------
// SVD Line: 9616

//  <rtree> SFDITEM_REG__DMA2_HIFCR
//    <name> HIFCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x4002640C) high interrupt flag clear  register </i>
//    <loc> ( (unsigned int)((DMA2_HIFCR >> 0) & 0xFFFFFFFF), ((DMA2_HIFCR = (DMA2_HIFCR & ~(0xF7D0F7DUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF7D0F7D) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CTCIF7 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CHTIF7 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CTEIF7 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CDMEIF7 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CFEIF7 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CTCIF6 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CHTIF6 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CTEIF6 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CDMEIF6 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CFEIF6 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CTCIF5 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CHTIF5 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CTEIF5 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CDMEIF5 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CFEIF5 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CTCIF4 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CHTIF4 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CTEIF4 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CDMEIF4 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CFEIF4 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S0CR  --------------------------------
// SVD Line: 9768

unsigned int DMA2_S0CR __AT (0x40026410);



// -------------------------------  Field Item: DMA2_S0CR_CHSEL  ----------------------------------
// SVD Line: 9778

//  <item> SFDITEM_FIELD__DMA2_S0CR_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x40026410) Channel selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S0CR >> 25) & 0x7), ((DMA2_S0CR = (DMA2_S0CR & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S0CR_MBURST  ----------------------------------
// SVD Line: 9784

//  <item> SFDITEM_FIELD__DMA2_S0CR_MBURST
//    <name> MBURST </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x40026410) Memory burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S0CR >> 23) & 0x3), ((DMA2_S0CR = (DMA2_S0CR & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S0CR_PBURST  ----------------------------------
// SVD Line: 9791

//  <item> SFDITEM_FIELD__DMA2_S0CR_PBURST
//    <name> PBURST </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x40026410) Peripheral burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S0CR >> 21) & 0x3), ((DMA2_S0CR = (DMA2_S0CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S0CR_CT  ------------------------------------
// SVD Line: 9798

//  <item> SFDITEM_FIELD__DMA2_S0CR_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40026410) Current target (only in double buffer  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S0CR ) </loc>
//      <o.19..19> CT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S0CR_DBM  -----------------------------------
// SVD Line: 9805

//  <item> SFDITEM_FIELD__DMA2_S0CR_DBM
//    <name> DBM </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40026410) Double buffer mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S0CR ) </loc>
//      <o.18..18> DBM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S0CR_PL  ------------------------------------
// SVD Line: 9811

//  <item> SFDITEM_FIELD__DMA2_S0CR_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40026410) Priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S0CR >> 16) & 0x3), ((DMA2_S0CR = (DMA2_S0CR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S0CR_PINCOS  ----------------------------------
// SVD Line: 9817

//  <item> SFDITEM_FIELD__DMA2_S0CR_PINCOS
//    <name> PINCOS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40026410) Peripheral increment offset  size </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S0CR ) </loc>
//      <o.15..15> PINCOS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S0CR_MSIZE  ----------------------------------
// SVD Line: 9824

//  <item> SFDITEM_FIELD__DMA2_S0CR_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x40026410) Memory data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S0CR >> 13) & 0x3), ((DMA2_S0CR = (DMA2_S0CR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S0CR_PSIZE  ----------------------------------
// SVD Line: 9830

//  <item> SFDITEM_FIELD__DMA2_S0CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x40026410) Peripheral data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S0CR >> 11) & 0x3), ((DMA2_S0CR = (DMA2_S0CR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S0CR_MINC  -----------------------------------
// SVD Line: 9836

//  <item> SFDITEM_FIELD__DMA2_S0CR_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40026410) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S0CR ) </loc>
//      <o.10..10> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S0CR_PINC  -----------------------------------
// SVD Line: 9842

//  <item> SFDITEM_FIELD__DMA2_S0CR_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40026410) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S0CR ) </loc>
//      <o.9..9> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S0CR_CIRC  -----------------------------------
// SVD Line: 9848

//  <item> SFDITEM_FIELD__DMA2_S0CR_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40026410) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S0CR ) </loc>
//      <o.8..8> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S0CR_DIR  -----------------------------------
// SVD Line: 9854

//  <item> SFDITEM_FIELD__DMA2_S0CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40026410) Data transfer direction </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S0CR >> 6) & 0x3), ((DMA2_S0CR = (DMA2_S0CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S0CR_PFCTRL  ----------------------------------
// SVD Line: 9860

//  <item> SFDITEM_FIELD__DMA2_S0CR_PFCTRL
//    <name> PFCTRL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40026410) Peripheral flow controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S0CR ) </loc>
//      <o.5..5> PFCTRL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S0CR_TCIE  -----------------------------------
// SVD Line: 9866

//  <item> SFDITEM_FIELD__DMA2_S0CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40026410) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S0CR ) </loc>
//      <o.4..4> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S0CR_HTIE  -----------------------------------
// SVD Line: 9873

//  <item> SFDITEM_FIELD__DMA2_S0CR_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40026410) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S0CR ) </loc>
//      <o.3..3> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S0CR_TEIE  -----------------------------------
// SVD Line: 9880

//  <item> SFDITEM_FIELD__DMA2_S0CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026410) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S0CR ) </loc>
//      <o.2..2> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S0CR_DMEIE  ----------------------------------
// SVD Line: 9887

//  <item> SFDITEM_FIELD__DMA2_S0CR_DMEIE
//    <name> DMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40026410) Direct mode error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S0CR ) </loc>
//      <o.1..1> DMEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S0CR_EN  ------------------------------------
// SVD Line: 9894

//  <item> SFDITEM_FIELD__DMA2_S0CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40026410) Stream enable / flag stream ready when  read low </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S0CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA2_S0CR  -----------------------------------
// SVD Line: 9768

//  <rtree> SFDITEM_REG__DMA2_S0CR
//    <name> S0CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026410) stream x configuration  register </i>
//    <loc> ( (unsigned int)((DMA2_S0CR >> 0) & 0xFFFFFFFF), ((DMA2_S0CR = (DMA2_S0CR & ~(0xFEFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFEFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S0CR_CHSEL </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_MBURST </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_PBURST </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_CT </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_DBM </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_PL </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_PINCOS </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_MINC </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_PINC </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_CIRC </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_DIR </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_PFCTRL </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_TCIE </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_HTIE </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_TEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_DMEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S0NDTR  -------------------------------
// SVD Line: 9903

unsigned int DMA2_S0NDTR __AT (0x40026414);



// -------------------------------  Field Item: DMA2_S0NDTR_NDT  ----------------------------------
// SVD Line: 9913

//  <item> SFDITEM_FIELD__DMA2_S0NDTR_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40026414) Number of data items to  transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA2_S0NDTR >> 0) & 0xFFFF), ((DMA2_S0NDTR = (DMA2_S0NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S0NDTR  ----------------------------------
// SVD Line: 9903

//  <rtree> SFDITEM_REG__DMA2_S0NDTR
//    <name> S0NDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026414) stream x number of data  register </i>
//    <loc> ( (unsigned int)((DMA2_S0NDTR >> 0) & 0xFFFFFFFF), ((DMA2_S0NDTR = (DMA2_S0NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S0NDTR_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S0PAR  -------------------------------
// SVD Line: 9922

unsigned int DMA2_S0PAR __AT (0x40026418);



// --------------------------------  Field Item: DMA2_S0PAR_PA  -----------------------------------
// SVD Line: 9932

//  <item> SFDITEM_FIELD__DMA2_S0PAR_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026418) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S0PAR >> 0) & 0xFFFFFFFF), ((DMA2_S0PAR = (DMA2_S0PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S0PAR  -----------------------------------
// SVD Line: 9922

//  <rtree> SFDITEM_REG__DMA2_S0PAR
//    <name> S0PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026418) stream x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA2_S0PAR >> 0) & 0xFFFFFFFF), ((DMA2_S0PAR = (DMA2_S0PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S0PAR_PA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S0M0AR  -------------------------------
// SVD Line: 9940

unsigned int DMA2_S0M0AR __AT (0x4002641C);



// -------------------------------  Field Item: DMA2_S0M0AR_M0A  ----------------------------------
// SVD Line: 9950

//  <item> SFDITEM_FIELD__DMA2_S0M0AR_M0A
//    <name> M0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002641C) Memory 0 address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S0M0AR >> 0) & 0xFFFFFFFF), ((DMA2_S0M0AR = (DMA2_S0M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S0M0AR  ----------------------------------
// SVD Line: 9940

//  <rtree> SFDITEM_REG__DMA2_S0M0AR
//    <name> S0M0AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002641C) stream x memory 0 address  register </i>
//    <loc> ( (unsigned int)((DMA2_S0M0AR >> 0) & 0xFFFFFFFF), ((DMA2_S0M0AR = (DMA2_S0M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S0M0AR_M0A </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S0M1AR  -------------------------------
// SVD Line: 9958

unsigned int DMA2_S0M1AR __AT (0x40026420);



// -------------------------------  Field Item: DMA2_S0M1AR_M1A  ----------------------------------
// SVD Line: 9968

//  <item> SFDITEM_FIELD__DMA2_S0M1AR_M1A
//    <name> M1A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026420) Memory 1 address (used in case of Double  buffer mode) </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S0M1AR >> 0) & 0xFFFFFFFF), ((DMA2_S0M1AR = (DMA2_S0M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S0M1AR  ----------------------------------
// SVD Line: 9958

//  <rtree> SFDITEM_REG__DMA2_S0M1AR
//    <name> S0M1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026420) stream x memory 1 address  register </i>
//    <loc> ( (unsigned int)((DMA2_S0M1AR >> 0) & 0xFFFFFFFF), ((DMA2_S0M1AR = (DMA2_S0M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S0M1AR_M1A </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S0FCR  -------------------------------
// SVD Line: 9977

unsigned int DMA2_S0FCR __AT (0x40026424);



// -------------------------------  Field Item: DMA2_S0FCR_FEIE  ----------------------------------
// SVD Line: 9985

//  <item> SFDITEM_FIELD__DMA2_S0FCR_FEIE
//    <name> FEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40026424) FIFO error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S0FCR ) </loc>
//      <o.7..7> FEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S0FCR_FS  -----------------------------------
// SVD Line: 9993

//  <item> SFDITEM_FIELD__DMA2_S0FCR_FS
//    <name> FS </name>
//    <r> 
//    <i> [Bits 5..3] RO (@ 0x40026424) FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S0FCR >> 3) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S0FCR_DMDIS  ----------------------------------
// SVD Line: 10000

//  <item> SFDITEM_FIELD__DMA2_S0FCR_DMDIS
//    <name> DMDIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026424) Direct mode disable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S0FCR ) </loc>
//      <o.2..2> DMDIS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S0FCR_FTH  -----------------------------------
// SVD Line: 10007

//  <item> SFDITEM_FIELD__DMA2_S0FCR_FTH
//    <name> FTH </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40026424) FIFO threshold selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S0FCR >> 0) & 0x3), ((DMA2_S0FCR = (DMA2_S0FCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S0FCR  -----------------------------------
// SVD Line: 9977

//  <rtree> SFDITEM_REG__DMA2_S0FCR
//    <name> S0FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026424) stream x FIFO control register </i>
//    <loc> ( (unsigned int)((DMA2_S0FCR >> 0) & 0xFFFFFFFF), ((DMA2_S0FCR = (DMA2_S0FCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S0FCR_FEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S0FCR_FS </item>
//    <item> SFDITEM_FIELD__DMA2_S0FCR_DMDIS </item>
//    <item> SFDITEM_FIELD__DMA2_S0FCR_FTH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S1CR  --------------------------------
// SVD Line: 10016

unsigned int DMA2_S1CR __AT (0x40026428);



// -------------------------------  Field Item: DMA2_S1CR_CHSEL  ----------------------------------
// SVD Line: 10026

//  <item> SFDITEM_FIELD__DMA2_S1CR_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x40026428) Channel selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S1CR >> 25) & 0x7), ((DMA2_S1CR = (DMA2_S1CR & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S1CR_MBURST  ----------------------------------
// SVD Line: 10032

//  <item> SFDITEM_FIELD__DMA2_S1CR_MBURST
//    <name> MBURST </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x40026428) Memory burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S1CR >> 23) & 0x3), ((DMA2_S1CR = (DMA2_S1CR & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S1CR_PBURST  ----------------------------------
// SVD Line: 10039

//  <item> SFDITEM_FIELD__DMA2_S1CR_PBURST
//    <name> PBURST </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x40026428) Peripheral burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S1CR >> 21) & 0x3), ((DMA2_S1CR = (DMA2_S1CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S1CR_ACK  -----------------------------------
// SVD Line: 10046

//  <item> SFDITEM_FIELD__DMA2_S1CR_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40026428) ACK </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S1CR ) </loc>
//      <o.20..20> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S1CR_CT  ------------------------------------
// SVD Line: 10052

//  <item> SFDITEM_FIELD__DMA2_S1CR_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40026428) Current target (only in double buffer  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S1CR ) </loc>
//      <o.19..19> CT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S1CR_DBM  -----------------------------------
// SVD Line: 10059

//  <item> SFDITEM_FIELD__DMA2_S1CR_DBM
//    <name> DBM </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40026428) Double buffer mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S1CR ) </loc>
//      <o.18..18> DBM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S1CR_PL  ------------------------------------
// SVD Line: 10065

//  <item> SFDITEM_FIELD__DMA2_S1CR_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40026428) Priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S1CR >> 16) & 0x3), ((DMA2_S1CR = (DMA2_S1CR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S1CR_PINCOS  ----------------------------------
// SVD Line: 10071

//  <item> SFDITEM_FIELD__DMA2_S1CR_PINCOS
//    <name> PINCOS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40026428) Peripheral increment offset  size </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S1CR ) </loc>
//      <o.15..15> PINCOS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S1CR_MSIZE  ----------------------------------
// SVD Line: 10078

//  <item> SFDITEM_FIELD__DMA2_S1CR_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x40026428) Memory data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S1CR >> 13) & 0x3), ((DMA2_S1CR = (DMA2_S1CR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S1CR_PSIZE  ----------------------------------
// SVD Line: 10084

//  <item> SFDITEM_FIELD__DMA2_S1CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x40026428) Peripheral data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S1CR >> 11) & 0x3), ((DMA2_S1CR = (DMA2_S1CR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S1CR_MINC  -----------------------------------
// SVD Line: 10090

//  <item> SFDITEM_FIELD__DMA2_S1CR_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40026428) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S1CR ) </loc>
//      <o.10..10> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S1CR_PINC  -----------------------------------
// SVD Line: 10096

//  <item> SFDITEM_FIELD__DMA2_S1CR_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40026428) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S1CR ) </loc>
//      <o.9..9> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S1CR_CIRC  -----------------------------------
// SVD Line: 10102

//  <item> SFDITEM_FIELD__DMA2_S1CR_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40026428) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S1CR ) </loc>
//      <o.8..8> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S1CR_DIR  -----------------------------------
// SVD Line: 10108

//  <item> SFDITEM_FIELD__DMA2_S1CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40026428) Data transfer direction </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S1CR >> 6) & 0x3), ((DMA2_S1CR = (DMA2_S1CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S1CR_PFCTRL  ----------------------------------
// SVD Line: 10114

//  <item> SFDITEM_FIELD__DMA2_S1CR_PFCTRL
//    <name> PFCTRL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40026428) Peripheral flow controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S1CR ) </loc>
//      <o.5..5> PFCTRL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S1CR_TCIE  -----------------------------------
// SVD Line: 10120

//  <item> SFDITEM_FIELD__DMA2_S1CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40026428) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S1CR ) </loc>
//      <o.4..4> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S1CR_HTIE  -----------------------------------
// SVD Line: 10127

//  <item> SFDITEM_FIELD__DMA2_S1CR_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40026428) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S1CR ) </loc>
//      <o.3..3> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S1CR_TEIE  -----------------------------------
// SVD Line: 10134

//  <item> SFDITEM_FIELD__DMA2_S1CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026428) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S1CR ) </loc>
//      <o.2..2> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S1CR_DMEIE  ----------------------------------
// SVD Line: 10141

//  <item> SFDITEM_FIELD__DMA2_S1CR_DMEIE
//    <name> DMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40026428) Direct mode error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S1CR ) </loc>
//      <o.1..1> DMEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S1CR_EN  ------------------------------------
// SVD Line: 10148

//  <item> SFDITEM_FIELD__DMA2_S1CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40026428) Stream enable / flag stream ready when  read low </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S1CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA2_S1CR  -----------------------------------
// SVD Line: 10016

//  <rtree> SFDITEM_REG__DMA2_S1CR
//    <name> S1CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026428) stream x configuration  register </i>
//    <loc> ( (unsigned int)((DMA2_S1CR >> 0) & 0xFFFFFFFF), ((DMA2_S1CR = (DMA2_S1CR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S1CR_CHSEL </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_MBURST </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_PBURST </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_ACK </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_CT </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_DBM </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_PL </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_PINCOS </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_MINC </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_PINC </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_CIRC </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_DIR </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_PFCTRL </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_TCIE </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_HTIE </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_TEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_DMEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S1NDTR  -------------------------------
// SVD Line: 10157

unsigned int DMA2_S1NDTR __AT (0x4002642C);



// -------------------------------  Field Item: DMA2_S1NDTR_NDT  ----------------------------------
// SVD Line: 10167

//  <item> SFDITEM_FIELD__DMA2_S1NDTR_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002642C) Number of data items to  transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA2_S1NDTR >> 0) & 0xFFFF), ((DMA2_S1NDTR = (DMA2_S1NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S1NDTR  ----------------------------------
// SVD Line: 10157

//  <rtree> SFDITEM_REG__DMA2_S1NDTR
//    <name> S1NDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002642C) stream x number of data  register </i>
//    <loc> ( (unsigned int)((DMA2_S1NDTR >> 0) & 0xFFFFFFFF), ((DMA2_S1NDTR = (DMA2_S1NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S1NDTR_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S1PAR  -------------------------------
// SVD Line: 10176

unsigned int DMA2_S1PAR __AT (0x40026430);



// --------------------------------  Field Item: DMA2_S1PAR_PA  -----------------------------------
// SVD Line: 10186

//  <item> SFDITEM_FIELD__DMA2_S1PAR_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026430) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S1PAR >> 0) & 0xFFFFFFFF), ((DMA2_S1PAR = (DMA2_S1PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S1PAR  -----------------------------------
// SVD Line: 10176

//  <rtree> SFDITEM_REG__DMA2_S1PAR
//    <name> S1PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026430) stream x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA2_S1PAR >> 0) & 0xFFFFFFFF), ((DMA2_S1PAR = (DMA2_S1PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S1PAR_PA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S1M0AR  -------------------------------
// SVD Line: 10194

unsigned int DMA2_S1M0AR __AT (0x40026434);



// -------------------------------  Field Item: DMA2_S1M0AR_M0A  ----------------------------------
// SVD Line: 10204

//  <item> SFDITEM_FIELD__DMA2_S1M0AR_M0A
//    <name> M0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026434) Memory 0 address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S1M0AR >> 0) & 0xFFFFFFFF), ((DMA2_S1M0AR = (DMA2_S1M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S1M0AR  ----------------------------------
// SVD Line: 10194

//  <rtree> SFDITEM_REG__DMA2_S1M0AR
//    <name> S1M0AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026434) stream x memory 0 address  register </i>
//    <loc> ( (unsigned int)((DMA2_S1M0AR >> 0) & 0xFFFFFFFF), ((DMA2_S1M0AR = (DMA2_S1M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S1M0AR_M0A </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S1M1AR  -------------------------------
// SVD Line: 10212

unsigned int DMA2_S1M1AR __AT (0x40026438);



// -------------------------------  Field Item: DMA2_S1M1AR_M1A  ----------------------------------
// SVD Line: 10222

//  <item> SFDITEM_FIELD__DMA2_S1M1AR_M1A
//    <name> M1A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026438) Memory 1 address (used in case of Double  buffer mode) </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S1M1AR >> 0) & 0xFFFFFFFF), ((DMA2_S1M1AR = (DMA2_S1M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S1M1AR  ----------------------------------
// SVD Line: 10212

//  <rtree> SFDITEM_REG__DMA2_S1M1AR
//    <name> S1M1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026438) stream x memory 1 address  register </i>
//    <loc> ( (unsigned int)((DMA2_S1M1AR >> 0) & 0xFFFFFFFF), ((DMA2_S1M1AR = (DMA2_S1M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S1M1AR_M1A </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S1FCR  -------------------------------
// SVD Line: 10231

unsigned int DMA2_S1FCR __AT (0x4002643C);



// -------------------------------  Field Item: DMA2_S1FCR_FEIE  ----------------------------------
// SVD Line: 10239

//  <item> SFDITEM_FIELD__DMA2_S1FCR_FEIE
//    <name> FEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4002643C) FIFO error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S1FCR ) </loc>
//      <o.7..7> FEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S1FCR_FS  -----------------------------------
// SVD Line: 10247

//  <item> SFDITEM_FIELD__DMA2_S1FCR_FS
//    <name> FS </name>
//    <r> 
//    <i> [Bits 5..3] RO (@ 0x4002643C) FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S1FCR >> 3) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S1FCR_DMDIS  ----------------------------------
// SVD Line: 10254

//  <item> SFDITEM_FIELD__DMA2_S1FCR_DMDIS
//    <name> DMDIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002643C) Direct mode disable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S1FCR ) </loc>
//      <o.2..2> DMDIS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S1FCR_FTH  -----------------------------------
// SVD Line: 10261

//  <item> SFDITEM_FIELD__DMA2_S1FCR_FTH
//    <name> FTH </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4002643C) FIFO threshold selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S1FCR >> 0) & 0x3), ((DMA2_S1FCR = (DMA2_S1FCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S1FCR  -----------------------------------
// SVD Line: 10231

//  <rtree> SFDITEM_REG__DMA2_S1FCR
//    <name> S1FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002643C) stream x FIFO control register </i>
//    <loc> ( (unsigned int)((DMA2_S1FCR >> 0) & 0xFFFFFFFF), ((DMA2_S1FCR = (DMA2_S1FCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S1FCR_FEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S1FCR_FS </item>
//    <item> SFDITEM_FIELD__DMA2_S1FCR_DMDIS </item>
//    <item> SFDITEM_FIELD__DMA2_S1FCR_FTH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S2CR  --------------------------------
// SVD Line: 10270

unsigned int DMA2_S2CR __AT (0x40026440);



// -------------------------------  Field Item: DMA2_S2CR_CHSEL  ----------------------------------
// SVD Line: 10280

//  <item> SFDITEM_FIELD__DMA2_S2CR_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x40026440) Channel selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S2CR >> 25) & 0x7), ((DMA2_S2CR = (DMA2_S2CR & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S2CR_MBURST  ----------------------------------
// SVD Line: 10286

//  <item> SFDITEM_FIELD__DMA2_S2CR_MBURST
//    <name> MBURST </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x40026440) Memory burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S2CR >> 23) & 0x3), ((DMA2_S2CR = (DMA2_S2CR & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S2CR_PBURST  ----------------------------------
// SVD Line: 10293

//  <item> SFDITEM_FIELD__DMA2_S2CR_PBURST
//    <name> PBURST </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x40026440) Peripheral burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S2CR >> 21) & 0x3), ((DMA2_S2CR = (DMA2_S2CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S2CR_ACK  -----------------------------------
// SVD Line: 10300

//  <item> SFDITEM_FIELD__DMA2_S2CR_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40026440) ACK </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S2CR ) </loc>
//      <o.20..20> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S2CR_CT  ------------------------------------
// SVD Line: 10306

//  <item> SFDITEM_FIELD__DMA2_S2CR_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40026440) Current target (only in double buffer  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S2CR ) </loc>
//      <o.19..19> CT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S2CR_DBM  -----------------------------------
// SVD Line: 10313

//  <item> SFDITEM_FIELD__DMA2_S2CR_DBM
//    <name> DBM </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40026440) Double buffer mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S2CR ) </loc>
//      <o.18..18> DBM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S2CR_PL  ------------------------------------
// SVD Line: 10319

//  <item> SFDITEM_FIELD__DMA2_S2CR_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40026440) Priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S2CR >> 16) & 0x3), ((DMA2_S2CR = (DMA2_S2CR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S2CR_PINCOS  ----------------------------------
// SVD Line: 10325

//  <item> SFDITEM_FIELD__DMA2_S2CR_PINCOS
//    <name> PINCOS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40026440) Peripheral increment offset  size </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S2CR ) </loc>
//      <o.15..15> PINCOS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S2CR_MSIZE  ----------------------------------
// SVD Line: 10332

//  <item> SFDITEM_FIELD__DMA2_S2CR_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x40026440) Memory data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S2CR >> 13) & 0x3), ((DMA2_S2CR = (DMA2_S2CR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S2CR_PSIZE  ----------------------------------
// SVD Line: 10338

//  <item> SFDITEM_FIELD__DMA2_S2CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x40026440) Peripheral data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S2CR >> 11) & 0x3), ((DMA2_S2CR = (DMA2_S2CR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S2CR_MINC  -----------------------------------
// SVD Line: 10344

//  <item> SFDITEM_FIELD__DMA2_S2CR_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40026440) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S2CR ) </loc>
//      <o.10..10> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S2CR_PINC  -----------------------------------
// SVD Line: 10350

//  <item> SFDITEM_FIELD__DMA2_S2CR_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40026440) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S2CR ) </loc>
//      <o.9..9> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S2CR_CIRC  -----------------------------------
// SVD Line: 10356

//  <item> SFDITEM_FIELD__DMA2_S2CR_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40026440) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S2CR ) </loc>
//      <o.8..8> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S2CR_DIR  -----------------------------------
// SVD Line: 10362

//  <item> SFDITEM_FIELD__DMA2_S2CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40026440) Data transfer direction </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S2CR >> 6) & 0x3), ((DMA2_S2CR = (DMA2_S2CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S2CR_PFCTRL  ----------------------------------
// SVD Line: 10368

//  <item> SFDITEM_FIELD__DMA2_S2CR_PFCTRL
//    <name> PFCTRL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40026440) Peripheral flow controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S2CR ) </loc>
//      <o.5..5> PFCTRL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S2CR_TCIE  -----------------------------------
// SVD Line: 10374

//  <item> SFDITEM_FIELD__DMA2_S2CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40026440) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S2CR ) </loc>
//      <o.4..4> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S2CR_HTIE  -----------------------------------
// SVD Line: 10381

//  <item> SFDITEM_FIELD__DMA2_S2CR_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40026440) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S2CR ) </loc>
//      <o.3..3> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S2CR_TEIE  -----------------------------------
// SVD Line: 10388

//  <item> SFDITEM_FIELD__DMA2_S2CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026440) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S2CR ) </loc>
//      <o.2..2> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S2CR_DMEIE  ----------------------------------
// SVD Line: 10395

//  <item> SFDITEM_FIELD__DMA2_S2CR_DMEIE
//    <name> DMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40026440) Direct mode error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S2CR ) </loc>
//      <o.1..1> DMEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S2CR_EN  ------------------------------------
// SVD Line: 10402

//  <item> SFDITEM_FIELD__DMA2_S2CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40026440) Stream enable / flag stream ready when  read low </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S2CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA2_S2CR  -----------------------------------
// SVD Line: 10270

//  <rtree> SFDITEM_REG__DMA2_S2CR
//    <name> S2CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026440) stream x configuration  register </i>
//    <loc> ( (unsigned int)((DMA2_S2CR >> 0) & 0xFFFFFFFF), ((DMA2_S2CR = (DMA2_S2CR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S2CR_CHSEL </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_MBURST </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_PBURST </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_ACK </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_CT </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_DBM </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_PL </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_PINCOS </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_MINC </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_PINC </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_CIRC </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_DIR </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_PFCTRL </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_TCIE </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_HTIE </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_TEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_DMEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S2NDTR  -------------------------------
// SVD Line: 10411

unsigned int DMA2_S2NDTR __AT (0x40026444);



// -------------------------------  Field Item: DMA2_S2NDTR_NDT  ----------------------------------
// SVD Line: 10421

//  <item> SFDITEM_FIELD__DMA2_S2NDTR_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40026444) Number of data items to  transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA2_S2NDTR >> 0) & 0xFFFF), ((DMA2_S2NDTR = (DMA2_S2NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S2NDTR  ----------------------------------
// SVD Line: 10411

//  <rtree> SFDITEM_REG__DMA2_S2NDTR
//    <name> S2NDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026444) stream x number of data  register </i>
//    <loc> ( (unsigned int)((DMA2_S2NDTR >> 0) & 0xFFFFFFFF), ((DMA2_S2NDTR = (DMA2_S2NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S2NDTR_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S2PAR  -------------------------------
// SVD Line: 10430

unsigned int DMA2_S2PAR __AT (0x40026448);



// --------------------------------  Field Item: DMA2_S2PAR_PA  -----------------------------------
// SVD Line: 10440

//  <item> SFDITEM_FIELD__DMA2_S2PAR_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026448) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S2PAR >> 0) & 0xFFFFFFFF), ((DMA2_S2PAR = (DMA2_S2PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S2PAR  -----------------------------------
// SVD Line: 10430

//  <rtree> SFDITEM_REG__DMA2_S2PAR
//    <name> S2PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026448) stream x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA2_S2PAR >> 0) & 0xFFFFFFFF), ((DMA2_S2PAR = (DMA2_S2PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S2PAR_PA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S2M0AR  -------------------------------
// SVD Line: 10448

unsigned int DMA2_S2M0AR __AT (0x4002644C);



// -------------------------------  Field Item: DMA2_S2M0AR_M0A  ----------------------------------
// SVD Line: 10458

//  <item> SFDITEM_FIELD__DMA2_S2M0AR_M0A
//    <name> M0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002644C) Memory 0 address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S2M0AR >> 0) & 0xFFFFFFFF), ((DMA2_S2M0AR = (DMA2_S2M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S2M0AR  ----------------------------------
// SVD Line: 10448

//  <rtree> SFDITEM_REG__DMA2_S2M0AR
//    <name> S2M0AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002644C) stream x memory 0 address  register </i>
//    <loc> ( (unsigned int)((DMA2_S2M0AR >> 0) & 0xFFFFFFFF), ((DMA2_S2M0AR = (DMA2_S2M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S2M0AR_M0A </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S2M1AR  -------------------------------
// SVD Line: 10466

unsigned int DMA2_S2M1AR __AT (0x40026450);



// -------------------------------  Field Item: DMA2_S2M1AR_M1A  ----------------------------------
// SVD Line: 10476

//  <item> SFDITEM_FIELD__DMA2_S2M1AR_M1A
//    <name> M1A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026450) Memory 1 address (used in case of Double  buffer mode) </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S2M1AR >> 0) & 0xFFFFFFFF), ((DMA2_S2M1AR = (DMA2_S2M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S2M1AR  ----------------------------------
// SVD Line: 10466

//  <rtree> SFDITEM_REG__DMA2_S2M1AR
//    <name> S2M1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026450) stream x memory 1 address  register </i>
//    <loc> ( (unsigned int)((DMA2_S2M1AR >> 0) & 0xFFFFFFFF), ((DMA2_S2M1AR = (DMA2_S2M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S2M1AR_M1A </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S2FCR  -------------------------------
// SVD Line: 10485

unsigned int DMA2_S2FCR __AT (0x40026454);



// -------------------------------  Field Item: DMA2_S2FCR_FEIE  ----------------------------------
// SVD Line: 10493

//  <item> SFDITEM_FIELD__DMA2_S2FCR_FEIE
//    <name> FEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40026454) FIFO error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S2FCR ) </loc>
//      <o.7..7> FEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S2FCR_FS  -----------------------------------
// SVD Line: 10501

//  <item> SFDITEM_FIELD__DMA2_S2FCR_FS
//    <name> FS </name>
//    <r> 
//    <i> [Bits 5..3] RO (@ 0x40026454) FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S2FCR >> 3) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S2FCR_DMDIS  ----------------------------------
// SVD Line: 10508

//  <item> SFDITEM_FIELD__DMA2_S2FCR_DMDIS
//    <name> DMDIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026454) Direct mode disable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S2FCR ) </loc>
//      <o.2..2> DMDIS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S2FCR_FTH  -----------------------------------
// SVD Line: 10515

//  <item> SFDITEM_FIELD__DMA2_S2FCR_FTH
//    <name> FTH </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40026454) FIFO threshold selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S2FCR >> 0) & 0x3), ((DMA2_S2FCR = (DMA2_S2FCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S2FCR  -----------------------------------
// SVD Line: 10485

//  <rtree> SFDITEM_REG__DMA2_S2FCR
//    <name> S2FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026454) stream x FIFO control register </i>
//    <loc> ( (unsigned int)((DMA2_S2FCR >> 0) & 0xFFFFFFFF), ((DMA2_S2FCR = (DMA2_S2FCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S2FCR_FEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S2FCR_FS </item>
//    <item> SFDITEM_FIELD__DMA2_S2FCR_DMDIS </item>
//    <item> SFDITEM_FIELD__DMA2_S2FCR_FTH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S3CR  --------------------------------
// SVD Line: 10524

unsigned int DMA2_S3CR __AT (0x40026458);



// -------------------------------  Field Item: DMA2_S3CR_CHSEL  ----------------------------------
// SVD Line: 10534

//  <item> SFDITEM_FIELD__DMA2_S3CR_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x40026458) Channel selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S3CR >> 25) & 0x7), ((DMA2_S3CR = (DMA2_S3CR & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S3CR_MBURST  ----------------------------------
// SVD Line: 10540

//  <item> SFDITEM_FIELD__DMA2_S3CR_MBURST
//    <name> MBURST </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x40026458) Memory burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S3CR >> 23) & 0x3), ((DMA2_S3CR = (DMA2_S3CR & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S3CR_PBURST  ----------------------------------
// SVD Line: 10547

//  <item> SFDITEM_FIELD__DMA2_S3CR_PBURST
//    <name> PBURST </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x40026458) Peripheral burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S3CR >> 21) & 0x3), ((DMA2_S3CR = (DMA2_S3CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S3CR_ACK  -----------------------------------
// SVD Line: 10554

//  <item> SFDITEM_FIELD__DMA2_S3CR_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40026458) ACK </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S3CR ) </loc>
//      <o.20..20> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S3CR_CT  ------------------------------------
// SVD Line: 10560

//  <item> SFDITEM_FIELD__DMA2_S3CR_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40026458) Current target (only in double buffer  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S3CR ) </loc>
//      <o.19..19> CT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S3CR_DBM  -----------------------------------
// SVD Line: 10567

//  <item> SFDITEM_FIELD__DMA2_S3CR_DBM
//    <name> DBM </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40026458) Double buffer mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S3CR ) </loc>
//      <o.18..18> DBM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S3CR_PL  ------------------------------------
// SVD Line: 10573

//  <item> SFDITEM_FIELD__DMA2_S3CR_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40026458) Priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S3CR >> 16) & 0x3), ((DMA2_S3CR = (DMA2_S3CR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S3CR_PINCOS  ----------------------------------
// SVD Line: 10579

//  <item> SFDITEM_FIELD__DMA2_S3CR_PINCOS
//    <name> PINCOS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40026458) Peripheral increment offset  size </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S3CR ) </loc>
//      <o.15..15> PINCOS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S3CR_MSIZE  ----------------------------------
// SVD Line: 10586

//  <item> SFDITEM_FIELD__DMA2_S3CR_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x40026458) Memory data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S3CR >> 13) & 0x3), ((DMA2_S3CR = (DMA2_S3CR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S3CR_PSIZE  ----------------------------------
// SVD Line: 10592

//  <item> SFDITEM_FIELD__DMA2_S3CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x40026458) Peripheral data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S3CR >> 11) & 0x3), ((DMA2_S3CR = (DMA2_S3CR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S3CR_MINC  -----------------------------------
// SVD Line: 10598

//  <item> SFDITEM_FIELD__DMA2_S3CR_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40026458) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S3CR ) </loc>
//      <o.10..10> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S3CR_PINC  -----------------------------------
// SVD Line: 10604

//  <item> SFDITEM_FIELD__DMA2_S3CR_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40026458) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S3CR ) </loc>
//      <o.9..9> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S3CR_CIRC  -----------------------------------
// SVD Line: 10610

//  <item> SFDITEM_FIELD__DMA2_S3CR_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40026458) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S3CR ) </loc>
//      <o.8..8> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S3CR_DIR  -----------------------------------
// SVD Line: 10616

//  <item> SFDITEM_FIELD__DMA2_S3CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40026458) Data transfer direction </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S3CR >> 6) & 0x3), ((DMA2_S3CR = (DMA2_S3CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S3CR_PFCTRL  ----------------------------------
// SVD Line: 10622

//  <item> SFDITEM_FIELD__DMA2_S3CR_PFCTRL
//    <name> PFCTRL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40026458) Peripheral flow controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S3CR ) </loc>
//      <o.5..5> PFCTRL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S3CR_TCIE  -----------------------------------
// SVD Line: 10628

//  <item> SFDITEM_FIELD__DMA2_S3CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40026458) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S3CR ) </loc>
//      <o.4..4> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S3CR_HTIE  -----------------------------------
// SVD Line: 10635

//  <item> SFDITEM_FIELD__DMA2_S3CR_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40026458) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S3CR ) </loc>
//      <o.3..3> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S3CR_TEIE  -----------------------------------
// SVD Line: 10642

//  <item> SFDITEM_FIELD__DMA2_S3CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026458) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S3CR ) </loc>
//      <o.2..2> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S3CR_DMEIE  ----------------------------------
// SVD Line: 10649

//  <item> SFDITEM_FIELD__DMA2_S3CR_DMEIE
//    <name> DMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40026458) Direct mode error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S3CR ) </loc>
//      <o.1..1> DMEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S3CR_EN  ------------------------------------
// SVD Line: 10656

//  <item> SFDITEM_FIELD__DMA2_S3CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40026458) Stream enable / flag stream ready when  read low </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S3CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA2_S3CR  -----------------------------------
// SVD Line: 10524

//  <rtree> SFDITEM_REG__DMA2_S3CR
//    <name> S3CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026458) stream x configuration  register </i>
//    <loc> ( (unsigned int)((DMA2_S3CR >> 0) & 0xFFFFFFFF), ((DMA2_S3CR = (DMA2_S3CR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S3CR_CHSEL </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_MBURST </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_PBURST </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_ACK </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_CT </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_DBM </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_PL </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_PINCOS </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_MINC </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_PINC </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_CIRC </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_DIR </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_PFCTRL </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_TCIE </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_HTIE </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_TEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_DMEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S3NDTR  -------------------------------
// SVD Line: 10665

unsigned int DMA2_S3NDTR __AT (0x4002645C);



// -------------------------------  Field Item: DMA2_S3NDTR_NDT  ----------------------------------
// SVD Line: 10675

//  <item> SFDITEM_FIELD__DMA2_S3NDTR_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002645C) Number of data items to  transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA2_S3NDTR >> 0) & 0xFFFF), ((DMA2_S3NDTR = (DMA2_S3NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S3NDTR  ----------------------------------
// SVD Line: 10665

//  <rtree> SFDITEM_REG__DMA2_S3NDTR
//    <name> S3NDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002645C) stream x number of data  register </i>
//    <loc> ( (unsigned int)((DMA2_S3NDTR >> 0) & 0xFFFFFFFF), ((DMA2_S3NDTR = (DMA2_S3NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S3NDTR_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S3PAR  -------------------------------
// SVD Line: 10684

unsigned int DMA2_S3PAR __AT (0x40026460);



// --------------------------------  Field Item: DMA2_S3PAR_PA  -----------------------------------
// SVD Line: 10694

//  <item> SFDITEM_FIELD__DMA2_S3PAR_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026460) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S3PAR >> 0) & 0xFFFFFFFF), ((DMA2_S3PAR = (DMA2_S3PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S3PAR  -----------------------------------
// SVD Line: 10684

//  <rtree> SFDITEM_REG__DMA2_S3PAR
//    <name> S3PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026460) stream x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA2_S3PAR >> 0) & 0xFFFFFFFF), ((DMA2_S3PAR = (DMA2_S3PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S3PAR_PA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S3M0AR  -------------------------------
// SVD Line: 10702

unsigned int DMA2_S3M0AR __AT (0x40026464);



// -------------------------------  Field Item: DMA2_S3M0AR_M0A  ----------------------------------
// SVD Line: 10712

//  <item> SFDITEM_FIELD__DMA2_S3M0AR_M0A
//    <name> M0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026464) Memory 0 address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S3M0AR >> 0) & 0xFFFFFFFF), ((DMA2_S3M0AR = (DMA2_S3M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S3M0AR  ----------------------------------
// SVD Line: 10702

//  <rtree> SFDITEM_REG__DMA2_S3M0AR
//    <name> S3M0AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026464) stream x memory 0 address  register </i>
//    <loc> ( (unsigned int)((DMA2_S3M0AR >> 0) & 0xFFFFFFFF), ((DMA2_S3M0AR = (DMA2_S3M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S3M0AR_M0A </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S3M1AR  -------------------------------
// SVD Line: 10720

unsigned int DMA2_S3M1AR __AT (0x40026468);



// -------------------------------  Field Item: DMA2_S3M1AR_M1A  ----------------------------------
// SVD Line: 10730

//  <item> SFDITEM_FIELD__DMA2_S3M1AR_M1A
//    <name> M1A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026468) Memory 1 address (used in case of Double  buffer mode) </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S3M1AR >> 0) & 0xFFFFFFFF), ((DMA2_S3M1AR = (DMA2_S3M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S3M1AR  ----------------------------------
// SVD Line: 10720

//  <rtree> SFDITEM_REG__DMA2_S3M1AR
//    <name> S3M1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026468) stream x memory 1 address  register </i>
//    <loc> ( (unsigned int)((DMA2_S3M1AR >> 0) & 0xFFFFFFFF), ((DMA2_S3M1AR = (DMA2_S3M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S3M1AR_M1A </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S3FCR  -------------------------------
// SVD Line: 10739

unsigned int DMA2_S3FCR __AT (0x4002646C);



// -------------------------------  Field Item: DMA2_S3FCR_FEIE  ----------------------------------
// SVD Line: 10747

//  <item> SFDITEM_FIELD__DMA2_S3FCR_FEIE
//    <name> FEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4002646C) FIFO error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S3FCR ) </loc>
//      <o.7..7> FEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S3FCR_FS  -----------------------------------
// SVD Line: 10755

//  <item> SFDITEM_FIELD__DMA2_S3FCR_FS
//    <name> FS </name>
//    <r> 
//    <i> [Bits 5..3] RO (@ 0x4002646C) FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S3FCR >> 3) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S3FCR_DMDIS  ----------------------------------
// SVD Line: 10762

//  <item> SFDITEM_FIELD__DMA2_S3FCR_DMDIS
//    <name> DMDIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002646C) Direct mode disable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S3FCR ) </loc>
//      <o.2..2> DMDIS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S3FCR_FTH  -----------------------------------
// SVD Line: 10769

//  <item> SFDITEM_FIELD__DMA2_S3FCR_FTH
//    <name> FTH </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4002646C) FIFO threshold selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S3FCR >> 0) & 0x3), ((DMA2_S3FCR = (DMA2_S3FCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S3FCR  -----------------------------------
// SVD Line: 10739

//  <rtree> SFDITEM_REG__DMA2_S3FCR
//    <name> S3FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002646C) stream x FIFO control register </i>
//    <loc> ( (unsigned int)((DMA2_S3FCR >> 0) & 0xFFFFFFFF), ((DMA2_S3FCR = (DMA2_S3FCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S3FCR_FEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S3FCR_FS </item>
//    <item> SFDITEM_FIELD__DMA2_S3FCR_DMDIS </item>
//    <item> SFDITEM_FIELD__DMA2_S3FCR_FTH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S4CR  --------------------------------
// SVD Line: 10778

unsigned int DMA2_S4CR __AT (0x40026470);



// -------------------------------  Field Item: DMA2_S4CR_CHSEL  ----------------------------------
// SVD Line: 10788

//  <item> SFDITEM_FIELD__DMA2_S4CR_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x40026470) Channel selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S4CR >> 25) & 0x7), ((DMA2_S4CR = (DMA2_S4CR & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S4CR_MBURST  ----------------------------------
// SVD Line: 10794

//  <item> SFDITEM_FIELD__DMA2_S4CR_MBURST
//    <name> MBURST </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x40026470) Memory burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S4CR >> 23) & 0x3), ((DMA2_S4CR = (DMA2_S4CR & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S4CR_PBURST  ----------------------------------
// SVD Line: 10801

//  <item> SFDITEM_FIELD__DMA2_S4CR_PBURST
//    <name> PBURST </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x40026470) Peripheral burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S4CR >> 21) & 0x3), ((DMA2_S4CR = (DMA2_S4CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S4CR_ACK  -----------------------------------
// SVD Line: 10808

//  <item> SFDITEM_FIELD__DMA2_S4CR_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40026470) ACK </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S4CR ) </loc>
//      <o.20..20> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S4CR_CT  ------------------------------------
// SVD Line: 10814

//  <item> SFDITEM_FIELD__DMA2_S4CR_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40026470) Current target (only in double buffer  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S4CR ) </loc>
//      <o.19..19> CT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S4CR_DBM  -----------------------------------
// SVD Line: 10821

//  <item> SFDITEM_FIELD__DMA2_S4CR_DBM
//    <name> DBM </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40026470) Double buffer mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S4CR ) </loc>
//      <o.18..18> DBM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S4CR_PL  ------------------------------------
// SVD Line: 10827

//  <item> SFDITEM_FIELD__DMA2_S4CR_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40026470) Priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S4CR >> 16) & 0x3), ((DMA2_S4CR = (DMA2_S4CR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S4CR_PINCOS  ----------------------------------
// SVD Line: 10833

//  <item> SFDITEM_FIELD__DMA2_S4CR_PINCOS
//    <name> PINCOS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40026470) Peripheral increment offset  size </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S4CR ) </loc>
//      <o.15..15> PINCOS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S4CR_MSIZE  ----------------------------------
// SVD Line: 10840

//  <item> SFDITEM_FIELD__DMA2_S4CR_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x40026470) Memory data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S4CR >> 13) & 0x3), ((DMA2_S4CR = (DMA2_S4CR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S4CR_PSIZE  ----------------------------------
// SVD Line: 10846

//  <item> SFDITEM_FIELD__DMA2_S4CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x40026470) Peripheral data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S4CR >> 11) & 0x3), ((DMA2_S4CR = (DMA2_S4CR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S4CR_MINC  -----------------------------------
// SVD Line: 10852

//  <item> SFDITEM_FIELD__DMA2_S4CR_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40026470) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S4CR ) </loc>
//      <o.10..10> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S4CR_PINC  -----------------------------------
// SVD Line: 10858

//  <item> SFDITEM_FIELD__DMA2_S4CR_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40026470) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S4CR ) </loc>
//      <o.9..9> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S4CR_CIRC  -----------------------------------
// SVD Line: 10864

//  <item> SFDITEM_FIELD__DMA2_S4CR_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40026470) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S4CR ) </loc>
//      <o.8..8> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S4CR_DIR  -----------------------------------
// SVD Line: 10870

//  <item> SFDITEM_FIELD__DMA2_S4CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40026470) Data transfer direction </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S4CR >> 6) & 0x3), ((DMA2_S4CR = (DMA2_S4CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S4CR_PFCTRL  ----------------------------------
// SVD Line: 10876

//  <item> SFDITEM_FIELD__DMA2_S4CR_PFCTRL
//    <name> PFCTRL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40026470) Peripheral flow controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S4CR ) </loc>
//      <o.5..5> PFCTRL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S4CR_TCIE  -----------------------------------
// SVD Line: 10882

//  <item> SFDITEM_FIELD__DMA2_S4CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40026470) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S4CR ) </loc>
//      <o.4..4> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S4CR_HTIE  -----------------------------------
// SVD Line: 10889

//  <item> SFDITEM_FIELD__DMA2_S4CR_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40026470) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S4CR ) </loc>
//      <o.3..3> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S4CR_TEIE  -----------------------------------
// SVD Line: 10896

//  <item> SFDITEM_FIELD__DMA2_S4CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026470) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S4CR ) </loc>
//      <o.2..2> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S4CR_DMEIE  ----------------------------------
// SVD Line: 10903

//  <item> SFDITEM_FIELD__DMA2_S4CR_DMEIE
//    <name> DMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40026470) Direct mode error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S4CR ) </loc>
//      <o.1..1> DMEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S4CR_EN  ------------------------------------
// SVD Line: 10910

//  <item> SFDITEM_FIELD__DMA2_S4CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40026470) Stream enable / flag stream ready when  read low </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S4CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA2_S4CR  -----------------------------------
// SVD Line: 10778

//  <rtree> SFDITEM_REG__DMA2_S4CR
//    <name> S4CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026470) stream x configuration  register </i>
//    <loc> ( (unsigned int)((DMA2_S4CR >> 0) & 0xFFFFFFFF), ((DMA2_S4CR = (DMA2_S4CR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S4CR_CHSEL </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_MBURST </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_PBURST </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_ACK </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_CT </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_DBM </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_PL </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_PINCOS </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_MINC </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_PINC </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_CIRC </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_DIR </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_PFCTRL </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_TCIE </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_HTIE </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_TEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_DMEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S4NDTR  -------------------------------
// SVD Line: 10919

unsigned int DMA2_S4NDTR __AT (0x40026474);



// -------------------------------  Field Item: DMA2_S4NDTR_NDT  ----------------------------------
// SVD Line: 10929

//  <item> SFDITEM_FIELD__DMA2_S4NDTR_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40026474) Number of data items to  transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA2_S4NDTR >> 0) & 0xFFFF), ((DMA2_S4NDTR = (DMA2_S4NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S4NDTR  ----------------------------------
// SVD Line: 10919

//  <rtree> SFDITEM_REG__DMA2_S4NDTR
//    <name> S4NDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026474) stream x number of data  register </i>
//    <loc> ( (unsigned int)((DMA2_S4NDTR >> 0) & 0xFFFFFFFF), ((DMA2_S4NDTR = (DMA2_S4NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S4NDTR_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S4PAR  -------------------------------
// SVD Line: 10938

unsigned int DMA2_S4PAR __AT (0x40026478);



// --------------------------------  Field Item: DMA2_S4PAR_PA  -----------------------------------
// SVD Line: 10948

//  <item> SFDITEM_FIELD__DMA2_S4PAR_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026478) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S4PAR >> 0) & 0xFFFFFFFF), ((DMA2_S4PAR = (DMA2_S4PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S4PAR  -----------------------------------
// SVD Line: 10938

//  <rtree> SFDITEM_REG__DMA2_S4PAR
//    <name> S4PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026478) stream x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA2_S4PAR >> 0) & 0xFFFFFFFF), ((DMA2_S4PAR = (DMA2_S4PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S4PAR_PA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S4M0AR  -------------------------------
// SVD Line: 10956

unsigned int DMA2_S4M0AR __AT (0x4002647C);



// -------------------------------  Field Item: DMA2_S4M0AR_M0A  ----------------------------------
// SVD Line: 10966

//  <item> SFDITEM_FIELD__DMA2_S4M0AR_M0A
//    <name> M0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002647C) Memory 0 address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S4M0AR >> 0) & 0xFFFFFFFF), ((DMA2_S4M0AR = (DMA2_S4M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S4M0AR  ----------------------------------
// SVD Line: 10956

//  <rtree> SFDITEM_REG__DMA2_S4M0AR
//    <name> S4M0AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002647C) stream x memory 0 address  register </i>
//    <loc> ( (unsigned int)((DMA2_S4M0AR >> 0) & 0xFFFFFFFF), ((DMA2_S4M0AR = (DMA2_S4M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S4M0AR_M0A </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S4M1AR  -------------------------------
// SVD Line: 10974

unsigned int DMA2_S4M1AR __AT (0x40026480);



// -------------------------------  Field Item: DMA2_S4M1AR_M1A  ----------------------------------
// SVD Line: 10984

//  <item> SFDITEM_FIELD__DMA2_S4M1AR_M1A
//    <name> M1A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026480) Memory 1 address (used in case of Double  buffer mode) </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S4M1AR >> 0) & 0xFFFFFFFF), ((DMA2_S4M1AR = (DMA2_S4M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S4M1AR  ----------------------------------
// SVD Line: 10974

//  <rtree> SFDITEM_REG__DMA2_S4M1AR
//    <name> S4M1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026480) stream x memory 1 address  register </i>
//    <loc> ( (unsigned int)((DMA2_S4M1AR >> 0) & 0xFFFFFFFF), ((DMA2_S4M1AR = (DMA2_S4M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S4M1AR_M1A </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S4FCR  -------------------------------
// SVD Line: 10993

unsigned int DMA2_S4FCR __AT (0x40026484);



// -------------------------------  Field Item: DMA2_S4FCR_FEIE  ----------------------------------
// SVD Line: 11001

//  <item> SFDITEM_FIELD__DMA2_S4FCR_FEIE
//    <name> FEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40026484) FIFO error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S4FCR ) </loc>
//      <o.7..7> FEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S4FCR_FS  -----------------------------------
// SVD Line: 11009

//  <item> SFDITEM_FIELD__DMA2_S4FCR_FS
//    <name> FS </name>
//    <r> 
//    <i> [Bits 5..3] RO (@ 0x40026484) FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S4FCR >> 3) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S4FCR_DMDIS  ----------------------------------
// SVD Line: 11016

//  <item> SFDITEM_FIELD__DMA2_S4FCR_DMDIS
//    <name> DMDIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026484) Direct mode disable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S4FCR ) </loc>
//      <o.2..2> DMDIS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S4FCR_FTH  -----------------------------------
// SVD Line: 11023

//  <item> SFDITEM_FIELD__DMA2_S4FCR_FTH
//    <name> FTH </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40026484) FIFO threshold selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S4FCR >> 0) & 0x3), ((DMA2_S4FCR = (DMA2_S4FCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S4FCR  -----------------------------------
// SVD Line: 10993

//  <rtree> SFDITEM_REG__DMA2_S4FCR
//    <name> S4FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026484) stream x FIFO control register </i>
//    <loc> ( (unsigned int)((DMA2_S4FCR >> 0) & 0xFFFFFFFF), ((DMA2_S4FCR = (DMA2_S4FCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S4FCR_FEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S4FCR_FS </item>
//    <item> SFDITEM_FIELD__DMA2_S4FCR_DMDIS </item>
//    <item> SFDITEM_FIELD__DMA2_S4FCR_FTH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S5CR  --------------------------------
// SVD Line: 11032

unsigned int DMA2_S5CR __AT (0x40026488);



// -------------------------------  Field Item: DMA2_S5CR_CHSEL  ----------------------------------
// SVD Line: 11042

//  <item> SFDITEM_FIELD__DMA2_S5CR_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x40026488) Channel selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S5CR >> 25) & 0x7), ((DMA2_S5CR = (DMA2_S5CR & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S5CR_MBURST  ----------------------------------
// SVD Line: 11048

//  <item> SFDITEM_FIELD__DMA2_S5CR_MBURST
//    <name> MBURST </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x40026488) Memory burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S5CR >> 23) & 0x3), ((DMA2_S5CR = (DMA2_S5CR & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S5CR_PBURST  ----------------------------------
// SVD Line: 11055

//  <item> SFDITEM_FIELD__DMA2_S5CR_PBURST
//    <name> PBURST </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x40026488) Peripheral burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S5CR >> 21) & 0x3), ((DMA2_S5CR = (DMA2_S5CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S5CR_ACK  -----------------------------------
// SVD Line: 11062

//  <item> SFDITEM_FIELD__DMA2_S5CR_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40026488) ACK </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S5CR ) </loc>
//      <o.20..20> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S5CR_CT  ------------------------------------
// SVD Line: 11068

//  <item> SFDITEM_FIELD__DMA2_S5CR_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40026488) Current target (only in double buffer  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S5CR ) </loc>
//      <o.19..19> CT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S5CR_DBM  -----------------------------------
// SVD Line: 11075

//  <item> SFDITEM_FIELD__DMA2_S5CR_DBM
//    <name> DBM </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40026488) Double buffer mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S5CR ) </loc>
//      <o.18..18> DBM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S5CR_PL  ------------------------------------
// SVD Line: 11081

//  <item> SFDITEM_FIELD__DMA2_S5CR_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40026488) Priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S5CR >> 16) & 0x3), ((DMA2_S5CR = (DMA2_S5CR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S5CR_PINCOS  ----------------------------------
// SVD Line: 11087

//  <item> SFDITEM_FIELD__DMA2_S5CR_PINCOS
//    <name> PINCOS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40026488) Peripheral increment offset  size </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S5CR ) </loc>
//      <o.15..15> PINCOS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S5CR_MSIZE  ----------------------------------
// SVD Line: 11094

//  <item> SFDITEM_FIELD__DMA2_S5CR_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x40026488) Memory data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S5CR >> 13) & 0x3), ((DMA2_S5CR = (DMA2_S5CR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S5CR_PSIZE  ----------------------------------
// SVD Line: 11100

//  <item> SFDITEM_FIELD__DMA2_S5CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x40026488) Peripheral data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S5CR >> 11) & 0x3), ((DMA2_S5CR = (DMA2_S5CR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S5CR_MINC  -----------------------------------
// SVD Line: 11106

//  <item> SFDITEM_FIELD__DMA2_S5CR_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40026488) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S5CR ) </loc>
//      <o.10..10> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S5CR_PINC  -----------------------------------
// SVD Line: 11112

//  <item> SFDITEM_FIELD__DMA2_S5CR_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40026488) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S5CR ) </loc>
//      <o.9..9> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S5CR_CIRC  -----------------------------------
// SVD Line: 11118

//  <item> SFDITEM_FIELD__DMA2_S5CR_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40026488) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S5CR ) </loc>
//      <o.8..8> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S5CR_DIR  -----------------------------------
// SVD Line: 11124

//  <item> SFDITEM_FIELD__DMA2_S5CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40026488) Data transfer direction </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S5CR >> 6) & 0x3), ((DMA2_S5CR = (DMA2_S5CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S5CR_PFCTRL  ----------------------------------
// SVD Line: 11130

//  <item> SFDITEM_FIELD__DMA2_S5CR_PFCTRL
//    <name> PFCTRL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40026488) Peripheral flow controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S5CR ) </loc>
//      <o.5..5> PFCTRL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S5CR_TCIE  -----------------------------------
// SVD Line: 11136

//  <item> SFDITEM_FIELD__DMA2_S5CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40026488) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S5CR ) </loc>
//      <o.4..4> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S5CR_HTIE  -----------------------------------
// SVD Line: 11143

//  <item> SFDITEM_FIELD__DMA2_S5CR_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40026488) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S5CR ) </loc>
//      <o.3..3> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S5CR_TEIE  -----------------------------------
// SVD Line: 11150

//  <item> SFDITEM_FIELD__DMA2_S5CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026488) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S5CR ) </loc>
//      <o.2..2> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S5CR_DMEIE  ----------------------------------
// SVD Line: 11157

//  <item> SFDITEM_FIELD__DMA2_S5CR_DMEIE
//    <name> DMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40026488) Direct mode error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S5CR ) </loc>
//      <o.1..1> DMEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S5CR_EN  ------------------------------------
// SVD Line: 11164

//  <item> SFDITEM_FIELD__DMA2_S5CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40026488) Stream enable / flag stream ready when  read low </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S5CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA2_S5CR  -----------------------------------
// SVD Line: 11032

//  <rtree> SFDITEM_REG__DMA2_S5CR
//    <name> S5CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026488) stream x configuration  register </i>
//    <loc> ( (unsigned int)((DMA2_S5CR >> 0) & 0xFFFFFFFF), ((DMA2_S5CR = (DMA2_S5CR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S5CR_CHSEL </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_MBURST </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_PBURST </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_ACK </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_CT </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_DBM </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_PL </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_PINCOS </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_MINC </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_PINC </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_CIRC </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_DIR </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_PFCTRL </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_TCIE </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_HTIE </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_TEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_DMEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S5NDTR  -------------------------------
// SVD Line: 11173

unsigned int DMA2_S5NDTR __AT (0x4002648C);



// -------------------------------  Field Item: DMA2_S5NDTR_NDT  ----------------------------------
// SVD Line: 11183

//  <item> SFDITEM_FIELD__DMA2_S5NDTR_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002648C) Number of data items to  transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA2_S5NDTR >> 0) & 0xFFFF), ((DMA2_S5NDTR = (DMA2_S5NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S5NDTR  ----------------------------------
// SVD Line: 11173

//  <rtree> SFDITEM_REG__DMA2_S5NDTR
//    <name> S5NDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002648C) stream x number of data  register </i>
//    <loc> ( (unsigned int)((DMA2_S5NDTR >> 0) & 0xFFFFFFFF), ((DMA2_S5NDTR = (DMA2_S5NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S5NDTR_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S5PAR  -------------------------------
// SVD Line: 11192

unsigned int DMA2_S5PAR __AT (0x40026490);



// --------------------------------  Field Item: DMA2_S5PAR_PA  -----------------------------------
// SVD Line: 11202

//  <item> SFDITEM_FIELD__DMA2_S5PAR_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026490) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S5PAR >> 0) & 0xFFFFFFFF), ((DMA2_S5PAR = (DMA2_S5PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S5PAR  -----------------------------------
// SVD Line: 11192

//  <rtree> SFDITEM_REG__DMA2_S5PAR
//    <name> S5PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026490) stream x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA2_S5PAR >> 0) & 0xFFFFFFFF), ((DMA2_S5PAR = (DMA2_S5PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S5PAR_PA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S5M0AR  -------------------------------
// SVD Line: 11210

unsigned int DMA2_S5M0AR __AT (0x40026494);



// -------------------------------  Field Item: DMA2_S5M0AR_M0A  ----------------------------------
// SVD Line: 11220

//  <item> SFDITEM_FIELD__DMA2_S5M0AR_M0A
//    <name> M0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026494) Memory 0 address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S5M0AR >> 0) & 0xFFFFFFFF), ((DMA2_S5M0AR = (DMA2_S5M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S5M0AR  ----------------------------------
// SVD Line: 11210

//  <rtree> SFDITEM_REG__DMA2_S5M0AR
//    <name> S5M0AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026494) stream x memory 0 address  register </i>
//    <loc> ( (unsigned int)((DMA2_S5M0AR >> 0) & 0xFFFFFFFF), ((DMA2_S5M0AR = (DMA2_S5M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S5M0AR_M0A </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S5M1AR  -------------------------------
// SVD Line: 11228

unsigned int DMA2_S5M1AR __AT (0x40026498);



// -------------------------------  Field Item: DMA2_S5M1AR_M1A  ----------------------------------
// SVD Line: 11238

//  <item> SFDITEM_FIELD__DMA2_S5M1AR_M1A
//    <name> M1A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026498) Memory 1 address (used in case of Double  buffer mode) </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S5M1AR >> 0) & 0xFFFFFFFF), ((DMA2_S5M1AR = (DMA2_S5M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S5M1AR  ----------------------------------
// SVD Line: 11228

//  <rtree> SFDITEM_REG__DMA2_S5M1AR
//    <name> S5M1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026498) stream x memory 1 address  register </i>
//    <loc> ( (unsigned int)((DMA2_S5M1AR >> 0) & 0xFFFFFFFF), ((DMA2_S5M1AR = (DMA2_S5M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S5M1AR_M1A </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S5FCR  -------------------------------
// SVD Line: 11247

unsigned int DMA2_S5FCR __AT (0x4002649C);



// -------------------------------  Field Item: DMA2_S5FCR_FEIE  ----------------------------------
// SVD Line: 11255

//  <item> SFDITEM_FIELD__DMA2_S5FCR_FEIE
//    <name> FEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4002649C) FIFO error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S5FCR ) </loc>
//      <o.7..7> FEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S5FCR_FS  -----------------------------------
// SVD Line: 11263

//  <item> SFDITEM_FIELD__DMA2_S5FCR_FS
//    <name> FS </name>
//    <r> 
//    <i> [Bits 5..3] RO (@ 0x4002649C) FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S5FCR >> 3) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S5FCR_DMDIS  ----------------------------------
// SVD Line: 11270

//  <item> SFDITEM_FIELD__DMA2_S5FCR_DMDIS
//    <name> DMDIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002649C) Direct mode disable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S5FCR ) </loc>
//      <o.2..2> DMDIS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S5FCR_FTH  -----------------------------------
// SVD Line: 11277

//  <item> SFDITEM_FIELD__DMA2_S5FCR_FTH
//    <name> FTH </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4002649C) FIFO threshold selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S5FCR >> 0) & 0x3), ((DMA2_S5FCR = (DMA2_S5FCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S5FCR  -----------------------------------
// SVD Line: 11247

//  <rtree> SFDITEM_REG__DMA2_S5FCR
//    <name> S5FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002649C) stream x FIFO control register </i>
//    <loc> ( (unsigned int)((DMA2_S5FCR >> 0) & 0xFFFFFFFF), ((DMA2_S5FCR = (DMA2_S5FCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S5FCR_FEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S5FCR_FS </item>
//    <item> SFDITEM_FIELD__DMA2_S5FCR_DMDIS </item>
//    <item> SFDITEM_FIELD__DMA2_S5FCR_FTH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S6CR  --------------------------------
// SVD Line: 11286

unsigned int DMA2_S6CR __AT (0x400264A0);



// -------------------------------  Field Item: DMA2_S6CR_CHSEL  ----------------------------------
// SVD Line: 11296

//  <item> SFDITEM_FIELD__DMA2_S6CR_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x400264A0) Channel selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S6CR >> 25) & 0x7), ((DMA2_S6CR = (DMA2_S6CR & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S6CR_MBURST  ----------------------------------
// SVD Line: 11302

//  <item> SFDITEM_FIELD__DMA2_S6CR_MBURST
//    <name> MBURST </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x400264A0) Memory burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S6CR >> 23) & 0x3), ((DMA2_S6CR = (DMA2_S6CR & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S6CR_PBURST  ----------------------------------
// SVD Line: 11309

//  <item> SFDITEM_FIELD__DMA2_S6CR_PBURST
//    <name> PBURST </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x400264A0) Peripheral burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S6CR >> 21) & 0x3), ((DMA2_S6CR = (DMA2_S6CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S6CR_ACK  -----------------------------------
// SVD Line: 11316

//  <item> SFDITEM_FIELD__DMA2_S6CR_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400264A0) ACK </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S6CR ) </loc>
//      <o.20..20> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S6CR_CT  ------------------------------------
// SVD Line: 11322

//  <item> SFDITEM_FIELD__DMA2_S6CR_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400264A0) Current target (only in double buffer  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S6CR ) </loc>
//      <o.19..19> CT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S6CR_DBM  -----------------------------------
// SVD Line: 11329

//  <item> SFDITEM_FIELD__DMA2_S6CR_DBM
//    <name> DBM </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400264A0) Double buffer mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S6CR ) </loc>
//      <o.18..18> DBM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S6CR_PL  ------------------------------------
// SVD Line: 11335

//  <item> SFDITEM_FIELD__DMA2_S6CR_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x400264A0) Priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S6CR >> 16) & 0x3), ((DMA2_S6CR = (DMA2_S6CR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S6CR_PINCOS  ----------------------------------
// SVD Line: 11341

//  <item> SFDITEM_FIELD__DMA2_S6CR_PINCOS
//    <name> PINCOS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400264A0) Peripheral increment offset  size </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S6CR ) </loc>
//      <o.15..15> PINCOS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S6CR_MSIZE  ----------------------------------
// SVD Line: 11348

//  <item> SFDITEM_FIELD__DMA2_S6CR_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x400264A0) Memory data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S6CR >> 13) & 0x3), ((DMA2_S6CR = (DMA2_S6CR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S6CR_PSIZE  ----------------------------------
// SVD Line: 11354

//  <item> SFDITEM_FIELD__DMA2_S6CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x400264A0) Peripheral data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S6CR >> 11) & 0x3), ((DMA2_S6CR = (DMA2_S6CR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S6CR_MINC  -----------------------------------
// SVD Line: 11360

//  <item> SFDITEM_FIELD__DMA2_S6CR_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400264A0) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S6CR ) </loc>
//      <o.10..10> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S6CR_PINC  -----------------------------------
// SVD Line: 11366

//  <item> SFDITEM_FIELD__DMA2_S6CR_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400264A0) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S6CR ) </loc>
//      <o.9..9> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S6CR_CIRC  -----------------------------------
// SVD Line: 11372

//  <item> SFDITEM_FIELD__DMA2_S6CR_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400264A0) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S6CR ) </loc>
//      <o.8..8> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S6CR_DIR  -----------------------------------
// SVD Line: 11378

//  <item> SFDITEM_FIELD__DMA2_S6CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x400264A0) Data transfer direction </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S6CR >> 6) & 0x3), ((DMA2_S6CR = (DMA2_S6CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S6CR_PFCTRL  ----------------------------------
// SVD Line: 11384

//  <item> SFDITEM_FIELD__DMA2_S6CR_PFCTRL
//    <name> PFCTRL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400264A0) Peripheral flow controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S6CR ) </loc>
//      <o.5..5> PFCTRL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S6CR_TCIE  -----------------------------------
// SVD Line: 11390

//  <item> SFDITEM_FIELD__DMA2_S6CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400264A0) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S6CR ) </loc>
//      <o.4..4> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S6CR_HTIE  -----------------------------------
// SVD Line: 11397

//  <item> SFDITEM_FIELD__DMA2_S6CR_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400264A0) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S6CR ) </loc>
//      <o.3..3> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S6CR_TEIE  -----------------------------------
// SVD Line: 11404

//  <item> SFDITEM_FIELD__DMA2_S6CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400264A0) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S6CR ) </loc>
//      <o.2..2> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S6CR_DMEIE  ----------------------------------
// SVD Line: 11411

//  <item> SFDITEM_FIELD__DMA2_S6CR_DMEIE
//    <name> DMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400264A0) Direct mode error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S6CR ) </loc>
//      <o.1..1> DMEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S6CR_EN  ------------------------------------
// SVD Line: 11418

//  <item> SFDITEM_FIELD__DMA2_S6CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400264A0) Stream enable / flag stream ready when  read low </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S6CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA2_S6CR  -----------------------------------
// SVD Line: 11286

//  <rtree> SFDITEM_REG__DMA2_S6CR
//    <name> S6CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264A0) stream x configuration  register </i>
//    <loc> ( (unsigned int)((DMA2_S6CR >> 0) & 0xFFFFFFFF), ((DMA2_S6CR = (DMA2_S6CR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S6CR_CHSEL </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_MBURST </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_PBURST </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_ACK </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_CT </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_DBM </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_PL </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_PINCOS </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_MINC </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_PINC </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_CIRC </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_DIR </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_PFCTRL </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_TCIE </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_HTIE </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_TEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_DMEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S6NDTR  -------------------------------
// SVD Line: 11427

unsigned int DMA2_S6NDTR __AT (0x400264A4);



// -------------------------------  Field Item: DMA2_S6NDTR_NDT  ----------------------------------
// SVD Line: 11437

//  <item> SFDITEM_FIELD__DMA2_S6NDTR_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x400264A4) Number of data items to  transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA2_S6NDTR >> 0) & 0xFFFF), ((DMA2_S6NDTR = (DMA2_S6NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S6NDTR  ----------------------------------
// SVD Line: 11427

//  <rtree> SFDITEM_REG__DMA2_S6NDTR
//    <name> S6NDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264A4) stream x number of data  register </i>
//    <loc> ( (unsigned int)((DMA2_S6NDTR >> 0) & 0xFFFFFFFF), ((DMA2_S6NDTR = (DMA2_S6NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S6NDTR_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S6PAR  -------------------------------
// SVD Line: 11446

unsigned int DMA2_S6PAR __AT (0x400264A8);



// --------------------------------  Field Item: DMA2_S6PAR_PA  -----------------------------------
// SVD Line: 11456

//  <item> SFDITEM_FIELD__DMA2_S6PAR_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264A8) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S6PAR >> 0) & 0xFFFFFFFF), ((DMA2_S6PAR = (DMA2_S6PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S6PAR  -----------------------------------
// SVD Line: 11446

//  <rtree> SFDITEM_REG__DMA2_S6PAR
//    <name> S6PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264A8) stream x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA2_S6PAR >> 0) & 0xFFFFFFFF), ((DMA2_S6PAR = (DMA2_S6PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S6PAR_PA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S6M0AR  -------------------------------
// SVD Line: 11464

unsigned int DMA2_S6M0AR __AT (0x400264AC);



// -------------------------------  Field Item: DMA2_S6M0AR_M0A  ----------------------------------
// SVD Line: 11474

//  <item> SFDITEM_FIELD__DMA2_S6M0AR_M0A
//    <name> M0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264AC) Memory 0 address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S6M0AR >> 0) & 0xFFFFFFFF), ((DMA2_S6M0AR = (DMA2_S6M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S6M0AR  ----------------------------------
// SVD Line: 11464

//  <rtree> SFDITEM_REG__DMA2_S6M0AR
//    <name> S6M0AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264AC) stream x memory 0 address  register </i>
//    <loc> ( (unsigned int)((DMA2_S6M0AR >> 0) & 0xFFFFFFFF), ((DMA2_S6M0AR = (DMA2_S6M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S6M0AR_M0A </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S6M1AR  -------------------------------
// SVD Line: 11482

unsigned int DMA2_S6M1AR __AT (0x400264B0);



// -------------------------------  Field Item: DMA2_S6M1AR_M1A  ----------------------------------
// SVD Line: 11492

//  <item> SFDITEM_FIELD__DMA2_S6M1AR_M1A
//    <name> M1A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264B0) Memory 1 address (used in case of Double  buffer mode) </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S6M1AR >> 0) & 0xFFFFFFFF), ((DMA2_S6M1AR = (DMA2_S6M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S6M1AR  ----------------------------------
// SVD Line: 11482

//  <rtree> SFDITEM_REG__DMA2_S6M1AR
//    <name> S6M1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264B0) stream x memory 1 address  register </i>
//    <loc> ( (unsigned int)((DMA2_S6M1AR >> 0) & 0xFFFFFFFF), ((DMA2_S6M1AR = (DMA2_S6M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S6M1AR_M1A </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S6FCR  -------------------------------
// SVD Line: 11501

unsigned int DMA2_S6FCR __AT (0x400264B4);



// -------------------------------  Field Item: DMA2_S6FCR_FEIE  ----------------------------------
// SVD Line: 11509

//  <item> SFDITEM_FIELD__DMA2_S6FCR_FEIE
//    <name> FEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400264B4) FIFO error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S6FCR ) </loc>
//      <o.7..7> FEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S6FCR_FS  -----------------------------------
// SVD Line: 11517

//  <item> SFDITEM_FIELD__DMA2_S6FCR_FS
//    <name> FS </name>
//    <r> 
//    <i> [Bits 5..3] RO (@ 0x400264B4) FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S6FCR >> 3) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S6FCR_DMDIS  ----------------------------------
// SVD Line: 11524

//  <item> SFDITEM_FIELD__DMA2_S6FCR_DMDIS
//    <name> DMDIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400264B4) Direct mode disable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S6FCR ) </loc>
//      <o.2..2> DMDIS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S6FCR_FTH  -----------------------------------
// SVD Line: 11531

//  <item> SFDITEM_FIELD__DMA2_S6FCR_FTH
//    <name> FTH </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400264B4) FIFO threshold selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S6FCR >> 0) & 0x3), ((DMA2_S6FCR = (DMA2_S6FCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S6FCR  -----------------------------------
// SVD Line: 11501

//  <rtree> SFDITEM_REG__DMA2_S6FCR
//    <name> S6FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264B4) stream x FIFO control register </i>
//    <loc> ( (unsigned int)((DMA2_S6FCR >> 0) & 0xFFFFFFFF), ((DMA2_S6FCR = (DMA2_S6FCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S6FCR_FEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S6FCR_FS </item>
//    <item> SFDITEM_FIELD__DMA2_S6FCR_DMDIS </item>
//    <item> SFDITEM_FIELD__DMA2_S6FCR_FTH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S7CR  --------------------------------
// SVD Line: 11540

unsigned int DMA2_S7CR __AT (0x400264B8);



// -------------------------------  Field Item: DMA2_S7CR_CHSEL  ----------------------------------
// SVD Line: 11550

//  <item> SFDITEM_FIELD__DMA2_S7CR_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x400264B8) Channel selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S7CR >> 25) & 0x7), ((DMA2_S7CR = (DMA2_S7CR & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S7CR_MBURST  ----------------------------------
// SVD Line: 11556

//  <item> SFDITEM_FIELD__DMA2_S7CR_MBURST
//    <name> MBURST </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x400264B8) Memory burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S7CR >> 23) & 0x3), ((DMA2_S7CR = (DMA2_S7CR & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S7CR_PBURST  ----------------------------------
// SVD Line: 11563

//  <item> SFDITEM_FIELD__DMA2_S7CR_PBURST
//    <name> PBURST </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x400264B8) Peripheral burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S7CR >> 21) & 0x3), ((DMA2_S7CR = (DMA2_S7CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S7CR_ACK  -----------------------------------
// SVD Line: 11570

//  <item> SFDITEM_FIELD__DMA2_S7CR_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400264B8) ACK </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S7CR ) </loc>
//      <o.20..20> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S7CR_CT  ------------------------------------
// SVD Line: 11576

//  <item> SFDITEM_FIELD__DMA2_S7CR_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400264B8) Current target (only in double buffer  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S7CR ) </loc>
//      <o.19..19> CT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S7CR_DBM  -----------------------------------
// SVD Line: 11583

//  <item> SFDITEM_FIELD__DMA2_S7CR_DBM
//    <name> DBM </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400264B8) Double buffer mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S7CR ) </loc>
//      <o.18..18> DBM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S7CR_PL  ------------------------------------
// SVD Line: 11589

//  <item> SFDITEM_FIELD__DMA2_S7CR_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x400264B8) Priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S7CR >> 16) & 0x3), ((DMA2_S7CR = (DMA2_S7CR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S7CR_PINCOS  ----------------------------------
// SVD Line: 11595

//  <item> SFDITEM_FIELD__DMA2_S7CR_PINCOS
//    <name> PINCOS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400264B8) Peripheral increment offset  size </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S7CR ) </loc>
//      <o.15..15> PINCOS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S7CR_MSIZE  ----------------------------------
// SVD Line: 11602

//  <item> SFDITEM_FIELD__DMA2_S7CR_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x400264B8) Memory data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S7CR >> 13) & 0x3), ((DMA2_S7CR = (DMA2_S7CR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S7CR_PSIZE  ----------------------------------
// SVD Line: 11608

//  <item> SFDITEM_FIELD__DMA2_S7CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x400264B8) Peripheral data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S7CR >> 11) & 0x3), ((DMA2_S7CR = (DMA2_S7CR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S7CR_MINC  -----------------------------------
// SVD Line: 11614

//  <item> SFDITEM_FIELD__DMA2_S7CR_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400264B8) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S7CR ) </loc>
//      <o.10..10> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S7CR_PINC  -----------------------------------
// SVD Line: 11620

//  <item> SFDITEM_FIELD__DMA2_S7CR_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400264B8) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S7CR ) </loc>
//      <o.9..9> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S7CR_CIRC  -----------------------------------
// SVD Line: 11626

//  <item> SFDITEM_FIELD__DMA2_S7CR_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400264B8) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S7CR ) </loc>
//      <o.8..8> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S7CR_DIR  -----------------------------------
// SVD Line: 11632

//  <item> SFDITEM_FIELD__DMA2_S7CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x400264B8) Data transfer direction </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S7CR >> 6) & 0x3), ((DMA2_S7CR = (DMA2_S7CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S7CR_PFCTRL  ----------------------------------
// SVD Line: 11638

//  <item> SFDITEM_FIELD__DMA2_S7CR_PFCTRL
//    <name> PFCTRL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400264B8) Peripheral flow controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S7CR ) </loc>
//      <o.5..5> PFCTRL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S7CR_TCIE  -----------------------------------
// SVD Line: 11644

//  <item> SFDITEM_FIELD__DMA2_S7CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400264B8) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S7CR ) </loc>
//      <o.4..4> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S7CR_HTIE  -----------------------------------
// SVD Line: 11651

//  <item> SFDITEM_FIELD__DMA2_S7CR_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400264B8) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S7CR ) </loc>
//      <o.3..3> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S7CR_TEIE  -----------------------------------
// SVD Line: 11658

//  <item> SFDITEM_FIELD__DMA2_S7CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400264B8) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S7CR ) </loc>
//      <o.2..2> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S7CR_DMEIE  ----------------------------------
// SVD Line: 11665

//  <item> SFDITEM_FIELD__DMA2_S7CR_DMEIE
//    <name> DMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400264B8) Direct mode error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S7CR ) </loc>
//      <o.1..1> DMEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S7CR_EN  ------------------------------------
// SVD Line: 11672

//  <item> SFDITEM_FIELD__DMA2_S7CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400264B8) Stream enable / flag stream ready when  read low </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S7CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA2_S7CR  -----------------------------------
// SVD Line: 11540

//  <rtree> SFDITEM_REG__DMA2_S7CR
//    <name> S7CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264B8) stream x configuration  register </i>
//    <loc> ( (unsigned int)((DMA2_S7CR >> 0) & 0xFFFFFFFF), ((DMA2_S7CR = (DMA2_S7CR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S7CR_CHSEL </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_MBURST </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_PBURST </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_ACK </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_CT </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_DBM </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_PL </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_PINCOS </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_MINC </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_PINC </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_CIRC </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_DIR </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_PFCTRL </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_TCIE </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_HTIE </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_TEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_DMEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S7NDTR  -------------------------------
// SVD Line: 11681

unsigned int DMA2_S7NDTR __AT (0x400264BC);



// -------------------------------  Field Item: DMA2_S7NDTR_NDT  ----------------------------------
// SVD Line: 11691

//  <item> SFDITEM_FIELD__DMA2_S7NDTR_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x400264BC) Number of data items to  transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA2_S7NDTR >> 0) & 0xFFFF), ((DMA2_S7NDTR = (DMA2_S7NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S7NDTR  ----------------------------------
// SVD Line: 11681

//  <rtree> SFDITEM_REG__DMA2_S7NDTR
//    <name> S7NDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264BC) stream x number of data  register </i>
//    <loc> ( (unsigned int)((DMA2_S7NDTR >> 0) & 0xFFFFFFFF), ((DMA2_S7NDTR = (DMA2_S7NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S7NDTR_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S7PAR  -------------------------------
// SVD Line: 11700

unsigned int DMA2_S7PAR __AT (0x400264C0);



// --------------------------------  Field Item: DMA2_S7PAR_PA  -----------------------------------
// SVD Line: 11710

//  <item> SFDITEM_FIELD__DMA2_S7PAR_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264C0) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S7PAR >> 0) & 0xFFFFFFFF), ((DMA2_S7PAR = (DMA2_S7PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S7PAR  -----------------------------------
// SVD Line: 11700

//  <rtree> SFDITEM_REG__DMA2_S7PAR
//    <name> S7PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264C0) stream x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA2_S7PAR >> 0) & 0xFFFFFFFF), ((DMA2_S7PAR = (DMA2_S7PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S7PAR_PA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S7M0AR  -------------------------------
// SVD Line: 11718

unsigned int DMA2_S7M0AR __AT (0x400264C4);



// -------------------------------  Field Item: DMA2_S7M0AR_M0A  ----------------------------------
// SVD Line: 11728

//  <item> SFDITEM_FIELD__DMA2_S7M0AR_M0A
//    <name> M0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264C4) Memory 0 address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S7M0AR >> 0) & 0xFFFFFFFF), ((DMA2_S7M0AR = (DMA2_S7M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S7M0AR  ----------------------------------
// SVD Line: 11718

//  <rtree> SFDITEM_REG__DMA2_S7M0AR
//    <name> S7M0AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264C4) stream x memory 0 address  register </i>
//    <loc> ( (unsigned int)((DMA2_S7M0AR >> 0) & 0xFFFFFFFF), ((DMA2_S7M0AR = (DMA2_S7M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S7M0AR_M0A </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S7M1AR  -------------------------------
// SVD Line: 11736

unsigned int DMA2_S7M1AR __AT (0x400264C8);



// -------------------------------  Field Item: DMA2_S7M1AR_M1A  ----------------------------------
// SVD Line: 11746

//  <item> SFDITEM_FIELD__DMA2_S7M1AR_M1A
//    <name> M1A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264C8) Memory 1 address (used in case of Double  buffer mode) </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S7M1AR >> 0) & 0xFFFFFFFF), ((DMA2_S7M1AR = (DMA2_S7M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S7M1AR  ----------------------------------
// SVD Line: 11736

//  <rtree> SFDITEM_REG__DMA2_S7M1AR
//    <name> S7M1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264C8) stream x memory 1 address  register </i>
//    <loc> ( (unsigned int)((DMA2_S7M1AR >> 0) & 0xFFFFFFFF), ((DMA2_S7M1AR = (DMA2_S7M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S7M1AR_M1A </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S7FCR  -------------------------------
// SVD Line: 11755

unsigned int DMA2_S7FCR __AT (0x400264CC);



// -------------------------------  Field Item: DMA2_S7FCR_FEIE  ----------------------------------
// SVD Line: 11763

//  <item> SFDITEM_FIELD__DMA2_S7FCR_FEIE
//    <name> FEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400264CC) FIFO error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S7FCR ) </loc>
//      <o.7..7> FEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S7FCR_FS  -----------------------------------
// SVD Line: 11771

//  <item> SFDITEM_FIELD__DMA2_S7FCR_FS
//    <name> FS </name>
//    <r> 
//    <i> [Bits 5..3] RO (@ 0x400264CC) FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S7FCR >> 3) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S7FCR_DMDIS  ----------------------------------
// SVD Line: 11778

//  <item> SFDITEM_FIELD__DMA2_S7FCR_DMDIS
//    <name> DMDIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400264CC) Direct mode disable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S7FCR ) </loc>
//      <o.2..2> DMDIS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S7FCR_FTH  -----------------------------------
// SVD Line: 11785

//  <item> SFDITEM_FIELD__DMA2_S7FCR_FTH
//    <name> FTH </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400264CC) FIFO threshold selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S7FCR >> 0) & 0x3), ((DMA2_S7FCR = (DMA2_S7FCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S7FCR  -----------------------------------
// SVD Line: 11755

//  <rtree> SFDITEM_REG__DMA2_S7FCR
//    <name> S7FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264CC) stream x FIFO control register </i>
//    <loc> ( (unsigned int)((DMA2_S7FCR >> 0) & 0xFFFFFFFF), ((DMA2_S7FCR = (DMA2_S7FCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S7FCR_FEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S7FCR_FS </item>
//    <item> SFDITEM_FIELD__DMA2_S7FCR_DMDIS </item>
//    <item> SFDITEM_FIELD__DMA2_S7FCR_FTH </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: DMA2  -------------------------------------
// SVD Line: 9151

//  <view> DMA2
//    <name> DMA2 </name>
//    <item> SFDITEM_REG__DMA2_LISR </item>
//    <item> SFDITEM_REG__DMA2_HISR </item>
//    <item> SFDITEM_REG__DMA2_LIFCR </item>
//    <item> SFDITEM_REG__DMA2_HIFCR </item>
//    <item> SFDITEM_REG__DMA2_S0CR </item>
//    <item> SFDITEM_REG__DMA2_S0NDTR </item>
//    <item> SFDITEM_REG__DMA2_S0PAR </item>
//    <item> SFDITEM_REG__DMA2_S0M0AR </item>
//    <item> SFDITEM_REG__DMA2_S0M1AR </item>
//    <item> SFDITEM_REG__DMA2_S0FCR </item>
//    <item> SFDITEM_REG__DMA2_S1CR </item>
//    <item> SFDITEM_REG__DMA2_S1NDTR </item>
//    <item> SFDITEM_REG__DMA2_S1PAR </item>
//    <item> SFDITEM_REG__DMA2_S1M0AR </item>
//    <item> SFDITEM_REG__DMA2_S1M1AR </item>
//    <item> SFDITEM_REG__DMA2_S1FCR </item>
//    <item> SFDITEM_REG__DMA2_S2CR </item>
//    <item> SFDITEM_REG__DMA2_S2NDTR </item>
//    <item> SFDITEM_REG__DMA2_S2PAR </item>
//    <item> SFDITEM_REG__DMA2_S2M0AR </item>
//    <item> SFDITEM_REG__DMA2_S2M1AR </item>
//    <item> SFDITEM_REG__DMA2_S2FCR </item>
//    <item> SFDITEM_REG__DMA2_S3CR </item>
//    <item> SFDITEM_REG__DMA2_S3NDTR </item>
//    <item> SFDITEM_REG__DMA2_S3PAR </item>
//    <item> SFDITEM_REG__DMA2_S3M0AR </item>
//    <item> SFDITEM_REG__DMA2_S3M1AR </item>
//    <item> SFDITEM_REG__DMA2_S3FCR </item>
//    <item> SFDITEM_REG__DMA2_S4CR </item>
//    <item> SFDITEM_REG__DMA2_S4NDTR </item>
//    <item> SFDITEM_REG__DMA2_S4PAR </item>
//    <item> SFDITEM_REG__DMA2_S4M0AR </item>
//    <item> SFDITEM_REG__DMA2_S4M1AR </item>
//    <item> SFDITEM_REG__DMA2_S4FCR </item>
//    <item> SFDITEM_REG__DMA2_S5CR </item>
//    <item> SFDITEM_REG__DMA2_S5NDTR </item>
//    <item> SFDITEM_REG__DMA2_S5PAR </item>
//    <item> SFDITEM_REG__DMA2_S5M0AR </item>
//    <item> SFDITEM_REG__DMA2_S5M1AR </item>
//    <item> SFDITEM_REG__DMA2_S5FCR </item>
//    <item> SFDITEM_REG__DMA2_S6CR </item>
//    <item> SFDITEM_REG__DMA2_S6NDTR </item>
//    <item> SFDITEM_REG__DMA2_S6PAR </item>
//    <item> SFDITEM_REG__DMA2_S6M0AR </item>
//    <item> SFDITEM_REG__DMA2_S6M1AR </item>
//    <item> SFDITEM_REG__DMA2_S6FCR </item>
//    <item> SFDITEM_REG__DMA2_S7CR </item>
//    <item> SFDITEM_REG__DMA2_S7NDTR </item>
//    <item> SFDITEM_REG__DMA2_S7PAR </item>
//    <item> SFDITEM_REG__DMA2_S7M0AR </item>
//    <item> SFDITEM_REG__DMA2_S7M1AR </item>
//    <item> SFDITEM_REG__DMA2_S7FCR </item>
//  </view>
//  


// ----------------------------  Register Item Address: DMA1_LISR  --------------------------------
// SVD Line: 9162

unsigned int DMA1_LISR __AT (0x40026000);



// -------------------------------  Field Item: DMA1_LISR_TCIF3  ----------------------------------
// SVD Line: 9171

//  <item> SFDITEM_FIELD__DMA1_LISR_TCIF3
//    <name> TCIF3 </name>
//    <r> 
//    <i> [Bit 27] RO (@ 0x40026000) Stream x transfer complete interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.27..27> TCIF3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_LISR_HTIF3  ----------------------------------
// SVD Line: 9178

//  <item> SFDITEM_FIELD__DMA1_LISR_HTIF3
//    <name> HTIF3 </name>
//    <r> 
//    <i> [Bit 26] RO (@ 0x40026000) Stream x half transfer interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.26..26> HTIF3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_LISR_TEIF3  ----------------------------------
// SVD Line: 9185

//  <item> SFDITEM_FIELD__DMA1_LISR_TEIF3
//    <name> TEIF3 </name>
//    <r> 
//    <i> [Bit 25] RO (@ 0x40026000) Stream x transfer error interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.25..25> TEIF3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LISR_DMEIF3  ----------------------------------
// SVD Line: 9192

//  <item> SFDITEM_FIELD__DMA1_LISR_DMEIF3
//    <name> DMEIF3 </name>
//    <r> 
//    <i> [Bit 24] RO (@ 0x40026000) Stream x direct mode error interrupt  flag (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.24..24> DMEIF3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_LISR_FEIF3  ----------------------------------
// SVD Line: 9199

//  <item> SFDITEM_FIELD__DMA1_LISR_FEIF3
//    <name> FEIF3 </name>
//    <r> 
//    <i> [Bit 22] RO (@ 0x40026000) Stream x FIFO error interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.22..22> FEIF3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_LISR_TCIF2  ----------------------------------
// SVD Line: 9206

//  <item> SFDITEM_FIELD__DMA1_LISR_TCIF2
//    <name> TCIF2 </name>
//    <r> 
//    <i> [Bit 21] RO (@ 0x40026000) Stream x transfer complete interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.21..21> TCIF2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_LISR_HTIF2  ----------------------------------
// SVD Line: 9213

//  <item> SFDITEM_FIELD__DMA1_LISR_HTIF2
//    <name> HTIF2 </name>
//    <r> 
//    <i> [Bit 20] RO (@ 0x40026000) Stream x half transfer interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.20..20> HTIF2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_LISR_TEIF2  ----------------------------------
// SVD Line: 9220

//  <item> SFDITEM_FIELD__DMA1_LISR_TEIF2
//    <name> TEIF2 </name>
//    <r> 
//    <i> [Bit 19] RO (@ 0x40026000) Stream x transfer error interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.19..19> TEIF2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LISR_DMEIF2  ----------------------------------
// SVD Line: 9227

//  <item> SFDITEM_FIELD__DMA1_LISR_DMEIF2
//    <name> DMEIF2 </name>
//    <r> 
//    <i> [Bit 18] RO (@ 0x40026000) Stream x direct mode error interrupt  flag (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.18..18> DMEIF2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_LISR_FEIF2  ----------------------------------
// SVD Line: 9234

//  <item> SFDITEM_FIELD__DMA1_LISR_FEIF2
//    <name> FEIF2 </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x40026000) Stream x FIFO error interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.16..16> FEIF2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_LISR_TCIF1  ----------------------------------
// SVD Line: 9241

//  <item> SFDITEM_FIELD__DMA1_LISR_TCIF1
//    <name> TCIF1 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40026000) Stream x transfer complete interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.11..11> TCIF1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_LISR_HTIF1  ----------------------------------
// SVD Line: 9248

//  <item> SFDITEM_FIELD__DMA1_LISR_HTIF1
//    <name> HTIF1 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40026000) Stream x half transfer interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.10..10> HTIF1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_LISR_TEIF1  ----------------------------------
// SVD Line: 9255

//  <item> SFDITEM_FIELD__DMA1_LISR_TEIF1
//    <name> TEIF1 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40026000) Stream x transfer error interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.9..9> TEIF1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LISR_DMEIF1  ----------------------------------
// SVD Line: 9262

//  <item> SFDITEM_FIELD__DMA1_LISR_DMEIF1
//    <name> DMEIF1 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40026000) Stream x direct mode error interrupt  flag (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.8..8> DMEIF1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_LISR_FEIF1  ----------------------------------
// SVD Line: 9269

//  <item> SFDITEM_FIELD__DMA1_LISR_FEIF1
//    <name> FEIF1 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40026000) Stream x FIFO error interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.6..6> FEIF1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_LISR_TCIF0  ----------------------------------
// SVD Line: 9276

//  <item> SFDITEM_FIELD__DMA1_LISR_TCIF0
//    <name> TCIF0 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40026000) Stream x transfer complete interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.5..5> TCIF0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_LISR_HTIF0  ----------------------------------
// SVD Line: 9283

//  <item> SFDITEM_FIELD__DMA1_LISR_HTIF0
//    <name> HTIF0 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40026000) Stream x half transfer interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.4..4> HTIF0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_LISR_TEIF0  ----------------------------------
// SVD Line: 9290

//  <item> SFDITEM_FIELD__DMA1_LISR_TEIF0
//    <name> TEIF0 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40026000) Stream x transfer error interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.3..3> TEIF0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LISR_DMEIF0  ----------------------------------
// SVD Line: 9297

//  <item> SFDITEM_FIELD__DMA1_LISR_DMEIF0
//    <name> DMEIF0 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40026000) Stream x direct mode error interrupt  flag (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.2..2> DMEIF0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_LISR_FEIF0  ----------------------------------
// SVD Line: 9304

//  <item> SFDITEM_FIELD__DMA1_LISR_FEIF0
//    <name> FEIF0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40026000) Stream x FIFO error interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.0..0> FEIF0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA1_LISR  -----------------------------------
// SVD Line: 9162

//  <rtree> SFDITEM_REG__DMA1_LISR
//    <name> LISR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40026000) low interrupt status register </i>
//    <loc> ( (unsigned int)((DMA1_LISR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__DMA1_LISR_TCIF3 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_HTIF3 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_TEIF3 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_DMEIF3 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_FEIF3 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_TCIF2 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_HTIF2 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_TEIF2 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_DMEIF2 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_FEIF2 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_TCIF1 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_HTIF1 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_TEIF1 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_DMEIF1 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_FEIF1 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_TCIF0 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_HTIF0 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_TEIF0 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_DMEIF0 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_FEIF0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_HISR  --------------------------------
// SVD Line: 9313

unsigned int DMA1_HISR __AT (0x40026004);



// -------------------------------  Field Item: DMA1_HISR_TCIF7  ----------------------------------
// SVD Line: 9322

//  <item> SFDITEM_FIELD__DMA1_HISR_TCIF7
//    <name> TCIF7 </name>
//    <r> 
//    <i> [Bit 27] RO (@ 0x40026004) Stream x transfer complete interrupt  flag (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.27..27> TCIF7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_HISR_HTIF7  ----------------------------------
// SVD Line: 9329

//  <item> SFDITEM_FIELD__DMA1_HISR_HTIF7
//    <name> HTIF7 </name>
//    <r> 
//    <i> [Bit 26] RO (@ 0x40026004) Stream x half transfer interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.26..26> HTIF7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_HISR_TEIF7  ----------------------------------
// SVD Line: 9336

//  <item> SFDITEM_FIELD__DMA1_HISR_TEIF7
//    <name> TEIF7 </name>
//    <r> 
//    <i> [Bit 25] RO (@ 0x40026004) Stream x transfer error interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.25..25> TEIF7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HISR_DMEIF7  ----------------------------------
// SVD Line: 9343

//  <item> SFDITEM_FIELD__DMA1_HISR_DMEIF7
//    <name> DMEIF7 </name>
//    <r> 
//    <i> [Bit 24] RO (@ 0x40026004) Stream x direct mode error interrupt  flag (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.24..24> DMEIF7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_HISR_FEIF7  ----------------------------------
// SVD Line: 9350

//  <item> SFDITEM_FIELD__DMA1_HISR_FEIF7
//    <name> FEIF7 </name>
//    <r> 
//    <i> [Bit 22] RO (@ 0x40026004) Stream x FIFO error interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.22..22> FEIF7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_HISR_TCIF6  ----------------------------------
// SVD Line: 9357

//  <item> SFDITEM_FIELD__DMA1_HISR_TCIF6
//    <name> TCIF6 </name>
//    <r> 
//    <i> [Bit 21] RO (@ 0x40026004) Stream x transfer complete interrupt  flag (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.21..21> TCIF6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_HISR_HTIF6  ----------------------------------
// SVD Line: 9364

//  <item> SFDITEM_FIELD__DMA1_HISR_HTIF6
//    <name> HTIF6 </name>
//    <r> 
//    <i> [Bit 20] RO (@ 0x40026004) Stream x half transfer interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.20..20> HTIF6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_HISR_TEIF6  ----------------------------------
// SVD Line: 9371

//  <item> SFDITEM_FIELD__DMA1_HISR_TEIF6
//    <name> TEIF6 </name>
//    <r> 
//    <i> [Bit 19] RO (@ 0x40026004) Stream x transfer error interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.19..19> TEIF6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HISR_DMEIF6  ----------------------------------
// SVD Line: 9378

//  <item> SFDITEM_FIELD__DMA1_HISR_DMEIF6
//    <name> DMEIF6 </name>
//    <r> 
//    <i> [Bit 18] RO (@ 0x40026004) Stream x direct mode error interrupt  flag (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.18..18> DMEIF6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_HISR_FEIF6  ----------------------------------
// SVD Line: 9385

//  <item> SFDITEM_FIELD__DMA1_HISR_FEIF6
//    <name> FEIF6 </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x40026004) Stream x FIFO error interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.16..16> FEIF6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_HISR_TCIF5  ----------------------------------
// SVD Line: 9392

//  <item> SFDITEM_FIELD__DMA1_HISR_TCIF5
//    <name> TCIF5 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40026004) Stream x transfer complete interrupt  flag (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.11..11> TCIF5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_HISR_HTIF5  ----------------------------------
// SVD Line: 9399

//  <item> SFDITEM_FIELD__DMA1_HISR_HTIF5
//    <name> HTIF5 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40026004) Stream x half transfer interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.10..10> HTIF5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_HISR_TEIF5  ----------------------------------
// SVD Line: 9406

//  <item> SFDITEM_FIELD__DMA1_HISR_TEIF5
//    <name> TEIF5 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40026004) Stream x transfer error interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.9..9> TEIF5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HISR_DMEIF5  ----------------------------------
// SVD Line: 9413

//  <item> SFDITEM_FIELD__DMA1_HISR_DMEIF5
//    <name> DMEIF5 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40026004) Stream x direct mode error interrupt  flag (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.8..8> DMEIF5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_HISR_FEIF5  ----------------------------------
// SVD Line: 9420

//  <item> SFDITEM_FIELD__DMA1_HISR_FEIF5
//    <name> FEIF5 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40026004) Stream x FIFO error interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.6..6> FEIF5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_HISR_TCIF4  ----------------------------------
// SVD Line: 9427

//  <item> SFDITEM_FIELD__DMA1_HISR_TCIF4
//    <name> TCIF4 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40026004) Stream x transfer complete interrupt  flag (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.5..5> TCIF4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_HISR_HTIF4  ----------------------------------
// SVD Line: 9434

//  <item> SFDITEM_FIELD__DMA1_HISR_HTIF4
//    <name> HTIF4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40026004) Stream x half transfer interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.4..4> HTIF4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_HISR_TEIF4  ----------------------------------
// SVD Line: 9441

//  <item> SFDITEM_FIELD__DMA1_HISR_TEIF4
//    <name> TEIF4 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40026004) Stream x transfer error interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.3..3> TEIF4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HISR_DMEIF4  ----------------------------------
// SVD Line: 9448

//  <item> SFDITEM_FIELD__DMA1_HISR_DMEIF4
//    <name> DMEIF4 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40026004) Stream x direct mode error interrupt  flag (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.2..2> DMEIF4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_HISR_FEIF4  ----------------------------------
// SVD Line: 9455

//  <item> SFDITEM_FIELD__DMA1_HISR_FEIF4
//    <name> FEIF4 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40026004) Stream x FIFO error interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.0..0> FEIF4
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA1_HISR  -----------------------------------
// SVD Line: 9313

//  <rtree> SFDITEM_REG__DMA1_HISR
//    <name> HISR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40026004) high interrupt status register </i>
//    <loc> ( (unsigned int)((DMA1_HISR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__DMA1_HISR_TCIF7 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_HTIF7 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_TEIF7 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_DMEIF7 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_FEIF7 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_TCIF6 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_HTIF6 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_TEIF6 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_DMEIF6 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_FEIF6 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_TCIF5 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_HTIF5 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_TEIF5 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_DMEIF5 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_FEIF5 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_TCIF4 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_HTIF4 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_TEIF4 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_DMEIF4 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_FEIF4 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_LIFCR  -------------------------------
// SVD Line: 9464

unsigned int DMA1_LIFCR __AT (0x40026008);



// ------------------------------  Field Item: DMA1_LIFCR_CTCIF3  ---------------------------------
// SVD Line: 9474

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CTCIF3
//    <name> CTCIF3 </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x40026008) Stream x clear transfer complete  interrupt flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.27..27> CTCIF3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LIFCR_CHTIF3  ---------------------------------
// SVD Line: 9481

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CHTIF3
//    <name> CHTIF3 </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x40026008) Stream x clear half transfer interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.26..26> CHTIF3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LIFCR_CTEIF3  ---------------------------------
// SVD Line: 9488

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CTEIF3
//    <name> CTEIF3 </name>
//    <w> 
//    <i> [Bit 25] WO (@ 0x40026008) Stream x clear transfer error interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.25..25> CTEIF3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA1_LIFCR_CDMEIF3  ---------------------------------
// SVD Line: 9495

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CDMEIF3
//    <name> CDMEIF3 </name>
//    <w> 
//    <i> [Bit 24] WO (@ 0x40026008) Stream x clear direct mode error  interrupt flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.24..24> CDMEIF3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LIFCR_CFEIF3  ---------------------------------
// SVD Line: 9502

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CFEIF3
//    <name> CFEIF3 </name>
//    <w> 
//    <i> [Bit 22] WO (@ 0x40026008) Stream x clear FIFO error interrupt flag  (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.22..22> CFEIF3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LIFCR_CTCIF2  ---------------------------------
// SVD Line: 9509

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CTCIF2
//    <name> CTCIF2 </name>
//    <w> 
//    <i> [Bit 21] WO (@ 0x40026008) Stream x clear transfer complete  interrupt flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.21..21> CTCIF2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LIFCR_CHTIF2  ---------------------------------
// SVD Line: 9516

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CHTIF2
//    <name> CHTIF2 </name>
//    <w> 
//    <i> [Bit 20] WO (@ 0x40026008) Stream x clear half transfer interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.20..20> CHTIF2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LIFCR_CTEIF2  ---------------------------------
// SVD Line: 9523

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CTEIF2
//    <name> CTEIF2 </name>
//    <w> 
//    <i> [Bit 19] WO (@ 0x40026008) Stream x clear transfer error interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.19..19> CTEIF2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA1_LIFCR_CDMEIF2  ---------------------------------
// SVD Line: 9530

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CDMEIF2
//    <name> CDMEIF2 </name>
//    <w> 
//    <i> [Bit 18] WO (@ 0x40026008) Stream x clear direct mode error  interrupt flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.18..18> CDMEIF2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LIFCR_CFEIF2  ---------------------------------
// SVD Line: 9537

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CFEIF2
//    <name> CFEIF2 </name>
//    <w> 
//    <i> [Bit 16] WO (@ 0x40026008) Stream x clear FIFO error interrupt flag  (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.16..16> CFEIF2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LIFCR_CTCIF1  ---------------------------------
// SVD Line: 9544

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CTCIF1
//    <name> CTCIF1 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x40026008) Stream x clear transfer complete  interrupt flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.11..11> CTCIF1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LIFCR_CHTIF1  ---------------------------------
// SVD Line: 9551

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CHTIF1
//    <name> CHTIF1 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x40026008) Stream x clear half transfer interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.10..10> CHTIF1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LIFCR_CTEIF1  ---------------------------------
// SVD Line: 9558

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CTEIF1
//    <name> CTEIF1 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x40026008) Stream x clear transfer error interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.9..9> CTEIF1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA1_LIFCR_CDMEIF1  ---------------------------------
// SVD Line: 9565

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CDMEIF1
//    <name> CDMEIF1 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40026008) Stream x clear direct mode error  interrupt flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.8..8> CDMEIF1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LIFCR_CFEIF1  ---------------------------------
// SVD Line: 9572

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CFEIF1
//    <name> CFEIF1 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40026008) Stream x clear FIFO error interrupt flag  (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.6..6> CFEIF1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LIFCR_CTCIF0  ---------------------------------
// SVD Line: 9579

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CTCIF0
//    <name> CTCIF0 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40026008) Stream x clear transfer complete  interrupt flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.5..5> CTCIF0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LIFCR_CHTIF0  ---------------------------------
// SVD Line: 9586

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CHTIF0
//    <name> CHTIF0 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40026008) Stream x clear half transfer interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.4..4> CHTIF0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LIFCR_CTEIF0  ---------------------------------
// SVD Line: 9593

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CTEIF0
//    <name> CTEIF0 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40026008) Stream x clear transfer error interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.3..3> CTEIF0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA1_LIFCR_CDMEIF0  ---------------------------------
// SVD Line: 9600

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CDMEIF0
//    <name> CDMEIF0 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40026008) Stream x clear direct mode error  interrupt flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.2..2> CDMEIF0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LIFCR_CFEIF0  ---------------------------------
// SVD Line: 9607

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CFEIF0
//    <name> CFEIF0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40026008) Stream x clear FIFO error interrupt flag  (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.0..0> CFEIF0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_LIFCR  -----------------------------------
// SVD Line: 9464

//  <rtree> SFDITEM_REG__DMA1_LIFCR
//    <name> LIFCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40026008) low interrupt flag clear  register </i>
//    <loc> ( (unsigned int)((DMA1_LIFCR >> 0) & 0xFFFFFFFF), ((DMA1_LIFCR = (DMA1_LIFCR & ~(0xF7D0F7DUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF7D0F7D) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CTCIF3 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CHTIF3 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CTEIF3 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CDMEIF3 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CFEIF3 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CTCIF2 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CHTIF2 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CTEIF2 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CDMEIF2 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CFEIF2 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CTCIF1 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CHTIF1 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CTEIF1 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CDMEIF1 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CFEIF1 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CTCIF0 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CHTIF0 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CTEIF0 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CDMEIF0 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CFEIF0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_HIFCR  -------------------------------
// SVD Line: 9616

unsigned int DMA1_HIFCR __AT (0x4002600C);



// ------------------------------  Field Item: DMA1_HIFCR_CTCIF7  ---------------------------------
// SVD Line: 9626

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CTCIF7
//    <name> CTCIF7 </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x4002600C) Stream x clear transfer complete  interrupt flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.27..27> CTCIF7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HIFCR_CHTIF7  ---------------------------------
// SVD Line: 9633

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CHTIF7
//    <name> CHTIF7 </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x4002600C) Stream x clear half transfer interrupt  flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.26..26> CHTIF7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HIFCR_CTEIF7  ---------------------------------
// SVD Line: 9640

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CTEIF7
//    <name> CTEIF7 </name>
//    <w> 
//    <i> [Bit 25] WO (@ 0x4002600C) Stream x clear transfer error interrupt  flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.25..25> CTEIF7
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA1_HIFCR_CDMEIF7  ---------------------------------
// SVD Line: 9647

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CDMEIF7
//    <name> CDMEIF7 </name>
//    <w> 
//    <i> [Bit 24] WO (@ 0x4002600C) Stream x clear direct mode error  interrupt flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.24..24> CDMEIF7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HIFCR_CFEIF7  ---------------------------------
// SVD Line: 9654

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CFEIF7
//    <name> CFEIF7 </name>
//    <w> 
//    <i> [Bit 22] WO (@ 0x4002600C) Stream x clear FIFO error interrupt flag  (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.22..22> CFEIF7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HIFCR_CTCIF6  ---------------------------------
// SVD Line: 9661

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CTCIF6
//    <name> CTCIF6 </name>
//    <w> 
//    <i> [Bit 21] WO (@ 0x4002600C) Stream x clear transfer complete  interrupt flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.21..21> CTCIF6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HIFCR_CHTIF6  ---------------------------------
// SVD Line: 9668

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CHTIF6
//    <name> CHTIF6 </name>
//    <w> 
//    <i> [Bit 20] WO (@ 0x4002600C) Stream x clear half transfer interrupt  flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.20..20> CHTIF6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HIFCR_CTEIF6  ---------------------------------
// SVD Line: 9675

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CTEIF6
//    <name> CTEIF6 </name>
//    <w> 
//    <i> [Bit 19] WO (@ 0x4002600C) Stream x clear transfer error interrupt  flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.19..19> CTEIF6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA1_HIFCR_CDMEIF6  ---------------------------------
// SVD Line: 9682

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CDMEIF6
//    <name> CDMEIF6 </name>
//    <w> 
//    <i> [Bit 18] WO (@ 0x4002600C) Stream x clear direct mode error  interrupt flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.18..18> CDMEIF6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HIFCR_CFEIF6  ---------------------------------
// SVD Line: 9689

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CFEIF6
//    <name> CFEIF6 </name>
//    <w> 
//    <i> [Bit 16] WO (@ 0x4002600C) Stream x clear FIFO error interrupt flag  (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.16..16> CFEIF6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HIFCR_CTCIF5  ---------------------------------
// SVD Line: 9696

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CTCIF5
//    <name> CTCIF5 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x4002600C) Stream x clear transfer complete  interrupt flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.11..11> CTCIF5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HIFCR_CHTIF5  ---------------------------------
// SVD Line: 9703

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CHTIF5
//    <name> CHTIF5 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x4002600C) Stream x clear half transfer interrupt  flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.10..10> CHTIF5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HIFCR_CTEIF5  ---------------------------------
// SVD Line: 9710

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CTEIF5
//    <name> CTEIF5 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x4002600C) Stream x clear transfer error interrupt  flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.9..9> CTEIF5
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA1_HIFCR_CDMEIF5  ---------------------------------
// SVD Line: 9717

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CDMEIF5
//    <name> CDMEIF5 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x4002600C) Stream x clear direct mode error  interrupt flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.8..8> CDMEIF5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HIFCR_CFEIF5  ---------------------------------
// SVD Line: 9724

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CFEIF5
//    <name> CFEIF5 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x4002600C) Stream x clear FIFO error interrupt flag  (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.6..6> CFEIF5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HIFCR_CTCIF4  ---------------------------------
// SVD Line: 9731

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CTCIF4
//    <name> CTCIF4 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x4002600C) Stream x clear transfer complete  interrupt flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.5..5> CTCIF4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HIFCR_CHTIF4  ---------------------------------
// SVD Line: 9738

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CHTIF4
//    <name> CHTIF4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x4002600C) Stream x clear half transfer interrupt  flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.4..4> CHTIF4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HIFCR_CTEIF4  ---------------------------------
// SVD Line: 9745

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CTEIF4
//    <name> CTEIF4 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x4002600C) Stream x clear transfer error interrupt  flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.3..3> CTEIF4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA1_HIFCR_CDMEIF4  ---------------------------------
// SVD Line: 9752

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CDMEIF4
//    <name> CDMEIF4 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x4002600C) Stream x clear direct mode error  interrupt flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.2..2> CDMEIF4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HIFCR_CFEIF4  ---------------------------------
// SVD Line: 9759

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CFEIF4
//    <name> CFEIF4 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x4002600C) Stream x clear FIFO error interrupt flag  (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.0..0> CFEIF4
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_HIFCR  -----------------------------------
// SVD Line: 9616

//  <rtree> SFDITEM_REG__DMA1_HIFCR
//    <name> HIFCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x4002600C) high interrupt flag clear  register </i>
//    <loc> ( (unsigned int)((DMA1_HIFCR >> 0) & 0xFFFFFFFF), ((DMA1_HIFCR = (DMA1_HIFCR & ~(0xF7D0F7DUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF7D0F7D) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CTCIF7 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CHTIF7 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CTEIF7 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CDMEIF7 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CFEIF7 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CTCIF6 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CHTIF6 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CTEIF6 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CDMEIF6 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CFEIF6 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CTCIF5 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CHTIF5 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CTEIF5 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CDMEIF5 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CFEIF5 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CTCIF4 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CHTIF4 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CTEIF4 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CDMEIF4 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CFEIF4 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S0CR  --------------------------------
// SVD Line: 9768

unsigned int DMA1_S0CR __AT (0x40026010);



// -------------------------------  Field Item: DMA1_S0CR_CHSEL  ----------------------------------
// SVD Line: 9778

//  <item> SFDITEM_FIELD__DMA1_S0CR_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x40026010) Channel selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S0CR >> 25) & 0x7), ((DMA1_S0CR = (DMA1_S0CR & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S0CR_MBURST  ----------------------------------
// SVD Line: 9784

//  <item> SFDITEM_FIELD__DMA1_S0CR_MBURST
//    <name> MBURST </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x40026010) Memory burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S0CR >> 23) & 0x3), ((DMA1_S0CR = (DMA1_S0CR & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S0CR_PBURST  ----------------------------------
// SVD Line: 9791

//  <item> SFDITEM_FIELD__DMA1_S0CR_PBURST
//    <name> PBURST </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x40026010) Peripheral burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S0CR >> 21) & 0x3), ((DMA1_S0CR = (DMA1_S0CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S0CR_CT  ------------------------------------
// SVD Line: 9798

//  <item> SFDITEM_FIELD__DMA1_S0CR_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40026010) Current target (only in double buffer  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S0CR ) </loc>
//      <o.19..19> CT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S0CR_DBM  -----------------------------------
// SVD Line: 9805

//  <item> SFDITEM_FIELD__DMA1_S0CR_DBM
//    <name> DBM </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40026010) Double buffer mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S0CR ) </loc>
//      <o.18..18> DBM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S0CR_PL  ------------------------------------
// SVD Line: 9811

//  <item> SFDITEM_FIELD__DMA1_S0CR_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40026010) Priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S0CR >> 16) & 0x3), ((DMA1_S0CR = (DMA1_S0CR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S0CR_PINCOS  ----------------------------------
// SVD Line: 9817

//  <item> SFDITEM_FIELD__DMA1_S0CR_PINCOS
//    <name> PINCOS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40026010) Peripheral increment offset  size </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S0CR ) </loc>
//      <o.15..15> PINCOS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S0CR_MSIZE  ----------------------------------
// SVD Line: 9824

//  <item> SFDITEM_FIELD__DMA1_S0CR_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x40026010) Memory data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S0CR >> 13) & 0x3), ((DMA1_S0CR = (DMA1_S0CR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S0CR_PSIZE  ----------------------------------
// SVD Line: 9830

//  <item> SFDITEM_FIELD__DMA1_S0CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x40026010) Peripheral data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S0CR >> 11) & 0x3), ((DMA1_S0CR = (DMA1_S0CR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S0CR_MINC  -----------------------------------
// SVD Line: 9836

//  <item> SFDITEM_FIELD__DMA1_S0CR_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40026010) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S0CR ) </loc>
//      <o.10..10> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S0CR_PINC  -----------------------------------
// SVD Line: 9842

//  <item> SFDITEM_FIELD__DMA1_S0CR_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40026010) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S0CR ) </loc>
//      <o.9..9> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S0CR_CIRC  -----------------------------------
// SVD Line: 9848

//  <item> SFDITEM_FIELD__DMA1_S0CR_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40026010) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S0CR ) </loc>
//      <o.8..8> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S0CR_DIR  -----------------------------------
// SVD Line: 9854

//  <item> SFDITEM_FIELD__DMA1_S0CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40026010) Data transfer direction </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S0CR >> 6) & 0x3), ((DMA1_S0CR = (DMA1_S0CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S0CR_PFCTRL  ----------------------------------
// SVD Line: 9860

//  <item> SFDITEM_FIELD__DMA1_S0CR_PFCTRL
//    <name> PFCTRL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40026010) Peripheral flow controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S0CR ) </loc>
//      <o.5..5> PFCTRL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S0CR_TCIE  -----------------------------------
// SVD Line: 9866

//  <item> SFDITEM_FIELD__DMA1_S0CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40026010) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S0CR ) </loc>
//      <o.4..4> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S0CR_HTIE  -----------------------------------
// SVD Line: 9873

//  <item> SFDITEM_FIELD__DMA1_S0CR_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40026010) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S0CR ) </loc>
//      <o.3..3> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S0CR_TEIE  -----------------------------------
// SVD Line: 9880

//  <item> SFDITEM_FIELD__DMA1_S0CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026010) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S0CR ) </loc>
//      <o.2..2> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S0CR_DMEIE  ----------------------------------
// SVD Line: 9887

//  <item> SFDITEM_FIELD__DMA1_S0CR_DMEIE
//    <name> DMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40026010) Direct mode error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S0CR ) </loc>
//      <o.1..1> DMEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S0CR_EN  ------------------------------------
// SVD Line: 9894

//  <item> SFDITEM_FIELD__DMA1_S0CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40026010) Stream enable / flag stream ready when  read low </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S0CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA1_S0CR  -----------------------------------
// SVD Line: 9768

//  <rtree> SFDITEM_REG__DMA1_S0CR
//    <name> S0CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026010) stream x configuration  register </i>
//    <loc> ( (unsigned int)((DMA1_S0CR >> 0) & 0xFFFFFFFF), ((DMA1_S0CR = (DMA1_S0CR & ~(0xFEFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFEFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S0CR_CHSEL </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_MBURST </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_PBURST </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_CT </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_DBM </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_PL </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_PINCOS </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_MINC </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_PINC </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_CIRC </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_DIR </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_PFCTRL </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_TCIE </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_HTIE </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_TEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_DMEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S0NDTR  -------------------------------
// SVD Line: 9903

unsigned int DMA1_S0NDTR __AT (0x40026014);



// -------------------------------  Field Item: DMA1_S0NDTR_NDT  ----------------------------------
// SVD Line: 9913

//  <item> SFDITEM_FIELD__DMA1_S0NDTR_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40026014) Number of data items to  transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA1_S0NDTR >> 0) & 0xFFFF), ((DMA1_S0NDTR = (DMA1_S0NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S0NDTR  ----------------------------------
// SVD Line: 9903

//  <rtree> SFDITEM_REG__DMA1_S0NDTR
//    <name> S0NDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026014) stream x number of data  register </i>
//    <loc> ( (unsigned int)((DMA1_S0NDTR >> 0) & 0xFFFFFFFF), ((DMA1_S0NDTR = (DMA1_S0NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S0NDTR_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S0PAR  -------------------------------
// SVD Line: 9922

unsigned int DMA1_S0PAR __AT (0x40026018);



// --------------------------------  Field Item: DMA1_S0PAR_PA  -----------------------------------
// SVD Line: 9932

//  <item> SFDITEM_FIELD__DMA1_S0PAR_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026018) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S0PAR >> 0) & 0xFFFFFFFF), ((DMA1_S0PAR = (DMA1_S0PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S0PAR  -----------------------------------
// SVD Line: 9922

//  <rtree> SFDITEM_REG__DMA1_S0PAR
//    <name> S0PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026018) stream x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA1_S0PAR >> 0) & 0xFFFFFFFF), ((DMA1_S0PAR = (DMA1_S0PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S0PAR_PA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S0M0AR  -------------------------------
// SVD Line: 9940

unsigned int DMA1_S0M0AR __AT (0x4002601C);



// -------------------------------  Field Item: DMA1_S0M0AR_M0A  ----------------------------------
// SVD Line: 9950

//  <item> SFDITEM_FIELD__DMA1_S0M0AR_M0A
//    <name> M0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002601C) Memory 0 address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S0M0AR >> 0) & 0xFFFFFFFF), ((DMA1_S0M0AR = (DMA1_S0M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S0M0AR  ----------------------------------
// SVD Line: 9940

//  <rtree> SFDITEM_REG__DMA1_S0M0AR
//    <name> S0M0AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002601C) stream x memory 0 address  register </i>
//    <loc> ( (unsigned int)((DMA1_S0M0AR >> 0) & 0xFFFFFFFF), ((DMA1_S0M0AR = (DMA1_S0M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S0M0AR_M0A </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S0M1AR  -------------------------------
// SVD Line: 9958

unsigned int DMA1_S0M1AR __AT (0x40026020);



// -------------------------------  Field Item: DMA1_S0M1AR_M1A  ----------------------------------
// SVD Line: 9968

//  <item> SFDITEM_FIELD__DMA1_S0M1AR_M1A
//    <name> M1A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026020) Memory 1 address (used in case of Double  buffer mode) </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S0M1AR >> 0) & 0xFFFFFFFF), ((DMA1_S0M1AR = (DMA1_S0M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S0M1AR  ----------------------------------
// SVD Line: 9958

//  <rtree> SFDITEM_REG__DMA1_S0M1AR
//    <name> S0M1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026020) stream x memory 1 address  register </i>
//    <loc> ( (unsigned int)((DMA1_S0M1AR >> 0) & 0xFFFFFFFF), ((DMA1_S0M1AR = (DMA1_S0M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S0M1AR_M1A </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S0FCR  -------------------------------
// SVD Line: 9977

unsigned int DMA1_S0FCR __AT (0x40026024);



// -------------------------------  Field Item: DMA1_S0FCR_FEIE  ----------------------------------
// SVD Line: 9985

//  <item> SFDITEM_FIELD__DMA1_S0FCR_FEIE
//    <name> FEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40026024) FIFO error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S0FCR ) </loc>
//      <o.7..7> FEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S0FCR_FS  -----------------------------------
// SVD Line: 9993

//  <item> SFDITEM_FIELD__DMA1_S0FCR_FS
//    <name> FS </name>
//    <r> 
//    <i> [Bits 5..3] RO (@ 0x40026024) FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S0FCR >> 3) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S0FCR_DMDIS  ----------------------------------
// SVD Line: 10000

//  <item> SFDITEM_FIELD__DMA1_S0FCR_DMDIS
//    <name> DMDIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026024) Direct mode disable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S0FCR ) </loc>
//      <o.2..2> DMDIS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S0FCR_FTH  -----------------------------------
// SVD Line: 10007

//  <item> SFDITEM_FIELD__DMA1_S0FCR_FTH
//    <name> FTH </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40026024) FIFO threshold selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S0FCR >> 0) & 0x3), ((DMA1_S0FCR = (DMA1_S0FCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S0FCR  -----------------------------------
// SVD Line: 9977

//  <rtree> SFDITEM_REG__DMA1_S0FCR
//    <name> S0FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026024) stream x FIFO control register </i>
//    <loc> ( (unsigned int)((DMA1_S0FCR >> 0) & 0xFFFFFFFF), ((DMA1_S0FCR = (DMA1_S0FCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S0FCR_FEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S0FCR_FS </item>
//    <item> SFDITEM_FIELD__DMA1_S0FCR_DMDIS </item>
//    <item> SFDITEM_FIELD__DMA1_S0FCR_FTH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S1CR  --------------------------------
// SVD Line: 10016

unsigned int DMA1_S1CR __AT (0x40026028);



// -------------------------------  Field Item: DMA1_S1CR_CHSEL  ----------------------------------
// SVD Line: 10026

//  <item> SFDITEM_FIELD__DMA1_S1CR_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x40026028) Channel selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S1CR >> 25) & 0x7), ((DMA1_S1CR = (DMA1_S1CR & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S1CR_MBURST  ----------------------------------
// SVD Line: 10032

//  <item> SFDITEM_FIELD__DMA1_S1CR_MBURST
//    <name> MBURST </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x40026028) Memory burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S1CR >> 23) & 0x3), ((DMA1_S1CR = (DMA1_S1CR & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S1CR_PBURST  ----------------------------------
// SVD Line: 10039

//  <item> SFDITEM_FIELD__DMA1_S1CR_PBURST
//    <name> PBURST </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x40026028) Peripheral burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S1CR >> 21) & 0x3), ((DMA1_S1CR = (DMA1_S1CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S1CR_ACK  -----------------------------------
// SVD Line: 10046

//  <item> SFDITEM_FIELD__DMA1_S1CR_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40026028) ACK </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S1CR ) </loc>
//      <o.20..20> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S1CR_CT  ------------------------------------
// SVD Line: 10052

//  <item> SFDITEM_FIELD__DMA1_S1CR_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40026028) Current target (only in double buffer  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S1CR ) </loc>
//      <o.19..19> CT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S1CR_DBM  -----------------------------------
// SVD Line: 10059

//  <item> SFDITEM_FIELD__DMA1_S1CR_DBM
//    <name> DBM </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40026028) Double buffer mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S1CR ) </loc>
//      <o.18..18> DBM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S1CR_PL  ------------------------------------
// SVD Line: 10065

//  <item> SFDITEM_FIELD__DMA1_S1CR_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40026028) Priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S1CR >> 16) & 0x3), ((DMA1_S1CR = (DMA1_S1CR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S1CR_PINCOS  ----------------------------------
// SVD Line: 10071

//  <item> SFDITEM_FIELD__DMA1_S1CR_PINCOS
//    <name> PINCOS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40026028) Peripheral increment offset  size </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S1CR ) </loc>
//      <o.15..15> PINCOS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S1CR_MSIZE  ----------------------------------
// SVD Line: 10078

//  <item> SFDITEM_FIELD__DMA1_S1CR_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x40026028) Memory data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S1CR >> 13) & 0x3), ((DMA1_S1CR = (DMA1_S1CR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S1CR_PSIZE  ----------------------------------
// SVD Line: 10084

//  <item> SFDITEM_FIELD__DMA1_S1CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x40026028) Peripheral data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S1CR >> 11) & 0x3), ((DMA1_S1CR = (DMA1_S1CR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S1CR_MINC  -----------------------------------
// SVD Line: 10090

//  <item> SFDITEM_FIELD__DMA1_S1CR_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40026028) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S1CR ) </loc>
//      <o.10..10> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S1CR_PINC  -----------------------------------
// SVD Line: 10096

//  <item> SFDITEM_FIELD__DMA1_S1CR_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40026028) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S1CR ) </loc>
//      <o.9..9> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S1CR_CIRC  -----------------------------------
// SVD Line: 10102

//  <item> SFDITEM_FIELD__DMA1_S1CR_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40026028) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S1CR ) </loc>
//      <o.8..8> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S1CR_DIR  -----------------------------------
// SVD Line: 10108

//  <item> SFDITEM_FIELD__DMA1_S1CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40026028) Data transfer direction </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S1CR >> 6) & 0x3), ((DMA1_S1CR = (DMA1_S1CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S1CR_PFCTRL  ----------------------------------
// SVD Line: 10114

//  <item> SFDITEM_FIELD__DMA1_S1CR_PFCTRL
//    <name> PFCTRL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40026028) Peripheral flow controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S1CR ) </loc>
//      <o.5..5> PFCTRL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S1CR_TCIE  -----------------------------------
// SVD Line: 10120

//  <item> SFDITEM_FIELD__DMA1_S1CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40026028) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S1CR ) </loc>
//      <o.4..4> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S1CR_HTIE  -----------------------------------
// SVD Line: 10127

//  <item> SFDITEM_FIELD__DMA1_S1CR_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40026028) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S1CR ) </loc>
//      <o.3..3> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S1CR_TEIE  -----------------------------------
// SVD Line: 10134

//  <item> SFDITEM_FIELD__DMA1_S1CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026028) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S1CR ) </loc>
//      <o.2..2> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S1CR_DMEIE  ----------------------------------
// SVD Line: 10141

//  <item> SFDITEM_FIELD__DMA1_S1CR_DMEIE
//    <name> DMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40026028) Direct mode error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S1CR ) </loc>
//      <o.1..1> DMEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S1CR_EN  ------------------------------------
// SVD Line: 10148

//  <item> SFDITEM_FIELD__DMA1_S1CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40026028) Stream enable / flag stream ready when  read low </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S1CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA1_S1CR  -----------------------------------
// SVD Line: 10016

//  <rtree> SFDITEM_REG__DMA1_S1CR
//    <name> S1CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026028) stream x configuration  register </i>
//    <loc> ( (unsigned int)((DMA1_S1CR >> 0) & 0xFFFFFFFF), ((DMA1_S1CR = (DMA1_S1CR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S1CR_CHSEL </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_MBURST </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_PBURST </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_ACK </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_CT </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_DBM </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_PL </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_PINCOS </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_MINC </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_PINC </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_CIRC </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_DIR </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_PFCTRL </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_TCIE </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_HTIE </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_TEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_DMEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S1NDTR  -------------------------------
// SVD Line: 10157

unsigned int DMA1_S1NDTR __AT (0x4002602C);



// -------------------------------  Field Item: DMA1_S1NDTR_NDT  ----------------------------------
// SVD Line: 10167

//  <item> SFDITEM_FIELD__DMA1_S1NDTR_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002602C) Number of data items to  transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA1_S1NDTR >> 0) & 0xFFFF), ((DMA1_S1NDTR = (DMA1_S1NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S1NDTR  ----------------------------------
// SVD Line: 10157

//  <rtree> SFDITEM_REG__DMA1_S1NDTR
//    <name> S1NDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002602C) stream x number of data  register </i>
//    <loc> ( (unsigned int)((DMA1_S1NDTR >> 0) & 0xFFFFFFFF), ((DMA1_S1NDTR = (DMA1_S1NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S1NDTR_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S1PAR  -------------------------------
// SVD Line: 10176

unsigned int DMA1_S1PAR __AT (0x40026030);



// --------------------------------  Field Item: DMA1_S1PAR_PA  -----------------------------------
// SVD Line: 10186

//  <item> SFDITEM_FIELD__DMA1_S1PAR_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026030) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S1PAR >> 0) & 0xFFFFFFFF), ((DMA1_S1PAR = (DMA1_S1PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S1PAR  -----------------------------------
// SVD Line: 10176

//  <rtree> SFDITEM_REG__DMA1_S1PAR
//    <name> S1PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026030) stream x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA1_S1PAR >> 0) & 0xFFFFFFFF), ((DMA1_S1PAR = (DMA1_S1PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S1PAR_PA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S1M0AR  -------------------------------
// SVD Line: 10194

unsigned int DMA1_S1M0AR __AT (0x40026034);



// -------------------------------  Field Item: DMA1_S1M0AR_M0A  ----------------------------------
// SVD Line: 10204

//  <item> SFDITEM_FIELD__DMA1_S1M0AR_M0A
//    <name> M0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026034) Memory 0 address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S1M0AR >> 0) & 0xFFFFFFFF), ((DMA1_S1M0AR = (DMA1_S1M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S1M0AR  ----------------------------------
// SVD Line: 10194

//  <rtree> SFDITEM_REG__DMA1_S1M0AR
//    <name> S1M0AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026034) stream x memory 0 address  register </i>
//    <loc> ( (unsigned int)((DMA1_S1M0AR >> 0) & 0xFFFFFFFF), ((DMA1_S1M0AR = (DMA1_S1M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S1M0AR_M0A </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S1M1AR  -------------------------------
// SVD Line: 10212

unsigned int DMA1_S1M1AR __AT (0x40026038);



// -------------------------------  Field Item: DMA1_S1M1AR_M1A  ----------------------------------
// SVD Line: 10222

//  <item> SFDITEM_FIELD__DMA1_S1M1AR_M1A
//    <name> M1A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026038) Memory 1 address (used in case of Double  buffer mode) </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S1M1AR >> 0) & 0xFFFFFFFF), ((DMA1_S1M1AR = (DMA1_S1M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S1M1AR  ----------------------------------
// SVD Line: 10212

//  <rtree> SFDITEM_REG__DMA1_S1M1AR
//    <name> S1M1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026038) stream x memory 1 address  register </i>
//    <loc> ( (unsigned int)((DMA1_S1M1AR >> 0) & 0xFFFFFFFF), ((DMA1_S1M1AR = (DMA1_S1M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S1M1AR_M1A </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S1FCR  -------------------------------
// SVD Line: 10231

unsigned int DMA1_S1FCR __AT (0x4002603C);



// -------------------------------  Field Item: DMA1_S1FCR_FEIE  ----------------------------------
// SVD Line: 10239

//  <item> SFDITEM_FIELD__DMA1_S1FCR_FEIE
//    <name> FEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4002603C) FIFO error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S1FCR ) </loc>
//      <o.7..7> FEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S1FCR_FS  -----------------------------------
// SVD Line: 10247

//  <item> SFDITEM_FIELD__DMA1_S1FCR_FS
//    <name> FS </name>
//    <r> 
//    <i> [Bits 5..3] RO (@ 0x4002603C) FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S1FCR >> 3) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S1FCR_DMDIS  ----------------------------------
// SVD Line: 10254

//  <item> SFDITEM_FIELD__DMA1_S1FCR_DMDIS
//    <name> DMDIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002603C) Direct mode disable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S1FCR ) </loc>
//      <o.2..2> DMDIS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S1FCR_FTH  -----------------------------------
// SVD Line: 10261

//  <item> SFDITEM_FIELD__DMA1_S1FCR_FTH
//    <name> FTH </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4002603C) FIFO threshold selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S1FCR >> 0) & 0x3), ((DMA1_S1FCR = (DMA1_S1FCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S1FCR  -----------------------------------
// SVD Line: 10231

//  <rtree> SFDITEM_REG__DMA1_S1FCR
//    <name> S1FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002603C) stream x FIFO control register </i>
//    <loc> ( (unsigned int)((DMA1_S1FCR >> 0) & 0xFFFFFFFF), ((DMA1_S1FCR = (DMA1_S1FCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S1FCR_FEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S1FCR_FS </item>
//    <item> SFDITEM_FIELD__DMA1_S1FCR_DMDIS </item>
//    <item> SFDITEM_FIELD__DMA1_S1FCR_FTH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S2CR  --------------------------------
// SVD Line: 10270

unsigned int DMA1_S2CR __AT (0x40026040);



// -------------------------------  Field Item: DMA1_S2CR_CHSEL  ----------------------------------
// SVD Line: 10280

//  <item> SFDITEM_FIELD__DMA1_S2CR_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x40026040) Channel selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S2CR >> 25) & 0x7), ((DMA1_S2CR = (DMA1_S2CR & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S2CR_MBURST  ----------------------------------
// SVD Line: 10286

//  <item> SFDITEM_FIELD__DMA1_S2CR_MBURST
//    <name> MBURST </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x40026040) Memory burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S2CR >> 23) & 0x3), ((DMA1_S2CR = (DMA1_S2CR & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S2CR_PBURST  ----------------------------------
// SVD Line: 10293

//  <item> SFDITEM_FIELD__DMA1_S2CR_PBURST
//    <name> PBURST </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x40026040) Peripheral burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S2CR >> 21) & 0x3), ((DMA1_S2CR = (DMA1_S2CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S2CR_ACK  -----------------------------------
// SVD Line: 10300

//  <item> SFDITEM_FIELD__DMA1_S2CR_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40026040) ACK </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S2CR ) </loc>
//      <o.20..20> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S2CR_CT  ------------------------------------
// SVD Line: 10306

//  <item> SFDITEM_FIELD__DMA1_S2CR_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40026040) Current target (only in double buffer  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S2CR ) </loc>
//      <o.19..19> CT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S2CR_DBM  -----------------------------------
// SVD Line: 10313

//  <item> SFDITEM_FIELD__DMA1_S2CR_DBM
//    <name> DBM </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40026040) Double buffer mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S2CR ) </loc>
//      <o.18..18> DBM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S2CR_PL  ------------------------------------
// SVD Line: 10319

//  <item> SFDITEM_FIELD__DMA1_S2CR_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40026040) Priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S2CR >> 16) & 0x3), ((DMA1_S2CR = (DMA1_S2CR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S2CR_PINCOS  ----------------------------------
// SVD Line: 10325

//  <item> SFDITEM_FIELD__DMA1_S2CR_PINCOS
//    <name> PINCOS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40026040) Peripheral increment offset  size </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S2CR ) </loc>
//      <o.15..15> PINCOS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S2CR_MSIZE  ----------------------------------
// SVD Line: 10332

//  <item> SFDITEM_FIELD__DMA1_S2CR_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x40026040) Memory data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S2CR >> 13) & 0x3), ((DMA1_S2CR = (DMA1_S2CR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S2CR_PSIZE  ----------------------------------
// SVD Line: 10338

//  <item> SFDITEM_FIELD__DMA1_S2CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x40026040) Peripheral data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S2CR >> 11) & 0x3), ((DMA1_S2CR = (DMA1_S2CR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S2CR_MINC  -----------------------------------
// SVD Line: 10344

//  <item> SFDITEM_FIELD__DMA1_S2CR_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40026040) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S2CR ) </loc>
//      <o.10..10> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S2CR_PINC  -----------------------------------
// SVD Line: 10350

//  <item> SFDITEM_FIELD__DMA1_S2CR_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40026040) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S2CR ) </loc>
//      <o.9..9> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S2CR_CIRC  -----------------------------------
// SVD Line: 10356

//  <item> SFDITEM_FIELD__DMA1_S2CR_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40026040) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S2CR ) </loc>
//      <o.8..8> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S2CR_DIR  -----------------------------------
// SVD Line: 10362

//  <item> SFDITEM_FIELD__DMA1_S2CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40026040) Data transfer direction </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S2CR >> 6) & 0x3), ((DMA1_S2CR = (DMA1_S2CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S2CR_PFCTRL  ----------------------------------
// SVD Line: 10368

//  <item> SFDITEM_FIELD__DMA1_S2CR_PFCTRL
//    <name> PFCTRL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40026040) Peripheral flow controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S2CR ) </loc>
//      <o.5..5> PFCTRL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S2CR_TCIE  -----------------------------------
// SVD Line: 10374

//  <item> SFDITEM_FIELD__DMA1_S2CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40026040) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S2CR ) </loc>
//      <o.4..4> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S2CR_HTIE  -----------------------------------
// SVD Line: 10381

//  <item> SFDITEM_FIELD__DMA1_S2CR_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40026040) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S2CR ) </loc>
//      <o.3..3> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S2CR_TEIE  -----------------------------------
// SVD Line: 10388

//  <item> SFDITEM_FIELD__DMA1_S2CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026040) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S2CR ) </loc>
//      <o.2..2> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S2CR_DMEIE  ----------------------------------
// SVD Line: 10395

//  <item> SFDITEM_FIELD__DMA1_S2CR_DMEIE
//    <name> DMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40026040) Direct mode error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S2CR ) </loc>
//      <o.1..1> DMEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S2CR_EN  ------------------------------------
// SVD Line: 10402

//  <item> SFDITEM_FIELD__DMA1_S2CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40026040) Stream enable / flag stream ready when  read low </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S2CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA1_S2CR  -----------------------------------
// SVD Line: 10270

//  <rtree> SFDITEM_REG__DMA1_S2CR
//    <name> S2CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026040) stream x configuration  register </i>
//    <loc> ( (unsigned int)((DMA1_S2CR >> 0) & 0xFFFFFFFF), ((DMA1_S2CR = (DMA1_S2CR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S2CR_CHSEL </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_MBURST </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_PBURST </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_ACK </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_CT </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_DBM </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_PL </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_PINCOS </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_MINC </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_PINC </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_CIRC </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_DIR </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_PFCTRL </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_TCIE </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_HTIE </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_TEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_DMEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S2NDTR  -------------------------------
// SVD Line: 10411

unsigned int DMA1_S2NDTR __AT (0x40026044);



// -------------------------------  Field Item: DMA1_S2NDTR_NDT  ----------------------------------
// SVD Line: 10421

//  <item> SFDITEM_FIELD__DMA1_S2NDTR_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40026044) Number of data items to  transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA1_S2NDTR >> 0) & 0xFFFF), ((DMA1_S2NDTR = (DMA1_S2NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S2NDTR  ----------------------------------
// SVD Line: 10411

//  <rtree> SFDITEM_REG__DMA1_S2NDTR
//    <name> S2NDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026044) stream x number of data  register </i>
//    <loc> ( (unsigned int)((DMA1_S2NDTR >> 0) & 0xFFFFFFFF), ((DMA1_S2NDTR = (DMA1_S2NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S2NDTR_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S2PAR  -------------------------------
// SVD Line: 10430

unsigned int DMA1_S2PAR __AT (0x40026048);



// --------------------------------  Field Item: DMA1_S2PAR_PA  -----------------------------------
// SVD Line: 10440

//  <item> SFDITEM_FIELD__DMA1_S2PAR_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026048) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S2PAR >> 0) & 0xFFFFFFFF), ((DMA1_S2PAR = (DMA1_S2PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S2PAR  -----------------------------------
// SVD Line: 10430

//  <rtree> SFDITEM_REG__DMA1_S2PAR
//    <name> S2PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026048) stream x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA1_S2PAR >> 0) & 0xFFFFFFFF), ((DMA1_S2PAR = (DMA1_S2PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S2PAR_PA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S2M0AR  -------------------------------
// SVD Line: 10448

unsigned int DMA1_S2M0AR __AT (0x4002604C);



// -------------------------------  Field Item: DMA1_S2M0AR_M0A  ----------------------------------
// SVD Line: 10458

//  <item> SFDITEM_FIELD__DMA1_S2M0AR_M0A
//    <name> M0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002604C) Memory 0 address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S2M0AR >> 0) & 0xFFFFFFFF), ((DMA1_S2M0AR = (DMA1_S2M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S2M0AR  ----------------------------------
// SVD Line: 10448

//  <rtree> SFDITEM_REG__DMA1_S2M0AR
//    <name> S2M0AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002604C) stream x memory 0 address  register </i>
//    <loc> ( (unsigned int)((DMA1_S2M0AR >> 0) & 0xFFFFFFFF), ((DMA1_S2M0AR = (DMA1_S2M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S2M0AR_M0A </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S2M1AR  -------------------------------
// SVD Line: 10466

unsigned int DMA1_S2M1AR __AT (0x40026050);



// -------------------------------  Field Item: DMA1_S2M1AR_M1A  ----------------------------------
// SVD Line: 10476

//  <item> SFDITEM_FIELD__DMA1_S2M1AR_M1A
//    <name> M1A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026050) Memory 1 address (used in case of Double  buffer mode) </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S2M1AR >> 0) & 0xFFFFFFFF), ((DMA1_S2M1AR = (DMA1_S2M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S2M1AR  ----------------------------------
// SVD Line: 10466

//  <rtree> SFDITEM_REG__DMA1_S2M1AR
//    <name> S2M1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026050) stream x memory 1 address  register </i>
//    <loc> ( (unsigned int)((DMA1_S2M1AR >> 0) & 0xFFFFFFFF), ((DMA1_S2M1AR = (DMA1_S2M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S2M1AR_M1A </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S2FCR  -------------------------------
// SVD Line: 10485

unsigned int DMA1_S2FCR __AT (0x40026054);



// -------------------------------  Field Item: DMA1_S2FCR_FEIE  ----------------------------------
// SVD Line: 10493

//  <item> SFDITEM_FIELD__DMA1_S2FCR_FEIE
//    <name> FEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40026054) FIFO error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S2FCR ) </loc>
//      <o.7..7> FEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S2FCR_FS  -----------------------------------
// SVD Line: 10501

//  <item> SFDITEM_FIELD__DMA1_S2FCR_FS
//    <name> FS </name>
//    <r> 
//    <i> [Bits 5..3] RO (@ 0x40026054) FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S2FCR >> 3) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S2FCR_DMDIS  ----------------------------------
// SVD Line: 10508

//  <item> SFDITEM_FIELD__DMA1_S2FCR_DMDIS
//    <name> DMDIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026054) Direct mode disable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S2FCR ) </loc>
//      <o.2..2> DMDIS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S2FCR_FTH  -----------------------------------
// SVD Line: 10515

//  <item> SFDITEM_FIELD__DMA1_S2FCR_FTH
//    <name> FTH </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40026054) FIFO threshold selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S2FCR >> 0) & 0x3), ((DMA1_S2FCR = (DMA1_S2FCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S2FCR  -----------------------------------
// SVD Line: 10485

//  <rtree> SFDITEM_REG__DMA1_S2FCR
//    <name> S2FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026054) stream x FIFO control register </i>
//    <loc> ( (unsigned int)((DMA1_S2FCR >> 0) & 0xFFFFFFFF), ((DMA1_S2FCR = (DMA1_S2FCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S2FCR_FEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S2FCR_FS </item>
//    <item> SFDITEM_FIELD__DMA1_S2FCR_DMDIS </item>
//    <item> SFDITEM_FIELD__DMA1_S2FCR_FTH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S3CR  --------------------------------
// SVD Line: 10524

unsigned int DMA1_S3CR __AT (0x40026058);



// -------------------------------  Field Item: DMA1_S3CR_CHSEL  ----------------------------------
// SVD Line: 10534

//  <item> SFDITEM_FIELD__DMA1_S3CR_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x40026058) Channel selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S3CR >> 25) & 0x7), ((DMA1_S3CR = (DMA1_S3CR & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S3CR_MBURST  ----------------------------------
// SVD Line: 10540

//  <item> SFDITEM_FIELD__DMA1_S3CR_MBURST
//    <name> MBURST </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x40026058) Memory burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S3CR >> 23) & 0x3), ((DMA1_S3CR = (DMA1_S3CR & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S3CR_PBURST  ----------------------------------
// SVD Line: 10547

//  <item> SFDITEM_FIELD__DMA1_S3CR_PBURST
//    <name> PBURST </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x40026058) Peripheral burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S3CR >> 21) & 0x3), ((DMA1_S3CR = (DMA1_S3CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S3CR_ACK  -----------------------------------
// SVD Line: 10554

//  <item> SFDITEM_FIELD__DMA1_S3CR_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40026058) ACK </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S3CR ) </loc>
//      <o.20..20> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S3CR_CT  ------------------------------------
// SVD Line: 10560

//  <item> SFDITEM_FIELD__DMA1_S3CR_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40026058) Current target (only in double buffer  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S3CR ) </loc>
//      <o.19..19> CT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S3CR_DBM  -----------------------------------
// SVD Line: 10567

//  <item> SFDITEM_FIELD__DMA1_S3CR_DBM
//    <name> DBM </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40026058) Double buffer mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S3CR ) </loc>
//      <o.18..18> DBM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S3CR_PL  ------------------------------------
// SVD Line: 10573

//  <item> SFDITEM_FIELD__DMA1_S3CR_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40026058) Priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S3CR >> 16) & 0x3), ((DMA1_S3CR = (DMA1_S3CR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S3CR_PINCOS  ----------------------------------
// SVD Line: 10579

//  <item> SFDITEM_FIELD__DMA1_S3CR_PINCOS
//    <name> PINCOS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40026058) Peripheral increment offset  size </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S3CR ) </loc>
//      <o.15..15> PINCOS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S3CR_MSIZE  ----------------------------------
// SVD Line: 10586

//  <item> SFDITEM_FIELD__DMA1_S3CR_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x40026058) Memory data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S3CR >> 13) & 0x3), ((DMA1_S3CR = (DMA1_S3CR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S3CR_PSIZE  ----------------------------------
// SVD Line: 10592

//  <item> SFDITEM_FIELD__DMA1_S3CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x40026058) Peripheral data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S3CR >> 11) & 0x3), ((DMA1_S3CR = (DMA1_S3CR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S3CR_MINC  -----------------------------------
// SVD Line: 10598

//  <item> SFDITEM_FIELD__DMA1_S3CR_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40026058) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S3CR ) </loc>
//      <o.10..10> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S3CR_PINC  -----------------------------------
// SVD Line: 10604

//  <item> SFDITEM_FIELD__DMA1_S3CR_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40026058) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S3CR ) </loc>
//      <o.9..9> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S3CR_CIRC  -----------------------------------
// SVD Line: 10610

//  <item> SFDITEM_FIELD__DMA1_S3CR_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40026058) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S3CR ) </loc>
//      <o.8..8> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S3CR_DIR  -----------------------------------
// SVD Line: 10616

//  <item> SFDITEM_FIELD__DMA1_S3CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40026058) Data transfer direction </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S3CR >> 6) & 0x3), ((DMA1_S3CR = (DMA1_S3CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S3CR_PFCTRL  ----------------------------------
// SVD Line: 10622

//  <item> SFDITEM_FIELD__DMA1_S3CR_PFCTRL
//    <name> PFCTRL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40026058) Peripheral flow controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S3CR ) </loc>
//      <o.5..5> PFCTRL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S3CR_TCIE  -----------------------------------
// SVD Line: 10628

//  <item> SFDITEM_FIELD__DMA1_S3CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40026058) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S3CR ) </loc>
//      <o.4..4> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S3CR_HTIE  -----------------------------------
// SVD Line: 10635

//  <item> SFDITEM_FIELD__DMA1_S3CR_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40026058) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S3CR ) </loc>
//      <o.3..3> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S3CR_TEIE  -----------------------------------
// SVD Line: 10642

//  <item> SFDITEM_FIELD__DMA1_S3CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026058) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S3CR ) </loc>
//      <o.2..2> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S3CR_DMEIE  ----------------------------------
// SVD Line: 10649

//  <item> SFDITEM_FIELD__DMA1_S3CR_DMEIE
//    <name> DMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40026058) Direct mode error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S3CR ) </loc>
//      <o.1..1> DMEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S3CR_EN  ------------------------------------
// SVD Line: 10656

//  <item> SFDITEM_FIELD__DMA1_S3CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40026058) Stream enable / flag stream ready when  read low </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S3CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA1_S3CR  -----------------------------------
// SVD Line: 10524

//  <rtree> SFDITEM_REG__DMA1_S3CR
//    <name> S3CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026058) stream x configuration  register </i>
//    <loc> ( (unsigned int)((DMA1_S3CR >> 0) & 0xFFFFFFFF), ((DMA1_S3CR = (DMA1_S3CR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S3CR_CHSEL </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_MBURST </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_PBURST </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_ACK </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_CT </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_DBM </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_PL </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_PINCOS </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_MINC </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_PINC </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_CIRC </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_DIR </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_PFCTRL </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_TCIE </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_HTIE </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_TEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_DMEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S3NDTR  -------------------------------
// SVD Line: 10665

unsigned int DMA1_S3NDTR __AT (0x4002605C);



// -------------------------------  Field Item: DMA1_S3NDTR_NDT  ----------------------------------
// SVD Line: 10675

//  <item> SFDITEM_FIELD__DMA1_S3NDTR_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002605C) Number of data items to  transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA1_S3NDTR >> 0) & 0xFFFF), ((DMA1_S3NDTR = (DMA1_S3NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S3NDTR  ----------------------------------
// SVD Line: 10665

//  <rtree> SFDITEM_REG__DMA1_S3NDTR
//    <name> S3NDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002605C) stream x number of data  register </i>
//    <loc> ( (unsigned int)((DMA1_S3NDTR >> 0) & 0xFFFFFFFF), ((DMA1_S3NDTR = (DMA1_S3NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S3NDTR_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S3PAR  -------------------------------
// SVD Line: 10684

unsigned int DMA1_S3PAR __AT (0x40026060);



// --------------------------------  Field Item: DMA1_S3PAR_PA  -----------------------------------
// SVD Line: 10694

//  <item> SFDITEM_FIELD__DMA1_S3PAR_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026060) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S3PAR >> 0) & 0xFFFFFFFF), ((DMA1_S3PAR = (DMA1_S3PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S3PAR  -----------------------------------
// SVD Line: 10684

//  <rtree> SFDITEM_REG__DMA1_S3PAR
//    <name> S3PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026060) stream x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA1_S3PAR >> 0) & 0xFFFFFFFF), ((DMA1_S3PAR = (DMA1_S3PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S3PAR_PA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S3M0AR  -------------------------------
// SVD Line: 10702

unsigned int DMA1_S3M0AR __AT (0x40026064);



// -------------------------------  Field Item: DMA1_S3M0AR_M0A  ----------------------------------
// SVD Line: 10712

//  <item> SFDITEM_FIELD__DMA1_S3M0AR_M0A
//    <name> M0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026064) Memory 0 address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S3M0AR >> 0) & 0xFFFFFFFF), ((DMA1_S3M0AR = (DMA1_S3M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S3M0AR  ----------------------------------
// SVD Line: 10702

//  <rtree> SFDITEM_REG__DMA1_S3M0AR
//    <name> S3M0AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026064) stream x memory 0 address  register </i>
//    <loc> ( (unsigned int)((DMA1_S3M0AR >> 0) & 0xFFFFFFFF), ((DMA1_S3M0AR = (DMA1_S3M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S3M0AR_M0A </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S3M1AR  -------------------------------
// SVD Line: 10720

unsigned int DMA1_S3M1AR __AT (0x40026068);



// -------------------------------  Field Item: DMA1_S3M1AR_M1A  ----------------------------------
// SVD Line: 10730

//  <item> SFDITEM_FIELD__DMA1_S3M1AR_M1A
//    <name> M1A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026068) Memory 1 address (used in case of Double  buffer mode) </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S3M1AR >> 0) & 0xFFFFFFFF), ((DMA1_S3M1AR = (DMA1_S3M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S3M1AR  ----------------------------------
// SVD Line: 10720

//  <rtree> SFDITEM_REG__DMA1_S3M1AR
//    <name> S3M1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026068) stream x memory 1 address  register </i>
//    <loc> ( (unsigned int)((DMA1_S3M1AR >> 0) & 0xFFFFFFFF), ((DMA1_S3M1AR = (DMA1_S3M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S3M1AR_M1A </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S3FCR  -------------------------------
// SVD Line: 10739

unsigned int DMA1_S3FCR __AT (0x4002606C);



// -------------------------------  Field Item: DMA1_S3FCR_FEIE  ----------------------------------
// SVD Line: 10747

//  <item> SFDITEM_FIELD__DMA1_S3FCR_FEIE
//    <name> FEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4002606C) FIFO error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S3FCR ) </loc>
//      <o.7..7> FEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S3FCR_FS  -----------------------------------
// SVD Line: 10755

//  <item> SFDITEM_FIELD__DMA1_S3FCR_FS
//    <name> FS </name>
//    <r> 
//    <i> [Bits 5..3] RO (@ 0x4002606C) FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S3FCR >> 3) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S3FCR_DMDIS  ----------------------------------
// SVD Line: 10762

//  <item> SFDITEM_FIELD__DMA1_S3FCR_DMDIS
//    <name> DMDIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002606C) Direct mode disable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S3FCR ) </loc>
//      <o.2..2> DMDIS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S3FCR_FTH  -----------------------------------
// SVD Line: 10769

//  <item> SFDITEM_FIELD__DMA1_S3FCR_FTH
//    <name> FTH </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4002606C) FIFO threshold selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S3FCR >> 0) & 0x3), ((DMA1_S3FCR = (DMA1_S3FCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S3FCR  -----------------------------------
// SVD Line: 10739

//  <rtree> SFDITEM_REG__DMA1_S3FCR
//    <name> S3FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002606C) stream x FIFO control register </i>
//    <loc> ( (unsigned int)((DMA1_S3FCR >> 0) & 0xFFFFFFFF), ((DMA1_S3FCR = (DMA1_S3FCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S3FCR_FEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S3FCR_FS </item>
//    <item> SFDITEM_FIELD__DMA1_S3FCR_DMDIS </item>
//    <item> SFDITEM_FIELD__DMA1_S3FCR_FTH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S4CR  --------------------------------
// SVD Line: 10778

unsigned int DMA1_S4CR __AT (0x40026070);



// -------------------------------  Field Item: DMA1_S4CR_CHSEL  ----------------------------------
// SVD Line: 10788

//  <item> SFDITEM_FIELD__DMA1_S4CR_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x40026070) Channel selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S4CR >> 25) & 0x7), ((DMA1_S4CR = (DMA1_S4CR & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S4CR_MBURST  ----------------------------------
// SVD Line: 10794

//  <item> SFDITEM_FIELD__DMA1_S4CR_MBURST
//    <name> MBURST </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x40026070) Memory burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S4CR >> 23) & 0x3), ((DMA1_S4CR = (DMA1_S4CR & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S4CR_PBURST  ----------------------------------
// SVD Line: 10801

//  <item> SFDITEM_FIELD__DMA1_S4CR_PBURST
//    <name> PBURST </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x40026070) Peripheral burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S4CR >> 21) & 0x3), ((DMA1_S4CR = (DMA1_S4CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S4CR_ACK  -----------------------------------
// SVD Line: 10808

//  <item> SFDITEM_FIELD__DMA1_S4CR_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40026070) ACK </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S4CR ) </loc>
//      <o.20..20> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S4CR_CT  ------------------------------------
// SVD Line: 10814

//  <item> SFDITEM_FIELD__DMA1_S4CR_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40026070) Current target (only in double buffer  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S4CR ) </loc>
//      <o.19..19> CT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S4CR_DBM  -----------------------------------
// SVD Line: 10821

//  <item> SFDITEM_FIELD__DMA1_S4CR_DBM
//    <name> DBM </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40026070) Double buffer mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S4CR ) </loc>
//      <o.18..18> DBM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S4CR_PL  ------------------------------------
// SVD Line: 10827

//  <item> SFDITEM_FIELD__DMA1_S4CR_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40026070) Priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S4CR >> 16) & 0x3), ((DMA1_S4CR = (DMA1_S4CR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S4CR_PINCOS  ----------------------------------
// SVD Line: 10833

//  <item> SFDITEM_FIELD__DMA1_S4CR_PINCOS
//    <name> PINCOS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40026070) Peripheral increment offset  size </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S4CR ) </loc>
//      <o.15..15> PINCOS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S4CR_MSIZE  ----------------------------------
// SVD Line: 10840

//  <item> SFDITEM_FIELD__DMA1_S4CR_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x40026070) Memory data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S4CR >> 13) & 0x3), ((DMA1_S4CR = (DMA1_S4CR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S4CR_PSIZE  ----------------------------------
// SVD Line: 10846

//  <item> SFDITEM_FIELD__DMA1_S4CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x40026070) Peripheral data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S4CR >> 11) & 0x3), ((DMA1_S4CR = (DMA1_S4CR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S4CR_MINC  -----------------------------------
// SVD Line: 10852

//  <item> SFDITEM_FIELD__DMA1_S4CR_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40026070) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S4CR ) </loc>
//      <o.10..10> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S4CR_PINC  -----------------------------------
// SVD Line: 10858

//  <item> SFDITEM_FIELD__DMA1_S4CR_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40026070) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S4CR ) </loc>
//      <o.9..9> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S4CR_CIRC  -----------------------------------
// SVD Line: 10864

//  <item> SFDITEM_FIELD__DMA1_S4CR_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40026070) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S4CR ) </loc>
//      <o.8..8> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S4CR_DIR  -----------------------------------
// SVD Line: 10870

//  <item> SFDITEM_FIELD__DMA1_S4CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40026070) Data transfer direction </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S4CR >> 6) & 0x3), ((DMA1_S4CR = (DMA1_S4CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S4CR_PFCTRL  ----------------------------------
// SVD Line: 10876

//  <item> SFDITEM_FIELD__DMA1_S4CR_PFCTRL
//    <name> PFCTRL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40026070) Peripheral flow controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S4CR ) </loc>
//      <o.5..5> PFCTRL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S4CR_TCIE  -----------------------------------
// SVD Line: 10882

//  <item> SFDITEM_FIELD__DMA1_S4CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40026070) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S4CR ) </loc>
//      <o.4..4> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S4CR_HTIE  -----------------------------------
// SVD Line: 10889

//  <item> SFDITEM_FIELD__DMA1_S4CR_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40026070) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S4CR ) </loc>
//      <o.3..3> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S4CR_TEIE  -----------------------------------
// SVD Line: 10896

//  <item> SFDITEM_FIELD__DMA1_S4CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026070) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S4CR ) </loc>
//      <o.2..2> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S4CR_DMEIE  ----------------------------------
// SVD Line: 10903

//  <item> SFDITEM_FIELD__DMA1_S4CR_DMEIE
//    <name> DMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40026070) Direct mode error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S4CR ) </loc>
//      <o.1..1> DMEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S4CR_EN  ------------------------------------
// SVD Line: 10910

//  <item> SFDITEM_FIELD__DMA1_S4CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40026070) Stream enable / flag stream ready when  read low </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S4CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA1_S4CR  -----------------------------------
// SVD Line: 10778

//  <rtree> SFDITEM_REG__DMA1_S4CR
//    <name> S4CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026070) stream x configuration  register </i>
//    <loc> ( (unsigned int)((DMA1_S4CR >> 0) & 0xFFFFFFFF), ((DMA1_S4CR = (DMA1_S4CR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S4CR_CHSEL </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_MBURST </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_PBURST </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_ACK </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_CT </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_DBM </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_PL </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_PINCOS </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_MINC </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_PINC </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_CIRC </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_DIR </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_PFCTRL </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_TCIE </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_HTIE </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_TEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_DMEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S4NDTR  -------------------------------
// SVD Line: 10919

unsigned int DMA1_S4NDTR __AT (0x40026074);



// -------------------------------  Field Item: DMA1_S4NDTR_NDT  ----------------------------------
// SVD Line: 10929

//  <item> SFDITEM_FIELD__DMA1_S4NDTR_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40026074) Number of data items to  transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA1_S4NDTR >> 0) & 0xFFFF), ((DMA1_S4NDTR = (DMA1_S4NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S4NDTR  ----------------------------------
// SVD Line: 10919

//  <rtree> SFDITEM_REG__DMA1_S4NDTR
//    <name> S4NDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026074) stream x number of data  register </i>
//    <loc> ( (unsigned int)((DMA1_S4NDTR >> 0) & 0xFFFFFFFF), ((DMA1_S4NDTR = (DMA1_S4NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S4NDTR_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S4PAR  -------------------------------
// SVD Line: 10938

unsigned int DMA1_S4PAR __AT (0x40026078);



// --------------------------------  Field Item: DMA1_S4PAR_PA  -----------------------------------
// SVD Line: 10948

//  <item> SFDITEM_FIELD__DMA1_S4PAR_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026078) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S4PAR >> 0) & 0xFFFFFFFF), ((DMA1_S4PAR = (DMA1_S4PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S4PAR  -----------------------------------
// SVD Line: 10938

//  <rtree> SFDITEM_REG__DMA1_S4PAR
//    <name> S4PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026078) stream x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA1_S4PAR >> 0) & 0xFFFFFFFF), ((DMA1_S4PAR = (DMA1_S4PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S4PAR_PA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S4M0AR  -------------------------------
// SVD Line: 10956

unsigned int DMA1_S4M0AR __AT (0x4002607C);



// -------------------------------  Field Item: DMA1_S4M0AR_M0A  ----------------------------------
// SVD Line: 10966

//  <item> SFDITEM_FIELD__DMA1_S4M0AR_M0A
//    <name> M0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002607C) Memory 0 address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S4M0AR >> 0) & 0xFFFFFFFF), ((DMA1_S4M0AR = (DMA1_S4M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S4M0AR  ----------------------------------
// SVD Line: 10956

//  <rtree> SFDITEM_REG__DMA1_S4M0AR
//    <name> S4M0AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002607C) stream x memory 0 address  register </i>
//    <loc> ( (unsigned int)((DMA1_S4M0AR >> 0) & 0xFFFFFFFF), ((DMA1_S4M0AR = (DMA1_S4M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S4M0AR_M0A </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S4M1AR  -------------------------------
// SVD Line: 10974

unsigned int DMA1_S4M1AR __AT (0x40026080);



// -------------------------------  Field Item: DMA1_S4M1AR_M1A  ----------------------------------
// SVD Line: 10984

//  <item> SFDITEM_FIELD__DMA1_S4M1AR_M1A
//    <name> M1A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026080) Memory 1 address (used in case of Double  buffer mode) </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S4M1AR >> 0) & 0xFFFFFFFF), ((DMA1_S4M1AR = (DMA1_S4M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S4M1AR  ----------------------------------
// SVD Line: 10974

//  <rtree> SFDITEM_REG__DMA1_S4M1AR
//    <name> S4M1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026080) stream x memory 1 address  register </i>
//    <loc> ( (unsigned int)((DMA1_S4M1AR >> 0) & 0xFFFFFFFF), ((DMA1_S4M1AR = (DMA1_S4M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S4M1AR_M1A </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S4FCR  -------------------------------
// SVD Line: 10993

unsigned int DMA1_S4FCR __AT (0x40026084);



// -------------------------------  Field Item: DMA1_S4FCR_FEIE  ----------------------------------
// SVD Line: 11001

//  <item> SFDITEM_FIELD__DMA1_S4FCR_FEIE
//    <name> FEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40026084) FIFO error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S4FCR ) </loc>
//      <o.7..7> FEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S4FCR_FS  -----------------------------------
// SVD Line: 11009

//  <item> SFDITEM_FIELD__DMA1_S4FCR_FS
//    <name> FS </name>
//    <r> 
//    <i> [Bits 5..3] RO (@ 0x40026084) FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S4FCR >> 3) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S4FCR_DMDIS  ----------------------------------
// SVD Line: 11016

//  <item> SFDITEM_FIELD__DMA1_S4FCR_DMDIS
//    <name> DMDIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026084) Direct mode disable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S4FCR ) </loc>
//      <o.2..2> DMDIS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S4FCR_FTH  -----------------------------------
// SVD Line: 11023

//  <item> SFDITEM_FIELD__DMA1_S4FCR_FTH
//    <name> FTH </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40026084) FIFO threshold selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S4FCR >> 0) & 0x3), ((DMA1_S4FCR = (DMA1_S4FCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S4FCR  -----------------------------------
// SVD Line: 10993

//  <rtree> SFDITEM_REG__DMA1_S4FCR
//    <name> S4FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026084) stream x FIFO control register </i>
//    <loc> ( (unsigned int)((DMA1_S4FCR >> 0) & 0xFFFFFFFF), ((DMA1_S4FCR = (DMA1_S4FCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S4FCR_FEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S4FCR_FS </item>
//    <item> SFDITEM_FIELD__DMA1_S4FCR_DMDIS </item>
//    <item> SFDITEM_FIELD__DMA1_S4FCR_FTH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S5CR  --------------------------------
// SVD Line: 11032

unsigned int DMA1_S5CR __AT (0x40026088);



// -------------------------------  Field Item: DMA1_S5CR_CHSEL  ----------------------------------
// SVD Line: 11042

//  <item> SFDITEM_FIELD__DMA1_S5CR_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x40026088) Channel selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S5CR >> 25) & 0x7), ((DMA1_S5CR = (DMA1_S5CR & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S5CR_MBURST  ----------------------------------
// SVD Line: 11048

//  <item> SFDITEM_FIELD__DMA1_S5CR_MBURST
//    <name> MBURST </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x40026088) Memory burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S5CR >> 23) & 0x3), ((DMA1_S5CR = (DMA1_S5CR & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S5CR_PBURST  ----------------------------------
// SVD Line: 11055

//  <item> SFDITEM_FIELD__DMA1_S5CR_PBURST
//    <name> PBURST </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x40026088) Peripheral burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S5CR >> 21) & 0x3), ((DMA1_S5CR = (DMA1_S5CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S5CR_ACK  -----------------------------------
// SVD Line: 11062

//  <item> SFDITEM_FIELD__DMA1_S5CR_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40026088) ACK </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S5CR ) </loc>
//      <o.20..20> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S5CR_CT  ------------------------------------
// SVD Line: 11068

//  <item> SFDITEM_FIELD__DMA1_S5CR_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40026088) Current target (only in double buffer  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S5CR ) </loc>
//      <o.19..19> CT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S5CR_DBM  -----------------------------------
// SVD Line: 11075

//  <item> SFDITEM_FIELD__DMA1_S5CR_DBM
//    <name> DBM </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40026088) Double buffer mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S5CR ) </loc>
//      <o.18..18> DBM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S5CR_PL  ------------------------------------
// SVD Line: 11081

//  <item> SFDITEM_FIELD__DMA1_S5CR_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40026088) Priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S5CR >> 16) & 0x3), ((DMA1_S5CR = (DMA1_S5CR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S5CR_PINCOS  ----------------------------------
// SVD Line: 11087

//  <item> SFDITEM_FIELD__DMA1_S5CR_PINCOS
//    <name> PINCOS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40026088) Peripheral increment offset  size </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S5CR ) </loc>
//      <o.15..15> PINCOS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S5CR_MSIZE  ----------------------------------
// SVD Line: 11094

//  <item> SFDITEM_FIELD__DMA1_S5CR_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x40026088) Memory data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S5CR >> 13) & 0x3), ((DMA1_S5CR = (DMA1_S5CR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S5CR_PSIZE  ----------------------------------
// SVD Line: 11100

//  <item> SFDITEM_FIELD__DMA1_S5CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x40026088) Peripheral data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S5CR >> 11) & 0x3), ((DMA1_S5CR = (DMA1_S5CR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S5CR_MINC  -----------------------------------
// SVD Line: 11106

//  <item> SFDITEM_FIELD__DMA1_S5CR_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40026088) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S5CR ) </loc>
//      <o.10..10> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S5CR_PINC  -----------------------------------
// SVD Line: 11112

//  <item> SFDITEM_FIELD__DMA1_S5CR_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40026088) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S5CR ) </loc>
//      <o.9..9> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S5CR_CIRC  -----------------------------------
// SVD Line: 11118

//  <item> SFDITEM_FIELD__DMA1_S5CR_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40026088) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S5CR ) </loc>
//      <o.8..8> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S5CR_DIR  -----------------------------------
// SVD Line: 11124

//  <item> SFDITEM_FIELD__DMA1_S5CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40026088) Data transfer direction </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S5CR >> 6) & 0x3), ((DMA1_S5CR = (DMA1_S5CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S5CR_PFCTRL  ----------------------------------
// SVD Line: 11130

//  <item> SFDITEM_FIELD__DMA1_S5CR_PFCTRL
//    <name> PFCTRL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40026088) Peripheral flow controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S5CR ) </loc>
//      <o.5..5> PFCTRL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S5CR_TCIE  -----------------------------------
// SVD Line: 11136

//  <item> SFDITEM_FIELD__DMA1_S5CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40026088) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S5CR ) </loc>
//      <o.4..4> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S5CR_HTIE  -----------------------------------
// SVD Line: 11143

//  <item> SFDITEM_FIELD__DMA1_S5CR_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40026088) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S5CR ) </loc>
//      <o.3..3> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S5CR_TEIE  -----------------------------------
// SVD Line: 11150

//  <item> SFDITEM_FIELD__DMA1_S5CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026088) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S5CR ) </loc>
//      <o.2..2> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S5CR_DMEIE  ----------------------------------
// SVD Line: 11157

//  <item> SFDITEM_FIELD__DMA1_S5CR_DMEIE
//    <name> DMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40026088) Direct mode error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S5CR ) </loc>
//      <o.1..1> DMEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S5CR_EN  ------------------------------------
// SVD Line: 11164

//  <item> SFDITEM_FIELD__DMA1_S5CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40026088) Stream enable / flag stream ready when  read low </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S5CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA1_S5CR  -----------------------------------
// SVD Line: 11032

//  <rtree> SFDITEM_REG__DMA1_S5CR
//    <name> S5CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026088) stream x configuration  register </i>
//    <loc> ( (unsigned int)((DMA1_S5CR >> 0) & 0xFFFFFFFF), ((DMA1_S5CR = (DMA1_S5CR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S5CR_CHSEL </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_MBURST </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_PBURST </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_ACK </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_CT </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_DBM </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_PL </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_PINCOS </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_MINC </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_PINC </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_CIRC </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_DIR </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_PFCTRL </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_TCIE </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_HTIE </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_TEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_DMEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S5NDTR  -------------------------------
// SVD Line: 11173

unsigned int DMA1_S5NDTR __AT (0x4002608C);



// -------------------------------  Field Item: DMA1_S5NDTR_NDT  ----------------------------------
// SVD Line: 11183

//  <item> SFDITEM_FIELD__DMA1_S5NDTR_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002608C) Number of data items to  transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA1_S5NDTR >> 0) & 0xFFFF), ((DMA1_S5NDTR = (DMA1_S5NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S5NDTR  ----------------------------------
// SVD Line: 11173

//  <rtree> SFDITEM_REG__DMA1_S5NDTR
//    <name> S5NDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002608C) stream x number of data  register </i>
//    <loc> ( (unsigned int)((DMA1_S5NDTR >> 0) & 0xFFFFFFFF), ((DMA1_S5NDTR = (DMA1_S5NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S5NDTR_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S5PAR  -------------------------------
// SVD Line: 11192

unsigned int DMA1_S5PAR __AT (0x40026090);



// --------------------------------  Field Item: DMA1_S5PAR_PA  -----------------------------------
// SVD Line: 11202

//  <item> SFDITEM_FIELD__DMA1_S5PAR_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026090) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S5PAR >> 0) & 0xFFFFFFFF), ((DMA1_S5PAR = (DMA1_S5PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S5PAR  -----------------------------------
// SVD Line: 11192

//  <rtree> SFDITEM_REG__DMA1_S5PAR
//    <name> S5PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026090) stream x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA1_S5PAR >> 0) & 0xFFFFFFFF), ((DMA1_S5PAR = (DMA1_S5PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S5PAR_PA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S5M0AR  -------------------------------
// SVD Line: 11210

unsigned int DMA1_S5M0AR __AT (0x40026094);



// -------------------------------  Field Item: DMA1_S5M0AR_M0A  ----------------------------------
// SVD Line: 11220

//  <item> SFDITEM_FIELD__DMA1_S5M0AR_M0A
//    <name> M0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026094) Memory 0 address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S5M0AR >> 0) & 0xFFFFFFFF), ((DMA1_S5M0AR = (DMA1_S5M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S5M0AR  ----------------------------------
// SVD Line: 11210

//  <rtree> SFDITEM_REG__DMA1_S5M0AR
//    <name> S5M0AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026094) stream x memory 0 address  register </i>
//    <loc> ( (unsigned int)((DMA1_S5M0AR >> 0) & 0xFFFFFFFF), ((DMA1_S5M0AR = (DMA1_S5M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S5M0AR_M0A </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S5M1AR  -------------------------------
// SVD Line: 11228

unsigned int DMA1_S5M1AR __AT (0x40026098);



// -------------------------------  Field Item: DMA1_S5M1AR_M1A  ----------------------------------
// SVD Line: 11238

//  <item> SFDITEM_FIELD__DMA1_S5M1AR_M1A
//    <name> M1A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026098) Memory 1 address (used in case of Double  buffer mode) </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S5M1AR >> 0) & 0xFFFFFFFF), ((DMA1_S5M1AR = (DMA1_S5M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S5M1AR  ----------------------------------
// SVD Line: 11228

//  <rtree> SFDITEM_REG__DMA1_S5M1AR
//    <name> S5M1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026098) stream x memory 1 address  register </i>
//    <loc> ( (unsigned int)((DMA1_S5M1AR >> 0) & 0xFFFFFFFF), ((DMA1_S5M1AR = (DMA1_S5M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S5M1AR_M1A </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S5FCR  -------------------------------
// SVD Line: 11247

unsigned int DMA1_S5FCR __AT (0x4002609C);



// -------------------------------  Field Item: DMA1_S5FCR_FEIE  ----------------------------------
// SVD Line: 11255

//  <item> SFDITEM_FIELD__DMA1_S5FCR_FEIE
//    <name> FEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4002609C) FIFO error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S5FCR ) </loc>
//      <o.7..7> FEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S5FCR_FS  -----------------------------------
// SVD Line: 11263

//  <item> SFDITEM_FIELD__DMA1_S5FCR_FS
//    <name> FS </name>
//    <r> 
//    <i> [Bits 5..3] RO (@ 0x4002609C) FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S5FCR >> 3) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S5FCR_DMDIS  ----------------------------------
// SVD Line: 11270

//  <item> SFDITEM_FIELD__DMA1_S5FCR_DMDIS
//    <name> DMDIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002609C) Direct mode disable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S5FCR ) </loc>
//      <o.2..2> DMDIS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S5FCR_FTH  -----------------------------------
// SVD Line: 11277

//  <item> SFDITEM_FIELD__DMA1_S5FCR_FTH
//    <name> FTH </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4002609C) FIFO threshold selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S5FCR >> 0) & 0x3), ((DMA1_S5FCR = (DMA1_S5FCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S5FCR  -----------------------------------
// SVD Line: 11247

//  <rtree> SFDITEM_REG__DMA1_S5FCR
//    <name> S5FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002609C) stream x FIFO control register </i>
//    <loc> ( (unsigned int)((DMA1_S5FCR >> 0) & 0xFFFFFFFF), ((DMA1_S5FCR = (DMA1_S5FCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S5FCR_FEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S5FCR_FS </item>
//    <item> SFDITEM_FIELD__DMA1_S5FCR_DMDIS </item>
//    <item> SFDITEM_FIELD__DMA1_S5FCR_FTH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S6CR  --------------------------------
// SVD Line: 11286

unsigned int DMA1_S6CR __AT (0x400260A0);



// -------------------------------  Field Item: DMA1_S6CR_CHSEL  ----------------------------------
// SVD Line: 11296

//  <item> SFDITEM_FIELD__DMA1_S6CR_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x400260A0) Channel selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S6CR >> 25) & 0x7), ((DMA1_S6CR = (DMA1_S6CR & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S6CR_MBURST  ----------------------------------
// SVD Line: 11302

//  <item> SFDITEM_FIELD__DMA1_S6CR_MBURST
//    <name> MBURST </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x400260A0) Memory burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S6CR >> 23) & 0x3), ((DMA1_S6CR = (DMA1_S6CR & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S6CR_PBURST  ----------------------------------
// SVD Line: 11309

//  <item> SFDITEM_FIELD__DMA1_S6CR_PBURST
//    <name> PBURST </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x400260A0) Peripheral burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S6CR >> 21) & 0x3), ((DMA1_S6CR = (DMA1_S6CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S6CR_ACK  -----------------------------------
// SVD Line: 11316

//  <item> SFDITEM_FIELD__DMA1_S6CR_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400260A0) ACK </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S6CR ) </loc>
//      <o.20..20> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S6CR_CT  ------------------------------------
// SVD Line: 11322

//  <item> SFDITEM_FIELD__DMA1_S6CR_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400260A0) Current target (only in double buffer  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S6CR ) </loc>
//      <o.19..19> CT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S6CR_DBM  -----------------------------------
// SVD Line: 11329

//  <item> SFDITEM_FIELD__DMA1_S6CR_DBM
//    <name> DBM </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400260A0) Double buffer mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S6CR ) </loc>
//      <o.18..18> DBM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S6CR_PL  ------------------------------------
// SVD Line: 11335

//  <item> SFDITEM_FIELD__DMA1_S6CR_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x400260A0) Priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S6CR >> 16) & 0x3), ((DMA1_S6CR = (DMA1_S6CR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S6CR_PINCOS  ----------------------------------
// SVD Line: 11341

//  <item> SFDITEM_FIELD__DMA1_S6CR_PINCOS
//    <name> PINCOS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400260A0) Peripheral increment offset  size </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S6CR ) </loc>
//      <o.15..15> PINCOS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S6CR_MSIZE  ----------------------------------
// SVD Line: 11348

//  <item> SFDITEM_FIELD__DMA1_S6CR_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x400260A0) Memory data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S6CR >> 13) & 0x3), ((DMA1_S6CR = (DMA1_S6CR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S6CR_PSIZE  ----------------------------------
// SVD Line: 11354

//  <item> SFDITEM_FIELD__DMA1_S6CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x400260A0) Peripheral data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S6CR >> 11) & 0x3), ((DMA1_S6CR = (DMA1_S6CR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S6CR_MINC  -----------------------------------
// SVD Line: 11360

//  <item> SFDITEM_FIELD__DMA1_S6CR_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400260A0) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S6CR ) </loc>
//      <o.10..10> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S6CR_PINC  -----------------------------------
// SVD Line: 11366

//  <item> SFDITEM_FIELD__DMA1_S6CR_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400260A0) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S6CR ) </loc>
//      <o.9..9> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S6CR_CIRC  -----------------------------------
// SVD Line: 11372

//  <item> SFDITEM_FIELD__DMA1_S6CR_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400260A0) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S6CR ) </loc>
//      <o.8..8> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S6CR_DIR  -----------------------------------
// SVD Line: 11378

//  <item> SFDITEM_FIELD__DMA1_S6CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x400260A0) Data transfer direction </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S6CR >> 6) & 0x3), ((DMA1_S6CR = (DMA1_S6CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S6CR_PFCTRL  ----------------------------------
// SVD Line: 11384

//  <item> SFDITEM_FIELD__DMA1_S6CR_PFCTRL
//    <name> PFCTRL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400260A0) Peripheral flow controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S6CR ) </loc>
//      <o.5..5> PFCTRL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S6CR_TCIE  -----------------------------------
// SVD Line: 11390

//  <item> SFDITEM_FIELD__DMA1_S6CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400260A0) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S6CR ) </loc>
//      <o.4..4> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S6CR_HTIE  -----------------------------------
// SVD Line: 11397

//  <item> SFDITEM_FIELD__DMA1_S6CR_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400260A0) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S6CR ) </loc>
//      <o.3..3> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S6CR_TEIE  -----------------------------------
// SVD Line: 11404

//  <item> SFDITEM_FIELD__DMA1_S6CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400260A0) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S6CR ) </loc>
//      <o.2..2> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S6CR_DMEIE  ----------------------------------
// SVD Line: 11411

//  <item> SFDITEM_FIELD__DMA1_S6CR_DMEIE
//    <name> DMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400260A0) Direct mode error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S6CR ) </loc>
//      <o.1..1> DMEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S6CR_EN  ------------------------------------
// SVD Line: 11418

//  <item> SFDITEM_FIELD__DMA1_S6CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400260A0) Stream enable / flag stream ready when  read low </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S6CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA1_S6CR  -----------------------------------
// SVD Line: 11286

//  <rtree> SFDITEM_REG__DMA1_S6CR
//    <name> S6CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260A0) stream x configuration  register </i>
//    <loc> ( (unsigned int)((DMA1_S6CR >> 0) & 0xFFFFFFFF), ((DMA1_S6CR = (DMA1_S6CR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S6CR_CHSEL </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_MBURST </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_PBURST </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_ACK </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_CT </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_DBM </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_PL </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_PINCOS </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_MINC </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_PINC </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_CIRC </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_DIR </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_PFCTRL </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_TCIE </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_HTIE </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_TEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_DMEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S6NDTR  -------------------------------
// SVD Line: 11427

unsigned int DMA1_S6NDTR __AT (0x400260A4);



// -------------------------------  Field Item: DMA1_S6NDTR_NDT  ----------------------------------
// SVD Line: 11437

//  <item> SFDITEM_FIELD__DMA1_S6NDTR_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x400260A4) Number of data items to  transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA1_S6NDTR >> 0) & 0xFFFF), ((DMA1_S6NDTR = (DMA1_S6NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S6NDTR  ----------------------------------
// SVD Line: 11427

//  <rtree> SFDITEM_REG__DMA1_S6NDTR
//    <name> S6NDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260A4) stream x number of data  register </i>
//    <loc> ( (unsigned int)((DMA1_S6NDTR >> 0) & 0xFFFFFFFF), ((DMA1_S6NDTR = (DMA1_S6NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S6NDTR_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S6PAR  -------------------------------
// SVD Line: 11446

unsigned int DMA1_S6PAR __AT (0x400260A8);



// --------------------------------  Field Item: DMA1_S6PAR_PA  -----------------------------------
// SVD Line: 11456

//  <item> SFDITEM_FIELD__DMA1_S6PAR_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260A8) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S6PAR >> 0) & 0xFFFFFFFF), ((DMA1_S6PAR = (DMA1_S6PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S6PAR  -----------------------------------
// SVD Line: 11446

//  <rtree> SFDITEM_REG__DMA1_S6PAR
//    <name> S6PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260A8) stream x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA1_S6PAR >> 0) & 0xFFFFFFFF), ((DMA1_S6PAR = (DMA1_S6PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S6PAR_PA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S6M0AR  -------------------------------
// SVD Line: 11464

unsigned int DMA1_S6M0AR __AT (0x400260AC);



// -------------------------------  Field Item: DMA1_S6M0AR_M0A  ----------------------------------
// SVD Line: 11474

//  <item> SFDITEM_FIELD__DMA1_S6M0AR_M0A
//    <name> M0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260AC) Memory 0 address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S6M0AR >> 0) & 0xFFFFFFFF), ((DMA1_S6M0AR = (DMA1_S6M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S6M0AR  ----------------------------------
// SVD Line: 11464

//  <rtree> SFDITEM_REG__DMA1_S6M0AR
//    <name> S6M0AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260AC) stream x memory 0 address  register </i>
//    <loc> ( (unsigned int)((DMA1_S6M0AR >> 0) & 0xFFFFFFFF), ((DMA1_S6M0AR = (DMA1_S6M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S6M0AR_M0A </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S6M1AR  -------------------------------
// SVD Line: 11482

unsigned int DMA1_S6M1AR __AT (0x400260B0);



// -------------------------------  Field Item: DMA1_S6M1AR_M1A  ----------------------------------
// SVD Line: 11492

//  <item> SFDITEM_FIELD__DMA1_S6M1AR_M1A
//    <name> M1A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260B0) Memory 1 address (used in case of Double  buffer mode) </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S6M1AR >> 0) & 0xFFFFFFFF), ((DMA1_S6M1AR = (DMA1_S6M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S6M1AR  ----------------------------------
// SVD Line: 11482

//  <rtree> SFDITEM_REG__DMA1_S6M1AR
//    <name> S6M1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260B0) stream x memory 1 address  register </i>
//    <loc> ( (unsigned int)((DMA1_S6M1AR >> 0) & 0xFFFFFFFF), ((DMA1_S6M1AR = (DMA1_S6M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S6M1AR_M1A </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S6FCR  -------------------------------
// SVD Line: 11501

unsigned int DMA1_S6FCR __AT (0x400260B4);



// -------------------------------  Field Item: DMA1_S6FCR_FEIE  ----------------------------------
// SVD Line: 11509

//  <item> SFDITEM_FIELD__DMA1_S6FCR_FEIE
//    <name> FEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400260B4) FIFO error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S6FCR ) </loc>
//      <o.7..7> FEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S6FCR_FS  -----------------------------------
// SVD Line: 11517

//  <item> SFDITEM_FIELD__DMA1_S6FCR_FS
//    <name> FS </name>
//    <r> 
//    <i> [Bits 5..3] RO (@ 0x400260B4) FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S6FCR >> 3) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S6FCR_DMDIS  ----------------------------------
// SVD Line: 11524

//  <item> SFDITEM_FIELD__DMA1_S6FCR_DMDIS
//    <name> DMDIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400260B4) Direct mode disable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S6FCR ) </loc>
//      <o.2..2> DMDIS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S6FCR_FTH  -----------------------------------
// SVD Line: 11531

//  <item> SFDITEM_FIELD__DMA1_S6FCR_FTH
//    <name> FTH </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400260B4) FIFO threshold selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S6FCR >> 0) & 0x3), ((DMA1_S6FCR = (DMA1_S6FCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S6FCR  -----------------------------------
// SVD Line: 11501

//  <rtree> SFDITEM_REG__DMA1_S6FCR
//    <name> S6FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260B4) stream x FIFO control register </i>
//    <loc> ( (unsigned int)((DMA1_S6FCR >> 0) & 0xFFFFFFFF), ((DMA1_S6FCR = (DMA1_S6FCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S6FCR_FEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S6FCR_FS </item>
//    <item> SFDITEM_FIELD__DMA1_S6FCR_DMDIS </item>
//    <item> SFDITEM_FIELD__DMA1_S6FCR_FTH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S7CR  --------------------------------
// SVD Line: 11540

unsigned int DMA1_S7CR __AT (0x400260B8);



// -------------------------------  Field Item: DMA1_S7CR_CHSEL  ----------------------------------
// SVD Line: 11550

//  <item> SFDITEM_FIELD__DMA1_S7CR_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x400260B8) Channel selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S7CR >> 25) & 0x7), ((DMA1_S7CR = (DMA1_S7CR & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S7CR_MBURST  ----------------------------------
// SVD Line: 11556

//  <item> SFDITEM_FIELD__DMA1_S7CR_MBURST
//    <name> MBURST </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x400260B8) Memory burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S7CR >> 23) & 0x3), ((DMA1_S7CR = (DMA1_S7CR & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S7CR_PBURST  ----------------------------------
// SVD Line: 11563

//  <item> SFDITEM_FIELD__DMA1_S7CR_PBURST
//    <name> PBURST </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x400260B8) Peripheral burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S7CR >> 21) & 0x3), ((DMA1_S7CR = (DMA1_S7CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S7CR_ACK  -----------------------------------
// SVD Line: 11570

//  <item> SFDITEM_FIELD__DMA1_S7CR_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400260B8) ACK </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S7CR ) </loc>
//      <o.20..20> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S7CR_CT  ------------------------------------
// SVD Line: 11576

//  <item> SFDITEM_FIELD__DMA1_S7CR_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400260B8) Current target (only in double buffer  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S7CR ) </loc>
//      <o.19..19> CT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S7CR_DBM  -----------------------------------
// SVD Line: 11583

//  <item> SFDITEM_FIELD__DMA1_S7CR_DBM
//    <name> DBM </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400260B8) Double buffer mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S7CR ) </loc>
//      <o.18..18> DBM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S7CR_PL  ------------------------------------
// SVD Line: 11589

//  <item> SFDITEM_FIELD__DMA1_S7CR_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x400260B8) Priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S7CR >> 16) & 0x3), ((DMA1_S7CR = (DMA1_S7CR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S7CR_PINCOS  ----------------------------------
// SVD Line: 11595

//  <item> SFDITEM_FIELD__DMA1_S7CR_PINCOS
//    <name> PINCOS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400260B8) Peripheral increment offset  size </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S7CR ) </loc>
//      <o.15..15> PINCOS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S7CR_MSIZE  ----------------------------------
// SVD Line: 11602

//  <item> SFDITEM_FIELD__DMA1_S7CR_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x400260B8) Memory data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S7CR >> 13) & 0x3), ((DMA1_S7CR = (DMA1_S7CR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S7CR_PSIZE  ----------------------------------
// SVD Line: 11608

//  <item> SFDITEM_FIELD__DMA1_S7CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x400260B8) Peripheral data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S7CR >> 11) & 0x3), ((DMA1_S7CR = (DMA1_S7CR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S7CR_MINC  -----------------------------------
// SVD Line: 11614

//  <item> SFDITEM_FIELD__DMA1_S7CR_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400260B8) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S7CR ) </loc>
//      <o.10..10> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S7CR_PINC  -----------------------------------
// SVD Line: 11620

//  <item> SFDITEM_FIELD__DMA1_S7CR_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400260B8) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S7CR ) </loc>
//      <o.9..9> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S7CR_CIRC  -----------------------------------
// SVD Line: 11626

//  <item> SFDITEM_FIELD__DMA1_S7CR_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400260B8) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S7CR ) </loc>
//      <o.8..8> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S7CR_DIR  -----------------------------------
// SVD Line: 11632

//  <item> SFDITEM_FIELD__DMA1_S7CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x400260B8) Data transfer direction </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S7CR >> 6) & 0x3), ((DMA1_S7CR = (DMA1_S7CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S7CR_PFCTRL  ----------------------------------
// SVD Line: 11638

//  <item> SFDITEM_FIELD__DMA1_S7CR_PFCTRL
//    <name> PFCTRL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400260B8) Peripheral flow controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S7CR ) </loc>
//      <o.5..5> PFCTRL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S7CR_TCIE  -----------------------------------
// SVD Line: 11644

//  <item> SFDITEM_FIELD__DMA1_S7CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400260B8) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S7CR ) </loc>
//      <o.4..4> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S7CR_HTIE  -----------------------------------
// SVD Line: 11651

//  <item> SFDITEM_FIELD__DMA1_S7CR_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400260B8) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S7CR ) </loc>
//      <o.3..3> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S7CR_TEIE  -----------------------------------
// SVD Line: 11658

//  <item> SFDITEM_FIELD__DMA1_S7CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400260B8) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S7CR ) </loc>
//      <o.2..2> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S7CR_DMEIE  ----------------------------------
// SVD Line: 11665

//  <item> SFDITEM_FIELD__DMA1_S7CR_DMEIE
//    <name> DMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400260B8) Direct mode error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S7CR ) </loc>
//      <o.1..1> DMEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S7CR_EN  ------------------------------------
// SVD Line: 11672

//  <item> SFDITEM_FIELD__DMA1_S7CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400260B8) Stream enable / flag stream ready when  read low </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S7CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA1_S7CR  -----------------------------------
// SVD Line: 11540

//  <rtree> SFDITEM_REG__DMA1_S7CR
//    <name> S7CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260B8) stream x configuration  register </i>
//    <loc> ( (unsigned int)((DMA1_S7CR >> 0) & 0xFFFFFFFF), ((DMA1_S7CR = (DMA1_S7CR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S7CR_CHSEL </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_MBURST </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_PBURST </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_ACK </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_CT </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_DBM </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_PL </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_PINCOS </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_MINC </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_PINC </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_CIRC </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_DIR </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_PFCTRL </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_TCIE </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_HTIE </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_TEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_DMEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S7NDTR  -------------------------------
// SVD Line: 11681

unsigned int DMA1_S7NDTR __AT (0x400260BC);



// -------------------------------  Field Item: DMA1_S7NDTR_NDT  ----------------------------------
// SVD Line: 11691

//  <item> SFDITEM_FIELD__DMA1_S7NDTR_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x400260BC) Number of data items to  transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA1_S7NDTR >> 0) & 0xFFFF), ((DMA1_S7NDTR = (DMA1_S7NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S7NDTR  ----------------------------------
// SVD Line: 11681

//  <rtree> SFDITEM_REG__DMA1_S7NDTR
//    <name> S7NDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260BC) stream x number of data  register </i>
//    <loc> ( (unsigned int)((DMA1_S7NDTR >> 0) & 0xFFFFFFFF), ((DMA1_S7NDTR = (DMA1_S7NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S7NDTR_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S7PAR  -------------------------------
// SVD Line: 11700

unsigned int DMA1_S7PAR __AT (0x400260C0);



// --------------------------------  Field Item: DMA1_S7PAR_PA  -----------------------------------
// SVD Line: 11710

//  <item> SFDITEM_FIELD__DMA1_S7PAR_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260C0) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S7PAR >> 0) & 0xFFFFFFFF), ((DMA1_S7PAR = (DMA1_S7PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S7PAR  -----------------------------------
// SVD Line: 11700

//  <rtree> SFDITEM_REG__DMA1_S7PAR
//    <name> S7PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260C0) stream x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA1_S7PAR >> 0) & 0xFFFFFFFF), ((DMA1_S7PAR = (DMA1_S7PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S7PAR_PA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S7M0AR  -------------------------------
// SVD Line: 11718

unsigned int DMA1_S7M0AR __AT (0x400260C4);



// -------------------------------  Field Item: DMA1_S7M0AR_M0A  ----------------------------------
// SVD Line: 11728

//  <item> SFDITEM_FIELD__DMA1_S7M0AR_M0A
//    <name> M0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260C4) Memory 0 address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S7M0AR >> 0) & 0xFFFFFFFF), ((DMA1_S7M0AR = (DMA1_S7M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S7M0AR  ----------------------------------
// SVD Line: 11718

//  <rtree> SFDITEM_REG__DMA1_S7M0AR
//    <name> S7M0AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260C4) stream x memory 0 address  register </i>
//    <loc> ( (unsigned int)((DMA1_S7M0AR >> 0) & 0xFFFFFFFF), ((DMA1_S7M0AR = (DMA1_S7M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S7M0AR_M0A </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S7M1AR  -------------------------------
// SVD Line: 11736

unsigned int DMA1_S7M1AR __AT (0x400260C8);



// -------------------------------  Field Item: DMA1_S7M1AR_M1A  ----------------------------------
// SVD Line: 11746

//  <item> SFDITEM_FIELD__DMA1_S7M1AR_M1A
//    <name> M1A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260C8) Memory 1 address (used in case of Double  buffer mode) </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S7M1AR >> 0) & 0xFFFFFFFF), ((DMA1_S7M1AR = (DMA1_S7M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S7M1AR  ----------------------------------
// SVD Line: 11736

//  <rtree> SFDITEM_REG__DMA1_S7M1AR
//    <name> S7M1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260C8) stream x memory 1 address  register </i>
//    <loc> ( (unsigned int)((DMA1_S7M1AR >> 0) & 0xFFFFFFFF), ((DMA1_S7M1AR = (DMA1_S7M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S7M1AR_M1A </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S7FCR  -------------------------------
// SVD Line: 11755

unsigned int DMA1_S7FCR __AT (0x400260CC);



// -------------------------------  Field Item: DMA1_S7FCR_FEIE  ----------------------------------
// SVD Line: 11763

//  <item> SFDITEM_FIELD__DMA1_S7FCR_FEIE
//    <name> FEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400260CC) FIFO error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S7FCR ) </loc>
//      <o.7..7> FEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S7FCR_FS  -----------------------------------
// SVD Line: 11771

//  <item> SFDITEM_FIELD__DMA1_S7FCR_FS
//    <name> FS </name>
//    <r> 
//    <i> [Bits 5..3] RO (@ 0x400260CC) FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S7FCR >> 3) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S7FCR_DMDIS  ----------------------------------
// SVD Line: 11778

//  <item> SFDITEM_FIELD__DMA1_S7FCR_DMDIS
//    <name> DMDIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400260CC) Direct mode disable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S7FCR ) </loc>
//      <o.2..2> DMDIS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S7FCR_FTH  -----------------------------------
// SVD Line: 11785

//  <item> SFDITEM_FIELD__DMA1_S7FCR_FTH
//    <name> FTH </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400260CC) FIFO threshold selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S7FCR >> 0) & 0x3), ((DMA1_S7FCR = (DMA1_S7FCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S7FCR  -----------------------------------
// SVD Line: 11755

//  <rtree> SFDITEM_REG__DMA1_S7FCR
//    <name> S7FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260CC) stream x FIFO control register </i>
//    <loc> ( (unsigned int)((DMA1_S7FCR >> 0) & 0xFFFFFFFF), ((DMA1_S7FCR = (DMA1_S7FCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S7FCR_FEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S7FCR_FS </item>
//    <item> SFDITEM_FIELD__DMA1_S7FCR_DMDIS </item>
//    <item> SFDITEM_FIELD__DMA1_S7FCR_FTH </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: DMA1  -------------------------------------
// SVD Line: 11796

//  <view> DMA1
//    <name> DMA1 </name>
//    <item> SFDITEM_REG__DMA1_LISR </item>
//    <item> SFDITEM_REG__DMA1_HISR </item>
//    <item> SFDITEM_REG__DMA1_LIFCR </item>
//    <item> SFDITEM_REG__DMA1_HIFCR </item>
//    <item> SFDITEM_REG__DMA1_S0CR </item>
//    <item> SFDITEM_REG__DMA1_S0NDTR </item>
//    <item> SFDITEM_REG__DMA1_S0PAR </item>
//    <item> SFDITEM_REG__DMA1_S0M0AR </item>
//    <item> SFDITEM_REG__DMA1_S0M1AR </item>
//    <item> SFDITEM_REG__DMA1_S0FCR </item>
//    <item> SFDITEM_REG__DMA1_S1CR </item>
//    <item> SFDITEM_REG__DMA1_S1NDTR </item>
//    <item> SFDITEM_REG__DMA1_S1PAR </item>
//    <item> SFDITEM_REG__DMA1_S1M0AR </item>
//    <item> SFDITEM_REG__DMA1_S1M1AR </item>
//    <item> SFDITEM_REG__DMA1_S1FCR </item>
//    <item> SFDITEM_REG__DMA1_S2CR </item>
//    <item> SFDITEM_REG__DMA1_S2NDTR </item>
//    <item> SFDITEM_REG__DMA1_S2PAR </item>
//    <item> SFDITEM_REG__DMA1_S2M0AR </item>
//    <item> SFDITEM_REG__DMA1_S2M1AR </item>
//    <item> SFDITEM_REG__DMA1_S2FCR </item>
//    <item> SFDITEM_REG__DMA1_S3CR </item>
//    <item> SFDITEM_REG__DMA1_S3NDTR </item>
//    <item> SFDITEM_REG__DMA1_S3PAR </item>
//    <item> SFDITEM_REG__DMA1_S3M0AR </item>
//    <item> SFDITEM_REG__DMA1_S3M1AR </item>
//    <item> SFDITEM_REG__DMA1_S3FCR </item>
//    <item> SFDITEM_REG__DMA1_S4CR </item>
//    <item> SFDITEM_REG__DMA1_S4NDTR </item>
//    <item> SFDITEM_REG__DMA1_S4PAR </item>
//    <item> SFDITEM_REG__DMA1_S4M0AR </item>
//    <item> SFDITEM_REG__DMA1_S4M1AR </item>
//    <item> SFDITEM_REG__DMA1_S4FCR </item>
//    <item> SFDITEM_REG__DMA1_S5CR </item>
//    <item> SFDITEM_REG__DMA1_S5NDTR </item>
//    <item> SFDITEM_REG__DMA1_S5PAR </item>
//    <item> SFDITEM_REG__DMA1_S5M0AR </item>
//    <item> SFDITEM_REG__DMA1_S5M1AR </item>
//    <item> SFDITEM_REG__DMA1_S5FCR </item>
//    <item> SFDITEM_REG__DMA1_S6CR </item>
//    <item> SFDITEM_REG__DMA1_S6NDTR </item>
//    <item> SFDITEM_REG__DMA1_S6PAR </item>
//    <item> SFDITEM_REG__DMA1_S6M0AR </item>
//    <item> SFDITEM_REG__DMA1_S6M1AR </item>
//    <item> SFDITEM_REG__DMA1_S6FCR </item>
//    <item> SFDITEM_REG__DMA1_S7CR </item>
//    <item> SFDITEM_REG__DMA1_S7NDTR </item>
//    <item> SFDITEM_REG__DMA1_S7PAR </item>
//    <item> SFDITEM_REG__DMA1_S7M0AR </item>
//    <item> SFDITEM_REG__DMA1_S7M1AR </item>
//    <item> SFDITEM_REG__DMA1_S7FCR </item>
//  </view>
//  


// ---------------------------  Register Item Address: GPIOH_MODER  -------------------------------
// SVD Line: 11817

unsigned int GPIOH_MODER __AT (0x40021C00);



// -----------------------------  Field Item: GPIOH_MODER_MODER15  --------------------------------
// SVD Line: 11826

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER15
//    <name> MODER15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40021C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 30) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER14  --------------------------------
// SVD Line: 11833

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER14
//    <name> MODER14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40021C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 28) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER13  --------------------------------
// SVD Line: 11840

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER13
//    <name> MODER13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40021C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 26) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER12  --------------------------------
// SVD Line: 11847

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER12
//    <name> MODER12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40021C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 24) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER11  --------------------------------
// SVD Line: 11854

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER11
//    <name> MODER11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40021C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 22) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER10  --------------------------------
// SVD Line: 11861

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER10
//    <name> MODER10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40021C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 20) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER9  ---------------------------------
// SVD Line: 11868

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER9
//    <name> MODER9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40021C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 18) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER8  ---------------------------------
// SVD Line: 11875

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER8
//    <name> MODER8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40021C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 16) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER7  ---------------------------------
// SVD Line: 11882

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER7
//    <name> MODER7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40021C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 14) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER6  ---------------------------------
// SVD Line: 11889

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER6
//    <name> MODER6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40021C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 12) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER5  ---------------------------------
// SVD Line: 11896

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER5
//    <name> MODER5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40021C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 10) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER4  ---------------------------------
// SVD Line: 11903

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER4
//    <name> MODER4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40021C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 8) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER3  ---------------------------------
// SVD Line: 11910

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER3
//    <name> MODER3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40021C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 6) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER2  ---------------------------------
// SVD Line: 11917

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER2
//    <name> MODER2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40021C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 4) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER1  ---------------------------------
// SVD Line: 11924

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER1
//    <name> MODER1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40021C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 2) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER0  ---------------------------------
// SVD Line: 11931

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER0
//    <name> MODER0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40021C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 0) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOH_MODER  ----------------------------------
// SVD Line: 11817

//  <rtree> SFDITEM_REG__GPIOH_MODER
//    <name> MODER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021C00) GPIO port mode register </i>
//    <loc> ( (unsigned int)((GPIOH_MODER >> 0) & 0xFFFFFFFF), ((GPIOH_MODER = (GPIOH_MODER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER15 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER14 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER13 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER12 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER11 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER10 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER9 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER8 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER7 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER6 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER5 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER4 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER3 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER2 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER1 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOH_OTYPER  ------------------------------
// SVD Line: 11940

unsigned int GPIOH_OTYPER __AT (0x40021C04);



// ------------------------------  Field Item: GPIOH_OTYPER_OT15  ---------------------------------
// SVD Line: 11949

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT15
//    <name> OT15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40021C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.15..15> OT15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT14  ---------------------------------
// SVD Line: 11956

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT14
//    <name> OT14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40021C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.14..14> OT14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT13  ---------------------------------
// SVD Line: 11963

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT13
//    <name> OT13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40021C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.13..13> OT13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT12  ---------------------------------
// SVD Line: 11970

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT12
//    <name> OT12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40021C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.12..12> OT12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT11  ---------------------------------
// SVD Line: 11977

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT11
//    <name> OT11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40021C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.11..11> OT11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT10  ---------------------------------
// SVD Line: 11984

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT10
//    <name> OT10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40021C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.10..10> OT10
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT9  ----------------------------------
// SVD Line: 11991

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT9
//    <name> OT9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40021C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.9..9> OT9
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT8  ----------------------------------
// SVD Line: 11998

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT8
//    <name> OT8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40021C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.8..8> OT8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT7  ----------------------------------
// SVD Line: 12005

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT7
//    <name> OT7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40021C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.7..7> OT7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT6  ----------------------------------
// SVD Line: 12012

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT6
//    <name> OT6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40021C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.6..6> OT6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT5  ----------------------------------
// SVD Line: 12019

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT5
//    <name> OT5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40021C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.5..5> OT5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT4  ----------------------------------
// SVD Line: 12026

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT4
//    <name> OT4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40021C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.4..4> OT4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT3  ----------------------------------
// SVD Line: 12033

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT3
//    <name> OT3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40021C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.3..3> OT3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT2  ----------------------------------
// SVD Line: 12040

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT2
//    <name> OT2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40021C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.2..2> OT2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT1  ----------------------------------
// SVD Line: 12047

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT1
//    <name> OT1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40021C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.1..1> OT1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT0  ----------------------------------
// SVD Line: 12054

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT0
//    <name> OT0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40021C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.0..0> OT0
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: GPIOH_OTYPER  ----------------------------------
// SVD Line: 11940

//  <rtree> SFDITEM_REG__GPIOH_OTYPER
//    <name> OTYPER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021C04) GPIO port output type register </i>
//    <loc> ( (unsigned int)((GPIOH_OTYPER >> 0) & 0xFFFFFFFF), ((GPIOH_OTYPER = (GPIOH_OTYPER & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT15 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT14 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT13 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT12 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT11 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT10 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT9 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT8 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT7 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT6 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT5 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT4 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT3 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT2 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT1 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOH_OSPEEDR  ------------------------------
// SVD Line: 12063

unsigned int GPIOH_OSPEEDR __AT (0x40021C08);



// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR15  ------------------------------
// SVD Line: 12073

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR15
//    <name> OSPEEDR15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40021C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 30) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR14  ------------------------------
// SVD Line: 12080

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR14
//    <name> OSPEEDR14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40021C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 28) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR13  ------------------------------
// SVD Line: 12087

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR13
//    <name> OSPEEDR13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40021C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 26) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR12  ------------------------------
// SVD Line: 12094

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR12
//    <name> OSPEEDR12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40021C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 24) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR11  ------------------------------
// SVD Line: 12101

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR11
//    <name> OSPEEDR11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40021C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 22) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR10  ------------------------------
// SVD Line: 12108

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR10
//    <name> OSPEEDR10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40021C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 20) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR9  -------------------------------
// SVD Line: 12115

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR9
//    <name> OSPEEDR9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40021C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 18) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR8  -------------------------------
// SVD Line: 12122

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR8
//    <name> OSPEEDR8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40021C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 16) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR7  -------------------------------
// SVD Line: 12129

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR7
//    <name> OSPEEDR7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40021C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 14) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR6  -------------------------------
// SVD Line: 12136

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR6
//    <name> OSPEEDR6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40021C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 12) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR5  -------------------------------
// SVD Line: 12143

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR5
//    <name> OSPEEDR5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40021C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 10) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR4  -------------------------------
// SVD Line: 12150

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR4
//    <name> OSPEEDR4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40021C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 8) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR3  -------------------------------
// SVD Line: 12157

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR3
//    <name> OSPEEDR3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40021C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 6) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR2  -------------------------------
// SVD Line: 12164

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR2
//    <name> OSPEEDR2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40021C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 4) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR1  -------------------------------
// SVD Line: 12171

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR1
//    <name> OSPEEDR1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40021C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 2) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR0  -------------------------------
// SVD Line: 12178

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR0
//    <name> OSPEEDR0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40021C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 0) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIOH_OSPEEDR  ---------------------------------
// SVD Line: 12063

//  <rtree> SFDITEM_REG__GPIOH_OSPEEDR
//    <name> OSPEEDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021C08) GPIO port output speed  register </i>
//    <loc> ( (unsigned int)((GPIOH_OSPEEDR >> 0) & 0xFFFFFFFF), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR15 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR14 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR13 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR12 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR11 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR10 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR9 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR8 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR7 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR6 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR5 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR4 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR3 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR2 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR1 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOH_PUPDR  -------------------------------
// SVD Line: 12187

unsigned int GPIOH_PUPDR __AT (0x40021C0C);



// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR15  --------------------------------
// SVD Line: 12197

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR15
//    <name> PUPDR15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40021C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 30) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR14  --------------------------------
// SVD Line: 12204

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR14
//    <name> PUPDR14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40021C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 28) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR13  --------------------------------
// SVD Line: 12211

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR13
//    <name> PUPDR13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40021C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 26) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR12  --------------------------------
// SVD Line: 12218

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR12
//    <name> PUPDR12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40021C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 24) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR11  --------------------------------
// SVD Line: 12225

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR11
//    <name> PUPDR11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40021C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 22) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR10  --------------------------------
// SVD Line: 12232

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR10
//    <name> PUPDR10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40021C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 20) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR9  ---------------------------------
// SVD Line: 12239

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR9
//    <name> PUPDR9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40021C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 18) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR8  ---------------------------------
// SVD Line: 12246

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR8
//    <name> PUPDR8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40021C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 16) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR7  ---------------------------------
// SVD Line: 12253

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR7
//    <name> PUPDR7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40021C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 14) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR6  ---------------------------------
// SVD Line: 12260

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR6
//    <name> PUPDR6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40021C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 12) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR5  ---------------------------------
// SVD Line: 12267

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR5
//    <name> PUPDR5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40021C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 10) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR4  ---------------------------------
// SVD Line: 12274

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR4
//    <name> PUPDR4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40021C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 8) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR3  ---------------------------------
// SVD Line: 12281

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR3
//    <name> PUPDR3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40021C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 6) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR2  ---------------------------------
// SVD Line: 12288

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR2
//    <name> PUPDR2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40021C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 4) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR1  ---------------------------------
// SVD Line: 12295

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR1
//    <name> PUPDR1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40021C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 2) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR0  ---------------------------------
// SVD Line: 12302

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR0
//    <name> PUPDR0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40021C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 0) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOH_PUPDR  ----------------------------------
// SVD Line: 12187

//  <rtree> SFDITEM_REG__GPIOH_PUPDR
//    <name> PUPDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021C0C) GPIO port pull-up/pull-down  register </i>
//    <loc> ( (unsigned int)((GPIOH_PUPDR >> 0) & 0xFFFFFFFF), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR15 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR14 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR13 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR12 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR11 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR10 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR9 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR8 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR7 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR6 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR5 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR4 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR3 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR2 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR1 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOH_IDR  --------------------------------
// SVD Line: 12311

unsigned int GPIOH_IDR __AT (0x40021C10);



// -------------------------------  Field Item: GPIOH_IDR_IDR15  ----------------------------------
// SVD Line: 12320

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR15
//    <name> IDR15 </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x40021C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.15..15> IDR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR14  ----------------------------------
// SVD Line: 12327

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR14
//    <name> IDR14 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x40021C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.14..14> IDR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR13  ----------------------------------
// SVD Line: 12334

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR13
//    <name> IDR13 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40021C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.13..13> IDR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR12  ----------------------------------
// SVD Line: 12341

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR12
//    <name> IDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40021C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.12..12> IDR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR11  ----------------------------------
// SVD Line: 12348

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR11
//    <name> IDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40021C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.11..11> IDR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR10  ----------------------------------
// SVD Line: 12355

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR10
//    <name> IDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40021C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.10..10> IDR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR9  -----------------------------------
// SVD Line: 12362

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR9
//    <name> IDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40021C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.9..9> IDR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR8  -----------------------------------
// SVD Line: 12369

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR8
//    <name> IDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40021C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.8..8> IDR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR7  -----------------------------------
// SVD Line: 12376

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR7
//    <name> IDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40021C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.7..7> IDR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR6  -----------------------------------
// SVD Line: 12383

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR6
//    <name> IDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40021C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.6..6> IDR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR5  -----------------------------------
// SVD Line: 12390

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR5
//    <name> IDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40021C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.5..5> IDR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR4  -----------------------------------
// SVD Line: 12397

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR4
//    <name> IDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40021C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.4..4> IDR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR3  -----------------------------------
// SVD Line: 12404

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR3
//    <name> IDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40021C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.3..3> IDR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR2  -----------------------------------
// SVD Line: 12411

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR2
//    <name> IDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40021C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.2..2> IDR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR1  -----------------------------------
// SVD Line: 12418

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR1
//    <name> IDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40021C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.1..1> IDR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR0  -----------------------------------
// SVD Line: 12425

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR0
//    <name> IDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40021C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.0..0> IDR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: GPIOH_IDR  -----------------------------------
// SVD Line: 12311

//  <rtree> SFDITEM_REG__GPIOH_IDR
//    <name> IDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40021C10) GPIO port input data register </i>
//    <loc> ( (unsigned int)((GPIOH_IDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR15 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR14 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR13 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR12 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR11 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR10 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR9 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR8 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR7 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR6 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR5 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR4 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR3 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR2 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR1 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOH_ODR  --------------------------------
// SVD Line: 12434

unsigned int GPIOH_ODR __AT (0x40021C14);



// -------------------------------  Field Item: GPIOH_ODR_ODR15  ----------------------------------
// SVD Line: 12443

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR15
//    <name> ODR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40021C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.15..15> ODR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR14  ----------------------------------
// SVD Line: 12450

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR14
//    <name> ODR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40021C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.14..14> ODR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR13  ----------------------------------
// SVD Line: 12457

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR13
//    <name> ODR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40021C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.13..13> ODR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR12  ----------------------------------
// SVD Line: 12464

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR12
//    <name> ODR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40021C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.12..12> ODR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR11  ----------------------------------
// SVD Line: 12471

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR11
//    <name> ODR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40021C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.11..11> ODR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR10  ----------------------------------
// SVD Line: 12478

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR10
//    <name> ODR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40021C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.10..10> ODR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR9  -----------------------------------
// SVD Line: 12485

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR9
//    <name> ODR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40021C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.9..9> ODR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR8  -----------------------------------
// SVD Line: 12492

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR8
//    <name> ODR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40021C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.8..8> ODR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR7  -----------------------------------
// SVD Line: 12499

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR7
//    <name> ODR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40021C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.7..7> ODR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR6  -----------------------------------
// SVD Line: 12506

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR6
//    <name> ODR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40021C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.6..6> ODR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR5  -----------------------------------
// SVD Line: 12513

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR5
//    <name> ODR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40021C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.5..5> ODR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR4  -----------------------------------
// SVD Line: 12520

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR4
//    <name> ODR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40021C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.4..4> ODR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR3  -----------------------------------
// SVD Line: 12527

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR3
//    <name> ODR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40021C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.3..3> ODR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR2  -----------------------------------
// SVD Line: 12534

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR2
//    <name> ODR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40021C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.2..2> ODR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR1  -----------------------------------
// SVD Line: 12541

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR1
//    <name> ODR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40021C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.1..1> ODR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR0  -----------------------------------
// SVD Line: 12548

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR0
//    <name> ODR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40021C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.0..0> ODR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: GPIOH_ODR  -----------------------------------
// SVD Line: 12434

//  <rtree> SFDITEM_REG__GPIOH_ODR
//    <name> ODR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021C14) GPIO port output data register </i>
//    <loc> ( (unsigned int)((GPIOH_ODR >> 0) & 0xFFFFFFFF), ((GPIOH_ODR = (GPIOH_ODR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR15 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR14 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR13 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR12 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR11 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR10 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR9 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR8 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR7 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR6 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR5 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR4 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR3 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR2 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR1 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOH_BSRR  -------------------------------
// SVD Line: 12557

unsigned int GPIOH_BSRR __AT (0x40021C18);



// -------------------------------  Field Item: GPIOH_BSRR_BR15  ----------------------------------
// SVD Line: 12567

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR15
//    <name> BR15 </name>
//    <w> 
//    <i> [Bit 31] WO (@ 0x40021C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.31..31> BR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR14  ----------------------------------
// SVD Line: 12574

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR14
//    <name> BR14 </name>
//    <w> 
//    <i> [Bit 30] WO (@ 0x40021C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.30..30> BR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR13  ----------------------------------
// SVD Line: 12581

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR13
//    <name> BR13 </name>
//    <w> 
//    <i> [Bit 29] WO (@ 0x40021C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.29..29> BR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR12  ----------------------------------
// SVD Line: 12588

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR12
//    <name> BR12 </name>
//    <w> 
//    <i> [Bit 28] WO (@ 0x40021C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.28..28> BR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR11  ----------------------------------
// SVD Line: 12595

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR11
//    <name> BR11 </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x40021C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.27..27> BR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR10  ----------------------------------
// SVD Line: 12602

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR10
//    <name> BR10 </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x40021C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.26..26> BR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR9  -----------------------------------
// SVD Line: 12609

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR9
//    <name> BR9 </name>
//    <w> 
//    <i> [Bit 25] WO (@ 0x40021C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.25..25> BR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR8  -----------------------------------
// SVD Line: 12616

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR8
//    <name> BR8 </name>
//    <w> 
//    <i> [Bit 24] WO (@ 0x40021C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.24..24> BR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR7  -----------------------------------
// SVD Line: 12623

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR7
//    <name> BR7 </name>
//    <w> 
//    <i> [Bit 23] WO (@ 0x40021C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.23..23> BR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR6  -----------------------------------
// SVD Line: 12630

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR6
//    <name> BR6 </name>
//    <w> 
//    <i> [Bit 22] WO (@ 0x40021C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.22..22> BR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR5  -----------------------------------
// SVD Line: 12637

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR5
//    <name> BR5 </name>
//    <w> 
//    <i> [Bit 21] WO (@ 0x40021C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.21..21> BR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR4  -----------------------------------
// SVD Line: 12644

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR4
//    <name> BR4 </name>
//    <w> 
//    <i> [Bit 20] WO (@ 0x40021C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.20..20> BR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR3  -----------------------------------
// SVD Line: 12651

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR3
//    <name> BR3 </name>
//    <w> 
//    <i> [Bit 19] WO (@ 0x40021C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.19..19> BR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR2  -----------------------------------
// SVD Line: 12658

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR2
//    <name> BR2 </name>
//    <w> 
//    <i> [Bit 18] WO (@ 0x40021C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.18..18> BR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR1  -----------------------------------
// SVD Line: 12665

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR1
//    <name> BR1 </name>
//    <w> 
//    <i> [Bit 17] WO (@ 0x40021C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.17..17> BR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR0  -----------------------------------
// SVD Line: 12672

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR0
//    <name> BR0 </name>
//    <w> 
//    <i> [Bit 16] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.16..16> BR0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS15  ----------------------------------
// SVD Line: 12679

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS15
//    <name> BS15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.15..15> BS15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS14  ----------------------------------
// SVD Line: 12686

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS14
//    <name> BS14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.14..14> BS14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS13  ----------------------------------
// SVD Line: 12693

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS13
//    <name> BS13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.13..13> BS13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS12  ----------------------------------
// SVD Line: 12700

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS12
//    <name> BS12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.12..12> BS12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS11  ----------------------------------
// SVD Line: 12707

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS11
//    <name> BS11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.11..11> BS11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS10  ----------------------------------
// SVD Line: 12714

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS10
//    <name> BS10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.10..10> BS10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS9  -----------------------------------
// SVD Line: 12721

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS9
//    <name> BS9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.9..9> BS9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS8  -----------------------------------
// SVD Line: 12728

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS8
//    <name> BS8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.8..8> BS8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS7  -----------------------------------
// SVD Line: 12735

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS7
//    <name> BS7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.7..7> BS7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS6  -----------------------------------
// SVD Line: 12742

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS6
//    <name> BS6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.6..6> BS6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS5  -----------------------------------
// SVD Line: 12749

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS5
//    <name> BS5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.5..5> BS5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS4  -----------------------------------
// SVD Line: 12756

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS4
//    <name> BS4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.4..4> BS4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS3  -----------------------------------
// SVD Line: 12763

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS3
//    <name> BS3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.3..3> BS3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS2  -----------------------------------
// SVD Line: 12770

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS2
//    <name> BS2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.2..2> BS2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS1  -----------------------------------
// SVD Line: 12777

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS1
//    <name> BS1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.1..1> BS1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS0  -----------------------------------
// SVD Line: 12784

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS0
//    <name> BS0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.0..0> BS0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: GPIOH_BSRR  -----------------------------------
// SVD Line: 12557

//  <rtree> SFDITEM_REG__GPIOH_BSRR
//    <name> BSRR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40021C18) GPIO port bit set/reset  register </i>
//    <loc> ( (unsigned int)((GPIOH_BSRR >> 0) & 0xFFFFFFFF), ((GPIOH_BSRR = (GPIOH_BSRR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR15 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR14 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR13 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR12 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR11 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR10 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR9 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR8 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR7 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR6 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR5 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR4 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR3 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR2 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR1 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR0 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS15 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS14 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS13 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS12 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS11 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS10 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS9 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS8 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS7 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS6 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS5 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS4 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS3 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS2 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS1 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOH_LCKR  -------------------------------
// SVD Line: 12793

unsigned int GPIOH_LCKR __AT (0x40021C1C);



// -------------------------------  Field Item: GPIOH_LCKR_LCKK  ----------------------------------
// SVD Line: 12803

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCKK
//    <name> LCKK </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.16..16> LCKK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_LCKR_LCK15  ----------------------------------
// SVD Line: 12810

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK15
//    <name> LCK15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.15..15> LCK15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_LCKR_LCK14  ----------------------------------
// SVD Line: 12817

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK14
//    <name> LCK14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.14..14> LCK14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_LCKR_LCK13  ----------------------------------
// SVD Line: 12824

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK13
//    <name> LCK13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.13..13> LCK13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_LCKR_LCK12  ----------------------------------
// SVD Line: 12831

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK12
//    <name> LCK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.12..12> LCK12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_LCKR_LCK11  ----------------------------------
// SVD Line: 12838

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK11
//    <name> LCK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.11..11> LCK11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_LCKR_LCK10  ----------------------------------
// SVD Line: 12845

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK10
//    <name> LCK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.10..10> LCK10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_LCKR_LCK9  ----------------------------------
// SVD Line: 12852

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK9
//    <name> LCK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.9..9> LCK9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_LCKR_LCK8  ----------------------------------
// SVD Line: 12859

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK8
//    <name> LCK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.8..8> LCK8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_LCKR_LCK7  ----------------------------------
// SVD Line: 12866

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK7
//    <name> LCK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.7..7> LCK7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_LCKR_LCK6  ----------------------------------
// SVD Line: 12873

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK6
//    <name> LCK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.6..6> LCK6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_LCKR_LCK5  ----------------------------------
// SVD Line: 12880

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK5
//    <name> LCK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.5..5> LCK5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_LCKR_LCK4  ----------------------------------
// SVD Line: 12887

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK4
//    <name> LCK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.4..4> LCK4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_LCKR_LCK3  ----------------------------------
// SVD Line: 12894

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK3
//    <name> LCK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.3..3> LCK3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_LCKR_LCK2  ----------------------------------
// SVD Line: 12901

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK2
//    <name> LCK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.2..2> LCK2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_LCKR_LCK1  ----------------------------------
// SVD Line: 12908

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK1
//    <name> LCK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.1..1> LCK1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_LCKR_LCK0  ----------------------------------
// SVD Line: 12915

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK0
//    <name> LCK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.0..0> LCK0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: GPIOH_LCKR  -----------------------------------
// SVD Line: 12793

//  <rtree> SFDITEM_REG__GPIOH_LCKR
//    <name> LCKR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021C1C) GPIO port configuration lock  register </i>
//    <loc> ( (unsigned int)((GPIOH_LCKR >> 0) & 0xFFFFFFFF), ((GPIOH_LCKR = (GPIOH_LCKR & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCKK </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK15 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK14 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK13 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK12 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK11 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK10 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK9 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK8 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK7 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK6 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK5 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK4 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK3 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK2 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK1 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOH_AFRL  -------------------------------
// SVD Line: 12924

unsigned int GPIOH_AFRL __AT (0x40021C20);



// ------------------------------  Field Item: GPIOH_AFRL_AFRL7  ----------------------------------
// SVD Line: 12934

//  <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL7
//    <name> AFRL7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40021C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRL >> 28) & 0xF), ((GPIOH_AFRL = (GPIOH_AFRL & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRL_AFRL6  ----------------------------------
// SVD Line: 12941

//  <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL6
//    <name> AFRL6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40021C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRL >> 24) & 0xF), ((GPIOH_AFRL = (GPIOH_AFRL & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRL_AFRL5  ----------------------------------
// SVD Line: 12948

//  <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL5
//    <name> AFRL5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40021C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRL >> 20) & 0xF), ((GPIOH_AFRL = (GPIOH_AFRL & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRL_AFRL4  ----------------------------------
// SVD Line: 12955

//  <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL4
//    <name> AFRL4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40021C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRL >> 16) & 0xF), ((GPIOH_AFRL = (GPIOH_AFRL & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRL_AFRL3  ----------------------------------
// SVD Line: 12962

//  <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL3
//    <name> AFRL3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40021C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRL >> 12) & 0xF), ((GPIOH_AFRL = (GPIOH_AFRL & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRL_AFRL2  ----------------------------------
// SVD Line: 12969

//  <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL2
//    <name> AFRL2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40021C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRL >> 8) & 0xF), ((GPIOH_AFRL = (GPIOH_AFRL & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRL_AFRL1  ----------------------------------
// SVD Line: 12976

//  <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL1
//    <name> AFRL1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40021C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRL >> 4) & 0xF), ((GPIOH_AFRL = (GPIOH_AFRL & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRL_AFRL0  ----------------------------------
// SVD Line: 12983

//  <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL0
//    <name> AFRL0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40021C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRL >> 0) & 0xF), ((GPIOH_AFRL = (GPIOH_AFRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOH_AFRL  -----------------------------------
// SVD Line: 12924

//  <rtree> SFDITEM_REG__GPIOH_AFRL
//    <name> AFRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021C20) GPIO alternate function low  register </i>
//    <loc> ( (unsigned int)((GPIOH_AFRL >> 0) & 0xFFFFFFFF), ((GPIOH_AFRL = (GPIOH_AFRL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL7 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL6 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL5 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL4 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL3 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL2 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL1 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOH_AFRH  -------------------------------
// SVD Line: 12992

unsigned int GPIOH_AFRH __AT (0x40021C24);



// ------------------------------  Field Item: GPIOH_AFRH_AFRH15  ---------------------------------
// SVD Line: 13002

//  <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH15
//    <name> AFRH15 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40021C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRH >> 28) & 0xF), ((GPIOH_AFRH = (GPIOH_AFRH & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRH_AFRH14  ---------------------------------
// SVD Line: 13009

//  <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH14
//    <name> AFRH14 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40021C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRH >> 24) & 0xF), ((GPIOH_AFRH = (GPIOH_AFRH & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRH_AFRH13  ---------------------------------
// SVD Line: 13016

//  <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH13
//    <name> AFRH13 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40021C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRH >> 20) & 0xF), ((GPIOH_AFRH = (GPIOH_AFRH & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRH_AFRH12  ---------------------------------
// SVD Line: 13023

//  <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH12
//    <name> AFRH12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40021C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRH >> 16) & 0xF), ((GPIOH_AFRH = (GPIOH_AFRH & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRH_AFRH11  ---------------------------------
// SVD Line: 13030

//  <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH11
//    <name> AFRH11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40021C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRH >> 12) & 0xF), ((GPIOH_AFRH = (GPIOH_AFRH & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRH_AFRH10  ---------------------------------
// SVD Line: 13037

//  <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH10
//    <name> AFRH10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40021C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRH >> 8) & 0xF), ((GPIOH_AFRH = (GPIOH_AFRH & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRH_AFRH9  ----------------------------------
// SVD Line: 13044

//  <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH9
//    <name> AFRH9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40021C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRH >> 4) & 0xF), ((GPIOH_AFRH = (GPIOH_AFRH & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRH_AFRH8  ----------------------------------
// SVD Line: 13051

//  <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH8
//    <name> AFRH8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40021C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRH >> 0) & 0xF), ((GPIOH_AFRH = (GPIOH_AFRH & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOH_AFRH  -----------------------------------
// SVD Line: 12992

//  <rtree> SFDITEM_REG__GPIOH_AFRH
//    <name> AFRH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021C24) GPIO alternate function high  register </i>
//    <loc> ( (unsigned int)((GPIOH_AFRH >> 0) & 0xFFFFFFFF), ((GPIOH_AFRH = (GPIOH_AFRH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH15 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH14 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH13 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH12 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH11 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH10 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH9 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH8 </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: GPIOH  -------------------------------------
// SVD Line: 11806

//  <view> GPIOH
//    <name> GPIOH </name>
//    <item> SFDITEM_REG__GPIOH_MODER </item>
//    <item> SFDITEM_REG__GPIOH_OTYPER </item>
//    <item> SFDITEM_REG__GPIOH_OSPEEDR </item>
//    <item> SFDITEM_REG__GPIOH_PUPDR </item>
//    <item> SFDITEM_REG__GPIOH_IDR </item>
//    <item> SFDITEM_REG__GPIOH_ODR </item>
//    <item> SFDITEM_REG__GPIOH_BSRR </item>
//    <item> SFDITEM_REG__GPIOH_LCKR </item>
//    <item> SFDITEM_REG__GPIOH_AFRL </item>
//    <item> SFDITEM_REG__GPIOH_AFRH </item>
//  </view>
//  


// ---------------------------  Register Item Address: GPIOC_MODER  -------------------------------
// SVD Line: 11817

unsigned int GPIOC_MODER __AT (0x40020800);



// -----------------------------  Field Item: GPIOC_MODER_MODER15  --------------------------------
// SVD Line: 11826

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER15
//    <name> MODER15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40020800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 30) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER14  --------------------------------
// SVD Line: 11833

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER14
//    <name> MODER14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40020800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 28) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER13  --------------------------------
// SVD Line: 11840

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER13
//    <name> MODER13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40020800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 26) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER12  --------------------------------
// SVD Line: 11847

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER12
//    <name> MODER12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40020800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 24) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER11  --------------------------------
// SVD Line: 11854

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER11
//    <name> MODER11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40020800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 22) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER10  --------------------------------
// SVD Line: 11861

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER10
//    <name> MODER10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40020800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 20) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER9  ---------------------------------
// SVD Line: 11868

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER9
//    <name> MODER9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40020800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 18) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER8  ---------------------------------
// SVD Line: 11875

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER8
//    <name> MODER8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40020800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 16) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER7  ---------------------------------
// SVD Line: 11882

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER7
//    <name> MODER7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40020800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 14) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER6  ---------------------------------
// SVD Line: 11889

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER6
//    <name> MODER6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40020800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 12) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER5  ---------------------------------
// SVD Line: 11896

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER5
//    <name> MODER5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40020800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 10) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER4  ---------------------------------
// SVD Line: 11903

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER4
//    <name> MODER4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40020800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 8) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER3  ---------------------------------
// SVD Line: 11910

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER3
//    <name> MODER3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40020800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 6) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER2  ---------------------------------
// SVD Line: 11917

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER2
//    <name> MODER2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40020800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 4) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER1  ---------------------------------
// SVD Line: 11924

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER1
//    <name> MODER1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40020800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 2) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER0  ---------------------------------
// SVD Line: 11931

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER0
//    <name> MODER0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40020800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 0) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOC_MODER  ----------------------------------
// SVD Line: 11817

//  <rtree> SFDITEM_REG__GPIOC_MODER
//    <name> MODER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020800) GPIO port mode register </i>
//    <loc> ( (unsigned int)((GPIOC_MODER >> 0) & 0xFFFFFFFF), ((GPIOC_MODER = (GPIOC_MODER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER15 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER14 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER13 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER12 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER11 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER10 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER9 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER8 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER7 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER6 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER5 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER4 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER3 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER2 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER1 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOC_OTYPER  ------------------------------
// SVD Line: 11940

unsigned int GPIOC_OTYPER __AT (0x40020804);



// ------------------------------  Field Item: GPIOC_OTYPER_OT15  ---------------------------------
// SVD Line: 11949

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT15
//    <name> OT15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40020804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.15..15> OT15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT14  ---------------------------------
// SVD Line: 11956

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT14
//    <name> OT14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40020804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.14..14> OT14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT13  ---------------------------------
// SVD Line: 11963

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT13
//    <name> OT13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40020804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.13..13> OT13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT12  ---------------------------------
// SVD Line: 11970

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT12
//    <name> OT12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40020804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.12..12> OT12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT11  ---------------------------------
// SVD Line: 11977

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT11
//    <name> OT11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40020804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.11..11> OT11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT10  ---------------------------------
// SVD Line: 11984

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT10
//    <name> OT10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40020804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.10..10> OT10
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT9  ----------------------------------
// SVD Line: 11991

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT9
//    <name> OT9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40020804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.9..9> OT9
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT8  ----------------------------------
// SVD Line: 11998

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT8
//    <name> OT8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40020804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.8..8> OT8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT7  ----------------------------------
// SVD Line: 12005

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT7
//    <name> OT7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40020804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.7..7> OT7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT6  ----------------------------------
// SVD Line: 12012

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT6
//    <name> OT6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40020804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.6..6> OT6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT5  ----------------------------------
// SVD Line: 12019

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT5
//    <name> OT5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40020804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.5..5> OT5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT4  ----------------------------------
// SVD Line: 12026

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT4
//    <name> OT4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.4..4> OT4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT3  ----------------------------------
// SVD Line: 12033

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT3
//    <name> OT3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.3..3> OT3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT2  ----------------------------------
// SVD Line: 12040

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT2
//    <name> OT2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.2..2> OT2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT1  ----------------------------------
// SVD Line: 12047

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT1
//    <name> OT1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.1..1> OT1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT0  ----------------------------------
// SVD Line: 12054

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT0
//    <name> OT0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.0..0> OT0
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: GPIOC_OTYPER  ----------------------------------
// SVD Line: 11940

//  <rtree> SFDITEM_REG__GPIOC_OTYPER
//    <name> OTYPER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020804) GPIO port output type register </i>
//    <loc> ( (unsigned int)((GPIOC_OTYPER >> 0) & 0xFFFFFFFF), ((GPIOC_OTYPER = (GPIOC_OTYPER & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT15 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT14 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT13 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT12 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT11 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT10 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT9 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT8 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT7 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT6 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT5 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT4 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT3 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT2 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT1 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOC_OSPEEDR  ------------------------------
// SVD Line: 12063

unsigned int GPIOC_OSPEEDR __AT (0x40020808);



// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR15  ------------------------------
// SVD Line: 12073

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR15
//    <name> OSPEEDR15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40020808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 30) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR14  ------------------------------
// SVD Line: 12080

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR14
//    <name> OSPEEDR14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40020808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 28) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR13  ------------------------------
// SVD Line: 12087

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR13
//    <name> OSPEEDR13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40020808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 26) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR12  ------------------------------
// SVD Line: 12094

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR12
//    <name> OSPEEDR12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40020808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 24) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR11  ------------------------------
// SVD Line: 12101

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR11
//    <name> OSPEEDR11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40020808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 22) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR10  ------------------------------
// SVD Line: 12108

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR10
//    <name> OSPEEDR10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40020808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 20) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR9  -------------------------------
// SVD Line: 12115

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR9
//    <name> OSPEEDR9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40020808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 18) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR8  -------------------------------
// SVD Line: 12122

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR8
//    <name> OSPEEDR8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40020808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 16) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR7  -------------------------------
// SVD Line: 12129

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR7
//    <name> OSPEEDR7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40020808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 14) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR6  -------------------------------
// SVD Line: 12136

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR6
//    <name> OSPEEDR6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40020808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 12) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR5  -------------------------------
// SVD Line: 12143

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR5
//    <name> OSPEEDR5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40020808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 10) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR4  -------------------------------
// SVD Line: 12150

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR4
//    <name> OSPEEDR4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40020808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 8) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR3  -------------------------------
// SVD Line: 12157

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR3
//    <name> OSPEEDR3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40020808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 6) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR2  -------------------------------
// SVD Line: 12164

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR2
//    <name> OSPEEDR2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40020808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 4) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR1  -------------------------------
// SVD Line: 12171

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR1
//    <name> OSPEEDR1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40020808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 2) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR0  -------------------------------
// SVD Line: 12178

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR0
//    <name> OSPEEDR0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40020808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 0) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIOC_OSPEEDR  ---------------------------------
// SVD Line: 12063

//  <rtree> SFDITEM_REG__GPIOC_OSPEEDR
//    <name> OSPEEDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020808) GPIO port output speed  register </i>
//    <loc> ( (unsigned int)((GPIOC_OSPEEDR >> 0) & 0xFFFFFFFF), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR15 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR14 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR13 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR12 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR11 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR10 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR9 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR8 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR7 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR6 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR5 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR4 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR3 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR2 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR1 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOC_PUPDR  -------------------------------
// SVD Line: 12187

unsigned int GPIOC_PUPDR __AT (0x4002080C);



// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR15  --------------------------------
// SVD Line: 12197

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR15
//    <name> PUPDR15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x4002080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 30) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR14  --------------------------------
// SVD Line: 12204

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR14
//    <name> PUPDR14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x4002080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 28) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR13  --------------------------------
// SVD Line: 12211

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR13
//    <name> PUPDR13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x4002080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 26) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR12  --------------------------------
// SVD Line: 12218

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR12
//    <name> PUPDR12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x4002080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 24) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR11  --------------------------------
// SVD Line: 12225

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR11
//    <name> PUPDR11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x4002080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 22) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR10  --------------------------------
// SVD Line: 12232

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR10
//    <name> PUPDR10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x4002080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 20) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR9  ---------------------------------
// SVD Line: 12239

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR9
//    <name> PUPDR9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x4002080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 18) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR8  ---------------------------------
// SVD Line: 12246

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR8
//    <name> PUPDR8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x4002080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 16) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR7  ---------------------------------
// SVD Line: 12253

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR7
//    <name> PUPDR7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4002080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 14) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR6  ---------------------------------
// SVD Line: 12260

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR6
//    <name> PUPDR6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4002080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 12) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR5  ---------------------------------
// SVD Line: 12267

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR5
//    <name> PUPDR5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4002080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 10) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR4  ---------------------------------
// SVD Line: 12274

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR4
//    <name> PUPDR4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4002080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 8) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR3  ---------------------------------
// SVD Line: 12281

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR3
//    <name> PUPDR3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4002080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 6) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR2  ---------------------------------
// SVD Line: 12288

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR2
//    <name> PUPDR2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4002080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 4) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR1  ---------------------------------
// SVD Line: 12295

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR1
//    <name> PUPDR1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4002080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 2) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR0  ---------------------------------
// SVD Line: 12302

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR0
//    <name> PUPDR0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4002080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 0) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOC_PUPDR  ----------------------------------
// SVD Line: 12187

//  <rtree> SFDITEM_REG__GPIOC_PUPDR
//    <name> PUPDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002080C) GPIO port pull-up/pull-down  register </i>
//    <loc> ( (unsigned int)((GPIOC_PUPDR >> 0) & 0xFFFFFFFF), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR15 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR14 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR13 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR12 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR11 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR10 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR9 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR8 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR7 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR6 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR5 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR4 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR3 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR2 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR1 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOC_IDR  --------------------------------
// SVD Line: 12311

unsigned int GPIOC_IDR __AT (0x40020810);



// -------------------------------  Field Item: GPIOC_IDR_IDR15  ----------------------------------
// SVD Line: 12320

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR15
//    <name> IDR15 </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x40020810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.15..15> IDR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR14  ----------------------------------
// SVD Line: 12327

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR14
//    <name> IDR14 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x40020810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.14..14> IDR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR13  ----------------------------------
// SVD Line: 12334

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR13
//    <name> IDR13 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40020810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.13..13> IDR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR12  ----------------------------------
// SVD Line: 12341

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR12
//    <name> IDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40020810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.12..12> IDR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR11  ----------------------------------
// SVD Line: 12348

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR11
//    <name> IDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40020810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.11..11> IDR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR10  ----------------------------------
// SVD Line: 12355

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR10
//    <name> IDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40020810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.10..10> IDR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR9  -----------------------------------
// SVD Line: 12362

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR9
//    <name> IDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40020810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.9..9> IDR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR8  -----------------------------------
// SVD Line: 12369

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR8
//    <name> IDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40020810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.8..8> IDR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR7  -----------------------------------
// SVD Line: 12376

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR7
//    <name> IDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40020810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.7..7> IDR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR6  -----------------------------------
// SVD Line: 12383

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR6
//    <name> IDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40020810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.6..6> IDR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR5  -----------------------------------
// SVD Line: 12390

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR5
//    <name> IDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40020810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.5..5> IDR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR4  -----------------------------------
// SVD Line: 12397

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR4
//    <name> IDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40020810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.4..4> IDR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR3  -----------------------------------
// SVD Line: 12404

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR3
//    <name> IDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40020810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.3..3> IDR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR2  -----------------------------------
// SVD Line: 12411

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR2
//    <name> IDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40020810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.2..2> IDR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR1  -----------------------------------
// SVD Line: 12418

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR1
//    <name> IDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40020810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.1..1> IDR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR0  -----------------------------------
// SVD Line: 12425

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR0
//    <name> IDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40020810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.0..0> IDR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: GPIOC_IDR  -----------------------------------
// SVD Line: 12311

//  <rtree> SFDITEM_REG__GPIOC_IDR
//    <name> IDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40020810) GPIO port input data register </i>
//    <loc> ( (unsigned int)((GPIOC_IDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR15 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR14 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR13 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR12 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR11 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR10 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR9 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR8 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR7 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR6 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR5 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR4 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR3 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR2 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR1 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOC_ODR  --------------------------------
// SVD Line: 12434

unsigned int GPIOC_ODR __AT (0x40020814);



// -------------------------------  Field Item: GPIOC_ODR_ODR15  ----------------------------------
// SVD Line: 12443

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR15
//    <name> ODR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40020814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.15..15> ODR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR14  ----------------------------------
// SVD Line: 12450

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR14
//    <name> ODR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40020814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.14..14> ODR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR13  ----------------------------------
// SVD Line: 12457

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR13
//    <name> ODR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40020814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.13..13> ODR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR12  ----------------------------------
// SVD Line: 12464

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR12
//    <name> ODR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40020814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.12..12> ODR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR11  ----------------------------------
// SVD Line: 12471

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR11
//    <name> ODR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40020814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.11..11> ODR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR10  ----------------------------------
// SVD Line: 12478

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR10
//    <name> ODR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40020814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.10..10> ODR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR9  -----------------------------------
// SVD Line: 12485

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR9
//    <name> ODR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40020814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.9..9> ODR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR8  -----------------------------------
// SVD Line: 12492

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR8
//    <name> ODR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40020814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.8..8> ODR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR7  -----------------------------------
// SVD Line: 12499

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR7
//    <name> ODR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40020814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.7..7> ODR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR6  -----------------------------------
// SVD Line: 12506

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR6
//    <name> ODR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40020814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.6..6> ODR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR5  -----------------------------------
// SVD Line: 12513

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR5
//    <name> ODR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40020814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.5..5> ODR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR4  -----------------------------------
// SVD Line: 12520

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR4
//    <name> ODR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.4..4> ODR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR3  -----------------------------------
// SVD Line: 12527

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR3
//    <name> ODR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.3..3> ODR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR2  -----------------------------------
// SVD Line: 12534

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR2
//    <name> ODR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.2..2> ODR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR1  -----------------------------------
// SVD Line: 12541

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR1
//    <name> ODR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.1..1> ODR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR0  -----------------------------------
// SVD Line: 12548

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR0
//    <name> ODR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.0..0> ODR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: GPIOC_ODR  -----------------------------------
// SVD Line: 12434

//  <rtree> SFDITEM_REG__GPIOC_ODR
//    <name> ODR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020814) GPIO port output data register </i>
//    <loc> ( (unsigned int)((GPIOC_ODR >> 0) & 0xFFFFFFFF), ((GPIOC_ODR = (GPIOC_ODR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR15 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR14 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR13 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR12 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR11 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR10 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR9 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR8 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR7 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR6 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR5 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR4 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR3 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR2 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR1 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOC_BSRR  -------------------------------
// SVD Line: 12557

unsigned int GPIOC_BSRR __AT (0x40020818);



// -------------------------------  Field Item: GPIOC_BSRR_BR15  ----------------------------------
// SVD Line: 12567

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR15
//    <name> BR15 </name>
//    <w> 
//    <i> [Bit 31] WO (@ 0x40020818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.31..31> BR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR14  ----------------------------------
// SVD Line: 12574

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR14
//    <name> BR14 </name>
//    <w> 
//    <i> [Bit 30] WO (@ 0x40020818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.30..30> BR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR13  ----------------------------------
// SVD Line: 12581

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR13
//    <name> BR13 </name>
//    <w> 
//    <i> [Bit 29] WO (@ 0x40020818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.29..29> BR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR12  ----------------------------------
// SVD Line: 12588

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR12
//    <name> BR12 </name>
//    <w> 
//    <i> [Bit 28] WO (@ 0x40020818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.28..28> BR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR11  ----------------------------------
// SVD Line: 12595

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR11
//    <name> BR11 </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x40020818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.27..27> BR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR10  ----------------------------------
// SVD Line: 12602

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR10
//    <name> BR10 </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x40020818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.26..26> BR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR9  -----------------------------------
// SVD Line: 12609

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR9
//    <name> BR9 </name>
//    <w> 
//    <i> [Bit 25] WO (@ 0x40020818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.25..25> BR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR8  -----------------------------------
// SVD Line: 12616

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR8
//    <name> BR8 </name>
//    <w> 
//    <i> [Bit 24] WO (@ 0x40020818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.24..24> BR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR7  -----------------------------------
// SVD Line: 12623

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR7
//    <name> BR7 </name>
//    <w> 
//    <i> [Bit 23] WO (@ 0x40020818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.23..23> BR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR6  -----------------------------------
// SVD Line: 12630

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR6
//    <name> BR6 </name>
//    <w> 
//    <i> [Bit 22] WO (@ 0x40020818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.22..22> BR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR5  -----------------------------------
// SVD Line: 12637

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR5
//    <name> BR5 </name>
//    <w> 
//    <i> [Bit 21] WO (@ 0x40020818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.21..21> BR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR4  -----------------------------------
// SVD Line: 12644

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR4
//    <name> BR4 </name>
//    <w> 
//    <i> [Bit 20] WO (@ 0x40020818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.20..20> BR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR3  -----------------------------------
// SVD Line: 12651

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR3
//    <name> BR3 </name>
//    <w> 
//    <i> [Bit 19] WO (@ 0x40020818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.19..19> BR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR2  -----------------------------------
// SVD Line: 12658

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR2
//    <name> BR2 </name>
//    <w> 
//    <i> [Bit 18] WO (@ 0x40020818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.18..18> BR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR1  -----------------------------------
// SVD Line: 12665

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR1
//    <name> BR1 </name>
//    <w> 
//    <i> [Bit 17] WO (@ 0x40020818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.17..17> BR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR0  -----------------------------------
// SVD Line: 12672

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR0
//    <name> BR0 </name>
//    <w> 
//    <i> [Bit 16] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.16..16> BR0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS15  ----------------------------------
// SVD Line: 12679

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS15
//    <name> BS15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.15..15> BS15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS14  ----------------------------------
// SVD Line: 12686

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS14
//    <name> BS14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.14..14> BS14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS13  ----------------------------------
// SVD Line: 12693

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS13
//    <name> BS13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.13..13> BS13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS12  ----------------------------------
// SVD Line: 12700

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS12
//    <name> BS12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.12..12> BS12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS11  ----------------------------------
// SVD Line: 12707

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS11
//    <name> BS11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.11..11> BS11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS10  ----------------------------------
// SVD Line: 12714

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS10
//    <name> BS10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.10..10> BS10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS9  -----------------------------------
// SVD Line: 12721

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS9
//    <name> BS9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.9..9> BS9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS8  -----------------------------------
// SVD Line: 12728

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS8
//    <name> BS8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.8..8> BS8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS7  -----------------------------------
// SVD Line: 12735

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS7
//    <name> BS7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.7..7> BS7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS6  -----------------------------------
// SVD Line: 12742

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS6
//    <name> BS6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.6..6> BS6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS5  -----------------------------------
// SVD Line: 12749

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS5
//    <name> BS5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.5..5> BS5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS4  -----------------------------------
// SVD Line: 12756

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS4
//    <name> BS4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.4..4> BS4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS3  -----------------------------------
// SVD Line: 12763

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS3
//    <name> BS3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.3..3> BS3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS2  -----------------------------------
// SVD Line: 12770

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS2
//    <name> BS2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.2..2> BS2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS1  -----------------------------------
// SVD Line: 12777

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS1
//    <name> BS1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.1..1> BS1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS0  -----------------------------------
// SVD Line: 12784

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS0
//    <name> BS0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.0..0> BS0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: GPIOC_BSRR  -----------------------------------
// SVD Line: 12557

//  <rtree> SFDITEM_REG__GPIOC_BSRR
//    <name> BSRR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40020818) GPIO port bit set/reset  register </i>
//    <loc> ( (unsigned int)((GPIOC_BSRR >> 0) & 0xFFFFFFFF), ((GPIOC_BSRR = (GPIOC_BSRR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR15 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR14 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR13 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR12 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR11 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR10 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR9 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR8 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR7 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR6 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR5 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR4 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR3 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR2 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR1 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR0 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS15 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS14 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS13 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS12 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS11 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS10 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS9 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS8 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS7 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS6 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS5 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS4 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS3 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS2 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS1 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOC_LCKR  -------------------------------
// SVD Line: 12793

unsigned int GPIOC_LCKR __AT (0x4002081C);



// -------------------------------  Field Item: GPIOC_LCKR_LCKK  ----------------------------------
// SVD Line: 12803

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCKK
//    <name> LCKK </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.16..16> LCKK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_LCKR_LCK15  ----------------------------------
// SVD Line: 12810

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK15
//    <name> LCK15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.15..15> LCK15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_LCKR_LCK14  ----------------------------------
// SVD Line: 12817

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK14
//    <name> LCK14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.14..14> LCK14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_LCKR_LCK13  ----------------------------------
// SVD Line: 12824

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK13
//    <name> LCK13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.13..13> LCK13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_LCKR_LCK12  ----------------------------------
// SVD Line: 12831

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK12
//    <name> LCK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.12..12> LCK12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_LCKR_LCK11  ----------------------------------
// SVD Line: 12838

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK11
//    <name> LCK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.11..11> LCK11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_LCKR_LCK10  ----------------------------------
// SVD Line: 12845

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK10
//    <name> LCK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.10..10> LCK10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_LCKR_LCK9  ----------------------------------
// SVD Line: 12852

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK9
//    <name> LCK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.9..9> LCK9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_LCKR_LCK8  ----------------------------------
// SVD Line: 12859

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK8
//    <name> LCK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.8..8> LCK8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_LCKR_LCK7  ----------------------------------
// SVD Line: 12866

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK7
//    <name> LCK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.7..7> LCK7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_LCKR_LCK6  ----------------------------------
// SVD Line: 12873

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK6
//    <name> LCK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.6..6> LCK6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_LCKR_LCK5  ----------------------------------
// SVD Line: 12880

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK5
//    <name> LCK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.5..5> LCK5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_LCKR_LCK4  ----------------------------------
// SVD Line: 12887

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK4
//    <name> LCK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.4..4> LCK4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_LCKR_LCK3  ----------------------------------
// SVD Line: 12894

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK3
//    <name> LCK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.3..3> LCK3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_LCKR_LCK2  ----------------------------------
// SVD Line: 12901

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK2
//    <name> LCK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.2..2> LCK2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_LCKR_LCK1  ----------------------------------
// SVD Line: 12908

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK1
//    <name> LCK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.1..1> LCK1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_LCKR_LCK0  ----------------------------------
// SVD Line: 12915

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK0
//    <name> LCK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.0..0> LCK0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: GPIOC_LCKR  -----------------------------------
// SVD Line: 12793

//  <rtree> SFDITEM_REG__GPIOC_LCKR
//    <name> LCKR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002081C) GPIO port configuration lock  register </i>
//    <loc> ( (unsigned int)((GPIOC_LCKR >> 0) & 0xFFFFFFFF), ((GPIOC_LCKR = (GPIOC_LCKR & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCKK </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK15 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK14 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK13 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK12 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK11 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK10 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK9 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK8 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK7 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK6 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK5 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK4 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK3 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK2 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK1 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOC_AFRL  -------------------------------
// SVD Line: 12924

unsigned int GPIOC_AFRL __AT (0x40020820);



// ------------------------------  Field Item: GPIOC_AFRL_AFRL7  ----------------------------------
// SVD Line: 12934

//  <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL7
//    <name> AFRL7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40020820) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRL >> 28) & 0xF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRL_AFRL6  ----------------------------------
// SVD Line: 12941

//  <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL6
//    <name> AFRL6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40020820) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRL >> 24) & 0xF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRL_AFRL5  ----------------------------------
// SVD Line: 12948

//  <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL5
//    <name> AFRL5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40020820) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRL >> 20) & 0xF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRL_AFRL4  ----------------------------------
// SVD Line: 12955

//  <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL4
//    <name> AFRL4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40020820) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRL >> 16) & 0xF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRL_AFRL3  ----------------------------------
// SVD Line: 12962

//  <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL3
//    <name> AFRL3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40020820) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRL >> 12) & 0xF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRL_AFRL2  ----------------------------------
// SVD Line: 12969

//  <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL2
//    <name> AFRL2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40020820) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRL >> 8) & 0xF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRL_AFRL1  ----------------------------------
// SVD Line: 12976

//  <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL1
//    <name> AFRL1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40020820) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRL >> 4) & 0xF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRL_AFRL0  ----------------------------------
// SVD Line: 12983

//  <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL0
//    <name> AFRL0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40020820) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRL >> 0) & 0xF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOC_AFRL  -----------------------------------
// SVD Line: 12924

//  <rtree> SFDITEM_REG__GPIOC_AFRL
//    <name> AFRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020820) GPIO alternate function low  register </i>
//    <loc> ( (unsigned int)((GPIOC_AFRL >> 0) & 0xFFFFFFFF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL7 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL6 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL5 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL4 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL3 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL2 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL1 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOC_AFRH  -------------------------------
// SVD Line: 12992

unsigned int GPIOC_AFRH __AT (0x40020824);



// ------------------------------  Field Item: GPIOC_AFRH_AFRH15  ---------------------------------
// SVD Line: 13002

//  <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH15
//    <name> AFRH15 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40020824) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRH >> 28) & 0xF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRH_AFRH14  ---------------------------------
// SVD Line: 13009

//  <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH14
//    <name> AFRH14 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40020824) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRH >> 24) & 0xF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRH_AFRH13  ---------------------------------
// SVD Line: 13016

//  <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH13
//    <name> AFRH13 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40020824) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRH >> 20) & 0xF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRH_AFRH12  ---------------------------------
// SVD Line: 13023

//  <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH12
//    <name> AFRH12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40020824) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRH >> 16) & 0xF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRH_AFRH11  ---------------------------------
// SVD Line: 13030

//  <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH11
//    <name> AFRH11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40020824) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRH >> 12) & 0xF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRH_AFRH10  ---------------------------------
// SVD Line: 13037

//  <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH10
//    <name> AFRH10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40020824) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRH >> 8) & 0xF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRH_AFRH9  ----------------------------------
// SVD Line: 13044

//  <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH9
//    <name> AFRH9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40020824) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRH >> 4) & 0xF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRH_AFRH8  ----------------------------------
// SVD Line: 13051

//  <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH8
//    <name> AFRH8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40020824) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRH >> 0) & 0xF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOC_AFRH  -----------------------------------
// SVD Line: 12992

//  <rtree> SFDITEM_REG__GPIOC_AFRH
//    <name> AFRH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020824) GPIO alternate function high  register </i>
//    <loc> ( (unsigned int)((GPIOC_AFRH >> 0) & 0xFFFFFFFF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH15 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH14 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH13 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH12 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH11 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH10 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH9 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH8 </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: GPIOC  -------------------------------------
// SVD Line: 13062

//  <view> GPIOC
//    <name> GPIOC </name>
//    <item> SFDITEM_REG__GPIOC_MODER </item>
//    <item> SFDITEM_REG__GPIOC_OTYPER </item>
//    <item> SFDITEM_REG__GPIOC_OSPEEDR </item>
//    <item> SFDITEM_REG__GPIOC_PUPDR </item>
//    <item> SFDITEM_REG__GPIOC_IDR </item>
//    <item> SFDITEM_REG__GPIOC_ODR </item>
//    <item> SFDITEM_REG__GPIOC_BSRR </item>
//    <item> SFDITEM_REG__GPIOC_LCKR </item>
//    <item> SFDITEM_REG__GPIOC_AFRL </item>
//    <item> SFDITEM_REG__GPIOC_AFRH </item>
//  </view>
//  


// ---------------------------  Register Item Address: GPIOB_MODER  -------------------------------
// SVD Line: 13077

unsigned int GPIOB_MODER __AT (0x40020400);



// -----------------------------  Field Item: GPIOB_MODER_MODER15  --------------------------------
// SVD Line: 13086

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER15
//    <name> MODER15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40020400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 30) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER14  --------------------------------
// SVD Line: 13093

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER14
//    <name> MODER14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40020400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 28) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER13  --------------------------------
// SVD Line: 13100

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER13
//    <name> MODER13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40020400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 26) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER12  --------------------------------
// SVD Line: 13107

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER12
//    <name> MODER12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40020400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 24) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER11  --------------------------------
// SVD Line: 13114

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER11
//    <name> MODER11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40020400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 22) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER10  --------------------------------
// SVD Line: 13121

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER10
//    <name> MODER10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40020400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 20) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER9  ---------------------------------
// SVD Line: 13128

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER9
//    <name> MODER9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40020400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 18) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER8  ---------------------------------
// SVD Line: 13135

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER8
//    <name> MODER8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40020400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 16) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER7  ---------------------------------
// SVD Line: 13142

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER7
//    <name> MODER7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40020400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 14) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER6  ---------------------------------
// SVD Line: 13149

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER6
//    <name> MODER6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40020400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 12) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER5  ---------------------------------
// SVD Line: 13156

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER5
//    <name> MODER5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40020400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 10) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER4  ---------------------------------
// SVD Line: 13163

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER4
//    <name> MODER4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40020400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 8) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER3  ---------------------------------
// SVD Line: 13170

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER3
//    <name> MODER3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40020400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 6) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER2  ---------------------------------
// SVD Line: 13177

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER2
//    <name> MODER2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40020400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 4) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER1  ---------------------------------
// SVD Line: 13184

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER1
//    <name> MODER1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40020400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 2) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER0  ---------------------------------
// SVD Line: 13191

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER0
//    <name> MODER0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40020400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 0) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOB_MODER  ----------------------------------
// SVD Line: 13077

//  <rtree> SFDITEM_REG__GPIOB_MODER
//    <name> MODER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020400) GPIO port mode register </i>
//    <loc> ( (unsigned int)((GPIOB_MODER >> 0) & 0xFFFFFFFF), ((GPIOB_MODER = (GPIOB_MODER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER15 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER14 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER13 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER12 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER11 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER10 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER9 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER8 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER7 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER6 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER5 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER4 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER3 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER2 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER1 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOB_OTYPER  ------------------------------
// SVD Line: 13200

unsigned int GPIOB_OTYPER __AT (0x40020404);



// ------------------------------  Field Item: GPIOB_OTYPER_OT15  ---------------------------------
// SVD Line: 13209

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT15
//    <name> OT15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40020404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.15..15> OT15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT14  ---------------------------------
// SVD Line: 13216

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT14
//    <name> OT14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40020404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.14..14> OT14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT13  ---------------------------------
// SVD Line: 13223

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT13
//    <name> OT13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40020404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.13..13> OT13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT12  ---------------------------------
// SVD Line: 13230

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT12
//    <name> OT12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40020404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.12..12> OT12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT11  ---------------------------------
// SVD Line: 13237

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT11
//    <name> OT11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40020404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.11..11> OT11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT10  ---------------------------------
// SVD Line: 13244

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT10
//    <name> OT10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40020404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.10..10> OT10
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT9  ----------------------------------
// SVD Line: 13251

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT9
//    <name> OT9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40020404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.9..9> OT9
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT8  ----------------------------------
// SVD Line: 13258

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT8
//    <name> OT8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40020404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.8..8> OT8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT7  ----------------------------------
// SVD Line: 13265

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT7
//    <name> OT7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40020404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.7..7> OT7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT6  ----------------------------------
// SVD Line: 13272

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT6
//    <name> OT6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40020404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.6..6> OT6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT5  ----------------------------------
// SVD Line: 13279

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT5
//    <name> OT5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40020404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.5..5> OT5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT4  ----------------------------------
// SVD Line: 13286

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT4
//    <name> OT4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.4..4> OT4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT3  ----------------------------------
// SVD Line: 13293

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT3
//    <name> OT3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.3..3> OT3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT2  ----------------------------------
// SVD Line: 13300

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT2
//    <name> OT2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.2..2> OT2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT1  ----------------------------------
// SVD Line: 13307

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT1
//    <name> OT1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.1..1> OT1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT0  ----------------------------------
// SVD Line: 13314

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT0
//    <name> OT0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.0..0> OT0
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: GPIOB_OTYPER  ----------------------------------
// SVD Line: 13200

//  <rtree> SFDITEM_REG__GPIOB_OTYPER
//    <name> OTYPER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020404) GPIO port output type register </i>
//    <loc> ( (unsigned int)((GPIOB_OTYPER >> 0) & 0xFFFFFFFF), ((GPIOB_OTYPER = (GPIOB_OTYPER & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT15 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT14 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT13 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT12 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT11 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT10 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT9 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT8 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT7 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT6 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT5 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT4 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT3 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT2 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT1 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOB_OSPEEDR  ------------------------------
// SVD Line: 13323

unsigned int GPIOB_OSPEEDR __AT (0x40020408);



// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR15  ------------------------------
// SVD Line: 13333

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR15
//    <name> OSPEEDR15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40020408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 30) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR14  ------------------------------
// SVD Line: 13340

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR14
//    <name> OSPEEDR14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40020408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 28) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR13  ------------------------------
// SVD Line: 13347

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR13
//    <name> OSPEEDR13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40020408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 26) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR12  ------------------------------
// SVD Line: 13354

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR12
//    <name> OSPEEDR12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40020408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 24) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR11  ------------------------------
// SVD Line: 13361

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR11
//    <name> OSPEEDR11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40020408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 22) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR10  ------------------------------
// SVD Line: 13368

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR10
//    <name> OSPEEDR10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40020408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 20) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR9  -------------------------------
// SVD Line: 13375

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR9
//    <name> OSPEEDR9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40020408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 18) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR8  -------------------------------
// SVD Line: 13382

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR8
//    <name> OSPEEDR8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40020408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 16) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR7  -------------------------------
// SVD Line: 13389

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR7
//    <name> OSPEEDR7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40020408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 14) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR6  -------------------------------
// SVD Line: 13396

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR6
//    <name> OSPEEDR6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40020408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 12) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR5  -------------------------------
// SVD Line: 13403

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR5
//    <name> OSPEEDR5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40020408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 10) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR4  -------------------------------
// SVD Line: 13410

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR4
//    <name> OSPEEDR4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40020408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 8) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR3  -------------------------------
// SVD Line: 13417

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR3
//    <name> OSPEEDR3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40020408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 6) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR2  -------------------------------
// SVD Line: 13424

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR2
//    <name> OSPEEDR2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40020408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 4) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR1  -------------------------------
// SVD Line: 13431

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR1
//    <name> OSPEEDR1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40020408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 2) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR0  -------------------------------
// SVD Line: 13438

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR0
//    <name> OSPEEDR0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40020408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 0) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIOB_OSPEEDR  ---------------------------------
// SVD Line: 13323

//  <rtree> SFDITEM_REG__GPIOB_OSPEEDR
//    <name> OSPEEDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020408) GPIO port output speed  register </i>
//    <loc> ( (unsigned int)((GPIOB_OSPEEDR >> 0) & 0xFFFFFFFF), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR15 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR14 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR13 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR12 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR11 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR10 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR9 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR8 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR7 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR6 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR5 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR4 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR3 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR2 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR1 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOB_PUPDR  -------------------------------
// SVD Line: 13447

unsigned int GPIOB_PUPDR __AT (0x4002040C);



// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR15  --------------------------------
// SVD Line: 13457

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR15
//    <name> PUPDR15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x4002040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 30) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR14  --------------------------------
// SVD Line: 13464

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR14
//    <name> PUPDR14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x4002040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 28) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR13  --------------------------------
// SVD Line: 13471

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR13
//    <name> PUPDR13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x4002040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 26) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR12  --------------------------------
// SVD Line: 13478

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR12
//    <name> PUPDR12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x4002040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 24) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR11  --------------------------------
// SVD Line: 13485

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR11
//    <name> PUPDR11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x4002040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 22) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR10  --------------------------------
// SVD Line: 13492

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR10
//    <name> PUPDR10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x4002040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 20) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR9  ---------------------------------
// SVD Line: 13499

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR9
//    <name> PUPDR9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x4002040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 18) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR8  ---------------------------------
// SVD Line: 13506

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR8
//    <name> PUPDR8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x4002040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 16) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR7  ---------------------------------
// SVD Line: 13513

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR7
//    <name> PUPDR7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4002040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 14) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR6  ---------------------------------
// SVD Line: 13520

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR6
//    <name> PUPDR6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4002040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 12) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR5  ---------------------------------
// SVD Line: 13527

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR5
//    <name> PUPDR5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4002040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 10) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR4  ---------------------------------
// SVD Line: 13534

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR4
//    <name> PUPDR4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4002040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 8) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR3  ---------------------------------
// SVD Line: 13541

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR3
//    <name> PUPDR3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4002040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 6) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR2  ---------------------------------
// SVD Line: 13548

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR2
//    <name> PUPDR2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4002040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 4) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR1  ---------------------------------
// SVD Line: 13555

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR1
//    <name> PUPDR1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4002040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 2) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR0  ---------------------------------
// SVD Line: 13562

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR0
//    <name> PUPDR0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4002040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 0) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOB_PUPDR  ----------------------------------
// SVD Line: 13447

//  <rtree> SFDITEM_REG__GPIOB_PUPDR
//    <name> PUPDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002040C) GPIO port pull-up/pull-down  register </i>
//    <loc> ( (unsigned int)((GPIOB_PUPDR >> 0) & 0xFFFFFFFF), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR15 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR14 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR13 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR12 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR11 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR10 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR9 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR8 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR7 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR6 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR5 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR4 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR3 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR2 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR1 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOB_IDR  --------------------------------
// SVD Line: 13571

unsigned int GPIOB_IDR __AT (0x40020410);



// -------------------------------  Field Item: GPIOB_IDR_IDR15  ----------------------------------
// SVD Line: 13580

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR15
//    <name> IDR15 </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x40020410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.15..15> IDR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR14  ----------------------------------
// SVD Line: 13587

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR14
//    <name> IDR14 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x40020410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.14..14> IDR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR13  ----------------------------------
// SVD Line: 13594

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR13
//    <name> IDR13 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40020410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.13..13> IDR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR12  ----------------------------------
// SVD Line: 13601

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR12
//    <name> IDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40020410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.12..12> IDR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR11  ----------------------------------
// SVD Line: 13608

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR11
//    <name> IDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40020410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.11..11> IDR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR10  ----------------------------------
// SVD Line: 13615

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR10
//    <name> IDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40020410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.10..10> IDR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR9  -----------------------------------
// SVD Line: 13622

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR9
//    <name> IDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40020410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.9..9> IDR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR8  -----------------------------------
// SVD Line: 13629

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR8
//    <name> IDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40020410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.8..8> IDR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR7  -----------------------------------
// SVD Line: 13636

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR7
//    <name> IDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40020410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.7..7> IDR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR6  -----------------------------------
// SVD Line: 13643

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR6
//    <name> IDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40020410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.6..6> IDR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR5  -----------------------------------
// SVD Line: 13650

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR5
//    <name> IDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40020410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.5..5> IDR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR4  -----------------------------------
// SVD Line: 13657

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR4
//    <name> IDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40020410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.4..4> IDR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR3  -----------------------------------
// SVD Line: 13664

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR3
//    <name> IDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40020410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.3..3> IDR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR2  -----------------------------------
// SVD Line: 13671

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR2
//    <name> IDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40020410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.2..2> IDR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR1  -----------------------------------
// SVD Line: 13678

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR1
//    <name> IDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40020410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.1..1> IDR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR0  -----------------------------------
// SVD Line: 13685

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR0
//    <name> IDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40020410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.0..0> IDR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: GPIOB_IDR  -----------------------------------
// SVD Line: 13571

//  <rtree> SFDITEM_REG__GPIOB_IDR
//    <name> IDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40020410) GPIO port input data register </i>
//    <loc> ( (unsigned int)((GPIOB_IDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR15 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR14 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR13 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR12 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR11 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR10 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR9 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR8 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR7 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR6 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR5 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR4 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR3 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR2 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR1 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOB_ODR  --------------------------------
// SVD Line: 13694

unsigned int GPIOB_ODR __AT (0x40020414);



// -------------------------------  Field Item: GPIOB_ODR_ODR15  ----------------------------------
// SVD Line: 13703

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR15
//    <name> ODR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40020414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.15..15> ODR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR14  ----------------------------------
// SVD Line: 13710

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR14
//    <name> ODR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40020414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.14..14> ODR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR13  ----------------------------------
// SVD Line: 13717

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR13
//    <name> ODR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40020414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.13..13> ODR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR12  ----------------------------------
// SVD Line: 13724

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR12
//    <name> ODR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40020414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.12..12> ODR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR11  ----------------------------------
// SVD Line: 13731

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR11
//    <name> ODR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40020414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.11..11> ODR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR10  ----------------------------------
// SVD Line: 13738

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR10
//    <name> ODR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40020414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.10..10> ODR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR9  -----------------------------------
// SVD Line: 13745

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR9
//    <name> ODR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40020414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.9..9> ODR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR8  -----------------------------------
// SVD Line: 13752

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR8
//    <name> ODR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40020414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.8..8> ODR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR7  -----------------------------------
// SVD Line: 13759

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR7
//    <name> ODR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40020414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.7..7> ODR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR6  -----------------------------------
// SVD Line: 13766

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR6
//    <name> ODR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40020414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.6..6> ODR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR5  -----------------------------------
// SVD Line: 13773

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR5
//    <name> ODR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40020414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.5..5> ODR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR4  -----------------------------------
// SVD Line: 13780

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR4
//    <name> ODR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.4..4> ODR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR3  -----------------------------------
// SVD Line: 13787

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR3
//    <name> ODR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.3..3> ODR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR2  -----------------------------------
// SVD Line: 13794

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR2
//    <name> ODR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.2..2> ODR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR1  -----------------------------------
// SVD Line: 13801

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR1
//    <name> ODR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.1..1> ODR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR0  -----------------------------------
// SVD Line: 13808

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR0
//    <name> ODR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.0..0> ODR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: GPIOB_ODR  -----------------------------------
// SVD Line: 13694

//  <rtree> SFDITEM_REG__GPIOB_ODR
//    <name> ODR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020414) GPIO port output data register </i>
//    <loc> ( (unsigned int)((GPIOB_ODR >> 0) & 0xFFFFFFFF), ((GPIOB_ODR = (GPIOB_ODR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR15 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR14 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR13 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR12 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR11 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR10 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR9 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR8 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR7 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR6 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR5 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR4 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR3 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR2 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR1 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOB_BSRR  -------------------------------
// SVD Line: 13817

unsigned int GPIOB_BSRR __AT (0x40020418);



// -------------------------------  Field Item: GPIOB_BSRR_BR15  ----------------------------------
// SVD Line: 13827

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR15
//    <name> BR15 </name>
//    <w> 
//    <i> [Bit 31] WO (@ 0x40020418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.31..31> BR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR14  ----------------------------------
// SVD Line: 13834

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR14
//    <name> BR14 </name>
//    <w> 
//    <i> [Bit 30] WO (@ 0x40020418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.30..30> BR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR13  ----------------------------------
// SVD Line: 13841

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR13
//    <name> BR13 </name>
//    <w> 
//    <i> [Bit 29] WO (@ 0x40020418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.29..29> BR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR12  ----------------------------------
// SVD Line: 13848

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR12
//    <name> BR12 </name>
//    <w> 
//    <i> [Bit 28] WO (@ 0x40020418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.28..28> BR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR11  ----------------------------------
// SVD Line: 13855

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR11
//    <name> BR11 </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x40020418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.27..27> BR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR10  ----------------------------------
// SVD Line: 13862

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR10
//    <name> BR10 </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x40020418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.26..26> BR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR9  -----------------------------------
// SVD Line: 13869

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR9
//    <name> BR9 </name>
//    <w> 
//    <i> [Bit 25] WO (@ 0x40020418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.25..25> BR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR8  -----------------------------------
// SVD Line: 13876

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR8
//    <name> BR8 </name>
//    <w> 
//    <i> [Bit 24] WO (@ 0x40020418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.24..24> BR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR7  -----------------------------------
// SVD Line: 13883

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR7
//    <name> BR7 </name>
//    <w> 
//    <i> [Bit 23] WO (@ 0x40020418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.23..23> BR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR6  -----------------------------------
// SVD Line: 13890

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR6
//    <name> BR6 </name>
//    <w> 
//    <i> [Bit 22] WO (@ 0x40020418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.22..22> BR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR5  -----------------------------------
// SVD Line: 13897

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR5
//    <name> BR5 </name>
//    <w> 
//    <i> [Bit 21] WO (@ 0x40020418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.21..21> BR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR4  -----------------------------------
// SVD Line: 13904

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR4
//    <name> BR4 </name>
//    <w> 
//    <i> [Bit 20] WO (@ 0x40020418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.20..20> BR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR3  -----------------------------------
// SVD Line: 13911

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR3
//    <name> BR3 </name>
//    <w> 
//    <i> [Bit 19] WO (@ 0x40020418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.19..19> BR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR2  -----------------------------------
// SVD Line: 13918

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR2
//    <name> BR2 </name>
//    <w> 
//    <i> [Bit 18] WO (@ 0x40020418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.18..18> BR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR1  -----------------------------------
// SVD Line: 13925

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR1
//    <name> BR1 </name>
//    <w> 
//    <i> [Bit 17] WO (@ 0x40020418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.17..17> BR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR0  -----------------------------------
// SVD Line: 13932

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR0
//    <name> BR0 </name>
//    <w> 
//    <i> [Bit 16] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.16..16> BR0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS15  ----------------------------------
// SVD Line: 13939

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS15
//    <name> BS15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.15..15> BS15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS14  ----------------------------------
// SVD Line: 13946

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS14
//    <name> BS14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.14..14> BS14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS13  ----------------------------------
// SVD Line: 13953

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS13
//    <name> BS13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.13..13> BS13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS12  ----------------------------------
// SVD Line: 13960

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS12
//    <name> BS12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.12..12> BS12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS11  ----------------------------------
// SVD Line: 13967

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS11
//    <name> BS11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.11..11> BS11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS10  ----------------------------------
// SVD Line: 13974

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS10
//    <name> BS10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.10..10> BS10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS9  -----------------------------------
// SVD Line: 13981

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS9
//    <name> BS9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.9..9> BS9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS8  -----------------------------------
// SVD Line: 13988

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS8
//    <name> BS8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.8..8> BS8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS7  -----------------------------------
// SVD Line: 13995

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS7
//    <name> BS7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.7..7> BS7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS6  -----------------------------------
// SVD Line: 14002

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS6
//    <name> BS6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.6..6> BS6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS5  -----------------------------------
// SVD Line: 14009

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS5
//    <name> BS5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.5..5> BS5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS4  -----------------------------------
// SVD Line: 14016

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS4
//    <name> BS4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.4..4> BS4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS3  -----------------------------------
// SVD Line: 14023

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS3
//    <name> BS3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.3..3> BS3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS2  -----------------------------------
// SVD Line: 14030

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS2
//    <name> BS2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.2..2> BS2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS1  -----------------------------------
// SVD Line: 14037

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS1
//    <name> BS1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.1..1> BS1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS0  -----------------------------------
// SVD Line: 14044

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS0
//    <name> BS0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.0..0> BS0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: GPIOB_BSRR  -----------------------------------
// SVD Line: 13817

//  <rtree> SFDITEM_REG__GPIOB_BSRR
//    <name> BSRR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40020418) GPIO port bit set/reset  register </i>
//    <loc> ( (unsigned int)((GPIOB_BSRR >> 0) & 0xFFFFFFFF), ((GPIOB_BSRR = (GPIOB_BSRR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR15 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR14 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR13 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR12 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR11 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR10 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR9 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR8 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR7 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR6 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR5 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR4 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR3 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR2 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR1 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR0 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS15 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS14 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS13 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS12 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS11 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS10 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS9 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS8 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS7 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS6 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS5 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS4 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS3 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS2 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS1 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOB_LCKR  -------------------------------
// SVD Line: 14053

unsigned int GPIOB_LCKR __AT (0x4002041C);



// -------------------------------  Field Item: GPIOB_LCKR_LCKK  ----------------------------------
// SVD Line: 14063

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCKK
//    <name> LCKK </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.16..16> LCKK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_LCKR_LCK15  ----------------------------------
// SVD Line: 14070

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK15
//    <name> LCK15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.15..15> LCK15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_LCKR_LCK14  ----------------------------------
// SVD Line: 14077

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK14
//    <name> LCK14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.14..14> LCK14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_LCKR_LCK13  ----------------------------------
// SVD Line: 14084

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK13
//    <name> LCK13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.13..13> LCK13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_LCKR_LCK12  ----------------------------------
// SVD Line: 14091

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK12
//    <name> LCK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.12..12> LCK12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_LCKR_LCK11  ----------------------------------
// SVD Line: 14098

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK11
//    <name> LCK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.11..11> LCK11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_LCKR_LCK10  ----------------------------------
// SVD Line: 14105

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK10
//    <name> LCK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.10..10> LCK10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_LCKR_LCK9  ----------------------------------
// SVD Line: 14112

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK9
//    <name> LCK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.9..9> LCK9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_LCKR_LCK8  ----------------------------------
// SVD Line: 14119

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK8
//    <name> LCK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.8..8> LCK8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_LCKR_LCK7  ----------------------------------
// SVD Line: 14126

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK7
//    <name> LCK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.7..7> LCK7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_LCKR_LCK6  ----------------------------------
// SVD Line: 14133

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK6
//    <name> LCK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.6..6> LCK6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_LCKR_LCK5  ----------------------------------
// SVD Line: 14140

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK5
//    <name> LCK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.5..5> LCK5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_LCKR_LCK4  ----------------------------------
// SVD Line: 14147

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK4
//    <name> LCK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.4..4> LCK4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_LCKR_LCK3  ----------------------------------
// SVD Line: 14154

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK3
//    <name> LCK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.3..3> LCK3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_LCKR_LCK2  ----------------------------------
// SVD Line: 14161

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK2
//    <name> LCK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.2..2> LCK2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_LCKR_LCK1  ----------------------------------
// SVD Line: 14168

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK1
//    <name> LCK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.1..1> LCK1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_LCKR_LCK0  ----------------------------------
// SVD Line: 14175

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK0
//    <name> LCK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.0..0> LCK0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: GPIOB_LCKR  -----------------------------------
// SVD Line: 14053

//  <rtree> SFDITEM_REG__GPIOB_LCKR
//    <name> LCKR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002041C) GPIO port configuration lock  register </i>
//    <loc> ( (unsigned int)((GPIOB_LCKR >> 0) & 0xFFFFFFFF), ((GPIOB_LCKR = (GPIOB_LCKR & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCKK </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK15 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK14 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK13 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK12 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK11 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK10 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK9 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK8 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK7 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK6 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK5 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK4 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK3 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK2 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK1 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOB_AFRL  -------------------------------
// SVD Line: 14184

unsigned int GPIOB_AFRL __AT (0x40020420);



// ------------------------------  Field Item: GPIOB_AFRL_AFRL7  ----------------------------------
// SVD Line: 14194

//  <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL7
//    <name> AFRL7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40020420) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRL >> 28) & 0xF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRL_AFRL6  ----------------------------------
// SVD Line: 14201

//  <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL6
//    <name> AFRL6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40020420) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRL >> 24) & 0xF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRL_AFRL5  ----------------------------------
// SVD Line: 14208

//  <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL5
//    <name> AFRL5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40020420) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRL >> 20) & 0xF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRL_AFRL4  ----------------------------------
// SVD Line: 14215

//  <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL4
//    <name> AFRL4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40020420) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRL >> 16) & 0xF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRL_AFRL3  ----------------------------------
// SVD Line: 14222

//  <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL3
//    <name> AFRL3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40020420) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRL >> 12) & 0xF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRL_AFRL2  ----------------------------------
// SVD Line: 14229

//  <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL2
//    <name> AFRL2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40020420) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRL >> 8) & 0xF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRL_AFRL1  ----------------------------------
// SVD Line: 14236

//  <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL1
//    <name> AFRL1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40020420) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRL >> 4) & 0xF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRL_AFRL0  ----------------------------------
// SVD Line: 14243

//  <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL0
//    <name> AFRL0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40020420) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRL >> 0) & 0xF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOB_AFRL  -----------------------------------
// SVD Line: 14184

//  <rtree> SFDITEM_REG__GPIOB_AFRL
//    <name> AFRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020420) GPIO alternate function low  register </i>
//    <loc> ( (unsigned int)((GPIOB_AFRL >> 0) & 0xFFFFFFFF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL7 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL6 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL5 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL4 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL3 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL2 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL1 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOB_AFRH  -------------------------------
// SVD Line: 14252

unsigned int GPIOB_AFRH __AT (0x40020424);



// ------------------------------  Field Item: GPIOB_AFRH_AFRH15  ---------------------------------
// SVD Line: 14262

//  <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH15
//    <name> AFRH15 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40020424) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRH >> 28) & 0xF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRH_AFRH14  ---------------------------------
// SVD Line: 14269

//  <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH14
//    <name> AFRH14 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40020424) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRH >> 24) & 0xF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRH_AFRH13  ---------------------------------
// SVD Line: 14276

//  <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH13
//    <name> AFRH13 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40020424) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRH >> 20) & 0xF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRH_AFRH12  ---------------------------------
// SVD Line: 14283

//  <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH12
//    <name> AFRH12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40020424) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRH >> 16) & 0xF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRH_AFRH11  ---------------------------------
// SVD Line: 14290

//  <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH11
//    <name> AFRH11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40020424) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRH >> 12) & 0xF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRH_AFRH10  ---------------------------------
// SVD Line: 14297

//  <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH10
//    <name> AFRH10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40020424) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRH >> 8) & 0xF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRH_AFRH9  ----------------------------------
// SVD Line: 14304

//  <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH9
//    <name> AFRH9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40020424) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRH >> 4) & 0xF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRH_AFRH8  ----------------------------------
// SVD Line: 14311

//  <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH8
//    <name> AFRH8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40020424) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRH >> 0) & 0xF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOB_AFRH  -----------------------------------
// SVD Line: 14252

//  <rtree> SFDITEM_REG__GPIOB_AFRH
//    <name> AFRH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020424) GPIO alternate function high  register </i>
//    <loc> ( (unsigned int)((GPIOB_AFRH >> 0) & 0xFFFFFFFF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH15 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH14 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH13 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH12 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH11 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH10 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH9 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH8 </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: GPIOB  -------------------------------------
// SVD Line: 13066

//  <view> GPIOB
//    <name> GPIOB </name>
//    <item> SFDITEM_REG__GPIOB_MODER </item>
//    <item> SFDITEM_REG__GPIOB_OTYPER </item>
//    <item> SFDITEM_REG__GPIOB_OSPEEDR </item>
//    <item> SFDITEM_REG__GPIOB_PUPDR </item>
//    <item> SFDITEM_REG__GPIOB_IDR </item>
//    <item> SFDITEM_REG__GPIOB_ODR </item>
//    <item> SFDITEM_REG__GPIOB_BSRR </item>
//    <item> SFDITEM_REG__GPIOB_LCKR </item>
//    <item> SFDITEM_REG__GPIOB_AFRL </item>
//    <item> SFDITEM_REG__GPIOB_AFRH </item>
//  </view>
//  


// ---------------------------  Register Item Address: GPIOA_MODER  -------------------------------
// SVD Line: 14333

unsigned int GPIOA_MODER __AT (0x40020000);



// -----------------------------  Field Item: GPIOA_MODER_MODER15  --------------------------------
// SVD Line: 14342

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER15
//    <name> MODER15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40020000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 30) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER14  --------------------------------
// SVD Line: 14349

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER14
//    <name> MODER14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40020000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 28) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER13  --------------------------------
// SVD Line: 14356

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER13
//    <name> MODER13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40020000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 26) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER12  --------------------------------
// SVD Line: 14363

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER12
//    <name> MODER12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40020000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 24) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER11  --------------------------------
// SVD Line: 14370

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER11
//    <name> MODER11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40020000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 22) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER10  --------------------------------
// SVD Line: 14377

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER10
//    <name> MODER10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40020000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 20) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER9  ---------------------------------
// SVD Line: 14384

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER9
//    <name> MODER9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40020000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 18) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER8  ---------------------------------
// SVD Line: 14391

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER8
//    <name> MODER8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40020000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 16) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER7  ---------------------------------
// SVD Line: 14398

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER7
//    <name> MODER7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40020000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 14) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER6  ---------------------------------
// SVD Line: 14405

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER6
//    <name> MODER6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40020000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 12) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER5  ---------------------------------
// SVD Line: 14412

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER5
//    <name> MODER5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40020000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 10) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER4  ---------------------------------
// SVD Line: 14419

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER4
//    <name> MODER4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40020000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 8) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER3  ---------------------------------
// SVD Line: 14426

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER3
//    <name> MODER3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40020000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 6) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER2  ---------------------------------
// SVD Line: 14433

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER2
//    <name> MODER2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40020000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 4) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER1  ---------------------------------
// SVD Line: 14440

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER1
//    <name> MODER1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40020000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 2) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER0  ---------------------------------
// SVD Line: 14447

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER0
//    <name> MODER0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40020000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 0) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOA_MODER  ----------------------------------
// SVD Line: 14333

//  <rtree> SFDITEM_REG__GPIOA_MODER
//    <name> MODER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020000) GPIO port mode register </i>
//    <loc> ( (unsigned int)((GPIOA_MODER >> 0) & 0xFFFFFFFF), ((GPIOA_MODER = (GPIOA_MODER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER15 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER14 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER13 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER12 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER11 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER10 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER9 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER8 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER7 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER6 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER5 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER4 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER3 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER2 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER1 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOA_OTYPER  ------------------------------
// SVD Line: 14456

unsigned int GPIOA_OTYPER __AT (0x40020004);



// ------------------------------  Field Item: GPIOA_OTYPER_OT15  ---------------------------------
// SVD Line: 14465

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT15
//    <name> OT15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40020004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.15..15> OT15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT14  ---------------------------------
// SVD Line: 14472

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT14
//    <name> OT14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40020004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.14..14> OT14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT13  ---------------------------------
// SVD Line: 14479

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT13
//    <name> OT13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40020004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.13..13> OT13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT12  ---------------------------------
// SVD Line: 14486

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT12
//    <name> OT12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40020004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.12..12> OT12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT11  ---------------------------------
// SVD Line: 14493

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT11
//    <name> OT11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40020004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.11..11> OT11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT10  ---------------------------------
// SVD Line: 14500

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT10
//    <name> OT10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40020004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.10..10> OT10
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT9  ----------------------------------
// SVD Line: 14507

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT9
//    <name> OT9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40020004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.9..9> OT9
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT8  ----------------------------------
// SVD Line: 14514

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT8
//    <name> OT8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40020004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.8..8> OT8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT7  ----------------------------------
// SVD Line: 14521

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT7
//    <name> OT7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40020004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.7..7> OT7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT6  ----------------------------------
// SVD Line: 14528

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT6
//    <name> OT6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40020004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.6..6> OT6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT5  ----------------------------------
// SVD Line: 14535

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT5
//    <name> OT5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40020004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.5..5> OT5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT4  ----------------------------------
// SVD Line: 14542

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT4
//    <name> OT4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.4..4> OT4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT3  ----------------------------------
// SVD Line: 14549

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT3
//    <name> OT3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.3..3> OT3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT2  ----------------------------------
// SVD Line: 14556

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT2
//    <name> OT2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.2..2> OT2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT1  ----------------------------------
// SVD Line: 14563

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT1
//    <name> OT1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.1..1> OT1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT0  ----------------------------------
// SVD Line: 14570

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT0
//    <name> OT0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.0..0> OT0
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: GPIOA_OTYPER  ----------------------------------
// SVD Line: 14456

//  <rtree> SFDITEM_REG__GPIOA_OTYPER
//    <name> OTYPER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020004) GPIO port output type register </i>
//    <loc> ( (unsigned int)((GPIOA_OTYPER >> 0) & 0xFFFFFFFF), ((GPIOA_OTYPER = (GPIOA_OTYPER & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT15 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT14 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT13 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT12 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT11 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT10 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT9 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT8 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT7 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT6 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT5 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT4 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT3 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT2 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT1 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOA_OSPEEDR  ------------------------------
// SVD Line: 14579

unsigned int GPIOA_OSPEEDR __AT (0x40020008);



// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR15  ------------------------------
// SVD Line: 14589

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR15
//    <name> OSPEEDR15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40020008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 30) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR14  ------------------------------
// SVD Line: 14596

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR14
//    <name> OSPEEDR14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40020008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 28) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR13  ------------------------------
// SVD Line: 14603

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR13
//    <name> OSPEEDR13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40020008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 26) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR12  ------------------------------
// SVD Line: 14610

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR12
//    <name> OSPEEDR12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40020008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 24) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR11  ------------------------------
// SVD Line: 14617

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR11
//    <name> OSPEEDR11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40020008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 22) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR10  ------------------------------
// SVD Line: 14624

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR10
//    <name> OSPEEDR10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40020008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 20) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR9  -------------------------------
// SVD Line: 14631

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR9
//    <name> OSPEEDR9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40020008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 18) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR8  -------------------------------
// SVD Line: 14638

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR8
//    <name> OSPEEDR8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40020008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 16) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR7  -------------------------------
// SVD Line: 14645

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR7
//    <name> OSPEEDR7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40020008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 14) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR6  -------------------------------
// SVD Line: 14652

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR6
//    <name> OSPEEDR6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40020008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 12) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR5  -------------------------------
// SVD Line: 14659

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR5
//    <name> OSPEEDR5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40020008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 10) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR4  -------------------------------
// SVD Line: 14666

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR4
//    <name> OSPEEDR4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40020008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 8) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR3  -------------------------------
// SVD Line: 14673

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR3
//    <name> OSPEEDR3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40020008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 6) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR2  -------------------------------
// SVD Line: 14680

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR2
//    <name> OSPEEDR2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40020008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 4) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR1  -------------------------------
// SVD Line: 14687

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR1
//    <name> OSPEEDR1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40020008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 2) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR0  -------------------------------
// SVD Line: 14694

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR0
//    <name> OSPEEDR0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40020008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 0) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIOA_OSPEEDR  ---------------------------------
// SVD Line: 14579

//  <rtree> SFDITEM_REG__GPIOA_OSPEEDR
//    <name> OSPEEDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020008) GPIO port output speed  register </i>
//    <loc> ( (unsigned int)((GPIOA_OSPEEDR >> 0) & 0xFFFFFFFF), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR15 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR14 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR13 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR12 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR11 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR10 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR9 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR8 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR7 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR6 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR5 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR4 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR3 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR2 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR1 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOA_PUPDR  -------------------------------
// SVD Line: 14703

unsigned int GPIOA_PUPDR __AT (0x4002000C);



// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR15  --------------------------------
// SVD Line: 14713

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR15
//    <name> PUPDR15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x4002000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 30) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR14  --------------------------------
// SVD Line: 14720

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR14
//    <name> PUPDR14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x4002000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 28) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR13  --------------------------------
// SVD Line: 14727

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR13
//    <name> PUPDR13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x4002000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 26) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR12  --------------------------------
// SVD Line: 14734

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR12
//    <name> PUPDR12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x4002000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 24) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR11  --------------------------------
// SVD Line: 14741

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR11
//    <name> PUPDR11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x4002000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 22) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR10  --------------------------------
// SVD Line: 14748

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR10
//    <name> PUPDR10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x4002000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 20) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR9  ---------------------------------
// SVD Line: 14755

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR9
//    <name> PUPDR9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x4002000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 18) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR8  ---------------------------------
// SVD Line: 14762

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR8
//    <name> PUPDR8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x4002000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 16) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR7  ---------------------------------
// SVD Line: 14769

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR7
//    <name> PUPDR7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4002000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 14) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR6  ---------------------------------
// SVD Line: 14776

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR6
//    <name> PUPDR6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4002000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 12) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR5  ---------------------------------
// SVD Line: 14783

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR5
//    <name> PUPDR5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4002000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 10) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR4  ---------------------------------
// SVD Line: 14790

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR4
//    <name> PUPDR4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4002000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 8) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR3  ---------------------------------
// SVD Line: 14797

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR3
//    <name> PUPDR3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4002000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 6) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR2  ---------------------------------
// SVD Line: 14804

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR2
//    <name> PUPDR2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4002000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 4) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR1  ---------------------------------
// SVD Line: 14811

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR1
//    <name> PUPDR1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4002000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 2) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR0  ---------------------------------
// SVD Line: 14818

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR0
//    <name> PUPDR0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4002000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 0) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOA_PUPDR  ----------------------------------
// SVD Line: 14703

//  <rtree> SFDITEM_REG__GPIOA_PUPDR
//    <name> PUPDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002000C) GPIO port pull-up/pull-down  register </i>
//    <loc> ( (unsigned int)((GPIOA_PUPDR >> 0) & 0xFFFFFFFF), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR15 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR14 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR13 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR12 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR11 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR10 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR9 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR8 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR7 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR6 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR5 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR4 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR3 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR2 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR1 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOA_IDR  --------------------------------
// SVD Line: 14827

unsigned int GPIOA_IDR __AT (0x40020010);



// -------------------------------  Field Item: GPIOA_IDR_IDR15  ----------------------------------
// SVD Line: 14836

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR15
//    <name> IDR15 </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x40020010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.15..15> IDR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR14  ----------------------------------
// SVD Line: 14843

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR14
//    <name> IDR14 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x40020010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.14..14> IDR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR13  ----------------------------------
// SVD Line: 14850

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR13
//    <name> IDR13 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40020010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.13..13> IDR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR12  ----------------------------------
// SVD Line: 14857

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR12
//    <name> IDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40020010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.12..12> IDR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR11  ----------------------------------
// SVD Line: 14864

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR11
//    <name> IDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40020010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.11..11> IDR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR10  ----------------------------------
// SVD Line: 14871

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR10
//    <name> IDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40020010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.10..10> IDR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR9  -----------------------------------
// SVD Line: 14878

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR9
//    <name> IDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40020010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.9..9> IDR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR8  -----------------------------------
// SVD Line: 14885

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR8
//    <name> IDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40020010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.8..8> IDR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR7  -----------------------------------
// SVD Line: 14892

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR7
//    <name> IDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40020010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.7..7> IDR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR6  -----------------------------------
// SVD Line: 14899

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR6
//    <name> IDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40020010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.6..6> IDR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR5  -----------------------------------
// SVD Line: 14906

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR5
//    <name> IDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40020010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.5..5> IDR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR4  -----------------------------------
// SVD Line: 14913

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR4
//    <name> IDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40020010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.4..4> IDR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR3  -----------------------------------
// SVD Line: 14920

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR3
//    <name> IDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40020010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.3..3> IDR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR2  -----------------------------------
// SVD Line: 14927

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR2
//    <name> IDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40020010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.2..2> IDR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR1  -----------------------------------
// SVD Line: 14934

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR1
//    <name> IDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40020010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.1..1> IDR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR0  -----------------------------------
// SVD Line: 14941

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR0
//    <name> IDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40020010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.0..0> IDR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: GPIOA_IDR  -----------------------------------
// SVD Line: 14827

//  <rtree> SFDITEM_REG__GPIOA_IDR
//    <name> IDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40020010) GPIO port input data register </i>
//    <loc> ( (unsigned int)((GPIOA_IDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR15 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR14 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR13 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR12 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR11 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR10 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR9 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR8 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR7 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR6 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR5 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR4 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR3 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR2 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR1 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOA_ODR  --------------------------------
// SVD Line: 14950

unsigned int GPIOA_ODR __AT (0x40020014);



// -------------------------------  Field Item: GPIOA_ODR_ODR15  ----------------------------------
// SVD Line: 14959

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR15
//    <name> ODR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40020014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.15..15> ODR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR14  ----------------------------------
// SVD Line: 14966

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR14
//    <name> ODR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40020014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.14..14> ODR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR13  ----------------------------------
// SVD Line: 14973

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR13
//    <name> ODR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40020014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.13..13> ODR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR12  ----------------------------------
// SVD Line: 14980

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR12
//    <name> ODR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40020014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.12..12> ODR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR11  ----------------------------------
// SVD Line: 14987

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR11
//    <name> ODR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40020014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.11..11> ODR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR10  ----------------------------------
// SVD Line: 14994

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR10
//    <name> ODR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40020014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.10..10> ODR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR9  -----------------------------------
// SVD Line: 15001

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR9
//    <name> ODR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40020014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.9..9> ODR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR8  -----------------------------------
// SVD Line: 15008

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR8
//    <name> ODR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40020014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.8..8> ODR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR7  -----------------------------------
// SVD Line: 15015

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR7
//    <name> ODR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40020014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.7..7> ODR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR6  -----------------------------------
// SVD Line: 15022

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR6
//    <name> ODR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40020014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.6..6> ODR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR5  -----------------------------------
// SVD Line: 15029

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR5
//    <name> ODR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40020014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.5..5> ODR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR4  -----------------------------------
// SVD Line: 15036

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR4
//    <name> ODR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.4..4> ODR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR3  -----------------------------------
// SVD Line: 15043

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR3
//    <name> ODR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.3..3> ODR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR2  -----------------------------------
// SVD Line: 15050

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR2
//    <name> ODR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.2..2> ODR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR1  -----------------------------------
// SVD Line: 15057

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR1
//    <name> ODR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.1..1> ODR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR0  -----------------------------------
// SVD Line: 15064

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR0
//    <name> ODR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.0..0> ODR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: GPIOA_ODR  -----------------------------------
// SVD Line: 14950

//  <rtree> SFDITEM_REG__GPIOA_ODR
//    <name> ODR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020014) GPIO port output data register </i>
//    <loc> ( (unsigned int)((GPIOA_ODR >> 0) & 0xFFFFFFFF), ((GPIOA_ODR = (GPIOA_ODR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR15 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR14 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR13 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR12 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR11 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR10 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR9 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR8 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR7 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR6 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR5 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR4 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR3 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR2 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR1 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOA_BSRR  -------------------------------
// SVD Line: 15073

unsigned int GPIOA_BSRR __AT (0x40020018);



// -------------------------------  Field Item: GPIOA_BSRR_BR15  ----------------------------------
// SVD Line: 15083

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR15
//    <name> BR15 </name>
//    <w> 
//    <i> [Bit 31] WO (@ 0x40020018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.31..31> BR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR14  ----------------------------------
// SVD Line: 15090

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR14
//    <name> BR14 </name>
//    <w> 
//    <i> [Bit 30] WO (@ 0x40020018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.30..30> BR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR13  ----------------------------------
// SVD Line: 15097

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR13
//    <name> BR13 </name>
//    <w> 
//    <i> [Bit 29] WO (@ 0x40020018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.29..29> BR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR12  ----------------------------------
// SVD Line: 15104

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR12
//    <name> BR12 </name>
//    <w> 
//    <i> [Bit 28] WO (@ 0x40020018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.28..28> BR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR11  ----------------------------------
// SVD Line: 15111

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR11
//    <name> BR11 </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x40020018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.27..27> BR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR10  ----------------------------------
// SVD Line: 15118

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR10
//    <name> BR10 </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x40020018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.26..26> BR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR9  -----------------------------------
// SVD Line: 15125

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR9
//    <name> BR9 </name>
//    <w> 
//    <i> [Bit 25] WO (@ 0x40020018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.25..25> BR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR8  -----------------------------------
// SVD Line: 15132

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR8
//    <name> BR8 </name>
//    <w> 
//    <i> [Bit 24] WO (@ 0x40020018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.24..24> BR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR7  -----------------------------------
// SVD Line: 15139

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR7
//    <name> BR7 </name>
//    <w> 
//    <i> [Bit 23] WO (@ 0x40020018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.23..23> BR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR6  -----------------------------------
// SVD Line: 15146

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR6
//    <name> BR6 </name>
//    <w> 
//    <i> [Bit 22] WO (@ 0x40020018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.22..22> BR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR5  -----------------------------------
// SVD Line: 15153

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR5
//    <name> BR5 </name>
//    <w> 
//    <i> [Bit 21] WO (@ 0x40020018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.21..21> BR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR4  -----------------------------------
// SVD Line: 15160

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR4
//    <name> BR4 </name>
//    <w> 
//    <i> [Bit 20] WO (@ 0x40020018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.20..20> BR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR3  -----------------------------------
// SVD Line: 15167

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR3
//    <name> BR3 </name>
//    <w> 
//    <i> [Bit 19] WO (@ 0x40020018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.19..19> BR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR2  -----------------------------------
// SVD Line: 15174

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR2
//    <name> BR2 </name>
//    <w> 
//    <i> [Bit 18] WO (@ 0x40020018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.18..18> BR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR1  -----------------------------------
// SVD Line: 15181

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR1
//    <name> BR1 </name>
//    <w> 
//    <i> [Bit 17] WO (@ 0x40020018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.17..17> BR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR0  -----------------------------------
// SVD Line: 15188

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR0
//    <name> BR0 </name>
//    <w> 
//    <i> [Bit 16] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.16..16> BR0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS15  ----------------------------------
// SVD Line: 15195

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS15
//    <name> BS15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.15..15> BS15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS14  ----------------------------------
// SVD Line: 15202

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS14
//    <name> BS14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.14..14> BS14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS13  ----------------------------------
// SVD Line: 15209

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS13
//    <name> BS13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.13..13> BS13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS12  ----------------------------------
// SVD Line: 15216

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS12
//    <name> BS12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.12..12> BS12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS11  ----------------------------------
// SVD Line: 15223

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS11
//    <name> BS11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.11..11> BS11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS10  ----------------------------------
// SVD Line: 15230

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS10
//    <name> BS10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.10..10> BS10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS9  -----------------------------------
// SVD Line: 15237

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS9
//    <name> BS9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.9..9> BS9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS8  -----------------------------------
// SVD Line: 15244

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS8
//    <name> BS8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.8..8> BS8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS7  -----------------------------------
// SVD Line: 15251

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS7
//    <name> BS7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.7..7> BS7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS6  -----------------------------------
// SVD Line: 15258

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS6
//    <name> BS6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.6..6> BS6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS5  -----------------------------------
// SVD Line: 15265

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS5
//    <name> BS5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.5..5> BS5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS4  -----------------------------------
// SVD Line: 15272

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS4
//    <name> BS4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.4..4> BS4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS3  -----------------------------------
// SVD Line: 15279

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS3
//    <name> BS3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.3..3> BS3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS2  -----------------------------------
// SVD Line: 15286

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS2
//    <name> BS2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.2..2> BS2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS1  -----------------------------------
// SVD Line: 15293

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS1
//    <name> BS1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.1..1> BS1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS0  -----------------------------------
// SVD Line: 15300

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS0
//    <name> BS0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.0..0> BS0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: GPIOA_BSRR  -----------------------------------
// SVD Line: 15073

//  <rtree> SFDITEM_REG__GPIOA_BSRR
//    <name> BSRR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40020018) GPIO port bit set/reset  register </i>
//    <loc> ( (unsigned int)((GPIOA_BSRR >> 0) & 0xFFFFFFFF), ((GPIOA_BSRR = (GPIOA_BSRR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR15 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR14 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR13 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR12 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR11 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR10 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR9 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR8 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR7 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR6 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR5 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR4 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR3 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR2 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR1 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR0 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS15 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS14 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS13 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS12 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS11 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS10 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS9 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS8 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS7 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS6 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS5 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS4 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS3 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS2 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS1 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOA_LCKR  -------------------------------
// SVD Line: 15309

unsigned int GPIOA_LCKR __AT (0x4002001C);



// -------------------------------  Field Item: GPIOA_LCKR_LCKK  ----------------------------------
// SVD Line: 15319

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCKK
//    <name> LCKK </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.16..16> LCKK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_LCKR_LCK15  ----------------------------------
// SVD Line: 15326

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK15
//    <name> LCK15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.15..15> LCK15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_LCKR_LCK14  ----------------------------------
// SVD Line: 15333

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK14
//    <name> LCK14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.14..14> LCK14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_LCKR_LCK13  ----------------------------------
// SVD Line: 15340

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK13
//    <name> LCK13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.13..13> LCK13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_LCKR_LCK12  ----------------------------------
// SVD Line: 15347

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK12
//    <name> LCK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.12..12> LCK12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_LCKR_LCK11  ----------------------------------
// SVD Line: 15354

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK11
//    <name> LCK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.11..11> LCK11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_LCKR_LCK10  ----------------------------------
// SVD Line: 15361

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK10
//    <name> LCK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.10..10> LCK10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_LCKR_LCK9  ----------------------------------
// SVD Line: 15368

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK9
//    <name> LCK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.9..9> LCK9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_LCKR_LCK8  ----------------------------------
// SVD Line: 15375

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK8
//    <name> LCK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.8..8> LCK8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_LCKR_LCK7  ----------------------------------
// SVD Line: 15382

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK7
//    <name> LCK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.7..7> LCK7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_LCKR_LCK6  ----------------------------------
// SVD Line: 15389

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK6
//    <name> LCK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.6..6> LCK6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_LCKR_LCK5  ----------------------------------
// SVD Line: 15396

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK5
//    <name> LCK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.5..5> LCK5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_LCKR_LCK4  ----------------------------------
// SVD Line: 15403

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK4
//    <name> LCK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.4..4> LCK4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_LCKR_LCK3  ----------------------------------
// SVD Line: 15410

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK3
//    <name> LCK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.3..3> LCK3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_LCKR_LCK2  ----------------------------------
// SVD Line: 15417

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK2
//    <name> LCK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.2..2> LCK2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_LCKR_LCK1  ----------------------------------
// SVD Line: 15424

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK1
//    <name> LCK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.1..1> LCK1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_LCKR_LCK0  ----------------------------------
// SVD Line: 15431

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK0
//    <name> LCK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.0..0> LCK0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: GPIOA_LCKR  -----------------------------------
// SVD Line: 15309

//  <rtree> SFDITEM_REG__GPIOA_LCKR
//    <name> LCKR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002001C) GPIO port configuration lock  register </i>
//    <loc> ( (unsigned int)((GPIOA_LCKR >> 0) & 0xFFFFFFFF), ((GPIOA_LCKR = (GPIOA_LCKR & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCKK </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK15 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK14 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK13 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK12 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK11 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK10 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK9 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK8 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK7 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK6 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK5 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK4 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK3 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK2 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK1 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOA_AFRL  -------------------------------
// SVD Line: 15440

unsigned int GPIOA_AFRL __AT (0x40020020);



// ------------------------------  Field Item: GPIOA_AFRL_AFRL7  ----------------------------------
// SVD Line: 15450

//  <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL7
//    <name> AFRL7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40020020) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRL >> 28) & 0xF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRL_AFRL6  ----------------------------------
// SVD Line: 15457

//  <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL6
//    <name> AFRL6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40020020) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRL >> 24) & 0xF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRL_AFRL5  ----------------------------------
// SVD Line: 15464

//  <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL5
//    <name> AFRL5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40020020) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRL >> 20) & 0xF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRL_AFRL4  ----------------------------------
// SVD Line: 15471

//  <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL4
//    <name> AFRL4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40020020) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRL >> 16) & 0xF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRL_AFRL3  ----------------------------------
// SVD Line: 15478

//  <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL3
//    <name> AFRL3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40020020) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRL >> 12) & 0xF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRL_AFRL2  ----------------------------------
// SVD Line: 15485

//  <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL2
//    <name> AFRL2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40020020) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRL >> 8) & 0xF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRL_AFRL1  ----------------------------------
// SVD Line: 15492

//  <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL1
//    <name> AFRL1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40020020) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRL >> 4) & 0xF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRL_AFRL0  ----------------------------------
// SVD Line: 15499

//  <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL0
//    <name> AFRL0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40020020) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRL >> 0) & 0xF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOA_AFRL  -----------------------------------
// SVD Line: 15440

//  <rtree> SFDITEM_REG__GPIOA_AFRL
//    <name> AFRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020020) GPIO alternate function low  register </i>
//    <loc> ( (unsigned int)((GPIOA_AFRL >> 0) & 0xFFFFFFFF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL7 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL6 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL5 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL4 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL3 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL2 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL1 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOA_AFRH  -------------------------------
// SVD Line: 15508

unsigned int GPIOA_AFRH __AT (0x40020024);



// ------------------------------  Field Item: GPIOA_AFRH_AFRH15  ---------------------------------
// SVD Line: 15518

//  <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH15
//    <name> AFRH15 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40020024) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRH >> 28) & 0xF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRH_AFRH14  ---------------------------------
// SVD Line: 15525

//  <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH14
//    <name> AFRH14 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40020024) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRH >> 24) & 0xF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRH_AFRH13  ---------------------------------
// SVD Line: 15532

//  <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH13
//    <name> AFRH13 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40020024) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRH >> 20) & 0xF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRH_AFRH12  ---------------------------------
// SVD Line: 15539

//  <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH12
//    <name> AFRH12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40020024) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRH >> 16) & 0xF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRH_AFRH11  ---------------------------------
// SVD Line: 15546

//  <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH11
//    <name> AFRH11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40020024) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRH >> 12) & 0xF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRH_AFRH10  ---------------------------------
// SVD Line: 15553

//  <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH10
//    <name> AFRH10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40020024) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRH >> 8) & 0xF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRH_AFRH9  ----------------------------------
// SVD Line: 15560

//  <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH9
//    <name> AFRH9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40020024) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRH >> 4) & 0xF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRH_AFRH8  ----------------------------------
// SVD Line: 15567

//  <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH8
//    <name> AFRH8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40020024) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRH >> 0) & 0xF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOA_AFRH  -----------------------------------
// SVD Line: 15508

//  <rtree> SFDITEM_REG__GPIOA_AFRH
//    <name> AFRH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020024) GPIO alternate function high  register </i>
//    <loc> ( (unsigned int)((GPIOA_AFRH >> 0) & 0xFFFFFFFF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH15 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH14 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH13 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH12 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH11 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH10 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH9 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH8 </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: GPIOA  -------------------------------------
// SVD Line: 14322

//  <view> GPIOA
//    <name> GPIOA </name>
//    <item> SFDITEM_REG__GPIOA_MODER </item>
//    <item> SFDITEM_REG__GPIOA_OTYPER </item>
//    <item> SFDITEM_REG__GPIOA_OSPEEDR </item>
//    <item> SFDITEM_REG__GPIOA_PUPDR </item>
//    <item> SFDITEM_REG__GPIOA_IDR </item>
//    <item> SFDITEM_REG__GPIOA_ODR </item>
//    <item> SFDITEM_REG__GPIOA_BSRR </item>
//    <item> SFDITEM_REG__GPIOA_LCKR </item>
//    <item> SFDITEM_REG__GPIOA_AFRL </item>
//    <item> SFDITEM_REG__GPIOA_AFRH </item>
//  </view>
//  


// -----------------------------  Register Item Address: I2C2_CR1  --------------------------------
// SVD Line: 15599

unsigned int I2C2_CR1 __AT (0x40005800);



// -------------------------------  Field Item: I2C2_CR1_SWRST  -----------------------------------
// SVD Line: 15608

//  <item> SFDITEM_FIELD__I2C2_CR1_SWRST
//    <name> SWRST </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005800) Software reset </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.15..15> SWRST
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_CR1_ALERT  -----------------------------------
// SVD Line: 15614

//  <item> SFDITEM_FIELD__I2C2_CR1_ALERT
//    <name> ALERT </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40005800) SMBus alert </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.13..13> ALERT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_CR1_PEC  ------------------------------------
// SVD Line: 15620

//  <item> SFDITEM_FIELD__I2C2_CR1_PEC
//    <name> PEC </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40005800) Packet error checking </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.12..12> PEC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_CR1_POS  ------------------------------------
// SVD Line: 15626

//  <item> SFDITEM_FIELD__I2C2_CR1_POS
//    <name> POS </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40005800) Acknowledge/PEC Position (for data  reception) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.11..11> POS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_CR1_ACK  ------------------------------------
// SVD Line: 15633

//  <item> SFDITEM_FIELD__I2C2_CR1_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40005800) Acknowledge enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.10..10> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_CR1_STOP  -----------------------------------
// SVD Line: 15639

//  <item> SFDITEM_FIELD__I2C2_CR1_STOP
//    <name> STOP </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40005800) Stop generation </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.9..9> STOP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_CR1_START  -----------------------------------
// SVD Line: 15645

//  <item> SFDITEM_FIELD__I2C2_CR1_START
//    <name> START </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40005800) Start generation </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.8..8> START
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C2_CR1_NOSTRETCH  ---------------------------------
// SVD Line: 15651

//  <item> SFDITEM_FIELD__I2C2_CR1_NOSTRETCH
//    <name> NOSTRETCH </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40005800) Clock stretching disable (Slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.7..7> NOSTRETCH
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_CR1_ENGC  -----------------------------------
// SVD Line: 15658

//  <item> SFDITEM_FIELD__I2C2_CR1_ENGC
//    <name> ENGC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005800) General call enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.6..6> ENGC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_CR1_ENPEC  -----------------------------------
// SVD Line: 15664

//  <item> SFDITEM_FIELD__I2C2_CR1_ENPEC
//    <name> ENPEC </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40005800) PEC enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.5..5> ENPEC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_CR1_ENARP  -----------------------------------
// SVD Line: 15670

//  <item> SFDITEM_FIELD__I2C2_CR1_ENARP
//    <name> ENARP </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005800) ARP enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.4..4> ENARP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C2_CR1_SMBTYPE  ----------------------------------
// SVD Line: 15676

//  <item> SFDITEM_FIELD__I2C2_CR1_SMBTYPE
//    <name> SMBTYPE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005800) SMBus type </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.3..3> SMBTYPE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_CR1_SMBUS  -----------------------------------
// SVD Line: 15682

//  <item> SFDITEM_FIELD__I2C2_CR1_SMBUS
//    <name> SMBUS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005800) SMBus mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.1..1> SMBUS
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: I2C2_CR1_PE  ------------------------------------
// SVD Line: 15688

//  <item> SFDITEM_FIELD__I2C2_CR1_PE
//    <name> PE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005800) Peripheral enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.0..0> PE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C2_CR1  ------------------------------------
// SVD Line: 15599

//  <rtree> SFDITEM_REG__I2C2_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005800) Control register 1 </i>
//    <loc> ( (unsigned int)((I2C2_CR1 >> 0) & 0xFFFFFFFF), ((I2C2_CR1 = (I2C2_CR1 & ~(0xBFFBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xBFFB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_CR1_SWRST </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_ALERT </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_PEC </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_POS </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_ACK </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_STOP </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_START </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_NOSTRETCH </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_ENGC </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_ENPEC </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_ENARP </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_SMBTYPE </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_SMBUS </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_PE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C2_CR2  --------------------------------
// SVD Line: 15696

unsigned int I2C2_CR2 __AT (0x40005804);



// --------------------------------  Field Item: I2C2_CR2_LAST  -----------------------------------
// SVD Line: 15705

//  <item> SFDITEM_FIELD__I2C2_CR2_LAST
//    <name> LAST </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40005804) DMA last transfer </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR2 ) </loc>
//      <o.12..12> LAST
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_CR2_DMAEN  -----------------------------------
// SVD Line: 15711

//  <item> SFDITEM_FIELD__I2C2_CR2_DMAEN
//    <name> DMAEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40005804) DMA requests enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR2 ) </loc>
//      <o.11..11> DMAEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C2_CR2_ITBUFEN  ----------------------------------
// SVD Line: 15717

//  <item> SFDITEM_FIELD__I2C2_CR2_ITBUFEN
//    <name> ITBUFEN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40005804) Buffer interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR2 ) </loc>
//      <o.10..10> ITBUFEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C2_CR2_ITEVTEN  ----------------------------------
// SVD Line: 15723

//  <item> SFDITEM_FIELD__I2C2_CR2_ITEVTEN
//    <name> ITEVTEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40005804) Event interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR2 ) </loc>
//      <o.9..9> ITEVTEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C2_CR2_ITERREN  ----------------------------------
// SVD Line: 15729

//  <item> SFDITEM_FIELD__I2C2_CR2_ITERREN
//    <name> ITERREN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40005804) Error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR2 ) </loc>
//      <o.8..8> ITERREN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_CR2_FREQ  -----------------------------------
// SVD Line: 15735

//  <item> SFDITEM_FIELD__I2C2_CR2_FREQ
//    <name> FREQ </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40005804) Peripheral clock frequency </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C2_CR2 >> 0) & 0x3F), ((I2C2_CR2 = (I2C2_CR2 & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C2_CR2  ------------------------------------
// SVD Line: 15696

//  <rtree> SFDITEM_REG__I2C2_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005804) Control register 2 </i>
//    <loc> ( (unsigned int)((I2C2_CR2 >> 0) & 0xFFFFFFFF), ((I2C2_CR2 = (I2C2_CR2 & ~(0x1F3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_CR2_LAST </item>
//    <item> SFDITEM_FIELD__I2C2_CR2_DMAEN </item>
//    <item> SFDITEM_FIELD__I2C2_CR2_ITBUFEN </item>
//    <item> SFDITEM_FIELD__I2C2_CR2_ITEVTEN </item>
//    <item> SFDITEM_FIELD__I2C2_CR2_ITERREN </item>
//    <item> SFDITEM_FIELD__I2C2_CR2_FREQ </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C2_OAR1  --------------------------------
// SVD Line: 15743

unsigned int I2C2_OAR1 __AT (0x40005808);



// ------------------------------  Field Item: I2C2_OAR1_ADDMODE  ---------------------------------
// SVD Line: 15752

//  <item> SFDITEM_FIELD__I2C2_OAR1_ADDMODE
//    <name> ADDMODE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005808) Addressing mode (slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_OAR1 ) </loc>
//      <o.15..15> ADDMODE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_OAR1_ADD10  ----------------------------------
// SVD Line: 15759

//  <item> SFDITEM_FIELD__I2C2_OAR1_ADD10
//    <name> ADD10 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40005808) Interface address </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C2_OAR1 >> 8) & 0x3), ((I2C2_OAR1 = (I2C2_OAR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: I2C2_OAR1_ADD7  -----------------------------------
// SVD Line: 15765

//  <item> SFDITEM_FIELD__I2C2_OAR1_ADD7
//    <name> ADD7 </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x40005808) Interface address </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C2_OAR1 >> 1) & 0x7F), ((I2C2_OAR1 = (I2C2_OAR1 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: I2C2_OAR1_ADD0  -----------------------------------
// SVD Line: 15771

//  <item> SFDITEM_FIELD__I2C2_OAR1_ADD0
//    <name> ADD0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005808) Interface address </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_OAR1 ) </loc>
//      <o.0..0> ADD0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C2_OAR1  -----------------------------------
// SVD Line: 15743

//  <rtree> SFDITEM_REG__I2C2_OAR1
//    <name> OAR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005808) Own address register 1 </i>
//    <loc> ( (unsigned int)((I2C2_OAR1 >> 0) & 0xFFFFFFFF), ((I2C2_OAR1 = (I2C2_OAR1 & ~(0x83FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x83FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_OAR1_ADDMODE </item>
//    <item> SFDITEM_FIELD__I2C2_OAR1_ADD10 </item>
//    <item> SFDITEM_FIELD__I2C2_OAR1_ADD7 </item>
//    <item> SFDITEM_FIELD__I2C2_OAR1_ADD0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C2_OAR2  --------------------------------
// SVD Line: 15779

unsigned int I2C2_OAR2 __AT (0x4000580C);



// -------------------------------  Field Item: I2C2_OAR2_ADD2  -----------------------------------
// SVD Line: 15788

//  <item> SFDITEM_FIELD__I2C2_OAR2_ADD2
//    <name> ADD2 </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x4000580C) Interface address </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C2_OAR2 >> 1) & 0x7F), ((I2C2_OAR2 = (I2C2_OAR2 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: I2C2_OAR2_ENDUAL  ----------------------------------
// SVD Line: 15794

//  <item> SFDITEM_FIELD__I2C2_OAR2_ENDUAL
//    <name> ENDUAL </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000580C) Dual addressing mode  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_OAR2 ) </loc>
//      <o.0..0> ENDUAL
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C2_OAR2  -----------------------------------
// SVD Line: 15779

//  <rtree> SFDITEM_REG__I2C2_OAR2
//    <name> OAR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000580C) Own address register 2 </i>
//    <loc> ( (unsigned int)((I2C2_OAR2 >> 0) & 0xFFFFFFFF), ((I2C2_OAR2 = (I2C2_OAR2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_OAR2_ADD2 </item>
//    <item> SFDITEM_FIELD__I2C2_OAR2_ENDUAL </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C2_DR  ---------------------------------
// SVD Line: 15803

unsigned int I2C2_DR __AT (0x40005810);



// ---------------------------------  Field Item: I2C2_DR_DR  -------------------------------------
// SVD Line: 15812

//  <item> SFDITEM_FIELD__I2C2_DR_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40005810) 8-bit data register </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C2_DR >> 0) & 0xFF), ((I2C2_DR = (I2C2_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: I2C2_DR  ------------------------------------
// SVD Line: 15803

//  <rtree> SFDITEM_REG__I2C2_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005810) Data register </i>
//    <loc> ( (unsigned int)((I2C2_DR >> 0) & 0xFFFFFFFF), ((I2C2_DR = (I2C2_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_DR_DR </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C2_SR1  --------------------------------
// SVD Line: 15820

unsigned int I2C2_SR1 __AT (0x40005814);



// ------------------------------  Field Item: I2C2_SR1_SMBALERT  ---------------------------------
// SVD Line: 15828

//  <item> SFDITEM_FIELD__I2C2_SR1_SMBALERT
//    <name> SMBALERT </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005814) SMBus alert </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR1 ) </loc>
//      <o.15..15> SMBALERT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C2_SR1_TIMEOUT  ----------------------------------
// SVD Line: 15835

//  <item> SFDITEM_FIELD__I2C2_SR1_TIMEOUT
//    <name> TIMEOUT </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40005814) Timeout or Tlow error </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR1 ) </loc>
//      <o.14..14> TIMEOUT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_SR1_PECERR  ----------------------------------
// SVD Line: 15842

//  <item> SFDITEM_FIELD__I2C2_SR1_PECERR
//    <name> PECERR </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40005814) PEC Error in reception </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR1 ) </loc>
//      <o.12..12> PECERR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_SR1_OVR  ------------------------------------
// SVD Line: 15849

//  <item> SFDITEM_FIELD__I2C2_SR1_OVR
//    <name> OVR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40005814) Overrun/Underrun </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR1 ) </loc>
//      <o.11..11> OVR
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: I2C2_SR1_AF  ------------------------------------
// SVD Line: 15856

//  <item> SFDITEM_FIELD__I2C2_SR1_AF
//    <name> AF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40005814) Acknowledge failure </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR1 ) </loc>
//      <o.10..10> AF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_SR1_ARLO  -----------------------------------
// SVD Line: 15863

//  <item> SFDITEM_FIELD__I2C2_SR1_ARLO
//    <name> ARLO </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40005814) Arbitration lost (master  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR1 ) </loc>
//      <o.9..9> ARLO
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_SR1_BERR  -----------------------------------
// SVD Line: 15871

//  <item> SFDITEM_FIELD__I2C2_SR1_BERR
//    <name> BERR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40005814) Bus error </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR1 ) </loc>
//      <o.8..8> BERR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_SR1_TxE  ------------------------------------
// SVD Line: 15878

//  <item> SFDITEM_FIELD__I2C2_SR1_TxE
//    <name> TxE </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40005814) Data register empty  (transmitters) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR1 ) </loc>
//      <o.7..7> TxE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_SR1_RxNE  -----------------------------------
// SVD Line: 15886

//  <item> SFDITEM_FIELD__I2C2_SR1_RxNE
//    <name> RxNE </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40005814) Data register not empty  (receivers) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR1 ) </loc>
//      <o.6..6> RxNE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_SR1_STOPF  -----------------------------------
// SVD Line: 15894

//  <item> SFDITEM_FIELD__I2C2_SR1_STOPF
//    <name> STOPF </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40005814) Stop detection (slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR1 ) </loc>
//      <o.4..4> STOPF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_SR1_ADD10  -----------------------------------
// SVD Line: 15902

//  <item> SFDITEM_FIELD__I2C2_SR1_ADD10
//    <name> ADD10 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40005814) 10-bit header sent (Master  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR1 ) </loc>
//      <o.3..3> ADD10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_SR1_BTF  ------------------------------------
// SVD Line: 15910

//  <item> SFDITEM_FIELD__I2C2_SR1_BTF
//    <name> BTF </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40005814) Byte transfer finished </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR1 ) </loc>
//      <o.2..2> BTF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_SR1_ADDR  -----------------------------------
// SVD Line: 15917

//  <item> SFDITEM_FIELD__I2C2_SR1_ADDR
//    <name> ADDR </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40005814) Address sent (master mode)/matched  (slave mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR1 ) </loc>
//      <o.1..1> ADDR
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: I2C2_SR1_SB  ------------------------------------
// SVD Line: 15925

//  <item> SFDITEM_FIELD__I2C2_SR1_SB
//    <name> SB </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40005814) Start bit (Master mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR1 ) </loc>
//      <o.0..0> SB
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C2_SR1  ------------------------------------
// SVD Line: 15820

//  <rtree> SFDITEM_REG__I2C2_SR1
//    <name> SR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005814) Status register 1 </i>
//    <loc> ( (unsigned int)((I2C2_SR1 >> 0) & 0xFFFFFFFF), ((I2C2_SR1 = (I2C2_SR1 & ~(0xDF00UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xDF00) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_SR1_SMBALERT </item>
//    <item> SFDITEM_FIELD__I2C2_SR1_TIMEOUT </item>
//    <item> SFDITEM_FIELD__I2C2_SR1_PECERR </item>
//    <item> SFDITEM_FIELD__I2C2_SR1_OVR </item>
//    <item> SFDITEM_FIELD__I2C2_SR1_AF </item>
//    <item> SFDITEM_FIELD__I2C2_SR1_ARLO </item>
//    <item> SFDITEM_FIELD__I2C2_SR1_BERR </item>
//    <item> SFDITEM_FIELD__I2C2_SR1_TxE </item>
//    <item> SFDITEM_FIELD__I2C2_SR1_RxNE </item>
//    <item> SFDITEM_FIELD__I2C2_SR1_STOPF </item>
//    <item> SFDITEM_FIELD__I2C2_SR1_ADD10 </item>
//    <item> SFDITEM_FIELD__I2C2_SR1_BTF </item>
//    <item> SFDITEM_FIELD__I2C2_SR1_ADDR </item>
//    <item> SFDITEM_FIELD__I2C2_SR1_SB </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C2_SR2  --------------------------------
// SVD Line: 15934

unsigned int I2C2_SR2 __AT (0x40005818);



// --------------------------------  Field Item: I2C2_SR2_PEC  ------------------------------------
// SVD Line: 15943

//  <item> SFDITEM_FIELD__I2C2_SR2_PEC
//    <name> PEC </name>
//    <r> 
//    <i> [Bits 15..8] RO (@ 0x40005818) acket error checking  register </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C2_SR2 >> 8) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: I2C2_SR2_DUALF  -----------------------------------
// SVD Line: 15950

//  <item> SFDITEM_FIELD__I2C2_SR2_DUALF
//    <name> DUALF </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40005818) Dual flag (Slave mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR2 ) </loc>
//      <o.7..7> DUALF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C2_SR2_SMBHOST  ----------------------------------
// SVD Line: 15956

//  <item> SFDITEM_FIELD__I2C2_SR2_SMBHOST
//    <name> SMBHOST </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40005818) SMBus host header (Slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR2 ) </loc>
//      <o.6..6> SMBHOST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C2_SR2_SMBDEFAULT  --------------------------------
// SVD Line: 15963

//  <item> SFDITEM_FIELD__I2C2_SR2_SMBDEFAULT
//    <name> SMBDEFAULT </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40005818) SMBus device default address (Slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR2 ) </loc>
//      <o.5..5> SMBDEFAULT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C2_SR2_GENCALL  ----------------------------------
// SVD Line: 15970

//  <item> SFDITEM_FIELD__I2C2_SR2_GENCALL
//    <name> GENCALL </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40005818) General call address (Slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR2 ) </loc>
//      <o.4..4> GENCALL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_SR2_TRA  ------------------------------------
// SVD Line: 15977

//  <item> SFDITEM_FIELD__I2C2_SR2_TRA
//    <name> TRA </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40005818) Transmitter/receiver </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR2 ) </loc>
//      <o.2..2> TRA
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_SR2_BUSY  -----------------------------------
// SVD Line: 15983

//  <item> SFDITEM_FIELD__I2C2_SR2_BUSY
//    <name> BUSY </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40005818) Bus busy </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR2 ) </loc>
//      <o.1..1> BUSY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_SR2_MSL  ------------------------------------
// SVD Line: 15989

//  <item> SFDITEM_FIELD__I2C2_SR2_MSL
//    <name> MSL </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40005818) Master/slave </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR2 ) </loc>
//      <o.0..0> MSL
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C2_SR2  ------------------------------------
// SVD Line: 15934

//  <rtree> SFDITEM_REG__I2C2_SR2
//    <name> SR2 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40005818) Status register 2 </i>
//    <loc> ( (unsigned int)((I2C2_SR2 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__I2C2_SR2_PEC </item>
//    <item> SFDITEM_FIELD__I2C2_SR2_DUALF </item>
//    <item> SFDITEM_FIELD__I2C2_SR2_SMBHOST </item>
//    <item> SFDITEM_FIELD__I2C2_SR2_SMBDEFAULT </item>
//    <item> SFDITEM_FIELD__I2C2_SR2_GENCALL </item>
//    <item> SFDITEM_FIELD__I2C2_SR2_TRA </item>
//    <item> SFDITEM_FIELD__I2C2_SR2_BUSY </item>
//    <item> SFDITEM_FIELD__I2C2_SR2_MSL </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C2_CCR  --------------------------------
// SVD Line: 15997

unsigned int I2C2_CCR __AT (0x4000581C);



// --------------------------------  Field Item: I2C2_CCR_F_S  ------------------------------------
// SVD Line: 16006

//  <item> SFDITEM_FIELD__I2C2_CCR_F_S
//    <name> F_S </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000581C) I2C master mode selection </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CCR ) </loc>
//      <o.15..15> F_S
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_CCR_DUTY  -----------------------------------
// SVD Line: 16012

//  <item> SFDITEM_FIELD__I2C2_CCR_DUTY
//    <name> DUTY </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4000581C) Fast mode duty cycle </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CCR ) </loc>
//      <o.14..14> DUTY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_CCR_CCR  ------------------------------------
// SVD Line: 16018

//  <item> SFDITEM_FIELD__I2C2_CCR_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x4000581C) Clock control register in Fast/Standard  mode (Master mode) </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C2_CCR >> 0) & 0xFFF), ((I2C2_CCR = (I2C2_CCR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C2_CCR  ------------------------------------
// SVD Line: 15997

//  <rtree> SFDITEM_REG__I2C2_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000581C) Clock control register </i>
//    <loc> ( (unsigned int)((I2C2_CCR >> 0) & 0xFFFFFFFF), ((I2C2_CCR = (I2C2_CCR & ~(0xCFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xCFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_CCR_F_S </item>
//    <item> SFDITEM_FIELD__I2C2_CCR_DUTY </item>
//    <item> SFDITEM_FIELD__I2C2_CCR_CCR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C2_TRISE  -------------------------------
// SVD Line: 16027

unsigned int I2C2_TRISE __AT (0x40005820);



// ------------------------------  Field Item: I2C2_TRISE_TRISE  ----------------------------------
// SVD Line: 16036

//  <item> SFDITEM_FIELD__I2C2_TRISE_TRISE
//    <name> TRISE </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40005820) Maximum rise time in Fast/Standard mode  (Master mode) </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C2_TRISE >> 0) & 0x3F), ((I2C2_TRISE = (I2C2_TRISE & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: I2C2_TRISE  -----------------------------------
// SVD Line: 16027

//  <rtree> SFDITEM_REG__I2C2_TRISE
//    <name> TRISE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005820) TRISE register </i>
//    <loc> ( (unsigned int)((I2C2_TRISE >> 0) & 0xFFFFFFFF), ((I2C2_TRISE = (I2C2_TRISE & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_TRISE_TRISE </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: I2C2  -------------------------------------
// SVD Line: 15578

//  <view> I2C2
//    <name> I2C2 </name>
//    <item> SFDITEM_REG__I2C2_CR1 </item>
//    <item> SFDITEM_REG__I2C2_CR2 </item>
//    <item> SFDITEM_REG__I2C2_OAR1 </item>
//    <item> SFDITEM_REG__I2C2_OAR2 </item>
//    <item> SFDITEM_REG__I2C2_DR </item>
//    <item> SFDITEM_REG__I2C2_SR1 </item>
//    <item> SFDITEM_REG__I2C2_SR2 </item>
//    <item> SFDITEM_REG__I2C2_CCR </item>
//    <item> SFDITEM_REG__I2C2_TRISE </item>
//  </view>
//  


// -----------------------------  Register Item Address: I2C1_CR1  --------------------------------
// SVD Line: 15599

unsigned int I2C1_CR1 __AT (0x40005400);



// -------------------------------  Field Item: I2C1_CR1_SWRST  -----------------------------------
// SVD Line: 15608

//  <item> SFDITEM_FIELD__I2C1_CR1_SWRST
//    <name> SWRST </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005400) Software reset </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.15..15> SWRST
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR1_ALERT  -----------------------------------
// SVD Line: 15614

//  <item> SFDITEM_FIELD__I2C1_CR1_ALERT
//    <name> ALERT </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40005400) SMBus alert </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.13..13> ALERT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_CR1_PEC  ------------------------------------
// SVD Line: 15620

//  <item> SFDITEM_FIELD__I2C1_CR1_PEC
//    <name> PEC </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40005400) Packet error checking </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.12..12> PEC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_CR1_POS  ------------------------------------
// SVD Line: 15626

//  <item> SFDITEM_FIELD__I2C1_CR1_POS
//    <name> POS </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40005400) Acknowledge/PEC Position (for data  reception) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.11..11> POS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_CR1_ACK  ------------------------------------
// SVD Line: 15633

//  <item> SFDITEM_FIELD__I2C1_CR1_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40005400) Acknowledge enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.10..10> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_CR1_STOP  -----------------------------------
// SVD Line: 15639

//  <item> SFDITEM_FIELD__I2C1_CR1_STOP
//    <name> STOP </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40005400) Stop generation </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.9..9> STOP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR1_START  -----------------------------------
// SVD Line: 15645

//  <item> SFDITEM_FIELD__I2C1_CR1_START
//    <name> START </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40005400) Start generation </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.8..8> START
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C1_CR1_NOSTRETCH  ---------------------------------
// SVD Line: 15651

//  <item> SFDITEM_FIELD__I2C1_CR1_NOSTRETCH
//    <name> NOSTRETCH </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40005400) Clock stretching disable (Slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.7..7> NOSTRETCH
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_CR1_ENGC  -----------------------------------
// SVD Line: 15658

//  <item> SFDITEM_FIELD__I2C1_CR1_ENGC
//    <name> ENGC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005400) General call enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.6..6> ENGC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR1_ENPEC  -----------------------------------
// SVD Line: 15664

//  <item> SFDITEM_FIELD__I2C1_CR1_ENPEC
//    <name> ENPEC </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40005400) PEC enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.5..5> ENPEC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR1_ENARP  -----------------------------------
// SVD Line: 15670

//  <item> SFDITEM_FIELD__I2C1_CR1_ENARP
//    <name> ENARP </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005400) ARP enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.4..4> ENARP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_CR1_SMBTYPE  ----------------------------------
// SVD Line: 15676

//  <item> SFDITEM_FIELD__I2C1_CR1_SMBTYPE
//    <name> SMBTYPE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005400) SMBus type </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.3..3> SMBTYPE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR1_SMBUS  -----------------------------------
// SVD Line: 15682

//  <item> SFDITEM_FIELD__I2C1_CR1_SMBUS
//    <name> SMBUS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005400) SMBus mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.1..1> SMBUS
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: I2C1_CR1_PE  ------------------------------------
// SVD Line: 15688

//  <item> SFDITEM_FIELD__I2C1_CR1_PE
//    <name> PE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005400) Peripheral enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.0..0> PE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_CR1  ------------------------------------
// SVD Line: 15599

//  <rtree> SFDITEM_REG__I2C1_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005400) Control register 1 </i>
//    <loc> ( (unsigned int)((I2C1_CR1 >> 0) & 0xFFFFFFFF), ((I2C1_CR1 = (I2C1_CR1 & ~(0xBFFBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xBFFB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_CR1_SWRST </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_ALERT </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_PEC </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_POS </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_ACK </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_STOP </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_START </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_NOSTRETCH </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_ENGC </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_ENPEC </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_ENARP </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_SMBTYPE </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_SMBUS </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_PE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C1_CR2  --------------------------------
// SVD Line: 15696

unsigned int I2C1_CR2 __AT (0x40005404);



// --------------------------------  Field Item: I2C1_CR2_LAST  -----------------------------------
// SVD Line: 15705

//  <item> SFDITEM_FIELD__I2C1_CR2_LAST
//    <name> LAST </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40005404) DMA last transfer </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR2 ) </loc>
//      <o.12..12> LAST
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR2_DMAEN  -----------------------------------
// SVD Line: 15711

//  <item> SFDITEM_FIELD__I2C1_CR2_DMAEN
//    <name> DMAEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40005404) DMA requests enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR2 ) </loc>
//      <o.11..11> DMAEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_CR2_ITBUFEN  ----------------------------------
// SVD Line: 15717

//  <item> SFDITEM_FIELD__I2C1_CR2_ITBUFEN
//    <name> ITBUFEN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40005404) Buffer interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR2 ) </loc>
//      <o.10..10> ITBUFEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_CR2_ITEVTEN  ----------------------------------
// SVD Line: 15723

//  <item> SFDITEM_FIELD__I2C1_CR2_ITEVTEN
//    <name> ITEVTEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40005404) Event interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR2 ) </loc>
//      <o.9..9> ITEVTEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_CR2_ITERREN  ----------------------------------
// SVD Line: 15729

//  <item> SFDITEM_FIELD__I2C1_CR2_ITERREN
//    <name> ITERREN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40005404) Error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR2 ) </loc>
//      <o.8..8> ITERREN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_CR2_FREQ  -----------------------------------
// SVD Line: 15735

//  <item> SFDITEM_FIELD__I2C1_CR2_FREQ
//    <name> FREQ </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40005404) Peripheral clock frequency </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_CR2 >> 0) & 0x3F), ((I2C1_CR2 = (I2C1_CR2 & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_CR2  ------------------------------------
// SVD Line: 15696

//  <rtree> SFDITEM_REG__I2C1_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005404) Control register 2 </i>
//    <loc> ( (unsigned int)((I2C1_CR2 >> 0) & 0xFFFFFFFF), ((I2C1_CR2 = (I2C1_CR2 & ~(0x1F3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_CR2_LAST </item>
//    <item> SFDITEM_FIELD__I2C1_CR2_DMAEN </item>
//    <item> SFDITEM_FIELD__I2C1_CR2_ITBUFEN </item>
//    <item> SFDITEM_FIELD__I2C1_CR2_ITEVTEN </item>
//    <item> SFDITEM_FIELD__I2C1_CR2_ITERREN </item>
//    <item> SFDITEM_FIELD__I2C1_CR2_FREQ </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C1_OAR1  --------------------------------
// SVD Line: 15743

unsigned int I2C1_OAR1 __AT (0x40005408);



// ------------------------------  Field Item: I2C1_OAR1_ADDMODE  ---------------------------------
// SVD Line: 15752

//  <item> SFDITEM_FIELD__I2C1_OAR1_ADDMODE
//    <name> ADDMODE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005408) Addressing mode (slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_OAR1 ) </loc>
//      <o.15..15> ADDMODE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_OAR1_ADD10  ----------------------------------
// SVD Line: 15759

//  <item> SFDITEM_FIELD__I2C1_OAR1_ADD10
//    <name> ADD10 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40005408) Interface address </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_OAR1 >> 8) & 0x3), ((I2C1_OAR1 = (I2C1_OAR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: I2C1_OAR1_ADD7  -----------------------------------
// SVD Line: 15765

//  <item> SFDITEM_FIELD__I2C1_OAR1_ADD7
//    <name> ADD7 </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x40005408) Interface address </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_OAR1 >> 1) & 0x7F), ((I2C1_OAR1 = (I2C1_OAR1 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: I2C1_OAR1_ADD0  -----------------------------------
// SVD Line: 15771

//  <item> SFDITEM_FIELD__I2C1_OAR1_ADD0
//    <name> ADD0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005408) Interface address </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_OAR1 ) </loc>
//      <o.0..0> ADD0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_OAR1  -----------------------------------
// SVD Line: 15743

//  <rtree> SFDITEM_REG__I2C1_OAR1
//    <name> OAR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005408) Own address register 1 </i>
//    <loc> ( (unsigned int)((I2C1_OAR1 >> 0) & 0xFFFFFFFF), ((I2C1_OAR1 = (I2C1_OAR1 & ~(0x83FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x83FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_OAR1_ADDMODE </item>
//    <item> SFDITEM_FIELD__I2C1_OAR1_ADD10 </item>
//    <item> SFDITEM_FIELD__I2C1_OAR1_ADD7 </item>
//    <item> SFDITEM_FIELD__I2C1_OAR1_ADD0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C1_OAR2  --------------------------------
// SVD Line: 15779

unsigned int I2C1_OAR2 __AT (0x4000540C);



// -------------------------------  Field Item: I2C1_OAR2_ADD2  -----------------------------------
// SVD Line: 15788

//  <item> SFDITEM_FIELD__I2C1_OAR2_ADD2
//    <name> ADD2 </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x4000540C) Interface address </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_OAR2 >> 1) & 0x7F), ((I2C1_OAR2 = (I2C1_OAR2 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: I2C1_OAR2_ENDUAL  ----------------------------------
// SVD Line: 15794

//  <item> SFDITEM_FIELD__I2C1_OAR2_ENDUAL
//    <name> ENDUAL </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000540C) Dual addressing mode  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_OAR2 ) </loc>
//      <o.0..0> ENDUAL
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_OAR2  -----------------------------------
// SVD Line: 15779

//  <rtree> SFDITEM_REG__I2C1_OAR2
//    <name> OAR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000540C) Own address register 2 </i>
//    <loc> ( (unsigned int)((I2C1_OAR2 >> 0) & 0xFFFFFFFF), ((I2C1_OAR2 = (I2C1_OAR2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_OAR2_ADD2 </item>
//    <item> SFDITEM_FIELD__I2C1_OAR2_ENDUAL </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C1_DR  ---------------------------------
// SVD Line: 15803

unsigned int I2C1_DR __AT (0x40005410);



// ---------------------------------  Field Item: I2C1_DR_DR  -------------------------------------
// SVD Line: 15812

//  <item> SFDITEM_FIELD__I2C1_DR_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40005410) 8-bit data register </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_DR >> 0) & 0xFF), ((I2C1_DR = (I2C1_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: I2C1_DR  ------------------------------------
// SVD Line: 15803

//  <rtree> SFDITEM_REG__I2C1_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005410) Data register </i>
//    <loc> ( (unsigned int)((I2C1_DR >> 0) & 0xFFFFFFFF), ((I2C1_DR = (I2C1_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_DR_DR </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C1_SR1  --------------------------------
// SVD Line: 15820

unsigned int I2C1_SR1 __AT (0x40005414);



// ------------------------------  Field Item: I2C1_SR1_SMBALERT  ---------------------------------
// SVD Line: 15828

//  <item> SFDITEM_FIELD__I2C1_SR1_SMBALERT
//    <name> SMBALERT </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005414) SMBus alert </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR1 ) </loc>
//      <o.15..15> SMBALERT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_SR1_TIMEOUT  ----------------------------------
// SVD Line: 15835

//  <item> SFDITEM_FIELD__I2C1_SR1_TIMEOUT
//    <name> TIMEOUT </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40005414) Timeout or Tlow error </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR1 ) </loc>
//      <o.14..14> TIMEOUT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_SR1_PECERR  ----------------------------------
// SVD Line: 15842

//  <item> SFDITEM_FIELD__I2C1_SR1_PECERR
//    <name> PECERR </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40005414) PEC Error in reception </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR1 ) </loc>
//      <o.12..12> PECERR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_SR1_OVR  ------------------------------------
// SVD Line: 15849

//  <item> SFDITEM_FIELD__I2C1_SR1_OVR
//    <name> OVR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40005414) Overrun/Underrun </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR1 ) </loc>
//      <o.11..11> OVR
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: I2C1_SR1_AF  ------------------------------------
// SVD Line: 15856

//  <item> SFDITEM_FIELD__I2C1_SR1_AF
//    <name> AF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40005414) Acknowledge failure </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR1 ) </loc>
//      <o.10..10> AF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_SR1_ARLO  -----------------------------------
// SVD Line: 15863

//  <item> SFDITEM_FIELD__I2C1_SR1_ARLO
//    <name> ARLO </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40005414) Arbitration lost (master  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR1 ) </loc>
//      <o.9..9> ARLO
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_SR1_BERR  -----------------------------------
// SVD Line: 15871

//  <item> SFDITEM_FIELD__I2C1_SR1_BERR
//    <name> BERR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40005414) Bus error </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR1 ) </loc>
//      <o.8..8> BERR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_SR1_TxE  ------------------------------------
// SVD Line: 15878

//  <item> SFDITEM_FIELD__I2C1_SR1_TxE
//    <name> TxE </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40005414) Data register empty  (transmitters) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR1 ) </loc>
//      <o.7..7> TxE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_SR1_RxNE  -----------------------------------
// SVD Line: 15886

//  <item> SFDITEM_FIELD__I2C1_SR1_RxNE
//    <name> RxNE </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40005414) Data register not empty  (receivers) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR1 ) </loc>
//      <o.6..6> RxNE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_SR1_STOPF  -----------------------------------
// SVD Line: 15894

//  <item> SFDITEM_FIELD__I2C1_SR1_STOPF
//    <name> STOPF </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40005414) Stop detection (slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR1 ) </loc>
//      <o.4..4> STOPF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_SR1_ADD10  -----------------------------------
// SVD Line: 15902

//  <item> SFDITEM_FIELD__I2C1_SR1_ADD10
//    <name> ADD10 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40005414) 10-bit header sent (Master  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR1 ) </loc>
//      <o.3..3> ADD10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_SR1_BTF  ------------------------------------
// SVD Line: 15910

//  <item> SFDITEM_FIELD__I2C1_SR1_BTF
//    <name> BTF </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40005414) Byte transfer finished </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR1 ) </loc>
//      <o.2..2> BTF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_SR1_ADDR  -----------------------------------
// SVD Line: 15917

//  <item> SFDITEM_FIELD__I2C1_SR1_ADDR
//    <name> ADDR </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40005414) Address sent (master mode)/matched  (slave mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR1 ) </loc>
//      <o.1..1> ADDR
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: I2C1_SR1_SB  ------------------------------------
// SVD Line: 15925

//  <item> SFDITEM_FIELD__I2C1_SR1_SB
//    <name> SB </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40005414) Start bit (Master mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR1 ) </loc>
//      <o.0..0> SB
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_SR1  ------------------------------------
// SVD Line: 15820

//  <rtree> SFDITEM_REG__I2C1_SR1
//    <name> SR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005414) Status register 1 </i>
//    <loc> ( (unsigned int)((I2C1_SR1 >> 0) & 0xFFFFFFFF), ((I2C1_SR1 = (I2C1_SR1 & ~(0xDF00UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xDF00) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_SR1_SMBALERT </item>
//    <item> SFDITEM_FIELD__I2C1_SR1_TIMEOUT </item>
//    <item> SFDITEM_FIELD__I2C1_SR1_PECERR </item>
//    <item> SFDITEM_FIELD__I2C1_SR1_OVR </item>
//    <item> SFDITEM_FIELD__I2C1_SR1_AF </item>
//    <item> SFDITEM_FIELD__I2C1_SR1_ARLO </item>
//    <item> SFDITEM_FIELD__I2C1_SR1_BERR </item>
//    <item> SFDITEM_FIELD__I2C1_SR1_TxE </item>
//    <item> SFDITEM_FIELD__I2C1_SR1_RxNE </item>
//    <item> SFDITEM_FIELD__I2C1_SR1_STOPF </item>
//    <item> SFDITEM_FIELD__I2C1_SR1_ADD10 </item>
//    <item> SFDITEM_FIELD__I2C1_SR1_BTF </item>
//    <item> SFDITEM_FIELD__I2C1_SR1_ADDR </item>
//    <item> SFDITEM_FIELD__I2C1_SR1_SB </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C1_SR2  --------------------------------
// SVD Line: 15934

unsigned int I2C1_SR2 __AT (0x40005418);



// --------------------------------  Field Item: I2C1_SR2_PEC  ------------------------------------
// SVD Line: 15943

//  <item> SFDITEM_FIELD__I2C1_SR2_PEC
//    <name> PEC </name>
//    <r> 
//    <i> [Bits 15..8] RO (@ 0x40005418) acket error checking  register </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_SR2 >> 8) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: I2C1_SR2_DUALF  -----------------------------------
// SVD Line: 15950

//  <item> SFDITEM_FIELD__I2C1_SR2_DUALF
//    <name> DUALF </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40005418) Dual flag (Slave mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR2 ) </loc>
//      <o.7..7> DUALF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_SR2_SMBHOST  ----------------------------------
// SVD Line: 15956

//  <item> SFDITEM_FIELD__I2C1_SR2_SMBHOST
//    <name> SMBHOST </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40005418) SMBus host header (Slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR2 ) </loc>
//      <o.6..6> SMBHOST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C1_SR2_SMBDEFAULT  --------------------------------
// SVD Line: 15963

//  <item> SFDITEM_FIELD__I2C1_SR2_SMBDEFAULT
//    <name> SMBDEFAULT </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40005418) SMBus device default address (Slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR2 ) </loc>
//      <o.5..5> SMBDEFAULT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_SR2_GENCALL  ----------------------------------
// SVD Line: 15970

//  <item> SFDITEM_FIELD__I2C1_SR2_GENCALL
//    <name> GENCALL </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40005418) General call address (Slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR2 ) </loc>
//      <o.4..4> GENCALL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_SR2_TRA  ------------------------------------
// SVD Line: 15977

//  <item> SFDITEM_FIELD__I2C1_SR2_TRA
//    <name> TRA </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40005418) Transmitter/receiver </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR2 ) </loc>
//      <o.2..2> TRA
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_SR2_BUSY  -----------------------------------
// SVD Line: 15983

//  <item> SFDITEM_FIELD__I2C1_SR2_BUSY
//    <name> BUSY </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40005418) Bus busy </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR2 ) </loc>
//      <o.1..1> BUSY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_SR2_MSL  ------------------------------------
// SVD Line: 15989

//  <item> SFDITEM_FIELD__I2C1_SR2_MSL
//    <name> MSL </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40005418) Master/slave </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR2 ) </loc>
//      <o.0..0> MSL
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_SR2  ------------------------------------
// SVD Line: 15934

//  <rtree> SFDITEM_REG__I2C1_SR2
//    <name> SR2 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40005418) Status register 2 </i>
//    <loc> ( (unsigned int)((I2C1_SR2 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__I2C1_SR2_PEC </item>
//    <item> SFDITEM_FIELD__I2C1_SR2_DUALF </item>
//    <item> SFDITEM_FIELD__I2C1_SR2_SMBHOST </item>
//    <item> SFDITEM_FIELD__I2C1_SR2_SMBDEFAULT </item>
//    <item> SFDITEM_FIELD__I2C1_SR2_GENCALL </item>
//    <item> SFDITEM_FIELD__I2C1_SR2_TRA </item>
//    <item> SFDITEM_FIELD__I2C1_SR2_BUSY </item>
//    <item> SFDITEM_FIELD__I2C1_SR2_MSL </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C1_CCR  --------------------------------
// SVD Line: 15997

unsigned int I2C1_CCR __AT (0x4000541C);



// --------------------------------  Field Item: I2C1_CCR_F_S  ------------------------------------
// SVD Line: 16006

//  <item> SFDITEM_FIELD__I2C1_CCR_F_S
//    <name> F_S </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000541C) I2C master mode selection </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CCR ) </loc>
//      <o.15..15> F_S
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_CCR_DUTY  -----------------------------------
// SVD Line: 16012

//  <item> SFDITEM_FIELD__I2C1_CCR_DUTY
//    <name> DUTY </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4000541C) Fast mode duty cycle </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CCR ) </loc>
//      <o.14..14> DUTY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_CCR_CCR  ------------------------------------
// SVD Line: 16018

//  <item> SFDITEM_FIELD__I2C1_CCR_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x4000541C) Clock control register in Fast/Standard  mode (Master mode) </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C1_CCR >> 0) & 0xFFF), ((I2C1_CCR = (I2C1_CCR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_CCR  ------------------------------------
// SVD Line: 15997

//  <rtree> SFDITEM_REG__I2C1_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000541C) Clock control register </i>
//    <loc> ( (unsigned int)((I2C1_CCR >> 0) & 0xFFFFFFFF), ((I2C1_CCR = (I2C1_CCR & ~(0xCFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xCFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_CCR_F_S </item>
//    <item> SFDITEM_FIELD__I2C1_CCR_DUTY </item>
//    <item> SFDITEM_FIELD__I2C1_CCR_CCR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C1_TRISE  -------------------------------
// SVD Line: 16027

unsigned int I2C1_TRISE __AT (0x40005420);



// ------------------------------  Field Item: I2C1_TRISE_TRISE  ----------------------------------
// SVD Line: 16036

//  <item> SFDITEM_FIELD__I2C1_TRISE_TRISE
//    <name> TRISE </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40005420) Maximum rise time in Fast/Standard mode  (Master mode) </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_TRISE >> 0) & 0x3F), ((I2C1_TRISE = (I2C1_TRISE & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: I2C1_TRISE  -----------------------------------
// SVD Line: 16027

//  <rtree> SFDITEM_REG__I2C1_TRISE
//    <name> TRISE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005420) TRISE register </i>
//    <loc> ( (unsigned int)((I2C1_TRISE >> 0) & 0xFFFFFFFF), ((I2C1_TRISE = (I2C1_TRISE & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_TRISE_TRISE </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: I2C1  -------------------------------------
// SVD Line: 16047

//  <view> I2C1
//    <name> I2C1 </name>
//    <item> SFDITEM_REG__I2C1_CR1 </item>
//    <item> SFDITEM_REG__I2C1_CR2 </item>
//    <item> SFDITEM_REG__I2C1_OAR1 </item>
//    <item> SFDITEM_REG__I2C1_OAR2 </item>
//    <item> SFDITEM_REG__I2C1_DR </item>
//    <item> SFDITEM_REG__I2C1_SR1 </item>
//    <item> SFDITEM_REG__I2C1_SR2 </item>
//    <item> SFDITEM_REG__I2C1_CCR </item>
//    <item> SFDITEM_REG__I2C1_TRISE </item>
//  </view>
//  


// -----------------------------  Register Item Address: SPI1_CR1  --------------------------------
// SVD Line: 16077

unsigned int SPI1_CR1 __AT (0x40013000);



// ------------------------------  Field Item: SPI1_CR1_BIDIMODE  ---------------------------------
// SVD Line: 16086

//  <item> SFDITEM_FIELD__SPI1_CR1_BIDIMODE
//    <name> BIDIMODE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40013000) Bidirectional data mode  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.15..15> BIDIMODE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_CR1_BIDIOE  ----------------------------------
// SVD Line: 16093

//  <item> SFDITEM_FIELD__SPI1_CR1_BIDIOE
//    <name> BIDIOE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40013000) Output enable in bidirectional  mode </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.14..14> BIDIOE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_CR1_CRCEN  -----------------------------------
// SVD Line: 16100

//  <item> SFDITEM_FIELD__SPI1_CR1_CRCEN
//    <name> CRCEN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40013000) Hardware CRC calculation  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.13..13> CRCEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI1_CR1_CRCNEXT  ----------------------------------
// SVD Line: 16107

//  <item> SFDITEM_FIELD__SPI1_CR1_CRCNEXT
//    <name> CRCNEXT </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40013000) CRC transfer next </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.12..12> CRCNEXT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR1_DFF  ------------------------------------
// SVD Line: 16113

//  <item> SFDITEM_FIELD__SPI1_CR1_DFF
//    <name> DFF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40013000) Data frame format </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.11..11> DFF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_CR1_RXONLY  ----------------------------------
// SVD Line: 16119

//  <item> SFDITEM_FIELD__SPI1_CR1_RXONLY
//    <name> RXONLY </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40013000) Receive only </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.10..10> RXONLY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR1_SSM  ------------------------------------
// SVD Line: 16125

//  <item> SFDITEM_FIELD__SPI1_CR1_SSM
//    <name> SSM </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40013000) Software slave management </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.9..9> SSM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR1_SSI  ------------------------------------
// SVD Line: 16131

//  <item> SFDITEM_FIELD__SPI1_CR1_SSI
//    <name> SSI </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40013000) Internal slave select </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.8..8> SSI
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI1_CR1_LSBFIRST  ---------------------------------
// SVD Line: 16137

//  <item> SFDITEM_FIELD__SPI1_CR1_LSBFIRST
//    <name> LSBFIRST </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40013000) Frame format </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.7..7> LSBFIRST
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR1_SPE  ------------------------------------
// SVD Line: 16143

//  <item> SFDITEM_FIELD__SPI1_CR1_SPE
//    <name> SPE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40013000) SPI enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.6..6> SPE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI1_CR1_BR  ------------------------------------
// SVD Line: 16149

//  <item> SFDITEM_FIELD__SPI1_CR1_BR
//    <name> BR </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x40013000) Baud rate control </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI1_CR1 >> 3) & 0x7), ((SPI1_CR1 = (SPI1_CR1 & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR1_MSTR  -----------------------------------
// SVD Line: 16155

//  <item> SFDITEM_FIELD__SPI1_CR1_MSTR
//    <name> MSTR </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40013000) Master selection </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.2..2> MSTR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR1_CPOL  -----------------------------------
// SVD Line: 16161

//  <item> SFDITEM_FIELD__SPI1_CR1_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40013000) Clock polarity </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.1..1> CPOL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR1_CPHA  -----------------------------------
// SVD Line: 16167

//  <item> SFDITEM_FIELD__SPI1_CR1_CPHA
//    <name> CPHA </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40013000) Clock phase </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.0..0> CPHA
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI1_CR1  ------------------------------------
// SVD Line: 16077

//  <rtree> SFDITEM_REG__SPI1_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013000) control register 1 </i>
//    <loc> ( (unsigned int)((SPI1_CR1 >> 0) & 0xFFFFFFFF), ((SPI1_CR1 = (SPI1_CR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_CR1_BIDIMODE </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_BIDIOE </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_CRCEN </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_CRCNEXT </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_DFF </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_RXONLY </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_SSM </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_SSI </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_LSBFIRST </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_SPE </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_BR </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_MSTR </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_CPOL </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_CPHA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI1_CR2  --------------------------------
// SVD Line: 16175

unsigned int SPI1_CR2 __AT (0x40013004);



// -------------------------------  Field Item: SPI1_CR2_TXEIE  -----------------------------------
// SVD Line: 16184

//  <item> SFDITEM_FIELD__SPI1_CR2_TXEIE
//    <name> TXEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40013004) Tx buffer empty interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR2 ) </loc>
//      <o.7..7> TXEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_CR2_RXNEIE  ----------------------------------
// SVD Line: 16191

//  <item> SFDITEM_FIELD__SPI1_CR2_RXNEIE
//    <name> RXNEIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40013004) RX buffer not empty interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR2 ) </loc>
//      <o.6..6> RXNEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_CR2_ERRIE  -----------------------------------
// SVD Line: 16198

//  <item> SFDITEM_FIELD__SPI1_CR2_ERRIE
//    <name> ERRIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40013004) Error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR2 ) </loc>
//      <o.5..5> ERRIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR2_FRF  ------------------------------------
// SVD Line: 16204

//  <item> SFDITEM_FIELD__SPI1_CR2_FRF
//    <name> FRF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40013004) Frame format </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR2 ) </loc>
//      <o.4..4> FRF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR2_SSOE  -----------------------------------
// SVD Line: 16210

//  <item> SFDITEM_FIELD__SPI1_CR2_SSOE
//    <name> SSOE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40013004) SS output enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR2 ) </loc>
//      <o.2..2> SSOE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI1_CR2_TXDMAEN  ----------------------------------
// SVD Line: 16216

//  <item> SFDITEM_FIELD__SPI1_CR2_TXDMAEN
//    <name> TXDMAEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40013004) Tx buffer DMA enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR2 ) </loc>
//      <o.1..1> TXDMAEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI1_CR2_RXDMAEN  ----------------------------------
// SVD Line: 16222

//  <item> SFDITEM_FIELD__SPI1_CR2_RXDMAEN
//    <name> RXDMAEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40013004) Rx buffer DMA enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR2 ) </loc>
//      <o.0..0> RXDMAEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI1_CR2  ------------------------------------
// SVD Line: 16175

//  <rtree> SFDITEM_REG__SPI1_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013004) control register 2 </i>
//    <loc> ( (unsigned int)((SPI1_CR2 >> 0) & 0xFFFFFFFF), ((SPI1_CR2 = (SPI1_CR2 & ~(0xF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_CR2_TXEIE </item>
//    <item> SFDITEM_FIELD__SPI1_CR2_RXNEIE </item>
//    <item> SFDITEM_FIELD__SPI1_CR2_ERRIE </item>
//    <item> SFDITEM_FIELD__SPI1_CR2_FRF </item>
//    <item> SFDITEM_FIELD__SPI1_CR2_SSOE </item>
//    <item> SFDITEM_FIELD__SPI1_CR2_TXDMAEN </item>
//    <item> SFDITEM_FIELD__SPI1_CR2_RXDMAEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI1_SR  ---------------------------------
// SVD Line: 16230

unsigned int SPI1_SR __AT (0x40013008);



// -------------------------------  Field Item: SPI1_SR_TIFRFE  -----------------------------------
// SVD Line: 16238

//  <item> SFDITEM_FIELD__SPI1_SR_TIFRFE
//    <name> TIFRFE </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40013008) TI frame format error </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.8..8> TIFRFE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI1_SR_BSY  ------------------------------------
// SVD Line: 16245

//  <item> SFDITEM_FIELD__SPI1_SR_BSY
//    <name> BSY </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40013008) Busy flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.7..7> BSY
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI1_SR_OVR  ------------------------------------
// SVD Line: 16252

//  <item> SFDITEM_FIELD__SPI1_SR_OVR
//    <name> OVR </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40013008) Overrun flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.6..6> OVR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_SR_MODF  ------------------------------------
// SVD Line: 16259

//  <item> SFDITEM_FIELD__SPI1_SR_MODF
//    <name> MODF </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40013008) Mode fault </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.5..5> MODF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_SR_CRCERR  -----------------------------------
// SVD Line: 16266

//  <item> SFDITEM_FIELD__SPI1_SR_CRCERR
//    <name> CRCERR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40013008) CRC error flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.4..4> CRCERR
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI1_SR_UDR  ------------------------------------
// SVD Line: 16273

//  <item> SFDITEM_FIELD__SPI1_SR_UDR
//    <name> UDR </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40013008) Underrun flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.3..3> UDR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_SR_CHSIDE  -----------------------------------
// SVD Line: 16280

//  <item> SFDITEM_FIELD__SPI1_SR_CHSIDE
//    <name> CHSIDE </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40013008) Channel side </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.2..2> CHSIDE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI1_SR_TXE  ------------------------------------
// SVD Line: 16287

//  <item> SFDITEM_FIELD__SPI1_SR_TXE
//    <name> TXE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40013008) Transmit buffer empty </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.1..1> TXE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_SR_RXNE  ------------------------------------
// SVD Line: 16294

//  <item> SFDITEM_FIELD__SPI1_SR_RXNE
//    <name> RXNE </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40013008) Receive buffer not empty </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.0..0> RXNE
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: SPI1_SR  ------------------------------------
// SVD Line: 16230

//  <rtree> SFDITEM_REG__SPI1_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013008) status register </i>
//    <loc> ( (unsigned int)((SPI1_SR >> 0) & 0xFFFFFFFF), ((SPI1_SR = (SPI1_SR & ~(0x10UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x10) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_SR_TIFRFE </item>
//    <item> SFDITEM_FIELD__SPI1_SR_BSY </item>
//    <item> SFDITEM_FIELD__SPI1_SR_OVR </item>
//    <item> SFDITEM_FIELD__SPI1_SR_MODF </item>
//    <item> SFDITEM_FIELD__SPI1_SR_CRCERR </item>
//    <item> SFDITEM_FIELD__SPI1_SR_UDR </item>
//    <item> SFDITEM_FIELD__SPI1_SR_CHSIDE </item>
//    <item> SFDITEM_FIELD__SPI1_SR_TXE </item>
//    <item> SFDITEM_FIELD__SPI1_SR_RXNE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI1_DR  ---------------------------------
// SVD Line: 16303

unsigned int SPI1_DR __AT (0x4001300C);



// ---------------------------------  Field Item: SPI1_DR_DR  -------------------------------------
// SVD Line: 16312

//  <item> SFDITEM_FIELD__SPI1_DR_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4001300C) Data register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI1_DR >> 0) & 0xFFFF), ((SPI1_DR = (SPI1_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: SPI1_DR  ------------------------------------
// SVD Line: 16303

//  <rtree> SFDITEM_REG__SPI1_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001300C) data register </i>
//    <loc> ( (unsigned int)((SPI1_DR >> 0) & 0xFFFFFFFF), ((SPI1_DR = (SPI1_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_DR_DR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SPI1_CRCPR  -------------------------------
// SVD Line: 16320

unsigned int SPI1_CRCPR __AT (0x40013010);



// -----------------------------  Field Item: SPI1_CRCPR_CRCPOLY  ---------------------------------
// SVD Line: 16329

//  <item> SFDITEM_FIELD__SPI1_CRCPR_CRCPOLY
//    <name> CRCPOLY </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40013010) CRC polynomial register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI1_CRCPR >> 0) & 0xFFFF), ((SPI1_CRCPR = (SPI1_CRCPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI1_CRCPR  -----------------------------------
// SVD Line: 16320

//  <rtree> SFDITEM_REG__SPI1_CRCPR
//    <name> CRCPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013010) CRC polynomial register </i>
//    <loc> ( (unsigned int)((SPI1_CRCPR >> 0) & 0xFFFFFFFF), ((SPI1_CRCPR = (SPI1_CRCPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_CRCPR_CRCPOLY </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI1_RXCRCR  -------------------------------
// SVD Line: 16337

unsigned int SPI1_RXCRCR __AT (0x40013014);



// ------------------------------  Field Item: SPI1_RXCRCR_RxCRC  ---------------------------------
// SVD Line: 16346

//  <item> SFDITEM_FIELD__SPI1_RXCRCR_RxCRC
//    <name> RxCRC </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40013014) Rx CRC register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI1_RXCRCR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI1_RXCRCR  ----------------------------------
// SVD Line: 16337

//  <rtree> SFDITEM_REG__SPI1_RXCRCR
//    <name> RXCRCR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40013014) RX CRC register </i>
//    <loc> ( (unsigned int)((SPI1_RXCRCR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI1_RXCRCR_RxCRC </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI1_TXCRCR  -------------------------------
// SVD Line: 16354

unsigned int SPI1_TXCRCR __AT (0x40013018);



// ------------------------------  Field Item: SPI1_TXCRCR_TxCRC  ---------------------------------
// SVD Line: 16363

//  <item> SFDITEM_FIELD__SPI1_TXCRCR_TxCRC
//    <name> TxCRC </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40013018) Tx CRC register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI1_TXCRCR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI1_TXCRCR  ----------------------------------
// SVD Line: 16354

//  <rtree> SFDITEM_REG__SPI1_TXCRCR
//    <name> TXCRCR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40013018) TX CRC register </i>
//    <loc> ( (unsigned int)((SPI1_TXCRCR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI1_TXCRCR_TxCRC </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI1_I2SCFGR  ------------------------------
// SVD Line: 16371

unsigned int SPI1_I2SCFGR __AT (0x4001301C);



// -----------------------------  Field Item: SPI1_I2SCFGR_I2SMOD  --------------------------------
// SVD Line: 16380

//  <item> SFDITEM_FIELD__SPI1_I2SCFGR_I2SMOD
//    <name> I2SMOD </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4001301C) I2S mode selection </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_I2SCFGR ) </loc>
//      <o.11..11> I2SMOD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI1_I2SCFGR_I2SE  ---------------------------------
// SVD Line: 16386

//  <item> SFDITEM_FIELD__SPI1_I2SCFGR_I2SE
//    <name> I2SE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4001301C) I2S Enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_I2SCFGR ) </loc>
//      <o.10..10> I2SE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPI1_I2SCFGR_I2SCFG  --------------------------------
// SVD Line: 16392

//  <item> SFDITEM_FIELD__SPI1_I2SCFGR_I2SCFG
//    <name> I2SCFG </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4001301C) I2S configuration mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI1_I2SCFGR >> 8) & 0x3), ((SPI1_I2SCFGR = (SPI1_I2SCFGR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SPI1_I2SCFGR_PCMSYNC  --------------------------------
// SVD Line: 16398

//  <item> SFDITEM_FIELD__SPI1_I2SCFGR_PCMSYNC
//    <name> PCMSYNC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4001301C) PCM frame synchronization </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_I2SCFGR ) </loc>
//      <o.7..7> PCMSYNC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPI1_I2SCFGR_I2SSTD  --------------------------------
// SVD Line: 16404

//  <item> SFDITEM_FIELD__SPI1_I2SCFGR_I2SSTD
//    <name> I2SSTD </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4001301C) I2S standard selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI1_I2SCFGR >> 4) & 0x3), ((SPI1_I2SCFGR = (SPI1_I2SCFGR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SPI1_I2SCFGR_CKPOL  ---------------------------------
// SVD Line: 16410

//  <item> SFDITEM_FIELD__SPI1_I2SCFGR_CKPOL
//    <name> CKPOL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001301C) Steady state clock  polarity </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_I2SCFGR ) </loc>
//      <o.3..3> CKPOL
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPI1_I2SCFGR_DATLEN  --------------------------------
// SVD Line: 16417

//  <item> SFDITEM_FIELD__SPI1_I2SCFGR_DATLEN
//    <name> DATLEN </name>
//    <rw> 
//    <i> [Bits 2..1] RW (@ 0x4001301C) Data length to be  transferred </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI1_I2SCFGR >> 1) & 0x3), ((SPI1_I2SCFGR = (SPI1_I2SCFGR & ~(0x3UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SPI1_I2SCFGR_CHLEN  ---------------------------------
// SVD Line: 16424

//  <item> SFDITEM_FIELD__SPI1_I2SCFGR_CHLEN
//    <name> CHLEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001301C) Channel length (number of bits per audio  channel) </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_I2SCFGR ) </loc>
//      <o.0..0> CHLEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: SPI1_I2SCFGR  ----------------------------------
// SVD Line: 16371

//  <rtree> SFDITEM_REG__SPI1_I2SCFGR
//    <name> I2SCFGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001301C) I2S configuration register </i>
//    <loc> ( (unsigned int)((SPI1_I2SCFGR >> 0) & 0xFFFFFFFF), ((SPI1_I2SCFGR = (SPI1_I2SCFGR & ~(0xFBFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFBF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_I2SCFGR_I2SMOD </item>
//    <item> SFDITEM_FIELD__SPI1_I2SCFGR_I2SE </item>
//    <item> SFDITEM_FIELD__SPI1_I2SCFGR_I2SCFG </item>
//    <item> SFDITEM_FIELD__SPI1_I2SCFGR_PCMSYNC </item>
//    <item> SFDITEM_FIELD__SPI1_I2SCFGR_I2SSTD </item>
//    <item> SFDITEM_FIELD__SPI1_I2SCFGR_CKPOL </item>
//    <item> SFDITEM_FIELD__SPI1_I2SCFGR_DATLEN </item>
//    <item> SFDITEM_FIELD__SPI1_I2SCFGR_CHLEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SPI1_I2SPR  -------------------------------
// SVD Line: 16433

unsigned int SPI1_I2SPR __AT (0x40013020);



// ------------------------------  Field Item: SPI1_I2SPR_MCKOE  ----------------------------------
// SVD Line: 16442

//  <item> SFDITEM_FIELD__SPI1_I2SPR_MCKOE
//    <name> MCKOE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40013020) Master clock output enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_I2SPR ) </loc>
//      <o.9..9> MCKOE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_I2SPR_ODD  -----------------------------------
// SVD Line: 16448

//  <item> SFDITEM_FIELD__SPI1_I2SPR_ODD
//    <name> ODD </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40013020) Odd factor for the  prescaler </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_I2SPR ) </loc>
//      <o.8..8> ODD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI1_I2SPR_I2SDIV  ---------------------------------
// SVD Line: 16455

//  <item> SFDITEM_FIELD__SPI1_I2SPR_I2SDIV
//    <name> I2SDIV </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40013020) I2S Linear prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI1_I2SPR >> 0) & 0xFF), ((SPI1_I2SPR = (SPI1_I2SPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI1_I2SPR  -----------------------------------
// SVD Line: 16433

//  <rtree> SFDITEM_REG__SPI1_I2SPR
//    <name> I2SPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013020) I2S prescaler register </i>
//    <loc> ( (unsigned int)((SPI1_I2SPR >> 0) & 0xFFFFFFFF), ((SPI1_I2SPR = (SPI1_I2SPR & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_I2SPR_MCKOE </item>
//    <item> SFDITEM_FIELD__SPI1_I2SPR_ODD </item>
//    <item> SFDITEM_FIELD__SPI1_I2SPR_I2SDIV </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: SPI1  -------------------------------------
// SVD Line: 16061

//  <view> SPI1
//    <name> SPI1 </name>
//    <item> SFDITEM_REG__SPI1_CR1 </item>
//    <item> SFDITEM_REG__SPI1_CR2 </item>
//    <item> SFDITEM_REG__SPI1_SR </item>
//    <item> SFDITEM_REG__SPI1_DR </item>
//    <item> SFDITEM_REG__SPI1_CRCPR </item>
//    <item> SFDITEM_REG__SPI1_RXCRCR </item>
//    <item> SFDITEM_REG__SPI1_TXCRCR </item>
//    <item> SFDITEM_REG__SPI1_I2SCFGR </item>
//    <item> SFDITEM_REG__SPI1_I2SPR </item>
//  </view>
//  


// -----------------------------  Register Item Address: SPI2_CR1  --------------------------------
// SVD Line: 16077

unsigned int SPI2_CR1 __AT (0x40003800);



// ------------------------------  Field Item: SPI2_CR1_BIDIMODE  ---------------------------------
// SVD Line: 16086

//  <item> SFDITEM_FIELD__SPI2_CR1_BIDIMODE
//    <name> BIDIMODE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40003800) Bidirectional data mode  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.15..15> BIDIMODE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_CR1_BIDIOE  ----------------------------------
// SVD Line: 16093

//  <item> SFDITEM_FIELD__SPI2_CR1_BIDIOE
//    <name> BIDIOE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40003800) Output enable in bidirectional  mode </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.14..14> BIDIOE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_CR1_CRCEN  -----------------------------------
// SVD Line: 16100

//  <item> SFDITEM_FIELD__SPI2_CR1_CRCEN
//    <name> CRCEN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40003800) Hardware CRC calculation  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.13..13> CRCEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI2_CR1_CRCNEXT  ----------------------------------
// SVD Line: 16107

//  <item> SFDITEM_FIELD__SPI2_CR1_CRCNEXT
//    <name> CRCNEXT </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40003800) CRC transfer next </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.12..12> CRCNEXT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CR1_DFF  ------------------------------------
// SVD Line: 16113

//  <item> SFDITEM_FIELD__SPI2_CR1_DFF
//    <name> DFF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003800) Data frame format </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.11..11> DFF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_CR1_RXONLY  ----------------------------------
// SVD Line: 16119

//  <item> SFDITEM_FIELD__SPI2_CR1_RXONLY
//    <name> RXONLY </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003800) Receive only </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.10..10> RXONLY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CR1_SSM  ------------------------------------
// SVD Line: 16125

//  <item> SFDITEM_FIELD__SPI2_CR1_SSM
//    <name> SSM </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003800) Software slave management </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.9..9> SSM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CR1_SSI  ------------------------------------
// SVD Line: 16131

//  <item> SFDITEM_FIELD__SPI2_CR1_SSI
//    <name> SSI </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003800) Internal slave select </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.8..8> SSI
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI2_CR1_LSBFIRST  ---------------------------------
// SVD Line: 16137

//  <item> SFDITEM_FIELD__SPI2_CR1_LSBFIRST
//    <name> LSBFIRST </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003800) Frame format </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.7..7> LSBFIRST
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CR1_SPE  ------------------------------------
// SVD Line: 16143

//  <item> SFDITEM_FIELD__SPI2_CR1_SPE
//    <name> SPE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003800) SPI enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.6..6> SPE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI2_CR1_BR  ------------------------------------
// SVD Line: 16149

//  <item> SFDITEM_FIELD__SPI2_CR1_BR
//    <name> BR </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x40003800) Baud rate control </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI2_CR1 >> 3) & 0x7), ((SPI2_CR1 = (SPI2_CR1 & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CR1_MSTR  -----------------------------------
// SVD Line: 16155

//  <item> SFDITEM_FIELD__SPI2_CR1_MSTR
//    <name> MSTR </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003800) Master selection </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.2..2> MSTR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CR1_CPOL  -----------------------------------
// SVD Line: 16161

//  <item> SFDITEM_FIELD__SPI2_CR1_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003800) Clock polarity </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.1..1> CPOL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CR1_CPHA  -----------------------------------
// SVD Line: 16167

//  <item> SFDITEM_FIELD__SPI2_CR1_CPHA
//    <name> CPHA </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003800) Clock phase </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.0..0> CPHA
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI2_CR1  ------------------------------------
// SVD Line: 16077

//  <rtree> SFDITEM_REG__SPI2_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003800) control register 1 </i>
//    <loc> ( (unsigned int)((SPI2_CR1 >> 0) & 0xFFFFFFFF), ((SPI2_CR1 = (SPI2_CR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI2_CR1_BIDIMODE </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_BIDIOE </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_CRCEN </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_CRCNEXT </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_DFF </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_RXONLY </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_SSM </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_SSI </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_LSBFIRST </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_SPE </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_BR </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_MSTR </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_CPOL </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_CPHA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI2_CR2  --------------------------------
// SVD Line: 16175

unsigned int SPI2_CR2 __AT (0x40003804);



// -------------------------------  Field Item: SPI2_CR2_TXEIE  -----------------------------------
// SVD Line: 16184

//  <item> SFDITEM_FIELD__SPI2_CR2_TXEIE
//    <name> TXEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003804) Tx buffer empty interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR2 ) </loc>
//      <o.7..7> TXEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_CR2_RXNEIE  ----------------------------------
// SVD Line: 16191

//  <item> SFDITEM_FIELD__SPI2_CR2_RXNEIE
//    <name> RXNEIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003804) RX buffer not empty interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR2 ) </loc>
//      <o.6..6> RXNEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_CR2_ERRIE  -----------------------------------
// SVD Line: 16198

//  <item> SFDITEM_FIELD__SPI2_CR2_ERRIE
//    <name> ERRIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003804) Error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR2 ) </loc>
//      <o.5..5> ERRIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CR2_FRF  ------------------------------------
// SVD Line: 16204

//  <item> SFDITEM_FIELD__SPI2_CR2_FRF
//    <name> FRF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003804) Frame format </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR2 ) </loc>
//      <o.4..4> FRF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CR2_SSOE  -----------------------------------
// SVD Line: 16210

//  <item> SFDITEM_FIELD__SPI2_CR2_SSOE
//    <name> SSOE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003804) SS output enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR2 ) </loc>
//      <o.2..2> SSOE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI2_CR2_TXDMAEN  ----------------------------------
// SVD Line: 16216

//  <item> SFDITEM_FIELD__SPI2_CR2_TXDMAEN
//    <name> TXDMAEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003804) Tx buffer DMA enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR2 ) </loc>
//      <o.1..1> TXDMAEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI2_CR2_RXDMAEN  ----------------------------------
// SVD Line: 16222

//  <item> SFDITEM_FIELD__SPI2_CR2_RXDMAEN
//    <name> RXDMAEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003804) Rx buffer DMA enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR2 ) </loc>
//      <o.0..0> RXDMAEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI2_CR2  ------------------------------------
// SVD Line: 16175

//  <rtree> SFDITEM_REG__SPI2_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003804) control register 2 </i>
//    <loc> ( (unsigned int)((SPI2_CR2 >> 0) & 0xFFFFFFFF), ((SPI2_CR2 = (SPI2_CR2 & ~(0xF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI2_CR2_TXEIE </item>
//    <item> SFDITEM_FIELD__SPI2_CR2_RXNEIE </item>
//    <item> SFDITEM_FIELD__SPI2_CR2_ERRIE </item>
//    <item> SFDITEM_FIELD__SPI2_CR2_FRF </item>
//    <item> SFDITEM_FIELD__SPI2_CR2_SSOE </item>
//    <item> SFDITEM_FIELD__SPI2_CR2_TXDMAEN </item>
//    <item> SFDITEM_FIELD__SPI2_CR2_RXDMAEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI2_SR  ---------------------------------
// SVD Line: 16230

unsigned int SPI2_SR __AT (0x40003808);



// -------------------------------  Field Item: SPI2_SR_TIFRFE  -----------------------------------
// SVD Line: 16238

//  <item> SFDITEM_FIELD__SPI2_SR_TIFRFE
//    <name> TIFRFE </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40003808) TI frame format error </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_SR ) </loc>
//      <o.8..8> TIFRFE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI2_SR_BSY  ------------------------------------
// SVD Line: 16245

//  <item> SFDITEM_FIELD__SPI2_SR_BSY
//    <name> BSY </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40003808) Busy flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_SR ) </loc>
//      <o.7..7> BSY
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI2_SR_OVR  ------------------------------------
// SVD Line: 16252

//  <item> SFDITEM_FIELD__SPI2_SR_OVR
//    <name> OVR </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40003808) Overrun flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_SR ) </loc>
//      <o.6..6> OVR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_SR_MODF  ------------------------------------
// SVD Line: 16259

//  <item> SFDITEM_FIELD__SPI2_SR_MODF
//    <name> MODF </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40003808) Mode fault </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_SR ) </loc>
//      <o.5..5> MODF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_SR_CRCERR  -----------------------------------
// SVD Line: 16266

//  <item> SFDITEM_FIELD__SPI2_SR_CRCERR
//    <name> CRCERR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003808) CRC error flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_SR ) </loc>
//      <o.4..4> CRCERR
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI2_SR_UDR  ------------------------------------
// SVD Line: 16273

//  <item> SFDITEM_FIELD__SPI2_SR_UDR
//    <name> UDR </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40003808) Underrun flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_SR ) </loc>
//      <o.3..3> UDR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_SR_CHSIDE  -----------------------------------
// SVD Line: 16280

//  <item> SFDITEM_FIELD__SPI2_SR_CHSIDE
//    <name> CHSIDE </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40003808) Channel side </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_SR ) </loc>
//      <o.2..2> CHSIDE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI2_SR_TXE  ------------------------------------
// SVD Line: 16287

//  <item> SFDITEM_FIELD__SPI2_SR_TXE
//    <name> TXE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40003808) Transmit buffer empty </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_SR ) </loc>
//      <o.1..1> TXE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_SR_RXNE  ------------------------------------
// SVD Line: 16294

//  <item> SFDITEM_FIELD__SPI2_SR_RXNE
//    <name> RXNE </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40003808) Receive buffer not empty </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_SR ) </loc>
//      <o.0..0> RXNE
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: SPI2_SR  ------------------------------------
// SVD Line: 16230

//  <rtree> SFDITEM_REG__SPI2_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003808) status register </i>
//    <loc> ( (unsigned int)((SPI2_SR >> 0) & 0xFFFFFFFF), ((SPI2_SR = (SPI2_SR & ~(0x10UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x10) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI2_SR_TIFRFE </item>
//    <item> SFDITEM_FIELD__SPI2_SR_BSY </item>
//    <item> SFDITEM_FIELD__SPI2_SR_OVR </item>
//    <item> SFDITEM_FIELD__SPI2_SR_MODF </item>
//    <item> SFDITEM_FIELD__SPI2_SR_CRCERR </item>
//    <item> SFDITEM_FIELD__SPI2_SR_UDR </item>
//    <item> SFDITEM_FIELD__SPI2_SR_CHSIDE </item>
//    <item> SFDITEM_FIELD__SPI2_SR_TXE </item>
//    <item> SFDITEM_FIELD__SPI2_SR_RXNE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI2_DR  ---------------------------------
// SVD Line: 16303

unsigned int SPI2_DR __AT (0x4000380C);



// ---------------------------------  Field Item: SPI2_DR_DR  -------------------------------------
// SVD Line: 16312

//  <item> SFDITEM_FIELD__SPI2_DR_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000380C) Data register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI2_DR >> 0) & 0xFFFF), ((SPI2_DR = (SPI2_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: SPI2_DR  ------------------------------------
// SVD Line: 16303

//  <rtree> SFDITEM_REG__SPI2_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000380C) data register </i>
//    <loc> ( (unsigned int)((SPI2_DR >> 0) & 0xFFFFFFFF), ((SPI2_DR = (SPI2_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI2_DR_DR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SPI2_CRCPR  -------------------------------
// SVD Line: 16320

unsigned int SPI2_CRCPR __AT (0x40003810);



// -----------------------------  Field Item: SPI2_CRCPR_CRCPOLY  ---------------------------------
// SVD Line: 16329

//  <item> SFDITEM_FIELD__SPI2_CRCPR_CRCPOLY
//    <name> CRCPOLY </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003810) CRC polynomial register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI2_CRCPR >> 0) & 0xFFFF), ((SPI2_CRCPR = (SPI2_CRCPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI2_CRCPR  -----------------------------------
// SVD Line: 16320

//  <rtree> SFDITEM_REG__SPI2_CRCPR
//    <name> CRCPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003810) CRC polynomial register </i>
//    <loc> ( (unsigned int)((SPI2_CRCPR >> 0) & 0xFFFFFFFF), ((SPI2_CRCPR = (SPI2_CRCPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI2_CRCPR_CRCPOLY </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI2_RXCRCR  -------------------------------
// SVD Line: 16337

unsigned int SPI2_RXCRCR __AT (0x40003814);



// ------------------------------  Field Item: SPI2_RXCRCR_RxCRC  ---------------------------------
// SVD Line: 16346

//  <item> SFDITEM_FIELD__SPI2_RXCRCR_RxCRC
//    <name> RxCRC </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40003814) Rx CRC register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI2_RXCRCR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI2_RXCRCR  ----------------------------------
// SVD Line: 16337

//  <rtree> SFDITEM_REG__SPI2_RXCRCR
//    <name> RXCRCR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40003814) RX CRC register </i>
//    <loc> ( (unsigned int)((SPI2_RXCRCR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI2_RXCRCR_RxCRC </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI2_TXCRCR  -------------------------------
// SVD Line: 16354

unsigned int SPI2_TXCRCR __AT (0x40003818);



// ------------------------------  Field Item: SPI2_TXCRCR_TxCRC  ---------------------------------
// SVD Line: 16363

//  <item> SFDITEM_FIELD__SPI2_TXCRCR_TxCRC
//    <name> TxCRC </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40003818) Tx CRC register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI2_TXCRCR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI2_TXCRCR  ----------------------------------
// SVD Line: 16354

//  <rtree> SFDITEM_REG__SPI2_TXCRCR
//    <name> TXCRCR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40003818) TX CRC register </i>
//    <loc> ( (unsigned int)((SPI2_TXCRCR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI2_TXCRCR_TxCRC </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI2_I2SCFGR  ------------------------------
// SVD Line: 16371

unsigned int SPI2_I2SCFGR __AT (0x4000381C);



// -----------------------------  Field Item: SPI2_I2SCFGR_I2SMOD  --------------------------------
// SVD Line: 16380

//  <item> SFDITEM_FIELD__SPI2_I2SCFGR_I2SMOD
//    <name> I2SMOD </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000381C) I2S mode selection </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_I2SCFGR ) </loc>
//      <o.11..11> I2SMOD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI2_I2SCFGR_I2SE  ---------------------------------
// SVD Line: 16386

//  <item> SFDITEM_FIELD__SPI2_I2SCFGR_I2SE
//    <name> I2SE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000381C) I2S Enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_I2SCFGR ) </loc>
//      <o.10..10> I2SE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPI2_I2SCFGR_I2SCFG  --------------------------------
// SVD Line: 16392

//  <item> SFDITEM_FIELD__SPI2_I2SCFGR_I2SCFG
//    <name> I2SCFG </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4000381C) I2S configuration mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI2_I2SCFGR >> 8) & 0x3), ((SPI2_I2SCFGR = (SPI2_I2SCFGR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SPI2_I2SCFGR_PCMSYNC  --------------------------------
// SVD Line: 16398

//  <item> SFDITEM_FIELD__SPI2_I2SCFGR_PCMSYNC
//    <name> PCMSYNC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000381C) PCM frame synchronization </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_I2SCFGR ) </loc>
//      <o.7..7> PCMSYNC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPI2_I2SCFGR_I2SSTD  --------------------------------
// SVD Line: 16404

//  <item> SFDITEM_FIELD__SPI2_I2SCFGR_I2SSTD
//    <name> I2SSTD </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4000381C) I2S standard selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI2_I2SCFGR >> 4) & 0x3), ((SPI2_I2SCFGR = (SPI2_I2SCFGR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SPI2_I2SCFGR_CKPOL  ---------------------------------
// SVD Line: 16410

//  <item> SFDITEM_FIELD__SPI2_I2SCFGR_CKPOL
//    <name> CKPOL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000381C) Steady state clock  polarity </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_I2SCFGR ) </loc>
//      <o.3..3> CKPOL
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPI2_I2SCFGR_DATLEN  --------------------------------
// SVD Line: 16417

//  <item> SFDITEM_FIELD__SPI2_I2SCFGR_DATLEN
//    <name> DATLEN </name>
//    <rw> 
//    <i> [Bits 2..1] RW (@ 0x4000381C) Data length to be  transferred </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI2_I2SCFGR >> 1) & 0x3), ((SPI2_I2SCFGR = (SPI2_I2SCFGR & ~(0x3UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SPI2_I2SCFGR_CHLEN  ---------------------------------
// SVD Line: 16424

//  <item> SFDITEM_FIELD__SPI2_I2SCFGR_CHLEN
//    <name> CHLEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000381C) Channel length (number of bits per audio  channel) </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_I2SCFGR ) </loc>
//      <o.0..0> CHLEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: SPI2_I2SCFGR  ----------------------------------
// SVD Line: 16371

//  <rtree> SFDITEM_REG__SPI2_I2SCFGR
//    <name> I2SCFGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000381C) I2S configuration register </i>
//    <loc> ( (unsigned int)((SPI2_I2SCFGR >> 0) & 0xFFFFFFFF), ((SPI2_I2SCFGR = (SPI2_I2SCFGR & ~(0xFBFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFBF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI2_I2SCFGR_I2SMOD </item>
//    <item> SFDITEM_FIELD__SPI2_I2SCFGR_I2SE </item>
//    <item> SFDITEM_FIELD__SPI2_I2SCFGR_I2SCFG </item>
//    <item> SFDITEM_FIELD__SPI2_I2SCFGR_PCMSYNC </item>
//    <item> SFDITEM_FIELD__SPI2_I2SCFGR_I2SSTD </item>
//    <item> SFDITEM_FIELD__SPI2_I2SCFGR_CKPOL </item>
//    <item> SFDITEM_FIELD__SPI2_I2SCFGR_DATLEN </item>
//    <item> SFDITEM_FIELD__SPI2_I2SCFGR_CHLEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SPI2_I2SPR  -------------------------------
// SVD Line: 16433

unsigned int SPI2_I2SPR __AT (0x40003820);



// ------------------------------  Field Item: SPI2_I2SPR_MCKOE  ----------------------------------
// SVD Line: 16442

//  <item> SFDITEM_FIELD__SPI2_I2SPR_MCKOE
//    <name> MCKOE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003820) Master clock output enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_I2SPR ) </loc>
//      <o.9..9> MCKOE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_I2SPR_ODD  -----------------------------------
// SVD Line: 16448

//  <item> SFDITEM_FIELD__SPI2_I2SPR_ODD
//    <name> ODD </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003820) Odd factor for the  prescaler </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_I2SPR ) </loc>
//      <o.8..8> ODD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI2_I2SPR_I2SDIV  ---------------------------------
// SVD Line: 16455

//  <item> SFDITEM_FIELD__SPI2_I2SPR_I2SDIV
//    <name> I2SDIV </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40003820) I2S Linear prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI2_I2SPR >> 0) & 0xFF), ((SPI2_I2SPR = (SPI2_I2SPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI2_I2SPR  -----------------------------------
// SVD Line: 16433

//  <rtree> SFDITEM_REG__SPI2_I2SPR
//    <name> I2SPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003820) I2S prescaler register </i>
//    <loc> ( (unsigned int)((SPI2_I2SPR >> 0) & 0xFFFFFFFF), ((SPI2_I2SPR = (SPI2_I2SPR & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI2_I2SPR_MCKOE </item>
//    <item> SFDITEM_FIELD__SPI2_I2SPR_ODD </item>
//    <item> SFDITEM_FIELD__SPI2_I2SPR_I2SDIV </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: SPI2  -------------------------------------
// SVD Line: 16465

//  <view> SPI2
//    <name> SPI2 </name>
//    <item> SFDITEM_REG__SPI2_CR1 </item>
//    <item> SFDITEM_REG__SPI2_CR2 </item>
//    <item> SFDITEM_REG__SPI2_SR </item>
//    <item> SFDITEM_REG__SPI2_DR </item>
//    <item> SFDITEM_REG__SPI2_CRCPR </item>
//    <item> SFDITEM_REG__SPI2_RXCRCR </item>
//    <item> SFDITEM_REG__SPI2_TXCRCR </item>
//    <item> SFDITEM_REG__SPI2_I2SCFGR </item>
//    <item> SFDITEM_REG__SPI2_I2SPR </item>
//  </view>
//  


// -----------------------------  Register Item Address: SPI5_CR1  --------------------------------
// SVD Line: 16077

unsigned int SPI5_CR1 __AT (0x40015000);



// ------------------------------  Field Item: SPI5_CR1_BIDIMODE  ---------------------------------
// SVD Line: 16086

//  <item> SFDITEM_FIELD__SPI5_CR1_BIDIMODE
//    <name> BIDIMODE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40015000) Bidirectional data mode  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR1 ) </loc>
//      <o.15..15> BIDIMODE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI5_CR1_BIDIOE  ----------------------------------
// SVD Line: 16093

//  <item> SFDITEM_FIELD__SPI5_CR1_BIDIOE
//    <name> BIDIOE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40015000) Output enable in bidirectional  mode </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR1 ) </loc>
//      <o.14..14> BIDIOE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI5_CR1_CRCEN  -----------------------------------
// SVD Line: 16100

//  <item> SFDITEM_FIELD__SPI5_CR1_CRCEN
//    <name> CRCEN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40015000) Hardware CRC calculation  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR1 ) </loc>
//      <o.13..13> CRCEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI5_CR1_CRCNEXT  ----------------------------------
// SVD Line: 16107

//  <item> SFDITEM_FIELD__SPI5_CR1_CRCNEXT
//    <name> CRCNEXT </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40015000) CRC transfer next </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR1 ) </loc>
//      <o.12..12> CRCNEXT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI5_CR1_DFF  ------------------------------------
// SVD Line: 16113

//  <item> SFDITEM_FIELD__SPI5_CR1_DFF
//    <name> DFF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40015000) Data frame format </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR1 ) </loc>
//      <o.11..11> DFF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI5_CR1_RXONLY  ----------------------------------
// SVD Line: 16119

//  <item> SFDITEM_FIELD__SPI5_CR1_RXONLY
//    <name> RXONLY </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40015000) Receive only </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR1 ) </loc>
//      <o.10..10> RXONLY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI5_CR1_SSM  ------------------------------------
// SVD Line: 16125

//  <item> SFDITEM_FIELD__SPI5_CR1_SSM
//    <name> SSM </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40015000) Software slave management </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR1 ) </loc>
//      <o.9..9> SSM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI5_CR1_SSI  ------------------------------------
// SVD Line: 16131

//  <item> SFDITEM_FIELD__SPI5_CR1_SSI
//    <name> SSI </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40015000) Internal slave select </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR1 ) </loc>
//      <o.8..8> SSI
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI5_CR1_LSBFIRST  ---------------------------------
// SVD Line: 16137

//  <item> SFDITEM_FIELD__SPI5_CR1_LSBFIRST
//    <name> LSBFIRST </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40015000) Frame format </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR1 ) </loc>
//      <o.7..7> LSBFIRST
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI5_CR1_SPE  ------------------------------------
// SVD Line: 16143

//  <item> SFDITEM_FIELD__SPI5_CR1_SPE
//    <name> SPE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40015000) SPI enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR1 ) </loc>
//      <o.6..6> SPE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI5_CR1_BR  ------------------------------------
// SVD Line: 16149

//  <item> SFDITEM_FIELD__SPI5_CR1_BR
//    <name> BR </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x40015000) Baud rate control </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI5_CR1 >> 3) & 0x7), ((SPI5_CR1 = (SPI5_CR1 & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: SPI5_CR1_MSTR  -----------------------------------
// SVD Line: 16155

//  <item> SFDITEM_FIELD__SPI5_CR1_MSTR
//    <name> MSTR </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40015000) Master selection </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR1 ) </loc>
//      <o.2..2> MSTR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI5_CR1_CPOL  -----------------------------------
// SVD Line: 16161

//  <item> SFDITEM_FIELD__SPI5_CR1_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40015000) Clock polarity </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR1 ) </loc>
//      <o.1..1> CPOL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI5_CR1_CPHA  -----------------------------------
// SVD Line: 16167

//  <item> SFDITEM_FIELD__SPI5_CR1_CPHA
//    <name> CPHA </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40015000) Clock phase </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR1 ) </loc>
//      <o.0..0> CPHA
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI5_CR1  ------------------------------------
// SVD Line: 16077

//  <rtree> SFDITEM_REG__SPI5_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015000) control register 1 </i>
//    <loc> ( (unsigned int)((SPI5_CR1 >> 0) & 0xFFFFFFFF), ((SPI5_CR1 = (SPI5_CR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI5_CR1_BIDIMODE </item>
//    <item> SFDITEM_FIELD__SPI5_CR1_BIDIOE </item>
//    <item> SFDITEM_FIELD__SPI5_CR1_CRCEN </item>
//    <item> SFDITEM_FIELD__SPI5_CR1_CRCNEXT </item>
//    <item> SFDITEM_FIELD__SPI5_CR1_DFF </item>
//    <item> SFDITEM_FIELD__SPI5_CR1_RXONLY </item>
//    <item> SFDITEM_FIELD__SPI5_CR1_SSM </item>
//    <item> SFDITEM_FIELD__SPI5_CR1_SSI </item>
//    <item> SFDITEM_FIELD__SPI5_CR1_LSBFIRST </item>
//    <item> SFDITEM_FIELD__SPI5_CR1_SPE </item>
//    <item> SFDITEM_FIELD__SPI5_CR1_BR </item>
//    <item> SFDITEM_FIELD__SPI5_CR1_MSTR </item>
//    <item> SFDITEM_FIELD__SPI5_CR1_CPOL </item>
//    <item> SFDITEM_FIELD__SPI5_CR1_CPHA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI5_CR2  --------------------------------
// SVD Line: 16175

unsigned int SPI5_CR2 __AT (0x40015004);



// -------------------------------  Field Item: SPI5_CR2_TXEIE  -----------------------------------
// SVD Line: 16184

//  <item> SFDITEM_FIELD__SPI5_CR2_TXEIE
//    <name> TXEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40015004) Tx buffer empty interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR2 ) </loc>
//      <o.7..7> TXEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI5_CR2_RXNEIE  ----------------------------------
// SVD Line: 16191

//  <item> SFDITEM_FIELD__SPI5_CR2_RXNEIE
//    <name> RXNEIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40015004) RX buffer not empty interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR2 ) </loc>
//      <o.6..6> RXNEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI5_CR2_ERRIE  -----------------------------------
// SVD Line: 16198

//  <item> SFDITEM_FIELD__SPI5_CR2_ERRIE
//    <name> ERRIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40015004) Error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR2 ) </loc>
//      <o.5..5> ERRIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI5_CR2_FRF  ------------------------------------
// SVD Line: 16204

//  <item> SFDITEM_FIELD__SPI5_CR2_FRF
//    <name> FRF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40015004) Frame format </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR2 ) </loc>
//      <o.4..4> FRF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI5_CR2_SSOE  -----------------------------------
// SVD Line: 16210

//  <item> SFDITEM_FIELD__SPI5_CR2_SSOE
//    <name> SSOE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40015004) SS output enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR2 ) </loc>
//      <o.2..2> SSOE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI5_CR2_TXDMAEN  ----------------------------------
// SVD Line: 16216

//  <item> SFDITEM_FIELD__SPI5_CR2_TXDMAEN
//    <name> TXDMAEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40015004) Tx buffer DMA enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR2 ) </loc>
//      <o.1..1> TXDMAEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI5_CR2_RXDMAEN  ----------------------------------
// SVD Line: 16222

//  <item> SFDITEM_FIELD__SPI5_CR2_RXDMAEN
//    <name> RXDMAEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40015004) Rx buffer DMA enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR2 ) </loc>
//      <o.0..0> RXDMAEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI5_CR2  ------------------------------------
// SVD Line: 16175

//  <rtree> SFDITEM_REG__SPI5_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015004) control register 2 </i>
//    <loc> ( (unsigned int)((SPI5_CR2 >> 0) & 0xFFFFFFFF), ((SPI5_CR2 = (SPI5_CR2 & ~(0xF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI5_CR2_TXEIE </item>
//    <item> SFDITEM_FIELD__SPI5_CR2_RXNEIE </item>
//    <item> SFDITEM_FIELD__SPI5_CR2_ERRIE </item>
//    <item> SFDITEM_FIELD__SPI5_CR2_FRF </item>
//    <item> SFDITEM_FIELD__SPI5_CR2_SSOE </item>
//    <item> SFDITEM_FIELD__SPI5_CR2_TXDMAEN </item>
//    <item> SFDITEM_FIELD__SPI5_CR2_RXDMAEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI5_SR  ---------------------------------
// SVD Line: 16230

unsigned int SPI5_SR __AT (0x40015008);



// -------------------------------  Field Item: SPI5_SR_TIFRFE  -----------------------------------
// SVD Line: 16238

//  <item> SFDITEM_FIELD__SPI5_SR_TIFRFE
//    <name> TIFRFE </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40015008) TI frame format error </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_SR ) </loc>
//      <o.8..8> TIFRFE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI5_SR_BSY  ------------------------------------
// SVD Line: 16245

//  <item> SFDITEM_FIELD__SPI5_SR_BSY
//    <name> BSY </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40015008) Busy flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_SR ) </loc>
//      <o.7..7> BSY
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI5_SR_OVR  ------------------------------------
// SVD Line: 16252

//  <item> SFDITEM_FIELD__SPI5_SR_OVR
//    <name> OVR </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40015008) Overrun flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_SR ) </loc>
//      <o.6..6> OVR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI5_SR_MODF  ------------------------------------
// SVD Line: 16259

//  <item> SFDITEM_FIELD__SPI5_SR_MODF
//    <name> MODF </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40015008) Mode fault </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_SR ) </loc>
//      <o.5..5> MODF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI5_SR_CRCERR  -----------------------------------
// SVD Line: 16266

//  <item> SFDITEM_FIELD__SPI5_SR_CRCERR
//    <name> CRCERR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40015008) CRC error flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_SR ) </loc>
//      <o.4..4> CRCERR
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI5_SR_UDR  ------------------------------------
// SVD Line: 16273

//  <item> SFDITEM_FIELD__SPI5_SR_UDR
//    <name> UDR </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40015008) Underrun flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_SR ) </loc>
//      <o.3..3> UDR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI5_SR_CHSIDE  -----------------------------------
// SVD Line: 16280

//  <item> SFDITEM_FIELD__SPI5_SR_CHSIDE
//    <name> CHSIDE </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40015008) Channel side </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_SR ) </loc>
//      <o.2..2> CHSIDE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI5_SR_TXE  ------------------------------------
// SVD Line: 16287

//  <item> SFDITEM_FIELD__SPI5_SR_TXE
//    <name> TXE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40015008) Transmit buffer empty </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_SR ) </loc>
//      <o.1..1> TXE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI5_SR_RXNE  ------------------------------------
// SVD Line: 16294

//  <item> SFDITEM_FIELD__SPI5_SR_RXNE
//    <name> RXNE </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40015008) Receive buffer not empty </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_SR ) </loc>
//      <o.0..0> RXNE
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: SPI5_SR  ------------------------------------
// SVD Line: 16230

//  <rtree> SFDITEM_REG__SPI5_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015008) status register </i>
//    <loc> ( (unsigned int)((SPI5_SR >> 0) & 0xFFFFFFFF), ((SPI5_SR = (SPI5_SR & ~(0x10UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x10) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI5_SR_TIFRFE </item>
//    <item> SFDITEM_FIELD__SPI5_SR_BSY </item>
//    <item> SFDITEM_FIELD__SPI5_SR_OVR </item>
//    <item> SFDITEM_FIELD__SPI5_SR_MODF </item>
//    <item> SFDITEM_FIELD__SPI5_SR_CRCERR </item>
//    <item> SFDITEM_FIELD__SPI5_SR_UDR </item>
//    <item> SFDITEM_FIELD__SPI5_SR_CHSIDE </item>
//    <item> SFDITEM_FIELD__SPI5_SR_TXE </item>
//    <item> SFDITEM_FIELD__SPI5_SR_RXNE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI5_DR  ---------------------------------
// SVD Line: 16303

unsigned int SPI5_DR __AT (0x4001500C);



// ---------------------------------  Field Item: SPI5_DR_DR  -------------------------------------
// SVD Line: 16312

//  <item> SFDITEM_FIELD__SPI5_DR_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4001500C) Data register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI5_DR >> 0) & 0xFFFF), ((SPI5_DR = (SPI5_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: SPI5_DR  ------------------------------------
// SVD Line: 16303

//  <rtree> SFDITEM_REG__SPI5_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001500C) data register </i>
//    <loc> ( (unsigned int)((SPI5_DR >> 0) & 0xFFFFFFFF), ((SPI5_DR = (SPI5_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI5_DR_DR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SPI5_CRCPR  -------------------------------
// SVD Line: 16320

unsigned int SPI5_CRCPR __AT (0x40015010);



// -----------------------------  Field Item: SPI5_CRCPR_CRCPOLY  ---------------------------------
// SVD Line: 16329

//  <item> SFDITEM_FIELD__SPI5_CRCPR_CRCPOLY
//    <name> CRCPOLY </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40015010) CRC polynomial register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI5_CRCPR >> 0) & 0xFFFF), ((SPI5_CRCPR = (SPI5_CRCPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI5_CRCPR  -----------------------------------
// SVD Line: 16320

//  <rtree> SFDITEM_REG__SPI5_CRCPR
//    <name> CRCPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015010) CRC polynomial register </i>
//    <loc> ( (unsigned int)((SPI5_CRCPR >> 0) & 0xFFFFFFFF), ((SPI5_CRCPR = (SPI5_CRCPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI5_CRCPR_CRCPOLY </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI5_RXCRCR  -------------------------------
// SVD Line: 16337

unsigned int SPI5_RXCRCR __AT (0x40015014);



// ------------------------------  Field Item: SPI5_RXCRCR_RxCRC  ---------------------------------
// SVD Line: 16346

//  <item> SFDITEM_FIELD__SPI5_RXCRCR_RxCRC
//    <name> RxCRC </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40015014) Rx CRC register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI5_RXCRCR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI5_RXCRCR  ----------------------------------
// SVD Line: 16337

//  <rtree> SFDITEM_REG__SPI5_RXCRCR
//    <name> RXCRCR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40015014) RX CRC register </i>
//    <loc> ( (unsigned int)((SPI5_RXCRCR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI5_RXCRCR_RxCRC </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI5_TXCRCR  -------------------------------
// SVD Line: 16354

unsigned int SPI5_TXCRCR __AT (0x40015018);



// ------------------------------  Field Item: SPI5_TXCRCR_TxCRC  ---------------------------------
// SVD Line: 16363

//  <item> SFDITEM_FIELD__SPI5_TXCRCR_TxCRC
//    <name> TxCRC </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40015018) Tx CRC register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI5_TXCRCR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI5_TXCRCR  ----------------------------------
// SVD Line: 16354

//  <rtree> SFDITEM_REG__SPI5_TXCRCR
//    <name> TXCRCR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40015018) TX CRC register </i>
//    <loc> ( (unsigned int)((SPI5_TXCRCR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI5_TXCRCR_TxCRC </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI5_I2SCFGR  ------------------------------
// SVD Line: 16371

unsigned int SPI5_I2SCFGR __AT (0x4001501C);



// -----------------------------  Field Item: SPI5_I2SCFGR_I2SMOD  --------------------------------
// SVD Line: 16380

//  <item> SFDITEM_FIELD__SPI5_I2SCFGR_I2SMOD
//    <name> I2SMOD </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4001501C) I2S mode selection </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_I2SCFGR ) </loc>
//      <o.11..11> I2SMOD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI5_I2SCFGR_I2SE  ---------------------------------
// SVD Line: 16386

//  <item> SFDITEM_FIELD__SPI5_I2SCFGR_I2SE
//    <name> I2SE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4001501C) I2S Enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_I2SCFGR ) </loc>
//      <o.10..10> I2SE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPI5_I2SCFGR_I2SCFG  --------------------------------
// SVD Line: 16392

//  <item> SFDITEM_FIELD__SPI5_I2SCFGR_I2SCFG
//    <name> I2SCFG </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4001501C) I2S configuration mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI5_I2SCFGR >> 8) & 0x3), ((SPI5_I2SCFGR = (SPI5_I2SCFGR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SPI5_I2SCFGR_PCMSYNC  --------------------------------
// SVD Line: 16398

//  <item> SFDITEM_FIELD__SPI5_I2SCFGR_PCMSYNC
//    <name> PCMSYNC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4001501C) PCM frame synchronization </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_I2SCFGR ) </loc>
//      <o.7..7> PCMSYNC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPI5_I2SCFGR_I2SSTD  --------------------------------
// SVD Line: 16404

//  <item> SFDITEM_FIELD__SPI5_I2SCFGR_I2SSTD
//    <name> I2SSTD </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4001501C) I2S standard selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI5_I2SCFGR >> 4) & 0x3), ((SPI5_I2SCFGR = (SPI5_I2SCFGR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SPI5_I2SCFGR_CKPOL  ---------------------------------
// SVD Line: 16410

//  <item> SFDITEM_FIELD__SPI5_I2SCFGR_CKPOL
//    <name> CKPOL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001501C) Steady state clock  polarity </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_I2SCFGR ) </loc>
//      <o.3..3> CKPOL
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPI5_I2SCFGR_DATLEN  --------------------------------
// SVD Line: 16417

//  <item> SFDITEM_FIELD__SPI5_I2SCFGR_DATLEN
//    <name> DATLEN </name>
//    <rw> 
//    <i> [Bits 2..1] RW (@ 0x4001501C) Data length to be  transferred </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI5_I2SCFGR >> 1) & 0x3), ((SPI5_I2SCFGR = (SPI5_I2SCFGR & ~(0x3UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SPI5_I2SCFGR_CHLEN  ---------------------------------
// SVD Line: 16424

//  <item> SFDITEM_FIELD__SPI5_I2SCFGR_CHLEN
//    <name> CHLEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001501C) Channel length (number of bits per audio  channel) </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_I2SCFGR ) </loc>
//      <o.0..0> CHLEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: SPI5_I2SCFGR  ----------------------------------
// SVD Line: 16371

//  <rtree> SFDITEM_REG__SPI5_I2SCFGR
//    <name> I2SCFGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001501C) I2S configuration register </i>
//    <loc> ( (unsigned int)((SPI5_I2SCFGR >> 0) & 0xFFFFFFFF), ((SPI5_I2SCFGR = (SPI5_I2SCFGR & ~(0xFBFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFBF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI5_I2SCFGR_I2SMOD </item>
//    <item> SFDITEM_FIELD__SPI5_I2SCFGR_I2SE </item>
//    <item> SFDITEM_FIELD__SPI5_I2SCFGR_I2SCFG </item>
//    <item> SFDITEM_FIELD__SPI5_I2SCFGR_PCMSYNC </item>
//    <item> SFDITEM_FIELD__SPI5_I2SCFGR_I2SSTD </item>
//    <item> SFDITEM_FIELD__SPI5_I2SCFGR_CKPOL </item>
//    <item> SFDITEM_FIELD__SPI5_I2SCFGR_DATLEN </item>
//    <item> SFDITEM_FIELD__SPI5_I2SCFGR_CHLEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SPI5_I2SPR  -------------------------------
// SVD Line: 16433

unsigned int SPI5_I2SPR __AT (0x40015020);



// ------------------------------  Field Item: SPI5_I2SPR_MCKOE  ----------------------------------
// SVD Line: 16442

//  <item> SFDITEM_FIELD__SPI5_I2SPR_MCKOE
//    <name> MCKOE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40015020) Master clock output enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_I2SPR ) </loc>
//      <o.9..9> MCKOE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI5_I2SPR_ODD  -----------------------------------
// SVD Line: 16448

//  <item> SFDITEM_FIELD__SPI5_I2SPR_ODD
//    <name> ODD </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40015020) Odd factor for the  prescaler </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_I2SPR ) </loc>
//      <o.8..8> ODD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI5_I2SPR_I2SDIV  ---------------------------------
// SVD Line: 16455

//  <item> SFDITEM_FIELD__SPI5_I2SPR_I2SDIV
//    <name> I2SDIV </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40015020) I2S Linear prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI5_I2SPR >> 0) & 0xFF), ((SPI5_I2SPR = (SPI5_I2SPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI5_I2SPR  -----------------------------------
// SVD Line: 16433

//  <rtree> SFDITEM_REG__SPI5_I2SPR
//    <name> I2SPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015020) I2S prescaler register </i>
//    <loc> ( (unsigned int)((SPI5_I2SPR >> 0) & 0xFFFFFFFF), ((SPI5_I2SPR = (SPI5_I2SPR & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI5_I2SPR_MCKOE </item>
//    <item> SFDITEM_FIELD__SPI5_I2SPR_ODD </item>
//    <item> SFDITEM_FIELD__SPI5_I2SPR_I2SDIV </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: SPI5  -------------------------------------
// SVD Line: 16474

//  <view> SPI5
//    <name> SPI5 </name>
//    <item> SFDITEM_REG__SPI5_CR1 </item>
//    <item> SFDITEM_REG__SPI5_CR2 </item>
//    <item> SFDITEM_REG__SPI5_SR </item>
//    <item> SFDITEM_REG__SPI5_DR </item>
//    <item> SFDITEM_REG__SPI5_CRCPR </item>
//    <item> SFDITEM_REG__SPI5_RXCRCR </item>
//    <item> SFDITEM_REG__SPI5_TXCRCR </item>
//    <item> SFDITEM_REG__SPI5_I2SCFGR </item>
//    <item> SFDITEM_REG__SPI5_I2SPR </item>
//  </view>
//  


// ----------------------------  Register Item Address: NVIC_ICTR  --------------------------------
// SVD Line: 16490

unsigned int NVIC_ICTR __AT (0xE000E004);



// ----------------------------  Field Item: NVIC_ICTR_INTLINESNUM  -------------------------------
// SVD Line: 16500

//  <item> SFDITEM_FIELD__NVIC_ICTR_INTLINESNUM
//    <name> INTLINESNUM </name>
//    <r> 
//    <i> [Bits 3..0] RO (@ 0xE000E004) Total number of interrupt lines in  groups </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_ICTR >> 0) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_ICTR  -----------------------------------
// SVD Line: 16490

//  <rtree> SFDITEM_REG__NVIC_ICTR
//    <name> ICTR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0xE000E004) Interrupt Controller Type  Register </i>
//    <loc> ( (unsigned int)((NVIC_ICTR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__NVIC_ICTR_INTLINESNUM </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_STIR  --------------------------------
// SVD Line: 16509

unsigned int NVIC_STIR __AT (0xE000EF00);



// -------------------------------  Field Item: NVIC_STIR_INTID  ----------------------------------
// SVD Line: 16519

//  <item> SFDITEM_FIELD__NVIC_STIR_INTID
//    <name> INTID </name>
//    <w> 
//    <i> [Bits 8..0] WO (@ 0xE000EF00) interrupt to be triggered </i>
//    <edit> 
//      <loc> ( (unsigned short)((NVIC_STIR >> 0) & 0x0), ((NVIC_STIR = (NVIC_STIR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_STIR  -----------------------------------
// SVD Line: 16509

//  <rtree> SFDITEM_REG__NVIC_STIR
//    <name> STIR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0xE000EF00) Software Triggered Interrupt  Register </i>
//    <loc> ( (unsigned int)((NVIC_STIR >> 0) & 0xFFFFFFFF), ((NVIC_STIR = (NVIC_STIR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_STIR_INTID </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ISER0  -------------------------------
// SVD Line: 16527

unsigned int NVIC_ISER0 __AT (0xE000E100);



// ------------------------------  Field Item: NVIC_ISER0_SETENA  ---------------------------------
// SVD Line: 16536

//  <item> SFDITEM_FIELD__NVIC_ISER0_SETENA
//    <name> SETENA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E100) SETENA </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ISER0 >> 0) & 0xFFFFFFFF), ((NVIC_ISER0 = (NVIC_ISER0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ISER0  -----------------------------------
// SVD Line: 16527

//  <rtree> SFDITEM_REG__NVIC_ISER0
//    <name> ISER0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E100) Interrupt Set-Enable Register </i>
//    <loc> ( (unsigned int)((NVIC_ISER0 >> 0) & 0xFFFFFFFF), ((NVIC_ISER0 = (NVIC_ISER0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ISER0_SETENA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ISER1  -------------------------------
// SVD Line: 16544

unsigned int NVIC_ISER1 __AT (0xE000E104);



// ------------------------------  Field Item: NVIC_ISER1_SETENA  ---------------------------------
// SVD Line: 16553

//  <item> SFDITEM_FIELD__NVIC_ISER1_SETENA
//    <name> SETENA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E104) SETENA </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ISER1 >> 0) & 0xFFFFFFFF), ((NVIC_ISER1 = (NVIC_ISER1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ISER1  -----------------------------------
// SVD Line: 16544

//  <rtree> SFDITEM_REG__NVIC_ISER1
//    <name> ISER1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E104) Interrupt Set-Enable Register </i>
//    <loc> ( (unsigned int)((NVIC_ISER1 >> 0) & 0xFFFFFFFF), ((NVIC_ISER1 = (NVIC_ISER1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ISER1_SETENA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ISER2  -------------------------------
// SVD Line: 16561

unsigned int NVIC_ISER2 __AT (0xE000E108);



// ------------------------------  Field Item: NVIC_ISER2_SETENA  ---------------------------------
// SVD Line: 16570

//  <item> SFDITEM_FIELD__NVIC_ISER2_SETENA
//    <name> SETENA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E108) SETENA </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ISER2 >> 0) & 0xFFFFFFFF), ((NVIC_ISER2 = (NVIC_ISER2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ISER2  -----------------------------------
// SVD Line: 16561

//  <rtree> SFDITEM_REG__NVIC_ISER2
//    <name> ISER2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E108) Interrupt Set-Enable Register </i>
//    <loc> ( (unsigned int)((NVIC_ISER2 >> 0) & 0xFFFFFFFF), ((NVIC_ISER2 = (NVIC_ISER2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ISER2_SETENA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ICER0  -------------------------------
// SVD Line: 16578

unsigned int NVIC_ICER0 __AT (0xE000E180);



// ------------------------------  Field Item: NVIC_ICER0_CLRENA  ---------------------------------
// SVD Line: 16588

//  <item> SFDITEM_FIELD__NVIC_ICER0_CLRENA
//    <name> CLRENA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E180) CLRENA </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ICER0 >> 0) & 0xFFFFFFFF), ((NVIC_ICER0 = (NVIC_ICER0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ICER0  -----------------------------------
// SVD Line: 16578

//  <rtree> SFDITEM_REG__NVIC_ICER0
//    <name> ICER0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E180) Interrupt Clear-Enable  Register </i>
//    <loc> ( (unsigned int)((NVIC_ICER0 >> 0) & 0xFFFFFFFF), ((NVIC_ICER0 = (NVIC_ICER0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ICER0_CLRENA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ICER1  -------------------------------
// SVD Line: 16596

unsigned int NVIC_ICER1 __AT (0xE000E184);



// ------------------------------  Field Item: NVIC_ICER1_CLRENA  ---------------------------------
// SVD Line: 16606

//  <item> SFDITEM_FIELD__NVIC_ICER1_CLRENA
//    <name> CLRENA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E184) CLRENA </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ICER1 >> 0) & 0xFFFFFFFF), ((NVIC_ICER1 = (NVIC_ICER1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ICER1  -----------------------------------
// SVD Line: 16596

//  <rtree> SFDITEM_REG__NVIC_ICER1
//    <name> ICER1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E184) Interrupt Clear-Enable  Register </i>
//    <loc> ( (unsigned int)((NVIC_ICER1 >> 0) & 0xFFFFFFFF), ((NVIC_ICER1 = (NVIC_ICER1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ICER1_CLRENA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ICER2  -------------------------------
// SVD Line: 16614

unsigned int NVIC_ICER2 __AT (0xE000E188);



// ------------------------------  Field Item: NVIC_ICER2_CLRENA  ---------------------------------
// SVD Line: 16624

//  <item> SFDITEM_FIELD__NVIC_ICER2_CLRENA
//    <name> CLRENA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E188) CLRENA </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ICER2 >> 0) & 0xFFFFFFFF), ((NVIC_ICER2 = (NVIC_ICER2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ICER2  -----------------------------------
// SVD Line: 16614

//  <rtree> SFDITEM_REG__NVIC_ICER2
//    <name> ICER2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E188) Interrupt Clear-Enable  Register </i>
//    <loc> ( (unsigned int)((NVIC_ICER2 >> 0) & 0xFFFFFFFF), ((NVIC_ICER2 = (NVIC_ICER2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ICER2_CLRENA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ISPR0  -------------------------------
// SVD Line: 16632

unsigned int NVIC_ISPR0 __AT (0xE000E200);



// -----------------------------  Field Item: NVIC_ISPR0_SETPEND  ---------------------------------
// SVD Line: 16641

//  <item> SFDITEM_FIELD__NVIC_ISPR0_SETPEND
//    <name> SETPEND </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E200) SETPEND </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ISPR0 >> 0) & 0xFFFFFFFF), ((NVIC_ISPR0 = (NVIC_ISPR0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ISPR0  -----------------------------------
// SVD Line: 16632

//  <rtree> SFDITEM_REG__NVIC_ISPR0
//    <name> ISPR0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E200) Interrupt Set-Pending Register </i>
//    <loc> ( (unsigned int)((NVIC_ISPR0 >> 0) & 0xFFFFFFFF), ((NVIC_ISPR0 = (NVIC_ISPR0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ISPR0_SETPEND </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ISPR1  -------------------------------
// SVD Line: 16649

unsigned int NVIC_ISPR1 __AT (0xE000E204);



// -----------------------------  Field Item: NVIC_ISPR1_SETPEND  ---------------------------------
// SVD Line: 16658

//  <item> SFDITEM_FIELD__NVIC_ISPR1_SETPEND
//    <name> SETPEND </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E204) SETPEND </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ISPR1 >> 0) & 0xFFFFFFFF), ((NVIC_ISPR1 = (NVIC_ISPR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ISPR1  -----------------------------------
// SVD Line: 16649

//  <rtree> SFDITEM_REG__NVIC_ISPR1
//    <name> ISPR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E204) Interrupt Set-Pending Register </i>
//    <loc> ( (unsigned int)((NVIC_ISPR1 >> 0) & 0xFFFFFFFF), ((NVIC_ISPR1 = (NVIC_ISPR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ISPR1_SETPEND </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ISPR2  -------------------------------
// SVD Line: 16666

unsigned int NVIC_ISPR2 __AT (0xE000E208);



// -----------------------------  Field Item: NVIC_ISPR2_SETPEND  ---------------------------------
// SVD Line: 16675

//  <item> SFDITEM_FIELD__NVIC_ISPR2_SETPEND
//    <name> SETPEND </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E208) SETPEND </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ISPR2 >> 0) & 0xFFFFFFFF), ((NVIC_ISPR2 = (NVIC_ISPR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ISPR2  -----------------------------------
// SVD Line: 16666

//  <rtree> SFDITEM_REG__NVIC_ISPR2
//    <name> ISPR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E208) Interrupt Set-Pending Register </i>
//    <loc> ( (unsigned int)((NVIC_ISPR2 >> 0) & 0xFFFFFFFF), ((NVIC_ISPR2 = (NVIC_ISPR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ISPR2_SETPEND </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ICPR0  -------------------------------
// SVD Line: 16683

unsigned int NVIC_ICPR0 __AT (0xE000E280);



// -----------------------------  Field Item: NVIC_ICPR0_CLRPEND  ---------------------------------
// SVD Line: 16693

//  <item> SFDITEM_FIELD__NVIC_ICPR0_CLRPEND
//    <name> CLRPEND </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E280) CLRPEND </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ICPR0 >> 0) & 0xFFFFFFFF), ((NVIC_ICPR0 = (NVIC_ICPR0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ICPR0  -----------------------------------
// SVD Line: 16683

//  <rtree> SFDITEM_REG__NVIC_ICPR0
//    <name> ICPR0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E280) Interrupt Clear-Pending  Register </i>
//    <loc> ( (unsigned int)((NVIC_ICPR0 >> 0) & 0xFFFFFFFF), ((NVIC_ICPR0 = (NVIC_ICPR0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ICPR0_CLRPEND </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ICPR1  -------------------------------
// SVD Line: 16701

unsigned int NVIC_ICPR1 __AT (0xE000E284);



// -----------------------------  Field Item: NVIC_ICPR1_CLRPEND  ---------------------------------
// SVD Line: 16711

//  <item> SFDITEM_FIELD__NVIC_ICPR1_CLRPEND
//    <name> CLRPEND </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E284) CLRPEND </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ICPR1 >> 0) & 0xFFFFFFFF), ((NVIC_ICPR1 = (NVIC_ICPR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ICPR1  -----------------------------------
// SVD Line: 16701

//  <rtree> SFDITEM_REG__NVIC_ICPR1
//    <name> ICPR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E284) Interrupt Clear-Pending  Register </i>
//    <loc> ( (unsigned int)((NVIC_ICPR1 >> 0) & 0xFFFFFFFF), ((NVIC_ICPR1 = (NVIC_ICPR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ICPR1_CLRPEND </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ICPR2  -------------------------------
// SVD Line: 16719

unsigned int NVIC_ICPR2 __AT (0xE000E288);



// -----------------------------  Field Item: NVIC_ICPR2_CLRPEND  ---------------------------------
// SVD Line: 16729

//  <item> SFDITEM_FIELD__NVIC_ICPR2_CLRPEND
//    <name> CLRPEND </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E288) CLRPEND </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ICPR2 >> 0) & 0xFFFFFFFF), ((NVIC_ICPR2 = (NVIC_ICPR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ICPR2  -----------------------------------
// SVD Line: 16719

//  <rtree> SFDITEM_REG__NVIC_ICPR2
//    <name> ICPR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E288) Interrupt Clear-Pending  Register </i>
//    <loc> ( (unsigned int)((NVIC_ICPR2 >> 0) & 0xFFFFFFFF), ((NVIC_ICPR2 = (NVIC_ICPR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ICPR2_CLRPEND </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IABR0  -------------------------------
// SVD Line: 16737

unsigned int NVIC_IABR0 __AT (0xE000E300);



// ------------------------------  Field Item: NVIC_IABR0_ACTIVE  ---------------------------------
// SVD Line: 16746

//  <item> SFDITEM_FIELD__NVIC_IABR0_ACTIVE
//    <name> ACTIVE </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0xE000E300) ACTIVE </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_IABR0 >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IABR0  -----------------------------------
// SVD Line: 16737

//  <rtree> SFDITEM_REG__NVIC_IABR0
//    <name> IABR0 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0xE000E300) Interrupt Active Bit Register </i>
//    <loc> ( (unsigned int)((NVIC_IABR0 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__NVIC_IABR0_ACTIVE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IABR1  -------------------------------
// SVD Line: 16754

unsigned int NVIC_IABR1 __AT (0xE000E304);



// ------------------------------  Field Item: NVIC_IABR1_ACTIVE  ---------------------------------
// SVD Line: 16763

//  <item> SFDITEM_FIELD__NVIC_IABR1_ACTIVE
//    <name> ACTIVE </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0xE000E304) ACTIVE </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_IABR1 >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IABR1  -----------------------------------
// SVD Line: 16754

//  <rtree> SFDITEM_REG__NVIC_IABR1
//    <name> IABR1 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0xE000E304) Interrupt Active Bit Register </i>
//    <loc> ( (unsigned int)((NVIC_IABR1 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__NVIC_IABR1_ACTIVE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IABR2  -------------------------------
// SVD Line: 16771

unsigned int NVIC_IABR2 __AT (0xE000E308);



// ------------------------------  Field Item: NVIC_IABR2_ACTIVE  ---------------------------------
// SVD Line: 16780

//  <item> SFDITEM_FIELD__NVIC_IABR2_ACTIVE
//    <name> ACTIVE </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0xE000E308) ACTIVE </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_IABR2 >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IABR2  -----------------------------------
// SVD Line: 16771

//  <rtree> SFDITEM_REG__NVIC_IABR2
//    <name> IABR2 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0xE000E308) Interrupt Active Bit Register </i>
//    <loc> ( (unsigned int)((NVIC_IABR2 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__NVIC_IABR2_ACTIVE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR0  --------------------------------
// SVD Line: 16788

unsigned int NVIC_IPR0 __AT (0xE000E400);



// ------------------------------  Field Item: NVIC_IPR0_IPR_N0  ----------------------------------
// SVD Line: 16797

//  <item> SFDITEM_FIELD__NVIC_IPR0_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E400) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR0 >> 0) & 0xFF), ((NVIC_IPR0 = (NVIC_IPR0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR0_IPR_N1  ----------------------------------
// SVD Line: 16803

//  <item> SFDITEM_FIELD__NVIC_IPR0_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E400) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR0 >> 8) & 0xFF), ((NVIC_IPR0 = (NVIC_IPR0 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR0_IPR_N2  ----------------------------------
// SVD Line: 16809

//  <item> SFDITEM_FIELD__NVIC_IPR0_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E400) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR0 >> 16) & 0xFF), ((NVIC_IPR0 = (NVIC_IPR0 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR0_IPR_N3  ----------------------------------
// SVD Line: 16815

//  <item> SFDITEM_FIELD__NVIC_IPR0_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E400) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR0 >> 24) & 0xFF), ((NVIC_IPR0 = (NVIC_IPR0 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_IPR0  -----------------------------------
// SVD Line: 16788

//  <rtree> SFDITEM_REG__NVIC_IPR0
//    <name> IPR0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E400) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR0 >> 0) & 0xFFFFFFFF), ((NVIC_IPR0 = (NVIC_IPR0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR0_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR0_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR0_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR0_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR1  --------------------------------
// SVD Line: 16823

unsigned int NVIC_IPR1 __AT (0xE000E404);



// ------------------------------  Field Item: NVIC_IPR1_IPR_N0  ----------------------------------
// SVD Line: 16832

//  <item> SFDITEM_FIELD__NVIC_IPR1_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E404) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR1 >> 0) & 0xFF), ((NVIC_IPR1 = (NVIC_IPR1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR1_IPR_N1  ----------------------------------
// SVD Line: 16838

//  <item> SFDITEM_FIELD__NVIC_IPR1_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E404) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR1 >> 8) & 0xFF), ((NVIC_IPR1 = (NVIC_IPR1 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR1_IPR_N2  ----------------------------------
// SVD Line: 16844

//  <item> SFDITEM_FIELD__NVIC_IPR1_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E404) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR1 >> 16) & 0xFF), ((NVIC_IPR1 = (NVIC_IPR1 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR1_IPR_N3  ----------------------------------
// SVD Line: 16850

//  <item> SFDITEM_FIELD__NVIC_IPR1_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E404) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR1 >> 24) & 0xFF), ((NVIC_IPR1 = (NVIC_IPR1 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_IPR1  -----------------------------------
// SVD Line: 16823

//  <rtree> SFDITEM_REG__NVIC_IPR1
//    <name> IPR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E404) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR1 >> 0) & 0xFFFFFFFF), ((NVIC_IPR1 = (NVIC_IPR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR1_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR1_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR1_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR1_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR2  --------------------------------
// SVD Line: 16858

unsigned int NVIC_IPR2 __AT (0xE000E408);



// ------------------------------  Field Item: NVIC_IPR2_IPR_N0  ----------------------------------
// SVD Line: 16867

//  <item> SFDITEM_FIELD__NVIC_IPR2_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E408) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR2 >> 0) & 0xFF), ((NVIC_IPR2 = (NVIC_IPR2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR2_IPR_N1  ----------------------------------
// SVD Line: 16873

//  <item> SFDITEM_FIELD__NVIC_IPR2_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E408) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR2 >> 8) & 0xFF), ((NVIC_IPR2 = (NVIC_IPR2 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR2_IPR_N2  ----------------------------------
// SVD Line: 16879

//  <item> SFDITEM_FIELD__NVIC_IPR2_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E408) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR2 >> 16) & 0xFF), ((NVIC_IPR2 = (NVIC_IPR2 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR2_IPR_N3  ----------------------------------
// SVD Line: 16885

//  <item> SFDITEM_FIELD__NVIC_IPR2_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E408) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR2 >> 24) & 0xFF), ((NVIC_IPR2 = (NVIC_IPR2 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_IPR2  -----------------------------------
// SVD Line: 16858

//  <rtree> SFDITEM_REG__NVIC_IPR2
//    <name> IPR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E408) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR2 >> 0) & 0xFFFFFFFF), ((NVIC_IPR2 = (NVIC_IPR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR2_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR2_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR2_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR2_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR3  --------------------------------
// SVD Line: 16893

unsigned int NVIC_IPR3 __AT (0xE000E40C);



// ------------------------------  Field Item: NVIC_IPR3_IPR_N0  ----------------------------------
// SVD Line: 16902

//  <item> SFDITEM_FIELD__NVIC_IPR3_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E40C) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR3 >> 0) & 0xFF), ((NVIC_IPR3 = (NVIC_IPR3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR3_IPR_N1  ----------------------------------
// SVD Line: 16908

//  <item> SFDITEM_FIELD__NVIC_IPR3_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E40C) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR3 >> 8) & 0xFF), ((NVIC_IPR3 = (NVIC_IPR3 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR3_IPR_N2  ----------------------------------
// SVD Line: 16914

//  <item> SFDITEM_FIELD__NVIC_IPR3_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E40C) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR3 >> 16) & 0xFF), ((NVIC_IPR3 = (NVIC_IPR3 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR3_IPR_N3  ----------------------------------
// SVD Line: 16920

//  <item> SFDITEM_FIELD__NVIC_IPR3_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E40C) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR3 >> 24) & 0xFF), ((NVIC_IPR3 = (NVIC_IPR3 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_IPR3  -----------------------------------
// SVD Line: 16893

//  <rtree> SFDITEM_REG__NVIC_IPR3
//    <name> IPR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E40C) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR3 >> 0) & 0xFFFFFFFF), ((NVIC_IPR3 = (NVIC_IPR3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR3_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR3_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR3_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR3_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR4  --------------------------------
// SVD Line: 16928

unsigned int NVIC_IPR4 __AT (0xE000E410);



// ------------------------------  Field Item: NVIC_IPR4_IPR_N0  ----------------------------------
// SVD Line: 16937

//  <item> SFDITEM_FIELD__NVIC_IPR4_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E410) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR4 >> 0) & 0xFF), ((NVIC_IPR4 = (NVIC_IPR4 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR4_IPR_N1  ----------------------------------
// SVD Line: 16943

//  <item> SFDITEM_FIELD__NVIC_IPR4_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E410) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR4 >> 8) & 0xFF), ((NVIC_IPR4 = (NVIC_IPR4 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR4_IPR_N2  ----------------------------------
// SVD Line: 16949

//  <item> SFDITEM_FIELD__NVIC_IPR4_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E410) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR4 >> 16) & 0xFF), ((NVIC_IPR4 = (NVIC_IPR4 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR4_IPR_N3  ----------------------------------
// SVD Line: 16955

//  <item> SFDITEM_FIELD__NVIC_IPR4_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E410) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR4 >> 24) & 0xFF), ((NVIC_IPR4 = (NVIC_IPR4 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_IPR4  -----------------------------------
// SVD Line: 16928

//  <rtree> SFDITEM_REG__NVIC_IPR4
//    <name> IPR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E410) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR4 >> 0) & 0xFFFFFFFF), ((NVIC_IPR4 = (NVIC_IPR4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR4_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR4_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR4_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR4_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR5  --------------------------------
// SVD Line: 16963

unsigned int NVIC_IPR5 __AT (0xE000E414);



// ------------------------------  Field Item: NVIC_IPR5_IPR_N0  ----------------------------------
// SVD Line: 16972

//  <item> SFDITEM_FIELD__NVIC_IPR5_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E414) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR5 >> 0) & 0xFF), ((NVIC_IPR5 = (NVIC_IPR5 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR5_IPR_N1  ----------------------------------
// SVD Line: 16978

//  <item> SFDITEM_FIELD__NVIC_IPR5_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E414) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR5 >> 8) & 0xFF), ((NVIC_IPR5 = (NVIC_IPR5 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR5_IPR_N2  ----------------------------------
// SVD Line: 16984

//  <item> SFDITEM_FIELD__NVIC_IPR5_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E414) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR5 >> 16) & 0xFF), ((NVIC_IPR5 = (NVIC_IPR5 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR5_IPR_N3  ----------------------------------
// SVD Line: 16990

//  <item> SFDITEM_FIELD__NVIC_IPR5_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E414) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR5 >> 24) & 0xFF), ((NVIC_IPR5 = (NVIC_IPR5 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_IPR5  -----------------------------------
// SVD Line: 16963

//  <rtree> SFDITEM_REG__NVIC_IPR5
//    <name> IPR5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E414) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR5 >> 0) & 0xFFFFFFFF), ((NVIC_IPR5 = (NVIC_IPR5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR5_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR5_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR5_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR5_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR6  --------------------------------
// SVD Line: 16998

unsigned int NVIC_IPR6 __AT (0xE000E418);



// ------------------------------  Field Item: NVIC_IPR6_IPR_N0  ----------------------------------
// SVD Line: 17007

//  <item> SFDITEM_FIELD__NVIC_IPR6_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E418) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR6 >> 0) & 0xFF), ((NVIC_IPR6 = (NVIC_IPR6 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR6_IPR_N1  ----------------------------------
// SVD Line: 17013

//  <item> SFDITEM_FIELD__NVIC_IPR6_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E418) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR6 >> 8) & 0xFF), ((NVIC_IPR6 = (NVIC_IPR6 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR6_IPR_N2  ----------------------------------
// SVD Line: 17019

//  <item> SFDITEM_FIELD__NVIC_IPR6_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E418) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR6 >> 16) & 0xFF), ((NVIC_IPR6 = (NVIC_IPR6 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR6_IPR_N3  ----------------------------------
// SVD Line: 17025

//  <item> SFDITEM_FIELD__NVIC_IPR6_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E418) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR6 >> 24) & 0xFF), ((NVIC_IPR6 = (NVIC_IPR6 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_IPR6  -----------------------------------
// SVD Line: 16998

//  <rtree> SFDITEM_REG__NVIC_IPR6
//    <name> IPR6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E418) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR6 >> 0) & 0xFFFFFFFF), ((NVIC_IPR6 = (NVIC_IPR6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR6_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR6_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR6_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR6_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR7  --------------------------------
// SVD Line: 17033

unsigned int NVIC_IPR7 __AT (0xE000E41C);



// ------------------------------  Field Item: NVIC_IPR7_IPR_N0  ----------------------------------
// SVD Line: 17042

//  <item> SFDITEM_FIELD__NVIC_IPR7_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E41C) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR7 >> 0) & 0xFF), ((NVIC_IPR7 = (NVIC_IPR7 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR7_IPR_N1  ----------------------------------
// SVD Line: 17048

//  <item> SFDITEM_FIELD__NVIC_IPR7_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E41C) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR7 >> 8) & 0xFF), ((NVIC_IPR7 = (NVIC_IPR7 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR7_IPR_N2  ----------------------------------
// SVD Line: 17054

//  <item> SFDITEM_FIELD__NVIC_IPR7_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E41C) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR7 >> 16) & 0xFF), ((NVIC_IPR7 = (NVIC_IPR7 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR7_IPR_N3  ----------------------------------
// SVD Line: 17060

//  <item> SFDITEM_FIELD__NVIC_IPR7_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E41C) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR7 >> 24) & 0xFF), ((NVIC_IPR7 = (NVIC_IPR7 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_IPR7  -----------------------------------
// SVD Line: 17033

//  <rtree> SFDITEM_REG__NVIC_IPR7
//    <name> IPR7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E41C) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR7 >> 0) & 0xFFFFFFFF), ((NVIC_IPR7 = (NVIC_IPR7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR7_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR7_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR7_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR7_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR8  --------------------------------
// SVD Line: 17068

unsigned int NVIC_IPR8 __AT (0xE000E420);



// ------------------------------  Field Item: NVIC_IPR8_IPR_N0  ----------------------------------
// SVD Line: 17077

//  <item> SFDITEM_FIELD__NVIC_IPR8_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E420) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR8 >> 0) & 0xFF), ((NVIC_IPR8 = (NVIC_IPR8 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR8_IPR_N1  ----------------------------------
// SVD Line: 17083

//  <item> SFDITEM_FIELD__NVIC_IPR8_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E420) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR8 >> 8) & 0xFF), ((NVIC_IPR8 = (NVIC_IPR8 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR8_IPR_N2  ----------------------------------
// SVD Line: 17089

//  <item> SFDITEM_FIELD__NVIC_IPR8_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E420) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR8 >> 16) & 0xFF), ((NVIC_IPR8 = (NVIC_IPR8 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR8_IPR_N3  ----------------------------------
// SVD Line: 17095

//  <item> SFDITEM_FIELD__NVIC_IPR8_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E420) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR8 >> 24) & 0xFF), ((NVIC_IPR8 = (NVIC_IPR8 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_IPR8  -----------------------------------
// SVD Line: 17068

//  <rtree> SFDITEM_REG__NVIC_IPR8
//    <name> IPR8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E420) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR8 >> 0) & 0xFFFFFFFF), ((NVIC_IPR8 = (NVIC_IPR8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR8_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR8_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR8_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR8_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR9  --------------------------------
// SVD Line: 17103

unsigned int NVIC_IPR9 __AT (0xE000E424);



// ------------------------------  Field Item: NVIC_IPR9_IPR_N0  ----------------------------------
// SVD Line: 17112

//  <item> SFDITEM_FIELD__NVIC_IPR9_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E424) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR9 >> 0) & 0xFF), ((NVIC_IPR9 = (NVIC_IPR9 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR9_IPR_N1  ----------------------------------
// SVD Line: 17118

//  <item> SFDITEM_FIELD__NVIC_IPR9_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E424) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR9 >> 8) & 0xFF), ((NVIC_IPR9 = (NVIC_IPR9 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR9_IPR_N2  ----------------------------------
// SVD Line: 17124

//  <item> SFDITEM_FIELD__NVIC_IPR9_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E424) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR9 >> 16) & 0xFF), ((NVIC_IPR9 = (NVIC_IPR9 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR9_IPR_N3  ----------------------------------
// SVD Line: 17130

//  <item> SFDITEM_FIELD__NVIC_IPR9_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E424) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR9 >> 24) & 0xFF), ((NVIC_IPR9 = (NVIC_IPR9 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_IPR9  -----------------------------------
// SVD Line: 17103

//  <rtree> SFDITEM_REG__NVIC_IPR9
//    <name> IPR9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E424) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR9 >> 0) & 0xFFFFFFFF), ((NVIC_IPR9 = (NVIC_IPR9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR9_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR9_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR9_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR9_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR10  -------------------------------
// SVD Line: 17138

unsigned int NVIC_IPR10 __AT (0xE000E428);



// ------------------------------  Field Item: NVIC_IPR10_IPR_N0  ---------------------------------
// SVD Line: 17147

//  <item> SFDITEM_FIELD__NVIC_IPR10_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E428) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR10 >> 0) & 0xFF), ((NVIC_IPR10 = (NVIC_IPR10 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR10_IPR_N1  ---------------------------------
// SVD Line: 17153

//  <item> SFDITEM_FIELD__NVIC_IPR10_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E428) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR10 >> 8) & 0xFF), ((NVIC_IPR10 = (NVIC_IPR10 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR10_IPR_N2  ---------------------------------
// SVD Line: 17159

//  <item> SFDITEM_FIELD__NVIC_IPR10_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E428) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR10 >> 16) & 0xFF), ((NVIC_IPR10 = (NVIC_IPR10 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR10_IPR_N3  ---------------------------------
// SVD Line: 17165

//  <item> SFDITEM_FIELD__NVIC_IPR10_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E428) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR10 >> 24) & 0xFF), ((NVIC_IPR10 = (NVIC_IPR10 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IPR10  -----------------------------------
// SVD Line: 17138

//  <rtree> SFDITEM_REG__NVIC_IPR10
//    <name> IPR10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E428) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR10 >> 0) & 0xFFFFFFFF), ((NVIC_IPR10 = (NVIC_IPR10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR10_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR10_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR10_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR10_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR11  -------------------------------
// SVD Line: 17173

unsigned int NVIC_IPR11 __AT (0xE000E42C);



// ------------------------------  Field Item: NVIC_IPR11_IPR_N0  ---------------------------------
// SVD Line: 17182

//  <item> SFDITEM_FIELD__NVIC_IPR11_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E42C) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR11 >> 0) & 0xFF), ((NVIC_IPR11 = (NVIC_IPR11 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR11_IPR_N1  ---------------------------------
// SVD Line: 17188

//  <item> SFDITEM_FIELD__NVIC_IPR11_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E42C) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR11 >> 8) & 0xFF), ((NVIC_IPR11 = (NVIC_IPR11 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR11_IPR_N2  ---------------------------------
// SVD Line: 17194

//  <item> SFDITEM_FIELD__NVIC_IPR11_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E42C) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR11 >> 16) & 0xFF), ((NVIC_IPR11 = (NVIC_IPR11 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR11_IPR_N3  ---------------------------------
// SVD Line: 17200

//  <item> SFDITEM_FIELD__NVIC_IPR11_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E42C) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR11 >> 24) & 0xFF), ((NVIC_IPR11 = (NVIC_IPR11 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IPR11  -----------------------------------
// SVD Line: 17173

//  <rtree> SFDITEM_REG__NVIC_IPR11
//    <name> IPR11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E42C) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR11 >> 0) & 0xFFFFFFFF), ((NVIC_IPR11 = (NVIC_IPR11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR11_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR11_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR11_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR11_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR12  -------------------------------
// SVD Line: 17208

unsigned int NVIC_IPR12 __AT (0xE000E430);



// ------------------------------  Field Item: NVIC_IPR12_IPR_N0  ---------------------------------
// SVD Line: 17217

//  <item> SFDITEM_FIELD__NVIC_IPR12_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E430) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR12 >> 0) & 0xFF), ((NVIC_IPR12 = (NVIC_IPR12 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR12_IPR_N1  ---------------------------------
// SVD Line: 17223

//  <item> SFDITEM_FIELD__NVIC_IPR12_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E430) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR12 >> 8) & 0xFF), ((NVIC_IPR12 = (NVIC_IPR12 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR12_IPR_N2  ---------------------------------
// SVD Line: 17229

//  <item> SFDITEM_FIELD__NVIC_IPR12_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E430) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR12 >> 16) & 0xFF), ((NVIC_IPR12 = (NVIC_IPR12 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR12_IPR_N3  ---------------------------------
// SVD Line: 17235

//  <item> SFDITEM_FIELD__NVIC_IPR12_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E430) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR12 >> 24) & 0xFF), ((NVIC_IPR12 = (NVIC_IPR12 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IPR12  -----------------------------------
// SVD Line: 17208

//  <rtree> SFDITEM_REG__NVIC_IPR12
//    <name> IPR12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E430) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR12 >> 0) & 0xFFFFFFFF), ((NVIC_IPR12 = (NVIC_IPR12 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR12_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR12_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR12_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR12_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR13  -------------------------------
// SVD Line: 17243

unsigned int NVIC_IPR13 __AT (0xE000E434);



// ------------------------------  Field Item: NVIC_IPR13_IPR_N0  ---------------------------------
// SVD Line: 17252

//  <item> SFDITEM_FIELD__NVIC_IPR13_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E434) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR13 >> 0) & 0xFF), ((NVIC_IPR13 = (NVIC_IPR13 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR13_IPR_N1  ---------------------------------
// SVD Line: 17258

//  <item> SFDITEM_FIELD__NVIC_IPR13_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E434) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR13 >> 8) & 0xFF), ((NVIC_IPR13 = (NVIC_IPR13 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR13_IPR_N2  ---------------------------------
// SVD Line: 17264

//  <item> SFDITEM_FIELD__NVIC_IPR13_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E434) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR13 >> 16) & 0xFF), ((NVIC_IPR13 = (NVIC_IPR13 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR13_IPR_N3  ---------------------------------
// SVD Line: 17270

//  <item> SFDITEM_FIELD__NVIC_IPR13_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E434) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR13 >> 24) & 0xFF), ((NVIC_IPR13 = (NVIC_IPR13 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IPR13  -----------------------------------
// SVD Line: 17243

//  <rtree> SFDITEM_REG__NVIC_IPR13
//    <name> IPR13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E434) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR13 >> 0) & 0xFFFFFFFF), ((NVIC_IPR13 = (NVIC_IPR13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR13_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR13_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR13_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR13_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR14  -------------------------------
// SVD Line: 17278

unsigned int NVIC_IPR14 __AT (0xE000E438);



// ------------------------------  Field Item: NVIC_IPR14_IPR_N0  ---------------------------------
// SVD Line: 17287

//  <item> SFDITEM_FIELD__NVIC_IPR14_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E438) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR14 >> 0) & 0xFF), ((NVIC_IPR14 = (NVIC_IPR14 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR14_IPR_N1  ---------------------------------
// SVD Line: 17293

//  <item> SFDITEM_FIELD__NVIC_IPR14_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E438) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR14 >> 8) & 0xFF), ((NVIC_IPR14 = (NVIC_IPR14 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR14_IPR_N2  ---------------------------------
// SVD Line: 17299

//  <item> SFDITEM_FIELD__NVIC_IPR14_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E438) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR14 >> 16) & 0xFF), ((NVIC_IPR14 = (NVIC_IPR14 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR14_IPR_N3  ---------------------------------
// SVD Line: 17305

//  <item> SFDITEM_FIELD__NVIC_IPR14_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E438) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR14 >> 24) & 0xFF), ((NVIC_IPR14 = (NVIC_IPR14 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IPR14  -----------------------------------
// SVD Line: 17278

//  <rtree> SFDITEM_REG__NVIC_IPR14
//    <name> IPR14 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E438) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR14 >> 0) & 0xFFFFFFFF), ((NVIC_IPR14 = (NVIC_IPR14 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR14_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR14_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR14_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR14_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR15  -------------------------------
// SVD Line: 17313

unsigned int NVIC_IPR15 __AT (0xE000E43C);



// ------------------------------  Field Item: NVIC_IPR15_IPR_N0  ---------------------------------
// SVD Line: 17322

//  <item> SFDITEM_FIELD__NVIC_IPR15_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E43C) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR15 >> 0) & 0xFF), ((NVIC_IPR15 = (NVIC_IPR15 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR15_IPR_N1  ---------------------------------
// SVD Line: 17328

//  <item> SFDITEM_FIELD__NVIC_IPR15_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E43C) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR15 >> 8) & 0xFF), ((NVIC_IPR15 = (NVIC_IPR15 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR15_IPR_N2  ---------------------------------
// SVD Line: 17334

//  <item> SFDITEM_FIELD__NVIC_IPR15_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E43C) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR15 >> 16) & 0xFF), ((NVIC_IPR15 = (NVIC_IPR15 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR15_IPR_N3  ---------------------------------
// SVD Line: 17340

//  <item> SFDITEM_FIELD__NVIC_IPR15_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E43C) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR15 >> 24) & 0xFF), ((NVIC_IPR15 = (NVIC_IPR15 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IPR15  -----------------------------------
// SVD Line: 17313

//  <rtree> SFDITEM_REG__NVIC_IPR15
//    <name> IPR15 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E43C) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR15 >> 0) & 0xFFFFFFFF), ((NVIC_IPR15 = (NVIC_IPR15 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR15_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR15_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR15_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR15_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR16  -------------------------------
// SVD Line: 17348

unsigned int NVIC_IPR16 __AT (0xE000E440);



// ------------------------------  Field Item: NVIC_IPR16_IPR_N0  ---------------------------------
// SVD Line: 17357

//  <item> SFDITEM_FIELD__NVIC_IPR16_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E440) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR16 >> 0) & 0xFF), ((NVIC_IPR16 = (NVIC_IPR16 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR16_IPR_N1  ---------------------------------
// SVD Line: 17363

//  <item> SFDITEM_FIELD__NVIC_IPR16_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E440) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR16 >> 8) & 0xFF), ((NVIC_IPR16 = (NVIC_IPR16 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR16_IPR_N2  ---------------------------------
// SVD Line: 17369

//  <item> SFDITEM_FIELD__NVIC_IPR16_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E440) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR16 >> 16) & 0xFF), ((NVIC_IPR16 = (NVIC_IPR16 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR16_IPR_N3  ---------------------------------
// SVD Line: 17375

//  <item> SFDITEM_FIELD__NVIC_IPR16_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E440) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR16 >> 24) & 0xFF), ((NVIC_IPR16 = (NVIC_IPR16 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IPR16  -----------------------------------
// SVD Line: 17348

//  <rtree> SFDITEM_REG__NVIC_IPR16
//    <name> IPR16 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E440) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR16 >> 0) & 0xFFFFFFFF), ((NVIC_IPR16 = (NVIC_IPR16 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR16_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR16_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR16_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR16_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR17  -------------------------------
// SVD Line: 17383

unsigned int NVIC_IPR17 __AT (0xE000E444);



// ------------------------------  Field Item: NVIC_IPR17_IPR_N0  ---------------------------------
// SVD Line: 17392

//  <item> SFDITEM_FIELD__NVIC_IPR17_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E444) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR17 >> 0) & 0xFF), ((NVIC_IPR17 = (NVIC_IPR17 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR17_IPR_N1  ---------------------------------
// SVD Line: 17398

//  <item> SFDITEM_FIELD__NVIC_IPR17_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E444) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR17 >> 8) & 0xFF), ((NVIC_IPR17 = (NVIC_IPR17 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR17_IPR_N2  ---------------------------------
// SVD Line: 17404

//  <item> SFDITEM_FIELD__NVIC_IPR17_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E444) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR17 >> 16) & 0xFF), ((NVIC_IPR17 = (NVIC_IPR17 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR17_IPR_N3  ---------------------------------
// SVD Line: 17410

//  <item> SFDITEM_FIELD__NVIC_IPR17_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E444) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR17 >> 24) & 0xFF), ((NVIC_IPR17 = (NVIC_IPR17 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IPR17  -----------------------------------
// SVD Line: 17383

//  <rtree> SFDITEM_REG__NVIC_IPR17
//    <name> IPR17 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E444) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR17 >> 0) & 0xFFFFFFFF), ((NVIC_IPR17 = (NVIC_IPR17 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR17_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR17_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR17_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR17_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR18  -------------------------------
// SVD Line: 17418

unsigned int NVIC_IPR18 __AT (0xE000E448);



// ------------------------------  Field Item: NVIC_IPR18_IPR_N0  ---------------------------------
// SVD Line: 17427

//  <item> SFDITEM_FIELD__NVIC_IPR18_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E448) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR18 >> 0) & 0xFF), ((NVIC_IPR18 = (NVIC_IPR18 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR18_IPR_N1  ---------------------------------
// SVD Line: 17433

//  <item> SFDITEM_FIELD__NVIC_IPR18_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E448) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR18 >> 8) & 0xFF), ((NVIC_IPR18 = (NVIC_IPR18 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR18_IPR_N2  ---------------------------------
// SVD Line: 17439

//  <item> SFDITEM_FIELD__NVIC_IPR18_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E448) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR18 >> 16) & 0xFF), ((NVIC_IPR18 = (NVIC_IPR18 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR18_IPR_N3  ---------------------------------
// SVD Line: 17445

//  <item> SFDITEM_FIELD__NVIC_IPR18_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E448) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR18 >> 24) & 0xFF), ((NVIC_IPR18 = (NVIC_IPR18 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IPR18  -----------------------------------
// SVD Line: 17418

//  <rtree> SFDITEM_REG__NVIC_IPR18
//    <name> IPR18 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E448) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR18 >> 0) & 0xFFFFFFFF), ((NVIC_IPR18 = (NVIC_IPR18 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR18_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR18_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR18_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR18_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR19  -------------------------------
// SVD Line: 17453

unsigned int NVIC_IPR19 __AT (0xE000E44C);



// ------------------------------  Field Item: NVIC_IPR19_IPR_N0  ---------------------------------
// SVD Line: 17462

//  <item> SFDITEM_FIELD__NVIC_IPR19_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E44C) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR19 >> 0) & 0xFF), ((NVIC_IPR19 = (NVIC_IPR19 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR19_IPR_N1  ---------------------------------
// SVD Line: 17468

//  <item> SFDITEM_FIELD__NVIC_IPR19_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E44C) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR19 >> 8) & 0xFF), ((NVIC_IPR19 = (NVIC_IPR19 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR19_IPR_N2  ---------------------------------
// SVD Line: 17474

//  <item> SFDITEM_FIELD__NVIC_IPR19_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E44C) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR19 >> 16) & 0xFF), ((NVIC_IPR19 = (NVIC_IPR19 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR19_IPR_N3  ---------------------------------
// SVD Line: 17480

//  <item> SFDITEM_FIELD__NVIC_IPR19_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E44C) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR19 >> 24) & 0xFF), ((NVIC_IPR19 = (NVIC_IPR19 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IPR19  -----------------------------------
// SVD Line: 17453

//  <rtree> SFDITEM_REG__NVIC_IPR19
//    <name> IPR19 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E44C) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR19 >> 0) & 0xFFFFFFFF), ((NVIC_IPR19 = (NVIC_IPR19 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR19_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR19_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR19_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR19_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: NVIC  -------------------------------------
// SVD Line: 16478

//  <view> NVIC
//    <name> NVIC </name>
//    <item> SFDITEM_REG__NVIC_ICTR </item>
//    <item> SFDITEM_REG__NVIC_STIR </item>
//    <item> SFDITEM_REG__NVIC_ISER0 </item>
//    <item> SFDITEM_REG__NVIC_ISER1 </item>
//    <item> SFDITEM_REG__NVIC_ISER2 </item>
//    <item> SFDITEM_REG__NVIC_ICER0 </item>
//    <item> SFDITEM_REG__NVIC_ICER1 </item>
//    <item> SFDITEM_REG__NVIC_ICER2 </item>
//    <item> SFDITEM_REG__NVIC_ISPR0 </item>
//    <item> SFDITEM_REG__NVIC_ISPR1 </item>
//    <item> SFDITEM_REG__NVIC_ISPR2 </item>
//    <item> SFDITEM_REG__NVIC_ICPR0 </item>
//    <item> SFDITEM_REG__NVIC_ICPR1 </item>
//    <item> SFDITEM_REG__NVIC_ICPR2 </item>
//    <item> SFDITEM_REG__NVIC_IABR0 </item>
//    <item> SFDITEM_REG__NVIC_IABR1 </item>
//    <item> SFDITEM_REG__NVIC_IABR2 </item>
//    <item> SFDITEM_REG__NVIC_IPR0 </item>
//    <item> SFDITEM_REG__NVIC_IPR1 </item>
//    <item> SFDITEM_REG__NVIC_IPR2 </item>
//    <item> SFDITEM_REG__NVIC_IPR3 </item>
//    <item> SFDITEM_REG__NVIC_IPR4 </item>
//    <item> SFDITEM_REG__NVIC_IPR5 </item>
//    <item> SFDITEM_REG__NVIC_IPR6 </item>
//    <item> SFDITEM_REG__NVIC_IPR7 </item>
//    <item> SFDITEM_REG__NVIC_IPR8 </item>
//    <item> SFDITEM_REG__NVIC_IPR9 </item>
//    <item> SFDITEM_REG__NVIC_IPR10 </item>
//    <item> SFDITEM_REG__NVIC_IPR11 </item>
//    <item> SFDITEM_REG__NVIC_IPR12 </item>
//    <item> SFDITEM_REG__NVIC_IPR13 </item>
//    <item> SFDITEM_REG__NVIC_IPR14 </item>
//    <item> SFDITEM_REG__NVIC_IPR15 </item>
//    <item> SFDITEM_REG__NVIC_IPR16 </item>
//    <item> SFDITEM_REG__NVIC_IPR17 </item>
//    <item> SFDITEM_REG__NVIC_IPR18 </item>
//    <item> SFDITEM_REG__NVIC_IPR19 </item>
//  </view>
//  


// -----------------------------  Register Item Address: TIM6_CR1  --------------------------------
// SVD Line: 17506

unsigned int TIM6_CR1 __AT (0x40001000);



// --------------------------------  Field Item: TIM6_CR1_ARPE  -----------------------------------
// SVD Line: 17515

//  <item> SFDITEM_FIELD__TIM6_CR1_ARPE
//    <name> ARPE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001000) Auto-reload preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM6_CR1 ) </loc>
//      <o.7..7> ARPE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM6_CR1_OPM  ------------------------------------
// SVD Line: 17521

//  <item> SFDITEM_FIELD__TIM6_CR1_OPM
//    <name> OPM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001000) One-pulse mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM6_CR1 ) </loc>
//      <o.3..3> OPM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM6_CR1_URS  ------------------------------------
// SVD Line: 17527

//  <item> SFDITEM_FIELD__TIM6_CR1_URS
//    <name> URS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001000) Update request source </i>
//    <check> 
//      <loc> ( (unsigned int) TIM6_CR1 ) </loc>
//      <o.2..2> URS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM6_CR1_UDIS  -----------------------------------
// SVD Line: 17533

//  <item> SFDITEM_FIELD__TIM6_CR1_UDIS
//    <name> UDIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001000) Update disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM6_CR1 ) </loc>
//      <o.1..1> UDIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM6_CR1_CEN  ------------------------------------
// SVD Line: 17539

//  <item> SFDITEM_FIELD__TIM6_CR1_CEN
//    <name> CEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001000) Counter enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM6_CR1 ) </loc>
//      <o.0..0> CEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM6_CR1  ------------------------------------
// SVD Line: 17506

//  <rtree> SFDITEM_REG__TIM6_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001000) control register 1 </i>
//    <loc> ( (unsigned int)((TIM6_CR1 >> 0) & 0xFFFFFFFF), ((TIM6_CR1 = (TIM6_CR1 & ~(0x8FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x8F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM6_CR1_ARPE </item>
//    <item> SFDITEM_FIELD__TIM6_CR1_OPM </item>
//    <item> SFDITEM_FIELD__TIM6_CR1_URS </item>
//    <item> SFDITEM_FIELD__TIM6_CR1_UDIS </item>
//    <item> SFDITEM_FIELD__TIM6_CR1_CEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM6_CR2  --------------------------------
// SVD Line: 17547

unsigned int TIM6_CR2 __AT (0x40001004);



// --------------------------------  Field Item: TIM6_CR2_MMS  ------------------------------------
// SVD Line: 17556

//  <item> SFDITEM_FIELD__TIM6_CR2_MMS
//    <name> MMS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40001004) Master mode selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM6_CR2 >> 4) & 0x7), ((TIM6_CR2 = (TIM6_CR2 & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM6_CR2  ------------------------------------
// SVD Line: 17547

//  <rtree> SFDITEM_REG__TIM6_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001004) control register 2 </i>
//    <loc> ( (unsigned int)((TIM6_CR2 >> 0) & 0xFFFFFFFF), ((TIM6_CR2 = (TIM6_CR2 & ~(0x70UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x70) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM6_CR2_MMS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM6_DIER  --------------------------------
// SVD Line: 17564

unsigned int TIM6_DIER __AT (0x4000100C);



// --------------------------------  Field Item: TIM6_DIER_UDE  -----------------------------------
// SVD Line: 17573

//  <item> SFDITEM_FIELD__TIM6_DIER_UDE
//    <name> UDE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000100C) Update DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM6_DIER ) </loc>
//      <o.8..8> UDE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM6_DIER_UIE  -----------------------------------
// SVD Line: 17579

//  <item> SFDITEM_FIELD__TIM6_DIER_UIE
//    <name> UIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000100C) Update interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM6_DIER ) </loc>
//      <o.0..0> UIE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM6_DIER  -----------------------------------
// SVD Line: 17564

//  <rtree> SFDITEM_REG__TIM6_DIER
//    <name> DIER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000100C) DMA/Interrupt enable register </i>
//    <loc> ( (unsigned int)((TIM6_DIER >> 0) & 0xFFFFFFFF), ((TIM6_DIER = (TIM6_DIER & ~(0x101UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x101) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM6_DIER_UDE </item>
//    <item> SFDITEM_FIELD__TIM6_DIER_UIE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM6_SR  ---------------------------------
// SVD Line: 17587

unsigned int TIM6_SR __AT (0x40001010);



// ---------------------------------  Field Item: TIM6_SR_UIF  ------------------------------------
// SVD Line: 17596

//  <item> SFDITEM_FIELD__TIM6_SR_UIF
//    <name> UIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001010) Update interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM6_SR ) </loc>
//      <o.0..0> UIF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: TIM6_SR  ------------------------------------
// SVD Line: 17587

//  <rtree> SFDITEM_REG__TIM6_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001010) status register </i>
//    <loc> ( (unsigned int)((TIM6_SR >> 0) & 0xFFFFFFFF), ((TIM6_SR = (TIM6_SR & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM6_SR_UIF </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM6_EGR  --------------------------------
// SVD Line: 17604

unsigned int TIM6_EGR __AT (0x40001014);



// ---------------------------------  Field Item: TIM6_EGR_UG  ------------------------------------
// SVD Line: 17613

//  <item> SFDITEM_FIELD__TIM6_EGR_UG
//    <name> UG </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40001014) Update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM6_EGR ) </loc>
//      <o.0..0> UG
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM6_EGR  ------------------------------------
// SVD Line: 17604

//  <rtree> SFDITEM_REG__TIM6_EGR
//    <name> EGR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40001014) event generation register </i>
//    <loc> ( (unsigned int)((TIM6_EGR >> 0) & 0xFFFFFFFF), ((TIM6_EGR = (TIM6_EGR & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM6_EGR_UG </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM6_CNT  --------------------------------
// SVD Line: 17621

unsigned int TIM6_CNT __AT (0x40001024);



// --------------------------------  Field Item: TIM6_CNT_CNT  ------------------------------------
// SVD Line: 17630

//  <item> SFDITEM_FIELD__TIM6_CNT_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001024) Low counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM6_CNT >> 0) & 0xFFFF), ((TIM6_CNT = (TIM6_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM6_CNT  ------------------------------------
// SVD Line: 17621

//  <rtree> SFDITEM_REG__TIM6_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001024) counter </i>
//    <loc> ( (unsigned int)((TIM6_CNT >> 0) & 0xFFFFFFFF), ((TIM6_CNT = (TIM6_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM6_CNT_CNT </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM6_PSC  --------------------------------
// SVD Line: 17638

unsigned int TIM6_PSC __AT (0x40001028);



// --------------------------------  Field Item: TIM6_PSC_PSC  ------------------------------------
// SVD Line: 17647

//  <item> SFDITEM_FIELD__TIM6_PSC_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001028) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM6_PSC >> 0) & 0xFFFF), ((TIM6_PSC = (TIM6_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM6_PSC  ------------------------------------
// SVD Line: 17638

//  <rtree> SFDITEM_REG__TIM6_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001028) prescaler </i>
//    <loc> ( (unsigned int)((TIM6_PSC >> 0) & 0xFFFFFFFF), ((TIM6_PSC = (TIM6_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM6_PSC_PSC </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM6_ARR  --------------------------------
// SVD Line: 17655

unsigned int TIM6_ARR __AT (0x4000102C);



// --------------------------------  Field Item: TIM6_ARR_ARR  ------------------------------------
// SVD Line: 17664

//  <item> SFDITEM_FIELD__TIM6_ARR_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000102C) Low Auto-reload value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM6_ARR >> 0) & 0xFFFF), ((TIM6_ARR = (TIM6_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM6_ARR  ------------------------------------
// SVD Line: 17655

//  <rtree> SFDITEM_REG__TIM6_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000102C) auto-reload register </i>
//    <loc> ( (unsigned int)((TIM6_ARR >> 0) & 0xFFFFFFFF), ((TIM6_ARR = (TIM6_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM6_ARR_ARR </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: TIM6  -------------------------------------
// SVD Line: 17490

//  <view> TIM6
//    <name> TIM6 </name>
//    <item> SFDITEM_REG__TIM6_CR1 </item>
//    <item> SFDITEM_REG__TIM6_CR2 </item>
//    <item> SFDITEM_REG__TIM6_DIER </item>
//    <item> SFDITEM_REG__TIM6_SR </item>
//    <item> SFDITEM_REG__TIM6_EGR </item>
//    <item> SFDITEM_REG__TIM6_CNT </item>
//    <item> SFDITEM_REG__TIM6_PSC </item>
//    <item> SFDITEM_REG__TIM6_ARR </item>
//  </view>
//  


// ------------------------------  Register Item Address: RNG_CR  ---------------------------------
// SVD Line: 17690

unsigned int RNG_CR __AT (0x40080000);



// ----------------------------------  Field Item: RNG_CR_IE  -------------------------------------
// SVD Line: 17699

//  <item> SFDITEM_FIELD__RNG_CR_IE
//    <name> IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40080000) Interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) RNG_CR ) </loc>
//      <o.3..3> IE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RNG_CR_RNGEN  ------------------------------------
// SVD Line: 17705

//  <item> SFDITEM_FIELD__RNG_CR_RNGEN
//    <name> RNGEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40080000) Random number generator  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RNG_CR ) </loc>
//      <o.2..2> RNGEN
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: RNG_CR  -------------------------------------
// SVD Line: 17690

//  <rtree> SFDITEM_REG__RNG_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080000) control register </i>
//    <loc> ( (unsigned int)((RNG_CR >> 0) & 0xFFFFFFFF), ((RNG_CR = (RNG_CR & ~(0xCUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xC) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RNG_CR_IE </item>
//    <item> SFDITEM_FIELD__RNG_CR_RNGEN </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: RNG_SR  ---------------------------------
// SVD Line: 17714

unsigned int RNG_SR __AT (0x40080004);



// ---------------------------------  Field Item: RNG_SR_SEIS  ------------------------------------
// SVD Line: 17722

//  <item> SFDITEM_FIELD__RNG_SR_SEIS
//    <name> SEIS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40080004) Seed error interrupt  status </i>
//    <check> 
//      <loc> ( (unsigned int) RNG_SR ) </loc>
//      <o.6..6> SEIS
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RNG_SR_CEIS  ------------------------------------
// SVD Line: 17730

//  <item> SFDITEM_FIELD__RNG_SR_CEIS
//    <name> CEIS </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40080004) Clock error interrupt  status </i>
//    <check> 
//      <loc> ( (unsigned int) RNG_SR ) </loc>
//      <o.5..5> CEIS
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RNG_SR_SECS  ------------------------------------
// SVD Line: 17738

//  <item> SFDITEM_FIELD__RNG_SR_SECS
//    <name> SECS </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40080004) Seed error current status </i>
//    <check> 
//      <loc> ( (unsigned int) RNG_SR ) </loc>
//      <o.2..2> SECS
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RNG_SR_CECS  ------------------------------------
// SVD Line: 17745

//  <item> SFDITEM_FIELD__RNG_SR_CECS
//    <name> CECS </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40080004) Clock error current status </i>
//    <check> 
//      <loc> ( (unsigned int) RNG_SR ) </loc>
//      <o.1..1> CECS
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RNG_SR_DRDY  ------------------------------------
// SVD Line: 17752

//  <item> SFDITEM_FIELD__RNG_SR_DRDY
//    <name> DRDY </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40080004) Data ready </i>
//    <check> 
//      <loc> ( (unsigned int) RNG_SR ) </loc>
//      <o.0..0> DRDY
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: RNG_SR  -------------------------------------
// SVD Line: 17714

//  <rtree> SFDITEM_REG__RNG_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080004) status register </i>
//    <loc> ( (unsigned int)((RNG_SR >> 0) & 0xFFFFFFFF), ((RNG_SR = (RNG_SR & ~(0x60UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x60) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RNG_SR_SEIS </item>
//    <item> SFDITEM_FIELD__RNG_SR_CEIS </item>
//    <item> SFDITEM_FIELD__RNG_SR_SECS </item>
//    <item> SFDITEM_FIELD__RNG_SR_CECS </item>
//    <item> SFDITEM_FIELD__RNG_SR_DRDY </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: RNG_DR  ---------------------------------
// SVD Line: 17761

unsigned int RNG_DR __AT (0x40080008);



// --------------------------------  Field Item: RNG_DR_RNDATA  -----------------------------------
// SVD Line: 17770

//  <item> SFDITEM_FIELD__RNG_DR_RNDATA
//    <name> RNDATA </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40080008) Random data </i>
//    <edit> 
//      <loc> ( (unsigned int)((RNG_DR >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: RNG_DR  -------------------------------------
// SVD Line: 17761

//  <rtree> SFDITEM_REG__RNG_DR
//    <name> DR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40080008) data register </i>
//    <loc> ( (unsigned int)((RNG_DR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RNG_DR_RNDATA </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: RNG  --------------------------------------
// SVD Line: 17674

//  <view> RNG
//    <name> RNG </name>
//    <item> SFDITEM_REG__RNG_CR </item>
//    <item> SFDITEM_REG__RNG_SR </item>
//    <item> SFDITEM_REG__RNG_DR </item>
//  </view>
//  


// ------------------------------  Register Item Address: DAC_CR  ---------------------------------
// SVD Line: 17791

unsigned int DAC_CR __AT (0x40007400);



// ------------------------------  Field Item: DAC_CR_DMAUDRIE2  ----------------------------------
// SVD Line: 17800

//  <item> SFDITEM_FIELD__DAC_CR_DMAUDRIE2
//    <name> DMAUDRIE2 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40007400) DAC channel2 DMA underrun interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DAC_CR ) </loc>
//      <o.29..29> DMAUDRIE2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DAC_CR_DMAEN2  -----------------------------------
// SVD Line: 17807

//  <item> SFDITEM_FIELD__DAC_CR_DMAEN2
//    <name> DMAEN2 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40007400) DAC channel2 DMA enable </i>
//    <check> 
//      <loc> ( (unsigned int) DAC_CR ) </loc>
//      <o.28..28> DMAEN2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DAC_CR_MAMP2  ------------------------------------
// SVD Line: 17813

//  <item> SFDITEM_FIELD__DAC_CR_MAMP2
//    <name> MAMP2 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40007400) DAC channel2 mask/amplitude  selector </i>
//    <edit> 
//      <loc> ( (unsigned char)((DAC_CR >> 24) & 0xF), ((DAC_CR = (DAC_CR & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DAC_CR_WAVE2  ------------------------------------
// SVD Line: 17820

//  <item> SFDITEM_FIELD__DAC_CR_WAVE2
//    <name> WAVE2 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40007400) DAC channel2 noise/triangle wave  generation enable </i>
//    <edit> 
//      <loc> ( (unsigned char)((DAC_CR >> 22) & 0x3), ((DAC_CR = (DAC_CR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DAC_CR_TSEL2  ------------------------------------
// SVD Line: 17827

//  <item> SFDITEM_FIELD__DAC_CR_TSEL2
//    <name> TSEL2 </name>
//    <rw> 
//    <i> [Bits 21..19] RW (@ 0x40007400) DAC channel2 trigger  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DAC_CR >> 19) & 0x7), ((DAC_CR = (DAC_CR & ~(0x7UL << 19 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: DAC_CR_TEN2  ------------------------------------
// SVD Line: 17834

//  <item> SFDITEM_FIELD__DAC_CR_TEN2
//    <name> TEN2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40007400) DAC channel2 trigger  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DAC_CR ) </loc>
//      <o.18..18> TEN2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DAC_CR_BOFF2  ------------------------------------
// SVD Line: 17841

//  <item> SFDITEM_FIELD__DAC_CR_BOFF2
//    <name> BOFF2 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40007400) DAC channel2 output buffer  disable </i>
//    <check> 
//      <loc> ( (unsigned int) DAC_CR ) </loc>
//      <o.17..17> BOFF2
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: DAC_CR_EN2  -------------------------------------
// SVD Line: 17848

//  <item> SFDITEM_FIELD__DAC_CR_EN2
//    <name> EN2 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40007400) DAC channel2 enable </i>
//    <check> 
//      <loc> ( (unsigned int) DAC_CR ) </loc>
//      <o.16..16> EN2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DAC_CR_DMAUDRIE1  ----------------------------------
// SVD Line: 17854

//  <item> SFDITEM_FIELD__DAC_CR_DMAUDRIE1
//    <name> DMAUDRIE1 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40007400) DAC channel1 DMA Underrun Interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DAC_CR ) </loc>
//      <o.13..13> DMAUDRIE1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DAC_CR_DMAEN1  -----------------------------------
// SVD Line: 17861

//  <item> SFDITEM_FIELD__DAC_CR_DMAEN1
//    <name> DMAEN1 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40007400) DAC channel1 DMA enable </i>
//    <check> 
//      <loc> ( (unsigned int) DAC_CR ) </loc>
//      <o.12..12> DMAEN1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DAC_CR_MAMP1  ------------------------------------
// SVD Line: 17867

//  <item> SFDITEM_FIELD__DAC_CR_MAMP1
//    <name> MAMP1 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40007400) DAC channel1 mask/amplitude  selector </i>
//    <edit> 
//      <loc> ( (unsigned char)((DAC_CR >> 8) & 0xF), ((DAC_CR = (DAC_CR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DAC_CR_WAVE1  ------------------------------------
// SVD Line: 17874

//  <item> SFDITEM_FIELD__DAC_CR_WAVE1
//    <name> WAVE1 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40007400) DAC channel1 noise/triangle wave  generation enable </i>
//    <edit> 
//      <loc> ( (unsigned char)((DAC_CR >> 6) & 0x3), ((DAC_CR = (DAC_CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DAC_CR_TSEL1  ------------------------------------
// SVD Line: 17881

//  <item> SFDITEM_FIELD__DAC_CR_TSEL1
//    <name> TSEL1 </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x40007400) DAC channel1 trigger  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DAC_CR >> 3) & 0x7), ((DAC_CR = (DAC_CR & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: DAC_CR_TEN1  ------------------------------------
// SVD Line: 17888

//  <item> SFDITEM_FIELD__DAC_CR_TEN1
//    <name> TEN1 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40007400) DAC channel1 trigger  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DAC_CR ) </loc>
//      <o.2..2> TEN1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DAC_CR_BOFF1  ------------------------------------
// SVD Line: 17895

//  <item> SFDITEM_FIELD__DAC_CR_BOFF1
//    <name> BOFF1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40007400) DAC channel1 output buffer  disable </i>
//    <check> 
//      <loc> ( (unsigned int) DAC_CR ) </loc>
//      <o.1..1> BOFF1
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: DAC_CR_EN1  -------------------------------------
// SVD Line: 17902

//  <item> SFDITEM_FIELD__DAC_CR_EN1
//    <name> EN1 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40007400) DAC channel1 enable </i>
//    <check> 
//      <loc> ( (unsigned int) DAC_CR ) </loc>
//      <o.0..0> EN1
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: DAC_CR  -------------------------------------
// SVD Line: 17791

//  <rtree> SFDITEM_REG__DAC_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007400) control register </i>
//    <loc> ( (unsigned int)((DAC_CR >> 0) & 0xFFFFFFFF), ((DAC_CR = (DAC_CR & ~(0x3FFF3FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DAC_CR_DMAUDRIE2 </item>
//    <item> SFDITEM_FIELD__DAC_CR_DMAEN2 </item>
//    <item> SFDITEM_FIELD__DAC_CR_MAMP2 </item>
//    <item> SFDITEM_FIELD__DAC_CR_WAVE2 </item>
//    <item> SFDITEM_FIELD__DAC_CR_TSEL2 </item>
//    <item> SFDITEM_FIELD__DAC_CR_TEN2 </item>
//    <item> SFDITEM_FIELD__DAC_CR_BOFF2 </item>
//    <item> SFDITEM_FIELD__DAC_CR_EN2 </item>
//    <item> SFDITEM_FIELD__DAC_CR_DMAUDRIE1 </item>
//    <item> SFDITEM_FIELD__DAC_CR_DMAEN1 </item>
//    <item> SFDITEM_FIELD__DAC_CR_MAMP1 </item>
//    <item> SFDITEM_FIELD__DAC_CR_WAVE1 </item>
//    <item> SFDITEM_FIELD__DAC_CR_TSEL1 </item>
//    <item> SFDITEM_FIELD__DAC_CR_TEN1 </item>
//    <item> SFDITEM_FIELD__DAC_CR_BOFF1 </item>
//    <item> SFDITEM_FIELD__DAC_CR_EN1 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DAC_SWTRIGR  -------------------------------
// SVD Line: 17910

unsigned int DAC_SWTRIGR __AT (0x40007404);



// -----------------------------  Field Item: DAC_SWTRIGR_SWTRIG2  --------------------------------
// SVD Line: 17919

//  <item> SFDITEM_FIELD__DAC_SWTRIGR_SWTRIG2
//    <name> SWTRIG2 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40007404) DAC channel2 software  trigger </i>
//    <check> 
//      <loc> ( (unsigned int) DAC_SWTRIGR ) </loc>
//      <o.1..1> SWTRIG2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DAC_SWTRIGR_SWTRIG1  --------------------------------
// SVD Line: 17926

//  <item> SFDITEM_FIELD__DAC_SWTRIGR_SWTRIG1
//    <name> SWTRIG1 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40007404) DAC channel1 software  trigger </i>
//    <check> 
//      <loc> ( (unsigned int) DAC_SWTRIGR ) </loc>
//      <o.0..0> SWTRIG1
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: DAC_SWTRIGR  ----------------------------------
// SVD Line: 17910

//  <rtree> SFDITEM_REG__DAC_SWTRIGR
//    <name> SWTRIGR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40007404) software trigger register </i>
//    <loc> ( (unsigned int)((DAC_SWTRIGR >> 0) & 0xFFFFFFFF), ((DAC_SWTRIGR = (DAC_SWTRIGR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DAC_SWTRIGR_SWTRIG2 </item>
//    <item> SFDITEM_FIELD__DAC_SWTRIGR_SWTRIG1 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DAC_DHR12R1  -------------------------------
// SVD Line: 17935

unsigned int DAC_DHR12R1 __AT (0x40007408);



// ----------------------------  Field Item: DAC_DHR12R1_DACC1DHR  --------------------------------
// SVD Line: 17945

//  <item> SFDITEM_FIELD__DAC_DHR12R1_DACC1DHR
//    <name> DACC1DHR </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40007408) DAC channel1 12-bit right-aligned  data </i>
//    <edit> 
//      <loc> ( (unsigned short)((DAC_DHR12R1 >> 0) & 0xFFF), ((DAC_DHR12R1 = (DAC_DHR12R1 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DAC_DHR12R1  ----------------------------------
// SVD Line: 17935

//  <rtree> SFDITEM_REG__DAC_DHR12R1
//    <name> DHR12R1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007408) channel1 12-bit right-aligned data holding  register </i>
//    <loc> ( (unsigned int)((DAC_DHR12R1 >> 0) & 0xFFFFFFFF), ((DAC_DHR12R1 = (DAC_DHR12R1 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DAC_DHR12R1_DACC1DHR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DAC_DHR12L1  -------------------------------
// SVD Line: 17954

unsigned int DAC_DHR12L1 __AT (0x4000740C);



// ----------------------------  Field Item: DAC_DHR12L1_DACC1DHR  --------------------------------
// SVD Line: 17964

//  <item> SFDITEM_FIELD__DAC_DHR12L1_DACC1DHR
//    <name> DACC1DHR </name>
//    <rw> 
//    <i> [Bits 15..4] RW (@ 0x4000740C) DAC channel1 12-bit left-aligned  data </i>
//    <edit> 
//      <loc> ( (unsigned short)((DAC_DHR12L1 >> 4) & 0xFFF), ((DAC_DHR12L1 = (DAC_DHR12L1 & ~(0xFFFUL << 4 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DAC_DHR12L1  ----------------------------------
// SVD Line: 17954

//  <rtree> SFDITEM_REG__DAC_DHR12L1
//    <name> DHR12L1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000740C) channel1 12-bit left aligned data holding  register </i>
//    <loc> ( (unsigned int)((DAC_DHR12L1 >> 0) & 0xFFFFFFFF), ((DAC_DHR12L1 = (DAC_DHR12L1 & ~(0xFFF0UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF0) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DAC_DHR12L1_DACC1DHR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DAC_DHR8R1  -------------------------------
// SVD Line: 17973

unsigned int DAC_DHR8R1 __AT (0x40007410);



// -----------------------------  Field Item: DAC_DHR8R1_DACC1DHR  --------------------------------
// SVD Line: 17983

//  <item> SFDITEM_FIELD__DAC_DHR8R1_DACC1DHR
//    <name> DACC1DHR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40007410) DAC channel1 8-bit right-aligned  data </i>
//    <edit> 
//      <loc> ( (unsigned char)((DAC_DHR8R1 >> 0) & 0xFF), ((DAC_DHR8R1 = (DAC_DHR8R1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DAC_DHR8R1  -----------------------------------
// SVD Line: 17973

//  <rtree> SFDITEM_REG__DAC_DHR8R1
//    <name> DHR8R1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007410) channel1 8-bit right aligned data holding  register </i>
//    <loc> ( (unsigned int)((DAC_DHR8R1 >> 0) & 0xFFFFFFFF), ((DAC_DHR8R1 = (DAC_DHR8R1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DAC_DHR8R1_DACC1DHR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DAC_DHR12R2  -------------------------------
// SVD Line: 17992

unsigned int DAC_DHR12R2 __AT (0x40007414);



// ----------------------------  Field Item: DAC_DHR12R2_DACC2DHR  --------------------------------
// SVD Line: 18002

//  <item> SFDITEM_FIELD__DAC_DHR12R2_DACC2DHR
//    <name> DACC2DHR </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40007414) DAC channel2 12-bit right-aligned  data </i>
//    <edit> 
//      <loc> ( (unsigned short)((DAC_DHR12R2 >> 0) & 0xFFF), ((DAC_DHR12R2 = (DAC_DHR12R2 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DAC_DHR12R2  ----------------------------------
// SVD Line: 17992

//  <rtree> SFDITEM_REG__DAC_DHR12R2
//    <name> DHR12R2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007414) channel2 12-bit right aligned data holding  register </i>
//    <loc> ( (unsigned int)((DAC_DHR12R2 >> 0) & 0xFFFFFFFF), ((DAC_DHR12R2 = (DAC_DHR12R2 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DAC_DHR12R2_DACC2DHR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DAC_DHR12L2  -------------------------------
// SVD Line: 18011

unsigned int DAC_DHR12L2 __AT (0x40007418);



// ----------------------------  Field Item: DAC_DHR12L2_DACC2DHR  --------------------------------
// SVD Line: 18021

//  <item> SFDITEM_FIELD__DAC_DHR12L2_DACC2DHR
//    <name> DACC2DHR </name>
//    <rw> 
//    <i> [Bits 15..4] RW (@ 0x40007418) DAC channel2 12-bit left-aligned  data </i>
//    <edit> 
//      <loc> ( (unsigned short)((DAC_DHR12L2 >> 4) & 0xFFF), ((DAC_DHR12L2 = (DAC_DHR12L2 & ~(0xFFFUL << 4 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DAC_DHR12L2  ----------------------------------
// SVD Line: 18011

//  <rtree> SFDITEM_REG__DAC_DHR12L2
//    <name> DHR12L2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007418) channel2 12-bit left aligned data holding  register </i>
//    <loc> ( (unsigned int)((DAC_DHR12L2 >> 0) & 0xFFFFFFFF), ((DAC_DHR12L2 = (DAC_DHR12L2 & ~(0xFFF0UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF0) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DAC_DHR12L2_DACC2DHR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DAC_DHR8R2  -------------------------------
// SVD Line: 18030

unsigned int DAC_DHR8R2 __AT (0x4000741C);



// -----------------------------  Field Item: DAC_DHR8R2_DACC2DHR  --------------------------------
// SVD Line: 18040

//  <item> SFDITEM_FIELD__DAC_DHR8R2_DACC2DHR
//    <name> DACC2DHR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000741C) DAC channel2 8-bit right-aligned  data </i>
//    <edit> 
//      <loc> ( (unsigned char)((DAC_DHR8R2 >> 0) & 0xFF), ((DAC_DHR8R2 = (DAC_DHR8R2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DAC_DHR8R2  -----------------------------------
// SVD Line: 18030

//  <rtree> SFDITEM_REG__DAC_DHR8R2
//    <name> DHR8R2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000741C) channel2 8-bit right-aligned data holding  register </i>
//    <loc> ( (unsigned int)((DAC_DHR8R2 >> 0) & 0xFFFFFFFF), ((DAC_DHR8R2 = (DAC_DHR8R2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DAC_DHR8R2_DACC2DHR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DAC_DHR12RD  -------------------------------
// SVD Line: 18049

unsigned int DAC_DHR12RD __AT (0x40007420);



// ----------------------------  Field Item: DAC_DHR12RD_DACC2DHR  --------------------------------
// SVD Line: 18059

//  <item> SFDITEM_FIELD__DAC_DHR12RD_DACC2DHR
//    <name> DACC2DHR </name>
//    <rw> 
//    <i> [Bits 27..16] RW (@ 0x40007420) DAC channel2 12-bit right-aligned  data </i>
//    <edit> 
//      <loc> ( (unsigned short)((DAC_DHR12RD >> 16) & 0xFFF), ((DAC_DHR12RD = (DAC_DHR12RD & ~(0xFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: DAC_DHR12RD_DACC1DHR  --------------------------------
// SVD Line: 18066

//  <item> SFDITEM_FIELD__DAC_DHR12RD_DACC1DHR
//    <name> DACC1DHR </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40007420) DAC channel1 12-bit right-aligned  data </i>
//    <edit> 
//      <loc> ( (unsigned short)((DAC_DHR12RD >> 0) & 0xFFF), ((DAC_DHR12RD = (DAC_DHR12RD & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DAC_DHR12RD  ----------------------------------
// SVD Line: 18049

//  <rtree> SFDITEM_REG__DAC_DHR12RD
//    <name> DHR12RD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007420) Dual DAC 12-bit right-aligned data holding  register </i>
//    <loc> ( (unsigned int)((DAC_DHR12RD >> 0) & 0xFFFFFFFF), ((DAC_DHR12RD = (DAC_DHR12RD & ~(0xFFF0FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF0FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DAC_DHR12RD_DACC2DHR </item>
//    <item> SFDITEM_FIELD__DAC_DHR12RD_DACC1DHR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DAC_DHR12LD  -------------------------------
// SVD Line: 18075

unsigned int DAC_DHR12LD __AT (0x40007424);



// ----------------------------  Field Item: DAC_DHR12LD_DACC2DHR  --------------------------------
// SVD Line: 18085

//  <item> SFDITEM_FIELD__DAC_DHR12LD_DACC2DHR
//    <name> DACC2DHR </name>
//    <rw> 
//    <i> [Bits 31..20] RW (@ 0x40007424) DAC channel2 12-bit left-aligned  data </i>
//    <edit> 
//      <loc> ( (unsigned short)((DAC_DHR12LD >> 20) & 0xFFF), ((DAC_DHR12LD = (DAC_DHR12LD & ~(0xFFFUL << 20 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: DAC_DHR12LD_DACC1DHR  --------------------------------
// SVD Line: 18092

//  <item> SFDITEM_FIELD__DAC_DHR12LD_DACC1DHR
//    <name> DACC1DHR </name>
//    <rw> 
//    <i> [Bits 15..4] RW (@ 0x40007424) DAC channel1 12-bit left-aligned  data </i>
//    <edit> 
//      <loc> ( (unsigned short)((DAC_DHR12LD >> 4) & 0xFFF), ((DAC_DHR12LD = (DAC_DHR12LD & ~(0xFFFUL << 4 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DAC_DHR12LD  ----------------------------------
// SVD Line: 18075

//  <rtree> SFDITEM_REG__DAC_DHR12LD
//    <name> DHR12LD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007424) DUAL DAC 12-bit left aligned data holding  register </i>
//    <loc> ( (unsigned int)((DAC_DHR12LD >> 0) & 0xFFFFFFFF), ((DAC_DHR12LD = (DAC_DHR12LD & ~(0xFFF0FFF0UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF0FFF0) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DAC_DHR12LD_DACC2DHR </item>
//    <item> SFDITEM_FIELD__DAC_DHR12LD_DACC1DHR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DAC_DHR8RD  -------------------------------
// SVD Line: 18101

unsigned int DAC_DHR8RD __AT (0x40007428);



// -----------------------------  Field Item: DAC_DHR8RD_DACC2DHR  --------------------------------
// SVD Line: 18111

//  <item> SFDITEM_FIELD__DAC_DHR8RD_DACC2DHR
//    <name> DACC2DHR </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40007428) DAC channel2 8-bit right-aligned  data </i>
//    <edit> 
//      <loc> ( (unsigned char)((DAC_DHR8RD >> 8) & 0xFF), ((DAC_DHR8RD = (DAC_DHR8RD & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: DAC_DHR8RD_DACC1DHR  --------------------------------
// SVD Line: 18118

//  <item> SFDITEM_FIELD__DAC_DHR8RD_DACC1DHR
//    <name> DACC1DHR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40007428) DAC channel1 8-bit right-aligned  data </i>
//    <edit> 
//      <loc> ( (unsigned char)((DAC_DHR8RD >> 0) & 0xFF), ((DAC_DHR8RD = (DAC_DHR8RD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DAC_DHR8RD  -----------------------------------
// SVD Line: 18101

//  <rtree> SFDITEM_REG__DAC_DHR8RD
//    <name> DHR8RD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007428) DUAL DAC 8-bit right aligned data holding  register </i>
//    <loc> ( (unsigned int)((DAC_DHR8RD >> 0) & 0xFFFFFFFF), ((DAC_DHR8RD = (DAC_DHR8RD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DAC_DHR8RD_DACC2DHR </item>
//    <item> SFDITEM_FIELD__DAC_DHR8RD_DACC1DHR </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: DAC_DOR1  --------------------------------
// SVD Line: 18127

unsigned int DAC_DOR1 __AT (0x4000742C);



// ------------------------------  Field Item: DAC_DOR1_DACC1DOR  ---------------------------------
// SVD Line: 18136

//  <item> SFDITEM_FIELD__DAC_DOR1_DACC1DOR
//    <name> DACC1DOR </name>
//    <r> 
//    <i> [Bits 11..0] RO (@ 0x4000742C) DAC channel1 data output </i>
//    <edit> 
//      <loc> ( (unsigned short)((DAC_DOR1 >> 0) & 0xFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: DAC_DOR1  ------------------------------------
// SVD Line: 18127

//  <rtree> SFDITEM_REG__DAC_DOR1
//    <name> DOR1 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000742C) channel1 data output register </i>
//    <loc> ( (unsigned int)((DAC_DOR1 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__DAC_DOR1_DACC1DOR </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: DAC_DOR2  --------------------------------
// SVD Line: 18144

unsigned int DAC_DOR2 __AT (0x40007430);



// ------------------------------  Field Item: DAC_DOR2_DACC2DOR  ---------------------------------
// SVD Line: 18153

//  <item> SFDITEM_FIELD__DAC_DOR2_DACC2DOR
//    <name> DACC2DOR </name>
//    <r> 
//    <i> [Bits 11..0] RO (@ 0x40007430) DAC channel2 data output </i>
//    <edit> 
//      <loc> ( (unsigned short)((DAC_DOR2 >> 0) & 0xFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: DAC_DOR2  ------------------------------------
// SVD Line: 18144

//  <rtree> SFDITEM_REG__DAC_DOR2
//    <name> DOR2 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40007430) channel2 data output register </i>
//    <loc> ( (unsigned int)((DAC_DOR2 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__DAC_DOR2_DACC2DOR </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: DAC_SR  ---------------------------------
// SVD Line: 18161

unsigned int DAC_SR __AT (0x40007434);



// -------------------------------  Field Item: DAC_SR_DMAUDR2  -----------------------------------
// SVD Line: 18170

//  <item> SFDITEM_FIELD__DAC_SR_DMAUDR2
//    <name> DMAUDR2 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40007434) DAC channel2 DMA underrun  flag </i>
//    <check> 
//      <loc> ( (unsigned int) DAC_SR ) </loc>
//      <o.29..29> DMAUDR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DAC_SR_DMAUDR1  -----------------------------------
// SVD Line: 18177

//  <item> SFDITEM_FIELD__DAC_SR_DMAUDR1
//    <name> DMAUDR1 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40007434) DAC channel1 DMA underrun  flag </i>
//    <check> 
//      <loc> ( (unsigned int) DAC_SR ) </loc>
//      <o.13..13> DMAUDR1
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: DAC_SR  -------------------------------------
// SVD Line: 18161

//  <rtree> SFDITEM_REG__DAC_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007434) status register </i>
//    <loc> ( (unsigned int)((DAC_SR >> 0) & 0xFFFFFFFF), ((DAC_SR = (DAC_SR & ~(0x20002000UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x20002000) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DAC_SR_DMAUDR2 </item>
//    <item> SFDITEM_FIELD__DAC_SR_DMAUDR1 </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: DAC  --------------------------------------
// SVD Line: 17780

//  <view> DAC
//    <name> DAC </name>
//    <item> SFDITEM_REG__DAC_CR </item>
//    <item> SFDITEM_REG__DAC_SWTRIGR </item>
//    <item> SFDITEM_REG__DAC_DHR12R1 </item>
//    <item> SFDITEM_REG__DAC_DHR12L1 </item>
//    <item> SFDITEM_REG__DAC_DHR8R1 </item>
//    <item> SFDITEM_REG__DAC_DHR12R2 </item>
//    <item> SFDITEM_REG__DAC_DHR12L2 </item>
//    <item> SFDITEM_REG__DAC_DHR8R2 </item>
//    <item> SFDITEM_REG__DAC_DHR12RD </item>
//    <item> SFDITEM_REG__DAC_DHR12LD </item>
//    <item> SFDITEM_REG__DAC_DHR8RD </item>
//    <item> SFDITEM_REG__DAC_DOR1 </item>
//    <item> SFDITEM_REG__DAC_DOR2 </item>
//    <item> SFDITEM_REG__DAC_SR </item>
//  </view>
//  


// ----------------------------  Register Item Address: LPTIM1_ISR  -------------------------------
// SVD Line: 18204

unsigned int LPTIM1_ISR __AT (0x40002400);



// -------------------------------  Field Item: LPTIM1_ISR_DOWN  ----------------------------------
// SVD Line: 18213

//  <item> SFDITEM_FIELD__LPTIM1_ISR_DOWN
//    <name> DOWN </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40002400) Counter direction change up to  down </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_ISR ) </loc>
//      <o.6..6> DOWN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: LPTIM1_ISR_UP  -----------------------------------
// SVD Line: 18220

//  <item> SFDITEM_FIELD__LPTIM1_ISR_UP
//    <name> UP </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40002400) Counter direction change down to  up </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_ISR ) </loc>
//      <o.5..5> UP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM1_ISR_ARROK  ----------------------------------
// SVD Line: 18227

//  <item> SFDITEM_FIELD__LPTIM1_ISR_ARROK
//    <name> ARROK </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40002400) Autoreload register update  OK </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_ISR ) </loc>
//      <o.4..4> ARROK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM1_ISR_CMPOK  ----------------------------------
// SVD Line: 18234

//  <item> SFDITEM_FIELD__LPTIM1_ISR_CMPOK
//    <name> CMPOK </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40002400) Compare register update OK </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_ISR ) </loc>
//      <o.3..3> CMPOK
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM1_ISR_EXTTRIG  ---------------------------------
// SVD Line: 18240

//  <item> SFDITEM_FIELD__LPTIM1_ISR_EXTTRIG
//    <name> EXTTRIG </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40002400) External trigger edge  event </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_ISR ) </loc>
//      <o.2..2> EXTTRIG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPTIM1_ISR_ARRM  ----------------------------------
// SVD Line: 18247

//  <item> SFDITEM_FIELD__LPTIM1_ISR_ARRM
//    <name> ARRM </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40002400) Autoreload match </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_ISR ) </loc>
//      <o.1..1> ARRM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPTIM1_ISR_CMPM  ----------------------------------
// SVD Line: 18253

//  <item> SFDITEM_FIELD__LPTIM1_ISR_CMPM
//    <name> CMPM </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40002400) Compare match </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_ISR ) </loc>
//      <o.0..0> CMPM
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: LPTIM1_ISR  -----------------------------------
// SVD Line: 18204

//  <rtree> SFDITEM_REG__LPTIM1_ISR
//    <name> ISR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002400) Interrupt and Status Register </i>
//    <loc> ( (unsigned int)((LPTIM1_ISR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__LPTIM1_ISR_DOWN </item>
//    <item> SFDITEM_FIELD__LPTIM1_ISR_UP </item>
//    <item> SFDITEM_FIELD__LPTIM1_ISR_ARROK </item>
//    <item> SFDITEM_FIELD__LPTIM1_ISR_CMPOK </item>
//    <item> SFDITEM_FIELD__LPTIM1_ISR_EXTTRIG </item>
//    <item> SFDITEM_FIELD__LPTIM1_ISR_ARRM </item>
//    <item> SFDITEM_FIELD__LPTIM1_ISR_CMPM </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: LPTIM1_ICR  -------------------------------
// SVD Line: 18261

unsigned int LPTIM1_ICR __AT (0x40002404);



// ------------------------------  Field Item: LPTIM1_ICR_DOWNCF  ---------------------------------
// SVD Line: 18270

//  <item> SFDITEM_FIELD__LPTIM1_ICR_DOWNCF
//    <name> DOWNCF </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40002404) Direction change to down Clear  Flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_ICR ) </loc>
//      <o.6..6> DOWNCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPTIM1_ICR_UPCF  ----------------------------------
// SVD Line: 18277

//  <item> SFDITEM_FIELD__LPTIM1_ICR_UPCF
//    <name> UPCF </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40002404) Direction change to UP Clear  Flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_ICR ) </loc>
//      <o.5..5> UPCF
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM1_ICR_ARROKCF  ---------------------------------
// SVD Line: 18284

//  <item> SFDITEM_FIELD__LPTIM1_ICR_ARROKCF
//    <name> ARROKCF </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40002404) Autoreload register update OK Clear  Flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_ICR ) </loc>
//      <o.4..4> ARROKCF
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM1_ICR_CMPOKCF  ---------------------------------
// SVD Line: 18291

//  <item> SFDITEM_FIELD__LPTIM1_ICR_CMPOKCF
//    <name> CMPOKCF </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40002404) Compare register update OK Clear  Flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_ICR ) </loc>
//      <o.3..3> CMPOKCF
//    </check>
//  </item>
//  


// ----------------------------  Field Item: LPTIM1_ICR_EXTTRIGCF  --------------------------------
// SVD Line: 18298

//  <item> SFDITEM_FIELD__LPTIM1_ICR_EXTTRIGCF
//    <name> EXTTRIGCF </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40002404) External trigger valid edge Clear  Flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_ICR ) </loc>
//      <o.2..2> EXTTRIGCF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM1_ICR_ARRMCF  ---------------------------------
// SVD Line: 18305

//  <item> SFDITEM_FIELD__LPTIM1_ICR_ARRMCF
//    <name> ARRMCF </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40002404) Autoreload match Clear  Flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_ICR ) </loc>
//      <o.1..1> ARRMCF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM1_ICR_CMPMCF  ---------------------------------
// SVD Line: 18312

//  <item> SFDITEM_FIELD__LPTIM1_ICR_CMPMCF
//    <name> CMPMCF </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40002404) compare match Clear Flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_ICR ) </loc>
//      <o.0..0> CMPMCF
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: LPTIM1_ICR  -----------------------------------
// SVD Line: 18261

//  <rtree> SFDITEM_REG__LPTIM1_ICR
//    <name> ICR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40002404) Interrupt Clear Register </i>
//    <loc> ( (unsigned int)((LPTIM1_ICR >> 0) & 0xFFFFFFFF), ((LPTIM1_ICR = (LPTIM1_ICR & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPTIM1_ICR_DOWNCF </item>
//    <item> SFDITEM_FIELD__LPTIM1_ICR_UPCF </item>
//    <item> SFDITEM_FIELD__LPTIM1_ICR_ARROKCF </item>
//    <item> SFDITEM_FIELD__LPTIM1_ICR_CMPOKCF </item>
//    <item> SFDITEM_FIELD__LPTIM1_ICR_EXTTRIGCF </item>
//    <item> SFDITEM_FIELD__LPTIM1_ICR_ARRMCF </item>
//    <item> SFDITEM_FIELD__LPTIM1_ICR_CMPMCF </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: LPTIM1_IER  -------------------------------
// SVD Line: 18320

unsigned int LPTIM1_IER __AT (0x40002408);



// ------------------------------  Field Item: LPTIM1_IER_DOWNIE  ---------------------------------
// SVD Line: 18329

//  <item> SFDITEM_FIELD__LPTIM1_IER_DOWNIE
//    <name> DOWNIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40002408) Direction change to down Interrupt  Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_IER ) </loc>
//      <o.6..6> DOWNIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPTIM1_IER_UPIE  ----------------------------------
// SVD Line: 18336

//  <item> SFDITEM_FIELD__LPTIM1_IER_UPIE
//    <name> UPIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40002408) Direction change to UP Interrupt  Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_IER ) </loc>
//      <o.5..5> UPIE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM1_IER_ARROKIE  ---------------------------------
// SVD Line: 18343

//  <item> SFDITEM_FIELD__LPTIM1_IER_ARROKIE
//    <name> ARROKIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002408) Autoreload register update OK Interrupt  Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_IER ) </loc>
//      <o.4..4> ARROKIE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM1_IER_CMPOKIE  ---------------------------------
// SVD Line: 18350

//  <item> SFDITEM_FIELD__LPTIM1_IER_CMPOKIE
//    <name> CMPOKIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002408) Compare register update OK Interrupt  Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_IER ) </loc>
//      <o.3..3> CMPOKIE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: LPTIM1_IER_EXTTRIGIE  --------------------------------
// SVD Line: 18357

//  <item> SFDITEM_FIELD__LPTIM1_IER_EXTTRIGIE
//    <name> EXTTRIGIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40002408) External trigger valid edge Interrupt  Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_IER ) </loc>
//      <o.2..2> EXTTRIGIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM1_IER_ARRMIE  ---------------------------------
// SVD Line: 18364

//  <item> SFDITEM_FIELD__LPTIM1_IER_ARRMIE
//    <name> ARRMIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002408) Autoreload match Interrupt  Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_IER ) </loc>
//      <o.1..1> ARRMIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM1_IER_CMPMIE  ---------------------------------
// SVD Line: 18371

//  <item> SFDITEM_FIELD__LPTIM1_IER_CMPMIE
//    <name> CMPMIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002408) Compare match Interrupt  Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_IER ) </loc>
//      <o.0..0> CMPMIE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: LPTIM1_IER  -----------------------------------
// SVD Line: 18320

//  <rtree> SFDITEM_REG__LPTIM1_IER
//    <name> IER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002408) Interrupt Enable Register </i>
//    <loc> ( (unsigned int)((LPTIM1_IER >> 0) & 0xFFFFFFFF), ((LPTIM1_IER = (LPTIM1_IER & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPTIM1_IER_DOWNIE </item>
//    <item> SFDITEM_FIELD__LPTIM1_IER_UPIE </item>
//    <item> SFDITEM_FIELD__LPTIM1_IER_ARROKIE </item>
//    <item> SFDITEM_FIELD__LPTIM1_IER_CMPOKIE </item>
//    <item> SFDITEM_FIELD__LPTIM1_IER_EXTTRIGIE </item>
//    <item> SFDITEM_FIELD__LPTIM1_IER_ARRMIE </item>
//    <item> SFDITEM_FIELD__LPTIM1_IER_CMPMIE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: LPTIM1_CFGR  -------------------------------
// SVD Line: 18380

unsigned int LPTIM1_CFGR __AT (0x4000240C);



// -------------------------------  Field Item: LPTIM1_CFGR_ENC  ----------------------------------
// SVD Line: 18389

//  <item> SFDITEM_FIELD__LPTIM1_CFGR_ENC
//    <name> ENC </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x4000240C) Encoder mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_CFGR ) </loc>
//      <o.24..24> ENC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: LPTIM1_CFGR_COUNTMODE  -------------------------------
// SVD Line: 18395

//  <item> SFDITEM_FIELD__LPTIM1_CFGR_COUNTMODE
//    <name> COUNTMODE </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x4000240C) counter mode enabled </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_CFGR ) </loc>
//      <o.23..23> COUNTMODE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM1_CFGR_PRELOAD  --------------------------------
// SVD Line: 18401

//  <item> SFDITEM_FIELD__LPTIM1_CFGR_PRELOAD
//    <name> PRELOAD </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x4000240C) Registers update mode </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_CFGR ) </loc>
//      <o.22..22> PRELOAD
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM1_CFGR_WAVPOL  ---------------------------------
// SVD Line: 18407

//  <item> SFDITEM_FIELD__LPTIM1_CFGR_WAVPOL
//    <name> WAVPOL </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x4000240C) Waveform shape polarity </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_CFGR ) </loc>
//      <o.21..21> WAVPOL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM1_CFGR_WAVE  ----------------------------------
// SVD Line: 18413

//  <item> SFDITEM_FIELD__LPTIM1_CFGR_WAVE
//    <name> WAVE </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x4000240C) Waveform shape </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_CFGR ) </loc>
//      <o.20..20> WAVE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM1_CFGR_TIMOUT  ---------------------------------
// SVD Line: 18419

//  <item> SFDITEM_FIELD__LPTIM1_CFGR_TIMOUT
//    <name> TIMOUT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x4000240C) Timeout enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_CFGR ) </loc>
//      <o.19..19> TIMOUT
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPTIM1_CFGR_TRIGEN  ---------------------------------
// SVD Line: 18425

//  <item> SFDITEM_FIELD__LPTIM1_CFGR_TRIGEN
//    <name> TRIGEN </name>
//    <rw> 
//    <i> [Bits 18..17] RW (@ 0x4000240C) Trigger enable and  polarity </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPTIM1_CFGR >> 17) & 0x3), ((LPTIM1_CFGR = (LPTIM1_CFGR & ~(0x3UL << 17 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: LPTIM1_CFGR_TRIGSEL  --------------------------------
// SVD Line: 18432

//  <item> SFDITEM_FIELD__LPTIM1_CFGR_TRIGSEL
//    <name> TRIGSEL </name>
//    <rw> 
//    <i> [Bits 15..13] RW (@ 0x4000240C) Trigger selector </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPTIM1_CFGR >> 13) & 0x7), ((LPTIM1_CFGR = (LPTIM1_CFGR & ~(0x7UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: LPTIM1_CFGR_PRESC  ---------------------------------
// SVD Line: 18438

//  <item> SFDITEM_FIELD__LPTIM1_CFGR_PRESC
//    <name> PRESC </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x4000240C) Clock prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPTIM1_CFGR >> 9) & 0x7), ((LPTIM1_CFGR = (LPTIM1_CFGR & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: LPTIM1_CFGR_TRGFLT  ---------------------------------
// SVD Line: 18444

//  <item> SFDITEM_FIELD__LPTIM1_CFGR_TRGFLT
//    <name> TRGFLT </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4000240C) Configurable digital filter for  trigger </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPTIM1_CFGR >> 6) & 0x3), ((LPTIM1_CFGR = (LPTIM1_CFGR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: LPTIM1_CFGR_CKFLT  ---------------------------------
// SVD Line: 18451

//  <item> SFDITEM_FIELD__LPTIM1_CFGR_CKFLT
//    <name> CKFLT </name>
//    <rw> 
//    <i> [Bits 4..3] RW (@ 0x4000240C) Configurable digital filter for external  clock </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPTIM1_CFGR >> 3) & 0x3), ((LPTIM1_CFGR = (LPTIM1_CFGR & ~(0x3UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: LPTIM1_CFGR_CKPOL  ---------------------------------
// SVD Line: 18458

//  <item> SFDITEM_FIELD__LPTIM1_CFGR_CKPOL
//    <name> CKPOL </name>
//    <rw> 
//    <i> [Bits 2..1] RW (@ 0x4000240C) Clock Polarity </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPTIM1_CFGR >> 1) & 0x3), ((LPTIM1_CFGR = (LPTIM1_CFGR & ~(0x3UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: LPTIM1_CFGR_CKSEL  ---------------------------------
// SVD Line: 18464

//  <item> SFDITEM_FIELD__LPTIM1_CFGR_CKSEL
//    <name> CKSEL </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000240C) Clock selector </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_CFGR ) </loc>
//      <o.0..0> CKSEL
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: LPTIM1_CFGR  ----------------------------------
// SVD Line: 18380

//  <rtree> SFDITEM_REG__LPTIM1_CFGR
//    <name> CFGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000240C) Configuration Register </i>
//    <loc> ( (unsigned int)((LPTIM1_CFGR >> 0) & 0xFFFFFFFF), ((LPTIM1_CFGR = (LPTIM1_CFGR & ~(0x1FEEEDFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FEEEDF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPTIM1_CFGR_ENC </item>
//    <item> SFDITEM_FIELD__LPTIM1_CFGR_COUNTMODE </item>
//    <item> SFDITEM_FIELD__LPTIM1_CFGR_PRELOAD </item>
//    <item> SFDITEM_FIELD__LPTIM1_CFGR_WAVPOL </item>
//    <item> SFDITEM_FIELD__LPTIM1_CFGR_WAVE </item>
//    <item> SFDITEM_FIELD__LPTIM1_CFGR_TIMOUT </item>
//    <item> SFDITEM_FIELD__LPTIM1_CFGR_TRIGEN </item>
//    <item> SFDITEM_FIELD__LPTIM1_CFGR_TRIGSEL </item>
//    <item> SFDITEM_FIELD__LPTIM1_CFGR_PRESC </item>
//    <item> SFDITEM_FIELD__LPTIM1_CFGR_TRGFLT </item>
//    <item> SFDITEM_FIELD__LPTIM1_CFGR_CKFLT </item>
//    <item> SFDITEM_FIELD__LPTIM1_CFGR_CKPOL </item>
//    <item> SFDITEM_FIELD__LPTIM1_CFGR_CKSEL </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: LPTIM1_CR  --------------------------------
// SVD Line: 18472

unsigned int LPTIM1_CR __AT (0x40002410);



// ------------------------------  Field Item: LPTIM1_CR_CNTSTRT  ---------------------------------
// SVD Line: 18481

//  <item> SFDITEM_FIELD__LPTIM1_CR_CNTSTRT
//    <name> CNTSTRT </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40002410) Timer start in continuous  mode </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_CR ) </loc>
//      <o.2..2> CNTSTRT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM1_CR_SNGSTRT  ---------------------------------
// SVD Line: 18488

//  <item> SFDITEM_FIELD__LPTIM1_CR_SNGSTRT
//    <name> SNGSTRT </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002410) LPTIM start in single mode </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_CR ) </loc>
//      <o.1..1> SNGSTRT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM1_CR_ENABLE  ----------------------------------
// SVD Line: 18494

//  <item> SFDITEM_FIELD__LPTIM1_CR_ENABLE
//    <name> ENABLE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002410) LPTIM Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM1_CR ) </loc>
//      <o.0..0> ENABLE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: LPTIM1_CR  -----------------------------------
// SVD Line: 18472

//  <rtree> SFDITEM_REG__LPTIM1_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002410) Control Register </i>
//    <loc> ( (unsigned int)((LPTIM1_CR >> 0) & 0xFFFFFFFF), ((LPTIM1_CR = (LPTIM1_CR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPTIM1_CR_CNTSTRT </item>
//    <item> SFDITEM_FIELD__LPTIM1_CR_SNGSTRT </item>
//    <item> SFDITEM_FIELD__LPTIM1_CR_ENABLE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: LPTIM1_CMP  -------------------------------
// SVD Line: 18502

unsigned int LPTIM1_CMP __AT (0x40002414);



// -------------------------------  Field Item: LPTIM1_CMP_CMP  -----------------------------------
// SVD Line: 18511

//  <item> SFDITEM_FIELD__LPTIM1_CMP_CMP
//    <name> CMP </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002414) Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((LPTIM1_CMP >> 0) & 0xFFFF), ((LPTIM1_CMP = (LPTIM1_CMP & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: LPTIM1_CMP  -----------------------------------
// SVD Line: 18502

//  <rtree> SFDITEM_REG__LPTIM1_CMP
//    <name> CMP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002414) Compare Register </i>
//    <loc> ( (unsigned int)((LPTIM1_CMP >> 0) & 0xFFFFFFFF), ((LPTIM1_CMP = (LPTIM1_CMP & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPTIM1_CMP_CMP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: LPTIM1_ARR  -------------------------------
// SVD Line: 18519

unsigned int LPTIM1_ARR __AT (0x40002418);



// -------------------------------  Field Item: LPTIM1_ARR_ARR  -----------------------------------
// SVD Line: 18528

//  <item> SFDITEM_FIELD__LPTIM1_ARR_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002418) Auto reload value </i>
//    <edit> 
//      <loc> ( (unsigned short)((LPTIM1_ARR >> 0) & 0xFFFF), ((LPTIM1_ARR = (LPTIM1_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: LPTIM1_ARR  -----------------------------------
// SVD Line: 18519

//  <rtree> SFDITEM_REG__LPTIM1_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002418) Autoreload Register </i>
//    <loc> ( (unsigned int)((LPTIM1_ARR >> 0) & 0xFFFFFFFF), ((LPTIM1_ARR = (LPTIM1_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPTIM1_ARR_ARR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: LPTIM1_CNT  -------------------------------
// SVD Line: 18536

unsigned int LPTIM1_CNT __AT (0x4000241C);



// -------------------------------  Field Item: LPTIM1_CNT_CNT  -----------------------------------
// SVD Line: 18545

//  <item> SFDITEM_FIELD__LPTIM1_CNT_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x4000241C) Counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((LPTIM1_CNT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: LPTIM1_CNT  -----------------------------------
// SVD Line: 18536

//  <rtree> SFDITEM_REG__LPTIM1_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000241C) Counter Register </i>
//    <loc> ( (unsigned int)((LPTIM1_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__LPTIM1_CNT_CNT </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: LPTIM1_OPTR  -------------------------------
// SVD Line: 18553

unsigned int LPTIM1_OPTR __AT (0x40002420);



// -------------------------------  Field Item: LPTIM1_OPTR_OR  -----------------------------------
// SVD Line: 18562

//  <item> SFDITEM_FIELD__LPTIM1_OPTR_OR
//    <name> OR </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40002420) OR </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPTIM1_OPTR >> 0) & 0x3), ((LPTIM1_OPTR = (LPTIM1_OPTR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: LPTIM1_OPTR  ----------------------------------
// SVD Line: 18553

//  <rtree> SFDITEM_REG__LPTIM1_OPTR
//    <name> OPTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002420) Option Register </i>
//    <loc> ( (unsigned int)((LPTIM1_OPTR >> 0) & 0xFFFFFFFF), ((LPTIM1_OPTR = (LPTIM1_OPTR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPTIM1_OPTR_OR </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: LPTIM1  ------------------------------------
// SVD Line: 18188

//  <view> LPTIM1
//    <name> LPTIM1 </name>
//    <item> SFDITEM_REG__LPTIM1_ISR </item>
//    <item> SFDITEM_REG__LPTIM1_ICR </item>
//    <item> SFDITEM_REG__LPTIM1_IER </item>
//    <item> SFDITEM_REG__LPTIM1_CFGR </item>
//    <item> SFDITEM_REG__LPTIM1_CR </item>
//    <item> SFDITEM_REG__LPTIM1_CMP </item>
//    <item> SFDITEM_REG__LPTIM1_ARR </item>
//    <item> SFDITEM_REG__LPTIM1_CNT </item>
//    <item> SFDITEM_REG__LPTIM1_OPTR </item>
//  </view>
//  


// -----------------------------  Register Item Address: I2C4_CR1  --------------------------------
// SVD Line: 18593

unsigned int I2C4_CR1 __AT (0x40006000);



// ---------------------------------  Field Item: I2C4_CR1_PE  ------------------------------------
// SVD Line: 18602

//  <item> SFDITEM_FIELD__I2C4_CR1_PE
//    <name> PE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40006000) Peripheral enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_CR1 ) </loc>
//      <o.0..0> PE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C4_CR1_TXIE  -----------------------------------
// SVD Line: 18608

//  <item> SFDITEM_FIELD__I2C4_CR1_TXIE
//    <name> TXIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40006000) TX Interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_CR1 ) </loc>
//      <o.1..1> TXIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C4_CR1_RXIE  -----------------------------------
// SVD Line: 18614

//  <item> SFDITEM_FIELD__I2C4_CR1_RXIE
//    <name> RXIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40006000) RX Interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_CR1 ) </loc>
//      <o.2..2> RXIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C4_CR1_ADDRIE  ----------------------------------
// SVD Line: 18620

//  <item> SFDITEM_FIELD__I2C4_CR1_ADDRIE
//    <name> ADDRIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40006000) Address match interrupt enable (slave  only) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_CR1 ) </loc>
//      <o.3..3> ADDRIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C4_CR1_NACKIE  ----------------------------------
// SVD Line: 18627

//  <item> SFDITEM_FIELD__I2C4_CR1_NACKIE
//    <name> NACKIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40006000) Not acknowledge received interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_CR1 ) </loc>
//      <o.4..4> NACKIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C4_CR1_STOPIE  ----------------------------------
// SVD Line: 18634

//  <item> SFDITEM_FIELD__I2C4_CR1_STOPIE
//    <name> STOPIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40006000) STOP detection Interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_CR1 ) </loc>
//      <o.5..5> STOPIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C4_CR1_TCIE  -----------------------------------
// SVD Line: 18641

//  <item> SFDITEM_FIELD__I2C4_CR1_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40006000) Transfer Complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_CR1 ) </loc>
//      <o.6..6> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C4_CR1_ERRIE  -----------------------------------
// SVD Line: 18648

//  <item> SFDITEM_FIELD__I2C4_CR1_ERRIE
//    <name> ERRIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40006000) Error interrupts enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_CR1 ) </loc>
//      <o.7..7> ERRIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C4_CR1_DNF  ------------------------------------
// SVD Line: 18654

//  <item> SFDITEM_FIELD__I2C4_CR1_DNF
//    <name> DNF </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40006000) Digital noise filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C4_CR1 >> 8) & 0xF), ((I2C4_CR1 = (I2C4_CR1 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: I2C4_CR1_ANFOFF  ----------------------------------
// SVD Line: 18660

//  <item> SFDITEM_FIELD__I2C4_CR1_ANFOFF
//    <name> ANFOFF </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40006000) Analog noise filter OFF </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_CR1 ) </loc>
//      <o.12..12> ANFOFF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C4_CR1_TXDMAEN  ----------------------------------
// SVD Line: 18666

//  <item> SFDITEM_FIELD__I2C4_CR1_TXDMAEN
//    <name> TXDMAEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40006000) DMA transmission requests  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_CR1 ) </loc>
//      <o.14..14> TXDMAEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C4_CR1_RXDMAEN  ----------------------------------
// SVD Line: 18673

//  <item> SFDITEM_FIELD__I2C4_CR1_RXDMAEN
//    <name> RXDMAEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40006000) DMA reception requests  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_CR1 ) </loc>
//      <o.15..15> RXDMAEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C4_CR1_SBC  ------------------------------------
// SVD Line: 18680

//  <item> SFDITEM_FIELD__I2C4_CR1_SBC
//    <name> SBC </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40006000) Slave byte control </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_CR1 ) </loc>
//      <o.16..16> SBC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C4_CR1_NOSTRETCH  ---------------------------------
// SVD Line: 18686

//  <item> SFDITEM_FIELD__I2C4_CR1_NOSTRETCH
//    <name> NOSTRETCH </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40006000) Clock stretching disable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_CR1 ) </loc>
//      <o.17..17> NOSTRETCH
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C4_CR1_WUPEN  -----------------------------------
// SVD Line: 18692

//  <item> SFDITEM_FIELD__I2C4_CR1_WUPEN
//    <name> WUPEN </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40006000) Wakeup from STOP enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_CR1 ) </loc>
//      <o.18..18> WUPEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C4_CR1_GCEN  -----------------------------------
// SVD Line: 18698

//  <item> SFDITEM_FIELD__I2C4_CR1_GCEN
//    <name> GCEN </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40006000) General call enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_CR1 ) </loc>
//      <o.19..19> GCEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C4_CR1_SMBHEN  ----------------------------------
// SVD Line: 18704

//  <item> SFDITEM_FIELD__I2C4_CR1_SMBHEN
//    <name> SMBHEN </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40006000) SMBus Host address enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_CR1 ) </loc>
//      <o.20..20> SMBHEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C4_CR1_SMBDEN  ----------------------------------
// SVD Line: 18710

//  <item> SFDITEM_FIELD__I2C4_CR1_SMBDEN
//    <name> SMBDEN </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40006000) SMBus Device Default address  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_CR1 ) </loc>
//      <o.21..21> SMBDEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C4_CR1_ALERTEN  ----------------------------------
// SVD Line: 18717

//  <item> SFDITEM_FIELD__I2C4_CR1_ALERTEN
//    <name> ALERTEN </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40006000) SMBUS alert enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_CR1 ) </loc>
//      <o.22..22> ALERTEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C4_CR1_PECEN  -----------------------------------
// SVD Line: 18723

//  <item> SFDITEM_FIELD__I2C4_CR1_PECEN
//    <name> PECEN </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40006000) PEC enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_CR1 ) </loc>
//      <o.23..23> PECEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C4_CR1  ------------------------------------
// SVD Line: 18593

//  <rtree> SFDITEM_REG__I2C4_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006000) Control register 1 </i>
//    <loc> ( (unsigned int)((I2C4_CR1 >> 0) & 0xFFFFFFFF), ((I2C4_CR1 = (I2C4_CR1 & ~(0xFFDFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFDFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C4_CR1_PE </item>
//    <item> SFDITEM_FIELD__I2C4_CR1_TXIE </item>
//    <item> SFDITEM_FIELD__I2C4_CR1_RXIE </item>
//    <item> SFDITEM_FIELD__I2C4_CR1_ADDRIE </item>
//    <item> SFDITEM_FIELD__I2C4_CR1_NACKIE </item>
//    <item> SFDITEM_FIELD__I2C4_CR1_STOPIE </item>
//    <item> SFDITEM_FIELD__I2C4_CR1_TCIE </item>
//    <item> SFDITEM_FIELD__I2C4_CR1_ERRIE </item>
//    <item> SFDITEM_FIELD__I2C4_CR1_DNF </item>
//    <item> SFDITEM_FIELD__I2C4_CR1_ANFOFF </item>
//    <item> SFDITEM_FIELD__I2C4_CR1_TXDMAEN </item>
//    <item> SFDITEM_FIELD__I2C4_CR1_RXDMAEN </item>
//    <item> SFDITEM_FIELD__I2C4_CR1_SBC </item>
//    <item> SFDITEM_FIELD__I2C4_CR1_NOSTRETCH </item>
//    <item> SFDITEM_FIELD__I2C4_CR1_WUPEN </item>
//    <item> SFDITEM_FIELD__I2C4_CR1_GCEN </item>
//    <item> SFDITEM_FIELD__I2C4_CR1_SMBHEN </item>
//    <item> SFDITEM_FIELD__I2C4_CR1_SMBDEN </item>
//    <item> SFDITEM_FIELD__I2C4_CR1_ALERTEN </item>
//    <item> SFDITEM_FIELD__I2C4_CR1_PECEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C4_CR2  --------------------------------
// SVD Line: 18731

unsigned int I2C4_CR2 __AT (0x40006004);



// ------------------------------  Field Item: I2C4_CR2_PECBYTE  ----------------------------------
// SVD Line: 18740

//  <item> SFDITEM_FIELD__I2C4_CR2_PECBYTE
//    <name> PECBYTE </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40006004) Packet error checking byte </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_CR2 ) </loc>
//      <o.26..26> PECBYTE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C4_CR2_AUTOEND  ----------------------------------
// SVD Line: 18746

//  <item> SFDITEM_FIELD__I2C4_CR2_AUTOEND
//    <name> AUTOEND </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40006004) Automatic end mode (master  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_CR2 ) </loc>
//      <o.25..25> AUTOEND
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C4_CR2_RELOAD  ----------------------------------
// SVD Line: 18753

//  <item> SFDITEM_FIELD__I2C4_CR2_RELOAD
//    <name> RELOAD </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40006004) NBYTES reload mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_CR2 ) </loc>
//      <o.24..24> RELOAD
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C4_CR2_NBYTES  ----------------------------------
// SVD Line: 18759

//  <item> SFDITEM_FIELD__I2C4_CR2_NBYTES
//    <name> NBYTES </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40006004) Number of bytes </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C4_CR2 >> 16) & 0xFF), ((I2C4_CR2 = (I2C4_CR2 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: I2C4_CR2_NACK  -----------------------------------
// SVD Line: 18765

//  <item> SFDITEM_FIELD__I2C4_CR2_NACK
//    <name> NACK </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40006004) NACK generation (slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_CR2 ) </loc>
//      <o.15..15> NACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C4_CR2_STOP  -----------------------------------
// SVD Line: 18772

//  <item> SFDITEM_FIELD__I2C4_CR2_STOP
//    <name> STOP </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40006004) Stop generation (master  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_CR2 ) </loc>
//      <o.14..14> STOP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C4_CR2_START  -----------------------------------
// SVD Line: 18779

//  <item> SFDITEM_FIELD__I2C4_CR2_START
//    <name> START </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40006004) Start generation </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_CR2 ) </loc>
//      <o.13..13> START
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C4_CR2_HEAD10R  ----------------------------------
// SVD Line: 18785

//  <item> SFDITEM_FIELD__I2C4_CR2_HEAD10R
//    <name> HEAD10R </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40006004) 10-bit address header only read  direction (master receiver mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_CR2 ) </loc>
//      <o.12..12> HEAD10R
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C4_CR2_ADD10  -----------------------------------
// SVD Line: 18792

//  <item> SFDITEM_FIELD__I2C4_CR2_ADD10
//    <name> ADD10 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40006004) 10-bit addressing mode (master  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_CR2 ) </loc>
//      <o.11..11> ADD10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C4_CR2_RD_WRN  ----------------------------------
// SVD Line: 18799

//  <item> SFDITEM_FIELD__I2C4_CR2_RD_WRN
//    <name> RD_WRN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40006004) Transfer direction (master  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_CR2 ) </loc>
//      <o.10..10> RD_WRN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C4_CR2_SADD  -----------------------------------
// SVD Line: 18806

//  <item> SFDITEM_FIELD__I2C4_CR2_SADD
//    <name> SADD </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40006004) Slave address bit (master  mode) </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C4_CR2 >> 0) & 0x3FF), ((I2C4_CR2 = (I2C4_CR2 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C4_CR2  ------------------------------------
// SVD Line: 18731

//  <rtree> SFDITEM_REG__I2C4_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006004) Control register 2 </i>
//    <loc> ( (unsigned int)((I2C4_CR2 >> 0) & 0xFFFFFFFF), ((I2C4_CR2 = (I2C4_CR2 & ~(0x7FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C4_CR2_PECBYTE </item>
//    <item> SFDITEM_FIELD__I2C4_CR2_AUTOEND </item>
//    <item> SFDITEM_FIELD__I2C4_CR2_RELOAD </item>
//    <item> SFDITEM_FIELD__I2C4_CR2_NBYTES </item>
//    <item> SFDITEM_FIELD__I2C4_CR2_NACK </item>
//    <item> SFDITEM_FIELD__I2C4_CR2_STOP </item>
//    <item> SFDITEM_FIELD__I2C4_CR2_START </item>
//    <item> SFDITEM_FIELD__I2C4_CR2_HEAD10R </item>
//    <item> SFDITEM_FIELD__I2C4_CR2_ADD10 </item>
//    <item> SFDITEM_FIELD__I2C4_CR2_RD_WRN </item>
//    <item> SFDITEM_FIELD__I2C4_CR2_SADD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C4_OAR1  --------------------------------
// SVD Line: 18815

unsigned int I2C4_OAR1 __AT (0x40006008);



// --------------------------------  Field Item: I2C4_OAR1_OA1  -----------------------------------
// SVD Line: 18824

//  <item> SFDITEM_FIELD__I2C4_OAR1_OA1
//    <name> OA1 </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40006008) Interface address </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C4_OAR1 >> 0) & 0x3FF), ((I2C4_OAR1 = (I2C4_OAR1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: I2C4_OAR1_OA1MODE  ---------------------------------
// SVD Line: 18830

//  <item> SFDITEM_FIELD__I2C4_OAR1_OA1MODE
//    <name> OA1MODE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40006008) Own Address 1 10-bit mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_OAR1 ) </loc>
//      <o.10..10> OA1MODE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C4_OAR1_OA1EN  ----------------------------------
// SVD Line: 18836

//  <item> SFDITEM_FIELD__I2C4_OAR1_OA1EN
//    <name> OA1EN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40006008) Own Address 1 enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_OAR1 ) </loc>
//      <o.15..15> OA1EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C4_OAR1  -----------------------------------
// SVD Line: 18815

//  <rtree> SFDITEM_REG__I2C4_OAR1
//    <name> OAR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006008) Own address register 1 </i>
//    <loc> ( (unsigned int)((I2C4_OAR1 >> 0) & 0xFFFFFFFF), ((I2C4_OAR1 = (I2C4_OAR1 & ~(0x87FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C4_OAR1_OA1 </item>
//    <item> SFDITEM_FIELD__I2C4_OAR1_OA1MODE </item>
//    <item> SFDITEM_FIELD__I2C4_OAR1_OA1EN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C4_OAR2  --------------------------------
// SVD Line: 18844

unsigned int I2C4_OAR2 __AT (0x4000600C);



// --------------------------------  Field Item: I2C4_OAR2_OA2  -----------------------------------
// SVD Line: 18853

//  <item> SFDITEM_FIELD__I2C4_OAR2_OA2
//    <name> OA2 </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x4000600C) Interface address </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C4_OAR2 >> 1) & 0x7F), ((I2C4_OAR2 = (I2C4_OAR2 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: I2C4_OAR2_OA2MSK  ----------------------------------
// SVD Line: 18859

//  <item> SFDITEM_FIELD__I2C4_OAR2_OA2MSK
//    <name> OA2MSK </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x4000600C) Own Address 2 masks </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C4_OAR2 >> 8) & 0x7), ((I2C4_OAR2 = (I2C4_OAR2 & ~(0x7UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: I2C4_OAR2_OA2EN  ----------------------------------
// SVD Line: 18865

//  <item> SFDITEM_FIELD__I2C4_OAR2_OA2EN
//    <name> OA2EN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000600C) Own Address 2 enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_OAR2 ) </loc>
//      <o.15..15> OA2EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C4_OAR2  -----------------------------------
// SVD Line: 18844

//  <rtree> SFDITEM_REG__I2C4_OAR2
//    <name> OAR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000600C) Own address register 2 </i>
//    <loc> ( (unsigned int)((I2C4_OAR2 >> 0) & 0xFFFFFFFF), ((I2C4_OAR2 = (I2C4_OAR2 & ~(0x87FEUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87FE) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C4_OAR2_OA2 </item>
//    <item> SFDITEM_FIELD__I2C4_OAR2_OA2MSK </item>
//    <item> SFDITEM_FIELD__I2C4_OAR2_OA2EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: I2C4_TIMINGR  ------------------------------
// SVD Line: 18873

unsigned int I2C4_TIMINGR __AT (0x40006010);



// ------------------------------  Field Item: I2C4_TIMINGR_SCLL  ---------------------------------
// SVD Line: 18882

//  <item> SFDITEM_FIELD__I2C4_TIMINGR_SCLL
//    <name> SCLL </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40006010) SCL low period (master  mode) </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C4_TIMINGR >> 0) & 0xFF), ((I2C4_TIMINGR = (I2C4_TIMINGR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: I2C4_TIMINGR_SCLH  ---------------------------------
// SVD Line: 18889

//  <item> SFDITEM_FIELD__I2C4_TIMINGR_SCLH
//    <name> SCLH </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40006010) SCL high period (master  mode) </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C4_TIMINGR >> 8) & 0xFF), ((I2C4_TIMINGR = (I2C4_TIMINGR & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2C4_TIMINGR_SDADEL  --------------------------------
// SVD Line: 18896

//  <item> SFDITEM_FIELD__I2C4_TIMINGR_SDADEL
//    <name> SDADEL </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40006010) Data hold time </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C4_TIMINGR >> 16) & 0xF), ((I2C4_TIMINGR = (I2C4_TIMINGR & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2C4_TIMINGR_SCLDEL  --------------------------------
// SVD Line: 18902

//  <item> SFDITEM_FIELD__I2C4_TIMINGR_SCLDEL
//    <name> SCLDEL </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40006010) Data setup time </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C4_TIMINGR >> 20) & 0xF), ((I2C4_TIMINGR = (I2C4_TIMINGR & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2C4_TIMINGR_PRESC  ---------------------------------
// SVD Line: 18908

//  <item> SFDITEM_FIELD__I2C4_TIMINGR_PRESC
//    <name> PRESC </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40006010) Timing prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C4_TIMINGR >> 28) & 0xF), ((I2C4_TIMINGR = (I2C4_TIMINGR & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: I2C4_TIMINGR  ----------------------------------
// SVD Line: 18873

//  <rtree> SFDITEM_REG__I2C4_TIMINGR
//    <name> TIMINGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006010) Timing register </i>
//    <loc> ( (unsigned int)((I2C4_TIMINGR >> 0) & 0xFFFFFFFF), ((I2C4_TIMINGR = (I2C4_TIMINGR & ~(0xF0FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF0FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C4_TIMINGR_SCLL </item>
//    <item> SFDITEM_FIELD__I2C4_TIMINGR_SCLH </item>
//    <item> SFDITEM_FIELD__I2C4_TIMINGR_SDADEL </item>
//    <item> SFDITEM_FIELD__I2C4_TIMINGR_SCLDEL </item>
//    <item> SFDITEM_FIELD__I2C4_TIMINGR_PRESC </item>
//  </rtree>
//  


// --------------------------  Register Item Address: I2C4_TIMEOUTR  ------------------------------
// SVD Line: 18916

unsigned int I2C4_TIMEOUTR __AT (0x40006014);



// ---------------------------  Field Item: I2C4_TIMEOUTR_TIMEOUTA  -------------------------------
// SVD Line: 18925

//  <item> SFDITEM_FIELD__I2C4_TIMEOUTR_TIMEOUTA
//    <name> TIMEOUTA </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40006014) Bus timeout A </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C4_TIMEOUTR >> 0) & 0xFFF), ((I2C4_TIMEOUTR = (I2C4_TIMEOUTR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2C4_TIMEOUTR_TIDLE  --------------------------------
// SVD Line: 18931

//  <item> SFDITEM_FIELD__I2C4_TIMEOUTR_TIDLE
//    <name> TIDLE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40006014) Idle clock timeout  detection </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_TIMEOUTR ) </loc>
//      <o.12..12> TIDLE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: I2C4_TIMEOUTR_TIMOUTEN  -------------------------------
// SVD Line: 18938

//  <item> SFDITEM_FIELD__I2C4_TIMEOUTR_TIMOUTEN
//    <name> TIMOUTEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40006014) Clock timeout enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_TIMEOUTR ) </loc>
//      <o.15..15> TIMOUTEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: I2C4_TIMEOUTR_TIMEOUTB  -------------------------------
// SVD Line: 18944

//  <item> SFDITEM_FIELD__I2C4_TIMEOUTR_TIMEOUTB
//    <name> TIMEOUTB </name>
//    <rw> 
//    <i> [Bits 27..16] RW (@ 0x40006014) Bus timeout B </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C4_TIMEOUTR >> 16) & 0xFFF), ((I2C4_TIMEOUTR = (I2C4_TIMEOUTR & ~(0xFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: I2C4_TIMEOUTR_TEXTEN  --------------------------------
// SVD Line: 18950

//  <item> SFDITEM_FIELD__I2C4_TIMEOUTR_TEXTEN
//    <name> TEXTEN </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40006014) Extended clock timeout  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_TIMEOUTR ) </loc>
//      <o.31..31> TEXTEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: I2C4_TIMEOUTR  ---------------------------------
// SVD Line: 18916

//  <rtree> SFDITEM_REG__I2C4_TIMEOUTR
//    <name> TIMEOUTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006014) Status register 1 </i>
//    <loc> ( (unsigned int)((I2C4_TIMEOUTR >> 0) & 0xFFFFFFFF), ((I2C4_TIMEOUTR = (I2C4_TIMEOUTR & ~(0x8FFF9FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x8FFF9FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C4_TIMEOUTR_TIMEOUTA </item>
//    <item> SFDITEM_FIELD__I2C4_TIMEOUTR_TIDLE </item>
//    <item> SFDITEM_FIELD__I2C4_TIMEOUTR_TIMOUTEN </item>
//    <item> SFDITEM_FIELD__I2C4_TIMEOUTR_TIMEOUTB </item>
//    <item> SFDITEM_FIELD__I2C4_TIMEOUTR_TEXTEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C4_ISR  --------------------------------
// SVD Line: 18959

unsigned int I2C4_ISR __AT (0x40006018);



// ------------------------------  Field Item: I2C4_ISR_ADDCODE  ----------------------------------
// SVD Line: 18967

//  <item> SFDITEM_FIELD__I2C4_ISR_ADDCODE
//    <name> ADDCODE </name>
//    <r> 
//    <i> [Bits 23..17] RO (@ 0x40006018) Address match code (Slave  mode) </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C4_ISR >> 17) & 0x7F) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: I2C4_ISR_DIR  ------------------------------------
// SVD Line: 18975

//  <item> SFDITEM_FIELD__I2C4_ISR_DIR
//    <name> DIR </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x40006018) Transfer direction (Slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_ISR ) </loc>
//      <o.16..16> DIR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C4_ISR_BUSY  -----------------------------------
// SVD Line: 18983

//  <item> SFDITEM_FIELD__I2C4_ISR_BUSY
//    <name> BUSY </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x40006018) Bus busy </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_ISR ) </loc>
//      <o.15..15> BUSY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C4_ISR_ALERT  -----------------------------------
// SVD Line: 18990

//  <item> SFDITEM_FIELD__I2C4_ISR_ALERT
//    <name> ALERT </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40006018) SMBus alert </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_ISR ) </loc>
//      <o.13..13> ALERT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C4_ISR_TIMEOUT  ----------------------------------
// SVD Line: 18997

//  <item> SFDITEM_FIELD__I2C4_ISR_TIMEOUT
//    <name> TIMEOUT </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40006018) Timeout or t_low detection  flag </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_ISR ) </loc>
//      <o.12..12> TIMEOUT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C4_ISR_PECERR  ----------------------------------
// SVD Line: 19005

//  <item> SFDITEM_FIELD__I2C4_ISR_PECERR
//    <name> PECERR </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40006018) PEC Error in reception </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_ISR ) </loc>
//      <o.11..11> PECERR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C4_ISR_OVR  ------------------------------------
// SVD Line: 19012

//  <item> SFDITEM_FIELD__I2C4_ISR_OVR
//    <name> OVR </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40006018) Overrun/Underrun (slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_ISR ) </loc>
//      <o.10..10> OVR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C4_ISR_ARLO  -----------------------------------
// SVD Line: 19020

//  <item> SFDITEM_FIELD__I2C4_ISR_ARLO
//    <name> ARLO </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40006018) Arbitration lost </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_ISR ) </loc>
//      <o.9..9> ARLO
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C4_ISR_BERR  -----------------------------------
// SVD Line: 19027

//  <item> SFDITEM_FIELD__I2C4_ISR_BERR
//    <name> BERR </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40006018) Bus error </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_ISR ) </loc>
//      <o.8..8> BERR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C4_ISR_TCR  ------------------------------------
// SVD Line: 19034

//  <item> SFDITEM_FIELD__I2C4_ISR_TCR
//    <name> TCR </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40006018) Transfer Complete Reload </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_ISR ) </loc>
//      <o.7..7> TCR
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: I2C4_ISR_TC  ------------------------------------
// SVD Line: 19041

//  <item> SFDITEM_FIELD__I2C4_ISR_TC
//    <name> TC </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40006018) Transfer Complete (master  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_ISR ) </loc>
//      <o.6..6> TC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C4_ISR_STOPF  -----------------------------------
// SVD Line: 19049

//  <item> SFDITEM_FIELD__I2C4_ISR_STOPF
//    <name> STOPF </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40006018) Stop detection flag </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_ISR ) </loc>
//      <o.5..5> STOPF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C4_ISR_NACKF  -----------------------------------
// SVD Line: 19056

//  <item> SFDITEM_FIELD__I2C4_ISR_NACKF
//    <name> NACKF </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40006018) Not acknowledge received  flag </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_ISR ) </loc>
//      <o.4..4> NACKF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C4_ISR_ADDR  -----------------------------------
// SVD Line: 19064

//  <item> SFDITEM_FIELD__I2C4_ISR_ADDR
//    <name> ADDR </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40006018) Address matched (slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_ISR ) </loc>
//      <o.3..3> ADDR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C4_ISR_RXNE  -----------------------------------
// SVD Line: 19072

//  <item> SFDITEM_FIELD__I2C4_ISR_RXNE
//    <name> RXNE </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40006018) Receive data register not empty  (receivers) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_ISR ) </loc>
//      <o.2..2> RXNE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C4_ISR_TXIS  -----------------------------------
// SVD Line: 19080

//  <item> SFDITEM_FIELD__I2C4_ISR_TXIS
//    <name> TXIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40006018) Transmit interrupt status  (transmitters) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_ISR ) </loc>
//      <o.1..1> TXIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C4_ISR_TXE  ------------------------------------
// SVD Line: 19088

//  <item> SFDITEM_FIELD__I2C4_ISR_TXE
//    <name> TXE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40006018) Transmit data register empty  (transmitters) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_ISR ) </loc>
//      <o.0..0> TXE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C4_ISR  ------------------------------------
// SVD Line: 18959

//  <rtree> SFDITEM_REG__I2C4_ISR
//    <name> ISR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006018) Interrupt and Status register </i>
//    <loc> ( (unsigned int)((I2C4_ISR >> 0) & 0xFFFFFFFF), ((I2C4_ISR = (I2C4_ISR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C4_ISR_ADDCODE </item>
//    <item> SFDITEM_FIELD__I2C4_ISR_DIR </item>
//    <item> SFDITEM_FIELD__I2C4_ISR_BUSY </item>
//    <item> SFDITEM_FIELD__I2C4_ISR_ALERT </item>
//    <item> SFDITEM_FIELD__I2C4_ISR_TIMEOUT </item>
//    <item> SFDITEM_FIELD__I2C4_ISR_PECERR </item>
//    <item> SFDITEM_FIELD__I2C4_ISR_OVR </item>
//    <item> SFDITEM_FIELD__I2C4_ISR_ARLO </item>
//    <item> SFDITEM_FIELD__I2C4_ISR_BERR </item>
//    <item> SFDITEM_FIELD__I2C4_ISR_TCR </item>
//    <item> SFDITEM_FIELD__I2C4_ISR_TC </item>
//    <item> SFDITEM_FIELD__I2C4_ISR_STOPF </item>
//    <item> SFDITEM_FIELD__I2C4_ISR_NACKF </item>
//    <item> SFDITEM_FIELD__I2C4_ISR_ADDR </item>
//    <item> SFDITEM_FIELD__I2C4_ISR_RXNE </item>
//    <item> SFDITEM_FIELD__I2C4_ISR_TXIS </item>
//    <item> SFDITEM_FIELD__I2C4_ISR_TXE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C4_ICR  --------------------------------
// SVD Line: 19098

unsigned int I2C4_ICR __AT (0x4000601C);



// ------------------------------  Field Item: I2C4_ICR_ALERTCF  ----------------------------------
// SVD Line: 19107

//  <item> SFDITEM_FIELD__I2C4_ICR_ALERTCF
//    <name> ALERTCF </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x4000601C) Alert flag clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_ICR ) </loc>
//      <o.13..13> ALERTCF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C4_ICR_TIMOUTCF  ---------------------------------
// SVD Line: 19113

//  <item> SFDITEM_FIELD__I2C4_ICR_TIMOUTCF
//    <name> TIMOUTCF </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x4000601C) Timeout detection flag  clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_ICR ) </loc>
//      <o.12..12> TIMOUTCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C4_ICR_PECCF  -----------------------------------
// SVD Line: 19120

//  <item> SFDITEM_FIELD__I2C4_ICR_PECCF
//    <name> PECCF </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x4000601C) PEC Error flag clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_ICR ) </loc>
//      <o.11..11> PECCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C4_ICR_OVRCF  -----------------------------------
// SVD Line: 19126

//  <item> SFDITEM_FIELD__I2C4_ICR_OVRCF
//    <name> OVRCF </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x4000601C) Overrun/Underrun flag  clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_ICR ) </loc>
//      <o.10..10> OVRCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C4_ICR_ARLOCF  ----------------------------------
// SVD Line: 19133

//  <item> SFDITEM_FIELD__I2C4_ICR_ARLOCF
//    <name> ARLOCF </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x4000601C) Arbitration lost flag  clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_ICR ) </loc>
//      <o.9..9> ARLOCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C4_ICR_BERRCF  ----------------------------------
// SVD Line: 19140

//  <item> SFDITEM_FIELD__I2C4_ICR_BERRCF
//    <name> BERRCF </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x4000601C) Bus error flag clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_ICR ) </loc>
//      <o.8..8> BERRCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C4_ICR_STOPCF  ----------------------------------
// SVD Line: 19146

//  <item> SFDITEM_FIELD__I2C4_ICR_STOPCF
//    <name> STOPCF </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x4000601C) Stop detection flag clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_ICR ) </loc>
//      <o.5..5> STOPCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C4_ICR_NACKCF  ----------------------------------
// SVD Line: 19152

//  <item> SFDITEM_FIELD__I2C4_ICR_NACKCF
//    <name> NACKCF </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x4000601C) Not Acknowledge flag clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_ICR ) </loc>
//      <o.4..4> NACKCF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C4_ICR_ADDRCF  ----------------------------------
// SVD Line: 19158

//  <item> SFDITEM_FIELD__I2C4_ICR_ADDRCF
//    <name> ADDRCF </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x4000601C) Address Matched flag clear </i>
//    <check> 
//      <loc> ( (unsigned int) I2C4_ICR ) </loc>
//      <o.3..3> ADDRCF
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C4_ICR  ------------------------------------
// SVD Line: 19098

//  <rtree> SFDITEM_REG__I2C4_ICR
//    <name> ICR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x4000601C) Interrupt clear register </i>
//    <loc> ( (unsigned int)((I2C4_ICR >> 0) & 0xFFFFFFFF), ((I2C4_ICR = (I2C4_ICR & ~(0x3F38UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F38) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C4_ICR_ALERTCF </item>
//    <item> SFDITEM_FIELD__I2C4_ICR_TIMOUTCF </item>
//    <item> SFDITEM_FIELD__I2C4_ICR_PECCF </item>
//    <item> SFDITEM_FIELD__I2C4_ICR_OVRCF </item>
//    <item> SFDITEM_FIELD__I2C4_ICR_ARLOCF </item>
//    <item> SFDITEM_FIELD__I2C4_ICR_BERRCF </item>
//    <item> SFDITEM_FIELD__I2C4_ICR_STOPCF </item>
//    <item> SFDITEM_FIELD__I2C4_ICR_NACKCF </item>
//    <item> SFDITEM_FIELD__I2C4_ICR_ADDRCF </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C4_PECR  --------------------------------
// SVD Line: 19166

unsigned int I2C4_PECR __AT (0x40006020);



// --------------------------------  Field Item: I2C4_PECR_PEC  -----------------------------------
// SVD Line: 19175

//  <item> SFDITEM_FIELD__I2C4_PECR_PEC
//    <name> PEC </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40006020) Packet error checking  register </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C4_PECR >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C4_PECR  -----------------------------------
// SVD Line: 19166

//  <rtree> SFDITEM_REG__I2C4_PECR
//    <name> PECR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40006020) PEC register </i>
//    <loc> ( (unsigned int)((I2C4_PECR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__I2C4_PECR_PEC </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C4_RXDR  --------------------------------
// SVD Line: 19184

unsigned int I2C4_RXDR __AT (0x40006024);



// ------------------------------  Field Item: I2C4_RXDR_RXDATA  ----------------------------------
// SVD Line: 19193

//  <item> SFDITEM_FIELD__I2C4_RXDR_RXDATA
//    <name> RXDATA </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40006024) 8-bit receive data </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C4_RXDR >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C4_RXDR  -----------------------------------
// SVD Line: 19184

//  <rtree> SFDITEM_REG__I2C4_RXDR
//    <name> RXDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40006024) Receive data register </i>
//    <loc> ( (unsigned int)((I2C4_RXDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__I2C4_RXDR_RXDATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C4_TXDR  --------------------------------
// SVD Line: 19201

unsigned int I2C4_TXDR __AT (0x40006028);



// ------------------------------  Field Item: I2C4_TXDR_TXDATA  ----------------------------------
// SVD Line: 19210

//  <item> SFDITEM_FIELD__I2C4_TXDR_TXDATA
//    <name> TXDATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40006028) 8-bit transmit data </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C4_TXDR >> 0) & 0xFF), ((I2C4_TXDR = (I2C4_TXDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C4_TXDR  -----------------------------------
// SVD Line: 19201

//  <rtree> SFDITEM_REG__I2C4_TXDR
//    <name> TXDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006028) Transmit data register </i>
//    <loc> ( (unsigned int)((I2C4_TXDR >> 0) & 0xFFFFFFFF), ((I2C4_TXDR = (I2C4_TXDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C4_TXDR_TXDATA </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: I2C4  -------------------------------------
// SVD Line: 18572

//  <view> I2C4
//    <name> I2C4 </name>
//    <item> SFDITEM_REG__I2C4_CR1 </item>
//    <item> SFDITEM_REG__I2C4_CR2 </item>
//    <item> SFDITEM_REG__I2C4_OAR1 </item>
//    <item> SFDITEM_REG__I2C4_OAR2 </item>
//    <item> SFDITEM_REG__I2C4_TIMINGR </item>
//    <item> SFDITEM_REG__I2C4_TIMEOUTR </item>
//    <item> SFDITEM_REG__I2C4_ISR </item>
//    <item> SFDITEM_REG__I2C4_ICR </item>
//    <item> SFDITEM_REG__I2C4_PECR </item>
//    <item> SFDITEM_REG__I2C4_RXDR </item>
//    <item> SFDITEM_REG__I2C4_TXDR </item>
//  </view>
//  


// ----------------------------   IRQ Num definition: STM32F410xx  --------------------------------
// SVD Line: 4



// ------------------------------------------------------------------------------------------------
// -----                              Interrupt Number Definition                             -----
// ------------------------------------------------------------------------------------------------



// -------------------------  STM32F410xx Specific Interrupt Numbers  -----------------------------

//  <qitem> PVD_IRQ
//    <name> PVD </name>
//    <i> PVD through EXTI line detection  interrupt </i>
//    <loc> 17 </loc>
//  </qitem>
//  
//  <qitem> TAMP_STAMP_IRQ
//    <name> TAMP_STAMP </name>
//    <i> Tamper and TimeStamp interrupts through the  EXTI line </i>
//    <loc> 18 </loc>
//  </qitem>
//  
//  <qitem> RTC_WKUP_IRQ
//    <name> RTC_WKUP </name>
//    <i> RTC Wakeup interrupt through the EXTI  line </i>
//    <loc> 19 </loc>
//  </qitem>
//  
//  <qitem> FLASH_IRQ
//    <name> FLASH </name>
//    <i> FLASH global interrupt </i>
//    <loc> 20 </loc>
//  </qitem>
//  
//  <qitem> RCC_IRQ
//    <name> RCC </name>
//    <i> RCC global interrupt </i>
//    <loc> 21 </loc>
//  </qitem>
//  
//  <qitem> EXTI0_IRQ
//    <name> EXTI0 </name>
//    <i> EXTI Line0 interrupt </i>
//    <loc> 22 </loc>
//  </qitem>
//  
//  <qitem> EXTI1_IRQ
//    <name> EXTI1 </name>
//    <i> EXTI Line1 interrupt </i>
//    <loc> 23 </loc>
//  </qitem>
//  
//  <qitem> EXTI2_IRQ
//    <name> EXTI2 </name>
//    <i> EXTI Line2 interrupt </i>
//    <loc> 24 </loc>
//  </qitem>
//  
//  <qitem> EXTI3_IRQ
//    <name> EXTI3 </name>
//    <i> EXTI Line3 interrupt </i>
//    <loc> 25 </loc>
//  </qitem>
//  
//  <qitem> EXTI4_IRQ
//    <name> EXTI4 </name>
//    <i> EXTI Line4 interrupt </i>
//    <loc> 26 </loc>
//  </qitem>
//  
//  <qitem> ADC_IRQ
//    <name> ADC </name>
//    <i> ADC1 global interrupt </i>
//    <loc> 34 </loc>
//  </qitem>
//  
//  <qitem> EXTI9_5_IRQ
//    <name> EXTI9_5 </name>
//    <i> EXTI Line[9:5] interrupts </i>
//    <loc> 39 </loc>
//  </qitem>
//  
//  <qitem> TIM1_BRK_TIM9_IRQ
//    <name> TIM1_BRK_TIM9 </name>
//    <i> TIM1 Break interrupt and TIM9 global  interrupt </i>
//    <loc> 40 </loc>
//  </qitem>
//  
//  <qitem> PWM1_UP_IRQ
//    <name> PWM1_UP </name>
//    <i> Timer1 Update interrupt </i>
//    <loc> 41 </loc>
//  </qitem>
//  
//  <qitem> TIM1_TRG_COM_TIM11_IRQ
//    <name> TIM1_TRG_COM_TIM11 </name>
//    <i> TIM1 Trigger and Commutation interrupts and  TIM11 global interrupt </i>
//    <loc> 42 </loc>
//  </qitem>
//  
//  <qitem> TIM1_CC_IRQ
//    <name> TIM1_CC </name>
//    <i> TIM1 Capture Compare interrupt </i>
//    <loc> 43 </loc>
//  </qitem>
//  
//  <qitem> I2C1_EV_IRQ
//    <name> I2C1_EV </name>
//    <i> I2C1 event interrupt </i>
//    <loc> 47 </loc>
//  </qitem>
//  
//  <qitem> I2C1_ER_IRQ
//    <name> I2C1_ER </name>
//    <i> I2C1 error interrupt </i>
//    <loc> 48 </loc>
//  </qitem>
//  
//  <qitem> I2C2_EV_IRQ
//    <name> I2C2_EV </name>
//    <i> I2C2 event interrupt </i>
//    <loc> 49 </loc>
//  </qitem>
//  
//  <qitem> I2C2_ER_IRQ
//    <name> I2C2_ER </name>
//    <i> I2C2 error interrupt </i>
//    <loc> 50 </loc>
//  </qitem>
//  
//  <qitem> SPI1_IRQ
//    <name> SPI1 </name>
//    <i> SPI1 global interrupt </i>
//    <loc> 51 </loc>
//  </qitem>
//  
//  <qitem> SPI2_IRQ
//    <name> SPI2 </name>
//    <i> SPI2 global interrupt </i>
//    <loc> 52 </loc>
//  </qitem>
//  
//  <qitem> EXTI15_10_IRQ
//    <name> EXTI15_10 </name>
//    <i> EXTI Line[15:10] interrupts </i>
//    <loc> 56 </loc>
//  </qitem>
//  
//  <qitem> RTC_Alarm_IRQ
//    <name> RTC_Alarm </name>
//    <i> RTC Alarms (A and B) through EXTI line  interrupt </i>
//    <loc> 57 </loc>
//  </qitem>
//  
//  <qitem> TIM6_DAC1_IRQ
//    <name> TIM6_DAC1 </name>
//    <i> Timer6 and DAC1 global interrupt </i>
//    <loc> 70 </loc>
//  </qitem>
//  
//  <qitem> RNG_IRQ
//    <name> RNG </name>
//    <i> RNG global interrupt </i>
//    <loc> 96 </loc>
//  </qitem>
//  
//  <qitem> I2C4_EV_IRQ
//    <name> I2C4_EV </name>
//    <i> I2C4 event interrupt </i>
//    <loc> 111 </loc>
//  </qitem>
//  
//  <qitem> I2C4_ER_IRQ
//    <name> I2C4_ER </name>
//    <i> I2C2 error interrupt </i>
//    <loc> 112 </loc>
//  </qitem>
//  
//  <qitem> LPTIM1_IRQ
//    <name> LPTIM1 </name>
//    <i> LPTimer global interrupt </i>
//    <loc> 113 </loc>
//  </qitem>
//  
//  <irqtable> STM32F410xx_IRQTable
//    <name> STM32F410xx Interrupt Table </name>
//    <qitem> PVD_IRQ </qitem>
//    <qitem> TAMP_STAMP_IRQ </qitem>
//    <qitem> RTC_WKUP_IRQ </qitem>
//    <qitem> FLASH_IRQ </qitem>
//    <qitem> RCC_IRQ </qitem>
//    <qitem> EXTI0_IRQ </qitem>
//    <qitem> EXTI1_IRQ </qitem>
//    <qitem> EXTI2_IRQ </qitem>
//    <qitem> EXTI3_IRQ </qitem>
//    <qitem> EXTI4_IRQ </qitem>
//    <qitem> ADC_IRQ </qitem>
//    <qitem> EXTI9_5_IRQ </qitem>
//    <qitem> TIM1_BRK_TIM9_IRQ </qitem>
//    <qitem> PWM1_UP_IRQ </qitem>
//    <qitem> TIM1_TRG_COM_TIM11_IRQ </qitem>
//    <qitem> TIM1_CC_IRQ </qitem>
//    <qitem> I2C1_EV_IRQ </qitem>
//    <qitem> I2C1_ER_IRQ </qitem>
//    <qitem> I2C2_EV_IRQ </qitem>
//    <qitem> I2C2_ER_IRQ </qitem>
//    <qitem> SPI1_IRQ </qitem>
//    <qitem> SPI2_IRQ </qitem>
//    <qitem> EXTI15_10_IRQ </qitem>
//    <qitem> RTC_Alarm_IRQ </qitem>
//    <qitem> TIM6_DAC1_IRQ </qitem>
//    <qitem> RNG_IRQ </qitem>
//    <qitem> I2C4_EV_IRQ </qitem>
//    <qitem> I2C4_ER_IRQ </qitem>
//    <qitem> LPTIM1_IRQ </qitem>
//  </irqtable>


// -----------------------------------   Menu: STM32F410xx  ---------------------------------------
// SVD Line: 4



// -----------------------------  Peripheral Menu: 'STM32F410xx'  ---------------------------------



// ------------------------------------------------------------------------------------------------
// -----                                       Main Menu                                      -----
// ------------------------------------------------------------------------------------------------

//  <b> ADC
//    <m> ADC1 </m>
//    <m> ADC_Common </m>
//  </b>
//  
//  <b> CRC
//    <m> CRC </m>
//  </b>
//  
//  <b> DAC
//    <m> DAC </m>
//  </b>
//  
//  <b> DBG
//    <m> DBG </m>
//  </b>
//  
//  <b> DMA
//    <m> DMA1 </m>
//    <m> DMA2 </m>
//  </b>
//  
//  <b> EXTI
//    <m> EXTI </m>
//  </b>
//  
//  <b> FLASH
//    <m> FLASH </m>
//  </b>
//  
//  <b> GPIO
//    <m> GPIOA </m>
//    <m> GPIOB </m>
//    <m> GPIOC </m>
//    <m> GPIOH </m>
//  </b>
//  
//  <b> I2C
//    <m> I2C1 </m>
//    <m> I2C2 </m>
//    <m> I2C4 </m>
//  </b>
//  
//  <b> IWDG
//    <m> IWDG </m>
//  </b>
//  
//  <b> LPTIM
//    <m> LPTIM1 </m>
//  </b>
//  
//  <b> NVIC
//    <m> NVIC </m>
//  </b>
//  
//  <b> PWR
//    <m> PWR </m>
//  </b>
//  
//  <b> RCC
//    <m> RCC </m>
//  </b>
//  
//  <b> RNG
//    <m> RNG </m>
//  </b>
//  
//  <b> RTC
//    <m> RTC </m>
//  </b>
//  
//  <b> SPI
//    <m> SPI1 </m>
//    <m> SPI2 </m>
//    <m> SPI5 </m>
//  </b>
//  
//  <b> SYSCFG
//    <m> SYSCFG </m>
//  </b>
//  
//  <b> TIM
//    <m> TIM1 </m>
//    <m> TIM5 </m>
//    <m> TIM6 </m>
//    <m> TIM8 </m>
//    <m> TIM9 </m>
//    <m> TIM11 </m>
//  </b>
//  
//  <b> USART
//    <m> USART1 </m>
//    <m> USART2 </m>
//    <m> USART6 </m>
//  </b>
//  
//  <b> WWDG
//    <m> WWDG </m>
//  </b>
//  
