<stg><name>DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3</name>


<trans_list>

<trans id="299" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten38 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten38"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten69 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten69"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i7 0, i7 %indvar_flatten69

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i5 0, i5 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i4 0, i4 %indvar_flatten38

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i2 0, i2 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %_Z11maxPooling1PA8_fPA4_f.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit.preheader:0 %indvar_flatten69_load = load i7 %indvar_flatten69

]]></Node>
<StgValue><ssdm name="indvar_flatten69_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit.preheader:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit.preheader:2 %icmp_ln41 = icmp_eq  i7 %indvar_flatten69_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit.preheader:3 %add_ln41_1 = add i7 %indvar_flatten69_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit.preheader:4 %br_ln41 = br i1 %icmp_ln41, void %_Z11maxPooling1PA8_fPA4_f.exit, void %_Z12convolution2PA4_fPA3_A3_KfPA2_A2_f.exit.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:0 %j_load = load i2 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:1 %i_load = load i2 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:2 %indvar_flatten38_load = load i4 %indvar_flatten38

]]></Node>
<StgValue><ssdm name="indvar_flatten38_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:3 %k_load = load i5 %k

]]></Node>
<StgValue><ssdm name="k_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:4 %add_ln41 = add i5 %k_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:7 %icmp_ln42 = icmp_eq  i4 %indvar_flatten38_load, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:8 %select_ln41 = select i1 %icmp_ln42, i2 0, i2 %i_load

]]></Node>
<StgValue><ssdm name="select_ln41"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:9 %select_ln41_1 = select i1 %icmp_ln42, i5 %add_ln41, i5 %k_load

]]></Node>
<StgValue><ssdm name="select_ln41_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:10 %shl_ln50 = shl i5 %select_ln41_1, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln50"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="5">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:11 %trunc_ln41 = trunc i5 %add_ln41

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="5">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:12 %trunc_ln41_1 = trunc i5 %k_load

]]></Node>
<StgValue><ssdm name="trunc_ln41_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:13 %select_ln41_3 = select i1 %icmp_ln42, i4 %trunc_ln41, i4 %trunc_ln41_1

]]></Node>
<StgValue><ssdm name="select_ln41_3"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:14 %zext_ln41 = zext i4 %select_ln41_3

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:15 %conv2_kernel_0_0_addr = getelementptr i32 %conv2_kernel_0_0, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="conv2_kernel_0_0_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:16 %conv2_kernel_0_0_load = load i4 %conv2_kernel_0_0_addr

]]></Node>
<StgValue><ssdm name="conv2_kernel_0_0_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:17 %conv2_kernel_0_1_addr = getelementptr i32 %conv2_kernel_0_1, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="conv2_kernel_0_1_addr"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:18 %conv2_kernel_0_1_load = load i4 %conv2_kernel_0_1_addr

]]></Node>
<StgValue><ssdm name="conv2_kernel_0_1_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:19 %conv2_kernel_0_2_addr = getelementptr i32 %conv2_kernel_0_2, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="conv2_kernel_0_2_addr"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:20 %conv2_kernel_0_2_load = load i4 %conv2_kernel_0_2_addr

]]></Node>
<StgValue><ssdm name="conv2_kernel_0_2_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:21 %conv2_kernel_1_0_addr = getelementptr i32 %conv2_kernel_1_0, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="conv2_kernel_1_0_addr"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:22 %conv2_kernel_1_0_load = load i4 %conv2_kernel_1_0_addr

]]></Node>
<StgValue><ssdm name="conv2_kernel_1_0_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:23 %conv2_kernel_1_1_addr = getelementptr i32 %conv2_kernel_1_1, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="conv2_kernel_1_1_addr"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:24 %conv2_kernel_1_1_load = load i4 %conv2_kernel_1_1_addr

]]></Node>
<StgValue><ssdm name="conv2_kernel_1_1_load"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:25 %conv2_kernel_1_2_addr = getelementptr i32 %conv2_kernel_1_2, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="conv2_kernel_1_2_addr"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:26 %conv2_kernel_1_2_load = load i4 %conv2_kernel_1_2_addr

]]></Node>
<StgValue><ssdm name="conv2_kernel_1_2_load"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:27 %conv2_kernel_2_0_addr = getelementptr i32 %conv2_kernel_2_0, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="conv2_kernel_2_0_addr"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:28 %conv2_kernel_2_0_load = load i4 %conv2_kernel_2_0_addr

]]></Node>
<StgValue><ssdm name="conv2_kernel_2_0_load"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:29 %conv2_kernel_2_1_addr = getelementptr i32 %conv2_kernel_2_1, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="conv2_kernel_2_1_addr"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:30 %conv2_kernel_2_1_load = load i4 %conv2_kernel_2_1_addr

]]></Node>
<StgValue><ssdm name="conv2_kernel_2_1_load"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:31 %conv2_kernel_2_2_addr = getelementptr i32 %conv2_kernel_2_2, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="conv2_kernel_2_2_addr"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:32 %conv2_kernel_2_2_load = load i4 %conv2_kernel_2_2_addr

]]></Node>
<StgValue><ssdm name="conv2_kernel_2_2_load"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:34 %xor_ln41 = xor i1 %icmp_ln42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln41"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:35 %icmp_ln43 = icmp_eq  i2 %j_load, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:36 %and_ln41 = and i1 %icmp_ln43, i1 %xor_ln41

]]></Node>
<StgValue><ssdm name="and_ln41"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:37 %p_dup30 = add i2 %select_ln41, i2 1

]]></Node>
<StgValue><ssdm name="p_dup30"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:39 %or_ln42 = or i1 %and_ln41, i1 %icmp_ln42

]]></Node>
<StgValue><ssdm name="or_ln42"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:40 %select_ln42 = select i1 %or_ln42, i2 0, i2 %j_load

]]></Node>
<StgValue><ssdm name="select_ln42"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:41 %select_ln42_1 = select i1 %and_ln41, i2 %p_dup30, i2 %select_ln41

]]></Node>
<StgValue><ssdm name="select_ln42_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="2">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:42 %zext_ln50 = zext i2 %select_ln42_1

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:43 %add_ln50 = add i5 %shl_ln50, i5 %zext_ln50

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:44 %tmp_53_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln50, i1 0

]]></Node>
<StgValue><ssdm name="tmp_53_cast"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:45 %p_mid134 = xor i2 %select_ln41, i2 2

]]></Node>
<StgValue><ssdm name="p_mid134"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:46 %empty_62 = add i2 %i_load, i2 1

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:47 %select_ln41_4 = select i1 %icmp_ln42, i2 1, i2 %empty_62

]]></Node>
<StgValue><ssdm name="select_ln41_4"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:48 %select_ln42_2 = select i1 %and_ln41, i2 %p_mid134, i2 %select_ln41_4

]]></Node>
<StgValue><ssdm name="select_ln42_2"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:49 %p_mid136 = add i2 %select_ln41, i2 3

]]></Node>
<StgValue><ssdm name="p_mid136"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:50 %empty_63 = xor i2 %i_load, i2 2

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:51 %select_ln41_5 = select i1 %icmp_ln42, i2 2, i2 %empty_63

]]></Node>
<StgValue><ssdm name="select_ln41_5"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:52 %select_ln42_3 = select i1 %and_ln41, i2 %p_mid136, i2 %select_ln41_5

]]></Node>
<StgValue><ssdm name="select_ln42_3"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="2">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:54 %zext_ln47 = zext i2 %select_ln42

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:55 %tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln42_1, i2 %select_ln42

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:56 %zext_ln47_1 = zext i4 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln47_1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:57 %pool1_output_addr = getelementptr i32 %pool1_output, i64 0, i64 %zext_ln47_1

]]></Node>
<StgValue><ssdm name="pool1_output_addr"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:58 %tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln42_2, i2 %select_ln42

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:59 %zext_ln47_2 = zext i4 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln47_2"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:60 %pool1_output_addr_1 = getelementptr i32 %pool1_output, i64 0, i64 %zext_ln47_2

]]></Node>
<StgValue><ssdm name="pool1_output_addr_1"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:61 %tmp_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln42_3, i2 %select_ln42

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:62 %zext_ln47_3 = zext i4 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln47_3"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:63 %pool1_output_addr_2 = getelementptr i32 %pool1_output, i64 0, i64 %zext_ln47_3

]]></Node>
<StgValue><ssdm name="pool1_output_addr_2"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:64 %add_ln50_1 = add i6 %tmp_53_cast, i6 %zext_ln47

]]></Node>
<StgValue><ssdm name="add_ln50_1"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:68 %pool1_output_load = load i4 %pool1_output_addr

]]></Node>
<StgValue><ssdm name="pool1_output_load"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:71 %add_ln47 = add i2 %select_ln42, i2 1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:72 %tmp_3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln42_1, i2 %add_ln47

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:73 %zext_ln47_4 = zext i4 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln47_4"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:74 %pool1_output_addr_3 = getelementptr i32 %pool1_output, i64 0, i64 %zext_ln47_4

]]></Node>
<StgValue><ssdm name="pool1_output_addr_3"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:75 %tmp_4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln42_2, i2 %add_ln47

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:76 %zext_ln47_5 = zext i4 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln47_5"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:77 %pool1_output_addr_4 = getelementptr i32 %pool1_output, i64 0, i64 %zext_ln47_5

]]></Node>
<StgValue><ssdm name="pool1_output_addr_4"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:78 %tmp_5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln42_3, i2 %add_ln47

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:79 %zext_ln47_6 = zext i4 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln47_6"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:80 %pool1_output_addr_6 = getelementptr i32 %pool1_output, i64 0, i64 %zext_ln47_6

]]></Node>
<StgValue><ssdm name="pool1_output_addr_6"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:81 %pool1_output_load_1 = load i4 %pool1_output_addr_3

]]></Node>
<StgValue><ssdm name="pool1_output_load_1"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:84 %xor_ln47 = xor i2 %select_ln42, i2 2

]]></Node>
<StgValue><ssdm name="xor_ln47"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:85 %tmp_6 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln42_1, i2 %xor_ln47

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:86 %zext_ln47_7 = zext i4 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln47_7"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:87 %pool1_output_addr_5 = getelementptr i32 %pool1_output, i64 0, i64 %zext_ln47_7

]]></Node>
<StgValue><ssdm name="pool1_output_addr_5"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:88 %tmp_7 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln42_2, i2 %xor_ln47

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:89 %zext_ln47_8 = zext i4 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln47_8"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:90 %pool1_output_addr_7 = getelementptr i32 %pool1_output, i64 0, i64 %zext_ln47_8

]]></Node>
<StgValue><ssdm name="pool1_output_addr_7"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:91 %tmp_8 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln42_3, i2 %xor_ln47

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:92 %zext_ln47_9 = zext i4 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln47_9"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:93 %pool1_output_addr_8 = getelementptr i32 %pool1_output, i64 0, i64 %zext_ln47_9

]]></Node>
<StgValue><ssdm name="pool1_output_addr_8"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:94 %pool1_output_load_2 = load i4 %pool1_output_addr_5

]]></Node>
<StgValue><ssdm name="pool1_output_load_2"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:97 %pool1_output_load_3 = load i4 %pool1_output_addr_1

]]></Node>
<StgValue><ssdm name="pool1_output_load_3"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:100 %pool1_output_load_4 = load i4 %pool1_output_addr_4

]]></Node>
<StgValue><ssdm name="pool1_output_load_4"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:103 %pool1_output_load_5 = load i4 %pool1_output_addr_7

]]></Node>
<StgValue><ssdm name="pool1_output_load_5"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:106 %pool1_output_load_6 = load i4 %pool1_output_addr_2

]]></Node>
<StgValue><ssdm name="pool1_output_load_6"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:109 %pool1_output_load_7 = load i4 %pool1_output_addr_6

]]></Node>
<StgValue><ssdm name="pool1_output_load_7"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:112 %pool1_output_load_8 = load i4 %pool1_output_addr_8

]]></Node>
<StgValue><ssdm name="pool1_output_load_8"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:125 %add_ln42 = add i4 %indvar_flatten38_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:126 %select_ln42_4 = select i1 %icmp_ln42, i4 1, i4 %add_ln42

]]></Node>
<StgValue><ssdm name="select_ln42_4"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:127 %store_ln41 = store i7 %add_ln41_1, i7 %indvar_flatten69

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:128 %store_ln41 = store i5 %select_ln41_1, i5 %k

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:129 %store_ln42 = store i4 %select_ln42_4, i4 %indvar_flatten38

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:130 %store_ln42 = store i2 %select_ln42_1, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:131 %store_ln47 = store i2 %add_ln47, i2 %j

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="147" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:16 %conv2_kernel_0_0_load = load i4 %conv2_kernel_0_0_addr

]]></Node>
<StgValue><ssdm name="conv2_kernel_0_0_load"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:18 %conv2_kernel_0_1_load = load i4 %conv2_kernel_0_1_addr

]]></Node>
<StgValue><ssdm name="conv2_kernel_0_1_load"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:20 %conv2_kernel_0_2_load = load i4 %conv2_kernel_0_2_addr

]]></Node>
<StgValue><ssdm name="conv2_kernel_0_2_load"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:22 %conv2_kernel_1_0_load = load i4 %conv2_kernel_1_0_addr

]]></Node>
<StgValue><ssdm name="conv2_kernel_1_0_load"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:24 %conv2_kernel_1_1_load = load i4 %conv2_kernel_1_1_addr

]]></Node>
<StgValue><ssdm name="conv2_kernel_1_1_load"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:26 %conv2_kernel_1_2_load = load i4 %conv2_kernel_1_2_addr

]]></Node>
<StgValue><ssdm name="conv2_kernel_1_2_load"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:28 %conv2_kernel_2_0_load = load i4 %conv2_kernel_2_0_addr

]]></Node>
<StgValue><ssdm name="conv2_kernel_2_0_load"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:30 %conv2_kernel_2_1_load = load i4 %conv2_kernel_2_1_addr

]]></Node>
<StgValue><ssdm name="conv2_kernel_2_1_load"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:32 %conv2_kernel_2_2_load = load i4 %conv2_kernel_2_2_addr

]]></Node>
<StgValue><ssdm name="conv2_kernel_2_2_load"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:68 %pool1_output_load = load i4 %pool1_output_addr

]]></Node>
<StgValue><ssdm name="pool1_output_load"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:69 %mul_i = fmul i32 %pool1_output_load, i32 %conv2_kernel_0_0_load

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:81 %pool1_output_load_1 = load i4 %pool1_output_addr_3

]]></Node>
<StgValue><ssdm name="pool1_output_load_1"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:82 %mul_i_0_1 = fmul i32 %pool1_output_load_1, i32 %conv2_kernel_0_1_load

]]></Node>
<StgValue><ssdm name="mul_i_0_1"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:94 %pool1_output_load_2 = load i4 %pool1_output_addr_5

]]></Node>
<StgValue><ssdm name="pool1_output_load_2"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:95 %mul_i_0_2 = fmul i32 %pool1_output_load_2, i32 %conv2_kernel_0_2_load

]]></Node>
<StgValue><ssdm name="mul_i_0_2"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:97 %pool1_output_load_3 = load i4 %pool1_output_addr_1

]]></Node>
<StgValue><ssdm name="pool1_output_load_3"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:98 %mul_i_1 = fmul i32 %pool1_output_load_3, i32 %conv2_kernel_1_0_load

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:100 %pool1_output_load_4 = load i4 %pool1_output_addr_4

]]></Node>
<StgValue><ssdm name="pool1_output_load_4"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:101 %mul_i_1_1 = fmul i32 %pool1_output_load_4, i32 %conv2_kernel_1_1_load

]]></Node>
<StgValue><ssdm name="mul_i_1_1"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:103 %pool1_output_load_5 = load i4 %pool1_output_addr_7

]]></Node>
<StgValue><ssdm name="pool1_output_load_5"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:104 %mul_i_1_2 = fmul i32 %pool1_output_load_5, i32 %conv2_kernel_1_2_load

]]></Node>
<StgValue><ssdm name="mul_i_1_2"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:106 %pool1_output_load_6 = load i4 %pool1_output_addr_2

]]></Node>
<StgValue><ssdm name="pool1_output_load_6"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:107 %mul_i_2 = fmul i32 %pool1_output_load_6, i32 %conv2_kernel_2_0_load

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:109 %pool1_output_load_7 = load i4 %pool1_output_addr_6

]]></Node>
<StgValue><ssdm name="pool1_output_load_7"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:110 %mul_i_2_1 = fmul i32 %pool1_output_load_7, i32 %conv2_kernel_2_1_load

]]></Node>
<StgValue><ssdm name="mul_i_2_1"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="4">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:112 %pool1_output_load_8 = load i4 %pool1_output_addr_8

]]></Node>
<StgValue><ssdm name="pool1_output_load_8"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:113 %mul_i_2_2 = fmul i32 %pool1_output_load_8, i32 %conv2_kernel_2_2_load

]]></Node>
<StgValue><ssdm name="mul_i_2_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="174" st_id="3" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:69 %mul_i = fmul i32 %pool1_output_load, i32 %conv2_kernel_0_0_load

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:82 %mul_i_0_1 = fmul i32 %pool1_output_load_1, i32 %conv2_kernel_0_1_load

]]></Node>
<StgValue><ssdm name="mul_i_0_1"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:95 %mul_i_0_2 = fmul i32 %pool1_output_load_2, i32 %conv2_kernel_0_2_load

]]></Node>
<StgValue><ssdm name="mul_i_0_2"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:98 %mul_i_1 = fmul i32 %pool1_output_load_3, i32 %conv2_kernel_1_0_load

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:101 %mul_i_1_1 = fmul i32 %pool1_output_load_4, i32 %conv2_kernel_1_1_load

]]></Node>
<StgValue><ssdm name="mul_i_1_1"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:104 %mul_i_1_2 = fmul i32 %pool1_output_load_5, i32 %conv2_kernel_1_2_load

]]></Node>
<StgValue><ssdm name="mul_i_1_2"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:107 %mul_i_2 = fmul i32 %pool1_output_load_6, i32 %conv2_kernel_2_0_load

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:110 %mul_i_2_1 = fmul i32 %pool1_output_load_7, i32 %conv2_kernel_2_1_load

]]></Node>
<StgValue><ssdm name="mul_i_2_1"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:113 %mul_i_2_2 = fmul i32 %pool1_output_load_8, i32 %conv2_kernel_2_2_load

]]></Node>
<StgValue><ssdm name="mul_i_2_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="183" st_id="4" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:70 %sum_6 = fadd i32 %mul_i, i32 0

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="184" st_id="5" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:70 %sum_6 = fadd i32 %mul_i, i32 0

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="185" st_id="6" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:70 %sum_6 = fadd i32 %mul_i, i32 0

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="186" st_id="7" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:83 %sum_6_0_1 = fadd i32 %sum_6, i32 %mul_i_0_1

]]></Node>
<StgValue><ssdm name="sum_6_0_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="187" st_id="8" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:83 %sum_6_0_1 = fadd i32 %sum_6, i32 %mul_i_0_1

]]></Node>
<StgValue><ssdm name="sum_6_0_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="188" st_id="9" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:83 %sum_6_0_1 = fadd i32 %sum_6, i32 %mul_i_0_1

]]></Node>
<StgValue><ssdm name="sum_6_0_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="189" st_id="10" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:96 %sum_6_0_2 = fadd i32 %sum_6_0_1, i32 %mul_i_0_2

]]></Node>
<StgValue><ssdm name="sum_6_0_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="190" st_id="11" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:96 %sum_6_0_2 = fadd i32 %sum_6_0_1, i32 %mul_i_0_2

]]></Node>
<StgValue><ssdm name="sum_6_0_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="191" st_id="12" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:96 %sum_6_0_2 = fadd i32 %sum_6_0_1, i32 %mul_i_0_2

]]></Node>
<StgValue><ssdm name="sum_6_0_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="192" st_id="13" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:99 %sum_6_1 = fadd i32 %sum_6_0_2, i32 %mul_i_1

]]></Node>
<StgValue><ssdm name="sum_6_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="193" st_id="14" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:99 %sum_6_1 = fadd i32 %sum_6_0_2, i32 %mul_i_1

]]></Node>
<StgValue><ssdm name="sum_6_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="194" st_id="15" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:99 %sum_6_1 = fadd i32 %sum_6_0_2, i32 %mul_i_1

]]></Node>
<StgValue><ssdm name="sum_6_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="195" st_id="16" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:102 %sum_6_1_1 = fadd i32 %sum_6_1, i32 %mul_i_1_1

]]></Node>
<StgValue><ssdm name="sum_6_1_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="196" st_id="17" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:102 %sum_6_1_1 = fadd i32 %sum_6_1, i32 %mul_i_1_1

]]></Node>
<StgValue><ssdm name="sum_6_1_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="197" st_id="18" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:102 %sum_6_1_1 = fadd i32 %sum_6_1, i32 %mul_i_1_1

]]></Node>
<StgValue><ssdm name="sum_6_1_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="198" st_id="19" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:105 %sum_6_1_2 = fadd i32 %sum_6_1_1, i32 %mul_i_1_2

]]></Node>
<StgValue><ssdm name="sum_6_1_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="199" st_id="20" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:105 %sum_6_1_2 = fadd i32 %sum_6_1_1, i32 %mul_i_1_2

]]></Node>
<StgValue><ssdm name="sum_6_1_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="200" st_id="21" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:105 %sum_6_1_2 = fadd i32 %sum_6_1_1, i32 %mul_i_1_2

]]></Node>
<StgValue><ssdm name="sum_6_1_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="201" st_id="22" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:108 %sum_6_2 = fadd i32 %sum_6_1_2, i32 %mul_i_2

]]></Node>
<StgValue><ssdm name="sum_6_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="202" st_id="23" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:108 %sum_6_2 = fadd i32 %sum_6_1_2, i32 %mul_i_2

]]></Node>
<StgValue><ssdm name="sum_6_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="203" st_id="24" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:108 %sum_6_2 = fadd i32 %sum_6_1_2, i32 %mul_i_2

]]></Node>
<StgValue><ssdm name="sum_6_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="204" st_id="25" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:111 %sum_6_2_1 = fadd i32 %sum_6_2, i32 %mul_i_2_1

]]></Node>
<StgValue><ssdm name="sum_6_2_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="205" st_id="26" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:111 %sum_6_2_1 = fadd i32 %sum_6_2, i32 %mul_i_2_1

]]></Node>
<StgValue><ssdm name="sum_6_2_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="206" st_id="27" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:111 %sum_6_2_1 = fadd i32 %sum_6_2, i32 %mul_i_2_1

]]></Node>
<StgValue><ssdm name="sum_6_2_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="207" st_id="28" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:114 %sum_6_2_2 = fadd i32 %sum_6_2_1, i32 %mul_i_2_2

]]></Node>
<StgValue><ssdm name="sum_6_2_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="208" st_id="29" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:114 %sum_6_2_2 = fadd i32 %sum_6_2_1, i32 %mul_i_2_2

]]></Node>
<StgValue><ssdm name="sum_6_2_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="209" st_id="30" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:114 %sum_6_2_2 = fadd i32 %sum_6_2_1, i32 %mul_i_2_2

]]></Node>
<StgValue><ssdm name="sum_6_2_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="210" st_id="31" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:121 %tmp_s = fcmp_olt  i32 %sum_6_2_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="230" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0">
<![CDATA[
_Z12convolution2PA4_fPA3_A3_KfPA2_A2_f.exit.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="211" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="212" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:6 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="213" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:33 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="214" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:38 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_42_2_VITIS_LOOP_43_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="215" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:53 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="216" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="6">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:65 %zext_ln50_1 = zext i6 %add_ln50_1

]]></Node>
<StgValue><ssdm name="zext_ln50_1"/></StgValue>
</operation>

<operation id="217" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:66 %conv2_output_addr_4 = getelementptr i32 %conv2_output, i64 0, i64 %zext_ln50_1

]]></Node>
<StgValue><ssdm name="conv2_output_addr_4"/></StgValue>
</operation>

<operation id="218" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:67 %specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln40"/></StgValue>
</operation>

<operation id="219" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:115 %bitcast_ln7 = bitcast i32 %sum_6_2_2

]]></Node>
<StgValue><ssdm name="bitcast_ln7"/></StgValue>
</operation>

<operation id="220" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:116 %tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="221" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="23" op_0_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:117 %trunc_ln7 = trunc i32 %bitcast_ln7

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="222" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:118 %icmp_ln7 = icmp_ne  i8 %tmp_11, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="223" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:119 %icmp_ln7_1 = icmp_eq  i23 %trunc_ln7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln7_1"/></StgValue>
</operation>

<operation id="224" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:120 %or_ln7 = or i1 %icmp_ln7_1, i1 %icmp_ln7

]]></Node>
<StgValue><ssdm name="or_ln7"/></StgValue>
</operation>

<operation id="225" st_id="32" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:121 %tmp_s = fcmp_olt  i32 %sum_6_2_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="226" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:122 %and_ln7 = and i1 %or_ln7, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln7"/></StgValue>
</operation>

<operation id="227" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:123 %select_ln7 = select i1 %and_ln7, i32 0, i32 %sum_6_2_2

]]></Node>
<StgValue><ssdm name="select_ln7"/></StgValue>
</operation>

<operation id="228" st_id="32" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:124 %store_ln50 = store i32 %select_ln7, i6 %conv2_output_addr_4

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="229" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
_Z11maxPooling1PA8_fPA4_f.exit:132 %br_ln0 = br void %_Z11maxPooling1PA8_fPA4_f.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
