<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/Surelog" target="_blank">Surelog</a></h3>
<pre class="test-failed">
description: real indexing tests
rc: 0 (means success: 1)
should_fail_because: it is illegal to do bit select on real data type
tags: 6.12 uvm-req
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-6
top_module: 
type: simulation
mode: simulation
files: <a href="../../../tests/chapter-6/6.12--real_bit_select.sv.html" target="file-frame">tests/chapter-6/6.12--real_bit_select.sv</a>
defines: 
time_elapsed: 0.263s
ram usage: 27360 KB
</pre>
<pre class="log">

surelog -nopython -nobuiltin -parse -noelab -I/tmpfs/src/github/sv-tests/tests/chapter-6 <a href="../../../tests/chapter-6/6.12--real_bit_select.sv.html" target="file-frame">tests/chapter-6/6.12--real_bit_select.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../tests/chapter-6/6.12--real_bit_select.sv.html#l-8" target="file-frame">tests/chapter-6/6.12--real_bit_select.sv:8</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-6/6.12--real_bit_select.sv.html#l-8" target="file-frame">tests/chapter-6/6.12--real_bit_select.sv:8</a>: Compile module &#34;work@top&#34;.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0

</pre>
</body>