info x 47 201 0 0 0 0 0 0 VHDLvhdl_genericverilog_generic
col x 257 0 0 0 0 0 0 0 
radix x 10 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 memory
term mark 67 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 LIBRARY  IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 1 0 0 226 9 14 0 0 CLKinstd_logic
var add 2 0 0 162 9 18 0 0 MWinstd_logic
var add 3 8 0 164 10 6 0 0 Ainstd_logic_vector
var add 4 15 0 164 11 8 0 0 Dininstd_logic_vector
var add 5 15 0 164 12 9 0 0 Doutoutstd_logic_vector
vdone xxx 0 0 0 0 0 0 0 0 
npos xxx 100 0 0 0 0 0 0 0 
cell fill 2 0 0 0 0 0 0 0 1
cell fill 2 4 0 0 0 0 0 0 0
cell fill 2 8 0 0 0 0 0 0 1
cell fill 2 12 0 0 0 0 0 0 0
cell fill 2 16 0 0 0 0 0 0 1
cell fill 2 20 0 0 0 0 0 0 0
cell fill 2 24 0 0 0 0 0 0 1
cell fill 2 28 0 0 0 0 0 0 0
cell fill 3 0 0 0 0 0 0 0 000000010
cell fill 3 4 0 0 0 0 0 0 000000100
cell fill 3 8 0 0 0 0 0 0 000001000
cell fill 3 12 0 0 0 0 0 0 000010000
cell fill 3 16 0 0 0 0 0 0 000100000
cell fill 3 20 0 0 0 0 0 0 001000000
cell fill 3 24 0 0 0 0 0 0 010000000
cell fill 3 28 0 0 0 0 0 0 100000000
cell fill 4 0 0 0 0 0 0 0 0000000000110110
cell fill 4 4 0 0 0 0 0 0 0000001000110100
cell fill 4 8 0 0 0 0 0 0 0000001111001011
cell fill 4 12 0 0 0 0 0 0 0000001000100010
cell fill 4 16 0 0 0 0 0 0 0000001101101001
cell fill 4 20 0 0 0 0 0 0 0001001001001100
cell fill 4 24 0 0 0 0 0 0 0000001000100010
cell fill 4 28 0 0 0 0 0 0 0010011010010001
time info 50 50 10 10 50 50 1 1 nsCLK
font save -14 0 400 49 0 0 0 0 Times New Roman
src mod 0 2065693440 29636610 8 0 0 0 0 memory.vhd
utd false 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 
com add 1 0 10 180 7 0 -67 0 Waveform created by
HDL Bencher 4.1i
Source = memory.vhd
Wed May 12 10:40:52 2004
type info 0 0 0 0 0 0 0 0 std_logicBITDOWNTO
type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
opt vhdl87 0 0 0 0 0 0 0 0 
