-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_0_ROM_AUTbkb is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_0_ROM_AUTbkb is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "00111101011011110000110110001100", 1 => "00111101000101011000011100011111", 2 => "10111011001101110100011001000110", 3 => "00111100100000101011101010100000", 
    4 => "00111011011100000010000110001011", 5 => "00111100111001001001110101101110", 6 => "00111100010110000001101000011111", 7 => "10111011111000100100110010001100", 
    8 => "10111100100001010101111100100001", 9 => "10111011000010111000000101001000", 10 => "10111010011010100111011110011000", 11 => "10111011110110100101101101101101", 
    12 => "10111100100110010001011010000100", 13 => "10111101101001101110001101011000", 14 => "00111100101100011110010101001010", 15 => "10111100101010000000100101100000", 
    16 => "10111100011010000001101111100010", 17 => "10111101000010001010101010011010", 18 => "10111101000010110011111111100100", 19 => "10111100111001100101101001011101", 
    20 => "10111011011010101111101100100100", 21 => "10111100111000110000111010000001", 22 => "10111100100111011011011100000110", 23 => "00111100110100010000001001010111", 
    24 => "00111011011010001011110011011110", 25 => "00111011101011100000100101011101", 26 => "00111100000001011100101010000000", 27 => "00111100011000101010001001110110", 
    28 => "10111001100010001011101110101001", 29 => "10111100100000010000001000101101", 30 => "00111100100001110110101110110100", 31 => "00111100100111000111110110000000", 
    32 => "00111100100101001110111010010010", 33 => "10111101000110001010011011111000", 34 => "00111100011001010100111001110000", 35 => "10111100100101111011000110010110", 
    36 => "00111100100010110110110000111101", 37 => "00111100000010001011111111111101", 38 => "10111100010111101111111100100111", 39 => "10111101001001101111100111000100", 
    40 => "00111100111010110001001101101001", 41 => "10111101000000111101001000011001", 42 => "00111100110101011011011010100000", 43 => "10111100100011100010010101100110", 
    44 => "10111100011000001101011000011100", 45 => "10111011011000110100111101001110", 46 => "00111011111011111100001000001000", 47 => "00111100100001110110100001100011", 
    48 => "00111100110000111011110111001011", 49 => "00111100100010011111001101000000", 50 => "00111100110010001100111100000110", 51 => "00111011110001111101100111001101", 
    52 => "10111100100111011000010000011001", 53 => "10111101001100010011010011111101", 54 => "00111011010100000111101101011010", 55 => "10111100101010000000001010111101", 
    56 => "00111100001010001001001111110100", 57 => "00111101000011110111010010100100", 58 => "00111010011001001111010000101100", 59 => "00111011111110110111111000000010", 
    60 => "00111100101000100101100110010000", 61 => "00111100111111101000010101011111", 62 => "00111100111000110011010001010111", 63 => "00111100001010001000000110110001", 
    64 => "00111010100000001010011000010110", 65 => "10111011101110001110001110100111", 66 => "10111101100110000010001101000010", 67 => "10111011001001111111001110100001", 
    68 => "10111100110101011000001001000111", 69 => "10111100010010100101010001011000", 70 => "10111101010101110100011000011011", 71 => "00111100000110110100111001101111", 
    72 => "00111100101011110011010010010100", 73 => "10111100100001000111111010001010", 74 => "10111011110101010010001011011101", 75 => "10111100111111001111000101111101", 
    76 => "10111100101101101011000110010100", 77 => "10111010101111000100111010010100", 78 => "00111011111000110100001101010100", 79 => "10111011110011111100110101011000", 
    80 => "10111101000111001001100001111111", 81 => "10111100110001010000101000111110", 82 => "00111011110000010001100101101001", 83 => "10111100111000001100100011111011", 
    84 => "00111100110111100100000101111010", 85 => "00111101001000100101110001000100", 86 => "00111100110111000010010000101000", 87 => "00111100010100001101001011001001", 
    88 => "10111100000101111111001010101111", 89 => "10111101000100010101101010111111", 90 => "10111011110110111100111101110110", 91 => "00111100100011000001100111110111", 
    92 => "10111100110101001101001010101100", 93 => "00111100101100110101010011010110", 94 => "10111011011001110001101010001111", 95 => "00111100111000100111100111111001", 
    96 => "10111100101111000100011100011110", 97 => "00111011101110101000110001010011", 98 => "10111100001111001100101001010110", 99 => "10111100000111000001100100101010");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

