

================================================================
== Vitis HLS Report for 'lenet_predict_Pipeline_VITIS_LOOP_16_2'
================================================================
* Date:           Fri Nov 22 20:01:00 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.181 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       43|       43|  0.430 us|  0.430 us|   43|   43|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_2  |       41|       41|        15|          3|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 3, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.12>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 18 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 19 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%max_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %max_1_reload"   --->   Operation 20 'read' 'max_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.40ns)   --->   "%store_ln0 = store i4 0, i4 %i_3"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 22 [1/1] (0.40ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc16.i"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i = load i4 %i_3" [lenet_support.cpp:16->lenet_main.cpp:47]   --->   Operation 24 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.72ns)   --->   "%icmp_ln16 = icmp_eq  i4 %i, i4 10" [lenet_support.cpp:16->lenet_main.cpp:47]   --->   Operation 26 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.72ns)   --->   "%add_ln16 = add i4 %i, i4 1" [lenet_support.cpp:16->lenet_main.cpp:47]   --->   Operation 27 'add' 'add_ln16' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc16.i.split, void %for.inc26.i.preheader.exitStub" [lenet_support.cpp:16->lenet_main.cpp:47]   --->   Operation 28 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_3_cast = zext i4 %i" [lenet_support.cpp:16->lenet_main.cpp:47]   --->   Operation 29 'zext' 'i_3_cast' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%fc3_output_addr = getelementptr i32 %fc3_output, i64 0, i64 %i_3_cast" [lenet_support.cpp:17->lenet_main.cpp:47]   --->   Operation 30 'getelementptr' 'fc3_output_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.61ns)   --->   "%fc3_output_load = load i4 %fc3_output_addr" [lenet_support.cpp:17->lenet_main.cpp:47]   --->   Operation 31 'load' 'fc3_output_load' <Predicate = (!icmp_ln16)> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 32 [1/1] (0.40ns)   --->   "%store_ln16 = store i4 %add_ln16, i4 %i_3" [lenet_support.cpp:16->lenet_main.cpp:47]   --->   Operation 32 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.40>

State 2 <SV = 1> <Delay = 6.32>
ST_2 : Operation 33 [1/2] (0.61ns)   --->   "%fc3_output_load = load i4 %fc3_output_addr" [lenet_support.cpp:17->lenet_main.cpp:47]   --->   Operation 33 'load' 'fc3_output_load' <Predicate = (!icmp_ln16)> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 34 [4/4] (5.71ns)   --->   "%x_assign = fsub i32 %fc3_output_load, i32 %max_1_reload_read" [lenet_support.cpp:17->lenet_main.cpp:47]   --->   Operation 34 'fsub' 'x_assign' <Predicate = (!icmp_ln16)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.71>
ST_3 : Operation 35 [3/4] (5.71ns)   --->   "%x_assign = fsub i32 %fc3_output_load, i32 %max_1_reload_read" [lenet_support.cpp:17->lenet_main.cpp:47]   --->   Operation 35 'fsub' 'x_assign' <Predicate = (!icmp_ln16)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.71>
ST_4 : Operation 36 [2/4] (5.71ns)   --->   "%x_assign = fsub i32 %fc3_output_load, i32 %max_1_reload_read" [lenet_support.cpp:17->lenet_main.cpp:47]   --->   Operation 36 'fsub' 'x_assign' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.71>
ST_5 : Operation 37 [1/4] (5.71ns)   --->   "%x_assign = fsub i32 %fc3_output_load, i32 %max_1_reload_read" [lenet_support.cpp:17->lenet_main.cpp:47]   --->   Operation 37 'fsub' 'x_assign' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.18>
ST_6 : Operation 38 [6/6] (7.18ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %x_assign" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:22->lenet_support.cpp:17->lenet_main.cpp:47]   --->   Operation 38 'fexp' 'tmp' <Predicate = true> <Delay = 7.18> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 5> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.18>
ST_7 : Operation 39 [5/6] (7.18ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %x_assign" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:22->lenet_support.cpp:17->lenet_main.cpp:47]   --->   Operation 39 'fexp' 'tmp' <Predicate = true> <Delay = 7.18> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 5> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.18>
ST_8 : Operation 40 [4/6] (7.18ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %x_assign" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:22->lenet_support.cpp:17->lenet_main.cpp:47]   --->   Operation 40 'fexp' 'tmp' <Predicate = true> <Delay = 7.18> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 5> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.18>
ST_9 : Operation 41 [3/6] (7.18ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %x_assign" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:22->lenet_support.cpp:17->lenet_main.cpp:47]   --->   Operation 41 'fexp' 'tmp' <Predicate = true> <Delay = 7.18> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 5> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.18>
ST_10 : Operation 42 [2/6] (7.18ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %x_assign" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:22->lenet_support.cpp:17->lenet_main.cpp:47]   --->   Operation 42 'fexp' 'tmp' <Predicate = true> <Delay = 7.18> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 5> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.18>
ST_11 : Operation 43 [1/6] (7.18ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %x_assign" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:22->lenet_support.cpp:17->lenet_main.cpp:47]   --->   Operation 43 'fexp' 'tmp' <Predicate = true> <Delay = 7.18> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 5> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.71>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [lenet_support.cpp:18->lenet_main.cpp:47]   --->   Operation 44 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.61ns)   --->   "%store_ln17 = store i32 %tmp, i4 %fc3_output_addr" [lenet_support.cpp:17->lenet_main.cpp:47]   --->   Operation 45 'store' 'store_ln17' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : [1/1] (0.79ns)   --->   Input mux for Operation 46 '%sum_1 = fadd i32 %sum_load, i32 %tmp'
ST_12 : Operation 46 [4/4] (4.91ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %tmp" [lenet_support.cpp:18->lenet_main.cpp:47]   --->   Operation 46 'fadd' 'sum_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%sum_load_3 = load i32 %sum"   --->   Operation 54 'load' 'sum_load_3' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_out, i32 %sum_load_3"   --->   Operation 55 'write' 'write_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 5.71>
ST_13 : Operation 47 [3/4] (5.71ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %tmp" [lenet_support.cpp:18->lenet_main.cpp:47]   --->   Operation 47 'fadd' 'sum_1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.71>
ST_14 : Operation 48 [2/4] (5.71ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %tmp" [lenet_support.cpp:18->lenet_main.cpp:47]   --->   Operation 48 'fadd' 'sum_1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.11>
ST_15 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln15 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [lenet_support.cpp:15->lenet_main.cpp:47]   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [lenet_support.cpp:16->lenet_main.cpp:47]   --->   Operation 50 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 51 [1/4] (5.71ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %tmp" [lenet_support.cpp:18->lenet_main.cpp:47]   --->   Operation 51 'fadd' 'sum_1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 52 [1/1] (0.40ns)   --->   "%store_ln16 = store i32 %sum_1, i32 %sum" [lenet_support.cpp:16->lenet_main.cpp:47]   --->   Operation 52 'store' 'store_ln16' <Predicate = true> <Delay = 0.40>
ST_15 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc16.i" [lenet_support.cpp:16->lenet_main.cpp:47]   --->   Operation 53 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fc3_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ max_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                    (alloca           ) [ 0111111111111111]
i_3                    (alloca           ) [ 0100000000000000]
max_1_reload_read      (read             ) [ 0111110000000000]
store_ln0              (store            ) [ 0000000000000000]
store_ln0              (store            ) [ 0000000000000000]
br_ln0                 (br               ) [ 0000000000000000]
i                      (load             ) [ 0000000000000000]
specpipeline_ln0       (specpipeline     ) [ 0000000000000000]
icmp_ln16              (icmp             ) [ 0111111111111000]
add_ln16               (add              ) [ 0000000000000000]
br_ln16                (br               ) [ 0000000000000000]
i_3_cast               (zext             ) [ 0000000000000000]
fc3_output_addr        (getelementptr    ) [ 0111111111111000]
store_ln16             (store            ) [ 0000000000000000]
fc3_output_load        (load             ) [ 0111110000000000]
x_assign               (fsub             ) [ 0111001111110000]
tmp                    (fexp             ) [ 0111000000001111]
sum_load               (load             ) [ 0111000000000111]
store_ln17             (store            ) [ 0000000000000000]
speclooptripcount_ln15 (speclooptripcount) [ 0000000000000000]
specloopname_ln16      (specloopname     ) [ 0000000000000000]
sum_1                  (fadd             ) [ 0000000000000000]
store_ln16             (store            ) [ 0000000000000000]
br_ln16                (br               ) [ 0000000000000000]
sum_load_3             (load             ) [ 0000000000000000]
write_ln0              (write            ) [ 0000000000000000]
ret_ln0                (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fc3_output">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc3_output"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_1_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_1_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sum_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="sum_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="i_3_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="max_1_reload_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_1_reload_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="write_ln0_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="0" index="2" bw="32" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/12 "/>
</bind>
</comp>

<comp id="61" class="1004" name="fc3_output_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="4" slack="0"/>
<pin id="65" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc3_output_addr/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="4" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="1"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="fc3_output_load/1 store_ln17/12 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="1"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="x_assign/2 sum_1/12 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="1"/>
<pin id="82" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln0_store_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="4" slack="0"/>
<pin id="87" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln0_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="icmp_ln16_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="0"/>
<pin id="99" dir="0" index="1" bw="4" slack="0"/>
<pin id="100" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="add_ln16_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_3_cast_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_3_cast/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln16_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="4" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="sum_load_load_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="11"/>
<pin id="121" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/12 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln16_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="14"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/15 "/>
</bind>
</comp>

<comp id="128" class="1004" name="sum_load_3_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="11"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_3/12 "/>
</bind>
</comp>

<comp id="132" class="1005" name="sum_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="140" class="1005" name="i_3_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="0"/>
<pin id="142" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="147" class="1005" name="max_1_reload_read_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1_reload_read "/>
</bind>
</comp>

<comp id="152" class="1005" name="icmp_ln16_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="156" class="1005" name="fc3_output_addr_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="1"/>
<pin id="158" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fc3_output_addr "/>
</bind>
</comp>

<comp id="161" class="1005" name="fc3_output_load_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc3_output_load "/>
</bind>
</comp>

<comp id="166" class="1005" name="x_assign_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="171" class="1005" name="tmp_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="177" class="1005" name="sum_load_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="38" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="26" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="68" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="28" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="101"><net_src comp="94" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="94" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="112"><net_src comp="94" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="118"><net_src comp="103" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="119" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="127"><net_src comp="74" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="128" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="135"><net_src comp="40" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="138"><net_src comp="132" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="139"><net_src comp="132" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="143"><net_src comp="44" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="146"><net_src comp="140" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="150"><net_src comp="48" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="155"><net_src comp="97" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="61" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="164"><net_src comp="68" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="169"><net_src comp="74" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="174"><net_src comp="79" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="176"><net_src comp="171" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="180"><net_src comp="119" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="74" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fc3_output | {12 }
	Port: sum_out | {12 }
 - Input state : 
	Port: lenet_predict_Pipeline_VITIS_LOOP_16_2 : fc3_output | {1 2 }
	Port: lenet_predict_Pipeline_VITIS_LOOP_16_2 : max_1_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i : 1
		icmp_ln16 : 2
		add_ln16 : 2
		br_ln16 : 3
		i_3_cast : 2
		fc3_output_addr : 3
		fc3_output_load : 4
		store_ln16 : 3
	State 2
		x_assign : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		sum_1 : 1
		write_ln0 : 1
	State 13
	State 14
	State 15
		store_ln16 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   fexp   |           grp_fu_79          |    7    |   195   |   883   |
|----------|------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_74          |    2    |   227   |   218   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln16_fu_97       |    0    |    0    |    12   |
|----------|------------------------------|---------|---------|---------|
|    add   |        add_ln16_fu_103       |    0    |    0    |    12   |
|----------|------------------------------|---------|---------|---------|
|   read   | max_1_reload_read_read_fu_48 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_54    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   zext   |        i_3_cast_fu_109       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    9    |   422   |   1125  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| fc3_output_addr_reg_156 |    4   |
| fc3_output_load_reg_161 |   32   |
|       i_3_reg_140       |    4   |
|    icmp_ln16_reg_152    |    1   |
|max_1_reload_read_reg_147|   32   |
|     sum_load_reg_177    |   32   |
|       sum_reg_132       |   32   |
|       tmp_reg_171       |   32   |
|     x_assign_reg_166    |   32   |
+-------------------------+--------+
|          Total          |   201  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_68 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_74    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_74    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   200  || 1.29457 ||    38   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |   422  |  1125  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   38   |
|  Register |    -   |    -   |   201  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    1   |   623  |  1163  |
+-----------+--------+--------+--------+--------+
