initSidebarItems({"constant":[["BOOT_GDT_MAX",""],["BOOT_GDT_OFFSET",""],["BOOT_IDT_OFFSET",""],["EFER_LMA",""],["EFER_LME",""],["MTRR_ENABLE",""],["MTRR_MEMTYPE_UC",""],["MTRR_MEMTYPE_WB",""],["MTRR_PHYS_BASE_MSR",""],["MTRR_PHYS_MASK_MSR",""],["MTRR_VAR_VALID",""],["VAR_MTRR_NUM_MASK",""],["X86_CR0_PE",""],["X86_CR0_PG",""],["X86_CR4_PAE",""]],"enum":[["Error",""]],"fn":[["configure_segments_and_sregs","Configures the GDT, IDT, and segment registers for long mode."],["count_variable_mtrrs","Returns the count of variable MTRR entries specified by the list of `msrs`."],["default_msrs","Returns the default value of MSRs at reset."],["get_max_len",""],["get_mtrr_pairs",""],["get_power_of_two",""],["is_mtrr_msr","Returns `true` if the given MSR `id` is a MTRR entry."],["long_mode_msrs","Configure Model specific registers for long (64-bit) mode."],["mtrr_msrs","Returns a set of MSRs containing the MTRR configuration."],["setup_page_tables","Configures the system page tables and control registers for long mode with paging."],["vcpu_supported_variable_mtrrs","Returns the number of variable MTRR entries supported by `vcpu`."],["write_gdt_table",""],["write_idt_value",""]],"type":[["Result",""]]});