
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.90000000000000000000;
1.90000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_20_1";
mvm_16_16_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_20_1' with
	the parameters "16,16,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "1,16,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "20,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE16_LOGSIZE4/105 |   16   |   20    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 848 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b20_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b20_g1'
  Processing 'mvm_16_16_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:33  168810.8      1.11     350.5   30351.7                          
    0:00:33  168810.8      1.11     350.5   30351.7                          
    0:00:33  168855.5      1.11     350.5   30351.7                          
    0:00:33  168900.2      1.11     350.5   30351.7                          
    0:00:33  168944.8      1.11     350.5   30351.7                          
    0:00:33  168989.5      1.11     350.5   30351.7                          
    0:00:33  169026.5      1.11     350.5   30349.4                          
    0:00:34  169549.5      1.11     350.4   20341.4                          
    0:00:34  170058.6      1.11     350.4   10308.7                          
    0:00:54  163851.5      0.58     127.3     169.7                          
    0:00:54  163838.2      0.58     127.3     169.7                          
    0:00:54  163838.2      0.58     127.3     169.7                          
    0:00:54  163838.7      0.58     127.3     163.6                          
    0:00:55  163838.7      0.58     127.3     163.6                          
    0:01:07  140516.1      0.59      69.9     120.3                          
    0:01:08  140419.5      0.58      69.5     110.2                          
    0:01:11  140436.3      0.57      66.3      95.0                          
    0:01:12  140441.3      0.57      64.4      83.2                          
    0:01:13  140451.5      0.56      63.9      69.6                          
    0:01:14  140466.1      0.55      63.7      54.2                          
    0:01:16  140473.5      0.54      62.6      38.8                          
    0:01:17  140485.5      0.53      60.9      21.7                          
    0:01:18  140498.0      0.50      57.8       9.5                          
    0:01:18  140327.5      0.50      57.8       9.5                          
    0:01:18  140327.5      0.50      57.8       9.5                          
    0:01:19  140328.6      0.50      56.9       3.4                          
    0:01:19  140328.3      0.46      56.2       0.0                          
    0:01:19  140328.3      0.46      56.2       0.0                          
    0:01:19  140328.3      0.46      56.2       0.0                          
    0:01:19  140328.3      0.46      56.2       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:19  140328.3      0.46      56.2       0.0                          
    0:01:19  140358.1      0.42      54.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:20  140384.2      0.41      53.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:20  140429.6      0.39      52.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:20  140462.6      0.38      51.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:20  140491.4      0.38      51.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:20  140505.5      0.37      51.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:20  140525.1      0.37      50.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140537.9      0.37      50.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140554.1      0.36      50.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140574.1      0.36      49.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140591.9      0.35      49.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140605.5      0.35      49.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140619.6      0.35      49.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140633.1      0.35      49.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140642.7      0.35      48.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:22  140654.1      0.34      48.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:22  140683.9      0.34      48.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:22  140702.0      0.34      48.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:22  140717.2      0.34      48.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:22  140736.1      0.34      48.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:22  140747.8      0.34      48.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:22  140755.0      0.34      48.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:22  140775.2      0.34      47.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:22  140785.8      0.34      47.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140795.1      0.34      47.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:23  140807.6      0.33      46.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:23  140818.8      0.33      46.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:23  140829.2      0.33      46.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:23  140843.8      0.32      45.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:23  140850.5      0.32      45.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23  140866.7      0.32      43.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23  140879.2      0.32      43.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23  140895.4      0.32      41.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23  140907.9      0.32      40.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23  140928.7      0.32      39.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24  140936.9      0.32      39.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:24  140949.4      0.31      39.0       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:24  140958.7      0.31      38.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:24  140969.4      0.31      38.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:24  140984.3      0.30      38.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:24  141001.0      0.30      37.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:24  141005.5      0.30      37.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:24  141011.9      0.30      37.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:24  141021.5      0.29      37.5       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:25  141043.0      0.29      37.1       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:25  141059.0      0.29      36.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:25  141068.6      0.29      36.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  141076.0      0.29      36.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  141085.9      0.29      35.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:25  141095.7      0.28      35.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:25  141106.6      0.28      35.3       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:25  141116.2      0.28      35.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  141119.9      0.28      34.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  141135.1      0.27      34.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:25  141137.7      0.27      34.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:26  141148.6      0.27      34.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:26  141155.3      0.27      34.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:26  141166.2      0.27      33.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:26  141174.4      0.27      33.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  141182.7      0.27      33.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:26  141194.7      0.27      32.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  141214.1      0.26      32.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:26  141225.0      0.26      32.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:26  141240.9      0.26      30.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  141252.9      0.26      30.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:27  141260.4      0.26      30.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:27  141271.5      0.26      29.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:27  141283.5      0.26      29.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27  141298.7      0.26      28.6       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:27  141311.2      0.26      28.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:27  141325.3      0.25      28.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:27  141334.3      0.25      28.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:27  141351.3      0.25      27.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:27  141359.8      0.25      27.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27  141368.6      0.24      27.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:27  141387.5      0.24      26.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  141395.0      0.24      26.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:28  141403.7      0.24      26.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  141414.9      0.24      26.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:28  141423.7      0.23      26.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:28  141434.6      0.23      26.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  141444.2      0.23      26.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:28  141451.6      0.23      25.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:28  141459.3      0.23      25.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:28  141467.0      0.23      25.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:28  141478.7      0.23      25.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  141491.0      0.23      24.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  141496.8      0.23      24.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141505.9      0.23      24.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141516.0      0.23      24.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141524.5      0.22      24.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:29  141527.4      0.22      24.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:29  141532.2      0.22      24.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141542.3      0.22      24.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141546.3      0.22      24.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:29  141554.8      0.22      24.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:29  141564.9      0.22      24.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:29  141576.1      0.22      23.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141579.8      0.22      23.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141586.7      0.22      23.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141601.6      0.21      23.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141610.4      0.21      23.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141620.3      0.21      23.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:30  141632.0      0.21      22.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:30  141638.6      0.21      22.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141654.8      0.21      22.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141659.4      0.21      22.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:30  141666.3      0.21      21.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141678.2      0.21      21.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141684.9      0.21      21.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:31  141688.9      0.20      21.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:31  141704.6      0.20      21.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141724.3      0.20      20.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141730.4      0.20      20.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:31  141738.1      0.20      20.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141750.3      0.20      19.3       0.0 path/genblk1[6].path/path/add_out_reg[39]/D
    0:01:31  141757.0      0.20      19.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141757.2      0.20      19.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:31  141769.2      0.20      18.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141775.3      0.19      18.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141782.3      0.19      18.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141788.9      0.19      18.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141797.1      0.19      18.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:32  141809.7      0.19      17.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  141818.2      0.19      17.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  141830.7      0.19      17.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:32  141838.6      0.19      17.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141850.9      0.19      17.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141859.4      0.19      17.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141866.3      0.18      17.5       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:32  141874.3      0.18      17.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141883.1      0.18      17.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141887.3      0.18      17.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141891.6      0.18      17.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141894.2      0.18      17.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141899.3      0.18      17.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141903.0      0.18      17.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141908.9      0.18      17.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33  141913.1      0.18      17.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141921.1      0.18      16.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141923.8      0.18      16.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141924.6      0.18      16.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141941.3      0.18      16.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:33  141951.4      0.17      16.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:34  141954.9      0.17      16.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:34  141963.1      0.17      16.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141970.0      0.17      16.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141973.2      0.17      16.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141981.0      0.17      15.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  141987.3      0.17      15.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  141993.7      0.17      15.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141999.8      0.17      15.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:34  142008.1      0.17      15.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:34  142013.9      0.17      14.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  142024.6      0.16      14.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:34  142031.5      0.16      14.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:35  142033.4      0.16      14.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:35  142044.3      0.16      14.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35  142053.0      0.16      14.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:35  142058.4      0.16      14.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:35  142067.7      0.16      13.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35  142073.8      0.16      13.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:35  142080.4      0.16      13.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:35  142092.7      0.16      13.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35  142092.4      0.16      13.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:35  142098.8      0.15      13.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:35  142103.3      0.15      13.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:35  142105.7      0.15      13.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:36  142107.6      0.15      13.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:36  142114.2      0.15      13.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:36  142131.0      0.15      13.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:36  142133.6      0.15      13.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:36  142142.9      0.15      13.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:36  142147.5      0.15      13.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:36  142153.1      0.15      12.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  142156.5      0.15      12.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  142160.5      0.15      12.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  142164.8      0.15      12.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:36  142169.5      0.15      12.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:37  142171.9      0.15      12.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:37  142173.3      0.14      12.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:37  142178.6      0.14      12.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:37  142180.7      0.14      12.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:37  142186.3      0.14      12.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:37  142196.9      0.14      12.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:37  142199.3      0.14      12.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:37  142201.2      0.14      12.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:37  142201.7      0.14      12.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:37  142201.7      0.14      12.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:37  142206.3      0.14      12.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:37  142209.4      0.14      11.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:38  142215.0      0.14      11.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38  142224.6      0.14      11.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:38  142226.2      0.14      11.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:38  142233.4      0.14      11.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:38  142240.0      0.14      11.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:38  142241.4      0.14      11.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:38  142245.9      0.14      11.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:38  142247.8      0.13      11.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38  142253.9      0.13      11.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:38  142262.9      0.13      11.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:39  142262.1      0.13      10.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:39  142263.7      0.13      10.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:39  142270.6      0.13      10.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:39  142274.6      0.13      10.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:39  142279.1      0.13      10.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:39  142285.8      0.13      10.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:39  142287.1      0.13      10.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:39  142294.6      0.13      10.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:39  142298.0      0.13      10.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:39  142304.9      0.13      10.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:39  142310.8      0.13      10.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:40  142315.6      0.13      10.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:40  142322.5      0.12      10.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:40  142332.6      0.12      10.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:40  142335.0      0.12      10.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:40  142336.3      0.12      10.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:40  142341.4      0.12      10.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:40  142347.8      0.12      10.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:40  142349.4      0.12      10.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:40  142354.7      0.12      10.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:40  142359.7      0.12      10.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:40  142365.3      0.12      10.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142373.3      0.12      10.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142374.9      0.12       9.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41  142379.7      0.12       9.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142387.7      0.12       9.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142392.7      0.12       9.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142395.9      0.12       9.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:41  142401.2      0.12       9.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142407.4      0.12       9.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:41  142409.7      0.12       9.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142417.2      0.12       9.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142421.5      0.12       9.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142426.8      0.12       9.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142433.2      0.12       9.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142439.5      0.11       9.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:42  142447.3      0.11       9.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:42  142452.6      0.11       9.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142455.5      0.11       9.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142461.4      0.11       9.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142465.3      0.11       9.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:42  142470.9      0.11       9.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142475.2      0.11       9.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142478.4      0.11       9.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142479.7      0.11       9.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:42  142483.7      0.11       9.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:43  142487.7      0.11       9.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142494.1      0.11       9.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142496.7      0.11       8.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142499.9      0.11       9.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142506.8      0.11       8.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  142511.1      0.11       8.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142518.0      0.11       8.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142523.9      0.11       8.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  142527.9      0.11       8.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142530.0      0.11       8.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142534.2      0.11       8.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142538.0      0.11       8.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142541.9      0.11       8.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142546.2      0.11       8.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142551.3      0.10       8.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:44  142553.9      0.10       8.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44  142561.1      0.10       8.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142564.3      0.10       8.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44  142569.9      0.10       8.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142578.9      0.10       8.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142584.2      0.10       8.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142586.9      0.10       8.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:44  142593.0      0.10       8.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142598.6      0.10       8.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:44  142603.9      0.10       8.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:45  142610.0      0.10       8.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142613.0      0.10       8.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142616.2      0.10       8.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142617.5      0.10       8.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142620.2      0.10       8.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142627.3      0.10       8.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142631.9      0.10       8.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142637.7      0.10       8.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142646.8      0.10       8.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142651.5      0.10       8.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142659.0      0.10       7.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142662.7      0.10       7.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:45  142664.6      0.10       7.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142672.0      0.10       7.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142677.1      0.10       7.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:46  142684.3      0.10       7.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:46  142689.3      0.10       7.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142696.2      0.09       7.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142699.2      0.09       7.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142704.2      0.09       7.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142708.5      0.09       7.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:46  142710.6      0.09       7.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:46  142711.4      0.09       7.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:46  142715.9      0.09       7.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142719.6      0.09       7.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142722.0      0.09       7.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142727.6      0.09       7.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142731.1      0.09       7.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142738.0      0.09       7.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142744.6      0.09       7.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142748.6      0.09       7.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142750.5      0.09       7.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142750.2      0.09       7.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:47  142751.8      0.09       7.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:47  142752.6      0.09       7.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:47  142755.3      0.09       7.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142757.7      0.09       7.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:47  142761.9      0.09       7.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:48  142768.0      0.09       7.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142773.4      0.09       7.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142777.4      0.09       6.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142777.4      0.09       6.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142779.5      0.09       6.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142784.3      0.09       6.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142785.1      0.09       6.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142785.3      0.09       6.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142789.1      0.09       6.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142792.5      0.09       6.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:48  142798.1      0.09       6.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:48  142802.6      0.09       6.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142807.9      0.09       6.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:49  142810.1      0.09       6.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142811.7      0.09       6.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142814.3      0.09       6.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142818.3      0.09       6.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142825.8      0.09       6.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142834.0      0.09       6.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142833.8      0.09       6.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:49  142835.1      0.09       6.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  142839.1      0.08       6.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142838.3      0.08       6.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:49  142840.4      0.08       6.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142841.7      0.08       6.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:49  142843.6      0.08       6.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:49  142846.3      0.08       6.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142846.3      0.08       6.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142848.4      0.08       6.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142850.0      0.08       6.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:50  142853.7      0.08       6.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142853.7      0.08       6.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142856.4      0.08       6.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:50  142861.9      0.08       6.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142862.7      0.08       6.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142864.1      0.08       6.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:50  142866.5      0.08       6.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142867.0      0.08       6.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142870.5      0.08       6.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:50  142875.5      0.08       6.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:50  142878.2      0.08       6.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142879.0      0.08       6.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142879.0      0.08       6.3       0.0                          
    0:01:52  142799.2      0.08       6.2       0.0                          
    0:01:52  142796.5      0.08       6.2       0.0                          
    0:01:52  142799.4      0.08       6.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52  142800.5      0.08       6.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142801.3      0.08       6.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142802.4      0.08       6.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142805.0      0.08       6.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142807.9      0.08       6.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53  142810.3      0.08       6.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142813.3      0.08       6.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142819.1      0.08       6.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53  142825.2      0.08       6.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142829.8      0.08       6.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142831.9      0.08       6.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53  142832.4      0.08       6.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:53  142836.7      0.08       5.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142839.1      0.08       5.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:53  142848.9      0.08       5.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142854.2      0.08       5.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142864.6      0.08       5.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142865.1      0.08       5.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142869.4      0.08       5.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:54  142874.2      0.08       5.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:54  142876.8      0.08       5.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142884.6      0.08       5.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142889.9      0.08       5.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142893.9      0.08       5.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142894.1      0.08       5.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142894.9      0.08       5.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142896.8      0.08       5.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:54  142899.5      0.08       5.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:55  142901.6      0.08       5.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142906.6      0.08       5.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142914.9      0.08       5.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142918.9      0.08       5.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:55  142923.1      0.08       5.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142932.4      0.08       5.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:55  142943.1      0.08       5.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:55  142944.4      0.08       5.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:55  142945.7      0.08       5.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142947.6      0.08       5.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55  142961.7      0.08       5.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142960.9      0.08       5.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:56  142963.6      0.08       5.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142968.1      0.08       5.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142975.0      0.08       5.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142981.6      0.08       5.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142983.0      0.08       5.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142985.9      0.08       5.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:56  142997.3      0.07       5.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142998.4      0.07       5.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:56  143007.2      0.07       5.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:56  143009.3      0.07       5.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:57  143018.6      0.07       5.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:57  143021.0      0.07       5.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:57  143023.4      0.07       5.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  143025.8      0.07       5.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:57  143027.9      0.07       5.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:57  143029.8      0.07       5.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  143030.6      0.07       5.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:57  143033.0      0.07       5.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:57  143036.4      0.07       5.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  143043.4      0.07       5.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:57  143049.2      0.07       5.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:57  143055.6      0.07       5.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58  143064.1      0.07       4.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58  143065.7      0.07       4.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:58  143069.2      0.07       4.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:58  143074.5      0.07       4.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:58  143077.1      0.07       4.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:58  143077.1      0.07       4.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58  143087.5      0.07       4.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:58  143092.8      0.07       4.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:58  143099.5      0.07       4.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58  143101.9      0.07       4.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58  143106.7      0.07       4.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:58  143108.0      0.07       4.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:59  143109.9      0.07       4.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:59  143117.6      0.07       4.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59  143126.6      0.07       4.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59  143135.1      0.07       4.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59  143146.3      0.07       4.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:59  143150.6      0.07       4.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:59  143162.5      0.07       4.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59  143173.4      0.07       4.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:59  143177.2      0.07       4.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:59  143183.8      0.07       4.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:59  143191.0      0.07       4.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59  143207.2      0.07       4.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:00  143216.8      0.06       4.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:00  143217.3      0.06       4.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:00  143217.6      0.06       4.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:00  143224.5      0.06       4.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:00  143226.4      0.06       4.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:00  143228.2      0.06       4.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:00  143230.9      0.06       4.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:00  143235.9      0.06       4.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:00  143240.5      0.06       4.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:00  143251.1      0.06       4.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:01  143252.4      0.06       4.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:01  143253.5      0.06       4.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:01  143257.8      0.06       4.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01  143262.8      0.06       4.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:01  143264.1      0.06       4.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:01  143266.8      0.06       4.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:01  143269.7      0.06       4.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:01  143273.2      0.06       4.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:01  143276.9      0.06       4.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:01  143279.8      0.06       4.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:01  143282.8      0.06       4.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:01  143287.8      0.06       4.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  143292.6      0.06       4.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:02  143293.9      0.06       4.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:02  143300.3      0.06       4.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:02  143300.0      0.06       4.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:02  143300.0      0.06       4.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:02  143301.4      0.06       4.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:02  143305.1      0.06       4.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:02  143309.6      0.06       4.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:02  143311.8      0.06       4.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:02  143313.3      0.06       4.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:03  143314.7      0.06       4.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:03  143318.1      0.06       4.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:03  143321.9      0.06       4.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:03  143334.4      0.06       4.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:03  143336.2      0.06       4.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:03  143338.1      0.06       4.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:03  143339.7      0.06       3.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:03  143345.8      0.06       3.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:03  143347.1      0.06       3.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:03  143358.3      0.06       3.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:03  143359.6      0.06       3.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:04  143364.4      0.06       3.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  143367.9      0.06       3.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:04  143370.5      0.06       3.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:04  143376.7      0.06       3.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:04  143377.7      0.06       3.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:04  143381.2      0.06       3.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:04  143386.2      0.06       3.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  143390.5      0.06       3.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:04  143393.9      0.06       3.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:04  143392.4      0.06       3.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:05  143392.9      0.06       3.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:05  143392.9      0.06       3.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:05  143399.3      0.06       3.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:05  143404.6      0.06       3.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:05  143405.9      0.06       3.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:05  143409.9      0.06       3.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:05  143415.8      0.06       3.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:05  143415.5      0.06       3.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:05  143421.1      0.06       3.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:05  143424.3      0.06       3.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:05  143431.5      0.06       3.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  143438.1      0.05       3.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  143439.4      0.05       3.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:06  143441.0      0.05       3.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:06  143444.2      0.05       3.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:06  143446.9      0.05       3.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:06  143450.1      0.05       3.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:06  143456.7      0.05       3.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:06  143462.8      0.05       3.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:06  143462.0      0.05       3.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:06  143462.8      0.05       3.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:06  143462.8      0.05       3.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:06  143468.7      0.05       3.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:06  143471.1      0.05       3.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:07  143476.1      0.05       3.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:07  143481.2      0.05       3.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:07  143481.7      0.05       3.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:07  143486.2      0.05       3.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:07  143496.4      0.05       3.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:07  143499.5      0.05       3.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:07  143501.4      0.05       3.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  143502.2      0.05       3.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:07  143508.6      0.05       3.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:07  143511.3      0.05       3.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:07  143513.4      0.05       3.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  143515.8      0.05       3.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:07  143516.0      0.05       3.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  143517.1      0.05       3.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  143518.7      0.05       3.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:08  143519.2      0.05       3.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:08  143519.8      0.05       3.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:08  143522.2      0.05       3.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:08  143523.2      0.05       3.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:08  143524.6      0.05       3.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:08  143526.7      0.05       3.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:08  143529.3      0.05       3.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:08  143529.9      0.05       3.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:08  143537.3      0.05       3.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:09  143538.7      0.05       3.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  143541.6      0.05       3.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:09  143543.2      0.05       3.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:09  143546.1      0.05       3.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:09  143548.8      0.05       3.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:09  143552.0      0.05       3.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:09  143560.5      0.05       3.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  143561.3      0.05       3.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:09  143565.5      0.05       3.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:09  143571.1      0.05       2.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:09  143589.7      0.05       2.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:09  143591.3      0.05       2.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:09  143595.0      0.05       2.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:10  143596.4      0.05       2.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:10  143596.9      0.05       2.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:10  143599.8      0.05       2.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:10  143600.1      0.05       2.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:10  143601.4      0.05       2.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:10  143604.1      0.05       2.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:10  143605.2      0.05       2.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:10  143605.9      0.05       2.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:10  143606.2      0.05       2.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  143608.9      0.05       2.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:10  143610.7      0.05       2.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  143614.7      0.05       2.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:10  143615.5      0.05       2.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  143621.1      0.05       2.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  143628.8      0.05       2.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:11  143632.5      0.05       2.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:11  143637.3      0.05       2.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:11  143644.8      0.05       2.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:11  143644.5      0.05       2.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:11  143645.8      0.05       2.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:11  143647.2      0.05       2.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:11  143648.2      0.05       2.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:11  143652.5      0.05       2.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:11  143658.9      0.05       2.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:11  143661.8      0.04       2.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:11  143666.6      0.04       2.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:12  143667.9      0.04       2.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:12  143672.2      0.04       2.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:12  143679.1      0.04       2.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:12  143680.4      0.04       2.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:12  143681.8      0.04       2.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:12  143686.0      0.04       2.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:12  143688.9      0.04       2.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:12  143697.5      0.04       2.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:12  143700.9      0.04       2.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:12  143704.9      0.04       2.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:12  143707.8      0.04       2.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:12  143713.1      0.04       2.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:12  143717.7      0.04       2.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:13  143719.0      0.04       2.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:13  143723.0      0.04       2.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:13  143728.8      0.04       2.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:13  143731.8      0.04       2.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:13  143735.8      0.04       2.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:13  143738.7      0.04       2.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:13  143742.9      0.04       2.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:13  143748.3      0.04       2.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:13  143750.1      0.04       2.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:13  143753.3      0.04       2.3       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:13  143753.3      0.04       2.3       0.0                          
    0:02:14  143753.3      0.04       2.3       0.0                          
    0:02:17  143518.4      0.05       2.3       0.0                          
    0:02:19  143447.7      0.05       2.3       0.0                          
    0:02:19  143415.5      0.05       2.3       0.0                          
    0:02:20  143384.4      0.05       2.3       0.0                          
    0:02:21  143356.2      0.05       2.3       0.0                          
    0:02:21  143332.8      0.05       2.3       0.0                          
    0:02:22  143310.4      0.05       2.3       0.0                          
    0:02:22  143288.1      0.05       2.3       0.0                          
    0:02:23  143276.9      0.05       2.3       0.0                          
    0:02:23  143258.3      0.05       2.3       0.0                          
    0:02:24  143247.6      0.05       2.3       0.0                          
    0:02:24  143237.0      0.05       2.3       0.0                          
    0:02:25  143226.4      0.05       2.3       0.0                          
    0:02:25  143215.7      0.05       2.3       0.0                          
    0:02:25  143205.1      0.05       2.3       0.0                          
    0:02:26  143194.4      0.05       2.3       0.0                          
    0:02:26  143194.4      0.05       2.3       0.0                          
    0:02:26  143197.1      0.05       2.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:26  143221.0      0.04       2.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:26  143225.6      0.04       2.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:26  143230.9      0.04       2.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:26  143230.6      0.04       2.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:26  143234.3      0.04       2.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:27  143235.9      0.04       2.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:27  143237.5      0.04       2.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:27  143238.1      0.04       2.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:27  143241.5      0.04       2.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:27  143242.1      0.04       2.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:27  143246.1      0.04       2.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:27  143252.4      0.04       2.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:27  143255.1      0.04       2.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:27  143254.8      0.04       2.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  143254.6      0.04       2.1       0.0                          
    0:02:29  143103.5      0.06       2.5       0.0                          
    0:02:29  143079.5      0.06       2.5       0.0                          
    0:02:29  143079.5      0.06       2.5       0.0                          
    0:02:29  143079.5      0.06       2.5       0.0                          
    0:02:29  143079.5      0.06       2.5       0.0                          
    0:02:29  143079.5      0.06       2.5       0.0                          
    0:02:29  143079.5      0.06       2.5       0.0                          
    0:02:29  143085.9      0.04       2.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:29  143086.7      0.04       2.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:30  143089.6      0.04       2.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  143100.3      0.04       2.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:30  143101.3      0.04       2.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:30  143103.7      0.04       2.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:30  143112.8      0.04       2.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:30  143113.6      0.04       2.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:30  143117.0      0.04       2.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:31  143120.8      0.04       2.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:31  143131.4      0.04       1.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  143136.2      0.04       1.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:31  143144.2      0.04       1.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  143146.6      0.04       1.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:31  143149.2      0.04       1.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:31  143158.5      0.04       1.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:31  143160.1      0.04       1.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:31  143163.1      0.04       1.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:31  143163.9      0.04       1.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:31  143163.6      0.04       1.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:31  143166.5      0.04       1.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:32  143168.9      0.04       1.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:32  143179.0      0.04       1.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  143180.3      0.04       1.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:32  143180.6      0.04       1.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:32  143184.3      0.04       1.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:32  143193.1      0.04       1.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:32  143193.4      0.04       1.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:32  143195.8      0.04       1.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:32  143198.4      0.04       1.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:32  143200.3      0.04       1.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:32  143200.8      0.04       1.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:32  143208.8      0.04       1.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:32  143209.9      0.04       1.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:32  143211.2      0.04       1.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:33  143220.8      0.04       1.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:33  143225.8      0.04       1.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:33  143228.2      0.04       1.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:33  143229.3      0.03       1.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:33  143235.4      0.03       1.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:33  143237.0      0.03       1.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:33  143238.9      0.03       1.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:33  143242.9      0.03       1.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:33  143246.6      0.03       1.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:33  143252.7      0.03       1.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:33  143259.4      0.03       1.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:33  143260.4      0.03       1.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:34  143269.5      0.03       1.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:34  143269.5      0.03       1.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:34  143269.7      0.03       1.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:34  143270.8      0.03       1.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:34  143273.2      0.03       1.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:34  143276.6      0.03       1.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:34  143278.0      0.03       1.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:34  143283.6      0.03       1.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:34  143283.3      0.03       1.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:34  143284.6      0.03       1.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:34  143291.3      0.03       1.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:35  143296.6      0.03       1.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:35  143302.2      0.03       1.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:35  143304.0      0.03       1.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:35  143304.8      0.03       1.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:35  143311.8      0.03       1.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:35  143323.7      0.03       1.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:35  143325.6      0.03       1.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:35  143331.7      0.03       1.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:35  143336.8      0.03       1.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:35  143337.3      0.03       1.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:36  143337.6      0.03       1.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:36  143341.0      0.03       1.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:36  143347.1      0.03       1.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:36  143349.8      0.03       1.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:36  143352.5      0.03       1.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:36  143355.4      0.03       1.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:36  143357.8      0.03       1.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:36  143360.4      0.03       1.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:36  143363.9      0.03       1.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:36  143372.9      0.03       1.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:36  143378.0      0.03       1.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:37  143378.0      0.03       1.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:37  143377.2      0.03       1.0       0.0                          
    0:02:37  143344.5      0.03       1.0       0.0                          
    0:02:37  143314.1      0.03       0.9       0.0                          
    0:02:37  143283.0      0.03       0.9       0.0                          
    0:02:37  143245.5      0.03       0.9       0.0                          
    0:02:38  143204.8      0.03       1.0       0.0                          
    0:02:38  143154.5      0.03       1.0       0.0                          
    0:02:38  143125.3      0.03       1.0       0.0                          
    0:02:38  143087.5      0.03       1.0       0.0                          
    0:02:38  143037.0      0.03       1.0       0.0                          
    0:02:38  143008.5      0.03       1.0       0.0                          
    0:02:39  142976.1      0.03       1.0       0.0                          
    0:02:39  142925.8      0.03       1.0       0.0                          
    0:02:40  142884.6      0.03       1.0       0.0                          
    0:02:41  142776.6      0.03       1.0       0.0                          
    0:02:41  142649.7      0.03       1.0       0.0                          
    0:02:42  142534.8      0.03       1.0       0.0                          
    0:02:42  142408.7      0.03       1.0       0.0                          
    0:02:43  142296.2      0.03       1.0       0.0                          
    0:02:43  142190.8      0.03       1.0       0.0                          
    0:02:43  142048.0      0.03       1.0       0.0                          
    0:02:44  142028.6      0.03       1.0       0.0                          
    0:02:44  141984.9      0.03       1.0       0.0                          
    0:02:45  141929.9      0.03       1.0       0.0                          
    0:02:46  141897.2      0.03       1.0       0.0                          
    0:02:46  141891.6      0.03       1.0       0.0                          
    0:02:46  141890.2      0.03       1.0       0.0                          
    0:02:46  141886.3      0.03       1.0       0.0                          
    0:02:46  141884.4      0.03       1.0       0.0                          
    0:02:47  141882.3      0.03       1.0       0.0                          
    0:02:47  141880.1      0.03       1.0       0.0                          
    0:02:47  141878.3      0.03       1.0       0.0                          
    0:02:49  141876.4      0.03       1.0       0.0                          
    0:02:50  141827.7      0.05       1.2       0.0                          
    0:02:50  141827.7      0.05       1.2       0.0                          
    0:02:50  141827.7      0.05       1.2       0.0                          
    0:02:50  141827.7      0.05       1.2       0.0                          
    0:02:50  141827.7      0.05       1.2       0.0                          
    0:02:50  141827.7      0.05       1.2       0.0                          
    0:02:50  141835.2      0.03       1.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:50  141838.6      0.03       1.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:51  141844.0      0.03       1.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:51  141844.8      0.03       1.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:51  141848.5      0.03       1.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:51  141851.9      0.03       1.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:51  141856.2      0.03       1.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:51  141857.3      0.03       1.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:51  141856.5      0.03       1.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:51  141862.1      0.03       1.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:51  141863.6      0.03       1.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:51  141863.6      0.03       1.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:51  141865.5      0.03       1.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:52  141871.6      0.03       1.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:52  141876.4      0.03       1.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:52  141880.7      0.03       1.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:52  141881.5      0.03       1.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:52  141882.0      0.03       1.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:52  141882.3      0.03       1.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:52  141888.9      0.03       0.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:52  141893.2      0.03       0.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:52  141894.8      0.03       0.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:53  141894.2      0.03       0.9       0.0                          
    0:02:53  141893.7      0.03       0.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:53  141894.0      0.03       0.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:53  141894.8      0.03       0.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:53  141899.3      0.03       0.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:53  141900.9      0.03       0.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:53  141903.0      0.03       0.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:53  141905.1      0.03       0.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:53  141916.8      0.03       0.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:53  141920.3      0.03       0.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:54  141919.8      0.03       0.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:54  141921.4      0.03       0.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:54  141926.7      0.03       0.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:54  141928.6      0.03       0.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:54  141932.8      0.03       0.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:54  141933.9      0.03       0.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:54  141938.7      0.03       0.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:54  141940.3      0.03       0.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:54  141940.8      0.03       0.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:54  141944.2      0.03       0.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:54  141947.7      0.03       0.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:54  141951.4      0.02       0.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:54  141953.0      0.02       0.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:55  141955.7      0.02       0.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:55  141962.6      0.02       0.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:55  141965.3      0.02       0.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:55  141968.7      0.02       0.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:55  141973.5      0.02       0.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:55  141977.8      0.02       0.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:55  141977.2      0.02       0.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:55  141979.9      0.02       0.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:55  141980.2      0.02       0.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:55  141981.0      0.02       0.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:55  141981.8      0.02       0.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:56  141984.7      0.02       0.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:56  141984.7      0.02       0.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:56  141986.8      0.02       0.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:56  141989.7      0.02       0.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:56  141993.2      0.02       0.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:56  141996.9      0.02       0.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:56  141999.8      0.02       0.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:56  141999.8      0.02       0.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:56  142005.4      0.02       0.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  142006.2      0.02       0.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:56  142006.8      0.02       0.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:57  142007.8      0.02       0.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:57  142008.6      0.02       0.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:57  142009.7      0.02       0.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:57  142009.7      0.02       0.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:57  142012.3      0.02       0.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:57  142014.7      0.02       0.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:57  142015.5      0.02       0.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:57  142016.6      0.02       0.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:57  142017.4      0.02       0.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:57  142018.7      0.02       0.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:57  142019.0      0.02       0.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142019.5      0.02       0.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142024.6      0.02       0.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142028.6      0.02       0.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142033.9      0.02       0.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142036.8      0.02       0.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142036.5      0.02       0.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:58  142040.5      0.02       0.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142046.1      0.02       0.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:58  142046.1      0.02       0.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142046.9      0.02       0.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142047.7      0.02       0.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142052.2      0.02       0.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142058.1      0.02       0.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:59  142059.4      0.02       0.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:59  142064.2      0.02       0.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:59  142067.4      0.02       0.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  142072.2      0.02       0.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:59  142074.6      0.02       0.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:59  142078.6      0.02       0.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:59  142080.2      0.02       0.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:59  142085.5      0.02       0.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:59  142089.0      0.02       0.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:59  142090.3      0.02       0.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:59  142092.7      0.02       0.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:59  142095.9      0.02       0.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:00  142096.1      0.02       0.6       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 15080 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 08:54:52 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              71049.930260
Buf/Inv area:                     4181.520000
Noncombinational area:           71046.203570
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                142096.133831
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 08:54:58 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  40.4073 mW   (87%)
  Net Switching Power  =   5.8206 mW   (13%)
                         ---------
Total Dynamic Power    =  46.2279 mW  (100%)

Cell Leakage Power     =   2.9406 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.7445e+04          716.8146        1.1877e+06        3.9349e+04  (  80.03%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  2.9625e+03        5.1039e+03        1.7529e+06        9.8191e+03  (  19.97%)
--------------------------------------------------------------------------------------------------
Total          4.0407e+04 uW     5.8207e+03 uW     2.9406e+06 nW     4.9168e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 08:54:58 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[2].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[2].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[2].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[15]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[2].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[15]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[2].path/Mat_a_Mem/Mem/data_out_tri[15]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[2].path/Mat_a_Mem/Mem/data_out[15] (memory_b20_SIZE16_LOGSIZE4_28)
                                                          0.00       0.22 f
  path/genblk1[2].path/Mat_a_Mem/data_out[15] (seqMemory_b20_SIZE16_28)
                                                          0.00       0.22 f
  path/genblk1[2].path/path/in0[15] (mac_b20_g1_14)       0.00       0.22 f
  path/genblk1[2].path/path/mult_21/a[15] (mac_b20_g1_14_DW_mult_tc_1)
                                                          0.00       0.22 f
  path/genblk1[2].path/path/mult_21/U1313/Z (XOR2_X1)     0.08       0.29 f
  path/genblk1[2].path/path/mult_21/U1186/ZN (NAND2_X1)
                                                          0.04       0.33 r
  path/genblk1[2].path/path/mult_21/U1038/Z (BUF_X2)      0.05       0.37 r
  path/genblk1[2].path/path/mult_21/U1675/ZN (OAI22_X1)
                                                          0.04       0.41 f
  path/genblk1[2].path/path/mult_21/U411/CO (FA_X1)       0.10       0.52 f
  path/genblk1[2].path/path/mult_21/U400/S (FA_X1)        0.14       0.66 r
  path/genblk1[2].path/path/mult_21/U1050/ZN (NAND2_X1)
                                                          0.03       0.69 f
  path/genblk1[2].path/path/mult_21/U1051/ZN (NAND3_X1)
                                                          0.03       0.72 r
  path/genblk1[2].path/path/mult_21/U389/S (FA_X1)        0.11       0.84 f
  path/genblk1[2].path/path/mult_21/U388/S (FA_X1)        0.14       0.98 r
  path/genblk1[2].path/path/mult_21/U1306/ZN (NOR2_X1)
                                                          0.03       1.01 f
  path/genblk1[2].path/path/mult_21/U1689/ZN (NOR2_X1)
                                                          0.05       1.05 r
  path/genblk1[2].path/path/mult_21/U1573/ZN (NAND2_X1)
                                                          0.03       1.09 f
  path/genblk1[2].path/path/mult_21/U1826/ZN (OAI21_X1)
                                                          0.05       1.14 r
  path/genblk1[2].path/path/mult_21/U1803/ZN (AOI21_X1)
                                                          0.03       1.17 f
  path/genblk1[2].path/path/mult_21/U1970/ZN (OAI21_X1)
                                                          0.05       1.21 r
  path/genblk1[2].path/path/mult_21/U1145/ZN (AOI21_X1)
                                                          0.03       1.25 f
  path/genblk1[2].path/path/mult_21/U1920/ZN (OAI21_X1)
                                                          0.05       1.29 r
  path/genblk1[2].path/path/mult_21/U1872/ZN (AOI21_X1)
                                                          0.03       1.32 f
  path/genblk1[2].path/path/mult_21/U1969/ZN (OAI21_X1)
                                                          0.05       1.37 r
  path/genblk1[2].path/path/mult_21/U1919/ZN (AOI21_X1)
                                                          0.03       1.40 f
  path/genblk1[2].path/path/mult_21/U1968/ZN (OAI21_X1)
                                                          0.06       1.46 r
  path/genblk1[2].path/path/mult_21/U1272/ZN (NAND2_X1)
                                                          0.04       1.50 f
  path/genblk1[2].path/path/mult_21/U1275/ZN (NAND3_X1)
                                                          0.04       1.53 r
  path/genblk1[2].path/path/mult_21/U1227/ZN (NAND2_X1)
                                                          0.03       1.57 f
  path/genblk1[2].path/path/mult_21/U1116/ZN (NAND3_X1)
                                                          0.04       1.61 r
  path/genblk1[2].path/path/mult_21/U1039/ZN (NAND2_X1)
                                                          0.03       1.64 f
  path/genblk1[2].path/path/mult_21/U1240/ZN (NAND3_X1)
                                                          0.03       1.67 r
  path/genblk1[2].path/path/mult_21/U1290/ZN (NAND2_X1)
                                                          0.03       1.70 f
  path/genblk1[2].path/path/mult_21/U1292/ZN (NAND3_X1)
                                                          0.03       1.74 r
  path/genblk1[2].path/path/mult_21/U1299/ZN (NAND2_X1)
                                                          0.03       1.77 f
  path/genblk1[2].path/path/mult_21/U1300/ZN (NAND3_X1)
                                                          0.04       1.80 r
  path/genblk1[2].path/path/mult_21/U1303/ZN (NAND2_X1)
                                                          0.03       1.83 f
  path/genblk1[2].path/path/mult_21/U1196/ZN (AND3_X1)
                                                          0.04       1.87 f
  path/genblk1[2].path/path/mult_21/product[39] (mac_b20_g1_14_DW_mult_tc_1)
                                                          0.00       1.87 f
  path/genblk1[2].path/path/genblk1.add_in_reg[39]/D (DFF_X2)
                                                          0.01       1.88 f
  data arrival time                                                  1.88

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (ideal)                             0.00       1.90
  path/genblk1[2].path/path/genblk1.add_in_reg[39]/CK (DFF_X2)
                                                          0.00       1.90 r
  library setup time                                     -0.04       1.86
  data required time                                                 1.86
  --------------------------------------------------------------------------
  data required time                                                 1.86
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
