{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 10 11:43:41 2020 " "Info: Processing started: Thu Sep 10 11:43:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off compteur_7seg -c compteur_7seg " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off compteur_7seg -c compteur_7seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteur_7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file compteur_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur_7seg-ar " "Info: Found design unit 1: compteur_7seg-ar" {  } { { "compteur_7seg.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/compteur_7seg.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 compteur_7seg " "Info: Found entity 1: compteur_7seg" {  } { { "compteur_7seg.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/compteur_7seg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diviseur.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file diviseur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diviseur-ar " "Info: Found design unit 1: diviseur-ar" {  } { { "diviseur.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/diviseur.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 diviseur " "Info: Found entity 1: diviseur" {  } { { "diviseur.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/diviseur.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file deco_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco_7seg-ar " "Info: Found design unit 1: deco_7seg-ar" {  } { { "deco_7seg.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/deco_7seg.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 deco_7seg " "Info: Found entity 1: deco_7seg" {  } { { "deco_7seg.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/deco_7seg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpt_bcd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpt_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpt_bcd-ar " "Info: Found design unit 1: cpt_bcd-ar" {  } { { "cpt_bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/cpt_bcd.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpt_bcd " "Info: Found entity 1: cpt_bcd" {  } { { "cpt_bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/cpt_bcd.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "compteur_7seg " "Info: Elaborating entity \"compteur_7seg\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpt2 compteur_7seg.vhd(40) " "Warning (10036): Verilog HDL or VHDL warning at compteur_7seg.vhd(40): object \"cpt2\" assigned a value but never read" {  } { { "compteur_7seg.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/compteur_7seg.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diviseur diviseur:C1 " "Info: Elaborating entity \"diviseur\" for hierarchy \"diviseur:C1\"" {  } { { "compteur_7seg.vhd" "C1" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/compteur_7seg.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpt_bcd cpt_bcd:C2 " "Info: Elaborating entity \"cpt_bcd\" for hierarchy \"cpt_bcd:C2\"" {  } { { "compteur_7seg.vhd" "C2" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/compteur_7seg.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_7seg deco_7seg:C3 " "Info: Elaborating entity \"deco_7seg\" for hierarchy \"deco_7seg:C3\"" {  } { { "compteur_7seg.vhd" "C3" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/compteur_7seg.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Info: Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Info: Implemented 62 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 10 11:43:42 2020 " "Info: Processing ended: Thu Sep 10 11:43:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
