     1  gui_start
     2  analyze -library WORK -format vhdl {constants.vhd registerfile.vhd}
     3  elaborate register_file -architecture A
     4  compile
     5  report_timing > reports/timing_unconstrained.txt
     6  report_area > reports/area_unconstrained.txt
     7  create_clock -name "CLK" -period 2 CLK
     8  set_max_delay 2 -from [all_inputs] -to [all_outputs]
     9  compile
    10  report_timing > reports/timing_constrained.txt
    11  report_area > reports/area_constrained.txt
    12  write -hierarchy -format ddc -output registerfile-32-64b-beh-opt.ddc
    13  write -hierarchy -format vhdl -output registerfile-32-64b-beh-opt.vhdl
    14  write -hierarchy -format verilog -output registerfile-32-64b-beh-opt.v
    15  history > commands.txt
