[{"DBLP title": "Latest Advancements to the Industry-Leading EPDA Design Flow for Silicon Photonics: Invited Paper.", "DBLP authors": ["James Pond", "Xu Wang", "Zeqin Lu", "Ellen Schelew", "Gilles Lamant", "Ahmadreza Farsaei"], "year": 2019, "MAG papers": [{"PaperId": 3041209670, "PaperTitle": "latest advancements to the industry leading epda design flow for silicon photonics invited paper", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2998396157, "PaperTitle": "latest advancements to the industry leading epda design flow for silicon photonics invited paper", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"cadence design systems": 2.0}}], "source": "ES"}, {"DBLP title": "Spec&Check: An Approach to the Building of Shared-Memory Runtime Checkers for Multicore Chip Design Verification.", "DBLP authors": ["Marleson Graf", "Olav P. Henschel", "Rafael P. Alevato", "Luiz C. V. dos Santos"], "year": 2019, "MAG papers": [{"PaperId": 2998336129, "PaperTitle": "spec check an approach to the building of shared memory runtime checkers for multicore chip design verification", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"universidade federal de santa catarina": 4.0}}], "source": "ES"}, {"DBLP title": "Enabling Secure in-Memory Neural Network Computing by Sparse Fast Gradient Encryption.", "DBLP authors": ["Yi Cai", "Xiaoming Chen", "Lu Tian", "Yu Wang", "Huazhong Yang"], "year": 2019, "MAG papers": [{"PaperId": 2997394243, "PaperTitle": "enabling secure in memory neural network computing by sparse fast gradient encryption", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"tsinghua university": 4.0, "chinese academy of sciences": 1.0}}], "source": "ES"}, {"DBLP title": "Clock Gating Synthesis of Netlist with Cyclic Logic Paths.", "DBLP authors": ["Yonghwi Kwon", "Inhak Han", "Youngsoo Shin"], "year": 2019, "MAG papers": [{"PaperId": 3087185900, "PaperTitle": "clock gating synthesis of netlist with cyclic logic paths", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2998118341, "PaperTitle": "clock gating synthesis of netlist with cyclic logic paths", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kaist": 2.0}}], "source": "ES"}, {"DBLP title": "Facilitating Deployment Of A Wafer-Based Analytic Software Using Tensor Methods: Invited Paper.", "DBLP authors": ["Li-C. Wang", "Chuanhe Jay Shan", "Ahmed Wahba"], "year": 2019, "MAG papers": [{"PaperId": 2997366549, "PaperTitle": "facilitating deployment of a wafer based analytic software using tensor methods invited paper", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california santa barbara": 3.0}}], "source": "ES"}, {"DBLP title": "Design Technology for Scalable and Robust Photonic Integrated Circuits: Invited Paper.", "DBLP authors": ["Zheng Zhao", "Jiaqi Gu", "Zhoufeng Ying", "Chenghao Feng", "Ray T. Chen", "David Z. Pan"], "year": 2019, "MAG papers": [{"PaperId": 3091927587, "PaperTitle": "design technology for scalable and robust photonic integrated circuits invited paper", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2998040261, "PaperTitle": "design technology for scalable and robust photonic integrated circuits invited paper", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of texas at austin": 6.0}}], "source": "ES"}, {"DBLP title": "PABO: Pseudo Agent-Based Multi-Objective Bayesian Hyperparameter Optimization for Efficient Neural Accelerator Design.", "DBLP authors": ["Maryam Parsa", "Aayush Ankit", "Amirkoushyar Ziabari", "Kaushik Roy"], "year": 2019, "MAG papers": [{"PaperId": 2952237529, "PaperTitle": "pabo pseudo agent based multi objective bayesian hyperparameter optimization for efficient neural accelerator design", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"oak ridge national laboratory": 1.0, "purdue university": 3.0}}, {"PaperId": 2998297871, "PaperTitle": "pabo pseudo agent based multi objective bayesian hyperparameter optimization for efficient neural accelerator design", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"purdue university": 3.0, "oak ridge national laboratory": 1.0}}], "source": "ES"}, {"DBLP title": "Is Robust Design-for-Security Robust Enough? Attack on Locked Circuits with Restricted Scan Chain Access.", "DBLP authors": ["Nimisha Limaye", "Abhrajit Sengupta", "Mohammed Nabeel", "Ozgur Sinanoglu"], "year": 2019, "MAG papers": [{"PaperId": 2953349036, "PaperTitle": "is robust design for security robust enough attack on locked circuits with restricted scan chain access", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"new york university": 3.0, "new york university abu dhabi": 1.0}}, {"PaperId": 2996950687, "PaperTitle": "is robust design for security robust enough attack on locked circuits with restricted scan chain access", "Year": 2019, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"new york university": 2.0, "new york university abu dhabi": 2.0}}], "source": "ES"}, {"DBLP title": "Centrifuge: Evaluating full-system HLS-generated heterogenous-accelerator SoCs using FPGA-Acceleration.", "DBLP authors": ["Qijing Huang", "Christopher Yarp", "Sagar Karandikar", "Nathan Pemberton", "Benjamin Brock", "Liang Ma", "Guohao Dai", "Robert Quitt", "Krste Asanovic", "John Wawrzynek"], "year": 2019, "MAG papers": [{"PaperId": 2998228662, "PaperTitle": "centrifuge evaluating full system hls generated heterogenous accelerator socs using fpga acceleration", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california berkeley": 8.0, "polytechnic university of turin": 1.0, "tsinghua university": 1.0}}], "source": "ES"}, {"DBLP title": "IcySAT: Improved SAT-based Attacks on Cyclic Locked Circuits.", "DBLP authors": ["Kaveh Shamsi", "David Z. Pan", "Yier Jin"], "year": 2019, "MAG papers": [{"PaperId": 2996815821, "PaperTitle": "icysat improved sat based attacks on cyclic locked circuits", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of florida": 2.0, "university of texas at austin": 1.0}}], "source": "ES"}, {"DBLP title": "An All-Digital True Random Number Generator Based on Chaotic Cellular Automata Topology.", "DBLP authors": ["Scott Best", "Xiaolin Xu"], "year": 2019, "MAG papers": [{"PaperId": 2996954728, "PaperTitle": "an all digital true random number generator based on chaotic cellular automata topology", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of illinois at chicago": 1.0, "rambus": 1.0}}, {"PaperId": 3047445599, "PaperTitle": "an all digital true random number generator based on chaotic cellular automata topology", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "DEEPEYE: A Deeply Tensor-Compressed Neural Network Hardware Accelerator: Invited Paper.", "DBLP authors": ["Yuan Cheng", "Guangya Li", "Ngai Wong", "Hai-Bao Chen", "Hao Yu"], "year": 2019, "MAG papers": [{"PaperId": 2997147213, "PaperTitle": "deepeye a deeply tensor compressed neural network hardware accelerator invited paper", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"southern university of science and technology": 2.0, "shanghai jiao tong university": 2.0, "university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "A Dynamic Programming-Based, Path Balancing Technology Mapping Algorithm Targeting Area Minimization.", "DBLP authors": ["Ghasem Pasandi", "Massoud Pedram"], "year": 2019, "MAG papers": [{"PaperId": 2998527402, "PaperTitle": "a dynamic programming based path balancing technology mapping algorithm targeting area minimization", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "INA: Incremental Network Approximation Algorithm for Limited Precision Deep Neural Networks.", "DBLP authors": ["Zheyu Liu", "Kaige Jia", "Weiqiang Liu", "Qi Wei", "Fei Qiao", "Huazhong Yang"], "year": 2019, "MAG papers": [{"PaperId": 3040695118, "PaperTitle": "ina incremental network approximation algorithm for limited precision deep neural networks", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2996999863, "PaperTitle": "ina incremental network approximation algorithm for limited precision deep neural networks", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"tsinghua university": 1.0, "nanjing university of aeronautics and astronautics": 1.0}}], "source": "ES"}, {"DBLP title": "NAIS: Neural Architecture and Implementation Search and its Applications in Autonomous Driving.", "DBLP authors": ["Cong Hao", "Yao Chen", "Xinheng Liu", "Atif Sarwari", "Daryl Sew", "Ashutosh Dhar", "Bryan Wu", "Dongdong Fu", "Jinjun Xiong", "Wen-Mei Hwu", "Junli Gu", "Deming Chen"], "year": 2019, "MAG papers": [{"PaperId": 2997442807, "PaperTitle": "nais neural architecture and implementation search and its applications in autonomous driving", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of illinois at urbana champaign": 1.0, "ibm": 5.0, "agency for science technology and research": 1.0}}, {"PaperId": 2985640317, "PaperTitle": "nais neural architecture and implementation search and its applications in autonomous driving", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Re-Tangle: A ReRAM-based Processing-in-Memory Architecture for Transaction-based Blockchain.", "DBLP authors": ["Qian Wang", "Tianyu Wang", "Zhaoyan Shen", "Zhiping Jia", "Mengying Zhao", "Zili Shao"], "year": 2019, "MAG papers": [{"PaperId": 2997774351, "PaperTitle": "re tangle a reram based processing in memory architecture for transaction based blockchain", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"shandong university": 5.0, "the chinese university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "How to Efficiently Handle Complex Values? Implementing Decision Diagrams for Quantum Computing.", "DBLP authors": ["Alwin Zulehner", "Stefan Hillmich", "Robert Wille"], "year": 2019, "MAG papers": [{"PaperId": 2991509735, "PaperTitle": "how to efficiently handle complex values implementing decision diagrams for quantum computing", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"johannes kepler university of linz": 3.0}}, {"PaperId": 2996803642, "PaperTitle": "how to efficiently handle complex values implementing decision diagrams for quantum computing", "Year": 2019, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"johannes kepler university of linz": 3.0}}], "source": "ES"}, {"DBLP title": "Zac: Towards Automatic Optimization and Deployment of Quantized Deep Neural Networks on Embedded Devices.", "DBLP authors": ["Qingcheng Xiao", "Yun Liang"], "year": 2019, "MAG papers": [{"PaperId": 2996843284, "PaperTitle": "zac towards automatic optimization and deployment of quantized deep neural networks on embedded devices", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"peking university": 2.0}}], "source": "ES"}, {"DBLP title": "Towards Verification-Aware Knowledge Distillation for Neural-Network Controlled Systems: Invited Paper.", "DBLP authors": ["Jiameng Fan", "Chao Huang", "Wenchao Li", "Xin Chen", "Qi Zhu"], "year": 2019, "MAG papers": [{"PaperId": 2996902490, "PaperTitle": "towards verification aware knowledge distillation for neural network controlled systems invited paper", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"boston university": 2.0, "northwestern university": 2.0, "university of dayton": 1.0}}], "source": "ES"}, {"DBLP title": "MAGICAL: Toward Fully Automated Analog IC Layout Leveraging Human and Machine Intelligence: Invited Paper.", "DBLP authors": ["Biying Xu", "Keren Zhu", "Mingjie Liu", "Yibo Lin", "Shaolan Li", "Xiyuan Tang", "Nan Sun", "David Z. Pan"], "year": 2019, "MAG papers": [{"PaperId": 2998328510, "PaperTitle": "magical toward fully automated analog ic layout leveraging human and machine intelligence invited paper", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of texas at austin": 8.0}}], "source": "ES"}, {"DBLP title": "Flip-flop State Driven Clock Gating: Concept, Design, and Methodology.", "DBLP authors": ["Gyoung-Hwan Hyun", "Taewhan Kim"], "year": 2019, "MAG papers": [{"PaperId": 2996859601, "PaperTitle": "flip flop state driven clock gating concept design and methodology", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "BagNet: Berkeley Analog Generator with Layout Optimizer Boosted with Deep Neural Networks.", "DBLP authors": ["Kourosh Hakhamaneshi", "Nick Werblun", "Pieter Abbeel", "Vladimir Stojanovic"], "year": 2019, "MAG papers": [{"PaperId": 2997143235, "PaperTitle": "bagnet berkeley analog generator with layout optimizer boosted with deep neural networks", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of california berkeley": 4.0}}, {"PaperId": 2963653869, "PaperTitle": "bagnet berkeley analog generator with layout optimizer boosted with deep neural networks", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california berkeley": 4.0}}], "source": "ES"}, {"DBLP title": "GAN-CTS: A Generative Adversarial Framework for Clock Tree Prediction and Optimization.", "DBLP authors": ["Yi-Chen Lu", "Jeehyun Lee", "Anthony Agnesina", "Kambiz Samadi", "Sung Kyu Lim"], "year": 2019, "MAG papers": [{"PaperId": 2998169401, "PaperTitle": "gan cts a generative adversarial framework for clock tree prediction and optimization", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"georgia institute of technology": 4.0, "qualcomm": 1.0}}], "source": "ES"}, {"DBLP title": "Allocation of State Retention Registers Boosting Practical Applicability to Power Gated Circuits.", "DBLP authors": ["Gyoung-Hwan Hyun", "Taewhan Kim"], "year": 2019, "MAG papers": [{"PaperId": 2997282871, "PaperTitle": "allocation of state retention registers boosting practical applicability to power gated circuits", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "WCET Guarantees for Opportunistic Runtime Reconfiguration.", "DBLP authors": ["Marvin Damschen", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2019, "MAG papers": [{"PaperId": 2998419091, "PaperTitle": "wcet guarantees for opportunistic runtime reconfiguration", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "VOM: Flow-Path Validation and Control-Sequence Optimization for Multilayered Continuous-Flow Microfluidic Biochips.", "DBLP authors": ["Mengchu Li", "Tsun-Ming Tseng", "Yanlu Ma", "Tsung-Yi Ho", "Ulf Schlichtmann"], "year": 2019, "MAG papers": [{"PaperId": 3162290325, "PaperTitle": "vom flow path validation and control sequence optimization for multilayered continuous flow microfluidic biochips", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2998227659, "PaperTitle": "vom flow path validation and control sequence optimization for multilayered continuous flow microfluidic biochips", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"technische universitat munchen": 5.0}}], "source": "ES"}, {"DBLP title": "ALWANN: Automatic Layer-Wise Approximation of Deep Neural Network Accelerators without Retraining.", "DBLP authors": ["Vojtech Mrazek", "Zdenek Vas\u00edcek", "Luk\u00e1s Sekanina", "Muhammad Abdullah Hanif", "Muhammad Shafique"], "year": 2019, "MAG papers": [{"PaperId": 2958306322, "PaperTitle": "alwann automatic layer wise approximation of deep neural network accelerators without retraining", "Year": 2019, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"vienna university of technology": 3.0, "brno university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Yield Analysis for SRAM and Analog Circuits using Meta-Model based Importance Sampling Method.", "DBLP authors": ["Xiao Shi", "Hao Yan", "Jiajia Zhang", "Qiancun Huang", "Longxing Shi", "Lei He"], "year": 2019, "MAG papers": [{"PaperId": 2996969031, "PaperTitle": "efficient yield analysis for sram and analog circuits using meta model based importance sampling method", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"southeast university": 4.0, "fudan university": 1.0, "university of california los angeles": 1.0}}], "source": "ES"}, {"DBLP title": "Scaling Microfluidics to Complex, Dynamic Protocols: Invited Paper.", "DBLP authors": ["Max Willsey", "Ashley P. Stephenson", "Chris Takahashi", "Bichlien H. Nguyen", "Karin Strauss", "Luis Ceze"], "year": 2019, "MAG papers": [{"PaperId": 2996921999, "PaperTitle": "scaling microfluidics to complex dynamic protocols invited paper", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of washington": 4.0, "microsoft": 2.0}}], "source": "ES"}, {"DBLP title": "Embedding Binary Perceptrons in FPGA to improve Area, Power and Performance.", "DBLP authors": ["Ankit Wagle", "Elham Azari", "Sarma B. K. Vrudhula"], "year": 2019, "MAG papers": [{"PaperId": 2998030583, "PaperTitle": "embedding binary perceptrons in fpga to improve area power and performance", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"arizona state university": 3.0}}], "source": "ES"}, {"DBLP title": "A PVT-robust Customized 4T Embedded DRAM Cell Array for Accelerating Binary Neural Networks.", "DBLP authors": ["Hyein Shin", "Jaehyeong Sim", "Daewoong Lee", "Lee-Sup Kim"], "year": 2019, "MAG papers": [{"PaperId": 3192018895, "PaperTitle": "a pvt robust customized 4t embedded dram cell array for accelerating binary neural networks", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2998187558, "PaperTitle": "a pvt robust customized 4t embedded dram cell array for accelerating binary neural networks", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kaist": 4.0}}], "source": "ES"}, {"DBLP title": "Making the Fault-Tolerance of Emerging Neural Network Accelerators Scalable.", "DBLP authors": ["Tao Liu", "Wujie Wen"], "year": 2019, "MAG papers": [{"PaperId": 2997019200, "PaperTitle": "making the fault tolerance of emerging neural network accelerators scalable", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"lehigh university": 1.0, "florida international university": 1.0}}], "source": "ES"}, {"DBLP title": "Dr. CU 2.0: A Scalable Detailed Routing Framework with Correct-by-Construction Design Rule Satisfaction.", "DBLP authors": ["Haocheng Li", "Gengjie Chen", "Bentian Jiang", "Jingsong Chen", "Evangeline F. Y. Young"], "year": 2019, "MAG papers": [{"PaperId": 2997948262, "PaperTitle": "dr cu 2 0 a scalable detailed routing framework with correct by construction design rule satisfaction", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"the chinese university of hong kong": 5.0}}], "source": "ES"}, {"DBLP title": "elfPlace: Electrostatics-based Placement for Large-Scale Heterogeneous FPGAs.", "DBLP authors": ["Wuxi Li", "Yibo Lin", "David Z. Pan"], "year": 2019, "MAG papers": [{"PaperId": 2997871849, "PaperTitle": "elfplace electrostatics based placement for large scale heterogeneous fpgas", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "Resolving the Trilemma in Logic Encryption.", "DBLP authors": ["Hai Zhou", "Amin Rezaei", "Yuanqi Shen"], "year": 2019, "MAG papers": [{"PaperId": 2998625813, "PaperTitle": "resolving the trilemma in logic encryption", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"northwestern university": 3.0}}, {"PaperId": 2970087821, "PaperTitle": "resolving the trilemma in logic encryption", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Time-Frame Folding: Back to the Sequentiality.", "DBLP authors": ["Po-Chun Chien", "Jie-Hong R. Jiang"], "year": 2019, "MAG papers": [{"PaperId": 2997041852, "PaperTitle": "time frame folding back to the sequentiality", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Timing-Aware Fill Insertions with Design-Rule and Density Constraints.", "DBLP authors": ["Tingshen Lan", "Xingquan Li", "Jianli Chen", "Jun Yu", "Lei He", "Senhua Dong", "Wenxing Zhu", "Yao-Wen Chang"], "year": 2019, "MAG papers": [{"PaperId": 2997170843, "PaperTitle": "timing aware fill insertions with design rule and density constraints", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national taiwan university": 1.0, "fudan university": 2.0, "center for discrete mathematics and theoretical computer science": 3.0, "university of california los angeles": 1.0}}], "source": "ES"}, {"DBLP title": "The Internet of Microfluidic Things: Perspectives on System Architecture and Design Challenges: Invited Paper.", "DBLP authors": ["Mohamed Ibrahim", "Maria Gorlatova", "Krishnendu Chakrabarty"], "year": 2019, "MAG papers": [{"PaperId": 2997557307, "PaperTitle": "the internet of microfluidic things perspectives on system architecture and design challenges invited paper", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"duke university": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "A Statistical Timing Model for Low Voltage Design Considering Process Variation.", "DBLP authors": ["Peng Cao", "Zhiyuan Liu", "Jiangping Wu", "Jingjing Guo", "Jun Yang", "Longxing Shi"], "year": 2019, "MAG papers": [{"PaperId": 2998296300, "PaperTitle": "a statistical timing model for low voltage design considering process variation", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"southeast university": 6.0}}], "source": "ES"}, {"DBLP title": "High-performance Hardware Architecture for Tensor Singular Value Decomposition: Invited Paper.", "DBLP authors": ["Chunhua Deng", "Miao Yin", "Xiao-Yang Liu", "Xiaodong Wang", "Bo Yuan"], "year": 2019, "MAG papers": [{"PaperId": 2997310398, "PaperTitle": "high performance hardware architecture for tensor singular value decomposition invited paper", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"columbia university": 2.0, "rutgers university": 3.0}}], "source": "ES"}, {"DBLP title": "An Event-driven Neuromorphic System with Biologically Plausible Temporal Dynamics.", "DBLP authors": ["Haowen Fang", "Amar Shrestha", "Ziyi Zhao", "Yilan Li", "Qinru Qiu"], "year": 2019, "MAG papers": [{"PaperId": 2997371061, "PaperTitle": "an event driven neuromorphic system with biologically plausible temporal dynamics", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"syracuse university": 5.0}}], "source": "ES"}, {"DBLP title": "Toward Instantaneous Sanitization through Disturbance-induced Errors and Recycling Programming over 3D Flash Memory.", "DBLP authors": ["Wei-Chen Wang", "Ping-Hsien Lin", "Yung-Chun Li", "Chien-Chung Ho", "Yu-Ming Chang", "Yuan-Hao Chang"], "year": 2019, "MAG papers": [{"PaperId": 2996886535, "PaperTitle": "toward instantaneous sanitization through disturbance induced errors and recycling programming over 3d flash memory", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university": 2.0, "academia sinica": 1.0, "national chung cheng university": 1.0}}, {"PaperId": 3161050126, "PaperTitle": "toward instantaneous sanitization through disturbance induced errors and recycling programming over 3d flash memory", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Power-Driven DNN Dataflow Optimization on FPGA.", "DBLP authors": ["Qi Sun", "Tinghuan Chen", "Jin Miao", "Bei Yu"], "year": 2019, "MAG papers": [{"PaperId": 2998452811, "PaperTitle": "power driven dnn dataflow optimization on fpga", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"the chinese university of hong kong": 3.0, "cadence design systems": 1.0}}], "source": "ES"}, {"DBLP title": "eSRCNN: A Framework for Optimizing Super-Resolution Tasks on Diverse Embedded CNN Accelerators.", "DBLP authors": ["Youngbeom Jung", "Yeongjae Choi", "Jaehyeong Sim", "Lee-Sup Kim"], "year": 2019, "MAG papers": [{"PaperId": 2997975696, "PaperTitle": "esrcnn a framework for optimizing super resolution tasks on diverse embedded cnn accelerators", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kaist": 4.0}}], "source": "ES"}, {"DBLP title": "Golden Gate: Bridging The Resource-Efficiency Gap Between ASICs and FPGA Prototypes.", "DBLP authors": ["Albert Magyar", "David Biancolin", "John Koenig", "Sanjit Seshia", "Jonathan Bachrach", "Krste Asanovic"], "year": 2019, "MAG papers": [{"PaperId": 2998273950, "PaperTitle": "golden gate bridging the resource efficiency gap between asics and fpga prototypes", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california berkeley": 6.0}}], "source": "ES"}, {"DBLP title": "Achieving Routing Integrity in Analog Layout Migration via Cartesian Detection Lines.", "DBLP authors": ["Hao-Yu Chi", "Zi-Jun Lin", "Chia-Hao Hung", "Chien-Nan Jimmy Liu", "Hung-Ming Chen"], "year": 2019, "MAG papers": [{"PaperId": 2997772208, "PaperTitle": "achieving routing integrity in analog layout migration via cartesian detection lines", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national chiao tung university": 3.0, "national central university": 2.0}}], "source": "ES"}, {"DBLP title": "ReDESK: A Reconfigurable Dataflow Engine for Sparse Kernels on Heterogeneous Platforms.", "DBLP authors": ["Kai Lu", "Zhaoshi Li", "Leibo Liu", "Jiawei Wang", "Shouyi Yin", "Shaojun Wei"], "year": 2019, "MAG papers": [{"PaperId": 2998631742, "PaperTitle": "redesk a reconfigurable dataflow engine for sparse kernels on heterogeneous platforms", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tsinghua university": 6.0}}], "source": "ES"}, {"DBLP title": "Graph- and ILP-Based Cut Redistribution for Two-Dimensional Directed Self-Assembly.", "DBLP authors": ["Zhan-Ling Wang", "Yao-Wen Chang"], "year": 2019, "MAG papers": [{"PaperId": 2998010113, "PaperTitle": "graph and ilp based cut redistribution for two dimensional directed self assembly", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Reducing Compilation Effort in Commercial FPGA Emulation Systems Using Machine Learning.", "DBLP authors": ["Anthony Agnesina", "Etienne Lepercq", "Jose Escobedo", "Sung Kyu Lim"], "year": 2019, "MAG papers": [{"PaperId": 2996864703, "PaperTitle": "reducing compilation effort in commercial fpga emulation systems using machine learning", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"synopsys": 2.0, "georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Wavelength-Routed Optical NoCs: Design and EDA - State of the Art and Future Directions: Invited Paper.", "DBLP authors": ["Tsun-Ming Tseng", "Alexandre Truppel", "Mengchu Li", "Mahdi Nikdast", "Ulf Schlichtmann"], "year": 2019, "MAG papers": [{"PaperId": 2998637246, "PaperTitle": "wavelength routed optical nocs design and eda state of the art and future directions invited paper", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"technische universitat munchen": 4.0, "colorado state university": 1.0}}], "source": "ES"}, {"DBLP title": "The Role of Multiplicative Complexity in Compiling Low $T$-count Oracle Circuits.", "DBLP authors": ["Giulia Meuli", "Mathias Soeken", "Earl Campbell", "Martin Roetteler", "Giovanni De Micheli"], "year": 2019, "MAG papers": [{"PaperId": 2997682999, "PaperTitle": "the role of multiplicative complexity in compiling low t count oracle circuits", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of sheffield": 1.0, "ecole polytechnique federale de lausanne": 3.0, "microsoft": 1.0}}, {"PaperId": 2964777125, "PaperTitle": "the role of multiplicative complexity in compiling low t count oracle circuits", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"microsoft": 1.0, "ecole polytechnique federale de lausanne": 3.0, "university of sheffield": 1.0}}], "source": "ES"}, {"DBLP title": "Active Fences against Voltage-based Side Channels in Multi-Tenant FPGAs.", "DBLP authors": ["Jonas Krautter", "Dennis R. E. Gnad", "Falk Schellenberg", "Amir Moradi", "Mehdi Baradaran Tahoori"], "year": 2019, "MAG papers": [{"PaperId": 3108563255, "PaperTitle": "active fences against voltage based side channels in multi tenant fpgas", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2996863257, "PaperTitle": "active fences against voltage based side channels in multi tenant fpgas", "Year": 2019, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"ruhr university bochum": 2.0, "karlsruhe institute of technology": 3.0}}, {"PaperId": 2982518521, "PaperTitle": "active fences against voltage based side channels in multi tenant fpgas", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"karlsruhe institute of technology": 3.0, "ruhr university bochum": 2.0}}], "source": "ES"}, {"DBLP title": "A Uniform Modeling Methodology for Benchmarking DNN Accelerators.", "DBLP authors": ["Indranil Palit", "Qiuwen Lou", "Robert Perricone", "Michael T. Niemier", "Xiaobo Sharon Hu"], "year": 2019, "MAG papers": [{"PaperId": 2997362251, "PaperTitle": "a uniform modeling methodology for benchmarking dnn accelerators", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of notre dame": 4.0, "valeo": 1.0}}, {"PaperId": 3163186498, "PaperTitle": "a uniform modeling methodology for benchmarking dnn accelerators", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Unlocking the Power of Formal Hardware Verification with CoSA and Symbolic QED: Invited Paper.", "DBLP authors": ["Florian Lonsing", "Karthik Ganesan", "Makai Mann", "Srinivasa Shashank Nuthakki", "Eshan Singh", "Mario Srouji", "Yahan Yang", "Subhasish Mitra", "Clark W. Barrett"], "year": 2019, "MAG papers": [{"PaperId": 2998033949, "PaperTitle": "unlocking the power of formal hardware verification with cosa and symbolic qed invited paper", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"stanford university": 9.0}}], "source": "ES"}, {"DBLP title": "Accelerating garbage collection for 3D MLC flash memory with SLC blocks.", "DBLP authors": ["Shuai Li", "Wei Tong", "Jingning Liu", "Bing Wu", "Yazhi Feng"], "year": 2019, "MAG papers": [{"PaperId": 3041324362, "PaperTitle": "accelerating garbage collection for 3d mlc flash memory with slc blocks", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2998013723, "PaperTitle": "accelerating garbage collection for 3d mlc flash memory with slc blocks", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"huazhong university of science and technology": 5.0}}], "source": "ES"}, {"DBLP title": "Holistic Power Side-Channel Leakage Assessment: Towards a Robust Multidimensional Metric.", "DBLP authors": ["Alric Althoff", "Jeremy Blackstone", "Ryan Kastner"], "year": 2019, "MAG papers": [{"PaperId": 2997859314, "PaperTitle": "holistic power side channel leakage assessment towards a robust multidimensional metric", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "Neural Network-Inspired Analog-to-Digital Conversion to Achieve Super-Resolution with Low-Precision RRAM Devices.", "DBLP authors": ["Weidong Cao", "Liu Ke", "Ayan Chakrabarti", "Xuan Zhang"], "year": 2019, "MAG papers": [{"PaperId": 2997273453, "PaperTitle": "neural network inspired analog to digital conversion to achieve super resolution with low precision rram devices", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of washington": 4.0}}, {"PaperId": 2991295423, "PaperTitle": "neural network inspired analog to digital conversion to achieve super resolution with low precision rram devices", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of washington": 4.0}}], "source": "ES"}, {"DBLP title": "Security and Complexity Analysis of LUT-based Obfuscation: From Blueprint to Reality.", "DBLP authors": ["Gaurav Kolhe", "Hadi Mardani Kamali", "Miklesh Naicker", "Tyler David Sheaves", "Hamid Mahmoodi", "Sai Manoj P. D.", "Houman Homayoun", "Setareh Rafatirad", "Avesta Sasan"], "year": 2019, "MAG papers": [{"PaperId": 2998465829, "PaperTitle": "security and complexity analysis of lut based obfuscation from blueprint to reality", "Year": 2019, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"university of california davis": 2.0, "san francisco state university": 3.0, "george mason university": 4.0}}], "source": "ES"}, {"DBLP title": "ReDRAM: A Reconfigurable Processing-in-DRAM Platform for Accelerating Bulk Bit-Wise Operations.", "DBLP authors": ["Shaahin Angizi", "Deliang Fan"], "year": 2019, "MAG papers": [{"PaperId": 3037447524, "PaperTitle": "redram a reconfigurable processing in dram platform for accelerating bulk bit wise operations", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2997176513, "PaperTitle": "redram a reconfigurable processing in dram platform for accelerating bulk bit wise operations", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of central florida": 1.0, "arizona state university": 1.0}}], "source": "ES"}, {"DBLP title": "The Impact of Emerging Technologies on Architectures and System-level Management: Invited Paper.", "DBLP authors": ["J\u00f6rg Henkel", "Hussam Amrouch", "Martin Rapp", "Sami Salamin", "Dayane Reis", "Di Gao", "Xunzhao Yin", "Michael T. Niemier", "Cheng Zhuo", "Xiaobo Sharon Hu", "Hsiang-Yun Cheng", "Chia-Lin Yang"], "year": 2019, "MAG papers": [{"PaperId": 2998048831, "PaperTitle": "the impact of emerging technologies on architectures and system level management invited paper", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"center for information technology": 1.0, "karlsruhe institute of technology": 4.0, "university of notre dame": 4.0, "zhejiang university": 2.0, "national taiwan university": 1.0}}], "source": "ES"}, {"DBLP title": "Tucker Tensor Decomposition on FPGA.", "DBLP authors": ["Kaiqi Zhang", "Xiyuan Zhang", "Zheng Zhang"], "year": 2019, "MAG papers": [{"PaperId": 2998487545, "PaperTitle": "tucker tensor decomposition on fpga", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of california santa barbara": 3.0}}, {"PaperId": 2954398958, "PaperTitle": "tucker tensor decomposition on fpga", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california santa barbara": 3.0}}], "source": "ES"}, {"DBLP title": "Cloud Columba: Accessible Design Automation Platform for Production and Inspiration: Invited Paper.", "DBLP authors": ["Tsun-Ming Tseng", "Mengchu Li", "Yushen Zhang", "Tsung-Yi Ho", "Ulf Schlichtmann"], "year": 2019, "MAG papers": [{"PaperId": 3085827209, "PaperTitle": "cloud columba accessible design automation platform for production and inspiration invited paper", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2997526309, "PaperTitle": "cloud columba accessible design automation platform for production and inspiration invited paper", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"technische universitat munchen": 5.0}}], "source": "ES"}, {"DBLP title": "SPRoute: A Scalable Parallel Negotiation-based Global Router.", "DBLP authors": ["Jiayuan He", "Martin Burtscher", "Rajit Manohar", "Keshav Pingali"], "year": 2019, "MAG papers": [{"PaperId": 2998517322, "PaperTitle": "sproute a scalable parallel negotiation based global router", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of texas at austin": 2.0, "texas state university": 1.0, "yale university": 1.0}}, {"PaperId": 3042339946, "PaperTitle": "sproute a scalable parallel negotiation based global router", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "How to Obtain and Run Light and Efficient Deep Learning Networks.", "DBLP authors": ["Fan Chen", "Wei Wen", "Linghao Song", "Jingchi Zhang", "Hai Helen Li", "Yiran Chen"], "year": 2019, "MAG papers": [{"PaperId": 2998538066, "PaperTitle": "how to obtain and run light and efficient deep learning networks", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"duke university": 6.0}}], "source": "ES"}, {"DBLP title": "2019 CAD Contest: LEF/DEF Based Global Routing.", "DBLP authors": ["Sergei Dolgov", "Alexander Volkov", "Lutong Wang", "Bangqi Xu"], "year": 2019, "MAG papers": [{"PaperId": 2997936488, "PaperTitle": "2019 cad contest lef def based global routing", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"mentor graphics": 2.0, "university of california san diego": 2.0}}, {"PaperId": 3158505126, "PaperTitle": "2019 cad contest lef def based global routing", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Spectral Convolutional Net for Co-Optimization of Integrated Voltage Regulators and Embedded Inductors.", "DBLP authors": ["Hakki Mert Torun", "Huan Yu", "Nihar Dasari", "Venkata Chaitanya Krishna Chekuri", "Arvind Singh", "Jinwoo Kim", "Sung Kyu Lim", "Saibal Mukhopadhyay", "Madhavan Swaminathan"], "year": 2019, "MAG papers": [{"PaperId": 2996840464, "PaperTitle": "a spectral convolutional net for co optimization of integrated voltage regulators and embedded inductors", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "IncPIRD: Fast Learning-Based Prediction of Incremental IR Drop.", "DBLP authors": ["Chia-Tung Ho", "Andrew B. Kahng"], "year": 2019, "MAG papers": [{"PaperId": 2996794321, "PaperTitle": "incpird fast learning based prediction of incremental ir drop", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "A General Logic Synthesis Framework for Memristor-based Logic Design.", "DBLP authors": ["Zhenhua Zhu", "Mingyuan Ma", "Jialong Liu", "Liying Xu", "Xiaoming Chen", "Yuchao Yang", "Yu Wang", "Huazhong Yang"], "year": 2019, "MAG papers": [{"PaperId": 2996952402, "PaperTitle": "a general logic synthesis framework for memristor based logic design", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"tsinghua university": 5.0, "peking university": 2.0, "chinese academy of sciences": 1.0}}], "source": "ES"}, {"DBLP title": "SCRIP: Secure Random Clock Execution on Soft Processor Systems to Mitigate Power-based Side Channel Attacks.", "DBLP authors": ["Darshana Jayasinghe", "Aleksandar Ignjatovic", "Sri Parameswaran"], "year": 2019, "MAG papers": [{"PaperId": 2997725831, "PaperTitle": "scrip secure random clock execution on soft processor systems to mitigate power based side channel attacks", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of new south wales": 3.0}}], "source": "ES"}, {"DBLP title": "Flipcy: Efficient Pattern Redistribution for Enhancing MLC PCM Reliability and Storage Density.", "DBLP authors": ["Muhammad Imran", "Taehyun Kwon", "Jung Min You", "Joon-Sung Yang"], "year": 2019, "MAG papers": [{"PaperId": 2996801341, "PaperTitle": "flipcy efficient pattern redistribution for enhancing mlc pcm reliability and storage density", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"samsung": 1.0, "sungkyunkwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Tagged Sentential Decision Diagrams: Combining Standard and Zero-suppressed Compression and Trimming Rules.", "DBLP authors": ["Liangda Fang", "Biqing Fang", "Hai Wan", "Zeqi Zheng", "Liang Chang", "Quan Yu"], "year": 2019, "MAG papers": [{"PaperId": 3080403524, "PaperTitle": "tagged sentential decision diagrams combining standard and zero suppressed compression and trimming rules", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2996878857, "PaperTitle": "tagged sentential decision diagrams combining standard and zero suppressed compression and trimming rules", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"sun yat sen university": 2.0, "jinan university": 2.0}}], "source": "ES"}, {"DBLP title": "Workload-Aware Opportunistic Energy Efficiency in Multi-FPGA Platforms.", "DBLP authors": ["Sahand Salamat", "Behnam Khaleghi", "Mohsen Imani", "Tajana Rosing"], "year": 2019, "MAG papers": [{"PaperId": 2967343999, "PaperTitle": "workload aware opportunistic energy efficiency in multi fpga platforms", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of california san diego": 4.0}}, {"PaperId": 2996902831, "PaperTitle": "workload aware opportunistic energy efficiency in multi fpga platforms", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california san diego": 4.0}}], "source": "ES"}, {"DBLP title": "Global routing on rhomboidal tiles.", "DBLP authors": ["Nicolai H\u00e4hnle", "Pietro Saccardi"], "year": 2019, "MAG papers": [{"PaperId": 2996905212, "PaperTitle": "global routing on rhomboidal tiles", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of bonn": 1.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Towards In-Circuit Tuning of Deep Learning Designs.", "DBLP authors": ["Zhiqiang Que", "Daniel Holanda Noronha", "Ruizhe Zhao", "Steven J. E. Wilton", "Wayne Luk"], "year": 2019, "MAG papers": [{"PaperId": 2997069281, "PaperTitle": "towards in circuit tuning of deep learning designs", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of british columbia": 2.0, "imperial college london": 3.0}}], "source": "ES"}, {"DBLP title": "PURE: Using Verified Remote Attestation to Obtain Proofs of Update, Reset and Erasure in low-End Embedded Systems.", "DBLP authors": ["Ivan De Oliveira Nunes", "Karim Eldefrawy", "Norrathep Rattanavipanon", "Gene Tsudik"], "year": 2019, "MAG papers": [{"PaperId": 2997695369, "PaperTitle": "pure using verified remote attestation to obtain proofs of update reset and erasure in low end embedded systems", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california irvine": 3.0, "sri international": 1.0}}], "source": "ES"}, {"DBLP title": "Approximating Behavioral HW Accelerators through Selective Partial Extractions onto Synthesizable Predictive Models.", "DBLP authors": ["Siyuan Xu", "Benjamin Carri\u00f3n Sch\u00e4fer"], "year": 2019, "MAG papers": [{"PaperId": 2998387181, "PaperTitle": "approximating behavioral hw accelerators through selective partial extractions onto synthesizable predictive models", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of texas at dallas": 2.0}}], "source": "ES"}, {"DBLP title": "DATC RDF-2019: Towards a Complete Academic Reference Design Flow.", "DBLP authors": ["Jianli Chen", "Iris Hui-Ru Jiang", "Jinwook Jung", "Andrew B. Kahng", "Victor N. Kravets", "Yih-Lang Li", "Shih-Ting Lin", "Mingyu Woo"], "year": 2019, "MAG papers": [{"PaperId": 3092253837, "PaperTitle": "datc rdf 2019 towards a complete academic reference design flow", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2998557050, "PaperTitle": "datc rdf 2019 towards a complete academic reference design flow", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national chiao tung university": 2.0, "ibm": 2.0, "fuzhou university": 1.0, "national taiwan university": 1.0, "university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Tensor Methods for Generating Compact Uncertainty Quantification and Deep Learning Models.", "DBLP authors": ["Chunfeng Cui", "Cole Hawkins", "Zheng Zhang"], "year": 2019, "MAG papers": [{"PaperId": 2969954808, "PaperTitle": "tensor methods for generating compact uncertainty quantification and deep learning models", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california santa barbara": 3.0}}, {"PaperId": 2997856995, "PaperTitle": "tensor methods for generating compact uncertainty quantification and deep learning models", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california santa barbara": 3.0}}], "source": "ES"}, {"DBLP title": "FastWave: Accelerating Autoregressive Convolutional Neural Networks on FPGA.", "DBLP authors": ["Shehzeen Hussain", "Mojan Javaheripi", "Paarth Neekhara", "Ryan Kastner", "Farinaz Koushanfar"], "year": 2019, "MAG papers": [{"PaperId": 2998655561, "PaperTitle": "fastwave accelerating autoregressive convolutional neural networks on fpga", "Year": 2019, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of california san diego": 5.0}}], "source": "ES"}, {"DBLP title": "Obstacle-Aware Group-Based Length-Matching Routing for Pre-Assignment Area-I/O Flip-Chip Designs.", "DBLP authors": ["Yu-Hsuan Chang", "Hsiang-Ting Wen", "Yao-Wen Chang"], "year": 2019, "MAG papers": [{"PaperId": 2998090531, "PaperTitle": "obstacle aware group based length matching routing for pre assignment area i o flip chip designs", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Adar: Adversarial Activity Recognition in Wearables.", "DBLP authors": ["Ramesh Kumar Sah", "Hassan Ghasemzadeh"], "year": 2019, "MAG papers": [{"PaperId": 2998592043, "PaperTitle": "adar adversarial activity recognition in wearables", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"washington state university": 2.0}}], "source": "ES"}, {"DBLP title": "Lagrangian Relaxation-Based Time-Division Multiplexing Optimization for Multi-FPGA Systems.", "DBLP authors": ["Chak-Wa Pui", "Evangeline F. Y. Young"], "year": 2019, "MAG papers": [{"PaperId": 2997326160, "PaperTitle": "lagrangian relaxation based time division multiplexing optimization for multi fpga systems", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"the chinese university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS.", "DBLP authors": ["Hongzheng Chen", "Minghua Shen"], "year": 2019, "MAG papers": [{"PaperId": 2998290140, "PaperTitle": "a deep reinforcement learning based scheduler for fpga hls", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"sun yat sen university": 2.0}}], "source": "ES"}, {"DBLP title": "MAGNet: A Modular Accelerator Generator for Neural Networks.", "DBLP authors": ["Rangharajan Venkatesan", "Yakun Sophia Shao", "Miaorong Wang", "Jason Clemons", "Steve Dai", "Matthew Fojtik", "Ben Keller", "Alicia Klinefelter", "Nathaniel Ross Pinckney", "Priyanka Raina", "Yanqing Zhang", "Brian Zimmer", "William J. Dally", "Joel S. Emer", "Stephen W. Keckler", "Brucek Khailany"], "year": 2019, "MAG papers": [{"PaperId": 3174848719, "PaperTitle": "magnet a modular accelerator generator for neural networks", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2997929983, "PaperTitle": "magnet a modular accelerator generator for neural networks", "Year": 2019, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"nvidia": 12.0, "massachusetts institute of technology": 2.0, "stanford university": 2.0}}], "source": "ES"}, {"DBLP title": "Machine Learning-Based Hotspot Detection: Fallacies, Pitfalls and Marching Orders.", "DBLP authors": ["Gaurav Rajavendra Reddy", "Kareem Madkour", "Yiorgos Makris"], "year": 2019, "MAG papers": [{"PaperId": 2998417722, "PaperTitle": "machine learning based hotspot detection fallacies pitfalls and marching orders", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of texas at austin": 2.0, "siemens": 1.0}}], "source": "ES"}, {"DBLP title": "An Energy-efficient Processing-in-memory Architecture for Long Short Term Memory in Spin Orbit Torque MRAM.", "DBLP authors": ["Kyeonghan Kim", "Hyein Shin", "Jaehyeong Sim", "Myeonggu Kang", "Lee-Sup Kim"], "year": 2019, "MAG papers": [{"PaperId": 2996911084, "PaperTitle": "an energy efficient processing in memory architecture for long short term memory in spin orbit torque mram", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"kaist": 5.0}}], "source": "ES"}, {"DBLP title": "Learning Deep Neural Network Controllers for Dynamical Systems with Safety Guarantees: Invited Paper.", "DBLP authors": ["Jyotirmoy V. Deshmukh", "James Kapinski", "Tomoya Yamaguchi", "Danil V. Prokhorov"], "year": 2019, "MAG papers": [{"PaperId": 2998402843, "PaperTitle": "learning deep neural network controllers for dynamical systems with safety guarantees invited paper", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"toyota": 3.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "Looking Into the Mirror of Open Source: Invited Paper.", "DBLP authors": ["Andrew B. Kahng"], "year": 2019, "MAG papers": [{"PaperId": 2997688713, "PaperTitle": "looking into the mirror of open source invited paper", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "MUQUT: Multi-Constraint Quantum Circuit Mapping on NISQ Computers: Invited Paper.", "DBLP authors": ["Debjyoti Bhattacharjee", "Abdullah Ash-Saki", "Mahabubul Alam", "Anupam Chattopadhyay", "Swaroop Ghosh"], "year": 2019, "MAG papers": [{"PaperId": 2997740458, "PaperTitle": "muqut multi constraint quantum circuit mapping on nisq computers invited paper", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"pennsylvania state university": 3.0, "nanyang technological university": 2.0}}], "source": "ES"}, {"DBLP title": "GenUnlock: An Automated Genetic Algorithm Framework for Unlocking Logic Encryption.", "DBLP authors": ["Huili Chen", "Cheng Fu", "Jishen Zhao", "Farinaz Koushanfar"], "year": 2019, "MAG papers": [{"PaperId": 2997769596, "PaperTitle": "genunlock an automated genetic algorithm framework for unlocking logic encryption", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of california san diego": 4.0}}], "source": "ES"}, {"DBLP title": "Analyzing and Modeling In-Storage Computing Workloads On EISC - An FPGA-Based System-Level Emulation Platform.", "DBLP authors": ["Zhenyuan Ruan", "Tong He", "Jason Cong"], "year": 2019, "MAG papers": [{"PaperId": 2998188157, "PaperTitle": "analyzing and modeling in storage computing workloads on eisc an fpga based system level emulation platform", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california los angeles": 3.0}}], "source": "ES"}, {"DBLP title": "Hi-ClockFlow: Multi-Clock Dataflow Automation and Throughput Optimization in High-Level Synthesis.", "DBLP authors": ["Tingyuan Liang", "Jieru Zhao", "Liang Feng", "Sharad Sinha", "Wei Zhang"], "year": 2019, "MAG papers": [{"PaperId": 2998625809, "PaperTitle": "hi clockflow multi clock dataflow automation and throughput optimization in high level synthesis", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"hong kong university of science and technology": 4.0, "indian institutes of technology": 1.0}}], "source": "ES"}, {"DBLP title": "2019 CAD Contest: Logic Regression on High Dimensional Boolean Space.", "DBLP authors": ["Ching-Yi Huang", "Chi-An (Rocky) Wu", "Tung-Yuan Lee", "Chih-Jen (Jacky) Hsu", "Kei-Yong Khoo"], "year": 2019, "MAG papers": [{"PaperId": 2997649016, "PaperTitle": "2019 cad contest logic regression on high dimensional boolean space", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"cadence design systems": 5.0}}], "source": "ES"}, {"DBLP title": "Exploiting Randomness in Stochastic Computing.", "DBLP authors": ["Pai-Shun Ting", "John P. Hayes"], "year": 2019, "MAG papers": [{"PaperId": 2997260564, "PaperTitle": "exploiting randomness in stochastic computing", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Uncertainty Modeling for System Design via Mixed Integer Programming.", "DBLP authors": ["Zichang He", "Weilong Cui", "Chunfeng Cui", "Timothy Sherwood", "Zheng Zhang"], "year": 2019, "MAG papers": [{"PaperId": 2962250128, "PaperTitle": "efficient uncertainty modeling for system design via mixed integer programming", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california santa barbara": 5.0}}, {"PaperId": 2998064039, "PaperTitle": "efficient uncertainty modeling for system design via mixed integer programming", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of california santa barbara": 5.0}}], "source": "ES"}, {"DBLP title": "HAML-SSD: A Hardware Accelerated Hotness-Aware Machine Learning based SSD Management.", "DBLP authors": ["Bingzhe Li", "Chunhua Deng", "Jinfeng Yang", "David J. Lilja", "Bo Yuan", "David H. C. Du"], "year": 2019, "MAG papers": [{"PaperId": 2998204399, "PaperTitle": "haml ssd a hardware accelerated hotness aware machine learning based ssd management", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of minnesota": 4.0, "rutgers university": 2.0}}], "source": "ES"}, {"DBLP title": "Power Grid Fixing for Electromigration-induced Voltage Failures.", "DBLP authors": ["Zahi Moudallal", "Valeriy Sukharev", "Farid N. Najm"], "year": 2019, "MAG papers": [{"PaperId": 2997514656, "PaperTitle": "power grid fixing for electromigration induced voltage failures", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of toronto": 2.0, "mentor graphics": 1.0}}], "source": "ES"}, {"DBLP title": "CHASE: A Configurable Hardware-Assisted Security Extension for Real-Time Systems.", "DBLP authors": ["Ghada Dessouky", "Shaza Zeitouni", "Ahmad Ibrahim", "Lucas Davi", "Ahmad-Reza Sadeghi"], "year": 2019, "MAG papers": [{"PaperId": 2964812044, "PaperTitle": "chase a configurable hardware assisted security extension for real time systems", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"technische universitat darmstadt": 4.0, "university of duisburg essen": 1.0}}], "source": "ES"}, {"DBLP title": "Searching Parallel Separating Hyperplanes for Effective Compression of Threshold Logic Networks.", "DBLP authors": ["Siang-Yun Lee", "Nian-Ze Lee", "Jie-Hong R. Jiang"], "year": 2019, "MAG papers": [{"PaperId": 3085443613, "PaperTitle": "searching parallel separating hyperplanes for effective compression of threshold logic networks", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2997259289, "PaperTitle": "searching parallel separating hyperplanes for effective compression of threshold logic networks", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Systematic Exploration of High-Radix Integrated Silicon Photonic Switches for Datacenters.", "DBLP authors": ["Zhifei Wang", "Jun Feng", "Xuanqi Chen", "Zhehui Wang", "Jiaxu Zhang", "Shixi Chen", "Jiang Xu"], "year": 2019, "MAG papers": [{"PaperId": 2998336610, "PaperTitle": "systematic exploration of high radix integrated silicon photonic switches for datacenters", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"hong kong university of science and technology": 7.0}}], "source": "ES"}, {"DBLP title": "LSOracle: a Logic Synthesis Framework Driven by Artificial Intelligence: Invited Paper.", "DBLP authors": ["Walter Lau Neto", "Max Austin", "Scott Temple", "Luca G. Amar\u00f9", "Xifan Tang", "Pierre-Emmanuel Gaillardon"], "year": 2019, "MAG papers": [{"PaperId": 2997292582, "PaperTitle": "lsoracle a logic synthesis framework driven by artificial intelligence invited paper", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of utah": 5.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "Task Mapping-Assisted Laser Power Scaling for Optical Network-on-Chips.", "DBLP authors": ["Yuyang Wang", "Kwang-Ting Cheng"], "year": 2019, "MAG papers": [{"PaperId": 2997133988, "PaperTitle": "task mapping assisted laser power scaling for optical network on chips", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"hong kong university of science and technology": 1.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "Mixed Precision Neural Architecture Search for Energy Efficient Deep Learning.", "DBLP authors": ["ChengYue Gong", "Zixuan Jiang", "Dilin Wang", "Yibo Lin", "Qiang Liu", "David Z. Pan"], "year": 2019, "MAG papers": [{"PaperId": 2997958863, "PaperTitle": "mixed precision neural architecture search for energy efficient deep learning", "Year": 2019, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of texas at austin": 6.0}}], "source": "ES"}, {"DBLP title": "4D-CGRA: Introducing Branch Dimension to Spatio-Temporal Application Mapping on CGRAs.", "DBLP authors": ["Manupa Karunaratne", "Dhananjaya Wijerathne", "Tulika Mitra", "Li-Shiuan Peh"], "year": 2019, "MAG papers": [{"PaperId": 2997695358, "PaperTitle": "4d cgra introducing branch dimension to spatio temporal application mapping on cgras", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national university of singapore": 4.0}}], "source": "ES"}, {"DBLP title": "Accelergy: An Architecture-Level Energy Estimation Methodology for Accelerator Designs.", "DBLP authors": ["Yannan Nellie Wu", "Joel S. Emer", "Vivienne Sze"], "year": 2019, "MAG papers": [{"PaperId": 2998732502, "PaperTitle": "accelergy an architecture level energy estimation methodology for accelerator designs", "Year": 2019, "CitationCount": 53, "EstimatedCitation": 55, "Affiliations": {"massachusetts institute of technology": 2.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "SFLL-HLS: Stripped-Functionality Logic Locking Meets High-Level Synthesis.", "DBLP authors": ["Muhammad Yasin", "Chongzhi Zhao", "Jeyavijayan (JV) Rajendran"], "year": 2019, "MAG papers": [{"PaperId": 2998291624, "PaperTitle": "sfll hls stripped functionality logic locking meets high level synthesis", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"texas a m university": 3.0}}], "source": "ES"}, {"DBLP title": "Verifying Conformance of Neural Network Models: Invited Paper.", "DBLP authors": ["Monal Narasimhamurthy", "Taisa Kushner", "Souradeep Dutta", "Sriram Sankaranarayanan"], "year": 2019, "MAG papers": [{"PaperId": 3041901966, "PaperTitle": "verifying conformance of neural network models invited paper", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2997505603, "PaperTitle": "verifying conformance of neural network models invited paper", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of colorado boulder": 4.0}}], "source": "ES"}, {"DBLP title": "SCR-QRNG: Side-Channel Resistant Design using Quantum Random Number Generator.", "DBLP authors": ["Jungmin Park", "Seongjoon Cho", "Taejin Lim", "Swarup Bhunia", "Mark M. Tehranipoor"], "year": 2019, "MAG papers": [{"PaperId": 2998241143, "PaperTitle": "scr qrng side channel resistant design using quantum random number generator", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of florida": 3.0}}], "source": "ES"}, {"DBLP title": "nn-dependability-kit: Engineering Neural Networks for Safety-Critical Autonomous Driving Systems.", "DBLP authors": ["Chih-Hong Cheng", "Chung-Hao Huang", "Georg N\u00fchrenberg"], "year": 2019, "MAG papers": [{"PaperId": 2997941096, "PaperTitle": "nn dependability kit engineering neural networks for safety critical autonomous driving systems", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Multiversion Concurrency Control on Intermittent Systems.", "DBLP authors": ["Wei-Ming Chen", "Yi-Ting Chen", "Pi-Cheng Hsiu", "Tei-Wei Kuo"], "year": 2019, "MAG papers": [{"PaperId": 2998577050, "PaperTitle": "multiversion concurrency control on intermittent systems", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"center for information technology": 1.0, "city university of hong kong": 1.0, "national chi nan university": 1.0, "national taiwan university": 1.0}}], "source": "ES"}, {"DBLP title": "Global Interconnect Optimization.", "DBLP authors": ["Siad Daboul", "Stephan Held", "Bento Natura", "Daniel Rotter"], "year": 2019, "MAG papers": [{"PaperId": 2997297625, "PaperTitle": "global interconnect optimization", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of bonn": 2.0, "london school of economics and political science": 1.0}}], "source": "ES"}, {"DBLP title": "Towards HDL-based Synthesis of Reversible Circuits with No Additional Lines.", "DBLP authors": ["Robert Wille", "Majid Haghparast", "Smaran Adarsh", "M. Tanmay"], "year": 2019, "MAG papers": [{"PaperId": 2996784772, "PaperTitle": "towards hdl based synthesis of reversible circuits with no additional lines", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"johannes kepler university of linz": 1.0, "islamic azad university": 2.0}}], "source": "ES"}, {"DBLP title": "Automated Probe Repositioning for On-Die EM Measurements.", "DBLP authors": ["Bastian Richter", "Alexander Wild", "Amir Moradi"], "year": 2019, "MAG papers": [{"PaperId": 3087532880, "PaperTitle": "automated probe repositioning for on die em measurements", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2997729249, "PaperTitle": "automated probe repositioning for on die em measurements", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"nxp semiconductors": 1.0, "ruhr university bochum": 2.0}}, {"PaperId": 2970316638, "PaperTitle": "automated probe repositioning for on die em measurements", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Analytical Placement with 3D Poisson's Equation and ADMM Based Optimization for Large-Scale 2.5D Heterogeneous FPGAs.", "DBLP authors": ["Jianli Chen", "Wenxing Zhu", "Jun Yu", "Lei He", "Yao-Wen Chang"], "year": 2019, "MAG papers": [{"PaperId": 2997112717, "PaperTitle": "analytical placement with 3d poisson s equation and admm based optimization for large scale 2 5d heterogeneous fpgas", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university": 1.0, "fudan university": 1.0, "university of california los angeles": 1.0, "center for discrete mathematics and theoretical computer science": 2.0}}], "source": "ES"}, {"DBLP title": "NanoTherm: An Analytical Fourier-Boltzmann Framework for Full Chip Thermal Simulations.", "DBLP authors": ["Shashank Varshney", "Hameedah Sultan", "Palkesh Jain", "Smruti R. Sarangi"], "year": 2019, "MAG papers": [{"PaperId": 2996830529, "PaperTitle": "nanotherm an analytical fourier boltzmann framework for full chip thermal simulations", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"indian institute of technology delhi": 3.0, "qualcomm": 1.0}}], "source": "ES"}, {"DBLP title": "An Agile Precision-Tunable CNN Accelerator based on ReRAM.", "DBLP authors": ["Yintao He", "Ying Wang", "Yongchen Wang", "Huawei Li", "Xiaowei Li"], "year": 2019, "MAG papers": [{"PaperId": 2998332152, "PaperTitle": "an agile precision tunable cnn accelerator based on reram", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"chinese academy of sciences": 4.0}}], "source": "ES"}, {"DBLP title": "GeniusRoute: A New Analog Routing Paradigm Using Generative Neural Network Guidance.", "DBLP authors": ["Keren Zhu", "Mingjie Liu", "Yibo Lin", "Biying Xu", "Shaolan Li", "Xiyuan Tang", "Nan Sun", "David Z. Pan"], "year": 2019, "MAG papers": [{"PaperId": 2997579412, "PaperTitle": "geniusroute a new analog routing paradigm using generative neural network guidance", "Year": 2019, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of texas at austin": 8.0}}], "source": "ES"}, {"DBLP title": "SemiHD: Semi-Supervised Learning Using Hyperdimensional Computing.", "DBLP authors": ["Mohsen Imani", "Samuel Bosch", "Mojan Javaheripi", "Bita Darvish Rouhani", "Xinyu Wu", "Farinaz Koushanfar", "Tajana Rosing"], "year": 2019, "MAG papers": [{"PaperId": 2996817579, "PaperTitle": "semihd semi supervised learning using hyperdimensional computing", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of california san diego": 4.0, "ecole polytechnique federale de lausanne": 1.0}}], "source": "ES"}, {"DBLP title": "Multi-Stage Optimization for Energy-Efficient Active Cell Balancing in Battery Packs.", "DBLP authors": ["Debayan Roy", "Swaminathan Narayanaswamy", "Alma Pr\u00f6bstl", "Samarjit Chakraborty"], "year": 2019, "MAG papers": [{"PaperId": 3041947423, "PaperTitle": "multi stage optimization for energy efficient active cell balancing in battery packs", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2997003230, "PaperTitle": "multi stage optimization for energy efficient active cell balancing in battery packs", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"technische universitat munchen": 4.0}}], "source": "ES"}, {"DBLP title": "From Inverse Design to Implementation of Practical Photonics.", "DBLP authors": ["Jinhie Skarda", "Logan Su", "Ki Youl Yang", "Dries Vercruysse", "Neil V. Sapra", "Jelena Vuckovic"], "year": 2019, "MAG papers": [{"PaperId": 2970721324, "PaperTitle": "from inverse design to implementation of practical photonics", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"stanford university": 8.0}}, {"PaperId": 2997743818, "PaperTitle": "from inverse design to implementation of practical photonics", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"stanford university": 6.0}}], "source": "ES"}, {"DBLP title": "A Novel Macro Placement Approach based on Simulated Evolution Algorithm.", "DBLP authors": ["Jai-Ming Lin", "You-Lun Deng", "Ya-Chu Yang", "Jia-Jian Chen", "Yao-Chieh Chen"], "year": 2019, "MAG papers": [{"PaperId": 2997784719, "PaperTitle": "a novel macro placement approach based on simulated evolution algorithm", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national cheng kung university": 5.0}}], "source": "ES"}, {"DBLP title": "ACG-Engine: An Inference Accelerator for Content Generative Neural Networks.", "DBLP authors": ["Haobo Xu", "Ying Wang", "Yujie Wang", "Jiajun Li", "Bosheng Liu", "Yinhe Han"], "year": 2019, "MAG papers": [{"PaperId": 2998325381, "PaperTitle": "acg engine an inference accelerator for content generative neural networks", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"chinese academy of sciences": 6.0}}], "source": "ES"}, {"DBLP title": "Understanding and Exploiting the Internals of GPU Resource Allocation for Critical Systems.", "DBLP authors": ["Alejandro J. Calder\u00f3n", "Leonidas Kosmidis", "Carlos F. Nicol\u00e1s", "Francisco J. Cazorla", "Peio Onaindia"], "year": 2019, "MAG papers": [{"PaperId": 2997141856, "PaperTitle": "understanding and exploiting the internals of gpu resource allocation for critical systems", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"barcelona supercomputing center": 2.0}}], "source": "ES"}, {"DBLP title": "Specification, Integration, and Benchmarking of Continuous Flow Microfluidic Devices: Invited Paper.", "DBLP authors": ["Radhakrishna Sanka", "Brian Crites", "Jeffrey McDaniel", "Philip Brisk", "Douglas Densmore"], "year": 2019, "MAG papers": [{"PaperId": 2997776955, "PaperTitle": "specification integration and benchmarking of continuous flow microfluidic devices invited paper", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"boston university": 2.0, "university of california riverside": 3.0}}], "source": "ES"}, {"DBLP title": "Open-Source Incubation Ecosystem for Digital Microfluidics - Status and Roadmap: Invited Paper.", "DBLP authors": ["Xing Huang", "Chi-Chun Liang", "Jia Li", "Tsung-Yi Ho", "Chang-Jin Kim"], "year": 2019, "MAG papers": [{"PaperId": 2998386167, "PaperTitle": "open source incubation ecosystem for digital microfluidics status and roadmap invited paper", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national tsing hua university": 3.0, "university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "Karna: A Gate-Sizing based Security Aware EDA Flow for Improved Power Side-Channel Attack Protection.", "DBLP authors": ["Patanjali SLPSK", "Prasanna Karthik Vairam", "Chester Rebeiro", "V. Kamakoti"], "year": 2019, "MAG papers": [{"PaperId": 2998730820, "PaperTitle": "karna a gate sizing based security aware eda flow for improved power side channel attack protection", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"indian institute of technology madras": 4.0}}], "source": "ES"}, {"DBLP title": "Efficient Performance Trade-off Modeling for Analog Circuit based on Bayesian Neural Network.", "DBLP authors": ["Zhengqi Gao", "Jun Tao", "Fan Yang", "Yangfeng Su", "Dian Zhou", "Xuan Zeng"], "year": 2019, "MAG papers": [{"PaperId": 2998431217, "PaperTitle": "efficient performance trade off modeling for analog circuit based on bayesian neural network", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"fudan university": 5.0, "university of texas at dallas": 1.0}}], "source": "ES"}, {"DBLP title": "Endurance Enhancement of Multi-Level Cell Phase Change Memory.", "DBLP authors": ["Cheongwon Lee", "Youngsoo Song", "Youngsoo Shin"], "year": 2019, "MAG papers": [{"PaperId": 2996769743, "PaperTitle": "endurance enhancement of multi level cell phase change memory", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"samsung": 1.0, "kaist": 2.0}}], "source": "ES"}, {"DBLP title": "Strengthening PUFs using Composition.", "DBLP authors": ["Zhuanhao Wu", "Hiren D. Patel", "Manoj Sachdev", "Mahesh V. Tripunitara"], "year": 2019, "MAG papers": [{"PaperId": 2998180866, "PaperTitle": "strengthening pufs using composition", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of waterloo": 4.0}}], "source": "ES"}, {"DBLP title": "What You Simulate Is What You Synthesize: Designing a Processor Core from C++ Specifications.", "DBLP authors": ["Simon Rokicki", "Davide Pala", "Joseph Paturel", "Olivier Sentieys"], "year": 2019, "MAG papers": [{"PaperId": 3049688195, "PaperTitle": "what you simulate is what you synthesize designing a processor core from c specifications", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2997740413, "PaperTitle": "what you simulate is what you synthesize designing a processor core from c specifications", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of rennes": 4.0}}], "source": "ES"}, {"DBLP title": "ROAD: Improving Reliability of Multi-core System via Asymmetric Aging.", "DBLP authors": ["Yu-Guang Chen", "Ing-Chao Lin", "Jian-Ting Ke"], "year": 2019, "MAG papers": [{"PaperId": 2998558238, "PaperTitle": "road improving reliability of multi core system via asymmetric aging", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national central university": 1.0, "national cheng kung university": 2.0}}], "source": "ES"}]