AX51 MACRO ASSEMBLER  STARTUP                                                               04/27/18 15:47:21 PAGE     1


MACRO ASSEMBLER AX51 V3.01
OBJECT MODULE PLACED IN .\OEM\Obj\STARTUP.obj
ASSEMBLER INVOKED BY: C:\Keil\C51\BIN\AX51.EXE MPU\DP8051XP\sources\STARTUP.A51 SET(SMALL) DEBUG PRINT(.\OEM\lst\STARTUP
                      .lst) OBJECT(.\OEM\Obj\STARTUP.obj) EP

LOC    OBJ             LINE     SOURCE

                          1     $nomod51 
                          2     ;------------------------------------------------------------------------------
                          3     ;  This file is part of the C51 Compiler package
                          4     ;  Copyright (c) 1988-2005 Keil Elektronik GmbH and Keil Software, Inc.
                          5     ;  Version 8.01
                          6     ;
                          7     ;  *** <<< Use Configuration Wizard in Context Menu >>> ***
                          8     ;------------------------------------------------------------------------------
                          9     ;  STARTUP.A51:  This code is executed after processor reset.
                         10     ;
                         11     ;  To translate this file use A51 with the following invocation:
                         12     ;
                         13     ;     A51 STARTUP.A51
                         14     ;
                         15     ;  To link the modified STARTUP.OBJ file to your application use the following
                         16     ;  Lx51 invocation:
                         17     ;
                         18     ;     Lx51 your object file list, STARTUP.OBJ  controls
                         19     ;
                         20     ;------------------------------------------------------------------------------
                         21     ;
                         22     ;  User-defined <h> Power-On Initialization of Memory
                         23     ;
                         24     ;  With the following EQU statements the initialization of memory
                         25     ;  at processor reset can be defined:
                         26     ;
                         27     ; <o> IDATALEN: IDATA memory size <0x0-0x100>
                         28     ;     <i> Note: The absolute start-address of IDATA memory is always 0
                         29     ;     <i>       The IDATA space overlaps physically the DATA and BIT areas.
 0100                    30     IDATALEN        EQU     100H
                         31     ;
                         32     ; <o> XDATASTART: XDATA memory start address <0x0-0xFFFF> 
                         33     ;     <i> The absolute start address of XDATA memory
 0400                    34     XDATASTART      EQU     0x400     
                         35     ;
                         36     ; <o> XDATALEN: XDATA memory size <0x0-0xFFFF> 
                         37     ;     <i> The length of XDATA memory in bytes.
 0200                    38     XDATALEN        EQU     0x200      
                         39     ;
                         40     ; <o> PDATASTART: PDATA memory start address <0x0-0xFFFF> 
                         41     ;     <i> The absolute start address of PDATA memory
 0000                    42     PDATASTART      EQU     0H
                         43     ;
                         44     ; <o> PDATALEN: PDATA memory size <0x0-0xFF> 
                         45     ;     <i> The length of PDATA memory in bytes.
 0000                    46     PDATALEN        EQU     0H
                         47     ;
                         48     ;</h>
                         49     ;------------------------------------------------------------------------------
                         50     ;
                         51     ;<h> Reentrant Stack Initialization
                         52     ;
                         53     ;  The following EQU statements define the stack pointer for reentrant
                         54     ;  functions and initialized it:
                         55     ;
                         56     ; <h> Stack Space for reentrant functions in the SMALL model.
                         57     ;  <q> IBPSTACK: Enable SMALL model reentrant stack
AX51 MACRO ASSEMBLER  STARTUP                                                               04/27/18 15:47:21 PAGE     2

                         58     ;     <i> Stack space for reentrant functions in the SMALL model.
 0000                    59     IBPSTACK        EQU     0       ; set to 1 if small reentrant is used.
                         60     ;  <o> IBPSTACKTOP: End address of SMALL model stack <0x0-0xFF>
                         61     ;     <i> Set the top of the stack to the highest location.
 0100                    62     IBPSTACKTOP     EQU     0xFF +1     ; default 0FFH+1  
                         63     ; </h>
                         64     ;
                         65     ; <h> Stack Space for reentrant functions in the LARGE model.      
                         66     ;  <q> XBPSTACK: Enable LARGE model reentrant stack
                         67     ;     <i> Stack space for reentrant functions in the LARGE model.
 0000                    68     XBPSTACK        EQU     0       ; set to 1 if large reentrant is used.
                         69     ;  <o> XBPSTACKTOP: End address of LARGE model stack <0x0-0xFFFF>
                         70     ;     <i> Set the top of the stack to the highest location.
 00010000                71     XBPSTACKTOP     EQU     0xFFFF +1   ; default 0FFFFH+1 
                         72     ; </h>
                         73     ;
                         74     ; <h> Stack Space for reentrant functions in the COMPACT model.    
                         75     ;  <q> PBPSTACK: Enable COMPACT model reentrant stack
                         76     ;     <i> Stack space for reentrant functions in the COMPACT model.
 0000                    77     PBPSTACK        EQU     0       ; set to 1 if compact reentrant is used.
                         78     ;
                         79     ;   <o> PBPSTACKTOP: End address of COMPACT model stack <0x0-0xFFFF>
                         80     ;     <i> Set the top of the stack to the highest location.
 0100                    81     PBPSTACKTOP     EQU     0xFF +1     ; default 0FFH+1  
                         82     ; </h>
                         83     ;</h>
                         84     ;------------------------------------------------------------------------------
                         85     ;
                         86     ;  Memory Page for Using the Compact Model with 64 KByte xdata RAM
                         87     ;  <e>Compact Model Page Definition
                         88     ;
                         89     ;  <i>Define the XDATA page used for PDATA variables. 
                         90     ;  <i>PPAGE must conform with the PPAGE set in the linker invocation.
                         91     ;
                         92     ; Enable pdata memory page initalization
 0000                    93     PPAGEENABLE     EQU     0       ; set to 1 if pdata object are used.
                         94     ;
                         95     ; <o> PPAGE number <0x0-0xFF> 
                         96     ; <i> uppermost 256-byte address of the page used for PDATA variables.
 0000                    97     PPAGE           EQU     0
                         98     ;
                         99     ; <o> SFR address which supplies uppermost address byte <0x0-0xFF> 
                        100     ; <i> most 8051 variants use P2 as uppermost address byte
 00A0                   101     PPAGE_SFR       DATA    0A0H
                        102     ;
                        103     ; </e>
                        104     ;------------------------------------------------------------------------------
                        105     
                        106     ;EXT0_INTADDR           EQU             3003H
                        107     ;TIMER0_INTADDR         EQU             300bH
                        108     ;EXT1_INTADDR           EQU             3013H
                        109     ;TIMER1_INTADDR         EQU             301bH
                        110     ;SERIAL_INTADDR         EQU             3023H
                        111     
                        112     ; Standard SFR Symbols 
 00E0                   113     ACC     DATA    0E0H
 00F0                   114     B       DATA    0F0H
 0081                   115     SP      DATA    81H
 0082                   116     DPL     DATA    82H
 0083                   117     DPH     DATA    83H
                        118     
                        119                     NAME    ?C_STARTUP
                        120     
                        121     
------                  122     ?C_C51STARTUP   SEGMENT   CODE
------                  123     ?STACK          SEGMENT   IDATA
AX51 MACRO ASSEMBLER  STARTUP                                                               04/27/18 15:47:21 PAGE     3

                        124     
------                  125                     RSEG    ?STACK
000000                  126                     DS      1
                        127     
                        128                     EXTRN CODE (?C_START)
                        129                     PUBLIC  ?C_STARTUP
                        130     
                        131     ;                CSEG    AT      3
                        132     ;                ljmp EXT0_INTADDR
                        133     ;                CSEG    AT      0bh
                        134     ;                ljmp TIMER0_INTADDR
                        135     ;                CSEG    AT      13h
                        136     ;                ljmp EXT1_INTADDR
                        137     ;                CSEG    AT      1bh
                        138     ;                ljmp TIMER1_INTADDR
                        139     ;                CSEG    AT      23h
                        140     ;                ljmp SERIAL_INTADDR
                        141     
000000                  142                     CSEG    AT      0
000000 020000     F     143     ?C_STARTUP:     LJMP    STARTUP1
                        144     ;?C_STARTUP:     LJMP    0
                        145     
------                  146                     RSEG    ?C_C51STARTUP
                        147     
000000                  148     STARTUP1:
                        149     
                        150     IF IDATALEN <> 0
000000 78FF             151                     MOV     R0,#IDATALEN - 1
000002 E4               152                     CLR     A
000003 F6               153     IDATALOOP:      MOV     @R0,A
000004 D8FD             154                     DJNZ    R0,IDATALOOP
                        155     ENDIF
                        156     
                        157     IF XDATALEN <> 0
000006 900400           158                     MOV     DPTR,#XDATASTART
000009 7F00             159                     MOV     R7,#LOW (XDATALEN)
                        160       IF (LOW (XDATALEN)) <> 0
                                                MOV     R6,#(HIGH (XDATALEN)) +1
                                  ELSE
00000B 7E02             163                     MOV     R6,#HIGH (XDATALEN)
                        164       ENDIF
00000D E4               165                     CLR     A
00000E F0               166     XDATALOOP:      MOVX    @DPTR,A
00000F A3               167                     INC     DPTR
000010 DFFC             168                     DJNZ    R7,XDATALOOP
000012 DEFA             169                     DJNZ    R6,XDATALOOP
                        170     ENDIF
                        171     
                        172     IF PPAGEENABLE <> 0
                                                MOV     PPAGE_SFR,#PPAGE
                                ENDIF
                        175     
                        176     IF PDATALEN <> 0
                                                MOV     R0,#LOW (PDATASTART)
                                                MOV     R7,#LOW (PDATALEN)
                                                CLR     A
                                PDATALOOP:      MOVX    @R0,A
                                                INC     R0
                                                DJNZ    R7,PDATALOOP
                                ENDIF
                        184     
                        185     IF IBPSTACK <> 0
                                EXTRN DATA (?C_IBP)
                                
                                                MOV     ?C_IBP,#LOW IBPSTACKTOP
                                ENDIF
AX51 MACRO ASSEMBLER  STARTUP                                                               04/27/18 15:47:21 PAGE     4

                        190     
                        191     IF XBPSTACK <> 0
                                EXTRN DATA (?C_XBP)
                                
                                                MOV     ?C_XBP,#HIGH XBPSTACKTOP
                                                MOV     ?C_XBP+1,#LOW XBPSTACKTOP
                                ENDIF
                        197     
                        198     IF PBPSTACK <> 0
                                EXTRN DATA (?C_PBP)
                                                MOV     ?C_PBP,#LOW PBPSTACKTOP
                                ENDIF
                        202     
000014 758100     F     203                     MOV     SP,#?STACK-1
                        204     
                        205     ; This code is required if you use L51_BANK.A51 with Banking Mode 4
                        206     ;<h> Code Banking
                        207     ; <q> Select Bank 0 for L51_BANK.A51 Mode 4
                        208     
                                
                                
                                                
                                
                        213     ;</h>
000017 020000     E     214                     LJMP    ?C_START
                        215     
                        216                     END
AX51 MACRO ASSEMBLER  STARTUP                                                               04/27/18 15:47:21 PAGE     5

SYMBOL TABLE LISTING
------ ----- -------


N A M E                        T Y P E  V A L U E     ATTRIBUTES

?C_C51STARTUP . . . . . . . .  C  SEG   00001AH       REL=UNIT, ALN=BYTE
?C_START. . . . . . . . . . .  C  ADDR  -------       EXT
?C_STARTUP. . . . . . . . . .  C  ADDR  0000H     R   SEG=?CO?STARTUP?3
?STACK. . . . . . . . . . . .  I  SEG   000001H       REL=UNIT, ALN=BYTE
ACC . . . . . . . . . . . . .  D  ADDR  00E0H     A   
B . . . . . . . . . . . . . .  D  ADDR  00F0H     A   
DPH . . . . . . . . . . . . .  D  ADDR  0083H     A   
DPL . . . . . . . . . . . . .  D  ADDR  0082H     A   
IBPSTACK. . . . . . . . . . .  N  NUMB  0000H     A   
IBPSTACKTOP . . . . . . . . .  N  NUMB  0100H     A   
IDATALEN. . . . . . . . . . .  N  NUMB  0100H     A   
IDATALOOP . . . . . . . . . .  C  ADDR  0003H     R   SEG=?C_C51STARTUP
PBPSTACK. . . . . . . . . . .  N  NUMB  0000H     A   
PBPSTACKTOP . . . . . . . . .  N  NUMB  0100H     A   
PDATALEN. . . . . . . . . . .  N  NUMB  0000H     A   
PDATASTART. . . . . . . . . .  N  NUMB  0000H     A   
PPAGE . . . . . . . . . . . .  N  NUMB  0000H     A   
PPAGE_SFR . . . . . . . . . .  D  ADDR  00A0H     A   
PPAGEENABLE . . . . . . . . .  N  NUMB  0000H     A   
SP. . . . . . . . . . . . . .  D  ADDR  0081H     A   
STARTUP1. . . . . . . . . . .  C  ADDR  0000H     R   SEG=?C_C51STARTUP
XBPSTACK. . . . . . . . . . .  N  NUMB  0000H     A   
XBPSTACKTOP . . . . . . . . .  N  NUMB  00010000H A   
XDATALEN. . . . . . . . . . .  N  NUMB  0200H     A   
XDATALOOP . . . . . . . . . .  C  ADDR  000EH     R   SEG=?C_C51STARTUP
XDATASTART. . . . . . . . . .  N  NUMB  0400H     A   


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S).
