

================================================================
== Vitis HLS Report for 'runWeight2Reg'
================================================================
* Date:           Sat Jan 22 00:49:22 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.970 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       41|       41| 0.410 us | 0.410 us |   41|   41|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_1   |       40|       40|        10|          -|          -|     4|    no    |
        | + VITIS_LOOP_20_2  |        4|        4|         1|          -|          -|     4|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|       88|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|      659|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      293|    -|
|Register             |        -|     -|      238|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      238|     1040|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------+-----------------+---------+----+---+----+-----+
    |       Instance      |      Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+-----------------+---------+----+---+----+-----+
    |mul_9s_9s_9_1_1_U36  |mul_9s_9s_9_1_1  |        0|   0|  0|  49|    0|
    |mul_9s_9s_9_1_1_U37  |mul_9s_9s_9_1_1  |        0|   0|  0|  49|    0|
    |mux_42_1_1_1_U40     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U42     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U44     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U46     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U48     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U49     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U52     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U54     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U55     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U57     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U59     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U61     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U64     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U66     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U68     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U70     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U38     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U39     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U41     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U43     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U45     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U47     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U50     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U51     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U53     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U56     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U58     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U60     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U62     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U63     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U65     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U67     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U69     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    +---------------------+-----------------+---------+----+---+----+-----+
    |Total                |                 |        0|   0|  0| 659|    0|
    +---------------------+-----------------+---------+----+---+----+-----+

    * DSP: 
    +----------------------------------------+------------------------------------+---------------------+
    |                Instance                |               Module               |      Expression     |
    +----------------------------------------+------------------------------------+---------------------+
    |ama_addmuladd_9ns_9ns_9s_9ns_9_4_1_U71  |ama_addmuladd_9ns_9ns_9s_9ns_9_4_1  | i0 + i1 * (i2 + i3) |
    +----------------------------------------+------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln19_fu_506_p2   |     +    |   0|  0|  11|           3|           1|
    |add_ln20_fu_644_p2   |     +    |   0|  0|  11|           3|           1|
    |mul61_i_i_fu_530_p1  |     +    |   0|  0|  23|           9|           9|
    |tmp_fu_520_p2        |     +    |   0|  0|  23|           9|           9|
    |icmp_ln19_fu_500_p2  |   icmp   |   0|  0|   9|           3|           4|
    |icmp_ln20_fu_638_p2  |   icmp   |   0|  0|   9|           3|           4|
    |ap_block_state1      |    or    |   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  88|          31|          29|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  41|          8|    1|          8|
    |ap_done                |   9|          2|    1|          2|
    |ci_reg_328             |   9|          2|    3|          6|
    |co_1_blk_n             |   9|          2|    1|          2|
    |empty_19_blk_n         |   9|          2|    1|          2|
    |empty_blk_n            |   9|          2|    1|          2|
    |ki_reg_339             |   9|          2|    3|          6|
    |ko_2_blk_n             |   9|          2|    1|          2|
    |ko_2_out_blk_n         |   9|          2|    1|          2|
    |ro_blk_n               |   9|          2|    1|          2|
    |ro_out_blk_n           |   9|          2|    1|          2|
    |so_blk_n               |   9|          2|    1|          2|
    |so_out_blk_n           |   9|          2|    1|          2|
    |write_flag12_0_fu_188  |   9|          2|    1|          2|
    |write_flag15_0_fu_212  |   9|          2|    1|          2|
    |write_flag18_0_fu_204  |   9|          2|    1|          2|
    |write_flag21_0_fu_192  |   9|          2|    1|          2|
    |write_flag24_0_fu_180  |   9|          2|    1|          2|
    |write_flag27_0_fu_168  |   9|          2|    1|          2|
    |write_flag30_0_fu_156  |   9|          2|    1|          2|
    |write_flag33_0_fu_144  |   9|          2|    1|          2|
    |write_flag36_0_fu_132  |   9|          2|    1|          2|
    |write_flag39_0_fu_120  |   9|          2|    1|          2|
    |write_flag3_0_fu_116   |   9|          2|    1|          2|
    |write_flag42_0_fu_108  |   9|          2|    1|          2|
    |write_flag45_0_fu_96   |   9|          2|    1|          2|
    |write_flag6_0_fu_140   |   9|          2|    1|          2|
    |write_flag9_0_fu_164   |   9|          2|    1|          2|
    |write_flag_0_fu_92     |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 293|         64|   33|         72|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+---+----+-----+-----------+
    |              Name             | FF| LUT| Bits| Const Bits|
    +-------------------------------+---+----+-----+-----------+
    |add_ln19_reg_1533              |  3|   0|    3|          0|
    |ap_CS_fsm                      |  7|   0|    7|          0|
    |ap_done_reg                    |  1|   0|    1|          0|
    |ci_reg_328                     |  3|   0|    3|          0|
    |empty_36_reg_1509              |  9|   0|    9|          0|
    |empty_37_reg_1538              |  2|   0|    2|          0|
    |ki_reg_339                     |  3|   0|    3|          0|
    |mul2_i_i_reg_1520              |  7|   0|    9|          2|
    |mul4_i_i_reg_1525              |  9|   0|    9|          0|
    |tmp_2_reg_1514                 |  9|   0|    9|          0|
    |trunc_ln18_reg_1504            |  9|   0|    9|          0|
    |weight_l2_0_load_reg_1594      |  8|   0|    8|          0|
    |weight_l2_1_load_reg_1599      |  8|   0|    8|          0|
    |weight_l2_2_load_reg_1604      |  8|   0|    8|          0|
    |weight_l2_3_load_reg_1609      |  8|   0|    8|          0|
    |weight_regfile_0_0_018_fu_104  |  8|   0|    8|          0|
    |weight_regfile_0_1_021_fu_128  |  8|   0|    8|          0|
    |weight_regfile_0_2_024_fu_152  |  8|   0|    8|          0|
    |weight_regfile_0_3_027_fu_176  |  8|   0|    8|          0|
    |weight_regfile_1_0_030_fu_200  |  8|   0|    8|          0|
    |weight_regfile_1_1_031_fu_208  |  8|   0|    8|          0|
    |weight_regfile_1_2_029_fu_196  |  8|   0|    8|          0|
    |weight_regfile_1_3_028_fu_184  |  8|   0|    8|          0|
    |weight_regfile_2_0_026_fu_172  |  8|   0|    8|          0|
    |weight_regfile_2_1_025_fu_160  |  8|   0|    8|          0|
    |weight_regfile_2_2_023_fu_148  |  8|   0|    8|          0|
    |weight_regfile_2_3_022_fu_136  |  8|   0|    8|          0|
    |weight_regfile_3_0_020_fu_124  |  8|   0|    8|          0|
    |weight_regfile_3_1_019_fu_112  |  8|   0|    8|          0|
    |weight_regfile_3_2_017_fu_100  |  8|   0|    8|          0|
    |weight_regfile_3_3_016_fu_88   |  8|   0|    8|          0|
    |write_flag12_0_fu_188          |  1|   0|    1|          0|
    |write_flag15_0_fu_212          |  1|   0|    1|          0|
    |write_flag18_0_fu_204          |  1|   0|    1|          0|
    |write_flag21_0_fu_192          |  1|   0|    1|          0|
    |write_flag24_0_fu_180          |  1|   0|    1|          0|
    |write_flag27_0_fu_168          |  1|   0|    1|          0|
    |write_flag30_0_fu_156          |  1|   0|    1|          0|
    |write_flag33_0_fu_144          |  1|   0|    1|          0|
    |write_flag36_0_fu_132          |  1|   0|    1|          0|
    |write_flag39_0_fu_120          |  1|   0|    1|          0|
    |write_flag3_0_fu_116           |  1|   0|    1|          0|
    |write_flag42_0_fu_108          |  1|   0|    1|          0|
    |write_flag45_0_fu_96           |  1|   0|    1|          0|
    |write_flag6_0_fu_140           |  1|   0|    1|          0|
    |write_flag9_0_fu_164           |  1|   0|    1|          0|
    |write_flag_0_fu_92             |  1|   0|    1|          0|
    +-------------------------------+---+----+-----+-----------+
    |Total                          |238|   0|  240|          2|
    +-------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_start              |  in |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_done               | out |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_idle               | out |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_ready              | out |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_0           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_1           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_2           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_3           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_4           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_5           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_6           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_7           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_8           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_9           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_10          | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_11          | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_12          | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_13          | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_14          | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_15          | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|weight_l2_0_address0  | out |    9|  ap_memory |  weight_l2_0  |     array    |
|weight_l2_0_ce0       | out |    1|  ap_memory |  weight_l2_0  |     array    |
|weight_l2_0_q0        |  in |    8|  ap_memory |  weight_l2_0  |     array    |
|weight_l2_1_address0  | out |    9|  ap_memory |  weight_l2_1  |     array    |
|weight_l2_1_ce0       | out |    1|  ap_memory |  weight_l2_1  |     array    |
|weight_l2_1_q0        |  in |    8|  ap_memory |  weight_l2_1  |     array    |
|weight_l2_2_address0  | out |    9|  ap_memory |  weight_l2_2  |     array    |
|weight_l2_2_ce0       | out |    1|  ap_memory |  weight_l2_2  |     array    |
|weight_l2_2_q0        |  in |    8|  ap_memory |  weight_l2_2  |     array    |
|weight_l2_3_address0  | out |    9|  ap_memory |  weight_l2_3  |     array    |
|weight_l2_3_ce0       | out |    1|  ap_memory |  weight_l2_3  |     array    |
|weight_l2_3_q0        |  in |    8|  ap_memory |  weight_l2_3  |     array    |
|empty_19_dout         |  in |    9|   ap_fifo  |    empty_19   |    pointer   |
|empty_19_empty_n      |  in |    1|   ap_fifo  |    empty_19   |    pointer   |
|empty_19_read         | out |    1|   ap_fifo  |    empty_19   |    pointer   |
|empty_dout            |  in |    9|   ap_fifo  |     empty     |    pointer   |
|empty_empty_n         |  in |    1|   ap_fifo  |     empty     |    pointer   |
|empty_read            | out |    1|   ap_fifo  |     empty     |    pointer   |
|ko_2_dout             |  in |    9|   ap_fifo  |      ko_2     |    pointer   |
|ko_2_empty_n          |  in |    1|   ap_fifo  |      ko_2     |    pointer   |
|ko_2_read             | out |    1|   ap_fifo  |      ko_2     |    pointer   |
|co_1_dout             |  in |    7|   ap_fifo  |      co_1     |    pointer   |
|co_1_empty_n          |  in |    1|   ap_fifo  |      co_1     |    pointer   |
|co_1_read             | out |    1|   ap_fifo  |      co_1     |    pointer   |
|ro_dout               |  in |   32|   ap_fifo  |       ro      |    pointer   |
|ro_empty_n            |  in |    1|   ap_fifo  |       ro      |    pointer   |
|ro_read               | out |    1|   ap_fifo  |       ro      |    pointer   |
|so_dout               |  in |   32|   ap_fifo  |       so      |    pointer   |
|so_empty_n            |  in |    1|   ap_fifo  |       so      |    pointer   |
|so_read               | out |    1|   ap_fifo  |       so      |    pointer   |
|ko_2_out_din          | out |    9|   ap_fifo  |    ko_2_out   |    pointer   |
|ko_2_out_full_n       |  in |    1|   ap_fifo  |    ko_2_out   |    pointer   |
|ko_2_out_write        | out |    1|   ap_fifo  |    ko_2_out   |    pointer   |
|ro_out_din            | out |   32|   ap_fifo  |     ro_out    |    pointer   |
|ro_out_full_n         |  in |    1|   ap_fifo  |     ro_out    |    pointer   |
|ro_out_write          | out |    1|   ap_fifo  |     ro_out    |    pointer   |
|so_out_din            | out |   32|   ap_fifo  |     so_out    |    pointer   |
|so_out_full_n         |  in |    1|   ap_fifo  |     so_out    |    pointer   |
|so_out_write          | out |    1|   ap_fifo  |     so_out    |    pointer   |
+----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 7 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.91>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weight_regfile_3_3_016 = alloca i32"   --->   Operation 8 'alloca' 'weight_regfile_3_3_016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%write_flag_0 = alloca i32"   --->   Operation 9 'alloca' 'write_flag_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%write_flag45_0 = alloca i32"   --->   Operation 10 'alloca' 'write_flag45_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weight_regfile_3_2_017 = alloca i32"   --->   Operation 11 'alloca' 'weight_regfile_3_2_017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weight_regfile_0_0_018 = alloca i32"   --->   Operation 12 'alloca' 'weight_regfile_0_0_018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%write_flag42_0 = alloca i32"   --->   Operation 13 'alloca' 'write_flag42_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weight_regfile_3_1_019 = alloca i32"   --->   Operation 14 'alloca' 'weight_regfile_3_1_019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%write_flag3_0 = alloca i32"   --->   Operation 15 'alloca' 'write_flag3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%write_flag39_0 = alloca i32"   --->   Operation 16 'alloca' 'write_flag39_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weight_regfile_3_0_020 = alloca i32"   --->   Operation 17 'alloca' 'weight_regfile_3_0_020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weight_regfile_0_1_021 = alloca i32"   --->   Operation 18 'alloca' 'weight_regfile_0_1_021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%write_flag36_0 = alloca i32"   --->   Operation 19 'alloca' 'write_flag36_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weight_regfile_2_3_022 = alloca i32"   --->   Operation 20 'alloca' 'weight_regfile_2_3_022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%write_flag6_0 = alloca i32"   --->   Operation 21 'alloca' 'write_flag6_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%write_flag33_0 = alloca i32"   --->   Operation 22 'alloca' 'write_flag33_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%weight_regfile_2_2_023 = alloca i32"   --->   Operation 23 'alloca' 'weight_regfile_2_2_023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weight_regfile_0_2_024 = alloca i32"   --->   Operation 24 'alloca' 'weight_regfile_0_2_024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%write_flag30_0 = alloca i32"   --->   Operation 25 'alloca' 'write_flag30_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%weight_regfile_2_1_025 = alloca i32"   --->   Operation 26 'alloca' 'weight_regfile_2_1_025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%write_flag9_0 = alloca i32"   --->   Operation 27 'alloca' 'write_flag9_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%write_flag27_0 = alloca i32"   --->   Operation 28 'alloca' 'write_flag27_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%weight_regfile_2_0_026 = alloca i32"   --->   Operation 29 'alloca' 'weight_regfile_2_0_026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%weight_regfile_0_3_027 = alloca i32"   --->   Operation 30 'alloca' 'weight_regfile_0_3_027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%write_flag24_0 = alloca i32"   --->   Operation 31 'alloca' 'write_flag24_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%weight_regfile_1_3_028 = alloca i32"   --->   Operation 32 'alloca' 'weight_regfile_1_3_028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%write_flag12_0 = alloca i32"   --->   Operation 33 'alloca' 'write_flag12_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%write_flag21_0 = alloca i32"   --->   Operation 34 'alloca' 'write_flag21_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%weight_regfile_1_2_029 = alloca i32"   --->   Operation 35 'alloca' 'weight_regfile_1_2_029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%weight_regfile_1_0_030 = alloca i32"   --->   Operation 36 'alloca' 'weight_regfile_1_0_030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%write_flag18_0 = alloca i32"   --->   Operation 37 'alloca' 'write_flag18_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%weight_regfile_1_1_031 = alloca i32"   --->   Operation 38 'alloca' 'weight_regfile_1_1_031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%write_flag15_0 = alloca i32"   --->   Operation 39 'alloca' 'write_flag15_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %so, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ro, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i7 %co_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %ko_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %empty_19, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %empty, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.45ns)   --->   "%ko_2_read = read i9 @_ssdm_op_Read.ap_fifo.i9P, i9 %ko_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 46 'read' 'ko_2_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (1.45ns)   --->   "%co_1_read = read i7 @_ssdm_op_Read.ap_fifo.i7P, i7 %co_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 47 'read' 'co_1_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 7> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (1.45ns)   --->   "%ro_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %ro" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 48 'read' 'ro_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i32 %ro_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 49 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.45ns)   --->   "%so_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %so" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 50 'read' 'so_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%empty_36 = trunc i32 %so_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 51 'trunc' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %ko_2_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.45ns)   --->   "%write_ln262 = write void @_ssdm_op_Write.ap_fifo.i9P, i9 %ko_2_out, i9 %ko_2_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 53 'write' 'write_ln262' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 3> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ro_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.45ns)   --->   "%write_ln262 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %ro_out, i32 %ro_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 55 'write' 'write_ln262' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %so_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.45ns)   --->   "%write_ln262 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %so_out, i32 %so_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 57 'write' 'write_ln262' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 58 [1/1] (1.45ns)   --->   "%tmp_1 = read i9 @_ssdm_op_Read.ap_fifo.i9P, i9 %empty_19"   --->   Operation 58 'read' 'tmp_1' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 59 [1/1] (1.45ns)   --->   "%tmp_2 = read i9 @_ssdm_op_Read.ap_fifo.i9P, i9 %empty"   --->   Operation 59 'read' 'tmp_2' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mul2_i_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %co_1_read, i2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 60 'bitconcatenate' 'mul2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.46ns)   --->   "%mul4_i_i = mul i9 %tmp_1, i9 %ko_2_read"   --->   Operation 61 'mul' 'mul4_i_i' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag15_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 62 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 63 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag18_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 63 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 64 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag21_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 64 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 65 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag12_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 65 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 66 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag24_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 66 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 67 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag27_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 67 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 68 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag9_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 68 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 69 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag30_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 69 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 70 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag33_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 70 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 71 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag6_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 71 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 72 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag36_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 72 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 73 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag39_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 73 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 74 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag3_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 74 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 75 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag42_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 75 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 76 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag45_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 76 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 77 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 77 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 78 [1/1] (0.60ns)   --->   "%br_ln19 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 78 'br' 'br_ln19' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 4.96>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%ci = phi i3, void %entry, i3 %add_ln19, void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 79 'phi' 'ci' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.49ns)   --->   "%icmp_ln19 = icmp_eq  i3 %ci, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 80 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.57ns)   --->   "%add_ln19 = add i3 %ci, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 82 'add' 'add_ln19' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %.split.i.i, void %.exit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 83 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%empty_37 = trunc i3 %ci" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 84 'trunc' 'empty_37' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%ci_cast_i_i_cast = zext i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 85 'zext' 'ci_cast_i_i_cast' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i9 %mul4_i_i, i9 %ci_cast_i_i_cast"   --->   Operation 86 'add' 'tmp' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 87 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%mul52_i_i = add i9 %tmp, i9 %mul2_i_i"   --->   Operation 87 'add' 'mul52_i_i' <Predicate = (!icmp_ln19)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 88 [1/1] (1.46ns)   --->   "%mul61_i_i = mul i9 %tmp_2, i9 %mul52_i_i"   --->   Operation 88 'mul' 'mul61_i_i' <Predicate = (!icmp_ln19)> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (1.69ns) (grouped into DSP with root node add12_i_i)   --->   "%add93_i_i = add i9 %trunc_ln18, i9 %mul61_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 89 'add' 'add93_i_i' <Predicate = (!icmp_ln19)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 90 [3/3] (0.99ns) (grouped into DSP with root node add12_i_i)   --->   "%add11_i_i = mul i9 %tmp_2, i9 %add93_i_i"   --->   Operation 90 'mul' 'add11_i_i' <Predicate = (!icmp_ln19)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%weight_regfile_3_3_016_load = load i8 %weight_regfile_3_3_016" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 91 'load' 'weight_regfile_3_3_016_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%weight_regfile_3_2_017_load = load i8 %weight_regfile_3_2_017" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 92 'load' 'weight_regfile_3_2_017_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%weight_regfile_0_0_018_load = load i8 %weight_regfile_0_0_018" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 93 'load' 'weight_regfile_0_0_018_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%weight_regfile_3_1_019_load = load i8 %weight_regfile_3_1_019" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 94 'load' 'weight_regfile_3_1_019_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%weight_regfile_3_0_020_load = load i8 %weight_regfile_3_0_020" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 95 'load' 'weight_regfile_3_0_020_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%weight_regfile_0_1_021_load = load i8 %weight_regfile_0_1_021" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 96 'load' 'weight_regfile_0_1_021_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%weight_regfile_2_3_022_load = load i8 %weight_regfile_2_3_022" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 97 'load' 'weight_regfile_2_3_022_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%weight_regfile_2_2_023_load = load i8 %weight_regfile_2_2_023" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 98 'load' 'weight_regfile_2_2_023_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%weight_regfile_0_2_024_load = load i8 %weight_regfile_0_2_024" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 99 'load' 'weight_regfile_0_2_024_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%weight_regfile_2_1_025_load = load i8 %weight_regfile_2_1_025" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 100 'load' 'weight_regfile_2_1_025_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%weight_regfile_2_0_026_load = load i8 %weight_regfile_2_0_026" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 101 'load' 'weight_regfile_2_0_026_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%weight_regfile_0_3_027_load = load i8 %weight_regfile_0_3_027" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 102 'load' 'weight_regfile_0_3_027_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%weight_regfile_1_3_028_load = load i8 %weight_regfile_1_3_028" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 103 'load' 'weight_regfile_1_3_028_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%weight_regfile_1_2_029_load = load i8 %weight_regfile_1_2_029" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 104 'load' 'weight_regfile_1_2_029_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%weight_regfile_1_0_030_load = load i8 %weight_regfile_1_0_030" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 105 'load' 'weight_regfile_1_0_030_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%weight_regfile_1_1_031_load = load i8 %weight_regfile_1_1_031" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 106 'load' 'weight_regfile_1_1_031_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128, i8 %weight_regfile_0_0_018_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 107 'insertvalue' 'mrv' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i8 %weight_regfile_0_1_021_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 108 'insertvalue' 'mrv_1' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i8 %weight_regfile_0_2_024_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 109 'insertvalue' 'mrv_2' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i8 %weight_regfile_0_3_027_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 110 'insertvalue' 'mrv_3' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i128 %mrv_3, i8 %weight_regfile_1_0_030_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 111 'insertvalue' 'mrv_4' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i128 %mrv_4, i8 %weight_regfile_1_1_031_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 112 'insertvalue' 'mrv_5' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i128 %mrv_5, i8 %weight_regfile_1_2_029_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 113 'insertvalue' 'mrv_6' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i128 %mrv_6, i8 %weight_regfile_1_3_028_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 114 'insertvalue' 'mrv_7' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i128 %mrv_7, i8 %weight_regfile_2_0_026_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 115 'insertvalue' 'mrv_8' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i128 %mrv_8, i8 %weight_regfile_2_1_025_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 116 'insertvalue' 'mrv_9' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i128 %mrv_9, i8 %weight_regfile_2_2_023_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 117 'insertvalue' 'mrv_s' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i128 %mrv_s, i8 %weight_regfile_2_3_022_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 118 'insertvalue' 'mrv_10' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i128 %mrv_10, i8 %weight_regfile_3_0_020_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 119 'insertvalue' 'mrv_11' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i128 %mrv_11, i8 %weight_regfile_3_1_019_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 120 'insertvalue' 'mrv_12' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i128 %mrv_12, i8 %weight_regfile_3_2_017_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 121 'insertvalue' 'mrv_13' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i128 %mrv_13, i8 %weight_regfile_3_3_016_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 122 'insertvalue' 'mrv_14' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%ret_ln262 = ret i128 %mrv_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 123 'ret' 'ret_ln262' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 124 [2/3] (0.99ns) (grouped into DSP with root node add12_i_i)   --->   "%add11_i_i = mul i9 %tmp_2, i9 %add93_i_i"   --->   Operation 124 'mul' 'add11_i_i' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 125 [1/3] (0.00ns) (grouped into DSP with root node add12_i_i)   --->   "%add11_i_i = mul i9 %tmp_2, i9 %add93_i_i"   --->   Operation 125 'mul' 'add11_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 126 [2/2] (0.64ns) (root node of the DSP)   --->   "%add12_i_i = add i9 %empty_36, i9 %add11_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 126 'add' 'add12_i_i' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.80>
ST_5 : Operation 127 [1/2] (0.64ns) (root node of the DSP)   --->   "%add12_i_i = add i9 %empty_36, i9 %add11_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 127 'add' 'add12_i_i' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%idxprom_i_i = zext i9 %add12_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 128 'zext' 'idxprom_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%weight_l2_0_addr = getelementptr i8 %weight_l2_0, i64, i64 %idxprom_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 129 'getelementptr' 'weight_l2_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [2/2] (1.15ns)   --->   "%weight_l2_0_load = load i9 %weight_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 130 'load' 'weight_l2_0_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%weight_l2_1_addr = getelementptr i8 %weight_l2_1, i64, i64 %idxprom_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 131 'getelementptr' 'weight_l2_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [2/2] (1.15ns)   --->   "%weight_l2_1_load = load i9 %weight_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 132 'load' 'weight_l2_1_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%weight_l2_2_addr = getelementptr i8 %weight_l2_2, i64, i64 %idxprom_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 133 'getelementptr' 'weight_l2_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [2/2] (1.15ns)   --->   "%weight_l2_2_load = load i9 %weight_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 134 'load' 'weight_l2_2_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%weight_l2_3_addr = getelementptr i8 %weight_l2_3, i64, i64 %idxprom_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 135 'getelementptr' 'weight_l2_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [2/2] (1.15ns)   --->   "%weight_l2_3_load = load i9 %weight_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 136 'load' 'weight_l2_3_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 6 <SV = 5> <Delay = 1.15>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 137 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/2] (1.15ns)   --->   "%weight_l2_0_load = load i9 %weight_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 138 'load' 'weight_l2_0_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 139 [1/2] (1.15ns)   --->   "%weight_l2_1_load = load i9 %weight_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 139 'load' 'weight_l2_1_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 140 [1/2] (1.15ns)   --->   "%weight_l2_2_load = load i9 %weight_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 140 'load' 'weight_l2_2_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 141 [1/2] (1.15ns)   --->   "%weight_l2_3_load = load i9 %weight_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 141 'load' 'weight_l2_3_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 142 [1/1] (0.60ns)   --->   "%br_ln20 = br void %bb.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 142 'br' 'br_ln20' <Predicate = true> <Delay = 0.60>

State 7 <SV = 6> <Delay = 1.46>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%ki = phi i3, void %.split.i.i, i3 %add_ln20, void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 143 'phi' 'ki' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.49ns)   --->   "%icmp_ln20 = icmp_eq  i3 %ki, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 144 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 145 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.57ns)   --->   "%add_ln20 = add i3 %ki, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 146 'add' 'add_ln20' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %bb.split.i.i, void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 147 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 148 'specloopname' 'specloopname_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i3 %ki" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 149 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.39ns)   --->   "%weight_regfile_1_1 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_l2_0_load, i8 %weight_l2_1_load, i8 %weight_l2_2_load, i8 %weight_l2_3_load, i2 %trunc_ln24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 150 'mux' 'weight_regfile_1_1' <Predicate = (!icmp_ln20)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.65ns)   --->   "%switch_ln24 = switch i2 %trunc_ln24, void %branch3.i.i, i2, void %branch0.i.i, i2, void %branch1.i.i, i2, void %branch2.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 151 'switch' 'switch_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.65>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%weight_regfile_2_3_022_load_1 = load i8 %weight_regfile_2_3_022"   --->   Operation 152 'load' 'weight_regfile_2_3_022_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%write_flag33_0_load = load i1 %write_flag33_0, void %store_ln19"   --->   Operation 153 'load' 'write_flag33_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%weight_regfile_2_2_023_load_1 = load i8 %weight_regfile_2_2_023"   --->   Operation 154 'load' 'weight_regfile_2_2_023_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%write_flag30_0_load = load i1 %write_flag30_0, void %store_ln19"   --->   Operation 155 'load' 'write_flag30_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%weight_regfile_2_1_025_load_1 = load i8 %weight_regfile_2_1_025"   --->   Operation 156 'load' 'weight_regfile_2_1_025_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%write_flag27_0_load = load i1 %write_flag27_0, void %store_ln19"   --->   Operation 157 'load' 'write_flag27_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%weight_regfile_2_0_026_load_1 = load i8 %weight_regfile_2_0_026"   --->   Operation 158 'load' 'weight_regfile_2_0_026_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%write_flag24_0_load = load i1 %write_flag24_0, void %store_ln19"   --->   Operation 159 'load' 'write_flag24_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.39ns)   --->   "%weight_regfile_2_3_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_2_3_022_load_1, i8 %weight_regfile_2_3_022_load_1, i8 %weight_regfile_2_3_022_load_1, i8 %weight_regfile_1_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 160 'mux' 'weight_regfile_2_3_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.39ns)   --->   "%write_flag33_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag33_0_load, i1 %write_flag33_0_load, i1 %write_flag33_0_load, i1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 161 'mux' 'write_flag33_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.39ns)   --->   "%weight_regfile_2_2_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_2_2_023_load_1, i8 %weight_regfile_2_2_023_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_2_2_023_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 162 'mux' 'weight_regfile_2_2_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.39ns)   --->   "%write_flag30_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag30_0_load, i1 %write_flag30_0_load, i1, i1 %write_flag30_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 163 'mux' 'write_flag30_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.39ns)   --->   "%weight_regfile_2_1_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_2_1_025_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_2_1_025_load_1, i8 %weight_regfile_2_1_025_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 164 'mux' 'weight_regfile_2_1_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.39ns)   --->   "%write_flag27_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag27_0_load, i1, i1 %write_flag27_0_load, i1 %write_flag27_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 165 'mux' 'write_flag27_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.39ns)   --->   "%weight_regfile_2_0_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_1, i8 %weight_regfile_2_0_026_load_1, i8 %weight_regfile_2_0_026_load_1, i8 %weight_regfile_2_0_026_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 166 'mux' 'weight_regfile_2_0_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.39ns)   --->   "%write_flag24_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1, i1 %write_flag24_0_load, i1 %write_flag24_0_load, i1 %write_flag24_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 167 'mux' 'write_flag24_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag24_3, i1 %write_flag24_0, i1 %write_flag24_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 168 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.60>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_2_0_3, i8 %weight_regfile_2_0_026, i8 %weight_regfile_2_0_026_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 169 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag27_3, i1 %write_flag27_0, i1 %write_flag27_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 170 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.60>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_2_1_3, i8 %weight_regfile_2_1_025, i8 %weight_regfile_2_1_025_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 171 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag30_3, i1 %write_flag30_0, i1 %write_flag30_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 172 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.60>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_2_2_3, i8 %weight_regfile_2_2_023, i8 %weight_regfile_2_2_023_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 173 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag33_3, i1 %write_flag33_0, i1 %write_flag33_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 174 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.60>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_2_3_3, i8 %weight_regfile_2_3_022, i8 %weight_regfile_2_3_022_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 175 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln24 = br void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 176 'br' 'br_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%weight_regfile_1_3_028_load_1 = load i8 %weight_regfile_1_3_028"   --->   Operation 177 'load' 'weight_regfile_1_3_028_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%write_flag12_0_load = load i1 %write_flag12_0, void %store_ln19"   --->   Operation 178 'load' 'write_flag12_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%write_flag21_0_load = load i1 %write_flag21_0, void %store_ln19"   --->   Operation 179 'load' 'write_flag21_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%weight_regfile_1_2_029_load_1 = load i8 %weight_regfile_1_2_029"   --->   Operation 180 'load' 'weight_regfile_1_2_029_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%weight_regfile_1_0_030_load_1 = load i8 %weight_regfile_1_0_030"   --->   Operation 181 'load' 'weight_regfile_1_0_030_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%write_flag18_0_load = load i1 %write_flag18_0, void %store_ln19"   --->   Operation 182 'load' 'write_flag18_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%weight_regfile_1_1_031_load_1 = load i8 %weight_regfile_1_1_031"   --->   Operation 183 'load' 'weight_regfile_1_1_031_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%write_flag15_0_load = load i1 %write_flag15_0, void %store_ln19"   --->   Operation 184 'load' 'write_flag15_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.39ns)   --->   "%weight_regfile_1_3_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_3_028_load_1, i8 %weight_regfile_1_3_028_load_1, i8 %weight_regfile_1_3_028_load_1, i8 %weight_regfile_1_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 185 'mux' 'weight_regfile_1_3_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [1/1] (0.39ns)   --->   "%write_flag12_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1, i1 %write_flag12_0_load, i1 %write_flag12_0_load, i1 %write_flag12_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 186 'mux' 'write_flag12_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 187 [1/1] (0.39ns)   --->   "%write_flag21_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag21_0_load, i1 %write_flag21_0_load, i1 %write_flag21_0_load, i1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 187 'mux' 'write_flag21_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [1/1] (0.39ns)   --->   "%weight_regfile_1_2_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_2_029_load_1, i8 %weight_regfile_1_2_029_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_1_2_029_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 188 'mux' 'weight_regfile_1_2_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [1/1] (0.39ns)   --->   "%weight_regfile_1_0_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_1, i8 %weight_regfile_1_0_030_load_1, i8 %weight_regfile_1_0_030_load_1, i8 %weight_regfile_1_0_030_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 189 'mux' 'weight_regfile_1_0_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [1/1] (0.39ns)   --->   "%write_flag18_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag18_0_load, i1 %write_flag18_0_load, i1, i1 %write_flag18_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 190 'mux' 'write_flag18_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 191 [1/1] (0.39ns)   --->   "%weight_regfile_1_1_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_1_031_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_1_1_031_load_1, i8 %weight_regfile_1_1_031_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 191 'mux' 'weight_regfile_1_1_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 192 [1/1] (0.39ns)   --->   "%write_flag15_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag15_0_load, i1, i1 %write_flag15_0_load, i1 %write_flag15_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 192 'mux' 'write_flag15_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag15_3, i1 %write_flag15_0, i1 %write_flag15_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 193 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.60>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_1_1_3, i8 %weight_regfile_1_1_031, i8 %weight_regfile_1_1_031_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 194 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag18_3, i1 %write_flag18_0, i1 %write_flag18_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 195 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.60>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_1_0_3, i8 %weight_regfile_1_0_030, i8 %weight_regfile_1_0_030_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 196 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_1_2_3, i8 %weight_regfile_1_2_029, i8 %weight_regfile_1_2_029_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 197 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag21_3, i1 %write_flag21_0, i1 %write_flag21_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 198 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.60>
ST_7 : Operation 199 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag12_3, i1 %write_flag12_0, i1 %write_flag12_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 199 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.60>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_1_3_3, i8 %weight_regfile_1_3_028, i8 %weight_regfile_1_3_028_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 200 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln24 = br void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 201 'br' 'br_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%write_flag_0_load = load i1 %write_flag_0, void %store_ln19"   --->   Operation 202 'load' 'write_flag_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%weight_regfile_0_0_018_load_1 = load i8 %weight_regfile_0_0_018"   --->   Operation 203 'load' 'weight_regfile_0_0_018_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%write_flag3_0_load = load i1 %write_flag3_0, void %store_ln19"   --->   Operation 204 'load' 'write_flag3_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%weight_regfile_0_1_021_load_1 = load i8 %weight_regfile_0_1_021"   --->   Operation 205 'load' 'weight_regfile_0_1_021_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%write_flag6_0_load = load i1 %write_flag6_0, void %store_ln19"   --->   Operation 206 'load' 'write_flag6_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%weight_regfile_0_2_024_load_1 = load i8 %weight_regfile_0_2_024"   --->   Operation 207 'load' 'weight_regfile_0_2_024_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%write_flag9_0_load = load i1 %write_flag9_0, void %store_ln19"   --->   Operation 208 'load' 'write_flag9_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%weight_regfile_0_3_027_load_1 = load i8 %weight_regfile_0_3_027"   --->   Operation 209 'load' 'weight_regfile_0_3_027_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.39ns)   --->   "%write_flag_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1, i1 %write_flag_0_load, i1 %write_flag_0_load, i1 %write_flag_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 210 'mux' 'write_flag_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 211 [1/1] (0.39ns)   --->   "%weight_regfile_0_0_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_1, i8 %weight_regfile_0_0_018_load_1, i8 %weight_regfile_0_0_018_load_1, i8 %weight_regfile_0_0_018_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 211 'mux' 'weight_regfile_0_0_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 212 [1/1] (0.39ns)   --->   "%write_flag3_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag3_0_load, i1, i1 %write_flag3_0_load, i1 %write_flag3_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 212 'mux' 'write_flag3_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 213 [1/1] (0.39ns)   --->   "%weight_regfile_0_1_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_0_1_021_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_0_1_021_load_1, i8 %weight_regfile_0_1_021_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 213 'mux' 'weight_regfile_0_1_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 214 [1/1] (0.39ns)   --->   "%write_flag6_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag6_0_load, i1 %write_flag6_0_load, i1, i1 %write_flag6_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 214 'mux' 'write_flag6_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 215 [1/1] (0.39ns)   --->   "%weight_regfile_0_2_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_0_2_024_load_1, i8 %weight_regfile_0_2_024_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_0_2_024_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 215 'mux' 'weight_regfile_0_2_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 216 [1/1] (0.39ns)   --->   "%write_flag9_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag9_0_load, i1 %write_flag9_0_load, i1 %write_flag9_0_load, i1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 216 'mux' 'write_flag9_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 217 [1/1] (0.39ns)   --->   "%weight_regfile_0_3_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_0_3_027_load_1, i8 %weight_regfile_0_3_027_load_1, i8 %weight_regfile_0_3_027_load_1, i8 %weight_regfile_1_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 217 'mux' 'weight_regfile_0_3_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_0_3_3, i8 %weight_regfile_0_3_027, i8 %weight_regfile_0_3_027_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 218 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag9_3, i1 %write_flag9_0, i1 %write_flag9_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 219 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.60>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_0_2_3, i8 %weight_regfile_0_2_024, i8 %weight_regfile_0_2_024_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 220 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag6_3, i1 %write_flag6_0, i1 %write_flag6_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 221 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.60>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_0_1_3, i8 %weight_regfile_0_1_021, i8 %weight_regfile_0_1_021_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 222 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag3_3, i1 %write_flag3_0, i1 %write_flag3_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 223 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.60>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_0_0_3, i8 %weight_regfile_0_0_018, i8 %weight_regfile_0_0_018_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 224 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag_3, i1 %write_flag_0, i1 %write_flag_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 225 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.60>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln24 = br void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 226 'br' 'br_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%weight_regfile_3_3_016_load_1 = load i8 %weight_regfile_3_3_016"   --->   Operation 227 'load' 'weight_regfile_3_3_016_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%write_flag45_0_load = load i1 %write_flag45_0, void %store_ln19"   --->   Operation 228 'load' 'write_flag45_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%weight_regfile_3_2_017_load_1 = load i8 %weight_regfile_3_2_017"   --->   Operation 229 'load' 'weight_regfile_3_2_017_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%write_flag42_0_load = load i1 %write_flag42_0, void %store_ln19"   --->   Operation 230 'load' 'write_flag42_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (0.00ns)   --->   "%weight_regfile_3_1_019_load_1 = load i8 %weight_regfile_3_1_019"   --->   Operation 231 'load' 'weight_regfile_3_1_019_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%write_flag39_0_load = load i1 %write_flag39_0, void %store_ln19"   --->   Operation 232 'load' 'write_flag39_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%weight_regfile_3_0_020_load_1 = load i8 %weight_regfile_3_0_020"   --->   Operation 233 'load' 'weight_regfile_3_0_020_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%write_flag36_0_load = load i1 %write_flag36_0, void %store_ln19"   --->   Operation 234 'load' 'write_flag36_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (0.39ns)   --->   "%weight_regfile_3_3_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_3_3_016_load_1, i8 %weight_regfile_3_3_016_load_1, i8 %weight_regfile_3_3_016_load_1, i8 %weight_regfile_1_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 235 'mux' 'weight_regfile_3_3_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 236 [1/1] (0.39ns)   --->   "%write_flag45_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag45_0_load, i1 %write_flag45_0_load, i1 %write_flag45_0_load, i1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 236 'mux' 'write_flag45_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 237 [1/1] (0.39ns)   --->   "%weight_regfile_3_2_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_3_2_017_load_1, i8 %weight_regfile_3_2_017_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_3_2_017_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 237 'mux' 'weight_regfile_3_2_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 238 [1/1] (0.39ns)   --->   "%write_flag42_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag42_0_load, i1 %write_flag42_0_load, i1, i1 %write_flag42_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 238 'mux' 'write_flag42_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 239 [1/1] (0.39ns)   --->   "%weight_regfile_3_1_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_3_1_019_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_3_1_019_load_1, i8 %weight_regfile_3_1_019_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 239 'mux' 'weight_regfile_3_1_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 240 [1/1] (0.39ns)   --->   "%write_flag39_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag39_0_load, i1, i1 %write_flag39_0_load, i1 %write_flag39_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 240 'mux' 'write_flag39_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 241 [1/1] (0.39ns)   --->   "%weight_regfile_3_0_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_1, i8 %weight_regfile_3_0_020_load_1, i8 %weight_regfile_3_0_020_load_1, i8 %weight_regfile_3_0_020_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 241 'mux' 'weight_regfile_3_0_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 242 [1/1] (0.39ns)   --->   "%write_flag36_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1, i1 %write_flag36_0_load, i1 %write_flag36_0_load, i1 %write_flag36_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 242 'mux' 'write_flag36_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 243 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag36_3, i1 %write_flag36_0, i1 %write_flag36_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 243 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.60>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_3_0_3, i8 %weight_regfile_3_0_020, i8 %weight_regfile_3_0_020_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 244 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_7 : Operation 245 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag39_3, i1 %write_flag39_0, i1 %write_flag39_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 245 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.60>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_3_1_3, i8 %weight_regfile_3_1_019, i8 %weight_regfile_3_1_019_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 246 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_7 : Operation 247 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag42_3, i1 %write_flag42_0, i1 %write_flag42_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 247 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.60>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_3_2_3, i8 %weight_regfile_3_2_017, i8 %weight_regfile_3_2_017_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 248 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_7 : Operation 249 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag45_3, i1 %write_flag45_0, i1 %write_flag45_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 249 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.60>
ST_7 : Operation 250 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_3_3_3, i8 %weight_regfile_3_3_016, i8 %weight_regfile_3_3_016_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 250 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_7 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln24 = br void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 251 'br' 'br_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb.i.i"   --->   Operation 252 'br' 'br_ln0' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 253 'br' 'br_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ empty]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ko_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ co_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ro]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ so]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ko_2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ro_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ so_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weight_regfile_3_3_016        (alloca           ) [ 00111111]
write_flag_0                  (alloca           ) [ 01111111]
write_flag45_0                (alloca           ) [ 01111111]
weight_regfile_3_2_017        (alloca           ) [ 00111111]
weight_regfile_0_0_018        (alloca           ) [ 00111111]
write_flag42_0                (alloca           ) [ 01111111]
weight_regfile_3_1_019        (alloca           ) [ 00111111]
write_flag3_0                 (alloca           ) [ 01111111]
write_flag39_0                (alloca           ) [ 01111111]
weight_regfile_3_0_020        (alloca           ) [ 00111111]
weight_regfile_0_1_021        (alloca           ) [ 00111111]
write_flag36_0                (alloca           ) [ 01111111]
weight_regfile_2_3_022        (alloca           ) [ 00111111]
write_flag6_0                 (alloca           ) [ 01111111]
write_flag33_0                (alloca           ) [ 01111111]
weight_regfile_2_2_023        (alloca           ) [ 00111111]
weight_regfile_0_2_024        (alloca           ) [ 00111111]
write_flag30_0                (alloca           ) [ 01111111]
weight_regfile_2_1_025        (alloca           ) [ 00111111]
write_flag9_0                 (alloca           ) [ 01111111]
write_flag27_0                (alloca           ) [ 01111111]
weight_regfile_2_0_026        (alloca           ) [ 00111111]
weight_regfile_0_3_027        (alloca           ) [ 00111111]
write_flag24_0                (alloca           ) [ 01111111]
weight_regfile_1_3_028        (alloca           ) [ 00111111]
write_flag12_0                (alloca           ) [ 01111111]
write_flag21_0                (alloca           ) [ 01111111]
weight_regfile_1_2_029        (alloca           ) [ 00111111]
weight_regfile_1_0_030        (alloca           ) [ 00111111]
write_flag18_0                (alloca           ) [ 01111111]
weight_regfile_1_1_031        (alloca           ) [ 00111111]
write_flag15_0                (alloca           ) [ 01111111]
specinterface_ln0             (specinterface    ) [ 00000000]
specinterface_ln0             (specinterface    ) [ 00000000]
specinterface_ln0             (specinterface    ) [ 00000000]
specinterface_ln0             (specinterface    ) [ 00000000]
specinterface_ln0             (specinterface    ) [ 00000000]
specinterface_ln0             (specinterface    ) [ 00000000]
ko_2_read                     (read             ) [ 00000000]
co_1_read                     (read             ) [ 00000000]
ro_read                       (read             ) [ 00000000]
trunc_ln18                    (trunc            ) [ 00111111]
so_read                       (read             ) [ 00000000]
empty_36                      (trunc            ) [ 00111111]
specinterface_ln0             (specinterface    ) [ 00000000]
write_ln262                   (write            ) [ 00000000]
specinterface_ln0             (specinterface    ) [ 00000000]
write_ln262                   (write            ) [ 00000000]
specinterface_ln0             (specinterface    ) [ 00000000]
write_ln262                   (write            ) [ 00000000]
tmp_1                         (read             ) [ 00000000]
tmp_2                         (read             ) [ 00111111]
mul2_i_i                      (bitconcatenate   ) [ 00111111]
mul4_i_i                      (mul              ) [ 00111111]
store_ln19                    (store            ) [ 00000000]
store_ln19                    (store            ) [ 00000000]
store_ln19                    (store            ) [ 00000000]
store_ln19                    (store            ) [ 00000000]
store_ln19                    (store            ) [ 00000000]
store_ln19                    (store            ) [ 00000000]
store_ln19                    (store            ) [ 00000000]
store_ln19                    (store            ) [ 00000000]
store_ln19                    (store            ) [ 00000000]
store_ln19                    (store            ) [ 00000000]
store_ln19                    (store            ) [ 00000000]
store_ln19                    (store            ) [ 00000000]
store_ln19                    (store            ) [ 00000000]
store_ln19                    (store            ) [ 00000000]
store_ln19                    (store            ) [ 00000000]
store_ln19                    (store            ) [ 00000000]
br_ln19                       (br               ) [ 01111111]
ci                            (phi              ) [ 00100000]
icmp_ln19                     (icmp             ) [ 00111111]
speclooptripcount_ln0         (speclooptripcount) [ 00000000]
add_ln19                      (add              ) [ 01111111]
br_ln19                       (br               ) [ 00000000]
empty_37                      (trunc            ) [ 00011111]
ci_cast_i_i_cast              (zext             ) [ 00000000]
tmp                           (add              ) [ 00000000]
mul52_i_i                     (add              ) [ 00000000]
mul61_i_i                     (mul              ) [ 00000000]
add93_i_i                     (add              ) [ 00011000]
weight_regfile_3_3_016_load   (load             ) [ 00000000]
weight_regfile_3_2_017_load   (load             ) [ 00000000]
weight_regfile_0_0_018_load   (load             ) [ 00000000]
weight_regfile_3_1_019_load   (load             ) [ 00000000]
weight_regfile_3_0_020_load   (load             ) [ 00000000]
weight_regfile_0_1_021_load   (load             ) [ 00000000]
weight_regfile_2_3_022_load   (load             ) [ 00000000]
weight_regfile_2_2_023_load   (load             ) [ 00000000]
weight_regfile_0_2_024_load   (load             ) [ 00000000]
weight_regfile_2_1_025_load   (load             ) [ 00000000]
weight_regfile_2_0_026_load   (load             ) [ 00000000]
weight_regfile_0_3_027_load   (load             ) [ 00000000]
weight_regfile_1_3_028_load   (load             ) [ 00000000]
weight_regfile_1_2_029_load   (load             ) [ 00000000]
weight_regfile_1_0_030_load   (load             ) [ 00000000]
weight_regfile_1_1_031_load   (load             ) [ 00000000]
mrv                           (insertvalue      ) [ 00000000]
mrv_1                         (insertvalue      ) [ 00000000]
mrv_2                         (insertvalue      ) [ 00000000]
mrv_3                         (insertvalue      ) [ 00000000]
mrv_4                         (insertvalue      ) [ 00000000]
mrv_5                         (insertvalue      ) [ 00000000]
mrv_6                         (insertvalue      ) [ 00000000]
mrv_7                         (insertvalue      ) [ 00000000]
mrv_8                         (insertvalue      ) [ 00000000]
mrv_9                         (insertvalue      ) [ 00000000]
mrv_s                         (insertvalue      ) [ 00000000]
mrv_10                        (insertvalue      ) [ 00000000]
mrv_11                        (insertvalue      ) [ 00000000]
mrv_12                        (insertvalue      ) [ 00000000]
mrv_13                        (insertvalue      ) [ 00000000]
mrv_14                        (insertvalue      ) [ 00000000]
ret_ln262                     (ret              ) [ 00000000]
add11_i_i                     (mul              ) [ 00000100]
add12_i_i                     (add              ) [ 00000000]
idxprom_i_i                   (zext             ) [ 00000000]
weight_l2_0_addr              (getelementptr    ) [ 00000010]
weight_l2_1_addr              (getelementptr    ) [ 00000010]
weight_l2_2_addr              (getelementptr    ) [ 00000010]
weight_l2_3_addr              (getelementptr    ) [ 00000010]
specloopname_ln19             (specloopname     ) [ 00000000]
weight_l2_0_load              (load             ) [ 00000001]
weight_l2_1_load              (load             ) [ 00000001]
weight_l2_2_load              (load             ) [ 00000001]
weight_l2_3_load              (load             ) [ 00000001]
br_ln20                       (br               ) [ 00111111]
ki                            (phi              ) [ 00000001]
icmp_ln20                     (icmp             ) [ 00111111]
speclooptripcount_ln0         (speclooptripcount) [ 00000000]
add_ln20                      (add              ) [ 00111111]
br_ln20                       (br               ) [ 00000000]
specloopname_ln20             (specloopname     ) [ 00000000]
trunc_ln24                    (trunc            ) [ 00111111]
weight_regfile_1_1            (mux              ) [ 00000000]
switch_ln24                   (switch           ) [ 00000000]
weight_regfile_2_3_022_load_1 (load             ) [ 00000000]
write_flag33_0_load           (load             ) [ 00000000]
weight_regfile_2_2_023_load_1 (load             ) [ 00000000]
write_flag30_0_load           (load             ) [ 00000000]
weight_regfile_2_1_025_load_1 (load             ) [ 00000000]
write_flag27_0_load           (load             ) [ 00000000]
weight_regfile_2_0_026_load_1 (load             ) [ 00000000]
write_flag24_0_load           (load             ) [ 00000000]
weight_regfile_2_3_3          (mux              ) [ 00000000]
write_flag33_3                (mux              ) [ 00000000]
weight_regfile_2_2_3          (mux              ) [ 00000000]
write_flag30_3                (mux              ) [ 00000000]
weight_regfile_2_1_3          (mux              ) [ 00000000]
write_flag27_3                (mux              ) [ 00000000]
weight_regfile_2_0_3          (mux              ) [ 00000000]
write_flag24_3                (mux              ) [ 00000000]
store_ln24                    (store            ) [ 00000000]
store_ln24                    (store            ) [ 00000000]
store_ln24                    (store            ) [ 00000000]
store_ln24                    (store            ) [ 00000000]
store_ln24                    (store            ) [ 00000000]
store_ln24                    (store            ) [ 00000000]
store_ln24                    (store            ) [ 00000000]
store_ln24                    (store            ) [ 00000000]
br_ln24                       (br               ) [ 00000000]
weight_regfile_1_3_028_load_1 (load             ) [ 00000000]
write_flag12_0_load           (load             ) [ 00000000]
write_flag21_0_load           (load             ) [ 00000000]
weight_regfile_1_2_029_load_1 (load             ) [ 00000000]
weight_regfile_1_0_030_load_1 (load             ) [ 00000000]
write_flag18_0_load           (load             ) [ 00000000]
weight_regfile_1_1_031_load_1 (load             ) [ 00000000]
write_flag15_0_load           (load             ) [ 00000000]
weight_regfile_1_3_3          (mux              ) [ 00000000]
write_flag12_3                (mux              ) [ 00000000]
write_flag21_3                (mux              ) [ 00000000]
weight_regfile_1_2_3          (mux              ) [ 00000000]
weight_regfile_1_0_3          (mux              ) [ 00000000]
write_flag18_3                (mux              ) [ 00000000]
weight_regfile_1_1_3          (mux              ) [ 00000000]
write_flag15_3                (mux              ) [ 00000000]
store_ln24                    (store            ) [ 00000000]
store_ln24                    (store            ) [ 00000000]
store_ln24                    (store            ) [ 00000000]
store_ln24                    (store            ) [ 00000000]
store_ln24                    (store            ) [ 00000000]
store_ln24                    (store            ) [ 00000000]
store_ln24                    (store            ) [ 00000000]
store_ln24                    (store            ) [ 00000000]
br_ln24                       (br               ) [ 00000000]
write_flag_0_load             (load             ) [ 00000000]
weight_regfile_0_0_018_load_1 (load             ) [ 00000000]
write_flag3_0_load            (load             ) [ 00000000]
weight_regfile_0_1_021_load_1 (load             ) [ 00000000]
write_flag6_0_load            (load             ) [ 00000000]
weight_regfile_0_2_024_load_1 (load             ) [ 00000000]
write_flag9_0_load            (load             ) [ 00000000]
weight_regfile_0_3_027_load_1 (load             ) [ 00000000]
write_flag_3                  (mux              ) [ 00000000]
weight_regfile_0_0_3          (mux              ) [ 00000000]
write_flag3_3                 (mux              ) [ 00000000]
weight_regfile_0_1_3          (mux              ) [ 00000000]
write_flag6_3                 (mux              ) [ 00000000]
weight_regfile_0_2_3          (mux              ) [ 00000000]
write_flag9_3                 (mux              ) [ 00000000]
weight_regfile_0_3_3          (mux              ) [ 00000000]
store_ln24                    (store            ) [ 00000000]
store_ln24                    (store            ) [ 00000000]
store_ln24                    (store            ) [ 00000000]
store_ln24                    (store            ) [ 00000000]
store_ln24                    (store            ) [ 00000000]
store_ln24                    (store            ) [ 00000000]
store_ln24                    (store            ) [ 00000000]
store_ln24                    (store            ) [ 00000000]
br_ln24                       (br               ) [ 00000000]
weight_regfile_3_3_016_load_1 (load             ) [ 00000000]
write_flag45_0_load           (load             ) [ 00000000]
weight_regfile_3_2_017_load_1 (load             ) [ 00000000]
write_flag42_0_load           (load             ) [ 00000000]
weight_regfile_3_1_019_load_1 (load             ) [ 00000000]
write_flag39_0_load           (load             ) [ 00000000]
weight_regfile_3_0_020_load_1 (load             ) [ 00000000]
write_flag36_0_load           (load             ) [ 00000000]
weight_regfile_3_3_3          (mux              ) [ 00000000]
write_flag45_3                (mux              ) [ 00000000]
weight_regfile_3_2_3          (mux              ) [ 00000000]
write_flag42_3                (mux              ) [ 00000000]
weight_regfile_3_1_3          (mux              ) [ 00000000]
write_flag39_3                (mux              ) [ 00000000]
weight_regfile_3_0_3          (mux              ) [ 00000000]
write_flag36_3                (mux              ) [ 00000000]
store_ln24                    (store            ) [ 00000000]
store_ln24                    (store            ) [ 00000000]
store_ln24                    (store            ) [ 00000000]
store_ln24                    (store            ) [ 00000000]
store_ln24                    (store            ) [ 00000000]
store_ln24                    (store            ) [ 00000000]
store_ln24                    (store            ) [ 00000000]
store_ln24                    (store            ) [ 00000000]
br_ln24                       (br               ) [ 00000000]
br_ln0                        (br               ) [ 00111111]
br_ln0                        (br               ) [ 01111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_l2_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_l2_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight_l2_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weight_l2_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="empty_19">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="empty">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ko_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ko_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="co_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="co_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ro">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ro"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="so">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="so"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ko_2_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ko_2_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ro_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ro_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="so_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="so_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i9P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i7P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i9P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i1.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="weight_regfile_3_3_016_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_3_3_016/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_flag_0_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag_0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_flag45_0_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag45_0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="weight_regfile_3_2_017_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_3_2_017/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="weight_regfile_0_0_018_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_0_0_018/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_flag42_0_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag42_0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="weight_regfile_3_1_019_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_3_1_019/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_flag3_0_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag3_0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_flag39_0_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag39_0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="weight_regfile_3_0_020_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_3_0_020/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="weight_regfile_0_1_021_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_0_1_021/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_flag36_0_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag36_0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="weight_regfile_2_3_022_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_2_3_022/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_flag6_0_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag6_0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_flag33_0_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag33_0/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="weight_regfile_2_2_023_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_2_2_023/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="weight_regfile_0_2_024_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_0_2_024/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="write_flag30_0_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag30_0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="weight_regfile_2_1_025_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_2_1_025/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="write_flag9_0_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag9_0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="write_flag27_0_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag27_0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="weight_regfile_2_0_026_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_2_0_026/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="weight_regfile_0_3_027_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_0_3_027/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="write_flag24_0_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag24_0/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="weight_regfile_1_3_028_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_1_3_028/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="write_flag12_0_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag12_0/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="write_flag21_0_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag21_0/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="weight_regfile_1_2_029_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_1_2_029/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="weight_regfile_1_0_030_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_1_0_030/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="write_flag18_0_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag18_0/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="weight_regfile_1_1_031_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_1_1_031/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="write_flag15_0_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag15_0/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="ko_2_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="9" slack="0"/>
<pin id="218" dir="0" index="1" bw="9" slack="0"/>
<pin id="219" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ko_2_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="co_1_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="0" index="1" bw="7" slack="0"/>
<pin id="225" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="co_1_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="ro_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ro_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="so_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="so_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="write_ln262_write_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="9" slack="0"/>
<pin id="243" dir="0" index="2" bw="9" slack="0"/>
<pin id="244" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln262/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="write_ln262_write_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="32" slack="0"/>
<pin id="252" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln262/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="write_ln262_write_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="32" slack="0"/>
<pin id="260" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln262/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_1_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="9" slack="0"/>
<pin id="266" dir="0" index="1" bw="9" slack="0"/>
<pin id="267" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_2_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="9" slack="0"/>
<pin id="272" dir="0" index="1" bw="9" slack="0"/>
<pin id="273" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="weight_l2_0_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="9" slack="0"/>
<pin id="280" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_l2_0_addr/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="9" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_l2_0_load/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="weight_l2_1_addr_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="9" slack="0"/>
<pin id="293" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_l2_1_addr/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="9" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_l2_1_load/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="weight_l2_2_addr_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="9" slack="0"/>
<pin id="306" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_l2_2_addr/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_access_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="9" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_l2_2_load/5 "/>
</bind>
</comp>

<comp id="315" class="1004" name="weight_l2_3_addr_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="9" slack="0"/>
<pin id="319" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_l2_3_addr/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_access_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="9" slack="0"/>
<pin id="324" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_l2_3_load/5 "/>
</bind>
</comp>

<comp id="328" class="1005" name="ci_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="1"/>
<pin id="330" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ci (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="ci_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="3" slack="0"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ci/2 "/>
</bind>
</comp>

<comp id="339" class="1005" name="ki_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="1"/>
<pin id="341" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ki (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="ki_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="3" slack="0"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ki/7 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_load_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="1"/>
<pin id="352" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_3_3_016_load/2 weight_regfile_3_3_016_load_1/7 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_load_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="1"/>
<pin id="355" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_3_2_017_load/2 weight_regfile_3_2_017_load_1/7 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_load_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="1"/>
<pin id="358" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_0_0_018_load/2 weight_regfile_0_0_018_load_1/7 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_load_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="1"/>
<pin id="361" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_3_1_019_load/2 weight_regfile_3_1_019_load_1/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_load_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="1"/>
<pin id="364" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_3_0_020_load/2 weight_regfile_3_0_020_load_1/7 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_load_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="1"/>
<pin id="367" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_0_1_021_load/2 weight_regfile_0_1_021_load_1/7 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_load_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="1"/>
<pin id="370" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_2_3_022_load/2 weight_regfile_2_3_022_load_1/7 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_load_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="1"/>
<pin id="373" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_2_2_023_load/2 weight_regfile_2_2_023_load_1/7 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="1"/>
<pin id="376" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_0_2_024_load/2 weight_regfile_0_2_024_load_1/7 "/>
</bind>
</comp>

<comp id="377" class="1004" name="grp_load_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="1"/>
<pin id="379" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_2_1_025_load/2 weight_regfile_2_1_025_load_1/7 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_load_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="1"/>
<pin id="382" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_2_0_026_load/2 weight_regfile_2_0_026_load_1/7 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_load_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="1"/>
<pin id="385" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_0_3_027_load/2 weight_regfile_0_3_027_load_1/7 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_load_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="1"/>
<pin id="388" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_1_3_028_load/2 weight_regfile_1_3_028_load_1/7 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_load_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="1"/>
<pin id="391" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_1_2_029_load/2 weight_regfile_1_2_029_load_1/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="grp_load_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="1"/>
<pin id="394" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_1_0_030_load/2 weight_regfile_1_0_030_load_1/7 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_load_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="1"/>
<pin id="397" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_1_1_031_load/2 weight_regfile_1_1_031_load_1/7 "/>
</bind>
</comp>

<comp id="398" class="1004" name="trunc_ln18_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="empty_36_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_36/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="mul2_i_i_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="9" slack="0"/>
<pin id="408" dir="0" index="1" bw="7" slack="0"/>
<pin id="409" dir="0" index="2" bw="1" slack="0"/>
<pin id="410" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul2_i_i/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="mul4_i_i_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="9" slack="0"/>
<pin id="416" dir="0" index="1" bw="9" slack="0"/>
<pin id="417" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul4_i_i/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="store_ln19_store_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="store_ln19_store_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="store_ln19_store_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln19_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="store_ln19_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="store_ln19_store_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln19_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="store_ln19_store_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="store_ln19_store_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="store_ln19_store_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln19_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="store_ln19_store_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="store_ln19_store_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="store_ln19_store_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="store_ln19_store_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="store_ln19_store_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="icmp_ln19_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="3" slack="0"/>
<pin id="502" dir="0" index="1" bw="3" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln19_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="3" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="empty_37_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="3" slack="0"/>
<pin id="514" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_37/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="ci_cast_i_i_cast_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="2" slack="0"/>
<pin id="518" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ci_cast_i_i_cast/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="9" slack="1"/>
<pin id="522" dir="0" index="1" bw="2" slack="0"/>
<pin id="523" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="mul52_i_i_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="9" slack="0"/>
<pin id="527" dir="0" index="1" bw="9" slack="1"/>
<pin id="528" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mul52_i_i/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="mul61_i_i_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="9" slack="1"/>
<pin id="532" dir="0" index="1" bw="9" slack="0"/>
<pin id="533" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul61_i_i/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="mrv_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="128" slack="0"/>
<pin id="537" dir="0" index="1" bw="8" slack="0"/>
<pin id="538" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="mrv_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="128" slack="0"/>
<pin id="543" dir="0" index="1" bw="8" slack="0"/>
<pin id="544" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="mrv_2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="128" slack="0"/>
<pin id="549" dir="0" index="1" bw="8" slack="0"/>
<pin id="550" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="mrv_3_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="128" slack="0"/>
<pin id="555" dir="0" index="1" bw="8" slack="0"/>
<pin id="556" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="mrv_4_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="128" slack="0"/>
<pin id="561" dir="0" index="1" bw="8" slack="0"/>
<pin id="562" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="mrv_5_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="128" slack="0"/>
<pin id="567" dir="0" index="1" bw="8" slack="0"/>
<pin id="568" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="mrv_6_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="128" slack="0"/>
<pin id="573" dir="0" index="1" bw="8" slack="0"/>
<pin id="574" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="mrv_7_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="128" slack="0"/>
<pin id="579" dir="0" index="1" bw="8" slack="0"/>
<pin id="580" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="mrv_8_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="128" slack="0"/>
<pin id="585" dir="0" index="1" bw="8" slack="0"/>
<pin id="586" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="mrv_9_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="128" slack="0"/>
<pin id="591" dir="0" index="1" bw="8" slack="0"/>
<pin id="592" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="mrv_s_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="128" slack="0"/>
<pin id="597" dir="0" index="1" bw="8" slack="0"/>
<pin id="598" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="mrv_10_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="128" slack="0"/>
<pin id="603" dir="0" index="1" bw="8" slack="0"/>
<pin id="604" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="mrv_11_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="128" slack="0"/>
<pin id="609" dir="0" index="1" bw="8" slack="0"/>
<pin id="610" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="mrv_12_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="128" slack="0"/>
<pin id="615" dir="0" index="1" bw="8" slack="0"/>
<pin id="616" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_12/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="mrv_13_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="128" slack="0"/>
<pin id="621" dir="0" index="1" bw="8" slack="0"/>
<pin id="622" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_13/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="mrv_14_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="128" slack="0"/>
<pin id="627" dir="0" index="1" bw="8" slack="0"/>
<pin id="628" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_14/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="idxprom_i_i_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="9" slack="0"/>
<pin id="633" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i_i/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="icmp_ln20_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="3" slack="0"/>
<pin id="640" dir="0" index="1" bw="3" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/7 "/>
</bind>
</comp>

<comp id="644" class="1004" name="add_ln20_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="3" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/7 "/>
</bind>
</comp>

<comp id="650" class="1004" name="trunc_ln24_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="3" slack="0"/>
<pin id="652" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/7 "/>
</bind>
</comp>

<comp id="654" class="1004" name="weight_regfile_1_1_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="0"/>
<pin id="656" dir="0" index="1" bw="8" slack="1"/>
<pin id="657" dir="0" index="2" bw="8" slack="1"/>
<pin id="658" dir="0" index="3" bw="8" slack="1"/>
<pin id="659" dir="0" index="4" bw="8" slack="1"/>
<pin id="660" dir="0" index="5" bw="2" slack="0"/>
<pin id="661" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_1_1/7 "/>
</bind>
</comp>

<comp id="664" class="1004" name="write_flag33_0_load_load_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="6"/>
<pin id="666" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag33_0_load/7 "/>
</bind>
</comp>

<comp id="667" class="1004" name="write_flag30_0_load_load_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="6"/>
<pin id="669" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag30_0_load/7 "/>
</bind>
</comp>

<comp id="670" class="1004" name="write_flag27_0_load_load_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="6"/>
<pin id="672" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag27_0_load/7 "/>
</bind>
</comp>

<comp id="673" class="1004" name="write_flag24_0_load_load_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="6"/>
<pin id="675" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag24_0_load/7 "/>
</bind>
</comp>

<comp id="676" class="1004" name="weight_regfile_2_3_3_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="0"/>
<pin id="678" dir="0" index="1" bw="8" slack="0"/>
<pin id="679" dir="0" index="2" bw="8" slack="0"/>
<pin id="680" dir="0" index="3" bw="8" slack="0"/>
<pin id="681" dir="0" index="4" bw="8" slack="0"/>
<pin id="682" dir="0" index="5" bw="2" slack="5"/>
<pin id="683" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_2_3_3/7 "/>
</bind>
</comp>

<comp id="689" class="1004" name="write_flag33_3_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="1" slack="0"/>
<pin id="692" dir="0" index="2" bw="1" slack="0"/>
<pin id="693" dir="0" index="3" bw="1" slack="0"/>
<pin id="694" dir="0" index="4" bw="1" slack="0"/>
<pin id="695" dir="0" index="5" bw="2" slack="5"/>
<pin id="696" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag33_3/7 "/>
</bind>
</comp>

<comp id="702" class="1004" name="weight_regfile_2_2_3_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="0"/>
<pin id="704" dir="0" index="1" bw="8" slack="0"/>
<pin id="705" dir="0" index="2" bw="8" slack="0"/>
<pin id="706" dir="0" index="3" bw="8" slack="0"/>
<pin id="707" dir="0" index="4" bw="8" slack="0"/>
<pin id="708" dir="0" index="5" bw="2" slack="5"/>
<pin id="709" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_2_2_3/7 "/>
</bind>
</comp>

<comp id="715" class="1004" name="write_flag30_3_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="0" index="2" bw="1" slack="0"/>
<pin id="719" dir="0" index="3" bw="1" slack="0"/>
<pin id="720" dir="0" index="4" bw="1" slack="0"/>
<pin id="721" dir="0" index="5" bw="2" slack="5"/>
<pin id="722" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag30_3/7 "/>
</bind>
</comp>

<comp id="728" class="1004" name="weight_regfile_2_1_3_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="8" slack="0"/>
<pin id="730" dir="0" index="1" bw="8" slack="0"/>
<pin id="731" dir="0" index="2" bw="8" slack="0"/>
<pin id="732" dir="0" index="3" bw="8" slack="0"/>
<pin id="733" dir="0" index="4" bw="8" slack="0"/>
<pin id="734" dir="0" index="5" bw="2" slack="5"/>
<pin id="735" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_2_1_3/7 "/>
</bind>
</comp>

<comp id="741" class="1004" name="write_flag27_3_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="0" index="2" bw="1" slack="0"/>
<pin id="745" dir="0" index="3" bw="1" slack="0"/>
<pin id="746" dir="0" index="4" bw="1" slack="0"/>
<pin id="747" dir="0" index="5" bw="2" slack="5"/>
<pin id="748" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag27_3/7 "/>
</bind>
</comp>

<comp id="754" class="1004" name="weight_regfile_2_0_3_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="8" slack="0"/>
<pin id="756" dir="0" index="1" bw="8" slack="0"/>
<pin id="757" dir="0" index="2" bw="8" slack="0"/>
<pin id="758" dir="0" index="3" bw="8" slack="0"/>
<pin id="759" dir="0" index="4" bw="8" slack="0"/>
<pin id="760" dir="0" index="5" bw="2" slack="5"/>
<pin id="761" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_2_0_3/7 "/>
</bind>
</comp>

<comp id="767" class="1004" name="write_flag24_3_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="0" index="2" bw="1" slack="0"/>
<pin id="771" dir="0" index="3" bw="1" slack="0"/>
<pin id="772" dir="0" index="4" bw="1" slack="0"/>
<pin id="773" dir="0" index="5" bw="2" slack="5"/>
<pin id="774" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag24_3/7 "/>
</bind>
</comp>

<comp id="780" class="1004" name="store_ln24_store_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="1" slack="6"/>
<pin id="783" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="785" class="1004" name="store_ln24_store_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="8" slack="0"/>
<pin id="787" dir="0" index="1" bw="8" slack="6"/>
<pin id="788" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="790" class="1004" name="store_ln24_store_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="6"/>
<pin id="793" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="795" class="1004" name="store_ln24_store_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="8" slack="0"/>
<pin id="797" dir="0" index="1" bw="8" slack="6"/>
<pin id="798" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="800" class="1004" name="store_ln24_store_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="1" slack="6"/>
<pin id="803" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="805" class="1004" name="store_ln24_store_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="8" slack="0"/>
<pin id="807" dir="0" index="1" bw="8" slack="6"/>
<pin id="808" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="810" class="1004" name="store_ln24_store_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="0"/>
<pin id="812" dir="0" index="1" bw="1" slack="6"/>
<pin id="813" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="815" class="1004" name="store_ln24_store_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="8" slack="0"/>
<pin id="817" dir="0" index="1" bw="8" slack="6"/>
<pin id="818" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="820" class="1004" name="write_flag12_0_load_load_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="6"/>
<pin id="822" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag12_0_load/7 "/>
</bind>
</comp>

<comp id="823" class="1004" name="write_flag21_0_load_load_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="6"/>
<pin id="825" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag21_0_load/7 "/>
</bind>
</comp>

<comp id="826" class="1004" name="write_flag18_0_load_load_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="6"/>
<pin id="828" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag18_0_load/7 "/>
</bind>
</comp>

<comp id="829" class="1004" name="write_flag15_0_load_load_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="6"/>
<pin id="831" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag15_0_load/7 "/>
</bind>
</comp>

<comp id="832" class="1004" name="weight_regfile_1_3_3_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="8" slack="0"/>
<pin id="834" dir="0" index="1" bw="8" slack="0"/>
<pin id="835" dir="0" index="2" bw="8" slack="0"/>
<pin id="836" dir="0" index="3" bw="8" slack="0"/>
<pin id="837" dir="0" index="4" bw="8" slack="0"/>
<pin id="838" dir="0" index="5" bw="2" slack="5"/>
<pin id="839" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_1_3_3/7 "/>
</bind>
</comp>

<comp id="845" class="1004" name="write_flag12_3_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="1" slack="0"/>
<pin id="848" dir="0" index="2" bw="1" slack="0"/>
<pin id="849" dir="0" index="3" bw="1" slack="0"/>
<pin id="850" dir="0" index="4" bw="1" slack="0"/>
<pin id="851" dir="0" index="5" bw="2" slack="5"/>
<pin id="852" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag12_3/7 "/>
</bind>
</comp>

<comp id="858" class="1004" name="write_flag21_3_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="0"/>
<pin id="860" dir="0" index="1" bw="1" slack="0"/>
<pin id="861" dir="0" index="2" bw="1" slack="0"/>
<pin id="862" dir="0" index="3" bw="1" slack="0"/>
<pin id="863" dir="0" index="4" bw="1" slack="0"/>
<pin id="864" dir="0" index="5" bw="2" slack="5"/>
<pin id="865" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag21_3/7 "/>
</bind>
</comp>

<comp id="871" class="1004" name="weight_regfile_1_2_3_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="8" slack="0"/>
<pin id="873" dir="0" index="1" bw="8" slack="0"/>
<pin id="874" dir="0" index="2" bw="8" slack="0"/>
<pin id="875" dir="0" index="3" bw="8" slack="0"/>
<pin id="876" dir="0" index="4" bw="8" slack="0"/>
<pin id="877" dir="0" index="5" bw="2" slack="5"/>
<pin id="878" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_1_2_3/7 "/>
</bind>
</comp>

<comp id="884" class="1004" name="weight_regfile_1_0_3_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="8" slack="0"/>
<pin id="886" dir="0" index="1" bw="8" slack="0"/>
<pin id="887" dir="0" index="2" bw="8" slack="0"/>
<pin id="888" dir="0" index="3" bw="8" slack="0"/>
<pin id="889" dir="0" index="4" bw="8" slack="0"/>
<pin id="890" dir="0" index="5" bw="2" slack="5"/>
<pin id="891" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_1_0_3/7 "/>
</bind>
</comp>

<comp id="897" class="1004" name="write_flag18_3_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="0"/>
<pin id="899" dir="0" index="1" bw="1" slack="0"/>
<pin id="900" dir="0" index="2" bw="1" slack="0"/>
<pin id="901" dir="0" index="3" bw="1" slack="0"/>
<pin id="902" dir="0" index="4" bw="1" slack="0"/>
<pin id="903" dir="0" index="5" bw="2" slack="5"/>
<pin id="904" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag18_3/7 "/>
</bind>
</comp>

<comp id="910" class="1004" name="weight_regfile_1_1_3_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="0"/>
<pin id="912" dir="0" index="1" bw="8" slack="0"/>
<pin id="913" dir="0" index="2" bw="8" slack="0"/>
<pin id="914" dir="0" index="3" bw="8" slack="0"/>
<pin id="915" dir="0" index="4" bw="8" slack="0"/>
<pin id="916" dir="0" index="5" bw="2" slack="5"/>
<pin id="917" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_1_1_3/7 "/>
</bind>
</comp>

<comp id="923" class="1004" name="write_flag15_3_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="0"/>
<pin id="925" dir="0" index="1" bw="1" slack="0"/>
<pin id="926" dir="0" index="2" bw="1" slack="0"/>
<pin id="927" dir="0" index="3" bw="1" slack="0"/>
<pin id="928" dir="0" index="4" bw="1" slack="0"/>
<pin id="929" dir="0" index="5" bw="2" slack="5"/>
<pin id="930" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag15_3/7 "/>
</bind>
</comp>

<comp id="936" class="1004" name="store_ln24_store_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="0"/>
<pin id="938" dir="0" index="1" bw="1" slack="6"/>
<pin id="939" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="941" class="1004" name="store_ln24_store_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="8" slack="0"/>
<pin id="943" dir="0" index="1" bw="8" slack="6"/>
<pin id="944" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="946" class="1004" name="store_ln24_store_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="0"/>
<pin id="948" dir="0" index="1" bw="1" slack="6"/>
<pin id="949" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="951" class="1004" name="store_ln24_store_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="8" slack="0"/>
<pin id="953" dir="0" index="1" bw="8" slack="6"/>
<pin id="954" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="956" class="1004" name="store_ln24_store_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="8" slack="0"/>
<pin id="958" dir="0" index="1" bw="8" slack="6"/>
<pin id="959" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="961" class="1004" name="store_ln24_store_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="0"/>
<pin id="963" dir="0" index="1" bw="1" slack="6"/>
<pin id="964" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="966" class="1004" name="store_ln24_store_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="0"/>
<pin id="968" dir="0" index="1" bw="1" slack="6"/>
<pin id="969" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="971" class="1004" name="store_ln24_store_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="8" slack="0"/>
<pin id="973" dir="0" index="1" bw="8" slack="6"/>
<pin id="974" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="976" class="1004" name="write_flag_0_load_load_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="6"/>
<pin id="978" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag_0_load/7 "/>
</bind>
</comp>

<comp id="979" class="1004" name="write_flag3_0_load_load_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="6"/>
<pin id="981" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag3_0_load/7 "/>
</bind>
</comp>

<comp id="982" class="1004" name="write_flag6_0_load_load_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="6"/>
<pin id="984" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag6_0_load/7 "/>
</bind>
</comp>

<comp id="985" class="1004" name="write_flag9_0_load_load_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="6"/>
<pin id="987" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag9_0_load/7 "/>
</bind>
</comp>

<comp id="988" class="1004" name="write_flag_3_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="1" slack="0"/>
<pin id="990" dir="0" index="1" bw="1" slack="0"/>
<pin id="991" dir="0" index="2" bw="1" slack="0"/>
<pin id="992" dir="0" index="3" bw="1" slack="0"/>
<pin id="993" dir="0" index="4" bw="1" slack="0"/>
<pin id="994" dir="0" index="5" bw="2" slack="5"/>
<pin id="995" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag_3/7 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="weight_regfile_0_0_3_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="8" slack="0"/>
<pin id="1003" dir="0" index="1" bw="8" slack="0"/>
<pin id="1004" dir="0" index="2" bw="8" slack="0"/>
<pin id="1005" dir="0" index="3" bw="8" slack="0"/>
<pin id="1006" dir="0" index="4" bw="8" slack="0"/>
<pin id="1007" dir="0" index="5" bw="2" slack="5"/>
<pin id="1008" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_0_0_3/7 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="write_flag3_3_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="0"/>
<pin id="1016" dir="0" index="1" bw="1" slack="0"/>
<pin id="1017" dir="0" index="2" bw="1" slack="0"/>
<pin id="1018" dir="0" index="3" bw="1" slack="0"/>
<pin id="1019" dir="0" index="4" bw="1" slack="0"/>
<pin id="1020" dir="0" index="5" bw="2" slack="5"/>
<pin id="1021" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag3_3/7 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="weight_regfile_0_1_3_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="8" slack="0"/>
<pin id="1029" dir="0" index="1" bw="8" slack="0"/>
<pin id="1030" dir="0" index="2" bw="8" slack="0"/>
<pin id="1031" dir="0" index="3" bw="8" slack="0"/>
<pin id="1032" dir="0" index="4" bw="8" slack="0"/>
<pin id="1033" dir="0" index="5" bw="2" slack="5"/>
<pin id="1034" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_0_1_3/7 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="write_flag6_3_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="0"/>
<pin id="1042" dir="0" index="1" bw="1" slack="0"/>
<pin id="1043" dir="0" index="2" bw="1" slack="0"/>
<pin id="1044" dir="0" index="3" bw="1" slack="0"/>
<pin id="1045" dir="0" index="4" bw="1" slack="0"/>
<pin id="1046" dir="0" index="5" bw="2" slack="5"/>
<pin id="1047" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag6_3/7 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="weight_regfile_0_2_3_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="8" slack="0"/>
<pin id="1055" dir="0" index="1" bw="8" slack="0"/>
<pin id="1056" dir="0" index="2" bw="8" slack="0"/>
<pin id="1057" dir="0" index="3" bw="8" slack="0"/>
<pin id="1058" dir="0" index="4" bw="8" slack="0"/>
<pin id="1059" dir="0" index="5" bw="2" slack="5"/>
<pin id="1060" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_0_2_3/7 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="write_flag9_3_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="0"/>
<pin id="1068" dir="0" index="1" bw="1" slack="0"/>
<pin id="1069" dir="0" index="2" bw="1" slack="0"/>
<pin id="1070" dir="0" index="3" bw="1" slack="0"/>
<pin id="1071" dir="0" index="4" bw="1" slack="0"/>
<pin id="1072" dir="0" index="5" bw="2" slack="5"/>
<pin id="1073" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag9_3/7 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="weight_regfile_0_3_3_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="8" slack="0"/>
<pin id="1081" dir="0" index="1" bw="8" slack="0"/>
<pin id="1082" dir="0" index="2" bw="8" slack="0"/>
<pin id="1083" dir="0" index="3" bw="8" slack="0"/>
<pin id="1084" dir="0" index="4" bw="8" slack="0"/>
<pin id="1085" dir="0" index="5" bw="2" slack="5"/>
<pin id="1086" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_0_3_3/7 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="store_ln24_store_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="8" slack="0"/>
<pin id="1094" dir="0" index="1" bw="8" slack="6"/>
<pin id="1095" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="store_ln24_store_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="0"/>
<pin id="1099" dir="0" index="1" bw="1" slack="6"/>
<pin id="1100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="store_ln24_store_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="8" slack="0"/>
<pin id="1104" dir="0" index="1" bw="8" slack="6"/>
<pin id="1105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="store_ln24_store_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="0"/>
<pin id="1109" dir="0" index="1" bw="1" slack="6"/>
<pin id="1110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="store_ln24_store_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="8" slack="0"/>
<pin id="1114" dir="0" index="1" bw="8" slack="6"/>
<pin id="1115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="store_ln24_store_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="1" slack="0"/>
<pin id="1119" dir="0" index="1" bw="1" slack="6"/>
<pin id="1120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="store_ln24_store_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="8" slack="0"/>
<pin id="1124" dir="0" index="1" bw="8" slack="6"/>
<pin id="1125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="store_ln24_store_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="0"/>
<pin id="1129" dir="0" index="1" bw="1" slack="6"/>
<pin id="1130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="write_flag45_0_load_load_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="1" slack="6"/>
<pin id="1134" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag45_0_load/7 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="write_flag42_0_load_load_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="1" slack="6"/>
<pin id="1137" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag42_0_load/7 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="write_flag39_0_load_load_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="1" slack="6"/>
<pin id="1140" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag39_0_load/7 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="write_flag36_0_load_load_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="6"/>
<pin id="1143" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag36_0_load/7 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="weight_regfile_3_3_3_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="8" slack="0"/>
<pin id="1146" dir="0" index="1" bw="8" slack="0"/>
<pin id="1147" dir="0" index="2" bw="8" slack="0"/>
<pin id="1148" dir="0" index="3" bw="8" slack="0"/>
<pin id="1149" dir="0" index="4" bw="8" slack="0"/>
<pin id="1150" dir="0" index="5" bw="2" slack="5"/>
<pin id="1151" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_3_3_3/7 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="write_flag45_3_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="0"/>
<pin id="1159" dir="0" index="1" bw="1" slack="0"/>
<pin id="1160" dir="0" index="2" bw="1" slack="0"/>
<pin id="1161" dir="0" index="3" bw="1" slack="0"/>
<pin id="1162" dir="0" index="4" bw="1" slack="0"/>
<pin id="1163" dir="0" index="5" bw="2" slack="5"/>
<pin id="1164" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag45_3/7 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="weight_regfile_3_2_3_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="8" slack="0"/>
<pin id="1172" dir="0" index="1" bw="8" slack="0"/>
<pin id="1173" dir="0" index="2" bw="8" slack="0"/>
<pin id="1174" dir="0" index="3" bw="8" slack="0"/>
<pin id="1175" dir="0" index="4" bw="8" slack="0"/>
<pin id="1176" dir="0" index="5" bw="2" slack="5"/>
<pin id="1177" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_3_2_3/7 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="write_flag42_3_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="1" slack="0"/>
<pin id="1185" dir="0" index="1" bw="1" slack="0"/>
<pin id="1186" dir="0" index="2" bw="1" slack="0"/>
<pin id="1187" dir="0" index="3" bw="1" slack="0"/>
<pin id="1188" dir="0" index="4" bw="1" slack="0"/>
<pin id="1189" dir="0" index="5" bw="2" slack="5"/>
<pin id="1190" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag42_3/7 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="weight_regfile_3_1_3_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="8" slack="0"/>
<pin id="1198" dir="0" index="1" bw="8" slack="0"/>
<pin id="1199" dir="0" index="2" bw="8" slack="0"/>
<pin id="1200" dir="0" index="3" bw="8" slack="0"/>
<pin id="1201" dir="0" index="4" bw="8" slack="0"/>
<pin id="1202" dir="0" index="5" bw="2" slack="5"/>
<pin id="1203" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_3_1_3/7 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="write_flag39_3_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="1" slack="0"/>
<pin id="1211" dir="0" index="1" bw="1" slack="0"/>
<pin id="1212" dir="0" index="2" bw="1" slack="0"/>
<pin id="1213" dir="0" index="3" bw="1" slack="0"/>
<pin id="1214" dir="0" index="4" bw="1" slack="0"/>
<pin id="1215" dir="0" index="5" bw="2" slack="5"/>
<pin id="1216" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag39_3/7 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="weight_regfile_3_0_3_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="8" slack="0"/>
<pin id="1224" dir="0" index="1" bw="8" slack="0"/>
<pin id="1225" dir="0" index="2" bw="8" slack="0"/>
<pin id="1226" dir="0" index="3" bw="8" slack="0"/>
<pin id="1227" dir="0" index="4" bw="8" slack="0"/>
<pin id="1228" dir="0" index="5" bw="2" slack="5"/>
<pin id="1229" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_3_0_3/7 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="write_flag36_3_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="1" slack="0"/>
<pin id="1237" dir="0" index="1" bw="1" slack="0"/>
<pin id="1238" dir="0" index="2" bw="1" slack="0"/>
<pin id="1239" dir="0" index="3" bw="1" slack="0"/>
<pin id="1240" dir="0" index="4" bw="1" slack="0"/>
<pin id="1241" dir="0" index="5" bw="2" slack="5"/>
<pin id="1242" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag36_3/7 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="store_ln24_store_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="1" slack="0"/>
<pin id="1250" dir="0" index="1" bw="1" slack="6"/>
<pin id="1251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="store_ln24_store_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="8" slack="0"/>
<pin id="1255" dir="0" index="1" bw="8" slack="6"/>
<pin id="1256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="store_ln24_store_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="1" slack="0"/>
<pin id="1260" dir="0" index="1" bw="1" slack="6"/>
<pin id="1261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="store_ln24_store_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="8" slack="0"/>
<pin id="1265" dir="0" index="1" bw="8" slack="6"/>
<pin id="1266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="store_ln24_store_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="1" slack="0"/>
<pin id="1270" dir="0" index="1" bw="1" slack="6"/>
<pin id="1271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="store_ln24_store_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="8" slack="0"/>
<pin id="1275" dir="0" index="1" bw="8" slack="6"/>
<pin id="1276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="store_ln24_store_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="1" slack="0"/>
<pin id="1280" dir="0" index="1" bw="1" slack="6"/>
<pin id="1281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="store_ln24_store_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="8" slack="0"/>
<pin id="1285" dir="0" index="1" bw="8" slack="6"/>
<pin id="1286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="1288" class="1007" name="grp_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="9" slack="1"/>
<pin id="1290" dir="0" index="1" bw="9" slack="0"/>
<pin id="1291" dir="0" index="2" bw="9" slack="2147483647"/>
<pin id="1292" dir="0" index="3" bw="9" slack="2147483647"/>
<pin id="1293" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add93_i_i/2 add11_i_i/2 add12_i_i/4 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="weight_regfile_3_3_016_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="8" slack="1"/>
<pin id="1298" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_3_3_016 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="write_flag_0_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="1" slack="0"/>
<pin id="1304" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag_0 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="write_flag45_0_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="1" slack="0"/>
<pin id="1311" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag45_0 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="weight_regfile_3_2_017_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="8" slack="1"/>
<pin id="1318" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_3_2_017 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="weight_regfile_0_0_018_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="8" slack="1"/>
<pin id="1324" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_0_0_018 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="write_flag42_0_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="1" slack="0"/>
<pin id="1330" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag42_0 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="weight_regfile_3_1_019_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="8" slack="1"/>
<pin id="1337" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_3_1_019 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="write_flag3_0_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="1" slack="0"/>
<pin id="1343" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag3_0 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="write_flag39_0_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="1" slack="0"/>
<pin id="1350" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag39_0 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="weight_regfile_3_0_020_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="8" slack="1"/>
<pin id="1357" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_3_0_020 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="weight_regfile_0_1_021_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="8" slack="1"/>
<pin id="1363" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_0_1_021 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="write_flag36_0_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="1" slack="0"/>
<pin id="1369" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag36_0 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="weight_regfile_2_3_022_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="8" slack="1"/>
<pin id="1376" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_2_3_022 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="write_flag6_0_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="1" slack="0"/>
<pin id="1382" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag6_0 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="write_flag33_0_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="1" slack="0"/>
<pin id="1389" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag33_0 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="weight_regfile_2_2_023_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="8" slack="1"/>
<pin id="1396" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_2_2_023 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="weight_regfile_0_2_024_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="8" slack="1"/>
<pin id="1402" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_0_2_024 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="write_flag30_0_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="1" slack="0"/>
<pin id="1408" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag30_0 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="weight_regfile_2_1_025_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="8" slack="1"/>
<pin id="1415" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_2_1_025 "/>
</bind>
</comp>

<comp id="1419" class="1005" name="write_flag9_0_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="1" slack="0"/>
<pin id="1421" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag9_0 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="write_flag27_0_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="1" slack="0"/>
<pin id="1428" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag27_0 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="weight_regfile_2_0_026_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="8" slack="1"/>
<pin id="1435" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_2_0_026 "/>
</bind>
</comp>

<comp id="1439" class="1005" name="weight_regfile_0_3_027_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="8" slack="1"/>
<pin id="1441" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_0_3_027 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="write_flag24_0_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="1" slack="0"/>
<pin id="1447" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag24_0 "/>
</bind>
</comp>

<comp id="1452" class="1005" name="weight_regfile_1_3_028_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="8" slack="1"/>
<pin id="1454" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_1_3_028 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="write_flag12_0_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="1" slack="0"/>
<pin id="1460" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag12_0 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="write_flag21_0_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="1" slack="0"/>
<pin id="1467" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag21_0 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="weight_regfile_1_2_029_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="8" slack="1"/>
<pin id="1474" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_1_2_029 "/>
</bind>
</comp>

<comp id="1478" class="1005" name="weight_regfile_1_0_030_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="8" slack="1"/>
<pin id="1480" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_1_0_030 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="write_flag18_0_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="1" slack="0"/>
<pin id="1486" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag18_0 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="weight_regfile_1_1_031_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="8" slack="1"/>
<pin id="1493" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_1_1_031 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="write_flag15_0_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="1" slack="0"/>
<pin id="1499" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag15_0 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="trunc_ln18_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="9" slack="1"/>
<pin id="1506" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln18 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="empty_36_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="9" slack="3"/>
<pin id="1511" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="empty_36 "/>
</bind>
</comp>

<comp id="1514" class="1005" name="tmp_2_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="9" slack="1"/>
<pin id="1516" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1520" class="1005" name="mul2_i_i_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="9" slack="1"/>
<pin id="1522" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul2_i_i "/>
</bind>
</comp>

<comp id="1525" class="1005" name="mul4_i_i_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="9" slack="1"/>
<pin id="1527" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul4_i_i "/>
</bind>
</comp>

<comp id="1533" class="1005" name="add_ln19_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="3" slack="0"/>
<pin id="1535" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="1538" class="1005" name="empty_37_reg_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="2" slack="5"/>
<pin id="1540" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="empty_37 "/>
</bind>
</comp>

<comp id="1574" class="1005" name="weight_l2_0_addr_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="9" slack="1"/>
<pin id="1576" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weight_l2_0_addr "/>
</bind>
</comp>

<comp id="1579" class="1005" name="weight_l2_1_addr_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="9" slack="1"/>
<pin id="1581" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weight_l2_1_addr "/>
</bind>
</comp>

<comp id="1584" class="1005" name="weight_l2_2_addr_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="9" slack="1"/>
<pin id="1586" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weight_l2_2_addr "/>
</bind>
</comp>

<comp id="1589" class="1005" name="weight_l2_3_addr_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="9" slack="1"/>
<pin id="1591" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weight_l2_3_addr "/>
</bind>
</comp>

<comp id="1594" class="1005" name="weight_l2_0_load_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="8" slack="1"/>
<pin id="1596" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_l2_0_load "/>
</bind>
</comp>

<comp id="1599" class="1005" name="weight_l2_1_load_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="8" slack="1"/>
<pin id="1601" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_l2_1_load "/>
</bind>
</comp>

<comp id="1604" class="1005" name="weight_l2_2_load_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="8" slack="1"/>
<pin id="1606" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_l2_2_load "/>
</bind>
</comp>

<comp id="1609" class="1005" name="weight_l2_3_load_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="8" slack="1"/>
<pin id="1611" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_l2_3_load "/>
</bind>
</comp>

<comp id="1617" class="1005" name="add_ln20_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="3" slack="0"/>
<pin id="1619" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="26" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="42" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="44" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="46" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="16" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="46" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="18" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="48" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="20" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="216" pin="2"/><net_sink comp="240" pin=2"/></net>

<net id="253"><net_src comp="50" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="22" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="228" pin="2"/><net_sink comp="248" pin=2"/></net>

<net id="261"><net_src comp="50" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="24" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="234" pin="2"/><net_sink comp="256" pin=2"/></net>

<net id="268"><net_src comp="42" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="8" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="42" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="10" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="281"><net_src comp="0" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="70" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="276" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="294"><net_src comp="2" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="70" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="289" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="4" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="70" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="314"><net_src comp="302" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="320"><net_src comp="6" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="70" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="315" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="58" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="58" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="339" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="401"><net_src comp="228" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="234" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="411"><net_src comp="52" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="222" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="54" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="418"><net_src comp="264" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="216" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="56" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="56" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="56" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="56" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="56" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="56" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="56" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="56" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="464"><net_src comp="56" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="56" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="56" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="479"><net_src comp="56" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="484"><net_src comp="56" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="489"><net_src comp="56" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="56" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="56" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="504"><net_src comp="332" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="60" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="332" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="66" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="332" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="512" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="516" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="520" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="534"><net_src comp="525" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="68" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="356" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="535" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="365" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="541" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="374" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="547" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="383" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="553" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="392" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="559" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="395" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="565" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="389" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="571" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="386" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="577" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="380" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="377" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="589" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="371" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="595" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="368" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="601" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="362" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="607" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="359" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="613" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="353" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="619" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="350" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="634"><net_src comp="631" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="637"><net_src comp="631" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="642"><net_src comp="343" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="60" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="343" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="66" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="343" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="662"><net_src comp="78" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="663"><net_src comp="650" pin="1"/><net_sink comp="654" pin=5"/></net>

<net id="684"><net_src comp="78" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="685"><net_src comp="368" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="368" pin="1"/><net_sink comp="676" pin=2"/></net>

<net id="687"><net_src comp="368" pin="1"/><net_sink comp="676" pin=3"/></net>

<net id="688"><net_src comp="654" pin="6"/><net_sink comp="676" pin=4"/></net>

<net id="697"><net_src comp="84" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="698"><net_src comp="664" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="664" pin="1"/><net_sink comp="689" pin=2"/></net>

<net id="700"><net_src comp="664" pin="1"/><net_sink comp="689" pin=3"/></net>

<net id="701"><net_src comp="86" pin="0"/><net_sink comp="689" pin=4"/></net>

<net id="710"><net_src comp="78" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="711"><net_src comp="371" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="371" pin="1"/><net_sink comp="702" pin=2"/></net>

<net id="713"><net_src comp="654" pin="6"/><net_sink comp="702" pin=3"/></net>

<net id="714"><net_src comp="371" pin="1"/><net_sink comp="702" pin=4"/></net>

<net id="723"><net_src comp="84" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="724"><net_src comp="667" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="667" pin="1"/><net_sink comp="715" pin=2"/></net>

<net id="726"><net_src comp="86" pin="0"/><net_sink comp="715" pin=3"/></net>

<net id="727"><net_src comp="667" pin="1"/><net_sink comp="715" pin=4"/></net>

<net id="736"><net_src comp="78" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="737"><net_src comp="377" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="654" pin="6"/><net_sink comp="728" pin=2"/></net>

<net id="739"><net_src comp="377" pin="1"/><net_sink comp="728" pin=3"/></net>

<net id="740"><net_src comp="377" pin="1"/><net_sink comp="728" pin=4"/></net>

<net id="749"><net_src comp="84" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="750"><net_src comp="670" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="86" pin="0"/><net_sink comp="741" pin=2"/></net>

<net id="752"><net_src comp="670" pin="1"/><net_sink comp="741" pin=3"/></net>

<net id="753"><net_src comp="670" pin="1"/><net_sink comp="741" pin=4"/></net>

<net id="762"><net_src comp="78" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="763"><net_src comp="654" pin="6"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="380" pin="1"/><net_sink comp="754" pin=2"/></net>

<net id="765"><net_src comp="380" pin="1"/><net_sink comp="754" pin=3"/></net>

<net id="766"><net_src comp="380" pin="1"/><net_sink comp="754" pin=4"/></net>

<net id="775"><net_src comp="84" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="776"><net_src comp="86" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="777"><net_src comp="673" pin="1"/><net_sink comp="767" pin=2"/></net>

<net id="778"><net_src comp="673" pin="1"/><net_sink comp="767" pin=3"/></net>

<net id="779"><net_src comp="673" pin="1"/><net_sink comp="767" pin=4"/></net>

<net id="784"><net_src comp="767" pin="6"/><net_sink comp="780" pin=0"/></net>

<net id="789"><net_src comp="754" pin="6"/><net_sink comp="785" pin=0"/></net>

<net id="794"><net_src comp="741" pin="6"/><net_sink comp="790" pin=0"/></net>

<net id="799"><net_src comp="728" pin="6"/><net_sink comp="795" pin=0"/></net>

<net id="804"><net_src comp="715" pin="6"/><net_sink comp="800" pin=0"/></net>

<net id="809"><net_src comp="702" pin="6"/><net_sink comp="805" pin=0"/></net>

<net id="814"><net_src comp="689" pin="6"/><net_sink comp="810" pin=0"/></net>

<net id="819"><net_src comp="676" pin="6"/><net_sink comp="815" pin=0"/></net>

<net id="840"><net_src comp="78" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="841"><net_src comp="386" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="842"><net_src comp="386" pin="1"/><net_sink comp="832" pin=2"/></net>

<net id="843"><net_src comp="386" pin="1"/><net_sink comp="832" pin=3"/></net>

<net id="844"><net_src comp="654" pin="6"/><net_sink comp="832" pin=4"/></net>

<net id="853"><net_src comp="84" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="854"><net_src comp="86" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="855"><net_src comp="820" pin="1"/><net_sink comp="845" pin=2"/></net>

<net id="856"><net_src comp="820" pin="1"/><net_sink comp="845" pin=3"/></net>

<net id="857"><net_src comp="820" pin="1"/><net_sink comp="845" pin=4"/></net>

<net id="866"><net_src comp="84" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="867"><net_src comp="823" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="868"><net_src comp="823" pin="1"/><net_sink comp="858" pin=2"/></net>

<net id="869"><net_src comp="823" pin="1"/><net_sink comp="858" pin=3"/></net>

<net id="870"><net_src comp="86" pin="0"/><net_sink comp="858" pin=4"/></net>

<net id="879"><net_src comp="78" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="880"><net_src comp="389" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="881"><net_src comp="389" pin="1"/><net_sink comp="871" pin=2"/></net>

<net id="882"><net_src comp="654" pin="6"/><net_sink comp="871" pin=3"/></net>

<net id="883"><net_src comp="389" pin="1"/><net_sink comp="871" pin=4"/></net>

<net id="892"><net_src comp="78" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="893"><net_src comp="654" pin="6"/><net_sink comp="884" pin=1"/></net>

<net id="894"><net_src comp="392" pin="1"/><net_sink comp="884" pin=2"/></net>

<net id="895"><net_src comp="392" pin="1"/><net_sink comp="884" pin=3"/></net>

<net id="896"><net_src comp="392" pin="1"/><net_sink comp="884" pin=4"/></net>

<net id="905"><net_src comp="84" pin="0"/><net_sink comp="897" pin=0"/></net>

<net id="906"><net_src comp="826" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="907"><net_src comp="826" pin="1"/><net_sink comp="897" pin=2"/></net>

<net id="908"><net_src comp="86" pin="0"/><net_sink comp="897" pin=3"/></net>

<net id="909"><net_src comp="826" pin="1"/><net_sink comp="897" pin=4"/></net>

<net id="918"><net_src comp="78" pin="0"/><net_sink comp="910" pin=0"/></net>

<net id="919"><net_src comp="395" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="920"><net_src comp="654" pin="6"/><net_sink comp="910" pin=2"/></net>

<net id="921"><net_src comp="395" pin="1"/><net_sink comp="910" pin=3"/></net>

<net id="922"><net_src comp="395" pin="1"/><net_sink comp="910" pin=4"/></net>

<net id="931"><net_src comp="84" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="932"><net_src comp="829" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="933"><net_src comp="86" pin="0"/><net_sink comp="923" pin=2"/></net>

<net id="934"><net_src comp="829" pin="1"/><net_sink comp="923" pin=3"/></net>

<net id="935"><net_src comp="829" pin="1"/><net_sink comp="923" pin=4"/></net>

<net id="940"><net_src comp="923" pin="6"/><net_sink comp="936" pin=0"/></net>

<net id="945"><net_src comp="910" pin="6"/><net_sink comp="941" pin=0"/></net>

<net id="950"><net_src comp="897" pin="6"/><net_sink comp="946" pin=0"/></net>

<net id="955"><net_src comp="884" pin="6"/><net_sink comp="951" pin=0"/></net>

<net id="960"><net_src comp="871" pin="6"/><net_sink comp="956" pin=0"/></net>

<net id="965"><net_src comp="858" pin="6"/><net_sink comp="961" pin=0"/></net>

<net id="970"><net_src comp="845" pin="6"/><net_sink comp="966" pin=0"/></net>

<net id="975"><net_src comp="832" pin="6"/><net_sink comp="971" pin=0"/></net>

<net id="996"><net_src comp="84" pin="0"/><net_sink comp="988" pin=0"/></net>

<net id="997"><net_src comp="86" pin="0"/><net_sink comp="988" pin=1"/></net>

<net id="998"><net_src comp="976" pin="1"/><net_sink comp="988" pin=2"/></net>

<net id="999"><net_src comp="976" pin="1"/><net_sink comp="988" pin=3"/></net>

<net id="1000"><net_src comp="976" pin="1"/><net_sink comp="988" pin=4"/></net>

<net id="1009"><net_src comp="78" pin="0"/><net_sink comp="1001" pin=0"/></net>

<net id="1010"><net_src comp="654" pin="6"/><net_sink comp="1001" pin=1"/></net>

<net id="1011"><net_src comp="356" pin="1"/><net_sink comp="1001" pin=2"/></net>

<net id="1012"><net_src comp="356" pin="1"/><net_sink comp="1001" pin=3"/></net>

<net id="1013"><net_src comp="356" pin="1"/><net_sink comp="1001" pin=4"/></net>

<net id="1022"><net_src comp="84" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1023"><net_src comp="979" pin="1"/><net_sink comp="1014" pin=1"/></net>

<net id="1024"><net_src comp="86" pin="0"/><net_sink comp="1014" pin=2"/></net>

<net id="1025"><net_src comp="979" pin="1"/><net_sink comp="1014" pin=3"/></net>

<net id="1026"><net_src comp="979" pin="1"/><net_sink comp="1014" pin=4"/></net>

<net id="1035"><net_src comp="78" pin="0"/><net_sink comp="1027" pin=0"/></net>

<net id="1036"><net_src comp="365" pin="1"/><net_sink comp="1027" pin=1"/></net>

<net id="1037"><net_src comp="654" pin="6"/><net_sink comp="1027" pin=2"/></net>

<net id="1038"><net_src comp="365" pin="1"/><net_sink comp="1027" pin=3"/></net>

<net id="1039"><net_src comp="365" pin="1"/><net_sink comp="1027" pin=4"/></net>

<net id="1048"><net_src comp="84" pin="0"/><net_sink comp="1040" pin=0"/></net>

<net id="1049"><net_src comp="982" pin="1"/><net_sink comp="1040" pin=1"/></net>

<net id="1050"><net_src comp="982" pin="1"/><net_sink comp="1040" pin=2"/></net>

<net id="1051"><net_src comp="86" pin="0"/><net_sink comp="1040" pin=3"/></net>

<net id="1052"><net_src comp="982" pin="1"/><net_sink comp="1040" pin=4"/></net>

<net id="1061"><net_src comp="78" pin="0"/><net_sink comp="1053" pin=0"/></net>

<net id="1062"><net_src comp="374" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="1063"><net_src comp="374" pin="1"/><net_sink comp="1053" pin=2"/></net>

<net id="1064"><net_src comp="654" pin="6"/><net_sink comp="1053" pin=3"/></net>

<net id="1065"><net_src comp="374" pin="1"/><net_sink comp="1053" pin=4"/></net>

<net id="1074"><net_src comp="84" pin="0"/><net_sink comp="1066" pin=0"/></net>

<net id="1075"><net_src comp="985" pin="1"/><net_sink comp="1066" pin=1"/></net>

<net id="1076"><net_src comp="985" pin="1"/><net_sink comp="1066" pin=2"/></net>

<net id="1077"><net_src comp="985" pin="1"/><net_sink comp="1066" pin=3"/></net>

<net id="1078"><net_src comp="86" pin="0"/><net_sink comp="1066" pin=4"/></net>

<net id="1087"><net_src comp="78" pin="0"/><net_sink comp="1079" pin=0"/></net>

<net id="1088"><net_src comp="383" pin="1"/><net_sink comp="1079" pin=1"/></net>

<net id="1089"><net_src comp="383" pin="1"/><net_sink comp="1079" pin=2"/></net>

<net id="1090"><net_src comp="383" pin="1"/><net_sink comp="1079" pin=3"/></net>

<net id="1091"><net_src comp="654" pin="6"/><net_sink comp="1079" pin=4"/></net>

<net id="1096"><net_src comp="1079" pin="6"/><net_sink comp="1092" pin=0"/></net>

<net id="1101"><net_src comp="1066" pin="6"/><net_sink comp="1097" pin=0"/></net>

<net id="1106"><net_src comp="1053" pin="6"/><net_sink comp="1102" pin=0"/></net>

<net id="1111"><net_src comp="1040" pin="6"/><net_sink comp="1107" pin=0"/></net>

<net id="1116"><net_src comp="1027" pin="6"/><net_sink comp="1112" pin=0"/></net>

<net id="1121"><net_src comp="1014" pin="6"/><net_sink comp="1117" pin=0"/></net>

<net id="1126"><net_src comp="1001" pin="6"/><net_sink comp="1122" pin=0"/></net>

<net id="1131"><net_src comp="988" pin="6"/><net_sink comp="1127" pin=0"/></net>

<net id="1152"><net_src comp="78" pin="0"/><net_sink comp="1144" pin=0"/></net>

<net id="1153"><net_src comp="350" pin="1"/><net_sink comp="1144" pin=1"/></net>

<net id="1154"><net_src comp="350" pin="1"/><net_sink comp="1144" pin=2"/></net>

<net id="1155"><net_src comp="350" pin="1"/><net_sink comp="1144" pin=3"/></net>

<net id="1156"><net_src comp="654" pin="6"/><net_sink comp="1144" pin=4"/></net>

<net id="1165"><net_src comp="84" pin="0"/><net_sink comp="1157" pin=0"/></net>

<net id="1166"><net_src comp="1132" pin="1"/><net_sink comp="1157" pin=1"/></net>

<net id="1167"><net_src comp="1132" pin="1"/><net_sink comp="1157" pin=2"/></net>

<net id="1168"><net_src comp="1132" pin="1"/><net_sink comp="1157" pin=3"/></net>

<net id="1169"><net_src comp="86" pin="0"/><net_sink comp="1157" pin=4"/></net>

<net id="1178"><net_src comp="78" pin="0"/><net_sink comp="1170" pin=0"/></net>

<net id="1179"><net_src comp="353" pin="1"/><net_sink comp="1170" pin=1"/></net>

<net id="1180"><net_src comp="353" pin="1"/><net_sink comp="1170" pin=2"/></net>

<net id="1181"><net_src comp="654" pin="6"/><net_sink comp="1170" pin=3"/></net>

<net id="1182"><net_src comp="353" pin="1"/><net_sink comp="1170" pin=4"/></net>

<net id="1191"><net_src comp="84" pin="0"/><net_sink comp="1183" pin=0"/></net>

<net id="1192"><net_src comp="1135" pin="1"/><net_sink comp="1183" pin=1"/></net>

<net id="1193"><net_src comp="1135" pin="1"/><net_sink comp="1183" pin=2"/></net>

<net id="1194"><net_src comp="86" pin="0"/><net_sink comp="1183" pin=3"/></net>

<net id="1195"><net_src comp="1135" pin="1"/><net_sink comp="1183" pin=4"/></net>

<net id="1204"><net_src comp="78" pin="0"/><net_sink comp="1196" pin=0"/></net>

<net id="1205"><net_src comp="359" pin="1"/><net_sink comp="1196" pin=1"/></net>

<net id="1206"><net_src comp="654" pin="6"/><net_sink comp="1196" pin=2"/></net>

<net id="1207"><net_src comp="359" pin="1"/><net_sink comp="1196" pin=3"/></net>

<net id="1208"><net_src comp="359" pin="1"/><net_sink comp="1196" pin=4"/></net>

<net id="1217"><net_src comp="84" pin="0"/><net_sink comp="1209" pin=0"/></net>

<net id="1218"><net_src comp="1138" pin="1"/><net_sink comp="1209" pin=1"/></net>

<net id="1219"><net_src comp="86" pin="0"/><net_sink comp="1209" pin=2"/></net>

<net id="1220"><net_src comp="1138" pin="1"/><net_sink comp="1209" pin=3"/></net>

<net id="1221"><net_src comp="1138" pin="1"/><net_sink comp="1209" pin=4"/></net>

<net id="1230"><net_src comp="78" pin="0"/><net_sink comp="1222" pin=0"/></net>

<net id="1231"><net_src comp="654" pin="6"/><net_sink comp="1222" pin=1"/></net>

<net id="1232"><net_src comp="362" pin="1"/><net_sink comp="1222" pin=2"/></net>

<net id="1233"><net_src comp="362" pin="1"/><net_sink comp="1222" pin=3"/></net>

<net id="1234"><net_src comp="362" pin="1"/><net_sink comp="1222" pin=4"/></net>

<net id="1243"><net_src comp="84" pin="0"/><net_sink comp="1235" pin=0"/></net>

<net id="1244"><net_src comp="86" pin="0"/><net_sink comp="1235" pin=1"/></net>

<net id="1245"><net_src comp="1141" pin="1"/><net_sink comp="1235" pin=2"/></net>

<net id="1246"><net_src comp="1141" pin="1"/><net_sink comp="1235" pin=3"/></net>

<net id="1247"><net_src comp="1141" pin="1"/><net_sink comp="1235" pin=4"/></net>

<net id="1252"><net_src comp="1235" pin="6"/><net_sink comp="1248" pin=0"/></net>

<net id="1257"><net_src comp="1222" pin="6"/><net_sink comp="1253" pin=0"/></net>

<net id="1262"><net_src comp="1209" pin="6"/><net_sink comp="1258" pin=0"/></net>

<net id="1267"><net_src comp="1196" pin="6"/><net_sink comp="1263" pin=0"/></net>

<net id="1272"><net_src comp="1183" pin="6"/><net_sink comp="1268" pin=0"/></net>

<net id="1277"><net_src comp="1170" pin="6"/><net_sink comp="1273" pin=0"/></net>

<net id="1282"><net_src comp="1157" pin="6"/><net_sink comp="1278" pin=0"/></net>

<net id="1287"><net_src comp="1144" pin="6"/><net_sink comp="1283" pin=0"/></net>

<net id="1294"><net_src comp="530" pin="2"/><net_sink comp="1288" pin=1"/></net>

<net id="1295"><net_src comp="1288" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="1299"><net_src comp="88" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="1301"><net_src comp="1296" pin="1"/><net_sink comp="1283" pin=1"/></net>

<net id="1305"><net_src comp="92" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="1307"><net_src comp="1302" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="1308"><net_src comp="1302" pin="1"/><net_sink comp="1127" pin=1"/></net>

<net id="1312"><net_src comp="96" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="1314"><net_src comp="1309" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1315"><net_src comp="1309" pin="1"/><net_sink comp="1278" pin=1"/></net>

<net id="1319"><net_src comp="100" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="1321"><net_src comp="1316" pin="1"/><net_sink comp="1273" pin=1"/></net>

<net id="1325"><net_src comp="104" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="1327"><net_src comp="1322" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="1331"><net_src comp="108" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="1333"><net_src comp="1328" pin="1"/><net_sink comp="1135" pin=0"/></net>

<net id="1334"><net_src comp="1328" pin="1"/><net_sink comp="1268" pin=1"/></net>

<net id="1338"><net_src comp="112" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="1340"><net_src comp="1335" pin="1"/><net_sink comp="1263" pin=1"/></net>

<net id="1344"><net_src comp="116" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="1346"><net_src comp="1341" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1347"><net_src comp="1341" pin="1"/><net_sink comp="1117" pin=1"/></net>

<net id="1351"><net_src comp="120" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="1353"><net_src comp="1348" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1354"><net_src comp="1348" pin="1"/><net_sink comp="1258" pin=1"/></net>

<net id="1358"><net_src comp="124" pin="1"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="1360"><net_src comp="1355" pin="1"/><net_sink comp="1253" pin=1"/></net>

<net id="1364"><net_src comp="128" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="1366"><net_src comp="1361" pin="1"/><net_sink comp="1112" pin=1"/></net>

<net id="1370"><net_src comp="132" pin="1"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="1372"><net_src comp="1367" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1373"><net_src comp="1367" pin="1"/><net_sink comp="1248" pin=1"/></net>

<net id="1377"><net_src comp="136" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="1379"><net_src comp="1374" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="1383"><net_src comp="140" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="1385"><net_src comp="1380" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="1386"><net_src comp="1380" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="1390"><net_src comp="144" pin="1"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="1392"><net_src comp="1387" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1393"><net_src comp="1387" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="1397"><net_src comp="148" pin="1"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="1399"><net_src comp="1394" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="1403"><net_src comp="152" pin="1"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="1405"><net_src comp="1400" pin="1"/><net_sink comp="1102" pin=1"/></net>

<net id="1409"><net_src comp="156" pin="1"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="1411"><net_src comp="1406" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="1412"><net_src comp="1406" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="1416"><net_src comp="160" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="1418"><net_src comp="1413" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="1422"><net_src comp="164" pin="1"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="1424"><net_src comp="1419" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="1425"><net_src comp="1419" pin="1"/><net_sink comp="1097" pin=1"/></net>

<net id="1429"><net_src comp="168" pin="1"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="1431"><net_src comp="1426" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="1432"><net_src comp="1426" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="1436"><net_src comp="172" pin="1"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="1438"><net_src comp="1433" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="1442"><net_src comp="176" pin="1"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="1444"><net_src comp="1439" pin="1"/><net_sink comp="1092" pin=1"/></net>

<net id="1448"><net_src comp="180" pin="1"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="1450"><net_src comp="1445" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="1451"><net_src comp="1445" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="1455"><net_src comp="184" pin="1"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1457"><net_src comp="1452" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="1461"><net_src comp="188" pin="1"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="1463"><net_src comp="1458" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1464"><net_src comp="1458" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="1468"><net_src comp="192" pin="1"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="1470"><net_src comp="1465" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1471"><net_src comp="1465" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="1475"><net_src comp="196" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="1477"><net_src comp="1472" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="1481"><net_src comp="200" pin="1"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="1483"><net_src comp="1478" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="1487"><net_src comp="204" pin="1"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="1489"><net_src comp="1484" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1490"><net_src comp="1484" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="1494"><net_src comp="208" pin="1"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="1496"><net_src comp="1491" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="1500"><net_src comp="212" pin="1"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="1502"><net_src comp="1497" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1503"><net_src comp="1497" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="1507"><net_src comp="398" pin="1"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1512"><net_src comp="402" pin="1"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1517"><net_src comp="270" pin="2"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="1519"><net_src comp="1514" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1523"><net_src comp="406" pin="3"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="1528"><net_src comp="414" pin="2"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="1536"><net_src comp="506" pin="2"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1541"><net_src comp="512" pin="1"/><net_sink comp="1538" pin=0"/></net>

<net id="1542"><net_src comp="1538" pin="1"/><net_sink comp="676" pin=5"/></net>

<net id="1543"><net_src comp="1538" pin="1"/><net_sink comp="689" pin=5"/></net>

<net id="1544"><net_src comp="1538" pin="1"/><net_sink comp="702" pin=5"/></net>

<net id="1545"><net_src comp="1538" pin="1"/><net_sink comp="715" pin=5"/></net>

<net id="1546"><net_src comp="1538" pin="1"/><net_sink comp="728" pin=5"/></net>

<net id="1547"><net_src comp="1538" pin="1"/><net_sink comp="741" pin=5"/></net>

<net id="1548"><net_src comp="1538" pin="1"/><net_sink comp="754" pin=5"/></net>

<net id="1549"><net_src comp="1538" pin="1"/><net_sink comp="767" pin=5"/></net>

<net id="1550"><net_src comp="1538" pin="1"/><net_sink comp="832" pin=5"/></net>

<net id="1551"><net_src comp="1538" pin="1"/><net_sink comp="845" pin=5"/></net>

<net id="1552"><net_src comp="1538" pin="1"/><net_sink comp="858" pin=5"/></net>

<net id="1553"><net_src comp="1538" pin="1"/><net_sink comp="871" pin=5"/></net>

<net id="1554"><net_src comp="1538" pin="1"/><net_sink comp="884" pin=5"/></net>

<net id="1555"><net_src comp="1538" pin="1"/><net_sink comp="897" pin=5"/></net>

<net id="1556"><net_src comp="1538" pin="1"/><net_sink comp="910" pin=5"/></net>

<net id="1557"><net_src comp="1538" pin="1"/><net_sink comp="923" pin=5"/></net>

<net id="1558"><net_src comp="1538" pin="1"/><net_sink comp="988" pin=5"/></net>

<net id="1559"><net_src comp="1538" pin="1"/><net_sink comp="1001" pin=5"/></net>

<net id="1560"><net_src comp="1538" pin="1"/><net_sink comp="1014" pin=5"/></net>

<net id="1561"><net_src comp="1538" pin="1"/><net_sink comp="1027" pin=5"/></net>

<net id="1562"><net_src comp="1538" pin="1"/><net_sink comp="1040" pin=5"/></net>

<net id="1563"><net_src comp="1538" pin="1"/><net_sink comp="1053" pin=5"/></net>

<net id="1564"><net_src comp="1538" pin="1"/><net_sink comp="1066" pin=5"/></net>

<net id="1565"><net_src comp="1538" pin="1"/><net_sink comp="1079" pin=5"/></net>

<net id="1566"><net_src comp="1538" pin="1"/><net_sink comp="1144" pin=5"/></net>

<net id="1567"><net_src comp="1538" pin="1"/><net_sink comp="1157" pin=5"/></net>

<net id="1568"><net_src comp="1538" pin="1"/><net_sink comp="1170" pin=5"/></net>

<net id="1569"><net_src comp="1538" pin="1"/><net_sink comp="1183" pin=5"/></net>

<net id="1570"><net_src comp="1538" pin="1"/><net_sink comp="1196" pin=5"/></net>

<net id="1571"><net_src comp="1538" pin="1"/><net_sink comp="1209" pin=5"/></net>

<net id="1572"><net_src comp="1538" pin="1"/><net_sink comp="1222" pin=5"/></net>

<net id="1573"><net_src comp="1538" pin="1"/><net_sink comp="1235" pin=5"/></net>

<net id="1577"><net_src comp="276" pin="3"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1582"><net_src comp="289" pin="3"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1587"><net_src comp="302" pin="3"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1592"><net_src comp="315" pin="3"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="1597"><net_src comp="283" pin="3"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="1602"><net_src comp="296" pin="3"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="654" pin=2"/></net>

<net id="1607"><net_src comp="309" pin="3"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="654" pin=3"/></net>

<net id="1612"><net_src comp="322" pin="3"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="654" pin=4"/></net>

<net id="1620"><net_src comp="644" pin="2"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="343" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_l2_0 | {}
	Port: weight_l2_1 | {}
	Port: weight_l2_2 | {}
	Port: weight_l2_3 | {}
	Port: ko_2_out | {1 }
	Port: ro_out | {1 }
	Port: so_out | {1 }
 - Input state : 
	Port: runWeight2Reg : weight_l2_0 | {5 6 }
	Port: runWeight2Reg : weight_l2_1 | {5 6 }
	Port: runWeight2Reg : weight_l2_2 | {5 6 }
	Port: runWeight2Reg : weight_l2_3 | {5 6 }
	Port: runWeight2Reg : empty_19 | {1 }
	Port: runWeight2Reg : empty | {1 }
	Port: runWeight2Reg : ko_2 | {1 }
	Port: runWeight2Reg : co_1 | {1 }
	Port: runWeight2Reg : ro | {1 }
	Port: runWeight2Reg : so | {1 }
  - Chain level:
	State 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
	State 2
		icmp_ln19 : 1
		add_ln19 : 1
		br_ln19 : 2
		empty_37 : 1
		ci_cast_i_i_cast : 2
		tmp : 3
		mul52_i_i : 4
		mul61_i_i : 5
		add93_i_i : 6
		add11_i_i : 7
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		mrv_5 : 6
		mrv_6 : 7
		mrv_7 : 8
		mrv_8 : 9
		mrv_9 : 10
		mrv_s : 11
		mrv_10 : 12
		mrv_11 : 13
		mrv_12 : 14
		mrv_13 : 15
		mrv_14 : 16
		ret_ln262 : 17
	State 3
	State 4
		add12_i_i : 1
	State 5
		idxprom_i_i : 1
		weight_l2_0_addr : 2
		weight_l2_0_load : 3
		weight_l2_1_addr : 2
		weight_l2_1_load : 3
		weight_l2_2_addr : 2
		weight_l2_2_load : 3
		weight_l2_3_addr : 2
		weight_l2_3_load : 3
	State 6
	State 7
		icmp_ln20 : 1
		add_ln20 : 1
		br_ln20 : 2
		trunc_ln24 : 1
		weight_regfile_1_1 : 2
		switch_ln24 : 2
		weight_regfile_2_3_3 : 3
		write_flag33_3 : 1
		weight_regfile_2_2_3 : 3
		write_flag30_3 : 1
		weight_regfile_2_1_3 : 3
		write_flag27_3 : 1
		weight_regfile_2_0_3 : 3
		write_flag24_3 : 1
		store_ln24 : 2
		store_ln24 : 4
		store_ln24 : 2
		store_ln24 : 4
		store_ln24 : 2
		store_ln24 : 4
		store_ln24 : 2
		store_ln24 : 4
		weight_regfile_1_3_3 : 3
		write_flag12_3 : 1
		write_flag21_3 : 1
		weight_regfile_1_2_3 : 3
		weight_regfile_1_0_3 : 3
		write_flag18_3 : 1
		weight_regfile_1_1_3 : 3
		write_flag15_3 : 1
		store_ln24 : 2
		store_ln24 : 4
		store_ln24 : 2
		store_ln24 : 4
		store_ln24 : 4
		store_ln24 : 2
		store_ln24 : 2
		store_ln24 : 4
		write_flag_3 : 1
		weight_regfile_0_0_3 : 3
		write_flag3_3 : 1
		weight_regfile_0_1_3 : 3
		write_flag6_3 : 1
		weight_regfile_0_2_3 : 3
		write_flag9_3 : 1
		weight_regfile_0_3_3 : 3
		store_ln24 : 4
		store_ln24 : 2
		store_ln24 : 4
		store_ln24 : 2
		store_ln24 : 4
		store_ln24 : 2
		store_ln24 : 4
		store_ln24 : 2
		weight_regfile_3_3_3 : 3
		write_flag45_3 : 1
		weight_regfile_3_2_3 : 3
		write_flag42_3 : 1
		weight_regfile_3_1_3 : 3
		write_flag39_3 : 1
		weight_regfile_3_0_3 : 3
		write_flag36_3 : 1
		store_ln24 : 2
		store_ln24 : 4
		store_ln24 : 2
		store_ln24 : 4
		store_ln24 : 2
		store_ln24 : 4
		store_ln24 : 2
		store_ln24 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |   weight_regfile_1_1_fu_654  |    0    |    0    |    17   |
|          |  weight_regfile_2_3_3_fu_676 |    0    |    0    |    17   |
|          |     write_flag33_3_fu_689    |    0    |    0    |    17   |
|          |  weight_regfile_2_2_3_fu_702 |    0    |    0    |    17   |
|          |     write_flag30_3_fu_715    |    0    |    0    |    17   |
|          |  weight_regfile_2_1_3_fu_728 |    0    |    0    |    17   |
|          |     write_flag27_3_fu_741    |    0    |    0    |    17   |
|          |  weight_regfile_2_0_3_fu_754 |    0    |    0    |    17   |
|          |     write_flag24_3_fu_767    |    0    |    0    |    17   |
|          |  weight_regfile_1_3_3_fu_832 |    0    |    0    |    17   |
|          |     write_flag12_3_fu_845    |    0    |    0    |    17   |
|          |     write_flag21_3_fu_858    |    0    |    0    |    17   |
|          |  weight_regfile_1_2_3_fu_871 |    0    |    0    |    17   |
|          |  weight_regfile_1_0_3_fu_884 |    0    |    0    |    17   |
|          |     write_flag18_3_fu_897    |    0    |    0    |    17   |
|          |  weight_regfile_1_1_3_fu_910 |    0    |    0    |    17   |
|    mux   |     write_flag15_3_fu_923    |    0    |    0    |    17   |
|          |      write_flag_3_fu_988     |    0    |    0    |    17   |
|          | weight_regfile_0_0_3_fu_1001 |    0    |    0    |    17   |
|          |     write_flag3_3_fu_1014    |    0    |    0    |    17   |
|          | weight_regfile_0_1_3_fu_1027 |    0    |    0    |    17   |
|          |     write_flag6_3_fu_1040    |    0    |    0    |    17   |
|          | weight_regfile_0_2_3_fu_1053 |    0    |    0    |    17   |
|          |     write_flag9_3_fu_1066    |    0    |    0    |    17   |
|          | weight_regfile_0_3_3_fu_1079 |    0    |    0    |    17   |
|          | weight_regfile_3_3_3_fu_1144 |    0    |    0    |    17   |
|          |    write_flag45_3_fu_1157    |    0    |    0    |    17   |
|          | weight_regfile_3_2_3_fu_1170 |    0    |    0    |    17   |
|          |    write_flag42_3_fu_1183    |    0    |    0    |    17   |
|          | weight_regfile_3_1_3_fu_1196 |    0    |    0    |    17   |
|          |    write_flag39_3_fu_1209    |    0    |    0    |    17   |
|          | weight_regfile_3_0_3_fu_1222 |    0    |    0    |    17   |
|          |    write_flag36_3_fu_1235    |    0    |    0    |    17   |
|----------|------------------------------|---------|---------|---------|
|    mul   |        mul4_i_i_fu_414       |    0    |    0    |    49   |
|          |       mul61_i_i_fu_530       |    0    |    0    |    49   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln19_fu_506       |    0    |    0    |    11   |
|    add   |          tmp_fu_520          |    0    |    0    |    23   |
|          |       mul52_i_i_fu_525       |    0    |    0    |    23   |
|          |        add_ln20_fu_644       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln19_fu_500       |    0    |    0    |    9    |
|          |       icmp_ln20_fu_638       |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
| addmuladd|          grp_fu_1288         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     ko_2_read_read_fu_216    |    0    |    0    |    0    |
|          |     co_1_read_read_fu_222    |    0    |    0    |    0    |
|   read   |      ro_read_read_fu_228     |    0    |    0    |    0    |
|          |      so_read_read_fu_234     |    0    |    0    |    0    |
|          |       tmp_1_read_fu_264      |    0    |    0    |    0    |
|          |       tmp_2_read_fu_270      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |   write_ln262_write_fu_240   |    0    |    0    |    0    |
|   write  |   write_ln262_write_fu_248   |    0    |    0    |    0    |
|          |   write_ln262_write_fu_256   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       trunc_ln18_fu_398      |    0    |    0    |    0    |
|   trunc  |        empty_36_fu_402       |    0    |    0    |    0    |
|          |        empty_37_fu_512       |    0    |    0    |    0    |
|          |       trunc_ln24_fu_650      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|        mul2_i_i_fu_406       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   zext   |    ci_cast_i_i_cast_fu_516   |    0    |    0    |    0    |
|          |      idxprom_i_i_fu_631      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          mrv_fu_535          |    0    |    0    |    0    |
|          |         mrv_1_fu_541         |    0    |    0    |    0    |
|          |         mrv_2_fu_547         |    0    |    0    |    0    |
|          |         mrv_3_fu_553         |    0    |    0    |    0    |
|          |         mrv_4_fu_559         |    0    |    0    |    0    |
|          |         mrv_5_fu_565         |    0    |    0    |    0    |
|          |         mrv_6_fu_571         |    0    |    0    |    0    |
|insertvalue|         mrv_7_fu_577         |    0    |    0    |    0    |
|          |         mrv_8_fu_583         |    0    |    0    |    0    |
|          |         mrv_9_fu_589         |    0    |    0    |    0    |
|          |         mrv_s_fu_595         |    0    |    0    |    0    |
|          |         mrv_10_fu_601        |    0    |    0    |    0    |
|          |         mrv_11_fu_607        |    0    |    0    |    0    |
|          |         mrv_12_fu_613        |    0    |    0    |    0    |
|          |         mrv_13_fu_619        |    0    |    0    |    0    |
|          |         mrv_14_fu_625        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    1    |    0    |   745   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       add_ln19_reg_1533       |    3   |
|       add_ln20_reg_1617       |    3   |
|           ci_reg_328          |    3   |
|       empty_36_reg_1509       |    9   |
|       empty_37_reg_1538       |    2   |
|           ki_reg_339          |    3   |
|       mul2_i_i_reg_1520       |    9   |
|       mul4_i_i_reg_1525       |    9   |
|         tmp_2_reg_1514        |    9   |
|      trunc_ln18_reg_1504      |    9   |
|   weight_l2_0_addr_reg_1574   |    9   |
|   weight_l2_0_load_reg_1594   |    8   |
|   weight_l2_1_addr_reg_1579   |    9   |
|   weight_l2_1_load_reg_1599   |    8   |
|   weight_l2_2_addr_reg_1584   |    9   |
|   weight_l2_2_load_reg_1604   |    8   |
|   weight_l2_3_addr_reg_1589   |    9   |
|   weight_l2_3_load_reg_1609   |    8   |
|weight_regfile_0_0_018_reg_1322|    8   |
|weight_regfile_0_1_021_reg_1361|    8   |
|weight_regfile_0_2_024_reg_1400|    8   |
|weight_regfile_0_3_027_reg_1439|    8   |
|weight_regfile_1_0_030_reg_1478|    8   |
|weight_regfile_1_1_031_reg_1491|    8   |
|weight_regfile_1_2_029_reg_1472|    8   |
|weight_regfile_1_3_028_reg_1452|    8   |
|weight_regfile_2_0_026_reg_1433|    8   |
|weight_regfile_2_1_025_reg_1413|    8   |
|weight_regfile_2_2_023_reg_1394|    8   |
|weight_regfile_2_3_022_reg_1374|    8   |
|weight_regfile_3_0_020_reg_1355|    8   |
|weight_regfile_3_1_019_reg_1335|    8   |
|weight_regfile_3_2_017_reg_1316|    8   |
|weight_regfile_3_3_016_reg_1296|    8   |
|    write_flag12_0_reg_1458    |    1   |
|    write_flag15_0_reg_1497    |    1   |
|    write_flag18_0_reg_1484    |    1   |
|    write_flag21_0_reg_1465    |    1   |
|    write_flag24_0_reg_1445    |    1   |
|    write_flag27_0_reg_1426    |    1   |
|    write_flag30_0_reg_1406    |    1   |
|    write_flag33_0_reg_1387    |    1   |
|    write_flag36_0_reg_1367    |    1   |
|    write_flag39_0_reg_1348    |    1   |
|     write_flag3_0_reg_1341    |    1   |
|    write_flag42_0_reg_1328    |    1   |
|    write_flag45_0_reg_1309    |    1   |
|     write_flag6_0_reg_1380    |    1   |
|     write_flag9_0_reg_1419    |    1   |
|     write_flag_0_reg_1302     |    1   |
+-------------------------------+--------+
|             Total             |   271  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_283 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_296 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_309 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_322 |  p0  |   2  |   9  |   18   ||    9    |
|    grp_fu_1288    |  p0  |   3  |   9  |   27   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   99   || 3.02925 ||    51   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   745  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   51   |
|  Register |    -   |    -   |   271  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   271  |   796  |
+-----------+--------+--------+--------+--------+
