src/macsim.cc:149: (I=0  C=0):  initialize knobs
number of cores8
src/macsim.cc:395: (I=0  C=0):  initialize simulation
src/memory.cc:1330: (I=0  C=0):  Memory system(no_cache) has been initialized.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_DRAM_SIZE_PER_CONTROLLER" not found. unable to set value.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_PF_NUM_STREAMS" not found. unable to set value.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_PF_TRAIN" not found. unable to set value.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: ABORT_RETRY_TIME is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: BENCHMARK_CONTAINS_MEMBAR is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_GLOBAL_EXPIREHIT_CREDIT is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_GLOBAL_L2EVICT_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_GLOBAL_WRITEUNEXPIRED_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PCADAPTIVE_EXPIREHIT_CREDIT is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PCADAPTIVE_L2EVICT_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PCADAPTIVE_WRITEUNEXPIRED_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PERL2_EXPIREHIT_CREDIT is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PERL2_L2EVICT_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PERL2_WRITEUNEXPIRED_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: LIFETIMETRACE_ENABLED is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: LIFETIME_PROFILER_PERADDR_OUTMODE is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: LIFETIME_PROFILER_PERPC_OUTMODE is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: XACT_LENGTH is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: XACT_SIZE is not set in configuration file.
Ruby Timing Mode
  Debug: Adding to filter: 'l' (SLICC)
  Debug: Adding to filter: 'q' (Queue)
Creating event queue...
Creating event queue done
Creating system...
  Processors: 8
CONTROL_MESSAGE_SIZE=8
DATA_MESSAGE_SIZE=32
Creating system done
Ruby initialization complete

================ Begin System Configuration Print ================

Ruby Configuration
------------------
protocol: Fusion
compiled_at: 21:02:19, Nov 23 2014
RUBY_DEBUG: true
hostname: cs-amoeba-n4
g_RANDOM_SEED: 1
g_YAO_DRIVER: 2
g_DEADLOCK_THRESHOLD: 500000
RANDOMIZATION: false
g_SYNTHETIC_DRIVER: false
g_DETERMINISTIC_DRIVER: false
g_FILTERING_ENABLED: false
g_DISTRIBUTED_PERSISTENT_ENABLED: true
g_DYNAMIC_TIMEOUT_ENABLED: true
g_RETRY_THRESHOLD: 1
g_FIXED_TIMEOUT_LATENCY: 300
g_trace_warmup_length: 1000000
g_bash_bandwidth_adaptive_threshold: 0.75
g_tester_length: 0
g_synthetic_locks: 2048
g_deterministic_addrs: 1
g_SpecifiedGenerator: DetermInvGenerator
g_callback_counter: 0
g_NUM_COMPLETIONS_BEFORE_PASS: 0
g_NUM_SMT_THREADS: 1
g_think_time: 5
g_hold_time: 5
g_wait_time: 5
PROTOCOL_DEBUG_TRACE: true
DEBUG_FILTER_STRING: lq
DEBUG_VERBOSITY_STRING: high
DEBUG_START_TIME: 1
DEBUG_OUTPUT_FILENAME: /dev/null
SIMICS_RUBY_MULTIPLIER: 4
OPAL_RUBY_MULTIPLIER: 1
TRANSACTION_TRACE_ENABLED: true
USER_MODE_DATA_ONLY: false
PROFILE_HOT_LINES: false
PROFILE_ALL_INSTRUCTIONS: false
PRINT_INSTRUCTION_TRACE: false
g_DEBUG_CYCLE: 0
BLOCK_STC: false
PERFECT_MEMORY_SYSTEM: false
PERFECT_MEMORY_SYSTEM_LATENCY: 0
DATA_BLOCK: false
REMOVE_SINGLE_CYCLE_DCACHE_FAST_PATH: true
g_SIMICS: false
L1_CACHE_ASSOC: 8
L1_CACHE_NUM_SETS_BITS: 8
L2_CACHE_ASSOC: 16
L2_CACHE_NUM_SETS_BITS: 11
L2_DIRECTORY_ASSOC: 8
L2_DIRECTORY_NUM_SETS_BITS: 9
L1T_CACHE_NUM_SETS_BITS: 6
L1T_CACHE_ASSOC: 4
L2T_CACHE_NUM_SETS_BITS: 10
L2T_CACHE_ASSOC: 16
g_MEMORY_SIZE_BYTES: 281474976710656
g_DATA_BLOCK_BYTES: 32
g_PAGE_SIZE_BYTES: 4096
g_REPLACEMENT_POLICY: LRU
g_DATA_MESSAGE_SIZE: 32
g_NUM_PROCESSORS: 8
g_NUM_L2_BANKS: 4
g_NUM_MEMORIES: 4
g_PROCS_PER_CHIP: 8
g_PROC_NUM_ACC: 2
g_DMA_PROC: 1
g_NUM_ACCS: 8
g_ACCS_PER_CHIP: 8
g_NUM_L2T_BANKS: 4
g_NUM_CHIPS: 1
g_NUM_CHIP_BITS: 0
g_MEMORY_SIZE_BITS: 48
g_DATA_BLOCK_BITS: 5
g_PAGE_SIZE_BITS: 12
g_NUM_PROCESSORS_BITS: 3
g_PROCS_PER_CHIP_BITS: 3
g_NUM_L2_BANKS_BITS: 2
g_NUM_L2_BANKS_PER_CHIP_BITS: 2
g_NUM_L2_BANKS_PER_CHIP: 4
g_NUM_MEMORIES_BITS: 2
g_NUM_MEMORIES_PER_CHIP: 4
g_MEMORY_MODULE_BITS: 41
g_MEMORY_MODULE_BLOCKS: 2199023255552
g_NUM_ACCS_BITS: 3
g_ACCS_PER_CHIP_BITS: 3
g_NUM_L2T_BANKS_BITS: 2
g_NUM_L2T_BANKS_PER_CHIP_BITS: 2
g_NUM_L2T_BANKS_PER_CHIP: 4
MAP_L2BANKS_TO_LOWEST_BITS: false
L1_to_L2_MSG_LATENCY: 2
L1_to_L2_DATA_LATENCY: 2
L2_to_L1_MSG_LATENCY: 2
L2_to_L1_DATA_LATENCY: 8
L2T_to_L1T_DATA_LATENCY: 7
L2_to_MEM_MSG_LATENCY: 100
L2_to_MEM_DATA_LATENCY: 100
MEM_to_L2_MSG_LATENCY: 200
MEM_to_L2_DATA_LATENCY: 200
DIRECTORY_CACHE_LATENCY: 6
NULL_LATENCY: 1
ISSUE_LATENCY: 2
CACHE_RESPONSE_LATENCY: 12
L2_RESPONSE_LATENCY: 6
L2_TAG_LATENCY: 6
L1_RESPONSE_LATENCY: 3
MEMORY_RESPONSE_LATENCY_MINUS_2: 1
DIRECTORY_LATENCY: 80
NETWORK_LINK_LATENCY: 1
COPY_HEAD_LATENCY: 4
ON_CHIP_LINK_LATENCY: 1
RECYCLE_LATENCY: 10
L2_RECYCLE_LATENCY: 5
TIMER_LATENCY: 10000
TBE_RESPONSE_LATENCY: 1
PERIODIC_TIMER_WAKEUPS: true
PROFILE_EXCEPTIONS: false
PROFILE_XACT: true
PROFILE_NONXACT: false
XACT_DEBUG: true
XACT_DEBUG_LEVEL: 1
XACT_MEMORY: false
XACT_ENABLE_TOURMALINE: false
XACT_NUM_CURRENT: 0
XACT_LAST_UPDATE: 0
XACT_ISOLATION_CHECK: false
PERFECT_FILTER: true
READ_WRITE_FILTER: Perfect_
PERFECT_VIRTUAL_FILTER: true
VIRTUAL_READ_WRITE_FILTER: Perfect_
PERFECT_SUMMARY_FILTER: true
SUMMARY_READ_WRITE_FILTER: Perfect_
XACT_EAGER_CD: true
XACT_LAZY_VM: false
XACT_CONFLICT_RES: BASE
XACT_VISUALIZER: false
XACT_COMMIT_TOKEN_LATENCY: 0
XACT_NO_BACKOFF: false
XACT_LOG_BUFFER_SIZE: 0
XACT_STORE_PREDICTOR_HISTORY: 256
XACT_STORE_PREDICTOR_ENTRIES: 256
XACT_STORE_PREDICTOR_THRESHOLD: 4
XACT_FIRST_ACCESS_COST: 0
XACT_FIRST_PAGE_ACCESS_COST: 0
ENABLE_MAGIC_WAITING: false
ENABLE_WATCHPOINT: false
XACT_ENABLE_VIRTUALIZATION_LOGTM_SE: false
ATMTP_ENABLED: false
ATMTP_ABORT_ON_NON_XACT_INST: false
ATMTP_ALLOW_SAVE_RESTORE_IN_XACT: false
ATMTP_XACT_MAX_STORES: 32
ATMTP_DEBUG_LEVEL: 0
L1_REQUEST_LATENCY: 2
L2_REQUEST_LATENCY: 4
SINGLE_ACCESS_L2_BANKS: true
SEQUENCER_TO_CONTROLLER_LATENCY: 4
L1CACHE_TRANSITIONS_PER_RUBY_CYCLE: 32
L2CACHE_TRANSITIONS_PER_RUBY_CYCLE: 32
DIRECTORY_TRANSITIONS_PER_RUBY_CYCLE: 32
g_SEQUENCER_OUTSTANDING_REQUESTS: 256
NUMBER_OF_TBES: 128
NUMBER_OF_L1_TBES: 128
NUMBER_OF_L2_TBES: 256
FINITE_BUFFERING: false
FINITE_BUFFER_SIZE: 3
PROCESSOR_BUFFER_SIZE: 10
PROTOCOL_BUFFER_SIZE: 32
TSO: false
g_NETWORK_TOPOLOGY: ACC_NETWORK
g_CACHE_DESIGN: FUSION
g_endpoint_bandwidth: 10000
g_adaptive_routing: false
NUMBER_OF_VIRTUAL_NETWORKS: 8
FAN_OUT_DEGREE: 4
g_PRINT_TOPOLOGY: true
g_PROCS_PER_CLUSTER: 4
XACT_LENGTH: 0
XACT_SIZE: 0
ABORT_RETRY_TIME: 0
g_GARNET_NETWORK: true
g_DETAIL_NETWORK: true
g_NETWORK_TESTING: false
g_FLIT_SIZE: 8
g_NUM_PIPE_STAGES: 4
g_VCS_PER_CLASS: 4
g_BUFFER_SIZE: 4
MEM_BUS_CYCLE_MULTIPLIER: 10
BANKS_PER_RANK: 8
RANKS_PER_DIMM: 2
DIMMS_PER_CHANNEL: 2
BANK_BIT_0: 8
RANK_BIT_0: 11
DIMM_BIT_0: 12
BANK_QUEUE_SIZE: 12
BANK_BUSY_TIME: 11
RANK_RANK_DELAY: 1
READ_WRITE_DELAY: 2
BASIC_BUS_BUSY_TIME: 2
MEM_CTL_LATENCY: 12
REFRESH_PERIOD: 1560
TFAW: 0
MEM_RANDOM_ARBITRATE: 0
MEM_FIXED_DELAY: 0
g_GMEM_SKIP_L1D: false
WRITES_STALL_AT_MSHR: true
CL_FIXED_LEASE: 1000
CL_PREDICTOR_TYPE: 0
CL_PREDICTOR_TYPE_FIXED: 0
CL_PREDICTOR_TYPE_GLOBAL: 1
CL_PREDICTOR_TYPE_PERL2: 2
CL_PREDICTOR_TYPE_PCFIXED: 3
CL_PREDICTOR_TYPE_PCADAPTIVE: 4
CL_PREDICTOR_TYPE_ADDRFIXED: 5
CL_PREDICTOR_TYPE_ORACLE: 6
CL_PREDICTOR_TYPE_PCSAMPLER: 7
CL_PRED_GLOBAL_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_GLOBAL_L2EVICT_PENALTY: 0
CL_PRED_GLOBAL_EXPIREHIT_CREDIT: 0
CL_PRED_PERL2_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_PERL2_L2EVICT_PENALTY: 0
CL_PRED_PERL2_EXPIREHIT_CREDIT: 0
CL_PRED_PCADAPTIVE_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_PCADAPTIVE_L2EVICT_PENALTY: 0
CL_PRED_PCADAPTIVE_EXPIREHIT_CREDIT: 0
CL_PRED_PCFIXED_INFILE: DUMMY
CL_PRED_ADDRFIXED_INFILE: DUMMY
LIFETIME_PROFILER_PERPC_OUTMODE: 0
LIFETIME_PROFILER_PERPC_OUTFILE: DUMMY
LIFETIME_PROFILER_PERADDR_OUTMODE: 0
LIFETIME_PROFILER_PERADDR_OUTFILE: DUMMY
LIFETIMETRACE_ENABLED: false
LIFETIMETRACE_OUTFILE: DUMMY
BENCHMARK_CONTAINS_MEMBAR: false

Chip Config
-----------
Total_Chips: 1

L1TCache_mandatoryQueue numberPerChip: 8

L1TCache_sequencerT numberPerChip: 8
SequencerT: SequencerT - SC
  max_outstanding_requests: 256

L1TCache_L1_TBEs numberPerChip: 8
TBEs_per_TBETable: 128

L1TCache_L1DcacheMemory numberPerChip: 8
Cache config: L1TCache_0_L1D
  cache_associativity: 4
  num_cache_sets_bits: 6
  num_cache_sets: 64
  cache_set_size_bytes: 2048
  cache_set_size_Kbytes: 2
  cache_set_size_Mbytes: 0.00195312
  cache_size_bytes: 8192
  cache_size_Kbytes: 8
  cache_size_Mbytes: 0.0078125

L2TCache_L2_TBEs numberPerChip: 4
TBEs_per_TBETable: 128

L2TCache_L2cacheMemory numberPerChip: 4
Cache config: L2TCache_0
  cache_associativity: 16
  num_cache_sets_bits: 10
  num_cache_sets: 1024
  cache_set_size_bytes: 32768
  cache_set_size_Kbytes: 32
  cache_set_size_Mbytes: 0.03125
  cache_size_bytes: 524288
  cache_size_Kbytes: 512
  cache_size_Mbytes: 0.5

L2TCache_L2ExpireTriggerQueue numberPerChip: 4

L2Cache_L2_TBEs numberPerChip: 4
TBEs_per_TBETable: 128

L2Cache_L2cacheMemory numberPerChip: 4
Cache config: L2Cache_0
  cache_associativity: 16
  num_cache_sets_bits: 11
  num_cache_sets: 2048
  cache_set_size_bytes: 65536
  cache_set_size_Kbytes: 64
  cache_set_size_Mbytes: 0.0625
  cache_size_bytes: 1048576
  cache_size_Kbytes: 1024
  cache_size_Mbytes: 1

L1Cache_L1_TBEs numberPerChip: 8
TBEs_per_TBETable: 128

L1Cache_L1IcacheMemory numberPerChip: 8
Cache config: L1Cache_0_L1I
  cache_associativity: 8
  num_cache_sets_bits: 8
  num_cache_sets: 256
  cache_set_size_bytes: 8192
  cache_set_size_Kbytes: 8
  cache_set_size_Mbytes: 0.0078125
  cache_size_bytes: 65536
  cache_size_Kbytes: 64
  cache_size_Mbytes: 0.0625

L1Cache_L1DcacheMemory numberPerChip: 8
Cache config: L1Cache_0_L1D
  cache_associativity: 8
  num_cache_sets_bits: 8
  num_cache_sets: 256
  cache_set_size_bytes: 8192
  cache_set_size_Kbytes: 8
  cache_set_size_Mbytes: 0.0078125
  cache_size_bytes: 65536
  cache_size_Kbytes: 64
  cache_size_Mbytes: 0.0625

L1Cache_mandatoryQueue numberPerChip: 8

L1Cache_sequencer numberPerChip: 8
sequencer: Sequencer - SC
  max_outstanding_requests: 256

Directory_directory numberPerChip: 4
Memory config:
  memory_bits: 48
  memory_size_bytes: 281474976710656
  memory_size_Kbytes: 2.74878e+11
  memory_size_Mbytes: 2.68435e+08
  memory_size_Gbytes: 262144
  module_bits: 41
  module_size_lines: 2199023255552
  module_size_bytes: 70368744177664
  module_size_Kbytes: 6.87195e+10
  module_size_Mbytes: 6.71089e+07


Network Configuration
---------------------
network: GarnetNetwork_d
topology: ACC_NETWORK

virtual_net_0: active, unordered
virtual_net_1: active, unordered
virtual_net_2: active, unordered
virtual_net_3: active, unordered
virtual_net_4: active, unordered
virtual_net_5: active, ordered
virtual_net_6: active, ordered
virtual_net_7: inactive

[Network Interface 0] - [inLink 53] - [outLink 0]
[Network Interface 1] - [inLink 54] - [outLink 1]
[Network Interface 2] - [inLink 55] - [outLink 2]
[Network Interface 3] - [inLink 56] - [outLink 3]
[Network Interface 4] - [inLink 57] - [outLink 4]
[Network Interface 5] - [inLink 58] - [outLink 5]
[Network Interface 6] - [inLink 59] - [outLink 6]
[Network Interface 7] - [inLink 60] - [outLink 7]
[Network Interface 8] - [inLink 61] - [outLink 8]
[Network Interface 9] - [inLink 62] - [outLink 9]
[Network Interface 10] - [inLink 63] - [outLink 10]
[Network Interface 11] - [inLink 64] - [outLink 11]
[Network Interface 12] - [inLink 28] - [outLink 12]
[Network Interface 13] - [inLink 33] - [outLink 13]
[Network Interface 14] - [inLink 38] - [outLink 14]
[Network Interface 15] - [inLink 43] - [outLink 15]
[Network Interface 16] - [inLink 29] - [outLink 16]
[Network Interface 17] - [inLink 34] - [outLink 17]
[Network Interface 18] - [inLink 39] - [outLink 18]
[Network Interface 19] - [inLink 44] - [outLink 19]
[Network Interface 20] - [inLink 30] - [outLink 20]
[Network Interface 21] - [inLink 35] - [outLink 21]
[Network Interface 22] - [inLink 40] - [outLink 22]
[Network Interface 23] - [inLink 45] - [outLink 23]
[Network Interface 24] - [inLink 31] - [outLink 24]
[Network Interface 25] - [inLink 36] - [outLink 25]
[Network Interface 26] - [inLink 41] - [outLink 26]
[Network Interface 27] - [inLink 46] - [outLink 27]
[Router 0] :: 
[inLink - 12 - 16 - 20 - 24 - 48 - ]
[outLink - 28 - 29 - 30 - 31 - 32 - ]
[Router 1] :: 
[inLink - 13 - 17 - 21 - 25 - 49 - ]
[outLink - 33 - 34 - 35 - 36 - 37 - ]
[Router 2] :: 
[inLink - 14 - 18 - 22 - 26 - 50 - ]
[outLink - 38 - 39 - 40 - 41 - 42 - ]
[Router 3] :: 
[inLink - 15 - 19 - 23 - 27 - 51 - ]
[outLink - 43 - 44 - 45 - 46 - 47 - ]
[Router 4] :: 
[inLink - 32 - 37 - 42 - 47 - 65 - ]
[outLink - 48 - 49 - 50 - 51 - 52 - ]
[Router 5] :: 
[inLink - 0 - 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 52 - ]
[outLink - 53 - 54 - 55 - 56 - 57 - 58 - 59 - 60 - 61 - 62 - 63 - 64 - 65 - ]
--- Begin Topology Print ---

Topology print ONLY indicates the _NETWORK_ latency between two machines
It does NOT include the latency within the machines

L1TCache-0 Network Latencies
  L1TCache-0 -> L1TCache-1 net_lat: 3
  L1TCache-0 -> L1TCache-2 net_lat: 3
  L1TCache-0 -> L1TCache-3 net_lat: 3
  L1TCache-0 -> L1TCache-4 net_lat: 3
  L1TCache-0 -> L1TCache-5 net_lat: 3
  L1TCache-0 -> L1TCache-6 net_lat: 3
  L1TCache-0 -> L1TCache-7 net_lat: 3
  L1TCache-0 -> L2TCache-0 net_lat: 3
  L1TCache-0 -> L2TCache-1 net_lat: 3
  L1TCache-0 -> L2TCache-2 net_lat: 3
  L1TCache-0 -> L2TCache-3 net_lat: 3
  L1TCache-0 -> L2Cache-0 net_lat: 18
  L1TCache-0 -> L2Cache-1 net_lat: 18
  L1TCache-0 -> L2Cache-2 net_lat: 18
  L1TCache-0 -> L2Cache-3 net_lat: 18
  L1TCache-0 -> L1Cache-0 net_lat: 18
  L1TCache-0 -> L1Cache-1 net_lat: 16
  L1TCache-0 -> L1Cache-2 net_lat: 18
  L1TCache-0 -> L1Cache-3 net_lat: 18
  L1TCache-0 -> L1Cache-4 net_lat: 18
  L1TCache-0 -> L1Cache-5 net_lat: 18
  L1TCache-0 -> L1Cache-6 net_lat: 18
  L1TCache-0 -> L1Cache-7 net_lat: 18
  L1TCache-0 -> Directory-0 net_lat: 16
  L1TCache-0 -> Directory-1 net_lat: 16
  L1TCache-0 -> Directory-2 net_lat: 16
  L1TCache-0 -> Directory-3 net_lat: 16

L1TCache-1 Network Latencies
  L1TCache-1 -> L1TCache-0 net_lat: 3
  L1TCache-1 -> L1TCache-2 net_lat: 3
  L1TCache-1 -> L1TCache-3 net_lat: 3
  L1TCache-1 -> L1TCache-4 net_lat: 3
  L1TCache-1 -> L1TCache-5 net_lat: 3
  L1TCache-1 -> L1TCache-6 net_lat: 3
  L1TCache-1 -> L1TCache-7 net_lat: 3
  L1TCache-1 -> L2TCache-0 net_lat: 3
  L1TCache-1 -> L2TCache-1 net_lat: 3
  L1TCache-1 -> L2TCache-2 net_lat: 3
  L1TCache-1 -> L2TCache-3 net_lat: 3
  L1TCache-1 -> L2Cache-0 net_lat: 18
  L1TCache-1 -> L2Cache-1 net_lat: 18
  L1TCache-1 -> L2Cache-2 net_lat: 18
  L1TCache-1 -> L2Cache-3 net_lat: 18
  L1TCache-1 -> L1Cache-0 net_lat: 18
  L1TCache-1 -> L1Cache-1 net_lat: 16
  L1TCache-1 -> L1Cache-2 net_lat: 18
  L1TCache-1 -> L1Cache-3 net_lat: 18
  L1TCache-1 -> L1Cache-4 net_lat: 18
  L1TCache-1 -> L1Cache-5 net_lat: 18
  L1TCache-1 -> L1Cache-6 net_lat: 18
  L1TCache-1 -> L1Cache-7 net_lat: 18
  L1TCache-1 -> Directory-0 net_lat: 16
  L1TCache-1 -> Directory-1 net_lat: 16
  L1TCache-1 -> Directory-2 net_lat: 16
  L1TCache-1 -> Directory-3 net_lat: 16

L1TCache-2 Network Latencies
  L1TCache-2 -> L1TCache-0 net_lat: 3
  L1TCache-2 -> L1TCache-1 net_lat: 3
  L1TCache-2 -> L1TCache-3 net_lat: 3
  L1TCache-2 -> L1TCache-4 net_lat: 3
  L1TCache-2 -> L1TCache-5 net_lat: 3
  L1TCache-2 -> L1TCache-6 net_lat: 3
  L1TCache-2 -> L1TCache-7 net_lat: 3
  L1TCache-2 -> L2TCache-0 net_lat: 3
  L1TCache-2 -> L2TCache-1 net_lat: 3
  L1TCache-2 -> L2TCache-2 net_lat: 3
  L1TCache-2 -> L2TCache-3 net_lat: 3
  L1TCache-2 -> L2Cache-0 net_lat: 18
  L1TCache-2 -> L2Cache-1 net_lat: 18
  L1TCache-2 -> L2Cache-2 net_lat: 18
  L1TCache-2 -> L2Cache-3 net_lat: 18
  L1TCache-2 -> L1Cache-0 net_lat: 18
  L1TCache-2 -> L1Cache-1 net_lat: 16
  L1TCache-2 -> L1Cache-2 net_lat: 18
  L1TCache-2 -> L1Cache-3 net_lat: 18
  L1TCache-2 -> L1Cache-4 net_lat: 18
  L1TCache-2 -> L1Cache-5 net_lat: 18
  L1TCache-2 -> L1Cache-6 net_lat: 18
  L1TCache-2 -> L1Cache-7 net_lat: 18
  L1TCache-2 -> Directory-0 net_lat: 16
  L1TCache-2 -> Directory-1 net_lat: 16
  L1TCache-2 -> Directory-2 net_lat: 16
  L1TCache-2 -> Directory-3 net_lat: 16

L1TCache-3 Network Latencies
  L1TCache-3 -> L1TCache-0 net_lat: 3
  L1TCache-3 -> L1TCache-1 net_lat: 3
  L1TCache-3 -> L1TCache-2 net_lat: 3
  L1TCache-3 -> L1TCache-4 net_lat: 3
  L1TCache-3 -> L1TCache-5 net_lat: 3
  L1TCache-3 -> L1TCache-6 net_lat: 3
  L1TCache-3 -> L1TCache-7 net_lat: 3
  L1TCache-3 -> L2TCache-0 net_lat: 3
  L1TCache-3 -> L2TCache-1 net_lat: 3
  L1TCache-3 -> L2TCache-2 net_lat: 3
  L1TCache-3 -> L2TCache-3 net_lat: 3
  L1TCache-3 -> L2Cache-0 net_lat: 18
  L1TCache-3 -> L2Cache-1 net_lat: 18
  L1TCache-3 -> L2Cache-2 net_lat: 18
  L1TCache-3 -> L2Cache-3 net_lat: 18
  L1TCache-3 -> L1Cache-0 net_lat: 18
  L1TCache-3 -> L1Cache-1 net_lat: 16
  L1TCache-3 -> L1Cache-2 net_lat: 18
  L1TCache-3 -> L1Cache-3 net_lat: 18
  L1TCache-3 -> L1Cache-4 net_lat: 18
  L1TCache-3 -> L1Cache-5 net_lat: 18
  L1TCache-3 -> L1Cache-6 net_lat: 18
  L1TCache-3 -> L1Cache-7 net_lat: 18
  L1TCache-3 -> Directory-0 net_lat: 16
  L1TCache-3 -> Directory-1 net_lat: 16
  L1TCache-3 -> Directory-2 net_lat: 16
  L1TCache-3 -> Directory-3 net_lat: 16

L1TCache-4 Network Latencies
  L1TCache-4 -> L1TCache-0 net_lat: 3
  L1TCache-4 -> L1TCache-1 net_lat: 3
  L1TCache-4 -> L1TCache-2 net_lat: 3
  L1TCache-4 -> L1TCache-3 net_lat: 3
  L1TCache-4 -> L1TCache-5 net_lat: 3
  L1TCache-4 -> L1TCache-6 net_lat: 3
  L1TCache-4 -> L1TCache-7 net_lat: 3
  L1TCache-4 -> L2TCache-0 net_lat: 3
  L1TCache-4 -> L2TCache-1 net_lat: 3
  L1TCache-4 -> L2TCache-2 net_lat: 3
  L1TCache-4 -> L2TCache-3 net_lat: 3
  L1TCache-4 -> L2Cache-0 net_lat: 18
  L1TCache-4 -> L2Cache-1 net_lat: 18
  L1TCache-4 -> L2Cache-2 net_lat: 18
  L1TCache-4 -> L2Cache-3 net_lat: 18
  L1TCache-4 -> L1Cache-0 net_lat: 18
  L1TCache-4 -> L1Cache-1 net_lat: 16
  L1TCache-4 -> L1Cache-2 net_lat: 18
  L1TCache-4 -> L1Cache-3 net_lat: 18
  L1TCache-4 -> L1Cache-4 net_lat: 18
  L1TCache-4 -> L1Cache-5 net_lat: 18
  L1TCache-4 -> L1Cache-6 net_lat: 18
  L1TCache-4 -> L1Cache-7 net_lat: 18
  L1TCache-4 -> Directory-0 net_lat: 16
  L1TCache-4 -> Directory-1 net_lat: 16
  L1TCache-4 -> Directory-2 net_lat: 16
  L1TCache-4 -> Directory-3 net_lat: 16

L1TCache-5 Network Latencies
  L1TCache-5 -> L1TCache-0 net_lat: 3
  L1TCache-5 -> L1TCache-1 net_lat: 3
  L1TCache-5 -> L1TCache-2 net_lat: 3
  L1TCache-5 -> L1TCache-3 net_lat: 3
  L1TCache-5 -> L1TCache-4 net_lat: 3
  L1TCache-5 -> L1TCache-6 net_lat: 3
  L1TCache-5 -> L1TCache-7 net_lat: 3
  L1TCache-5 -> L2TCache-0 net_lat: 3
  L1TCache-5 -> L2TCache-1 net_lat: 3
  L1TCache-5 -> L2TCache-2 net_lat: 3
  L1TCache-5 -> L2TCache-3 net_lat: 3
  L1TCache-5 -> L2Cache-0 net_lat: 18
  L1TCache-5 -> L2Cache-1 net_lat: 18
  L1TCache-5 -> L2Cache-2 net_lat: 18
  L1TCache-5 -> L2Cache-3 net_lat: 18
  L1TCache-5 -> L1Cache-0 net_lat: 18
  L1TCache-5 -> L1Cache-1 net_lat: 16
  L1TCache-5 -> L1Cache-2 net_lat: 18
  L1TCache-5 -> L1Cache-3 net_lat: 18
  L1TCache-5 -> L1Cache-4 net_lat: 18
  L1TCache-5 -> L1Cache-5 net_lat: 18
  L1TCache-5 -> L1Cache-6 net_lat: 18
  L1TCache-5 -> L1Cache-7 net_lat: 18
  L1TCache-5 -> Directory-0 net_lat: 16
  L1TCache-5 -> Directory-1 net_lat: 16
  L1TCache-5 -> Directory-2 net_lat: 16
  L1TCache-5 -> Directory-3 net_lat: 16

L1TCache-6 Network Latencies
  L1TCache-6 -> L1TCache-0 net_lat: 3
  L1TCache-6 -> L1TCache-1 net_lat: 3
  L1TCache-6 -> L1TCache-2 net_lat: 3
  L1TCache-6 -> L1TCache-3 net_lat: 3
  L1TCache-6 -> L1TCache-4 net_lat: 3
  L1TCache-6 -> L1TCache-5 net_lat: 3
  L1TCache-6 -> L1TCache-7 net_lat: 3
  L1TCache-6 -> L2TCache-0 net_lat: 3
  L1TCache-6 -> L2TCache-1 net_lat: 3
  L1TCache-6 -> L2TCache-2 net_lat: 3
  L1TCache-6 -> L2TCache-3 net_lat: 3
  L1TCache-6 -> L2Cache-0 net_lat: 18
  L1TCache-6 -> L2Cache-1 net_lat: 18
  L1TCache-6 -> L2Cache-2 net_lat: 18
  L1TCache-6 -> L2Cache-3 net_lat: 18
  L1TCache-6 -> L1Cache-0 net_lat: 18
  L1TCache-6 -> L1Cache-1 net_lat: 16
  L1TCache-6 -> L1Cache-2 net_lat: 18
  L1TCache-6 -> L1Cache-3 net_lat: 18
  L1TCache-6 -> L1Cache-4 net_lat: 18
  L1TCache-6 -> L1Cache-5 net_lat: 18
  L1TCache-6 -> L1Cache-6 net_lat: 18
  L1TCache-6 -> L1Cache-7 net_lat: 18
  L1TCache-6 -> Directory-0 net_lat: 16
  L1TCache-6 -> Directory-1 net_lat: 16
  L1TCache-6 -> Directory-2 net_lat: 16
  L1TCache-6 -> Directory-3 net_lat: 16

L1TCache-7 Network Latencies
  L1TCache-7 -> L1TCache-0 net_lat: 3
  L1TCache-7 -> L1TCache-1 net_lat: 3
  L1TCache-7 -> L1TCache-2 net_lat: 3
  L1TCache-7 -> L1TCache-3 net_lat: 3
  L1TCache-7 -> L1TCache-4 net_lat: 3
  L1TCache-7 -> L1TCache-5 net_lat: 3
  L1TCache-7 -> L1TCache-6 net_lat: 3
  L1TCache-7 -> L2TCache-0 net_lat: 3
  L1TCache-7 -> L2TCache-1 net_lat: 3
  L1TCache-7 -> L2TCache-2 net_lat: 3
  L1TCache-7 -> L2TCache-3 net_lat: 3
  L1TCache-7 -> L2Cache-0 net_lat: 18
  L1TCache-7 -> L2Cache-1 net_lat: 18
  L1TCache-7 -> L2Cache-2 net_lat: 18
  L1TCache-7 -> L2Cache-3 net_lat: 18
  L1TCache-7 -> L1Cache-0 net_lat: 18
  L1TCache-7 -> L1Cache-1 net_lat: 16
  L1TCache-7 -> L1Cache-2 net_lat: 18
  L1TCache-7 -> L1Cache-3 net_lat: 18
  L1TCache-7 -> L1Cache-4 net_lat: 18
  L1TCache-7 -> L1Cache-5 net_lat: 18
  L1TCache-7 -> L1Cache-6 net_lat: 18
  L1TCache-7 -> L1Cache-7 net_lat: 18
  L1TCache-7 -> Directory-0 net_lat: 16
  L1TCache-7 -> Directory-1 net_lat: 16
  L1TCache-7 -> Directory-2 net_lat: 16
  L1TCache-7 -> Directory-3 net_lat: 16

L2TCache-0 Network Latencies
  L2TCache-0 -> L1TCache-0 net_lat: 3
  L2TCache-0 -> L1TCache-1 net_lat: 3
  L2TCache-0 -> L1TCache-2 net_lat: 3
  L2TCache-0 -> L1TCache-3 net_lat: 3
  L2TCache-0 -> L1TCache-4 net_lat: 3
  L2TCache-0 -> L1TCache-5 net_lat: 3
  L2TCache-0 -> L1TCache-6 net_lat: 3
  L2TCache-0 -> L1TCache-7 net_lat: 3
  L2TCache-0 -> L2TCache-1 net_lat: 3
  L2TCache-0 -> L2TCache-2 net_lat: 3
  L2TCache-0 -> L2TCache-3 net_lat: 3
  L2TCache-0 -> L2Cache-0 net_lat: 18
  L2TCache-0 -> L2Cache-1 net_lat: 18
  L2TCache-0 -> L2Cache-2 net_lat: 18
  L2TCache-0 -> L2Cache-3 net_lat: 18
  L2TCache-0 -> L1Cache-0 net_lat: 18
  L2TCache-0 -> L1Cache-1 net_lat: 16
  L2TCache-0 -> L1Cache-2 net_lat: 18
  L2TCache-0 -> L1Cache-3 net_lat: 18
  L2TCache-0 -> L1Cache-4 net_lat: 18
  L2TCache-0 -> L1Cache-5 net_lat: 18
  L2TCache-0 -> L1Cache-6 net_lat: 18
  L2TCache-0 -> L1Cache-7 net_lat: 18
  L2TCache-0 -> Directory-0 net_lat: 16
  L2TCache-0 -> Directory-1 net_lat: 16
  L2TCache-0 -> Directory-2 net_lat: 16
  L2TCache-0 -> Directory-3 net_lat: 16

L2TCache-1 Network Latencies
  L2TCache-1 -> L1TCache-0 net_lat: 3
  L2TCache-1 -> L1TCache-1 net_lat: 3
  L2TCache-1 -> L1TCache-2 net_lat: 3
  L2TCache-1 -> L1TCache-3 net_lat: 3
  L2TCache-1 -> L1TCache-4 net_lat: 3
  L2TCache-1 -> L1TCache-5 net_lat: 3
  L2TCache-1 -> L1TCache-6 net_lat: 3
  L2TCache-1 -> L1TCache-7 net_lat: 3
  L2TCache-1 -> L2TCache-0 net_lat: 3
  L2TCache-1 -> L2TCache-2 net_lat: 3
  L2TCache-1 -> L2TCache-3 net_lat: 3
  L2TCache-1 -> L2Cache-0 net_lat: 18
  L2TCache-1 -> L2Cache-1 net_lat: 18
  L2TCache-1 -> L2Cache-2 net_lat: 18
  L2TCache-1 -> L2Cache-3 net_lat: 18
  L2TCache-1 -> L1Cache-0 net_lat: 18
  L2TCache-1 -> L1Cache-1 net_lat: 16
  L2TCache-1 -> L1Cache-2 net_lat: 18
  L2TCache-1 -> L1Cache-3 net_lat: 18
  L2TCache-1 -> L1Cache-4 net_lat: 18
  L2TCache-1 -> L1Cache-5 net_lat: 18
  L2TCache-1 -> L1Cache-6 net_lat: 18
  L2TCache-1 -> L1Cache-7 net_lat: 18
  L2TCache-1 -> Directory-0 net_lat: 16
  L2TCache-1 -> Directory-1 net_lat: 16
  L2TCache-1 -> Directory-2 net_lat: 16
  L2TCache-1 -> Directory-3 net_lat: 16

L2TCache-2 Network Latencies
  L2TCache-2 -> L1TCache-0 net_lat: 3
  L2TCache-2 -> L1TCache-1 net_lat: 3
  L2TCache-2 -> L1TCache-2 net_lat: 3
  L2TCache-2 -> L1TCache-3 net_lat: 3
  L2TCache-2 -> L1TCache-4 net_lat: 3
  L2TCache-2 -> L1TCache-5 net_lat: 3
  L2TCache-2 -> L1TCache-6 net_lat: 3
  L2TCache-2 -> L1TCache-7 net_lat: 3
  L2TCache-2 -> L2TCache-0 net_lat: 3
  L2TCache-2 -> L2TCache-1 net_lat: 3
  L2TCache-2 -> L2TCache-3 net_lat: 3
  L2TCache-2 -> L2Cache-0 net_lat: 18
  L2TCache-2 -> L2Cache-1 net_lat: 18
  L2TCache-2 -> L2Cache-2 net_lat: 18
  L2TCache-2 -> L2Cache-3 net_lat: 18
  L2TCache-2 -> L1Cache-0 net_lat: 18
  L2TCache-2 -> L1Cache-1 net_lat: 16
  L2TCache-2 -> L1Cache-2 net_lat: 18
  L2TCache-2 -> L1Cache-3 net_lat: 18
  L2TCache-2 -> L1Cache-4 net_lat: 18
  L2TCache-2 -> L1Cache-5 net_lat: 18
  L2TCache-2 -> L1Cache-6 net_lat: 18
  L2TCache-2 -> L1Cache-7 net_lat: 18
  L2TCache-2 -> Directory-0 net_lat: 16
  L2TCache-2 -> Directory-1 net_lat: 16
  L2TCache-2 -> Directory-2 net_lat: 16
  L2TCache-2 -> Directory-3 net_lat: 16

L2TCache-3 Network Latencies
  L2TCache-3 -> L1TCache-0 net_lat: 3
  L2TCache-3 -> L1TCache-1 net_lat: 3
  L2TCache-3 -> L1TCache-2 net_lat: 3
  L2TCache-3 -> L1TCache-3 net_lat: 3
  L2TCache-3 -> L1TCache-4 net_lat: 3
  L2TCache-3 -> L1TCache-5 net_lat: 3
  L2TCache-3 -> L1TCache-6 net_lat: 3
  L2TCache-3 -> L1TCache-7 net_lat: 3
  L2TCache-3 -> L2TCache-0 net_lat: 3
  L2TCache-3 -> L2TCache-1 net_lat: 3
  L2TCache-3 -> L2TCache-2 net_lat: 3
  L2TCache-3 -> L2Cache-0 net_lat: 18
  L2TCache-3 -> L2Cache-1 net_lat: 18
  L2TCache-3 -> L2Cache-2 net_lat: 18
  L2TCache-3 -> L2Cache-3 net_lat: 18
  L2TCache-3 -> L1Cache-0 net_lat: 18
  L2TCache-3 -> L1Cache-1 net_lat: 16
  L2TCache-3 -> L1Cache-2 net_lat: 18
  L2TCache-3 -> L1Cache-3 net_lat: 18
  L2TCache-3 -> L1Cache-4 net_lat: 18
  L2TCache-3 -> L1Cache-5 net_lat: 18
  L2TCache-3 -> L1Cache-6 net_lat: 18
  L2TCache-3 -> L1Cache-7 net_lat: 18
  L2TCache-3 -> Directory-0 net_lat: 16
  L2TCache-3 -> Directory-1 net_lat: 16
  L2TCache-3 -> Directory-2 net_lat: 16
  L2TCache-3 -> Directory-3 net_lat: 16

L2Cache-0 Network Latencies
  L2Cache-0 -> L1TCache-0 net_lat: 18
  L2Cache-0 -> L1TCache-1 net_lat: 18
  L2Cache-0 -> L1TCache-2 net_lat: 18
  L2Cache-0 -> L1TCache-3 net_lat: 18
  L2Cache-0 -> L1TCache-4 net_lat: 18
  L2Cache-0 -> L1TCache-5 net_lat: 18
  L2Cache-0 -> L1TCache-6 net_lat: 18
  L2Cache-0 -> L1TCache-7 net_lat: 18
  L2Cache-0 -> L2TCache-0 net_lat: 18
  L2Cache-0 -> L2TCache-1 net_lat: 18
  L2Cache-0 -> L2TCache-2 net_lat: 18
  L2Cache-0 -> L2TCache-3 net_lat: 18
  L2Cache-0 -> L2Cache-1 net_lat: 11
  L2Cache-0 -> L2Cache-2 net_lat: 11
  L2Cache-0 -> L2Cache-3 net_lat: 11
  L2Cache-0 -> L1Cache-0 net_lat: 7
  L2Cache-0 -> L1Cache-1 net_lat: 9
  L2Cache-0 -> L1Cache-2 net_lat: 11
  L2Cache-0 -> L1Cache-3 net_lat: 11
  L2Cache-0 -> L1Cache-4 net_lat: 7
  L2Cache-0 -> L1Cache-5 net_lat: 11
  L2Cache-0 -> L1Cache-6 net_lat: 11
  L2Cache-0 -> L1Cache-7 net_lat: 11
  L2Cache-0 -> Directory-0 net_lat: 5
  L2Cache-0 -> Directory-1 net_lat: 9
  L2Cache-0 -> Directory-2 net_lat: 9
  L2Cache-0 -> Directory-3 net_lat: 9

L2Cache-1 Network Latencies
  L2Cache-1 -> L1TCache-0 net_lat: 18
  L2Cache-1 -> L1TCache-1 net_lat: 18
  L2Cache-1 -> L1TCache-2 net_lat: 18
  L2Cache-1 -> L1TCache-3 net_lat: 18
  L2Cache-1 -> L1TCache-4 net_lat: 18
  L2Cache-1 -> L1TCache-5 net_lat: 18
  L2Cache-1 -> L1TCache-6 net_lat: 18
  L2Cache-1 -> L1TCache-7 net_lat: 18
  L2Cache-1 -> L2TCache-0 net_lat: 18
  L2Cache-1 -> L2TCache-1 net_lat: 18
  L2Cache-1 -> L2TCache-2 net_lat: 18
  L2Cache-1 -> L2TCache-3 net_lat: 18
  L2Cache-1 -> L2Cache-0 net_lat: 11
  L2Cache-1 -> L2Cache-2 net_lat: 11
  L2Cache-1 -> L2Cache-3 net_lat: 11
  L2Cache-1 -> L1Cache-0 net_lat: 11
  L2Cache-1 -> L1Cache-1 net_lat: 5
  L2Cache-1 -> L1Cache-2 net_lat: 11
  L2Cache-1 -> L1Cache-3 net_lat: 11
  L2Cache-1 -> L1Cache-4 net_lat: 11
  L2Cache-1 -> L1Cache-5 net_lat: 7
  L2Cache-1 -> L1Cache-6 net_lat: 11
  L2Cache-1 -> L1Cache-7 net_lat: 11
  L2Cache-1 -> Directory-0 net_lat: 9
  L2Cache-1 -> Directory-1 net_lat: 5
  L2Cache-1 -> Directory-2 net_lat: 9
  L2Cache-1 -> Directory-3 net_lat: 9

L2Cache-2 Network Latencies
  L2Cache-2 -> L1TCache-0 net_lat: 18
  L2Cache-2 -> L1TCache-1 net_lat: 18
  L2Cache-2 -> L1TCache-2 net_lat: 18
  L2Cache-2 -> L1TCache-3 net_lat: 18
  L2Cache-2 -> L1TCache-4 net_lat: 18
  L2Cache-2 -> L1TCache-5 net_lat: 18
  L2Cache-2 -> L1TCache-6 net_lat: 18
  L2Cache-2 -> L1TCache-7 net_lat: 18
  L2Cache-2 -> L2TCache-0 net_lat: 18
  L2Cache-2 -> L2TCache-1 net_lat: 18
  L2Cache-2 -> L2TCache-2 net_lat: 18
  L2Cache-2 -> L2TCache-3 net_lat: 18
  L2Cache-2 -> L2Cache-0 net_lat: 11
  L2Cache-2 -> L2Cache-1 net_lat: 11
  L2Cache-2 -> L2Cache-3 net_lat: 11
  L2Cache-2 -> L1Cache-0 net_lat: 11
  L2Cache-2 -> L1Cache-1 net_lat: 9
  L2Cache-2 -> L1Cache-2 net_lat: 7
  L2Cache-2 -> L1Cache-3 net_lat: 11
  L2Cache-2 -> L1Cache-4 net_lat: 11
  L2Cache-2 -> L1Cache-5 net_lat: 11
  L2Cache-2 -> L1Cache-6 net_lat: 7
  L2Cache-2 -> L1Cache-7 net_lat: 11
  L2Cache-2 -> Directory-0 net_lat: 9
  L2Cache-2 -> Directory-1 net_lat: 9
  L2Cache-2 -> Directory-2 net_lat: 5
  L2Cache-2 -> Directory-3 net_lat: 9

L2Cache-3 Network Latencies
  L2Cache-3 -> L1TCache-0 net_lat: 18
  L2Cache-3 -> L1TCache-1 net_lat: 18
  L2Cache-3 -> L1TCache-2 net_lat: 18
  L2Cache-3 -> L1TCache-3 net_lat: 18
  L2Cache-3 -> L1TCache-4 net_lat: 18
  L2Cache-3 -> L1TCache-5 net_lat: 18
  L2Cache-3 -> L1TCache-6 net_lat: 18
  L2Cache-3 -> L1TCache-7 net_lat: 18
  L2Cache-3 -> L2TCache-0 net_lat: 18
  L2Cache-3 -> L2TCache-1 net_lat: 18
  L2Cache-3 -> L2TCache-2 net_lat: 18
  L2Cache-3 -> L2TCache-3 net_lat: 18
  L2Cache-3 -> L2Cache-0 net_lat: 11
  L2Cache-3 -> L2Cache-1 net_lat: 11
  L2Cache-3 -> L2Cache-2 net_lat: 11
  L2Cache-3 -> L1Cache-0 net_lat: 11
  L2Cache-3 -> L1Cache-1 net_lat: 9
  L2Cache-3 -> L1Cache-2 net_lat: 11
  L2Cache-3 -> L1Cache-3 net_lat: 7
  L2Cache-3 -> L1Cache-4 net_lat: 11
  L2Cache-3 -> L1Cache-5 net_lat: 11
  L2Cache-3 -> L1Cache-6 net_lat: 11
  L2Cache-3 -> L1Cache-7 net_lat: 7
  L2Cache-3 -> Directory-0 net_lat: 9
  L2Cache-3 -> Directory-1 net_lat: 9
  L2Cache-3 -> Directory-2 net_lat: 9
  L2Cache-3 -> Directory-3 net_lat: 5

L1Cache-0 Network Latencies
  L1Cache-0 -> L1TCache-0 net_lat: 18
  L1Cache-0 -> L1TCache-1 net_lat: 18
  L1Cache-0 -> L1TCache-2 net_lat: 18
  L1Cache-0 -> L1TCache-3 net_lat: 18
  L1Cache-0 -> L1TCache-4 net_lat: 18
  L1Cache-0 -> L1TCache-5 net_lat: 18
  L1Cache-0 -> L1TCache-6 net_lat: 18
  L1Cache-0 -> L1TCache-7 net_lat: 18
  L1Cache-0 -> L2TCache-0 net_lat: 18
  L1Cache-0 -> L2TCache-1 net_lat: 18
  L1Cache-0 -> L2TCache-2 net_lat: 18
  L1Cache-0 -> L2TCache-3 net_lat: 18
  L1Cache-0 -> L2Cache-0 net_lat: 7
  L1Cache-0 -> L2Cache-1 net_lat: 11
  L1Cache-0 -> L2Cache-2 net_lat: 11
  L1Cache-0 -> L2Cache-3 net_lat: 11
  L1Cache-0 -> L1Cache-1 net_lat: 9
  L1Cache-0 -> L1Cache-2 net_lat: 11
  L1Cache-0 -> L1Cache-3 net_lat: 11
  L1Cache-0 -> L1Cache-4 net_lat: 7
  L1Cache-0 -> L1Cache-5 net_lat: 11
  L1Cache-0 -> L1Cache-6 net_lat: 11
  L1Cache-0 -> L1Cache-7 net_lat: 11
  L1Cache-0 -> Directory-0 net_lat: 5
  L1Cache-0 -> Directory-1 net_lat: 9
  L1Cache-0 -> Directory-2 net_lat: 9
  L1Cache-0 -> Directory-3 net_lat: 9

L1Cache-1 Network Latencies
  L1Cache-1 -> L1TCache-0 net_lat: 16
  L1Cache-1 -> L1TCache-1 net_lat: 16
  L1Cache-1 -> L1TCache-2 net_lat: 16
  L1Cache-1 -> L1TCache-3 net_lat: 16
  L1Cache-1 -> L1TCache-4 net_lat: 16
  L1Cache-1 -> L1TCache-5 net_lat: 16
  L1Cache-1 -> L1TCache-6 net_lat: 16
  L1Cache-1 -> L1TCache-7 net_lat: 16
  L1Cache-1 -> L2TCache-0 net_lat: 16
  L1Cache-1 -> L2TCache-1 net_lat: 16
  L1Cache-1 -> L2TCache-2 net_lat: 16
  L1Cache-1 -> L2TCache-3 net_lat: 16
  L1Cache-1 -> L2Cache-0 net_lat: 9
  L1Cache-1 -> L2Cache-1 net_lat: 5
  L1Cache-1 -> L2Cache-2 net_lat: 9
  L1Cache-1 -> L2Cache-3 net_lat: 9
  L1Cache-1 -> L1Cache-0 net_lat: 9
  L1Cache-1 -> L1Cache-2 net_lat: 9
  L1Cache-1 -> L1Cache-3 net_lat: 9
  L1Cache-1 -> L1Cache-4 net_lat: 9
  L1Cache-1 -> L1Cache-5 net_lat: 5
  L1Cache-1 -> L1Cache-6 net_lat: 9
  L1Cache-1 -> L1Cache-7 net_lat: 9
  L1Cache-1 -> Directory-0 net_lat: 7
  L1Cache-1 -> Directory-1 net_lat: 3
  L1Cache-1 -> Directory-2 net_lat: 7
  L1Cache-1 -> Directory-3 net_lat: 7

L1Cache-2 Network Latencies
  L1Cache-2 -> L1TCache-0 net_lat: 18
  L1Cache-2 -> L1TCache-1 net_lat: 18
  L1Cache-2 -> L1TCache-2 net_lat: 18
  L1Cache-2 -> L1TCache-3 net_lat: 18
  L1Cache-2 -> L1TCache-4 net_lat: 18
  L1Cache-2 -> L1TCache-5 net_lat: 18
  L1Cache-2 -> L1TCache-6 net_lat: 18
  L1Cache-2 -> L1TCache-7 net_lat: 18
  L1Cache-2 -> L2TCache-0 net_lat: 18
  L1Cache-2 -> L2TCache-1 net_lat: 18
  L1Cache-2 -> L2TCache-2 net_lat: 18
  L1Cache-2 -> L2TCache-3 net_lat: 18
  L1Cache-2 -> L2Cache-0 net_lat: 11
  L1Cache-2 -> L2Cache-1 net_lat: 11
  L1Cache-2 -> L2Cache-2 net_lat: 7
  L1Cache-2 -> L2Cache-3 net_lat: 11
  L1Cache-2 -> L1Cache-0 net_lat: 11
  L1Cache-2 -> L1Cache-1 net_lat: 9
  L1Cache-2 -> L1Cache-3 net_lat: 11
  L1Cache-2 -> L1Cache-4 net_lat: 11
  L1Cache-2 -> L1Cache-5 net_lat: 11
  L1Cache-2 -> L1Cache-6 net_lat: 7
  L1Cache-2 -> L1Cache-7 net_lat: 11
  L1Cache-2 -> Directory-0 net_lat: 9
  L1Cache-2 -> Directory-1 net_lat: 9
  L1Cache-2 -> Directory-2 net_lat: 5
  L1Cache-2 -> Directory-3 net_lat: 9

L1Cache-3 Network Latencies
  L1Cache-3 -> L1TCache-0 net_lat: 18
  L1Cache-3 -> L1TCache-1 net_lat: 18
  L1Cache-3 -> L1TCache-2 net_lat: 18
  L1Cache-3 -> L1TCache-3 net_lat: 18
  L1Cache-3 -> L1TCache-4 net_lat: 18
  L1Cache-3 -> L1TCache-5 net_lat: 18
  L1Cache-3 -> L1TCache-6 net_lat: 18
  L1Cache-3 -> L1TCache-7 net_lat: 18
  L1Cache-3 -> L2TCache-0 net_lat: 18
  L1Cache-3 -> L2TCache-1 net_lat: 18
  L1Cache-3 -> L2TCache-2 net_lat: 18
  L1Cache-3 -> L2TCache-3 net_lat: 18
  L1Cache-3 -> L2Cache-0 net_lat: 11
  L1Cache-3 -> L2Cache-1 net_lat: 11
  L1Cache-3 -> L2Cache-2 net_lat: 11
  L1Cache-3 -> L2Cache-3 net_lat: 7
  L1Cache-3 -> L1Cache-0 net_lat: 11
  L1Cache-3 -> L1Cache-1 net_lat: 9
  L1Cache-3 -> L1Cache-2 net_lat: 11
  L1Cache-3 -> L1Cache-4 net_lat: 11
  L1Cache-3 -> L1Cache-5 net_lat: 11
  L1Cache-3 -> L1Cache-6 net_lat: 11
  L1Cache-3 -> L1Cache-7 net_lat: 7
  L1Cache-3 -> Directory-0 net_lat: 9
  L1Cache-3 -> Directory-1 net_lat: 9
  L1Cache-3 -> Directory-2 net_lat: 9
  L1Cache-3 -> Directory-3 net_lat: 5

L1Cache-4 Network Latencies
  L1Cache-4 -> L1TCache-0 net_lat: 18
  L1Cache-4 -> L1TCache-1 net_lat: 18
  L1Cache-4 -> L1TCache-2 net_lat: 18
  L1Cache-4 -> L1TCache-3 net_lat: 18
  L1Cache-4 -> L1TCache-4 net_lat: 18
  L1Cache-4 -> L1TCache-5 net_lat: 18
  L1Cache-4 -> L1TCache-6 net_lat: 18
  L1Cache-4 -> L1TCache-7 net_lat: 18
  L1Cache-4 -> L2TCache-0 net_lat: 18
  L1Cache-4 -> L2TCache-1 net_lat: 18
  L1Cache-4 -> L2TCache-2 net_lat: 18
  L1Cache-4 -> L2TCache-3 net_lat: 18
  L1Cache-4 -> L2Cache-0 net_lat: 7
  L1Cache-4 -> L2Cache-1 net_lat: 11
  L1Cache-4 -> L2Cache-2 net_lat: 11
  L1Cache-4 -> L2Cache-3 net_lat: 11
  L1Cache-4 -> L1Cache-0 net_lat: 7
  L1Cache-4 -> L1Cache-1 net_lat: 9
  L1Cache-4 -> L1Cache-2 net_lat: 11
  L1Cache-4 -> L1Cache-3 net_lat: 11
  L1Cache-4 -> L1Cache-5 net_lat: 11
  L1Cache-4 -> L1Cache-6 net_lat: 11
  L1Cache-4 -> L1Cache-7 net_lat: 11
  L1Cache-4 -> Directory-0 net_lat: 5
  L1Cache-4 -> Directory-1 net_lat: 9
  L1Cache-4 -> Directory-2 net_lat: 9
  L1Cache-4 -> Directory-3 net_lat: 9

L1Cache-5 Network Latencies
  L1Cache-5 -> L1TCache-0 net_lat: 18
  L1Cache-5 -> L1TCache-1 net_lat: 18
  L1Cache-5 -> L1TCache-2 net_lat: 18
  L1Cache-5 -> L1TCache-3 net_lat: 18
  L1Cache-5 -> L1TCache-4 net_lat: 18
  L1Cache-5 -> L1TCache-5 net_lat: 18
  L1Cache-5 -> L1TCache-6 net_lat: 18
  L1Cache-5 -> L1TCache-7 net_lat: 18
  L1Cache-5 -> L2TCache-0 net_lat: 18
  L1Cache-5 -> L2TCache-1 net_lat: 18
  L1Cache-5 -> L2TCache-2 net_lat: 18
  L1Cache-5 -> L2TCache-3 net_lat: 18
  L1Cache-5 -> L2Cache-0 net_lat: 11
  L1Cache-5 -> L2Cache-1 net_lat: 7
  L1Cache-5 -> L2Cache-2 net_lat: 11
  L1Cache-5 -> L2Cache-3 net_lat: 11
  L1Cache-5 -> L1Cache-0 net_lat: 11
  L1Cache-5 -> L1Cache-1 net_lat: 5
  L1Cache-5 -> L1Cache-2 net_lat: 11
  L1Cache-5 -> L1Cache-3 net_lat: 11
  L1Cache-5 -> L1Cache-4 net_lat: 11
  L1Cache-5 -> L1Cache-6 net_lat: 11
  L1Cache-5 -> L1Cache-7 net_lat: 11
  L1Cache-5 -> Directory-0 net_lat: 9
  L1Cache-5 -> Directory-1 net_lat: 5
  L1Cache-5 -> Directory-2 net_lat: 9
  L1Cache-5 -> Directory-3 net_lat: 9

L1Cache-6 Network Latencies
  L1Cache-6 -> L1TCache-0 net_lat: 18
  L1Cache-6 -> L1TCache-1 net_lat: 18
  L1Cache-6 -> L1TCache-2 net_lat: 18
  L1Cache-6 -> L1TCache-3 net_lat: 18
  L1Cache-6 -> L1TCache-4 net_lat: 18
  L1Cache-6 -> L1TCache-5 net_lat: 18
  L1Cache-6 -> L1TCache-6 net_lat: 18
  L1Cache-6 -> L1TCache-7 net_lat: 18
  L1Cache-6 -> L2TCache-0 net_lat: 18
  L1Cache-6 -> L2TCache-1 net_lat: 18
  L1Cache-6 -> L2TCache-2 net_lat: 18
  L1Cache-6 -> L2TCache-3 net_lat: 18
  L1Cache-6 -> L2Cache-0 net_lat: 11
  L1Cache-6 -> L2Cache-1 net_lat: 11
  L1Cache-6 -> L2Cache-2 net_lat: 7
  L1Cache-6 -> L2Cache-3 net_lat: 11
  L1Cache-6 -> L1Cache-0 net_lat: 11
  L1Cache-6 -> L1Cache-1 net_lat: 9
  L1Cache-6 -> L1Cache-2 net_lat: 7
  L1Cache-6 -> L1Cache-3 net_lat: 11
  L1Cache-6 -> L1Cache-4 net_lat: 11
  L1Cache-6 -> L1Cache-5 net_lat: 11
  L1Cache-6 -> L1Cache-7 net_lat: 11
  L1Cache-6 -> Directory-0 net_lat: 9
  L1Cache-6 -> Directory-1 net_lat: 9
  L1Cache-6 -> Directory-2 net_lat: 5
  L1Cache-6 -> Directory-3 net_lat: 9

L1Cache-7 Network Latencies
  L1Cache-7 -> L1TCache-0 net_lat: 18
  L1Cache-7 -> L1TCache-1 net_lat: 18
  L1Cache-7 -> L1TCache-2 net_lat: 18
  L1Cache-7 -> L1TCache-3 net_lat: 18
  L1Cache-7 -> L1TCache-4 net_lat: 18
  L1Cache-7 -> L1TCache-5 net_lat: 18
  L1Cache-7 -> L1TCache-6 net_lat: 18
  L1Cache-7 -> L1TCache-7 net_lat: 18
  L1Cache-7 -> L2TCache-0 net_lat: 18
  L1Cache-7 -> L2TCache-1 net_lat: 18
  L1Cache-7 -> L2TCache-2 net_lat: 18
  L1Cache-7 -> L2TCache-3 net_lat: 18
  L1Cache-7 -> L2Cache-0 net_lat: 11
  L1Cache-7 -> L2Cache-1 net_lat: 11
  L1Cache-7 -> L2Cache-2 net_lat: 11
  L1Cache-7 -> L2Cache-3 net_lat: 7
  L1Cache-7 -> L1Cache-0 net_lat: 11
  L1Cache-7 -> L1Cache-1 net_lat: 9
  L1Cache-7 -> L1Cache-2 net_lat: 11
  L1Cache-7 -> L1Cache-3 net_lat: 7
  L1Cache-7 -> L1Cache-4 net_lat: 11
  L1Cache-7 -> L1Cache-5 net_lat: 11
  L1Cache-7 -> L1Cache-6 net_lat: 11
  L1Cache-7 -> Directory-0 net_lat: 9
  L1Cache-7 -> Directory-1 net_lat: 9
  L1Cache-7 -> Directory-2 net_lat: 9
  L1Cache-7 -> Directory-3 net_lat: 5

Directory-0 Network Latencies
  Directory-0 -> L1TCache-0 net_lat: 16
  Directory-0 -> L1TCache-1 net_lat: 16
  Directory-0 -> L1TCache-2 net_lat: 16
  Directory-0 -> L1TCache-3 net_lat: 16
  Directory-0 -> L1TCache-4 net_lat: 16
  Directory-0 -> L1TCache-5 net_lat: 16
  Directory-0 -> L1TCache-6 net_lat: 16
  Directory-0 -> L1TCache-7 net_lat: 16
  Directory-0 -> L2TCache-0 net_lat: 16
  Directory-0 -> L2TCache-1 net_lat: 16
  Directory-0 -> L2TCache-2 net_lat: 16
  Directory-0 -> L2TCache-3 net_lat: 16
  Directory-0 -> L2Cache-0 net_lat: 5
  Directory-0 -> L2Cache-1 net_lat: 9
  Directory-0 -> L2Cache-2 net_lat: 9
  Directory-0 -> L2Cache-3 net_lat: 9
  Directory-0 -> L1Cache-0 net_lat: 5
  Directory-0 -> L1Cache-1 net_lat: 7
  Directory-0 -> L1Cache-2 net_lat: 9
  Directory-0 -> L1Cache-3 net_lat: 9
  Directory-0 -> L1Cache-4 net_lat: 5
  Directory-0 -> L1Cache-5 net_lat: 9
  Directory-0 -> L1Cache-6 net_lat: 9
  Directory-0 -> L1Cache-7 net_lat: 9
  Directory-0 -> Directory-1 net_lat: 7
  Directory-0 -> Directory-2 net_lat: 7
  Directory-0 -> Directory-3 net_lat: 7

Directory-1 Network Latencies
  Directory-1 -> L1TCache-0 net_lat: 16
  Directory-1 -> L1TCache-1 net_lat: 16
  Directory-1 -> L1TCache-2 net_lat: 16
  Directory-1 -> L1TCache-3 net_lat: 16
  Directory-1 -> L1TCache-4 net_lat: 16
  Directory-1 -> L1TCache-5 net_lat: 16
  Directory-1 -> L1TCache-6 net_lat: 16
  Directory-1 -> L1TCache-7 net_lat: 16
  Directory-1 -> L2TCache-0 net_lat: 16
  Directory-1 -> L2TCache-1 net_lat: 16
  Directory-1 -> L2TCache-2 net_lat: 16
  Directory-1 -> L2TCache-3 net_lat: 16
  Directory-1 -> L2Cache-0 net_lat: 9
  Directory-1 -> L2Cache-1 net_lat: 5
  Directory-1 -> L2Cache-2 net_lat: 9
  Directory-1 -> L2Cache-3 net_lat: 9
  Directory-1 -> L1Cache-0 net_lat: 9
  Directory-1 -> L1Cache-1 net_lat: 3
  Directory-1 -> L1Cache-2 net_lat: 9
  Directory-1 -> L1Cache-3 net_lat: 9
  Directory-1 -> L1Cache-4 net_lat: 9
  Directory-1 -> L1Cache-5 net_lat: 5
  Directory-1 -> L1Cache-6 net_lat: 9
  Directory-1 -> L1Cache-7 net_lat: 9
  Directory-1 -> Directory-0 net_lat: 7
  Directory-1 -> Directory-2 net_lat: 7
  Directory-1 -> Directory-3 net_lat: 7

Directory-2 Network Latencies
  Directory-2 -> L1TCache-0 net_lat: 16
  Directory-2 -> L1TCache-1 net_lat: 16
  Directory-2 -> L1TCache-2 net_lat: 16
  Directory-2 -> L1TCache-3 net_lat: 16
  Directory-2 -> L1TCache-4 net_lat: 16
  Directory-2 -> L1TCache-5 net_lat: 16
  Directory-2 -> L1TCache-6 net_lat: 16
  Directory-2 -> L1TCache-7 net_lat: 16
  Directory-2 -> L2TCache-0 net_lat: 16
  Directory-2 -> L2TCache-1 net_lat: 16
  Directory-2 -> L2TCache-2 net_lat: 16
  Directory-2 -> L2TCache-3 net_lat: 16
  Directory-2 -> L2Cache-0 net_lat: 9
  Directory-2 -> L2Cache-1 net_lat: 9
  Directory-2 -> L2Cache-2 net_lat: 5
  Directory-2 -> L2Cache-3 net_lat: 9
  Directory-2 -> L1Cache-0 net_lat: 9
  Directory-2 -> L1Cache-1 net_lat: 7
  Directory-2 -> L1Cache-2 net_lat: 5
  Directory-2 -> L1Cache-3 net_lat: 9
  Directory-2 -> L1Cache-4 net_lat: 9
  Directory-2 -> L1Cache-5 net_lat: 9
  Directory-2 -> L1Cache-6 net_lat: 5
  Directory-2 -> L1Cache-7 net_lat: 9
  Directory-2 -> Directory-0 net_lat: 7
  Directory-2 -> Directory-1 net_lat: 7
  Directory-2 -> Directory-3 net_lat: 7

Directory-3 Network Latencies
  Directory-3 -> L1TCache-0 net_lat: 16
  Directory-3 -> L1TCache-1 net_lat: 16
  Directory-3 -> L1TCache-2 net_lat: 16
  Directory-3 -> L1TCache-3 net_lat: 16
  Directory-3 -> L1TCache-4 net_lat: 16
  Directory-3 -> L1TCache-5 net_lat: 16
  Directory-3 -> L1TCache-6 net_lat: 16
  Directory-3 -> L1TCache-7 net_lat: 16
  Directory-3 -> L2TCache-0 net_lat: 16
  Directory-3 -> L2TCache-1 net_lat: 16
  Directory-3 -> L2TCache-2 net_lat: 16
  Directory-3 -> L2TCache-3 net_lat: 16
  Directory-3 -> L2Cache-0 net_lat: 9
  Directory-3 -> L2Cache-1 net_lat: 9
  Directory-3 -> L2Cache-2 net_lat: 9
  Directory-3 -> L2Cache-3 net_lat: 5
  Directory-3 -> L1Cache-0 net_lat: 9
  Directory-3 -> L1Cache-1 net_lat: 7
  Directory-3 -> L1Cache-2 net_lat: 9
  Directory-3 -> L1Cache-3 net_lat: 5
  Directory-3 -> L1Cache-4 net_lat: 9
  Directory-3 -> L1Cache-5 net_lat: 9
  Directory-3 -> L1Cache-6 net_lat: 9
  Directory-3 -> L1Cache-7 net_lat: 5
  Directory-3 -> Directory-0 net_lat: 7
  Directory-3 -> Directory-1 net_lat: 7
  Directory-3 -> Directory-2 net_lat: 7

--- End Topology Print ---
O3sim_ruby_multiplier: 1


Profiler Configuration
----------------------
periodic_stats_period: 1000000
LifetimeTrace Configuration
----------------------
----------------------

================ End System Configuration Print ================

Testing clear stats...Done.
src/macsim.cc:316: (I=0  C=0):  initialize cores (1/7/0)
src/macsim.cc:638: (I=0  C=0):  Clock LCM           : 2
src/macsim.cc:639: (I=0  C=0):  CPU clock frequency : 2 GHz 1
src/macsim.cc:640: (I=0  C=0):  GPU clock frequency : 2 GHz 1
src/macsim.cc:641: (I=0  C=0):  L3  clock frequency : 2 GHz 1
src/macsim.cc:642: (I=0  C=0):  NOC clock frequency : 2 GHz 1
src/macsim.cc:643: (I=0  C=0):  MC  clock frequency : 2 GHz 1
src/macsim.cc:644: (I=0  C=0):  ACC  clock frequency : 2 GHz 1
src/process_manager.cc:434: (I=0  C=0):  setup_process:0 ../../../../Traces/large/b3/disparity/trace.txt current_index:0 (1)
src/process_manager.cc:496: (I=0  C=0):  thread_count:8
src/trace_read.cc:1435: (I=227482  C=976007):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:491: (I=227482  C=976007):  CPU halted after 976007 cycles
src/trace_read.cc:1435: (I=227482  C=1037628):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=227482  C=1038350):  ACC 2 halted after 62343 cycles
src/trace_read.cc:1435: (I=227482  C=1038354):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:491: (I=227496  C=1038649):  CPU halted after 298 cycles
src/trace_read.cc:1435: (I=227496  C=1219020):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=227496  C=1220244):  ACC 3 halted after 181595 cycles
src/trace_read.cc:1435: (I=227496  C=1220248):  Core 0 got acc_segment_delim marker switching to : 4
src/core.cc:491: (I=227496  C=1220248):  CPU halted after 3 cycles
src/trace_read.cc:1435: (I=227496  C=1395588):  Core 4 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=227496  C=1397583):  ACC 4 halted after 177335 cycles
src/trace_read.cc:1435: (I=227496  C=1397587):  Core 0 got acc_segment_delim marker switching to : 5
src/core.cc:491: (I=227509  C=1397757):  CPU halted after 173 cycles
src/trace_read.cc:1435: (I=227509  C=1523175):  Core 5 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=227509  C=1523412):  ACC 5 halted after 125655 cycles
src/trace_read.cc:1435: (I=227545  C=1524586):  Core 0 got acc_segment_delim marker switching to : 6
src/core.cc:491: (I=227568  C=1524726):  CPU halted after 1313 cycles
src/trace_read.cc:1435: (I=227568  C=2064334):  Core 6 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=227568  C=2066112):  ACC 6 halted after 541386 cycles
src/trace_read.cc:1435: (I=245196  C=2114004):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:491: (I=245275  C=2114292):  CPU halted after 48179 cycles
src/trace_read.cc:1435: (I=245275  C=2118892):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=245275  C=2118943):  ACC 2 halted after 4652 cycles
src/trace_read.cc:1435: (I=245275  C=2118947):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:491: (I=245275  C=2118947):  CPU halted after 3 cycles
src/trace_read.cc:1435: (I=245275  C=2127152):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=245275  C=2127232):  ACC 3 halted after 8286 cycles
src/trace_read.cc:1435: (I=245275  C=2127236):  Core 0 got acc_segment_delim marker switching to : 4
src/core.cc:491: (I=245287  C=2127404):  CPU halted after 171 cycles
src/trace_read.cc:1435: (I=245287  C=2142888):  Core 4 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=245287  C=2143071):  ACC 4 halted after 15668 cycles
src/trace_read.cc:1435: (I=245287  C=2143075):  Core 0 got acc_segment_delim marker switching to : 5
src/core.cc:491: (I=245287  C=2143075):  CPU halted after 3 cycles
src/trace_read.cc:1435: (I=245287  C=2155778):  Core 5 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=245287  C=2155844):  ACC 5 halted after 12770 cycles
src/trace_read.cc:1435: (I=245334  C=2155946):  Core 0 got acc_segment_delim marker switching to : 6
src/core.cc:491: (I=245352  C=2155984):  CPU halted after 139 cycles
src/trace_read.cc:1435: (I=245352  C=2166197):  Core 6 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=245352  C=2166252):  ACC 6 halted after 10269 cycles
src/trace_read.cc:1435: (I=263052  C=2184039):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:491: (I=263052  C=2184039):  CPU halted after 17786 cycles
src/trace_read.cc:1435: (I=263052  C=2188604):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=263052  C=2188658):  ACC 2 halted after 4620 cycles
src/trace_read.cc:1435: (I=263052  C=2188662):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:491: (I=263066  C=2188695):  CPU halted after 36 cycles
src/trace_read.cc:1435: (I=263066  C=2196901):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=263066  C=2196981):  ACC 3 halted after 8287 cycles
src/trace_read.cc:1435: (I=263066  C=2196985):  Core 0 got acc_segment_delim marker switching to : 4
src/core.cc:491: (I=263066  C=2196985):  CPU halted after 3 cycles
src/trace_read.cc:1435: (I=263066  C=2212469):  Core 4 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=263066  C=2212652):  ACC 4 halted after 15668 cycles
src/trace_read.cc:1435: (I=263066  C=2212656):  Core 0 got acc_segment_delim marker switching to : 5
src/core.cc:491: (I=263079  C=2212826):  CPU halted after 173 cycles
src/trace_read.cc:1435: (I=263079  C=2225529):  Core 5 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=263079  C=2225595):  ACC 5 halted after 12770 cycles
src/trace_read.cc:1435: (I=263118  C=2225692):  Core 0 got acc_segment_delim marker switching to : 6
src/core.cc:491: (I=263136  C=2225730):  CPU halted after 134 cycles
src/trace_read.cc:1435: (I=263136  C=2235769):  Core 6 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=263136  C=2235817):  ACC 6 halted after 10088 cycles
src/trace_read.cc:1435: (I=280836  C=2253604):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:491: (I=280836  C=2253604):  CPU halted after 17786 cycles
src/trace_read.cc:1435: (I=280836  C=2258009):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=280836  C=2258066):  ACC 2 halted after 4463 cycles
src/trace_read.cc:1435: (I=280836  C=2258070):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:491: (I=280850  C=2258103):  CPU halted after 36 cycles
src/trace_read.cc:1435: (I=280850  C=2266309):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=280850  C=2266389):  ACC 3 halted after 8287 cycles
src/trace_read.cc:1435: (I=280850  C=2266393):  Core 0 got acc_segment_delim marker switching to : 4
src/core.cc:491: (I=280850  C=2266393):  CPU halted after 3 cycles
src/trace_read.cc:1435: (I=280850  C=2281877):  Core 4 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=280850  C=2282060):  ACC 4 halted after 15668 cycles
src/trace_read.cc:1435: (I=280850  C=2282064):  Core 0 got acc_segment_delim marker switching to : 5
src/core.cc:491: (I=280863  C=2282234):  CPU halted after 173 cycles
src/trace_read.cc:1435: (I=280863  C=2294937):  Core 5 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=280863  C=2295003):  ACC 5 halted after 12770 cycles
src/trace_read.cc:1435: (I=280902  C=2295100):  Core 0 got acc_segment_delim marker switching to : 6
src/core.cc:491: (I=280920  C=2295138):  CPU halted after 134 cycles
src/trace_read.cc:1435: (I=280920  C=2305025):  Core 6 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=280920  C=2305082):  ACC 6 halted after 9945 cycles
src/trace_read.cc:1435: (I=298620  C=2322869):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:491: (I=298620  C=2322869):  CPU halted after 17786 cycles
src/trace_read.cc:1435: (I=298620  C=2327346):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=298620  C=2327352):  ACC 2 halted after 4484 cycles
src/trace_read.cc:1435: (I=298620  C=2327356):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:491: (I=298634  C=2327389):  CPU halted after 36 cycles
src/trace_read.cc:1435: (I=298634  C=2335595):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=298634  C=2335675):  ACC 3 halted after 8287 cycles
src/trace_read.cc:1435: (I=298634  C=2335679):  Core 0 got acc_segment_delim marker switching to : 4
src/core.cc:491: (I=298634  C=2335679):  CPU halted after 3 cycles
src/trace_read.cc:1435: (I=298634  C=2351163):  Core 4 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=298634  C=2351346):  ACC 4 halted after 15668 cycles
src/trace_read.cc:1435: (I=298634  C=2351350):  Core 0 got acc_segment_delim marker switching to : 5
src/core.cc:491: (I=298647  C=2351520):  CPU halted after 173 cycles
src/trace_read.cc:1435: (I=298647  C=2364223):  Core 5 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=298647  C=2364289):  ACC 5 halted after 12770 cycles
src/trace_read.cc:1435: (I=298686  C=2364386):  Core 0 got acc_segment_delim marker switching to : 6
src/core.cc:491: (I=298704  C=2364424):  CPU halted after 134 cycles
src/trace_read.cc:1435: (I=298704  C=2374119):  Core 6 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=298704  C=2374180):  ACC 6 halted after 9757 cycles
src/trace_read.cc:1435: (I=316404  C=2391967):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:491: (I=316404  C=2391967):  CPU halted after 17786 cycles
src/trace_read.cc:1435: (I=316404  C=2396307):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=316404  C=2396355):  ACC 2 halted after 4389 cycles
src/trace_read.cc:1435: (I=316404  C=2396359):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:491: (I=316418  C=2396392):  CPU halted after 36 cycles
src/trace_read.cc:1435: (I=316418  C=2404598):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=316418  C=2404678):  ACC 3 halted after 8287 cycles
src/trace_read.cc:1435: (I=316418  C=2404682):  Core 0 got acc_segment_delim marker switching to : 4
src/core.cc:491: (I=316418  C=2404682):  CPU halted after 3 cycles
src/trace_read.cc:1435: (I=316418  C=2420166):  Core 4 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=316418  C=2420349):  ACC 4 halted after 15668 cycles
src/trace_read.cc:1435: (I=316418  C=2420353):  Core 0 got acc_segment_delim marker switching to : 5
src/core.cc:491: (I=316431  C=2420523):  CPU halted after 173 cycles
src/trace_read.cc:1435: (I=316431  C=2433226):  Core 5 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=316431  C=2433292):  ACC 5 halted after 12770 cycles
src/trace_read.cc:1435: (I=316470  C=2433389):  Core 0 got acc_segment_delim marker switching to : 6
src/core.cc:491: (I=316488  C=2433427):  CPU halted after 134 cycles
src/trace_read.cc:1435: (I=316488  C=2443135):  Core 6 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=316488  C=2443192):  ACC 6 halted after 9766 cycles
src/trace_read.cc:1435: (I=334188  C=2460979):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:491: (I=334188  C=2460979):  CPU halted after 17786 cycles
src/trace_read.cc:1435: (I=334188  C=2465156):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=334188  C=2465201):  ACC 2 halted after 4223 cycles
src/trace_read.cc:1435: (I=334188  C=2465205):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:491: (I=334202  C=2465238):  CPU halted after 36 cycles
src/trace_read.cc:1435: (I=334202  C=2473444):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=334202  C=2473524):  ACC 3 halted after 8287 cycles
src/trace_read.cc:1435: (I=334202  C=2473528):  Core 0 got acc_segment_delim marker switching to : 4
src/core.cc:491: (I=334202  C=2473528):  CPU halted after 3 cycles
src/trace_read.cc:1435: (I=334202  C=2489012):  Core 4 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=334202  C=2489195):  ACC 4 halted after 15668 cycles
src/trace_read.cc:1435: (I=334202  C=2489199):  Core 0 got acc_segment_delim marker switching to : 5
src/core.cc:491: (I=334215  C=2489369):  CPU halted after 173 cycles
src/trace_read.cc:1435: (I=334215  C=2502072):  Core 5 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=334215  C=2502138):  ACC 5 halted after 12770 cycles
src/trace_read.cc:1435: (I=334254  C=2502235):  Core 0 got acc_segment_delim marker switching to : 6
src/core.cc:491: (I=334272  C=2502273):  CPU halted after 134 cycles
src/trace_read.cc:1435: (I=334272  C=2511990):  Core 6 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=334272  C=2512048):  ACC 6 halted after 9776 cycles
src/trace_read.cc:1435: (I=351972  C=2529835):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:491: (I=351972  C=2529835):  CPU halted after 17786 cycles
src/trace_read.cc:1435: (I=351972  C=2533927):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=351972  C=2533970):  ACC 2 halted after 4136 cycles
src/trace_read.cc:1435: (I=351972  C=2533974):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:491: (I=351986  C=2534007):  CPU halted after 36 cycles
src/trace_read.cc:1435: (I=351986  C=2542212):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=351986  C=2542292):  ACC 3 halted after 8286 cycles
src/trace_read.cc:1435: (I=351986  C=2542296):  Core 0 got acc_segment_delim marker switching to : 4
src/core.cc:491: (I=351986  C=2542296):  CPU halted after 3 cycles
src/trace_read.cc:1435: (I=351986  C=2557780):  Core 4 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=351986  C=2557963):  ACC 4 halted after 15668 cycles
src/trace_read.cc:1435: (I=351986  C=2557967):  Core 0 got acc_segment_delim marker switching to : 5
src/core.cc:491: (I=351999  C=2558135):  CPU halted after 171 cycles
src/trace_read.cc:1435: (I=351999  C=2570838):  Core 5 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=351999  C=2570904):  ACC 5 halted after 12770 cycles
src/trace_read.cc:1435: (I=352038  C=2571001):  Core 0 got acc_segment_delim marker switching to : 6
src/core.cc:491: (I=352056  C=2571039):  CPU halted after 134 cycles
src/trace_read.cc:1435: (I=352056  C=2580699):  Core 6 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=352056  C=2580752):  ACC 6 halted after 9714 cycles
**Core 0 Thread 0 Finished:   insts:352636      cycles:2584568     seconds:77    -- 0.14 IPC (0.14 IPC) --  N/A  KHz (4.58 KHz) 
**Core 0 Core_Total  Finished:   insts:352636      cycles:2584568     seconds:77    -- 0.14 IPC (0.14 IPC) --  N/A  KHz (4.58 KHz)
Deleting system...
Deleting system done
Deleting event queue...
Deleting event queue done
src/macsim.cc:496: (I=352636  C=2584569):  finalize simulation
src/macsim.cc:502: (I=352636  C=2584569):  elapsed time:77.1 seconds
