#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Feb 08 14:51:38 2017
# Process ID: 6564
# Current directory: H:/EECS_443/Xilinx_Vivado_Projects/lab_3/lab_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1336 H:\EECS_443\Xilinx_Vivado_Projects\lab_3\lab_1\lab_1.xpr
# Log file: H:/EECS_443/Xilinx_Vivado_Projects/lab_3/lab_1/vivado.log
# Journal file: H:/EECS_443/Xilinx_Vivado_Projects/lab_3/lab_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/EECS_443/Xilinx_Vivado_Projects/lab_3/lab_1/lab_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 804.750 ; gain = 151.352
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab1_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/EECS_443/Xilinx_Vivado_Projects/lab_3/lab_1/lab_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj lab1_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/EECS_443/Xilinx_Vivado_Projects/lab_3/lab_1/lab_1.srcs/sources_1/imports/EECS_443/lab1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab1_1
INFO: [VRFC 10-163] Analyzing VHDL file "H:/EECS_443/Xilinx_Vivado_Projects/lab_3/tb_halfadder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab1_1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/EECS_443/Xilinx_Vivado_Projects/lab_3/lab_1/lab_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 93a6e60dedbe4170809df58c7d0a6506 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab1_1_tb_behav xil_defaultlib.lab1_1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.lab1_1 [lab1_1_default]
Compiling architecture bench of entity xil_defaultlib.lab1_1_tb
Built simulation snapshot lab1_1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/EECS_443/Xilinx_Vivado_Projects/lab_3/lab_1/lab_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab1_1_tb_behav -key {Behavioral:sim_1:Functional:lab1_1_tb} -tclbatch {lab1_1_tb.tcl} -view {H:/EECS_443/Xilinx_Vivado_Projects/lab_3/lab_1/lab1_1_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config H:/EECS_443/Xilinx_Vivado_Projects/lab_3/lab_1/lab1_1_tb_behav.wcfg
source lab1_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab1_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 804.750 ; gain = 0.000
create_project hw2 H:/EECS_443/Xilinx_Vivado_Projects/hw2 -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 828.129 ; gain = 19.555
file mkdir H:/EECS_443/Xilinx_Vivado_Projects/hw2/hw2.srcs/sources_1/new
close [ open H:/EECS_443/Xilinx_Vivado_Projects/hw2/hw2.srcs/sources_1/new/com.vhd w ]
add_files H:/EECS_443/Xilinx_Vivado_Projects/hw2/hw2.srcs/sources_1/new/com.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir H:/EECS_443/Xilinx_Vivado_Projects/hw2/hw2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open H:/EECS_443/Xilinx_Vivado_Projects/hw2/hw2.srcs/sim_1/new/com_tb.vhd w ]
add_files -fileset sim_1 H:/EECS_443/Xilinx_Vivado_Projects/hw2/hw2.srcs/sim_1/new/com_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
current_project lab_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
set_property -name {xsim.simulate.runtime} -value {2000ns} -objects [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'com_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/EECS_443/Xilinx_Vivado_Projects/hw2/hw2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj com_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/EECS_443/Xilinx_Vivado_Projects/hw2/hw2.srcs/sources_1/new/com.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity com
INFO: [VRFC 10-163] Analyzing VHDL file "H:/EECS_443/Xilinx_Vivado_Projects/hw2/hw2.srcs/sim_1/new/com_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity com_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/EECS_443/Xilinx_Vivado_Projects/hw2/hw2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto a3b66f15a8774bd8a740fbf929868e22 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot com_tb_behav xil_defaultlib.com_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.com [com_default]
Compiling architecture behavioral of entity xil_defaultlib.com_tb
Built simulation snapshot com_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/EECS_443/Xilinx_Vivado_Projects/hw2/hw2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "com_tb_behav -key {Behavioral:sim_1:Functional:com_tb} -tclbatch {com_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source com_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'com_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 870.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'com_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/EECS_443/Xilinx_Vivado_Projects/hw2/hw2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj com_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/EECS_443/Xilinx_Vivado_Projects/hw2/hw2.srcs/sources_1/new/com.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity com
INFO: [VRFC 10-163] Analyzing VHDL file "H:/EECS_443/Xilinx_Vivado_Projects/hw2/hw2.srcs/sim_1/new/com_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity com_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/EECS_443/Xilinx_Vivado_Projects/hw2/hw2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto a3b66f15a8774bd8a740fbf929868e22 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot com_tb_behav xil_defaultlib.com_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.com [com_default]
Compiling architecture behavioral of entity xil_defaultlib.com_tb
Built simulation snapshot com_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/EECS_443/Xilinx_Vivado_Projects/hw2/hw2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "com_tb_behav -key {Behavioral:sim_1:Functional:com_tb} -tclbatch {com_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source com_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'com_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 870.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 08 15:45:31 2017...
