library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity tb_stageF is
end tb_stageF;


architecture TB of tb_stageF is
		
	signal tb_memtoregW		: std_logic;
	signal tb_ALUoutW			: std_logic_vector(31 downto 0);
	signal tb_ReadDataW		: std_logic_vector(31 downto 0);
		
	signal tb_ResultW 		: std_logic_vector(31 downto 0);
			
	
	component stageF

	end component;
	
begin

	map_stageF: stageF port map(tb_memtoregW, tb_ALUoutW, tb_ReadDataW, tb_ResultW);

	process
	begin
	
		
	end process;


end TB;

