--------------------------------------------------------------------------------
Release 10.1 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/nfs/sw_cmc/x86_64.EL7/tools/xilinx_10.1/ISE/bin/lin64/unwrapped/trce
pipelining_circuit_8b_nega_out_out pipelining_circuit_8b_nega_out.pcf -v 10 -o
pipelining_circuit_8b_nega_out_out

Design file:              pipelining_circuit_8b_nega_out_out.ncd
Physical constraint file: pipelining_circuit_8b_nega_out.pcf
Device,package,speed:     xc2vp20,ff896,-7 (PRODUCTION 1.94 2008-01-09)
Report level:             verbose report, limited to 10 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock load
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
a(0)        |   -0.344(F)|    1.074(F)|load_int          |   0.000|
a(1)        |   -0.305(F)|    1.042(F)|load_int          |   0.000|
a(2)        |   -0.146(F)|    0.923(F)|load_int          |   0.000|
a(3)        |   -0.334(F)|    1.073(F)|load_int          |   0.000|
a(4)        |   -0.383(F)|    1.112(F)|load_int          |   0.000|
a(5)        |   -0.285(F)|    1.026(F)|load_int          |   0.000|
a(6)        |   -0.349(F)|    1.078(F)|load_int          |   0.000|
a(7)        |   -0.341(F)|    1.079(F)|load_int          |   0.000|
b(0)        |   -0.071(F)|    0.841(F)|load_int          |   0.000|
b(1)        |   -0.297(F)|    1.029(F)|load_int          |   0.000|
b(2)        |   -0.372(F)|    1.099(F)|load_int          |   0.000|
b(3)        |   -0.284(F)|    1.020(F)|load_int          |   0.000|
b(4)        |   -0.395(F)|    1.124(F)|load_int          |   0.000|
b(5)        |   -0.345(F)|    1.081(F)|load_int          |   0.000|
b(6)        |   -0.349(F)|    1.072(F)|load_int          |   0.000|
b(7)        |   -0.269(F)|    1.001(F)|load_int          |   0.000|
clr         |    3.698(F)|   -1.760(F)|load_int          |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
end_flag    |    5.473(F)|clk_int           |   0.000|
z(0)        |    5.654(F)|clk_int           |   0.000|
z(1)        |    5.613(F)|clk_int           |   0.000|
z(2)        |    5.788(F)|clk_int           |   0.000|
z(3)        |    5.461(F)|clk_int           |   0.000|
z(4)        |    5.487(F)|clk_int           |   0.000|
z(5)        |    5.551(F)|clk_int           |   0.000|
z(6)        |    6.076(F)|clk_int           |   0.000|
z(7)        |    5.764(F)|clk_int           |   0.000|
z(8)        |    5.613(F)|clk_int           |   0.000|
z(9)        |    5.722(F)|clk_int           |   0.000|
z(10)       |    5.633(F)|clk_int           |   0.000|
z(11)       |    5.485(F)|clk_int           |   0.000|
z(12)       |    5.587(F)|clk_int           |   0.000|
z(13)       |    5.650(F)|clk_int           |   0.000|
z(14)       |    5.599(F)|clk_int           |   0.000|
z(15)       |    5.627(F)|clk_int           |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |         |    2.302|
load           |         |         |         |   25.679|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock load
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |         |    2.090|
---------------+---------+---------+---------+---------+


Analysis completed Mon Dec  6 09:45:17 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 284 MB



