{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426695608886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426695608886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 18 12:20:08 2015 " "Processing started: Wed Mar 18 12:20:08 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426695608886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426695608886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426695608886 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1426695609307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench/memory_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench/memory_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_tb-behaviour " "Found design unit 1: memory_tb-behaviour" {  } { { "vhdl/testbench/memory_tb.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/testbench/memory_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695609948 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_tb " "Found entity 1: memory_tb" {  } { { "vhdl/testbench/memory_tb.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/testbench/memory_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695609948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426695609948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench/cache_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench/cache_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache_tb-behaviour " "Found design unit 1: cache_tb-behaviour" {  } { { "vhdl/testbench/cache_tb.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/testbench/cache_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695609948 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache_tb " "Found entity 1: cache_tb" {  } { { "vhdl/testbench/cache_tb.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/testbench/cache_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695609948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426695609948 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \";\", or \")\" toplevel.vhd(27) " "VHDL syntax error at toplevel.vhd(27) near text \":\";  expecting \";\", or \")\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1426695609964 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \";\", or \")\" toplevel.vhd(71) " "VHDL syntax error at toplevel.vhd(71) near text \":\";  expecting \";\", or \")\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 71 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1426695609964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/toplevel.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vhdl/toplevel.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426695610010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-a " "Found design unit 1: ram-a" {  } { { "vhdl/ram.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/ram.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695610073 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "vhdl/ram.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/ram.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695610073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426695610073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/params.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vhdl/params.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 params " "Found design unit 1: params" {  } { { "vhdl/params.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/params.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695610089 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 params-body " "Found design unit 2: params-body" {  } { { "vhdl/params.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/params.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695610089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426695610089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-rtl " "Found design unit 1: memory-rtl" {  } { { "vhdl/memory.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/memory.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695610089 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "vhdl/memory.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/memory.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695610089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426695610089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/comparator2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/comparator2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator2-structural " "Found design unit 1: comparator2-structural" {  } { { "vhdl/comparator2.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/comparator2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695610089 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator2 " "Found entity 1: comparator2" {  } { { "vhdl/comparator2.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/comparator2.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695610089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426695610089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-structural " "Found design unit 1: comparator-structural" {  } { { "vhdl/comparator.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/comparator.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695610089 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "vhdl/comparator.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/comparator.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695610089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426695610089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cache_set.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cache_set.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache_set-a " "Found design unit 1: cache_set-a" {  } { { "vhdl/cache_set.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/cache_set.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695610135 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache_set " "Found entity 1: cache_set" {  } { { "vhdl/cache_set.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/cache_set.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695610135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426695610135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache-direct_mapped " "Found design unit 1: cache-direct_mapped" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/cache.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695610151 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/cache.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695610151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426695610151 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "566 " "Peak virtual memory: 566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426695610386 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 18 12:20:10 2015 " "Processing ended: Wed Mar 18 12:20:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426695610386 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426695610386 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426695610386 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426695610386 ""}
