<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
<!-- OneTrust Cookies Consent Notice start for xilinx.github.io -->

<script src="https://cdn.cookielaw.org/scripttemplates/otSDKStub.js" data-document-language="true" type="text/javascript" charset="UTF-8" data-domain-script="03af8d57-0a04-47a6-8f10-322fa00d8fc7" ></script>
<script type="text/javascript">
function OptanonWrapper() { }
</script>
<!-- OneTrust Cookies Consent Notice end for xilinx.github.io -->
<!-- Google Tag Manager -->
<script type="text/plain" class="optanon-category-C0002">(function(w,d,s,l,i){w[l]=w[l]||[];w[l].push({'gtm.start':
new Date().getTime(),event:'gtm.js'});var f=d.getElementsByTagName(s)[0],
j=d.createElement(s),dl=l!='dataLayer'?'&l='+l:'';j.async=true;j.src=
'//www.googletagmanager.com/gtm.js?id='+i+dl;f.parentNode.insertBefore(j,f);
})(window,document,'script','dataLayer','GTM-5RHQV7');</script>
<!-- End Google Tag Manager -->
  <title>VEK280 DPUCV2DX8G Reference Design &mdash; Vitis™ AI 3.5 documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/_static/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js"></script>
        <script src="../../_static/jquery.js"></script>
        <script src="../../_static/underscore.js"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../../_static/doctools.js"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" /> 
</head>

<body class="wy-body-for-nav">

<!-- Google Tag Manager -->
<noscript><iframe src="//www.googletagmanager.com/ns.html?id=GTM-5RHQV7" height="0" width="0" style="display:none;visibility:hidden" class="optanon-category-C0002"></iframe></noscript>
<!-- End Google Tag Manager --> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
            <a href="../../index.html" class="icon icon-home"> Vitis™ AI
            <img src="../../_static/xilinx-header-logo.svg" class="logo" alt="Logo"/>
          </a>
              <div class="version">
                3.5
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Setup and Install</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../reference/release_notes.html">Release Notes</a></li>
<li class="toctree-l1"><a class="reference internal" href="../reference/system_requirements.html">System Requirements</a></li>
<li class="toctree-l1"><a class="reference internal" href="../install/install.html">Host Install Instructions</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Quick Start Guides</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../quickstart/vek280.html">Versal AI Edge VEK280</a></li>
<li class="toctree-l1"><a class="reference internal" href="../quickstart/v70.html">Alveo V70</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Workflow and Components</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../workflow.html">Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="../workflow-system-integration.html">DPU IP Details and System Integration</a></li>
<li class="toctree-l1"><a class="reference internal" href="../workflow-model-zoo.html">Vitis AI Model Zoo</a></li>
<li class="toctree-l1"><a class="reference internal" href="../workflow-model-development.html">Developing a Model for Vitis AI</a></li>
<li class="toctree-l1"><a class="reference internal" href="../workflow-model-deployment.html">Deploying a Model with Vitis AI</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Runtime API Documentation</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../doxygen/api/classlist.html">C++ API Class</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../doxygen/api/pythonlist.html">Python APIs</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Additional Information</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../reference/release_documentation.html">Vitis AI User Guides &amp; IP Product Guides</a></li>
<li class="toctree-l1"><a class="reference external" href="https://github.com/Xilinx/Vitis-AI-Tutorials">Vitis AI Developer Tutorials</a></li>
<li class="toctree-l1"><a class="reference internal" href="../workflow-third-party.html">Third-party Inference Stack Integration</a></li>
<li class="toctree-l1"><a class="reference internal" href="../reference/version_compatibility.html">IP and Tools Compatibility</a></li>
<li class="toctree-l1"><a class="reference internal" href="../reference/faq.html">Frequently Asked Questions</a></li>
<li class="toctree-l1"><a class="reference internal" href="../install/branching_tagging_strategy.html">Branching and Tagging Strategy</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Resources and Support</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../reference/additional_resources.html">Technical Support</a></li>
<li class="toctree-l1"><a class="reference internal" href="../reference/additional_resources.html#id1">Additional Resources</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Related AMD Solutions</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://github.com/Xilinx/DPU-PYNQ">DPU-PYNQ</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/finn/">FINN &amp; Brevitas</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/inference-server/">Inference Server</a></li>
<li class="toctree-l1"><a class="reference external" href="https://github.com/amd/UIF">Unified Inference Frontend</a></li>
<li class="toctree-l1"><a class="reference external" href="https://onnxruntime.ai/docs/execution-providers/community-maintained/Vitis-AI-ExecutionProvider.html">Vitis AI ONNX Runtime Execution Provider</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/VVAS/">Vitis Video Analytics SDK</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu"  style="background: black" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Vitis™ AI</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home"></a> &raquo;</li>
      <li>VEK280 DPUCV2DX8G Reference Design</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/docs/ref_design_docs/README_DPUCV2DX8G.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="vek280-dpucv2dx8g-reference-design">
<h1>VEK280 DPUCV2DX8G Reference Design<a class="headerlink" href="#vek280-dpucv2dx8g-reference-design" title="Permalink to this heading">¶</a></h1>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Until the release of Versal™ AI Edge production speed files (currently targeted with release of Vivado 2023.2.1), PDI generation for Versal AI Edge will require an early enablement license that can be requested via the Versal AI Edge Errata Secure Site.  Also, the reference design archive does include a pre-compiled AIE object <code class="docutils literal notranslate"><span class="pre">libadf.a</span></code> for this specific DPU configuration, however, if the user wishes to reconfigure and recompile the DPUCV2DX8G, access to an AIE-ML Compiler early enablement license is required and can be obtained from the AIE Compiler Early Access Lounge.  Finally, the user will also want to have access to documentation such as the VEK280 schematics, user guide and BSPs which are provided in the VEK280 Early Access Lounge.  Please contact your local AMD sales or FAE contact to request access.</p>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>This design is based on the B01 version of the VEK280 evaluation board. It can also be leveraged with the A01 version of the board with specific limitations that are outlined below.</p>
</div>
<p>The reference design associated with this document <a class="reference external" href="https://www.xilinx.com/bin/public/openDownload?filename=DPUCV2DX8G_VAI_v3.5.tar.gz">is found
here</a>.</p>
<section id="table-of-contents">
<h2>Table of Contents<a class="headerlink" href="#table-of-contents" title="Permalink to this heading">¶</a></h2>
<ul class="simple">
<li><p><a class="reference external" href="#1-revision-history">1 Revision History</a></p></li>
<li><p><a class="reference external" href="#2-overview">2 Overview</a></p></li>
<li><p><a class="reference external" href="#3-software-tools-and-system-requirements">3 Software Tools and System
Requirements</a></p>
<ul>
<li><p><a class="reference external" href="#31-hardware">3.1 Hardware</a></p></li>
<li><p><a class="reference external" href="#32-software">3.2 Software</a></p></li>
</ul>
</li>
<li><p><a class="reference external" href="#4-design-files">4 Design Files</a></p>
<ul>
<li><p><a class="reference external" href="#41-design-components">4.1 Design Components</a></p></li>
</ul>
</li>
<li><p><a class="reference external" href="#5-tutorials">5 Tutorials</a></p>
<ul>
<li><p><a class="reference external" href="#51-board-setup">5.1 Board Setup</a></p></li>
<li><p><a class="reference external" href="#52-build-and-run-the-reference-design">5.2 Build and Run The Reference
Design</a></p>
<ul>
<li><p><a class="reference external" href="#521-build-the-dpu">5.2.1 Build the DPU</a></p></li>
<li><p><a class="reference external" href="#522-get-json-file">5.2.2 Get Json File</a></p></li>
<li><p><a class="reference external" href="#523-run-resnet50-example">5.2.3 Run ResNet50 Example</a></p></li>
</ul>
</li>
<li><p><a class="reference external" href="#53-change-the-configuration">5.3 Change the Configuration</a></p></li>
</ul>
</li>
<li><p><a class="reference external" href="#6-instructions-for-changing-the-platform">6 Instructions for Changing the
Platform</a></p>
<ul>
<li><p><a class="reference external" href="#61-dpucv2dx8g-ports">6.1 DPUCV2DX8G Ports</a></p></li>
<li><p><a class="reference external" href="#62-changing-the-platform">6.2 Changing the Platform</a></p></li>
</ul>
</li>
<li><p><a class="reference external" href="#7-instructions-for-adding-other-kernels">7 Instructions for Adding Other
Kernels</a></p>
<ul>
<li><p><a class="reference external" href="#71-rtl-kernel">7.1 RTL Kernel</a></p></li>
</ul>
</li>
<li><p><a class="reference external" href="#8-known-issues">8 Known Issues</a></p></li>
</ul>
</section>
<section id="revision-history">
<h2>1 Revision History<a class="headerlink" href="#revision-history" title="Permalink to this heading">¶</a></h2>
<p>Vitis AI 3.5 change log: - Update platform to B01 board with ES silicon,
and support Vitis 2023.1. - Support multi-batch setting</p>
<p>VitisAI 3.0 change log: - Initial early access version</p>
</section>
<hr class="docutils" />
<section id="overview">
<h2>2 Overview<a class="headerlink" href="#overview" title="Permalink to this heading">¶</a></h2>
<p>The Xilinx Versal Deep Learning Processing Unit (DPUCV2DX8G) is a
computation engine optimized for convolutional neural networks. It
includes a set of highly optimized instructions, and supports most
convolutional neural networks, such as VGG, ResNet, GoogLeNet, YOLO,
SSD, MobileNet, and others.</p>
<p>This tutorial contains information about:</p>
<ul>
<li><p>How to setup the VEK280 evaluation board.</p></li>
<li><p>How to build and run the DPUCV2DX8G reference design with VEK280
platform in Vitis environment.</p></li>
<li><p class="rubric" id="how-to-modify-the-platform">How to modify the platform.</p>
</li>
</ul>
</section>
<section id="software-tools-and-system-requirements">
<h2>3 Software Tools and System Requirements<a class="headerlink" href="#software-tools-and-system-requirements" title="Permalink to this heading">¶</a></h2>
<section id="hardware">
<h3>3.1 Hardware<a class="headerlink" href="#hardware" title="Permalink to this heading">¶</a></h3>
<p>Required:</p>
<ul class="simple">
<li><p>Revision B01 VEK280 evaluation board</p></li>
<li><p>USB type-C cable, connected to a PC for the terminal emulator</p></li>
<li><p>SD card</p></li>
</ul>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>If the target is an A01 board, a USB Ethernet Adapter is also required.</p>
</div>
</section>
<section id="software">
<h3>3.2 Software<a class="headerlink" href="#software" title="Permalink to this heading">¶</a></h3>
<p>Required:</p>
<ul class="simple">
<li><p>Vitis 2023.1</p></li>
<li><p>Python (version 2.7.5 or 3.6.8)</p></li>
<li><p>csh</p></li>
</ul>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p><code class="docutils literal notranslate"><span class="pre">bash</span></code> is used during the build but some <code class="docutils literal notranslate"><span class="pre">csh</span></code> scripts are used.</p>
</div>
</section>
</section>
<section id="design-files">
<h2>4 Design Files<a class="headerlink" href="#design-files" title="Permalink to this heading">¶</a></h2>
<section id="design-components">
<h3>4.1 Design Components<a class="headerlink" href="#design-components" title="Permalink to this heading">¶</a></h3>
<p>The top-level directory structure shows the the major design components.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>├── app
├── README.md
├── vek280_platform                        # VEK280 platform folder
│   ├── LICENSE
│   ├── Makefile
│   ├── hw
│   ├── sw
│   ├── platform
│   ├── platform.mk
│   └── README.md
├── vitis_prj                              # Vitis project folder
│   ├── Makefile
│   ├── scripts
│   ├── xv2dpu
│   └── xv2dpu_config.mk
└── xv2dpu_ip                              # DPUCV2DX8G IP folder
    ├── aie
    └── rtl
</pre></div>
</div>
</section>
</section>
<hr class="docutils" />
<section id="tutorials">
<h2>5 Tutorials<a class="headerlink" href="#tutorials" title="Permalink to this heading">¶</a></h2>
<section id="board-setup">
<h3>5.1 Board Setup<a class="headerlink" href="#board-setup" title="Permalink to this heading">¶</a></h3>
<p>Board jumper and switch settings:</p>
<p>Configure the Versal Boot Mode switch SW1 to boot from SD Card:</p>
<ul class="simple">
<li><p>SW1[1:4]- [ON,OFF,OFF,OFF].</p></li>
</ul>
</section>
<section id="build-and-run-the-reference-design">
<h3>5.2 Build and Run The Reference Design<a class="headerlink" href="#build-and-run-the-reference-design" title="Permalink to this heading">¶</a></h3>
<p>The following tutorials assume that the <cite>$TRD_HOME</cite> environment variable
is set as shown below.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">%</span> <span class="n">export</span> <span class="n">TRD_HOME</span> <span class="o">=&lt;</span><span class="n">Vitis</span> <span class="n">AI</span> <span class="n">path</span><span class="o">&gt;/</span><span class="n">reference_design</span><span class="o">/</span><span class="n">DPUCV2DX8G</span><span class="o">-</span><span class="n">TRD</span>
</pre></div>
</div>
<p><strong>Step1:</strong> Build VEK280 platform</p>
<p>First, build the VEK280 platform in the folder <cite>$TRD_HOME/vek280_platform</cite>, following the instructions in <cite>$TRD_HOME/vek280_platform/README.md</cite>.</p>
<p><strong>Step2:</strong> Setup the environment for building the DPUCV2DX8G IP and
kernel</p>
<p>When platform is ready, set the Vitis environment variable as given below.</p>
<p>Open a linux terminal. Set the linux as Bash mode.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">%</span> <span class="n">source</span> <span class="o">&lt;</span><span class="n">vitis</span> <span class="n">install</span> <span class="n">path</span><span class="o">&gt;/</span><span class="n">Vitis</span><span class="o">/</span><span class="mf">2023.1</span><span class="o">/</span><span class="n">settings64</span><span class="o">.</span><span class="n">sh</span>
</pre></div>
</div>
<section id="build-the-dpu">
<h4>5.2.1 Build the DPU<a class="headerlink" href="#build-the-dpu" title="Permalink to this heading">¶</a></h4>
<p>The default architecture of DPUCV2DX8G is C20B1 (<cite>CU_N=1</cite>,
<cite>BATCH_SingleCU=1</cite>, 16 AIE-ML cores for Convolution, 4 AIE-ML cores for
Non-Convolution), PL clock frequency is 300 MHz. This version of the
reference design only supports <cite>CU_N=1</cite>, but can support <cite>BATCH_SingleCU</cite> to
1~14. You can modify the file <cite>$TRD_HOME/vitis_prj/xv2dpu_config.mk</cite> to
change these parameters.</p>
<p>Execute the following command to build the project:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>% cd $TRD_HOME/vitis_prj

% make all
</pre></div>
</div>
<p>Upon completion, you will find the generated SD card image here</p>
<p><cite>$TRD_HOME/vitis_prj/package_out/sd_card.img.gz</cite> and the implemented Vivado project here <cite>$TRD_HOME/vitis_prj/hw/binary_container_1/link/vivado/vpl/prj/prj.xpr</cite></p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>You can execute <cite>make help</cite> to see more detailed information.</p>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The implementation strategy may be changed by editing the file <cite>$TRD_HOME/vitis_prj/scripts/system.cfg</cite>. The default strategy is <code class="docutils literal notranslate"><span class="pre">prop=run.impl_1.strategy=Performance_ExploreWithRemap</span></code>.</p>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>If you are not modifying the configuration of the DPUCV2DX8G the compiled AIE Engine archive <cite>libadf.a</cite> can be reused. If you wish to skip compilation, comment out the last line of <cite>$TRD_HOME/vitis_prj/Makefile</cite>, which will save time when re-building the hardware design.</p>
</div>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="c1"># -@rm -rf aie</span>
</pre></div>
</div>
</section>
<section id="get-json-file">
<h4>5.2.2 Get Json File<a class="headerlink" href="#get-json-file" title="Permalink to this heading">¶</a></h4>
<p>The <cite>arch.json</cite> file is an important file required by Vitis AI. It works
together with the Vitis AI compiler to support model compilation with
various DPUCV2DX8G configurations. The <cite>arch.json</cite> file will be
generated by Vitis during the compilation of DPUCV2DX8G reference
design, it can be found in <cite>$TRD_HOME/vitis_prj/package_out/sd_card</cite>.</p>
<p>It can also be found in the following path:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>$TRD_HOME/vitis_prj/hw/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/*/ip/*_DPUCV2DX8G_*/arch.json
</pre></div>
</div>
</section>
<section id="run-resnet50-example">
<h4>5.2.3 Run ResNet50 Example<a class="headerlink" href="#run-resnet50-example" title="Permalink to this heading">¶</a></h4>
<p>The reference design project has generated the matching model file in
<cite>$TRD_HOME/app</cite> path, pre-configured with default settings. If the
configuration of the DPUCV2DX8G is modified, the model needs to be
compiled with the new fingerprint file, <cite>arch.json</cite>.</p>
<p>In this section, we will execute this example.</p>
<p>Use the balenaEtcher tool to flash
<cite>$TRD_HOME/vitis_prj/package_out/sd_card.img.gz</cite> into SD card, insert the SD card with the image into the destination board and power up the board. After Linux boots, copy the folder <cite>$TRD_HOME/app</cite> in this reference design to the target folder <code class="docutils literal notranslate"><span class="pre">~/</span></code>, and run the following commands:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">%</span> <span class="n">cd</span> <span class="o">~/</span><span class="n">app</span><span class="o">/</span><span class="n">model</span><span class="o">/</span>

<span class="o">%</span> <span class="n">xdputil</span> <span class="n">benchmark</span> <span class="n">resnet50</span><span class="o">.</span><span class="n">xmodel</span> <span class="mi">1</span>
</pre></div>
</div>
<p>A typical output would appear as shown below:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">I1123</span> <span class="mi">04</span><span class="p">:</span><span class="mi">08</span><span class="p">:</span><span class="mf">22.475286</span>  <span class="mi">1127</span> <span class="n">test_dpu_runner_mt</span><span class="o">.</span><span class="n">cpp</span><span class="p">:</span><span class="mi">474</span><span class="p">]</span> <span class="n">shuffle</span> <span class="n">results</span> <span class="k">for</span> <span class="n">batch</span><span class="o">...</span>
<span class="n">I1123</span> <span class="mi">04</span><span class="p">:</span><span class="mi">08</span><span class="p">:</span><span class="mf">22.476413</span>  <span class="mi">1127</span> <span class="n">performance_test</span><span class="o">.</span><span class="n">hpp</span><span class="p">:</span><span class="mi">73</span><span class="p">]</span> <span class="mi">0</span><span class="o">%</span> <span class="o">...</span>
<span class="n">I1123</span> <span class="mi">04</span><span class="p">:</span><span class="mi">08</span><span class="p">:</span><span class="mf">28.476716</span>  <span class="mi">1127</span> <span class="n">performance_test</span><span class="o">.</span><span class="n">hpp</span><span class="p">:</span><span class="mi">76</span><span class="p">]</span> <span class="mi">10</span><span class="o">%</span> <span class="o">...</span>
<span class="o">.</span>
<span class="o">.</span>
<span class="o">.</span>
<span class="n">I1123</span> <span class="mi">04</span><span class="p">:</span><span class="mi">09</span><span class="p">:</span><span class="mf">22.478189</span>  <span class="mi">1127</span> <span class="n">performance_test</span><span class="o">.</span><span class="n">hpp</span><span class="p">:</span><span class="mi">76</span><span class="p">]</span> <span class="mi">100</span><span class="o">%</span> <span class="o">...</span>
<span class="n">I1123</span> <span class="mi">04</span><span class="p">:</span><span class="mi">09</span><span class="p">:</span><span class="mf">22.478253</span>  <span class="mi">1127</span> <span class="n">performance_test</span><span class="o">.</span><span class="n">hpp</span><span class="p">:</span><span class="mi">79</span><span class="p">]</span> <span class="n">stop</span> <span class="ow">and</span> <span class="n">waiting</span> <span class="k">for</span> <span class="nb">all</span> <span class="n">threads</span> <span class="n">terminated</span><span class="o">....</span>
<span class="n">I1123</span> <span class="mi">04</span><span class="p">:</span><span class="mi">09</span><span class="p">:</span><span class="mf">22.478495</span>  <span class="mi">1127</span> <span class="n">performance_test</span><span class="o">.</span><span class="n">hpp</span><span class="p">:</span><span class="mi">85</span><span class="p">]</span> <span class="n">thread</span><span class="o">-</span><span class="mi">0</span> <span class="n">processes</span> <span class="mi">20225</span> <span class="n">frames</span>
<span class="n">I1123</span> <span class="mi">04</span><span class="p">:</span><span class="mi">09</span><span class="p">:</span><span class="mf">22.478528</span>  <span class="mi">1127</span> <span class="n">performance_test</span><span class="o">.</span><span class="n">hpp</span><span class="p">:</span><span class="mi">93</span><span class="p">]</span> <span class="n">it</span> <span class="n">takes</span> <span class="mi">2299</span> <span class="n">us</span> <span class="k">for</span> <span class="n">shutdown</span>
<span class="n">I1123</span> <span class="mi">04</span><span class="p">:</span><span class="mi">09</span><span class="p">:</span><span class="mf">22.478543</span>  <span class="mi">1127</span> <span class="n">performance_test</span><span class="o">.</span><span class="n">hpp</span><span class="p">:</span><span class="mi">94</span><span class="p">]</span> <span class="n">FPS</span><span class="o">=</span> <span class="mf">337.061</span> <span class="n">number_of_frames</span><span class="o">=</span><span class="mi">20225</span> <span class="n">time</span><span class="o">=</span> <span class="mf">60.0039</span> <span class="n">seconds</span><span class="o">.</span>
<span class="n">I1123</span> <span class="mi">04</span><span class="p">:</span><span class="mi">09</span><span class="p">:</span><span class="mf">22.478579</span>  <span class="mi">1127</span> <span class="n">performance_test</span><span class="o">.</span><span class="n">hpp</span><span class="p">:</span><span class="mi">96</span><span class="p">]</span> <span class="n">BYEBYE</span>
</pre></div>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>For running other networks, refer to the <a class="reference external" href="https://github.com/Xilinx/Vitis-AI">Vitis AI Github</a> and <a class="reference external" href="https://docs.xilinx.com/r/en-US/ug1414-vitis-ai">Vitis AI User Guide</a>.</p>
</div>
</section>
</section>
<section id="change-the-configuration">
<h3>5.3 Change the Configuration<a class="headerlink" href="#change-the-configuration" title="Permalink to this heading">¶</a></h3>
<p>The DPUCV2DX8G IP provides some user-configurable parameters, refer to
the document <a class="reference external" href="https://docs.xilinx.com/r/en-US/pg425-dpu">PG425</a>.</p>
<p>In this reference design, user-configurable parameters are in the file <cite>$TRD_HOME/vitis_prj/xv2dpu_config.mk</cite>.</p>
<p>They are:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">CU_N</span></code> – Compute Unit (CU) number (only a value of 1 is supported in the current IP).</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">CPB_N</span></code> – number of AI Engine cores for Convolution per batch handler (only a value of 16 is supported for this design).</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">BATCH_SingleCU</span></code> – number of batch engine integrated in DPUCV2DX8G IP for CU_N=1. Values supported are 1 through 14.</p></li>
</ul>
<p>After changing <cite>$TRD_HOME/vitis_prj/xv2dpu_config.mk</cite>, execute <code class="docutils literal notranslate"><span class="pre">make</span> <span class="pre">all</span></code> to build the design.</p>
</section>
</section>
<hr class="docutils" />
<section id="instructions-for-changing-the-platform">
<h2>6 Instructions for Changing the Platform<a class="headerlink" href="#instructions-for-changing-the-platform" title="Permalink to this heading">¶</a></h2>
<section id="dpucv2dx8g-ports">
<h3>6.1 DPUCV2DX8G Ports<a class="headerlink" href="#dpucv2dx8g-ports" title="Permalink to this heading">¶</a></h3>
<p>The DPUCV2DX8G ports are listed as below.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Ports</p></th>
<th class="head"><p>Descriptions</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>m*_&lt;wgt|img|instr&gt;_axi</p></td>
<td><p>Master AXI
interfaces,
connected with NOC
to access DDR
(cips_noc in this
reference design
platform)</p></td>
</tr>
<tr class="row-odd"><td><p>m*_&lt;data|ctrl&gt;_axis</p></td>
<td><p>Master AXI-stream
interface,
connected with AI
Engine
(ai_engine_0).</p></td>
</tr>
<tr class="row-even"><td><p>s*_&lt;data|done&gt;_axis</p></td>
<td><p>Slave AXI-stream
interface,
connected with AI
Engine
(ai_engine_0).</p></td>
</tr>
<tr class="row-odd"><td><p>m_axi_clk</p></td>
<td><p>Input clock used
for DPUCV2DX8G
general logic, AXI
and AXI-stream
interface. Default
frequency is 300M
Hz in this
reference design.</p></td>
</tr>
<tr class="row-even"><td><p>m_axi_aresetn</p></td>
<td><p>Active-Low reset
for DPUCV2DX8G
general logic.</p></td>
</tr>
<tr class="row-odd"><td><p>s_axi_control</p></td>
<td><p>AXI lite interface
for controlling
DPUCV2DX8G
registers,
connected with CIPS
through
A
XI_Smartconnect_IP.</p></td>
</tr>
<tr class="row-even"><td><p>s_axi_aclk</p></td>
<td><p>Input clock for
S_AXI_CONTROL.
Default frequency
is 150M Hz in this
reference design.</p></td>
</tr>
<tr class="row-odd"><td><p>s_axi_aresetn</p></td>
<td><p>Active-Low reset
for S_AXI_CONTROL.</p></td>
</tr>
<tr class="row-even"><td><p>interrupt</p></td>
<td><p>Interrupt signal
generated by
DPUCV2DX8G.</p></td>
</tr>
</tbody>
</table>
<p>DPUCV2DX8G’s connection with AI Engine array and NOC are all defined in
the <cite>$TRD_HOME/vitis_prj/scripts/xv2dpu_aie_noc.cfg</cite> (generated by <cite>xv2dpu_aie_noc.py</cite>).</p>
<p>For the clock design, make sure that:</p>
<ul class="simple">
<li><p>s_axi_aclk for <cite>s_axi_control</cite> should use clock with lower frequency (e.g. 150MHz) to get better timing.</p></li>
<li><p><cite>AI Engine Core Frequency</cite> should be 4 times of DPUCV2DX8G’s <cite>m_axi_clk</cite>, or the maximum AI Engine frequency. In this reference, it is 1250MHz (the maximum AI Engine frequency of XCVE2802-2MP device on the VEK280 board). The value of <cite>AI Engine Core Frequency</cite> can be set in the platform design files or <cite>vitis_prj/scripts/postlink.tcl</cite>.</p></li>
</ul>
</section>
<section id="changing-the-platform">
<h3>6.2 Changing the Platform<a class="headerlink" href="#changing-the-platform" title="Permalink to this heading">¶</a></h3>
<p>Changing platform needs to modify 1 files: <cite>vitis_prj/Makefile</cite>.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>This target platform is based on ES device.</p>
</div>
<ol class="arabic simple">
<li><p><cite>vitis_prj/Makefile</cite>:</p></li>
</ol>
<ul class="simple">
<li><p>Change the path of <cite>xpfm</cite> file for the varibale <cite>PLATFORM</cite></p></li>
</ul>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PLATFORM</span>           <span class="o">=</span> <span class="o">*/*.</span><span class="n">xpfm</span>
</pre></div>
</div>
<ul class="simple">
<li><p>Change the path of <cite>rootfs.exts</cite> and <cite>Image</cite> in the package section
(at the bottom of Makefile)</p></li>
</ul>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">--</span><span class="n">package</span><span class="o">.</span><span class="n">rootfs</span>     <span class="o">*/</span><span class="n">rootfs</span><span class="o">.</span><span class="n">ext4</span> \
<span class="o">--</span><span class="n">package</span><span class="o">.</span><span class="n">sd_file</span>    <span class="o">*/</span><span class="n">Image</span> \
</pre></div>
</div>
</section>
</section>
<hr class="docutils" />
<section id="instructions-for-adding-other-kernels">
<h2>7 Instructions for Adding Other Kernels<a class="headerlink" href="#instructions-for-adding-other-kernels" title="Permalink to this heading">¶</a></h2>
<p>Vitis kernels developed for Versal devices, could be RTL kernel (only
use PL resouces), AIE kernel (only uses AI Engine tiles), or kernel
including both PL and AIE. The basic instructions for adding other
kernels in this reference design are shown below.</p>
<section id="rtl-kernel">
<h3>7.1 RTL Kernel<a class="headerlink" href="#rtl-kernel" title="Permalink to this heading">¶</a></h3>
<p>Package the RTL kernel as XO file. Then modify 2 files:
<cite>vitis_prj/Makefile</cite>, and <cite>vitis_prj/scripts/xv2dpu_aie_noc.py</cite>,</p>
<ol class="arabic simple">
<li><p><cite>vitis_prj/Makefile</cite>:</p></li>
</ol>
<ul class="simple">
<li><p>Add the name of XO files in the parameters <cite>BINARY_CONTAINER_1_OBJS</cite>
by adding following command</p></li>
</ul>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">BINARY_CONTAINER_1_OBJS</span>   <span class="o">+=</span> <span class="n">xxx</span><span class="o">.</span><span class="n">xo</span>
</pre></div>
</div>
<ul class="simple">
<li><p>In the v++ linking command line, specify the clock frequency for the
clock soure of RTL kernel.</p></li>
</ul>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">--</span><span class="n">clock</span><span class="o">.</span><span class="n">freqHz</span> <span class="o">&lt;</span><span class="n">freqHz</span><span class="o">&gt;</span><span class="p">:</span><span class="o">&lt;</span><span class="n">kernelName</span><span class="o">.</span><span class="n">clk_name</span><span class="o">&gt;</span>
</pre></div>
</div>
<ol class="arabic simple" start="2">
<li><p><cite>vitis_prj/scripts/xvdpu_aie_noc.py</cite>:</p></li>
</ol>
<ul class="simple">
<li><p>Create instance for the RTL kernel, and map kernel ports to memory
(NOC)</p></li>
</ul>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">result</span> <span class="o">+=</span> <span class="s2">&quot;nk=&lt;kernel name&gt;:&lt;number&gt;:&lt;cu_name&gt;.&lt;cu_name&gt;...</span><span class="se">\n</span><span class="s2">&quot;</span>
</pre></div>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>For support with adding AI Engine kernel or RTL + AI Engine kernels to this design, please reach out to us for support.</p>
</div>
</section>
</section>
<section id="known-issues">
<h2>8 Known Issues<a class="headerlink" href="#known-issues" title="Permalink to this heading">¶</a></h2>
<ol class="arabic simple">
<li><p>This reference design has updated to support rev-B ES vek280 board,
if you want to use it on rev-A board, Ethernet will not work, however
you can use a USB Ethernet Adapter to workaround this issue.</p></li>
<li><p>This version of the reference design supports only a subset of the
Vitis AI Model Zoo models.</p></li>
<li><p>The app/model/resnet50.xmodel only support the default arch
setting(BATCH_SingleCU=1). To enable alternative batch settings, it
is necessary to compile the corresponding xmodel with a new arch.json
file.</p></li>
<li><p>It is suggested to add the following line to your tcl scripts
<cite>$HOME/.Xilinx/Vivado/Vivado_init.tcl</cite>. For details about
<cite>Vivado_init.tcl</cite>, please refer to the link page
<cite>https://docs.xilinx.com/r/en-US/ug894-vivado-tcl-scripting/Initializing-Tcl-Scripts</cite>.
This setting can help to optimize the ddr r/w performance by
preplacing the NoC netlist.</p></li>
</ol>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">set_param</span> <span class="n">place</span><span class="o">.</span><span class="n">preplaceNOC</span> <span class="n">true</span>
</pre></div>
</div>
<!--

* Copyright 2019 Xilinx Inc.
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
*    http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.

--></section>
</section>


           </div>
          </div>
          
				  
				  <footer>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2022-2023, Advanced Micro Devices, Inc.
      <span class="lastupdated">Last updated on July 2, 2023.
      </span></p>
  </div>



										<div class="aem-Grid aem-Grid--16">
											<div class="aem-GridColumn aem-GridColumn--xxxlarge--none aem-GridColumn--xsmall--16 aem-GridColumn--offset--xsmall--0 aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--xsmall--none aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
												<div class="container-fluid sub-footer">

													                    <div class="row">
                        <div class="col-xs-24">
                          <p><a target="_blank" href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a> | <a target="_blank" href="https://www.amd.com/en/corporate/privacy">Privacy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/cookies">Cookie Policy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/trademarks">Trademarks</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/statement-human-trafficking-forced-labor.pdf">Statement on Forced Labor</a> | <a target="_blank" href="https://www.amd.com/en/corporate/competition">Fair and Open Competition</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/amd-uk-tax-strategy.pdf">UK Tax Strategy</a> | <a target="_blank" href="https://docs.xilinx.com/v/u/9x6YvZKuWyhJId7y7RQQKA">Inclusive Terminology</a> | <a href="#cookiessettings" class="ot-sdk-show-settings">Cookies Settings</a></p>
                        </div>
                    </div>
												</div>
											</div>
										</div>
										
</br>


  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>
 <script type="text/javascript">
    $(document).ready(function() {
        $(".toggle > *").hide();
        $(".toggle .header").show();
        $(".toggle .header").click(function() {
            $(this).parent().children().not(".header").toggle(400);
            $(this).parent().children(".header").toggleClass("open");
        })
    });
</script>


</body>
</html>