// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        srcYUV_dout,
        srcYUV_empty_n,
        srcYUV_read,
        bckgndYUV_din,
        bckgndYUV_full_n,
        bckgndYUV_write,
        rampVal_3_flag_0,
        hdata_flag_0,
        rampVal_2_flag_0,
        outpix_val_V_5,
        outpix_val_V_4,
        outpix_val_V_3,
        outpix_val_V_2,
        outpix_val_V_1,
        outpix_val_V,
        loopWidth,
        rampStart_1,
        cmp6,
        bckgndId_load,
        zext_ln1032,
        y,
        barWidth,
        barWidth_cast,
        shl_ln,
        Zplate_Ver_Control_Start,
        Zplate_Hor_Control_Start,
        Zplate_Hor_Control_Delta,
        cmp11_i,
        Zplate_Ver_Control_Delta,
        trunc_ln3,
        trunc_ln,
        loopHeight,
        add_ln1488,
        or_ln1592,
        icmp_ln1592_2,
        icmp_ln1592,
        icmp_ln1592_1,
        dpYUVCoef_load,
        passthruStartX_load,
        passthruEndX_load,
        cmp35_not,
        cmp42_not,
        rampVal_3_flag_1_out,
        rampVal_3_flag_1_out_ap_vld,
        rampVal_3_new_1_out,
        rampVal_3_new_1_out_ap_vld,
        rampVal_3_loc_1_out_i,
        rampVal_3_loc_1_out_o,
        rampVal_3_loc_1_out_o_ap_vld,
        rampVal_loc_1_out_i,
        rampVal_loc_1_out_o,
        rampVal_loc_1_out_o_ap_vld,
        hBarSel_0_4_loc_1_out_i,
        hBarSel_0_4_loc_1_out_o,
        hBarSel_0_4_loc_1_out_o_ap_vld,
        lhs_out_i,
        lhs_out_o,
        lhs_out_o_ap_vld,
        lhs_1_out_i,
        lhs_1_out_o,
        lhs_1_out_o_ap_vld,
        hBarSel_1_4_loc_1_out_i,
        hBarSel_1_4_loc_1_out_o,
        hBarSel_1_4_loc_1_out_o_ap_vld,
        zonePlateVAddr_loc_1_out_i,
        zonePlateVAddr_loc_1_out_o,
        zonePlateVAddr_loc_1_out_o_ap_vld,
        zonePlateVDelta_loc_1_out_i,
        zonePlateVDelta_loc_1_out_o,
        zonePlateVDelta_loc_1_out_o_ap_vld,
        hdata_flag_1_out,
        hdata_flag_1_out_ap_vld,
        hdata_new_1_out,
        hdata_new_1_out_ap_vld,
        hdata_loc_1_out_i,
        hdata_loc_1_out_o,
        hdata_loc_1_out_o_ap_vld,
        rampVal_2_flag_1_out,
        rampVal_2_flag_1_out_ap_vld,
        rampVal_2_new_1_out,
        rampVal_2_new_1_out_ap_vld,
        rampVal_2_loc_1_out_i,
        rampVal_2_loc_1_out_o,
        rampVal_2_loc_1_out_o_ap_vld,
        outpix_val_V_11_out,
        outpix_val_V_11_out_ap_vld,
        outpix_val_V_10_out,
        outpix_val_V_10_out_ap_vld,
        outpix_val_V_9_out,
        outpix_val_V_9_out_ap_vld,
        outpix_val_V_8_out,
        outpix_val_V_8_out_ap_vld,
        outpix_val_V_7_out,
        outpix_val_V_7_out_ap_vld,
        outpix_val_V_6_out,
        outpix_val_V_6_out_ap_vld,
        p_0_5_0_0_0252382_out_i,
        p_0_5_0_0_0252382_out_o,
        p_0_5_0_0_0252382_out_o_ap_vld,
        p_0_4_0_0_0250380_out_i,
        p_0_4_0_0_0250380_out_o,
        p_0_4_0_0_0250380_out_o_ap_vld,
        p_0_3_0_0_0248378_out_i,
        p_0_3_0_0_0248378_out_o,
        p_0_3_0_0_0248378_out_o_ap_vld,
        p_0_2_0_0_0246376_out_i,
        p_0_2_0_0_0246376_out_o,
        p_0_2_0_0_0246376_out_o_ap_vld,
        p_0_1_0_0_0244374_out_i,
        p_0_1_0_0_0244374_out_o,
        p_0_1_0_0_0244374_out_o_ap_vld,
        p_0_0_0_0_0242372_out_i,
        p_0_0_0_0_0242372_out_o,
        p_0_0_0_0_0242372_out_o_ap_vld,
        rampVal,
        rampVal_ap_vld,
        xBar_V,
        xBar_V_ap_vld,
        hBarSel_1_2,
        hBarSel_1_2_ap_vld,
        hBarSel_0_2,
        hBarSel_0_2_ap_vld,
        xBar_V_1,
        xBar_V_1_ap_vld,
        s,
        zonePlateVAddr,
        zonePlateVAddr_ap_vld,
        zonePlateVDelta,
        zonePlateVDelta_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [47:0] srcYUV_dout;
input   srcYUV_empty_n;
output   srcYUV_read;
output  [47:0] bckgndYUV_din;
input   bckgndYUV_full_n;
output   bckgndYUV_write;
input  [0:0] rampVal_3_flag_0;
input  [0:0] hdata_flag_0;
input  [0:0] rampVal_2_flag_0;
input  [7:0] outpix_val_V_5;
input  [7:0] outpix_val_V_4;
input  [7:0] outpix_val_V_3;
input  [7:0] outpix_val_V_2;
input  [7:0] outpix_val_V_1;
input  [7:0] outpix_val_V;
input  [15:0] loopWidth;
input  [7:0] rampStart_1;
input  [0:0] cmp6;
input  [7:0] bckgndId_load;
input  [7:0] zext_ln1032;
input  [15:0] y;
input  [10:0] barWidth;
input  [10:0] barWidth_cast;
input  [15:0] shl_ln;
input  [15:0] Zplate_Ver_Control_Start;
input  [15:0] Zplate_Hor_Control_Start;
input  [15:0] Zplate_Hor_Control_Delta;
input  [0:0] cmp11_i;
input  [15:0] Zplate_Ver_Control_Delta;
input  [13:0] trunc_ln3;
input  [13:0] trunc_ln;
input  [15:0] loopHeight;
input  [7:0] add_ln1488;
input  [0:0] or_ln1592;
input  [0:0] icmp_ln1592_2;
input  [0:0] icmp_ln1592;
input  [0:0] icmp_ln1592_1;
input  [7:0] dpYUVCoef_load;
input  [15:0] passthruStartX_load;
input  [15:0] passthruEndX_load;
input  [0:0] cmp35_not;
input  [0:0] cmp42_not;
output  [0:0] rampVal_3_flag_1_out;
output   rampVal_3_flag_1_out_ap_vld;
output  [15:0] rampVal_3_new_1_out;
output   rampVal_3_new_1_out_ap_vld;
input  [15:0] rampVal_3_loc_1_out_i;
output  [15:0] rampVal_3_loc_1_out_o;
output   rampVal_3_loc_1_out_o_ap_vld;
input  [15:0] rampVal_loc_1_out_i;
output  [15:0] rampVal_loc_1_out_o;
output   rampVal_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_0_4_loc_1_out_i;
output  [7:0] hBarSel_0_4_loc_1_out_o;
output   hBarSel_0_4_loc_1_out_o_ap_vld;
input  [10:0] lhs_out_i;
output  [10:0] lhs_out_o;
output   lhs_out_o_ap_vld;
input  [10:0] lhs_1_out_i;
output  [10:0] lhs_1_out_o;
output   lhs_1_out_o_ap_vld;
input  [7:0] hBarSel_1_4_loc_1_out_i;
output  [7:0] hBarSel_1_4_loc_1_out_o;
output   hBarSel_1_4_loc_1_out_o_ap_vld;
input  [15:0] zonePlateVAddr_loc_1_out_i;
output  [15:0] zonePlateVAddr_loc_1_out_o;
output   zonePlateVAddr_loc_1_out_o_ap_vld;
input  [15:0] zonePlateVDelta_loc_1_out_i;
output  [15:0] zonePlateVDelta_loc_1_out_o;
output   zonePlateVDelta_loc_1_out_o_ap_vld;
output  [0:0] hdata_flag_1_out;
output   hdata_flag_1_out_ap_vld;
output  [15:0] hdata_new_1_out;
output   hdata_new_1_out_ap_vld;
input  [15:0] hdata_loc_1_out_i;
output  [15:0] hdata_loc_1_out_o;
output   hdata_loc_1_out_o_ap_vld;
output  [0:0] rampVal_2_flag_1_out;
output   rampVal_2_flag_1_out_ap_vld;
output  [15:0] rampVal_2_new_1_out;
output   rampVal_2_new_1_out_ap_vld;
input  [15:0] rampVal_2_loc_1_out_i;
output  [15:0] rampVal_2_loc_1_out_o;
output   rampVal_2_loc_1_out_o_ap_vld;
output  [7:0] outpix_val_V_11_out;
output   outpix_val_V_11_out_ap_vld;
output  [7:0] outpix_val_V_10_out;
output   outpix_val_V_10_out_ap_vld;
output  [7:0] outpix_val_V_9_out;
output   outpix_val_V_9_out_ap_vld;
output  [7:0] outpix_val_V_8_out;
output   outpix_val_V_8_out_ap_vld;
output  [7:0] outpix_val_V_7_out;
output   outpix_val_V_7_out_ap_vld;
output  [7:0] outpix_val_V_6_out;
output   outpix_val_V_6_out_ap_vld;
input  [7:0] p_0_5_0_0_0252382_out_i;
output  [7:0] p_0_5_0_0_0252382_out_o;
output   p_0_5_0_0_0252382_out_o_ap_vld;
input  [7:0] p_0_4_0_0_0250380_out_i;
output  [7:0] p_0_4_0_0_0250380_out_o;
output   p_0_4_0_0_0250380_out_o_ap_vld;
input  [7:0] p_0_3_0_0_0248378_out_i;
output  [7:0] p_0_3_0_0_0248378_out_o;
output   p_0_3_0_0_0248378_out_o_ap_vld;
input  [7:0] p_0_2_0_0_0246376_out_i;
output  [7:0] p_0_2_0_0_0246376_out_o;
output   p_0_2_0_0_0246376_out_o_ap_vld;
input  [7:0] p_0_1_0_0_0244374_out_i;
output  [7:0] p_0_1_0_0_0244374_out_o;
output   p_0_1_0_0_0244374_out_o_ap_vld;
input  [7:0] p_0_0_0_0_0242372_out_i;
output  [7:0] p_0_0_0_0_0242372_out_o;
output   p_0_0_0_0_0242372_out_o_ap_vld;
output  [7:0] rampVal;
output   rampVal_ap_vld;
output  [10:0] xBar_V;
output   xBar_V_ap_vld;
output  [7:0] hBarSel_1_2;
output   hBarSel_1_2_ap_vld;
output  [7:0] hBarSel_0_2;
output   hBarSel_0_2_ap_vld;
output  [10:0] xBar_V_1;
output   xBar_V_1_ap_vld;
input  [31:0] s;
output  [15:0] zonePlateVAddr;
output   zonePlateVAddr_ap_vld;
output  [15:0] zonePlateVDelta;
output   zonePlateVDelta_ap_vld;

reg ap_idle;
reg srcYUV_read;
reg bckgndYUV_write;
reg rampVal_3_flag_1_out_ap_vld;
reg rampVal_3_new_1_out_ap_vld;
reg[15:0] rampVal_3_loc_1_out_o;
reg rampVal_3_loc_1_out_o_ap_vld;
reg[15:0] rampVal_loc_1_out_o;
reg rampVal_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_0_4_loc_1_out_o;
reg hBarSel_0_4_loc_1_out_o_ap_vld;
reg[10:0] lhs_out_o;
reg lhs_out_o_ap_vld;
reg[10:0] lhs_1_out_o;
reg lhs_1_out_o_ap_vld;
reg[7:0] hBarSel_1_4_loc_1_out_o;
reg hBarSel_1_4_loc_1_out_o_ap_vld;
reg[15:0] zonePlateVAddr_loc_1_out_o;
reg zonePlateVAddr_loc_1_out_o_ap_vld;
reg[15:0] zonePlateVDelta_loc_1_out_o;
reg zonePlateVDelta_loc_1_out_o_ap_vld;
reg hdata_flag_1_out_ap_vld;
reg hdata_new_1_out_ap_vld;
reg[15:0] hdata_loc_1_out_o;
reg hdata_loc_1_out_o_ap_vld;
reg rampVal_2_flag_1_out_ap_vld;
reg rampVal_2_new_1_out_ap_vld;
reg[15:0] rampVal_2_loc_1_out_o;
reg rampVal_2_loc_1_out_o_ap_vld;
reg outpix_val_V_11_out_ap_vld;
reg outpix_val_V_10_out_ap_vld;
reg outpix_val_V_9_out_ap_vld;
reg outpix_val_V_8_out_ap_vld;
reg outpix_val_V_7_out_ap_vld;
reg outpix_val_V_6_out_ap_vld;
reg[7:0] p_0_5_0_0_0252382_out_o;
reg p_0_5_0_0_0252382_out_o_ap_vld;
reg[7:0] p_0_4_0_0_0250380_out_o;
reg p_0_4_0_0_0250380_out_o_ap_vld;
reg[7:0] p_0_3_0_0_0248378_out_o;
reg p_0_3_0_0_0248378_out_o_ap_vld;
reg[7:0] p_0_2_0_0_0246376_out_o;
reg p_0_2_0_0_0246376_out_o_ap_vld;
reg[7:0] p_0_1_0_0_0244374_out_o;
reg p_0_1_0_0_0244374_out_o_ap_vld;
reg[7:0] p_0_0_0_0_0242372_out_o;
reg p_0_0_0_0_0242372_out_o_ap_vld;
reg[7:0] rampVal;
reg rampVal_ap_vld;
reg[10:0] xBar_V;
reg xBar_V_ap_vld;
reg[7:0] hBarSel_1_2;
reg hBarSel_1_2_ap_vld;
reg[7:0] hBarSel_0_2;
reg hBarSel_0_2_ap_vld;
reg[10:0] xBar_V_1;
reg xBar_V_1_ap_vld;
reg[15:0] zonePlateVAddr;
reg zonePlateVAddr_ap_vld;
reg[15:0] zonePlateVDelta;
reg zonePlateVDelta_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
reg   [0:0] icmp_ln520_reg_4037;
reg   [0:0] icmp_ln520_reg_4037_pp0_iter11_reg;
wire   [0:0] cmp6_read_read_fu_654_p2;
reg    ap_predicate_op405_read_state13;
reg    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
reg    ap_block_state16_pp0_stage0_iter15;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln520_fu_1539_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [2:0] tpgBarSelYuv_y_address0;
reg    tpgBarSelYuv_y_ce0;
wire   [7:0] tpgBarSelYuv_y_q0;
wire   [2:0] tpgBarSelYuv_y_address1;
reg    tpgBarSelYuv_y_ce1;
wire   [7:0] tpgBarSelYuv_y_q1;
wire   [2:0] tpgBarSelYuv_u_address0;
reg    tpgBarSelYuv_u_ce0;
wire   [7:0] tpgBarSelYuv_u_q0;
wire   [2:0] tpgBarSelYuv_u_address1;
reg    tpgBarSelYuv_u_ce1;
wire   [7:0] tpgBarSelYuv_u_q1;
wire   [2:0] tpgBarSelYuv_v_address0;
reg    tpgBarSelYuv_v_ce0;
wire   [7:0] tpgBarSelYuv_v_q0;
wire   [2:0] tpgBarSelYuv_v_address1;
reg    tpgBarSelYuv_v_ce1;
wire   [7:0] tpgBarSelYuv_v_q1;
wire   [10:0] tpgSinTableArray_address0;
reg    tpgSinTableArray_ce0;
wire  signed [19:0] tpgSinTableArray_q0;
wire   [10:0] tpgSinTableArray_address1;
reg    tpgSinTableArray_ce1;
wire  signed [19:0] tpgSinTableArray_q1;
wire   [10:0] tpgSinTableArray_9bit_address0;
reg    tpgSinTableArray_9bit_ce0;
wire   [8:0] tpgSinTableArray_9bit_q0;
wire   [10:0] tpgSinTableArray_9bit_address1;
reg    tpgSinTableArray_9bit_ce1;
wire   [8:0] tpgSinTableArray_9bit_q1;
wire   [10:0] tpgSinTableArray_9bit_address2;
reg    tpgSinTableArray_9bit_ce2;
wire   [8:0] tpgSinTableArray_9bit_q2;
wire   [10:0] tpgSinTableArray_9bit_address3;
reg    tpgSinTableArray_9bit_ce3;
wire   [8:0] tpgSinTableArray_9bit_q3;
wire   [10:0] tpgSinTableArray_9bit_address4;
reg    tpgSinTableArray_9bit_ce4;
wire   [8:0] tpgSinTableArray_9bit_q4;
wire   [10:0] tpgSinTableArray_9bit_address5;
reg    tpgSinTableArray_9bit_ce5;
wire   [8:0] tpgSinTableArray_9bit_q5;
reg   [27:0] rSerie_V;
reg   [27:0] gSerie_V;
reg   [27:0] bSerie_V;
reg    bckgndYUV_blk_n;
wire    ap_block_pp0_stage0;
reg    srcYUV_blk_n;
reg   [7:0] outpix_val_V_86_reg_1303;
reg   [7:0] outpix_val_V_85_reg_1314;
reg   [7:0] outpix_val_V_84_reg_1325;
reg   [7:0] outpix_val_V_83_reg_1336;
reg   [7:0] outpix_val_V_82_reg_1347;
reg   [7:0] outpix_val_V_81_reg_1358;
reg    ap_block_pp0_stage0_11001;
wire   [7:0] bckgndId_load_read_read_fu_648_p2;
wire   [11:0] barWidth_cast_cast_fu_1474_p1;
wire   [15:0] zext_ln1032_cast_fu_1478_p1;
reg   [15:0] zext_ln1032_cast_reg_4013;
reg  signed [15:0] x_4_reg_4018;
reg  signed [15:0] x_4_reg_4018_pp0_iter1_reg;
reg  signed [15:0] x_4_reg_4018_pp0_iter2_reg;
reg  signed [15:0] x_4_reg_4018_pp0_iter3_reg;
reg  signed [15:0] x_4_reg_4018_pp0_iter4_reg;
reg  signed [15:0] x_4_reg_4018_pp0_iter5_reg;
reg  signed [15:0] x_4_reg_4018_pp0_iter6_reg;
reg  signed [15:0] x_4_reg_4018_pp0_iter7_reg;
reg   [15:0] x_4_reg_4018_pp0_iter8_reg;
reg   [15:0] x_4_reg_4018_pp0_iter9_reg;
reg   [15:0] x_4_reg_4018_pp0_iter10_reg;
wire   [16:0] zext_ln1302_fu_1535_p1;
reg   [0:0] icmp_ln520_reg_4037_pp0_iter1_reg;
reg   [0:0] icmp_ln520_reg_4037_pp0_iter2_reg;
reg   [0:0] icmp_ln520_reg_4037_pp0_iter3_reg;
reg   [0:0] icmp_ln520_reg_4037_pp0_iter4_reg;
reg   [0:0] icmp_ln520_reg_4037_pp0_iter5_reg;
reg   [0:0] icmp_ln520_reg_4037_pp0_iter6_reg;
reg   [0:0] icmp_ln520_reg_4037_pp0_iter7_reg;
reg   [0:0] icmp_ln520_reg_4037_pp0_iter8_reg;
reg   [0:0] icmp_ln520_reg_4037_pp0_iter9_reg;
reg   [0:0] icmp_ln520_reg_4037_pp0_iter10_reg;
reg   [0:0] icmp_ln520_reg_4037_pp0_iter12_reg;
reg   [0:0] icmp_ln520_reg_4037_pp0_iter13_reg;
wire   [0:0] icmp_ln1027_fu_1545_p2;
reg   [0:0] icmp_ln1027_reg_4041;
reg   [0:0] icmp_ln1027_reg_4041_pp0_iter1_reg;
reg   [0:0] icmp_ln1027_reg_4041_pp0_iter2_reg;
reg   [0:0] icmp_ln1027_reg_4041_pp0_iter3_reg;
reg   [0:0] icmp_ln1027_reg_4041_pp0_iter4_reg;
reg   [0:0] icmp_ln1027_reg_4041_pp0_iter5_reg;
reg   [0:0] icmp_ln1027_reg_4041_pp0_iter6_reg;
reg   [0:0] icmp_ln1027_reg_4041_pp0_iter7_reg;
reg   [0:0] icmp_ln1027_reg_4041_pp0_iter8_reg;
reg   [0:0] icmp_ln1027_reg_4041_pp0_iter9_reg;
reg   [0:0] icmp_ln1027_reg_4041_pp0_iter10_reg;
reg   [0:0] icmp_ln1027_reg_4041_pp0_iter11_reg;
reg   [0:0] icmp_ln1027_reg_4041_pp0_iter12_reg;
wire   [10:0] trunc_ln520_1_fu_1551_p1;
reg   [10:0] trunc_ln520_1_reg_4047;
reg   [10:0] trunc_ln520_1_reg_4047_pp0_iter1_reg;
wire   [0:0] icmp_ln1285_fu_1599_p2;
reg   [0:0] icmp_ln1285_reg_4073;
wire   [0:0] and_ln1292_fu_1605_p2;
reg   [0:0] and_ln1292_reg_4077;
wire   [0:0] icmp_ln1050_fu_1647_p2;
reg   [0:0] icmp_ln1050_reg_4081;
reg   [0:0] icmp_ln1050_reg_4081_pp0_iter1_reg;
reg   [0:0] icmp_ln1050_reg_4081_pp0_iter2_reg;
reg   [0:0] icmp_ln1050_reg_4081_pp0_iter3_reg;
reg   [0:0] icmp_ln1050_reg_4081_pp0_iter4_reg;
reg   [0:0] icmp_ln1050_reg_4081_pp0_iter5_reg;
reg   [0:0] icmp_ln1050_reg_4081_pp0_iter6_reg;
reg   [0:0] icmp_ln1050_reg_4081_pp0_iter7_reg;
reg   [0:0] icmp_ln1050_reg_4081_pp0_iter8_reg;
reg   [0:0] icmp_ln1050_reg_4081_pp0_iter9_reg;
reg   [0:0] icmp_ln1050_reg_4081_pp0_iter10_reg;
reg   [0:0] icmp_ln1050_reg_4081_pp0_iter11_reg;
reg   [8:0] tpgSinTableArray_9bit_load_reg_4085;
wire   [8:0] add_ln1236_fu_1664_p2;
reg   [8:0] add_ln1236_reg_4090;
reg   [8:0] tpgSinTableArray_9bit_load_1_reg_4095;
wire   [8:0] add_ln1240_1_fu_1670_p2;
reg   [8:0] add_ln1240_1_reg_4100;
reg   [8:0] tpgSinTableArray_9bit_load_3_reg_4105;
wire   [8:0] add_ln1236_1_fu_1676_p2;
reg   [8:0] add_ln1236_1_reg_4110;
reg   [8:0] tpgSinTableArray_9bit_load_4_reg_4115;
wire   [8:0] add_ln1240_3_fu_1682_p2;
reg   [8:0] add_ln1240_3_reg_4120;
wire   [0:0] icmp_ln1072_fu_1750_p2;
reg   [0:0] icmp_ln1072_reg_4125;
reg   [0:0] icmp_ln1072_reg_4125_pp0_iter2_reg;
reg   [0:0] icmp_ln1072_reg_4125_pp0_iter3_reg;
reg   [0:0] icmp_ln1072_reg_4125_pp0_iter4_reg;
reg   [0:0] icmp_ln1072_reg_4125_pp0_iter5_reg;
reg   [0:0] icmp_ln1072_reg_4125_pp0_iter6_reg;
reg   [0:0] icmp_ln1072_reg_4125_pp0_iter7_reg;
reg   [0:0] icmp_ln1072_reg_4125_pp0_iter8_reg;
reg   [0:0] icmp_ln1072_reg_4125_pp0_iter9_reg;
reg   [0:0] icmp_ln1072_reg_4125_pp0_iter10_reg;
wire   [10:0] sub_ln229_fu_1761_p2;
reg   [10:0] sub_ln229_reg_4129;
wire   [0:0] icmp_ln1072_8_fu_1804_p2;
reg   [0:0] icmp_ln1072_8_reg_4134;
reg   [0:0] icmp_ln1072_8_reg_4134_pp0_iter2_reg;
reg   [0:0] icmp_ln1072_8_reg_4134_pp0_iter3_reg;
reg   [0:0] icmp_ln1072_8_reg_4134_pp0_iter4_reg;
reg   [0:0] icmp_ln1072_8_reg_4134_pp0_iter5_reg;
reg   [0:0] icmp_ln1072_8_reg_4134_pp0_iter6_reg;
reg   [0:0] icmp_ln1072_8_reg_4134_pp0_iter7_reg;
reg   [0:0] icmp_ln1072_8_reg_4134_pp0_iter8_reg;
reg   [0:0] icmp_ln1072_8_reg_4134_pp0_iter9_reg;
reg   [0:0] icmp_ln1072_8_reg_4134_pp0_iter10_reg;
wire   [10:0] sub_ln229_1_fu_1815_p2;
reg   [10:0] sub_ln229_1_reg_4138;
wire   [7:0] r_fu_1860_p3;
reg   [7:0] r_reg_4143;
reg   [7:0] r_reg_4143_pp0_iter3_reg;
wire   [14:0] zext_ln1257_fu_1902_p1;
reg   [14:0] zext_ln1257_reg_4153;
wire   [15:0] zext_ln1257_1_fu_1906_p1;
reg   [15:0] zext_ln1257_1_reg_4159;
wire   [7:0] r_1_fu_1926_p3;
reg   [7:0] r_1_reg_4166;
reg   [7:0] r_1_reg_4166_pp0_iter3_reg;
wire   [14:0] zext_ln1257_8_fu_1968_p1;
reg   [14:0] zext_ln1257_8_reg_4176;
wire   [15:0] zext_ln1257_9_fu_1972_p1;
reg   [15:0] zext_ln1257_9_reg_4182;
reg   [8:0] tpgSinTableArray_9bit_load_2_reg_4194;
reg   [8:0] tpgSinTableArray_9bit_load_5_reg_4200;
wire   [15:0] grp_fu_3651_p3;
reg  signed [15:0] add_ln1306_2_reg_4206;
reg  signed [15:0] add_ln1306_2_reg_4206_pp0_iter4_reg;
reg   [15:0] add_ln1306_2_reg_4206_pp0_iter5_reg;
wire  signed [15:0] grp_fu_3668_p3;
reg  signed [15:0] add_ln1306_3_reg_4211;
reg  signed [15:0] add_ln1306_3_reg_4211_pp0_iter4_reg;
reg  signed [15:0] add_ln1306_3_reg_4211_pp0_iter5_reg;
reg  signed [15:0] add_ln1306_3_reg_4211_pp0_iter6_reg;
wire   [7:0] b_fu_2027_p3;
reg   [7:0] b_reg_4216;
reg   [7:0] b_reg_4216_pp0_iter5_reg;
reg   [7:0] b_reg_4216_pp0_iter6_reg;
reg   [7:0] b_reg_4216_pp0_iter7_reg;
reg   [7:0] b_reg_4216_pp0_iter8_reg;
wire   [7:0] b_1_fu_2068_p3;
reg   [7:0] b_1_reg_4228;
reg   [7:0] b_1_reg_4228_pp0_iter5_reg;
reg   [7:0] b_1_reg_4228_pp0_iter6_reg;
reg   [7:0] b_1_reg_4228_pp0_iter7_reg;
reg   [7:0] b_1_reg_4228_pp0_iter8_reg;
wire  signed [15:0] grp_reg_int_s_fu_1999_ap_return;
wire   [12:0] mul_ln1257_2_fu_2090_p2;
reg   [12:0] mul_ln1257_2_reg_4245;
wire  signed [15:0] grp_fu_3684_p3;
wire  signed [15:0] grp_fu_3692_p3;
reg  signed [15:0] add_ln1259_reg_4261;
reg  signed [15:0] add_ln1259_reg_4261_pp0_iter6_reg;
reg  signed [15:0] add_ln1259_reg_4261_pp0_iter7_reg;
reg  signed [15:0] add_ln1259_reg_4261_pp0_iter8_reg;
reg  signed [15:0] add_ln1259_reg_4261_pp0_iter9_reg;
reg  signed [15:0] add_ln1259_reg_4261_pp0_iter10_reg;
reg  signed [15:0] add_ln1259_reg_4261_pp0_iter11_reg;
wire   [12:0] mul_ln1257_5_fu_2102_p2;
reg   [12:0] mul_ln1257_5_reg_4267;
wire  signed [15:0] grp_fu_3709_p3;
wire  signed [15:0] grp_fu_3717_p3;
reg  signed [15:0] add_ln1259_3_reg_4283;
reg  signed [15:0] add_ln1259_3_reg_4283_pp0_iter6_reg;
reg  signed [15:0] add_ln1259_3_reg_4283_pp0_iter7_reg;
reg  signed [15:0] add_ln1259_3_reg_4283_pp0_iter8_reg;
reg  signed [15:0] add_ln1259_3_reg_4283_pp0_iter9_reg;
reg  signed [15:0] add_ln1259_3_reg_4283_pp0_iter10_reg;
reg  signed [15:0] add_ln1259_3_reg_4283_pp0_iter11_reg;
reg   [0:0] tmp_13_reg_4289;
reg   [0:0] tmp_14_reg_4294;
reg   [7:0] trunc_ln320_1_reg_4299;
reg   [7:0] trunc_ln320_2_reg_4304;
reg   [0:0] tmp_19_reg_4309;
reg   [0:0] tmp_20_reg_4314;
reg   [7:0] trunc_ln320_4_reg_4319;
reg   [7:0] trunc_ln320_5_reg_4324;
wire   [7:0] outpix_val_V_51_fu_2263_p3;
reg   [7:0] outpix_val_V_51_reg_4329;
reg   [7:0] outpix_val_V_51_reg_4329_pp0_iter8_reg;
reg   [7:0] outpix_val_V_51_reg_4329_pp0_iter9_reg;
reg   [7:0] outpix_val_V_51_reg_4329_pp0_iter10_reg;
reg   [7:0] outpix_val_V_51_reg_4329_pp0_iter11_reg;
reg   [7:0] outpix_val_V_51_reg_4329_pp0_iter12_reg;
wire   [7:0] outpix_val_V_52_fu_2269_p3;
reg   [7:0] outpix_val_V_52_reg_4334;
reg   [7:0] outpix_val_V_52_reg_4334_pp0_iter8_reg;
reg   [7:0] outpix_val_V_52_reg_4334_pp0_iter9_reg;
reg   [7:0] outpix_val_V_52_reg_4334_pp0_iter10_reg;
reg   [7:0] outpix_val_V_52_reg_4334_pp0_iter11_reg;
reg   [7:0] outpix_val_V_52_reg_4334_pp0_iter12_reg;
wire   [7:0] outpix_val_V_54_fu_2275_p3;
reg   [7:0] outpix_val_V_54_reg_4339;
reg   [7:0] outpix_val_V_54_reg_4339_pp0_iter8_reg;
reg   [7:0] outpix_val_V_54_reg_4339_pp0_iter9_reg;
reg   [7:0] outpix_val_V_54_reg_4339_pp0_iter10_reg;
reg   [7:0] outpix_val_V_54_reg_4339_pp0_iter11_reg;
reg   [7:0] outpix_val_V_54_reg_4339_pp0_iter12_reg;
wire   [7:0] outpix_val_V_55_fu_2281_p3;
reg   [7:0] outpix_val_V_55_reg_4344;
reg   [7:0] outpix_val_V_55_reg_4344_pp0_iter8_reg;
reg   [7:0] outpix_val_V_55_reg_4344_pp0_iter9_reg;
reg   [7:0] outpix_val_V_55_reg_4344_pp0_iter10_reg;
reg   [7:0] outpix_val_V_55_reg_4344_pp0_iter11_reg;
reg   [7:0] outpix_val_V_55_reg_4344_pp0_iter12_reg;
reg   [10:0] lshr_ln_reg_4349;
reg   [10:0] lshr_ln1310_1_reg_4354;
wire   [0:0] icmp_ln1584_fu_2335_p2;
reg   [0:0] icmp_ln1584_reg_4389;
wire   [0:0] or_ln691_2_fu_2457_p2;
reg   [0:0] or_ln691_2_reg_4394;
reg   [0:0] or_ln691_2_reg_4394_pp0_iter12_reg;
reg   [0:0] or_ln691_2_reg_4394_pp0_iter13_reg;
wire   [0:0] or_ln691_6_fu_2494_p2;
reg   [0:0] or_ln691_6_reg_4401;
reg   [0:0] or_ln691_6_reg_4401_pp0_iter12_reg;
reg   [0:0] or_ln691_6_reg_4401_pp0_iter13_reg;
wire   [7:0] trunc_ln320_fu_2601_p1;
reg   [7:0] trunc_ln320_reg_4408;
wire   [7:0] add_ln320_fu_2605_p2;
reg   [7:0] add_ln320_reg_4416;
reg   [0:0] tmp_15_reg_4424;
reg   [7:0] trunc_ln320_3_reg_4429;
reg   [0:0] tmp_21_reg_4434;
reg   [7:0] trunc_ln320_6_reg_4439;
reg   [7:0] outpix_val_V_50_reg_4444;
reg   [7:0] outpix_val_V_23_reg_4449;
wire  signed [27:0] grp_fu_3787_p2;
reg  signed [27:0] mul_ln1311_reg_4454;
reg   [7:0] trunc_ln1311_1_reg_4460;
wire  signed [27:0] grp_fu_3794_p2;
reg  signed [27:0] mul_ln1311_1_reg_4465;
reg   [7:0] trunc_ln1311_4_reg_4471;
reg   [7:0] outpix_val_V_46_reg_4506;
reg   [7:0] outpix_val_V_45_reg_4512;
reg   [7:0] outpix_val_V_44_reg_4518;
reg   [7:0] outpix_val_V_43_reg_4524;
reg   [7:0] outpix_val_V_42_reg_4530;
reg   [7:0] outpix_val_V_41_reg_4536;
wire   [7:0] outpix_val_V_61_fu_2853_p3;
wire   [7:0] outpix_val_V_62_fu_2871_p3;
wire   [7:0] outpix_val_V_63_fu_2885_p3;
wire   [7:0] outpix_val_V_66_fu_2904_p3;
wire   [7:0] outpix_val_V_65_fu_2916_p3;
wire   [7:0] outpix_val_V_64_fu_2923_p3;
wire   [7:0] outpix_val_V_60_fu_3010_p3;
wire   [7:0] outpix_val_V_29_fu_3028_p3;
wire   [7:0] outpix_val_V_30_fu_3046_p3;
wire   [7:0] outpix_val_V_31_fu_3208_p4;
wire   [7:0] outpix_val_V_32_fu_3228_p4;
wire   [7:0] outpix_val_V_33_fu_3248_p4;
wire   [7:0] outpix_val_V_57_fu_3290_p3;
wire   [7:0] outpix_val_V_58_fu_3296_p2;
wire   [7:0] outpix_val_V_53_fu_3329_p3;
wire   [7:0] outpix_val_V_56_fu_3335_p3;
wire   [7:0] outpix_val_V_75_fu_3394_p2;
reg   [7:0] outpix_val_V_75_reg_4712;
wire   [7:0] outpix_val_V_76_fu_3429_p2;
reg   [7:0] outpix_val_V_76_reg_4717;
wire   [7:0] outpix_val_V_68_fu_3439_p1;
wire   [7:0] outpix_val_V_47_fu_3451_p3;
wire   [7:0] outpix_val_V_48_fu_3457_p2;
reg    ap_condition_exit_pp0_iter14_stage0;
wire    grp_tpgPatternCrossHatch_fu_1369_ap_start;
wire    grp_tpgPatternCrossHatch_fu_1369_ap_done;
wire    grp_tpgPatternCrossHatch_fu_1369_ap_idle;
wire    grp_tpgPatternCrossHatch_fu_1369_ap_ready;
reg    grp_tpgPatternCrossHatch_fu_1369_ap_ce;
wire   [7:0] grp_tpgPatternCrossHatch_fu_1369_ap_return_0;
wire   [7:0] grp_tpgPatternCrossHatch_fu_1369_ap_return_1;
reg    ap_predicate_op341_call_state10;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call0;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call0;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call0;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call0;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call0;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call0;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call0;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call0;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call0;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call0;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call0;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call0;
reg    ap_block_state13_pp0_stage0_iter12_ignore_call0;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call0;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call0;
reg    ap_block_state16_pp0_stage0_iter15_ignore_call0;
reg    ap_block_pp0_stage0_11001_ignoreCallOp341;
wire    grp_tpgPatternCheckerBoard_fu_1385_ap_start;
wire    grp_tpgPatternCheckerBoard_fu_1385_ap_done;
wire    grp_tpgPatternCheckerBoard_fu_1385_ap_idle;
wire    grp_tpgPatternCheckerBoard_fu_1385_ap_ready;
reg    grp_tpgPatternCheckerBoard_fu_1385_ap_ce;
wire   [7:0] grp_tpgPatternCheckerBoard_fu_1385_ap_return_0;
wire   [7:0] grp_tpgPatternCheckerBoard_fu_1385_ap_return_1;
wire   [7:0] grp_tpgPatternCheckerBoard_fu_1385_ap_return_2;
wire   [7:0] grp_tpgPatternCheckerBoard_fu_1385_ap_return_3;
wire   [7:0] grp_tpgPatternCheckerBoard_fu_1385_ap_return_4;
wire   [7:0] grp_tpgPatternCheckerBoard_fu_1385_ap_return_5;
reg    ap_predicate_op348_call_state11;
reg    ap_block_pp0_stage0_11001_ignoreCallOp348;
wire    grp_tpgPatternTartanColorBars_fu_1413_ap_start;
wire    grp_tpgPatternTartanColorBars_fu_1413_ap_done;
wire    grp_tpgPatternTartanColorBars_fu_1413_ap_idle;
wire    grp_tpgPatternTartanColorBars_fu_1413_ap_ready;
reg    grp_tpgPatternTartanColorBars_fu_1413_ap_ce;
wire   [7:0] grp_tpgPatternTartanColorBars_fu_1413_ap_return_0;
wire   [7:0] grp_tpgPatternTartanColorBars_fu_1413_ap_return_1;
wire   [7:0] grp_tpgPatternTartanColorBars_fu_1413_ap_return_2;
wire   [7:0] grp_tpgPatternTartanColorBars_fu_1413_ap_return_3;
wire   [7:0] grp_tpgPatternTartanColorBars_fu_1413_ap_return_4;
wire   [7:0] grp_tpgPatternTartanColorBars_fu_1413_ap_return_5;
reg    ap_predicate_op352_call_state11;
reg    ap_block_pp0_stage0_11001_ignoreCallOp352;
wire    grp_tpgPatternDPColorSquare_fu_1441_ap_start;
wire    grp_tpgPatternDPColorSquare_fu_1441_ap_done;
wire    grp_tpgPatternDPColorSquare_fu_1441_ap_idle;
wire    grp_tpgPatternDPColorSquare_fu_1441_ap_ready;
reg    grp_tpgPatternDPColorSquare_fu_1441_ap_ce;
wire   [7:0] grp_tpgPatternDPColorSquare_fu_1441_ap_return_0;
wire   [7:0] grp_tpgPatternDPColorSquare_fu_1441_ap_return_1;
wire   [7:0] grp_tpgPatternDPColorSquare_fu_1441_ap_return_2;
wire   [7:0] grp_tpgPatternDPColorSquare_fu_1441_ap_return_3;
wire   [7:0] grp_tpgPatternDPColorSquare_fu_1441_ap_return_4;
wire   [7:0] grp_tpgPatternDPColorSquare_fu_1441_ap_return_5;
reg    ap_predicate_op355_call_state12;
reg    ap_block_pp0_stage0_11001_ignoreCallOp355;
wire   [15:0] grp_reg_int_s_fu_1999_d;
reg    grp_reg_int_s_fu_1999_ap_ce;
reg    ap_predicate_op233_call_state4;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call5;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call5;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call5;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call5;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call5;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call5;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call5;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call5;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call5;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call5;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call5;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call5;
reg    ap_block_state13_pp0_stage0_iter12_ignore_call5;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call5;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call5;
reg    ap_block_state16_pp0_stage0_iter15_ignore_call5;
reg    ap_block_pp0_stage0_11001_ignoreCallOp233;
reg   [7:0] ap_phi_mux_outpix_val_V_74_phi_fu_940_p42;
reg   [7:0] ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933;
wire   [7:0] ap_phi_reg_pp0_iter0_outpix_val_V_74_reg_933;
reg   [7:0] ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933;
reg   [7:0] ap_phi_reg_pp0_iter2_outpix_val_V_74_reg_933;
reg   [7:0] ap_phi_reg_pp0_iter3_outpix_val_V_74_reg_933;
reg   [7:0] ap_phi_reg_pp0_iter4_outpix_val_V_74_reg_933;
reg   [7:0] ap_phi_reg_pp0_iter5_outpix_val_V_74_reg_933;
reg   [7:0] ap_phi_reg_pp0_iter6_outpix_val_V_74_reg_933;
reg   [7:0] ap_phi_reg_pp0_iter7_outpix_val_V_74_reg_933;
reg   [7:0] ap_phi_reg_pp0_iter8_outpix_val_V_74_reg_933;
reg   [7:0] ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933;
reg   [7:0] ap_phi_reg_pp0_iter10_outpix_val_V_74_reg_933;
reg   [7:0] ap_phi_reg_pp0_iter11_outpix_val_V_74_reg_933;
reg   [7:0] ap_phi_reg_pp0_iter12_outpix_val_V_74_reg_933;
reg   [7:0] ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933;
reg   [7:0] ap_phi_mux_outpix_val_V_73_phi_fu_1003_p42;
reg   [7:0] ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996;
wire   [7:0] ap_phi_reg_pp0_iter0_outpix_val_V_73_reg_996;
reg   [7:0] ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996;
reg   [7:0] ap_phi_reg_pp0_iter2_outpix_val_V_73_reg_996;
reg   [7:0] ap_phi_reg_pp0_iter3_outpix_val_V_73_reg_996;
reg   [7:0] ap_phi_reg_pp0_iter4_outpix_val_V_73_reg_996;
reg   [7:0] ap_phi_reg_pp0_iter5_outpix_val_V_73_reg_996;
reg   [7:0] ap_phi_reg_pp0_iter6_outpix_val_V_73_reg_996;
reg   [7:0] ap_phi_reg_pp0_iter7_outpix_val_V_73_reg_996;
reg   [7:0] ap_phi_reg_pp0_iter8_outpix_val_V_73_reg_996;
reg   [7:0] ap_phi_reg_pp0_iter9_outpix_val_V_73_reg_996;
reg   [7:0] ap_phi_reg_pp0_iter10_outpix_val_V_73_reg_996;
reg   [7:0] ap_phi_reg_pp0_iter11_outpix_val_V_73_reg_996;
reg   [7:0] ap_phi_reg_pp0_iter12_outpix_val_V_73_reg_996;
reg   [7:0] ap_phi_reg_pp0_iter13_outpix_val_V_73_reg_996;
reg   [7:0] ap_phi_mux_outpix_val_V_72_phi_fu_1067_p42;
reg   [7:0] ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059;
wire   [7:0] ap_phi_reg_pp0_iter0_outpix_val_V_72_reg_1059;
reg   [7:0] ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059;
reg   [7:0] ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059;
reg   [7:0] ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059;
reg   [7:0] ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059;
reg   [7:0] ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059;
reg   [7:0] ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059;
reg   [7:0] ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059;
reg   [7:0] ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059;
reg   [7:0] ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059;
reg   [7:0] ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059;
reg   [7:0] ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059;
reg   [7:0] ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059;
reg   [7:0] ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059;
reg   [7:0] ap_phi_mux_outpix_val_V_71_phi_fu_1125_p42;
reg   [7:0] ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117;
wire   [7:0] ap_phi_reg_pp0_iter0_outpix_val_V_71_reg_1117;
reg   [7:0] ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117;
reg   [7:0] ap_phi_reg_pp0_iter2_outpix_val_V_71_reg_1117;
reg   [7:0] ap_phi_reg_pp0_iter3_outpix_val_V_71_reg_1117;
reg   [7:0] ap_phi_reg_pp0_iter4_outpix_val_V_71_reg_1117;
reg   [7:0] ap_phi_reg_pp0_iter5_outpix_val_V_71_reg_1117;
reg   [7:0] ap_phi_reg_pp0_iter6_outpix_val_V_71_reg_1117;
reg   [7:0] ap_phi_reg_pp0_iter7_outpix_val_V_71_reg_1117;
reg   [7:0] ap_phi_reg_pp0_iter8_outpix_val_V_71_reg_1117;
reg   [7:0] ap_phi_reg_pp0_iter9_outpix_val_V_71_reg_1117;
reg   [7:0] ap_phi_reg_pp0_iter10_outpix_val_V_71_reg_1117;
reg   [7:0] ap_phi_reg_pp0_iter11_outpix_val_V_71_reg_1117;
reg   [7:0] ap_phi_reg_pp0_iter12_outpix_val_V_71_reg_1117;
reg   [7:0] ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117;
reg   [7:0] ap_phi_mux_outpix_val_V_70_phi_fu_1189_p42;
reg   [7:0] ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181;
wire   [7:0] ap_phi_reg_pp0_iter0_outpix_val_V_70_reg_1181;
reg   [7:0] ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181;
reg   [7:0] ap_phi_reg_pp0_iter2_outpix_val_V_70_reg_1181;
reg   [7:0] ap_phi_reg_pp0_iter3_outpix_val_V_70_reg_1181;
reg   [7:0] ap_phi_reg_pp0_iter4_outpix_val_V_70_reg_1181;
reg   [7:0] ap_phi_reg_pp0_iter5_outpix_val_V_70_reg_1181;
reg   [7:0] ap_phi_reg_pp0_iter6_outpix_val_V_70_reg_1181;
reg   [7:0] ap_phi_reg_pp0_iter7_outpix_val_V_70_reg_1181;
reg   [7:0] ap_phi_reg_pp0_iter8_outpix_val_V_70_reg_1181;
reg   [7:0] ap_phi_reg_pp0_iter9_outpix_val_V_70_reg_1181;
reg   [7:0] ap_phi_reg_pp0_iter10_outpix_val_V_70_reg_1181;
reg   [7:0] ap_phi_reg_pp0_iter11_outpix_val_V_70_reg_1181;
reg   [7:0] ap_phi_reg_pp0_iter12_outpix_val_V_70_reg_1181;
reg   [7:0] ap_phi_reg_pp0_iter13_outpix_val_V_70_reg_1181;
reg   [7:0] ap_phi_mux_outpix_val_V_69_phi_fu_1253_p42;
reg   [7:0] ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245;
wire   [7:0] ap_phi_reg_pp0_iter0_outpix_val_V_69_reg_1245;
reg   [7:0] ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245;
reg   [7:0] ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245;
reg   [7:0] ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245;
reg   [7:0] ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245;
reg   [7:0] ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245;
reg   [7:0] ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245;
reg   [7:0] ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245;
reg   [7:0] ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245;
reg   [7:0] ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245;
reg   [7:0] ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245;
reg   [7:0] ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245;
reg   [7:0] ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245;
reg   [7:0] ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245;
reg   [7:0] ap_phi_mux_outpix_val_V_86_phi_fu_1306_p4;
wire   [7:0] outpix_val_V_94_fu_3535_p3;
wire   [7:0] ap_phi_reg_pp0_iter14_outpix_val_V_86_reg_1303;
reg   [7:0] ap_phi_mux_outpix_val_V_85_phi_fu_1317_p4;
wire   [7:0] outpix_val_V_93_fu_3542_p3;
wire   [7:0] ap_phi_reg_pp0_iter14_outpix_val_V_85_reg_1314;
reg   [7:0] ap_phi_mux_outpix_val_V_84_phi_fu_1328_p4;
wire   [7:0] outpix_val_V_92_fu_3549_p3;
wire   [7:0] ap_phi_reg_pp0_iter14_outpix_val_V_84_reg_1325;
reg   [7:0] ap_phi_mux_outpix_val_V_83_phi_fu_1339_p4;
wire   [7:0] outpix_val_V_91_fu_3514_p3;
wire   [7:0] ap_phi_reg_pp0_iter14_outpix_val_V_83_reg_1336;
reg   [7:0] ap_phi_mux_outpix_val_V_82_phi_fu_1350_p4;
wire   [7:0] outpix_val_V_90_fu_3521_p3;
wire   [7:0] ap_phi_reg_pp0_iter14_outpix_val_V_82_reg_1347;
reg   [7:0] ap_phi_mux_outpix_val_V_81_phi_fu_1361_p4;
wire   [7:0] outpix_val_V_89_fu_3528_p3;
wire   [7:0] ap_phi_reg_pp0_iter14_outpix_val_V_81_reg_1358;
reg    grp_tpgPatternCrossHatch_fu_1369_ap_start_reg;
reg    ap_predicate_op341_call_state10_state9;
reg    grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg;
reg    ap_predicate_op348_call_state11_state10;
reg    grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg;
reg    ap_predicate_op352_call_state11_state10;
reg    grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg;
reg    ap_predicate_op355_call_state12_state11;
wire   [63:0] zext_ln1236_fu_1555_p1;
wire   [63:0] zext_ln1240_fu_1566_p1;
wire   [63:0] zext_ln1236_1_fu_1577_p1;
wire   [63:0] zext_ln1240_1_fu_1588_p1;
wire   [63:0] zext_ln1244_fu_1897_p1;
wire   [63:0] zext_ln1244_1_fu_1963_p1;
wire   [63:0] zext_ln1310_fu_2310_p1;
wire   [63:0] zext_ln1310_1_fu_2314_p1;
wire   [63:0] zext_ln1215_fu_2747_p1;
wire   [63:0] zext_ln1215_1_fu_2758_p1;
wire   [15:0] zext_ln507_fu_3469_p1;
wire   [15:0] zext_ln1056_fu_2779_p1;
wire   [7:0] zext_ln1212_fu_2363_p1;
wire   [7:0] empty_fu_2345_p1;
wire   [10:0] add_ln229_fu_1755_p2;
wire   [10:0] add_ln229_1_fu_1809_p2;
wire   [7:0] zext_ln1212_1_fu_2405_p1;
wire   [15:0] add_ln1296_fu_1696_p2;
wire   [15:0] add_ln1298_fu_1708_p2;
wire   [15:0] zext_ln507_1_fu_3308_p1;
wire   [15:0] add_ln1619_fu_2611_p2;
wire   [7:0] trunc_ln144_fu_2500_p1;
wire   [7:0] add_ln1056_fu_2773_p2;
wire   [27:0] ret_5_fu_3086_p4;
wire   [27:0] ret_6_fu_3134_p4;
wire   [27:0] ret_7_fu_3182_p4;
reg   [15:0] x_fu_470;
wire   [15:0] x_5_fu_1653_p2;
wire    ap_loop_init;
reg   [15:0] ap_sig_allocacmp_x_4;
reg   [0:0] rampVal_2_flag_1_fu_474;
reg   [0:0] hdata_flag_1_fu_478;
reg   [0:0] rampVal_3_flag_1_fu_482;
reg   [7:0] outpix_val_V_6_fu_486;
reg   [7:0] outpix_val_V_7_fu_490;
reg   [7:0] outpix_val_V_8_fu_494;
reg   [7:0] outpix_val_V_9_fu_498;
reg   [7:0] outpix_val_V_10_fu_502;
reg   [7:0] outpix_val_V_11_fu_506;
reg    ap_block_pp0_stage0_01001;
wire  signed [15:0] zext_ln1302_fu_1535_p0;
wire  signed [15:0] icmp_ln520_fu_1539_p0;
wire  signed [15:0] icmp_ln1027_fu_1545_p0;
wire  signed [15:0] trunc_ln520_1_fu_1551_p0;
wire   [10:0] add_ln1240_fu_1560_p2;
wire   [10:0] xk_fu_1571_p2;
wire   [10:0] add_ln1240_2_fu_1582_p2;
wire  signed [15:0] or_ln1285_fu_1593_p0;
wire   [15:0] or_ln1285_fu_1593_p2;
wire  signed [15:0] or_ln1050_fu_1641_p0;
wire   [15:0] or_ln1050_fu_1641_p2;
wire  signed [15:0] x_5_fu_1653_p0;
wire   [11:0] zext_ln1540_fu_1740_p1;
wire   [11:0] ret_fu_1744_p2;
wire   [11:0] zext_ln1540_1_fu_1794_p1;
wire   [11:0] ret_4_fu_1798_p2;
wire   [7:0] trunc_ln1236_fu_1844_p1;
wire   [0:0] tmp_10_fu_1853_p3;
wire   [7:0] xor_ln1236_fu_1847_p2;
wire   [7:0] trunc_ln1240_fu_1868_p1;
wire   [0:0] tmp_11_fu_1877_p3;
wire   [7:0] xor_ln1240_fu_1871_p2;
wire   [10:0] add_ln1244_fu_1892_p2;
wire   [7:0] g_fu_1884_p3;
wire   [7:0] trunc_ln1236_1_fu_1910_p1;
wire   [0:0] tmp_16_fu_1919_p3;
wire   [7:0] xor_ln1236_1_fu_1913_p2;
wire   [7:0] trunc_ln1240_1_fu_1934_p1;
wire   [0:0] tmp_17_fu_1943_p3;
wire   [7:0] xor_ln1240_1_fu_1937_p2;
wire   [10:0] add_ln1244_2_fu_1958_p2;
wire   [7:0] g_1_fu_1950_p3;
wire  signed [16:0] grp_fu_3659_p3;
wire   [7:0] trunc_ln1244_fu_2005_p1;
wire   [8:0] add_ln1244_1_fu_2008_p2;
wire   [0:0] tmp_12_fu_2019_p3;
wire   [7:0] xor_ln1244_fu_2013_p2;
wire   [14:0] shl_ln3_fu_2035_p3;
wire   [7:0] trunc_ln1244_1_fu_2046_p1;
wire   [8:0] add_ln1244_3_fu_2049_p2;
wire   [0:0] tmp_18_fu_2060_p3;
wire   [7:0] xor_ln1244_1_fu_2054_p2;
wire   [14:0] shl_ln1259_1_fu_2076_p3;
wire   [7:0] mul_ln1257_2_fu_2090_p0;
wire   [5:0] mul_ln1257_2_fu_2090_p1;
wire   [14:0] grp_fu_3675_p3;
wire   [7:0] mul_ln1257_5_fu_2102_p0;
wire   [5:0] mul_ln1257_5_fu_2102_p1;
wire   [14:0] grp_fu_3700_p3;
wire   [15:0] grp_fu_3725_p3;
wire   [16:0] zext_ln1257_6_fu_2114_p1;
wire   [16:0] zext_ln1257_4_fu_2111_p1;
wire   [15:0] zext_ln1257_7_fu_2117_p1;
wire   [14:0] shl_ln2_fu_2131_p3;
wire  signed [15:0] zext_ln1258_1_fu_2142_p0;
wire   [15:0] grp_fu_3734_p3;
wire   [16:0] zext_ln1258_1_fu_2142_p1;
wire   [16:0] zext_ln1258_fu_2138_p1;
wire   [16:0] add_ln1257_2_fu_2120_p2;
wire   [16:0] add_ln1258_2_fu_2145_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1257_3_fu_2126_p2;
wire   [15:0] grp_fu_3742_p3;
wire   [16:0] zext_ln1257_14_fu_2190_p1;
wire   [16:0] zext_ln1257_12_fu_2187_p1;
wire   [15:0] zext_ln1257_15_fu_2193_p1;
wire   [14:0] shl_ln1258_1_fu_2207_p3;
wire  signed [15:0] zext_ln1258_3_fu_2218_p0;
wire   [15:0] grp_fu_3751_p3;
wire   [16:0] zext_ln1258_3_fu_2218_p1;
wire   [16:0] zext_ln1258_2_fu_2214_p1;
wire   [16:0] add_ln1257_6_fu_2196_p2;
wire   [16:0] add_ln1258_5_fu_2221_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1257_7_fu_2202_p2;
wire  signed [15:0] lshr_ln_fu_2287_p1;
wire   [15:0] grp_fu_3759_p3;
wire  signed [15:0] add_ln1306_fu_2296_p1;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1306_fu_2296_p2;
wire   [7:0] trunc_ln520_3_fu_2332_p1;
wire   [2:0] trunc_ln520_5_fu_2353_p1;
wire   [2:0] add_ln1212_fu_2357_p2;
wire   [2:0] trunc_ln520_6_fu_2395_p1;
wire   [2:0] add_ln1212_1_fu_2399_p2;
wire   [0:0] icmp_ln691_1_fu_2437_p2;
wire   [0:0] xor_ln691_fu_2441_p2;
wire   [0:0] icmp_ln691_fu_2433_p2;
wire   [0:0] or_ln691_1_fu_2452_p2;
wire   [0:0] or_ln691_fu_2447_p2;
wire   [15:0] or_ln691_3_fu_2463_p2;
wire   [0:0] icmp_ln691_3_fu_2473_p2;
wire   [0:0] xor_ln691_1_fu_2478_p2;
wire   [0:0] icmp_ln691_2_fu_2468_p2;
wire   [0:0] or_ln691_5_fu_2489_p2;
wire   [0:0] or_ln691_4_fu_2484_p2;
wire   [15:0] select_ln1584_fu_2594_p3;
wire  signed [15:0] zext_ln1259_1_fu_2632_p0;
wire   [15:0] grp_fu_3767_p3;
wire  signed [15:0] add_ln1259_6_fu_2635_p0;
wire   [16:0] zext_ln1259_1_fu_2632_p1;
wire  signed [16:0] sext_ln1259_1_fu_2629_p1;
wire   [16:0] add_ln1259_2_fu_2639_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1259_6_fu_2635_p2;
wire  signed [15:0] zext_ln1259_3_fu_2666_p0;
wire   [15:0] grp_fu_3777_p3;
wire  signed [15:0] add_ln1259_7_fu_2669_p0;
wire   [16:0] zext_ln1259_3_fu_2666_p1;
wire  signed [16:0] sext_ln1259_3_fu_2663_p1;
wire   [16:0] add_ln1259_5_fu_2673_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1259_7_fu_2669_p2;
wire   [26:0] trunc_ln1311_fu_2705_p1;
wire   [26:0] sub_ln1311_fu_2708_p2;
wire   [26:0] trunc_ln1311_3_fu_2724_p1;
wire   [26:0] sub_ln1311_2_fu_2727_p2;
wire   [7:0] trunc_ln520_4_fu_2769_p1;
wire   [7:0] select_ln1592_1_fu_2859_p3;
wire   [7:0] select_ln1592_2_fu_2865_p3;
wire   [7:0] select_ln1592_4_fu_2878_p3;
wire   [7:0] select_ln1592_6_fu_2891_p3;
wire   [7:0] select_ln1592_7_fu_2897_p3;
wire   [7:0] select_ln1592_9_fu_2910_p3;
wire   [0:0] tmp_22_fu_2942_p3;
wire   [0:0] trunc_ln1544_fu_2938_p1;
wire   [0:0] tmp_23_fu_2964_p3;
wire   [0:0] trunc_ln1544_1_fu_2960_p1;
wire   [0:0] tmp_24_fu_2986_p3;
wire   [0:0] trunc_ln1544_2_fu_2982_p1;
wire   [0:0] xor_ln1543_fu_2950_p2;
wire   [6:0] tmp_1_fu_3000_p4;
wire   [0:0] xor_ln1543_1_fu_2972_p2;
wire   [6:0] tmp_2_fu_3018_p4;
wire   [0:0] xor_ln1543_2_fu_2994_p2;
wire   [6:0] tmp_3_fu_3036_p4;
wire   [0:0] tmp_26_fu_3062_p3;
wire   [0:0] tmp_25_fu_3054_p3;
wire   [0:0] xor_ln1543_3_fu_3080_p2;
wire   [25:0] tmp_4_fu_3070_p4;
wire   [0:0] tmp_28_fu_3110_p3;
wire   [0:0] tmp_27_fu_3102_p3;
wire   [0:0] xor_ln1543_4_fu_3128_p2;
wire   [25:0] tmp_5_fu_3118_p4;
wire   [0:0] tmp_30_fu_3158_p3;
wire   [0:0] tmp_29_fu_3150_p3;
wire   [0:0] xor_ln1543_5_fu_3176_p2;
wire   [25:0] tmp_6_fu_3166_p4;
wire   [5:0] tmp_7_fu_3198_p4;
wire   [5:0] tmp_8_fu_3218_p4;
wire   [5:0] tmp_9_fu_3238_p4;
wire   [7:0] trunc_ln520_2_fu_3286_p1;
wire   [7:0] add_ln1500_fu_3302_p2;
wire   [0:0] tmp_31_fu_3365_p3;
wire   [7:0] sub_ln1311_1_fu_3372_p2;
wire   [7:0] trunc_ln1311_2_fu_3377_p4;
wire   [7:0] select_ln1311_fu_3386_p3;
wire   [0:0] tmp_32_fu_3400_p3;
wire   [7:0] sub_ln1311_3_fu_3407_p2;
wire   [7:0] trunc_ln1311_5_fu_3412_p4;
wire   [7:0] select_ln1311_1_fu_3421_p3;
wire   [7:0] trunc_ln520_fu_3447_p1;
wire   [7:0] add_ln1039_fu_3463_p2;
wire   [15:0] grp_fu_3659_p0;
wire  signed [0:0] grp_fu_3659_p1;
wire   [15:0] grp_fu_3659_p2;
wire   [7:0] grp_fu_3675_p0;
wire   [6:0] grp_fu_3675_p1;
wire   [12:0] grp_fu_3675_p2;
wire   [7:0] grp_fu_3684_p0;
wire  signed [7:0] grp_fu_3684_p1;
wire   [7:0] grp_fu_3692_p0;
wire  signed [7:0] grp_fu_3692_p1;
wire   [14:0] grp_fu_3692_p2;
wire   [7:0] grp_fu_3700_p0;
wire   [6:0] grp_fu_3700_p1;
wire   [12:0] grp_fu_3700_p2;
wire   [7:0] grp_fu_3709_p0;
wire  signed [7:0] grp_fu_3709_p1;
wire   [7:0] grp_fu_3717_p0;
wire  signed [7:0] grp_fu_3717_p1;
wire   [14:0] grp_fu_3717_p2;
wire   [7:0] grp_fu_3725_p0;
wire   [7:0] grp_fu_3725_p1;
wire   [14:0] grp_fu_3725_p2;
wire   [7:0] grp_fu_3734_p0;
wire  signed [6:0] grp_fu_3734_p1;
wire   [7:0] grp_fu_3742_p0;
wire   [7:0] grp_fu_3742_p1;
wire   [14:0] grp_fu_3742_p2;
wire   [7:0] grp_fu_3751_p0;
wire  signed [6:0] grp_fu_3751_p1;
wire   [7:0] grp_fu_3767_p0;
wire  signed [5:0] grp_fu_3767_p1;
wire   [7:0] grp_fu_3777_p0;
wire  signed [5:0] grp_fu_3777_p1;
wire   [7:0] grp_fu_3787_p1;
wire   [7:0] grp_fu_3794_p1;
reg    grp_fu_3651_ce;
reg    grp_fu_3659_ce;
reg    grp_fu_3668_ce;
reg    grp_fu_3675_ce;
reg    grp_fu_3684_ce;
reg    grp_fu_3692_ce;
reg    grp_fu_3700_ce;
reg    grp_fu_3709_ce;
reg    grp_fu_3717_ce;
reg    grp_fu_3725_ce;
reg    grp_fu_3734_ce;
reg    grp_fu_3742_ce;
reg    grp_fu_3751_ce;
reg    grp_fu_3759_ce;
reg    grp_fu_3767_ce;
reg    grp_fu_3777_ce;
reg    grp_fu_3787_ce;
reg    grp_fu_3794_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [14:0] grp_fu_3675_p00;
wire   [15:0] grp_fu_3692_p20;
wire   [14:0] grp_fu_3700_p00;
wire   [15:0] grp_fu_3717_p20;
wire   [15:0] grp_fu_3725_p20;
wire   [15:0] grp_fu_3742_p20;
wire   [13:0] grp_fu_3767_p00;
wire   [13:0] grp_fu_3777_p00;
wire   [12:0] mul_ln1257_2_fu_2090_p00;
wire   [12:0] mul_ln1257_5_fu_2102_p00;
reg    ap_condition_3934;
reg    ap_condition_3939;
reg    ap_condition_3944;
reg    ap_condition_3950;
reg    ap_condition_3955;
reg    ap_condition_3959;
reg    ap_condition_3947;
reg    ap_condition_3966;
reg    ap_condition_3971;
reg    ap_condition_3977;
reg    ap_condition_3981;
reg    ap_condition_3984;
reg    ap_condition_3989;
reg    ap_condition_3992;
reg    ap_condition_3997;
reg    ap_condition_4002;
reg    ap_condition_4005;
reg    ap_condition_4012;
reg    ap_condition_4016;
reg    ap_condition_4009;
reg    ap_condition_4022;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 rSerie_V = 28'd94741925;
#0 gSerie_V = 28'd178608805;
#0 bSerie_V = 28'd1044495;
#0 grp_tpgPatternCrossHatch_fu_1369_ap_start_reg = 1'b0;
#0 grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg = 1'b0;
#0 grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg = 1'b0;
#0 grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y20_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_y_address0),
    .ce0(tpgBarSelYuv_y_ce0),
    .q0(tpgBarSelYuv_y_q0),
    .address1(tpgBarSelYuv_y_address1),
    .ce1(tpgBarSelYuv_y_ce1),
    .q1(tpgBarSelYuv_y_q1)
);

design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u16_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_u_address0),
    .ce0(tpgBarSelYuv_u_ce0),
    .q0(tpgBarSelYuv_u_q0),
    .address1(tpgBarSelYuv_u_address1),
    .ce1(tpgBarSelYuv_u_ce1),
    .q1(tpgBarSelYuv_u_q1)
);

design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v18_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_v_address0),
    .ce0(tpgBarSelYuv_v_ce0),
    .q0(tpgBarSelYuv_v_q0),
    .address1(tpgBarSelYuv_v_address1),
    .ce1(tpgBarSelYuv_v_ce1),
    .q1(tpgBarSelYuv_v_q1)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R #(
    .DataWidth( 20 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
tpgSinTableArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_address0),
    .ce0(tpgSinTableArray_ce0),
    .q0(tpgSinTableArray_q0),
    .address1(tpgSinTableArray_address1),
    .ce1(tpgSinTableArray_ce1),
    .q1(tpgSinTableArray_q1)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
tpgSinTableArray_9bit_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_address0),
    .ce0(tpgSinTableArray_9bit_ce0),
    .q0(tpgSinTableArray_9bit_q0),
    .address1(tpgSinTableArray_9bit_address1),
    .ce1(tpgSinTableArray_9bit_ce1),
    .q1(tpgSinTableArray_9bit_q1),
    .address2(tpgSinTableArray_9bit_address2),
    .ce2(tpgSinTableArray_9bit_ce2),
    .q2(tpgSinTableArray_9bit_q2),
    .address3(tpgSinTableArray_9bit_address3),
    .ce3(tpgSinTableArray_9bit_ce3),
    .q3(tpgSinTableArray_9bit_q3),
    .address4(tpgSinTableArray_9bit_address4),
    .ce4(tpgSinTableArray_9bit_ce4),
    .q4(tpgSinTableArray_9bit_q4),
    .address5(tpgSinTableArray_9bit_address5),
    .ce5(tpgSinTableArray_9bit_ce5),
    .q5(tpgSinTableArray_9bit_q5)
);

design_1_v_tpg_0_0_tpgPatternCrossHatch grp_tpgPatternCrossHatch_fu_1369(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternCrossHatch_fu_1369_ap_start),
    .ap_done(grp_tpgPatternCrossHatch_fu_1369_ap_done),
    .ap_idle(grp_tpgPatternCrossHatch_fu_1369_ap_idle),
    .ap_ready(grp_tpgPatternCrossHatch_fu_1369_ap_ready),
    .ap_ce(grp_tpgPatternCrossHatch_fu_1369_ap_ce),
    .y(y),
    .x(x_4_reg_4018_pp0_iter8_reg),
    .width(loopWidth),
    .height(loopHeight),
    .ap_return_0(grp_tpgPatternCrossHatch_fu_1369_ap_return_0),
    .ap_return_1(grp_tpgPatternCrossHatch_fu_1369_ap_return_1)
);

design_1_v_tpg_0_0_tpgPatternCheckerBoard grp_tpgPatternCheckerBoard_fu_1385(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternCheckerBoard_fu_1385_ap_start),
    .ap_done(grp_tpgPatternCheckerBoard_fu_1385_ap_done),
    .ap_idle(grp_tpgPatternCheckerBoard_fu_1385_ap_idle),
    .ap_ready(grp_tpgPatternCheckerBoard_fu_1385_ap_ready),
    .ap_ce(grp_tpgPatternCheckerBoard_fu_1385_ap_ce),
    .y(y),
    .x(x_4_reg_4018_pp0_iter9_reg),
    .width(trunc_ln3),
    .height(trunc_ln),
    .ap_return_0(grp_tpgPatternCheckerBoard_fu_1385_ap_return_0),
    .ap_return_1(grp_tpgPatternCheckerBoard_fu_1385_ap_return_1),
    .ap_return_2(grp_tpgPatternCheckerBoard_fu_1385_ap_return_2),
    .ap_return_3(grp_tpgPatternCheckerBoard_fu_1385_ap_return_3),
    .ap_return_4(grp_tpgPatternCheckerBoard_fu_1385_ap_return_4),
    .ap_return_5(grp_tpgPatternCheckerBoard_fu_1385_ap_return_5)
);

design_1_v_tpg_0_0_tpgPatternTartanColorBars grp_tpgPatternTartanColorBars_fu_1413(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternTartanColorBars_fu_1413_ap_start),
    .ap_done(grp_tpgPatternTartanColorBars_fu_1413_ap_done),
    .ap_idle(grp_tpgPatternTartanColorBars_fu_1413_ap_idle),
    .ap_ready(grp_tpgPatternTartanColorBars_fu_1413_ap_ready),
    .ap_ce(grp_tpgPatternTartanColorBars_fu_1413_ap_ce),
    .y(y),
    .x(x_4_reg_4018_pp0_iter9_reg),
    .width(trunc_ln3),
    .height(trunc_ln),
    .ap_return_0(grp_tpgPatternTartanColorBars_fu_1413_ap_return_0),
    .ap_return_1(grp_tpgPatternTartanColorBars_fu_1413_ap_return_1),
    .ap_return_2(grp_tpgPatternTartanColorBars_fu_1413_ap_return_2),
    .ap_return_3(grp_tpgPatternTartanColorBars_fu_1413_ap_return_3),
    .ap_return_4(grp_tpgPatternTartanColorBars_fu_1413_ap_return_4),
    .ap_return_5(grp_tpgPatternTartanColorBars_fu_1413_ap_return_5)
);

design_1_v_tpg_0_0_tpgPatternDPColorSquare grp_tpgPatternDPColorSquare_fu_1441(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternDPColorSquare_fu_1441_ap_start),
    .ap_done(grp_tpgPatternDPColorSquare_fu_1441_ap_done),
    .ap_idle(grp_tpgPatternDPColorSquare_fu_1441_ap_idle),
    .ap_ready(grp_tpgPatternDPColorSquare_fu_1441_ap_ready),
    .ap_ce(grp_tpgPatternDPColorSquare_fu_1441_ap_ce),
    .y(y),
    .x(x_4_reg_4018_pp0_iter10_reg),
    .dpYUVCoef(dpYUVCoef_load),
    .ap_return_0(grp_tpgPatternDPColorSquare_fu_1441_ap_return_0),
    .ap_return_1(grp_tpgPatternDPColorSquare_fu_1441_ap_return_1),
    .ap_return_2(grp_tpgPatternDPColorSquare_fu_1441_ap_return_2),
    .ap_return_3(grp_tpgPatternDPColorSquare_fu_1441_ap_return_3),
    .ap_return_4(grp_tpgPatternDPColorSquare_fu_1441_ap_return_4),
    .ap_return_5(grp_tpgPatternDPColorSquare_fu_1441_ap_return_5)
);

design_1_v_tpg_0_0_reg_int_s grp_reg_int_s_fu_1999(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .d(grp_reg_int_s_fu_1999_d),
    .ap_return(grp_reg_int_s_fu_1999_ap_return),
    .ap_ce(grp_reg_int_s_fu_1999_ap_ce)
);

design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 13 ))
mul_8ns_6ns_13_1_1_U80(
    .din0(mul_ln1257_2_fu_2090_p0),
    .din1(mul_ln1257_2_fu_2090_p1),
    .dout(mul_ln1257_2_fu_2090_p2)
);

design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 13 ))
mul_8ns_6ns_13_1_1_U81(
    .din0(mul_ln1257_5_fu_2102_p0),
    .din1(mul_ln1257_5_fu_2102_p1),
    .dout(mul_ln1257_5_fu_2102_p2)
);

design_1_v_tpg_0_0_mac_muladd_16s_16ns_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16ns_16ns_16_4_1_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Zplate_Hor_Control_Start),
    .din1(ap_sig_allocacmp_x_4),
    .din2(zonePlateVAddr_loc_1_out_i),
    .ce(grp_fu_3651_ce),
    .dout(grp_fu_3651_p3)
);

design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
am_addmul_16ns_1s_16ns_17_4_1_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3659_p0),
    .din1(grp_fu_3659_p1),
    .din2(grp_fu_3659_p2),
    .ce(grp_fu_3659_ce),
    .dout(grp_fu_3659_p3)
);

design_1_v_tpg_0_0_mac_muladd_16s_16ns_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16ns_16s_16_4_1_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Zplate_Hor_Control_Delta),
    .din1(ap_sig_allocacmp_x_4),
    .din2(Zplate_Hor_Control_Start),
    .ce(grp_fu_3668_ce),
    .dout(grp_fu_3668_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 15 ))
mac_muladd_8ns_7ns_13ns_15_4_1_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3675_p0),
    .din1(grp_fu_3675_p1),
    .din2(grp_fu_3675_p2),
    .ce(grp_fu_3675_ce),
    .dout(grp_fu_3675_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_8s_16s_16_4_1_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3684_p0),
    .din1(grp_fu_3684_p1),
    .din2(16'd32896),
    .ce(grp_fu_3684_ce),
    .dout(grp_fu_3684_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_8s_15ns_16_4_1_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3692_p0),
    .din1(grp_fu_3692_p1),
    .din2(grp_fu_3692_p2),
    .ce(grp_fu_3692_ce),
    .dout(grp_fu_3692_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 15 ))
mac_muladd_8ns_7ns_13ns_15_4_1_U88(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3700_p0),
    .din1(grp_fu_3700_p1),
    .din2(grp_fu_3700_p2),
    .ce(grp_fu_3700_ce),
    .dout(grp_fu_3700_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_8s_16s_16_4_1_U89(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3709_p0),
    .din1(grp_fu_3709_p1),
    .din2(16'd32896),
    .ce(grp_fu_3709_ce),
    .dout(grp_fu_3709_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_8s_15ns_16_4_1_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3717_p0),
    .din1(grp_fu_3717_p1),
    .din2(grp_fu_3717_p2),
    .ce(grp_fu_3717_ce),
    .dout(grp_fu_3717_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_8ns_15ns_16_4_1_U91(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3725_p0),
    .din1(grp_fu_3725_p1),
    .din2(grp_fu_3725_p2),
    .ce(grp_fu_3725_ce),
    .dout(grp_fu_3725_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_7s_16s_16_4_1_U92(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3734_p0),
    .din1(grp_fu_3734_p1),
    .din2(grp_fu_3684_p3),
    .ce(grp_fu_3734_ce),
    .dout(grp_fu_3734_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_8ns_15ns_16_4_1_U93(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3742_p0),
    .din1(grp_fu_3742_p1),
    .din2(grp_fu_3742_p2),
    .ce(grp_fu_3742_ce),
    .dout(grp_fu_3742_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_7s_16s_16_4_1_U94(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3751_p0),
    .din1(grp_fu_3751_p1),
    .din2(grp_fu_3709_p3),
    .ce(grp_fu_3751_ce),
    .dout(grp_fu_3751_p3)
);

design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U95(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Zplate_Hor_Control_Delta),
    .din1(grp_reg_int_s_fu_1999_ap_return),
    .din2(add_ln1306_2_reg_4206_pp0_iter5_reg),
    .ce(grp_fu_3759_ce),
    .dout(grp_fu_3759_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_6s_16s_16_4_1_U96(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3767_p0),
    .din1(grp_fu_3767_p1),
    .din2(16'd32896),
    .ce(grp_fu_3767_ce),
    .dout(grp_fu_3767_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_6s_16s_16_4_1_U97(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3777_p0),
    .din1(grp_fu_3777_p1),
    .din2(16'd32896),
    .ce(grp_fu_3777_ce),
    .dout(grp_fu_3777_p3)
);

design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
mul_mul_20s_8ns_28_4_1_U98(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tpgSinTableArray_q1),
    .din1(grp_fu_3787_p1),
    .ce(grp_fu_3787_ce),
    .dout(grp_fu_3787_p2)
);

design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
mul_mul_20s_8ns_28_4_1_U99(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tpgSinTableArray_q0),
    .din1(grp_fu_3794_p1),
    .ce(grp_fu_3794_ce),
    .dout(grp_fu_3794_p2)
);

design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter14_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter14_stage0)) begin
            ap_enable_reg_pp0_iter15 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_op348_call_state11_state10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg <= 1'b1;
        end else if ((grp_tpgPatternCheckerBoard_fu_1385_ap_ready == 1'b1)) begin
            grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgPatternCrossHatch_fu_1369_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_op341_call_state10_state9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_tpgPatternCrossHatch_fu_1369_ap_start_reg <= 1'b1;
        end else if ((grp_tpgPatternCrossHatch_fu_1369_ap_ready == 1'b1)) begin
            grp_tpgPatternCrossHatch_fu_1369_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter10 == 1'b1) & (ap_predicate_op355_call_state12_state11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg <= 1'b1;
        end else if ((grp_tpgPatternDPColorSquare_fu_1441_ap_ready == 1'b1)) begin
            grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_op352_call_state11_state10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg <= 1'b1;
        end else if ((grp_tpgPatternTartanColorBars_fu_1413_ap_ready == 1'b1)) begin
            grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd2))) begin
            ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245 <= outpix_val_V_68_fu_3439_p1;
        end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd9))) begin
            ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245 <= tpgBarSelYuv_y_q1;
        end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd0))) begin
            ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245 <= p_0_0_0_0_0242372_out_i;
        end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd1))) begin
            ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245 <= outpix_val_V_47_fu_3451_p3;
        end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load == 8'd11))) begin
            ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245 <= grp_tpgPatternTartanColorBars_fu_1413_ap_return_0;
        end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load == 8'd12))) begin
            ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245 <= outpix_val_V_50_reg_4444;
        end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load == 8'd13))) begin
            ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245 <= outpix_val_V_51_reg_4329_pp0_iter12_reg;
        end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd14))) begin
            ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245 <= outpix_val_V_57_fu_3290_p3;
        end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load == 8'd15))) begin
            ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245 <= grp_tpgPatternCheckerBoard_fu_1385_ap_return_0;
        end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd16))) begin
            ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245 <= outpix_val_V_60_fu_3010_p3;
        end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd17))) begin
            ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245 <= outpix_val_V_61_fu_2853_p3;
        end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load == 8'd19))) begin
            ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245 <= grp_tpgPatternDPColorSquare_fu_1441_ap_return_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245 <= ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd9) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181 <= tpgBarSelYuv_u_q1;
    end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd0) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181 <= p_0_1_0_0_0244374_out_i;
    end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load == 8'd11) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181 <= grp_tpgPatternTartanColorBars_fu_1413_ap_return_1;
    end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load == 8'd13) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181 <= outpix_val_V_52_reg_4334_pp0_iter12_reg;
    end else if ((((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd2) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd1) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd14) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load == 8'd12) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181 <= 8'd128;
    end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load == 8'd15) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181 <= grp_tpgPatternCheckerBoard_fu_1385_ap_return_1;
    end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd16) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181 <= outpix_val_V_29_fu_3028_p3;
    end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd17) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181 <= outpix_val_V_62_fu_2871_p3;
    end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load == 8'd19) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181 <= grp_tpgPatternDPColorSquare_fu_1441_ap_return_1;
    end else if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181 <= ap_phi_reg_pp0_iter13_outpix_val_V_70_reg_1181;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd9) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117 <= tpgBarSelYuv_v_q1;
    end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd0) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117 <= p_0_2_0_0_0246376_out_i;
    end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load == 8'd11) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117 <= grp_tpgPatternTartanColorBars_fu_1413_ap_return_2;
    end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load == 8'd13) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117 <= outpix_val_V_53_fu_3329_p3;
    end else if ((((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd2) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd1) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd14) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load == 8'd12) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117 <= 8'd128;
    end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load == 8'd15) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117 <= grp_tpgPatternCheckerBoard_fu_1385_ap_return_2;
    end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd16) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117 <= outpix_val_V_30_fu_3046_p3;
    end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd17) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117 <= outpix_val_V_63_fu_2885_p3;
    end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load == 8'd19) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117 <= grp_tpgPatternDPColorSquare_fu_1441_ap_return_2;
    end else if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117 <= ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd2))) begin
            ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059 <= outpix_val_V_68_fu_3439_p1;
        end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd9))) begin
            ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059 <= tpgBarSelYuv_y_q0;
        end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd0))) begin
            ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059 <= p_0_3_0_0_0248378_out_i;
        end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd1))) begin
            ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059 <= outpix_val_V_48_fu_3457_p2;
        end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load == 8'd11))) begin
            ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059 <= grp_tpgPatternTartanColorBars_fu_1413_ap_return_3;
        end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load == 8'd12))) begin
            ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059 <= outpix_val_V_23_reg_4449;
        end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load == 8'd13))) begin
            ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059 <= outpix_val_V_54_reg_4339_pp0_iter12_reg;
        end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd14))) begin
            ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059 <= outpix_val_V_58_fu_3296_p2;
        end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load == 8'd15))) begin
            ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059 <= grp_tpgPatternCheckerBoard_fu_1385_ap_return_3;
        end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd16))) begin
            ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059 <= outpix_val_V_31_fu_3208_p4;
        end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd17))) begin
            ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059 <= outpix_val_V_64_fu_2923_p3;
        end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load == 8'd19))) begin
            ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059 <= grp_tpgPatternDPColorSquare_fu_1441_ap_return_3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059 <= ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd9) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996 <= tpgBarSelYuv_u_q0;
    end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd0) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996 <= p_0_4_0_0_0250380_out_i;
    end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load == 8'd11) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996 <= grp_tpgPatternTartanColorBars_fu_1413_ap_return_4;
    end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load == 8'd13) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996 <= outpix_val_V_55_reg_4344_pp0_iter12_reg;
    end else if ((((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd2) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd1) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd14) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load == 8'd12) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996 <= 8'd128;
    end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load == 8'd15) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996 <= grp_tpgPatternCheckerBoard_fu_1385_ap_return_4;
    end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd16) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996 <= outpix_val_V_32_fu_3228_p4;
    end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd17) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996 <= outpix_val_V_65_fu_2916_p3;
    end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load == 8'd19) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996 <= grp_tpgPatternDPColorSquare_fu_1441_ap_return_4;
    end else if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996 <= ap_phi_reg_pp0_iter13_outpix_val_V_73_reg_996;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd9) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933 <= tpgBarSelYuv_v_q0;
    end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd0) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933 <= p_0_5_0_0_0252382_out_i;
    end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load == 8'd11) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933 <= grp_tpgPatternTartanColorBars_fu_1413_ap_return_5;
    end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load == 8'd13) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933 <= outpix_val_V_56_fu_3335_p3;
    end else if ((((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd2) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd1) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd14) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load == 8'd12) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933 <= 8'd128;
    end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load == 8'd15) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933 <= grp_tpgPatternCheckerBoard_fu_1385_ap_return_5;
    end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd16) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933 <= outpix_val_V_33_fu_3248_p4;
    end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd17) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933 <= outpix_val_V_66_fu_2904_p3;
    end else if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load == 8'd19) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933 <= grp_tpgPatternDPColorSquare_fu_1441_ap_return_5;
    end else if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933 <= ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_read_fu_648_p2 == 8'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245 <= rampStart_1;
    end else if (((bckgndId_load_read_read_fu_648_p2 == 8'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245 <= 8'd76;
    end else if (((bckgndId_load_read_read_fu_648_p2 == 8'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245 <= 8'd149;
    end else if (((bckgndId_load_read_read_fu_648_p2 == 8'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245 <= 8'd29;
    end else if (((bckgndId_load_read_read_fu_648_p2 == 8'd8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245 <= 8'd255;
    end else if ((((bckgndId_load_read_read_fu_648_p2 == 8'd18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((bckgndId_load_read_read_fu_648_p2 == 8'd7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245 <= 8'd0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245 <= ap_phi_reg_pp0_iter0_outpix_val_V_69_reg_1245;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_read_fu_648_p2 == 8'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181 <= 8'd85;
    end else if (((bckgndId_load_read_read_fu_648_p2 == 8'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181 <= 8'd43;
    end else if (((bckgndId_load_read_read_fu_648_p2 == 8'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181 <= 8'd255;
    end else if ((((bckgndId_load_read_read_fu_648_p2 == 8'd8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((bckgndId_load_read_read_fu_648_p2 == 8'd7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((bckgndId_load_read_read_fu_648_p2 == 8'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181 <= 8'd128;
    end else if (((bckgndId_load_read_read_fu_648_p2 == 8'd18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181 <= 8'd0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181 <= ap_phi_reg_pp0_iter0_outpix_val_V_70_reg_1181;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_read_fu_648_p2 == 8'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117 <= 8'd255;
    end else if (((bckgndId_load_read_read_fu_648_p2 == 8'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117 <= 8'd21;
    end else if (((bckgndId_load_read_read_fu_648_p2 == 8'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117 <= 8'd107;
    end else if ((((bckgndId_load_read_read_fu_648_p2 == 8'd8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((bckgndId_load_read_read_fu_648_p2 == 8'd7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((bckgndId_load_read_read_fu_648_p2 == 8'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117 <= 8'd128;
    end else if (((bckgndId_load_read_read_fu_648_p2 == 8'd18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117 <= 8'd0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117 <= ap_phi_reg_pp0_iter0_outpix_val_V_71_reg_1117;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_read_fu_648_p2 == 8'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059 <= rampStart_1;
    end else if (((bckgndId_load_read_read_fu_648_p2 == 8'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059 <= 8'd76;
    end else if (((bckgndId_load_read_read_fu_648_p2 == 8'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059 <= 8'd149;
    end else if (((bckgndId_load_read_read_fu_648_p2 == 8'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059 <= 8'd29;
    end else if (((bckgndId_load_read_read_fu_648_p2 == 8'd7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059 <= 8'd0;
    end else if ((((bckgndId_load_read_read_fu_648_p2 == 8'd18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((bckgndId_load_read_read_fu_648_p2 == 8'd8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059 <= 8'd255;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059 <= ap_phi_reg_pp0_iter0_outpix_val_V_72_reg_1059;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_read_fu_648_p2 == 8'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996 <= 8'd85;
    end else if (((bckgndId_load_read_read_fu_648_p2 == 8'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996 <= 8'd43;
    end else if ((((bckgndId_load_read_read_fu_648_p2 == 8'd8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((bckgndId_load_read_read_fu_648_p2 == 8'd7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((bckgndId_load_read_read_fu_648_p2 == 8'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996 <= 8'd128;
    end else if ((((bckgndId_load_read_read_fu_648_p2 == 8'd18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((bckgndId_load_read_read_fu_648_p2 == 8'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996 <= 8'd255;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996 <= ap_phi_reg_pp0_iter0_outpix_val_V_73_reg_996;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_read_fu_648_p2 == 8'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933 <= 8'd21;
    end else if (((bckgndId_load_read_read_fu_648_p2 == 8'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933 <= 8'd107;
    end else if ((((bckgndId_load_read_read_fu_648_p2 == 8'd8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((bckgndId_load_read_read_fu_648_p2 == 8'd7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((bckgndId_load_read_read_fu_648_p2 == 8'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933 <= 8'd128;
    end else if ((((bckgndId_load_read_read_fu_648_p2 == 8'd18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((bckgndId_load_read_read_fu_648_p2 == 8'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933 <= 8'd255;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933 <= ap_phi_reg_pp0_iter0_outpix_val_V_74_reg_933;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            hdata_flag_1_fu_478 <= hdata_flag_0;
        end else if ((1'b1 == ap_condition_3944)) begin
            hdata_flag_1_fu_478 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            outpix_val_V_10_fu_502 <= outpix_val_V_4;
        end else if (((icmp_ln520_reg_4037_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
            outpix_val_V_10_fu_502 <= ap_phi_mux_outpix_val_V_85_phi_fu_1317_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            outpix_val_V_11_fu_506 <= outpix_val_V_5;
        end else if (((icmp_ln520_reg_4037_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
            outpix_val_V_11_fu_506 <= ap_phi_mux_outpix_val_V_86_phi_fu_1306_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            outpix_val_V_6_fu_486 <= outpix_val_V;
        end else if (((icmp_ln520_reg_4037_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
            outpix_val_V_6_fu_486 <= ap_phi_mux_outpix_val_V_81_phi_fu_1361_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            outpix_val_V_7_fu_490 <= outpix_val_V_1;
        end else if (((icmp_ln520_reg_4037_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
            outpix_val_V_7_fu_490 <= ap_phi_mux_outpix_val_V_82_phi_fu_1350_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((cmp6_read_read_fu_654_p2 == 1'd0) & (icmp_ln520_reg_4037_pp0_iter13_reg == 1'd1))) begin
            outpix_val_V_81_reg_1358 <= ap_phi_mux_outpix_val_V_69_phi_fu_1253_p42;
        end else if (((cmp6 == 1'd1) & (icmp_ln520_reg_4037_pp0_iter13_reg == 1'd1))) begin
            outpix_val_V_81_reg_1358 <= outpix_val_V_89_fu_3528_p3;
        end else if (~(icmp_ln520_reg_4037_pp0_iter13_reg == 1'd0)) begin
            outpix_val_V_81_reg_1358 <= ap_phi_reg_pp0_iter14_outpix_val_V_81_reg_1358;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((cmp6_read_read_fu_654_p2 == 1'd0) & (icmp_ln520_reg_4037_pp0_iter13_reg == 1'd1))) begin
            outpix_val_V_82_reg_1347 <= ap_phi_mux_outpix_val_V_70_phi_fu_1189_p42;
        end else if (((cmp6 == 1'd1) & (icmp_ln520_reg_4037_pp0_iter13_reg == 1'd1))) begin
            outpix_val_V_82_reg_1347 <= outpix_val_V_90_fu_3521_p3;
        end else if (~(icmp_ln520_reg_4037_pp0_iter13_reg == 1'd0)) begin
            outpix_val_V_82_reg_1347 <= ap_phi_reg_pp0_iter14_outpix_val_V_82_reg_1347;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((cmp6_read_read_fu_654_p2 == 1'd0) & (icmp_ln520_reg_4037_pp0_iter13_reg == 1'd1))) begin
            outpix_val_V_83_reg_1336 <= ap_phi_mux_outpix_val_V_71_phi_fu_1125_p42;
        end else if (((cmp6 == 1'd1) & (icmp_ln520_reg_4037_pp0_iter13_reg == 1'd1))) begin
            outpix_val_V_83_reg_1336 <= outpix_val_V_91_fu_3514_p3;
        end else if (~(icmp_ln520_reg_4037_pp0_iter13_reg == 1'd0)) begin
            outpix_val_V_83_reg_1336 <= ap_phi_reg_pp0_iter14_outpix_val_V_83_reg_1336;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((cmp6_read_read_fu_654_p2 == 1'd0) & (icmp_ln520_reg_4037_pp0_iter13_reg == 1'd1))) begin
            outpix_val_V_84_reg_1325 <= ap_phi_mux_outpix_val_V_72_phi_fu_1067_p42;
        end else if (((cmp6 == 1'd1) & (icmp_ln520_reg_4037_pp0_iter13_reg == 1'd1))) begin
            outpix_val_V_84_reg_1325 <= outpix_val_V_92_fu_3549_p3;
        end else if (~(icmp_ln520_reg_4037_pp0_iter13_reg == 1'd0)) begin
            outpix_val_V_84_reg_1325 <= ap_phi_reg_pp0_iter14_outpix_val_V_84_reg_1325;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((cmp6_read_read_fu_654_p2 == 1'd0) & (icmp_ln520_reg_4037_pp0_iter13_reg == 1'd1))) begin
            outpix_val_V_85_reg_1314 <= ap_phi_mux_outpix_val_V_73_phi_fu_1003_p42;
        end else if (((cmp6 == 1'd1) & (icmp_ln520_reg_4037_pp0_iter13_reg == 1'd1))) begin
            outpix_val_V_85_reg_1314 <= outpix_val_V_93_fu_3542_p3;
        end else if (~(icmp_ln520_reg_4037_pp0_iter13_reg == 1'd0)) begin
            outpix_val_V_85_reg_1314 <= ap_phi_reg_pp0_iter14_outpix_val_V_85_reg_1314;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((cmp6_read_read_fu_654_p2 == 1'd0) & (icmp_ln520_reg_4037_pp0_iter13_reg == 1'd1))) begin
            outpix_val_V_86_reg_1303 <= ap_phi_mux_outpix_val_V_74_phi_fu_940_p42;
        end else if (((cmp6 == 1'd1) & (icmp_ln520_reg_4037_pp0_iter13_reg == 1'd1))) begin
            outpix_val_V_86_reg_1303 <= outpix_val_V_94_fu_3535_p3;
        end else if (~(icmp_ln520_reg_4037_pp0_iter13_reg == 1'd0)) begin
            outpix_val_V_86_reg_1303 <= ap_phi_reg_pp0_iter14_outpix_val_V_86_reg_1303;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            outpix_val_V_8_fu_494 <= outpix_val_V_2;
        end else if (((icmp_ln520_reg_4037_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
            outpix_val_V_8_fu_494 <= ap_phi_mux_outpix_val_V_83_phi_fu_1339_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            outpix_val_V_9_fu_498 <= outpix_val_V_3;
        end else if (((icmp_ln520_reg_4037_pp0_iter13_reg == 1'd1) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
            outpix_val_V_9_fu_498 <= ap_phi_mux_outpix_val_V_84_phi_fu_1328_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rampVal_2_flag_1_fu_474 <= rampVal_2_flag_0;
        end else if ((1'b1 == ap_condition_3981)) begin
            rampVal_2_flag_1_fu_474 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rampVal_3_flag_1_fu_482 <= rampVal_3_flag_0;
        end else if ((1'b1 == ap_condition_3984)) begin
            rampVal_3_flag_1_fu_482 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln520_fu_1539_p2 == 1'd1))) begin
            x_fu_470 <= x_5_fu_1653_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_470 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_reg_4037 == 1'd1) & (bckgndId_load == 8'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1236_1_reg_4110 <= add_ln1236_1_fu_1676_p2;
        add_ln1236_reg_4090 <= add_ln1236_fu_1664_p2;
        add_ln1240_1_reg_4100 <= add_ln1240_1_fu_1670_p2;
        add_ln1240_3_reg_4120 <= add_ln1240_3_fu_1682_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_reg_4037_pp0_iter4_reg == 1'd1) & (bckgndId_load == 8'd13) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1259_3_reg_4283 <= grp_fu_3717_p3;
        add_ln1259_reg_4261 <= grp_fu_3692_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1259_3_reg_4283_pp0_iter10_reg <= add_ln1259_3_reg_4283_pp0_iter9_reg;
        add_ln1259_3_reg_4283_pp0_iter11_reg <= add_ln1259_3_reg_4283_pp0_iter10_reg;
        add_ln1259_3_reg_4283_pp0_iter6_reg <= add_ln1259_3_reg_4283;
        add_ln1259_3_reg_4283_pp0_iter7_reg <= add_ln1259_3_reg_4283_pp0_iter6_reg;
        add_ln1259_3_reg_4283_pp0_iter8_reg <= add_ln1259_3_reg_4283_pp0_iter7_reg;
        add_ln1259_3_reg_4283_pp0_iter9_reg <= add_ln1259_3_reg_4283_pp0_iter8_reg;
        add_ln1259_reg_4261_pp0_iter10_reg <= add_ln1259_reg_4261_pp0_iter9_reg;
        add_ln1259_reg_4261_pp0_iter11_reg <= add_ln1259_reg_4261_pp0_iter10_reg;
        add_ln1259_reg_4261_pp0_iter6_reg <= add_ln1259_reg_4261;
        add_ln1259_reg_4261_pp0_iter7_reg <= add_ln1259_reg_4261_pp0_iter6_reg;
        add_ln1259_reg_4261_pp0_iter8_reg <= add_ln1259_reg_4261_pp0_iter7_reg;
        add_ln1259_reg_4261_pp0_iter9_reg <= add_ln1259_reg_4261_pp0_iter8_reg;
        add_ln1306_2_reg_4206_pp0_iter4_reg <= add_ln1306_2_reg_4206;
        add_ln1306_2_reg_4206_pp0_iter5_reg <= add_ln1306_2_reg_4206_pp0_iter4_reg;
        add_ln1306_3_reg_4211_pp0_iter4_reg <= add_ln1306_3_reg_4211;
        add_ln1306_3_reg_4211_pp0_iter5_reg <= add_ln1306_3_reg_4211_pp0_iter4_reg;
        add_ln1306_3_reg_4211_pp0_iter6_reg <= add_ln1306_3_reg_4211_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        b_1_reg_4228_pp0_iter5_reg <= b_1_reg_4228;
        b_1_reg_4228_pp0_iter6_reg <= b_1_reg_4228_pp0_iter5_reg;
        b_1_reg_4228_pp0_iter7_reg <= b_1_reg_4228_pp0_iter6_reg;
        b_1_reg_4228_pp0_iter8_reg <= b_1_reg_4228_pp0_iter7_reg;
        b_reg_4216_pp0_iter5_reg <= b_reg_4216;
        b_reg_4216_pp0_iter6_reg <= b_reg_4216_pp0_iter5_reg;
        b_reg_4216_pp0_iter7_reg <= b_reg_4216_pp0_iter6_reg;
        b_reg_4216_pp0_iter8_reg <= b_reg_4216_pp0_iter7_reg;
        icmp_ln1027_reg_4041_pp0_iter10_reg <= icmp_ln1027_reg_4041_pp0_iter9_reg;
        icmp_ln1027_reg_4041_pp0_iter11_reg <= icmp_ln1027_reg_4041_pp0_iter10_reg;
        icmp_ln1027_reg_4041_pp0_iter12_reg <= icmp_ln1027_reg_4041_pp0_iter11_reg;
        icmp_ln1027_reg_4041_pp0_iter2_reg <= icmp_ln1027_reg_4041_pp0_iter1_reg;
        icmp_ln1027_reg_4041_pp0_iter3_reg <= icmp_ln1027_reg_4041_pp0_iter2_reg;
        icmp_ln1027_reg_4041_pp0_iter4_reg <= icmp_ln1027_reg_4041_pp0_iter3_reg;
        icmp_ln1027_reg_4041_pp0_iter5_reg <= icmp_ln1027_reg_4041_pp0_iter4_reg;
        icmp_ln1027_reg_4041_pp0_iter6_reg <= icmp_ln1027_reg_4041_pp0_iter5_reg;
        icmp_ln1027_reg_4041_pp0_iter7_reg <= icmp_ln1027_reg_4041_pp0_iter6_reg;
        icmp_ln1027_reg_4041_pp0_iter8_reg <= icmp_ln1027_reg_4041_pp0_iter7_reg;
        icmp_ln1027_reg_4041_pp0_iter9_reg <= icmp_ln1027_reg_4041_pp0_iter8_reg;
        icmp_ln1050_reg_4081_pp0_iter10_reg <= icmp_ln1050_reg_4081_pp0_iter9_reg;
        icmp_ln1050_reg_4081_pp0_iter11_reg <= icmp_ln1050_reg_4081_pp0_iter10_reg;
        icmp_ln1050_reg_4081_pp0_iter2_reg <= icmp_ln1050_reg_4081_pp0_iter1_reg;
        icmp_ln1050_reg_4081_pp0_iter3_reg <= icmp_ln1050_reg_4081_pp0_iter2_reg;
        icmp_ln1050_reg_4081_pp0_iter4_reg <= icmp_ln1050_reg_4081_pp0_iter3_reg;
        icmp_ln1050_reg_4081_pp0_iter5_reg <= icmp_ln1050_reg_4081_pp0_iter4_reg;
        icmp_ln1050_reg_4081_pp0_iter6_reg <= icmp_ln1050_reg_4081_pp0_iter5_reg;
        icmp_ln1050_reg_4081_pp0_iter7_reg <= icmp_ln1050_reg_4081_pp0_iter6_reg;
        icmp_ln1050_reg_4081_pp0_iter8_reg <= icmp_ln1050_reg_4081_pp0_iter7_reg;
        icmp_ln1050_reg_4081_pp0_iter9_reg <= icmp_ln1050_reg_4081_pp0_iter8_reg;
        icmp_ln1072_8_reg_4134_pp0_iter10_reg <= icmp_ln1072_8_reg_4134_pp0_iter9_reg;
        icmp_ln1072_8_reg_4134_pp0_iter2_reg <= icmp_ln1072_8_reg_4134;
        icmp_ln1072_8_reg_4134_pp0_iter3_reg <= icmp_ln1072_8_reg_4134_pp0_iter2_reg;
        icmp_ln1072_8_reg_4134_pp0_iter4_reg <= icmp_ln1072_8_reg_4134_pp0_iter3_reg;
        icmp_ln1072_8_reg_4134_pp0_iter5_reg <= icmp_ln1072_8_reg_4134_pp0_iter4_reg;
        icmp_ln1072_8_reg_4134_pp0_iter6_reg <= icmp_ln1072_8_reg_4134_pp0_iter5_reg;
        icmp_ln1072_8_reg_4134_pp0_iter7_reg <= icmp_ln1072_8_reg_4134_pp0_iter6_reg;
        icmp_ln1072_8_reg_4134_pp0_iter8_reg <= icmp_ln1072_8_reg_4134_pp0_iter7_reg;
        icmp_ln1072_8_reg_4134_pp0_iter9_reg <= icmp_ln1072_8_reg_4134_pp0_iter8_reg;
        icmp_ln1072_reg_4125_pp0_iter10_reg <= icmp_ln1072_reg_4125_pp0_iter9_reg;
        icmp_ln1072_reg_4125_pp0_iter2_reg <= icmp_ln1072_reg_4125;
        icmp_ln1072_reg_4125_pp0_iter3_reg <= icmp_ln1072_reg_4125_pp0_iter2_reg;
        icmp_ln1072_reg_4125_pp0_iter4_reg <= icmp_ln1072_reg_4125_pp0_iter3_reg;
        icmp_ln1072_reg_4125_pp0_iter5_reg <= icmp_ln1072_reg_4125_pp0_iter4_reg;
        icmp_ln1072_reg_4125_pp0_iter6_reg <= icmp_ln1072_reg_4125_pp0_iter5_reg;
        icmp_ln1072_reg_4125_pp0_iter7_reg <= icmp_ln1072_reg_4125_pp0_iter6_reg;
        icmp_ln1072_reg_4125_pp0_iter8_reg <= icmp_ln1072_reg_4125_pp0_iter7_reg;
        icmp_ln1072_reg_4125_pp0_iter9_reg <= icmp_ln1072_reg_4125_pp0_iter8_reg;
        icmp_ln520_reg_4037_pp0_iter10_reg <= icmp_ln520_reg_4037_pp0_iter9_reg;
        icmp_ln520_reg_4037_pp0_iter11_reg <= icmp_ln520_reg_4037_pp0_iter10_reg;
        icmp_ln520_reg_4037_pp0_iter12_reg <= icmp_ln520_reg_4037_pp0_iter11_reg;
        icmp_ln520_reg_4037_pp0_iter13_reg <= icmp_ln520_reg_4037_pp0_iter12_reg;
        icmp_ln520_reg_4037_pp0_iter2_reg <= icmp_ln520_reg_4037_pp0_iter1_reg;
        icmp_ln520_reg_4037_pp0_iter3_reg <= icmp_ln520_reg_4037_pp0_iter2_reg;
        icmp_ln520_reg_4037_pp0_iter4_reg <= icmp_ln520_reg_4037_pp0_iter3_reg;
        icmp_ln520_reg_4037_pp0_iter5_reg <= icmp_ln520_reg_4037_pp0_iter4_reg;
        icmp_ln520_reg_4037_pp0_iter6_reg <= icmp_ln520_reg_4037_pp0_iter5_reg;
        icmp_ln520_reg_4037_pp0_iter7_reg <= icmp_ln520_reg_4037_pp0_iter6_reg;
        icmp_ln520_reg_4037_pp0_iter8_reg <= icmp_ln520_reg_4037_pp0_iter7_reg;
        icmp_ln520_reg_4037_pp0_iter9_reg <= icmp_ln520_reg_4037_pp0_iter8_reg;
        or_ln691_2_reg_4394_pp0_iter12_reg <= or_ln691_2_reg_4394;
        or_ln691_2_reg_4394_pp0_iter13_reg <= or_ln691_2_reg_4394_pp0_iter12_reg;
        or_ln691_6_reg_4401_pp0_iter12_reg <= or_ln691_6_reg_4401;
        or_ln691_6_reg_4401_pp0_iter13_reg <= or_ln691_6_reg_4401_pp0_iter12_reg;
        outpix_val_V_51_reg_4329_pp0_iter10_reg <= outpix_val_V_51_reg_4329_pp0_iter9_reg;
        outpix_val_V_51_reg_4329_pp0_iter11_reg <= outpix_val_V_51_reg_4329_pp0_iter10_reg;
        outpix_val_V_51_reg_4329_pp0_iter12_reg <= outpix_val_V_51_reg_4329_pp0_iter11_reg;
        outpix_val_V_51_reg_4329_pp0_iter8_reg <= outpix_val_V_51_reg_4329;
        outpix_val_V_51_reg_4329_pp0_iter9_reg <= outpix_val_V_51_reg_4329_pp0_iter8_reg;
        outpix_val_V_52_reg_4334_pp0_iter10_reg <= outpix_val_V_52_reg_4334_pp0_iter9_reg;
        outpix_val_V_52_reg_4334_pp0_iter11_reg <= outpix_val_V_52_reg_4334_pp0_iter10_reg;
        outpix_val_V_52_reg_4334_pp0_iter12_reg <= outpix_val_V_52_reg_4334_pp0_iter11_reg;
        outpix_val_V_52_reg_4334_pp0_iter8_reg <= outpix_val_V_52_reg_4334;
        outpix_val_V_52_reg_4334_pp0_iter9_reg <= outpix_val_V_52_reg_4334_pp0_iter8_reg;
        outpix_val_V_54_reg_4339_pp0_iter10_reg <= outpix_val_V_54_reg_4339_pp0_iter9_reg;
        outpix_val_V_54_reg_4339_pp0_iter11_reg <= outpix_val_V_54_reg_4339_pp0_iter10_reg;
        outpix_val_V_54_reg_4339_pp0_iter12_reg <= outpix_val_V_54_reg_4339_pp0_iter11_reg;
        outpix_val_V_54_reg_4339_pp0_iter8_reg <= outpix_val_V_54_reg_4339;
        outpix_val_V_54_reg_4339_pp0_iter9_reg <= outpix_val_V_54_reg_4339_pp0_iter8_reg;
        outpix_val_V_55_reg_4344_pp0_iter10_reg <= outpix_val_V_55_reg_4344_pp0_iter9_reg;
        outpix_val_V_55_reg_4344_pp0_iter11_reg <= outpix_val_V_55_reg_4344_pp0_iter10_reg;
        outpix_val_V_55_reg_4344_pp0_iter12_reg <= outpix_val_V_55_reg_4344_pp0_iter11_reg;
        outpix_val_V_55_reg_4344_pp0_iter8_reg <= outpix_val_V_55_reg_4344;
        outpix_val_V_55_reg_4344_pp0_iter9_reg <= outpix_val_V_55_reg_4344_pp0_iter8_reg;
        r_1_reg_4166_pp0_iter3_reg <= r_1_reg_4166;
        r_reg_4143_pp0_iter3_reg <= r_reg_4143;
        x_4_reg_4018_pp0_iter10_reg <= x_4_reg_4018_pp0_iter9_reg;
        x_4_reg_4018_pp0_iter2_reg <= x_4_reg_4018_pp0_iter1_reg;
        x_4_reg_4018_pp0_iter3_reg <= x_4_reg_4018_pp0_iter2_reg;
        x_4_reg_4018_pp0_iter4_reg <= x_4_reg_4018_pp0_iter3_reg;
        x_4_reg_4018_pp0_iter5_reg <= x_4_reg_4018_pp0_iter4_reg;
        x_4_reg_4018_pp0_iter6_reg <= x_4_reg_4018_pp0_iter5_reg;
        x_4_reg_4018_pp0_iter7_reg <= x_4_reg_4018_pp0_iter6_reg;
        x_4_reg_4018_pp0_iter8_reg <= x_4_reg_4018_pp0_iter7_reg;
        x_4_reg_4018_pp0_iter9_reg <= x_4_reg_4018_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_reg_4037_pp0_iter2_reg == 1'd1) & (bckgndId_load == 8'd10) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1306_2_reg_4206 <= grp_fu_3651_p3;
        add_ln1306_3_reg_4211 <= grp_fu_3668_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_reg_4037_pp0_iter11_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln320_reg_4416 <= add_ln320_fu_2605_p2;
        trunc_ln320_reg_4408 <= trunc_ln320_fu_2601_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1285_fu_1599_p2 == 1'd0) & (bckgndId_load == 8'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln1292_reg_4077 <= and_ln1292_fu_1605_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln1027_reg_4041 <= icmp_ln1027_fu_1545_p2;
        icmp_ln1027_reg_4041_pp0_iter1_reg <= icmp_ln1027_reg_4041;
        icmp_ln1050_reg_4081_pp0_iter1_reg <= icmp_ln1050_reg_4081;
        icmp_ln520_reg_4037 <= icmp_ln520_fu_1539_p2;
        icmp_ln520_reg_4037_pp0_iter1_reg <= icmp_ln520_reg_4037;
        trunc_ln520_1_reg_4047_pp0_iter1_reg <= trunc_ln520_1_reg_4047;
        x_4_reg_4018 <= ap_sig_allocacmp_x_4;
        x_4_reg_4018_pp0_iter1_reg <= x_4_reg_4018;
        zext_ln1032_cast_reg_4013[7 : 0] <= zext_ln1032_cast_fu_1478_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245 <= ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245;
        ap_phi_reg_pp0_iter10_outpix_val_V_70_reg_1181 <= ap_phi_reg_pp0_iter9_outpix_val_V_70_reg_1181;
        ap_phi_reg_pp0_iter10_outpix_val_V_71_reg_1117 <= ap_phi_reg_pp0_iter9_outpix_val_V_71_reg_1117;
        ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059 <= ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059;
        ap_phi_reg_pp0_iter10_outpix_val_V_73_reg_996 <= ap_phi_reg_pp0_iter9_outpix_val_V_73_reg_996;
        ap_phi_reg_pp0_iter10_outpix_val_V_74_reg_933 <= ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245 <= ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245;
        ap_phi_reg_pp0_iter11_outpix_val_V_70_reg_1181 <= ap_phi_reg_pp0_iter10_outpix_val_V_70_reg_1181;
        ap_phi_reg_pp0_iter11_outpix_val_V_71_reg_1117 <= ap_phi_reg_pp0_iter10_outpix_val_V_71_reg_1117;
        ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059 <= ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059;
        ap_phi_reg_pp0_iter11_outpix_val_V_73_reg_996 <= ap_phi_reg_pp0_iter10_outpix_val_V_73_reg_996;
        ap_phi_reg_pp0_iter11_outpix_val_V_74_reg_933 <= ap_phi_reg_pp0_iter10_outpix_val_V_74_reg_933;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245 <= ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245;
        ap_phi_reg_pp0_iter12_outpix_val_V_70_reg_1181 <= ap_phi_reg_pp0_iter11_outpix_val_V_70_reg_1181;
        ap_phi_reg_pp0_iter12_outpix_val_V_71_reg_1117 <= ap_phi_reg_pp0_iter11_outpix_val_V_71_reg_1117;
        ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059 <= ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059;
        ap_phi_reg_pp0_iter12_outpix_val_V_73_reg_996 <= ap_phi_reg_pp0_iter11_outpix_val_V_73_reg_996;
        ap_phi_reg_pp0_iter12_outpix_val_V_74_reg_933 <= ap_phi_reg_pp0_iter11_outpix_val_V_74_reg_933;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245 <= ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245;
        ap_phi_reg_pp0_iter13_outpix_val_V_70_reg_1181 <= ap_phi_reg_pp0_iter12_outpix_val_V_70_reg_1181;
        ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117 <= ap_phi_reg_pp0_iter12_outpix_val_V_71_reg_1117;
        ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059 <= ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059;
        ap_phi_reg_pp0_iter13_outpix_val_V_73_reg_996 <= ap_phi_reg_pp0_iter12_outpix_val_V_73_reg_996;
        ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933 <= ap_phi_reg_pp0_iter12_outpix_val_V_74_reg_933;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245 <= ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245;
        ap_phi_reg_pp0_iter2_outpix_val_V_70_reg_1181 <= ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181;
        ap_phi_reg_pp0_iter2_outpix_val_V_71_reg_1117 <= ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117;
        ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059 <= ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059;
        ap_phi_reg_pp0_iter2_outpix_val_V_73_reg_996 <= ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996;
        ap_phi_reg_pp0_iter2_outpix_val_V_74_reg_933 <= ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245 <= ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245;
        ap_phi_reg_pp0_iter3_outpix_val_V_70_reg_1181 <= ap_phi_reg_pp0_iter2_outpix_val_V_70_reg_1181;
        ap_phi_reg_pp0_iter3_outpix_val_V_71_reg_1117 <= ap_phi_reg_pp0_iter2_outpix_val_V_71_reg_1117;
        ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059 <= ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059;
        ap_phi_reg_pp0_iter3_outpix_val_V_73_reg_996 <= ap_phi_reg_pp0_iter2_outpix_val_V_73_reg_996;
        ap_phi_reg_pp0_iter3_outpix_val_V_74_reg_933 <= ap_phi_reg_pp0_iter2_outpix_val_V_74_reg_933;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245 <= ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245;
        ap_phi_reg_pp0_iter4_outpix_val_V_70_reg_1181 <= ap_phi_reg_pp0_iter3_outpix_val_V_70_reg_1181;
        ap_phi_reg_pp0_iter4_outpix_val_V_71_reg_1117 <= ap_phi_reg_pp0_iter3_outpix_val_V_71_reg_1117;
        ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059 <= ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059;
        ap_phi_reg_pp0_iter4_outpix_val_V_73_reg_996 <= ap_phi_reg_pp0_iter3_outpix_val_V_73_reg_996;
        ap_phi_reg_pp0_iter4_outpix_val_V_74_reg_933 <= ap_phi_reg_pp0_iter3_outpix_val_V_74_reg_933;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245 <= ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245;
        ap_phi_reg_pp0_iter5_outpix_val_V_70_reg_1181 <= ap_phi_reg_pp0_iter4_outpix_val_V_70_reg_1181;
        ap_phi_reg_pp0_iter5_outpix_val_V_71_reg_1117 <= ap_phi_reg_pp0_iter4_outpix_val_V_71_reg_1117;
        ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059 <= ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059;
        ap_phi_reg_pp0_iter5_outpix_val_V_73_reg_996 <= ap_phi_reg_pp0_iter4_outpix_val_V_73_reg_996;
        ap_phi_reg_pp0_iter5_outpix_val_V_74_reg_933 <= ap_phi_reg_pp0_iter4_outpix_val_V_74_reg_933;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245 <= ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245;
        ap_phi_reg_pp0_iter6_outpix_val_V_70_reg_1181 <= ap_phi_reg_pp0_iter5_outpix_val_V_70_reg_1181;
        ap_phi_reg_pp0_iter6_outpix_val_V_71_reg_1117 <= ap_phi_reg_pp0_iter5_outpix_val_V_71_reg_1117;
        ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059 <= ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059;
        ap_phi_reg_pp0_iter6_outpix_val_V_73_reg_996 <= ap_phi_reg_pp0_iter5_outpix_val_V_73_reg_996;
        ap_phi_reg_pp0_iter6_outpix_val_V_74_reg_933 <= ap_phi_reg_pp0_iter5_outpix_val_V_74_reg_933;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245 <= ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245;
        ap_phi_reg_pp0_iter7_outpix_val_V_70_reg_1181 <= ap_phi_reg_pp0_iter6_outpix_val_V_70_reg_1181;
        ap_phi_reg_pp0_iter7_outpix_val_V_71_reg_1117 <= ap_phi_reg_pp0_iter6_outpix_val_V_71_reg_1117;
        ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059 <= ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059;
        ap_phi_reg_pp0_iter7_outpix_val_V_73_reg_996 <= ap_phi_reg_pp0_iter6_outpix_val_V_73_reg_996;
        ap_phi_reg_pp0_iter7_outpix_val_V_74_reg_933 <= ap_phi_reg_pp0_iter6_outpix_val_V_74_reg_933;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245 <= ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245;
        ap_phi_reg_pp0_iter8_outpix_val_V_70_reg_1181 <= ap_phi_reg_pp0_iter7_outpix_val_V_70_reg_1181;
        ap_phi_reg_pp0_iter8_outpix_val_V_71_reg_1117 <= ap_phi_reg_pp0_iter7_outpix_val_V_71_reg_1117;
        ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059 <= ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059;
        ap_phi_reg_pp0_iter8_outpix_val_V_73_reg_996 <= ap_phi_reg_pp0_iter7_outpix_val_V_73_reg_996;
        ap_phi_reg_pp0_iter8_outpix_val_V_74_reg_933 <= ap_phi_reg_pp0_iter7_outpix_val_V_74_reg_933;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245 <= ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245;
        ap_phi_reg_pp0_iter9_outpix_val_V_70_reg_1181 <= ap_phi_reg_pp0_iter8_outpix_val_V_70_reg_1181;
        ap_phi_reg_pp0_iter9_outpix_val_V_71_reg_1117 <= ap_phi_reg_pp0_iter8_outpix_val_V_71_reg_1117;
        ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059 <= ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059;
        ap_phi_reg_pp0_iter9_outpix_val_V_73_reg_996 <= ap_phi_reg_pp0_iter8_outpix_val_V_73_reg_996;
        ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933 <= ap_phi_reg_pp0_iter8_outpix_val_V_74_reg_933;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd16) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bSerie_V <= ret_7_fu_3182_p4;
        gSerie_V <= ret_6_fu_3134_p4;
        rSerie_V <= ret_5_fu_3086_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_reg_4037_pp0_iter3_reg == 1'd1) & (bckgndId_load == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_1_reg_4228 <= b_1_fu_2068_p3;
        b_reg_4216 <= b_fu_2027_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_read_fu_648_p2 == 8'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1050_reg_4081 <= icmp_ln1050_fu_1647_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_reg_4037 == 1'd1) & (icmp_ln1027_reg_4041 == 1'd0) & (bckgndId_load_read_read_fu_648_p2 == 8'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1072_8_reg_4134 <= icmp_ln1072_8_fu_1804_p2;
        icmp_ln1072_reg_4125 <= icmp_ln1072_fu_1750_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load == 8'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1285_reg_4073 <= icmp_ln1285_fu_1599_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_reg_4037_pp0_iter10_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1584_reg_4389 <= icmp_ln1584_fu_2335_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_reg_4037_pp0_iter6_reg == 1'd1) & (bckgndId_load == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lshr_ln1310_1_reg_4354 <= {{add_ln1306_fu_2296_p2[15:5]}};
        lshr_ln_reg_4349 <= {{lshr_ln_fu_2287_p1[15:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_reg_4037_pp0_iter4_reg == 1'd1) & (bckgndId_load == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln1257_2_reg_4245 <= mul_ln1257_2_fu_2090_p2;
        mul_ln1257_5_reg_4267 <= mul_ln1257_5_fu_2102_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_reg_4037_pp0_iter11_reg == 1'd1) & (bckgndId_load == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln1311_1_reg_4465 <= grp_fu_3794_p2;
        mul_ln1311_reg_4454 <= grp_fu_3787_p2;
        trunc_ln1311_1_reg_4460 <= {{sub_ln1311_fu_2708_p2[26:19]}};
        trunc_ln1311_4_reg_4471 <= {{sub_ln1311_2_fu_2727_p2[26:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((cmp6 == 1'd1) & (icmp_ln520_reg_4037_pp0_iter10_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln691_2_reg_4394 <= or_ln691_2_fu_2457_p2;
        or_ln691_6_reg_4401 <= or_ln691_6_fu_2494_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_reg_4037_pp0_iter11_reg == 1'd1) & (bckgndId_load == 8'd12) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_23_reg_4449 <= grp_tpgPatternCrossHatch_fu_1369_ap_return_1;
        outpix_val_V_50_reg_4444 <= grp_tpgPatternCrossHatch_fu_1369_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_41_reg_4536 <= p_0_5_0_0_0252382_out_i;
        outpix_val_V_42_reg_4530 <= p_0_4_0_0_0250380_out_i;
        outpix_val_V_43_reg_4524 <= p_0_3_0_0_0248378_out_i;
        outpix_val_V_44_reg_4518 <= p_0_2_0_0_0246376_out_i;
        outpix_val_V_45_reg_4512 <= p_0_1_0_0_0244374_out_i;
        outpix_val_V_46_reg_4506 <= p_0_0_0_0_0242372_out_i;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_reg_4037_pp0_iter6_reg == 1'd1) & (bckgndId_load == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_51_reg_4329 <= outpix_val_V_51_fu_2263_p3;
        outpix_val_V_52_reg_4334 <= outpix_val_V_52_fu_2269_p3;
        outpix_val_V_54_reg_4339 <= outpix_val_V_54_fu_2275_p3;
        outpix_val_V_55_reg_4344 <= outpix_val_V_55_fu_2281_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_75_reg_4712 <= outpix_val_V_75_fu_3394_p2;
        outpix_val_V_76_reg_4717 <= outpix_val_V_76_fu_3429_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_reg_4037_pp0_iter1_reg == 1'd1) & (bckgndId_load == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_1_reg_4166 <= r_1_fu_1926_p3;
        r_reg_4143 <= r_fu_1860_p3;
        zext_ln1257_1_reg_4159[7 : 0] <= zext_ln1257_1_fu_1906_p1[7 : 0];
        zext_ln1257_8_reg_4176[7 : 0] <= zext_ln1257_8_fu_1968_p1[7 : 0];
        zext_ln1257_9_reg_4182[7 : 0] <= zext_ln1257_9_fu_1972_p1[7 : 0];
        zext_ln1257_reg_4153[7 : 0] <= zext_ln1257_fu_1902_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1072_8_fu_1804_p2 == 1'd0) & (icmp_ln520_reg_4037 == 1'd1) & (icmp_ln1027_reg_4041 == 1'd0) & (bckgndId_load_read_read_fu_648_p2 == 8'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sub_ln229_1_reg_4138 <= sub_ln229_1_fu_1815_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_reg_4037 == 1'd1) & (icmp_ln1072_fu_1750_p2 == 1'd0) & (icmp_ln1027_reg_4041 == 1'd0) & (bckgndId_load_read_read_fu_648_p2 == 8'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sub_ln229_reg_4129 <= sub_ln229_fu_1761_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_reg_4037_pp0_iter5_reg == 1'd1) & (bckgndId_load == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_13_reg_4289 <= add_ln1257_2_fu_2120_p2[32'd16];
        tmp_14_reg_4294 <= add_ln1258_2_fu_2145_p2[32'd16];
        tmp_19_reg_4309 <= add_ln1257_6_fu_2196_p2[32'd16];
        tmp_20_reg_4314 <= add_ln1258_5_fu_2221_p2[32'd16];
        trunc_ln320_1_reg_4299 <= {{add_ln1257_3_fu_2126_p2[15:8]}};
        trunc_ln320_2_reg_4304 <= {{add_ln1258_2_fu_2145_p2[15:8]}};
        trunc_ln320_4_reg_4319 <= {{add_ln1257_7_fu_2202_p2[15:8]}};
        trunc_ln320_5_reg_4324 <= {{add_ln1258_5_fu_2221_p2[15:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_reg_4037_pp0_iter11_reg == 1'd1) & (bckgndId_load == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_15_reg_4424 <= add_ln1259_2_fu_2639_p2[32'd16];
        tmp_21_reg_4434 <= add_ln1259_5_fu_2673_p2[32'd16];
        trunc_ln320_3_reg_4429 <= {{add_ln1259_6_fu_2635_p2[15:8]}};
        trunc_ln320_6_reg_4439 <= {{add_ln1259_7_fu_2669_p2[15:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_reg_4037 == 1'd1) & (bckgndId_load == 8'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_load_1_reg_4095 <= tpgSinTableArray_9bit_q4;
        tpgSinTableArray_9bit_load_3_reg_4105 <= tpgSinTableArray_9bit_q3;
        tpgSinTableArray_9bit_load_4_reg_4115 <= tpgSinTableArray_9bit_q2;
        tpgSinTableArray_9bit_load_reg_4085 <= tpgSinTableArray_9bit_q5;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_reg_4037_pp0_iter2_reg == 1'd1) & (bckgndId_load == 8'd13) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_load_2_reg_4194 <= tpgSinTableArray_9bit_q1;
        tpgSinTableArray_9bit_load_5_reg_4200 <= tpgSinTableArray_9bit_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load == 8'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln520_1_reg_4047 <= trunc_ln520_1_fu_1551_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln520_reg_4037_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter14_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter14_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter14_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln520_reg_4037_pp0_iter13_reg == 1'd1)) begin
        if ((bckgndId_load == 8'd10)) begin
            ap_phi_mux_outpix_val_V_69_phi_fu_1253_p42 = outpix_val_V_75_reg_4712;
        end else if ((1'b1 == ap_condition_3934)) begin
            ap_phi_mux_outpix_val_V_69_phi_fu_1253_p42 = outpix_val_V_6_fu_486;
        end else begin
            ap_phi_mux_outpix_val_V_69_phi_fu_1253_p42 = ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245;
        end
    end else begin
        ap_phi_mux_outpix_val_V_69_phi_fu_1253_p42 = ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245;
    end
end

always @ (*) begin
    if ((icmp_ln520_reg_4037_pp0_iter13_reg == 1'd1)) begin
        if ((bckgndId_load == 8'd10)) begin
            ap_phi_mux_outpix_val_V_70_phi_fu_1189_p42 = 8'd128;
        end else if ((1'b1 == ap_condition_3934)) begin
            ap_phi_mux_outpix_val_V_70_phi_fu_1189_p42 = outpix_val_V_7_fu_490;
        end else begin
            ap_phi_mux_outpix_val_V_70_phi_fu_1189_p42 = ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181;
        end
    end else begin
        ap_phi_mux_outpix_val_V_70_phi_fu_1189_p42 = ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181;
    end
end

always @ (*) begin
    if ((icmp_ln520_reg_4037_pp0_iter13_reg == 1'd1)) begin
        if ((bckgndId_load == 8'd10)) begin
            ap_phi_mux_outpix_val_V_71_phi_fu_1125_p42 = 8'd128;
        end else if ((1'b1 == ap_condition_3934)) begin
            ap_phi_mux_outpix_val_V_71_phi_fu_1125_p42 = outpix_val_V_8_fu_494;
        end else begin
            ap_phi_mux_outpix_val_V_71_phi_fu_1125_p42 = ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117;
        end
    end else begin
        ap_phi_mux_outpix_val_V_71_phi_fu_1125_p42 = ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117;
    end
end

always @ (*) begin
    if ((icmp_ln520_reg_4037_pp0_iter13_reg == 1'd1)) begin
        if ((bckgndId_load == 8'd10)) begin
            ap_phi_mux_outpix_val_V_72_phi_fu_1067_p42 = outpix_val_V_76_reg_4717;
        end else if ((1'b1 == ap_condition_3934)) begin
            ap_phi_mux_outpix_val_V_72_phi_fu_1067_p42 = outpix_val_V_9_fu_498;
        end else begin
            ap_phi_mux_outpix_val_V_72_phi_fu_1067_p42 = ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059;
        end
    end else begin
        ap_phi_mux_outpix_val_V_72_phi_fu_1067_p42 = ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059;
    end
end

always @ (*) begin
    if ((icmp_ln520_reg_4037_pp0_iter13_reg == 1'd1)) begin
        if ((bckgndId_load == 8'd10)) begin
            ap_phi_mux_outpix_val_V_73_phi_fu_1003_p42 = 8'd128;
        end else if ((1'b1 == ap_condition_3934)) begin
            ap_phi_mux_outpix_val_V_73_phi_fu_1003_p42 = outpix_val_V_10_fu_502;
        end else begin
            ap_phi_mux_outpix_val_V_73_phi_fu_1003_p42 = ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996;
        end
    end else begin
        ap_phi_mux_outpix_val_V_73_phi_fu_1003_p42 = ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996;
    end
end

always @ (*) begin
    if ((icmp_ln520_reg_4037_pp0_iter13_reg == 1'd1)) begin
        if ((bckgndId_load == 8'd10)) begin
            ap_phi_mux_outpix_val_V_74_phi_fu_940_p42 = 8'd128;
        end else if ((1'b1 == ap_condition_3934)) begin
            ap_phi_mux_outpix_val_V_74_phi_fu_940_p42 = outpix_val_V_11_fu_506;
        end else begin
            ap_phi_mux_outpix_val_V_74_phi_fu_940_p42 = ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933;
        end
    end else begin
        ap_phi_mux_outpix_val_V_74_phi_fu_940_p42 = ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933;
    end
end

always @ (*) begin
    if ((icmp_ln520_reg_4037_pp0_iter13_reg == 1'd1)) begin
        if ((cmp6_read_read_fu_654_p2 == 1'd0)) begin
            ap_phi_mux_outpix_val_V_81_phi_fu_1361_p4 = ap_phi_mux_outpix_val_V_69_phi_fu_1253_p42;
        end else if ((cmp6 == 1'd1)) begin
            ap_phi_mux_outpix_val_V_81_phi_fu_1361_p4 = outpix_val_V_89_fu_3528_p3;
        end else begin
            ap_phi_mux_outpix_val_V_81_phi_fu_1361_p4 = ap_phi_reg_pp0_iter14_outpix_val_V_81_reg_1358;
        end
    end else begin
        ap_phi_mux_outpix_val_V_81_phi_fu_1361_p4 = ap_phi_reg_pp0_iter14_outpix_val_V_81_reg_1358;
    end
end

always @ (*) begin
    if ((icmp_ln520_reg_4037_pp0_iter13_reg == 1'd1)) begin
        if ((cmp6_read_read_fu_654_p2 == 1'd0)) begin
            ap_phi_mux_outpix_val_V_82_phi_fu_1350_p4 = ap_phi_mux_outpix_val_V_70_phi_fu_1189_p42;
        end else if ((cmp6 == 1'd1)) begin
            ap_phi_mux_outpix_val_V_82_phi_fu_1350_p4 = outpix_val_V_90_fu_3521_p3;
        end else begin
            ap_phi_mux_outpix_val_V_82_phi_fu_1350_p4 = ap_phi_reg_pp0_iter14_outpix_val_V_82_reg_1347;
        end
    end else begin
        ap_phi_mux_outpix_val_V_82_phi_fu_1350_p4 = ap_phi_reg_pp0_iter14_outpix_val_V_82_reg_1347;
    end
end

always @ (*) begin
    if ((icmp_ln520_reg_4037_pp0_iter13_reg == 1'd1)) begin
        if ((cmp6_read_read_fu_654_p2 == 1'd0)) begin
            ap_phi_mux_outpix_val_V_83_phi_fu_1339_p4 = ap_phi_mux_outpix_val_V_71_phi_fu_1125_p42;
        end else if ((cmp6 == 1'd1)) begin
            ap_phi_mux_outpix_val_V_83_phi_fu_1339_p4 = outpix_val_V_91_fu_3514_p3;
        end else begin
            ap_phi_mux_outpix_val_V_83_phi_fu_1339_p4 = ap_phi_reg_pp0_iter14_outpix_val_V_83_reg_1336;
        end
    end else begin
        ap_phi_mux_outpix_val_V_83_phi_fu_1339_p4 = ap_phi_reg_pp0_iter14_outpix_val_V_83_reg_1336;
    end
end

always @ (*) begin
    if ((icmp_ln520_reg_4037_pp0_iter13_reg == 1'd1)) begin
        if ((cmp6_read_read_fu_654_p2 == 1'd0)) begin
            ap_phi_mux_outpix_val_V_84_phi_fu_1328_p4 = ap_phi_mux_outpix_val_V_72_phi_fu_1067_p42;
        end else if ((cmp6 == 1'd1)) begin
            ap_phi_mux_outpix_val_V_84_phi_fu_1328_p4 = outpix_val_V_92_fu_3549_p3;
        end else begin
            ap_phi_mux_outpix_val_V_84_phi_fu_1328_p4 = ap_phi_reg_pp0_iter14_outpix_val_V_84_reg_1325;
        end
    end else begin
        ap_phi_mux_outpix_val_V_84_phi_fu_1328_p4 = ap_phi_reg_pp0_iter14_outpix_val_V_84_reg_1325;
    end
end

always @ (*) begin
    if ((icmp_ln520_reg_4037_pp0_iter13_reg == 1'd1)) begin
        if ((cmp6_read_read_fu_654_p2 == 1'd0)) begin
            ap_phi_mux_outpix_val_V_85_phi_fu_1317_p4 = ap_phi_mux_outpix_val_V_73_phi_fu_1003_p42;
        end else if ((cmp6 == 1'd1)) begin
            ap_phi_mux_outpix_val_V_85_phi_fu_1317_p4 = outpix_val_V_93_fu_3542_p3;
        end else begin
            ap_phi_mux_outpix_val_V_85_phi_fu_1317_p4 = ap_phi_reg_pp0_iter14_outpix_val_V_85_reg_1314;
        end
    end else begin
        ap_phi_mux_outpix_val_V_85_phi_fu_1317_p4 = ap_phi_reg_pp0_iter14_outpix_val_V_85_reg_1314;
    end
end

always @ (*) begin
    if ((icmp_ln520_reg_4037_pp0_iter13_reg == 1'd1)) begin
        if ((cmp6_read_read_fu_654_p2 == 1'd0)) begin
            ap_phi_mux_outpix_val_V_86_phi_fu_1306_p4 = ap_phi_mux_outpix_val_V_74_phi_fu_940_p42;
        end else if ((cmp6 == 1'd1)) begin
            ap_phi_mux_outpix_val_V_86_phi_fu_1306_p4 = outpix_val_V_94_fu_3535_p3;
        end else begin
            ap_phi_mux_outpix_val_V_86_phi_fu_1306_p4 = ap_phi_reg_pp0_iter14_outpix_val_V_86_reg_1303;
        end
    end else begin
        ap_phi_mux_outpix_val_V_86_phi_fu_1306_p4 = ap_phi_reg_pp0_iter14_outpix_val_V_86_reg_1303;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_x_4 = 16'd0;
    end else begin
        ap_sig_allocacmp_x_4 = x_fu_470;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        bckgndYUV_blk_n = bckgndYUV_full_n;
    end else begin
        bckgndYUV_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bckgndYUV_write = 1'b1;
    end else begin
        bckgndYUV_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3651_ce = 1'b1;
    end else begin
        grp_fu_3651_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3659_ce = 1'b1;
    end else begin
        grp_fu_3659_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3668_ce = 1'b1;
    end else begin
        grp_fu_3668_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3675_ce = 1'b1;
    end else begin
        grp_fu_3675_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3684_ce = 1'b1;
    end else begin
        grp_fu_3684_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3692_ce = 1'b1;
    end else begin
        grp_fu_3692_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3700_ce = 1'b1;
    end else begin
        grp_fu_3700_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3709_ce = 1'b1;
    end else begin
        grp_fu_3709_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3717_ce = 1'b1;
    end else begin
        grp_fu_3717_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3725_ce = 1'b1;
    end else begin
        grp_fu_3725_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3734_ce = 1'b1;
    end else begin
        grp_fu_3734_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3742_ce = 1'b1;
    end else begin
        grp_fu_3742_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3751_ce = 1'b1;
    end else begin
        grp_fu_3751_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3759_ce = 1'b1;
    end else begin
        grp_fu_3759_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3767_ce = 1'b1;
    end else begin
        grp_fu_3767_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3777_ce = 1'b1;
    end else begin
        grp_fu_3777_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3787_ce = 1'b1;
    end else begin
        grp_fu_3787_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3794_ce = 1'b1;
    end else begin
        grp_fu_3794_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp233))) begin
        grp_reg_int_s_fu_1999_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_1999_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp348))) begin
        grp_tpgPatternCheckerBoard_fu_1385_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternCheckerBoard_fu_1385_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp341))) begin
        grp_tpgPatternCrossHatch_fu_1369_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternCrossHatch_fu_1369_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp355))) begin
        grp_tpgPatternDPColorSquare_fu_1441_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternDPColorSquare_fu_1441_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp352))) begin
        grp_tpgPatternTartanColorBars_fu_1413_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternTartanColorBars_fu_1413_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3939)) begin
        if ((icmp_ln1027_reg_4041_pp0_iter10_reg == 1'd1)) begin
            hBarSel_0_2 = empty_fu_2345_p1;
        end else if (((icmp_ln1072_reg_4125_pp0_iter10_reg == 1'd0) & (icmp_ln1027_reg_4041_pp0_iter10_reg == 1'd0))) begin
            hBarSel_0_2 = zext_ln1212_fu_2363_p1;
        end else begin
            hBarSel_0_2 = 'bx;
        end
    end else begin
        hBarSel_0_2 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_reg_4041_pp0_iter10_reg == 1'd1) & (icmp_ln520_reg_4037_pp0_iter10_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd9) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1072_reg_4125_pp0_iter10_reg == 1'd0) & (icmp_ln1027_reg_4041_pp0_iter10_reg == 1'd0) & (icmp_ln520_reg_4037_pp0_iter10_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd9) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_0_2_ap_vld = 1'b1;
    end else begin
        hBarSel_0_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3939)) begin
        if ((icmp_ln1027_reg_4041_pp0_iter10_reg == 1'd1)) begin
            hBarSel_0_4_loc_1_out_o = empty_fu_2345_p1;
        end else if (((icmp_ln1072_reg_4125_pp0_iter10_reg == 1'd0) & (icmp_ln1027_reg_4041_pp0_iter10_reg == 1'd0))) begin
            hBarSel_0_4_loc_1_out_o = zext_ln1212_fu_2363_p1;
        end else begin
            hBarSel_0_4_loc_1_out_o = hBarSel_0_4_loc_1_out_i;
        end
    end else begin
        hBarSel_0_4_loc_1_out_o = hBarSel_0_4_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_reg_4041_pp0_iter10_reg == 1'd1) & (icmp_ln520_reg_4037_pp0_iter10_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd9) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1072_reg_4125_pp0_iter10_reg == 1'd0) & (icmp_ln1027_reg_4041_pp0_iter10_reg == 1'd0) & (icmp_ln520_reg_4037_pp0_iter10_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd9) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_0_4_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_0_4_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3939)) begin
        if ((icmp_ln1027_reg_4041_pp0_iter10_reg == 1'd1)) begin
            hBarSel_1_2 = empty_fu_2345_p1;
        end else if (((icmp_ln1072_8_reg_4134_pp0_iter10_reg == 1'd0) & (icmp_ln1027_reg_4041_pp0_iter10_reg == 1'd0))) begin
            hBarSel_1_2 = zext_ln1212_1_fu_2405_p1;
        end else begin
            hBarSel_1_2 = 'bx;
        end
    end else begin
        hBarSel_1_2 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln1072_8_reg_4134_pp0_iter10_reg == 1'd0) & (icmp_ln1027_reg_4041_pp0_iter10_reg == 1'd0) & (icmp_ln520_reg_4037_pp0_iter10_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd9) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1027_reg_4041_pp0_iter10_reg == 1'd1) & (icmp_ln520_reg_4037_pp0_iter10_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd9) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_1_2_ap_vld = 1'b1;
    end else begin
        hBarSel_1_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3939)) begin
        if ((icmp_ln1027_reg_4041_pp0_iter10_reg == 1'd1)) begin
            hBarSel_1_4_loc_1_out_o = empty_fu_2345_p1;
        end else if (((icmp_ln1072_8_reg_4134_pp0_iter10_reg == 1'd0) & (icmp_ln1027_reg_4041_pp0_iter10_reg == 1'd0))) begin
            hBarSel_1_4_loc_1_out_o = zext_ln1212_1_fu_2405_p1;
        end else begin
            hBarSel_1_4_loc_1_out_o = hBarSel_1_4_loc_1_out_i;
        end
    end else begin
        hBarSel_1_4_loc_1_out_o = hBarSel_1_4_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((icmp_ln1072_8_reg_4134_pp0_iter10_reg == 1'd0) & (icmp_ln1027_reg_4041_pp0_iter10_reg == 1'd0) & (icmp_ln520_reg_4037_pp0_iter10_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd9) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1027_reg_4041_pp0_iter10_reg == 1'd1) & (icmp_ln520_reg_4037_pp0_iter10_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd9) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_1_4_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_1_4_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln520_reg_4037_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_flag_1_out_ap_vld = 1'b1;
    end else begin
        hdata_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd14) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        hdata_loc_1_out_o = zext_ln507_1_fu_3308_p1;
    end else begin
        hdata_loc_1_out_o = hdata_loc_1_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd14) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hdata_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd14) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_new_1_out_ap_vld = 1'b1;
    end else begin
        hdata_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3947)) begin
        if ((1'b1 == ap_condition_3959)) begin
            lhs_1_out_o = 11'd1;
        end else if ((1'b1 == ap_condition_3955)) begin
            lhs_1_out_o = add_ln229_1_fu_1809_p2;
        end else if ((1'b1 == ap_condition_3950)) begin
            lhs_1_out_o = sub_ln229_1_fu_1815_p2;
        end else begin
            lhs_1_out_o = lhs_1_out_i;
        end
    end else begin
        lhs_1_out_o = lhs_1_out_i;
    end
end

always @ (*) begin
    if ((((icmp_ln1072_8_fu_1804_p2 == 1'd0) & (icmp_ln520_reg_4037 == 1'd1) & (icmp_ln1027_reg_4041 == 1'd0) & (bckgndId_load_read_read_fu_648_p2 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1072_8_fu_1804_p2 == 1'd1) & (icmp_ln520_reg_4037 == 1'd1) & (icmp_ln1027_reg_4041 == 1'd0) & (bckgndId_load_read_read_fu_648_p2 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1027_fu_1545_p2 == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        lhs_1_out_o_ap_vld = 1'b1;
    end else begin
        lhs_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3947)) begin
        if ((1'b1 == ap_condition_3959)) begin
            lhs_out_o = 11'd0;
        end else if ((1'b1 == ap_condition_3971)) begin
            lhs_out_o = add_ln229_fu_1755_p2;
        end else if ((1'b1 == ap_condition_3966)) begin
            lhs_out_o = sub_ln229_fu_1761_p2;
        end else begin
            lhs_out_o = lhs_out_i;
        end
    end else begin
        lhs_out_o = lhs_out_i;
    end
end

always @ (*) begin
    if ((((icmp_ln520_reg_4037 == 1'd1) & (icmp_ln1072_fu_1750_p2 == 1'd0) & (icmp_ln1027_reg_4041 == 1'd0) & (bckgndId_load_read_read_fu_648_p2 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln520_reg_4037 == 1'd1) & (icmp_ln1072_fu_1750_p2 == 1'd1) & (icmp_ln1027_reg_4041 == 1'd0) & (bckgndId_load_read_read_fu_648_p2 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1027_fu_1545_p2 == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        lhs_out_o_ap_vld = 1'b1;
    end else begin
        lhs_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln520_reg_4037_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_10_out_ap_vld = 1'b1;
    end else begin
        outpix_val_V_10_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln520_reg_4037_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_11_out_ap_vld = 1'b1;
    end else begin
        outpix_val_V_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln520_reg_4037_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_6_out_ap_vld = 1'b1;
    end else begin
        outpix_val_V_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln520_reg_4037_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_7_out_ap_vld = 1'b1;
    end else begin
        outpix_val_V_7_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln520_reg_4037_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_8_out_ap_vld = 1'b1;
    end else begin
        outpix_val_V_8_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln520_reg_4037_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_9_out_ap_vld = 1'b1;
    end else begin
        outpix_val_V_9_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((cmp6 == 1'd1) & (icmp_ln520_reg_4037_pp0_iter11_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0242372_out_o = trunc_ln144_fu_2500_p1;
    end else begin
        p_0_0_0_0_0242372_out_o = p_0_0_0_0_0242372_out_i;
    end
end

always @ (*) begin
    if (((cmp6 == 1'd1) & (icmp_ln520_reg_4037_pp0_iter11_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0_0_0_0242372_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_0242372_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((cmp6 == 1'd1) & (icmp_ln520_reg_4037_pp0_iter11_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0244374_out_o = {{srcYUV_dout[15:8]}};
    end else begin
        p_0_1_0_0_0244374_out_o = p_0_1_0_0_0244374_out_i;
    end
end

always @ (*) begin
    if (((cmp6 == 1'd1) & (icmp_ln520_reg_4037_pp0_iter11_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_1_0_0_0244374_out_o_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_0244374_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((cmp6 == 1'd1) & (icmp_ln520_reg_4037_pp0_iter11_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0246376_out_o = {{srcYUV_dout[23:16]}};
    end else begin
        p_0_2_0_0_0246376_out_o = p_0_2_0_0_0246376_out_i;
    end
end

always @ (*) begin
    if (((cmp6 == 1'd1) & (icmp_ln520_reg_4037_pp0_iter11_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_2_0_0_0246376_out_o_ap_vld = 1'b1;
    end else begin
        p_0_2_0_0_0246376_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((cmp6 == 1'd1) & (icmp_ln520_reg_4037_pp0_iter11_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_3_0_0_0248378_out_o = {{srcYUV_dout[31:24]}};
    end else begin
        p_0_3_0_0_0248378_out_o = p_0_3_0_0_0248378_out_i;
    end
end

always @ (*) begin
    if (((cmp6 == 1'd1) & (icmp_ln520_reg_4037_pp0_iter11_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_3_0_0_0248378_out_o_ap_vld = 1'b1;
    end else begin
        p_0_3_0_0_0248378_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((cmp6 == 1'd1) & (icmp_ln520_reg_4037_pp0_iter11_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_4_0_0_0250380_out_o = {{srcYUV_dout[39:32]}};
    end else begin
        p_0_4_0_0_0250380_out_o = p_0_4_0_0_0250380_out_i;
    end
end

always @ (*) begin
    if (((cmp6 == 1'd1) & (icmp_ln520_reg_4037_pp0_iter11_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_4_0_0_0250380_out_o_ap_vld = 1'b1;
    end else begin
        p_0_4_0_0_0250380_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((cmp6 == 1'd1) & (icmp_ln520_reg_4037_pp0_iter11_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_5_0_0_0252382_out_o = {{srcYUV_dout[47:40]}};
    end else begin
        p_0_5_0_0_0252382_out_o = p_0_5_0_0_0252382_out_i;
    end
end

always @ (*) begin
    if (((cmp6 == 1'd1) & (icmp_ln520_reg_4037_pp0_iter11_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_5_0_0_0252382_out_o_ap_vld = 1'b1;
    end else begin
        p_0_5_0_0_0252382_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3977)) begin
        if ((icmp_ln1050_reg_4081_pp0_iter11_reg == 1'd1)) begin
            rampVal = rampStart_1;
        end else if (((icmp_ln1050_reg_4081_pp0_iter11_reg == 1'd0) & (icmp_ln1027_reg_4041_pp0_iter11_reg == 1'd1))) begin
            rampVal = add_ln1056_fu_2773_p2;
        end else begin
            rampVal = 'bx;
        end
    end else begin
        rampVal = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln520_reg_4037_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_flag_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_2_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln520_reg_4037_pp0_iter11_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd17) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rampVal_2_loc_1_out_o = add_ln1619_fu_2611_p2;
    end else begin
        rampVal_2_loc_1_out_o = rampVal_2_loc_1_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln520_reg_4037_pp0_iter11_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd17) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_2_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln520_reg_4037_pp0_iter11_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd17) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_new_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_2_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln520_reg_4037_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_flag_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd1) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rampVal_3_loc_1_out_o = zext_ln507_fu_3469_p1;
    end else begin
        rampVal_3_loc_1_out_o = rampVal_3_loc_1_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd1) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_3_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd1) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_new_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln520_reg_4037_pp0_iter11_reg == 1'd1) & (icmp_ln1050_reg_4081_pp0_iter11_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln520_reg_4037_pp0_iter11_reg == 1'd1) & (icmp_ln1050_reg_4081_pp0_iter11_reg == 1'd0) & (icmp_ln1027_reg_4041_pp0_iter11_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rampVal_ap_vld = 1'b1;
    end else begin
        rampVal_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3977)) begin
        if ((icmp_ln1050_reg_4081_pp0_iter11_reg == 1'd1)) begin
            rampVal_loc_1_out_o = zext_ln1032_cast_reg_4013;
        end else if (((icmp_ln1050_reg_4081_pp0_iter11_reg == 1'd0) & (icmp_ln1027_reg_4041_pp0_iter11_reg == 1'd1))) begin
            rampVal_loc_1_out_o = zext_ln1056_fu_2779_p1;
        end else begin
            rampVal_loc_1_out_o = rampVal_loc_1_out_i;
        end
    end else begin
        rampVal_loc_1_out_o = rampVal_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((icmp_ln520_reg_4037_pp0_iter11_reg == 1'd1) & (icmp_ln1050_reg_4081_pp0_iter11_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln520_reg_4037_pp0_iter11_reg == 1'd1) & (icmp_ln1050_reg_4081_pp0_iter11_reg == 1'd0) & (icmp_ln1027_reg_4041_pp0_iter11_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rampVal_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op405_read_state13 == 1'b1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        srcYUV_blk_n = srcYUV_empty_n;
    end else begin
        srcYUV_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op405_read_state13 == 1'b1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        srcYUV_read = 1'b1;
    end else begin
        srcYUV_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgBarSelYuv_u_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgBarSelYuv_u_ce1 = 1'b1;
    end else begin
        tpgBarSelYuv_u_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgBarSelYuv_v_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgBarSelYuv_v_ce1 = 1'b1;
    end else begin
        tpgBarSelYuv_v_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgBarSelYuv_y_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgBarSelYuv_y_ce1 = 1'b1;
    end else begin
        tpgBarSelYuv_y_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_ce3 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_ce4 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_ce5 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_read_fu_648_p2 == 8'd9) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((1'b1 == ap_condition_3997)) begin
            xBar_V = 11'd1;
        end else if ((1'b1 == ap_condition_3992)) begin
            xBar_V = add_ln229_1_fu_1809_p2;
        end else if ((1'b1 == ap_condition_3989)) begin
            xBar_V = sub_ln229_1_reg_4138;
        end else begin
            xBar_V = 'bx;
        end
    end else begin
        xBar_V = 'bx;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_read_fu_648_p2 == 8'd9) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((1'b1 == ap_condition_3997)) begin
            xBar_V_1 = 11'd0;
        end else if ((1'b1 == ap_condition_4005)) begin
            xBar_V_1 = add_ln229_fu_1755_p2;
        end else if ((1'b1 == ap_condition_4002)) begin
            xBar_V_1 = sub_ln229_reg_4129;
        end else begin
            xBar_V_1 = 'bx;
        end
    end else begin
        xBar_V_1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln520_reg_4037 == 1'd1) & (icmp_ln1027_reg_4041 == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln520_reg_4037 == 1'd1) & (icmp_ln1072_fu_1750_p2 == 1'd1) & (icmp_ln1027_reg_4041 == 1'd0) & (bckgndId_load_read_read_fu_648_p2 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1072_reg_4125 == 1'd0) & (icmp_ln1027_reg_4041_pp0_iter1_reg == 1'd0) & (icmp_ln520_reg_4037_pp0_iter1_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        xBar_V_1_ap_vld = 1'b1;
    end else begin
        xBar_V_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln520_reg_4037 == 1'd1) & (icmp_ln1027_reg_4041 == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1072_8_reg_4134 == 1'd0) & (icmp_ln1027_reg_4041_pp0_iter1_reg == 1'd0) & (icmp_ln520_reg_4037_pp0_iter1_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1072_8_fu_1804_p2 == 1'd1) & (icmp_ln520_reg_4037 == 1'd1) & (icmp_ln1027_reg_4041 == 1'd0) & (bckgndId_load_read_read_fu_648_p2 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        xBar_V_ap_vld = 1'b1;
    end else begin
        xBar_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4009)) begin
        if ((1'b1 == ap_condition_4016)) begin
            zonePlateVAddr = shl_ln;
        end else if ((1'b1 == ap_condition_4012)) begin
            zonePlateVAddr = add_ln1296_fu_1696_p2;
        end else begin
            zonePlateVAddr = 'bx;
        end
    end else begin
        zonePlateVAddr = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln1285_fu_1599_p2 == 1'd1) & (bckgndId_load == 8'd10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd1 == and_ln1292_reg_4077) & (icmp_ln520_reg_4037 == 1'd1) & (icmp_ln1285_reg_4073 == 1'd0) & (bckgndId_load == 8'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        zonePlateVAddr_ap_vld = 1'b1;
    end else begin
        zonePlateVAddr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4022)) begin
        if ((icmp_ln1285_reg_4073 == 1'd1)) begin
            zonePlateVAddr_loc_1_out_o = shl_ln;
        end else if (((1'd1 == and_ln1292_reg_4077) & (icmp_ln1285_reg_4073 == 1'd0))) begin
            zonePlateVAddr_loc_1_out_o = add_ln1296_fu_1696_p2;
        end else begin
            zonePlateVAddr_loc_1_out_o = zonePlateVAddr_loc_1_out_i;
        end
    end else begin
        zonePlateVAddr_loc_1_out_o = zonePlateVAddr_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((icmp_ln520_reg_4037 == 1'd1) & (icmp_ln1285_reg_4073 == 1'd1) & (bckgndId_load == 8'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd1 == and_ln1292_reg_4077) & (icmp_ln520_reg_4037 == 1'd1) & (icmp_ln1285_reg_4073 == 1'd0) & (bckgndId_load == 8'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        zonePlateVAddr_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        zonePlateVAddr_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4009)) begin
        if ((1'b1 == ap_condition_4016)) begin
            zonePlateVDelta = Zplate_Ver_Control_Start;
        end else if ((1'b1 == ap_condition_4012)) begin
            zonePlateVDelta = add_ln1298_fu_1708_p2;
        end else begin
            zonePlateVDelta = 'bx;
        end
    end else begin
        zonePlateVDelta = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln1285_fu_1599_p2 == 1'd1) & (bckgndId_load == 8'd10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd1 == and_ln1292_reg_4077) & (icmp_ln520_reg_4037 == 1'd1) & (icmp_ln1285_reg_4073 == 1'd0) & (bckgndId_load == 8'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        zonePlateVDelta_ap_vld = 1'b1;
    end else begin
        zonePlateVDelta_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4009)) begin
        if ((1'b1 == ap_condition_4016)) begin
            zonePlateVDelta_loc_1_out_o = Zplate_Ver_Control_Start;
        end else if ((1'b1 == ap_condition_4012)) begin
            zonePlateVDelta_loc_1_out_o = add_ln1298_fu_1708_p2;
        end else begin
            zonePlateVDelta_loc_1_out_o = zonePlateVDelta_loc_1_out_i;
        end
    end else begin
        zonePlateVDelta_loc_1_out_o = zonePlateVDelta_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((icmp_ln1285_fu_1599_p2 == 1'd1) & (bckgndId_load == 8'd10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd1 == and_ln1292_reg_4077) & (icmp_ln520_reg_4037 == 1'd1) & (icmp_ln1285_reg_4073 == 1'd0) & (bckgndId_load == 8'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        zonePlateVDelta_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        zonePlateVDelta_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1039_fu_3463_p2 = (outpix_val_V_47_fu_3451_p3 + 8'd2);

assign add_ln1056_fu_2773_p2 = (trunc_ln520_4_fu_2769_p1 + 8'd1);

assign add_ln1212_1_fu_2399_p2 = (trunc_ln520_6_fu_2395_p1 + 3'd1);

assign add_ln1212_fu_2357_p2 = (trunc_ln520_5_fu_2353_p1 + 3'd1);

assign add_ln1236_1_fu_1676_p2 = (tpgSinTableArray_9bit_q3 + 9'd128);

assign add_ln1236_fu_1664_p2 = (tpgSinTableArray_9bit_q5 + 9'd128);

assign add_ln1240_1_fu_1670_p2 = (tpgSinTableArray_9bit_q4 + 9'd128);

assign add_ln1240_2_fu_1582_p2 = (trunc_ln520_1_fu_1551_p1 + 11'd683);

assign add_ln1240_3_fu_1682_p2 = (tpgSinTableArray_9bit_q2 + 9'd128);

assign add_ln1240_fu_1560_p2 = (trunc_ln520_1_fu_1551_p1 + 11'd682);

assign add_ln1244_1_fu_2008_p2 = (tpgSinTableArray_9bit_load_2_reg_4194 + 9'd128);

assign add_ln1244_2_fu_1958_p2 = ($signed(trunc_ln520_1_reg_4047_pp0_iter1_reg) + $signed(11'd1365));

assign add_ln1244_3_fu_2049_p2 = (tpgSinTableArray_9bit_load_5_reg_4200 + 9'd128);

assign add_ln1244_fu_1892_p2 = ($signed(trunc_ln520_1_reg_4047_pp0_iter1_reg) + $signed(11'd1364));

assign add_ln1257_2_fu_2120_p2 = (zext_ln1257_6_fu_2114_p1 + zext_ln1257_4_fu_2111_p1);

assign add_ln1257_3_fu_2126_p2 = (grp_fu_3725_p3 + zext_ln1257_7_fu_2117_p1);

assign add_ln1257_6_fu_2196_p2 = (zext_ln1257_14_fu_2190_p1 + zext_ln1257_12_fu_2187_p1);

assign add_ln1257_7_fu_2202_p2 = (grp_fu_3742_p3 + zext_ln1257_15_fu_2193_p1);

assign add_ln1258_2_fu_2145_p2 = (zext_ln1258_1_fu_2142_p1 + zext_ln1258_fu_2138_p1);

assign add_ln1258_5_fu_2221_p2 = (zext_ln1258_3_fu_2218_p1 + zext_ln1258_2_fu_2214_p1);

assign add_ln1259_2_fu_2639_p2 = ($signed(zext_ln1259_1_fu_2632_p1) + $signed(sext_ln1259_1_fu_2629_p1));

assign add_ln1259_5_fu_2673_p2 = ($signed(zext_ln1259_3_fu_2666_p1) + $signed(sext_ln1259_3_fu_2663_p1));

assign add_ln1259_6_fu_2635_p0 = grp_fu_3767_p3;

assign add_ln1259_6_fu_2635_p2 = ($signed(add_ln1259_6_fu_2635_p0) + $signed(add_ln1259_reg_4261_pp0_iter11_reg));

assign add_ln1259_7_fu_2669_p0 = grp_fu_3777_p3;

assign add_ln1259_7_fu_2669_p2 = ($signed(add_ln1259_7_fu_2669_p0) + $signed(add_ln1259_3_reg_4283_pp0_iter11_reg));

assign add_ln1296_fu_1696_p2 = (zonePlateVAddr_loc_1_out_i + zonePlateVDelta_loc_1_out_i);

assign add_ln1298_fu_1708_p2 = (Zplate_Ver_Control_Delta + zonePlateVDelta_loc_1_out_i);

assign add_ln1306_fu_2296_p1 = grp_fu_3759_p3;

assign add_ln1306_fu_2296_p2 = ($signed(add_ln1306_3_reg_4211_pp0_iter6_reg) + $signed(add_ln1306_fu_2296_p1));

assign add_ln1500_fu_3302_p2 = (outpix_val_V_57_fu_3290_p3 + 8'd2);

assign add_ln1619_fu_2611_p2 = (select_ln1584_fu_2594_p3 + 16'd2);

assign add_ln229_1_fu_1809_p2 = (lhs_1_out_i + 11'd2);

assign add_ln229_fu_1755_p2 = (lhs_out_i + 11'd2);

assign add_ln320_fu_2605_p2 = (trunc_ln320_fu_2601_p1 + 8'd1);

assign and_ln1292_fu_1605_p2 = (icmp_ln1027_fu_1545_p2 & cmp11_i);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_predicate_op405_read_state13 == 1'b1) & (srcYUV_empty_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (bckgndYUV_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_predicate_op405_read_state13 == 1'b1) & (srcYUV_empty_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (bckgndYUV_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp233 = (((ap_predicate_op405_read_state13 == 1'b1) & (srcYUV_empty_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (bckgndYUV_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp341 = (((ap_predicate_op405_read_state13 == 1'b1) & (srcYUV_empty_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (bckgndYUV_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp348 = (((ap_predicate_op405_read_state13 == 1'b1) & (srcYUV_empty_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (bckgndYUV_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp352 = (((ap_predicate_op405_read_state13 == 1'b1) & (srcYUV_empty_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (bckgndYUV_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp355 = (((ap_predicate_op405_read_state13 == 1'b1) & (srcYUV_empty_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (bckgndYUV_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_predicate_op405_read_state13 == 1'b1) & (srcYUV_empty_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (bckgndYUV_full_n == 1'b0)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_pp0_stage0_iter12 = ((ap_predicate_op405_read_state13 == 1'b1) & (srcYUV_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter12_ignore_call0 = ((ap_predicate_op405_read_state13 == 1'b1) & (srcYUV_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter12_ignore_call5 = ((ap_predicate_op405_read_state13 == 1'b1) & (srcYUV_empty_n == 1'b0));
end

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state16_pp0_stage0_iter15 = (bckgndYUV_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state16_pp0_stage0_iter15_ignore_call0 = (bckgndYUV_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state16_pp0_stage0_iter15_ignore_call5 = (bckgndYUV_full_n == 1'b0);
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_3934 = (~(bckgndId_load_read_read_fu_648_p2 == 8'd9) & ~(bckgndId_load_read_read_fu_648_p2 == 8'd2) & ~(bckgndId_load == 8'd10) & ~(bckgndId_load == 8'd13) & ~(bckgndId_load_read_read_fu_648_p2 == 8'd18) & ~(bckgndId_load_read_read_fu_648_p2 == 8'd8) & ~(bckgndId_load_read_read_fu_648_p2 == 8'd7) & ~(bckgndId_load_read_read_fu_648_p2 == 8'd6) & ~(bckgndId_load_read_read_fu_648_p2 == 8'd5) & ~(bckgndId_load_read_read_fu_648_p2 == 8'd4) & ~(bckgndId_load_read_read_fu_648_p2 == 8'd3) & ~(bckgndId_load_read_read_fu_648_p2 == 8'd0) & ~(bckgndId_load_read_read_fu_648_p2 == 8'd1) & ~(bckgndId_load == 8'd11) & ~(bckgndId_load_read_read_fu_648_p2 == 8'd14) & ~(bckgndId_load == 8'd15) & ~(bckgndId_load_read_read_fu_648_p2 == 8'd16) & ~(bckgndId_load == 8'd19) & ~(bckgndId_load == 8'd12) & ~(bckgndId_load_read_read_fu_648_p2 == 8'd17));
end

always @ (*) begin
    ap_condition_3939 = ((icmp_ln520_reg_4037_pp0_iter10_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd9) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_3944 = ((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd14) & (ap_enable_reg_pp0_iter13 == 1'b1));
end

always @ (*) begin
    ap_condition_3947 = ((bckgndId_load_read_read_fu_648_p2 == 8'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_3950 = ((icmp_ln1072_8_fu_1804_p2 == 1'd0) & (icmp_ln520_reg_4037 == 1'd1) & (icmp_ln1027_reg_4041 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_3955 = ((icmp_ln1072_8_fu_1804_p2 == 1'd1) & (icmp_ln520_reg_4037 == 1'd1) & (icmp_ln1027_reg_4041 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_3959 = ((icmp_ln1027_fu_1545_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln520_fu_1539_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_3966 = ((icmp_ln520_reg_4037 == 1'd1) & (icmp_ln1072_fu_1750_p2 == 1'd0) & (icmp_ln1027_reg_4041 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_3971 = ((icmp_ln520_reg_4037 == 1'd1) & (icmp_ln1072_fu_1750_p2 == 1'd1) & (icmp_ln1027_reg_4041 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_3977 = ((icmp_ln520_reg_4037_pp0_iter11_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_3981 = ((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd17) & (ap_enable_reg_pp0_iter13 == 1'b1));
end

always @ (*) begin
    ap_condition_3984 = ((icmp_ln520_reg_4037_pp0_iter12_reg == 1'd1) & (bckgndId_load_read_read_fu_648_p2 == 8'd1) & (ap_enable_reg_pp0_iter13 == 1'b1));
end

always @ (*) begin
    ap_condition_3989 = ((icmp_ln1072_8_reg_4134 == 1'd0) & (icmp_ln1027_reg_4041_pp0_iter1_reg == 1'd0) & (icmp_ln520_reg_4037_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_3992 = ((icmp_ln1072_8_fu_1804_p2 == 1'd1) & (icmp_ln520_reg_4037 == 1'd1) & (icmp_ln1027_reg_4041 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_3997 = ((icmp_ln520_reg_4037 == 1'd1) & (icmp_ln1027_reg_4041 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_4002 = ((icmp_ln1072_reg_4125 == 1'd0) & (icmp_ln1027_reg_4041_pp0_iter1_reg == 1'd0) & (icmp_ln520_reg_4037_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_4005 = ((icmp_ln520_reg_4037 == 1'd1) & (icmp_ln1072_fu_1750_p2 == 1'd1) & (icmp_ln1027_reg_4041 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_4009 = ((bckgndId_load == 8'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_4012 = ((1'd1 == and_ln1292_reg_4077) & (icmp_ln520_reg_4037 == 1'd1) & (icmp_ln1285_reg_4073 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_4016 = ((icmp_ln1285_fu_1599_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln520_fu_1539_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4022 = ((icmp_ln520_reg_4037 == 1'd1) & (bckgndId_load == 8'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_outpix_val_V_69_reg_1245 = 'bx;

assign ap_phi_reg_pp0_iter0_outpix_val_V_70_reg_1181 = 'bx;

assign ap_phi_reg_pp0_iter0_outpix_val_V_71_reg_1117 = 'bx;

assign ap_phi_reg_pp0_iter0_outpix_val_V_72_reg_1059 = 'bx;

assign ap_phi_reg_pp0_iter0_outpix_val_V_73_reg_996 = 'bx;

assign ap_phi_reg_pp0_iter0_outpix_val_V_74_reg_933 = 'bx;

assign ap_phi_reg_pp0_iter14_outpix_val_V_81_reg_1358 = 'bx;

assign ap_phi_reg_pp0_iter14_outpix_val_V_82_reg_1347 = 'bx;

assign ap_phi_reg_pp0_iter14_outpix_val_V_83_reg_1336 = 'bx;

assign ap_phi_reg_pp0_iter14_outpix_val_V_84_reg_1325 = 'bx;

assign ap_phi_reg_pp0_iter14_outpix_val_V_85_reg_1314 = 'bx;

assign ap_phi_reg_pp0_iter14_outpix_val_V_86_reg_1303 = 'bx;

always @ (*) begin
    ap_predicate_op233_call_state4 = ((icmp_ln520_reg_4037_pp0_iter2_reg == 1'd1) & (bckgndId_load == 8'd10));
end

always @ (*) begin
    ap_predicate_op341_call_state10 = ((icmp_ln520_reg_4037_pp0_iter8_reg == 1'd1) & (bckgndId_load == 8'd12));
end

always @ (*) begin
    ap_predicate_op341_call_state10_state9 = ((icmp_ln520_reg_4037_pp0_iter7_reg == 1'd1) & (bckgndId_load == 8'd12));
end

always @ (*) begin
    ap_predicate_op348_call_state11 = ((icmp_ln520_reg_4037_pp0_iter9_reg == 1'd1) & (bckgndId_load == 8'd15));
end

always @ (*) begin
    ap_predicate_op348_call_state11_state10 = ((icmp_ln520_reg_4037_pp0_iter8_reg == 1'd1) & (bckgndId_load == 8'd15));
end

always @ (*) begin
    ap_predicate_op352_call_state11 = ((icmp_ln520_reg_4037_pp0_iter9_reg == 1'd1) & (bckgndId_load == 8'd11));
end

always @ (*) begin
    ap_predicate_op352_call_state11_state10 = ((icmp_ln520_reg_4037_pp0_iter8_reg == 1'd1) & (bckgndId_load == 8'd11));
end

always @ (*) begin
    ap_predicate_op355_call_state12 = ((icmp_ln520_reg_4037_pp0_iter10_reg == 1'd1) & (bckgndId_load == 8'd19));
end

always @ (*) begin
    ap_predicate_op355_call_state12_state11 = ((icmp_ln520_reg_4037_pp0_iter9_reg == 1'd1) & (bckgndId_load == 8'd19));
end

always @ (*) begin
    ap_predicate_op405_read_state13 = ((cmp6 == 1'd1) & (icmp_ln520_reg_4037_pp0_iter11_reg == 1'd1));
end

assign b_1_fu_2068_p3 = ((tmp_18_fu_2060_p3[0:0] == 1'b1) ? 8'd255 : xor_ln1244_1_fu_2054_p2);

assign b_fu_2027_p3 = ((tmp_12_fu_2019_p3[0:0] == 1'b1) ? 8'd255 : xor_ln1244_fu_2013_p2);

assign barWidth_cast_cast_fu_1474_p1 = barWidth_cast;

assign bckgndId_load_read_read_fu_648_p2 = bckgndId_load;

assign bckgndYUV_din = {{{{{{outpix_val_V_86_reg_1303}, {outpix_val_V_85_reg_1314}}, {outpix_val_V_84_reg_1325}}, {outpix_val_V_83_reg_1336}}, {outpix_val_V_82_reg_1347}}, {outpix_val_V_81_reg_1358}};

assign cmp6_read_read_fu_654_p2 = cmp6;

assign empty_fu_2345_p1 = s[7:0];

assign g_1_fu_1950_p3 = ((tmp_17_fu_1943_p3[0:0] == 1'b1) ? 8'd255 : xor_ln1240_1_fu_1937_p2);

assign g_fu_1884_p3 = ((tmp_11_fu_1877_p3[0:0] == 1'b1) ? 8'd255 : xor_ln1240_fu_1871_p2);

assign grp_fu_3659_p0 = zext_ln1302_fu_1535_p1;

assign grp_fu_3659_p1 = 17'd131071;

assign grp_fu_3659_p2 = zext_ln1302_fu_1535_p1;

assign grp_fu_3675_p0 = grp_fu_3675_p00;

assign grp_fu_3675_p00 = r_fu_1860_p3;

assign grp_fu_3675_p1 = 15'd77;

assign grp_fu_3675_p2 = 15'd4224;

assign grp_fu_3684_p0 = zext_ln1257_1_fu_1906_p1;

assign grp_fu_3684_p1 = 16'd65451;

assign grp_fu_3692_p0 = zext_ln1257_1_fu_1906_p1;

assign grp_fu_3692_p1 = 16'd65429;

assign grp_fu_3692_p2 = grp_fu_3692_p20;

assign grp_fu_3692_p20 = shl_ln3_fu_2035_p3;

assign grp_fu_3700_p0 = grp_fu_3700_p00;

assign grp_fu_3700_p00 = r_1_fu_1926_p3;

assign grp_fu_3700_p1 = 15'd77;

assign grp_fu_3700_p2 = 15'd4224;

assign grp_fu_3709_p0 = zext_ln1257_9_fu_1972_p1;

assign grp_fu_3709_p1 = 16'd65451;

assign grp_fu_3717_p0 = zext_ln1257_9_fu_1972_p1;

assign grp_fu_3717_p1 = 16'd65429;

assign grp_fu_3717_p2 = grp_fu_3717_p20;

assign grp_fu_3717_p20 = shl_ln1259_1_fu_2076_p3;

assign grp_fu_3725_p0 = zext_ln1257_1_reg_4159;

assign grp_fu_3725_p1 = 16'd150;

assign grp_fu_3725_p2 = grp_fu_3725_p20;

assign grp_fu_3725_p20 = grp_fu_3675_p3;

assign grp_fu_3734_p0 = zext_ln1257_reg_4153;

assign grp_fu_3734_p1 = 15'd32725;

assign grp_fu_3742_p0 = zext_ln1257_9_reg_4182;

assign grp_fu_3742_p1 = 16'd150;

assign grp_fu_3742_p2 = grp_fu_3742_p20;

assign grp_fu_3742_p20 = grp_fu_3700_p3;

assign grp_fu_3751_p0 = zext_ln1257_8_reg_4176;

assign grp_fu_3751_p1 = 15'd32725;

assign grp_fu_3767_p0 = grp_fu_3767_p00;

assign grp_fu_3767_p00 = b_reg_4216_pp0_iter8_reg;

assign grp_fu_3767_p1 = 14'd16363;

assign grp_fu_3777_p0 = grp_fu_3777_p00;

assign grp_fu_3777_p00 = b_1_reg_4228_pp0_iter8_reg;

assign grp_fu_3777_p1 = 14'd16363;

assign grp_fu_3787_p1 = 28'd221;

assign grp_fu_3794_p1 = 28'd221;

assign grp_reg_int_s_fu_1999_d = {{grp_fu_3659_p3[16:1]}};

assign grp_tpgPatternCheckerBoard_fu_1385_ap_start = grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg;

assign grp_tpgPatternCrossHatch_fu_1369_ap_start = grp_tpgPatternCrossHatch_fu_1369_ap_start_reg;

assign grp_tpgPatternDPColorSquare_fu_1441_ap_start = grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg;

assign grp_tpgPatternTartanColorBars_fu_1413_ap_start = grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg;

assign hdata_flag_1_out = hdata_flag_1_fu_478;

assign hdata_new_1_out = add_ln1500_fu_3302_p2;

assign icmp_ln1027_fu_1545_p0 = ap_sig_allocacmp_x_4;

assign icmp_ln1027_fu_1545_p2 = ((icmp_ln1027_fu_1545_p0 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1050_fu_1647_p2 = ((or_ln1050_fu_1641_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1072_8_fu_1804_p2 = ((ret_4_fu_1798_p2 < barWidth_cast_cast_fu_1474_p1) ? 1'b1 : 1'b0);

assign icmp_ln1072_fu_1750_p2 = ((ret_fu_1744_p2 < barWidth_cast_cast_fu_1474_p1) ? 1'b1 : 1'b0);

assign icmp_ln1285_fu_1599_p2 = ((or_ln1285_fu_1593_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1584_fu_2335_p2 = ((trunc_ln520_3_fu_2332_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln520_fu_1539_p0 = ap_sig_allocacmp_x_4;

assign icmp_ln520_fu_1539_p2 = ((icmp_ln520_fu_1539_p0 < loopWidth) ? 1'b1 : 1'b0);

assign icmp_ln691_1_fu_2437_p2 = ((x_4_reg_4018_pp0_iter10_reg < passthruEndX_load) ? 1'b1 : 1'b0);

assign icmp_ln691_2_fu_2468_p2 = ((or_ln691_3_fu_2463_p2 < passthruStartX_load) ? 1'b1 : 1'b0);

assign icmp_ln691_3_fu_2473_p2 = ((or_ln691_3_fu_2463_p2 < passthruEndX_load) ? 1'b1 : 1'b0);

assign icmp_ln691_fu_2433_p2 = ((x_4_reg_4018_pp0_iter10_reg < passthruStartX_load) ? 1'b1 : 1'b0);

assign lshr_ln_fu_2287_p1 = grp_fu_3759_p3;

assign mul_ln1257_2_fu_2090_p0 = mul_ln1257_2_fu_2090_p00;

assign mul_ln1257_2_fu_2090_p00 = b_reg_4216;

assign mul_ln1257_2_fu_2090_p1 = 13'd29;

assign mul_ln1257_5_fu_2102_p0 = mul_ln1257_5_fu_2102_p00;

assign mul_ln1257_5_fu_2102_p00 = b_1_reg_4228;

assign mul_ln1257_5_fu_2102_p1 = 13'd29;

assign or_ln1050_fu_1641_p0 = ap_sig_allocacmp_x_4;

assign or_ln1050_fu_1641_p2 = (y | or_ln1050_fu_1641_p0);

assign or_ln1285_fu_1593_p0 = ap_sig_allocacmp_x_4;

assign or_ln1285_fu_1593_p2 = (y | or_ln1285_fu_1593_p0);

assign or_ln691_1_fu_2452_p2 = (icmp_ln691_fu_2433_p2 | cmp42_not);

assign or_ln691_2_fu_2457_p2 = (or_ln691_fu_2447_p2 | or_ln691_1_fu_2452_p2);

assign or_ln691_3_fu_2463_p2 = (x_4_reg_4018_pp0_iter10_reg | 16'd1);

assign or_ln691_4_fu_2484_p2 = (xor_ln691_1_fu_2478_p2 | cmp35_not);

assign or_ln691_5_fu_2489_p2 = (icmp_ln691_2_fu_2468_p2 | cmp42_not);

assign or_ln691_6_fu_2494_p2 = (or_ln691_5_fu_2489_p2 | or_ln691_4_fu_2484_p2);

assign or_ln691_fu_2447_p2 = (xor_ln691_fu_2441_p2 | cmp35_not);

assign outpix_val_V_10_out = outpix_val_V_10_fu_502;

assign outpix_val_V_11_out = outpix_val_V_11_fu_506;

assign outpix_val_V_29_fu_3028_p3 = {{xor_ln1543_1_fu_2972_p2}, {tmp_2_fu_3018_p4}};

assign outpix_val_V_30_fu_3046_p3 = {{xor_ln1543_2_fu_2994_p2}, {tmp_3_fu_3036_p4}};

assign outpix_val_V_31_fu_3208_p4 = {{{xor_ln1543_3_fu_3080_p2}, {xor_ln1543_fu_2950_p2}}, {tmp_7_fu_3198_p4}};

assign outpix_val_V_32_fu_3228_p4 = {{{xor_ln1543_4_fu_3128_p2}, {xor_ln1543_1_fu_2972_p2}}, {tmp_8_fu_3218_p4}};

assign outpix_val_V_33_fu_3248_p4 = {{{xor_ln1543_5_fu_3176_p2}, {xor_ln1543_2_fu_2994_p2}}, {tmp_9_fu_3238_p4}};

assign outpix_val_V_47_fu_3451_p3 = ((icmp_ln1027_reg_4041_pp0_iter12_reg[0:0] == 1'b1) ? rampStart_1 : trunc_ln520_fu_3447_p1);

assign outpix_val_V_48_fu_3457_p2 = (outpix_val_V_47_fu_3451_p3 + 8'd1);

assign outpix_val_V_51_fu_2263_p3 = ((tmp_13_reg_4289[0:0] == 1'b1) ? 8'd255 : trunc_ln320_1_reg_4299);

assign outpix_val_V_52_fu_2269_p3 = ((tmp_14_reg_4294[0:0] == 1'b1) ? 8'd255 : trunc_ln320_2_reg_4304);

assign outpix_val_V_53_fu_3329_p3 = ((tmp_15_reg_4424[0:0] == 1'b1) ? 8'd255 : trunc_ln320_3_reg_4429);

assign outpix_val_V_54_fu_2275_p3 = ((tmp_19_reg_4309[0:0] == 1'b1) ? 8'd255 : trunc_ln320_4_reg_4319);

assign outpix_val_V_55_fu_2281_p3 = ((tmp_20_reg_4314[0:0] == 1'b1) ? 8'd255 : trunc_ln320_5_reg_4324);

assign outpix_val_V_56_fu_3335_p3 = ((tmp_21_reg_4434[0:0] == 1'b1) ? 8'd255 : trunc_ln320_6_reg_4439);

assign outpix_val_V_57_fu_3290_p3 = ((icmp_ln1027_reg_4041_pp0_iter12_reg[0:0] == 1'b1) ? add_ln1488 : trunc_ln520_2_fu_3286_p1);

assign outpix_val_V_58_fu_3296_p2 = (outpix_val_V_57_fu_3290_p3 + 8'd1);

assign outpix_val_V_60_fu_3010_p3 = {{xor_ln1543_fu_2950_p2}, {tmp_1_fu_3000_p4}};

assign outpix_val_V_61_fu_2853_p3 = ((or_ln1592[0:0] == 1'b1) ? 8'd0 : trunc_ln320_reg_4408);

assign outpix_val_V_62_fu_2871_p3 = ((icmp_ln1592_1[0:0] == 1'b1) ? 8'd0 : select_ln1592_2_fu_2865_p3);

assign outpix_val_V_63_fu_2885_p3 = ((icmp_ln1592_1[0:0] == 1'b1) ? trunc_ln320_reg_4408 : select_ln1592_4_fu_2878_p3);

assign outpix_val_V_64_fu_2923_p3 = ((or_ln1592[0:0] == 1'b1) ? 8'd0 : add_ln320_reg_4416);

assign outpix_val_V_65_fu_2916_p3 = ((icmp_ln1592_1[0:0] == 1'b1) ? 8'd0 : select_ln1592_9_fu_2910_p3);

assign outpix_val_V_66_fu_2904_p3 = ((icmp_ln1592_1[0:0] == 1'b1) ? add_ln320_reg_4416 : select_ln1592_7_fu_2897_p3);

assign outpix_val_V_68_fu_3439_p1 = rampVal_loc_1_out_i[7:0];

assign outpix_val_V_6_out = outpix_val_V_6_fu_486;

assign outpix_val_V_75_fu_3394_p2 = ($signed(select_ln1311_fu_3386_p3) + $signed(8'd144));

assign outpix_val_V_76_fu_3429_p2 = ($signed(select_ln1311_1_fu_3421_p3) + $signed(8'd144));

assign outpix_val_V_7_out = outpix_val_V_7_fu_490;

assign outpix_val_V_89_fu_3528_p3 = ((or_ln691_2_reg_4394_pp0_iter13_reg[0:0] == 1'b1) ? ap_phi_mux_outpix_val_V_69_phi_fu_1253_p42 : outpix_val_V_46_reg_4506);

assign outpix_val_V_8_out = outpix_val_V_8_fu_494;

assign outpix_val_V_90_fu_3521_p3 = ((or_ln691_2_reg_4394_pp0_iter13_reg[0:0] == 1'b1) ? ap_phi_mux_outpix_val_V_70_phi_fu_1189_p42 : outpix_val_V_45_reg_4512);

assign outpix_val_V_91_fu_3514_p3 = ((or_ln691_2_reg_4394_pp0_iter13_reg[0:0] == 1'b1) ? ap_phi_mux_outpix_val_V_71_phi_fu_1125_p42 : outpix_val_V_44_reg_4518);

assign outpix_val_V_92_fu_3549_p3 = ((or_ln691_6_reg_4401_pp0_iter13_reg[0:0] == 1'b1) ? ap_phi_mux_outpix_val_V_72_phi_fu_1067_p42 : outpix_val_V_43_reg_4524);

assign outpix_val_V_93_fu_3542_p3 = ((or_ln691_6_reg_4401_pp0_iter13_reg[0:0] == 1'b1) ? ap_phi_mux_outpix_val_V_73_phi_fu_1003_p42 : outpix_val_V_42_reg_4530);

assign outpix_val_V_94_fu_3535_p3 = ((or_ln691_6_reg_4401_pp0_iter13_reg[0:0] == 1'b1) ? ap_phi_mux_outpix_val_V_74_phi_fu_940_p42 : outpix_val_V_41_reg_4536);

assign outpix_val_V_9_out = outpix_val_V_9_fu_498;

assign r_1_fu_1926_p3 = ((tmp_16_fu_1919_p3[0:0] == 1'b1) ? 8'd255 : xor_ln1236_1_fu_1913_p2);

assign r_fu_1860_p3 = ((tmp_10_fu_1853_p3[0:0] == 1'b1) ? 8'd255 : xor_ln1236_fu_1847_p2);

assign rampVal_2_flag_1_out = rampVal_2_flag_1_fu_474;

assign rampVal_2_new_1_out = (select_ln1584_fu_2594_p3 + 16'd2);

assign rampVal_3_flag_1_out = rampVal_3_flag_1_fu_482;

assign rampVal_3_new_1_out = add_ln1039_fu_3463_p2;

assign ret_4_fu_1798_p2 = (zext_ln1540_1_fu_1794_p1 + 12'd2);

assign ret_5_fu_3086_p4 = {{{xor_ln1543_3_fu_3080_p2}, {xor_ln1543_fu_2950_p2}}, {tmp_4_fu_3070_p4}};

assign ret_6_fu_3134_p4 = {{{xor_ln1543_4_fu_3128_p2}, {xor_ln1543_1_fu_2972_p2}}, {tmp_5_fu_3118_p4}};

assign ret_7_fu_3182_p4 = {{{xor_ln1543_5_fu_3176_p2}, {xor_ln1543_2_fu_2994_p2}}, {tmp_6_fu_3166_p4}};

assign ret_fu_1744_p2 = (zext_ln1540_fu_1740_p1 + 12'd2);

assign select_ln1311_1_fu_3421_p3 = ((tmp_32_fu_3400_p3[0:0] == 1'b1) ? sub_ln1311_3_fu_3407_p2 : trunc_ln1311_5_fu_3412_p4);

assign select_ln1311_fu_3386_p3 = ((tmp_31_fu_3365_p3[0:0] == 1'b1) ? sub_ln1311_1_fu_3372_p2 : trunc_ln1311_2_fu_3377_p4);

assign select_ln1584_fu_2594_p3 = ((icmp_ln1584_reg_4389[0:0] == 1'b1) ? 16'd0 : rampVal_2_loc_1_out_i);

assign select_ln1592_1_fu_2859_p3 = ((icmp_ln1592_2[0:0] == 1'b1) ? 8'd0 : trunc_ln320_reg_4408);

assign select_ln1592_2_fu_2865_p3 = ((icmp_ln1592[0:0] == 1'b1) ? trunc_ln320_reg_4408 : select_ln1592_1_fu_2859_p3);

assign select_ln1592_4_fu_2878_p3 = ((icmp_ln1592[0:0] == 1'b1) ? 8'd0 : select_ln1592_1_fu_2859_p3);

assign select_ln1592_6_fu_2891_p3 = ((icmp_ln1592_2[0:0] == 1'b1) ? 8'd0 : add_ln320_reg_4416);

assign select_ln1592_7_fu_2897_p3 = ((icmp_ln1592[0:0] == 1'b1) ? 8'd0 : select_ln1592_6_fu_2891_p3);

assign select_ln1592_9_fu_2910_p3 = ((icmp_ln1592[0:0] == 1'b1) ? add_ln320_reg_4416 : select_ln1592_6_fu_2891_p3);

assign sext_ln1259_1_fu_2629_p1 = add_ln1259_reg_4261_pp0_iter11_reg;

assign sext_ln1259_3_fu_2663_p1 = add_ln1259_3_reg_4283_pp0_iter11_reg;

assign shl_ln1258_1_fu_2207_p3 = {{b_1_reg_4228_pp0_iter5_reg}, {7'd0}};

assign shl_ln1259_1_fu_2076_p3 = {{r_1_reg_4166_pp0_iter3_reg}, {7'd0}};

assign shl_ln2_fu_2131_p3 = {{b_reg_4216_pp0_iter5_reg}, {7'd0}};

assign shl_ln3_fu_2035_p3 = {{r_reg_4143_pp0_iter3_reg}, {7'd0}};

assign sub_ln1311_1_fu_3372_p2 = (8'd0 - trunc_ln1311_1_reg_4460);

assign sub_ln1311_2_fu_2727_p2 = (27'd0 - trunc_ln1311_3_fu_2724_p1);

assign sub_ln1311_3_fu_3407_p2 = (8'd0 - trunc_ln1311_4_reg_4471);

assign sub_ln1311_fu_2708_p2 = (27'd0 - trunc_ln1311_fu_2705_p1);

assign sub_ln229_1_fu_1815_p2 = (add_ln229_1_fu_1809_p2 - barWidth);

assign sub_ln229_fu_1761_p2 = (add_ln229_fu_1755_p2 - barWidth);

assign tmp_10_fu_1853_p3 = add_ln1236_reg_4090[32'd8];

assign tmp_11_fu_1877_p3 = add_ln1240_1_reg_4100[32'd8];

assign tmp_12_fu_2019_p3 = add_ln1244_1_fu_2008_p2[32'd8];

assign tmp_16_fu_1919_p3 = add_ln1236_1_reg_4110[32'd8];

assign tmp_17_fu_1943_p3 = add_ln1240_3_reg_4120[32'd8];

assign tmp_18_fu_2060_p3 = add_ln1244_3_fu_2049_p2[32'd8];

assign tmp_1_fu_3000_p4 = {{rSerie_V[27:21]}};

assign tmp_22_fu_2942_p3 = rSerie_V[32'd3];

assign tmp_23_fu_2964_p3 = gSerie_V[32'd3];

assign tmp_24_fu_2986_p3 = bSerie_V[32'd3];

assign tmp_25_fu_3054_p3 = rSerie_V[32'd4];

assign tmp_26_fu_3062_p3 = rSerie_V[32'd1];

assign tmp_27_fu_3102_p3 = gSerie_V[32'd4];

assign tmp_28_fu_3110_p3 = gSerie_V[32'd1];

assign tmp_29_fu_3150_p3 = bSerie_V[32'd4];

assign tmp_2_fu_3018_p4 = {{gSerie_V[27:21]}};

assign tmp_30_fu_3158_p3 = bSerie_V[32'd1];

assign tmp_31_fu_3365_p3 = mul_ln1311_reg_4454[32'd27];

assign tmp_32_fu_3400_p3 = mul_ln1311_1_reg_4465[32'd27];

assign tmp_3_fu_3036_p4 = {{bSerie_V[27:21]}};

assign tmp_4_fu_3070_p4 = {{rSerie_V[27:2]}};

assign tmp_5_fu_3118_p4 = {{gSerie_V[27:2]}};

assign tmp_6_fu_3166_p4 = {{bSerie_V[27:2]}};

assign tmp_7_fu_3198_p4 = {{rSerie_V[27:22]}};

assign tmp_8_fu_3218_p4 = {{gSerie_V[27:22]}};

assign tmp_9_fu_3238_p4 = {{bSerie_V[27:22]}};

assign tpgBarSelYuv_u_address0 = zext_ln1215_1_fu_2758_p1;

assign tpgBarSelYuv_u_address1 = zext_ln1215_fu_2747_p1;

assign tpgBarSelYuv_v_address0 = zext_ln1215_1_fu_2758_p1;

assign tpgBarSelYuv_v_address1 = zext_ln1215_fu_2747_p1;

assign tpgBarSelYuv_y_address0 = zext_ln1215_1_fu_2758_p1;

assign tpgBarSelYuv_y_address1 = zext_ln1215_fu_2747_p1;

assign tpgSinTableArray_9bit_address0 = zext_ln1244_1_fu_1963_p1;

assign tpgSinTableArray_9bit_address1 = zext_ln1244_fu_1897_p1;

assign tpgSinTableArray_9bit_address2 = zext_ln1240_1_fu_1588_p1;

assign tpgSinTableArray_9bit_address3 = zext_ln1236_1_fu_1577_p1;

assign tpgSinTableArray_9bit_address4 = zext_ln1240_fu_1566_p1;

assign tpgSinTableArray_9bit_address5 = zext_ln1236_fu_1555_p1;

assign tpgSinTableArray_address0 = zext_ln1310_1_fu_2314_p1;

assign tpgSinTableArray_address1 = zext_ln1310_fu_2310_p1;

assign trunc_ln1236_1_fu_1910_p1 = tpgSinTableArray_9bit_load_3_reg_4105[7:0];

assign trunc_ln1236_fu_1844_p1 = tpgSinTableArray_9bit_load_reg_4085[7:0];

assign trunc_ln1240_1_fu_1934_p1 = tpgSinTableArray_9bit_load_4_reg_4115[7:0];

assign trunc_ln1240_fu_1868_p1 = tpgSinTableArray_9bit_load_1_reg_4095[7:0];

assign trunc_ln1244_1_fu_2046_p1 = tpgSinTableArray_9bit_load_5_reg_4200[7:0];

assign trunc_ln1244_fu_2005_p1 = tpgSinTableArray_9bit_load_2_reg_4194[7:0];

assign trunc_ln1311_2_fu_3377_p4 = {{mul_ln1311_reg_4454[26:19]}};

assign trunc_ln1311_3_fu_2724_p1 = grp_fu_3794_p2[26:0];

assign trunc_ln1311_5_fu_3412_p4 = {{mul_ln1311_1_reg_4465[26:19]}};

assign trunc_ln1311_fu_2705_p1 = grp_fu_3787_p2[26:0];

assign trunc_ln144_fu_2500_p1 = srcYUV_dout[7:0];

assign trunc_ln1544_1_fu_2960_p1 = gSerie_V[0:0];

assign trunc_ln1544_2_fu_2982_p1 = bSerie_V[0:0];

assign trunc_ln1544_fu_2938_p1 = rSerie_V[0:0];

assign trunc_ln320_fu_2601_p1 = select_ln1584_fu_2594_p3[7:0];

assign trunc_ln520_1_fu_1551_p0 = ap_sig_allocacmp_x_4;

assign trunc_ln520_1_fu_1551_p1 = trunc_ln520_1_fu_1551_p0[10:0];

assign trunc_ln520_2_fu_3286_p1 = hdata_loc_1_out_i[7:0];

assign trunc_ln520_3_fu_2332_p1 = x_4_reg_4018_pp0_iter10_reg[7:0];

assign trunc_ln520_4_fu_2769_p1 = rampVal_loc_1_out_i[7:0];

assign trunc_ln520_5_fu_2353_p1 = hBarSel_0_4_loc_1_out_i[2:0];

assign trunc_ln520_6_fu_2395_p1 = hBarSel_1_4_loc_1_out_i[2:0];

assign trunc_ln520_fu_3447_p1 = rampVal_3_loc_1_out_i[7:0];

assign x_5_fu_1653_p0 = ap_sig_allocacmp_x_4;

assign x_5_fu_1653_p2 = ($signed(x_5_fu_1653_p0) + $signed(16'd2));

assign xk_fu_1571_p2 = (trunc_ln520_1_fu_1551_p1 | 11'd1);

assign xor_ln1236_1_fu_1913_p2 = (trunc_ln1236_1_fu_1910_p1 ^ 8'd128);

assign xor_ln1236_fu_1847_p2 = (trunc_ln1236_fu_1844_p1 ^ 8'd128);

assign xor_ln1240_1_fu_1937_p2 = (trunc_ln1240_1_fu_1934_p1 ^ 8'd128);

assign xor_ln1240_fu_1871_p2 = (trunc_ln1240_fu_1868_p1 ^ 8'd128);

assign xor_ln1244_1_fu_2054_p2 = (trunc_ln1244_1_fu_2046_p1 ^ 8'd128);

assign xor_ln1244_fu_2013_p2 = (trunc_ln1244_fu_2005_p1 ^ 8'd128);

assign xor_ln1543_1_fu_2972_p2 = (trunc_ln1544_1_fu_2960_p1 ^ tmp_23_fu_2964_p3);

assign xor_ln1543_2_fu_2994_p2 = (trunc_ln1544_2_fu_2982_p1 ^ tmp_24_fu_2986_p3);

assign xor_ln1543_3_fu_3080_p2 = (tmp_26_fu_3062_p3 ^ tmp_25_fu_3054_p3);

assign xor_ln1543_4_fu_3128_p2 = (tmp_28_fu_3110_p3 ^ tmp_27_fu_3102_p3);

assign xor_ln1543_5_fu_3176_p2 = (tmp_30_fu_3158_p3 ^ tmp_29_fu_3150_p3);

assign xor_ln1543_fu_2950_p2 = (trunc_ln1544_fu_2938_p1 ^ tmp_22_fu_2942_p3);

assign xor_ln691_1_fu_2478_p2 = (icmp_ln691_3_fu_2473_p2 ^ 1'd1);

assign xor_ln691_fu_2441_p2 = (icmp_ln691_1_fu_2437_p2 ^ 1'd1);

assign zext_ln1032_cast_fu_1478_p1 = zext_ln1032;

assign zext_ln1056_fu_2779_p1 = add_ln1056_fu_2773_p2;

assign zext_ln1212_1_fu_2405_p1 = add_ln1212_1_fu_2399_p2;

assign zext_ln1212_fu_2363_p1 = add_ln1212_fu_2357_p2;

assign zext_ln1215_1_fu_2758_p1 = hBarSel_1_4_loc_1_out_i;

assign zext_ln1215_fu_2747_p1 = hBarSel_0_4_loc_1_out_i;

assign zext_ln1236_1_fu_1577_p1 = xk_fu_1571_p2;

assign zext_ln1236_fu_1555_p1 = trunc_ln520_1_fu_1551_p1;

assign zext_ln1240_1_fu_1588_p1 = add_ln1240_2_fu_1582_p2;

assign zext_ln1240_fu_1566_p1 = add_ln1240_fu_1560_p2;

assign zext_ln1244_1_fu_1963_p1 = add_ln1244_2_fu_1958_p2;

assign zext_ln1244_fu_1897_p1 = add_ln1244_fu_1892_p2;

assign zext_ln1257_12_fu_2187_p1 = mul_ln1257_5_reg_4267;

assign zext_ln1257_14_fu_2190_p1 = grp_fu_3742_p3;

assign zext_ln1257_15_fu_2193_p1 = mul_ln1257_5_reg_4267;

assign zext_ln1257_1_fu_1906_p1 = g_fu_1884_p3;

assign zext_ln1257_4_fu_2111_p1 = mul_ln1257_2_reg_4245;

assign zext_ln1257_6_fu_2114_p1 = grp_fu_3725_p3;

assign zext_ln1257_7_fu_2117_p1 = mul_ln1257_2_reg_4245;

assign zext_ln1257_8_fu_1968_p1 = r_1_fu_1926_p3;

assign zext_ln1257_9_fu_1972_p1 = g_1_fu_1950_p3;

assign zext_ln1257_fu_1902_p1 = r_fu_1860_p3;

assign zext_ln1258_1_fu_2142_p0 = grp_fu_3734_p3;

assign zext_ln1258_1_fu_2142_p1 = $unsigned(zext_ln1258_1_fu_2142_p0);

assign zext_ln1258_2_fu_2214_p1 = shl_ln1258_1_fu_2207_p3;

assign zext_ln1258_3_fu_2218_p0 = grp_fu_3751_p3;

assign zext_ln1258_3_fu_2218_p1 = $unsigned(zext_ln1258_3_fu_2218_p0);

assign zext_ln1258_fu_2138_p1 = shl_ln2_fu_2131_p3;

assign zext_ln1259_1_fu_2632_p0 = grp_fu_3767_p3;

assign zext_ln1259_1_fu_2632_p1 = $unsigned(zext_ln1259_1_fu_2632_p0);

assign zext_ln1259_3_fu_2666_p0 = grp_fu_3777_p3;

assign zext_ln1259_3_fu_2666_p1 = $unsigned(zext_ln1259_3_fu_2666_p0);

assign zext_ln1302_fu_1535_p0 = ap_sig_allocacmp_x_4;

assign zext_ln1302_fu_1535_p1 = $unsigned(zext_ln1302_fu_1535_p0);

assign zext_ln1310_1_fu_2314_p1 = lshr_ln1310_1_reg_4354;

assign zext_ln1310_fu_2310_p1 = lshr_ln_reg_4349;

assign zext_ln1540_1_fu_1794_p1 = lhs_1_out_i;

assign zext_ln1540_fu_1740_p1 = lhs_out_i;

assign zext_ln507_1_fu_3308_p1 = add_ln1500_fu_3302_p2;

assign zext_ln507_fu_3469_p1 = add_ln1039_fu_3463_p2;

always @ (posedge ap_clk) begin
    zext_ln1032_cast_reg_4013[15:8] <= 8'b00000000;
    zext_ln1257_reg_4153[14:8] <= 7'b0000000;
    zext_ln1257_1_reg_4159[15:8] <= 8'b00000000;
    zext_ln1257_8_reg_4176[14:8] <= 7'b0000000;
    zext_ln1257_9_reg_4182[15:8] <= 8'b00000000;
end

endmodule //design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2
