#define QUADSPI_CR_FTHRES_Pos (8U)#define QUADSPI_CR_FSEL QUADSPI_CR_FSEL_Msk#define QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos)#define QUADSPI_CR_FSEL_Pos (7U)#define QUADSPI_CR_DFM QUADSPI_CR_DFM_Msk#define QUADSPI_CR_DFM_Msk (0x1UL << QUADSPI_CR_DFM_Pos)#define QUADSPI_CR_DFM_Pos (6U)#define QUADSPI_CR_SSHIFT QUADSPI_CR_SSHIFT_Msk#define QUADSPI_CR_SSHIFT_Msk (0x1UL << QUADSPI_CR_SSHIFT_Pos)#define QUADSPI_CR_SSHIFT_Pos (4U)#define QUADSPI_CR_TCEN QUADSPI_CR_TCEN_Msk#define QUADSPI_CR_TCEN_Msk (0x1UL << QUADSPI_CR_TCEN_Pos)#define QUADSPI_CR_TCEN_Pos (3U)#define QUADSPI_CR_DMAEN QUADSPI_CR_DMAEN_Msk#define QUADSPI_CR_DMAEN_Msk (0x1UL << QUADSPI_CR_DMAEN_Pos)#define QUADSPI_CR_DMAEN_Pos (2U)#define QUADSPI_CR_ABORT QUADSPI_CR_ABORT_Msk#define QUADSPI_CR_ABORT_Msk (0x1UL << QUADSPI_CR_ABORT_Pos)#define QUADSPI_CR_ABORT_Pos (1U)#define QUADSPI_CR_EN QUADSPI_CR_EN_Msk#define QUADSPI_CR_EN_Msk (0x1UL << QUADSPI_CR_EN_Pos)#define QUADSPI_CR_EN_Pos (0U)#define PWR_CSR2_EWUP6 PWR_CSR2_EWUP6_Msk#define PWR_CSR2_EWUP6_Msk (0x1UL << PWR_CSR2_EWUP6_Pos)#define PWR_CSR2_EWUP6_Pos (13U)#define PWR_CSR2_EWUP5 PWR_CSR2_EWUP5_Msk#define PWR_CSR2_EWUP5_Msk (0x1UL << PWR_CSR2_EWUP5_Pos)#define PWR_CSR2_EWUP5_Pos (12U)#define PWR_CSR2_EWUP4 PWR_CSR2_EWUP4_Msk#define PWR_CSR2_EWUP4_Msk (0x1UL << PWR_CSR2_EWUP4_Pos)#define PWR_CSR2_EWUP4_Pos (11U)#define PWR_CSR2_EWUP3 PWR_CSR2_EWUP3_Msk#define PWR_CSR2_EWUP3_Msk (0x1UL << PWR_CSR2_EWUP3_Pos)#define PWR_CSR2_EWUP3_Pos (10U)#define PWR_CSR2_EWUP2 PWR_CSR2_EWUP2_Msk#define PWR_CSR2_EWUP2_Msk (0x1UL << PWR_CSR2_EWUP2_Pos)#define PWR_CSR2_EWUP2_Pos (9U)#define PWR_CSR2_EWUP1 PWR_CSR2_EWUP1_Msk#define PWR_CSR2_EWUP1_Msk (0x1UL << PWR_CSR2_EWUP1_Pos)#define PWR_CSR2_EWUP1_Pos (8U)#define PWR_CSR2_WUPF6 PWR_CSR2_WUPF6_Msk#define PWR_CSR2_WUPF6_Msk (0x1UL << PWR_CSR2_WUPF6_Pos)#define PWR_CSR2_WUPF6_Pos (5U)#define PWR_CSR2_WUPF5 PWR_CSR2_WUPF5_Msk#define PWR_CSR2_WUPF5_Msk (0x1UL << PWR_CSR2_WUPF5_Pos)#define PWR_CSR2_WUPF5_Pos (4U)#define PWR_CSR2_WUPF4 PWR_CSR2_WUPF4_Msk#define PWR_CSR2_WUPF4_Msk (0x1UL << PWR_CSR2_WUPF4_Pos)#define PWR_CSR2_WUPF4_Pos (3U)#define PWR_CSR2_WUPF3 PWR_CSR2_WUPF3_Msk#define PWR_CSR2_WUPF3_Msk (0x1UL << PWR_CSR2_WUPF3_Pos)#define PWR_CSR2_WUPF3_Pos (2U)#define PWR_CSR2_WUPF2 PWR_CSR2_WUPF2_Msk#define PWR_CSR2_WUPF2_Msk (0x1UL << PWR_CSR2_WUPF2_Pos)#define PWR_CSR2_WUPF2_Pos (1U)#define PWR_CSR2_WUPF1 PWR_CSR2_WUPF1_Msk#define PWR_CSR2_WUPF1_Msk (0x1UL << PWR_CSR2_WUPF1_Pos)#define PWR_CSR2_WUPF1_Pos (0U)#define PWR_CR2_WUPP6 PWR_CR2_WUPP6_Msk#define PWR_CR2_WUPP6_Msk (0x1UL << PWR_CR2_WUPP6_Pos)#define PWR_CR2_WUPP6_Pos (13U)#define PWR_CR2_WUPP5 PWR_CR2_WUPP5_Msk#define PWR_CR2_WUPP5_Msk (0x1UL << PWR_CR2_WUPP5_Pos)#define PWR_CR2_WUPP5_Pos (12U)#define PWR_CR2_WUPP4 PWR_CR2_WUPP4_Msk#define PWR_CR2_WUPP4_Msk (0x1UL << PWR_CR2_WUPP4_Pos)#define PWR_CR2_WUPP4_Pos (11U)#define PWR_CR2_WUPP3 PWR_CR2_WUPP3_Msk#define PWR_CR2_WUPP3_Msk (0x1UL << PWR_CR2_WUPP3_Pos)#define PWR_CR2_WUPP3_Pos (10U)#define PWR_CR2_WUPP2 PWR_CR2_WUPP2_Msk#define PWR_CR2_WUPP2_Msk (0x1UL << PWR_CR2_WUPP2_Pos)#define PWR_CR2_WUPP2_Pos (9U)#define PWR_CR2_WUPP1 PWR_CR2_WUPP1_Msk#define PWR_CR2_WUPP1_Msk (0x1UL << PWR_CR2_WUPP1_Pos)#define PWR_CR2_WUPP1_Pos (8U)#define PWR_CR2_CWUPF6 PWR_CR2_CWUPF6_Msk#define PWR_CR2_CWUPF6_Msk (0x1UL << PWR_CR2_CWUPF6_Pos)#define PWR_CR2_CWUPF6_Pos (5U)#define PWR_CR2_CWUPF5 PWR_CR2_CWUPF5_Msk#define PWR_CR2_CWUPF5_Msk (0x1UL << PWR_CR2_CWUPF5_Pos)#define PWR_CR2_CWUPF5_Pos (4U)#define PWR_CR2_CWUPF4 PWR_CR2_CWUPF4_Msk#define PWR_CR2_CWUPF4_Msk (0x1UL << PWR_CR2_CWUPF4_Pos)#define PWR_CR2_CWUPF4_Pos (3U)#define PWR_CR2_CWUPF3 PWR_CR2_CWUPF3_Msk#define PWR_CR2_CWUPF3_Msk (0x1UL << PWR_CR2_CWUPF3_Pos)#define PWR_CR2_CWUPF3_Pos (2U)#define PWR_CR2_CWUPF2 PWR_CR2_CWUPF2_Msk#define PWR_CR2_CWUPF2_Msk (0x1UL << PWR_CR2_CWUPF2_Pos)#define PWR_CR2_CWUPF2_Pos (1U)#define PWR_CR2_CWUPF1 PWR_CR2_CWUPF1_Msk#define PWR_CR2_CWUPF1_Msk (0x1UL << PWR_CR2_CWUPF1_Pos)#define PWR_CR2_CWUPF1_Pos (0U)#define PWR_CSR1_UDRDY PWR_CSR1_UDRDY_Msk#define PWR_CSR1_UDRDY_Msk (0x3UL << PWR_CSR1_UDRDY_Pos)#define PWR_CSR1_UDRDY_Pos (18U)#define PWR_CSR1_ODSWRDY PWR_CSR1_ODSWRDY_Msk#define PWR_CSR1_ODSWRDY_Msk (0x1UL << PWR_CSR1_ODSWRDY_Pos)#define PWR_CSR1_ODSWRDY_Pos (17U)#define PWR_CSR1_ODRDY PWR_CSR1_ODRDY_Msk#define PWR_CSR1_ODRDY_Msk (0x1UL << PWR_CSR1_ODRDY_Pos)#define PWR_CSR1_ODRDY_Pos (16U)#define PWR_CSR1_VOSRDY PWR_CSR1_VOSRDY_Msk#define PWR_CSR1_VOSRDY_Msk (0x1UL << PWR_CSR1_VOSRDY_Pos)#define PWR_CSR1_VOSRDY_Pos (14U)#define PWR_CSR1_BRE PWR_CSR1_BRE_Msk#define PWR_CSR1_BRE_Msk (0x1UL << PWR_CSR1_BRE_Pos)#define PWR_CSR1_BRE_Pos (9U)#define PWR_CSR1_EIWUP PWR_CSR1_EIWUP_Msk#define PWR_CSR1_EIWUP_Msk (0x1UL << PWR_CSR1_EIWUP_Pos)#define PWR_CSR1_EIWUP_Pos (8U)#define PWR_CSR1_BRR PWR_CSR1_BRR_Msk#define PWR_CSR1_BRR_Msk (0x1UL << PWR_CSR1_BRR_Pos)#define PWR_CSR1_BRR_Pos (3U)#define PWR_CSR1_PVDO PWR_CSR1_PVDO_Msk#define PWR_CSR1_PVDO_Msk (0x1UL << PWR_CSR1_PVDO_Pos)#define PWR_CSR1_PVDO_Pos (2U)#define PWR_CSR1_SBF PWR_CSR1_SBF_Msk#define PWR_CSR1_SBF_Msk (0x1UL << PWR_CSR1_SBF_Pos)#define PWR_CSR1_SBF_Pos (1U)#define PWR_CSR1_WUIF PWR_CSR1_WUIF_Msk#define PWR_CSR1_WUIF_Msk (0x1UL << PWR_CSR1_WUIF_Pos)#define PWR_CSR1_WUIF_Pos (0U)#define PWR_CR1_UDEN_1 (0x2UL << PWR_CR1_UDEN_Pos)#define PWR_CR1_UDEN_0 (0x1UL << PWR_CR1_UDEN_Pos)#define PWR_CR1_UDEN PWR_CR1_UDEN_Msk#define PWR_CR1_UDEN_Msk (0x3UL << PWR_CR1_UDEN_Pos)#define PWR_CR1_UDEN_Pos (18U)#define PWR_CR1_ODSWEN PWR_CR1_ODSWEN_Msk#define PWR_CR1_ODSWEN_Msk (0x1UL << PWR_CR1_ODSWEN_Pos)#define PWR_CR1_ODSWEN_Pos (17U)#define PWR_CR1_ODEN PWR_CR1_ODEN_Msk#define PWR_CR1_ODEN_Msk (0x1UL << PWR_CR1_ODEN_Pos)#define PWR_CR1_ODEN_Pos (16U)#define PWR_CR1_VOS_1 (0x2UL << PWR_CR1_VOS_Pos)#define PWR_CR1_VOS_0 (0x1UL << PWR_CR1_VOS_Pos)#define PWR_CR1_VOS PWR_CR1_VOS_Msk#define PWR_CR1_VOS_Msk (0x3UL << PWR_CR1_VOS_Pos)#define PWR_CR1_VOS_Pos (14U)#define PWR_CR1_ADCDC1 PWR_CR1_ADCDC1_Msk#define PWR_CR1_ADCDC1_Msk (0x1UL << PWR_CR1_ADCDC1_Pos)#define PWR_CR1_ADCDC1_Pos (13U)#define PWR_CR1_MRUDS PWR_CR1_MRUDS_Msk#define PWR_CR1_MRUDS_Msk (0x1UL << PWR_CR1_MRUDS_Pos)#define PWR_CR1_MRUDS_Pos (11U)#define PWR_CR1_LPUDS PWR_CR1_LPUDS_Msk#define PWR_CR1_LPUDS_Msk (0x1UL << PWR_CR1_LPUDS_Pos)#define PWR_CR1_LPUDS_Pos (10U)#define PWR_CR1_FPDS PWR_CR1_FPDS_Msk#define PWR_CR1_FPDS_Msk (0x1UL << PWR_CR1_FPDS_Pos)#define PWR_CR1_FPDS_Pos (9U)#define PWR_CR1_DBP PWR_CR1_DBP_Msk#define PWR_CR1_DBP_Msk (0x1UL << PWR_CR1_DBP_Pos)#define PWR_CR1_DBP_Pos (8U)#define PWR_CR1_PLS_LEV7 PWR_CR1_PLS_LEV7_Msk#define PWR_CR1_PLS_LEV7_Msk (0x7UL << PWR_CR1_PLS_LEV7_Pos)#define PWR_CR1_PLS_LEV7_Pos (5U)#define PWR_CR1_PLS_LEV6 PWR_CR1_PLS_LEV6_Msk#define PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos)#define PWR_CR1_PLS_LEV6_Pos (6U)#define PWR_CR1_PLS_LEV5 PWR_CR1_PLS_LEV5_Msk#define PWR_CR1_PLS_LEV5_Msk (0x5UL << PWR_CR1_PLS_LEV5_Pos)#define PWR_CR1_PLS_LEV5_Pos (5U)#define PWR_CR1_PLS_LEV4 PWR_CR1_PLS_LEV4_Msk#define PWR_CR1_PLS_LEV4_Msk (0x1UL << PWR_CR1_PLS_LEV4_Pos)#define PWR_CR1_PLS_LEV4_Pos (7U)#define PWR_CR1_PLS_LEV3 PWR_CR1_PLS_LEV3_Msk#define PWR_CR1_PLS_LEV3_Msk (0x3UL << PWR_CR1_PLS_LEV3_Pos)#define PWR_CR1_PLS_LEV3_Pos (5U)#define PWR_CR1_PLS_LEV2 PWR_CR1_PLS_LEV2_Msk#define PWR_CR1_PLS_LEV2_Msk (0x1UL << PWR_CR1_PLS_LEV2_Pos)#define PWR_CR1_PLS_LEV2_Pos (6U)#define PWR_CR1_PLS_LEV1 PWR_CR1_PLS_LEV1_Msk#define PWR_CR1_PLS_LEV1_Msk (0x1UL << PWR_CR1_PLS_LEV1_Pos)#define PWR_CR1_PLS_LEV1_Pos (5U)#define PWR_CR1_PLS_LEV0 0x00000000U#define PWR_CR1_PLS_2 (0x4UL << PWR_CR1_PLS_Pos)#define PWR_CR1_PLS_1 (0x2UL << PWR_CR1_PLS_Pos)#define PWR_CR1_PLS_0 (0x1UL << PWR_CR1_PLS_Pos)#define PWR_CR1_PLS PWR_CR1_PLS_Msk#define PWR_CR1_PLS_Msk (0x7UL << PWR_CR1_PLS_Pos)#define PWR_CR1_PLS_Pos (5U)#define PWR_CR1_PVDE PWR_CR1_PVDE_Msk#define PWR_CR1_PVDE_Msk (0x1UL << PWR_CR1_PVDE_Pos)#define PWR_CR1_PVDE_Pos (4U)#define PWR_CR1_CSBF PWR_CR1_CSBF_Msk#define PWR_CR1_CSBF_Msk (0x1UL << PWR_CR1_CSBF_Pos)#define PWR_CR1_CSBF_Pos (3U)#define PWR_CR1_PDDS PWR_CR1_PDDS_Msk#define PWR_CR1_PDDS_Msk (0x1UL << PWR_CR1_PDDS_Pos)#define PWR_CR1_PDDS_Pos (1U)#define PWR_CR1_LPDS PWR_CR1_LPDS_Msk#define PWR_CR1_LPDS_Msk (0x1UL << PWR_CR1_LPDS_Pos)#define PWR_CR1_LPDS_Pos (0U)#define LTDC_LxCLUTWR_CLUTADD LTDC_LxCLUTWR_CLUTADD_Msk#define LTDC_LxCLUTWR_CLUTADD_Msk (0xFFUL << LTDC_LxCLUTWR_CLUTADD_Pos)#define LTDC_LxCLUTWR_CLUTADD_Pos (24U)#define LTDC_LxCLUTWR_RED LTDC_LxCLUTWR_RED_Msk#define LTDC_LxCLUTWR_RED_Msk (0xFFUL << LTDC_LxCLUTWR_RED_Pos)#define LTDC_LxCLUTWR_RED_Pos (16U)#define LTDC_LxCLUTWR_GREEN LTDC_LxCLUTWR_GREEN_Msk#define LTDC_LxCLUTWR_GREEN_Msk (0xFFUL << LTDC_LxCLUTWR_GREEN_Pos)#define LTDC_LxCLUTWR_GREEN_Pos (8U)#define LTDC_LxCLUTWR_BLUE LTDC_LxCLUTWR_BLUE_Msk#define LTDC_LxCLUTWR_BLUE_Msk (0xFFUL << LTDC_LxCLUTWR_BLUE_Pos)#define LTDC_LxCLUTWR_BLUE_Pos (0U)#define LTDC_LxCFBLNR_CFBLNBR LTDC_LxCFBLNR_CFBLNBR_Msk#define LTDC_LxCFBLNR_CFBLNBR_Msk (0x7FFUL << LTDC_LxCFBLNR_CFBLNBR_Pos)#define LTDC_LxCFBLNR_CFBLNBR_Pos (0U)#define LTDC_LxCFBLR_CFBP LTDC_LxCFBLR_CFBP_Msk#define LTDC_LxCFBLR_CFBP_Msk (0x1FFFUL << LTDC_LxCFBLR_CFBP_Pos)#define LTDC_LxCFBLR_CFBP_Pos (16U)#define LTDC_LxCFBLR_CFBLL LTDC_LxCFBLR_CFBLL_Msk#define LTDC_LxCFBLR_CFBLL_Msk (0x1FFFUL << LTDC_LxCFBLR_CFBLL_Pos)#define LTDC_LxCFBLR_CFBLL_Pos (0U)#define LTDC_LxCFBAR_CFBADD LTDC_LxCFBAR_CFBADD_Msk#define LTDC_LxCFBAR_CFBADD_Msk (0xFFFFFFFFUL << LTDC_LxCFBAR_CFBADD_Pos)#define LTDC_LxCFBAR_CFBADD_Pos (0U)#define LTDC_LxBFCR_BF1 LTDC_LxBFCR_BF1_Msk#define LTDC_LxBFCR_BF1_Msk (0x7UL << LTDC_LxBFCR_BF1_Pos)#define LTDC_LxBFCR_BF1_Pos (8U)#define LTDC_LxBFCR_BF2 LTDC_LxBFCR_BF2_Msk#define LTDC_LxBFCR_BF2_Msk (0x7UL << LTDC_LxBFCR_BF2_Pos)#define LTDC_LxBFCR_BF2_Pos (0U)#define LTDC_LxDCCR_DCALPHA LTDC_LxDCCR_DCALPHA_Msk#define LTDC_LxDCCR_DCALPHA_Msk (0xFFUL << LTDC_LxDCCR_DCALPHA_Pos)#define LTDC_LxDCCR_DCALPHA_Pos (24U)#define LTDC_LxDCCR_DCRED LTDC_LxDCCR_DCRED_Msk#define LTDC_LxDCCR_DCRED_Msk (0xFFUL << LTDC_LxDCCR_DCRED_Pos)#define LTDC_LxDCCR_DCRED_Pos (16U)#define LTDC_LxDCCR_DCGREEN LTDC_LxDCCR_DCGREEN_Msk#define LTDC_LxDCCR_DCGREEN_Msk (0xFFUL << LTDC_LxDCCR_DCGREEN_Pos)#define LTDC_LxDCCR_DCGREEN_Pos (8U)#define LTDC_LxDCCR_DCBLUE LTDC_LxDCCR_DCBLUE_Msk#define LTDC_LxDCCR_DCBLUE_Msk (0xFFUL << LTDC_LxDCCR_DCBLUE_Pos)#define LTDC_LxDCCR_DCBLUE_Pos (0U)#define LTDC_LxCACR_CONSTA LTDC_LxCACR_CONSTA_Msk#define LTDC_LxCACR_CONSTA_Msk (0xFFUL << LTDC_LxCACR_CONSTA_Pos)#define LTDC_LxCACR_CONSTA_Pos (0U)#define LTDC_LxPFCR_PF LTDC_LxPFCR_PF_Msk#define LTDC_LxPFCR_PF_Msk (0x7UL << LTDC_LxPFCR_PF_Pos)#define LTDC_LxPFCR_PF_Pos (0U)#define LTDC_LxCKCR_CKRED LTDC_LxCKCR_CKRED_Msk#define LTDC_LxCKCR_CKRED_Msk (0xFFUL << LTDC_LxCKCR_CKRED_Pos)#define LTDC_LxCKCR_CKRED_Pos (16U)#define LTDC_LxCKCR_CKGREEN LTDC_LxCKCR_CKGREEN_Msk#define LTDC_LxCKCR_CKGREEN_Msk (0xFFUL << LTDC_LxCKCR_CKGREEN_Pos)#define LTDC_LxCKCR_CKGREEN_Pos (8U)#define LTDC_LxCKCR_CKBLUE LTDC_LxCKCR_CKBLUE_Msk#define LTDC_LxCKCR_CKBLUE_Msk (0xFFUL << LTDC_LxCKCR_CKBLUE_Pos)#define LTDC_LxCKCR_CKBLUE_Pos (0U)#define LTDC_LxWVPCR_WVSPPOS LTDC_LxWVPCR_WVSPPOS_Msk#define LTDC_LxWVPCR_WVSPPOS_Msk (0xFFFFUL << LTDC_LxWVPCR_WVSPPOS_Pos)#define LTDC_LxWVPCR_WVSPPOS_Pos (16U)#define LTDC_LxWVPCR_WVSTPOS LTDC_LxWVPCR_WVSTPOS_Msk#define LTDC_LxWVPCR_WVSTPOS_Msk (0xFFFUL << LTDC_LxWVPCR_WVSTPOS_Pos)#define LTDC_LxWVPCR_WVSTPOS_Pos (0U)#define LTDC_LxWHPCR_WHSPPOS LTDC_LxWHPCR_WHSPPOS_Msk#define LTDC_LxWHPCR_WHSPPOS_Msk (0xFFFFUL << LTDC_LxWHPCR_WHSPPOS_Pos)#define LTDC_LxWHPCR_WHSPPOS_Pos (16U)#define LTDC_LxWHPCR_WHSTPOS LTDC_LxWHPCR_WHSTPOS_Msk#define LTDC_LxWHPCR_WHSTPOS_Msk (0xFFFUL << LTDC_LxWHPCR_WHSTPOS_Pos)#define LTDC_LxWHPCR_WHSTPOS_Pos (0U)#define LTDC_LxCR_CLUTEN LTDC_LxCR_CLUTEN_Msk#define LTDC_LxCR_CLUTEN_Msk (0x1UL << LTDC_LxCR_CLUTEN_Pos)#define LTDC_LxCR_CLUTEN_Pos (4U)#define LTDC_LxCR_COLKEN LTDC_LxCR_COLKEN_Msk#define LTDC_LxCR_COLKEN_Msk (0x1UL << LTDC_LxCR_COLKEN_Pos)#define LTDC_LxCR_COLKEN_Pos (1U)#define LTDC_CDSR_HSYNCS LTDC_CDSR_HSYNCS_Msk#define LTDC_CDSR_HSYNCS_Msk (0x1UL << LTDC_CDSR_HSYNCS_Pos)#define LTDC_CDSR_HSYNCS_Pos (3U)#define LTDC_CDSR_VSYNCS LTDC_CDSR_VSYNCS_Msk#define LTDC_CDSR_VSYNCS_Msk (0x1UL << LTDC_CDSR_VSYNCS_Pos)#define LTDC_CDSR_VSYNCS_Pos (2U)#define LTDC_CDSR_HDES LTDC_CDSR_HDES_Msk#define LTDC_CDSR_HDES_Msk (0x1UL << LTDC_CDSR_HDES_Pos)#define LTDC_CDSR_HDES_Pos (1U)#define LTDC_CDSR_VDES LTDC_CDSR_VDES_Msk#define LTDC_CDSR_VDES_Msk (0x1UL << LTDC_CDSR_VDES_Pos)#define LTDC_CDSR_VDES_Pos (0U)#define LTDC_CPSR_CXPOS LTDC_CPSR_CXPOS_Msk#define LTDC_CPSR_CXPOS_Msk (0xFFFFUL << LTDC_CPSR_CXPOS_Pos)#define LTDC_CPSR_CXPOS_Pos (16U)#define LTDC_CPSR_CYPOS LTDC_CPSR_CYPOS_Msk#define LTDC_CPSR_CYPOS_Msk (0xFFFFUL << LTDC_CPSR_CYPOS_Pos)#define LTDC_CPSR_CYPOS_Pos (0U)#define LTDC_LIPCR_LIPOS LTDC_LIPCR_LIPOS_Msk#define LTDC_LIPCR_LIPOS_Msk (0x7FFUL << LTDC_LIPCR_LIPOS_Pos)#define LTDC_LIPCR_LIPOS_Pos (0U)#define LTDC_ICR_CRRIF LTDC_ICR_CRRIF_Msk#define LTDC_ICR_CRRIF_Msk (0x1UL << LTDC_ICR_CRRIF_Pos)#define LTDC_ICR_CRRIF_Pos (3U)#define LTDC_ICR_CTERRIF LTDC_ICR_CTERRIF_Msk#define LTDC_ICR_CTERRIF_Msk (0x1UL << LTDC_ICR_CTERRIF_Pos)#define LTDC_ICR_CTERRIF_Pos (2U)#define LTDC_ICR_CFUIF LTDC_ICR_CFUIF_Msk#define LTDC_ICR_CFUIF_Msk (0x1UL << LTDC_ICR_CFUIF_Pos)#define LTDC_ICR_CFUIF_Pos (1U)#define LTDC_ICR_CLIF LTDC_ICR_CLIF_Msk#define LTDC_ICR_CLIF_Msk (0x1UL << LTDC_ICR_CLIF_Pos)#define LTDC_ICR_CLIF_Pos (0U)#define LTDC_ISR_RRIF LTDC_ISR_RRIF_Msk#define LTDC_ISR_RRIF_Msk (0x1UL << LTDC_ISR_RRIF_Pos)#define LTDC_ISR_RRIF_Pos (3U)#define LTDC_ISR_TERRIF LTDC_ISR_TERRIF_Msk#define LTDC_ISR_TERRIF_Msk (0x1UL << LTDC_ISR_TERRIF_Pos)#define LTDC_ISR_TERRIF_Pos (2U)#define LTDC_ISR_FUIF LTDC_ISR_FUIF_Msk#define LTDC_ISR_FUIF_Msk (0x1UL << LTDC_ISR_FUIF_Pos)#define LTDC_ISR_FUIF_Pos (1U)#define LTDC_ISR_LIF LTDC_ISR_LIF_Msk#define LTDC_ISR_LIF_Msk (0x1UL << LTDC_ISR_LIF_Pos)#define LTDC_ISR_LIF_Pos (0U)#define LTDC_IER_RRIE LTDC_IER_RRIE_Msk#define LTDC_IER_RRIE_Msk (0x1UL << LTDC_IER_RRIE_Pos)#define LTDC_IER_RRIE_Pos (3U)#define LTDC_IER_TERRIE LTDC_IER_TERRIE_Msk#define LTDC_IER_TERRIE_Msk (0x1UL << LTDC_IER_TERRIE_Pos)#define LTDC_IER_TERRIE_Pos (2U)#define LTDC_IER_FUIE LTDC_IER_FUIE_Msk#define LTDC_IER_FUIE_Msk (0x1UL << LTDC_IER_FUIE_Pos)#define LTDC_IER_FUIE_Pos (1U)#define LTDC_IER_LIE LTDC_IER_LIE_Msk#define LTDC_IER_LIE_Msk (0x1UL << LTDC_IER_LIE_Pos)#define LTDC_IER_LIE_Pos (0U)#define LTDC_BCCR_BCRED LTDC_BCCR_BCRED_Msk#define LTDC_BCCR_BCRED_Msk (0xFFUL << LTDC_BCCR_BCRED_Pos)#define LTDC_BCCR_BCRED_Pos (16U)#define LTDC_BCCR_BCGREEN LTDC_BCCR_BCGREEN_Msk#define LTDC_BCCR_BCGREEN_Msk (0xFFUL << LTDC_BCCR_BCGREEN_Pos)#define LTDC_BCCR_BCGREEN_Pos (8U)#define LTDC_BCCR_BCBLUE LTDC_BCCR_BCBLUE_Msk#define LTDC_BCCR_BCBLUE_Msk (0xFFUL << LTDC_BCCR_BCBLUE_Pos)#define LTDC_BCCR_BCBLUE_Pos (0U)#define LTDC_SRCR_VBR LTDC_SRCR_VBR_Msk#define LTDC_SRCR_VBR_Msk (0x1UL << LTDC_SRCR_VBR_Pos)#define LTDC_SRCR_VBR_Pos (1U)#define LTDC_GCR_HSPOL LTDC_GCR_HSPOL_Msk#define LTDC_GCR_HSPOL_Msk (0x1UL << LTDC_GCR_HSPOL_Pos)#define LTDC_GCR_HSPOL_Pos (31U)#define LTDC_GCR_VSPOL LTDC_GCR_VSPOL_Msk#define LTDC_GCR_VSPOL_Msk (0x1UL << LTDC_GCR_VSPOL_Pos)#define LTDC_GCR_VSPOL_Pos (30U)#define LTDC_GCR_DEPOL LTDC_GCR_DEPOL_Msk#define LTDC_GCR_DEPOL_Msk (0x1UL << LTDC_GCR_DEPOL_Pos)#define LTDC_GCR_DEPOL_Pos (29U)#define LTDC_GCR_PCPOL LTDC_GCR_PCPOL_Msk#define LTDC_GCR_PCPOL_Msk (0x1UL << LTDC_GCR_PCPOL_Pos)#define LTDC_GCR_PCPOL_Pos (28U)#define LTDC_GCR_DEN LTDC_GCR_DEN_Msk#define LTDC_GCR_DEN_Msk (0x1UL << LTDC_GCR_DEN_Pos)#define LTDC_GCR_DEN_Pos (16U)#define LTDC_GCR_DRW LTDC_GCR_DRW_Msk#define LTDC_GCR_DRW_Msk (0x7UL << LTDC_GCR_DRW_Pos)#define LTDC_GCR_DRW_Pos (12U)#define LTDC_GCR_DGW LTDC_GCR_DGW_Msk#define LTDC_GCR_DGW_Msk (0x7UL << LTDC_GCR_DGW_Pos)#define LTDC_GCR_DGW_Pos (8U)#define LTDC_GCR_DBW LTDC_GCR_DBW_Msk#define LTDC_GCR_DBW_Msk (0x7UL << LTDC_GCR_DBW_Pos)#define LTDC_GCR_DBW_Pos (4U)#define LTDC_GCR_LTDCEN LTDC_GCR_LTDCEN_Msk#define LTDC_GCR_LTDCEN_Msk (0x1UL << LTDC_GCR_LTDCEN_Pos)#define LTDC_GCR_LTDCEN_Pos (0U)if (...) ... #define LTDC_TWCR_TOTALW_Pos (16U)#define LTDC_TWCR_TOTALH LTDC_TWCR_TOTALH_Msk#define LTDC_TWCR_TOTALH_Msk (0x7FFUL << LTDC_TWCR_TOTALH_Pos)#define LTDC_TWCR_TOTALH_Pos (0U)#define LTDC_AWCR_AAW LTDC_AWCR_AAW_Msk#define LTDC_AWCR_AAW_Msk (0xFFFUL << LTDC_AWCR_AAW_Pos)#define LTDC_AWCR_AAW_Pos (16U)#define LTDC_AWCR_AAH LTDC_AWCR_AAH_Msk#define LTDC_AWCR_AAH_Msk (0x7FFUL << LTDC_AWCR_AAH_Pos)#define LTDC_AWCR_AAH_Pos (0U)#define LTDC_BPCR_AHBP LTDC_BPCR_AHBP_Msk#define LTDC_BPCR_AHBP_Msk (0xFFFUL << LTDC_BPCR_AHBP_Pos)#define LTDC_BPCR_AHBP_Pos (16U)#define LTDC_BPCR_AVBP LTDC_BPCR_AVBP_Msk#define LTDC_BPCR_AVBP_Msk (0x7FFUL << LTDC_BPCR_AVBP_Pos)#define LTDC_BPCR_AVBP_Pos (0U)#define LTDC_SSCR_HSW LTDC_SSCR_HSW_Msk#define LTDC_SSCR_HSW_Msk (0xFFFUL << LTDC_SSCR_HSW_Pos)#define LTDC_SSCR_HSW_Pos (16U)#define LTDC_SSCR_VSH LTDC_SSCR_VSH_Msk#define LTDC_SSCR_VSH_Msk (0x7FFUL << LTDC_SSCR_VSH_Pos)#define LTDC_SSCR_VSH_Pos (0U)#define IWDG_WINR_WIN IWDG_WINR_WIN_Msk#define IWDG_WINR_WIN_Msk (0xFFFUL << IWDG_WINR_WIN_Pos)#define IWDG_WINR_WIN_Pos (0U)#define IWDG_SR_WVU IWDG_SR_WVU_Msk#define IWDG_SR_WVU_Msk (0x1UL << IWDG_SR_WVU_Pos)#define IWDG_SR_WVU_Pos (2U)#define IWDG_SR_RVU IWDG_SR_RVU_Msk#define IWDG_SR_RVU_Msk (0x1UL << IWDG_SR_RVU_Pos)#define IWDG_SR_RVU_Pos (1U)#define IWDG_SR_PVU IWDG_SR_PVU_Msk#define IWDG_SR_PVU_Msk (0x1UL << IWDG_SR_PVU_Pos)#define IWDG_SR_PVU_Pos (0U)#define IWDG_RLR_RL IWDG_RLR_RL_Msk#define IWDG_RLR_RL_Msk (0xFFFUL << IWDG_RLR_RL_Pos)#define IWDG_RLR_RL_Pos (0U)#define IWDG_PR_PR_2 (0x4UL << IWDG_PR_PR_Pos)#define IWDG_PR_PR_1 (0x2UL << IWDG_PR_PR_Pos)#define IWDG_PR_PR_0 (0x1UL << IWDG_PR_PR_Pos)#define IWDG_PR_PR IWDG_PR_PR_Msk#define IWDG_PR_PR_Msk (0x7UL << IWDG_PR_PR_Pos)#define IWDG_PR_PR_Pos (0U)#define IWDG_KR_KEY IWDG_KR_KEY_Msk#define IWDG_KR_KEY_Msk (0xFFFFUL << IWDG_KR_KEY_Pos)#define IWDG_KR_KEY_Pos (0U)#define I2C_TXDR_TXDATA I2C_TXDR_TXDATA_Msk#define I2C_TXDR_TXDATA_Msk (0xFFUL << I2C_TXDR_TXDATA_Pos)#define I2C_TXDR_TXDATA_Pos (0U)#define I2C_RXDR_RXDATA I2C_RXDR_RXDATA_Msk#define I2C_RXDR_RXDATA_Msk (0xFFUL << I2C_RXDR_RXDATA_Pos)#define I2C_RXDR_RXDATA_Pos (0U)#define I2C_PECR_PEC I2C_PECR_PEC_Msk#define I2C_PECR_PEC_Msk (0xFFUL << I2C_PECR_PEC_Pos)#define I2C_PECR_PEC_Pos (0U)#define I2C_ICR_ALERTCF I2C_ICR_ALERTCF_Msk#define I2C_ICR_ALERTCF_Msk (0x1UL << I2C_ICR_ALERTCF_Pos)#define I2C_ICR_ALERTCF_Pos (13U)#define I2C_ICR_TIMOUTCF I2C_ICR_TIMOUTCF_Msk#define I2C_ICR_TIMOUTCF_Msk (0x1UL << I2C_ICR_TIMOUTCF_Pos)#define I2C_ICR_TIMOUTCF_Pos (12U)#define I2C_ICR_PECCF I2C_ICR_PECCF_Msk#define I2C_ICR_PECCF_Msk (0x1UL << I2C_ICR_PECCF_Pos)#define I2C_ICR_PECCF_Pos (11U)#define I2C_ICR_OVRCF I2C_ICR_OVRCF_Msk#define I2C_ICR_OVRCF_Msk (0x1UL << I2C_ICR_OVRCF_Pos)#define I2C_ICR_OVRCF_Pos (10U)#define I2C_ICR_ARLOCF I2C_ICR_ARLOCF_Msk#define I2C_ICR_ARLOCF_Msk (0x1UL << I2C_ICR_ARLOCF_Pos)#define I2C_ICR_ARLOCF_Pos (9U)#define I2C_ICR_BERRCF I2C_ICR_BERRCF_Msk#define I2C_ICR_BERRCF_Msk (0x1UL << I2C_ICR_BERRCF_Pos)#define I2C_ICR_BERRCF_Pos (8U)#define I2C_ICR_STOPCF I2C_ICR_STOPCF_Msk#define I2C_ICR_STOPCF_Msk (0x1UL << I2C_ICR_STOPCF_Pos)#define I2C_ICR_STOPCF_Pos (5U)#define I2C_ICR_NACKCF I2C_ICR_NACKCF_Msk#define I2C_ICR_NACKCF_Msk (0x1UL << I2C_ICR_NACKCF_Pos)#define I2C_ICR_NACKCF_Pos (4U)#define I2C_ICR_ADDRCF I2C_ICR_ADDRCF_Msk#define I2C_ICR_ADDRCF_Msk (0x1UL << I2C_ICR_ADDRCF_Pos)#define I2C_ICR_ADDRCF_Pos (3U)#define I2C_ISR_ADDCODE I2C_ISR_ADDCODE_Msk#define I2C_ISR_ADDCODE_Msk (0x7FUL << I2C_ISR_ADDCODE_Pos)#define I2C_ISR_ADDCODE_Pos (17U)#define I2C_ISR_DIR I2C_ISR_DIR_Msk#define I2C_ISR_DIR_Msk (0x1UL << I2C_ISR_DIR_Pos)#define I2C_ISR_DIR_Pos (16U)#define I2C_ISR_BUSY I2C_ISR_BUSY_Msk#define I2C_ISR_BUSY_Msk (0x1UL << I2C_ISR_BUSY_Pos)#define I2C_ISR_BUSY_Pos (15U)#define I2C_ISR_ALERT I2C_ISR_ALERT_Msk#define I2C_ISR_ALERT_Msk (0x1UL << I2C_ISR_ALERT_Pos)#define I2C_ISR_ALERT_Pos (13U)#define I2C_ISR_TIMEOUT I2C_ISR_TIMEOUT_Msk#define I2C_ISR_TIMEOUT_Msk (0x1UL << I2C_ISR_TIMEOUT_Pos)#define I2C_ISR_TIMEOUT_Pos (12U)#define I2C_ISR_PECERR I2C_ISR_PECERR_Msk#define I2C_ISR_PECERR_Msk (0x1UL << I2C_ISR_PECERR_Pos)#define I2C_ISR_PECERR_Pos (11U)#define I2C_ISR_OVR I2C_ISR_OVR_Msk#define I2C_ISR_OVR_Msk (0x1UL << I2C_ISR_OVR_Pos)#define I2C_ISR_OVR_Pos (10U)#define I2C_ISR_ARLO I2C_ISR_ARLO_Msk#define I2C_ISR_ARLO_Msk (0x1UL << I2C_ISR_ARLO_Pos)#define I2C_ISR_ARLO_Pos (9U)#define I2C_ISR_BERR I2C_ISR_BERR_Msk#define I2C_ISR_BERR_Msk (0x1UL << I2C_ISR_BERR_Pos)#define I2C_ISR_BERR_Pos (8U)#define I2C_ISR_TCR I2C_ISR_TCR_Msk#define I2C_ISR_TCR_Msk (0x1UL << I2C_ISR_TCR_Pos)#define I2C_ISR_TCR_Pos (7U)#define I2C_ISR_TC I2C_ISR_TC_Msk#define I2C_ISR_TC_Msk (0x1UL << I2C_ISR_TC_Pos)#define I2C_ISR_TC_Pos (6U)#define I2C_ISR_STOPF I2C_ISR_STOPF_Msk#define I2C_ISR_STOPF_Msk (0x1UL << I2C_ISR_STOPF_Pos)#define I2C_ISR_STOPF_Pos (5U)#define I2C_ISR_NACKF I2C_ISR_NACKF_Msk#define I2C_ISR_NACKF_Msk (0x1UL << I2C_ISR_NACKF_Pos)#define I2C_ISR_NACKF_Pos (4U)#define I2C_ISR_ADDR I2C_ISR_ADDR_Msk#define I2C_ISR_ADDR_Msk (0x1UL << I2C_ISR_ADDR_Pos)#define I2C_ISR_ADDR_Pos (3U)#define I2C_ISR_RXNE I2C_ISR_RXNE_Msk#define I2C_ISR_RXNE_Msk (0x1UL << I2C_ISR_RXNE_Pos)#define I2C_ISR_RXNE_Pos (2U)#define I2C_ISR_TXIS I2C_ISR_TXIS_Msk#define I2C_ISR_TXIS_Msk (0x1UL << I2C_ISR_TXIS_Pos)#define I2C_ISR_TXIS_Pos (1U)#define I2C_ISR_TXE I2C_ISR_TXE_Msk#define I2C_ISR_TXE_Msk (0x1UL << I2C_ISR_TXE_Pos)#define I2C_ISR_TXE_Pos (0U)#define I2C_TIMEOUTR_TEXTEN I2C_TIMEOUTR_TEXTEN_Msk#define I2C_TIMEOUTR_TEXTEN_Msk (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos)#define I2C_TIMEOUTR_TEXTEN_Pos (31U)#define I2C_TIMEOUTR_TIMEOUTB I2C_TIMEOUTR_TIMEOUTB_Msk#define I2C_TIMEOUTR_TIMEOUTB_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos)#define I2C_TIMEOUTR_TIMEOUTB_Pos (16U)#define I2C_TIMEOUTR_TIMOUTEN I2C_TIMEOUTR_TIMOUTEN_Msk#define I2C_TIMEOUTR_TIMOUTEN_Msk (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos)#define I2C_TIMEOUTR_TIMOUTEN_Pos (15U)#define I2C_TIMEOUTR_TIDLE I2C_TIMEOUTR_TIDLE_Msk#define I2C_TIMEOUTR_TIDLE_Msk (0x1UL << I2C_TIMEOUTR_TIDLE_Pos)#define I2C_TIMEOUTR_TIDLE_Pos (12U)#define I2C_TIMEOUTR_TIMEOUTA I2C_TIMEOUTR_TIMEOUTA_Msk#define I2C_TIMEOUTR_TIMEOUTA_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos)#define I2C_TIMEOUTR_TIMEOUTA_Pos (0U)#define I2C_TIMINGR_PRESC I2C_TIMINGR_PRESC_Msk#define I2C_TIMINGR_PRESC_Msk (0xFUL << I2C_TIMINGR_PRESC_Pos)#define I2C_TIMINGR_PRESC_Pos (28U)#define I2C_TIMINGR_SCLDEL I2C_TIMINGR_SCLDEL_Msk#define I2C_TIMINGR_SCLDEL_Msk (0xFUL << I2C_TIMINGR_SCLDEL_Pos)#define I2C_TIMINGR_SCLDEL_Pos (20U)#define I2C_TIMINGR_SDADEL I2C_TIMINGR_SDADEL_Msk#define I2C_TIMINGR_SDADEL_Msk (0xFUL << I2C_TIMINGR_SDADEL_Pos)#define I2C_TIMINGR_SDADEL_Pos (16U)#define I2C_TIMINGR_SCLH I2C_TIMINGR_SCLH_Msk#define I2C_TIMINGR_SCLH_Msk (0xFFUL << I2C_TIMINGR_SCLH_Pos)#define I2C_TIMINGR_SCLH_Pos (8U)#define I2C_TIMINGR_SCLL I2C_TIMINGR_SCLL_Msk#define I2C_TIMINGR_SCLL_Msk (0xFFUL << I2C_TIMINGR_SCLL_Pos)#define I2C_TIMINGR_SCLL_Pos (0U)#define I2C_OAR2_OA2EN I2C_OAR2_OA2EN_Msk#define I2C_OAR2_OA2EN_Msk (0x1UL << I2C_OAR2_OA2EN_Pos)#define I2C_OAR2_OA2EN_Pos (15U)#define I2C_OAR2_OA2MASK07 I2C_OAR2_OA2MASK07_Msk#define I2C_OAR2_OA2MASK07_Msk (0x7UL << I2C_OAR2_OA2MASK07_Pos)#define I2C_OAR2_OA2MASK07_Pos (8U)#define I2C_OAR2_OA2MASK06 I2C_OAR2_OA2MASK06_Msk#define I2C_OAR2_OA2MASK06_Msk (0x3UL << I2C_OAR2_OA2MASK06_Pos)#define I2C_OAR2_OA2MASK06_Pos (9U)#define I2C_OAR2_OA2MASK05 I2C_OAR2_OA2MASK05_Msk#define I2C_OAR2_OA2MASK05_Msk (0x5UL << I2C_OAR2_OA2MASK05_Pos)#define I2C_OAR2_OA2MASK05_Pos (8U)#define I2C_OAR2_OA2MASK04 I2C_OAR2_OA2MASK04_Msk#define I2C_OAR2_OA2MASK04_Msk (0x1UL << I2C_OAR2_OA2MASK04_Pos)#define I2C_OAR2_OA2MASK04_Pos (10U)#define I2C_OAR2_OA2MASK03 I2C_OAR2_OA2MASK03_Msk#define I2C_OAR2_OA2MASK03_Msk (0x3UL << I2C_OAR2_OA2MASK03_Pos)#define I2C_OAR2_OA2MASK03_Pos (8U)#define I2C_OAR2_OA2MASK02 I2C_OAR2_OA2MASK02_Msk#define I2C_OAR2_OA2MASK02_Msk (0x1UL << I2C_OAR2_OA2MASK02_Pos)#define I2C_OAR2_OA2MASK02_Pos (9U)#define I2C_OAR2_OA2MASK01 I2C_OAR2_OA2MASK01_Msk#define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos)#define I2C_OAR2_OA2MASK01_Pos (8U)#define I2C_OAR2_OA2NOMASK 0x00000000U#define I2C_OAR2_OA2MSK I2C_OAR2_OA2MSK_Msk#define I2C_OAR2_OA2MSK_Msk (0x7UL << I2C_OAR2_OA2MSK_Pos)#define I2C_OAR2_OA2MSK_Pos (8U)#define I2C_OAR2_OA2 I2C_OAR2_OA2_Msk#define I2C_OAR2_OA2_Msk (0x7FUL << I2C_OAR2_OA2_Pos)#define I2C_OAR2_OA2_Pos (1U)#define I2C_OAR1_OA1EN I2C_OAR1_OA1EN_Msk#define I2C_OAR1_OA1EN_Msk (0x1UL << I2C_OAR1_OA1EN_Pos)#define I2C_OAR1_OA1EN_Pos (15U)#define I2C_OAR1_OA1MODE I2C_OAR1_OA1MODE_Msk#define I2C_OAR1_OA1MODE_Msk (0x1UL << I2C_OAR1_OA1MODE_Pos)#define I2C_OAR1_OA1MODE_Pos (10U)#define I2C_OAR1_OA1 I2C_OAR1_OA1_Msk#define I2C_OAR1_OA1_Msk (0x3FFUL << I2C_OAR1_OA1_Pos)#define I2C_OAR1_OA1_Pos (0U)#define I2C_CR2_PECBYTE I2C_CR2_PECBYTE_Msk#define I2C_CR2_PECBYTE_Msk (0x1UL << I2C_CR2_PECBYTE_Pos)#define I2C_CR2_PECBYTE_Pos (26U)#define I2C_CR2_AUTOEND I2C_CR2_AUTOEND_Msk#define I2C_CR2_AUTOEND_Msk (0x1UL << I2C_CR2_AUTOEND_Pos)#define I2C_CR2_AUTOEND_Pos (25U)#define I2C_CR2_RELOAD I2C_CR2_RELOAD_Msk#define I2C_CR2_RELOAD_Msk (0x1UL << I2C_CR2_RELOAD_Pos)#define I2C_CR2_RELOAD_Pos (24U)#define I2C_CR2_NBYTES I2C_CR2_NBYTES_Msk#define I2C_CR2_NBYTES_Msk (0xFFUL << I2C_CR2_NBYTES_Pos)#define I2C_CR2_NBYTES_Pos (16U)#define I2C_CR2_NACK I2C_CR2_NACK_Msk#define I2C_CR2_NACK_Msk (0x1UL << I2C_CR2_NACK_Pos)#define I2C_CR2_NACK_Pos (15U)#define I2C_CR2_STOP I2C_CR2_STOP_Msk#define I2C_CR2_STOP_Msk (0x1UL << I2C_CR2_STOP_Pos)#define I2C_CR2_STOP_Pos (14U)#define I2C_CR2_START I2C_CR2_START_Msk#define I2C_CR2_START_Msk (0x1UL << I2C_CR2_START_Pos)#define I2C_CR2_START_Pos (13U)#define I2C_CR2_HEAD10R I2C_CR2_HEAD10R_Msk#define I2C_CR2_HEAD10R_Msk (0x1UL << I2C_CR2_HEAD10R_Pos)#define I2C_CR2_HEAD10R_Pos (12U)#define I2C_CR2_ADD10 I2C_CR2_ADD10_Msk#define I2C_CR2_ADD10_Msk (0x1UL << I2C_CR2_ADD10_Pos)#define I2C_CR2_ADD10_Pos (11U)#define I2C_CR2_RD_WRN I2C_CR2_RD_WRN_Msk#define I2C_CR2_RD_WRN_Msk (0x1UL << I2C_CR2_RD_WRN_Pos)#define I2C_CR2_RD_WRN_Pos (10U)#define I2C_CR2_SADD I2C_CR2_SADD_Msk#define I2C_CR2_SADD_Msk (0x3FFUL << I2C_CR2_SADD_Pos)#define I2C_CR2_SADD_Pos (0U)#define I2C_CR1_PECEN I2C_CR1_PECEN_Msk#define I2C_CR1_PECEN_Msk (0x1UL << I2C_CR1_PECEN_Pos)#define I2C_CR1_PECEN_Pos (23U)#define I2C_CR1_ALERTEN I2C_CR1_ALERTEN_Msk#define I2C_CR1_ALERTEN_Msk (0x1UL << I2C_CR1_ALERTEN_Pos)#define I2C_CR1_ALERTEN_Pos (22U)#define I2C_CR1_SMBDEN I2C_CR1_SMBDEN_Msk#define I2C_CR1_SMBDEN_Msk (0x1UL << I2C_CR1_SMBDEN_Pos)#define I2C_CR1_SMBDEN_Pos (21U)#define I2C_CR1_SMBHEN I2C_CR1_SMBHEN_Msk#define I2C_CR1_SMBHEN_Msk (0x1UL << I2C_CR1_SMBHEN_Pos)#define I2C_CR1_SMBHEN_Pos (20U)#define I2C_CR1_GCEN I2C_CR1_GCEN_Msk#define I2C_CR1_GCEN_Msk (0x1UL << I2C_CR1_GCEN_Pos)#define I2C_CR1_GCEN_Pos (19U)#define I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk#define I2C_CR1_NOSTRETCH_Msk (0x1UL << I2C_CR1_NOSTRETCH_Pos)#define I2C_CR1_NOSTRETCH_Pos (17U)#define I2C_CR1_SBC I2C_CR1_SBC_Msk#define I2C_CR1_SBC_Msk (0x1UL << I2C_CR1_SBC_Pos)#define I2C_CR1_SBC_Pos (16U)#define I2C_CR1_RXDMAEN I2C_CR1_RXDMAEN_Msk#define I2C_CR1_RXDMAEN_Msk (0x1UL << I2C_CR1_RXDMAEN_Pos)#define I2C_CR1_RXDMAEN_Pos (15U)#define I2C_CR1_TXDMAEN I2C_CR1_TXDMAEN_Msk#define I2C_CR1_TXDMAEN_Msk (0x1UL << I2C_CR1_TXDMAEN_Pos)#define I2C_CR1_TXDMAEN_Pos (14U)#define I2C_CR1_ANFOFF I2C_CR1_ANFOFF_Msk#define I2C_CR1_ANFOFF_Msk (0x1UL << I2C_CR1_ANFOFF_Pos)#define I2C_CR1_ANFOFF_Pos (12U)#define I2C_CR1_DNF I2C_CR1_DNF_Msk#define I2C_CR1_DNF_Msk (0xFUL << I2C_CR1_DNF_Pos)#define I2C_CR1_DNF_Pos (8U)#define I2C_CR1_ERRIE I2C_CR1_ERRIE_Msk#define I2C_CR1_ERRIE_Msk (0x1UL << I2C_CR1_ERRIE_Pos)#define I2C_CR1_ERRIE_Pos (7U)#define I2C_CR1_TCIE I2C_CR1_TCIE_Msk#define I2C_CR1_TCIE_Msk (0x1UL << I2C_CR1_TCIE_Pos)#define I2C_CR1_TCIE_Pos (6U)#define I2C_CR1_STOPIE I2C_CR1_STOPIE_Msk#define I2C_CR1_STOPIE_Msk (0x1UL << I2C_CR1_STOPIE_Pos)#define I2C_CR1_STOPIE_Pos (5U)#define I2C_CR1_NACKIE I2C_CR1_NACKIE_Msk#define I2C_CR1_NACKIE_Msk (0x1UL << I2C_CR1_NACKIE_Pos)#define I2C_CR1_NACKIE_Pos (4U)#define I2C_CR1_ADDRIE I2C_CR1_ADDRIE_Msk#define I2C_CR1_ADDRIE_Msk (0x1UL << I2C_CR1_ADDRIE_Pos)#define I2C_CR1_ADDRIE_Pos (3U)#define I2C_CR1_RXIE I2C_CR1_RXIE_Msk#define I2C_CR1_RXIE_Msk (0x1UL << I2C_CR1_RXIE_Pos)#define I2C_CR1_RXIE_Pos (2U)#define I2C_CR1_TXIE I2C_CR1_TXIE_Msk#define I2C_CR1_TXIE_Msk (0x1UL << I2C_CR1_TXIE_Pos)#define I2C_CR1_TXIE_Pos (1U)#define I2C_CR1_PE I2C_CR1_PE_Msk#define I2C_CR1_PE_Msk (0x1UL << I2C_CR1_PE_Pos)#define I2C_CR1_PE_Pos (0U)#define GPIO_AFRH_AFRH7_3 (0x8UL << GPIO_AFRH_AFRH7_Pos)#define GPIO_AFRH_AFRH7_2 (0x4UL << GPIO_AFRH_AFRH7_Pos)#define GPIO_AFRH_AFRH7_1 (0x2UL << GPIO_AFRH_AFRH7_Pos)#define GPIO_AFRH_AFRH7_0 (0x1UL << GPIO_AFRH_AFRH7_Pos)#define GPIO_AFRH_AFRH7 GPIO_AFRH_AFRH7_Msk#define GPIO_AFRH_AFRH7_Msk (0xFUL << GPIO_AFRH_AFRH7_Pos)#define GPIO_AFRH_AFRH7_Pos (28U)#define GPIO_AFRH_AFRH6_3 (0x8UL << GPIO_AFRH_AFRH6_Pos)#define GPIO_AFRH_AFRH6_2 (0x4UL << GPIO_AFRH_AFRH6_Pos)#define GPIO_AFRH_AFRH6_1 (0x2UL << GPIO_AFRH_AFRH6_Pos)#define GPIO_AFRH_AFRH6_0 (0x1UL << GPIO_AFRH_AFRH6_Pos)#define GPIO_AFRH_AFRH6 GPIO_AFRH_AFRH6_Msk#define GPIO_AFRH_AFRH6_Msk (0xFUL << GPIO_AFRH_AFRH6_Pos)#define GPIO_AFRH_AFRH6_Pos (24U)#define GPIO_AFRH_AFRH5_3 (0x8UL << GPIO_AFRH_AFRH5_Pos)#define GPIO_AFRH_AFRH5_2 (0x4UL << GPIO_AFRH_AFRH5_Pos)#define GPIO_AFRH_AFRH5_1 (0x2UL << GPIO_AFRH_AFRH5_Pos)#define GPIO_AFRH_AFRH5_0 (0x1UL << GPIO_AFRH_AFRH5_Pos)#define GPIO_AFRH_AFRH5 GPIO_AFRH_AFRH5_Msk#define GPIO_AFRH_AFRH5_Msk (0xFUL << GPIO_AFRH_AFRH5_Pos)#define GPIO_AFRH_AFRH5_Pos (20U)#define GPIO_AFRH_AFRH4_3 (0x8UL << GPIO_AFRH_AFRH4_Pos)#define GPIO_AFRH_AFRH4_2 (0x4UL << GPIO_AFRH_AFRH4_Pos)#define GPIO_AFRH_AFRH4_1 (0x2UL << GPIO_AFRH_AFRH4_Pos)#define GPIO_AFRH_AFRH4_0 (0x1UL << GPIO_AFRH_AFRH4_Pos)#define GPIO_AFRH_AFRH4 GPIO_AFRH_AFRH4_Msk#define GPIO_AFRH_AFRH4_Msk (0xFUL << GPIO_AFRH_AFRH4_Pos)#define GPIO_AFRH_AFRH4_Pos (16U)#define GPIO_AFRH_AFRH3_3 (0x8UL << GPIO_AFRH_AFRH3_Pos)#define GPIO_AFRH_AFRH3_2 (0x4UL << GPIO_AFRH_AFRH3_Pos)#define GPIO_AFRH_AFRH3_1 (0x2UL << GPIO_AFRH_AFRH3_Pos)#define GPIO_AFRH_AFRH3_0 (0x1UL << GPIO_AFRH_AFRH3_Pos)#define GPIO_AFRH_AFRH3 GPIO_AFRH_AFRH3_Msk#define GPIO_AFRH_AFRH3_Msk (0xFUL << GPIO_AFRH_AFRH3_Pos)#define GPIO_AFRH_AFRH3_Pos (12U)#define GPIO_AFRH_AFRH2_3 (0x8UL << GPIO_AFRH_AFRH2_Pos)#define GPIO_AFRH_AFRH2_2 (0x4UL << GPIO_AFRH_AFRH2_Pos)#define GPIO_AFRH_AFRH2_1 (0x2UL << GPIO_AFRH_AFRH2_Pos)#define GPIO_AFRH_AFRH2_0 (0x1UL << GPIO_AFRH_AFRH2_Pos)#define GPIO_AFRH_AFRH2 GPIO_AFRH_AFRH2_Msk#define GPIO_AFRH_AFRH2_Msk (0xFUL << GPIO_AFRH_AFRH2_Pos)#define GPIO_AFRH_AFRH2_Pos (8U)#define GPIO_AFRH_AFRH1_3 (0x8UL << GPIO_AFRH_AFRH1_Pos)#define GPIO_AFRH_AFRH1_2 (0x4UL << GPIO_AFRH_AFRH1_Pos)#define GPIO_AFRH_AFRH1_1 (0x2UL << GPIO_AFRH_AFRH1_Pos)#define GPIO_AFRH_AFRH1_0 (0x1UL << GPIO_AFRH_AFRH1_Pos)#define GPIO_AFRH_AFRH1 GPIO_AFRH_AFRH1_Msk#define GPIO_AFRH_AFRH1_Msk (0xFUL << GPIO_AFRH_AFRH1_Pos)#define GPIO_AFRH_AFRH1_Pos (4U)#define GPIO_AFRH_AFRH0_3 (0x8UL << GPIO_AFRH_AFRH0_Pos)#define GPIO_AFRH_AFRH0_2 (0x4UL << GPIO_AFRH_AFRH0_Pos)#define GPIO_AFRH_AFRH0_1 (0x2UL << GPIO_AFRH_AFRH0_Pos)#define GPIO_AFRH_AFRH0_0 (0x1UL << GPIO_AFRH_AFRH0_Pos)#define GPIO_AFRH_AFRH0 GPIO_AFRH_AFRH0_Msk#define GPIO_AFRH_AFRH0_Msk (0xFUL << GPIO_AFRH_AFRH0_Pos)#define GPIO_AFRH_AFRH0_Pos (0U)#define GPIO_AFRL_AFRL7_3 (0x8UL << GPIO_AFRL_AFRL7_Pos)#define GPIO_AFRL_AFRL7_2 (0x4UL << GPIO_AFRL_AFRL7_Pos)#define GPIO_AFRL_AFRL7_1 (0x2UL << GPIO_AFRL_AFRL7_Pos)#define GPIO_AFRL_AFRL7_0 (0x1UL << GPIO_AFRL_AFRL7_Pos)#define GPIO_AFRL_AFRL7 GPIO_AFRL_AFRL7_Msk#define GPIO_AFRL_AFRL7_Msk (0xFUL << GPIO_AFRL_AFRL7_Pos)#define GPIO_AFRL_AFRL7_Pos (28U)#define GPIO_AFRL_AFRL6_3 (0x8UL << GPIO_AFRL_AFRL6_Pos)#define GPIO_AFRL_AFRL6_2 (0x4UL << GPIO_AFRL_AFRL6_Pos)#define GPIO_AFRL_AFRL6_1 (0x2UL << GPIO_AFRL_AFRL6_Pos)#define GPIO_AFRL_AFRL6_0 (0x1UL << GPIO_AFRL_AFRL6_Pos)#define GPIO_AFRL_AFRL6 GPIO_AFRL_AFRL6_Msk#define GPIO_AFRL_AFRL6_Msk (0xFUL << GPIO_AFRL_AFRL6_Pos)#define GPIO_AFRL_AFRL6_Pos (24U)#define GPIO_AFRL_AFRL5_3 (0x8UL << GPIO_AFRL_AFRL5_Pos)#define GPIO_AFRL_AFRL5_2 (0x4UL << GPIO_AFRL_AFRL5_Pos)#define GPIO_AFRL_AFRL5_1 (0x2UL << GPIO_AFRL_AFRL5_Pos)#define GPIO_AFRL_AFRL5_0 (0x1UL << GPIO_AFRL_AFRL5_Pos)#define GPIO_AFRL_AFRL5 GPIO_AFRL_AFRL5_Msk#define GPIO_AFRL_AFRL5_Msk (0xFUL << GPIO_AFRL_AFRL5_Pos)#define GPIO_AFRL_AFRL5_Pos (20U)#define GPIO_AFRL_AFRL4_3 (0x8UL << GPIO_AFRL_AFRL4_Pos)#define GPIO_AFRL_AFRL4_2 (0x4UL << GPIO_AFRL_AFRL4_Pos)#define GPIO_AFRL_AFRL4_1 (0x2UL << GPIO_AFRL_AFRL4_Pos)#define GPIO_AFRL_AFRL4_0 (0x1UL << GPIO_AFRL_AFRL4_Pos)#define GPIO_AFRL_AFRL4 GPIO_AFRL_AFRL4_Msk#define GPIO_AFRL_AFRL4_Msk (0xFUL << GPIO_AFRL_AFRL4_Pos)#define GPIO_AFRL_AFRL4_Pos (16U)#define GPIO_AFRL_AFRL3_3 (0x8UL << GPIO_AFRL_AFRL3_Pos)#define GPIO_AFRL_AFRL3_2 (0x4UL << GPIO_AFRL_AFRL3_Pos)#define GPIO_AFRL_AFRL3_1 (0x2UL << GPIO_AFRL_AFRL3_Pos)#define GPIO_AFRL_AFRL3_0 (0x1UL << GPIO_AFRL_AFRL3_Pos)#define GPIO_AFRL_AFRL3 GPIO_AFRL_AFRL3_Msk#define GPIO_AFRL_AFRL3_Msk (0xFUL << GPIO_AFRL_AFRL3_Pos)#define GPIO_AFRL_AFRL3_Pos (12U)#define GPIO_AFRL_AFRL2_3 (0x8UL << GPIO_AFRL_AFRL2_Pos)#define GPIO_AFRL_AFRL2_2 (0x4UL << GPIO_AFRL_AFRL2_Pos)#define GPIO_AFRL_AFRL2_1 (0x2UL << GPIO_AFRL_AFRL2_Pos)#define GPIO_AFRL_AFRL2_0 (0x1UL << GPIO_AFRL_AFRL2_Pos)#define GPIO_AFRL_AFRL2 GPIO_AFRL_AFRL2_Msk#define GPIO_AFRL_AFRL2_Msk (0xFUL << GPIO_AFRL_AFRL2_Pos)#define GPIO_AFRL_AFRL2_Pos (8U)#define GPIO_AFRL_AFRL1_3 (0x8UL << GPIO_AFRL_AFRL1_Pos)#define GPIO_AFRL_AFRL1_2 (0x4UL << GPIO_AFRL_AFRL1_Pos)#define GPIO_AFRL_AFRL1_1 (0x2UL << GPIO_AFRL_AFRL1_Pos)#define GPIO_AFRL_AFRL1_0 (0x1UL << GPIO_AFRL_AFRL1_Pos)#define GPIO_AFRL_AFRL1 GPIO_AFRL_AFRL1_Msk#define GPIO_AFRL_AFRL1_Msk (0xFUL << GPIO_AFRL_AFRL1_Pos)#define GPIO_AFRL_AFRL1_Pos (4U)#define GPIO_AFRL_AFRL0_3 (0x8UL << GPIO_AFRL_AFRL0_Pos)#define GPIO_AFRL_AFRL0_2 (0x4UL << GPIO_AFRL_AFRL0_Pos)#define GPIO_AFRL_AFRL0_1 (0x2UL << GPIO_AFRL_AFRL0_Pos)#define GPIO_AFRL_AFRL0_0 (0x1UL << GPIO_AFRL_AFRL0_Pos)#define GPIO_AFRL_AFRL0 GPIO_AFRL_AFRL0_Msk#define GPIO_AFRL_AFRL0_Msk (0xFUL << GPIO_AFRL_AFRL0_Pos)#define GPIO_AFRL_AFRL0_Pos (0U)#define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk#define GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos)#define GPIO_LCKR_LCKK_Pos (16U)#define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk#define GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos)#define GPIO_LCKR_LCK15_Pos (15U)#define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk#define GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos)#define GPIO_LCKR_LCK14_Pos (14U)#define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk#define GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos)#define GPIO_LCKR_LCK13_Pos (13U)#define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk#define GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos)#define GPIO_LCKR_LCK12_Pos (12U)#define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk#define GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos)#define GPIO_LCKR_LCK11_Pos (11U)#define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk#define GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos)#define GPIO_LCKR_LCK10_Pos (10U)#define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk#define GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos)#define GPIO_LCKR_LCK9_Pos (9U)#define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk#define GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos)#define GPIO_LCKR_LCK8_Pos (8U)#define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk#define GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos)#define GPIO_LCKR_LCK7_Pos (7U)#define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk#define GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos)#define GPIO_LCKR_LCK6_Pos (6U)#define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk#define GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos)#define GPIO_LCKR_LCK5_Pos (5U)#define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk#define GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos)#define GPIO_LCKR_LCK4_Pos (4U)#define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk#define GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos)#define GPIO_LCKR_LCK3_Pos (3U)#define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk#define GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos)#define GPIO_LCKR_LCK2_Pos (2U)#define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk#define GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos)#define GPIO_LCKR_LCK1_Pos (1U)#define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk#define GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos)#define GPIO_LCKR_LCK0_Pos (0U)#define GPIO_BSRR_BR_15 GPIO_BSRR_BR15#define GPIO_BSRR_BR_14 GPIO_BSRR_BR14#define GPIO_BSRR_BR_13 GPIO_BSRR_BR13#define GPIO_BSRR_BR_12 GPIO_BSRR_BR12#define GPIO_BSRR_BR_11 GPIO_BSRR_BR11#define GPIO_BSRR_BR_10 GPIO_BSRR_BR10#define GPIO_BSRR_BR_9 GPIO_BSRR_BR9#define GPIO_BSRR_BR_8 GPIO_BSRR_BR8#define GPIO_BSRR_BR_7 GPIO_BSRR_BR7#define GPIO_BSRR_BR_6 GPIO_BSRR_BR6#define GPIO_BSRR_BR_5 GPIO_BSRR_BR5#define GPIO_BSRR_BR_4 GPIO_BSRR_BR4#define GPIO_BSRR_BR_3 GPIO_BSRR_BR3#define GPIO_BSRR_BR_2 GPIO_BSRR_BR2#define GPIO_BSRR_BR_1 GPIO_BSRR_BR1#define GPIO_BSRR_BR_0 GPIO_BSRR_BR0#define GPIO_BSRR_BS_15 GPIO_BSRR_BS15#define GPIO_BSRR_BS_14 GPIO_BSRR_BS14#define GPIO_BSRR_BS_13 GPIO_BSRR_BS13#define GPIO_BSRR_BS_12 GPIO_BSRR_BS12#define GPIO_BSRR_BS_11 GPIO_BSRR_BS11#define GPIO_BSRR_BS_10 GPIO_BSRR_BS10#define GPIO_BSRR_BS_9 GPIO_BSRR_BS9#define GPIO_BSRR_BS_8 GPIO_BSRR_BS8#define GPIO_BSRR_BS_7 GPIO_BSRR_BS7#define GPIO_BSRR_BS_6 GPIO_BSRR_BS6#define GPIO_BSRR_BS_5 GPIO_BSRR_BS5#define GPIO_BSRR_BS_4 GPIO_BSRR_BS4#define GPIO_BSRR_BS_3 GPIO_BSRR_BS3#define GPIO_BSRR_BS_2 GPIO_BSRR_BS2#define GPIO_BSRR_BS_1 GPIO_BSRR_BS1#define GPIO_BSRR_BS_0 GPIO_BSRR_BS0#define GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk#define GPIO_BSRR_BR15_Msk (0x1UL << GPIO_BSRR_BR15_Pos)#define GPIO_BSRR_BR15_Pos (31U)#define GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk#define GPIO_BSRR_BR14_Msk (0x1UL << GPIO_BSRR_BR14_Pos)#define GPIO_BSRR_BR14_Pos (30U)#define GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk#define GPIO_BSRR_BR13_Msk (0x1UL << GPIO_BSRR_BR13_Pos)#define GPIO_BSRR_BR13_Pos (29U)#define GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk#define DMA_LIFCR_CDMEIF2 DMA_LIFCR_CDMEIF2_Msk#define DMA_LIFCR_CDMEIF2_Msk (0x1UL << DMA_LIFCR_CDMEIF2_Pos)#define FLASH_OPTCR1_BOOT_ADD0_Pos (0U)#define FLASH_OPTCR_IWDG_STOP FLASH_OPTCR_IWDG_STOP_Msk#define FLASH_OPTCR_IWDG_STOP_Msk (0x1UL << FLASH_OPTCR_IWDG_STOP_Pos)#define FLASH_OPTCR_IWDG_STOP_Pos (31U)#define FLASH_OPTCR_IWDG_STDBY FLASH_OPTCR_IWDG_STDBY_Msk#define FLASH_OPTCR_IWDG_STDBY_Msk (0x1UL << FLASH_OPTCR_IWDG_STDBY_Pos)#define FLASH_OPTCR_IWDG_STDBY_Pos (30U)#define FLASH_OPTCR_nDBANK FLASH_OPTCR_nDBANK_Msk#define FLASH_OPTCR_nDBANK_Msk (0x1UL << FLASH_OPTCR_nDBANK_Pos)#define FLASH_OPTCR_nDBANK_Pos (29U)#define FLASH_OPTCR_nDBOOT FLASH_OPTCR_nDBOOT_Msk#define FLASH_OPTCR_nDBOOT_Msk (0x1UL << FLASH_OPTCR_nDBOOT_Pos)#define FLASH_OPTCR_nDBOOT_Pos (28U)#define FLASH_OPTCR_nWRP_11 0x08000000U#define FLASH_OPTCR_nWRP_10 0x04000000U#define FLASH_OPTCR_nWRP_9 0x02000000U#define FLASH_OPTCR_nWRP_8 0x01000000U#define FLASH_OPTCR_nWRP_7 0x00800000U#define FLASH_OPTCR_nWRP_6 0x00400000U#define FLASH_OPTCR_nWRP_5 0x00200000U#define FLASH_OPTCR_nWRP_4 0x00100000U#define FLASH_OPTCR_nWRP_3 0x00080000U#define FLASH_OPTCR_nWRP_2 0x00040000U#define FLASH_OPTCR_nWRP_1 0x00020000U#define FLASH_OPTCR_nWRP_0 0x00010000U#define FLASH_OPTCR_nWRP FLASH_OPTCR_nWRP_Msk#define FLASH_OPTCR_nWRP_Msk (0xFFFUL << FLASH_OPTCR_nWRP_Pos)#define FLASH_OPTCR_nWRP_Pos (16U)#define FLASH_OPTCR_RDP_7 (0x80UL << FLASH_OPTCR_RDP_Pos)#define FLASH_OPTCR_RDP_6 (0x40UL << FLASH_OPTCR_RDP_Pos)#define FLASH_OPTCR_RDP_5 (0x20UL << FLASH_OPTCR_RDP_Pos)#define FLASH_OPTCR_RDP_4 (0x10UL << FLASH_OPTCR_RDP_Pos)#define FLASH_OPTCR_RDP_3 (0x08UL << FLASH_OPTCR_RDP_Pos)#define FLASH_OPTCR_RDP_2 (0x04UL << FLASH_OPTCR_RDP_Pos)#define FLASH_OPTCR_RDP_1 (0x02UL << FLASH_OPTCR_RDP_Pos)#define FLASH_OPTCR_RDP_0 (0x01UL << FLASH_OPTCR_RDP_Pos)#define FLASH_OPTCR_RDP FLASH_OPTCR_RDP_Msk#define FLASH_OPTCR_RDP_Msk (0xFFUL << FLASH_OPTCR_RDP_Pos)#define FLASH_OPTCR_RDP_Pos (8U)#define FLASH_OPTCR_nRST_STDBY FLASH_OPTCR_nRST_STDBY_Msk#define FLASH_OPTCR_nRST_STDBY_Msk (0x1UL << FLASH_OPTCR_nRST_STDBY_Pos)#define FLASH_OPTCR_nRST_STDBY_Pos (7U)#define FLASH_OPTCR_nRST_STOP FLASH_OPTCR_nRST_STOP_Msk#define FLASH_OPTCR_nRST_STOP_Msk (0x1UL << FLASH_OPTCR_nRST_STOP_Pos)#define FLASH_OPTCR_nRST_STOP_Pos (6U)#define FLASH_OPTCR_IWDG_SW FLASH_OPTCR_IWDG_SW_Msk#define FLASH_OPTCR_IWDG_SW_Msk (0x1UL << FLASH_OPTCR_IWDG_SW_Pos)#define FLASH_OPTCR_IWDG_SW_Pos (5U)#define FLASH_OPTCR_WWDG_SW FLASH_OPTCR_WWDG_SW_Msk#define FLASH_OPTCR_WWDG_SW_Msk (0x1UL << FLASH_OPTCR_WWDG_SW_Pos)#define FLASH_OPTCR_WWDG_SW_Pos (4U)#define FLASH_OPTCR_BOR_LEV_1 (0x2UL << FLASH_OPTCR_BOR_LEV_Pos)#define FLASH_OPTCR_BOR_LEV_0 (0x1UL << FLASH_OPTCR_BOR_LEV_Pos)#define FLASH_OPTCR_BOR_LEV FLASH_OPTCR_BOR_LEV_Msk#define FLASH_OPTCR_BOR_LEV_Msk (0x3UL << FLASH_OPTCR_BOR_LEV_Pos)#define FLASH_OPTCR_BOR_LEV_Pos (2U)#define FLASH_OPTCR_OPTSTRT FLASH_OPTCR_OPTSTRT_Msk#define FLASH_OPTCR_OPTSTRT_Msk (0x1UL << FLASH_OPTCR_OPTSTRT_Pos)#define FLASH_OPTCR_OPTSTRT_Pos (1U)#define FLASH_OPTCR_OPTLOCK FLASH_OPTCR_OPTLOCK_Msk#define FLASH_OPTCR_OPTLOCK_Msk (0x1UL << FLASH_OPTCR_OPTLOCK_Pos)#define FLASH_OPTCR_OPTLOCK_Pos (0U)#define FLASH_CR_LOCK FLASH_CR_LOCK_Msk#define FLASH_CR_LOCK_Msk (0x1UL << FLASH_CR_LOCK_Pos)#define FLASH_CR_LOCK_Pos (31U)#define FLASH_CR_ERRIE FLASH_CR_ERRIE_Msk#define FLASH_CR_ERRIE_Msk (0x1UL << FLASH_CR_ERRIE_Pos)#define FLASH_CR_ERRIE_Pos (25U)#define FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk#define FLASH_CR_EOPIE_Msk (0x1UL << FLASH_CR_EOPIE_Pos)#define FLASH_CR_EOPIE_Pos (24U)#define FLASH_CR_STRT FLASH_CR_STRT_Msk#define FLASH_CR_STRT_Msk (0x1UL << FLASH_CR_STRT_Pos)#define FLASH_CR_STRT_Pos (16U)#define FLASH_CR_MER2 FLASH_CR_MER2_Msk#define FLASH_CR_MER2_Msk (0x1UL << FLASH_CR_MER2_Pos)#define FLASH_CR_MER2_Pos (15U)#define FLASH_CR_PSIZE_1 (0x2UL << FLASH_CR_PSIZE_Pos)#define FLASH_CR_PSIZE_0 (0x1UL << FLASH_CR_PSIZE_Pos)#define FLASH_CR_PSIZE FLASH_CR_PSIZE_Msk#define FLASH_CR_PSIZE_Msk (0x3UL << FLASH_CR_PSIZE_Pos)#define FLASH_CR_PSIZE_Pos (8U)#define FLASH_CR_SNB_4 0x00000080U#define FLASH_CR_SNB_3 0x00000040U#define FLASH_CR_SNB_2 0x00000020U#define FLASH_CR_SNB_1 0x00000010U#define FLASH_CR_SNB_0 0x00000008U#define FLASH_CR_SNB FLASH_CR_SNB_Msk#define FLASH_CR_SNB_Msk (0x1FUL << FLASH_CR_SNB_Pos)#define FLASH_CR_SNB_Pos (3U)#define FLASH_CR_MER1 FLASH_CR_MER#define FLASH_CR_MER FLASH_CR_MER_Msk#define FLASH_CR_MER_Msk (0x1UL << FLASH_CR_MER_Pos)#define FLASH_CR_MER_Pos (2U)#define FLASH_CR_SER FLASH_CR_SER_Msk#define FLASH_CR_SER_Msk (0x1UL << FLASH_CR_SER_Pos)#define FLASH_CR_SER_Pos (1U)#define FLASH_CR_PG FLASH_CR_PG_Msk#define FLASH_CR_PG_Msk (0x1UL << FLASH_CR_PG_Pos)#define FLASH_CR_PG_Pos (0U)#define FLASH_SR_BSY FLASH_SR_BSY_Msk#define FLASH_SR_BSY_Msk (0x1UL << FLASH_SR_BSY_Pos)#define FLASH_SR_BSY_Pos (16U)#define FLASH_SR_ERSERR FLASH_SR_ERSERR_Msk#define FLASH_SR_ERSERR_Msk (0x1UL << FLASH_SR_ERSERR_Pos)#define FLASH_SR_ERSERR_Pos (7U)#define FLASH_SR_PGPERR FLASH_SR_PGPERR_Msk#define FLASH_SR_PGPERR_Msk (0x1UL << FLASH_SR_PGPERR_Pos)#define FLASH_SR_PGPERR_Pos (6U)#define FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk#define FLASH_SR_PGAERR_Msk (0x1UL << FLASH_SR_PGAERR_Pos)#define FLASH_SR_PGAERR_Pos (5U)#define FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk#define FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos)#define FLASH_SR_WRPERR_Pos (4U)#define FLASH_SR_OPERR FLASH_SR_OPERR_Msk#define FLASH_SR_OPERR_Msk (0x1UL << FLASH_SR_OPERR_Pos)#define FLASH_SR_OPERR_Pos (1U)#define FLASH_SR_EOP FLASH_SR_EOP_Msk#define FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos)#define FLASH_SR_EOP_Pos (0U)#define FLASH_ACR_ARTRST FLASH_ACR_ARTRST_Msk#define FLASH_ACR_ARTRST_Msk (0x1UL << FLASH_ACR_ARTRST_Pos)#define FLASH_ACR_ARTRST_Pos (11U)#define FLASH_ACR_ARTEN FLASH_ACR_ARTEN_Msk#define FLASH_ACR_ARTEN_Msk (0x1UL << FLASH_ACR_ARTEN_Pos)#define FLASH_ACR_ARTEN_Pos (9U)#define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk#define FLASH_ACR_PRFTEN_Msk (0x1UL << FLASH_ACR_PRFTEN_Pos)#define FLASH_ACR_PRFTEN_Pos (8U)#define FLASH_ACR_LATENCY_15WS 0x0000000FU#define FLASH_ACR_LATENCY_14WS 0x0000000EU#define FLASH_ACR_LATENCY_13WS 0x0000000DU#define FLASH_ACR_LATENCY_12WS 0x0000000CU#define FLASH_ACR_LATENCY_11WS 0x0000000BU#define FLASH_ACR_LATENCY_10WS 0x0000000AU#define FLASH_ACR_LATENCY_9WS 0x00000009U#define FLASH_ACR_LATENCY_8WS 0x00000008U#define FLASH_ACR_LATENCY_7WS 0x00000007U#define FLASH_ACR_LATENCY_6WS 0x00000006U#define FLASH_ACR_LATENCY_5WS 0x00000005U#define FLASH_ACR_LATENCY_4WS 0x00000004U#define FLASH_ACR_LATENCY_3WS 0x00000003U#define FLASH_ACR_LATENCY_2WS 0x00000002U#define FLASH_ACR_LATENCY_1WS 0x00000001U#define FLASH_ACR_LATENCY_0WS 0x00000000U#define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk#define FLASH_ACR_LATENCY_Msk (0xFUL << FLASH_ACR_LATENCY_Pos)#define FLASH_ACR_LATENCY_Pos (0U)#define FLASH_SECTOR_TOTAL 24#define EXTI_PR_PR24 EXTI_PR_PR24_Msk#define EXTI_PR_PR24_Msk (0x1UL << EXTI_PR_PR24_Pos)#define EXTI_PR_PR24_Pos (24U)#define EXTI_PR_PR23 EXTI_PR_PR23_Msk#define EXTI_PR_PR23_Msk (0x1UL << EXTI_PR_PR23_Pos)#define EXTI_PR_PR23_Pos (23U)#define EXTI_PR_PR22 EXTI_PR_PR22_Msk#define EXTI_PR_PR22_Msk (0x1UL << EXTI_PR_PR22_Pos)#define EXTI_PR_PR22_Pos (22U)#define EXTI_PR_PR21 EXTI_PR_PR21_Msk#define EXTI_PR_PR21_Msk (0x1UL << EXTI_PR_PR21_Pos)#define EXTI_PR_PR21_Pos (21U)#define EXTI_PR_PR20 EXTI_PR_PR20_Msk#define EXTI_PR_PR20_Msk (0x1UL << EXTI_PR_PR20_Pos)#define EXTI_PR_PR20_Pos (20U)#define EXTI_PR_PR19 EXTI_PR_PR19_Msk#define EXTI_PR_PR19_Msk (0x1UL << EXTI_PR_PR19_Pos)#define EXTI_PR_PR19_Pos (19U)#define EXTI_PR_PR18 EXTI_PR_PR18_Msk#define EXTI_PR_PR18_Msk (0x1UL << EXTI_PR_PR18_Pos)#define EXTI_PR_PR18_Pos (18U)#define EXTI_PR_PR17 EXTI_PR_PR17_Msk#define EXTI_PR_PR17_Msk (0x1UL << EXTI_PR_PR17_Pos)#define EXTI_PR_PR17_Pos (17U)#define EXTI_PR_PR16 EXTI_PR_PR16_Msk#define EXTI_PR_PR16_Msk (0x1UL << EXTI_PR_PR16_Pos)#define EXTI_PR_PR16_Pos (16U)#define EXTI_PR_PR15 EXTI_PR_PR15_Msk#define EXTI_PR_PR15_Msk (0x1UL << EXTI_PR_PR15_Pos)#define EXTI_PR_PR15_Pos (15U)#define EXTI_PR_PR14 EXTI_PR_PR14_Msk#define EXTI_PR_PR14_Msk (0x1UL << EXTI_PR_PR14_Pos)#define EXTI_PR_PR14_Pos (14U)#define EXTI_PR_PR13 EXTI_PR_PR13_Msk#define EXTI_PR_PR13_Msk (0x1UL << EXTI_PR_PR13_Pos)#define EXTI_PR_PR13_Pos (13U)#define EXTI_PR_PR12 EXTI_PR_PR12_Msk#define EXTI_PR_PR12_Msk (0x1UL << EXTI_PR_PR12_Pos)#define EXTI_PR_PR12_Pos (12U)#define EXTI_PR_PR11 EXTI_PR_PR11_Msk#define EXTI_PR_PR11_Msk (0x1UL << EXTI_PR_PR11_Pos)#define EXTI_PR_PR11_Pos (11U)#define EXTI_PR_PR10 EXTI_PR_PR10_Msk#define EXTI_PR_PR10_Msk (0x1UL << EXTI_PR_PR10_Pos)#define EXTI_PR_PR10_Pos (10U)#define EXTI_PR_PR9 EXTI_PR_PR9_Msk#define EXTI_PR_PR9_Msk (0x1UL << EXTI_PR_PR9_Pos)#define EXTI_PR_PR9_Pos (9U)#define EXTI_PR_PR8 EXTI_PR_PR8_Msk#define EXTI_PR_PR8_Msk (0x1UL << EXTI_PR_PR8_Pos)#define EXTI_PR_PR8_Pos (8U)#define EXTI_PR_PR7 EXTI_PR_PR7_Msk#define EXTI_PR_PR7_Msk (0x1UL << EXTI_PR_PR7_Pos)#define EXTI_PR_PR7_Pos (7U)#define EXTI_PR_PR6 EXTI_PR_PR6_Msk#define EXTI_PR_PR6_Msk (0x1UL << EXTI_PR_PR6_Pos)#define EXTI_PR_PR6_Pos (6U)#define EXTI_PR_PR5 EXTI_PR_PR5_Msk#define EXTI_PR_PR5_Msk (0x1UL << EXTI_PR_PR5_Pos)#define EXTI_PR_PR5_Pos (5U)#define EXTI_PR_PR4 EXTI_PR_PR4_Msk#define EXTI_PR_PR4_Msk (0x1UL << EXTI_PR_PR4_Pos)#define EXTI_PR_PR4_Pos (4U)#define EXTI_PR_PR3 EXTI_PR_PR3_Msk#define EXTI_PR_PR3_Msk (0x1UL << EXTI_PR_PR3_Pos)#define EXTI_PR_PR3_Pos (3U)#define EXTI_PR_PR2 EXTI_PR_PR2_Msk#define EXTI_PR_PR2_Msk (0x1UL << EXTI_PR_PR2_Pos)#define EXTI_PR_PR2_Pos (2U)#define EXTI_PR_PR1 EXTI_PR_PR1_Msk#define EXTI_PR_PR1_Msk (0x1UL << EXTI_PR_PR1_Pos)#define EXTI_PR_PR1_Pos (1U)#define EXTI_PR_PR0 EXTI_PR_PR0_Msk#define EXTI_PR_PR0_Msk (0x1UL << EXTI_PR_PR0_Pos)#define EXTI_PR_PR0_Pos (0U)#define EXTI_SWIER_SWIER24 EXTI_SWIER_SWIER24_Msk#define EXTI_SWIER_SWIER24_Msk (0x1UL << EXTI_SWIER_SWIER24_Pos)#define EXTI_SWIER_SWIER24_Pos (24U)#define EXTI_SWIER_SWIER23 EXTI_SWIER_SWIER23_Msk#define EXTI_SWIER_SWIER23_Msk (0x1UL << EXTI_SWIER_SWIER23_Pos)#define EXTI_SWIER_SWIER23_Pos (23U)#define EXTI_SWIER_SWIER22 EXTI_SWIER_SWIER22_Msk#define EXTI_SWIER_SWIER22_Msk (0x1UL << EXTI_SWIER_SWIER22_Pos)#define EXTI_SWIER_SWIER22_Pos (22U)#define EXTI_SWIER_SWIER21 EXTI_SWIER_SWIER21_Msk#define EXTI_SWIER_SWIER21_Msk (0x1UL << EXTI_SWIER_SWIER21_Pos)#define EXTI_SWIER_SWIER21_Pos (21U)#define EXTI_SWIER_SWIER20 EXTI_SWIER_SWIER20_Msk#define EXTI_SWIER_SWIER20_Msk (0x1UL << EXTI_SWIER_SWIER20_Pos)#define EXTI_SWIER_SWIER20_Pos (20U)#define EXTI_SWIER_SWIER19 EXTI_SWIER_SWIER19_Msk#define EXTI_SWIER_SWIER19_Msk (0x1UL << EXTI_SWIER_SWIER19_Pos)#define EXTI_SWIER_SWIER19_Pos (19U)#define EXTI_SWIER_SWIER18 EXTI_SWIER_SWIER18_Msk#define EXTI_SWIER_SWIER18_Msk (0x1UL << EXTI_SWIER_SWIER18_Pos)#define EXTI_SWIER_SWIER18_Pos (18U)#define EXTI_SWIER_SWIER17 EXTI_SWIER_SWIER17_Msk#define EXTI_SWIER_SWIER17_Msk (0x1UL << EXTI_SWIER_SWIER17_Pos)#define EXTI_SWIER_SWIER17_Pos (17U)#define EXTI_SWIER_SWIER16 EXTI_SWIER_SWIER16_Msk#define EXTI_SWIER_SWIER16_Msk (0x1UL << EXTI_SWIER_SWIER16_Pos)#define EXTI_SWIER_SWIER16_Pos (16U)#define EXTI_SWIER_SWIER15 EXTI_SWIER_SWIER15_Msk#define EXTI_SWIER_SWIER15_Msk (0x1UL << EXTI_SWIER_SWIER15_Pos)#define EXTI_SWIER_SWIER15_Pos (15U)#define EXTI_SWIER_SWIER14 EXTI_SWIER_SWIER14_Msk#define EXTI_SWIER_SWIER14_Msk (0x1UL << EXTI_SWIER_SWIER14_Pos)#define EXTI_SWIER_SWIER14_Pos (14U)#define EXTI_SWIER_SWIER13 EXTI_SWIER_SWIER13_Msk#define EXTI_SWIER_SWIER13_Msk (0x1UL << EXTI_SWIER_SWIER13_Pos)#define EXTI_SWIER_SWIER13_Pos (13U)#define EXTI_SWIER_SWIER12 EXTI_SWIER_SWIER12_Msk#define EXTI_SWIER_SWIER12_Msk (0x1UL << EXTI_SWIER_SWIER12_Pos)#define EXTI_SWIER_SWIER12_Pos (12U)#define EXTI_SWIER_SWIER11 EXTI_SWIER_SWIER11_Msk#define EXTI_SWIER_SWIER11_Msk (0x1UL << EXTI_SWIER_SWIER11_Pos)#define EXTI_SWIER_SWIER11_Pos (11U)#define EXTI_SWIER_SWIER10 EXTI_SWIER_SWIER10_Msk#define EXTI_SWIER_SWIER10_Msk (0x1UL << EXTI_SWIER_SWIER10_Pos)#define EXTI_SWIER_SWIER10_Pos (10U)#define EXTI_SWIER_SWIER9 EXTI_SWIER_SWIER9_Msk#define EXTI_SWIER_SWIER9_Msk (0x1UL << EXTI_SWIER_SWIER9_Pos)#define EXTI_SWIER_SWIER9_Pos (9U)#define EXTI_SWIER_SWIER8 EXTI_SWIER_SWIER8_Msk#define EXTI_SWIER_SWIER8_Msk (0x1UL << EXTI_SWIER_SWIER8_Pos)#define EXTI_SWIER_SWIER8_Pos (8U)#define EXTI_SWIER_SWIER7 EXTI_SWIER_SWIER7_Msk#define EXTI_SWIER_SWIER7_Msk (0x1UL << EXTI_SWIER_SWIER7_Pos)#define EXTI_SWIER_SWIER7_Pos (7U)#define EXTI_SWIER_SWIER6 EXTI_SWIER_SWIER6_Msk#define EXTI_SWIER_SWIER6_Msk (0x1UL << EXTI_SWIER_SWIER6_Pos)#define EXTI_SWIER_SWIER6_Pos (6U)#define EXTI_SWIER_SWIER5 EXTI_SWIER_SWIER5_Msk#define EXTI_SWIER_SWIER5_Msk (0x1UL << EXTI_SWIER_SWIER5_Pos)#define EXTI_SWIER_SWIER5_Pos (5U)#define EXTI_SWIER_SWIER4 EXTI_SWIER_SWIER4_Msk#define EXTI_SWIER_SWIER4_Msk (0x1UL << EXTI_SWIER_SWIER4_Pos)#define EXTI_SWIER_SWIER4_Pos (4U)#define EXTI_SWIER_SWIER3 EXTI_SWIER_SWIER3_Msk#define EXTI_SWIER_SWIER3_Msk (0x1UL << EXTI_SWIER_SWIER3_Pos)#define EXTI_SWIER_SWIER3_Pos (3U)#define EXTI_SWIER_SWIER2 EXTI_SWIER_SWIER2_Msk#define EXTI_SWIER_SWIER2_Msk (0x1UL << EXTI_SWIER_SWIER2_Pos)#define EXTI_SWIER_SWIER2_Pos (2U)#define EXTI_SWIER_SWIER1 EXTI_SWIER_SWIER1_Msk#define EXTI_SWIER_SWIER1_Msk (0x1UL << EXTI_SWIER_SWIER1_Pos)#define EXTI_SWIER_SWIER1_Pos (1U)#define EXTI_SWIER_SWIER0 EXTI_SWIER_SWIER0_Msk#define EXTI_SWIER_SWIER0_Msk (0x1UL << EXTI_SWIER_SWIER0_Pos)#define EXTI_SWIER_SWIER0_Pos (0U)#define EXTI_FTSR_TR24 EXTI_FTSR_TR24_Msk#define EXTI_FTSR_TR24_Msk (0x1UL << EXTI_FTSR_TR24_Pos)#define EXTI_FTSR_TR24_Pos (24U)#define EXTI_FTSR_TR23 EXTI_FTSR_TR23_Msk#define EXTI_FTSR_TR23_Msk (0x1UL << EXTI_FTSR_TR23_Pos)#define EXTI_FTSR_TR23_Pos (23U)#define EXTI_FTSR_TR22 EXTI_FTSR_TR22_Msk#define EXTI_FTSR_TR22_Msk (0x1UL << EXTI_FTSR_TR22_Pos)#define EXTI_FTSR_TR22_Pos (22U)#define EXTI_FTSR_TR21 EXTI_FTSR_TR21_Msk#define EXTI_FTSR_TR21_Msk (0x1UL << EXTI_FTSR_TR21_Pos)#define EXTI_FTSR_TR21_Pos (21U)#define EXTI_FTSR_TR20 EXTI_FTSR_TR20_Msk#define EXTI_FTSR_TR20_Msk (0x1UL << EXTI_FTSR_TR20_Pos)#define EXTI_FTSR_TR20_Pos (20U)#define EXTI_FTSR_TR19 EXTI_FTSR_TR19_Msk#define EXTI_FTSR_TR19_Msk (0x1UL << EXTI_FTSR_TR19_Pos)#define EXTI_FTSR_TR19_Pos (19U)#define EXTI_FTSR_TR18 EXTI_FTSR_TR18_Msk#define EXTI_FTSR_TR18_Msk (0x1UL << EXTI_FTSR_TR18_Pos)#define EXTI_FTSR_TR18_Pos (18U)#define EXTI_FTSR_TR17 EXTI_FTSR_TR17_Msk#define EXTI_FTSR_TR17_Msk (0x1UL << EXTI_FTSR_TR17_Pos)#define EXTI_FTSR_TR17_Pos (17U)#define EXTI_FTSR_TR16 EXTI_FTSR_TR16_Msk#define EXTI_FTSR_TR16_Msk (0x1UL << EXTI_FTSR_TR16_Pos)#define EXTI_FTSR_TR16_Pos (16U)#define EXTI_FTSR_TR15 EXTI_FTSR_TR15_Msk#define EXTI_FTSR_TR15_Msk (0x1UL << EXTI_FTSR_TR15_Pos)#define EXTI_FTSR_TR15_Pos (15U)#define EXTI_FTSR_TR14 EXTI_FTSR_TR14_Msk#define EXTI_FTSR_TR14_Msk (0x1UL << EXTI_FTSR_TR14_Pos)#define EXTI_FTSR_TR14_Pos (14U)#define EXTI_FTSR_TR13 EXTI_FTSR_TR13_Msk#define EXTI_FTSR_TR13_Msk (0x1UL << EXTI_FTSR_TR13_Pos)#define EXTI_FTSR_TR13_Pos (13U)#define EXTI_FTSR_TR12 EXTI_FTSR_TR12_Msk#define EXTI_FTSR_TR12_Msk (0x1UL << EXTI_FTSR_TR12_Pos)#define EXTI_FTSR_TR12_Pos (12U)#define EXTI_FTSR_TR11 EXTI_FTSR_TR11_Msk#define EXTI_FTSR_TR11_Msk (0x1UL << EXTI_FTSR_TR11_Pos)#define EXTI_FTSR_TR11_Pos (11U)#define EXTI_FTSR_TR10 EXTI_FTSR_TR10_Msk#define EXTI_FTSR_TR10_Msk (0x1UL << EXTI_FTSR_TR10_Pos)#define EXTI_FTSR_TR10_Pos (10U)#define EXTI_FTSR_TR9 EXTI_FTSR_TR9_Msk#define EXTI_FTSR_TR9_Msk (0x1UL << EXTI_FTSR_TR9_Pos)#define EXTI_FTSR_TR9_Pos (9U)#define EXTI_FTSR_TR8 EXTI_FTSR_TR8_Msk#define EXTI_FTSR_TR8_Msk (0x1UL << EXTI_FTSR_TR8_Pos)#define EXTI_FTSR_TR8_Pos (8U)#define EXTI_FTSR_TR7 EXTI_FTSR_TR7_Msk#define EXTI_FTSR_TR7_Msk (0x1UL << EXTI_FTSR_TR7_Pos)#define EXTI_FTSR_TR7_Pos (7U)#define EXTI_FTSR_TR6 EXTI_FTSR_TR6_Msk#define EXTI_FTSR_TR6_Msk (0x1UL << EXTI_FTSR_TR6_Pos)#define EXTI_FTSR_TR6_Pos (6U)#define EXTI_FTSR_TR5 EXTI_FTSR_TR5_Msk#define EXTI_FTSR_TR5_Msk (0x1UL << EXTI_FTSR_TR5_Pos)#define EXTI_FTSR_TR5_Pos (5U)#define EXTI_FTSR_TR4 EXTI_FTSR_TR4_Msk#define EXTI_FTSR_TR4_Msk (0x1UL << EXTI_FTSR_TR4_Pos)#define EXTI_FTSR_TR4_Pos (4U)#define EXTI_FTSR_TR3 EXTI_FTSR_TR3_Msk#define EXTI_FTSR_TR3_Msk (0x1UL << EXTI_FTSR_TR3_Pos)#define EXTI_FTSR_TR3_Pos (3U)#define EXTI_FTSR_TR2 EXTI_FTSR_TR2_Msk#define EXTI_FTSR_TR2_Msk (0x1UL << EXTI_FTSR_TR2_Pos)#define EXTI_FTSR_TR2_Pos (2U)#define EXTI_FTSR_TR1 EXTI_FTSR_TR1_Msk#define EXTI_FTSR_TR1_Msk (0x1UL << EXTI_FTSR_TR1_Pos)#define EXTI_FTSR_TR1_Pos (1U)#define EXTI_FTSR_TR0 EXTI_FTSR_TR0_Msk#define EXTI_FTSR_TR0_Msk (0x1UL << EXTI_FTSR_TR0_Pos)#define EXTI_FTSR_TR0_Pos (0U)#define EXTI_RTSR_TR24 EXTI_RTSR_TR24_Msk#define EXTI_RTSR_TR24_Msk (0x1UL << EXTI_RTSR_TR24_Pos)#define EXTI_RTSR_TR24_Pos (24U)#define EXTI_RTSR_TR23 EXTI_RTSR_TR23_Msk#define EXTI_RTSR_TR23_Msk (0x1UL << EXTI_RTSR_TR23_Pos)#define EXTI_RTSR_TR23_Pos (23U)#define EXTI_RTSR_TR22 EXTI_RTSR_TR22_Msk#define EXTI_RTSR_TR22_Msk (0x1UL << EXTI_RTSR_TR22_Pos)#define EXTI_RTSR_TR22_Pos (22U)#define EXTI_RTSR_TR21 EXTI_RTSR_TR21_Msk#define EXTI_RTSR_TR21_Msk (0x1UL << EXTI_RTSR_TR21_Pos)#define EXTI_RTSR_TR21_Pos (21U)#define EXTI_RTSR_TR20 EXTI_RTSR_TR20_Msk#define EXTI_RTSR_TR20_Msk (0x1UL << EXTI_RTSR_TR20_Pos)#define EXTI_RTSR_TR20_Pos (20U)#define EXTI_RTSR_TR19 EXTI_RTSR_TR19_Msk#define EXTI_RTSR_TR19_Msk (0x1UL << EXTI_RTSR_TR19_Pos)#define EXTI_RTSR_TR19_Pos (19U)#define EXTI_RTSR_TR18 EXTI_RTSR_TR18_Msk#define EXTI_RTSR_TR18_Msk (0x1UL << EXTI_RTSR_TR18_Pos)#define EXTI_RTSR_TR18_Pos (18U)#define EXTI_RTSR_TR17 EXTI_RTSR_TR17_Msk#define EXTI_RTSR_TR17_Msk (0x1UL << EXTI_RTSR_TR17_Pos)#define EXTI_RTSR_TR17_Pos (17U)#define EXTI_RTSR_TR16 EXTI_RTSR_TR16_Msk#define EXTI_RTSR_TR16_Msk (0x1UL << EXTI_RTSR_TR16_Pos)#define EXTI_RTSR_TR16_Pos (16U)#define EXTI_RTSR_TR15 EXTI_RTSR_TR15_Msk#define EXTI_RTSR_TR15_Msk (0x1UL << EXTI_RTSR_TR15_Pos)#define EXTI_RTSR_TR15_Pos (15U)#define EXTI_RTSR_TR14 EXTI_RTSR_TR14_Msk#define EXTI_RTSR_TR14_Msk (0x1UL << EXTI_RTSR_TR14_Pos)#define EXTI_RTSR_TR14_Pos (14U)#define EXTI_RTSR_TR13 EXTI_RTSR_TR13_Msk#define EXTI_RTSR_TR13_Msk (0x1UL << EXTI_RTSR_TR13_Pos)#define EXTI_RTSR_TR13_Pos (13U)#define EXTI_RTSR_TR12 EXTI_RTSR_TR12_Msk#define EXTI_RTSR_TR12_Msk (0x1UL << EXTI_RTSR_TR12_Pos)#define EXTI_RTSR_TR12_Pos (12U)#define EXTI_RTSR_TR11 EXTI_RTSR_TR11_Msk#define EXTI_RTSR_TR11_Msk (0x1UL << EXTI_RTSR_TR11_Pos)#define EXTI_RTSR_TR11_Pos (11U)#define EXTI_RTSR_TR10 EXTI_RTSR_TR10_Msk#define EXTI_RTSR_TR10_Msk (0x1UL << EXTI_RTSR_TR10_Pos)#define EXTI_RTSR_TR10_Pos (10U)#define EXTI_RTSR_TR9 EXTI_RTSR_TR9_Msk#define EXTI_RTSR_TR9_Msk (0x1UL << EXTI_RTSR_TR9_Pos)#define EXTI_RTSR_TR9_Pos (9U)#define EXTI_RTSR_TR8 EXTI_RTSR_TR8_Msk#define EXTI_RTSR_TR8_Msk (0x1UL << EXTI_RTSR_TR8_Pos)#define EXTI_RTSR_TR8_Pos (8U)#define EXTI_RTSR_TR7 EXTI_RTSR_TR7_Msk#define EXTI_RTSR_TR7_Msk (0x1UL << EXTI_RTSR_TR7_Pos)#define EXTI_RTSR_TR7_Pos (7U)#define EXTI_RTSR_TR6 EXTI_RTSR_TR6_Msk#define EXTI_RTSR_TR6_Msk (0x1UL << EXTI_RTSR_TR6_Pos)#define EXTI_RTSR_TR6_Pos (6U)#define EXTI_RTSR_TR5 EXTI_RTSR_TR5_Msk#define EXTI_RTSR_TR5_Msk (0x1UL << EXTI_RTSR_TR5_Pos)#define EXTI_RTSR_TR5_Pos (5U)#define EXTI_RTSR_TR4 EXTI_RTSR_TR4_Msk#define EXTI_RTSR_TR4_Msk (0x1UL << EXTI_RTSR_TR4_Pos)#define EXTI_RTSR_TR4_Pos (4U)#define EXTI_RTSR_TR3 EXTI_RTSR_TR3_Msk#define EXTI_RTSR_TR3_Msk (0x1UL << EXTI_RTSR_TR3_Pos)#define EXTI_RTSR_TR3_Pos (3U)#define EXTI_RTSR_TR2 EXTI_RTSR_TR2_Msk#define EXTI_RTSR_TR2_Msk (0x1UL << EXTI_RTSR_TR2_Pos)#define EXTI_RTSR_TR2_Pos (2U)#define EXTI_RTSR_TR1 EXTI_RTSR_TR1_Msk#define EXTI_RTSR_TR1_Msk (0x1UL << EXTI_RTSR_TR1_Pos)#define EXTI_RTSR_TR1_Pos (1U)#define EXTI_RTSR_TR0 EXTI_RTSR_TR0_Msk#define EXTI_RTSR_TR0_Msk (0x1UL << EXTI_RTSR_TR0_Pos)#define EXTI_RTSR_TR0_Pos (0U)#define EXTI_EMR_EM24 EXTI_EMR_MR24#define EXTI_EMR_EM23 EXTI_EMR_MR23#define EXTI_EMR_EM22 EXTI_EMR_MR22#define EXTI_EMR_EM21 EXTI_EMR_MR21#define EXTI_EMR_EM20 EXTI_EMR_MR20#define EXTI_EMR_EM19 EXTI_EMR_MR19#define EXTI_EMR_EM18 EXTI_EMR_MR18#define EXTI_EMR_EM17 EXTI_EMR_MR17#define EXTI_EMR_EM16 EXTI_EMR_MR16#define EXTI_EMR_EM15 EXTI_EMR_MR15#define EXTI_EMR_EM14 EXTI_EMR_MR14#define EXTI_EMR_EM13 EXTI_EMR_MR13#define EXTI_EMR_EM12 EXTI_EMR_MR12#define EXTI_EMR_EM11 EXTI_EMR_MR11#define EXTI_EMR_EM10 EXTI_EMR_MR10#define EXTI_EMR_EM9 EXTI_EMR_MR9#define EXTI_EMR_EM8 EXTI_EMR_MR8#define EXTI_EMR_EM7 EXTI_EMR_MR7#define EXTI_EMR_EM6 EXTI_EMR_MR6#define EXTI_EMR_EM5 EXTI_EMR_MR5#define CAN_F13R2_FB4_Pos (4U)#define CAN_F13R2_FB3 CAN_F13R2_FB3_Msk#define CAN_F13R2_FB3_Msk (0x1UL << CAN_F13R2_FB3_Pos)#define CAN_F13R2_FB3_Pos (3U)#define CAN_F13R2_FB2 CAN_F13R2_FB2_Msk#define CAN_F13R2_FB2_Msk (0x1UL << CAN_F13R2_FB2_Pos)#define CAN_F13R2_FB2_Pos (2U)#define CAN_F13R2_FB1 CAN_F13R2_FB1_Msk#define CAN_F13R2_FB1_Msk (0x1UL << CAN_F13R2_FB1_Pos)#define CAN_F13R2_FB1_Pos (1U)#define CAN_F13R2_FB0 CAN_F13R2_FB0_Msk#define CAN_F13R2_FB0_Msk (0x1UL << CAN_F13R2_FB0_Pos)#define CAN_F13R2_FB0_Pos (0U)#define CAN_F12R2_FB31 CAN_F12R2_FB31_Msk#define CAN_F12R2_FB31_Msk (0x1UL << CAN_F12R2_FB31_Pos)#define CAN_F12R2_FB31_Pos (31U)#define CAN_F12R2_FB30 CAN_F12R2_FB30_Msk#define CAN_F12R2_FB30_Msk (0x1UL << CAN_F12R2_FB30_Pos)#define CAN_F12R2_FB30_Pos (30U)#define CAN_F12R2_FB29 CAN_F12R2_FB29_Msk#define CAN_F12R2_FB29_Msk (0x1UL << CAN_F12R2_FB29_Pos)#define CAN_F12R2_FB29_Pos (29U)#define CAN_F12R2_FB28 CAN_F12R2_FB28_Msk#define CAN_F12R2_FB28_Msk (0x1UL << CAN_F12R2_FB28_Pos)#define CAN_F12R2_FB28_Pos (28U)#define CAN_F12R2_FB27 CAN_F12R2_FB27_Msk#define CAN_F12R2_FB27_Msk (0x1UL << CAN_F12R2_FB27_Pos)#define CAN_F12R2_FB27_Pos (27U)#define CAN_F12R2_FB26 CAN_F12R2_FB26_Msk#define CAN_F12R2_FB26_Msk (0x1UL << CAN_F12R2_FB26_Pos)#define GPIO_BSRR_BR12_Msk (0x1UL << GPIO_BSRR_BR12_Pos)#define GPIO_BSRR_BR12_Pos (28U)#define GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk#define GPIO_BSRR_BR11_Msk (0x1UL << GPIO_BSRR_BR11_Pos)#define GPIO_BSRR_BR11_Pos (27U)#define GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk#define GPIO_BSRR_BR10_Msk (0x1UL << GPIO_BSRR_BR10_Pos)#define GPIO_BSRR_BR10_Pos (26U)#define GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk#define GPIO_BSRR_BR9_Msk (0x1UL << GPIO_BSRR_BR9_Pos)#define GPIO_BSRR_BR9_Pos (25U)#define GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk#define GPIO_BSRR_BR8_Msk (0x1UL << GPIO_BSRR_BR8_Pos)#define GPIO_BSRR_BR8_Pos (24U)#define GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk#define GPIO_BSRR_BR7_Msk (0x1UL << GPIO_BSRR_BR7_Pos)#define GPIO_BSRR_BR7_Pos (23U)#define GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk#define GPIO_BSRR_BR6_Msk (0x1UL << GPIO_BSRR_BR6_Pos)#define GPIO_BSRR_BR6_Pos (22U)#define GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk#define GPIO_BSRR_BR5_Msk (0x1UL << GPIO_BSRR_BR5_Pos)#define GPIO_BSRR_BR5_Pos (21U)#define GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk#define GPIO_BSRR_BR4_Msk (0x1UL << GPIO_BSRR_BR4_Pos)#define GPIO_BSRR_BR4_Pos (20U)#define GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk#define GPIO_BSRR_BR3_Msk (0x1UL << GPIO_BSRR_BR3_Pos)#define GPIO_BSRR_BR3_Pos (19U)#define GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk#define GPIO_BSRR_BR2_Msk (0x1UL << GPIO_BSRR_BR2_Pos)#define GPIO_BSRR_BR2_Pos (18U)#define GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk#define GPIO_BSRR_BR1_Msk (0x1UL << GPIO_BSRR_BR1_Pos)#define GPIO_BSRR_BR1_Pos (17U)#define GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk#define GPIO_BSRR_BR0_Msk (0x1UL << GPIO_BSRR_BR0_Pos)#define GPIO_BSRR_BR0_Pos (16U)#define GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk#define GPIO_BSRR_BS15_Msk (0x1UL << GPIO_BSRR_BS15_Pos)#define GPIO_BSRR_BS15_Pos (15U)#define GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk#define GPIO_BSRR_BS14_Msk (0x1UL << GPIO_BSRR_BS14_Pos)#define GPIO_BSRR_BS14_Pos (14U)#define GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk#define GPIO_BSRR_BS13_Msk (0x1UL << GPIO_BSRR_BS13_Pos)#define GPIO_BSRR_BS13_Pos (13U)#define GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk#define GPIO_BSRR_BS12_Msk (0x1UL << GPIO_BSRR_BS12_Pos)#define GPIO_BSRR_BS12_Pos (12U)#define GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk#define GPIO_BSRR_BS11_Msk (0x1UL << GPIO_BSRR_BS11_Pos)#define GPIO_BSRR_BS11_Pos (11U)#define GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk#define GPIO_BSRR_BS10_Msk (0x1UL << GPIO_BSRR_BS10_Pos)#define GPIO_BSRR_BS10_Pos (10U)#define GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk#define GPIO_BSRR_BS9_Msk (0x1UL << GPIO_BSRR_BS9_Pos)#define GPIO_BSRR_BS9_Pos (9U)#define GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk#define GPIO_BSRR_BS8_Msk (0x1UL << GPIO_BSRR_BS8_Pos)#define GPIO_BSRR_BS8_Pos (8U)#define GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk#define GPIO_BSRR_BS7_Msk (0x1UL << GPIO_BSRR_BS7_Pos)#define GPIO_BSRR_BS7_Pos (7U)#define GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk#define GPIO_BSRR_BS6_Msk (0x1UL << GPIO_BSRR_BS6_Pos)#define GPIO_BSRR_BS6_Pos (6U)#define GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk#define GPIO_BSRR_BS5_Msk (0x1UL << GPIO_BSRR_BS5_Pos)#define GPIO_BSRR_BS5_Pos (5U)#define GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk#define GPIO_BSRR_BS4_Msk (0x1UL << GPIO_BSRR_BS4_Pos)#define GPIO_BSRR_BS4_Pos (4U)#define GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk#define GPIO_BSRR_BS3_Msk (0x1UL << GPIO_BSRR_BS3_Pos)#define GPIO_BSRR_BS3_Pos (3U)#define GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk#define GPIO_BSRR_BS2_Msk (0x1UL << GPIO_BSRR_BS2_Pos)#define GPIO_BSRR_BS2_Pos (2U)#define GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk#define GPIO_BSRR_BS1_Msk (0x1UL << GPIO_BSRR_BS1_Pos)#define GPIO_BSRR_BS1_Pos (1U)#define GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk#define GPIO_BSRR_BS0_Msk (0x1UL << GPIO_BSRR_BS0_Pos)#define GPIO_BSRR_BS0_Pos (0U)#define GPIO_ODR_ODR_15 GPIO_ODR_OD15#define GPIO_ODR_ODR_14 GPIO_ODR_OD14#define GPIO_ODR_ODR_13 GPIO_ODR_OD13#define GPIO_ODR_ODR_12 GPIO_ODR_OD12#define GPIO_ODR_ODR_11 GPIO_ODR_OD11#define GPIO_ODR_ODR_10 GPIO_ODR_OD10#define GPIO_ODR_ODR_9 GPIO_ODR_OD9#define GPIO_ODR_ODR_8 GPIO_ODR_OD8#define GPIO_ODR_ODR_7 GPIO_ODR_OD7#define GPIO_ODR_ODR_6 GPIO_ODR_OD6#define GPIO_ODR_ODR_5 GPIO_ODR_OD5#define GPIO_ODR_ODR_4 GPIO_ODR_OD4#define GPIO_ODR_ODR_3 GPIO_ODR_OD3#define GPIO_ODR_ODR_2 GPIO_ODR_OD2#define GPIO_ODR_ODR_1 GPIO_ODR_OD1#define GPIO_ODR_ODR_0 GPIO_ODR_OD0#define GPIO_ODR_OD15 GPIO_ODR_OD15_Msk#define GPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos)#define GPIO_ODR_OD15_Pos (15U)#define GPIO_ODR_OD14 GPIO_ODR_OD14_Msk#define GPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos)#define GPIO_ODR_OD14_Pos (14U)#define GPIO_ODR_OD13 GPIO_ODR_OD13_Msk#define GPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos)#define GPIO_ODR_OD13_Pos (13U)#define GPIO_ODR_OD12 GPIO_ODR_OD12_Msk#define GPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos)#define GPIO_ODR_OD12_Pos (12U)#define GPIO_ODR_OD11 GPIO_ODR_OD11_Msk#define GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos)#define GPIO_ODR_OD11_Pos (11U)#define GPIO_ODR_OD10 GPIO_ODR_OD10_Msk#define GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos)#define GPIO_ODR_OD10_Pos (10U)#define GPIO_ODR_OD9 GPIO_ODR_OD9_Msk#define GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos)#define GPIO_ODR_OD9_Pos (9U)#define GPIO_ODR_OD8 GPIO_ODR_OD8_Msk#define GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos)#define GPIO_ODR_OD8_Pos (8U)#define GPIO_ODR_OD7 GPIO_ODR_OD7_Msk#define GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos)#define GPIO_ODR_OD7_Pos (7U)#define GPIO_ODR_OD6 GPIO_ODR_OD6_Msk#define GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos)#define GPIO_ODR_OD6_Pos (6U)#define GPIO_ODR_OD5 GPIO_ODR_OD5_Msk#define GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos)#define GPIO_ODR_OD5_Pos (5U)#define GPIO_ODR_OD4 GPIO_ODR_OD4_Msk#define GPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos)#define GPIO_ODR_OD4_Pos (4U)#define GPIO_ODR_OD3 GPIO_ODR_OD3_Msk#define GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos)#define GPIO_ODR_OD3_Pos (3U)#define GPIO_ODR_OD2 GPIO_ODR_OD2_Msk#define GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos)#define GPIO_ODR_OD2_Pos (2U)#define GPIO_ODR_OD1 GPIO_ODR_OD1_Msk#define GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos)#define GPIO_ODR_OD1_Pos (1U)#define GPIO_ODR_OD0 GPIO_ODR_OD0_Msk#define GPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos)#define GPIO_ODR_OD0_Pos (0U)#define GPIO_IDR_IDR_15 GPIO_IDR_ID15#define GPIO_IDR_IDR_14 GPIO_IDR_ID14#define GPIO_IDR_IDR_13 GPIO_IDR_ID13#define GPIO_IDR_IDR_12 GPIO_IDR_ID12#define GPIO_IDR_IDR_11 GPIO_IDR_ID11#define GPIO_IDR_IDR_10 GPIO_IDR_ID10#define GPIO_IDR_IDR_9 GPIO_IDR_ID9#define GPIO_IDR_IDR_8 GPIO_IDR_ID8#define GPIO_IDR_IDR_7 GPIO_IDR_ID7#define GPIO_IDR_IDR_6 GPIO_IDR_ID6#define GPIO_IDR_IDR_5 GPIO_IDR_ID5#define GPIO_IDR_IDR_4 GPIO_IDR_ID4#define GPIO_IDR_IDR_3 GPIO_IDR_ID3#define GPIO_IDR_IDR_2 GPIO_IDR_ID2#define GPIO_IDR_IDR_1 GPIO_IDR_ID1#define GPIO_IDR_IDR_0 GPIO_IDR_ID0#define GPIO_IDR_ID15 GPIO_IDR_ID15_Msk#define GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos)#define GPIO_IDR_ID15_Pos (15U)#define GPIO_IDR_ID14 GPIO_IDR_ID14_Msk#define GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos)#define GPIO_IDR_ID14_Pos (14U)#define GPIO_IDR_ID13 GPIO_IDR_ID13_Msk#define GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos)#define GPIO_IDR_ID13_Pos (13U)#define GPIO_IDR_ID12 GPIO_IDR_ID12_Msk#define GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos)#define GPIO_IDR_ID12_Pos (12U)#define GPIO_IDR_ID11 GPIO_IDR_ID11_Msk#define GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos)#define GPIO_IDR_ID11_Pos (11U)#define GPIO_IDR_ID10 GPIO_IDR_ID10_Msk#define GPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos)#define GPIO_IDR_ID10_Pos (10U)#define GPIO_IDR_ID9 GPIO_IDR_ID9_Msk#define GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos)#define GPIO_IDR_ID9_Pos (9U)#define GPIO_IDR_ID8 GPIO_IDR_ID8_Msk#define GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos)#define GPIO_IDR_ID8_Pos (8U)#define GPIO_IDR_ID7 GPIO_IDR_ID7_Msk#define GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos)#define GPIO_IDR_ID7_Pos (7U)#define GPIO_IDR_ID6 GPIO_IDR_ID6_Msk#define GPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos)#define GPIO_IDR_ID6_Pos (6U)#define GPIO_IDR_ID5 GPIO_IDR_ID5_Msk#define GPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos)#define GPIO_IDR_ID5_Pos (5U)#define GPIO_IDR_ID4 GPIO_IDR_ID4_Msk#define GPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos)#define GPIO_IDR_ID4_Pos (4U)#define GPIO_IDR_ID3 GPIO_IDR_ID3_Msk#define GPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos)#define GPIO_IDR_ID3_Pos (3U)#define GPIO_IDR_ID2 GPIO_IDR_ID2_Msk#define GPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos)#define GPIO_IDR_ID2_Pos (2U)#define GPIO_IDR_ID1 GPIO_IDR_ID1_Msk#define GPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos)#define GPIO_IDR_ID1_Pos (1U)#define GPIO_IDR_ID0 GPIO_IDR_ID0_Msk#define GPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos)#define GPIO_IDR_ID0_Pos (0U)#define GPIO_PUPDR_PUPDR15_1 (0x2UL << GPIO_PUPDR_PUPDR15_Pos)#define GPIO_PUPDR_PUPDR15_0 (0x1UL << GPIO_PUPDR_PUPDR15_Pos)#define GPIO_PUPDR_PUPDR15 GPIO_PUPDR_PUPDR15_Msk#define GPIO_PUPDR_PUPDR15_Msk (0x3UL << GPIO_PUPDR_PUPDR15_Pos)#define GPIO_PUPDR_PUPDR15_Pos (30U)#define GPIO_PUPDR_PUPDR14_1 (0x2UL << GPIO_PUPDR_PUPDR14_Pos)#define GPIO_PUPDR_PUPDR14_0 (0x1UL << GPIO_PUPDR_PUPDR14_Pos)#define GPIO_PUPDR_PUPDR14 GPIO_PUPDR_PUPDR14_Msk#define GPIO_PUPDR_PUPDR14_Msk (0x3UL << GPIO_PUPDR_PUPDR14_Pos)#define GPIO_PUPDR_PUPDR14_Pos (28U)#define GPIO_PUPDR_PUPDR13_1 (0x2UL << GPIO_PUPDR_PUPDR13_Pos)#define GPIO_PUPDR_PUPDR13_0 (0x1UL << GPIO_PUPDR_PUPDR13_Pos)#define GPIO_PUPDR_PUPDR13 GPIO_PUPDR_PUPDR13_Msk#define GPIO_PUPDR_PUPDR13_Msk (0x3UL << GPIO_PUPDR_PUPDR13_Pos)#define GPIO_PUPDR_PUPDR13_Pos (26U)#define GPIO_PUPDR_PUPDR12_1 (0x2UL << GPIO_PUPDR_PUPDR12_Pos)#define GPIO_PUPDR_PUPDR12_0 (0x1UL << GPIO_PUPDR_PUPDR12_Pos)#define GPIO_PUPDR_PUPDR12 GPIO_PUPDR_PUPDR12_Msk#define GPIO_PUPDR_PUPDR12_Msk (0x3UL << GPIO_PUPDR_PUPDR12_Pos)#define GPIO_PUPDR_PUPDR12_Pos (24U)#define GPIO_PUPDR_PUPDR11_1 (0x2UL << GPIO_PUPDR_PUPDR11_Pos)#define GPIO_PUPDR_PUPDR11_0 (0x1UL << GPIO_PUPDR_PUPDR11_Pos)#define GPIO_PUPDR_PUPDR11 GPIO_PUPDR_PUPDR11_Msk#define GPIO_PUPDR_PUPDR11_Msk (0x3UL << GPIO_PUPDR_PUPDR11_Pos)#define GPIO_PUPDR_PUPDR11_Pos (22U)#define GPIO_PUPDR_PUPDR10_1 (0x2UL << GPIO_PUPDR_PUPDR10_Pos)#define GPIO_PUPDR_PUPDR10_0 (0x1UL << GPIO_PUPDR_PUPDR10_Pos)#define GPIO_PUPDR_PUPDR10 GPIO_PUPDR_PUPDR10_Msk#define GPIO_PUPDR_PUPDR10_Msk (0x3UL << GPIO_PUPDR_PUPDR10_Pos)#define GPIO_PUPDR_PUPDR10_Pos (20U)#define GPIO_PUPDR_PUPDR9_1 (0x2UL << GPIO_PUPDR_PUPDR9_Pos)#define GPIO_PUPDR_PUPDR9_0 (0x1UL << GPIO_PUPDR_PUPDR9_Pos)#define GPIO_PUPDR_PUPDR9 GPIO_PUPDR_PUPDR9_Msk#define GPIO_PUPDR_PUPDR9_Msk (0x3UL << GPIO_PUPDR_PUPDR9_Pos)#define GPIO_PUPDR_PUPDR9_Pos (18U)#define GPIO_PUPDR_PUPDR8_1 (0x2UL << GPIO_PUPDR_PUPDR8_Pos)#define GPIO_PUPDR_PUPDR8_0 (0x1UL << GPIO_PUPDR_PUPDR8_Pos)#define GPIO_PUPDR_PUPDR8 GPIO_PUPDR_PUPDR8_Msk#define GPIO_PUPDR_PUPDR8_Msk (0x3UL << GPIO_PUPDR_PUPDR8_Pos)#define GPIO_PUPDR_PUPDR8_Pos (16U)#define GPIO_PUPDR_PUPDR7_1 (0x2UL << GPIO_PUPDR_PUPDR7_Pos)#define GPIO_PUPDR_PUPDR7_0 (0x1UL << GPIO_PUPDR_PUPDR7_Pos)#define GPIO_PUPDR_PUPDR7 GPIO_PUPDR_PUPDR7_Msk#define GPIO_PUPDR_PUPDR7_Msk (0x3UL << GPIO_PUPDR_PUPDR7_Pos)#define GPIO_PUPDR_PUPDR7_Pos (14U)#define GPIO_PUPDR_PUPDR6_1 (0x2UL << GPIO_PUPDR_PUPDR6_Pos)#define GPIO_PUPDR_PUPDR6_0 (0x1UL << GPIO_PUPDR_PUPDR6_Pos)#define GPIO_PUPDR_PUPDR6 GPIO_PUPDR_PUPDR6_Msk#define GPIO_PUPDR_PUPDR6_Msk (0x3UL << GPIO_PUPDR_PUPDR6_Pos)#define GPIO_PUPDR_PUPDR6_Pos (12U)#define GPIO_PUPDR_PUPDR5_1 (0x2UL << GPIO_PUPDR_PUPDR5_Pos)#define GPIO_PUPDR_PUPDR5_0 (0x1UL << GPIO_PUPDR_PUPDR5_Pos)#define GPIO_PUPDR_PUPDR5 GPIO_PUPDR_PUPDR5_Msk#define GPIO_PUPDR_PUPDR5_Msk (0x3UL << GPIO_PUPDR_PUPDR5_Pos)#define GPIO_PUPDR_PUPDR5_Pos (10U)#define GPIO_PUPDR_PUPDR4_1 (0x2UL << GPIO_PUPDR_PUPDR4_Pos)#define GPIO_PUPDR_PUPDR4_0 (0x1UL << GPIO_PUPDR_PUPDR4_Pos)#define GPIO_PUPDR_PUPDR4 GPIO_PUPDR_PUPDR4_Msk#define GPIO_PUPDR_PUPDR4_Msk (0x3UL << GPIO_PUPDR_PUPDR4_Pos)#define GPIO_PUPDR_PUPDR4_Pos (8U)#define GPIO_PUPDR_PUPDR3_1 (0x2UL << GPIO_PUPDR_PUPDR3_Pos)#define GPIO_PUPDR_PUPDR3_0 (0x1UL << GPIO_PUPDR_PUPDR3_Pos)#define GPIO_PUPDR_PUPDR3 GPIO_PUPDR_PUPDR3_Msk#define GPIO_PUPDR_PUPDR3_Msk (0x3UL << GPIO_PUPDR_PUPDR3_Pos)#define GPIO_PUPDR_PUPDR3_Pos (6U)#define GPIO_PUPDR_PUPDR2_1 (0x2UL << GPIO_PUPDR_PUPDR2_Pos)#define GPIO_PUPDR_PUPDR2_0 (0x1UL << GPIO_PUPDR_PUPDR2_Pos)#define GPIO_PUPDR_PUPDR2 GPIO_PUPDR_PUPDR2_Msk#define GPIO_PUPDR_PUPDR2_Msk (0x3UL << GPIO_PUPDR_PUPDR2_Pos)#define GPIO_PUPDR_PUPDR2_Pos (4U)#define GPIO_PUPDR_PUPDR1_1 (0x2UL << GPIO_PUPDR_PUPDR1_Pos)#define GPIO_PUPDR_PUPDR1_0 (0x1UL << GPIO_PUPDR_PUPDR1_Pos)#define GPIO_PUPDR_PUPDR1 GPIO_PUPDR_PUPDR1_Msk#define GPIO_PUPDR_PUPDR1_Msk (0x3UL << GPIO_PUPDR_PUPDR1_Pos)#define GPIO_PUPDR_PUPDR1_Pos (2U)#define GPIO_PUPDR_PUPDR0_1 (0x2UL << GPIO_PUPDR_PUPDR0_Pos)#define GPIO_PUPDR_PUPDR0_0 (0x1UL << GPIO_PUPDR_PUPDR0_Pos)#define GPIO_PUPDR_PUPDR0 GPIO_PUPDR_PUPDR0_Msk#define GPIO_PUPDR_PUPDR0_Msk (0x3UL << GPIO_PUPDR_PUPDR0_Pos)#define GPIO_PUPDR_PUPDR0_Pos (0U)#define GPIO_OSPEEDER_OSPEEDR15_1 GPIO_OSPEEDR_OSPEEDR15_1#define GPIO_OSPEEDER_OSPEEDR15_0 GPIO_OSPEEDR_OSPEEDR15_0#define GPIO_OSPEEDER_OSPEEDR15 GPIO_OSPEEDR_OSPEEDR15#define GPIO_OSPEEDER_OSPEEDR15_Msk GPIO_OSPEEDR_OSPEEDR15_Msk#define GPIO_OSPEEDER_OSPEEDR15_Pos GPIO_OSPEEDR_OSPEEDR15_Pos#define GPIO_OSPEEDER_OSPEEDR14_1 GPIO_OSPEEDR_OSPEEDR14_1#define GPIO_OSPEEDER_OSPEEDR14_0 GPIO_OSPEEDR_OSPEEDR14_0#define GPIO_OSPEEDER_OSPEEDR14 GPIO_OSPEEDR_OSPEEDR14#define GPIO_OSPEEDER_OSPEEDR14_Msk GPIO_OSPEEDR_OSPEEDR14_Msk#define GPIO_OSPEEDER_OSPEEDR14_Pos GPIO_OSPEEDR_OSPEEDR14_Pos#define GPIO_OSPEEDER_OSPEEDR13_1 GPIO_OSPEEDR_OSPEEDR13_1#define GPIO_OSPEEDER_OSPEEDR13_0 GPIO_OSPEEDR_OSPEEDR13_0#define GPIO_OSPEEDER_OSPEEDR13 GPIO_OSPEEDR_OSPEEDR13#define GPIO_OSPEEDER_OSPEEDR13_Msk GPIO_OSPEEDR_OSPEEDR13_Msk#define GPIO_OSPEEDER_OSPEEDR13_Pos GPIO_OSPEEDR_OSPEEDR13_Pos#define GPIO_OSPEEDER_OSPEEDR12_1 GPIO_OSPEEDR_OSPEEDR12_1#define GPIO_OSPEEDER_OSPEEDR12_0 GPIO_OSPEEDR_OSPEEDR12_0#define GPIO_OSPEEDER_OSPEEDR12 GPIO_OSPEEDR_OSPEEDR12#define GPIO_OSPEEDER_OSPEEDR12_Msk GPIO_OSPEEDR_OSPEEDR12_Msk#define GPIO_OSPEEDER_OSPEEDR12_Pos GPIO_OSPEEDR_OSPEEDR12_Pos#define GPIO_OSPEEDER_OSPEEDR11_1 GPIO_OSPEEDR_OSPEEDR11_1#define GPIO_OSPEEDER_OSPEEDR11_0 GPIO_OSPEEDR_OSPEEDR11_0#define GPIO_OSPEEDER_OSPEEDR11 GPIO_OSPEEDR_OSPEEDR11#define GPIO_OSPEEDER_OSPEEDR11_Msk GPIO_OSPEEDR_OSPEEDR11_Msk#define GPIO_OSPEEDER_OSPEEDR11_Pos GPIO_OSPEEDR_OSPEEDR11_Pos#define GPIO_OSPEEDER_OSPEEDR10_1 GPIO_OSPEEDR_OSPEEDR10_1#define GPIO_OSPEEDER_OSPEEDR10_0 GPIO_OSPEEDR_OSPEEDR10_0#define GPIO_OSPEEDER_OSPEEDR10 GPIO_OSPEEDR_OSPEEDR10#define GPIO_OSPEEDER_OSPEEDR10_Msk GPIO_OSPEEDR_OSPEEDR10_Msk#define GPIO_OSPEEDER_OSPEEDR10_Pos GPIO_OSPEEDR_OSPEEDR10_Pos#define GPIO_OSPEEDER_OSPEEDR9_1 GPIO_OSPEEDR_OSPEEDR9_1#define GPIO_OSPEEDER_OSPEEDR9_0 GPIO_OSPEEDR_OSPEEDR9_0#define GPIO_OSPEEDER_OSPEEDR9 GPIO_OSPEEDR_OSPEEDR9#define GPIO_OSPEEDER_OSPEEDR9_Msk GPIO_OSPEEDR_OSPEEDR9_Msk#define GPIO_OSPEEDER_OSPEEDR9_Pos GPIO_OSPEEDR_OSPEEDR9_Pos#define GPIO_OSPEEDER_OSPEEDR8_1 GPIO_OSPEEDR_OSPEEDR8_1#define GPIO_OSPEEDER_OSPEEDR8_0 GPIO_OSPEEDR_OSPEEDR8_0#define GPIO_OSPEEDER_OSPEEDR8 GPIO_OSPEEDR_OSPEEDR8#define GPIO_OSPEEDER_OSPEEDR8_Msk GPIO_OSPEEDR_OSPEEDR8_Msk#define GPIO_OSPEEDER_OSPEEDR8_Pos GPIO_OSPEEDR_OSPEEDR8_Pos#define GPIO_OSPEEDER_OSPEEDR7_1 GPIO_OSPEEDR_OSPEEDR7_1#define GPIO_OSPEEDER_OSPEEDR7_0 GPIO_OSPEEDR_OSPEEDR7_0#define GPIO_OSPEEDER_OSPEEDR7 GPIO_OSPEEDR_OSPEEDR7#define GPIO_OSPEEDER_OSPEEDR7_Msk GPIO_OSPEEDR_OSPEEDR7_Msk#define GPIO_OSPEEDER_OSPEEDR7_Pos GPIO_OSPEEDR_OSPEEDR7_Pos#define GPIO_OSPEEDER_OSPEEDR6_1 GPIO_OSPEEDR_OSPEEDR6_1#define GPIO_OSPEEDER_OSPEEDR6_0 GPIO_OSPEEDR_OSPEEDR6_0#define GPIO_OSPEEDER_OSPEEDR6 GPIO_OSPEEDR_OSPEEDR6#define GPIO_OSPEEDER_OSPEEDR6_Msk GPIO_OSPEEDR_OSPEEDR6_Msk#define GPIO_OSPEEDER_OSPEEDR6_Pos GPIO_OSPEEDR_OSPEEDR6_Pos#define GPIO_OSPEEDER_OSPEEDR5_1 GPIO_OSPEEDR_OSPEEDR5_1#define GPIO_OSPEEDER_OSPEEDR5_0 GPIO_OSPEEDR_OSPEEDR5_0#define GPIO_OSPEEDER_OSPEEDR5 GPIO_OSPEEDR_OSPEEDR5#define GPIO_OSPEEDER_OSPEEDR5_Msk GPIO_OSPEEDR_OSPEEDR5_Msk#define GPIO_OSPEEDER_OSPEEDR5_Pos GPIO_OSPEEDR_OSPEEDR5_Pos#define GPIO_OSPEEDER_OSPEEDR4_1 GPIO_OSPEEDR_OSPEEDR4_1#define GPIO_OSPEEDER_OSPEEDR4_0 GPIO_OSPEEDR_OSPEEDR4_0#define GPIO_OSPEEDER_OSPEEDR4 GPIO_OSPEEDR_OSPEEDR4#define GPIO_OSPEEDER_OSPEEDR4_Msk GPIO_OSPEEDR_OSPEEDR4_Msk#define GPIO_OSPEEDER_OSPEEDR4_Pos GPIO_OSPEEDR_OSPEEDR4_Pos#define GPIO_OSPEEDER_OSPEEDR3_1 GPIO_OSPEEDR_OSPEEDR3_1#define GPIO_OSPEEDER_OSPEEDR3_0 GPIO_OSPEEDR_OSPEEDR3_0#define GPIO_OSPEEDER_OSPEEDR3 GPIO_OSPEEDR_OSPEEDR3#define GPIO_OSPEEDER_OSPEEDR3_Msk GPIO_OSPEEDR_OSPEEDR3_Msk#define GPIO_OSPEEDER_OSPEEDR3_Pos GPIO_OSPEEDR_OSPEEDR3_Pos#define GPIO_OSPEEDER_OSPEEDR2_1 GPIO_OSPEEDR_OSPEEDR2_1#define GPIO_OSPEEDER_OSPEEDR2_0 GPIO_OSPEEDR_OSPEEDR2_0#define GPIO_OSPEEDER_OSPEEDR2 GPIO_OSPEEDR_OSPEEDR2#define GPIO_OSPEEDER_OSPEEDR2_Msk GPIO_OSPEEDR_OSPEEDR2_Msk#define GPIO_OSPEEDER_OSPEEDR2_Pos GPIO_OSPEEDR_OSPEEDR2_Pos#define GPIO_OSPEEDER_OSPEEDR1_1 GPIO_OSPEEDR_OSPEEDR1_1#define GPIO_OSPEEDER_OSPEEDR1_0 GPIO_OSPEEDR_OSPEEDR1_0#define GPIO_OSPEEDER_OSPEEDR1 GPIO_OSPEEDR_OSPEEDR1#define GPIO_OSPEEDER_OSPEEDR1_Msk GPIO_OSPEEDR_OSPEEDR1_Msk#define GPIO_OSPEEDER_OSPEEDR1_Pos GPIO_OSPEEDR_OSPEEDR1_Pos#define GPIO_OSPEEDER_OSPEEDR0_1 GPIO_OSPEEDR_OSPEEDR0_1#define GPIO_OSPEEDER_OSPEEDR0_0 GPIO_OSPEEDR_OSPEEDR0_0#define GPIO_OSPEEDER_OSPEEDR0 GPIO_OSPEEDR_OSPEEDR0#define GPIO_OSPEEDER_OSPEEDR0_Msk GPIO_OSPEEDR_OSPEEDR0_Msk#define GPIO_OSPEEDER_OSPEEDR0_Pos GPIO_OSPEEDR_OSPEEDR0_Pos#define GPIO_OSPEEDR_OSPEEDR15_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR15_Pos)#define GPIO_OSPEEDR_OSPEEDR15_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR15_Pos)#define GPIO_OSPEEDR_OSPEEDR15 GPIO_OSPEEDR_OSPEEDR15_Msk#define GPIO_OSPEEDR_OSPEEDR15_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR15_Pos)#define GPIO_OSPEEDR_OSPEEDR15_Pos (30U)#define GPIO_OSPEEDR_OSPEEDR14_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR14_Pos)#define GPIO_OSPEEDR_OSPEEDR14_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR14_Pos)#define GPIO_OSPEEDR_OSPEEDR14 GPIO_OSPEEDR_OSPEEDR14_Msk#define GPIO_OSPEEDR_OSPEEDR14_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR14_Pos)#define GPIO_OSPEEDR_OSPEEDR14_Pos (28U)#define GPIO_OSPEEDR_OSPEEDR13_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR13_Pos)#define GPIO_OSPEEDR_OSPEEDR13_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR13_Pos)#define GPIO_OSPEEDR_OSPEEDR13 GPIO_OSPEEDR_OSPEEDR13_Msk#define GPIO_OSPEEDR_OSPEEDR13_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR13_Pos)#define GPIO_OSPEEDR_OSPEEDR13_Pos (26U)#define GPIO_OSPEEDR_OSPEEDR12_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR12_Pos)#define GPIO_OSPEEDR_OSPEEDR12_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR12_Pos)#define GPIO_OSPEEDR_OSPEEDR12 GPIO_OSPEEDR_OSPEEDR12_Msk#define GPIO_OSPEEDR_OSPEEDR12_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR12_Pos)#define GPIO_OSPEEDR_OSPEEDR12_Pos (24U)#define GPIO_OSPEEDR_OSPEEDR11_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR11_Pos)#define GPIO_OSPEEDR_OSPEEDR11_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR11_Pos)#define GPIO_OSPEEDR_OSPEEDR11 GPIO_OSPEEDR_OSPEEDR11_Msk#define GPIO_OSPEEDR_OSPEEDR11_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR11_Pos)#define GPIO_OSPEEDR_OSPEEDR11_Pos (22U)#define GPIO_OSPEEDR_OSPEEDR10_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR10_Pos)#define GPIO_OSPEEDR_OSPEEDR10_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR10_Pos)#define GPIO_OSPEEDR_OSPEEDR10 GPIO_OSPEEDR_OSPEEDR10_Msk#define GPIO_OSPEEDR_OSPEEDR10_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR10_Pos)#define GPIO_OSPEEDR_OSPEEDR10_Pos (20U)#define GPIO_OSPEEDR_OSPEEDR9_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR9_Pos)#define GPIO_OSPEEDR_OSPEEDR9_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR9_Pos)#define GPIO_OSPEEDR_OSPEEDR9 GPIO_OSPEEDR_OSPEEDR9_Msk#define GPIO_OSPEEDR_OSPEEDR9_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR9_Pos)#define GPIO_OSPEEDR_OSPEEDR9_Pos (18U)#define GPIO_OSPEEDR_OSPEEDR8_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR8_Pos)#define GPIO_OSPEEDR_OSPEEDR8_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR8_Pos)#define GPIO_OSPEEDR_OSPEEDR8 GPIO_OSPEEDR_OSPEEDR8_Msk#define GPIO_OSPEEDR_OSPEEDR8_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR8_Pos)#define GPIO_OSPEEDR_OSPEEDR8_Pos (16U)#define GPIO_OSPEEDR_OSPEEDR7_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR7_Pos)#define GPIO_OSPEEDR_OSPEEDR7_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR7_Pos)#define GPIO_OSPEEDR_OSPEEDR7 GPIO_OSPEEDR_OSPEEDR7_Msk#define GPIO_OSPEEDR_OSPEEDR7_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR7_Pos)#define GPIO_OSPEEDR_OSPEEDR7_Pos (14U)#define GPIO_OSPEEDR_OSPEEDR6_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR6_Pos)#define GPIO_OSPEEDR_OSPEEDR6_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR6_Pos)#define GPIO_OSPEEDR_OSPEEDR6 GPIO_OSPEEDR_OSPEEDR6_Msk#define GPIO_OSPEEDR_OSPEEDR6_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR6_Pos)#define GPIO_OSPEEDR_OSPEEDR6_Pos (12U)#define GPIO_OSPEEDR_OSPEEDR5_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR5_Pos)#define GPIO_OSPEEDR_OSPEEDR5_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR5_Pos)#define GPIO_OSPEEDR_OSPEEDR5 GPIO_OSPEEDR_OSPEEDR5_Msk#define GPIO_OSPEEDR_OSPEEDR5_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR5_Pos)#define GPIO_OSPEEDR_OSPEEDR5_Pos (10U)#define GPIO_OSPEEDR_OSPEEDR4_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR4_Pos)#define GPIO_OSPEEDR_OSPEEDR4_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR4_Pos)#define GPIO_OSPEEDR_OSPEEDR4 GPIO_OSPEEDR_OSPEEDR4_Msk#define GPIO_OSPEEDR_OSPEEDR4_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR4_Pos)#define GPIO_OSPEEDR_OSPEEDR4_Pos (8U)#define GPIO_OSPEEDR_OSPEEDR3_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR3_Pos)#define GPIO_OSPEEDR_OSPEEDR3_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR3_Pos)#define GPIO_OSPEEDR_OSPEEDR3 GPIO_OSPEEDR_OSPEEDR3_Msk#define GPIO_OSPEEDR_OSPEEDR3_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR3_Pos)#define GPIO_OSPEEDR_OSPEEDR3_Pos (6U)#define GPIO_OSPEEDR_OSPEEDR2_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR2_Pos)#define GPIO_OSPEEDR_OSPEEDR2_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR2_Pos)#define GPIO_OSPEEDR_OSPEEDR2 GPIO_OSPEEDR_OSPEEDR2_Msk#define GPIO_OSPEEDR_OSPEEDR2_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR2_Pos)#define GPIO_OSPEEDR_OSPEEDR2_Pos (4U)#define GPIO_OSPEEDR_OSPEEDR1_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR1_Pos)#define GPIO_OSPEEDR_OSPEEDR1_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR1_Pos)#define GPIO_OSPEEDR_OSPEEDR1 GPIO_OSPEEDR_OSPEEDR1_Msk#define GPIO_OSPEEDR_OSPEEDR1_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR1_Pos)#define GPIO_OSPEEDR_OSPEEDR1_Pos (2U)#define GPIO_OSPEEDR_OSPEEDR0_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR0_Pos)#define GPIO_OSPEEDR_OSPEEDR0_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR0_Pos)#define GPIO_OSPEEDR_OSPEEDR0 GPIO_OSPEEDR_OSPEEDR0_Msk#define GPIO_OSPEEDR_OSPEEDR0_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR0_Pos)#define GPIO_OSPEEDR_OSPEEDR0_Pos (0U)#define GPIO_OTYPER_OT_15 GPIO_OTYPER_OT15#define GPIO_OTYPER_OT_14 GPIO_OTYPER_OT14#define GPIO_OTYPER_OT_13 GPIO_OTYPER_OT13#define GPIO_OTYPER_OT_12 GPIO_OTYPER_OT12#define GPIO_OTYPER_OT_11 GPIO_OTYPER_OT11#define GPIO_OTYPER_OT_10 GPIO_OTYPER_OT10#define GPIO_OTYPER_OT_9 GPIO_OTYPER_OT9#define GPIO_OTYPER_OT_8 GPIO_OTYPER_OT8#define GPIO_OTYPER_OT_7 GPIO_OTYPER_OT7#define GPIO_OTYPER_OT_6 GPIO_OTYPER_OT6#define GPIO_OTYPER_OT_5 GPIO_OTYPER_OT5#define GPIO_OTYPER_OT_4 GPIO_OTYPER_OT4#define GPIO_OTYPER_OT_3 GPIO_OTYPER_OT3#define GPIO_OTYPER_OT_2 GPIO_OTYPER_OT2#define GPIO_OTYPER_OT_1 GPIO_OTYPER_OT1#define GPIO_OTYPER_OT_0 GPIO_OTYPER_OT0#define GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk#define GPIO_OTYPER_OT15_Msk (0x1UL << GPIO_OTYPER_OT15_Pos)#define GPIO_OTYPER_OT15_Pos (15U)#define GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk#define GPIO_OTYPER_OT14_Msk (0x1UL << GPIO_OTYPER_OT14_Pos)#define GPIO_OTYPER_OT14_Pos (14U)#define GPIO_OTYPER_OT13 GPIO_OTYPER_OT13_Msk#define GPIO_OTYPER_OT13_Msk (0x1UL << GPIO_OTYPER_OT13_Pos)#define GPIO_OTYPER_OT13_Pos (13U)#define GPIO_OTYPER_OT12 GPIO_OTYPER_OT12_Msk#define GPIO_OTYPER_OT12_Msk (0x1UL << GPIO_OTYPER_OT12_Pos)#define GPIO_OTYPER_OT12_Pos (12U)#define GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk#define GPIO_OTYPER_OT11_Msk (0x1UL << GPIO_OTYPER_OT11_Pos)#define GPIO_OTYPER_OT11_Pos (11U)#define GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk#define GPIO_OTYPER_OT10_Msk (0x1UL << GPIO_OTYPER_OT10_Pos)#define GPIO_OTYPER_OT10_Pos (10U)#define GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk#define GPIO_OTYPER_OT9_Msk (0x1UL << GPIO_OTYPER_OT9_Pos)#define GPIO_OTYPER_OT9_Pos (9U)#define GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk#define GPIO_OTYPER_OT8_Msk (0x1UL << GPIO_OTYPER_OT8_Pos)#define GPIO_OTYPER_OT8_Pos (8U)#define GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk#define GPIO_OTYPER_OT7_Msk (0x1UL << GPIO_OTYPER_OT7_Pos)#define GPIO_OTYPER_OT7_Pos (7U)#define GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk#define GPIO_OTYPER_OT6_Msk (0x1UL << GPIO_OTYPER_OT6_Pos)#define GPIO_OTYPER_OT6_Pos (6U)#define SAI_xFRCR_FSDEF SAI_xFRCR_FSDEF_Msk#define SAI_xFRCR_FSDEF_Msk (0x1UL << SAI_xFRCR_FSDEF_Pos)#define SAI_xFRCR_FSDEF_Pos (16U)#define SAI_xFRCR_FSALL_6 (0x40UL << SAI_xFRCR_FSALL_Pos)#define SAI_xFRCR_FSALL_5 (0x20UL << SAI_xFRCR_FSALL_Pos)#define SAI_xFRCR_FSALL_4 (0x10UL << SAI_xFRCR_FSALL_Pos)#define SAI_xFRCR_FSALL_3 (0x08UL << SAI_xFRCR_FSALL_Pos)#define SAI_xFRCR_FSALL_2 (0x04UL << SAI_xFRCR_FSALL_Pos)#define SAI_xFRCR_FSALL_1 (0x02UL << SAI_xFRCR_FSALL_Pos)#define SAI_xFRCR_FSALL_0 (0x01UL << SAI_xFRCR_FSALL_Pos)#define SAI_xFRCR_FSALL SAI_xFRCR_FSALL_Msk#define SAI_xFRCR_FSALL_Msk (0x7FUL << SAI_xFRCR_FSALL_Pos)#define SAI_xFRCR_FSALL_Pos (8U)#define SAI_xFRCR_FRL_7 (0x80UL << SAI_xFRCR_FRL_Pos)#define SAI_xFRCR_FRL_6 (0x40UL << SAI_xFRCR_FRL_Pos)#define SAI_xFRCR_FRL_5 (0x20UL << SAI_xFRCR_FRL_Pos)#define SAI_xFRCR_FRL_4 (0x10UL << SAI_xFRCR_FRL_Pos)#define SAI_xFRCR_FRL_3 (0x08UL << SAI_xFRCR_FRL_Pos)#define SAI_xFRCR_FRL_2 (0x04UL << SAI_xFRCR_FRL_Pos)#define SAI_xFRCR_FRL_1 (0x02UL << SAI_xFRCR_FRL_Pos)#define SAI_xFRCR_FRL_0 (0x01UL << SAI_xFRCR_FRL_Pos)#define SAI_xFRCR_FRL SAI_xFRCR_FRL_Msk#define SAI_xFRCR_FRL_Msk (0xFFUL << SAI_xFRCR_FRL_Pos)#define SAI_xFRCR_FRL_Pos (0U)#define SAI_xCR2_COMP_1 (0x2UL << SAI_xCR2_COMP_Pos)#define SAI_xCR2_COMP_0 (0x1UL << SAI_xCR2_COMP_Pos)#define SAI_xCR2_COMP SAI_xCR2_COMP_Msk#define SAI_xCR2_COMP_Msk (0x3UL << SAI_xCR2_COMP_Pos)#define SAI_xCR2_COMP_Pos (14U)#define SAI_xCR2_CPL SAI_xCR2_CPL_Msk#define SAI_xCR2_CPL_Msk (0x1UL << SAI_xCR2_CPL_Pos)#define SAI_xCR2_CPL_Pos (13U)#define SAI_xCR2_MUTECNT_5 (0x20UL << SAI_xCR2_MUTECNT_Pos)#define SAI_xCR2_MUTECNT_4 (0x10UL << SAI_xCR2_MUTECNT_Pos)#define SAI_xCR2_MUTECNT_3 (0x08UL << SAI_xCR2_MUTECNT_Pos)#define SAI_xCR2_MUTECNT_2 (0x04UL << SAI_xCR2_MUTECNT_Pos)#define SAI_xCR2_MUTECNT_1 (0x02UL << SAI_xCR2_MUTECNT_Pos)#define SAI_xCR2_MUTECNT_0 (0x01UL << SAI_xCR2_MUTECNT_Pos)#define SAI_xCR2_MUTECNT SAI_xCR2_MUTECNT_Msk#define SAI_xCR2_MUTECNT_Msk (0x3FUL << SAI_xCR2_MUTECNT_Pos)#define SAI_xCR2_MUTECNT_Pos (7U)#define SAI_xCR2_MUTEVAL SAI_xCR2_MUTEVAL_Msk#define SAI_xCR2_MUTEVAL_Msk (0x1UL << SAI_xCR2_MUTEVAL_Pos)#define SAI_xCR2_MUTEVAL_Pos (6U)#define SAI_xCR2_MUTE SAI_xCR2_MUTE_Msk#define SAI_xCR2_MUTE_Msk (0x1UL << SAI_xCR2_MUTE_Pos)#define SAI_xCR2_MUTE_Pos (5U)#define SAI_xCR2_TRIS SAI_xCR2_TRIS_Msk#define SAI_xCR2_TRIS_Msk (0x1UL << SAI_xCR2_TRIS_Pos)#define SAI_xCR2_TRIS_Pos (4U)#define SAI_xCR2_FFLUSH SAI_xCR2_FFLUSH_Msk#define SAI_xCR2_FFLUSH_Msk (0x1UL << SAI_xCR2_FFLUSH_Pos)#define SAI_xCR2_FFLUSH_Pos (3U)#define SAI_xCR2_FTH_2 (0x4UL << SAI_xCR2_FTH_Pos)#define SAI_xCR2_FTH_1 (0x2UL << SAI_xCR2_FTH_Pos)#define SAI_xCR2_FTH_0 (0x1UL << SAI_xCR2_FTH_Pos)#define SAI_xCR2_FTH SAI_xCR2_FTH_Msk#define SAI_xCR2_FTH_Msk (0x7UL << SAI_xCR2_FTH_Pos)#define SAI_xCR2_FTH_Pos (0U)#define SAI_xCR1_MCKDIV_3 (0x8UL << SAI_xCR1_MCKDIV_Pos)#define SAI_xCR1_MCKDIV_2 (0x4UL << SAI_xCR1_MCKDIV_Pos)#define SAI_xCR1_MCKDIV_1 (0x2UL << SAI_xCR1_MCKDIV_Pos)#define SAI_xCR1_MCKDIV_0 (0x1UL << SAI_xCR1_MCKDIV_Pos)#define SAI_xCR1_MCKDIV SAI_xCR1_MCKDIV_Msk#define SAI_xCR1_MCKDIV_Msk (0xFUL << SAI_xCR1_MCKDIV_Pos)#define SAI_xCR1_MCKDIV_Pos (20U)#define SAI_xCR1_NODIV SAI_xCR1_NODIV_Msk#define SAI_xCR1_NODIV_Msk (0x1UL << SAI_xCR1_NODIV_Pos)#define SAI_xCR1_NODIV_Pos (19U)#define SAI_xCR1_DMAEN SAI_xCR1_DMAEN_Msk#define SAI_xCR1_DMAEN_Msk (0x1UL << SAI_xCR1_DMAEN_Pos)#define SAI_xCR1_DMAEN_Pos (17U)#define SAI_xCR1_SAIEN SAI_xCR1_SAIEN_Msk#define SAI_xCR1_SAIEN_Msk (0x1UL << SAI_xCR1_SAIEN_Pos)#define SAI_xCR1_SAIEN_Pos (16U)#define SAI_xCR1_OUTDRIV SAI_xCR1_OUTDRIV_Msk#define SAI_xCR1_OUTDRIV_Msk (0x1UL << SAI_xCR1_OUTDRIV_Pos)#define SAI_xCR1_OUTDRIV_Pos (13U)#define SAI_xCR1_MONO SAI_xCR1_MONO_Msk#define SAI_xCR1_MONO_Msk (0x1UL << SAI_xCR1_MONO_Pos)#define SAI_xCR1_MONO_Pos (12U)#define SAI_xCR1_SYNCEN_1 (0x2UL << SAI_xCR1_SYNCEN_Pos)#define SAI_xCR1_SYNCEN_0 (0x1UL << SAI_xCR1_SYNCEN_Pos)#define SAI_xCR1_SYNCEN SAI_xCR1_SYNCEN_Msk#define SAI_xCR1_SYNCEN_Msk (0x3UL << SAI_xCR1_SYNCEN_Pos)#define SAI_xCR1_SYNCEN_Pos (10U)#define SAI_xCR1_CKSTR SAI_xCR1_CKSTR_Msk#define SAI_xCR1_CKSTR_Msk (0x1UL << SAI_xCR1_CKSTR_Pos)#define SAI_xCR1_CKSTR_Pos (9U)#define SAI_xCR1_LSBFIRST SAI_xCR1_LSBFIRST_Msk#define SAI_xCR1_LSBFIRST_Msk (0x1UL << SAI_xCR1_LSBFIRST_Pos)#define SAI_xCR1_LSBFIRST_Pos (8U)#define SAI_xCR1_DS_2 (0x4UL << SAI_xCR1_DS_Pos)#define SAI_xCR1_DS_1 (0x2UL << SAI_xCR1_DS_Pos)#define SAI_xCR1_DS_0 (0x1UL << SAI_xCR1_DS_Pos)#define SAI_xCR1_DS SAI_xCR1_DS_Msk#define SAI_xCR1_DS_Msk (0x7UL << SAI_xCR1_DS_Pos)#define SAI_xCR1_DS_Pos (5U)#define SAI_xCR1_PRTCFG_1 (0x2UL << SAI_xCR1_PRTCFG_Pos)#define SAI_xCR1_PRTCFG_0 (0x1UL << SAI_xCR1_PRTCFG_Pos)#define SAI_xCR1_PRTCFG SAI_xCR1_PRTCFG_Msk#define SAI_xCR1_PRTCFG_Msk (0x3UL << SAI_xCR1_PRTCFG_Pos)#define SAI_xCR1_PRTCFG_Pos (2U)#define SAI_xCR1_MODE_1 (0x2UL << SAI_xCR1_MODE_Pos)#define SAI_xCR1_MODE_0 (0x1UL << SAI_xCR1_MODE_Pos)#define SAI_xCR1_MODE SAI_xCR1_MODE_Msk#define SAI_xCR1_MODE_Msk (0x3UL << SAI_xCR1_MODE_Pos)#define SAI_xCR1_MODE_Pos (0U)#define SAI_GCR_SYNCOUT_1 (0x2UL << SAI_GCR_SYNCOUT_Pos)#define SAI_GCR_SYNCOUT_0 (0x1UL << SAI_GCR_SYNCOUT_Pos)#define SAI_GCR_SYNCOUT SAI_GCR_SYNCOUT_Msk#define SAI_GCR_SYNCOUT_Msk (0x3UL << SAI_GCR_SYNCOUT_Pos)#define SAI_GCR_SYNCOUT_Pos (4U)#define SAI_GCR_SYNCIN_1 (0x2UL << SAI_GCR_SYNCIN_Pos)#define SAI_GCR_SYNCIN_0 (0x1UL << SAI_GCR_SYNCIN_Pos)#define SAI_GCR_SYNCIN SAI_GCR_SYNCIN_Msk#define SAI_GCR_SYNCIN_Msk (0x3UL << SAI_GCR_SYNCIN_Pos)#define SAI_GCR_SYNCIN_Pos (0U)#define RTC_BKP_NUMBER 0x00000020U#define RTC_BKP31R RTC_BKP31R_Msk#define RTC_BKP31R_Msk (0xFFFFFFFFUL << RTC_BKP31R_Pos)#define RTC_BKP31R_Pos (0U)#define RTC_BKP30R RTC_BKP30R_Msk#define RTC_BKP30R_Msk (0xFFFFFFFFUL << RTC_BKP30R_Pos)#define RTC_BKP30R_Pos (0U)#define RTC_BKP29R RTC_BKP29R_Msk#define RTC_BKP29R_Msk (0xFFFFFFFFUL << RTC_BKP29R_Pos)#define RTC_BKP29R_Pos (0U)#define RTC_BKP28R RTC_BKP28R_Msk#define RTC_BKP28R_Msk (0xFFFFFFFFUL << RTC_BKP28R_Pos)#define RTC_BKP28R_Pos (0U)#define RTC_BKP27R RTC_BKP27R_Msk#define RTC_BKP27R_Msk (0xFFFFFFFFUL << RTC_BKP27R_Pos)#define RTC_BKP27R_Pos (0U)#define RTC_BKP26R RTC_BKP26R_Msk#define RTC_BKP26R_Msk (0xFFFFFFFFUL << RTC_BKP26R_Pos)#define RTC_BKP26R_Pos (0U)#define RTC_BKP25R RTC_BKP25R_Msk#define RTC_BKP25R_Msk (0xFFFFFFFFUL << RTC_BKP25R_Pos)#define RTC_BKP25R_Pos (0U)#define RTC_BKP24R RTC_BKP24R_Msk#define RTC_BKP24R_Msk (0xFFFFFFFFUL << RTC_BKP24R_Pos)#define RTC_BKP24R_Pos (0U)#define RTC_BKP23R RTC_BKP23R_Msk#define RTC_BKP23R_Msk (0xFFFFFFFFUL << RTC_BKP23R_Pos)#define RTC_BKP23R_Pos (0U)#define RTC_BKP22R RTC_BKP22R_Msk#define RTC_BKP22R_Msk (0xFFFFFFFFUL << RTC_BKP22R_Pos)#define RTC_BKP22R_Pos (0U)#define RTC_BKP21R RTC_BKP21R_Msk#define RTC_BKP21R_Msk (0xFFFFFFFFUL << RTC_BKP21R_Pos)#define RTC_BKP21R_Pos (0U)#define RTC_BKP20R RTC_BKP20R_Msk#define RTC_BKP20R_Msk (0xFFFFFFFFUL << RTC_BKP20R_Pos)#define RTC_BKP20R_Pos (0U)#define RTC_BKP19R RTC_BKP19R_Msk#define RTC_BKP19R_Msk (0xFFFFFFFFUL << RTC_BKP19R_Pos)#define RTC_BKP19R_Pos (0U)#define RTC_BKP18R RTC_BKP18R_Msk#define RTC_BKP18R_Msk (0xFFFFFFFFUL << RTC_BKP18R_Pos)#define RTC_BKP18R_Pos (0U)#define RTC_BKP17R RTC_BKP17R_Msk#define RTC_BKP17R_Msk (0xFFFFFFFFUL << RTC_BKP17R_Pos)#define RTC_BKP17R_Pos (0U)#define RTC_BKP16R RTC_BKP16R_Msk#define RTC_BKP16R_Msk (0xFFFFFFFFUL << RTC_BKP16R_Pos)#define RTC_BKP16R_Pos (0U)#define RTC_BKP15R RTC_BKP15R_Msk#define RTC_BKP15R_Msk (0xFFFFFFFFUL << RTC_BKP15R_Pos)#define RTC_BKP15R_Pos (0U)#define RTC_BKP14R RTC_BKP14R_Msk#define RTC_BKP14R_Msk (0xFFFFFFFFUL << RTC_BKP14R_Pos)#define RTC_BKP14R_Pos (0U)#define RTC_BKP13R RTC_BKP13R_Msk#define RTC_BKP13R_Msk (0xFFFFFFFFUL << RTC_BKP13R_Pos)#define RTC_BKP13R_Pos (0U)#define RTC_BKP12R RTC_BKP12R_Msk#define RTC_BKP12R_Msk (0xFFFFFFFFUL << RTC_BKP12R_Pos)#define RTC_BKP12R_Pos (0U)#define RTC_BKP11R RTC_BKP11R_Msk#define RTC_BKP11R_Msk (0xFFFFFFFFUL << RTC_BKP11R_Pos)#define RTC_BKP11R_Pos (0U)#define RTC_BKP10R RTC_BKP10R_Msk#define RTC_BKP10R_Msk (0xFFFFFFFFUL << RTC_BKP10R_Pos)#define RTC_BKP10R_Pos (0U)#define RTC_BKP9R RTC_BKP9R_Msk#define RTC_BKP9R_Msk (0xFFFFFFFFUL << RTC_BKP9R_Pos)#define RTC_BKP9R_Pos (0U)#define RTC_BKP8R RTC_BKP8R_Msk#define RTC_BKP8R_Msk (0xFFFFFFFFUL << RTC_BKP8R_Pos)#define RTC_BKP8R_Pos (0U)#define RTC_BKP7R RTC_BKP7R_Msk#define RTC_BKP7R_Msk (0xFFFFFFFFUL << RTC_BKP7R_Pos)#define RTC_BKP7R_Pos (0U)#define RTC_BKP6R RTC_BKP6R_Msk#define RTC_BKP6R_Msk (0xFFFFFFFFUL << RTC_BKP6R_Pos)#define RTC_BKP6R_Pos (0U)#define RTC_BKP5R RTC_BKP5R_Msk#define RTC_BKP5R_Msk (0xFFFFFFFFUL << RTC_BKP5R_Pos)#define RTC_BKP5R_Pos (0U)#define RTC_BKP4R RTC_BKP4R_Msk#define RTC_BKP4R_Msk (0xFFFFFFFFUL << RTC_BKP4R_Pos)#define RTC_BKP4R_Pos (0U)#define RTC_BKP3R RTC_BKP3R_Msk#define RTC_BKP3R_Msk (0xFFFFFFFFUL << RTC_BKP3R_Pos)#define RTC_BKP3R_Pos (0U)#define RTC_BKP2R RTC_BKP2R_Msk#define RTC_BKP2R_Msk (0xFFFFFFFFUL << RTC_BKP2R_Pos)#define RTC_BKP2R_Pos (0U)#define RTC_BKP1R RTC_BKP1R_Msk#define RTC_BKP1R_Msk (0xFFFFFFFFUL << RTC_BKP1R_Pos)#define RTC_BKP1R_Pos (0U)#define RTC_BKP0R RTC_BKP0R_Msk#define RTC_BKP0R_Msk (0xFFFFFFFFUL << RTC_BKP0R_Pos)#define RTC_BKP0R_Pos (0U)#define RTC_OR_ALARMTYPE RTC_OR_ALARMOUTTYPE#define RTC_OR_ALARMOUTTYPE RTC_OR_ALARMOUTTYPE_Msk#define RTC_OR_ALARMOUTTYPE_Msk (0x1UL << RTC_OR_ALARMOUTTYPE_Pos)#define RTC_OR_ALARMOUTTYPE_Pos (3U)#define RTC_OR_TSINSEL_1 (0x2UL << RTC_OR_TSINSEL_Pos)#define RTC_OR_TSINSEL_0 (0x1UL << RTC_OR_TSINSEL_Pos)#define RTC_OR_TSINSEL RTC_OR_TSINSEL_Msk#define RTC_OR_TSINSEL_Msk (0x3UL << RTC_OR_TSINSEL_Pos)#define RTC_OR_TSINSEL_Pos (1U)#define RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk#define RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos)#define RTC_ALRMBSSR_SS_Pos (0U)#define RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos)#define RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos)#define RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos)#define RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos)#define RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk#define RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos)#define RTC_ALRMBSSR_MASKSS_Pos (24U)#define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk#define RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos)#define RTC_ALRMASSR_SS_Pos (0U)#define RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos)#define RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos)#define RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos)#define RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos)#define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk#define RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos)#define RTC_ALRMASSR_MASKSS_Pos (24U)#define RTC_TAMPCR_TAMP1E RTC_TAMPCR_TAMP1E_Msk#define RTC_TAMPCR_TAMP1E_Msk (0x1UL << RTC_TAMPCR_TAMP1E_Pos)#define RTC_TAMPCR_TAMP1E_Pos (0U)#define RTC_TAMPCR_TAMP1TRG RTC_TAMPCR_TAMP1TRG_Msk#define RTC_TAMPCR_TAMP1TRG_Msk (0x1UL << RTC_TAMPCR_TAMP1TRG_Pos)#define RTC_TAMPCR_TAMP1TRG_Pos (1U)#define RTC_TAMPCR_TAMPIE RTC_TAMPCR_TAMPIE_Msk#define RTC_TAMPCR_TAMPIE_Msk (0x1UL << RTC_TAMPCR_TAMPIE_Pos)#define RTC_TAMPCR_TAMPIE_Pos (2U)#define RTC_TAMPCR_TAMP2E RTC_TAMPCR_TAMP2E_Msk#define RTC_TAMPCR_TAMP2E_Msk (0x1UL << RTC_TAMPCR_TAMP2E_Pos)#define RTC_TAMPCR_TAMP2E_Pos (3U)#define RTC_TAMPCR_TAMP2TRG RTC_TAMPCR_TAMP2TRG_Msk#define RTC_TAMPCR_TAMP2TRG_Msk (0x1UL << RTC_TAMPCR_TAMP2TRG_Pos)#define RTC_TAMPCR_TAMP2TRG_Pos (4U)#define RTC_TAMPCR_TAMP3E RTC_TAMPCR_TAMP3E_Msk#define RTC_TAMPCR_TAMP3E_Msk (0x1UL << RTC_TAMPCR_TAMP3E_Pos)#define RTC_TAMPCR_TAMP3E_Pos (5U)#define RTC_TAMPCR_TAMP3TRG RTC_TAMPCR_TAMP3TRG_Msk#define RTC_TAMPCR_TAMP3TRG_Msk (0x1UL << RTC_TAMPCR_TAMP3TRG_Pos)#define RTC_TAMPCR_TAMP3TRG_Pos (6U)#define RTC_TAMPCR_TAMPTS RTC_TAMPCR_TAMPTS_Msk#define RTC_TAMPCR_TAMPTS_Msk (0x1UL << RTC_TAMPCR_TAMPTS_Pos)#define RTC_TAMPCR_TAMPTS_Pos (7U)#define RTC_TAMPCR_TAMPFREQ_2 (0x4UL << RTC_TAMPCR_TAMPFREQ_Pos)#define RTC_TAMPCR_TAMPFREQ_1 (0x2UL << RTC_TAMPCR_TAMPFREQ_Pos)#define RTC_TAMPCR_TAMPFREQ_0 (0x1UL << RTC_TAMPCR_TAMPFREQ_Pos)#define RTC_TAMPCR_TAMPFREQ RTC_TAMPCR_TAMPFREQ_Msk#define RTC_TAMPCR_TAMPFREQ_Msk (0x7UL << RTC_TAMPCR_TAMPFREQ_Pos)#define RTC_TAMPCR_TAMPFREQ_Pos (8U)#define RTC_TAMPCR_TAMPFLT_1 (0x2UL << RTC_TAMPCR_TAMPFLT_Pos)#define RTC_TAMPCR_TAMPFLT_0 (0x1UL << RTC_TAMPCR_TAMPFLT_Pos)#define RTC_TAMPCR_TAMPFLT RTC_TAMPCR_TAMPFLT_Msk#define RTC_TAMPCR_TAMPFLT_Msk (0x3UL << RTC_TAMPCR_TAMPFLT_Pos)#define RTC_TAMPCR_TAMPFLT_Pos (11U)#define RTC_TAMPCR_TAMPPRCH_1 (0x2UL << RTC_TAMPCR_TAMPPRCH_Pos)#define RTC_TAMPCR_TAMPPRCH_0 (0x1UL << RTC_TAMPCR_TAMPPRCH_Pos)#define RTC_TAMPCR_TAMPPRCH RTC_TAMPCR_TAMPPRCH_Msk#define RTC_TAMPCR_TAMPPRCH_Msk (0x3UL << RTC_TAMPCR_TAMPPRCH_Pos)#define RTC_TAMPCR_TAMPPRCH_Pos (13U)#define RTC_TAMPCR_TAMPPUDIS RTC_TAMPCR_TAMPPUDIS_Msk#define RTC_TAMPCR_TAMPPUDIS_Msk (0x1UL << RTC_TAMPCR_TAMPPUDIS_Pos)#define RTC_TAMPCR_TAMPPUDIS_Pos (15U)#define RTC_TAMPCR_TAMP1IE RTC_TAMPCR_TAMP1IE_Msk#define RTC_TAMPCR_TAMP1IE_Msk (0x1UL << RTC_TAMPCR_TAMP1IE_Pos)#define RTC_TAMPCR_TAMP1IE_Pos (16U)#define RTC_TAMPCR_TAMP1NOERASE RTC_TAMPCR_TAMP1NOERASE_Msk#define RTC_TAMPCR_TAMP1NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP1NOERASE_Pos)#define RTC_TAMPCR_TAMP1NOERASE_Pos (17U)#define RTC_TAMPCR_TAMP1MF RTC_TAMPCR_TAMP1MF_Msk#define RTC_TAMPCR_TAMP1MF_Msk (0x1UL << RTC_TAMPCR_TAMP1MF_Pos)#define RTC_TAMPCR_TAMP1MF_Pos (18U)#define RTC_TAMPCR_TAMP2IE RTC_TAMPCR_TAMP2IE_Msk#define RTC_TAMPCR_TAMP2IE_Msk (0x1UL << RTC_TAMPCR_TAMP2IE_Pos)#define RTC_TAMPCR_TAMP2IE_Pos (19U)#define RTC_TAMPCR_TAMP2NOERASE RTC_TAMPCR_TAMP2NOERASE_Msk#define RTC_TAMPCR_TAMP2NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP2NOERASE_Pos)#define RTC_TAMPCR_TAMP2NOERASE_Pos (20U)#define RTC_TAMPCR_TAMP2MF RTC_TAMPCR_TAMP2MF_Msk#define RTC_TAMPCR_TAMP2MF_Msk (0x1UL << RTC_TAMPCR_TAMP2MF_Pos)#define RTC_TAMPCR_TAMP2MF_Pos (21U)#define RTC_TAMPCR_TAMP3IE RTC_TAMPCR_TAMP3IE_Msk#define RTC_TAMPCR_TAMP3IE_Msk (0x1UL << RTC_TAMPCR_TAMP3IE_Pos)#define RTC_TAMPCR_TAMP3IE_Pos (22U)#define RTC_TAMPCR_TAMP3NOERASE RTC_TAMPCR_TAMP3NOERASE_Msk#define RTC_TAMPCR_TAMP3NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP3NOERASE_Pos)#define RTC_TAMPCR_TAMP3NOERASE_Pos (23U)#define RTC_TAMPCR_TAMP3MF RTC_TAMPCR_TAMP3MF_Msk#define RTC_TAMPCR_TAMP3MF_Msk (0x1UL << RTC_TAMPCR_TAMP3MF_Pos)#define RTC_TAMPCR_TAMP3MF_Pos (24U)#define RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos)#define RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos)#define RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos)#define RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos)#define RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos)#define RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos)#define RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos)#define RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos)#define RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos)#define RTC_CALR_CALM RTC_CALR_CALM_Msk#define RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos)#define RTC_CALR_CALM_Pos (0U)#define RTC_CALR_CALW16 RTC_CALR_CALW16_Msk#define RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos)#define RTC_CALR_CALW16_Pos (13U)#define RTC_CALR_CALW8 RTC_CALR_CALW8_Msk#define RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos)#define RTC_CALR_CALW8_Pos (14U)#define RTC_CALR_CALP RTC_CALR_CALP_Msk#define RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos)#define RTC_CALR_CALP_Pos (15U)#define RTC_TSSSR_SS RTC_TSSSR_SS_Msk#define RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos)#define RTC_TSSSR_SS_Pos (0U)#define RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos)#define RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos)#define RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos)#define RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos)#define RTC_TSDR_DU RTC_TSDR_DU_Msk#define RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos)#define RTC_TSDR_DU_Pos (0U)#define RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos)#define RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos)#define RTC_TSDR_DT RTC_TSDR_DT_Msk#define RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos)#define RTC_TSDR_DT_Pos (4U)#define RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos)#define RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos)#define RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos)#define RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos)#define RTC_TSDR_MU RTC_TSDR_MU_Msk#define RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos)#define RTC_TSDR_MU_Pos (8U)#define RTC_TSDR_MT RTC_TSDR_MT_Msk#define RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos)#define RTC_TSDR_MT_Pos (12U)#define RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos)#define RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos)#define RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos)#define RTC_TSDR_WDU RTC_TSDR_WDU_Msk#define RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos)#define RTC_TSDR_WDU_Pos (13U)#define RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos)#define RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos)#define RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos)#define RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos)#define RTC_TSTR_SU RTC_TSTR_SU_Msk#define RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos)#define RTC_TSTR_SU_Pos (0U)#define RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos)#define RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos)#define RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos)#define RTC_TSTR_ST RTC_TSTR_ST_Msk#define RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos)#define RTC_TSTR_ST_Pos (4U)#define RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos)#define RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos)#define RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos)#define RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos)#define RTC_TSTR_MNU RTC_TSTR_MNU_Msk#define RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos)#define RTC_TSTR_MNU_Pos (8U)#define RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos)#define RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos)#define RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos)#define RTC_TSTR_MNT RTC_TSTR_MNT_Msk#define RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos)#define RTC_TSTR_MNT_Pos (12U)#define RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos)#define RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos)#define RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos)#define RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos)#define RTC_TSTR_HU RTC_TSTR_HU_Msk#define RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos)#define RTC_TSTR_HU_Pos (16U)#define RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos)#define RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos)#define RTC_TSTR_HT RTC_TSTR_HT_Msk#define RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos)#define RTC_TSTR_HT_Pos (20U)#define RTC_TSTR_PM RTC_TSTR_PM_Msk#define RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos)#define RTC_TSTR_PM_Pos (22U)#define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk#define RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos)#define RTC_SHIFTR_ADD1S_Pos (31U)#define RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk#define RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos)#define RTC_SHIFTR_SUBFS_Pos (0U)#define RTC_SSR_SS RTC_SSR_SS_Msk#define RTC_SSR_SS_Msk (0xFFFFUL << RTC_SSR_SS_Pos)#define RTC_SSR_SS_Pos (0U)#define RTC_WPR_KEY RTC_WPR_KEY_Msk#define RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos)#define RTC_WPR_KEY_Pos (0U)#define RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos)#define RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos)#define RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos)#define RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos)#define RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk#define RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos)#define RTC_ALRMBR_SU_Pos (0U)#define RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos)#define RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos)#define RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos)#define RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk#define RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos)#define RTC_ALRMBR_ST_Pos (4U)#define RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk#define RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos)#define RTC_ALRMBR_MSK1_Pos (7U)#define RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos)#define RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos)#define RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos)#define RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos)#define RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk#define RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos)#define RTC_ALRMBR_MNU_Pos (8U)#define RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos)#define RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos)#define RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos)#define RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk#define RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos)#define RTC_ALRMBR_MNT_Pos (12U)#define RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk#define RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos)#define RTC_ALRMBR_MSK2_Pos (15U)#define RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos)#define RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos)#define RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos)#define RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos)#define RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk#define RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos)#define RTC_ALRMBR_HU_Pos (16U)#define RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos)#define RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos)#define RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk#define RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos)#define RTC_ALRMBR_HT_Pos (20U)#define RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk#define RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos)#define RTC_ALRMBR_PM_Pos (22U)#define RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk#define RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos)#define RTC_ALRMBR_MSK3_Pos (23U)#define RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos)#define RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos)#define RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos)#define RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos)#define RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk#define RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos)#define RTC_ALRMBR_DU_Pos (24U)#define RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos)#define RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos)#define RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk#define RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos)#define RTC_ALRMBR_DT_Pos (28U)#define RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk#define RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos)#define RTC_ALRMBR_WDSEL_Pos (30U)#define RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk#define RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos)#define RTC_ALRMBR_MSK4_Pos (31U)#define RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos)#define RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos)#define RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos)#define RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos)#define RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk#define RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos)#define RTC_ALRMAR_SU_Pos (0U)#define RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos)#define RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos)#define RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos)#define RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk#define RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos)#define CAN_F7R2_FB29_Msk (0x1UL << CAN_F7R2_FB29_Pos)#define EXTI_EMR_EM4 EXTI_EMR_MR4#define EXTI_EMR_EM3 EXTI_EMR_MR3#define EXTI_EMR_EM2 EXTI_EMR_MR2#define EXTI_EMR_EM1 EXTI_EMR_MR1#define EXTI_EMR_EM0 EXTI_EMR_MR0#define EXTI_EMR_MR24 EXTI_EMR_MR24_Msk#define EXTI_EMR_MR24_Msk (0x1UL << EXTI_EMR_MR24_Pos)#define EXTI_EMR_MR24_Pos (24U)#define EXTI_EMR_MR23 EXTI_EMR_MR23_Msk#define EXTI_EMR_MR23_Msk (0x1UL << EXTI_EMR_MR23_Pos)#define EXTI_EMR_MR23_Pos (23U)#define EXTI_EMR_MR22 EXTI_EMR_MR22_Msk#define EXTI_EMR_MR22_Msk (0x1UL << EXTI_EMR_MR22_Pos)#define EXTI_EMR_MR22_Pos (22U)#define EXTI_EMR_MR21 EXTI_EMR_MR21_Msk#define EXTI_EMR_MR21_Msk (0x1UL << EXTI_EMR_MR21_Pos)#define EXTI_EMR_MR21_Pos (21U)#define EXTI_EMR_MR20 EXTI_EMR_MR20_Msk#define EXTI_EMR_MR20_Msk (0x1UL << EXTI_EMR_MR20_Pos)#define EXTI_EMR_MR20_Pos (20U)#define EXTI_EMR_MR19 EXTI_EMR_MR19_Msk#define EXTI_EMR_MR19_Msk (0x1UL << EXTI_EMR_MR19_Pos)#define EXTI_EMR_MR19_Pos (19U)#define EXTI_EMR_MR18 EXTI_EMR_MR18_Msk#define EXTI_EMR_MR18_Msk (0x1UL << EXTI_EMR_MR18_Pos)#define EXTI_EMR_MR18_Pos (18U)#define EXTI_EMR_MR17 EXTI_EMR_MR17_Msk#define EXTI_EMR_MR17_Msk (0x1UL << EXTI_EMR_MR17_Pos)#define EXTI_EMR_MR17_Pos (17U)#define EXTI_EMR_MR16 EXTI_EMR_MR16_Msk#define EXTI_EMR_MR16_Msk (0x1UL << EXTI_EMR_MR16_Pos)#define EXTI_EMR_MR16_Pos (16U)#define EXTI_EMR_MR15 EXTI_EMR_MR15_Msk#define EXTI_EMR_MR15_Msk (0x1UL << EXTI_EMR_MR15_Pos)#define EXTI_EMR_MR15_Pos (15U)#define EXTI_EMR_MR14 EXTI_EMR_MR14_Msk#define EXTI_EMR_MR14_Msk (0x1UL << EXTI_EMR_MR14_Pos)#define EXTI_EMR_MR14_Pos (14U)#define EXTI_EMR_MR13 EXTI_EMR_MR13_Msk#define EXTI_EMR_MR13_Msk (0x1UL << EXTI_EMR_MR13_Pos)#define EXTI_EMR_MR13_Pos (13U)#define EXTI_EMR_MR12 EXTI_EMR_MR12_Msk#define EXTI_EMR_MR12_Msk (0x1UL << EXTI_EMR_MR12_Pos)#define EXTI_EMR_MR12_Pos (12U)#define EXTI_EMR_MR11 EXTI_EMR_MR11_Msk#define EXTI_EMR_MR11_Msk (0x1UL << EXTI_EMR_MR11_Pos)#define EXTI_EMR_MR11_Pos (11U)#define EXTI_EMR_MR10 EXTI_EMR_MR10_Msk#define EXTI_EMR_MR10_Msk (0x1UL << EXTI_EMR_MR10_Pos)#define EXTI_EMR_MR10_Pos (10U)#define EXTI_EMR_MR9 EXTI_EMR_MR9_Msk#define EXTI_EMR_MR9_Msk (0x1UL << EXTI_EMR_MR9_Pos)#define EXTI_EMR_MR9_Pos (9U)#define EXTI_EMR_MR8 EXTI_EMR_MR8_Msk#define EXTI_EMR_MR8_Msk (0x1UL << EXTI_EMR_MR8_Pos)#define EXTI_EMR_MR8_Pos (8U)#define EXTI_EMR_MR7 EXTI_EMR_MR7_Msk#define EXTI_EMR_MR7_Msk (0x1UL << EXTI_EMR_MR7_Pos)#define EXTI_EMR_MR7_Pos (7U)#define EXTI_EMR_MR6 EXTI_EMR_MR6_Msk#define EXTI_EMR_MR6_Msk (0x1UL << EXTI_EMR_MR6_Pos)#define EXTI_EMR_MR6_Pos (6U)#define EXTI_EMR_MR5 EXTI_EMR_MR5_Msk#define EXTI_EMR_MR5_Msk (0x1UL << EXTI_EMR_MR5_Pos)#define EXTI_EMR_MR5_Pos (5U)#define EXTI_EMR_MR4 EXTI_EMR_MR4_Msk#define EXTI_EMR_MR4_Msk (0x1UL << EXTI_EMR_MR4_Pos)#define EXTI_EMR_MR4_Pos (4U)#define EXTI_EMR_MR3 EXTI_EMR_MR3_Msk#define EXTI_EMR_MR3_Msk (0x1UL << EXTI_EMR_MR3_Pos)#define EXTI_EMR_MR3_Pos (3U)#define EXTI_EMR_MR2 EXTI_EMR_MR2_Msk#define EXTI_EMR_MR2_Msk (0x1UL << EXTI_EMR_MR2_Pos)#define EXTI_EMR_MR2_Pos (2U)#define EXTI_EMR_MR1 EXTI_EMR_MR1_Msk#define EXTI_EMR_MR1_Msk (0x1UL << EXTI_EMR_MR1_Pos)#define EXTI_EMR_MR1_Pos (1U)#define EXTI_EMR_MR0 EXTI_EMR_MR0_Msk#define EXTI_EMR_MR0_Msk (0x1UL << EXTI_EMR_MR0_Pos)#define EXTI_EMR_MR0_Pos (0U)#define EXTI_IMR_IM EXTI_IMR_IM_Msk#define EXTI_IMR_IM_Msk (0x1FFFFFFUL << EXTI_IMR_IM_Pos)#define EXTI_IMR_IM_Pos (0U)#define EXTI_IMR_IM24 EXTI_IMR_MR24#define EXTI_IMR_IM23 EXTI_IMR_MR23#define EXTI_IMR_IM22 EXTI_IMR_MR22#define EXTI_IMR_IM21 EXTI_IMR_MR21#define EXTI_IMR_IM20 EXTI_IMR_MR20#define EXTI_IMR_IM19 EXTI_IMR_MR19#define EXTI_IMR_IM18 EXTI_IMR_MR18#define EXTI_IMR_IM17 EXTI_IMR_MR17#define EXTI_IMR_IM16 EXTI_IMR_MR16#define EXTI_IMR_IM15 EXTI_IMR_MR15#define EXTI_IMR_IM14 EXTI_IMR_MR14#define EXTI_IMR_IM13 EXTI_IMR_MR13#define EXTI_IMR_IM12 EXTI_IMR_MR12#define EXTI_IMR_IM11 EXTI_IMR_MR11#define EXTI_IMR_IM10 EXTI_IMR_MR10#define EXTI_IMR_IM9 EXTI_IMR_MR9#define EXTI_IMR_IM8 EXTI_IMR_MR8#define EXTI_IMR_IM7 EXTI_IMR_MR7#define EXTI_IMR_IM6 EXTI_IMR_MR6#define EXTI_IMR_IM5 EXTI_IMR_MR5#define EXTI_IMR_IM4 EXTI_IMR_MR4#define EXTI_IMR_IM3 EXTI_IMR_MR3#define EXTI_IMR_IM2 EXTI_IMR_MR2#define EXTI_IMR_IM1 EXTI_IMR_MR1#define EXTI_IMR_IM0 EXTI_IMR_MR0#define EXTI_IMR_MR24 EXTI_IMR_MR24_Msk#define EXTI_IMR_MR24_Msk (0x1UL << EXTI_IMR_MR24_Pos)#define EXTI_IMR_MR24_Pos (24U)#define EXTI_IMR_MR23 EXTI_IMR_MR23_Msk#define EXTI_IMR_MR23_Msk (0x1UL << EXTI_IMR_MR23_Pos)#define EXTI_IMR_MR23_Pos (23U)#define EXTI_IMR_MR22 EXTI_IMR_MR22_Msk#define EXTI_IMR_MR22_Msk (0x1UL << EXTI_IMR_MR22_Pos)#define EXTI_IMR_MR22_Pos (22U)#define EXTI_IMR_MR21 EXTI_IMR_MR21_Msk#define EXTI_IMR_MR21_Msk (0x1UL << EXTI_IMR_MR21_Pos)#define EXTI_IMR_MR21_Pos (21U)#define EXTI_IMR_MR20 EXTI_IMR_MR20_Msk#define EXTI_IMR_MR20_Msk (0x1UL << EXTI_IMR_MR20_Pos)#define EXTI_IMR_MR20_Pos (20U)#define EXTI_IMR_MR19 EXTI_IMR_MR19_Msk#define EXTI_IMR_MR19_Msk (0x1UL << EXTI_IMR_MR19_Pos)#define EXTI_IMR_MR19_Pos (19U)#define EXTI_IMR_MR18 EXTI_IMR_MR18_Msk#define EXTI_IMR_MR18_Msk (0x1UL << EXTI_IMR_MR18_Pos)#define EXTI_IMR_MR18_Pos (18U)#define EXTI_IMR_MR17 EXTI_IMR_MR17_Msk#define EXTI_IMR_MR17_Msk (0x1UL << EXTI_IMR_MR17_Pos)#define EXTI_IMR_MR17_Pos (17U)#define EXTI_IMR_MR16 EXTI_IMR_MR16_Msk#define EXTI_IMR_MR16_Msk (0x1UL << EXTI_IMR_MR16_Pos)#define EXTI_IMR_MR16_Pos (16U)#define EXTI_IMR_MR15 EXTI_IMR_MR15_Msk#define EXTI_IMR_MR15_Msk (0x1UL << EXTI_IMR_MR15_Pos)#define EXTI_IMR_MR15_Pos (15U)#define EXTI_IMR_MR14 EXTI_IMR_MR14_Msk#define EXTI_IMR_MR14_Msk (0x1UL << EXTI_IMR_MR14_Pos)#define EXTI_IMR_MR14_Pos (14U)#define EXTI_IMR_MR13 EXTI_IMR_MR13_Msk#define EXTI_IMR_MR13_Msk (0x1UL << EXTI_IMR_MR13_Pos)#define EXTI_IMR_MR13_Pos (13U)#define EXTI_IMR_MR12 EXTI_IMR_MR12_Msk#define EXTI_IMR_MR12_Msk (0x1UL << EXTI_IMR_MR12_Pos)#define EXTI_IMR_MR12_Pos (12U)#define EXTI_IMR_MR11 EXTI_IMR_MR11_Msk#define EXTI_IMR_MR11_Msk (0x1UL << EXTI_IMR_MR11_Pos)#define EXTI_IMR_MR11_Pos (11U)#define EXTI_IMR_MR10 EXTI_IMR_MR10_Msk#define EXTI_IMR_MR10_Msk (0x1UL << EXTI_IMR_MR10_Pos)#define EXTI_IMR_MR10_Pos (10U)#define EXTI_IMR_MR9 EXTI_IMR_MR9_Msk#define EXTI_IMR_MR9_Msk (0x1UL << EXTI_IMR_MR9_Pos)#define EXTI_IMR_MR9_Pos (9U)#define EXTI_IMR_MR8 EXTI_IMR_MR8_Msk#define EXTI_IMR_MR8_Msk (0x1UL << EXTI_IMR_MR8_Pos)#define EXTI_IMR_MR8_Pos (8U)#define EXTI_IMR_MR7 EXTI_IMR_MR7_Msk#define EXTI_IMR_MR7_Msk (0x1UL << EXTI_IMR_MR7_Pos)#define EXTI_IMR_MR7_Pos (7U)#define EXTI_IMR_MR6 EXTI_IMR_MR6_Msk#define EXTI_IMR_MR6_Msk (0x1UL << EXTI_IMR_MR6_Pos)#define EXTI_IMR_MR6_Pos (6U)#define EXTI_IMR_MR5 EXTI_IMR_MR5_Msk#define EXTI_IMR_MR5_Msk (0x1UL << EXTI_IMR_MR5_Pos)#define EXTI_IMR_MR5_Pos (5U)#define EXTI_IMR_MR4 EXTI_IMR_MR4_Msk#define EXTI_IMR_MR4_Msk (0x1UL << EXTI_IMR_MR4_Pos)#define EXTI_IMR_MR4_Pos (4U)#define EXTI_IMR_MR3 EXTI_IMR_MR3_Msk#define EXTI_IMR_MR3_Msk (0x1UL << EXTI_IMR_MR3_Pos)#define EXTI_IMR_MR3_Pos (3U)#define EXTI_IMR_MR2 EXTI_IMR_MR2_Msk#define EXTI_IMR_MR2_Msk (0x1UL << EXTI_IMR_MR2_Pos)#define EXTI_IMR_MR2_Pos (2U)#define EXTI_IMR_MR1 EXTI_IMR_MR1_Msk#define EXTI_IMR_MR1_Msk (0x1UL << EXTI_IMR_MR1_Pos)#define EXTI_IMR_MR1_Pos (1U)#define EXTI_IMR_MR0 EXTI_IMR_MR0_Msk#define EXTI_IMR_MR0_Msk (0x1UL << EXTI_IMR_MR0_Pos)#define EXTI_IMR_MR0_Pos (0U)#define DMA2D_AMTCR_DT DMA2D_AMTCR_DT_Msk#define DMA2D_AMTCR_DT_Msk (0xFFUL << DMA2D_AMTCR_DT_Pos)#define DMA2D_AMTCR_DT_Pos (8U)#define DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk#define DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos)#define DMA2D_AMTCR_EN_Pos (0U)#define DMA2D_LWR_LW DMA2D_LWR_LW_Msk#define DMA2D_LWR_LW_Msk (0xFFFFUL << DMA2D_LWR_LW_Pos)#define DMA2D_LWR_LW_Pos (0U)#define DMA2D_NLR_PL DMA2D_NLR_PL_Msk#define DMA2D_NLR_PL_Msk (0x3FFFUL << DMA2D_NLR_PL_Pos)#define DMA2D_NLR_PL_Pos (16U)#define DMA2D_NLR_NL DMA2D_NLR_NL_Msk#define DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos)#define DMA2D_NLR_NL_Pos (0U)#define DMA2D_OOR_LO DMA2D_OOR_LO_Msk#define DMA2D_OOR_LO_Msk (0x3FFFUL << DMA2D_OOR_LO_Pos)#define DMA2D_OOR_LO_Pos (0U)#define DMA2D_OMAR_MA DMA2D_OMAR_MA_Msk#define DMA2D_OMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_OMAR_MA_Pos)#define DMA2D_OMAR_MA_Pos (0U)#define DMA2D_OCOLR_ALPHA_4 0x0000F000U#define DMA2D_OCOLR_RED_4 0x00000F00U#define DMA2D_OCOLR_GREEN_4 0x000000F0U#define DMA2D_OCOLR_BLUE_4 0x0000000FU#define DMA2D_OCOLR_ALPHA_3 0x00008000U#define DMA2D_OCOLR_RED_3 0x00007C00U#define DMA2D_OCOLR_GREEN_3 0x000003E0U#define DMA2D_OCOLR_BLUE_3 0x0000001FU#define DMA2D_OCOLR_RED_2 0x0000F800U#define DMA2D_OCOLR_GREEN_2 0x000007E0U#define DMA2D_OCOLR_BLUE_2 0x0000001FU#define DMA2D_OCOLR_ALPHA_1 0xFF000000U#define DMA2D_OCOLR_RED_1 0x00FF0000U#define DMA2D_OCOLR_GREEN_1 0x0000FF00U#define DMA2D_OCOLR_BLUE_1 0x000000FFU#define DMA2D_OPFCCR_RBS DMA2D_OPFCCR_RBS_Msk#define DMA2D_OPFCCR_RBS_Msk (0x1UL << DMA2D_OPFCCR_RBS_Pos)#define DMA2D_OPFCCR_RBS_Pos (21U)#define DMA2D_OPFCCR_AI DMA2D_OPFCCR_AI_Msk#define DMA2D_OPFCCR_AI_Msk (0x1UL << DMA2D_OPFCCR_AI_Pos)#define DMA2D_OPFCCR_AI_Pos (20U)#define DMA2D_OPFCCR_CM_2 (0x4UL << DMA2D_OPFCCR_CM_Pos)#define DMA2D_OPFCCR_CM_1 (0x2UL << DMA2D_OPFCCR_CM_Pos)#define DMA2D_OPFCCR_CM_0 (0x1UL << DMA2D_OPFCCR_CM_Pos)#define DMA2D_OPFCCR_CM DMA2D_OPFCCR_CM_Msk#define DMA2D_OPFCCR_CM_Msk (0x7UL << DMA2D_OPFCCR_CM_Pos)#define DMA2D_OPFCCR_CM_Pos (0U)#define DMA2D_BGCMAR_MA DMA2D_BGCMAR_MA_Msk#define DMA2D_BGCMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_BGCMAR_MA_Pos)#define DMA2D_BGCMAR_MA_Pos (0U)#define DMA2D_FGCMAR_MA DMA2D_FGCMAR_MA_Msk#define DMA2D_FGCMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_FGCMAR_MA_Pos)#define DMA2D_FGCMAR_MA_Pos (0U)#define DMA2D_BGCOLR_RED DMA2D_BGCOLR_RED_Msk#define DMA2D_BGCOLR_RED_Msk (0xFFUL << DMA2D_BGCOLR_RED_Pos)#define DMA2D_BGCOLR_RED_Pos (16U)#define DMA2D_BGCOLR_GREEN DMA2D_BGCOLR_GREEN_Msk#define DMA2D_BGCOLR_GREEN_Msk (0xFFUL << DMA2D_BGCOLR_GREEN_Pos)#define DMA2D_BGCOLR_GREEN_Pos (8U)#define DMA2D_BGCOLR_BLUE DMA2D_BGCOLR_BLUE_Msk#define DMA2D_BGCOLR_BLUE_Msk (0xFFUL << DMA2D_BGCOLR_BLUE_Pos)#define DMA2D_BGCOLR_BLUE_Pos (0U)#define DMA2D_BGPFCCR_ALPHA DMA2D_BGPFCCR_ALPHA_Msk#define DMA2D_BGPFCCR_ALPHA_Msk (0xFFUL << DMA2D_BGPFCCR_ALPHA_Pos)#define DMA2D_BGPFCCR_ALPHA_Pos (24U)#define DMA2D_BGPFCCR_RBS DMA2D_BGPFCCR_RBS_Msk#define DMA2D_BGPFCCR_RBS_Msk (0x1UL << DMA2D_BGPFCCR_RBS_Pos)#define DMA2D_BGPFCCR_RBS_Pos (21U)#define DMA2D_BGPFCCR_AI DMA2D_BGPFCCR_AI_Msk#define DMA2D_BGPFCCR_AI_Msk (0x1UL << DMA2D_BGPFCCR_AI_Pos)#define DMA2D_BGPFCCR_AI_Pos (20U)#define DMA2D_BGPFCCR_AM_1 (0x2UL << DMA2D_BGPFCCR_AM_Pos)#define DMA2D_BGPFCCR_AM_0 (0x1UL << DMA2D_BGPFCCR_AM_Pos)#define DMA2D_BGPFCCR_AM DMA2D_BGPFCCR_AM_Msk#define DMA2D_BGPFCCR_AM_Msk (0x3UL << DMA2D_BGPFCCR_AM_Pos)#define DMA2D_BGPFCCR_AM_Pos (16U)#define DMA2D_BGPFCCR_CS DMA2D_BGPFCCR_CS_Msk#define DMA2D_BGPFCCR_CS_Msk (0xFFUL << DMA2D_BGPFCCR_CS_Pos)#define DMA2D_BGPFCCR_CS_Pos (8U)#define DMA2D_BGPFCCR_START DMA2D_BGPFCCR_START_Msk#define DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos)#define DMA2D_BGPFCCR_START_Pos (5U)#define DMA2D_BGPFCCR_CCM DMA2D_BGPFCCR_CCM_Msk#define DMA2D_BGPFCCR_CCM_Msk (0x1UL << DMA2D_BGPFCCR_CCM_Pos)#define DMA2D_BGPFCCR_CCM_Pos (4U)#define DMA2D_BGPFCCR_CM_3 0x00000008U#define DMA2D_BGPFCCR_CM_2 (0x4UL << DMA2D_BGPFCCR_CM_Pos)#define DMA2D_BGPFCCR_CM_1 (0x2UL << DMA2D_BGPFCCR_CM_Pos)#define DMA2D_BGPFCCR_CM_0 (0x1UL << DMA2D_BGPFCCR_CM_Pos)#define DMA2D_BGPFCCR_CM DMA2D_BGPFCCR_CM_Msk#define DMA2D_BGPFCCR_CM_Msk (0xFUL << DMA2D_BGPFCCR_CM_Pos)#define DMA2D_BGPFCCR_CM_Pos (0U)#define DMA2D_FGCOLR_RED DMA2D_FGCOLR_RED_Msk#define DMA2D_FGCOLR_RED_Msk (0xFFUL << DMA2D_FGCOLR_RED_Pos)#define DMA2D_FGCOLR_RED_Pos (16U)#define DMA2D_FGCOLR_GREEN DMA2D_FGCOLR_GREEN_Msk#define DMA2D_FGCOLR_GREEN_Msk (0xFFUL << DMA2D_FGCOLR_GREEN_Pos)#define DMA2D_FGCOLR_GREEN_Pos (8U)#define DMA2D_FGCOLR_BLUE DMA2D_FGCOLR_BLUE_Msk#define DMA2D_FGCOLR_BLUE_Msk (0xFFUL << DMA2D_FGCOLR_BLUE_Pos)#define DMA2D_FGCOLR_BLUE_Pos (0U)#define DMA2D_FGPFCCR_ALPHA DMA2D_FGPFCCR_ALPHA_Msk#define DMA2D_FGPFCCR_ALPHA_Msk (0xFFUL << DMA2D_FGPFCCR_ALPHA_Pos)#define DMA2D_FGPFCCR_ALPHA_Pos (24U)#define DMA2D_FGPFCCR_RBS DMA2D_FGPFCCR_RBS_Msk#define DMA2D_FGPFCCR_RBS_Msk (0x1UL << DMA2D_FGPFCCR_RBS_Pos)#define DMA2D_FGPFCCR_RBS_Pos (21U)#define DMA2D_FGPFCCR_AI DMA2D_FGPFCCR_AI_Msk#define DMA2D_FGPFCCR_AI_Msk (0x1UL << DMA2D_FGPFCCR_AI_Pos)#define DMA2D_FGPFCCR_AI_Pos (20U)#define DMA2D_FGPFCCR_AM_1 (0x2UL << DMA2D_FGPFCCR_AM_Pos)#define DMA2D_FGPFCCR_AM_0 (0x1UL << DMA2D_FGPFCCR_AM_Pos)#define DMA2D_FGPFCCR_AM DMA2D_FGPFCCR_AM_Msk#define DMA2D_FGPFCCR_AM_Msk (0x3UL << DMA2D_FGPFCCR_AM_Pos)#define DMA2D_FGPFCCR_AM_Pos (16U)#define DMA2D_FGPFCCR_CS DMA2D_FGPFCCR_CS_Msk#define DMA2D_FGPFCCR_CS_Msk (0xFFUL << DMA2D_FGPFCCR_CS_Pos)#define DMA2D_FGPFCCR_CS_Pos (8U)#define DMA2D_FGPFCCR_START DMA2D_FGPFCCR_START_Msk#define DMA2D_FGPFCCR_START_Msk (0x1UL << DMA2D_FGPFCCR_START_Pos)#define DMA2D_FGPFCCR_START_Pos (5U)#define DMA2D_FGPFCCR_CCM DMA2D_FGPFCCR_CCM_Msk#define DMA2D_FGPFCCR_CCM_Msk (0x1UL << DMA2D_FGPFCCR_CCM_Pos)#define DMA2D_FGPFCCR_CCM_Pos (4U)#define DMA2D_FGPFCCR_CM_3 (0x8UL << DMA2D_FGPFCCR_CM_Pos)#define DMA2D_FGPFCCR_CM_2 (0x4UL << DMA2D_FGPFCCR_CM_Pos)#define DMA2D_FGPFCCR_CM_1 (0x2UL << DMA2D_FGPFCCR_CM_Pos)#define DMA2D_FGPFCCR_CM_0 (0x1UL << DMA2D_FGPFCCR_CM_Pos)#define DMA2D_FGPFCCR_CM DMA2D_FGPFCCR_CM_Msk#define DMA2D_FGPFCCR_CM_Msk (0xFUL << DMA2D_FGPFCCR_CM_Pos)#define DMA2D_FGPFCCR_CM_Pos (0U)#define DMA2D_BGOR_LO DMA2D_BGOR_LO_Msk#define DMA2D_BGOR_LO_Msk (0x3FFFUL << DMA2D_BGOR_LO_Pos)#define DMA2D_BGOR_LO_Pos (0U)#define DMA2D_BGMAR_MA DMA2D_BGMAR_MA_Msk#define DMA2D_BGMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_BGMAR_MA_Pos)#define DMA2D_BGMAR_MA_Pos (0U)#define DMA2D_FGOR_LO DMA2D_FGOR_LO_Msk#define DMA2D_FGOR_LO_Msk (0x3FFFUL << DMA2D_FGOR_LO_Pos)#define DMA2D_FGOR_LO_Pos (0U)#define DMA2D_FGMAR_MA DMA2D_FGMAR_MA_Msk#define DMA2D_FGMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_FGMAR_MA_Pos)#define DMA2D_FGMAR_MA_Pos (0U)#define DMA2D_IFSR_CCEIF DMA2D_IFCR_CCEIF#define DMA2D_IFSR_CCTCIF DMA2D_IFCR_CCTCIF#define DMA2D_IFSR_CCAEIF DMA2D_IFCR_CAECIF#define DMA2D_IFSR_CTWIF DMA2D_IFCR_CTWIF#define DMA2D_IFSR_CTCIF DMA2D_IFCR_CTCIF#define DMA2D_IFSR_CTEIF DMA2D_IFCR_CTEIF#define DMA2D_IFCR_CCEIF DMA2D_IFCR_CCEIF_Msk#define DMA2D_IFCR_CCEIF_Msk (0x1UL << DMA2D_IFCR_CCEIF_Pos)#define DMA2D_IFCR_CCEIF_Pos (5U)#define DMA2D_IFCR_CCTCIF DMA2D_IFCR_CCTCIF_Msk#define DMA2D_IFCR_CCTCIF_Msk (0x1UL << DMA2D_IFCR_CCTCIF_Pos)#define DMA2D_IFCR_CCTCIF_Pos (4U)#define DMA2D_IFCR_CAECIF DMA2D_IFCR_CAECIF_Msk#define DMA2D_IFCR_CAECIF_Msk (0x1UL << DMA2D_IFCR_CAECIF_Pos)#define DMA2D_IFCR_CAECIF_Pos (3U)#define DMA2D_IFCR_CTWIF DMA2D_IFCR_CTWIF_Msk#define DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos)#define DMA2D_IFCR_CTWIF_Pos (2U)#define DMA2D_IFCR_CTCIF DMA2D_IFCR_CTCIF_Msk#define DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos)#define DMA2D_IFCR_CTCIF_Pos (1U)#define DMA2D_IFCR_CTEIF DMA2D_IFCR_CTEIF_Msk#define DMA2D_IFCR_CTEIF_Msk (0x1UL << DMA2D_IFCR_CTEIF_Pos)#define DMA2D_IFCR_CTEIF_Pos (0U)#define DMA2D_ISR_CEIF DMA2D_ISR_CEIF_Msk#define DMA2D_ISR_CEIF_Msk (0x1UL << DMA2D_ISR_CEIF_Pos)#define DMA2D_ISR_CEIF_Pos (5U)#define DMA2D_ISR_CTCIF DMA2D_ISR_CTCIF_Msk#define DMA2D_ISR_CTCIF_Msk (0x1UL << DMA2D_ISR_CTCIF_Pos)#define DMA2D_ISR_CTCIF_Pos (4U)#define DMA2D_ISR_CAEIF DMA2D_ISR_CAEIF_Msk#define DMA2D_ISR_CAEIF_Msk (0x1UL << DMA2D_ISR_CAEIF_Pos)#define DMA2D_ISR_CAEIF_Pos (3U)#define DMA2D_ISR_TWIF DMA2D_ISR_TWIF_Msk#define DMA2D_ISR_TWIF_Msk (0x1UL << DMA2D_ISR_TWIF_Pos)#define DMA2D_ISR_TWIF_Pos (2U)#define DMA2D_ISR_TCIF DMA2D_ISR_TCIF_Msk#define DMA2D_ISR_TCIF_Msk (0x1UL << DMA2D_ISR_TCIF_Pos)#define DMA2D_ISR_TCIF_Pos (1U)#define DMA2D_ISR_TEIF DMA2D_ISR_TEIF_Msk#define DMA2D_ISR_TEIF_Msk (0x1UL << DMA2D_ISR_TEIF_Pos)#define DMA2D_ISR_TEIF_Pos (0U)#define DMA2D_CR_MODE_1 (0x2UL << DMA2D_CR_MODE_Pos)#define DMA2D_CR_CEIE DMA2D_CR_CEIE_Msk#define DMA2D_CR_CEIE_Msk (0x1UL << DMA2D_CR_CEIE_Pos)#define DMA2D_CR_CEIE_Pos (13U)#define DMA2D_CR_CTCIE DMA2D_CR_CTCIE_Msk#define DMA2D_CR_CTCIE_Msk (0x1UL << DMA2D_CR_CTCIE_Pos)#define DMA2D_CR_CTCIE_Pos (12U)#define DMA2D_CR_CAEIE DMA2D_CR_CAEIE_Msk#define DMA2D_CR_CAEIE_Msk (0x1UL << DMA2D_CR_CAEIE_Pos)#define DMA2D_CR_CAEIE_Pos (11U)#define DMA2D_CR_TWIE DMA2D_CR_TWIE_Msk#define DMA2D_CR_TWIE_Msk (0x1UL << DMA2D_CR_TWIE_Pos)#define DMA2D_CR_TWIE_Pos (10U)#define DMA2D_CR_TCIE DMA2D_CR_TCIE_Msk#define DMA2D_CR_TCIE_Msk (0x1UL << DMA2D_CR_TCIE_Pos)#define DMA2D_CR_TCIE_Pos (9U)#define DMA2D_CR_TEIE DMA2D_CR_TEIE_Msk#define DMA2D_CR_TEIE_Msk (0x1UL << DMA2D_CR_TEIE_Pos)#define DMA2D_CR_TEIE_Pos (8U)#define DMA2D_CR_ABORT DMA2D_CR_ABORT_Msk#define DMA2D_CR_ABORT_Msk (0x1UL << DMA2D_CR_ABORT_Pos)#define DMA2D_CR_ABORT_Pos (2U)#define DMA2D_CR_SUSP DMA2D_CR_SUSP_Msk#define DMA2D_CR_SUSP_Msk (0x1UL << DMA2D_CR_SUSP_Pos)#define DMA2D_CR_SUSP_Pos (1U)#define DMA2D_CR_START DMA2D_CR_START_Msk#define DMA2D_CR_START_Msk (0x1UL << DMA2D_CR_START_Pos)#define DMA2D_CR_START_Pos (0U)#define DMA_SxM1AR_M1A DMA_SxM1AR_M1A_Msk#define DMA_SxM1AR_M1A_Msk (0xFFFFFFFFUL << DMA_SxM1AR_M1A_Pos)#define DMA_SxM1AR_M1A_Pos (0U)#define DMA_SxM0AR_M0A DMA_SxM0AR_M0A_Msk#define DMA_SxM0AR_M0A_Msk (0xFFFFFFFFUL << DMA_SxM0AR_M0A_Pos)#define DMA_SxM0AR_M0A_Pos (0U)#define DMA_SxPAR_PA DMA_SxPAR_PA_Msk#define DMA_SxPAR_PA_Msk (0xFFFFFFFFUL << DMA_SxPAR_PA_Pos)#define DMA_SxPAR_PA_Pos (0U)#define DMA_HIFCR_CFEIF4 DMA_HIFCR_CFEIF4_Msk#define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos)#define DMA_HIFCR_CFEIF4_Pos (0U)#define DMA_HIFCR_CDMEIF4 DMA_HIFCR_CDMEIF4_Msk#define DMA_HIFCR_CDMEIF4_Msk (0x1UL << DMA_HIFCR_CDMEIF4_Pos)#define DMA_HIFCR_CDMEIF4_Pos (2U)#define DMA_HIFCR_CTEIF4 DMA_HIFCR_CTEIF4_Msk#define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos)#define DMA_HIFCR_CTEIF4_Pos (3U)#define DMA_HIFCR_CHTIF4 DMA_HIFCR_CHTIF4_Msk#define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos)#define DMA_HIFCR_CHTIF4_Pos (4U)#define DMA_HIFCR_CTCIF4 DMA_HIFCR_CTCIF4_Msk#define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos)#define DMA_HIFCR_CTCIF4_Pos (5U)#define DMA_HIFCR_CFEIF5 DMA_HIFCR_CFEIF5_Msk#define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos)#define DMA_HIFCR_CFEIF5_Pos (6U)#define DMA_HIFCR_CDMEIF5 DMA_HIFCR_CDMEIF5_Msk#define DMA_HIFCR_CDMEIF5_Msk (0x1UL << DMA_HIFCR_CDMEIF5_Pos)#define DMA_HIFCR_CDMEIF5_Pos (8U)#define DMA_HIFCR_CTEIF5 DMA_HIFCR_CTEIF5_Msk#define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos)#define DMA_HIFCR_CTEIF5_Pos (9U)#define DMA_HIFCR_CHTIF5 DMA_HIFCR_CHTIF5_Msk#define DMA_HIFCR_CHTIF5_Msk (0x1UL << DMA_HIFCR_CHTIF5_Pos)#define DMA_HIFCR_CHTIF5_Pos (10U)#define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk#define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos)#define DMA_HIFCR_CTCIF5_Pos (11U)#define DMA_HIFCR_CFEIF6 DMA_HIFCR_CFEIF6_Msk#define DMA_HIFCR_CFEIF6_Msk (0x1UL << DMA_HIFCR_CFEIF6_Pos)#define DMA_HIFCR_CFEIF6_Pos (16U)#define DMA_HIFCR_CDMEIF6 DMA_HIFCR_CDMEIF6_Msk#define DMA_HIFCR_CDMEIF6_Msk (0x1UL << DMA_HIFCR_CDMEIF6_Pos)#define DMA_HIFCR_CDMEIF6_Pos (18U)#define DMA_HIFCR_CTEIF6 DMA_HIFCR_CTEIF6_Msk#define DMA_HIFCR_CTEIF6_Msk (0x1UL << DMA_HIFCR_CTEIF6_Pos)#define DMA_HIFCR_CTEIF6_Pos (19U)#define DMA_HIFCR_CHTIF6 DMA_HIFCR_CHTIF6_Msk#define DMA_HIFCR_CHTIF6_Msk (0x1UL << DMA_HIFCR_CHTIF6_Pos)#define DMA_HIFCR_CHTIF6_Pos (20U)#define DMA_HIFCR_CTCIF6 DMA_HIFCR_CTCIF6_Msk#define DMA_HIFCR_CTCIF6_Msk (0x1UL << DMA_HIFCR_CTCIF6_Pos)#define DMA_HIFCR_CTCIF6_Pos (21U)#define DMA_HIFCR_CFEIF7 DMA_HIFCR_CFEIF7_Msk#define DMA_HIFCR_CFEIF7_Msk (0x1UL << DMA_HIFCR_CFEIF7_Pos)#define DMA_HIFCR_CFEIF7_Pos (22U)#define DMA_HIFCR_CDMEIF7 DMA_HIFCR_CDMEIF7_Msk#define DMA_HIFCR_CDMEIF7_Msk (0x1UL << DMA_HIFCR_CDMEIF7_Pos)#define DMA_HIFCR_CDMEIF7_Pos (24U)#define DMA_HIFCR_CTEIF7 DMA_HIFCR_CTEIF7_Msk#define DMA_HIFCR_CTEIF7_Msk (0x1UL << DMA_HIFCR_CTEIF7_Pos)#define DMA_HIFCR_CTEIF7_Pos (25U)#define DMA_HIFCR_CHTIF7 DMA_HIFCR_CHTIF7_Msk#define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos)#define DMA_HIFCR_CHTIF7_Pos (26U)#define DMA_HIFCR_CTCIF7 DMA_HIFCR_CTCIF7_Msk#define DMA_HIFCR_CTCIF7_Msk (0x1UL << DMA_HIFCR_CTCIF7_Pos)#define DMA_HIFCR_CTCIF7_Pos (27U)#define DMA_LIFCR_CFEIF0 DMA_LIFCR_CFEIF0_Msk#define DMA_LIFCR_CFEIF0_Msk (0x1UL << DMA_LIFCR_CFEIF0_Pos)#define DMA_LIFCR_CFEIF0_Pos (0U)#define DMA_LIFCR_CDMEIF0 DMA_LIFCR_CDMEIF0_Msk#define DMA_LIFCR_CDMEIF0_Msk (0x1UL << DMA_LIFCR_CDMEIF0_Pos)#define DMA_LIFCR_CDMEIF0_Pos (2U)#define DMA_LIFCR_CTEIF0 DMA_LIFCR_CTEIF0_Msk#define DMA_LIFCR_CTEIF0_Msk (0x1UL << DMA_LIFCR_CTEIF0_Pos)#define DMA_LIFCR_CTEIF0_Pos (3U)#define DMA_LIFCR_CHTIF0 DMA_LIFCR_CHTIF0_Msk#define DMA_LIFCR_CHTIF0_Msk (0x1UL << DMA_LIFCR_CHTIF0_Pos)#define DMA_LIFCR_CHTIF0_Pos (4U)#define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk#define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos)#define DMA_LIFCR_CTCIF0_Pos (5U)#define DMA_LIFCR_CFEIF1 DMA_LIFCR_CFEIF1_Msk#define DMA_LIFCR_CFEIF1_Msk (0x1UL << DMA_LIFCR_CFEIF1_Pos)#define DMA_LIFCR_CFEIF1_Pos (6U)#define DMA_LIFCR_CDMEIF1 DMA_LIFCR_CDMEIF1_Msk#define DMA_LIFCR_CDMEIF1_Msk (0x1UL << DMA_LIFCR_CDMEIF1_Pos)#define DMA_LIFCR_CDMEIF1_Pos (8U)#define DMA_LIFCR_CTEIF1 DMA_LIFCR_CTEIF1_Msk#define DMA_LIFCR_CTEIF1_Msk (0x1UL << DMA_LIFCR_CTEIF1_Pos)#define DMA_LIFCR_CTEIF1_Pos (9U)#define DMA_LIFCR_CHTIF1 DMA_LIFCR_CHTIF1_Msk#define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos)#define DMA_LIFCR_CHTIF1_Pos (10U)#define DMA_LIFCR_CTCIF1 DMA_LIFCR_CTCIF1_Msk#define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos)#define DMA_LIFCR_CTCIF1_Pos (11U)#define DMA_LIFCR_CFEIF2 DMA_LIFCR_CFEIF2_Msk#define DMA_LIFCR_CFEIF2_Msk (0x1UL << DMA_LIFCR_CFEIF2_Pos)#define DMA_LIFCR_CFEIF2_Pos (16U)#define DFSDM_FLTISR_SCDF DFSDM_FLTISR_SCDF_Msk#define DMA_LIFCR_CDMEIF2_Pos (18U)#define DMA_LIFCR_CTEIF2 DMA_LIFCR_CTEIF2_Msk#define DMA_LIFCR_CTEIF2_Msk (0x1UL << DMA_LIFCR_CTEIF2_Pos)#define DMA_LIFCR_CTEIF2_Pos (19U)#define DMA_LIFCR_CHTIF2 DMA_LIFCR_CHTIF2_Msk#define DMA_LIFCR_CHTIF2_Msk (0x1UL << DMA_LIFCR_CHTIF2_Pos)#define DMA_LIFCR_CHTIF2_Pos (20U)#define DMA_LIFCR_CTCIF2 DMA_LIFCR_CTCIF2_Msk#define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos)#define DMA_LIFCR_CTCIF2_Pos (21U)#define DMA_LIFCR_CFEIF3 DMA_LIFCR_CFEIF3_Msk#define DMA_LIFCR_CFEIF3_Msk (0x1UL << DMA_LIFCR_CFEIF3_Pos)#define DMA_LIFCR_CFEIF3_Pos (22U)#define DMA_LIFCR_CDMEIF3 DMA_LIFCR_CDMEIF3_Msk#define DMA_LIFCR_CDMEIF3_Msk (0x1UL << DMA_LIFCR_CDMEIF3_Pos)#define DMA_LIFCR_CDMEIF3_Pos (24U)#define DMA_LIFCR_CTEIF3 DMA_LIFCR_CTEIF3_Msk#define DMA_LIFCR_CTEIF3_Msk (0x1UL << DMA_LIFCR_CTEIF3_Pos)#define DMA_LIFCR_CTEIF3_Pos (25U)#define DMA_LIFCR_CHTIF3 DMA_LIFCR_CHTIF3_Msk#define DMA_LIFCR_CHTIF3_Msk (0x1UL << DMA_LIFCR_CHTIF3_Pos)#define DMA_LIFCR_CHTIF3_Pos (26U)#define DMA_LIFCR_CTCIF3 DMA_LIFCR_CTCIF3_Msk#define DMA_LIFCR_CTCIF3_Msk (0x1UL << DMA_LIFCR_CTCIF3_Pos)#define DMA_LIFCR_CTCIF3_Pos (27U)#define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk#define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos)#define DMA_HISR_FEIF4_Pos (0U)#define DMA_HISR_DMEIF4 DMA_HISR_DMEIF4_Msk#define DMA_HISR_DMEIF4_Msk (0x1UL << DMA_HISR_DMEIF4_Pos)#define DMA_HISR_DMEIF4_Pos (2U)#define DMA_HISR_TEIF4 DMA_HISR_TEIF4_Msk#define DMA_HISR_TEIF4_Msk (0x1UL << DMA_HISR_TEIF4_Pos)#define DMA_HISR_TEIF4_Pos (3U)#define DMA_HISR_HTIF4 DMA_HISR_HTIF4_Msk#define DMA_HISR_HTIF4_Msk (0x1UL << DMA_HISR_HTIF4_Pos)#define DMA_HISR_HTIF4_Pos (4U)#define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk#define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos)#define DMA_HISR_TCIF4_Pos (5U)#define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk#define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos)#define DMA_HISR_FEIF5_Pos (6U)#define DMA_HISR_DMEIF5 DMA_HISR_DMEIF5_Msk#define DMA_HISR_DMEIF5_Msk (0x1UL << DMA_HISR_DMEIF5_Pos)#define DMA_HISR_DMEIF5_Pos (8U)#define DMA_HISR_TEIF5 DMA_HISR_TEIF5_Msk#define DMA_HISR_TEIF5_Msk (0x1UL << DMA_HISR_TEIF5_Pos)#define DMA_HISR_TEIF5_Pos (9U)#define DMA_HISR_HTIF5 DMA_HISR_HTIF5_Msk#define DMA_HISR_HTIF5_Msk (0x1UL << DMA_HISR_HTIF5_Pos)#define DMA_HISR_HTIF5_Pos (10U)#define DMA_HISR_TCIF5 DMA_HISR_TCIF5_Msk#define DMA_HISR_TCIF5_Msk (0x1UL << DMA_HISR_TCIF5_Pos)#define DMA_HISR_TCIF5_Pos (11U)#define DMA_HISR_FEIF6 DMA_HISR_FEIF6_Msk#define DMA_HISR_FEIF6_Msk (0x1UL << DMA_HISR_FEIF6_Pos)#define DMA_HISR_FEIF6_Pos (16U)#define DMA_HISR_DMEIF6 DMA_HISR_DMEIF6_Msk#define DMA_HISR_DMEIF6_Msk (0x1UL << DMA_HISR_DMEIF6_Pos)#define DMA_HISR_DMEIF6_Pos (18U)#define DMA_HISR_TEIF6 DMA_HISR_TEIF6_Msk#define DMA_HISR_TEIF6_Msk (0x1UL << DMA_HISR_TEIF6_Pos)#define DMA_HISR_TEIF6_Pos (19U)#define DMA_HISR_HTIF6 DMA_HISR_HTIF6_Msk#define DMA_HISR_HTIF6_Msk (0x1UL << DMA_HISR_HTIF6_Pos)#define DMA_HISR_HTIF6_Pos (20U)#define DMA_HISR_TCIF6 DMA_HISR_TCIF6_Msk#define DMA_HISR_TCIF6_Msk (0x1UL << DMA_HISR_TCIF6_Pos)#define DMA_HISR_TCIF6_Pos (21U)#define DMA_HISR_FEIF7 DMA_HISR_FEIF7_Msk#define DMA_HISR_FEIF7_Msk (0x1UL << DMA_HISR_FEIF7_Pos)#define DMA_HISR_FEIF7_Pos (22U)#define DMA_HISR_DMEIF7 DMA_HISR_DMEIF7_Msk#define DMA_HISR_DMEIF7_Msk (0x1UL << DMA_HISR_DMEIF7_Pos)#define DMA_HISR_DMEIF7_Pos (24U)#define DMA_HISR_TEIF7 DMA_HISR_TEIF7_Msk#define DMA_HISR_TEIF7_Msk (0x1UL << DMA_HISR_TEIF7_Pos)#define DMA_HISR_TEIF7_Pos (25U)#define DMA_HISR_HTIF7 DMA_HISR_HTIF7_Msk#define DMA_HISR_HTIF7_Msk (0x1UL << DMA_HISR_HTIF7_Pos)#define DMA_HISR_HTIF7_Pos (26U)#define DMA_HISR_TCIF7 DMA_HISR_TCIF7_Msk#define DMA_HISR_TCIF7_Msk (0x1UL << DMA_HISR_TCIF7_Pos)#define DMA_HISR_TCIF7_Pos (27U)#define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk#define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos)#define DMA_LISR_FEIF0_Pos (0U)#define DMA_LISR_DMEIF0 DMA_LISR_DMEIF0_Msk#define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos)#define DMA_LISR_DMEIF0_Pos (2U)#define DMA_LISR_TEIF0 DMA_LISR_TEIF0_Msk#define DMA_LISR_TEIF0_Msk (0x1UL << DMA_LISR_TEIF0_Pos)#define DMA_LISR_TEIF0_Pos (3U)#define DMA_LISR_HTIF0 DMA_LISR_HTIF0_Msk#define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos)#define DMA_LISR_HTIF0_Pos (4U)#define DMA_LISR_TCIF0 DMA_LISR_TCIF0_Msk#define DMA_LISR_TCIF0_Msk (0x1UL << DMA_LISR_TCIF0_Pos)#define DMA_LISR_TCIF0_Pos (5U)#define DMA_LISR_FEIF1 DMA_LISR_FEIF1_Msk#define DMA_LISR_FEIF1_Msk (0x1UL << DMA_LISR_FEIF1_Pos)#define DMA_LISR_FEIF1_Pos (6U)#define DMA_LISR_DMEIF1 DMA_LISR_DMEIF1_Msk#define DMA_LISR_DMEIF1_Msk (0x1UL << DMA_LISR_DMEIF1_Pos)#define DMA_LISR_DMEIF1_Pos (8U)#define DMA_LISR_TEIF1 DMA_LISR_TEIF1_Msk#define DMA_LISR_TEIF1_Msk (0x1UL << DMA_LISR_TEIF1_Pos)#define DMA_LISR_TEIF1_Pos (9U)#define DMA_LISR_HTIF1 DMA_LISR_HTIF1_Msk#define DMA_LISR_HTIF1_Msk (0x1UL << DMA_LISR_HTIF1_Pos)#define DMA_LISR_HTIF1_Pos (10U)#define DMA_LISR_TCIF1 DMA_LISR_TCIF1_Msk#define DMA_LISR_TCIF1_Msk (0x1UL << DMA_LISR_TCIF1_Pos)#define DMA_LISR_TCIF1_Pos (11U)#define DMA_LISR_FEIF2 DMA_LISR_FEIF2_Msk#define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos)#define DMA_LISR_FEIF2_Pos (16U)#define DMA_LISR_DMEIF2 DMA_LISR_DMEIF2_Msk#define DMA_LISR_DMEIF2_Msk (0x1UL << DMA_LISR_DMEIF2_Pos)#define DMA_LISR_DMEIF2_Pos (18U)#define DMA_LISR_TEIF2 DMA_LISR_TEIF2_Msk#define DMA_LISR_TEIF2_Msk (0x1UL << DMA_LISR_TEIF2_Pos)#define DMA_LISR_TEIF2_Pos (19U)#define DMA_LISR_HTIF2 DMA_LISR_HTIF2_Msk#define DMA_LISR_HTIF2_Msk (0x1UL << DMA_LISR_HTIF2_Pos)#define DMA_LISR_HTIF2_Pos (20U)#define DMA_LISR_TCIF2 DMA_LISR_TCIF2_Msk#define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos)#define DMA_LISR_TCIF2_Pos (21U)#define DMA_LISR_FEIF3 DMA_LISR_FEIF3_Msk#define DMA_LISR_FEIF3_Msk (0x1UL << DMA_LISR_FEIF3_Pos)#define DMA_LISR_FEIF3_Pos (22U)#define DMA_LISR_DMEIF3 DMA_LISR_DMEIF3_Msk#define DMA_LISR_DMEIF3_Msk (0x1UL << DMA_LISR_DMEIF3_Pos)#define DMA_LISR_DMEIF3_Pos (24U)#define DMA_LISR_TEIF3 DMA_LISR_TEIF3_Msk#define DMA_LISR_TEIF3_Msk (0x1UL << DMA_LISR_TEIF3_Pos)#define DMA_LISR_TEIF3_Pos (25U)#define DMA_LISR_HTIF3 DMA_LISR_HTIF3_Msk#define DMA_LISR_HTIF3_Msk (0x1UL << DMA_LISR_HTIF3_Pos)#define DMA_LISR_HTIF3_Pos (26U)#define DMA_LISR_TCIF3 DMA_LISR_TCIF3_Msk#define DMA_LISR_TCIF3_Msk (0x1UL << DMA_LISR_TCIF3_Pos)#define DMA_LISR_TCIF3_Pos (27U)#define DMA_SxFCR_FTH_1 (0x2UL << DMA_SxFCR_FTH_Pos)#define DMA_SxFCR_FTH_0 (0x1UL << DMA_SxFCR_FTH_Pos)#define DMA_SxFCR_FS_2 (0x4UL << DMA_SxFCR_FS_Pos)#define DMA_SxFCR_FS_1 (0x2UL << DMA_SxFCR_FS_Pos)#define DMA_SxFCR_FS_0 (0x1UL << DMA_SxFCR_FS_Pos)#define DMA_SxFCR_FS DMA_SxFCR_FS_Msk#define DMA_SxFCR_FS_Msk (0x7UL << DMA_SxFCR_FS_Pos)#define DMA_SxFCR_FS_Pos (3U)#define DMA_SxFCR_FEIE DMA_SxFCR_FEIE_Msk#define DMA_SxFCR_FEIE_Msk (0x1UL << DMA_SxFCR_FEIE_Pos)#define DMA_SxFCR_FEIE_Pos (7U)#define DMA_SxNDT_15 (0x8000UL << DMA_SxNDT_Pos)#define DMA_SxNDT_14 (0x4000UL << DMA_SxNDT_Pos)#define DMA_SxNDT_13 (0x2000UL << DMA_SxNDT_Pos)#define DMA_SxNDT_12 (0x1000UL << DMA_SxNDT_Pos)#define DMA_SxNDT_11 (0x0800UL << DMA_SxNDT_Pos)#define DMA_SxNDT_10 (0x0400UL << DMA_SxNDT_Pos)#define DMA_SxNDT_9 (0x0200UL << DMA_SxNDT_Pos)#define DMA_SxNDT_8 (0x0100UL << DMA_SxNDT_Pos)#define DMA_SxNDT_7 (0x0080UL << DMA_SxNDT_Pos)#define DMA_SxNDT_6 (0x0040UL << DMA_SxNDT_Pos)#define DMA_SxNDT_5 (0x0020UL << DMA_SxNDT_Pos)#define DMA_SxNDT_4 (0x0010UL << DMA_SxNDT_Pos)#define DMA_SxNDT_3 (0x0008UL << DMA_SxNDT_Pos)#define DMA_SxNDT_2 (0x0004UL << DMA_SxNDT_Pos)#define DMA_SxNDT_1 (0x0002UL << DMA_SxNDT_Pos)#define DMA_SxNDT_0 (0x0001UL << DMA_SxNDT_Pos)#define DMA_SxNDT DMA_SxNDT_Msk#define DMA_SxNDT_Msk (0xFFFFUL << DMA_SxNDT_Pos)#define DMA_SxNDT_Pos (0U)#define DMA_SxCR_EN DMA_SxCR_EN_Msk#define DMA_SxCR_EN_Msk (0x1UL << DMA_SxCR_EN_Pos)#define DMA_SxCR_EN_Pos (0U)#define DMA_SxCR_DMEIE DMA_SxCR_DMEIE_Msk#define DMA_SxCR_DMEIE_Msk (0x1UL << DMA_SxCR_DMEIE_Pos)#define DMA_SxCR_DMEIE_Pos (1U)#define DMA_SxCR_TEIE DMA_SxCR_TEIE_Msk#define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos)#define DMA_SxCR_TEIE_Pos (2U)#define DMA_SxCR_HTIE DMA_SxCR_HTIE_Msk#define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos)#define DMA_SxCR_HTIE_Pos (3U)#define DMA_SxCR_TCIE DMA_SxCR_TCIE_Msk#define DMA_SxCR_TCIE_Msk (0x1UL << DMA_SxCR_TCIE_Pos)#define DMA_SxCR_TCIE_Pos (4U)#define DMA_SxCR_DIR DMA_SxCR_DIR_Msk#define DMA_SxCR_DIR_Msk (0x3UL << DMA_SxCR_DIR_Pos)#define DMA_SxCR_CIRC DMA_SxCR_CIRC_Msk#define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos)#define DMA_SxCR_CIRC_Pos (8U)#define DMA_SxCR_PSIZE DMA_SxCR_PSIZE_Msk#define DMA_SxCR_PSIZE_Msk (0x3UL << DMA_SxCR_PSIZE_Pos)#define DMA_SxCR_MSIZE DMA_SxCR_MSIZE_Msk#define DMA_SxCR_MSIZE_Msk (0x3UL << DMA_SxCR_MSIZE_Pos)#define DMA_SxCR_PINCOS DMA_SxCR_PINCOS_Msk#define DMA_SxCR_PINCOS_Msk (0x1UL << DMA_SxCR_PINCOS_Pos)#define DMA_SxCR_PINCOS_Pos (15U)#define DMA_SxCR_PL_0 (0x1UL << DMA_SxCR_PL_Pos)#define DMA_SxCR_DBM DMA_SxCR_DBM_Msk#define DMA_SxCR_DBM_Msk (0x1UL << DMA_SxCR_DBM_Pos)#define DMA_SxCR_DBM_Pos (18U)#define DMA_SxCR_CT DMA_SxCR_CT_Msk#define DMA_SxCR_CT_Msk (0x1UL << DMA_SxCR_CT_Pos)#define DMA_SxCR_CT_Pos (19U)#define DMA_SxCR_PBURST_1 (0x2UL << DMA_SxCR_PBURST_Pos)#define DMA_SxCR_PBURST DMA_SxCR_PBURST_Msk#define DMA_SxCR_PBURST_Msk (0x3UL << DMA_SxCR_PBURST_Pos)#define DMA_SxCR_MBURST_1 (0x2UL << DMA_SxCR_MBURST_Pos)#define DMA_SxCR_CHSEL_3 (0x8UL << DMA_SxCR_CHSEL_Pos)#define DMA_SxCR_CHSEL_2 (0x4UL << DMA_SxCR_CHSEL_Pos)#define DMA_SxCR_CHSEL_1 (0x2UL << DMA_SxCR_CHSEL_Pos)#define DMA_SxCR_CHSEL_0 (0x1UL << DMA_SxCR_CHSEL_Pos)#define DMA_SxCR_CHSEL DMA_SxCR_CHSEL_Msk#define DMA_SxCR_CHSEL_Msk (0xFUL << DMA_SxCR_CHSEL_Pos)#define DMA_SxCR_CHSEL_Pos (25U)#define DCMI_DR_BYTE3 DCMI_DR_BYTE3_Msk#define DCMI_DR_BYTE3_Msk (0xFFUL << DCMI_DR_BYTE3_Pos)#define DCMI_DR_BYTE3_Pos (24U)#define DCMI_DR_BYTE2 DCMI_DR_BYTE2_Msk#define DCMI_DR_BYTE2_Msk (0xFFUL << DCMI_DR_BYTE2_Pos)#define DCMI_DR_BYTE2_Pos (16U)#define DCMI_DR_BYTE1 DCMI_DR_BYTE1_Msk#define DCMI_DR_BYTE1_Msk (0xFFUL << DCMI_DR_BYTE1_Pos)#define DCMI_DR_BYTE1_Pos (8U)#define DCMI_DR_BYTE0 DCMI_DR_BYTE0_Msk#define DCMI_DR_BYTE0_Msk (0xFFUL << DCMI_DR_BYTE0_Pos)#define DCMI_DR_BYTE0_Pos (0U)#define DCMI_CWSIZE_VLINE DCMI_CWSIZE_VLINE_Msk#define DCMI_CWSIZE_VLINE_Msk (0x3FFFUL << DCMI_CWSIZE_VLINE_Pos)#define DCMI_CWSIZE_VLINE_Pos (16U)#define DCMI_CWSIZE_CAPCNT DCMI_CWSIZE_CAPCNT_Msk#define DCMI_CWSIZE_CAPCNT_Msk (0x3FFFUL << DCMI_CWSIZE_CAPCNT_Pos)#define DCMI_CWSIZE_CAPCNT_Pos (0U)#define DCMI_CWSTRT_VST DCMI_CWSTRT_VST_Msk#define DCMI_CWSTRT_VST_Msk (0x1FFFUL << DCMI_CWSTRT_VST_Pos)#define DCMI_CWSTRT_VST_Pos (16U)#define DCMI_CWSTRT_HOFFCNT DCMI_CWSTRT_HOFFCNT_Msk#define DCMI_CWSTRT_HOFFCNT_Msk (0x3FFFUL << DCMI_CWSTRT_HOFFCNT_Pos)#define DCMI_CWSTRT_HOFFCNT_Pos (0U)#define DCMI_ESUR_FEU DCMI_ESUR_FEU_Msk#define DCMI_ESUR_FEU_Msk (0xFFUL << DCMI_ESUR_FEU_Pos)#define DCMI_ESUR_FEU_Pos (24U)#define DCMI_ESUR_LEU DCMI_ESUR_LEU_Msk#define DCMI_ESUR_LEU_Msk (0xFFUL << DCMI_ESUR_LEU_Pos)#define DCMI_ESUR_LEU_Pos (16U)#define DCMI_ESUR_LSU DCMI_ESUR_LSU_Msk#define DCMI_ESUR_LSU_Msk (0xFFUL << DCMI_ESUR_LSU_Pos)#define DCMI_ESUR_LSU_Pos (8U)#define DCMI_ESUR_FSU DCMI_ESUR_FSU_Msk#define DCMI_ESUR_FSU_Msk (0xFFUL << DCMI_ESUR_FSU_Pos)#define DCMI_ESUR_FSU_Pos (0U)#define DCMI_ESCR_FEC DCMI_ESCR_FEC_Msk#define DCMI_ESCR_FEC_Msk (0xFFUL << DCMI_ESCR_FEC_Pos)#define DCMI_ESCR_FEC_Pos (24U)#define DCMI_ESCR_LEC DCMI_ESCR_LEC_Msk#define DCMI_ESCR_LEC_Msk (0xFFUL << DCMI_ESCR_LEC_Pos)#define DCMI_ESCR_LEC_Pos (16U)#define DCMI_ESCR_LSC DCMI_ESCR_LSC_Msk#define DCMI_ESCR_LSC_Msk (0xFFUL << DCMI_ESCR_LSC_Pos)#define DCMI_ESCR_LSC_Pos (8U)#define DCMI_ESCR_FSC DCMI_ESCR_FSC_Msk#define DCMI_ESCR_FSC_Msk (0xFFUL << DCMI_ESCR_FSC_Pos)#define DCMI_ESCR_FSC_Pos (0U)#define DCMI_ICR_LINE_ISC DCMI_ICR_LINE_ISC_Msk#define DCMI_ICR_LINE_ISC_Msk (0x1UL << DCMI_ICR_LINE_ISC_Pos)#define DCMI_ICR_LINE_ISC_Pos (4U)#define DCMI_ICR_VSYNC_ISC DCMI_ICR_VSYNC_ISC_Msk#define DCMI_ICR_VSYNC_ISC_Msk (0x1UL << DCMI_ICR_VSYNC_ISC_Pos)#define DCMI_ICR_VSYNC_ISC_Pos (3U)#define DCMI_ICR_ERR_ISC DCMI_ICR_ERR_ISC_Msk#define DCMI_ICR_ERR_ISC_Msk (0x1UL << DCMI_ICR_ERR_ISC_Pos)#define DCMI_ICR_ERR_ISC_Pos (2U)#define DCMI_ICR_OVR_ISC DCMI_ICR_OVR_ISC_Msk#define DCMI_ICR_OVR_ISC_Msk (0x1UL << DCMI_ICR_OVR_ISC_Pos)#define DCMI_ICR_OVR_ISC_Pos (1U)#define DCMI_ICR_FRAME_ISC DCMI_ICR_FRAME_ISC_Msk#define DCMI_ICR_FRAME_ISC_Msk (0x1UL << DCMI_ICR_FRAME_ISC_Pos)#define DCMI_ICR_FRAME_ISC_Pos (0U)#define DCMI_MIS_LINE_MIS DCMI_MIS_LINE_MIS_Msk#define DCMI_MIS_LINE_MIS_Msk (0x1UL << DCMI_MIS_LINE_MIS_Pos)#define DCMI_MIS_LINE_MIS_Pos (4U)#define DCMI_MIS_VSYNC_MIS DCMI_MIS_VSYNC_MIS_Msk#define DCMI_MIS_VSYNC_MIS_Msk (0x1UL << DCMI_MIS_VSYNC_MIS_Pos)#define DCMI_MIS_VSYNC_MIS_Pos (3U)#define DCMI_MIS_ERR_MIS DCMI_MIS_ERR_MIS_Msk#define DCMI_MIS_ERR_MIS_Msk (0x1UL << DCMI_MIS_ERR_MIS_Pos)#define DCMI_MIS_ERR_MIS_Pos (2U)#define DCMI_MIS_OVR_MIS DCMI_MIS_OVR_MIS_Msk#define DCMI_MIS_OVR_MIS_Msk (0x1UL << DCMI_MIS_OVR_MIS_Pos)#define DCMI_MIS_OVR_MIS_Pos (1U)#define DCMI_MIS_FRAME_MIS DCMI_MIS_FRAME_MIS_Msk#define DCMI_MIS_FRAME_MIS_Msk (0x1UL << DCMI_MIS_FRAME_MIS_Pos)#define DCMI_MIS_FRAME_MIS_Pos (0U)#define DCMI_IER_LINE_IE DCMI_IER_LINE_IE_Msk#define DCMI_IER_LINE_IE_Msk (0x1UL << DCMI_IER_LINE_IE_Pos)#define DCMI_IER_LINE_IE_Pos (4U)#define DCMI_IER_VSYNC_IE DCMI_IER_VSYNC_IE_Msk#define DCMI_IER_VSYNC_IE_Msk (0x1UL << DCMI_IER_VSYNC_IE_Pos)#define DCMI_IER_VSYNC_IE_Pos (3U)#define DCMI_IER_ERR_IE DCMI_IER_ERR_IE_Msk#define DCMI_IER_ERR_IE_Msk (0x1UL << DCMI_IER_ERR_IE_Pos)#define DCMI_IER_ERR_IE_Pos (2U)#define DCMI_IER_OVR_IE DCMI_IER_OVR_IE_Msk#define DCMI_IER_OVR_IE_Msk (0x1UL << DCMI_IER_OVR_IE_Pos)#define DCMI_IER_OVR_IE_Pos (1U)#define DCMI_IER_FRAME_IE DCMI_IER_FRAME_IE_Msk#define DCMI_IER_FRAME_IE_Msk (0x1UL << DCMI_IER_FRAME_IE_Pos)#define DCMI_IER_FRAME_IE_Pos (0U)#define DCMI_RISR_LINE_RIS DCMI_RIS_LINE_RIS#define DCMI_RISR_VSYNC_RIS DCMI_RIS_VSYNC_RIS#define DCMI_RISR_ERR_RIS DCMI_RIS_ERR_RIS#define DCMI_RISR_OVF_RIS DCMI_RIS_OVR_RIS#define DCMI_RISR_FRAME_RIS DCMI_RIS_FRAME_RIS#define DCMI_RIS_LINE_RIS DCMI_RIS_LINE_RIS_Msk#define DCMI_RIS_LINE_RIS_Msk (0x1UL << DCMI_RIS_LINE_RIS_Pos)#define DCMI_RIS_LINE_RIS_Pos (4U)#define DCMI_RIS_VSYNC_RIS DCMI_RIS_VSYNC_RIS_Msk#define DCMI_RIS_VSYNC_RIS_Msk (0x1UL << DCMI_RIS_VSYNC_RIS_Pos)#define DCMI_RIS_VSYNC_RIS_Pos (3U)#define DCMI_RIS_ERR_RIS DCMI_RIS_ERR_RIS_Msk#define DCMI_RIS_ERR_RIS_Msk (0x1UL << DCMI_RIS_ERR_RIS_Pos)#define DCMI_RIS_ERR_RIS_Pos (2U)#define DCMI_RIS_OVR_RIS DCMI_RIS_OVR_RIS_Msk#define DCMI_RIS_OVR_RIS_Msk (0x1UL << DCMI_RIS_OVR_RIS_Pos)#define DCMI_RIS_OVR_RIS_Pos (1U)#define DCMI_RIS_FRAME_RIS DCMI_RIS_FRAME_RIS_Msk#define DCMI_RIS_FRAME_RIS_Msk (0x1UL << DCMI_RIS_FRAME_RIS_Pos)#define DCMI_RIS_FRAME_RIS_Pos (0U)#define DCMI_SR_FNE DCMI_SR_FNE_Msk#define DCMI_SR_FNE_Msk (0x1UL << DCMI_SR_FNE_Pos)#define DCMI_SR_FNE_Pos (2U)#define DCMI_SR_VSYNC DCMI_SR_VSYNC_Msk#define DCMI_SR_VSYNC_Msk (0x1UL << DCMI_SR_VSYNC_Pos)#define DCMI_SR_VSYNC_Pos (1U)#define DCMI_SR_HSYNC DCMI_SR_HSYNC_Msk#define DCMI_SR_HSYNC_Msk (0x1UL << DCMI_SR_HSYNC_Pos)#define DCMI_SR_HSYNC_Pos (0U)#define DCMI_CR_OELS DCMI_CR_OELS_Msk#define DCMI_CR_OELS_Msk (0x1UL << DCMI_CR_OELS_Pos)#define DCMI_CR_OELS_Pos (20U)#define DCMI_CR_LSM DCMI_CR_LSM_Msk#define DCMI_CR_LSM_Msk (0x1UL << DCMI_CR_LSM_Pos)#define DCMI_CR_LSM_Pos (19U)#define DCMI_CR_OEBS DCMI_CR_OEBS_Msk#define DCMI_CR_OEBS_Msk (0x1UL << DCMI_CR_OEBS_Pos)#define DCMI_CR_OEBS_Pos (18U)#define DCMI_CR_BSM_1 (0x2UL << DCMI_CR_BSM_Pos)#define DCMI_CR_BSM_0 (0x1UL << DCMI_CR_BSM_Pos)#define DCMI_CR_BSM DCMI_CR_BSM_Msk#define DCMI_CR_BSM_Msk (0x3UL << DCMI_CR_BSM_Pos)#define DCMI_CR_BSM_Pos (16U)#define DCMI_CR_ENABLE DCMI_CR_ENABLE_Msk#define DCMI_CR_ENABLE_Msk (0x1UL << DCMI_CR_ENABLE_Pos)#define DCMI_CR_ENABLE_Pos (14U)#define DCMI_CR_CRE DCMI_CR_CRE_Msk#define DCMI_CR_CRE_Msk (0x1UL << DCMI_CR_CRE_Pos)#define DCMI_CR_CRE_Pos (12U)#define DCMI_CR_EDM_1 0x00000800U#define DCMI_CR_EDM_0 0x00000400U#define DCMI_CR_FCRC_1 0x00000200U#define DCMI_CR_FCRC_0 0x00000100U#define DCMI_CR_VSPOL DCMI_CR_VSPOL_Msk#define DCMI_CR_VSPOL_Msk (0x1UL << DCMI_CR_VSPOL_Pos)#define DCMI_CR_VSPOL_Pos (7U)#define DCMI_CR_HSPOL DCMI_CR_HSPOL_Msk#define DCMI_CR_HSPOL_Msk (0x1UL << DCMI_CR_HSPOL_Pos)#define DCMI_CR_HSPOL_Pos (6U)#define DCMI_CR_PCKPOL DCMI_CR_PCKPOL_Msk#define DCMI_CR_PCKPOL_Msk (0x1UL << DCMI_CR_PCKPOL_Pos)#define DCMI_CR_PCKPOL_Pos (5U)#define DCMI_CR_ESS DCMI_CR_ESS_Msk#define DCMI_CR_ESS_Msk (0x1UL << DCMI_CR_ESS_Pos)#define DCMI_CR_ESS_Pos (4U)#define DCMI_CR_JPEG DCMI_CR_JPEG_Msk#define DCMI_CR_JPEG_Msk (0x1UL << DCMI_CR_JPEG_Pos)#define DCMI_CR_JPEG_Pos (3U)#define DCMI_CR_CROP DCMI_CR_CROP_Msk#define DCMI_CR_CROP_Msk (0x1UL << DCMI_CR_CROP_Pos)#define DCMI_CR_CROP_Pos (2U)#define DCMI_CR_CM DCMI_CR_CM_Msk#define DCMI_CR_CM_Msk (0x1UL << DCMI_CR_CM_Pos)#define DCMI_CR_CM_Pos (1U)#define DCMI_CR_CAPTURE DCMI_CR_CAPTURE_Msk#define DCMI_CR_CAPTURE_Msk (0x1UL << DCMI_CR_CAPTURE_Pos)#define DCMI_CR_CAPTURE_Pos (0U)#define DFSDM_FLTICR_CLRSCSDF DFSDM_FLTICR_CLRSCDF#define DFSDM_FLTICR_CLRSCSDF_Msk DFSDM_FLTICR_CLRSCDF_Msk#define DFSDM_FLTICR_CLRSCSDF_Pos DFSDM_FLTICR_CLRSCDF_Pos#define DFSDM_FLTCNVTIMR_CNVCNT DFSDM_FLTCNVTIMR_CNVCNT_Msk#define DFSDM_FLTCNVTIMR_CNVCNT_Msk (0xFFFFFFFUL << DFSDM_FLTCNVTIMR_CNVCNT_Pos)#define DFSDM_FLTCNVTIMR_CNVCNT_Pos (4U)#define DFSDM_FLTEXMIN_EXMINCH DFSDM_FLTEXMIN_EXMINCH_Msk#define DFSDM_FLTEXMIN_EXMINCH_Msk (0x7UL << DFSDM_FLTEXMIN_EXMINCH_Pos)#define DFSDM_FLTEXMIN_EXMINCH_Pos (0U)#define DFSDM_FLTEXMIN_EXMIN DFSDM_FLTEXMIN_EXMIN_Msk#define DFSDM_FLTEXMIN_EXMIN_Msk (0xFFFFFFUL << DFSDM_FLTEXMIN_EXMIN_Pos)#define DFSDM_FLTEXMIN_EXMIN_Pos (8U)#define DFSDM_FLTEXMAX_EXMAXCH DFSDM_FLTEXMAX_EXMAXCH_Msk#define DFSDM_FLTEXMAX_EXMAXCH_Msk (0x7UL << DFSDM_FLTEXMAX_EXMAXCH_Pos)#define DFSDM_FLTEXMAX_EXMAXCH_Pos (0U)#define DFSDM_FLTEXMAX_EXMAX DFSDM_FLTEXMAX_EXMAX_Msk#define DFSDM_FLTEXMAX_EXMAX_Msk (0xFFFFFFUL << DFSDM_FLTEXMAX_EXMAX_Pos)#define DFSDM_FLTEXMAX_EXMAX_Pos (8U)#define DFSDM_FLTAWCFR_CLRAWLTF DFSDM_FLTAWCFR_CLRAWLTF_Msk#define DFSDM_FLTAWCFR_CLRAWLTF_Msk (0xFFUL << DFSDM_FLTAWCFR_CLRAWLTF_Pos)#define DFSDM_FLTAWCFR_CLRAWLTF_Pos (0U)#define DFSDM_FLTAWCFR_CLRAWHTF DFSDM_FLTAWCFR_CLRAWHTF_Msk#define DFSDM_FLTAWCFR_CLRAWHTF_Msk (0xFFUL << DFSDM_FLTAWCFR_CLRAWHTF_Pos)#define DFSDM_FLTAWCFR_CLRAWHTF_Pos (8U)#define DFSDM_FLTAWSR_AWLTF DFSDM_FLTAWSR_AWLTF_Msk#define DFSDM_FLTAWSR_AWLTF_Msk (0xFFUL << DFSDM_FLTAWSR_AWLTF_Pos)#define DFSDM_FLTAWSR_AWLTF_Pos (0U)#define DFSDM_FLTAWSR_AWHTF DFSDM_FLTAWSR_AWHTF_Msk#define DFSDM_FLTAWSR_AWHTF_Msk (0xFFUL << DFSDM_FLTAWSR_AWHTF_Pos)#define DFSDM_FLTAWSR_AWHTF_Pos (8U)#define DFSDM_FLTAWLTR_BKAWL DFSDM_FLTAWLTR_BKAWL_Msk#define DFSDM_FLTAWLTR_BKAWL_Msk (0xFUL << DFSDM_FLTAWLTR_BKAWL_Pos)#define DFSDM_FLTAWLTR_BKAWL_Pos (0U)#define DFSDM_FLTAWLTR_AWLT DFSDM_FLTAWLTR_AWLT_Msk#define DFSDM_FLTAWLTR_AWLT_Msk (0xFFFFFFUL << DFSDM_FLTAWLTR_AWLT_Pos)#define DFSDM_FLTAWLTR_AWLT_Pos (8U)#define DFSDM_FLTAWHTR_BKAWH DFSDM_FLTAWHTR_BKAWH_Msk#define DFSDM_FLTAWHTR_BKAWH_Msk (0xFUL << DFSDM_FLTAWHTR_BKAWH_Pos)#define DFSDM_FLTAWHTR_BKAWH_Pos (0U)#define DFSDM_FLTAWHTR_AWHT DFSDM_FLTAWHTR_AWHT_Msk#define DFSDM_FLTAWHTR_AWHT_Msk (0xFFFFFFUL << DFSDM_FLTAWHTR_AWHT_Pos)#define DFSDM_FLTAWHTR_AWHT_Pos (8U)#define DFSDM_FLTRDATAR_RDATACH DFSDM_FLTRDATAR_RDATACH_Msk#define DFSDM_FLTRDATAR_RDATACH_Msk (0x7UL << DFSDM_FLTRDATAR_RDATACH_Pos)#define DFSDM_FLTRDATAR_RDATACH_Pos (0U)#define DFSDM_FLTRDATAR_RPEND DFSDM_FLTRDATAR_RPEND_Msk#define DFSDM_FLTRDATAR_RPEND_Msk (0x1UL << DFSDM_FLTRDATAR_RPEND_Pos)#define DFSDM_FLTRDATAR_RPEND_Pos (4U)#define DFSDM_FLTRDATAR_RDATA DFSDM_FLTRDATAR_RDATA_Msk#define DFSDM_FLTRDATAR_RDATA_Msk (0xFFFFFFUL << DFSDM_FLTRDATAR_RDATA_Pos)#define DFSDM_FLTRDATAR_RDATA_Pos (8U)#define DFSDM_FLTJDATAR_JDATACH DFSDM_FLTJDATAR_JDATACH_Msk#define DFSDM_FLTJDATAR_JDATACH_Msk (0x7UL << DFSDM_FLTJDATAR_JDATACH_Pos)#define DFSDM_FLTJDATAR_JDATACH_Pos (0U)#define DFSDM_FLTJDATAR_JDATA DFSDM_FLTJDATAR_JDATA_Msk#define DFSDM_FLTJDATAR_JDATA_Msk (0xFFFFFFUL << DFSDM_FLTJDATAR_JDATA_Pos)#define DFSDM_FLTJDATAR_JDATA_Pos (8U)#define DFSDM_FLTFCR_IOSR DFSDM_FLTFCR_IOSR_Msk#define DFSDM_FLTFCR_IOSR_Msk (0xFFUL << DFSDM_FLTFCR_IOSR_Pos)#define DFSDM_FLTFCR_IOSR_Pos (0U)#define DFSDM_FLTFCR_FOSR DFSDM_FLTFCR_FOSR_Msk#define DFSDM_FLTFCR_FOSR_Msk (0x3FFUL << DFSDM_FLTFCR_FOSR_Pos)#define DFSDM_FLTFCR_FOSR_Pos (16U)#define DFSDM_FLTFCR_FORD_0 (0x1UL << DFSDM_FLTFCR_FORD_Pos)#define DFSDM_FLTFCR_FORD_1 (0x2UL << DFSDM_FLTFCR_FORD_Pos)#define DFSDM_FLTFCR_FORD_2 (0x4UL << DFSDM_FLTFCR_FORD_Pos)#define DFSDM_FLTFCR_FORD DFSDM_FLTFCR_FORD_Msk#define DFSDM_FLTFCR_FORD_Msk (0x7UL << DFSDM_FLTFCR_FORD_Pos)#define DFSDM_FLTFCR_FORD_Pos (29U)#define DFSDM_FLTJCHGR_JCHG DFSDM_FLTJCHGR_JCHG_Msk#define DFSDM_FLTJCHGR_JCHG_Msk (0xFFUL << DFSDM_FLTJCHGR_JCHG_Pos)#define DFSDM_FLTJCHGR_JCHG_Pos (0U)#define DFSDM_FLTICR_CLRJOVRF DFSDM_FLTICR_CLRJOVRF_Msk#define DFSDM_FLTICR_CLRJOVRF_Msk (0x1UL << DFSDM_FLTICR_CLRJOVRF_Pos)#define DFSDM_FLTICR_CLRJOVRF_Pos (2U)#define DFSDM_FLTICR_CLRROVRF DFSDM_FLTICR_CLRROVRF_Msk#define DFSDM_FLTICR_CLRROVRF_Msk (0x1UL << DFSDM_FLTICR_CLRROVRF_Pos)#define DFSDM_FLTICR_CLRROVRF_Pos (3U)#define DFSDM_FLTICR_CLRCKABF DFSDM_FLTICR_CLRCKABF_Msk#define DFSDM_FLTICR_CLRCKABF_Msk (0xFFUL << DFSDM_FLTICR_CLRCKABF_Pos)#define DFSDM_FLTICR_CLRCKABF_Pos (16U)#define DFSDM_FLTICR_CLRSCDF DFSDM_FLTICR_CLRSCDF_Msk#define DFSDM_FLTICR_CLRSCDF_Msk (0xFFUL << DFSDM_FLTICR_CLRSCDF_Pos)#define DFSDM_FLTICR_CLRSCDF_Pos (24U)#define DFSDM_FLTISR_JEOCF DFSDM_FLTISR_JEOCF_Msk#define DFSDM_FLTISR_JEOCF_Msk (0x1UL << DFSDM_FLTISR_JEOCF_Pos)#define DFSDM_FLTISR_JEOCF_Pos (0U)#define DFSDM_FLTISR_REOCF DFSDM_FLTISR_REOCF_Msk#define DFSDM_FLTISR_REOCF_Msk (0x1UL << DFSDM_FLTISR_REOCF_Pos)#define DFSDM_FLTISR_REOCF_Pos (1U)#define DFSDM_FLTISR_JOVRF DFSDM_FLTISR_JOVRF_Msk#define DFSDM_FLTISR_JOVRF_Msk (0x1UL << DFSDM_FLTISR_JOVRF_Pos)#define DFSDM_FLTISR_JOVRF_Pos (2U)#define DFSDM_FLTISR_ROVRF DFSDM_FLTISR_ROVRF_Msk#define DFSDM_FLTISR_ROVRF_Msk (0x1UL << DFSDM_FLTISR_ROVRF_Pos)#define DFSDM_FLTISR_ROVRF_Pos (3U)#define DFSDM_FLTISR_AWDF DFSDM_FLTISR_AWDF_Msk#define DFSDM_FLTISR_AWDF_Msk (0x1UL << DFSDM_FLTISR_AWDF_Pos)#define DFSDM_FLTISR_AWDF_Pos (4U)#define DFSDM_FLTISR_JCIP DFSDM_FLTISR_JCIP_Msk#define DFSDM_FLTISR_JCIP_Msk (0x1UL << DFSDM_FLTISR_JCIP_Pos)#define DFSDM_FLTISR_JCIP_Pos (13U)#define DFSDM_FLTISR_RCIP DFSDM_FLTISR_RCIP_Msk#define DFSDM_FLTISR_RCIP_Msk (0x1UL << DFSDM_FLTISR_RCIP_Pos)#define DFSDM_FLTISR_RCIP_Pos (14U)#define DFSDM_FLTISR_CKABF DFSDM_FLTISR_CKABF_Msk#define DFSDM_FLTISR_CKABF_Msk (0xFFUL << DFSDM_FLTISR_CKABF_Pos)#define DFSDM_FLTISR_CKABF_Pos (16U)#define CAN_F11R1_FB16_Pos (16U)#define CAN_F11R1_FB15 CAN_F11R1_FB15_Msk#define CAN_F11R1_FB15_Msk (0x1UL << CAN_F11R1_FB15_Pos)#define CAN_F11R1_FB15_Pos (15U)#define CAN_F11R1_FB14 CAN_F11R1_FB14_Msk#define CAN_F11R1_FB14_Msk (0x1UL << CAN_F11R1_FB14_Pos)#define CAN_F11R1_FB14_Pos (14U)#define CAN_F11R1_FB13 CAN_F11R1_FB13_Msk#define CAN_F11R1_FB13_Msk (0x1UL << CAN_F11R1_FB13_Pos)#define CAN_F11R1_FB13_Pos (13U)#define CAN_F11R1_FB12 CAN_F11R1_FB12_Msk#define CAN_F11R1_FB12_Msk (0x1UL << CAN_F11R1_FB12_Pos)#define CAN_F11R1_FB12_Pos (12U)#define CAN_F11R1_FB11 CAN_F11R1_FB11_Msk#define CAN_F11R1_FB11_Msk (0x1UL << CAN_F11R1_FB11_Pos)#define CAN_F11R1_FB11_Pos (11U)#define CAN_F11R1_FB10 CAN_F11R1_FB10_Msk#define CAN_F11R1_FB10_Msk (0x1UL << CAN_F11R1_FB10_Pos)#define CAN_F11R1_FB10_Pos (10U)#define CAN_F11R1_FB9 CAN_F11R1_FB9_Msk#define CAN_F11R1_FB9_Msk (0x1UL << CAN_F11R1_FB9_Pos)#define CAN_F11R1_FB9_Pos (9U)#define CAN_F11R1_FB8 CAN_F11R1_FB8_Msk#define CAN_F11R1_FB8_Msk (0x1UL << CAN_F11R1_FB8_Pos)#define CAN_F11R1_FB8_Pos (8U)#define CAN_F11R1_FB7 CAN_F11R1_FB7_Msk#define CAN_F11R1_FB7_Msk (0x1UL << CAN_F11R1_FB7_Pos)#define CAN_F11R1_FB7_Pos (7U)#define CAN_F11R1_FB6 CAN_F11R1_FB6_Msk#define CAN_F11R1_FB6_Msk (0x1UL << CAN_F11R1_FB6_Pos)#define CAN_F11R1_FB6_Pos (6U)#define CAN_F11R1_FB5 CAN_F11R1_FB5_Msk#define CAN_F11R1_FB5_Msk (0x1UL << CAN_F11R1_FB5_Pos)#define CAN_F11R1_FB5_Pos (5U)#define CAN_F11R1_FB4 CAN_F11R1_FB4_Msk#define CAN_F11R1_FB4_Msk (0x1UL << CAN_F11R1_FB4_Pos)#define CAN_F11R1_FB4_Pos (4U)#define CAN_F11R1_FB3 CAN_F11R1_FB3_Msk#define CAN_F11R1_FB3_Msk (0x1UL << CAN_F11R1_FB3_Pos)#define CAN_F11R1_FB3_Pos (3U)#define CAN_F11R1_FB2 CAN_F11R1_FB2_Msk#define CAN_F11R1_FB2_Msk (0x1UL << CAN_F11R1_FB2_Pos)#define CAN_F11R1_FB2_Pos (2U)#define CAN_F11R1_FB1 CAN_F11R1_FB1_Msk#define CAN_F11R1_FB1_Msk (0x1UL << CAN_F11R1_FB1_Pos)#define CAN_F11R1_FB1_Pos (1U)#define CAN_F11R1_FB0 CAN_F11R1_FB0_Msk#define CAN_F11R1_FB0_Msk (0x1UL << CAN_F11R1_FB0_Pos)#define CAN_F11R1_FB0_Pos (0U)#define CAN_F10R1_FB31 CAN_F10R1_FB31_Msk#define CAN_F10R1_FB31_Msk (0x1UL << CAN_F10R1_FB31_Pos)#define CAN_F10R1_FB31_Pos (31U)#define CAN_F10R1_FB30 CAN_F10R1_FB30_Msk#define CAN_F10R1_FB30_Msk (0x1UL << CAN_F10R1_FB30_Pos)#define CAN_F10R1_FB30_Pos (30U)#define CAN_F10R1_FB29 CAN_F10R1_FB29_Msk#define CAN_F10R1_FB29_Msk (0x1UL << CAN_F10R1_FB29_Pos)#define CAN_F10R1_FB29_Pos (29U)#define CAN_F10R1_FB28 CAN_F10R1_FB28_Msk#define CAN_F10R1_FB28_Msk (0x1UL << CAN_F10R1_FB28_Pos)#define CAN_F10R1_FB28_Pos (28U)#define CAN_F10R1_FB27 CAN_F10R1_FB27_Msk#define CAN_F10R1_FB27_Msk (0x1UL << CAN_F10R1_FB27_Pos)#define CAN_F10R1_FB27_Pos (27U)#define CAN_F10R1_FB26 CAN_F10R1_FB26_Msk#define CAN_F10R1_FB26_Msk (0x1UL << CAN_F10R1_FB26_Pos)#define CAN_F10R1_FB26_Pos (26U)#define CAN_F10R1_FB25 CAN_F10R1_FB25_Msk#define CAN_F10R1_FB25_Msk (0x1UL << CAN_F10R1_FB25_Pos)#define CAN_F10R1_FB25_Pos (25U)#define CAN_F10R1_FB24 CAN_F10R1_FB24_Msk#define CAN_F10R1_FB24_Msk (0x1UL << CAN_F10R1_FB24_Pos)#define CAN_F10R1_FB24_Pos (24U)#define CAN_F10R1_FB23 CAN_F10R1_FB23_Msk#define CAN_F10R1_FB23_Msk (0x1UL << CAN_F10R1_FB23_Pos)#define CAN_F10R1_FB23_Pos (23U)#define CAN_F10R1_FB22 CAN_F10R1_FB22_Msk#define CAN_F10R1_FB22_Msk (0x1UL << CAN_F10R1_FB22_Pos)#define CAN_F10R1_FB22_Pos (22U)#define CAN_F10R1_FB21 CAN_F10R1_FB21_Msk#define CAN_F10R1_FB21_Msk (0x1UL << CAN_F10R1_FB21_Pos)#define CAN_F10R1_FB21_Pos (21U)#define CAN_F10R1_FB20 CAN_F10R1_FB20_Msk#define CAN_F10R1_FB20_Msk (0x1UL << CAN_F10R1_FB20_Pos)#define CAN_F10R1_FB20_Pos (20U)#define CAN_F10R1_FB19 CAN_F10R1_FB19_Msk#define CAN_F10R1_FB19_Msk (0x1UL << CAN_F10R1_FB19_Pos)#define CAN_F10R1_FB19_Pos (19U)#define CAN_F10R1_FB18 CAN_F10R1_FB18_Msk#define CAN_F10R1_FB18_Msk (0x1UL << CAN_F10R1_FB18_Pos)#define CAN_F10R1_FB18_Pos (18U)#define CAN_F10R1_FB17 CAN_F10R1_FB17_Msk#define CAN_F10R1_FB17_Msk (0x1UL << CAN_F10R1_FB17_Pos)#define CAN_F10R1_FB17_Pos (17U)#define CAN_F10R1_FB16 CAN_F10R1_FB16_Msk#define CAN_F10R1_FB16_Msk (0x1UL << CAN_F10R1_FB16_Pos)#define CAN_F10R1_FB16_Pos (16U)#define CAN_F10R1_FB15 CAN_F10R1_FB15_Msk#define CAN_F10R1_FB15_Msk (0x1UL << CAN_F10R1_FB15_Pos)#define CAN_F10R1_FB15_Pos (15U)#define CAN_F10R1_FB14 CAN_F10R1_FB14_Msk#define CAN_F10R1_FB14_Msk (0x1UL << CAN_F10R1_FB14_Pos)#define CAN_F10R1_FB14_Pos (14U)#define CAN_F10R1_FB13 CAN_F10R1_FB13_Msk#define CAN_F10R1_FB13_Msk (0x1UL << CAN_F10R1_FB13_Pos)#define CAN_F10R1_FB13_Pos (13U)#define CAN_F10R1_FB12 CAN_F10R1_FB12_Msk#define CAN_F10R1_FB12_Msk (0x1UL << CAN_F10R1_FB12_Pos)#define CAN_F10R1_FB12_Pos (12U)#define CAN_F10R1_FB11 CAN_F10R1_FB11_Msk#define CAN_F10R1_FB11_Msk (0x1UL << CAN_F10R1_FB11_Pos)#define CAN_F10R1_FB11_Pos (11U)#define CAN_F10R1_FB10 CAN_F10R1_FB10_Msk#define CAN_F10R1_FB10_Msk (0x1UL << CAN_F10R1_FB10_Pos)#define CAN_F10R1_FB10_Pos (10U)#define CAN_F10R1_FB9 CAN_F10R1_FB9_Msk#define CAN_F10R1_FB9_Msk (0x1UL << CAN_F10R1_FB9_Pos)#define CAN_F10R1_FB9_Pos (9U)#define CAN_F10R1_FB8 CAN_F10R1_FB8_Msk#define CAN_F10R1_FB8_Msk (0x1UL << CAN_F10R1_FB8_Pos)#define CAN_F10R1_FB8_Pos (8U)#define CAN_F10R1_FB7 CAN_F10R1_FB7_Msk#define CAN_F10R1_FB7_Msk (0x1UL << CAN_F10R1_FB7_Pos)#define CAN_F10R1_FB7_Pos (7U)#define CAN_F10R1_FB6 CAN_F10R1_FB6_Msk#define CAN_F10R1_FB6_Msk (0x1UL << CAN_F10R1_FB6_Pos)#define CAN_F10R1_FB6_Pos (6U)#define CAN_F10R1_FB5 CAN_F10R1_FB5_Msk#define CAN_F10R1_FB5_Msk (0x1UL << CAN_F10R1_FB5_Pos)#define CAN_F10R1_FB5_Pos (5U)#define CAN_F10R1_FB4 CAN_F10R1_FB4_Msk#define CAN_F10R1_FB4_Msk (0x1UL << CAN_F10R1_FB4_Pos)#define CAN_F10R1_FB4_Pos (4U)#define CAN_F10R1_FB3 CAN_F10R1_FB3_Msk#define CAN_F10R1_FB3_Msk (0x1UL << CAN_F10R1_FB3_Pos)#define CAN_F10R1_FB3_Pos (3U)#define CAN_F10R1_FB2 CAN_F10R1_FB2_Msk#define CAN_F10R1_FB2_Msk (0x1UL << CAN_F10R1_FB2_Pos)#define CAN_F10R1_FB2_Pos (2U)#define CAN_F10R1_FB1 CAN_F10R1_FB1_Msk#define CAN_F10R1_FB1_Msk (0x1UL << CAN_F10R1_FB1_Pos)#define CAN_F10R1_FB1_Pos (1U)#define CAN_F10R1_FB0 CAN_F10R1_FB0_Msk#define CAN_F10R1_FB0_Msk (0x1UL << CAN_F10R1_FB0_Pos)#define CAN_F10R1_FB0_Pos (0U)#define CAN_F9R1_FB31 CAN_F9R1_FB31_Msk#define CAN_F9R1_FB31_Msk (0x1UL << CAN_F9R1_FB31_Pos)#define CAN_F9R1_FB31_Pos (31U)#define CAN_F9R1_FB30 CAN_F9R1_FB30_Msk#define CAN_F9R1_FB30_Msk (0x1UL << CAN_F9R1_FB30_Pos)#define CAN_F9R1_FB30_Pos (30U)#define CAN_F9R1_FB29 CAN_F9R1_FB29_Msk#define CAN_F9R1_FB29_Msk (0x1UL << CAN_F9R1_FB29_Pos)#define CAN_F9R1_FB29_Pos (29U)#define CAN_F9R1_FB28 CAN_F9R1_FB28_Msk#define CAN_F9R1_FB28_Msk (0x1UL << CAN_F9R1_FB28_Pos)#define CAN_F9R1_FB28_Pos (28U)#define CAN_F9R1_FB27 CAN_F9R1_FB27_Msk#define CAN_F9R1_FB27_Msk (0x1UL << CAN_F9R1_FB27_Pos)#define CAN_F9R1_FB27_Pos (27U)#define CAN_F9R1_FB26 CAN_F9R1_FB26_Msk#define CAN_F9R1_FB26_Msk (0x1UL << CAN_F9R1_FB26_Pos)#define CAN_F9R1_FB26_Pos (26U)#define CAN_F9R1_FB25 CAN_F9R1_FB25_Msk#define CAN_F9R1_FB25_Msk (0x1UL << CAN_F9R1_FB25_Pos)#define CAN_F9R1_FB25_Pos (25U)#define CAN_F9R1_FB24 CAN_F9R1_FB24_Msk#define CAN_F9R1_FB24_Msk (0x1UL << CAN_F9R1_FB24_Pos)#define CAN_F9R1_FB24_Pos (24U)#define CAN_F9R1_FB23 CAN_F9R1_FB23_Msk#define CAN_F9R1_FB23_Msk (0x1UL << CAN_F9R1_FB23_Pos)#define CAN_F9R1_FB23_Pos (23U)#define CAN_F9R1_FB22 CAN_F9R1_FB22_Msk#define CAN_F9R1_FB22_Msk (0x1UL << CAN_F9R1_FB22_Pos)#define CAN_F9R1_FB22_Pos (22U)#define CAN_F9R1_FB21 CAN_F9R1_FB21_Msk#define CAN_F9R1_FB21_Msk (0x1UL << CAN_F9R1_FB21_Pos)#define CAN_F9R1_FB21_Pos (21U)#define CAN_F9R1_FB20 CAN_F9R1_FB20_Msk#define CAN_F9R1_FB20_Msk (0x1UL << CAN_F9R1_FB20_Pos)#define CAN_F9R1_FB20_Pos (20U)#define CAN_F9R1_FB19 CAN_F9R1_FB19_Msk#define CAN_F9R1_FB19_Msk (0x1UL << CAN_F9R1_FB19_Pos)#define CAN_F9R1_FB19_Pos (19U)#define CAN_F9R1_FB18 CAN_F9R1_FB18_Msk#define CAN_F9R1_FB18_Msk (0x1UL << CAN_F9R1_FB18_Pos)#define CAN_F9R1_FB18_Pos (18U)#define CAN_F9R1_FB17 CAN_F9R1_FB17_Msk#define CAN_F9R1_FB17_Msk (0x1UL << CAN_F9R1_FB17_Pos)#define CAN_F9R1_FB17_Pos (17U)#define CAN_F9R1_FB16 CAN_F9R1_FB16_Msk#define CAN_F9R1_FB16_Msk (0x1UL << CAN_F9R1_FB16_Pos)#define CAN_F9R1_FB16_Pos (16U)#define CAN_F9R1_FB15 CAN_F9R1_FB15_Msk#define CAN_F9R1_FB15_Msk (0x1UL << CAN_F9R1_FB15_Pos)#define CAN_F9R1_FB15_Pos (15U)#define CAN_F9R1_FB14 CAN_F9R1_FB14_Msk#define CAN_F9R1_FB14_Msk (0x1UL << CAN_F9R1_FB14_Pos)#define CAN_F9R1_FB14_Pos (14U)#define CAN_F9R1_FB13 CAN_F9R1_FB13_Msk#define CAN_F9R1_FB13_Msk (0x1UL << CAN_F9R1_FB13_Pos)#define CAN_F9R1_FB13_Pos (13U)#define CAN_F9R1_FB12 CAN_F9R1_FB12_Msk#define CAN_F9R1_FB12_Msk (0x1UL << CAN_F9R1_FB12_Pos)#define CAN_F9R1_FB12_Pos (12U)#define CAN_F9R1_FB11 CAN_F9R1_FB11_Msk#define CAN_F9R1_FB11_Msk (0x1UL << CAN_F9R1_FB11_Pos)#define CAN_F9R1_FB11_Pos (11U)#define CAN_F9R1_FB10 CAN_F9R1_FB10_Msk#define CAN_F9R1_FB10_Msk (0x1UL << CAN_F9R1_FB10_Pos)#define CAN_F9R1_FB10_Pos (10U)#define CAN_F9R1_FB9 CAN_F9R1_FB9_Msk#define CAN_F9R1_FB9_Msk (0x1UL << CAN_F9R1_FB9_Pos)#define CAN_F9R1_FB9_Pos (9U)#define CAN_F9R1_FB8 CAN_F9R1_FB8_Msk#define CAN_F9R1_FB8_Msk (0x1UL << CAN_F9R1_FB8_Pos)#define CAN_F9R1_FB8_Pos (8U)#define CAN_F9R1_FB7 CAN_F9R1_FB7_Msk#define CAN_F9R1_FB7_Msk (0x1UL << CAN_F9R1_FB7_Pos)#define CAN_F9R1_FB7_Pos (7U)#define CAN_F9R1_FB6 CAN_F9R1_FB6_Msk#define CAN_F9R1_FB6_Msk (0x1UL << CAN_F9R1_FB6_Pos)#define CAN_F9R1_FB6_Pos (6U)#define CAN_F9R1_FB5 CAN_F9R1_FB5_Msk#define CAN_F9R1_FB5_Msk (0x1UL << CAN_F9R1_FB5_Pos)#define CAN_F9R1_FB5_Pos (5U)#define CAN_F9R1_FB4 CAN_F9R1_FB4_Msk#define CAN_F9R1_FB4_Msk (0x1UL << CAN_F9R1_FB4_Pos)#define CAN_F9R1_FB4_Pos (4U)#define CAN_F9R1_FB3 CAN_F9R1_FB3_Msk#define CAN_F9R1_FB3_Msk (0x1UL << CAN_F9R1_FB3_Pos)#define CAN_F9R1_FB3_Pos (3U)#define CAN_F9R1_FB2 CAN_F9R1_FB2_Msk#define CAN_F9R1_FB2_Msk (0x1UL << CAN_F9R1_FB2_Pos)#define CAN_F9R1_FB2_Pos (2U)#define CAN_F9R1_FB1 CAN_F9R1_FB1_Msk#define CAN_F9R1_FB1_Msk (0x1UL << CAN_F9R1_FB1_Pos)#define CAN_F9R1_FB1_Pos (1U)#define CAN_F9R1_FB0 CAN_F9R1_FB0_Msk#define CAN_F9R1_FB0_Msk (0x1UL << CAN_F9R1_FB0_Pos)#define CAN_F9R1_FB0_Pos (0U)#define CAN_F8R1_FB31 CAN_F8R1_FB31_Msk#define CAN_F8R1_FB31_Msk (0x1UL << CAN_F8R1_FB31_Pos)#define CAN_F8R1_FB31_Pos (31U)#define CAN_F8R1_FB30 CAN_F8R1_FB30_Msk#define CAN_F8R1_FB30_Msk (0x1UL << CAN_F8R1_FB30_Pos)#define CAN_F8R1_FB30_Pos (30U)#define CAN_F8R1_FB29 CAN_F8R1_FB29_Msk#define CAN_F8R1_FB29_Msk (0x1UL << CAN_F8R1_FB29_Pos)#define CAN_F8R1_FB29_Pos (29U)#define CAN_F8R1_FB28 CAN_F8R1_FB28_Msk#define CAN_F8R1_FB28_Msk (0x1UL << CAN_F8R1_FB28_Pos)#define CAN_F8R1_FB28_Pos (28U)#define CAN_F8R1_FB27 CAN_F8R1_FB27_Msk#define CAN_F8R1_FB27_Msk (0x1UL << CAN_F8R1_FB27_Pos)#define CAN_F8R1_FB27_Pos (27U)#define CAN_F8R1_FB26 CAN_F8R1_FB26_Msk#define CAN_F8R1_FB26_Msk (0x1UL << CAN_F8R1_FB26_Pos)#define CAN_F8R1_FB26_Pos (26U)#define CAN_F8R1_FB25 CAN_F8R1_FB25_Msk#define CAN_F8R1_FB25_Msk (0x1UL << CAN_F8R1_FB25_Pos)#define CAN_F8R1_FB25_Pos (25U)#define CAN_F8R1_FB24 CAN_F8R1_FB24_Msk#define CAN_F8R1_FB24_Msk (0x1UL << CAN_F8R1_FB24_Pos)#define CAN_F8R1_FB24_Pos (24U)#define CAN_F8R1_FB23 CAN_F8R1_FB23_Msk#define CAN_F8R1_FB23_Msk (0x1UL << CAN_F8R1_FB23_Pos)#define CAN_F8R1_FB23_Pos (23U)#define CAN_F8R1_FB22 CAN_F8R1_FB22_Msk#define CAN_F8R1_FB22_Msk (0x1UL << CAN_F8R1_FB22_Pos)#define CAN_F8R1_FB22_Pos (22U)#define CAN_F8R1_FB21 CAN_F8R1_FB21_Msk#define CAN_F8R1_FB21_Msk (0x1UL << CAN_F8R1_FB21_Pos)#define CAN_F8R1_FB21_Pos (21U)#define CAN_F8R1_FB20 CAN_F8R1_FB20_Msk#define CAN_F8R1_FB20_Msk (0x1UL << CAN_F8R1_FB20_Pos)#define CAN_F8R1_FB20_Pos (20U)#define CAN_F8R1_FB19 CAN_F8R1_FB19_Msk#define CAN_F8R1_FB19_Msk (0x1UL << CAN_F8R1_FB19_Pos)#define CAN_F8R1_FB19_Pos (19U)#define CAN_F8R1_FB18 CAN_F8R1_FB18_Msk#define CAN_F8R1_FB18_Msk (0x1UL << CAN_F8R1_FB18_Pos)#define CAN_F8R1_FB18_Pos (18U)#define CAN_F8R1_FB17 CAN_F8R1_FB17_Msk#define CAN_F8R1_FB17_Msk (0x1UL << CAN_F8R1_FB17_Pos)#define CAN_F8R1_FB17_Pos (17U)#define CAN_F8R1_FB16 CAN_F8R1_FB16_Msk#define CAN_F8R1_FB16_Msk (0x1UL << CAN_F8R1_FB16_Pos)#define CAN_F8R1_FB16_Pos (16U)#define CAN_F8R1_FB15 CAN_F8R1_FB15_Msk#define CAN_F8R1_FB15_Msk (0x1UL << CAN_F8R1_FB15_Pos)#define CAN_F8R1_FB15_Pos (15U)#define CAN_F8R1_FB14 CAN_F8R1_FB14_Msk#define CAN_F8R1_FB14_Msk (0x1UL << CAN_F8R1_FB14_Pos)#define CAN_F8R1_FB14_Pos (14U)#define CAN_F8R1_FB13 CAN_F8R1_FB13_Msk#define CAN_F8R1_FB13_Msk (0x1UL << CAN_F8R1_FB13_Pos)#define CAN_F8R1_FB13_Pos (13U)#define CAN_F8R1_FB12 CAN_F8R1_FB12_Msk#define CAN_F8R1_FB12_Msk (0x1UL << CAN_F8R1_FB12_Pos)#define CAN_F8R1_FB12_Pos (12U)#define CAN_F8R1_FB11 CAN_F8R1_FB11_Msk#define CAN_F8R1_FB11_Msk (0x1UL << CAN_F8R1_FB11_Pos)#define CAN_F8R1_FB11_Pos (11U)#define CAN_F8R1_FB10 CAN_F8R1_FB10_Msk#define CAN_F8R1_FB10_Msk (0x1UL << CAN_F8R1_FB10_Pos)#define CAN_F8R1_FB10_Pos (10U)#define CAN_F8R1_FB9 CAN_F8R1_FB9_Msk#define CAN_F8R1_FB9_Msk (0x1UL << CAN_F8R1_FB9_Pos)#define CAN_F8R1_FB9_Pos (9U)#define CAN_F8R1_FB8 CAN_F8R1_FB8_Msk#define CAN_F8R1_FB8_Msk (0x1UL << CAN_F8R1_FB8_Pos)#define CAN_F8R1_FB8_Pos (8U)#define CAN_F8R1_FB7 CAN_F8R1_FB7_Msk#define CAN_F8R1_FB7_Msk (0x1UL << CAN_F8R1_FB7_Pos)#define CAN_F8R1_FB7_Pos (7U)#define CAN_F8R1_FB6 CAN_F8R1_FB6_Msk#define CAN_F8R1_FB6_Msk (0x1UL << CAN_F8R1_FB6_Pos)#define CAN_F8R1_FB6_Pos (6U)#define CAN_F8R1_FB5 CAN_F8R1_FB5_Msk#define CAN_F8R1_FB5_Msk (0x1UL << CAN_F8R1_FB5_Pos)#define CAN_F8R1_FB5_Pos (5U)#define CAN_F8R1_FB4 CAN_F8R1_FB4_Msk#define CAN_F8R1_FB4_Msk (0x1UL << CAN_F8R1_FB4_Pos)#define CAN_F8R1_FB4_Pos (4U)#define CAN_F8R1_FB3 CAN_F8R1_FB3_Msk#define CAN_F8R1_FB3_Msk (0x1UL << CAN_F8R1_FB3_Pos)#define CAN_F8R1_FB3_Pos (3U)#define CAN_F8R1_FB2 CAN_F8R1_FB2_Msk#define CAN_F8R1_FB2_Msk (0x1UL << CAN_F8R1_FB2_Pos)#define CAN_F8R1_FB2_Pos (2U)#define CAN_F8R1_FB1 CAN_F8R1_FB1_Msk#define CAN_F8R1_FB1_Msk (0x1UL << CAN_F8R1_FB1_Pos)#define CAN_F8R1_FB1_Pos (1U)#define CAN_F8R1_FB0 CAN_F8R1_FB0_Msk#define CAN_F8R1_FB0_Msk (0x1UL << CAN_F8R1_FB0_Pos)#define CAN_F8R1_FB0_Pos (0U)#define CAN_F7R1_FB31 CAN_F7R1_FB31_Msk#define CAN_F7R1_FB31_Msk (0x1UL << CAN_F7R1_FB31_Pos)#define CAN_F7R1_FB31_Pos (31U)#define CAN_F7R1_FB30 CAN_F7R1_FB30_Msk#define CAN_F7R1_FB30_Msk (0x1UL << CAN_F7R1_FB30_Pos)#define CAN_F7R1_FB30_Pos (30U)#define CAN_F7R1_FB29 CAN_F7R1_FB29_Msk#define CAN_F7R1_FB29_Msk (0x1UL << CAN_F7R1_FB29_Pos)#define CAN_F7R1_FB29_Pos (29U)#define CAN_F7R1_FB28 CAN_F7R1_FB28_Msk#define CAN_F7R1_FB28_Msk (0x1UL << CAN_F7R1_FB28_Pos)#define CAN_F7R1_FB28_Pos (28U)#define CAN_F7R1_FB27 CAN_F7R1_FB27_Msk#define CAN_F7R1_FB27_Msk (0x1UL << CAN_F7R1_FB27_Pos)#define CAN_F7R1_FB27_Pos (27U)#define CAN_F7R1_FB26 CAN_F7R1_FB26_Msk#define CAN_F7R1_FB26_Msk (0x1UL << CAN_F7R1_FB26_Pos)#define CAN_F7R1_FB26_Pos (26U)#define CAN_F7R1_FB25 CAN_F7R1_FB25_Msk#define CAN_F7R1_FB25_Msk (0x1UL << CAN_F7R1_FB25_Pos)#define CAN_F7R1_FB25_Pos (25U)#define CAN_F7R1_FB24 CAN_F7R1_FB24_Msk#define CAN_F7R1_FB24_Msk (0x1UL << CAN_F7R1_FB24_Pos)#define CAN_F7R1_FB24_Pos (24U)#define CAN_F7R1_FB23 CAN_F7R1_FB23_Msk#define CAN_F7R1_FB23_Msk (0x1UL << CAN_F7R1_FB23_Pos)#define CAN_F7R1_FB23_Pos (23U)#define CAN_F7R1_FB22 CAN_F7R1_FB22_Msk#define CAN_F7R1_FB22_Msk (0x1UL << CAN_F7R1_FB22_Pos)#define CAN_F7R1_FB22_Pos (22U)#define CAN_F7R1_FB21 CAN_F7R1_FB21_Msk#define CAN_F7R1_FB21_Msk (0x1UL << CAN_F7R1_FB21_Pos)#define CAN_F7R1_FB21_Pos (21U)#define CAN_F7R1_FB20 CAN_F7R1_FB20_Msk#define CAN_F7R1_FB20_Msk (0x1UL << CAN_F7R1_FB20_Pos)#define CAN_F7R1_FB20_Pos (20U)#define CAN_F7R1_FB19 CAN_F7R1_FB19_Msk#define CAN_F7R1_FB19_Msk (0x1UL << CAN_F7R1_FB19_Pos)#define CAN_F7R1_FB19_Pos (19U)#define CAN_F7R1_FB18 CAN_F7R1_FB18_Msk#define CAN_F7R1_FB18_Msk (0x1UL << CAN_F7R1_FB18_Pos)#define CAN_F7R1_FB18_Pos (18U)#define CAN_F7R1_FB17 CAN_F7R1_FB17_Msk#define CAN_F7R1_FB17_Msk (0x1UL << CAN_F7R1_FB17_Pos)#define CAN_F7R1_FB17_Pos (17U)#define CAN_F7R1_FB16 CAN_F7R1_FB16_Msk#define CAN_F7R1_FB16_Msk (0x1UL << CAN_F7R1_FB16_Pos)#define CAN_F7R1_FB16_Pos (16U)#define CAN_F7R1_FB15 CAN_F7R1_FB15_Msk#define CAN_F7R1_FB15_Msk (0x1UL << CAN_F7R1_FB15_Pos)#define CAN_F7R1_FB15_Pos (15U)#define CAN_F7R1_FB14 CAN_F7R1_FB14_Msk#define CAN_F7R1_FB14_Msk (0x1UL << CAN_F7R1_FB14_Pos)#define CAN_F7R1_FB14_Pos (14U)#define CAN_F7R1_FB13 CAN_F7R1_FB13_Msk#define CAN_F7R1_FB13_Msk (0x1UL << CAN_F7R1_FB13_Pos)#define CAN_F7R1_FB13_Pos (13U)#define CAN_F7R1_FB12 CAN_F7R1_FB12_Msk#define CAN_F7R1_FB12_Msk (0x1UL << CAN_F7R1_FB12_Pos)#define CAN_F7R1_FB12_Pos (12U)#define CAN_F7R1_FB11 CAN_F7R1_FB11_Msk#define CAN_F7R1_FB11_Msk (0x1UL << CAN_F7R1_FB11_Pos)#define CAN_F7R1_FB11_Pos (11U)#define CAN_F7R1_FB10 CAN_F7R1_FB10_Msk#define CAN_F7R1_FB10_Msk (0x1UL << CAN_F7R1_FB10_Pos)#define CAN_F7R1_FB10_Pos (10U)#define CAN_F7R1_FB9 CAN_F7R1_FB9_Msk#define CAN_F7R1_FB9_Msk (0x1UL << CAN_F7R1_FB9_Pos)#define CAN_F7R1_FB9_Pos (9U)#define CAN_F7R1_FB8 CAN_F7R1_FB8_Msk#define CAN_F7R1_FB8_Msk (0x1UL << CAN_F7R1_FB8_Pos)#define CAN_F7R1_FB8_Pos (8U)#define CAN_F7R1_FB7 CAN_F7R1_FB7_Msk#define CAN_F7R1_FB7_Msk (0x1UL << CAN_F7R1_FB7_Pos)#define CAN_F7R1_FB7_Pos (7U)#define CAN_F7R1_FB6 CAN_F7R1_FB6_Msk#define CAN_F7R1_FB6_Msk (0x1UL << CAN_F7R1_FB6_Pos)#define CAN_F7R1_FB6_Pos (6U)#define CAN_F7R1_FB5 CAN_F7R1_FB5_Msk#define CAN_F7R1_FB5_Msk (0x1UL << CAN_F7R1_FB5_Pos)#define CAN_F7R1_FB5_Pos (5U)#define CAN_F7R1_FB4 CAN_F7R1_FB4_Msk#define CAN_F7R1_FB4_Msk (0x1UL << CAN_F7R1_FB4_Pos)#define CAN_F7R1_FB4_Pos (4U)#define CAN_F7R1_FB3 CAN_F7R1_FB3_Msk#define CAN_F7R1_FB3_Msk (0x1UL << CAN_F7R1_FB3_Pos)#define CAN_F7R1_FB3_Pos (3U)#define CAN_F7R1_FB2 CAN_F7R1_FB2_Msk#define CAN_F7R1_FB2_Msk (0x1UL << CAN_F7R1_FB2_Pos)#define CAN_F7R1_FB2_Pos (2U)#define CAN_F7R1_FB1 CAN_F7R1_FB1_Msk#define CAN_F7R1_FB1_Msk (0x1UL << CAN_F7R1_FB1_Pos)#define CAN_F7R1_FB1_Pos (1U)#define CAN_F7R1_FB0 CAN_F7R1_FB0_Msk#define CAN_F7R1_FB0_Msk (0x1UL << CAN_F7R1_FB0_Pos)#define CAN_F7R1_FB0_Pos (0U)#define CAN_F6R1_FB31 CAN_F6R1_FB31_Msk#define CAN_F6R1_FB31_Msk (0x1UL << CAN_F6R1_FB31_Pos)#define CAN_F6R1_FB31_Pos (31U)#define CAN_F6R1_FB30 CAN_F6R1_FB30_Msk#define CAN_F6R1_FB30_Msk (0x1UL << CAN_F6R1_FB30_Pos)#define CAN_F6R1_FB30_Pos (30U)#define CAN_F6R1_FB29 CAN_F6R1_FB29_Msk#define CAN_F6R1_FB29_Msk (0x1UL << CAN_F6R1_FB29_Pos)#define CAN_F6R1_FB29_Pos (29U)#define CAN_F6R1_FB28 CAN_F6R1_FB28_Msk#define CAN_F6R1_FB28_Msk (0x1UL << CAN_F6R1_FB28_Pos)#define CAN_F6R1_FB28_Pos (28U)#define CAN_F6R1_FB27 CAN_F6R1_FB27_Msk#define CAN_F6R1_FB27_Msk (0x1UL << CAN_F6R1_FB27_Pos)#define CAN_F6R1_FB27_Pos (27U)#define CAN_F6R1_FB26 CAN_F6R1_FB26_Msk#define CAN_F6R1_FB26_Msk (0x1UL << CAN_F6R1_FB26_Pos)#define CAN_F6R1_FB26_Pos (26U)#define CAN_F6R1_FB25 CAN_F6R1_FB25_Msk#define CAN_F6R1_FB25_Msk (0x1UL << CAN_F6R1_FB25_Pos)#define CAN_F6R1_FB25_Pos (25U)#define CAN_F6R1_FB24 CAN_F6R1_FB24_Msk#define CAN_F6R1_FB24_Msk (0x1UL << CAN_F6R1_FB24_Pos)#define CAN_F6R1_FB24_Pos (24U)#define CAN_F6R1_FB23 CAN_F6R1_FB23_Msk#define CAN_F6R1_FB23_Msk (0x1UL << CAN_F6R1_FB23_Pos)#define CAN_F6R1_FB23_Pos (23U)#define CAN_F6R1_FB22 CAN_F6R1_FB22_Msk#define CAN_F6R1_FB22_Msk (0x1UL << CAN_F6R1_FB22_Pos)#define CAN_F6R1_FB22_Pos (22U)#define CAN_F6R1_FB21 CAN_F6R1_FB21_Msk#define CAN_F6R1_FB21_Msk (0x1UL << CAN_F6R1_FB21_Pos)#define CAN_F6R1_FB21_Pos (21U)#define CAN_F6R1_FB20 CAN_F6R1_FB20_Msk#define CAN_F6R1_FB20_Msk (0x1UL << CAN_F6R1_FB20_Pos)#define CAN_F6R1_FB20_Pos (20U)#define CAN_F6R1_FB19 CAN_F6R1_FB19_Msk#define CAN_F6R1_FB19_Msk (0x1UL << CAN_F6R1_FB19_Pos)#define CAN_F6R1_FB19_Pos (19U)#define CAN_F6R1_FB18 CAN_F6R1_FB18_Msk#define CAN_F6R1_FB18_Msk (0x1UL << CAN_F6R1_FB18_Pos)#define CAN_F6R1_FB18_Pos (18U)#define CAN_F6R1_FB17 CAN_F6R1_FB17_Msk#define CAN_F6R1_FB17_Msk (0x1UL << CAN_F6R1_FB17_Pos)#define CAN_F6R1_FB17_Pos (17U)#define CAN_F6R1_FB16 CAN_F6R1_FB16_Msk#define CAN_F6R1_FB16_Msk (0x1UL << CAN_F6R1_FB16_Pos)#define CAN_F6R1_FB16_Pos (16U)#define CAN_F6R1_FB15 CAN_F6R1_FB15_Msk#define CAN_F6R1_FB15_Msk (0x1UL << CAN_F6R1_FB15_Pos)#define CAN_F6R1_FB15_Pos (15U)#define CAN_F6R1_FB14 CAN_F6R1_FB14_Msk#define CAN_F6R1_FB14_Msk (0x1UL << CAN_F6R1_FB14_Pos)#define CAN_F6R1_FB14_Pos (14U)#define CAN_F6R1_FB13 CAN_F6R1_FB13_Msk#define CAN_F6R1_FB13_Msk (0x1UL << CAN_F6R1_FB13_Pos)#define CAN_F6R1_FB13_Pos (13U)#define CAN_F6R1_FB12 CAN_F6R1_FB12_Msk#define CAN_F6R1_FB12_Msk (0x1UL << CAN_F6R1_FB12_Pos)#define CAN_F6R1_FB12_Pos (12U)#define CAN_F6R1_FB11 CAN_F6R1_FB11_Msk#define CAN_F6R1_FB11_Msk (0x1UL << CAN_F6R1_FB11_Pos)#define CAN_F6R1_FB11_Pos (11U)#define CAN_F6R1_FB10 CAN_F6R1_FB10_Msk#define CAN_F6R1_FB10_Msk (0x1UL << CAN_F6R1_FB10_Pos)#define CAN_F6R1_FB10_Pos (10U)#define CAN_F6R1_FB9 CAN_F6R1_FB9_Msk#define ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk#define ADC_SQR2_SQ7_Msk (0x1FUL << ADC_SQR2_SQ7_Pos)#define CAN_F12R2_FB26_Pos (26U)#define CAN_F12R2_FB25 CAN_F12R2_FB25_Msk#define CAN_F12R2_FB25_Msk (0x1UL << CAN_F12R2_FB25_Pos)#define CAN_F12R2_FB25_Pos (25U)#define CAN_F12R2_FB24 CAN_F12R2_FB24_Msk#define CAN_F12R2_FB24_Msk (0x1UL << CAN_F12R2_FB24_Pos)#define CAN_F12R2_FB24_Pos (24U)#define CAN_F12R2_FB23 CAN_F12R2_FB23_Msk#define CAN_F12R2_FB23_Msk (0x1UL << CAN_F12R2_FB23_Pos)#define CAN_F12R2_FB23_Pos (23U)#define CAN_F12R2_FB22 CAN_F12R2_FB22_Msk#define CAN_F12R2_FB22_Msk (0x1UL << CAN_F12R2_FB22_Pos)#define CAN_F12R2_FB22_Pos (22U)#define CAN_F12R2_FB21 CAN_F12R2_FB21_Msk#define CAN_F12R2_FB21_Msk (0x1UL << CAN_F12R2_FB21_Pos)#define CAN_F12R2_FB21_Pos (21U)#define CAN_F12R2_FB20 CAN_F12R2_FB20_Msk#define CAN_F12R2_FB20_Msk (0x1UL << CAN_F12R2_FB20_Pos)#define CAN_F12R2_FB20_Pos (20U)#define CAN_F12R2_FB19 CAN_F12R2_FB19_Msk#define CAN_F12R2_FB19_Msk (0x1UL << CAN_F12R2_FB19_Pos)#define CAN_F12R2_FB19_Pos (19U)#define CAN_F12R2_FB18 CAN_F12R2_FB18_Msk#define CAN_F12R2_FB18_Msk (0x1UL << CAN_F12R2_FB18_Pos)#define CAN_F12R2_FB18_Pos (18U)#define CAN_F12R2_FB17 CAN_F12R2_FB17_Msk#define CAN_F12R2_FB17_Msk (0x1UL << CAN_F12R2_FB17_Pos)#define CAN_F12R2_FB17_Pos (17U)#define CAN_F12R2_FB16 CAN_F12R2_FB16_Msk#define CAN_F12R2_FB16_Msk (0x1UL << CAN_F12R2_FB16_Pos)#define CAN_F12R2_FB16_Pos (16U)#define CAN_F12R2_FB15 CAN_F12R2_FB15_Msk#define CAN_F12R2_FB15_Msk (0x1UL << CAN_F12R2_FB15_Pos)#define CAN_F12R2_FB15_Pos (15U)#define CAN_F12R2_FB14 CAN_F12R2_FB14_Msk#define CAN_F12R2_FB14_Msk (0x1UL << CAN_F12R2_FB14_Pos)#define CAN_F12R2_FB14_Pos (14U)#define CAN_F12R2_FB13 CAN_F12R2_FB13_Msk#define CAN_F12R2_FB13_Msk (0x1UL << CAN_F12R2_FB13_Pos)#define CAN_F12R2_FB13_Pos (13U)#define CAN_F12R2_FB12 CAN_F12R2_FB12_Msk#define CAN_F12R2_FB12_Msk (0x1UL << CAN_F12R2_FB12_Pos)#define CAN_F12R2_FB12_Pos (12U)#define CAN_F12R2_FB11 CAN_F12R2_FB11_Msk#define CAN_F12R2_FB11_Msk (0x1UL << CAN_F12R2_FB11_Pos)#define CAN_F12R2_FB11_Pos (11U)#define CAN_F12R2_FB10 CAN_F12R2_FB10_Msk#define CAN_F12R2_FB10_Msk (0x1UL << CAN_F12R2_FB10_Pos)#define CAN_F12R2_FB10_Pos (10U)#define CAN_F12R2_FB9 CAN_F12R2_FB9_Msk#define CAN_F12R2_FB9_Msk (0x1UL << CAN_F12R2_FB9_Pos)#define CAN_F12R2_FB9_Pos (9U)#define CAN_F12R2_FB8 CAN_F12R2_FB8_Msk#define CAN_F12R2_FB8_Msk (0x1UL << CAN_F12R2_FB8_Pos)#define CAN_F12R2_FB8_Pos (8U)#define CAN_F12R2_FB7 CAN_F12R2_FB7_Msk#define CAN_F12R2_FB7_Msk (0x1UL << CAN_F12R2_FB7_Pos)#define CAN_F12R2_FB7_Pos (7U)#define CAN_F12R2_FB6 CAN_F12R2_FB6_Msk#define CAN_F12R2_FB6_Msk (0x1UL << CAN_F12R2_FB6_Pos)#define CAN_F12R2_FB6_Pos (6U)#define CAN_F12R2_FB5 CAN_F12R2_FB5_Msk#define CAN_F12R2_FB5_Msk (0x1UL << CAN_F12R2_FB5_Pos)#define CAN_F12R2_FB5_Pos (5U)#define CAN_F12R2_FB4 CAN_F12R2_FB4_Msk#define CAN_F12R2_FB4_Msk (0x1UL << CAN_F12R2_FB4_Pos)#define CAN_F12R2_FB4_Pos (4U)#define CAN_F12R2_FB3 CAN_F12R2_FB3_Msk#define CAN_F12R2_FB3_Msk (0x1UL << CAN_F12R2_FB3_Pos)#define CAN_F12R2_FB3_Pos (3U)#define CAN_F12R2_FB2 CAN_F12R2_FB2_Msk#define CAN_F12R2_FB2_Msk (0x1UL << CAN_F12R2_FB2_Pos)#define CAN_F12R2_FB2_Pos (2U)#define CAN_F12R2_FB1 CAN_F12R2_FB1_Msk#define CAN_F12R2_FB1_Msk (0x1UL << CAN_F12R2_FB1_Pos)#define CAN_F12R2_FB1_Pos (1U)#define CAN_F12R2_FB0 CAN_F12R2_FB0_Msk#define CAN_F12R2_FB0_Msk (0x1UL << CAN_F12R2_FB0_Pos)#define CAN_F12R2_FB0_Pos (0U)#define CAN_F11R2_FB31 CAN_F11R2_FB31_Msk#define CAN_F11R2_FB31_Msk (0x1UL << CAN_F11R2_FB31_Pos)#define CAN_F11R2_FB31_Pos (31U)#define CAN_F11R2_FB30 CAN_F11R2_FB30_Msk#define CAN_F11R2_FB30_Msk (0x1UL << CAN_F11R2_FB30_Pos)#define CAN_F11R2_FB30_Pos (30U)#define CAN_F11R2_FB29 CAN_F11R2_FB29_Msk#define CAN_F11R2_FB29_Msk (0x1UL << CAN_F11R2_FB29_Pos)#define CAN_F11R2_FB29_Pos (29U)#define CAN_F11R2_FB28 CAN_F11R2_FB28_Msk#define CAN_F11R2_FB28_Msk (0x1UL << CAN_F11R2_FB28_Pos)#define CAN_F11R2_FB28_Pos (28U)#define CAN_F11R2_FB27 CAN_F11R2_FB27_Msk#define CAN_F11R2_FB27_Msk (0x1UL << CAN_F11R2_FB27_Pos)#define CAN_F11R2_FB27_Pos (27U)#define CAN_F11R2_FB26 CAN_F11R2_FB26_Msk#define CAN_F11R2_FB26_Msk (0x1UL << CAN_F11R2_FB26_Pos)#define CAN_F11R2_FB26_Pos (26U)#define CAN_F11R2_FB25 CAN_F11R2_FB25_Msk#define CAN_F11R2_FB25_Msk (0x1UL << CAN_F11R2_FB25_Pos)#define CAN_F11R2_FB25_Pos (25U)#define CAN_F11R2_FB24 CAN_F11R2_FB24_Msk#define CAN_F11R2_FB24_Msk (0x1UL << CAN_F11R2_FB24_Pos)#define CAN_F11R2_FB24_Pos (24U)#define CAN_F11R2_FB23 CAN_F11R2_FB23_Msk#define CAN_F11R2_FB23_Msk (0x1UL << CAN_F11R2_FB23_Pos)#define CAN_F11R2_FB23_Pos (23U)#define CAN_F11R2_FB22 CAN_F11R2_FB22_Msk#define CAN_F11R2_FB22_Msk (0x1UL << CAN_F11R2_FB22_Pos)#define CAN_F11R2_FB22_Pos (22U)#define CAN_F11R2_FB21 CAN_F11R2_FB21_Msk#define CAN_F11R2_FB21_Msk (0x1UL << CAN_F11R2_FB21_Pos)#define CAN_F11R2_FB21_Pos (21U)#define CAN_F11R2_FB20 CAN_F11R2_FB20_Msk#define CAN_F11R2_FB20_Msk (0x1UL << CAN_F11R2_FB20_Pos)#define CAN_F11R2_FB20_Pos (20U)#define CAN_F11R2_FB19 CAN_F11R2_FB19_Msk#define CAN_F11R2_FB19_Msk (0x1UL << CAN_F11R2_FB19_Pos)#define CAN_F11R2_FB19_Pos (19U)#define CAN_F11R2_FB18 CAN_F11R2_FB18_Msk#define CAN_F11R2_FB18_Msk (0x1UL << CAN_F11R2_FB18_Pos)#define CAN_F11R2_FB18_Pos (18U)#define CAN_F11R2_FB17 CAN_F11R2_FB17_Msk#define CAN_F11R2_FB17_Msk (0x1UL << CAN_F11R2_FB17_Pos)#define CAN_F11R2_FB17_Pos (17U)#define CAN_F11R2_FB16 CAN_F11R2_FB16_Msk#define CAN_F11R2_FB16_Msk (0x1UL << CAN_F11R2_FB16_Pos)#define CAN_F11R2_FB16_Pos (16U)#define CAN_F11R2_FB15 CAN_F11R2_FB15_Msk#define CAN_F11R2_FB15_Msk (0x1UL << CAN_F11R2_FB15_Pos)#define CAN_F11R2_FB15_Pos (15U)#define CAN_F11R2_FB14 CAN_F11R2_FB14_Msk#define CAN_F11R2_FB14_Msk (0x1UL << CAN_F11R2_FB14_Pos)#define CAN_F11R2_FB14_Pos (14U)#define CAN_F11R2_FB13 CAN_F11R2_FB13_Msk#define CAN_F11R2_FB13_Msk (0x1UL << CAN_F11R2_FB13_Pos)#define CAN_F11R2_FB13_Pos (13U)#define CAN_F11R2_FB12 CAN_F11R2_FB12_Msk#define CAN_F11R2_FB12_Msk (0x1UL << CAN_F11R2_FB12_Pos)#define CAN_F11R2_FB12_Pos (12U)#define CAN_F11R2_FB11 CAN_F11R2_FB11_Msk#define CAN_F11R2_FB11_Msk (0x1UL << CAN_F11R2_FB11_Pos)#define CAN_F11R2_FB11_Pos (11U)#define CAN_F11R2_FB10 CAN_F11R2_FB10_Msk#define CAN_F11R2_FB10_Msk (0x1UL << CAN_F11R2_FB10_Pos)#define CAN_F11R2_FB10_Pos (10U)#define CAN_F11R2_FB9 CAN_F11R2_FB9_Msk#define CAN_F11R2_FB9_Msk (0x1UL << CAN_F11R2_FB9_Pos)#define CAN_F11R2_FB9_Pos (9U)#define CAN_F11R2_FB8 CAN_F11R2_FB8_Msk#define CAN_F11R2_FB8_Msk (0x1UL << CAN_F11R2_FB8_Pos)#define CAN_F11R2_FB8_Pos (8U)#define CAN_F11R2_FB7 CAN_F11R2_FB7_Msk#define CAN_F11R2_FB7_Msk (0x1UL << CAN_F11R2_FB7_Pos)#define CAN_F11R2_FB7_Pos (7U)#define CAN_F11R2_FB6 CAN_F11R2_FB6_Msk#define CAN_F11R2_FB6_Msk (0x1UL << CAN_F11R2_FB6_Pos)#define CAN_F11R2_FB6_Pos (6U)#define CAN_F11R2_FB5 CAN_F11R2_FB5_Msk#define CAN_F11R2_FB5_Msk (0x1UL << CAN_F11R2_FB5_Pos)#define CAN_F11R2_FB5_Pos (5U)#define CAN_F11R2_FB4 CAN_F11R2_FB4_Msk#define CAN_F11R2_FB4_Msk (0x1UL << CAN_F11R2_FB4_Pos)#define CAN_F11R2_FB4_Pos (4U)#define CAN_F11R2_FB3 CAN_F11R2_FB3_Msk#define CAN_F11R2_FB3_Msk (0x1UL << CAN_F11R2_FB3_Pos)#define CAN_F11R2_FB3_Pos (3U)#define CAN_F11R2_FB2 CAN_F11R2_FB2_Msk#define CAN_F11R2_FB2_Msk (0x1UL << CAN_F11R2_FB2_Pos)#define CAN_F11R2_FB2_Pos (2U)#define CAN_F11R2_FB1 CAN_F11R2_FB1_Msk#define CAN_F11R2_FB1_Msk (0x1UL << CAN_F11R2_FB1_Pos)#define CAN_F11R2_FB1_Pos (1U)#define CAN_F11R2_FB0 CAN_F11R2_FB0_Msk#define CAN_F11R2_FB0_Msk (0x1UL << CAN_F11R2_FB0_Pos)#define CAN_F11R2_FB0_Pos (0U)#define CAN_F10R2_FB31 CAN_F10R2_FB31_Msk#define CAN_F10R2_FB31_Msk (0x1UL << CAN_F10R2_FB31_Pos)#define CAN_F10R2_FB31_Pos (31U)#define CAN_F10R2_FB30 CAN_F10R2_FB30_Msk#define CAN_F10R2_FB30_Msk (0x1UL << CAN_F10R2_FB30_Pos)#define CAN_F10R2_FB30_Pos (30U)#define CAN_F10R2_FB29 CAN_F10R2_FB29_Msk#define CAN_F10R2_FB29_Msk (0x1UL << CAN_F10R2_FB29_Pos)#define CAN_F10R2_FB29_Pos (29U)#define CAN_F10R2_FB28 CAN_F10R2_FB28_Msk#define CAN_F10R2_FB28_Msk (0x1UL << CAN_F10R2_FB28_Pos)#define CAN_F10R2_FB28_Pos (28U)#define CAN_F10R2_FB27 CAN_F10R2_FB27_Msk#define CAN_F10R2_FB27_Msk (0x1UL << CAN_F10R2_FB27_Pos)#define CAN_F10R2_FB27_Pos (27U)#define CAN_F10R2_FB26 CAN_F10R2_FB26_Msk#define CAN_F10R2_FB26_Msk (0x1UL << CAN_F10R2_FB26_Pos)#define CAN_F10R2_FB26_Pos (26U)#define CAN_F10R2_FB25 CAN_F10R2_FB25_Msk#define CAN_F10R2_FB25_Msk (0x1UL << CAN_F10R2_FB25_Pos)#define CAN_F10R2_FB25_Pos (25U)#define CAN_F10R2_FB24 CAN_F10R2_FB24_Msk#define CAN_F10R2_FB24_Msk (0x1UL << CAN_F10R2_FB24_Pos)#define CAN_F10R2_FB24_Pos (24U)#define CAN_F10R2_FB23 CAN_F10R2_FB23_Msk#define CAN_F10R2_FB23_Msk (0x1UL << CAN_F10R2_FB23_Pos)#define CAN_F10R2_FB23_Pos (23U)#define CAN_F10R2_FB22 CAN_F10R2_FB22_Msk#define CAN_F10R2_FB22_Msk (0x1UL << CAN_F10R2_FB22_Pos)#define CAN_F10R2_FB22_Pos (22U)#define CAN_F10R2_FB21 CAN_F10R2_FB21_Msk#define CAN_F10R2_FB21_Msk (0x1UL << CAN_F10R2_FB21_Pos)#define CAN_F10R2_FB21_Pos (21U)#define CAN_F10R2_FB20 CAN_F10R2_FB20_Msk#define CAN_F10R2_FB20_Msk (0x1UL << CAN_F10R2_FB20_Pos)#define CAN_F10R2_FB20_Pos (20U)#define CAN_F10R2_FB19 CAN_F10R2_FB19_Msk#define CAN_F10R2_FB19_Msk (0x1UL << CAN_F10R2_FB19_Pos)#define CAN_F10R2_FB19_Pos (19U)#define CAN_F10R2_FB18 CAN_F10R2_FB18_Msk#define CAN_F10R2_FB18_Msk (0x1UL << CAN_F10R2_FB18_Pos)#define CAN_F10R2_FB18_Pos (18U)#define CAN_F10R2_FB17 CAN_F10R2_FB17_Msk#define CAN_F10R2_FB17_Msk (0x1UL << CAN_F10R2_FB17_Pos)#define CAN_F10R2_FB17_Pos (17U)#define CAN_F10R2_FB16 CAN_F10R2_FB16_Msk#define CAN_F10R2_FB16_Msk (0x1UL << CAN_F10R2_FB16_Pos)#define CAN_F10R2_FB16_Pos (16U)#define CAN_F10R2_FB15 CAN_F10R2_FB15_Msk#define CAN_F10R2_FB15_Msk (0x1UL << CAN_F10R2_FB15_Pos)#define CAN_F10R2_FB15_Pos (15U)#define CAN_F10R2_FB14 CAN_F10R2_FB14_Msk#define CAN_F10R2_FB14_Msk (0x1UL << CAN_F10R2_FB14_Pos)#define CAN_F10R2_FB14_Pos (14U)#define CAN_F10R2_FB13 CAN_F10R2_FB13_Msk#define CAN_F10R2_FB13_Msk (0x1UL << CAN_F10R2_FB13_Pos)#define CAN_F10R2_FB13_Pos (13U)#define CAN_F10R2_FB12 CAN_F10R2_FB12_Msk#define CAN_F10R2_FB12_Msk (0x1UL << CAN_F10R2_FB12_Pos)#define CAN_F10R2_FB12_Pos (12U)#define CAN_F10R2_FB11 CAN_F10R2_FB11_Msk#define CAN_F10R2_FB11_Msk (0x1UL << CAN_F10R2_FB11_Pos)#define CAN_F10R2_FB11_Pos (11U)#define CAN_F10R2_FB10 CAN_F10R2_FB10_Msk#define CAN_F10R2_FB10_Msk (0x1UL << CAN_F10R2_FB10_Pos)#define CAN_F10R2_FB10_Pos (10U)#define CAN_F10R2_FB9 CAN_F10R2_FB9_Msk#define CAN_F10R2_FB9_Msk (0x1UL << CAN_F10R2_FB9_Pos)#define CAN_F10R2_FB9_Pos (9U)#define CAN_F10R2_FB8 CAN_F10R2_FB8_Msk#define CAN_F10R2_FB8_Msk (0x1UL << CAN_F10R2_FB8_Pos)#define CAN_F10R2_FB8_Pos (8U)#define CAN_F10R2_FB7 CAN_F10R2_FB7_Msk#define CAN_F10R2_FB7_Msk (0x1UL << CAN_F10R2_FB7_Pos)#define CAN_F10R2_FB7_Pos (7U)#define CAN_F10R2_FB6 CAN_F10R2_FB6_Msk#define CAN_F10R2_FB6_Msk (0x1UL << CAN_F10R2_FB6_Pos)#define CAN_F10R2_FB6_Pos (6U)#define CAN_F10R2_FB5 CAN_F10R2_FB5_Msk#define CAN_F10R2_FB5_Msk (0x1UL << CAN_F10R2_FB5_Pos)#define CAN_F10R2_FB5_Pos (5U)#define CAN_F10R2_FB4 CAN_F10R2_FB4_Msk#define CAN_F10R2_FB4_Msk (0x1UL << CAN_F10R2_FB4_Pos)#define CAN_F10R2_FB4_Pos (4U)#define CAN_F10R2_FB3 CAN_F10R2_FB3_Msk#define CAN_F10R2_FB3_Msk (0x1UL << CAN_F10R2_FB3_Pos)#define CAN_F10R2_FB3_Pos (3U)#define CAN_F10R2_FB2 CAN_F10R2_FB2_Msk#define CAN_F10R2_FB2_Msk (0x1UL << CAN_F10R2_FB2_Pos)#define CAN_F10R2_FB2_Pos (2U)#define CAN_F10R2_FB1 CAN_F10R2_FB1_Msk#define CAN_F10R2_FB1_Msk (0x1UL << CAN_F10R2_FB1_Pos)#define CAN_F10R2_FB1_Pos (1U)#define CAN_F10R2_FB0 CAN_F10R2_FB0_Msk#define CAN_F10R2_FB0_Msk (0x1UL << CAN_F10R2_FB0_Pos)#define CAN_F10R2_FB0_Pos (0U)#define CAN_F9R2_FB31 CAN_F9R2_FB31_Msk#define CAN_F9R2_FB31_Msk (0x1UL << CAN_F9R2_FB31_Pos)#define CAN_F9R2_FB31_Pos (31U)#define CAN_F9R2_FB30 CAN_F9R2_FB30_Msk#define CAN_F9R2_FB30_Msk (0x1UL << CAN_F9R2_FB30_Pos)#define CAN_F9R2_FB30_Pos (30U)#define CAN_F9R2_FB29 CAN_F9R2_FB29_Msk#define CAN_F9R2_FB29_Msk (0x1UL << CAN_F9R2_FB29_Pos)#define CAN_F9R2_FB29_Pos (29U)#define CAN_F9R2_FB28 CAN_F9R2_FB28_Msk#define CAN_F9R2_FB28_Msk (0x1UL << CAN_F9R2_FB28_Pos)#define CAN_F9R2_FB28_Pos (28U)#define CAN_F9R2_FB27 CAN_F9R2_FB27_Msk#define CAN_F9R2_FB27_Msk (0x1UL << CAN_F9R2_FB27_Pos)#define CAN_F9R2_FB27_Pos (27U)#define CAN_F9R2_FB26 CAN_F9R2_FB26_Msk#define CAN_F9R2_FB26_Msk (0x1UL << CAN_F9R2_FB26_Pos)#define CAN_F9R2_FB26_Pos (26U)#define CAN_F9R2_FB25 CAN_F9R2_FB25_Msk#define CAN_F9R2_FB25_Msk (0x1UL << CAN_F9R2_FB25_Pos)#define CAN_F9R2_FB25_Pos (25U)#define CAN_F9R2_FB24 CAN_F9R2_FB24_Msk#define CAN_F9R2_FB24_Msk (0x1UL << CAN_F9R2_FB24_Pos)#define CAN_F9R2_FB24_Pos (24U)#define CAN_F9R2_FB23 CAN_F9R2_FB23_Msk#define CAN_F9R2_FB23_Msk (0x1UL << CAN_F9R2_FB23_Pos)#define CAN_F9R2_FB23_Pos (23U)#define CAN_F9R2_FB22 CAN_F9R2_FB22_Msk#define CAN_F9R2_FB22_Msk (0x1UL << CAN_F9R2_FB22_Pos)#define CAN_F9R2_FB22_Pos (22U)#define CAN_F9R2_FB21 CAN_F9R2_FB21_Msk#define CAN_F9R2_FB21_Msk (0x1UL << CAN_F9R2_FB21_Pos)#define CAN_F9R2_FB21_Pos (21U)#define CAN_F9R2_FB20 CAN_F9R2_FB20_Msk#define CAN_F9R2_FB20_Msk (0x1UL << CAN_F9R2_FB20_Pos)#define CAN_F9R2_FB20_Pos (20U)#define CAN_F9R2_FB19 CAN_F9R2_FB19_Msk#define CAN_F9R2_FB19_Msk (0x1UL << CAN_F9R2_FB19_Pos)#define CAN_F9R2_FB19_Pos (19U)#define CAN_F9R2_FB18 CAN_F9R2_FB18_Msk#define CAN_F9R2_FB18_Msk (0x1UL << CAN_F9R2_FB18_Pos)#define CAN_F9R2_FB18_Pos (18U)#define CAN_F9R2_FB17 CAN_F9R2_FB17_Msk#define CAN_F9R2_FB17_Msk (0x1UL << CAN_F9R2_FB17_Pos)#define CAN_F9R2_FB17_Pos (17U)#define CAN_F9R2_FB16 CAN_F9R2_FB16_Msk#define CAN_F9R2_FB16_Msk (0x1UL << CAN_F9R2_FB16_Pos)#define CAN_F9R2_FB16_Pos (16U)#define CAN_F9R2_FB15 CAN_F9R2_FB15_Msk#define CAN_F9R2_FB15_Msk (0x1UL << CAN_F9R2_FB15_Pos)#define CAN_F9R2_FB15_Pos (15U)#define CAN_F9R2_FB14 CAN_F9R2_FB14_Msk#define CAN_F9R2_FB14_Msk (0x1UL << CAN_F9R2_FB14_Pos)#define CAN_F9R2_FB14_Pos (14U)#define CAN_F9R2_FB13 CAN_F9R2_FB13_Msk#define CAN_F9R2_FB13_Msk (0x1UL << CAN_F9R2_FB13_Pos)#define CAN_F9R2_FB13_Pos (13U)#define CAN_F9R2_FB12 CAN_F9R2_FB12_Msk#define CAN_F9R2_FB12_Msk (0x1UL << CAN_F9R2_FB12_Pos)#define CAN_F9R2_FB12_Pos (12U)#define CAN_F9R2_FB11 CAN_F9R2_FB11_Msk#define CAN_F9R2_FB11_Msk (0x1UL << CAN_F9R2_FB11_Pos)#define CAN_F9R2_FB11_Pos (11U)#define CAN_F9R2_FB10 CAN_F9R2_FB10_Msk#define CAN_F9R2_FB10_Msk (0x1UL << CAN_F9R2_FB10_Pos)#define CAN_F9R2_FB10_Pos (10U)#define CAN_F9R2_FB9 CAN_F9R2_FB9_Msk#define CAN_F9R2_FB9_Msk (0x1UL << CAN_F9R2_FB9_Pos)#define CAN_F9R2_FB9_Pos (9U)#define CAN_F9R2_FB8 CAN_F9R2_FB8_Msk#define CAN_F9R2_FB8_Msk (0x1UL << CAN_F9R2_FB8_Pos)#define CAN_F9R2_FB8_Pos (8U)#define CAN_F9R2_FB7 CAN_F9R2_FB7_Msk#define CAN_F9R2_FB7_Msk (0x1UL << CAN_F9R2_FB7_Pos)#define CAN_F9R2_FB7_Pos (7U)#define CAN_F9R2_FB6 CAN_F9R2_FB6_Msk#define CAN_F9R2_FB6_Msk (0x1UL << CAN_F9R2_FB6_Pos)#define CAN_F9R2_FB6_Pos (6U)#define CAN_F9R2_FB5 CAN_F9R2_FB5_Msk#define CAN_F9R2_FB5_Msk (0x1UL << CAN_F9R2_FB5_Pos)#define CAN_F9R2_FB5_Pos (5U)#define CAN_F9R2_FB4 CAN_F9R2_FB4_Msk#define CAN_F9R2_FB4_Msk (0x1UL << CAN_F9R2_FB4_Pos)#define CAN_F9R2_FB4_Pos (4U)#define CAN_F9R2_FB3 CAN_F9R2_FB3_Msk#define CAN_F9R2_FB3_Msk (0x1UL << CAN_F9R2_FB3_Pos)#define CAN_F9R2_FB3_Pos (3U)#define CAN_F9R2_FB2 CAN_F9R2_FB2_Msk#define CAN_F9R2_FB2_Msk (0x1UL << CAN_F9R2_FB2_Pos)#define CAN_F9R2_FB2_Pos (2U)#define CAN_F9R2_FB1 CAN_F9R2_FB1_Msk#define CAN_F9R2_FB1_Msk (0x1UL << CAN_F9R2_FB1_Pos)#define CAN_F9R2_FB1_Pos (1U)#define CAN_F9R2_FB0 CAN_F9R2_FB0_Msk#define CAN_F9R2_FB0_Msk (0x1UL << CAN_F9R2_FB0_Pos)#define CAN_F9R2_FB0_Pos (0U)#define CAN_F8R2_FB31 CAN_F8R2_FB31_Msk#define CAN_F8R2_FB31_Msk (0x1UL << CAN_F8R2_FB31_Pos)#define CAN_F8R2_FB31_Pos (31U)#define CAN_F8R2_FB30 CAN_F8R2_FB30_Msk#define CAN_F8R2_FB30_Msk (0x1UL << CAN_F8R2_FB30_Pos)#define CAN_F8R2_FB30_Pos (30U)#define CAN_F8R2_FB29 CAN_F8R2_FB29_Msk#define CAN_F8R2_FB29_Msk (0x1UL << CAN_F8R2_FB29_Pos)#define CAN_F8R2_FB29_Pos (29U)#define CAN_F8R2_FB28 CAN_F8R2_FB28_Msk#define CAN_F8R2_FB28_Msk (0x1UL << CAN_F8R2_FB28_Pos)#define CAN_F8R2_FB28_Pos (28U)#define CAN_F8R2_FB27 CAN_F8R2_FB27_Msk#define CAN_F8R2_FB27_Msk (0x1UL << CAN_F8R2_FB27_Pos)#define CAN_F8R2_FB27_Pos (27U)#define CAN_F8R2_FB26 CAN_F8R2_FB26_Msk#define CAN_F8R2_FB26_Msk (0x1UL << CAN_F8R2_FB26_Pos)#define CAN_F8R2_FB26_Pos (26U)#define CAN_F8R2_FB25 CAN_F8R2_FB25_Msk#define CAN_F8R2_FB25_Msk (0x1UL << CAN_F8R2_FB25_Pos)#define CAN_F8R2_FB25_Pos (25U)#define CAN_F8R2_FB24 CAN_F8R2_FB24_Msk#define CAN_F8R2_FB24_Msk (0x1UL << CAN_F8R2_FB24_Pos)#define CAN_F8R2_FB24_Pos (24U)#define CAN_F8R2_FB23 CAN_F8R2_FB23_Msk#define CAN_F8R2_FB23_Msk (0x1UL << CAN_F8R2_FB23_Pos)#define CAN_F8R2_FB23_Pos (23U)#define CAN_F8R2_FB22 CAN_F8R2_FB22_Msk#define CAN_F8R2_FB22_Msk (0x1UL << CAN_F8R2_FB22_Pos)#define CAN_F8R2_FB22_Pos (22U)#define CAN_F8R2_FB21 CAN_F8R2_FB21_Msk#define CAN_F8R2_FB21_Msk (0x1UL << CAN_F8R2_FB21_Pos)#define CAN_F8R2_FB21_Pos (21U)#define CAN_F8R2_FB20 CAN_F8R2_FB20_Msk#define CAN_F8R2_FB20_Msk (0x1UL << CAN_F8R2_FB20_Pos)#define CAN_F8R2_FB20_Pos (20U)#define CAN_F8R2_FB19 CAN_F8R2_FB19_Msk#define CAN_F8R2_FB19_Msk (0x1UL << CAN_F8R2_FB19_Pos)#define CAN_F8R2_FB19_Pos (19U)#define CAN_F8R2_FB18 CAN_F8R2_FB18_Msk#define CAN_F8R2_FB18_Msk (0x1UL << CAN_F8R2_FB18_Pos)#define CAN_F8R2_FB18_Pos (18U)#define CAN_F8R2_FB17 CAN_F8R2_FB17_Msk#define CAN_F8R2_FB17_Msk (0x1UL << CAN_F8R2_FB17_Pos)#define CAN_F8R2_FB17_Pos (17U)#define CAN_F8R2_FB16 CAN_F8R2_FB16_Msk#define CAN_F8R2_FB16_Msk (0x1UL << CAN_F8R2_FB16_Pos)#define CAN_F8R2_FB16_Pos (16U)#define CAN_F8R2_FB15 CAN_F8R2_FB15_Msk#define CAN_F8R2_FB15_Msk (0x1UL << CAN_F8R2_FB15_Pos)#define CAN_F8R2_FB15_Pos (15U)#define CAN_F8R2_FB14 CAN_F8R2_FB14_Msk#define CAN_F8R2_FB14_Msk (0x1UL << CAN_F8R2_FB14_Pos)#define CAN_F8R2_FB14_Pos (14U)#define CAN_F8R2_FB13 CAN_F8R2_FB13_Msk#define CAN_F8R2_FB13_Msk (0x1UL << CAN_F8R2_FB13_Pos)#define CAN_F8R2_FB13_Pos (13U)#define CAN_F8R2_FB12 CAN_F8R2_FB12_Msk#define CAN_F8R2_FB12_Msk (0x1UL << CAN_F8R2_FB12_Pos)#define CAN_F8R2_FB12_Pos (12U)#define CAN_F8R2_FB11 CAN_F8R2_FB11_Msk#define CAN_F8R2_FB11_Msk (0x1UL << CAN_F8R2_FB11_Pos)#define CAN_F8R2_FB11_Pos (11U)#define CAN_F8R2_FB10 CAN_F8R2_FB10_Msk#define CAN_F8R2_FB10_Msk (0x1UL << CAN_F8R2_FB10_Pos)#define CAN_F8R2_FB10_Pos (10U)#define CAN_F8R2_FB9 CAN_F8R2_FB9_Msk#define CAN_F8R2_FB9_Msk (0x1UL << CAN_F8R2_FB9_Pos)#define CAN_F8R2_FB9_Pos (9U)#define CAN_F8R2_FB8 CAN_F8R2_FB8_Msk#define CAN_F8R2_FB8_Msk (0x1UL << CAN_F8R2_FB8_Pos)#define CAN_F8R2_FB8_Pos (8U)#define CAN_F8R2_FB7 CAN_F8R2_FB7_Msk#define CAN_F8R2_FB7_Msk (0x1UL << CAN_F8R2_FB7_Pos)#define CAN_F8R2_FB7_Pos (7U)#define CAN_F8R2_FB6 CAN_F8R2_FB6_Msk#define CAN_F8R2_FB6_Msk (0x1UL << CAN_F8R2_FB6_Pos)#define CAN_F8R2_FB6_Pos (6U)#define CAN_F8R2_FB5 CAN_F8R2_FB5_Msk#define CAN_F8R2_FB5_Msk (0x1UL << CAN_F8R2_FB5_Pos)#define CAN_F8R2_FB5_Pos (5U)#define CAN_F8R2_FB4 CAN_F8R2_FB4_Msk#define CAN_F8R2_FB4_Msk (0x1UL << CAN_F8R2_FB4_Pos)#define CAN_F8R2_FB4_Pos (4U)#define CAN_F8R2_FB3 CAN_F8R2_FB3_Msk#define CAN_F8R2_FB3_Msk (0x1UL << CAN_F8R2_FB3_Pos)#define CAN_F8R2_FB3_Pos (3U)#define CAN_F8R2_FB2 CAN_F8R2_FB2_Msk#define CAN_F8R2_FB2_Msk (0x1UL << CAN_F8R2_FB2_Pos)#define CAN_F8R2_FB2_Pos (2U)#define CAN_F8R2_FB1 CAN_F8R2_FB1_Msk#define CAN_F8R2_FB1_Msk (0x1UL << CAN_F8R2_FB1_Pos)#define CAN_F8R2_FB1_Pos (1U)#define CAN_F8R2_FB0 CAN_F8R2_FB0_Msk#define CAN_F8R2_FB0_Msk (0x1UL << CAN_F8R2_FB0_Pos)#define CAN_F8R2_FB0_Pos (0U)#define CAN_F7R2_FB31 CAN_F7R2_FB31_Msk#define CAN_F7R2_FB31_Msk (0x1UL << CAN_F7R2_FB31_Pos)#define CAN_F7R2_FB31_Pos (31U)#define CAN_F7R2_FB30 CAN_F7R2_FB30_Msk#define CAN_F7R2_FB30_Msk (0x1UL << CAN_F7R2_FB30_Pos)#define CAN_F7R2_FB30_Pos (30U)#define CAN_F7R2_FB29 CAN_F7R2_FB29_Msk#define CAN_F6R1_FB9_Msk (0x1UL << CAN_F6R1_FB9_Pos)#define CAN_F6R1_FB9_Pos (9U)#define CAN_F6R1_FB8 CAN_F6R1_FB8_Msk#define CAN_F6R1_FB8_Msk (0x1UL << CAN_F6R1_FB8_Pos)#define CAN_F6R1_FB8_Pos (8U)#define CAN_F6R1_FB7 CAN_F6R1_FB7_Msk#define CAN_F6R1_FB7_Msk (0x1UL << CAN_F6R1_FB7_Pos)#define CAN_F6R1_FB7_Pos (7U)#define CAN_F6R1_FB6 CAN_F6R1_FB6_Msk#define CAN_F6R1_FB6_Msk (0x1UL << CAN_F6R1_FB6_Pos)#define CAN_F6R1_FB6_Pos (6U)#define CAN_F6R1_FB5 CAN_F6R1_FB5_Msk#define CAN_F6R1_FB5_Msk (0x1UL << CAN_F6R1_FB5_Pos)#define CAN_F6R1_FB5_Pos (5U)#define CAN_F6R1_FB4 CAN_F6R1_FB4_Msk#define CAN_F6R1_FB4_Msk (0x1UL << CAN_F6R1_FB4_Pos)#define CAN_F6R1_FB4_Pos (4U)#define CAN_F6R1_FB3 CAN_F6R1_FB3_Msk#define CAN_F6R1_FB3_Msk (0x1UL << CAN_F6R1_FB3_Pos)#define CAN_F6R1_FB3_Pos (3U)#define CAN_F6R1_FB2 CAN_F6R1_FB2_Msk#define CAN_F6R1_FB2_Msk (0x1UL << CAN_F6R1_FB2_Pos)#define CAN_F6R1_FB2_Pos (2U)#define CAN_F6R1_FB1 CAN_F6R1_FB1_Msk#define CAN_F6R1_FB1_Msk (0x1UL << CAN_F6R1_FB1_Pos)#define CAN_F6R1_FB1_Pos (1U)#define CAN_F6R1_FB0 CAN_F6R1_FB0_Msk#define CAN_F6R1_FB0_Msk (0x1UL << CAN_F6R1_FB0_Pos)#define CAN_F6R1_FB0_Pos (0U)#define CAN_F5R1_FB31 CAN_F5R1_FB31_Msk#define GPIO_OTYPER_OT5 GPIO_OTYPER_OT5_Msk#define GPIO_OTYPER_OT5_Msk (0x1UL << GPIO_OTYPER_OT5_Pos)#define GPIO_OTYPER_OT5_Pos (5U)#define GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk#define GPIO_OTYPER_OT4_Msk (0x1UL << GPIO_OTYPER_OT4_Pos)#define GPIO_OTYPER_OT4_Pos (4U)#define GPIO_OTYPER_OT3 GPIO_OTYPER_OT3_Msk#define GPIO_OTYPER_OT3_Msk (0x1UL << GPIO_OTYPER_OT3_Pos)#define GPIO_OTYPER_OT3_Pos (3U)#define GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk#define GPIO_OTYPER_OT2_Msk (0x1UL << GPIO_OTYPER_OT2_Pos)#define GPIO_OTYPER_OT2_Pos (2U)#define GPIO_OTYPER_OT1 GPIO_OTYPER_OT1_Msk#define GPIO_OTYPER_OT1_Msk (0x1UL << GPIO_OTYPER_OT1_Pos)#define GPIO_OTYPER_OT1_Pos (1U)#define GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk#define GPIO_OTYPER_OT0_Msk (0x1UL << GPIO_OTYPER_OT0_Pos)#define GPIO_OTYPER_OT0_Pos (0U)#define GPIO_MODER_MODER15_1 (0x2UL << GPIO_MODER_MODER15_Pos)#define GPIO_MODER_MODER15_0 (0x1UL << GPIO_MODER_MODER15_Pos)#define GPIO_MODER_MODER15 GPIO_MODER_MODER15_Msk#define GPIO_MODER_MODER15_Msk (0x3UL << GPIO_MODER_MODER15_Pos)#define GPIO_MODER_MODER15_Pos (30U)#define GPIO_MODER_MODER14_1 (0x2UL << GPIO_MODER_MODER14_Pos)#define GPIO_MODER_MODER14_0 (0x1UL << GPIO_MODER_MODER14_Pos)#define GPIO_MODER_MODER14 GPIO_MODER_MODER14_Msk#define GPIO_MODER_MODER14_Msk (0x3UL << GPIO_MODER_MODER14_Pos)#define GPIO_MODER_MODER14_Pos (28U)#define GPIO_MODER_MODER13_1 (0x2UL << GPIO_MODER_MODER13_Pos)#define GPIO_MODER_MODER13_0 (0x1UL << GPIO_MODER_MODER13_Pos)#define GPIO_MODER_MODER13 GPIO_MODER_MODER13_Msk#define GPIO_MODER_MODER13_Msk (0x3UL << GPIO_MODER_MODER13_Pos)#define GPIO_MODER_MODER13_Pos (26U)#define GPIO_MODER_MODER12_1 (0x2UL << GPIO_MODER_MODER12_Pos)#define GPIO_MODER_MODER12_0 (0x1UL << GPIO_MODER_MODER12_Pos)#define GPIO_MODER_MODER12 GPIO_MODER_MODER12_Msk#define GPIO_MODER_MODER12_Msk (0x3UL << GPIO_MODER_MODER12_Pos)#define GPIO_MODER_MODER12_Pos (24U)#define GPIO_MODER_MODER11_1 (0x2UL << GPIO_MODER_MODER11_Pos)#define GPIO_MODER_MODER11_0 (0x1UL << GPIO_MODER_MODER11_Pos)#define GPIO_MODER_MODER11 GPIO_MODER_MODER11_Msk#define GPIO_MODER_MODER11_Msk (0x3UL << GPIO_MODER_MODER11_Pos)#define GPIO_MODER_MODER11_Pos (22U)#define GPIO_MODER_MODER10_1 (0x2UL << GPIO_MODER_MODER10_Pos)#define GPIO_MODER_MODER10_0 (0x1UL << GPIO_MODER_MODER10_Pos)#define GPIO_MODER_MODER10 GPIO_MODER_MODER10_Msk#define GPIO_MODER_MODER10_Msk (0x3UL << GPIO_MODER_MODER10_Pos)#define GPIO_MODER_MODER10_Pos (20U)#define GPIO_MODER_MODER9_1 (0x2UL << GPIO_MODER_MODER9_Pos)#define GPIO_MODER_MODER9_0 (0x1UL << GPIO_MODER_MODER9_Pos)#define GPIO_MODER_MODER9 GPIO_MODER_MODER9_Msk#define GPIO_MODER_MODER9_Msk (0x3UL << GPIO_MODER_MODER9_Pos)#define GPIO_MODER_MODER9_Pos (18U)#define GPIO_MODER_MODER8_1 (0x2UL << GPIO_MODER_MODER8_Pos)#define GPIO_MODER_MODER8_0 (0x1UL << GPIO_MODER_MODER8_Pos)#define GPIO_MODER_MODER8 GPIO_MODER_MODER8_Msk#define GPIO_MODER_MODER8_Msk (0x3UL << GPIO_MODER_MODER8_Pos)#define GPIO_MODER_MODER8_Pos (16U)#define GPIO_MODER_MODER7_1 (0x2UL << GPIO_MODER_MODER7_Pos)#define GPIO_MODER_MODER7_0 (0x1UL << GPIO_MODER_MODER7_Pos)#define GPIO_MODER_MODER7 GPIO_MODER_MODER7_Msk#define GPIO_MODER_MODER7_Msk (0x3UL << GPIO_MODER_MODER7_Pos)#define GPIO_MODER_MODER7_Pos (14U)#define GPIO_MODER_MODER6_1 (0x2UL << GPIO_MODER_MODER6_Pos)#define GPIO_MODER_MODER6_0 (0x1UL << GPIO_MODER_MODER6_Pos)#define GPIO_MODER_MODER6 GPIO_MODER_MODER6_Msk#define GPIO_MODER_MODER6_Msk (0x3UL << GPIO_MODER_MODER6_Pos)#define GPIO_MODER_MODER6_Pos (12U)#define GPIO_MODER_MODER5_1 (0x2UL << GPIO_MODER_MODER5_Pos)#define GPIO_MODER_MODER5_0 (0x1UL << GPIO_MODER_MODER5_Pos)#define GPIO_MODER_MODER5 GPIO_MODER_MODER5_Msk#define GPIO_MODER_MODER5_Msk (0x3UL << GPIO_MODER_MODER5_Pos)#define GPIO_MODER_MODER5_Pos (10U)#define GPIO_MODER_MODER4_1 (0x2UL << GPIO_MODER_MODER4_Pos)#define GPIO_MODER_MODER4_0 (0x1UL << GPIO_MODER_MODER4_Pos)#define GPIO_MODER_MODER4 GPIO_MODER_MODER4_Msk#define GPIO_MODER_MODER4_Msk (0x3UL << GPIO_MODER_MODER4_Pos)#define GPIO_MODER_MODER4_Pos (8U)#define GPIO_MODER_MODER3_1 (0x2UL << GPIO_MODER_MODER3_Pos)#define GPIO_MODER_MODER3_0 (0x1UL << GPIO_MODER_MODER3_Pos)#define GPIO_MODER_MODER3 GPIO_MODER_MODER3_Msk#define GPIO_MODER_MODER3_Msk (0x3UL << GPIO_MODER_MODER3_Pos)#define GPIO_MODER_MODER3_Pos (6U)#define GPIO_MODER_MODER2_1 (0x2UL << GPIO_MODER_MODER2_Pos)#define GPIO_MODER_MODER2_0 (0x1UL << GPIO_MODER_MODER2_Pos)#define GPIO_MODER_MODER2 GPIO_MODER_MODER2_Msk#define GPIO_MODER_MODER2_Msk (0x3UL << GPIO_MODER_MODER2_Pos)#define GPIO_MODER_MODER2_Pos (4U)#define GPIO_MODER_MODER1_1 (0x2UL << GPIO_MODER_MODER1_Pos)#define GPIO_MODER_MODER1_0 (0x1UL << GPIO_MODER_MODER1_Pos)#define GPIO_MODER_MODER1 GPIO_MODER_MODER1_Msk#define GPIO_MODER_MODER1_Msk (0x3UL << GPIO_MODER_MODER1_Pos)#define GPIO_MODER_MODER1_Pos (2U)#define GPIO_MODER_MODER0_1 (0x2UL << GPIO_MODER_MODER0_Pos)#define GPIO_MODER_MODER0_0 (0x1UL << GPIO_MODER_MODER0_Pos)#define GPIO_MODER_MODER0 GPIO_MODER_MODER0_Msk#define GPIO_MODER_MODER0_Msk (0x3UL << GPIO_MODER_MODER0_Pos)#define GPIO_MODER_MODER0_Pos (0U)#define FMC_SDSR_BUSY FMC_SDSR_BUSY_Msk#define FMC_SDSR_BUSY_Msk (0x1UL << FMC_SDSR_BUSY_Pos)#define FMC_SDSR_BUSY_Pos (5U)#define FMC_SDSR_MODES2_1 (0x2UL << FMC_SDSR_MODES2_Pos)#define FMC_SDSR_MODES2_0 (0x1UL << FMC_SDSR_MODES2_Pos)#define FMC_SDSR_MODES2 FMC_SDSR_MODES2_Msk#define FMC_SDSR_MODES2_Msk (0x3UL << FMC_SDSR_MODES2_Pos)#define FMC_SDSR_MODES2_Pos (3U)#define FMC_SDSR_MODES1_1 (0x2UL << FMC_SDSR_MODES1_Pos)#define FMC_SDSR_MODES1_0 (0x1UL << FMC_SDSR_MODES1_Pos)#define FMC_SDSR_MODES1 FMC_SDSR_MODES1_Msk#define FMC_SDSR_MODES1_Msk (0x3UL << FMC_SDSR_MODES1_Pos)#define FMC_SDSR_MODES1_Pos (1U)#define FMC_SDSR_RE FMC_SDSR_RE_Msk#define FMC_SDSR_RE_Msk (0x1UL << FMC_SDSR_RE_Pos)#define FMC_SDSR_RE_Pos (0U)#define FMC_SDRTR_REIE FMC_SDRTR_REIE_Msk#define FMC_SDRTR_REIE_Msk (0x1UL << FMC_SDRTR_REIE_Pos)#define FMC_SDRTR_REIE_Pos (14U)#define FMC_SDRTR_COUNT FMC_SDRTR_COUNT_Msk#define FMC_SDRTR_COUNT_Msk (0x1FFFUL << FMC_SDRTR_COUNT_Pos)#define FMC_SDRTR_COUNT_Pos (1U)#define FMC_SDRTR_CRE FMC_SDRTR_CRE_Msk#define FMC_SDRTR_CRE_Msk (0x1UL << FMC_SDRTR_CRE_Pos)#define FMC_SDRTR_CRE_Pos (0U)#define FMC_SDCMR_MRD FMC_SDCMR_MRD_Msk#define FMC_SDCMR_MRD_Msk (0x1FFFUL << FMC_SDCMR_MRD_Pos)#define FMC_SDCMR_MRD_Pos (9U)#define FMC_SDCMR_NRFS_3 (0x8UL << FMC_SDCMR_NRFS_Pos)#define FMC_SDCMR_NRFS_2 (0x4UL << FMC_SDCMR_NRFS_Pos)#define FMC_SDCMR_NRFS_1 (0x2UL << FMC_SDCMR_NRFS_Pos)#define FMC_SDCMR_NRFS_0 (0x1UL << FMC_SDCMR_NRFS_Pos)#define FMC_SDCMR_NRFS FMC_SDCMR_NRFS_Msk#define FMC_SDCMR_NRFS_Msk (0xFUL << FMC_SDCMR_NRFS_Pos)#define FMC_SDCMR_NRFS_Pos (5U)#define FMC_SDCMR_CTB2 FMC_SDCMR_CTB2_Msk#define FMC_SDCMR_CTB2_Msk (0x1UL << FMC_SDCMR_CTB2_Pos)#define FMC_SDCMR_CTB2_Pos (3U)#define FMC_SDCMR_MODE_2 (0x4UL << FMC_SDCMR_MODE_Pos)#define FMC_SDCMR_MODE_1 (0x2UL << FMC_SDCMR_MODE_Pos)#define FMC_SDCMR_MODE_0 (0x1UL << FMC_SDCMR_MODE_Pos)#define FMC_SDCMR_MODE FMC_SDCMR_MODE_Msk#define FMC_SDCMR_MODE_Msk (0x7UL << FMC_SDCMR_MODE_Pos)#define FMC_SDCMR_MODE_Pos (0U)#define FMC_SDTR2_TRCD_2 (0x4UL << FMC_SDTR2_TRCD_Pos)#define FMC_SDTR2_TRCD_1 (0x2UL << FMC_SDTR2_TRCD_Pos)#define FMC_SDTR2_TRCD_0 (0x1UL << FMC_SDTR2_TRCD_Pos)#define FMC_SDTR2_TRCD FMC_SDTR2_TRCD_Msk#define FMC_SDTR2_TRCD_Msk (0xFUL << FMC_SDTR2_TRCD_Pos)#define FMC_SDTR2_TRCD_Pos (24U)#define FMC_SDTR2_TRP_2 (0x4UL << FMC_SDTR2_TRP_Pos)#define FMC_SDTR2_TRP_1 (0x2UL << FMC_SDTR2_TRP_Pos)#define FMC_SDTR2_TRP_0 (0x1UL << FMC_SDTR2_TRP_Pos)#define FMC_SDTR2_TRP FMC_SDTR2_TRP_Msk#define FMC_SDTR2_TRP_Msk (0xFUL << FMC_SDTR2_TRP_Pos)#define FMC_SDTR2_TRP_Pos (20U)#define FMC_SDTR2_TWR_2 (0x4UL << FMC_SDTR2_TWR_Pos)#define FMC_SDTR2_TWR_1 (0x2UL << FMC_SDTR2_TWR_Pos)#define FMC_SDTR2_TWR_0 (0x1UL << FMC_SDTR2_TWR_Pos)#define FMC_SDTR2_TWR FMC_SDTR2_TWR_Msk#define FMC_SDTR2_TWR_Msk (0xFUL << FMC_SDTR2_TWR_Pos)#define FMC_SDTR2_TWR_Pos (16U)#define FMC_SDTR2_TRC_2 (0x4UL << FMC_SDTR2_TRC_Pos)#define FMC_SDTR2_TRC_1 (0x2UL << FMC_SDTR2_TRC_Pos)#define FMC_SDTR2_TRC_0 (0x1UL << FMC_SDTR2_TRC_Pos)#define FMC_SDTR2_TRC FMC_SDTR2_TRC_Msk#define FMC_SDTR2_TRC_Msk (0xFUL << FMC_SDTR2_TRC_Pos)#define FMC_SDTR2_TRC_Pos (12U)#define FMC_SDTR2_TRAS_3 (0x8UL << FMC_SDTR2_TRAS_Pos)#define FMC_SDTR2_TRAS_2 (0x4UL << FMC_SDTR2_TRAS_Pos)#define FMC_SDTR2_TRAS_1 (0x2UL << FMC_SDTR2_TRAS_Pos)#define FMC_SDTR2_TRAS_0 (0x1UL << FMC_SDTR2_TRAS_Pos)#define FMC_SDTR2_TRAS FMC_SDTR2_TRAS_Msk#define FMC_SDTR2_TRAS_Msk (0xFUL << FMC_SDTR2_TRAS_Pos)#define FMC_SDTR2_TRAS_Pos (8U)#define FMC_SDTR2_TXSR_3 (0x8UL << FMC_SDTR2_TXSR_Pos)#define FMC_SDTR2_TXSR_2 (0x4UL << FMC_SDTR2_TXSR_Pos)#define FMC_SDTR2_TXSR_1 (0x2UL << FMC_SDTR2_TXSR_Pos)#define FMC_SDTR2_TXSR_0 (0x1UL << FMC_SDTR2_TXSR_Pos)#define FMC_SDTR2_TXSR FMC_SDTR2_TXSR_Msk#define FMC_SDTR2_TXSR_Msk (0xFUL << FMC_SDTR2_TXSR_Pos)#define FMC_SDTR2_TXSR_Pos (4U)#define FMC_SDTR2_TMRD_3 (0x8UL << FMC_SDTR2_TMRD_Pos)#define FMC_SDTR2_TMRD_2 (0x4UL << FMC_SDTR2_TMRD_Pos)#define FMC_SDTR2_TMRD_1 (0x2UL << FMC_SDTR2_TMRD_Pos)#define FMC_SDTR2_TMRD_0 (0x1UL << FMC_SDTR2_TMRD_Pos)#define FMC_SDTR2_TMRD FMC_SDTR2_TMRD_Msk#define FMC_SDTR2_TMRD_Msk (0xFUL << FMC_SDTR2_TMRD_Pos)#define FMC_SDTR2_TMRD_Pos (0U)#define FMC_SDTR1_TRCD_2 (0x4UL << FMC_SDTR1_TRCD_Pos)#define FMC_SDTR1_TRCD_1 (0x2UL << FMC_SDTR1_TRCD_Pos)#define FMC_SDTR1_TRCD_0 (0x1UL << FMC_SDTR1_TRCD_Pos)#define FMC_SDTR1_TRCD FMC_SDTR1_TRCD_Msk#define FMC_SDTR1_TRCD_Msk (0xFUL << FMC_SDTR1_TRCD_Pos)#define FMC_SDTR1_TRCD_Pos (24U)#define FMC_SDTR1_TRP_2 (0x4UL << FMC_SDTR1_TRP_Pos)#define FMC_SDTR1_TRP_1 (0x2UL << FMC_SDTR1_TRP_Pos)#define FMC_SDTR1_TRP_0 (0x1UL << FMC_SDTR1_TRP_Pos)#define FMC_SDTR1_TRP FMC_SDTR1_TRP_Msk#define FMC_SDTR1_TRP_Msk (0xFUL << FMC_SDTR1_TRP_Pos)#define FMC_SDTR1_TRP_Pos (20U)#define FMC_SDTR1_TWR_2 (0x4UL << FMC_SDTR1_TWR_Pos)#define FMC_SDTR1_TWR_1 (0x2UL << FMC_SDTR1_TWR_Pos)#define FMC_SDTR1_TWR_0 (0x1UL << FMC_SDTR1_TWR_Pos)#define FMC_SDTR1_TWR FMC_SDTR1_TWR_Msk#define FMC_SDTR1_TWR_Msk (0xFUL << FMC_SDTR1_TWR_Pos)#define FMC_SDTR1_TWR_Pos (16U)#define FMC_SDTR1_TRC_2 (0x4UL << FMC_SDTR1_TRC_Pos)#define FMC_SDTR1_TRC_1 (0x2UL << FMC_SDTR1_TRC_Pos)#define FMC_SDTR1_TRC_0 (0x1UL << FMC_SDTR1_TRC_Pos)#define FMC_SDTR1_TRC FMC_SDTR1_TRC_Msk#define FMC_SDTR1_TRC_Msk (0xFUL << FMC_SDTR1_TRC_Pos)#define FMC_SDTR1_TRC_Pos (12U)#define FMC_SDTR1_TRAS_3 (0x8UL << FMC_SDTR1_TRAS_Pos)#define FMC_SDTR1_TRAS_2 (0x4UL << FMC_SDTR1_TRAS_Pos)#define FMC_SDTR1_TRAS_1 (0x2UL << FMC_SDTR1_TRAS_Pos)#define FMC_SDTR1_TRAS_0 (0x1UL << FMC_SDTR1_TRAS_Pos)#define FMC_SDTR1_TRAS FMC_SDTR1_TRAS_Msk#define FMC_SDTR1_TRAS_Msk (0xFUL << FMC_SDTR1_TRAS_Pos)#define FMC_SDTR1_TRAS_Pos (8U)#define FMC_SDTR1_TXSR_3 (0x8UL << FMC_SDTR1_TXSR_Pos)#define FMC_SDTR1_TXSR_2 (0x4UL << FMC_SDTR1_TXSR_Pos)#define FMC_SDTR1_TXSR_1 (0x2UL << FMC_SDTR1_TXSR_Pos)#define FMC_SDTR1_TXSR_0 (0x1UL << FMC_SDTR1_TXSR_Pos)#define FMC_SDTR1_TXSR FMC_SDTR1_TXSR_Msk#define FMC_SDTR1_TXSR_Msk (0xFUL << FMC_SDTR1_TXSR_Pos)#define FMC_SDTR1_TXSR_Pos (4U)#define FMC_SDTR1_TMRD_3 (0x8UL << FMC_SDTR1_TMRD_Pos)#define FMC_SDTR1_TMRD_2 (0x4UL << FMC_SDTR1_TMRD_Pos)#define FMC_SDTR1_TMRD_1 (0x2UL << FMC_SDTR1_TMRD_Pos)#define FMC_SDTR1_TMRD_0 (0x1UL << FMC_SDTR1_TMRD_Pos)#define FMC_SDTR1_TMRD FMC_SDTR1_TMRD_Msk#define FMC_SDTR1_TMRD_Msk (0xFUL << FMC_SDTR1_TMRD_Pos)#define FMC_SDTR1_TMRD_Pos (0U)#define FMC_SDCR2_RPIPE_1 (0x2UL << FMC_SDCR2_RPIPE_Pos)#define FMC_SDCR2_RPIPE_0 (0x1UL << FMC_SDCR2_RPIPE_Pos)#define FMC_SDCR2_RPIPE FMC_SDCR2_RPIPE_Msk#define FMC_SDCR2_RPIPE_Msk (0x3UL << FMC_SDCR2_RPIPE_Pos)#define FMC_SDCR2_RPIPE_Pos (13U)#define FMC_SDCR2_RBURST FMC_SDCR2_RBURST_Msk#define FMC_SDCR2_RBURST_Msk (0x1UL << FMC_SDCR2_RBURST_Pos)#define FMC_SDCR2_RBURST_Pos (12U)#define FMC_SDCR2_SDCLK_1 (0x2UL << FMC_SDCR2_SDCLK_Pos)#define FMC_SDCR2_SDCLK_0 (0x1UL << FMC_SDCR2_SDCLK_Pos)#define FMC_SDCR2_SDCLK FMC_SDCR2_SDCLK_Msk#define FMC_SDCR2_SDCLK_Msk (0x3UL << FMC_SDCR2_SDCLK_Pos)#define FMC_SDCR2_SDCLK_Pos (10U)#define FMC_SDCR2_WP FMC_SDCR2_WP_Msk#define FMC_SDCR2_WP_Msk (0x1UL << FMC_SDCR2_WP_Pos)#define FMC_SDCR2_WP_Pos (9U)#define FMC_SDCR2_CAS_1 (0x2UL << FMC_SDCR2_CAS_Pos)#define FMC_SDCR2_CAS_0 (0x1UL << FMC_SDCR2_CAS_Pos)#define FMC_SDCR2_CAS FMC_SDCR2_CAS_Msk#define FMC_SDCR2_CAS_Msk (0x3UL << FMC_SDCR2_CAS_Pos)#define FMC_SDCR2_CAS_Pos (7U)#define FMC_SDCR2_NB FMC_SDCR2_NB_Msk#define FMC_SDCR2_NB_Msk (0x1UL << FMC_SDCR2_NB_Pos)#define FMC_SDCR2_NB_Pos (6U)#define FMC_SDCR2_MWID_1 (0x2UL << FMC_SDCR2_MWID_Pos)#define FMC_SDCR2_MWID_0 (0x1UL << FMC_SDCR2_MWID_Pos)#define FMC_SDCR2_MWID FMC_SDCR2_MWID_Msk#define FMC_SDCR2_MWID_Msk (0x3UL << FMC_SDCR2_MWID_Pos)#define FMC_SDCR2_MWID_Pos (4U)#define FMC_SDCR2_NR_1 (0x2UL << FMC_SDCR2_NR_Pos)#define FMC_SDCR2_NR_0 (0x1UL << FMC_SDCR2_NR_Pos)#define FMC_SDCR2_NR FMC_SDCR2_NR_Msk#define FMC_SDCR2_NR_Msk (0x3UL << FMC_SDCR2_NR_Pos)#define FMC_SDCR2_NR_Pos (2U)#define FMC_SDCR2_NC_1 (0x2UL << FMC_SDCR2_NC_Pos)#define FMC_SDCR2_NC_0 (0x1UL << FMC_SDCR2_NC_Pos)#define FMC_SDCR2_NC FMC_SDCR2_NC_Msk#define FMC_SDCR2_NC_Msk (0x3UL << FMC_SDCR2_NC_Pos)#define FMC_SDCR2_NC_Pos (0U)#define FMC_SDCR1_RPIPE_1 (0x2UL << FMC_SDCR1_RPIPE_Pos)#define FMC_SDCR1_RPIPE_0 (0x1UL << FMC_SDCR1_RPIPE_Pos)#define FMC_SDCR1_RPIPE FMC_SDCR1_RPIPE_Msk#define FMC_SDCR1_RPIPE_Msk (0x3UL << FMC_SDCR1_RPIPE_Pos)#define FMC_SDCR1_RPIPE_Pos (13U)#define FMC_SDCR1_RBURST FMC_SDCR1_RBURST_Msk#define FMC_SDCR1_RBURST_Msk (0x1UL << FMC_SDCR1_RBURST_Pos)#define FMC_SDCR1_RBURST_Pos (12U)#define FMC_SDCR1_SDCLK_1 (0x2UL << FMC_SDCR1_SDCLK_Pos)#define FMC_SDCR1_SDCLK_0 (0x1UL << FMC_SDCR1_SDCLK_Pos)#define FMC_SDCR1_SDCLK FMC_SDCR1_SDCLK_Msk#define FMC_SDCR1_SDCLK_Msk (0x3UL << FMC_SDCR1_SDCLK_Pos)#define FMC_SDCR1_SDCLK_Pos (10U)#define FMC_SDCR1_WP FMC_SDCR1_WP_Msk#define FMC_SDCR1_WP_Msk (0x1UL << FMC_SDCR1_WP_Pos)#define FMC_SDCR1_WP_Pos (9U)#define FMC_SDCR1_CAS_1 (0x2UL << FMC_SDCR1_CAS_Pos)#define FMC_SDCR1_CAS_0 (0x1UL << FMC_SDCR1_CAS_Pos)#define FMC_SDCR1_CAS FMC_SDCR1_CAS_Msk#define FMC_SDCR1_CAS_Msk (0x3UL << FMC_SDCR1_CAS_Pos)#define FMC_SDCR1_CAS_Pos (7U)#define FMC_SDCR1_NB FMC_SDCR1_NB_Msk#define FMC_SDCR1_NB_Msk (0x1UL << FMC_SDCR1_NB_Pos)#define FMC_SDCR1_NB_Pos (6U)#define FMC_SDCR1_MWID_1 (0x2UL << FMC_SDCR1_MWID_Pos)#define FMC_SDCR1_MWID_0 (0x1UL << FMC_SDCR1_MWID_Pos)#define FMC_SDCR1_MWID FMC_SDCR1_MWID_Msk#define FMC_SDCR1_MWID_Msk (0x3UL << FMC_SDCR1_MWID_Pos)#define FMC_SDCR1_MWID_Pos (4U)#define FMC_SDCR1_NR_1 (0x2UL << FMC_SDCR1_NR_Pos)#define FMC_SDCR1_NR_0 (0x1UL << FMC_SDCR1_NR_Pos)#define FMC_SDCR1_NR FMC_SDCR1_NR_Msk#define FMC_SDCR1_NR_Msk (0x3UL << FMC_SDCR1_NR_Pos)#define FMC_SDCR1_NR_Pos (2U)#define FMC_SDCR1_NC_1 (0x2UL << FMC_SDCR1_NC_Pos)#define FMC_SDCR1_NC_0 (0x1UL << FMC_SDCR1_NC_Pos)#define FMC_SDCR1_NC FMC_SDCR1_NC_Msk#define FMC_SDCR1_NC_Msk (0x3UL << FMC_SDCR1_NC_Pos)#define FMC_SDCR1_NC_Pos (0U)#define FMC_ECCR_ECC3 FMC_ECCR_ECC3_Msk#define FMC_ECCR_ECC3_Msk (0xFFFFFFFFUL << FMC_ECCR_ECC3_Pos)#define FMC_ECCR_ECC3_Pos (0U)#define FMC_PATT_ATTHIZ3_7 (0x80UL << FMC_PATT_ATTHIZ3_Pos)#define FMC_PATT_ATTHIZ3_6 (0x40UL << FMC_PATT_ATTHIZ3_Pos)#define FMC_PATT_ATTHIZ3_5 (0x20UL << FMC_PATT_ATTHIZ3_Pos)#define FMC_PATT_ATTHIZ3_4 (0x10UL << FMC_PATT_ATTHIZ3_Pos)#define FMC_PATT_ATTHIZ3_3 (0x08UL << FMC_PATT_ATTHIZ3_Pos)#define FMC_PATT_ATTHIZ3_2 (0x04UL << FMC_PATT_ATTHIZ3_Pos)#define FMC_PATT_ATTHIZ3_1 (0x02UL << FMC_PATT_ATTHIZ3_Pos)#define FMC_PATT_ATTHIZ3_0 (0x01UL << FMC_PATT_ATTHIZ3_Pos)#define FMC_PATT_ATTHIZ3 FMC_PATT_ATTHIZ3_Msk#define FMC_PATT_ATTHIZ3_Msk (0xFFUL << FMC_PATT_ATTHIZ3_Pos)#define FMC_PATT_ATTHIZ3_Pos (24U)#define FMC_PATT_ATTHOLD3_7 (0x80UL << FMC_PATT_ATTHOLD3_Pos)#define FMC_PATT_ATTHOLD3_6 (0x40UL << FMC_PATT_ATTHOLD3_Pos)#define FMC_PATT_ATTHOLD3_5 (0x20UL << FMC_PATT_ATTHOLD3_Pos)#define FMC_PATT_ATTHOLD3_4 (0x10UL << FMC_PATT_ATTHOLD3_Pos)#define FMC_PATT_ATTHOLD3_3 (0x08UL << FMC_PATT_ATTHOLD3_Pos)#define FMC_PATT_ATTHOLD3_2 (0x04UL << FMC_PATT_ATTHOLD3_Pos)#define FMC_PATT_ATTHOLD3_1 (0x02UL << FMC_PATT_ATTHOLD3_Pos)#define FMC_PATT_ATTHOLD3_0 (0x01UL << FMC_PATT_ATTHOLD3_Pos)#define FMC_PATT_ATTHOLD3 FMC_PATT_ATTHOLD3_Msk#define FMC_PATT_ATTHOLD3_Msk (0xFFUL << FMC_PATT_ATTHOLD3_Pos)#define FMC_PATT_ATTHOLD3_Pos (16U)#define FMC_PATT_ATTWAIT3_7 (0x80UL << FMC_PATT_ATTWAIT3_Pos)#define FMC_PATT_ATTWAIT3_6 (0x40UL << FMC_PATT_ATTWAIT3_Pos)#define FMC_PATT_ATTWAIT3_5 (0x20UL << FMC_PATT_ATTWAIT3_Pos)#define FMC_PATT_ATTWAIT3_4 (0x10UL << FMC_PATT_ATTWAIT3_Pos)#define FMC_PATT_ATTWAIT3_3 (0x08UL << FMC_PATT_ATTWAIT3_Pos)#define FMC_PATT_ATTWAIT3_2 (0x04UL << FMC_PATT_ATTWAIT3_Pos)#define FMC_PATT_ATTWAIT3_1 (0x02UL << FMC_PATT_ATTWAIT3_Pos)#define FMC_PATT_ATTWAIT3_0 (0x01UL << FMC_PATT_ATTWAIT3_Pos)#define FMC_PATT_ATTWAIT3 FMC_PATT_ATTWAIT3_Msk#define FMC_PATT_ATTWAIT3_Msk (0xFFUL << FMC_PATT_ATTWAIT3_Pos)#define FMC_PATT_ATTWAIT3_Pos (8U)#define FMC_PATT_ATTSET3_7 (0x80UL << FMC_PATT_ATTSET3_Pos)#define FMC_PATT_ATTSET3_6 (0x40UL << FMC_PATT_ATTSET3_Pos)#define FMC_PATT_ATTSET3_5 (0x20UL << FMC_PATT_ATTSET3_Pos)#define FMC_PATT_ATTSET3_4 (0x10UL << FMC_PATT_ATTSET3_Pos)#define FMC_PATT_ATTSET3_3 (0x08UL << FMC_PATT_ATTSET3_Pos)#define FMC_PATT_ATTSET3_2 (0x04UL << FMC_PATT_ATTSET3_Pos)#define FMC_PATT_ATTSET3_1 (0x02UL << FMC_PATT_ATTSET3_Pos)#define FMC_PATT_ATTSET3_0 (0x01UL << FMC_PATT_ATTSET3_Pos)#define FMC_PATT_ATTSET3 FMC_PATT_ATTSET3_Msk#define FMC_PATT_ATTSET3_Msk (0xFFUL << FMC_PATT_ATTSET3_Pos)#define FMC_PATT_ATTSET3_Pos (0U)#define FMC_PMEM_MEMHIZ3_7 (0x80UL << FMC_PMEM_MEMHIZ3_Pos)#define FMC_PMEM_MEMHIZ3_6 (0x40UL << FMC_PMEM_MEMHIZ3_Pos)#define FMC_PMEM_MEMHIZ3_5 (0x20UL << FMC_PMEM_MEMHIZ3_Pos)#define FMC_PMEM_MEMHIZ3_4 (0x10UL << FMC_PMEM_MEMHIZ3_Pos)#define FMC_PMEM_MEMHIZ3_3 (0x08UL << FMC_PMEM_MEMHIZ3_Pos)#define FMC_PMEM_MEMHIZ3_2 (0x04UL << FMC_PMEM_MEMHIZ3_Pos)#define FMC_PMEM_MEMHIZ3_1 (0x02UL << FMC_PMEM_MEMHIZ3_Pos)#define FMC_PMEM_MEMHIZ3_0 (0x01UL << FMC_PMEM_MEMHIZ3_Pos)#define FMC_PMEM_MEMHIZ3 FMC_PMEM_MEMHIZ3_Msk#define FMC_PMEM_MEMHIZ3_Msk (0xFFUL << FMC_PMEM_MEMHIZ3_Pos)#define FMC_PMEM_MEMHIZ3_Pos (24U)#define FMC_PMEM_MEMHOLD3_7 (0x80UL << FMC_PMEM_MEMHOLD3_Pos)#define FMC_PMEM_MEMHOLD3_6 (0x40UL << FMC_PMEM_MEMHOLD3_Pos)#define FMC_PMEM_MEMHOLD3_5 (0x20UL << FMC_PMEM_MEMHOLD3_Pos)#define FMC_PMEM_MEMHOLD3_4 (0x10UL << FMC_PMEM_MEMHOLD3_Pos)#define FMC_PMEM_MEMHOLD3_3 (0x08UL << FMC_PMEM_MEMHOLD3_Pos)#define FMC_PMEM_MEMHOLD3_2 (0x04UL << FMC_PMEM_MEMHOLD3_Pos)#define FMC_PMEM_MEMHOLD3_1 (0x02UL << FMC_PMEM_MEMHOLD3_Pos)#define FMC_PMEM_MEMHOLD3_0 (0x01UL << FMC_PMEM_MEMHOLD3_Pos)#define FMC_PMEM_MEMHOLD3 FMC_PMEM_MEMHOLD3_Msk#define FMC_PMEM_MEMHOLD3_Msk (0xFFUL << FMC_PMEM_MEMHOLD3_Pos)#define FMC_PMEM_MEMHOLD3_Pos (16U)#define FMC_PMEM_MEMWAIT3_7 (0x80UL << FMC_PMEM_MEMWAIT3_Pos)#define FMC_PMEM_MEMWAIT3_6 (0x40UL << FMC_PMEM_MEMWAIT3_Pos)#define FMC_PMEM_MEMWAIT3_5 (0x20UL << FMC_PMEM_MEMWAIT3_Pos)#define FMC_PMEM_MEMWAIT3_4 (0x10UL << FMC_PMEM_MEMWAIT3_Pos)#define FMC_PMEM_MEMWAIT3_3 (0x08UL << FMC_PMEM_MEMWAIT3_Pos)#define FMC_PMEM_MEMWAIT3_2 (0x04UL << FMC_PMEM_MEMWAIT3_Pos)#define FMC_PMEM_MEMWAIT3_1 (0x02UL << FMC_PMEM_MEMWAIT3_Pos)#define FMC_PMEM_MEMWAIT3_0 (0x01UL << FMC_PMEM_MEMWAIT3_Pos)#define FMC_PMEM_MEMWAIT3 FMC_PMEM_MEMWAIT3_Msk#define FMC_PMEM_MEMWAIT3_Msk (0xFFUL << FMC_PMEM_MEMWAIT3_Pos)#define FMC_PMEM_MEMWAIT3_Pos (8U)#define FMC_PMEM_MEMSET3_7 (0x80UL << FMC_PMEM_MEMSET3_Pos)#define FMC_PMEM_MEMSET3_6 (0x40UL << FMC_PMEM_MEMSET3_Pos)#define FMC_PMEM_MEMSET3_5 (0x20UL << FMC_PMEM_MEMSET3_Pos)#define FMC_PMEM_MEMSET3_4 (0x10UL << FMC_PMEM_MEMSET3_Pos)#define FMC_PMEM_MEMSET3_3 (0x08UL << FMC_PMEM_MEMSET3_Pos)#define FMC_PMEM_MEMSET3_2 (0x04UL << FMC_PMEM_MEMSET3_Pos)#define FMC_PMEM_MEMSET3_1 (0x02UL << FMC_PMEM_MEMSET3_Pos)#define FMC_PMEM_MEMSET3_0 (0x01UL << FMC_PMEM_MEMSET3_Pos)#define FMC_PMEM_MEMSET3 FMC_PMEM_MEMSET3_Msk#define FMC_PMEM_MEMSET3_Msk (0xFFUL << FMC_PMEM_MEMSET3_Pos)#define FMC_PMEM_MEMSET3_Pos (0U)#define FMC_SR_FEMPT FMC_SR_FEMPT_Msk#define FMC_SR_FEMPT_Msk (0x1UL << FMC_SR_FEMPT_Pos)#define FMC_SR_FEMPT_Pos (6U)#define FMC_SR_IFEN FMC_SR_IFEN_Msk#define FMC_SR_IFEN_Msk (0x1UL << FMC_SR_IFEN_Pos)#define FMC_SR_IFEN_Pos (5U)#define FMC_SR_ILEN FMC_SR_ILEN_Msk#define FMC_SR_ILEN_Msk (0x1UL << FMC_SR_ILEN_Pos)#define FMC_SR_ILEN_Pos (4U)#define FMC_SR_IREN FMC_SR_IREN_Msk#define FMC_SR_IREN_Msk (0x1UL << FMC_SR_IREN_Pos)#define FMC_SR_IREN_Pos (3U)#define FMC_SR_IFS FMC_SR_IFS_Msk#define FMC_SR_IFS_Msk (0x1UL << FMC_SR_IFS_Pos)#define FMC_SR_IFS_Pos (2U)#define FMC_SR_ILS FMC_SR_ILS_Msk#define FMC_SR_ILS_Msk (0x1UL << FMC_SR_ILS_Pos)#define FMC_SR_ILS_Pos (1U)#define FMC_SR_IRS FMC_SR_IRS_Msk#define FMC_SR_IRS_Msk (0x1UL << FMC_SR_IRS_Pos)#define FMC_SR_IRS_Pos (0U)#define FMC_PCR_ECCPS_2 (0x4UL << FMC_PCR_ECCPS_Pos)#define FMC_PCR_ECCPS_1 (0x2UL << FMC_PCR_ECCPS_Pos)#define FMC_PCR_ECCPS_0 (0x1UL << FMC_PCR_ECCPS_Pos)#define FMC_PCR_ECCPS FMC_PCR_ECCPS_Msk#define FMC_PCR_ECCPS_Msk (0x7UL << FMC_PCR_ECCPS_Pos)#define FMC_PCR_ECCPS_Pos (17U)#define FMC_PCR_TAR_3 (0x8UL << FMC_PCR_TAR_Pos)#define FMC_PCR_TAR_2 (0x4UL << FMC_PCR_TAR_Pos)#define FMC_PCR_TAR_1 (0x2UL << FMC_PCR_TAR_Pos)#define FMC_PCR_TAR_0 (0x1UL << FMC_PCR_TAR_Pos)#define FMC_PCR_TAR FMC_PCR_TAR_Msk#define FMC_PCR_TAR_Msk (0xFUL << FMC_PCR_TAR_Pos)#define FMC_PCR_TAR_Pos (13U)#define FMC_PCR_TCLR_3 (0x8UL << FMC_PCR_TCLR_Pos)#define FMC_PCR_TCLR_2 (0x4UL << FMC_PCR_TCLR_Pos)#define FMC_PCR_TCLR_1 (0x2UL << FMC_PCR_TCLR_Pos)#define FMC_PCR_TCLR_0 (0x1UL << FMC_PCR_TCLR_Pos)#define FMC_PCR_TCLR FMC_PCR_TCLR_Msk#define FMC_PCR_TCLR_Msk (0xFUL << FMC_PCR_TCLR_Pos)#define FMC_PCR_TCLR_Pos (9U)#define FMC_PCR_ECCEN FMC_PCR_ECCEN_Msk#define FMC_PCR_ECCEN_Msk (0x1UL << FMC_PCR_ECCEN_Pos)#define FMC_PCR_ECCEN_Pos (6U)#define FMC_PCR_PWID_1 (0x2UL << FMC_PCR_PWID_Pos)#define FMC_PCR_PWID_0 (0x1UL << FMC_PCR_PWID_Pos)#define FMC_PCR_PWID FMC_PCR_PWID_Msk#define FMC_PCR_PWID_Msk (0x3UL << FMC_PCR_PWID_Pos)#define FMC_PCR_PWID_Pos (4U)#define FMC_PCR_PTYP FMC_PCR_PTYP_Msk#define FMC_PCR_PTYP_Msk (0x1UL << FMC_PCR_PTYP_Pos)#define FMC_PCR_PTYP_Pos (3U)#define FMC_PCR_PBKEN FMC_PCR_PBKEN_Msk#define FMC_PCR_PBKEN_Msk (0x1UL << FMC_PCR_PBKEN_Pos)#define FMC_PCR_PBKEN_Pos (2U)#define FMC_PCR_PWAITEN FMC_PCR_PWAITEN_Msk#define FMC_PCR_PWAITEN_Msk (0x1UL << FMC_PCR_PWAITEN_Pos)#define FMC_PCR_PWAITEN_Pos (1U)#define FMC_BWTR4_ACCMOD_1 (0x2UL << FMC_BWTR4_ACCMOD_Pos)#define FMC_BWTR4_ACCMOD_0 (0x1UL << FMC_BWTR4_ACCMOD_Pos)#define FMC_BWTR4_ACCMOD FMC_BWTR4_ACCMOD_Msk#define FMC_BWTR4_ACCMOD_Msk (0x3UL << FMC_BWTR4_ACCMOD_Pos)#define FMC_BWTR4_ACCMOD_Pos (28U)#define FMC_BWTR4_BUSTURN_3 (0x8UL << FMC_BWTR4_BUSTURN_Pos)#define FMC_BWTR4_BUSTURN_2 (0x4UL << FMC_BWTR4_BUSTURN_Pos)#define FMC_BWTR4_BUSTURN_1 (0x2UL << FMC_BWTR4_BUSTURN_Pos)#define FMC_BWTR4_BUSTURN_0 (0x1UL << FMC_BWTR4_BUSTURN_Pos)#define FMC_BWTR4_BUSTURN FMC_BWTR4_BUSTURN_Msk#define FMC_BWTR4_BUSTURN_Msk (0xFUL << FMC_BWTR4_BUSTURN_Pos)#define FMC_BWTR4_BUSTURN_Pos (16U)#define FMC_BWTR4_DATAST_7 (0x80UL << FMC_BWTR4_DATAST_Pos)#define FMC_BWTR4_DATAST_6 (0x40UL << FMC_BWTR4_DATAST_Pos)#define FMC_BWTR4_DATAST_5 (0x20UL << FMC_BWTR4_DATAST_Pos)#define FMC_BWTR4_DATAST_4 (0x10UL << FMC_BWTR4_DATAST_Pos)#define FMC_BWTR4_DATAST_3 (0x08UL << FMC_BWTR4_DATAST_Pos)#define FMC_BWTR4_DATAST_2 (0x04UL << FMC_BWTR4_DATAST_Pos)#define FMC_BWTR4_DATAST_1 (0x02UL << FMC_BWTR4_DATAST_Pos)#define FMC_BWTR4_DATAST_0 (0x01UL << FMC_BWTR4_DATAST_Pos)#define FMC_BWTR4_DATAST FMC_BWTR4_DATAST_Msk#define FMC_BWTR4_DATAST_Msk (0xFFUL << FMC_BWTR4_DATAST_Pos)#define FMC_BWTR4_DATAST_Pos (8U)#define FMC_BWTR4_ADDHLD_3 (0x8UL << FMC_BWTR4_ADDHLD_Pos)#define FMC_BWTR4_ADDHLD_2 (0x4UL << FMC_BWTR4_ADDHLD_Pos)#define FMC_BWTR4_ADDHLD_1 (0x2UL << FMC_BWTR4_ADDHLD_Pos)#define FMC_BWTR4_ADDHLD_0 (0x1UL << FMC_BWTR4_ADDHLD_Pos)#define FMC_BWTR4_ADDHLD FMC_BWTR4_ADDHLD_Msk#define FMC_BWTR4_ADDHLD_Msk (0xFUL << FMC_BWTR4_ADDHLD_Pos)#define FMC_BWTR4_ADDHLD_Pos (4U)#define FMC_BWTR4_ADDSET_3 (0x8UL << FMC_BWTR4_ADDSET_Pos)#define FMC_BWTR4_ADDSET_2 (0x4UL << FMC_BWTR4_ADDSET_Pos)#define FMC_BWTR4_ADDSET_1 (0x2UL << FMC_BWTR4_ADDSET_Pos)#define FMC_BWTR4_ADDSET_0 (0x1UL << FMC_BWTR4_ADDSET_Pos)#define FMC_BWTR4_ADDSET FMC_BWTR4_ADDSET_Msk#define FMC_BWTR4_ADDSET_Msk (0xFUL << FMC_BWTR4_ADDSET_Pos)#define FMC_BWTR4_ADDSET_Pos (0U)#define FMC_BWTR3_ACCMOD_1 (0x2UL << FMC_BWTR3_ACCMOD_Pos)#define FMC_BWTR3_ACCMOD_0 (0x1UL << FMC_BWTR3_ACCMOD_Pos)#define FMC_BWTR3_ACCMOD FMC_BWTR3_ACCMOD_Msk#define FMC_BWTR3_ACCMOD_Msk (0x3UL << FMC_BWTR3_ACCMOD_Pos)#define DFSDM_FLTISR_SCDF_Msk (0xFFUL << DFSDM_FLTISR_SCDF_Pos)#define DFSDM_FLTISR_SCDF_Pos (24U)#define DFSDM_FLTCR2_JEOCIE DFSDM_FLTCR2_JEOCIE_Msk#define DFSDM_FLTCR2_JEOCIE_Msk (0x1UL << DFSDM_FLTCR2_JEOCIE_Pos)#define DFSDM_FLTCR2_JEOCIE_Pos (0U)#define DFSDM_FLTCR2_REOCIE DFSDM_FLTCR2_REOCIE_Msk#define DFSDM_FLTCR2_REOCIE_Msk (0x1UL << DFSDM_FLTCR2_REOCIE_Pos)#define DFSDM_FLTCR2_REOCIE_Pos (1U)#define DFSDM_FLTCR2_JOVRIE DFSDM_FLTCR2_JOVRIE_Msk#define DFSDM_FLTCR2_JOVRIE_Msk (0x1UL << DFSDM_FLTCR2_JOVRIE_Pos)#define DFSDM_FLTCR2_JOVRIE_Pos (2U)#define DFSDM_FLTCR2_ROVRIE DFSDM_FLTCR2_ROVRIE_Msk#define DFSDM_FLTCR2_ROVRIE_Msk (0x1UL << DFSDM_FLTCR2_ROVRIE_Pos)#define DFSDM_FLTCR2_ROVRIE_Pos (3U)#define DFSDM_FLTCR2_AWDIE DFSDM_FLTCR2_AWDIE_Msk#define DFSDM_FLTCR2_AWDIE_Msk (0x1UL << DFSDM_FLTCR2_AWDIE_Pos)#define DFSDM_FLTCR2_AWDIE_Pos (4U)#define DFSDM_FLTCR2_SCDIE DFSDM_FLTCR2_SCDIE_Msk#define DFSDM_FLTCR2_SCDIE_Msk (0x1UL << DFSDM_FLTCR2_SCDIE_Pos)#define DFSDM_FLTCR2_SCDIE_Pos (5U)#define DFSDM_FLTCR2_CKABIE DFSDM_FLTCR2_CKABIE_Msk#define DFSDM_FLTCR2_CKABIE_Msk (0x1UL << DFSDM_FLTCR2_CKABIE_Pos)#define DFSDM_FLTCR2_CKABIE_Pos (6U)#define DFSDM_FLTCR2_EXCH DFSDM_FLTCR2_EXCH_Msk#define DFSDM_FLTCR2_EXCH_Msk (0xFFUL << DFSDM_FLTCR2_EXCH_Pos)#define DFSDM_FLTCR2_EXCH_Pos (8U)#define DFSDM_FLTCR2_AWDCH DFSDM_FLTCR2_AWDCH_Msk#define DFSDM_FLTCR2_AWDCH_Msk (0xFFUL << DFSDM_FLTCR2_AWDCH_Pos)#define DFSDM_FLTCR2_AWDCH_Pos (16U)#define DFSDM_FLTCR1_DFEN DFSDM_FLTCR1_DFEN_Msk#define DFSDM_FLTCR1_DFEN_Msk (0x1UL << DFSDM_FLTCR1_DFEN_Pos)#define DFSDM_FLTCR1_DFEN_Pos (0U)#define DFSDM_FLTCR1_JSWSTART DFSDM_FLTCR1_JSWSTART_Msk#define DFSDM_FLTCR1_JSWSTART_Msk (0x1UL << DFSDM_FLTCR1_JSWSTART_Pos)#define DFSDM_FLTCR1_JSWSTART_Pos (1U)#define DFSDM_FLTCR1_JSYNC DFSDM_FLTCR1_JSYNC_Msk#define DFSDM_FLTCR1_JSYNC_Msk (0x1UL << DFSDM_FLTCR1_JSYNC_Pos)#define DFSDM_FLTCR1_JSYNC_Pos (3U)#define DFSDM_FLTCR1_JSCAN DFSDM_FLTCR1_JSCAN_Msk#define DFSDM_FLTCR1_JSCAN_Msk (0x1UL << DFSDM_FLTCR1_JSCAN_Pos)#define DFSDM_FLTCR1_JSCAN_Pos (4U)#define DFSDM_FLTCR1_JDMAEN DFSDM_FLTCR1_JDMAEN_Msk#define DFSDM_FLTCR1_JDMAEN_Msk (0x1UL << DFSDM_FLTCR1_JDMAEN_Pos)#define DFSDM_FLTCR1_JDMAEN_Pos (5U)#define DFSDM_FLTCR1_JEXTSEL_4 (0x10UL << DFSDM_FLTCR1_JEXTSEL_Pos)#define DFSDM_FLTCR1_JEXTSEL_3 (0x08UL << DFSDM_FLTCR1_JEXTSEL_Pos)#define DFSDM_FLTCR1_JEXTSEL_2 (0x04UL << DFSDM_FLTCR1_JEXTSEL_Pos)#define DFSDM_FLTCR1_JEXTSEL_1 (0x02UL << DFSDM_FLTCR1_JEXTSEL_Pos)#define DFSDM_FLTCR1_JEXTSEL_0 (0x01UL << DFSDM_FLTCR1_JEXTSEL_Pos)#define DFSDM_FLTCR1_JEXTSEL DFSDM_FLTCR1_JEXTSEL_Msk#define DFSDM_FLTCR1_JEXTSEL_Msk (0x1FUL << DFSDM_FLTCR1_JEXTSEL_Pos)#define DFSDM_FLTCR1_JEXTSEL_Pos (8U)#define DFSDM_FLTCR1_JEXTEN_0 (0x1UL << DFSDM_FLTCR1_JEXTEN_Pos)#define DFSDM_FLTCR1_JEXTEN_1 (0x2UL << DFSDM_FLTCR1_JEXTEN_Pos)#define DFSDM_FLTCR1_JEXTEN DFSDM_FLTCR1_JEXTEN_Msk#define DFSDM_FLTCR1_JEXTEN_Msk (0x3UL << DFSDM_FLTCR1_JEXTEN_Pos)#define DFSDM_FLTCR1_JEXTEN_Pos (13U)#define DFSDM_FLTCR1_RSWSTART DFSDM_FLTCR1_RSWSTART_Msk#define DFSDM_FLTCR1_RSWSTART_Msk (0x1UL << DFSDM_FLTCR1_RSWSTART_Pos)#define DFSDM_FLTCR1_RSWSTART_Pos (17U)#define DFSDM_FLTCR1_RCONT DFSDM_FLTCR1_RCONT_Msk#define DFSDM_FLTCR1_RCONT_Msk (0x1UL << DFSDM_FLTCR1_RCONT_Pos)#define DFSDM_FLTCR1_RCONT_Pos (18U)#define DFSDM_FLTCR1_RSYNC DFSDM_FLTCR1_RSYNC_Msk#define DFSDM_FLTCR1_RSYNC_Msk (0x1UL << DFSDM_FLTCR1_RSYNC_Pos)#define DFSDM_FLTCR1_RSYNC_Pos (19U)#define DFSDM_FLTCR1_RDMAEN DFSDM_FLTCR1_RDMAEN_Msk#define DFSDM_FLTCR1_RDMAEN_Msk (0x1UL << DFSDM_FLTCR1_RDMAEN_Pos)#define DFSDM_FLTCR1_RDMAEN_Pos (21U)#define DFSDM_FLTCR1_RCH DFSDM_FLTCR1_RCH_Msk#define DFSDM_FLTCR1_RCH_Msk (0x7UL << DFSDM_FLTCR1_RCH_Pos)#define DFSDM_FLTCR1_RCH_Pos (24U)#define DFSDM_FLTCR1_FAST DFSDM_FLTCR1_FAST_Msk#define DFSDM_FLTCR1_FAST_Msk (0x1UL << DFSDM_FLTCR1_FAST_Pos)#define DFSDM_FLTCR1_FAST_Pos (29U)#define DFSDM_FLTCR1_AWFSEL DFSDM_FLTCR1_AWFSEL_Msk#define DFSDM_FLTCR1_AWFSEL_Msk (0x1UL << DFSDM_FLTCR1_AWFSEL_Pos)#define DFSDM_FLTCR1_AWFSEL_Pos (30U)#define DFSDM_CHDATINR_INDAT1 DFSDM_CHDATINR_INDAT1_Msk#define DFSDM_CHDATINR_INDAT1_Msk (0xFFFFUL << DFSDM_CHDATINR_INDAT1_Pos)#define DFSDM_CHDATINR_INDAT1_Pos (16U)#define DFSDM_CHDATINR_INDAT0 DFSDM_CHDATINR_INDAT0_Msk#define DFSDM_CHDATINR_INDAT0_Msk (0xFFFFUL << DFSDM_CHDATINR_INDAT0_Pos)#define DFSDM_CHDATINR_INDAT0_Pos (0U)#define DFSDM_CHWDATR_WDATA DFSDM_CHWDATR_WDATA_Msk#define DFSDM_CHWDATR_WDATA_Msk (0xFFFFUL << DFSDM_CHWDATR_WDATA_Pos)#define DFSDM_CHWDATR_WDATA_Pos (0U)#define DFSDM_CHAWSCDR_SCDT DFSDM_CHAWSCDR_SCDT_Msk#define DFSDM_CHAWSCDR_SCDT_Msk (0xFFUL << DFSDM_CHAWSCDR_SCDT_Pos)#define DFSDM_CHAWSCDR_SCDT_Pos (0U)#define DFSDM_CHAWSCDR_BKSCD DFSDM_CHAWSCDR_BKSCD_Msk#define DFSDM_CHAWSCDR_BKSCD_Msk (0xFUL << DFSDM_CHAWSCDR_BKSCD_Pos)#define DFSDM_CHAWSCDR_BKSCD_Pos (12U)#define DFSDM_CHAWSCDR_AWFOSR DFSDM_CHAWSCDR_AWFOSR_Msk#define DFSDM_CHAWSCDR_AWFOSR_Msk (0x1FUL << DFSDM_CHAWSCDR_AWFOSR_Pos)#define DFSDM_CHAWSCDR_AWFOSR_Pos (16U)#define DFSDM_CHAWSCDR_AWFORD_0 (0x1UL << DFSDM_CHAWSCDR_AWFORD_Pos)#define DFSDM_CHAWSCDR_AWFORD_1 (0x2UL << DFSDM_CHAWSCDR_AWFORD_Pos)#define DFSDM_CHAWSCDR_AWFORD DFSDM_CHAWSCDR_AWFORD_Msk#define DFSDM_CHAWSCDR_AWFORD_Msk (0x3UL << DFSDM_CHAWSCDR_AWFORD_Pos)#define DFSDM_CHAWSCDR_AWFORD_Pos (22U)#define DFSDM_CHCFGR2_DTRBS DFSDM_CHCFGR2_DTRBS_Msk#define DFSDM_CHCFGR2_DTRBS_Msk (0x1FUL << DFSDM_CHCFGR2_DTRBS_Pos)#define DFSDM_CHCFGR2_DTRBS_Pos (3U)#define DFSDM_CHCFGR2_OFFSET DFSDM_CHCFGR2_OFFSET_Msk#define DFSDM_CHCFGR2_OFFSET_Msk (0xFFFFFFUL << DFSDM_CHCFGR2_OFFSET_Pos)#define DFSDM_CHCFGR2_OFFSET_Pos (8U)#define DFSDM_CHCFGR1_SITP_0 (0x1UL << DFSDM_CHCFGR1_SITP_Pos)#define DFSDM_CHCFGR1_SITP_1 (0x2UL << DFSDM_CHCFGR1_SITP_Pos)#define DFSDM_CHCFGR1_SITP DFSDM_CHCFGR1_SITP_Msk#define DFSDM_CHCFGR1_SITP_Msk (0x3UL << DFSDM_CHCFGR1_SITP_Pos)#define DFSDM_CHCFGR1_SITP_Pos (0U)#define DFSDM_CHCFGR1_SPICKSEL_0 (0x1UL << DFSDM_CHCFGR1_SPICKSEL_Pos)#define DFSDM_CHCFGR1_SPICKSEL_1 (0x2UL << DFSDM_CHCFGR1_SPICKSEL_Pos)#define DFSDM_CHCFGR1_SPICKSEL DFSDM_CHCFGR1_SPICKSEL_Msk#define DFSDM_CHCFGR1_SPICKSEL_Msk (0x3UL << DFSDM_CHCFGR1_SPICKSEL_Pos)#define DFSDM_CHCFGR1_SPICKSEL_Pos (2U)#define DFSDM_CHCFGR1_SCDEN DFSDM_CHCFGR1_SCDEN_Msk#define DFSDM_CHCFGR1_SCDEN_Msk (0x1UL << DFSDM_CHCFGR1_SCDEN_Pos)#define DFSDM_CHCFGR1_SCDEN_Pos (5U)#define DFSDM_CHCFGR1_CKABEN DFSDM_CHCFGR1_CKABEN_Msk#define DFSDM_CHCFGR1_CKABEN_Msk (0x1UL << DFSDM_CHCFGR1_CKABEN_Pos)#define DFSDM_CHCFGR1_CKABEN_Pos (6U)#define DFSDM_CHCFGR1_CHEN DFSDM_CHCFGR1_CHEN_Msk#define DFSDM_CHCFGR1_CHEN_Msk (0x1UL << DFSDM_CHCFGR1_CHEN_Pos)#define DFSDM_CHCFGR1_CHEN_Pos (7U)#define DFSDM_CHCFGR1_CHINSEL DFSDM_CHCFGR1_CHINSEL_Msk#define DFSDM_CHCFGR1_CHINSEL_Msk (0x1UL << DFSDM_CHCFGR1_CHINSEL_Pos)#define DFSDM_CHCFGR1_CHINSEL_Pos (8U)#define DFSDM_CHCFGR1_DATMPX_0 (0x1UL << DFSDM_CHCFGR1_DATMPX_Pos)#define DFSDM_CHCFGR1_DATMPX_1 (0x2UL << DFSDM_CHCFGR1_DATMPX_Pos)#define DFSDM_CHCFGR1_DATMPX DFSDM_CHCFGR1_DATMPX_Msk#define DFSDM_CHCFGR1_DATMPX_Msk (0x3UL << DFSDM_CHCFGR1_DATMPX_Pos)#define DFSDM_CHCFGR1_DATMPX_Pos (12U)#define DFSDM_CHCFGR1_DATPACK_0 (0x1UL << DFSDM_CHCFGR1_DATPACK_Pos)#define DFSDM_CHCFGR1_DATPACK_1 (0x2UL << DFSDM_CHCFGR1_DATPACK_Pos)#define DFSDM_CHCFGR1_DATPACK DFSDM_CHCFGR1_DATPACK_Msk#define DFSDM_CHCFGR1_DATPACK_Msk (0x3UL << DFSDM_CHCFGR1_DATPACK_Pos)#define DFSDM_CHCFGR1_DATPACK_Pos (14U)#define DFSDM_CHCFGR1_CKOUTDIV DFSDM_CHCFGR1_CKOUTDIV_Msk#define DFSDM_CHCFGR1_CKOUTDIV_Msk (0xFFUL << DFSDM_CHCFGR1_CKOUTDIV_Pos)#define DFSDM_CHCFGR1_CKOUTDIV_Pos (16U)#define DFSDM_CHCFGR1_CKOUTSRC DFSDM_CHCFGR1_CKOUTSRC_Msk#define DFSDM_CHCFGR1_CKOUTSRC_Msk (0x1UL << DFSDM_CHCFGR1_CKOUTSRC_Pos)#define DFSDM_CHCFGR1_CKOUTSRC_Pos (30U)#define DFSDM_CHCFGR1_DFSDMEN DFSDM_CHCFGR1_DFSDMEN_Msk#define DFSDM_CHCFGR1_DFSDMEN_Msk (0x1UL << DFSDM_CHCFGR1_DFSDMEN_Pos)#define DFSDM_CHCFGR1_DFSDMEN_Pos (31U)#define DAC_SR_DMAUDR2 DAC_SR_DMAUDR2_Msk#define DAC_SR_DMAUDR2_Msk (0x1UL << DAC_SR_DMAUDR2_Pos)#define DAC_SR_DMAUDR2_Pos (29U)#define DAC_SR_DMAUDR1 DAC_SR_DMAUDR1_Msk#define DAC_SR_DMAUDR1_Msk (0x1UL << DAC_SR_DMAUDR1_Pos)#define DAC_SR_DMAUDR1_Pos (13U)#define DAC_DOR2_DACC2DOR DAC_DOR2_DACC2DOR_Msk#define DAC_DOR2_DACC2DOR_Msk (0xFFFUL << DAC_DOR2_DACC2DOR_Pos)#define DAC_DOR2_DACC2DOR_Pos (0U)#define DAC_DOR1_DACC1DOR DAC_DOR1_DACC1DOR_Msk#define DAC_DOR1_DACC1DOR_Msk (0xFFFUL << DAC_DOR1_DACC1DOR_Pos)#define DAC_DOR1_DACC1DOR_Pos (0U)#define DAC_DHR8RD_DACC2DHR DAC_DHR8RD_DACC2DHR_Msk#define DAC_DHR8RD_DACC2DHR_Msk (0xFFUL << DAC_DHR8RD_DACC2DHR_Pos)#define DAC_DHR8RD_DACC2DHR_Pos (8U)#define DAC_DHR8RD_DACC1DHR DAC_DHR8RD_DACC1DHR_Msk#define DAC_DHR8RD_DACC1DHR_Msk (0xFFUL << DAC_DHR8RD_DACC1DHR_Pos)#define DAC_DHR8RD_DACC1DHR_Pos (0U)#define DAC_DHR12LD_DACC2DHR DAC_DHR12LD_DACC2DHR_Msk#define DAC_DHR12LD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos)#define DAC_DHR12LD_DACC2DHR_Pos (20U)#define DAC_DHR12LD_DACC1DHR DAC_DHR12LD_DACC1DHR_Msk#define DAC_DHR12LD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos)#define DAC_DHR12LD_DACC1DHR_Pos (4U)#define DAC_DHR12RD_DACC2DHR DAC_DHR12RD_DACC2DHR_Msk#define DAC_DHR12RD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos)#define DAC_DHR12RD_DACC2DHR_Pos (16U)#define DAC_DHR12RD_DACC1DHR DAC_DHR12RD_DACC1DHR_Msk#define DAC_DHR12RD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos)#define DAC_DHR12RD_DACC1DHR_Pos (0U)#define DAC_DHR8R2_DACC2DHR DAC_DHR8R2_DACC2DHR_Msk#define DAC_DHR8R2_DACC2DHR_Msk (0xFFUL << DAC_DHR8R2_DACC2DHR_Pos)#define DAC_DHR8R2_DACC2DHR_Pos (0U)#define DAC_DHR12L2_DACC2DHR DAC_DHR12L2_DACC2DHR_Msk#define DAC_DHR12L2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos)#define DAC_DHR12L2_DACC2DHR_Pos (4U)#define DAC_DHR12R2_DACC2DHR DAC_DHR12R2_DACC2DHR_Msk#define DAC_DHR12R2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos)#define DAC_DHR12R2_DACC2DHR_Pos (0U)#define DAC_DHR8R1_DACC1DHR DAC_DHR8R1_DACC1DHR_Msk#define DAC_DHR8R1_DACC1DHR_Msk (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos)#define DAC_DHR8R1_DACC1DHR_Pos (0U)#define DAC_DHR12L1_DACC1DHR DAC_DHR12L1_DACC1DHR_Msk#define DAC_DHR12L1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos)#define DAC_DHR12L1_DACC1DHR_Pos (4U)#define DAC_DHR12R1_DACC1DHR DAC_DHR12R1_DACC1DHR_Msk#define DAC_DHR12R1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos)#define DAC_DHR12R1_DACC1DHR_Pos (0U)#define DAC_SWTRIGR_SWTRIG2 DAC_SWTRIGR_SWTRIG2_Msk#define DAC_SWTRIGR_SWTRIG2_Msk (0x1UL << DAC_SWTRIGR_SWTRIG2_Pos)#define DAC_SWTRIGR_SWTRIG2_Pos (1U)#define DAC_SWTRIGR_SWTRIG1 DAC_SWTRIGR_SWTRIG1_Msk#define DAC_SWTRIGR_SWTRIG1_Msk (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos)#define DAC_SWTRIGR_SWTRIG1_Pos (0U)#define DAC_CR_DMAUDRIE2 DAC_CR_DMAUDRIE2_Msk#define DAC_CR_DMAUDRIE2_Msk (0x1UL << DAC_CR_DMAUDRIE2_Pos)#define DAC_CR_DMAUDRIE2_Pos (29U)#define DAC_CR_DMAEN2 DAC_CR_DMAEN2_Msk#define DAC_CR_DMAEN2_Msk (0x1UL << DAC_CR_DMAEN2_Pos)#define DAC_CR_DMAEN2_Pos (28U)#define DAC_CR_MAMP2_3 (0x8UL << DAC_CR_MAMP2_Pos)#define DAC_CR_MAMP2_2 (0x4UL << DAC_CR_MAMP2_Pos)#define DAC_CR_MAMP2_1 (0x2UL << DAC_CR_MAMP2_Pos)#define DAC_CR_MAMP2_0 (0x1UL << DAC_CR_MAMP2_Pos)#define DAC_CR_MAMP2 DAC_CR_MAMP2_Msk#define DAC_CR_MAMP2_Msk (0xFUL << DAC_CR_MAMP2_Pos)#define DAC_CR_MAMP2_Pos (24U)#define DAC_CR_WAVE2_1 (0x2UL << DAC_CR_WAVE2_Pos)#define DAC_CR_WAVE2_0 (0x1UL << DAC_CR_WAVE2_Pos)#define DAC_CR_WAVE2 DAC_CR_WAVE2_Msk#define DAC_CR_WAVE2_Msk (0x3UL << DAC_CR_WAVE2_Pos)#define DAC_CR_WAVE2_Pos (22U)#define DAC_CR_TSEL2_2 (0x4UL << DAC_CR_TSEL2_Pos)#define DAC_CR_TSEL2_1 (0x2UL << DAC_CR_TSEL2_Pos)#define DAC_CR_TSEL2_0 (0x1UL << DAC_CR_TSEL2_Pos)#define DAC_CR_TSEL2 DAC_CR_TSEL2_Msk#define DAC_CR_TSEL2_Msk (0x7UL << DAC_CR_TSEL2_Pos)#define DAC_CR_TSEL2_Pos (19U)#define DAC_CR_TEN2 DAC_CR_TEN2_Msk#define DAC_CR_TEN2_Msk (0x1UL << DAC_CR_TEN2_Pos)#define DAC_CR_TEN2_Pos (18U)#define DAC_CR_BOFF2 DAC_CR_BOFF2_Msk#define DAC_CR_BOFF2_Msk (0x1UL << DAC_CR_BOFF2_Pos)#define DAC_CR_BOFF2_Pos (17U)#define DAC_CR_EN2 DAC_CR_EN2_Msk#define DAC_CR_EN2_Msk (0x1UL << DAC_CR_EN2_Pos)#define DAC_CR_EN2_Pos (16U)#define DAC_CR_DMAUDRIE1 DAC_CR_DMAUDRIE1_Msk#define DAC_CR_DMAUDRIE1_Msk (0x1UL << DAC_CR_DMAUDRIE1_Pos)#define DAC_CR_DMAUDRIE1_Pos (13U)#define DAC_CR_DMAEN1 DAC_CR_DMAEN1_Msk#define DAC_CR_DMAEN1_Msk (0x1UL << DAC_CR_DMAEN1_Pos)#define DAC_CR_DMAEN1_Pos (12U)#define DAC_CR_MAMP1_3 (0x8UL << DAC_CR_MAMP1_Pos)#define DAC_CR_MAMP1_2 (0x4UL << DAC_CR_MAMP1_Pos)#define DAC_CR_MAMP1_1 (0x2UL << DAC_CR_MAMP1_Pos)#define DAC_CR_MAMP1_0 (0x1UL << DAC_CR_MAMP1_Pos)#define DAC_CR_MAMP1 DAC_CR_MAMP1_Msk#define DAC_CR_MAMP1_Msk (0xFUL << DAC_CR_MAMP1_Pos)#define DAC_CR_MAMP1_Pos (8U)#define DAC_CR_WAVE1_1 (0x2UL << DAC_CR_WAVE1_Pos)#define DAC_CR_WAVE1_0 (0x1UL << DAC_CR_WAVE1_Pos)#define DAC_CR_WAVE1 DAC_CR_WAVE1_Msk#define DAC_CR_WAVE1_Msk (0x3UL << DAC_CR_WAVE1_Pos)#define DAC_CR_WAVE1_Pos (6U)#define DAC_CR_TSEL1_2 (0x4UL << DAC_CR_TSEL1_Pos)#define DAC_CR_TSEL1_1 (0x2UL << DAC_CR_TSEL1_Pos)#define DAC_CR_TSEL1_0 (0x1UL << DAC_CR_TSEL1_Pos)#define DAC_CR_TSEL1 DAC_CR_TSEL1_Msk#define DAC_CR_TSEL1_Msk (0x7UL << DAC_CR_TSEL1_Pos)#define DAC_CR_TSEL1_Pos (3U)#define DAC_CR_TEN1 DAC_CR_TEN1_Msk#define DAC_CR_TEN1_Msk (0x1UL << DAC_CR_TEN1_Pos)#define DAC_CR_TEN1_Pos (2U)#define DAC_CR_BOFF1 DAC_CR_BOFF1_Msk#define DAC_CR_BOFF1_Msk (0x1UL << DAC_CR_BOFF1_Pos)#define DAC_CR_BOFF1_Pos (1U)#define DAC_CR_EN1 DAC_CR_EN1_Msk#define DAC_CR_EN1_Msk (0x1UL << DAC_CR_EN1_Pos)#define DAC_CR_EN1_Pos (0U)#define CRC_POL_POL CRC_POL_POL_Msk#define CRC_POL_POL_Msk (0xFFFFFFFFUL << CRC_POL_POL_Pos)#define CRC_POL_POL_Pos (0U)#define CRC_INIT_INIT CRC_INIT_INIT_Msk#define CRC_INIT_INIT_Msk (0xFFFFFFFFUL << CRC_INIT_INIT_Pos)#define CRC_INIT_INIT_Pos (0U)#define CRC_CR_REV_OUT CRC_CR_REV_OUT_Msk#define CRC_CR_REV_OUT_Msk (0x1UL << CRC_CR_REV_OUT_Pos)#define CRC_CR_REV_OUT_Pos (7U)#define CRC_CR_REV_IN_1 (0x2UL << CRC_CR_REV_IN_Pos)#define CRC_CR_REV_IN_0 (0x1UL << CRC_CR_REV_IN_Pos)#define CRC_CR_REV_IN CRC_CR_REV_IN_Msk#define CRC_CR_REV_IN_Msk (0x3UL << CRC_CR_REV_IN_Pos)#define CRC_CR_REV_IN_Pos (5U)#define CRC_CR_POLYSIZE_1 (0x2UL << CRC_CR_POLYSIZE_Pos)#define CRC_CR_POLYSIZE_0 (0x1UL << CRC_CR_POLYSIZE_Pos)#define CRC_CR_POLYSIZE CRC_CR_POLYSIZE_Msk#define CRC_CR_POLYSIZE_Msk (0x3UL << CRC_CR_POLYSIZE_Pos)#define CRC_CR_POLYSIZE_Pos (3U)#define CRC_CR_RESET CRC_CR_RESET_Msk#define CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos)#define CRC_CR_RESET_Pos (0U)#define CRC_IDR_IDR CRC_IDR_IDR_Msk#define CRC_IDR_IDR_Msk (0xFFUL << CRC_IDR_IDR_Pos)#define CRC_IDR_IDR_Pos (0U)#define CRC_DR_DR CRC_DR_DR_Msk#define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos)#define CRC_DR_DR_Pos (0U)#define CEC_IER_TXACKEIE CEC_IER_TXACKEIE_Msk#define CEC_IER_TXACKEIE_Msk (0x1UL << CEC_IER_TXACKEIE_Pos)#define CEC_IER_TXACKEIE_Pos (12U)#define CEC_IER_TXERRIE CEC_IER_TXERRIE_Msk#define CEC_IER_TXERRIE_Msk (0x1UL << CEC_IER_TXERRIE_Pos)#define CEC_IER_TXERRIE_Pos (11U)#define CEC_IER_TXUDRIE CEC_IER_TXUDRIE_Msk#define CEC_IER_TXUDRIE_Msk (0x1UL << CEC_IER_TXUDRIE_Pos)#define CEC_IER_TXUDRIE_Pos (10U)#define CEC_IER_TXENDIE CEC_IER_TXENDIE_Msk#define CEC_IER_TXENDIE_Msk (0x1UL << CEC_IER_TXENDIE_Pos)#define CEC_IER_TXENDIE_Pos (9U)#define CEC_IER_TXBRIE CEC_IER_TXBRIE_Msk#define CEC_IER_TXBRIE_Msk (0x1UL << CEC_IER_TXBRIE_Pos)#define CEC_IER_TXBRIE_Pos (8U)#define CEC_IER_ARBLSTIE CEC_IER_ARBLSTIE_Msk#define CEC_IER_ARBLSTIE_Msk (0x1UL << CEC_IER_ARBLSTIE_Pos)#define CEC_IER_ARBLSTIE_Pos (7U)#define CEC_IER_RXACKEIE CEC_IER_RXACKEIE_Msk#define CEC_IER_RXACKEIE_Msk (0x1UL << CEC_IER_RXACKEIE_Pos)#define CEC_IER_RXACKEIE_Pos (6U)#define CEC_IER_LBPEIE CEC_IER_LBPEIE_Msk#define CEC_IER_LBPEIE_Msk (0x1UL << CEC_IER_LBPEIE_Pos)#define CEC_IER_LBPEIE_Pos (5U)#define CEC_IER_SBPEIE CEC_IER_SBPEIE_Msk#define CEC_IER_SBPEIE_Msk (0x1UL << CEC_IER_SBPEIE_Pos)#define CEC_IER_SBPEIE_Pos (4U)#define CEC_IER_BREIE CEC_IER_BREIE_Msk#define CEC_IER_BREIE_Msk (0x1UL << CEC_IER_BREIE_Pos)#define CEC_IER_BREIE_Pos (3U)#define CEC_IER_RXOVRIE CEC_IER_RXOVRIE_Msk#define CEC_IER_RXOVRIE_Msk (0x1UL << CEC_IER_RXOVRIE_Pos)#define CEC_IER_RXOVRIE_Pos (2U)#define CEC_IER_RXENDIE CEC_IER_RXENDIE_Msk#define CEC_IER_RXENDIE_Msk (0x1UL << CEC_IER_RXENDIE_Pos)#define CEC_IER_RXENDIE_Pos (1U)#define CEC_IER_RXBRIE CEC_IER_RXBRIE_Msk#define CEC_IER_RXBRIE_Msk (0x1UL << CEC_IER_RXBRIE_Pos)#define CEC_IER_RXBRIE_Pos (0U)#define CEC_ISR_TXACKE CEC_ISR_TXACKE_Msk#define CEC_ISR_TXACKE_Msk (0x1UL << CEC_ISR_TXACKE_Pos)#define CEC_ISR_TXACKE_Pos (12U)#define CEC_ISR_TXERR CEC_ISR_TXERR_Msk#define CEC_ISR_TXERR_Msk (0x1UL << CEC_ISR_TXERR_Pos)#define CEC_ISR_TXERR_Pos (11U)#define CEC_ISR_TXUDR CEC_ISR_TXUDR_Msk#define CEC_ISR_TXUDR_Msk (0x1UL << CEC_ISR_TXUDR_Pos)#define CEC_ISR_TXUDR_Pos (10U)#define CEC_ISR_TXEND CEC_ISR_TXEND_Msk#define CEC_ISR_TXEND_Msk (0x1UL << CEC_ISR_TXEND_Pos)#define CEC_ISR_TXEND_Pos (9U)#define CEC_ISR_TXBR CEC_ISR_TXBR_Msk#define CEC_ISR_TXBR_Msk (0x1UL << CEC_ISR_TXBR_Pos)#define CEC_ISR_TXBR_Pos (8U)#define CEC_ISR_ARBLST CEC_ISR_ARBLST_Msk#define CEC_ISR_ARBLST_Msk (0x1UL << CEC_ISR_ARBLST_Pos)#define CEC_ISR_ARBLST_Pos (7U)#define CEC_ISR_RXACKE CEC_ISR_RXACKE_Msk#define CEC_ISR_RXACKE_Msk (0x1UL << CEC_ISR_RXACKE_Pos)#define CEC_ISR_RXACKE_Pos (6U)#define CEC_ISR_LBPE CEC_ISR_LBPE_Msk#define CEC_ISR_LBPE_Msk (0x1UL << CEC_ISR_LBPE_Pos)#define CEC_ISR_LBPE_Pos (5U)#define CEC_ISR_SBPE CEC_ISR_SBPE_Msk#define CEC_ISR_SBPE_Msk (0x1UL << CEC_ISR_SBPE_Pos)#define CEC_ISR_SBPE_Pos (4U)#define CEC_ISR_BRE CEC_ISR_BRE_Msk#define CEC_ISR_BRE_Msk (0x1UL << CEC_ISR_BRE_Pos)#define CEC_ISR_BRE_Pos (3U)#define CEC_ISR_RXOVR CEC_ISR_RXOVR_Msk#define CEC_ISR_RXOVR_Msk (0x1UL << CEC_ISR_RXOVR_Pos)#define CEC_ISR_RXOVR_Pos (2U)#define CEC_ISR_RXEND CEC_ISR_RXEND_Msk#define CEC_ISR_RXEND_Msk (0x1UL << CEC_ISR_RXEND_Pos)#define CEC_ISR_RXEND_Pos (1U)#define CEC_ISR_RXBR CEC_ISR_RXBR_Msk#define CEC_ISR_RXBR_Msk (0x1UL << CEC_ISR_RXBR_Pos)#define CEC_ISR_RXBR_Pos (0U)#define CEC_RXDR_RXD CEC_RXDR_RXD_Msk#define CEC_RXDR_RXD_Msk (0xFFU << CEC_RXDR_RXD_Pos)#define CEC_RXDR_RXD_Pos (0U)#define CEC_TXDR_TXD CEC_TXDR_TXD_Msk#define CEC_TXDR_TXD_Msk (0xFFUL << CEC_TXDR_TXD_Pos)#define CEC_TXDR_TXD_Pos (0U)#define CEC_CFGR_LSTN CEC_CFGR_LSTN_Msk#define CEC_CFGR_LSTN_Msk (0x1UL << CEC_CFGR_LSTN_Pos)#define CEC_CFGR_LSTN_Pos (31U)#define CEC_CFGR_OAR CEC_CFGR_OAR_Msk#define CEC_CFGR_OAR_Msk (0x7FFFUL << CEC_CFGR_OAR_Pos)#define CEC_CFGR_OAR_Pos (16U)#define CEC_CFGR_SFTOPT CEC_CFGR_SFTOPT_Msk#define CEC_CFGR_SFTOPT_Msk (0x1UL << CEC_CFGR_SFTOPT_Pos)#define CEC_CFGR_SFTOPT_Pos (8U)#define CEC_CFGR_BRDNOGEN CEC_CFGR_BRDNOGEN_Msk#define CEC_CFGR_BRDNOGEN_Msk (0x1UL << CEC_CFGR_BRDNOGEN_Pos)#define CEC_CFGR_BRDNOGEN_Pos (7U)#define CEC_CFGR_LBPEGEN CEC_CFGR_LBPEGEN_Msk#define CEC_CFGR_LBPEGEN_Msk (0x1UL << CEC_CFGR_LBPEGEN_Pos)#define CEC_CFGR_LBPEGEN_Pos (6U)#define CEC_CFGR_BREGEN CEC_CFGR_BREGEN_Msk#define CEC_CFGR_BREGEN_Msk (0x1UL << CEC_CFGR_BREGEN_Pos)#define CEC_CFGR_BREGEN_Pos (5U)#define CEC_CFGR_BRESTP CEC_CFGR_BRESTP_Msk#define CEC_CFGR_BRESTP_Msk (0x1UL << CEC_CFGR_BRESTP_Pos)#define CEC_CFGR_BRESTP_Pos (4U)#define CEC_CFGR_RXTOL CEC_CFGR_RXTOL_Msk#define CEC_CFGR_RXTOL_Msk (0x1UL << CEC_CFGR_RXTOL_Pos)#define CEC_CFGR_RXTOL_Pos (3U)#define CEC_CFGR_SFT CEC_CFGR_SFT_Msk#define CEC_CFGR_SFT_Msk (0x7UL << CEC_CFGR_SFT_Pos)#define CEC_CFGR_SFT_Pos (0U)#define CEC_CR_TXEOM CEC_CR_TXEOM_Msk#define CEC_CR_TXEOM_Msk (0x1UL << CEC_CR_TXEOM_Pos)#define CEC_CR_TXEOM_Pos (2U)#define CEC_CR_TXSOM CEC_CR_TXSOM_Msk#define CEC_CR_TXSOM_Msk (0x1UL << CEC_CR_TXSOM_Pos)#define CEC_CR_TXSOM_Pos (1U)#define CEC_CR_CECEN CEC_CR_CECEN_Msk#define CEC_CR_CECEN_Msk (0x1UL << CEC_CR_CECEN_Pos)#define CEC_CR_CECEN_Pos (0U)#define CAN_F13R2_FB31 CAN_F13R2_FB31_Msk#define CAN_F13R2_FB31_Msk (0x1UL << CAN_F13R2_FB31_Pos)#define CAN_F13R2_FB31_Pos (31U)#define CAN_F13R2_FB30 CAN_F13R2_FB30_Msk#define CAN_F13R2_FB30_Msk (0x1UL << CAN_F13R2_FB30_Pos)#define CAN_F13R2_FB30_Pos (30U)#define CAN_F13R2_FB29 CAN_F13R2_FB29_Msk#define CAN_F13R2_FB29_Msk (0x1UL << CAN_F13R2_FB29_Pos)#define CAN_F13R2_FB29_Pos (29U)#define CAN_F13R2_FB28 CAN_F13R2_FB28_Msk#define CAN_F13R2_FB28_Msk (0x1UL << CAN_F13R2_FB28_Pos)#define CAN_F13R2_FB28_Pos (28U)#define CAN_F13R2_FB27 CAN_F13R2_FB27_Msk#define CAN_F13R2_FB27_Msk (0x1UL << CAN_F13R2_FB27_Pos)#define CAN_F13R2_FB27_Pos (27U)#define CAN_F13R2_FB26 CAN_F13R2_FB26_Msk#define CAN_F13R2_FB26_Msk (0x1UL << CAN_F13R2_FB26_Pos)#define CAN_F13R2_FB26_Pos (26U)#define CAN_F13R2_FB25 CAN_F13R2_FB25_Msk#define CAN_F13R2_FB25_Msk (0x1UL << CAN_F13R2_FB25_Pos)#define CAN_F13R2_FB25_Pos (25U)#define CAN_F13R2_FB24 CAN_F13R2_FB24_Msk#define CAN_F13R2_FB24_Msk (0x1UL << CAN_F13R2_FB24_Pos)#define CAN_F13R2_FB24_Pos (24U)#define CAN_F13R2_FB23 CAN_F13R2_FB23_Msk#define CAN_F13R2_FB23_Msk (0x1UL << CAN_F13R2_FB23_Pos)#define CAN_F13R2_FB23_Pos (23U)#define CAN_F13R2_FB22 CAN_F13R2_FB22_Msk#define CAN_F13R2_FB22_Msk (0x1UL << CAN_F13R2_FB22_Pos)#define CAN_F13R2_FB22_Pos (22U)#define CAN_F13R2_FB21 CAN_F13R2_FB21_Msk#define CAN_F13R2_FB21_Msk (0x1UL << CAN_F13R2_FB21_Pos)#define CAN_F13R2_FB21_Pos (21U)#define CAN_F13R2_FB20 CAN_F13R2_FB20_Msk#define CAN_F13R2_FB20_Msk (0x1UL << CAN_F13R2_FB20_Pos)#define CAN_F13R2_FB20_Pos (20U)#define CAN_F13R2_FB19 CAN_F13R2_FB19_Msk#define CAN_F13R2_FB19_Msk (0x1UL << CAN_F13R2_FB19_Pos)#define CAN_F13R2_FB19_Pos (19U)#define CAN_F13R2_FB18 CAN_F13R2_FB18_Msk#define CAN_F13R2_FB18_Msk (0x1UL << CAN_F13R2_FB18_Pos)#define CAN_F13R2_FB18_Pos (18U)#define CAN_F13R2_FB17 CAN_F13R2_FB17_Msk#define CAN_F13R2_FB17_Msk (0x1UL << CAN_F13R2_FB17_Pos)#define CAN_F13R2_FB17_Pos (17U)#define CAN_F13R2_FB16 CAN_F13R2_FB16_Msk#define CAN_F13R2_FB16_Msk (0x1UL << CAN_F13R2_FB16_Pos)#define CAN_F13R2_FB16_Pos (16U)#define CAN_F13R2_FB15 CAN_F13R2_FB15_Msk#define CAN_F13R2_FB15_Msk (0x1UL << CAN_F13R2_FB15_Pos)#define CAN_F13R2_FB15_Pos (15U)#define CAN_F13R2_FB14 CAN_F13R2_FB14_Msk#define CAN_F13R2_FB14_Msk (0x1UL << CAN_F13R2_FB14_Pos)#define CAN_F13R2_FB14_Pos (14U)#define CAN_F13R2_FB13 CAN_F13R2_FB13_Msk#define CAN_F13R2_FB13_Msk (0x1UL << CAN_F13R2_FB13_Pos)#define CAN_F13R2_FB13_Pos (13U)#define CAN_F13R2_FB12 CAN_F13R2_FB12_Msk#define CAN_F13R2_FB12_Msk (0x1UL << CAN_F13R2_FB12_Pos)#define CAN_F13R2_FB12_Pos (12U)#define CAN_F13R2_FB11 CAN_F13R2_FB11_Msk#define CAN_F13R2_FB11_Msk (0x1UL << CAN_F13R2_FB11_Pos)#define CAN_F13R2_FB11_Pos (11U)#define CAN_F13R2_FB10 CAN_F13R2_FB10_Msk#define CAN_F13R2_FB10_Msk (0x1UL << CAN_F13R2_FB10_Pos)#define CAN_F13R2_FB10_Pos (10U)#define CAN_F13R2_FB9 CAN_F13R2_FB9_Msk#define CAN_F13R2_FB9_Msk (0x1UL << CAN_F13R2_FB9_Pos)#define CAN_F13R2_FB9_Pos (9U)#define CAN_F13R2_FB8 CAN_F13R2_FB8_Msk#define CAN_F13R2_FB8_Msk (0x1UL << CAN_F13R2_FB8_Pos)#define CAN_F13R2_FB8_Pos (8U)#define CAN_F13R2_FB7 CAN_F13R2_FB7_Msk#define CAN_F13R2_FB7_Msk (0x1UL << CAN_F13R2_FB7_Pos)#define CAN_F13R2_FB7_Pos (7U)#define CAN_F13R2_FB6 CAN_F13R2_FB6_Msk#define CAN_F13R2_FB6_Msk (0x1UL << CAN_F13R2_FB6_Pos)#define CAN_F13R2_FB6_Pos (6U)#define CAN_F13R2_FB5 CAN_F13R2_FB5_Msk#define CAN_F13R2_FB5_Msk (0x1UL << CAN_F13R2_FB5_Pos)#define CAN_F13R2_FB5_Pos (5U)#define CAN_F13R2_FB4 CAN_F13R2_FB4_Msk#define CAN_F13R2_FB4_Msk (0x1UL << CAN_F13R2_FB4_Pos)#define CAN_TDT0R_TIME_Msk (0xFFFFUL << CAN_TDT0R_TIME_Pos)#define CAN_F7R2_FB29_Pos (29U)#define CAN_F7R2_FB28 CAN_F7R2_FB28_Msk#define CAN_F7R2_FB28_Msk (0x1UL << CAN_F7R2_FB28_Pos)#define CAN_F7R2_FB28_Pos (28U)#define CAN_F7R2_FB27 CAN_F7R2_FB27_Msk#define CAN_F7R2_FB27_Msk (0x1UL << CAN_F7R2_FB27_Pos)#define CAN_F7R2_FB27_Pos (27U)#define CAN_F7R2_FB26 CAN_F7R2_FB26_Msk#define CAN_F7R2_FB26_Msk (0x1UL << CAN_F7R2_FB26_Pos)#define CAN_F7R2_FB26_Pos (26U)#define CAN_F7R2_FB25 CAN_F7R2_FB25_Msk#define CAN_F7R2_FB25_Msk (0x1UL << CAN_F7R2_FB25_Pos)#define CAN_F7R2_FB25_Pos (25U)#define CAN_F7R2_FB24 CAN_F7R2_FB24_Msk#define CAN_F7R2_FB24_Msk (0x1UL << CAN_F7R2_FB24_Pos)#define CAN_F7R2_FB24_Pos (24U)#define CAN_F7R2_FB23 CAN_F7R2_FB23_Msk#define CAN_F7R2_FB23_Msk (0x1UL << CAN_F7R2_FB23_Pos)#define CAN_F7R2_FB23_Pos (23U)#define CAN_F7R2_FB22 CAN_F7R2_FB22_Msk#define CAN_F7R2_FB22_Msk (0x1UL << CAN_F7R2_FB22_Pos)#define CAN_F7R2_FB22_Pos (22U)#define CAN_F7R2_FB21 CAN_F7R2_FB21_Msk#define CAN_F7R2_FB21_Msk (0x1UL << CAN_F7R2_FB21_Pos)#define CAN_F7R2_FB21_Pos (21U)#define CAN_F7R2_FB20 CAN_F7R2_FB20_Msk#define CAN_F7R2_FB20_Msk (0x1UL << CAN_F7R2_FB20_Pos)#define CAN_F7R2_FB20_Pos (20U)#define CAN_F7R2_FB19 CAN_F7R2_FB19_Msk#define CAN_F7R2_FB19_Msk (0x1UL << CAN_F7R2_FB19_Pos)#define CAN_F7R2_FB19_Pos (19U)#define CAN_F7R2_FB18 CAN_F7R2_FB18_Msk#define CAN_F7R2_FB18_Msk (0x1UL << CAN_F7R2_FB18_Pos)#define CAN_F7R2_FB18_Pos (18U)#define CAN_F7R2_FB17 CAN_F7R2_FB17_Msk#define CAN_F7R2_FB17_Msk (0x1UL << CAN_F7R2_FB17_Pos)#define CAN_F7R2_FB17_Pos (17U)#define CAN_F7R2_FB16 CAN_F7R2_FB16_Msk#define CAN_F7R2_FB16_Msk (0x1UL << CAN_F7R2_FB16_Pos)#define CAN_F7R2_FB16_Pos (16U)#define CAN_F7R2_FB15 CAN_F7R2_FB15_Msk#define CAN_F7R2_FB15_Msk (0x1UL << CAN_F7R2_FB15_Pos)#define CAN_F7R2_FB15_Pos (15U)#define CAN_F7R2_FB14 CAN_F7R2_FB14_Msk#define CAN_F7R2_FB14_Msk (0x1UL << CAN_F7R2_FB14_Pos)#define CAN_F7R2_FB14_Pos (14U)#define CAN_F7R2_FB13 CAN_F7R2_FB13_Msk#define CAN_F7R2_FB13_Msk (0x1UL << CAN_F7R2_FB13_Pos)#define CAN_F7R2_FB13_Pos (13U)#define CAN_F7R2_FB12 CAN_F7R2_FB12_Msk#define CAN_F7R2_FB12_Msk (0x1UL << CAN_F7R2_FB12_Pos)#define CAN_F7R2_FB12_Pos (12U)#define CAN_F7R2_FB11 CAN_F7R2_FB11_Msk#define CAN_F7R2_FB11_Msk (0x1UL << CAN_F7R2_FB11_Pos)#define CAN_F7R2_FB11_Pos (11U)#define CAN_F7R2_FB10 CAN_F7R2_FB10_Msk#define CAN_F7R2_FB10_Msk (0x1UL << CAN_F7R2_FB10_Pos)#define CAN_F7R2_FB10_Pos (10U)#define CAN_F7R2_FB9 CAN_F7R2_FB9_Msk#define CAN_F7R2_FB9_Msk (0x1UL << CAN_F7R2_FB9_Pos)#define CAN_F7R2_FB9_Pos (9U)#define CAN_F7R2_FB8 CAN_F7R2_FB8_Msk#define CAN_F7R2_FB8_Msk (0x1UL << CAN_F7R2_FB8_Pos)#define CAN_F7R2_FB8_Pos (8U)#define CAN_F7R2_FB7 CAN_F7R2_FB7_Msk#define CAN_F7R2_FB7_Msk (0x1UL << CAN_F7R2_FB7_Pos)#define CAN_F7R2_FB7_Pos (7U)#define CAN_F7R2_FB6 CAN_F7R2_FB6_Msk#define CAN_F7R2_FB6_Msk (0x1UL << CAN_F7R2_FB6_Pos)#define CAN_F7R2_FB6_Pos (6U)#define CAN_F7R2_FB5 CAN_F7R2_FB5_Msk#define CAN_F7R2_FB5_Msk (0x1UL << CAN_F7R2_FB5_Pos)#define CAN_F7R2_FB5_Pos (5U)#define CAN_F7R2_FB4 CAN_F7R2_FB4_Msk#define CAN_F7R2_FB4_Msk (0x1UL << CAN_F7R2_FB4_Pos)#define CAN_F7R2_FB4_Pos (4U)#define CAN_F7R2_FB3 CAN_F7R2_FB3_Msk#define CAN_F7R2_FB3_Msk (0x1UL << CAN_F7R2_FB3_Pos)#define CAN_F7R2_FB3_Pos (3U)#define CAN_F7R2_FB2 CAN_F7R2_FB2_Msk#define CAN_F7R2_FB2_Msk (0x1UL << CAN_F7R2_FB2_Pos)#define CAN_F7R2_FB2_Pos (2U)#define CAN_F7R2_FB1 CAN_F7R2_FB1_Msk#define CAN_F7R2_FB1_Msk (0x1UL << CAN_F7R2_FB1_Pos)#define CAN_F7R2_FB1_Pos (1U)#define CAN_F7R2_FB0 CAN_F7R2_FB0_Msk#define CAN_F7R2_FB0_Msk (0x1UL << CAN_F7R2_FB0_Pos)#define CAN_F7R2_FB0_Pos (0U)#define CAN_F6R2_FB31 CAN_F6R2_FB31_Msk#define CAN_F6R2_FB31_Msk (0x1UL << CAN_F6R2_FB31_Pos)#define CAN_F6R2_FB31_Pos (31U)#define CAN_F6R2_FB30 CAN_F6R2_FB30_Msk#define CAN_F6R2_FB30_Msk (0x1UL << CAN_F6R2_FB30_Pos)#define CAN_F6R2_FB30_Pos (30U)#define CAN_F6R2_FB29 CAN_F6R2_FB29_Msk#define CAN_F6R2_FB29_Msk (0x1UL << CAN_F6R2_FB29_Pos)#define CAN_F6R2_FB29_Pos (29U)#define CAN_F6R2_FB28 CAN_F6R2_FB28_Msk#define CAN_F6R2_FB28_Msk (0x1UL << CAN_F6R2_FB28_Pos)#define CAN_F6R2_FB28_Pos (28U)#define CAN_F6R2_FB27 CAN_F6R2_FB27_Msk#define CAN_F6R2_FB27_Msk (0x1UL << CAN_F6R2_FB27_Pos)#define CAN_F6R2_FB27_Pos (27U)#define CAN_F6R2_FB26 CAN_F6R2_FB26_Msk#define CAN_F6R2_FB26_Msk (0x1UL << CAN_F6R2_FB26_Pos)#define CAN_F6R2_FB26_Pos (26U)#define CAN_F6R2_FB25 CAN_F6R2_FB25_Msk#define CAN_F6R2_FB25_Msk (0x1UL << CAN_F6R2_FB25_Pos)#define CAN_F6R2_FB25_Pos (25U)#define CAN_F6R2_FB24 CAN_F6R2_FB24_Msk#define CAN_F6R2_FB24_Msk (0x1UL << CAN_F6R2_FB24_Pos)#define CAN_F6R2_FB24_Pos (24U)#define CAN_F6R2_FB23 CAN_F6R2_FB23_Msk#define CAN_F6R2_FB23_Msk (0x1UL << CAN_F6R2_FB23_Pos)#define CAN_F6R2_FB23_Pos (23U)#define CAN_F6R2_FB22 CAN_F6R2_FB22_Msk#define CAN_F6R2_FB22_Msk (0x1UL << CAN_F6R2_FB22_Pos)#define CAN_F6R2_FB22_Pos (22U)#define CAN_F6R2_FB21 CAN_F6R2_FB21_Msk#define CAN_F6R2_FB21_Msk (0x1UL << CAN_F6R2_FB21_Pos)#define CAN_F6R2_FB21_Pos (21U)#define CAN_F6R2_FB20 CAN_F6R2_FB20_Msk#define CAN_F6R2_FB20_Msk (0x1UL << CAN_F6R2_FB20_Pos)#define CAN_F6R2_FB20_Pos (20U)#define CAN_F6R2_FB19 CAN_F6R2_FB19_Msk#define CAN_F6R2_FB19_Msk (0x1UL << CAN_F6R2_FB19_Pos)#define CAN_F6R2_FB19_Pos (19U)#define CAN_F6R2_FB18 CAN_F6R2_FB18_Msk#define CAN_F6R2_FB18_Msk (0x1UL << CAN_F6R2_FB18_Pos)#define CAN_F6R2_FB18_Pos (18U)#define CAN_F6R2_FB17 CAN_F6R2_FB17_Msk#define CAN_F6R2_FB17_Msk (0x1UL << CAN_F6R2_FB17_Pos)#define CAN_F6R2_FB17_Pos (17U)#define CAN_F6R2_FB16 CAN_F6R2_FB16_Msk#define CAN_F6R2_FB16_Msk (0x1UL << CAN_F6R2_FB16_Pos)#define CAN_F6R2_FB16_Pos (16U)#define CAN_F6R2_FB15 CAN_F6R2_FB15_Msk#define CAN_F6R2_FB15_Msk (0x1UL << CAN_F6R2_FB15_Pos)#define CAN_F6R2_FB15_Pos (15U)#define CAN_F6R2_FB14 CAN_F6R2_FB14_Msk#define CAN_F6R2_FB14_Msk (0x1UL << CAN_F6R2_FB14_Pos)#define CAN_F6R2_FB14_Pos (14U)#define CAN_F6R2_FB13 CAN_F6R2_FB13_Msk#define CAN_F6R2_FB13_Msk (0x1UL << CAN_F6R2_FB13_Pos)#define CAN_F6R2_FB13_Pos (13U)#define CAN_F6R2_FB12 CAN_F6R2_FB12_Msk#define CAN_F6R2_FB12_Msk (0x1UL << CAN_F6R2_FB12_Pos)#define CAN_F6R2_FB12_Pos (12U)#define CAN_F6R2_FB11 CAN_F6R2_FB11_Msk#define CAN_F6R2_FB11_Msk (0x1UL << CAN_F6R2_FB11_Pos)#define CAN_F6R2_FB11_Pos (11U)#define CAN_F6R2_FB10 CAN_F6R2_FB10_Msk#define CAN_F6R2_FB10_Msk (0x1UL << CAN_F6R2_FB10_Pos)#define CAN_F6R2_FB10_Pos (10U)#define CAN_F6R2_FB9 CAN_F6R2_FB9_Msk#define CAN_F6R2_FB9_Msk (0x1UL << CAN_F6R2_FB9_Pos)#define CAN_F6R2_FB9_Pos (9U)#define CAN_F6R2_FB8 CAN_F6R2_FB8_Msk#define CAN_F6R2_FB8_Msk (0x1UL << CAN_F6R2_FB8_Pos)#define CAN_F6R2_FB8_Pos (8U)#define CAN_F6R2_FB7 CAN_F6R2_FB7_Msk#define CAN_F6R2_FB7_Msk (0x1UL << CAN_F6R2_FB7_Pos)#define CAN_F6R2_FB7_Pos (7U)#define CAN_F6R2_FB6 CAN_F6R2_FB6_Msk#define CAN_F6R2_FB6_Msk (0x1UL << CAN_F6R2_FB6_Pos)#define CAN_F6R2_FB6_Pos (6U)#define CAN_F6R2_FB5 CAN_F6R2_FB5_Msk#define CAN_F6R2_FB5_Msk (0x1UL << CAN_F6R2_FB5_Pos)#define CAN_F6R2_FB5_Pos (5U)#define CAN_F6R2_FB4 CAN_F6R2_FB4_Msk#define CAN_F6R2_FB4_Msk (0x1UL << CAN_F6R2_FB4_Pos)#define CAN_F6R2_FB4_Pos (4U)#define CAN_F6R2_FB3 CAN_F6R2_FB3_Msk#define CAN_F6R2_FB3_Msk (0x1UL << CAN_F6R2_FB3_Pos)#define CAN_F6R2_FB3_Pos (3U)#define CAN_F6R2_FB2 CAN_F6R2_FB2_Msk#define CAN_F6R2_FB2_Msk (0x1UL << CAN_F6R2_FB2_Pos)#define CAN_F6R2_FB2_Pos (2U)#define CAN_F6R2_FB1 CAN_F6R2_FB1_Msk#define CAN_F6R2_FB1_Msk (0x1UL << CAN_F6R2_FB1_Pos)#define CAN_F6R2_FB1_Pos (1U)#define CAN_F6R2_FB0 CAN_F6R2_FB0_Msk#define CAN_F6R2_FB0_Msk (0x1UL << CAN_F6R2_FB0_Pos)#define CAN_F6R2_FB0_Pos (0U)#define CAN_F5R2_FB31 CAN_F5R2_FB31_Msk#define CAN_F5R2_FB31_Msk (0x1UL << CAN_F5R2_FB31_Pos)#define CAN_F5R2_FB31_Pos (31U)#define CAN_F5R2_FB30 CAN_F5R2_FB30_Msk#define CAN_F5R2_FB30_Msk (0x1UL << CAN_F5R2_FB30_Pos)#define CAN_F5R2_FB30_Pos (30U)#define CAN_F5R2_FB29 CAN_F5R2_FB29_Msk#define CAN_F5R2_FB29_Msk (0x1UL << CAN_F5R2_FB29_Pos)#define CAN_F5R2_FB29_Pos (29U)#define CAN_F5R2_FB28 CAN_F5R2_FB28_Msk#define CAN_F5R2_FB28_Msk (0x1UL << CAN_F5R2_FB28_Pos)#define CAN_F5R2_FB28_Pos (28U)#define CAN_F5R2_FB27 CAN_F5R2_FB27_Msk#define CAN_F5R2_FB27_Msk (0x1UL << CAN_F5R2_FB27_Pos)#define CAN_F5R2_FB27_Pos (27U)#define CAN_F5R2_FB26 CAN_F5R2_FB26_Msk#define CAN_F5R2_FB26_Msk (0x1UL << CAN_F5R2_FB26_Pos)#define CAN_F5R2_FB26_Pos (26U)#define CAN_F5R2_FB25 CAN_F5R2_FB25_Msk#define CAN_F5R2_FB25_Msk (0x1UL << CAN_F5R2_FB25_Pos)#define CAN_F5R2_FB25_Pos (25U)#define CAN_F5R2_FB24 CAN_F5R2_FB24_Msk#define CAN_F5R2_FB24_Msk (0x1UL << CAN_F5R2_FB24_Pos)#define CAN_F5R2_FB24_Pos (24U)#define CAN_F5R2_FB23 CAN_F5R2_FB23_Msk#define CAN_F5R2_FB23_Msk (0x1UL << CAN_F5R2_FB23_Pos)#define CAN_F5R2_FB23_Pos (23U)#define CAN_F5R2_FB22 CAN_F5R2_FB22_Msk#define CAN_F5R2_FB22_Msk (0x1UL << CAN_F5R2_FB22_Pos)#define CAN_F5R2_FB22_Pos (22U)#define CAN_F5R2_FB21 CAN_F5R2_FB21_Msk#define CAN_F5R2_FB21_Msk (0x1UL << CAN_F5R2_FB21_Pos)#define CAN_F5R2_FB21_Pos (21U)#define CAN_F5R2_FB20 CAN_F5R2_FB20_Msk#define CAN_F5R2_FB20_Msk (0x1UL << CAN_F5R2_FB20_Pos)#define CAN_F5R2_FB20_Pos (20U)#define CAN_F5R2_FB19 CAN_F5R2_FB19_Msk#define CAN_F5R2_FB19_Msk (0x1UL << CAN_F5R2_FB19_Pos)#define CAN_F5R2_FB19_Pos (19U)#define CAN_F5R2_FB18 CAN_F5R2_FB18_Msk#define CAN_F5R2_FB18_Msk (0x1UL << CAN_F5R2_FB18_Pos)#define CAN_F5R2_FB18_Pos (18U)#define CAN_F5R2_FB17 CAN_F5R2_FB17_Msk#define CAN_F5R2_FB17_Msk (0x1UL << CAN_F5R2_FB17_Pos)#define CAN_F5R2_FB17_Pos (17U)#define CAN_F5R2_FB16 CAN_F5R2_FB16_Msk#define CAN_F5R2_FB16_Msk (0x1UL << CAN_F5R2_FB16_Pos)#define CAN_F5R2_FB16_Pos (16U)#define CAN_F5R2_FB15 CAN_F5R2_FB15_Msk#define CAN_F5R2_FB15_Msk (0x1UL << CAN_F5R2_FB15_Pos)#define CAN_F5R2_FB15_Pos (15U)#define CAN_F5R2_FB14 CAN_F5R2_FB14_Msk#define CAN_F5R2_FB14_Msk (0x1UL << CAN_F5R2_FB14_Pos)#define CAN_F5R2_FB14_Pos (14U)#define CAN_F5R2_FB13 CAN_F5R2_FB13_Msk#define CAN_F5R2_FB13_Msk (0x1UL << CAN_F5R2_FB13_Pos)#define CAN_F5R2_FB13_Pos (13U)#define CAN_F5R2_FB12 CAN_F5R2_FB12_Msk#define CAN_F5R2_FB12_Msk (0x1UL << CAN_F5R2_FB12_Pos)#define CAN_F5R2_FB12_Pos (12U)#define CAN_F5R2_FB11 CAN_F5R2_FB11_Msk#define CAN_F5R2_FB11_Msk (0x1UL << CAN_F5R2_FB11_Pos)#define CAN_F5R2_FB11_Pos (11U)#define CAN_F5R2_FB10 CAN_F5R2_FB10_Msk#define CAN_F5R2_FB10_Msk (0x1UL << CAN_F5R2_FB10_Pos)#define CAN_F5R2_FB10_Pos (10U)#define CAN_F5R2_FB9 CAN_F5R2_FB9_Msk#define CAN_F5R2_FB9_Msk (0x1UL << CAN_F5R2_FB9_Pos)#define CAN_F5R2_FB9_Pos (9U)#define CAN_F5R2_FB8 CAN_F5R2_FB8_Msk#define CAN_F5R2_FB8_Msk (0x1UL << CAN_F5R2_FB8_Pos)#define CAN_F5R2_FB8_Pos (8U)#define CAN_F5R2_FB7 CAN_F5R2_FB7_Msk#define CAN_F5R2_FB7_Msk (0x1UL << CAN_F5R2_FB7_Pos)#define CAN_F5R2_FB7_Pos (7U)#define CAN_F5R2_FB6 CAN_F5R2_FB6_Msk#define CAN_F5R2_FB6_Msk (0x1UL << CAN_F5R2_FB6_Pos)#define CAN_F5R2_FB6_Pos (6U)#define CAN_F5R2_FB5 CAN_F5R2_FB5_Msk#define CAN_F5R2_FB5_Msk (0x1UL << CAN_F5R2_FB5_Pos)#define CAN_F5R2_FB5_Pos (5U)#define CAN_F5R2_FB4 CAN_F5R2_FB4_Msk#define CAN_F5R2_FB4_Msk (0x1UL << CAN_F5R2_FB4_Pos)#define CAN_F5R2_FB4_Pos (4U)#define CAN_F5R2_FB3 CAN_F5R2_FB3_Msk#define CAN_F5R2_FB3_Msk (0x1UL << CAN_F5R2_FB3_Pos)#define CAN_F5R2_FB3_Pos (3U)#define CAN_F5R2_FB2 CAN_F5R2_FB2_Msk#define CAN_F5R2_FB2_Msk (0x1UL << CAN_F5R2_FB2_Pos)#define CAN_F5R2_FB2_Pos (2U)#define CAN_F5R2_FB1 CAN_F5R2_FB1_Msk#define CAN_F5R2_FB1_Msk (0x1UL << CAN_F5R2_FB1_Pos)#define CAN_F5R2_FB1_Pos (1U)#define CAN_F5R2_FB0 CAN_F5R2_FB0_Msk#define CAN_F5R2_FB0_Msk (0x1UL << CAN_F5R2_FB0_Pos)#define CAN_F5R2_FB0_Pos (0U)#define CAN_F4R2_FB31 CAN_F4R2_FB31_Msk#define CAN_F4R2_FB31_Msk (0x1UL << CAN_F4R2_FB31_Pos)#define CAN_F4R2_FB31_Pos (31U)#define CAN_F4R2_FB30 CAN_F4R2_FB30_Msk#define CAN_F4R2_FB30_Msk (0x1UL << CAN_F4R2_FB30_Pos)#define CAN_F4R2_FB30_Pos (30U)#define CAN_F4R2_FB29 CAN_F4R2_FB29_Msk#define CAN_F4R2_FB29_Msk (0x1UL << CAN_F4R2_FB29_Pos)#define CAN_F4R2_FB29_Pos (29U)#define CAN_F4R2_FB28 CAN_F4R2_FB28_Msk#define CAN_F4R2_FB28_Msk (0x1UL << CAN_F4R2_FB28_Pos)#define CAN_F4R2_FB28_Pos (28U)#define CAN_F4R2_FB27 CAN_F4R2_FB27_Msk#define CAN_F4R2_FB27_Msk (0x1UL << CAN_F4R2_FB27_Pos)#define CAN_F4R2_FB27_Pos (27U)#define CAN_F4R2_FB26 CAN_F4R2_FB26_Msk#define CAN_F4R2_FB26_Msk (0x1UL << CAN_F4R2_FB26_Pos)#define CAN_F4R2_FB26_Pos (26U)#define CAN_F4R2_FB25 CAN_F4R2_FB25_Msk#define CAN_F4R2_FB25_Msk (0x1UL << CAN_F4R2_FB25_Pos)#define CAN_F4R2_FB25_Pos (25U)#define CAN_F4R2_FB24 CAN_F4R2_FB24_Msk#define CAN_F4R2_FB24_Msk (0x1UL << CAN_F4R2_FB24_Pos)#define CAN_F4R2_FB24_Pos (24U)#define CAN_F4R2_FB23 CAN_F4R2_FB23_Msk#define CAN_F4R2_FB23_Msk (0x1UL << CAN_F4R2_FB23_Pos)#define CAN_F4R2_FB23_Pos (23U)#define CAN_F4R2_FB22 CAN_F4R2_FB22_Msk#define CAN_F4R2_FB22_Msk (0x1UL << CAN_F4R2_FB22_Pos)#define CAN_F4R2_FB22_Pos (22U)#define CAN_F4R2_FB21 CAN_F4R2_FB21_Msk#define CAN_F4R2_FB21_Msk (0x1UL << CAN_F4R2_FB21_Pos)#define CAN_F4R2_FB21_Pos (21U)#define CAN_F4R2_FB20 CAN_F4R2_FB20_Msk#define CAN_F4R2_FB20_Msk (0x1UL << CAN_F4R2_FB20_Pos)#define CAN_F4R2_FB20_Pos (20U)#define CAN_F4R2_FB19 CAN_F4R2_FB19_Msk#define CAN_F4R2_FB19_Msk (0x1UL << CAN_F4R2_FB19_Pos)#define CAN_F4R2_FB19_Pos (19U)#define CAN_F4R2_FB18 CAN_F4R2_FB18_Msk#define CAN_F4R2_FB18_Msk (0x1UL << CAN_F4R2_FB18_Pos)#define CAN_F4R2_FB18_Pos (18U)#define CAN_F4R2_FB17 CAN_F4R2_FB17_Msk#define CAN_F4R2_FB17_Msk (0x1UL << CAN_F4R2_FB17_Pos)#define CAN_F4R2_FB17_Pos (17U)#define CAN_F4R2_FB16 CAN_F4R2_FB16_Msk#define CAN_F4R2_FB16_Msk (0x1UL << CAN_F4R2_FB16_Pos)#define CAN_F4R2_FB16_Pos (16U)#define CAN_F4R2_FB15 CAN_F4R2_FB15_Msk#define CAN_F4R2_FB15_Msk (0x1UL << CAN_F4R2_FB15_Pos)#define CAN_F4R2_FB15_Pos (15U)#define CAN_F4R2_FB14 CAN_F4R2_FB14_Msk#define CAN_F4R2_FB14_Msk (0x1UL << CAN_F4R2_FB14_Pos)#define CAN_F4R2_FB14_Pos (14U)#define CAN_F4R2_FB13 CAN_F4R2_FB13_Msk#define CAN_F4R2_FB13_Msk (0x1UL << CAN_F4R2_FB13_Pos)#define CAN_F4R2_FB13_Pos (13U)#define CAN_F4R2_FB12 CAN_F4R2_FB12_Msk#define CAN_F4R2_FB12_Msk (0x1UL << CAN_F4R2_FB12_Pos)#define CAN_F4R2_FB12_Pos (12U)#define CAN_F4R2_FB11 CAN_F4R2_FB11_Msk#define CAN_F4R2_FB11_Msk (0x1UL << CAN_F4R2_FB11_Pos)#define CAN_F4R2_FB11_Pos (11U)#define CAN_F4R2_FB10 CAN_F4R2_FB10_Msk#define CAN_F4R2_FB10_Msk (0x1UL << CAN_F4R2_FB10_Pos)#define CAN_F4R2_FB10_Pos (10U)#define CAN_F4R2_FB9 CAN_F4R2_FB9_Msk#define CAN_F4R2_FB9_Msk (0x1UL << CAN_F4R2_FB9_Pos)#define CAN_F4R2_FB9_Pos (9U)#define CAN_F4R2_FB8 CAN_F4R2_FB8_Msk#define CAN_F4R2_FB8_Msk (0x1UL << CAN_F4R2_FB8_Pos)#define CAN_F4R2_FB8_Pos (8U)#define CAN_F4R2_FB7 CAN_F4R2_FB7_Msk#define CAN_F4R2_FB7_Msk (0x1UL << CAN_F4R2_FB7_Pos)#define CAN_F4R2_FB7_Pos (7U)#define CAN_F4R2_FB6 CAN_F4R2_FB6_Msk#define CAN_F4R2_FB6_Msk (0x1UL << CAN_F4R2_FB6_Pos)#define CAN_F4R2_FB6_Pos (6U)#define CAN_F4R2_FB5 CAN_F4R2_FB5_Msk#define CAN_F4R2_FB5_Msk (0x1UL << CAN_F4R2_FB5_Pos)#define CAN_F4R2_FB5_Pos (5U)#define CAN_F4R2_FB4 CAN_F4R2_FB4_Msk#define CAN_F4R2_FB4_Msk (0x1UL << CAN_F4R2_FB4_Pos)#define CAN_F4R2_FB4_Pos (4U)#define CAN_F4R2_FB3 CAN_F4R2_FB3_Msk#define CAN_F4R2_FB3_Msk (0x1UL << CAN_F4R2_FB3_Pos)#define CAN_F4R2_FB3_Pos (3U)#define CAN_F4R2_FB2 CAN_F4R2_FB2_Msk#define CAN_F4R2_FB2_Msk (0x1UL << CAN_F4R2_FB2_Pos)#define CAN_F4R2_FB2_Pos (2U)#define CAN_F4R2_FB1 CAN_F4R2_FB1_Msk#define CAN_F4R2_FB1_Msk (0x1UL << CAN_F4R2_FB1_Pos)#define CAN_F4R2_FB1_Pos (1U)#define CAN_F4R2_FB0 CAN_F4R2_FB0_Msk#define CAN_F4R2_FB0_Msk (0x1UL << CAN_F4R2_FB0_Pos)#define CAN_F4R2_FB0_Pos (0U)#define CAN_F3R2_FB31 CAN_F3R2_FB31_Msk#define CAN_F3R2_FB31_Msk (0x1UL << CAN_F3R2_FB31_Pos)#define CAN_F3R2_FB31_Pos (31U)#define CAN_F3R2_FB30 CAN_F3R2_FB30_Msk#define CAN_F3R2_FB30_Msk (0x1UL << CAN_F3R2_FB30_Pos)#define CAN_F3R2_FB30_Pos (30U)#define CAN_F3R2_FB29 CAN_F3R2_FB29_Msk#define CAN_F3R2_FB29_Msk (0x1UL << CAN_F3R2_FB29_Pos)#define CAN_F3R2_FB29_Pos (29U)#define CAN_F3R2_FB28 CAN_F3R2_FB28_Msk#define CAN_F3R2_FB28_Msk (0x1UL << CAN_F3R2_FB28_Pos)#define CAN_F3R2_FB28_Pos (28U)#define CAN_F3R2_FB27 CAN_F3R2_FB27_Msk#define CAN_F3R2_FB27_Msk (0x1UL << CAN_F3R2_FB27_Pos)#define CAN_F3R2_FB27_Pos (27U)#define CAN_F3R2_FB26 CAN_F3R2_FB26_Msk#define CAN_F3R2_FB26_Msk (0x1UL << CAN_F3R2_FB26_Pos)#define CAN_F3R2_FB26_Pos (26U)#define CAN_F3R2_FB25 CAN_F3R2_FB25_Msk#define CAN_F3R2_FB25_Msk (0x1UL << CAN_F3R2_FB25_Pos)#define CAN_F3R2_FB25_Pos (25U)#define CAN_F3R2_FB24 CAN_F3R2_FB24_Msk#define CAN_F3R2_FB24_Msk (0x1UL << CAN_F3R2_FB24_Pos)#define CAN_F3R2_FB24_Pos (24U)#define CAN_F3R2_FB23 CAN_F3R2_FB23_Msk#define CAN_F3R2_FB23_Msk (0x1UL << CAN_F3R2_FB23_Pos)#define CAN_F3R2_FB23_Pos (23U)#define CAN_F3R2_FB22 CAN_F3R2_FB22_Msk#define CAN_F3R2_FB22_Msk (0x1UL << CAN_F3R2_FB22_Pos)#define CAN_F3R2_FB22_Pos (22U)#define CAN_F3R2_FB21 CAN_F3R2_FB21_Msk#define CAN_F3R2_FB21_Msk (0x1UL << CAN_F3R2_FB21_Pos)#define CAN_F3R2_FB21_Pos (21U)#define CAN_F3R2_FB20 CAN_F3R2_FB20_Msk#define CAN_F3R2_FB20_Msk (0x1UL << CAN_F3R2_FB20_Pos)#define CAN_F3R2_FB20_Pos (20U)#define CAN_F3R2_FB19 CAN_F3R2_FB19_Msk#define CAN_F3R2_FB19_Msk (0x1UL << CAN_F3R2_FB19_Pos)#define CAN_F3R2_FB19_Pos (19U)#define CAN_F3R2_FB18 CAN_F3R2_FB18_Msk#define CAN_F3R2_FB18_Msk (0x1UL << CAN_F3R2_FB18_Pos)#define CAN_F3R2_FB18_Pos (18U)#define CAN_F3R2_FB17 CAN_F3R2_FB17_Msk#define CAN_F3R2_FB17_Msk (0x1UL << CAN_F3R2_FB17_Pos)#define CAN_F3R2_FB17_Pos (17U)#define CAN_F3R2_FB16 CAN_F3R2_FB16_Msk#define CAN_F3R2_FB16_Msk (0x1UL << CAN_F3R2_FB16_Pos)#define CAN_F3R2_FB16_Pos (16U)#define CAN_F3R2_FB15 CAN_F3R2_FB15_Msk#define CAN_F3R2_FB15_Msk (0x1UL << CAN_F3R2_FB15_Pos)#define CAN_F3R2_FB15_Pos (15U)#define CAN_F3R2_FB14 CAN_F3R2_FB14_Msk#define CAN_F3R2_FB14_Msk (0x1UL << CAN_F3R2_FB14_Pos)#define CAN_F3R2_FB14_Pos (14U)#define CAN_F3R2_FB13 CAN_F3R2_FB13_Msk#define CAN_F3R2_FB13_Msk (0x1UL << CAN_F3R2_FB13_Pos)#define CAN_F3R2_FB13_Pos (13U)#define CAN_F3R2_FB12 CAN_F3R2_FB12_Msk#define CAN_F3R2_FB12_Msk (0x1UL << CAN_F3R2_FB12_Pos)#define CAN_F3R2_FB12_Pos (12U)#define CAN_F3R2_FB11 CAN_F3R2_FB11_Msk#define CAN_F3R2_FB11_Msk (0x1UL << CAN_F3R2_FB11_Pos)#define CAN_F3R2_FB11_Pos (11U)#define CAN_F3R2_FB10 CAN_F3R2_FB10_Msk#define CAN_F3R2_FB10_Msk (0x1UL << CAN_F3R2_FB10_Pos)#define CAN_F3R2_FB10_Pos (10U)#define CAN_F3R2_FB9 CAN_F3R2_FB9_Msk#define CAN_F3R2_FB9_Msk (0x1UL << CAN_F3R2_FB9_Pos)#define CAN_F3R2_FB9_Pos (9U)#define CAN_F3R2_FB8 CAN_F3R2_FB8_Msk#define CAN_F3R2_FB8_Msk (0x1UL << CAN_F3R2_FB8_Pos)#define CAN_F3R2_FB8_Pos (8U)#define CAN_F3R2_FB7 CAN_F3R2_FB7_Msk#define CAN_F3R2_FB7_Msk (0x1UL << CAN_F3R2_FB7_Pos)#define CAN_F3R2_FB7_Pos (7U)#define CAN_F3R2_FB6 CAN_F3R2_FB6_Msk#define CAN_F3R2_FB6_Msk (0x1UL << CAN_F3R2_FB6_Pos)#define CAN_F3R2_FB6_Pos (6U)#define CAN_F3R2_FB5 CAN_F3R2_FB5_Msk#define CAN_F3R2_FB5_Msk (0x1UL << CAN_F3R2_FB5_Pos)#define CAN_F3R2_FB5_Pos (5U)#define CAN_F3R2_FB4 CAN_F3R2_FB4_Msk#define CAN_F3R2_FB4_Msk (0x1UL << CAN_F3R2_FB4_Pos)#define CAN_F3R2_FB4_Pos (4U)#define CAN_F3R2_FB3 CAN_F3R2_FB3_Msk#define CAN_F3R2_FB3_Msk (0x1UL << CAN_F3R2_FB3_Pos)#define CAN_F3R2_FB3_Pos (3U)#define CAN_F3R2_FB2 CAN_F3R2_FB2_Msk#define CAN_F3R2_FB2_Msk (0x1UL << CAN_F3R2_FB2_Pos)#define CAN_F3R2_FB2_Pos (2U)#define CAN_F3R2_FB1 CAN_F3R2_FB1_Msk#define CAN_F3R2_FB1_Msk (0x1UL << CAN_F3R2_FB1_Pos)#define CAN_F3R2_FB1_Pos (1U)#define CAN_F3R2_FB0 CAN_F3R2_FB0_Msk#define CAN_F3R2_FB0_Msk (0x1UL << CAN_F3R2_FB0_Pos)#define CAN_F3R2_FB0_Pos (0U)#define CAN_F2R2_FB31 CAN_F2R2_FB31_Msk#define CAN_F2R2_FB31_Msk (0x1UL << CAN_F2R2_FB31_Pos)#define CAN_F2R2_FB31_Pos (31U)#define CAN_F2R2_FB30 CAN_F2R2_FB30_Msk#define CAN_F2R2_FB30_Msk (0x1UL << CAN_F2R2_FB30_Pos)#define CAN_F2R2_FB30_Pos (30U)#define CAN_F2R2_FB29 CAN_F2R2_FB29_Msk#define CAN_F2R2_FB29_Msk (0x1UL << CAN_F2R2_FB29_Pos)#define CAN_F2R2_FB29_Pos (29U)#define CAN_F2R2_FB28 CAN_F2R2_FB28_Msk#define CAN_F2R2_FB28_Msk (0x1UL << CAN_F2R2_FB28_Pos)#define CAN_F2R2_FB28_Pos (28U)#define CAN_F2R2_FB27 CAN_F2R2_FB27_Msk#define CAN_F2R2_FB27_Msk (0x1UL << CAN_F2R2_FB27_Pos)#define CAN_F2R2_FB27_Pos (27U)#define CAN_F2R2_FB26 CAN_F2R2_FB26_Msk#define CAN_F2R2_FB26_Msk (0x1UL << CAN_F2R2_FB26_Pos)#define CAN_F2R2_FB26_Pos (26U)#define CAN_F2R2_FB25 CAN_F2R2_FB25_Msk#define CAN_F2R2_FB25_Msk (0x1UL << CAN_F2R2_FB25_Pos)#define CAN_F2R2_FB25_Pos (25U)#define CAN_F2R2_FB24 CAN_F2R2_FB24_Msk#define CAN_F2R2_FB24_Msk (0x1UL << CAN_F2R2_FB24_Pos)#define CAN_F2R2_FB24_Pos (24U)#define CAN_F2R2_FB23 CAN_F2R2_FB23_Msk#define CAN_F2R2_FB23_Msk (0x1UL << CAN_F2R2_FB23_Pos)#define CAN_F2R2_FB23_Pos (23U)#define CAN_F1R1_FB2 CAN_F1R1_FB2_Msk#define CAN_F5R1_FB31_Msk (0x1UL << CAN_F5R1_FB31_Pos)#define CAN_F5R1_FB31_Pos (31U)#define CAN_F5R1_FB30 CAN_F5R1_FB30_Msk#define CAN_F5R1_FB30_Msk (0x1UL << CAN_F5R1_FB30_Pos)#define CAN_F5R1_FB30_Pos (30U)#define CAN_F5R1_FB29 CAN_F5R1_FB29_Msk#define CAN_F5R1_FB29_Msk (0x1UL << CAN_F5R1_FB29_Pos)#define CAN_F5R1_FB29_Pos (29U)#define CAN_F5R1_FB28 CAN_F5R1_FB28_Msk#define CAN_F5R1_FB28_Msk (0x1UL << CAN_F5R1_FB28_Pos)#define CAN_F5R1_FB28_Pos (28U)#define CAN_F5R1_FB27 CAN_F5R1_FB27_Msk#define CAN_F5R1_FB27_Msk (0x1UL << CAN_F5R1_FB27_Pos)#define CAN_F5R1_FB27_Pos (27U)#define CAN_F5R1_FB26 CAN_F5R1_FB26_Msk#define CAN_F5R1_FB26_Msk (0x1UL << CAN_F5R1_FB26_Pos)#define CAN_F5R1_FB26_Pos (26U)#define CAN_F5R1_FB25 CAN_F5R1_FB25_Msk#define CAN_F5R1_FB25_Msk (0x1UL << CAN_F5R1_FB25_Pos)#define CAN_F5R1_FB25_Pos (25U)#define CAN_F5R1_FB24 CAN_F5R1_FB24_Msk#define CAN_F5R1_FB24_Msk (0x1UL << CAN_F5R1_FB24_Pos)#define CAN_F5R1_FB24_Pos (24U)#define CAN_F5R1_FB23 CAN_F5R1_FB23_Msk#define CAN_F5R1_FB23_Msk (0x1UL << CAN_F5R1_FB23_Pos)#define CAN_F5R1_FB23_Pos (23U)#define CAN_F5R1_FB22 CAN_F5R1_FB22_Msk#define CAN_F5R1_FB22_Msk (0x1UL << CAN_F5R1_FB22_Pos)#define CAN_F5R1_FB22_Pos (22U)#define CAN_F5R1_FB21 CAN_F5R1_FB21_Msk#define CAN_F5R1_FB21_Msk (0x1UL << CAN_F5R1_FB21_Pos)#define CAN_F5R1_FB21_Pos (21U)#define CAN_F5R1_FB20 CAN_F5R1_FB20_Msk#define CAN_F5R1_FB20_Msk (0x1UL << CAN_F5R1_FB20_Pos)#define CAN_F5R1_FB20_Pos (20U)#define CAN_F5R1_FB19 CAN_F5R1_FB19_Msk#define CAN_F5R1_FB19_Msk (0x1UL << CAN_F5R1_FB19_Pos)#define CAN_F5R1_FB19_Pos (19U)#define CAN_F5R1_FB18 CAN_F5R1_FB18_Msk#define CAN_F5R1_FB18_Msk (0x1UL << CAN_F5R1_FB18_Pos)#define CAN_F5R1_FB18_Pos (18U)#define CAN_F5R1_FB17 CAN_F5R1_FB17_Msk#define CAN_F5R1_FB17_Msk (0x1UL << CAN_F5R1_FB17_Pos)#define CAN_F5R1_FB17_Pos (17U)#define CAN_F5R1_FB16 CAN_F5R1_FB16_Msk#define CAN_F5R1_FB16_Msk (0x1UL << CAN_F5R1_FB16_Pos)#define CAN_F5R1_FB16_Pos (16U)#define CAN_F5R1_FB15 CAN_F5R1_FB15_Msk#define CAN_F5R1_FB15_Msk (0x1UL << CAN_F5R1_FB15_Pos)#define CAN_F5R1_FB15_Pos (15U)#define CAN_F5R1_FB14 CAN_F5R1_FB14_Msk#define CAN_F5R1_FB14_Msk (0x1UL << CAN_F5R1_FB14_Pos)#define CAN_F5R1_FB14_Pos (14U)#define CAN_F5R1_FB13 CAN_F5R1_FB13_Msk#define CAN_F5R1_FB13_Msk (0x1UL << CAN_F5R1_FB13_Pos)#define CAN_F5R1_FB13_Pos (13U)#define CAN_F5R1_FB12 CAN_F5R1_FB12_Msk#define CAN_F5R1_FB12_Msk (0x1UL << CAN_F5R1_FB12_Pos)#define CAN_F5R1_FB12_Pos (12U)#define CAN_F5R1_FB11 CAN_F5R1_FB11_Msk#define CAN_F5R1_FB11_Msk (0x1UL << CAN_F5R1_FB11_Pos)#define CAN_F5R1_FB11_Pos (11U)#define CAN_F5R1_FB10 CAN_F5R1_FB10_Msk#define CAN_F5R1_FB10_Msk (0x1UL << CAN_F5R1_FB10_Pos)#define CAN_F5R1_FB10_Pos (10U)#define CAN_F5R1_FB9 CAN_F5R1_FB9_Msk#define CAN_F5R1_FB9_Msk (0x1UL << CAN_F5R1_FB9_Pos)#define CAN_F5R1_FB9_Pos (9U)#define CAN_F5R1_FB8 CAN_F5R1_FB8_Msk#define CAN_F5R1_FB8_Msk (0x1UL << CAN_F5R1_FB8_Pos)#define CAN_F5R1_FB8_Pos (8U)#define CAN_F5R1_FB7 CAN_F5R1_FB7_Msk#define CAN_F5R1_FB7_Msk (0x1UL << CAN_F5R1_FB7_Pos)#define CAN_F5R1_FB7_Pos (7U)#define CAN_F5R1_FB6 CAN_F5R1_FB6_Msk#define CAN_F5R1_FB6_Msk (0x1UL << CAN_F5R1_FB6_Pos)#define CAN_F5R1_FB6_Pos (6U)#define CAN_F5R1_FB5 CAN_F5R1_FB5_Msk#define CAN_F5R1_FB5_Msk (0x1UL << CAN_F5R1_FB5_Pos)#define CAN_F5R1_FB5_Pos (5U)#define CAN_F5R1_FB4 CAN_F5R1_FB4_Msk#define CAN_F5R1_FB4_Msk (0x1UL << CAN_F5R1_FB4_Pos)#define CAN_F5R1_FB4_Pos (4U)#define CAN_F5R1_FB3 CAN_F5R1_FB3_Msk#define CAN_F5R1_FB3_Msk (0x1UL << CAN_F5R1_FB3_Pos)#define CAN_F5R1_FB3_Pos (3U)#define CAN_F5R1_FB2 CAN_F5R1_FB2_Msk#define CAN_F5R1_FB2_Msk (0x1UL << CAN_F5R1_FB2_Pos)#define CAN_F5R1_FB2_Pos (2U)#define CAN_F5R1_FB1 CAN_F5R1_FB1_Msk#define CAN_F5R1_FB1_Msk (0x1UL << CAN_F5R1_FB1_Pos)#define CAN_F5R1_FB1_Pos (1U)#define CAN_F5R1_FB0 CAN_F5R1_FB0_Msk#define CAN_F5R1_FB0_Msk (0x1UL << CAN_F5R1_FB0_Pos)#define CAN_F5R1_FB0_Pos (0U)#define CAN_F4R1_FB31 CAN_F4R1_FB31_Msk#define CAN_F4R1_FB31_Msk (0x1UL << CAN_F4R1_FB31_Pos)#define CAN_F4R1_FB31_Pos (31U)#define CAN_F4R1_FB30 CAN_F4R1_FB30_Msk#define CAN_F4R1_FB30_Msk (0x1UL << CAN_F4R1_FB30_Pos)#define CAN_F4R1_FB30_Pos (30U)#define CAN_F4R1_FB29 CAN_F4R1_FB29_Msk#define CAN_F4R1_FB29_Msk (0x1UL << CAN_F4R1_FB29_Pos)#define CAN_F4R1_FB29_Pos (29U)#define CAN_F4R1_FB28 CAN_F4R1_FB28_Msk#define CAN_F4R1_FB28_Msk (0x1UL << CAN_F4R1_FB28_Pos)#define CAN_F4R1_FB28_Pos (28U)#define CAN_F4R1_FB27 CAN_F4R1_FB27_Msk#define CAN_F4R1_FB27_Msk (0x1UL << CAN_F4R1_FB27_Pos)#define CAN_F4R1_FB27_Pos (27U)#define CAN_F4R1_FB26 CAN_F4R1_FB26_Msk#define CAN_F4R1_FB26_Msk (0x1UL << CAN_F4R1_FB26_Pos)#define CAN_F4R1_FB26_Pos (26U)#define CAN_F4R1_FB25 CAN_F4R1_FB25_Msk#define CAN_F4R1_FB25_Msk (0x1UL << CAN_F4R1_FB25_Pos)#define CAN_F4R1_FB25_Pos (25U)#define CAN_F4R1_FB24 CAN_F4R1_FB24_Msk#define CAN_F4R1_FB24_Msk (0x1UL << CAN_F4R1_FB24_Pos)#define CAN_F4R1_FB24_Pos (24U)#define CAN_F4R1_FB23 CAN_F4R1_FB23_Msk#define CAN_F4R1_FB23_Msk (0x1UL << CAN_F4R1_FB23_Pos)#define CAN_F4R1_FB23_Pos (23U)#define CAN_F4R1_FB22 CAN_F4R1_FB22_Msk#define CAN_F4R1_FB22_Msk (0x1UL << CAN_F4R1_FB22_Pos)#define CAN_F4R1_FB22_Pos (22U)#define CAN_F4R1_FB21 CAN_F4R1_FB21_Msk#define CAN_F4R1_FB21_Msk (0x1UL << CAN_F4R1_FB21_Pos)#define CAN_F4R1_FB21_Pos (21U)#define CAN_F4R1_FB20 CAN_F4R1_FB20_Msk#define CAN_F4R1_FB20_Msk (0x1UL << CAN_F4R1_FB20_Pos)#define CAN_F4R1_FB20_Pos (20U)#define CAN_F4R1_FB19 CAN_F4R1_FB19_Msk#define CAN_F4R1_FB19_Msk (0x1UL << CAN_F4R1_FB19_Pos)#define CAN_F4R1_FB19_Pos (19U)#define CAN_F4R1_FB18 CAN_F4R1_FB18_Msk#define CAN_F4R1_FB18_Msk (0x1UL << CAN_F4R1_FB18_Pos)#define CAN_F4R1_FB18_Pos (18U)#define CAN_F4R1_FB17 CAN_F4R1_FB17_Msk#define CAN_F4R1_FB17_Msk (0x1UL << CAN_F4R1_FB17_Pos)#define CAN_F4R1_FB17_Pos (17U)#define CAN_F4R1_FB16 CAN_F4R1_FB16_Msk#define CAN_F4R1_FB16_Msk (0x1UL << CAN_F4R1_FB16_Pos)#define CAN_F4R1_FB16_Pos (16U)#define CAN_F4R1_FB15 CAN_F4R1_FB15_Msk#define CAN_F4R1_FB15_Msk (0x1UL << CAN_F4R1_FB15_Pos)#define CAN_F4R1_FB15_Pos (15U)#define CAN_F4R1_FB14 CAN_F4R1_FB14_Msk#define CAN_F4R1_FB14_Msk (0x1UL << CAN_F4R1_FB14_Pos)#define CAN_F4R1_FB14_Pos (14U)#define CAN_F4R1_FB13 CAN_F4R1_FB13_Msk#define CAN_F4R1_FB13_Msk (0x1UL << CAN_F4R1_FB13_Pos)#define CAN_F4R1_FB13_Pos (13U)#define CAN_F4R1_FB12 CAN_F4R1_FB12_Msk#define CAN_F4R1_FB12_Msk (0x1UL << CAN_F4R1_FB12_Pos)#define CAN_F4R1_FB12_Pos (12U)#define CAN_F4R1_FB11 CAN_F4R1_FB11_Msk#define CAN_F4R1_FB11_Msk (0x1UL << CAN_F4R1_FB11_Pos)#define CAN_F4R1_FB11_Pos (11U)#define CAN_F4R1_FB10 CAN_F4R1_FB10_Msk#define CAN_F4R1_FB10_Msk (0x1UL << CAN_F4R1_FB10_Pos)#define CAN_F4R1_FB10_Pos (10U)#define CAN_F4R1_FB9 CAN_F4R1_FB9_Msk#define CAN_F4R1_FB9_Msk (0x1UL << CAN_F4R1_FB9_Pos)#define CAN_F4R1_FB9_Pos (9U)#define CAN_F4R1_FB8 CAN_F4R1_FB8_Msk#define CAN_F4R1_FB8_Msk (0x1UL << CAN_F4R1_FB8_Pos)#define CAN_F4R1_FB8_Pos (8U)#define CAN_F4R1_FB7 CAN_F4R1_FB7_Msk#define CAN_F4R1_FB7_Msk (0x1UL << CAN_F4R1_FB7_Pos)#define CAN_F4R1_FB7_Pos (7U)#define CAN_F4R1_FB6 CAN_F4R1_FB6_Msk#define CAN_F4R1_FB6_Msk (0x1UL << CAN_F4R1_FB6_Pos)#define CAN_F4R1_FB6_Pos (6U)#define CAN_F4R1_FB5 CAN_F4R1_FB5_Msk#define CAN_F4R1_FB5_Msk (0x1UL << CAN_F4R1_FB5_Pos)#define CAN_F4R1_FB5_Pos (5U)#define CAN_F4R1_FB4 CAN_F4R1_FB4_Msk#define CAN_F4R1_FB4_Msk (0x1UL << CAN_F4R1_FB4_Pos)#define CAN_F4R1_FB4_Pos (4U)#define CAN_F4R1_FB3 CAN_F4R1_FB3_Msk#define CAN_F4R1_FB3_Msk (0x1UL << CAN_F4R1_FB3_Pos)#define CAN_F4R1_FB3_Pos (3U)#define CAN_F4R1_FB2 CAN_F4R1_FB2_Msk#define CAN_F4R1_FB2_Msk (0x1UL << CAN_F4R1_FB2_Pos)#define CAN_F4R1_FB2_Pos (2U)#define CAN_F4R1_FB1 CAN_F4R1_FB1_Msk#define CAN_F4R1_FB1_Msk (0x1UL << CAN_F4R1_FB1_Pos)#define CAN_F4R1_FB1_Pos (1U)#define CAN_F4R1_FB0 CAN_F4R1_FB0_Msk#define CAN_F4R1_FB0_Msk (0x1UL << CAN_F4R1_FB0_Pos)#define CAN_F4R1_FB0_Pos (0U)#define CAN_F3R1_FB31 CAN_F3R1_FB31_Msk#define CAN_F3R1_FB31_Msk (0x1UL << CAN_F3R1_FB31_Pos)#define CAN_F3R1_FB31_Pos (31U)#define CAN_F3R1_FB30 CAN_F3R1_FB30_Msk#define CAN_F3R1_FB30_Msk (0x1UL << CAN_F3R1_FB30_Pos)#define CAN_F3R1_FB30_Pos (30U)#define CAN_F3R1_FB29 CAN_F3R1_FB29_Msk#define CAN_F3R1_FB29_Msk (0x1UL << CAN_F3R1_FB29_Pos)#define CAN_F3R1_FB29_Pos (29U)#define CAN_F3R1_FB28 CAN_F3R1_FB28_Msk#define CAN_F3R1_FB28_Msk (0x1UL << CAN_F3R1_FB28_Pos)#define CAN_F3R1_FB28_Pos (28U)#define CAN_F3R1_FB27 CAN_F3R1_FB27_Msk#define CAN_F3R1_FB27_Msk (0x1UL << CAN_F3R1_FB27_Pos)#define CAN_F3R1_FB27_Pos (27U)#define CAN_F3R1_FB26 CAN_F3R1_FB26_Msk#define CAN_F3R1_FB26_Msk (0x1UL << CAN_F3R1_FB26_Pos)#define CAN_F3R1_FB26_Pos (26U)#define CAN_F3R1_FB25 CAN_F3R1_FB25_Msk#define CAN_F3R1_FB25_Msk (0x1UL << CAN_F3R1_FB25_Pos)#define CAN_F3R1_FB25_Pos (25U)#define CAN_F3R1_FB24 CAN_F3R1_FB24_Msk#define CAN_F3R1_FB24_Msk (0x1UL << CAN_F3R1_FB24_Pos)#define CAN_F3R1_FB24_Pos (24U)#define CAN_F3R1_FB23 CAN_F3R1_FB23_Msk#define CAN_F3R1_FB23_Msk (0x1UL << CAN_F3R1_FB23_Pos)#define CAN_F3R1_FB23_Pos (23U)#define CAN_F3R1_FB22 CAN_F3R1_FB22_Msk#define CAN_F3R1_FB22_Msk (0x1UL << CAN_F3R1_FB22_Pos)#define CAN_F3R1_FB22_Pos (22U)#define CAN_F3R1_FB21 CAN_F3R1_FB21_Msk#define CAN_F3R1_FB21_Msk (0x1UL << CAN_F3R1_FB21_Pos)#define CAN_F3R1_FB21_Pos (21U)#define CAN_F3R1_FB20 CAN_F3R1_FB20_Msk#define CAN_F3R1_FB20_Msk (0x1UL << CAN_F3R1_FB20_Pos)#define CAN_F3R1_FB20_Pos (20U)#define CAN_F3R1_FB19 CAN_F3R1_FB19_Msk#define CAN_F3R1_FB19_Msk (0x1UL << CAN_F3R1_FB19_Pos)#define CAN_F3R1_FB19_Pos (19U)#define CAN_F3R1_FB18 CAN_F3R1_FB18_Msk#define CAN_F3R1_FB18_Msk (0x1UL << CAN_F3R1_FB18_Pos)#define CAN_F3R1_FB18_Pos (18U)#define CAN_F3R1_FB17 CAN_F3R1_FB17_Msk#define CAN_F3R1_FB17_Msk (0x1UL << CAN_F3R1_FB17_Pos)#define CAN_F3R1_FB17_Pos (17U)#define CAN_F3R1_FB16 CAN_F3R1_FB16_Msk#define CAN_F3R1_FB16_Msk (0x1UL << CAN_F3R1_FB16_Pos)#define CAN_F3R1_FB16_Pos (16U)#define CAN_F3R1_FB15 CAN_F3R1_FB15_Msk#define CAN_F3R1_FB15_Msk (0x1UL << CAN_F3R1_FB15_Pos)#define CAN_F3R1_FB15_Pos (15U)#define CAN_F3R1_FB14 CAN_F3R1_FB14_Msk#define CAN_F3R1_FB14_Msk (0x1UL << CAN_F3R1_FB14_Pos)#define CAN_F3R1_FB14_Pos (14U)#define CAN_F3R1_FB13 CAN_F3R1_FB13_Msk#define CAN_F3R1_FB13_Msk (0x1UL << CAN_F3R1_FB13_Pos)#define CAN_F3R1_FB13_Pos (13U)#define CAN_F3R1_FB12 CAN_F3R1_FB12_Msk#define CAN_F3R1_FB12_Msk (0x1UL << CAN_F3R1_FB12_Pos)#define CAN_F3R1_FB12_Pos (12U)#define CAN_F3R1_FB11 CAN_F3R1_FB11_Msk#define CAN_F3R1_FB11_Msk (0x1UL << CAN_F3R1_FB11_Pos)#define CAN_F3R1_FB11_Pos (11U)#define CAN_F3R1_FB10 CAN_F3R1_FB10_Msk#define CAN_F3R1_FB10_Msk (0x1UL << CAN_F3R1_FB10_Pos)#define CAN_F3R1_FB10_Pos (10U)#define CAN_F3R1_FB9 CAN_F3R1_FB9_Msk#define CAN_F3R1_FB9_Msk (0x1UL << CAN_F3R1_FB9_Pos)#define CAN_F3R1_FB9_Pos (9U)#define CAN_F3R1_FB8 CAN_F3R1_FB8_Msk#define CAN_F3R1_FB8_Msk (0x1UL << CAN_F3R1_FB8_Pos)#define CAN_F3R1_FB8_Pos (8U)#define CAN_F3R1_FB7 CAN_F3R1_FB7_Msk#define CAN_F3R1_FB7_Msk (0x1UL << CAN_F3R1_FB7_Pos)#define CAN_F3R1_FB7_Pos (7U)#define CAN_F3R1_FB6 CAN_F3R1_FB6_Msk#define CAN_F3R1_FB6_Msk (0x1UL << CAN_F3R1_FB6_Pos)#define CAN_F3R1_FB6_Pos (6U)#define CAN_F3R1_FB5 CAN_F3R1_FB5_Msk#define CAN_F3R1_FB5_Msk (0x1UL << CAN_F3R1_FB5_Pos)#define CAN_F3R1_FB5_Pos (5U)#define CAN_F3R1_FB4 CAN_F3R1_FB4_Msk#define CAN_F3R1_FB4_Msk (0x1UL << CAN_F3R1_FB4_Pos)#define CAN_F3R1_FB4_Pos (4U)#define CAN_F3R1_FB3 CAN_F3R1_FB3_Msk#define CAN_F3R1_FB3_Msk (0x1UL << CAN_F3R1_FB3_Pos)#define CAN_F3R1_FB3_Pos (3U)#define CAN_F3R1_FB2 CAN_F3R1_FB2_Msk#define CAN_F3R1_FB2_Msk (0x1UL << CAN_F3R1_FB2_Pos)#define CAN_F3R1_FB2_Pos (2U)#define CAN_F3R1_FB1 CAN_F3R1_FB1_Msk#define CAN_F3R1_FB1_Msk (0x1UL << CAN_F3R1_FB1_Pos)#define CAN_F3R1_FB1_Pos (1U)#define CAN_F3R1_FB0 CAN_F3R1_FB0_Msk#define CAN_F3R1_FB0_Msk (0x1UL << CAN_F3R1_FB0_Pos)#define CAN_F3R1_FB0_Pos (0U)#define CAN_F2R1_FB31 CAN_F2R1_FB31_Msk#define CAN_F2R1_FB31_Msk (0x1UL << CAN_F2R1_FB31_Pos)#define CAN_F2R1_FB31_Pos (31U)#define CAN_F2R1_FB30 CAN_F2R1_FB30_Msk#define CAN_F2R1_FB30_Msk (0x1UL << CAN_F2R1_FB30_Pos)#define CAN_F2R1_FB30_Pos (30U)#define CAN_F2R1_FB29 CAN_F2R1_FB29_Msk#define CAN_F2R1_FB29_Msk (0x1UL << CAN_F2R1_FB29_Pos)#define CAN_F2R1_FB29_Pos (29U)#define CAN_F2R1_FB28 CAN_F2R1_FB28_Msk#define CAN_F2R1_FB28_Msk (0x1UL << CAN_F2R1_FB28_Pos)#define CAN_F2R1_FB28_Pos (28U)#define CAN_F2R1_FB27 CAN_F2R1_FB27_Msk#define CAN_F2R1_FB27_Msk (0x1UL << CAN_F2R1_FB27_Pos)#define CAN_F2R1_FB27_Pos (27U)#define CAN_F2R1_FB26 CAN_F2R1_FB26_Msk#define CAN_F2R1_FB26_Msk (0x1UL << CAN_F2R1_FB26_Pos)#define CAN_F2R1_FB26_Pos (26U)#define CAN_F2R1_FB25 CAN_F2R1_FB25_Msk#define CAN_F2R1_FB25_Msk (0x1UL << CAN_F2R1_FB25_Pos)#define CAN_F2R1_FB25_Pos (25U)#define CAN_F2R1_FB24 CAN_F2R1_FB24_Msk#define CAN_F2R1_FB24_Msk (0x1UL << CAN_F2R1_FB24_Pos)#define CAN_F2R1_FB24_Pos (24U)#define CAN_F2R1_FB23 CAN_F2R1_FB23_Msk#define CAN_F2R1_FB23_Msk (0x1UL << CAN_F2R1_FB23_Pos)#define CAN_F2R1_FB23_Pos (23U)#define CAN_F2R1_FB22 CAN_F2R1_FB22_Msk#define CAN_F2R1_FB22_Msk (0x1UL << CAN_F2R1_FB22_Pos)#define CAN_F2R1_FB22_Pos (22U)#define CAN_F2R1_FB21 CAN_F2R1_FB21_Msk#define CAN_F2R1_FB21_Msk (0x1UL << CAN_F2R1_FB21_Pos)#define CAN_F2R1_FB21_Pos (21U)#define CAN_F2R1_FB20 CAN_F2R1_FB20_Msk#define CAN_F2R1_FB20_Msk (0x1UL << CAN_F2R1_FB20_Pos)#define CAN_F2R1_FB20_Pos (20U)#define CAN_F2R1_FB19 CAN_F2R1_FB19_Msk#define CAN_F2R1_FB19_Msk (0x1UL << CAN_F2R1_FB19_Pos)#define CAN_F2R1_FB19_Pos (19U)#define CAN_F2R1_FB18 CAN_F2R1_FB18_Msk#define CAN_F2R1_FB18_Msk (0x1UL << CAN_F2R1_FB18_Pos)#define CAN_F2R1_FB18_Pos (18U)#define CAN_F2R1_FB17 CAN_F2R1_FB17_Msk#define CAN_F2R1_FB17_Msk (0x1UL << CAN_F2R1_FB17_Pos)#define CAN_F2R1_FB17_Pos (17U)#define CAN_F2R1_FB16 CAN_F2R1_FB16_Msk#define CAN_F2R1_FB16_Msk (0x1UL << CAN_F2R1_FB16_Pos)#define CAN_F2R1_FB16_Pos (16U)#define CAN_F2R1_FB15 CAN_F2R1_FB15_Msk#define CAN_F2R1_FB15_Msk (0x1UL << CAN_F2R1_FB15_Pos)#define CAN_F2R1_FB15_Pos (15U)#define CAN_F2R1_FB14 CAN_F2R1_FB14_Msk#define CAN_F2R1_FB14_Msk (0x1UL << CAN_F2R1_FB14_Pos)#define CAN_F2R1_FB14_Pos (14U)#define CAN_F2R1_FB13 CAN_F2R1_FB13_Msk#define CAN_F2R1_FB13_Msk (0x1UL << CAN_F2R1_FB13_Pos)#define CAN_F2R1_FB13_Pos (13U)#define CAN_F2R1_FB12 CAN_F2R1_FB12_Msk#define CAN_F2R1_FB12_Msk (0x1UL << CAN_F2R1_FB12_Pos)#define CAN_F2R1_FB12_Pos (12U)#define CAN_F2R1_FB11 CAN_F2R1_FB11_Msk#define CAN_F2R1_FB11_Msk (0x1UL << CAN_F2R1_FB11_Pos)#define CAN_F2R1_FB11_Pos (11U)#define CAN_F2R1_FB10 CAN_F2R1_FB10_Msk#define CAN_F2R1_FB10_Msk (0x1UL << CAN_F2R1_FB10_Pos)#define CAN_F2R1_FB10_Pos (10U)#define CAN_F2R1_FB9 CAN_F2R1_FB9_Msk#define CAN_F2R1_FB9_Msk (0x1UL << CAN_F2R1_FB9_Pos)#define CAN_F2R1_FB9_Pos (9U)#define CAN_F2R1_FB8 CAN_F2R1_FB8_Msk#define CAN_F2R1_FB8_Msk (0x1UL << CAN_F2R1_FB8_Pos)#define CAN_F2R1_FB8_Pos (8U)#define CAN_F2R1_FB7 CAN_F2R1_FB7_Msk#define CAN_F2R1_FB7_Msk (0x1UL << CAN_F2R1_FB7_Pos)#define CAN_F2R1_FB7_Pos (7U)#define CAN_F2R1_FB6 CAN_F2R1_FB6_Msk#define CAN_F2R1_FB6_Msk (0x1UL << CAN_F2R1_FB6_Pos)#define CAN_F2R1_FB6_Pos (6U)#define CAN_F2R1_FB5 CAN_F2R1_FB5_Msk#define CAN_F2R1_FB5_Msk (0x1UL << CAN_F2R1_FB5_Pos)#define CAN_F2R1_FB5_Pos (5U)#define CAN_F2R1_FB4 CAN_F2R1_FB4_Msk#define CAN_F2R1_FB4_Msk (0x1UL << CAN_F2R1_FB4_Pos)#define CAN_F2R1_FB4_Pos (4U)#define CAN_F2R1_FB3 CAN_F2R1_FB3_Msk#define CAN_F2R1_FB3_Msk (0x1UL << CAN_F2R1_FB3_Pos)#define CAN_F2R1_FB3_Pos (3U)#define CAN_F2R1_FB2 CAN_F2R1_FB2_Msk#define CAN_F2R1_FB2_Msk (0x1UL << CAN_F2R1_FB2_Pos)#define CAN_F2R1_FB2_Pos (2U)#define CAN_F2R1_FB1 CAN_F2R1_FB1_Msk#define CAN_F2R1_FB1_Msk (0x1UL << CAN_F2R1_FB1_Pos)#define CAN_F2R1_FB1_Pos (1U)#define CAN_F2R1_FB0 CAN_F2R1_FB0_Msk#define CAN_F2R1_FB0_Msk (0x1UL << CAN_F2R1_FB0_Pos)#define CAN_F2R1_FB0_Pos (0U)#define CAN_F1R1_FB31 CAN_F1R1_FB31_Msk#define CAN_F1R1_FB31_Msk (0x1UL << CAN_F1R1_FB31_Pos)#define CAN_F1R1_FB31_Pos (31U)#define CAN_F1R1_FB30 CAN_F1R1_FB30_Msk#define CAN_F1R1_FB30_Msk (0x1UL << CAN_F1R1_FB30_Pos)#define CAN_F1R1_FB30_Pos (30U)#define CAN_F1R1_FB29 CAN_F1R1_FB29_Msk#define CAN_F1R1_FB29_Msk (0x1UL << CAN_F1R1_FB29_Pos)#define CAN_F1R1_FB29_Pos (29U)#define CAN_F1R1_FB28 CAN_F1R1_FB28_Msk#define CAN_F1R1_FB28_Msk (0x1UL << CAN_F1R1_FB28_Pos)#define CAN_F1R1_FB28_Pos (28U)#define CAN_F1R1_FB27 CAN_F1R1_FB27_Msk#define CAN_F1R1_FB27_Msk (0x1UL << CAN_F1R1_FB27_Pos)#define CAN_F1R1_FB27_Pos (27U)#define CAN_F1R1_FB26 CAN_F1R1_FB26_Msk#define CAN_F1R1_FB26_Msk (0x1UL << CAN_F1R1_FB26_Pos)#define CAN_F1R1_FB26_Pos (26U)#define CAN_F1R1_FB25 CAN_F1R1_FB25_Msk#define CAN_F1R1_FB25_Msk (0x1UL << CAN_F1R1_FB25_Pos)#define CAN_F1R1_FB25_Pos (25U)#define CAN_F1R1_FB24 CAN_F1R1_FB24_Msk#define CAN_F1R1_FB24_Msk (0x1UL << CAN_F1R1_FB24_Pos)#define CAN_F1R1_FB24_Pos (24U)#define CAN_F1R1_FB23 CAN_F1R1_FB23_Msk#define CAN_F1R1_FB23_Msk (0x1UL << CAN_F1R1_FB23_Pos)#define CAN_F1R1_FB23_Pos (23U)#define CAN_F1R1_FB22 CAN_F1R1_FB22_Msk#define CAN_F1R1_FB22_Msk (0x1UL << CAN_F1R1_FB22_Pos)#define CAN_F1R1_FB22_Pos (22U)#define CAN_F1R1_FB21 CAN_F1R1_FB21_Msk#define CAN_F1R1_FB21_Msk (0x1UL << CAN_F1R1_FB21_Pos)#define CAN_F1R1_FB21_Pos (21U)#define CAN_F1R1_FB20 CAN_F1R1_FB20_Msk#define CAN_F1R1_FB20_Msk (0x1UL << CAN_F1R1_FB20_Pos)#define CAN_F1R1_FB20_Pos (20U)#define CAN_F1R1_FB19 CAN_F1R1_FB19_Msk#define CAN_F1R1_FB19_Msk (0x1UL << CAN_F1R1_FB19_Pos)#define CAN_F1R1_FB19_Pos (19U)#define CAN_F1R1_FB18 CAN_F1R1_FB18_Msk#define CAN_F1R1_FB18_Msk (0x1UL << CAN_F1R1_FB18_Pos)#define CAN_F1R1_FB18_Pos (18U)#define CAN_F1R1_FB17 CAN_F1R1_FB17_Msk#define CAN_F1R1_FB17_Msk (0x1UL << CAN_F1R1_FB17_Pos)#define CAN_F1R1_FB17_Pos (17U)#define CAN_F1R1_FB16 CAN_F1R1_FB16_Msk#define CAN_F1R1_FB16_Msk (0x1UL << CAN_F1R1_FB16_Pos)#define CAN_F1R1_FB16_Pos (16U)#define CAN_F1R1_FB15 CAN_F1R1_FB15_Msk#define CAN_F1R1_FB15_Msk (0x1UL << CAN_F1R1_FB15_Pos)#define CAN_F1R1_FB15_Pos (15U)#define CAN_F1R1_FB14 CAN_F1R1_FB14_Msk#define CAN_F1R1_FB14_Msk (0x1UL << CAN_F1R1_FB14_Pos)#define CAN_F1R1_FB14_Pos (14U)#define CAN_F1R1_FB13 CAN_F1R1_FB13_Msk#define CAN_F1R1_FB13_Msk (0x1UL << CAN_F1R1_FB13_Pos)#define CAN_F1R1_FB13_Pos (13U)#define CAN_F1R1_FB12 CAN_F1R1_FB12_Msk#define CAN_F1R1_FB12_Msk (0x1UL << CAN_F1R1_FB12_Pos)#define CAN_F1R1_FB12_Pos (12U)#define CAN_F1R1_FB11 CAN_F1R1_FB11_Msk#define CAN_F1R1_FB11_Msk (0x1UL << CAN_F1R1_FB11_Pos)#define CAN_F1R1_FB11_Pos (11U)#define CAN_F1R1_FB10 CAN_F1R1_FB10_Msk#define CAN_F1R1_FB10_Msk (0x1UL << CAN_F1R1_FB10_Pos)#define CAN_F1R1_FB10_Pos (10U)#define CAN_F1R1_FB9 CAN_F1R1_FB9_Msk#define CAN_F1R1_FB9_Msk (0x1UL << CAN_F1R1_FB9_Pos)#define CAN_F1R1_FB9_Pos (9U)#define CAN_F1R1_FB8 CAN_F1R1_FB8_Msk#define CAN_F1R1_FB8_Msk (0x1UL << CAN_F1R1_FB8_Pos)#define CAN_F1R1_FB8_Pos (8U)#define CAN_F1R1_FB7 CAN_F1R1_FB7_Msk#define CAN_F1R1_FB7_Msk (0x1UL << CAN_F1R1_FB7_Pos)#define CAN_F1R1_FB7_Pos (7U)#define CAN_F1R1_FB6 CAN_F1R1_FB6_Msk#define CAN_F1R1_FB6_Msk (0x1UL << CAN_F1R1_FB6_Pos)#define CAN_F1R1_FB6_Pos (6U)#define CAN_F1R1_FB5 CAN_F1R1_FB5_Msk#define CAN_F1R1_FB5_Msk (0x1UL << CAN_F1R1_FB5_Pos)#define CAN_F1R1_FB5_Pos (5U)#define CAN_F1R1_FB4 CAN_F1R1_FB4_Msk#define CAN_F1R1_FB4_Msk (0x1UL << CAN_F1R1_FB4_Pos)#define CAN_F1R1_FB4_Pos (4U)#define CAN_F1R1_FB3 CAN_F1R1_FB3_Msk#define CAN_F1R1_FB3_Msk (0x1UL << CAN_F1R1_FB3_Pos)#define CAN_F1R1_FB3_Pos (3U)#define __TIM18_RELEASE_RESET __HAL_RCC_TIM18_RELEASE_RESET#define __TIM18_FORCE_RESET __HAL_RCC_TIM18_FORCE_RESET#define __DAC2_RELEASE_RESET __HAL_RCC_DAC2_RELEASE_RESET#define __DAC2_FORCE_RESET __HAL_RCC_DAC2_FORCE_RESET#define __ADC34_RELEASE_RESET __HAL_RCC_ADC34_RELEASE_RESET#define __ADC34_FORCE_RESET __HAL_RCC_ADC34_FORCE_RESET#define __ADC12_RELEASE_RESET __HAL_RCC_ADC12_RELEASE_RESET#define __ADC12_FORCE_RESET __HAL_RCC_ADC12_FORCE_RESET#define __SDADC3_CLK_DISABLE __HAL_RCC_SDADC3_CLK_DISABLE#define __SDADC2_CLK_DISABLE __HAL_RCC_SDADC2_CLK_DISABLE#define __SDADC1_CLK_DISABLE __HAL_RCC_SDADC1_CLK_DISABLE#define __SDADC3_CLK_ENABLE __HAL_RCC_SDADC3_CLK_ENABLE#define __SDADC2_CLK_ENABLE __HAL_RCC_SDADC2_CLK_ENABLE#define __SDADC1_CLK_ENABLE __HAL_RCC_SDADC1_CLK_ENABLE#define __HRTIM1_CLK_DISABLE __HAL_RCC_HRTIM1_CLK_DISABLE#define __HRTIM1_CLK_ENABLE __HAL_RCC_HRTIM1_CLK_ENABLE#define __TIM20_CLK_DISABLE __HAL_RCC_TIM20_CLK_DISABLE#define __TIM20_CLK_ENABLE __HAL_RCC_TIM20_CLK_ENABLE#define __TIM19_CLK_DISABLE __HAL_RCC_TIM19_CLK_DISABLE#define __TIM19_CLK_ENABLE __HAL_RCC_TIM19_CLK_ENABLE#define __TIM18_CLK_DISABLE __HAL_RCC_TIM18_CLK_DISABLE#define __TIM18_CLK_ENABLE __HAL_RCC_TIM18_CLK_ENABLE#define __DAC2_CLK_DISABLE __HAL_RCC_DAC2_CLK_DISABLE#define __DAC2_CLK_ENABLE __HAL_RCC_DAC2_CLK_ENABLE#define __ADC34_CLK_DISABLE __HAL_RCC_ADC34_CLK_DISABLE#define __ADC34_CLK_ENABLE __HAL_RCC_ADC34_CLK_ENABLE#define __ADC12_CLK_DISABLE __HAL_RCC_ADC12_CLK_DISABLE#define __ADC12_CLK_ENABLE __HAL_RCC_ADC12_CLK_ENABLE#define __HAL_RCC_OTGFS_RELEASE_RESET __HAL_RCC_USB_OTG_FS_RELEASE_RESET#define __HAL_RCC_OTGFS_FORCE_RESET __HAL_RCC_USB_OTG_FS_FORCE_RESET#define ADC_SQR2_SQ7_Pos (0U)#define ADC_SQR1_L_3 (0x8UL << ADC_SQR1_L_Pos)#define ADC_SQR1_L_2 (0x4UL << ADC_SQR1_L_Pos)#define ADC_SQR1_L_1 (0x2UL << ADC_SQR1_L_Pos)#define ADC_SQR1_L_0 (0x1UL << ADC_SQR1_L_Pos)#define ADC_SQR1_L ADC_SQR1_L_Msk#define ADC_SQR1_L_Msk (0xFUL << ADC_SQR1_L_Pos)#define ADC_SQR1_L_Pos (20U)#define ADC_SQR1_SQ16_4 (0x10UL << ADC_SQR1_SQ16_Pos)#define ADC_SQR1_SQ16_3 (0x08UL << ADC_SQR1_SQ16_Pos)#define ADC_SQR1_SQ16_2 (0x04UL << ADC_SQR1_SQ16_Pos)#define ADC_SQR1_SQ16_1 (0x02UL << ADC_SQR1_SQ16_Pos)#define ADC_SQR1_SQ16_0 (0x01UL << ADC_SQR1_SQ16_Pos)#define ADC_SQR1_SQ16 ADC_SQR1_SQ16_Msk#define ADC_SQR1_SQ16_Msk (0x1FUL << ADC_SQR1_SQ16_Pos)#define ADC_SQR1_SQ16_Pos (15U)#define ADC_SQR1_SQ15_4 (0x10UL << ADC_SQR1_SQ15_Pos)#define ADC_SQR1_SQ15_3 (0x08UL << ADC_SQR1_SQ15_Pos)#define ADC_SQR1_SQ15_2 (0x04UL << ADC_SQR1_SQ15_Pos)#define ADC_SQR1_SQ15_1 (0x02UL << ADC_SQR1_SQ15_Pos)#define ADC_SQR1_SQ15_0 (0x01UL << ADC_SQR1_SQ15_Pos)#define ADC_SQR1_SQ15 ADC_SQR1_SQ15_Msk#define ADC_SQR1_SQ15_Msk (0x1FUL << ADC_SQR1_SQ15_Pos)#define ADC_SQR1_SQ15_Pos (10U)#define ADC_SQR1_SQ14_4 (0x10UL << ADC_SQR1_SQ14_Pos)#define ADC_SQR1_SQ14_3 (0x08UL << ADC_SQR1_SQ14_Pos)#define ADC_SQR1_SQ14_2 (0x04UL << ADC_SQR1_SQ14_Pos)#define ADC_SQR1_SQ14_1 (0x02UL << ADC_SQR1_SQ14_Pos)#define ADC_SQR1_SQ14_0 (0x01UL << ADC_SQR1_SQ14_Pos)#define ADC_SQR1_SQ14 ADC_SQR1_SQ14_Msk#define ADC_SQR1_SQ14_Msk (0x1FUL << ADC_SQR1_SQ14_Pos)#define ADC_SQR1_SQ14_Pos (5U)#define ADC_SQR1_SQ13_4 (0x10UL << ADC_SQR1_SQ13_Pos)#define ADC_SQR1_SQ13_3 (0x08UL << ADC_SQR1_SQ13_Pos)#define ADC_SQR1_SQ13_2 (0x04UL << ADC_SQR1_SQ13_Pos)#define ADC_SQR1_SQ13_1 (0x02UL << ADC_SQR1_SQ13_Pos)#define ADC_SQR1_SQ13_0 (0x01UL << ADC_SQR1_SQ13_Pos)#define ADC_SQR1_SQ13 ADC_SQR1_SQ13_Msk#define ADC_SQR1_SQ13_Msk (0x1FUL << ADC_SQR1_SQ13_Pos)#define ADC_SQR1_SQ13_Pos (0U)#define ADC_LTR_LT ADC_LTR_LT_Msk#define ADC_LTR_LT_Msk (0xFFFUL << ADC_LTR_LT_Pos)#define ADC_LTR_LT_Pos (0U)#define ADC_HTR_HT ADC_HTR_HT_Msk#define ADC_HTR_HT_Msk (0xFFFUL << ADC_HTR_HT_Pos)#define ADC_HTR_HT_Pos (0U)#define ADC_JOFR4_JOFFSET4 ADC_JOFR4_JOFFSET4_Msk#define ADC_JOFR4_JOFFSET4_Msk (0xFFFUL << ADC_JOFR4_JOFFSET4_Pos)#define ADC_JOFR4_JOFFSET4_Pos (0U)#define ADC_JOFR3_JOFFSET3 ADC_JOFR3_JOFFSET3_Msk#define ADC_JOFR3_JOFFSET3_Msk (0xFFFUL << ADC_JOFR3_JOFFSET3_Pos)#define ADC_JOFR3_JOFFSET3_Pos (0U)#define ADC_JOFR2_JOFFSET2 ADC_JOFR2_JOFFSET2_Msk#define ADC_JOFR2_JOFFSET2_Msk (0xFFFUL << ADC_JOFR2_JOFFSET2_Pos)#define ADC_JOFR2_JOFFSET2_Pos (0U)#define ADC_JOFR1_JOFFSET1 ADC_JOFR1_JOFFSET1_Msk#define ADC_JOFR1_JOFFSET1_Msk (0xFFFUL << ADC_JOFR1_JOFFSET1_Pos)#define ADC_JOFR1_JOFFSET1_Pos (0U)#define ADC_SMPR2_SMP9_2 (0x4UL << ADC_SMPR2_SMP9_Pos)#define ADC_SMPR2_SMP9_1 (0x2UL << ADC_SMPR2_SMP9_Pos)#define ADC_SMPR2_SMP9_0 (0x1UL << ADC_SMPR2_SMP9_Pos)#define ADC_SMPR2_SMP9 ADC_SMPR2_SMP9_Msk#define ADC_SMPR2_SMP9_Msk (0x7UL << ADC_SMPR2_SMP9_Pos)#define ADC_SMPR2_SMP9_Pos (27U)#define ADC_SMPR2_SMP8_2 (0x4UL << ADC_SMPR2_SMP8_Pos)#define ADC_SMPR2_SMP8_1 (0x2UL << ADC_SMPR2_SMP8_Pos)#define ADC_SMPR2_SMP8_0 (0x1UL << ADC_SMPR2_SMP8_Pos)#define ADC_SMPR2_SMP8 ADC_SMPR2_SMP8_Msk#define ADC_SMPR2_SMP8_Msk (0x7UL << ADC_SMPR2_SMP8_Pos)#define ADC_SMPR2_SMP8_Pos (24U)#define ADC_SMPR2_SMP7_2 (0x4UL << ADC_SMPR2_SMP7_Pos)#define ADC_SMPR2_SMP7_1 (0x2UL << ADC_SMPR2_SMP7_Pos)#define ADC_SMPR2_SMP7_0 (0x1UL << ADC_SMPR2_SMP7_Pos)#define ADC_SMPR2_SMP7 ADC_SMPR2_SMP7_Msk#define ADC_SMPR2_SMP7_Msk (0x7UL << ADC_SMPR2_SMP7_Pos)#define ADC_SMPR2_SMP7_Pos (21U)#define ADC_SMPR2_SMP6_2 (0x4UL << ADC_SMPR2_SMP6_Pos)#define ADC_SMPR2_SMP6_1 (0x2UL << ADC_SMPR2_SMP6_Pos)#define ADC_SMPR2_SMP6_0 (0x1UL << ADC_SMPR2_SMP6_Pos)#define ADC_SMPR2_SMP6 ADC_SMPR2_SMP6_Msk#define ADC_SMPR2_SMP6_Msk (0x7UL << ADC_SMPR2_SMP6_Pos)#define ADC_SMPR2_SMP6_Pos (18U)#define ADC_SMPR2_SMP5_2 (0x4UL << ADC_SMPR2_SMP5_Pos)#define ADC_SMPR2_SMP5_1 (0x2UL << ADC_SMPR2_SMP5_Pos)#define ADC_SMPR2_SMP5_0 (0x1UL << ADC_SMPR2_SMP5_Pos)#define ADC_SMPR2_SMP5 ADC_SMPR2_SMP5_Msk#define ADC_SMPR2_SMP5_Msk (0x7UL << ADC_SMPR2_SMP5_Pos)#define ADC_SMPR2_SMP5_Pos (15U)#define ADC_SMPR2_SMP4_2 (0x4UL << ADC_SMPR2_SMP4_Pos)#define ADC_SMPR2_SMP4_1 (0x2UL << ADC_SMPR2_SMP4_Pos)#define ADC_SMPR2_SMP4_0 (0x1UL << ADC_SMPR2_SMP4_Pos)#define ADC_SMPR2_SMP4 ADC_SMPR2_SMP4_Msk#define ADC_SMPR2_SMP4_Msk (0x7UL << ADC_SMPR2_SMP4_Pos)#define ADC_SMPR2_SMP4_Pos (12U)#define ADC_SMPR2_SMP3_2 (0x4UL << ADC_SMPR2_SMP3_Pos)#define ADC_SMPR2_SMP3_1 (0x2UL << ADC_SMPR2_SMP3_Pos)#define ADC_SMPR2_SMP3_0 (0x1UL << ADC_SMPR2_SMP3_Pos)#define ADC_SMPR2_SMP3 ADC_SMPR2_SMP3_Msk#define ADC_SMPR2_SMP3_Msk (0x7UL << ADC_SMPR2_SMP3_Pos)#define ADC_SMPR2_SMP3_Pos (9U)#define ADC_SMPR2_SMP2_2 (0x4UL << ADC_SMPR2_SMP2_Pos)#define ADC_SMPR2_SMP2_1 (0x2UL << ADC_SMPR2_SMP2_Pos)#define ADC_SMPR2_SMP2_0 (0x1UL << ADC_SMPR2_SMP2_Pos)#define ADC_SMPR2_SMP2 ADC_SMPR2_SMP2_Msk#define ADC_SMPR2_SMP2_Msk (0x7UL << ADC_SMPR2_SMP2_Pos)#define ADC_SMPR2_SMP2_Pos (6U)#define ADC_SMPR2_SMP1_2 (0x4UL << ADC_SMPR2_SMP1_Pos)#define ADC_SMPR2_SMP1_1 (0x2UL << ADC_SMPR2_SMP1_Pos)#define ADC_SMPR2_SMP1_0 (0x1UL << ADC_SMPR2_SMP1_Pos)#define ADC_SMPR2_SMP1 ADC_SMPR2_SMP1_Msk#define ADC_SMPR2_SMP1_Msk (0x7UL << ADC_SMPR2_SMP1_Pos)#define ADC_SMPR2_SMP1_Pos (3U)#define ADC_SMPR2_SMP0_2 (0x4UL << ADC_SMPR2_SMP0_Pos)#define ADC_SMPR2_SMP0_1 (0x2UL << ADC_SMPR2_SMP0_Pos)#define ADC_SMPR2_SMP0_0 (0x1UL << ADC_SMPR2_SMP0_Pos)#define ADC_SMPR2_SMP0 ADC_SMPR2_SMP0_Msk#define ADC_SMPR2_SMP0_Msk (0x7UL << ADC_SMPR2_SMP0_Pos)#define ADC_SMPR2_SMP0_Pos (0U)#define ADC_SMPR1_SMP18_2 (0x4UL << ADC_SMPR1_SMP18_Pos)#define ADC_SMPR1_SMP18_1 (0x2UL << ADC_SMPR1_SMP18_Pos)#define ADC_SMPR1_SMP18_0 (0x1UL << ADC_SMPR1_SMP18_Pos)#define ADC_SMPR1_SMP18 ADC_SMPR1_SMP18_Msk#define ADC_SMPR1_SMP18_Msk (0x7UL << ADC_SMPR1_SMP18_Pos)#define ADC_SMPR1_SMP18_Pos (24U)#define ADC_SMPR1_SMP17_2 (0x4UL << ADC_SMPR1_SMP17_Pos)#define ADC_SMPR1_SMP17_1 (0x2UL << ADC_SMPR1_SMP17_Pos)#define ADC_SMPR1_SMP17_0 (0x1UL << ADC_SMPR1_SMP17_Pos)#define ADC_SMPR1_SMP17 ADC_SMPR1_SMP17_Msk#define ADC_SMPR1_SMP17_Msk (0x7UL << ADC_SMPR1_SMP17_Pos)#define ADC_SMPR1_SMP17_Pos (21U)#define ADC_SMPR1_SMP16_2 (0x4UL << ADC_SMPR1_SMP16_Pos)#define ADC_SMPR1_SMP16_1 (0x2UL << ADC_SMPR1_SMP16_Pos)#define ADC_SMPR1_SMP16_0 (0x1UL << ADC_SMPR1_SMP16_Pos)#define ADC_SMPR1_SMP16 ADC_SMPR1_SMP16_Msk#define ADC_SMPR1_SMP16_Msk (0x7UL << ADC_SMPR1_SMP16_Pos)#define ADC_SMPR1_SMP16_Pos (18U)#define ADC_SMPR1_SMP15_2 (0x4UL << ADC_SMPR1_SMP15_Pos)#define ADC_SMPR1_SMP15_1 (0x2UL << ADC_SMPR1_SMP15_Pos)#define ADC_SMPR1_SMP15_0 (0x1UL << ADC_SMPR1_SMP15_Pos)#define ADC_SMPR1_SMP15 ADC_SMPR1_SMP15_Msk#define ADC_SMPR1_SMP15_Msk (0x7UL << ADC_SMPR1_SMP15_Pos)#define ADC_SMPR1_SMP15_Pos (15U)#define ADC_SMPR1_SMP14_2 (0x4UL << ADC_SMPR1_SMP14_Pos)#define ADC_SMPR1_SMP14_1 (0x2UL << ADC_SMPR1_SMP14_Pos)#define ADC_SMPR1_SMP14_0 (0x1UL << ADC_SMPR1_SMP14_Pos)#define ADC_SMPR1_SMP14 ADC_SMPR1_SMP14_Msk#define ADC_SMPR1_SMP14_Msk (0x7UL << ADC_SMPR1_SMP14_Pos)#define ADC_SMPR1_SMP14_Pos (12U)#define ADC_SMPR1_SMP13_2 (0x4UL << ADC_SMPR1_SMP13_Pos)#define ADC_SMPR1_SMP13_1 (0x2UL << ADC_SMPR1_SMP13_Pos)#define ADC_SMPR1_SMP13_0 (0x1UL << ADC_SMPR1_SMP13_Pos)#define ADC_SMPR1_SMP13 ADC_SMPR1_SMP13_Msk#define ADC_SMPR1_SMP13_Msk (0x7UL << ADC_SMPR1_SMP13_Pos)#define ADC_SMPR1_SMP13_Pos (9U)#define ADC_SMPR1_SMP12_2 (0x4UL << ADC_SMPR1_SMP12_Pos)#define ADC_SMPR1_SMP12_1 (0x2UL << ADC_SMPR1_SMP12_Pos)#define ADC_SMPR1_SMP12_0 (0x1UL << ADC_SMPR1_SMP12_Pos)#define ADC_SMPR1_SMP12 ADC_SMPR1_SMP12_Msk#define ADC_SMPR1_SMP12_Msk (0x7UL << ADC_SMPR1_SMP12_Pos)#define ADC_SMPR1_SMP12_Pos (6U)#define ADC_SMPR1_SMP11_2 (0x4UL << ADC_SMPR1_SMP11_Pos)#define ADC_SMPR1_SMP11_1 (0x2UL << ADC_SMPR1_SMP11_Pos)#define ADC_SMPR1_SMP11_0 (0x1UL << ADC_SMPR1_SMP11_Pos)#define ADC_SMPR1_SMP11 ADC_SMPR1_SMP11_Msk#define ADC_SMPR1_SMP11_Msk (0x7UL << ADC_SMPR1_SMP11_Pos)#define ADC_SMPR1_SMP11_Pos (3U)#define ADC_SMPR1_SMP10_2 (0x4UL << ADC_SMPR1_SMP10_Pos)#define ADC_SMPR1_SMP10_1 (0x2UL << ADC_SMPR1_SMP10_Pos)#define ADC_SMPR1_SMP10_0 (0x1UL << ADC_SMPR1_SMP10_Pos)#define ADC_SMPR1_SMP10 ADC_SMPR1_SMP10_Msk#define ADC_SMPR1_SMP10_Msk (0x7UL << ADC_SMPR1_SMP10_Pos)#define ADC_SMPR1_SMP10_Pos (0U)#define ADC_CR2_SWSTART ADC_CR2_SWSTART_Msk#define ADC_CR2_SWSTART_Msk (0x1UL << ADC_CR2_SWSTART_Pos)#define ADC_CR2_SWSTART_Pos (30U)#define ADC_CR2_EXTEN_1 (0x2UL << ADC_CR2_EXTEN_Pos)#define ADC_CR2_EXTEN_0 (0x1UL << ADC_CR2_EXTEN_Pos)#define ADC_CR2_EXTEN ADC_CR2_EXTEN_Msk#define ADC_CR2_EXTEN_Msk (0x3UL << ADC_CR2_EXTEN_Pos)#define ADC_CR2_EXTEN_Pos (28U)#define ADC_CR2_EXTSEL_3 (0x8UL << ADC_CR2_EXTSEL_Pos)#define ADC_CR2_EXTSEL_2 (0x4UL << ADC_CR2_EXTSEL_Pos)#define ADC_CR2_EXTSEL_1 (0x2UL << ADC_CR2_EXTSEL_Pos)#define ADC_CR2_EXTSEL_0 (0x1UL << ADC_CR2_EXTSEL_Pos)#define ADC_CR2_EXTSEL ADC_CR2_EXTSEL_Msk#define ADC_CR2_EXTSEL_Msk (0xFUL << ADC_CR2_EXTSEL_Pos)#define ADC_CR2_EXTSEL_Pos (24U)#define ADC_CR2_JSWSTART ADC_CR2_JSWSTART_Msk#define ADC_CR2_JSWSTART_Msk (0x1UL << ADC_CR2_JSWSTART_Pos)#define ADC_CR2_JSWSTART_Pos (22U)#define ADC_CR2_JEXTEN_1 (0x2UL << ADC_CR2_JEXTEN_Pos)#define ADC_CR2_JEXTEN_0 (0x1UL << ADC_CR2_JEXTEN_Pos)#define ADC_CR2_JEXTEN ADC_CR2_JEXTEN_Msk#define ADC_CR2_JEXTEN_Msk (0x3UL << ADC_CR2_JEXTEN_Pos)#define ADC_CR2_JEXTEN_Pos (20U)#define ADC_CR2_JEXTSEL_3 (0x8UL << ADC_CR2_JEXTSEL_Pos)#define ADC_CR2_JEXTSEL_2 (0x4UL << ADC_CR2_JEXTSEL_Pos)#define ADC_CR2_JEXTSEL_1 (0x2UL << ADC_CR2_JEXTSEL_Pos)#define ADC_CR2_JEXTSEL_0 (0x1UL << ADC_CR2_JEXTSEL_Pos)#define ADC_CR2_JEXTSEL ADC_CR2_JEXTSEL_Msk#define ADC_CR2_JEXTSEL_Msk (0xFUL << ADC_CR2_JEXTSEL_Pos)#define ADC_CR2_JEXTSEL_Pos (16U)#define ADC_CR2_ALIGN ADC_CR2_ALIGN_Msk#define ADC_CR2_ALIGN_Msk (0x1UL << ADC_CR2_ALIGN_Pos)#define ADC_CR2_ALIGN_Pos (11U)#define ADC_CR2_EOCS ADC_CR2_EOCS_Msk#define ADC_CR2_EOCS_Msk (0x1UL << ADC_CR2_EOCS_Pos)#define ADC_CR2_EOCS_Pos (10U)#define ADC_CR2_DDS ADC_CR2_DDS_Msk#define ADC_CR2_DDS_Msk (0x1UL << ADC_CR2_DDS_Pos)#define ADC_CR2_DDS_Pos (9U)#define ADC_CR2_DMA ADC_CR2_DMA_Msk#define ADC_CR2_DMA_Msk (0x1UL << ADC_CR2_DMA_Pos)#define ADC_CR2_DMA_Pos (8U)#define ADC_CR2_CONT ADC_CR2_CONT_Msk#define ADC_CR2_CONT_Msk (0x1UL << ADC_CR2_CONT_Pos)#define ADC_CR2_CONT_Pos (1U)#define ADC_CR2_ADON ADC_CR2_ADON_Msk#define ADC_CR2_ADON_Msk (0x1UL << ADC_CR2_ADON_Pos)#define ADC_CR2_ADON_Pos (0U)#define ADC_CR1_OVRIE ADC_CR1_OVRIE_Msk#define ADC_CR1_OVRIE_Msk (0x1UL << ADC_CR1_OVRIE_Pos)#define ADC_CR1_OVRIE_Pos (26U)#define ADC_CR1_RES_1 (0x2UL << ADC_CR1_RES_Pos)#define ADC_CR1_RES_0 (0x1UL << ADC_CR1_RES_Pos)#define ADC_CR1_RES ADC_CR1_RES_Msk#define ADC_CR1_RES_Msk (0x3UL << ADC_CR1_RES_Pos)#define ADC_CR1_RES_Pos (24U)#define ADC_CR1_AWDEN ADC_CR1_AWDEN_Msk#define ADC_CR1_AWDEN_Msk (0x1UL << ADC_CR1_AWDEN_Pos)#define ADC_CR1_AWDEN_Pos (23U)#define ADC_CR1_JAWDEN ADC_CR1_JAWDEN_Msk#define ADC_CR1_JAWDEN_Msk (0x1UL << ADC_CR1_JAWDEN_Pos)#define ADC_CR1_JAWDEN_Pos (22U)#define ADC_CR1_DISCNUM_2 (0x4UL << ADC_CR1_DISCNUM_Pos)#define ADC_CR1_DISCNUM_1 (0x2UL << ADC_CR1_DISCNUM_Pos)#define ADC_CR1_DISCNUM_0 (0x1UL << ADC_CR1_DISCNUM_Pos)#define ADC_CR1_DISCNUM ADC_CR1_DISCNUM_Msk#define ADC_CR1_DISCNUM_Msk (0x7UL << ADC_CR1_DISCNUM_Pos)#define ADC_CR1_DISCNUM_Pos (13U)#define ADC_CR1_JDISCEN ADC_CR1_JDISCEN_Msk#define ADC_CR1_JDISCEN_Msk (0x1UL << ADC_CR1_JDISCEN_Pos)#define ADC_CR1_JDISCEN_Pos (12U)#define ADC_CR1_DISCEN ADC_CR1_DISCEN_Msk#define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos)#define ADC_CR1_DISCEN_Pos (11U)#define ADC_CR1_JAUTO ADC_CR1_JAUTO_Msk#define ADC_CR1_JAUTO_Msk (0x1UL << ADC_CR1_JAUTO_Pos)#define ADC_CR1_JAUTO_Pos (10U)#define ADC_CR1_AWDSGL ADC_CR1_AWDSGL_Msk#define ADC_CR1_AWDSGL_Msk (0x1UL << ADC_CR1_AWDSGL_Pos)#define ADC_CR1_AWDSGL_Pos (9U)#define ADC_CR1_SCAN ADC_CR1_SCAN_Msk#define ADC_CR1_SCAN_Msk (0x1UL << ADC_CR1_SCAN_Pos)#define ADC_CR1_SCAN_Pos (8U)#define ADC_CR1_JEOCIE ADC_CR1_JEOCIE_Msk#define ADC_CR1_JEOCIE_Msk (0x1UL << ADC_CR1_JEOCIE_Pos)#define ADC_CR1_JEOCIE_Pos (7U)#define ADC_CR1_AWDIE ADC_CR1_AWDIE_Msk#define ADC_CR1_AWDIE_Msk (0x1UL << ADC_CR1_AWDIE_Pos)#define ADC_CR1_AWDIE_Pos (6U)#define ADC_CR1_EOCIE ADC_CR1_EOCIE_Msk#define ADC_CR1_EOCIE_Msk (0x1UL << ADC_CR1_EOCIE_Pos)#define ADC_CR1_EOCIE_Pos (5U)#define ADC_CR1_AWDCH_4 (0x10UL << ADC_CR1_AWDCH_Pos)#define ADC_CR1_AWDCH_2 (0x04UL << ADC_CR1_AWDCH_Pos)#define ADC_CR1_AWDCH_1 (0x02UL << ADC_CR1_AWDCH_Pos)#define ADC_CR1_AWDCH_0 (0x01UL << ADC_CR1_AWDCH_Pos)#define ADC_CR1_AWDCH ADC_CR1_AWDCH_Msk#define ADC_CR1_AWDCH_Msk (0x1FUL << ADC_CR1_AWDCH_Pos)#define ADC_SR_OVR ADC_SR_OVR_Msk#define ADC_SR_OVR_Msk (0x1UL << ADC_SR_OVR_Pos)#define ADC_SR_OVR_Pos (5U)#define ADC_SR_STRT ADC_SR_STRT_Msk#define ADC_SR_STRT_Msk (0x1UL << ADC_SR_STRT_Pos)#define ADC_SR_STRT_Pos (4U)#define ADC_SR_JSTRT ADC_SR_JSTRT_Msk#define ADC_SR_JSTRT_Msk (0x1UL << ADC_SR_JSTRT_Pos)#define ADC_SR_JSTRT_Pos (3U)#define ADC_SR_JEOC ADC_SR_JEOC_Msk#define ADC_SR_JEOC_Msk (0x1UL << ADC_SR_JEOC_Pos)#define ADC_SR_JEOC_Pos (2U)#define ADC_SR_EOC ADC_SR_EOC_Msk#define ADC_SR_EOC_Msk (0x1UL << ADC_SR_EOC_Pos)#define ADC_SR_EOC_Pos (1U)#define ADC_SR_AWD ADC_SR_AWD_Msk#define ADC_SR_AWD_Msk (0x1UL << ADC_SR_AWD_Pos)#define ADC_SR_AWD_Pos (0U)#define TEMPSENSOR_CAL2_ADDR_CMSIS ((uint16_t*) (0x1FF0F44E))#define TEMPSENSOR_CAL1_ADDR_CMSIS ((uint16_t*) (0x1FF0F44C))#define VREFINT_CAL_ADDR_CMSIS ((uint16_t*) (0x1FF0F44A))#define LSI_STARTUP_TIME 40U#define JPEG ((JPEG_TypeDef *) JPEG_BASE)#define DFSDM1_Filter3 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter3_BASE)#define DFSDM1_Filter2 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter2_BASE)#define DFSDM1_Filter1 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter1_BASE)#define DFSDM1_Filter0 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter0_BASE)#define DFSDM1_Channel7 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel7_BASE)#define DFSDM1_Channel6 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel6_BASE)#define DFSDM1_Channel5 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel5_BASE)#define DFSDM1_Channel4 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel4_BASE)#define DFSDM1_Channel3 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel3_BASE)#define DFSDM1_Channel2 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel2_BASE)#define DFSDM1_Channel1 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel1_BASE)#define DFSDM1_Channel0 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel0_BASE)#define MDIOS ((MDIOS_TypeDef *) MDIOS_BASE)#define CAN3 ((CAN_TypeDef *) CAN3_BASE)#define USB_OTG_HS ((USB_OTG_GlobalTypeDef *) USB_OTG_HS_PERIPH_BASE)#define USB_OTG_FS ((USB_OTG_GlobalTypeDef *) USB_OTG_FS_PERIPH_BASE)#define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE)#define QUADSPI ((QUADSPI_TypeDef *) QSPI_R_BASE)#define FMC_Bank3 ((FMC_Bank3_TypeDef *) FMC_Bank3_R_BASE)#define RNG ((RNG_TypeDef *) RNG_BASE)#define DCMI ((DCMI_TypeDef *) DCMI_BASE)#define ETH ((ETH_TypeDef *) ETH_BASE)#define DMA2_Stream7 ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE)#define DMA2_Stream2 ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE)#define DMA2_Stream1 ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE)#define DMA2 ((DMA_TypeDef *) DMA2_BASE)#define DMA1_Stream7 ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE)#define DMA1_Stream6 ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)#define DMA1_Stream5 ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE)#define DMA1_Stream4 ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE)#define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)#define DMA1_Stream2 ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)#define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)#define DMA1_Stream0 ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE)#define DMA1 ((DMA_TypeDef *) DMA1_BASE)#define FLASH ((FLASH_TypeDef *) FLASH_R_BASE)#define CRC ((CRC_TypeDef *) CRC_BASE)#define LTDC_Layer2 ((LTDC_Layer_TypeDef *)LTDC_Layer2_BASE)#define LTDC_Layer1 ((LTDC_Layer_TypeDef *)LTDC_Layer1_BASE)#define SAI2_Block_B ((SAI_Block_TypeDef *)SAI2_Block_B_BASE)#define SAI2_Block_A ((SAI_Block_TypeDef *)SAI2_Block_A_BASE)#define SAI1_Block_B ((SAI_Block_TypeDef *)SAI1_Block_B_BASE)#define SAI1_Block_A ((SAI_Block_TypeDef *)SAI1_Block_A_BASE)#define SAI2 ((SAI_TypeDef *) SAI2_BASE)#define SAI1 ((SAI_TypeDef *) SAI1_BASE)#define SPI6 ((SPI_TypeDef *) SPI6_BASE)#define SPI5 ((SPI_TypeDef *) SPI5_BASE)#define TIM11 ((TIM_TypeDef *) TIM11_BASE)#define TIM10 ((TIM_TypeDef *) TIM10_BASE)#define TIM9 ((TIM_TypeDef *) TIM9_BASE)#define EXTI ((EXTI_TypeDef *) EXTI_BASE)#define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE)#define SPI4 ((SPI_TypeDef *) SPI4_BASE)#define SPI1 ((SPI_TypeDef *) SPI1_BASE)#define ADC123_COMMON ((ADC_Common_TypeDef *) ADC_BASE)#define ADC2 ((ADC_TypeDef *) ADC2_BASE)#define ADC1 ((ADC_TypeDef *) ADC1_BASE)#define ADC ((ADC_Common_TypeDef *) ADC_BASE)#define USART6 ((USART_TypeDef *) USART6_BASE)#define TIM8 ((TIM_TypeDef *) TIM8_BASE)#define TIM1 ((TIM_TypeDef *) TIM1_BASE)#define UART8 ((USART_TypeDef *) UART8_BASE)#define UART7 ((USART_TypeDef *) UART7_BASE)#define DAC ((DAC_TypeDef *) DAC_BASE)#define DAC1 ((DAC_TypeDef *) DAC_BASE)#define PWR ((PWR_TypeDef *) PWR_BASE)#define CEC ((CEC_TypeDef *) CEC_BASE)#define CAN2 ((CAN_TypeDef *) CAN2_BASE)#define CAN1 ((CAN_TypeDef *) CAN1_BASE)#define I2C4 ((I2C_TypeDef *) I2C4_BASE)#define I2C3 ((I2C_TypeDef *) I2C3_BASE)#define I2C2 ((I2C_TypeDef *) I2C2_BASE)#define UART5 ((USART_TypeDef *) UART5_BASE)#define UART4 ((USART_TypeDef *) UART4_BASE)#define USART3 ((USART_TypeDef *) USART3_BASE)#define USART2 ((USART_TypeDef *) USART2_BASE)#define SPDIFRX ((SPDIFRX_TypeDef *) SPDIFRX_BASE)#define SPI3 ((SPI_TypeDef *) SPI3_BASE)#define SPI2 ((SPI_TypeDef *) SPI2_BASE)#define IWDG ((IWDG_TypeDef *) IWDG_BASE)#define WWDG ((WWDG_TypeDef *) WWDG_BASE)#define RTC ((RTC_TypeDef *) RTC_BASE)#define LPTIM1 ((LPTIM_TypeDef *) LPTIM1_BASE)#define TIM14 ((TIM_TypeDef *) TIM14_BASE)#define TIM13 ((TIM_TypeDef *) TIM13_BASE)#define TIM12 ((TIM_TypeDef *) TIM12_BASE)#define TIM7 ((TIM_TypeDef *) TIM7_BASE)#define TIM6 ((TIM_TypeDef *) TIM6_BASE)#define TIM5 ((TIM_TypeDef *) TIM5_BASE)#define TIM4 ((TIM_TypeDef *) TIM4_BASE)#define TIM3 ((TIM_TypeDef *) TIM3_BASE)#define TIM2 ((TIM_TypeDef *) TIM2_BASE)#define USB_OTG_FIFO_SIZE 0x1000UL#define USB_OTG_FIFO_BASE 0x1000UL#define USB_OTG_PCGCCTL_BASE 0x0E00UL#define USB_OTG_HOST_CHANNEL_SIZE 0x0020UL#define USB_OTG_HOST_CHANNEL_BASE 0x0500UL#define USB_OTG_HOST_PORT_BASE 0x0440UL#define USB_OTG_HOST_BASE 0x0400UL#define USB_OTG_EP_REG_SIZE 0x0020UL#define USB_OTG_OUT_ENDPOINT_BASE 0x0B00UL#define USB_OTG_IN_ENDPOINT_BASE 0x0900UL#define USB_OTG_DEVICE_BASE 0x0800UL#define USB_OTG_GLOBAL_BASE 0x0000UL#define USB_OTG_FS_PERIPH_BASE 0x50000000UL#define USB_OTG_HS_PERIPH_BASE 0x40040000UL#define DBGMCU_BASE 0xE0042000UL#define FMC_Bank3_R_BASE (FMC_R_BASE + 0x0080UL)#define RNG_BASE (AHB2PERIPH_BASE + 0x60800UL)#define JPEG_BASE (AHB2PERIPH_BASE + 0x51000UL)#define DCMI_BASE (AHB2PERIPH_BASE + 0x50000UL)#define ETH_DMA_BASE (ETH_BASE + 0x1000UL)#define ETH_PTP_BASE (ETH_BASE + 0x0700UL)#define ETH_MMC_BASE (ETH_BASE + 0x0100UL)#define ETH_MAC_BASE (ETH_BASE)#define ETH_BASE (AHB1PERIPH_BASE + 0x8000UL)#define DMA2_Stream7_BASE (DMA2_BASE + 0x0B8UL)#define DMA2_Stream2_BASE (DMA2_BASE + 0x040UL)#define DMA2_Stream1_BASE (DMA2_BASE + 0x028UL)#define DMA1_Stream7_BASE (DMA1_BASE + 0x0B8UL)#define DMA1_Stream6_BASE (DMA1_BASE + 0x0A0UL)#define DMA1_Stream5_BASE (DMA1_BASE + 0x088UL)#define DMA1_Stream4_BASE (DMA1_BASE + 0x070UL)#define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL)#define DMA1_Stream2_BASE (DMA1_BASE + 0x040UL)#define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL)#define DMA1_Stream0_BASE (DMA1_BASE + 0x010UL)#define DMA1_BASE (AHB1PERIPH_BASE + 0x6000UL)#define PACKAGESIZE_BASE PACKAGE_BASE#define PACKAGE_BASE 0x1FF0F7E0UL#define FLASHSIZE_BASE 0x1FF0F442UL#define UID_BASE 0x1FF0F420UL#define FLASH_R_BASE (AHB1PERIPH_BASE + 0x3C00UL)#define CRC_BASE (AHB1PERIPH_BASE + 0x3000UL)#define MDIOS_BASE (APB2PERIPH_BASE + 0x7800UL)#define DFSDM1_Filter3_BASE (DFSDM1_BASE + 0x280UL)#define DFSDM1_Filter2_BASE (DFSDM1_BASE + 0x200UL)#define DFSDM1_Filter1_BASE (DFSDM1_BASE + 0x180UL)#define DFSDM1_Filter0_BASE (DFSDM1_BASE + 0x100UL)#define DFSDM1_Channel7_BASE (DFSDM1_BASE + 0xE0UL)#define DFSDM1_Channel6_BASE (DFSDM1_BASE + 0xC0UL)#define DFSDM1_Channel5_BASE (DFSDM1_BASE + 0xA0UL)#define DFSDM1_Channel4_BASE (DFSDM1_BASE + 0x80UL)#define DFSDM1_Channel3_BASE (DFSDM1_BASE + 0x60UL)#define DFSDM1_Channel2_BASE (DFSDM1_BASE + 0x40UL)#define DFSDM1_Channel1_BASE (DFSDM1_BASE + 0x20UL)#define DFSDM1_Channel0_BASE (DFSDM1_BASE + 0x00UL)#define DFSDM1_BASE (APB2PERIPH_BASE + 0x7400UL)#define LTDC_Layer2_BASE (LTDC_BASE + 0x0104UL)#define LTDC_Layer1_BASE (LTDC_BASE + 0x0084UL)#define SAI2_Block_B_BASE (SAI2_BASE + 0x024UL)#define SAI2_Block_A_BASE (SAI2_BASE + 0x004UL)#define SAI1_Block_B_BASE (SAI1_BASE + 0x024UL)#define SAI1_Block_A_BASE (SAI1_BASE + 0x004UL)#define SAI2_BASE (APB2PERIPH_BASE + 0x5C00UL)#define SAI1_BASE (APB2PERIPH_BASE + 0x5800UL)#define SPI6_BASE (APB2PERIPH_BASE + 0x5400UL)#define SPI5_BASE (APB2PERIPH_BASE + 0x5000UL)#define TIM11_BASE (APB2PERIPH_BASE + 0x4800UL)#define TIM10_BASE (APB2PERIPH_BASE + 0x4400UL)#define TIM9_BASE (APB2PERIPH_BASE + 0x4000UL)#define EXTI_BASE (APB2PERIPH_BASE + 0x3C00UL)#define SYSCFG_BASE (APB2PERIPH_BASE + 0x3800UL)#define SPI4_BASE (APB2PERIPH_BASE + 0x3400UL)#define SPI1_BASE (APB2PERIPH_BASE + 0x3000UL)#define ADC_BASE (APB2PERIPH_BASE + 0x2300UL)#define ADC2_BASE (APB2PERIPH_BASE + 0x2100UL)#define ADC1_BASE (APB2PERIPH_BASE + 0x2000UL)#define USART6_BASE (APB2PERIPH_BASE + 0x1400UL)#define TIM8_BASE (APB2PERIPH_BASE + 0x0400UL)#define TIM1_BASE (APB2PERIPH_BASE + 0x0000UL)#define UART8_BASE (APB1PERIPH_BASE + 0x7C00UL)#define UART7_BASE (APB1PERIPH_BASE + 0x7800UL)#define DAC_BASE (APB1PERIPH_BASE + 0x7400UL)#define PWR_BASE (APB1PERIPH_BASE + 0x7000UL)#define CEC_BASE (APB1PERIPH_BASE + 0x6C00UL)#define CAN2_BASE (APB1PERIPH_BASE + 0x6800UL)#define CAN1_BASE (APB1PERIPH_BASE + 0x6400UL)#define I2C4_BASE (APB1PERIPH_BASE + 0x6000UL)#define I2C3_BASE (APB1PERIPH_BASE + 0x5C00UL)#define I2C2_BASE (APB1PERIPH_BASE + 0x5800UL)#define UART5_BASE (APB1PERIPH_BASE + 0x5000UL)#define UART4_BASE (APB1PERIPH_BASE + 0x4C00UL)#define USART3_BASE (APB1PERIPH_BASE + 0x4800UL)#define USART2_BASE (APB1PERIPH_BASE + 0x4400UL)#define SPDIFRX_BASE (APB1PERIPH_BASE + 0x4000UL)#define SPI3_BASE (APB1PERIPH_BASE + 0x3C00UL)#define SPI2_BASE (APB1PERIPH_BASE + 0x3800UL)#define CAN3_BASE (APB1PERIPH_BASE + 0x3400UL)#define IWDG_BASE (APB1PERIPH_BASE + 0x3000UL)#define WWDG_BASE (APB1PERIPH_BASE + 0x2C00UL)#define RTC_BASE (APB1PERIPH_BASE + 0x2800UL)#define LPTIM1_BASE (APB1PERIPH_BASE + 0x2400UL)#define TIM14_BASE (APB1PERIPH_BASE + 0x2000UL)#define TIM13_BASE (APB1PERIPH_BASE + 0x1C00UL)#define TIM12_BASE (APB1PERIPH_BASE + 0x1800UL)#define TIM7_BASE (APB1PERIPH_BASE + 0x1400UL)#define TIM6_BASE (APB1PERIPH_BASE + 0x1000UL)#define TIM5_BASE (APB1PERIPH_BASE + 0x0C00UL)#define TIM4_BASE (APB1PERIPH_BASE + 0x0800UL)#define TIM3_BASE (APB1PERIPH_BASE + 0x0400UL)#define TIM2_BASE (APB1PERIPH_BASE + 0x0000UL)#define AHB2PERIPH_BASE (PERIPH_BASE + 0x10000000UL)#define FLASH_BASE FLASHAXI_BASE#define FLASH_OTP_END 0x1FF0F41FUL#define FLASH_OTP_BASE 0x1FF0F000UL#define FLASH_END 0x081FFFFFUL#define CAN_F1R1_FB2_Msk (0x1UL << CAN_F1R1_FB2_Pos)#define CAN_F1R1_FB2_Pos (2U)#define CAN_F1R1_FB1 CAN_F1R1_FB1_Msk#define CAN_F1R1_FB1_Msk (0x1UL << CAN_F1R1_FB1_Pos)#define CAN_F1R1_FB1_Pos (1U)#define CAN_F1R1_FB0 CAN_F1R1_FB0_Msk#define CAN_F1R1_FB0_Msk (0x1UL << CAN_F1R1_FB0_Pos)#define CAN_F1R1_FB0_Pos (0U)#define CAN_F0R1_FB31 CAN_F0R1_FB31_Msk#define CAN_F0R1_FB31_Msk (0x1UL << CAN_F0R1_FB31_Pos)#define CAN_F0R1_FB31_Pos (31U)#define CAN_F0R1_FB30 CAN_F0R1_FB30_Msk#define CAN_F0R1_FB30_Msk (0x1UL << CAN_F0R1_FB30_Pos)#define CAN_F0R1_FB30_Pos (30U)#define CAN_F0R1_FB29 CAN_F0R1_FB29_Msk#define CAN_F0R1_FB29_Msk (0x1UL << CAN_F0R1_FB29_Pos)#define CAN_F0R1_FB29_Pos (29U)#define CAN_F0R1_FB28 CAN_F0R1_FB28_Msk#define CAN_F0R1_FB28_Msk (0x1UL << CAN_F0R1_FB28_Pos)#define CAN_F0R1_FB28_Pos (28U)#define CAN_F0R1_FB27 CAN_F0R1_FB27_Msk#define CAN_F0R1_FB27_Msk (0x1UL << CAN_F0R1_FB27_Pos)#define CAN_F0R1_FB27_Pos (27U)#define CAN_F0R1_FB26 CAN_F0R1_FB26_Msk#define CAN_F0R1_FB26_Msk (0x1UL << CAN_F0R1_FB26_Pos)#define CAN_F0R1_FB26_Pos (26U)#define CAN_F0R1_FB25 CAN_F0R1_FB25_Msk#define CAN_F0R1_FB25_Msk (0x1UL << CAN_F0R1_FB25_Pos)#define CAN_F0R1_FB25_Pos (25U)#define CAN_F0R1_FB24 CAN_F0R1_FB24_Msk#define CAN_F0R1_FB24_Msk (0x1UL << CAN_F0R1_FB24_Pos)#define CAN_F0R1_FB24_Pos (24U)#define CAN_F0R1_FB23 CAN_F0R1_FB23_Msk#define CAN_F0R1_FB23_Msk (0x1UL << CAN_F0R1_FB23_Pos)#define CAN_F0R1_FB23_Pos (23U)#define CAN_F0R1_FB22 CAN_F0R1_FB22_Msk#define CAN_F0R1_FB22_Msk (0x1UL << CAN_F0R1_FB22_Pos)#define CAN_F0R1_FB22_Pos (22U)#define CAN_F0R1_FB21 CAN_F0R1_FB21_Msk#define CAN_F0R1_FB21_Msk (0x1UL << CAN_F0R1_FB21_Pos)#define CAN_F0R1_FB21_Pos (21U)#define CAN_F0R1_FB20 CAN_F0R1_FB20_Msk#define CAN_F0R1_FB20_Msk (0x1UL << CAN_F0R1_FB20_Pos)#define CAN_F0R1_FB20_Pos (20U)#define CAN_F0R1_FB19 CAN_F0R1_FB19_Msk#define CAN_F0R1_FB19_Msk (0x1UL << CAN_F0R1_FB19_Pos)#define CAN_F0R1_FB19_Pos (19U)#define CAN_F0R1_FB18 CAN_F0R1_FB18_Msk#define CAN_F0R1_FB18_Msk (0x1UL << CAN_F0R1_FB18_Pos)#define CAN_F0R1_FB18_Pos (18U)#define CAN_F0R1_FB17 CAN_F0R1_FB17_Msk#define CAN_F0R1_FB17_Msk (0x1UL << CAN_F0R1_FB17_Pos)#define CAN_F0R1_FB17_Pos (17U)#define CAN_F0R1_FB16 CAN_F0R1_FB16_Msk#define CAN_F0R1_FB16_Msk (0x1UL << CAN_F0R1_FB16_Pos)#define CAN_F0R1_FB16_Pos (16U)#define CAN_F0R1_FB15 CAN_F0R1_FB15_Msk#define CAN_F0R1_FB15_Msk (0x1UL << CAN_F0R1_FB15_Pos)#define CAN_F0R1_FB15_Pos (15U)#define CAN_F0R1_FB14 CAN_F0R1_FB14_Msk#define CAN_F0R1_FB14_Msk (0x1UL << CAN_F0R1_FB14_Pos)#define CAN_F0R1_FB14_Pos (14U)#define CAN_F0R1_FB13 CAN_F0R1_FB13_Msk#define CAN_F0R1_FB13_Msk (0x1UL << CAN_F0R1_FB13_Pos)#define CAN_F0R1_FB13_Pos (13U)#define CAN_F0R1_FB12 CAN_F0R1_FB12_Msk#define CAN_F0R1_FB12_Msk (0x1UL << CAN_F0R1_FB12_Pos)#define CAN_F0R1_FB12_Pos (12U)#define CAN_F0R1_FB11 CAN_F0R1_FB11_Msk#define CAN_F0R1_FB11_Msk (0x1UL << CAN_F0R1_FB11_Pos)#define CAN_F0R1_FB11_Pos (11U)#define CAN_F0R1_FB10 CAN_F0R1_FB10_Msk#define CAN_F0R1_FB10_Msk (0x1UL << CAN_F0R1_FB10_Pos)#define CAN_F0R1_FB10_Pos (10U)#define CAN_F0R1_FB9 CAN_F0R1_FB9_Msk#define CAN_F0R1_FB9_Msk (0x1UL << CAN_F0R1_FB9_Pos)#define CAN_F0R1_FB9_Pos (9U)#define CAN_F0R1_FB8 CAN_F0R1_FB8_Msk#define CAN_F0R1_FB8_Msk (0x1UL << CAN_F0R1_FB8_Pos)#define CAN_F0R1_FB8_Pos (8U)#define CAN_F0R1_FB7 CAN_F0R1_FB7_Msk#define CAN_F0R1_FB7_Msk (0x1UL << CAN_F0R1_FB7_Pos)#define CAN_F0R1_FB7_Pos (7U)#define CAN_F0R1_FB6 CAN_F0R1_FB6_Msk#define CAN_F0R1_FB6_Msk (0x1UL << CAN_F0R1_FB6_Pos)#define CAN_F0R1_FB6_Pos (6U)#define CAN_F0R1_FB5 CAN_F0R1_FB5_Msk#define CAN_F0R1_FB5_Msk (0x1UL << CAN_F0R1_FB5_Pos)#define CAN_F0R1_FB5_Pos (5U)#define CAN_F0R1_FB4 CAN_F0R1_FB4_Msk#define CAN_F0R1_FB4_Msk (0x1UL << CAN_F0R1_FB4_Pos)#define CAN_F0R1_FB4_Pos (4U)#define CAN_F0R1_FB3 CAN_F0R1_FB3_Msk#define CAN_F0R1_FB3_Msk (0x1UL << CAN_F0R1_FB3_Pos)#define CAN_F0R1_FB3_Pos (3U)#define CAN_F0R1_FB2 CAN_F0R1_FB2_Msk#define CAN_F0R1_FB2_Msk (0x1UL << CAN_F0R1_FB2_Pos)#define CAN_F0R1_FB2_Pos (2U)#define CAN_F0R1_FB1 CAN_F0R1_FB1_Msk#define CAN_F0R1_FB1_Msk (0x1UL << CAN_F0R1_FB1_Pos)#define CAN_F0R1_FB1_Pos (1U)#define CAN_F0R1_FB0 CAN_F0R1_FB0_Msk#define CAN_F0R1_FB0_Msk (0x1UL << CAN_F0R1_FB0_Pos)#define CAN_F0R1_FB0_Pos (0U)#define CAN_FA1R_FACT13 CAN_FA1R_FACT13_Msk#define CAN_FA1R_FACT13_Msk (0x1UL << CAN_FA1R_FACT13_Pos)#define CAN_FA1R_FACT13_Pos (13U)#define CAN_FA1R_FACT12 CAN_FA1R_FACT12_Msk#define CAN_FA1R_FACT12_Msk (0x1UL << CAN_FA1R_FACT12_Pos)#define CAN_FA1R_FACT12_Pos (12U)#define CAN_FA1R_FACT11 CAN_FA1R_FACT11_Msk#define CAN_FA1R_FACT11_Msk (0x1UL << CAN_FA1R_FACT11_Pos)#define CAN_FA1R_FACT11_Pos (11U)#define CAN_FA1R_FACT10 CAN_FA1R_FACT10_Msk#define CAN_FA1R_FACT10_Msk (0x1UL << CAN_FA1R_FACT10_Pos)#define CAN_FA1R_FACT10_Pos (10U)#define CAN_FA1R_FACT9 CAN_FA1R_FACT9_Msk#define CAN_FA1R_FACT9_Msk (0x1UL << CAN_FA1R_FACT9_Pos)#define CAN_FA1R_FACT9_Pos (9U)#define CAN_FA1R_FACT8 CAN_FA1R_FACT8_Msk#define CAN_FA1R_FACT8_Msk (0x1UL << CAN_FA1R_FACT8_Pos)#define CAN_FA1R_FACT8_Pos (8U)#define CAN_FA1R_FACT7 CAN_FA1R_FACT7_Msk#define CAN_FA1R_FACT7_Msk (0x1UL << CAN_FA1R_FACT7_Pos)#define CAN_FA1R_FACT7_Pos (7U)#define CAN_FA1R_FACT6 CAN_FA1R_FACT6_Msk#define CAN_FA1R_FACT6_Msk (0x1UL << CAN_FA1R_FACT6_Pos)#define CAN_FA1R_FACT6_Pos (6U)#define CAN_FA1R_FACT5 CAN_FA1R_FACT5_Msk#define CAN_FA1R_FACT5_Msk (0x1UL << CAN_FA1R_FACT5_Pos)#define CAN_FA1R_FACT5_Pos (5U)#define CAN_FA1R_FACT4 CAN_FA1R_FACT4_Msk#define CAN_FA1R_FACT4_Msk (0x1UL << CAN_FA1R_FACT4_Pos)#define CAN_FA1R_FACT4_Pos (4U)#define CAN_FA1R_FACT3 CAN_FA1R_FACT3_Msk#define CAN_FA1R_FACT3_Msk (0x1UL << CAN_FA1R_FACT3_Pos)#define CAN_FA1R_FACT3_Pos (3U)#define CAN_FA1R_FACT2 CAN_FA1R_FACT2_Msk#define CAN_FA1R_FACT2_Msk (0x1UL << CAN_FA1R_FACT2_Pos)#define CAN_FA1R_FACT2_Pos (2U)#define CAN_FA1R_FACT1 CAN_FA1R_FACT1_Msk#define CAN_FA1R_FACT1_Msk (0x1UL << CAN_FA1R_FACT1_Pos)#define CAN_FA1R_FACT1_Pos (1U)#define CAN_FA1R_FACT0 CAN_FA1R_FACT0_Msk#define CAN_FA1R_FACT0_Msk (0x1UL << CAN_FA1R_FACT0_Pos)#define CAN_FA1R_FACT0_Pos (0U)#define CAN_FA1R_FACT CAN_FA1R_FACT_Msk#define CAN_FA1R_FACT_Msk (0x3FFFUL << CAN_FA1R_FACT_Pos)#define CAN_FA1R_FACT_Pos (0U)#define CAN_FFA1R_FFA13 CAN_FFA1R_FFA13_Msk#define CAN_FFA1R_FFA13_Msk (0x1UL << CAN_FFA1R_FFA13_Pos)#define CAN_FFA1R_FFA13_Pos (13U)#define CAN_FFA1R_FFA12 CAN_FFA1R_FFA12_Msk#define CAN_FFA1R_FFA12_Msk (0x1UL << CAN_FFA1R_FFA12_Pos)#define CAN_FFA1R_FFA12_Pos (12U)#define CAN_FFA1R_FFA11 CAN_FFA1R_FFA11_Msk#define CAN_FFA1R_FFA11_Msk (0x1UL << CAN_FFA1R_FFA11_Pos)#define CAN_FFA1R_FFA11_Pos (11U)#define CAN_FFA1R_FFA10 CAN_FFA1R_FFA10_Msk#define CAN_FFA1R_FFA10_Msk (0x1UL << CAN_FFA1R_FFA10_Pos)#define CAN_FFA1R_FFA10_Pos (10U)#define CAN_FFA1R_FFA9 CAN_FFA1R_FFA9_Msk#define CAN_FFA1R_FFA9_Msk (0x1UL << CAN_FFA1R_FFA9_Pos)#define CAN_FFA1R_FFA9_Pos (9U)#define CAN_FFA1R_FFA8 CAN_FFA1R_FFA8_Msk#define CAN_FFA1R_FFA8_Msk (0x1UL << CAN_FFA1R_FFA8_Pos)#define CAN_FFA1R_FFA8_Pos (8U)#define CAN_FFA1R_FFA7 CAN_FFA1R_FFA7_Msk#define CAN_FFA1R_FFA7_Msk (0x1UL << CAN_FFA1R_FFA7_Pos)#define CAN_FFA1R_FFA7_Pos (7U)#define CAN_FFA1R_FFA6 CAN_FFA1R_FFA6_Msk#define CAN_FFA1R_FFA6_Msk (0x1UL << CAN_FFA1R_FFA6_Pos)#define CAN_FFA1R_FFA6_Pos (6U)#define CAN_FFA1R_FFA5 CAN_FFA1R_FFA5_Msk#define CAN_FFA1R_FFA5_Msk (0x1UL << CAN_FFA1R_FFA5_Pos)#define CAN_FFA1R_FFA5_Pos (5U)#define CAN_FFA1R_FFA4 CAN_FFA1R_FFA4_Msk#define CAN_FFA1R_FFA4_Msk (0x1UL << CAN_FFA1R_FFA4_Pos)#define CAN_FFA1R_FFA4_Pos (4U)#define CAN_FFA1R_FFA3 CAN_FFA1R_FFA3_Msk#define CAN_FFA1R_FFA3_Msk (0x1UL << CAN_FFA1R_FFA3_Pos)#define CAN_FFA1R_FFA3_Pos (3U)#define CAN_FFA1R_FFA2 CAN_FFA1R_FFA2_Msk#define CAN_FFA1R_FFA2_Msk (0x1UL << CAN_FFA1R_FFA2_Pos)#define CAN_FFA1R_FFA2_Pos (2U)#define CAN_FFA1R_FFA1 CAN_FFA1R_FFA1_Msk#define CAN_FFA1R_FFA1_Msk (0x1UL << CAN_FFA1R_FFA1_Pos)#define CAN_FFA1R_FFA1_Pos (1U)#define CAN_FFA1R_FFA0 CAN_FFA1R_FFA0_Msk#define CAN_FFA1R_FFA0_Msk (0x1UL << CAN_FFA1R_FFA0_Pos)#define CAN_FFA1R_FFA0_Pos (0U)#define CAN_FFA1R_FFA CAN_FFA1R_FFA_Msk#define CAN_FFA1R_FFA_Msk (0x3FFFUL << CAN_FFA1R_FFA_Pos)#define CAN_FFA1R_FFA_Pos (0U)#define CAN_FS1R_FSC13 CAN_FS1R_FSC13_Msk#define CAN_FS1R_FSC13_Msk (0x1UL << CAN_FS1R_FSC13_Pos)#define CAN_FS1R_FSC13_Pos (13U)#define CAN_FS1R_FSC12 CAN_FS1R_FSC12_Msk#define CAN_FS1R_FSC12_Msk (0x1UL << CAN_FS1R_FSC12_Pos)#define CAN_FS1R_FSC12_Pos (12U)#define CAN_FS1R_FSC11 CAN_FS1R_FSC11_Msk#define CAN_FS1R_FSC11_Msk (0x1UL << CAN_FS1R_FSC11_Pos)#define CAN_FS1R_FSC11_Pos (11U)#define CAN_FS1R_FSC10 CAN_FS1R_FSC10_Msk#define CAN_FS1R_FSC10_Msk (0x1UL << CAN_FS1R_FSC10_Pos)#define CAN_FS1R_FSC10_Pos (10U)#define CAN_FS1R_FSC9 CAN_FS1R_FSC9_Msk#define CAN_FS1R_FSC9_Msk (0x1UL << CAN_FS1R_FSC9_Pos)#define CAN_FS1R_FSC9_Pos (9U)#define CAN_FS1R_FSC8 CAN_FS1R_FSC8_Msk#define CAN_FS1R_FSC8_Msk (0x1UL << CAN_FS1R_FSC8_Pos)#define CAN_FS1R_FSC8_Pos (8U)#define CAN_FS1R_FSC7 CAN_FS1R_FSC7_Msk#define CAN_FS1R_FSC7_Msk (0x1UL << CAN_FS1R_FSC7_Pos)#define CAN_FS1R_FSC7_Pos (7U)#define CAN_FS1R_FSC6 CAN_FS1R_FSC6_Msk#define CAN_FS1R_FSC6_Msk (0x1UL << CAN_FS1R_FSC6_Pos)#define CAN_FS1R_FSC6_Pos (6U)#define CAN_FS1R_FSC5 CAN_FS1R_FSC5_Msk#define CAN_FS1R_FSC5_Msk (0x1UL << CAN_FS1R_FSC5_Pos)#define CAN_FS1R_FSC5_Pos (5U)#define CAN_FS1R_FSC4 CAN_FS1R_FSC4_Msk#define CAN_FS1R_FSC4_Msk (0x1UL << CAN_FS1R_FSC4_Pos)#define CAN_FS1R_FSC4_Pos (4U)#define CAN_FS1R_FSC3 CAN_FS1R_FSC3_Msk#define CAN_FS1R_FSC3_Msk (0x1UL << CAN_FS1R_FSC3_Pos)#define CAN_FS1R_FSC3_Pos (3U)#define CAN_FS1R_FSC2 CAN_FS1R_FSC2_Msk#define CAN_FS1R_FSC2_Msk (0x1UL << CAN_FS1R_FSC2_Pos)#define CAN_FS1R_FSC2_Pos (2U)#define CAN_FS1R_FSC1 CAN_FS1R_FSC1_Msk#define CAN_FS1R_FSC1_Msk (0x1UL << CAN_FS1R_FSC1_Pos)#define CAN_FS1R_FSC1_Pos (1U)#define CAN_FS1R_FSC0 CAN_FS1R_FSC0_Msk#define CAN_FS1R_FSC0_Msk (0x1UL << CAN_FS1R_FSC0_Pos)#define CAN_FS1R_FSC0_Pos (0U)#define CAN_FS1R_FSC CAN_FS1R_FSC_Msk#define CAN_FS1R_FSC_Msk (0x3FFFUL << CAN_FS1R_FSC_Pos)#define CAN_FS1R_FSC_Pos (0U)#define CAN_FM1R_FBM13 CAN_FM1R_FBM13_Msk#define CAN_FM1R_FBM13_Msk (0x1UL << CAN_FM1R_FBM13_Pos)#define CAN_FM1R_FBM13_Pos (13U)#define CAN_FM1R_FBM12 CAN_FM1R_FBM12_Msk#define CAN_FM1R_FBM12_Msk (0x1UL << CAN_FM1R_FBM12_Pos)#define CAN_FM1R_FBM12_Pos (12U)#define CAN_FM1R_FBM11 CAN_FM1R_FBM11_Msk#define CAN_FM1R_FBM11_Msk (0x1UL << CAN_FM1R_FBM11_Pos)#define CAN_FM1R_FBM11_Pos (11U)#define CAN_FM1R_FBM10 CAN_FM1R_FBM10_Msk#define CAN_FM1R_FBM10_Msk (0x1UL << CAN_FM1R_FBM10_Pos)#define CAN_FM1R_FBM10_Pos (10U)#define CAN_FM1R_FBM9 CAN_FM1R_FBM9_Msk#define CAN_FM1R_FBM9_Msk (0x1UL << CAN_FM1R_FBM9_Pos)#define CAN_FM1R_FBM9_Pos (9U)#define CAN_FM1R_FBM8 CAN_FM1R_FBM8_Msk#define CAN_FM1R_FBM8_Msk (0x1UL << CAN_FM1R_FBM8_Pos)#define CAN_FM1R_FBM8_Pos (8U)#define CAN_FM1R_FBM7 CAN_FM1R_FBM7_Msk#define CAN_FM1R_FBM7_Msk (0x1UL << CAN_FM1R_FBM7_Pos)#define CAN_FM1R_FBM7_Pos (7U)#define CAN_FM1R_FBM6 CAN_FM1R_FBM6_Msk#define CAN_FM1R_FBM6_Msk (0x1UL << CAN_FM1R_FBM6_Pos)#define CAN_FM1R_FBM6_Pos (6U)#define CAN_FM1R_FBM5 CAN_FM1R_FBM5_Msk#define CAN_FM1R_FBM5_Msk (0x1UL << CAN_FM1R_FBM5_Pos)#define CAN_FM1R_FBM5_Pos (5U)#define CAN_FM1R_FBM4 CAN_FM1R_FBM4_Msk#define CAN_FM1R_FBM4_Msk (0x1UL << CAN_FM1R_FBM4_Pos)#define CAN_FM1R_FBM4_Pos (4U)#define CAN_FM1R_FBM3 CAN_FM1R_FBM3_Msk#define CAN_FM1R_FBM3_Msk (0x1UL << CAN_FM1R_FBM3_Pos)#define CAN_FM1R_FBM3_Pos (3U)#define CAN_FM1R_FBM2 CAN_FM1R_FBM2_Msk#define CAN_FM1R_FBM2_Msk (0x1UL << CAN_FM1R_FBM2_Pos)#define CAN_FM1R_FBM2_Pos (2U)#define CAN_FM1R_FBM1 CAN_FM1R_FBM1_Msk#define CAN_FM1R_FBM1_Msk (0x1UL << CAN_FM1R_FBM1_Pos)#define CAN_FM1R_FBM1_Pos (1U)#define CAN_FM1R_FBM0 CAN_FM1R_FBM0_Msk#define CAN_FM1R_FBM0_Msk (0x1UL << CAN_FM1R_FBM0_Pos)#define CAN_FM1R_FBM0_Pos (0U)#define CAN_FM1R_FBM CAN_FM1R_FBM_Msk#define CAN_FM1R_FBM_Msk (0x3FFFUL << CAN_FM1R_FBM_Pos)#define CAN_FM1R_FBM_Pos (0U)#define CAN_FMR_CAN2SB CAN_FMR_CAN2SB_Msk#define CAN_FMR_CAN2SB_Msk (0x3FUL << CAN_FMR_CAN2SB_Pos)#define CAN_FMR_CAN2SB_Pos (8U)#define CAN_FMR_FINIT ((uint8_t)0x01U)#define CAN_RDH1R_DATA7 CAN_RDH1R_DATA7_Msk#define CAN_RDH1R_DATA7_Msk (0xFFUL << CAN_RDH1R_DATA7_Pos)#define CAN_RDH1R_DATA7_Pos (24U)#define CAN_RDH1R_DATA6 CAN_RDH1R_DATA6_Msk#define CAN_RDH1R_DATA6_Msk (0xFFUL << CAN_RDH1R_DATA6_Pos)#define CAN_RDH1R_DATA6_Pos (16U)#define CAN_RDH1R_DATA5 CAN_RDH1R_DATA5_Msk#define CAN_RDH1R_DATA5_Msk (0xFFUL << CAN_RDH1R_DATA5_Pos)#define CAN_RDH1R_DATA5_Pos (8U)#define CAN_RDH1R_DATA4 CAN_RDH1R_DATA4_Msk#define CAN_RDH1R_DATA4_Msk (0xFFUL << CAN_RDH1R_DATA4_Pos)#define CAN_RDH1R_DATA4_Pos (0U)#define CAN_RDL1R_DATA3 CAN_RDL1R_DATA3_Msk#define CAN_RDL1R_DATA3_Msk (0xFFUL << CAN_RDL1R_DATA3_Pos)#define CAN_RDL1R_DATA3_Pos (24U)#define CAN_RDL1R_DATA2 CAN_RDL1R_DATA2_Msk#define CAN_RDL1R_DATA2_Msk (0xFFUL << CAN_RDL1R_DATA2_Pos)#define CAN_RDL1R_DATA2_Pos (16U)#define CAN_RDL1R_DATA1 CAN_RDL1R_DATA1_Msk#define CAN_RDL1R_DATA1_Msk (0xFFUL << CAN_RDL1R_DATA1_Pos)#define CAN_RDL1R_DATA1_Pos (8U)#define CAN_RDL1R_DATA0 CAN_RDL1R_DATA0_Msk#define CAN_RDL1R_DATA0_Msk (0xFFUL << CAN_RDL1R_DATA0_Pos)#define CAN_RDL1R_DATA0_Pos (0U)#define CAN_RDT1R_TIME CAN_RDT1R_TIME_Msk#define CAN_RDT1R_TIME_Msk (0xFFFFUL << CAN_RDT1R_TIME_Pos)#define CAN_RDT1R_TIME_Pos (16U)#define CAN_RDT1R_FMI CAN_RDT1R_FMI_Msk#define CAN_RDT1R_FMI_Msk (0xFFUL << CAN_RDT1R_FMI_Pos)#define CAN_RDT1R_FMI_Pos (8U)#define CAN_RDT1R_DLC CAN_RDT1R_DLC_Msk#define CAN_RDT1R_DLC_Msk (0xFUL << CAN_RDT1R_DLC_Pos)#define CAN_RDT1R_DLC_Pos (0U)#define CAN_RI1R_STID CAN_RI1R_STID_Msk#define CAN_RI1R_STID_Msk (0x7FFUL << CAN_RI1R_STID_Pos)#define CAN_RI1R_STID_Pos (21U)#define CAN_RI1R_EXID CAN_RI1R_EXID_Msk#define CAN_RI1R_EXID_Msk (0x3FFFFUL << CAN_RI1R_EXID_Pos)#define CAN_RI1R_EXID_Pos (3U)#define CAN_RI1R_IDE CAN_RI1R_IDE_Msk#define CAN_RI1R_IDE_Msk (0x1UL << CAN_RI1R_IDE_Pos)#define CAN_RI1R_IDE_Pos (2U)#define CAN_RI1R_RTR CAN_RI1R_RTR_Msk#define CAN_RI1R_RTR_Msk (0x1UL << CAN_RI1R_RTR_Pos)#define CAN_RI1R_RTR_Pos (1U)#define CAN_RDH0R_DATA7 CAN_RDH0R_DATA7_Msk#define CAN_RDH0R_DATA7_Msk (0xFFUL << CAN_RDH0R_DATA7_Pos)#define CAN_RDH0R_DATA7_Pos (24U)#define CAN_RDH0R_DATA6 CAN_RDH0R_DATA6_Msk#define CAN_RDH0R_DATA6_Msk (0xFFUL << CAN_RDH0R_DATA6_Pos)#define CAN_RDH0R_DATA6_Pos (16U)#define CAN_RDH0R_DATA5 CAN_RDH0R_DATA5_Msk#define CAN_RDH0R_DATA5_Msk (0xFFUL << CAN_RDH0R_DATA5_Pos)#define CAN_RDH0R_DATA5_Pos (8U)#define CAN_RDH0R_DATA4 CAN_RDH0R_DATA4_Msk#define CAN_RDH0R_DATA4_Msk (0xFFUL << CAN_RDH0R_DATA4_Pos)#define CAN_RDH0R_DATA4_Pos (0U)#define CAN_RDL0R_DATA3 CAN_RDL0R_DATA3_Msk#define CAN_RDL0R_DATA3_Msk (0xFFUL << CAN_RDL0R_DATA3_Pos)#define CAN_RDL0R_DATA3_Pos (24U)#define CAN_RDL0R_DATA2 CAN_RDL0R_DATA2_Msk#define CAN_RDL0R_DATA2_Msk (0xFFUL << CAN_RDL0R_DATA2_Pos)#define CAN_RDL0R_DATA2_Pos (16U)#define CAN_RDL0R_DATA1 CAN_RDL0R_DATA1_Msk#define CAN_RDL0R_DATA1_Msk (0xFFUL << CAN_RDL0R_DATA1_Pos)#define CAN_RDL0R_DATA1_Pos (8U)#define CAN_RDL0R_DATA0 CAN_RDL0R_DATA0_Msk#define CAN_RDL0R_DATA0_Msk (0xFFUL << CAN_RDL0R_DATA0_Pos)#define CAN_RDL0R_DATA0_Pos (0U)#define CAN_RDT0R_TIME CAN_RDT0R_TIME_Msk#define CAN_RDT0R_TIME_Msk (0xFFFFUL << CAN_RDT0R_TIME_Pos)#define CAN_RDT0R_TIME_Pos (16U)#define CAN_RDT0R_FMI CAN_RDT0R_FMI_Msk#define CAN_RDT0R_FMI_Msk (0xFFUL << CAN_RDT0R_FMI_Pos)#define CAN_RDT0R_FMI_Pos (8U)#define CAN_RDT0R_DLC CAN_RDT0R_DLC_Msk#define CAN_RDT0R_DLC_Msk (0xFUL << CAN_RDT0R_DLC_Pos)#define CAN_RDT0R_DLC_Pos (0U)#define CAN_RI0R_STID CAN_RI0R_STID_Msk#define CAN_RI0R_STID_Msk (0x7FFUL << CAN_RI0R_STID_Pos)#define CAN_RI0R_STID_Pos (21U)#define CAN_RI0R_EXID CAN_RI0R_EXID_Msk#define CAN_RI0R_EXID_Msk (0x3FFFFUL << CAN_RI0R_EXID_Pos)#define CAN_RI0R_EXID_Pos (3U)#define CAN_RI0R_IDE CAN_RI0R_IDE_Msk#define CAN_RI0R_IDE_Msk (0x1UL << CAN_RI0R_IDE_Pos)#define CAN_RI0R_IDE_Pos (2U)#define CAN_RI0R_RTR CAN_RI0R_RTR_Msk#define CAN_RI0R_RTR_Msk (0x1UL << CAN_RI0R_RTR_Pos)#define CAN_RI0R_RTR_Pos (1U)#define CAN_TDH2R_DATA7 CAN_TDH2R_DATA7_Msk#define CAN_TDH2R_DATA7_Msk (0xFFUL << CAN_TDH2R_DATA7_Pos)#define CAN_TDH2R_DATA7_Pos (24U)#define CAN_TDH2R_DATA6 CAN_TDH2R_DATA6_Msk#define CAN_TDH2R_DATA6_Msk (0xFFUL << CAN_TDH2R_DATA6_Pos)#define CAN_TDH2R_DATA6_Pos (16U)#define CAN_TDH2R_DATA5 CAN_TDH2R_DATA5_Msk#define CAN_TDH2R_DATA5_Msk (0xFFUL << CAN_TDH2R_DATA5_Pos)#define CAN_TDH2R_DATA5_Pos (8U)#define CAN_TDH2R_DATA4 CAN_TDH2R_DATA4_Msk#define CAN_TDH2R_DATA4_Msk (0xFFUL << CAN_TDH2R_DATA4_Pos)#define CAN_TDH2R_DATA4_Pos (0U)#define CAN_TDL2R_DATA3 CAN_TDL2R_DATA3_Msk#define CAN_TDL2R_DATA3_Msk (0xFFUL << CAN_TDL2R_DATA3_Pos)#define CAN_TDL2R_DATA3_Pos (24U)#define CAN_TDL2R_DATA2 CAN_TDL2R_DATA2_Msk#define CAN_TDL2R_DATA2_Msk (0xFFUL << CAN_TDL2R_DATA2_Pos)#define CAN_TDL2R_DATA2_Pos (16U)#define CAN_TDL2R_DATA1 CAN_TDL2R_DATA1_Msk#define CAN_TDL2R_DATA1_Msk (0xFFUL << CAN_TDL2R_DATA1_Pos)#define CAN_TDL2R_DATA1_Pos (8U)#define CAN_TDL2R_DATA0 CAN_TDL2R_DATA0_Msk#define CAN_TDL2R_DATA0_Msk (0xFFUL << CAN_TDL2R_DATA0_Pos)#define CAN_TDL2R_DATA0_Pos (0U)#define CAN_TDT2R_TIME CAN_TDT2R_TIME_Msk#define CAN_TDT2R_TIME_Msk (0xFFFFUL << CAN_TDT2R_TIME_Pos)#define CAN_TDT2R_TIME_Pos (16U)#define CAN_TDT2R_TGT CAN_TDT2R_TGT_Msk#define CAN_TDT2R_TGT_Msk (0x1UL << CAN_TDT2R_TGT_Pos)#define CAN_TDT2R_TGT_Pos (8U)#define CAN_TDT2R_DLC CAN_TDT2R_DLC_Msk#define CAN_TDT2R_DLC_Msk (0xFUL << CAN_TDT2R_DLC_Pos)#define CAN_TDT2R_DLC_Pos (0U)#define CAN_TI2R_STID CAN_TI2R_STID_Msk#define CAN_TI2R_STID_Msk (0x7FFUL << CAN_TI2R_STID_Pos)#define CAN_TI2R_STID_Pos (21U)#define CAN_TI2R_EXID CAN_TI2R_EXID_Msk#define CAN_TI2R_EXID_Msk (0x3FFFFUL << CAN_TI2R_EXID_Pos)#define CAN_TI2R_EXID_Pos (3U)#define CAN_TI2R_IDE CAN_TI2R_IDE_Msk#define CAN_TI2R_IDE_Msk (0x1UL << CAN_TI2R_IDE_Pos)#define CAN_TI2R_IDE_Pos (2U)#define CAN_TI2R_RTR CAN_TI2R_RTR_Msk#define CAN_TI2R_RTR_Msk (0x1UL << CAN_TI2R_RTR_Pos)#define CAN_TI2R_RTR_Pos (1U)#define CAN_TI2R_TXRQ CAN_TI2R_TXRQ_Msk#define CAN_TI2R_TXRQ_Msk (0x1UL << CAN_TI2R_TXRQ_Pos)#define CAN_TI2R_TXRQ_Pos (0U)#define CAN_TDH1R_DATA7 CAN_TDH1R_DATA7_Msk#define CAN_TDH1R_DATA7_Msk (0xFFUL << CAN_TDH1R_DATA7_Pos)#define CAN_TDH1R_DATA7_Pos (24U)#define CAN_TDH1R_DATA6 CAN_TDH1R_DATA6_Msk#define CAN_TDH1R_DATA6_Msk (0xFFUL << CAN_TDH1R_DATA6_Pos)#define CAN_TDH1R_DATA6_Pos (16U)#define CAN_TDH1R_DATA5 CAN_TDH1R_DATA5_Msk#define CAN_TDH1R_DATA5_Msk (0xFFUL << CAN_TDH1R_DATA5_Pos)#define CAN_TDH1R_DATA5_Pos (8U)#define CAN_TDH1R_DATA4 CAN_TDH1R_DATA4_Msk#define CAN_TDH1R_DATA4_Msk (0xFFUL << CAN_TDH1R_DATA4_Pos)#define CAN_TDH1R_DATA4_Pos (0U)#define CAN_TDL1R_DATA3 CAN_TDL1R_DATA3_Msk#define CAN_TDL1R_DATA3_Msk (0xFFUL << CAN_TDL1R_DATA3_Pos)#define CAN_TDL1R_DATA3_Pos (24U)#define CAN_TDL1R_DATA2 CAN_TDL1R_DATA2_Msk#define CAN_TDL1R_DATA2_Msk (0xFFUL << CAN_TDL1R_DATA2_Pos)#define CAN_TDL1R_DATA2_Pos (16U)#define CAN_TDL1R_DATA1 CAN_TDL1R_DATA1_Msk#define CAN_TDL1R_DATA1_Msk (0xFFUL << CAN_TDL1R_DATA1_Pos)#define CAN_TDL1R_DATA1_Pos (8U)#define CAN_TDL1R_DATA0 CAN_TDL1R_DATA0_Msk#define CAN_TDL1R_DATA0_Msk (0xFFUL << CAN_TDL1R_DATA0_Pos)#define CAN_TDL1R_DATA0_Pos (0U)#define CAN_TDT1R_TIME CAN_TDT1R_TIME_Msk#define CAN_TDT1R_TIME_Msk (0xFFFFUL << CAN_TDT1R_TIME_Pos)#define CAN_TDT1R_TIME_Pos (16U)#define CAN_TDT1R_TGT CAN_TDT1R_TGT_Msk#define CAN_TDT1R_TGT_Msk (0x1UL << CAN_TDT1R_TGT_Pos)#define CAN_TDT1R_TGT_Pos (8U)#define CAN_TDT1R_DLC CAN_TDT1R_DLC_Msk#define CAN_TDT1R_DLC_Msk (0xFUL << CAN_TDT1R_DLC_Pos)#define CAN_TDT1R_DLC_Pos (0U)#define CAN_TI1R_STID CAN_TI1R_STID_Msk#define CAN_TI1R_STID_Msk (0x7FFUL << CAN_TI1R_STID_Pos)#define CAN_TI1R_STID_Pos (21U)#define CAN_TI1R_EXID CAN_TI1R_EXID_Msk#define CAN_TI1R_EXID_Msk (0x3FFFFUL << CAN_TI1R_EXID_Pos)#define CAN_TI1R_EXID_Pos (3U)#define CAN_TI1R_IDE CAN_TI1R_IDE_Msk#define CAN_TI1R_IDE_Msk (0x1UL << CAN_TI1R_IDE_Pos)#define CAN_TI1R_IDE_Pos (2U)#define CAN_TI1R_RTR CAN_TI1R_RTR_Msk#define CAN_TI1R_RTR_Msk (0x1UL << CAN_TI1R_RTR_Pos)#define CAN_TI1R_RTR_Pos (1U)#define CAN_TI1R_TXRQ CAN_TI1R_TXRQ_Msk#define CAN_TI1R_TXRQ_Msk (0x1UL << CAN_TI1R_TXRQ_Pos)#define CAN_TI1R_TXRQ_Pos (0U)#define CAN_TDH0R_DATA7 CAN_TDH0R_DATA7_Msk#define CAN_TDH0R_DATA7_Msk (0xFFUL << CAN_TDH0R_DATA7_Pos)#define CAN_TDH0R_DATA7_Pos (24U)#define CAN_TDH0R_DATA6 CAN_TDH0R_DATA6_Msk#define CAN_TDH0R_DATA6_Msk (0xFFUL << CAN_TDH0R_DATA6_Pos)#define CAN_TDH0R_DATA6_Pos (16U)#define CAN_TDH0R_DATA5 CAN_TDH0R_DATA5_Msk#define CAN_TDH0R_DATA5_Msk (0xFFUL << CAN_TDH0R_DATA5_Pos)#define CAN_TDH0R_DATA5_Pos (8U)#define CAN_TDH0R_DATA4 CAN_TDH0R_DATA4_Msk#define CAN_TDH0R_DATA4_Msk (0xFFUL << CAN_TDH0R_DATA4_Pos)#define CAN_TDH0R_DATA4_Pos (0U)#define CAN_TDL0R_DATA3 CAN_TDL0R_DATA3_Msk#define CAN_TDL0R_DATA3_Msk (0xFFUL << CAN_TDL0R_DATA3_Pos)#define CAN_TDL0R_DATA3_Pos (24U)#define CAN_TDL0R_DATA2 CAN_TDL0R_DATA2_Msk#define CAN_TDL0R_DATA2_Msk (0xFFUL << CAN_TDL0R_DATA2_Pos)#define CAN_TDL0R_DATA2_Pos (16U)#define CAN_TDL0R_DATA1 CAN_TDL0R_DATA1_Msk#define CAN_TDL0R_DATA1_Msk (0xFFUL << CAN_TDL0R_DATA1_Pos)#define CAN_TDL0R_DATA1_Pos (8U)#define CAN_TDL0R_DATA0 CAN_TDL0R_DATA0_Msk#define CAN_TDL0R_DATA0_Msk (0xFFUL << CAN_TDL0R_DATA0_Pos)#define CAN_TDL0R_DATA0_Pos (0U)#define CAN_TDT0R_TIME CAN_TDT0R_TIME_Msk#define __HAL_RCC_TIM10_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM10RST))#define CAN_TDT0R_TIME_Pos (16U)#define CAN_TDT0R_TGT CAN_TDT0R_TGT_Msk#define CAN_TDT0R_TGT_Msk (0x1UL << CAN_TDT0R_TGT_Pos)#define CAN_TDT0R_TGT_Pos (8U)#define CAN_TDT0R_DLC CAN_TDT0R_DLC_Msk#define CAN_TDT0R_DLC_Msk (0xFUL << CAN_TDT0R_DLC_Pos)#define CAN_TDT0R_DLC_Pos (0U)#define CAN_TI0R_STID CAN_TI0R_STID_Msk#define CAN_TI0R_STID_Msk (0x7FFUL << CAN_TI0R_STID_Pos)#define CAN_TI0R_STID_Pos (21U)#define CAN_TI0R_EXID CAN_TI0R_EXID_Msk#define CAN_TI0R_EXID_Msk (0x3FFFFUL << CAN_TI0R_EXID_Pos)#define CAN_TI0R_EXID_Pos (3U)#define CAN_TI0R_IDE CAN_TI0R_IDE_Msk#define CAN_TI0R_IDE_Msk (0x1UL << CAN_TI0R_IDE_Pos)#define CAN_TI0R_IDE_Pos (2U)#define CAN_TI0R_RTR CAN_TI0R_RTR_Msk#define CAN_TI0R_RTR_Msk (0x1UL << CAN_TI0R_RTR_Pos)#define CAN_TI0R_RTR_Pos (1U)#define CAN_TI0R_TXRQ CAN_TI0R_TXRQ_Msk#define CAN_TI0R_TXRQ_Msk (0x1UL << CAN_TI0R_TXRQ_Pos)#define CAN_TI0R_TXRQ_Pos (0U)#define CAN_BTR_SILM CAN_BTR_SILM_Msk#define CAN_BTR_SILM_Msk (0x1UL << CAN_BTR_SILM_Pos)#define CAN_BTR_SILM_Pos (31U)#define CAN_BTR_LBKM CAN_BTR_LBKM_Msk#define CAN_BTR_LBKM_Msk (0x1UL << CAN_BTR_LBKM_Pos)#define CAN_BTR_LBKM_Pos (30U)#define CAN_BTR_SJW_1 (0x2UL << CAN_BTR_SJW_Pos)#define CAN_BTR_SJW_0 (0x1UL << CAN_BTR_SJW_Pos)#define CAN_BTR_SJW CAN_BTR_SJW_Msk#define CAN_BTR_SJW_Msk (0x3UL << CAN_BTR_SJW_Pos)#define CAN_BTR_SJW_Pos (24U)#define CAN_BTR_TS2_2 (0x4UL << CAN_BTR_TS2_Pos)#define CAN_BTR_TS2_1 (0x2UL << CAN_BTR_TS2_Pos)#define CAN_BTR_TS2_0 (0x1UL << CAN_BTR_TS2_Pos)#define CAN_BTR_TS2 CAN_BTR_TS2_Msk#define CAN_BTR_TS2_Msk (0x7UL << CAN_BTR_TS2_Pos)#define CAN_BTR_TS2_Pos (20U)#define CAN_BTR_TS1_3 (0x8UL << CAN_BTR_TS1_Pos)#define CAN_BTR_TS1_2 (0x4UL << CAN_BTR_TS1_Pos)#define CAN_BTR_TS1_1 (0x2UL << CAN_BTR_TS1_Pos)#define CAN_BTR_TS1_0 (0x1UL << CAN_BTR_TS1_Pos)#define CAN_BTR_TS1 CAN_BTR_TS1_Msk#define CAN_BTR_TS1_Msk (0xFUL << CAN_BTR_TS1_Pos)#define CAN_BTR_TS1_Pos (16U)#define CAN_BTR_BRP CAN_BTR_BRP_Msk#define CAN_BTR_BRP_Msk (0x3FFUL << CAN_BTR_BRP_Pos)#define CAN_BTR_BRP_Pos (0U)#define CAN_ESR_REC CAN_ESR_REC_Msk#define CAN_ESR_REC_Msk (0xFFUL << CAN_ESR_REC_Pos)#define CAN_ESR_REC_Pos (24U)#define CAN_ESR_TEC CAN_ESR_TEC_Msk#define CAN_ESR_TEC_Msk (0xFFUL << CAN_ESR_TEC_Pos)#define CAN_ESR_TEC_Pos (16U)#define CAN_ESR_LEC_2 (0x4UL << CAN_ESR_LEC_Pos)#define CAN_ESR_LEC_1 (0x2UL << CAN_ESR_LEC_Pos)#define CAN_ESR_LEC_0 (0x1UL << CAN_ESR_LEC_Pos)#define CAN_ESR_LEC CAN_ESR_LEC_Msk#define CAN_ESR_LEC_Msk (0x7UL << CAN_ESR_LEC_Pos)#define CAN_ESR_LEC_Pos (4U)#define CAN_ESR_BOFF CAN_ESR_BOFF_Msk#define CAN_ESR_BOFF_Msk (0x1UL << CAN_ESR_BOFF_Pos)#define CAN_ESR_BOFF_Pos (2U)#define CAN_ESR_EPVF CAN_ESR_EPVF_Msk#define CAN_ESR_EPVF_Msk (0x1UL << CAN_ESR_EPVF_Pos)#define CAN_ESR_EPVF_Pos (1U)#define CAN_ESR_EWGF CAN_ESR_EWGF_Msk#define CAN_ESR_EWGF_Msk (0x1UL << CAN_ESR_EWGF_Pos)#define CAN_ESR_EWGF_Pos (0U)#define CAN_IER_SLKIE CAN_IER_SLKIE_Msk#define CAN_IER_SLKIE_Msk (0x1UL << CAN_IER_SLKIE_Pos)#define CAN_IER_SLKIE_Pos (17U)#define CAN_IER_WKUIE CAN_IER_WKUIE_Msk#define CAN_IER_WKUIE_Msk (0x1UL << CAN_IER_WKUIE_Pos)#define CAN_IER_WKUIE_Pos (16U)#define CAN_IER_ERRIE CAN_IER_ERRIE_Msk#define CAN_IER_ERRIE_Msk (0x1UL << CAN_IER_ERRIE_Pos)#define CAN_IER_ERRIE_Pos (15U)#define CAN_IER_LECIE CAN_IER_LECIE_Msk#define CAN_IER_LECIE_Msk (0x1UL << CAN_IER_LECIE_Pos)#define CAN_IER_LECIE_Pos (11U)#define CAN_IER_BOFIE CAN_IER_BOFIE_Msk#define CAN_IER_BOFIE_Msk (0x1UL << CAN_IER_BOFIE_Pos)#define CAN_IER_BOFIE_Pos (10U)#define CAN_IER_EPVIE CAN_IER_EPVIE_Msk#define CAN_IER_EPVIE_Msk (0x1UL << CAN_IER_EPVIE_Pos)#define CAN_IER_EPVIE_Pos (9U)#define CAN_IER_EWGIE CAN_IER_EWGIE_Msk#define CAN_IER_EWGIE_Msk (0x1UL << CAN_IER_EWGIE_Pos)#define CAN_IER_EWGIE_Pos (8U)#define CAN_IER_FOVIE1 CAN_IER_FOVIE1_Msk#define CAN_IER_FOVIE1_Msk (0x1UL << CAN_IER_FOVIE1_Pos)#define CAN_IER_FOVIE1_Pos (6U)#define CAN_IER_FFIE1 CAN_IER_FFIE1_Msk#define CAN_IER_FFIE1_Msk (0x1UL << CAN_IER_FFIE1_Pos)#define CAN_IER_FFIE1_Pos (5U)#define CAN_IER_FMPIE1 CAN_IER_FMPIE1_Msk#define CAN_IER_FMPIE1_Msk (0x1UL << CAN_IER_FMPIE1_Pos)#define CAN_IER_FMPIE1_Pos (4U)#define CAN_IER_FOVIE0 CAN_IER_FOVIE0_Msk#define CAN_IER_FOVIE0_Msk (0x1UL << CAN_IER_FOVIE0_Pos)#define CAN_IER_FOVIE0_Pos (3U)#define CAN_IER_FFIE0 CAN_IER_FFIE0_Msk#define CAN_IER_FFIE0_Msk (0x1UL << CAN_IER_FFIE0_Pos)#define CAN_IER_FFIE0_Pos (2U)#define CAN_IER_FMPIE0 CAN_IER_FMPIE0_Msk#define CAN_IER_FMPIE0_Msk (0x1UL << CAN_IER_FMPIE0_Pos)#define CAN_IER_FMPIE0_Pos (1U)#define CAN_IER_TMEIE CAN_IER_TMEIE_Msk#define CAN_IER_TMEIE_Msk (0x1UL << CAN_IER_TMEIE_Pos)#define CAN_IER_TMEIE_Pos (0U)#define CAN_RF1R_RFOM1 CAN_RF1R_RFOM1_Msk#define CAN_RF1R_RFOM1_Msk (0x1UL << CAN_RF1R_RFOM1_Pos)#define CAN_RF1R_RFOM1_Pos (5U)#define CAN_RF1R_FOVR1 CAN_RF1R_FOVR1_Msk#define CAN_RF1R_FOVR1_Msk (0x1UL << CAN_RF1R_FOVR1_Pos)#define CAN_RF1R_FOVR1_Pos (4U)#define CAN_RF1R_FULL1 CAN_RF1R_FULL1_Msk#define CAN_RF1R_FULL1_Msk (0x1UL << CAN_RF1R_FULL1_Pos)#define CAN_RF1R_FULL1_Pos (3U)#define CAN_RF1R_FMP1 CAN_RF1R_FMP1_Msk#define CAN_RF1R_FMP1_Msk (0x3UL << CAN_RF1R_FMP1_Pos)#define CAN_RF1R_FMP1_Pos (0U)#define CAN_RF0R_RFOM0 CAN_RF0R_RFOM0_Msk#define CAN_RF0R_RFOM0_Msk (0x1UL << CAN_RF0R_RFOM0_Pos)#define CAN_RF0R_RFOM0_Pos (5U)#define CAN_RF0R_FOVR0 CAN_RF0R_FOVR0_Msk#define CAN_RF0R_FOVR0_Msk (0x1UL << CAN_RF0R_FOVR0_Pos)#define CAN_RF0R_FOVR0_Pos (4U)#define CAN_RF0R_FULL0 CAN_RF0R_FULL0_Msk#define CAN_RF0R_FULL0_Msk (0x1UL << CAN_RF0R_FULL0_Pos)#define CAN_RF0R_FULL0_Pos (3U)#define CAN_RF0R_FMP0 CAN_RF0R_FMP0_Msk#define CAN_RF0R_FMP0_Msk (0x3UL << CAN_RF0R_FMP0_Pos)#define CAN_RF0R_FMP0_Pos (0U)#define CAN_TSR_LOW2 CAN_TSR_LOW2_Msk#define CAN_TSR_LOW2_Msk (0x1UL << CAN_TSR_LOW2_Pos)#define CAN_TSR_LOW2_Pos (31U)#define CAN_TSR_LOW1 CAN_TSR_LOW1_Msk#define CAN_TSR_LOW1_Msk (0x1UL << CAN_TSR_LOW1_Pos)#define CAN_TSR_LOW1_Pos (30U)#define CAN_TSR_LOW0 CAN_TSR_LOW0_Msk#define CAN_TSR_LOW0_Msk (0x1UL << CAN_TSR_LOW0_Pos)#define CAN_TSR_LOW0_Pos (29U)#define CAN_TSR_LOW CAN_TSR_LOW_Msk#define CAN_TSR_LOW_Msk (0x7UL << CAN_TSR_LOW_Pos)#define CAN_TSR_LOW_Pos (29U)#define CAN_TSR_TME2 CAN_TSR_TME2_Msk#define CAN_TSR_TME2_Msk (0x1UL << CAN_TSR_TME2_Pos)#define CAN_TSR_TME2_Pos (28U)#define CAN_TSR_TME1 CAN_TSR_TME1_Msk#define CAN_TSR_TME1_Msk (0x1UL << CAN_TSR_TME1_Pos)#define CAN_TSR_TME1_Pos (27U)#define CAN_TSR_TME0 CAN_TSR_TME0_Msk#define CAN_TSR_TME0_Msk (0x1UL << CAN_TSR_TME0_Pos)#define CAN_TSR_TME0_Pos (26U)#define CAN_TSR_TME CAN_TSR_TME_Msk#define CAN_TSR_TME_Msk (0x7UL << CAN_TSR_TME_Pos)#define CAN_TSR_TME_Pos (26U)#define CAN_TSR_CODE CAN_TSR_CODE_Msk#define CAN_TSR_CODE_Msk (0x3UL << CAN_TSR_CODE_Pos)#define CAN_TSR_CODE_Pos (24U)#define CAN_TSR_ABRQ2 CAN_TSR_ABRQ2_Msk#define CAN_TSR_ABRQ2_Msk (0x1UL << CAN_TSR_ABRQ2_Pos)#define CAN_TSR_ABRQ2_Pos (23U)#define CAN_TSR_TERR2 CAN_TSR_TERR2_Msk#define CAN_TSR_TERR2_Msk (0x1UL << CAN_TSR_TERR2_Pos)#define CAN_TSR_TERR2_Pos (19U)#define CAN_TSR_ALST2 CAN_TSR_ALST2_Msk#define CAN_TSR_ALST2_Msk (0x1UL << CAN_TSR_ALST2_Pos)#define CAN_TSR_ALST2_Pos (18U)#define CAN_TSR_TXOK2 CAN_TSR_TXOK2_Msk#define CAN_TSR_TXOK2_Msk (0x1UL << CAN_TSR_TXOK2_Pos)#define CAN_TSR_TXOK2_Pos (17U)#define CAN_TSR_RQCP2 CAN_TSR_RQCP2_Msk#define CAN_TSR_RQCP2_Msk (0x1UL << CAN_TSR_RQCP2_Pos)#define CAN_TSR_RQCP2_Pos (16U)#define CAN_TSR_ABRQ1 CAN_TSR_ABRQ1_Msk#define CAN_TSR_ABRQ1_Msk (0x1UL << CAN_TSR_ABRQ1_Pos)#define CAN_TSR_ABRQ1_Pos (15U)#define CAN_TSR_TERR1 CAN_TSR_TERR1_Msk#define CAN_TSR_TERR1_Msk (0x1UL << CAN_TSR_TERR1_Pos)#define CAN_TSR_TERR1_Pos (11U)#define CAN_TSR_ALST1 CAN_TSR_ALST1_Msk#define CAN_TSR_ALST1_Msk (0x1UL << CAN_TSR_ALST1_Pos)#define CAN_TSR_ALST1_Pos (10U)#define CAN_TSR_TXOK1 CAN_TSR_TXOK1_Msk#define CAN_TSR_TXOK1_Msk (0x1UL << CAN_TSR_TXOK1_Pos)#define CAN_TSR_TXOK1_Pos (9U)#define CAN_TSR_RQCP1 CAN_TSR_RQCP1_Msk#define CAN_TSR_RQCP1_Msk (0x1UL << CAN_TSR_RQCP1_Pos)#define CAN_TSR_RQCP1_Pos (8U)#define CAN_TSR_ABRQ0 CAN_TSR_ABRQ0_Msk#define CAN_TSR_ABRQ0_Msk (0x1UL << CAN_TSR_ABRQ0_Pos)#define CAN_TSR_ABRQ0_Pos (7U)#define CAN_TSR_TERR0 CAN_TSR_TERR0_Msk#define CAN_TSR_TERR0_Msk (0x1UL << CAN_TSR_TERR0_Pos)#define CAN_TSR_TERR0_Pos (3U)#define CAN_TSR_ALST0 CAN_TSR_ALST0_Msk#define CAN_TSR_ALST0_Msk (0x1UL << CAN_TSR_ALST0_Pos)#define CAN_TSR_ALST0_Pos (2U)#define CAN_TSR_TXOK0 CAN_TSR_TXOK0_Msk#define CAN_TSR_TXOK0_Msk (0x1UL << CAN_TSR_TXOK0_Pos)#define CAN_TSR_TXOK0_Pos (1U)#define CAN_TSR_RQCP0 CAN_TSR_RQCP0_Msk#define CAN_TSR_RQCP0_Msk (0x1UL << CAN_TSR_RQCP0_Pos)#define CAN_TSR_RQCP0_Pos (0U)#define CAN_MSR_RX CAN_MSR_RX_Msk#define CAN_MSR_RX_Msk (0x1UL << CAN_MSR_RX_Pos)#define CAN_MSR_RX_Pos (11U)#define CAN_MSR_SAMP CAN_MSR_SAMP_Msk#define CAN_MSR_SAMP_Msk (0x1UL << CAN_MSR_SAMP_Pos)#define CAN_MSR_SAMP_Pos (10U)#define CAN_MSR_RXM CAN_MSR_RXM_Msk#define CAN_MSR_RXM_Msk (0x1UL << CAN_MSR_RXM_Pos)#define CAN_MSR_RXM_Pos (9U)#define CAN_MSR_TXM CAN_MSR_TXM_Msk#define CAN_MSR_TXM_Msk (0x1UL << CAN_MSR_TXM_Pos)#define CAN_MSR_TXM_Pos (8U)#define CAN_MSR_SLAKI CAN_MSR_SLAKI_Msk#define CAN_MSR_SLAKI_Msk (0x1UL << CAN_MSR_SLAKI_Pos)#define CAN_MSR_SLAKI_Pos (4U)#define CAN_MSR_WKUI CAN_MSR_WKUI_Msk#define CAN_MSR_WKUI_Msk (0x1UL << CAN_MSR_WKUI_Pos)#define CAN_MSR_WKUI_Pos (3U)#define CAN_MSR_ERRI CAN_MSR_ERRI_Msk#define CAN_MSR_ERRI_Msk (0x1UL << CAN_MSR_ERRI_Pos)#define CAN_MSR_ERRI_Pos (2U)#define CAN_MSR_SLAK CAN_MSR_SLAK_Msk#define CAN_MSR_SLAK_Msk (0x1UL << CAN_MSR_SLAK_Pos)#define CAN_MSR_SLAK_Pos (1U)#define CAN_MSR_INAK CAN_MSR_INAK_Msk#define CAN_MSR_INAK_Msk (0x1UL << CAN_MSR_INAK_Pos)#define CAN_MSR_INAK_Pos (0U)#define CAN_MCR_RESET CAN_MCR_RESET_Msk#define CAN_MCR_RESET_Msk (0x1UL << CAN_MCR_RESET_Pos)#define CAN_MCR_RESET_Pos (15U)#define CAN_MCR_TTCM CAN_MCR_TTCM_Msk#define CAN_MCR_TTCM_Msk (0x1UL << CAN_MCR_TTCM_Pos)#define CAN_MCR_TTCM_Pos (7U)#define CAN_MCR_ABOM CAN_MCR_ABOM_Msk#define CAN_MCR_ABOM_Msk (0x1UL << CAN_MCR_ABOM_Pos)#define CAN_MCR_ABOM_Pos (6U)#define CAN_MCR_AWUM CAN_MCR_AWUM_Msk#define CAN_MCR_AWUM_Msk (0x1UL << CAN_MCR_AWUM_Pos)#define CAN_MCR_AWUM_Pos (5U)#define CAN_MCR_NART CAN_MCR_NART_Msk#define CAN_MCR_NART_Msk (0x1UL << CAN_MCR_NART_Pos)#define CAN_MCR_NART_Pos (4U)#define CAN_MCR_RFLM CAN_MCR_RFLM_Msk#define CAN_MCR_RFLM_Msk (0x1UL << CAN_MCR_RFLM_Pos)#define CAN_MCR_RFLM_Pos (3U)#define CAN_MCR_TXFP CAN_MCR_TXFP_Msk#define CAN_MCR_TXFP_Msk (0x1UL << CAN_MCR_TXFP_Pos)#define CAN_MCR_TXFP_Pos (2U)#define CAN_MCR_SLEEP CAN_MCR_SLEEP_Msk#define CAN_MCR_SLEEP_Msk (0x1UL << CAN_MCR_SLEEP_Pos)#define CAN_MCR_SLEEP_Pos (1U)#define CAN_MCR_INRQ CAN_MCR_INRQ_Msk#define CAN_MCR_INRQ_Msk (0x1UL << CAN_MCR_INRQ_Pos)#define CAN_MCR_INRQ_Pos (0U)#define ADC_CDR_RDATA_SLV ADC_CDR_DATA2#define ADC_CDR_RDATA_MST ADC_CDR_DATA1#define ADC_CDR_DATA2 ADC_CDR_DATA2_Msk#define ADC_CDR_DATA2_Msk (0xFFFFUL << ADC_CDR_DATA2_Pos)#define ADC_CDR_DATA2_Pos (16U)#define ADC_CDR_DATA1 ADC_CDR_DATA1_Msk#define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos)#define ADC_CDR_DATA1_Pos (0U)#define ADC_CCR_TSVREFE ADC_CCR_TSVREFE_Msk#define ADC_CCR_TSVREFE_Msk (0x1UL << ADC_CCR_TSVREFE_Pos)#define ADC_CCR_TSVREFE_Pos (23U)#define ADC_CCR_VBATE ADC_CCR_VBATE_Msk#define ADC_CCR_VBATE_Msk (0x1UL << ADC_CCR_VBATE_Pos)#define ADC_CCR_VBATE_Pos (22U)#define ADC_CCR_ADCPRE_1 (0x2UL << ADC_CCR_ADCPRE_Pos)#define ADC_CCR_ADCPRE ADC_CCR_ADCPRE_Msk#define ADC_CCR_ADCPRE_Msk (0x3UL << ADC_CCR_ADCPRE_Pos)#define ADC_CCR_DMA_1 (0x2UL << ADC_CCR_DMA_Pos)#define ADC_CCR_DMA_0 (0x1UL << ADC_CCR_DMA_Pos)#define ADC_CCR_DMA ADC_CCR_DMA_Msk#define ADC_CCR_DMA_Msk (0x3UL << ADC_CCR_DMA_Pos)#define ADC_CCR_DMA_Pos (14U)#define ADC_CCR_DDS ADC_CCR_DDS_Msk#define ADC_CCR_DDS_Msk (0x1UL << ADC_CCR_DDS_Pos)#define ADC_CCR_DDS_Pos (13U)#define ADC_CCR_DELAY_3 (0x8UL << ADC_CCR_DELAY_Pos)#define ADC_CCR_DELAY_2 (0x4UL << ADC_CCR_DELAY_Pos)#define ADC_CCR_DELAY_1 (0x2UL << ADC_CCR_DELAY_Pos)#define ADC_CCR_DELAY_0 (0x1UL << ADC_CCR_DELAY_Pos)#define ADC_CCR_DELAY ADC_CCR_DELAY_Msk#define ADC_CCR_DELAY_Msk (0xFUL << ADC_CCR_DELAY_Pos)#define ADC_CCR_DELAY_Pos (8U)#define ADC_CCR_MULTI_4 (0x10UL << ADC_CCR_MULTI_Pos)#define ADC_CCR_MULTI_3 (0x08UL << ADC_CCR_MULTI_Pos)#define ADC_CCR_MULTI_2 (0x04UL << ADC_CCR_MULTI_Pos)#define ADC_CCR_MULTI_1 (0x02UL << ADC_CCR_MULTI_Pos)#define ADC_CCR_MULTI_0 (0x01UL << ADC_CCR_MULTI_Pos)#define ADC_CCR_MULTI ADC_CCR_MULTI_Msk#define ADC_CCR_MULTI_Msk (0x1FUL << ADC_CCR_MULTI_Pos)#define ADC_CCR_MULTI_Pos (0U)#define ADC_CSR_DOVR3 ADC_CSR_OVR3#define ADC_CSR_DOVR2 ADC_CSR_OVR2#define ADC_CSR_DOVR1 ADC_CSR_OVR1#define ADC_CSR_OVR3 ADC_CSR_OVR3_Msk#define ADC_CSR_OVR3_Msk (0x1UL << ADC_CSR_OVR3_Pos)#define ADC_CSR_OVR3_Pos (21U)#define ADC_CSR_STRT3 ADC_CSR_STRT3_Msk#define ADC_CSR_STRT3_Msk (0x1UL << ADC_CSR_STRT3_Pos)#define ADC_CSR_STRT3_Pos (20U)#define ADC_CSR_JSTRT3 ADC_CSR_JSTRT3_Msk#define ADC_CSR_JSTRT3_Msk (0x1UL << ADC_CSR_JSTRT3_Pos)#define ADC_CSR_JSTRT3_Pos (19U)#define ADC_CSR_JEOC3 ADC_CSR_JEOC3_Msk#define ADC_CSR_JEOC3_Msk (0x1UL << ADC_CSR_JEOC3_Pos)#define ADC_CSR_JEOC3_Pos (18U)#define ADC_CSR_EOC3 ADC_CSR_EOC3_Msk#define ADC_CSR_EOC3_Msk (0x1UL << ADC_CSR_EOC3_Pos)#define ADC_CSR_EOC3_Pos (17U)#define ADC_CSR_AWD3 ADC_CSR_AWD3_Msk#define ADC_CSR_AWD3_Msk (0x1UL << ADC_CSR_AWD3_Pos)#define ADC_CSR_AWD3_Pos (16U)#define ADC_CSR_OVR2 ADC_CSR_OVR2_Msk#define ADC_CSR_OVR2_Msk (0x1UL << ADC_CSR_OVR2_Pos)#define ADC_CSR_OVR2_Pos (13U)#define ADC_CSR_STRT2 ADC_CSR_STRT2_Msk#define ADC_CSR_STRT2_Msk (0x1UL << ADC_CSR_STRT2_Pos)#define ADC_CSR_STRT2_Pos (12U)#define ADC_CSR_JSTRT2 ADC_CSR_JSTRT2_Msk#define ADC_CSR_JSTRT2_Msk (0x1UL << ADC_CSR_JSTRT2_Pos)#define ADC_CSR_JSTRT2_Pos (11U)#define ADC_CSR_JEOC2 ADC_CSR_JEOC2_Msk#define ADC_CSR_JEOC2_Msk (0x1UL << ADC_CSR_JEOC2_Pos)#define ADC_CSR_JEOC2_Pos (10U)#define ADC_CSR_EOC2 ADC_CSR_EOC2_Msk#define ADC_CSR_EOC2_Msk (0x1UL << ADC_CSR_EOC2_Pos)#define ADC_CSR_EOC2_Pos (9U)#define ADC_CSR_AWD2 ADC_CSR_AWD2_Msk#define ADC_CSR_AWD2_Msk (0x1UL << ADC_CSR_AWD2_Pos)#define ADC_CSR_AWD2_Pos (8U)#define ADC_CSR_OVR1 ADC_CSR_OVR1_Msk#define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos)#define ADC_CSR_OVR1_Pos (5U)#define ADC_CSR_STRT1 ADC_CSR_STRT1_Msk#define ADC_CSR_STRT1_Msk (0x1UL << ADC_CSR_STRT1_Pos)#define ADC_CSR_STRT1_Pos (4U)#define ADC_CSR_JSTRT1 ADC_CSR_JSTRT1_Msk#define ADC_CSR_JSTRT1_Msk (0x1UL << ADC_CSR_JSTRT1_Pos)#define ADC_CSR_JSTRT1_Pos (3U)#define ADC_CSR_JEOC1 ADC_CSR_JEOC1_Msk#define ADC_CSR_JEOC1_Msk (0x1UL << ADC_CSR_JEOC1_Pos)#define ADC_CSR_JEOC1_Pos (2U)#define ADC_CSR_EOC1 ADC_CSR_EOC1_Msk#define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos)#define ADC_CSR_EOC1_Pos (1U)#define ADC_CSR_AWD1 ADC_CSR_AWD1_Msk#define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos)#define ADC_CSR_AWD1_Pos (0U)#define ADC_DR_ADC2DATA ADC_DR_ADC2DATA_Msk#define ADC_DR_ADC2DATA_Msk (0xFFFFUL << ADC_DR_ADC2DATA_Pos)#define ADC_DR_ADC2DATA_Pos (16U)#define ADC_DR_DATA ADC_DR_DATA_Msk#define ADC_DR_DATA_Msk (0xFFFFUL << ADC_DR_DATA_Pos)#define ADC_DR_DATA_Pos (0U)#define ADC_JDR4_JDATA ((uint16_t)0xFFFFU)#define ADC_JDR3_JDATA ((uint16_t)0xFFFFU)#define ADC_JDR2_JDATA ((uint16_t)0xFFFFU)#define ADC_JDR1_JDATA ((uint16_t)0xFFFFU)#define ADC_JSQR_JL_1 (0x2UL << ADC_JSQR_JL_Pos)#define ADC_JSQR_JL_0 (0x1UL << ADC_JSQR_JL_Pos)#define ADC_JSQR_JL ADC_JSQR_JL_Msk#define ADC_JSQR_JL_Msk (0x3UL << ADC_JSQR_JL_Pos)#define ADC_JSQR_JL_Pos (20U)#define ADC_JSQR_JSQ4_4 (0x10UL << ADC_JSQR_JSQ4_Pos)#define ADC_JSQR_JSQ4_3 (0x08UL << ADC_JSQR_JSQ4_Pos)#define ADC_JSQR_JSQ4_2 (0x04UL << ADC_JSQR_JSQ4_Pos)#define ADC_JSQR_JSQ4_1 (0x02UL << ADC_JSQR_JSQ4_Pos)#define ADC_JSQR_JSQ4_0 (0x01UL << ADC_JSQR_JSQ4_Pos)#define ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk#define ADC_JSQR_JSQ4_Msk (0x1FUL << ADC_JSQR_JSQ4_Pos)#define ADC_JSQR_JSQ4_Pos (15U)#define ADC_JSQR_JSQ3_4 (0x10UL << ADC_JSQR_JSQ3_Pos)#define ADC_JSQR_JSQ3_3 (0x08UL << ADC_JSQR_JSQ3_Pos)#define ADC_JSQR_JSQ3_2 (0x04UL << ADC_JSQR_JSQ3_Pos)#define ADC_JSQR_JSQ3_1 (0x02UL << ADC_JSQR_JSQ3_Pos)#define ADC_JSQR_JSQ3_0 (0x01UL << ADC_JSQR_JSQ3_Pos)#define ADC_JSQR_JSQ3 ADC_JSQR_JSQ3_Msk#define ADC_JSQR_JSQ3_Msk (0x1FUL << ADC_JSQR_JSQ3_Pos)#define ADC_JSQR_JSQ3_Pos (10U)#define ADC_JSQR_JSQ2_4 (0x10UL << ADC_JSQR_JSQ2_Pos)#define ADC_JSQR_JSQ2_3 (0x08UL << ADC_JSQR_JSQ2_Pos)#define ADC_JSQR_JSQ2_2 (0x04UL << ADC_JSQR_JSQ2_Pos)#define ADC_JSQR_JSQ2_1 (0x02UL << ADC_JSQR_JSQ2_Pos)#define ADC_JSQR_JSQ2_0 (0x01UL << ADC_JSQR_JSQ2_Pos)#define ADC_JSQR_JSQ2 ADC_JSQR_JSQ2_Msk#define ADC_JSQR_JSQ2_Msk (0x1FUL << ADC_JSQR_JSQ2_Pos)#define ADC_JSQR_JSQ2_Pos (5U)#define ADC_JSQR_JSQ1_4 (0x10UL << ADC_JSQR_JSQ1_Pos)#define ADC_JSQR_JSQ1_3 (0x08UL << ADC_JSQR_JSQ1_Pos)#define ADC_JSQR_JSQ1_2 (0x04UL << ADC_JSQR_JSQ1_Pos)#define ADC_JSQR_JSQ1_1 (0x02UL << ADC_JSQR_JSQ1_Pos)#define ADC_JSQR_JSQ1_0 (0x01UL << ADC_JSQR_JSQ1_Pos)#define ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk#define ADC_JSQR_JSQ1_Msk (0x1FUL << ADC_JSQR_JSQ1_Pos)#define ADC_JSQR_JSQ1_Pos (0U)#define ADC_SQR3_SQ6_4 (0x10UL << ADC_SQR3_SQ6_Pos)#define ADC_SQR3_SQ6_3 (0x08UL << ADC_SQR3_SQ6_Pos)#define ADC_SQR3_SQ6_2 (0x04UL << ADC_SQR3_SQ6_Pos)#define ADC_SQR3_SQ6_1 (0x02UL << ADC_SQR3_SQ6_Pos)#define ADC_SQR3_SQ6_0 (0x01UL << ADC_SQR3_SQ6_Pos)#define ADC_SQR3_SQ6 ADC_SQR3_SQ6_Msk#define ADC_SQR3_SQ6_Msk (0x1FUL << ADC_SQR3_SQ6_Pos)#define ADC_SQR3_SQ6_Pos (25U)#define ADC_SQR3_SQ5_4 (0x10UL << ADC_SQR3_SQ5_Pos)#define ADC_SQR3_SQ5_3 (0x08UL << ADC_SQR3_SQ5_Pos)#define ADC_SQR3_SQ5_2 (0x04UL << ADC_SQR3_SQ5_Pos)#define ADC_SQR3_SQ5_1 (0x02UL << ADC_SQR3_SQ5_Pos)#define ADC_SQR3_SQ5_0 (0x01UL << ADC_SQR3_SQ5_Pos)#define ADC_SQR3_SQ5 ADC_SQR3_SQ5_Msk#define ADC_SQR3_SQ5_Msk (0x1FUL << ADC_SQR3_SQ5_Pos)#define ADC_SQR3_SQ5_Pos (20U)#define ADC_SQR3_SQ4_4 (0x10UL << ADC_SQR3_SQ4_Pos)#define ADC_SQR3_SQ4_3 (0x08UL << ADC_SQR3_SQ4_Pos)#define ADC_SQR3_SQ4_2 (0x04UL << ADC_SQR3_SQ4_Pos)#define ADC_SQR3_SQ4_1 (0x02UL << ADC_SQR3_SQ4_Pos)#define ADC_SQR3_SQ4_0 (0x01UL << ADC_SQR3_SQ4_Pos)#define ADC_SQR3_SQ4 ADC_SQR3_SQ4_Msk#define ADC_SQR3_SQ4_Msk (0x1FUL << ADC_SQR3_SQ4_Pos)#define ADC_SQR3_SQ4_Pos (15U)#define ADC_SQR3_SQ3_4 (0x10UL << ADC_SQR3_SQ3_Pos)#define ADC_SQR3_SQ3_3 (0x08UL << ADC_SQR3_SQ3_Pos)#define ADC_SQR3_SQ3_2 (0x04UL << ADC_SQR3_SQ3_Pos)#define ADC_SQR3_SQ3_1 (0x02UL << ADC_SQR3_SQ3_Pos)#define ADC_SQR3_SQ3_0 (0x01UL << ADC_SQR3_SQ3_Pos)#define ADC_SQR3_SQ3 ADC_SQR3_SQ3_Msk#define ADC_SQR3_SQ3_Msk (0x1FUL << ADC_SQR3_SQ3_Pos)#define ADC_SQR3_SQ3_Pos (10U)#define ADC_SQR3_SQ2_4 (0x10UL << ADC_SQR3_SQ2_Pos)#define ADC_SQR3_SQ2_3 (0x08UL << ADC_SQR3_SQ2_Pos)#define ADC_SQR3_SQ2_2 (0x04UL << ADC_SQR3_SQ2_Pos)#define ADC_SQR3_SQ2_1 (0x02UL << ADC_SQR3_SQ2_Pos)#define ADC_SQR3_SQ2_0 (0x01UL << ADC_SQR3_SQ2_Pos)#define ADC_SQR3_SQ2 ADC_SQR3_SQ2_Msk#define ADC_SQR3_SQ2_Msk (0x1FUL << ADC_SQR3_SQ2_Pos)#define ADC_SQR3_SQ2_Pos (5U)#define ADC_SQR3_SQ1_4 (0x10UL << ADC_SQR3_SQ1_Pos)#define ADC_SQR3_SQ1_3 (0x08UL << ADC_SQR3_SQ1_Pos)#define ADC_SQR3_SQ1_2 (0x04UL << ADC_SQR3_SQ1_Pos)#define ADC_SQR3_SQ1_1 (0x02UL << ADC_SQR3_SQ1_Pos)#define ADC_SQR3_SQ1_0 (0x01UL << ADC_SQR3_SQ1_Pos)#define ADC_SQR3_SQ1 ADC_SQR3_SQ1_Msk#define ADC_SQR3_SQ1_Msk (0x1FUL << ADC_SQR3_SQ1_Pos)#define ADC_SQR3_SQ1_Pos (0U)#define ADC_SQR2_SQ12_4 (0x10UL << ADC_SQR2_SQ12_Pos)#define ADC_SQR2_SQ12_3 (0x08UL << ADC_SQR2_SQ12_Pos)#define ADC_SQR2_SQ12_2 (0x04UL << ADC_SQR2_SQ12_Pos)#define ADC_SQR2_SQ12_1 (0x02UL << ADC_SQR2_SQ12_Pos)#define ADC_SQR2_SQ12_0 (0x01UL << ADC_SQR2_SQ12_Pos)#define ADC_SQR2_SQ12 ADC_SQR2_SQ12_Msk#define ADC_SQR2_SQ12_Msk (0x1FUL << ADC_SQR2_SQ12_Pos)#define ADC_SQR2_SQ12_Pos (25U)#define ADC_SQR2_SQ11_4 (0x10UL << ADC_SQR2_SQ11_Pos)#define ADC_SQR2_SQ11_3 (0x08UL << ADC_SQR2_SQ11_Pos)#define ADC_SQR2_SQ11_2 (0x04UL << ADC_SQR2_SQ11_Pos)#define ADC_SQR2_SQ11_1 (0x02UL << ADC_SQR2_SQ11_Pos)#define ADC_SQR2_SQ11_0 (0x01UL << ADC_SQR2_SQ11_Pos)#define ADC_SQR2_SQ11 ADC_SQR2_SQ11_Msk#define ADC_SQR2_SQ11_Msk (0x1FUL << ADC_SQR2_SQ11_Pos)#define ADC_SQR2_SQ11_Pos (20U)#define ADC_SQR2_SQ10_4 (0x10UL << ADC_SQR2_SQ10_Pos)#define ADC_SQR2_SQ10_3 (0x08UL << ADC_SQR2_SQ10_Pos)#define ADC_SQR2_SQ10_2 (0x04UL << ADC_SQR2_SQ10_Pos)#define ADC_SQR2_SQ10_1 (0x02UL << ADC_SQR2_SQ10_Pos)#define ADC_SQR2_SQ10_0 (0x01UL << ADC_SQR2_SQ10_Pos)#define ADC_SQR2_SQ10 ADC_SQR2_SQ10_Msk#define ADC_SQR2_SQ10_Msk (0x1FUL << ADC_SQR2_SQ10_Pos)#define ADC_SQR2_SQ10_Pos (15U)#define ADC_SQR2_SQ9_4 (0x10UL << ADC_SQR2_SQ9_Pos)#define ADC_SQR2_SQ9_3 (0x08UL << ADC_SQR2_SQ9_Pos)#define ADC_SQR2_SQ9_2 (0x04UL << ADC_SQR2_SQ9_Pos)#define ADC_SQR2_SQ9_1 (0x02UL << ADC_SQR2_SQ9_Pos)#define ADC_SQR2_SQ9_0 (0x01UL << ADC_SQR2_SQ9_Pos)#define ADC_SQR2_SQ9 ADC_SQR2_SQ9_Msk#define ADC_SQR2_SQ9_Msk (0x1FUL << ADC_SQR2_SQ9_Pos)#define ADC_SQR2_SQ9_Pos (10U)#define ADC_SQR2_SQ8_4 (0x10UL << ADC_SQR2_SQ8_Pos)#define ADC_SQR2_SQ8_3 (0x08UL << ADC_SQR2_SQ8_Pos)#define ADC_SQR2_SQ8_2 (0x04UL << ADC_SQR2_SQ8_Pos)#define ADC_SQR2_SQ8_1 (0x02UL << ADC_SQR2_SQ8_Pos)#define ADC_SQR2_SQ8_0 (0x01UL << ADC_SQR2_SQ8_Pos)#define ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk#define ADC_SQR2_SQ8_Msk (0x1FUL << ADC_SQR2_SQ8_Pos)#define ADC_SQR2_SQ8_Pos (5U)#define ADC_SQR2_SQ7_4 (0x10UL << ADC_SQR2_SQ7_Pos)#define ADC_SQR2_SQ7_3 (0x08UL << ADC_SQR2_SQ7_Pos)#define ADC_SQR2_SQ7_2 (0x04UL << ADC_SQR2_SQ7_Pos)#define ADC_SQR2_SQ7_1 (0x02UL << ADC_SQR2_SQ7_Pos)#define ADC_SQR2_SQ7_0 (0x01UL << ADC_SQR2_SQ7_Pos)#define HAL_CRC_Input_Data_Reverse HAL_CRCEx_Input_Data_Reverse#define SRAM2_BASE 0x2007C000UL#define SRAM1_BASE 0x20020000UL#define QSPI_R_BASE 0xA0001000UL#define QSPI_BASE 0x90000000UL#define BKPSRAM_BASE 0x40024000UL#define RAMDTCM_BASE 0x20000000UL#define FLASHAXI_BASE 0x08000000UL#define FLASHITCM_BASE 0x00200000UL#define RAMITCM_BASE 0x00000000UL#define __CM7_REV 0x0100U#define ATOMIC_MODIFYH_REG(REG,CLEARMSK,SETMASK) do { uint16_t val; do { val = (__LDREXH((__IO uint16_t *)&(REG)) & ~(CLEARMSK)) | (SETMASK); } while ((__STREXH(val,(__IO uint16_t *)&(REG))) != 0U); } while(0)#define ATOMIC_CLEARH_BIT(REG,BIT) do { uint16_t val; do { val = __LDREXH((__IO uint16_t *)&(REG)) & ~(BIT); } while ((__STREXH(val,(__IO uint16_t *)&(REG))) != 0U); } while(0)#define ATOMIC_SETH_BIT(REG,BIT) do { uint16_t val; do { val = __LDREXH((__IO uint16_t *)&(REG)) | (BIT); } while ((__STREXH(val,(__IO uint16_t *)&(REG))) != 0U); } while(0)#define ATOMIC_MODIFY_REG(REG,CLEARMSK,SETMASK) do { uint32_t val; do { val = (__LDREXW((__IO uint32_t *)&(REG)) & ~(CLEARMSK)) | (SETMASK); } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); } while(0)#define ATOMIC_CLEAR_BIT(REG,BIT) do { uint32_t val; do { val = __LDREXW((__IO uint32_t *)&(REG)) & ~(BIT); } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); } while(0)#define ATOMIC_SET_BIT(REG,BIT) do { uint32_t val; do { val = __LDREXW((__IO uint32_t *)&(REG)) | (BIT); } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); } while(0)#define POSITION_VAL(VAL) (__CLZ(__RBIT(VAL)))#define MODIFY_REG(REG,CLEARMASK,SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK)))#define READ_REG(REG) ((REG))#define WRITE_REG(REG,VAL) ((REG) = (VAL))#define CLEAR_REG(REG) ((REG) = (0x0))#define CLEAR_BIT(REG,BIT) ((REG) &= ~(BIT))#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))#define __STM32F7_CMSIS_VERSION ((__STM32F7_CMSIS_VERSION_MAIN << 24) |(__STM32F7_CMSIS_VERSION_SUB1 << 16) |(__STM32F7_CMSIS_VERSION_SUB2 << 8 ) |(__STM32F7_CMSIS_VERSION_RC))#define __STM32F7_CMSIS_VERSION_RC (0x00)#define __STM32F7_CMSIS_VERSION_SUB2 (0x09)#define __STM32F7_CMSIS_VERSION_SUB1 (0x02)#define __STM32F7_CMSIS_VERSION_MAIN (0x01)#define USE_HAL_DRIVER 1#define STM32F769xx 1#define ART_ACCLERATOR_ENABLE ART_ACCELERATOR_ENABLE#define HAL_QPSI_TIMEOUT_DEFAULT_VALUE HAL_QSPI_TIMEOUT_DEFAULT_VALUE#define SAI_SYNCEXT_IN_ENABLE SAI_SYNCEXT_OUTBLOCKA_ENABLE#define SAI_SYNCHRONOUS_EXT SAI_SYNCHRONOUS_EXT_SAI1#define IS_SAI_BLOCK_MONO_STREO_MODE IS_SAI_BLOCK_MONO_STEREO_MODE#define SAI_FIFOStatus_Full SAI_FIFOSTATUS_FULL#define SAI_FIFOStatus_3QuartersFull SAI_FIFOSTATUS_3QUARTERFULL#define SAI_FIFOStatus_HalfFull SAI_FIFOSTATUS_HALFFULL#define SAI_FIFOStatus_1QuarterFull SAI_FIFOSTATUS_1QUARTERFULL#define SAI_FIFOStatus_Less1QuarterFull SAI_FIFOSTATUS_LESS1QUARTERFULL#define SAI_FIFOStatus_Empty SAI_FIFOSTATUS_EMPTY#define SAI_STREOMODE SAI_STEREOMODE#define SAI_MASTERDIVIDER_DISABLED SAI_MASTERDIVIDER_DISABLE#define SAI_MASTERDIVIDER_ENABLED SAI_MASTERDIVIDER_ENABLE#define SAI_OUTPUTDRIVE_ENABLED SAI_OUTPUTDRIVE_ENABLE#define SAI_OUTPUTDRIVE_DISABLED SAI_OUTPUTDRIVE_DISABLE#define __HAL_LTDC_LAYER LTDC_LAYER#define IS_ETH_PROMISCIOUS_MODE IS_ETH_PROMISCUOUS_MODE#define ETH_PROMISCIOUSMODE_DISABLE ETH_PROMISCUOUS_MODE_DISABLE#define ETH_PROMISCIOUSMODE_ENABLE ETH_PROMISCUOUS_MODE_ENABLE#define __HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER#define __HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER#define __HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER#define __HAL_ETH_EXTI_CLEAR_FLAG __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG#define __HAL_ETH_EXTI_GET_FLAG __HAL_ETH_WAKEUP_EXTI_GET_FLAG#define __HAL_ETH_EXTI_DISABLE_IT __HAL_ETH_WAKEUP_EXTI_DISABLE_IT#define __HAL_ETH_EXTI_ENABLE_IT __HAL_ETH_WAKEUP_EXTI_ENABLE_IT#define TIM_OCMODE_ASSYMETRIC_PWM2 TIM_OCMODE_ASYMMETRIC_PWM2#define TIM_OCMODE_ASSYMETRIC_PWM1 TIM_OCMODE_ASYMMETRIC_PWM1#define TIM_BREAKINPUTSOURCE_DFSDM TIM_BREAKINPUTSOURCE_DFSDM1#define __HAL_TIM_GetCompare __HAL_TIM_GET_COMPARE#define __HAL_TIM_SetCompare __HAL_TIM_SET_COMPARE#define __HAL_TIM_GetICPrescaler __HAL_TIM_GET_ICPRESCALER#define __HAL_TIM_SetICPrescaler __HAL_TIM_SET_ICPRESCALER#define __HAL_TIM_GetClockDivision __HAL_TIM_GET_CLOCKDIVISION#define __HAL_TIM_SetClockDivision __HAL_TIM_SET_CLOCKDIVISION#define __HAL_TIM_GetAutoreload __HAL_TIM_GET_AUTORELOAD#define __HAL_TIM_SetAutoreload __HAL_TIM_SET_AUTORELOAD#define __HAL_TIM_GetCounter __HAL_TIM_GET_COUNTER#define __HAL_TIM_SetCounter __HAL_TIM_SET_COUNTER#define __HAL_TIM_PRESCALER __HAL_TIM_SET_PRESCALER#define __HAL_TIM_DIRECTION_STATUS __HAL_TIM_IS_TIM_COUNTING_DOWN#define __HAL_TIM_GET_ITSTATUS __HAL_TIM_GET_IT_SOURCE#define TIM_GET_CLEAR_IT __HAL_TIM_CLEAR_IT#define TIM_GET_ITSTATUS __HAL_TIM_GET_IT_SOURCE#define __HAL_TIM_ResetICPrescalerValue TIM_RESET_ICPRESCALERVALUE#define __HAL_TIM_SetICPrescalerValue TIM_SET_ICPRESCALERVALUE#define HAL_PCD_SetRxFiFo HAL_PCDEx_SetRxFiFo#define HAL_PCD_SetTxFiFo HAL_PCDEx_SetTxFiFo#define HAL_PCD_DeActiveRemoteWakeup HAL_PCD_DeActivateRemoteWakeup#define HAL_PCD_ActiveRemoteWakeup HAL_PCD_ActivateRemoteWakeup#define __HAL_USB_HS_EXTI_GENERATE_SWIT __HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT#define __HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE#define __HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE#define __HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE#define __HAL_USB_HS_EXTI_CLEAR_FLAG __HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG#define __HAL_USB_HS_EXTI_GET_FLAG __HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG#define __HAL_USB_HS_EXTI_DISABLE_IT __HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT#define __HAL_USB_HS_EXTI_ENABLE_IT __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT#define __HAL_USB_FS_EXTI_GENERATE_SWIT __HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT#define __HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE#define __HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE#define __HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE#define __HAL_USB_FS_EXTI_CLEAR_FLAG __HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG#define __HAL_USB_FS_EXTI_GET_FLAG __HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG#define __HAL_USB_FS_EXTI_DISABLE_IT __HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT#define __HAL_USB_FS_EXTI_ENABLE_IT __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT#define __HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE#define __HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE#define __HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE#define __HAL_USB_EXTI_CLEAR_FLAG __HAL_USB_WAKEUP_EXTI_CLEAR_FLAG#define __HAL_USB_EXTI_GET_FLAG __HAL_USB_WAKEUP_EXTI_GET_FLAG#define __HAL_USB_EXTI_DISABLE_IT __HAL_USB_WAKEUP_EXTI_DISABLE_IT#define __HAL_USB_EXTI_ENABLE_IT __HAL_USB_WAKEUP_EXTI_ENABLE_IT#define USB_HS_EXTI_LINE_WAKEUP USB_OTG_HS_WAKEUP_EXTI_LINE#define USB_HS_EXTI_TRIGGER_BOTH_EDGE USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE#define USB_HS_EXTI_TRIGGER_FALLING_EDGE USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE#define USB_HS_EXTI_TRIGGER_RISING_EDGE USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE#define USB_FS_EXTI_LINE_WAKEUP USB_OTG_FS_WAKEUP_EXTI_LINE#define USB_FS_EXTI_TRIGGER_BOTH_EDGE USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE#define USB_FS_EXTI_TRIGGER_FALLING_EDGE USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE#define USB_FS_EXTI_TRIGGER_RISING_EDGE USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE#define USB_EXTI_LINE_WAKEUP USB_WAKEUP_EXTI_LINE#define IS_USART_OVERSAMPLING(__SAMPLING__) (((__SAMPLING__) == USART_OVERSAMPLING_16) || ((__SAMPLING__) == USART_OVERSAMPLING_8))#define USART_OVERSAMPLING_8 USART_CR1_OVER8#define USART_OVERSAMPLING_16 0x00000000U#define __USART_GETCLOCKSOURCE USART_GETCLOCKSOURCE#define __HAL_USART_GETCLOCKSOURCE USART_GETCLOCKSOURCE#define __USART_DISABLE __HAL_USART_DISABLE#define __USART_ENABLE __HAL_USART_ENABLE#define __USART_DISABLE_IT __HAL_USART_DISABLE_IT#define __USART_ENABLE_IT __HAL_USART_ENABLE_IT#define IS_UART_ONEBIT_SAMPLING IS_UART_ONE_BIT_SAMPLE#define IS_UART_ONEBIT_SAMPLE IS_UART_ONE_BIT_SAMPLE#define IS_UART_WAKEUPMETHODE IS_UART_WAKEUPMETHOD#define __UART_MASK_COMPUTATION UART_MASK_COMPUTATION#define __UART_GETCLOCKSOURCE UART_GETCLOCKSOURCE#define __HAL_UART_MASK_COMPUTATION UART_MASK_COMPUTATION#define __HAL_UART_GETCLOCKSOURCE UART_GETCLOCKSOURCE#define __HAL_SPI_RESET_CRC SPI_RESET_CRC#define __HAL_SPI_1LINE_RX SPI_1LINE_RX#define __HAL_SPI_1LINE_TX SPI_1LINE_TX#define __HAL_SMBUS_GET_ALERT_ENABLED SMBUS_GET_ALERT_ENABLED#define __HAL_SMBUS_GET_PEC_MODE SMBUS_GET_PEC_MODE#define __HAL_SMBUS_GET_STOP_MODE SMBUS_GET_STOP_MODE#define __HAL_SMBUS_GET_DIR SMBUS_GET_DIR#define __HAL_SMBUS_GET_ADDR_MATCH SMBUS_GET_ADDR_MATCH#define __HAL_SMBUS_GENERATE_START SMBUS_GENERATE_START#define __HAL_SMBUS_RESET_CR2 SMBUS_RESET_CR2#define __HAL_SMBUS_RESET_CR1 SMBUS_RESET_CR1#define IS_SMARTCARD_ONEBIT_SAMPLING IS_SMARTCARD_ONE_BIT_SAMPLE#define __SMARTCARD_GETCLOCKSOURCE SMARTCARD_GETCLOCKSOURCE#define __HAL_SMARTCARD_GETCLOCKSOURCE SMARTCARD_GETCLOCKSOURCE#define __SMARTCARD_DMA_REQUEST_DISABLE __HAL_SMARTCARD_DMA_REQUEST_DISABLE#define __SMARTCARD_DMA_REQUEST_ENABLE __HAL_SMARTCARD_DMA_REQUEST_ENABLE#define __SMARTCARD_DISABLE __HAL_SMARTCARD_DISABLE#define __SMARTCARD_ENABLE __HAL_SMARTCARD_ENABLE#define __SMARTCARD_DISABLE_IT __HAL_SMARTCARD_DISABLE_IT#define __SMARTCARD_ENABLE_IT __HAL_SMARTCARD_ENABLE_IT#define HAL_SD_CardStateTypedef HAL_SD_CardStateTypeDef#define HAL_SD_CardStatusTypedef HAL_SD_CardStatusTypeDef#define HAL_SD_CardCSDTypedef HAL_SD_CardCSDTypeDef#define HAL_SD_CardCIDTypedef HAL_SD_CardCIDTypeDef#define SDIO_IRQHandler SDMMC1_IRQHandler#define SDIO_IRQn SDMMC1_IRQn#define SD_SDIO_SEND_IF_COND SD_SDMMC_SEND_IF_COND#define SDIO_CMD0TIMEOUT SDMMC_CMD0TIMEOUT#define SDIO_STATIC_FLAGS SDMMC_STATIC_FLAGS#define __HAL_SD_SDIO_CLEAR_IT __HAL_SD_SDMMC_CLEAR_IT#define __HAL_SD_SDIO_GET_IT __HAL_SD_SDMMC_GET_IT#define __HAL_SD_SDIO_CLEAR_FLAG __HAL_SD_SDMMC_CLEAR_FLAG#define __HAL_SD_SDIO_GET_FLAG __HAL_SD_SDMMC_GET_FLAG#define __HAL_SD_SDIO_DISABLE_IT __HAL_SD_SDMMC_DISABLE_IT#define __HAL_SD_SDIO_ENABLE_IT __HAL_SD_SDMMC_ENABLE_IT#define __HAL_SD_SDIO_DMA_DISABL __HAL_SD_SDMMC_DMA_DISABLE#define __HAL_SD_SDIO_DMA_ENABLE __HAL_SD_SDMMC_DMA_ENABLE#define __HAL_SD_SDIO_DISABLE __HAL_SD_SDMMC_DISABLE#define __HAL_SD_SDIO_ENABLE __HAL_SD_SDMMC_ENABLE#define SD_CMD_SDIO_RW_EXTENDED SD_CMD_SDMMC_RW_EXTENDED#define SD_CMD_SDIO_RW_DIRECT SD_CMD_SDMMC_RW_DIRECT#define SD_CMD_SDIO_SEN_OP_COND SD_CMD_SDMMC_SEN_OP_COND#define SD_SDIO_UNKNOWN_FUNCTION SD_SDMMC_UNKNOWN_FUNCTION#define SD_SDIO_FUNCTION_FAILED SD_SDMMC_FUNCTION_FAILED#define SD_SDIO_FUNCTION_BUSY SD_SDMMC_FUNCTION_BUSY#define SD_SDIO_DISABLED SD_SDMMC_DISABLED#define SDMMC_HSpeed_CLK_DIV SDMMC_HSPEED_CLK_DIV#define SDMMC_NSpeed_CLK_DIV SDMMC_NSPEED_CLK_DIV#define eMMC_LOW_VOLTAGE_RANGE EMMC_LOW_VOLTAGE_RANGE#define eMMC_DUAL_VOLTAGE_RANGE EMMC_DUAL_VOLTAGE_RANGE#define eMMC_HIGH_VOLTAGE_RANGE EMMC_HIGH_VOLTAGE_RANGE#define SD_CMD_SD_APP_STAUS SD_CMD_SD_APP_STATUS#define SD_OCR_CID_CSD_OVERWRIETE SD_OCR_CID_CSD_OVERWRITE#define __RTC_WRITEPROTECTION_DISABLE __HAL_RTC_WRITEPROTECTION_DISABLE#define __RTC_WRITEPROTECTION_ENABLE __HAL_RTC_WRITEPROTECTION_ENABLE#define IS_WAKEUP_COUNTER IS_RTC_WAKEUP_COUNTER#define IS_WAKEUP_CLOCK IS_RTC_WAKEUP_CLOCK#define IS_TAMPER_TRIGGER IS_RTC_TAMPER_TRIGGER#define IS_TAMPER_TIMESTAMPONTAMPER_DETECTION IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION#define IS_TAMPER_SAMPLING_FREQ IS_RTC_TAMPER_SAMPLING_FREQ#define IS_TAMPER_PULLUP_STATE IS_RTC_TAMPER_PULLUP_STATE#define IS_TAMPER_PRECHARGE_DURATION IS_RTC_TAMPER_PRECHARGE_DURATION#define IS_TAMPER_MASKFLAG_STATE IS_RTC_TAMPER_MASKFLAG_STATE#define IS_TAMPER_INTERRUPT IS_RTC_TAMPER_INTERRUPT#define IS_TAMPER_FILTER IS_RTC_TAMPER_FILTER#define IS_TAMPER_ERASE_MODE IS_RTC_TAMPER_ERASE_MODE#define IS_TAMPER IS_RTC_TAMPER#define IS_ALARM_MASK IS_RTC_ALARM_MASK#define IS_ALARM IS_RTC_ALARM#define __HAL_RTC_TAMPER_GET_IT __HAL_RTC_TAMPER_GET_FLAG#define __HAL_RTC_EXTI_GENERATE_SWIT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GENERATE_SWIT() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT()))#define __HAL_RTC_EXTI_GET_FLAG(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GET_FLAG() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG()))#define __HAL_RTC_EXTI_DISABLE_IT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_DISABLE_IT() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT()))#define __HAL_RTC_EXTI_ENABLE_IT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_ENABLE_IT() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT()))#define __HAL_RTC_EXTI_CLEAR_FLAG(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_CLEAR_FLAG() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG()))#define __HAL_RTC_ENABLE_IT __HAL_RTC_EXTI_ENABLE_IT#define __HAL_RTC_DISABLE_IT __HAL_RTC_EXTI_DISABLE_IT#define __HAL_RTC_CLEAR_FLAG __HAL_RTC_EXTI_CLEAR_FLAG#define HAL_RNG_ReadyCallback(__HANDLE__) HAL_RNG_ReadyDataCallback((__HANDLE__), uint32_t random32bit)#define RCC_FMPI2C1CLKSOURCE_APB RCC_FMPI2C1CLKSOURCE_PCLK1#define RCC_DFSDM2CLKSOURCE_APB2 RCC_DFSDM2CLKSOURCE_PCLK2#define RCC_DFSDM1CLKSOURCE_APB2 RCC_DFSDM1CLKSOURCE_PCLK2#define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM2AUDIOCLKSOURCE_I2S2#define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM2AUDIOCLKSOURCE_I2S1#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM1AUDIOCLKSOURCE_I2S2#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM1AUDIOCLKSOURCE_I2S1#define RCC_LPTIM2CLKSOURCE_PCLK RCC_LPTIM2CLKSOURCE_PCLK1#define RCC_LPTIM1CLKSOURCE_PCLK RCC_LPTIM1CLKSOURCE_PCLK1#define RCC_SWPMI1CLKSOURCE_PCLK RCC_SWPMI1CLKSOURCE_PCLK1#define RCC_DFSDM1CLKSOURCE_PCLK RCC_DFSDM1CLKSOURCE_PCLK2#define __HAL_RCC_GET_DFSDM_SOURCE __HAL_RCC_GET_DFSDM1_SOURCE#define __HAL_RCC_DFSDM_CONFIG __HAL_RCC_DFSDM1_CONFIG#define RCC_DFSDMCLKSOURCE_SYSCLK RCC_DFSDM1CLKSOURCE_SYSCLK#define RCC_DFSDMCLKSOURCE_PCLK RCC_DFSDM1CLKSOURCE_PCLK2#define RCC_PERIPHCLK_DFSDM RCC_PERIPHCLK_DFSDM1#define DfsdmClockSelection Dfsdm1ClockSelection#define __HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED#define __HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED#define __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE#define __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE#define __HAL_RCC_DFSDM_RELEASE_RESET __HAL_RCC_DFSDM1_RELEASE_RESET#define __HAL_RCC_DFSDM_FORCE_RESET __HAL_RCC_DFSDM1_FORCE_RESET#define __HAL_RCC_DFSDM_IS_CLK_DISABLED __HAL_RCC_DFSDM1_IS_CLK_DISABLED#define __HAL_RCC_DFSDM_IS_CLK_ENABLED __HAL_RCC_DFSDM1_IS_CLK_ENABLED#define __HAL_RCC_DFSDM_CLK_DISABLE __HAL_RCC_DFSDM1_CLK_DISABLE#define __HAL_RCC_DFSDM_CLK_ENABLE __HAL_RCC_DFSDM1_CLK_ENABLE#define RCC_SDIOCLKSOURCE_CK48 RCC_SDIOCLKSOURCE_CLK48#define IS_RCC_CK48CLKSOURCE IS_RCC_CLK48CLKSOURCE#define RCC_CK48CLKSOURCE_PLLI2SQ RCC_CLK48CLKSOURCE_PLLI2SQ#define RCC_CK48CLKSOURCE_PLLSAIP RCC_CLK48CLKSOURCE_PLLSAIP#define RCC_CK48CLKSOURCE_PLLQ RCC_CLK48CLKSOURCE_PLLQ#define RCC_PERIPHCLK_CK48 RCC_PERIPHCLK_CLK48#define RCC_CRS_TRIMOV RCC_CRS_TRIMOVF#define RCC_CRS_SYNCWARM RCC_CRS_SYNCWARN#define __HAL_RCC_GET_IT_SOURCE __HAL_RCC_GET_IT#define __HAL_RCC_CRS_CALCULATE_RELOADVALUE __HAL_RCC_CRS_RELOADVALUE_CALCULATE#define __HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE#define __HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE#define __HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE#define __HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE#define DCKCFGR_TIMPRE_BB RCC_DCKCFGR_TIMPRE_BB#define CR_PLLSAION_BB RCC_CR_PLLSAION_BB#define CSR_RMVF_BB RCC_CSR_RMVF_BB#define CR_HSEON_BB RCC_CR_HSEON_BB#define BDCR_BDRST_BB RCC_BDCR_BDRST_BB#define BDCR_RTCEN_BB RCC_BDCR_RTCEN_BB#define CFGR_I2SSRC_BB RCC_CFGR_I2SSRC_BB#define CSR_RTCRST_BB RCC_CSR_RTCRST_BB#define CSR_RTCEN_BB RCC_CSR_RTCEN_BB#define CSR_LSEBYP_BB RCC_CSR_LSEBYP_BB#define CSR_LSEON_BB RCC_CSR_LSEON_BB#define CSR_LSION_BB RCC_CSR_LSION_BB#define CR_MSION_BB RCC_CR_MSION_BB#define CR_PLLI2SON_BB RCC_CR_PLLI2SON_BB#define CR_PLLON_BB RCC_CR_PLLON_BB#define CR_CSSON_BB RCC_CR_CSSON_BB#define CR_HSION_BB RCC_CR_HSION_BB#define LSE_TIMEOUT_VALUE RCC_LSE_TIMEOUT_VALUE#define DBP_TIMEOUT_VALUE RCC_DBP_TIMEOUT_VALUE#define BDCR_BYTE0_ADDRESS RCC_BDCR_BYTE0_ADDRESS#define CIR_BYTE2_ADDRESS RCC_CIR_BYTE2_ADDRESS#define CIR_BYTE1_ADDRESS RCC_CIR_BYTE1_ADDRESS#define CR_BYTE2_ADDRESS RCC_CR_BYTE2_ADDRESS#define RCC_CR2_HSI14TRIM_BitNumber RCC_HSI14TRIM_BIT_NUMBER#define RMVF_BITNUMBER RCC_RMVF_BIT_NUMBER#define RMVF_BitNumber RCC_RMVF_BIT_NUMBER#define TIMPRE_BitNumber RCC_TIMPRE_BIT_NUMBER#define PLLSAION_BitNumber RCC_PLLSAION_BIT_NUMBER#define LSEBYP_BITNUMBER RCC_LSEBYP_BIT_NUMBER#define LSEON_BITNUMBER RCC_LSEON_BIT_NUMBER#define LSEON_BitNumber RCC_LSEON_BIT_NUMBER#define LSION_BITNUMBER RCC_LSION_BIT_NUMBER#define LSION_BitNumber RCC_LSION_BIT_NUMBER#define RTCRST_BITNUMBER RCC_RTCRST_BIT_NUMBER#define BDRST_BITNUMBER RCC_BDRST_BIT_NUMBER#define BDRST_BitNumber RCC_BDRST_BIT_NUMBER#define RTCEN_BITNUMBER RCC_RTCEN_BIT_NUMBER#define RTCEN_BitNumber RCC_RTCEN_BIT_NUMBER#define I2SSRC_BitNumber RCC_I2SSRC_BIT_NUMBER#define PLLI2SON_BitNumber RCC_PLLI2SON_BIT_NUMBER#define PLLON_BITNUMBER RCC_PLLON_BIT_NUMBER#define PLLON_BitNumber RCC_PLLON_BIT_NUMBER#define CSSON_BITNUMBER RCC_CSSON_BIT_NUMBER#define CSSON_BitNumber RCC_CSSON_BIT_NUMBER#define MSION_BITNUMBER RCC_MSION_BIT_NUMBER#define HSEON_BITNUMBER RCC_HSEON_BIT_NUMBER#define HSEON_BitNumber RCC_HSEON_BIT_NUMBER#define HSION_BITNUMBER RCC_HSION_BIT_NUMBER#define HSION_BitNumber RCC_HSION_BIT_NUMBER#define RCC_USBPLLCLK_DIV3 RCC_USBCLKSOURCE_PLL_DIV3#define RCC_USBPLLCLK_DIV2 RCC_USBCLKSOURCE_PLL_DIV2#define RCC_USBPLLCLK_DIV1_5 RCC_USBCLKSOURCE_PLL_DIV1_5#define RCC_USBPLLCLK_DIV1 RCC_USBCLKSOURCE_PLL#define RCC_USBCLKSOURCE_PLLCLK RCC_USBCLKSOURCE_PLL#define RCC_USBCLK_MSI RCC_USBCLKSOURCE_MSI#define RCC_USBCLK_PLL RCC_USBCLKSOURCE_PLL#define RCC_USBCLK_PLLSAI1 RCC_USBCLKSOURCE_PLLSAI1#define RCC_RTCCLKSOURCE_NONE RCC_RTCCLKSOURCE_NO_CLK#define RCC_MCOSOURCE_PLLCLK_DIV2 RCC_MCO1SOURCE_PLLCLK_DIV2#define RCC_MCOSOURCE_PLLCLK_NODIV RCC_MCO1SOURCE_PLLCLK#define RCC_MCOSOURCE_PLLCLK_DIV1 RCC_MCO1SOURCE_PLLCLK#define RCC_MCOSOURCE_HSE RCC_MCO1SOURCE_HSE#define RCC_MCOSOURCE_HSI48 RCC_MCO1SOURCE_HSI48#define RCC_MCOSOURCE_HSI14 RCC_MCO1SOURCE_HSI14#define RCC_MCOSOURCE_HSI RCC_MCO1SOURCE_HSI#define RCC_MCOSOURCE_SYSCLK RCC_MCO1SOURCE_SYSCLK#define RCC_MCOSOURCE_LSE RCC_MCO1SOURCE_LSE#define RCC_MCOSOURCE_LSI RCC_MCO1SOURCE_LSI#define RCC_MCOSOURCE_NONE RCC_MCO1SOURCE_NOCLOCK#define RCC_MCO_DIV128 RCC_MCODIV_128#define RCC_MCO_DIV64 RCC_MCODIV_64#define RCC_MCO_DIV32 RCC_MCODIV_32#define RCC_MCO_DIV16 RCC_MCODIV_16#define RCC_MCO_DIV8 RCC_MCODIV_8#define RCC_MCO_DIV4 RCC_MCODIV_4#define RCC_MCO_DIV2 RCC_MCODIV_2#define RCC_MCO_DIV1 RCC_MCODIV_1#define RCC_MCO_NODIV RCC_MCODIV_1#define __HAL_RCC_MCO_CONFIG __HAL_RCC_MCO1_CONFIG#define IS_RCC_MCOSOURCE IS_RCC_MCO1SOURCE#define RCC_PLLDIV_4 RCC_PLL_DIV4#define RCC_PLLDIV_3 RCC_PLL_DIV3#define RCC_PLLDIV_2 RCC_PLL_DIV2#define RCC_PLLMUL_48 RCC_PLL_MUL48#define RCC_PLLMUL_32 RCC_PLL_MUL32#define RCC_PLLMUL_24 RCC_PLL_MUL24#define RCC_PLLMUL_16 RCC_PLL_MUL16#define RCC_PLLMUL_12 RCC_PLL_MUL12#define RCC_PLLMUL_8 RCC_PLL_MUL8#define RCC_PLLMUL_6 RCC_PLL_MUL6#define RCC_PLLMUL_4 RCC_PLL_MUL4#define RCC_PLLMUL_3 RCC_PLL_MUL3#define RCC_IT_CSSHSE RCC_IT_CSS#define RCC_IT_CSSLSE RCC_IT_LSECSS#define RCC_IT_HSI14 RCC_IT_HSI14RDY#define IS_RCC_PERIPHCLK IS_RCC_PERIPHCLOCK#define IS_RCC_HCLK_DIV IS_RCC_PCLK#define IS_RCC_SYSCLK_DIV IS_RCC_HCLK#define IS_RCC_RTCCLK_SOURCE IS_RCC_RTCCLKSOURCE#define IS_RCC_MSIRANGE IS_RCC_MSI_CLOCK_RANGE#define __RCC_PLLSRC RCC_GET_PLL_OSCSOURCE#define __HAL_RCC_I2SCLK_CONFIG __HAL_RCC_I2S_CONFIG#define __HAL_RCC_I2SCLK __HAL_RCC_I2S_CONFIG#define RCC_SDIOCLKSOURCE_SYSCLK RCC_SDMMC1CLKSOURCE_SYSCLK#define RCC_SDIOCLKSOURCE_CLK48 RCC_SDMMC1CLKSOURCE_CLK48#define __HAL_RCC_GET_SDIO_SOURCE __HAL_RCC_GET_SDMMC1_SOURCE#define __HAL_RCC_SDIO_CONFIG __HAL_RCC_SDMMC1_CONFIG#define RCC_PERIPHCLK_SDIO RCC_PERIPHCLK_SDMMC1#define SdioClockSelection Sdmmc1ClockSelection#define __HAL_RCC_SDIO_IS_CLK_DISABLED __HAL_RCC_SDMMC1_IS_CLK_DISABLED#define __HAL_RCC_SDIO_IS_CLK_ENABLED __HAL_RCC_SDMMC1_IS_CLK_ENABLED#define __HAL_RCC_SDIO_CLK_DISABLE __HAL_RCC_SDMMC1_CLK_DISABLE#define __HAL_RCC_SDIO_CLK_ENABLE __HAL_RCC_SDMMC1_CLK_ENABLE#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE#define __HAL_RCC_SDIO_RELEASE_RESET __HAL_RCC_SDMMC1_RELEASE_RESET#define __HAL_RCC_SDIO_FORCE_RESET __HAL_RCC_SDMMC1_FORCE_RESET#define __WWDG_IS_CLK_DISABLED __HAL_RCC_WWDG_IS_CLK_DISABLED#define __WWDG_IS_CLK_ENABLED __HAL_RCC_WWDG_IS_CLK_ENABLED#define __USB_IS_CLK_DISABLED __HAL_RCC_USB_IS_CLK_DISABLED#define __USB_IS_CLK_ENABLED __HAL_RCC_USB_IS_CLK_ENABLED#define __USART3_IS_CLK_DISABLED __HAL_RCC_USART3_IS_CLK_DISABLED#define __USART3_IS_CLK_ENABLED __HAL_RCC_USART3_IS_CLK_ENABLED#define __USART2_IS_CLK_DISABLED __HAL_RCC_USART2_IS_CLK_DISABLED#define __USART2_IS_CLK_ENABLED __HAL_RCC_USART2_IS_CLK_ENABLED#define __USART1_IS_CLK_DISABLED __HAL_RCC_USART1_IS_CLK_DISABLED#define __USART1_IS_CLK_ENABLED __HAL_RCC_USART1_IS_CLK_ENABLED#define __UART5_IS_CLK_DISABLED __HAL_RCC_UART5_IS_CLK_DISABLED#define __UART5_IS_CLK_ENABLED __HAL_RCC_UART5_IS_CLK_ENABLED#define __UART4_IS_CLK_DISABLED __HAL_RCC_UART4_IS_CLK_DISABLED#define __UART4_IS_CLK_ENABLED __HAL_RCC_UART4_IS_CLK_ENABLED#define __TSC_IS_CLK_DISABLED __HAL_RCC_TSC_IS_CLK_DISABLED#define __TSC_IS_CLK_ENABLED __HAL_RCC_TSC_IS_CLK_ENABLED#define __TIM20_IS_CLK_DISABLED __HAL_RCC_TIM20_IS_CLK_DISABLED#define __TIM20_IS_CLK_ENABLED __HAL_RCC_TIM20_IS_CLK_ENABLED#define __TIM19_IS_CLK_DISABLED __HAL_RCC_TIM19_IS_CLK_DISABLED#define __TIM19_IS_CLK_ENABLED __HAL_RCC_TIM19_IS_CLK_ENABLED#define __TIM18_IS_CLK_DISABLED __HAL_RCC_TIM18_IS_CLK_DISABLED#define __TIM18_IS_CLK_ENABLED __HAL_RCC_TIM18_IS_CLK_ENABLED#define __TIM17_IS_CLK_DISABLED __HAL_RCC_TIM17_IS_CLK_DISABLED#define __TIM17_IS_CLK_ENABLED __HAL_RCC_TIM17_IS_CLK_ENABLED#define __TIM16_IS_CLK_DISABLED __HAL_RCC_TIM16_IS_CLK_DISABLED#define __TIM16_IS_CLK_ENABLED __HAL_RCC_TIM16_IS_CLK_ENABLED#define __TIM15_IS_CLK_DISABLED __HAL_RCC_TIM15_IS_CLK_DISABLED#define __TIM15_IS_CLK_ENABLED __HAL_RCC_TIM15_IS_CLK_ENABLED#define __TIM14_IS_CLK_DISABLED __HAL_RCC_TIM14_IS_CLK_DISABLED#define __TIM14_IS_CLK_ENABLED __HAL_RCC_TIM14_IS_CLK_ENABLED#define __TIM13_IS_CLK_DISABLED __HAL_RCC_TIM13_IS_CLK_DISABLED#define __TIM13_IS_CLK_ENABLED __HAL_RCC_TIM13_IS_CLK_ENABLED#define __TIM12_IS_CLK_DISABLED __HAL_RCC_TIM12_IS_CLK_DISABLED#define __TIM12_IS_CLK_ENABLED __HAL_RCC_TIM12_IS_CLK_ENABLED#define __TIM8_IS_CLK_DISABLED __HAL_RCC_TIM8_IS_CLK_DISABLED#define __TIM8_IS_CLK_ENABLED __HAL_RCC_TIM8_IS_CLK_ENABLED#define __TIM7_IS_CLK_DISABLED __HAL_RCC_TIM7_IS_CLK_DISABLED#define __TIM7_IS_CLK_ENABLED __HAL_RCC_TIM7_IS_CLK_ENABLED#define __TIM6_IS_CLK_DISABLED __HAL_RCC_TIM6_IS_CLK_DISABLED#define __TIM6_IS_CLK_ENABLED __HAL_RCC_TIM6_IS_CLK_ENABLED#define __TIM5_IS_CLK_DISABLED __HAL_RCC_TIM5_IS_CLK_DISABLED#define __TIM5_IS_CLK_ENABLED __HAL_RCC_TIM5_IS_CLK_ENABLED#define __TIM4_IS_CLK_DISABLED __HAL_RCC_TIM4_IS_CLK_DISABLED#define __TIM4_IS_CLK_ENABLED __HAL_RCC_TIM4_IS_CLK_ENABLED#define __TIM3_IS_CLK_DISABLED __HAL_RCC_TIM3_IS_CLK_DISABLED#define __TIM3_IS_CLK_ENABLED __HAL_RCC_TIM3_IS_CLK_ENABLED#define __TIM2_IS_CLK_DISABLED __HAL_RCC_TIM2_IS_CLK_DISABLED#define __TIM2_IS_CLK_ENABLED __HAL_RCC_TIM2_IS_CLK_ENABLED#define __TIM1_IS_CLK_DISABLED __HAL_RCC_TIM1_IS_CLK_DISABLED#define __TIM1_IS_CLK_ENABLED __HAL_RCC_TIM1_IS_CLK_ENABLED#define __SRAM_IS_CLK_DISABLED __HAL_RCC_SRAM_IS_CLK_DISABLED#define __SRAM_IS_CLK_ENABLED __HAL_RCC_SRAM_IS_CLK_ENABLED#define __SDADC3_IS_CLK_DISABLED __HAL_RCC_SDADC3_IS_CLK_DISABLED#define __SDADC3_IS_CLK_ENABLED __HAL_RCC_SDADC3_IS_CLK_ENABLED#define __SDADC2_IS_CLK_DISABLED __HAL_RCC_SDADC2_IS_CLK_DISABLED#define __SDADC2_IS_CLK_ENABLED __HAL_RCC_SDADC2_IS_CLK_ENABLED#define __SDADC1_IS_CLK_DISABLED __HAL_RCC_SDADC1_IS_CLK_DISABLED#define __SDADC1_IS_CLK_ENABLED __HAL_RCC_SDADC1_IS_CLK_ENABLED#define __SPI4_IS_CLK_DISABLED __HAL_RCC_SPI4_IS_CLK_DISABLED#define __SPI4_IS_CLK_ENABLED __HAL_RCC_SPI4_IS_CLK_ENABLED#define __SPI3_IS_CLK_DISABLED __HAL_RCC_SPI3_IS_CLK_DISABLED#define __SPI3_IS_CLK_ENABLED __HAL_RCC_SPI3_IS_CLK_ENABLED#define __SPI2_IS_CLK_DISABLED __HAL_RCC_SPI2_IS_CLK_DISABLED#define __SPI2_IS_CLK_ENABLED __HAL_RCC_SPI2_IS_CLK_ENABLED#define __SPI1_IS_CLK_DISABLED __HAL_RCC_SPI1_IS_CLK_DISABLED#define __SPI1_IS_CLK_ENABLED __HAL_RCC_SPI1_IS_CLK_ENABLED#define __SYSCFG_IS_CLK_DISABLED __HAL_RCC_SYSCFG_IS_CLK_DISABLED#define __SYSCFG_IS_CLK_ENABLED __HAL_RCC_SYSCFG_IS_CLK_ENABLED#define __PWR_IS_CLK_DISABLED __HAL_RCC_PWR_IS_CLK_DISABLED#define __PWR_IS_CLK_ENABLED __HAL_RCC_PWR_IS_CLK_ENABLED#define __I2C3_IS_CLK_DISABLED __HAL_RCC_I2C3_IS_CLK_DISABLED#define __I2C3_IS_CLK_ENABLED __HAL_RCC_I2C3_IS_CLK_ENABLED#define __I2C2_IS_CLK_DISABLED __HAL_RCC_I2C2_IS_CLK_DISABLED#define __I2C2_IS_CLK_ENABLED __HAL_RCC_I2C2_IS_CLK_ENABLED#define __I2C1_IS_CLK_DISABLED __HAL_RCC_I2C1_IS_CLK_DISABLED#define __I2C1_IS_CLK_ENABLED __HAL_RCC_I2C1_IS_CLK_ENABLED#define __HRTIM1_IS_CLK_DISABLED __HAL_RCC_HRTIM1_IS_CLK_DISABLED#define __HRTIM1_IS_CLK_ENABLED __HAL_RCC_HRTIM1_IS_CLK_ENABLED#define __GPIOH_IS_CLK_DISABLED __HAL_RCC_GPIOH_IS_CLK_DISABLED#define __GPIOH_IS_CLK_ENABLED __HAL_RCC_GPIOH_IS_CLK_ENABLED#define __GPIOG_IS_CLK_DISABLED __HAL_RCC_GPIOG_IS_CLK_DISABLED#define __GPIOG_IS_CLK_ENABLED __HAL_RCC_GPIOG_IS_CLK_ENABLED#define __GPIOF_IS_CLK_DISABLED __HAL_RCC_GPIOF_IS_CLK_DISABLED#define __GPIOF_IS_CLK_ENABLED __HAL_RCC_GPIOF_IS_CLK_ENABLED#define __GPIOE_IS_CLK_DISABLED __HAL_RCC_GPIOE_IS_CLK_DISABLED#define __GPIOE_IS_CLK_ENABLED __HAL_RCC_GPIOE_IS_CLK_ENABLED#define __GPIOD_IS_CLK_DISABLED __HAL_RCC_GPIOD_IS_CLK_DISABLED#define __GPIOD_IS_CLK_ENABLED __HAL_RCC_GPIOD_IS_CLK_ENABLED#define __GPIOC_IS_CLK_DISABLED __HAL_RCC_GPIOC_IS_CLK_DISABLED#define __GPIOC_IS_CLK_ENABLED __HAL_RCC_GPIOC_IS_CLK_ENABLED#define __GPIOB_IS_CLK_DISABLED __HAL_RCC_GPIOB_IS_CLK_DISABLED#define __GPIOB_IS_CLK_ENABLED __HAL_RCC_GPIOB_IS_CLK_ENABLED#define __GPIOA_IS_CLK_DISABLED __HAL_RCC_GPIOA_IS_CLK_DISABLED#define __GPIOA_IS_CLK_ENABLED __HAL_RCC_GPIOA_IS_CLK_ENABLED#define __FMC_IS_CLK_DISABLED __HAL_RCC_FMC_IS_CLK_DISABLED#define __FMC_IS_CLK_ENABLED __HAL_RCC_FMC_IS_CLK_ENABLED#define __FLITF_IS_CLK_DISABLED __HAL_RCC_FLITF_IS_CLK_DISABLED#define __FLITF_IS_CLK_ENABLED __HAL_RCC_FLITF_IS_CLK_ENABLED#define __DMA2_IS_CLK_DISABLED __HAL_RCC_DMA2_IS_CLK_DISABLED#define __DMA2_IS_CLK_ENABLED __HAL_RCC_DMA2_IS_CLK_ENABLED#define __DMA1_IS_CLK_DISABLED __HAL_RCC_DMA1_IS_CLK_DISABLED#define __DMA1_IS_CLK_ENABLED __HAL_RCC_DMA1_IS_CLK_ENABLED#define __DAC2_IS_CLK_DISABLED __HAL_RCC_DAC2_IS_CLK_DISABLED#define __DAC2_IS_CLK_ENABLED __HAL_RCC_DAC2_IS_CLK_ENABLED#define __DAC1_IS_CLK_DISABLED __HAL_RCC_DAC1_IS_CLK_DISABLED#define __DAC1_IS_CLK_ENABLED __HAL_RCC_DAC1_IS_CLK_ENABLED#define __CRC_IS_CLK_DISABLED __HAL_RCC_CRC_IS_CLK_DISABLED#define __CRC_IS_CLK_ENABLED __HAL_RCC_CRC_IS_CLK_ENABLED#define __CEC_IS_CLK_DISABLED __HAL_RCC_CEC_IS_CLK_DISABLED#define __CEC_IS_CLK_ENABLED __HAL_RCC_CEC_IS_CLK_ENABLED#define __ADC34_IS_CLK_DISABLED __HAL_RCC_ADC34_IS_CLK_DISABLED#define __ADC34_IS_CLK_ENABLED __HAL_RCC_ADC34_IS_CLK_ENABLED#define __ADC12_IS_CLK_DISABLED __HAL_RCC_ADC12_IS_CLK_DISABLED#define __ADC12_IS_CLK_ENABLED __HAL_RCC_ADC12_IS_CLK_ENABLED#define __ADC1_IS_CLK_DISABLED __HAL_RCC_ADC1_IS_CLK_DISABLED#define __ADC1_IS_CLK_ENABLED __HAL_RCC_ADC1_IS_CLK_ENABLED#define __SDADC3_RELEASE_RESET __HAL_RCC_SDADC3_RELEASE_RESET#define __SDADC2_RELEASE_RESET __HAL_RCC_SDADC2_RELEASE_RESET#define __SDADC1_RELEASE_RESET __HAL_RCC_SDADC1_RELEASE_RESET#define __SDADC3_FORCE_RESET __HAL_RCC_SDADC3_FORCE_RESET#define __SDADC2_FORCE_RESET __HAL_RCC_SDADC2_FORCE_RESET#define __SDADC1_FORCE_RESET __HAL_RCC_SDADC1_FORCE_RESET#define __HRTIM1_RELEASE_RESET __HAL_RCC_HRTIM1_RELEASE_RESET#define __HRTIM1_FORCE_RESET __HAL_RCC_HRTIM1_FORCE_RESET#define __TIM20_RELEASE_RESET __HAL_RCC_TIM20_RELEASE_RESET#define __TIM20_FORCE_RESET __HAL_RCC_TIM20_FORCE_RESET#define __TIM19_RELEASE_RESET __HAL_RCC_TIM19_RELEASE_RESET#define __TIM19_FORCE_RESET __HAL_RCC_TIM19_FORCE_RESET#define HAL_DATA_EEPROMEx_Erase HAL_FLASHEx_DATAEEPROM_Erase#define HAL_DATA_EEPROMEx_Lock HAL_FLASHEx_DATAEEPROM_Lock#define HAL_DATA_EEPROMEx_Unlock HAL_FLASHEx_DATAEEPROM_Unlock#define FLASH_DisableRunPowerDown HAL_FLASHEx_DisableRunPowerDown#define FLASH_EnableRunPowerDown HAL_FLASHEx_EnableRunPowerDown#define FLASH_HalfPageProgram HAL_FLASHEx_HalfPageProgram#define CAN_F2R2_FB22 CAN_F2R2_FB22_Msk#define CAN_F2R2_FB22_Msk (0x1UL << CAN_F2R2_FB22_Pos)#define CAN_F2R2_FB22_Pos (22U)#define CAN_F2R2_FB21 CAN_F2R2_FB21_Msk#define CAN_F2R2_FB21_Msk (0x1UL << CAN_F2R2_FB21_Pos)#define CAN_F2R2_FB21_Pos (21U)#define CAN_F2R2_FB20 CAN_F2R2_FB20_Msk#define CAN_F2R2_FB20_Msk (0x1UL << CAN_F2R2_FB20_Pos)#define CAN_F2R2_FB20_Pos (20U)#define CAN_F2R2_FB19 CAN_F2R2_FB19_Msk#define CAN_F2R2_FB19_Msk (0x1UL << CAN_F2R2_FB19_Pos)#define CAN_F2R2_FB19_Pos (19U)#define CAN_F2R2_FB18 CAN_F2R2_FB18_Msk#define CAN_F2R2_FB18_Msk (0x1UL << CAN_F2R2_FB18_Pos)#define CAN_F2R2_FB18_Pos (18U)#define CAN_F2R2_FB17 CAN_F2R2_FB17_Msk#define CAN_F2R2_FB17_Msk (0x1UL << CAN_F2R2_FB17_Pos)#define CAN_F2R2_FB17_Pos (17U)#define CAN_F2R2_FB16 CAN_F2R2_FB16_Msk#define CAN_F2R2_FB16_Msk (0x1UL << CAN_F2R2_FB16_Pos)#define CAN_F2R2_FB16_Pos (16U)#define CAN_F2R2_FB15 CAN_F2R2_FB15_Msk#define CAN_F2R2_FB15_Msk (0x1UL << CAN_F2R2_FB15_Pos)#define CAN_F2R2_FB15_Pos (15U)#define CAN_F2R2_FB14 CAN_F2R2_FB14_Msk#define CAN_F2R2_FB14_Msk (0x1UL << CAN_F2R2_FB14_Pos)#define CAN_F2R2_FB14_Pos (14U)#define CAN_F2R2_FB13 CAN_F2R2_FB13_Msk#define CAN_F2R2_FB13_Msk (0x1UL << CAN_F2R2_FB13_Pos)#define CAN_F2R2_FB13_Pos (13U)#define CAN_F2R2_FB12 CAN_F2R2_FB12_Msk#define CAN_F2R2_FB12_Msk (0x1UL << CAN_F2R2_FB12_Pos)#define CAN_F2R2_FB12_Pos (12U)#define CAN_F2R2_FB11 CAN_F2R2_FB11_Msk#define CAN_F2R2_FB11_Msk (0x1UL << CAN_F2R2_FB11_Pos)#define CAN_F2R2_FB11_Pos (11U)#define CAN_F2R2_FB10 CAN_F2R2_FB10_Msk#define CAN_F2R2_FB10_Msk (0x1UL << CAN_F2R2_FB10_Pos)#define CAN_F2R2_FB10_Pos (10U)#define CAN_F2R2_FB9 CAN_F2R2_FB9_Msk#define CAN_F2R2_FB9_Msk (0x1UL << CAN_F2R2_FB9_Pos)#define CAN_F2R2_FB9_Pos (9U)#define CAN_F2R2_FB8 CAN_F2R2_FB8_Msk#define CAN_F2R2_FB8_Msk (0x1UL << CAN_F2R2_FB8_Pos)#define CAN_F2R2_FB8_Pos (8U)#define CAN_F2R2_FB7 CAN_F2R2_FB7_Msk#define CAN_F2R2_FB7_Msk (0x1UL << CAN_F2R2_FB7_Pos)#define CAN_F2R2_FB7_Pos (7U)#define CAN_F2R2_FB6 CAN_F2R2_FB6_Msk#define CAN_F2R2_FB6_Msk (0x1UL << CAN_F2R2_FB6_Pos)#define CAN_F2R2_FB6_Pos (6U)#define CAN_F2R2_FB5 CAN_F2R2_FB5_Msk#define CAN_F2R2_FB5_Msk (0x1UL << CAN_F2R2_FB5_Pos)#define CAN_F2R2_FB5_Pos (5U)#define CAN_F2R2_FB4 CAN_F2R2_FB4_Msk#define CAN_F2R2_FB4_Msk (0x1UL << CAN_F2R2_FB4_Pos)#define CAN_F2R2_FB4_Pos (4U)#define CAN_F2R2_FB3 CAN_F2R2_FB3_Msk#define CAN_F2R2_FB3_Msk (0x1UL << CAN_F2R2_FB3_Pos)#define CAN_F2R2_FB3_Pos (3U)#define CAN_F2R2_FB2 CAN_F2R2_FB2_Msk#define CAN_F2R2_FB2_Msk (0x1UL << CAN_F2R2_FB2_Pos)#define CAN_F2R2_FB2_Pos (2U)#define CAN_F2R2_FB1 CAN_F2R2_FB1_Msk#define CAN_F2R2_FB1_Msk (0x1UL << CAN_F2R2_FB1_Pos)#define CAN_F2R2_FB1_Pos (1U)#define CAN_F2R2_FB0 CAN_F2R2_FB0_Msk#define CAN_F2R2_FB0_Msk (0x1UL << CAN_F2R2_FB0_Pos)#define CAN_F2R2_FB0_Pos (0U)#define CAN_F1R2_FB31 CAN_F1R2_FB31_Msk#define CAN_F1R2_FB31_Msk (0x1UL << CAN_F1R2_FB31_Pos)#define CAN_F1R2_FB31_Pos (31U)#define CAN_F1R2_FB30 CAN_F1R2_FB30_Msk#define CAN_F1R2_FB30_Msk (0x1UL << CAN_F1R2_FB30_Pos)#define CAN_F1R2_FB30_Pos (30U)#define CAN_F1R2_FB29 CAN_F1R2_FB29_Msk#define CAN_F1R2_FB29_Msk (0x1UL << CAN_F1R2_FB29_Pos)#define CAN_F1R2_FB29_Pos (29U)#define CAN_F1R2_FB28 CAN_F1R2_FB28_Msk#define CAN_F1R2_FB28_Msk (0x1UL << CAN_F1R2_FB28_Pos)#define CAN_F1R2_FB28_Pos (28U)#define CAN_F1R2_FB27 CAN_F1R2_FB27_Msk#define CAN_F1R2_FB27_Msk (0x1UL << CAN_F1R2_FB27_Pos)#define CAN_F1R2_FB27_Pos (27U)#define CAN_F1R2_FB26 CAN_F1R2_FB26_Msk#define CAN_F1R2_FB26_Msk (0x1UL << CAN_F1R2_FB26_Pos)#define CAN_F1R2_FB26_Pos (26U)#define CAN_F1R2_FB25 CAN_F1R2_FB25_Msk#define CAN_F1R2_FB25_Msk (0x1UL << CAN_F1R2_FB25_Pos)#define CAN_F1R2_FB25_Pos (25U)#define CAN_F1R2_FB24 CAN_F1R2_FB24_Msk#define CAN_F1R2_FB24_Msk (0x1UL << CAN_F1R2_FB24_Pos)#define CAN_F1R2_FB24_Pos (24U)#define CAN_F1R2_FB23 CAN_F1R2_FB23_Msk#define CAN_F1R2_FB23_Msk (0x1UL << CAN_F1R2_FB23_Pos)#define CAN_F1R2_FB23_Pos (23U)#define CAN_F1R2_FB22 CAN_F1R2_FB22_Msk#define CAN_F1R2_FB22_Msk (0x1UL << CAN_F1R2_FB22_Pos)#define CAN_F1R2_FB22_Pos (22U)#define CAN_F1R2_FB21 CAN_F1R2_FB21_Msk#define CAN_F1R2_FB21_Msk (0x1UL << CAN_F1R2_FB21_Pos)#define CAN_F1R2_FB21_Pos (21U)#define CAN_F1R2_FB20 CAN_F1R2_FB20_Msk#define CAN_F1R2_FB20_Msk (0x1UL << CAN_F1R2_FB20_Pos)#define CAN_F1R2_FB20_Pos (20U)#define CAN_F1R2_FB19 CAN_F1R2_FB19_Msk#define CAN_F1R2_FB19_Msk (0x1UL << CAN_F1R2_FB19_Pos)#define CAN_F1R2_FB19_Pos (19U)#define CAN_F1R2_FB18 CAN_F1R2_FB18_Msk#define CAN_F1R2_FB18_Msk (0x1UL << CAN_F1R2_FB18_Pos)#define CAN_F1R2_FB18_Pos (18U)#define CAN_F1R2_FB17 CAN_F1R2_FB17_Msk#define CAN_F1R2_FB17_Msk (0x1UL << CAN_F1R2_FB17_Pos)#define CAN_F1R2_FB17_Pos (17U)#define CAN_F1R2_FB16 CAN_F1R2_FB16_Msk#define CAN_F1R2_FB16_Msk (0x1UL << CAN_F1R2_FB16_Pos)#define CAN_F1R2_FB16_Pos (16U)#define CAN_F1R2_FB15 CAN_F1R2_FB15_Msk#define CAN_F1R2_FB15_Msk (0x1UL << CAN_F1R2_FB15_Pos)#define CAN_F1R2_FB15_Pos (15U)#define CAN_F1R2_FB14 CAN_F1R2_FB14_Msk#define CAN_F1R2_FB14_Msk (0x1UL << CAN_F1R2_FB14_Pos)#define CAN_F1R2_FB14_Pos (14U)#define CAN_F1R2_FB13 CAN_F1R2_FB13_Msk#define CAN_F1R2_FB13_Msk (0x1UL << CAN_F1R2_FB13_Pos)#define CAN_F1R2_FB13_Pos (13U)#define CAN_F1R2_FB12 CAN_F1R2_FB12_Msk#define CAN_F1R2_FB12_Msk (0x1UL << CAN_F1R2_FB12_Pos)#define CAN_F1R2_FB12_Pos (12U)#define CAN_F1R2_FB11 CAN_F1R2_FB11_Msk#define CAN_F1R2_FB11_Msk (0x1UL << CAN_F1R2_FB11_Pos)#define CAN_F1R2_FB11_Pos (11U)#define CAN_F1R2_FB10 CAN_F1R2_FB10_Msk#define CAN_F1R2_FB10_Msk (0x1UL << CAN_F1R2_FB10_Pos)#define CAN_F1R2_FB10_Pos (10U)#define CAN_F1R2_FB9 CAN_F1R2_FB9_Msk#define CAN_F1R2_FB9_Msk (0x1UL << CAN_F1R2_FB9_Pos)#define CAN_F1R2_FB9_Pos (9U)#define CAN_F1R2_FB8 CAN_F1R2_FB8_Msk#define CAN_F1R2_FB8_Msk (0x1UL << CAN_F1R2_FB8_Pos)#define CAN_F1R2_FB8_Pos (8U)#define CAN_F1R2_FB7 CAN_F1R2_FB7_Msk#define CAN_F1R2_FB7_Msk (0x1UL << CAN_F1R2_FB7_Pos)#define CAN_F1R2_FB7_Pos (7U)#define CAN_F1R2_FB6 CAN_F1R2_FB6_Msk#define CAN_F1R2_FB6_Msk (0x1UL << CAN_F1R2_FB6_Pos)#define CAN_F1R2_FB6_Pos (6U)#define CAN_F1R2_FB5 CAN_F1R2_FB5_Msk#define CAN_F1R2_FB5_Msk (0x1UL << CAN_F1R2_FB5_Pos)#define CAN_F1R2_FB5_Pos (5U)#define CAN_F1R2_FB4 CAN_F1R2_FB4_Msk#define CAN_F1R2_FB4_Msk (0x1UL << CAN_F1R2_FB4_Pos)#define CAN_F1R2_FB4_Pos (4U)#define CAN_F1R2_FB3 CAN_F1R2_FB3_Msk#define CAN_F1R2_FB3_Msk (0x1UL << CAN_F1R2_FB3_Pos)#define CAN_F1R2_FB3_Pos (3U)#define CAN_F1R2_FB2 CAN_F1R2_FB2_Msk#define CAN_F1R2_FB2_Msk (0x1UL << CAN_F1R2_FB2_Pos)#define CAN_F1R2_FB2_Pos (2U)#define CAN_F1R2_FB1 CAN_F1R2_FB1_Msk#define CAN_F1R2_FB1_Msk (0x1UL << CAN_F1R2_FB1_Pos)#define CAN_F1R2_FB1_Pos (1U)#define CAN_F1R2_FB0 CAN_F1R2_FB0_Msk#define CAN_F1R2_FB0_Msk (0x1UL << CAN_F1R2_FB0_Pos)#define CAN_F1R2_FB0_Pos (0U)#define CAN_F0R2_FB31 CAN_F0R2_FB31_Msk#define CAN_F0R2_FB31_Msk (0x1UL << CAN_F0R2_FB31_Pos)#define CAN_F0R2_FB31_Pos (31U)#define CAN_F0R2_FB30 CAN_F0R2_FB30_Msk#define CAN_F0R2_FB30_Msk (0x1UL << CAN_F0R2_FB30_Pos)#define CAN_F0R2_FB30_Pos (30U)#define CAN_F0R2_FB29 CAN_F0R2_FB29_Msk#define CAN_F0R2_FB29_Msk (0x1UL << CAN_F0R2_FB29_Pos)#define CAN_F0R2_FB29_Pos (29U)#define CAN_F0R2_FB28 CAN_F0R2_FB28_Msk#define CAN_F0R2_FB28_Msk (0x1UL << CAN_F0R2_FB28_Pos)#define CAN_F0R2_FB28_Pos (28U)#define CAN_F0R2_FB27 CAN_F0R2_FB27_Msk#define CAN_F0R2_FB27_Msk (0x1UL << CAN_F0R2_FB27_Pos)#define CAN_F0R2_FB27_Pos (27U)#define CAN_F0R2_FB26 CAN_F0R2_FB26_Msk#define CAN_F0R2_FB26_Msk (0x1UL << CAN_F0R2_FB26_Pos)#define CAN_F0R2_FB26_Pos (26U)#define CAN_F0R2_FB25 CAN_F0R2_FB25_Msk#define CAN_F0R2_FB25_Msk (0x1UL << CAN_F0R2_FB25_Pos)#define CAN_F0R2_FB25_Pos (25U)#define CAN_F0R2_FB24 CAN_F0R2_FB24_Msk#define CAN_F0R2_FB24_Msk (0x1UL << CAN_F0R2_FB24_Pos)#define CAN_F0R2_FB24_Pos (24U)#define CAN_F0R2_FB23 CAN_F0R2_FB23_Msk#define CAN_F0R2_FB23_Msk (0x1UL << CAN_F0R2_FB23_Pos)#define CAN_F0R2_FB23_Pos (23U)#define CAN_F0R2_FB22 CAN_F0R2_FB22_Msk#define CAN_F0R2_FB22_Msk (0x1UL << CAN_F0R2_FB22_Pos)#define CAN_F0R2_FB22_Pos (22U)#define CAN_F0R2_FB21 CAN_F0R2_FB21_Msk#define CAN_F0R2_FB21_Msk (0x1UL << CAN_F0R2_FB21_Pos)#define CAN_F0R2_FB21_Pos (21U)#define CAN_F0R2_FB20 CAN_F0R2_FB20_Msk#define CAN_F0R2_FB20_Msk (0x1UL << CAN_F0R2_FB20_Pos)#define CAN_F0R2_FB20_Pos (20U)#define CAN_F0R2_FB19 CAN_F0R2_FB19_Msk#define CAN_F0R2_FB19_Msk (0x1UL << CAN_F0R2_FB19_Pos)#define CAN_F0R2_FB19_Pos (19U)#define CAN_F0R2_FB18 CAN_F0R2_FB18_Msk#define CAN_F0R2_FB18_Msk (0x1UL << CAN_F0R2_FB18_Pos)#define CAN_F0R2_FB18_Pos (18U)#define CAN_F0R2_FB17 CAN_F0R2_FB17_Msk#define CAN_F0R2_FB17_Msk (0x1UL << CAN_F0R2_FB17_Pos)#define CAN_F0R2_FB17_Pos (17U)#define CAN_F0R2_FB16 CAN_F0R2_FB16_Msk#define CAN_F0R2_FB16_Msk (0x1UL << CAN_F0R2_FB16_Pos)#define CAN_F0R2_FB16_Pos (16U)#define CAN_F0R2_FB15 CAN_F0R2_FB15_Msk#define CAN_F0R2_FB15_Msk (0x1UL << CAN_F0R2_FB15_Pos)#define CAN_F0R2_FB15_Pos (15U)#define CAN_F0R2_FB14 CAN_F0R2_FB14_Msk#define CAN_F0R2_FB14_Msk (0x1UL << CAN_F0R2_FB14_Pos)#define CAN_F0R2_FB14_Pos (14U)#define CAN_F0R2_FB13 CAN_F0R2_FB13_Msk#define CAN_F0R2_FB13_Msk (0x1UL << CAN_F0R2_FB13_Pos)#define CAN_F0R2_FB13_Pos (13U)#define CAN_F0R2_FB12 CAN_F0R2_FB12_Msk#define CAN_F0R2_FB12_Msk (0x1UL << CAN_F0R2_FB12_Pos)#define CAN_F0R2_FB12_Pos (12U)#define CAN_F0R2_FB11 CAN_F0R2_FB11_Msk#define CAN_F0R2_FB11_Msk (0x1UL << CAN_F0R2_FB11_Pos)#define CAN_F0R2_FB11_Pos (11U)#define CAN_F0R2_FB10 CAN_F0R2_FB10_Msk#define CAN_F0R2_FB10_Msk (0x1UL << CAN_F0R2_FB10_Pos)#define CAN_F0R2_FB10_Pos (10U)#define CAN_F0R2_FB9 CAN_F0R2_FB9_Msk#define CAN_F0R2_FB9_Msk (0x1UL << CAN_F0R2_FB9_Pos)#define CAN_F0R2_FB9_Pos (9U)#define CAN_F0R2_FB8 CAN_F0R2_FB8_Msk#define CAN_F0R2_FB8_Msk (0x1UL << CAN_F0R2_FB8_Pos)#define CAN_F0R2_FB8_Pos (8U)#define CAN_F0R2_FB7 CAN_F0R2_FB7_Msk#define CAN_F0R2_FB7_Msk (0x1UL << CAN_F0R2_FB7_Pos)#define CAN_F0R2_FB7_Pos (7U)#define CAN_F0R2_FB6 CAN_F0R2_FB6_Msk#define CAN_F0R2_FB6_Msk (0x1UL << CAN_F0R2_FB6_Pos)#define CAN_F0R2_FB6_Pos (6U)#define CAN_F0R2_FB5 CAN_F0R2_FB5_Msk#define CAN_F0R2_FB5_Msk (0x1UL << CAN_F0R2_FB5_Pos)#define CAN_F0R2_FB5_Pos (5U)#define CAN_F0R2_FB4 CAN_F0R2_FB4_Msk#define CAN_F0R2_FB4_Msk (0x1UL << CAN_F0R2_FB4_Pos)#define CAN_F0R2_FB4_Pos (4U)#define CAN_F0R2_FB3 CAN_F0R2_FB3_Msk#define CAN_F0R2_FB3_Msk (0x1UL << CAN_F0R2_FB3_Pos)#define CAN_F0R2_FB3_Pos (3U)#define CAN_F0R2_FB2 CAN_F0R2_FB2_Msk#define CAN_F0R2_FB2_Msk (0x1UL << CAN_F0R2_FB2_Pos)#define CAN_F0R2_FB2_Pos (2U)#define CAN_F0R2_FB1 CAN_F0R2_FB1_Msk#define CAN_F0R2_FB1_Msk (0x1UL << CAN_F0R2_FB1_Pos)#define CAN_F0R2_FB1_Pos (1U)#define CAN_F0R2_FB0 CAN_F0R2_FB0_Msk#define CAN_F0R2_FB0_Msk (0x1UL << CAN_F0R2_FB0_Pos)#define CAN_F0R2_FB0_Pos (0U)#define CAN_F13R1_FB31 CAN_F13R1_FB31_Msk#define CAN_F13R1_FB31_Msk (0x1UL << CAN_F13R1_FB31_Pos)#define CAN_F13R1_FB31_Pos (31U)#define CAN_F13R1_FB30 CAN_F13R1_FB30_Msk#define CAN_F13R1_FB30_Msk (0x1UL << CAN_F13R1_FB30_Pos)#define CAN_F13R1_FB30_Pos (30U)#define CAN_F13R1_FB29 CAN_F13R1_FB29_Msk#define CAN_F13R1_FB29_Msk (0x1UL << CAN_F13R1_FB29_Pos)#define CAN_F13R1_FB29_Pos (29U)#define CAN_F13R1_FB28 CAN_F13R1_FB28_Msk#define CAN_F13R1_FB28_Msk (0x1UL << CAN_F13R1_FB28_Pos)#define CAN_F13R1_FB28_Pos (28U)#define CAN_F13R1_FB27 CAN_F13R1_FB27_Msk#define CAN_F13R1_FB27_Msk (0x1UL << CAN_F13R1_FB27_Pos)#define CAN_F13R1_FB27_Pos (27U)#define CAN_F13R1_FB26 CAN_F13R1_FB26_Msk#define CAN_F13R1_FB26_Msk (0x1UL << CAN_F13R1_FB26_Pos)#define CAN_F13R1_FB26_Pos (26U)#define CAN_F13R1_FB25 CAN_F13R1_FB25_Msk#define CAN_F13R1_FB25_Msk (0x1UL << CAN_F13R1_FB25_Pos)#define CAN_F13R1_FB25_Pos (25U)#define CAN_F13R1_FB24 CAN_F13R1_FB24_Msk#define CAN_F13R1_FB24_Msk (0x1UL << CAN_F13R1_FB24_Pos)#define CAN_F13R1_FB24_Pos (24U)#define CAN_F13R1_FB23 CAN_F13R1_FB23_Msk#define CAN_F13R1_FB23_Msk (0x1UL << CAN_F13R1_FB23_Pos)#define CAN_F13R1_FB23_Pos (23U)#define CAN_F13R1_FB22 CAN_F13R1_FB22_Msk#define CAN_F13R1_FB22_Msk (0x1UL << CAN_F13R1_FB22_Pos)#define CAN_F13R1_FB22_Pos (22U)#define CAN_F13R1_FB21 CAN_F13R1_FB21_Msk#define CAN_F13R1_FB21_Msk (0x1UL << CAN_F13R1_FB21_Pos)#define CAN_F13R1_FB21_Pos (21U)#define CAN_F13R1_FB20 CAN_F13R1_FB20_Msk#define CAN_F13R1_FB20_Msk (0x1UL << CAN_F13R1_FB20_Pos)#define CAN_F13R1_FB20_Pos (20U)#define CAN_F13R1_FB19 CAN_F13R1_FB19_Msk#define CAN_F13R1_FB19_Msk (0x1UL << CAN_F13R1_FB19_Pos)#define CAN_F13R1_FB19_Pos (19U)#define CAN_F13R1_FB18 CAN_F13R1_FB18_Msk#define CAN_F13R1_FB18_Msk (0x1UL << CAN_F13R1_FB18_Pos)#define CAN_F13R1_FB18_Pos (18U)#define CAN_F13R1_FB17 CAN_F13R1_FB17_Msk#define CAN_F13R1_FB17_Msk (0x1UL << CAN_F13R1_FB17_Pos)#define CAN_F13R1_FB17_Pos (17U)#define CAN_F13R1_FB16 CAN_F13R1_FB16_Msk#define CAN_F13R1_FB16_Msk (0x1UL << CAN_F13R1_FB16_Pos)#define CAN_F13R1_FB16_Pos (16U)#define CAN_F13R1_FB15 CAN_F13R1_FB15_Msk#define CAN_F13R1_FB15_Msk (0x1UL << CAN_F13R1_FB15_Pos)#define CAN_F13R1_FB15_Pos (15U)#define CAN_F13R1_FB14 CAN_F13R1_FB14_Msk#define CAN_F13R1_FB14_Msk (0x1UL << CAN_F13R1_FB14_Pos)#define CAN_F13R1_FB14_Pos (14U)#define CAN_F13R1_FB13 CAN_F13R1_FB13_Msk#define CAN_F13R1_FB13_Msk (0x1UL << CAN_F13R1_FB13_Pos)#define CAN_F13R1_FB13_Pos (13U)#define CAN_F13R1_FB12 CAN_F13R1_FB12_Msk#define CAN_F13R1_FB12_Msk (0x1UL << CAN_F13R1_FB12_Pos)#define CAN_F13R1_FB12_Pos (12U)#define CAN_F13R1_FB11 CAN_F13R1_FB11_Msk#define CAN_F13R1_FB11_Msk (0x1UL << CAN_F13R1_FB11_Pos)#define CAN_F13R1_FB11_Pos (11U)#define CAN_F13R1_FB10 CAN_F13R1_FB10_Msk#define CAN_F13R1_FB10_Msk (0x1UL << CAN_F13R1_FB10_Pos)#define CAN_F13R1_FB10_Pos (10U)#define CAN_F13R1_FB9 CAN_F13R1_FB9_Msk#define CAN_F13R1_FB9_Msk (0x1UL << CAN_F13R1_FB9_Pos)#define CAN_F13R1_FB9_Pos (9U)#define CAN_F13R1_FB8 CAN_F13R1_FB8_Msk#define CAN_F13R1_FB8_Msk (0x1UL << CAN_F13R1_FB8_Pos)#define CAN_F13R1_FB8_Pos (8U)#define CAN_F13R1_FB7 CAN_F13R1_FB7_Msk#define CAN_F13R1_FB7_Msk (0x1UL << CAN_F13R1_FB7_Pos)#define CAN_F13R1_FB7_Pos (7U)#define CAN_F13R1_FB6 CAN_F13R1_FB6_Msk#define CAN_F13R1_FB6_Msk (0x1UL << CAN_F13R1_FB6_Pos)#define CAN_F13R1_FB6_Pos (6U)#define CAN_F13R1_FB5 CAN_F13R1_FB5_Msk#define CAN_F13R1_FB5_Msk (0x1UL << CAN_F13R1_FB5_Pos)#define CAN_F13R1_FB5_Pos (5U)#define CAN_F13R1_FB4 CAN_F13R1_FB4_Msk#define CAN_F13R1_FB4_Msk (0x1UL << CAN_F13R1_FB4_Pos)#define CAN_F13R1_FB4_Pos (4U)#define CAN_F13R1_FB3 CAN_F13R1_FB3_Msk#define CAN_F13R1_FB3_Msk (0x1UL << CAN_F13R1_FB3_Pos)#define CAN_F13R1_FB3_Pos (3U)#define CAN_F13R1_FB2 CAN_F13R1_FB2_Msk#define CAN_F13R1_FB2_Msk (0x1UL << CAN_F13R1_FB2_Pos)#define CAN_F13R1_FB2_Pos (2U)#define CAN_F13R1_FB1 CAN_F13R1_FB1_Msk#define CAN_F13R1_FB1_Msk (0x1UL << CAN_F13R1_FB1_Pos)#define CAN_F13R1_FB1_Pos (1U)#define CAN_F13R1_FB0 CAN_F13R1_FB0_Msk#define CAN_F13R1_FB0_Msk (0x1UL << CAN_F13R1_FB0_Pos)#define CAN_F13R1_FB0_Pos (0U)#define CAN_F12R1_FB31 CAN_F12R1_FB31_Msk#define CAN_F12R1_FB31_Msk (0x1UL << CAN_F12R1_FB31_Pos)#define CAN_F12R1_FB31_Pos (31U)#define CAN_F12R1_FB30 CAN_F12R1_FB30_Msk#define CAN_F12R1_FB30_Msk (0x1UL << CAN_F12R1_FB30_Pos)#define CAN_F12R1_FB30_Pos (30U)#define CAN_F12R1_FB29 CAN_F12R1_FB29_Msk#define CAN_F12R1_FB29_Msk (0x1UL << CAN_F12R1_FB29_Pos)#define CAN_F12R1_FB29_Pos (29U)#define CAN_F12R1_FB28 CAN_F12R1_FB28_Msk#define CAN_F12R1_FB28_Msk (0x1UL << CAN_F12R1_FB28_Pos)#define CAN_F12R1_FB28_Pos (28U)#define CAN_F12R1_FB27 CAN_F12R1_FB27_Msk#define CAN_F12R1_FB27_Msk (0x1UL << CAN_F12R1_FB27_Pos)#define CAN_F12R1_FB27_Pos (27U)#define CAN_F12R1_FB26 CAN_F12R1_FB26_Msk#define CAN_F12R1_FB26_Msk (0x1UL << CAN_F12R1_FB26_Pos)#define CAN_F12R1_FB26_Pos (26U)#define CAN_F12R1_FB25 CAN_F12R1_FB25_Msk#define CAN_F12R1_FB25_Msk (0x1UL << CAN_F12R1_FB25_Pos)#define CAN_F12R1_FB25_Pos (25U)#define CAN_F12R1_FB24 CAN_F12R1_FB24_Msk#define CAN_F12R1_FB24_Msk (0x1UL << CAN_F12R1_FB24_Pos)#define CAN_F12R1_FB24_Pos (24U)#define CAN_F12R1_FB23 CAN_F12R1_FB23_Msk#define CAN_F12R1_FB23_Msk (0x1UL << CAN_F12R1_FB23_Pos)#define CAN_F12R1_FB23_Pos (23U)#define CAN_F12R1_FB22 CAN_F12R1_FB22_Msk#define CAN_F12R1_FB22_Msk (0x1UL << CAN_F12R1_FB22_Pos)#define CAN_F12R1_FB22_Pos (22U)#define CAN_F12R1_FB21 CAN_F12R1_FB21_Msk#define CAN_F12R1_FB21_Msk (0x1UL << CAN_F12R1_FB21_Pos)#define CAN_F12R1_FB21_Pos (21U)#define CAN_F12R1_FB20 CAN_F12R1_FB20_Msk#define CAN_F12R1_FB20_Msk (0x1UL << CAN_F12R1_FB20_Pos)#define CAN_F12R1_FB20_Pos (20U)#define CAN_F12R1_FB19 CAN_F12R1_FB19_Msk#define CAN_F12R1_FB19_Msk (0x1UL << CAN_F12R1_FB19_Pos)#define CAN_F12R1_FB19_Pos (19U)#define CAN_F12R1_FB18 CAN_F12R1_FB18_Msk#define CAN_F12R1_FB18_Msk (0x1UL << CAN_F12R1_FB18_Pos)#define CAN_F12R1_FB18_Pos (18U)#define CAN_F12R1_FB17 CAN_F12R1_FB17_Msk#define CAN_F12R1_FB17_Msk (0x1UL << CAN_F12R1_FB17_Pos)#define CAN_F12R1_FB17_Pos (17U)#define CAN_F12R1_FB16 CAN_F12R1_FB16_Msk#define CAN_F12R1_FB16_Msk (0x1UL << CAN_F12R1_FB16_Pos)#define CAN_F12R1_FB16_Pos (16U)#define CAN_F12R1_FB15 CAN_F12R1_FB15_Msk#define CAN_F12R1_FB15_Msk (0x1UL << CAN_F12R1_FB15_Pos)#define CAN_F12R1_FB15_Pos (15U)#define CAN_F12R1_FB14 CAN_F12R1_FB14_Msk#define CAN_F12R1_FB14_Msk (0x1UL << CAN_F12R1_FB14_Pos)#define CAN_F12R1_FB14_Pos (14U)#define CAN_F12R1_FB13 CAN_F12R1_FB13_Msk#define CAN_F12R1_FB13_Msk (0x1UL << CAN_F12R1_FB13_Pos)#define CAN_F12R1_FB13_Pos (13U)#define CAN_F12R1_FB12 CAN_F12R1_FB12_Msk#define CAN_F12R1_FB12_Msk (0x1UL << CAN_F12R1_FB12_Pos)#define CAN_F12R1_FB12_Pos (12U)#define CAN_F12R1_FB11 CAN_F12R1_FB11_Msk#define CAN_F12R1_FB11_Msk (0x1UL << CAN_F12R1_FB11_Pos)#define CAN_F12R1_FB11_Pos (11U)#define CAN_F12R1_FB10 CAN_F12R1_FB10_Msk#define CAN_F12R1_FB10_Msk (0x1UL << CAN_F12R1_FB10_Pos)#define CAN_F12R1_FB10_Pos (10U)#define CAN_F12R1_FB9 CAN_F12R1_FB9_Msk#define CAN_F12R1_FB9_Msk (0x1UL << CAN_F12R1_FB9_Pos)#define CAN_F12R1_FB9_Pos (9U)#define CAN_F12R1_FB8 CAN_F12R1_FB8_Msk#define CAN_F12R1_FB8_Msk (0x1UL << CAN_F12R1_FB8_Pos)#define CAN_F12R1_FB8_Pos (8U)#define CAN_F12R1_FB7 CAN_F12R1_FB7_Msk#define CAN_F12R1_FB7_Msk (0x1UL << CAN_F12R1_FB7_Pos)#define CAN_F12R1_FB7_Pos (7U)#define CAN_F12R1_FB6 CAN_F12R1_FB6_Msk#define CAN_F12R1_FB6_Msk (0x1UL << CAN_F12R1_FB6_Pos)#define CAN_F12R1_FB6_Pos (6U)#define CAN_F12R1_FB5 CAN_F12R1_FB5_Msk#define CAN_F12R1_FB5_Msk (0x1UL << CAN_F12R1_FB5_Pos)#define CAN_F12R1_FB5_Pos (5U)#define CAN_F12R1_FB4 CAN_F12R1_FB4_Msk#define CAN_F12R1_FB4_Msk (0x1UL << CAN_F12R1_FB4_Pos)#define CAN_F12R1_FB4_Pos (4U)#define CAN_F12R1_FB3 CAN_F12R1_FB3_Msk#define CAN_F12R1_FB3_Msk (0x1UL << CAN_F12R1_FB3_Pos)#define CAN_F12R1_FB3_Pos (3U)#define CAN_F12R1_FB2 CAN_F12R1_FB2_Msk#define CAN_F12R1_FB2_Msk (0x1UL << CAN_F12R1_FB2_Pos)#define CAN_F12R1_FB2_Pos (2U)#define CAN_F12R1_FB1 CAN_F12R1_FB1_Msk#define CAN_F12R1_FB1_Msk (0x1UL << CAN_F12R1_FB1_Pos)#define CAN_F12R1_FB1_Pos (1U)#define CAN_F12R1_FB0 CAN_F12R1_FB0_Msk#define CAN_F12R1_FB0_Msk (0x1UL << CAN_F12R1_FB0_Pos)#define CAN_F12R1_FB0_Pos (0U)#define CAN_F11R1_FB31 CAN_F11R1_FB31_Msk#define CAN_F11R1_FB31_Msk (0x1UL << CAN_F11R1_FB31_Pos)#define CAN_F11R1_FB31_Pos (31U)#define CAN_F11R1_FB30 CAN_F11R1_FB30_Msk#define CAN_F11R1_FB30_Msk (0x1UL << CAN_F11R1_FB30_Pos)#define CAN_F11R1_FB30_Pos (30U)#define CAN_F11R1_FB29 CAN_F11R1_FB29_Msk#define CAN_F11R1_FB29_Msk (0x1UL << CAN_F11R1_FB29_Pos)#define CAN_F11R1_FB29_Pos (29U)#define CAN_F11R1_FB28 CAN_F11R1_FB28_Msk#define CAN_F11R1_FB28_Msk (0x1UL << CAN_F11R1_FB28_Pos)#define CAN_F11R1_FB28_Pos (28U)#define CAN_F11R1_FB27 CAN_F11R1_FB27_Msk#define CAN_F11R1_FB27_Msk (0x1UL << CAN_F11R1_FB27_Pos)#define CAN_F11R1_FB27_Pos (27U)#define CAN_F11R1_FB26 CAN_F11R1_FB26_Msk#define CAN_F11R1_FB26_Msk (0x1UL << CAN_F11R1_FB26_Pos)#define CAN_F11R1_FB26_Pos (26U)#define CAN_F11R1_FB25 CAN_F11R1_FB25_Msk#define CAN_F11R1_FB25_Msk (0x1UL << CAN_F11R1_FB25_Pos)#define CAN_F11R1_FB25_Pos (25U)#define CAN_F11R1_FB24 CAN_F11R1_FB24_Msk#define CAN_F11R1_FB24_Msk (0x1UL << CAN_F11R1_FB24_Pos)#define CAN_F11R1_FB24_Pos (24U)#define CAN_F11R1_FB23 CAN_F11R1_FB23_Msk#define CAN_F11R1_FB23_Msk (0x1UL << CAN_F11R1_FB23_Pos)#define CAN_F11R1_FB23_Pos (23U)#define CAN_F11R1_FB22 CAN_F11R1_FB22_Msk#define CAN_F11R1_FB22_Msk (0x1UL << CAN_F11R1_FB22_Pos)#define CAN_F11R1_FB22_Pos (22U)#define CAN_F11R1_FB21 CAN_F11R1_FB21_Msk#define CAN_F11R1_FB21_Msk (0x1UL << CAN_F11R1_FB21_Pos)#define CAN_F11R1_FB21_Pos (21U)#define CAN_F11R1_FB20 CAN_F11R1_FB20_Msk#define CAN_F11R1_FB20_Msk (0x1UL << CAN_F11R1_FB20_Pos)#define CAN_F11R1_FB20_Pos (20U)#define CAN_F11R1_FB19 CAN_F11R1_FB19_Msk#define CAN_F11R1_FB19_Msk (0x1UL << CAN_F11R1_FB19_Pos)#define CAN_F11R1_FB19_Pos (19U)#define CAN_F11R1_FB18 CAN_F11R1_FB18_Msk#define CAN_F11R1_FB18_Msk (0x1UL << CAN_F11R1_FB18_Pos)#define CAN_F11R1_FB18_Pos (18U)#define CAN_F11R1_FB17 CAN_F11R1_FB17_Msk#define CAN_F11R1_FB17_Msk (0x1UL << CAN_F11R1_FB17_Pos)#define CAN_F11R1_FB17_Pos (17U)#define CAN_F11R1_FB16 CAN_F11R1_FB16_Msk#define CAN_F11R1_FB16_Msk (0x1UL << CAN_F11R1_FB16_Pos)#define __HAL_RCC_TIM9_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM9RST))#define __HAL_RCC_SPI4_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI4RST))#define __HAL_RCC_SPI1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI1RST))#define __HAL_RCC_SDMMC1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SDMMC1RST))#define __HAL_RCC_ADC_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_ADCRST))#define __HAL_RCC_USART6_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_USART6RST))#define __HAL_RCC_USART1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_USART1RST))#define __HAL_RCC_TIM8_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM8RST))#define __HAL_RCC_TIM1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM1RST))#define __HAL_RCC_SAI2_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SAI2RST))#define __HAL_RCC_SAI1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SAI1RST))#define __HAL_RCC_SPI6_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI6RST))#define __HAL_RCC_SPI5_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI5RST))#define __HAL_RCC_TIM11_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM11RST))#define __HAL_RCC_TIM10_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM10RST))#define __HAL_RCC_TIM9_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM9RST))#define __HAL_RCC_SPI4_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI4RST))#define __HAL_RCC_SPI1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI1RST))#define __HAL_RCC_SDMMC1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SDMMC1RST))#define __HAL_RCC_ADC_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_ADCRST))#define __HAL_RCC_USART6_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_USART6RST))#define __HAL_RCC_USART1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_USART1RST))#define __HAL_RCC_TIM8_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM8RST))#define __HAL_RCC_TIM1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM1RST))#define __HAL_RCC_CEC_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CECRST))#define __HAL_RCC_CAN2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN2RST))#define __HAL_RCC_I2C4_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C4RST))#define __HAL_RCC_SPDIFRX_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPDIFRXRST))#define __HAL_RCC_CEC_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_CECRST))#define __HAL_RCC_CAN2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN2RST))#define __HAL_RCC_I2C4_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C4RST))#define __HAL_RCC_SPDIFRX_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_SPDIFRXRST))#define __HAL_RCC_UART8_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART8RST))#define __HAL_RCC_UART7_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART7RST))#define __HAL_RCC_DAC_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_DACRST))#define __HAL_RCC_CAN1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN1RST))#define __HAL_RCC_I2C3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C3RST))#define __HAL_RCC_I2C2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C2RST))#define __HAL_RCC_UART5_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART5RST))#define __HAL_RCC_UART4_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART4RST))#define __HAL_RCC_USART3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART3RST))#define __HAL_RCC_USART2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART2RST))#define __HAL_RCC_SPI3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI3RST))#define __HAL_RCC_SPI2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI2RST))#define __HAL_RCC_CAN3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN3RST))#define __HAL_RCC_LPTIM1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_LPTIM1RST))#define __HAL_RCC_TIM14_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM14RST))#define __HAL_RCC_TIM13_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM13RST))#define __HAL_RCC_TIM12_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM12RST))#define __HAL_RCC_TIM7_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM7RST))#define __HAL_RCC_TIM6_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM6RST))#define __HAL_RCC_TIM5_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM5RST))#define __HAL_RCC_TIM4_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM4RST))#define __HAL_RCC_TIM3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM3RST))#define __HAL_RCC_TIM2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM2RST))#define __HAL_RCC_UART8_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_UART8RST))#define __HAL_RCC_UART7_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_UART7RST))#define __HAL_RCC_DAC_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_DACRST))#define __HAL_RCC_CAN1_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN1RST))#define __HAL_RCC_I2C3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C3RST))#define __HAL_RCC_I2C2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C2RST))#define __HAL_RCC_UART5_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_UART5RST))#define __HAL_RCC_UART4_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_UART4RST))#define __HAL_RCC_USART3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_USART3RST))#define __HAL_RCC_USART2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_USART2RST))#define __HAL_RCC_SPI3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI3RST))#define __HAL_RCC_SPI2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI2RST))#define __HAL_RCC_CAN3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN3RST))#define __HAL_RCC_LPTIM1_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_LPTIM1RST))#define __HAL_RCC_TIM14_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM14RST))#define __HAL_RCC_TIM13_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM13RST))#define __HAL_RCC_TIM12_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM12RST))#define __HAL_RCC_TIM7_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM7RST))#define __HAL_RCC_TIM6_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM6RST))#define __HAL_RCC_TIM5_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM5RST))#define __HAL_RCC_TIM4_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM4RST))#define __HAL_RCC_TIM3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM3RST))#define __HAL_RCC_TIM2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM2RST))#define __HAL_RCC_QSPI_RELEASE_RESET() (RCC->AHB3RSTR &= ~(RCC_AHB3RSTR_QSPIRST))#define __HAL_RCC_FMC_RELEASE_RESET() (RCC->AHB3RSTR &= ~(RCC_AHB3RSTR_FMCRST))#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC->AHB3RSTR = 0x00U)#define __HAL_RCC_QSPI_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_QSPIRST))#define __HAL_RCC_FMC_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_FMCRST))#define __HAL_RCC_AHB3_FORCE_RESET() (RCC->AHB3RSTR = 0xFFFFFFFFU)#define __HAL_RCC_DCMI_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_DCMIRST))#define __HAL_RCC_DCMI_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_DCMIRST))#define __HAL_RCC_JPEG_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_JPEGRST))#define __HAL_RCC_JPEG_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_JPEGRST))#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_OTGFSRST))#define __HAL_RCC_RNG_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_RNGRST))#define __HAL_RCC_AHB2_RELEASE_RESET() (RCC->AHB2RSTR = 0x00U)#define __HAL_RCC_USB_OTG_FS_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))#define __HAL_RCC_RNG_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_RNGRST))#define __HAL_RCC_AHB2_FORCE_RESET() (RCC->AHB2RSTR = 0xFFFFFFFFU)#define __HAL_RCC_GPIOK_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOKRST))#define __HAL_RCC_GPIOJ_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOJRST))#define __HAL_RCC_ETHMAC_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_ETHMACRST))#define __HAL_RCC_GPIOK_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOKRST))#define __HAL_RCC_GPIOJ_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOJRST))#define __HAL_RCC_ETHMAC_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_ETHMACRST))#define __HAL_RCC_GPIOI_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOIRST))#define __HAL_RCC_GPIOH_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOHRST))#define __HAL_RCC_GPIOG_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOGRST))#define __HAL_RCC_GPIOF_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOFRST))#define __HAL_RCC_GPIOE_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOERST))#define __HAL_RCC_GPIOD_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIODRST))#define __HAL_RCC_GPIOC_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOCRST))#define __HAL_RCC_GPIOB_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOBRST))#define __HAL_RCC_GPIOA_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOARST))#define __HAL_RCC_USB_OTG_HS_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_OTGHRST))#define __HAL_RCC_DMA2_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_DMA2RST))#define __HAL_RCC_GPIOI_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOIRST))#define __HAL_RCC_GPIOH_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOHRST))#define __HAL_RCC_GPIOG_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOGRST))#define __HAL_RCC_GPIOF_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOFRST))#define __HAL_RCC_GPIOE_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))#define __HAL_RCC_GPIOD_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))#define __HAL_RCC_GPIOC_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOCRST))#define __HAL_RCC_GPIOB_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOBRST))#define __HAL_RCC_GPIOA_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOARST))#define __HAL_RCC_USB_OTG_HS_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_OTGHRST))#define __HAL_RCC_DMA2_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA2RST))#define __HAL_RCC_MDIO_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_MDIOEN)) == RESET)#define __HAL_RCC_DFSDM1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_DFSDM1EN)) == RESET)#define __HAL_RCC_SDMMC2_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SDMMC2EN)) == RESET)#define __HAL_RCC_DSI_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_DSIEN)) == RESET)#define __HAL_RCC_LTDC_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_LTDCEN)) == RESET)#define __HAL_RCC_SAI2_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SAI2EN)) == RESET)#define __HAL_RCC_SAI1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SAI1EN)) == RESET)#define __HAL_RCC_SPI6_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI6EN)) == RESET)#define __HAL_RCC_SPI5_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI5EN)) == RESET)#define __HAL_RCC_TIM11_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM11EN)) == RESET)#define __HAL_RCC_TIM10_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) == RESET)#define __HAL_RCC_TIM9_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM9EN)) == RESET)#define __HAL_RCC_SPI4_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) == RESET)#define __HAL_RCC_SPI1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI1EN)) == RESET)#define __HAL_RCC_SDMMC1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SDMMC1EN)) == RESET)#define __HAL_RCC_ADC3_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) == RESET)#define __HAL_RCC_ADC2_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) == RESET)#define __HAL_RCC_ADC1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC1EN)) == RESET)#define __HAL_RCC_USART6_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART6EN)) == RESET)#define __HAL_RCC_USART1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART1EN)) == RESET)#define __HAL_RCC_TIM8_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) == RESET)#define __HAL_RCC_TIM1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM1EN)) == RESET)#define __HAL_RCC_MDIO_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_MDIOEN)) != RESET)#define __HAL_RCC_DFSDM1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_DFSDM1EN)) != RESET)#define __HAL_RCC_SDMMC2_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SDMMC2EN)) != RESET)#define __HAL_RCC_DSI_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_DSIEN)) != RESET)#define __HAL_RCC_LTDC_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_LTDCEN)) != RESET)#define __HAL_RCC_SAI2_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SAI2EN)) != RESET)#define __HAL_RCC_SAI1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SAI1EN)) != RESET)#define __HAL_RCC_SPI6_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI6EN)) != RESET)#define __HAL_RCC_SPI5_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI5EN)) != RESET)#define __HAL_RCC_TIM11_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM11EN)) != RESET)#define __HAL_RCC_TIM10_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) != RESET)#define __HAL_RCC_TIM9_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM9EN)) != RESET)#define __HAL_RCC_SPI4_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) != RESET)#define __HAL_RCC_SPI1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI1EN)) != RESET)#define __HAL_RCC_SDMMC1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SDMMC1EN)) != RESET)#define __HAL_RCC_ADC3_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) != RESET)#define __HAL_RCC_ADC2_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) != RESET)#define __HAL_RCC_ADC1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC1EN)) != RESET)#define __HAL_RCC_USART6_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART6EN)) != RESET)#define __HAL_RCC_USART1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART1EN)) != RESET)#define __HAL_RCC_TIM8_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) != RESET)#define __HAL_RCC_TIM1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM1EN)) != RESET)#define __HAL_RCC_RTC_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_RTCEN)) == RESET)#define __HAL_RCC_RTC_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_RTCEN)) != RESET)#define __HAL_RCC_I2C4_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C4EN)) == RESET)#define __HAL_RCC_CEC_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CECEN)) == RESET)#define __HAL_RCC_CAN2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) == RESET)#define __HAL_RCC_SPDIFRX_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPDIFRXEN)) == RESET)#define __HAL_RCC_I2C4_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C4EN)) != RESET)#define __HAL_RCC_CEC_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CECEN)) != RESET)#define __HAL_RCC_CAN2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) != RESET)#define __HAL_RCC_SPDIFRX_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPDIFRXEN)) != RESET)#define __HAL_RCC_UART8_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART8EN)) == RESET)#define __HAL_RCC_UART7_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART7EN)) == RESET)#define __HAL_RCC_DAC_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) == RESET)#define __HAL_RCC_CAN1_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) == RESET)#define __HAL_RCC_I2C3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) == RESET)#define __HAL_RCC_I2C2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) == RESET)#define __HAL_RCC_I2C1_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) == RESET)#define __HAL_RCC_UART5_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) == RESET)#define __HAL_RCC_UART4_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) == RESET)#define __HAL_RCC_USART3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) == RESET)#define __HAL_RCC_USART2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) == RESET)#define __HAL_RCC_SPI3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) == RESET)#define __HAL_RCC_SPI2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) == RESET)#define __HAL_RCC_CAN3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN3EN)) == RESET)#define __HAL_RCC_LPTIM1_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_LPTIM1EN)) == RESET)#define __HAL_RCC_TIM14_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) == RESET)#define __HAL_RCC_TIM13_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) == RESET)#define __HAL_RCC_TIM12_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) == RESET)#define __HAL_RCC_TIM7_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) == RESET)#define __HAL_RCC_TIM6_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) == RESET)#define __HAL_RCC_TIM5_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) == RESET)#define __HAL_RCC_TIM4_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) == RESET)#define __HAL_RCC_TIM3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) == RESET)#define __HAL_RCC_TIM2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) == RESET)#define __HAL_RCC_UART8_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART8EN)) != RESET)#define __HAL_RCC_UART7_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART7EN)) != RESET)#define __HAL_RCC_DAC_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) != RESET)#define __HAL_RCC_CAN1_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) != RESET)#define __HAL_RCC_I2C3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) != RESET)#define __HAL_RCC_I2C2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) != RESET)#define __HAL_RCC_I2C1_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) != RESET)#define __HAL_RCC_UART5_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) != RESET)#define __HAL_RCC_UART4_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) != RESET)#define __HAL_RCC_USART3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) != RESET)#define __HAL_RCC_USART2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) != RESET)#define __HAL_RCC_SPI3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) != RESET)#define __HAL_RCC_SPI2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) != RESET)#define __HAL_RCC_CAN3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN3EN)) != RESET)#define __HAL_RCC_LPTIM1_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_LPTIM1EN)) != RESET)#define __HAL_RCC_TIM14_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) != RESET)#define __HAL_RCC_TIM13_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) != RESET)#define __HAL_RCC_TIM12_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) != RESET)#define __HAL_RCC_TIM7_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) != RESET)#define __HAL_RCC_TIM6_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) != RESET)#define __HAL_RCC_TIM5_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) != RESET)#define __HAL_RCC_TIM4_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) != RESET)#define __HAL_RCC_TIM3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) != RESET)#define __HAL_RCC_TIM2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) != RESET)#define __HAL_RCC_QSPI_IS_CLK_DISABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_QSPIEN)) == RESET)#define __HAL_RCC_FMC_IS_CLK_DISABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_FMCEN)) == RESET)#define __HAL_RCC_QSPI_IS_CLK_ENABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_QSPIEN)) != RESET)#define __HAL_RCC_FMC_IS_CLK_ENABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_FMCEN)) != RESET)#define __HAL_RCC_JPEG_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_JPEGEN)) == RESET)#define __HAL_RCC_JPEG_IS_CLK_ENABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_JPEGEN)) != RESET)#define __HAL_RCC_DCMI_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_DCMIEN)) == RESET)#define __HAL_RCC_DCMI_IS_CLK_ENABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_DCMIEN)) != RESET)#define __HAL_RCC_USB_IS_OTG_FS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) == RESET)#define __HAL_RCC_RNG_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) == RESET)#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) != RESET)#define __HAL_RCC_RNG_IS_CLK_ENABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) != RESET)#define __HAL_RCC_ETH_IS_CLK_DISABLED() (__HAL_RCC_ETHMAC_IS_CLK_DISABLED() && __HAL_RCC_ETHMACTX_IS_CLK_DISABLED() && __HAL_RCC_ETHMACRX_IS_CLK_DISABLED())#define __HAL_RCC_ETHMACPTP_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACPTPEN)) == RESET)#define __HAL_RCC_ETHMACRX_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACRXEN)) == RESET)#define __HAL_RCC_ETHMACTX_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACTXEN)) == RESET)#define __HAL_RCC_ETHMAC_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACEN)) == RESET)#define __HAL_RCC_ETH_IS_CLK_ENABLED() (__HAL_RCC_ETHMAC_IS_CLK_ENABLED() && __HAL_RCC_ETHMACTX_IS_CLK_ENABLED() && __HAL_RCC_ETHMACRX_IS_CLK_ENABLED())#define __HAL_RCC_ETHMACPTP_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACPTPEN)) != RESET)#define __HAL_RCC_ETHMACRX_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACRXEN)) != RESET)#define __HAL_RCC_ETHMACTX_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACTXEN)) != RESET)#define __HAL_RCC_ETHMAC_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACEN)) != RESET)#define __HAL_RCC_DMA2D_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_DMA2DEN)) == RESET)#define __HAL_RCC_GPIOK_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOKEN)) == RESET)#define __HAL_RCC_GPIOJ_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOJEN)) == RESET)#define __HAL_RCC_GPIOI_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOIEN)) == RESET)#define __HAL_RCC_GPIOH_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOHEN)) == RESET)#define __HAL_RCC_GPIOG_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) == RESET)#define __HAL_RCC_GPIOF_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) == RESET)#define __HAL_RCC_GPIOE_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) == RESET)#define __HAL_RCC_GPIOD_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) == RESET)#define __HAL_RCC_GPIOC_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOCEN)) == RESET)#define __HAL_RCC_GPIOB_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOBEN)) == RESET)#define __HAL_RCC_GPIOA_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOAEN)) == RESET)#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSULPIEN)) == RESET)#define __HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSEN)) == RESET)#define __HAL_RCC_DMA2_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_DMA2EN)) == RESET)#define __HAL_RCC_DTCMRAMEN_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_DTCMRAMEN)) == RESET)#define __HAL_RCC_BKPSRAM_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_BKPSRAMEN)) == RESET)#define __HAL_RCC_DMA2D_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_DMA2DEN)) != RESET)#define __HAL_RCC_GPIOK_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOKEN)) != RESET)#define __HAL_RCC_GPIOJ_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOJEN)) != RESET)#define __HAL_RCC_GPIOI_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOIEN)) != RESET)#define __HAL_RCC_GPIOH_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOHEN)) != RESET)#define __HAL_RCC_GPIOG_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) != RESET)#define __HAL_RCC_GPIOF_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) != RESET)#define __HAL_RCC_GPIOE_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) != RESET)#define __HAL_RCC_GPIOD_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) != RESET)#define __HAL_RCC_GPIOC_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOCEN)) != RESET)#define __HAL_RCC_GPIOB_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOBEN)) != RESET)#define __HAL_RCC_GPIOA_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOAEN)) != RESET)#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSULPIEN)) != RESET)#define __HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSEN)) != RESET)#define __HAL_RCC_DMA2_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_DMA2EN)) != RESET)#define __HAL_RCC_DTCMRAMEN_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_DTCMRAMEN)) != RESET)#define __HAL_RCC_BKPSRAM_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_BKPSRAMEN)) != RESET)#define __HAL_RCC_MDIO_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_MDIOEN))#define __HAL_RCC_DFSDM1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_DFSDM1EN))#define __HAL_RCC_SAI2_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SAI2EN))#define __HAL_RCC_SAI1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SAI1EN))#define __HAL_RCC_SPI6_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI6EN))#define __HAL_RCC_SPI5_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI5EN))#define __HAL_RCC_TIM11_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM11EN))#define __HAL_RCC_TIM10_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM10EN))#define __HAL_RCC_TIM9_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM9EN))#define __HAL_RCC_SPI4_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI4EN))#define __HAL_RCC_SPI1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI1EN))#define __HAL_RCC_ADC3_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC3EN))#define __HAL_RCC_ADC2_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC2EN))#define __HAL_RCC_ADC1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC1EN))#define __HAL_RCC_USART6_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_USART6EN))#define __HAL_RCC_TIM8_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM8EN))#define __HAL_RCC_TIM1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM1EN))#define __HAL_RCC_MDIO_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_MDIOEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_MDIOEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_DFSDM1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_DFSDM1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_DFSDM1EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_SAI2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI2EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI2EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_SAI1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_SPI6_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI6EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI6EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_SPI5_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_TIM11_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_TIM10_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_TIM9_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_SPI4_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_SPI1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_ADC2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_ADC1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_USART6_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART6EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART6EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_TIM8_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_TIM1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_CEC_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_CECEN))#define __HAL_RCC_CAN2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN2EN))#define __HAL_RCC_I2C4_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C4EN))#define __HAL_RCC_SPDIFRX_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_SPDIFRXEN))#define __HAL_RCC_UART8_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_UART8EN))#define __HAL_RCC_UART7_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_UART7EN))#define __HAL_RCC_DAC_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_DACEN))#define __HAL_RCC_CAN1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN1EN))#define __HAL_RCC_I2C3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C3EN))#define __HAL_RCC_I2C2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C2EN))#define __HAL_RCC_I2C1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C1EN))#define __HAL_RCC_UART5_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_UART5EN))#define __HAL_RCC_UART4_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_UART4EN))#define __HAL_RCC_USART3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_USART3EN))#define __HAL_RCC_USART2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_USART2EN))#define __HAL_RCC_SPI3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI3EN))#define __HAL_RCC_SPI2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI2EN))#define __HAL_RCC_CAN3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN3EN))#define __HAL_RCC_RTC_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_RTCEN))#define __HAL_RCC_LPTIM1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_LPTIM1EN))#define __HAL_RCC_TIM14_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM14EN))#define __HAL_RCC_TIM13_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM13EN))#define __HAL_RCC_TIM12_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM12EN))#define __HAL_RCC_TIM7_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM7EN))#define __HAL_RCC_TIM6_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM6EN))#define __HAL_RCC_TIM5_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM5EN))#define __HAL_RCC_TIM4_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM4EN))#define __HAL_RCC_TIM3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM3EN))#define __HAL_RCC_TIM2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM2EN))#define __HAL_RCC_CEC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CECEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CECEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_CAN2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_I2C4_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C4EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C4EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_SPDIFRX_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPDIFRXEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPDIFRXEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_UART8_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART8EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART8EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_UART7_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART7EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART7EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_DAC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_CAN1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_I2C3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_I2C2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_UART5_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_UART4_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_USART3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_USART2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_SPI3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_SPI2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_CAN3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN3EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_RTC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_RTCEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_RTCEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_LPTIM1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_LPTIM1EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_LPTIM1EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_TIM14_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_TIM13_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_TIM12_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_TIM7_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_TIM6_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_TIM5_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_TIM4_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_TIM3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_TIM2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_QSPI_CLK_DISABLE() (RCC->AHB3ENR &= ~(RCC_AHB3ENR_QSPIEN))#define __HAL_RCC_FMC_CLK_DISABLE() (RCC->AHB3ENR &= ~(RCC_AHB3ENR_FMCEN))#define __HAL_RCC_QSPI_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN); tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_OTGFSEN))#define __HAL_RCC_RNG_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_RNGEN))#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_OTGFSEN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_OTGFSEN); UNUSED(tmpreg); __HAL_RCC_SYSCFG_CLK_ENABLE(); } while(0)#define __HAL_RCC_RNG_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_JPEG_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_JPEGEN))#define __HAL_RCC_JPEG_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_JPEGEN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_JPEGEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_DCMI_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_DCMIEN))#define __HAL_RCC_DCMI_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_ETH_CLK_DISABLE() do { __HAL_RCC_ETHMACTX_CLK_DISABLE(); __HAL_RCC_ETHMACRX_CLK_DISABLE(); __HAL_RCC_ETHMAC_CLK_DISABLE(); } while(0)#define __HAL_RCC_ETHMACPTP_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACPTPEN))#define __HAL_RCC_ETHMACRX_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACRXEN))#define __HAL_RCC_ETHMACTX_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACTXEN))#define __HAL_RCC_ETHMAC_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACEN))#define __HAL_RCC_ETH_CLK_ENABLE() do { __HAL_RCC_ETHMAC_CLK_ENABLE(); __HAL_RCC_ETHMACTX_CLK_ENABLE(); __HAL_RCC_ETHMACRX_CLK_ENABLE(); } while(0)#define __HAL_RCC_ETHMACPTP_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_ETHMACRX_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACRXEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACRXEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_ETHMACTX_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACTXEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACTXEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_ETHMAC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_GPIOK_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOKEN))#define __HAL_RCC_GPIOJ_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOJEN))#define __HAL_RCC_GPIOI_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOIEN))#define __HAL_RCC_GPIOH_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOHEN))#define __HAL_RCC_GPIOG_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOGEN))#define __HAL_RCC_GPIOF_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOFEN))#define __HAL_RCC_GPIOE_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOEEN))#define __HAL_RCC_GPIOD_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIODEN))#define __HAL_RCC_GPIOC_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOCEN))#define __HAL_RCC_GPIOB_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOBEN))#define __HAL_RCC_GPIOA_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOAEN))#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_OTGHSULPIEN))#define __HAL_RCC_USB_OTG_HS_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_OTGHSEN))#define __HAL_RCC_DMA2_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_DMA2EN))#define __HAL_RCC_DTCMRAMEN_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_DTCMRAMEN))#define __HAL_RCC_BKPSRAM_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_BKPSRAMEN))#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_DTCMRAMEN_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DTCMRAMEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DTCMRAMEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_BKPSRAM_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN); UNUSED(tmpreg); } while(0)#define RCC_DSICLKSOURCE_PLLR ((uint32_t)RCC_DCKCFGR2_DSISEL)#define RCC_DSICLKSOURCE_DSIPHY ((uint32_t)0x00000000U)#define RCC_DFSDM1AUDIOCLKSOURCE_SAI2 RCC_DCKCFGR1_ADFSDM1SEL#define RCC_DFSDM1AUDIOCLKSOURCE_SAI1 ((uint32_t)0x00000000U)#define RCC_DFSDM1CLKSOURCE_SYSCLK RCC_DCKCFGR1_DFSDM1SEL#define RCC_DFSDM1CLKSOURCE_PCLK2 ((uint32_t)0x00000000U)#define RCC_SDMMC2CLKSOURCE_SYSCLK RCC_DCKCFGR2_SDMMC2SEL#define RCC_SDMMC2CLKSOURCE_CLK48 ((uint32_t)0x00000000U)#define RCC_SDMMC1CLKSOURCE_SYSCLK RCC_DCKCFGR2_SDMMC1SEL#define RCC_SDMMC1CLKSOURCE_CLK48 ((uint32_t)0x00000000U)#define RCC_TIMPRES_ACTIVATED RCC_DCKCFGR1_TIMPRE#define RCC_TIMPRES_DESACTIVATED ((uint32_t)0x00000000U)#define RCC_CLK48SOURCE_PLLSAIP RCC_DCKCFGR2_CK48MSEL#define RCC_CLK48SOURCE_PLL ((uint32_t)0x00000000U)#define RCC_LPTIM1CLKSOURCE_LSE RCC_DCKCFGR2_LPTIM1SEL#define RCC_LPTIM1CLKSOURCE_HSI RCC_DCKCFGR2_LPTIM1SEL_1#define RCC_LPTIM1CLKSOURCE_LSI RCC_DCKCFGR2_LPTIM1SEL_0#define RCC_LPTIM1CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)#define RCC_I2C4CLKSOURCE_HSI RCC_DCKCFGR2_I2C4SEL_1#define RCC_I2C4CLKSOURCE_SYSCLK RCC_DCKCFGR2_I2C4SEL_0#define RCC_I2C4CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)#define RCC_I2C3CLKSOURCE_HSI RCC_DCKCFGR2_I2C3SEL_1#define RCC_I2C3CLKSOURCE_SYSCLK RCC_DCKCFGR2_I2C3SEL_0#define RCC_I2C3CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)#define RCC_I2C2CLKSOURCE_HSI RCC_DCKCFGR2_I2C2SEL_1#define RCC_I2C2CLKSOURCE_SYSCLK RCC_DCKCFGR2_I2C2SEL_0#define RCC_I2C2CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)#define RCC_I2C1CLKSOURCE_HSI RCC_DCKCFGR2_I2C1SEL_1#define RCC_I2C1CLKSOURCE_SYSCLK RCC_DCKCFGR2_I2C1SEL_0#define RCC_I2C1CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)#define RCC_UART8CLKSOURCE_LSE RCC_DCKCFGR2_UART8SEL#define RCC_UART8CLKSOURCE_HSI RCC_DCKCFGR2_UART8SEL_1#define RCC_UART8CLKSOURCE_SYSCLK RCC_DCKCFGR2_UART8SEL_0#define RCC_UART8CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)#define RCC_UART7CLKSOURCE_LSE RCC_DCKCFGR2_UART7SEL#define RCC_UART7CLKSOURCE_HSI RCC_DCKCFGR2_UART7SEL_1#define RCC_UART7CLKSOURCE_SYSCLK RCC_DCKCFGR2_UART7SEL_0#define RCC_UART7CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)#define RCC_USART6CLKSOURCE_LSE RCC_DCKCFGR2_USART6SEL#define RCC_USART6CLKSOURCE_HSI RCC_DCKCFGR2_USART6SEL_1#define RCC_USART6CLKSOURCE_SYSCLK RCC_DCKCFGR2_USART6SEL_0#define RCC_USART6CLKSOURCE_PCLK2 ((uint32_t)0x00000000U)#define RCC_UART5CLKSOURCE_LSE RCC_DCKCFGR2_UART5SEL#define RCC_UART5CLKSOURCE_HSI RCC_DCKCFGR2_UART5SEL_1#define RCC_UART5CLKSOURCE_SYSCLK RCC_DCKCFGR2_UART5SEL_0#define RCC_UART5CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)#define RCC_UART4CLKSOURCE_LSE RCC_DCKCFGR2_UART4SEL#define RCC_UART4CLKSOURCE_HSI RCC_DCKCFGR2_UART4SEL_1#define RCC_UART4CLKSOURCE_SYSCLK RCC_DCKCFGR2_UART4SEL_0#define RCC_UART4CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)#define RCC_USART3CLKSOURCE_LSE RCC_DCKCFGR2_USART3SEL#define RCC_USART3CLKSOURCE_HSI RCC_DCKCFGR2_USART3SEL_1#define RCC_USART3CLKSOURCE_SYSCLK RCC_DCKCFGR2_USART3SEL_0#define RCC_USART3CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)#define RCC_USART2CLKSOURCE_LSE RCC_DCKCFGR2_USART2SEL#define RCC_USART2CLKSOURCE_HSI RCC_DCKCFGR2_USART2SEL_1#define RCC_USART2CLKSOURCE_SYSCLK RCC_DCKCFGR2_USART2SEL_0#define RCC_USART2CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)#define RCC_USART1CLKSOURCE_LSE RCC_DCKCFGR2_USART1SEL#define RCC_USART1CLKSOURCE_HSI RCC_DCKCFGR2_USART1SEL_1#define RCC_USART1CLKSOURCE_SYSCLK RCC_DCKCFGR2_USART1SEL_0#define RCC_USART1CLKSOURCE_PCLK2 ((uint32_t)0x00000000U)#define RCC_CECCLKSOURCE_HSI RCC_DCKCFGR2_CECSEL#define RCC_CECCLKSOURCE_LSE ((uint32_t)0x00000000U)#define RCC_SAI2CLKSOURCE_PLLSRC RCC_DCKCFGR1_SAI2SEL#define RCC_SAI2CLKSOURCE_PIN RCC_DCKCFGR1_SAI2SEL_1#define RCC_SAI2CLKSOURCE_PLLI2S RCC_DCKCFGR1_SAI2SEL_0#define RCC_SAI2CLKSOURCE_PLLSAI ((uint32_t)0x00000000U)#define RCC_SAI1CLKSOURCE_PLLSRC RCC_DCKCFGR1_SAI1SEL#define RCC_SAI1CLKSOURCE_PIN RCC_DCKCFGR1_SAI1SEL_1#define RCC_SAI1CLKSOURCE_PLLI2S RCC_DCKCFGR1_SAI1SEL_0#define RCC_SAI1CLKSOURCE_PLLSAI ((uint32_t)0x00000000U)#define RCC_I2SCLKSOURCE_EXT RCC_CFGR_I2SSRC#define RCC_I2SCLKSOURCE_PLLI2S ((uint32_t)0x00000000U)#define RCC_PLLSAIDIVR_16 RCC_DCKCFGR1_PLLSAIDIVR#define RCC_PLLSAIDIVR_8 RCC_DCKCFGR1_PLLSAIDIVR_1#define RCC_PLLSAIDIVR_4 RCC_DCKCFGR1_PLLSAIDIVR_0#define RCC_PLLSAIP_DIV8 ((uint32_t)0x00000003U)#define RCC_PLLSAIP_DIV6 ((uint32_t)0x00000002U)#define RCC_PLLSAIP_DIV4 ((uint32_t)0x00000001U)#define RCC_PLLSAIP_DIV2 ((uint32_t)0x00000000U)#define RCC_PLLI2SP_DIV8 ((uint32_t)0x00000003U)#define RCC_PLLI2SP_DIV6 ((uint32_t)0x00000002U)#define RCC_PLLI2SP_DIV4 ((uint32_t)0x00000001U)#define RCC_PLLI2SP_DIV2 ((uint32_t)0x00000000U)#define RCC_PERIPHCLK_DFSDM1_AUDIO ((uint32_t)0x10000000U)#define RCC_PERIPHCLK_DFSDM1 ((uint32_t)0x08000000U)#define RCC_PERIPHCLK_SDMMC2 ((uint32_t)0x04000000U)#define FLASH_TYPEERASE_MASSERASE ((uint32_t)0x01U)#ifndef DP83848_H#ifndef __MFXSTM32L152_H#ifndef __STMPE811_H#ifndef __STM32F769I_EVAL_H#ifndef I2C_SPEED#ifndef EVAL_I2Cx_TIMING#ifndef __TS_H#ifndef __IO_H#ifndef __IDD_H#ifndef __STM32F769I_EVAL_IO_H#ifndef __OTM8009A_H#ifndef __weak#ifndef __STM32F7xx_HAL_DEF#ifndef __packed#ifndef __ALIGN_BEGIN#ifndef __ALIGN_END#ifndef __STM32F769I_EVAL_SDRAM_H#ifndef __FONTS_H#ifndef __STM32F769I_EVAL_LCD_H#ifndef __STM32F769I_EVAL_SD_H#ifndef __STM32F769I_EVAL_SRAM_H#ifndef __CMSIS_VERSION_H#ifndef __CMSIS_GCC_H#ifndef __has_builtin#ifndef __ASM#ifndef __INLINE#ifndef __STATIC_INLINE#ifndef __STATIC_FORCEINLINE#ifndef __NO_RETURN#ifndef __USED#ifndef __WEAK#ifndef __PACKED#ifndef __PACKED_STRUCT#ifndef __PACKED_UNION#ifndef __UNALIGNED_UINT32#ifndef __UNALIGNED_UINT16_WRITE#ifndef __UNALIGNED_UINT16_READ#ifndef __UNALIGNED_UINT32_WRITE#ifndef __UNALIGNED_UINT32_READ#ifndef __ALIGNED#ifndef __RESTRICT#ifndef __COMPILER_BARRIER#ifndef __PROGRAM_START#ifndef __INITIAL_SP#ifndef __STACK_LIMIT#ifndef __VECTOR_TABLE#ifndef __VECTOR_TABLE_ATTRIBUTE#ifndef __ARMEB__#ifndef __CMSIS_COMPILER_H#ifndef ARM_MPU_ARMV7_H#ifndef __CORE_CM7_H_GENERIC#ifndef __CMSIS_GENERIC#ifndef __CORE_CM7_H_DEPENDANT#ifndef __CM7_REV#ifndef __FPU_PRESENT#ifndef __MPU_PRESENT#ifndef __ICACHE_PRESENT#ifndef __DCACHE_PRESENT#ifndef __DTCM_PRESENT#ifndef __NVIC_PRIO_BITS#ifndef __Vendor_SysTickConfig#ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE#ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE#ifndef __SYSTEM_STM32F7XX_H#ifndef __STM32F769xx_H#ifndef __STM32F7xx_HAL_H#ifndef __STM32F7xx_H#ifndef STM32_HAL_LEGACY#ifndef __STM32F7xx_HAL_RCC_EX_H#ifndef __STM32F7xx_HAL_RCC_H#ifndef __STM32F7xx_HAL_GPIO_EX_H#ifndef __STM32F7xx_HAL_GPIO_H#ifndef __STM32F7xx_HAL_DMA_EX_H#ifndef __STM32F7xx_HAL_DMA_H#ifndef __STM32F7xx_HAL_CORTEX_H#ifndef STM32F7xx_ADC_EX_H#ifndef STM32F7xx_ADC_H#ifndef STM32F7xx_HAL_DMA2D_H#ifndef STM32F7xx_HAL_DCMI_H#ifndef STM32F7xx_HAL_ETH_H#ifndef ETH_TX_DESC_CNT#ifndef ETH_RX_DESC_CNT#ifndef __STM32F7xx_HAL_FLASH_EX_H#ifndef __STM32F7xx_HAL_FLASH_H#ifndef STM32F7xx_LL_FMC_H#ifndef STM32F7xx_HAL_SRAM_H#ifndef STM32F7xx_HAL_NOR_H#ifndef STM32F7xx_HAL_SDRAM_H#ifndef STM32F7xx_HAL_I2C_EX_H#ifndef STM32F7xx_HAL_I2C_H#ifndef STM32F7xx_HAL_DSI_H#ifndef STM32F7xx_HAL_LTDC_EX_H#ifndef STM32F7xx_HAL_LTDC_H#ifndef __STM32F7xx_HAL_PWR_EX_H#ifndef __STM32F7xx_HAL_PWR_H#ifndef __STM32F7xx_HAL_SAI_H#ifndef STM32F7xx_LL_SDMMC_H#ifndef SDMMC_DATATIMEOUT#ifndef STM32F7xx_HAL_SD_H#ifndef STM32F7xx_HAL_TIM_EX_H#ifndef STM32F7xx_HAL_TIM_H#ifndef STM32F7xx_HAL_UART_EX_H#ifndef STM32F7xx_HAL_UART_H#ifndef __STM32F7xx_HAL_MDIOS_H#ifndef __STM32F7xx_HAL_CONF_H#ifndef _CMSIS_OS_H#ifndef INC_FREERTOS_H#ifndef LIST_H#ifndef configLIST_VOLATILE#ifndef CO_ROUTINE_H#ifndef __VFP_FP__#ifndef configSYSTICK_CLOCK_HZ#ifndef _SYS_REENT_H_#ifndef __Long#ifndef __machine_flock_t_defined#ifndef __CYGWIN__#ifndef _REENT_SMALL#ifndef __SINGLE_THREAD__#ifndef _REENT_THREAD_LOCAL#ifndef __ATTRIBUTE_IMPURE_PTR__#ifndef __ATTRIBUTE_IMPURE_DATA__#ifndef __getreent#ifndef QUEUE_H#ifndef INC_TASK_H#ifndef STACK_MACROS_H#ifndef taskCHECK_FOR_STACK_OVERFLOW#ifndef configIDLE_TASK_NAME#ifndef configTIMER_SERVICE_TASK_NAME#ifndef __RPCNDR_H__#ifndef __sys_stdtypes_h#ifndef _BSD_WCHAR_T_#ifndef _PTRDIFF_T#ifndef _T_PTRDIFF_#ifndef _T_PTRDIFF#ifndef __PTRDIFF_T#ifndef _PTRDIFF_T_#ifndef _BSD_PTRDIFF_T_#ifndef ___int_ptrdiff_t_h#ifndef _GCC_PTRDIFF_T#ifndef _PTRDIFF_T_DECLARED#ifndef __DEFINED_ptrdiff_t#ifndef __PTRDIFF_TYPE__#ifndef __size_t__#ifndef __SIZE_T__#ifndef _SIZE_T#ifndef _SYS_SIZE_T_H#ifndef _T_SIZE_#ifndef _T_SIZE#ifndef __SIZE_T#ifndef _SIZE_T_#ifndef _BSD_SIZE_T_#ifndef _SIZE_T_DEFINED_#ifndef _SIZE_T_DEFINED#ifndef _BSD_SIZE_T_DEFINED_#ifndef _SIZE_T_DECLARED#ifndef __DEFINED_size_t#ifndef ___int_size_t_h#ifndef _GCC_SIZE_T#ifndef _SIZET_#ifndef __size_t#ifndef __SIZE_TYPE__#ifndef __wchar_t__#ifndef __WCHAR_T__#ifndef _WCHAR_T#ifndef _T_WCHAR_#ifndef _T_WCHAR#ifndef __WCHAR_T#ifndef _WCHAR_T_#ifndef _BSD_WCHAR_T_DEFINED_#ifndef _BSD_RUNE_T_DEFINED_#ifndef _WCHAR_T_DECLARED#ifndef __DEFINED_wchar_t#ifndef _WCHAR_T_DEFINED_#ifndef _WCHAR_T_DEFINED#ifndef _WCHAR_T_H#ifndef ___int_wchar_t_h#ifndef __INT_WCHAR_T_H#ifndef _GCC_WCHAR_T#ifndef _RUNE_T_DECLARED#ifndef __WCHAR_TYPE__#ifndef __cplusplus#ifndef _WINT_T#ifndef __WINT_TYPE__#ifndef _GCC_MAX_ALIGN_T#ifndef _GXX_NULLPTR_T#ifndef _GCC_NULLPTR_T#ifndef __STDC_VERSION_STDDEF_H__#ifndef _STDIO_H_#ifndef _VA_LIST_DEFINED#ifndef _OFF_T_DECLARED#ifndef _SSIZE_T_DECLARED#ifndef SEEK_SET#ifndef SEEK_CUR#ifndef SEEK_END#ifndef __VALIST#ifndef _REENT_ONLY#ifndef diprintf#ifndef dprintf#ifndef __CUSTOM_FILE_IO__#ifndef XMD_H#ifndef _BASETSD_H_#ifndef _BASETSD_H#ifndef QGLOBAL_H#ifndef FAR#ifndef HAVE_BOOLEAN#ifndef FALSE#ifndef TRUE#ifndef INLINE#ifndef MULTIPLIER#ifndef FAST_FLOAT#ifndef NEED_FAR_POINTERS#ifndef AM_MEMORY_MANAGER#ifndef JMESSAGE#ifndef JERROR_H#ifndef JPEGLIB_H#ifndef JCONFIG_INCLUDED#ifndef DONT_USE_EXTERN_C#ifndef D_MAX_BLOCKS_IN_MCU#ifndef JDCT_DEFAULT#ifndef JDCT_FASTEST#ifndef JPEG_INTERNALS#ifndef MULTIPLY16C16#ifndef MULTIPLY16V16#ifndef NO_STRUCT_ASSIGN#ifndef HAVE_STDLIB_H#ifndef D_PROGRESSIVE_SUPPORTED#ifndef EXIT_FAILURE#ifndef USE_ACCURATE_ROUNDING#ifndef NO_ZERO_ROW_TEST#ifndef MAX_ALLOC_CHUNK#ifndef NO_GETENV#ifndef ALIGN_TYPE#ifndef LWIP_HDR_IP_H#ifndef LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX#ifndef LWIP_HDR_UDP_H#ifndef LWIP_HDR_TCP_H#ifndef LWIP_DNS_API_HOSTENT_STORAGE#ifndef LWIP_HDR_SOCKETS_PRIV_H#ifndef SELWAIT_T#ifndef set_errno#ifndef LWIP_HDR_NETBUF_H#ifndef LWIP_HDR_API_H#ifndef LWIP_SOCKET_MAX_MEMBERSHIPS#ifndef __LWIPOPTS_H__#ifndef __CPU_H__#ifndef BYTE_ORDER#ifndef __IEEE_BIG_ENDIAN#ifndef __IEEE_LITTLE_ENDIAN#ifndef __SOFTFP__#ifndef __MICROBLAZEEL__#ifndef __RL78_64BIT_DOUBLES__#ifndef __RX_64BIT_DOUBLES__#ifndef __OBSOLETE_MATH_DEFAULT#ifndef __OBSOLETE_MATH#ifndef _NEWLIB_VERSION_H__#ifndef __NEWLIB_H__#ifndef _SYS_FEATURES_H#ifndef __GNUC_PREREQ#ifndef __SYS_CONFIG_H__#ifndef __INT32__#ifndef __unix__#ifndef __INT_MAX__#ifndef __LONG_MAX__#ifndef _POINTER_INT#ifndef __EXPORT#ifndef __IMPORT#ifndef _READ_WRITE_RETURN_TYPE#ifndef _READ_WRITE_BUFSIZE_TYPE#ifndef __WCHAR_MAX__#ifndef _USE_LONG_TIME_T#ifndef _USE_GDTOA#ifndef _REENT_BACKWARD_BINARY_COMPAT#ifndef _ANSIDECL_H_#ifndef _LONG_DOUBLE#ifndef _MACHINE__DEFAULT_TYPES_H#ifndef _SYS_CDEFS_H_#ifndef __BOUNDED_POINTERS__#ifndef __has_attribute#ifndef __has_extension#ifndef __has_feature#ifndef __has_include#ifndef NO_ANSI_KEYWORDS#ifndef __FBSDID#ifndef __RCSID#ifndef __RCSID_SOURCE#ifndef __SCCSID#ifndef __COPYRIGHT#ifndef __DECONST#ifndef __DEVOLATILE#ifndef __DEQUALIFY#ifndef _MACHINE__TYPES_H#ifndef _SYS__TYPES_H#ifndef __machine_blkcnt_t_defined#ifndef __machine_blksize_t_defined#ifndef __machine_fsblkcnt_t_defined#ifndef __machine_fsfilcnt_t_defined#ifndef __machine_off_t_defined#ifndef __machine_dev_t_defined#ifndef __machine_uid_t_defined#ifndef __machine_gid_t_defined#ifndef __machine_id_t_defined#ifndef __machine_ino_t_defined#ifndef __machine_mode_t_defined#ifndef __machine_off64_t_defined#ifndef __machine_key_t_defined#ifndef __machine_fpos_t_defined#ifndef __machine_fpos64_t_defined#ifndef __machine_size_t_defined#ifndef __machine_ssize_t_defined#ifndef __machine_mbstate_t_defined#ifndef __machine_iconv_t_defined#ifndef __machine_clock_t_defined#ifndef __machine_clockid_t_defined#ifndef __machine_daddr_t_defined#ifndef __machine_sa_family_t_defined#ifndef __machine_socklen_t_defined#ifndef __SYS_LOCK_H__#ifndef __ASSERT_FUNC#ifndef _MACHSTDLIB_H_#ifndef _NEWLIB_ALLOCA_H#ifndef _STDLIB_H_#ifndef __STRICT_ANSI__#ifndef __compar_fn_t_defined#ifndef strtodf#ifndef _STDARG_H#ifndef _ANSI_STDARG_H_#ifndef __need___va_list#ifndef __GNUC_VA_LIST#ifndef _VA_LIST_#ifndef _VA_LIST#ifndef _VA_LIST_T_H#ifndef __va_list__#ifndef _NEWLIB_STDIO_H#ifndef _SYS__TIMEVAL_H_#ifndef _SUSECONDS_T_DECLARED#ifndef _TIMEVAL_DEFINED#ifndef _SYS__STDINT_H#ifndef _INT8_T_DECLARED#ifndef _UINT8_T_DECLARED#ifndef _INT16_T_DECLARED#ifndef _UINT16_T_DECLARED#ifndef _INT32_T_DECLARED#ifndef _UINT32_T_DECLARED#ifndef _INT64_T_DECLARED#ifndef _UINT64_T_DECLARED#ifndef _INTMAX_T_DECLARED#ifndef _UINTMAX_T_DECLARED#ifndef _INTPTR_T_DECLARED#ifndef _UINTPTR_T_DECLARED#ifndef __MACHINE_ENDIAN_H__#ifndef __machine_host_to_from_network_defined#ifndef _SYS__SIGSET_H_#ifndef _SYS__TIMESPEC_H_#ifndef _SYS_TIMESPEC_H_#ifndef _SYS_SELECT_H#ifndef FD_SETSIZE#ifndef _howmany#ifndef _SYS_SCHED_H_#ifndef _SYS__PTHREADTYPES_H_#ifndef _SYS_TYPES_H#ifndef __need_inttypes#ifndef _IN_ADDR_T_DECLARED#ifndef _IN_PORT_T_DECLARED#ifndef _BSDTYPES_DEFINED#ifndef __u_char_defined#ifndef __u_short_defined#ifndef __u_int_defined#ifndef __u_long_defined#ifndef _BLKCNT_T_DECLARED#ifndef _BLKSIZE_T_DECLARED#ifndef __caddr_t_defined#ifndef _FSBLKCNT_T_DECLARED#ifndef _ID_T_DECLARED#ifndef _INO_T_DECLARED#ifndef _DEV_T_DECLARED#ifndef _UID_T_DECLARED#ifndef _GID_T_DECLARED#ifndef _PID_T_DECLARED#ifndef _KEY_T_DECLARED#ifndef _MODE_T_DECLARED#ifndef _NLINK_T_DECLARED#ifndef _USECONDS_T_DECLARED#ifndef _MACHTIME_H_#ifndef _SYS__LOCALE_H#ifndef _TIME_H_#ifndef _CLOCKS_PER_SEC_#ifndef tzname#ifndef _SYS_TIME_H_#define HAL_ADC_EnableBufferSensor_Cmd(cmd) (((cmd )==ENABLE) ? HAL_ADCEx_EnableVREFINTTempSensor() : HAL_ADCEx_DisableVREFINTTempSensor())#define HAL_ADC_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINT() : HAL_ADCEx_DisableVREFINT())#define HAL_VREFINT_Cmd(cmd) (((cmd)==ENABLE)? HAL_SYSCFG_EnableVREFINT() : HAL_SYSCFG_DisableVREFINT())#define HAL_Lock_Cmd(cmd) (((cmd)==ENABLE) ? HAL_SYSCFG_Enable_Lock_VREFINT() : HAL_SYSCFG_Disable_Lock_VREFINT())#define HAL_VREFINT_OutputSelect HAL_SYSCFG_VREFINT_OutputSelect#define HAL_DBG_LowPowerConfig(Periph,cmd) (((cmd )==ENABLE)? HAL_DBGMCU_DBG_EnableLowPowerConfig(Periph) : HAL_DBGMCU_DBG_DisableLowPowerConfig(Periph))#define HAL_DisableDBGStandbyMode HAL_DBGMCU_DisableDBGStandbyMode#define HAL_EnableDBGStandbyMode HAL_DBGMCU_EnableDBGStandbyMode#define HAL_DisableDBGStopMode HAL_DBGMCU_DisableDBGStopMode#define HAL_EnableDBGStopMode HAL_DBGMCU_EnableDBGStopMode#define HAL_DisableDBGSleepMode HAL_DBGMCU_DisableDBGSleepMode#define HAL_EnableDBGSleepMode HAL_DBGMCU_EnableDBGSleepMode#define HAL_HASHEx_SHA256_Accumulate_End_IT HAL_HASHEx_SHA256_Accmlt_End_IT#define HAL_HASHEx_SHA256_Accumulate_IT HAL_HASHEx_SHA256_Accmlt_IT#define HAL_HASHEx_SHA256_Accumulate_End HAL_HASHEx_SHA256_Accmlt_End#define HAL_HASHEx_SHA256_Accumulate HAL_HASHEx_SHA256_Accmlt#define HAL_HASHEx_SHA224_Accumulate_End_IT HAL_HASHEx_SHA224_Accmlt_End_IT#define HAL_HASHEx_SHA224_Accumulate_IT HAL_HASHEx_SHA224_Accmlt_IT#define HAL_HASHEx_SHA224_Accumulate_End HAL_HASHEx_SHA224_Accmlt_End#define HAL_HASHEx_SHA224_Accumulate HAL_HASHEx_SHA224_Accmlt#define HAL_HASH_SHA1_Accumulate_End_IT HAL_HASH_SHA1_Accmlt_End_IT#define HAL_HASH_SHA1_Accumulate_IT HAL_HASH_SHA1_Accmlt_IT#define HAL_HASH_SHA1_Accumulate_End HAL_HASH_SHA1_Accmlt_End#define HAL_HASH_SHA1_Accumulate HAL_HASH_SHA1_Accmlt#define HAL_HASH_MD5_Accumulate_End_IT HAL_HASH_MD5_Accmlt_End_IT#define HAL_HASH_MD5_Accumulate_IT HAL_HASH_MD5_Accmlt_IT#define HAL_HASH_MD5_Accumulate_End HAL_HASH_MD5_Accmlt_End#define HAL_HASH_MD5_Accumulate HAL_HASH_MD5_Accmlt#define HASH_HMACKeyType_LongKey HASH_HMAC_KEYTYPE_LONGKEY#define HASH_HMACKeyType_ShortKey HASH_HMAC_KEYTYPE_SHORTKEY#define HASH_AlgoMode_HMAC HASH_ALGOMODE_HMAC#define HASH_AlgoMode_HASH HASH_ALGOMODE_HASH#define HASH_AlgoSelection_MD5 HASH_ALGOSELECTION_MD5#define HASH_AlgoSelection_SHA256 HASH_ALGOSELECTION_SHA256#define HASH_AlgoSelection_SHA224 HASH_ALGOSELECTION_SHA224#define HASH_AlgoSelection_SHA1 HASH_ALGOSELECTION_SHA1#define HAL_HMAC_SHA256_Finish HAL_HASH_SHA256_Finish#define HAL_HMAC_SHA224_Finish HAL_HASH_SHA224_Finish#define HAL_HMAC_SHA1_Finish HAL_HASH_SHA1_Finish#define HAL_HMAC_MD5_Finish HAL_HASH_MD5_Finish#define HAL_HASHPhaseTypeDef HAL_HASH_PhaseTypeDef#define HAL_HASH_STATETypeDef HAL_HASH_StateTypeDef#define HAL_HASHEx_IRQHandler HAL_HASH_IRQHandler#define HAL_CRYP_ComputationCpltCallback HAL_CRYPEx_ComputationCpltCallback#define HAL_DMA2D_DisableCLUT HAL_DMA2D_CLUTLoading_Abort#define CM_A4 DMA2D_INPUT_A4#define CM_A8 DMA2D_INPUT_A8#define CM_L4 DMA2D_INPUT_L4#define CM_AL88 DMA2D_INPUT_AL88#define CM_AL44 DMA2D_INPUT_AL44#define CM_L8 DMA2D_INPUT_L8#define CM_ARGB4444 DMA2D_INPUT_ARGB4444#define CM_ARGB1555 DMA2D_INPUT_ARGB1555#define CM_RGB565 DMA2D_INPUT_RGB565#define CM_RGB888 DMA2D_INPUT_RGB888#define CM_ARGB8888 DMA2D_INPUT_ARGB8888#define DMA2D_ARGB4444 DMA2D_OUTPUT_ARGB4444#define DMA2D_ARGB1555 DMA2D_OUTPUT_ARGB1555#define DMA2D_RGB565 DMA2D_OUTPUT_RGB565#define DMA2D_RGB888 DMA2D_OUTPUT_RGB888#define DMA2D_ARGB8888 DMA2D_OUTPUT_ARGB8888#define HAL_DCMI_DisableCROP HAL_DCMI_DisableCrop#define HAL_DCMI_EnableCROP HAL_DCMI_EnableCrop#define HAL_DCMI_ConfigCROP HAL_DCMI_ConfigCrop#define DCMI_FLAG_OVFMI DCMI_FLAG_OVRMI#define DCMI_FLAG_OVFRI DCMI_FLAG_OVRRI#define DCMI_IT_OVF DCMI_IT_OVR#define HAL_DCMI_ERROR_OVF HAL_DCMI_ERROR_OVR#define ETH_TxPacketConfig ETH_TxPacketConfigTypeDef#define ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE 0x00000001U#define ETH_MAC_SMALL_FIFO_RW_ACTIVE 0x00000006U#define ETH_MAC_SMALL_FIFO_WRITE_ACTIVE 0x00000004U#define ETH_MAC_SMALL_FIFO_READ_ACTIVE 0x00000002U#define ETH_MAC_SMALL_FIFO_NOTACTIVE 0x00000000U#define ETH_MAC_RXFIFO_WRITE_ACTIVE 0x00000010U#define ETH_MAC_READCONTROLLER_FLUSHING 0x00000060U#define ETH_MAC_READCONTROLLER_READING_STATUS 0x00000040U#define ETH_MAC_READCONTROLLER_READING_DATA 0x00000020U#define ETH_MAC_READCONTROLLER_IDLE 0x00000000U#define ETH_MAC_RXFIFO_FULL 0x00000300U#define ETH_MAC_RXFIFO_ABOVE_THRESHOLD 0x00000200U#define ETH_MAC_RXFIFO_BELOW_THRESHOLD 0x00000100U#define ETH_MAC_RXFIFO_EMPTY 0x00000000U#define ETH_MAC_MII_TRANSMIT_ACTIVE 0x00010000U#define ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING 0x00060000U#define ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF 0x00040000U#define ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING 0x00020000U#define ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE 0x00000000U#define ETH_MAC_TRANSMISSION_PAUSE 0x00080000U#define ETH_MAC_TXFIFO_WRITING 0x00300000U#define ETH_MAC_TXFIFO_WAITING 0x00200000U#define ETH_MAC_TXFIFO_READ 0x00100000U#define ETH_MAC_TXFIFO_IDLE 0x00000000U#define ETH_MAC_TXFIFO_WRITE_ACTIVE 0x00400000U#define ETH_MAC_TXFIFONOT_EMPTY 0x01000000U#define ETH_MAC_TXFIFO_FULL 0x02000000U#define ETH_MMCRGUFCR 0x000001C4U#define ETH_MMCRFAECR 0x00000198U#define ETH_MMCRFCECR 0x00000194U#define ETH_MMCTGFCR 0x00000168U#define ETH_MMCTGFMSCCR 0x00000150U#define ETH_MMCTGFSCCR 0x0000014CU#define ETH_MMCTIMR 0x00000110U#define ETH_MMCRIMR 0x0000010CU#define ETH_MMCTIR 0x00000108U#define ETH_MMCRIR 0x00000104U#define ETH_MMCCR 0x00000100U#define DMAOMR_CLEAR_MASK ETH_DMAOMR_CLEAR_MASK#define MACFCR_CLEAR_MASK ETH_MACFCR_CLEAR_MASK#define MACCR_CLEAR_MASK ETH_MACCR_CLEAR_MASK#define MACMIIAR_CR_MASK ETH_MACMIIAR_CR_MASK#define JUMBO_FRAME_PAYLOAD ETH_JUMBO_FRAME_PAYLOAD#define MAX_ETH_PAYLOAD ETH_MAX_ETH_PAYLOAD#define MIN_ETH_PAYLOAD ETH_MIN_ETH_PAYLOAD#define VLAN_TAG ETH_VLAN_TAG#define CAN_TXSTATUS_PENDING ((uint8_t)0x02U)#define CAN_TXSTATUS_OK ((uint8_t)0x01U)#define CAN_TXSTATUS_FAILED ((uint8_t)0x00U)#define SLAK_TIMEOUT CAN_TIMEOUT_VALUE#define INAK_TIMEOUT CAN_TIMEOUT_VALUE#define CAN_IT_RQCP2 CAN_IT_TME#define CAN_IT_RQCP1 CAN_IT_TME#define CAN_IT_RQCP0 CAN_IT_TME#define CAN_FilterFIFO1 CAN_FILTER_FIFO1#define CAN_FilterFIFO0 CAN_FILTER_FIFO0#define CFR_BASE WWDG_CFR_BASE#define USARTNACK_DISABLED USART_NACK_DISABLE#define USARTNACK_ENABLED USART_NACK_ENABLE#define USART_CLOCK_ENABLED USART_CLOCK_ENABLE#define USART_CLOCK_DISABLED USART_CLOCK_DISABLE#define UART_WAKEUPMETHODE_ADDRESSMARK UART_WAKEUPMETHOD_ADDRESSMARK#define UART_WAKEUPMETHODE_IDLELINE UART_WAKEUPMETHOD_IDLELINE#define __DIV_LPUART UART_DIV_LPUART#define __UART_BRR_SAMPLING8 UART_BRR_SAMPLING8#define __DIVFRAQ_SAMPLING8 UART_DIVFRAQ_SAMPLING8#define __DIVMANT_SAMPLING8 UART_DIVMANT_SAMPLING8#define __DIV_SAMPLING8 UART_DIV_SAMPLING8#define __UART_BRR_SAMPLING16 UART_BRR_SAMPLING16#define __DIVFRAQ_SAMPLING16 UART_DIVFRAQ_SAMPLING16#define __DIVMANT_SAMPLING16 UART_DIVMANT_SAMPLING16#define __DIV_SAMPLING16 UART_DIV_SAMPLING16#define __HAL_UART_ONEBIT_DISABLE __HAL_UART_ONE_BIT_SAMPLE_DISABLE#define __HAL_UART_ONEBIT_ENABLE __HAL_UART_ONE_BIT_SAMPLE_ENABLE#define UART_ONE_BIT_SAMPLE_ENABLED UART_ONE_BIT_SAMPLE_ENABLE#define UART_ONE_BIT_SAMPLE_DISABLED UART_ONE_BIT_SAMPLE_DISABLE#define UART_ONEBIT_SAMPLING_ENABLED UART_ONE_BIT_SAMPLE_ENABLE#define UART_ONEBIT_SAMPLING_DISABLED UART_ONE_BIT_SAMPLE_DISABLE#define TSC_SYNC_POL_RISE_HIGH TSC_SYNC_POLARITY_RISING#define TSC_SYNC_POL_FALL TSC_SYNC_POLARITY_FALLING#define TIM_DMABurstLength_18Transfers TIM_DMABURSTLENGTH_18TRANSFERS#define TIM_DMABurstLength_17Transfers TIM_DMABURSTLENGTH_17TRANSFERS#define TIM_DMABurstLength_16Transfers TIM_DMABURSTLENGTH_16TRANSFERS#define TIM_DMABurstLength_15Transfers TIM_DMABURSTLENGTH_15TRANSFERS#define TIM_DMABurstLength_14Transfers TIM_DMABURSTLENGTH_14TRANSFERS#define TIM_DMABurstLength_13Transfers TIM_DMABURSTLENGTH_13TRANSFERS#define TIM_DMABurstLength_12Transfers TIM_DMABURSTLENGTH_12TRANSFERS#define TIM_DMABurstLength_11Transfers TIM_DMABURSTLENGTH_11TRANSFERS#define TIM_DMABurstLength_10Transfers TIM_DMABURSTLENGTH_10TRANSFERS#define TIM_DMABurstLength_9Transfers TIM_DMABURSTLENGTH_9TRANSFERS#define TIM_DMABurstLength_8Transfers TIM_DMABURSTLENGTH_8TRANSFERS#define TIM_DMABurstLength_7Transfers TIM_DMABURSTLENGTH_7TRANSFERS#define TIM_DMABurstLength_6Transfers TIM_DMABURSTLENGTH_6TRANSFERS#define TIM_DMABurstLength_5Transfers TIM_DMABURSTLENGTH_5TRANSFERS#define TIM_DMABurstLength_4Transfers TIM_DMABURSTLENGTH_4TRANSFERS#define TIM_DMABurstLength_3Transfers TIM_DMABURSTLENGTH_3TRANSFERS#define TIM_DMABurstLength_2Transfers TIM_DMABURSTLENGTH_2TRANSFERS#define TIM_DMABurstLength_1Transfer TIM_DMABURSTLENGTH_1TRANSFER#define TIM_EventSource_Break2 TIM_EVENTSOURCE_BREAK2#define TIM_EventSource_Break TIM_EVENTSOURCE_BREAK#define TIM_EventSource_Trigger TIM_EVENTSOURCE_TRIGGER#define TIM_EventSource_COM TIM_EVENTSOURCE_COM#define TIM_EventSource_CC4 TIM_EVENTSOURCE_CC4#define TIM_EventSource_CC3 TIM_EVENTSOURCE_CC3#define TIM_EventSource_CC2 TIM_EVENTSOURCE_CC2#define TIM_EventSource_CC1 TIM_EVENTSOURCE_CC1#define TIM_EventSource_Update TIM_EVENTSOURCE_UPDATE#define TIM_DMABase_OR TIM_DMABASE_OR#define TIM_DMABase_OR3 TIM_DMABASE_OR3#define TIM_DMABase_OR2 TIM_DMABASE_OR2#define TIM_DMABase_CCR6 TIM_DMABASE_CCR6#define TIM_DMABase_CCR5 TIM_DMABASE_CCR5#define TIM_DMABase_CCMR3 TIM_DMABASE_CCMR3#define TIM_DMABase_OR1 TIM_DMABASE_OR1#define TIM_DMABase_DMAR TIM_DMABASE_DMAR#define TIM_DMABase_DCR TIM_DMABASE_DCR#define TIM_DMABase_BDTR TIM_DMABASE_BDTR#define TIM_DMABase_CCR4 TIM_DMABASE_CCR4#define TIM_DMABase_CCR3 TIM_DMABASE_CCR3#define TIM_DMABase_CCR2 TIM_DMABASE_CCR2#define TIM_DMABase_CCR1 TIM_DMABASE_CCR1#define TIM_DMABase_RCR TIM_DMABASE_RCR#define TIM_DMABase_ARR TIM_DMABASE_ARR#define TIM_DMABase_PSC TIM_DMABASE_PSC#define TIM_DMABase_CNT TIM_DMABASE_CNT#define TIM_DMABase_CCER TIM_DMABASE_CCER#define TIM_DMABase_CCMR2 TIM_DMABASE_CCMR2#define TIM_DMABase_CCMR1 TIM_DMABASE_CCMR1#define TIM_DMABase_EGR TIM_DMABASE_EGR#define TIM_DMABase_SR TIM_DMABASE_SR#define TIM_DMABase_DIER TIM_DMABASE_DIER#define TIM_DMABase_SMCR TIM_DMABASE_SMCR#define TIM_DMABase_CR2 TIM_DMABASE_CR2#define TIM_DMABase_CR1 TIM_DMABASE_CR1#define CCER_CCxNE_MASK TIM_CCER_CCxNE_MASK#define CCER_CCxE_MASK TIM_CCER_CCxE_MASK#define SPI_NSS_PULSE_ENABLED SPI_NSS_PULSE_ENABLE#define SPI_NSS_PULSE_DISABLED SPI_NSS_PULSE_DISABLE#define SPI_CRCCALCULATION_ENABLED SPI_CRCCALCULATION_ENABLE#define SPI_CRCCALCULATION_DISABLED SPI_CRCCALCULATION_DISABLE#define SPI_TIMODE_ENABLED SPI_TIMODE_ENABLE#define SPI_TIMODE_DISABLED SPI_TIMODE_DISABLE#define HAL_SMBUS_STATE_SLAVE_LISTEN HAL_SMBUS_STATE_LISTEN#define SMBUS_PEC_ENABLED SMBUS_PEC_ENABLE#define SMBUS_PEC_DISABLED SMBUS_PEC_DISABLE#define SMBUS_ANALOGFILTER_DISABLED SMBUS_ANALOGFILTER_DISABLE#define SMBUS_ANALOGFILTER_ENABLED SMBUS_ANALOGFILTER_ENABLE#define SMBUS_NOSTRETCH_ENABLED SMBUS_NOSTRETCH_ENABLE#define SMBUS_NOSTRETCH_DISABLED SMBUS_NOSTRETCH_DISABLE#define SMBUS_GENERALCALL_ENABLED SMBUS_GENERALCALL_ENABLE#define SMBUS_GENERALCALL_DISABLED SMBUS_GENERALCALL_DISABLE#define SMBUS_DUALADDRESS_ENABLED SMBUS_DUALADDRESS_ENABLE#define SMBUS_DUALADDRESS_DISABLED SMBUS_DUALADDRESS_DISABLE#define SMARTCARD_LASTBIT_ENABLED SMARTCARD_LASTBIT_ENABLE#define SMARTCARD_LASTBIT_DISABLED SMARTCARD_LASTBIT_DISABLE#define SMARTCARD_TIMEOUT_ENABLED SMARTCARD_TIMEOUT_ENABLE#define SMARTCARD_TIMEOUT_DISABLED SMARTCARD_TIMEOUT_DISABLE#define SMARTCARD_ONEBIT_SAMPLING_ENABLE SMARTCARD_ONE_BIT_SAMPLE_ENABLE#define SMARTCARD_ONEBIT_SAMPLING_DISABLE SMARTCARD_ONE_BIT_SAMPLE_DISABLE#define SMARTCARD_ONEBIT_SAMPLING_ENABLED SMARTCARD_ONE_BIT_SAMPLE_ENABLE#define SMARTCARD_ONEBIT_SAMPLING_DISABLED SMARTCARD_ONE_BIT_SAMPLE_DISABLE#define SMARTCARD_NACK_DISABLED SMARTCARD_NACK_DISABLE#define SMARTCARD_NACK_ENABLED SMARTCARD_NACK_ENABLE#define RTC_ALL_TAMPER_INTERRUPT RTC_IT_TAMP#define RTC_TAMPER3_INTERRUPT RTC_IT_TAMP3#define RTC_TAMPER2_INTERRUPT RTC_IT_TAMP2#define RTC_TAMPER1_INTERRUPT RTC_IT_TAMP1#define RTC_TAMPCR_TAMPXIE RTC_TAMPER_IT_ENABLE_BITS_MASK#define RTC_TAMPCR_TAMPXE RTC_TAMPER_ENABLE_BITS_MASK#define RTC_TAMPERPIN_PI8 RTC_TAMPERPIN_POS1#define RTC_TAMPERPIN_PA0 RTC_TAMPERPIN_POS1#define RTC_TAMPERPIN_PC13 RTC_TAMPERPIN_DEFAULT#define RTC_OUTPUT_REMAP_PB2 RTC_OUTPUT_REMAP_POS1#define RTC_OUTPUT_REMAP_PB14 RTC_OUTPUT_REMAP_POS1#define RTC_OUTPUT_REMAP_PC13 RTC_OUTPUT_REMAP_NONE#define RTC_TIMESTAMPPIN_PC1 RTC_TIMESTAMPPIN_POS2#define RTC_TIMESTAMPPIN_PI8 RTC_TIMESTAMPPIN_POS1#define RTC_TIMESTAMPPIN_PA0 RTC_TIMESTAMPPIN_POS1#define RTC_TIMESTAMPPIN_PC13 RTC_TIMESTAMPPIN_DEFAULT#define RTC_TAMPER1_2_3_INTERRUPT RTC_ALL_TAMPER_INTERRUPT#define RTC_TAMPER1_2_INTERRUPT RTC_ALL_TAMPER_INTERRUPT#define RTC_TAMPERERASEBACKUP_ENABLED RTC_TAMPER_ERASE_BACKUP_ENABLE#define RTC_MASKTAMPERFLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLE#define RTC_MASKTAMPERFLAG_DISABLED RTC_TAMPERMASK_FLAG_DISABLE#define RTC_TAMPERMASK_FLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLE#define RTC_TAMPERMASK_FLAG_DISABLED RTC_TAMPERMASK_FLAG_DISABLE#define RTC_TAMPERERASEBACKUP_DISABLED RTC_TAMPER_ERASE_BACKUP_DISABLE#define RTC_ALARMSUBSECONDMASK_None RTC_ALARMSUBSECONDMASK_NONE#define FORMAT_BCD RTC_FORMAT_BCD#define FORMAT_BIN RTC_FORMAT_BIN#define PCCARD_TIMEOUT HAL_PCCARD_STATUS_TIMEOUT#define PCCARD_ERROR HAL_PCCARD_STATUS_ERROR#define PCCARD_ONGOING HAL_PCCARD_STATUS_ONGOING#define PCCARD_SUCCESS HAL_PCCARD_STATUS_SUCCESS#define PCCARD_StatusTypedef HAL_PCCARD_StatusTypeDef#define CF_IDENTIFY_CMD ATA_IDENTIFY_CMD#define CF_ERASE_SECTOR_CMD ATA_ERASE_SECTOR_CMD#define CF_WRITE_SECTOR_CMD ATA_WRITE_SECTOR_CMD#define CF_READ_SECTOR_CMD ATA_READ_SECTOR_CMD#define CF_COMMON_DATA_AREA ATA_COMMON_DATA_AREA#define CF_STATUS_CMD_ALTERNATE ATA_STATUS_CMD_ALTERNATE#define CF_STATUS_CMD ATA_STATUS_CMD#define CF_CARD_HEAD ATA_CARD_HEAD#define CF_CYLINDER_HIGH ATA_CYLINDER_HIGH#define CF_CYLINDER_LOW ATA_CYLINDER_LOW#define CF_SECTOR_NUMBER ATA_SECTOR_NUMBER#define CF_SECTOR_COUNT ATA_SECTOR_COUNT#define CF_DATA ATA_DATA#define I2S_CLOCK_SYSCLK I2S_CLOCK_PLL#define I2S_STANDARD_PHILLIPS I2S_STANDARD_PHILIPS#define OPAMP_PGACONNECT_VM1 OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1#define OPAMP_PGACONNECT_VM0 OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0#define OPAMP_PGACONNECT_NO OPAMP_PGA_CONNECT_INVERTINGINPUT_NO#define OPAMP_INVERTINGINPUT_VINM OPAMP_SEC_INVERTINGINPUT_IO1#define OPAMP_SEC_INVERTINGINPUT_VM1 OPAMP_SEC_INVERTINGINPUT_IO1#define OPAMP_SEC_INVERTINGINPUT_VM0 OPAMP_SEC_INVERTINGINPUT_IO0#define IOPAMP_INVERTINGINPUT_VM1 OPAMP_INVERTINGINPUT_IO1#define IOPAMP_INVERTINGINPUT_VM0 OPAMP_INVERTINGINPUT_IO0#define OPAMP_INVERTINGINPUT_VM1 OPAMP_INVERTINGINPUT_IO1#define OPAMP_INVERTINGINPUT_VM0 OPAMP_INVERTINGINPUT_IO0#define OPAMP_SEC_NONINVERTINGINPUT_VP3 OPAMP_SEC_NONINVERTINGINPUT_IO3#define OPAMP_SEC_NONINVERTINGINPUT_VP2 OPAMP_SEC_NONINVERTINGINPUT_IO2#define OPAMP_SEC_NONINVERTINGINPUT_VP1 OPAMP_SEC_NONINVERTINGINPUT_IO1#define OPAMP_SEC_NONINVERTINGINPUT_VP0 OPAMP_SEC_NONINVERTINGINPUT_IO0#define OPAMP_NONINVERTINGINPUT_VP3 OPAMP_NONINVERTINGINPUT_IO3#define OPAMP_NONINVERTINGINPUT_VP2 OPAMP_NONINVERTINGINPUT_IO2#define OPAMP_NONINVERTINGINPUT_VP1 OPAMP_NONINVERTINGINPUT_IO1#define OPAMP_NONINVERTINGINPUT_VP0 OPAMP_NONINVERTINGINPUT_IO0#define __NOR_ADDR_SHIFT NOR_ADDR_SHIFT#define __NOR_WRITE NOR_WRITE#define NOR_TIMEOUT HAL_NOR_STATUS_TIMEOUT#define NOR_ERROR HAL_NOR_STATUS_ERROR#define NOR_ONGOING HAL_NOR_STATUS_ONGOING#define NOR_SUCCESS HAL_NOR_STATUS_SUCCESS#define NOR_StatusTypedef HAL_NOR_StatusTypeDef#define __ADDR_4th_CYCLE ADDR_4TH_CYCLE#define __ADDR_3rd_CYCLE ADDR_3RD_CYCLE#define __ADDR_2nd_CYCLE ADDR_2ND_CYCLE#define __ADDR_1st_CYCLE ADDR_1ST_CYCLE#define __ARRAY_ADDRESS ARRAY_ADDRESS#define NAND_AddressTypedef NAND_AddressTypeDef#define HAL_NAND_Write_SpareArea HAL_NAND_Write_SpareArea_8b#define HAL_NAND_Read_SpareArea HAL_NAND_Read_SpareArea_8b#define HAL_NAND_Write_Page HAL_NAND_Write_Page_8b#define HAL_NAND_Read_Page HAL_NAND_Read_Page_8b#define HAL_LPTIM_ReadCompare HAL_LPTIM_ReadCapturedValue#define LPTIM_TRIGSAMPLETIME_8TRANSITION LPTIM_TRIGSAMPLETIME_8TRANSITIONS#define LPTIM_TRIGSAMPLETIME_4TRANSITION LPTIM_TRIGSAMPLETIME_4TRANSITIONS#define LPTIM_TRIGSAMPLETIME_2TRANSITION LPTIM_TRIGSAMPLETIME_2TRANSITIONS#define LPTIM_TRIGSAMPLETIME_8TRANSISTIONS LPTIM_TRIGSAMPLETIME_8TRANSITIONS#define LPTIM_TRIGSAMPLETIME_4TRANSISTIONS LPTIM_TRIGSAMPLETIME_4TRANSITIONS#define LPTIM_TRIGSAMPLETIME_2TRANSISTIONS LPTIM_TRIGSAMPLETIME_2TRANSITIONS#define LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION#define LPTIM_CLOCKPOLARITY_BOTHEDGES LPTIM_CLOCKPOLARITY_RISING_FALLING#define LPTIM_CLOCKPOLARITY_FALLINGEDGE LPTIM_CLOCKPOLARITY_FALLING#define LPTIM_CLOCKPOLARITY_RISINGEDGE LPTIM_CLOCKPOLARITY_RISING#define LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS LPTIM_CLOCKSAMPLETIME_8TRANSITIONS#define LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS LPTIM_CLOCKSAMPLETIME_4TRANSITIONS#define LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS LPTIM_CLOCKSAMPLETIME_2TRANSITIONS#define LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION#define KR_KEY_DWA IWDG_KEY_WRITE_ACCESS_DISABLE#define KR_KEY_EWA IWDG_KEY_WRITE_ACCESS_ENABLE#define KR_KEY_ENABLE IWDG_KEY_ENABLE#define KR_KEY_RELOAD IWDG_KEY_RELOAD#define IRDA_ONE_BIT_SAMPLE_ENABLED IRDA_ONE_BIT_SAMPLE_ENABLE#define IRDA_ONE_BIT_SAMPLE_DISABLED IRDA_ONE_BIT_SAMPLE_DISABLE#define HAL_I2C_STATE_SLAVE_BUSY_RX HAL_I2C_STATE_BUSY_RX#define HAL_I2C_STATE_SLAVE_BUSY_TX HAL_I2C_STATE_BUSY_TX#define HAL_I2C_STATE_MASTER_BUSY_RX HAL_I2C_STATE_BUSY_RX#define HAL_I2C_STATE_MASTER_BUSY_TX HAL_I2C_STATE_BUSY_TX#define HAL_I2C_STATE_MEM_BUSY_RX HAL_I2C_STATE_BUSY_RX#define HAL_I2C_STATE_MEM_BUSY_TX HAL_I2C_STATE_BUSY_TX#define I2C_ANALOGFILTER_DISABLED I2C_ANALOGFILTER_DISABLE#define I2C_ANALOGFILTER_ENABLED I2C_ANALOGFILTER_ENABLE#define I2C_NOSTRETCH_ENABLED I2C_NOSTRETCH_ENABLE#define I2C_NOSTRETCH_DISABLED I2C_NOSTRETCH_DISABLE#define I2C_GENERALCALL_ENABLED I2C_GENERALCALL_ENABLE#define I2C_GENERALCALL_DISABLED I2C_GENERALCALL_DISABLE#define I2C_DUALADDRESS_ENABLED I2C_DUALADDRESS_ENABLE#define I2C_DUALADDRESS_DISABLED I2C_DUALADDRESS_DISABLE#define __HAL_HRTIM_GetCompare __HAL_HRTIM_GETCOMPARE#define __HAL_HRTIM_SetCompare __HAL_HRTIM_SETCOMPARE#define __HAL_HRTIM_GetClockPrescaler __HAL_HRTIM_GETCLOCKPRESCALER#define __HAL_HRTIM_SetClockPrescaler __HAL_HRTIM_SETCLOCKPRESCALER#define __HAL_HRTIM_GetPeriod __HAL_HRTIM_GETPERIOD#define __HAL_HRTIM_SetPeriod __HAL_HRTIM_SETPERIOD#define __HAL_HRTIM_GetCounter __HAL_HRTIM_GETCOUNTER#define __HAL_HRTIM_SetCounter __HAL_HRTIM_SETCOUNTER#define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_DEEV7#define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_EEV6#define HRTIM_TIMDELAYEDPROTECTION_DISABLED HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED#define GPIO_AF6_DFSDM GPIO_AF6_DFSDM1#define GPIO_SPEED_FAST GPIO_SPEED_FREQ_HIGH#define GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_MEDIUM#define GPIO_SPEED_LOW GPIO_SPEED_FREQ_LOW#define GPIO_AF2_LPTIM GPIO_AF2_LPTIM1#define GPIO_AF1_LPTIM GPIO_AF1_LPTIM1#define GPIO_AF0_LPTIM GPIO_AF0_LPTIM1#define GPIO_AF12_SDMMC GPIO_AF12_SDMMC1#define GPIO_AF12_SDIO GPIO_AF12_SDMMC1#define GET_GPIO_INDEX GPIO_GET_INDEX#define GET_GPIO_SOURCE GPIO_GET_INDEX#define FSMC_NORSRAM_EXTENDED_TYPEDEF FSMC_NORSRAM_EXTENDED_TypeDef#define FSMC_NORSRAM_TYPEDEF FSMC_NORSRAM_TypeDef#define FMC_NAND_PCC_MEM_BUS_WIDTH_16 FMC_NAND_MEM_BUS_WIDTH_16#define FMC_NAND_PCC_MEM_BUS_WIDTH_8 FMC_NAND_MEM_BUS_WIDTH_8#define FMC_NAND_PCC_WAIT_FEATURE_ENABLE FMC_NAND_WAIT_FEATURE_ENABLE#define FMC_NAND_PCC_WAIT_FEATURE_DISABLE FMC_NAND_WAIT_FEATURE_DISABLE#define HAL_SYSCFG_FASTMODEPLUS_I2C3 I2C_FASTMODEPLUS_I2C3#define HAL_SYSCFG_FASTMODEPLUS_I2C2 I2C_FASTMODEPLUS_I2C2#define HAL_SYSCFG_FASTMODEPLUS_I2C1 I2C_FASTMODEPLUS_I2C1#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB9 I2C_FASTMODEPLUS_PB9#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB8 I2C_FASTMODEPLUS_PB8#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB7 I2C_FASTMODEPLUS_PB7#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB6 I2C_FASTMODEPLUS_PB6#define HAL_SYSCFG_FASTMODEPLUS_I2C_PA10 I2C_FASTMODEPLUS_PA10#define HAL_SYSCFG_FASTMODEPLUS_I2C_PA9 I2C_FASTMODEPLUS_PA9#define OB_BOOT_ENTRY_FORCED_FLASH OB_BOOT_LOCK_ENABLE#define OB_BOOT_ENTRY_FORCED_NONE OB_BOOT_LOCK_DISABLE#define OB_RDP_LEVEL2 OB_RDP_LEVEL_2#define OB_RDP_LEVEL1 OB_RDP_LEVEL_1#define OB_RDP_LEVEL0 OB_RDP_LEVEL_0#define IS_OB_SDADC12_VDD_MONITOR IS_OB_SDACD_VDD_MONITOR#define OB_RAM_PARITY_CHECK_RESET OB_SRAM_PARITY_RESET#define OB_RAM_PARITY_CHECK_SET OB_SRAM_PARITY_SET#define OB_SDADC12_VDD_MONITOR_RESET OB_SDACD_VDD_MONITOR_RESET#define OB_SDADC12_VDD_MONITOR_SET OB_SDACD_VDD_MONITOR_SET#define OB_WDG_HW OB_IWDG_HW#define OB_WDG_SW OB_IWDG_SW#define FLASH_ERROR_ERS HAL_FLASH_ERROR_ERS#define FLASH_ERROR_OPERATION HAL_FLASH_ERROR_OPERATION#define FLASH_ERROR_NOTZERO HAL_FLASH_ERROR_NOTZERO#define FLASH_ERROR_FWWERR HAL_FLASH_ERROR_FWWERR#define FLASH_ERROR_FAST HAL_FLASH_ERROR_FAST#define FLASH_ERROR_MIS HAL_FLASH_ERROR_MIS#define FLASH_ERROR_PGS HAL_FLASH_ERROR_PGS#define FLASH_ERROR_SIZ HAL_FLASH_ERROR_SIZE#define FLASH_ERROR_SIZE HAL_FLASH_ERROR_SIZE#define FLASH_ERROR_PGA HAL_FLASH_ERROR_PGA#define FLASH_ERROR_OP HAL_FLASH_ERROR_OPERATION#define FLASH_ERROR_PROG HAL_FLASH_ERROR_PROG#define FLASH_ERROR_OPTVUSR HAL_FLASH_ERROR_OPTVUSR#define FLASH_ERROR_OPTV HAL_FLASH_ERROR_OPTV#define FLASH_ERROR_WRP HAL_FLASH_ERROR_WRP#define FLASH_ERROR_PGP HAL_FLASH_ERROR_PGS#define FLASH_ERROR_PG HAL_FLASH_ERROR_PROG#define FLASH_ERROR_RD HAL_FLASH_ERROR_RD#define FLASH_ERROR_NONE HAL_FLASH_ERROR_NONE#define IWDG_STOP_ACTIVE OB_IWDG_STOP_RUN#define IWDG_STOP_FREEZE OB_IWDG_STOP_FREEZE#define IWDG_STDBY_ACTIVE OB_IWDG_STDBY_RUN#define IWDG_STDBY_FREEZE OB_IWDG_STDBY_FREEZE#define WRPAREA_BANK2_AREAB OB_WRPAREA_BANK2_AREAB#define WRPAREA_BANK2_AREAA OB_WRPAREA_BANK2_AREAA#define WRPAREA_BANK1_AREAB OB_WRPAREA_BANK1_AREAB#define WRPAREA_BANK1_AREAA OB_WRPAREA_BANK1_AREAA#define TYPEPROGRAM_FAST_AND_LAST FLASH_TYPEPROGRAM_FAST_AND_LAST#define TYPEPROGRAM_FAST FLASH_TYPEPROGRAM_FAST#define VOLTAGE_RANGE_4 FLASH_VOLTAGE_RANGE_4#define VOLTAGE_RANGE_3 FLASH_VOLTAGE_RANGE_3#define VOLTAGE_RANGE_2 FLASH_VOLTAGE_RANGE_2#define VOLTAGE_RANGE_1 FLASH_VOLTAGE_RANGE_1#define TYPEPROGRAM_FASTWORD FLASH_TYPEPROGRAM_WORD#define TYPEPROGRAM_FASTHALFWORD FLASH_TYPEPROGRAM_HALFWORD#define TYPEPROGRAM_FASTBYTE FLASH_TYPEPROGRAM_BYTE#define PAGESIZE FLASH_PAGE_SIZE#define TYPEPROGRAMDATA_FASTWORD FLASH_TYPEPROGRAMDATA_FASTWORD#define TYPEPROGRAMDATA_FASTHALFWORD FLASH_TYPEPROGRAMDATA_FASTHALFWORD#define TYPEPROGRAMDATA_FASTBYTE FLASH_TYPEPROGRAMDATA_FASTBYTE#define TYPEPROGRAMDATA_WORD FLASH_TYPEPROGRAMDATA_WORD#define TYPEPROGRAMDATA_HALFWORD FLASH_TYPEPROGRAMDATA_HALFWORD#define TYPEPROGRAMDATA_BYTE FLASH_TYPEPROGRAMDATA_BYTE#define TYPEERASEDATA_WORD FLASH_TYPEERASEDATA_WORD#define TYPEERASEDATA_HALFWORD FLASH_TYPEERASEDATA_HALFWORD#define TYPEERASEDATA_BYTE FLASH_TYPEERASEDATA_BYTE#define PCROPSTATE_ENABLE OB_PCROP_STATE_ENABLE#define PCROPSTATE_DISABLE OB_PCROP_STATE_DISABLE#define OBEX_BOOTCONFIG OPTIONBYTE_BOOTCONFIG#define OBEX_PCROP OPTIONBYTE_PCROP#define HAL_FLASH_TIMEOUT_VALUE FLASH_TIMEOUT_VALUE#define WRPSTATE_ENABLE OB_WRPSTATE_ENABLE#define WRPSTATE_DISABLE OB_WRPSTATE_DISABLE#define TYPEERASE_MASSERASE FLASH_TYPEERASE_MASSERASE#define TYPEERASE_PAGEERASE FLASH_TYPEERASE_PAGES#define TYPEERASE_PAGES FLASH_TYPEERASE_PAGES#define TYPEERASE_SECTORS FLASH_TYPEERASE_SECTORS#define TYPEPROGRAM_DOUBLEWORD FLASH_TYPEPROGRAM_DOUBLEWORD#define TYPEPROGRAM_WORD FLASH_TYPEPROGRAM_WORD#define TYPEPROGRAM_HALFWORD FLASH_TYPEPROGRAM_HALFWORD#define TYPEPROGRAM_BYTE FLASH_TYPEPROGRAM_BYTE#define __HAL_REMAPDMA_CHANNEL_DISABLE __HAL_DMA_REMAP_CHANNEL_DISABLE#define __HAL_REMAPDMA_CHANNEL_ENABLE __HAL_DMA_REMAP_CHANNEL_ENABLE#define IS_HAL_REMAPDMA IS_DMA_REMAP#define HAL_REMAPDMA_TIM3_DMA_CH6 DMA_REMAP_TIM3_DMA_CH6#define HAL_REMAPDMA_TIM2_DMA_CH7 DMA_REMAP_TIM2_DMA_CH7#define HAL_REMAPDMA_TIM1_DMA_CH6 DMA_REMAP_TIM1_DMA_CH6#define HAL_REMAPDMA_I2C1_DMA_CH76 DMA_REMAP_I2C1_DMA_CH76#define HAL_REMAPDMA_USART2_DMA_CH67 DMA_REMAP_USART2_DMA_CH67#define HAL_REMAPDMA_SPI2_DMA_CH67 DMA_REMAP_SPI2_DMA_CH67#define HAL_REMAPDMA_TIM17_DMA_CH7 DMA_REMAP_TIM17_DMA_CH7#define HAL_REMAPDMA_TIM16_DMA_CH6 DMA_REMAP_TIM16_DMA_CH6#define HAL_REMAPDMA_USART3_DMA_CH32 DMA_REMAP_USART3_DMA_CH32#define HAL_REMAPDMA_TIM17_DMA_CH2 DMA_REMAP_TIM17_DMA_CH2#define HAL_REMAPDMA_TIM16_DMA_CH4 DMA_REMAP_TIM16_DMA_CH4#define HAL_REMAPDMA_USART1_RX_DMA_CH5 DMA_REMAP_USART1_RX_DMA_CH5#define HAL_REMAPDMA_USART1_TX_DMA_CH4 DMA_REMAP_USART1_TX_DMA_CH4#define HAL_REMAPDMA_ADC_DMA_CH2 DMA_REMAP_ADC_DMA_CH2#define DAC_WAVEGENERATION_TRIANGLE DAC_WAVE_TRIANGLE#define DAC_WAVEGENERATION_NOISE DAC_WAVE_NOISE#define DAC_WAVEGENERATION_NONE DAC_WAVE_NONE#define DAC_WAVE_TRIANGLE DAC_CR_WAVE1_1#define DAC_WAVE_NOISE DAC_CR_WAVE1_0#define DAC_WAVE_NONE 0x00000000U#define DAC2_CHANNEL_1 DAC_CHANNEL_1#define DAC1_CHANNEL_2 DAC_CHANNEL_2#define DAC1_CHANNEL_1 DAC_CHANNEL_1#define CRC_OUTPUTDATA_INVERSION_ENABLED CRC_OUTPUTDATA_INVERSION_ENABLE#define CRC_OUTPUTDATA_INVERSION_DISABLED CRC_OUTPUTDATA_INVERSION_DISABLE#define HAL_CRC_Output_Data_Reverse HAL_CRCEx_Output_Data_Reverse#define TIM_LOCKLEVEL_2 TIM_BDTR_LOCK_1#define TIM_LOCKLEVEL_1 TIM_BDTR_LOCK_0#define TIM_LOCKLEVEL_OFF 0x00000000U#define TIM_OSSI_DISABLE 0x00000000U#define TIM_OSSI_ENABLE TIM_BDTR_OSSI#define TIM_OSSR_DISABLE 0x00000000U#define __HAL_CORTEX_SYSTICKCLK_CONFIG HAL_SYSTICK_CLKSourceConfig#define COMP_OUTPUT_COMP6TIM2OCREFCLR COMP_OUTPUT_COMP6_TIM2OCREFCLR#define COMP_EXTI_LINE_COMP7_EVENT COMP_EXTI_LINE_COMP7#define COMP_EXTI_LINE_COMP6_EVENT COMP_EXTI_LINE_COMP6#define COMP_EXTI_LINE_COMP5_EVENT COMP_EXTI_LINE_COMP5#define COMP_EXTI_LINE_COMP4_EVENT COMP_EXTI_LINE_COMP4#define COMP_EXTI_LINE_COMP3_EVENT COMP_EXTI_LINE_COMP3#define COMP_EXTI_LINE_COMP2_EVENT COMP_EXTI_LINE_COMP2#define COMP_EXTI_LINE_COMP1_EVENT COMP_EXTI_LINE_COMP1#define COMP_WINDOWMODE_ENABLED COMP_WINDOWMODE_ENABLE#define COMP_WINDOWMODE_DISABLED COMP_WINDOWMODE_DISABLE#define __HAL_CEC_GET_IT __HAL_CEC_GET_FLAG#define HAL_ADC_STATE_AWD HAL_ADC_STATE_AWD1#define HAL_ADC_STATE_BUSY HAL_ADC_STATE_BUSY_INTERNAL#define HAL_ADC_STATE_ERROR HAL_ADC_STATE_ERROR_INTERNAL#define HAL_ADC_STATE_EOC_INJ HAL_ADC_STATE_INJ_EOC#define HAL_ADC_STATE_EOC_REG HAL_ADC_STATE_REG_EOC#define HAL_ADC_STATE_BUSY_INJ HAL_ADC_STATE_INJ_BUSY#define HAL_ADC_STATE_BUSY_REG HAL_ADC_STATE_REG_BUSY#define ADC_SAMPLETIME_2CYCLE_5 ADC_SAMPLETIME_2CYCLES_5#define ADC_EXTERNALTRIG_EDGE_RISINGFALLING ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING#define ADC_EXTERNALTRIG_EDGE_FALLING ADC_EXTERNALTRIGCONVEDGE_FALLING#define ADC_EXTERNALTRIG_EDGE_RISING ADC_EXTERNALTRIGCONVEDGE_RISING#define ADC_EXTERNALTRIG_EDGE_NONE ADC_EXTERNALTRIGCONVEDGE_NONE#define ADC_CLOCK_ASYNC ADC_CLOCK_ASYNC_DIV1#define ADC_EXTERNALTRIG7_EXT_IT11 ADC_EXTERNALTRIGCONV_EXT_IT11#define ADC_EXTERNALTRIG4_T22_TRGO ADC_EXTERNALTRIGCONV_T22_TRGO#define ADC_EXTERNALTRIG3_T2_CC4 ADC_EXTERNALTRIGCONV_T2_CC4#define ADC_EXTERNALTRIG2_T2_TRGO ADC_EXTERNALTRIGCONV_T2_TRGO#define ADC_EXTERNALTRIG1_T21_CC2 ADC_EXTERNALTRIGCONV_T21_CC2#define ADC_EXTERNALTRIG0_T6_TRGO ADC_EXTERNALTRIGCONV_T6_TRGO#define ADC_CLOCKPRESCALER_PCLK_DIV8 ADC_CLOCK_SYNC_PCLK_DIV8#define ADC_CLOCKPRESCALER_PCLK_DIV6 ADC_CLOCK_SYNC_PCLK_DIV6#define ADC_CLOCKPRESCALER_PCLK_DIV2 ADC_CLOCK_SYNC_PCLK_DIV2#define ADC_CLOCKPRESCALER_PCLK_DIV1 ADC_CLOCK_SYNC_PCLK_DIV1#define SYSCFG_FLAG_VREF_ADC ADC_FLAG_VREFINT#define SYSCFG_FLAG_SENSOR_ADC ADC_FLAG_SENSOR#define INJECTED_CHANNELS ADC_INJECTED_CHANNELS#define REGULAR_CHANNELS ADC_REGULAR_CHANNELS#define ALL_CHANNELS ADC_ALL_CHANNELS#define JQOVF_EVENT ADC_JQOVF_EVENT#define OVR_EVENT ADC_OVR_EVENT#define AWD3_EVENT ADC_AWD3_EVENT#define AWD2_EVENT ADC_AWD2_EVENT#define AWD1_EVENT ADC_AWD1_EVENT#define AWD_EVENT ADC_AWD_EVENT#define REGULAR_INJECTED_GROUP ADC_REGULAR_INJECTED_GROUP#define INJECTED_GROUP ADC_INJECTED_GROUP#define REGULAR_GROUP ADC_REGULAR_GROUP#define EOC_SINGLE_SEQ_CONV ADC_EOC_SINGLE_SEQ_CONV#define EOC_SEQ_CONV ADC_EOC_SEQ_CONV#define EOC_SINGLE_CONV ADC_EOC_SINGLE_CONV#define OVR_DATA_PRESERVED ADC_OVR_DATA_PRESERVED#define OVR_DATA_OVERWRITTEN ADC_OVR_DATA_OVERWRITTEN#define ADC_RESOLUTION6b ADC_RESOLUTION_6B#define ADC_RESOLUTION8b ADC_RESOLUTION_8B#define ADC_RESOLUTION10b ADC_RESOLUTION_10B#define ADC_RESOLUTION12b ADC_RESOLUTION_12B#define AES_CLEARFLAG_WRERR CRYP_CLEARFLAG_WRERR#define AES_CLEARFLAG_RDERR CRYP_CLEARFLAG_RDERR#define AES_CLEARFLAG_CCF CRYP_CLEARFLAG_CCF#define AES_FLAG_WRERR CRYP_FLAG_WRERR#define AES_FLAG_RDERR CRYP_FLAG_RDERR#define IS_RCC_DSIBYTELANECLKSOURCE(SOURCE) (((SOURCE) == RCC_DSICLKSOURCE_PLLR) || ((SOURCE) == RCC_DSICLKSOURCE_DSIPHY))#define IS_RCC_SDMMC2CLKSOURCE(SOURCE) (((SOURCE) == RCC_SDMMC2CLKSOURCE_SYSCLK) || ((SOURCE) == RCC_SDMMC2CLKSOURCE_CLK48))#define IS_RCC_DFSDM1AUDIOCLKSOURCE(SOURCE) (((SOURCE) == RCC_DFSDM1AUDIOCLKSOURCE_SAI1) || ((SOURCE) == RCC_DFSDM1AUDIOCLKSOURCE_SAI2))#define IS_RCC_DFSDM1CLKSOURCE(SOURCE) (((SOURCE) == RCC_DFSDM1CLKSOURCE_PCLK2) || ((SOURCE) == RCC_DFSDM1CLKSOURCE_SYSCLK))#define IS_RCC_SAI2CLKSOURCE(SOURCE) (((SOURCE) == RCC_SAI2CLKSOURCE_PLLSAI) || ((SOURCE) == RCC_SAI2CLKSOURCE_PLLI2S) || ((SOURCE) == RCC_SAI2CLKSOURCE_PIN) || ((SOURCE) == RCC_SAI2CLKSOURCE_PLLSRC))#define IS_RCC_SAI1CLKSOURCE(SOURCE) (((SOURCE) == RCC_SAI1CLKSOURCE_PLLSAI) || ((SOURCE) == RCC_SAI1CLKSOURCE_PLLI2S) || ((SOURCE) == RCC_SAI1CLKSOURCE_PIN) || ((SOURCE) == RCC_SAI1CLKSOURCE_PLLSRC))#define IS_RCC_PLLR_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 7))#define IS_RCC_TIMPRES(VALUE) (((VALUE) == RCC_TIMPRES_DESACTIVATED) || ((VALUE) == RCC_TIMPRES_ACTIVATED))#define IS_RCC_CLK48SOURCE(SOURCE) (((SOURCE) == RCC_CLK48SOURCE_PLLSAIP) || ((SOURCE) == RCC_CLK48SOURCE_PLL))#define IS_RCC_LPTIM1CLK(SOURCE) (((SOURCE) == RCC_LPTIM1CLKSOURCE_PCLK1) || ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSI) || ((SOURCE) == RCC_LPTIM1CLKSOURCE_HSI) || ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSE))#define IS_RCC_I2C4CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2C4CLKSOURCE_PCLK1) || ((SOURCE) == RCC_I2C4CLKSOURCE_SYSCLK)|| ((SOURCE) == RCC_I2C4CLKSOURCE_HSI))#define IS_RCC_I2C3CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2C3CLKSOURCE_PCLK1) || ((SOURCE) == RCC_I2C3CLKSOURCE_SYSCLK)|| ((SOURCE) == RCC_I2C3CLKSOURCE_HSI))#define IS_RCC_I2C2CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2C2CLKSOURCE_PCLK1) || ((SOURCE) == RCC_I2C2CLKSOURCE_SYSCLK)|| ((SOURCE) == RCC_I2C2CLKSOURCE_HSI))#define IS_RCC_I2C1CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2C1CLKSOURCE_PCLK1) || ((SOURCE) == RCC_I2C1CLKSOURCE_SYSCLK)|| ((SOURCE) == RCC_I2C1CLKSOURCE_HSI))#define IS_RCC_UART8CLKSOURCE(SOURCE) (((SOURCE) == RCC_UART8CLKSOURCE_PCLK1) || ((SOURCE) == RCC_UART8CLKSOURCE_SYSCLK) || ((SOURCE) == RCC_UART8CLKSOURCE_LSE) || ((SOURCE) == RCC_UART8CLKSOURCE_HSI))#define IS_RCC_UART7CLKSOURCE(SOURCE) (((SOURCE) == RCC_UART7CLKSOURCE_PCLK1) || ((SOURCE) == RCC_UART7CLKSOURCE_SYSCLK) || ((SOURCE) == RCC_UART7CLKSOURCE_LSE) || ((SOURCE) == RCC_UART7CLKSOURCE_HSI))#define IS_RCC_USART6CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART6CLKSOURCE_PCLK2) || ((SOURCE) == RCC_USART6CLKSOURCE_SYSCLK) || ((SOURCE) == RCC_USART6CLKSOURCE_LSE) || ((SOURCE) == RCC_USART6CLKSOURCE_HSI))#define IS_RCC_UART5CLKSOURCE(SOURCE) (((SOURCE) == RCC_UART5CLKSOURCE_PCLK1) || ((SOURCE) == RCC_UART5CLKSOURCE_SYSCLK) || ((SOURCE) == RCC_UART5CLKSOURCE_LSE) || ((SOURCE) == RCC_UART5CLKSOURCE_HSI))#define IS_RCC_UART4CLKSOURCE(SOURCE) (((SOURCE) == RCC_UART4CLKSOURCE_PCLK1) || ((SOURCE) == RCC_UART4CLKSOURCE_SYSCLK) || ((SOURCE) == RCC_UART4CLKSOURCE_LSE) || ((SOURCE) == RCC_UART4CLKSOURCE_HSI))#define IS_RCC_USART3CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART3CLKSOURCE_PCLK1) || ((SOURCE) == RCC_USART3CLKSOURCE_SYSCLK) || ((SOURCE) == RCC_USART3CLKSOURCE_LSE) || ((SOURCE) == RCC_USART3CLKSOURCE_HSI))#define IS_RCC_USART2CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART2CLKSOURCE_PCLK1) || ((SOURCE) == RCC_USART2CLKSOURCE_SYSCLK) || ((SOURCE) == RCC_USART2CLKSOURCE_LSE) || ((SOURCE) == RCC_USART2CLKSOURCE_HSI))#define IS_RCC_USART1CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART1CLKSOURCE_PCLK2) || ((SOURCE) == RCC_USART1CLKSOURCE_SYSCLK) || ((SOURCE) == RCC_USART1CLKSOURCE_LSE) || ((SOURCE) == RCC_USART1CLKSOURCE_HSI))#define IS_RCC_CECCLKSOURCE(SOURCE) (((SOURCE) == RCC_CECCLKSOURCE_HSI) || ((SOURCE) == RCC_CECCLKSOURCE_LSE))#define IS_RCC_SDMMC1CLKSOURCE(SOURCE) (((SOURCE) == RCC_SDMMC1CLKSOURCE_SYSCLK) || ((SOURCE) == RCC_SDMMC1CLKSOURCE_CLK48))#define IS_RCC_I2SCLKSOURCE(SOURCE) (((SOURCE) == RCC_I2SCLKSOURCE_PLLI2S) || ((SOURCE) == RCC_I2SCLKSOURCE_EXT))#define IS_RCC_PLLSAI_DIVR_VALUE(VALUE) (((VALUE) == RCC_PLLSAIDIVR_2) || ((VALUE) == RCC_PLLSAIDIVR_4) || ((VALUE) == RCC_PLLSAIDIVR_8) || ((VALUE) == RCC_PLLSAIDIVR_16))#define IS_RCC_PLLI2S_DIVQ_VALUE(VALUE) ((1 <= (VALUE)) && ((VALUE) <= 32))#define IS_RCC_PLLSAI_DIVQ_VALUE(VALUE) ((1 <= (VALUE)) && ((VALUE) <= 32))#define IS_RCC_PLLSAIR_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 7))#define IS_RCC_PLLSAIQ_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 15))#define IS_RCC_PLLSAIP_VALUE(VALUE) (((VALUE) == RCC_PLLSAIP_DIV2) || ((VALUE) == RCC_PLLSAIP_DIV4) || ((VALUE) == RCC_PLLSAIP_DIV6) || ((VALUE) == RCC_PLLSAIP_DIV8))#define IS_RCC_PLLSAIN_VALUE(VALUE) ((50 <= (VALUE)) && ((VALUE) <= 432))#define IS_RCC_PLLI2SR_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 7))#define IS_RCC_PLLI2SQ_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 15))#define IS_RCC_PLLI2SP_VALUE(VALUE) (((VALUE) == RCC_PLLI2SP_DIV2) || ((VALUE) == RCC_PLLI2SP_DIV4) || ((VALUE) == RCC_PLLI2SP_DIV6) || ((VALUE) == RCC_PLLI2SP_DIV8))#define IS_RCC_PLLI2SN_VALUE(VALUE) ((50 <= (VALUE)) && ((VALUE) <= 432))#define IS_RCC_PERIPHCLOCK(SELECTION) ((((SELECTION) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) || (((SELECTION) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC) || (((SELECTION) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM) || (((SELECTION) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1) || (((SELECTION) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2) || (((SELECTION) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3) || (((SELECTION) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4) || (((SELECTION) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5) || (((SELECTION) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6) || (((SELECTION) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7) || (((SELECTION) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8) || (((SELECTION) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1) || (((SELECTION) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2) || (((SELECTION) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3) || (((SELECTION) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4) || (((SELECTION) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1) || (((SELECTION) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) || (((SELECTION) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) || (((SELECTION) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) || (((SELECTION) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC) || (((SELECTION) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1) || (((SELECTION) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2) || (((SELECTION) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1) || (((SELECTION) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO) || (((SELECTION) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) || (((SELECTION) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))#define __HAL_RCC_GET_DSI_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_DSISEL))#define __HAL_RCC_DSI_CONFIG(__DSI_CLKSOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_DSISEL, (uint32_t)(__DSI_CLKSOURCE__)))#define __HAL_RCC_GET_DFSDM1AUDIO_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR1, RCC_DCKCFGR1_ADFSDM1SEL)))#define __HAL_RCC_DFSDM1AUDIO_CONFIG(__DFSDM1AUDIO_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR1, RCC_DCKCFGR1_ADFSDM1SEL, (uint32_t)(__DFSDM1AUDIO_CLKSOURCE__))#define __HAL_RCC_GET_DFSDM1_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR1, RCC_DCKCFGR1_DFSDM1SEL)))#define __HAL_RCC_DFSDM1_CONFIG(__DFSDM1_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR1, RCC_DCKCFGR1_DFSDM1SEL, (uint32_t)(__DFSDM1_CLKSOURCE__))#define __HAL_RCC_GET_SDMMC2_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_SDMMC2SEL)))#define __HAL_RCC_SDMMC2_CONFIG(__SDMMC2_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_SDMMC2SEL, (uint32_t)(__SDMMC2_CLKSOURCE__))#define __HAL_RCC_GET_SDMMC1_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_SDMMC1SEL)))#define __HAL_RCC_SDMMC1_CONFIG(__SDMMC1_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_SDMMC1SEL, (uint32_t)(__SDMMC1_CLKSOURCE__))#define __HAL_RCC_GET_CLK48_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL)))#define __HAL_RCC_CLK48_CONFIG(__CLK48_SOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, (uint32_t)(__CLK48_SOURCE__))#define __HAL_RCC_GET_CEC_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CECSEL)))#define __HAL_RCC_CEC_CONFIG(__CEC_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_CECSEL, (uint32_t)(__CEC_CLKSOURCE__))#define __HAL_RCC_GET_LPTIM1_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL)))#define __HAL_RCC_LPTIM1_CONFIG(__LPTIM1_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL, (uint32_t)(__LPTIM1_CLKSOURCE__))#define __HAL_RCC_GET_UART8_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_UART8SEL)))#define __HAL_RCC_UART8_CONFIG(__UART8_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_UART8SEL, (uint32_t)(__UART8_CLKSOURCE__))#define __HAL_RCC_GET_UART7_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_UART7SEL)))#define __HAL_RCC_UART7_CONFIG(__UART7_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_UART7SEL, (uint32_t)(__UART7_CLKSOURCE__))#define __HAL_RCC_GET_USART6_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_USART6SEL)))#define __HAL_RCC_USART6_CONFIG(__USART6_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_USART6SEL, (uint32_t)(__USART6_CLKSOURCE__))#define __HAL_RCC_GET_UART5_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_UART5SEL)))#define __HAL_RCC_UART5_CONFIG(__UART5_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_UART5SEL, (uint32_t)(__UART5_CLKSOURCE__))#define __HAL_RCC_GET_UART4_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_UART4SEL)))#define __HAL_RCC_UART4_CONFIG(__UART4_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_UART4SEL, (uint32_t)(__UART4_CLKSOURCE__))#define __HAL_RCC_GET_USART3_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_USART3SEL)))#define __HAL_RCC_USART3_CONFIG(__USART3_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_USART3SEL, (uint32_t)(__USART3_CLKSOURCE__))#define __HAL_RCC_GET_USART2_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_USART2SEL)))#define __HAL_RCC_USART2_CONFIG(__USART2_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_USART2SEL, (uint32_t)(__USART2_CLKSOURCE__))#define __HAL_RCC_GET_USART1_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_USART1SEL)))#define __HAL_RCC_USART1_CONFIG(__USART1_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_USART1SEL, (uint32_t)(__USART1_CLKSOURCE__))#define __HAL_RCC_GET_I2C4_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_I2C4SEL)))#define __HAL_RCC_I2C4_CONFIG(__I2C4_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_I2C4SEL, (uint32_t)(__I2C4_CLKSOURCE__))#define __HAL_RCC_GET_I2C3_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_I2C3SEL)))#define __HAL_RCC_I2C3_CONFIG(__I2C3_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_I2C3SEL, (uint32_t)(__I2C3_CLKSOURCE__))#define __HAL_RCC_GET_I2C2_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_I2C2SEL)))#define __HAL_RCC_I2C2_CONFIG(__I2C2_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_I2C2SEL, (uint32_t)(__I2C2_CLKSOURCE__))#define __HAL_RCC_GET_I2C1_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_I2C1SEL)))#define __HAL_RCC_I2C1_CONFIG(__I2C1_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_I2C1SEL, (uint32_t)(__I2C1_CLKSOURCE__))#define __HAL_RCC_GET_I2SCLKSOURCE() (READ_BIT(RCC->CFGR, RCC_CFGR_I2SSRC))#define __HAL_RCC_PLLSAI_GET_FLAG() ((RCC->CR & (RCC_CR_PLLSAIRDY)) == (RCC_CR_PLLSAIRDY))#define __HAL_RCC_PLLSAI_GET_IT() ((RCC->CIR & (RCC_CIR_PLLSAIRDYIE)) == (RCC_CIR_PLLSAIRDYIE))#define __HAL_RCC_PLLSAI_CLEAR_IT() (RCC->CIR |= (RCC_CIR_PLLSAIRDYF))#define __HAL_RCC_PLLSAI_DISABLE_IT() (RCC->CIR &= ~(RCC_CIR_PLLSAIRDYIE))#define __HAL_RCC_PLLSAI_ENABLE_IT() (RCC->CIR |= (RCC_CIR_PLLSAIRDYIE))#define __HAL_RCC_GET_SAI2_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR1, RCC_DCKCFGR1_SAI2SEL)))#define __HAL_RCC_SAI2_CONFIG(__SOURCE__) MODIFY_REG(RCC->DCKCFGR1, RCC_DCKCFGR1_SAI2SEL, (uint32_t)(__SOURCE__))#define __HAL_RCC_GET_SAI1_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR1, RCC_DCKCFGR1_SAI1SEL)))#define __HAL_RCC_SAI1_CONFIG(__SOURCE__) MODIFY_REG(RCC->DCKCFGR1, RCC_DCKCFGR1_SAI1SEL, (uint32_t)(__SOURCE__))#define __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(__PLLSAIDivR__) MODIFY_REG(RCC->DCKCFGR1, RCC_DCKCFGR1_PLLSAIDIVR, (uint32_t)(__PLLSAIDivR__))#define __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(__PLLSAIDivQ__) (MODIFY_REG(RCC->DCKCFGR1, RCC_DCKCFGR1_PLLSAIDIVQ, ((__PLLSAIDivQ__)-1)<<8))#define __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(__PLLI2SDivQ__) (MODIFY_REG(RCC->DCKCFGR1, RCC_DCKCFGR1_PLLI2SDIVQ, (__PLLI2SDivQ__)-1))#define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SN__,__PLLI2SP__,__PLLI2SQ__,__PLLI2SR__) (RCC->PLLI2SCFGR = ((__PLLI2SN__) << RCC_PLLI2SCFGR_PLLI2SN_Pos) | ((__PLLI2SP__) << RCC_PLLI2SCFGR_PLLI2SP_Pos) | ((__PLLI2SQ__) << RCC_PLLI2SCFGR_PLLI2SQ_Pos) | ((__PLLI2SR__) << RCC_PLLI2SCFGR_PLLI2SR_Pos))#define __HAL_RCC_PLLSAI_CONFIG(__PLLSAIN__,__PLLSAIP__,__PLLSAIQ__,__PLLSAIR__) (RCC->PLLSAICFGR = ((__PLLSAIN__) << RCC_PLLSAICFGR_PLLSAIN_Pos) | ((__PLLSAIP__) << RCC_PLLSAICFGR_PLLSAIP_Pos) | ((__PLLSAIQ__) << RCC_PLLSAICFGR_PLLSAIQ_Pos) | ((__PLLSAIR__) << RCC_PLLSAICFGR_PLLSAIR_Pos))#define __HAL_RCC_PLLSAI_DISABLE() (RCC->CR &= ~(RCC_CR_PLLSAION))#define __HAL_RCC_PLLSAI_ENABLE() (RCC->CR |= (RCC_CR_PLLSAION))#define __HAL_RCC_TIMCLKPRESCALER(__PRESC__) do {RCC->DCKCFGR1 &= ~(RCC_DCKCFGR1_TIMPRE); RCC->DCKCFGR1 |= (__PRESC__); }while(0)#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSource__,__PLLM__,__PLLN__,__PLLP__,__PLLQ__,__PLLR__) (RCC->PLLCFGR = ((__RCC_PLLSource__) | (__PLLM__) | ((__PLLN__) << RCC_PLLCFGR_PLLN_Pos) | ((((__PLLP__) >> 1) -1) << RCC_PLLCFGR_PLLP_Pos) | ((__PLLQ__) << RCC_PLLCFGR_PLLQ_Pos) | ((__PLLR__) << RCC_PLLCFGR_PLLR_Pos)))#define __HAL_RCC_SPI6_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI6LPEN)) == RESET)#define __HAL_RCC_SPI6_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI6LPEN)) != RESET)#define __HAL_RCC_MDIO_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_MDIOLPEN)) == RESET)#define __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_DFSDM1LPEN)) == RESET)#define __HAL_RCC_SDMMC2_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SDMMC2LPEN)) == RESET)#define __HAL_RCC_DSI_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_DSILPEN)) == RESET)#define __HAL_RCC_LTDC_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_LTDCLPEN)) == RESET)#define __HAL_RCC_SAI2_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SAI2LPEN)) == RESET)#define __HAL_RCC_SAI1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SAI1LPEN)) == RESET)#define __HAL_RCC_SPI5_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI5LPEN)) == RESET)#define __HAL_RCC_TIM11_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM11LPEN)) == RESET)#define __HAL_RCC_TIM10_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM10LPEN)) == RESET)#define __HAL_RCC_TIM9_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM9LPEN)) == RESET)#define __HAL_RCC_SPI4_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI4LPEN)) == RESET)#define __HAL_RCC_SPI1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI1LPEN)) == RESET)#define __HAL_RCC_SDMMC1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SDMMC1LPEN)) == RESET)#define __HAL_RCC_ADC3_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_ADC3LPEN)) == RESET)#define __HAL_RCC_ADC2_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_ADC2LPEN)) == RESET)#define __HAL_RCC_ADC1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_ADC1LPEN)) == RESET)#define __HAL_RCC_USART6_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_USART6LPEN)) == RESET)#define __HAL_RCC_USART1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_USART1LPEN)) == RESET)#define __HAL_RCC_TIM8_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM8LPEN)) == RESET)#define __HAL_RCC_TIM1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM1LPEN)) == RESET)#define __HAL_RCC_MDIO_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_MDIOLPEN)) != RESET)#define __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_DFSDM1LPEN)) != RESET)#define __HAL_RCC_SDMMC2_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SDMMC2LPEN)) != RESET)#define __HAL_RCC_DSI_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_DSILPEN)) != RESET)#define __HAL_RCC_LTDC_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_LTDCLPEN)) != RESET)#define __HAL_RCC_SAI2_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SAI2LPEN)) != RESET)#define __HAL_RCC_SAI1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SAI1LPEN)) != RESET)#define __HAL_RCC_SPI5_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI5LPEN)) != RESET)#define __HAL_RCC_TIM11_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM11LPEN)) != RESET)#define __HAL_RCC_TIM10_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM10LPEN)) != RESET)#define __HAL_RCC_TIM9_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM9LPEN)) != RESET)#define __HAL_RCC_SPI4_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI4LPEN)) != RESET)#define __HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI1LPEN)) != RESET)#define __HAL_RCC_SDMMC1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SDMMC1LPEN)) != RESET)#define __HAL_RCC_ADC3_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_ADC3LPEN)) != RESET)#define __HAL_RCC_ADC2_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_ADC2LPEN)) != RESET)#define __HAL_RCC_ADC1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_ADC1LPEN)) != RESET)#define __HAL_RCC_USART6_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_USART6LPEN)) != RESET)#define __HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_USART1LPEN)) != RESET)#define __HAL_RCC_TIM8_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM8LPEN)) != RESET)#define __HAL_RCC_TIM1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM1LPEN)) != RESET)#define __HAL_RCC_CEC_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_CECLPEN)) == RESET)#define __HAL_RCC_CAN2_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_CAN2LPEN)) == RESET)#define __HAL_RCC_I2C4_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_I2C4LPEN)) == RESET)#define __HAL_RCC_SPDIFRX_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_SPDIFRXLPEN)) == RESET)#define __HAL_RCC_CEC_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_CECLPEN)) != RESET)#define __HAL_RCC_CAN2_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_CAN2LPEN)) != RESET)#define __HAL_RCC_I2C4_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_I2C4LPEN)) != RESET)#define __HAL_RCC_SPDIFRX_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_SPDIFRXLPEN)) != RESET)#define __HAL_RCC_UART8_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_UART8LPEN)) == RESET)#define __HAL_RCC_UART7_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_UART7LPEN)) == RESET)#define __HAL_RCC_DAC_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_DACLPEN)) == RESET)#define __HAL_RCC_CAN1_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_CAN1LPEN)) == RESET)#define __HAL_RCC_I2C3_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_I2C3LPEN)) == RESET)#define __HAL_RCC_I2C2_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_I2C2LPEN)) == RESET)#define __HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_I2C1LPEN)) == RESET)#define __HAL_RCC_UART5_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_UART5LPEN)) == RESET)#define __HAL_RCC_UART4_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_UART4LPEN)) == RESET)#define __HAL_RCC_USART3_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_USART3LPEN)) == RESET)#define __HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_USART2LPEN)) == RESET)#define __HAL_RCC_SPI3_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_SPI3LPEN)) == RESET)#define __HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_SPI2LPEN)) == RESET)#define __HAL_RCC_CAN3_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_CAN3LPEN)) == RESET)#define __HAL_RCC_RTC_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_RTCLPEN)) == RESET)#define __HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_LPTIM1LPEN)) == RESET)#define __HAL_RCC_TIM14_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM14LPEN)) == RESET)#define __HAL_RCC_TIM13_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM13LPEN)) == RESET)#define __HAL_RCC_TIM12_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM12LPEN)) == RESET)#define __HAL_RCC_TIM7_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM7LPEN)) == RESET)#define __HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM6LPEN)) == RESET)#define __HAL_RCC_TIM5_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM5LPEN)) == RESET)#define __HAL_RCC_TIM4_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM4LPEN)) == RESET)#define __HAL_RCC_TIM3_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM3LPEN)) == RESET)#define __HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM2LPEN)) == RESET)#define __HAL_RCC_UART8_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_UART8LPEN)) != RESET)#define __HAL_RCC_UART7_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_UART7LPEN)) != RESET)#define __HAL_RCC_DAC_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_DACLPEN)) != RESET)#define __HAL_RCC_CAN1_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_CAN1LPEN)) != RESET)#define __HAL_RCC_I2C3_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_I2C3LPEN)) != RESET)#define __HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_I2C2LPEN)) != RESET)#define __HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_I2C1LPEN)) != RESET)#define __HAL_RCC_UART5_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_UART5LPEN)) != RESET)#define __HAL_RCC_UART4_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_UART4LPEN)) != RESET)#define __HAL_RCC_USART3_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_USART3LPEN)) != RESET)#define __HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_USART2LPEN)) != RESET)#define __HAL_RCC_SPI3_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_SPI3LPEN)) != RESET)#define __HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_SPI2LPEN)) != RESET)#define __HAL_RCC_CAN3_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_CAN3LPEN)) != RESET)#define __HAL_RCC_RTC_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_RTCLPEN)) != RESET)#define __HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_LPTIM1LPEN)) != RESET)#define __HAL_RCC_TIM14_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM14LPEN)) != RESET)#define __HAL_RCC_TIM13_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM13LPEN)) != RESET)#define __HAL_RCC_TIM12_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM12LPEN)) != RESET)#define __HAL_RCC_TIM7_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM7LPEN)) != RESET)#define __HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM6LPEN)) != RESET)#define __HAL_RCC_TIM5_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM5LPEN)) != RESET)#define __HAL_RCC_TIM4_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM4LPEN)) != RESET)#define __HAL_RCC_TIM3_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM3LPEN)) != RESET)#define __HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM2LPEN)) != RESET)#define __HAL_RCC_QSPI_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & (RCC_AHB3LPENR_QSPILPEN)) == RESET)#define __HAL_RCC_QSPI_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & (RCC_AHB3LPENR_QSPILPEN)) != RESET)#define __HAL_RCC_FMC_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & (RCC_AHB3LPENR_FMCLPEN)) == RESET)#define __HAL_RCC_FMC_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & (RCC_AHB3LPENR_FMCLPEN)) != RESET)#define __HAL_RCC_USB_OTG_FS_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_OTGFSLPEN)) == RESET)#define __HAL_RCC_USB_OTG_FS_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_OTGFSLPEN)) != RESET)#define __HAL_RCC_RNG_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_RNGLPEN)) == RESET)#define __HAL_RCC_RNG_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_RNGLPEN)) != RESET)#define __HAL_RCC_JPEG_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_JPEGLPEN)) == RESET)#define __HAL_RCC_JPEG_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_JPEGLPEN)) != RESET)#define __HAL_RCC_DCMI_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_DCMILPEN)) == RESET)#define __HAL_RCC_DCMI_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_DCMILPEN)) != RESET)#define __HAL_RCC_GPIOK_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOKLPEN)) == RESET)#define __HAL_RCC_GPIOJ_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOJLPEN)) == RESET)#define __HAL_RCC_ETHMACPTP_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETHMACPTPLPEN)) == RESET)#define __HAL_RCC_ETHMACRX_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETHMACRXLPEN)) == RESET)#define __HAL_RCC_ETHMACTX_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETHMACTXLPEN)) == RESET)#define __HAL_RCC_ETHMAC_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETHMACLPEN)) == RESET)#define __HAL_RCC_DMA2D_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DMA2DLPEN)) == RESET)#define __HAL_RCC_GPIOK_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOKLPEN)) != RESET)#define __HAL_RCC_GPIOJ_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOJLPEN)) != RESET)#define __HAL_RCC_ETHMACPTP_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETHMACPTPLPEN)) != RESET)#define __HAL_RCC_ETHMACRX_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETHMACRXLPEN)) != RESET)#define __HAL_RCC_ETHMACTX_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETHMACTXLPEN)) != RESET)#define __HAL_RCC_ETHMAC_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETHMACLPEN)) != RESET)#define __HAL_RCC_DMA2D_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DMA2DLPEN)) != RESET)#define __HAL_RCC_GPIOI_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOILPEN)) == RESET)#define __HAL_RCC_GPIOH_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOHLPEN)) == RESET)#define __HAL_RCC_GPIOG_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOGLPEN)) == RESET)#define __HAL_RCC_GPIOF_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOFLPEN)) == RESET)#define __HAL_RCC_GPIOE_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOELPEN)) == RESET)#define __HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIODLPEN)) == RESET)#define __HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOCLPEN)) == RESET)#define __HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOBLPEN)) == RESET)#define __HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOALPEN)) == RESET)#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_OTGHSULPILPEN)) == RESET)#define __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_OTGHSLPEN)) == RESET)#define __HAL_RCC_DMA2_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DMA2LPEN)) == RESET)#define __HAL_RCC_DTCM_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DTCMLPEN)) == RESET)#define __HAL_RCC_BKPSRAM_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_BKPSRAMLPEN)) == RESET)#define __HAL_RCC_SRAM2_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_SRAM2LPEN)) == RESET)#define __HAL_RCC_SRAM1_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_SRAM1LPEN)) == RESET)#define __HAL_RCC_AXI_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_AXILPEN)) == RESET)#define __HAL_RCC_FLITF_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_FLITFLPEN)) == RESET)#define __HAL_RCC_GPIOI_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOILPEN)) != RESET)#define __HAL_RCC_GPIOH_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOHLPEN)) != RESET)#define __HAL_RCC_GPIOG_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOGLPEN)) != RESET)#define __HAL_RCC_GPIOF_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOFLPEN)) != RESET)#define __HAL_RCC_GPIOE_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOELPEN)) != RESET)#define __HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIODLPEN)) != RESET)#define __HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOCLPEN)) != RESET)#define __HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOBLPEN)) != RESET)#define __HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOALPEN)) != RESET)#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_OTGHSULPILPEN)) != RESET)#define __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_OTGHSLPEN)) != RESET)#define __HAL_RCC_DMA2_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DMA2LPEN)) != RESET)#define __HAL_RCC_DTCM_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DTCMLPEN)) != RESET)#define __HAL_RCC_BKPSRAM_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_BKPSRAMLPEN)) != RESET)#define __HAL_RCC_SRAM2_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_SRAM2LPEN)) != RESET)#define __HAL_RCC_SRAM1_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_SRAM1LPEN)) != RESET)#define __HAL_RCC_AXI_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_AXILPEN)) != RESET)#define __HAL_RCC_FLITF_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_FLITFLPEN)) != RESET)#define __HAL_RCC_SPI6_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI6LPEN))#define __HAL_RCC_SPI6_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI6LPEN))#define __HAL_RCC_SDMMC2_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SDMMC2LPEN))#define __HAL_RCC_SDMMC2_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SDMMC2LPEN))#define __HAL_RCC_MDIO_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_MDIOLPEN))#define __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_DFSDM1LPEN))#define __HAL_RCC_MDIO_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_MDIOLPEN))#define __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_DFSDM1LPEN))#define __HAL_RCC_DSI_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_DSILPEN))#define __HAL_RCC_DSI_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_DSILPEN))#define __HAL_RCC_LTDC_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_LTDCLPEN))#define __HAL_RCC_SAI2_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SAI2LPEN))#define __HAL_RCC_SAI1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SAI1LPEN))#define __HAL_RCC_SPI5_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI5LPEN))#define __HAL_RCC_TIM11_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM11LPEN))#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM10LPEN))#define __HAL_RCC_TIM9_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM9LPEN))#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI4LPEN))#define __HAL_RCC_SPI1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI1LPEN))#define __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SDMMC1LPEN))#define __HAL_RCC_ADC3_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC3LPEN))#define __HAL_RCC_ADC2_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC2LPEN))#define __HAL_RCC_ADC1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC1LPEN))#define __HAL_RCC_USART6_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_USART6LPEN))#define __HAL_RCC_USART1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_USART1LPEN))#define __HAL_RCC_TIM8_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM8LPEN))#define __HAL_RCC_TIM1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM1LPEN))#define __HAL_RCC_LTDC_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_LTDCLPEN))#define __HAL_RCC_SAI2_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SAI2LPEN))#define __HAL_RCC_SAI1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SAI1LPEN))#define __HAL_RCC_SPI5_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI5LPEN))#define __HAL_RCC_TIM11_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM11LPEN))#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))#define __HAL_RCC_TIM9_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM9LPEN))#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))#define __HAL_RCC_SPI1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI1LPEN))#define __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SDMMC1LPEN))#define __HAL_RCC_ADC3_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC3LPEN))#define __HAL_RCC_ADC2_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC2LPEN))#define __HAL_RCC_ADC1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC1LPEN))#define __HAL_RCC_USART6_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_USART6LPEN))#define __HAL_RCC_USART1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_USART1LPEN))#define __HAL_RCC_TIM8_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM8LPEN))#define __HAL_RCC_TIM1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM1LPEN))#define __HAL_RCC_CEC_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CECLPEN))#define __HAL_RCC_CAN2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN2LPEN))#define __HAL_RCC_I2C4_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C4LPEN))#define __HAL_RCC_SPDIFRX_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPDIFRXLPEN))#define __HAL_RCC_CEC_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_CECLPEN))#define __HAL_RCC_CAN2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN2LPEN))#define __HAL_RCC_I2C4_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C4LPEN))#define __HAL_RCC_SPDIFRX_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_SPDIFRXLPEN))#define __HAL_RCC_RTC_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_RTCLPEN))#define __HAL_RCC_RTC_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_RTCLPEN))#define __HAL_RCC_UART8_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART8LPEN))#define __HAL_RCC_UART7_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART7LPEN))#define __HAL_RCC_DAC_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_DACLPEN))#define __HAL_RCC_CAN1_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN1LPEN))#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C3LPEN))#define __HAL_RCC_I2C2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C2LPEN))#define __HAL_RCC_I2C1_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C1LPEN))#define __HAL_RCC_UART5_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART5LPEN))#define __HAL_RCC_UART4_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART4LPEN))#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_USART3LPEN))#define __HAL_RCC_USART2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_USART2LPEN))#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPI3LPEN))#define __HAL_RCC_SPI2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPI2LPEN))#define __HAL_RCC_CAN3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN3LPEN))#define __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_LPTIM1LPEN))#define __HAL_RCC_TIM14_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM14LPEN))#define __HAL_RCC_TIM13_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM13LPEN))#define __HAL_RCC_TIM12_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM12LPEN))#define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM7LPEN))#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM6LPEN))#define __HAL_RCC_TIM5_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM5LPEN))#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM4LPEN))#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM3LPEN))#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM2LPEN))#define __HAL_RCC_UART8_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_UART8LPEN))#define __HAL_RCC_UART7_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_UART7LPEN))#define __HAL_RCC_DAC_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_DACLPEN))#define __HAL_RCC_CAN1_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN1LPEN))#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))#define __HAL_RCC_I2C2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C2LPEN))#define __HAL_RCC_I2C1_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C1LPEN))#define __HAL_RCC_UART5_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_UART5LPEN))#define __HAL_RCC_UART4_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_UART4LPEN))#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_USART3LPEN))#define __HAL_RCC_USART2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_USART2LPEN))#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))#define __HAL_RCC_SPI2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_SPI2LPEN))#define __HAL_RCC_CAN3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN3LPEN))#define __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_LPTIM1LPEN))#define __HAL_RCC_TIM14_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM14LPEN))#define __HAL_RCC_TIM13_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM13LPEN))#define __HAL_RCC_TIM12_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM12LPEN))#define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM7LPEN))#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))#define __HAL_RCC_TIM5_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM5LPEN))#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))#define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~(RCC_AHB3LPENR_QSPILPEN))#define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_QSPILPEN))#define __HAL_RCC_FMC_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~(RCC_AHB3LPENR_FMCLPEN))#define __HAL_RCC_FMC_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_FMCLPEN))#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_OTGFSLPEN))#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_RNGLPEN))#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))#define __HAL_RCC_JPEG_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_JPEGLPEN))#define __HAL_RCC_JPEG_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_JPEGLPEN))#define __HAL_RCC_DCMI_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_DCMILPEN))#define __HAL_RCC_DCMI_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN))#define __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOKLPEN))#define __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOJLPEN))#define __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACPTPLPEN))#define __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACRXLPEN))#define __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACTXLPEN))#define __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACLPEN))#define __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_DMA2DLPEN))#define __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOKLPEN))#define __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOJLPEN))#define __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACPTPLPEN))#define __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACRXLPEN))#define __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACTXLPEN))#define __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACLPEN))#define __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA2DLPEN))#define __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOILPEN))#define __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOHLPEN))#define __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOGLPEN))#define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOFLPEN))#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOELPEN))#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIODLPEN))#define __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOCLPEN))#define __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOBLPEN))#define __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOALPEN))#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_OTGHSULPILPEN))#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_OTGHSLPEN))#define __HAL_RCC_DMA2_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_DMA2LPEN))#define __HAL_RCC_DTCM_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_DTCMLPEN))#define __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_BKPSRAMLPEN))#define __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM2LPEN))#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM1LPEN))#define __HAL_RCC_AXI_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_AXILPEN))#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_FLITFLPEN))#define __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOILPEN))#define __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOHLPEN))#define __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOGLPEN))#define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOFLPEN))#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))#define __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOCLPEN))#define __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOBLPEN))#define __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOALPEN))#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_OTGHSULPILPEN))#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_OTGHSLPEN))#define __HAL_RCC_DMA2_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA2LPEN))#define __HAL_RCC_DTCM_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DTCMLPEN))#define __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_BKPSRAMLPEN))#define __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM2LPEN))#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))#define __HAL_RCC_AXI_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_AXILPEN))#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))#define __HAL_RCC_MDIO_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_MDIORST))#define __HAL_RCC_DFSDM1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_DFSDM1RST))#define __HAL_RCC_MDIO_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_MDIORST))#define __HAL_RCC_DFSDM1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_DFSDM1RST))#define __HAL_RCC_SDMMC2_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SDMMC2RST))#define __HAL_RCC_SDMMC2_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SDMMC2RST))#define __HAL_RCC_SAI2_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SAI2RST))#define __HAL_RCC_SAI1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SAI1RST))#define __HAL_RCC_SPI6_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI6RST))#define __HAL_RCC_SPI5_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI5RST))#define __HAL_RCC_TIM11_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM11RST))#define MPU_REGION_PRIV_RW_URO ((uint8_t)0x02U)#define MPU_REGION_PRIV_RW ((uint8_t)0x01U)#define TIM_OSSR_ENABLE TIM_BDTR_OSSR#define TIM_CLEARINPUTPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8#define TIM_CLEARINPUTPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4#define TIM_CLEARINPUTPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2#define TIM_CLEARINPUTPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1#define TIM_CLEARINPUTPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED#define TIM_CLEARINPUTPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED#define TIM_CLOCKPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8#define TIM_CLOCKPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4#define TIM_CLOCKPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2#define TIM_CLOCKPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1#define TIM_CLOCKPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE#define TIM_CLOCKPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING#define TIM_CLOCKPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING#define TIM_CLOCKPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED#define TIM_CLOCKPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED#define TIM_CLOCKSOURCE_ITR3 TIM_TS_ITR3#define TIM_CLOCKSOURCE_ITR2 TIM_TS_ITR2#define TIM_CLOCKSOURCE_ITR1 TIM_TS_ITR1#define TIM_CLOCKSOURCE_ITR0 TIM_TS_ITR0#define TIM_CLOCKSOURCE_TI2 TIM_TS_TI2FP2#define TIM_CLOCKSOURCE_TI1 TIM_TS_TI1FP1#define TIM_CLOCKSOURCE_TI1ED TIM_TS_TI1F_ED#define TIM_CLOCKSOURCE_ETRMODE2 TIM_SMCR_ETPS_1#define TIM_CLOCKSOURCE_ETRMODE1 TIM_TS_ETRF#define TIM_CLOCKSOURCE_INTERNAL TIM_SMCR_ETPS_0#define TIM_CHANNEL_ALL 0x0000003CU#define TIM_CHANNEL_6 0x00000014U#define TIM_CHANNEL_5 0x00000010U#define TIM_CHANNEL_4 0x0000000CU#define TIM_CHANNEL_3 0x00000008U#define TIM_CHANNEL_2 0x00000004U#define TIM_CHANNEL_1 0x00000000U#define TIM_FLAG_CC4OF TIM_SR_CC4OF#define TIM_FLAG_CC3OF TIM_SR_CC3OF#define TIM_FLAG_CC2OF TIM_SR_CC2OF#define TIM_FLAG_CC1OF TIM_SR_CC1OF#define TIM_FLAG_SYSTEM_BREAK TIM_SR_SBIF#define TIM_FLAG_BREAK2 TIM_SR_B2IF#define TIM_FLAG_BREAK TIM_SR_BIF#define TIM_FLAG_TRIGGER TIM_SR_TIF#define TIM_FLAG_COM TIM_SR_COMIF#define TIM_FLAG_CC6 TIM_SR_CC6IF#define TIM_FLAG_CC5 TIM_SR_CC5IF#define TIM_FLAG_CC4 TIM_SR_CC4IF#define TIM_FLAG_CC3 TIM_SR_CC3IF#define TIM_FLAG_CC2 TIM_SR_CC2IF#define TIM_FLAG_CC1 TIM_SR_CC1IF#define TIM_FLAG_UPDATE TIM_SR_UIF#define TIM_CCDMAREQUEST_UPDATE TIM_CR2_CCDS#define TIM_CCDMAREQUEST_CC 0x00000000U#define TIM_DMA_TRIGGER TIM_DIER_TDE#define TIM_DMA_COM TIM_DIER_COMDE#define TIM_DMA_CC4 TIM_DIER_CC4DE#define TIM_DMA_CC3 TIM_DIER_CC3DE#define TIM_DMA_CC2 TIM_DIER_CC2DE#define TIM_DMA_CC1 TIM_DIER_CC1DE#define TIM_DMA_UPDATE TIM_DIER_UDE#define TIM_COMMUTATION_SOFTWARE 0x00000000U#define TIM_COMMUTATION_TRGI TIM_CR2_CCUS#define TIM_IT_BREAK TIM_DIER_BIE#define TIM_IT_TRIGGER TIM_DIER_TIE#define TIM_IT_COM TIM_DIER_COMIE#define TIM_IT_CC4 TIM_DIER_CC4IE#define TIM_IT_CC3 TIM_DIER_CC3IE#define TIM_IT_CC2 TIM_DIER_CC2IE#define TIM_IT_CC1 TIM_DIER_CC1IE#define TIM_IT_UPDATE TIM_DIER_UIE#define TIM_ENCODERMODE_TI12 (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)#define TIM_ENCODERMODE_TI2 TIM_SMCR_SMS_1#define TIM_ENCODERMODE_TI1 TIM_SMCR_SMS_0#define TIM_OPMODE_REPETITIVE 0x00000000U#define TIM_OPMODE_SINGLE TIM_CR1_OPM#define TIM_ICPSC_DIV8 TIM_CCMR1_IC1PSC#define TIM_ICPSC_DIV4 TIM_CCMR1_IC1PSC_1#define TIM_ICPSC_DIV2 TIM_CCMR1_IC1PSC_0#define TIM_ICPSC_DIV1 0x00000000U#define TIM_ICSELECTION_TRC TIM_CCMR1_CC1S#define TIM_ICSELECTION_INDIRECTTI TIM_CCMR1_CC1S_1#define TIM_ICSELECTION_DIRECTTI TIM_CCMR1_CC1S_0#define TIM_ENCODERINPUTPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING#define TIM_ENCODERINPUTPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING#define TIM_ICPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE#define TIM_ICPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING#define TIM_ICPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING#define TIM_OCNIDLESTATE_RESET 0x00000000U#define TIM_OCNIDLESTATE_SET TIM_CR2_OIS1N#define TIM_OCIDLESTATE_RESET 0x00000000U#define TIM_OCIDLESTATE_SET TIM_CR2_OIS1#define TIM_OCNPOLARITY_LOW TIM_CCER_CC1NP#define TIM_OCNPOLARITY_HIGH 0x00000000U#define TIM_OCPOLARITY_LOW TIM_CCER_CC1P#define TIM_OCPOLARITY_HIGH 0x00000000U#define TIM_OUTPUTNSTATE_ENABLE TIM_CCER_CC1NE#define TIM_OUTPUTNSTATE_DISABLE 0x00000000U#define TIM_OCFAST_ENABLE TIM_CCMR1_OC1FE#define TIM_OCFAST_DISABLE 0x00000000U#define TIM_AUTORELOAD_PRELOAD_ENABLE TIM_CR1_ARPE#define TIM_AUTORELOAD_PRELOAD_DISABLE 0x00000000U#define TIM_OUTPUTSTATE_ENABLE TIM_CCER_CC1E#define TIM_OUTPUTSTATE_DISABLE 0x00000000U#define TIM_CLOCKDIVISION_DIV4 TIM_CR1_CKD_1#define TIM_CLOCKDIVISION_DIV2 TIM_CR1_CKD_0#define TIM_CLOCKDIVISION_DIV1 0x00000000U#define TIM_UIFREMAP_ENABLE TIM_CR1_UIFREMAP#define TIM_UIFREMAP_DISABLE 0x00000000U#define TIM_COUNTERMODE_CENTERALIGNED3 TIM_CR1_CMS#define TIM_COUNTERMODE_CENTERALIGNED2 TIM_CR1_CMS_1#define TIM_COUNTERMODE_CENTERALIGNED1 TIM_CR1_CMS_0#define TIM_COUNTERMODE_DOWN TIM_CR1_DIR#define TIM_COUNTERMODE_UP 0x00000000U#define TIM_ETRPRESCALER_DIV8 TIM_SMCR_ETPS#define TIM_ETRPRESCALER_DIV4 TIM_SMCR_ETPS_1#define TIM_ETRPRESCALER_DIV2 TIM_SMCR_ETPS_0#define TIM_ETRPRESCALER_DIV1 0x00000000U#define TIM_ETRPOLARITY_NONINVERTED 0x00000000U#define TIM_ETRPOLARITY_INVERTED TIM_SMCR_ETP#define TIM_INPUTCHANNELPOLARITY_BOTHEDGE (TIM_CCER_CC1P | TIM_CCER_CC1NP)#define TIM_INPUTCHANNELPOLARITY_FALLING TIM_CCER_CC1P#define TIM_INPUTCHANNELPOLARITY_RISING 0x00000000U#define TIM_EVENTSOURCE_BREAK2 TIM_EGR_B2G#define TIM_EVENTSOURCE_BREAK TIM_EGR_BG#define TIM_EVENTSOURCE_TRIGGER TIM_EGR_TG#define TIM_EVENTSOURCE_COM TIM_EGR_COMG#define TIM_EVENTSOURCE_CC4 TIM_EGR_CC4G#define TIM_EVENTSOURCE_CC3 TIM_EGR_CC3G#define TIM_EVENTSOURCE_CC2 TIM_EGR_CC2G#define TIM_EVENTSOURCE_CC1 TIM_EGR_CC1G#define TIM_EVENTSOURCE_UPDATE TIM_EGR_UG#define TIM_DMABASE_AF2 0x00000019U#define TIM_DMABASE_AF1 0x00000018U#define TIM_DMABASE_CCR6 0x00000017U#define TIM_DMABASE_CCR5 0x00000016U#define TIM_DMABASE_CCMR3 0x00000015U#define TIM_DMABASE_OR 0x00000014U#define TIM_DMABASE_DMAR 0x00000013U#define TIM_DMABASE_DCR 0x00000012U#define TIM_DMABASE_BDTR 0x00000011U#define TIM_DMABASE_CCR4 0x00000010U#define TIM_DMABASE_CCR3 0x0000000FU#define TIM_DMABASE_CCR2 0x0000000EU#define TIM_DMABASE_CCR1 0x0000000DU#define TIM_DMABASE_RCR 0x0000000CU#define TIM_DMABASE_ARR 0x0000000BU#define TIM_DMABASE_PSC 0x0000000AU#define TIM_DMABASE_CNT 0x00000009U#define TIM_DMABASE_CCER 0x00000008U#define TIM_DMABASE_CCMR2 0x00000007U#define TIM_DMABASE_CCMR1 0x00000006U#define TIM_DMABASE_EGR 0x00000005U#define TIM_DMABASE_SR 0x00000004U#define TIM_DMABASE_DIER 0x00000003U#define TIM_DMABASE_SMCR 0x00000002U#define TIM_DMABASE_CR2 0x00000001U#define TIM_DMABASE_CR1 0x00000000U#define TIM_CLEARINPUTSOURCE_ETR 0x00000001U#define TIM_CLEARINPUTSOURCE_NONE 0x00000000U#define USE_HAL_TIM_REGISTER_CALLBACKS 0U#define IS_UART_ADDRESSLENGTH_DETECT(__ADDRESS__) (((__ADDRESS__) == UART_ADDRESS_DETECT_4B) || ((__ADDRESS__) == UART_ADDRESS_DETECT_7B))#define IS_UART_WORD_LENGTH(__LENGTH__) (((__LENGTH__) == UART_WORDLENGTH_7B) || ((__LENGTH__) == UART_WORDLENGTH_8B) || ((__LENGTH__) == UART_WORDLENGTH_9B))#define UART_MASK_COMPUTATION(__HANDLE__) do { if ((__HANDLE__)->Init.WordLength == UART_WORDLENGTH_9B) { if ((__HANDLE__)->Init.Parity == UART_PARITY_NONE) { (__HANDLE__)->Mask = 0x01FFU ; } else { (__HANDLE__)->Mask = 0x00FFU ; } } else if ((__HANDLE__)->Init.WordLength == UART_WORDLENGTH_8B) { if ((__HANDLE__)->Init.Parity == UART_PARITY_NONE) { (__HANDLE__)->Mask = 0x00FFU ; } else { (__HANDLE__)->Mask = 0x007FU ; } } else if ((__HANDLE__)->Init.WordLength == UART_WORDLENGTH_7B) { if ((__HANDLE__)->Init.Parity == UART_PARITY_NONE) { (__HANDLE__)->Mask = 0x007FU ; } else { (__HANDLE__)->Mask = 0x003FU ; } } else { (__HANDLE__)->Mask = 0x0000U; } } while(0U)#define UART_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__) do { if((__HANDLE__)->Instance == USART1) { switch(__HAL_RCC_GET_USART1_SOURCE()) { case RCC_USART1CLKSOURCE_PCLK2: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK2; break; case RCC_USART1CLKSOURCE_HSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; break; case RCC_USART1CLKSOURCE_SYSCLK: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; break; case RCC_USART1CLKSOURCE_LSE: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; break; default: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; break; } } else if((__HANDLE__)->Instance == USART2) { switch(__HAL_RCC_GET_USART2_SOURCE()) { case RCC_USART2CLKSOURCE_PCLK1: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; break; case RCC_USART2CLKSOURCE_HSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; break; case RCC_USART2CLKSOURCE_SYSCLK: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; break; case RCC_USART2CLKSOURCE_LSE: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; break; default: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; break; } } else if((__HANDLE__)->Instance == USART3) { switch(__HAL_RCC_GET_USART3_SOURCE()) { case RCC_USART3CLKSOURCE_PCLK1: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; break; case RCC_USART3CLKSOURCE_HSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; break; case RCC_USART3CLKSOURCE_SYSCLK: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; break; case RCC_USART3CLKSOURCE_LSE: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; break; default: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; break; } } else if((__HANDLE__)->Instance == UART4) { switch(__HAL_RCC_GET_UART4_SOURCE()) { case RCC_UART4CLKSOURCE_PCLK1: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; break; case RCC_UART4CLKSOURCE_HSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; break; case RCC_UART4CLKSOURCE_SYSCLK: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; break; case RCC_UART4CLKSOURCE_LSE: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; break; default: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; break; } } else if ((__HANDLE__)->Instance == UART5) { switch(__HAL_RCC_GET_UART5_SOURCE()) { case RCC_UART5CLKSOURCE_PCLK1: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; break; case RCC_UART5CLKSOURCE_HSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; break; case RCC_UART5CLKSOURCE_SYSCLK: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; break; case RCC_UART5CLKSOURCE_LSE: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; break; default: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; break; } } else if((__HANDLE__)->Instance == USART6) { switch(__HAL_RCC_GET_USART6_SOURCE()) { case RCC_USART6CLKSOURCE_PCLK2: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK2; break; case RCC_USART6CLKSOURCE_HSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; break; case RCC_USART6CLKSOURCE_SYSCLK: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; break; case RCC_USART6CLKSOURCE_LSE: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; break; default: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; break; } } else if ((__HANDLE__)->Instance == UART7) { switch(__HAL_RCC_GET_UART7_SOURCE()) { case RCC_UART7CLKSOURCE_PCLK1: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; break; case RCC_UART7CLKSOURCE_HSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; break; case RCC_UART7CLKSOURCE_SYSCLK: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; break; case RCC_UART7CLKSOURCE_LSE: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; break; default: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; break; } } else if ((__HANDLE__)->Instance == UART8) { switch(__HAL_RCC_GET_UART8_SOURCE()) { case RCC_UART8CLKSOURCE_PCLK1: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; break; case RCC_UART8CLKSOURCE_HSI: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; break; case RCC_UART8CLKSOURCE_SYSCLK: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; break; case RCC_UART8CLKSOURCE_LSE: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; break; default: (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; break; } } else { (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; } } while(0U)#define UART_ADDRESS_DETECT_7B USART_CR2_ADDM7#define UART_ADDRESS_DETECT_4B 0x00000000U#define UART_WORDLENGTH_9B USART_CR1_M0#define UART_WORDLENGTH_8B 0x00000000U#define UART_WORDLENGTH_7B USART_CR1_M1#define IS_UART_DE_POLARITY(__POLARITY__) (((__POLARITY__) == UART_DE_POLARITY_HIGH) || ((__POLARITY__) == UART_DE_POLARITY_LOW))#define IS_UART_WAKEUP_SELECTION(__WAKE__) (((__WAKE__) == UART_WAKEUP_ON_ADDRESS) || ((__WAKE__) == UART_WAKEUP_ON_STARTBIT) || ((__WAKE__) == UART_WAKEUP_ON_READDATA_NONEMPTY))#define IS_UART_MUTE_MODE(__MUTE__) (((__MUTE__) == UART_ADVFEATURE_MUTEMODE_DISABLE) || ((__MUTE__) == UART_ADVFEATURE_MUTEMODE_ENABLE))#define IS_UART_ADVFEATURE_STOPMODE(__STOPMODE__) (((__STOPMODE__) == UART_ADVFEATURE_STOPMODE_DISABLE) || ((__STOPMODE__) == UART_ADVFEATURE_STOPMODE_ENABLE))#define IS_UART_ADVFEATURE_MSBFIRST(__MSBFIRST__) (((__MSBFIRST__) == UART_ADVFEATURE_MSBFIRST_DISABLE) || ((__MSBFIRST__) == UART_ADVFEATURE_MSBFIRST_ENABLE))#define IS_UART_ADVFEATURE_DMAONRXERROR(__DMA__) (((__DMA__) == UART_ADVFEATURE_DMA_ENABLEONRXERROR) || ((__DMA__) == UART_ADVFEATURE_DMA_DISABLEONRXERROR))#define IS_UART_ADVFEATURE_AUTOBAUDRATE(__AUTOBAUDRATE__) (((__AUTOBAUDRATE__) == UART_ADVFEATURE_AUTOBAUDRATE_DISABLE) || ((__AUTOBAUDRATE__) == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE))#define IS_UART_OVERRUN(__OVERRUN__) (((__OVERRUN__) == UART_ADVFEATURE_OVERRUN_ENABLE) || ((__OVERRUN__) == UART_ADVFEATURE_OVERRUN_DISABLE))#define IS_UART_ADVFEATURE_SWAP(__SWAP__) (((__SWAP__) == UART_ADVFEATURE_SWAP_DISABLE) || ((__SWAP__) == UART_ADVFEATURE_SWAP_ENABLE))#define IS_UART_ADVFEATURE_DATAINV(__DATAINV__) (((__DATAINV__) == UART_ADVFEATURE_DATAINV_DISABLE) || ((__DATAINV__) == UART_ADVFEATURE_DATAINV_ENABLE))#define IS_UART_ADVFEATURE_RXINV(__RXINV__) (((__RXINV__) == UART_ADVFEATURE_RXINV_DISABLE) || ((__RXINV__) == UART_ADVFEATURE_RXINV_ENABLE))#define IS_UART_ADVFEATURE_TXINV(__TXINV__) (((__TXINV__) == UART_ADVFEATURE_TXINV_DISABLE) || ((__TXINV__) == UART_ADVFEATURE_TXINV_ENABLE))#define IS_UART_ADVFEATURE_INIT(__INIT__) ((__INIT__) <= (UART_ADVFEATURE_NO_INIT | UART_ADVFEATURE_TXINVERT_INIT | UART_ADVFEATURE_RXINVERT_INIT | UART_ADVFEATURE_DATAINVERT_INIT | UART_ADVFEATURE_SWAP_INIT | UART_ADVFEATURE_RXOVERRUNDISABLE_INIT | UART_ADVFEATURE_DMADISABLEONERROR_INIT | UART_ADVFEATURE_AUTOBAUDRATE_INIT | UART_ADVFEATURE_MSBFIRST_INIT))#define IS_UART_REQUEST_PARAMETER(__PARAM__) (((__PARAM__) == UART_AUTOBAUD_REQUEST) || ((__PARAM__) == UART_SENDBREAK_REQUEST) || ((__PARAM__) == UART_MUTE_MODE_REQUEST) || ((__PARAM__) == UART_RXDATA_FLUSH_REQUEST) || ((__PARAM__) == UART_TXDATA_FLUSH_REQUEST))#define IS_UART_WAKEUPMETHOD(__WAKEUP__) (((__WAKEUP__) == UART_WAKEUPMETHOD_IDLELINE) || ((__WAKEUP__) == UART_WAKEUPMETHOD_ADDRESSMARK))#define IS_UART_HALF_DUPLEX(__HDSEL__) (((__HDSEL__) == UART_HALF_DUPLEX_DISABLE) || ((__HDSEL__) == UART_HALF_DUPLEX_ENABLE))#define IS_UART_DMA_RX(__DMARX__) (((__DMARX__) == UART_DMA_RX_DISABLE) || ((__DMARX__) == UART_DMA_RX_ENABLE))#define IS_UART_DMA_TX(__DMATX__) (((__DMATX__) == UART_DMA_TX_DISABLE) || ((__DMATX__) == UART_DMA_TX_ENABLE))#define IS_UART_LIN_BREAK_DETECT_LENGTH(__LENGTH__) (((__LENGTH__) == UART_LINBREAKDETECTLENGTH_10B) || ((__LENGTH__) == UART_LINBREAKDETECTLENGTH_11B))#define IS_UART_LIN(__LIN__) (((__LIN__) == UART_LIN_DISABLE) || ((__LIN__) == UART_LIN_ENABLE))#define IS_UART_RECEIVER_TIMEOUT_VALUE(__TIMEOUTVALUE__) ((__TIMEOUTVALUE__) <= 0xFFFFFFU)#define IS_UART_RECEIVER_TIMEOUT(__TIMEOUT__) (((__TIMEOUT__) == UART_RECEIVER_TIMEOUT_DISABLE) || ((__TIMEOUT__) == UART_RECEIVER_TIMEOUT_ENABLE))#define IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(__MODE__) (((__MODE__) == UART_ADVFEATURE_AUTOBAUDRATE_ONSTARTBIT) || ((__MODE__) == UART_ADVFEATURE_AUTOBAUDRATE_ONFALLINGEDGE) || ((__MODE__) == UART_ADVFEATURE_AUTOBAUDRATE_ON0X7FFRAME) || ((__MODE__) == UART_ADVFEATURE_AUTOBAUDRATE_ON0X55FRAME))#define IS_UART_ONE_BIT_SAMPLE(__ONEBIT__) (((__ONEBIT__) == UART_ONE_BIT_SAMPLE_DISABLE) || ((__ONEBIT__) == UART_ONE_BIT_SAMPLE_ENABLE))#define IS_UART_OVERSAMPLING(__SAMPLING__) (((__SAMPLING__) == UART_OVERSAMPLING_16) || ((__SAMPLING__) == UART_OVERSAMPLING_8))#define IS_UART_STATE(__STATE__) (((__STATE__) == UART_STATE_DISABLE) || ((__STATE__) == UART_STATE_ENABLE))#define IS_UART_MODE(__MODE__) ((((__MODE__) & (~((uint32_t)(UART_MODE_TX_RX)))) == 0x00U) && ((__MODE__) != 0x00U))#define IS_UART_HARDWARE_FLOW_CONTROL(__CONTROL__) (((__CONTROL__) == UART_HWCONTROL_NONE) || ((__CONTROL__) == UART_HWCONTROL_RTS) || ((__CONTROL__) == UART_HWCONTROL_CTS) || ((__CONTROL__) == UART_HWCONTROL_RTS_CTS))#define IS_UART_PARITY(__PARITY__) (((__PARITY__) == UART_PARITY_NONE) || ((__PARITY__) == UART_PARITY_EVEN) || ((__PARITY__) == UART_PARITY_ODD))#define IS_UART_STOPBITS(__STOPBITS__) (((__STOPBITS__) == UART_STOPBITS_0_5) || ((__STOPBITS__) == UART_STOPBITS_1) || ((__STOPBITS__) == UART_STOPBITS_1_5) || ((__STOPBITS__) == UART_STOPBITS_2))#define IS_UART_DEASSERTIONTIME(__TIME__) ((__TIME__) <= 0x1FU)#define IS_UART_ASSERTIONTIME(__TIME__) ((__TIME__) <= 0x1FU)#define IS_UART_BAUDRATE(__BAUDRATE__) ((__BAUDRATE__) < 27000001U)#define UART_DIV_SAMPLING16(__PCLK__,__BAUD__) (((__PCLK__) + ((__BAUD__)/2U)) / (__BAUD__))#define UART_DIV_SAMPLING8(__PCLK__,__BAUD__) ((((__PCLK__)*2U) + ((__BAUD__)/2U)) / (__BAUD__))#define __HAL_UART_HWCONTROL_RTS_DISABLE(__HANDLE__) do{ ATOMIC_CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE); (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_RTSE); } while(0U)#define __HAL_UART_HWCONTROL_RTS_ENABLE(__HANDLE__) do{ ATOMIC_SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE); (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_RTSE; } while(0U)#define __HAL_UART_HWCONTROL_CTS_DISABLE(__HANDLE__) do{ ATOMIC_CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE); (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_CTSE); } while(0U)#define __HAL_UART_HWCONTROL_CTS_ENABLE(__HANDLE__) do{ ATOMIC_SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE); (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_CTSE; } while(0U)#define __HAL_UART_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 &= ~USART_CR1_UE)#define __HAL_UART_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 |= USART_CR1_UE)#define __HAL_UART_ONE_BIT_SAMPLE_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3 &= ~USART_CR3_ONEBIT)#define __HAL_UART_ONE_BIT_SAMPLE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3|= USART_CR3_ONEBIT)#define __HAL_UART_SEND_REQ(__HANDLE__,__REQ__) ((__HANDLE__)->Instance->RQR |= (uint16_t)(__REQ__))#define __HAL_UART_CLEAR_IT(__HANDLE__,__IT_CLEAR__) ((__HANDLE__)->Instance->ICR = (uint32_t)(__IT_CLEAR__))#define __HAL_UART_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((((((uint8_t)(__INTERRUPT__)) >> 5U) == 1U) ? (__HANDLE__)->Instance->CR1 : (((((uint8_t)(__INTERRUPT__)) >> 5U) == 2U) ? (__HANDLE__)->Instance->CR2 : (__HANDLE__)->Instance->CR3)) & (1U << (((uint16_t)(__INTERRUPT__)) & UART_IT_MASK))) != RESET) ? SET : RESET)#define __HAL_UART_GET_IT(__HANDLE__,__INTERRUPT__) ((((__HANDLE__)->Instance->ISR & (1U << ((__INTERRUPT__)>> 8U))) != RESET) ? SET : RESET)#define __HAL_UART_DISABLE_IT(__HANDLE__,__INTERRUPT__) ( ((((uint8_t)(__INTERRUPT__)) >> 5U) == 1U)? ((__HANDLE__)->Instance->CR1 &= ~ (1U << ((__INTERRUPT__) & UART_IT_MASK))): ((((uint8_t)(__INTERRUPT__)) >> 5U) == 2U)? ((__HANDLE__)->Instance->CR2 &= ~ (1U << ((__INTERRUPT__) & UART_IT_MASK))): ((__HANDLE__)->Instance->CR3 &= ~ (1U << ((__INTERRUPT__) & UART_IT_MASK))))#define __HAL_UART_ENABLE_IT(__HANDLE__,__INTERRUPT__) ( ((((uint8_t)(__INTERRUPT__)) >> 5U) == 1U)? ((__HANDLE__)->Instance->CR1 |= (1U << ((__INTERRUPT__) & UART_IT_MASK))): ((((uint8_t)(__INTERRUPT__)) >> 5U) == 2U)? ((__HANDLE__)->Instance->CR2 |= (1U << ((__INTERRUPT__) & UART_IT_MASK))): ((__HANDLE__)->Instance->CR3 |= (1U << ((__INTERRUPT__) & UART_IT_MASK))))#define __HAL_UART_GET_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->ISR & (__FLAG__)) == (__FLAG__))#define __HAL_UART_CLEAR_IDLEFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_IDLEF)#define __HAL_UART_CLEAR_OREFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_OREF)#define __HAL_UART_CLEAR_NEFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_NEF)#define __HAL_UART_CLEAR_FEFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_FEF)#define __HAL_UART_CLEAR_PEFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_PEF)#define __HAL_UART_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__))#define __HAL_UART_FLUSH_DRREGISTER(__HANDLE__) do{ SET_BIT((__HANDLE__)->Instance->RQR, UART_RXDATA_FLUSH_REQUEST); SET_BIT((__HANDLE__)->Instance->RQR, UART_TXDATA_FLUSH_REQUEST); } while(0U)#define __HAL_UART_RESET_HANDLE_STATE(__HANDLE__) do{ (__HANDLE__)->gState = HAL_UART_STATE_RESET; (__HANDLE__)->RxState = HAL_UART_STATE_RESET; } while(0U)#define HAL_UART_RXEVENT_IDLE (0x00000002U)#define HAL_UART_RXEVENT_HT (0x00000001U)#define HAL_UART_RXEVENT_TC (0x00000000U)#define HAL_UART_RECEPTION_TOCHARMATCH (0x00000003U)#define HAL_UART_RECEPTION_TORTO (0x00000002U)#define HAL_UART_RECEPTION_TOIDLE (0x00000001U)#define HAL_UART_RECEPTION_STANDARD (0x00000000U)#define UART_CLEAR_RTOF USART_ICR_RTOCF#define UART_CLEAR_WUF USART_ICR_WUCF#define UART_CLEAR_CMF USART_ICR_CMCF#define UART_CLEAR_CTSF USART_ICR_CTSCF#define UART_CLEAR_LBDF USART_ICR_LBDCF#define UART_CLEAR_TCF USART_ICR_TCCF#define UART_CLEAR_IDLEF USART_ICR_IDLECF#define UART_CLEAR_OREF USART_ICR_ORECF#define UART_CLEAR_NEF USART_ICR_NCF#define UART_CLEAR_FEF USART_ICR_FECF#define UART_CLEAR_PEF USART_ICR_PECF#define UART_IT_FE 0x0100U#define UART_IT_NE 0x0200U#define UART_IT_ORE 0x0300U#define UART_IT_ERR 0x0060U#define UART_IT_RTO 0x0B3AU#define UART_IT_WUF 0x1476U#define UART_IT_CM 0x112EU#define UART_IT_CTS 0x096AU#define UART_IT_LBD 0x0846U#define UART_IT_IDLE 0x0424U#define UART_IT_RXNE 0x0525U#define UART_IT_TC 0x0626U#define UART_IT_TXE 0x0727U#define UART_IT_PE 0x0028U#define UART_FLAG_PE USART_ISR_PE#define UART_FLAG_FE USART_ISR_FE#define UART_FLAG_NE USART_ISR_NE#define UART_FLAG_ORE USART_ISR_ORE#define UART_FLAG_IDLE USART_ISR_IDLE#define UART_FLAG_RXNE USART_ISR_RXNE#define UART_FLAG_TC USART_ISR_TC#define UART_FLAG_TXE USART_ISR_TXE#define UART_FLAG_LBDF USART_ISR_LBDF#define UART_FLAG_CTSIF USART_ISR_CTSIF#define UART_FLAG_CTS USART_ISR_CTS#define UART_FLAG_RTOF USART_ISR_RTOF#define UART_FLAG_ABRE USART_ISR_ABRE#define UART_FLAG_ABRF USART_ISR_ABRF#define UART_FLAG_BUSY USART_ISR_BUSY#define UART_FLAG_CMF USART_ISR_CMF#define UART_FLAG_SBKF USART_ISR_SBKF#define UART_FLAG_RWU USART_ISR_RWU#define UART_FLAG_WUF USART_ISR_WUF#define UART_FLAG_TEACK USART_ISR_TEACK#define UART_FLAG_REACK USART_ISR_REACK#define HAL_UART_TIMEOUT_VALUE 0x1FFFFFFU#define UART_IT_MASK 0x001FU#define UART_CR1_DEDT_ADDRESS_LSB_POS 16U#define UART_CR1_DEAT_ADDRESS_LSB_POS 21U#define UART_DE_POLARITY_LOW USART_CR3_DEP#define UART_DE_POLARITY_HIGH 0x00000000U#define UART_WAKEUP_ON_READDATA_NONEMPTY USART_CR3_WUS#define UART_WAKEUP_ON_STARTBIT USART_CR3_WUS_1#define UART_WAKEUP_ON_ADDRESS 0x00000000U#define UART_CR2_ADDRESS_LSB_POS 24U#define UART_ADVFEATURE_MUTEMODE_ENABLE USART_CR1_MME#define UART_ADVFEATURE_MUTEMODE_DISABLE 0x00000000U#define UART_ADVFEATURE_STOPMODE_ENABLE USART_CR1_UESM#define UART_ADVFEATURE_STOPMODE_DISABLE 0x00000000U#define UART_ADVFEATURE_MSBFIRST_ENABLE USART_CR2_MSBFIRST#define UART_ADVFEATURE_MSBFIRST_DISABLE 0x00000000U#define UART_ADVFEATURE_DMA_DISABLEONRXERROR USART_CR3_DDRE#define UART_ADVFEATURE_DMA_ENABLEONRXERROR 0x00000000U#define UART_ADVFEATURE_AUTOBAUDRATE_ENABLE USART_CR2_ABREN#define UART_ADVFEATURE_AUTOBAUDRATE_DISABLE 0x00000000U#define UART_ADVFEATURE_OVERRUN_DISABLE USART_CR3_OVRDIS#define UART_ADVFEATURE_OVERRUN_ENABLE 0x00000000U#define UART_ADVFEATURE_SWAP_ENABLE USART_CR2_SWAP#define UART_ADVFEATURE_SWAP_DISABLE 0x00000000U#define UART_ADVFEATURE_DATAINV_ENABLE USART_CR2_DATAINV#define UART_ADVFEATURE_DATAINV_DISABLE 0x00000000U#define UART_ADVFEATURE_RXINV_ENABLE USART_CR2_RXINV#define UART_ADVFEATURE_RXINV_DISABLE 0x00000000U#define UART_ADVFEATURE_TXINV_ENABLE USART_CR2_TXINV#define UART_ADVFEATURE_TXINV_DISABLE 0x00000000U#define UART_ADVFEATURE_MSBFIRST_INIT 0x00000080U#define UART_ADVFEATURE_AUTOBAUDRATE_INIT 0x00000040U#define UART_ADVFEATURE_DMADISABLEONERROR_INIT 0x00000020U#define UART_ADVFEATURE_RXOVERRUNDISABLE_INIT 0x00000010U#define UART_ADVFEATURE_SWAP_INIT 0x00000008U#define UART_ADVFEATURE_DATAINVERT_INIT 0x00000004U#define UART_ADVFEATURE_RXINVERT_INIT 0x00000002U#define UART_ADVFEATURE_TXINVERT_INIT 0x00000001U#define UART_ADVFEATURE_NO_INIT 0x00000000U#define UART_TXDATA_FLUSH_REQUEST USART_RQR_TXFRQ#define UART_RXDATA_FLUSH_REQUEST USART_RQR_RXFRQ#define UART_MUTE_MODE_REQUEST USART_RQR_MMRQ#define UART_SENDBREAK_REQUEST USART_RQR_SBKRQ#define UART_AUTOBAUD_REQUEST USART_RQR_ABRRQ#define UART_WAKEUPMETHOD_ADDRESSMARK USART_CR1_WAKE#define UART_WAKEUPMETHOD_IDLELINE 0x00000000U#define UART_HALF_DUPLEX_ENABLE USART_CR3_HDSEL#define UART_HALF_DUPLEX_DISABLE 0x00000000U#define UART_DMA_RX_ENABLE USART_CR3_DMAR#define UART_DMA_RX_DISABLE 0x00000000U#define UART_DMA_TX_ENABLE USART_CR3_DMAT#define UART_DMA_TX_DISABLE 0x00000000U#define UART_LINBREAKDETECTLENGTH_11B USART_CR2_LBDL#define UART_LINBREAKDETECTLENGTH_10B 0x00000000U#define UART_LIN_ENABLE USART_CR2_LINEN#define UART_LIN_DISABLE 0x00000000U#define UART_RECEIVER_TIMEOUT_ENABLE USART_CR2_RTOEN#define UART_RECEIVER_TIMEOUT_DISABLE 0x00000000U#define UART_ADVFEATURE_AUTOBAUDRATE_ON0X55FRAME USART_CR2_ABRMODE#define UART_ADVFEATURE_AUTOBAUDRATE_ON0X7FFRAME USART_CR2_ABRMODE_1#define UART_ADVFEATURE_AUTOBAUDRATE_ONFALLINGEDGE USART_CR2_ABRMODE_0#define UART_ADVFEATURE_AUTOBAUDRATE_ONSTARTBIT 0x00000000U#define UART_ONE_BIT_SAMPLE_ENABLE USART_CR3_ONEBIT#define UART_ONE_BIT_SAMPLE_DISABLE 0x00000000U#define UART_OVERSAMPLING_8 USART_CR1_OVER8#define UART_OVERSAMPLING_16 0x00000000U#define UART_STATE_ENABLE USART_CR1_UE#define UART_STATE_DISABLE 0x00000000U#define UART_MODE_TX_RX (USART_CR1_TE |USART_CR1_RE)#define UART_MODE_TX USART_CR1_TE#define UART_MODE_RX USART_CR1_RE#define UART_HWCONTROL_RTS_CTS (USART_CR3_RTSE | USART_CR3_CTSE)#define UART_HWCONTROL_CTS USART_CR3_CTSE#define UART_HWCONTROL_RTS USART_CR3_RTSE#define UART_HWCONTROL_NONE 0x00000000U#define UART_PARITY_ODD (USART_CR1_PCE | USART_CR1_PS)#define UART_PARITY_EVEN USART_CR1_PCE#define UART_PARITY_NONE 0x00000000U#define UART_STOPBITS_2 USART_CR2_STOP_1#define UART_STOPBITS_1_5 (USART_CR2_STOP_0 | USART_CR2_STOP_1)#define UART_STOPBITS_1 0x00000000U#define UART_STOPBITS_0_5 USART_CR2_STOP_0#define HAL_UART_ERROR_RTO (0x00000020U)#define HAL_UART_ERROR_DMA (0x00000010U)#define HAL_UART_ERROR_ORE (0x00000008U)#define HAL_UART_ERROR_FE (0x00000004U)#define HAL_UART_ERROR_NE (0x00000002U)#define HAL_UART_ERROR_PE (0x00000001U)#define HAL_UART_ERROR_NONE (0x00000000U)#define HAL_UART_STATE_ERROR 0x000000E0U#define HAL_UART_STATE_TIMEOUT 0x000000A0U#define HAL_UART_STATE_BUSY_TX_RX 0x00000023U#define HAL_UART_STATE_BUSY_RX 0x00000022U#define HAL_UART_STATE_BUSY_TX 0x00000021U#define HAL_UART_STATE_BUSY 0x00000024U#define HAL_UART_STATE_READY 0x00000020U#define HAL_UART_STATE_RESET 0x00000000U#define USE_HAL_UART_REGISTER_CALLBACKS 0U#define IS_MDIOS_PREAMBLECHECK(__PREAMBLECHECK__) (((__PREAMBLECHECK__) == MDIOS_PREAMBLE_CHECK_ENABLE) || ((__PREAMBLECHECK__) == MDIOS_PREAMBLE_CHECK_DISABLE))#define IS_MDIOS_REGISTER(__REGISTER__) ((__REGISTER__) < 32)#define IS_MDIOS_PORTADDRESS(__ADDR__) ((__ADDR__) < 32)#define __HAL_MDIOS_WAKEUP_EXTI_GENERATE_SWIT() (EXTI->SWIER |= (MDIOS_WAKEUP_EXTI_LINE))#define __HAL_MDIOS_WAKEUP_EXTI_DISABLE_FALLINGRISING_TRIGGER() EXTI->RTSR &= ~(MDIOS_WAKEUP_EXTI_LINE); EXTI->FTSR &= ~(MDIOS_WAKEUP_EXTI_LINE)#define __HAL_MDIOS_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER() EXTI->RTSR |= MDIOS_WAKEUP_EXTI_LINE; EXTI->FTSR |= MDIOS_WAKEUP_EXTI_LINE#define __HAL_MDIOS_WAKEUP_EXTI_DISABLE_FALLING_EDGE_TRIGGER() EXTI->FTSR &= ~(MDIOS_WAKEUP_EXTI_LINE)#define __HAL_MDIOS_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER() EXTI->FTSR |= (MDIOS_WAKEUP_EXTI_LINE)#define __HAL_MDIOS_WAKEUP_EXTI_DISABLE_RISING_EDGE_TRIGGER() EXTI->RTSR &= ~(MDIOS_WAKEUP_EXTI_LINE)#define __HAL_MDIOS_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER() EXTI->RTSR |= MDIOS_WAKEUP_EXTI_LINE#define __HAL_MDIOS_WAKEUP_EXTI_CLEAR_FLAG() (EXTI->PR = (MDIOS_WAKEUP_EXTI_LINE))#define __HAL_MDIOS_WAKEUP_EXTI_GET_FLAG() (EXTI->PR & (MDIOS_WAKEUP_EXTI_LINE))#define __HAL_MDIOS_WAKEUP_EXTI_DISABLE_EVENT() (EXTI->EMR &= ~(MDIOS_WAKEUP_EXTI_LINE))#define __HAL_MDIOS_WAKEUP_EXTI_ENABLE_EVENT() (EXTI->EMR |= (MDIOS_WAKEUP_EXTI_LINE))#define __HAL_MDIOS_WAKEUP_EXTI_DISABLE_IT() (EXTI->IMR &= ~(MDIOS_WAKEUP_EXTI_LINE))#define __HAL_MDIOS_WAKEUP_EXTI_ENABLE_IT() (EXTI->IMR |= (MDIOS_WAKEUP_EXTI_LINE))#define __HAL_MDIOS_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CR & (__INTERRUPT__))#define __HAL_MDIOS_CLEAR_ERROR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->CLRFR) |= (__FLAG__)#define __HAL_MDIOS_GET_ERROR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->SR & (__FLAG__))#define __HAL_MDIOS_GET_READ_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->RDFR & (__FLAG__))#define __HAL_MDIOS_GET_WRITE_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->WRFR & (__FLAG__))#define __HAL_MDIOS_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__))#define __HAL_MDIOS_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CR |= (__INTERRUPT__))#define __HAL_MDIOS_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~MDIOS_CR_EN)#define __HAL_MDIOS_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= MDIOS_CR_EN)#define __HAL_MDIOS_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_MDIOS_STATE_RESET)#define MDIOS_WAKEUP_EXTI_LINE ((uint32_t)0x01000000)#define MDIOS_PREAMBLE_ERROR_FLAG MDIOS_SR_PERF#define MDIOS_START_ERROR_FLAG MDIOS_SR_SERF#define MDIOS_TURNAROUND_ERROR_FLAG MDIOS_SR_TERF#define MDIOS_IT_ERROR MDIOS_CR_EIE#define MDIOS_IT_READ MDIOS_CR_RDIE#define MDIOS_IT_WRITE MDIOS_CR_WRIE#define MDIOS_ALLREG_FLAG ((uint32_t)0xFFFFFFFFU)#define MDIOS_REG31_FLAG ((uint32_t)0x80000000U)#define MDIOS_REG30_FLAG ((uint32_t)0x40000000U)#define MDIOS_REG29_FLAG ((uint32_t)0x20000000U)#define MDIOS_REG28_FLAG ((uint32_t)0x10000000U)#define MDIOS_REG27_FLAG ((uint32_t)0x08000000U)#define MDIOS_REG26_FLAG ((uint32_t)0x04000000U)#define MDIOS_REG25_FLAG ((uint32_t)0x02000000U)#define MDIOS_REG24_FLAG ((uint32_t)0x01000000U)#define MDIOS_REG23_FLAG ((uint32_t)0x00800000U)#define MDIOS_REG22_FLAG ((uint32_t)0x00400000U)#define MDIOS_REG21_FLAG ((uint32_t)0x00200000U)#define MDIOS_REG20_FLAG ((uint32_t)0x00100000U)#define MDIOS_REG19_FLAG ((uint32_t)0x00080000U)#define MDIOS_REG18_FLAG ((uint32_t)0x00040000U)#define MDIOS_REG17_FLAG ((uint32_t)0x00020000U)#define MDIOS_REG16_FLAG ((uint32_t)0x00010000U)#define MDIOS_REG15_FLAG ((uint32_t)0x00008000U)#define MDIOS_REG14_FLAG ((uint32_t)0x00004000U)#define MDIOS_REG13_FLAG ((uint32_t)0x00002000U)#define MDIOS_REG12_FLAG ((uint32_t)0x00001000U)#define MDIOS_REG11_FLAG ((uint32_t)0x00000800U)#define MDIOS_REG10_FLAG ((uint32_t)0x00000400U)#define MDIOS_REG9_FLAG ((uint32_t)0x00000200U)#define MDIOS_REG8_FLAG ((uint32_t)0x00000100U)#define MDIOS_REG7_FLAG ((uint32_t)0x00000080U)#define MDIOS_REG6_FLAG ((uint32_t)0x00000040U)#define MDIOS_REG5_FLAG ((uint32_t)0x00000020U)#define MDIOS_REG4_FLAG ((uint32_t)0x00000010U)#define MDIOS_REG3_FLAG ((uint32_t)0x00000008U)#define MDIOS_REG2_FLAG ((uint32_t)0x00000004U)#define MDIOS_REG1_FLAG ((uint32_t)0x00000002U)#define MDIOS_REG0_FLAG ((uint32_t)0x00000001U)#define MDIOS_REG31 ((uint32_t)0x0000001FU)#define MDIOS_REG30 ((uint32_t)0x0000001EU)#define MDIOS_REG29 ((uint32_t)0x0000001DU)#define MDIOS_REG28 ((uint32_t)0x0000001CU)#define MDIOS_REG27 ((uint32_t)0x0000001BU)#define MDIOS_REG26 ((uint32_t)0x0000001AU)#define MDIOS_REG25 ((uint32_t)0x00000019U)#define MDIOS_REG24 ((uint32_t)0x00000018U)#define MDIOS_REG23 ((uint32_t)0x00000017U)#define MDIOS_REG22 ((uint32_t)0x00000016U)#define MDIOS_REG21 ((uint32_t)0x00000015U)#define MDIOS_REG20 ((uint32_t)0x00000014U)#define MDIOS_REG19 ((uint32_t)0x00000013U)#define MDIOS_REG18 ((uint32_t)0x00000012U)#define MDIOS_REG17 ((uint32_t)0x00000011U)#define MDIOS_REG16 ((uint32_t)0x00000010U)#define MDIOS_REG15 ((uint32_t)0x0000000FU)#define MDIOS_REG14 ((uint32_t)0x0000000EU)#define MDIOS_REG13 ((uint32_t)0x0000000DU)#define MDIOS_REG12 ((uint32_t)0x0000000CU)#define MDIOS_REG11 ((uint32_t)0x0000000BU)#define MDIOS_REG10 ((uint32_t)0x0000000AU)#define MDIOS_REG9 ((uint32_t)0x00000009U)#define MDIOS_REG8 ((uint32_t)0x00000008U)#define MDIOS_REG7 ((uint32_t)0x00000007U)#define MDIOS_REG6 ((uint32_t)0x00000006U)#define MDIOS_REG5 ((uint32_t)0x00000005U)#define MDIOS_REG4 ((uint32_t)0x00000004U)#define MDIOS_REG3 ((uint32_t)0x00000003U)#define MDIOS_REG2 ((uint32_t)0x00000002U)#define MDIOS_REG1 ((uint32_t)0x00000001U)#define MDIOS_REG0 ((uint32_t)0x00000000U)#define MDIOS_PREAMBLE_CHECK_DISABLE MDIOS_CR_DPC#define MDIOS_PREAMBLE_CHECK_ENABLE ((uint32_t)0x00000000U)#define USE_HAL_MDIOS_REGISTER_CALLBACKS 0U#define assert_param(expr) ((void)0U)#define USE_SPI_CRC 1U#define PHY_LINK_INTERRUPT ((uint16_t)0x2000U)#define PHY_MISR_LINK_INT_EN ((uint16_t)0x0020U)#define PHY_MICR_INT_OE ((uint16_t)0x0001U)#define PHY_MICR_INT_EN ((uint16_t)0x0002U)#define PHY_DUPLEX_STATUS ((uint16_t)0x0004U)#define PHY_SPEED_STATUS ((uint16_t)0x0002U)#define PHY_LINK_STATUS ((uint16_t)0x0001U)#define PHY_MISR ((uint16_t)0x0012U)#define PHY_MICR ((uint16_t)0x0011U)#define PHY_SR ((uint16_t)0x0010U)#define PHY_JABBER_DETECTION ((uint16_t)0x0002U)#define PHY_LINKED_STATUS ((uint16_t)0x0004U)#define PHY_AUTONEGO_COMPLETE ((uint16_t)0x0020U)#define PHY_ISOLATE ((uint16_t)0x0400U)#define PHY_POWERDOWN ((uint16_t)0x0800U)#define PHY_RESTART_AUTONEGOTIATION ((uint16_t)0x0200U)#define PHY_AUTONEGOTIATION ((uint16_t)0x1000U)#define PHY_HALFDUPLEX_10M ((uint16_t)0x0000U)#define PHY_FULLDUPLEX_10M ((uint16_t)0x0100U)#define PHY_HALFDUPLEX_100M ((uint16_t)0x2000U)#define PHY_FULLDUPLEX_100M ((uint16_t)0x2100U)asm statement#define __DMA2D_CLK_SLEEP_DISABLE __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE#define __DMA2D_CLK_SLEEP_ENABLE __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE#define __DMA2D_RELEASE_RESET __HAL_RCC_DMA2D_RELEASE_RESET#define __DMA2D_FORCE_RESET __HAL_RCC_DMA2D_FORCE_RESET#define __DMA2D_CLK_DISABLE __HAL_RCC_DMA2D_CLK_DISABLE#define __DMA2D_CLK_ENABLE __HAL_RCC_DMA2D_CLK_ENABLE#define __SDIO_CLK_SLEEP_ENABLE __HAL_RCC_SDIO_CLK_SLEEP_ENABLE#define __SDIO_CLK_SLEEP_DISABLE __HAL_RCC_SDIO_CLK_SLEEP_DISABLE#define __SDIO_RELEASE_RESET __HAL_RCC_SDIO_RELEASE_RESET#define __SDIO_FORCE_RESET __HAL_RCC_SDIO_FORCE_RESET#define __FSMC_CLK_SLEEP_DISABLE __HAL_RCC_FSMC_CLK_SLEEP_DISABLE#define __FSMC_CLK_SLEEP_ENABLE __HAL_RCC_FSMC_CLK_SLEEP_ENABLE#define __FSMC_RELEASE_RESET __HAL_RCC_FSMC_RELEASE_RESET#define __FSMC_FORCE_RESET __HAL_RCC_FSMC_FORCE_RESET#define __ADC3_CLK_SLEEP_DISABLE __HAL_RCC_ADC3_CLK_SLEEP_DISABLE#define __ADC3_CLK_SLEEP_ENABLE __HAL_RCC_ADC3_CLK_SLEEP_ENABLE#define __ADC2_CLK_SLEEP_DISABLE __HAL_RCC_ADC2_CLK_SLEEP_DISABLE#define __ADC2_CLK_SLEEP_ENABLE __HAL_RCC_ADC2_CLK_SLEEP_ENABLE#define __DAC_CLK_SLEEP_DISABLE __HAL_RCC_DAC_CLK_SLEEP_DISABLE#define __DAC_CLK_SLEEP_ENABLE __HAL_RCC_DAC_CLK_SLEEP_ENABLE#define __CAN2_CLK_SLEEP_DISABLE __HAL_RCC_CAN2_CLK_SLEEP_DISABLE#define __CAN2_CLK_SLEEP_ENABLE __HAL_RCC_CAN2_CLK_SLEEP_ENABLE#define __SRAM3_CLK_SLEEP_ENABLE __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE#define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED#define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE#define __HAL_RCC_OTGHS_RELEASE_RESET __HAL_RCC_USB_OTG_HS_RELEASE_RESET#define __HAL_RCC_OTGHS_FORCE_RESET __HAL_RCC_USB_OTG_HS_FORCE_RESET#define __HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED#define __HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED#define __HAL_RCC_OTGHS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE#define __HAL_RCC_OTGHS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE#define __OTGHSULPI_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE#define __OTGHSULPI_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE#define __OTGHS_RELEASE_RESET __HAL_RCC_USB_OTG_HS_RELEASE_RESET#define __OTGHS_FORCE_RESET __HAL_RCC_USB_OTG_HS_FORCE_RESET#define __OTGHS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE#define __OTGHS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE#define __UART8_CLK_SLEEP_DISABLE __HAL_RCC_UART8_CLK_SLEEP_DISABLE#define __UART8_CLK_SLEEP_ENABLE __HAL_RCC_UART8_CLK_SLEEP_ENABLE#define __UART8_RELEASE_RESET __HAL_RCC_UART8_RELEASE_RESET#define __UART8_FORCE_RESET __HAL_RCC_UART8_FORCE_RESET#define __UART8_CLK_DISABLE __HAL_RCC_UART8_CLK_DISABLE#define __UART8_CLK_ENABLE __HAL_RCC_UART8_CLK_ENABLE#define __UART7_CLK_SLEEP_DISABLE __HAL_RCC_UART7_CLK_SLEEP_DISABLE#define __UART7_CLK_SLEEP_ENABLE __HAL_RCC_UART7_CLK_SLEEP_ENABLE#define __UART7_FORCE_RESET __HAL_RCC_UART7_FORCE_RESET#define __UART7_RELEASE_RESET __HAL_RCC_UART7_RELEASE_RESET#define __UART7_CLK_DISABLE __HAL_RCC_UART7_CLK_DISABLE#define __UART7_CLK_ENABLE __HAL_RCC_UART7_CLK_ENABLE#define __DCMI_CLK_SLEEP_DISABLE __HAL_RCC_DCMI_CLK_SLEEP_DISABLE#define __DCMI_CLK_SLEEP_ENABLE __HAL_RCC_DCMI_CLK_SLEEP_ENABLE#define __DCMI_RELEASE_RESET __HAL_RCC_DCMI_RELEASE_RESET#define __DCMI_FORCE_RESET __HAL_RCC_DCMI_FORCE_RESET#define __DCMI_CLK_DISABLE __HAL_RCC_DCMI_CLK_DISABLE#define __DCMI_CLK_ENABLE __HAL_RCC_DCMI_CLK_ENABLE#define __ETH_CLK_DISABLE __HAL_RCC_ETH_CLK_DISABLE#define __ETH_CLK_ENABLE __HAL_RCC_ETH_CLK_ENABLE#define __GPIOK_CLK_SLEEP_DISABLE __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE#define __GPIOK_CLK_SLEEP_ENABLE __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE#define __GPIOK_RELEASE_RESET __HAL_RCC_GPIOK_RELEASE_RESET#define __GPIOK_CLK_DISABLE __HAL_RCC_GPIOK_CLK_DISABLE#define __GPIOK_CLK_ENABLE __HAL_RCC_GPIOK_CLK_ENABLE#define __GPIOJ_CLK_SLEEP_DISABLE __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE#define __GPIOJ_CLK_SLEEP_ENABLE __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE#define __GPIOJ_RELEASE_RESET __HAL_RCC_GPIOJ_RELEASE_RESET#define __GPIOJ_FORCE_RESET __HAL_RCC_GPIOJ_FORCE_RESET#define __GPIOJ_CLK_DISABLE __HAL_RCC_GPIOJ_CLK_DISABLE#define __GPIOJ_CLK_ENABLE __HAL_RCC_GPIOJ_CLK_ENABLE#define __GPIOI_CLK_SLEEP_DISABLE __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE#define __GPIOI_CLK_SLEEP_ENABLE __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE#define __GPIOI_RELEASE_RESET __HAL_RCC_GPIOI_RELEASE_RESET#define __GPIOI_FORCE_RESET __HAL_RCC_GPIOI_FORCE_RESET#define __GPIOI_CLK_DISABLE __HAL_RCC_GPIOI_CLK_DISABLE#define __GPIOI_CLK_ENABLE __HAL_RCC_GPIOI_CLK_ENABLE#define __SPI4_CLK_SLEEP_DISABLE __HAL_RCC_SPI4_CLK_SLEEP_DISABLE#define __SPI4_CLK_SLEEP_ENABLE __HAL_RCC_SPI4_CLK_SLEEP_ENABLE#define __SPI4_RELEASE_RESET __HAL_RCC_SPI4_RELEASE_RESET#define __SPI4_FORCE_RESET __HAL_RCC_SPI4_FORCE_RESET#define __SPI4_CLK_DISABLE __HAL_RCC_SPI4_CLK_DISABLE#define __SPI4_CLK_ENABLE __HAL_RCC_SPI4_CLK_ENABLE#define __USART6_CLK_SLEEP_DISABLE __HAL_RCC_USART6_CLK_SLEEP_DISABLE#define __USART6_CLK_SLEEP_ENABLE __HAL_RCC_USART6_CLK_SLEEP_ENABLE#define __USART6_RELEASE_RESET __HAL_RCC_USART6_RELEASE_RESET#define __USART6_FORCE_RESET __HAL_RCC_USART6_FORCE_RESET#define __USART6_CLK_DISABLE __HAL_RCC_USART6_CLK_DISABLE#define __USART6_CLK_ENABLE __HAL_RCC_USART6_CLK_ENABLE#define __CCMDATARAMEN_CLK_DISABLE __HAL_RCC_CCMDATARAMEN_CLK_DISABLE#define __CCMDATARAMEN_CLK_ENABLE __HAL_RCC_CCMDATARAMEN_CLK_ENABLE#define __BKPSRAM_CLK_SLEEP_DISABLE __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE#define __BKPSRAM_CLK_SLEEP_ENABLE __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE#define __BKPSRAM_CLK_DISABLE __HAL_RCC_BKPSRAM_CLK_DISABLE#define __BKPSRAM_CLK_ENABLE __HAL_RCC_BKPSRAM_CLK_ENABLE#define __TIM14_CLK_SLEEP_DISABLE __HAL_RCC_TIM14_CLK_SLEEP_DISABLE#define __TIM14_CLK_SLEEP_ENABLE __HAL_RCC_TIM14_CLK_SLEEP_ENABLE#define __TIM13_CLK_SLEEP_DISABLE __HAL_RCC_TIM13_CLK_SLEEP_DISABLE#define __TIM13_CLK_SLEEP_ENABLE __HAL_RCC_TIM13_CLK_SLEEP_ENABLE#define __TIM12_CLK_SLEEP_DISABLE __HAL_RCC_TIM12_CLK_SLEEP_DISABLE#define __TIM12_CLK_SLEEP_ENABLE __HAL_RCC_TIM12_CLK_SLEEP_ENABLE#define __ETHMACRX_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE#define __ETHMACRX_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE#define __ETHMACTX_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE#define __ETHMACTX_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE#define __ETHMAC_CLK_SLEEP_DISABLE __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE#define __ETHMAC_CLK_SLEEP_ENABLE __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE#define __LTDC_CLK_SLEEP_ENABLE __HAL_RCC_LTDC_CLK_SLEEP_ENABLE#define __LTDC_RELEASE_RESET __HAL_RCC_LTDC_RELEASE_RESET#define __LTDC_FORCE_RESET __HAL_RCC_LTDC_FORCE_RESET#define __LTDC_CLK_DISABLE __HAL_RCC_LTDC_CLK_DISABLE#define __LTDC_CLK_ENABLE __HAL_RCC_LTDC_CLK_ENABLE#define __SPI6_CLK_SLEEP_DISABLE __HAL_RCC_SPI6_CLK_SLEEP_DISABLE#define __SPI6_CLK_SLEEP_ENABLE __HAL_RCC_SPI6_CLK_SLEEP_ENABLE#define __SPI6_RELEASE_RESET __HAL_RCC_SPI6_RELEASE_RESET#define __SPI6_FORCE_RESET __HAL_RCC_SPI6_FORCE_RESET#define __SPI6_CLK_DISABLE __HAL_RCC_SPI6_CLK_DISABLE#define __SPI6_CLK_ENABLE __HAL_RCC_SPI6_CLK_ENABLE#define __SPI5_CLK_SLEEP_DISABLE __HAL_RCC_SPI5_CLK_SLEEP_DISABLE#define __SPI5_CLK_SLEEP_ENABLE __HAL_RCC_SPI5_CLK_SLEEP_ENABLE#define __SPI5_RELEASE_RESET __HAL_RCC_SPI5_RELEASE_RESET#define __SPI5_FORCE_RESET __HAL_RCC_SPI5_FORCE_RESET#define __SPI5_CLK_DISABLE __HAL_RCC_SPI5_CLK_DISABLE#define __SPI5_CLK_ENABLE __HAL_RCC_SPI5_CLK_ENABLE#define __HASH_CLK_DISABLE __HAL_RCC_HASH_CLK_DISABLE#define __HASH_CLK_SLEEP_DISABLE __HAL_RCC_HASH_CLK_SLEEP_DISABLE#define __HASH_CLK_SLEEP_ENABLE __HAL_RCC_HASH_CLK_SLEEP_ENABLE#define __HASH_RELEASE_RESET __HAL_RCC_HASH_RELEASE_RESET#define __HASH_FORCE_RESET __HAL_RCC_HASH_FORCE_RESET#define __HASH_CLK_ENABLE __HAL_RCC_HASH_CLK_ENABLE#define __ETHMACPTP_CLK_DISABLE __HAL_RCC_ETHMACPTP_CLK_DISABLE#define __ETHMACPTP_CLK_ENABLE __HAL_RCC_ETHMACPTP_CLK_ENABLE#define __ETHMACPTP_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE#define __ETHMACPTP_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE#define __TIM11_CLK_SLEEP_DISABLE __HAL_RCC_TIM11_CLK_SLEEP_DISABLE#define __TIM11_CLK_SLEEP_ENABLE __HAL_RCC_TIM11_CLK_SLEEP_ENABLE#define __TIM10_CLK_SLEEP_DISABLE __HAL_RCC_TIM10_CLK_SLEEP_DISABLE#define __TIM10_CLK_SLEEP_ENABLE __HAL_RCC_TIM10_CLK_SLEEP_ENABLE#define __TIM9_CLK_SLEEP_DISABLE __HAL_RCC_TIM9_CLK_SLEEP_DISABLE#define __TIM9_CLK_SLEEP_ENABLE __HAL_RCC_TIM9_CLK_SLEEP_ENABLE#define __USB_OTG_HS_ULPI_CLK_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE#define __USB_OTG_HS_ULPI_CLK_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE#define __USB_OTG_HS_CLK_ENABLE __HAL_RCC_USB_OTG_HS_CLK_ENABLE#define __USB_OTG_HS_CLK_DISABLE __HAL_RCC_USB_OTG_HS_CLK_DISABLE#define __USB_OTG_FS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE#define __USB_OTG_FS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE#define __USB_OTG_FS_RELEASE_RESET __HAL_RCC_USB_OTG_FS_RELEASE_RESET#define __USB_OTG_FS_FORCE_RESET __HAL_RCC_USB_OTG_FS_FORCE_RESET#define __RCC_BACKUPRESET_RELEASE __HAL_RCC_BACKUPRESET_RELEASE#define __RCC_BACKUPRESET_FORCE __HAL_RCC_BACKUPRESET_FORCE#define __CRS_RELEASE_RESET __HAL_RCC_CRS_RELEASE_RESET#define __CRS_FORCE_RESET __HAL_RCC_CRS_FORCE_RESET#define __CRS_CLK_SLEEP_ENABLE __HAL_RCC_CRS_CLK_SLEEP_ENABLE#define __CRS_CLK_SLEEP_DISABLE __HAL_RCC_CRS_CLK_SLEEP_DISABLE#define __CRS_CLK_ENABLE __HAL_RCC_CRS_CLK_ENABLE#define __CRS_CLK_DISABLE __HAL_RCC_CRS_CLK_DISABLE#define __TIM22_CLK_SLEEP_DISABLE __HAL_RCC_TIM22_CLK_SLEEP_DISABLE#define __TIM22_CLK_SLEEP_ENABLE __HAL_RCC_TIM22_CLK_SLEEP_ENABLE#define __TIM22_RELEASE_RESET __HAL_RCC_TIM22_RELEASE_RESET#define __TIM22_FORCE_RESET __HAL_RCC_TIM22_FORCE_RESET#define __TIM22_CLK_DISABLE __HAL_RCC_TIM22_CLK_DISABLE#define __TIM22_CLK_ENABLE __HAL_RCC_TIM22_CLK_ENABLE#define __TIM21_CLK_SLEEP_DISABLE __HAL_RCC_TIM21_CLK_SLEEP_DISABLE#define __TIM21_CLK_SLEEP_ENABLE __HAL_RCC_TIM21_CLK_SLEEP_ENABLE#define __TIM21_RELEASE_RESET __HAL_RCC_TIM21_RELEASE_RESET#define __TIM21_FORCE_RESET __HAL_RCC_TIM21_FORCE_RESET#define __TIM21_CLK_DISABLE __HAL_RCC_TIM21_CLK_DISABLE#define __TIM21_CLK_ENABLE __HAL_RCC_TIM21_CLK_ENABLE#define __WWDG_RELEASE_RESET __HAL_RCC_WWDG_RELEASE_RESET#define __WWDG_FORCE_RESET __HAL_RCC_WWDG_FORCE_RESET#define __WWDG_CLK_SLEEP_ENABLE __HAL_RCC_WWDG_CLK_SLEEP_ENABLE#define __WWDG_CLK_SLEEP_DISABLE __HAL_RCC_WWDG_CLK_SLEEP_DISABLE#define __WWDG_CLK_ENABLE __HAL_RCC_WWDG_CLK_ENABLE#define __WWDG_CLK_DISABLE __HAL_RCC_WWDG_CLK_DISABLE#define __USB_RELEASE_RESET __HAL_RCC_USB_RELEASE_RESET#define __USB_OTG_FS_CLK_ENABLE __HAL_RCC_USB_OTG_FS_CLK_ENABLE#define __USB_OTG_FS_CLK_DISABLE __HAL_RCC_USB_OTG_FS_CLK_DISABLE#define __USB_CLK_SLEEP_DISABLE __HAL_RCC_USB_CLK_SLEEP_DISABLE#define __USB_CLK_SLEEP_ENABLE __HAL_RCC_USB_CLK_SLEEP_ENABLE#define __USB_FORCE_RESET __HAL_RCC_USB_FORCE_RESET#define __USB_CLK_ENABLE __HAL_RCC_USB_CLK_ENABLE#define __USB_CLK_DISABLE __HAL_RCC_USB_CLK_DISABLE#define __USART8_RELEASE_RESET __HAL_RCC_UART8_RELEASE_RESET#define __USART8_FORCE_RESET __HAL_RCC_UART8_FORCE_RESET#define __USART8_CLK_ENABLE __HAL_RCC_UART8_CLK_ENABLE#define __USART8_CLK_DISABLE __HAL_RCC_UART8_CLK_DISABLE#define __USART7_RELEASE_RESET __HAL_RCC_UART7_RELEASE_RESET#define __USART7_FORCE_RESET __HAL_RCC_UART7_FORCE_RESET#define __USART7_CLK_ENABLE __HAL_RCC_UART7_CLK_ENABLE#define __USART7_CLK_DISABLE __HAL_RCC_UART7_CLK_DISABLE#define __USART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET#define __USART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET#define __USART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE#define __USART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE#define __USART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE#define __USART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE#define __USART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET#define __USART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET#define __USART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE#define __USART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE#define __USART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE#define __USART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE#define __USART3_RELEASE_RESET __HAL_RCC_USART3_RELEASE_RESET#define __USART3_FORCE_RESET __HAL_RCC_USART3_FORCE_RESET#define __USART3_CLK_SLEEP_ENABLE __HAL_RCC_USART3_CLK_SLEEP_ENABLE#define __USART3_CLK_SLEEP_DISABLE __HAL_RCC_USART3_CLK_SLEEP_DISABLE#define __USART3_CLK_ENABLE __HAL_RCC_USART3_CLK_ENABLE#define __USART3_CLK_DISABLE __HAL_RCC_USART3_CLK_DISABLE#define __USART2_RELEASE_RESET __HAL_RCC_USART2_RELEASE_RESET#define __USART2_FORCE_RESET __HAL_RCC_USART2_FORCE_RESET#define __USART2_CLK_SLEEP_ENABLE __HAL_RCC_USART2_CLK_SLEEP_ENABLE#define __USART2_CLK_SLEEP_DISABLE __HAL_RCC_USART2_CLK_SLEEP_DISABLE#define __USART2_CLK_ENABLE __HAL_RCC_USART2_CLK_ENABLE#define __USART2_CLK_DISABLE __HAL_RCC_USART2_CLK_DISABLE#define __USART1_RELEASE_RESET __HAL_RCC_USART1_RELEASE_RESET#define __USART1_FORCE_RESET __HAL_RCC_USART1_FORCE_RESET#define __USART1_CLK_SLEEP_ENABLE __HAL_RCC_USART1_CLK_SLEEP_ENABLE#define __USART1_CLK_SLEEP_DISABLE __HAL_RCC_USART1_CLK_SLEEP_DISABLE#define __USART1_CLK_ENABLE __HAL_RCC_USART1_CLK_ENABLE#define __USART1_CLK_DISABLE __HAL_RCC_USART1_CLK_DISABLE#define __UART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET#define __UART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET#define __UART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE#define __UART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE#define __UART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE#define __UART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE#define __UART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET#define __UART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET#define __UART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE#define __UART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE#define __UART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE#define __UART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE#define __TSC_RELEASE_RESET __HAL_RCC_TSC_RELEASE_RESET#define __TSC_FORCE_RESET __HAL_RCC_TSC_FORCE_RESET#define __TSC_CLK_SLEEP_ENABLE __HAL_RCC_TSC_CLK_SLEEP_ENABLE#define __TSC_CLK_SLEEP_DISABLE __HAL_RCC_TSC_CLK_SLEEP_DISABLE#define __TSC_CLK_ENABLE __HAL_RCC_TSC_CLK_ENABLE#define __TSC_CLK_DISABLE __HAL_RCC_TSC_CLK_DISABLE#define __TIM9_RELEASE_RESET __HAL_RCC_TIM9_RELEASE_RESET#define __TIM9_FORCE_RESET __HAL_RCC_TIM9_FORCE_RESET#define __TIM9_CLK_ENABLE __HAL_RCC_TIM9_CLK_ENABLE#define __TIM9_CLK_DISABLE __HAL_RCC_TIM9_CLK_DISABLE#define __TIM8_RELEASE_RESET __HAL_RCC_TIM8_RELEASE_RESET#define __TIM8_FORCE_RESET __HAL_RCC_TIM8_FORCE_RESET#define __TIM8_CLK_SLEEP_ENABLE __HAL_RCC_TIM8_CLK_SLEEP_ENABLE#define __TIM8_CLK_SLEEP_DISABLE __HAL_RCC_TIM8_CLK_SLEEP_DISABLE#define __TIM8_CLK_ENABLE __HAL_RCC_TIM8_CLK_ENABLE#define __TIM8_CLK_DISABLE __HAL_RCC_TIM8_CLK_DISABLE#define __TIM7_RELEASE_RESET __HAL_RCC_TIM7_RELEASE_RESET#define __TIM7_FORCE_RESET __HAL_RCC_TIM7_FORCE_RESET#define __TIM7_CLK_SLEEP_ENABLE __HAL_RCC_TIM7_CLK_SLEEP_ENABLE#define __TIM7_CLK_SLEEP_DISABLE __HAL_RCC_TIM7_CLK_SLEEP_DISABLE#define __TIM7_CLK_ENABLE __HAL_RCC_TIM7_CLK_ENABLE#define __TIM7_CLK_DISABLE __HAL_RCC_TIM7_CLK_DISABLE#define __TIM6_RELEASE_RESET __HAL_RCC_TIM6_RELEASE_RESET#define __TIM6_FORCE_RESET __HAL_RCC_TIM6_FORCE_RESET#define __TIM6_CLK_SLEEP_ENABLE __HAL_RCC_TIM6_CLK_SLEEP_ENABLE#define __TIM6_CLK_SLEEP_DISABLE __HAL_RCC_TIM6_CLK_SLEEP_DISABLE#define __TIM6_CLK_ENABLE __HAL_RCC_TIM6_CLK_ENABLE#define __TIM6_CLK_DISABLE __HAL_RCC_TIM6_CLK_DISABLE#define __TIM5_RELEASE_RESET __HAL_RCC_TIM5_RELEASE_RESET#define __TIM5_FORCE_RESET __HAL_RCC_TIM5_FORCE_RESET#define __TIM5_CLK_SLEEP_ENABLE __HAL_RCC_TIM5_CLK_SLEEP_ENABLE#define __TIM5_CLK_SLEEP_DISABLE __HAL_RCC_TIM5_CLK_SLEEP_DISABLE#define __TIM5_CLK_ENABLE __HAL_RCC_TIM5_CLK_ENABLE#define __TIM5_CLK_DISABLE __HAL_RCC_TIM5_CLK_DISABLE#define __TIM4_RELEASE_RESET __HAL_RCC_TIM4_RELEASE_RESET#define __TIM4_FORCE_RESET __HAL_RCC_TIM4_FORCE_RESET#define __TIM4_CLK_SLEEP_ENABLE __HAL_RCC_TIM4_CLK_SLEEP_ENABLE#define __TIM4_CLK_SLEEP_DISABLE __HAL_RCC_TIM4_CLK_SLEEP_DISABLE#define __TIM4_CLK_ENABLE __HAL_RCC_TIM4_CLK_ENABLE#define __TIM4_CLK_DISABLE __HAL_RCC_TIM4_CLK_DISABLE#define __TIM3_RELEASE_RESET __HAL_RCC_TIM3_RELEASE_RESET#define __TIM3_FORCE_RESET __HAL_RCC_TIM3_FORCE_RESET#define __TIM3_CLK_SLEEP_ENABLE __HAL_RCC_TIM3_CLK_SLEEP_ENABLE#define __TIM3_CLK_SLEEP_DISABLE __HAL_RCC_TIM3_CLK_SLEEP_DISABLE#define __TIM3_CLK_ENABLE __HAL_RCC_TIM3_CLK_ENABLE#define __TIM3_CLK_DISABLE __HAL_RCC_TIM3_CLK_DISABLE#define __TIM2_RELEASE_RESET __HAL_RCC_TIM2_RELEASE_RESET#define __TIM2_FORCE_RESET __HAL_RCC_TIM2_FORCE_RESET#define __TIM2_CLK_SLEEP_ENABLE __HAL_RCC_TIM2_CLK_SLEEP_ENABLE#define __TIM2_CLK_SLEEP_DISABLE __HAL_RCC_TIM2_CLK_SLEEP_DISABLE#define __TIM2_CLK_ENABLE __HAL_RCC_TIM2_CLK_ENABLE#define __TIM2_CLK_DISABLE __HAL_RCC_TIM2_CLK_DISABLE#define __TIM17_RELEASE_RESET __HAL_RCC_TIM17_RELEASE_RESET#define __TIM17_FORCE_RESET __HAL_RCC_TIM17_FORCE_RESET#define __TIM17_CLK_SLEEP_ENABLE __HAL_RCC_TIM17_CLK_SLEEP_ENABLE#define __TIM17_CLK_SLEEP_DISABLE __HAL_RCC_TIM17_CLK_SLEEP_DISABLE#define __TIM17_CLK_ENABLE __HAL_RCC_TIM17_CLK_ENABLE#define __TIM17_CLK_DISABLE __HAL_RCC_TIM17_CLK_DISABLE#define __TIM16_RELEASE_RESET __HAL_RCC_TIM16_RELEASE_RESET#define __TIM16_FORCE_RESET __HAL_RCC_TIM16_FORCE_RESET#define __TIM16_CLK_SLEEP_ENABLE __HAL_RCC_TIM16_CLK_SLEEP_ENABLE#define __TIM16_CLK_SLEEP_DISABLE __HAL_RCC_TIM16_CLK_SLEEP_DISABLE#define __TIM16_CLK_ENABLE __HAL_RCC_TIM16_CLK_ENABLE#define __TIM16_CLK_DISABLE __HAL_RCC_TIM16_CLK_DISABLE#define __TIM15_RELEASE_RESET __HAL_RCC_TIM15_RELEASE_RESET#define __TIM15_FORCE_RESET __HAL_RCC_TIM15_FORCE_RESET#define __TIM15_CLK_SLEEP_ENABLE __HAL_RCC_TIM15_CLK_SLEEP_ENABLE#define __TIM15_CLK_SLEEP_DISABLE __HAL_RCC_TIM15_CLK_SLEEP_DISABLE#define __TIM15_CLK_ENABLE __HAL_RCC_TIM15_CLK_ENABLE#define __TIM15_CLK_DISABLE __HAL_RCC_TIM15_CLK_DISABLE#define __TIM14_RELEASE_RESET __HAL_RCC_TIM14_RELEASE_RESET#define __TIM14_FORCE_RESET __HAL_RCC_TIM14_FORCE_RESET#define __TIM14_CLK_ENABLE __HAL_RCC_TIM14_CLK_ENABLE#define __TIM14_CLK_DISABLE __HAL_RCC_TIM14_CLK_DISABLE#define __TIM13_RELEASE_RESET __HAL_RCC_TIM13_RELEASE_RESET#define __TIM13_FORCE_RESET __HAL_RCC_TIM13_FORCE_RESET#define __TIM13_CLK_ENABLE __HAL_RCC_TIM13_CLK_ENABLE#define __TIM13_CLK_DISABLE __HAL_RCC_TIM13_CLK_DISABLE#define __TIM12_RELEASE_RESET __HAL_RCC_TIM12_RELEASE_RESET#define __TIM12_FORCE_RESET __HAL_RCC_TIM12_FORCE_RESET#define __TIM12_CLK_ENABLE __HAL_RCC_TIM12_CLK_ENABLE#define __TIM12_CLK_DISABLE __HAL_RCC_TIM12_CLK_DISABLE#define __TIM11_RELEASE_RESET __HAL_RCC_TIM11_RELEASE_RESET#define __TIM11_FORCE_RESET __HAL_RCC_TIM11_FORCE_RESET#define __TIM11_CLK_ENABLE __HAL_RCC_TIM11_CLK_ENABLE#define __TIM11_CLK_DISABLE __HAL_RCC_TIM11_CLK_DISABLE#define __TIM10_RELEASE_RESET __HAL_RCC_TIM10_RELEASE_RESET#define __TIM10_FORCE_RESET __HAL_RCC_TIM10_FORCE_RESET#define __TIM10_CLK_ENABLE __HAL_RCC_TIM10_CLK_ENABLE#define __TIM10_CLK_DISABLE __HAL_RCC_TIM10_CLK_DISABLE#define __TIM1_RELEASE_RESET __HAL_RCC_TIM1_RELEASE_RESET#define __TIM1_FORCE_RESET __HAL_RCC_TIM1_FORCE_RESET#define __TIM1_CLK_SLEEP_ENABLE __HAL_RCC_TIM1_CLK_SLEEP_ENABLE#define __TIM1_CLK_SLEEP_DISABLE __HAL_RCC_TIM1_CLK_SLEEP_DISABLE#define __TIM1_CLK_ENABLE __HAL_RCC_TIM1_CLK_ENABLE#define __TIM1_CLK_DISABLE __HAL_RCC_TIM1_CLK_DISABLE#define __SYSCFG_RELEASE_RESET __HAL_RCC_SYSCFG_RELEASE_RESET#define __SYSCFG_FORCE_RESET __HAL_RCC_SYSCFG_FORCE_RESET#define __SYSCFG_CLK_SLEEP_ENABLE __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE#define __SYSCFG_CLK_SLEEP_DISABLE __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE#define __SYSCFG_CLK_ENABLE __HAL_RCC_SYSCFG_CLK_ENABLE#define __SYSCFG_CLK_DISABLE __HAL_RCC_SYSCFG_CLK_DISABLE#define __SWPMI1_RELEASE_RESET __HAL_RCC_SWPMI1_RELEASE_RESET#define __SWPMI1_FORCE_RESET __HAL_RCC_SWPMI1_FORCE_RESET#define __SWPMI1_CLK_SLEEP_ENABLE __HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE#define __SWPMI1_CLK_SLEEP_DISABLE __HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE#define __SWPMI1_CLK_ENABLE __HAL_RCC_SWPMI1_CLK_ENABLE#define __SWPMI1_CLK_DISABLE __HAL_RCC_SWPMI1_CLK_DISABLE#define __SRAM2_CLK_SLEEP_ENABLE __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE#define __SRAM2_CLK_SLEEP_DISABLE __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE#define __SRAM1_CLK_SLEEP_ENABLE __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE#define __SRAM1_CLK_SLEEP_DISABLE __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE#define __SRAM_CLK_ENABLE __HAL_RCC_SRAM_CLK_ENABLE#define __SRAM_CLK_DISABLE __HAL_RCC_SRAM_CLK_DISABLE#define __SPI3_RELEASE_RESET __HAL_RCC_SPI3_RELEASE_RESET#define __SPI3_FORCE_RESET __HAL_RCC_SPI3_FORCE_RESET#define __SPI3_CLK_SLEEP_ENABLE __HAL_RCC_SPI3_CLK_SLEEP_ENABLE#define __SPI3_CLK_SLEEP_DISABLE __HAL_RCC_SPI3_CLK_SLEEP_DISABLE#define __SPI3_CLK_ENABLE __HAL_RCC_SPI3_CLK_ENABLE#define __SPI3_CLK_DISABLE __HAL_RCC_SPI3_CLK_DISABLE#define __SPI2_RELEASE_RESET __HAL_RCC_SPI2_RELEASE_RESET#define __SPI2_FORCE_RESET __HAL_RCC_SPI2_FORCE_RESET#define __SPI2_CLK_SLEEP_ENABLE __HAL_RCC_SPI2_CLK_SLEEP_ENABLE#define __SPI2_CLK_SLEEP_DISABLE __HAL_RCC_SPI2_CLK_SLEEP_DISABLE#define __SPI2_CLK_ENABLE __HAL_RCC_SPI2_CLK_ENABLE#define __SPI2_CLK_DISABLE __HAL_RCC_SPI2_CLK_DISABLE#define __SPI1_RELEASE_RESET __HAL_RCC_SPI1_RELEASE_RESET#define __SPI1_FORCE_RESET __HAL_RCC_SPI1_FORCE_RESET#define __SPI1_CLK_SLEEP_ENABLE __HAL_RCC_SPI1_CLK_SLEEP_ENABLE#define __SPI1_CLK_SLEEP_DISABLE __HAL_RCC_SPI1_CLK_SLEEP_DISABLE#define __SPI1_CLK_ENABLE __HAL_RCC_SPI1_CLK_ENABLE#define __SPI1_CLK_DISABLE __HAL_RCC_SPI1_CLK_DISABLE#define __SDMMC_RELEASE_RESET __HAL_RCC_SDMMC_RELEASE_RESET#define __SDMMC_FORCE_RESET __HAL_RCC_SDMMC_FORCE_RESET#define __SDMMC_CLK_SLEEP_ENABLE __HAL_RCC_SDMMC_CLK_SLEEP_ENABLE#define __SDMMC_CLK_SLEEP_DISABLE __HAL_RCC_SDMMC_CLK_SLEEP_DISABLE#define __SDMMC_CLK_ENABLE __HAL_RCC_SDMMC_CLK_ENABLE#define __SDMMC_CLK_DISABLE __HAL_RCC_SDMMC_CLK_DISABLE#define __SDIO_CLK_ENABLE __HAL_RCC_SDIO_CLK_ENABLE#define __SDIO_CLK_DISABLE __HAL_RCC_SDIO_CLK_DISABLE#define __SAI2_RELEASE_RESET __HAL_RCC_SAI2_RELEASE_RESET#define __SAI2_FORCE_RESET __HAL_RCC_SAI2_FORCE_RESET#define __SAI2_CLK_SLEEP_ENABLE __HAL_RCC_SAI2_CLK_SLEEP_ENABLE#define __SAI2_CLK_SLEEP_DISABLE __HAL_RCC_SAI2_CLK_SLEEP_DISABLE#define __SAI2_CLK_ENABLE __HAL_RCC_SAI2_CLK_ENABLE#define __SAI2_CLK_DISABLE __HAL_RCC_SAI2_CLK_DISABLE#define __SAI1_RELEASE_RESET __HAL_RCC_SAI1_RELEASE_RESET#define __SAI1_FORCE_RESET __HAL_RCC_SAI1_FORCE_RESET#define __SAI1_CLK_SLEEP_ENABLE __HAL_RCC_SAI1_CLK_SLEEP_ENABLE#define __SAI1_CLK_SLEEP_DISABLE __HAL_RCC_SAI1_CLK_SLEEP_DISABLE#define __SAI1_CLK_ENABLE __HAL_RCC_SAI1_CLK_ENABLE#define __SAI1_CLK_DISABLE __HAL_RCC_SAI1_CLK_DISABLE#define __RNG_RELEASE_RESET __HAL_RCC_RNG_RELEASE_RESET#define __RNG_FORCE_RESET __HAL_RCC_RNG_FORCE_RESET#define __RNG_CLK_SLEEP_ENABLE __HAL_RCC_RNG_CLK_SLEEP_ENABLE#define __RNG_CLK_SLEEP_DISABLE __HAL_RCC_RNG_CLK_SLEEP_DISABLE#define __RNG_CLK_ENABLE __HAL_RCC_RNG_CLK_ENABLE#define __RNG_CLK_DISABLE __HAL_RCC_RNG_CLK_DISABLE#define __QSPI_RELEASE_RESET __HAL_RCC_QSPI_RELEASE_RESET#define __QSPI_FORCE_RESET __HAL_RCC_QSPI_FORCE_RESET#define __QSPI_CLK_SLEEP_ENABLE __HAL_RCC_QSPI_CLK_SLEEP_ENABLE#define __QSPI_CLK_SLEEP_DISABLE __HAL_RCC_QSPI_CLK_SLEEP_DISABLE#define __QSPI_CLK_ENABLE __HAL_RCC_QSPI_CLK_ENABLE#define __QSPI_CLK_DISABLE __HAL_RCC_QSPI_CLK_DISABLE#define __PWR_RELEASE_RESET __HAL_RCC_PWR_RELEASE_RESET#define __PWR_FORCE_RESET __HAL_RCC_PWR_FORCE_RESET#define __PWR_CLK_SLEEP_ENABLE __HAL_RCC_PWR_CLK_SLEEP_ENABLE#define __PWR_CLK_SLEEP_DISABLE __HAL_RCC_PWR_CLK_SLEEP_DISABLE#define __PWR_CLK_ENABLE __HAL_RCC_PWR_CLK_ENABLE#define __PWR_CLK_DISABLE __HAL_RCC_PWR_CLK_DISABLE#define __OTGFS_RELEASE_RESET __HAL_RCC_OTGFS_RELEASE_RESET#define __OTGFS_FORCE_RESET __HAL_RCC_OTGFS_FORCE_RESET#define __OTGFS_CLK_SLEEP_ENABLE __HAL_RCC_OTGFS_CLK_SLEEP_ENABLE#define __OTGFS_CLK_SLEEP_DISABLE __HAL_RCC_OTGFS_CLK_SLEEP_DISABLE#define __OTGFS_CLK_ENABLE __HAL_RCC_OTGFS_CLK_ENABLE#define __OTGFS_CLK_DISABLE __HAL_RCC_OTGFS_CLK_DISABLE#define __OPAMP_RELEASE_RESET __HAL_RCC_OPAMP_RELEASE_RESET#define __OPAMP_FORCE_RESET __HAL_RCC_OPAMP_FORCE_RESET#define __OPAMP_CLK_SLEEP_ENABLE __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE#define __OPAMP_CLK_SLEEP_DISABLE __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE#define __OPAMP_CLK_ENABLE __HAL_RCC_OPAMP_CLK_ENABLE#define __OPAMP_CLK_DISABLE __HAL_RCC_OPAMP_CLK_DISABLE#define __LPUART1_RELEASE_RESET __HAL_RCC_LPUART1_RELEASE_RESET#define __LPUART1_FORCE_RESET __HAL_RCC_LPUART1_FORCE_RESET#define __LPUART1_CLK_SLEEP_ENABLE __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE#define __LPUART1_CLK_SLEEP_DISABLE __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE#define __LPUART1_CLK_ENABLE __HAL_RCC_LPUART1_CLK_ENABLE#define __LPUART1_CLK_DISABLE __HAL_RCC_LPUART1_CLK_DISABLE#define __LPTIM2_RELEASE_RESET __HAL_RCC_LPTIM2_RELEASE_RESET#define __LPTIM2_FORCE_RESET __HAL_RCC_LPTIM2_FORCE_RESET#define __LPTIM2_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE#define __LPTIM2_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE#define __LPTIM2_CLK_ENABLE __HAL_RCC_LPTIM2_CLK_ENABLE#define __LPTIM2_CLK_DISABLE __HAL_RCC_LPTIM2_CLK_DISABLE#define __LPTIM1_RELEASE_RESET __HAL_RCC_LPTIM1_RELEASE_RESET#define __LPTIM1_FORCE_RESET __HAL_RCC_LPTIM1_FORCE_RESET#define __LPTIM1_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE#define __LPTIM1_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE#define __LPTIM1_CLK_ENABLE __HAL_RCC_LPTIM1_CLK_ENABLE#define __LPTIM1_CLK_DISABLE __HAL_RCC_LPTIM1_CLK_DISABLE#define __LCD_RELEASE_RESET __HAL_RCC_LCD_RELEASE_RESET#define __LCD_FORCE_RESET __HAL_RCC_LCD_FORCE_RESET#define __LCD_CLK_SLEEP_ENABLE __HAL_RCC_LCD_CLK_SLEEP_ENABLE#define __LCD_CLK_SLEEP_DISABLE __HAL_RCC_LCD_CLK_SLEEP_DISABLE#define __LCD_CLK_ENABLE __HAL_RCC_LCD_CLK_ENABLE#define __LCD_CLK_DISABLE __HAL_RCC_LCD_CLK_DISABLE#define __I2C3_RELEASE_RESET __HAL_RCC_I2C3_RELEASE_RESET#define __I2C3_FORCE_RESET __HAL_RCC_I2C3_FORCE_RESET#define __I2C3_CLK_SLEEP_ENABLE __HAL_RCC_I2C3_CLK_SLEEP_ENABLE#define __I2C3_CLK_SLEEP_DISABLE __HAL_RCC_I2C3_CLK_SLEEP_DISABLE#define __I2C3_CLK_ENABLE __HAL_RCC_I2C3_CLK_ENABLE#define __I2C3_CLK_DISABLE __HAL_RCC_I2C3_CLK_DISABLE#define __I2C2_RELEASE_RESET __HAL_RCC_I2C2_RELEASE_RESET#define __I2C2_FORCE_RESET __HAL_RCC_I2C2_FORCE_RESET#define __I2C2_CLK_SLEEP_ENABLE __HAL_RCC_I2C2_CLK_SLEEP_ENABLE#define __I2C2_CLK_SLEEP_DISABLE __HAL_RCC_I2C2_CLK_SLEEP_DISABLE#define __I2C2_CLK_ENABLE __HAL_RCC_I2C2_CLK_ENABLE#define __I2C2_CLK_DISABLE __HAL_RCC_I2C2_CLK_DISABLE#define __I2C1_RELEASE_RESET __HAL_RCC_I2C1_RELEASE_RESET#define __I2C1_FORCE_RESET __HAL_RCC_I2C1_FORCE_RESET#define __I2C1_CLK_SLEEP_ENABLE __HAL_RCC_I2C1_CLK_SLEEP_ENABLE#define __I2C1_CLK_SLEEP_DISABLE __HAL_RCC_I2C1_CLK_SLEEP_DISABLE#define __I2C1_CLK_ENABLE __HAL_RCC_I2C1_CLK_ENABLE#define __I2C1_CLK_DISABLE __HAL_RCC_I2C1_CLK_DISABLE#define __GPIOH_RELEASE_RESET __HAL_RCC_GPIOH_RELEASE_RESET#define __GPIOH_FORCE_RESET __HAL_RCC_GPIOH_FORCE_RESET#define __GPIOH_CLK_SLEEP_ENABLE __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE#define __GPIOH_CLK_SLEEP_DISABLE __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE#define __GPIOH_CLK_ENABLE __HAL_RCC_GPIOH_CLK_ENABLE#define __GPIOH_CLK_DISABLE __HAL_RCC_GPIOH_CLK_DISABLE#define __GPIOG_RELEASE_RESET __HAL_RCC_GPIOG_RELEASE_RESET#define __GPIOG_FORCE_RESET __HAL_RCC_GPIOG_FORCE_RESET#define __GPIOG_CLK_SLEEP_ENABLE __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE#define __GPIOG_CLK_SLEEP_DISABLE __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE#define __GPIOG_CLK_ENABLE __HAL_RCC_GPIOG_CLK_ENABLE#define __GPIOG_CLK_DISABLE __HAL_RCC_GPIOG_CLK_DISABLE#define __GPIOF_RELEASE_RESET __HAL_RCC_GPIOF_RELEASE_RESET#define __GPIOF_FORCE_RESET __HAL_RCC_GPIOF_FORCE_RESET#define __GPIOF_CLK_SLEEP_ENABLE __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE#define RCC_PERIPHCLK_PLLI2S ((uint32_t)0x02000000U)#define RCC_PERIPHCLK_SPDIFRX ((uint32_t)0x01000000U)#define RCC_PERIPHCLK_SDMMC1 ((uint32_t)0x00800000U)#define RCC_PERIPHCLK_CEC ((uint32_t)0x00400000U)#define RCC_PERIPHCLK_CLK48 ((uint32_t)0x00200000U)#define RCC_PERIPHCLK_SAI2 ((uint32_t)0x00100000U)#define RCC_PERIPHCLK_SAI1 ((uint32_t)0x00080000U)#define RCC_PERIPHCLK_LPTIM1 ((uint32_t)0x00040000U)#define RCC_PERIPHCLK_I2C4 ((uint32_t)0x00020000U)#define RCC_PERIPHCLK_I2C3 ((uint32_t)0x00010000U)#define RCC_PERIPHCLK_I2C2 ((uint32_t)0x00008000U)#define RCC_PERIPHCLK_I2C1 ((uint32_t)0x00004000U)#define RCC_PERIPHCLK_UART8 ((uint32_t)0x00002000U)#define RCC_PERIPHCLK_UART7 ((uint32_t)0x00001000U)#define RCC_PERIPHCLK_USART6 ((uint32_t)0x00000800U)#define RCC_PERIPHCLK_UART5 ((uint32_t)0x00000400U)#define RCC_PERIPHCLK_UART4 ((uint32_t)0x00000200U)#define RCC_PERIPHCLK_USART3 ((uint32_t)0x00000100U)#define RCC_PERIPHCLK_USART2 ((uint32_t)0x00000080U)#define RCC_PERIPHCLK_USART1 ((uint32_t)0x00000040U)#define RCC_PERIPHCLK_RTC ((uint32_t)0x00000020U)#define RCC_PERIPHCLK_TIM ((uint32_t)0x00000010U)#define RCC_PERIPHCLK_I2S ((uint32_t)0x00000001U)#define IS_RCC_LSE_DRIVE(DRIVE) (((DRIVE) == RCC_LSEDRIVE_LOW) || ((DRIVE) == RCC_LSEDRIVE_MEDIUMLOW) || ((DRIVE) == RCC_LSEDRIVE_MEDIUMHIGH) || ((DRIVE) == RCC_LSEDRIVE_HIGH))#define IS_RCC_RTCCLKSOURCE(SOURCE) (((SOURCE) == RCC_RTCCLKSOURCE_LSE) || ((SOURCE) == RCC_RTCCLKSOURCE_LSI) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV2) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV3) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV4) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV5) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV6) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV7) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV8) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV9) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV10) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV11) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV12) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV13) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV14) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV15) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV16) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV17) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV18) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV19) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV20) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV21) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV22) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV23) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV24) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV25) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV26) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV27) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV28) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV29) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV30) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV31))#define IS_RCC_CALIBRATION_VALUE(VALUE) ((VALUE) <= 0x1F)#define IS_RCC_MCODIV(DIV) (((DIV) == RCC_MCODIV_1) || ((DIV) == RCC_MCODIV_2) || ((DIV) == RCC_MCODIV_3) || ((DIV) == RCC_MCODIV_4) || ((DIV) == RCC_MCODIV_5))#define IS_RCC_MCO2SOURCE(SOURCE) (((SOURCE) == RCC_MCO2SOURCE_SYSCLK) || ((SOURCE) == RCC_MCO2SOURCE_PLLI2SCLK)|| ((SOURCE) == RCC_MCO2SOURCE_HSE) || ((SOURCE) == RCC_MCO2SOURCE_PLLCLK))#define IS_RCC_MCO1SOURCE(SOURCE) (((SOURCE) == RCC_MCO1SOURCE_HSI) || ((SOURCE) == RCC_MCO1SOURCE_LSE) || ((SOURCE) == RCC_MCO1SOURCE_HSE) || ((SOURCE) == RCC_MCO1SOURCE_PLLCLK))#define IS_RCC_MCO(MCOX) (((MCOX) == RCC_MCO1) || ((MCOX) == RCC_MCO2))#define FLASH_TYPEERASE_SECTORS ((uint32_t)0x00U)#define IS_FLASH_TYPEPROGRAM(VALUE) (((VALUE) == FLASH_TYPEPROGRAM_BYTE) || ((VALUE) == FLASH_TYPEPROGRAM_HALFWORD) || ((VALUE) == FLASH_TYPEPROGRAM_WORD) || ((VALUE) == FLASH_TYPEPROGRAM_DOUBLEWORD))#define OPTCR_BYTE1_ADDRESS ((uint32_t)0x40023C15)#define __HAL_FLASH_CLEAR_FLAG(__FLAG__) (FLASH->SR = (__FLAG__))#define __HAL_FLASH_GET_FLAG(__FLAG__) ((FLASH->SR & (__FLAG__)))#define __HAL_FLASH_DISABLE_IT(__INTERRUPT__) (FLASH->CR &= ~(uint32_t)(__INTERRUPT__))#define __HAL_FLASH_ENABLE_IT(__INTERRUPT__) (FLASH->CR |= (__INTERRUPT__))#define __HAL_FLASH_ART_RESET() (FLASH->ACR |= FLASH_ACR_ARTRST)#define __HAL_FLASH_ART_DISABLE() CLEAR_BIT(FLASH->ACR, FLASH_ACR_ARTEN)#define __HAL_FLASH_ART_ENABLE() SET_BIT(FLASH->ACR, FLASH_ACR_ARTEN)#define __HAL_FLASH_PREFETCH_BUFFER_DISABLE() (FLASH->ACR &= (~FLASH_ACR_PRFTEN))#define __HAL_FLASH_PREFETCH_BUFFER_ENABLE() (FLASH->ACR |= FLASH_ACR_PRFTEN)#define __HAL_FLASH_GET_LATENCY() (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY))#define __HAL_FLASH_SET_LATENCY(__LATENCY__) MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(__LATENCY__))#define FLASH_SECTOR_7 ((uint32_t)7U)#define FLASH_SECTOR_6 ((uint32_t)6U)#define FLASH_SECTOR_5 ((uint32_t)5U)#define FLASH_SECTOR_4 ((uint32_t)4U)#define FLASH_SECTOR_3 ((uint32_t)3U)#define FLASH_SECTOR_2 ((uint32_t)2U)#define FLASH_SECTOR_1 ((uint32_t)1U)#define FLASH_SECTOR_0 ((uint32_t)0U)#define FLASH_OPT_KEY2 ((uint32_t)0x4C5D6E7FU)#define FLASH_OPT_KEY1 ((uint32_t)0x08192A3BU)#define FLASH_KEY2 ((uint32_t)0xCDEF89ABU)#define FLASH_KEY1 ((uint32_t)0x45670123U)#define CR_PSIZE_MASK ((uint32_t)0xFFFFFCFFU)#define FLASH_PSIZE_DOUBLE_WORD ((uint32_t)FLASH_CR_PSIZE)#define FLASH_PSIZE_WORD ((uint32_t)FLASH_CR_PSIZE_1)#define FLASH_PSIZE_HALF_WORD ((uint32_t)FLASH_CR_PSIZE_0)#define FLASH_PSIZE_BYTE ((uint32_t)0x00000000U)#define FLASH_IT_ERR ((uint32_t)0x02000000U)#define FLASH_IT_EOP FLASH_CR_EOPIE#define FLASH_FLAG_ALL_ERRORS (FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR | FLASH_FLAG_ERSERR)#define FLASH_FLAG_BSY FLASH_SR_BSY#define FLASH_FLAG_ERSERR FLASH_SR_ERSERR#define FLASH_FLAG_PGPERR FLASH_SR_PGPERR#define FLASH_FLAG_PGAERR FLASH_SR_PGAERR#define FLASH_FLAG_WRPERR FLASH_SR_WRPERR#define FLASH_FLAG_OPERR FLASH_SR_OPERR#define FLASH_FLAG_EOP FLASH_SR_EOP#define FLASH_TYPEPROGRAM_DOUBLEWORD ((uint32_t)0x03U)#define FLASH_TYPEPROGRAM_WORD ((uint32_t)0x02U)#define FLASH_TYPEPROGRAM_HALFWORD ((uint32_t)0x01U)#define FLASH_TYPEPROGRAM_BYTE ((uint32_t)0x00U)#define HAL_FLASH_ERROR_RD ((uint32_t)0x00000040U)#define HAL_FLASH_ERROR_OPERATION ((uint32_t)0x00000020U)#define HAL_FLASH_ERROR_WRP ((uint32_t)0x00000010U)#define HAL_FLASH_ERROR_PGA ((uint32_t)0x00000008U)#define HAL_FLASH_ERROR_PGP ((uint32_t)0x00000004U)#define HAL_FLASH_ERROR_ERS ((uint32_t)0x00000002U)#define HAL_FLASH_ERROR_NONE ((uint32_t)0x00000000U)#define __FMC_SDRAM_CLEAR_FLAG(__INSTANCE__,__FLAG__) ((__INSTANCE__)->SDRTR |= (__FLAG__))#define __FMC_SDRAM_GET_FLAG(__INSTANCE__,__FLAG__) (((__INSTANCE__)->SDSR &(__FLAG__)) == (__FLAG__))#define __FMC_SDRAM_DISABLE_IT(__INSTANCE__,__INTERRUPT__) ((__INSTANCE__)->SDRTR &= ~(__INTERRUPT__))#define __FMC_SDRAM_ENABLE_IT(__INSTANCE__,__INTERRUPT__) ((__INSTANCE__)->SDRTR |= (__INTERRUPT__))#define __FMC_NAND_CLEAR_FLAG(__INSTANCE__,__FLAG__) ((__INSTANCE__)->SR &= ~(__FLAG__))#define __FMC_NAND_GET_FLAG(__INSTANCE__,__BANK__,__FLAG__) (((__INSTANCE__)->SR &(__FLAG__)) == (__FLAG__))#define __FMC_NAND_DISABLE_IT(__INSTANCE__,__INTERRUPT__) ((__INSTANCE__)->SR &= ~(__INTERRUPT__))#define __FMC_NAND_ENABLE_IT(__INSTANCE__,__INTERRUPT__) ((__INSTANCE__)->SR |= (__INTERRUPT__))#define __FMC_NAND_DISABLE(__INSTANCE__,__BANK__) CLEAR_BIT((__INSTANCE__)->PCR, FMC_PCR_PBKEN)#define __FMC_NAND_ENABLE(__INSTANCE__) ((__INSTANCE__)->PCR |= FMC_PCR_PBKEN)#define __FMC_NORSRAM_DISABLE(__INSTANCE__,__BANK__) ((__INSTANCE__)->BTCR[(__BANK__)] &= ~FMC_BCR1_MBKEN)#define __FMC_NORSRAM_ENABLE(__INSTANCE__,__BANK__) ((__INSTANCE__)->BTCR[(__BANK__)] |= FMC_BCR1_MBKEN)#define FMC_SDRAM_FLAG_REFRESH_ERROR FMC_SDRTR_CRE#define FMC_SDRAM_FLAG_BUSY FMC_SDSR_BUSY#define FMC_SDRAM_FLAG_REFRESH_IT FMC_SDSR_RE#define FMC_FLAG_FEMPT (0x00000040U)#define FMC_FLAG_FALLING_EDGE (0x00000004U)#define FMC_FLAG_LEVEL (0x00000002U)#define FMC_FLAG_RISING_EDGE (0x00000001U)#define FMC_IT_REFRESH_ERROR (0x00004000U)#define FMC_IT_FALLING_EDGE (0x00000020U)#define FMC_IT_LEVEL (0x00000010U)#define FMC_IT_RISING_EDGE (0x00000008U)#define FMC_SDRAM_POWER_DOWN_MODE FMC_SDSR_MODES1_1#define FMC_SDRAM_SELF_REFRESH_MODE FMC_SDSR_MODES1_0#define FMC_SDRAM_NORMAL_MODE (0x00000000U)#define FMC_SDRAM_CMD_TARGET_BANK1_2 (0x00000018U)#define FMC_SDRAM_CMD_TARGET_BANK2 FMC_SDCMR_CTB2#define FMC_SDRAM_CMD_POWERDOWN_MODE (0x00000006U)#define FMC_SDRAM_CMD_SELFREFRESH_MODE (0x00000005U)#define FMC_SDRAM_CMD_NORMAL_MODE (0x00000000U)#define FMC_SDRAM_RPIPE_DELAY_2 (0x00004000U)#define FMC_SDRAM_RPIPE_DELAY_1 (0x00002000U)#define FMC_SDRAM_RBURST_DISABLE (0x00000000U)#define FMC_SDRAM_CLOCK_PERIOD_3 (0x00000C00U)#define FMC_SDRAM_CLOCK_DISABLE (0x00000000U)#define FMC_SDRAM_WRITE_PROTECTION_ENABLE (0x00000200U)#define FMC_SDRAM_CAS_LATENCY_2 (0x00000100U)#define FMC_SDRAM_CAS_LATENCY_1 (0x00000080U)#define FMC_SDRAM_INTERN_BANKS_NUM_2 (0x00000000U)#define FMC_SDRAM_MEM_BUS_WIDTH_16 (0x00000010U)#define FMC_SDRAM_MEM_BUS_WIDTH_8 (0x00000000U)#define FMC_SDRAM_ROW_BITS_NUM_13 (0x00000008U)#define FMC_SDRAM_ROW_BITS_NUM_11 (0x00000000U)#define FMC_SDRAM_COLUMN_BITS_NUM_11 (0x00000003U)#define FMC_SDRAM_COLUMN_BITS_NUM_10 (0x00000002U)#define FMC_SDRAM_COLUMN_BITS_NUM_8 (0x00000000U)#define FMC_SDRAM_BANK2 (0x00000001U)#define FMC_NAND_ECC_PAGE_SIZE_8192BYTE (0x000A0000U)#define FMC_NAND_ECC_PAGE_SIZE_4096BYTE (0x00080000U)#define FMC_NAND_ECC_PAGE_SIZE_2048BYTE (0x00060000U)#define FMC_NAND_ECC_PAGE_SIZE_1024BYTE (0x00040000U)#define FMC_NAND_ECC_PAGE_SIZE_512BYTE (0x00020000U)#define FMC_NAND_ECC_PAGE_SIZE_256BYTE (0x00000000U)#define FMC_NAND_ECC_ENABLE (0x00000040U)#define FMC_NAND_ECC_DISABLE (0x00000000U)#define FMC_NAND_MEM_BUS_WIDTH_16 (0x00000010U)#define FMC_NAND_MEM_BUS_WIDTH_8 (0x00000000U)#define FMC_PCR_MEMORY_TYPE_NAND (0x00000008U)#define FMC_NAND_WAIT_FEATURE_ENABLE (0x00000002U)#define FMC_NAND_WAIT_FEATURE_DISABLE (0x00000000U)#define FMC_NAND_BANK3 (0x00000100U)#define FMC_ACCESS_MODE_D (0x30000000U)#define FMC_ACCESS_MODE_C (0x20000000U)#define FMC_ACCESS_MODE_B (0x10000000U)#define FMC_WRITE_FIFO_ENABLE (0x00000000U)#define FMC_WRITE_FIFO_DISABLE FMC_BCR1_WFDIS#define FMC_CONTINUOUS_CLOCK_SYNC_ASYNC (0x00100000U)#define FMC_WRITE_BURST_ENABLE (0x00080000U)#define FMC_PAGE_SIZE_1024 FMC_BCR1_CPSIZE_2#define FMC_PAGE_SIZE_512 (FMC_BCR1_CPSIZE_0 | FMC_BCR1_CPSIZE_1)#define FMC_PAGE_SIZE_256 FMC_BCR1_CPSIZE_1#define FMC_PAGE_SIZE_128 FMC_BCR1_CPSIZE_0#define FMC_PAGE_SIZE_NONE (0x00000000U)#define FMC_ASYNCHRONOUS_WAIT_ENABLE (0x00008000U)#define FMC_EXTENDED_MODE_ENABLE (0x00004000U)#define FMC_WAIT_SIGNAL_ENABLE (0x00002000U)#define FMC_WRITE_OPERATION_DISABLE (0x00000000U)#define FMC_WAIT_TIMING_DURING_WS (0x00000800U)#define FMC_WAIT_SIGNAL_POLARITY_HIGH (0x00000200U)#define FMC_BURST_ACCESS_MODE_ENABLE (0x00000100U)#define FMC_NORSRAM_FLASH_ACCESS_DISABLE (0x00000000U)#define FMC_NORSRAM_FLASH_ACCESS_ENABLE (0x00000040U)#define FMC_NORSRAM_MEM_BUS_WIDTH_32 (0x00000020U)#define FMC_NORSRAM_MEM_BUS_WIDTH_8 (0x00000000U)#define FMC_MEMORY_TYPE_NOR (0x00000008U)#define FMC_MEMORY_TYPE_PSRAM (0x00000004U)#define FMC_DATA_ADDRESS_MUX_ENABLE (0x00000002U)#define FMC_NORSRAM_BANK4 (0x00000006U)#define FMC_NORSRAM_BANK2 (0x00000002U)#define FMC_NORSRAM_BANK1 (0x00000000U)#define FMC_NAND_DEVICE FMC_Bank3#define FMC_SDRAM_TypeDef FMC_Bank5_6_TypeDef#define FMC_NAND_TypeDef FMC_Bank3_TypeDef#define FMC_NORSRAM_EXTENDED_TypeDef FMC_Bank1E_TypeDef#define FMC_NORSRAM_TypeDef FMC_Bank1_TypeDef#define IS_FMC_CAS_LATENCY(__LATENCY__) (((__LATENCY__) == FMC_SDRAM_CAS_LATENCY_1) || ((__LATENCY__) == FMC_SDRAM_CAS_LATENCY_2) || ((__LATENCY__) == FMC_SDRAM_CAS_LATENCY_3))#define IS_FMC_INTERNALBANK_NUMBER(__NUMBER__) (((__NUMBER__) == FMC_SDRAM_INTERN_BANKS_NUM_2) || ((__NUMBER__) == FMC_SDRAM_INTERN_BANKS_NUM_4))#define IS_FMC_ROWBITS_NUMBER(__ROW__) (((__ROW__) == FMC_SDRAM_ROW_BITS_NUM_11) || ((__ROW__) == FMC_SDRAM_ROW_BITS_NUM_12) || ((__ROW__) == FMC_SDRAM_ROW_BITS_NUM_13))#define IS_FMC_COLUMNBITS_NUMBER(__COLUMN__) (((__COLUMN__) == FMC_SDRAM_COLUMN_BITS_NUM_8) || ((__COLUMN__) == FMC_SDRAM_COLUMN_BITS_NUM_9) || ((__COLUMN__) == FMC_SDRAM_COLUMN_BITS_NUM_10) || ((__COLUMN__) == FMC_SDRAM_COLUMN_BITS_NUM_11))#define IS_FMC_SDRAM_BANK(__BANK__) (((__BANK__) == FMC_SDRAM_BANK1) || ((__BANK__) == FMC_SDRAM_BANK2))#define IS_FMC_SDRAM_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_SDRAM_DEVICE)#define IS_FMC_REFRESH_RATE(__RATE__) ((__RATE__) <= 8191U)#define IS_FMC_MODE_REGISTER(__CONTENT__) ((__CONTENT__) <= 8191U)#define IS_FMC_AUTOREFRESH_NUMBER(__NUMBER__) (((__NUMBER__) > 0U) && ((__NUMBER__) <= 15U))#define IS_FMC_RCD_DELAY(__DELAY__) (((__DELAY__) > 0U) && ((__DELAY__) <= 16U))#define IS_FMC_RP_DELAY(__DELAY__) (((__DELAY__) > 0U) && ((__DELAY__) <= 16U))#define IS_FMC_WRITE_RECOVERY_TIME(__TIME__) (((__TIME__) > 0U) && ((__TIME__) <= 16U))#define IS_FMC_ROWCYCLE_DELAY(__DELAY__) (((__DELAY__) > 0U) && ((__DELAY__) <= 16U))#define IS_FMC_SELFREFRESH_TIME(__TIME__) (((__TIME__) > 0U) && ((__TIME__) <= 16U))#define IS_FMC_EXITSELFREFRESH_DELAY(__DELAY__) (((__DELAY__) > 0U) && ((__DELAY__) <= 16U))#define IS_FMC_LOADTOACTIVE_DELAY(__DELAY__) (((__DELAY__) > 0U) && ((__DELAY__) <= 16U))#define IS_FMC_COMMAND_TARGET(__TARGET__) (((__TARGET__) == FMC_SDRAM_CMD_TARGET_BANK1) || ((__TARGET__) == FMC_SDRAM_CMD_TARGET_BANK2) || ((__TARGET__) == FMC_SDRAM_CMD_TARGET_BANK1_2))#define IS_FMC_COMMAND_MODE(__COMMAND__) (((__COMMAND__) == FMC_SDRAM_CMD_NORMAL_MODE) || ((__COMMAND__) == FMC_SDRAM_CMD_CLK_ENABLE) || ((__COMMAND__) == FMC_SDRAM_CMD_PALL) || ((__COMMAND__) == FMC_SDRAM_CMD_AUTOREFRESH_MODE) || ((__COMMAND__) == FMC_SDRAM_CMD_LOAD_MODE) || ((__COMMAND__) == FMC_SDRAM_CMD_SELFREFRESH_MODE) || ((__COMMAND__) == FMC_SDRAM_CMD_POWERDOWN_MODE))#define IS_FMC_READPIPE_DELAY(__DELAY__) (((__DELAY__) == FMC_SDRAM_RPIPE_DELAY_0) || ((__DELAY__) == FMC_SDRAM_RPIPE_DELAY_1) || ((__DELAY__) == FMC_SDRAM_RPIPE_DELAY_2))#define IS_FMC_READ_BURST(__RBURST__) (((__RBURST__) == FMC_SDRAM_RBURST_DISABLE) || ((__RBURST__) == FMC_SDRAM_RBURST_ENABLE))#define IS_FMC_SDCLOCK_PERIOD(__PERIOD__) (((__PERIOD__) == FMC_SDRAM_CLOCK_DISABLE) || ((__PERIOD__) == FMC_SDRAM_CLOCK_PERIOD_2) || ((__PERIOD__) == FMC_SDRAM_CLOCK_PERIOD_3))#define IS_FMC_WRITE_PROTECTION(__WRITE__) (((__WRITE__) == FMC_SDRAM_WRITE_PROTECTION_DISABLE) || ((__WRITE__) == FMC_SDRAM_WRITE_PROTECTION_ENABLE))#define IS_FMC_SDMEMORY_WIDTH(__WIDTH__) (((__WIDTH__) == FMC_SDRAM_MEM_BUS_WIDTH_8) || ((__WIDTH__) == FMC_SDRAM_MEM_BUS_WIDTH_16) || ((__WIDTH__) == FMC_SDRAM_MEM_BUS_WIDTH_32))#define IS_FMC_NAND_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NAND_DEVICE)#define IS_FMC_HIZ_TIME(__TIME__) ((__TIME__) <= 254U)#define IS_FMC_HOLD_TIME(__TIME__) ((__TIME__) <= 254U)#define IS_FMC_WAIT_TIME(__TIME__) ((__TIME__) <= 254U)#define IS_FMC_SETUP_TIME(__TIME__) ((__TIME__) <= 254U)#define IS_FMC_TAR_TIME(__TIME__) ((__TIME__) <= 255U)#define IS_FMC_TCLR_TIME(__TIME__) ((__TIME__) <= 255U)#define IS_FMC_ECCPAGE_SIZE(__SIZE__) (((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_256BYTE) || ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_512BYTE) || ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_1024BYTE) || ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_2048BYTE) || ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_4096BYTE) || ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_8192BYTE))#define IS_FMC_ECC_STATE(__STATE__) (((__STATE__) == FMC_NAND_ECC_DISABLE) || ((__STATE__) == FMC_NAND_ECC_ENABLE))#define IS_FMC_NAND_MEMORY_WIDTH(__WIDTH__) (((__WIDTH__) == FMC_NAND_MEM_BUS_WIDTH_8) || ((__WIDTH__) == FMC_NAND_MEM_BUS_WIDTH_16))#define IS_FMC_WAIT_FEATURE(__FEATURE__) (((__FEATURE__) == FMC_NAND_WAIT_FEATURE_DISABLE) || ((__FEATURE__) == FMC_NAND_WAIT_FEATURE_ENABLE))#define IS_FMC_NAND_BANK(__BANK__) ((__BANK__) == FMC_NAND_BANK3)#define IS_FMC_NORSRAM_EXTENDED_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NORSRAM_EXTENDED_DEVICE)#define IS_FMC_NORSRAM_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NORSRAM_DEVICE)#define IS_FMC_CLK_DIV(__DIV__) (((__DIV__) > 1U) && ((__DIV__) <= 16U))#define IS_FMC_TURNAROUND_TIME(__TIME__) ((__TIME__) <= 15U)#define IS_FMC_DATAHOLD_DURATION(__DATAHOLD__) ((__DATAHOLD__) <= 3U)#define IS_FMC_DATASETUP_TIME(__TIME__) (((__TIME__) > 0U) && ((__TIME__) <= 255U))#define IS_FMC_ADDRESS_HOLD_TIME(__TIME__) (((__TIME__) > 0U) && ((__TIME__) <= 15U))#define IS_FMC_ADDRESS_SETUP_TIME(__TIME__) ((__TIME__) <= 15U)#define IS_FMC_CONTINOUS_CLOCK(__CCLOCK__) (((__CCLOCK__) == FMC_CONTINUOUS_CLOCK_SYNC_ONLY) || ((__CCLOCK__) == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC))#define IS_FMC_WRITE_BURST(__BURST__) (((__BURST__) == FMC_WRITE_BURST_DISABLE) || ((__BURST__) == FMC_WRITE_BURST_ENABLE))#define IS_FMC_DATA_LATENCY(__LATENCY__) (((__LATENCY__) > 1U) && ((__LATENCY__) <= 17U))#define IS_FMC_ASYNWAIT(__STATE__) (((__STATE__) == FMC_ASYNCHRONOUS_WAIT_DISABLE) || ((__STATE__) == FMC_ASYNCHRONOUS_WAIT_ENABLE))#define IS_FMC_EXTENDED_MODE(__MODE__) (((__MODE__) == FMC_EXTENDED_MODE_DISABLE) || ((__MODE__) == FMC_EXTENDED_MODE_ENABLE))#define IS_FMC_WAITE_SIGNAL(__SIGNAL__) (((__SIGNAL__) == FMC_WAIT_SIGNAL_DISABLE) || ((__SIGNAL__) == FMC_WAIT_SIGNAL_ENABLE))#define IS_FMC_WRITE_OPERATION(__OPERATION__) (((__OPERATION__) == FMC_WRITE_OPERATION_DISABLE) || ((__OPERATION__) == FMC_WRITE_OPERATION_ENABLE))#define IS_FMC_WAIT_SIGNAL_ACTIVE(__ACTIVE__) (((__ACTIVE__) == FMC_WAIT_TIMING_BEFORE_WS) || ((__ACTIVE__) == FMC_WAIT_TIMING_DURING_WS))#define IS_FMC_WAIT_POLARITY(__POLARITY__) (((__POLARITY__) == FMC_WAIT_SIGNAL_POLARITY_LOW) || ((__POLARITY__) == FMC_WAIT_SIGNAL_POLARITY_HIGH))#define IS_FMC_BURSTMODE(__STATE__) (((__STATE__) == FMC_BURST_ACCESS_MODE_DISABLE) || ((__STATE__) == FMC_BURST_ACCESS_MODE_ENABLE))#define IS_FMC_ACCESS_MODE(__MODE__) (((__MODE__) == FMC_ACCESS_MODE_A) || ((__MODE__) == FMC_ACCESS_MODE_B) || ((__MODE__) == FMC_ACCESS_MODE_C) || ((__MODE__) == FMC_ACCESS_MODE_D))#define IS_FMC_WRITE_FIFO(__FIFO__) (((__FIFO__) == FMC_WRITE_FIFO_DISABLE) || ((__FIFO__) == FMC_WRITE_FIFO_ENABLE))#define IS_FMC_PAGESIZE(__SIZE__) (((__SIZE__) == FMC_PAGE_SIZE_NONE) || ((__SIZE__) == FMC_PAGE_SIZE_128) || ((__SIZE__) == FMC_PAGE_SIZE_256) || ((__SIZE__) == FMC_PAGE_SIZE_512) || ((__SIZE__) == FMC_PAGE_SIZE_1024))#define IS_FMC_NORSRAM_MEMORY_WIDTH(__WIDTH__) (((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_8) || ((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_16) || ((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_32))#define IS_FMC_MEMORY(__MEMORY__) (((__MEMORY__) == FMC_MEMORY_TYPE_SRAM) || ((__MEMORY__) == FMC_MEMORY_TYPE_PSRAM)|| ((__MEMORY__) == FMC_MEMORY_TYPE_NOR))#define IS_FMC_MUX(__MUX__) (((__MUX__) == FMC_DATA_ADDRESS_MUX_DISABLE) || ((__MUX__) == FMC_DATA_ADDRESS_MUX_ENABLE))#define IS_FMC_NORSRAM_BANK(__BANK__) (((__BANK__) == FMC_NORSRAM_BANK1) || ((__BANK__) == FMC_NORSRAM_BANK2) || ((__BANK__) == FMC_NORSRAM_BANK3) || ((__BANK__) == FMC_NORSRAM_BANK4))#define __HAL_SRAM_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_SRAM_STATE_RESET)#define USE_HAL_SRAM_REGISTER_CALLBACKS 0U#define NOR_WRITE(__ADDRESS__,__DATA__) do{ (*(__IO uint16_t *)((uint32_t)(__ADDRESS__)) = (__DATA__)); __DSB(); } while(0)#define NOR_ADDR_SHIFT(__NOR_ADDRESS,__NOR_MEMORY_WIDTH_,__ADDRESS__) ((uint32_t)(((__NOR_MEMORY_WIDTH_) == NOR_MEMORY_16B)? ((uint32_t)((__NOR_ADDRESS) + (2U * (__ADDRESS__)))): ((uint32_t)((__NOR_ADDRESS) + (__ADDRESS__)))))#define NOR_MEMORY_ADRESS4 (0x6C000000U)#define NOR_MEMORY_ADRESS3 (0x68000000U)#define NOR_MEMORY_ADRESS2 (0x64000000U)#define NOR_MEMORY_ADRESS1 (0x60000000U)#define NOR_MEMORY_16B ((uint8_t)0x01)#define NOR_MEMORY_8B ((uint8_t)0x00)#define NOR_TMEOUT ((uint16_t)0xFFFF)#define CFI4_ADDRESS ((uint16_t)0x0064)#define CFI3_ADDRESS ((uint16_t)0x0063)#define CFI2_ADDRESS ((uint16_t)0x0062)#define CFI1_ADDRESS ((uint16_t)0x0061)#define DEVICE_CODE3_ADDR ((uint16_t)0x000F)#define DEVICE_CODE2_ADDR ((uint16_t)0x000E)#define DEVICE_CODE1_ADDR ((uint16_t)0x0001)#define MC_ADDRESS ((uint16_t)0x0000)#define __HAL_NOR_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_NOR_STATE_RESET)#define USE_HAL_NOR_REGISTER_CALLBACKS 0U#define __HAL_SDRAM_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_SDRAM_STATE_RESET)#define USE_HAL_SDRAM_REGISTER_CALLBACKS 0U#define IS_I2C_FASTMODEPLUS(__CONFIG__) ((((__CONFIG__) & I2C_FASTMODEPLUS_PB6) == I2C_FASTMODEPLUS_PB6) || (((__CONFIG__) & I2C_FASTMODEPLUS_PB7) == I2C_FASTMODEPLUS_PB7) || (((__CONFIG__) & I2C_FASTMODEPLUS_PB8) == I2C_FASTMODEPLUS_PB8) || (((__CONFIG__) & I2C_FASTMODEPLUS_PB9) == I2C_FASTMODEPLUS_PB9) || (((__CONFIG__) & I2C_FASTMODEPLUS_I2C1) == I2C_FASTMODEPLUS_I2C1) || (((__CONFIG__) & I2C_FASTMODEPLUS_I2C2) == I2C_FASTMODEPLUS_I2C2) || (((__CONFIG__) & I2C_FASTMODEPLUS_I2C3) == I2C_FASTMODEPLUS_I2C3) || (((__CONFIG__) & I2C_FASTMODEPLUS_I2C4) == I2C_FASTMODEPLUS_I2C4))#define IS_I2C_DIGITAL_FILTER(FILTER) ((FILTER) <= 0x0000000FU)#define IS_I2C_ANALOG_FILTER(FILTER) (((FILTER) == I2C_ANALOGFILTER_ENABLE) || ((FILTER) == I2C_ANALOGFILTER_DISABLE))#define I2C_FASTMODEPLUS_I2C4 SYSCFG_PMC_I2C4_FMP#define I2C_FASTMODEPLUS_I2C3 SYSCFG_PMC_I2C3_FMP#define I2C_FASTMODEPLUS_I2C2 SYSCFG_PMC_I2C2_FMP#define I2C_FASTMODEPLUS_I2C1 SYSCFG_PMC_I2C1_FMP#define I2C_FASTMODEPLUS_PB9 SYSCFG_PMC_I2C_PB9_FMP#define I2C_FASTMODEPLUS_PB8 SYSCFG_PMC_I2C_PB8_FMP#define I2C_FASTMODEPLUS_PB7 SYSCFG_PMC_I2C_PB7_FMP#define I2C_FASTMODEPLUS_PB6 SYSCFG_PMC_I2C_PB6_FMP#define I2C_FMP_NOT_SUPPORTED 0xAAAA0000U#define I2C_ANALOGFILTER_DISABLE I2C_CR1_ANFOFF#define I2C_ANALOGFILTER_ENABLE 0x00000000U#define I2C_CHECK_IT_SOURCE(__CR1__,__IT__) ((((__CR1__) & (__IT__)) == (__IT__)) ? SET : RESET)#define I2C_CHECK_FLAG(__ISR__,__FLAG__) ((((__ISR__) & ((__FLAG__) & I2C_FLAG_MASK)) == ((__FLAG__) & I2C_FLAG_MASK)) ? SET : RESET)#define I2C_GENERATE_START(__ADDMODE__,__ADDRESS__) (((__ADDMODE__) == I2C_ADDRESSINGMODE_7BIT) ? (uint32_t)((((uint32_t)(__ADDRESS__) & (I2C_CR2_SADD)) | (I2C_CR2_START) | (I2C_CR2_AUTOEND)) & (~I2C_CR2_RD_WRN)) : (uint32_t)((((uint32_t)(__ADDRESS__) & (I2C_CR2_SADD)) | (I2C_CR2_ADD10) | (I2C_CR2_START) | (I2C_CR2_AUTOEND)) & (~I2C_CR2_RD_WRN)))#define I2C_MEM_ADD_LSB(__ADDRESS__) ((uint8_t)((uint16_t)((__ADDRESS__) & (uint16_t)(0x00FFU))))#define I2C_MEM_ADD_MSB(__ADDRESS__) ((uint8_t)((uint16_t)(((uint16_t)((__ADDRESS__) & (uint16_t)(0xFF00U))) >> 8U)))#define IS_I2C_OWN_ADDRESS2(ADDRESS2) ((ADDRESS2) <= (uint16_t)0x00FFU)#define IS_I2C_OWN_ADDRESS1(ADDRESS1) ((ADDRESS1) <= 0x000003FFU)#define I2C_GET_OWN_ADDRESS2(__HANDLE__) ((uint16_t)((__HANDLE__)->Instance->OAR2 & I2C_OAR2_OA2))#define I2C_GET_OWN_ADDRESS1(__HANDLE__) ((uint16_t)((__HANDLE__)->Instance->OAR1 & I2C_OAR1_OA1))#define I2C_GET_STOP_MODE(__HANDLE__) ((__HANDLE__)->Instance->CR2 & I2C_CR2_AUTOEND)#define I2C_GET_DIR(__HANDLE__) ((uint8_t)(((__HANDLE__)->Instance->ISR & I2C_ISR_DIR) >> 16U))#define I2C_GET_ADDR_MATCH(__HANDLE__) ((uint16_t)(((__HANDLE__)->Instance->ISR & I2C_ISR_ADDCODE) >> 16U))#define I2C_RESET_CR2(__HANDLE__) ((__HANDLE__)->Instance->CR2 &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_HEAD10R | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_RD_WRN)))#define IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(REQUEST) (((REQUEST) == I2C_OTHER_FRAME) || ((REQUEST) == I2C_OTHER_AND_LAST_FRAME))#define IS_I2C_TRANSFER_OPTIONS_REQUEST(REQUEST) (((REQUEST) == I2C_FIRST_FRAME) || ((REQUEST) == I2C_FIRST_AND_NEXT_FRAME) || ((REQUEST) == I2C_NEXT_FRAME) || ((REQUEST) == I2C_FIRST_AND_LAST_FRAME) || ((REQUEST) == I2C_LAST_FRAME) || ((REQUEST) == I2C_LAST_FRAME_NO_STOP) || IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(REQUEST))#define IS_TRANSFER_REQUEST(REQUEST) (((REQUEST) == I2C_GENERATE_STOP) || ((REQUEST) == I2C_GENERATE_START_READ) || ((REQUEST) == I2C_GENERATE_START_WRITE) || ((REQUEST) == I2C_NO_STARTSTOP))#define IS_TRANSFER_MODE(MODE) (((MODE) == I2C_RELOAD_MODE) || ((MODE) == I2C_AUTOEND_MODE) || ((MODE) == I2C_SOFTEND_MODE))#define IS_I2C_MEMADD_SIZE(SIZE) (((SIZE) == I2C_MEMADD_SIZE_8BIT) || ((SIZE) == I2C_MEMADD_SIZE_16BIT))#define IS_I2C_NO_STRETCH(STRETCH) (((STRETCH) == I2C_NOSTRETCH_DISABLE) || ((STRETCH) == I2C_NOSTRETCH_ENABLE))#define IS_I2C_GENERAL_CALL(CALL) (((CALL) == I2C_GENERALCALL_DISABLE) || ((CALL) == I2C_GENERALCALL_ENABLE))#define IS_I2C_OWN_ADDRESS2_MASK(MASK) (((MASK) == I2C_OA2_NOMASK) || ((MASK) == I2C_OA2_MASK01) || ((MASK) == I2C_OA2_MASK02) || ((MASK) == I2C_OA2_MASK03) || ((MASK) == I2C_OA2_MASK04) || ((MASK) == I2C_OA2_MASK05) || ((MASK) == I2C_OA2_MASK06) || ((MASK) == I2C_OA2_MASK07))#define IS_I2C_DUAL_ADDRESS(ADDRESS) (((ADDRESS) == I2C_DUALADDRESS_DISABLE) || ((ADDRESS) == I2C_DUALADDRESS_ENABLE))#define IS_I2C_ADDRESSING_MODE(MODE) (((MODE) == I2C_ADDRESSINGMODE_7BIT) || ((MODE) == I2C_ADDRESSINGMODE_10BIT))#define __HAL_I2C_GENERATE_NACK(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR2, I2C_CR2_NACK))#define __HAL_I2C_DISABLE(__HANDLE__) (CLEAR_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE))#define __HAL_I2C_ENABLE(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE))#define __HAL_I2C_CLEAR_FLAG(__HANDLE__,__FLAG__) (((__FLAG__) == I2C_FLAG_TXE) ? ((__HANDLE__)->Instance->ISR |= (__FLAG__)) : ((__HANDLE__)->Instance->ICR = (__FLAG__)))#define __HAL_I2C_GET_FLAG(__HANDLE__,__FLAG__) (((((__HANDLE__)->Instance->ISR) & (__FLAG__)) == (__FLAG__)) ? SET : RESET)#define I2C_FLAG_MASK (0x0001FFFFU)#define __HAL_I2C_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((__HANDLE__)->Instance->CR1 & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)#define __HAL_I2C_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CR1 &= (~(__INTERRUPT__)))#define __HAL_I2C_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CR1 |= (__INTERRUPT__))#define __HAL_I2C_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_I2C_STATE_RESET)#define I2C_FLAG_DIR I2C_ISR_DIR#define I2C_FLAG_BUSY I2C_ISR_BUSY#define I2C_FLAG_ALERT I2C_ISR_ALERT#define I2C_FLAG_TIMEOUT I2C_ISR_TIMEOUT#define I2C_FLAG_PECERR I2C_ISR_PECERR#define I2C_FLAG_OVR I2C_ISR_OVR#define I2C_FLAG_ARLO I2C_ISR_ARLO#define I2C_FLAG_BERR I2C_ISR_BERR#define I2C_FLAG_TCR I2C_ISR_TCR#define I2C_FLAG_TC I2C_ISR_TC#define I2C_FLAG_STOPF I2C_ISR_STOPF#define I2C_FLAG_AF I2C_ISR_NACKF#define I2C_FLAG_ADDR I2C_ISR_ADDR#define I2C_FLAG_RXNE I2C_ISR_RXNE#define I2C_FLAG_TXIS I2C_ISR_TXIS#define I2C_FLAG_TXE I2C_ISR_TXE#define I2C_IT_TXI I2C_CR1_TXIE#define I2C_IT_RXI I2C_CR1_RXIE#define I2C_IT_ADDRI I2C_CR1_ADDRIE#define I2C_IT_NACKI I2C_CR1_NACKIE#define I2C_IT_STOPI I2C_CR1_STOPIE#define I2C_IT_TCI I2C_CR1_TCIE#define I2C_IT_ERRI I2C_CR1_ERRIE#define I2C_GENERATE_START_WRITE (uint32_t)(0x80000000U | I2C_CR2_START)#define I2C_GENERATE_START_READ (uint32_t)(0x80000000U | I2C_CR2_START | I2C_CR2_RD_WRN)#define I2C_GENERATE_STOP (uint32_t)(0x80000000U | I2C_CR2_STOP)#define I2C_NO_STARTSTOP (0x00000000U)#define I2C_SOFTEND_MODE (0x00000000U)#define I2C_AUTOEND_MODE I2C_CR2_AUTOEND#define I2C_RELOAD_MODE I2C_CR2_RELOAD#define I2C_DIRECTION_RECEIVE (0x00000001U)#define I2C_DIRECTION_TRANSMIT (0x00000000U)#define I2C_NOSTRETCH_ENABLE I2C_CR1_NOSTRETCH#define I2C_GENERALCALL_ENABLE I2C_CR1_GCEN#define I2C_OA2_MASK07 ((uint8_t)0x07U)#define I2C_OA2_MASK06 ((uint8_t)0x06U)#define I2C_OA2_MASK05 ((uint8_t)0x05U)#define I2C_OA2_MASK04 ((uint8_t)0x04U)#define I2C_OA2_MASK03 ((uint8_t)0x03U)#define I2C_OA2_MASK02 ((uint8_t)0x02U)#define I2C_OA2_MASK01 ((uint8_t)0x01U)#define I2C_OA2_NOMASK ((uint8_t)0x00U)#define I2C_DUALADDRESS_ENABLE I2C_OAR2_OA2EN#define I2C_ADDRESSINGMODE_10BIT (0x00000002U)#define I2C_OTHER_AND_LAST_FRAME (0x0000AA00U)#define I2C_OTHER_FRAME (0x000000AAU)#define I2C_LAST_FRAME_NO_STOP ((uint32_t)I2C_SOFTEND_MODE)#define I2C_LAST_FRAME ((uint32_t)I2C_AUTOEND_MODE)#define I2C_FIRST_AND_LAST_FRAME ((uint32_t)I2C_AUTOEND_MODE)#define I2C_NEXT_FRAME ((uint32_t)(I2C_RELOAD_MODE | I2C_SOFTEND_MODE))#define I2C_FIRST_AND_NEXT_FRAME ((uint32_t)(I2C_RELOAD_MODE | I2C_SOFTEND_MODE))#define I2C_FIRST_FRAME ((uint32_t)I2C_SOFTEND_MODE)#define HAL_I2C_ERROR_INVALID_PARAM (0x00000200U)#define HAL_I2C_ERROR_DMA_PARAM (0x00000080U)#define HAL_I2C_ERROR_SIZE (0x00000040U)#define HAL_I2C_ERROR_TIMEOUT (0x00000020U)#define HAL_I2C_ERROR_DMA (0x00000010U)#define HAL_I2C_ERROR_OVR (0x00000008U)#define HAL_I2C_ERROR_AF (0x00000004U)#define HAL_I2C_ERROR_ARLO (0x00000002U)#define HAL_I2C_ERROR_BERR (0x00000001U)#define HAL_I2C_ERROR_NONE (0x00000000U)#define USE_HAL_I2C_REGISTER_CALLBACKS 0U#define IS_DSI_PHY_TIMING(Timing) (((Timing) == DSI_TCLK_POST ) || ((Timing) == DSI_TLPX_CLK ) || ((Timing) == DSI_THS_EXIT ) || ((Timing) == DSI_TLPX_DATA ) || ((Timing) == DSI_THS_ZERO ) || ((Timing) == DSI_THS_TRAIL ) || ((Timing) == DSI_THS_PREPARE ) || ((Timing) == DSI_TCLK_ZERO ) || ((Timing) == DSI_TCLK_PREPARE))#define IS_DSI_LANE(Lane) (((Lane) == DSI_CLOCK_LANE) || ((Lane) == DSI_DATA_LANE0) || ((Lane) == DSI_DATA_LANE1))#define IS_DSI_CUSTOM_LANE(CustomLane) (((CustomLane) == DSI_SWAP_LANE_PINS) || ((CustomLane) == DSI_INVERT_HS_SIGNAL))#define IS_DSI_LANE_GROUP(Lane) (((Lane) == DSI_CLOCK_LANE) || ((Lane) == DSI_DATA_LANES))#define IS_DSI_COMMUNICATION_DELAY(CommDelay) (((CommDelay) == DSI_SLEW_RATE_HSTX) || ((CommDelay) == DSI_SLEW_RATE_LPTX) || ((CommDelay) == DSI_HS_DELAY))#define IS_DSI_READ_PACKET_TYPE(MODE) (((MODE) == DSI_DCS_SHORT_PKT_READ) || ((MODE) == DSI_GEN_SHORT_PKT_READ_P0) || ((MODE) == DSI_GEN_SHORT_PKT_READ_P1) || ((MODE) == DSI_GEN_SHORT_PKT_READ_P2))#define IS_DSI_LONG_WRITE_PACKET_TYPE(MODE) (((MODE) == DSI_DCS_LONG_PKT_WRITE) || ((MODE) == DSI_GEN_LONG_PKT_WRITE))#define IS_DSI_SHORT_WRITE_PACKET_TYPE(MODE) (((MODE) == DSI_DCS_SHORT_PKT_WRITE_P0) || ((MODE) == DSI_DCS_SHORT_PKT_WRITE_P1) || ((MODE) == DSI_GEN_SHORT_PKT_WRITE_P0) || ((MODE) == DSI_GEN_SHORT_PKT_WRITE_P1) || ((MODE) == DSI_GEN_SHORT_PKT_WRITE_P2))#define IS_DSI_LP_MRDP(LP_MRDP) (((LP_MRDP) == DSI_LP_MRDP_DISABLE) || ((LP_MRDP) == DSI_LP_MRDP_ENABLE))#define IS_DSI_LP_DLW(LP_DLW) (((LP_DLW) == DSI_LP_DLW_DISABLE) || ((LP_DLW) == DSI_LP_DLW_ENABLE))#define IS_DSI_LP_DSR0P(LP_DSR0P) (((LP_DSR0P) == DSI_LP_DSR0P_DISABLE) || ((LP_DSR0P) == DSI_LP_DSR0P_ENABLE))#define IS_DSI_LP_DSW1P(LP_DSW1P) (((LP_DSW1P) == DSI_LP_DSW1P_DISABLE) || ((LP_DSW1P) == DSI_LP_DSW1P_ENABLE))#define IS_DSI_LP_DSW0P(LP_DSW0P) (((LP_DSW0P) == DSI_LP_DSW0P_DISABLE) || ((LP_DSW0P) == DSI_LP_DSW0P_ENABLE))#define IS_DSI_LP_GLW(LP_GLW) (((LP_GLW) == DSI_LP_GLW_DISABLE) || ((LP_GLW) == DSI_LP_GLW_ENABLE))#define IS_DSI_LP_GSR2P(LP_GSR2P) (((LP_GSR2P) == DSI_LP_GSR2P_DISABLE) || ((LP_GSR2P) == DSI_LP_GSR2P_ENABLE))#define IS_DSI_LP_GSR1P(LP_GSR1P) (((LP_GSR1P) == DSI_LP_GSR1P_DISABLE) || ((LP_GSR1P) == DSI_LP_GSR1P_ENABLE))#define IS_DSI_LP_GSR0P(LP_GSR0P) (((LP_GSR0P) == DSI_LP_GSR0P_DISABLE) || ((LP_GSR0P) == DSI_LP_GSR0P_ENABLE))#define IS_DSI_LP_GSW2P(LP_GSW2P) (((LP_GSW2P) == DSI_LP_GSW2P_DISABLE) || ((LP_GSW2P) == DSI_LP_GSW2P_ENABLE))#define IS_DSI_LP_GSW1P(LP_GSW1P) (((LP_GSW1P) == DSI_LP_GSW1P_DISABLE) || ((LP_GSW1P) == DSI_LP_GSW1P_ENABLE))#define IS_DSI_LP_GSW0P(LP_GSW0P) (((LP_GSW0P) == DSI_LP_GSW0P_DISABLE) || ((LP_GSW0P) == DSI_LP_GSW0P_ENABLE))#define IS_DSI_ACK_REQUEST(AcknowledgeRequest) (((AcknowledgeRequest) == DSI_ACKNOWLEDGE_DISABLE) || ((AcknowledgeRequest) == DSI_ACKNOWLEDGE_ENABLE))#define IS_DSI_TE_ACK_REQUEST(TEAcknowledgeRequest) (((TEAcknowledgeRequest) == DSI_TE_ACKNOWLEDGE_DISABLE) || ((TEAcknowledgeRequest) == DSI_TE_ACKNOWLEDGE_ENABLE))#define IS_DSI_VS_POLARITY(VSPolarity) (((VSPolarity) == DSI_VSYNC_FALLING) || ((VSPolarity) == DSI_VSYNC_RISING))#define IS_DSI_AUTOMATIC_REFRESH(AutomaticRefresh) (((AutomaticRefresh) == DSI_AR_DISABLE) || ((AutomaticRefresh) == DSI_AR_ENABLE))#define IS_DSI_TE_POLARITY(TEPolarity) (((TEPolarity) == DSI_TE_RISING_EDGE) || ((TEPolarity) == DSI_TE_FALLING_EDGE))#define IS_DSI_TE_SOURCE(TESource) (((TESource) == DSI_TE_DSILINK) || ((TESource) == DSI_TE_EXTERNAL))#define IS_DSI_FBTAA(FrameBTAAcknowledge) (((FrameBTAAcknowledge) == DSI_FBTAA_DISABLE) || ((FrameBTAAcknowledge) == DSI_FBTAA_ENABLE))#define IS_DSI_LP_VSYNC(LPVSYNC) (((LPVSYNC) == DSI_LP_VSYNC_DISABLE) || ((LPVSYNC) == DSI_LP_VSYNC_ENABLE))#define IS_DSI_LP_VBP(LPVBP) (((LPVBP) == DSI_LP_VBP_DISABLE) || ((LPVBP) == DSI_LP_VBP_ENABLE))#define IS_DSI_LP_VFP(LPVFP) (((LPVFP) == DSI_LP_VFP_DISABLE) || ((LPVFP) == DSI_LP_VFP_ENABLE))#define IS_DSI_LP_VACTIVE(LPVActive) (((LPVActive) == DSI_LP_VACT_DISABLE) || ((LPVActive) == DSI_LP_VACT_ENABLE))#define IS_DSI_LP_HBP(LPHBP) (((LPHBP) == DSI_LP_HBP_DISABLE) || ((LPHBP) == DSI_LP_HBP_ENABLE))#define IS_DSI_LP_HFP(LPHFP) (((LPHFP) == DSI_LP_HFP_DISABLE) || ((LPHFP) == DSI_LP_HFP_ENABLE))#define IS_DSI_LP_COMMAND(LPCommand) (((LPCommand) == DSI_LP_COMMAND_DISABLE) || ((LPCommand) == DSI_LP_COMMAND_ENABLE))#define IS_DSI_SHUT_DOWN(ShutDown) (((ShutDown) == DSI_DISPLAY_ON) || ((ShutDown) == DSI_DISPLAY_OFF))#define IS_DSI_COLOR_MODE(ColorMode) (((ColorMode) == DSI_COLOR_MODE_FULL) || ((ColorMode) == DSI_COLOR_MODE_EIGHT))#define IS_DSI_VIDEO_MODE_TYPE(VideoModeType) (((VideoModeType) == DSI_VID_MODE_NB_PULSES) || ((VideoModeType) == DSI_VID_MODE_NB_EVENTS) || ((VideoModeType) == DSI_VID_MODE_BURST))#define IS_DSI_HSYNC_POLARITY(Hsync) (((Hsync) == DSI_HSYNC_ACTIVE_HIGH) || ((Hsync) == DSI_HSYNC_ACTIVE_LOW))#define IS_DSI_VSYNC_POLARITY(Vsync) (((Vsync) == DSI_VSYNC_ACTIVE_HIGH) || ((Vsync) == DSI_VSYNC_ACTIVE_LOW))#define IS_DSI_DE_POLARITY(DataEnable) (((DataEnable) == DSI_DATA_ENABLE_ACTIVE_HIGH) || ((DataEnable) == DSI_DATA_ENABLE_ACTIVE_LOW))#define IS_DSI_LOOSELY_PACKED(LooselyPacked) (((LooselyPacked) == DSI_LOOSELY_PACKED_ENABLE) || ((LooselyPacked) == DSI_LOOSELY_PACKED_DISABLE))#define IS_DSI_COLOR_CODING(ColorCoding) ((ColorCoding) <= 5U)#define IS_DSI_FLOW_CONTROL(FlowControl) (((FlowControl) | DSI_FLOW_CONTROL_ALL) == DSI_FLOW_CONTROL_ALL)#define IS_DSI_NUMBER_OF_LANES(NumberOfLanes) (((NumberOfLanes) == DSI_ONE_DATA_LANE) || ((NumberOfLanes) == DSI_TWO_DATA_LANES))#define IS_DSI_AUTO_CLKLANE_CONTROL(AutoClkLane) (((AutoClkLane) == DSI_AUTO_CLK_LANE_CTRL_DISABLE) || ((AutoClkLane) == DSI_AUTO_CLK_LANE_CTRL_ENABLE))#define IS_DSI_PLL_ODF(ODF) (((ODF) == DSI_PLL_OUT_DIV1) || ((ODF) == DSI_PLL_OUT_DIV2) || ((ODF) == DSI_PLL_OUT_DIV4) || ((ODF) == DSI_PLL_OUT_DIV8))#define IS_DSI_PLL_IDF(IDF) (((IDF) == DSI_PLL_IN_DIV1) || ((IDF) == DSI_PLL_IN_DIV2) || ((IDF) == DSI_PLL_IN_DIV3) || ((IDF) == DSI_PLL_IN_DIV4) || ((IDF) == DSI_PLL_IN_DIV5) || ((IDF) == DSI_PLL_IN_DIV6) || ((IDF) == DSI_PLL_IN_DIV7))#define IS_DSI_PLL_NDIV(NDIV) ((10U <= (NDIV)) && ((NDIV) <= 125U))#define DSI_MAX_RETURN_PKT_SIZE (0x00000037U)#define __HAL_DSI_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->WIER & (__INTERRUPT__))#define __HAL_DSI_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->WIER &= ~(__INTERRUPT__))#define __HAL_DSI_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->WIER |= (__INTERRUPT__))#define __HAL_DSI_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->WIFCR = (__FLAG__))#define __HAL_DSI_GET_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->WISR & (__FLAG__))#define __HAL_DSI_REG_DISABLE(__HANDLE__) do { __IO uint32_t tmpreg = 0x00U; CLEAR_BIT((__HANDLE__)->Instance->WRPCR, DSI_WRPCR_REGEN); tmpreg = READ_BIT((__HANDLE__)->Instance->WRPCR, DSI_WRPCR_REGEN); UNUSED(tmpreg); } while(0U)#define __HAL_DSI_REG_ENABLE(__HANDLE__) do { __IO uint32_t tmpreg = 0x00U; SET_BIT((__HANDLE__)->Instance->WRPCR, DSI_WRPCR_REGEN); tmpreg = READ_BIT((__HANDLE__)->Instance->WRPCR, DSI_WRPCR_REGEN); UNUSED(tmpreg); } while(0U)#define __HAL_DSI_PLL_DISABLE(__HANDLE__) do { __IO uint32_t tmpreg = 0x00U; CLEAR_BIT((__HANDLE__)->Instance->WRPCR, DSI_WRPCR_PLLEN); tmpreg = READ_BIT((__HANDLE__)->Instance->WRPCR, DSI_WRPCR_PLLEN); UNUSED(tmpreg); } while(0U)#define __HAL_DSI_PLL_ENABLE(__HANDLE__) do { __IO uint32_t tmpreg = 0x00U; SET_BIT((__HANDLE__)->Instance->WRPCR, DSI_WRPCR_PLLEN); tmpreg = READ_BIT((__HANDLE__)->Instance->WRPCR, DSI_WRPCR_PLLEN); UNUSED(tmpreg); } while(0U)#define __HAL_DSI_WRAPPER_DISABLE(__HANDLE__) do { __IO uint32_t tmpreg = 0x00U; CLEAR_BIT((__HANDLE__)->Instance->WCR, DSI_WCR_DSIEN); tmpreg = READ_BIT((__HANDLE__)->Instance->WCR, DSI_WCR_DSIEN); UNUSED(tmpreg); } while(0U)#define __HAL_DSI_WRAPPER_ENABLE(__HANDLE__) do { __IO uint32_t tmpreg = 0x00U; SET_BIT((__HANDLE__)->Instance->WCR, DSI_WCR_DSIEN); tmpreg = READ_BIT((__HANDLE__)->Instance->WCR, DSI_WCR_DSIEN); UNUSED(tmpreg); } while(0U)#define __HAL_DSI_DISABLE(__HANDLE__) do { __IO uint32_t tmpreg = 0x00U; CLEAR_BIT((__HANDLE__)->Instance->CR, DSI_CR_EN); tmpreg = READ_BIT((__HANDLE__)->Instance->CR, DSI_CR_EN); UNUSED(tmpreg); } while(0U)#define __HAL_DSI_ENABLE(__HANDLE__) do { __IO uint32_t tmpreg = 0x00U; SET_BIT((__HANDLE__)->Instance->CR, DSI_CR_EN); tmpreg = READ_BIT((__HANDLE__)->Instance->CR, DSI_CR_EN); UNUSED(tmpreg); } while(0U)#define __HAL_DSI_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DSI_STATE_RESET)#define DSI_TCLK_PREPARE 0x00000008U#define DSI_TCLK_ZERO 0x00000007U#define DSI_THS_PREPARE 0x00000006U#define DSI_THS_TRAIL 0x00000005U#define DSI_THS_ZERO 0x00000004U#define DSI_TLPX_DATA 0x00000003U#define DSI_THS_EXIT 0x00000002U#define DSI_TLPX_CLK 0x00000001U#define DSI_TCLK_POST 0x00000000U#define DSI_DATA_LANE1 0x00000002U#define DSI_DATA_LANE0 0x00000001U#define DSI_CLK_LANE 0x00000000U#define DSI_INVERT_HS_SIGNAL 0x00000001U#define DSI_SWAP_LANE_PINS 0x00000000U#define DSI_HS_DELAY 0x00000002U#define DSI_SLEW_RATE_LPTX 0x00000001U#define DSI_SLEW_RATE_HSTX 0x00000000U#define DSI_DATA_LANES 0x00000001U#define DSI_CLOCK_LANE 0x00000000U#define HAL_DSI_ERROR_GEN 0x00000200U#define HAL_DSI_ERROR_OVF 0x00000100U#define HAL_DSI_ERROR_EOT 0x00000080U#define HAL_DSI_ERROR_PSE 0x00000040U#define HAL_DSI_ERROR_CRC 0x00000020U#define HAL_DSI_ERROR_ECC 0x00000010U#define HAL_DSI_ERROR_RX 0x00000008U#define HAL_DSI_ERROR_TX 0x00000004U#define HAL_DSI_ERROR_PHY 0x00000002U#define HAL_DSI_ERROR_ACK 0x00000001U#define HAL_DSI_ERROR_NONE 0U#define DSI_GEN_SHORT_PKT_READ_P2 0x00000024U#define DSI_GEN_SHORT_PKT_READ_P1 0x00000014U#define DSI_GEN_SHORT_PKT_READ_P0 0x00000004U#define DSI_DCS_SHORT_PKT_READ 0x00000006U#define DSI_GEN_LONG_PKT_WRITE 0x00000029U#define DSI_GEN_SHORT_PKT_WRITE_P2 0x00000023U#define DSI_GEN_SHORT_PKT_WRITE_P1 0x00000013U#define DSI_GEN_SHORT_PKT_WRITE_P0 0x00000003U#define DSI_DCS_SHORT_PKT_WRITE_P0 0x00000005U#define DSI_IT_RR DSI_WIER_RRIE#define DSI_IT_PLLU DSI_WIER_PLLUIE#define DSI_IT_PLLL DSI_WIER_PLLLIE#define DSI_IT_ER DSI_WIER_ERIE#define DSI_IT_TE DSI_WIER_TEIE#define DSI_FLAG_RR DSI_WISR_RRIF#define DSI_FLAG_RRS DSI_WISR_RRS#define DSI_FLAG_PLLU DSI_WISR_PLLUIF#define DSI_FLAG_PLLL DSI_WISR_PLLLIF#define DSI_FLAG_PLLLS DSI_WISR_PLLLS#define DSI_FLAG_BUSY DSI_WISR_BUSY#define DSI_FLAG_ER DSI_WISR_ERIF#define DSI_FLAG_TE DSI_WISR_TEIF#define DSI_PLL_OUT_DIV8 0x00000003U#define DSI_PLL_OUT_DIV4 0x00000002U#define DSI_PLL_OUT_DIV2 0x00000001U#define DSI_PLL_IN_DIV7 0x00000007U#define DSI_PLL_IN_DIV6 0x00000006U#define DSI_PLL_IN_DIV4 0x00000004U#define DSI_PLL_IN_DIV3 0x00000003U#define DSI_PLL_IN_DIV2 0x00000002U#define DSI_PLL_IN_DIV1 0x00000001U#define DSI_DATA_ENABLE_ACTIVE_LOW DSI_LPCR_DEP#define DSI_VSYNC_ACTIVE_LOW DSI_LPCR_VSP#define DSI_HSYNC_ACTIVE_LOW DSI_LPCR_HSP#define DSI_LOOSELY_PACKED_DISABLE 0x00000000U#define DSI_LOOSELY_PACKED_ENABLE DSI_LCOLCR_LPE#define DSI_RGB666 0x00000003U#define DSI_RGB565 0x00000000U#define DSI_FLOW_CONTROL_ALL (DSI_FLOW_CONTROL_CRC_RX | DSI_FLOW_CONTROL_ECC_RX | DSI_FLOW_CONTROL_BTA | DSI_FLOW_CONTROL_EOTP_RX | DSI_FLOW_CONTROL_EOTP_TX)#define DSI_FLOW_CONTROL_EOTP_TX DSI_PCR_ETTXE#define DSI_FLOW_CONTROL_EOTP_RX DSI_PCR_ETRXE#define DSI_FLOW_CONTROL_BTA DSI_PCR_BTAE#define DSI_FLOW_CONTROL_ECC_RX DSI_PCR_ECCRXE#define DSI_FLOW_CONTROL_CRC_RX DSI_PCR_CRCRXE#define DSI_ONE_DATA_LANE 0U#define DSI_AUTO_CLK_LANE_CTRL_ENABLE DSI_CLCR_ACR#define DSI_AUTO_CLK_LANE_CTRL_DISABLE 0x00000000U#define DSI_HS_PM_ENABLE DSI_TCCR3_PM#define DSI_HS_PM_DISABLE 0x00000000U#define DSI_LP_MRDP_ENABLE DSI_CMCR_MRDPS#define DSI_LP_MRDP_DISABLE 0x00000000U#define DSI_LP_DLW_ENABLE DSI_CMCR_DLWTX#define DSI_LP_DLW_DISABLE 0x00000000U#define DSI_LP_DSR0P_ENABLE DSI_CMCR_DSR0TX#define DSI_LP_DSR0P_DISABLE 0x00000000U#define DSI_LP_DSW1P_ENABLE DSI_CMCR_DSW1TX#define DSI_LP_DSW1P_DISABLE 0x00000000U#define DSI_LP_DSW0P_ENABLE DSI_CMCR_DSW0TX#define DSI_LP_DSW0P_DISABLE 0x00000000U#define DSI_LP_GLW_ENABLE DSI_CMCR_GLWTX#define DSI_LP_GLW_DISABLE 0x00000000U#define DSI_LP_GSR2P_ENABLE DSI_CMCR_GSR2TX#define DSI_LP_GSR2P_DISABLE 0x00000000U#define DSI_LP_GSR1P_ENABLE DSI_CMCR_GSR1TX#define DSI_LP_GSR1P_DISABLE 0x00000000U#define DSI_LP_GSR0P_ENABLE DSI_CMCR_GSR0TX#if defined(USE_IOEXPANDER)#if !defined (USE_STM32F769I_EVAL)#if defined(USE_LCD_HDMI)#if defined ( __GNUC__ ) || (defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050))#if !defined(UNUSED)#if (USE_RTOS == 1U)#if defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)#if defined (__CC_ARM)#if defined (__GNUC__)#if defined ( __CC_ARM ) || (defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050))#if defined ( __CC_ARM ) || (defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)) || defined ( __GNUC__ )#if !defined(DATA_IN_ExtSDRAM)#if defined ( __ICCARM__ )#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) )#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) )#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))#if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && (defined (__FPU_USED ) && (__FPU_USED == 1U)) )#if __has_builtin(__builtin_arm_get_fpscr)#if __has_builtin(__builtin_arm_set_fpscr)#if defined (__thumb__) && !defined (__thumb2__)#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) )#if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))#if 0#if defined ( __CC_ARM )#if defined __TARGET_FPU_VFP#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)#if defined __ARM_PCS_VFP#if defined (__VFP_FP__) && !defined(__SOFTFP__)#if defined __ARMVFP__#if defined __TI_VFP_SUPPORT__#if defined __FPU_VFP__#if ( __CSMC__ & 0x400U)#if defined __CHECK_DEVICE_DEFINES#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)#if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)#if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)#if !defined (STM32F7)#if !defined (STM32F756xx) && !defined (STM32F746xx) && !defined (STM32F745xx) && !defined (STM32F765xx) && !defined (STM32F767xx) && !defined (STM32F769xx) && !defined (STM32F777xx) && !defined (STM32F779xx) && !defined (STM32F722xx) && !defined (STM32F723xx) && !defined (STM32F732xx) && !defined (STM32F733xx) && !defined (STM32F730xx) && !defined (STM32F750xx)#if !defined (USE_HAL_DRIVER)#if defined(STM32F722xx)#if defined(STM32H7) || defined(STM32MP1)#if defined(STM32H7)#if defined(STM32U5)#if defined(STM32H5)#if defined(STM32L0)#if defined(STM32F373xC) || defined(STM32F378xx)#if defined(STM32L0) || defined(STM32L4)#if defined(COMP_CSR_LOCK)#if defined(STM32L4)#if defined(STM32H5) || defined(STM32C0)#if defined(STM32G4) || defined(STM32H7) || defined (STM32U5)#if defined(STM32L1) || defined(STM32L4) || defined(STM32G0) || defined(STM32L5) || defined(STM32H7) || defined(STM32F4) || defined(STM32G4)#if defined(STM32L4R5xx) || defined(STM32L4R9xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)#if defined(STM32G0)#if defined(STM32G0) || defined(STM32C0)#if defined(STM32U0)#if defined(STM32G4)#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)#if defined(STM32L4) || defined(STM32F7) || defined(STM32H7) || defined(STM32G4)#if defined(STM32F4)#if defined(STM32F7)#if defined (STM32H743xx) || defined (STM32H753xx) || defined (STM32H750xx) || defined (STM32H742xx) || defined (STM32H745xx) || defined (STM32H755xx) || defined (STM32H747xx) || defined (STM32H757xx)#if defined(STM32L0) || defined(STM32L4) || defined(STM32F4) || defined(STM32F2) || defined(STM32F7) || defined(STM32G4) || defined(STM32H7) || defined(STM32WB) || defined(STM32U5)#if defined(STM32L1)#if defined(STM32F0) || defined(STM32F3) || defined(STM32F1)#if defined(STM32U5) || defined(STM32H5)#if defined(STM32H5) || defined(STM32U5)#if defined(STM32F3)#if defined(STM32F0) || defined(STM32F1) || defined(STM32F3) || defined(STM32G0) || defined(STM32L4) || defined(STM32L1) || defined(STM32F7)#if defined(STM32L1) || defined(STM32L4) || defined(STM32L5) || defined(STM32H7) || defined(STM32G4) || defined(STM32U5)#if defined(STM32L4) || defined(STM32L5)#if defined(STM32H5) || defined(STM32H7RS)#if defined(STM32WBA)#if defined(STM32H5) || defined(STM32WBA) || defined(STM32H7RS)#if defined(STM32F7) || defined(STM32H7) || defined(STM32L0)#if defined(STM32F1)#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32H7)#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32H7) || defined(STM32U5)#if !defined(STM32F2)#if defined(STM32L4) || defined(STM32L5) || defined(STM32F2) || defined(STM32F4) || defined(STM32F7) || defined(STM32H7)#if defined(STM32H7A3xx) || defined(STM32H7B3xx) || defined(STM32H7B0xx) || defined(STM32H7A3xxQ) || defined(STM32H7B3xxQ) || defined(STM32H7B0xxQ)#if defined(STM32H7) || defined(STM32WB) || defined(STM32G0) || defined(STM32F0) || defined(STM32F1) || defined(STM32F2) || defined(STM32F3) || defined(STM32F4) || defined(STM32F7) || defined(STM32L0) || defined(STM32L4) || defined(STM32L5) || defined(STM32G4) || defined(STM32L1)#if defined(STM32H7) || defined(STM32WB) || defined(STM32G0) || defined(STM32F4) || defined(STM32F7) || defined(STM32L0) || defined(STM32L4) || defined(STM32L5) || defined(STM32G4)|| defined(STM32L1)#if defined (STM32U5)#if defined(STM32H7) || defined(STM32G0) || defined(STM32F0) || defined(STM32F1) || defined(STM32F2) || defined(STM32F3) || defined(STM32F4) || defined(STM32F7) || defined(STM32L0) || defined(STM32L4)#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx) || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)#if defined(STM32F302xE) || defined(STM32F302xC)#if defined(STM32F303xE) || defined(STM32F398xx) || defined(STM32F303xC) || defined(STM32F358xx)#if defined(STM32F373xC) ||defined(STM32F378xx)#if defined (STM32F4)#if defined(STM32WB)#if defined(STM32F7) || defined(STM32L4)#if defined(STM32L4) || defined(STM32WB) || defined(STM32G0) || defined(STM32G4) || defined(STM32L5) || defined(STM32WL) || defined(STM32C0) || defined(STM32H7RS) || defined(STM32U0)#if !defined(STM32U0)#if defined (STM32G0) || defined (STM32L5) || defined (STM32L412xx) || defined (STM32L422xx) || defined (STM32L4P5xx)|| defined (STM32L4Q5xx) || defined (STM32G4) || defined (STM32WL) || defined (STM32U5) || defined (STM32WBA) || defined (STM32H5) || defined (STM32C0) || defined (STM32H7RS) || defined (STM32U0)#if defined (STM32F1)#if defined (STM32F0) || defined (STM32F2) || defined (STM32F3) || defined (STM32F4) || defined (STM32F7) || defined (STM32H7) || defined (STM32L0) || defined (STM32L1) || defined (STM32WB)#if defined (STM32H5)#if !defined(STM32F1) && !defined(STM32F2) && !defined(STM32F4) && !defined(STM32L1)#if defined(STM32F4) || defined(STM32F2)#if defined(STM32F7) || defined(STM32F4) || defined(STM32F2) || defined(STM32L4) || defined(STM32H7)#if defined(STM32H7) || defined(STM32L5)#if defined(STM32F0) || defined(STM32F3) || defined(STM32F7)#if defined (STM32H7) || defined (STM32G4) || defined (STM32F3)#if defined (STM32L4) || defined (STM32F4) || defined (STM32F7) || defined(STM32H7)#if defined (STM32F7)#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F730xx)#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)#if defined (STM32F769xx) || defined (STM32F779xx)#if defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)#if defined(STM32F756xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)#if defined(STM32F732xx) || defined (STM32F733xx) || defined (STM32F730xx)#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)#if defined (STM32F723xx) || defined (STM32F733xx) || defined (STM32F730xx)#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)|| defined (STM32F750xx)#if defined(STM32F767xx) || defined(STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F730xx)#if defined(STM32F756xx) || defined(STM32F746xx) || defined(STM32F750xx)#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F730xx) || defined (STM32F750xx)#if defined (STM32F765xx) || defined(STM32F767xx) || defined(STM32F769xx) || defined(STM32F777xx) || defined(STM32F779xx)#if defined(STM32F746xx) || defined(STM32F756xx) || defined(STM32F767xx) || defined(STM32F769xx) || defined(STM32F777xx) || defined(STM32F779xx) || defined(STM32F750xx)#if defined(STM32F746xx) || defined(STM32F756xx) || defined(STM32F765xx) || defined(STM32F765xx) || defined(STM32F767xx) || defined(STM32F769xx) || defined(STM32F777xx) || defined(STM32F779xx) || defined(STM32F750xx)#if defined(STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F732xx) || defined(STM32F733xx) || defined(STM32F730xx)#if (__MPU_PRESENT == 1)#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)#if defined (DMA2D)#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)#if defined (DCMI)#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)#if defined(ETH)#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)#if defined (FLASH_OPTCR_nDBANK)#if defined (FLASH_OPTCR2_PCROP)#if defined (FLASH_OPTCR_nDBOOT)#if (SRAM2_BASE == 0x2003C000U)#if (FLASH_SECTOR_TOTAL == 24)#if (FLASH_SECTOR_TOTAL == 8)#if (FLASH_SECTOR_TOTAL == 4)#if (FLASH_SECTOR_TOTAL == 2)#if defined(FMC_BCR1_WFDIS)#if (USE_HAL_SRAM_REGISTER_CALLBACKS == 1)#if (USE_HAL_NOR_REGISTER_CALLBACKS == 1)#if (USE_HAL_SDRAM_REGISTER_CALLBACKS == 1)#if defined(SYSCFG_PMC_I2C_PB6_FMP)#if defined(SYSCFG_PMC_I2C_PB8_FMP)#if defined(SYSCFG_PMC_I2C1_FMP)#if defined(SYSCFG_PMC_I2C2_FMP)#if defined(SYSCFG_PMC_I2C3_FMP)#if defined(SYSCFG_PMC_I2C4_FMP)#if (defined(SYSCFG_PMC_I2C_PB6_FMP) || defined(SYSCFG_PMC_I2C_PB7_FMP)) || (defined(SYSCFG_PMC_I2C_PB8_FMP) || defined(SYSCFG_PMC_I2C_PB9_FMP)) || (defined(SYSCFG_PMC_I2C1_FMP)) || (defined(SYSCFG_PMC_I2C2_FMP)) || defined(SYSCFG_PMC_I2C3_FMP) || defined(SYSCFG_PMC_I2C4_FMP)#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)#if defined(DSI)#if (USE_HAL_DSI_REGISTER_CALLBACKS == 1)#if defined (LTDC) && defined (DSI)#if defined (LTDC)#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)#if defined(SDMMC1)#define PHY_LOOPBACK ((uint16_t)0x4000U)#define PHY_RESET ((uint16_t)0x8000U)#define PHY_BSR ((uint16_t)0x0001U)#define PHY_BCR ((uint16_t)0x0000U)#define PHY_WRITE_TO 0x0000FFFFU#define PHY_READ_TO 0x0000FFFFU#define PHY_CONFIG_DELAY 0x00000FFFU#define PHY_RESET_DELAY (0x000000FFU)#define DP83848_PHY_ADDRESS 0x01U#define ETH_TXBUFNB 4U#define ETH_RXBUFNB 4U#define ETH_TX_BUF_SIZE 1528U#define ETH_RX_BUF_SIZE 1528U#define ETH_MAC_ADDR5 ((uint8_t)0x00)#define ETH_MAC_ADDR4 ((uint8_t)0x00)#define ETH_MAC_ADDR3 ((uint8_t)0x00)#define ETH_MAC_ADDR2 ((uint8_t)0x00)#define ETH_MAC_ADDR1 ((uint8_t)0x00)#define ETH_MAC_ADDR0 ((uint8_t)0x02)#define USE_HAL_WWDG_REGISTER_CALLBACKS 0U#define USE_HAL_USART_REGISTER_CALLBACKS 0U#define USE_HAL_SPI_REGISTER_CALLBACKS 0U#define USE_HAL_SMBUS_REGISTER_CALLBACKS 0U#define USE_HAL_SPDIFRX_REGISTER_CALLBACKS 0U#define USE_HAL_SMARTCARD_REGISTER_CALLBACKS 0U#define USE_HAL_RTC_REGISTER_CALLBACKS 0U#define USE_HAL_RNG_REGISTER_CALLBACKS 0U#define USE_HAL_QSPI_REGISTER_CALLBACKS 0U#define USE_HAL_PCD_REGISTER_CALLBACKS 0U#define USE_HAL_NAND_REGISTER_CALLBACKS 0U#define USE_HAL_MMC_REGISTER_CALLBACKS 0U#define USE_HAL_LPTIM_REGISTER_CALLBACKS 0U#define USE_HAL_JPEG_REGISTER_CALLBACKS 0U#define USE_HAL_IRDA_REGISTER_CALLBACKS 0U#define USE_HAL_I2S_REGISTER_CALLBACKS 0U#define USE_HAL_HCD_REGISTER_CALLBACKS 0U#define USE_HAL_HASH_REGISTER_CALLBACKS 0U#define USE_HAL_DFSDM_REGISTER_CALLBACKS 0U#define USE_HAL_DAC_REGISTER_CALLBACKS 0U#define USE_HAL_CRYP_REGISTER_CALLBACKS 0U#define USE_HAL_CEC_REGISTER_CALLBACKS 0U#define USE_HAL_CAN_REGISTER_CALLBACKS 0U#define ART_ACCELERATOR_ENABLE 1U#define PREFETCH_ENABLE 1U#define TICK_INT_PRIORITY 0x0FU#define VDD_VALUE 3300U#define EXTERNAL_CLOCK_VALUE 12288000U#define LSE_STARTUP_TIMEOUT 5000U#define LSE_VALUE 32768U#define LSI_VALUE 32000U#define HSI_VALUE 16000000U#define HSE_STARTUP_TIMEOUT 100U#define HSE_VALUE 25000000U#define IS_TICKFREQ(FREQ) (((FREQ) == HAL_TICK_FREQ_10HZ) || ((FREQ) == HAL_TICK_FREQ_100HZ) || ((FREQ) == HAL_TICK_FREQ_1KHZ))#define __HAL_SYSCFG_BREAK_PVD_LOCK() SET_BIT(SYSCFG->CBR, SYSCFG_CBR_PVDL)#define __HAL_SYSCFG_BREAK_LOCKUP_LOCK() SET_BIT(SYSCFG->CBR, SYSCFG_CBR_CLL)#define __HAL_SYSCFG_GET_BOOT_MODE() READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_BOOT)#define __HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM() do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_SWP_FMC); SYSCFG->MEMRMP |= (SYSCFG_MEMRMP_SWP_FMC_0); }while(0);#define __HAL_SYSCFG_REMAPMEMORY_FMC() (SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_SWP_FMC))#define __HAL_DBGMCU_UNFREEZE_TIM11() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM11_STOP))#define __HAL_DBGMCU_UNFREEZE_TIM10() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM10_STOP))#define __HAL_DBGMCU_UNFREEZE_TIM9() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM9_STOP))#define __HAL_DBGMCU_UNFREEZE_TIM8() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM8_STOP))#define __HAL_DBGMCU_UNFREEZE_TIM1() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM1_STOP))#define __HAL_DBGMCU_UNFREEZE_CAN2() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_CAN2_STOP))#define __HAL_DBGMCU_UNFREEZE_CAN1() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_CAN1_STOP))#define __HAL_DBGMCU_UNFREEZE_I2C4_TIMEOUT() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT))#define __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT))#define __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT))#define __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT))#define __HAL_DBGMCU_UNFREEZE_IWDG() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_IWDG_STOP))#define __HAL_DBGMCU_UNFREEZE_WWDG() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_WWDG_STOP))#define __HAL_DBGMCU_UNFREEZE_RTC() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_RTC_STOP))#define __HAL_DBGMCU_UNFREEZE_LPTIM1() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_LPTIM1_STOP))#define __HAL_DBGMCU_UNFREEZE_TIM14() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM14_STOP))#define __HAL_DBGMCU_UNFREEZE_TIM13() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM13_STOP))#define __HAL_DBGMCU_UNFREEZE_TIM12() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM12_STOP))#define __HAL_DBGMCU_UNFREEZE_TIM7() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM7_STOP))#define __HAL_DBGMCU_UNFREEZE_TIM6() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM6_STOP))#define __HAL_DBGMCU_UNFREEZE_TIM5() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM5_STOP))#define __HAL_DBGMCU_UNFREEZE_TIM4() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM4_STOP))#define __HAL_DBGMCU_UNFREEZE_TIM3() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM3_STOP))#define __HAL_DBGMCU_UNFREEZE_TIM2() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM2_STOP))#define __HAL_DBGMCU_FREEZE_TIM11() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM11_STOP))#define __HAL_DBGMCU_FREEZE_TIM10() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM10_STOP))#define __HAL_DBGMCU_FREEZE_TIM9() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM9_STOP))#define __HAL_DBGMCU_FREEZE_TIM8() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM8_STOP))#define __HAL_DBGMCU_FREEZE_TIM1() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM1_STOP))#define __HAL_DBGMCU_FREEZE_CAN2() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_CAN2_STOP))#define __HAL_DBGMCU_FREEZE_CAN1() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_CAN1_STOP))#define __HAL_DBGMCU_FREEZE_I2C4_TIMEOUT() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT))#define __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT))#define __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT))#define __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT))#define __HAL_DBGMCU_FREEZE_IWDG() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_IWDG_STOP))#define __HAL_DBGMCU_FREEZE_WWDG() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_WWDG_STOP))#define __HAL_DBGMCU_FREEZE_RTC() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_RTC_STOP))#define __HAL_DBGMCU_FREEZE_LPTIM1() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_LPTIM1_STOP))#define __HAL_DBGMCU_FREEZE_TIM14() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM14_STOP))#define __HAL_DBGMCU_FREEZE_TIM13() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM13_STOP))#define __HAL_DBGMCU_FREEZE_TIM12() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM12_STOP))#define __HAL_DBGMCU_FREEZE_TIM7() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM7_STOP))#define __HAL_DBGMCU_FREEZE_TIM6() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM6_STOP))#define __HAL_DBGMCU_FREEZE_TIM5() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM5_STOP))#define __HAL_DBGMCU_FREEZE_TIM4() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM4_STOP))#define __HAL_DBGMCU_FREEZE_TIM3() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM3_STOP))#define __HAL_DBGMCU_FREEZE_TIM2() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM2_STOP))#define SYSCFG_MEM_BOOT_ADD1 SYSCFG_MEMRMP_MEM_BOOT#define SYSCFG_MEM_BOOT_ADD0 ((uint32_t)0x00000000U)#define IDCODE_DEVID_MASK ((uint32_t)0x00000FFF)#define __STM32F7xx_HAL_VERSION ((__STM32F7xx_HAL_VERSION_MAIN << 24) |(__STM32F7xx_HAL_VERSION_SUB1 << 16) |(__STM32F7xx_HAL_VERSION_SUB2 << 8 ) |(__STM32F7xx_HAL_VERSION_RC))#define __STM32F7xx_HAL_VERSION_MAIN (0x01)#define __STM32F7xx_HAL_VERSION_SUB1 (0x03)#define __STM32F7xx_HAL_VERSION_SUB2 (0x01)#define __STM32F7xx_HAL_VERSION_RC (0x00)#define HAL_TIMEOUT_DCMI_STOP ((uint32_t)1000)#define HAL_TIMEOUT_DMA_ABORT ((uint32_t)5)#define DMA2D_TIMEOUT_SUSPEND (1000U)#define DMA2D_TIMEOUT_ABORT (1000U)#define DSI_TIMEOUT_VALUE ((uint32_t)1000U)#define DSI_ERROR_ACK_MASK (DSI_ISR0_AE0 | DSI_ISR0_AE1 | DSI_ISR0_AE2 | DSI_ISR0_AE3 | DSI_ISR0_AE4 | DSI_ISR0_AE5 | DSI_ISR0_AE6 | DSI_ISR0_AE7 | DSI_ISR0_AE8 | DSI_ISR0_AE9 | DSI_ISR0_AE10 | DSI_ISR0_AE11 | DSI_ISR0_AE12 | DSI_ISR0_AE13 | DSI_ISR0_AE14 | DSI_ISR0_AE15)#define DSI_ERROR_PHY_MASK (DSI_ISR0_PE0 | DSI_ISR0_PE1 | DSI_ISR0_PE2 | DSI_ISR0_PE3 | DSI_ISR0_PE4)#define DSI_ERROR_TX_MASK DSI_ISR1_TOHSTX#define DSI_ERROR_RX_MASK DSI_ISR1_TOLPRX#define DSI_ERROR_ECC_MASK (DSI_ISR1_ECCSE | DSI_ISR1_ECCME)#define DSI_ERROR_CRC_MASK DSI_ISR1_CRCE#define DSI_ERROR_PSE_MASK DSI_ISR1_PSE#define DSI_ERROR_EOT_MASK DSI_ISR1_EOTPE#define DSI_ERROR_OVF_MASK DSI_ISR1_LPWRE#define DSI_ERROR_GEN_MASK (DSI_ISR1_GCWRE | DSI_ISR1_GPWRE | DSI_ISR1_GPTXE | DSI_ISR1_GPRDE | DSI_ISR1_GPRXE)#define INCR_TX_DESC_INDEX(inx,offset) do { (inx) += (offset); if ((inx) >= (uint32_t)ETH_TX_DESC_CNT){ (inx) = ((inx) - (uint32_t)ETH_TX_DESC_CNT);} } while (0)#define ETH_MAC_ADDR_HBASE (uint32_t)(ETH_MAC_BASE + 0x40U)#define ETH_MAC_ADDR_LBASE (uint32_t)(ETH_MAC_BASE + 0x44U)#define ETH_DMAOMR_CLEAR_MASK 0xF8DE3F23U#define ETH_REG_WRITE_DELAY 0x00000001U#define ETH_MACCR_CLEAR_MASK 0xFD20810FU#define ETH_MACFCR_CLEAR_MASK 0x0000FF41U#define ETH_MACPMTCSR_MASK (ETH_MACPMTCSR_PD | ETH_MACPMTCSR_WFE | ETH_MACPMTCSR_MPE | ETH_MACPMTCSR_GU)#define ETH_MACFFR_MASK 0x800007FFU#define ETH_MACMIIAR_CR_MASK 0xFFFFFFE3U#define ETH_DMARXDESC_ERRORS_MASK ((uint32_t)(ETH_DMARXDESC_DBE | ETH_DMARXDESC_RE | ETH_DMARXDESC_OE | ETH_DMARXDESC_RWT | ETH_DMARXDESC_LC | ETH_DMARXDESC_CE | ETH_DMARXDESC_DE | ETH_DMARXDESC_IPV4HCE))#define INCR_RX_DESC_INDEX(inx,offset) do { (inx) += (offset); if ((inx) >= (uint32_t)ETH_RX_DESC_CNT){ (inx) = ((inx) - (uint32_t)ETH_RX_DESC_CNT);} } while (0)#define ETH_DMARXDESC_FRAMELENGTHSHIFT 16U#define ETH_SWRESET_TIMEOUT 500U#define ETH_PTPTSLR_VALUE 0xBB9ACA00U#define ETH_PTPTSHR_VALUE 0xFFFFFFFFU#define ETH_MACTSCR_MASK 0x0087FF2FU#define ETH_MAC_US_TICK 1000000U#define ETH_MDIO_BUS_TIMEOUT 1000U#define ETH_DMACRCR_MASK 0x803F0000U#define ETH_DMACTCR_MASK 0x003F1010U#define ETH_DMACCR_MASK 0x00013FFFU#define ETH_DMASBMR_MASK 0x0000D001U#define ETH_DMAMR_MASK 0x00007802U#define ETH_MTLRQOMR_MASK 0x0000007BU#define ETH_MTLTQOMR_MASK 0x00000072U#define ETH_MACRFCR_MASK 0x00000003U#define ETH_MACTFCR_MASK 0xFFFF00F2U#define ETH_MACWTR_MASK 0x0000010FU#define ETH_MACECR_MASK 0x3F077FFFU#define ETH_MACCR_MASK 0xFFFB7F7CU#define FLASH_TIMEOUT_VALUE ((uint32_t)50000U)#define SECTOR_MASK ((uint32_t)0xFFFFFF07U)#define FLASH_TIMEOUT_VALUE 50000U#define SECTOR_MASK 0xFFFFFF07U#define GPIO_NUMBER ((uint32_t)16U)#define I2C_XFER_TX_IT (uint16_t)(0x0001U)#define I2C_XFER_RX_IT (uint16_t)(0x0002U)#define I2C_XFER_LISTEN_IT (uint16_t)(0x8000U)#define I2C_XFER_ERROR_IT (uint16_t)(0x0010U)#define I2C_XFER_CPLT_IT (uint16_t)(0x0020U)#define I2C_XFER_RELOAD_IT (uint16_t)(0x0040U)#define I2C_TIMEOUT_STOPF (25U)#define I2C_GET_DMA_REMAIN_DATA(__HANDLE__) __HAL_DMA_GET_COUNTER(__HANDLE__)#define I2C_NO_OPTION_FRAME (0xFFFF0000U)#define MAX_NBYTE_SIZE 255U#define I2C_STATE_NONE ((uint32_t)(HAL_I2C_MODE_NONE))#define I2C_STATE_MASTER_BUSY_TX ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_TX & I2C_STATE_MSK) | (uint32_t)HAL_I2C_MODE_MASTER))#define I2C_STATE_MSK ((uint32_t)((uint32_t)((uint32_t)HAL_I2C_STATE_BUSY_TX | (uint32_t)HAL_I2C_STATE_BUSY_RX) & (uint32_t)(~((uint32_t)HAL_I2C_STATE_READY))))#define I2C_STATE_SLAVE_BUSY_TX ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_TX & I2C_STATE_MSK) | (uint32_t)HAL_I2C_MODE_SLAVE))#define I2C_STATE_MASTER_BUSY_RX ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_RX & I2C_STATE_MSK) | (uint32_t)HAL_I2C_MODE_MASTER))#define I2C_STATE_SLAVE_BUSY_RX ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_RX & I2C_STATE_MSK) | (uint32_t)HAL_I2C_MODE_SLAVE))#define SLAVE_ADDR_MSK 0x06U#define SLAVE_ADDR_SHIFT 7U#define I2C_TIMEOUT_BUSY (25U)#define TIMING_CLEAR_MASK (0xF0FFFFFFU)#define I2C_STATE_MEM_BUSY_RX ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_RX & I2C_STATE_MSK) | (uint32_t)HAL_I2C_MODE_MEM))#define I2C_STATE_MEM_BUSY_TX ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_TX & I2C_STATE_MSK) | (uint32_t)HAL_I2C_MODE_MEM))#define I2C_TIMEOUT_FLAG (25U)#define I2C_TIMEOUT_TXIS (25U)#define I2C_TIMEOUT_TCR (25U)#define I2C_TIMEOUT_TC (25U)#define I2C_TIMEOUT_RXNE (25U)#define I2C_TIMEOUT_DIR (25U)#define I2C_TIMEOUT_ADDR (10000U)#define LTDC_TIMEOUT_VALUE ((uint32_t)100U)#define PWR_EWUP_MASK ((uint32_t)0x00003F00)#define PVD_MODE_IT ((uint32_t)0x00010000U)#define PVD_MODE_EVT ((uint32_t)0x00020000U)#define PVD_RISING_EDGE ((uint32_t)0x00000001U)#define PVD_FALLING_EDGE ((uint32_t)0x00000002U)#define PWR_VOSRDY_TIMEOUT_VALUE 1000#define PWR_UDERDRIVE_TIMEOUT_VALUE 1000#define PWR_OVERDRIVE_TIMEOUT_VALUE 1000#define PWR_BKPREG_TIMEOUT_VALUE 1000#define MCO1_CLK_ENABLE() __HAL_RCC_GPIOA_CLK_ENABLE()#define MCO1_PIN GPIO_PIN_8#define MCO1_GPIO_PORT GPIOA#define MCO2_CLK_ENABLE() __HAL_RCC_GPIOC_CLK_ENABLE()#define MCO2_PIN GPIO_PIN_9#define MCO2_GPIO_PORT GPIOC#define USART_CR1_FIELDS ((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8))#define USART_CR3_FIELDS ((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT))#define UART_BRR_MIN 0x10U#define UART_BRR_MAX 0x0000FFFFU#define SDTR_CLEAR_MASK ((uint32_t)(FMC_SDTR1_TMRD | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | FMC_SDTR1_TRC | FMC_SDTR1_TWR | FMC_SDTR1_TRP | FMC_SDTR1_TRCD))#define SDCR_CLEAR_MASK ((uint32_t)(FMC_SDCR1_NC | FMC_SDCR1_NR | FMC_SDCR1_MWID | FMC_SDCR1_NB | FMC_SDCR1_CAS | FMC_SDCR1_WP | FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE))#define PATT_CLEAR_MASK ((uint32_t)(FMC_PATT_ATTSET3 | FMC_PATT_ATTWAIT3 | FMC_PATT_ATTHOLD3 | FMC_PATT_ATTHIZ3))#define PMEM_CLEAR_MASK ((uint32_t)(FMC_PMEM_MEMSET3 | FMC_PMEM_MEMWAIT3 | FMC_PMEM_MEMHOLD3 | FMC_PMEM_MEMHIZ3))#define PCR_CLEAR_MASK ((uint32_t)(FMC_PCR_PWAITEN | FMC_PCR_PBKEN | FMC_PCR_PTYP | FMC_PCR_PWID | FMC_PCR_ECCEN | FMC_PCR_TCLR | FMC_PCR_TAR | FMC_PCR_ECCPS))#define BWTR_CLEAR_MASK ((uint32_t)(FMC_BWTR1_ADDSET | FMC_BWTR1_ADDHLD | FMC_BWTR1_DATAST | FMC_BWTR1_BUSTURN | FMC_BWTR1_ACCMOD))#define BTR_CLEAR_MASK ((uint32_t)(FMC_BTR1_ADDSET | FMC_BTR1_ADDHLD | FMC_BTR1_DATAST | FMC_BTR1_BUSTURN | FMC_BTR1_CLKDIV | FMC_BTR1_DATLAT | FMC_BTR1_ACCMOD))#define osMailQ(name) &os_mailQ_def_ ## name#define osMailQDef(name,queue_sz,type) struct os_mailQ_cb *os_mailQ_cb_ ## name; const osMailQDef_t os_mailQ_def_ ## name = { (queue_sz), sizeof (type), (&os_mailQ_cb_ ## name) }#define osMessageQ(name) &os_messageQ_def_ ## name#define osMessageQDef(name,queue_sz,type) const osMessageQDef_t os_messageQ_def_ ## name = { (queue_sz), sizeof (type) }#define osPool(name) &os_pool_def_ ## name#define osPoolDef(name,no,type) const osPoolDef_t os_pool_def_ ## name = { (no), sizeof(type), NULL }#define osSemaphore(name) &os_semaphore_def_ ## name#define osSemaphoreDef(name) const osSemaphoreDef_t os_semaphore_def_ ## name = { 0 }#define osMutex(name) &os_mutex_def_ ## name#define osMutexDef(name) const osMutexDef_t os_mutex_def_ ## name = { 0 }#define osTimer(name) &os_timer_def_ ## name#define osTimerDef(name,function) const osTimerDef_t os_timer_def_ ## name = { (function) }#define osThread(name) &os_thread_def_ ## name#define osThreadDef(name,thread,priority,instances,stacksz) const osThreadDef_t os_thread_def_ ## name = { #name, (thread), (priority), (instances), (stacksz)}#define osKernelSysTickMicroSec(microsec) (((uint64_t)microsec * (osKernelSysTickFrequency)) / 1000000)#define osKernelSysTickFrequency (configTICK_RATE_HZ)#define osWaitForever 0xFFFFFFFF#define osFeature_SysTick 1#define osFeature_Wait 0#define osFeature_Semaphore 1#define osFeature_Signals 8#define osFeature_MessageQ 1#define osFeature_MailQ 1#define osFeature_Pool 1#define osFeature_MainThread 1#define osKernelSystemId "KERNEL V1.00"#define osCMSIS_KERNEL 0x10000#define osCMSIS 0x10002#define INCLUDE_eTaskGetState 0#define configSUPPORT_STATIC_ALLOCATION 0#define uxSemaphoreGetCount(xSemaphore) uxQueueMessagesWaiting( ( QueueHandle_t ) ( xSemaphore ) )#define portMAX_DELAY ( TickType_t ) 0xffffffffUL#define portTICK_PERIOD_MS ( ( TickType_t ) 1000 / configTICK_RATE_HZ )#define configTICK_RATE_HZ ( ( TickType_t ) 1000 )#define xSemaphoreTakeRecursive(xMutex,xBlockTime) xQueueTakeMutexRecursive( ( xMutex ), ( xBlockTime ) )#define pdTRUE ( ( BaseType_t ) 1 )#define configUSE_RECURSIVE_MUTEXES 1#define xSemaphoreGiveRecursive(xMutex) xQueueGiveMutexRecursive( ( xMutex ) )#define xSemaphoreCreateRecursiveMutex() xQueueCreateMutex( queueQUEUE_TYPE_RECURSIVE_MUTEX )#define queueQUEUE_TYPE_RECURSIVE_MUTEX ( ( uint8_t ) 4U )#define configSUPPORT_DYNAMIC_ALLOCATION 1#define configUSE_TRACE_FACILITY 1#define configUSE_STATS_FORMATTING_FUNCTIONS 1#define INCLUDE_xTaskAbortDelay 0#define INCLUDE_vTaskDelayUntil 0#define INCLUDE_vTaskSuspend 0#define taskSCHEDULER_NOT_STARTED ( ( BaseType_t ) 1 )#define INCLUDE_xTaskGetSchedulerState 1#define portBASE_TYPE long#define pdFALSE ( ( BaseType_t ) 0 )#define portEND_SWITCHING_ISR(xSwitchRequired) if( xSwitchRequired != pdFALSE ) portYIELD()#define portYIELD() { portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT; __asm volatile( "dsb" ::: "memory" ); __asm volatile( "isb" ); }#define portNVIC_INT_CTRL_REG ( * ( ( volatile uint32_t * ) 0xe000ed04 ) )#define portNVIC_PENDSVSET_BIT ( 1UL << 28UL )#define xQueueSendFromISR(xQueue,pvItemToQueue,pxHigherPriorityTaskWoken) xQueueGenericSendFromISR( ( xQueue ), ( pvItemToQueue ), ( pxHigherPriorityTaskWoken ), queueSEND_TO_BACK )#define queueSEND_TO_BACK ( ( BaseType_t ) 0 )#define xQueueSend(xQueue,pvItemToQueue,xTicksToWait) xQueueGenericSend( ( xQueue ), ( pvItemToQueue ), ( xTicksToWait ), queueSEND_TO_BACK )#define xQueueCreate(uxQueueLength,uxItemSize) xQueueGenericCreate( ( uxQueueLength ), ( uxItemSize ), ( queueQUEUE_TYPE_BASE ) )#define queueQUEUE_TYPE_BASE ( ( uint8_t ) 0U )#define portSET_INTERRUPT_MASK_FROM_ISR() ulPortRaiseBASEPRI()#define portCLEAR_INTERRUPT_MASK_FROM_ISR(x) vPortSetBASEPRI(x)#define vSemaphoreDelete(xSemaphore) vQueueDelete( ( QueueHandle_t ) ( xSemaphore ) )#define xSemaphoreGiveFromISR(xSemaphore,pxHigherPriorityTaskWoken) xQueueGiveFromISR( ( QueueHandle_t ) ( xSemaphore ), ( pxHigherPriorityTaskWoken ) )#define xSemaphoreGive(xSemaphore) xQueueGenericSend( ( QueueHandle_t ) ( xSemaphore ), NULL, semGIVE_BLOCK_TIME, queueSEND_TO_BACK )#define semGIVE_BLOCK_TIME ( ( TickType_t ) 0U )#define xSemaphoreTakeFromISR(xSemaphore,pxHigherPriorityTaskWoken) xQueueReceiveFromISR( ( QueueHandle_t ) ( xSemaphore ), NULL, ( pxHigherPriorityTaskWoken ) )#define xSemaphoreTake(xSemaphore,xBlockTime) xQueueSemaphoreTake( ( xSemaphore ), ( xBlockTime ) )#define vSemaphoreCreateBinary(xSemaphore) { ( xSemaphore ) = xQueueGenericCreate( ( UBaseType_t ) 1, semSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_BINARY_SEMAPHORE ); if( ( xSemaphore ) != NULL ) { ( void ) xSemaphoreGive( ( xSemaphore ) ); } }#define semSEMAPHORE_QUEUE_ITEM_LENGTH ( ( uint8_t ) 0U )#define queueQUEUE_TYPE_BINARY_SEMAPHORE ( ( uint8_t ) 3U )#define configUSE_COUNTING_SEMAPHORES 1#define xSemaphoreCreateCounting(uxMaxCount,uxInitialCount) xQueueCreateCountingSemaphore( ( uxMaxCount ), ( uxInitialCount ) )#define xSemaphoreCreateMutex() xQueueCreateMutex( queueQUEUE_TYPE_MUTEX )#define queueQUEUE_TYPE_MUTEX ( ( uint8_t ) 1U )#define configUSE_MUTEXES 1#define configUSE_TASK_NOTIFICATIONS 1#define pdPASS ( pdTRUE )#define portYIELD_FROM_ISR(x) portEND_SWITCHING_ISR( x )#define configUSE_TIMERS 0#define INCLUDE_vTaskDelay 1#define INCLUDE_uxTaskPriorityGet 1#define INCLUDE_vTaskPrioritySet 1#define taskYIELD() portYIELD()#define INCLUDE_vTaskDelete 1#define INCLUDE_xTaskGetCurrentTaskHandle 0#define portCHAR char#define tskIDLE_PRIORITY ( ( UBaseType_t ) 0U )#define crQUEUE_RECEIVE_FROM_ISR(pxQueue,pvBuffer,pxCoRoutineWoken) xQueueCRReceiveFromISR( ( pxQueue ), ( pvBuffer ), ( pxCoRoutineWoken ) )#define crQUEUE_SEND_FROM_ISR(pxQueue,pvItemToQueue,xCoRoutinePreviouslyWoken) xQueueCRSendFromISR( ( pxQueue ), ( pvItemToQueue ), ( xCoRoutinePreviouslyWoken ) )#define crQUEUE_RECEIVE(xHandle,pxQueue,pvBuffer,xTicksToWait,pxResult) { *( pxResult ) = xQueueCRReceive( ( pxQueue) , ( pvBuffer ), ( xTicksToWait ) ); if( *( pxResult ) == errQUEUE_BLOCKED ) { crSET_STATE0( ( xHandle ) ); *( pxResult ) = xQueueCRReceive( ( pxQueue) , ( pvBuffer ), 0 ); } if( *( pxResult ) == errQUEUE_YIELD ) { crSET_STATE1( ( xHandle ) ); *( pxResult ) = pdPASS; } }#define crQUEUE_SEND(xHandle,pxQueue,pvItemToQueue,xTicksToWait,pxResult) { *( pxResult ) = xQueueCRSend( ( pxQueue) , ( pvItemToQueue) , ( xTicksToWait ) ); if( *( pxResult ) == errQUEUE_BLOCKED ) { crSET_STATE0( ( xHandle ) ); *pxResult = xQueueCRSend( ( pxQueue ), ( pvItemToQueue ), 0 ); } if( *pxResult == errQUEUE_YIELD ) { crSET_STATE1( ( xHandle ) ); *pxResult = pdPASS; } }#define crDELAY(xHandle,xTicksToDelay) if( ( xTicksToDelay ) > 0 ) { vCoRoutineAddToDelayedList( ( xTicksToDelay ), NULL ); } crSET_STATE0( ( xHandle ) );#define crSET_STATE1(xHandle) ( ( CRCB_t * )( xHandle ) )->uxState = ((__LINE__ * 2)+1); return; case ((__LINE__ * 2)+1):#define crSET_STATE0(xHandle) ( ( CRCB_t * )( xHandle ) )->uxState = (__LINE__ * 2); return; case (__LINE__ * 2):#define crEND() }#define crSTART(pxCRCB) switch( ( ( CRCB_t * )( pxCRCB ) )->uxState ) { case 0:#define configUSE_CO_ROUTINES 0#define pxContainer pvContainer#define portFIRST_USER_INTERRUPT_NUMBER ( 16 )#define configASSERT(x) if( ( x ) == 0 ) { taskDISABLE_INTERRUPTS(); for( ;; ); }#define taskDISABLE_INTERRUPTS() portDISABLE_INTERRUPTS()#define portDISABLE_INTERRUPTS() vPortRaiseBASEPRI()#define portAIRCR_REG ( * ( ( volatile uint32_t * ) 0xE000ED0C ) )#define portPRIORITY_GROUP_MASK ( 0x07UL << 8UL )#define portNVIC_SYSTICK_CTRL_REG ( * ( ( volatile uint32_t * ) 0xe000e010 ) )#define portNVIC_SYSTICK_CURRENT_VALUE_REG ( * ( ( volatile uint32_t * ) 0xe000e018 ) )#define configSYSTICK_CLOCK_HZ configCPU_CLOCK_HZ#define configCPU_CLOCK_HZ ( SystemCoreClock )#define portNVIC_SYSTICK_LOAD_REG ( * ( ( volatile uint32_t * ) 0xe000e014 ) )#define portNVIC_SYSTICK_CLK_BIT ( 1UL << 2UL )#define portNVIC_SYSTICK_INT_BIT ( 1UL << 1UL )#define portNVIC_SYSTICK_ENABLE_BIT ( 1UL << 0UL )#define configUSE_TICKLESS_IDLE 0#define portENABLE_INTERRUPTS() vPortSetBASEPRI(0)#define xPortPendSVHandler PendSV_Handler#define configMAX_SYSCALL_INTERRUPT_PRIORITY ( configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY << (8 - configPRIO_BITS) )#define configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY 5#define configPRIO_BITS 4#define portVECTACTIVE_MASK ( 0xFFUL )#define portNVIC_PENDSV_PRI ( ( ( uint32_t ) configKERNEL_INTERRUPT_PRIORITY ) << 16UL )#define configKERNEL_INTERRUPT_PRIORITY ( configLIBRARY_LOWEST_INTERRUPT_PRIORITY << (8 - configPRIO_BITS) )#define configLIBRARY_LOWEST_INTERRUPT_PRIORITY 0xf#define portNVIC_SYSPRI2_REG ( * ( ( volatile uint32_t * ) 0xe000ed20 ) )#define portNVIC_SYSTICK_PRI ( ( ( uint32_t ) configKERNEL_INTERRUPT_PRIORITY ) << 24UL )#define portFPCCR ( ( volatile uint32_t * ) 0xe000ef34 )#define portASPEN_AND_LSPEN_BITS ( 0x3UL << 30UL )#define vPortSVCHandler SVC_Handler#define portINITIAL_XPSR ( 0x01000000 )#define portSTART_ADDRESS_MASK ( ( StackType_t ) 0xfffffffeUL )#define portTASK_RETURN_ADDRESS prvTaskExitError#define portINITIAL_EXC_RETURN ( 0xfffffffd )#define portNVIC_IP_REGISTERS_OFFSET_16 ( 0xE000E3F0 )#define portMISSED_COUNTS_FACTOR ( 45UL )#define portMAX_24_BIT_NUMBER ( 0xffffffUL )#define portPRIGROUP_SHIFT ( 8UL )#define portMAX_PRIGROUP_BITS ( ( uint8_t ) 7 )#define portTOP_BIT_OF_BYTE ( ( uint8_t ) 0x80 )#define portMAX_8_BIT_VALUE ( ( uint8_t ) 0xff )#define portNVIC_PEND_SYSTICK_CLEAR_BIT ( 1UL << 25UL )#define portNVIC_PENDSVCLEAR_BIT ( 1UL << 27UL )#define portNVIC_SYSTICK_COUNT_FLAG_BIT ( 1UL << 16UL )#define configASSERT_DEFINED 1#define _READ_WRITE_RETURN_TYPE int#define _ATEXIT_SIZE 32#define _Kmax (sizeof (size_t) << 3)#define _GLOBAL_REENT (&_impure_data)#define _REENT_IS_NULL(_ptr) ((_ptr) == NULL)#define _REENT _impure_ptr#define _REENT_INIT_PTR(var) { memset((var), 0, sizeof(*(var))); _REENT_INIT_PTR_ZEROED(var); }#define _REENT_STDERR(_ptr) ((_ptr)->_stderr)#define _REENT_STDOUT(_ptr) ((_ptr)->_stdout)#define _REENT_STDIN(_ptr) ((_ptr)->_stdin)#define _REENT_SIG_FUNC(_ptr) ((_ptr)->_sig_func)#define _REENT_LOCALE(_ptr) ((_ptr)->_locale)#define _REENT_INC(_ptr) ((_ptr)->_inc)#define _REENT_ERRNO(_ptr) ((_ptr)->_errno)#define _REENT_EMERGENCY(_ptr) ((_ptr)->_emergency)#define _REENT_CVTLEN(_ptr) ((_ptr)->_cvtlen)#define _REENT_CVTBUF(_ptr) ((_ptr)->_cvtbuf)#define _REENT_CLEANUP(_ptr) ((_ptr)->__cleanup)#define _REENT_SIGNAL_BUF(ptr) ((ptr)->_signal_buf)#define _REENT_GETDATE_ERR_P(ptr) (&((ptr)->_misc->_getdate_err))#define _REENT_L64A_BUF(ptr) ((ptr)->_misc->_l64a_buf)#define _REENT_WCSRTOMBS_STATE(ptr) ((ptr)->_misc->_wcsrtombs_state)#define _REENT_WCRTOMB_STATE(ptr) ((ptr)->_misc->_wcrtomb_state)#define _REENT_MBSRTOWCS_STATE(ptr) ((ptr)->_misc->_mbsrtowcs_state)#define _REENT_MBRTOWC_STATE(ptr) ((ptr)->_misc->_mbrtowc_state)#define _REENT_MBRLEN_STATE(ptr) ((ptr)->_misc->_mbrlen_state)#define _REENT_WCTOMB_STATE(ptr) ((ptr)->_misc->_wctomb_state)#define _REENT_MBTOWC_STATE(ptr) ((ptr)->_misc->_mbtowc_state)#define _REENT_MBLEN_STATE(ptr) ((ptr)->_misc->_mblen_state)#define _REENT_STRTOK_LAST(ptr) ((ptr)->_misc->_strtok_last)#define _REENT_TM(ptr) ((ptr)->_localtime_buf)#define _REENT_ASCTIME_BUF(ptr) ((ptr)->_asctime_buf)#define _REENT_MP_FREELIST(ptr) ((ptr)->_mp->_freelist)#define _REENT_MP_P5S(ptr) ((ptr)->_mp->_p5s)#define _REENT_MP_RESULT_K(ptr) ((ptr)->_mp->_result_k)#define _REENT_MP_RESULT(ptr) ((ptr)->_mp->_result)#define _REENT_RAND48_ADD(ptr) ((ptr)->_r48->_add)#define _REENT_RAND48_MULT(ptr) ((ptr)->_r48->_mult)#define _REENT_RAND48_SEED(ptr) ((ptr)->_r48->_seed)#define _REENT_RAND_NEXT(ptr) ((ptr)->_r48->_rand_next)#define _REENT_SIGNGAM(ptr) ((ptr)->_gamma_signgam)#define _REENT_CHECK_SIGNAL_BUF(var) _REENT_CHECK(var, _signal_buf, char *, _REENT_SIGNAL_SIZE, )#define _REENT_CHECK_MISC(var) _REENT_CHECK(var, _misc, struct _misc_reent *, sizeof *((var)->_misc), _REENT_INIT_MISC(var))#define _REENT_INIT_MISC(var) do { struct _reent *_r = (var); _r->_misc->_strtok_last = _NULL; _r->_misc->_mblen_state.__count = 0; _r->_misc->_mblen_state.__value.__wch = 0; _r->_misc->_wctomb_state.__count = 0; _r->_misc->_wctomb_state.__value.__wch = 0; _r->_misc->_mbtowc_state.__count = 0; _r->_misc->_mbtowc_state.__value.__wch = 0; _r->_misc->_mbrlen_state.__count = 0; _r->_misc->_mbrlen_state.__value.__wch = 0; _r->_misc->_mbrtowc_state.__count = 0; _r->_misc->_mbrtowc_state.__value.__wch = 0; _r->_misc->_mbsrtowcs_state.__count = 0; _r->_misc->_mbsrtowcs_state.__value.__wch = 0; _r->_misc->_wcrtomb_state.__count = 0; _r->_misc->_wcrtomb_state.__value.__wch = 0; _r->_misc->_wcsrtombs_state.__count = 0; _r->_misc->_wcsrtombs_state.__value.__wch = 0; __REENT_INIT_MISC_GETLOCALENAME_L; _r->_misc->_l64a_buf[0] = '\0'; _r->_misc->_getdate_err = 0; } while (0)#define _REENT_CHECK_EMERGENCY(var) _REENT_CHECK(var, _emergency, char *, _REENT_EMERGENCY_SIZE, )#define _REENT_CHECK_MP(var) _REENT_CHECK(var, _mp, struct _mprec *, sizeof *((var)->_mp), _REENT_INIT_MP(var))#define _REENT_INIT_MP(var) do { struct _reent *_r = (var); _r->_mp->_result_k = 0; _r->_mp->_result = _r->_mp->_p5s = _NULL; _r->_mp->_freelist = _NULL; } while (0)#define _REENT_CHECK_RAND48(var) _REENT_CHECK(var, _r48, struct _rand48 *, sizeof *((var)->_r48), _REENT_INIT_RAND48((var)))#define _REENT_INIT_RAND48(var) do { struct _reent *_r = (var); _r->_r48->_seed[0] = _RAND48_SEED_0; _r->_r48->_seed[1] = _RAND48_SEED_1; _r->_r48->_seed[2] = _RAND48_SEED_2; _r->_r48->_mult[0] = _RAND48_MULT_0; _r->_r48->_mult[1] = _RAND48_MULT_1; _r->_r48->_mult[2] = _RAND48_MULT_2; _r->_r48->_add = _RAND48_ADD; _r->_r48->_rand_next = 1; } while (0)#define _REENT_CHECK_ASCTIME_BUF(var) _REENT_CHECK(var, _asctime_buf, char *, _REENT_ASCTIME_SIZE, memset((var)->_asctime_buf, 0, _REENT_ASCTIME_SIZE))#define _REENT_CHECK_TM(var) _REENT_CHECK(var, _localtime_buf, struct __tm *, sizeof *((var)->_localtime_buf), )#define _REENT_CHECK(var,what,type,size,init) do { struct _reent *_r = (var); if (_r->what == NULL) { _r->what = (type)malloc(size); __reent_assert(_r->what); init; } } while (0)#define __reent_assert(x) ((x) ? (void)0 : __assert_func(__FILE__, __LINE__, (char *)0, "REENT malloc succeeded"))#define _REENT_INIT_PTR_ZEROED(var) { (var)->_stdin = &__sf[0]; (var)->_stdout = &__sf[1]; (var)->_stderr = &__sf[2]; }#define _REENT_INIT(var) { 0, &__sf[0], &__sf[1], &__sf[2], 0, _NULL, _REENT_INIT_RESERVED_0 _REENT_INIT_RESERVED_1 _NULL, _NULL, _NULL, 0, 0, _NULL, _NULL, _NULL, _NULL, _NULL, _REENT_INIT_RESERVED_6_7 _REENT_INIT_RESERVED_8 _NULL, _NULL, _NULL }#define _REENT_SIGNAL_SIZE 24#define _REENT_ASCTIME_SIZE 26#define _REENT_EMERGENCY_SIZE 25#define _RAND48_ADD (0x000b)#define _RAND48_MULT_2 (0x0005)#define _RAND48_MULT_1 (0xdeec)#define _RAND48_MULT_0 (0xe66d)#define _RAND48_SEED_2 (0x1234)#define _RAND48_SEED_1 (0xabcd)#define _RAND48_SEED_0 (0x330e)#define _ATEXIT_INIT {_NULL, 0, {_NULL}, _NULL}#define __Long long#define _NULL 0#define _REENT_CHECK_VERIFY 1#define _READ_WRITE_BUFSIZE_TYPE int#define _LOCK_RECURSIVE_T _LOCK_T#define __LONG_MAX__ 0x7fffffffL#define configTOTAL_HEAP_SIZE ( ( size_t ) ( 25 * 1024 ) )#define portBYTE_ALIGNMENT_MASK ( 0x0007 )#define portBYTE_ALIGNMENT 8#define heapBITS_PER_BYTE ( ( size_t ) 8 )#define SET_COMP(index,id,hsamp,vsamp,quant,dctbl,actbl) (compptr = &cinfo->comp_info[index], compptr->component_id = (id), compptr->h_samp_factor = (hsamp), compptr->v_samp_factor = (vsamp), compptr->quant_tbl_no = (quant), compptr->dc_tbl_no = (dctbl), compptr->ac_tbl_no = (actbl) )#define DC_STAT_BINS 64#define AC_STAT_BINS 256#define OUTPUT_BUF_SIZE 4096#define INPUT_BUF_SIZE 4096#define SCALEBITS 16#define R_Y_OFF 0#define G_Y_OFF (1*(MAXJSAMPLE+1))#define B_Y_OFF (2*(MAXJSAMPLE+1))#define TABLE_SIZE (3*(MAXJSAMPLE+1))#define FIX(x) ((INT32) ((x) * (1L<<SCALEBITS) + 0.5))#define ONE_HALF ((INT32) 1 << (SCALEBITS-1))#define CONST_BITS 14#define BITREAD_STATE_VARS register bit_buf_type get_buffer; register int bits_left; bitread_working_state br_state#define BITREAD_LOAD_STATE(cinfop,permstate) br_state.cinfo = cinfop; br_state.next_input_byte = cinfop->src->next_input_byte; br_state.bytes_in_buffer = cinfop->src->bytes_in_buffer; get_buffer = permstate.get_buffer; bits_left = permstate.bits_left;#define ASSIGN_STATE(dest,src) ((dest) = (src))#define HUFF_DECODE(result,state,htbl,failaction,slowlabel) { register int nb, look; if (bits_left < HUFF_LOOKAHEAD) { if (! jpeg_fill_bit_buffer(&state,get_buffer,bits_left, 0)) {failaction;} get_buffer = state.get_buffer; bits_left = state.bits_left; if (bits_left < HUFF_LOOKAHEAD) { nb = 1; goto slowlabel; } } look = PEEK_BITS(HUFF_LOOKAHEAD); if ((nb = htbl->look_nbits[look]) != 0) { DROP_BITS(nb); result = htbl->look_sym[look]; } else { nb = HUFF_LOOKAHEAD+1; slowlabel: if ((result=jpeg_huff_decode(&state,get_buffer,bits_left,htbl,nb)) < 0) { failaction; } get_buffer = state.get_buffer; bits_left = state.bits_left; } }#define HUFF_LOOKAHEAD 8#define PEEK_BITS(nbits) (((int) (get_buffer >> (bits_left - (nbits)))) & BIT_MASK(nbits))#define BIT_MASK(nbits) bmask[nbits]#define DROP_BITS(nbits) (bits_left -= (nbits))#define CHECK_BIT_BUFFER(state,nbits,action) { if (bits_left < (nbits)) { if (! jpeg_fill_bit_buffer(&(state),get_buffer,bits_left,nbits)) { action; } get_buffer = (state).get_buffer; bits_left = (state).bits_left; } }#define GET_BITS(nbits) (((int) (get_buffer >> (bits_left -= (nbits)))) & BIT_MASK(nbits))#define HUFF_EXTEND(x,s) ((x) <= bmask[(s) - 1] ? (x) - bmask[s] : (x))#define BITREAD_SAVE_STATE(cinfop,permstate) cinfop->src->next_input_byte = br_state.next_input_byte; cinfop->src->bytes_in_buffer = br_state.bytes_in_buffer; permstate.get_buffer = get_buffer; permstate.bits_left = bits_left#define MIN_GET_BITS (BIT_BUF_SIZE-7)#define BIT_BUF_SIZE 32#define CTX_POSTPONED_ROW 2#define CTX_PREPARE_FOR_IMCU 0#define CTX_PROCESS_IMCU 1#define INPUT_VARS(cinfo) struct jpeg_source_mgr * datasrc = (cinfo)->src; const JOCTET * next_input_byte = datasrc->next_input_byte; size_t bytes_in_buffer = datasrc->bytes_in_buffer#define INPUT_BYTE(cinfo,V,action) MAKESTMT( MAKE_BYTE_AVAIL(cinfo,action); bytes_in_buffer--; V = GETJOCTET(*next_input_byte++); )#define MAKE_BYTE_AVAIL(cinfo,action) if (bytes_in_buffer == 0) { if (! (*datasrc->fill_input_buffer) (cinfo)) { action; } INPUT_RELOAD(cinfo); }#define INPUT_RELOAD(cinfo) ( next_input_byte = datasrc->next_input_byte, bytes_in_buffer = datasrc->bytes_in_buffer )#define INPUT_SYNC(cinfo) ( datasrc->next_input_byte = next_input_byte, datasrc->bytes_in_buffer = bytes_in_buffer )#define INPUT_2BYTES(cinfo,V,action) MAKESTMT( MAKE_BYTE_AVAIL(cinfo,action); bytes_in_buffer--; V = ((unsigned int) GETJOCTET(*next_input_byte++)) << 8; MAKE_BYTE_AVAIL(cinfo,action); bytes_in_buffer--; V += GETJOCTET(*next_input_byte++); )#define APPN_DATA_LEN 14#define APP14_DATA_LEN 12#define APP0_DATA_LEN 14#define JCOPYRIGHT "Copyright (C) 2012, Thomas G. Lane, Guido Vollbeding"#define JVERSION "8d  15-Jan-2012"#define JMESSAGE(code,string) string ,#define EXIT_FAILURE 1#define MULTIPLY(var,const) ((DCTELEM) DESCALE((var) * (const), CONST_BITS))#define FIX_0_707106781 ((INT32) 181)#define DESCALE(x,n) RIGHT_SHIFT(x, n)#define CONST_BITS 8#define FIX_0_382683433 ((INT32) 98)#define FIX_0_541196100 ((INT32) 139)#define FIX_1_306562965 ((INT32) 334)#define PASS1_BITS 2#define MULTIPLY(var,const) MULTIPLY16C16(var,const)#define FIX_0_541196100 ((INT32) 4433)#define CONST_BITS 13#define DSI_LP_GSR0P_DISABLE 0x00000000U#define DSI_LP_GSW2P_ENABLE DSI_CMCR_GSW2TX#define DSI_LP_GSW2P_DISABLE 0x00000000U#define DSI_LP_GSW1P_ENABLE DSI_CMCR_GSW1TX#define DSI_LP_GSW1P_DISABLE 0x00000000U#define DSI_LP_GSW0P_ENABLE DSI_CMCR_GSW0TX#define DSI_LP_GSW0P_DISABLE 0x00000000U#define DSI_ACKNOWLEDGE_ENABLE DSI_CMCR_ARE#define DSI_ACKNOWLEDGE_DISABLE 0x00000000U#define DSI_TE_ACKNOWLEDGE_ENABLE DSI_CMCR_TEARE#define DSI_TE_ACKNOWLEDGE_DISABLE 0x00000000U#define DSI_AR_ENABLE DSI_WCFGR_AR#define DSI_AR_DISABLE 0x00000000U#define DSI_VSYNC_RISING DSI_WCFGR_VSPOL#define DSI_VSYNC_FALLING 0x00000000U#define DSI_TE_FALLING_EDGE DSI_WCFGR_TEPOL#define DSI_TE_RISING_EDGE 0x00000000U#define DSI_TE_EXTERNAL DSI_WCFGR_TESRC#define DSI_TE_DSILINK 0x00000000U#define DSI_FBTAA_ENABLE DSI_VMCR_FBTAAE#define DSI_FBTAA_DISABLE 0x00000000U#define DSI_LP_VSYNC_DISABLE 0x00000000U#define DSI_LP_VBP_DISABLE 0x00000000U#define DSI_LP_VFP_DISABLE 0x00000000U#define DSI_LP_VACT_DISABLE 0x00000000U#define DSI_LP_HBP_DISABLE 0x00000000U#define DSI_LP_HFP_DISABLE 0x00000000U#define DSI_LP_COMMAND_DISABLE 0x00000000U#define DSI_DISPLAY_OFF DSI_WCR_SHTDN#define DSI_DISPLAY_ON 0x00000000U#define DSI_COLOR_MODE_EIGHT DSI_WCR_COLM#define DSI_COLOR_MODE_FULL 0x00000000U#define DSI_VID_MODE_NB_EVENTS 1U#define DSI_VID_MODE_NB_PULSES 0U#define DSI_WRITE_MEMORY_START 0x2CU#define DSI_WRITE_MEMORY_CONTINUE 0x3CU#define DSI_WRITE_LUT 0x2DU#define DSI_SOFT_RESET 0x01U#define DSI_SET_VSYNC_TIMING 0x40U#define DSI_SET_TEAR_SCANLINE 0x44U#define DSI_SET_TEAR_ON 0x35U#define DSI_SET_TEAR_OFF 0x34U#define DSI_SET_SCROLL_START 0x37U#define DSI_SET_SCROLL_AREA 0x33U#define DSI_SET_PIXEL_FORMAT 0x3AU#define DSI_SET_PARTIAL_ROWS 0x30U#define DSI_SET_PARTIAL_COLUMNS 0x31U#define DSI_SET_PAGE_ADDRESS 0x2BU#define DSI_SET_GAMMA_CURVE 0x26U#define DSI_SET_DISPLAY_ON 0x29U#define DSI_SET_DISPLAY_OFF 0x28U#define DSI_SET_COLUMN_ADDRESS 0x2AU#define DSI_SET_ADDRESS_MODE 0x36U#define DSI_SET_3D_CONTROL 0x3DU#define DSI_READ_MEMORY_START 0x2EU#define DSI_READ_MEMORY_CONTINUE 0x3EU#define DSI_READ_DDB_START 0xA1U#define DSI_READ_DDB_CONTINUE 0xA8U#define DSI_NOP 0x00U#define DSI_GET_SIGNAL_MODE 0x0EU#define DSI_GET_SCANLINE 0x45U#define DSI_GET_RED_CHANNEL 0x06U#define DSI_GET_POWER_MODE 0x0AU#define DSI_GET_PIXEL_FORMAT 0x0CU#define DSI_GET_GREEN_CHANNEL 0x07U#define DSI_GET_DISPLAY_MODE 0x0DU#define DSI_GET_DIAGNOSTIC_RESULT 0x0FU#define DSI_GET_BLUE_CHANNEL 0x08U#define DSI_GET_ADDRESS_MODE 0x0BU#define DSI_GET_3D_CONTROL 0x3FU#define DSI_EXIT_SLEEP_MODE 0x11U#define DSI_EXIT_INVERT_MODE 0x20U#define DSI_EXIT_IDLE_MODE 0x38U#define DSI_ENTER_SLEEP_MODE 0x10U#define DSI_ENTER_PARTIAL_MODE 0x12U#define DSI_ENTER_NORMAL_MODE 0x13U#define DSI_ENTER_INVERT_MODE 0x21U#define DSI_ENTER_IDLE_MODE 0x39U#define USE_HAL_DSI_REGISTER_CALLBACKS 0U#define IS_LTDC_RELOAD(__RELOADTYPE__) (((__RELOADTYPE__) == LTDC_RELOAD_IMMEDIATE) || ((__RELOADTYPE__) == LTDC_RELOAD_VERTICAL_BLANKING))#define IS_LTDC_LIPOS(__LIPOS__) ((__LIPOS__) <= 0x7FFU)#define IS_LTDC_CFBLNBR(__CFBLNBR__) ((__CFBLNBR__) <= LTDC_LINE_NUMBER)#define IS_LTDC_CFBLL(__CFBLL__) ((__CFBLL__) <= LTDC_COLOR_FRAME_BUFFER)#define IS_LTDC_CFBP(__CFBP__) ((__CFBP__) <= LTDC_COLOR_FRAME_BUFFER)#define IS_LTDC_VCONFIGSP(__VCONFIGSP__) ((__VCONFIGSP__) <= LTDC_STOPPOSITION)#define IS_LTDC_VCONFIGST(__VCONFIGST__) ((__VCONFIGST__) <= LTDC_STARTPOSITION)#define IS_LTDC_HCONFIGSP(__HCONFIGSP__) ((__HCONFIGSP__) <= LTDC_STOPPOSITION)#define IS_LTDC_HCONFIGST(__HCONFIGST__) ((__HCONFIGST__) <= LTDC_STARTPOSITION)#define IS_LTDC_ALPHA(__ALPHA__) ((__ALPHA__) <= LTDC_ALPHA)#define IS_LTDC_PIXEL_FORMAT(__PIXEL_FORMAT__) (((__PIXEL_FORMAT__) == LTDC_PIXEL_FORMAT_ARGB8888) || ((__PIXEL_FORMAT__) == LTDC_PIXEL_FORMAT_RGB888) || ((__PIXEL_FORMAT__) == LTDC_PIXEL_FORMAT_RGB565) || ((__PIXEL_FORMAT__) == LTDC_PIXEL_FORMAT_ARGB1555) || ((__PIXEL_FORMAT__) == LTDC_PIXEL_FORMAT_ARGB4444) || ((__PIXEL_FORMAT__) == LTDC_PIXEL_FORMAT_L8) || ((__PIXEL_FORMAT__) == LTDC_PIXEL_FORMAT_AL44) || ((__PIXEL_FORMAT__) == LTDC_PIXEL_FORMAT_AL88))#define IS_LTDC_BLENDING_FACTOR2(__BLENDING_FACTOR1__) (((__BLENDING_FACTOR1__) == LTDC_BLENDING_FACTOR2_CA) || ((__BLENDING_FACTOR1__) == LTDC_BLENDING_FACTOR2_PAxCA))#define IS_LTDC_BLENDING_FACTOR1(__BLENDING_FACTOR1__) (((__BLENDING_FACTOR1__) == LTDC_BLENDING_FACTOR1_CA) || ((__BLENDING_FACTOR1__) == LTDC_BLENDING_FACTOR1_PAxCA))#define IS_LTDC_REDVALUE(__BRED__) ((__BRED__) <= LTDC_COLOR)#define IS_LTDC_GREENVALUE(__BGREEN__) ((__BGREEN__) <= LTDC_COLOR)#define IS_LTDC_BLUEVALUE(__BBLUE__) ((__BBLUE__) <= LTDC_COLOR)#define IS_LTDC_TOTALH(__TOTALH__) ((__TOTALH__) <= LTDC_VERTICALSYNC)#define IS_LTDC_TOTALW(__TOTALW__) ((__TOTALW__) <= LTDC_HORIZONTALSYNC)#define IS_LTDC_AAH(__AAH__) ((__AAH__) <= LTDC_VERTICALSYNC)#define IS_LTDC_AAW(__AAW__) ((__AAW__) <= LTDC_HORIZONTALSYNC)#define IS_LTDC_AVBP(__AVBP__) ((__AVBP__) <= LTDC_VERTICALSYNC)#define IS_LTDC_AHBP(__AHBP__) ((__AHBP__) <= LTDC_HORIZONTALSYNC)#define IS_LTDC_VSYNC(__VSYNC__) ((__VSYNC__) <= LTDC_VERTICALSYNC)#define IS_LTDC_HSYNC(__HSYNC__) ((__HSYNC__) <= LTDC_HORIZONTALSYNC)#define IS_LTDC_PCPOL(__PCPOL__) (((__PCPOL__) == LTDC_PCPOLARITY_IPC) || ((__PCPOL__) == LTDC_PCPOLARITY_IIPC))#define IS_LTDC_DEPOL(__DEPOL__) (((__DEPOL__) == LTDC_DEPOLARITY_AL) || ((__DEPOL__) == LTDC_DEPOLARITY_AH))#define IS_LTDC_VSPOL(__VSPOL__) (((__VSPOL__) == LTDC_VSPOLARITY_AL) || ((__VSPOL__) == LTDC_VSPOLARITY_AH))#define IS_LTDC_HSPOL(__HSPOL__) (((__HSPOL__) == LTDC_HSPOLARITY_AL) || ((__HSPOL__) == LTDC_HSPOLARITY_AH))#define IS_LTDC_LAYER(__LAYER__) ((__LAYER__) < MAX_LAYER)#define __HAL_LTDC_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->IER & (__INTERRUPT__))#define __HAL_LTDC_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->IER &= ~(__INTERRUPT__))#define __HAL_LTDC_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->IER |= (__INTERRUPT__))#define __HAL_LTDC_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__))#define __HAL_LTDC_GET_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->ISR & (__FLAG__))#define __HAL_LTDC_VERTICAL_BLANKING_RELOAD_CONFIG(__HANDLE__) ((__HANDLE__)->Instance->SRCR |= LTDC_SRCR_VBR)#define __HAL_LTDC_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->GCR &= ~(LTDC_GCR_LTDCEN))#define __HAL_LTDC_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->GCR |= LTDC_GCR_LTDCEN)#define __HAL_LTDC_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_LTDC_STATE_RESET)#define LTDC_RELOAD_VERTICAL_BLANKING LTDC_SRCR_VBR#define LTDC_RELOAD_IMMEDIATE LTDC_SRCR_IMR#define LTDC_FLAG_RR LTDC_ISR_RRIF#define LTDC_FLAG_TE LTDC_ISR_TERRIF#define LTDC_FLAG_FU LTDC_ISR_FUIF#define LTDC_FLAG_LI LTDC_ISR_LIF#define LTDC_IT_RR LTDC_IER_RRIE#define LTDC_IT_TE LTDC_IER_TERRIE#define LTDC_IT_FU LTDC_IER_FUIE#define LTDC_IT_LI LTDC_IER_LIE#define LTDC_LINE_NUMBER LTDC_LxCFBLNR_CFBLNBR#define LTDC_COLOR_FRAME_BUFFER LTDC_LxCFBLR_CFBLL#define LTDC_STARTPOSITION LTDC_LxWHPCR_WHSTPOS#define LTDC_STOPPOSITION (LTDC_LxWHPCR_WHSPPOS >> 16U)#define LTDC_ALPHA LTDC_LxCACR_CONSTA#define LTDC_PIXEL_FORMAT_AL44 0x00000006U#define LTDC_PIXEL_FORMAT_L8 0x00000005U#define LTDC_PIXEL_FORMAT_ARGB1555 0x00000003U#define LTDC_BLENDING_FACTOR2_CA 0x00000005U#define LTDC_BLENDING_FACTOR1_CA 0x00000400U#define LTDC_COLOR 0x000000FFU#define LTDC_VERTICALSYNC LTDC_SSCR_VSH#define LTDC_HORIZONTALSYNC (LTDC_SSCR_HSW >> 16U)#define LTDC_PCPOLARITY_IIPC LTDC_GCR_PCPOL#define LTDC_DEPOLARITY_AH LTDC_GCR_DEPOL#define LTDC_DEPOLARITY_AL 0x00000000U#define LTDC_VSPOLARITY_AH LTDC_GCR_VSPOL#define LTDC_VSPOLARITY_AL 0x00000000U#define LTDC_HSPOLARITY_AH LTDC_GCR_HSPOL#define LTDC_HSPOLARITY_AL 0x00000000U#define LTDC_LAYER_2 0x00000001U#define LTDC_LAYER_1 0x00000000U#define HAL_LTDC_ERROR_TIMEOUT 0x00000020U#define HAL_LTDC_ERROR_FU 0x00000002U#define HAL_LTDC_ERROR_TE 0x00000001U#define HAL_LTDC_ERROR_NONE 0x00000000U#define USE_HAL_LTDC_REGISTER_CALLBACKS 0U#define IS_PWR_WAKEUP_PIN(__PIN__) (((__PIN__) == PWR_WAKEUP_PIN1) || ((__PIN__) == PWR_WAKEUP_PIN2) || ((__PIN__) == PWR_WAKEUP_PIN3) || ((__PIN__) == PWR_WAKEUP_PIN4) || ((__PIN__) == PWR_WAKEUP_PIN5) || ((__PIN__) == PWR_WAKEUP_PIN6) || ((__PIN__) == PWR_WAKEUP_PIN1_HIGH) || ((__PIN__) == PWR_WAKEUP_PIN2_HIGH) || ((__PIN__) == PWR_WAKEUP_PIN3_HIGH) || ((__PIN__) == PWR_WAKEUP_PIN4_HIGH) || ((__PIN__) == PWR_WAKEUP_PIN5_HIGH) || ((__PIN__) == PWR_WAKEUP_PIN6_HIGH) || ((__PIN__) == PWR_WAKEUP_PIN1_LOW) || ((__PIN__) == PWR_WAKEUP_PIN2_LOW) || ((__PIN__) == PWR_WAKEUP_PIN3_LOW) || ((__PIN__) == PWR_WAKEUP_PIN4_LOW) || ((__PIN__) == PWR_WAKEUP_PIN5_LOW) || ((__PIN__) == PWR_WAKEUP_PIN6_LOW))#define IS_PWR_REGULATOR_UNDERDRIVE(REGULATOR) (((REGULATOR) == PWR_MAINREGULATOR_UNDERDRIVE_ON) || ((REGULATOR) == PWR_LOWPOWERREGULATOR_UNDERDRIVE_ON))#define __HAL_PWR_CLEAR_WAKEUP_FLAG(__WUFLAG__) (PWR->CR2 |= (__WUFLAG__))#define __HAL_PWR_GET_WAKEUP_FLAG(__WUFLAG__) (PWR->CSR2 & (__WUFLAG__))#define __HAL_PWR_CLEAR_ODRUDR_FLAG() (PWR->CSR1 |= (PWR_FLAG_UDRDY | PWR_CSR1_EIWUP))#define __HAL_PWR_GET_ODRUDR_FLAG(__FLAG__) ((PWR->CSR1 & (__FLAG__)) == (__FLAG__))#define __HAL_PWR_UNDERDRIVE_DISABLE() (PWR->CR1 &= (uint32_t)(~PWR_CR1_UDEN))#define __HAL_PWR_UNDERDRIVE_ENABLE() (PWR->CR1 |= (uint32_t)PWR_CR1_UDEN)#define __HAL_PWR_OVERDRIVESWITCHING_DISABLE() (PWR->CR1 &= (uint32_t)(~PWR_CR1_ODSWEN))#define __HAL_PWR_OVERDRIVESWITCHING_ENABLE() (PWR->CR1 |= (uint32_t)PWR_CR1_ODSWEN)#define __HAL_PWR_OVERDRIVE_DISABLE() (PWR->CR1 &= (uint32_t)(~PWR_CR1_ODEN))#define __HAL_PWR_OVERDRIVE_ENABLE() (PWR->CR1 |= (uint32_t)PWR_CR1_ODEN)#define PWR_WAKEUP_PIN_FLAG6 PWR_CSR2_WUPF6#define PWR_WAKEUP_PIN_FLAG5 PWR_CSR2_WUPF5#define PWR_WAKEUP_PIN_FLAG4 PWR_CSR2_WUPF4#define PWR_WAKEUP_PIN_FLAG3 PWR_CSR2_WUPF3#define PWR_WAKEUP_PIN_FLAG2 PWR_CSR2_WUPF2#define PWR_WAKEUP_PIN_FLAG1 PWR_CSR2_WUPF1#define PWR_FLAG_UDRDY PWR_CSR1_UDRDY#define PWR_FLAG_ODSWRDY PWR_CSR1_ODSWRDY#define PWR_FLAG_ODRDY PWR_CSR1_ODRDY#define PWR_LOWPOWERREGULATOR_UNDERDRIVE_ON ((uint32_t)(PWR_CR1_LPDS | PWR_CR1_LPUDS))#define PWR_MAINREGULATOR_UNDERDRIVE_ON PWR_CR1_MRUDS#define PWR_WAKEUP_PIN6_LOW (uint32_t)((PWR_CR2_WUPP6<<6) | PWR_CSR2_EWUP6)#define PWR_WAKEUP_PIN5_LOW (uint32_t)((PWR_CR2_WUPP5<<6) | PWR_CSR2_EWUP5)#define PWR_WAKEUP_PIN4_LOW (uint32_t)((PWR_CR2_WUPP4<<6) | PWR_CSR2_EWUP4)#define PWR_WAKEUP_PIN3_LOW (uint32_t)((PWR_CR2_WUPP3<<6) | PWR_CSR2_EWUP3)#define PWR_WAKEUP_PIN2_LOW (uint32_t)((PWR_CR2_WUPP2<<6) | PWR_CSR2_EWUP2)#define PWR_WAKEUP_PIN1_LOW (uint32_t)((PWR_CR2_WUPP1<<6) | PWR_CSR2_EWUP1)#define PWR_WAKEUP_PIN6_HIGH PWR_CSR2_EWUP6#define PWR_WAKEUP_PIN5_HIGH PWR_CSR2_EWUP5#define PWR_WAKEUP_PIN4_HIGH PWR_CSR2_EWUP4#define PWR_WAKEUP_PIN3_HIGH PWR_CSR2_EWUP3#define PWR_WAKEUP_PIN2_HIGH PWR_CSR2_EWUP2#define PWR_WAKEUP_PIN1_HIGH PWR_CSR2_EWUP1#define PWR_WAKEUP_PIN6 PWR_CSR2_EWUP6#define PWR_WAKEUP_PIN5 PWR_CSR2_EWUP5#define PWR_WAKEUP_PIN4 PWR_CSR2_EWUP4#define PWR_WAKEUP_PIN3 PWR_CSR2_EWUP3#define PWR_WAKEUP_PIN2 PWR_CSR2_EWUP2#define PWR_WAKEUP_PIN1 PWR_CSR2_EWUP1#define IS_PWR_REGULATOR_VOLTAGE(VOLTAGE) (((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE1) || ((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE2) || ((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE3))#define IS_PWR_STOP_ENTRY(ENTRY) (((ENTRY) == PWR_STOPENTRY_WFI) || ((ENTRY) == PWR_STOPENTRY_WFE))#define IS_PWR_SLEEP_ENTRY(ENTRY) (((ENTRY) == PWR_SLEEPENTRY_WFI) || ((ENTRY) == PWR_SLEEPENTRY_WFE))#define IS_PWR_REGULATOR(REGULATOR) (((REGULATOR) == PWR_MAINREGULATOR_ON) || ((REGULATOR) == PWR_LOWPOWERREGULATOR_ON))#define IS_PWR_PVD_MODE(MODE) (((MODE) == PWR_PVD_MODE_IT_RISING)|| ((MODE) == PWR_PVD_MODE_IT_FALLING) || ((MODE) == PWR_PVD_MODE_IT_RISING_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING) || ((MODE) == PWR_PVD_MODE_EVENT_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING_FALLING) || ((MODE) == PWR_PVD_MODE_NORMAL))#define IS_PWR_PVD_LEVEL(LEVEL) (((LEVEL) == PWR_PVDLEVEL_0) || ((LEVEL) == PWR_PVDLEVEL_1)|| ((LEVEL) == PWR_PVDLEVEL_2) || ((LEVEL) == PWR_PVDLEVEL_3)|| ((LEVEL) == PWR_PVDLEVEL_4) || ((LEVEL) == PWR_PVDLEVEL_5)|| ((LEVEL) == PWR_PVDLEVEL_6) || ((LEVEL) == PWR_PVDLEVEL_7))#define PWR_EXTI_LINE_PVD ((uint32_t)EXTI_IMR_IM16)#define __HAL_PWR_PVD_EXTI_GENERATE_SWIT() (EXTI->SWIER |= (PWR_EXTI_LINE_PVD))#define __HAL_PWR_PVD_EXTI_CLEAR_FLAG() (EXTI->PR = (PWR_EXTI_LINE_PVD))#define __HAL_PWR_PVD_EXTI_GET_FLAG() (EXTI->PR & (PWR_EXTI_LINE_PVD))#define __HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE() __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();#define __HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE() __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();#define __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR, PWR_EXTI_LINE_PVD)#define __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE() SET_BIT(EXTI->FTSR, PWR_EXTI_LINE_PVD)#define __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE() CLEAR_BIT(EXTI->RTSR, PWR_EXTI_LINE_PVD)#define __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE() SET_BIT(EXTI->RTSR, PWR_EXTI_LINE_PVD)#define __HAL_PWR_PVD_EXTI_DISABLE_EVENT() (EXTI->EMR &= ~(PWR_EXTI_LINE_PVD))#define __HAL_PWR_PVD_EXTI_ENABLE_EVENT() (EXTI->EMR |= (PWR_EXTI_LINE_PVD))#define __HAL_PWR_PVD_EXTI_DISABLE_IT() (EXTI->IMR &= ~(PWR_EXTI_LINE_PVD))#define __HAL_PWR_PVD_EXTI_ENABLE_IT() (EXTI->IMR |= (PWR_EXTI_LINE_PVD))#define __HAL_PWR_CLEAR_FLAG(__FLAG__) (PWR->CR1 |= (__FLAG__) << 2)#define __HAL_PWR_GET_FLAG(__FLAG__) ((PWR->CSR1 & (__FLAG__)) == (__FLAG__))#define __HAL_PWR_VOLTAGESCALING_CONFIG(__REGULATOR__) do { __IO uint32_t tmpreg; MODIFY_REG(PWR->CR1, PWR_CR1_VOS, (__REGULATOR__)); tmpreg = READ_BIT(PWR->CR1, PWR_CR1_VOS); UNUSED(tmpreg); } while(0)#define PWR_FLAG_VOSRDY PWR_CSR1_VOSRDY#define PWR_FLAG_BRR PWR_CSR1_BRR#define PWR_FLAG_PVDO PWR_CSR1_PVDO#define PWR_FLAG_SB PWR_CSR1_SBF#define PWR_FLAG_WU PWR_CSR1_WUIF#define PWR_REGULATOR_VOLTAGE_SCALE3 PWR_CR1_VOS_0#define PWR_REGULATOR_VOLTAGE_SCALE2 PWR_CR1_VOS_1#define PWR_REGULATOR_VOLTAGE_SCALE1 PWR_CR1_VOS#define PWR_STOPENTRY_WFE ((uint8_t)0x02U)#define PWR_STOPENTRY_WFI ((uint8_t)0x01U)#define PWR_SLEEPENTRY_WFE ((uint8_t)0x02U)#define PWR_SLEEPENTRY_WFI ((uint8_t)0x01U)#define PWR_LOWPOWERREGULATOR_ON PWR_CR1_LPDS#define PWR_MAINREGULATOR_ON ((uint32_t)0x00000000U)#define PWR_PVD_MODE_EVENT_RISING_FALLING ((uint32_t)0x00020003U)#define PWR_PVD_MODE_EVENT_FALLING ((uint32_t)0x00020002U)#define PWR_PVD_MODE_EVENT_RISING ((uint32_t)0x00020001U)#define PWR_PVD_MODE_IT_RISING_FALLING ((uint32_t)0x00010003U)#define PWR_PVD_MODE_IT_FALLING ((uint32_t)0x00010002U)#define PWR_PVD_MODE_IT_RISING ((uint32_t)0x00010001U)#define PWR_PVD_MODE_NORMAL ((uint32_t)0x00000000U)#define PWR_PVDLEVEL_7 PWR_CR1_PLS_LEV7#define PWR_PVDLEVEL_6 PWR_CR1_PLS_LEV6#define PWR_PVDLEVEL_5 PWR_CR1_PLS_LEV5#define PWR_PVDLEVEL_4 PWR_CR1_PLS_LEV4#define PWR_PVDLEVEL_3 PWR_CR1_PLS_LEV3#define PWR_PVDLEVEL_2 PWR_CR1_PLS_LEV2#define PWR_PVDLEVEL_1 PWR_CR1_PLS_LEV1#define PWR_PVDLEVEL_0 PWR_CR1_PLS_LEV0#define IS_SAI_BLOCK_ACTIVE_FRAME(LENGTH) ((1 <= (LENGTH)) && ((LENGTH) <= 128))#define IS_SAI_BLOCK_FRAME_LENGTH(LENGTH) ((8 <= (LENGTH)) && ((LENGTH) <= 256))#define IS_SAI_BLOCK_MASTER_DIVIDER(DIVIDER) ((DIVIDER) <= 15U)#define IS_SAI_BLOCK_FS_DEFINITION(DEFINITION) (((DEFINITION) == SAI_FS_STARTFRAME) || ((DEFINITION) == SAI_FS_CHANNEL_IDENTIFICATION))#define IS_SAI_BLOCK_FS_POLARITY(POLARITY) (((POLARITY) == SAI_FS_ACTIVE_LOW) || ((POLARITY) == SAI_FS_ACTIVE_HIGH))#define IS_SAI_BLOCK_FS_OFFSET(OFFSET) (((OFFSET) == SAI_FS_FIRSTBIT) || ((OFFSET) == SAI_FS_BEFOREFIRSTBIT))#define IS_SAI_BLOCK_FIRSTBIT_OFFSET(OFFSET) ((OFFSET) <= 24)#define IS_SAI_BLOCK_SLOT_SIZE(SIZE) (((SIZE) == SAI_SLOTSIZE_DATASIZE) || ((SIZE) == SAI_SLOTSIZE_16B) || ((SIZE) == SAI_SLOTSIZE_32B))#define IS_SAI_BLOCK_SLOT_NUMBER(NUMBER) ((1 <= (NUMBER)) && ((NUMBER) <= 16))#define IS_SAI_SLOT_ACTIVE(ACTIVE) ((ACTIVE) <= SAI_SLOTACTIVE_ALL)#define IS_SAI_MONO_STEREO_MODE(MODE) (((MODE) == SAI_MONOMODE) || ((MODE) == SAI_STEREOMODE))#define IS_SAI_BLOCK_TRISTATE_MANAGEMENT(STATE) (((STATE) == SAI_OUTPUT_NOTRELEASED) || ((STATE) == SAI_OUTPUT_RELEASED))#define IS_SAI_BLOCK_FIFO_THRESHOLD(THRESHOLD) (((THRESHOLD) == SAI_FIFOTHRESHOLD_EMPTY) || ((THRESHOLD) == SAI_FIFOTHRESHOLD_1QF) || ((THRESHOLD) == SAI_FIFOTHRESHOLD_HF) || ((THRESHOLD) == SAI_FIFOTHRESHOLD_3QF) || ((THRESHOLD) == SAI_FIFOTHRESHOLD_FULL))#define IS_SAI_BLOCK_COMPANDING_MODE(MODE) (((MODE) == SAI_NOCOMPANDING) || ((MODE) == SAI_ULAW_1CPL_COMPANDING) || ((MODE) == SAI_ALAW_1CPL_COMPANDING) || ((MODE) == SAI_ULAW_2CPL_COMPANDING) || ((MODE) == SAI_ALAW_2CPL_COMPANDING))#define IS_SAI_BLOCK_MUTE_VALUE(VALUE) (((VALUE) == SAI_ZERO_VALUE) || ((VALUE) == SAI_LAST_SENT_VALUE))#define IS_SAI_BLOCK_MUTE_COUNTER(COUNTER) ((COUNTER) <= 63)#define IS_SAI_BLOCK_NODIVIDER(NODIVIDER) (((NODIVIDER) == SAI_MASTERDIVIDER_ENABLE) || ((NODIVIDER) == SAI_MASTERDIVIDER_DISABLE))#define IS_SAI_BLOCK_OUTPUT_DRIVE(DRIVE) (((DRIVE) == SAI_OUTPUTDRIVE_DISABLE) || ((DRIVE) == SAI_OUTPUTDRIVE_ENABLE))#define IS_SAI_BLOCK_SYNCHRO(SYNCHRO) (((SYNCHRO) == SAI_ASYNCHRONOUS) || ((SYNCHRO) == SAI_SYNCHRONOUS) || ((SYNCHRO) == SAI_SYNCHRONOUS_EXT_SAI1) || ((SYNCHRO) == SAI_SYNCHRONOUS_EXT_SAI2))#define IS_SAI_BLOCK_CLOCK_STROBING(CLOCK) (((CLOCK) == SAI_CLOCKSTROBING_FALLINGEDGE) || ((CLOCK) == SAI_CLOCKSTROBING_RISINGEDGE))#define IS_SAI_BLOCK_FIRST_BIT(BIT) (((BIT) == SAI_FIRSTBIT_MSB) || ((BIT) == SAI_FIRSTBIT_LSB))#define IS_SAI_BLOCK_DATASIZE(DATASIZE) (((DATASIZE) == SAI_DATASIZE_8) || ((DATASIZE) == SAI_DATASIZE_10) || ((DATASIZE) == SAI_DATASIZE_16) || ((DATASIZE) == SAI_DATASIZE_20) || ((DATASIZE) == SAI_DATASIZE_24) || ((DATASIZE) == SAI_DATASIZE_32))#define IS_SAI_BLOCK_PROTOCOL(PROTOCOL) (((PROTOCOL) == SAI_FREE_PROTOCOL) || ((PROTOCOL) == SAI_AC97_PROTOCOL) || ((PROTOCOL) == SAI_SPDIF_PROTOCOL))#define IS_SAI_BLOCK_MODE(MODE) (((MODE) == SAI_MODEMASTER_TX) || ((MODE) == SAI_MODEMASTER_RX) || ((MODE) == SAI_MODESLAVE_TX) || ((MODE) == SAI_MODESLAVE_RX))#define IS_SAI_AUDIO_FREQUENCY(AUDIO) (((AUDIO) == SAI_AUDIO_FREQUENCY_192K) || ((AUDIO) == SAI_AUDIO_FREQUENCY_96K) || ((AUDIO) == SAI_AUDIO_FREQUENCY_48K) || ((AUDIO) == SAI_AUDIO_FREQUENCY_44K) || ((AUDIO) == SAI_AUDIO_FREQUENCY_32K) || ((AUDIO) == SAI_AUDIO_FREQUENCY_22K) || ((AUDIO) == SAI_AUDIO_FREQUENCY_16K) || ((AUDIO) == SAI_AUDIO_FREQUENCY_11K) || ((AUDIO) == SAI_AUDIO_FREQUENCY_8K) || ((AUDIO) == SAI_AUDIO_FREQUENCY_MCKDIV))#define IS_SAI_PROTOCOL_DATASIZE(DATASIZE) (((DATASIZE) == SAI_PROTOCOL_DATASIZE_16BIT) || ((DATASIZE) == SAI_PROTOCOL_DATASIZE_16BITEXTENDED) || ((DATASIZE) == SAI_PROTOCOL_DATASIZE_24BIT) || ((DATASIZE) == SAI_PROTOCOL_DATASIZE_32BIT))#define IS_SAI_SUPPORTED_PROTOCOL(PROTOCOL) (((PROTOCOL) == SAI_I2S_STANDARD) || ((PROTOCOL) == SAI_I2S_MSBJUSTIFIED) || ((PROTOCOL) == SAI_I2S_LSBJUSTIFIED) || ((PROTOCOL) == SAI_PCM_LONG) || ((PROTOCOL) == SAI_PCM_SHORT))#define IS_SAI_BLOCK_SYNCEXT(STATE) (((STATE) == SAI_SYNCEXT_DISABLE) || ((STATE) == SAI_SYNCEXT_OUTBLOCKA_ENABLE) || ((STATE) == SAI_SYNCEXT_OUTBLOCKB_ENABLE))#define __HAL_SAI_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 &= ~SAI_xCR1_SAIEN)#define __HAL_SAI_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 |= SAI_xCR1_SAIEN)#define __HAL_SAI_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->CLRFR = (__FLAG__))#define __HAL_SAI_GET_FLAG(__HANDLE__,__FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__))#define __HAL_SAI_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((__HANDLE__)->Instance->IMR & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)#define __HAL_SAI_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->IMR &= (~(__INTERRUPT__)))#define __HAL_SAI_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->IMR |= (__INTERRUPT__))#define __HAL_SAI_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_SAI_STATE_RESET)#define SAI_FIFOSTATUS_FULL ((uint32_t)0x00050000U)#define SAI_FIFOSTATUS_3QUARTERFULL ((uint32_t)0x00040000U)#define SAI_FIFOSTATUS_HALFFULL ((uint32_t)0x00030000U)#define SAI_FIFOSTATUS_1QUARTERFULL ((uint32_t)0x00020000U)#define SAI_FIFOSTATUS_LESS1QUARTERFULL ((uint32_t)0x00010000U)#define SAI_FIFOSTATUS_EMPTY ((uint32_t)0x00000000U)#define SAI_FLAG_LFSDET ((uint32_t)SAI_xSR_LFSDET)#define SAI_FLAG_AFSDET ((uint32_t)SAI_xSR_AFSDET)#define SAI_FLAG_CNRDY ((uint32_t)SAI_xSR_CNRDY)#define SAI_FLAG_FREQ ((uint32_t)SAI_xSR_FREQ)#define SAI_FLAG_WCKCFG ((uint32_t)SAI_xSR_WCKCFG)#define SAI_FLAG_MUTEDET ((uint32_t)SAI_xSR_MUTEDET)#define SAI_FLAG_OVRUDR ((uint32_t)SAI_xSR_OVRUDR)#define SAI_IT_LFSDET ((uint32_t)SAI_xIMR_LFSDETIE)#define SAI_IT_AFSDET ((uint32_t)SAI_xIMR_AFSDETIE)#define SAI_IT_CNRDY ((uint32_t)SAI_xIMR_CNRDYIE)#define SAI_IT_FREQ ((uint32_t)SAI_xIMR_FREQIE)#define SAI_IT_WCKCFG ((uint32_t)SAI_xIMR_WCKCFGIE)#define SAI_IT_MUTEDET ((uint32_t)SAI_xIMR_MUTEDETIE)#define SAI_IT_OVRUDR ((uint32_t)SAI_xIMR_OVRUDRIE)#define SAI_LAST_SENT_VALUE ((uint32_t)SAI_xCR2_MUTEVAL)#define SAI_ZERO_VALUE ((uint32_t)0x00000000U)#define SAI_ALAW_2CPL_COMPANDING ((uint32_t)(SAI_xCR2_COMP_1 | SAI_xCR2_COMP_0 | SAI_xCR2_CPL))#define SAI_ULAW_2CPL_COMPANDING ((uint32_t)(SAI_xCR2_COMP_1 | SAI_xCR2_CPL))#define SAI_ALAW_1CPL_COMPANDING ((uint32_t)(SAI_xCR2_COMP_1 | SAI_xCR2_COMP_0))#define SAI_ULAW_1CPL_COMPANDING ((uint32_t)(SAI_xCR2_COMP_1))#define SAI_NOCOMPANDING ((uint32_t)0x00000000U)#define SAI_FIFOTHRESHOLD_FULL ((uint32_t)(SAI_xCR2_FTH_2))#define SAI_FIFOTHRESHOLD_3QF ((uint32_t)(SAI_xCR2_FTH_1 | SAI_xCR2_FTH_0))#define SAI_FIFOTHRESHOLD_HF ((uint32_t)(SAI_xCR2_FTH_1))#define SAI_FIFOTHRESHOLD_1QF ((uint32_t)(SAI_xCR2_FTH_0))#define SAI_FIFOTHRESHOLD_EMPTY ((uint32_t)0x00000000U)#define SAI_OUTPUT_RELEASED ((uint32_t)SAI_xCR2_TRIS)#define SAI_OUTPUT_NOTRELEASED ((uint32_t)0x00000000U)#define SAI_MONOMODE ((uint32_t)SAI_xCR1_MONO)#define SAI_STEREOMODE ((uint32_t)0x00000000U)#define SAI_SLOTACTIVE_ALL ((uint32_t)0x0000FFFFU)#define SAI_SLOTACTIVE_15 ((uint32_t)0x00008000U)#define SAI_SLOTACTIVE_14 ((uint32_t)0x00004000U)#define SAI_SLOTACTIVE_13 ((uint32_t)0x00002000U)#define SAI_SLOTACTIVE_12 ((uint32_t)0x00001000U)#define SAI_SLOTACTIVE_11 ((uint32_t)0x00000800U)#define SAI_SLOTACTIVE_10 ((uint32_t)0x00000400U)#define SAI_SLOTACTIVE_9 ((uint32_t)0x00000200U)#define SAI_SLOTACTIVE_8 ((uint32_t)0x00000100U)#define SAI_SLOTACTIVE_7 ((uint32_t)0x00000080U)#define SAI_SLOTACTIVE_6 ((uint32_t)0x00000040U)#define SAI_SLOTACTIVE_5 ((uint32_t)0x00000020U)#define SAI_SLOTACTIVE_4 ((uint32_t)0x00000010U)#define SAI_SLOTACTIVE_3 ((uint32_t)0x00000008U)#define SAI_SLOTACTIVE_2 ((uint32_t)0x00000004U)#define SAI_SLOTACTIVE_1 ((uint32_t)0x00000002U)#define SAI_SLOTACTIVE_0 ((uint32_t)0x00000001U)#define SAI_SLOT_NOTACTIVE ((uint32_t)0x00000000U)#define SAI_SLOTSIZE_32B ((uint32_t)SAI_xSLOTR_SLOTSZ_1)#define SAI_SLOTSIZE_16B ((uint32_t)SAI_xSLOTR_SLOTSZ_0)#define SAI_SLOTSIZE_DATASIZE ((uint32_t)0x00000000U)#define SAI_FS_BEFOREFIRSTBIT ((uint32_t)SAI_xFRCR_FSOFF)#define SAI_FS_FIRSTBIT ((uint32_t)0x00000000U)#define SAI_FS_ACTIVE_HIGH ((uint32_t)SAI_xFRCR_FSPOL)#define SAI_FS_ACTIVE_LOW ((uint32_t)0x00000000U)#define SAI_FS_CHANNEL_IDENTIFICATION ((uint32_t)SAI_xFRCR_FSDEF)#define SAI_FS_STARTFRAME ((uint32_t)0x00000000U)#define SAI_MASTERDIVIDER_DISABLE ((uint32_t)SAI_xCR1_NODIV)#define SAI_MASTERDIVIDER_ENABLE ((uint32_t)0x00000000U)#define SAI_OUTPUTDRIVE_ENABLE ((uint32_t)SAI_xCR1_OUTDRIV)#define SAI_OUTPUTDRIVE_DISABLE ((uint32_t)0x00000000U)#define SAI_SYNCHRONOUS_EXT_SAI2 3#define SAI_SYNCHRONOUS_EXT_SAI1 2#define SAI_SYNCHRONOUS 1#define SAI_ASYNCHRONOUS 0#define SAI_CLOCKSTROBING_RISINGEDGE 1#define SAI_CLOCKSTROBING_FALLINGEDGE 0#define SAI_FIRSTBIT_LSB ((uint32_t)SAI_xCR1_LSBFIRST)#define SAI_FIRSTBIT_MSB ((uint32_t)0x00000000U)#define SAI_DATASIZE_32 ((uint32_t)(SAI_xCR1_DS_2 | SAI_xCR1_DS_1 | SAI_xCR1_DS_0))#define SAI_DATASIZE_24 ((uint32_t)(SAI_xCR1_DS_2 | SAI_xCR1_DS_1))#define SAI_DATASIZE_20 ((uint32_t)(SAI_xCR1_DS_2 | SAI_xCR1_DS_0))#define SAI_DATASIZE_16 ((uint32_t)SAI_xCR1_DS_2)#define SAI_DATASIZE_10 ((uint32_t)(SAI_xCR1_DS_1 | SAI_xCR1_DS_0))#define SAI_DATASIZE_8 ((uint32_t)SAI_xCR1_DS_1)#define SAI_AC97_PROTOCOL ((uint32_t)SAI_xCR1_PRTCFG_1)#define SAI_SPDIF_PROTOCOL ((uint32_t)SAI_xCR1_PRTCFG_0)#define SAI_FREE_PROTOCOL ((uint32_t)0x00000000U)#define SAI_MODESLAVE_RX ((uint32_t)(SAI_xCR1_MODE_1 | SAI_xCR1_MODE_0))#define SAI_MODESLAVE_TX ((uint32_t)SAI_xCR1_MODE_1)#define SAI_MODEMASTER_RX ((uint32_t)SAI_xCR1_MODE_0)#define SAI_MODEMASTER_TX ((uint32_t)0x00000000U)#define SAI_AUDIO_FREQUENCY_MCKDIV ((uint32_t)0U)#define SAI_AUDIO_FREQUENCY_8K ((uint32_t)8000U)#define SAI_AUDIO_FREQUENCY_11K ((uint32_t)11025U)#define SAI_AUDIO_FREQUENCY_16K ((uint32_t)16000U)#define SAI_AUDIO_FREQUENCY_22K ((uint32_t)22050U)#define SAI_AUDIO_FREQUENCY_32K ((uint32_t)32000U)#define SAI_AUDIO_FREQUENCY_44K ((uint32_t)44100U)#define SAI_AUDIO_FREQUENCY_48K ((uint32_t)48000U)#define SAI_AUDIO_FREQUENCY_96K ((uint32_t)96000U)#define SAI_AUDIO_FREQUENCY_192K ((uint32_t)192000U)#define SAI_PROTOCOL_DATASIZE_32BIT 3#define SAI_PROTOCOL_DATASIZE_24BIT 2#define SAI_PROTOCOL_DATASIZE_16BITEXTENDED 1#define SAI_PROTOCOL_DATASIZE_16BIT 0#define SAI_PCM_SHORT 4#define SAI_PCM_LONG 3#define SAI_I2S_LSBJUSTIFIED 2#define SAI_I2S_MSBJUSTIFIED 1#define SAI_I2S_STANDARD 0#define SAI_SYNCEXT_OUTBLOCKB_ENABLE 2#define SAI_SYNCEXT_OUTBLOCKA_ENABLE 1#define SAI_SYNCEXT_DISABLE 0#define HAL_SAI_ERROR_DMA ((uint32_t)0x00000080U)#define HAL_SAI_ERROR_TIMEOUT ((uint32_t)0x00000040U)#define HAL_SAI_ERROR_WCKCFG ((uint32_t)0x00000020U)#define HAL_SAI_ERROR_CNREADY ((uint32_t)0x00000010U)#define HAL_SAI_ERROR_LFSDET ((uint32_t)0x00000008U)#define HAL_SAI_ERROR_AFSDET ((uint32_t)0x00000004U)#define HAL_SAI_ERROR_UDR ((uint32_t)0x00000002U)#define HAL_SAI_ERROR_OVR ((uint32_t)0x00000001U)#define HAL_SAI_ERROR_NONE ((uint32_t)0x00000000U)#define USE_HAL_SAI_REGISTER_CALLBACKS 0U#define __SDMMC_SUSPEND_CMD_DISABLE(__INSTANCE__) ((__INSTANCE__)->CMD &= ~SDMMC_CMD_SDIOSUSPEND)#define __SDMMC_SUSPEND_CMD_ENABLE(__INSTANCE__) ((__INSTANCE__)->CMD |= SDMMC_CMD_SDIOSUSPEND)#define __SDMMC_OPERATION_DISABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL &= ~SDMMC_DCTRL_SDIOEN)#define __SDMMC_OPERATION_ENABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL |= SDMMC_DCTRL_SDIOEN)#define __SDMMC_STOP_READWAIT_DISABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL &= ~SDMMC_DCTRL_RWSTOP)#define __SDMMC_STOP_READWAIT_ENABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL |= SDMMC_DCTRL_RWSTOP)#define __SDMMC_START_READWAIT_DISABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL &= ~SDMMC_DCTRL_RWSTART)#define __SDMMC_START_READWAIT_ENABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL |= SDMMC_DCTRL_RWSTART)#define __SDMMC_CLEAR_IT(__INSTANCE__,__INTERRUPT__) ((__INSTANCE__)->ICR = (__INTERRUPT__))#define __SDMMC_GET_IT (__INSTANCE__, __INTERRUPT__) (((__INSTANCE__)->STA &(__INTERRUPT__)) == (__INTERRUPT__))#define __SDMMC_CLEAR_FLAG(__INSTANCE__,__FLAG__) ((__INSTANCE__)->ICR = (__FLAG__))#define __SDMMC_GET_FLAG(__INSTANCE__,__FLAG__) (((__INSTANCE__)->STA &(__FLAG__)) != 0U)#define __SDMMC_DISABLE_IT(__INSTANCE__,__INTERRUPT__) ((__INSTANCE__)->MASK &= ~(__INTERRUPT__))#define __SDMMC_ENABLE_IT(__INSTANCE__,__INTERRUPT__) ((__INSTANCE__)->MASK |= (__INTERRUPT__))#define __SDMMC_DMA_DISABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL &= ~SDMMC_DCTRL_DMAEN)#define __SDMMC_DMA_ENABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL |= SDMMC_DCTRL_DMAEN)#define __SDMMC_DISABLE(__INSTANCE__) ((__INSTANCE__)->CLKCR &= ~SDMMC_CLKCR_CLKEN)#define __SDMMC_ENABLE(__INSTANCE__) ((__INSTANCE__)->CLKCR |= SDMMC_CLKCR_CLKEN)#define SDMMC_INIT_CLK_DIV ((uint8_t)0x76)#define CMD_CLEAR_MASK ((uint32_t)(SDMMC_CMD_CMDINDEX | SDMMC_CMD_WAITRESP | SDMMC_CMD_WAITINT | SDMMC_CMD_WAITPEND | SDMMC_CMD_CPSMEN | SDMMC_CMD_SDIOSUSPEND))#define DCTRL_CLEAR_MASK ((uint32_t)(SDMMC_DCTRL_DTEN | SDMMC_DCTRL_DTDIR | SDMMC_DCTRL_DTMODE | SDMMC_DCTRL_DBLOCKSIZE))#define CLKCR_CLEAR_MASK ((uint32_t)(SDMMC_CLKCR_CLKDIV | SDMMC_CLKCR_PWRSAV | SDMMC_CLKCR_BYPASS | SDMMC_CLKCR_WIDBUS | SDMMC_CLKCR_NEGEDGE | SDMMC_CLKCR_HWFC_EN))#define SDMMC_STATIC_DATA_FLAGS ((uint32_t)(SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DATAEND | SDMMC_FLAG_DBCKEND))#define SDMMC_STATIC_CMD_FLAGS ((uint32_t)(SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CMDSENT))#define SDMMC_STATIC_FLAGS ((uint32_t)(SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CMDSENT | SDMMC_FLAG_DATAEND | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_SDIOIT))#define SDMMC_FLAG_SDIOIT SDMMC_STA_SDIOIT#define SDMMC_FLAG_RXDAVL SDMMC_STA_RXDAVL#define SDMMC_FLAG_TXDAVL SDMMC_STA_TXDAVL#define SDMMC_FLAG_RXFIFOE SDMMC_STA_RXFIFOE#define SDMMC_FLAG_TXFIFOE SDMMC_STA_TXFIFOE#define SDMMC_FLAG_RXFIFOF SDMMC_STA_RXFIFOF#define SDMMC_FLAG_TXFIFOF SDMMC_STA_TXFIFOF#define SDMMC_FLAG_RXFIFOHF SDMMC_STA_RXFIFOHF#define SDMMC_FLAG_TXFIFOHE SDMMC_STA_TXFIFOHE#define SDMMC_FLAG_RXACT SDMMC_STA_RXACT#define SDMMC_FLAG_TXACT SDMMC_STA_TXACT#define SDMMC_FLAG_CMDACT SDMMC_STA_CMDACT#define SDMMC_FLAG_DBCKEND SDMMC_STA_DBCKEND#define SDMMC_FLAG_DATAEND SDMMC_STA_DATAEND#define SDMMC_FLAG_CMDSENT SDMMC_STA_CMDSENT#define SDMMC_FLAG_CMDREND SDMMC_STA_CMDREND#define SDMMC_FLAG_RXOVERR SDMMC_STA_RXOVERR#define SDMMC_FLAG_TXUNDERR SDMMC_STA_TXUNDERR#define SDMMC_FLAG_DTIMEOUT SDMMC_STA_DTIMEOUT#define SDMMC_FLAG_CTIMEOUT SDMMC_STA_CTIMEOUT#define SDMMC_FLAG_DCRCFAIL SDMMC_STA_DCRCFAIL#define SDMMC_FLAG_CCRCFAIL SDMMC_STA_CCRCFAIL#define SDMMC_IT_SDIOIT SDMMC_MASK_SDIOITIE#define SDMMC_IT_RXDAVL SDMMC_MASK_RXDAVLIE#define SDMMC_IT_TXDAVL SDMMC_MASK_TXDAVLIE#define SDMMC_IT_RXFIFOE SDMMC_MASK_RXFIFOEIE#define SDMMC_IT_TXFIFOE SDMMC_MASK_TXFIFOEIE#define SDMMC_IT_RXFIFOF SDMMC_MASK_RXFIFOFIE#define SDMMC_IT_TXFIFOF SDMMC_MASK_TXFIFOFIE#define SDMMC_IT_RXFIFOHF SDMMC_MASK_RXFIFOHFIE#define SDMMC_IT_TXFIFOHE SDMMC_MASK_TXFIFOHEIE#define SDMMC_IT_RXACT SDMMC_MASK_RXACTIE#define SDMMC_IT_TXACT SDMMC_MASK_TXACTIE#define SDMMC_IT_CMDACT SDMMC_MASK_CMDACTIE#define SDMMC_IT_DBCKEND SDMMC_MASK_DBCKENDIE#define SDMMC_IT_DATAEND SDMMC_MASK_DATAENDIE#define SDMMC_IT_CMDSENT SDMMC_MASK_CMDSENTIE#define SDMMC_IT_CMDREND SDMMC_MASK_CMDRENDIE#define SDMMC_IT_RXOVERR SDMMC_MASK_RXOVERRIE#define SDMMC_IT_TXUNDERR SDMMC_MASK_TXUNDERRIE#define SDMMC_IT_DTIMEOUT SDMMC_MASK_DTIMEOUTIE#define SDMMC_IT_CTIMEOUT SDMMC_MASK_CTIMEOUTIE#define SDMMC_IT_DCRCFAIL SDMMC_MASK_DCRCFAILIE#define SDMMC_IT_CCRCFAIL SDMMC_MASK_CCRCFAILIE#define IS_SDMMC_READWAIT_MODE(MODE) (((MODE) == SDMMC_READ_WAIT_MODE_CLK) || ((MODE) == SDMMC_READ_WAIT_MODE_DATA2))#define SDMMC_READ_WAIT_MODE_CLK (SDMMC_DCTRL_RWMOD)#define SDMMC_READ_WAIT_MODE_DATA2 0x00000000U#define IS_SDMMC_DPSM(DPSM) (((DPSM) == SDMMC_DPSM_DISABLE) || ((DPSM) == SDMMC_DPSM_ENABLE))#define SDMMC_DPSM_ENABLE SDMMC_DCTRL_DTEN#define SDMMC_DPSM_DISABLE 0x00000000U#define IS_SDMMC_TRANSFER_MODE(MODE) (((MODE) == SDMMC_TRANSFER_MODE_BLOCK) || ((MODE) == SDMMC_TRANSFER_MODE_STREAM))#define SDMMC_TRANSFER_MODE_STREAM SDMMC_DCTRL_DTMODE#define SDMMC_TRANSFER_MODE_BLOCK 0x00000000U#define IS_SDMMC_TRANSFER_DIR(DIR) (((DIR) == SDMMC_TRANSFER_DIR_TO_CARD) || ((DIR) == SDMMC_TRANSFER_DIR_TO_SDMMC))#define SDMMC_TRANSFER_DIR_TO_SDMMC SDMMC_DCTRL_DTDIR#define SDMMC_TRANSFER_DIR_TO_CARD 0x00000000U#define IS_SDMMC_BLOCK_SIZE(SIZE) (((SIZE) == SDMMC_DATABLOCK_SIZE_1B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_2B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_4B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_8B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_16B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_32B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_64B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_128B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_256B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_512B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_1024B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_2048B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_4096B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_8192B) || ((SIZE) == SDMMC_DATABLOCK_SIZE_16384B))#define heapMINIMUM_BLOCK_SIZE ( ( size_t ) ( xHeapStructSize << 1 ) )#define configUSE_MALLOC_FAILED_HOOK 0#define configAPPLICATION_ALLOCATED_HEAP 0#define xQueueReset(xQueue) xQueueGenericReset( xQueue, pdFALSE )#define xQueueOverwriteFromISR(xQueue,pvItemToQueue,pxHigherPriorityTaskWoken) xQueueGenericSendFromISR( ( xQueue ), ( pvItemToQueue ), ( pxHigherPriorityTaskWoken ), queueOVERWRITE )#define xQueueSendToBackFromISR(xQueue,pvItemToQueue,pxHigherPriorityTaskWoken) xQueueGenericSendFromISR( ( xQueue ), ( pvItemToQueue ), ( pxHigherPriorityTaskWoken ), queueSEND_TO_BACK )#define xQueueSendToFrontFromISR(xQueue,pvItemToQueue,pxHigherPriorityTaskWoken) xQueueGenericSendFromISR( ( xQueue ), ( pvItemToQueue ), ( pxHigherPriorityTaskWoken ), queueSEND_TO_FRONT )#define xQueueOverwrite(xQueue,pvItemToQueue) xQueueGenericSend( ( xQueue ), ( pvItemToQueue ), 0, queueOVERWRITE )#define xQueueSendToBack(xQueue,pvItemToQueue,xTicksToWait) xQueueGenericSend( ( xQueue ), ( pvItemToQueue ), ( xTicksToWait ), queueSEND_TO_BACK )#define xQueueSendToFront(xQueue,pvItemToQueue,xTicksToWait) xQueueGenericSend( ( xQueue ), ( pvItemToQueue ), ( xTicksToWait ), queueSEND_TO_FRONT )#define queueQUEUE_TYPE_COUNTING_SEMAPHORE ( ( uint8_t ) 2U )#define queueQUEUE_TYPE_SET ( ( uint8_t ) 0U )#define queueOVERWRITE ( ( BaseType_t ) 2 )#define queueSEND_TO_FRONT ( ( BaseType_t ) 1 )#define configQUEUE_REGISTRY_SIZE 8#define MPU_REGION_NO_ACCESS ((uint8_t)0x00U)#define MPU_REGION_SIZE_4GB ((uint8_t)0x1FU)#define MPU_REGION_SIZE_2GB ((uint8_t)0x1EU)#define MPU_REGION_SIZE_1GB ((uint8_t)0x1DU)#define MPU_REGION_SIZE_512MB ((uint8_t)0x1CU)#define MPU_REGION_SIZE_256MB ((uint8_t)0x1BU)#define MPU_REGION_SIZE_128MB ((uint8_t)0x1AU)#define MPU_REGION_SIZE_64MB ((uint8_t)0x19U)#define MPU_REGION_SIZE_32MB ((uint8_t)0x18U)#define MPU_REGION_SIZE_16MB ((uint8_t)0x17U)#define MPU_REGION_SIZE_8MB ((uint8_t)0x16U)#define MPU_REGION_SIZE_4MB ((uint8_t)0x15U)#define MPU_REGION_SIZE_2MB ((uint8_t)0x14U)#define MPU_REGION_SIZE_1MB ((uint8_t)0x13U)#define MPU_REGION_SIZE_512KB ((uint8_t)0x12U)#define MPU_REGION_SIZE_256KB ((uint8_t)0x11U)#define MPU_REGION_SIZE_128KB ((uint8_t)0x10U)#define MPU_REGION_SIZE_64KB ((uint8_t)0x0FU)#define MPU_REGION_SIZE_32KB ((uint8_t)0x0EU)#define MPU_REGION_SIZE_16KB ((uint8_t)0x0DU)#define MPU_REGION_SIZE_8KB ((uint8_t)0x0CU)#define MPU_REGION_SIZE_4KB ((uint8_t)0x0BU)#define MPU_REGION_SIZE_2KB ((uint8_t)0x0AU)#define MPU_REGION_SIZE_1KB ((uint8_t)0x09U)#define MPU_REGION_SIZE_512B ((uint8_t)0x08U)#define MPU_REGION_SIZE_256B ((uint8_t)0x07U)#define MPU_REGION_SIZE_128B ((uint8_t)0x06U)#define MPU_REGION_SIZE_64B ((uint8_t)0x05U)#define MPU_REGION_SIZE_32B ((uint8_t)0x04U)#define MPU_TEX_LEVEL2 ((uint8_t)0x02U)#define MPU_TEX_LEVEL1 ((uint8_t)0x01U)#define MPU_TEX_LEVEL0 ((uint8_t)0x00U)#define MPU_ACCESS_NOT_BUFFERABLE ((uint8_t)0x00U)#define MPU_ACCESS_BUFFERABLE ((uint8_t)0x01U)#define MPU_ACCESS_NOT_CACHEABLE ((uint8_t)0x00U)#define MPU_ACCESS_CACHEABLE ((uint8_t)0x01U)#define MPU_ACCESS_NOT_SHAREABLE ((uint8_t)0x00U)#define MPU_ACCESS_SHAREABLE ((uint8_t)0x01U)#define MPU_INSTRUCTION_ACCESS_DISABLE ((uint8_t)0x01U)#define MPU_INSTRUCTION_ACCESS_ENABLE ((uint8_t)0x00U)#define MPU_REGION_DISABLE ((uint8_t)0x00U)#define MPU_REGION_ENABLE ((uint8_t)0x01U)#define MPU_HFNMI_PRIVDEF ((uint32_t)0x00000006U)#define MPU_PRIVILEGED_DEFAULT ((uint32_t)0x00000004U)#define MPU_HARDFAULT_NMI ((uint32_t)0x00000002U)#define MPU_HFNMI_PRIVDEF_NONE ((uint32_t)0x00000000U)#define SYSTICK_CLKSOURCE_HCLK ((uint32_t)0x00000004U)#define SYSTICK_CLKSOURCE_HCLK_DIV8 ((uint32_t)0x00000000U)#define NVIC_PRIORITYGROUP_4 ((uint32_t)0x00000003U)#define NVIC_PRIORITYGROUP_3 ((uint32_t)0x00000004U)#define NVIC_PRIORITYGROUP_2 ((uint32_t)0x00000005U)#define NVIC_PRIORITYGROUP_1 ((uint32_t)0x00000006U)#define NVIC_PRIORITYGROUP_0 ((uint32_t)0x00000007U)#define ADC_JSQR(_CHANNELNB_,_RANKNB_,_JSQR_JL_) (((uint32_t)((uint16_t)(_CHANNELNB_))) << (5 * (uint8_t)(((_RANKNB_) + 3) - (_JSQR_JL_))))#define IS_ADC_INJECTED_LENGTH(__LENGTH__) (((__LENGTH__) >= ((uint32_t)1)) && ((__LENGTH__) <= ((uint32_t)4)))#define IS_ADC_INJECTED_RANK(__RANK__) (((__RANK__) == ADC_INJECTED_RANK_1) || ((__RANK__) == ADC_INJECTED_RANK_2) || ((__RANK__) == ADC_INJECTED_RANK_3) || ((__RANK__) == ADC_INJECTED_RANK_4))#define IS_ADC_EXT_INJEC_TRIG(__INJTRIG__) (((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T1_TRGO) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T1_CC4) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T2_TRGO) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T2_CC1) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T3_CC4) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T4_TRGO) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T8_CC4) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T1_TRGO2) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T8_TRGO) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T8_TRGO2) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T3_CC3) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T5_TRGO) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T3_CC1) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T6_TRGO) || ((__INJTRIG__) == ADC_INJECTED_SOFTWARE_START))#define IS_ADC_EXT_INJEC_TRIG_EDGE(__EDGE__) (((__EDGE__) == ADC_EXTERNALTRIGINJECCONVEDGE_NONE) || ((__EDGE__) == ADC_EXTERNALTRIGINJECCONVEDGE_RISING) || ((__EDGE__) == ADC_EXTERNALTRIGINJECCONVEDGE_FALLING) || ((__EDGE__) == ADC_EXTERNALTRIGINJECCONVEDGE_RISINGFALLING))#define IS_ADC_DMA_ACCESS_MODE(__MODE__) (((__MODE__) == ADC_DMAACCESSMODE_DISABLED) || ((__MODE__) == ADC_DMAACCESSMODE_1) || ((__MODE__) == ADC_DMAACCESSMODE_2) || ((__MODE__) == ADC_DMAACCESSMODE_3))#define IS_ADC_MODE(__MODE__) (((__MODE__) == ADC_MODE_INDEPENDENT) || ((__MODE__) == ADC_DUALMODE_REGSIMULT_INJECSIMULT) || ((__MODE__) == ADC_DUALMODE_REGSIMULT_ALTERTRIG) || ((__MODE__) == ADC_DUALMODE_INJECSIMULT) || ((__MODE__) == ADC_DUALMODE_REGSIMULT) || ((__MODE__) == ADC_DUALMODE_INTERL) || ((__MODE__) == ADC_DUALMODE_ALTERTRIG) || ((__MODE__) == ADC_TRIPLEMODE_REGSIMULT_INJECSIMULT) || ((__MODE__) == ADC_TRIPLEMODE_REGSIMULT_AlterTrig) || ((__MODE__) == ADC_TRIPLEMODE_INJECSIMULT) || ((__MODE__) == ADC_TRIPLEMODE_REGSIMULT) || ((__MODE__) == ADC_TRIPLEMODE_INTERL) || ((__MODE__) == ADC_TRIPLEMODE_ALTERTRIG))#define ADC_INJECTED_RANK_4 ((uint32_t)0x00000004U)#define ADC_INJECTED_RANK_3 ((uint32_t)0x00000003U)#define ADC_INJECTED_RANK_2 ((uint32_t)0x00000002U)#define ADC_INJECTED_RANK_1 ((uint32_t)0x00000001U)#define ADC_INJECTED_SOFTWARE_START ((uint32_t)ADC_CR2_JEXTSEL + 1)#define ADC_EXTERNALTRIGINJECCONV_T6_TRGO ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1))#define ADC_EXTERNALTRIGINJECCONV_T3_CC1 ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_0))#define ADC_EXTERNALTRIGINJECCONV_T5_TRGO ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2))#define ADC_EXTERNALTRIGINJECCONV_T3_CC3 ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0))#define ADC_EXTERNALTRIGINJECCONV_T8_TRGO2 ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_1))#define ADC_EXTERNALTRIGINJECCONV_T8_TRGO ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_0))#define ADC_EXTERNALTRIGINJECCONV_T1_TRGO2 ((uint32_t)ADC_CR2_JEXTSEL_3)#define ADC_EXTERNALTRIGINJECCONV_T8_CC4 ((uint32_t)(ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0))#define ADC_EXTERNALTRIGINJECCONV_T4_TRGO ((uint32_t)(ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_0))#define ADC_EXTERNALTRIGINJECCONV_T3_CC4 ((uint32_t)ADC_CR2_JEXTSEL_2)#define ADC_EXTERNALTRIGINJECCONV_T2_CC1 ((uint32_t)(ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0))#define ADC_EXTERNALTRIGINJECCONV_T2_TRGO ((uint32_t)ADC_CR2_JEXTSEL_1)#define ADC_EXTERNALTRIGINJECCONV_T1_CC4 ((uint32_t)ADC_CR2_JEXTSEL_0)#define ADC_EXTERNALTRIGINJECCONV_T1_TRGO ((uint32_t)0x00000000U)#define ADC_EXTERNALTRIGINJECCONVEDGE_RISINGFALLING ((uint32_t)ADC_CR2_JEXTEN)#define ADC_EXTERNALTRIGINJECCONVEDGE_FALLING ((uint32_t)ADC_CR2_JEXTEN_1)#define ADC_EXTERNALTRIGINJECCONVEDGE_RISING ((uint32_t)ADC_CR2_JEXTEN_0)#define ADC_EXTERNALTRIGINJECCONVEDGE_NONE ((uint32_t)0x00000000U)#define ADC_DMAACCESSMODE_3 ((uint32_t)ADC_CCR_DMA)#define ADC_DMAACCESSMODE_2 ((uint32_t)ADC_CCR_DMA_1)#define ADC_DMAACCESSMODE_1 ((uint32_t)ADC_CCR_DMA_0)#define ADC_DMAACCESSMODE_DISABLED ((uint32_t)0x00000000U)#define ADC_TRIPLEMODE_ALTERTRIG ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_3 | ADC_CCR_MULTI_0))#define ADC_TRIPLEMODE_INTERL ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1 | ADC_CCR_MULTI_0))#define ADC_TRIPLEMODE_REGSIMULT ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1))#define ADC_TRIPLEMODE_INJECSIMULT ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_0))#define ADC_TRIPLEMODE_REGSIMULT_AlterTrig ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_1))#define ADC_TRIPLEMODE_REGSIMULT_INJECSIMULT ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_0))#define ADC_DUALMODE_ALTERTRIG ((uint32_t)(ADC_CCR_MULTI_3 | ADC_CCR_MULTI_0))#define ADC_DUALMODE_INTERL ((uint32_t)(ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1 | ADC_CCR_MULTI_0))#define ADC_DUALMODE_REGSIMULT ((uint32_t)(ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1))#define ADC_DUALMODE_INJECSIMULT ((uint32_t)(ADC_CCR_MULTI_2 | ADC_CCR_MULTI_0))#define ADC_DUALMODE_REGSIMULT_ALTERTRIG ((uint32_t)ADC_CCR_MULTI_1)#define ADC_DUALMODE_REGSIMULT_INJECSIMULT ((uint32_t)ADC_CCR_MULTI_0)#define ADC_MODE_INDEPENDENT ((uint32_t)0x00000000U)#define ADC_GET_RESOLUTION(__HANDLE__) (((__HANDLE__)->Instance->CR1) & ADC_CR1_RES)#define ADC_CR2_DMAContReq(_DMAContReq_MODE_) ((_DMAContReq_MODE_) << 9)#define ADC_CR2_EOCSelection(_EOCSelection_MODE_) ((_EOCSelection_MODE_) << 10)#define ADC_CR1_SCANCONV(_SCANCONV_MODE_) ((_SCANCONV_MODE_) << 8)#define ADC_CR1_DISCONTINUOUS(_NBR_DISCONTINUOUSCONV_) (((_NBR_DISCONTINUOUSCONV_) - 1) << ADC_CR1_DISCNUM_Pos)#define ADC_CR2_CONTINUOUS(_CONTINUOUS_MODE_) ((_CONTINUOUS_MODE_) << 1)#define ADC_SQR1_RK(_CHANNELNB_,_RANKNB_) (((uint32_t)((uint16_t)(_CHANNELNB_))) << (5 * ((_RANKNB_) - 13)))#define ADC_SQR2_RK(_CHANNELNB_,_RANKNB_) (((uint32_t)((uint16_t)(_CHANNELNB_))) << (5 * ((_RANKNB_) - 7)))#define ADC_SQR3_RK(_CHANNELNB_,_RANKNB_) (((uint32_t)((uint16_t)(_CHANNELNB_))) << (5 * ((_RANKNB_) - 1)))#define ADC_SMPR2(_SAMPLETIME_,_CHANNELNB_) ((_SAMPLETIME_) << (3 * ((uint32_t)((uint16_t)(_CHANNELNB_)))))#define ADC_SMPR1(_SAMPLETIME_,_CHANNELNB_) ((_SAMPLETIME_) << (3 * (((uint32_t)((uint16_t)(_CHANNELNB_))) - 10)))#define ADC_SQR1(_NbrOfConversion_) (((_NbrOfConversion_) - (uint8_t)1) << 20)#define IS_ADC_RANGE(__RESOLUTION__,__ADC_VALUE__) ((((__RESOLUTION__) == ADC_RESOLUTION_12B) && ((__ADC_VALUE__) <= ((uint32_t)0x0FFF))) || (((__RESOLUTION__) == ADC_RESOLUTION_10B) && ((__ADC_VALUE__) <= ((uint32_t)0x03FF))) || (((__RESOLUTION__) == ADC_RESOLUTION_8B) && ((__ADC_VALUE__) <= ((uint32_t)0x00FF))) || (((__RESOLUTION__) == ADC_RESOLUTION_6B) && ((__ADC_VALUE__) <= ((uint32_t)0x003F))))#define IS_ADC_REGULAR_DISC_NUMBER(__NUMBER__) (((__NUMBER__) >= ((uint32_t)1)) && ((__NUMBER__) <= ((uint32_t)8)))#define IS_ADC_REGULAR_LENGTH(__LENGTH__) (((__LENGTH__) >= ((uint32_t)1)) && ((__LENGTH__) <= ((uint32_t)16)))#define IS_ADC_THRESHOLD(__THRESHOLD__) ((__THRESHOLD__) <= ((uint32_t)0xFFF))#define IS_ADC_SCAN_MODE(__SCAN_MODE__) (((__SCAN_MODE__) == ADC_SCAN_DISABLE) || ((__SCAN_MODE__) == ADC_SCAN_ENABLE))#define IS_ADC_REGULAR_RANK(__RANK__) (((__RANK__) == ADC_REGULAR_RANK_1 ) || ((__RANK__) == ADC_REGULAR_RANK_2 ) || ((__RANK__) == ADC_REGULAR_RANK_3 ) || ((__RANK__) == ADC_REGULAR_RANK_4 ) || ((__RANK__) == ADC_REGULAR_RANK_5 ) || ((__RANK__) == ADC_REGULAR_RANK_6 ) || ((__RANK__) == ADC_REGULAR_RANK_7 ) || ((__RANK__) == ADC_REGULAR_RANK_8 ) || ((__RANK__) == ADC_REGULAR_RANK_9 ) || ((__RANK__) == ADC_REGULAR_RANK_10) || ((__RANK__) == ADC_REGULAR_RANK_11) || ((__RANK__) == ADC_REGULAR_RANK_12) || ((__RANK__) == ADC_REGULAR_RANK_13) || ((__RANK__) == ADC_REGULAR_RANK_14) || ((__RANK__) == ADC_REGULAR_RANK_15) || ((__RANK__) == ADC_REGULAR_RANK_16))#define IS_ADC_CHANNELS_TYPE(CHANNEL_TYPE) (((CHANNEL_TYPE) == ADC_ALL_CHANNELS) || ((CHANNEL_TYPE) == ADC_REGULAR_CHANNELS) || ((CHANNEL_TYPE) == ADC_INJECTED_CHANNELS))#define IS_ADC_ANALOG_WATCHDOG(__WATCHDOG__) (((__WATCHDOG__) == ADC_ANALOGWATCHDOG_SINGLE_REG) || ((__WATCHDOG__) == ADC_ANALOGWATCHDOG_SINGLE_INJEC) || ((__WATCHDOG__) == ADC_ANALOGWATCHDOG_SINGLE_REGINJEC) || ((__WATCHDOG__) == ADC_ANALOGWATCHDOG_ALL_REG) || ((__WATCHDOG__) == ADC_ANALOGWATCHDOG_ALL_INJEC) || ((__WATCHDOG__) == ADC_ANALOGWATCHDOG_ALL_REGINJEC) || ((__WATCHDOG__) == ADC_ANALOGWATCHDOG_NONE))#define IS_ADC_EVENT_TYPE(__EVENT__) (((__EVENT__) == ADC_AWD_EVENT) || ((__EVENT__) == ADC_OVR_EVENT))#define IS_ADC_EOCSelection(__EOCSelection__) (((__EOCSelection__) == ADC_EOC_SINGLE_CONV) || ((__EOCSelection__) == ADC_EOC_SEQ_CONV) || ((__EOCSelection__) == ADC_EOC_SINGLE_SEQ_CONV))#define IS_ADC_SAMPLE_TIME(__TIME__) (((__TIME__) == ADC_SAMPLETIME_3CYCLES) || ((__TIME__) == ADC_SAMPLETIME_15CYCLES) || ((__TIME__) == ADC_SAMPLETIME_28CYCLES) || ((__TIME__) == ADC_SAMPLETIME_56CYCLES) || ((__TIME__) == ADC_SAMPLETIME_84CYCLES) || ((__TIME__) == ADC_SAMPLETIME_112CYCLES) || ((__TIME__) == ADC_SAMPLETIME_144CYCLES) || ((__TIME__) == ADC_SAMPLETIME_480CYCLES))#define IS_ADC_DATA_ALIGN(__ALIGN__) (((__ALIGN__) == ADC_DATAALIGN_RIGHT) || ((__ALIGN__) == ADC_DATAALIGN_LEFT))#define IS_ADC_EXT_TRIG(__REGTRIG__) (((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T1_CC1) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T1_CC2) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T1_CC3) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T2_CC2) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T5_TRGO) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T4_CC4) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T3_CC4) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T8_TRGO) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T8_TRGO2) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T1_TRGO) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T1_TRGO2) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T2_TRGO) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T4_TRGO) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T6_TRGO) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_EXT_IT11) || ((__REGTRIG__) == ADC_SOFTWARE_START))#define IS_ADC_EXT_TRIG_EDGE(__EDGE__) (((__EDGE__) == ADC_EXTERNALTRIGCONVEDGE_NONE) || ((__EDGE__) == ADC_EXTERNALTRIGCONVEDGE_RISING) || ((__EDGE__) == ADC_EXTERNALTRIGCONVEDGE_FALLING) || ((__EDGE__) == ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING))#define IS_ADC_RESOLUTION(__RESOLUTION__) (((__RESOLUTION__) == ADC_RESOLUTION_12B) || ((__RESOLUTION__) == ADC_RESOLUTION_10B) || ((__RESOLUTION__) == ADC_RESOLUTION_8B) || ((__RESOLUTION__) == ADC_RESOLUTION_6B))#define IS_ADC_SAMPLING_DELAY(__DELAY__) (((__DELAY__) == ADC_TWOSAMPLINGDELAY_5CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_6CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_7CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_8CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_9CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_10CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_11CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_12CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_13CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_14CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_15CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_16CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_17CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_18CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_19CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_20CYCLES))#define IS_ADC_CLOCKPRESCALER(__ADC_CLOCK__) (((__ADC_CLOCK__) == ADC_CLOCK_SYNC_PCLK_DIV2) || ((__ADC_CLOCK__) == ADC_CLOCK_SYNC_PCLK_DIV4) || ((__ADC_CLOCK__) == ADC_CLOCK_SYNC_PCLK_DIV6) || ((__ADC_CLOCK__) == ADC_CLOCK_SYNC_PCLK_DIV8))#define IS_ADC_CHANNEL(CHANNEL) (((CHANNEL) <= ADC_CHANNEL_18) || ((CHANNEL) == ADC_CHANNEL_TEMPSENSOR) || ((CHANNEL) == ADC_INTERNAL_NONE))#define ADC_CLEAR_ERRORCODE(__HANDLE__) ((__HANDLE__)->ErrorCode = HAL_ADC_ERROR_NONE)#define ADC_STATE_CLR_SET MODIFY_REG#define ADC_IS_SOFTWARE_START_INJECTED(__HANDLE__) (((__HANDLE__)->Instance->CR2 & ADC_CR2_JEXTEN) == RESET)#define ADC_IS_SOFTWARE_START_REGULAR(__HANDLE__) (((__HANDLE__)->Instance->CR2 & ADC_CR2_EXTEN) == RESET)#define ADC_IS_ENABLE(__HANDLE__) ((( ((__HANDLE__)->Instance->SR & ADC_SR_ADONS) == ADC_SR_ADONS ) ) ? SET : RESET)#define ADC_TEMPSENSOR_DELAY_US ((uint32_t) 10U)#define ADC_STAB_DELAY_US ((uint32_t) 3U)#define __HAL_ADC_GET_FLAG(__HANDLE__,__FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__))#define __HAL_ADC_CLEAR_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->SR) = ~(__FLAG__))#define __HAL_ADC_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->CR1 & (__INTERRUPT__)) == (__INTERRUPT__))#define __HAL_ADC_DISABLE_IT(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->CR1) &= ~(__INTERRUPT__))#define __HAL_ADC_ENABLE_IT(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->CR1) |= (__INTERRUPT__))#define __HAL_ADC_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR2 &= ~ADC_CR2_ADON)#define __HAL_ADC_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR2 |= ADC_CR2_ADON)#define __HAL_ADC_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_ADC_STATE_RESET)#define ADC_INJECTED_CHANNELS ((uint32_t)0x00000003U)#define ADC_REGULAR_CHANNELS ((uint32_t)0x00000002U)#define ADC_ALL_CHANNELS ((uint32_t)0x00000001U)#define ADC_FLAG_OVR ((uint32_t)ADC_SR_OVR)#define ADC_FLAG_STRT ((uint32_t)ADC_SR_STRT)#define ADC_FLAG_JSTRT ((uint32_t)ADC_SR_JSTRT)#define ADC_FLAG_JEOC ((uint32_t)ADC_SR_JEOC)#define ADC_FLAG_EOC ((uint32_t)ADC_SR_EOC)#define ADC_FLAG_AWD ((uint32_t)ADC_SR_AWD)#define ADC_IT_OVR ((uint32_t)ADC_CR1_OVRIE)#define ADC_IT_JEOC ((uint32_t)ADC_CR1_JEOCIE)#define ADC_IT_AWD ((uint32_t)ADC_CR1_AWDIE)#define ADC_IT_EOC ((uint32_t)ADC_CR1_EOCIE)#define ADC_ANALOGWATCHDOG_NONE ((uint32_t)0x00000000U)#define ADC_ANALOGWATCHDOG_ALL_REGINJEC ((uint32_t)(ADC_CR1_AWDEN | ADC_CR1_JAWDEN))#define ADC_ANALOGWATCHDOG_ALL_INJEC ((uint32_t)ADC_CR1_JAWDEN)#define ADC_ANALOGWATCHDOG_ALL_REG ((uint32_t)ADC_CR1_AWDEN)#define ADC_ANALOGWATCHDOG_SINGLE_REGINJEC ((uint32_t)(ADC_CR1_AWDSGL | ADC_CR1_AWDEN | ADC_CR1_JAWDEN))#define ADC_ANALOGWATCHDOG_SINGLE_INJEC ((uint32_t)(ADC_CR1_AWDSGL | ADC_CR1_JAWDEN))#define ADC_ANALOGWATCHDOG_SINGLE_REG ((uint32_t)(ADC_CR1_AWDSGL | ADC_CR1_AWDEN))#define ADC_OVR_EVENT ((uint32_t)ADC_FLAG_OVR)#define ADC_AWD_EVENT ((uint32_t)ADC_FLAG_AWD)#define ADC_EOC_SINGLE_SEQ_CONV ((uint32_t)0x00000002U)#define ADC_EOC_SINGLE_CONV ((uint32_t)0x00000001U)#define ADC_EOC_SEQ_CONV ((uint32_t)0x00000000U)#define ADC_SAMPLETIME_480CYCLES ((uint32_t)ADC_SMPR1_SMP10)#define ADC_SAMPLETIME_144CYCLES ((uint32_t)(ADC_SMPR1_SMP10_2 | ADC_SMPR1_SMP10_1))#define ADC_SAMPLETIME_112CYCLES ((uint32_t)(ADC_SMPR1_SMP10_2 | ADC_SMPR1_SMP10_0))#define ADC_SAMPLETIME_84CYCLES ((uint32_t)ADC_SMPR1_SMP10_2)#define ADC_SAMPLETIME_56CYCLES ((uint32_t)(ADC_SMPR1_SMP10_1 | ADC_SMPR1_SMP10_0))#define ADC_SAMPLETIME_28CYCLES ((uint32_t)ADC_SMPR1_SMP10_1)#define ADC_SAMPLETIME_15CYCLES ((uint32_t)ADC_SMPR1_SMP10_0)#define ADC_CHANNEL_TEMPSENSOR ((uint32_t)(ADC_CHANNEL_18 | 0x10000000U))#define ADC_CHANNEL_VBAT ((uint32_t)ADC_CHANNEL_18)#define ADC_CHANNEL_VREFINT ((uint32_t)ADC_CHANNEL_17)#define ADC_INTERNAL_NONE 0x80000000U#define ADC_CHANNEL_18 ((uint32_t)(ADC_CR1_AWDCH_4 | ADC_CR1_AWDCH_1))#define ADC_CHANNEL_17 ((uint32_t)(ADC_CR1_AWDCH_4 | ADC_CR1_AWDCH_0))#define ADC_CHANNEL_16 ((uint32_t)ADC_CR1_AWDCH_4)#define ADC_CHANNEL_15 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0))#define ADC_CHANNEL_14 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1))#define ADC_CHANNEL_13 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_0))#define ADC_CHANNEL_12 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2))#define ADC_CHANNEL_11 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0))#define ADC_CHANNEL_10 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_1))#define ADC_CHANNEL_9 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_0))#define ADC_CHANNEL_7 ((uint32_t)(ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0))#define ADC_CHANNEL_6 ((uint32_t)(ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1))#define ADC_CHANNEL_5 ((uint32_t)(ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_0))#define ADC_CHANNEL_4 ((uint32_t)ADC_CR1_AWDCH_2)#define ADC_CHANNEL_3 ((uint32_t)(ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0))#define ADC_CHANNEL_2 ((uint32_t)ADC_CR1_AWDCH_1)#define ADC_CHANNEL_1 ((uint32_t)ADC_CR1_AWDCH_0)#define ADC_CHANNEL_0 ((uint32_t)0x00000000U)#define ADC_REGULAR_RANK_16 ((uint32_t)0x00000010)#define ADC_REGULAR_RANK_15 ((uint32_t)0x0000000F)#define ADC_REGULAR_RANK_14 ((uint32_t)0x0000000E)#define ADC_REGULAR_RANK_13 ((uint32_t)0x0000000D)#define ADC_REGULAR_RANK_12 ((uint32_t)0x0000000C)#define ADC_REGULAR_RANK_11 ((uint32_t)0x0000000B)#define ADC_REGULAR_RANK_10 ((uint32_t)0x0000000A)#define ADC_REGULAR_RANK_9 ((uint32_t)0x00000009)#define ADC_REGULAR_RANK_8 ((uint32_t)0x00000008)#define ADC_REGULAR_RANK_7 ((uint32_t)0x00000007)#define ADC_REGULAR_RANK_6 ((uint32_t)0x00000006)#define ADC_REGULAR_RANK_5 ((uint32_t)0x00000005)#define ADC_REGULAR_RANK_4 ((uint32_t)0x00000004)#define ADC_REGULAR_RANK_3 ((uint32_t)0x00000003)#define ADC_REGULAR_RANK_2 ((uint32_t)0x00000002)#define ADC_REGULAR_RANK_1 ((uint32_t)0x00000001)#define ADC_SCAN_ENABLE ((uint32_t)0x00000001)#define ADC_SCAN_DISABLE ((uint32_t)0x00000000)#define ADC_DATAALIGN_LEFT ((uint32_t)ADC_CR2_ALIGN)#define ADC_SOFTWARE_START ((uint32_t)ADC_CR2_EXTSEL + 1)#define ADC_EXTERNALTRIGCONV_EXT_IT11 ((uint32_t)ADC_CR2_EXTSEL)#define ADC_EXTERNALTRIGCONV_T6_TRGO ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_0))#define ADC_EXTERNALTRIGCONV_T4_TRGO ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2))#define ADC_EXTERNALTRIGCONV_T2_TRGO ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0))#define ADC_EXTERNALTRIGCONV_T1_TRGO2 ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_1))#define ADC_EXTERNALTRIGCONV_T1_TRGO ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_0))#define ADC_EXTERNALTRIGCONV_T8_TRGO2 ((uint32_t)ADC_CR2_EXTSEL_3)#define ADC_EXTERNALTRIGCONV_T8_TRGO ((uint32_t)(ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0))#define ADC_EXTERNALTRIGCONV_T3_CC4 ((uint32_t)(ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1))#define ADC_EXTERNALTRIGCONV_T4_CC4 ((uint32_t)(ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_0))#define ADC_EXTERNALTRIGCONV_T5_TRGO ((uint32_t)ADC_CR2_EXTSEL_2)#define ADC_EXTERNALTRIGCONV_T2_CC2 ((uint32_t)(ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0))#define ADC_EXTERNALTRIGCONV_T1_CC3 ((uint32_t)ADC_CR2_EXTSEL_1)#define ADC_EXTERNALTRIGCONV_T1_CC2 ((uint32_t)ADC_CR2_EXTSEL_0)#define ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING ((uint32_t)ADC_CR2_EXTEN)#define ADC_EXTERNALTRIGCONVEDGE_FALLING ((uint32_t)ADC_CR2_EXTEN_1)#define ADC_EXTERNALTRIGCONVEDGE_RISING ((uint32_t)ADC_CR2_EXTEN_0)#define ADC_RESOLUTION_6B ((uint32_t)ADC_CR1_RES)#define ADC_RESOLUTION_8B ((uint32_t)ADC_CR1_RES_1)#define ADC_RESOLUTION_10B ((uint32_t)ADC_CR1_RES_0)#define ADC_TWOSAMPLINGDELAY_20CYCLES ((uint32_t)ADC_CCR_DELAY)#define ADC_TWOSAMPLINGDELAY_19CYCLES ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1))#define ADC_TWOSAMPLINGDELAY_18CYCLES ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2 | ADC_CCR_DELAY_0))#define ADC_TWOSAMPLINGDELAY_17CYCLES ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2))#define ADC_TWOSAMPLINGDELAY_16CYCLES ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0))#define ADC_TWOSAMPLINGDELAY_15CYCLES ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_1))#define ADC_TWOSAMPLINGDELAY_14CYCLES ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_0))#define ADC_TWOSAMPLINGDELAY_13CYCLES ((uint32_t)ADC_CCR_DELAY_3)#define ADC_TWOSAMPLINGDELAY_12CYCLES ((uint32_t)(ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0))#define ADC_TWOSAMPLINGDELAY_11CYCLES ((uint32_t)(ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1))#define ADC_TWOSAMPLINGDELAY_10CYCLES ((uint32_t)(ADC_CCR_DELAY_2 | ADC_CCR_DELAY_0))#define ADC_TWOSAMPLINGDELAY_9CYCLES ((uint32_t)ADC_CCR_DELAY_2)#define ADC_TWOSAMPLINGDELAY_8CYCLES ((uint32_t)(ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0))#define ADC_TWOSAMPLINGDELAY_7CYCLES ((uint32_t)ADC_CCR_DELAY_1)#define ADC_TWOSAMPLINGDELAY_6CYCLES ((uint32_t)ADC_CCR_DELAY_0)#define ADC_TWOSAMPLINGDELAY_5CYCLES ((uint32_t)0x00000000U)#define ADC_CLOCK_SYNC_PCLK_DIV8 ((uint32_t)ADC_CCR_ADCPRE)#define ADC_CLOCK_SYNC_PCLK_DIV6 ((uint32_t)ADC_CCR_ADCPRE_1)#define ADC_CLOCK_SYNC_PCLK_DIV2 ((uint32_t)0x00000000U)#define HAL_ADC_ERROR_DMA ((uint32_t)0x04U)#define HAL_ADC_ERROR_OVR ((uint32_t)0x02U)#define HAL_ADC_ERROR_INTERNAL ((uint32_t)0x01U)#define HAL_ADC_ERROR_NONE ((uint32_t)0x00U)#define HAL_ADC_STATE_MULTIMODE_SLAVE ((uint32_t)0x00100000U)#define HAL_ADC_STATE_AWD3 ((uint32_t)0x00040000U)#define HAL_ADC_STATE_AWD2 ((uint32_t)0x00020000U)#define HAL_ADC_STATE_AWD1 ((uint32_t)0x00010000U)#define HAL_ADC_STATE_INJ_EOC ((uint32_t)0x00002000U)#define HAL_ADC_STATE_INJ_BUSY ((uint32_t)0x00001000U)#define HAL_ADC_STATE_REG_OVR ((uint32_t)0x00000400U)#define HAL_ADC_STATE_REG_EOC ((uint32_t)0x00000200U)#define HAL_ADC_STATE_REG_BUSY ((uint32_t)0x00000100U)#define HAL_ADC_STATE_ERROR_DMA ((uint32_t)0x00000040U)#define HAL_ADC_STATE_ERROR_CONFIG ((uint32_t)0x00000020U)#define HAL_ADC_STATE_ERROR_INTERNAL ((uint32_t)0x00000010U)#define HAL_ADC_STATE_TIMEOUT ((uint32_t)0x00000004U)#define HAL_ADC_STATE_BUSY_INTERNAL ((uint32_t)0x00000002U)#define HAL_ADC_STATE_READY ((uint32_t)0x00000001U)#define HAL_ADC_STATE_RESET ((uint32_t)0x00000000U)#define USE_HAL_ADC_REGISTER_CALLBACKS 0U#define IS_DMA2D_GET_FLAG(FLAG) (((FLAG) == DMA2D_FLAG_CTC) || ((FLAG) == DMA2D_FLAG_CAE) || ((FLAG) == DMA2D_FLAG_TW) || ((FLAG) == DMA2D_FLAG_TC) || ((FLAG) == DMA2D_FLAG_TE) || ((FLAG) == DMA2D_FLAG_CE))#define IS_DMA2D_IT(IT) (((IT) == DMA2D_IT_CTC) || ((IT) == DMA2D_IT_CAE) || ((IT) == DMA2D_IT_TW) || ((IT) == DMA2D_IT_TC) || ((IT) == DMA2D_IT_TE) || ((IT) == DMA2D_IT_CE))#define IS_DMA2D_LINEWATERMARK(LineWatermark) ((LineWatermark) <= DMA2D_LINE_WATERMARK_MAX)#define IS_DMA2D_CLUT_SIZE(CLUT_SIZE) ((CLUT_SIZE) <= DMA2D_CLUT_SIZE)#define IS_DMA2D_CLUT_CM(CLUT_CM) (((CLUT_CM) == DMA2D_CCM_ARGB8888) || ((CLUT_CM) == DMA2D_CCM_RGB888))#define IS_DMA2D_RB_SWAP(RB_Swap) (((RB_Swap) == DMA2D_RB_REGULAR) || ((RB_Swap) == DMA2D_RB_SWAP))#define IS_DMA2D_ALPHA_INVERTED(Alpha_Inverted) (((Alpha_Inverted) == DMA2D_REGULAR_ALPHA) || ((Alpha_Inverted) == DMA2D_INVERTED_ALPHA))#define IS_DMA2D_ALPHA_MODE(AlphaMode) (((AlphaMode) == DMA2D_NO_MODIF_ALPHA) || ((AlphaMode) == DMA2D_REPLACE_ALPHA) || ((AlphaMode) == DMA2D_COMBINE_ALPHA))#define IS_DMA2D_INPUT_COLOR_MODE(INPUT_CM) (((INPUT_CM) == DMA2D_INPUT_ARGB8888) || ((INPUT_CM) == DMA2D_INPUT_RGB888) || ((INPUT_CM) == DMA2D_INPUT_RGB565) || ((INPUT_CM) == DMA2D_INPUT_ARGB1555) || ((INPUT_CM) == DMA2D_INPUT_ARGB4444) || ((INPUT_CM) == DMA2D_INPUT_L8) || ((INPUT_CM) == DMA2D_INPUT_AL44) || ((INPUT_CM) == DMA2D_INPUT_AL88) || ((INPUT_CM) == DMA2D_INPUT_L4) || ((INPUT_CM) == DMA2D_INPUT_A8) || ((INPUT_CM) == DMA2D_INPUT_A4))#define IS_DMA2D_OFFSET(OOFFSET) ((OOFFSET) <= DMA2D_OFFSET)#define IS_DMA2D_PIXEL(PIXEL) ((PIXEL) <= DMA2D_PIXEL)#define IS_DMA2D_LINE(LINE) ((LINE) <= DMA2D_LINE)#define IS_DMA2D_COLOR(COLOR) ((COLOR) <= DMA2D_COLOR_VALUE)#define IS_DMA2D_CMODE(MODE_ARGB) (((MODE_ARGB) == DMA2D_OUTPUT_ARGB8888) || ((MODE_ARGB) == DMA2D_OUTPUT_RGB888) || ((MODE_ARGB) == DMA2D_OUTPUT_RGB565) || ((MODE_ARGB) == DMA2D_OUTPUT_ARGB1555) || ((MODE_ARGB) == DMA2D_OUTPUT_ARGB4444))#define IS_DMA2D_MODE(MODE) (((MODE) == DMA2D_M2M) || ((MODE) == DMA2D_M2M_PFC) || ((MODE) == DMA2D_M2M_BLEND) || ((MODE) == DMA2D_R2M))#define IS_DMA2D_LAYER(LAYER) (((LAYER) == DMA2D_BACKGROUND_LAYER) || ((LAYER) == DMA2D_FOREGROUND_LAYER))#define DMA2D_CLUT_SIZE (DMA2D_FGPFCCR_CS >> 8U)#define DMA2D_LINE DMA2D_NLR_NL#define DMA2D_PIXEL (DMA2D_NLR_PL >> 16U)#define DMA2D_OFFSET DMA2D_FGOR_LO#define DMA2D_FOREGROUND_LAYER 0x00000001U#define DMA2D_BACKGROUND_LAYER 0x00000000U#define DMA2D_MAX_LAYER 2U#define DMA2D_COLOR_VALUE 0x000000FFU#define DMA2D_LINE_WATERMARK_MAX DMA2D_LWR_LW#define __HAL_DMA2D_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CR & (__INTERRUPT__))#define __HAL_DMA2D_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__))#define __HAL_DMA2D_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CR |= (__INTERRUPT__))#define __HAL_DMA2D_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->IFCR = (__FLAG__))#define __HAL_DMA2D_GET_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->ISR & (__FLAG__))#define __HAL_DMA2D_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= DMA2D_CR_START)#define __HAL_DMA2D_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DMA2D_STATE_RESET)#define DMA2D_FLAG_TE DMA2D_ISR_TEIF#define DMA2D_FLAG_TC DMA2D_ISR_TCIF#define DMA2D_FLAG_TW DMA2D_ISR_TWIF#define DMA2D_FLAG_CAE DMA2D_ISR_CAEIF#define DMA2D_FLAG_CTC DMA2D_ISR_CTCIF#define DMA2D_FLAG_CE DMA2D_ISR_CEIF#define DMA2D_IT_TE DMA2D_CR_TEIE#define DMA2D_IT_TC DMA2D_CR_TCIE#define DMA2D_IT_TW DMA2D_CR_TWIE#define DMA2D_IT_CAE DMA2D_CR_CAEIE#define DMA2D_IT_CTC DMA2D_CR_CTCIE#define DMA2D_IT_CE DMA2D_CR_CEIE#define DMA2D_CCM_RGB888 0x00000001U#define DMA2D_CCM_ARGB8888 0x00000000U#define DMA2D_RB_SWAP 0x00000001U#define DMA2D_RB_REGULAR 0x00000000U#define DMA2D_INVERTED_ALPHA 0x00000001U#define DMA2D_REGULAR_ALPHA 0x00000000U#define DMA2D_COMBINE_ALPHA 0x00000002U#define DMA2D_REPLACE_ALPHA 0x00000001U#define DMA2D_INPUT_A4 0x0000000AU#define DMA2D_INPUT_A8 0x00000009U#define DMA2D_INPUT_L4 0x00000008U#define DMA2D_INPUT_AL88 0x00000007U#define DMA2D_INPUT_AL44 0x00000006U#define DMA2D_INPUT_L8 0x00000005U#define DMA2D_INPUT_ARGB4444 0x00000004U#define DMA2D_INPUT_ARGB1555 0x00000003U#define DMA2D_OUTPUT_ARGB4444 DMA2D_OPFCCR_CM_2#define DMA2D_OUTPUT_ARGB1555 (DMA2D_OPFCCR_CM_0|DMA2D_OPFCCR_CM_1)#define DMA2D_OUTPUT_RGB565 DMA2D_OPFCCR_CM_1#define DMA2D_OUTPUT_RGB888 DMA2D_OPFCCR_CM_0#define DMA2D_M2M_BLEND DMA2D_CR_MODE_1#define DMA2D_M2M 0x00000000U#define HAL_DMA2D_ERROR_TIMEOUT 0x00000020U#define HAL_DMA2D_ERROR_CAE 0x00000004U#define HAL_DMA2D_ERROR_CE 0x00000002U#define HAL_DMA2D_ERROR_TE 0x00000001U#define HAL_DMA2D_ERROR_NONE 0x00000000U#define USE_HAL_DMA2D_REGISTER_CALLBACKS 0U#define IS_DCMI_LINE_SELECT_START(POLARITY) (((POLARITY) == DCMI_OELS_ODD) || ((POLARITY) == DCMI_OELS_EVEN))#define IS_DCMI_LINE_SELECT_MODE(MODE) (((MODE) == DCMI_LSM_ALL) || ((MODE) == DCMI_LSM_ALTERNATE_2))#define IS_DCMI_BYTE_SELECT_START(POLARITY) (((POLARITY) == DCMI_OEBS_ODD) || ((POLARITY) == DCMI_OEBS_EVEN))#define IS_DCMI_BYTE_SELECT_MODE(MODE) (((MODE) == DCMI_BSM_ALL) || ((MODE) == DCMI_BSM_OTHER) || ((MODE) == DCMI_BSM_ALTERNATE_4) || ((MODE) == DCMI_BSM_ALTERNATE_2))#define IS_DCMI_WINDOW_HEIGHT(HEIGHT) ((HEIGHT) <= DCMI_WINDOW_HEIGHT)#define IS_DCMI_WINDOW_COORDINATE(COORDINATE) ((COORDINATE) <= DCMI_WINDOW_COORDINATE)#define IS_DCMI_EXTENDED_DATA(DATA) (((DATA) == DCMI_EXTEND_DATA_8B) || ((DATA) == DCMI_EXTEND_DATA_10B) || ((DATA) == DCMI_EXTEND_DATA_12B) || ((DATA) == DCMI_EXTEND_DATA_14B))#define IS_DCMI_CAPTURE_RATE(RATE) (((RATE) == DCMI_CR_ALL_FRAME) || ((RATE) == DCMI_CR_ALTERNATE_2_FRAME) || ((RATE) == DCMI_CR_ALTERNATE_4_FRAME))#define IS_DCMI_MODE_JPEG(JPEG_MODE) (((JPEG_MODE) == DCMI_JPEG_DISABLE) || ((JPEG_MODE) == DCMI_JPEG_ENABLE))#define IS_DCMI_HSPOLARITY(POLARITY) (((POLARITY) == DCMI_HSPOLARITY_LOW) || ((POLARITY) == DCMI_HSPOLARITY_HIGH))#define IS_DCMI_VSPOLARITY(POLARITY) (((POLARITY) == DCMI_VSPOLARITY_LOW) || ((POLARITY) == DCMI_VSPOLARITY_HIGH))#define IS_DCMI_PCKPOLARITY(POLARITY) (((POLARITY) == DCMI_PCKPOLARITY_FALLING) || ((POLARITY) == DCMI_PCKPOLARITY_RISING))#define IS_DCMI_SYNCHRO(MODE) (((MODE) == DCMI_SYNCHRO_HARDWARE) || ((MODE) == DCMI_SYNCHRO_EMBEDDED))#define IS_DCMI_CAPTURE_MODE(MODE) (((MODE) == DCMI_MODE_CONTINUOUS) || ((MODE) == DCMI_MODE_SNAPSHOT))#define DCMI_SR_INDEX ((uint32_t)0x2000)#define DCMI_MIS_INDEX ((uint32_t)0x1000)#define __HAL_DCMI_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->MISR & (__INTERRUPT__))#define __HAL_DCMI_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->IER &= ~(__INTERRUPT__))#define __HAL_DCMI_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->IER |= (__INTERRUPT__))#define __HAL_DCMI_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__))#define __HAL_DCMI_GET_FLAG(__HANDLE__,__FLAG__) ((((__FLAG__) & (DCMI_SR_INDEX|DCMI_MIS_INDEX)) == 0x0)? ((__HANDLE__)->Instance->RIS & (__FLAG__)) : (((__FLAG__) & DCMI_SR_INDEX) == 0x0)? ((__HANDLE__)->Instance->MIS & (__FLAG__)) : ((__HANDLE__)->Instance->SR & (__FLAG__)))#define __HAL_DCMI_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(DCMI_CR_ENABLE))#define __HAL_DCMI_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= DCMI_CR_ENABLE)#define __HAL_DCMI_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DCMI_STATE_RESET)#define DCMI_OELS_EVEN ((uint32_t)DCMI_CR_OELS)#define DCMI_OELS_ODD (0x00000000U)#define DCMI_LSM_ALTERNATE_2 ((uint32_t)DCMI_CR_LSM)#define DCMI_LSM_ALL (0x00000000U)#define DCMI_OEBS_EVEN ((uint32_t)DCMI_CR_OEBS)#define DCMI_OEBS_ODD (0x00000000U)#define DCMI_BSM_ALTERNATE_2 ((uint32_t)(DCMI_CR_BSM_0 | DCMI_CR_BSM_1))#define DCMI_BSM_ALTERNATE_4 ((uint32_t)DCMI_CR_BSM_1)#define DCMI_BSM_OTHER ((uint32_t)DCMI_CR_BSM_0)#define DCMI_BSM_ALL (0x00000000U)#define DCMI_FLAG_LINEMI ((uint32_t)DCMI_MIS_INDEX|DCMI_MIS_LINE_MIS )#define DCMI_FLAG_VSYNCMI ((uint32_t)DCMI_MIS_INDEX|DCMI_MIS_VSYNC_MIS)#define DCMI_FLAG_ERRMI ((uint32_t)DCMI_MIS_INDEX|DCMI_MIS_ERR_MIS )#define DCMI_FLAG_OVRMI ((uint32_t)DCMI_MIS_INDEX|DCMI_MIS_OVR_MIS )#define DCMI_FLAG_FRAMEMI ((uint32_t)DCMI_MIS_INDEX|DCMI_MIS_FRAME_MIS)#define DCMI_FLAG_LINERI ((uint32_t)DCMI_RIS_LINE_RIS)#define DCMI_FLAG_VSYNCRI ((uint32_t)DCMI_RIS_VSYNC_RIS)#define DCMI_FLAG_ERRRI ((uint32_t)DCMI_RIS_ERR_RIS)#define DCMI_FLAG_OVRRI ((uint32_t)DCMI_RIS_OVR_RIS)#define DCMI_FLAG_FRAMERI ((uint32_t)DCMI_RIS_FRAME_RIS)#define DCMI_FLAG_FNE ((uint32_t)DCMI_SR_INDEX|DCMI_SR_FNE)#define DCMI_FLAG_VSYNC ((uint32_t)DCMI_SR_INDEX|DCMI_SR_VSYNC)#define DCMI_FLAG_HSYNC ((uint32_t)DCMI_SR_INDEX|DCMI_SR_HSYNC)#define DCMI_IT_LINE ((uint32_t)DCMI_IER_LINE_IE)#define DCMI_IT_VSYNC ((uint32_t)DCMI_IER_VSYNC_IE)#define DCMI_IT_ERR ((uint32_t)DCMI_IER_ERR_IE)#define DCMI_IT_OVR ((uint32_t)DCMI_IER_OVR_IE)#define DCMI_IT_FRAME ((uint32_t)DCMI_IER_FRAME_IE)#define DCMI_WINDOW_HEIGHT (0x1FFFU)#define DCMI_WINDOW_COORDINATE (0x3FFFU)#define DCMI_EXTEND_DATA_14B ((uint32_t)(DCMI_CR_EDM_0 | DCMI_CR_EDM_1))#define DCMI_EXTEND_DATA_12B ((uint32_t)DCMI_CR_EDM_1)#define DCMI_EXTEND_DATA_10B ((uint32_t)DCMI_CR_EDM_0)#define DCMI_EXTEND_DATA_8B (0x00000000U)#define DCMI_CR_ALTERNATE_4_FRAME ((uint32_t)DCMI_CR_FCRC_1)#define DCMI_CR_ALTERNATE_2_FRAME ((uint32_t)DCMI_CR_FCRC_0)#define DCMI_CR_ALL_FRAME (0x00000000U)#define DCMI_JPEG_ENABLE ((uint32_t)DCMI_CR_JPEG)#define DCMI_JPEG_DISABLE (0x00000000U)#define DCMI_HSPOLARITY_HIGH ((uint32_t)DCMI_CR_HSPOL)#define DCMI_HSPOLARITY_LOW (0x00000000U)#define DCMI_VSPOLARITY_HIGH ((uint32_t)DCMI_CR_VSPOL)#define DCMI_VSPOLARITY_LOW (0x00000000U)#define DCMI_PCKPOLARITY_RISING ((uint32_t)DCMI_CR_PCKPOL)#define DCMI_PCKPOLARITY_FALLING (0x00000000U)#define DCMI_SYNCHRO_EMBEDDED ((uint32_t)DCMI_CR_ESS)#define DCMI_SYNCHRO_HARDWARE (0x00000000U)#define DCMI_MODE_SNAPSHOT ((uint32_t)DCMI_CR_CM)#define DCMI_MODE_CONTINUOUS (0x00000000U)#define HAL_DCMI_ERROR_DMA (0x00000040U)#define HAL_DCMI_ERROR_TIMEOUT (0x00000020U)#define HAL_DCMI_ERROR_SYNC (0x00000002U)#define HAL_DCMI_ERROR_OVR (0x00000001U)#define HAL_DCMI_ERROR_NONE (0x00000000U)#define USE_HAL_DCMI_REGISTER_CALLBACKS 0U#define ETH_RX_DESC_CNT 4U#define ETH_TX_DESC_CNT 4U#define __HAL_ETH_SET_PTP_CONTROL(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->PTPTSCR |= (__FLAG__))#define __HAL_ETH_GET_PTP_CONTROL(__HANDLE__,__FLAG__) (((((__HANDLE__)->Instance->PTPTSCR) & (__FLAG__)) == (__FLAG__)) ? SET : RESET)#define __HAL_ETH_WAKEUP_EXTI_GENERATE_SWIT(__EXTI_LINE__) (EXTI->SWIER |= (__EXTI_LINE__))#define __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE(__EXTI_LINE__) (EXTI->RTSR |= (__EXTI_LINE__)); (EXTI->FTSR |= (__EXTI_LINE__))#define __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE(__EXTI_LINE__) (EXTI->RTSR &= ~(__EXTI_LINE__)); (EXTI->FTSR |= (__EXTI_LINE__))#define __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE(__EXTI_LINE__) (EXTI->FTSR &= ~(__EXTI_LINE__)); (EXTI->RTSR |= (__EXTI_LINE__))#define __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__))#define __HAL_ETH_WAKEUP_EXTI_GET_FLAG(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__))#define __HAL_ETH_WAKEUP_EXTI_ENABLE_IT(__EXTI_LINE__) (EXTI->IMR |= (__EXTI_LINE__))#define ETH_WAKEUP_EXTI_LINE 0x00080000U#define __HAL_ETH_MAC_GET_IT(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->MACSR & ( __INTERRUPT__)) == ( __INTERRUPT__))#define __HAL_ETH_DMA_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->DMASR = ( __FLAG__))#define __HAL_ETH_DMA_GET_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->DMASR & ( __FLAG__)) == ( __FLAG__))#define __HAL_ETH_DMA_CLEAR_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->DMASR = (__INTERRUPT__))#define __HAL_ETH_DMA_GET_IT(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->DMASR & (__INTERRUPT__)) == (__INTERRUPT__))#define __HAL_ETH_DMA_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->DMAIER & (__INTERRUPT__)) == (__INTERRUPT__))#define __HAL_ETH_DMA_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->DMAIER &= ~(__INTERRUPT__))#define __HAL_ETH_DMA_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->DMAIER |= (__INTERRUPT__))#define __HAL_ETH_RESET_HANDLE_STATE(__HANDLE__) do{ (__HANDLE__)->gState = HAL_ETH_STATE_RESET; } while(0)#define HAL_ETH_PTP_CONFIGURED 0x00000001U#define HAL_ETH_PTP_NOT_CONFIGURED 0x00000000U#define ETH_DMA_OVERFLOW_MISSEDFRAMECOUNTER 0x00010000U#define ETH_DMA_OVERFLOW_RXFIFOCOUNTER 0x10000000U#define ETH_DMA_RECEIVEPROCESS_QUEUING 0x000E0000U#define ETH_DMA_RECEIVEPROCESS_CLOSING 0x000A0000U#define ETH_DMA_RECEIVEPROCESS_SUSPENDED 0x00080000U#define ETH_DMA_RECEIVEPROCESS_WAITING 0x00060000U#define ETH_DMA_RECEIVEPROCESS_FETCHING 0x00020000U#define ETH_DMA_RECEIVEPROCESS_STOPPED 0x00000000U#define ETH_DMA_TRANSMITPROCESS_CLOSING 0x00700000U#define ETH_DMA_TRANSMITPROCESS_SUSPENDED 0x00600000U#define ETH_DMA_TRANSMITPROCESS_READING 0x00300000U#define ETH_DMA_TRANSMITPROCESS_WAITING 0x00200000U#define ETH_DMA_TRANSMITPROCESS_FETCHING 0x00100000U#define ETH_DMA_TRANSMITPROCESS_STOPPED 0x00000000U#define ETH_DMA_IT_T 0x00000001U#define ETH_DMA_IT_TPS 0x00000002U#define ETH_DMA_IT_TBU 0x00000004U#define ETH_DMA_IT_TJT 0x00000008U#define ETH_DMA_IT_RO 0x00000010U#define ETH_DMA_IT_TU 0x00000020U#define ETH_DMA_IT_R 0x00000040U#define ETH_DMA_IT_RBU 0x00000080U#define ETH_DMA_IT_RPS 0x00000100U#define ETH_DMA_IT_RWT 0x00000200U#define ETH_DMA_IT_ET 0x00000400U#define ETH_DMA_IT_FBE 0x00002000U#define ETH_DMA_IT_ER 0x00004000U#define ETH_DMA_IT_AIS 0x00008000U#define ETH_DMA_IT_NIS 0x00010000U#define ETH_DMA_IT_MMC 0x08000000U#define ETH_DMA_IT_PMT 0x10000000U#define ETH_DMA_IT_TST 0x20000000U#define ETH_MAC_IT_PMT 0x00000008U#define ETH_MAC_IT_MMC 0x00000010U#define ETH_MAC_IT_MMCR 0x00000020U#define ETH_MAC_IT_MMCT 0x00000040U#define ETH_MAC_IT_TST 0x00000200U#define ETH_DMA_FLAG_T 0x00000001U#define ETH_DMA_FLAG_TPS 0x00000002U#define ETH_DMA_FLAG_TBU 0x00000004U#define SDMMC_DATABLOCK_SIZE_16384B (SDMMC_DCTRL_DBLOCKSIZE_1|SDMMC_DCTRL_DBLOCKSIZE_2|SDMMC_DCTRL_DBLOCKSIZE_3)#define SDMMC_DATABLOCK_SIZE_8192B (SDMMC_DCTRL_DBLOCKSIZE_0|SDMMC_DCTRL_DBLOCKSIZE_2|SDMMC_DCTRL_DBLOCKSIZE_3)#define SDMMC_DATABLOCK_SIZE_4096B (SDMMC_DCTRL_DBLOCKSIZE_2|SDMMC_DCTRL_DBLOCKSIZE_3)#define SDMMC_DATABLOCK_SIZE_2048B (SDMMC_DCTRL_DBLOCKSIZE_0|SDMMC_DCTRL_DBLOCKSIZE_1|SDMMC_DCTRL_DBLOCKSIZE_3)#define SDMMC_DATABLOCK_SIZE_1024B (SDMMC_DCTRL_DBLOCKSIZE_1|SDMMC_DCTRL_DBLOCKSIZE_3)#define SDMMC_DATABLOCK_SIZE_512B (SDMMC_DCTRL_DBLOCKSIZE_0|SDMMC_DCTRL_DBLOCKSIZE_3)#define SDMMC_DATABLOCK_SIZE_256B SDMMC_DCTRL_DBLOCKSIZE_3#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)#if defined(TIM_BREAK_INPUT_SUPPORT)#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)#if defined(TIM_AF1_BKINE)&&defined(TIM_AF2_BKINE)#if defined(USART_CR1_UESM)#if defined(USART_CR3_UCESM)#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)#if defined(USART_CR3_WUFIE)#if defined(USART_CR3_WUS)#if defined(USART_ISR_REACK)#if defined (MDIOS)#if ( USE_HAL_MDIOS_REGISTER_CALLBACKS == 1 )#if (USE_HAL_MDIOS_REGISTER_CALLBACKS == 1)#if ( USE_HAL_MDIOS_REGISTER_CALLBACKS == 1)#if !defined (HSE_VALUE)#if !defined (HSE_STARTUP_TIMEOUT)#if !defined (HSI_VALUE)#if !defined (LSI_VALUE)#if !defined (LSE_VALUE)#if !defined (LSE_STARTUP_TIMEOUT)#if !defined (EXTERNAL_CLOCK_VALUE)#if (ART_ACCELERATOR_ENABLE != 0)#if (PREFETCH_ENABLE != 0U)#if defined(LTDC_Layer2_BASE)#if defined(HAL_LTDC_MODULE_ENABLED) && defined(HAL_DSI_MODULE_ENABLED)#if !defined(POLARITIES_INVERSION_UPDATED)#if defined ( __CC_ARM)#if defined (RCC_PLLCFGR_PLLR)#if defined(RCC_PLLI2SCFGR_PLLI2SP)#if defined(RCC_PLLSAICFGR_PLLSAIR)#if defined(DFSDM1_Channel0)#if defined(HAL_NOR_MODULE_ENABLED) || defined(HAL_NAND_MODULE_ENABLED) || defined(HAL_SDRAM_MODULE_ENABLED) || defined(HAL_SRAM_MODULE_ENABLED)#if ( INCLUDE_eTaskGetState == 1 )#if ( configSUPPORT_STATIC_ALLOCATION == 1 )#if (defined (osFeature_SysTick) && (osFeature_SysTick != 0))#if defined (osObjectsExternal)#if (defined (osFeature_Wait) && (osFeature_Wait != 0))#if (defined (osFeature_Semaphore) && (osFeature_Semaphore != 0))#if (defined (osFeature_Pool) && (osFeature_Pool != 0))#if (defined (osFeature_MessageQ) && (osFeature_MessageQ != 0))#if (defined (osFeature_MailQ) && (osFeature_MailQ != 0))#if (INCLUDE_uxTaskPriorityGet == 1)#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )#if ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )#if (INCLUDE_vTaskDelete == 1)#if (INCLUDE_vTaskPrioritySet == 1)#if INCLUDE_vTaskDelay#if (configUSE_TIMERS == 1)#if ( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )#if ( configUSE_TASK_NOTIFICATIONS == 1 )#if ( configUSE_MUTEXES == 1)#if (configUSE_COUNTING_SEMAPHORES == 1 )#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)#if (INCLUDE_xTaskGetSchedulerState == 1 )#if (INCLUDE_eTaskGetState == 1)#if (INCLUDE_vTaskSuspend == 1)#if INCLUDE_vTaskDelayUntil#if INCLUDE_xTaskAbortDelay#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS == 1 ) )#if (configUSE_RECURSIVE_MUTEXES == 1)#if ( configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES == 0 )#if ( configUSE_CO_ROUTINES != 0 )#if ( configUSE_TICKLESS_IDLE == 1 )#if ( configASSERT_DEFINED == 1 )#if WORKAROUND_PMU_CM001 == 1#if __LONG_MAX__ == 2147483647L#if !defined( __Long)#if defined (__LARGE64_FILES) || defined (__CYGWIN__)#if defined(__DYNAMIC_REENT__) && !defined(__SINGLE_THREAD__)#if ( configSUPPORT_DYNAMIC_ALLOCATION == 0 )#if ( configAPPLICATION_ALLOCATED_HEAP == 1 )#if ( configUSE_MALLOC_FAILED_HOOK == 1 )#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )#if ( configQUEUE_REGISTRY_SIZE > 0 )#if ( configUSE_CO_ROUTINES == 1 )#if ( configUSE_PREEMPTION == 0 )#if ( configUSE_QUEUE_SETS == 1 )#if ( configUSE_TRACE_FACILITY == 1 )#if ( configUSE_MUTEXES == 1 )#if ( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )#if ( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )#if ( ( configUSE_MUTEXES == 1 ) && ( INCLUDE_xSemaphoreGetMutexHolder == 1 ) )#if ( configUSE_RECURSIVE_MUTEXES == 1 )#if ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )#if ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )#if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )#if ( configUSE_TIMERS == 1 )#if ( ( configUSE_QUEUE_SETS == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )#if ( ( portUSING_MPU_WRAPPERS == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )#if ( portUSING_MPU_WRAPPERS == 1 )#if configUSE_APPLICATION_TASK_TAG == 1#if ( configNUM_THREAD_LOCAL_STORAGE_POINTERS > 0 )#if ( ( configCHECK_FOR_STACK_OVERFLOW == 1 ) && ( portSTACK_GROWTH < 0 ) )#if ( ( configCHECK_FOR_STACK_OVERFLOW == 1 ) && ( portSTACK_GROWTH > 0 ) )#if ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) && ( portSTACK_GROWTH < 0 ) )#if ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) && ( portSTACK_GROWTH > 0 ) )#if ( configUSE_STATS_FORMATTING_FUNCTIONS == 1 )#if ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )#if ( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 )#if ( configUSE_16_BIT_TICKS == 1 )#if ( ( portSTACK_GROWTH > 0 ) || ( configRECORD_STACK_HIGH_ADDRESS == 1 ) )#if ( portCRITICAL_NESTING_IN_TCB == 1 )#if ( configUSE_APPLICATION_TASK_TAG == 1 )#if ( configGENERATE_RUN_TIME_STATS == 1 )#if ( configUSE_NEWLIB_REENTRANT == 1 )#if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )#if ( INCLUDE_xTaskAbortDelay == 1 )#if ( configUSE_POSIX_ERRNO == 1 )#if ( INCLUDE_vTaskDelete == 1 )#if ( INCLUDE_vTaskSuspend == 1 )#if ( configCHECK_FOR_STACK_OVERFLOW > 0 )#if ( configUSE_TICK_HOOK > 0 )#if ( INCLUDE_xTaskGetHandle == 1 )#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )#if ( configUSE_TICKLESS_IDLE != 0 )#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) )#if ( ( portUSING_MPU_WRAPPERS == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )#if ( portSTACK_GROWTH > 0 )#if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )#if ( portSTACK_GROWTH < 0 )#if ( configRECORD_STACK_HIGH_ADDRESS == 1 )#if ( configNUM_THREAD_LOCAL_STORAGE_POINTERS != 0 )#if ( portHAS_STACK_OVERFLOW_CHECKING == 1 )#define DMA2D_ALPHA_INV_RB_SWAP_SUPPORT#define STM32_HAL_LEGACY#define __STM32F7xx_HAL_CORTEX_H#define STM32F7xx_ADC_EX_H#define STM32F7xx_ADC_H#define STM32F7xx_HAL_DMA2D_H#define STM32F7xx_HAL_DCMI_H#define STM32F7xx_LL_SDMMC_H#define STM32F7xx_HAL_SD_H#define STM32F7xx_HAL_TIM_EX_H#define LWIP_ASSERT_CORE_LOCKED()#define lwip_poll_dec_sockets_used(fds,nfds)#define API_VAR_ALLOC_EXT(type,pool,name,errorblock)#define lwip_poll_inc_sockets_used(fds,nfds)#define lwip_select_dec_sockets_used(maxfdp1,used_sockets)#define lwip_select_inc_sockets_used(maxfdp1,readset,writeset,exceptset,used_sockets)#define LWIP_SOCKET_SELECT_DECL_PROTECT(lev)#define LWIP_SETGETSOCKOPT_DATA_VAR_ALLOC(name,sock)#define LWIP_TCPIP_THREAD_ALIVE()#define LWIP_MARK_TCPIP_THREAD()#define CHECKSUM_BY_HARDWARE#define __LWIPOPTS_H__#define __CPU_H__#define _SUPPORTS_ERREXCEPT#define __IEEE_LITTLE_ENDIAN#define _SYS_FEATURES_H#define _USE_GDTOA#define __IMPORT#define __EXPORT#define __SYS_CONFIG_H__#define _NOTHROW#define _ANSIDECL_H_#define _MACHINE__DEFAULT_TYPES_H#define __nosanitizethread#define __nosanitizememory#define __nosanitizeaddress#define __lock_annotate(x)#define __datatype_type_tag(kind,type)#define __arg_type_tag(arg_kind,arg_idx,type_tag_idx)#define __NULLABILITY_PRAGMA_POP#define __NULLABILITY_PRAGMA_PUSH#define _Null_unspecified#define _Nullable#define _Nonnull#define __printf0like(fmtarg,firstvararg)#define __GNUCLIKE_MATH_BUILTIN_RELOPS#define __GNUCLIKE_MATH_BUILTIN_CONSTANTS#define __END_DECLS#define __BEGIN_DECLS#define __ptrvalue#define __unbounded#define __bounded#define __attribute_format_strfmon__(a,b)#define __attribute_pure__#define __attribute_malloc__#define __THROW#define _SYS_CDEFS_H_#define #define _WINT_T#define __need_wint_t#define __need_size_t#define _MACHINE__TYPES_H#define _SYS__TYPES_H#define __SYS_LOCK_H__#define _MACHSTDLIB_H_#define _NEWLIB_ALLOCA_H#define __compar_fn_t_defined#define _STDLIB_H_#define __USER_LABEL_PREFIX__#define __GNUC_VA_LIST#define _NEWLIB_STDIO_H#define _TIMEVAL_DEFINED#define _TIME_T_DECLARED#define __time_t_defined#define _SUSECONDS_T_DECLARED#define _SYS__TIMEVAL_H_#define _UINTPTR_T_DECLARED#define _INTPTR_T_DECLARED#define _UINTMAX_T_DECLARED#define _INTMAX_T_DECLARED#define _UINT64_T_DECLARED#define _INT64_T_DECLARED#define _UINT32_T_DECLARED#define _INT32_T_DECLARED#define _UINT16_T_DECLARED#define _INT16_T_DECLARED#define _UINT8_T_DECLARED#define _INT8_T_DECLARED#define _SYS__STDINT_H#define __MACHINE_ENDIAN_H__#define _SYS__SIGSET_H_#define _SYS__TIMESPEC_H_#define _SYS_TIMESPEC_H_#define _SYS_TYPES_FD_SET#define _SIGSET_T_DECLARED#define _SYS_SELECT_H#define _SYS_SCHED_H_#define _SYS__PTHREADTYPES_H_#define _SYS_TYPES_H#define _USECONDS_T_DECLARED#define _TIMER_T_DECLARED#define __timer_t_defined#define _CLOCKID_T_DECLARED#define __clockid_t_defined#define _NLINK_T_DECLARED#define _MODE_T_DECLARED#define _KEY_T_DECLARED#define _PID_T_DECLARED#define _GID_T_DECLARED#define _UID_T_DECLARED#define _DEV_T_DECLARED#define _INO_T_DECLARED#define _ID_T_DECLARED#define _FSBLKCNT_T_DECLARED#define __caddr_t_defined#define _CLOCK_T_DECLARED#define __clock_t_defined#define _BLKSIZE_T_DECLARED#define _BLKCNT_T_DECLARED#define _BSDTYPES_DEFINED#define __u_long_defined#define __u_int_defined#define __u_short_defined#define __u_char_defined#define _IN_PORT_T_DECLARED#define _IN_ADDR_T_DECLARED#define __need_NULL#define _MACHTIME_H_#define _SYS__LOCALE_H#define _TIME_H_#define _SYS_TIME_H_#define FIX_0_765366865 ((INT32) 6270)#define FIX_1_847759065 ((INT32) 15137)#define FIX_1_175875602 ((INT32) 9633)#define FIX_1_501321110 ((INT32) 12299)#define FIX_3_072711026 ((INT32) 25172)#define FIX_2_053119869 ((INT32) 16819)#define FIX_0_298631336 ((INT32) 2446)#define FIX_0_899976223 ((INT32) 7373)#define FIX_2_562915447 ((INT32) 20995)#define FIX_0_390180644 ((INT32) 3196)#define FIX_1_961570560 ((INT32) 16069)#define DEQUANTIZE(coef,quantval) (((FAST_FLOAT) (coef)) * (quantval))#define DEQUANTIZE(coef,quantval) (((IFAST_MULT_TYPE) (coef)) * (quantval))#define FIX_1_414213562 ((INT32) 362)#define FIX_1_847759065 ((INT32) 473)#define FIX_1_082392200 ((INT32) 277)#define FIX_2_613125930 ((INT32) 669)#define IDESCALE(x,n) ((int) IRIGHT_SHIFT(x, n))#define IRIGHT_SHIFT(x,shft) ((x) >> (shft))#define DEQUANTIZE(coef,quantval) (((ISLOW_MULT_TYPE) (coef)) * (quantval))#define TEMP_NAME_LENGTH 64#define ALIGN_TYPE double#define MIN_SLOP 50#define MAX_Q_COMPS 4#define ODITHER_SIZE 16#define ODITHER_MASK (ODITHER_SIZE-1)#define ODITHER_CELLS (ODITHER_SIZE*ODITHER_SIZE)#define HIST_C0_ELEMS (1<<HIST_C0_BITS)#define HIST_C0_BITS 5#define HIST_C1_ELEMS (1<<HIST_C1_BITS)#define HIST_C1_BITS 6#define HIST_C2_ELEMS (1<<HIST_C2_BITS)#define HIST_C2_BITS 5#define MAXNUMCOLORS (MAXJSAMPLE+1)#define STEPSIZE ((MAXJSAMPLE+1)/16)#define C0_SHIFT (BITS_IN_JSAMPLE-HIST_C0_BITS)#define C1_SHIFT (BITS_IN_JSAMPLE-HIST_C1_BITS)#define C2_SHIFT (BITS_IN_JSAMPLE-HIST_C2_BITS)#define BOX_C0_ELEMS (1<<BOX_C0_LOG)#define BOX_C0_LOG (HIST_C0_BITS-3)#define BOX_C1_ELEMS (1<<BOX_C1_LOG)#define BOX_C1_LOG (HIST_C1_BITS-3)#define BOX_C2_ELEMS (1<<BOX_C2_LOG)#define BOX_C2_LOG (HIST_C2_BITS-3)#define BOX_C0_SHIFT (C0_SHIFT + BOX_C0_LOG)#define BOX_C1_SHIFT (C1_SHIFT + BOX_C1_LOG)#define BOX_C2_SHIFT (C2_SHIFT + BOX_C2_LOG)#define C0_SCALE B_SCALE#define B_SCALE 1#define C1_SCALE G_SCALE#define G_SCALE 3#define C2_SCALE R_SCALE#define R_SCALE 2#define STEP_C0 ((1 << C0_SHIFT) * C0_SCALE)#define STEP_C1 ((1 << C1_SHIFT) * C1_SCALE)#define STEP_C2 ((1 << C2_SHIFT) * C2_SCALE)#define FMEMCOPY(dest,src,size) MEMCOPY(dest,src,size)#define IP_PCB ip_addr_t local_ip; ip_addr_t remote_ip; u8_t netif_idx; u8_t so_options; u8_t tos; u8_t ttl IP_PCB_NETIFHINT#define ip_route_get_local_ip(src,dest,netif,ipaddr) do { (netif) = ip_route(src, dest); (ipaddr) = ip_netif_get_local_ip(netif, dest); }while(0)#define ip_input ip4_input#define ip_debug_print(is_ipv6,p) ip4_debug_print(p)#define ip_netif_get_local_ip(netif,dest) ip4_netif_get_local_ip(netif)#define ip_route(src,dest) ip4_route_src(src, dest)#define ip_output_if_hdrincl(p,src,dest,netif) ip4_output_if(p, src, LWIP_IP_HDRINCL, 0, 0, 0, netif)#define ip_output_hinted(p,src,dest,ttl,tos,proto,netif_hint) ip4_output_hinted(p, src, dest, ttl, tos, proto, netif_hint)#define ip_output_if_src(p,src,dest,ttl,tos,proto,netif) ip4_output_if_src(p, src, dest, ttl, tos, proto, netif)#define ip_output_if(p,src,dest,ttl,tos,proto,netif) ip4_output_if(p, src, dest, ttl, tos, proto, netif)#define ip_output(p,src,dest,ttl,tos,proto) ip4_output(p, src, dest, ttl, tos, proto)#define ip_reset_option(pcb,opt) ((pcb)->so_options = (u8_t)((pcb)->so_options & ~(opt)))#define ip_set_option(pcb,opt) ((pcb)->so_options = (u8_t)((pcb)->so_options | (opt)))#define ip_get_option(pcb,opt) ((pcb)->so_options & (opt))#define ip_current_dest_addr() (&ip_data.current_iphdr_dest)#define ip_current_src_addr() (&ip_data.current_iphdr_src)#define ip4_current_dest_addr() (&ip_data.current_iphdr_dest)#define ip4_current_src_addr() (&ip_data.current_iphdr_src)#define ip_next_header_ptr() ((const void*)((const u8_t*)ip4_current_header() + ip_current_header_tot_len()))#define ip_current_header_proto() IPH_PROTO(ip4_current_header())#define ip_current_is_v6() 0#define ip4_current_header() ip_data.current_ip4_header#define ip_current_header_tot_len() (ip_data.current_ip_header_tot_len)#define ip_current_input_netif() (ip_data.current_input_netif)#define ip_current_netif() (ip_data.current_netif)#define SOF_INHERITED (SOF_REUSEADDR|SOF_KEEPALIVE)#define SOF_BROADCAST 0x20U#define SOF_KEEPALIVE 0x08U#define SOF_REUSEADDR 0x04U#define LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p) LWIP_ASSERT("p->ref == 1", (p)->ref == 1)#define LWIP_IP_HDRINCL NULL#define LWIP_IPV4 1#define LWIP_IPV6 0#define LWIP_NETIF_USE_HINTS 0#define udp_new_ip6() udp_new_ip_type(IPADDR_TYPE_V6)#define udp_is_flag_set(pcb,flag) (((pcb)->flags & (flag)) != 0)#define udp_clear_flags(pcb,clr_flags) do { (pcb)->flags = (u8_t)((pcb)->flags & (u8_t)(~(clr_flags) & 0xff)); } while(0)#define udp_set_flags(pcb,set_flags) do { (pcb)->flags = (u8_t)((pcb)->flags | (set_flags)); } while(0)#define udp_setflags(pcb,f) ((pcb)->flags = (f))#define udp_flags(pcb) ((pcb)->flags)#define UDP_FLAGS_MULTICAST_LOOP 0x08U#define UDP_FLAGS_CONNECTED 0x04U#define UDP_FLAGS_UDPLITE 0x02U#define UDP_FLAGS_NOCHKSUM 0x01U#define LWIP_DBG_OFF 0x00U#define UDP_DEBUG LWIP_DBG_OFF#define LWIP_RAW 0#define LWIP_MULTICAST_TX_OPTIONS ((LWIP_IGMP || LWIP_IPV6_MLD) && (LWIP_UDP || LWIP_RAW))#define LWIP_UDP 1#define LWIP_IPV6_MLD LWIP_IPV6#define LWIP_IGMP 0#define CHECKSUM_GEN_UDP 0#define LWIP_CHECKSUM_ON_COPY 0#define LWIP_UDPLITE 0#define TCP_PCB_COMMON(type) type *next; void *callback_arg; TCP_PCB_EXTARGS enum tcp_state state; u8_t prio; u16_t local_port#define tcp_new_ip6() tcp_new_ip_type(IPADDR_TYPE_V6)#define tcp_dbg_get_tcp_state(pcb) ((pcb)->state)#define tcp_listen(pcb) tcp_listen_with_backlog(pcb, TCP_DEFAULT_LISTEN_BACKLOG)#define tcp_accepted(pcb) do { LWIP_UNUSED_ARG(pcb); } while(0)#define tcp_nagle_disabled(pcb) tcp_is_flag_set(pcb, TF_NODELAY)#define tcp_nagle_enable(pcb) tcp_clear_flags(pcb, TF_NODELAY)#define tcp_nagle_disable(pcb) tcp_set_flags(pcb, TF_NODELAY)#define tcp_sndqueuelen(pcb) ((pcb)->snd_queuelen)#define tcp_sndbuf(pcb) (TCPWND16((pcb)->snd_buf))#define tcp_mss(pcb) ((pcb)->mss)#define tcp_is_flag_set(pcb,flag) (((pcb)->flags & (flag)) != 0)#define tcp_clear_flags(pcb,clr_flags) do { (pcb)->flags = (tcpflags_t)((pcb)->flags & (tcpflags_t)(~(clr_flags) & TCP_ALLFLAGS)); } while(0)#define tcp_set_flags(pcb,set_flags) do { (pcb)->flags = (tcpflags_t)((pcb)->flags | (set_flags)); } while(0)#define TCP_SNDQUEUELEN_OVERFLOW (0xffffU-3)#define TF_RTO 0x0800U#define TF_NAGLEMEMERR 0x80U#define TF_NODELAY 0x40U#define TF_FIN 0x20U#define TF_RXCLOSED 0x10U#define TF_CLOSEPEND 0x08U#define TF_INFR 0x04U#define TF_ACK_NOW 0x02U#define TF_ACK_DELAY 0x01U#define TCP_ALLFLAGS 0xffffU#define LWIP_TCP_PCB_NUM_EXT_ARG_ID_INVALID 0xFF#define TCP_WND_INC(wnd,inc) do { if ((tcpwnd_size_t)(wnd + inc) >= wnd) { wnd = (tcpwnd_size_t)(wnd + inc); } else { wnd = (tcpwnd_size_t)-1; } } while(0)#define TCP_WND_MAX(pcb) TCP_WND#define TCPWND16(x) (x)#define SND_WND_SCALE(pcb,wnd) (wnd)#define RCV_WND_SCALE(pcb,wnd) (wnd)#define LWIP_TCP_PCB_NUM_EXT_ARGS 0#define TCP_LISTEN_BACKLOG 0#define LWIP_TCP_TIMESTAMPS 0#define LWIP_CALLBACK_API 1#define LWIP_EVENT_API 0#define LWIP_WND_SCALE 0#define LWIP_TCP_KEEPALIVE 0#define TCP_QUEUE_OOSEQ 0#define TCP_MSS (1500 - 40)#define TCP_OVERSIZE TCP_MSS#define LWIP_TCP_SACK_OUT 0#define LWIP_TCP 1#define NETCONN_SHUT_RD 1#define NETCONN_SHUT_WR 2#define SYS_ARCH_DECL_PROTECT(lev) sys_prot_t lev#define SYS_ARCH_PROTECT(lev) lev = sys_arch_protect()#define SYS_ARCH_UNPROTECT(lev) sys_arch_unprotect(lev)#define NETCONN_SHUT_RDWR (NETCONN_SHUT_RD | NETCONN_SHUT_WR)#define API_MSG_VAR_DECLARE(name) API_VAR_DECLARE(struct api_msg, name)#define LWIP_UNUSED_ARG(x) (void)x#define LWIP_PLATFORM_ERROR(message) LWIP_PLATFORM_ASSERT(message)#define LWIP_ERROR(message,expression,handler) do { if (!(expression)) { LWIP_PLATFORM_ERROR(message); handler;}} while(0)#define LWIP_PLATFORM_ASSERT(x) do {printf("Assertion \"%s\" failed at line %d in %s\n", x, __LINE__, __FILE__); } while(0)#define API_MSG_VAR_REF(name) API_VAR_REF(name)#define LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT 20000#define TCP_SLOW_INTERVAL (2*TCP_TMR_INTERVAL)#define TCP_TMR_INTERVAL 250#define API_VAR_REF(name) name#define API_VAR_DECLARE(type,name) type name#define API_MSG_VAR_ALLOC(name) API_VAR_ALLOC(struct api_msg, MEMP_API_MSG, name, ERR_MEM)#define LWIP_SO_SNDTIMEO 0#define LWIP_SO_LINGER 0#define API_MSG_VAR_FREE(name) API_VAR_FREE(MEMP_API_MSG, name)#define NETCONNTYPE_GROUP(t) ((t)&0xF0)#define netconn_is_nonblocking(conn) (((conn)->flags & NETCONN_FLAG_NON_BLOCKING) != 0)#define NETCONN_FLAG_NON_BLOCKING 0x02#define NETCONN_DONTBLOCK 0x04#define SSIZE_MAX INT_MAX#define INT_MAX __INT_MAX__#define LWIP_ASSERT(message,assertion) do { if (!(assertion)) { LWIP_PLATFORM_ASSERT(message); }} while(0)#define ip_addr_set(dest,src) ip4_addr_set(dest, src)#define ip4_addr_set(dest,src) ((dest)->addr = ((src) == NULL ? 0 : (src)->addr))#define ip_addr_set_zero(ipaddr) ip4_addr_set_zero(ipaddr)#define ip4_addr_set_zero(ipaddr) ((ipaddr)->addr = 0)#define netconn_type(conn) (conn->type)#define NETCONN_RECVMBOX_WAITABLE(conn) sys_mbox_valid(&(conn)->recvmbox)#define netconn_is_flag_set(conn,flag) (((conn)->flags & (flag)) != 0)#define NETCONN_FIN_RX_PENDING 0x80#define netconn_clear_flags(conn,clr_flags) do { (conn)->flags = (u8_t)((conn)->flags & (u8_t)(~(clr_flags) & 0xff)); } while(0)#define NETCONN_NOAUTORCVD 0x08#define NETCONN_NOFIN 0x10#define netconn_set_flags(conn,set_flags) do { (conn)->flags = (u8_t)((conn)->flags | (set_flags)); } while(0)#define API_EVENT(c,e,l) if (c->callback) { (*c->callback)(c, e, l); }#define LWIP_MPU_COMPATIBLE 0#define NETCONN_FLAG_MBOXCLOSED 0x01#define SYS_ARCH_TIMEOUT 0xffffffffUL#define LWIP_SO_RCVTIMEO 0#define netbuf_len(buf) ((buf)->p->tot_len)#define LWIP_NETCONN_FULLDUPLEX 0#define LWIP_SO_RCVBUF 0#define NETCONN_ACCEPTMBOX_WAITABLE(conn) (sys_mbox_valid(&(conn)->acceptmbox) && (((conn)->flags & NETCONN_FLAG_MBOXCLOSED) == 0))#define IP4_ADDR_ANY (&ip_addr_any)#define LWIP_NETCONN_SEM_PER_THREAD 0#define API_MSG_VAR_ALLOC_RETURN_NULL(name) API_VAR_ALLOC(struct api_msg, MEMP_API_MSG, name, NULL)#define LWIP_API_MSG_SEM(msg) (&(msg)->conn->op_completed)#define LWIP_DNS 0#define __INT_MAX__ 0x7fffffff#define LWIP_NETCONN 1#define LWIP_TCPIP_CORE_LOCKING 1#define UNLOCK_TCPIP_CORE() sys_mutex_unlock(&lock_tcpip_core)#define LOCK_TCPIP_CORE() sys_mutex_lock(&lock_tcpip_core)#define ip_addr_copy(dest,src) ip4_addr_copy(dest, src)#define API_EXPR_DEREF(expr) (*(expr))#define ip4_addr_copy(dest,src) ((dest).addr = (src).addr)#define TCP_WRITE_FLAG_MORE 0x02#define NETCONN_FLAG_CHECK_WRITESPACE 0x10#define TCP_SNDLOWAT LWIP_MIN(LWIP_MAX(((TCP_SND_BUF)/2), (2 * TCP_MSS) + 1), (TCP_SND_BUF) - 1)#define LWIP_MIN(x,y) (((x) < (y)) ? (x) : (y))#define LWIP_MAX(x,y) (((x) > (y)) ? (x) : (y))#define TCP_SND_BUF (4*TCP_MSS)#define TCP_SNDQUEUELOWAT LWIP_MAX(((TCP_SND_QUEUELEN)/2), 5)#define TCP_SND_QUEUELEN (2* TCP_SND_BUF/TCP_MSS)#define ip_addr_isany_val(ipaddr) ip4_addr_isany_val(ipaddr)#define ip4_addr_isany_val(addr1) ((addr1).addr == IPADDR_ANY)#define IPADDR_ANY ((u32_t)0x00000000UL)#define IP_IS_ANY_TYPE_VAL(ipaddr) 0#define TCP_DEFAULT_LISTEN_BACKLOG 0xff#define DEFAULT_ACCEPTMBOX_SIZE 12#define API_EXPR_REF(expr) expr#define SET_NONBLOCKING_CONNECT(conn,val) do { if (val) { netconn_set_flags(conn, NETCONN_FLAG_IN_NONBLOCKING_CONNECT); } else { netconn_clear_flags(conn, NETCONN_FLAG_IN_NONBLOCKING_CONNECT); }} while(0)#define NETCONN_FLAG_IN_NONBLOCKING_CONNECT 0x04#define IN_NONBLOCKING_CONNECT(conn) netconn_is_flag_set(conn, NETCONN_FLAG_IN_NONBLOCKING_CONNECT)#define sys_mbox_tryfetch(mbox,msg) sys_arch_mbox_tryfetch(mbox, msg)#define SYS_MBOX_EMPTY SYS_ARCH_TIMEOUT#define DEFAULT_UDP_RECVMBOX_SIZE 12#define LWIP_NETBUF_RECVINFO 0#define DEFAULT_TCP_RECVMBOX_SIZE 12#define LWIP_SOCKET 1#define NETCONNTYPE_ISUDPNOCHKSUM(t) ((t) == NETCONN_UDPNOCHKSUM)#define NETCONN_MBOX_VALID(conn,mbox) sys_mbox_valid(mbox)#define NETCONN_TCP_POLL_INTERVAL 2#define WRITE_DELAYED , 1#define LWIP_CONST_CAST(target_type,val) ((target_type)((ptrdiff_t)val))#define WRITE_DELAYED_PARAM , u8_t delayed#define LWIP_ARRAYSIZE(x) (sizeof(x)/sizeof((x)[0]))#define EIO 5#define ENOMEM 12#define ENOBUFS 105#define EWOULDBLOCK EAGAIN#define EAGAIN 11#define EHOSTUNREACH 113#define EINPROGRESS 115#define EINVAL 22#define EADDRINUSE 98#define EALREADY 114#define EISCONN 106#define ENOTCONN 107#define ECONNABORTED 103#define ECONNRESET 104#define NO_SYS 0#define LWIP_NETIF_API 0#define SELECT_SEM_T sys_sem_t#define SELWAIT_T u8_t#define SELECT_SEM_PTR(sem) (&(sem))#define set_errno(err) do { if (err) { errno = (err); } } while(0)#define NUM_SOCKETS MEMP_NUM_NETCONN#define LWIP_SOCKET_POLL 1#define LWIP_SOCKET_SELECT 1#define netbuf_fromport(buf) ((buf)->port)#define netbuf_set_fromaddr(buf,fromaddr) ip_addr_set(&((buf)->addr), fromaddr)#define netbuf_fromaddr(buf) (&((buf)->addr))#define netbuf_take(buf,dataptr,len) pbuf_take((buf)->p, dataptr, len)#define netbuf_copy(buf,dataptr,len) netbuf_copy_partial(buf, dataptr, len, 0)#define netbuf_copy_partial(buf,dataptr,len,offset) pbuf_copy_partial((buf)->p, (dataptr), (len), (offset))#define NETBUF_FLAG_CHKSUM 0x02#define NETBUF_FLAG_DESTADDR 0x01#define netconn_set_nonblocking(conn,val) do { if(val) { netconn_set_flags(conn, NETCONN_FLAG_NON_BLOCKING); } else { netconn_clear_flags(conn, NETCONN_FLAG_NON_BLOCKING); }} while(0)#define netconn_recv_bufsize(conn) ((conn)->recv_bufsize)#define netconn_write(conn,dataptr,size,apiflags) netconn_write_partly(conn, dataptr, size, apiflags, NULL)#define netconn_listen(conn) netconn_listen_with_backlog(conn, TCP_DEFAULT_LISTEN_BACKLOG)#define netconn_addr(c,i,p) netconn_getaddr(c,i,p,1)#define netconn_peer(c,i,p) netconn_getaddr(c,i,p,0)#define netconn_new_with_callback(t,c) netconn_new_with_proto_and_callback(t, 0, c)#define netconn_new(t) netconn_new_with_proto_and_callback(t, 0, NULL)#define NETCONNTYPE_ISUDPLITE(t) ((t) == NETCONN_UDPLITE)#define NETCONNTYPE_ISIPV6(t) (0)#define NETCONNTYPE_DATAGRAM(t) ((t)&0xE0)#define NETCONN_MORE 0x02#define NETCONN_COPY 0x01#define NETCONN_NOCOPY 0x00#define NETCONN_NOFLAG 0x00#define AF_INET 2#define EAFNOSUPPORT 97#define ENOSPC 28#define F_GETFL 3#define O_NONBLOCK 1#define sock_set_errno(sk,e) do { const int sockerr = (e); set_errno(sockerr); } while (0)#define O_RDONLY 2#define O_WRONLY 4#define O_RDWR (O_RDONLY|O_WRONLY)#define F_SETFL 4#define ENOSYS 38#define LWIP_FIONREAD_LINUXMODE 0#define FIONBIO _IOW('f', 126, unsigned long)#define _IOW(x,y,t) ((long)(IOC_IN|((sizeof(t)&IOCPARM_MASK)<<16)|((x)<<8)|(y)))#define IOC_IN 0x80000000UL#define IOCPARM_MASK 0x7fU#define EBADF 9#define SOL_SOCKET 0xfff#define SO_BROADCAST 0x0020#define SO_KEEPALIVE 0x0008#define SO_REUSE 0#define ENOPROTOOPT 92#define LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB(sock,optlen,opttype) do { LWIP_SOCKOPT_CHECK_OPTLEN(sock, optlen, opttype); if (((sock)->conn == NULL) || ((sock)->conn->pcb.tcp == NULL)) { done_socket(sock); return EINVAL; } }while(0)#define LWIP_SOCKOPT_CHECK_OPTLEN(sock,optlen,opttype) do { if ((optlen) < sizeof(opttype)) { done_socket(sock); return EINVAL; }}while(0)#define SO_NO_CHECK 0x100a#define LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB_TYPE(sock,optlen,opttype,netconntype) do { LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB(sock, optlen, opttype); if (NETCONNTYPE_GROUP(netconn_type((sock)->conn)) != netconntype) { done_socket(sock); return ENOPROTOOPT; } }while(0)#define SO_BINDTODEVICE 0x100b#define LWIP_SOCKOPT_CHECK_OPTLEN_CONN(sock,optlen,opttype) do { LWIP_SOCKOPT_CHECK_OPTLEN(sock, optlen, opttype); if ((sock)->conn == NULL) { done_socket(sock); return EINVAL; } }while(0)#define ENODEV 19#define IPPROTO_IP 0#define IP_TTL 2#define IP_TOS 1#define IPPROTO_TCP 6#define TCP_NODELAY 0x01#define TCP_KEEPALIVE 0x02#define IPPROTO_RAW 255#define NETIF_NAMESIZE 6#define IFNAMSIZ NETIF_NAMESIZE#define EFAULT 14#define SO_ACCEPTCONN 0x0002#define SO_TYPE 0x1008#define SOCK_RAW 3#define SOCK_STREAM 1#define SOCK_DGRAM 2#define SO_ERROR 0x1007#define SO_REUSEADDR 0x0004#define IP4ADDR_PORT_TO_SOCKADDR(sin,ipaddr,port) do { (sin)->sin_len = sizeof(struct sockaddr_in); (sin)->sin_family = AF_INET; (sin)->sin_port = lwip_htons((port)); inet_addr_from_ip4addr(&(sin)->sin_addr, ipaddr); memset((sin)->sin_zero, 0, SIN_ZERO_LEN); }while(0)#define IPADDR_PORT_TO_SOCKADDR(sockaddr,ipaddr,port) IP4ADDR_PORT_TO_SOCKADDR((struct sockaddr_in*)(void*)(sockaddr), ip_2_ip4(ipaddr), port)#define inet_addr_from_ip4addr(target_inaddr,source_ipaddr) ((target_inaddr)->s_addr = ip4_addr_get_u32(source_ipaddr))#define ip4_addr_get_u32(src_ipaddr) ((src_ipaddr)->addr)#define SIN_ZERO_LEN 8#define ip_2_ip4(ipaddr) (ipaddr)#define MEMCPY(dst,src,len) memcpy(dst,src,len)#define ip_addr_debug_print_val(debug,ipaddr) ip4_addr_debug_print_val(debug, ipaddr)#define SOCKETS_DEBUG LWIP_DBG_OFF#define ip4_addr_debug_print_val(debug,ipaddr) ip4_addr_debug_print_parts(debug, ip4_addr1_16_val(ipaddr), ip4_addr2_16_val(ipaddr), ip4_addr3_16_val(ipaddr), ip4_addr4_16_val(ipaddr))#define ip4_addr_debug_print_parts(debug,a,b,c,d) LWIP_DEBUGF(debug, ("%" U16_F ".%" U16_F ".%" U16_F ".%" U16_F, a, b, c, d))#define ip4_addr1_16_val(ipaddr) ((u16_t)ip4_addr1_val(ipaddr))#define ip4_addr1_val(ipaddr) ip4_addr_get_byte_val(ipaddr, 0)#define ip4_addr_get_byte_val(ipaddr,idx) ((u8_t)(((ipaddr).addr >> (idx * 8)) & 0xff))#define ip4_addr2_16_val(ipaddr) ((u16_t)ip4_addr2_val(ipaddr))#define ip4_addr2_val(ipaddr) ip4_addr_get_byte_val(ipaddr, 1)#define ip4_addr3_16_val(ipaddr) ((u16_t)ip4_addr3_val(ipaddr))#define ip4_addr3_val(ipaddr) ip4_addr_get_byte_val(ipaddr, 2)#define ip4_addr4_16_val(ipaddr) ((u16_t)ip4_addr4_val(ipaddr))#define ip4_addr4_val(ipaddr) ip4_addr_get_byte_val(ipaddr, 3)#define EOPNOTSUPP 95#define SHUT_RD 0#define SHUT_WR 1#define SHUT_RDWR 2#define bintime_cmp(a,b,cmp) (((a)->sec == (b)->sec) ? ((a)->frac cmp (b)->frac) : ((a)->sec cmp (b)->sec))#define bintime_isset(a) ((a)->sec || (a)->frac)#define bintime_clear(a) ((a)->sec = (a)->frac = 0)#define DST_CAN 6#define DST_EET 5#define DST_MET 4#define DST_WET 3#define DST_AUST 2#define DST_USA 1#define DST_NONE 0#define LWIP_RAND() ((u32_t)rand())#define PACK_STRUCT_FIELD(x) x#define PACK_STRUCT_STRUCT __attribute__ ((__packed__))#define LWIP_TIMEVAL_PRIVATE 0#define __LEAST64 "ll"#define __LEAST32 "l"#define __LEAST16 "h"#define __LEAST8 "hh"#define __FAST64 "ll"#define __INT64 "ll"#define __INT32 "l"#define __INT16 "h"#define __INT8 "hh"#define long +4#define int +2#define __int20__ +2#define __int20 +2#define short +1#define char +0#define unsigned +0#define signed +0#define __STDINT_EXP(x) __ ## x ## __#define __INT_FAST64_TYPE__ long long int#define __INT_FAST32_TYPE__ int#define __INT_FAST16_TYPE__ int#define __INT_FAST8_TYPE__ int#define UINTMAX_C(x) __UINTMAX_C(x)#define INTMAX_C(x) __INTMAX_C(x)#define UINT64_C(x) __UINT64_C(x)#define INT64_C(x) __INT64_C(x)#define UINT32_C(x) __UINT32_C(x)#define INT32_C(x) __INT32_C(x)#define UINT16_C(x) __UINT16_C(x)#define INT16_C(x) __INT16_C(x)#define UINT8_C(x) __UINT8_C(x)#define INT8_C(x) __INT8_C(x)#define WINT_MIN (__WINT_MIN__)#define WINT_MAX (__WINT_MAX__)#define WCHAR_MAX (__WCHAR_MAX__)#define WCHAR_MIN (__WCHAR_MIN__)#define PTRDIFF_MIN (-PTRDIFF_MAX - 1)#define PTRDIFF_MAX (__PTRDIFF_MAX__)#define SIG_ATOMIC_MAX (__STDINT_EXP(INT_MAX))#define SIG_ATOMIC_MIN (-__STDINT_EXP(INT_MAX) - 1)#define SIZE_MAX (__SIZE_MAX__)#define UINTMAX_MAX (__UINTMAX_MAX__)#define INTMAX_MIN (-INTMAX_MAX - 1)#define INTMAX_MAX (__INTMAX_MAX__)#define UINT_FAST64_MAX (__UINT_FAST64_MAX__)#define INT_FAST64_MAX (__INT_FAST64_MAX__)#define INT_FAST64_MIN (-__INT_FAST64_MAX__ - 1)#define UINT_FAST32_MAX (__UINT_FAST32_MAX__)#define INT_FAST32_MAX (__INT_FAST32_MAX__)#define INT_FAST32_MIN (-__INT_FAST32_MAX__ - 1)#define UINT_FAST16_MAX (__UINT_FAST16_MAX__)#define INT_FAST16_MAX (__INT_FAST16_MAX__)#define INT_FAST16_MIN (-__INT_FAST16_MAX__ - 1)#define UINT_FAST8_MAX (__UINT_FAST8_MAX__)#define INT_FAST8_MAX (__INT_FAST8_MAX__)#define INT_FAST8_MIN (-__INT_FAST8_MAX__ - 1)#define UINT_LEAST64_MAX (__UINT_LEAST64_MAX__)#define INT_LEAST64_MAX (__INT_LEAST64_MAX__)#define INT_LEAST64_MIN (-__INT_LEAST64_MAX__ - 1)#define UINT64_MAX (__UINT64_MAX__)#define INT64_MAX (__INT64_MAX__)#define INT64_MIN (-__INT64_MAX__ - 1)#define UINT_LEAST32_MAX (__UINT_LEAST32_MAX__)#define INT_LEAST32_MAX (__INT_LEAST32_MAX__)#define INT_LEAST32_MIN (-__INT_LEAST32_MAX__ - 1)#define UINT32_MAX (__UINT32_MAX__)#define INT32_MAX (__INT32_MAX__)#define INT32_MIN (-__INT32_MAX__ - 1)#define UINT_LEAST16_MAX (__UINT_LEAST16_MAX__)#define INT_LEAST16_MAX (__INT_LEAST16_MAX__)#define INT_LEAST16_MIN (-__INT_LEAST16_MAX__ - 1)#define UINT16_MAX (__UINT16_MAX__)#define INT16_MAX (__INT16_MAX__)#define INT16_MIN (-__INT16_MAX__ - 1)#define UINT_LEAST8_MAX (__UINT_LEAST8_MAX__)#define INT_LEAST8_MAX (__INT_LEAST8_MAX__)#define INT_LEAST8_MIN (-__INT_LEAST8_MAX__ - 1)#define UINT8_MAX (__UINT8_MAX__)#define INT8_MAX (__INT8_MAX__)#define INT8_MIN (-__INT8_MAX__ - 1)#define UINTPTR_MAX (__UINTPTR_MAX__)#define INTPTR_MAX (__INTPTR_MAX__)#define INTPTR_MIN (-__INTPTR_MAX__ - 1)#define __int_fast64_t_defined 1#define __int_fast32_t_defined 1#define __int_fast16_t_defined 1#define __int_fast8_t_defined 1#define __int_least64_t_defined 1#define __int_least32_t_defined 1#define __int_least16_t_defined 1#define __int_least8_t_defined 1#define __INTMAX_C(c) c ## LL#define __INT64_C(c) c ## LL#define __INT32_C(c) c ## L#define __INT16_C(c) c#define __INT8_C(c) c#define __WINT_MIN__ 0U#define __WINT_MAX__ 0xffffffffU#define __WCHAR_MIN__ 0U#define __PTRDIFF_MAX__ 0x7fffffff#define __SIZE_MAX__ 0xffffffffU#define __UINTMAX_MAX__ 0xffffffffffffffffULL#if LWIP_IPV4 && LWIP_IPV6#if LWIP_NETCONN_FULLDUPLEX#if LWIP_SOCKET_SELECT || LWIP_SOCKET_POLL#if LWIP_IGMP#if LWIP_IPV6_MLD#if LWIP_TCP#if !SOCKETS_DEBUG#if LWIP_NETBUF_RECVINFO#if LWIP_IPV4#if LWIP_UDP || LWIP_RAW#if (LWIP_UDP || LWIP_RAW)#if LWIP_NETIF_TX_SINGLE_PBUF#if LWIP_CHECKSUM_ON_COPY#if !LWIP_TCPIP_CORE_LOCKING#if LWIP_SOCKET_SELECT#if LWIP_NETCONN_SEM_PER_THREAD#if LWIP_SOCKET_POLL#if LWIP_SOCKET_SELECT && LWIP_SOCKET_POLL#if LWIP_TCPIP_CORE_LOCKING#if LWIP_MPU_COMPATIBLE#if !LWIP_MPU_COMPATIBLE#if SO_REUSE#if LWIP_SO_SNDTIMEO#if LWIP_SO_RCVTIMEO#if LWIP_SO_RCVBUF#if LWIP_SO_LINGER#if LWIP_UDP#if LWIP_UDPLITE#if LWIP_IPV4 && LWIP_MULTICAST_TX_OPTIONS && LWIP_UDP#if LWIP_TCP_KEEPALIVE#if LWIP_IPV6#if LWIP_UDP && LWIP_UDPLITE#if LWIP_IPV6 && LWIP_RAW#if LWIP_RAW#if LWIP_SO_RCVBUF || LWIP_FIONREAD_LINUXMODE#if LWIP_FIONREAD_LINUXMODE#if LWIP_COMPAT_SOCKETS == 2 && LWIP_POSIX_SOCKETS_IO_NAMES#if !NO_SYS#if !LWIP_TIMERS#if !LWIP_TCPIP_CORE_LOCKING_INPUT#if LWIP_TCPIP_TIMEOUT && LWIP_TIMERS#if LWIP_TCPIP_CORE_LOCKING_INPUT#if LWIP_ETHERNET#if !LWIP_NETCONN_SEM_PER_THREAD#if (defined(__arm__) || defined(__thumb__)) && !defined(__MAVERICK__)#if __ARM_FP & 0x8#if defined (__aarch64__)#if defined (__AARCH64EL__)#if defined(__m68k__) || defined(__mc68000__)#if defined(__mc68hc11__) || defined(__mc68hc12__) || defined(__mc68hc1x__)#if defined (__H8300__) || defined (__H8300H__) || defined (__H8300S__) || defined (__H8500__) || defined (__H8300SX__)#if defined (__xc16x__) || defined (__xc16xL__) || defined (__xc16xS__)#if defined(__SH2E__) || defined(__SH3E__) || defined(__SH4_SINGLE_ONLY__) || defined(__SH2A_SINGLE_ONLY__)#if defined(__BYTE_ORDER__) && (__BYTE_ORDER__ == __ORDER_BIG_ENDIAN__)#if defined(__riscv_flen) || defined (__riscv_zfinx)#if (__riscv_flen == 64) || defined (__riscv_zdinx)#if defined(_C4x) || defined(_C3x)#if defined(__Z8001__) || defined(__Z8002__)#if __DOUBLE__ == 32#if (defined(_BIG_ENDIAN) && _BIG_ENDIAN) || (defined(_AIX) && _AIX)#if (defined(_LITTLE_ENDIAN) && _LITTLE_ENDIAN) || (defined(__sun__) && __sun__) || (defined(_WIN32) && _WIN32)#if defined(__or1k__) || defined(__OR1K__) || defined(__OR1KND__)#if (defined(__CR16__) || defined(__CR16C__) ||defined(__CR16CP__))#if defined __GNUC__ && defined __GNUC_MINOR__#if defined(_BSD_SOURCE) || defined(_SVID_SOURCE) || (!defined(__STRICT_ANSI__) && !defined(_ANSI_SOURCE) && !defined(_ISOC99_SOURCE) && !defined(_POSIX_SOURCE) && !defined(_POSIX_C_SOURCE) && !defined(_XOPEN_SOURCE))#if defined(_DEFAULT_SOURCE)#if !defined(_POSIX_SOURCE) && !defined(_POSIX_C_SOURCE) && ((!defined(__STRICT_ANSI__) && !defined(_ANSI_SOURCE)) || (_XOPEN_SOURCE - 0) >= 500)#if !defined(_XOPEN_SOURCE) || (_XOPEN_SOURCE - 0) >= 700#if defined(_POSIX_C_SOURCE) && _POSIX_C_SOURCE >= 200809#if defined(_ISOC23_SOURCE) || (__STDC_VERSION__ - 0) > 201710L || (__cplusplus - 0) >= 202002L#if defined(_LARGEFILE_SOURCE) || (_XOPEN_SOURCE - 0) >= 500#if (_POSIX_C_SOURCE - 0) >= 202405L#if (_XOPEN_SOURCE - 0) >= 700#if _FORTIFY_SOURCE > 0 && !defined(__cplusplus) && !defined(__lint__) && (__OPTIMIZE__ > 0 || defined(__clang__)) && __GNUC_PREREQ__(4, 1) && !defined(_LIBC)#if _FORTIFY_SOURCE > 2 && defined(__has_builtin)#if __has_builtin(__builtin_dynamic_object_size)#if __POSIX_VISIBLE >= 202405#if __XSI_VISIBLE >= 4#if __POSIX_VISIBLE >= 2#if __XSI_VISIBLE#if defined(__H8500__) || defined(__W65__)#if defined(__Z8001__) || defined(__Z8002__) || defined(__H8500__) || defined(__W65__) || defined (__mn10200__) || defined (__AVR__) || defined (__MSP430__)#if defined (__H8300__) || defined (__H8300H__) || defined(__H8300S__) || defined (__H8300SX__)#if defined(__D10V__)#if defined(__m68k__) || defined(__mc68000__) || defined(__riscv)#if defined(__linux__) || defined(__RDOS__)#if defined(__v850) && !defined(__rtems__)#if defined(__PPC__)#if defined(_CALL_SYSV)#if defined (__MICROBLAZE__) && !defined(__rtems__)#if defined(__mips__) && !defined(__rtems__)#if defined __MSP430__#if defined(__r8c_cpu__) || defined(__m16c_cpu__)#if defined(__or1k__) || defined(__or1knd__)#if defined (__alpha__) || (defined (__sparc__) && defined(__arch64__)) || defined (__sparcv9)#if __INT_MAX__ == 32767#if defined(__CYGWIN__)#if defined(__rtems__)#if __INT_MAX__ == 32767 || defined (_WIN32)#if !(defined(_BEGIN_STD_C) && defined(_END_STD_C))#if __GNUC_PREREQ (3, 3)#if defined(__GNUC__) && !defined(__GNUC_STDC_INLINE__)#if __GNUC_PREREQ (3, 1)#if ( defined(__LONG_LONG_MAX__) && (__LONG_LONG_MAX__ > 0x7fffffff) ) || ( defined(LLONG_MAX) && (LLONG_MAX > 0x7fffffff) )#if __EXP(LONG_MAX) > 0x7fffffff#if defined(__INTMAX_TYPE__)#if defined(__UINTMAX_TYPE__)#if defined(__cplusplus)#if defined(__GNUC__)#if __GNUC__ >= 3#if (__GNUC_MINOR__ > 95 || __GNUC__ >= 3)#if defined(__STDC__) || defined(__cplusplus)#if !(defined(__CC_SUPPORTS___INLINE))#if !defined(__CC_SUPPORTS___INLINE)#if !__GNUC_PREREQ__(2, 5)#if __GNUC__ == 2 && __GNUC_MINOR__ >= 5 && __GNUC_MINOR__ < 7#if __GNUC_PREREQ__(2, 7)#if __GNUC_PREREQ__(4, 3) || __has_attribute(__alloc_size__)#if __GNUC_PREREQ__(4, 9) || __has_attribute(__alloc_align__)#if !__GNUC_PREREQ__(2, 95)#if !defined(__STDC_VERSION__) || __STDC_VERSION__ < 201112L#if !__has_extension(c_alignas)#if (defined(__cplusplus) && __cplusplus >= 201103L) || __has_extension(cxx_alignas)#if defined(__cplusplus) && __cplusplus >= 201103L#if !defined(__cplusplus) && !__has_extension(c_atomic) && !__has_extension(cxx_atomic) && !__GNUC_PREREQ__(4, 7)#if !__has_extension(c_static_assert)#if (defined(__cplusplus) && __cplusplus >= 201103L) || __has_extension(cxx_static_assert)#if !__has_extension(c_thread_local)#if __has_extension(cxx_thread_local)#if (defined(__STDC_VERSION__) && __STDC_VERSION__ >= 201112L) || __has_extension(c_generic_selections)#if !defined(__cplusplus) && (defined(__clang__) || __GNUC_PREREQ__(4, 6)) && (!defined(__STDC_VERSION__) || (__STDC_VERSION__ >= 199901))#if __GNUC_PREREQ__(2, 96)#if __GNUC_PREREQ__(3, 1)#if __GNUC_PREREQ__(3, 3)#if __GNUC_PREREQ__(3, 4)#if __GNUC_PREREQ__(4, 1)#if __GNUC_PREREQ__(4, 6) || __has_builtin(__builtin_unreachable)#if !__GNUC_PREREQ__(2, 7)#if defined(__STDC_VERSION__) && __STDC_VERSION__ >= 199901#if defined(__cplusplus) || !__GNUC_PREREQ__(3, 1)#if __GNUC_PREREQ__(4, 0)#if defined(__FreeBSD_cc_version) && __FreeBSD_cc_version >= 300001 && defined(__GNUC__)#if !(defined(__clang__) && __has_feature(nullability))#if __has_attribute(__argument_with_type_tag__) && __has_attribute(__type_tag_for_datatype__)#if __has_extension(c_thread_safety_attributes)#if __has_attribute(no_sanitize) && defined(__clang__)#if !__has_builtin(__builtin_is_aligned)#if !__has_builtin(__builtin_align_up)#if !__has_builtin(__builtin_align_down)#if defined(__XMK__)#if (defined(__i386__) && (defined(GO32) || defined(__MSDOS__))) || defined(__sparc__) || defined(__SPU__)#if defined(__i386__) && (defined(GO32) || defined(__MSDOS__))#if defined(__sparc__) && !defined(__sparc_v9__)#if defined(__CYGWIN__) && !defined(__LP64__)#if defined(__INT_MAX__) && __INT_MAX__ == 2147483647#if defined(_USE_LONG_TIME_T) || __LONG_MAX__ > 0x7fffffffL#if __GNUC_MINOR__ > 95 || __GNUC__ >= 3#if !defined(_RETARGETABLE_LOCKING)#if defined __cplusplus && defined __GNUC__#if __STDC_VERSION__ >= 201112L && !defined __cplusplus#if __GNU_VISIBLE#if __ISO_C_VISIBLE >= 1999#if __BSD_VISIBLE#if __MISC_VISIBLE#if __POSIX_VISIBLE >= 200809#if __BSD_VISIBLE || __POSIX_VISIBLE >= 200809#if __MISC_VISIBLE || __POSIX_VISIBLE >= 200112 || __XSI_VISIBLE >= 4#if __BSD_VISIBLE || (__XSI_VISIBLE >= 4 && __POSIX_VISIBLE < 200112)#if __BSD_VISIBLE || __XSI_VISIBLE >= 4#if __SVID_VISIBLE || __XSI_VISIBLE >= 4#if __SVID_VISIBLE || __XSI_VISIBLE#if __BSD_VISIBLE || __POSIX_VISIBLE >= 200112#if __XSI_VISIBLE >= 4 && __POSIX_VISIBLE < 200112#if !defined (__CYGWIN__) || defined (_LIBC)#if __POSIX_VISIBLE#if __SVID_VISIBLE || __XSI_VISIBLE >= 4 || __BSD_VISIBLE#if __POSIX_VISIBLE >= 200112#if __ISO_C_VISIBLE >= 2011#if __SSP_FORTIFY_LEVEL > 0#if defined __STDC_VERSION__ && __STDC_VERSION__ > 201710L#if !defined(__STRICT_ANSI__) || __STDC_VERSION__ + 0 >= 199900L || __cplusplus + 0 >= 201103L#if defined(__svr4__) || (defined(_SCO_DS) && !defined(__VA_LIST))#if !defined (_VA_LIST_) || defined (__BSD_NET2__) || defined (____386BSD____) || defined (__bsdi__) || defined (__sequent__) || defined (__FreeBSD__) || defined(WINNT)#if !(defined (__BSD_NET2__) || defined (____386BSD____) || defined (__bsdi__) || defined (__sequent__) || defined (__FreeBSD__))#if !defined(_flockfile)#if !defined(_funlockfile)#if !defined(__time_t_defined) && !defined(_TIME_T_DECLARED)#if _BYTE_ORDER == _LITTLE_ENDIAN#if !(defined (_WINSOCK_H) || defined (_WINSOCKAPI_) || defined (__USE_W32_SOCKETS))#if !defined(_SIGSET_T_DECLARED)#if !defined (__INSIDE_CYGWIN_NET__)#if defined(_POSIX_SPORADIC_SERVER)#if defined(_POSIX_SPORADIC_SERVER) || defined(_POSIX_THREAD_SPORADIC_SERVER)#if defined(_POSIX_THREADS) || __POSIX_VISIBLE >= 199506#if defined(_POSIX_THREAD_CPUTIME)#if defined(_POSIX_THREAD_PROCESS_SHARED)#if defined(_POSIX_THREAD_PRIO_PROTECT)#if defined(_UNIX98_THREAD_MUTEX_ATTRIBUTES)#if defined(_POSIX_BARRIERS)#if defined(_POSIX_SPIN_LOCKS)#if defined(_POSIX_READER_WRITER_LOCKS)#if defined(__XMK__) && defined(___int64_t_defined)#if ___int8_t_defined#if ___int16_t_defined#if ___int32_t_defined#if ___int64_t_defined#if !defined(__clock_t_defined) && !defined(_CLOCK_T_DECLARED)#if !defined(__clockid_t_defined) && !defined(_CLOCKID_T_DECLARED)#if !defined(__timer_t_defined) && !defined(_TIMER_T_DECLARED)#if defined(__rtems__) || defined(__VISIUM__) || defined(__riscv)#if defined(_POSIX_TIMERS)#if defined(_POSIX_CLOCK_SELECTION)#if defined(_POSIX_CPUTIME)#if defined(_POSIX_MONOTONIC_CLOCK)#if defined(_POSIX_CPUTIME) || defined(_POSIX_THREAD_CPUTIME)#if __BSD_VISIBLE || __POSIX_VISIBLE >= 200112 || __XSI_VISIBLE#if __MISC_VISIBLE || __XSI_VISIBLE#if defined (__GNUC__) & !defined (__CC_ARM)#if defined (__ICCARM__)#if __GNUC_PREREQ (3, 2)#if (__INTPTR_TYPE__ == 8 || __INTPTR_TYPE__ == 10)#if (__INT32_TYPE__ == 4 || __INT32_TYPE__ == 6)#if (__INT8_TYPE__ == 0)#if (__INT16_TYPE__ == 1 || __INT16_TYPE__ == 3)#if (__INT32_TYPE__ == 2)#if (__INT64_TYPE__ == 2)#if (__INT_FAST8_TYPE__ == 0)#if (__INT_FAST16_TYPE__ == 1 || __INT_FAST16_TYPE__ == 3)#if (__INT_FAST32_TYPE__ == 2)#if (__INT_FAST64_TYPE__ == 2)#if (__INT_LEAST8_TYPE__ == 0)#if (__INT_LEAST16_TYPE__ == 1 || __INT_LEAST16_TYPE__ == 3)#if (__INT_LEAST32_TYPE__ == 2)#if (__INT_LEAST64_TYPE__ == 2)#if !__int_fast8_t_defined#if __int_least8_t_defined#if !__int_fast16_t_defined#if __int_least16_t_defined#if !__int_fast32_t_defined#if __int_least32_t_defined#if !__int_fast64_t_defined#if __int_least64_t_defined#if defined (_INT32_EQ_LONG)#if __have_long64#if __STDINT_EXP(INT_MAX) >= 0x7f#if __STDINT_EXP(INT_MAX) >= 0x7fff#if __STDINT_EXP(INT_MAX) >= 0x7fffffff#if __STDINT_EXP(INT_MAX) > 0x7fffffff#if __STDINT_EXP(INT_MAX) > 0x7f#if __STDINT_EXP(INT_MAX) > 0x7fff#if __int64_t_defined#if __STDC_HOSTED__#if defined __cplusplus && __cplusplus >= 201103L#if defined(_WANT_IO_C99_FORMATS)#if __int_fast64_t_defined#if defined (_INTPTR_EQ_LONGLONG)#if !defined __GNUC__ || __GNUC__ < 2#if defined __GNUC__ && !defined _GCC_LIMITS_H_#if __SCHAR_MAX__ == __INT_MAX__#if __SHRT_MAX__ == __INT_MAX__#if defined (__STDC_VERSION__) && __STDC_VERSION__ >= 199901L#if defined (__GNU_LIBRARY__) ? defined (__USE_GNU) : !defined (__STRICT_ANSI__)#if (defined __STDC_WANT_IEC_60559_BFP_EXT__ || (defined (__STDC_VERSION__) && __STDC_VERSION__ > 201710L))#if defined (__STDC_VERSION__) && __STDC_VERSION__ > 201710L#if __POSIX_VISIBLE >= 200809 || __MISC_VISIBLE || defined (_LIBC)#if defined(__GNUC__) && __ISO_C_VISIBLE >= 1999#if !defined (_MB_EXTENDED_CHARSETS_ISO) && !defined (_MB_EXTENDED_CHARSETS_WINDOWS)#if !LWIP_NO_STDDEF_H#if !LWIP_NO_STDINT_H#if !defined(LWIP_HAVE_INT64) && defined(UINT64_MAX)#if LWIP_HAVE_INT64#if !LWIP_NO_INTTYPES_H#if !LWIP_NO_LIMITS_H#if !LWIP_NO_UNISTD_H#if LWIP_NO_CTYPE_H#if defined(__GNUC__) || defined(__clang__)#if defined __DOXYGEN__#if !defined LWIP_HDR_OPT_H#if !defined NO_SYS || defined __DOXYGEN__#if !defined LWIP_TIMERS || defined __DOXYGEN__#if !defined LWIP_TIMERS_CUSTOM || defined __DOXYGEN__#if !defined MEMCPY || defined __DOXYGEN__#if !defined SMEMCPY || defined __DOXYGEN__#if !defined MEMMOVE || defined __DOXYGEN__#if !defined LWIP_MPU_COMPATIBLE || defined __DOXYGEN__#if !defined LWIP_TCPIP_CORE_LOCKING || defined __DOXYGEN__#if !defined LWIP_TCPIP_CORE_LOCKING_INPUT || defined __DOXYGEN__#if !defined SYS_LIGHTWEIGHT_PROT || defined __DOXYGEN__#if !defined LWIP_ASSERT_CORE_LOCKED || defined __DOXYGEN__#if !defined LWIP_MARK_TCPIP_THREAD || defined __DOXYGEN__#if !defined MEM_LIBC_MALLOC || defined __DOXYGEN__#if !defined MEMP_MEM_MALLOC || defined __DOXYGEN__#if !defined MEMP_MEM_INIT || defined __DOXYGEN__#if !defined MEM_ALIGNMENT || defined __DOXYGEN__#if !defined MEM_SIZE || defined __DOXYGEN__#if !defined MEMP_OVERFLOW_CHECK || defined __DOXYGEN__#if !defined MEMP_SANITY_CHECK || defined __DOXYGEN__#if !defined MEM_OVERFLOW_CHECK || defined __DOXYGEN__#if !defined MEM_SANITY_CHECK || defined __DOXYGEN__#if !defined MEM_USE_POOLS || defined __DOXYGEN__#if !defined MEM_USE_POOLS_TRY_BIGGER_POOL || defined __DOXYGEN__#if !defined MEMP_USE_CUSTOM_POOLS || defined __DOXYGEN__#if !defined LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT || defined __DOXYGEN__#if !defined MEMP_NUM_PBUF || defined __DOXYGEN__#if !defined MEMP_NUM_RAW_PCB || defined __DOXYGEN__#if !defined MEMP_NUM_UDP_PCB || defined __DOXYGEN__#if !defined MEMP_NUM_TCP_PCB || defined __DOXYGEN__#if !defined MEMP_NUM_TCP_PCB_LISTEN || defined __DOXYGEN__#if !defined MEMP_NUM_TCP_SEG || defined __DOXYGEN__#if !defined MEMP_NUM_ALTCP_PCB || defined __DOXYGEN__#include_next <stdint.h>#include_next <limits.h>#define IS_RCC_PCLK(PCLK) (((PCLK) == RCC_HCLK_DIV1) || ((PCLK) == RCC_HCLK_DIV2) || ((PCLK) == RCC_HCLK_DIV4) || ((PCLK) == RCC_HCLK_DIV8) || ((PCLK) == RCC_HCLK_DIV16))#define IS_RCC_CLOCKTYPE(CLK) ((1 <= (CLK)) && ((CLK) <= 15))#define IS_RCC_HCLK(HCLK) (((HCLK) == RCC_SYSCLK_DIV1) || ((HCLK) == RCC_SYSCLK_DIV2) || ((HCLK) == RCC_SYSCLK_DIV4) || ((HCLK) == RCC_SYSCLK_DIV8) || ((HCLK) == RCC_SYSCLK_DIV16) || ((HCLK) == RCC_SYSCLK_DIV64) || ((HCLK) == RCC_SYSCLK_DIV128) || ((HCLK) == RCC_SYSCLK_DIV256) || ((HCLK) == RCC_SYSCLK_DIV512))#define IS_RCC_PLLQ_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 15))#define IS_RCC_PLLP_VALUE(VALUE) (((VALUE) == RCC_PLLP_DIV2) || ((VALUE) == RCC_PLLP_DIV4) || ((VALUE) == RCC_PLLP_DIV6) || ((VALUE) == RCC_PLLP_DIV8))#define IS_RCC_PLLN_VALUE(VALUE) ((50 <= (VALUE)) && ((VALUE) <= 432))#define IS_RCC_PLLM_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 63))#define IS_RCC_SYSCLKSOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSOURCE_HSI) || ((SOURCE) == RCC_SYSCLKSOURCE_HSE) || ((SOURCE) == RCC_SYSCLKSOURCE_PLLCLK))#define IS_RCC_PLLSOURCE(SOURCE) (((SOURCE) == RCC_PLLSOURCE_HSI) || ((SOURCE) == RCC_PLLSOURCE_HSE))#define IS_RCC_PLL(PLL) (((PLL) == RCC_PLL_NONE) ||((PLL) == RCC_PLL_OFF) || ((PLL) == RCC_PLL_ON))#define IS_RCC_LSI(LSI) (((LSI) == RCC_LSI_OFF) || ((LSI) == RCC_LSI_ON))#define IS_RCC_HSI(HSI) (((HSI) == RCC_HSI_OFF) || ((HSI) == RCC_HSI_ON))#define IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || ((LSE) == RCC_LSE_BYPASS))#define IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || ((HSE) == RCC_HSE_BYPASS))#define IS_RCC_OSCILLATORTYPE(OSCILLATOR) ((OSCILLATOR) <= 15)#define RCC_LSE_TIMEOUT_VALUE LSE_STARTUP_TIMEOUT#define RCC_DBP_TIMEOUT_VALUE ((uint32_t)100)#define RCC_CIR_BYTE2_ADDRESS ((uint32_t)(RCC_BASE + 0x0C + 0x02))#define RCC_CIR_BYTE1_ADDRESS ((uint32_t)(RCC_BASE + 0x0C + 0x01))#define PLLSAI_TIMEOUT_VALUE 100U#define PLLI2S_TIMEOUT_VALUE 100U#define CLOCKSWITCH_TIMEOUT_VALUE ((uint32_t)5000)#define PLL_TIMEOUT_VALUE ((uint32_t)2)#define LSI_TIMEOUT_VALUE ((uint32_t)2)#define HSI_TIMEOUT_VALUE ((uint32_t)2)#define HSE_TIMEOUT_VALUE HSE_STARTUP_TIMEOUT#define __HAL_RCC_GET_FLAG(__FLAG__) (((((((__FLAG__) >> 5) == 1)? RCC->CR :((((__FLAG__) >> 5) == 2) ? RCC->BDCR :((((__FLAG__) >> 5) == 3)? RCC->CSR :RCC->CIR))) & ((uint32_t)1 << ((__FLAG__) & RCC_FLAG_MASK)))!= 0)? 1 : 0)#define RCC_FLAG_MASK ((uint8_t)0x1F)#define __HAL_RCC_CLEAR_RESET_FLAGS() (RCC->CSR |= RCC_CSR_RMVF)#define __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC->CIR & (__INTERRUPT__)) == (__INTERRUPT__))#define __HAL_RCC_CLEAR_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE2_ADDRESS = (__INTERRUPT__))#define __HAL_RCC_DISABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS &= (uint8_t)(~(__INTERRUPT__)))#define __HAL_RCC_ENABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS |= (__INTERRUPT__))#define __HAL_RCC_MCO2_CONFIG(__MCOCLKSOURCE__,__MCODIV__) MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), ((__MCOCLKSOURCE__) | ((__MCODIV__) << 3)));#define __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__,__MCODIV__) MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), ((__MCOCLKSOURCE__) | (__MCODIV__)))#define __HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC))#define __HAL_RCC_LSEDRIVE_CONFIG(__RCC_LSEDRIVE__) (MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, (uint32_t)(__RCC_LSEDRIVE__) ))#define __HAL_RCC_GET_SYSCLK_SOURCE() (RCC->CFGR & RCC_CFGR_SWS)#define __HAL_RCC_SYSCLK_CONFIG(__RCC_SYSCLKSOURCE__) MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, (__RCC_SYSCLKSOURCE__))#define __HAL_RCC_PLLI2S_DISABLE() (RCC->CR &= ~(RCC_CR_PLLI2SON))#define __HAL_RCC_PLLI2S_ENABLE() (RCC->CR |= (RCC_CR_PLLI2SON))#define __HAL_RCC_I2S_CONFIG(__SOURCE__) do {RCC->CFGR &= ~(RCC_CFGR_I2SSRC); RCC->CFGR |= (__SOURCE__); }while(0)#define __HAL_RCC_PLL_PLLM_CONFIG(__PLLM__) MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, (__PLLM__))#define __HAL_RCC_PLL_PLLSOURCE_CONFIG(__PLLSOURCE__) MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, (__PLLSOURCE__))#define __HAL_RCC_PLL_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_PLLON)#define __HAL_RCC_PLL_ENABLE() SET_BIT(RCC->CR, RCC_CR_PLLON)#define __HAL_RCC_BACKUPRESET_RELEASE() (RCC->BDCR &= ~(RCC_BDCR_BDRST))#define __HAL_RCC_BACKUPRESET_FORCE() (RCC->BDCR |= (RCC_BDCR_BDRST))#define __HAL_RCC_GET_RTC_HSE_PRESCALER() (READ_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) | RCC_BDCR_RTCSEL)#define __HAL_RCC_GET_RTC_SOURCE() (READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL))#define __HAL_RCC_RTC_CONFIG(__RTCCLKSource__) do { __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__); RCC->BDCR |= ((__RTCCLKSource__) & 0x00000FFF); } while (0)#define __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__) (((__RTCCLKSource__) & RCC_BDCR_RTCSEL) == RCC_BDCR_RTCSEL) ? MODIFY_REG(RCC->CFGR, RCC_CFGR_RTCPRE, ((__RTCCLKSource__) & 0xFFFFCFF)) : CLEAR_BIT(RCC->CFGR, RCC_CFGR_RTCPRE)#define __HAL_RCC_RTC_DISABLE() (RCC->BDCR &= ~(RCC_BDCR_RTCEN))#define __HAL_RCC_RTC_ENABLE() (RCC->BDCR |= (RCC_BDCR_RTCEN))#define __HAL_RCC_LSE_CONFIG(__STATE__) do { if((__STATE__) == RCC_LSE_ON) { SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); } else if((__STATE__) == RCC_LSE_OFF) { CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); } else if((__STATE__) == RCC_LSE_BYPASS) { SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); } else { CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); } } while(0)#define __HAL_RCC_HSE_CONFIG(__STATE__) do { if ((__STATE__) == RCC_HSE_ON) { SET_BIT(RCC->CR, RCC_CR_HSEON); } else if ((__STATE__) == RCC_HSE_OFF) { CLEAR_BIT(RCC->CR, RCC_CR_HSEON); CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); } else if ((__STATE__) == RCC_HSE_BYPASS) { SET_BIT(RCC->CR, RCC_CR_HSEBYP); SET_BIT(RCC->CR, RCC_CR_HSEON); } else { CLEAR_BIT(RCC->CR, RCC_CR_HSEON); CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); } } while(0)#define __HAL_RCC_LSI_DISABLE() (RCC->CSR &= ~(RCC_CSR_LSION))#define __HAL_RCC_LSI_ENABLE() (RCC->CSR |= (RCC_CSR_LSION))#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICALIBRATIONVALUE__) (MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (uint32_t)(__HSICALIBRATIONVALUE__) << RCC_CR_HSITRIM_Pos))#define __HAL_RCC_HSI_DISABLE() (RCC->CR &= ~(RCC_CR_HSION))#define __HAL_RCC_HSI_ENABLE() (RCC->CR |= (RCC_CR_HSION))#define __HAL_RCC_SYSCFG_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SYSCFGLPEN)) == RESET)#define __HAL_RCC_SYSCFG_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SYSCFGLPEN)) != RESET)#define __HAL_RCC_PWR_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_PWRLPEN)) == RESET)#define __HAL_RCC_WWDG_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_WWDGLPEN)) == RESET)#define __HAL_RCC_PWR_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_PWRLPEN)) != RESET)#define __HAL_RCC_WWDG_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_WWDGLPEN)) != RESET)#define __HAL_RCC_DMA1_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DMA1LPEN)) == RESET)#define __HAL_RCC_CRC_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_CRCLPEN)) == RESET)#define __HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DMA1LPEN)) != RESET)#define __HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_CRCLPEN)) != RESET)#define __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SYSCFGLPEN))#define __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SYSCFGLPEN))#define __HAL_RCC_PWR_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_PWRLPEN))#define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_WWDGLPEN))#define __HAL_RCC_PWR_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_PWRLPEN))#define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_WWDGLPEN))#define __HAL_RCC_DMA1_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_DMA1LPEN))#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_CRCLPEN))#define __HAL_RCC_DMA1_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA1LPEN))#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))#define __HAL_RCC_SYSCFG_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SYSCFGRST))#define __HAL_RCC_APB2_RELEASE_RESET() (RCC->APB2RSTR = 0x00U)#define __HAL_RCC_SYSCFG_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SYSCFGRST))#define __HAL_RCC_APB2_FORCE_RESET() (RCC->APB2RSTR = 0xFFFFFFFFU)#define __HAL_RCC_PWR_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_PWRRST))#define __HAL_RCC_WWDG_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_WWDGRST))#define __HAL_RCC_APB1_RELEASE_RESET() (RCC->APB1RSTR = 0x00U)#define __HAL_RCC_PWR_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_PWRRST))#define __HAL_RCC_WWDG_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_WWDGRST))#define __HAL_RCC_APB1_FORCE_RESET() (RCC->APB1RSTR = 0xFFFFFFFFU)#define __HAL_RCC_DMA1_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_DMA1RST))#define __HAL_RCC_CRC_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_CRCRST))#define __HAL_RCC_AHB1_RELEASE_RESET() (RCC->AHB1RSTR = 0x00U)#define __HAL_RCC_DMA1_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA1RST))#define __HAL_RCC_CRC_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))#define __HAL_RCC_AHB1_FORCE_RESET() (RCC->AHB1RSTR = 0xFFFFFFFFU)#define __HAL_RCC_SYSCFG_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SYSCFGEN)) == RESET)#define __HAL_RCC_SYSCFG_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SYSCFGEN)) != RESET)#define __HAL_RCC_PWR_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) == RESET)#define __HAL_RCC_WWDG_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) == RESET)#define __HAL_RCC_PWR_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) != RESET)#define __HAL_RCC_WWDG_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) != RESET)#define __HAL_RCC_DMA1_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_DMA1EN)) == RESET)#define __HAL_RCC_CRC_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) == RESET)#define __HAL_RCC_DMA1_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_DMA1EN)) != RESET)#define __HAL_RCC_CRC_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) != RESET)#define __HAL_RCC_SYSCFG_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SYSCFGEN))#define __HAL_RCC_PWR_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_PWREN))#define __HAL_RCC_WWDG_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_WWDGEN))#define __HAL_RCC_PWR_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_WWDG_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_DMA1_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_DMA1EN))#define __HAL_RCC_CRC_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CRCEN))#define __HAL_RCC_DMA1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_CRC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN); UNUSED(tmpreg); } while(0)#define RCC_LSEDRIVE_HIGH RCC_BDCR_LSEDRV#define RCC_LSEDRIVE_MEDIUMHIGH RCC_BDCR_LSEDRV_0#define RCC_LSEDRIVE_MEDIUMLOW RCC_BDCR_LSEDRV_1#define RCC_LSEDRIVE_LOW ((uint32_t)0x00000000U)#define RCC_FLAG_LPWRRST ((uint8_t)0x7FU)#define RCC_FLAG_WWDGRST ((uint8_t)0x7EU)#define RCC_FLAG_IWDGRST ((uint8_t)0x7DU)#define RCC_FLAG_SFTRST ((uint8_t)0x7CU)#define RCC_FLAG_PORRST ((uint8_t)0x7BU)#define RCC_FLAG_PINRST ((uint8_t)0x7AU)#define RCC_FLAG_BORRST ((uint8_t)0x79U)#define RCC_FLAG_LSIRDY ((uint8_t)0x61U)#define RCC_FLAG_LSERDY ((uint8_t)0x41U)#define RCC_FLAG_PLLSAIRDY ((uint8_t)0x3CU)#define RCC_FLAG_PLLI2SRDY ((uint8_t)0x3BU)#define RCC_FLAG_PLLRDY ((uint8_t)0x39U)#define RCC_FLAG_HSERDY ((uint8_t)0x31U)#define RCC_FLAG_HSIRDY ((uint8_t)0x21U)#define RCC_IT_CSS ((uint8_t)0x80U)#define RCC_IT_PLLSAIRDY ((uint8_t)0x40U)#define RCC_IT_PLLI2SRDY ((uint8_t)0x20U)#define RCC_IT_PLLRDY ((uint8_t)0x10U)#define RCC_IT_HSERDY ((uint8_t)0x08U)#define RCC_IT_HSIRDY ((uint8_t)0x04U)#define RCC_IT_LSERDY ((uint8_t)0x02U)#define RCC_IT_LSIRDY ((uint8_t)0x01U)#define RCC_MCODIV_5 RCC_CFGR_MCO1PRE#define RCC_MCODIV_4 ((uint32_t)RCC_CFGR_MCO1PRE_1 | RCC_CFGR_MCO1PRE_2)#define RCC_MCODIV_3 ((uint32_t)RCC_CFGR_MCO1PRE_0 | RCC_CFGR_MCO1PRE_2)#define RCC_MCODIV_2 RCC_CFGR_MCO1PRE_2#define RCC_MCODIV_1 ((uint32_t)0x00000000U)#define RCC_MCO2SOURCE_PLLCLK RCC_CFGR_MCO2#define RCC_MCO2SOURCE_HSE RCC_CFGR_MCO2_1#define RCC_MCO2SOURCE_PLLI2SCLK RCC_CFGR_MCO2_0#define RCC_MCO2SOURCE_SYSCLK ((uint32_t)0x00000000U)#define RCC_MCO1SOURCE_PLLCLK RCC_CFGR_MCO1#define RCC_MCO1SOURCE_HSE RCC_CFGR_MCO1_1#define RCC_MCO1SOURCE_LSE RCC_CFGR_MCO1_0#define RCC_MCO1SOURCE_HSI ((uint32_t)0x00000000U)#define RCC_MCO2 ((uint32_t)0x00000001U)#define RCC_MCO1 ((uint32_t)0x00000000U)#define RCC_RTCCLKSOURCE_HSE_DIV31 ((uint32_t)0x001F0300U)#define RCC_RTCCLKSOURCE_HSE_DIV30 ((uint32_t)0x001E0300U)#define RCC_RTCCLKSOURCE_HSE_DIV29 ((uint32_t)0x001D0300U)#define RCC_RTCCLKSOURCE_HSE_DIV28 ((uint32_t)0x001C0300U)#define RCC_RTCCLKSOURCE_HSE_DIV27 ((uint32_t)0x001B0300U)#define RCC_RTCCLKSOURCE_HSE_DIV26 ((uint32_t)0x001A0300U)#define RCC_RTCCLKSOURCE_HSE_DIV25 ((uint32_t)0x00190300U)#define RCC_RTCCLKSOURCE_HSE_DIV24 ((uint32_t)0x00180300U)#define RCC_RTCCLKSOURCE_HSE_DIV23 ((uint32_t)0x00170300U)#define RCC_RTCCLKSOURCE_HSE_DIV22 ((uint32_t)0x00160300U)#define RCC_RTCCLKSOURCE_HSE_DIV21 ((uint32_t)0x00150300U)#define RCC_RTCCLKSOURCE_HSE_DIV20 ((uint32_t)0x00140300U)#define RCC_RTCCLKSOURCE_HSE_DIV19 ((uint32_t)0x00130300U)#define RCC_RTCCLKSOURCE_HSE_DIV18 ((uint32_t)0x00120300U)#define RCC_RTCCLKSOURCE_HSE_DIV17 ((uint32_t)0x00110300U)#define RCC_RTCCLKSOURCE_HSE_DIV16 ((uint32_t)0x00100300U)#define RCC_RTCCLKSOURCE_HSE_DIV15 ((uint32_t)0x000F0300U)#define RCC_RTCCLKSOURCE_HSE_DIV14 ((uint32_t)0x000E0300U)#define RCC_RTCCLKSOURCE_HSE_DIV13 ((uint32_t)0x000D0300U)#define RCC_RTCCLKSOURCE_HSE_DIV12 ((uint32_t)0x000C0300U)#define RCC_RTCCLKSOURCE_HSE_DIV11 ((uint32_t)0x000B0300U)#define RCC_RTCCLKSOURCE_HSE_DIV10 ((uint32_t)0x000A0300U)#define RCC_RTCCLKSOURCE_HSE_DIV9 ((uint32_t)0x00090300U)#define RCC_RTCCLKSOURCE_HSE_DIV8 ((uint32_t)0x00080300U)#define RCC_RTCCLKSOURCE_HSE_DIV7 ((uint32_t)0x00070300U)#define RCC_RTCCLKSOURCE_HSE_DIV6 ((uint32_t)0x00060300U)#define RCC_RTCCLKSOURCE_HSE_DIV5 ((uint32_t)0x00050300U)#define RCC_RTCCLKSOURCE_HSE_DIV4 ((uint32_t)0x00040300U)#define RCC_RTCCLKSOURCE_HSE_DIV3 ((uint32_t)0x00030300U)#define RCC_RTCCLKSOURCE_HSE_DIV2 ((uint32_t)0x00020300U)#define RCC_RTCCLKSOURCE_HSE_DIVX ((uint32_t)0x00000300U)#define RCC_RTCCLKSOURCE_LSI ((uint32_t)0x00000200U)#define RCC_RTCCLKSOURCE_LSE ((uint32_t)0x00000100U)#define RCC_RTCCLKSOURCE_NO_CLK ((uint32_t)0x00000000U)#define RCC_HCLK_DIV16 RCC_CFGR_PPRE1_DIV16#define RCC_HCLK_DIV8 RCC_CFGR_PPRE1_DIV8#define RCC_HCLK_DIV4 RCC_CFGR_PPRE1_DIV4#define RCC_HCLK_DIV2 RCC_CFGR_PPRE1_DIV2#define RCC_HCLK_DIV1 RCC_CFGR_PPRE1_DIV1#define RCC_SYSCLK_DIV512 RCC_CFGR_HPRE_DIV512#define RCC_SYSCLK_DIV256 RCC_CFGR_HPRE_DIV256#define RCC_SYSCLK_DIV128 RCC_CFGR_HPRE_DIV128#define RCC_SYSCLK_DIV64 RCC_CFGR_HPRE_DIV64#define RCC_SYSCLK_DIV16 RCC_CFGR_HPRE_DIV16#define RCC_SYSCLK_DIV8 RCC_CFGR_HPRE_DIV8#define RCC_SYSCLK_DIV4 RCC_CFGR_HPRE_DIV4#define RCC_SYSCLK_DIV2 RCC_CFGR_HPRE_DIV2#define RCC_SYSCLK_DIV1 RCC_CFGR_HPRE_DIV1#define RCC_SYSCLKSOURCE_STATUS_PLLCLK RCC_CFGR_SWS_PLL#define RCC_SYSCLKSOURCE_STATUS_HSE RCC_CFGR_SWS_HSE#define RCC_SYSCLKSOURCE_STATUS_HSI RCC_CFGR_SWS_HSI#define RCC_SYSCLKSOURCE_PLLCLK RCC_CFGR_SW_PLL#define RCC_SYSCLKSOURCE_HSE RCC_CFGR_SW_HSE#define RCC_SYSCLKSOURCE_HSI RCC_CFGR_SW_HSI#define RCC_CLOCKTYPE_PCLK2 ((uint32_t)0x00000008U)#define RCC_CLOCKTYPE_PCLK1 ((uint32_t)0x00000004U)#define RCC_CLOCKTYPE_HCLK ((uint32_t)0x00000002U)#define RCC_CLOCKTYPE_SYSCLK ((uint32_t)0x00000001U)#define RCC_PLLSOURCE_HSE RCC_PLLCFGR_PLLSRC_HSE#define RCC_PLLSOURCE_HSI RCC_PLLCFGR_PLLSRC_HSI#define RCC_PLLP_DIV8 ((uint32_t)0x00000008U)#define RCC_PLLP_DIV6 ((uint32_t)0x00000006U)#define RCC_PLLP_DIV4 ((uint32_t)0x00000004U)#define RCC_PLLP_DIV2 ((uint32_t)0x00000002U)#define RCC_PLL_ON ((uint32_t)0x00000002U)#define RCC_PLL_OFF ((uint32_t)0x00000001U)#define RCC_PLL_NONE ((uint32_t)0x00000000U)#define RCC_LSI_ON RCC_CSR_LSION#define RCC_LSI_OFF ((uint32_t)0x00000000U)#define RCC_HSICALIBRATION_DEFAULT ((uint32_t)0x10U)#define RCC_HSI_ON RCC_CR_HSION#define RCC_HSI_OFF ((uint32_t)0x00000000U)#define RCC_LSE_BYPASS ((uint32_t)(RCC_BDCR_LSEBYP | RCC_BDCR_LSEON))#define RCC_LSE_ON RCC_BDCR_LSEON#define RCC_LSE_OFF ((uint32_t)0x00000000U)#define RCC_HSE_BYPASS ((uint32_t)(RCC_CR_HSEBYP | RCC_CR_HSEON))#define RCC_HSE_ON RCC_CR_HSEON#define RCC_HSE_OFF ((uint32_t)0x00000000U)#define RCC_OSCILLATORTYPE_LSI ((uint32_t)0x00000008U)#define RCC_OSCILLATORTYPE_LSE ((uint32_t)0x00000004U)#define RCC_OSCILLATORTYPE_HSI ((uint32_t)0x00000002U)#define RCC_OSCILLATORTYPE_HSE ((uint32_t)0x00000001U)#define RCC_OSCILLATORTYPE_NONE ((uint32_t)0x00000000U)#define IS_GPIO_AF(AF) (((AF) == GPIO_AF0_RTC_50Hz) || ((AF) == GPIO_AF1_TIM1) || ((AF) == GPIO_AF0_SWJ) || ((AF) == GPIO_AF0_TRACE) || ((AF) == GPIO_AF0_MCO) || ((AF) == GPIO_AF1_TIM2) || ((AF) == GPIO_AF2_TIM3) || ((AF) == GPIO_AF2_TIM4) || ((AF) == GPIO_AF2_TIM5) || ((AF) == GPIO_AF3_TIM8) || ((AF) == GPIO_AF3_TIM9) || ((AF) == GPIO_AF3_TIM10) || ((AF) == GPIO_AF3_TIM11) || ((AF) == GPIO_AF3_LPTIM1) || ((AF) == GPIO_AF3_CEC) || ((AF) == GPIO_AF4_CEC) || ((AF) == GPIO_AF4_I2C1) || ((AF) == GPIO_AF4_I2C2) || ((AF) == GPIO_AF4_I2C3) || ((AF) == GPIO_AF4_I2C4) || ((AF) == GPIO_AF5_SPI1) || ((AF) == GPIO_AF5_SPI2) || ((AF) == GPIO_AF5_SPI3) || ((AF) == GPIO_AF5_SPI4) || ((AF) == GPIO_AF5_SPI5) || ((AF) == GPIO_AF5_SPI6) || ((AF) == GPIO_AF6_SPI3) || ((AF) == GPIO_AF6_SAI1) || ((AF) == GPIO_AF7_SPI3) || ((AF) == GPIO_AF7_SPI2) || ((AF) == GPIO_AF7_USART1) || ((AF) == GPIO_AF7_USART2) || ((AF) == GPIO_AF7_USART3) || ((AF) == GPIO_AF7_UART5) || ((AF) == GPIO_AF7_SPDIFRX) || ((AF) == GPIO_AF8_SPDIFRX) || ((AF) == GPIO_AF8_SAI2) || ((AF) == GPIO_AF8_USART6) || ((AF) == GPIO_AF8_UART4) || ((AF) == GPIO_AF8_UART5) || ((AF) == GPIO_AF8_UART7) || ((AF) == GPIO_AF8_UART8) || ((AF) == GPIO_AF9_CAN1) || ((AF) == GPIO_AF9_CAN2) || ((AF) == GPIO_AF9_TIM12) || ((AF) == GPIO_AF9_TIM13) || ((AF) == GPIO_AF9_TIM14) || ((AF) == GPIO_AF9_QUADSPI) || ((AF) == GPIO_AF9_LTDC) || ((AF) == GPIO_AF10_OTG_FS) || ((AF) == GPIO_AF10_OTG_HS) || ((AF) == GPIO_AF10_SAI2) || ((AF) == GPIO_AF10_QUADSPI) || ((AF) == GPIO_AF11_ETH) || ((AF) == GPIO_AF10_SDMMC2) || ((AF) == GPIO_AF11_SDMMC2) || ((AF) == GPIO_AF11_CAN3) || ((AF) == GPIO_AF12_OTG_HS_FS) || ((AF) == GPIO_AF12_SDMMC1) || ((AF) == GPIO_AF12_FMC) || ((AF) == GPIO_AF15_EVENTOUT) || ((AF) == GPIO_AF13_DCMI) || ((AF) == GPIO_AF14_LTDC) || ((AF) == GPIO_AF13_DSI))#define IS_GPIO_PIN_AVAILABLE(__INSTANCE__,__PIN__) ((((__INSTANCE__) == GPIOA) && (((__PIN__) & (GPIOA_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOA_PIN_AVAILABLE)) == (GPIOA_PIN_AVAILABLE))) || (((__INSTANCE__) == GPIOB) && (((__PIN__) & (GPIOB_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOB_PIN_AVAILABLE)) == (GPIOB_PIN_AVAILABLE))) || (((__INSTANCE__) == GPIOC) && (((__PIN__) & (GPIOC_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOC_PIN_AVAILABLE)) == (GPIOC_PIN_AVAILABLE))) || (((__INSTANCE__) == GPIOD) && (((__PIN__) & (GPIOD_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOD_PIN_AVAILABLE)) == (GPIOD_PIN_AVAILABLE))) || (((__INSTANCE__) == GPIOE) && (((__PIN__) & (GPIOE_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOE_PIN_AVAILABLE)) == (GPIOE_PIN_AVAILABLE))) || (((__INSTANCE__) == GPIOF) && (((__PIN__) & (GPIOF_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOF_PIN_AVAILABLE)) == (GPIOF_PIN_AVAILABLE))) || (((__INSTANCE__) == GPIOG) && (((__PIN__) & (GPIOG_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOG_PIN_AVAILABLE)) == (GPIOG_PIN_AVAILABLE))) || (((__INSTANCE__) == GPIOI) && (((__PIN__) & (GPIOI_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOI_PIN_AVAILABLE)) == (GPIOI_PIN_AVAILABLE))) || (((__INSTANCE__) == GPIOJ) && (((__PIN__) & (GPIOJ_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOJ_PIN_AVAILABLE)) == (GPIOJ_PIN_AVAILABLE))) || (((__INSTANCE__) == GPIOK) && (((__PIN__) & (GPIOK_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOK_PIN_AVAILABLE)) == (GPIOK_PIN_AVAILABLE))) || (((__INSTANCE__) == GPIOH) && (((__PIN__) & (GPIOH_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOH_PIN_AVAILABLE)) == (GPIOH_PIN_AVAILABLE))))#define GPIO_GET_INDEX(__GPIOx__) (uint8_t)(((__GPIOx__) == (GPIOA))? 0U : ((__GPIOx__) == (GPIOB))? 1U : ((__GPIOx__) == (GPIOC))? 2U : ((__GPIOx__) == (GPIOD))? 3U : ((__GPIOx__) == (GPIOE))? 4U : ((__GPIOx__) == (GPIOF))? 5U : ((__GPIOx__) == (GPIOG))? 6U : ((__GPIOx__) == (GPIOH))? 7U : ((__GPIOx__) == (GPIOI))? 8U : ((__GPIOx__) == (GPIOJ))? 9U : 10U)#define GPIOK_PIN_AVAILABLE (GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7)#define GPIOH_PIN_AVAILABLE GPIO_PIN_All#define GPIOJ_PIN_AVAILABLE GPIO_PIN_All#define GPIOI_PIN_AVAILABLE GPIO_PIN_All#define GPIOG_PIN_AVAILABLE GPIO_PIN_All#define GPIOF_PIN_AVAILABLE GPIO_PIN_All#define GPIOE_PIN_AVAILABLE GPIO_PIN_All#define GPIOD_PIN_AVAILABLE GPIO_PIN_All#define GPIOC_PIN_AVAILABLE GPIO_PIN_All#define GPIOB_PIN_AVAILABLE GPIO_PIN_All#define GPIOA_PIN_AVAILABLE GPIO_PIN_All#define GPIO_AF15_EVENTOUT ((uint8_t)0x0FU)#define GPIO_AF14_LTDC ((uint8_t)0x0EU)#define GPIO_AF13_LTDC ((uint8_t)0x0DU)#define GPIO_AF13_DSI ((uint8_t)0x0DU)#define GPIO_AF13_DCMI ((uint8_t)0x0DU)#define GPIO_AF12_UART7 ((uint8_t)0xCU)#define GPIO_AF12_MDIOS ((uint8_t)0xCU)#define GPIO_AF12_OTG_HS_FS ((uint8_t)0xCU)#define GPIO_AF11_I2C4 ((uint8_t)0x0BU)#define GPIO_AF11_CAN3 ((uint8_t)0x0BU)#define GPIO_AF11_ETH ((uint8_t)0x0BU)#define GPIO_AF10_LTDC ((uint8_t)0x0AU)#define GPIO_AF10_DFSDM1 ((uint8_t)0x0AU)#define GPIO_AF10_SAI2 ((uint8_t)0xAU)#define GPIO_AF10_QUADSPI ((uint8_t)0xAU)#define GPIO_AF10_OTG_HS ((uint8_t)0xAU)#define GPIO_AF10_OTG_FS ((uint8_t)0xAU)#define GPIO_AF9_FMC ((uint8_t)0x09U)#define GPIO_AF9_LTDC ((uint8_t)0x09U)#define GPIO_AF9_QUADSPI ((uint8_t)0x09U)#define GPIO_AF9_TIM14 ((uint8_t)0x09U)#define GPIO_AF9_TIM13 ((uint8_t)0x09U)#define GPIO_AF9_TIM12 ((uint8_t)0x09U)#define GPIO_AF9_CAN2 ((uint8_t)0x09U)#define GPIO_AF9_CAN1 ((uint8_t)0x09U)#define GPIO_AF8_SPI6 ((uint8_t)0x08U)#define GPIO_AF8_SAI2 ((uint8_t)0x08U)#define GPIO_AF8_SPDIFRX ((uint8_t)0x08U)#define GPIO_AF8_UART8 ((uint8_t)0x08U)#define GPIO_AF8_UART7 ((uint8_t)0x08U)#define GPIO_AF8_USART6 ((uint8_t)0x08U)#define GPIO_AF8_UART5 ((uint8_t)0x08U)#define GPIO_AF8_UART4 ((uint8_t)0x08U)#define GPIO_AF7_DFSDM1 ((uint8_t)0x07U)#define GPIO_AF7_SPI6 ((uint8_t)0x07U)#define GPIO_AF7_SPI3 ((uint8_t)0x07U)#define GPIO_AF7_SPI2 ((uint8_t)0x07U)#define GPIO_AF7_SPDIFRX ((uint8_t)0x07U)#define GPIO_AF7_UART5 ((uint8_t)0x07U)#define GPIO_AF7_USART3 ((uint8_t)0x07U)#define GPIO_AF7_USART2 ((uint8_t)0x07U)#define GPIO_AF6_DFSDM1 ((uint8_t)0x06U)#define GPIO_AF6_UART4 ((uint8_t)0x06U)#define GPIO_AF6_SAI1 ((uint8_t)0x06U)#define GPIO_AF6_SPI3 ((uint8_t)0x06U)#define GPIO_AF5_SPI6 ((uint8_t)0x05U)#define GPIO_AF5_SPI5 ((uint8_t)0x05U)#define GPIO_AF5_SPI4 ((uint8_t)0x05U)#define GPIO_AF5_SPI3 ((uint8_t)0x05U)#define GPIO_AF5_SPI2 ((uint8_t)0x05U)#define GPIO_AF5_SPI1 ((uint8_t)0x05U)#define GPIO_AF4_USART1 ((uint8_t)0x04)#define GPIO_AF4_CEC ((uint8_t)0x04U)#define GPIO_AF4_I2C4 ((uint8_t)0x04U)#define GPIO_AF4_I2C3 ((uint8_t)0x04U)#define GPIO_AF4_I2C2 ((uint8_t)0x04U)#define GPIO_AF3_DFSDM1 ((uint8_t)0x03U)#define GPIO_AF3_CEC ((uint8_t)0x03U)#define GPIO_AF3_LPTIM1 ((uint8_t)0x03U)#define GPIO_AF3_TIM11 ((uint8_t)0x03U)#define GPIO_AF3_TIM10 ((uint8_t)0x03U)#define GPIO_AF3_TIM9 ((uint8_t)0x03U)#define GPIO_AF3_TIM8 ((uint8_t)0x03U)#define GPIO_AF2_TIM5 ((uint8_t)0x02U)#define GPIO_AF2_TIM4 ((uint8_t)0x02U)#define GPIO_AF2_TIM3 ((uint8_t)0x02U)#define GPIO_AF1_I2C4 ((uint8_t)0x01U)#define GPIO_AF1_UART5 ((uint8_t)0x01U)#define GPIO_AF1_TIM2 ((uint8_t)0x01U)#define GPIO_AF1_TIM1 ((uint8_t)0x01U)#define GPIO_AF0_TRACE ((uint8_t)0x00U)#define GPIO_AF0_SWJ ((uint8_t)0x00U)#define GPIO_AF0_MCO ((uint8_t)0x00U)#define GPIO_AF0_RTC_50Hz ((uint8_t)0x00U)#define IS_GPIO_PULL(PULL) (((PULL) == GPIO_NOPULL) || ((PULL) == GPIO_PULLUP) || ((PULL) == GPIO_PULLDOWN))#define IS_GPIO_SPEED(SPEED) (((SPEED) == GPIO_SPEED_LOW) || ((SPEED) == GPIO_SPEED_MEDIUM) || ((SPEED) == GPIO_SPEED_FAST) || ((SPEED) == GPIO_SPEED_HIGH))#define IS_GPIO_MODE(MODE) (((MODE) == GPIO_MODE_INPUT) || ((MODE) == GPIO_MODE_OUTPUT_PP) || ((MODE) == GPIO_MODE_OUTPUT_OD) || ((MODE) == GPIO_MODE_AF_PP) || ((MODE) == GPIO_MODE_AF_OD) || ((MODE) == GPIO_MODE_IT_RISING) || ((MODE) == GPIO_MODE_IT_FALLING) || ((MODE) == GPIO_MODE_IT_RISING_FALLING) || ((MODE) == GPIO_MODE_EVT_RISING) || ((MODE) == GPIO_MODE_EVT_FALLING) || ((MODE) == GPIO_MODE_EVT_RISING_FALLING) || ((MODE) == GPIO_MODE_ANALOG))#define IS_GPIO_PIN(__PIN__) ((((uint32_t)(__PIN__) & GPIO_PIN_MASK) != 0x00U))#define IS_GPIO_PIN_ACTION(ACTION) (((ACTION) == GPIO_PIN_RESET) || ((ACTION) == GPIO_PIN_SET))#define TRIGGER_MODE (0x7UL << TRIGGER_MODE_Pos)#define EXTI_EVT (0x2UL << EXTI_MODE_Pos)#define EXTI_MODE (0x3UL << EXTI_MODE_Pos)#define OUTPUT_TYPE (0x1UL << OUTPUT_TYPE_Pos)#define GPIO_MODE (0x3UL << GPIO_MODE_Pos)#define __HAL_GPIO_EXTI_GENERATE_SWIT(__EXTI_LINE__) (EXTI->SWIER |= (__EXTI_LINE__))#define __HAL_GPIO_EXTI_CLEAR_IT(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__))#define __HAL_GPIO_EXTI_GET_IT(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__))#define __HAL_GPIO_EXTI_CLEAR_FLAG(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__))#define __HAL_GPIO_EXTI_GET_FLAG(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__))#define GPIO_PULLDOWN ((uint32_t)0x00000002U)#define GPIO_SPEED_FREQ_MEDIUM ((uint32_t)0x00000001U)#define GPIO_MODE_EVT_RISING_FALLING (MODE_INPUT | EXTI_EVT | TRIGGER_RISING | TRIGGER_FALLING)#define GPIO_MODE_EVT_FALLING (MODE_INPUT | EXTI_EVT | TRIGGER_FALLING)#define GPIO_MODE_EVT_RISING (MODE_INPUT | EXTI_EVT | TRIGGER_RISING)#define GPIO_MODE_IT_RISING_FALLING (MODE_INPUT | EXTI_IT | TRIGGER_RISING | TRIGGER_FALLING)#define GPIO_MODE_OUTPUT_OD (MODE_OUTPUT | OUTPUT_OD)#define GPIO_PIN_MASK ((uint32_t)0x0000FFFFU)#define GPIO_PIN_All ((uint16_t)0xFFFFU)#define IS_DMA_CHANNEL(CHANNEL) (((CHANNEL) == DMA_CHANNEL_0) || ((CHANNEL) == DMA_CHANNEL_1) || ((CHANNEL) == DMA_CHANNEL_2) || ((CHANNEL) == DMA_CHANNEL_3) || ((CHANNEL) == DMA_CHANNEL_4) || ((CHANNEL) == DMA_CHANNEL_5) || ((CHANNEL) == DMA_CHANNEL_6) || ((CHANNEL) == DMA_CHANNEL_7) || ((CHANNEL) == DMA_CHANNEL_8) || ((CHANNEL) == DMA_CHANNEL_9) || ((CHANNEL) == DMA_CHANNEL_10) || ((CHANNEL) == DMA_CHANNEL_11) || ((CHANNEL) == DMA_CHANNEL_12) || ((CHANNEL) == DMA_CHANNEL_13) || ((CHANNEL) == DMA_CHANNEL_14) || ((CHANNEL) == DMA_CHANNEL_15))#define DMA_CHANNEL_15 0x1E000000U#define DMA_CHANNEL_14 0x1C000000U#define DMA_CHANNEL_13 0x1A000000U#define DMA_CHANNEL_12 0x18000000U#define DMA_CHANNEL_10 0x14000000U#define DMA_CHANNEL_9 0x12000000U#define DMA_CHANNEL_8 0x10000000U#define DMA_CHANNEL_7 0x0E000000U#define DMA_CHANNEL_6 0x0C000000U#define DMA_CHANNEL_5 0x0A000000U#define DMA_CHANNEL_3 0x06000000U#define DMA_CHANNEL_2 0x04000000U#define DMA_CHANNEL_1 0x02000000U#define IS_DMA_PERIPHERAL_BURST(BURST) (((BURST) == DMA_PBURST_SINGLE) || ((BURST) == DMA_PBURST_INC4) || ((BURST) == DMA_PBURST_INC8) || ((BURST) == DMA_PBURST_INC16))#define IS_DMA_MEMORY_BURST(BURST) (((BURST) == DMA_MBURST_SINGLE) || ((BURST) == DMA_MBURST_INC4) || ((BURST) == DMA_MBURST_INC8) || ((BURST) == DMA_MBURST_INC16))#define IS_DMA_FIFO_THRESHOLD(THRESHOLD) (((THRESHOLD) == DMA_FIFO_THRESHOLD_1QUARTERFULL ) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_HALFFULL) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_3QUARTERSFULL) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_FULL))#define IS_DMA_FIFO_MODE_STATE(STATE) (((STATE) == DMA_FIFOMODE_DISABLE ) || ((STATE) == DMA_FIFOMODE_ENABLE))#define IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_PRIORITY_LOW ) || ((PRIORITY) == DMA_PRIORITY_MEDIUM) || ((PRIORITY) == DMA_PRIORITY_HIGH) || ((PRIORITY) == DMA_PRIORITY_VERY_HIGH))#define IS_DMA_MODE(MODE) (((MODE) == DMA_NORMAL ) || ((MODE) == DMA_CIRCULAR) || ((MODE) == DMA_PFCTRL))#define IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MDATAALIGN_BYTE) || ((SIZE) == DMA_MDATAALIGN_HALFWORD) || ((SIZE) == DMA_MDATAALIGN_WORD ))#define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PDATAALIGN_BYTE) || ((SIZE) == DMA_PDATAALIGN_HALFWORD) || ((SIZE) == DMA_PDATAALIGN_WORD))#define IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MINC_ENABLE) || ((STATE) == DMA_MINC_DISABLE))#define IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PINC_ENABLE) || ((STATE) == DMA_PINC_DISABLE))#define IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x01U) && ((SIZE) < 0x10000U))#define IS_DMA_DIRECTION(DIRECTION) (((DIRECTION) == DMA_PERIPH_TO_MEMORY ) || ((DIRECTION) == DMA_MEMORY_TO_PERIPH) || ((DIRECTION) == DMA_MEMORY_TO_MEMORY))#define __HAL_DMA_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->NDTR)#define __HAL_DMA_SET_COUNTER(__HANDLE__,__COUNTER__) ((__HANDLE__)->Instance->NDTR = (uint16_t)(__COUNTER__))#define __HAL_DMA_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? ((__HANDLE__)->Instance->CR & (__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR & (__INTERRUPT__)))#define __HAL_DMA_DISABLE_IT(__HANDLE__,__INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR &= ~(__INTERRUPT__)))#define __HAL_DMA_ENABLE_IT(__HANDLE__,__INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? ((__HANDLE__)->Instance->CR |= (__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR |= (__INTERRUPT__)))#define __HAL_DMA_CLEAR_FLAG(__HANDLE__,__FLAG__) (((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream3)? (DMA2->HIFCR = (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LIFCR = (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HIFCR = (__FLAG__)) : (DMA1->LIFCR = (__FLAG__)))#define __HAL_DMA_GET_FLAG(__HANDLE__,__FLAG__) (((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream3)? (DMA2->HISR & (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LISR & (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HISR & (__FLAG__)) : (DMA1->LISR & (__FLAG__)))#define __HAL_DMA_GET_DME_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_DMEIF2_6 : DMA_FLAG_DMEIF3_7)#define __HAL_DMA_GET_FE_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_FEIF2_6 : DMA_FLAG_FEIF3_7)#define __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_TEIF2_6 : DMA_FLAG_TEIF3_7)#define __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_HTIF2_6 : DMA_FLAG_HTIF3_7)#define __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_TCIF2_6 : DMA_FLAG_TCIF3_7)#define __HAL_DMA_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~DMA_SxCR_EN)#define __HAL_DMA_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= DMA_SxCR_EN)#define __HAL_DMA_GET_FS(__HANDLE__) (((__HANDLE__)->Instance->FCR & (DMA_SxFCR_FS)))#define __HAL_DMA_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DMA_STATE_RESET)#define DMA_FLAG_TCIF3_7 0x08000000U#define DMA_FLAG_HTIF3_7 0x04000000U#define DMA_FLAG_TEIF3_7 0x02000000U#define DMA_FLAG_DMEIF3_7 0x01000000U#define DMA_FLAG_FEIF3_7 0x00400000U#define DMA_FLAG_TCIF2_6 0x00200000U#define DMA_FLAG_HTIF2_6 0x00100000U#define DMA_FLAG_TEIF2_6 0x00080000U#define DMA_FLAG_DMEIF2_6 0x00040000U#define DMA_FLAG_FEIF2_6 0x00010000U#define DMA_FLAG_TCIF1_5 0x00000800U#define DMA_FLAG_HTIF1_5 0x00000400U#define DMA_FLAG_TEIF1_5 0x00000200U#define DMA_FLAG_DMEIF1_5 0x00000100U#define DMA_FLAG_FEIF1_5 0x00000040U#define DMA_FLAG_TCIF0_4 0x00000020U#define DMA_FLAG_HTIF0_4 0x00000010U#define DMA_FLAG_TEIF0_4 0x00000008U#define DMA_FLAG_DMEIF0_4 0x00000004U#define DMA_FLAG_FEIF0_4 0x00000001U#define DMA_IT_FE 0x00000080U#define DMA_IT_DME DMA_SxCR_DMEIE#define DMA_IT_TE DMA_SxCR_TEIE#define DMA_IT_HT DMA_SxCR_HTIE#define DMA_IT_TC DMA_SxCR_TCIE#define DMA_PBURST_INC16 DMA_SxCR_PBURST#define DMA_PBURST_INC8 DMA_SxCR_PBURST_1#define DMA_MBURST_INC8 DMA_SxCR_MBURST_1#define DMA_FIFO_THRESHOLD_3QUARTERSFULL DMA_SxFCR_FTH_1#define DMA_FIFO_THRESHOLD_HALFFULL DMA_SxFCR_FTH_0#define DMA_FIFO_THRESHOLD_1QUARTERFULL 0x00000000U#define DMA_PRIORITY_MEDIUM DMA_SxCR_PL_0#define DMA_PRIORITY_LOW 0x00000000U#define DMA_CIRCULAR DMA_SxCR_CIRC#define DMA_PDATAALIGN_BYTE 0x00000000U#define DMA_MINC_DISABLE 0x00000000U#define HAL_DMA_ERROR_NOT_SUPPORTED 0x00000100U#define HAL_DMA_ERROR_NO_XFER 0x00000080U#define HAL_DMA_ERROR_PARAM 0x00000040U#define HAL_DMA_ERROR_TIMEOUT 0x00000020U#define HAL_DMA_ERROR_DME 0x00000004U#define HAL_DMA_ERROR_FE 0x00000002U#define HAL_DMA_ERROR_TE 0x00000001U#define HAL_DMA_ERROR_NONE 0x00000000U#define IS_MPU_SUB_REGION_DISABLE(SUBREGION) ((SUBREGION) < (uint16_t)0x00FFU)#define IS_MPU_REGION_SIZE(SIZE) (((SIZE) == MPU_REGION_SIZE_32B) || ((SIZE) == MPU_REGION_SIZE_64B) || ((SIZE) == MPU_REGION_SIZE_128B) || ((SIZE) == MPU_REGION_SIZE_256B) || ((SIZE) == MPU_REGION_SIZE_512B) || ((SIZE) == MPU_REGION_SIZE_1KB) || ((SIZE) == MPU_REGION_SIZE_2KB) || ((SIZE) == MPU_REGION_SIZE_4KB) || ((SIZE) == MPU_REGION_SIZE_8KB) || ((SIZE) == MPU_REGION_SIZE_16KB) || ((SIZE) == MPU_REGION_SIZE_32KB) || ((SIZE) == MPU_REGION_SIZE_64KB) || ((SIZE) == MPU_REGION_SIZE_128KB) || ((SIZE) == MPU_REGION_SIZE_256KB) || ((SIZE) == MPU_REGION_SIZE_512KB) || ((SIZE) == MPU_REGION_SIZE_1MB) || ((SIZE) == MPU_REGION_SIZE_2MB) || ((SIZE) == MPU_REGION_SIZE_4MB) || ((SIZE) == MPU_REGION_SIZE_8MB) || ((SIZE) == MPU_REGION_SIZE_16MB) || ((SIZE) == MPU_REGION_SIZE_32MB) || ((SIZE) == MPU_REGION_SIZE_64MB) || ((SIZE) == MPU_REGION_SIZE_128MB) || ((SIZE) == MPU_REGION_SIZE_256MB) || ((SIZE) == MPU_REGION_SIZE_512MB) || ((SIZE) == MPU_REGION_SIZE_1GB) || ((SIZE) == MPU_REGION_SIZE_2GB) || ((SIZE) == MPU_REGION_SIZE_4GB))#define IS_MPU_REGION_NUMBER(NUMBER) (((NUMBER) == MPU_REGION_NUMBER0) || ((NUMBER) == MPU_REGION_NUMBER1) || ((NUMBER) == MPU_REGION_NUMBER2) || ((NUMBER) == MPU_REGION_NUMBER3) || ((NUMBER) == MPU_REGION_NUMBER4) || ((NUMBER) == MPU_REGION_NUMBER5) || ((NUMBER) == MPU_REGION_NUMBER6) || ((NUMBER) == MPU_REGION_NUMBER7))#define IS_MPU_REGION_PERMISSION_ATTRIBUTE(TYPE) (((TYPE) == MPU_REGION_NO_ACCESS) || ((TYPE) == MPU_REGION_PRIV_RW) || ((TYPE) == MPU_REGION_PRIV_RW_URO) || ((TYPE) == MPU_REGION_FULL_ACCESS) || ((TYPE) == MPU_REGION_PRIV_RO) || ((TYPE) == MPU_REGION_PRIV_RO_URO))#define IS_MPU_TEX_LEVEL(TYPE) (((TYPE) == MPU_TEX_LEVEL0) || ((TYPE) == MPU_TEX_LEVEL1) || ((TYPE) == MPU_TEX_LEVEL2))#define IS_MPU_ACCESS_BUFFERABLE(STATE) (((STATE) == MPU_ACCESS_BUFFERABLE) || ((STATE) == MPU_ACCESS_NOT_BUFFERABLE))#define IS_MPU_ACCESS_CACHEABLE(STATE) (((STATE) == MPU_ACCESS_CACHEABLE) || ((STATE) == MPU_ACCESS_NOT_CACHEABLE))#define IS_MPU_ACCESS_SHAREABLE(STATE) (((STATE) == MPU_ACCESS_SHAREABLE) || ((STATE) == MPU_ACCESS_NOT_SHAREABLE))#define IS_MPU_INSTRUCTION_ACCESS(STATE) (((STATE) == MPU_INSTRUCTION_ACCESS_ENABLE) || ((STATE) == MPU_INSTRUCTION_ACCESS_DISABLE))#define IS_MPU_REGION_ENABLE(STATE) (((STATE) == MPU_REGION_ENABLE) || ((STATE) == MPU_REGION_DISABLE))#define IS_SYSTICK_CLK_SOURCE(SOURCE) (((SOURCE) == SYSTICK_CLKSOURCE_HCLK) || ((SOURCE) == SYSTICK_CLKSOURCE_HCLK_DIV8))#define IS_NVIC_DEVICE_IRQ(IRQ) ((IRQ) >= 0x00)#define IS_NVIC_SUB_PRIORITY(PRIORITY) ((PRIORITY) < 0x10U)#define IS_NVIC_PREEMPTION_PRIORITY(PRIORITY) ((PRIORITY) < 0x10U)#define IS_NVIC_PRIORITY_GROUP(GROUP) (((GROUP) == NVIC_PRIORITYGROUP_0) || ((GROUP) == NVIC_PRIORITYGROUP_1) || ((GROUP) == NVIC_PRIORITYGROUP_2) || ((GROUP) == NVIC_PRIORITYGROUP_3) || ((GROUP) == NVIC_PRIORITYGROUP_4))#define MPU_REGION_NUMBER7 ((uint8_t)0x07U)#define MPU_REGION_NUMBER6 ((uint8_t)0x06U)#define MPU_REGION_NUMBER5 ((uint8_t)0x05U)#define MPU_REGION_NUMBER4 ((uint8_t)0x04U)#define MPU_REGION_NUMBER3 ((uint8_t)0x03U)#define MPU_REGION_NUMBER2 ((uint8_t)0x02U)#define MPU_REGION_NUMBER1 ((uint8_t)0x01U)#define MPU_REGION_NUMBER0 ((uint8_t)0x00U)#define MPU_REGION_PRIV_RO_URO ((uint8_t)0x06U)#define MPU_REGION_PRIV_RO ((uint8_t)0x05U)#define MPU_REGION_FULL_ACCESS ((uint8_t)0x03U)#define ETH_DMA_FLAG_TJT 0x00000008U#define ETH_DMA_FLAG_RO 0x00000010U#define ETH_DMA_FLAG_TU 0x00000020U#define ETH_DMA_FLAG_R 0x00000040U#define ETH_DMA_FLAG_RBU 0x00000080U#define ETH_DMA_FLAG_RPS 0x00000100U#define ETH_DMA_FLAG_RWT 0x00000200U#define ETH_DMA_FLAG_ET 0x00000400U#define ETH_DMA_FLAG_FBE 0x00002000U#define ETH_DMA_FLAG_ER 0x00004000U#define ETH_DMA_FLAG_AIS 0x00008000U#define ETH_DMA_FLAG_NIS 0x00010000U#define ETH_DMA_FLAG_ACCESSERROR 0x02000000U#define ETH_DMA_FLAG_READWRITEERROR 0x01000000U#define ETH_DMA_FLAG_DATATRANSFERERROR 0x00800000U#define ETH_DMA_FLAG_MMC 0x08000000U#define ETH_DMA_FLAG_PMT 0x10000000U#define ETH_DMA_FLAG_TST 0x20000000U#define ETH_MAC_FLAG_PMT 0x00000008U#define ETH_MAC_FLAG_MMC 0x00000010U#define ETH_MAC_FLAG_MMCR 0x00000020U#define ETH_MAC_FLAG_MMCT 0x00000040U#define ETH_MAC_FLAG_TST 0x00000200U#define ETH_MMC_IT_RFCE 0x10000020U#define ETH_MMC_IT_RFAE 0x10000040U#define ETH_MMC_IT_RGUF 0x10020000U#define ETH_MMC_IT_TGFSC 0x00004000U#define ETH_MMC_IT_TGFMSC 0x00008000U#define ETH_MMC_IT_TGF 0x00200000U#define ETH_PMT_FLAG_MPR 0x00000020U#define ETH_PMT_FLAG_WUFR 0x00000040U#define ETH_PMT_FLAG_WUFFRPR 0x80000000U#define ETH_DMARXDESC_BUFFER2 0x00000001U#define ETH_DMARXDESC_BUFFER1 0x00000000U#define ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL 0x00C00000U#define ETH_DMATXDESC_CHECKSUMTCPUDPICMPSEGMENT 0x00800000Uwhile (...) ...#endifsizeof(unsigned long)sizeof(long)sizeof(INT32)sizeof(int)sizeof(float)sizeof(ETH_TxPacketConfigTypeDef)sizeof(os_mailQ_cb)sizeof(size_t)sizeof(StackType_t)sizeof(BlockLink_t)sizeof(Queue_t)sizeof(TaskStatus_t)sizeof(TCB_t)sizeof(UINT8)sizeof(JCOEF)sizeof(JSAMPLE)sizeof(jpeg_decompress_struct)sizeof(jpeg_component_info)sizeof(JSAMPROW)sizeof(JSAMPARRAY)sizeof(jpeg_compress_struct)sizeof(JBLOCK)sizeof(JBLOCKROW)sizeof(JHUFF_TBL)sizeof(JQUANT_TBL)sizeof(jpeg_source_mgr)sizeof(double)sizeof(arith_entropy_encoder)sizeof(my_coef_controller)sizeof(my_color_converter)sizeof(DCTELEM)sizeof(my_fdct_controller)sizeof(huff_entropy_encoder)sizeof(c_derived_tbl)sizeof(my_main_controller)sizeof(my_marker_writer)sizeof(my_comp_master)sizeof(my_prep_controller)sizeof(my_downsampler)sizeof(arith_entropy_decoder)sizeof(my_mem_destination_mgr)sizeof(my_color_deconverter)sizeof(my_idct_controller)sizeof(multiplier_table)sizeof(huff_entropy_decoder)sizeof(d_derived_tbl)sizeof(my_input_controller)sizeof(my_marker_reader)sizeof(my_decomp_master)sizeof(my_upsampler)sizeof(my_post_controller)sizeof(jvirt_barray_control)sizeof(jvirt_sarray_control)sizeof(my_memory_mgr)sizeof(large_pool_hdr)sizeof(small_pool_hdr)sizeof(my_cquantizer)sizeof(FSERROR)sizeof(ODITHER_MATRIX)sizeof(histcell)sizeof(hist2d)sizeof(box)sizeof(ip_hdr)sizeof(pbuf)sizeof(udp_pcb)sizeof(tcp_pcb)sizeof(tcp_pcb_listen)sizeof(tcp_seg)sizeof(netconn)sizeof(netbuf)sizeof(lwip_select_cb)sizeof(ifreq)sizeof(sockaddr)sizeof(sockaddr_in)sizeof(__fd_mask)sizeof(tcpip_msg)sizeof(icmp_echo_hdr)sizeof(http_state)sizeof(sys_timeo)sizeof(packed_struct_test)sizeof(ip_reassdata)sizeof(pbuf_custom_ref)sizeof(udp_hdr)sizeof(ip_reass_helper)sizeof(mem)sizeof(rtp_hdr_t)__builtin_offsetofinitializer for MEMP_REASSDATAinitializer for MEMP_FRAG_PBUFinitializer for MEMP_NETBUFinitializer for MEMP_NETCONNinitializer for MEMP_TCPIP_MSG_APIinitializer for MEMP_TCPIP_MSG_INPKTinitializer for MEMP_SYS_TIMEOUTinitializer for MEMP_PBUFinitializer for MEMP_PBUF_POOLinitializer for MEMP_MAXinitializer for CLOSEDinitializer for LISTENinitializer for SYN_SENTinitializer for SYN_RCVDinitializer for ESTABLISHEDinitializer for FIN_WAIT_1initializer for FIN_WAIT_2initializer for CLOSE_WAITinitializer for CLOSINGinitializer for LAST_ACKinitializer for TIME_WAITinitializer for IPADDR_TYPE_V4initializer for IPADDR_TYPE_V6initializer for IPADDR_TYPE_ANYinitializer for NETIF_DEL_MAC_FILTERinitializer for NETIF_ADD_MAC_FILTERinitializer for LWIP_NETIF_CLIENT_DATA_INDEX_MAXinitializer for ICMP_TE_TTLinitializer for ICMP_TE_FRAGinitializer for ICMP_DUR_NETinitializer for ICMP_DUR_HOSTinitializer for ICMP_DUR_PROTOinitializer for ICMP_DUR_PORTinitializer for ICMP_DUR_FRAGinitializer for ICMP_DUR_SRinitializer for hsinitializer for parsedinitializer for file_startinitializer for diffinitializer for fileinitializer for paramsinitializer for tag_checkinitializer for uri_leninitializer for copy_leninitializer for name_leninitializer for name_copy_leninitializer for is_09initializer for uriinitializer for data_to_sendinitializer for httpd_default_filenamesinitializer for resinitializer for valinitializer for c1_upcinitializer for c2_upcinitializer for tokenleninitializer for swappedinitializer for pbinitializer for tinitializer for suminitializer for oddinitializer for ainitializer for srcaddrinitializer for is_new_entryinitializer for copy_neededinitializer for dst_addrinitializer for old_pendinginitializer for old_stableinitializer for emptyinitializer for old_queueinitializer for age_queueinitializer for age_pendinginitializer for age_stableinitializer for ETHARP_STATE_EMPTYinitializer for ETHARP_STATE_PENDINGinitializer for ETHARP_STATE_STABLEinitializer for ETHARP_STATE_STABLE_REREQUESTING_1initializer for ETHARP_STATE_STABLE_REREQUESTING_2initializer for alloc_leninitializer for iphdrinitializer for ip_hleninitializer for src_usedinitializer for ppinitializer for nm_hostorderinitializer for ip_addr_broadcastinitializer for ip_addr_anyinitializer for newpbufleninitializer for nfbinitializer for poffinitializer for pleninitializer for pcrinitializer for iprh_previnitializer for validinitializer for pbufs_freedinitializer for previnitializer for alloc_sizeinitializer for curinitializer for TCPIP_MSG_INPKTinitializer for TCPIP_MSG_CALLBACKinitializer for TCPIP_MSG_CALLBACK_STATICinitializer for memp_PBUF_POOLinitializer for memp_PBUFinitializer for memp_SYS_TIMEOUTinitializer for memp_TCPIP_MSG_INPKTinitializer for memp_TCPIP_MSG_APIinitializer for memp_NETCONNinitializer for memp_NETBUFinitializer for memp_FRAG_PBUFinitializer for memp_REASSDATAinitializer for memp_TCP_SEGinitializer for memp_TCP_PCB_LISTENinitializer for memp_TCP_PCBinitializer for memp_UDP_PCBinitializer for memp_poolsinitializer for netifinitializer for old_nminitializer for old_gwinitializer for max_cmp_startinitializer for plusinitializer for startinitializer for binitializer for remaining_leninitializer for src_ptrinitializer for total_copy_leninitializer for copied_totalinitializer for outinitializer for offset_leftinitializer for leftinitializer for offset_toinitializer for offset_frominitializer for tail_goneinitializer for pcinitializer for free_leftinitializer for finitializer for offsetinitializer for payload_leninitializer for nextinitializer for issinitializer for lpcbinitializer for refused_flagsinitializer for refused_datainitializer for backoff_cntinitializer for next_slotinitializer for backoff_idxinitializer for calc_rtoinitializer for err_fninitializer for local_ipinitializer for new_rcv_ann_wndinitializer for max_pcb_listinitializer for send_rstinitializer for local_portinitializer for tcp_pcb_listsinitializer for tcp_persist_backoffinitializer for tcp_backoffinitializer for tcp_portinitializer for tcp_state_strinitializer for optinitializer for optidxinitializer for optsinitializer for found_dupackinitializer for num_seginitializer for off32initializer for acceptableinitializer for optleninitializer for dinitializer for optflagsinitializer for num_sacksinitializer for sacks_leninitializer for cur_seginitializer for seginitializer for useginitializer for concat_pinitializer for last_unsentinitializer for prev_seginitializer for queueinitializer for oversizeinitializer for oversize_usedinitializer for extendleninitializer for segleninitializer for max_leninitializer for allocinitializer for cyclicinitializer for lwip_num_cyclic_timersinitializer for lwip_cyclic_timersinitializer for ICMP6_PP_FIELDinitializer for ICMP6_PP_HEADERinitializer for ICMP6_PP_OPTIONinitializer for ICMP6_TE_HLinitializer for ICMP6_TE_FRAGinitializer for ICMP6_DUR_NO_ROUTEinitializer for ICMP6_DUR_PROHIBITEDinitializer for ICMP6_DUR_SCOPEinitializer for ICMP6_DUR_ADDRESSinitializer for ICMP6_DUR_PORTinitializer for ICMP6_DUR_POLICYinitializer for ICMP6_DUR_REJECT_ROUTEinitializer for ICMP6_TYPE_DURinitializer for ICMP6_TYPE_PTBinitializer for ICMP6_TYPE_TEinitializer for ICMP6_TYPE_PPinitializer for ICMP6_TYPE_PE1initializer for ICMP6_TYPE_PE2initializer for ICMP6_TYPE_RSV_ERRinitializer for ICMP6_TYPE_EREQinitializer for ICMP6_TYPE_EREPinitializer for ICMP6_TYPE_MLQinitializer for ICMP6_TYPE_MLRinitializer for ICMP6_TYPE_MLDinitializer for ICMP6_TYPE_RSinitializer for ICMP6_TYPE_RAinitializer for ICMP6_TYPE_NSinitializer for ICMP6_TYPE_NAinitializer for ICMP6_TYPE_RDinitializer for ICMP6_TYPE_MRAinitializer for ICMP6_TYPE_MRSinitializer for ICMP6_TYPE_MRTinitializer for ICMP6_TYPE_PE3initializer for ICMP6_TYPE_PE4initializer for ICMP6_TYPE_RSV_INFinitializer for for_usinitializer for udp_portinitializer for ETHTYPE_IPinitializer for ETHTYPE_ARPinitializer for ETHTYPE_WOLinitializer for ETHTYPE_RARPinitializer for ETHTYPE_VLANinitializer for ETHTYPE_IPV6initializer for ETHTYPE_PPPOEDISCinitializer for ETHTYPE_PPPOEinitializer for ETHTYPE_JUMBOinitializer for ETHTYPE_PROFINETinitializer for ETHTYPE_ETHERCATinitializer for ETHTYPE_LLDPinitializer for ETHTYPE_SERCOSinitializer for ETHTYPE_MRPinitializer for ETHTYPE_PTPinitializer for ETHTYPE_QINQinitializer for ARP_REQUESTinitializer for ARP_REPLYinitializer for eth_type_beinitializer for next_hdr_offsetinitializer for ethzeroinitializer for ethbroadcastinitializer for os_thread_definitializer for os_mutex_def_MUTEXinitializer for starttimeinitializer for os_semaphore_def_SEMinitializer for os_messageQ_def_QUEUEinitializer for os_mutex_def_lwip_sys_mutexinitializer for outbufferinitializer for outsizeinitializer for JPEG_ImgSizeinitializer for ppStartinitializer for ppEndinitializer for MACConfinitializer for PHYLinkStateinitializer for linkchangedinitializer for speedinitializer for duplexinitializer for GPIO_InitStructureinitializer for custom_pbufinitializer for errvalinitializer for macaddressinitializer for os_thread_def_EthIfinitializer for RX_ALLOC_OKinitializer for RX_ALLOC_ERRORinitializer for DP83848_IOCtxinitializer for TxPktSemaphoreinitializer for RxPktSemaphoreinitializer for memp_RX_POOLinitializer for RTP_STATE_IDLEinitializer for RTP_STATE_READYinitializer for RTP_STATE_STARTinitializer for RTP_STATE_SENDinitializer for RTP_STATE_ERRORinitializer for RTP_STATE_STOPPEDinitializer for RTP_STATE_UNKNOWNinitializer for CONNECT_OKinitializer for CONNECT_CLOSEDinitializer for CONNECT_ERRORinitializer for RTSP_STATE_IDLEinitializer for RTSP_STATE_CREATEinitializer for RTSP_STATE_STARTinitializer for RTSP_STATE_SETUPinitializer for RTSP_STATE_PLAYinitializer for RTSP_STATE_TEARDOWNinitializer for RTSP_STATE_INVALIDinitializer for RTSP_STATE_STOPPEDinitializer for RTSP_STATE_ERRORinitializer for RTSP_STATE_UNKNOWNinitializer for SESSION_ALIVEinitializer for SESSION_TEARDOWNinitializer for os_thread_def_EthLinkinitializer for lcd_statusinitializer for os_semaphore_def_EncJpeg_SEMinitializer for os_semaphore_def_RTPSend_SEMinitializer for os_thread_def_img_Encinitializer for os_thread_def_Startinitializer for Netif_LinkSemaphoreinitializer for res_statusinitializer for rtp_payload_sizeinitializer for os_thread_def_Sndinitializer for jpegRTP_headerinitializer for toddrleninitializer for previous_stateinitializer for rtsp_versioninitializer for r_gaininitializer for g_gainswitch (...) ... #define RCC_SAI2SEL_PLLSRC_SUPPORT#define RCC_SAI1SEL_PLLSRC_SUPPORT#define __STM32F769xx_H#define __STM32F7xx_HAL_H#define STM32F7#define __STM32F7xx_H#define STM32F7xx_HAL_TIM_H#define STM32F7xx_HAL_UART_EX_H#define STM32F7xx_HAL_UART_H#define __STM32F7xx_HAL_MDIOS_H#define HAL_MDIOS_MODULE_ENABLED#define HAL_DSI_MODULE_ENABLED#define HAL_CORTEX_MODULE_ENABLED#define HAL_UART_MODULE_ENABLED#define HAL_TIM_MODULE_ENABLED#define HAL_SD_MODULE_ENABLED#define HAL_SAI_MODULE_ENABLED#define HAL_RCC_MODULE_ENABLED#define HAL_PWR_MODULE_ENABLED#define HAL_LTDC_MODULE_ENABLED#define HAL_I2C_MODULE_ENABLED#define HAL_GPIO_MODULE_ENABLED#define HAL_SDRAM_MODULE_ENABLED#define HAL_SRAM_MODULE_ENABLED#define HAL_NOR_MODULE_ENABLED#define HAL_FLASH_MODULE_ENABLED#define HAL_ETH_MODULE_ENABLED#define HAL_DMA2D_MODULE_ENABLED#define HAL_DMA_MODULE_ENABLED#define HAL_DCMI_MODULE_ENABLED#define HAL_ADC_MODULE_ENABLED#define HAL_MODULE_ENABLED#define __STM32F7xx_HAL_CONF_H#define _CMSIS_OS_H#define LIST_H#define INC_FREERTOS_H#define CO_ROUTINE_H#define mtCOVERAGE_TEST_MARKER()#define mtCOVERAGE_TEST_DELAY()#define listTEST_LIST_INTEGRITY(pxList)#define listTEST_LIST_ITEM_INTEGRITY(pxItem)#define listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE(pxItem)#define listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE(pxItem)#define listSET_LIST_INTEGRITY_CHECK_1_VALUE(pxList)#define listSET_LIST_INTEGRITY_CHECK_2_VALUE(pxList)#define __ATTRIBUTE_IMPURE_DATA__#define __ATTRIBUTE_IMPURE_PTR__#define __REENT_INIT_MISC_GETLOCALENAME_L#define _REENT_INIT_RESERVED_8#define _REENT_INIT_RESERVED_6_7#define _REENT_INIT_RESERVED_2#define _REENT_INIT_RESERVED_1#define _REENT_INIT_RESERVED_0#define _REENT_SMALL_CHECK_INIT(ptr)#define _SYS_REENT_H_#define _REENT_SMALL#define traceFREE(pvAddress,uiSize)#define JPEG_INTERNALS#define CONTEXT_ROWS_SUPPORTED#define PROVIDE_ISLOW_TABLES#define ISHIFT_TEMPS#define AM_MEMORY_MANAGER#define IP_PCB_NETIFHINT#define LWIP_HDR_IP_H#define udp_debug_print(udphdr)#define LWIP_HDR_UDP_H#define tcp_backlog_accepted(pcb)#define tcp_backlog_delayed(pcb)#define tcp_backlog_set(pcb,new_backlog)#define TCP_PCB_EXTARGS#define LWIP_HDR_TCP_H#define API_VAR_ALLOC(type,pool,name,errorval)#define API_VAR_FREE(pool,name)#define LWIP_DEBUGF(debug,message)#define NETCONN_MBOX_WAITING_DEC(conn)#define NETCONN_MBOX_WAITING_INC(conn)#define API_MSG_VAR_FREE_ACCEPT(msg)#define API_MSG_VAR_ALLOC_ACCEPT(msg)#define TCPIP_APIMSG_ACK(m)#define LWIP_HDR_SOCKETS_PRIV_H#define LWIP_HDR_NETBUF_H#define netconn_thread_cleanup()#define netconn_thread_init()#define LWIP_HDR_API_H#define done_socket(sock)#define PACK_STRUCT_END#define PACK_STRUCT_BEGIN#define LWIP_PROVIDE_ERRNO#define __CC_H__#define __FAST32#define __FAST16#define __FAST8#define _INT32_EQ_LONG#define _INTPTR_EQ_INT#define _SYS__INTSUP_H#define _STDINT_H#define _GCC_WRAP_STDINT_H#define __need_wchar_t#define _INTTYPES_H#define _SYS_SYSLIMITS_H_#define _GCC_LIMITS_H_#define _GCC_NEXT_LIMITS_H#define _LIMITS_H___#define _CTYPE_H_#define LWIP_HDR_ARCH_H#define LWIP_HDR_OPT_H#define LWIP_HDR_DEBUG_H#define LWIP_MEM_ALLOC_UNPROTECT()#define MEM_SANITY()#define LWIP_MEM_ALLOC_DECL_PROTECT()#define LWIP_MEM_ALLOC_PROTECT()#define LWIP_MEM_FREE_DECL_PROTECT()#define mem_overflow_check_element(mem)#define mem_overflow_init_element(mem,size)#define LWIP_MEM_LFREE_VOLATILE#define LWIP_HDR_TCPIP_H#define API_VAR_FREE_POOL(pool,name)#define API_VAR_ALLOC_POOL(type,pool,name,errorval)#define LWIP_HDR_TCPIP_PRIV_H#define LWIP_HDR_API_MSG_H#define LWIP_HDR_NETDB_H#define LWIP_HDR_ND6_PRIV_H#define LWIP_HDR_IP6_FRAG_H#define mib2_udp_unbind(pcb)#define mib2_udp_bind(pcb)#define mib2_remove_route_ip4(dflt,ni)#define mib2_add_route_ip4(dflt,ni)#define mib2_remove_ip4(ni)#define mib2_add_ip4(ni)#define mib2_netif_removed(ni)#define mib2_netif_added(ni)#define MIB2_STATS_NETIF_ADD(n,x,val)#define MIB2_STATS_NETIF_INC(n,x)#define MIB2_INIT_NETIF(netif,type,speed)#define MIB2_COPY_SYSUPTIME_TO(ptrToVal)#define LWIP_HDR_SNMP_H#define NETIF_STATUS_CALLBACK(n)#define PBUF_POOL_IS_EMPTY()#define LWIP_HDR_IP6_DHCP6_H#define LWIP_HDR_PROT_ICMP6_H#define LWIP_HDR_ICMP6_H#define LWIP_HDR_PROT_IEEE_H#define LWIP_HDR_PROT_ETHERNET_H#define LWIP_HDR_NETIF_ETHERNET_H#define LWIP_HDR_PROT_ETHARP_H#define LWIP_HDR_NETIF_ETHARP_H#define LWIP_PPP_OPTS_H#define FREERTOS_CONFIG_H#define PROJDEFS_H#define DEPRECATED_DEFINITIONS_H#define portNOP()#define PORTMACRO_H#define FREERTOS_SYSTEM_CALL#define MPU_WRAPPERS_H#define PORTABLE_H#define configPRINTF(X)#define portASSERT_IF_IN_ISR()#define portTASK_USES_FLOATING_POINT()#define configPOST_SLEEP_PROCESSING(x)#define configPRE_SLEEP_PROCESSING(x)#define configPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING(x)#define traceSTREAM_BUFFER_RECEIVE_FROM_ISR(xStreamBuffer,xReceivedLength)#define traceSTREAM_BUFFER_RECEIVE_FAILED(xStreamBuffer)#define traceSTREAM_BUFFER_RECEIVE(xStreamBuffer,xReceivedLength)#define traceBLOCKING_ON_STREAM_BUFFER_RECEIVE(xStreamBuffer)#define traceSTREAM_BUFFER_SEND_FROM_ISR(xStreamBuffer,xBytesSent)#define traceSTREAM_BUFFER_SEND_FAILED(xStreamBuffer)#define traceSTREAM_BUFFER_SEND(xStreamBuffer,xBytesSent)#define traceBLOCKING_ON_STREAM_BUFFER_SEND(xStreamBuffer)#define traceSTREAM_BUFFER_RESET(xStreamBuffer)#define traceSTREAM_BUFFER_DELETE(xStreamBuffer)#define traceSTREAM_BUFFER_CREATE(pxStreamBuffer,xIsMessageBuffer)#define traceSTREAM_BUFFER_CREATE_STATIC_FAILED(xReturn,xIsMessageBuffer)#define traceSTREAM_BUFFER_CREATE_FAILED(xIsMessageBuffer)#define tracePEND_FUNC_CALL_FROM_ISR(xFunctionToPend,pvParameter1,ulParameter2,ret)#define tracePEND_FUNC_CALL(xFunctionToPend,pvParameter1,ulParameter2,ret)#define traceEVENT_GROUP_DELETE(xEventGroup)#define traceEVENT_GROUP_SET_BITS_FROM_ISR(xEventGroup,uxBitsToSet)#define traceEVENT_GROUP_SET_BITS(xEventGroup,uxBitsToSet)#define traceEVENT_GROUP_CLEAR_BITS_FROM_ISR(xEventGroup,uxBitsToClear)#define traceEVENT_GROUP_CLEAR_BITS(xEventGroup,uxBitsToClear)#define traceEVENT_GROUP_WAIT_BITS_BLOCK(xEventGroup,uxBitsToWaitFor)#define traceEVENT_GROUP_SYNC_BLOCK(xEventGroup,uxBitsToSet,uxBitsToWaitFor)#define traceEVENT_GROUP_CREATE_FAILED()#define traceEVENT_GROUP_CREATE(xEventGroup)#define traceTIMER_COMMAND_RECEIVED(pxTimer,xMessageID,xMessageValue)#define traceTIMER_EXPIRED(pxTimer)#define traceTIMER_COMMAND_SEND(xTimer,xMessageID,xMessageValueValue,xReturn)#define traceTIMER_CREATE_FAILED()#define traceTIMER_CREATE(pxNewTimer)#define traceTASK_RESUME_FROM_ISR(pxTaskToResume)#define traceTASK_RESUME(pxTaskToResume)#define traceTASK_SUSPEND(pxTaskToSuspend)#define traceTASK_DELAY_UNTIL(x)#define traceTASK_CREATE_FAILED()#define traceLOW_POWER_IDLE_END()#define traceLOW_POWER_IDLE_BEGIN()#define traceINCREASE_TICK_COUNT(x)#define traceEND()#define traceSTART()#define listSECOND_LIST_INTEGRITY_CHECK_VALUE#define listFIRST_LIST_INTEGRITY_CHECK_VALUE#define listSECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE#define listFIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE#define TIMERS_H#define SEMAPHORE_H#define EVENT_GROUPS_H#define __SYS_ARCH_H__#define LWIP_HDR_SYS_H#define _SSIZE_T_DECLARED#define _OFF_T_DECLARED#define _SYS_STAT_H#define _SYS__DEFAULT_FCNTL_H_#define _SYS_FCNTL_H_#define _SYS_TIMES_H#define __need_ptrdiff_t#define _REENT_H_#if !defined MEMP_NUM_REASSDATA || defined __DOXYGEN__#if !defined MEMP_NUM_FRAG_PBUF || defined __DOXYGEN__#if !defined MEMP_NUM_ARP_QUEUE || defined __DOXYGEN__#if !defined MEMP_NUM_IGMP_GROUP || defined __DOXYGEN__#if !defined MEMP_NUM_SYS_TIMEOUT || defined __DOXYGEN__#if !defined MEMP_NUM_NETBUF || defined __DOXYGEN__#if !defined MEMP_NUM_NETCONN || defined __DOXYGEN__#if !defined MEMP_NUM_SELECT_CB || defined __DOXYGEN__#if !defined MEMP_NUM_TCPIP_MSG_API || defined __DOXYGEN__#if !defined MEMP_NUM_TCPIP_MSG_INPKT || defined __DOXYGEN__#if !defined MEMP_NUM_NETDB || defined __DOXYGEN__#if !defined MEMP_NUM_LOCALHOSTLIST || defined __DOXYGEN__#if !defined PBUF_POOL_SIZE || defined __DOXYGEN__#if !defined MEMP_NUM_API_MSG || defined __DOXYGEN__#if !defined MEMP_NUM_DNS_API_MSG || defined __DOXYGEN__#if !defined MEMP_NUM_SOCKET_SETGETSOCKOPT_DATA || defined __DOXYGEN__#if !defined MEMP_NUM_NETIFAPI_MSG || defined __DOXYGEN__#if !defined LWIP_ARP || defined __DOXYGEN__#if !defined ARP_TABLE_SIZE || defined __DOXYGEN__#if !defined ARP_MAXAGE || defined __DOXYGEN__#if !defined ARP_QUEUEING || defined __DOXYGEN__#if !defined ARP_QUEUE_LEN || defined __DOXYGEN__#if !defined ETHARP_SUPPORT_VLAN || defined __DOXYGEN__#if !defined LWIP_ETHERNET || defined __DOXYGEN__#if !defined ETH_PAD_SIZE || defined __DOXYGEN__#if !defined ETHARP_SUPPORT_STATIC_ENTRIES || defined __DOXYGEN__#if !defined ETHARP_TABLE_MATCH_NETIF || defined __DOXYGEN__#if !defined LWIP_IPV4 || defined __DOXYGEN__#if !defined IP_FORWARD || defined __DOXYGEN__#if !defined IP_REASSEMBLY || defined __DOXYGEN__#if !defined IP_FRAG || defined __DOXYGEN__#if !LWIP_IPV4#if !defined IP_OPTIONS_ALLOWED || defined __DOXYGEN__#if !defined IP_REASS_MAXAGE || defined __DOXYGEN__#if !defined IP_REASS_MAX_PBUFS || defined __DOXYGEN__#if !defined IP_DEFAULT_TTL || defined __DOXYGEN__#if !defined IP_SOF_BROADCAST || defined __DOXYGEN__#if !defined IP_SOF_BROADCAST_RECV || defined __DOXYGEN__#if !defined IP_FORWARD_ALLOW_TX_ON_RX_NETIF || defined __DOXYGEN__#if !defined LWIP_ICMP || defined __DOXYGEN__#if !defined ICMP_TTL || defined __DOXYGEN__#if !defined LWIP_BROADCAST_PING || defined __DOXYGEN__#if !defined LWIP_MULTICAST_PING || defined __DOXYGEN__#if !defined LWIP_RAW || defined __DOXYGEN__#if !defined RAW_TTL || defined __DOXYGEN__#if !defined LWIP_DHCP || defined __DOXYGEN__#if !defined DHCP_DOES_ARP_CHECK || defined __DOXYGEN__#if !defined LWIP_DHCP_BOOTP_FILE || defined __DOXYGEN__#if !defined LWIP_DHCP_GET_NTP_SRV || defined __DOXYGEN__#if !defined LWIP_DHCP_MAX_NTP_SERVERS || defined __DOXYGEN__#if !defined LWIP_DHCP_MAX_DNS_SERVERS || defined __DOXYGEN__#if !defined LWIP_AUTOIP || defined __DOXYGEN__#if !defined LWIP_DHCP_AUTOIP_COOP || defined __DOXYGEN__#if !defined LWIP_DHCP_AUTOIP_COOP_TRIES || defined __DOXYGEN__#if !defined LWIP_MIB2_CALLBACKS || defined __DOXYGEN__#if !defined LWIP_MULTICAST_TX_OPTIONS || defined __DOXYGEN__#if !defined LWIP_IGMP || defined __DOXYGEN__#if !defined LWIP_DNS || defined __DOXYGEN__#if !defined DNS_TABLE_SIZE || defined __DOXYGEN__#if !defined DNS_MAX_NAME_LENGTH || defined __DOXYGEN__#if !defined DNS_MAX_SERVERS || defined __DOXYGEN__#if !defined DNS_MAX_RETRIES || defined __DOXYGEN__#if !defined DNS_DOES_NAME_CHECK || defined __DOXYGEN__#if !defined LWIP_DNS_SECURE || defined __DOXYGEN__#if !defined DNS_LOCAL_HOSTLIST || defined __DOXYGEN__#if !defined DNS_LOCAL_HOSTLIST_IS_DYNAMIC || defined __DOXYGEN__#if !defined LWIP_DNS_SUPPORT_MDNS_QUERIES || defined __DOXYGEN__#if !defined LWIP_UDP || defined __DOXYGEN__#if !defined LWIP_UDPLITE || defined __DOXYGEN__#if !defined UDP_TTL || defined __DOXYGEN__#if !defined LWIP_NETBUF_RECVINFO || defined __DOXYGEN__#if !defined LWIP_TCP || defined __DOXYGEN__#if !defined TCP_TTL || defined __DOXYGEN__#if !defined TCP_WND || defined __DOXYGEN__#if !defined TCP_MAXRTX || defined __DOXYGEN__#if !defined TCP_SYNMAXRTX || defined __DOXYGEN__#if !defined TCP_QUEUE_OOSEQ || defined __DOXYGEN__#if !defined LWIP_TCP_SACK_OUT || defined __DOXYGEN__#if !defined LWIP_TCP_MAX_SACK_NUM || defined __DOXYGEN__#if !defined TCP_MSS || defined __DOXYGEN__#if !defined TCP_CALCULATE_EFF_SEND_MSS || defined __DOXYGEN__#if !defined TCP_SND_BUF || defined __DOXYGEN__#if !defined TCP_SND_QUEUELEN || defined __DOXYGEN__#if !defined TCP_SNDLOWAT || defined __DOXYGEN__#if !defined TCP_SNDQUEUELOWAT || defined __DOXYGEN__#if !defined TCP_OOSEQ_MAX_BYTES || defined __DOXYGEN__#if !defined TCP_OOSEQ_BYTES_LIMIT#if TCP_OOSEQ_MAX_BYTES#if !defined TCP_OOSEQ_MAX_PBUFS || defined __DOXYGEN__#if !defined TCP_OOSEQ_PBUFS_LIMIT#if TCP_OOSEQ_MAX_PBUFS#if !defined TCP_LISTEN_BACKLOG || defined __DOXYGEN__#if !defined TCP_DEFAULT_LISTEN_BACKLOG || defined __DOXYGEN__#if !defined TCP_OVERSIZE || defined __DOXYGEN__#if !defined LWIP_TCP_TIMESTAMPS || defined __DOXYGEN__#if !defined TCP_WND_UPDATE_THRESHOLD || defined __DOXYGEN__#if !defined(LWIP_EVENT_API) && !defined(LWIP_CALLBACK_API) || defined __DOXYGEN__#if !defined LWIP_WND_SCALE || defined __DOXYGEN__#if !defined LWIP_TCP_PCB_NUM_EXT_ARGS || defined __DOXYGEN__#if !defined LWIP_ALTCP || defined __DOXYGEN__#if !defined LWIP_ALTCP_TLS || defined __DOXYGEN__#if !defined PBUF_LINK_HLEN || defined __DOXYGEN__#if defined LWIP_HOOK_VLAN_SET && !defined __DOXYGEN__#if !defined PBUF_LINK_ENCAPSULATION_HLEN || defined __DOXYGEN__#if !defined PBUF_POOL_BUFSIZE || defined __DOXYGEN__#if !defined LWIP_PBUF_REF_T || defined __DOXYGEN__#if !defined LWIP_SINGLE_NETIF || defined __DOXYGEN__#if !defined LWIP_NETIF_HOSTNAME || defined __DOXYGEN__#if !defined LWIP_NETIF_API || defined __DOXYGEN__#if !defined LWIP_NETIF_STATUS_CALLBACK || defined __DOXYGEN__#if !defined LWIP_NETIF_EXT_STATUS_CALLBACK || defined __DOXYGEN__#if !defined LWIP_NETIF_LINK_CALLBACK || defined __DOXYGEN__#if !defined LWIP_NETIF_REMOVE_CALLBACK || defined __DOXYGEN__#if !defined LWIP_NETIF_HWADDRHINT || defined __DOXYGEN__#if !defined LWIP_NETIF_TX_SINGLE_PBUF || defined __DOXYGEN__#if !defined LWIP_NUM_NETIF_CLIENT_DATA || defined __DOXYGEN__#if !defined LWIP_HAVE_LOOPIF || defined __DOXYGEN__#if !defined LWIP_LOOPIF_MULTICAST || defined __DOXYGEN__#if !defined LWIP_NETIF_LOOPBACK || defined __DOXYGEN__#if !defined LWIP_LOOPBACK_MAX_PBUFS || defined __DOXYGEN__#if !defined LWIP_NETIF_LOOPBACK_MULTITHREADING || defined __DOXYGEN__#if !defined TCPIP_THREAD_NAME || defined __DOXYGEN__#if !defined TCPIP_THREAD_STACKSIZE || defined __DOXYGEN__#if !defined TCPIP_THREAD_PRIO || defined __DOXYGEN__#if !defined TCPIP_MBOX_SIZE || defined __DOXYGEN__#if !defined LWIP_TCPIP_THREAD_ALIVE || defined __DOXYGEN__#if !defined SLIPIF_THREAD_NAME || defined __DOXYGEN__#if !defined SLIPIF_THREAD_STACKSIZE || defined __DOXYGEN__#if !defined SLIPIF_THREAD_PRIO || defined __DOXYGEN__#if !defined DEFAULT_THREAD_NAME || defined __DOXYGEN__#if !defined DEFAULT_THREAD_STACKSIZE || defined __DOXYGEN__#if !defined DEFAULT_THREAD_PRIO || defined __DOXYGEN__#if !defined DEFAULT_RAW_RECVMBOX_SIZE || defined __DOXYGEN__#if !defined DEFAULT_UDP_RECVMBOX_SIZE || defined __DOXYGEN__#if !defined DEFAULT_TCP_RECVMBOX_SIZE || defined __DOXYGEN__#if !defined DEFAULT_ACCEPTMBOX_SIZE || defined __DOXYGEN__#if !defined LWIP_NETCONN || defined __DOXYGEN__#if !defined LWIP_TCPIP_TIMEOUT || defined __DOXYGEN__#if !defined LWIP_NETCONN_SEM_PER_THREAD || defined __DOXYGEN__#if !defined LWIP_NETCONN_FULLDUPLEX || defined __DOXYGEN__#if !defined LWIP_SOCKET || defined __DOXYGEN__#if !defined LWIP_COMPAT_SOCKETS || defined __DOXYGEN__#if !defined LWIP_POSIX_SOCKETS_IO_NAMES || defined __DOXYGEN__#if !defined LWIP_SOCKET_OFFSET || defined __DOXYGEN__#if !defined LWIP_TCP_KEEPALIVE || defined __DOXYGEN__#if !defined LWIP_SO_SNDTIMEO || defined __DOXYGEN__#if !defined LWIP_SO_RCVTIMEO || defined __DOXYGEN__#if !defined LWIP_SO_SNDRCVTIMEO_NONSTANDARD || defined __DOXYGEN__#if !defined LWIP_SO_RCVBUF || defined __DOXYGEN__#if !defined LWIP_SO_LINGER || defined __DOXYGEN__#if !defined RECV_BUFSIZE_DEFAULT || defined __DOXYGEN__#if !defined LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT || defined __DOXYGEN__#if !defined SO_REUSE || defined __DOXYGEN__#if !defined SO_REUSE_RXTOALL || defined __DOXYGEN__#if !defined LWIP_FIONREAD_LINUXMODE || defined __DOXYGEN__#if !defined LWIP_SOCKET_SELECT || defined __DOXYGEN__#if !defined LWIP_SOCKET_POLL || defined __DOXYGEN__#if !defined LWIP_STATS || defined __DOXYGEN__#if LWIP_STATS#if !defined LWIP_STATS_DISPLAY || defined __DOXYGEN__#if !defined LINK_STATS || defined __DOXYGEN__#if !defined ETHARP_STATS || defined __DOXYGEN__#if !defined IP_STATS || defined __DOXYGEN__#if !defined IPFRAG_STATS || defined __DOXYGEN__#if !defined ICMP_STATS || defined __DOXYGEN__#if !defined IGMP_STATS || defined __DOXYGEN__#if !defined UDP_STATS || defined __DOXYGEN__#if !defined TCP_STATS || defined __DOXYGEN__#if !defined MEM_STATS || defined __DOXYGEN__#if !defined MEMP_STATS || defined __DOXYGEN__#if !defined SYS_STATS || defined __DOXYGEN__#if !defined IP6_STATS || defined __DOXYGEN__#if !defined ICMP6_STATS || defined __DOXYGEN__#if !defined IP6_FRAG_STATS || defined __DOXYGEN__#if !defined MLD6_STATS || defined __DOXYGEN__#if !defined ND6_STATS || defined __DOXYGEN__#if !defined MIB2_STATS || defined __DOXYGEN__#if !defined LWIP_CHECKSUM_CTRL_PER_NETIF || defined __DOXYGEN__#if !defined CHECKSUM_GEN_IP || defined __DOXYGEN__#if !defined CHECKSUM_GEN_UDP || defined __DOXYGEN__#if !defined CHECKSUM_GEN_TCP || defined __DOXYGEN__#if !defined CHECKSUM_GEN_ICMP || defined __DOXYGEN__#if !defined CHECKSUM_GEN_ICMP6 || defined __DOXYGEN__#if !defined CHECKSUM_CHECK_IP || defined __DOXYGEN__#if !defined CHECKSUM_CHECK_UDP || defined __DOXYGEN__#if !defined CHECKSUM_CHECK_TCP || defined __DOXYGEN__#if !defined CHECKSUM_CHECK_ICMP || defined __DOXYGEN__#if !defined CHECKSUM_CHECK_ICMP6 || defined __DOXYGEN__#if !defined LWIP_CHECKSUM_ON_COPY || defined __DOXYGEN__#if !defined LWIP_IPV6 || defined __DOXYGEN__#if !defined IPV6_REASS_MAXAGE || defined __DOXYGEN__#if !defined LWIP_IPV6_SCOPES || defined __DOXYGEN__#if !defined LWIP_IPV6_SCOPES_DEBUG || defined __DOXYGEN__#if !defined LWIP_IPV6_NUM_ADDRESSES || defined __DOXYGEN__#if !defined LWIP_IPV6_FORWARD || defined __DOXYGEN__#if !defined LWIP_IPV6_FRAG || defined __DOXYGEN__#if !defined LWIP_IPV6_REASS || defined __DOXYGEN__#if !defined LWIP_IPV6_SEND_ROUTER_SOLICIT || defined __DOXYGEN__#if !defined LWIP_IPV6_AUTOCONFIG || defined __DOXYGEN__#if !defined LWIP_IPV6_ADDRESS_LIFETIMES || defined __DOXYGEN__#if !defined LWIP_IPV6_DUP_DETECT_ATTEMPTS || defined __DOXYGEN__#if !defined LWIP_ICMP6 || defined __DOXYGEN__#if !defined LWIP_ICMP6_DATASIZE || defined __DOXYGEN__#if !defined LWIP_ICMP6_HL || defined __DOXYGEN__#if !defined LWIP_IPV6_MLD || defined __DOXYGEN__#if !defined MEMP_NUM_MLD6_GROUP || defined __DOXYGEN__#if !defined LWIP_ND6_QUEUEING || defined __DOXYGEN__#if !defined MEMP_NUM_ND6_QUEUE || defined __DOXYGEN__#if !defined LWIP_ND6_NUM_NEIGHBORS || defined __DOXYGEN__#if !defined LWIP_ND6_NUM_DESTINATIONS || defined __DOXYGEN__#if !defined LWIP_ND6_NUM_PREFIXES || defined __DOXYGEN__#if !defined LWIP_ND6_NUM_ROUTERS || defined __DOXYGEN__#if !defined LWIP_ND6_MAX_MULTICAST_SOLICIT || defined __DOXYGEN__#if !defined LWIP_ND6_MAX_UNICAST_SOLICIT || defined __DOXYGEN__#if !defined LWIP_ND6_MAX_ANYCAST_DELAY_TIME || defined __DOXYGEN__#if !defined LWIP_ND6_MAX_NEIGHBOR_ADVERTISEMENT || defined __DOXYGEN__#if !defined LWIP_ND6_REACHABLE_TIME || defined __DOXYGEN__#if !defined LWIP_ND6_RETRANS_TIMER || defined __DOXYGEN__#if !defined LWIP_ND6_DELAY_FIRST_PROBE_TIME || defined __DOXYGEN__#if !defined LWIP_ND6_ALLOW_RA_UPDATES || defined __DOXYGEN__#if !defined LWIP_ND6_TCP_REACHABILITY_HINTS || defined __DOXYGEN__#if !defined LWIP_ND6_RDNSS_MAX_DNS_SERVERS || defined __DOXYGEN__#if !defined LWIP_IPV6_DHCP6 || defined __DOXYGEN__#if !defined LWIP_IPV6_DHCP6_STATEFUL || defined __DOXYGEN__#if !defined LWIP_IPV6_DHCP6_STATELESS || defined __DOXYGEN__#if !defined LWIP_DHCP6_GET_NTP_SRV || defined __DOXYGEN__#if !defined LWIP_DHCP6_MAX_NTP_SERVERS || defined __DOXYGEN__#if !defined LWIP_DHCP6_MAX_DNS_SERVERS || defined __DOXYGEN__#if !defined LWIP_DBG_MIN_LEVEL || defined __DOXYGEN__#if !defined LWIP_DBG_TYPES_ON || defined __DOXYGEN__#if !defined ETHARP_DEBUG || defined __DOXYGEN__#if !defined NETIF_DEBUG || defined __DOXYGEN__#if !defined PBUF_DEBUG || defined __DOXYGEN__#if !defined API_LIB_DEBUG || defined __DOXYGEN__#if !defined API_MSG_DEBUG || defined __DOXYGEN__#if !defined SOCKETS_DEBUG || defined __DOXYGEN__#if !defined ICMP_DEBUG || defined __DOXYGEN__#if !defined IGMP_DEBUG || defined __DOXYGEN__#if !defined INET_DEBUG || defined __DOXYGEN__#if !defined IP_DEBUG || defined __DOXYGEN__#if !defined IP_REASS_DEBUG || defined __DOXYGEN__#if !defined RAW_DEBUG || defined __DOXYGEN__#if !defined MEM_DEBUG || defined __DOXYGEN__#if !defined MEMP_DEBUG || defined __DOXYGEN__#if !defined SYS_DEBUG || defined __DOXYGEN__#if !defined TIMERS_DEBUG || defined __DOXYGEN__#if !defined TCP_DEBUG || defined __DOXYGEN__#if !defined TCP_INPUT_DEBUG || defined __DOXYGEN__#if !defined TCP_FR_DEBUG || defined __DOXYGEN__#if !defined TCP_RTO_DEBUG || defined __DOXYGEN__#if !defined TCP_CWND_DEBUG || defined __DOXYGEN__#if !defined TCP_WND_DEBUG || defined __DOXYGEN__#if !defined TCP_OUTPUT_DEBUG || defined __DOXYGEN__#if !defined TCP_RST_DEBUG || defined __DOXYGEN__#if !defined TCP_QLEN_DEBUG || defined __DOXYGEN__#if !defined UDP_DEBUG || defined __DOXYGEN__#if !defined TCPIP_DEBUG || defined __DOXYGEN__#if !defined SLIP_DEBUG || defined __DOXYGEN__#if !defined DHCP_DEBUG || defined __DOXYGEN__#if !defined AUTOIP_DEBUG || defined __DOXYGEN__#if !defined DNS_DEBUG || defined __DOXYGEN__#if !defined IP6_DEBUG || defined __DOXYGEN__#if !defined DHCP6_DEBUG || defined __DOXYGEN__#if !defined LWIP_TESTMODE#if !defined LWIP_PERF || defined __DOXYGEN__#if !defined LWIP_HTTPD_CGI || defined __DOXYGEN__#if !defined LWIP_HTTPD_CGI_SSI || defined __DOXYGEN__#if !defined LWIP_HTTPD_SSI || defined __DOXYGEN__#if !defined LWIP_HTTPD_SSI_RAW || defined __DOXYGEN__#if !defined LWIP_HTTPD_SSI_BY_FILE_EXTENSION || defined __DOXYGEN__#if !defined LWIP_HTTPD_SUPPORT_POST || defined __DOXYGEN__#if !defined LWIP_HTTPD_MAX_CGI_PARAMETERS || defined __DOXYGEN__#if !defined LWIP_HTTPD_SSI_MULTIPART || defined __DOXYGEN__#if !defined LWIP_HTTPD_MAX_TAG_NAME_LEN || defined __DOXYGEN__#if !defined LWIP_HTTPD_MAX_TAG_INSERT_LEN || defined __DOXYGEN__#if !defined LWIP_HTTPD_POST_MANUAL_WND || defined __DOXYGEN__#if !defined HTTPD_SERVER_AGENT || defined __DOXYGEN__#if !defined LWIP_HTTPD_DYNAMIC_HEADERS || defined __DOXYGEN__#if !defined HTTPD_DEBUG || defined __DOXYGEN__#if !defined HTTPD_USE_MEM_POOL || defined __DOXYGEN__#if !defined HTTPD_SERVER_PORT || defined __DOXYGEN__#if !defined HTTPD_SERVER_PORT_HTTPS || defined __DOXYGEN__#if !defined HTTPD_ENABLE_HTTPS || defined __DOXYGEN__#if !defined HTTPD_MAX_RETRIES || defined __DOXYGEN__#if !defined HTTPD_POLL_INTERVAL || defined __DOXYGEN__#if !defined HTTPD_TCP_PRIO || defined __DOXYGEN__#if !defined LWIP_HTTPD_TIMING || defined __DOXYGEN__#if !defined HTTPD_DEBUG_TIMING || defined __DOXYGEN__#if !defined LWIP_HTTPD_SUPPORT_EXTSTATUS || defined __DOXYGEN__#if !defined LWIP_HTTPD_SUPPORT_V09 || defined __DOXYGEN__#if !defined LWIP_HTTPD_SUPPORT_11_KEEPALIVE || defined __DOXYGEN__#if !defined LWIP_HTTPD_SUPPORT_REQUESTLIST || defined __DOXYGEN__#if LWIP_HTTPD_SUPPORT_REQUESTLIST#if !defined LWIP_HTTPD_REQ_QUEUELEN || defined __DOXYGEN__#if !defined LWIP_HTTPD_REQ_BUFSIZE || defined __DOXYGEN__#if !defined LWIP_HTTPD_MAX_REQ_LENGTH || defined __DOXYGEN__#if !defined LWIP_HTTPD_MAX_REQUEST_URI_LEN || defined __DOXYGEN__#if !defined LWIP_HTTPD_POST_MAX_RESPONSE_URI_LEN || defined __DOXYGEN__#if !defined LWIP_HTTPD_SSI_INCLUDE_TAG || defined __DOXYGEN__#if !defined LWIP_HTTPD_ABORT_ON_CLOSE_MEM_ERROR || defined __DOXYGEN__#if !defined LWIP_HTTPD_KILL_OLD_ON_CONNECTIONS_EXCEEDED || defined __DOXYGEN__#if !defined LWIP_HTTPD_OMIT_HEADER_FOR_EXTENSIONLESS_URI || defined __DOXYGEN__#if !defined HTTP_IS_TAG_VOLATILE || defined __DOXYGEN__#if !defined HTTPD_LIMIT_SENDING_TO_2MSS || defined __DOXYGEN__#if !defined HTTPD_MAX_WRITE_LEN || defined __DOXYGEN__#if HTTPD_LIMIT_SENDING_TO_2MSS#if !defined LWIP_HTTPD_CUSTOM_FILES || defined __DOXYGEN__#if !defined LWIP_HTTPD_DYNAMIC_FILE_READ || defined __DOXYGEN__#if !defined LWIP_HTTPD_FILE_STATE || defined __DOXYGEN__#if !defined HTTPD_PRECALCULATED_CHECKSUM || defined __DOXYGEN__#if !defined LWIP_HTTPD_FS_ASYNC_READ || defined __DOXYGEN__#if !defined HTTPD_FSDATA_FILE || defined __DOXYGEN__#if defined(HTTPD_USE_CUSTOM_FSDATA) && (HTTPD_USE_CUSTOM_FSDATA != 0)#if LWIP_PERF#if BYTE_ORDER == BIG_ENDIAN#if HTTPD_PRECALCULATED_CHECKSUM#if LWIP_HTTPD_CUSTOM_FILES#if LWIP_HTTPD_FILE_STATE#if LWIP_HTTPD_FS_ASYNC_READ#if LWIP_HTTPD_DYNAMIC_FILE_READ#if __BSD_VISIBLE || __POSIX_VISIBLE <= 200112#if __MISC_VISIBLE || __POSIX_VISIBLE < 200809 || __XSI_VISIBLE >= 700#if __MISC_VISIBLE || __POSIX_VISIBLE#if __MISC_VISIBLE || __POSIX_VISIBLE >= 200809 || __XSI_VISIBLE >= 4#if __GNU_VISIBLE && defined(__GNUC__)#if __GNU_VISIBLE && !defined(basename)#if FSDATA_FILE_ALIGNMENT==2#if FSDATA_FILE_ALIGNMENT==1#if LWIP_VERSION_IS_RELEASE#if LWIP_SUPPORT_CUSTOM_PBUF#if LWIP_TCP && TCP_QUEUE_OOSEQ && NO_SYS && PBUF_POOL_FREE_OOSEQ#if LWIP_TCP && TCP_QUEUE_OOSEQ && LWIP_WND_SCALE#if LWIP_HTTPD_CGI#if LWIP_HTTPD_CGI || LWIP_HTTPD_CGI_SSI#if LWIP_HTTPD_CGI_SSI#if defined(LWIP_HTTPD_FILE_STATE) && LWIP_HTTPD_FILE_STATE#if LWIP_HTTPD_SSI#if LWIP_HTTPD_SSI_RAW#if LWIP_HTTPD_SSI_MULTIPART#if LWIP_HTTPD_SUPPORT_POST#if LWIP_HTTPD_POST_MANUAL_WND#if HTTPD_ENABLE_HTTPS#if MEM_LIBC_MALLOC#if MEM_SIZE > 64000L#if LWIP_ALTCP && LWIP_TCP#if LWIP_IPV4 && IP_REASSEMBLY#if (IP_FRAG && !LWIP_NETIF_TX_SINGLE_PBUF) || (LWIP_IPV6 && LWIP_IPV6_FRAG)#if LWIP_NETCONN || LWIP_SOCKET#if NO_SYS==0#if LWIP_DNS#if LWIP_SOCKET && !LWIP_TCPIP_CORE_LOCKING#if LWIP_SOCKET && (LWIP_SOCKET_SELECT || LWIP_SOCKET_POLL)#if LWIP_NETIF_API#if LWIP_IPV4 && LWIP_ARP && ARP_QUEUEING#if LWIP_TIMERS && !LWIP_TIMERS_CUSTOM#if LWIP_DNS && LWIP_SOCKET#if LWIP_DNS && DNS_LOCAL_HOSTLIST && DNS_LOCAL_HOSTLIST_IS_DYNAMIC#if LWIP_IPV6 && LWIP_ND6_QUEUEING#if LWIP_IPV6 && LWIP_IPV6_REASS#if LWIP_IPV6 && LWIP_IPV6_MLD#if MEMP_USE_CUSTOM_POOLS#if MEM_OVERFLOW_CHECK || MEMP_OVERFLOW_CHECK#if MEM_SANITY_REGION_BEFORE > 0#if MEM_SANITY_REGION_AFTER > 0#if MEMP_OVERFLOW_CHECK#if !MEMP_MEM_MALLOC || MEMP_OVERFLOW_CHECK#if MEM_USE_POOLS && MEMP_USE_CUSTOM_POOLS#if defined(LWIP_DEBUG) || MEMP_OVERFLOW_CHECK || LWIP_STATS_DISPLAY#if MEMP_STATS#if !MEMP_MEM_MALLOC#if LWIP_STATS_LARGE#if defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY#if LINK_STATS#if ETHARP_STATS#if IPFRAG_STATS#if IP_STATS#if ICMP_STATS#if IGMP_STATS#if UDP_STATS#if TCP_STATS#if MEM_STATS#if SYS_STATS#if IP6_STATS#if ICMP6_STATS#if IP6_FRAG_STATS#if MLD6_STATS#if ND6_STATS#if MIB2_STATS#if LWIP_STATS_DISPLAY#if MEMP_MEM_MALLOC#if MEM_USE_POOLS#if MEMP_OVERFLOW_CHECK || (LWIP_STATS && MEM_STATS)#if LWIP_HTTPD_DYNAMIC_HEADERS#if LWIP_HTTPD_SUPPORT_11_KEEPALIVE#if LWIP_WND_SCALE#if LWIP_IPV6_SCOPES#if LWIP_IPV6_ADDRESS_LIFETIMES#if LWIP_DHCP#if LWIP_AUTOIP#if LWIP_IPV6_DHCP6#if LWIP_CHECKSUM_CTRL_PER_NETIF#define DP83848_H#define __MFXSTM32L152_H#define __STMPE811_H#define __STM32F769I_EVAL_H#define __TS_H#define __IO_H#define __IDD_H#define __STM32F769I_EVAL_IO_H#define __OTM8009A_H#define __ALIGN_BEGIN#define __STM32F7xx_HAL_DEF#define __STM32F769I_EVAL_SDRAM_H#define __FONTS_H#define __STM32F769I_EVAL_LCD_H#define __STM32F769I_EVAL_SD_H#define __STM32F769I_EVAL_SRAM_H#define __CMSIS_VERSION_H#define __BKPT(value)#define __SEV()#define __WFE()#define __WFI()#define __NOP()#define __COMPILER_BARRIER()#define __CMSIS_GCC_H#define __CMSIS_COMPILER_H#define ARM_MPU_ARMV7_H#define __CORE_CM7_H_DEPENDANT#define __CORE_CM7_H_GENERIC#define __SYSTEM_STM32F7XX_H#define __STM32F7xx_HAL_RCC_EX_H#define __STM32F7xx_HAL_RCC_H#define __STM32F7xx_HAL_GPIO_EX_H#define __STM32F7xx_HAL_GPIO_H#define __STM32F7xx_HAL_DMA_EX_H#define __STM32F7xx_HAL_DMA_H#define STM32F7xx_HAL_ETH_H#define LWIP_HDR_PROT_IANA_H#define LWIP_HDR_APPS_HTTPD_OPTS_H#define PERF_STOP(x)#define PERF_START#define LWIP_HDR_DEF_H#define LWIP_HDR_ERR_H#define LWIP_HDR_APPS_FS_H#define _STRINGS_H_#define _STRING_H_#define FSDATA_ALIGN_POST#define FSDATA_ALIGN_PRE#define LWIP_HDR_INIT_H#define pbuf_init()#define PBUF_CHECK_FREE_OOSEQ()#define LWIP_HDR_PBUF_H#define LWIP_HDR_APPS_HTTPD_H#define LWIP_HDR_MEM_H#define LWIP_MALLOC_MEMPOOL_END#define LWIP_MALLOC_MEMPOOL_START#define LWIP_MEMPOOL(name,num,size,desc)#define LWIP_HDR_MEM_PRIV_H#define LWIP_MEMPOOL_DECLARE_STATS_REFERENCE(name)#define LWIP_MEMPOOL_DECLARE_STATS_INSTANCE(name)#define DECLARE_LWIP_MEMPOOL_DESC(desc)#define LWIP_HDR_MEMP_PRIV_H#define LWIP_HDR_STATS_H#define LWIP_HDR_MEMP_H#define stats_display_sys(sys)#define stats_display_memp(mem,index)#define stats_display_mem(mem,name)#define stats_display_igmp(igmp,name)#define stats_display_proto(proto,name)#define stats_display()#define MIB2_STATS_INC(x)#define ND6_STATS_DISPLAY()#define ND6_STATS_INC(x)#define MLD6_STATS_DISPLAY()#define MLD6_STATS_INC(x)#define IP6_FRAG_STATS_DISPLAY()#define IP6_FRAG_STATS_INC(x)#define ICMP6_STATS_DISPLAY()#define ICMP6_STATS_INC(x)#define IP6_STATS_DISPLAY()#define IP6_STATS_INC(x)#define SYS_STATS_DISPLAY()#define SYS_STATS_INC_USED(x)#define SYS_STATS_DEC(x)#define SYS_STATS_INC(x)#define MEMP_STATS_DISPLAY(i)#define MEMP_STATS_DEC(x,i)#define MEM_STATS_DISPLAY()#define MEM_STATS_DEC_USED(x,y)#define MEM_STATS_INC_USED(x,y)#define MEM_STATS_INC(x)#define MEM_STATS_AVAIL(x,y)#define LINK_STATS_DISPLAY()#define LINK_STATS_INC(x)#define ETHARP_STATS_DISPLAY()#define ETHARP_STATS_INC(x)#define IPFRAG_STATS_DISPLAY()#define IPFRAG_STATS_INC(x)#define IP_STATS_DISPLAY()#define IP_STATS_INC(x)#define IGMP_STATS_DISPLAY()#define IGMP_STATS_INC(x)#define ICMP_STATS_DISPLAY()#define ICMP_STATS_INC(x)#define UDP_STATS_DISPLAY()#define UDP_STATS_INC(x)#define TCP_STATS_DISPLAY()#define TCP_STATS_INC(x)#define STATS_INC_USED(x,y,type)#define STATS_DEC(x)#define STATS_INC(x)#define stats_init()#define LWIP_HTTPD_STRUCTS_H#define LWIP_HDR_TCPBASE_H#define LWIP_HDR_IP4_ADDR_H#define LWIP_HDR_IP6_ADDR_H#define IP_SET_TYPE(ipaddr,iptype)#define IP_SET_TYPE_VAL(ipaddr,iptype)#define LWIP_HDR_IP_ADDR_H#define netif_invoke_ext_callback(netif,reason,args)#define netif_remove_ext_callback(callback)#define netif_add_ext_callback(callback,fn)#define NETIF_DECLARE_EXT_CALLBACK(name)#define NETIF_RESET_HINTS(netif)#define NETIF_SET_HINTS(netif,netifhint)#define IF__NETIF_CHECKSUM_ENABLED(netif,chksumflag)#define NETIF_SET_CHECKSUM_CTRL(netif,chksumflags)#define LWIP_HDR_NETIF_H#if LWIP_IPV4 && LWIP_IGMP#if LWIP_DHCP || LWIP_AUTOIP || LWIP_IGMP || LWIP_IPV6_MLD || LWIP_IPV6_DHCP6 || (LWIP_NUM_NETIF_CLIENT_DATA > 0)#if LWIP_NUM_NETIF_CLIENT_DATA > 0#if (LWIP_IPV4 && LWIP_ARP && (ARP_TABLE_SIZE > 0x7f)) || (LWIP_IPV6 && (LWIP_ND6_NUM_DESTINATIONS > 0x7f))#if LWIP_NETIF_HWADDRHINT#if !LWIP_SINGLE_NETIF#if LWIP_NETIF_STATUS_CALLBACK#if LWIP_NETIF_LINK_CALLBACK#if LWIP_NETIF_REMOVE_CALLBACK#if LWIP_NETIF_HOSTNAME#if LWIP_IPV6 && LWIP_ND6_ALLOW_RA_UPDATES#if LWIP_IPV6_AUTOCONFIG#if LWIP_IPV6_SEND_ROUTER_SOLICIT#if LWIP_NETIF_USE_HINTS#if ENABLE_LOOPBACK#if LWIP_LOOPBACK_MAX_PBUFS#if LWIP_SINGLE_NETIF#if !LWIP_NETIF_LOOPBACK_MULTITHREADING#if LWIP_ND6_ALLOW_RA_UPDATES#if LWIP_NETIF_EXT_STATUS_CALLBACK#if LWIP_IPV4_SRC_ROUTING#if IP_OPTIONS_SEND#if LWIP_MULTICAST_TX_OPTIONS#if IP_DEBUG#if IP6_DEBUG#if LWIP_IPV6 && LWIP_ICMP6#if LWIP_IPV4 && LWIP_ICMP#if LWIP_ICMP && LWIP_ICMP6#if LWIP_ALTCP#if LWIP_HTTPD_TIMING#if LWIP_TCP && LWIP_CALLBACK_API#if LWIP_HTTPD_POST_MAX_RESPONSE_URI_LEN > LWIP_HTTPD_MAX_REQUEST_URI_LEN#if LWIP_HTTPD_URI_BUF_LEN#if !LWIP_HTTPD_SSI_INCLUDE_TAG#if LWIP_HTTPD_KILL_OLD_ON_CONNECTIONS_EXCEEDED#if HTTPD_USE_MEM_POOL#if !LWIP_HTTPD_SSI_RAW#if LWIP_HTTPD_OMIT_HEADER_FOR_EXTENSIONLESS_URI#if LWIP_HTTPD_SSI_INCLUDE_TAG#if LWIP_HTTPD_DYNAMIC_FILE_READ && !LWIP_HTTPD_SSI_INCLUDE_TAG#if LWIP_HTTPD_SUPPORT_POST && LWIP_HTTPD_POST_MANUAL_WND#if LWIP_HTTPD_SUPPORT_EXTSTATUS#if LWIP_HTTPD_SUPPORT_V09#if LWIP_HTTPD_SSI && (LWIP_HTTPD_SSI_BY_FILE_EXTENSION == 1)#if !LWIP_HTTPD_SSI#if LWIP_HTTPD_MAX_REQUEST_URI_LEN#if LWIP_HTTPD_SSI_BY_FILE_EXTENSION#if !LWIP_HTTPD_SUPPORT_V09#if !LWIP_HTTPD_DYNAMIC_FILE_READ#if !LWIP_HTTPD_DYNAMIC_HEADERS#if LWIP_HTTPD_ABORT_ON_CLOSE_MEM_ERROR#if LWIP_ALTCP_TLS#if BYTE_ORDER == LITTLE_ENDIAN#if !defined(lwip_htons)#if !defined(lwip_htonl)#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_XID) != 0)#if DNS_TABLE_SIZE > 255#if DNS_MAX_SERVERS > 255#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING) != 0)#if DNS_MAX_REQUESTS > 255#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)#if DNS_MAX_SOURCE_PORTS > 255#if LWIP_DNS_SUPPORT_MDNS_QUERIES#if DNS_LOCAL_HOSTLIST#if DNS_LOCAL_HOSTLIST_IS_DYNAMIC#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) == 0)#if DNS_LOCAL_HOSTLIST_IS_DYNAMIC && defined(DNS_LOCAL_HOSTLIST_INIT)#if ((LWIP_DNS_SECURE & (LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING | LWIP_DNS_SECURE_RAND_SRC_PORT)) != 0)#if LWIP_HAVE_LOOPIF#if (LWIP_CHKSUM_ALGORITHM == 1)#if (LWIP_CHKSUM_ALGORITHM == 2)#if (LWIP_CHKSUM_ALGORITHM == 3)#if (LWIP_CHKSUM_COPY_ALGORITHM == 1)#if !defined(in_addr_t) && !defined(IN_ADDR_T_DEFINED)#if LWIP_SOCKET#if !defined(sa_family_t) && !defined(SA_FAMILY_T_DEFINED)#if !defined(in_port_t) && !defined(IN_PORT_T_DEFINED)#if !defined(socklen_t) && !defined(SOCKLEN_T_DEFINED)#if !defined IOV_MAX#if !defined(iovec)#if !defined(FIONREAD) || !defined(FIONBIO)#if !defined(POLLIN) && !defined(POLLOUT)#if LWIP_TIMEVAL_PRIVATE#if LWIP_COMPAT_SOCKETS == 2#if LWIP_POSIX_SOCKETS_IO_NAMES#if LWIP_COMPAT_SOCKETS#if LWIP_COMPAT_SOCKETS != 2#if LWIP_DEBUG_TIMERNAMES#if LWIP_TIMERS#if LWIP_TESTMODE#if LWIP_ND6_TCP_REACHABILITY_HINTS#if LWIP_IPV6_MLD && LWIP_IPV6#if PPP_SUPPORT#if PPP_USE_PBUF_RAM#if VJ_SUPPORT#if PPP_IPV6_SUPPORT#if CCP_SUPPORT#if ECP_SUPPORT#if PAP_SUPPORT#if LQR_SUPPORT#if CHAP_SUPPORT#if CBCP_SUPPORT#if EAP_SUPPORT#if PPP_SERVER#if PPP_STATS_SUPPORT#if PPP_IDLETIMELIMIT#if PRINTPKT_SUPPORT#if PPP_DATAINPUT#if PPP_OPTIONS#if DEMAND_SUPPORT#if MSCHAP_SUPPORT#if PPP_IPV4_SUPPORT#if PPP_PROTOCOLNAME#if PPP_AUTH_SUPPORT#if (!IP_SOF_BROADCAST && IP_SOF_BROADCAST_RECV)#if (!LWIP_UDP && LWIP_UDPLITE)#if (!LWIP_UDP && LWIP_DHCP)#if (!LWIP_UDP && !LWIP_RAW && LWIP_MULTICAST_TX_OPTIONS)#if (!LWIP_UDP && LWIP_DNS)#if (LWIP_ARP && ARP_QUEUEING && (MEMP_NUM_ARP_QUEUE<=0))#if (LWIP_RAW && (MEMP_NUM_RAW_PCB<=0))#if (LWIP_UDP && (MEMP_NUM_UDP_PCB<=0))#if (LWIP_TCP && (MEMP_NUM_TCP_PCB<=0))#if (LWIP_IGMP && (MEMP_NUM_IGMP_GROUP<=1))#if (LWIP_IGMP && !LWIP_MULTICAST_TX_OPTIONS)#if (LWIP_IGMP && !LWIP_IPV4)#if ((LWIP_NETCONN || LWIP_SOCKET) && (MEMP_NUM_TCPIP_MSG_API<=0))#if LWIP_TIMERS && (MEMP_NUM_SYS_TIMEOUT < LWIP_NUM_SYS_TIMEOUT_INTERNAL)#if (IP_REASSEMBLY && (MEMP_NUM_REASSDATA > IP_REASS_MAX_PBUFS))#if (LWIP_TCP && (TCP_WND > 0xffffffff))#if (LWIP_TCP && (TCP_RCV_SCALE > 14))#if (LWIP_TCP && (TCP_WND > (0xFFFFU << TCP_RCV_SCALE)))#if (LWIP_TCP && ((TCP_WND >> TCP_RCV_SCALE) == 0))#if (LWIP_TCP && (TCP_WND > 0xffff))#if (LWIP_TCP && (TCP_SND_QUEUELEN > 0xffff))#if (LWIP_TCP && (TCP_SND_QUEUELEN < 2))#if (LWIP_TCP && ((TCP_MAXRTX > 12) || (TCP_SYNMAXRTX > 12)))#if (LWIP_TCP && TCP_LISTEN_BACKLOG && ((TCP_DEFAULT_LISTEN_BACKLOG < 0) || (TCP_DEFAULT_LISTEN_BACKLOG > 0xff)))#if (LWIP_TCP && LWIP_TCP_SACK_OUT && !TCP_QUEUE_OOSEQ)#if (LWIP_TCP && LWIP_TCP_SACK_OUT && (LWIP_TCP_MAX_SACK_NUM < 1))#if (LWIP_NETIF_API && (NO_SYS==1))#if ((LWIP_SOCKET || LWIP_NETCONN) && (NO_SYS==1))#if (LWIP_PPP_API && (NO_SYS==1))#if (LWIP_PPP_API && (PPP_SUPPORT==0))#if (((!LWIP_DHCP) || (!LWIP_AUTOIP)) && LWIP_DHCP_AUTOIP_COOP)#if (((!LWIP_DHCP) || (!LWIP_ARP)) && DHCP_DOES_ARP_CHECK)#if (!LWIP_ARP && LWIP_AUTOIP)#if (LWIP_TCP && ((LWIP_EVENT_API && LWIP_CALLBACK_API) || (!LWIP_EVENT_API && !LWIP_CALLBACK_API)))#if (LWIP_ALTCP && LWIP_EVENT_API)#if (MEM_LIBC_MALLOC && MEM_USE_POOLS)#if (MEM_USE_POOLS && !MEMP_USE_CUSTOM_POOLS)#if (PBUF_POOL_BUFSIZE <= MEM_ALIGNMENT)#if (DNS_LOCAL_HOSTLIST && !DNS_LOCAL_HOSTLIST_IS_DYNAMIC && !(defined(DNS_LOCAL_HOSTLIST_INIT)))#if PPP_SUPPORT && !PPPOS_SUPPORT && !PPPOE_SUPPORT && !PPPOL2TP_SUPPORT#if PPP_SUPPORT && !PPP_IPV4_SUPPORT && !PPP_IPV6_SUPPORT#if PPP_SUPPORT && PPP_IPV4_SUPPORT && !LWIP_IPV4#if PPP_SUPPORT && PPP_IPV6_SUPPORT && !LWIP_IPV6#if !LWIP_ETHERNET && (LWIP_ARP || PPPOE_SUPPORT)#if LWIP_TCPIP_CORE_LOCKING_INPUT && !LWIP_TCPIP_CORE_LOCKING#if LWIP_TCP && LWIP_NETIF_TX_SINGLE_PBUF && !TCP_OVERSIZE#if LWIP_NETCONN && LWIP_TCP#if NETCONN_COPY != TCP_WRITE_FLAG_COPY#if NETCONN_MORE != TCP_WRITE_FLAG_MORE#if !NO_SYS && LWIP_TCPIP_CORE_LOCKING && LWIP_COMPAT_MUTEX && !defined(LWIP_COMPAT_MUTEX_ALLOWED)#if !LWIP_DISABLE_MEMP_SANITY_CHECKS#if !MEMP_NUM_NETCONN && LWIP_SOCKET#if MEMP_NUM_NETCONN > (MEMP_NUM_TCP_PCB+MEMP_NUM_TCP_PCB_LISTEN+MEMP_NUM_UDP_PCB+MEMP_NUM_RAW_PCB)#if !LWIP_DISABLE_TCP_SANITY_CHECKS#if !MEMP_MEM_MALLOC && (MEMP_NUM_TCP_SEG < TCP_SND_QUEUELEN)#if TCP_SND_BUF < (2 * TCP_MSS)#if TCP_SND_QUEUELEN < (2 * (TCP_SND_BUF / TCP_MSS))#if TCP_SNDLOWAT >= TCP_SND_BUF#if TCP_SNDLOWAT >= (0xFFFF - (4 * TCP_MSS))#if TCP_SNDQUEUELOWAT >= TCP_SND_QUEUELEN#if !MEMP_MEM_MALLOC && PBUF_POOL_SIZE && (PBUF_POOL_BUFSIZE <= (PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN))#if !MEMP_MEM_MALLOC && PBUF_POOL_SIZE && (TCP_WND > (PBUF_POOL_SIZE * (PBUF_POOL_BUFSIZE - (PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN))))#if TCP_WND < TCP_MSS#if LWIP_ARP#if LWIP_IPV4 || LWIP_IPV6#if LWIP_IPV4 && LWIP_AUTOIP#if LWIP_IPV4 && LWIP_DHCP#if LWIP_DNS && LWIP_DHCP_MAX_DNS_SERVERS#if DNS_MAX_SERVERS > LWIP_DHCP_MAX_DNS_SERVERS#if LWIP_DHCP_PROVIDE_DNS_SERVERS#if LWIP_DHCP_GET_NTP_SRV#if DHCP_DOES_ARP_CHECK#if LWIP_DHCP_PROVIDE_DNS_SERVERS || LWIP_DHCP_GET_NTP_SRV#if LWIP_DHCP_BOOTP_FILE#if LWIP_DHCP_AUTOIP_COOPsizeof(<expr>)initializer for b_gaininitializer for S5K5CAG_QQVGAinitializer for S5K5CAG_QVGAinitializer for S5K5CAG_VGAinitializer for S5K5CAG_480x272initializer for S5K5CAG_Commoninitializer for s5k5cag_drvinitializer for CameraRotationinitializer for uwAPB1Prescalerinitializer for uwPrescalerValueinitializer for APBPrescTableinitializer for AHBPrescTableinitializer for SystemCoreClockinitializer for cntinitializer for lengthinitializer for cFont#define portENTER_CRITICAL() vPortEnterCritical()#define taskENTER_CRITICAL() portENTER_CRITICAL()#define portEXIT_CRITICAL() vPortExitCritical()#define taskEXIT_CRITICAL() portEXIT_CRITICAL()#define queueLOCKED_UNMODIFIED ( ( int8_t ) 0 )#define configUSE_QUEUE_SETS 0#define listLIST_IS_EMPTY(pxList) ( ( ( pxList )->uxNumberOfItems == ( UBaseType_t ) 0 ) ? pdTRUE : pdFALSE )#define queueUNLOCKED ( ( int8_t ) -1 )#define uxQueueType pcHead#define queueQUEUE_IS_MUTEX NULL#define listCURRENT_LIST_LENGTH(pxList) ( ( pxList )->uxNumberOfItems )#define configMAX_PRIORITIES ( 7 )#define listGET_ITEM_VALUE_OF_HEAD_ENTRY(pxList) ( ( ( pxList )->xListEnd ).pxNext->xItemValue )#define portASSERT_IF_INTERRUPT_PRIORITY_INVALID() vPortValidateInterruptPriority()#define pdFAIL ( pdFALSE )#define taskSCHEDULER_SUSPENDED ( ( BaseType_t ) 0 )#define queueYIELD_IF_USING_PREEMPTION() portYIELD_WITHIN_API()#define portYIELD_WITHIN_API portYIELD#define errQUEUE_EMPTY ( ( BaseType_t ) 0 )#define prvLockQueue(pxQueue) taskENTER_CRITICAL(); { if( ( pxQueue )->cRxLock == queueUNLOCKED ) { ( pxQueue )->cRxLock = queueLOCKED_UNMODIFIED; } if( ( pxQueue )->cTxLock == queueUNLOCKED ) { ( pxQueue )->cTxLock = queueLOCKED_UNMODIFIED; } } taskEXIT_CRITICAL()#define errQUEUE_FULL ( ( BaseType_t ) 0 )#define queueSEMAPHORE_QUEUE_ITEM_LENGTH ( ( UBaseType_t ) 0 )#define queueMUTEX_GIVE_BLOCK_TIME ( ( TickType_t ) 0U )#define INCLUDE_xQueueGetMutexHolder 0#define INCLUDE_xSemaphoreGetMutexHolder INCLUDE_xQueueGetMutexHolder#define configUSE_PREEMPTION 1#define configSTACK_DEPTH_TYPE uint16_t#define portNUM_CONFIGURABLE_REGIONS 1#define xTaskNotifyGive(xTaskToNotify) xTaskGenericNotify( ( xTaskToNotify ), ( 0 ), eIncrement, NULL )#define xTaskNotifyAndQueryFromISR(xTaskToNotify,ulValue,eAction,pulPreviousNotificationValue,pxHigherPriorityTaskWoken) xTaskGenericNotifyFromISR( ( xTaskToNotify ), ( ulValue ), ( eAction ), ( pulPreviousNotificationValue ), ( pxHigherPriorityTaskWoken ) )#define xTaskNotifyFromISR(xTaskToNotify,ulValue,eAction,pxHigherPriorityTaskWoken) xTaskGenericNotifyFromISR( ( xTaskToNotify ), ( ulValue ), ( eAction ), NULL, ( pxHigherPriorityTaskWoken ) )#define xTaskNotifyAndQuery(xTaskToNotify,ulValue,eAction,pulPreviousNotifyValue) xTaskGenericNotify( ( xTaskToNotify ), ( ulValue ), ( eAction ), ( pulPreviousNotifyValue ) )#define xTaskNotify(xTaskToNotify,ulValue,eAction) xTaskGenericNotify( ( xTaskToNotify ), ( ulValue ), ( eAction ), NULL )#define taskSCHEDULER_RUNNING ( ( BaseType_t ) 2 )#define taskENABLE_INTERRUPTS() portENABLE_INTERRUPTS()#define taskEXIT_CRITICAL_FROM_ISR(x) portCLEAR_INTERRUPT_MASK_FROM_ISR( x )#define taskENTER_CRITICAL_FROM_ISR() portSET_INTERRUPT_MASK_FROM_ISR()#define tskMPU_REGION_DEVICE_MEMORY ( 1UL << 4UL )#define tskMPU_REGION_NORMAL_MEMORY ( 1UL << 3UL )#define tskMPU_REGION_EXECUTE_NEVER ( 1UL << 2UL )#define tskMPU_REGION_READ_WRITE ( 1UL << 1UL )#define tskMPU_REGION_READ_ONLY ( 1UL << 0UL )#define tskKERNEL_VERSION_BUILD 0#define tskKERNEL_VERSION_MINOR 2#define tskKERNEL_VERSION_MAJOR 10#define tskKERNEL_VERSION_NUMBER "V10.2.0"#define configNUM_THREAD_LOCAL_STORAGE_POINTERS 0#define configUSE_APPLICATION_TASK_TAG 0#define portUSING_MPU_WRAPPERS 0#define portSTACK_GROWTH ( -1 )#define configCHECK_FOR_STACK_OVERFLOW 0#define portRESET_READY_PRIORITY(uxPriority,uxReadyPriorities) ( uxReadyPriorities ) &= ~( 1UL << ( uxPriority ) )#define listSET_LIST_ITEM_VALUE(pxListItem,xValue) ( ( pxListItem )->xItemValue = ( xValue ) )#define prvGetTCBFromHandle(pxHandle) ( ( ( pxHandle ) == NULL ) ? pxCurrentTCB : ( pxHandle ) )#define taskNOTIFICATION_RECEIVED ( ( uint8_t ) 2 )#define taskNOT_WAITING_NOTIFICATION ( ( uint8_t ) 0 )#define taskWAITING_NOTIFICATION ( ( uint8_t ) 1 )#define listLIST_ITEM_CONTAINER(pxListItem) ( ( pxListItem )->pxContainer )#define prvAddTaskToReadyList(pxTCB) traceMOVED_TASK_TO_READY_STATE( pxTCB ); taskRECORD_READY_PRIORITY( ( pxTCB )->uxPriority ); vListInsertEnd( &( pxReadyTasksLists[ ( pxTCB )->uxPriority ] ), &( ( pxTCB )->xStateListItem ) ); tracePOST_MOVED_TASK_TO_READY_STATE( pxTCB )#define taskRECORD_READY_PRIORITY(uxPriority) portRECORD_READY_PRIORITY( uxPriority, uxTopReadyPriority )#define portRECORD_READY_PRIORITY(uxPriority,uxReadyPriorities) ( uxReadyPriorities ) |= ( 1UL << ( uxPriority ) )#define taskYIELD_IF_USING_PREEMPTION() portYIELD_WITHIN_API()#define listGET_LIST_ITEM_VALUE(pxListItem) ( ( pxListItem )->xItemValue )#define tskRUNNING_CHAR ( 'X' )#define tskREADY_CHAR ( 'R' )#define tskBLOCKED_CHAR ( 'B' )#define tskSUSPENDED_CHAR ( 'S' )#define tskDELETED_CHAR ( 'D' )#define configMAX_TASK_NAME_LEN ( 16 )#define taskEVENT_LIST_ITEM_VALUE_IN_USE 0x80000000UL#define listIS_CONTAINED_WITHIN(pxList,pxListItem) ( ( ( pxListItem )->pxContainer == ( pxList ) ) ? ( pdTRUE ) : ( pdFALSE ) )#define taskRESET_READY_PRIORITY(uxPriority) { if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ ( uxPriority ) ] ) ) == ( UBaseType_t ) 0 ) { portRESET_READY_PRIORITY( ( uxPriority ), ( uxTopReadyPriority ) ); } }#define listGET_OWNER_OF_HEAD_ENTRY(pxList) ( (&( ( pxList )->xListEnd ))->pxNext->pvOwner )#define portCLEAN_UP_TCB(pxTCB) ( void ) pxTCB#define configUSE_NEWLIB_REENTRANT 0#define tskSTACK_FILL_BYTE ( 0xa5U )#define listGET_OWNER_OF_NEXT_ENTRY(pxTCB,pxList) { List_t * const pxConstList = ( pxList ); ( pxConstList )->pxIndex = ( pxConstList )->pxIndex->pxNext; if( ( void * ) ( pxConstList )->pxIndex == ( void * ) &( ( pxConstList )->xListEnd ) ) { ( pxConstList )->pxIndex = ( pxConstList )->pxIndex->pxNext; } ( pxTCB ) = ( pxConstList )->pxIndex->pvOwner; }#define configGENERATE_RUN_TIME_STATS 0#define portTASK_FUNCTION(vFunction,pvParameters) void vFunction( void *pvParameters )#define configIDLE_SHOULD_YIELD 1#define configUSE_IDLE_HOOK 0#define listGET_LIST_ITEM_OWNER(pxListItem) ( ( pxListItem )->pvOwner )#define configUSE_POSIX_ERRNO 0#define taskSELECT_HIGHEST_PRIORITY_TASK() { UBaseType_t uxTopPriority; portGET_HIGHEST_PRIORITY( uxTopPriority, uxTopReadyPriority ); configASSERT( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ uxTopPriority ] ) ) > 0 ); listGET_OWNER_OF_NEXT_ENTRY( pxCurrentTCB, &( pxReadyTasksLists[ uxTopPriority ] ) ); }#define portGET_HIGHEST_PRIORITY(uxTopPriority,uxReadyPriorities) uxTopPriority = ( 31UL - ( uint32_t ) ucPortCountLeadingZeros( ( uxReadyPriorities ) ) )#define taskSWITCH_DELAYED_LISTS() { List_t *pxTemp; configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) ); pxTemp = pxDelayedTaskList; pxDelayedTaskList = pxOverflowDelayedTaskList; pxOverflowDelayedTaskList = pxTemp; xNumOfOverflows++; prvResetNextTaskUnblockTime(); }#define configUSE_TIME_SLICING 1#define configUSE_TICK_HOOK 0#define portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR() 0#define portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR(x) ( void ) x#define portMEMORY_BARRIER() __asm volatile( "" ::: "memory" )#define configIDLE_TASK_NAME "IDLE"#define configMINIMAL_STACK_SIZE ( ( uint16_t ) 128 )#define portPRIVILEGE_BIT ( ( UBaseType_t ) 0x00 )#define configINITIAL_TICK_COUNT 0#define errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY ( -1 )#define portSETUP_TCB(pxTCB) ( void ) pxTCB#define portPOINTER_SIZE_TYPE uint32_t#define configRECORD_STACK_HIGH_ADDRESS 0#define listSET_LIST_ITEM_OWNER(pxListItem,pxOwner) ( ( pxListItem )->pvOwner = ( void * ) ( pxOwner ) )#define portHAS_STACK_OVERFLOW_CHECKING 0#define tskSET_NEW_STACKS_TO_KNOWN_VALUE 1#define portCRITICAL_NESTING_IN_TCB 0#define tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE ( ( ( portUSING_MPU_WRAPPERS == 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) || ( ( portUSING_MPU_WRAPPERS == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) )#define tskSTATICALLY_ALLOCATED_STACK_AND_TCB ( ( uint8_t ) 2 )#define tskSTATICALLY_ALLOCATED_STACK_ONLY ( ( uint8_t ) 1 )#define tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB ( ( uint8_t ) 0 )#define portTASK_FUNCTION_PROTO(vFunction,pvParameters) void vFunction( void *pvParameters )#define INCLUDE_uxTaskGetStackHighWaterMark 0#define INCLUDE_uxTaskGetStackHighWaterMark2 0#define configINCLUDE_FREERTOS_TASK_C_ADDITIONS_H 0#define INCLUDE_xTaskGetIdleTaskHandle 0#define INCLUDE_xTaskResumeFromISR 1#define INCLUDE_xTaskGetHandle 0#define configUSE_16_BIT_TICKS 0#define configUSE_PORT_OPTIMISED_TASK_SELECTION 1#define INCLUDE_xTimerPendFunctionCall 0#define JFREE free#define JMALLOC malloc#define MAX_ALLOC_CHUNK 0x10000#define offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)#define __STDC_VERSION__ 201112L#define __WCHAR_TYPE__ unsigned int#define __SIZE_TYPE__ unsigned int#define __PTRDIFF_TYPE__ int#define _stdout_r(x) _REENT_STDOUT(x)#define __sgetc_r(__ptr,__p) __sgetc_raw_r(__ptr, __p)#define _stdin_r(x) _REENT_STDIN(x)#define __sgetc_raw_r(__ptr,__f) (--(__f)->_r < 0 ? __srget_r(__ptr, __f) : (int)(*(__f)->_p++))#define L_ctermid 16#define fast_putc(x,p) (--(p)->_w < 0 ? __swbuf_r(_REENT, (int)(x), p) == EOF : (*(p)->_p = (x), (p)->_p++, 0))#define putchar_unlocked(_c) _putchar_unlocked(_c)#define getchar_unlocked() _getchar_unlocked()#define __sfileno(p) ((p)->_file)#define __sclearerr(p) ((void)((p)->_flags &= ~(__SERR|__SEOF)))#define __sferror(p) ((int)(((p)->_flags & __SERR) != 0))#define __sfeof(p) ((int)(((p)->_flags & __SEOF) != 0))#define fwopen(__cookie,__fn) funopen(__cookie, NULL, __fn, NULL, NULL)#define fropen(__cookie,__fn) funopen(__cookie, __fn, NULL, NULL, NULL)#define __VALIST __gnuc_va_list#define _stderr_r(x) _REENT_STDERR(x)#define stderr _REENT_STDERR(_REENT)#define stdout _REENT_STDOUT(_REENT)#define stdin _REENT_STDIN(_REENT)#define TMP_MAX 26#define SEEK_END 2#define SEEK_CUR 1#define SEEK_SET 0#define P_tmpdir "/tmp"#define L_tmpnam FILENAME_MAX#define FILENAME_MAX 1024#define FOPEN_MAX 20#define BUFSIZ 1024#define EOF (-1)#define _IONBF 2#define _IOLBF 1#define _IOFBF 0#define __SWID 0x2000#define __SNLK 0x0001#define __SL64 0x8000#define __SORD 0x2000#define __SOFF 0x1000#define __SNPT 0x0800#define __SOPT 0x0400#define __SSTR 0x0200#define __SAPP 0x0100#define __SMBF 0x0080#define __SERR 0x0040#define __SEOF 0x0020#define __SRW 0x0010#define __SWR 0x0008#define __SRD 0x0004#define __SNBF 0x0002#define __SLBF 0x0001#define _ATTRIBUTE(attrs) __attribute__ (attrs)#define __SSP_FORTIFY_LEVEL 0#define __POSIX_VISIBLE 202405#define __XSI_VISIBLE 0#define __GNU_VISIBLE 0#define __MISC_VISIBLE 1#define _ELIDABLE_INLINE static __inline__#define __BSD_VISIBLE 1#define __restrict restrict#define __ATFILE_VISIBLE 1#define __ISO_C_VISIBLE 2011#define __LARGEFILE_VISIBLE 0#define __result_use_check __attribute__((__warn_unused_result__))#define __malloc_like __attribute__((__malloc__))#define SIZEOF(object) ((size_t) sizeof(object))#define MEMCOPY(dest,src,size) memcpy((void *)(dest), (const void *)(src), (size_t)(size))#define MEMZERO(target,size) memset((void *)(target), 0, (size_t)(size))#define FAST_FLOAT float#define MULTIPLIER int#define INLINE inline#define RGB_PIXELSIZE 3#define RGB_BLUE 0#define RGB_GREEN 1#define RGB_RED 2#define TRUE 1#define FALSE 0#define JMETHOD(type,methodname,arglist) type (*methodname) arglist#define EXTERN(type) extern type#define GLOBAL(type) type#define LOCAL(type) static type#define METHODDEF(type) static type#define JPEG_MAX_DIMENSION 65500L#define GETJOCTET(value) (value)#define CENTERJSAMPLE 128#define MAXJSAMPLE 255#define GETJSAMPLE(value) ((int) (value))#define MAX_COMPONENTS 10#define BITS_IN_JSAMPLE 8#define DCTSIZE2 64#define FMEMZERO(target,size) MEMZERO(target,size)#define RIGHT_SHIFT(x,shft) ((x) >> (shft))#define MIN(a,b) ((a) < (b) ? (a) : (b))#define MAX(a,b) ((a) > (b) ? (a) : (b))#define DSTATE_STOPPING 210#define DSTATE_RDCOEFS 209#define DSTATE_BUFPOST 208#define DSTATE_BUFIMAGE 207#define DSTATE_RAW_OK 206#define DSTATE_SCANNING 205#define DSTATE_PRESCAN 204#define DSTATE_PRELOAD 203#define DSTATE_READY 202#define DSTATE_INHEADER 201#define DSTATE_START 200#define CSTATE_WRCOEFS 103#define CSTATE_RAW_OK 102#define CSTATE_SCANNING 101#define CSTATE_START 100#define JPP(arglist) arglist#define TRACEMSS(cinfo,lvl,code,str) ((cinfo)->err->msg_code = (code), strncpy((cinfo)->err->msg_parm.s, (str), JMSG_STR_PARM_MAX), (*(cinfo)->err->emit_message) ((j_common_ptr) (cinfo), (lvl)))#define TRACEMS8(cinfo,lvl,code,p1,p2,p3,p4,p5,p6,p7,p8) MAKESTMT(int * _mp = (cinfo)->err->msg_parm.i; _mp[0] = (p1); _mp[1] = (p2); _mp[2] = (p3); _mp[3] = (p4); _mp[4] = (p5); _mp[5] = (p6); _mp[6] = (p7); _mp[7] = (p8); (cinfo)->err->msg_code = (code); (*(cinfo)->err->emit_message) ((j_common_ptr) (cinfo), (lvl)); )#define TRACEMS5(cinfo,lvl,code,p1,p2,p3,p4,p5) MAKESTMT(int * _mp = (cinfo)->err->msg_parm.i; _mp[0] = (p1); _mp[1] = (p2); _mp[2] = (p3); _mp[3] = (p4); _mp[4] = (p5); (cinfo)->err->msg_code = (code); (*(cinfo)->err->emit_message) ((j_common_ptr) (cinfo), (lvl)); )#define TRACEMS4(cinfo,lvl,code,p1,p2,p3,p4) MAKESTMT(int * _mp = (cinfo)->err->msg_parm.i; _mp[0] = (p1); _mp[1] = (p2); _mp[2] = (p3); _mp[3] = (p4); (cinfo)->err->msg_code = (code); (*(cinfo)->err->emit_message) ((j_common_ptr) (cinfo), (lvl)); )#define TRACEMS3(cinfo,lvl,code,p1,p2,p3) MAKESTMT(int * _mp = (cinfo)->err->msg_parm.i; _mp[0] = (p1); _mp[1] = (p2); _mp[2] = (p3); (cinfo)->err->msg_code = (code); (*(cinfo)->err->emit_message) ((j_common_ptr) (cinfo), (lvl)); )#define TRACEMS2(cinfo,lvl,code,p1,p2) ((cinfo)->err->msg_code = (code), (cinfo)->err->msg_parm.i[0] = (p1), (cinfo)->err->msg_parm.i[1] = (p2), (*(cinfo)->err->emit_message) ((j_common_ptr) (cinfo), (lvl)))#define TRACEMS1(cinfo,lvl,code,p1) ((cinfo)->err->msg_code = (code), (cinfo)->err->msg_parm.i[0] = (p1), (*(cinfo)->err->emit_message) ((j_common_ptr) (cinfo), (lvl)))#define TRACEMS(cinfo,lvl,code) ((cinfo)->err->msg_code = (code), (*(cinfo)->err->emit_message) ((j_common_ptr) (cinfo), (lvl)))#define WARNMS2(cinfo,code,p1,p2) ((cinfo)->err->msg_code = (code), (cinfo)->err->msg_parm.i[0] = (p1), (cinfo)->err->msg_parm.i[1] = (p2), (*(cinfo)->err->emit_message) ((j_common_ptr) (cinfo), -1))#define WARNMS1(cinfo,code,p1) ((cinfo)->err->msg_code = (code), (cinfo)->err->msg_parm.i[0] = (p1), (*(cinfo)->err->emit_message) ((j_common_ptr) (cinfo), -1))#define WARNMS(cinfo,code) ((cinfo)->err->msg_code = (code), (*(cinfo)->err->emit_message) ((j_common_ptr) (cinfo), -1))#define MAKESTMT(stuff) do { stuff } while (0)#define ERREXITS(cinfo,code,str) ((cinfo)->err->msg_code = (code), strncpy((cinfo)->err->msg_parm.s, (str), JMSG_STR_PARM_MAX), (*(cinfo)->err->error_exit) ((j_common_ptr) (cinfo)))#define ERREXIT6(cinfo,code,p1,p2,p3,p4,p5,p6) ((cinfo)->err->msg_code = (code), (cinfo)->err->msg_parm.i[0] = (p1), (cinfo)->err->msg_parm.i[1] = (p2), (cinfo)->err->msg_parm.i[2] = (p3), (cinfo)->err->msg_parm.i[3] = (p4), (cinfo)->err->msg_parm.i[4] = (p5), (cinfo)->err->msg_parm.i[5] = (p6), (*(cinfo)->err->error_exit) ((j_common_ptr) (cinfo)))#define ERREXIT4(cinfo,code,p1,p2,p3,p4) ((cinfo)->err->msg_code = (code), (cinfo)->err->msg_parm.i[0] = (p1), (cinfo)->err->msg_parm.i[1] = (p2), (cinfo)->err->msg_parm.i[2] = (p3), (cinfo)->err->msg_parm.i[3] = (p4), (*(cinfo)->err->error_exit) ((j_common_ptr) (cinfo)))#define ERREXIT3(cinfo,code,p1,p2,p3) ((cinfo)->err->msg_code = (code), (cinfo)->err->msg_parm.i[0] = (p1), (cinfo)->err->msg_parm.i[1] = (p2), (cinfo)->err->msg_parm.i[2] = (p3), (*(cinfo)->err->error_exit) ((j_common_ptr) (cinfo)))#define ERREXIT2(cinfo,code,p1,p2) ((cinfo)->err->msg_code = (code), (cinfo)->err->msg_parm.i[0] = (p1), (cinfo)->err->msg_parm.i[1] = (p2), (*(cinfo)->err->error_exit) ((j_common_ptr) (cinfo)))#define ERREXIT1(cinfo,code,p1) ((cinfo)->err->msg_code = (code), (cinfo)->err->msg_parm.i[0] = (p1), (*(cinfo)->err->error_exit) ((j_common_ptr) (cinfo)))#define ERREXIT(cinfo,code) ((cinfo)->err->msg_code = (code), (*(cinfo)->err->error_exit) ((j_common_ptr) (cinfo)))#define JMESSAGE(code,string) code ,#define D_MAX_BLOCKS_IN_MCU 10#define MAX_COMPS_IN_SCAN 4#define NUM_ARITH_TBLS 16#define NUM_HUFF_TBLS 4#define NUM_QUANT_TBLS 4#define jpeg_common_fields struct jpeg_error_mgr * err; struct jpeg_memory_mgr * mem; struct jpeg_progress_mgr * progress; void * client_data; boolean is_decompressor; int global_state#define C_MAX_BLOCKS_IN_MCU 10#define JMSG_STR_PARM_MAX 80#define JPEG_COM 0xFE#define JPEG_APP0 0xE0#define JPEG_EOI 0xD9#define JPEG_RST0 0xD0#define JPEG_SCAN_COMPLETED 4#define JPEG_ROW_COMPLETED 3#define JPEG_REACHED_EOI 2#define JPEG_REACHED_SOS 1#define JPEG_HEADER_TABLES_ONLY 2#define JPEG_HEADER_OK 1#define JPEG_SUSPENDED 0#define jpeg_create_decompress(cinfo) jpeg_CreateDecompress((cinfo), JPEG_LIB_VERSION, (size_t) sizeof(struct jpeg_decompress_struct))#define jpeg_create_compress(cinfo) jpeg_CreateCompress((cinfo), JPEG_LIB_VERSION, (size_t) sizeof(struct jpeg_compress_struct))#define JPOOL_NUMPOOLS 2#define JPOOL_IMAGE 1#define JPOOL_PERMANENT 0#define JMSG_LENGTH_MAX 200#define JDCT_FASTEST JDCT_IFAST#define JDCT_DEFAULT JDCT_ISLOW#define MAX_SAMP_FACTOR 4#define DCTSIZE 8#define JPEG_LIB_VERSION_MINOR 4#define JPEG_LIB_VERSION_MAJOR 8#define JPEG_LIB_VERSION 80#define V(i,a,b,c,d) (((INT32)a << 16) | ((INT32)c << 8) | ((INT32)d << 7) | b)#define R_CB_OFF (3*(MAXJSAMPLE+1))#define G_CB_OFF (4*(MAXJSAMPLE+1))#define B_CB_OFF (5*(MAXJSAMPLE+1))#define R_CR_OFF B_CB_OFF#define G_CR_OFF (6*(MAXJSAMPLE+1))#define B_CR_OFF (7*(MAXJSAMPLE+1))#define TABLE_SIZE (8*(MAXJSAMPLE+1))#define CBCR_OFFSET ((INT32) CENTERJSAMPLE << SCALEBITS)#define MULTIPLY16V16(var1,var2) ((var1) * (var2))#define MULTIPLY16C16(var,const) ((var) * (const))#define DESCALE(x,n) RIGHT_SHIFT((x) + (ONE << ((n)-1)), n)#define FIX(x) ((INT32) ((x) * CONST_SCALE + 0.5))#define CONST_SCALE (ONE << CONST_BITS)#define ONE ((INT32) 1)#define RANGE_MASK (MAXJSAMPLE * 4 + 3)#define IDCT_range_limit(cinfo) ((cinfo)->sample_range_limit + CENTERJSAMPLE)#define IFAST_SCALE_BITS 2#define DIVIDE_BY(a,b) if (a >= b) a /= b; else a = 0#define MAX_CORR_BITS 1000#define MAX_CLEN 32#define MAX_COEF_BITS 10#define emit_byte_e(entropy,val) { *(entropy)->next_output_byte++ = (JOCTET) (val); if (--(entropy)->free_in_buffer == 0) dump_buffer_e(entropy); }#define emit_byte_s(state,val,action) { *(state)->next_output_byte++ = (JOCTET) (val); if (--(state)->free_in_buffer == 0) if (! dump_buffer_s(state)) { action; } }#define IPH_VHL_SET(hdr,v,hl) (hdr)->_v_hl = (u8_t)((((v) << 4) | (hl)))#define IPH_CHKSUM(hdr) ((hdr)->_chksum)#define IPH_PROTO(hdr) ((hdr)->_proto)#define IPH_TTL(hdr) ((hdr)->_ttl)#define IPH_OFFSET_BYTES(hdr) ((u16_t)((lwip_ntohs(IPH_OFFSET(hdr)) & IP_OFFMASK) * 8U))#define IPH_OFFSET(hdr) ((hdr)->_offset)#define IPH_ID(hdr) ((hdr)->_id)#define IPH_LEN(hdr) ((hdr)->_len)#define IPH_TOS(hdr) ((hdr)->_tos)#define IPH_HL_BYTES(hdr) ((u8_t)(IPH_HL(hdr) * 4))#define IPH_HL(hdr) ((hdr)->_v_hl & 0x0f)#define IPH_V(hdr) ((hdr)->_v_hl >> 4)#define IP_OFFMASK 0x1fffU#define IP_MF 0x2000U#define IP_DF 0x4000U#define IP_RF 0x8000U#define IP_HLEN_MAX 60#define IP_HLEN 20#define ip4_netif_get_local_ip(netif) (((netif) != NULL) ? netif_ip_addr4(netif) : NULL)#define ip4_route_src(src,dest) ip4_route(dest)#define IP_OPTIONS_SEND (LWIP_IPV4 && LWIP_IGMP)#define LWIP_IPV4_SRC_ROUTING 0#define IP_HDR_GET_VERSION(ptr) ((*(u8_t*)(ptr)) >> 4)#define IP_PROTO_TCP 6#define IP_PROTO_UDPLITE 136#define IP_PROTO_UDP 17#define IP_PROTO_IGMP 2#define IP_PROTO_ICMP 1#define ICMPH_CODE_SET(hdr,c) ((hdr)->code = (c))#define ICMPH_TYPE_SET(hdr,t) ((hdr)->type = (t))#define ICMPH_CODE(hdr) ((hdr)->code)#define ICMPH_TYPE(hdr) ((hdr)->type)#define ICMP_AMR 18#define ICMP_AM 17#define ICMP_IR 16#define ICMP_IRQ 15#define ICMP_TSR 14#define ICMP_TS 13#define ICMP_PP 12#define ICMP_TE 11#define ICMP_ECHO 8#define ICMP_RD 5#define ICMP_SQ 4#define ICMP_DUR 3#define ICMP_ER 0#define icmp_port_unreach(isipv6,pbuf) icmp_dest_unreach(pbuf, ICMP_DUR_PORT)#define altcp_get_ip(pcb,local) ((local) ? (&(pcb)->local_ip) : (&(pcb)->remote_ip))#define altcp_get_tcp_addrinfo tcp_get_tcp_addrinfo#define altcp_setprio tcp_setprio#define altcp_nagle_disabled tcp_nagle_disabled#define altcp_nagle_enable tcp_nagle_enable#define altcp_nagle_disable tcp_nagle_disable#define altcp_sndqueuelen tcp_sndqueuelen#define altcp_sndbuf tcp_sndbuf#define altcp_mss tcp_mss#define altcp_output tcp_output#define altcp_write tcp_write#define altcp_shutdown tcp_shutdown#define altcp_close tcp_close#define altcp_abort tcp_abort#define altcp_listen tcp_listen#define altcp_listen_with_backlog tcp_listen_with_backlog#define altcp_listen_with_backlog_and_err tcp_listen_with_backlog_and_err#define altcp_connect tcp_connect#define altcp_bind tcp_bind#define altcp_recved tcp_recved#define altcp_err tcp_err#define altcp_poll tcp_poll#define altcp_sent tcp_sent#define altcp_recv tcp_recv#define altcp_accept tcp_accept#define altcp_arg tcp_arg#define altcp_new_ip_type(allocator,ip_type) tcp_new_ip_type(ip_type)#define altcp_new_ip6(allocator) tcp_new_ip6()#define altcp_new(allocator) tcp_new()#define altcp_tcp_new_ip6 tcp_new_ip6#define altcp_tcp_new tcp_new#define altcp_tcp_new_ip_type tcp_new_ip_type#define altcp_pcb tcp_pcb#define altcp_err_fn tcp_err_fn#define altcp_poll_fn tcp_poll_fn#define altcp_sent_fn tcp_sent_fn#define altcp_recv_fn tcp_recv_fn#define altcp_connected_fn tcp_connected_fn#define altcp_accept_fn tcp_accept_fn#define CRLF "\r\n"#define NUM_DEFAULT_FILENAMES LWIP_ARRAYSIZE(httpd_default_filenames)#define LWIP_HTTPD_URI_BUF_LEN LWIP_HTTPD_MAX_REQUEST_URI_LEN#define MIN_REQ_LEN 7#define http_find_error_file(hs,error_nr) ERR_ARG#define HTTP_NO_DATA_TO_SEND 0#define HTTP_IS_DATA_VOLATILE(hs) (HTTP_IS_DYNAMIC_FILE(hs) ? TCP_WRITE_FLAG_COPY : 0)#define HTTP_IS_DYNAMIC_FILE(hs) 0#define HTTP_FREE_HTTP_STATE(x) mem_free(x)#define HTTP_ALLOC_HTTP_STATE() (struct http_state *)mem_malloc(sizeof(struct http_state))#define HTTP_DATA_TO_SEND_CONTINUE 1#define HTTP_DATA_TO_SEND_BREAK 2#define HTTP_DATA_TO_SEND_FREED 3#define HTTP_IS_HDR_VOLATILE(hs,ptr) 0#define LWIP_CHKSUM lwip_standard_chksum#define FOLD_U32T(u) ((u32_t)(((u) >> 16) + ((u) & 0x0000ffffUL)))#define SWAP_BYTES_IN_WORD(w) (((w) & 0xff) << 8) | (((w) & 0xff00) >> 8)#define LWIP_CHKSUM_ALGORITHM 2#define LWIP_CHKSUM_COPY_ALGORITHM 0#define inet_ntoa_r(addr,buf,buflen) ip4addr_ntoa_r((const ip4_addr_t*)&(addr), buf, buflen)#define inet_ntoa(addr) ip4addr_ntoa((const ip4_addr_t*)&(addr))#define inet_aton(cp,addr) ip4addr_aton(cp, (ip4_addr_t*)addr)#define inet_addr(cp) ipaddr_addr(cp)#define INET_ADDRSTRLEN IP4ADDR_STRLEN_MAX#define IN_LOOPBACKNET IP_LOOPBACKNET#define IN_BADCLASS(a) IP_BADCLASS(a)#define IN_EXPERIMENTAL(a) IP_EXPERIMENTAL(a)#define IN_MULTICAST(a) IP_MULTICAST(a)#define IN_CLASSD_MAX IP_CLASSD_MAX#define IN_CLASSD_HOST IP_CLASSD_HOST#define IN_CLASSD_NSHIFT IP_CLASSD_NSHIFT#define IN_CLASSD_NET IP_CLASSD_NET#define IN_CLASSD(d) IP_CLASSD(d)#define IN_CLASSC_MAX IP_CLASSC_MAX#define IN_CLASSC_HOST IP_CLASSC_HOST#define IN_CLASSC_NSHIFT IP_CLASSC_NSHIFT#define IN_CLASSC_NET IP_CLASSC_NET#define IN_CLASSC(c) IP_CLASSC(c)#define IN_CLASSB_MAX IP_CLASSB_MAX#define IN_CLASSB_HOST IP_CLASSB_HOST#define IN_CLASSB_NSHIFT IP_CLASSB_NSHIFT#define IN_CLASSB_NET IP_CLASSB_NET#define IN_CLASSB(b) IP_CLASSB(b)#define IN_CLASSA_MAX IP_CLASSA_MAX#define IN_CLASSA_HOST IP_CLASSA_HOST#define IN_CLASSA_NSHIFT IP_CLASSA_NSHIFT#define IN_CLASSA_NET IP_CLASSA_NET#define IN_CLASSA(a) IP_CLASSA(a)#define IN6ADDR_LOOPBACK_INIT {{{0,0,0,PP_HTONL(1)}}}#define IN6ADDR_ANY_INIT {{{0,0,0,0}}}#define INADDR_BROADCAST IPADDR_BROADCAST#define INADDR_ANY IPADDR_ANY#define INADDR_LOOPBACK IPADDR_LOOPBACK#define INADDR_NONE IPADDR_NONE#define s6_addr un.u8_addr#define EMEDIUMTYPE 124#define ENOMEDIUM 123#define EDQUOT 122#define EREMOTEIO 121#define EISNAM 120#define ENAVAIL 119#define ENOTNAM 118#define EUCLEAN 117#define ESTALE 116#define EHOSTDOWN 112#define ECONNREFUSED 111#define ETIMEDOUT 110#define ETOOMANYREFS 109#define ESHUTDOWN 108#define ENETRESET 102#define ENETUNREACH 101#define ENETDOWN 100#define EADDRNOTAVAIL 99#define EPFNOSUPPORT 96#define ESOCKTNOSUPPORT 94#define EPROTONOSUPPORT 93#define EPROTOTYPE 91#define EDESTADDRREQ 89#define ENOTSOCK 88#define EUSERS 87#define ESTRPIPE 86#define ERESTART 85#define EILSEQ 84#define ELIBEXEC 83#define ELIBMAX 82#define ELIBSCN 81#define ELIBBAD 80#define ELIBACC 79#define EREMCHG 78#define EBADFD 77#define ENOTUNIQ 76#define EOVERFLOW 75#define EBADMSG 74#define EDOTDOT 73alignof(long double)alignof(long long)#if TCP_INPUT_DEBUG#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE#if TCP_DEBUG#if TCP_LISTEN_BACKLOG#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG#if TCP_CALCULATE_EFF_SEND_MSS#if LWIP_TCP_PCB_NUM_EXT_ARGS#if LWIP_CALLBACK_API#if TCP_QUEUE_OOSEQ#if TCP_WND_DEBUG#if TCP_OVERSIZE#if LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS#if LWIP_TCP_SACK_OUT#if defined(TCP_OOSEQ_BYTES_LIMIT) || defined(TCP_OOSEQ_PBUFS_LIMIT)#if LWIP_TCP_TIMESTAMPS#if TCP_CHECKSUM_ON_COPY#if TCP_CHECKSUM_ON_COPY_SANITY_CHECK#if TCP_OVERSIZE_DBGCHECK#if !LWIP_NETIF_TX_SINGLE_PBUF#if TCP_CWND_DEBUG#if CHECKSUM_GEN_TCP#if LWIP_IPV6_DHCP6_STATEFUL#if LWIP_DHCP6_GET_NTP_SRV#if IP_REASSEMBLY#if LWIP_IPV6_REASS#if !LWIP_TESTMODE#if LWIP_ICMP6 && LWIP_IPV6#if LWIP_IPV4 && IP_SOF_BROADCAST_RECV#if IP_SOF_BROADCAST_RECV#if CHECKSUM_CHECK_UDP#if SO_REUSE && SO_REUSE_RXTOALL#if LWIP_ICMP || LWIP_ICMP6#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP#if LWIP_IPV4 && IP_SOF_BROADCAST#if CHECKSUM_GEN_UDP#if LWIP_IPV6 && LWIP_IPV6_SCOPES#if UDP_DEBUG#if ETH_PAD_SIZE#if LWIP_ARP || LWIP_ETHERNET#if LWIP_IPV4 && LWIP_ARP#if ARP_QUEUEING#if ETHARP_SUPPORT_STATIC_ENTRIES#if MPPE_SUPPORT#if !PPPOS_SUPPORT || !PPP_IPV4_SUPPORT || !LWIP_TCP#if PPPOL2TP_SUPPORT#if !LWIP_USE_EXTERNAL_POLARSSL && !LWIP_USE_EXTERNAL_MBEDTLS#if CHAP_SUPPORT || EAP_SUPPORT || PPPOL2TP_AUTH_SUPPORT || PPP_MD5_RANDM#if PPPOE_SUPPORT#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6#if ETHARP_SUPPORT_VLAN#if defined(LWIP_HOOK_VLAN_CHECK) || defined(ETHARP_VLAN_CHECK) || defined(ETHARP_VLAN_CHECK_FN)#if LWIP_ARP_FILTER_NETIF#if ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET)#if defined(__ICCARM__) || defined(__CC_ARM) || defined(__GNUC__)#if __CORE__ == __AVR32A__#if configUSE_PORT_OPTIMISED_TASK_SELECTION == 1#if ( configMAX_PRIORITIES > 32 )#if portBYTE_ALIGNMENT == 32#if portBYTE_ALIGNMENT == 16#if portBYTE_ALIGNMENT == 8#if portBYTE_ALIGNMENT == 4#if portBYTE_ALIGNMENT == 2#if portBYTE_ALIGNMENT == 1#if configMAX_PRIORITIES < 1#if configUSE_CO_ROUTINES != 0#if configMAX_TASK_NAME_LEN < 1#if configUSE_TIMERS == 1#if ( configQUEUE_REGISTRY_SIZE < 1 )#if configEXPECTED_IDLE_TIME_BEFORE_SLEEP < 2#if ( INCLUDE_vTaskSuspend != 1 )#if ( ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 0 ) )#if ( ( configUSE_RECURSIVE_MUTEXES == 1 ) && ( configUSE_MUTEXES != 1 ) )#if ( portTICK_TYPE_IS_ATOMIC == 0 )#if configENABLE_BACKWARD_COMPATIBILITY == 1#if ( configUSE_ALTERNATIVE_API != 0 )#if ( configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES == 1 )#if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configUSE_RECURSIVE_MUTEXES == 1 ) )#if ( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configUSE_RECURSIVE_MUTEXES == 1 ) )#if (configUSE_TRACE_FACILITY == 1)#if (NO_SYS != 0)#if (osCMSIS < 0x20000U)#if NO_SYS#if LWIP_COMPAT_MUTEX#if SYS_LIGHTWEIGHT_PROT#if defined(LWIP_PROVIDE_ERRNO)#if LWIP_COMPAT_MUTEX == 0#if defined(__svr4__) && !defined(__PPC__) && !defined(__sun__)#if !defined(__rtems__)#if !(defined(__svr4__) && !defined(__PPC__) && !defined(__sun__))#if defined(__CYGWIN__) || defined(__rtems__)#if defined (__SPU__) || defined(__rtems__) || defined(__CYGWIN__)#if __ATFILE_VISIBLE#if defined (__CYGWIN__)#if defined(REENTRANT_SYSCALLS_PROVIDED) && defined(MISSING_SYSCALL_NAMES)#if defined (__CYGWIN__) && !defined (_LIBC)#if defined(__CYGWIN__) && (__BSD_VISIBLE || __GNU_VISIBLE)#if __POSIX_VISIBLE >= 199209#if __XSI_VISIBLE && __XSI_VISIBLE < 700#if __XSI_VISIBLE && __XSI_VISIBLE < 600#if __BSD_VISIBLE || (__XSI_VISIBLE && __XSI_VISIBLE < 500)#if __BSD_VISIBLE || __XSI_VISIBLE >= 4 || __POSIX_VISIBLE >= 200809#if __POSIX_VISIBLE >= 199309#if defined(_POSIX_THREAD_SAFE_FUNCTIONS)#if __BSD_VISIBLE || (__XSI_VISIBLE && __POSIX_VISIBLE < 200112)#if __POSIX_VISIBLE >= 200809 || __XSI_VISIBLE >= 4#if __BSD_VISIBLE || (__XSI_VISIBLE >= 4 && __POSIX_VISIBLE < 200809)#if !defined(__INSIDE_CYGWIN__)#if __MISC_VISIBLE || __XSI_VISIBLE >= 4#if __POSIX_VISIBLE >= 199506#if __POSIX_VISIBLE >= 200809 || __XSI_VISIBLE >= 500#if __SVID_VISIBLE || __XSI_VISIBLE >= 500#if defined(__CYGWIN__) && __BSD_VISIBLE#if __XSI_VISIBLE >= 500 && __POSIX_VISIBLE < 200809 || __BSD_VISIBLE#if __POSIX_VISIBLE >= 200112 || __XSI_VISIBLE >= 500#if __BSD_VISIBLE || __POSIX_VISIBLE < 200112#if __BSD_VISIBLE || __POSIX_VISIBLE >= 200809 || __XSI_VISIBLE >= 500#if __BSD_VISIBLE || __POSIX_VISIBLE >= 200112 || __XSI_VISIBLE >= 500#if __BSD_VISIBLE || __XSI_VISIBLE >= 500#if __BSD_VISIBLE || __POSIX_VISIBLE >= 200112 || __XSI_VISIBLE >= 4#if __GNU_VISIBLE || __POSIX_VISIBLE >= 202405#if defined (__CYGWIN__) || defined(__rtems__)#if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)#if defined (DATA_IN_ExtSDRAM) && defined (DATA_IN_ExtSRAM)#if (YWINDOW_SIZE > 17)#if (LCD_SCROLL_ENABLED == 1)#if ( LCD_SCROLL_ENABLED == 1)case ...:#if ( INCLUDE_vTaskDelayUntil == 1 )#if ( INCLUDE_vTaskDelay == 1 )#if ( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )#if ( INCLUDE_uxTaskPriorityGet == 1 )#if ( INCLUDE_vTaskPrioritySet == 1 )#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )#if ( configUSE_PREEMPTION != 0 )#if ( configGENERATE_RUN_TIME_STATS == 1)#if ( INCLUDE_xTaskGetIdleTaskHandle == 1 )#if ( configUSE_PREEMPTION == 1 )#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )#if ( configUSE_TICK_HOOK == 1 )#if ( ( configUSE_PREEMPTION == 1 ) && ( configIDLE_SHOULD_YIELD == 1 ) )#if ( configUSE_IDLE_HOOK == 1 )#if ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 )#if portSTACK_GROWTH < 0#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )#if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )#if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )#if ( configUSE_TRACE_FACILITY != 1 )#if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) )#if ( configINCLUDE_FREERTOS_TASK_C_ADDITIONS_H == 1 )#if ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 0 )#if ( INCLUDE_xTimerPendFunctionCall == 1 )#if ( configUSE_DAEMON_TASK_STARTUP_HOOK == 1 )#if (!defined(_STDDEF_H) && !defined(_STDDEF_H_) && !defined(_ANSI_STDDEF_H) && !defined(__STDDEF_H__)) || defined(__need_wchar_t) || defined(__need_size_t) || defined(__need_ptrdiff_t) || defined(__need_NULL) || defined(__need_wint_t)#if (!defined(__need_wchar_t) && !defined(__need_size_t) && !defined(__need_ptrdiff_t) && !defined(__need_NULL) && !defined(__need_wint_t))#if defined(__NetBSD__)#if defined (__FreeBSD__)#if !defined(_SIZE_T_) && !defined(_BSD_SIZE_T_)#if !defined(_PTRDIFF_T_) && !defined(_BSD_PTRDIFF_T_)#if !defined(_WCHAR_T_) && !defined(_BSD_WCHAR_T_)#if defined (__need_ptrdiff_t) || defined (_STDDEF_H_)#if defined (__need_size_t) || defined (_STDDEF_H_)#if defined (__need_wchar_t) || defined (_STDDEF_H_)#if defined (__sequent__) && defined (_PTRDIFF_T_)#if defined (__APPLE__)#if defined(__has_feature) && __has_feature(modules)#if defined (__need_ptrdiff_t)#if defined (__need_size_t)#if defined (_TYPE_ptrdiff_t) && (defined (__need_ptrdiff_t) || defined (_STDDEF_H_))#if defined (_TYPE_size_t) && (defined (__need_size_t) || defined (_STDDEF_H_))#if defined (_TYPE_wchar_t) && (defined (__need_wchar_t) || defined (_STDDEF_H_))#if defined (_STDDEF_H) || defined (__need_ptrdiff_t)#if defined (_STDDEF_H) || defined (__need_size_t)#if defined (__FreeBSD__) || defined(__DragonFly__) || defined(__FreeBSD_kernel__) || defined(__VMS__)#if !(defined (__GNUG__) && defined (size_t))#if defined (_STDDEF_H) || defined (__need_wchar_t)#if !defined (_ANSI_SOURCE) && !defined (_POSIX_SOURCE)#if defined (__FreeBSD__) && (__FreeBSD__ < 5)#if defined (__FreeBSD__) && (__FreeBSD__ >= 5)#if defined (__need_wint_t)#if defined (_STDDEF_H) || defined (__need_NULL)#if (defined (__STDC_VERSION__) && __STDC_VERSION__ >= 201112L) || (defined(__cplusplus) && __cplusplus >= 201103L)#if __POSIX_VISIBLE >= 200809 || __XSI_VISIBLE#if !defined(__FILE_defined)#if __BSD_VISIBLE || __XSI_VISIBLE#if __GNU_VISIBLE || (__XSI_VISIBLE && __XSI_VISIBLE < 600)#if __BSD_VISIBLE || __XSI_VISIBLE || __POSIX_VISIBLE >= 200112#if __LARGEFILE_VISIBLE || __POSIX_VISIBLE >= 200112#if __MISC_VISIBLE || __POSIX_VISIBLE >= 199209#if __MISC_VISIBLE || (__XSI_VISIBLE && __POSIX_VISIBLE < 200112)#if !defined(__CYGWIN__) || defined(_LIBC)#if BITS_IN_JSAMPLE == 8#if BITS_IN_JSAMPLE == 12#if MAX_COMPS_IN_SCAN == 4#if DCTSIZE != 8#if CONST_BITS == 8#if CONST_BITS == 13#if RGB_RED == 0#if RGB_BLUE == 0#if RGB_GREEN == 1#if RGB_RED == 2#if RGB_BLUE == 2#if LWIP_EVENT_API#if LWIP_NETCONN#if LWIP_SO_SNDTIMEO || LWIP_SO_LINGER#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)#if LWIP_IGMP || (LWIP_IPV6 && LWIP_IPV6_MLD)#if !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER#if LWIP_IPV6 && LWIP_IPV4#if (LWIP_TCP || LWIP_RAW)#if LWIP_DNS_API_DECLARE_H_ERRNO#if LWIP_DNS_API_HOSTENT_STORAGE#if DNS_DEBUG#if LWIP_ARP && LWIP_IPV4#if ETHARP_SUPPORT_STATIC_ENTRIES && LWIP_TCPIP_CORE_LOCKING#if LWIP_NETBUF_RECVINFO || LWIP_CHECKSUM_ON_COPY#if !LWIP_NETCONN#if LWIP_SO_SNDRCVTIMEO_NONSTANDARD#define __GPIOF_CLK_SLEEP_DISABLE __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE#define __GPIOF_CLK_ENABLE __HAL_RCC_GPIOF_CLK_ENABLE#define __GPIOF_CLK_DISABLE __HAL_RCC_GPIOF_CLK_DISABLE#define __GPIOE_RELEASE_RESET __HAL_RCC_GPIOE_RELEASE_RESET#define __GPIOE_FORCE_RESET __HAL_RCC_GPIOE_FORCE_RESET#define __GPIOE_CLK_SLEEP_ENABLE __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE#define __GPIOE_CLK_SLEEP_DISABLE __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE#define __GPIOE_CLK_ENABLE __HAL_RCC_GPIOE_CLK_ENABLE#define __GPIOE_CLK_DISABLE __HAL_RCC_GPIOE_CLK_DISABLE#define __GPIOD_RELEASE_RESET __HAL_RCC_GPIOD_RELEASE_RESET#define __GPIOD_FORCE_RESET __HAL_RCC_GPIOD_FORCE_RESET#define __GPIOD_CLK_SLEEP_ENABLE __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE#define __GPIOD_CLK_SLEEP_DISABLE __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE#define __GPIOD_CLK_ENABLE __HAL_RCC_GPIOD_CLK_ENABLE#define __GPIOD_CLK_DISABLE __HAL_RCC_GPIOD_CLK_DISABLE#define __GPIOC_RELEASE_RESET __HAL_RCC_GPIOC_RELEASE_RESET#define __GPIOC_FORCE_RESET __HAL_RCC_GPIOC_FORCE_RESET#define __GPIOC_CLK_SLEEP_ENABLE __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE#define __GPIOC_CLK_SLEEP_DISABLE __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE#define __GPIOC_CLK_ENABLE __HAL_RCC_GPIOC_CLK_ENABLE#define __GPIOC_CLK_DISABLE __HAL_RCC_GPIOC_CLK_DISABLE#define __GPIOB_RELEASE_RESET __HAL_RCC_GPIOB_RELEASE_RESET#define __GPIOB_FORCE_RESET __HAL_RCC_GPIOB_FORCE_RESET#define __GPIOB_CLK_SLEEP_ENABLE __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE#define __GPIOB_CLK_SLEEP_DISABLE __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE#define __GPIOB_CLK_ENABLE __HAL_RCC_GPIOB_CLK_ENABLE#define __GPIOB_CLK_DISABLE __HAL_RCC_GPIOB_CLK_DISABLE#define __GPIOA_RELEASE_RESET __HAL_RCC_GPIOA_RELEASE_RESET#define __GPIOA_FORCE_RESET __HAL_RCC_GPIOA_FORCE_RESET#define __GPIOA_CLK_SLEEP_ENABLE __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE#define __GPIOA_CLK_SLEEP_DISABLE __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE#define __GPIOA_CLK_ENABLE __HAL_RCC_GPIOA_CLK_ENABLE#define __GPIOA_CLK_DISABLE __HAL_RCC_GPIOA_CLK_DISABLE#define __FSMC_CLK_ENABLE __HAL_RCC_FSMC_CLK_ENABLE#define __FSMC_CLK_DISABLE __HAL_RCC_FSMC_CLK_DISABLE#define __FMC_RELEASE_RESET __HAL_RCC_FMC_RELEASE_RESET#define __FMC_FORCE_RESET __HAL_RCC_FMC_FORCE_RESET#define __FMC_CLK_SLEEP_ENABLE __HAL_RCC_FMC_CLK_SLEEP_ENABLE#define __FMC_CLK_SLEEP_DISABLE __HAL_RCC_FMC_CLK_SLEEP_DISABLE#define __FMC_CLK_ENABLE __HAL_RCC_FMC_CLK_ENABLE#define __FMC_CLK_DISABLE __HAL_RCC_FMC_CLK_DISABLE#define __FLITF_CLK_SLEEP_DISABLE __HAL_RCC_FLITF_CLK_SLEEP_DISABLE#define __FLITF_CLK_SLEEP_ENABLE __HAL_RCC_FLITF_CLK_SLEEP_ENABLE#define __FLITF_RELEASE_RESET __HAL_RCC_FLITF_RELEASE_RESET#define __FLITF_FORCE_RESET __HAL_RCC_FLITF_FORCE_RESET#define __FLITF_CLK_ENABLE __HAL_RCC_FLITF_CLK_ENABLE#define __FLITF_CLK_DISABLE __HAL_RCC_FLITF_CLK_DISABLE#define __FLASH_RELEASE_RESET __HAL_RCC_FLASH_RELEASE_RESET#define __FLASH_FORCE_RESET __HAL_RCC_FLASH_FORCE_RESET#define __FLASH_CLK_SLEEP_ENABLE __HAL_RCC_FLASH_CLK_SLEEP_ENABLE#define __FLASH_CLK_SLEEP_DISABLE __HAL_RCC_FLASH_CLK_SLEEP_DISABLE#define __FLASH_CLK_ENABLE __HAL_RCC_FLASH_CLK_ENABLE#define __FLASH_CLK_DISABLE __HAL_RCC_FLASH_CLK_DISABLE#define __FIREWALL_CLK_ENABLE __HAL_RCC_FIREWALL_CLK_ENABLE#define __FIREWALL_CLK_DISABLE __HAL_RCC_FIREWALL_CLK_DISABLE#define __ETHMACTX_CLK_ENABLE __HAL_RCC_ETHMACTX_CLK_ENABLE#define __ETHMACTX_CLK_DISABLE __HAL_RCC_ETHMACTX_CLK_DISABLE#define __ETHMACRX_CLK_ENABLE __HAL_RCC_ETHMACRX_CLK_ENABLE#define __ETHMACRX_CLK_DISABLE __HAL_RCC_ETHMACRX_CLK_DISABLE#define __ETHMAC_RELEASE_RESET __HAL_RCC_ETHMAC_RELEASE_RESET#define __ETHMAC_FORCE_RESET __HAL_RCC_ETHMAC_FORCE_RESET#define __ETHMAC_CLK_ENABLE __HAL_RCC_ETHMAC_CLK_ENABLE#define __ETHMAC_CLK_DISABLE __HAL_RCC_ETHMAC_CLK_DISABLE#define __DMA2_RELEASE_RESET __HAL_RCC_DMA2_RELEASE_RESET#define __DMA2_FORCE_RESET __HAL_RCC_DMA2_FORCE_RESET#define __DMA2_CLK_SLEEP_ENABLE __HAL_RCC_DMA2_CLK_SLEEP_ENABLE#define __DMA2_CLK_SLEEP_DISABLE __HAL_RCC_DMA2_CLK_SLEEP_DISABLE#define __DMA2_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE#define __DMA2_CLK_DISABLE __HAL_RCC_DMA2_CLK_DISABLE#define __DMA1_RELEASE_RESET __HAL_RCC_DMA1_RELEASE_RESET#define __DMA1_FORCE_RESET __HAL_RCC_DMA1_FORCE_RESET#define __DMA1_CLK_SLEEP_ENABLE __HAL_RCC_DMA1_CLK_SLEEP_ENABLE#define __DMA1_CLK_SLEEP_DISABLE __HAL_RCC_DMA1_CLK_SLEEP_DISABLE#define __DMA1_CLK_ENABLE __HAL_RCC_DMA1_CLK_ENABLE#define __DMA1_CLK_DISABLE __HAL_RCC_DMA1_CLK_DISABLE#define __DFSDM_RELEASE_RESET __HAL_RCC_DFSDM_RELEASE_RESET#define __DFSDM_FORCE_RESET __HAL_RCC_DFSDM_FORCE_RESET#define __DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE#define __DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE#define __DFSDM_CLK_ENABLE __HAL_RCC_DFSDM_CLK_ENABLE#define __DFSDM_CLK_DISABLE __HAL_RCC_DFSDM_CLK_DISABLE#define __DBGMCU_RELEASE_RESET __HAL_RCC_DBGMCU_RELEASE_RESET#define __DBGMCU_FORCE_RESET __HAL_RCC_DBGMCU_FORCE_RESET#define __DBGMCU_CLK_DISABLE __HAL_RCC_DBGMCU_CLK_DISABLE#define __DBGMCU_CLK_ENABLE __HAL_RCC_DBGMCU_CLK_ENABLE#define __DAC1_RELEASE_RESET __HAL_RCC_DAC1_RELEASE_RESET#define __DAC1_FORCE_RESET __HAL_RCC_DAC1_FORCE_RESET#define __DAC1_CLK_SLEEP_ENABLE __HAL_RCC_DAC1_CLK_SLEEP_ENABLE#define __DAC1_CLK_SLEEP_DISABLE __HAL_RCC_DAC1_CLK_SLEEP_DISABLE#define __DAC1_CLK_ENABLE __HAL_RCC_DAC1_CLK_ENABLE#define __DAC1_CLK_DISABLE __HAL_RCC_DAC1_CLK_DISABLE#define __DAC_RELEASE_RESET __HAL_RCC_DAC_RELEASE_RESET#define __DAC_FORCE_RESET __HAL_RCC_DAC_FORCE_RESET#define __DAC_CLK_ENABLE __HAL_RCC_DAC_CLK_ENABLE#define __DAC_CLK_DISABLE __HAL_RCC_DAC_CLK_DISABLE#define __CRC_RELEASE_RESET __HAL_RCC_CRC_RELEASE_RESET#define __CRC_FORCE_RESET __HAL_RCC_CRC_FORCE_RESET#define __CRC_CLK_SLEEP_ENABLE __HAL_RCC_CRC_CLK_SLEEP_ENABLE#define __CRC_CLK_SLEEP_DISABLE __HAL_RCC_CRC_CLK_SLEEP_DISABLE#define __CRC_CLK_ENABLE __HAL_RCC_CRC_CLK_ENABLE#define __CRC_CLK_DISABLE __HAL_RCC_CRC_CLK_DISABLE#define __CEC_RELEASE_RESET __HAL_RCC_CEC_RELEASE_RESET#define __CEC_FORCE_RESET __HAL_RCC_CEC_FORCE_RESET#define __COMP_CLK_SLEEP_DISABLE __HAL_RCC_COMP_CLK_SLEEP_DISABLE#define __COMP_CLK_SLEEP_ENABLE __HAL_RCC_COMP_CLK_SLEEP_ENABLE#define __COMP_RELEASE_RESET __HAL_RCC_COMP_RELEASE_RESET#define __COMP_FORCE_RESET __HAL_RCC_COMP_FORCE_RESET#define __COMP_CLK_ENABLE __HAL_RCC_COMP_CLK_ENABLE#define __COMP_CLK_DISABLE __HAL_RCC_COMP_CLK_DISABLE#define __CEC_CLK_ENABLE __HAL_RCC_CEC_CLK_ENABLE#define __CEC_CLK_DISABLE __HAL_RCC_CEC_CLK_DISABLE#define __CAN2_RELEASE_RESET __HAL_RCC_CAN2_RELEASE_RESET#define __CAN2_FORCE_RESET __HAL_RCC_CAN2_FORCE_RESET#define __CAN2_CLK_ENABLE __HAL_RCC_CAN2_CLK_ENABLE#define __CAN2_CLK_DISABLE __HAL_RCC_CAN2_CLK_DISABLE#define __CAN_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET#define __CAN_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET#define __CAN_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE#define __CAN_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE#define __CAN1_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET#define __CAN1_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET#define __CAN1_CLK_SLEEP_ENABLE __HAL_RCC_CAN1_CLK_SLEEP_ENABLE#define __CAN1_CLK_SLEEP_DISABLE __HAL_RCC_CAN1_CLK_SLEEP_DISABLE#define __CAN1_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE#define __CAN1_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE#define __BKP_RELEASE_RESET __HAL_RCC_BKP_RELEASE_RESET#define __BKP_FORCE_RESET __HAL_RCC_BKP_FORCE_RESET#define __BKP_CLK_ENABLE __HAL_RCC_BKP_CLK_ENABLE#define __BKP_CLK_DISABLE __HAL_RCC_BKP_CLK_DISABLE#define __APB2_RELEASE_RESET __HAL_RCC_APB2_RELEASE_RESET#define __APB2_FORCE_RESET __HAL_RCC_APB2_FORCE_RESET#define __APB1_RELEASE_RESET __HAL_RCC_APB1_RELEASE_RESET#define __APB1_FORCE_RESET __HAL_RCC_APB1_FORCE_RESET#define __AHB3_RELEASE_RESET __HAL_RCC_AHB3_RELEASE_RESET#define __AHB3_FORCE_RESET __HAL_RCC_AHB3_FORCE_RESET#define __AHB2_RELEASE_RESET __HAL_RCC_AHB2_RELEASE_RESET#define __AHB2_FORCE_RESET __HAL_RCC_AHB2_FORCE_RESET#define __AHB1_RELEASE_RESET __HAL_RCC_AHB1_RELEASE_RESET#define __AHB1_FORCE_RESET __HAL_RCC_AHB1_FORCE_RESET#define __AHB_RELEASE_RESET __HAL_RCC_AHB_RELEASE_RESET#define __AHB_FORCE_RESET __HAL_RCC_AHB_FORCE_RESET#define __AFIO_RELEASE_RESET __HAL_RCC_AFIO_RELEASE_RESET#define __AFIO_FORCE_RESET __HAL_RCC_AFIO_FORCE_RESET#define __AFIO_CLK_ENABLE __HAL_RCC_AFIO_CLK_ENABLE#define __AFIO_CLK_DISABLE __HAL_RCC_AFIO_CLK_DISABLE#define __CRYP_RELEASE_RESET __HAL_RCC_CRYP_RELEASE_RESET#define __CRYP_FORCE_RESET __HAL_RCC_CRYP_FORCE_RESET#define __CRYP_CLK_DISABLE __HAL_RCC_CRYP_CLK_DISABLE#define __CRYP_CLK_ENABLE __HAL_RCC_CRYP_CLK_ENABLE#define __CRYP_CLK_SLEEP_DISABLE __HAL_RCC_CRYP_CLK_SLEEP_DISABLE#define __CRYP_CLK_SLEEP_ENABLE __HAL_RCC_CRYP_CLK_SLEEP_ENABLE#define __AES_RELEASE_RESET __HAL_RCC_AES_RELEASE_RESET#define __AES_FORCE_RESET __HAL_RCC_AES_FORCE_RESET#define __AES_CLK_SLEEP_ENABLE __HAL_RCC_AES_CLK_SLEEP_ENABLE#define __AES_CLK_SLEEP_DISABLE __HAL_RCC_AES_CLK_SLEEP_DISABLE#define __AES_CLK_ENABLE __HAL_RCC_AES_CLK_ENABLE#define __AES_CLK_DISABLE __HAL_RCC_AES_CLK_DISABLE#define __ADC3_RELEASE_RESET __HAL_RCC_ADC3_RELEASE_RESET#define __ADC3_FORCE_RESET __HAL_RCC_ADC3_FORCE_RESET#define __ADC3_CLK_ENABLE __HAL_RCC_ADC3_CLK_ENABLE#define __ADC3_CLK_DISABLE __HAL_RCC_ADC3_CLK_DISABLE#define __ADC2_RELEASE_RESET __HAL_RCC_ADC2_RELEASE_RESET#define __ADC2_FORCE_RESET __HAL_RCC_ADC2_FORCE_RESET#define __ADC2_CLK_ENABLE __HAL_RCC_ADC2_CLK_ENABLE#define __ADC2_CLK_DISABLE __HAL_RCC_ADC2_CLK_DISABLE#define __ADC1_CLK_SLEEP_DISABLE __HAL_RCC_ADC1_CLK_SLEEP_DISABLE#define __ADC1_CLK_SLEEP_ENABLE __HAL_RCC_ADC1_CLK_SLEEP_ENABLE#define __ADC1_RELEASE_RESET __HAL_RCC_ADC1_RELEASE_RESET#define __ADC1_FORCE_RESET __HAL_RCC_ADC1_FORCE_RESET#define __ADC1_CLK_ENABLE __HAL_RCC_ADC1_CLK_ENABLE#define __ADC1_CLK_DISABLE __HAL_RCC_ADC1_CLK_DISABLE#define __ADC_RELEASE_RESET __HAL_RCC_ADC_RELEASE_RESET#define __ADC_FORCE_RESET __HAL_RCC_ADC_FORCE_RESET#define __ADC_CLK_SLEEP_ENABLE __HAL_RCC_ADC_CLK_SLEEP_ENABLE#define __ADC_CLK_SLEEP_DISABLE __HAL_RCC_ADC_CLK_SLEEP_DISABLE#define __ADC_CLK_ENABLE __HAL_RCC_ADC_CLK_ENABLE#define __ADC_CLK_DISABLE __HAL_RCC_ADC_CLK_DISABLE#define HAL_RC48_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_RCCEx_EnableHSI48_VREFINT() : HAL_RCCEx_DisableHSI48_VREFINT())#define HAL_RCC_CCSCallback HAL_RCC_CSSCallback#define RCC_StopWakeUpClock_HSI RCC_STOP_WAKEUPCLOCK_HSI#define RCC_StopWakeUpClock_MSI RCC_STOP_WAKEUPCLOCK_MSI#define __HAL_PVD_EXTI_GET_FLAG __HAL_PWR_PVD_EXTI_GET_FLAG#define __HAL_PVD_EXTI_GENERATE_SWIT __HAL_PWR_PVD_EXTI_GENERATE_SWIT#define __HAL_PVD_EXTI_ENABLE_IT __HAL_PWR_PVD_EXTI_ENABLE_IT#define __HAL_PVD_EXTI_DISABLE_IT __HAL_PWR_PVD_EXTI_DISABLE_IT#define __HAL_PVD_EXTI_CLEAR_FLAG __HAL_PWR_PVD_EXTI_CLEAR_FLAG#define __HAL_PWR_VDDUSB_ENABLE HAL_PWREx_EnableVddUSB#define __HAL_PWR_VDDUSB_DISABLE HAL_PWREx_DisableVddUSB#define __HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE#define __HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER __HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE#define __HAL_PWR_VDDIO2_ENABLE HAL_PWREx_EnableVddIO2#define __HAL_PWR_VDDIO2_DISABLE HAL_PWREx_DisableVddIO2#define __HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE HAL_PWREx_EnableSRAM2ContentRetention#define __HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE HAL_PWREx_DisableSRAM2ContentRetention#define __HAL_PWR_PVM_ENABLE() do { HAL_PWREx_EnablePVM1();HAL_PWREx_EnablePVM2(); HAL_PWREx_EnablePVM3();HAL_PWREx_EnablePVM4(); } while(0)#define __HAL_PWR_PVM_DISABLE() do { HAL_PWREx_DisablePVM1();HAL_PWREx_DisablePVM2(); HAL_PWREx_DisablePVM3();HAL_PWREx_DisablePVM4(); } while(0)#define __HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE#define __HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE#define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE#define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE#define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE#define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE#define __HAL_PWR_PVD_EXTI_EVENT_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_EVENT#define __HAL_PWR_PVD_EXTI_EVENT_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_EVENT#define __HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER() do { __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE(); __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); } while(0)#define __HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE HAL_PWREx_EnablePullUpPullDownConfig#define __HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE HAL_PWREx_DisablePullUpPullDownConfig#define __HAL_PWR_INTERNALWAKEUP_ENABLE HAL_PWREx_EnableInternalWakeUpLine#define __HAL_PWR_INTERNALWAKEUP_DISABLE HAL_PWREx_DisableInternalWakeUpLine#define __HAL_PVM_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLE#define __HAL_PVM_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE#define __HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE#define __HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE#define __HAL_PVM_EVENT_ENABLE __HAL_PWR_PVM_EVENT_ENABLE#define __HAL_PVM_EVENT_DISABLE __HAL_PWR_PVM_EVENT_DISABLE#define __HAL_PVD_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE#define __HAL_PVD_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE#define __HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE#define __HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE#define __HAL_PVD_EVENT_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_EVENT#define __HAL_PVD_EVENT_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_EVENT#define __OPAMP_OFFSET_TRIM_SET OPAMP_OFFSET_TRIM_SET#define __OPAMP_OFFSET_TRIM_BITSPOSITION OPAMP_OFFSET_TRIM_BITSPOSITION#define __OPAMP_CSR_OPAXCALOUT OPAMP_CSR_OPAXCALOUT#define __OPAMP_CSR_ANAWSELX OPAMP_CSR_ANAWSELX#define __OPAMP_CSR_ALL_SWITCHES OPAMP_CSR_ALL_SWITCHES#define __OPAMP_CSR_OPAXLPM OPAMP_CSR_OPAXLPM#define __OPAMP_CSR_OPAXCAL_H OPAMP_CSR_OPAXCAL_H#define __OPAMP_CSR_OPAXCAL_L OPAMP_CSR_OPAXCAL_L#define __OPAMP_CSR_S6SELX OPAMP_CSR_S6SELX#define __OPAMP_CSR_S5SELX OPAMP_CSR_S5SELX#define __OPAMP_CSR_S4SELX OPAMP_CSR_S4SELX#define __OPAMP_CSR_S3SELX OPAMP_CSR_S3SELX#define __OPAMP_CSR_OPAXPD OPAMP_CSR_OPAXPD#define __HAL_LPTIM_GET_ITSTATUS __HAL_LPTIM_GET_IT_SOURCE#define __HAL_LPTIM_DISABLE_INTERRUPT __HAL_LPTIM_DISABLE_IT#define __HAL_LPTIM_ENABLE_INTERRUPT __HAL_LPTIM_ENABLE_IT#define __HAL_IWDG_DISABLE_WRITE_ACCESS IWDG_DISABLE_WRITE_ACCESS#define __HAL_IWDG_ENABLE_WRITE_ACCESS IWDG_ENABLE_WRITE_ACCESS#define IS_IRDA_ONEBIT_SAMPLE IS_IRDA_ONE_BIT_SAMPLE#define __IRDA_MASK_COMPUTATION IRDA_MASK_COMPUTATION#define __IRDA_GETCLOCKSOURCE IRDA_GETCLOCKSOURCE#define __HAL_IRDA_MASK_COMPUTATION IRDA_MASK_COMPUTATION#define __HAL_IRDA_GETCLOCKSOURCE IRDA_GETCLOCKSOURCE#define __IRDA_ENABLE __HAL_IRDA_ENABLE#define __IRDA_DISABLE __HAL_IRDA_DISABLE#define IS_I2S_INSTANCE_EXT IS_I2S_ALL_INSTANCE_EXT#define IS_I2S_INSTANCE IS_I2S_ALL_INSTANCE#define __HAL_I2C_FREQRANGE I2C_FREQRANGE#define __HAL_I2C_MEM_ADD_LSB I2C_MEM_ADD_LSB#define __HAL_I2C_MEM_ADD_MSB I2C_MEM_ADD_MSB#define __HAL_I2C_10BIT_HEADER_READ I2C_10BIT_HEADER_READ#define __HAL_I2C_10BIT_HEADER_WRITE I2C_10BIT_HEADER_WRITE#define __HAL_I2C_10BIT_ADDRESS I2C_10BIT_ADDRESS#define __HAL_I2C_7BIT_ADD_READ I2C_7BIT_ADD_READ#define __HAL_I2C_7BIT_ADD_WRITE I2C_7BIT_ADD_WRITE#define __HAL_I2C_SPEED I2C_SPEED#define __HAL_I2C_SPEED_FAST I2C_SPEED_FAST#define __HAL_I2C_SPEED_STANDARD I2C_SPEED_STANDARD#define __HAL_I2C_RISE_TIME I2C_RISE_TIME#define __HAL_I2C_FREQ_RANGE I2C_FREQ_RANGE#define __HAL_I2C_GENERATE_START I2C_GENERATE_START#define __HAL_I2C_RESET_CR2 I2C_RESET_CR2#define IS_OB_WDG_SOURCE IS_OB_IWDG_SOURCE#define IS_NBSECTORS IS_FLASH_NBSECTORS#define IS_TYPEERASE IS_FLASH_TYPEERASE#define IS_TYPEPROGRAMFLASH IS_FLASH_TYPEPROGRAM#define IS_TYPEPROGRAM IS_FLASH_TYPEPROGRAM#define IS_WRPAREA IS_OB_WRPAREA#define IS_DAC_WAVE(WAVE) (((WAVE) == DAC_WAVE_NONE) || ((WAVE) == DAC_WAVE_NOISE)|| ((WAVE) == DAC_WAVE_TRIANGLE))#define __HAL_COMP_GET_EXTI_LINE COMP_GET_EXTI_LINE#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : __HAL_COMP_COMP2_EXTI_CLEAR_FLAG())#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : __HAL_COMP_COMP2_EXTI_GET_FLAG())#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : __HAL_COMP_COMP2_EXTI_DISABLE_IT())#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : __HAL_COMP_COMP2_EXTI_ENABLE_IT())#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE())#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE())#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE())#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE())#define __HAL_UNFREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM2#define __HAL_FREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM2#define __HAL_UNFREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM1#define __HAL_FREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM1#define __HAL_UNFREEZE_CAN1_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN1#define __HAL_FREEZE_CAN1_DBGMCU __HAL_DBGMCU_FREEZE_CAN1#define __HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT#define __HAL_FREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT#define __HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT#define __HAL_FREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT#define __HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT#define __HAL_FREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT#define __HAL_UNFREEZE_IWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_IWDG#define __HAL_FREEZE_IWDG_DBGMCU __HAL_DBGMCU_FREEZE_IWDG#define __HAL_UNFREEZE_WWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_WWDG#define __HAL_FREEZE_WWDG_DBGMCU __HAL_DBGMCU_FREEZE_WWDG#define __HAL_UNFREEZE_RTC_DBGMCU __HAL_DBGMCU_UNFREEZE_RTC#define __HAL_FREEZE_RTC_DBGMCU __HAL_DBGMCU_FREEZE_RTC#define __HAL_UNFREEZE_TIM17_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM17#define __HAL_FREEZE_TIM17_DBGMCU __HAL_DBGMCU_FREEZE_TIM17#define __HAL_UNFREEZE_TIM16_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM16#define __HAL_FREEZE_TIM16_DBGMCU __HAL_DBGMCU_FREEZE_TIM16#define __HAL_UNFREEZE_TIM15_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM15#define __HAL_FREEZE_TIM15_DBGMCU __HAL_DBGMCU_FREEZE_TIM15#define __HAL_UNFREEZE_CAN2_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN2#define __HAL_FREEZE_CAN2_DBGMCU __HAL_DBGMCU_FREEZE_CAN2#define __HAL_UNFREEZE_TIM14_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM14#define __HAL_FREEZE_TIM14_DBGMCU __HAL_DBGMCU_FREEZE_TIM14#define __HAL_UNFREEZE_TIM13_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM13#define __HAL_FREEZE_TIM13_DBGMCU __HAL_DBGMCU_FREEZE_TIM13#define __HAL_UNFREEZE_TIM12_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM12#define __HAL_FREEZE_TIM12_DBGMCU __HAL_DBGMCU_FREEZE_TIM12#define __HAL_UNFREEZE_TIM11_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM11#define __HAL_FREEZE_TIM11_DBGMCU __HAL_DBGMCU_FREEZE_TIM11#define __HAL_UNFREEZE_TIM10_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM10#define __HAL_FREEZE_TIM10_DBGMCU __HAL_DBGMCU_FREEZE_TIM10#define __HAL_UNFREEZE_TIM9_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM9#define __HAL_FREEZE_TIM9_DBGMCU __HAL_DBGMCU_FREEZE_TIM9#define __HAL_UNFREEZE_TIM8_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM8#define __HAL_FREEZE_TIM8_DBGMCU __HAL_DBGMCU_FREEZE_TIM8#define __HAL_UNFREEZE_TIM7_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM7#define __HAL_FREEZE_TIM7_DBGMCU __HAL_DBGMCU_FREEZE_TIM7#define __HAL_UNFREEZE_TIM6_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM6#define __HAL_FREEZE_TIM6_DBGMCU __HAL_DBGMCU_FREEZE_TIM6#define __HAL_UNFREEZE_TIM5_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM5#define __HAL_FREEZE_TIM5_DBGMCU __HAL_DBGMCU_FREEZE_TIM5#define __HAL_UNFREEZE_TIM4_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM4#define __HAL_FREEZE_TIM4_DBGMCU __HAL_DBGMCU_FREEZE_TIM4#define __HAL_UNFREEZE_TIM3_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM3#define __HAL_FREEZE_TIM3_DBGMCU __HAL_DBGMCU_FREEZE_TIM3#define __HAL_UNFREEZE_TIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM2#define __HAL_FREEZE_TIM2_DBGMCU __HAL_DBGMCU_FREEZE_TIM2#define __HAL_UNFREEZE_TIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM1#define __HAL_FREEZE_TIM1_DBGMCU __HAL_DBGMCU_FREEZE_TIM1#define IS_DAC_GENERATE_WAVE IS_DAC_WAVE#define __HAL_DHR12RD_ALIGNEMENT DAC_DHR12RD_ALIGNMENT#define __HAL_DHR12R2_ALIGNEMENT DAC_DHR12R2_ALIGNMENT#define __HAL_DHR12R1_ALIGNEMENT DAC_DHR12R1_ALIGNMENT#define __HAL_ADC_CFGR1_DMACONTREQ ADC_CFGR1_DMACONTREQ#define __HAL_ADC_CFGR1_SCANDIR ADC_CFGR1_SCANDIR#define __HAL_ADC_CFGR1_OVERRUN ADC_CFGR1_OVERRUN#define __HAL_ADC_CFGR1_CONTINUOUS ADC_CFGR1_CONTINUOUS#define __HAL_ADC_CFGR1_AUTOWAIT ADC_CFGR1_AUTOWAIT#define __HAL_ADC_CFGR1_AUTOOFF ADC_CFGR1_AUTOOFF#define __HAL_ADC_CFGR1_REG_DISCCONTINUOUS ADC_CFGR1_REG_DISCCONTINUOUS#define __HAL_ADC_CHSELR_CHANNEL ADC_CHSELR_CHANNEL#define __HAL_ADC_JSQR ADC_JSQR#define __HAL_ADC_CR2_DMAContReq ADC_CR2_DMAContReq#define __HAL_ADC_CR2_EOCSelection ADC_CR2_EOCSelection#define __HAL_ADC_CR1_SCANCONV ADC_CR1_SCANCONV#define __HAL_ADC_CR1_DISCONTINUOUS ADC_CR1_DISCONTINUOUS#define __HAL_ADC_CR2_CONTINUOUS ADC_CR2_CONTINUOUS#define __HAL_ADC_SQR1_RK ADC_SQR1_RK#define __HAL_ADC_SQR2_RK ADC_SQR2_RK#define __HAL_ADC_SQR3_RK ADC_SQR3_RK#define __HAL_ADC_SMPR2 ADC_SMPR2#define __HAL_ADC_SMPR1 ADC_SMPR1#define __HAL_ADC_SQR1 ADC_SQR1#define __HAL_ADC_GET_CLOCK_PRESCALER ADC_GET_CLOCK_PRESCALER#define __HAL_ADC_CLOCK_PRESCALER_RANGE ADC_CLOCK_PRESCALER_RANGE#define __HAL_ADC_CONVCYCLES_MAX_RANGE ADC_CONVCYCLES_MAX_RANGE#define __HAL_ADC_CR1_SCAN ADC_CR1_SCAN_SET#define __HAL_ADC_CR1_DISCONTINUOUS_NUM ADC_CR1_DISCONTINUOUS_NUM#define __HAL_ADC_JSQR_RK_JL ADC_JSQR_RK_JL#define __HAL_ADC_JSQR_JL ADC_JSQR_JL_SHIFT#define __HAL_ADC_SQR1_L ADC_SQR1_L_SHIFT#define __HAL_ADC_MULTI_SLAVE ADC_MULTI_SLAVE#define __HAL_ADC_COMMON_ADC_OTHER ADC_COMMON_ADC_OTHER#define __HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER ADC_NONMULTIMODE_OR_MULTIMODEMASTER#define __ADC_MULTIMODE_IS_ENABLED ADC_MULTIMODE_IS_ENABLE#define __HAL_ADC_MULTIMODE_IS_ENABLED ADC_MULTIMODE_IS_ENABLE#define __HAL_ADC_COMMON_CCR_MULTI ADC_COMMON_CCR_MULTI#define __HAL_ADC_COMMON_REGISTER ADC_COMMON_REGISTER#define __HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION ADC_AWD23THRESHOLD_SHIFT_RESOLUTION#define __HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION ADC_AWD1THRESHOLD_SHIFT_RESOLUTION#define __HAL_ADC_OFFSET_SHIFT_RESOLUTION ADC_OFFSET_SHIFT_RESOLUTION#define __HAL_ADC_TRX_HIGHTHRESHOLD ADC_TRX_HIGHTHRESHOLD#define __HAL_ADC_CALFACT_DIFF_GET ADC_CALFACT_DIFF_GET#define __HAL_ADC_CALFACT_DIFF_SET ADC_CALFACT_DIFF_SET#define __HAL_ADC_DIFSEL_CHANNEL ADC_DIFSEL_CHANNEL#define __HAL_ADC_OFR_CHANNEL ADC_OFR_CHANNEL#define __HAL_ADC_JSQR_JEXTSEL ADC_JSQR_JEXTSEL_SET#define __HAL_ADC_CFGR_EXTSEL ADC_CFGR_EXTSEL_SET#define __HAL_ADC_CFGR_DMACONTREQ ADC_CFGR_DMACONTREQ#define __HAL_ADC_CFGR_OVERRUN ADC_CFGR_OVERRUN#define __HAL_ADC_CFGR_CONTINUOUS ADC_CFGR_CONTINUOUS#define __HAL_ADC_CFGR_AUTOWAIT ADC_CFGR_AUTOWAIT#define __HAL_ADC_CFGR_DISCONTINUOUS_NUM ADC_CFGR_DISCONTINUOUS_NUM#define __HAL_ADC_CFGR_REG_DISCCONTINUOUS ADC_CFGR_REG_DISCCONTINUOUS#define __HAL_ADC_CFGR_INJECT_DISCCONTINUOUS ADC_CFGR_INJECT_DISCCONTINUOUS#define __HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE ADC_CFGR_INJECT_CONTEXT_QUEUE#define __HAL_ADC_CFGR_INJECT_AUTO_CONVERSION ADC_CFGR_INJECT_AUTO_CONVERSION#define __HAL_ADC_CFGR_AWD23CR ADC_CFGR_AWD23CR#define __HAL_ADC_CFGR_AWD1CH ADC_CFGR_AWD1CH_SHIFT#define __HAL_ADC_JSQR_RK ADC_JSQR_RK#define __HAL_ADC_GET_RESOLUTION ADC_GET_RESOLUTION#define __HAL_ADC_CLEAR_ERRORCODE ADC_CLEAR_ERRORCODE#define __HAL_ADC_IS_CONVERSION_ONGOING ADC_IS_CONVERSION_ONGOING#define __HAL_ADC_IS_CONVERSION_ONGOING_INJECTED ADC_IS_CONVERSION_ONGOING_INJECTED#define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR ADC_IS_CONVERSION_ONGOING_REGULAR#define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED#define __HAL_ADC_IS_SOFTWARE_START_INJECTED ADC_IS_SOFTWARE_START_INJECTED#define __HAL_ADC_IS_SOFTWARE_START_REGULAR ADC_IS_SOFTWARE_START_REGULAR#define __ADC_IS_ENABLED ADC_IS_ENABLE#define __HAL_ADC_IS_ENABLED ADC_IS_ENABLE#define __HAL_ADC_DISABLING_CONDITIONS ADC_DISABLING_CONDITIONS#define __HAL_ADC_ENABLING_CONDITIONS ADC_ENABLING_CONDITIONS#define __ADC_DISABLE __HAL_ADC_DISABLE#define __ADC_ENABLE __HAL_ADC_ENABLE#define CMP_PD_BitNumber CMP_PD_BIT_NUMBER#define UFB_MODE_BitNumber UFB_MODE_BIT_NUMBER#define IS_SYSCFG_FASTMODEPLUS_CONFIG IS_I2C_FASTMODEPLUS#define SYSCFG_FLAG_RC48 RCC_FLAG_HSI48#define SYSCFG_FLAG_VREF_READY SYSCFG_FLAG_VREFINT_READY#define __HAL_SYSCFG_SRAM2_WRP_ENABLE __HAL_SYSCFG_SRAM2_WRP_0_31_ENABLE#define __HAL_VREFINT_OUT_DISABLE __HAL_SYSCFG_VREFINT_OUT_DISABLE#define __HAL_VREFINT_OUT_ENABLE __HAL_SYSCFG_VREFINT_OUT_ENABLE#define __HAL_CLEAR_FLAG __HAL_SYSCFG_CLEAR_FLAG#define __HAL_GET_FLAG __HAL_SYSCFG_GET_FLAG#define __HAL_FMC_BANK __HAL_SYSCFG_FMC_BANK#define __HAL_REMAPMEMORY_QUADSPI __HAL_SYSCFG_REMAPMEMORY_QUADSPI#define __HAL_REMAPMEMORY_FSMC __HAL_SYSCFG_REMAPMEMORY_FSMC#define __HAL_REMAPMEMORY_FMC_SDRAM __HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM#define __HAL_REMAPMEMORY_FMC __HAL_SYSCFG_REMAPMEMORY_FMC#define __HAL_REMAPMEMORY_SRAM __HAL_SYSCFG_REMAPMEMORY_SRAM#define __HAL_REMAPMEMORY_SYSTEMFLASH __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH#define __HAL_REMAPMEMORY_FLASH __HAL_SYSCFG_REMAPMEMORY_FLASH#define __HAL_GET_BOOT_MODE __HAL_SYSCFG_GET_BOOT_MODE#define AES_FLAG_CCF CRYP_FLAG_CCF#define AES_IT_ERR CRYP_IT_ERR#define AES_IT_CC CRYP_IT_CC#define HAL_LTDC_StructInitFromAdaptedCommandConfig HAL_LTDCEx_StructInitFromAdaptedCommandConfig#define HAL_LTDC_Relaod HAL_LTDC_Reload#define HAL_LTDC_LineEvenCallback HAL_LTDC_LineEventCallback#define HAL_UART_WakeupCallback HAL_UARTEx_WakeupCallback#define HAL_TIMEx_ConfigCommutationEvent_DMA HAL_TIMEx_ConfigCommutEvent_DMA#define HAL_TIMEx_ConfigCommutationEvent_IT HAL_TIMEx_ConfigCommutEvent_IT#define HAL_TIMEx_ConfigCommutationEvent HAL_TIMEx_ConfigCommutEvent#define HAL_TIMEx_CommutationCallback HAL_TIMEx_CommutCallback#define HAL_TIM_SlaveConfigSynchronization_IT HAL_TIM_SlaveConfigSynchro_IT#define HAL_TIM_SlaveConfigSynchronization HAL_TIM_SlaveConfigSynchro#define HAL_TIMEx_DMACommutationCplt TIMEx_DMACommutationCplt#define HAL_TIM_DMACaptureCplt TIM_DMACaptureCplt#define HAL_TIM_DMAError TIM_DMAError#define HAL_TIM_DMADelayPulseCplt TIM_DMADelayPulseCplt#define HAL_SPI_FlushRxFifo HAL_SPIEx_FlushRxFifo#define HAL_SMBUS_SlaveListenCpltCallback HAL_SMBUS_ListenCpltCallback#define HAL_SMBUS_SlaveAddrCallback HAL_SMBUS_AddrCallback#define HAL_SMBUS_Slave_Listen_IT HAL_SMBUS_EnableListen_IT#define PWR_MODE_EVT PWR_PVD_MODE_NORMAL#define BRE_BitNumber BRE_BIT_NUMBER#define LPLVDS_BitNumber LPLVDS_BIT_NUMBER#define MRLVDS_BitNumber MRLVDS_BIT_NUMBER#define ODSWEN_BitNumber ODSWEN_BIT_NUMBER#define ODEN_BitNumber ODEN_BIT_NUMBER#define FPDS_BitNumber FPDS_BIT_NUMBER#define EWUP_BitNumber EWUP_BIT_NUMBER#define PMODE_BitNumber PMODE_BIT_NUMBER#define PVDE_BitNumber PVDE_BIT_NUMBER#define DBP_BitNumber DBP_BIT_NUMBER#define CR_PMODE_BB CR_VOS_BB#define PMODE_BIT_NUMBER VOS_BIT_NUMBER#define CSR_OFFSET_BB PWR_CSR_OFFSET_BB#define CR_OFFSET_BB PWR_CR_OFFSET_BB#define PWR_MODE_EVENT_RISING_FALLING PWR_PVD_MODE_EVENT_RISING_FALLING#define PWR_MODE_EVENT_FALLING PWR_PVD_MODE_EVENT_FALLING#define PWR_MODE_EVENT_RISING PWR_PVD_MODE_EVENT_RISING#define PWR_MODE_IT_RISING_FALLING PWR_PVD_MODE_IT_RISING_FALLING#define PWR_MODE_IT_FALLING PWR_PVD_MODE_IT_FALLING#define PWR_MODE_IT_RISING PWR_PVD_MODE_IT_RISING#define PWR_MODE_NORMAL PWR_PVD_MODE_NORMAL#define HAL_PWREx_PVMConfig HAL_PWREx_ConfigPVM#define HAL_PWREx_EnableSDADCAnalog HAL_PWREx_EnableSDADC#define HAL_PWREx_DisableSDADCAnalog HAL_PWREx_DisableSDADC#define HAL_PWREx_DeactivateOverDrive HAL_PWREx_DisableOverDrive#define HAL_PWREx_ActivateOverDrive HAL_PWREx_EnableOverDrive#define HAL_PWR_Vddio2MonitorCallback HAL_PWREx_Vddio2MonitorCallback#define HAL_PWR_Vddio2Monitor_IRQHandler HAL_PWREx_Vddio2Monitor_IRQHandler#define HAL_PWR_PVDLevelConfig HAL_PWR_ConfigPVD#define HAL_PWR_PVD_PVM_IRQHandler HAL_PWREx_PVD_PVM_IRQHandler#define HAL_PWR_EnableVddio2Monitor HAL_PWREx_EnableVddio2Monitor#define HAL_PWR_EnableFlashPowerDown HAL_PWREx_EnableFlashPowerDown#define HAL_PWR_EnableBkUpReg HAL_PWREx_EnableBkUpReg#define HAL_PWR_DisableVddio2Monitor HAL_PWREx_DisableVddio2Monitor#define HAL_PWR_DisableFlashPowerDown HAL_PWREx_DisableFlashPowerDown#define HAL_PWR_DisableBkUpReg HAL_PWREx_DisableBkUpReg#define HAL_PWR_PVDConfig HAL_PWR_ConfigPVD#define HAL_I2C_Slave_Sequential_Receive_DMA HAL_I2C_Slave_Seq_Receive_DMA#define HAL_I2C_Slave_Sequential_Transmit_DMA HAL_I2C_Slave_Seq_Transmit_DMA#define HAL_I2C_Master_Sequential_Receive_DMA HAL_I2C_Master_Seq_Receive_DMA#define HAL_I2C_Master_Sequential_Transmit_DMA HAL_I2C_Master_Seq_Transmit_DMA#define HAL_I2C_Slave_Sequential_Receive_IT HAL_I2C_Slave_Seq_Receive_IT#define HAL_I2C_Slave_Sequential_Transmit_IT HAL_I2C_Slave_Seq_Transmit_IT#define HAL_I2C_Master_Sequential_Receive_IT HAL_I2C_Master_Seq_Receive_IT#define HAL_I2C_Master_Sequential_Transmit_IT HAL_I2C_Master_Seq_Transmit_IT#define HAL_I2CFastModePlusConfig(SYSCFG_I2CFastModePlus,cmd) ((cmd == ENABLE)? HAL_I2CEx_EnableFastModePlus(SYSCFG_I2CFastModePlus): HAL_I2CEx_DisableFastModePlus(SYSCFG_I2CFastModePlus))#define HAL_FMPI2CEx_DigitalFilter_Config HAL_FMPI2CEx_ConfigDigitalFilter#define HAL_FMPI2CEx_AnalogFilter_Config HAL_FMPI2CEx_ConfigAnalogFilter#define HAL_I2CEx_DigitalFilter_Config HAL_I2CEx_ConfigDigitalFilter#define HAL_I2CEx_AnalogFilter_Config HAL_I2CEx_ConfigAnalogFilter#define HAL_DATA_EEPROMEx_Program HAL_FLASHEx_DATAEEPROM_Program#define ETH_DMATXDESC_CHECKSUMIPV4HEADER 0x00400000U#define ETH_DMATXDESC_CHECKSUMBYPASS 0x00000000U#define ETH_DMATXDESC_FIRSTSEGMENT 0x20000000U#define ETH_DMATXDESC_LASTSEGMENTS 0x40000000U#define ETH_DMAARBITRATION_RXPRIORTX 0x00000002U#define ETH_DMAARBITRATION_ROUNDROBIN_RXTX_4_1 0x0000C000U#define ETH_DMAARBITRATION_ROUNDROBIN_RXTX_3_1 0x00008000U#define ETH_DMAARBITRATION_ROUNDROBIN_RXTX_2_1 0x00004000U#define ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1 0x00000000U#define ETH_RECEIVEDTHRESHOLDCONTROL_128BYTES 0x00000018U#define ETH_RECEIVEDTHRESHOLDCONTROL_96BYTES 0x00000010U#define ETH_RECEIVEDTHRESHOLDCONTROL_32BYTES 0x00000008U#define ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES 0x00000000U#define ETH_TRANSMITTHRESHOLDCONTROL_16BYTES 0x0001C000U#define ETH_TRANSMITTHRESHOLDCONTROL_24BYTES 0x00018000U#define ETH_TRANSMITTHRESHOLDCONTROL_32BYTES 0x00014000U#define ETH_TRANSMITTHRESHOLDCONTROL_40BYTES 0x00010000U#define ETH_TRANSMITTHRESHOLDCONTROL_256BYTES 0x0000C000U#define ETH_TRANSMITTHRESHOLDCONTROL_192BYTES 0x00008000U#define ETH_TRANSMITTHRESHOLDCONTROL_128BYTES 0x00004000U#define ETH_TRANSMITTHRESHOLDCONTROL_64BYTES 0x00000000U#define ETH_MAC_ADDRESSMASK_BYTE1 0x01000000U#define ETH_MAC_ADDRESSMASK_BYTE2 0x02000000U#define ETH_MAC_ADDRESSMASK_BYTE3 0x04000000U#define ETH_MAC_ADDRESSMASK_BYTE4 0x08000000U#define ETH_MAC_ADDRESSMASK_BYTE5 0x10000000U#define ETH_MAC_ADDRESSMASK_BYTE6 0x20000000U#define ETH_MAC_ADDRESSFILTER_DA 0x00000008U#define ETH_MAC_ADDRESSFILTER_SA 0x00000000U#define ETH_TRANSMITFLOWCONTROL_DISABLE 0x00000000U#define ETH_TRANSMITFLOWCONTROL_ENABLE 0x00000002U#define ETH_RECEIVEFLOWCONTROL_DISABLE 0x00000000U#define ETH_RECEIVEFLOWCONTROL_ENABLE 0x00000004U#define ETH_UNICASTPAUSEFRAMEDETECT_DISABLE 0x00000000U#define ETH_UNICASTPAUSEFRAMEDETECT_ENABLE 0x00000008U#define ETH_PAUSELOWTHRESHOLD_MINUS256 0x00000030U#define ETH_PAUSELOWTHRESHOLD_MINUS144 0x00000020U#define ETH_PAUSELOWTHRESHOLD_MINUS28 0x00000010U#define ETH_PAUSELOWTHRESHOLD_MINUS4 0x00000000U#define ETH_ZEROQUANTAPAUSE_DISABLE 0x00000080U#define ETH_ZEROQUANTAPAUSE_ENABLE 0x00000000U#define ETH_UNICASTFRAMESFILTER_PERFECT 0x00000000U#define ETH_UNICASTFRAMESFILTER_HASHTABLE 0x00000002U#define ETH_UNICASTFRAMESFILTER_PERFECTHASHTABLE 0x00000402U#define ETH_MULTICASTFRAMESFILTER_NONE 0x00000010U#define ETH_MULTICASTFRAMESFILTER_PERFECT 0x00000000U#define ETH_MULTICASTFRAMESFILTER_HASHTABLE 0x00000004U#define ETH_MULTICASTFRAMESFILTER_PERFECTHASHTABLE 0x00000404U#define ETH_PROMISCUOUS_MODE_DISABLE 0x00000000U#define ETH_PROMISCUOUS_MODE_ENABLE 0x00000001U#define ETH_DESTINATIONADDRFILTER_INVERSE 0x00000008U#define ETH_DESTINATIONADDRFILTER_NORMAL 0x00000000U#define ETH_BROADCASTFRAMESRECEPTION_DISABLE 0x00000020U#define ETH_BROADCASTFRAMESRECEPTION_ENABLE 0x00000000U#define ETH_PASSCONTROLFRAMES_FORWARDPASSEDADDRFILTER 0x000000C0U#define ETH_PASSCONTROLFRAMES_FORWARDALL 0x00000080U#define ETH_PASSCONTROLFRAMES_BLOCKALL 0x00000040U#define ETH_SOURCEADDRFILTER_DISABLE 0x00000000U#define ETH_SOURCEADDRFILTER_INVERSE_ENABLE 0x00000300U#define ETH_SOURCEADDRFILTER_NORMAL_ENABLE 0x00000200U#define ETH_RECEIVEALL_DISABLE 0x00000000U#define ETH_RECEIVEALL_ENABLE 0x80000000U#define ETH_DEFFERRALCHECK_DISABLE 0x00000000U#define ETH_DEFFERRALCHECK_ENABLE 0x00000010U#define ETH_AUTOMATICPADCRCSTRIP_DISABLE 0x00000000U#define ETH_AUTOMATICPADCRCSTRIP_ENABLE 0x00000080U#define ETH_RETRYTRANSMISSION_DISABLE 0x00000200U#define ETH_RETRYTRANSMISSION_ENABLE 0x00000000U#define ETH_CHECKSUMOFFLAOD_DISABLE 0x00000000U#define ETH_CHECKSUMOFFLAOD_ENABLE 0x00000400U#define ETH_LOOPBACKMODE_DISABLE 0x00000000U#define ETH_LOOPBACKMODE_ENABLE 0x00001000U#define ETH_RECEIVEOWN_DISABLE 0x00002000U#define ETH_RECEIVEOWN_ENABLE 0x00000000U#define ETH_CARRIERSENCE_DISABLE 0x00010000U#define ETH_CARRIERSENCE_ENABLE 0x00000000U#define ETH_INTERFRAMEGAP_40BIT 0x000E0000U#define ETH_INTERFRAMEGAP_48BIT 0x000C0000U#define ETH_INTERFRAMEGAP_56BIT 0x000A0000U#define ETH_INTERFRAMEGAP_64BIT 0x00080000U#define ETH_INTERFRAMEGAP_72BIT 0x00060000U#define ETH_INTERFRAMEGAP_80BIT 0x00040000U#define ETH_INTERFRAMEGAP_88BIT 0x00020000U#define ETH_INTERFRAMEGAP_96BIT 0x00000000U#define ETH_JABBER_DISABLE 0x00400000U#define ETH_JABBER_ENABLE 0x00000000U#define ETH_WATCHDOG_DISABLE 0x00800000U#define ETH_WATCHDOG_ENABLE 0x00000000U#define ETH_MEDIA_INTERFACE_RMII (SYSCFG_PMC_MII_RMII_SEL)#define ETH_MEDIA_INTERFACE_MII 0x00000000U#define ETH_CHECKSUM_BY_SOFTWARE 0x00000001U#define ETH_CHECKSUM_BY_HARDWARE 0x00000000U#define ETH_RXINTERRUPT_MODE 0x00000001U#define ETH_RXPOLLING_MODE 0x00000000U#define ETH_AUTONEGOTIATION_DISABLE 0x00000000U#define ETH_AUTONEGOTIATION_ENABLE 0x00000001U#define HAL_ETH_STATE_ERROR 0x000000E0U#define HAL_ETH_STATE_STARTED 0x00000023U#define HAL_ETH_STATE_BUSY 0x00000023U#define HAL_ETH_STATE_READY 0x00000010U#define HAL_ETH_STATE_RESET 0x00000000U#define ETH_MAGIC_PACKET_RECIEVED ETH_MACPMTCSR_MPR#define ETH_WAKEUP_FRAME_RECIEVED ETH_MACPMTCSR_WFR#define ETH_MAC_PMT_IT ETH_MACSR_PMTS#define ETH_MAC_ADDRESS3 0x00000018U#define ETH_MAC_ADDRESS2 0x00000010U#define ETH_MAC_ADDRESS1 0x00000008U#define ETH_MAC_ADDRESS0 0x00000000U#define ETH_VLANTAGCOMPARISON_16BIT 0x00000000U#define ETH_VLANTAGCOMPARISON_12BIT 0x00010000U#define ETH_SOURCEADDRESS_REPLACE_ADDR1 ETH_MACCR_SARC_REPADDR1#define ETH_SOURCEADDRESS_REPLACE_ADDR0 ETH_MACCR_SARC_REPADDR0#define ETH_SOURCEADDRESS_INSERT_ADDR1 ETH_MACCR_SARC_INSADDR1#define ETH_SOURCEADDRESS_INSERT_ADDR0 ETH_MACCR_SARC_INSADDR0#define ETH_SOURCEADDRESS_DISABLE 0x00000000U#define ETH_BACKOFFLIMIT_1 0x00000060U#define ETH_BACKOFFLIMIT_4 0x00000040U#define ETH_BACKOFFLIMIT_8 0x00000020U#define ETH_BACKOFFLIMIT_10 0x00000000U#define ETH_HALFDUPLEX_MODE 0x00000000U#define ETH_FULLDUPLEX_MODE ETH_MACCR_DM#define ETH_SPEED_100M 0x00004000U#define ETH_SPEED_10M 0x00000000U#define ETH_PAUSELOWTHRESHOLD_MINUS_256 ETH_MACFCR_PLT_Minus256#define ETH_PAUSELOWTHRESHOLD_MINUS_144 ETH_MACFCR_PLT_Minus144#define ETH_PAUSELOWTHRESHOLD_MINUS_28 ETH_MACFCR_PLT_Minus28#define ETH_PAUSELOWTHRESHOLD_MINUS_4 ETH_MACFCR_PLT_Minus4#define ETH_RECEIVETHRESHOLD8_128 ETH_DMAOMR_RTC_128Bytes#define ETH_RECEIVETHRESHOLD8_96 ETH_DMAOMR_RTC_96Bytes#define ETH_RECEIVETHRESHOLD8_32 ETH_DMAOMR_RTC_32Bytes#define ETH_RECEIVETHRESHOLD8_64 ETH_DMAOMR_RTC_64Bytes#define ETH_RECEIVESTOREFORWARD ETH_DMAOMR_RSF#define ETH_TRANSMITTHRESHOLD_256 ETH_DMAOMR_TTC_256Bytes#define ETH_TRANSMITTHRESHOLD_192 ETH_DMAOMR_TTC_192Bytes#define ETH_TRANSMITTHRESHOLD_128 ETH_DMAOMR_TTC_128Bytes#define ETH_TRANSMITTHRESHOLD_64 ETH_DMAOMR_TTC_64Bytes#define ETH_TRANSMITTHRESHOLD_40 ETH_DMAOMR_TTC_40Bytes#define ETH_TRANSMITTHRESHOLD_32 ETH_DMAOMR_TTC_32Bytes#define ETH_TRANSMITTHRESHOLD_24 ETH_DMAOMR_TTC_24Bytes#define ETH_TRANSMITTHRESHOLD_16 ETH_DMAOMR_TTC_16Bytes#define ETH_TRANSMITSTOREFORWARD ETH_DMAOMR_TSF#define ETH_DMA_TX_PROCESS_STOPPED_FLAG ETH_DMASR_TPS#define ETH_DMA_RX_BUFFER_UNAVAILABLE_FLAG ETH_DMASR_RBUS#define ETH_DMA_RX_PROCESS_STOPPED_FLAG ETH_DMASR_RPSS#define ETH_DMA_RX_WATCHDOG_TIMEOUT_FLAG ETH_DMASR_RWTS#define ETH_DMA_EARLY_TX_IT_FLAG ETH_DMASR_ETS#define ETH_DMA_FATAL_BUS_ERROR_FLAG ETH_DMASR_FBES#define ETH_DMA_DATA_BUFF_ACCESS_ERROR_FLAG 0x00000000U#define ETH_DMA_DESC_ACCESS_ERROR_FLAG ETH_DMASR_EBS_DescAccess#define ETH_DMA_WRITE_TRANS_ERROR_FLAG 0x00000000U#define ETH_DMA_READ_TRANS_ERROR_FLAG ETH_DMASR_EBS_ReadTransf#define ETH_DMA_RX_DATA_TRANS_ERROR_FLAG 0x00000000U#define ETH_DMA_TX_DATA_TRANS_ERROR_FLAG ETH_DMASR_EBS_DataTransfTx#define ETH_DMA_NO_ERROR_FLAG 0x00000000U#define ETH_DMA_TX_IT ETH_DMAIER_TIE#define ETH_DMA_TX_PROCESS_STOPPED_IT ETH_DMAIER_TPSIE#define ETH_DMA_TX_BUFFER_UNAVAILABLE_IT ETH_DMAIER_TBUIE#define ETH_DMA_RX_IT ETH_DMAIER_RIE#define ETH_DMA_RX_BUFFER_UNAVAILABLE_IT ETH_DMAIER_RBUIE#define ETH_DMA_RX_PROCESS_STOPPED_IT ETH_DMAIER_RPSIE#define ETH_DMA_RX_WATCHDOG_TIMEOUT_IT ETH_DMAIER_RWTIE#define ETH_DMA_EARLY_TX_IT ETH_DMAIER_ETIE#define ETH_DMA_EARLY_RX_IT ETH_DMAIER_ERIE#define ETH_DMA_FATAL_BUS_ERROR_IT ETH_DMAIER_FBEIE#define ETH_DMA_ABNORMAL_IT ETH_DMAIER_AISE#define ETH_DMA_NORMAL_IT ETH_DMAIER_NISE#define ETH_RXDMABURSTLENGTH_4XPBL_128BEAT 0x01400000U#define ETH_RXDMABURSTLENGTH_4XPBL_64BEAT 0x01200000U#define ETH_RXDMABURSTLENGTH_4XPBL_32BEAT 0x01100000U#define ETH_RXDMABURSTLENGTH_4XPBL_16BEAT 0x01080000U#define ETH_RXDMABURSTLENGTH_4XPBL_8BEAT 0x01040000U#define ETH_RXDMABURSTLENGTH_4XPBL_4BEAT 0x01020000U#define ETH_RXDMABURSTLENGTH_32BEAT 0x00400000U#define ETH_RXDMABURSTLENGTH_16BEAT 0x00200000U#define ETH_RXDMABURSTLENGTH_8BEAT 0x00100000U#define ETH_RXDMABURSTLENGTH_4BEAT 0x00080000U#define ETH_RXDMABURSTLENGTH_2BEAT 0x00040000U#define ETH_RXDMABURSTLENGTH_1BEAT 0x00020000U#define ETH_TXDMABURSTLENGTH_4XPBL_128BEAT 0x01002000U#define ETH_TXDMABURSTLENGTH_4XPBL_64BEAT 0x01001000U#define ETH_TXDMABURSTLENGTH_4XPBL_32BEAT 0x01000800U#define ETH_TXDMABURSTLENGTH_4XPBL_16BEAT 0x01000400U#define ETH_TXDMABURSTLENGTH_4XPBL_8BEAT 0x01000200U#define ETH_TXDMABURSTLENGTH_4XPBL_4BEAT 0x01000100U#define ETH_TXDMABURSTLENGTH_32BEAT 0x00002000U#define ETH_TXDMABURSTLENGTH_16BEAT 0x00001000U#define ETH_TXDMABURSTLENGTH_8BEAT 0x00000800U#define ETH_TXDMABURSTLENGTH_4BEAT 0x00000400U#define ETH_TXDMABURSTLENGTH_2BEAT 0x00000200U#define ETH_TXDMABURSTLENGTH_1BEAT 0x00000100U#define ETH_BURSTLENGTH_UNSPECIFIED 0x00000000U#define ETH_BURSTLENGTH_MIXED ETH_DMABMR_MB#define ETH_BURSTLENGTH_FIXED ETH_DMABMR_FB#define ETH_DMAARBITRATION_TX8_RX1 (ETH_DMAMR_TXPR | ETH_DMAMR_PR_8_1)#define ETH_DMAARBITRATION_TX7_RX1 (ETH_DMAMR_TXPR | ETH_DMAMR_PR_7_1)#define ETH_DMAARBITRATION_TX6_RX1 (ETH_DMAMR_TXPR | ETH_DMAMR_PR_6_1)#define ETH_DMAARBITRATION_TX5_RX1 (ETH_DMAMR_TXPR | ETH_DMAMR_PR_5_1)#define ETH_DMAARBITRATION_TX4_RX1 (ETH_DMAMR_TXPR | ETH_DMAMR_PR_4_1)#define ETH_DMAARBITRATION_TX3_RX1 (ETH_DMAMR_TXPR | ETH_DMAMR_PR_3_1)#define ETH_DMAARBITRATION_TX2_RX1 (ETH_DMAMR_TXPR | ETH_DMAMR_PR_2_1)#define ETH_DMAARBITRATION_TX1_RX1 0x00000000U#define ETH_DMAARBITRATION_TX (ETH_DMAMR_TXPR | ETH_DMAMR_DA)#define ETH_DMAARBITRATION_RX4_TX1 ETH_DMABMR_RTPR_4_1#define ETH_DMAARBITRATION_RX3_TX1 ETH_DMABMR_RTPR_3_1#define ETH_DMAARBITRATION_RX2_TX1 ETH_DMABMR_RTPR_2_1#define ETH_DMAARBITRATION_RX1_TX1 0x00000000U#define ETH_DMAARBITRATION_RX ETH_DMABMR_DA#define ETH_CRC_ERROR ETH_DMARXDESC_CE#define ETH_GIANT_PACKET ETH_DMARXDESC_IPV4HC#define ETH_WATCHDOG_TIMEOUT ETH_DMARXDESC_RWT#define ETH_RECEIVE_OVERFLOW ETH_DMARXDESC_OE#define ETH_RECEIVE_ERROR ETH_DMARXDESC_RE#define ETH_DRIBBLE_BIT_ERROR ETH_DMARXDESC_DBE#define ETH_SOURCE_ADDRESS_FAIL ETH_DMARXDESC_SAF#define ETH_DEST_ADDRESS_FAIL ETH_DMARXDESC_AFM#define ETH_VLAN_FILTER_PASS ETH_DMARXDESC_VLAN#define ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC ETH_DMATXDESC_CIC_TCPUDPICMP_FULL#define ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT ETH_DMATXDESC_CIC_TCPUDPICMP_SEGMENT#define ETH_CHECKSUM_IPHDR_INSERT ETH_DMATXDESC_CIC_IPV4HEADER#define ETH_CHECKSUM_DISABLE ETH_DMATXDESC_CIC_BYPASS#define ETH_CRC_INSERT ETH_DMATXDESC_DP#define ETH_CRC_PAD_INSERT 0x00000000U#define ETH_CRC_PAD_DISABLE (uint32_t)(ETH_DMATXDESC_DP | ETH_DMATXDESC_DC)#define ETH_TX_PACKETS_FEATURES_CRCPAD 0x00000020U#define ETH_TX_PACKETS_FEATURES_TSO 0x00000010U#define ETH_TX_PACKETS_FEATURES_INNERVLANTAG 0x00000008U#define ETH_TX_PACKETS_FEATURES_VLANTAG 0x00000004U#define ETH_TX_PACKETS_FEATURES_SAIC 0x00000002U#define ETH_TX_PACKETS_FEATURES_CSUM 0x00000001U#define HAL_ETH_ERROR_MAC 0x00000010U#define HAL_ETH_ERROR_DMA 0x00000008U#define HAL_ETH_ERROR_TIMEOUT 0x00000004U#define HAL_ETH_ERROR_BUSY 0x00000002U#define HAL_ETH_ERROR_PARAM 0x00000001U#define HAL_ETH_ERROR_NONE 0x00000000U#define ETH_JUMBO_FRAME_PAYLOAD 9000U#define ETH_MAX_PAYLOAD 1500U#define ETH_MIN_PAYLOAD 46U#define ETH_VLAN_TAG 4U#define ETH_CRC 4U#define ETH_HEADER 14U#define ETH_MAX_PACKET_SIZE 1528U#define ETH_DMAPTPRXDESC_RTSH 0xFFFFFFFFU#define ETH_DMAPTPRXDESC_RTSL 0xFFFFFFFFU#define ETH_DMAPTPRXDESC_IPPT_ICMP 0x00000003U#define ETH_DMAPTPRXDESC_IPPT_TCP 0x00000002U#define ETH_DMAPTPRXDESC_IPPT_UDP 0x00000001U#define ETH_DMAPTPRXDESC_IPPT 0x00000007U#define ETH_DMAPTPRXDESC_IPHE 0x00000008U#define ETH_DMAPTPRXDESC_IPPE 0x00000010U#define ETH_DMAPTPRXDESC_IPCB 0x00000020U#define ETH_DMAPTPRXDESC_IPV4PR 0x00000040U#define ETH_DMAPTPRXDESC_IPV6PR 0x00000080U#define ETH_DMAPTPRXDESC_PTPMT_PDELAYRESPFOLLOWUP_SIGNAL 0x00000700U#define ETH_DMAPTPRXDESC_PTPMT_PDELAYRESP_MANAG 0x00000600U#define ETH_DMAPTPRXDESC_PTPMT_PDELAYREQ_ANNOUNCE 0x00000500U#define ETH_DMAPTPRXDESC_PTPMT_DELAYRESP 0x00000400U#define ETH_DMAPTPRXDESC_PTPMT_DELAYREQ 0x00000300U#define ETH_DMAPTPRXDESC_PTPMT_FOLLOWUP 0x00000200U#define ETH_DMAPTPRXDESC_PTPMT_SYNC 0x00000100U#define ETH_DMAPTPRXDESC_PTPMT 0x00000F00U#define ETH_DMAPTPRXDESC_PTPFT 0x00001000U#define ETH_DMAPTPRXDESC_PTPV 0x00002000U#define ETH_DMARXDESC_B2AP 0xFFFFFFFFU#define ETH_DMARXDESC_B1AP 0xFFFFFFFFU#define ETH_DMARXDESC_RBS1 0x00001FFFU#define ETH_DMARXDESC_RCH 0x00004000U#define ETH_DMARXDESC_RER 0x00008000U#define ETH_DMARXDESC_RBS2 0x1FFF0000U#define ETH_DMARXDESC_DIC 0x80000000U#define ETH_DMARXDESC_MAMPCE 0x00000001U#define ETH_DMARXDESC_CE 0x00000002U#define ETH_DMARXDESC_DBE 0x00000004U#define ETH_DMARXDESC_RE 0x00000008U#define ETH_DMARXDESC_RWT 0x00000010U#define ETH_DMARXDESC_FT 0x00000020U#define ETH_DMARXDESC_LC 0x00000040U#define ETH_DMARXDESC_IPV4HCE 0x00000080U#define ETH_DMARXDESC_LS 0x00000100U#define ETH_DMARXDESC_FS 0x00000200U#define ETH_DMARXDESC_VLAN 0x00000400U#define ETH_DMARXDESC_OE 0x00000800U#define ETH_DMARXDESC_LE 0x00001000U#define ETH_DMARXDESC_SAF 0x00002000U#define ETH_DMARXDESC_DE 0x00004000U#define ETH_DMARXDESC_ES 0x00008000U#define ETH_DMARXDESC_FL 0x3FFF0000U#define ETH_DMARXDESC_AFM 0x40000000U#define ETH_DMARXDESC_OWN 0x80000000U#define ETH_DMAPTPTXDESC_TTSH 0xFFFFFFFFU#define ETH_DMAPTPTXDESC_TTSL 0xFFFFFFFFU#define ETH_DMATXDESC_B2AP 0xFFFFFFFFU#define ETH_DMATXDESC_B1AP 0xFFFFFFFFU#define ETH_DMATXDESC_TBS1 0x00001FFFU#define ETH_DMATXDESC_TBS2 0x1FFF0000U#define ETH_DMATXDESC_DB 0x00000001U#define ETH_DMATXDESC_UF 0x00000002U#define ETH_DMATXDESC_ED 0x00000004U#define ETH_DMATXDESC_CC 0x00000078U#define ETH_DMATXDESC_VF 0x00000080U#define ETH_DMATXDESC_EC 0x00000100U#define ETH_DMATXDESC_LCO 0x00000200U#define ETH_DMATXDESC_NC 0x00000400U#define ETH_DMATXDESC_LCA 0x00000800U#define ETH_DMATXDESC_PCE 0x00001000U#define ETH_DMATXDESC_FF 0x00002000U#define ETH_DMATXDESC_JT 0x00004000U#define ETH_DMATXDESC_ES 0x00008000U#define ETH_DMATXDESC_IHE 0x00010000U#define ETH_DMATXDESC_TTSS 0x00020000U#define ETH_DMATXDESC_TCH 0x00100000U#define ETH_DMATXDESC_TER 0x00200000U#define ETH_DMATXDESC_CIC_TCPUDPICMP_FULL 0x00C00000U#define ETH_DMATXDESC_CIC_TCPUDPICMP_SEGMENT 0x00800000U#define ETH_DMATXDESC_CIC_IPV4HEADER 0x00400000U#define ETH_DMATXDESC_CIC_BYPASS 0x00000000U#define ETH_DMATXDESC_CIC 0x00C00000U#define ETH_DMATXDESC_TTSE 0x02000000U#define ETH_DMATXDESC_DP 0x04000000U#define ETH_DMATXDESC_DC 0x08000000U#define ETH_DMATXDESC_FS 0x10000000U#define ETH_DMATXDESC_LS 0x20000000U#define ETH_DMATXDESC_IC 0x40000000U#define ETH_DMATXDESC_OWN 0x80000000U#define USE_HAL_ETH_REGISTER_CALLBACKS 0U#define IS_OB_NDBOOT(VALUE) (((VALUE) == OB_DUAL_BOOT_DISABLE) || ((VALUE) == OB_DUAL_BOOT_ENABLE))#define IS_FLASH_BANK(BANK) (((BANK) == FLASH_BANK_1) || ((BANK) == FLASH_BANK_2) || ((BANK) == FLASH_BANK_BOTH))#define IS_OB_NDBANK(VALUE) (((VALUE) == OB_NDBANK_SINGLE_BANK) || ((VALUE) == OB_NDBANK_DUAL_BANK))#define IS_OB_WRP_SECTOR(SECTOR) ((((SECTOR) & 0xF000FFFFU) == 0x00000000U) && ((SECTOR) != 0x00000000U))#define IS_FLASH_SECTOR(SECTOR) (((SECTOR) == FLASH_SECTOR_0) || ((SECTOR) == FLASH_SECTOR_1) || ((SECTOR) == FLASH_SECTOR_2) || ((SECTOR) == FLASH_SECTOR_3) || ((SECTOR) == FLASH_SECTOR_4) || ((SECTOR) == FLASH_SECTOR_5) || ((SECTOR) == FLASH_SECTOR_6) || ((SECTOR) == FLASH_SECTOR_7) || ((SECTOR) == FLASH_SECTOR_8) || ((SECTOR) == FLASH_SECTOR_9) || ((SECTOR) == FLASH_SECTOR_10) || ((SECTOR) == FLASH_SECTOR_11) || ((SECTOR) == FLASH_SECTOR_12) || ((SECTOR) == FLASH_SECTOR_13) || ((SECTOR) == FLASH_SECTOR_14) || ((SECTOR) == FLASH_SECTOR_15) || ((SECTOR) == FLASH_SECTOR_16) || ((SECTOR) == FLASH_SECTOR_17) || ((SECTOR) == FLASH_SECTOR_18) || ((SECTOR) == FLASH_SECTOR_19) || ((SECTOR) == FLASH_SECTOR_20) || ((SECTOR) == FLASH_SECTOR_21) || ((SECTOR) == FLASH_SECTOR_22) || ((SECTOR) == FLASH_SECTOR_23))#define IS_FLASH_NBSECTORS(NBSECTORS) (((NBSECTORS) != 0U) && ((NBSECTORS) <= FLASH_SECTOR_TOTAL))#define IS_FLASH_ADDRESS(ADDRESS) ((((ADDRESS) >= FLASH_BASE) && ((ADDRESS) <= FLASH_END)) || (((ADDRESS) >= FLASH_OTP_BASE) && ((ADDRESS) <= FLASH_OTP_END)))#define IS_FLASH_LATENCY(LATENCY) (((LATENCY) == FLASH_LATENCY_0) || ((LATENCY) == FLASH_LATENCY_1) || ((LATENCY) == FLASH_LATENCY_2) || ((LATENCY) == FLASH_LATENCY_3) || ((LATENCY) == FLASH_LATENCY_4) || ((LATENCY) == FLASH_LATENCY_5) || ((LATENCY) == FLASH_LATENCY_6) || ((LATENCY) == FLASH_LATENCY_7) || ((LATENCY) == FLASH_LATENCY_8) || ((LATENCY) == FLASH_LATENCY_9) || ((LATENCY) == FLASH_LATENCY_10) || ((LATENCY) == FLASH_LATENCY_11) || ((LATENCY) == FLASH_LATENCY_12) || ((LATENCY) == FLASH_LATENCY_13) || ((LATENCY) == FLASH_LATENCY_14) || ((LATENCY) == FLASH_LATENCY_15))#define IS_OB_BOR_LEVEL(LEVEL) (((LEVEL) == OB_BOR_LEVEL1) || ((LEVEL) == OB_BOR_LEVEL2) || ((LEVEL) == OB_BOR_LEVEL3) || ((LEVEL) == OB_BOR_OFF))#define IS_OB_IWDG_STDBY_FREEZE(FREEZE) (((FREEZE) == OB_IWDG_STDBY_FREEZE) || ((FREEZE) == OB_IWDG_STDBY_ACTIVE))#define IS_OB_IWDG_STOP_FREEZE(FREEZE) (((FREEZE) == OB_IWDG_STOP_FREEZE) || ((FREEZE) == OB_IWDG_STOP_ACTIVE))#define IS_OB_STDBY_SOURCE(SOURCE) (((SOURCE) == OB_STDBY_NO_RST) || ((SOURCE) == OB_STDBY_RST))#define IS_OB_STOP_SOURCE(SOURCE) (((SOURCE) == OB_STOP_NO_RST) || ((SOURCE) == OB_STOP_RST))#define IS_OB_IWDG_SOURCE(SOURCE) (((SOURCE) == OB_IWDG_SW) || ((SOURCE) == OB_IWDG_HW))#define IS_OB_WWDG_SOURCE(SOURCE) (((SOURCE) == OB_WWDG_SW) || ((SOURCE) == OB_WWDG_HW))#define IS_OB_RDP_LEVEL(LEVEL) (((LEVEL) == OB_RDP_LEVEL_0) || ((LEVEL) == OB_RDP_LEVEL_1) || ((LEVEL) == OB_RDP_LEVEL_2))#define IS_OB_BOOT_ADDRESS(ADDRESS) ((ADDRESS) <= 0x8013)#define IS_OPTIONBYTE(VALUE) (((VALUE) <= (OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_BOR | OPTIONBYTE_BOOTADDR_0 | OPTIONBYTE_BOOTADDR_1)))#define IS_WRPSTATE(VALUE) (((VALUE) == OB_WRPSTATE_DISABLE) || ((VALUE) == OB_WRPSTATE_ENABLE))#define IS_VOLTAGERANGE(RANGE) (((RANGE) == FLASH_VOLTAGE_RANGE_1) || ((RANGE) == FLASH_VOLTAGE_RANGE_2) || ((RANGE) == FLASH_VOLTAGE_RANGE_3) || ((RANGE) == FLASH_VOLTAGE_RANGE_4))#define IS_FLASH_TYPEERASE(VALUE) (((VALUE) == FLASH_TYPEERASE_SECTORS) || ((VALUE) == FLASH_TYPEERASE_MASSERASE))#define __HAL_FLASH_CALC_BOOT_BASE_ADR(__ADDRESS__) ((__ADDRESS__) >> 14)#define OB_WRP_DB_SECTOR_All ((uint32_t)0x0FFF0000U)#define OB_WRP_DB_SECTOR_23 ((uint32_t)0x08000000U)#define OB_WRP_DB_SECTOR_22 ((uint32_t)0x08000000U)#define OB_WRP_DB_SECTOR_21 ((uint32_t)0x04000000U)#define OB_WRP_DB_SECTOR_20 ((uint32_t)0x04000000U)#define OB_WRP_DB_SECTOR_19 ((uint32_t)0x02000000U)#define OB_WRP_DB_SECTOR_18 ((uint32_t)0x02000000U)#define OB_WRP_DB_SECTOR_17 ((uint32_t)0x01000000U)#define OB_WRP_DB_SECTOR_16 ((uint32_t)0x01000000U)#define OB_WRP_DB_SECTOR_15 ((uint32_t)0x00800000U)#define OB_WRP_DB_SECTOR_14 ((uint32_t)0x00800000U)#define OB_WRP_DB_SECTOR_13 ((uint32_t)0x00400000U)#define OB_WRP_DB_SECTOR_12 ((uint32_t)0x00400000U)#define OB_WRP_DB_SECTOR_11 ((uint32_t)0x00200000U)#define OB_WRP_DB_SECTOR_10 ((uint32_t)0x00200000U)#define OB_WRP_DB_SECTOR_9 ((uint32_t)0x00100000U)#define OB_WRP_DB_SECTOR_8 ((uint32_t)0x00100000U)#define OB_WRP_DB_SECTOR_7 ((uint32_t)0x00080000U)#define OB_WRP_DB_SECTOR_6 ((uint32_t)0x00080000U)#define OB_WRP_DB_SECTOR_5 ((uint32_t)0x00040000U)#define OB_WRP_DB_SECTOR_4 ((uint32_t)0x00040000U)#define OB_WRP_DB_SECTOR_3 ((uint32_t)0x00020000U)#define OB_WRP_DB_SECTOR_2 ((uint32_t)0x00020000U)#define OB_WRP_DB_SECTOR_1 ((uint32_t)0x00010000U)#define OB_WRP_DB_SECTOR_0 ((uint32_t)0x00010000U)#define OB_WRP_SECTOR_All ((uint32_t)0x0FFF0000U)#define OB_WRP_SECTOR_11 ((uint32_t)0x08000000U)#define OB_WRP_SECTOR_10 ((uint32_t)0x04000000U)#define OB_WRP_SECTOR_9 ((uint32_t)0x02000000U)#define OB_WRP_SECTOR_8 ((uint32_t)0x01000000U)#define OB_WRP_SECTOR_7 ((uint32_t)0x00800000U)#define OB_WRP_SECTOR_6 ((uint32_t)0x00400000U)#define OB_WRP_SECTOR_5 ((uint32_t)0x00200000U)#define OB_WRP_SECTOR_4 ((uint32_t)0x00100000U)#define OB_WRP_SECTOR_3 ((uint32_t)0x00080000U)#define OB_WRP_SECTOR_2 ((uint32_t)0x00040000U)#define OB_WRP_SECTOR_1 ((uint32_t)0x00020000U)#define OB_WRP_SECTOR_0 ((uint32_t)0x00010000U)#define FLASH_SECTOR_23 ((uint32_t)23U)#define FLASH_SECTOR_22 ((uint32_t)22U)#define FLASH_SECTOR_21 ((uint32_t)21U)#define FLASH_SECTOR_20 ((uint32_t)20U)#define FLASH_SECTOR_19 ((uint32_t)19U)#define FLASH_SECTOR_18 ((uint32_t)18U)#define FLASH_SECTOR_17 ((uint32_t)17U)#define FLASH_SECTOR_16 ((uint32_t)16U)#define FLASH_SECTOR_15 ((uint32_t)15U)#define FLASH_SECTOR_14 ((uint32_t)14U)#define FLASH_SECTOR_13 ((uint32_t)13U)#define FLASH_SECTOR_12 ((uint32_t)12U)#define FLASH_SECTOR_11 ((uint32_t)11U)#define FLASH_SECTOR_10 ((uint32_t)10U)#define FLASH_SECTOR_9 ((uint32_t)9U)#define FLASH_SECTOR_8 ((uint32_t)8U)#define FLASH_MER_BIT (FLASH_CR_MER1 | FLASH_CR_MER2)#define FLASH_BANK_BOTH ((uint32_t)(FLASH_BANK_1 | FLASH_BANK_2))#define FLASH_BANK_2 ((uint32_t)0x02U)#define FLASH_BANK_1 ((uint32_t)0x01U)#define FLASH_LATENCY_15 FLASH_ACR_LATENCY_15WS#define FLASH_LATENCY_14 FLASH_ACR_LATENCY_14WS#define FLASH_LATENCY_13 FLASH_ACR_LATENCY_13WS#define FLASH_LATENCY_12 FLASH_ACR_LATENCY_12WS#define FLASH_LATENCY_11 FLASH_ACR_LATENCY_11WS#define FLASH_LATENCY_10 FLASH_ACR_LATENCY_10WS#define FLASH_LATENCY_9 FLASH_ACR_LATENCY_9WS#define FLASH_LATENCY_8 FLASH_ACR_LATENCY_8WS#define FLASH_LATENCY_7 FLASH_ACR_LATENCY_7WS#define FLASH_LATENCY_6 FLASH_ACR_LATENCY_6WS#define FLASH_LATENCY_5 FLASH_ACR_LATENCY_5WS#define FLASH_LATENCY_4 FLASH_ACR_LATENCY_4WS#define FLASH_LATENCY_3 FLASH_ACR_LATENCY_3WS#define FLASH_LATENCY_2 FLASH_ACR_LATENCY_2WS#define FLASH_LATENCY_1 FLASH_ACR_LATENCY_1WS#define FLASH_LATENCY_0 FLASH_ACR_LATENCY_0WS#define OB_BOOTADDR_SRAM2 ((uint32_t)0x8013U)#define OB_BOOTADDR_SRAM1 ((uint32_t)0x8004U)#define OB_BOOTADDR_DTCM_RAM ((uint32_t)0x8000U)#define OB_BOOTADDR_AXIM_FLASH ((uint32_t)0x2000U)#define OB_BOOTADDR_ITCM_FLASH ((uint32_t)0x0080U)#define OB_BOOTADDR_SYSTEM ((uint32_t)0x0040U)#define OB_BOOTADDR_ITCM_RAM ((uint32_t)0x0000U)#define OB_NDBANK_DUAL_BANK ((uint32_t)0x00000000U)#define OB_NDBANK_SINGLE_BANK ((uint32_t)0x20000000U)#define OB_DUAL_BOOT_ENABLE ((uint32_t)0x00000000U)#define OB_DUAL_BOOT_DISABLE ((uint32_t)0x10000000U)#define OB_BOR_OFF ((uint32_t)0x0CU)#define OB_BOR_LEVEL1 ((uint32_t)0x08U)#define OB_BOR_LEVEL2 ((uint32_t)0x04U)#define OB_BOR_LEVEL3 ((uint32_t)0x00U)#define OB_IWDG_STDBY_ACTIVE ((uint32_t)0x40000000U)#define OB_IWDG_STDBY_FREEZE ((uint32_t)0x00000000U)#define OB_IWDG_STOP_ACTIVE ((uint32_t)0x80000000U)#define OB_IWDG_STOP_FREEZE ((uint32_t)0x00000000U)#define OB_STDBY_RST ((uint32_t)0x00U)#define OB_STDBY_NO_RST ((uint32_t)0x80U)#define OB_STOP_RST ((uint32_t)0x00U)#define OB_STOP_NO_RST ((uint32_t)0x40U)#define OB_IWDG_HW ((uint32_t)0x00U)#define OB_IWDG_SW ((uint32_t)0x20U)#define OB_WWDG_HW ((uint32_t)0x00U)#define OB_WWDG_SW ((uint32_t)0x10U)#define OB_RDP_LEVEL_2 ((uint8_t)0xCCU)#define OB_RDP_LEVEL_1 ((uint8_t)0x55U)#define OB_RDP_LEVEL_0 ((uint8_t)0xAAU)#define OPTIONBYTE_BOOTADDR_1 ((uint32_t)0x20U)#define OPTIONBYTE_BOOTADDR_0 ((uint32_t)0x10U)#define OPTIONBYTE_BOR ((uint32_t)0x08U)#define OPTIONBYTE_USER ((uint32_t)0x04U)#define OPTIONBYTE_RDP ((uint32_t)0x02U)#define OPTIONBYTE_WRP ((uint32_t)0x01U)#define OB_WRPSTATE_ENABLE ((uint32_t)0x01U)#define OB_WRPSTATE_DISABLE ((uint32_t)0x00U)#define FLASH_VOLTAGE_RANGE_4 ((uint32_t)0x03U)#define FLASH_VOLTAGE_RANGE_3 ((uint32_t)0x02U)#define FLASH_VOLTAGE_RANGE_2 ((uint32_t)0x01U)#define FLASH_VOLTAGE_RANGE_1 ((uint32_t)0x00U)#define LWIP_ND6_RETRANS_TIMER 1000#define LWIP_ND6_REACHABLE_TIME 30000#define LWIP_ND6_MAX_NEIGHBOR_ADVERTISEMENT 3#define LWIP_ND6_MAX_ANYCAST_DELAY_TIME 1000#define LWIP_ND6_MAX_UNICAST_SOLICIT 3#define LWIP_ND6_MAX_MULTICAST_SOLICIT 3#define LWIP_ND6_NUM_ROUTERS 3#define LWIP_ND6_NUM_PREFIXES 5#define LWIP_ND6_NUM_DESTINATIONS 10#define LWIP_ND6_NUM_NEIGHBORS 10#define MEMP_NUM_ND6_QUEUE 20#define LWIP_ND6_QUEUEING LWIP_IPV6#define MEMP_NUM_MLD6_GROUP 4#define LWIP_ICMP6_HL 255#define LWIP_ICMP6_DATASIZE 8#define LWIP_ICMP6 LWIP_IPV6#define LWIP_IPV6_DUP_DETECT_ATTEMPTS 1#define LWIP_IPV6_ADDRESS_LIFETIMES LWIP_IPV6_AUTOCONFIG#define LWIP_IPV6_AUTOCONFIG LWIP_IPV6#define LWIP_IPV6_SEND_ROUTER_SOLICIT 1#define LWIP_IPV6_REASS LWIP_IPV6#define LWIP_IPV6_FRAG 1#define LWIP_IPV6_FORWARD 0#define LWIP_IPV6_NUM_ADDRESSES 3#define LWIP_IPV6_SCOPES_DEBUG 0#define LWIP_IPV6_SCOPES (LWIP_IPV6 && !LWIP_SINGLE_NETIF)#define IPV6_REASS_MAXAGE 60#define CHECKSUM_CHECK_ICMP6 1#define CHECKSUM_CHECK_ICMP 1#define CHECKSUM_GEN_ICMP6 1#define LWIP_CHECKSUM_CTRL_PER_NETIF 0#define MIB2_STATS 0#define ND6_STATS 0#define MLD6_STATS 0#define IP6_FRAG_STATS 0#define ICMP6_STATS 0#define IP6_STATS 0#define __INTMAX_MAX__ 0x7fffffffffffffffLL#define __INT_FAST64_MAX__ 0x7fffffffffffffffLL#define __INT_FAST32_MAX__ 0x7fffffff#define __INT_FAST16_MAX__ 0x7fffffff#define __INT_FAST8_MAX__ 0x7fffffff#define __INT_LEAST64_MAX__ 0x7fffffffffffffffLL#define __INT64_MAX__ 0x7fffffffffffffffLL#define __INT_LEAST32_MAX__ 0x7fffffffL#define __INT32_MAX__ 0x7fffffffL#define __INT_LEAST16_MAX__ 0x7fff#define __INT16_MAX__ 0x7fff#define __INT_LEAST8_MAX__ 0x7f#define __INT8_MAX__ 0x7f#define __UINT_FAST64_TYPE__ long long unsigned int#define __UINT_FAST32_TYPE__ unsigned int#define __UINT_FAST16_TYPE__ unsigned int#define __UINT_FAST8_TYPE__ unsigned int#define __STDC_HOSTED__ 1#define SCNxPTR __SCNPTR(x)#define SCNuPTR __SCNPTR(u)#define SCNoPTR __SCNPTR(o)#define SCNiPTR __SCNPTR(i)#define SCNdPTR __SCNPTR(d)#define PRIXPTR __PRIPTR(X)#define PRIxPTR __PRIPTR(x)#define PRIuPTR __PRIPTR(u)#define PRIoPTR __PRIPTR(o)#define PRIiPTR __PRIPTR(i)#define PRIdPTR __PRIPTR(d)#define __SCNPTR(x) __STRINGIFY(x)#define __PRIPTR(x) __STRINGIFY(x)#define SCNxMAX __SCNMAX(x)#define SCNuMAX __SCNMAX(u)#define SCNoMAX __SCNMAX(o)#define SCNiMAX __SCNMAX(i)#define SCNdMAX __SCNMAX(d)#define PRIXMAX __PRIMAX(X)#define PRIxMAX __PRIMAX(x)#define PRIuMAX __PRIMAX(u)#define PRIoMAX __PRIMAX(o)#define PRIiMAX __PRIMAX(i)#define PRIdMAX __PRIMAX(d)#define __SCNMAX(x) __STRINGIFY(ll ## x)#define __PRIMAX(x) __STRINGIFY(ll ## x)#define SCNxFAST64 __SCN64FAST(x)#define SCNuFAST64 __SCN64FAST(u)#define SCNoFAST64 __SCN64FAST(o)#define SCNiFAST64 __SCN64FAST(i)#define SCNdFAST64 __SCN64FAST(d)#define PRIXFAST64 __PRI64FAST(X)#define PRIxFAST64 __PRI64FAST(x)#define PRIuFAST64 __PRI64FAST(u)#define PRIoFAST64 __PRI64FAST(o)#define PRIiFAST64 __PRI64FAST(i)#define PRIdFAST64 __PRI64FAST(d)#define SCNxLEAST64 __SCN64LEAST(x)#define SCNuLEAST64 __SCN64LEAST(u)#define SCNoLEAST64 __SCN64LEAST(o)#define SCNiLEAST64 __SCN64LEAST(i)#define SCNdLEAST64 __SCN64LEAST(d)#define PRIXLEAST64 __PRI64LEAST(X)#define PRIxLEAST64 __PRI64LEAST(x)#define PRIuLEAST64 __PRI64LEAST(u)#define PRIoLEAST64 __PRI64LEAST(o)#define PRIiLEAST64 __PRI64LEAST(i)#define PRIdLEAST64 __PRI64LEAST(d)#define SCNx64 __SCN64(x)#define SCNu64 __SCN64(u)#define SCNo64 __SCN64(o)#define SCNi64 __SCN64(i)#define SCNd64 __SCN64(d)#define PRIX64 __PRI64(X)#define PRIx64 __PRI64(x)#define PRIu64 __PRI64(u)#define PRIo64 __PRI64(o)#define PRIi64 __PRI64(i)#define PRId64 __PRI64(d)#define __SCN64FAST(x) __FAST64 __STRINGIFY(x)#define __PRI64FAST(x) __FAST64 __STRINGIFY(x)#define __SCN64LEAST(x) __LEAST64 __STRINGIFY(x)#define __PRI64LEAST(x) __LEAST64 __STRINGIFY(x)#define __SCN64(x) __INT64 __STRINGIFY(x)#define __PRI64(x) __INT64 __STRINGIFY(x)#define SCNxFAST32 __SCN32FAST(x)#define SCNuFAST32 __SCN32FAST(u)#define SCNoFAST32 __SCN32FAST(o)#define SCNiFAST32 __SCN32FAST(i)#define SCNdFAST32 __SCN32FAST(d)#define PRIXFAST32 __PRI32FAST(X)#define PRIxFAST32 __PRI32FAST(x)#define PRIuFAST32 __PRI32FAST(u)#define PRIoFAST32 __PRI32FAST(o)#define PRIiFAST32 __PRI32FAST(i)#define PRIdFAST32 __PRI32FAST(d)#define SCNxLEAST32 __SCN32LEAST(x)#define SCNuLEAST32 __SCN32LEAST(u)#define SCNoLEAST32 __SCN32LEAST(o)#define SCNiLEAST32 __SCN32LEAST(i)#define SCNdLEAST32 __SCN32LEAST(d)#define PRIXLEAST32 __PRI32LEAST(X)#define PRIxLEAST32 __PRI32LEAST(x)#define PRIuLEAST32 __PRI32LEAST(u)#define PRIoLEAST32 __PRI32LEAST(o)#define PRIiLEAST32 __PRI32LEAST(i)#define PRIdLEAST32 __PRI32LEAST(d)#define SCNx32 __SCN32(x)#define SCNu32 __SCN32(u)#define SCNo32 __SCN32(o)#define SCNi32 __SCN32(i)#define SCNd32 __SCN32(d)#define PRIX32 __PRI32(X)#define PRIx32 __PRI32(x)#define PRIu32 __PRI32(u)#define PRIo32 __PRI32(o)#define PRIi32 __PRI32(i)#define PRId32 __PRI32(d)#define __SCN32FAST(x) __FAST32 __STRINGIFY(x)#define __PRI32FAST(x) __FAST32 __STRINGIFY(x)#define __SCN32LEAST(x) __LEAST32 __STRINGIFY(x)#define __PRI32LEAST(x) __LEAST32 __STRINGIFY(x)#define __SCN32(x) __INT32 __STRINGIFY(x)#define __PRI32(x) __INT32 __STRINGIFY(x)#define SCNxFAST16 __SCN16FAST(x)#define SCNuFAST16 __SCN16FAST(u)#define SCNoFAST16 __SCN16FAST(o)#define SCNiFAST16 __SCN16FAST(i)#define SCNdFAST16 __SCN16FAST(d)#define PRIXFAST16 __PRI16FAST(X)#define PRIxFAST16 __PRI16FAST(x)#define PRIuFAST16 __PRI16FAST(u)#define PRIoFAST16 __PRI16FAST(o)#define PRIiFAST16 __PRI16FAST(i)#define PRIdFAST16 __PRI16FAST(d)#define SCNxLEAST16 __SCN16LEAST(x)#define SCNuLEAST16 __SCN16LEAST(u)#define SCNoLEAST16 __SCN16LEAST(o)#define SCNiLEAST16 __SCN16LEAST(i)#define SCNdLEAST16 __SCN16LEAST(d)#define PRIXLEAST16 __PRI16LEAST(X)#define PRIxLEAST16 __PRI16LEAST(x)#define PRIuLEAST16 __PRI16LEAST(u)#define PRIoLEAST16 __PRI16LEAST(o)#define PRIiLEAST16 __PRI16LEAST(i)#define PRIdLEAST16 __PRI16LEAST(d)#define SCNx16 __SCN16(x)#define SCNu16 __SCN16(u)#define SCNo16 __SCN16(o)#define SCNi16 __SCN16(i)#define SCNd16 __SCN16(d)#define PRIX16 __PRI16(X)#define PRIx16 __PRI16(x)#define PRIu16 __PRI16(u)#define PRIo16 __PRI16(o)#define PRIi16 __PRI16(i)#define PRId16 __PRI16(d)#define __SCN16FAST(x) __FAST16 __STRINGIFY(x)#define __SCN16LEAST(x) __LEAST16 __STRINGIFY(x)#define __SCN16(x) __INT16 __STRINGIFY(x)#define __PRI16FAST(x) __FAST16 __STRINGIFY(x)#define __PRI16LEAST(x) __LEAST16 __STRINGIFY(x)#define __PRI16(x) __INT16 __STRINGIFY(x)#define PRIXFAST8 __PRI8FAST(X)#define PRIxFAST8 __PRI8FAST(x)#define PRIuFAST8 __PRI8FAST(u)#define PRIoFAST8 __PRI8FAST(o)#define PRIiFAST8 __PRI8FAST(i)#define PRIdFAST8 __PRI8FAST(d)#define PRIXLEAST8 __PRI8LEAST(X)#define PRIxLEAST8 __PRI8LEAST(x)#define PRIuLEAST8 __PRI8LEAST(u)#define PRIoLEAST8 __PRI8LEAST(o)#define PRIiLEAST8 __PRI8LEAST(i)#define PRIdLEAST8 __PRI8LEAST(d)#define PRIX8 __PRI8(X)#define PRIx8 __PRI8(x)#define PRIu8 __PRI8(u)#define PRIo8 __PRI8(o)#define PRIi8 __PRI8(i)#define PRId8 __PRI8(d)#define __PRI8FAST(x) __FAST8 __STRINGIFY(x)#define __PRI8LEAST(x) __LEAST8 __STRINGIFY(x)#define __PRI8(x) __INT8 __STRINGIFY(x)#define __STRINGIFY(a) #a#define RE_DUP_MAX 255#define LINE_MAX 2048#define EXPR_NEST_MAX 32#define COLL_WEIGHTS_MAX 0#define BC_STRING_MAX 1000#define BC_SCALE_MAX 99#define BC_DIM_MAX 2048#define BC_BASE_MAX 99#define PIPE_BUF 512#define PATH_MAX 1024#define OPEN_MAX 64#define NGROUPS_MAX 16#define NAME_MAX 255#define MAX_INPUT 255#define MAX_CANON 255#define LINK_MAX 32767#define CHILD_MAX 40#define ARG_MAX 65536#define _POSIX2_RE_DUP_MAX 255#define NL_ARGMAX 32#define MB_LEN_MAX _MB_LEN_MAX#define _LIBC_LIMITS_H_ 1#define ULONG_LONG_MAX (LONG_LONG_MAX * 2ULL + 1ULL)#define LONG_LONG_MAX __LONG_LONG_MAX__#define LONG_LONG_MIN (-LONG_LONG_MAX - 1LL)#define ULLONG_MAX (LLONG_MAX * 2ULL + 1ULL)#define LLONG_MAX __LONG_LONG_MAX__#define LLONG_MIN (-LLONG_MAX - 1LL)#define ULONG_MAX (LONG_MAX * 2UL + 1UL)#define LONG_MAX __LONG_MAX__#define LONG_MIN (-LONG_MAX - 1L)#define UINT_MAX (INT_MAX * 2U + 1U)#define INT_MIN (-INT_MAX - 1)#define USHRT_MAX (SHRT_MAX * 2 + 1)#define SHRT_MAX __SHRT_MAX__#define SHRT_MIN (-SHRT_MAX - 1)#define CHAR_MAX UCHAR_MAX#define CHAR_MIN 0#define UCHAR_MAX (SCHAR_MAX * 2 + 1)#define SCHAR_MAX __SCHAR_MAX__#define SCHAR_MIN (-SCHAR_MAX - 1)#define CHAR_BIT __CHAR_BIT__#define __SHRT_MAX__ 0x7fff#define __SCHAR_MAX__ 0x7f#define __CHAR_UNSIGNED__ 1#define __locale_ctype_ptr() _ctype_#define tolower(__c) __extension__ ({ __typeof__ (__c) __x = (__c); isupper (__x) ? (int) __x - 'A' + 'a' : (int) __x;})#define toupper(__c) __extension__ ({ __typeof__ (__c) __x = (__c); islower (__x) ? (int) __x - 'a' + 'A' : (int) __x;})#define toascii_l(__c,__l) ((__l),(__c)&0177)#define isascii_l(__c,__l) ((__l),(unsigned)(__c)<=0177)#define toascii(__c) ((__c)&0177)#define isascii(__c) ((unsigned)(__c)<=0177)#define isblank_l(__c,__l) __extension__ ({ __typeof__ (__c) __x = (__c); (__ctype_lookup_l(__x,__l)&_B) || (int) (__x) == '\t';})#define iscntrl_l(__c,__l) (__ctype_lookup_l(__c,__l)&_C)#define isgraph_l(__c,__l) (__ctype_lookup_l(__c,__l)&(_P|_U|_L|_N))#define isprint_l(__c,__l) (__ctype_lookup_l(__c,__l)&(_P|_U|_L|_N|_B))#define isalnum_l(__c,__l) (__ctype_lookup_l(__c,__l)&(_U|_L|_N))#define ispunct_l(__c,__l) (__ctype_lookup_l(__c,__l)&_P)#define isspace_l(__c,__l) (__ctype_lookup_l(__c,__l)&_S)#define isxdigit_l(__c,__l) (__ctype_lookup_l(__c,__l)&(_X|_N))#define isdigit_l(__c,__l) (__ctype_lookup_l(__c,__l)&_N)#define islower_l(__c,__l) ((__ctype_lookup_l(__c,__l)&(_U|_L))==_L)#define isupper_l(__c,__l) ((__ctype_lookup_l(__c,__l)&(_U|_L))==_U)#define isalpha_l(__c,__l) (__ctype_lookup_l(__c,__l)&(_U|_L))#define __ctype_lookup_l(__c,__l) ((__locale_ctype_ptr_l(__l)+sizeof(""[__c]))[(int)(__c)])#define isblank(__c) __extension__ ({ __typeof__ (__c) __x = (__c); (__ctype_lookup(__x)&_B) || (int) (__x) == '\t';})#define iscntrl(__c) (__ctype_lookup(__c)&_C)#define isgraph(__c) (__ctype_lookup(__c)&(_P|_U|_L|_N))#define isprint(__c) (__ctype_lookup(__c)&(_P|_U|_L|_N|_B))#define isalnum(__c) (__ctype_lookup(__c)&(_U|_L|_N))#define ispunct(__c) (__ctype_lookup(__c)&_P)#define isspace(__c) (__ctype_lookup(__c)&_S)#define isxdigit(__c) (__ctype_lookup(__c)&(_X|_N))#define isdigit(__c) (__ctype_lookup(__c)&_N)#define islower(__c) ((__ctype_lookup(__c)&(_U|_L))==_L)#define isupper(__c) ((__ctype_lookup(__c)&(_U|_L))==_U)#define isalpha(__c) (__ctype_lookup(__c)&(_U|_L))#define __ctype_lookup(__c) ((__CTYPE_PTR+sizeof(""[__c]))[(int)(__c)])#define __CTYPE_PTR (__locale_ctype_ptr ())#define _B 0200#define _X 0100#define _C 040#define _P 020#define _S 010#define _N 04#define _L 02#define _U 01#define _toupper(__c) ((unsigned char)(__c) - 'a' + 'A')#define _tolower(__c) ((unsigned char)(__c) - 'A' + 'a')#define PACK_STRUCT_FLD_S(x) PACK_STRUCT_FIELD(x)#define PACK_STRUCT_FLD_8(x) PACK_STRUCT_FIELD(x)#define LWIP_MEM_ALIGN(addr) ((void *)(((mem_ptr_t)(addr) + MEM_ALIGNMENT - 1) & ~(mem_ptr_t)(MEM_ALIGNMENT-1)))#define LWIP_MEM_ALIGN_BUFFER(size) (((size) + MEM_ALIGNMENT - 1U))#define LWIP_MEM_ALIGN_SIZE(size) (((size) + MEM_ALIGNMENT - 1U) & ~(MEM_ALIGNMENT-1U))#define LWIP_DECLARE_MEMORY_ALIGNED(variable_name,size) u8_t variable_name[LWIP_MEM_ALIGN_BUFFER(size)]#define LWIP_PACKED_CAST(target_type,val) LWIP_CONST_CAST(target_type, val)#define LWIP_PTR_NUMERIC_CAST(target_type,val) LWIP_CONST_CAST(target_type, val)#define LWIP_ALIGNMENT_CAST(target_type,val) LWIP_CONST_CAST(target_type, val)#define lwip_toupper(c) toupper((unsigned char)(c))#define lwip_tolower(c) tolower((unsigned char)(c))#define lwip_isupper(c) isupper((unsigned char)(c))#define lwip_isspace(c) isspace((unsigned char)(c))#define lwip_islower(c) islower((unsigned char)(c))#define lwip_isxdigit(c) isxdigit((unsigned char)(c))#define lwip_isdigit(c) isdigit((unsigned char)(c))#define LWIP_NO_CTYPE_H 0#define LWIP_UINT32_MAX 0xffffffff#define LWIP_NO_LIMITS_H 0#define SZT_F PRIuPTR#define X32_F PRIx32#define S32_F PRId32#define U32_F PRIu32#define X16_F PRIx16#define S16_F PRId16#define U16_F PRIu16#define X8_F "02" PRIx8#define LWIP_NO_INTTYPES_H 0#define LWIP_HAVE_INT64 1#define LWIP_NO_STDINT_H 0#define LWIP_NO_STDDEF_H 0#define LWIP_PLATFORM_DIAG(x) do {printf x;} while(0)#define BIG_ENDIAN 4321#define LITTLE_ENDIAN 1234#define LWIP_DBG_HALT 0x08U#define LWIP_DBG_FRESH 0x10U#define LWIP_DBG_STATE 0x20U#define LWIP_DBG_TRACE 0x40U#define LWIP_DBG_ON 0x80U#define LWIP_DBG_LEVEL_OFF LWIP_DBG_LEVEL_ALL#define LWIP_DBG_MASK_LEVEL 0x03#define LWIP_DBG_LEVEL_SEVERE 0x03#define LWIP_DBG_LEVEL_SERIOUS 0x02#define LWIP_DBG_LEVEL_WARNING 0x01#define LWIP_DBG_LEVEL_ALL 0x00#define LWIP_PERF 0#define LWIP_TESTMODE 0#define DHCP6_DEBUG LWIP_DBG_OFF#define IP6_DEBUG LWIP_DBG_OFF#define DNS_DEBUG LWIP_DBG_OFF#define AUTOIP_DEBUG LWIP_DBG_OFF#define DHCP_DEBUG LWIP_DBG_OFF#define SLIP_DEBUG LWIP_DBG_OFF#define TCPIP_DEBUG LWIP_DBG_OFF#define TCP_QLEN_DEBUG LWIP_DBG_OFF#define TCP_RST_DEBUG LWIP_DBG_OFF#define TCP_OUTPUT_DEBUG LWIP_DBG_OFF#define TCP_WND_DEBUG LWIP_DBG_OFF#define TCP_CWND_DEBUG LWIP_DBG_OFF#define TCP_RTO_DEBUG LWIP_DBG_OFF#define TCP_FR_DEBUG LWIP_DBG_OFF#define TCP_INPUT_DEBUG LWIP_DBG_OFF#define TCP_DEBUG LWIP_DBG_OFF#define TIMERS_DEBUG LWIP_DBG_OFF#define SYS_DEBUG LWIP_DBG_OFF#define MEMP_DEBUG LWIP_DBG_OFF#define MEM_DEBUG LWIP_DBG_OFF#define RAW_DEBUG LWIP_DBG_OFF#define IP_REASS_DEBUG LWIP_DBG_OFF#define IP_DEBUG LWIP_DBG_OFF#define INET_DEBUG LWIP_DBG_OFF#define IGMP_DEBUG LWIP_DBG_OFF#define ICMP_DEBUG LWIP_DBG_OFF#define API_MSG_DEBUG LWIP_DBG_OFF#define API_LIB_DEBUG LWIP_DBG_OFF#define PBUF_DEBUG LWIP_DBG_OFF#define NETIF_DEBUG LWIP_DBG_OFF#define ETHARP_DEBUG LWIP_DBG_OFF#define LWIP_DBG_TYPES_ON LWIP_DBG_ON#define LWIP_DBG_MIN_LEVEL LWIP_DBG_LEVEL_ALL#define LWIP_DHCP6_MAX_DNS_SERVERS DNS_MAX_SERVERS#define LWIP_DHCP6_MAX_NTP_SERVERS 1#define LWIP_DHCP6_GET_NTP_SRV 0#define LWIP_IPV6_DHCP6_STATELESS LWIP_IPV6_DHCP6#define LWIP_IPV6_DHCP6_STATEFUL 0#define LWIP_IPV6_DHCP6 0#define LWIP_ND6_RDNSS_MAX_DNS_SERVERS 0#define LWIP_ND6_TCP_REACHABILITY_HINTS 1#define LWIP_ND6_ALLOW_RA_UPDATES 1#define LWIP_ND6_DELAY_FIRST_PROBE_TIME 5000#define SIZEOF_STRUCT_MEM LWIP_MEM_ALIGN_SIZE(sizeof(struct mem))#define MEM_SANITY_OFFSET 0#define MEM_STATS_INC_LOCKED(x) SYS_ARCH_LOCKED(MEM_STATS_INC(x))#define SYS_ARCH_LOCKED(code) do { SYS_ARCH_DECL_PROTECT(old_level); SYS_ARCH_PROTECT(old_level); code; SYS_ARCH_UNPROTECT(old_level); } while(0)#define MEM_SANITY_OVERHEAD 0#define LWIP_MEM_FREE_PROTECT() sys_mutex_lock(&mem_mutex)#define LWIP_MEM_FREE_UNPROTECT() sys_mutex_unlock(&mem_mutex)#define LWIP_MEM_ILLEGAL_FREE(msg) LWIP_ASSERT(msg, 0)#define MEM_STATS_DEC_USED_LOCKED(x,y) SYS_ARCH_LOCKED(MEM_STATS_DEC_USED(x, y))#define MEM_STATS_INC_USED_LOCKED(x,y) SYS_ARCH_LOCKED(MEM_STATS_INC_USED(x, y))#define tcpip_callback_with_block(function,ctx,block) ((block != 0)? tcpip_callback(function, ctx) : tcpip_try_callback(function, ctx))#define API_MSG_M_DEF_C(t,m) const t * m#define API_MSG_M_DEF(m) *m#define API_EXPR_REF_SEM(expr) API_EXPR_REF(expr)#define API_MSG_M_DEF_SEM(m) API_MSG_M_DEF(m)#define LWIP_MEMPOOL(name,num,size,desc) LWIP_MEMPOOL_DECLARE(name,num,size,desc)#define LWIP_MEMPOOL(name,num,size,desc) &memp_ ## name,#define snmp_inc_ifouterrors(ni) MIB2_STATS_NETIF_INC(ni, ifouterrors)#define snmp_inc_ifoutdiscards(ni) MIB2_STATS_NETIF_INC(ni, ifoutdiscards)#define snmp_inc_ifoutnucastpkts(ni) MIB2_STATS_NETIF_INC(ni, ifoutnucastpkts)#define snmp_inc_ifoutucastpkts(ni) MIB2_STATS_NETIF_INC(ni, ifoutucastpkts)#define snmp_add_ifoutoctets(ni,value) MIB2_STATS_NETIF_ADD(ni, ifoutoctets, value)#define snmp_inc_ifinunknownprotos(ni) MIB2_STATS_NETIF_INC(ni, ifinunknownprotos)#define snmp_inc_ifinerrors(ni) MIB2_STATS_NETIF_INC(ni, ifinerrors)#define snmp_inc_ifindiscards(ni) MIB2_STATS_NETIF_INC(ni, ifindiscards)#define snmp_inc_ifinnucastpkts(ni) MIB2_STATS_NETIF_INC(ni, ifinnucastpkts)#define snmp_inc_ifinucastpkts(ni) MIB2_STATS_NETIF_INC(ni, ifinucastpkts)#define snmp_add_ifinoctets(ni,value) MIB2_STATS_NETIF_ADD(ni, ifinoctets, value)#define NETIF_INIT_SNMP MIB2_INIT_NETIF#define netif_index_to_num(index) ((index) - 1)#define NETIF_LINK_CALLBACK(n) do{ if (n->link_callback) { (n->link_callback)(n); }}while(0)#define NETIF_REPORT_TYPE_IPV4 0x01#define NETIF_REPORT_TYPE_IPV6 0x02#define etharp_gratuitous(netif) etharp_request((netif), netif_ip4_addr(netif))#define SYS_ARCH_SET(var,val) do { SYS_ARCH_DECL_PROTECT(old_level); SYS_ARCH_PROTECT(old_level); var = val; SYS_ARCH_UNPROTECT(old_level); } while(0)#define SIZEOF_STRUCT_PBUF LWIP_MEM_ALIGN_SIZE(sizeof(struct pbuf))#define PBUF_POOL_BUFSIZE_ALIGNED LWIP_MEM_ALIGN_SIZE(PBUF_POOL_BUFSIZE)#define INITIAL_MSS 536#define TCP_KEEP_DUR(pcb) TCP_MAXIDLE#define TCP_KEEP_INTVL(pcb) TCP_KEEPINTVL_DEFAULT#define TCP_LOCAL_PORT_RANGE_END 0xffff#define TCP_LOCAL_PORT_RANGE_START 0xc000#define TCP_ENSURE_LOCAL_PORT_RANGE(port) ((u16_t)(((port) & (u16_t)~TCP_LOCAL_PORT_RANGE_START) + TCP_LOCAL_PORT_RANGE_START))#define LWIP_TCP_CALC_INITIAL_CWND(mss) ((tcpwnd_size_t)LWIP_MIN((4U * (mss)), LWIP_MAX((2U * (mss)), 4380U)))#define LWIP_TCP_OPT_LENGTH_SEGMENT(flags,pcb) LWIP_TCP_OPT_LENGTH(flags)#define TCP_DATA_COPY2(dst,src,len,chksum,chksum_swapped) MEMCPY(dst, src, len)#define TCP_DATA_COPY(dst,src,len,seg) MEMCPY(dst, src, len)#define TCP_OVERSIZE_CALC_LENGTH(length) ((length) + TCP_OVERSIZE)#define TCP_CHECKSUM_ON_COPY_SANITY_CHECK 0#define TIME_LESS_THAN(t,compare_to) ( (((u32_t)((t)-(compare_to))) > LWIP_MAX_TIMEOUT) ? 1 : 0 )#define LWIP_MAX_TIMEOUT 0x7fffffff#define HANDLER(x) x#define ARP_TMR_INTERVAL 1000#define UDP_LOCAL_PORT_RANGE_END 0xffff#define UDP_LOCAL_PORT_RANGE_START 0xc000#define UDP_ENSURE_LOCAL_PORT_RANGE(port) ((u16_t)(((port) & (u16_t)~UDP_LOCAL_PORT_RANGE_START) + UDP_LOCAL_PORT_RANGE_START))#define eth_addr_cmp(addr1,addr2) (memcmp((addr1)->addr, (addr2)->addr, ETH_HWADDR_LEN) == 0)#define LL_IP6_MULTICAST_ADDR_1 0x33#define LL_IP6_MULTICAST_ADDR_0 0x33#define VLAN_ID(vlan_hdr) (lwip_htons((vlan_hdr)->prio_vid) & 0xFFF)#define SIZEOF_VLAN_HDR 4#define SIZEOF_ETH_HDR (14 + ETH_PAD_SIZE)#define ETH_ADDR(b0,b1,b2,b3,b4,b5) {{b0, b1, b2, b3, b4, b5}}#define LWIP_ARP_FILTER_NETIF 0#define ETHARP_HWADDR_LEN ETH_HWADDR_LEN#define PPPOL2TP_AUTH_SUPPORT PPPOL2TP_SUPPORT#define INCLUDE_vTaskCleanUpResources 0#define configTIMER_TASK_STACK_DEPTH ( configMINIMAL_STACK_SIZE * 2 )#define configTIMER_QUEUE_LENGTH 10#define configTIMER_TASK_PRIORITY ( 2 )#define configMAX_CO_ROUTINE_PRIORITIES ( 2 )#define pdBIG_ENDIAN pdFREERTOS_BIG_ENDIAN#define pdLITTLE_ENDIAN pdFREERTOS_LITTLE_ENDIAN#define pdFREERTOS_BIG_ENDIAN 1#define pdFREERTOS_LITTLE_ENDIAN 0#define pdFREERTOS_ERRNO_ECANCELED 140#define pdFREERTOS_ERRNO_EILSEQ 138#define pdFREERTOS_ERRNO_ENOMEDIUM 135#define pdFREERTOS_ERRNO_ENOTCONN 128#define pdFREERTOS_ERRNO_EISCONN 127#define pdFREERTOS_ERRNO_EADDRNOTAVAIL 125#define pdFREERTOS_ERRNO_EALREADY 120#define pdFREERTOS_ERRNO_EINPROGRESS 119#define pdFREERTOS_ERRNO_ETIMEDOUT 116#define pdFREERTOS_ERRNO_EADDRINUSE 112#define pdFREERTOS_ERRNO_ENOPROTOOPT 109#define pdFREERTOS_ERRNO_ENOBUFS 105#define pdFREERTOS_ERRNO_EOPNOTSUPP 95#define pdFREERTOS_ERRNO_ENAMETOOLONG 91#define pdFREERTOS_ERRNO_ENOTEMPTY 90#define pdFREERTOS_ERRNO_ENMFILE 89#define pdFREERTOS_ERRNO_EFTYPE 79#define pdFREERTOS_ERRNO_EBADE 50#define pdFREERTOS_ERRNO_EUNATCH 42#define pdFREERTOS_ERRNO_EROFS 30#define pdFREERTOS_ERRNO_ESPIPE 29#define pdFREERTOS_ERRNO_ENOSPC 28#define pdFREERTOS_ERRNO_EINVAL 22#define pdFREERTOS_ERRNO_EISDIR 21#define pdFREERTOS_ERRNO_ENOTDIR 20#define pdFREERTOS_ERRNO_ENODEV 19#define pdFREERTOS_ERRNO_EXDEV 18#define pdFREERTOS_ERRNO_EEXIST 17#define pdFREERTOS_ERRNO_EBUSY 16#define pdFREERTOS_ERRNO_EFAULT 14#define pdFREERTOS_ERRNO_EACCES 13#define pdFREERTOS_ERRNO_ENOMEM 12#define pdFREERTOS_ERRNO_EWOULDBLOCK 11#define pdFREERTOS_ERRNO_EAGAIN 11#define pdFREERTOS_ERRNO_EBADF 9#define pdFREERTOS_ERRNO_ENXIO 6#define pdFREERTOS_ERRNO_EIO 5#define pdFREERTOS_ERRNO_EINTR 4#define pdFREERTOS_ERRNO_ENOENT 2#define pdFREERTOS_ERRNO_NONE 0#define pdINTEGRITY_CHECK_VALUE 0x5a5a5a5aUL#define configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES 0#define errQUEUE_YIELD ( -5 )#define errQUEUE_BLOCKED ( -4 )#define pdMS_TO_TICKS(xTimeInMs) ( ( TickType_t ) ( ( ( TickType_t ) ( xTimeInMs ) * ( TickType_t ) configTICK_RATE_HZ ) / ( TickType_t ) 1000 ) )#define portFORCE_INLINE inline __attribute__(( always_inline))#define portINLINE __inline#define portSUPPRESS_TICKS_AND_SLEEP(xExpectedIdleTime) vPortSuppressTicksAndSleep( xExpectedIdleTime )#define portTICK_TYPE_IS_ATOMIC 1#define portSTACK_TYPE uint32_t#define portSHORT short#define portLONG long#define portDOUBLE double#define portFLOAT float#define portARCH_NAME NULL#define configRUN_FREERTOS_SECURE_ONLY 0#define configENABLE_TRUSTZONE 1#define configENABLE_FPU 1#define configENABLE_MPU 0#define configUSE_TASK_FPU_SUPPORT 1#define xList List_t#define xListItem ListItem_t#define pdTASK_CODE TaskFunction_t#define TIM_BREAK_INPUT_SUPPORT#define __STM32F7xx_HAL_FLASH_EX_H#define __STM32F7xx_HAL_FLASH_H#define STM32F7xx_LL_FMC_H#define STM32F7xx_HAL_SRAM_H#define STM32F7xx_HAL_NOR_H#define STM32F7xx_HAL_SDRAM_H#define STM32F7xx_HAL_I2C_EX_H#define STM32F7xx_HAL_I2C_H#define STM32F7xx_HAL_DSI_H#define STM32F7xx_HAL_LTDC_EX_H#define STM32F7xx_HAL_LTDC_H#define __STM32F7xx_HAL_PWR_EX_H#define __STM32F7xx_HAL_PWR_H#define __STM32F7xx_HAL_SAI_H#define traceMALLOC(pvAddress,uiSize)#define MPU_WRAPPERS_INCLUDED_FROM_API_FILE#define QUEUE_H#define PRIVILEGED_FUNCTION#define traceQUEUE_REGISTRY_ADD(xQueue,pcQueueName)#define traceQUEUE_DELETE(pxQueue)#define traceQUEUE_PEEK_FROM_ISR(pxQueue)#define traceQUEUE_PEEK_FROM_ISR_FAILED(pxQueue)#define traceQUEUE_RECEIVE_FROM_ISR(pxQueue)#define traceQUEUE_RECEIVE_FROM_ISR_FAILED(pxQueue)#define traceQUEUE_PEEK(pxQueue)#define traceQUEUE_PEEK_FAILED(pxQueue)#define traceBLOCKING_ON_QUEUE_PEEK(pxQueue)#define traceQUEUE_RECEIVE(pxQueue)#define traceQUEUE_RECEIVE_FAILED(pxQueue)#define traceBLOCKING_ON_QUEUE_RECEIVE(pxQueue)#define traceQUEUE_SEND_FROM_ISR(pxQueue)#define traceQUEUE_SEND_FROM_ISR_FAILED(pxQueue)#define traceQUEUE_SEND(pxQueue)#define traceQUEUE_SEND_FAILED(pxQueue)#define traceBLOCKING_ON_QUEUE_SEND(pxQueue)#define traceCREATE_COUNTING_SEMAPHORE()#define traceCREATE_COUNTING_SEMAPHORE_FAILED()#define traceTAKE_MUTEX_RECURSIVE_FAILED(pxMutex)#define traceTAKE_MUTEX_RECURSIVE(pxMutex)#define traceGIVE_MUTEX_RECURSIVE(pxMutex)#define traceGIVE_MUTEX_RECURSIVE_FAILED(pxMutex)#define traceCREATE_MUTEX(pxNewQueue)#define traceCREATE_MUTEX_FAILED()#define traceQUEUE_CREATE(pxNewQueue)#define traceQUEUE_CREATE_FAILED(ucQueueType)#define PRIVILEGED_DATA#define INC_TASK_H#define portDONT_DISCARD#define taskCHECK_FOR_STACK_OVERFLOW()#define STACK_MACROS_H#define traceMOVED_TASK_TO_READY_STATE(pxTCB)#define tracePOST_MOVED_TASK_TO_READY_STATE(pxTCB)#define traceTASK_NOTIFY_GIVE_FROM_ISR()#define traceTASK_NOTIFY_FROM_ISR()#define traceTASK_NOTIFY()#define traceTASK_NOTIFY_WAIT_BLOCK()#define traceTASK_NOTIFY_WAIT()#define traceTASK_NOTIFY_TAKE_BLOCK()#define traceTASK_NOTIFY_TAKE()#define traceTASK_PRIORITY_DISINHERIT(pxTCBOfMutexHolder,uxOriginalPriority)#define traceTASK_PRIORITY_INHERIT(pxTCBOfMutexHolder,uxInheritedPriority)#define configLIST_VOLATILE#define portALLOCATE_SECURE_CONTEXT(ulSecureStackSize)#define traceTASK_SWITCHED_OUT()#define traceTASK_SWITCHED_IN()#define traceTASK_INCREMENT_TICK(xTickCount)#define portTICK_TYPE_ENTER_CRITICAL()#define portTICK_TYPE_EXIT_CRITICAL()#define portCONFIGURE_TIMER_FOR_RUN_TIME_STATS()#define traceTASK_PRIORITY_SET(pxTask,uxNewPriority)#define traceTASK_DELAY()#define portPRE_TASK_DELETE_HOOK(pvTaskToDelete,pxYieldPending)#define traceTASK_DELETE(pxTaskToDelete)#define traceTASK_CREATE(pxNewTCB)#define HAVE_STDLIB_H#define HAVE_STDDEF_H#define HAVE_UNSIGNED_SHORT#define HAVE_UNSIGNED_CHAR#define HAVE_PROTOTYPES#define USE_HEAP_MEM#define NO_GETENV#define _GCC_MAX_ALIGN_T#define __DEFINED_wchar_t#define _WCHAR_T_DECLARED#define _GCC_WCHAR_T#define __INT_WCHAR_T_H#define ___int_wchar_t_h#define _WCHAR_T_H#define _WCHAR_T_DEFINED#define _WCHAR_T_DEFINED_#define _BSD_WCHAR_T_#define _WCHAR_T_#define __WCHAR_T#define _T_WCHAR#define _T_WCHAR_#define _WCHAR_T#define __WCHAR_T__#define __wchar_t__#define __size_t#define _SIZET_#define _GCC_SIZE_T#define ___int_size_t_h#define __DEFINED_size_t#define _SIZE_T_DECLARED#define _BSD_SIZE_T_DEFINED_#define _SIZE_T_DEFINED#define _SIZE_T_DEFINED_#define _BSD_SIZE_T_#define _SIZE_T_#define __SIZE_T#define _T_SIZE#define _T_SIZE_#define _SYS_SIZE_T_H#define _SIZE_T#define __SIZE_T__#define __size_t__#define __DEFINED_ptrdiff_t#define _PTRDIFF_T_DECLARED#define _GCC_PTRDIFF_T#define ___int_ptrdiff_t_h#define _BSD_PTRDIFF_T_#define _PTRDIFF_T_#define __PTRDIFF_T#define _T_PTRDIFF#define _T_PTRDIFF_#define _PTRDIFF_T#define _ANSI_STDDEF_H#define _STDDEF_H_#define _STDDEF_H#define __FILE_defined#define _VA_LIST_DEFINED#define __need___va_list#define _FSTDIO#define _STDIO_H_#define _END_STD_C#define _BEGIN_STD_C#define JCONFIG_INCLUDED#define QUANT_2PASS_SUPPORTED#define QUANT_1PASS_SUPPORTED#define UPSAMPLE_MERGING_SUPPORTED#define D_ARITH_CODING_SUPPORTED#define INPUT_SMOOTHING_SUPPORTED#define C_ARITH_CODING_SUPPORTED#define DCT_FLOAT_SUPPORTED#define DCT_IFAST_SUPPORTED#define DCT_ISLOW_SUPPORTED#define JPEG_INTERNAL_OPTIONS#define FAR#define SHIFT_TEMPS#define JERROR_H#define JMAKE_ENUM_LIST#define JPEGLIB_H#define LWIP_HDR_PROT_IP4_H#define ip4_debug_print(p)#define ip_init()#define LWIP_HDR_IP4_H#define LWIP_HDR_IP6_H#define LWIP_HDR_PROT_IP_H#define LWIP_HDR_PROT_ICMP_H#define LWIP_HDR_ICMP_H#define LWIP_HDR_ALTCP_H#define LWIP_HDR_ALTCP_TCP_H#define http_remove_connection(hs)#define http_add_connection(hs)#define LWIP_HDR_INET_H#define LWIP_HDR_ERRNO_H#define lwip_socket_init()#define LWIP_HDR_SOCKETS_H#define LWIP_HDR_RAW_H#define LWIP_HDR_DNS_H#define LWIP_HDR_TIMEOUTS_H#define LWIP_HDR_ND6_H#define LWIP_HDR_MLD6_H#define LWIP_HDR_PPP_IMPL_H#define etharp_init()#define LWIP_HDR_DHCP_H#define LWIP_HDR_AUTOIP_H#define mib2_add_arp_entry(ni,ip)#define mib2_remove_arp_entry(ni,ip)#define LWIP_HDR_INET_CHKSUM_H#define LWIP_PBUF_CUSTOM_REF_DEFINED#define LWIP_HDR_IP4_FRAG_H#define LWIP_HDR_IGMP_H#define LWIP_HDR_RAW_PRIV_H#define LWIP_HDR_PROT_UDP_H#define LWIP_HDR_PROT_TCP_H#define tcp_debug_print_pcbs()#define tcp_debug_print_state(s)#define tcp_debug_print_flags(flags)#define tcp_debug_print(tcphdr)#define TCPWND_CHECK16(x)#define LWIP_HDR_TCP_PRIV_H#define _SYS_UNISTD_H#define _UNISTD_H_#define _SYS_WAIT_H#define FreeRTOS#define __MAIN_H#define __ENCODE_H#define USE_LCD#define __APP_ETHERNET_H#define __ETHERNETIF_H__#define __CAMERA_H#define __S5K5CAG_H#define __OV5640_H#define __STM32F769I_EVAL_CAMERA_H#define __RTP_H#define __RTSP_H#define __STM32F7xx_IT_H#define __LCD_LOG_CONF_H#define __LCD_LOG_H__#define SDMMC_DATABLOCK_SIZE_128B (SDMMC_DCTRL_DBLOCKSIZE_0|SDMMC_DCTRL_DBLOCKSIZE_1|SDMMC_DCTRL_DBLOCKSIZE_2)#define SDMMC_DATABLOCK_SIZE_64B (SDMMC_DCTRL_DBLOCKSIZE_1|SDMMC_DCTRL_DBLOCKSIZE_2)#define SDMMC_DATABLOCK_SIZE_32B (SDMMC_DCTRL_DBLOCKSIZE_0|SDMMC_DCTRL_DBLOCKSIZE_2)#define SDMMC_DATABLOCK_SIZE_16B SDMMC_DCTRL_DBLOCKSIZE_2#define SDMMC_DATABLOCK_SIZE_8B (SDMMC_DCTRL_DBLOCKSIZE_0|SDMMC_DCTRL_DBLOCKSIZE_1)#define SDMMC_DATABLOCK_SIZE_4B SDMMC_DCTRL_DBLOCKSIZE_1#define SDMMC_DATABLOCK_SIZE_2B SDMMC_DCTRL_DBLOCKSIZE_0#define SDMMC_DATABLOCK_SIZE_1B 0x00000000U#define IS_SDMMC_DATA_LENGTH(LENGTH) ((LENGTH) <= 0x01FFFFFFU)#define IS_SDMMC_RESP(RESP) (((RESP) == SDMMC_RESP1) || ((RESP) == SDMMC_RESP2) || ((RESP) == SDMMC_RESP3) || ((RESP) == SDMMC_RESP4))#define SDMMC_RESP4 0x0000000CU#define SDMMC_RESP3 0x00000008U#define SDMMC_RESP2 0x00000004U#define SDMMC_RESP1 0x00000000U#define IS_SDMMC_CPSM(CPSM) (((CPSM) == SDMMC_CPSM_DISABLE) || ((CPSM) == SDMMC_CPSM_ENABLE))#define SDMMC_CPSM_ENABLE SDMMC_CMD_CPSMEN#define SDMMC_CPSM_DISABLE 0x00000000U#define IS_SDMMC_WAIT(WAIT) (((WAIT) == SDMMC_WAIT_NO) || ((WAIT) == SDMMC_WAIT_IT) || ((WAIT) == SDMMC_WAIT_PEND))#define SDMMC_WAIT_PEND SDMMC_CMD_WAITPEND#define SDMMC_WAIT_IT SDMMC_CMD_WAITINT#define SDMMC_WAIT_NO 0x00000000U#define IS_SDMMC_RESPONSE(RESPONSE) (((RESPONSE) == SDMMC_RESPONSE_NO) || ((RESPONSE) == SDMMC_RESPONSE_SHORT) || ((RESPONSE) == SDMMC_RESPONSE_LONG))#define SDMMC_RESPONSE_LONG SDMMC_CMD_WAITRESP#define SDMMC_RESPONSE_SHORT SDMMC_CMD_WAITRESP_0#define SDMMC_RESPONSE_NO 0x00000000U#define IS_SDMMC_CMD_INDEX(INDEX) ((INDEX) < 0x40U)#define IS_SDMMC_CLKDIV(DIV) ((DIV) <= 0xFFU)#define IS_SDMMC_HARDWARE_FLOW_CONTROL(CONTROL) (((CONTROL) == SDMMC_HARDWARE_FLOW_CONTROL_DISABLE) || ((CONTROL) == SDMMC_HARDWARE_FLOW_CONTROL_ENABLE))#define SDMMC_HARDWARE_FLOW_CONTROL_ENABLE SDMMC_CLKCR_HWFC_EN#define IS_SDMMC_BUS_WIDE(WIDE) (((WIDE) == SDMMC_BUS_WIDE_1B) || ((WIDE) == SDMMC_BUS_WIDE_4B) || ((WIDE) == SDMMC_BUS_WIDE_8B))#define SDMMC_BUS_WIDE_8B SDMMC_CLKCR_WIDBUS_1#define IS_SDMMC_CLOCK_POWER_SAVE(SAVE) (((SAVE) == SDMMC_CLOCK_POWER_SAVE_DISABLE) || ((SAVE) == SDMMC_CLOCK_POWER_SAVE_ENABLE))#define SDMMC_CLOCK_POWER_SAVE_ENABLE SDMMC_CLKCR_PWRSAV#define IS_SDMMC_CLOCK_BYPASS(BYPASS) (((BYPASS) == SDMMC_CLOCK_BYPASS_DISABLE) || ((BYPASS) == SDMMC_CLOCK_BYPASS_ENABLE))#define SDMMC_CLOCK_BYPASS_ENABLE SDMMC_CLKCR_BYPASS#define IS_SDMMC_CLOCK_EDGE(EDGE) (((EDGE) == SDMMC_CLOCK_EDGE_RISING) || ((EDGE) == SDMMC_CLOCK_EDGE_FALLING))#define SDMMC_CLOCK_EDGE_FALLING SDMMC_CLKCR_NEGEDGE#define SDMMC_STOPTRANSFERTIMEOUT 100000000U#define SDMMC_MAXERASETIMEOUT 63000U#define SDMMC_CMDTIMEOUT 5000U#define SDMMC_CCCC_ERASE 0x00000020U#define SDMMC_HALFFIFOBYTES 0x00000020U#define SDMMC_HALFFIFO 0x00000008U#define SDMMC_MAX_DATA_LENGTH 0x01FFFFFFU#define SDMMC_24TO31BITS 0xFF000000U#define SDMMC_16TO23BITS 0x00FF0000U#define SDMMC_8TO15BITS 0x0000FF00U#define SDMMC_0TO7BITS 0x000000FFU#define SDMMC_DATATIMEOUT 0xFFFFFFFFU#define SDMMC_CARD_LOCKED 0x02000000U#define SDMMC_SINGLE_BUS_SUPPORT 0x00010000U#define SDMMC_WIDE_BUS_SUPPORT 0x00040000U#define SDMMC_ALLZERO 0x00000000U#define SDMMC_MAX_TRIAL 0x0000FFFFU#define SDMMC_MAX_VOLT_TRIAL 0x0000FFFFU#define SD_SWITCH_1_8V_CAPACITY 0x01000000U#define SDMMC_CHECK_PATTERN 0x000001AAU#define SDMMC_STD_CAPACITY 0x00000000U#define SDMMC_HIGH_CAPACITY 0x40000000U#define SDMMC_VOLTAGE_WINDOW_SD 0x80100000U#define SDMMC_R6_COM_CRC_FAILED 0x00008000U#define SDMMC_R6_ILLEGAL_CMD 0x00004000U#define SDMMC_R6_GENERAL_UNKNOWN_ERROR 0x00002000U#define SDMMC_OCR_ERRORBITS 0xFDFFE008U#define SDMMC_OCR_AKE_SEQ_ERROR 0x00000008U#define SDMMC_OCR_ERASE_RESET 0x00002000U#define SDMMC_OCR_CARD_ECC_DISABLED 0x00004000U#define SDMMC_OCR_WP_ERASE_SKIP 0x00008000U#define SDMMC_OCR_CID_CSD_OVERWRITE 0x00010000U#define SDMMC_OCR_STREAM_WRITE_OVERRUN 0x00020000U#define SDMMC_OCR_STREAM_READ_UNDERRUN 0x00040000U#define SDMMC_OCR_GENERAL_UNKNOWN_ERROR 0x00080000U#define SDMMC_OCR_CC_ERROR 0x00100000U#define SDMMC_OCR_CARD_ECC_FAILED 0x00200000U#define SDMMC_OCR_ILLEGAL_CMD 0x00400000U#define SDMMC_OCR_COM_CRC_FAILED 0x00800000U#define SDMMC_OCR_LOCK_UNLOCK_FAILED 0x01000000U#define SDMMC_OCR_WRITE_PROT_VIOLATION 0x04000000U#define SDMMC_OCR_BAD_ERASE_PARAM 0x08000000U#define SDMMC_OCR_ERASE_SEQ_ERR 0x10000000U#define SDMMC_OCR_BLOCK_LEN_ERR 0x20000000U#define SDMMC_OCR_ADDR_MISALIGNED 0x40000000U#define SDMMC_OCR_ADDR_OUT_OF_RANGE 0x80000000U#define SDMMC_CMD_SD_APP_SECURE_WRITE_MKB 48U#define SDMMC_CMD_SD_APP_CHANGE_SECURE_AREA 49U#define SDMMC_CMD_SD_APP_SECURE_ERASE 38U#define SDMMC_CMD_SD_APP_SECURE_WRITE_MULTIPLE_BLOCK 25U#define SDMMC_CMD_SD_APP_SECURE_READ_MULTIPLE_BLOCK 18U#define SDMMC_CMD_SD_APP_GET_CER_RES1 48U#define SDMMC_CMD_SD_APP_SET_CER_RES2 47U#define SDMMC_CMD_SD_APP_GET_CER_RN2 46U#define SDMMC_CMD_SD_APP_SET_CER_RN1 45U#define SDMMC_CMD_SD_APP_GET_MID 44U#define SDMMC_CMD_SD_APP_GET_MKB 43U#define SDMMC_CMD_SDMMC_RW_EXTENDED 53U#define SDMMC_CMD_SDMMC_RW_DIRECT 52U#define SDMMC_CMD_SD_APP_SEND_SCR 51U#define SDMMC_CMD_SD_APP_SET_CLR_CARD_DETECT 42U#define SDMMC_CMD_SD_APP_OP_COND 41U#define SDMMC_CMD_SD_APP_SEND_NUM_WRITE_BLOCKS 22U#define SDMMC_CMD_SD_APP_STATUS 13U#define SDMMC_CMD_APP_SD_SET_BUSWIDTH 6U#define SDMMC_CMD_NO_CMD 64U#define SDMMC_CMD_GEN_CMD 56U#define SDMMC_CMD_APP_CMD 55U#define SDMMC_CMD_LOCK_UNLOCK 42U#define SDMMC_CMD_GO_IRQ_STATE 40U#define SDMMC_CMD_FAST_IO 39U#define SDMMC_CMD_ERASE 38U#define SDMMC_CMD_ERASE_GRP_END 36U#define SDMMC_CMD_ERASE_GRP_START 35U#define SDMMC_CMD_SD_ERASE_GRP_END 33U#define SDMMC_CMD_SD_ERASE_GRP_START 32U#define SDMMC_CMD_SEND_WRITE_PROT 30U#define SDMMC_CMD_CLR_WRITE_PROT 29U#define SDMMC_CMD_SET_WRITE_PROT 28U#define SDMMC_CMD_PROG_CSD 27U#define SDMMC_CMD_PROG_CID 26U#define SDMMC_CMD_WRITE_MULT_BLOCK 25U#define SDMMC_CMD_WRITE_SINGLE_BLOCK 24U#define SDMMC_CMD_SET_BLOCK_COUNT 23U#define SDMMC_CMD_WRITE_DAT_UNTIL_STOP 20U#define SDMMC_CMD_HS_BUSTEST_WRITE 19U#define SDMMC_CMD_READ_MULT_BLOCK 18U#define SDMMC_CMD_READ_SINGLE_BLOCK 17U#define SDMMC_CMD_SET_BLOCKLEN 16U#define SDMMC_CMD_GO_INACTIVE_STATE 15U#define SDMMC_CMD_HS_BUSTEST_READ 14U#define SDMMC_CMD_SEND_STATUS 13U#define SDMMC_CMD_STOP_TRANSMISSION 12U#define SDMMC_CMD_READ_DAT_UNTIL_STOP 11U#define SDMMC_CMD_SEND_CID 10U#define SDMMC_CMD_SEND_CSD 9U#define SDMMC_CMD_HS_SEND_EXT_CSD 8U#define SDMMC_CMD_SEL_DESEL_CARD 7U#define SDMMC_CMD_HS_SWITCH 6U#define SDMMC_CMD_SDMMC_SEN_OP_COND 5U#define SDMMC_CMD_SET_DSR 4U#define SDMMC_CMD_SET_REL_ADDR 3U#define SDMMC_CMD_ALL_SEND_CID 2U#define SDMMC_CMD_SEND_OP_COND 1U#define SDMMC_CMD_GO_IDLE_STATE 0U#define SDMMC_ERROR_TIMEOUT 0x80000000U#define SDMMC_ERROR_DMA 0x40000000U#define SDMMC_ERROR_BUSY 0x20000000U#define SDMMC_ERROR_UNSUPPORTED_FEATURE 0x10000000U#define SDMMC_ERROR_INVALID_PARAMETER 0x08000000U#define SDMMC_ERROR_REQUEST_NOT_APPLICABLE 0x04000000U#define SDMMC_ERROR_ADDR_OUT_OF_RANGE 0x02000000U#define SDMMC_ERROR_INVALID_VOLTRANGE 0x01000000U#define SDMMC_ERROR_AKE_SEQ_ERR 0x00800000U#define SDMMC_ERROR_ERASE_RESET 0x00400000U#define SDMMC_ERROR_CARD_ECC_DISABLED 0x00200000U#define SDMMC_ERROR_WP_ERASE_SKIP 0x00100000U#define SDMMC_ERROR_CID_CSD_OVERWRITE 0x00080000U#define SDMMC_ERROR_STREAM_WRITE_OVERRUN 0x00040000U#define SDMMC_ERROR_STREAM_READ_UNDERRUN 0x00020000U#define SDMMC_ERROR_GENERAL_UNKNOWN_ERR 0x00010000U#define SDMMC_ERROR_CC_ERR 0x00008000U#define SDMMC_ERROR_CARD_ECC_FAILED 0x00004000U#define SDMMC_ERROR_ILLEGAL_CMD 0x00002000U#define SDMMC_ERROR_COM_CRC_FAILED 0x00001000U#define SDMMC_ERROR_LOCK_UNLOCK_FAILED 0x00000800U#define SDMMC_ERROR_WRITE_PROT_VIOLATION 0x00000400U#define SDMMC_ERROR_BAD_ERASE_PARAM 0x00000200U#define SDMMC_ERROR_ERASE_SEQ_ERR 0x00000100U#define SDMMC_ERROR_BLOCK_LEN_ERR 0x00000080U#define SDMMC_ERROR_ADDR_MISALIGNED 0x00000040U#define SDMMC_ERROR_RX_OVERRUN 0x00000020U#define SDMMC_ERROR_TX_UNDERRUN 0x00000010U#define SDMMC_ERROR_DATA_TIMEOUT 0x00000008U#define SDMMC_ERROR_CMD_RSP_TIMEOUT 0x00000004U#define SDMMC_ERROR_DATA_CRC_FAIL 0x00000002U#define SDMMC_ERROR_CMD_CRC_FAIL 0x00000001U#define SDMMC_ERROR_NONE 0x00000000U#define SD_InitTypeDef SDMMC_InitTypeDef#define SD_TypeDef SDMMC_TypeDef#define __HAL_SD_CLEAR_IT(__HANDLE__,__INTERRUPT__) __SDMMC_CLEAR_IT((__HANDLE__)->Instance, (__INTERRUPT__))#define __HAL_SD_GET_IT(__HANDLE__,__INTERRUPT__) __SDMMC_GET_IT((__HANDLE__)->Instance, (__INTERRUPT__))#define __HAL_SD_CLEAR_FLAG(__HANDLE__,__FLAG__) __SDMMC_CLEAR_FLAG((__HANDLE__)->Instance, (__FLAG__))#define __HAL_SD_GET_FLAG(__HANDLE__,__FLAG__) __SDMMC_GET_FLAG((__HANDLE__)->Instance, (__FLAG__))#define __HAL_SD_DISABLE_IT(__HANDLE__,__INTERRUPT__) __SDMMC_DISABLE_IT((__HANDLE__)->Instance, (__INTERRUPT__))#define __HAL_SD_ENABLE_IT(__HANDLE__,__INTERRUPT__) __SDMMC_ENABLE_IT((__HANDLE__)->Instance, (__INTERRUPT__))#define __HAL_SD_DMA_DISABLE(__HANDLE__) __SDMMC_DMA_DISABLE((__HANDLE__)->Instance)#define __HAL_SD_DMA_ENABLE(__HANDLE__) __SDMMC_DMA_ENABLE((__HANDLE__)->Instance)#define __HAL_SD_DISABLE(__HANDLE__) __SDMMC_DISABLE((__HANDLE__)->Instance)#define __HAL_SD_ENABLE(__HANDLE__) __SDMMC_ENABLE((__HANDLE__)->Instance)#define __HAL_SD_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_SD_STATE_RESET)#define CARD_V2_X 0x00000001U#define CARD_V1_X 0x00000000U#define CARD_SECURED 0x00000003U#define CARD_SDHC_SDXC 0x00000001U#define CARD_SDSC 0x00000000U#define SD_CONTEXT_DMA 0x00000080U#define SD_CONTEXT_IT 0x00000008U#define SD_CONTEXT_WRITE_MULTIPLE_BLOCK 0x00000020U#define SD_CONTEXT_WRITE_SINGLE_BLOCK 0x00000010U#define SD_CONTEXT_READ_MULTIPLE_BLOCK 0x00000002U#define SD_CONTEXT_READ_SINGLE_BLOCK 0x00000001U#define SD_CONTEXT_NONE 0x00000000U#define HAL_SD_ERROR_TIMEOUT SDMMC_ERROR_TIMEOUT#define HAL_SD_ERROR_DMA SDMMC_ERROR_DMA#define HAL_SD_ERROR_BUSY SDMMC_ERROR_BUSY#define HAL_SD_ERROR_UNSUPPORTED_FEATURE SDMMC_ERROR_UNSUPPORTED_FEATURE#define HAL_SD_ERROR_PARAM SDMMC_ERROR_INVALID_PARAMETER#define HAL_SD_ERROR_REQUEST_NOT_APPLICABLE SDMMC_ERROR_REQUEST_NOT_APPLICABLE#define HAL_SD_ERROR_ADDR_OUT_OF_RANGE SDMMC_ERROR_ADDR_OUT_OF_RANGE#define HAL_SD_ERROR_INVALID_VOLTRANGE SDMMC_ERROR_INVALID_VOLTRANGE#define HAL_SD_ERROR_AKE_SEQ_ERR SDMMC_ERROR_AKE_SEQ_ERR#define HAL_SD_ERROR_ERASE_RESET SDMMC_ERROR_ERASE_RESET#define HAL_SD_ERROR_CARD_ECC_DISABLED SDMMC_ERROR_CARD_ECC_DISABLED#define HAL_SD_ERROR_WP_ERASE_SKIP SDMMC_ERROR_WP_ERASE_SKIP#define HAL_SD_ERROR_CID_CSD_OVERWRITE SDMMC_ERROR_CID_CSD_OVERWRITE#define HAL_SD_ERROR_STREAM_WRITE_OVERRUN SDMMC_ERROR_STREAM_WRITE_OVERRUN#define HAL_SD_ERROR_STREAM_READ_UNDERRUN SDMMC_ERROR_STREAM_READ_UNDERRUN#define HAL_SD_ERROR_GENERAL_UNKNOWN_ERR SDMMC_ERROR_GENERAL_UNKNOWN_ERR#define HAL_SD_ERROR_CC_ERR SDMMC_ERROR_CC_ERR#define HAL_SD_ERROR_CARD_ECC_FAILED SDMMC_ERROR_CARD_ECC_FAILED#define HAL_SD_ERROR_ILLEGAL_CMD SDMMC_ERROR_ILLEGAL_CMD#define HAL_SD_ERROR_COM_CRC_FAILED SDMMC_ERROR_COM_CRC_FAILED#define HAL_SD_ERROR_LOCK_UNLOCK_FAILED SDMMC_ERROR_LOCK_UNLOCK_FAILED#define HAL_SD_ERROR_WRITE_PROT_VIOLATION SDMMC_ERROR_WRITE_PROT_VIOLATION#define HAL_SD_ERROR_BAD_ERASE_PARAM SDMMC_ERROR_BAD_ERASE_PARAM#define HAL_SD_ERROR_ERASE_SEQ_ERR SDMMC_ERROR_ERASE_SEQ_ERR#define HAL_SD_ERROR_BLOCK_LEN_ERR SDMMC_ERROR_BLOCK_LEN_ERR#define HAL_SD_ERROR_ADDR_MISALIGNED SDMMC_ERROR_ADDR_MISALIGNED#define HAL_SD_ERROR_RX_OVERRUN SDMMC_ERROR_RX_OVERRUN#define HAL_SD_ERROR_TX_UNDERRUN SDMMC_ERROR_TX_UNDERRUN#define HAL_SD_ERROR_DATA_TIMEOUT SDMMC_ERROR_DATA_TIMEOUT#define HAL_SD_ERROR_CMD_RSP_TIMEOUT SDMMC_ERROR_CMD_RSP_TIMEOUT#define HAL_SD_ERROR_DATA_CRC_FAIL SDMMC_ERROR_DATA_CRC_FAIL#define HAL_SD_ERROR_CMD_CRC_FAIL SDMMC_ERROR_CMD_CRC_FAIL#define HAL_SD_ERROR_NONE SDMMC_ERROR_NONE#define BLOCKSIZE 512U#define HAL_SD_CARD_ERROR 0x000000FFU#define HAL_SD_CARD_DISCONNECTED 0x00000008U#define HAL_SD_CARD_PROGRAMMING 0x00000007U#define HAL_SD_CARD_RECEIVING 0x00000006U#define HAL_SD_CARD_SENDING 0x00000005U#define HAL_SD_CARD_STANDBY 0x00000003U#define HAL_SD_CARD_IDENTIFICATION 0x00000002U#define HAL_SD_CARD_READY 0x00000001U#define USE_HAL_SD_REGISTER_CALLBACKS 0U#define IS_TIM_BREAKINPUTSOURCE_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_BREAKINPUTSOURCE_POLARITY_LOW) || ((__POLARITY__) == TIM_BREAKINPUTSOURCE_POLARITY_HIGH))#define IS_TIM_BREAKINPUTSOURCE_STATE(__STATE__) (((__STATE__) == TIM_BREAKINPUTSOURCE_DISABLE) || ((__STATE__) == TIM_BREAKINPUTSOURCE_ENABLE))#define IS_TIM_BREAKINPUTSOURCE(__SOURCE__) (((__SOURCE__) == TIM_BREAKINPUTSOURCE_BKIN) || ((__SOURCE__) == TIM_BREAKINPUTSOURCE_DFSDM))#define IS_TIM_BREAKINPUT(__BREAKINPUT__) (((__BREAKINPUT__) == TIM_BREAKINPUT_BRK) || ((__BREAKINPUT__) == TIM_BREAKINPUT_BRK2))#define IS_TIM_REMAP(__TIM_REMAP__) (((__TIM_REMAP__) == TIM_TIM2_TIM8_TRGO)|| ((__TIM_REMAP__) == TIM_TIM2_ETH_PTP) || ((__TIM_REMAP__) == TIM_TIM2_USBFS_SOF)|| ((__TIM_REMAP__) == TIM_TIM2_USBHS_SOF)|| ((__TIM_REMAP__) == TIM_TIM5_GPIO) || ((__TIM_REMAP__) == TIM_TIM5_LSI) || ((__TIM_REMAP__) == TIM_TIM5_LSE) || ((__TIM_REMAP__) == TIM_TIM5_RTC) || ((__TIM_REMAP__) == TIM_TIM11_GPIO) || ((__TIM_REMAP__) == TIM_TIM11_SPDIFRX) || ((__TIM_REMAP__) == TIM_TIM11_HSE) || ((__TIM_REMAP__) == TIM_TIM11_MCO1))#define TIM_BREAKINPUTSOURCE_POLARITY_HIGH 0x00000000U#define TIM_BREAKINPUTSOURCE_POLARITY_LOW 0x00000001U#define TIM_BREAKINPUTSOURCE_ENABLE 0x00000001U#define TIM_BREAKINPUTSOURCE_DISABLE 0x00000000U#define TIM_BREAKINPUTSOURCE_DFSDM1 (0x00000008U)#define TIM_BREAKINPUTSOURCE_BKIN (0x00000001U)#define TIM_BREAKINPUT_BRK2 0x00000002U#define TIM_BREAKINPUT_BRK 0x00000001U#define TIM_TIM11_MCO1 (0x00000003U)#define TIM_TIM11_HSE (0x00000002U)#define TIM_TIM11_SPDIFRX (0x00000001U)#define TIM_TIM11_GPIO (0x00000000U)#define TIM_TIM5_RTC (0x000000C0U)#define TIM_TIM5_LSE (0x00000080U)#define TIM_TIM5_LSI (0x00000040U)#define TIM_TIM5_GPIO (0x00000000U)#define TIM_TIM2_USBHS_SOF (0x00000C00U)#define TIM_TIM2_USBFS_SOF (0x00000800U)#define TIM_TIM2_ETH_PTP (0x00000400U)#define TIM_TIM2_TIM8_TRGO (0x00000000U)#define TIM_CHANNEL_N_STATE_SET_ALL(__HANDLE__,__CHANNEL_STATE__) do { (__HANDLE__)->ChannelNState[0] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelNState[1] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelNState[2] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelNState[3] = (__CHANNEL_STATE__); } while(0)#define TIM_CHANNEL_N_STATE_SET(__HANDLE__,__CHANNEL__,__CHANNEL_STATE__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->ChannelNState[0] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->ChannelNState[1] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->ChannelNState[2] = (__CHANNEL_STATE__)) : ((__HANDLE__)->ChannelNState[3] = (__CHANNEL_STATE__)))#define TIM_CHANNEL_N_STATE_GET(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? (__HANDLE__)->ChannelNState[0] : ((__CHANNEL__) == TIM_CHANNEL_2) ? (__HANDLE__)->ChannelNState[1] : ((__CHANNEL__) == TIM_CHANNEL_3) ? (__HANDLE__)->ChannelNState[2] : (__HANDLE__)->ChannelNState[3])#define TIM_CHANNEL_STATE_SET_ALL(__HANDLE__,__CHANNEL_STATE__) do { (__HANDLE__)->ChannelState[0] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelState[1] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelState[2] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelState[3] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelState[4] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelState[5] = (__CHANNEL_STATE__); } while(0)#define TIM_CHANNEL_STATE_SET(__HANDLE__,__CHANNEL__,__CHANNEL_STATE__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->ChannelState[0] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->ChannelState[1] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->ChannelState[2] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->ChannelState[3] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->ChannelState[4] = (__CHANNEL_STATE__)) : ((__HANDLE__)->ChannelState[5] = (__CHANNEL_STATE__)))#define TIM_CHANNEL_STATE_GET(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? (__HANDLE__)->ChannelState[0] : ((__CHANNEL__) == TIM_CHANNEL_2) ? (__HANDLE__)->ChannelState[1] : ((__CHANNEL__) == TIM_CHANNEL_3) ? (__HANDLE__)->ChannelState[2] : ((__CHANNEL__) == TIM_CHANNEL_4) ? (__HANDLE__)->ChannelState[3] : ((__CHANNEL__) == TIM_CHANNEL_5) ? (__HANDLE__)->ChannelState[4] : (__HANDLE__)->ChannelState[5])#define TIM_RESET_CAPTUREPOLARITY(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP)) : ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP)))#define TIM_SET_CAPTUREPOLARITY(__HANDLE__,__CHANNEL__,__POLARITY__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER |= (__POLARITY__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 4U)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 8U)) : ((__HANDLE__)->Instance->CCER |= (((__POLARITY__) << 12U))))#define TIM_RESET_ICPRESCALERVALUE(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC) : ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC))#define TIM_SET_ICPRESCALERVALUE(__HANDLE__,__CHANNEL__,__ICPSC__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= (__ICPSC__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= ((__ICPSC__) << 8U)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= (__ICPSC__)) : ((__HANDLE__)->Instance->CCMR2 |= ((__ICPSC__) << 8U)))#define IS_TIM_SLAVEMODE_TRIGGER_ENABLED(__TRIGGER__) (((__TRIGGER__) == TIM_SLAVEMODE_TRIGGER) || ((__TRIGGER__) == TIM_SLAVEMODE_COMBINED_RESETTRIGGER))#define IS_TIM_BREAK_SYSTEM(__CONFIG__) (((__CONFIG__) == TIM_BREAK_SYSTEM_ECC) || ((__CONFIG__) == TIM_BREAK_SYSTEM_PVD) || ((__CONFIG__) == TIM_BREAK_SYSTEM_SRAM_PARITY_ERROR) || ((__CONFIG__) == TIM_BREAK_SYSTEM_LOCKUP))#define IS_TIM_DEADTIME(__DEADTIME__) ((__DEADTIME__) <= 0xFFU)#define IS_TIM_IC_FILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU)#define IS_TIM_DMA_DATA_LENGTH(LENGTH) (((LENGTH) >= 0x1U) && ((LENGTH) < 0x10000U))#define IS_TIM_DMA_LENGTH(__LENGTH__) (((__LENGTH__) == TIM_DMABURSTLENGTH_1TRANSFER) || ((__LENGTH__) == TIM_DMABURSTLENGTH_2TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_3TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_4TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_5TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_6TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_7TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_8TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_9TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_10TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_11TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_12TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_13TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_14TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_15TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_16TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_17TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_18TRANSFERS))#define IS_TIM_TI1SELECTION(__TI1SELECTION__) (((__TI1SELECTION__) == TIM_TI1SELECTION_CH1) || ((__TI1SELECTION__) == TIM_TI1SELECTION_XORCOMBINATION))#define IS_TIM_TRIGGERFILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU)#define IS_TIM_TRIGGERPRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV1) || ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV2) || ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV4) || ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV8))#define IS_TIM_TRIGGERPOLARITY(__POLARITY__) (((__POLARITY__) == TIM_TRIGGERPOLARITY_INVERTED ) || ((__POLARITY__) == TIM_TRIGGERPOLARITY_NONINVERTED) || ((__POLARITY__) == TIM_TRIGGERPOLARITY_RISING ) || ((__POLARITY__) == TIM_TRIGGERPOLARITY_FALLING ) || ((__POLARITY__) == TIM_TRIGGERPOLARITY_BOTHEDGE ))#define IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_TS_ITR0) || ((__SELECTION__) == TIM_TS_ITR1) || ((__SELECTION__) == TIM_TS_ITR2) || ((__SELECTION__) == TIM_TS_ITR3) || ((__SELECTION__) == TIM_TS_NONE))#define IS_TIM_TRIGGER_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_TS_ITR0) || ((__SELECTION__) == TIM_TS_ITR1) || ((__SELECTION__) == TIM_TS_ITR2) || ((__SELECTION__) == TIM_TS_ITR3) || ((__SELECTION__) == TIM_TS_TI1F_ED) || ((__SELECTION__) == TIM_TS_TI1FP1) || ((__SELECTION__) == TIM_TS_TI2FP2) || ((__SELECTION__) == TIM_TS_ETRF))#define IS_TIM_OC_MODE(__MODE__) (((__MODE__) == TIM_OCMODE_TIMING) || ((__MODE__) == TIM_OCMODE_ACTIVE) || ((__MODE__) == TIM_OCMODE_INACTIVE) || ((__MODE__) == TIM_OCMODE_TOGGLE) || ((__MODE__) == TIM_OCMODE_FORCED_ACTIVE) || ((__MODE__) == TIM_OCMODE_FORCED_INACTIVE) || ((__MODE__) == TIM_OCMODE_RETRIGERRABLE_OPM1) || ((__MODE__) == TIM_OCMODE_RETRIGERRABLE_OPM2))#define IS_TIM_PWM_MODE(__MODE__) (((__MODE__) == TIM_OCMODE_PWM1) || ((__MODE__) == TIM_OCMODE_PWM2) || ((__MODE__) == TIM_OCMODE_COMBINED_PWM1) || ((__MODE__) == TIM_OCMODE_COMBINED_PWM2) || ((__MODE__) == TIM_OCMODE_ASYMMETRIC_PWM1) || ((__MODE__) == TIM_OCMODE_ASYMMETRIC_PWM2))#define IS_TIM_SLAVE_MODE(__MODE__) (((__MODE__) == TIM_SLAVEMODE_DISABLE) || ((__MODE__) == TIM_SLAVEMODE_RESET) || ((__MODE__) == TIM_SLAVEMODE_GATED) || ((__MODE__) == TIM_SLAVEMODE_TRIGGER) || ((__MODE__) == TIM_SLAVEMODE_EXTERNAL1) || ((__MODE__) == TIM_SLAVEMODE_COMBINED_RESETTRIGGER))#define IS_TIM_MSM_STATE(__STATE__) (((__STATE__) == TIM_MASTERSLAVEMODE_ENABLE) || ((__STATE__) == TIM_MASTERSLAVEMODE_DISABLE))#define IS_TIM_TRGO2_SOURCE(__SOURCE__) (((__SOURCE__) == TIM_TRGO2_RESET) || ((__SOURCE__) == TIM_TRGO2_ENABLE) || ((__SOURCE__) == TIM_TRGO2_UPDATE) || ((__SOURCE__) == TIM_TRGO2_OC1) || ((__SOURCE__) == TIM_TRGO2_OC1REF) || ((__SOURCE__) == TIM_TRGO2_OC2REF) || ((__SOURCE__) == TIM_TRGO2_OC3REF) || ((__SOURCE__) == TIM_TRGO2_OC3REF) || ((__SOURCE__) == TIM_TRGO2_OC4REF) || ((__SOURCE__) == TIM_TRGO2_OC5REF) || ((__SOURCE__) == TIM_TRGO2_OC6REF) || ((__SOURCE__) == TIM_TRGO2_OC4REF_RISINGFALLING) || ((__SOURCE__) == TIM_TRGO2_OC6REF_RISINGFALLING) || ((__SOURCE__) == TIM_TRGO2_OC4REF_RISING_OC6REF_RISING) || ((__SOURCE__) == TIM_TRGO2_OC4REF_RISING_OC6REF_FALLING) || ((__SOURCE__) == TIM_TRGO2_OC5REF_RISING_OC6REF_RISING) || ((__SOURCE__) == TIM_TRGO2_OC5REF_RISING_OC6REF_FALLING))#define IS_TIM_TRGO_SOURCE(__SOURCE__) (((__SOURCE__) == TIM_TRGO_RESET) || ((__SOURCE__) == TIM_TRGO_ENABLE) || ((__SOURCE__) == TIM_TRGO_UPDATE) || ((__SOURCE__) == TIM_TRGO_OC1) || ((__SOURCE__) == TIM_TRGO_OC1REF) || ((__SOURCE__) == TIM_TRGO_OC2REF) || ((__SOURCE__) == TIM_TRGO_OC3REF) || ((__SOURCE__) == TIM_TRGO_OC4REF))#define IS_TIM_GROUPCH5(__OCREF__) ((((__OCREF__) & 0x1FFFFFFFU) == 0x00000000U))#define IS_TIM_AUTOMATIC_OUTPUT_STATE(__STATE__) (((__STATE__) == TIM_AUTOMATICOUTPUT_ENABLE) || ((__STATE__) == TIM_AUTOMATICOUTPUT_DISABLE))#define IS_TIM_BREAK2_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_BREAK2POLARITY_LOW) || ((__POLARITY__) == TIM_BREAK2POLARITY_HIGH))#define IS_TIM_BREAK2_STATE(__STATE__) (((__STATE__) == TIM_BREAK2_ENABLE) || ((__STATE__) == TIM_BREAK2_DISABLE))#define IS_TIM_BREAK_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_BREAKPOLARITY_LOW) || ((__POLARITY__) == TIM_BREAKPOLARITY_HIGH))#define IS_TIM_BREAK_STATE(__STATE__) (((__STATE__) == TIM_BREAK_ENABLE) || ((__STATE__) == TIM_BREAK_DISABLE))#define IS_TIM_BREAK_FILTER(__BRKFILTER__) ((__BRKFILTER__) <= 0xFUL)#define IS_TIM_LOCK_LEVEL(__LEVEL__) (((__LEVEL__) == TIM_LOCKLEVEL_OFF) || ((__LEVEL__) == TIM_LOCKLEVEL_1) || ((__LEVEL__) == TIM_LOCKLEVEL_2) || ((__LEVEL__) == TIM_LOCKLEVEL_3))#define IS_TIM_OSSI_STATE(__STATE__) (((__STATE__) == TIM_OSSI_ENABLE) || ((__STATE__) == TIM_OSSI_DISABLE))#define IS_TIM_OSSR_STATE(__STATE__) (((__STATE__) == TIM_OSSR_ENABLE) || ((__STATE__) == TIM_OSSR_DISABLE))#define IS_TIM_CLEARINPUT_FILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU)#define IS_TIM_CLEARINPUT_PRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV1) || ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV2) || ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV4) || ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV8))#define IS_TIM_CLEARINPUT_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_CLEARINPUTPOLARITY_INVERTED) || ((__POLARITY__) == TIM_CLEARINPUTPOLARITY_NONINVERTED))#define IS_TIM_CLOCKFILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU)#define IS_TIM_CLOCKPRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV1) || ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV2) || ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV4) || ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV8))#define IS_TIM_CLOCKPOLARITY(__POLARITY__) (((__POLARITY__) == TIM_CLOCKPOLARITY_INVERTED) || ((__POLARITY__) == TIM_CLOCKPOLARITY_NONINVERTED) || ((__POLARITY__) == TIM_CLOCKPOLARITY_RISING) || ((__POLARITY__) == TIM_CLOCKPOLARITY_FALLING) || ((__POLARITY__) == TIM_CLOCKPOLARITY_BOTHEDGE))#define IS_TIM_CLOCKSOURCE(__CLOCK__) (((__CLOCK__) == TIM_CLOCKSOURCE_INTERNAL) || ((__CLOCK__) == TIM_CLOCKSOURCE_ETRMODE1) || ((__CLOCK__) == TIM_CLOCKSOURCE_ETRMODE2) || ((__CLOCK__) == TIM_CLOCKSOURCE_TI1ED) || ((__CLOCK__) == TIM_CLOCKSOURCE_TI1) || ((__CLOCK__) == TIM_CLOCKSOURCE_TI2) || ((__CLOCK__) == TIM_CLOCKSOURCE_ITR0) || ((__CLOCK__) == TIM_CLOCKSOURCE_ITR1) || ((__CLOCK__) == TIM_CLOCKSOURCE_ITR2) || ((__CLOCK__) == TIM_CLOCKSOURCE_ITR3))#define IS_TIM_COMPLEMENTARY_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3))#define IS_TIM_PERIOD(__HANDLE__,__PERIOD__) ((IS_TIM_32B_COUNTER_INSTANCE(((__HANDLE__)->Instance)) == 0U) ? (((__PERIOD__) > 0U) && ((__PERIOD__) <= 0x0000FFFFU)) : ((__PERIOD__) > 0U))#define IS_TIM_OPM_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2))#define IS_TIM_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4) || ((__CHANNEL__) == TIM_CHANNEL_5) || ((__CHANNEL__) == TIM_CHANNEL_6) || ((__CHANNEL__) == TIM_CHANNEL_ALL))#define IS_TIM_DMA_SOURCE(__SOURCE__) ((((__SOURCE__) & 0xFFFF80FFU) == 0x00000000U) && ((__SOURCE__) != 0x00000000U))#define IS_TIM_ENCODER_MODE(__MODE__) (((__MODE__) == TIM_ENCODERMODE_TI1) || ((__MODE__) == TIM_ENCODERMODE_TI2) || ((__MODE__) == TIM_ENCODERMODE_TI12))#define IS_TIM_OPM_MODE(__MODE__) (((__MODE__) == TIM_OPMODE_SINGLE) || ((__MODE__) == TIM_OPMODE_REPETITIVE))#define IS_TIM_CCX_CHANNEL(__INSTANCE__,__CHANNEL__) (IS_TIM_CCX_INSTANCE(__INSTANCE__, __CHANNEL__) && ((__CHANNEL__) != (TIM_CHANNEL_5)) && ((__CHANNEL__) != (TIM_CHANNEL_6)))#define IS_TIM_IC_PRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_ICPSC_DIV1) || ((__PRESCALER__) == TIM_ICPSC_DIV2) || ((__PRESCALER__) == TIM_ICPSC_DIV4) || ((__PRESCALER__) == TIM_ICPSC_DIV8))#define IS_TIM_IC_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_ICSELECTION_DIRECTTI) || ((__SELECTION__) == TIM_ICSELECTION_INDIRECTTI) || ((__SELECTION__) == TIM_ICSELECTION_TRC))#define IS_TIM_IC_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_ICPOLARITY_RISING) || ((__POLARITY__) == TIM_ICPOLARITY_FALLING) || ((__POLARITY__) == TIM_ICPOLARITY_BOTHEDGE))#define IS_TIM_ENCODERINPUT_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_ENCODERINPUTPOLARITY_RISING) || ((__POLARITY__) == TIM_ENCODERINPUTPOLARITY_FALLING))#define IS_TIM_OCNIDLE_STATE(__STATE__) (((__STATE__) == TIM_OCNIDLESTATE_SET) || ((__STATE__) == TIM_OCNIDLESTATE_RESET))#define IS_TIM_OCIDLE_STATE(__STATE__) (((__STATE__) == TIM_OCIDLESTATE_SET) || ((__STATE__) == TIM_OCIDLESTATE_RESET))#define IS_TIM_OCN_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_OCNPOLARITY_HIGH) || ((__POLARITY__) == TIM_OCNPOLARITY_LOW))#define IS_TIM_OC_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_OCPOLARITY_HIGH) || ((__POLARITY__) == TIM_OCPOLARITY_LOW))#define IS_TIM_FAST_STATE(__STATE__) (((__STATE__) == TIM_OCFAST_DISABLE) || ((__STATE__) == TIM_OCFAST_ENABLE))#define IS_TIM_AUTORELOAD_PRELOAD(PRELOAD) (((PRELOAD) == TIM_AUTORELOAD_PRELOAD_DISABLE) || ((PRELOAD) == TIM_AUTORELOAD_PRELOAD_ENABLE))#define IS_TIM_CLOCKDIVISION_DIV(__DIV__) (((__DIV__) == TIM_CLOCKDIVISION_DIV1) || ((__DIV__) == TIM_CLOCKDIVISION_DIV2) || ((__DIV__) == TIM_CLOCKDIVISION_DIV4))#define IS_TIM_UIFREMAP_MODE(__MODE__) (((__MODE__) == TIM_UIFREMAP_DISABLE) || ((__MODE__) == TIM_UIFREMAP_ENABLE))#define IS_TIM_COUNTER_MODE(__MODE__) (((__MODE__) == TIM_COUNTERMODE_UP) || ((__MODE__) == TIM_COUNTERMODE_DOWN) || ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED1) || ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED2) || ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED3))#define IS_TIM_EVENT_SOURCE(__SOURCE__) ((((__SOURCE__) & 0xFFFFFE00U) == 0x00000000U) && ((__SOURCE__) != 0x00000000U))#define IS_TIM_DMA_BASE(__BASE__) (((__BASE__) == TIM_DMABASE_CR1) || ((__BASE__) == TIM_DMABASE_CR2) || ((__BASE__) == TIM_DMABASE_SMCR) || ((__BASE__) == TIM_DMABASE_DIER) || ((__BASE__) == TIM_DMABASE_SR) || ((__BASE__) == TIM_DMABASE_EGR) || ((__BASE__) == TIM_DMABASE_CCMR1) || ((__BASE__) == TIM_DMABASE_CCMR2) || ((__BASE__) == TIM_DMABASE_CCER) || ((__BASE__) == TIM_DMABASE_CNT) || ((__BASE__) == TIM_DMABASE_PSC) || ((__BASE__) == TIM_DMABASE_ARR) || ((__BASE__) == TIM_DMABASE_RCR) || ((__BASE__) == TIM_DMABASE_CCR1) || ((__BASE__) == TIM_DMABASE_CCR2) || ((__BASE__) == TIM_DMABASE_CCR3) || ((__BASE__) == TIM_DMABASE_CCR4) || ((__BASE__) == TIM_DMABASE_BDTR) || ((__BASE__) == TIM_DMABASE_OR) || ((__BASE__) == TIM_DMABASE_CCMR3) || ((__BASE__) == TIM_DMABASE_CCR5) || ((__BASE__) == TIM_DMABASE_CCR6))#define IS_TIM_CLEARINPUT_SOURCE(__MODE__) (((__MODE__) == TIM_CLEARINPUTSOURCE_NONE) || ((__MODE__) == TIM_CLEARINPUTSOURCE_ETR))#define TIM_CCER_CCxNE_MASK ((uint32_t)(TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE))#define TIM_CCER_CCxE_MASK ((uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E))#define __HAL_TIM_SELECT_CCDMAREQUEST(__HANDLE__,__CCDMA__) MODIFY_REG((__HANDLE__)->Instance->CR2, TIM_CR2_CCDS, (__CCDMA__))#define __HAL_TIM_SET_CAPTUREPOLARITY(__HANDLE__,__CHANNEL__,__POLARITY__) do{ TIM_RESET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__)); TIM_SET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__), (__POLARITY__)); }while(0)#define __HAL_TIM_URS_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1&=~TIM_CR1_URS)#define __HAL_TIM_URS_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1|= TIM_CR1_URS)#define __HAL_TIM_DISABLE_OCxFAST(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE) : ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE) : ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE) : ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE))#define __HAL_TIM_ENABLE_OCxFAST(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC1FE) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC2FE) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC3FE) : ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC4FE) : ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC5FE) : ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC6FE))#define __HAL_TIM_DISABLE_OCxPRELOAD(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC1PE) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC2PE) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC3PE) : ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC4PE) : ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC5PE) : ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC6PE))#define __HAL_TIM_ENABLE_OCxPRELOAD(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC1PE) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC2PE) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC3PE) : ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC4PE) : ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC5PE) : ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC6PE))#define __HAL_TIM_GET_COMPARE(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCR1) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCR2) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCR3) : ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCR4) : ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCR5) : ((__HANDLE__)->Instance->CCR6))#define __HAL_TIM_SET_COMPARE(__HANDLE__,__CHANNEL__,__COMPARE__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCR1 = (__COMPARE__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCR2 = (__COMPARE__)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCR3 = (__COMPARE__)) : ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCR4 = (__COMPARE__)) : ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCR5 = (__COMPARE__)) : ((__HANDLE__)->Instance->CCR6 = (__COMPARE__)))#define __HAL_TIM_GET_ICPRESCALER(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC1PSC) : ((__CHANNEL__) == TIM_CHANNEL_2) ? (((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC2PSC) >> 8U) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC3PSC) : (((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC4PSC)) >> 8U)#define __HAL_TIM_SET_ICPRESCALER(__HANDLE__,__CHANNEL__,__ICPSC__) do{ TIM_RESET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__)); TIM_SET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__), (__ICPSC__)); } while(0)#define __HAL_TIM_GET_CLOCKDIVISION(__HANDLE__) ((__HANDLE__)->Instance->CR1 & TIM_CR1_CKD)#define __HAL_TIM_SET_CLOCKDIVISION(__HANDLE__,__CKD__) do{ (__HANDLE__)->Instance->CR1 &= (~TIM_CR1_CKD); (__HANDLE__)->Instance->CR1 |= (__CKD__); (__HANDLE__)->Init.ClockDivision = (__CKD__); } while(0)#define __HAL_TIM_GET_AUTORELOAD(__HANDLE__) ((__HANDLE__)->Instance->ARR)#define __HAL_TIM_SET_AUTORELOAD(__HANDLE__,__AUTORELOAD__) do{ (__HANDLE__)->Instance->ARR = (__AUTORELOAD__); (__HANDLE__)->Init.Period = (__AUTORELOAD__); } while(0)#define __HAL_TIM_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->CNT)#define __HAL_TIM_SET_COUNTER(__HANDLE__,__COUNTER__) ((__HANDLE__)->Instance->CNT = (__COUNTER__))#define __HAL_TIM_SET_PRESCALER(__HANDLE__,__PRESC__) ((__HANDLE__)->Instance->PSC = (__PRESC__))#define __HAL_TIM_IS_TIM_COUNTING_DOWN(__HANDLE__) (((__HANDLE__)->Instance->CR1 &(TIM_CR1_DIR)) == (TIM_CR1_DIR))#define __HAL_TIM_GET_UIFCPY(__COUNTER__) (((__COUNTER__) & (TIM_CNT_UIFCPY)) == (TIM_CNT_UIFCPY))#define __HAL_TIM_UIFREMAP_DISABLE(__HANDLE__) (((__HANDLE__)->Instance->CR1 &= ~TIM_CR1_UIFREMAP))#define __HAL_TIM_UIFREMAP_ENABLE(__HANDLE__) (((__HANDLE__)->Instance->CR1 |= TIM_CR1_UIFREMAP))#define __HAL_TIM_CLEAR_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->SR = ~(__INTERRUPT__))#define __HAL_TIM_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((__HANDLE__)->Instance->DIER & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)#define __HAL_TIM_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->SR = ~(__FLAG__))#define __HAL_TIM_GET_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->SR &(__FLAG__)) == (__FLAG__))#define __HAL_TIM_DISABLE_DMA(__HANDLE__,__DMA__) ((__HANDLE__)->Instance->DIER &= ~(__DMA__))#define __HAL_TIM_ENABLE_DMA(__HANDLE__,__DMA__) ((__HANDLE__)->Instance->DIER |= (__DMA__))#define __HAL_TIM_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->DIER &= ~(__INTERRUPT__))#define __HAL_TIM_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->DIER |= (__INTERRUPT__))#define __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(__HANDLE__) (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE)#define __HAL_TIM_MOE_DISABLE(__HANDLE__) do { if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0UL) { if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0UL) { (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE); } } } while(0)#define __HAL_TIM_DISABLE(__HANDLE__) do { if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0UL) { if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0UL) { (__HANDLE__)->Instance->CR1 &= ~(TIM_CR1_CEN); } } } while(0)#define __HAL_TIM_MOE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->BDTR|=(TIM_BDTR_MOE))#define __HAL_TIM_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1|=(TIM_CR1_CEN))#define __HAL_TIM_RESET_HANDLE_STATE(__HANDLE__) do { (__HANDLE__)->State = HAL_TIM_STATE_RESET; (__HANDLE__)->ChannelState[0] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelState[1] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelState[2] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelState[3] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelState[4] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelState[5] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelNState[0] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelNState[1] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelNState[2] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelNState[3] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->DMABurstState = HAL_DMA_BURST_STATE_RESET; } while(0)#define TIM_BREAK_SYSTEM_LOCKUP SYSCFG_CFGR2_CLL#define TIM_BREAK_SYSTEM_SRAM_PARITY_ERROR SYSCFG_CFGR2_SPL#define TIM_BREAK_SYSTEM_PVD SYSCFG_CFGR2_PVDL#define TIM_BREAK_SYSTEM_ECC SYSCFG_CFGR2_ECCL#define TIM_CCxN_DISABLE 0x00000000U#define TIM_CCxN_ENABLE 0x00000004U#define TIM_CCx_DISABLE 0x00000000U#define TIM_CCx_ENABLE 0x00000001U#define TIM_DMA_ID_TRIGGER ((uint16_t) 0x0006)#define TIM_DMA_ID_COMMUTATION ((uint16_t) 0x0005)#define TIM_DMA_ID_CC4 ((uint16_t) 0x0004)#define TIM_DMA_ID_CC3 ((uint16_t) 0x0003)#define TIM_DMA_ID_CC2 ((uint16_t) 0x0002)#define TIM_DMA_ID_CC1 ((uint16_t) 0x0001)#define TIM_DMA_ID_UPDATE ((uint16_t) 0x0000)#define TIM_DMABURSTLENGTH_18TRANSFERS 0x00001100U#define TIM_DMABURSTLENGTH_17TRANSFERS 0x00001000U#define TIM_DMABURSTLENGTH_16TRANSFERS 0x00000F00U#define TIM_DMABURSTLENGTH_15TRANSFERS 0x00000E00U#define TIM_DMABURSTLENGTH_14TRANSFERS 0x00000D00U#define TIM_DMABURSTLENGTH_13TRANSFERS 0x00000C00U#define TIM_DMABURSTLENGTH_12TRANSFERS 0x00000B00U#define TIM_DMABURSTLENGTH_11TRANSFERS 0x00000A00U#define TIM_DMABURSTLENGTH_10TRANSFERS 0x00000900U#define TIM_DMABURSTLENGTH_9TRANSFERS 0x00000800U#define TIM_DMABURSTLENGTH_8TRANSFERS 0x00000700U#define TIM_DMABURSTLENGTH_7TRANSFERS 0x00000600U#define TIM_DMABURSTLENGTH_6TRANSFERS 0x00000500U#define TIM_DMABURSTLENGTH_5TRANSFERS 0x00000400U#define TIM_DMABURSTLENGTH_4TRANSFERS 0x00000300U#define TIM_DMABURSTLENGTH_3TRANSFERS 0x00000200U#define TIM_DMABURSTLENGTH_2TRANSFERS 0x00000100U#define TIM_DMABURSTLENGTH_1TRANSFER 0x00000000U#define TIM_TI1SELECTION_XORCOMBINATION TIM_CR2_TI1S#define TIM_TI1SELECTION_CH1 0x00000000U#define TIM_TRIGGERPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8#define TIM_TRIGGERPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4#define TIM_TRIGGERPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2#define TIM_TRIGGERPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1#define TIM_TRIGGERPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE#define TIM_TRIGGERPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING#define TIM_TRIGGERPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING#define TIM_TRIGGERPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED#define TIM_TRIGGERPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED#define TIM_TS_NONE 0x0000FFFFU#define TIM_TS_ETRF (TIM_SMCR_TS_0 | TIM_SMCR_TS_1 | TIM_SMCR_TS_2)#define TIM_TS_TI2FP2 (TIM_SMCR_TS_1 | TIM_SMCR_TS_2)#define TIM_TS_TI1FP1 (TIM_SMCR_TS_0 | TIM_SMCR_TS_2)#define TIM_TS_TI1F_ED TIM_SMCR_TS_2#define TIM_TS_ITR3 (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)#define TIM_TS_ITR2 TIM_SMCR_TS_1#define TIM_TS_ITR1 TIM_SMCR_TS_0#define TIM_TS_ITR0 0x00000000U#define TIM_OCMODE_ASYMMETRIC_PWM2 TIM_CCMR1_OC1M#define TIM_OCMODE_ASYMMETRIC_PWM1 (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2)#define TIM_OCMODE_COMBINED_PWM2 (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1M_2)#define TIM_OCMODE_COMBINED_PWM1 (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_2)#define TIM_OCMODE_RETRIGERRABLE_OPM2 (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0)#define TIM_OCMODE_RETRIGERRABLE_OPM1 TIM_CCMR1_OC1M_3#define TIM_OCMODE_FORCED_INACTIVE TIM_CCMR1_OC1M_2#define TIM_OCMODE_FORCED_ACTIVE (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0)#define TIM_OCMODE_PWM2 (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)#define TIM_OCMODE_PWM1 (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1)#define TIM_OCMODE_TOGGLE (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)#define TIM_OCMODE_INACTIVE TIM_CCMR1_OC1M_1#define TIM_OCMODE_ACTIVE TIM_CCMR1_OC1M_0#define TIM_OCMODE_TIMING 0x00000000U#define TIM_SLAVEMODE_COMBINED_RESETTRIGGER TIM_SMCR_SMS_3#define TIM_SLAVEMODE_EXTERNAL1 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)#define TIM_SLAVEMODE_TRIGGER (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)#define TIM_SLAVEMODE_GATED (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)#define TIM_SLAVEMODE_RESET TIM_SMCR_SMS_2#define TIM_SLAVEMODE_DISABLE 0x00000000U#define TIM_MASTERSLAVEMODE_DISABLE 0x00000000U#define TIM_MASTERSLAVEMODE_ENABLE TIM_SMCR_MSM#define TIM_TRGO2_OC5REF_RISING_OC6REF_FALLING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)#define TIM_TRGO2_OC5REF_RISING_OC6REF_RISING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 |TIM_CR2_MMS2_1)#define TIM_TRGO2_OC4REF_RISING_OC6REF_FALLING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)#define TIM_TRGO2_OC4REF_RISING_OC6REF_RISING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2)#define TIM_TRGO2_OC6REF_RISINGFALLING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)#define TIM_TRGO2_OC4REF_RISINGFALLING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1)#define TIM_TRGO2_OC6REF (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_0)#define TIM_TRGO2_OC5REF TIM_CR2_MMS2_3#define TIM_TRGO2_OC4REF (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)#define TIM_TRGO2_OC3REF (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1)#define TIM_TRGO2_OC2REF (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)#define TIM_TRGO2_OC1REF TIM_CR2_MMS2_2#define TIM_TRGO2_OC1 (TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)#define TIM_TRGO2_UPDATE TIM_CR2_MMS2_1#define TIM_TRGO2_ENABLE TIM_CR2_MMS2_0#define TIM_TRGO2_RESET 0x00000000U#define TIM_TRGO_OC4REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0)#define TIM_TRGO_OC3REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_1)#define TIM_TRGO_OC2REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_0)#define TIM_TRGO_OC1REF TIM_CR2_MMS_2#define TIM_TRGO_OC1 (TIM_CR2_MMS_1 | TIM_CR2_MMS_0)#define TIM_TRGO_UPDATE TIM_CR2_MMS_1#define TIM_TRGO_ENABLE TIM_CR2_MMS_0#define TIM_TRGO_RESET 0x00000000U#define TIM_GROUPCH5_OC3REFC TIM_CCR5_GC5C3#define TIM_GROUPCH5_OC2REFC TIM_CCR5_GC5C2#define TIM_GROUPCH5_OC1REFC TIM_CCR5_GC5C1#define TIM_GROUPCH5_NONE 0x00000000U#define TIM_AUTOMATICOUTPUT_ENABLE TIM_BDTR_AOE#define TIM_AUTOMATICOUTPUT_DISABLE 0x00000000U#define TIM_BREAK2POLARITY_HIGH TIM_BDTR_BK2P#define TIM_BREAK2POLARITY_LOW 0x00000000U#define TIM_BREAK2_ENABLE TIM_BDTR_BK2E#define TIM_BREAK2_DISABLE 0x00000000U#define TIM_BREAKPOLARITY_HIGH TIM_BDTR_BKP#define TIM_BREAKPOLARITY_LOW 0x00000000U#define TIM_BREAK_DISABLE 0x00000000U#define TIM_BREAK_ENABLE TIM_BDTR_BKE#define TIM_LOCKLEVEL_3 TIM_BDTR_LOCK#define FD_ISSET(n,p) (((p)->__fds_bits[(n)/_NFDBITS] & __fdset_mask(n)) != 0)#define _NFDBITS ((int)sizeof(__fd_mask) * 8)#define __fdset_mask(n) ((__fd_mask)1 << ((n) % _NFDBITS))#define FD_SETSIZE 64#define _howmany(x,y) (((x) + ((y) - 1)) / (y))#define POLLIN 0x1#define POLLOUT 0x2#define API_SELECT_CB_VAR_DECLARE(name) API_VAR_DECLARE(struct lwip_select_cb, name)#define API_SELECT_CB_VAR_ALLOC(name,retblock) API_VAR_ALLOC_EXT(struct lwip_select_cb, MEMP_SELECT_CB, name, retblock)#define API_SELECT_CB_VAR_REF(name) API_VAR_REF(name)#elif defined ( __GNUC__ ) && !defined (__CC_ARM)#elif defined (__ICCARM__)#elif defined (__CC_ARM)#elif defined ( __ICCARM__ )#elif defined ( __GNUC__ )#elif defined (__clang__)#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)#elif defined ( __TI_ARM__ )#elif defined ( __TASKING__ )#elif defined ( __CSMC__ )#elif defined(STM32F723xx)#elif defined(STM32F732xx)#elif defined(STM32F733xx)#elif defined(STM32F756xx)#elif defined(STM32F746xx)#elif defined(STM32F745xx)#elif defined(STM32F765xx)#elif defined(STM32F767xx)#elif defined(STM32F769xx)#elif defined(STM32F777xx)#elif defined(STM32F779xx)#elif defined(STM32F730xx)#elif defined(STM32F750xx)#elif defined(COMP_CSR_COMP1LOCK)#elif defined(COMP_CSR_COMPxLOCK)#elif defined(STM32F1) || defined(STM32F2) || defined(STM32F3) || defined(STM32F4)#elif defined(STM32G4)#elif defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)#elif defined (STM32F765xx)#elif defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F730xx)#elif defined(STM32F767xx) || defined(STM32F777xx)#elif defined(STM32F769xx) || defined(STM32F779xx)#elif (FLASH_SECTOR_TOTAL == 4)#elif defined(SYSCFG_PMC_I2C3_FMP)#elif defined(SYSCFG_PMC_I2C2_FMP)#elif defined(SYSCFG_PMC_I2C1_FMP)#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )#elif __INT_MAX__ == 2147483647#elif ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )#elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )#elif LWIP_IPV4#elif LWIP_IPV6#elif (_XOPEN_SOURCE - 0) >= 600#elif (_XOPEN_SOURCE - 0) >= 500#elif (_XOPEN_SOURCE - 0) < 500#elif defined(_ISOC11_SOURCE) || (__STDC_VERSION__ - 0) >= 201112L || (__cplusplus - 0) >= 201103L#elif defined(_ISOC99_SOURCE) || (_POSIX_C_SOURCE - 0) >= 200112L || (__STDC_VERSION__ - 0) >= 199901L || defined(__cplusplus)#elif (_POSIX_C_SOURCE - 0) >= 200809L#elif (_POSIX_C_SOURCE - 0) >= 200112L#elif (_POSIX_C_SOURCE - 0) >= 199506L#elif (_POSIX_C_SOURCE - 0) >= 199309L#elif (_POSIX_C_SOURCE - 0) >= 2 || defined(_XOPEN_SOURCE)#elif defined(_POSIX_SOURCE) || defined(_POSIX_C_SOURCE)#elif defined(_XOPEN_SOURCE) && defined(_XOPEN_SOURCE_EXTENDED)#elif defined(_XOPEN_SOURCE)#elif _FORTIFY_SOURCE > 1#elif __POSIX_VISIBLE >= 200809#elif __POSIX_VISIBLE >= 200112#elif __POSIX_VISIBLE >= 199506#elif __POSIX_VISIBLE >= 199309#elif __POSIX_VISIBLE >= 199209#elif __POSIX_VISIBLE#elif __EXP(LONG_MAX) == 0x7fffffff && !defined(__SPU__)#elif __EXP(SCHAR_MAX) == 0x7f#elif __EXP(INT_MAX) == 0x7fff#elif __EXP(SHRT_MAX) == 0x7fff#elif __EXP(SCHAR_MAX) == 0x7fff#elif __EXP(INT_MAX) == 0x7fffffffL#elif __EXP(LONG_MAX) == 0x7fffffffL#elif __EXP(SHRT_MAX) == 0x7fffffffL#elif __EXP(SCHAR_MAX) == 0x7fffffffL#elif __EXP(LONG_MAX) > 0x7fffffff#elif defined(__LONG_LONG_MAX__) && (__LONG_LONG_MAX__ > 0x7fffffff)#elif defined(LLONG_MAX) && (LLONG_MAX > 0x7fffffff)#elif __EXP(INT_MAX) > 0x7fffffff#elif defined(___int8_t_defined)#elif defined(___int16_t_defined)#elif defined(___int32_t_defined)#elif defined(___int64_t_defined)#elif __have_longlong64#elif defined(__PTRDIFF_TYPE__)#elif __GNUC_PREREQ__(4,6) && !defined(__cplusplus)#elif defined(__COUNTER__)#elif __GNUC_PREREQ__(3, 1) && !defined(__cplusplus)#elif !__GNUC_PREREQ__(2, 95)#elif defined __STDC_VERSION__ && __STDC_VERSION__ >= 199901L#elif __STDC_VERSION__ >= 199901L#elif __GNUC__ >= 2#elif __BSD_VISIBLE#elif defined(__rtems__)#elif defined(__aarch64__) || defined(__arm__) || defined(__thumb__)#elif defined (__GNUC__)#elif defined (__TASKING__)#elif (__INTPTR_TYPE__ == 4 || __INTPTR_TYPE__ == 6)#elif __INTPTR_TYPE__ == 2#elif (__INTPTR_TYPE__ == 1 || __INTPTR_TYPE__ == 3)#elif __INT32_TYPE__ == 2#elif (__INT8_TYPE__ == 1 || __INT8_TYPE__ == 3)#elif (__INT8_TYPE__ == 2)#elif (__INT8_TYPE__ == 4 || __INT8_TYPE__ == 6)#elif (__INT8_TYPE__ == 8 || __INT8_TYPE__ == 10)#elif (__INT16_TYPE__ == 2)#elif (__INT16_TYPE__ == 4 || __INT16_TYPE__ == 6)#elif (__INT16_TYPE__ == 8 || __INT16_TYPE__ == 10)#elif (__INT32_TYPE__ == 4 || __INT32_TYPE__ == 6)#elif (__INT32_TYPE__ == 8 || __INT32_TYPE__ == 10)#elif (__INT64_TYPE__ == 4 || __INT64_TYPE__ == 6)#elif (__INT64_TYPE__ == 8 || __INT64_TYPE__ == 10)#elif (__INT_FAST8_TYPE__ == 1 || __INT_FAST8_TYPE__ == 3)#elif (__INT_FAST8_TYPE__ == 2)#elif (__INT_FAST8_TYPE__ == 4 || __INT_FAST8_TYPE__ == 6)#elif (__INT_FAST8_TYPE__ == 8 || __INT_FAST8_TYPE__ == 10)#elif (__INT_FAST16_TYPE__ == 2)#elif (__INT_FAST16_TYPE__ == 4 || __INT_FAST16_TYPE__ == 6)#elif (__INT_FAST16_TYPE__ == 8 || __INT_FAST16_TYPE__ == 10)#elif (__INT_FAST32_TYPE__ == 4 || __INT_FAST32_TYPE__ == 6)#elif (__INT_FAST32_TYPE__ == 8 || __INT_FAST32_TYPE__ == 10)#elif (__INT_FAST64_TYPE__ == 4 || __INT_FAST64_TYPE__ == 6)#elif (__INT_FAST64_TYPE__ == 8 || __INT_FAST64_TYPE__ == 10)#elif (__INT_LEAST8_TYPE__ == 1 || __INT_LEAST8_TYPE__ == 3)#elif (__INT_LEAST8_TYPE__ == 2)#elif (__INT_LEAST8_TYPE__ == 4 || __INT_LEAST8_TYPE__ == 6)#elif (__INT_LEAST8_TYPE__ == 8 || __INT_LEAST8_TYPE__ == 10)#elif (__INT_LEAST16_TYPE__ == 2)#elif (__INT_LEAST16_TYPE__ == 4 || __INT_LEAST16_TYPE__ == 6)#elif (__INT_LEAST16_TYPE__ == 8 || __INT_LEAST16_TYPE__ == 10)#elif (__INT_LEAST32_TYPE__ == 4 || __INT_LEAST32_TYPE__ == 6)#elif (__INT_LEAST32_TYPE__ == 8 || __INT_LEAST32_TYPE__ == 10)#elif (__INT_LEAST64_TYPE__ == 4 || __INT_LEAST64_TYPE__ == 6)#elif (__INT_LEAST64_TYPE__ == 8 || __INT_LEAST64_TYPE__ == 10)#elif __STDINT_EXP(INT_MAX) >= 0x7f#elif __STDINT_EXP(INT_MAX) >= 0x7fff#elif __STDINT_EXP(INT_MAX) >= 0x7fffffff#elif __STDINT_EXP(INT_MAX) > 0x7fffffff#elif defined(__int8_t_defined)#elif defined(__int_least8_t_defined)#elif defined(__int16_t_defined)#elif defined(__int_least16_t_defined)#elif defined(__int32_t_defined)#elif defined(__int_least32_t_defined)#elif defined(__int64_t_defined)#elif defined(__int_least64_t_defined)#elif defined(__int_fast8_t_defined)#elif defined(__int_fast16_t_defined)#elif defined(__int_fast32_t_defined)#elif defined(__int_fast64_t_defined)#elif defined(__INTMAX_TYPE__)#elif defined(__UINTMAX_TYPE__)#elif defined(__WCHAR_UNSIGNED__) || (L'\0' - 1 > 0)#elif defined (_INTPTR_EQ_LONG)#elif defined __DOXYGEN__#elif defined LWIP_DEBUG#elif LWIP_VERSION_IS_DEVELOPMENT#elif MEM_USE_POOLS#elif LWIP_ICMP#elif LWIP_ICMP6#elif LWIP_IPV6 && LWIP_ICMP6#elif LWIP_IPV4 && LWIP_ICMP#elif LWIP_HTTPD_CGI_SSI#elif DNS_MAX_TTL > 0x7FFFFFFF#elif IOV_MAX > 0xFFFF#elif FD_SETSIZE < (LWIP_SOCKET_OFFSET + MEMP_NUM_NETCONN)#elif defined(LWIP_IP_ACCEPT_UDP_PORT)#elif defined(LWIP_HOOK_IP4_ROUTE)#elif defined(ETHARP_VLAN_CHECK_FN)#elif defined(ETHARP_VLAN_CHECK)#elif defined(USE_LCD)#elif defined ( __CC_ARM )#elif defined (DATA_IN_ExtSDRAM)#elif defined(DATA_IN_ExtSRAM)#define LWIP_STATS_DISPLAY 0#define SYS_STATS 0#define MEMP_STATS 0#define MEM_STATS 0#define TCP_STATS 0#define UDP_STATS 0#define IGMP_STATS 0#define ICMP_STATS 0#define IPFRAG_STATS 0#define IP_STATS 0#define ETHARP_STATS 0#define LINK_STATS 0#define SO_REUSE_RXTOALL 0#define RECV_BUFSIZE_DEFAULT INT_MAX#define DEFAULT_RAW_RECVMBOX_SIZE 0#define DEFAULT_THREAD_PRIO 1#define DEFAULT_THREAD_NAME "lwIP"#define SLIPIF_THREAD_PRIO 1#define SLIPIF_THREAD_STACKSIZE 0#define SLIPIF_THREAD_NAME "slipif_loop"#define LWIP_NETIF_LOOPBACK_MULTITHREADING (!NO_SYS)#define LWIP_LOOPBACK_MAX_PBUFS 0#define LWIP_NETIF_LOOPBACK 0#define LWIP_LOOPIF_MULTICAST 0#define LWIP_HAVE_LOOPIF (LWIP_NETIF_LOOPBACK && !LWIP_SINGLE_NETIF)#define LWIP_NUM_NETIF_CLIENT_DATA 0#define LWIP_NETIF_HWADDRHINT 0#define LWIP_NETIF_REMOVE_CALLBACK 0#define LWIP_NETIF_EXT_STATUS_CALLBACK 0#define LWIP_NETIF_STATUS_CALLBACK 0#define LWIP_NETIF_HOSTNAME 0#define LWIP_SINGLE_NETIF 0#define LWIP_PBUF_REF_T u8_t#define PBUF_LINK_ENCAPSULATION_HLEN 0#define PBUF_LINK_HLEN (14 + ETH_PAD_SIZE)#define LWIP_ALTCP_TLS 0#define LWIP_ALTCP 0#define TCP_RCV_SCALE 0#define TCP_WND_UPDATE_THRESHOLD LWIP_MIN((TCP_WND / 4), (TCP_MSS * 4))#define TCP_OOSEQ_MAX_PBUFS 0#define TCP_OOSEQ_MAX_BYTES 0#define TCP_CALCULATE_EFF_SEND_MSS 1#define LWIP_TCP_MAX_SACK_NUM 4#define TCP_SYNMAXRTX 6#define TCP_MAXRTX 12#define LWIP_DNS_SUPPORT_MDNS_QUERIES 0#define DNS_LOCAL_HOSTLIST_IS_DYNAMIC 0#define DNS_LOCAL_HOSTLIST 0#define LWIP_DNS_SECURE_RAND_SRC_PORT 4#define LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING 2#define LWIP_DNS_SECURE_RAND_XID 1#define LWIP_DNS_SECURE (LWIP_DNS_SECURE_RAND_XID | LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING | LWIP_DNS_SECURE_RAND_SRC_PORT)#define DNS_DOES_NAME_CHECK 1#define DNS_MAX_RETRIES 4#define DNS_MAX_SERVERS 2#define DNS_MAX_NAME_LENGTH 256#define DNS_TABLE_SIZE 4#define LWIP_MIB2_CALLBACKS 0#define LWIP_DHCP_AUTOIP_COOP_TRIES 9#define LWIP_DHCP_AUTOIP_COOP 0#define LWIP_AUTOIP 0#define LWIP_DHCP_MAX_DNS_SERVERS DNS_MAX_SERVERS#define LWIP_DHCP_MAX_NTP_SERVERS 1#define LWIP_DHCP_GET_NTP_SRV 0#define LWIP_DHCP_BOOTP_FILE 0#define DHCP_DOES_ARP_CHECK (LWIP_DHCP && LWIP_ARP)#define RAW_TTL IP_DEFAULT_TTL#define LWIP_MULTICAST_PING 0#define LWIP_BROADCAST_PING 0#define ICMP_TTL IP_DEFAULT_TTL#define IP_FORWARD_ALLOW_TX_ON_RX_NETIF 0#define IP_SOF_BROADCAST_RECV 0#define IP_SOF_BROADCAST 0#define IP_DEFAULT_TTL 255#define IP_REASS_MAX_PBUFS 10#define IP_REASS_MAXAGE 15#define IP_OPTIONS_ALLOWED 1#define IP_FRAG 1#define IP_REASSEMBLY 1#define IP_FORWARD 0#define ETHARP_TABLE_MATCH_NETIF !LWIP_SINGLE_NETIF#define ETHARP_SUPPORT_STATIC_ENTRIES 0#define ETH_PAD_SIZE 0#define ETHARP_SUPPORT_VLAN 0#define ARP_QUEUE_LEN 3#define ARP_QUEUEING 0#define ARP_MAXAGE 300#define ARP_TABLE_SIZE 10#define MEMP_NUM_NETIFAPI_MSG MEMP_NUM_TCPIP_MSG_API#define MEMP_NUM_SOCKET_SETGETSOCKOPT_DATA MEMP_NUM_TCPIP_MSG_API#define MEMP_NUM_DNS_API_MSG MEMP_NUM_TCPIP_MSG_API#define MEMP_NUM_API_MSG MEMP_NUM_TCPIP_MSG_API#define MEMP_NUM_LOCALHOSTLIST 1#define MEMP_NUM_NETDB 1#define MEMP_NUM_TCPIP_MSG_INPKT 8#define MEMP_NUM_TCPIP_MSG_API 8#define MEMP_NUM_SELECT_CB 4#define MEMP_NUM_NETBUF 2#define LWIP_NUM_SYS_TIMEOUT_INTERNAL (LWIP_TCP + IP_REASSEMBLY + LWIP_ARP + (2*LWIP_DHCP) + LWIP_AUTOIP + LWIP_IGMP + LWIP_DNS + PPP_NUM_TIMEOUTS + (LWIP_IPV6 * (1 + LWIP_IPV6_REASS + LWIP_IPV6_MLD)))#define MEMP_NUM_IGMP_GROUP 8#define MEMP_NUM_ARP_QUEUE 30#define MEMP_NUM_FRAG_PBUF 15#define MEMP_NUM_REASSDATA 5#define MEMP_NUM_ALTCP_PCB MEMP_NUM_TCP_PCB#define MEMP_NUM_RAW_PCB 4#define LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT 0#define MEMP_USE_CUSTOM_POOLS 0#define MEM_USE_POOLS_TRY_BIGGER_POOL 0#define MEM_USE_POOLS 0#define MEM_SANITY_CHECK 0#define MEM_OVERFLOW_CHECK 0#define MEMP_SANITY_CHECK 0#define MEMP_OVERFLOW_CHECK 0#define MEMP_MEM_INIT 0#define MEMP_MEM_MALLOC 0#define MEM_LIBC_MALLOC 0#define SYS_LIGHTWEIGHT_PROT 1#define MEMMOVE(dst,src,len) memmove(dst,src,len)#define SMEMCPY(dst,src,len) memcpy(dst,src,len)#define LWIP_TIMERS_CUSTOM 0#define HTTPD_FSDATA_FILE "fsdata.c"#define LWIP_HTTPD_FS_ASYNC_READ 0#define HTTPD_PRECALCULATED_CHECKSUM 0#define LWIP_HTTPD_FILE_STATE 0#define LWIP_HTTPD_DYNAMIC_FILE_READ 0#define LWIP_HTTPD_CUSTOM_FILES 0#define HTTPD_MAX_WRITE_LEN(pcb) ((u16_t)(2 * altcp_mss(pcb)))#define HTTPD_LIMIT_SENDING_TO_2MSS 1#define HTTP_IS_TAG_VOLATILE(ptr) TCP_WRITE_FLAG_COPY#define LWIP_HTTPD_OMIT_HEADER_FOR_EXTENSIONLESS_URI 0#define LWIP_HTTPD_KILL_OLD_ON_CONNECTIONS_EXCEEDED 0#define LWIP_HTTPD_ABORT_ON_CLOSE_MEM_ERROR 0#define LWIP_HTTPD_SSI_INCLUDE_TAG 1#define LWIP_HTTPD_POST_MAX_RESPONSE_URI_LEN 63#define LWIP_HTTPD_MAX_REQUEST_URI_LEN 63#define LWIP_HTTPD_MAX_REQ_LENGTH LWIP_MIN(1023, (LWIP_HTTPD_REQ_QUEUELEN * PBUF_POOL_BUFSIZE))#define LWIP_HTTPD_REQ_BUFSIZE LWIP_HTTPD_MAX_REQ_LENGTH#define LWIP_HTTPD_REQ_QUEUELEN 5#define LWIP_HTTPD_SUPPORT_REQUESTLIST 1#define LWIP_HTTPD_SUPPORT_11_KEEPALIVE 0#define LWIP_HTTPD_SUPPORT_V09 1#define LWIP_HTTPD_SUPPORT_EXTSTATUS 0#define HTTPD_DEBUG_TIMING LWIP_DBG_OFF#define LWIP_HTTPD_TIMING 0#define HTTPD_TCP_PRIO TCP_PRIO_MIN#define HTTPD_POLL_INTERVAL 4#define HTTPD_MAX_RETRIES 4#define HTTPD_ENABLE_HTTPS 0#define HTTPD_SERVER_PORT_HTTPS LWIP_IANA_PORT_HTTPS#define HTTPD_SERVER_PORT LWIP_IANA_PORT_HTTP#define HTTPD_USE_MEM_POOL 0#define HTTPD_DEBUG LWIP_DBG_OFF#define LWIP_HTTPD_DYNAMIC_HEADERS 0#define HTTPD_SERVER_AGENT "lwIP/" LWIP_VERSION_STRING " (http://savannah.nongnu.org/projects/lwip)"#define LWIP_HTTPD_POST_MANUAL_WND 0#define LWIP_HTTPD_MAX_TAG_INSERT_LEN 192#define LWIP_HTTPD_MAX_TAG_NAME_LEN 8#define LWIP_HTTPD_SSI_MULTIPART 0#define LWIP_HTTPD_MAX_CGI_PARAMETERS 16#define LWIP_HTTPD_SUPPORT_POST 0#define LWIP_HTTPD_SSI_BY_FILE_EXTENSION 1#define LWIP_HTTPD_SSI_RAW 0#define LWIP_HTTPD_SSI 0#define LWIP_HTTPD_CGI_SSI 0#define LWIP_HTTPD_CGI 0#define ntohl(x) lwip_ntohl(x)#define htonl(x) lwip_htonl(x)#define ntohs(x) lwip_ntohs(x)#define htons(x) lwip_htons(x)#define PP_NTOHL(x) PP_HTONL(x)#define PP_HTONL(x) ((((x) & (u32_t)0x000000ffUL) << 24) | (((x) & (u32_t)0x0000ff00UL) << 8) | (((x) & (u32_t)0x00ff0000UL) >> 8) | (((x) & (u32_t)0xff000000UL) >> 24))#define PP_NTOHS(x) PP_HTONS(x)#define PP_HTONS(x) ((u16_t)((((x) & (u16_t)0x00ffU) << 8) | (((x) & (u16_t)0xff00U) >> 8)))#define lwip_ntohl(x) lwip_htonl(x)#define LWIP_MAKEU32(a,b,c,d) (((u32_t)((a) & 0xff) << 24) | ((u32_t)((b) & 0xff) << 16) | ((u32_t)((c) & 0xff) << 8) | (u32_t)((d) & 0xff))#define lwip_strerr(x) ""#define FS_FILE_FLAGS_SSI 0x08#define FS_FILE_FLAGS_HEADER_HTTPVER_1_1 0x04#define FS_FILE_FLAGS_HEADER_PERSISTENT 0x02#define FS_FILE_FLAGS_HEADER_INCLUDED 0x01#define FS_READ_DELAYED -2#define FS_READ_EOF -1#define file_NULL (struct fsdata_file *) NULL#define FS_NUMFILES 3#define FS_ROOT file__index_html#define FSDATA_FILE_ALIGNMENT 0#define LWIP_VERSION_STRING LWIP_VERSTR(LWIP_VERSION_MAJOR) "." LWIP_VERSTR(LWIP_VERSION_MINOR) "." LWIP_VERSTR(LWIP_VERSION_REVISION) LWIP_VERSION_STRING_SUFFIX#define LWIP_VERSION ((LWIP_VERSION_MAJOR) << 24 | (LWIP_VERSION_MINOR) << 16 | (LWIP_VERSION_REVISION) << 8 | (LWIP_VERSION_RC))#define LWIP_VERSION_STRING_SUFFIX ""#define LWIP_VERSTR(x) LWIP_VERSTR2(x)#define LWIP_VERSTR2(x) #x#define LWIP_VERSION_IS_RC ((LWIP_VERSION_RC != LWIP_RC_RELEASE) && (LWIP_VERSION_RC != LWIP_RC_DEVELOPMENT))#define LWIP_VERSION_IS_DEVELOPMENT (LWIP_VERSION_RC == LWIP_RC_DEVELOPMENT)#define LWIP_VERSION_IS_RELEASE (LWIP_VERSION_RC == LWIP_RC_RELEASE)#define LWIP_RC_DEVELOPMENT 0#define LWIP_RC_RELEASE 255#define LWIP_VERSION_RC LWIP_RC_RELEASE#define LWIP_VERSION_REVISION 2#define LWIP_VERSION_MINOR 1#define LWIP_VERSION_MAJOR 2#define PBUF_ALLOC_FLAG_DATA_CONTIGUOUS 0x0200#define PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS 0x80#define PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP 0x00#define PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF 0x01#define PBUF_TYPE_FLAG_DATA_VOLATILE 0x40#define PBUF_ALLOC_FLAG_RX 0x0100#define PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL 0x02#define PBUF_IP_HLEN 20#define PBUF_TRANSPORT_HLEN 20#define pbuf_match_type(p,type) pbuf_match_allocsrc(p, type)#define pbuf_match_allocsrc(p,type) (pbuf_get_allocsrc(p) == ((type) & PBUF_TYPE_ALLOC_SRC_MASK))#define pbuf_get_allocsrc(p) ((p)->type_internal & PBUF_TYPE_ALLOC_SRC_MASK)#define PBUF_POOL_FREE_OOSEQ 1#define PBUF_FLAG_TCP_FIN 0x20U#define PBUF_FLAG_LLMCAST 0x10U#define PBUF_FLAG_LLBCAST 0x08U#define PBUF_FLAG_MCASTLOOP 0x04U#define PBUF_FLAG_IS_CUSTOM 0x02U#define PBUF_FLAG_PUSH 0x01U#define PBUF_TYPE_ALLOC_SRC_MASK_APP_MAX PBUF_TYPE_ALLOC_SRC_MASK#define PBUF_TYPE_ALLOC_SRC_MASK_APP_MIN 0x03#define PBUF_TYPE_ALLOC_SRC_MASK 0x0F#define PBUF_NEEDS_COPY(p) ((p)->type_internal & PBUF_TYPE_FLAG_DATA_VOLATILE)#define LWIP_SUPPORT_CUSTOM_PBUF ((IP_FRAG && !LWIP_NETIF_TX_SINGLE_PBUF) || (LWIP_IPV6 && LWIP_IPV6_FRAG))#define MEM_SIZE_F U16_F#define LWIP_PBUF_MEMPOOL(name,num,payload,desc) LWIP_MEMPOOL(name, num, (LWIP_MEM_ALIGN_SIZE(sizeof(struct pbuf)) + LWIP_MEM_ALIGN_SIZE(payload)), desc)#define LWIP_MALLOC_MEMPOOL(num,size) LWIP_MEMPOOL(POOL_ ## size, num, (size + LWIP_MEM_ALIGN_SIZE(sizeof(struct memp_malloc_helper))), "MALLOC_"#size)#define LWIP_MEMPOOL(name,num,size,desc) MEMP_ ## name,#define MEMP_ALIGN_SIZE(x) (LWIP_MEM_ALIGN_SIZE(x))#define MEMP_SIZE 0#define LWIP_MEMPOOL_FREE(name,x) memp_free_pool(&memp_ ## name, (x))#define LWIP_MEMPOOL_ALLOC(name) memp_malloc_pool(&memp_ ## name)#define LWIP_MEMPOOL_INIT(name) memp_init_pool(&memp_ ## name)#define LWIP_MEMPOOL_DECLARE(name,num,size,desc) LWIP_DECLARE_MEMORY_ALIGNED(memp_memory_ ## name ## _base, ((num) * (MEMP_SIZE + MEMP_ALIGN_SIZE(size)))); LWIP_MEMPOOL_DECLARE_STATS_INSTANCE(memp_stats_ ## name) static struct memp *memp_tab_ ## name; const struct memp_desc memp_ ## name = { DECLARE_LWIP_MEMPOOL_DESC(desc) LWIP_MEMPOOL_DECLARE_STATS_REFERENCE(memp_stats_ ## name) LWIP_MEM_ALIGN_SIZE(size), (num), memp_memory_ ## name ## _base, &memp_tab_ ## name };#define LWIP_MEMPOOL_PROTOTYPE(name) extern const struct memp_desc memp_ ## name#define MEMP_STATS_GET(x,i) 0#define TCP_PRIO_MAX 127#define TCP_PRIO_NORMAL 64#define TCP_PRIO_MIN 1#define TCP_WRITE_FLAG_COPY 0x01#define TCP_STATE_IS_CLOSING(state) ((state) >= FIN_WAIT_1)#define ip_ntoa(ipaddr) ipaddr_ntoa(ipaddr)#define IP4ADDR_STRLEN_MAX 16#define ip4_addr4_16(ipaddr) ((u16_t)ip4_addr4(ipaddr))#define ip4_addr3_16(ipaddr) ((u16_t)ip4_addr3(ipaddr))#define ip4_addr2_16(ipaddr) ((u16_t)ip4_addr2(ipaddr))#define ip4_addr1_16(ipaddr) ((u16_t)ip4_addr1(ipaddr))#define ip4_addr4(ipaddr) ip4_addr_get_byte(ipaddr, 3)#define ip4_addr3(ipaddr) ip4_addr_get_byte(ipaddr, 2)#define ip4_addr2(ipaddr) ip4_addr_get_byte(ipaddr, 1)#define ip4_addr1(ipaddr) ip4_addr_get_byte(ipaddr, 0)#define ip4_addr_get_byte(ipaddr,idx) (((const u8_t*)(&(ipaddr)->addr))[idx])#define ip4_addr_debug_print(debug,ipaddr) ip4_addr_debug_print_parts(debug, (u16_t)((ipaddr) != NULL ? ip4_addr1_16(ipaddr) : 0), (u16_t)((ipaddr) != NULL ? ip4_addr2_16(ipaddr) : 0), (u16_t)((ipaddr) != NULL ? ip4_addr3_16(ipaddr) : 0), (u16_t)((ipaddr) != NULL ? ip4_addr4_16(ipaddr) : 0))#define ip4_addr_islinklocal(addr1) (((addr1)->addr & PP_HTONL(0xffff0000UL)) == PP_HTONL(0xa9fe0000UL))#define ip4_addr_ismulticast(addr1) (((addr1)->addr & PP_HTONL(0xf0000000UL)) == PP_HTONL(0xe0000000UL))#define ip_addr_netmask_valid(netmask) ip4_addr_netmask_valid((netmask)->addr)#define ip4_addr_isbroadcast(addr1,netif) ip4_addr_isbroadcast_u32((addr1)->addr, netif)#define ip4_addr_isany(addr1) ((addr1) == NULL || ip4_addr_isany_val(*(addr1)))#define ip4_addr_cmp(addr1,addr2) ((addr1)->addr == (addr2)->addr)#define ip4_addr_netcmp(addr1,addr2,mask) (((addr1)->addr & (mask)->addr) == ((addr2)->addr & (mask)->addr))#define ip4_addr_get_network(target,host,netmask) do { ((target)->addr = ((host)->addr) & ((netmask)->addr)); } while(0)#define ip4_addr_set_hton(dest,src) ((dest)->addr = ((src) == NULL ? 0: lwip_htonl((src)->addr)))#define ip4_addr_isloopback(ipaddr) (((ipaddr)->addr & PP_HTONL(IP_CLASSA_NET)) == PP_HTONL(((u32_t)IP_LOOPBACKNET) << 24))#define ip4_addr_set_loopback(ipaddr) ((ipaddr)->addr = PP_HTONL(IPADDR_LOOPBACK))#define IP4_ADDR(ipaddr,a,b,c,d) (ipaddr)->addr = PP_HTONL(LWIP_MAKEU32(a,b,c,d))#define IP_LOOPBACKNET 127#define IP_BADCLASS(a) (((u32_t)(a) & 0xf0000000UL) == 0xf0000000UL)#define IP_EXPERIMENTAL(a) (((u32_t)(a) & 0xf0000000UL) == 0xf0000000UL)#define IP_MULTICAST(a) IP_CLASSD(a)#define IP_CLASSD_HOST 0x0fffffff#define IP_CLASSD_NSHIFT 28#define IP_CLASSD_NET 0xf0000000#define IP_CLASSD(a) (((u32_t)(a) & 0xf0000000UL) == 0xe0000000UL)#define IP_CLASSC_HOST (0xffffffff & ~IP_CLASSC_NET)#define IP_CLASSC_NSHIFT 8#define IP_CLASSC_NET 0xffffff00#define IP_CLASSC(a) ((((u32_t)(a)) & 0xe0000000UL) == 0xc0000000UL)#define IP_CLASSB_MAX 65536#define IP_CLASSB_HOST (0xffffffff & ~IP_CLASSB_NET)#define IP_CLASSB_NSHIFT 16#define IP_CLASSB_NET 0xffff0000#define IP_CLASSB(a) ((((u32_t)(a)) & 0xc0000000UL) == 0x80000000UL)#define IP_CLASSA_MAX 128#define IP_CLASSA_HOST (0xffffffff & ~IP_CLASSA_NET)#define IP_CLASSA_NSHIFT 24#define IP_CLASSA_NET 0xff000000#define IP_CLASSA(a) ((((u32_t)(a)) & 0x80000000UL) == 0)#define IPADDR_BROADCAST ((u32_t)0xffffffffUL)#define IPADDR_LOOPBACK ((u32_t)0x7f000001UL)#define IPADDR_NONE ((u32_t)0xffffffffUL)#define IP_ANY_TYPE IP_ADDR_ANY#define IP4_ADDR_BROADCAST (ip_2_ip4(&ip_addr_broadcast))#define IP_ADDR_BROADCAST (&ip_addr_broadcast)#define IP4_ADDR_ANY4 (ip_2_ip4(&ip_addr_any))#define IP_ADDR_ANY IP4_ADDR_ANY#define IP46_ADDR_ANY(type) (IP4_ADDR_ANY)#define IPADDR_STRLEN_MAX IP4ADDR_STRLEN_MAX#define ipaddr_aton(cp,addr) ip4addr_aton(cp, addr)#define ipaddr_ntoa_r(ipaddr,buf,buflen) ip4addr_ntoa_r(ipaddr, buf, buflen)#define ipaddr_ntoa(ipaddr) ip4addr_ntoa(ipaddr)#define ip_addr_debug_print(debug,ipaddr) ip4_addr_debug_print(debug, ipaddr)#define ip_addr_ismulticast(ipaddr) ip4_addr_ismulticast(ipaddr)#define ip_addr_isbroadcast(addr,netif) ip4_addr_isbroadcast(addr, netif)#define ip_addr_islinklocal(ipaddr) ip4_addr_islinklocal(ipaddr)#define ip_addr_isloopback(ipaddr) ip4_addr_isloopback(ipaddr)#define ip_addr_isany(ipaddr) ip4_addr_isany(ipaddr)#define ip_addr_cmp(addr1,addr2) ip4_addr_cmp(addr1, addr2)#define ip_addr_netcmp(addr1,addr2,mask) ip4_addr_netcmp(addr1, addr2, mask)#define ip_addr_get_network(target,host,mask) ip4_addr_get_network(target, host, mask)#define ip_addr_set_hton(dest,src) ip4_addr_set_hton(dest, src)#define ip_addr_set_loopback(is_ipv6,ipaddr) ip4_addr_set_loopback(ipaddr)#define ip_addr_set_zero_ip4(ipaddr) ip4_addr_set_zero(ipaddr)#define ip_addr_set_ipaddr(dest,src) ip4_addr_set(dest, src)#define ip_addr_get_ip4_u32(ipaddr) ip4_addr_get_u32(ip_2_ip4(ipaddr))#define ip_addr_set_ip4_u32_val(ipaddr,val) ip_addr_set_ip4_u32(&(ipaddr), val)#define ip_addr_set_ip4_u32(ipaddr,val) ip4_addr_set_u32(ip_2_ip4(ipaddr), val)#define ip_addr_copy_from_ip4(dest,src) ip4_addr_copy(dest, src)#define IP_ADDR4(ipaddr,a,b,c,d) IP4_ADDR(ipaddr,a,b,c,d)#define IP_ADDR_RAW_SIZE(ipaddr) sizeof(ip4_addr_t)#define IP_GET_TYPE(ipaddr) IPADDR_TYPE_V4#define IP_IS_V6(ipaddr) 0#define IP_IS_V4(ipaddr) 1#define IP_IS_V6_VAL(ipaddr) 0#define IP_IS_V4_VAL(ipaddr) 1#define IPADDR4_INIT_BYTES(a,b,c,d) IPADDR4_INIT(PP_HTONL(LWIP_MAKEU32(a,b,c,d)))#define IPADDR4_INIT(u32val) { u32val }#define ip_addr_set_loopback_val(is_ipv6,ipaddr) ip_addr_set_loopback(is_ipv6, &(ipaddr))#define ip_addr_set_any_val(is_ipv6,ipaddr) ip_addr_set_any(is_ipv6, &(ipaddr))#define IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb,ipaddr) 1#define IP_ADDR_PCB_VERSION_MATCH(addr,pcb) 1#define NETIF_MAX_HWADDR_LEN 6U#define LWIP_NSC_IPV6_ADDR_STATE_CHANGED 0x0200#define LWIP_NSC_IPV6_SET 0x0100#define LWIP_NSC_IPV4_SETTINGS_CHANGED 0x0080#define LWIP_NSC_IPV4_NETMASK_CHANGED 0x0040#define LWIP_NSC_IPV4_GATEWAY_CHANGED 0x0020#define LWIP_NSC_IPV4_ADDRESS_CHANGED 0x0010#define LWIP_NSC_STATUS_CHANGED 0x0008#define LWIP_NSC_LINK_CHANGED 0x0004#define LWIP_NSC_NETIF_REMOVED 0x0002#define LWIP_NSC_NETIF_ADDED 0x0001#define LWIP_NSC_NONE 0x0000#define NETIF_NO_INDEX (0)#define netif_get_index(netif) ((u8_t)((netif)->num + 1))#define netif_is_link_up(netif) (((netif)->flags & NETIF_FLAG_LINK_UP) ? (u8_t)1 : (u8_t)0)#define netif_is_up(netif) (((netif)->flags & NETIF_FLAG_UP) ? (u8_t)1 : (u8_t)0)#define netif_is_flag_set(nefif,flag) (((netif)->flags & (flag)) != 0)#define netif_clear_flags(netif,clr_flags) do { (netif)->flags = (u8_t)((netif)->flags & (u8_t)(~(clr_flags) & 0xff)); } while(0)#define netif_set_flags(netif,set_flags) do { (netif)->flags = (u8_t)((netif)->flags | (set_flags)); } while(0)#define netif_ip_gw4(netif) ((const ip_addr_t*)&((netif)->gw))#define netif_ip_netmask4(netif) ((const ip_addr_t*)&((netif)->netmask))#define netif_ip_addr4(netif) ((const ip_addr_t*)&((netif)->ip_addr))#define netif_ip4_gw(netif) ((const ip4_addr_t*)ip_2_ip4(&((netif)->gw)))#define netif_ip4_netmask(netif) ((const ip4_addr_t*)ip_2_ip4(&((netif)->netmask)))#define netif_ip4_addr(netif) ((const ip4_addr_t*)ip_2_ip4(&((netif)->ip_addr)))#define NETIF_FOREACH(netif) for ((netif) = netif_list; (netif) != NULL; (netif) = (netif)->next)#define NETIF_ADDR_IDX_MAX 0x7F#define NETIF_FLAG_MLD6 0x40U#define NETIF_FLAG_IGMP 0x20U#define NETIF_FLAG_LINK_UP 0x04U#define NETIF_FLAG_BROADCAST 0x02U#define NETIF_FLAG_UP 0x01U#define ENABLE_LOOPBACK (LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF)#define IPH_CHKSUM_SET(hdr,chksum) (hdr)->_chksum = (chksum)#define IPH_PROTO_SET(hdr,proto) (hdr)->_proto = (u8_t)(proto)#define IPH_TTL_SET(hdr,ttl) (hdr)->_ttl = (u8_t)(ttl)#define IPH_OFFSET_SET(hdr,off) (hdr)->_offset = (off)#define IPH_ID_SET(hdr,id) (hdr)->_id = (id)#define IPH_LEN_SET(hdr,len) (hdr)->_len = (len)#define IPH_TOS_SET(hdr,tos) (hdr)->_tos = (tos)#if DHCP_CREATE_RAND_XID && defined(LWIP_RAND)#if !LWIP_NETIF_HWADDRHINT#if (ARP_TABLE_SIZE > NETIF_ADDR_IDX_MAX)#if ETHARP_TABLE_MATCH_NETIF#if (LWIP_DHCP && DHCP_DOES_ARP_CHECK)#if ARP_QUEUE_LEN#if LWIP_CHKSUM_COPY_ALGORITHM#if LWIP_MULTICAST_PING#if LWIP_BROADCAST_PING#if CHECKSUM_CHECK_ICMP#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN#if CHECKSUM_GEN_ICMP#if CHECKSUM_GEN_IP#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING#if IP_FORWARD || IP_REASSEMBLY#if IP_FRAG#if TCP_OVERSIZE && defined(LWIP_DEBUG)#if TCP_DEBUG_PCB_LISTS#if TCP_DEBUG || TCP_INPUT_DEBUG || TCP_OUTPUT_DEBUG#if LWIP_INLINE_IP_CHKSUM && CHECKSUM_GEN_IP#if LWIP_DHCP || defined(LWIP_IP_ACCEPT_UDP_PORT)#if LWIP_DHCP && defined(LWIP_IP_ACCEPT_UDP_PORT)#if LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF#if IP_FORWARD#if !IP_FORWARD_ALLOW_TX_ON_RX_NETIF#if LWIP_ICMP#if IP_ACCEPT_LINK_LAYER_ADDRESSING || LWIP_IGMP#if CHECKSUM_CHECK_IP#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF#if IP_ACCEPT_LINK_LAYER_ADDRESSING#if LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING#if IP_OPTIONS_ALLOWED == 0#if CHECKSUM_GEN_IP_INLINE#if !LWIP_HAVE_LOOPIF#if IP_REASS_FREE_OLDEST#if ! IP_REASS_FREE_OLDEST#if IP_REASS_CHECK_OVERLAP#if MEM_OVERFLOW_CHECK#if MEM_SANITY_REGION_AFTER_ALIGNED || MEM_SANITY_REGION_BEFORE_ALIGNED#if MEM_SANITY_REGION_AFTER_ALIGNED > 0#if MEM_SANITY_REGION_BEFORE_ALIGNED > 0#if MEM_SANITY_REGION_BEFORE_ALIGNED > 0 || MEM_SANITY_REGION_AFTER_ALIGNED > 0#if MEM_LIBC_MALLOC || MEM_USE_POOLS#if LWIP_STATS && MEM_STATS#if MEM_USE_POOLS_TRY_BIGGER_POOL#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT#if MEM_SANITY_CHECK#if MEM_LIBC_MALLOC && (!LWIP_STATS || !MEM_STATS)#if !defined LOCK_TCPIP_CORE || defined __DOXYGEN__#if LWIP_DNS_API_DEFINE_ERRORS#if LWIP_DNS_API_DEFINE_FLAGS#if LWIP_DNS_API_DECLARE_STRUCTS#if LWIP_ND6_QUEUEING#if IPV6_FRAG_COPYHEADER#if LWIP_IPV6 && LWIP_IPV6_FRAG#if MEMP_MEM_MALLOC && MEMP_OVERFLOW_CHECK >= 2#if MEMP_SANITY_CHECK && !MEMP_MEM_MALLOC#if MEMP_OVERFLOW_CHECK >= 2#if MEMP_MEM_INIT#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)#if LWIP_STATS && MEMP_STATS#if !MEMP_OVERFLOW_CHECK#if MEMP_OVERFLOW_CHECK == 1#if MEMP_SANITY_CHECK#if LWIP_MIB2_CALLBACKS#if LWIP_NETIF_LOOPBACK_MULTITHREADING#if LWIP_LOOPIF_MULTICAST#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS#if LWIP_NUM_NETIF_CLIENT_DATA > 256#if LWIP_IPV6_DUP_DETECT_ATTEMPTS#if LWIP_TCP && TCP_QUEUE_OOSEQ#if !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ#if IP_SOF_BROADCAST#if IGMP_STATS || MLD6_STATS#if MEM_STATS || MEMP_STATS#if TCP_MSS > 536#if !LWIP_WND_SCALE#if LWIP_TCP_PCB_NUM_EXT_ARGS >= 255#if CHECKSUM_CHECK_TCPfor(...;...;...) ...#define tmrTIMER_CALLBACK TimerCallbackFunction_t#define vTaskGetTaskInfo vTaskGetInfo#define pcQueueGetQueueName pcQueueGetName#define pcTimerGetTimerName pcTimerGetName#define pcTaskGetTaskName pcTaskGetName#define portTICK_RATE_MS portTICK_PERIOD_MS#define pdTASK_HOOK_CODE TaskHookFunction_t#define xCoRoutineHandle CoRoutineHandle_t#define xTimerHandle TimerHandle_t#define xTaskStatusType TaskStatus_t#define xTaskParameters TaskParameters_t#define xMemoryRegion MemoryRegion_t#define xTimeOutType TimeOut_t#define xQueueSetMemberHandle QueueSetMemberHandle_t#define xQueueSetHandle QueueSetHandle_t#define xSemaphoreHandle SemaphoreHandle_t#define xQueueHandle QueueHandle_t#define xTaskHandle TaskHandle_t#define portTickType TickType_t#define eTaskStateGet eTaskGetState#define configMIN(a,b) ( ( ( a ) < ( b ) ) ? ( a ) : ( b ) )#define configMAX(a,b) ( ( ( a ) > ( b ) ) ? ( a ) : ( b ) )#define configENABLE_BACKWARD_COMPATIBILITY 1#define configMESSAGE_BUFFER_LENGTH_TYPE size_t#define configINCLUDE_APPLICATION_DEFINED_PRIVILEGED_FUNCTIONS 0#define configEXPECTED_IDLE_TIME_BEFORE_SLEEP 2#define traceEVENT_GROUP_WAIT_BITS_END(xEventGroup,uxBitsToWaitFor,xTimeoutOccurred) ( void ) xTimeoutOccurred#define traceEVENT_GROUP_SYNC_END(xEventGroup,uxBitsToSet,uxBitsToWaitFor,xTimeoutOccurred) ( void ) xTimeoutOccurred#define configUSE_ALTERNATIVE_API 0#define configUSE_DAEMON_TASK_STARTUP_HOOK 0#define listLIST_IS_INITIALISED(pxList) ( ( pxList )->xListEnd.xItemValue == portMAX_DELAY )#define listGET_END_MARKER(pxList) ( ( ListItem_t const * ) ( &( ( pxList )->xListEnd ) ) )#define listGET_NEXT(pxListItem) ( ( pxListItem )->pxNext )#define listGET_HEAD_ENTRY(pxList) ( ( ( pxList )->xListEnd ).pxNext )#define xTimerResetFromISR(xTimer,pxHigherPriorityTaskWoken) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_RESET_FROM_ISR, ( xTaskGetTickCountFromISR() ), ( pxHigherPriorityTaskWoken ), 0U )#define xTimerChangePeriodFromISR(xTimer,xNewPeriod,pxHigherPriorityTaskWoken) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_CHANGE_PERIOD_FROM_ISR, ( xNewPeriod ), ( pxHigherPriorityTaskWoken ), 0U )#define xTimerStopFromISR(xTimer,pxHigherPriorityTaskWoken) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_STOP_FROM_ISR, 0, ( pxHigherPriorityTaskWoken ), 0U )#define xTimerStartFromISR(xTimer,pxHigherPriorityTaskWoken) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_START_FROM_ISR, ( xTaskGetTickCountFromISR() ), ( pxHigherPriorityTaskWoken ), 0U )#define xTimerReset(xTimer,xTicksToWait) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_RESET, ( xTaskGetTickCount() ), NULL, ( xTicksToWait ) )#define xTimerDelete(xTimer,xTicksToWait) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_DELETE, 0U, NULL, ( xTicksToWait ) )#define xTimerChangePeriod(xTimer,xNewPeriod,xTicksToWait) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_CHANGE_PERIOD, ( xNewPeriod ), NULL, ( xTicksToWait ) )#define xTimerStop(xTimer,xTicksToWait) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_STOP, 0U, NULL, ( xTicksToWait ) )#define xTimerStart(xTimer,xTicksToWait) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_START, ( xTaskGetTickCount() ), NULL, ( xTicksToWait ) )#define tmrCOMMAND_CHANGE_PERIOD_FROM_ISR ( ( BaseType_t ) 9 )#define tmrCOMMAND_STOP_FROM_ISR ( ( BaseType_t ) 8 )#define tmrCOMMAND_RESET_FROM_ISR ( ( BaseType_t ) 7 )#define tmrCOMMAND_START_FROM_ISR ( ( BaseType_t ) 6 )#define tmrFIRST_FROM_ISR_COMMAND ( ( BaseType_t ) 6 )#define tmrCOMMAND_DELETE ( ( BaseType_t ) 5 )#define tmrCOMMAND_CHANGE_PERIOD ( ( BaseType_t ) 4 )#define tmrCOMMAND_STOP ( ( BaseType_t ) 3 )#define tmrCOMMAND_RESET ( ( BaseType_t ) 2 )#define tmrCOMMAND_START ( ( BaseType_t ) 1 )#define tmrCOMMAND_START_DONT_TRACE ( ( BaseType_t ) 0 )#define tmrCOMMAND_EXECUTE_CALLBACK ( ( BaseType_t ) -1 )#define tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR ( ( BaseType_t ) -2 )#define xSemaphoreGetMutexHolderFromISR(xSemaphore) xQueueGetMutexHolderFromISR( ( xSemaphore ) )#define xSemaphoreGetMutexHolder(xSemaphore) xQueueGetMutexHolder( ( xSemaphore ) )#define xSemaphoreCreateBinary() xQueueGenericCreate( ( UBaseType_t ) 1, semSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_BINARY_SEMAPHORE )#define semBINARY_SEMAPHORE_QUEUE_LENGTH ( ( uint8_t ) 1U )#define xEventGroupGetBits(xEventGroup) xEventGroupClearBits( xEventGroup, 0 )#define SYS_SEM_NULL (osSemaphoreId)0#define SYS_MBOX_NULL (osMessageQId)0#define SYS_ARCH_GET(var,ret) do { SYS_ARCH_DECL_PROTECT(old_level); SYS_ARCH_PROTECT(old_level); ret = var; SYS_ARCH_UNPROTECT(old_level); } while(0)#define SYS_ARCH_DEC(var,val) do { SYS_ARCH_DECL_PROTECT(old_level); SYS_ARCH_PROTECT(old_level); var -= val; SYS_ARCH_UNPROTECT(old_level); } while(0)#define SYS_ARCH_INC(var,val) do { SYS_ARCH_DECL_PROTECT(old_level); SYS_ARCH_PROTECT(old_level); var += val; SYS_ARCH_UNPROTECT(old_level); } while(0)#define sys_mbox_set_invalid_val(mbox) sys_mbox_set_invalid(&(mbox))#define sys_mbox_fetch(mbox,msg) sys_arch_mbox_fetch(mbox, msg, 0)#define sys_sem_set_invalid_val(sem) sys_sem_set_invalid(&(sem))#define sys_sem_valid_val(sem) sys_sem_valid(&(sem))#define sys_sem_wait(sem) sys_arch_sem_wait(sem, 0)#define S_ISSOCK(m) (((m)&_IFMT) == _IFSOCK)#define S_ISLNK(m) (((m)&_IFMT) == _IFLNK)#define S_ISREG(m) (((m)&_IFMT) == _IFREG)#define S_ISFIFO(m) (((m)&_IFMT) == _IFIFO)#define S_ISDIR(m) (((m)&_IFMT) == _IFDIR)#define S_ISCHR(m) (((m)&_IFMT) == _IFCHR)#define S_ISBLK(m) (((m)&_IFMT) == _IFBLK)#define DEFFILEMODE (S_IRUSR | S_IWUSR | S_IRGRP | S_IWGRP | S_IROTH | S_IWOTH)#define ALLPERMS (S_ISUID | S_ISGID | S_ISVTX | S_IRWXU | S_IRWXG | S_IRWXO)#define ACCESSPERMS (S_IRWXU | S_IRWXG | S_IRWXO)#define S_IXOTH 0000001#define S_IWOTH 0000002#define S_IROTH 0000004#define S_IRWXO (S_IROTH | S_IWOTH | S_IXOTH)#define S_IXGRP 0000010#define S_IWGRP 0000020#define S_IRGRP 0000040#define S_IRWXG (S_IRGRP | S_IWGRP | S_IXGRP)#define S_IXUSR 0000100#define S_IWUSR 0000200#define S_IRUSR 0000400#define S_IRWXU (S_IRUSR | S_IWUSR | S_IXUSR)#define S_IFIFO _IFIFO#define S_IFSOCK _IFSOCK#define S_IFLNK _IFLNK#define S_IFREG _IFREG#define S_IFBLK _IFBLK#define S_IFCHR _IFCHR#define S_IFDIR _IFDIR#define S_IFMT _IFMT#define S_ENFMT 0002000#define S_IEXEC 0000100#define S_IWRITE 0000200#define S_IREAD 0000400#define S_ISVTX 0001000#define S_ISGID 0002000#define S_ISUID 0004000#define S_BLKSIZE 1024#define _IFIFO 0010000#define _IFSOCK 0140000#define _IFLNK 0120000#define _IFREG 0100000#define _IFBLK 0060000#define _IFCHR 0020000#define _IFDIR 0040000#define _IFMT 0170000#define st_mtime st_mtim.tv_sec#define st_ctime st_ctim.tv_sec#define st_atime st_atim.tv_sec#define LOCK_UN 0x08#define LOCK_NB 0x04#define LOCK_EX 0x02#define LOCK_SH 0x01#define AT_REMOVEDIR 0x0008#define AT_SYMLINK_FOLLOW 0x0004#define AT_SYMLINK_NOFOLLOW 0x0002#define AT_EACCESS 0x0001#define AT_FDCWD -2#define F_UNLKSYS 4#define F_UNLCK 3#define F_WRLCK 2#define F_RDLCK 1#define F_DUPFD_CLOEXEC 14#define F_RSETLKW 13#define F_CNVT 12#define F_RSETLK 11#define F_RGETLK 10#define F_SETLKW 9#define F_SETLK 8#define F_GETLK 7#define F_SETOWN 6#define F_GETOWN 5#define F_SETFD 2#define F_GETFD 1#define F_DUPFD 0#define FD_CLOEXEC 1#define FNONBLOCK _FNONBLOCK#define FNOCTTY _FNOCTTY#define FEXCL _FEXCL#define FTRUNC _FTRUNC#define FCREAT _FCREAT#define FOPEN _FOPEN#define FEXLOCK _FEXLOCK#define FSHLOCK _FSHLOCK#define FDEFER _FDEFER#define FMARK _FMARK#define FWRITE _FWRITE#define FREAD _FREAD#define FNDELAY _FNDELAY#define FNONBIO _FNONBLOCK#define FNBIO _FNBIO#define FASYNC _FASYNC#define FSYNC _FSYNC#define FAPPEND _FAPPEND#define O_RSYNC _FSYNC#define O_DSYNC _FSYNC#define O_DIRECT _FDIRECT#define O_SEARCH _FEXECSRCH#define O_EXEC _FEXECSRCH#define O_DIRECTORY _FDIRECTORY#define O_NOFOLLOW _FNOFOLLOW#define O_CLOEXEC _FNOINHERIT#define O_NOCTTY _FNOCTTY#define O_NONBLOCK _FNONBLOCK#define O_SYNC _FSYNC#define O_EXCL _FEXCL#define O_TRUNC _FTRUNC#define O_CREAT _FCREAT#define O_APPEND _FAPPEND#define O_RDWR 2#define O_WRONLY 1#define O_RDONLY 0#define O_ACCMODE (O_RDONLY|O_WRONLY|O_RDWR)#define _FEXECSRCH 0x400000#define _FDIRECTORY 0x200000#define _FNOFOLLOW 0x100000#define _FDIRECT 0x80000#define _FNOINHERIT 0x40000#define _FNOCTTY 0x8000#define _FNDELAY _FNONBLOCK#define _FNONBLOCK 0x4000#define _FSYNC 0x2000#define _FNBIO 0x1000#define _FEXCL 0x0800#define _FTRUNC 0x0400#define _FCREAT 0x0200#define _FEXLOCK 0x0100#define _FSHLOCK 0x0080#define _FASYNC 0x0040#define _FDEFER 0x0020#define _FMARK 0x0010#define _FAPPEND 0x0008#define _FWRITE 0x0002#define _FREAD 0x0001#define _FOPEN (-1)#define O_BINARY _FBINARY#define _FBINARY 0x10000#define _PC_TIMESTAMP_RESOLUTION 20#define _PC_REC_XFER_ALIGN 19#define _PC_REC_MIN_XFER_SIZE 18#define _PC_REC_MAX_XFER_SIZE 17#define _PC_REC_INCR_XFER_SIZE 16#define _PC_ALLOC_SIZE_MIN 15#define _PC_SYMLINK_MAX 14#define _PC_2_SYMLINKS 13#define _PC_FILESIZEBITS 12#define _PC_SYNC_IO 11#define _PC_PRIO_IO 10#define _PC_ASYNC_IO 9#define _PC_VDISABLE 8#define _PC_NO_TRUNC 7#define _PC_CHOWN_RESTRICTED 6#define _PC_PIPE_BUF 5#define _PC_PATH_MAX 4#define _PC_NAME_MAX 3#define _PC_MAX_INPUT 2#define _PC_MAX_CANON 1#define _PC_LINK_MAX 0#define _SC_POSIX_26_VERSION 140#define _SC_LEVEL4_CACHE_LINESIZE 139#define _SC_LEVEL4_CACHE_ASSOC 138#define _SC_LEVEL4_CACHE_SIZE 137#define _SC_LEVEL3_CACHE_LINESIZE 136#define _SC_LEVEL3_CACHE_ASSOC 135#define _SC_LEVEL3_CACHE_SIZE 134#define _SC_LEVEL2_CACHE_LINESIZE 133#define _SC_LEVEL2_CACHE_ASSOC 132#define _SC_LEVEL2_CACHE_SIZE 131#define _SC_LEVEL1_DCACHE_LINESIZE 130#define _SC_LEVEL1_DCACHE_ASSOC 129#define _SC_LEVEL1_DCACHE_SIZE 128#define _SC_LEVEL1_ICACHE_LINESIZE 127#define _SC_LEVEL1_ICACHE_ASSOC 126#define _SC_LEVEL1_ICACHE_SIZE 125#define _SC_XOPEN_UUCP 124#define _SC_THREAD_ROBUST_PRIO_PROTECT 123#define API_SELECT_CB_VAR_FREE(name) API_VAR_FREE(MEMP_SELECT_CB, name)#define POLLNVAL 0x8#define POLLERR 0x4#define LWIP_SELECT_MAXNFDS FD_SETSIZE#define LWIP_SOCKET_OFFSET 0#define EBUSY 16#define FD_ZERO(p) do { fd_set *_p; __size_t _n; _p = (p); _n = _howmany(FD_SETSIZE, _NFDBITS); while (_n > 0) _p->__fds_bits[--_n] = 0; } while (0)#define FD_SET(n,p) ((p)->__fds_bits[(n)/_NFDBITS] |= __fdset_mask(n))#define LWIP_SOCKET_SELECT_PROTECT(lev) LOCK_TCPIP_CORE()#define LWIP_SOCKET_SELECT_UNPROTECT(lev) UNLOCK_TCPIP_CORE()#define DOMAIN_TO_NETCONN_TYPE(domain,netconn_type) (netconn_type)#define DEFAULT_SOCKET_EVENTCB event_callback#define IPPROTO_UDPLITE 136#define ENFILE 23#define EMSGSIZE 90#define IS_SOCK_ADDR_LEN_VALID(namelen) ((namelen) == sizeof(struct sockaddr_in))#define IS_SOCK_ADDR_TYPE_VALID(name) ((name)->sa_family == AF_INET)#define IS_SOCK_ADDR_ALIGNED(name) ((((mem_ptr_t)(name)) % 4) == 0)#define SOCKADDR_TO_IPADDR_PORT(sockaddr,ipaddr,port) SOCKADDR4_TO_IP4ADDR_PORT((const struct sockaddr_in*)(const void*)(sockaddr), ipaddr, port)#define SOCKADDR4_TO_IP4ADDR_PORT(sin,ipaddr,port) do { inet_addr_to_ip4addr(ip_2_ip4(ipaddr), &((sin)->sin_addr)); (port) = lwip_ntohs((sin)->sin_port); }while(0)#define inet_addr_to_ip4addr(target_ipaddr,source_inaddr) (ip4_addr_set_u32(target_ipaddr, (source_inaddr)->s_addr))#define ip4_addr_set_u32(dest_ipaddr,src_u32) ((dest_ipaddr)->addr = (src_u32))#define lwip_ntohs(x) lwip_htons(x)#define ip_addr_set_any(is_ipv6,ipaddr) ip4_addr_set_any(ipaddr)#define ip4_addr_set_any(ipaddr) ((ipaddr)->addr = IPADDR_ANY)#define LWIP_NETIF_TX_SINGLE_PBUF 0#define IOV_MAX 1024#define MSG_DONTWAIT 0x08#define MSG_MORE 0x10#define MSG_PEEK 0x01#define MSG_TRUNC 0x04#define SOCK_ADDR_TYPE_MATCH_OR_UNSPEC(name,sock) (((name)->sa_family == AF_UNSPEC) || SOCK_ADDR_TYPE_MATCH(name, sock))#define AF_UNSPEC 0#define SOCK_ADDR_TYPE_MATCH(name,sock) 1#define IS_SOCK_ADDR_TYPE_VALID_OR_UNSPEC(name) (((name)->sa_family == AF_UNSPEC) || IS_SOCK_ADDR_TYPE_VALID(name))#define MEMP_NUM_NETCONN 4#define sock_inc_used_locked(sock) 1#define sock_inc_used(sock) 1#define LWIP_SOCKET_MAX_MEMBERSHIPS NUM_SOCKETS#define LWIP_SO_SNDRCVTIMEO_GET_MS(optval) ((((const struct timeval *)(optval))->tv_sec * 1000) + (((const struct timeval *)(optval))->tv_usec / 1000))#define LWIP_SO_SNDRCVTIMEO_SET(optval,val) do { u32_t loc = (val); ((struct timeval *)(optval))->tv_sec = (long)((loc) / 1000U); ((struct timeval *)(optval))->tv_usec = (long)(((loc) % 1000U) * 1000U); }while(0)#define LWIP_SO_SNDRCVTIMEO_OPTTYPE struct timeval#define LWIP_SETGETSOCKOPT_DATA_VAR_FREE(name) API_VAR_FREE(MEMP_SOCKET_SETGETSOCKOPT_DATA, name)#define LWIP_SETGETSOCKOPT_DATA_VAR_DECLARE(name) API_VAR_DECLARE(struct lwip_setgetsockopt_data, name)#define LWIP_SETGETSOCKOPT_DATA_VAR_REF(name) API_VAR_REF(name)#define LWIP_POSIX_SOCKETS_IO_NAMES 1#define LWIP_COMPAT_SOCKETS 1#define LWIP_SO_SNDRCVTIMEO_NONSTANDARD 0#define TCPIP_MBOX_SIZE 12#define TCPIP_THREAD_NAME "TCP/IP"#define TCPIP_THREAD_STACKSIZE 1000#define TCPIP_THREAD_PRIO osPriorityHigh#define sys_mbox_valid_val(mbox) sys_mbox_valid(&(mbox))#define NETIF_FLAG_ETHARP 0x08U#define NETIF_FLAG_ETHERNET 0x10U#define LWIP_ETHERNET LWIP_ARP#define LWIP_ARP 1#define LWIP_TCPIP_CORE_LOCKING_INPUT 0#define LWIP_TCPIP_TIMEOUT 0#define LWIP_TIMERS 1#define TCPIP_MBOX_FETCH(mbox,msg) tcpip_timeouts_mbox_fetch(mbox, msg)#define SYS_TIMEOUTS_SLEEPTIME_INFINITE 0xFFFFFFFF#define TCPIP_MSG_VAR_FREE(name) API_VAR_FREE(MEMP_TCPIP_MSG_API, name)#define TCPIP_MSG_VAR_ALLOC(name) API_VAR_ALLOC(struct tcpip_msg, MEMP_TCPIP_MSG_API, name, ERR_MEM)#define TCPIP_MSG_VAR_DECLARE(name) API_VAR_DECLARE(struct tcpip_msg, name)#define TCPIP_MSG_VAR_REF(name) API_VAR_REF(name)#define DEFAULT_THREAD_STACKSIZE 500#define CHECKSUM_GEN_ICMP 0#define CHECKSUM_CHECK_TCP 0#define CHECKSUM_CHECK_UDP 0#define CHECKSUM_CHECK_IP 0#define CHECKSUM_GEN_TCP 0#define CHECKSUM_GEN_IP 0#define LWIP_NETIF_LINK_CALLBACK 1#define LWIP_STATS 0#define UDP_TTL 255#define LWIP_DHCP 0#define LWIP_ICMP 1#define TCP_WND (2*TCP_MSS)#define TCP_TTL 255#define PBUF_POOL_BUFSIZE 1524#define PBUF_POOL_SIZE 8#define MEMP_NUM_SYS_TIMEOUT 10#define MEMP_NUM_TCP_SEG 12#define MEMP_NUM_TCP_PCB_LISTEN 5#define MEMP_NUM_TCP_PCB 10#define MEMP_NUM_UDP_PCB 6#define MEMP_NUM_PBUF 50#define LWIP_RAM_HEAP_POINTER (0x20078000)#define MEM_SIZE (16*1024)#define MEM_ALIGNMENT 4#define BYTE_ORDER LITTLE_ENDIAN#define __OBSOLETE_MATH __OBSOLETE_MATH_DEFAULT#define __FLOAT_TYPE float#define __DOUBLE_TYPE double#define __OBSOLETE_MATH_DEFAULT 0#define __ARM_FP 14#define __ARMEL__ 1#define __arm__ 1#define __NEWLIB_PATCHLEVEL__ 0#define __NEWLIB_MINOR__ 5#define __NEWLIB__ 4#define _NEWLIB_VERSION "4.5.0"#define _NEWLIB_VERSION_H__ 1#define _WANT_USE_GDTOA 1#define _WANT_REENT_SMALL 1#define _RETARGETABLE_LOCKING 1#define _NANO_MALLOC 1#define _NANO_FORMATTED_IO 1#define _MB_LEN_MAX 1#define _LITE_EXIT 1#define _LDBL_EQ_DBL 1#define _HAVE_LONG_DOUBLE 1#define _HAVE_INITFINI_ARRAY 1#define _HAVE_CC_INHIBIT_LOOP_TO_LIBCALL 1#define _ATEXIT_DYNAMIC_ALLOC 1#define __NEWLIB_H__ 1#define __SVID_VISIBLE 1#define _ATFILE_SOURCE 1#define _POSIX_C_SOURCE 202405L#define _POSIX_SOURCE 1#define _DEFAULT_SOURCE 1#define __GNUC_PREREQ__(ma,mi) __GNUC_PREREQ(ma, mi)#define __GNUC_PREREQ(maj,min) ((__GNUC__ << 16) + __GNUC_MINOR__ >= ((maj) << 16) + (min))#define __RAND_MAX 0x7fffffff#define _POINTER_INT long#define __WCHAR_MAX__ 0xffffffffU#define _NOINLINE_STATIC _NOINLINE static#define _NOINLINE __attribute__ ((__noinline__))#define _LONG_DOUBLE long double#define __GNUC_STDC_INLINE__ 1#define ___int_least64_t_defined 1#define ___int_least32_t_defined 1#define ___int_least16_t_defined 1#define ___int_least8_t_defined 1#define ___int64_t_defined 1#define ___int32_t_defined 1#define ___int16_t_defined 1#define ___int8_t_defined 1#define __have_long32 1#define __have_longlong64 1#define __EXP(x) __ ## x ## __#define __UINTPTR_TYPE__ unsigned int#define __INTPTR_TYPE__ int#define __UINTMAX_TYPE__ long long unsigned int#define __INTMAX_TYPE__ long long int#define __UINT_LEAST64_TYPE__ long long unsigned int#define __INT_LEAST64_TYPE__ long long int#define __UINT_LEAST32_TYPE__ long unsigned int#define __INT_LEAST32_TYPE__ long int#define __UINT_LEAST16_TYPE__ short unsigned int#define __INT_LEAST16_TYPE__ short int#define __UINT_LEAST8_TYPE__ unsigned char#define __INT_LEAST8_TYPE__ signed char#define __UINT64_TYPE__ long long unsigned int#define __INT64_TYPE__ long long int#define __UINT32_TYPE__ long unsigned int#define __INT32_TYPE__ long int#define __UINT16_TYPE__ short unsigned int#define __INT16_TYPE__ short int#define __UINT8_TYPE__ unsigned char#define __INT8_TYPE__ signed char#define __LONG_LONG_MAX__ 0x7fffffffffffffffLL#define __is_aligned(x,y) __builtin_is_aligned(x, y)#define __align_down(x,y) __builtin_align_down(x, y)#define __align_up(x,y) __builtin_align_up(x, y)#define __builtin_align_down(x,align) ((__typeof__(x))((x)&(~((align)-1))))#define __builtin_align_up(x,align) ((__typeof__(x))(((__uintptr_t)(x)+((align)-1))&(~((align)-1))))#define __builtin_is_aligned(x,align) (((__uintptr_t)x & ((align) - 1)) == 0)#define __pt_guarded_by(x) __lock_annotate(pt_guarded_by(x))#define __guarded_by(x) __lock_annotate(guarded_by(x))#define __no_lock_analysis __lock_annotate(no_thread_safety_analysis)#define __requires_unlocked(__VA_ARGS__...) __lock_annotate(locks_excluded(__VA_ARGS__))#define __requires_shared(__VA_ARGS__...) __lock_annotate(shared_locks_required(__VA_ARGS__))#define __requires_exclusive(__VA_ARGS__...) __lock_annotate(exclusive_locks_required(__VA_ARGS__))#define __asserts_shared(__VA_ARGS__...) __lock_annotate(assert_shared_lock(__VA_ARGS__))#define __asserts_exclusive(__VA_ARGS__...) __lock_annotate(assert_exclusive_lock(__VA_ARGS__))#define __unlocks(__VA_ARGS__...) __lock_annotate(unlock_function(__VA_ARGS__))#define __trylocks_shared(__VA_ARGS__...) __lock_annotate(shared_trylock_function(__VA_ARGS__))#define __trylocks_exclusive(__VA_ARGS__...) __lock_annotate(exclusive_trylock_function(__VA_ARGS__))#define __locks_shared(__VA_ARGS__...) __lock_annotate(shared_lock_function(__VA_ARGS__))#define __locks_exclusive(__VA_ARGS__...) __lock_annotate(exclusive_lock_function(__VA_ARGS__))#define __lockable __lock_annotate(lockable)#define __DEQUALIFY(type,var) ((type)(__uintptr_t)(const volatile void *)(var))#define __DEVOLATILE(type,var) ((type)(__uintptr_t)(volatile void *)(var))#define __DECONST(type,var) ((type)(__uintptr_t)(const void *)(var))#define __COPYRIGHT(s) struct __hack#define __SCCSID(s) struct __hack#define __RCSID_SOURCE(s) struct __hack#define __RCSID(s) struct __hack#define __FBSDID(s) struct __hack#define __sym_default(sym,impl,verid) __asm__(".symver " #impl ", " #sym "@@" #verid)#define __sym_compat(sym,impl,verid) __asm__(".symver " #impl ", " #sym "@" #verid)#define __warn_references(sym,msg) __asm__(".section .gnu.warning." #sym); __asm__(".asciz \"" msg "\""); __asm__(".previous")#define __weak_reference(sym,alias) __asm__(".weak " #alias); __asm__(".equ " #alias ", " #sym)#define __strong_reference(sym,aliassym) extern __typeof (sym) aliassym __attribute__ ((__alias__ (#sym)))#define __strftimelike(fmtarg,firstvararg) __attribute__((__format__ (__strftime__, fmtarg, firstvararg)))#define __strfmonlike(fmtarg,firstvararg) __attribute__((__format__ (__strfmon__, fmtarg, firstvararg)))#define __format_arg(fmtarg) __attribute__((__format_arg__ (fmtarg)))#define __scanflike(fmtarg,firstvararg) __attribute__((__format__ (__scanf__, fmtarg, firstvararg)))#define __printflike(fmtarg,firstvararg) __attribute__((__format__ (__printf__, fmtarg, firstvararg)))#define __containerof(x,s,m) ({ const volatile __typeof(((s *)0)->m) *__x = (x); __DEQUALIFY(s *, (const volatile char *)__x - __offsetof(s, m));})#define __rangeof(type,start,end) (__offsetof(type, end) - __offsetof(type, start))#define __offsetof(type,field) offsetof(type, field)#define __hidden __attribute__((__visibility__("hidden")))#define __exported __attribute__((__visibility__("default")))#define __null_sentinel __attribute__((__sentinel__))#define __predict_false(exp) __builtin_expect((exp), 0)#define __predict_true(exp) __builtin_expect((exp), 1)#define __restrict_arr restrict#define __unreachable() __builtin_unreachable()#define __returns_twice __attribute__((__returns_twice__))#define __fastcall __attribute__((__fastcall__))#define __nonnull_all __attribute__((__nonnull__))#define __nonnull(x) __attribute__((__nonnull__ x))#define __noinline __attribute__ ((__noinline__))#define __always_inline __inline__ __attribute__((__always_inline__))#define __pure __attribute__((__pure__))#define __min_size(x) static (x)#define __generic(expr,t,yes,no) _Generic(expr, t: yes, default: no)#define __alloc_align(x) __attribute__((__alloc_align__(x)))#define __alloc_size2(n,x) __attribute__((__alloc_size__(n, x)))#define __alloc_size(x) __attribute__((__alloc_size__(x)))#define __section(x) __attribute__((__section__(x)))#define __aligned(x) __attribute__((__aligned__(x)))#define __used __attribute__((__used__))#define __unused __attribute__((__unused__))#define __pure2 __attribute__((__const__))#define __dead2 __attribute__((__noreturn__))#define __weak_symbol __attribute__((__weak__))#define __volatile volatile#define __signed signed#define __const const#define __XSTRING(x) __STRING(x)#define __STRING(x) #x#define __CONCAT(x,y) __CONCAT1(x,y)#define __CONCAT1(x,y) x ## y#define __P(protos) protos#define __CC_SUPPORTS_DYNAMIC_ARRAY_INIT 1#define __CC_SUPPORTS_VARADIC_XXX 1#define __CC_SUPPORTS_WARNING 1#define __CC_SUPPORTS___FUNC__ 1#define __CC_SUPPORTS___INLINE__ 1#define __CC_SUPPORTS___INLINE 1#define __CC_SUPPORTS_INLINE 1#define __GNUCLIKE_BUILTIN_MEMCPY 1#define __GNUCLIKE_BUILTIN_NEXT_ARG 1#define __compiler_membar() __asm __volatile(" " : : : "memory")#define __GNUC_VA_LIST_COMPATIBILITY 1#define __GNUCLIKE_BUILTIN_VAALIST 1#define __GNUCLIKE_BUILTIN_STDARG 1#define __GNUCLIKE_BUILTIN_VARARGS 1#define __GNUCLIKE_BUILTIN_CONSTANT_P 1#define __GNUCLIKE_CTOR_SECTION_HANDLING 1#define __GNUCLIKE___SECTION 1#define __GNUCLIKE___TYPEOF 1#define __GNUCLIKE_ASM 3#define __flexarr [0]#define __long_double_t long double#define __ptr_t void *#define __ASMNAME(cname) __XSTRING (__USER_LABEL_PREFIX__) cname#define __DOTS , ...#define __PMT(args) args#define __STDC__ 1#define __ELF__ 1#define __WINT_TYPE__ unsigned int#define _TIMER_T_ unsigned long#define _CLOCKID_T_ unsigned long#define _TIME_T_ __int_least64_t#define _CLOCK_T_ unsigned long#define unsigned signed#define __lock_release_recursive(lock) __retarget_lock_release_recursive(lock)#define __lock_release(lock) __retarget_lock_release(lock)#define __lock_try_acquire_recursive(lock) __retarget_lock_try_acquire_recursive(lock)#define __lock_try_acquire(lock) __retarget_lock_try_acquire(lock)#define __lock_acquire_recursive(lock) __retarget_lock_acquire_recursive(lock)#define __lock_acquire(lock) __retarget_lock_acquire(lock)#define __lock_close_recursive(lock) __retarget_lock_close_recursive(lock)#define __lock_close(lock) __retarget_lock_close(lock)#define __lock_init_recursive(lock) __retarget_lock_init_recursive(&lock)#define __lock_init(lock) __retarget_lock_init(&lock)#define __LOCK_INIT_RECURSIVE(class,lock) __LOCK_INIT(class,lock)#define __LOCK_INIT(class,lock) extern struct __lock __lock_ ## lock; class _LOCK_T lock = &__lock_ ## lock#define static_assert _Static_assert#define __ASSERT_FUNC __func__#define assert(__e) ((__e) ? (void)0 : __assert_func (__FILE__, __LINE__, __ASSERT_FUNC, #__e))#define alloca(size) __builtin_alloca(size)#define strtodf strtof#define MB_CUR_MAX __locale_mb_cur_max()#define RAND_MAX __RAND_MAX#define EXIT_SUCCESS 0#define _funlockfile(fp) (((fp)->_flags & __SSTR) ? 0 : __lock_release_recursive((fp)->_lock))#define _flockfile(fp) (((fp)->_flags & __SSTR) ? 0 : __lock_acquire_recursive((fp)->_lock))#define __int64_t_defined 1#define __int32_t_defined 1#define __int16_t_defined 1#define __int8_t_defined 1#define _BYTE_ORDER _LITTLE_ENDIAN#define _PDP_ENDIAN 3412#define _BIG_ENDIAN 4321#define _LITTLE_ENDIAN 1234#define __ntohs(_x) __bswap16(_x)#define __ntohl(_x) __bswap32(_x)#define __htons(_x) __bswap16(_x)#define __htonl(_x) __bswap32(_x)#define __bswap64(_x) __builtin_bswap64(_x)#define __bswap32(_x) __builtin_bswap32(_x)#define __bswap16(_x) __builtin_bswap16(_x)#define BYTE_ORDER _BYTE_ORDER#define PDP_ENDIAN _PDP_ENDIAN#define BIG_ENDIAN _BIG_ENDIAN#define LITTLE_ENDIAN _LITTLE_ENDIAN#define _QUAD_LOWWORD 0#define _QUAD_HIGHWORD 1#define TIMESPEC_TO_TIMEVAL(tv,ts) do { (tv)->tv_sec = (ts)->tv_sec; (tv)->tv_usec = (ts)->tv_nsec / 1000; } while (0)#define TIMEVAL_TO_TIMESPEC(tv,ts) do { (ts)->tv_sec = (tv)->tv_sec; (ts)->tv_nsec = (tv)->tv_usec * 1000; } while (0)#define FD_COPY(f,t) (void)(*(t) = *(f))#define FD_CLR(n,p) ((p)->__fds_bits[(n)/_NFDBITS] &= ~__fdset_mask(n))#define fds_bits __fds_bits#define NFDBITS _NFDBITS#define SCHED_RR 2#define SCHED_FIFO 1#define SCHED_OTHER 0#define _PTHREAD_ONCE_INIT { 1, 0 }#define _PTHREAD_COND_INITIALIZER ((pthread_cond_t) 0xFFFFFFFF)#define _PTHREAD_MUTEX_INITIALIZER ((pthread_mutex_t) 0xFFFFFFFF)#define PTHREAD_CREATE_JOINABLE 1#define PTHREAD_CREATE_DETACHED 0#define PTHREAD_EXPLICIT_SCHED 2#define PTHREAD_INHERIT_SCHED 1#define PTHREAD_SCOPE_SYSTEM 1#define PTHREAD_SCOPE_PROCESS 0#define quad quad_t#define physadr physadr_t#define __BIT_TYPES_DEFINED__ 1#define _CLOCKS_PER_SEC_ 100#define CLOCK_REALTIME (1)#define TIMER_ABSTIME 4#define CLOCK_DISALLOWED 0#define CLOCK_ALLOWED 1#define CLOCK_DISABLED 0#define CLOCK_ENABLED 1#define tzname _tzname#define CLK_TCK CLOCKS_PER_SEC#define CLOCKS_PER_SEC _CLOCKS_PER_SEC_#define SBT_1S ((sbintime_t)1 << 32)#define ITIMER_PROF 2#define ITIMER_VIRTUAL 1#define ITIMER_REAL 0#define timersub(tvp,uvp,vvp) do { (vvp)->tv_sec = (tvp)->tv_sec - (uvp)->tv_sec; (vvp)->tv_usec = (tvp)->tv_usec - (uvp)->tv_usec; if ((vvp)->tv_usec < 0) { (vvp)->tv_sec--; (vvp)->tv_usec += 1000000; } } while (0)#define timeradd(tvp,uvp,vvp) do { (vvp)->tv_sec = (tvp)->tv_sec + (uvp)->tv_sec; (vvp)->tv_usec = (tvp)->tv_usec + (uvp)->tv_usec; if ((vvp)->tv_usec >= 1000000) { (vvp)->tv_sec++; (vvp)->tv_usec -= 1000000; } } while (0)#define timercmp(tvp,uvp,cmp) (((tvp)->tv_sec == (uvp)->tv_sec) ? ((tvp)->tv_usec cmp (uvp)->tv_usec) : ((tvp)->tv_sec cmp (uvp)->tv_sec))#define timerisset(tvp) ((tvp)->tv_sec || (tvp)->tv_usec)#define timerclear(tvp) ((tvp)->tv_sec = (tvp)->tv_usec = 0)#define timespecsub(tsp,usp,vsp) do { (vsp)->tv_sec = (tsp)->tv_sec - (usp)->tv_sec; (vsp)->tv_nsec = (tsp)->tv_nsec - (usp)->tv_nsec; if ((vsp)->tv_nsec < 0) { (vsp)->tv_sec--; (vsp)->tv_nsec += 1000000000L; } } while (0)#define timespecadd(tsp,usp,vsp) do { (vsp)->tv_sec = (tsp)->tv_sec + (usp)->tv_sec; (vsp)->tv_nsec = (tsp)->tv_nsec + (usp)->tv_nsec; if ((vsp)->tv_nsec >= 1000000000L) { (vsp)->tv_sec++; (vsp)->tv_nsec -= 1000000000L; } } while (0)#define timespeccmp(tvp,uvp,cmp) (((tvp)->tv_sec == (uvp)->tv_sec) ? ((tvp)->tv_nsec cmp (uvp)->tv_nsec) : ((tvp)->tv_sec cmp (uvp)->tv_sec))#define timespecisset(tvp) ((tvp)->tv_sec || (tvp)->tv_nsec)#define timespecclear(tvp) ((tvp)->tv_sec = (tvp)->tv_nsec = 0)#define SBT_MAX 0x7fffffffffffffffLL#define SBT_1NS (SBT_1S / 1000000000)#define SBT_1US (SBT_1S / 1000000)#define SBT_1MS (SBT_1S / 1000)#define SBT_1M (SBT_1S * 60)call to udp_netif_ip_addr_changedcall to ethernet_inputcall to ip4_inputcall to randcall to atoicall to lwip_itoacall to pbuf_memfindcall to pbuf_memcmpcall to pbuf_try_get_atcall to pbuf_get_atcall to pbuf_skipcall to pbuf_takecall to pbuf_alloc_referencecall to mem_trimcall to memp_init_poolcall to netif_set_downcall to netif_set_defaultcall to netif_set_addrcall to netif_addcall to icmp_time_exceededcall to etharp_cleanup_netifcall to tcp_netif_ip_addr_changedcall to tcp_timer_neededcall to tcp_recv_nullcall to tcp_eff_send_mss_netifcall to tcp_trigger_input_pcb_closecall to tcp_zero_window_probecall to tcp_split_unsent_segcall to tcp_keepalivecall to tcp_next_isscall to tcp_rstcall to tcp_enqueue_flagscall to tcp_send_fincall to tcp_seg_freecall to tcp_segs_freecall to tcp_pcb_removecall to tcp_pcb_purgecall to tcp_process_refused_datacall to tcp_update_rcv_ann_wndcall to tcp_rexmit_fastcall to tcp_rexmit_rtocall to tcp_rexmit_rto_commitcall to tcp_rexmit_rto_preparecall to tcp_rexmitcall to tcp_send_empty_ackcall to tcp_abandoncall to tcp_freecall to tcp_alloccall to tcp_fasttmrcall to tcp_slowtmrcall to ptr_to_memcall to mem_to_ptrcall to mem_link_validcall to plug_holescall to do_memp_free_poolcall to do_memp_malloc_poolcall to netif_issue_reportscall to netif_do_ip_addr_changedcall to netif_do_set_ipaddrcall to netif_do_set_netmaskcall to netif_do_set_gwcall to pbuf_skip_constcall to pbuf_header_implcall to pbuf_add_header_implcall to pbuf_init_alloced_pbufcall to tcp_netif_ip_addr_changed_pcblistcall to tcp_handle_closependcall to tcp_kill_timewaitcall to tcp_kill_statecall to tcp_kill_priocall to tcp_close_shutdown_fincall to tcp_new_portcall to tcp_close_shutdowncall to tcp_listen_closedcall to tcp_free_listencall to tcp_remove_listenercall to tcp_parseoptcall to tcp_get_next_optbytecall to tcp_receivecall to tcp_free_acked_segmentscall to tcp_processcall to tcp_timewait_inputcall to tcp_listen_inputcall to tcp_input_delayed_close#define EMULTIHOP 72#define EPROTO 71#define ECOMM 70#define ESRMNT 69#define EADV 68#define ENOLINK 67#define EREMOTE 66#define ENOPKG 65#define ENONET 64#define ENOSR 63#define ETIME 62#define ENODATA 61#define ENOSTR 60#define EBFONT 59#define EDEADLOCK EDEADLK#define EBADSLT 57#define EBADRQC 56#define ENOANO 55#define EXFULL 54#define EBADR 53#define EBADE 52#define EL2HLT 51#define ENOCSI 50#define EUNATCH 49#define ELNRNG 48#define EL3RST 47#define EL3HLT 46#define EL2NSYNC 45#define ECHRNG 44#define EIDRM 43#define ENOMSG 42#define ELOOP 40#define ENOTEMPTY 39#define ENOLCK 37#define ENAMETOOLONG 36#define EDEADLK 35#define ERANGE 34#define EDOM 33#define EPIPE 32#define EMLINK 31#define EROFS 30#define ESPIPE 29#define EFBIG 27#define ETXTBSY 26#define ENOTTY 25#define EMFILE 24#define EISDIR 21#define ENOTDIR 20#define EXDEV 18#define EEXIST 17#define ENOTBLK 15#define EACCES 13#define ECHILD 10#define ENOEXEC 8#define E2BIG 7#define ENXIO 6#define EINTR 4#define ESRCH 3#define ENOENT 2#define EPERM 1#define ioctl(s,cmd,argp) lwip_ioctl(s,cmd,argp)#define fcntl(s,cmd,val) lwip_fcntl(s,cmd,val)#define close(s) lwip_close(s)#define writev(s,iov,iovcnt) lwip_writev(s,iov,iovcnt)#define write(s,dataptr,len) lwip_write(s,dataptr,len)#define readv(s,iov,iovcnt) lwip_readv(s,iov,iovcnt)#define read(s,mem,len) lwip_read(s,mem,len)#define inet_pton(af,src,dst) lwip_inet_pton(af,src,dst)#define inet_ntop(af,src,dst,size) lwip_inet_ntop(af,src,dst,size)#define ioctlsocket(s,cmd,argp) lwip_ioctl(s,cmd,argp)#define poll(fds,nfds,timeout) lwip_poll(fds,nfds,timeout)#define select(maxfdp1,readset,writeset,exceptset,timeout) lwip_select(maxfdp1,readset,writeset,exceptset,timeout)#define socket(domain,type,protocol) lwip_socket(domain,type,protocol)#define sendto(s,dataptr,size,flags,to,tolen) lwip_sendto(s,dataptr,size,flags,to,tolen)#define sendmsg(s,message,flags) lwip_sendmsg(s,message,flags)#define send(s,dataptr,size,flags) lwip_send(s,dataptr,size,flags)#define recvfrom(s,mem,len,flags,from,fromlen) lwip_recvfrom(s,mem,len,flags,from,fromlen)#define recvmsg(s,message,flags) lwip_recvmsg(s,message,flags)#define recv(s,mem,len,flags) lwip_recv(s,mem,len,flags)#define listen(s,backlog) lwip_listen(s,backlog)#define connect(s,name,namelen) lwip_connect(s,name,namelen)#define closesocket(s) lwip_close(s)#define getsockopt(s,level,optname,opval,optlen) lwip_getsockopt(s,level,optname,opval,optlen)#define setsockopt(s,level,optname,opval,optlen) lwip_setsockopt(s,level,optname,opval,optlen)#define getsockname(s,name,namelen) lwip_getsockname(s,name,namelen)#define getpeername(s,name,namelen) lwip_getpeername(s,name,namelen)#define shutdown(s,how) lwip_shutdown(s,how)#define bind(s,name,namelen) lwip_bind(s,name,namelen)#define accept(s,addr,addrlen) lwip_accept(s,addr,addrlen)#define POLLHUP 0x200#define POLLWRBAND 0x100#define POLLWRNORM 0x80#define POLLPRI 0x40#define POLLRDBAND 0x20#define POLLRDNORM 0x10#define O_NDELAY O_NONBLOCK#define SIOCATMARK _IOR('s', 7, unsigned long)#define SIOCGLOWAT _IOR('s', 3, unsigned long)#define SIOCSLOWAT _IOW('s', 2, unsigned long)#define SIOCGHIWAT _IOR('s', 1, unsigned long)#define SIOCSHIWAT _IOW('s', 0, unsigned long)#define FIONREAD _IOR('f', 127, unsigned long)#define _IOR(x,y,t) ((long)(IOC_OUT|((sizeof(t)&IOCPARM_MASK)<<16)|((x)<<8)|(y)))#define _IO(x,y) ((long)(IOC_VOID|((x)<<8)|(y)))#define IOC_INOUT (IOC_IN|IOC_OUT)#define IOC_OUT 0x40000000UL#define IOC_VOID 0x20000000UL#define IPTOS_PREC_ROUTINE 0x00#define IPTOS_PREC_PRIORITY 0x20#define IPTOS_PREC_IMMEDIATE 0x40#define IPTOS_PREC_FLASH 0x60#define IPTOS_PREC_FLASHOVERRIDE 0x80#define IPTOS_PREC_CRITIC_ECP 0xa0#define IPTOS_PREC_INTERNETCONTROL 0xc0#define IPTOS_PREC_NETCONTROL 0xe0#define IPTOS_PREC(tos) ((tos) & IPTOS_PREC_MASK)#define IPTOS_PREC_MASK 0xe0#define IPTOS_MINCOST IPTOS_LOWCOST#define IPTOS_LOWCOST 0x02#define IPTOS_RELIABILITY 0x04#define IPTOS_THROUGHPUT 0x08#define IPTOS_LOWDELAY 0x10#define IPTOS_TOS(tos) ((tos) & IPTOS_TOS_MASK)#define IPTOS_TOS_MASK 0x1E#define TCP_KEEPCNT 0x05#define TCP_KEEPINTVL 0x04#define TCP_KEEPIDLE 0x03#define IP_PKTINFO 8#define MSG_NOSIGNAL 0x20#define MSG_OOB 0x04#define MSG_WAITALL 0x02#define IPPROTO_UDP 17#define IPPROTO_ICMP 1#define PF_UNSPEC AF_UNSPEC#define PF_INET6 AF_INET6#define PF_INET AF_INET#define AF_INET6 AF_UNSPEC#define SO_CONTIMEO 0x1009#define SO_RCVTIMEO 0x1006#define SO_SNDTIMEO 0x1005#define SO_RCVLOWAT 0x1004#define SO_SNDLOWAT 0x1003#define SO_RCVBUF 0x1002#define SO_SNDBUF 0x1001#define SO_REUSEPORT 0x0200#define SO_OOBINLINE 0x0100#define SO_DONTLINGER ((int)(~SO_LINGER))#define SO_LINGER 0x0080#define SO_USELOOPBACK 0x0040#define SO_DONTROUTE 0x0010#define SO_DEBUG 0x0001#define CMSG_LEN(length) (ALIGN_D(sizeof(struct cmsghdr)) + length)#define CMSG_SPACE(length) (ALIGN_D(sizeof(struct cmsghdr)) + ALIGN_H(length))#define CMSG_DATA(cmsg) ((void*)((u8_t *)(cmsg) + ALIGN_D(sizeof(struct cmsghdr))))#define CMSG_NXTHDR(mhdr,cmsg) (((cmsg) == NULL) ? CMSG_FIRSTHDR(mhdr) : (((u8_t *)(cmsg) + ALIGN_H((cmsg)->cmsg_len) + ALIGN_D(sizeof(struct cmsghdr)) > (u8_t *)((mhdr)->msg_control) + (mhdr)->msg_controllen) ? (struct cmsghdr *)NULL : (struct cmsghdr *)((void*)((u8_t *)(cmsg) + ALIGN_H((cmsg)->cmsg_len)))))#define CMSG_FIRSTHDR(mhdr) ((mhdr)->msg_controllen >= sizeof(struct cmsghdr) ? (struct cmsghdr *)(mhdr)->msg_control : (struct cmsghdr *)NULL)#define ALIGN_D(size) ALIGN_H(size)#define ALIGN_H(size) (((size) + sizeof(long) - 1U) & ~(sizeof(long)-1U))#define MSG_CTRUNC 0x08#define LWIP_DEBUG_TIMERNAMES 0#define PPP_SUPPORT 0#define PACKED_STRUCT_TEST_EXPECTED_SIZE 5#define LWIP_DISABLE_MEMP_SANITY_CHECKS 0#define LWIP_DISABLE_TCP_SANITY_CHECKS 0#define LWIP_COMPAT_MUTEX 0#define PPPOE_SUPPORT 0#define PPPOL2TP_SUPPORT 0#define PPPOS_SUPPORT PPP_SUPPORT#define LWIP_PPP_API (PPP_SUPPORT && (NO_SYS == 0))#define PPP_NUM_TIMEOUTS 0#define SIZEOF_ETHARP_HDR 28#define ETH_HWADDR_LEN 6#define IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(dest,src) SMEMCPY(dest, src, sizeof(ip4_addr_t))#define ETHARP_FLAG_TRY_HARD 1#define ETHARP_SET_ADDRHINT(netif,addrhint) (etharp_cached_entry = (addrhint))#define LL_IP4_MULTICAST_ADDR_0 0x01#define LL_IP4_MULTICAST_ADDR_1 0x00#define LL_IP4_MULTICAST_ADDR_2 0x5e#define ARP_AGE_REREQUEST_USED_BROADCAST (ARP_MAXAGE - 15)#define ARP_AGE_REREQUEST_USED_UNICAST (ARP_MAXAGE - 30)#define IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(dest,src) SMEMCPY(dest, src, sizeof(ip4_addr_t))#define ETHARP_FLAG_FIND_ONLY 2#define ARP_MAXPENDING 5#define free_etharp_q(q) pbuf_free(q)#define ICMP_DEST_UNREACH_DATASIZE 8#define LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN 1#define IP_TMR_INTERVAL 1000#define UDP_HLEN 8#define TCPH_UNSET_FLAG(phdr,flags) (phdr)->_hdrlen_rsvd_flags = ((phdr)->_hdrlen_rsvd_flags & ~lwip_htons(flags))#define TCPH_SET_FLAG(phdr,flags) (phdr)->_hdrlen_rsvd_flags = ((phdr)->_hdrlen_rsvd_flags | lwip_htons(flags))#define TCPH_HDRLEN_FLAGS_SET(phdr,len,flags) (phdr)->_hdrlen_rsvd_flags = (u16_t)(lwip_htons((u16_t)((len) << 12) | (flags)))#define TCPH_FLAGS_SET(phdr,flags) (phdr)->_hdrlen_rsvd_flags = (((phdr)->_hdrlen_rsvd_flags & PP_HTONS(~TCP_FLAGS)) | lwip_htons(flags))#define TCPH_HDRLEN_SET(phdr,len) (phdr)->_hdrlen_rsvd_flags = lwip_htons(((len) << 12) | TCPH_FLAGS(phdr))#define TCPH_FLAGS(phdr) ((u8_t)((lwip_ntohs((phdr)->_hdrlen_rsvd_flags) & TCP_FLAGS)))#define TCPH_HDRLEN_BYTES(phdr) ((u8_t)(TCPH_HDRLEN(phdr) << 2))#define TCPH_HDRLEN(phdr) ((u16_t)(lwip_ntohs((phdr)->_hdrlen_rsvd_flags) >> 12))#define TCP_MAX_OPTION_BYTES 40#define TCP_FLAGS 0x3fU#define TCP_CWR 0x80U#define TCP_ECE 0x40U#define TCP_URG 0x20U#define TCP_ACK 0x10U#define TCP_PSH 0x08U#define TCP_RST 0x04U#define TCP_SYN 0x02U#define TCP_FIN 0x01U#define TCP_HLEN 20#define NUM_TCP_PCB_LISTS 4#define tcp_pcbs_sane() 1#define tcp_eff_send_mss(sendmss,src,dest) tcp_eff_send_mss_netif(sendmss, ip_route(src, dest), dest)#define tcp_ack_now(pcb) tcp_set_flags(pcb, TF_ACK_NOW)#define tcp_ack(pcb) do { if((pcb)->flags & TF_ACK_DELAY) { tcp_clear_flags(pcb, TF_ACK_DELAY); tcp_ack_now(pcb); } else { tcp_set_flags(pcb, TF_ACK_DELAY); } } while (0)#define TCP_PCB_REMOVE_ACTIVE(pcb) do { tcp_pcb_remove(&tcp_active_pcbs, pcb); tcp_active_pcbs_changed = 1; } while (0)#define TCP_RMV_ACTIVE(npcb) do { TCP_RMV(&tcp_active_pcbs, npcb); tcp_active_pcbs_changed = 1; } while (0)#define TCP_REG_ACTIVE(npcb) do { TCP_REG(&tcp_active_pcbs, npcb); tcp_active_pcbs_changed = 1; } while (0)#define TCP_RMV(pcbs,npcb) do { if(*(pcbs) == (npcb)) { (*(pcbs)) = (*pcbs)->next; } else { struct tcp_pcb *tcp_tmp_pcb; for (tcp_tmp_pcb = *pcbs; tcp_tmp_pcb != NULL; tcp_tmp_pcb = tcp_tmp_pcb->next) { if(tcp_tmp_pcb->next == (npcb)) { tcp_tmp_pcb->next = (npcb)->next; break; } } } (npcb)->next = NULL; } while(0)#define TCP_REG(pcbs,npcb) do { (npcb)->next = *pcbs; *(pcbs) = (npcb); tcp_timer_needed(); } while (0)#define TCP_DEBUG_PCB_LISTS 0#define NUM_TCP_PCB_LISTS_NO_TIME_WAIT 3#define TCPWND_MIN16(x) x#define TCPWND_MAX 0xFFFFU#define TCPWNDSIZE_F U16_F#define TCP_BUILD_MSS_OPTION(mss) lwip_htonl(0x02040000 | ((mss) & 0xFFFF))#define LWIP_TCP_OPT_LENGTH(flags) ((flags) & TF_SEG_OPTS_MSS ? LWIP_TCP_OPT_LEN_MSS : 0) + ((flags) & TF_SEG_OPTS_TS ? LWIP_TCP_OPT_LEN_TS_OUT : 0) + ((flags) & TF_SEG_OPTS_WND_SCALE ? LWIP_TCP_OPT_LEN_WS_OUT : 0) + ((flags) & TF_SEG_OPTS_SACK_PERM ? LWIP_TCP_OPT_LEN_SACK_PERM_OUT : 0)#define LWIP_TCP_OPT_LEN_SACK_PERM_OUT 0#define LWIP_TCP_OPT_LEN_WS_OUT 0#define LWIP_TCP_OPT_LEN_TS_OUT 0#define LWIP_TCP_OPT_LEN_MSS 4#define LWIP_TCP_OPT_TS 8#define LWIP_TCP_OPT_SACK_PERM 4#define LWIP_TCP_OPT_WS 3#define LWIP_TCP_OPT_MSS 2#define LWIP_TCP_OPT_NOP 1#define LWIP_TCP_OPT_EOL 0#define TF_SEG_OPTS_SACK_PERM (u8_t)0x10U#define TF_SEG_OPTS_WND_SCALE (u8_t)0x08U#define TF_SEG_DATA_CHECKSUMMED (u8_t)0x04U#define TF_SEG_OPTS_TS (u8_t)0x02U#define TF_SEG_OPTS_MSS (u8_t)0x01U#define TCP_CHECKSUM_ON_COPY (LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_TCP)#define TCP_OVERSIZE_DBGCHECK 0#define TCP_EVENT_ERR(last_state,errf,arg,err) do { LWIP_UNUSED_ARG(last_state); if((errf) != NULL) (errf)((arg),(err)); } while (0)#define TCP_EVENT_POLL(pcb,ret) do { if((pcb)->poll != NULL) (ret) = (pcb)->poll((pcb)->callback_arg,(pcb)); else (ret) = ERR_OK; } while (0)#define TCP_EVENT_CONNECTED(pcb,err,ret) do { if((pcb)->connected != NULL) (ret) = (pcb)->connected((pcb)->callback_arg,(pcb),(err)); else (ret) = ERR_OK; } while (0)#define TCP_EVENT_CLOSED(pcb,ret) do { if(((pcb)->recv != NULL)) { (ret) = (pcb)->recv((pcb)->callback_arg,(pcb),NULL,ERR_OK); } else { (ret) = ERR_OK; } } while (0)#define TCP_EVENT_RECV(pcb,p,err,ret) do { if((pcb)->recv != NULL) { (ret) = (pcb)->recv((pcb)->callback_arg,(pcb),(p),(err)); } else { (ret) = tcp_recv_null(NULL, (pcb), (p), (err)); } } while (0)#define TCP_EVENT_SENT(pcb,space,ret) do { if((pcb)->sent != NULL) (ret) = (pcb)->sent((pcb)->callback_arg,(pcb),(space)); else (ret) = ERR_OK; } while (0)#define TCP_EVENT_ACCEPT(lpcb,pcb,arg,err,ret) do { if((lpcb)->accept != NULL) (ret) = (lpcb)->accept((arg),(pcb),(err)); else (ret) = ERR_ARG; } while (0)#define TF_GOT_FIN (u8_t)0x20U#define TF_CLOSED (u8_t)0x10U#define TF_RESET (u8_t)0x08U#define TCP_TCPLEN(seg) ((seg)->len + (((TCPH_FLAGS((seg)->tcphdr) & (TCP_FIN | TCP_SYN)) != 0) ? 1U : 0U))#define TCP_MAXIDLE TCP_KEEPCNT_DEFAULT * TCP_KEEPINTVL_DEFAULT#define TCP_KEEPCNT_DEFAULT 9U#define TCP_KEEPINTVL_DEFAULT 75000UL#define TCP_KEEPIDLE_DEFAULT 7200000UL#define TCP_MSL 60000UL#define TCP_OOSEQ_TIMEOUT 6U#define TCP_SYN_RCVD_TIMEOUT 20000#define TCP_FIN_WAIT_TIMEOUT 20000#define TCP_FAST_INTERVAL TCP_TMR_INTERVAL#define TCP_SEQ_BETWEEN(a,b,c) (TCP_SEQ_GEQ(a,b) && TCP_SEQ_LEQ(a,c))#define TCP_SEQ_GEQ(a,b) ((s32_t)((u32_t)(a) - (u32_t)(b)) >= 0)#define TCP_SEQ_GT(a,b) ((s32_t)((u32_t)(a) - (u32_t)(b)) > 0)#define TCP_SEQ_LEQ(a,b) ((s32_t)((u32_t)(a) - (u32_t)(b)) <= 0)#define TCP_SEQ_LT(a,b) ((s32_t)((u32_t)(a) - (u32_t)(b)) < 0)#define tcp_output_nagle(tpcb) (tcp_do_output_nagle(tpcb) ? tcp_output(tpcb) : ERR_OK)#define tcp_do_output_nagle(tpcb) ((((tpcb)->unacked == NULL) || ((tpcb)->flags & (TF_NODELAY | TF_INFR)) || (((tpcb)->unsent != NULL) && (((tpcb)->unsent->next != NULL) || ((tpcb)->unsent->len >= (tpcb)->mss))) || ((tcp_sndbuf(tpcb) == 0) || (tcp_sndqueuelen(tpcb) >= TCP_SND_QUEUELEN)) ) ? 1 : 0)#define CHECKSUM_GEN_IP_INLINE 0#define IP_ACCEPT_LINK_LAYER_ADDRESSING 0#define LWIP_INLINE_IP_CHKSUM 1#define IP_REASS_FREE_OLDEST 1#define IP_ADDRESSES_AND_ID_MATCH(iphdrA,iphdrB) (ip4_addr_cmp(&(iphdrA)->src, &(iphdrB)->src) && ip4_addr_cmp(&(iphdrA)->dest, &(iphdrB)->dest) && IPH_ID(iphdrA) == IPH_ID(iphdrB)) ? 1 : 0#define IP_REASS_VALIDATE_PBUF_DROPPED -1#define IP_REASS_FLAG_LASTFRAG 0x01#define IP_REASS_VALIDATE_TELEGRAM_FINISHED 1#define IP_REASS_CHECK_OVERLAP 1#define IP_REASS_VALIDATE_PBUF_QUEUED 0#define MIN_SIZE_ALIGNED LWIP_MEM_ALIGN_SIZE(MIN_SIZE)#define MIN_SIZE 12#define MEM_SIZE_ALIGNED LWIP_MEM_ALIGN_SIZE(MEM_SIZE)#define _SC_THREAD_ROBUST_PRIO_INHERIT 122#define _SC_2_VERSION 121#define _SC_2_UPE 120#define _SC_2_SW_DEV 119#define _SC_2_PBS_TRACK 118#define _SC_2_PBS_MESSAGE 117#define _SC_2_PBS_LOCATE 116#define _SC_2_PBS_CHECKPOINT 115#define _SC_2_PBS_ACCOUNTING 114#define _SC_2_PBS 113#define _SC_2_LOCALEDEF 112#define _SC_2_FORT_RUN 111#define _SC_2_FORT_DEV 110#define _SC_2_C_DEV 109#define _SC_2_C_BIND 108#define _SC_2_CHAR_TERM 107#define _SC_XOPEN_VERSION 106#define _SC_XOPEN_UNIX 105#define _SC_XOPEN_STREAMS 104#define _SC_XOPEN_SHM 103#define _SC_XOPEN_REALTIME_THREADS 102#define _SC_PRIORITY_SCHEDULING 101#define _SC_STREAM_MAX 100#define _SC_XOPEN_REALTIME 99#define _SC_XOPEN_LEGACY 98#define _SC_XOPEN_ENH_I18N 97#define _SC_XOPEN_CRYPT 96#define _SC_XBS5_LPBIG_OFFBIG _SC_V7_LPBIG_OFFBIG#define _SC_V6_LPBIG_OFFBIG _SC_V7_LPBIG_OFFBIG#define _SC_V7_LPBIG_OFFBIG 95#define _SC_XBS5_LP64_OFF64 _SC_V7_LP64_OFF64#define _SC_V6_LP64_OFF64 _SC_V7_LP64_OFF64#define _SC_V7_LP64_OFF64 94#define _SC_XBS5_ILP32_OFFBIG _SC_V7_ILP32_OFFBIG#define _SC_V6_ILP32_OFFBIG _SC_V7_ILP32_OFFBIG#define _SC_V7_ILP32_OFFBIG 93#define _SC_XBS5_ILP32_OFF32 _SC_V7_ILP32_OFF32#define _SC_V6_ILP32_OFF32 _SC_V7_ILP32_OFF32#define _SC_V7_ILP32_OFF32 92#define _SC_TYPED_MEMORY_OBJECTS 91#define _SC_TRACE_USER_EVENT_MAX 90#define _SC_TRACE_SYS_MAX 89#define _SC_TRACE_NAME_MAX 88#define _SC_TRACE_LOG 87#define _SC_TRACE_INHERIT 86#define _SC_TRACE_EVENT_NAME_MAX 85#define _SC_TRACE_EVENT_FILTER 84#define _SC_TRACE 83#define _SC_TIMEOUTS 82#define _SC_THREAD_SPORADIC_SERVER 81#define _SC_THREAD_CPUTIME 80#define _SC_SYMLOOP_MAX 79#define _SC_SS_REPL_MAX 78#define _SC_SPORADIC_SERVER 77#define _SC_SPIN_LOCKS 76#define _SC_SPAWN 75#define _SC_SHELL 74#define _SC_RE_DUP_MAX 73#define _SC_REGEXP 72#define _SC_READER_WRITER_LOCKS 71#define _SC_RAW_SOCKETS 70#define _SC_MONOTONIC_CLOCK 69#define _SC_LINE_MAX 68#define _SC_IPV6 67#define _SC_IOV_MAX 66#define _SC_HOST_NAME_MAX 65#define _SC_EXPR_NEST_MAX 64#define _SC_CPUTIME 63#define _SC_COLL_WEIGHTS_MAX 62#define _SC_CLOCK_SELECTION 61#define _SC_BC_STRING_MAX 60#define _SC_BC_SCALE_MAX 59#define _SC_BC_DIM_MAX 58#define _SC_BC_BASE_MAX 57#define _SC_BARRIERS 56#define _SC_ATEXIT_MAX 55#define _SC_ADVISORY_INFO 54#define _SC_THREAD_DESTRUCTOR_ITERATIONS 53#define _SC_LOGIN_NAME_MAX 52#define _SC_GETPW_R_SIZE_MAX 51#define _SC_GETGR_R_SIZE_MAX 50#define _SC_THREAD_SAFE_FUNCTIONS 49#define _SC_THREAD_PROCESS_SHARED 48#define _SC_THREAD_PRIO_CEILING _SC_THREAD_PRIO_PROTECT#define _SC_THREAD_PRIO_PROTECT 47#define _SC_THREAD_PRIO_INHERIT 46#define _SC_THREAD_PRIORITY_SCHEDULING 45#define _SC_THREAD_ATTR_STACKSIZE 44#define _SC_THREAD_ATTR_STACKADDR 43#define _SC_THREADS 42#define _SC_TTY_NAME_MAX 41#define _SC_THREAD_THREADS_MAX 40#define _SC_THREAD_STACK_MIN 39#define _SC_THREAD_KEYS_MAX 38#define _SC_DELAYTIMER_MAX 37#define _SC_AIO_PRIO_DELTA_MAX 36#define _SC_AIO_MAX 35#define _SC_AIO_LISTIO_MAX 34#define _SC_TIMERS 33#define _SC_SYNCHRONIZED_IO 32#define _SC_SHARED_MEMORY_OBJECTS 31#define _SC_SEMAPHORES 30#define _SC_REALTIME_SIGNALS 29#define _SC_PRIORITIZED_IO 28#define _SC_MESSAGE_PASSING 27#define _SC_MEMORY_PROTECTION 26#define _SC_MEMLOCK_RANGE 25#define _SC_MEMLOCK 24#define _SC_MAPPED_FILES 23#define _SC_FSYNC 22#define _SC_ASYNCHRONOUS_IO 21#define _SC_TZNAME_MAX 20#define _SC_TIMER_MAX 19#define _SC_SIGQUEUE_MAX 18#define _SC_SEM_VALUE_MAX 17#define _SC_SEM_NSEMS_MAX 16#define _SC_RTSIG_MAX 15#define _SC_MQ_PRIO_MAX 14#define _SC_MQ_OPEN_MAX 13#define _SC_AVPHYS_PAGES 12#define _SC_PHYS_PAGES 11#define _SC_NPROCESSORS_ONLN 10#define _SC_NPROCESSORS_CONF 9#define _SC_PAGE_SIZE _SC_PAGESIZE#define _SC_PAGESIZE 8#define _SC_VERSION 7#define _SC_SAVED_IDS 6#define _SC_JOB_CONTROL 5#define _SC_OPEN_MAX 4#define _SC_NGROUPS_MAX 3#define _SC_CLK_TCK 2#define _SC_CHILD_MAX 1#define _SC_ARG_MAX 0#define POSIX_CLOSE_RESTART 1#define STDERR_FILENO 2#define STDOUT_FILENO 1#define STDIN_FILENO 0#define SEEK_HOLE 4#define SEEK_DATA 3#define X_OK 1#define W_OK 2#define R_OK 4#define F_OK 0#define F_TEST 3#define F_TLOCK 2#define F_LOCK 1#define F_ULOCK 0#define WSTOPSIG WEXITSTATUS#define WTERMSIG(w) ((w) & 0x7f)#define WEXITSTATUS(w) (((w) >> 8) & 0xff)#define WIFSTOPPED(w) (((w) & 0xff) == 0x7f)#define WIFSIGNALED(w) (((w) & 0x7f) > 0 && (((w) & 0x7f) < 0x7f))#define WIFEXITED(w) (((w) & 0xff) == 0)#define WUNTRACED 2#define WNOHANG 1#define MAX_STACK_SIZE 0x2000#define RGB_BUFFER_SIZE (160 * 120 * 3)#define JPEG_BUFFER_SIZE (7 * 1024)#define IMAGE_QUALITY 80#define IMAGE_WIDTH 160#define IMAGE_HEIGHT 120#define LCD_FRAME_BUFFER_START_ADRESS 0xC0025800#define RTP_PORT 49152#define MAX_NB_CLIENT 2#define RSTP_PORT 554#define RTSP_SERVER_PORT ";server_port=49152-49153\r\n"#define RTSP_URL "rtsp://192.168.0.10"#define TARGET_IP_ADDRESS inet_addr("192.168.0.11")#define GW_ADDR3 1#define GW_ADDR2 0#define GW_ADDR1 168#define GW_ADDR0 192#define NETMASK_ADDR3 0#define NETMASK_ADDR2 255#define NETMASK_ADDR1 255#define NETMASK_ADDR0 255#define IP_ADDR3 10#define IP_ADDR2 0#define IP_ADDR1 168#define IP_ADDR0 192#define DHCP_LINK_DOWN (uint8_t) 5#define DHCP_TIMEOUT (uint8_t) 4#define DHCP_ADDRESS_ASSIGNED (uint8_t) 3#define DHCP_WAIT_ADDRESS (uint8_t) 2#define DHCP_START (uint8_t) 1#define DHCP_OFF (uint8_t) 0#define configPRIO_BITS __NVIC_PRIO_BITS#define IFNAME0 's'#define IFNAME1 't'#define TIME_WAITING_FOR_INPUT ( osWaitForever )#define INTERFACE_THREAD_STACK_SIZE ( 512 )#define ETH_RX_BUFFER_CNT ETH_RX_DESC_CNT#define ETH_TX_BUFFER_MAX ((ETH_TX_DESC_CNT) * 2U)#define ETH_DMA_TRANSMIT_TIMEOUT (20U)#define CAMERA_COLOR_EFFECT_ANTIQUE 0x04#define CAMERA_COLOR_EFFECT_RED 0x03#define CAMERA_COLOR_EFFECT_GREEN 0x02#define CAMERA_COLOR_EFFECT_BLUE 0x01#define CAMERA_COLOR_EFFECT_NONE 0x00#define CAMERA_BLACK_WHITE_NORMAL 0x03#define CAMERA_BLACK_WHITE_BW_NEGATIVE 0x02#define CAMERA_BLACK_WHITE_NEGATIVE 0x01#define CAMERA_BLACK_WHITE_BW 0x00#define CAMERA_CONTRAST_LEVEL4 0x09#define CAMERA_CONTRAST_LEVEL3 0x08#define CAMERA_CONTRAST_LEVEL2 0x07#define CAMERA_CONTRAST_LEVEL1 0x06#define CAMERA_CONTRAST_LEVEL0 0x05#define CAMERA_BRIGHTNESS_LEVEL4 0x04#define CAMERA_BRIGHTNESS_LEVEL3 0x03#define CAMERA_BRIGHTNESS_LEVEL2 0x02#define CAMERA_BRIGHTNESS_LEVEL1 0x01#define CAMERA_BRIGHTNESS_LEVEL0 0x00#define CAMERA_COLOR_EFFECT 0x03#define CAMERA_BLACK_WHITE 0x01#define CAMERA_CONTRAST_BRIGHTNESS 0x00call to expressioncall to DP83848_GetLinkStatecall to DP83848_Initcall to DP83848_RegisterBusIOcall to BSP_LED_Oncall to BSP_LED_Initcall to BSP_LCD_Clearcall to BSP_LCD_SetBackColorcall to BSP_LCD_LayerDefaultInitcall to BSP_LCD_Initcall to SCB_InvalidateDCache_by_Addrcall to SCB_EnableDCachecall to SCB_EnableICachecall to HAL_RCC_ClockConfigcall to HAL_RCC_OscConfigcall to HAL_MPU_ConfigRegioncall to HAL_MPU_Disablecall to HAL_MPU_Enablecall to HAL_ETH_GetDMAErrorcall to HAL_ETH_SetMDIOClockRangecall to HAL_ETH_SetMACConfigcall to HAL_ETH_GetMACConfigcall to HAL_ETH_ReadPHYRegistercall to HAL_ETH_WritePHYRegistercall to HAL_ETH_Transmit_ITcall to HAL_ETH_ReleaseTxPacketcall to HAL_ETH_ReadDatacall to HAL_ETH_Stop_ITcall to HAL_ETH_Start_ITcall to HAL_ETH_Initcall to HAL_PWREx_EnableOverDrivecall to HAL_Initcall to osMessageDeletecall to osMessageWaitingcall to osMessageGetcall to osMessagePutcall to osMessageCreatecall to osSemaphoreDeletecall to osSemaphoreReleasecall to osSemaphoreWaitcall to osSemaphoreCreatecall to osMutexDeletecall to osMutexReleasecall to osMutexWaitcall to osMutexCreatecall to osDelaycall to osThreadTerminatecall to osThreadCreatecall to osKernelSysTickcall to osKernelStartcall to jpeg_finish_compresscall to jpeg_write_scanlinescall to jpeg_start_compresscall to jpeg_mem_destcall to jpeg_destroy_compresscall to jpeg_CreateCompresscall to jpeg_std_errorcall to udp_sendto_if_srccall to udp_sendto_ifcall to udp_newcall to lwip_shutdowncall to lwip_socketcall to lwip_closecall to lwip_bindcall to tcpip_initcall to strstrcall to strcatcall to memcmpcall to pbuf_chaincall to memp_free_poolcall to memp_malloc_poolcall to ipaddr_addrcall to netif_set_link_callbackcall to netif_set_link_downcall to netif_set_link_upcall to netif_set_upcall to sys_timeoutcall to etharp_inputcall to tcp_tmrcall to tcp_output_alloc_headercall to tcp_output_fill_optionscall to tcp_output_control_segmentcall to tcp_output_alloc_header_commoncall to tcp_routecall to tcp_output_segment_busycall to tcp_output_segmentcall to tcp_create_segmentcall to tcp_write_checkscall to tcp_pbuf_prealloccall to sys_nowcall to sys_timeout_abscall to udp_new_portcall to udp_input_local_matchcall to _killcall to __io_getcharcall to __io_putcharcall to jpeg_encodecall to Error_Handlercall to ethernet_link_status_updatedcall to low_level_initcall to low_level_inputcall to BSP_CAMERA_HwResetcall to BSP_CAMERA_Stopcall to BSP_CAMERA_ContinuousStartcall to BSP_CAMERA_Initcall to RTP_Stopcall to RTP_Close_Connectioncall to RTP_Initcall to RTSP_Initcall to CPU_CACHE_Enablecall to SystemClock_Configcall to MPU_Configcall to Netif_Configcall to LCD_Configcall to rtp_send_packetscall to RTSP_SetSequencecall to RTSP_RequireHeadercall to RTSP_SessionCheckcall to RTSP_TransportCheck#define CAMERA_R640x480 0x03#define CAMERA_R480x272 0x02#define CAMERA_R320x240 0x01#define CAMERA_R160x120 0x00#define S5K5CAG_COLOR_EFFECT_RED ((uint16_t)0x0003)#define S5K5CAG_COLOR_EFFECT_GREEN ((uint16_t)0x0002)#define S5K5CAG_COLOR_EFFECT_BLUE ((uint16_t)0x0001)#define S5K5CAG_COLOR_EFFECT_ANTIQUE ((uint16_t)0x0004)#define S5K5CAG_COLOR_EFFECT_NONE ((uint16_t)0x0000)#define S5K5CAG_CONTRAST_LEVEL4 ((uint16_t)0x0080)#define S5K5CAG_CONTRAST_LEVEL3 ((uint16_t)0x0050)#define S5K5CAG_CONTRAST_LEVEL2 ((uint16_t)0x0000)#define S5K5CAG_CONTRAST_LEVEL1 ((uint16_t)0xFFC0)#define S5K5CAG_CONTRAST_LEVEL0 ((uint16_t)0xFF80)#define S5K5CAG_BLACK_WHITE_NORMAL ((uint16_t)0x0000)#define S5K5CAG_BLACK_WHITE_BW_NEGATIVE ((uint16_t)0x0002)#define S5K5CAG_BLACK_WHITE_NEGATIVE ((uint16_t)0x0003)#define S5K5CAG_BLACK_WHITE_BW ((uint16_t)0x0001)#define S5K5CAG_BRIGHTNESS_LEVEL4 ((uint16_t)0x0080)#define S5K5CAG_BRIGHTNESS_LEVEL3 ((uint16_t)0x0050)#define S5K5CAG_BRIGHTNESS_LEVEL2 ((uint16_t)0x0000)#define S5K5CAG_BRIGHTNESS_LEVEL1 ((uint16_t)0xFFC0)#define S5K5CAG_BRIGHTNESS_LEVEL0 ((uint16_t)0xFF00)#define S5K5CAG_INFO_DATE ((uint16_t)0x004E)#define S5K5CAG_INFO_SVNVERSION ((uint16_t)0x0048)#define S5K5CAG_INFO_CHIPID2 ((uint16_t)0x0042)#define S5K5CAG_INFO_CHIPID1 ((uint16_t)0x0040)#define S5K5CAG_ID ((uint16_t)0x05CA)#define OV5640_EXPOSURE_LEVEL_3 0x04#define OV5640_EXPOSURE_LEVEL_2 0x02#define OV5640_EXPOSURE_LEVEL_1 0x01#define OV5640_EXPOSURE_LEVEL_0 0x00#define OV5640_SATURATION_3 0x04#define OV5640_SATURATION_2 0x02#define OV5640_SATURATION_1 0x01#define OV5640_SATURATION_0 0x00#define OV5640_LIGHT_CLOUDY 0x08#define OV5640_LIGHT_HOME 0x04#define OV5640_LIGHT_OFFICE 0x02#define OV5640_LIGHT_SUNNY 0x01#define OV5640_LIGHT_AUTO 0x00#define OV5640_COLOR_EFFECT_SOLARIZE 0x100#define OV5640_COLOR_EFFECT_OVEREXPOSURE 0x80#define OV5640_COLOR_EFFECT_BW_NEGATIVE 0x40#define OV5640_COLOR_EFFECT_NEGATIVE 0x20#define OV5640_COLOR_EFFECT_SEPIA 0x10#define OV5640_COLOR_EFFECT_BW 0x08#define OV5640_COLOR_EFFECT_GREEN 0x04#define OV5640_COLOR_EFFECT_RED 0x02#define OV5640_COLOR_EFFECT_BLUE 0x01#define OV5640_COLOR_EFFECT_NONE 0x00#define OV5640_ZOOM_x1 0x44#define OV5640_ZOOM_x2 0x22#define OV5640_ZOOM_x4 0x11#define OV5640_ZOOM_x8 0x00#define OV5640_MIRROR_FLIP_NORMAL 0x04#define OV5640_MIRROR_FLIP 0x02#define OV5640_FLIP 0x01#define OV5640_MIRROR 0x00#define OV5640_HUE_180N 0x0800#define OV5640_HUE_150N 0x0400#define OV5640_HUE_120N 0x0200#define OV5640_HUE_90N 0x0100#define OV5640_HUE_60N 0x0080#define OV5640_HUE_30N 0x0040#define OV5640_HUE_0 0x0020#define OV5640_HUE_30P 0x0010#define OV5640_HUE_60P 0x0008#define OV5640_HUE_90P 0x0004#define OV5640_HUE_120P 0x0002#define OV5640_HUE_150P 0x0001#define OV5640_CONTRAST_LEVEL4N 0x80#define OV5640_CONTRAST_LEVEL3N 0x40#define OV5640_CONTRAST_LEVEL2N 0x20#define OV5640_CONTRAST_LEVEL1N 0x10#define OV5640_CONTRAST_LEVEL0 0x08#define OV5640_CONTRAST_LEVEL1P 0x04#define OV5640_CONTRAST_LEVEL2P 0x02#define OV5640_CONTRAST_LEVEL3P 0x01#define OV5640_CONTRAST_LEVEL4P 0x00#define OV5640_SATURATION_LEVEL4N 0x80#define OV5640_SATURATION_LEVEL3N 0x40#define OV5640_SATURATION_LEVEL2N 0x20#define OV5640_SATURATION_LEVEL1N 0x10#define OV5640_SATURATION_LEVEL0 0x08#define OV5640_SATURATION_LEVEL1P 0x04#define OV5640_SATURATION_LEVEL2P 0x02#define OV5640_SATURATION_LEVEL3P 0x01#define OV5640_SATURATION_LEVEL4P 0x00#define OV5640_BRIGHTNESS_LEVEL4N 0x80#define OV5640_BRIGHTNESS_LEVEL3N 0x40#define OV5640_BRIGHTNESS_LEVEL2N 0x20#define OV5640_BRIGHTNESS_LEVEL1N 0x10#define OV5640_BRIGHTNESS_LEVEL0 0x08#define OV5640_BRIGHTNESS_LEVEL1P 0x04#define OV5640_BRIGHTNESS_LEVEL2P 0x02#define OV5640_BRIGHTNESS_LEVEL3P 0x01#define OV5640_BRIGHTNESS_LEVEL4P 0x00#define OV5640_ID 0x5640#define BSP_CAMERA_DMA_IRQHandler DMA2_Stream1_IRQHandler#define BSP_CAMERA_IRQHandler DCMI_IRQHandler#define CAMERA_QQVGA_RES_Y 120#define CAMERA_QQVGA_RES_X 160#define CAMERA_QVGA_RES_Y 240#define CAMERA_QVGA_RES_X 320#define CAMERA_480x272_RES_Y 272#define CAMERA_480x272_RES_X 480#define CAMERA_VGA_RES_Y 480#define CAMERA_VGA_RES_X 640#define RESOLUTION_R640x480 CAMERA_R640x480#define RESOLUTION_R480x272 CAMERA_R480x272#define RESOLUTION_R320x240 CAMERA_R320x240#define RESOLUTION_R160x120 CAMERA_R160x120#define CAMERA_ROTATION_INVALID 0x02#define CAMERA_ROTATION_90 0x01#define CAMERA_NO_ROTATION 0x00#define CAMERA_NOT_SUPPORTED 0x04#define CAMERA_NOT_DETECTED 0x03#define CAMERA_TIMEOUT 0x02#define CAMERA_ERROR 0x01#define CAMERA_OK 0x00#define RTP_PACKET_SIZE 1500#define min(x,y) (((x) < (y)) ? (x) : (y))#define RTP_PAYLOAD_TYPE 0x1A#define RTP_PAYLOAD_SIZE_MAX 1400#define RTP_MARKER_BIT 0x80#define RTP_TIMESTAMP 1500#define RTP_VERSION 0x80#define RTSP_MSG_SDP_ATTRIBUTES "v=0\r\no=stream 2890844526 1234567890 IANA IP4 192.168.0.10\r\ns=smtDev stream\r\nt=0 0\r\nm=video 49152 RTP/AVP 26\r\n\r\n"#define RTSP_MSG_CONTENTS "Content-base: rtsp://192.168.0.10:554/\r\nContent-Type: application/sdp\r\nContent-Length: 113\r\n\r\n"#define RTSP_MSG_TRANSPORT_IS_TCP "RTP/AVP/TCP"#define RTSP_MSG_SESSION_ID "Session: 1234567890"#define RTSP_MSG_CONN_CLOSE "Connection: Close\r\n\r\n"#define RTSP_MSG_TRANSPORT_TYPE_UNSUPPORTED "Unsupported:"#define RTSP_MSG_SEQUENCE_NUMBER "CSeq"#define RTSP_MSG_TEARDOWN "TEARDOWN"#define RTSP_MSG_PLAY "PLAY"#define RTSP_MSG_SETUP "SETUP"#define RTSP_MSG_DESCRIBE "DESCRIBE"#define RTSP_MSG_OPTIONS "OPTIONS"#define RTSP_MSG_REQUEST_IS_MULTICAST "multicast"#define RTSP_MSG_ALLOWED_HEADER "Allow: SETUP, TEARDOWN, PLAY\r\n"#define RTSP_MSG_PUBLIC "Public: DESCRIBE, SETUP, TEARDOWN, PLAY\r\n\r\n"#define RTSP_MSG_OPTION_NOT_SUPPORTED "551 Option not supported\r\n"#define RTSP_MSG_TRANSPORT_UNSUPPORTED "461 Unsupported Transport\r\n"#define RTSP_MSG_METHOD_NOT_VALID "455 Method Not Valid In This State\r\n"#define RTSP_MSG_SESSION_NOT_FOUND "454 Session Not Found\r\n"#define RTSP_MSG_METHOD_NOT_ALLOWED "405 Method Not Allowed\r\n"#define RTSP_MSG_404 "404"#define RTSP_MSG_NOT_FOUND "404 Not Found\r\n"#define RTSP_MSG_OK "200 OK\r\n"#define RTSP_REQ_HEADER_SIZE 200#define SIZE_RESP_DATA 350#define MAX_SIZE_DATA_TRANS 300#define VECT_TAB_OFFSET 0x00#define LCD_LOG_PUTCHAR int __io_putchar(int ch)#define YWINDOW_SIZE 17#define CACHE_SIZE 100#define LCD_LOG_SOLID_TEXT_COLOR LCD_COLOR_WHITE#define LCD_LOG_SOLID_BACKGROUND_COLOR LCD_COLOR_BLUE#define LCD_LOG_DEFAULT_COLOR LCD_COLOR_DARKBLUE#define LCD_LOG_TEXT_COLOR LCD_COLOR_DARKBLUE#define LCD_LOG_BACKGROUND_COLOR LCD_COLOR_WHITE#define LCD_LOG_TEXT_FONT Font12#define LCD_LOG_FOOTER_FONT Font12#define LCD_LOG_HEADER_FONT Font16#define LCD_SCROLL_ENABLED 1#define LCD_DbgLog(__VA_ARGS__...) do { LCD_LineColor = LCD_COLOR_CYAN; printf(__VA_ARGS__); LCD_LineColor = LCD_LOG_DEFAULT_COLOR; }while (0)#define LCD_UsrLog(__VA_ARGS__...) do { LCD_LineColor = LCD_LOG_TEXT_COLOR; printf(__VA_ARGS__); } while (0)#define LCD_ErrLog(__VA_ARGS__...) do { LCD_LineColor = LCD_COLOR_RED; printf("ERROR: ") ; printf(__VA_ARGS__); LCD_LineColor = LCD_LOG_DEFAULT_COLOR; }while (0)#define LCD_CACHE_DEPTH (YWINDOW_SIZE + CACHE_SIZE)#define YWINDOW_MIN 4call to BSP_CAMERA_FrameEventCallbackcall to CAMERA_Delaycall to CAMERA_IO_Readcall to CAMERA_IO_Writecall to CAMERA_IO_Initcall to BSP_LCD_DisplayStringAtLinecall to BSP_LCD_ClearStringLinecall to HAL_RCC_GetClockConfigcall to HAL_DMA_IRQHandlercall to HAL_DCMI_IRQHandlercall to HAL_DCMI_Resumecall to HAL_DCMI_Suspendcall to HAL_DCMI_Stopcall to HAL_DCMI_Start_DMAcall to HAL_DCMI_DeInitcall to HAL_DCMI_Initcall to HAL_ETH_IRQHandlercall to HAL_TIM_IRQHandlercall to HAL_TIM_Base_Start_ITcall to HAL_TIM_Base_Initcall to HAL_IncTickcall to osSystickHandlercall to lwip_recvcall to lwip_listencall to lwip_acceptcall to strncatcall to s5k5cag_ReadIDcall to BSP_CAMERA_MspDeInitcall to BSP_CAMERA_MspInitcall to BSP_CAMERA_ErrorCallbackcall to BSP_CAMERA_VsyncEventCallbackcall to BSP_CAMERA_LineEventCallbackcall to BSP_CAMERA_PwrDowncall to RTSP_GetStatecall to RTSP_Stopcall to RTSP_NotValidMethodcall to RTSP_ResponseTeardowncall to RTSP_ResponsePlaycall to RTSP_ResponseSetupcall to RTSP_ResponseDescribecall to RTSP_ResponseURLcall to RTSP_ResponseOptionscall to s5k5cag_ConvertValuecall to GetSizecall to LCD_LOG_UpdateDisplaycall to LCD_LOG_DeInit#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE#undef RIGHT_SHIFT_IS_UNSIGNED#undef INCOMPLETE_TYPES_BROKEN#undef NEED_SHORT_EXTERNAL_NAMES#undef NEED_FAR_POINTERS#undef NEED_SYS_TYPES_H#undef NEED_BSD_STRINGS#undef CHAR_IS_UNSIGNED#undef USE_MAC_MEMMGR#undef USE_MSDOS_MEMMGR#undef offsetof#undef __need_NULL#undef NULL#undef __need_wchar_t#undef _BSD_WCHAR_T_#undef __need_size_t#undef __need_ptrdiff_t#undef UPSAMPLE_SCALING_SUPPORTED#undef BLOCK_SMOOTHING_SUPPORTED#undef SAVE_MARKERS_SUPPORTED#undef IDCT_SCALING_SUPPORTED#undef D_PROGRESSIVE_SUPPORTED#undef D_MULTISCAN_FILES_SUPPORTED#undef ENTROPY_OPT_SUPPORTED#undef DCT_SCALING_SUPPORTED#undef C_PROGRESSIVE_SUPPORTED#undef C_MULTISCAN_FILES_SUPPORTED#undef MIN#undef MAX#undef JMESSAGE#undef JMAKE_ENUM_LIST#undef FULL_MAIN_BUFFER_SUPPORTED#undef DESCALE#undef STEPSIZE#undef _ATFILE_SOURCE#undef _POSIX_C_SOURCE#undef _POSIX_SOURCE#undef _DEFAULT_SOURCE#undef __RAND_MAX#undef __EXP#undef __need_wint_t#undef unsigned#undef __size_t#undef assert#undef alloca#undef __need___va_list#undef __need_inttypes#undef long#undef int#undef short#undef char#undef signed#undef __int20__#undef __int20#undef _GCC_NEXT_LIMITS_H#undef ULONG_LONG_MAX#undef LONG_LONG_MAX#undef LONG_LONG_MIN#undef ULLONG_MAX#undef LLONG_MAX#undef LLONG_MIN#undef ULONG_MAX#undef LONG_MAX#undef LONG_MIN#undef UINT_MAX#undef INT_MAX#undef INT_MIN#undef USHRT_MAX#undef SHRT_MAX#undef SHRT_MIN#undef CHAR_MAX#undef CHAR_MIN#undef UCHAR_MAX#undef SCHAR_MAX#undef SCHAR_MIN#undef CHAR_BIT#undef LWIP_PBUF_MEMPOOL#undef LWIP_MALLOC_MEMPOOL_END#undef LWIP_MALLOC_MEMPOOL_START#undef LWIP_MALLOC_MEMPOOL#undef LWIP_MEMPOOL... ++... --#ifndef _KERNEL#ifndef __CC_H__#ifndef _SYS__INTSUP_H#ifndef _STDINT_H#ifndef WCHAR_MIN#ifndef WCHAR_MAX#ifndef _GCC_WRAP_STDINT_H#ifndef _INTTYPES_H#ifndef _SYS_SYSLIMITS_H_#ifndef CHILD_MAX#ifndef OPEN_MAX#ifndef _LIBC_LIMITS_H_#ifndef NL_ARGMAX#ifndef _LIMITS_H#ifndef __LONG_LONG_MAX__#ifndef _POSIX2_RE_DUP_MAX#ifndef ARG_MAX#ifndef PATH_MAX#ifndef _GCC_LIMITS_H_#ifndef _LIMITS_H___#ifndef MB_LEN_MAX#ifndef _CTYPE_H_#ifndef LWIP_HDR_ARCH_H#ifndef LITTLE_ENDIAN#ifndef BIG_ENDIAN#ifndef LWIP_PLATFORM_DIAG#ifndef LWIP_PLATFORM_ASSERT#ifndef LWIP_NO_STDDEF_H#ifndef LWIP_NO_STDINT_H#ifndef LWIP_NO_INTTYPES_H#ifndef X8_F#ifndef U16_F#ifndef S16_F#ifndef X16_F#ifndef U32_F#ifndef S32_F#ifndef X32_F#ifndef SZT_F#ifndef LWIP_NO_LIMITS_H#ifndef LWIP_NO_UNISTD_H#ifndef LWIP_NO_CTYPE_H#ifndef LWIP_CONST_CAST#ifndef LWIP_ALIGNMENT_CAST#ifndef LWIP_PTR_NUMERIC_CAST#ifndef LWIP_PACKED_CAST#ifndef LWIP_DECLARE_MEMORY_ALIGNED#ifndef LWIP_MEM_ALIGN_SIZE#ifndef LWIP_MEM_ALIGN_BUFFER#ifndef LWIP_MEM_ALIGN#ifndef PACK_STRUCT_BEGIN#ifndef PACK_STRUCT_END#ifndef PACK_STRUCT_STRUCT#ifndef PACK_STRUCT_FIELD#ifndef PACK_STRUCT_FLD_8#ifndef PACK_STRUCT_FLD_S#ifndef LWIP_UNUSED_ARG#ifndef LWIP_EVENT_API#ifndef LWIP_CALLBACK_API#ifndef LWIP_HDR_DEBUG_H#ifndef LWIP_NOASSERT#ifndef LWIP_ERROR#ifndef LWIP_HDR_PROT_IANA_H#ifndef LWIP_HDR_APPS_HTTPD_OPTS_H#ifndef LWIP_HDR_DEF_H#ifndef NULL#ifndef lwip_htons#ifndef lwip_htonl#ifndef LWIP_DONT_PROVIDE_BYTEORDER_FUNCTIONS#ifndef lwip_itoa#ifndef lwip_strnicmp#ifndef lwip_stricmp#ifndef lwip_strnstr#ifndef LWIP_HDR_ERR_H#ifndef LWIP_HDR_APPS_FS_H#ifndef FS_FILE_EXTENSION_T_DEFINED#ifndef _STRINGS_H_#ifndef _STRING_H_#ifndef FS_FILE_FLAGS_HEADER_INCLUDED#ifndef FS_FILE_FLAGS_HEADER_PERSISTENT#ifndef FSDATA_FILE_ALIGNMENT#ifndef FSDATA_ALIGN_PRE#ifndef FSDATA_ALIGN_POST#ifndef LWIP_HDR_INIT_H#ifndef LWIP_HDR_PBUF_H#ifndef LWIP_SUPPORT_CUSTOM_PBUF#ifndef PBUF_NEEDS_COPY#ifndef PBUF_POOL_FREE_OOSEQ#ifndef LWIP_HDR_APPS_HTTPD_H#ifndef LWIP_HDR_MEM_H#ifndef LWIP_MALLOC_MEMPOOL#ifndef LWIP_PBUF_MEMPOOL#ifndef LWIP_HDR_MEM_PRIV_H#ifndef MEM_SANITY_REGION_BEFORE#ifndef MEM_SANITY_REGION_AFTER#ifndef LWIP_HDR_MEMP_PRIV_H#ifndef LWIP_HDR_STATS_H#ifndef LWIP_STATS_LARGE#ifndef LWIP_HDR_MEMP_H#ifndef LWIP_HTTPD_STRUCTS_H#ifndef LWIP_HDR_TCPBASE_H#ifndef LWIP_HDR_IP4_ADDR_H#ifndef LWIP_HDR_IP6_ADDR_H#ifndef LWIP_HDR_IP_ADDR_H#ifndef LWIP_HDR_NETIF_H#ifndef NETIF_MAX_HWADDR_LEN#ifndef LWIP_HDR_PROT_IP4_H#ifndef LWIP_HDR_IP4_H#ifndef LWIP_HDR_IP6_H#ifndef LWIP_HDR_PROT_IP_H#ifndef LWIP_HDR_PROT_ICMP_H#ifndef LWIP_HDR_ICMP_H#ifndef LWIP_HDR_ALTCP_H#ifndef LWIP_HDR_ALTCP_TCP_H#ifndef HTTP_IS_DATA_VOLATILE#ifndef HTTP_IS_HDR_VOLATILE#ifndef LWIP_HTTPD_URI_BUF_LEN#ifndef LWIP_HTTPD_MAX_CONTENT_LEN_SIZE#ifndef DNS_RAND_TXID#ifndef DNS_PORT_ALLOWED#ifndef DNS_MAX_TTL#ifndef DNS_MAX_REQUESTS#ifndef DNS_MAX_SOURCE_PORTS#ifndef DNS_LOCAL_HOSTLIST_STORAGE_PRE#ifndef DNS_LOCAL_HOSTLIST_STORAGE_POST#ifndef LWIP_CHKSUM#ifndef LWIP_CHKSUM_ALGORITHM#ifndef LWIP_HDR_INET_H#ifndef INET_ADDRSTRLEN#ifndef INET6_ADDRSTRLEN#ifndef LWIP_HDR_ERRNO_H#ifndef errno#ifndef LWIP_HDR_SOCKETS_H#ifndef FIONREAD#ifndef FIONBIO#ifndef SIOCSHIWAT#ifndef F_GETFL#ifndef F_SETFL#ifndef O_NONBLOCK#ifndef O_NDELAY#ifndef O_RDONLY#ifndef O_WRONLY#ifndef O_RDWR#ifndef SHUT_RD#ifndef FD_SET#ifndef LWIP_TIMEVAL_PRIVATE#ifndef LWIP_HDR_RAW_H#ifndef LWIP_HDR_DNS_H#ifndef LWIP_DNS_ADDRTYPE_DEFAULT#ifndef DNS_LOCAL_HOSTLIST_MAX_NAMELEN#ifndef LWIP_HDR_TIMEOUTS_H#ifndef LWIP_DEBUG_TIMERNAMES#ifndef LWIP_HDR_ND6_H#ifndef ND6_RTR_SOLICITATION_INTERVAL#ifndef LWIP_HDR_MLD6_H#ifndef LWIP_HDR_PPP_IMPL_H#ifndef LWIP_SKIP_PACKING_CHECK#ifndef LWIP_DISABLE_TCP_SANITY_CHECKS#ifndef LWIP_DISABLE_MEMP_SANITY_CHECKS#ifndef LWIP_SKIP_CONST_CHECK#ifndef LWIP_AUTOIP_RAND#ifndef LWIP_AUTOIP_CREATE_SEED_ADDR#ifndef LWIP_HOOK_DHCP_APPEND_OPTIONS#ifndef LWIP_HOOK_DHCP_PARSE_OPTION#ifndef DHCP_CREATE_RAND_XID#ifndef DHCP_GLOBAL_XID#ifndef LWIP_HDR_DHCP_H#ifndef LWIP_HDR_AUTOIP_H#ifndef LWIP_HDR_INET_CHKSUM_H#ifndef SWAP_BYTES_IN_WORD#ifndef FOLD_U32T#ifndef LWIP_CHKSUM_COPY#ifndef LWIP_CHKSUM_COPY_ALGORITHM#ifndef LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN#ifndef LWIP_HDR_IP4_FRAG_H#ifndef LWIP_PBUF_CUSTOM_REF_DEFINED#ifndef LWIP_HDR_IGMP_H#ifndef LWIP_HDR_RAW_PRIV_H#ifndef LWIP_HDR_PROT_UDP_H#ifndef LWIP_HDR_PROT_TCP_H#ifndef LWIP_HDR_TCP_PRIV_H#ifndef TCP_TMR_INTERVAL#ifndef TCP_FAST_INTERVAL#ifndef TCP_SLOW_INTERVAL#ifndef TCP_MSL#ifndef TCP_KEEPIDLE_DEFAULT#ifndef TCP_KEEPINTVL_DEFAULT#ifndef TCP_KEEPCNT_DEFAULT#ifndef TCP_DEBUG_PCB_LISTS#ifndef LWIP_INLINE_IP_CHKSUM#ifndef IP_REASS_CHECK_OVERLAP#ifndef IP_REASS_FREE_OLDEST#ifndef LWIP_MEM_ILLEGAL_FREE#ifndef mem_clib_free#ifndef mem_clib_malloc#ifndef mem_clib_calloc#ifndef MIN_SIZE#ifndef LWIP_RAM_HEAP_POINTER#ifndef LWIP_HDR_TCPIP_H#ifndef LWIP_HDR_TCPIP_PRIV_H#ifndef LWIP_HDR_API_MSG_H#ifndef LWIP_HDR_NETDB_H#ifndef LWIP_DNS_API_DECLARE_H_ERRNO#ifndef LWIP_DNS_API_DEFINE_ERRORS#ifndef LWIP_DNS_API_DEFINE_FLAGS#ifndef LWIP_DNS_API_DECLARE_STRUCTS#ifndef LWIP_HDR_ND6_PRIV_H#ifndef LWIP_HDR_IP6_FRAG_H#ifndef IPV6_FRAG_COPYHEADER#ifndef LWIP_HDR_SNMP_H#ifndef MIB2_COPY_SYSUPTIME_TO#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL#ifndef sys_msleep#ifndef TCP_LOCAL_PORT_RANGE_START#ifndef TCP_CHECKSUM_ON_COPY_SANITY_CHECK#ifndef TCP_CHECKSUM_ON_COPY_SANITY_CHECK_FAIL#ifndef TCP_OVERSIZE_CALC_LENGTH#ifndef LWIP_HDR_IP6_DHCP6_H#ifndef LWIP_HDR_PROT_ICMP6_H#ifndef LWIP_HDR_ICMP6_H#ifndef UDP_LOCAL_PORT_RANGE_START#ifndef LWIP_HDR_PROT_IEEE_H#ifndef LWIP_HDR_PROT_ETHERNET_H#ifndef ETH_HWADDR_LEN#ifndef LWIP_HDR_NETIF_ETHERNET_H#ifndef LWIP_ARP_FILTER_NETIF#ifndef LWIP_HDR_PROT_ETHARP_H#ifndef ETHARP_HWADDR_LEN#ifndef IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T#ifndef IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T#ifndef LWIP_HDR_NETIF_ETHARP_H#ifndef LWIP_PPP_OPTS_H#ifndef PPP_SUPPORT#ifndef PPPOE_SUPPORT#ifndef PPPOL2TP_SUPPORT#ifndef PPPOL2TP_AUTH_SUPPORT#ifndef PPPOS_SUPPORT#ifndef LWIP_PPP_API#ifndef MEMP_NUM_PPP_PCB#ifndef PPP_NUM_TIMEOUTS_PER_PCB#ifndef MEMP_NUM_PPPOS_INTERFACES#ifndef MEMP_NUM_PPPOE_INTERFACES#ifndef MEMP_NUM_PPPOL2TP_INTERFACES#ifndef MEMP_NUM_PPP_API_MSG#ifndef PPP_DEBUG#ifndef PPP_INPROC_IRQ_SAFE#ifndef PRINTPKT_SUPPORT#ifndef PPP_IPV4_SUPPORT#ifndef PPP_IPV6_SUPPORT#ifndef PPP_NOTIFY_PHASE#ifndef PPP_USE_PBUF_RAM#ifndef PPP_FCS_TABLE#ifndef PAP_SUPPORT#ifndef CHAP_SUPPORT#ifndef MSCHAP_SUPPORT#ifndef EAP_SUPPORT#ifndef CCP_SUPPORT#ifndef MPPE_SUPPORT#ifndef CBCP_SUPPORT#ifndef ECP_SUPPORT#ifndef DEMAND_SUPPORT#ifndef LQR_SUPPORT#ifndef PPP_SERVER#ifndef PPP_OUR_NAME#ifndef VJ_SUPPORT#ifndef PPP_MD5_RANDM#ifndef LWIP_USE_EXTERNAL_POLARSSL#ifndef LWIP_USE_EXTERNAL_MBEDTLS#ifndef FSM_DEFTIMEOUT#ifndef FSM_DEFMAXTERMREQS#ifndef FSM_DEFMAXCONFREQS#ifndef FSM_DEFMAXNAKLOOPS#ifndef UPAP_DEFTIMEOUT#ifndef UPAP_DEFTRANSMITS#ifndef UPAP_DEFREQTIME#ifndef CHAP_DEFTIMEOUT#ifndef CHAP_DEFTRANSMITS#ifndef CHAP_DEFRECHALLENGETIME#ifndef EAP_DEFREQTIME#ifndef EAP_DEFALLOWREQ#ifndef EAP_DEFTIMEOUT#ifndef EAP_DEFTRANSMITS#ifndef LCP_DEFLOOPBACKFAIL#ifndef LCP_ECHOINTERVAL#ifndef LCP_MAXECHOFAILS#ifndef PPP_MAXIDLEFLAG#ifndef PPP_MRU#ifndef PPP_DEFMRU#ifndef PPP_MAXMRU#ifndef PPP_MINMRU#ifndef PPPOL2TP_DEFMRU#ifndef MAXNAMELEN#ifndef MAXSECRETLEN#ifndef LWIP_INCLUDED_POLARSSL_MD4#ifndef LWIP_INCLUDED_POLARSSL_MD5#ifndef LWIP_INCLUDED_POLARSSL_SHA1#ifndef LWIP_INCLUDED_POLARSSL_DES#ifndef LWIP_INCLUDED_POLARSSL_ARC4#ifndef PPP_NUM_TIMEOUTS#ifndef FREERTOS_CONFIG_H#ifndef PROJDEFS_H#ifndef pdMS_TO_TICKS#ifndef configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES#ifndef DEPRECATED_DEFINITIONS_H#ifndef PORTMACRO_H#ifndef portSUPPRESS_TICKS_AND_SLEEP#ifndef configUSE_PORT_OPTIMISED_TASK_SELECTION#ifndef portFORCE_INLINE#ifndef MPU_WRAPPERS_H#ifndef MPU_WRAPPERS_INCLUDED_FROM_API_FILE#ifndef PORTABLE_H#ifndef portENTER_CRITICAL#ifndef portBYTE_ALIGNMENT_MASK#ifndef portNUM_CONFIGURABLE_REGIONS#ifndef portHAS_STACK_OVERFLOW_CHECKING#ifndef portARCH_NAME#ifndef configUSE_NEWLIB_REENTRANT#ifndef configMINIMAL_STACK_SIZE#ifndef configMAX_PRIORITIES#ifndef configUSE_PREEMPTION#ifndef configUSE_IDLE_HOOK#ifndef configUSE_TICK_HOOK#ifndef configUSE_16_BIT_TICKS#ifndef configUSE_CO_ROUTINES#ifndef INCLUDE_vTaskPrioritySet#ifndef INCLUDE_uxTaskPriorityGet#ifndef INCLUDE_vTaskDelete#ifndef INCLUDE_vTaskSuspend#ifndef INCLUDE_vTaskDelayUntil#ifndef INCLUDE_vTaskDelay#ifndef INCLUDE_xTaskGetIdleTaskHandle#ifndef INCLUDE_xTaskAbortDelay#ifndef INCLUDE_xQueueGetMutexHolder#ifndef INCLUDE_xSemaphoreGetMutexHolder#ifndef INCLUDE_xTaskGetHandle#ifndef INCLUDE_uxTaskGetStackHighWaterMark#ifndef INCLUDE_uxTaskGetStackHighWaterMark2#ifndef INCLUDE_eTaskGetState#ifndef INCLUDE_xTaskResumeFromISR#ifndef INCLUDE_xTimerPendFunctionCall#ifndef INCLUDE_xTaskGetSchedulerState#ifndef INCLUDE_xTaskGetCurrentTaskHandle#ifndef configMAX_CO_ROUTINE_PRIORITIES#ifndef configUSE_DAEMON_TASK_STARTUP_HOOK#ifndef configUSE_APPLICATION_TASK_TAG#ifndef configNUM_THREAD_LOCAL_STORAGE_POINTERS#ifndef configUSE_RECURSIVE_MUTEXES#ifndef configUSE_MUTEXES#ifndef configUSE_TIMERS#ifndef configUSE_COUNTING_SEMAPHORES#ifndef configUSE_ALTERNATIVE_API#ifndef portCRITICAL_NESTING_IN_TCB#ifndef configMAX_TASK_NAME_LEN#ifndef configIDLE_SHOULD_YIELD#ifndef configASSERT#ifndef portMEMORY_BARRIER#ifndef configTIMER_TASK_PRIORITY#ifndef configTIMER_QUEUE_LENGTH#ifndef configTIMER_TASK_STACK_DEPTH#ifndef portSET_INTERRUPT_MASK_FROM_ISR#ifndef portCLEAR_INTERRUPT_MASK_FROM_ISR#ifndef portCLEAN_UP_TCB#ifndef portPRE_TASK_DELETE_HOOK#ifndef portSETUP_TCB#ifndef configQUEUE_REGISTRY_SIZE#ifndef portPOINTER_SIZE_TYPE#ifndef traceSTART#ifndef traceEND#ifndef traceTASK_SWITCHED_IN#ifndef traceINCREASE_TICK_COUNT#ifndef traceLOW_POWER_IDLE_BEGIN#ifndef traceLOW_POWER_IDLE_END#ifndef traceTASK_SWITCHED_OUT#ifndef traceTASK_PRIORITY_INHERIT#ifndef traceTASK_PRIORITY_DISINHERIT#ifndef traceBLOCKING_ON_QUEUE_RECEIVE#ifndef traceBLOCKING_ON_QUEUE_PEEK#ifndef traceBLOCKING_ON_QUEUE_SEND#ifndef configCHECK_FOR_STACK_OVERFLOW#ifndef configRECORD_STACK_HIGH_ADDRESS#ifndef configINCLUDE_FREERTOS_TASK_C_ADDITIONS_H#ifndef traceMOVED_TASK_TO_READY_STATE#ifndef tracePOST_MOVED_TASK_TO_READY_STATE#ifndef traceQUEUE_CREATE#ifndef traceQUEUE_CREATE_FAILED#ifndef traceCREATE_MUTEX#ifndef traceCREATE_MUTEX_FAILED#ifndef traceGIVE_MUTEX_RECURSIVE#ifndef traceGIVE_MUTEX_RECURSIVE_FAILED#ifndef traceTAKE_MUTEX_RECURSIVE#ifndef traceTAKE_MUTEX_RECURSIVE_FAILED#ifndef traceCREATE_COUNTING_SEMAPHORE#ifndef traceCREATE_COUNTING_SEMAPHORE_FAILED#ifndef traceQUEUE_SEND#ifndef traceQUEUE_SEND_FAILED#ifndef traceQUEUE_RECEIVE#ifndef traceQUEUE_PEEK#ifndef traceQUEUE_PEEK_FAILED#ifndef traceQUEUE_PEEK_FROM_ISR#ifndef traceQUEUE_RECEIVE_FAILED#ifndef traceQUEUE_SEND_FROM_ISR#ifndef traceQUEUE_SEND_FROM_ISR_FAILED#ifndef traceQUEUE_RECEIVE_FROM_ISR#ifndef traceQUEUE_RECEIVE_FROM_ISR_FAILED#ifndef traceQUEUE_PEEK_FROM_ISR_FAILED#ifndef traceQUEUE_DELETE#ifndef traceTASK_CREATE#ifndef traceTASK_CREATE_FAILED#ifndef traceTASK_DELETE#ifndef traceTASK_DELAY_UNTIL#ifndef traceTASK_DELAY#ifndef traceTASK_PRIORITY_SET#ifndef traceTASK_SUSPEND#ifndef traceTASK_RESUME#ifndef traceTASK_RESUME_FROM_ISR#ifndef traceTASK_INCREMENT_TICK#ifndef traceTIMER_CREATE#ifndef traceTIMER_CREATE_FAILED#ifndef traceTIMER_COMMAND_SEND#ifndef traceTIMER_EXPIRED#ifndef traceTIMER_COMMAND_RECEIVED#ifndef traceMALLOC#ifndef traceFREE#ifndef traceEVENT_GROUP_CREATE#ifndef traceEVENT_GROUP_CREATE_FAILED#ifndef traceEVENT_GROUP_SYNC_BLOCK#ifndef traceEVENT_GROUP_SYNC_END#ifndef traceEVENT_GROUP_WAIT_BITS_BLOCK#ifndef traceEVENT_GROUP_WAIT_BITS_END#ifndef traceEVENT_GROUP_CLEAR_BITS#ifndef traceEVENT_GROUP_CLEAR_BITS_FROM_ISR#ifndef traceEVENT_GROUP_SET_BITS#ifndef traceEVENT_GROUP_SET_BITS_FROM_ISR#ifndef traceEVENT_GROUP_DELETE#ifndef tracePEND_FUNC_CALL#ifndef tracePEND_FUNC_CALL_FROM_ISR#ifndef traceQUEUE_REGISTRY_ADD#ifndef traceTASK_NOTIFY_TAKE_BLOCK#ifndef traceTASK_NOTIFY_TAKE#ifndef traceTASK_NOTIFY_WAIT_BLOCK#ifndef traceTASK_NOTIFY_WAIT#ifndef traceTASK_NOTIFY#ifndef traceTASK_NOTIFY_FROM_ISR#ifndef traceTASK_NOTIFY_GIVE_FROM_ISR#ifndef traceSTREAM_BUFFER_CREATE_FAILED#ifndef traceSTREAM_BUFFER_CREATE_STATIC_FAILED#ifndef traceSTREAM_BUFFER_CREATE#ifndef traceSTREAM_BUFFER_DELETE#ifndef traceSTREAM_BUFFER_RESET#ifndef traceBLOCKING_ON_STREAM_BUFFER_SEND#ifndef traceSTREAM_BUFFER_SEND#ifndef traceSTREAM_BUFFER_SEND_FAILED#ifndef traceSTREAM_BUFFER_SEND_FROM_ISR#ifndef traceBLOCKING_ON_STREAM_BUFFER_RECEIVE#ifndef traceSTREAM_BUFFER_RECEIVE#ifndef traceSTREAM_BUFFER_RECEIVE_FAILED#ifndef traceSTREAM_BUFFER_RECEIVE_FROM_ISR#ifndef configGENERATE_RUN_TIME_STATS#ifndef portCONFIGURE_TIMER_FOR_RUN_TIME_STATS#ifndef portGET_RUN_TIME_COUNTER_VALUE#ifndef portALT_GET_RUN_TIME_COUNTER_VALUE#ifndef configUSE_MALLOC_FAILED_HOOK#ifndef portPRIVILEGE_BIT#ifndef portYIELD_WITHIN_API#ifndef configEXPECTED_IDLE_TIME_BEFORE_SLEEP#ifndef configUSE_TICKLESS_IDLE#ifndef configPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING#ifndef configPRE_SLEEP_PROCESSING#ifndef configPOST_SLEEP_PROCESSING#ifndef configUSE_QUEUE_SETS#ifndef portTASK_USES_FLOATING_POINT#ifndef portALLOCATE_SECURE_CONTEXT#ifndef portDONT_DISCARD#ifndef configUSE_TIME_SLICING#ifndef configINCLUDE_APPLICATION_DEFINED_PRIVILEGED_FUNCTIONS#ifndef configUSE_STATS_FORMATTING_FUNCTIONS#ifndef portASSERT_IF_INTERRUPT_PRIORITY_INVALIDbreak;#ifndef configUSE_TRACE_FACILITY#ifndef mtCOVERAGE_TEST_MARKER#ifndef mtCOVERAGE_TEST_DELAY#ifndef portASSERT_IF_IN_ISR#ifndef configAPPLICATION_ALLOCATED_HEAP#ifndef configUSE_TASK_NOTIFICATIONS#ifndef configUSE_POSIX_ERRNO#ifndef portTICK_TYPE_IS_ATOMIC#ifndef configSUPPORT_STATIC_ALLOCATION#ifndef configSUPPORT_DYNAMIC_ALLOCATION#ifndef configSTACK_DEPTH_TYPE#ifndef configMESSAGE_BUFFER_LENGTH_TYPE#ifndef configINITIAL_TICK_COUNT#ifndef configENABLE_BACKWARD_COMPATIBILITY#ifndef configPRINTF#ifndef configMAX#ifndef configMIN#ifndef configUSE_TASK_FPU_SUPPORT#ifndef configENABLE_MPU#ifndef configENABLE_FPU#ifndef configENABLE_TRUSTZONE#ifndef configRUN_FREERTOS_SECURE_ONLY#ifndef TIMERS_H#ifndef SEMAPHORE_H#ifndef EVENT_GROUPS_H#ifndef __SYS_ARCH_H__#ifndef LWIP_HDR_SYS_H#ifndef LWIP_COMPAT_MUTEX#ifndef sys_mutex_valid#ifndef sys_mutex_set_invalid#ifndef sys_sem_valid#ifndef sys_sem_set_invalid#ifndef sys_sem_valid_val#ifndef sys_sem_set_invalid_val#ifndef sys_arch_mbox_tryfetch#ifndef sys_mbox_valid#ifndef sys_mbox_set_invalid#ifndef sys_mbox_valid_val#ifndef sys_mbox_set_invalid_val#ifndef sys_jiffies#ifndef SYS_ARCH_PROTECT#ifndef SYS_ARCH_INC#ifndef SYS_ARCH_DEC#ifndef SYS_ARCH_GET#ifndef SYS_ARCH_SET#ifndef SYS_ARCH_LOCKED#ifndef _SYS_STAT_H#ifndef _STAT_H_#ifndef _SYS__DEFAULT_FCNTL_H_#ifndef _SYS_FCNTL_H_#ifndef _SYS_TIMES_H#ifndef _REENT_H_#ifndef _SYS_UNISTD_H#ifndef _UNISTD_H_#ifndef _SYS_WAIT_H#ifndef FreeRTOS#ifndef __MAIN_H#ifndef __ENCODE_H#ifndef __APP_ETHERNET_H#ifndef __ETHERNETIF_H__#ifndef __CAMERA_H#ifndef __S5K5CAG_H#ifndef __OV5640_H#ifndef __STM32F769I_EVAL_CAMERA_H#ifndef __RTP_H#ifndef __RTSP_H#ifndef __STM32F7xx_IT_H#ifndef __LCD_LOG_CONF_H#ifndef __LCD_LOG_H__{ ... }#pragma GCC diagnostic push#pragma GCC diagnostic ignored "-Wsign-conversion"#pragma GCC diagnostic ignored "-Wconversion"#pragma GCC diagnostic ignored "-Wunused-parameter"#pragma GCC diagnostic ignored "-Wpacked"#pragma GCC diagnostic ignored "-Wattributes"#pragma GCC diagnostic pop#pragma push_macro("signed")#pragma push_macro("unsigned")#pragma push_macro("char")#pragma push_macro("short")#pragma push_macro("__int20")#pragma push_macro("__int20__")#pragma push_macro("int")#pragma push_macro("long")#pragma pop_macro("signed")#pragma pop_macro("unsigned")#pragma pop_macro("char")#pragma pop_macro("short")#pragma pop_macro("__int20")#pragma pop_macro("__int20__")#pragma pop_macro("int")#pragma pop_macro("long")ExprStmt#ifdef __cplusplus#ifdef SCB_SHCSR_MEMFAULTENA_Msk#ifdef CMSIS_NVIC_VIRTUAL#ifdef CMSIS_VECTAB_VIRTUAL#ifdef USE_HAL_DRIVER#ifdef DCMI_CR_BSM#ifdef HAL_ETH_USE_PTP#ifdef HAL_RCC_MODULE_ENABLED#ifdef HAL_GPIO_MODULE_ENABLED#ifdef HAL_DMA_MODULE_ENABLED#ifdef HAL_CORTEX_MODULE_ENABLED#ifdef HAL_ADC_MODULE_ENABLED#ifdef HAL_CAN_MODULE_ENABLED#ifdef HAL_CAN_LEGACY_MODULE_ENABLED#ifdef HAL_CEC_MODULE_ENABLED#ifdef HAL_CRC_MODULE_ENABLED#ifdef HAL_CRYP_MODULE_ENABLED#ifdef HAL_DMA2D_MODULE_ENABLED#ifdef HAL_DAC_MODULE_ENABLED#ifdef HAL_DCMI_MODULE_ENABLED#ifdef HAL_ETH_MODULE_ENABLED#ifdef HAL_ETH_LEGACY_MODULE_ENABLED#ifdef HAL_FLASH_MODULE_ENABLED#ifdef HAL_SRAM_MODULE_ENABLED#ifdef HAL_NOR_MODULE_ENABLED#ifdef HAL_NAND_MODULE_ENABLED#ifdef HAL_SDRAM_MODULE_ENABLED#ifdef HAL_HASH_MODULE_ENABLED#ifdef HAL_I2C_MODULE_ENABLED#ifdef HAL_I2S_MODULE_ENABLED#ifdef HAL_IWDG_MODULE_ENABLED#ifdef HAL_LPTIM_MODULE_ENABLED#ifdef HAL_LTDC_MODULE_ENABLED#ifdef HAL_PWR_MODULE_ENABLED#ifdef HAL_QSPI_MODULE_ENABLED#ifdef HAL_RNG_MODULE_ENABLED#ifdef HAL_RTC_MODULE_ENABLED#ifdef HAL_SAI_MODULE_ENABLED#ifdef HAL_SD_MODULE_ENABLED#ifdef HAL_SPDIFRX_MODULE_ENABLED#ifdef HAL_SPI_MODULE_ENABLED#ifdef HAL_TIM_MODULE_ENABLED#ifdef HAL_UART_MODULE_ENABLED#ifdef HAL_USART_MODULE_ENABLED#ifdef HAL_IRDA_MODULE_ENABLED#ifdef HAL_SMARTCARD_MODULE_ENABLED#ifdef HAL_WWDG_MODULE_ENABLED#ifdef HAL_PCD_MODULE_ENABLED#ifdef HAL_HCD_MODULE_ENABLED#ifdef HAL_DFSDM_MODULE_ENABLED#ifdef HAL_DSI_MODULE_ENABLED#ifdef HAL_JPEG_MODULE_ENABLED#ifdef HAL_MDIOS_MODULE_ENABLED#ifdef USE_FULL_ASSERT#ifdef portREMOVE_STATIC_QUALIFIER#ifdef configTASK_RETURN_ADDRESS#ifdef WORKAROUND_PMU_CM001#ifdef _REENT_SMALL#ifdef __CUSTOM_FILE_IO__#ifdef __CYGWIN__#ifdef _REENT_BACKWARD_BINARY_COMPAT#ifdef _MB_CAPABLE#ifdef _REENT_CHECK_VERIFY#ifdef configUSE_APPLICATION_TASK_TAG#ifdef FREERTOS_TASKS_C_ADDITIONS_INIT#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE#ifdef portLU_PRINTF_SPECIFIER_REQUIRED#ifdef FREERTOS_MODULE_TEST#ifdef _WIN32#ifdef JPEG_INTERNALS#ifdef JPEG_CJPEG_DJPEG#ifdef __BEOS__#ifdef _BSD_WCHAR_T_#ifdef _BSD_RUNE_T_#ifdef _GCC_PTRDIFF_T_#ifdef _GCC_SIZE_T_#ifdef _GCC_WCHAR_T_#ifdef _GCC_PTRDIFF_T#ifdef _GCC_SIZE_T#ifdef _GCC_WCHAR_T#ifdef __GNUG__#ifdef _STDDEF_H#ifdef __i386__#ifdef __GNUC__#ifdef __LARGE64_FILES#ifdef __BUFSIZ__#ifdef __FOPEN_MAX__#ifdef __FILENAME_MAX__#ifdef __L_tmpnam__#ifdef _LIBC#ifdef __SCLE#ifdef __SINGLE_THREAD__#ifdef HAVE_STDDEF_H#ifdef HAVE_STDLIB_H#ifdef NEED_SYS_TYPES_H#ifdef NEED_BSD_STRINGS#ifdef HAVE_UNSIGNED_CHAR#ifdef CHAR_IS_UNSIGNED#ifdef HAVE_UNSIGNED_SHORT#ifdef HAVE_PROTOTYPES#ifdef NEED_FAR_POINTERS#ifdef JPEG_INTERNAL_OPTIONS#ifdef RIGHT_SHIFT_IS_UNSIGNED#ifdef NEED_SHORT_EXTERNAL_NAMES#ifdef USE_FMEM#ifdef INCOMPLETE_TYPES_BROKEN#ifdef JMAKE_ENUM_LIST#ifdef JFILE#ifdef CALCULATE_SPECTRAL_CONDITIONING#ifdef ENTROPY_OPT_SUPPORTED#ifdef C_MULTISCAN_FILES_SUPPORTED#ifdef FULL_COEF_BUFFER_SUPPORTED#ifdef SHORTxSHORT_32#ifdef SHORTxLCONST_32#ifdef DCT_FLOAT_SUPPORTED#ifdef DCT_ISLOW_SUPPORTED#ifdef DCT_SCALING_SUPPORTED#ifdef FAST_DIVIDE#ifdef DCT_IFAST_SUPPORTED#ifdef PROVIDE_ISLOW_TABLES#ifdef FULL_MAIN_BUFFER_SUPPORTED#ifdef C_ARITH_CODING_SUPPORTED#ifdef C_PROGRESSIVE_SUPPORTED#ifdef INPUT_SMOOTHING_SUPPORTED#ifdef CONTEXT_ROWS_SUPPORTED#ifdef QUANT_2PASS_SUPPORTED#ifdef D_MULTISCAN_FILES_SUPPORTED#ifdef BLOCK_SMOOTHING_SUPPORTED#ifdef IDCT_SCALING_SUPPORTED#ifdef SLOW_SHIFT_32#ifdef AVOID_TABLES#ifdef D_ARITH_CODING_SUPPORTED#ifdef SAVE_MARKERS_SUPPORTED#ifdef UPSAMPLE_MERGING_SUPPORTED#ifdef QUANT_1PASS_SUPPORTED#ifdef USE_WINDOWS_MESSAGEBOX#ifdef USE_ACCURATE_ROUNDING#ifdef USE_MSDOS_MEMMGR#ifdef USE_MAC_MEMMGR#ifdef USE_HEAP_MEM#ifdef MEM_STATS#ifdef FMEMCOPY#ifdef LWIP_HOOK_FILENAME#ifdef LWIP_DEBUG#ifdef LWIP_HOOK_NETCONN_EXTERNAL_RESOLVE#ifdef LWIP_HOOK_SOCKETS_GETSOCKOPT#ifdef LWIP_HOOK_SOCKETS_SETSOCKOPT#ifdef TCPIP_THREAD_TEST#ifdef CHECKSUM_BY_HARDWARE#ifdef __VFP_FP__#ifdef __ARMEL__#ifdef __ARM_FP#ifdef __epiphany__#ifdef __hppa__#ifdef __nds32__#ifdef __big_endian__#ifdef __SPU__#ifdef __sparc__#ifdef __LITTLE_ENDIAN_DATA__#ifdef __HAVE_SHORT_DOUBLE__#ifdef __sh__#ifdef __LITTLE_ENDIAN__#ifdef _AM29K#ifdef __riscv#ifdef __i960__#ifdef GCC_MCF5235#ifdef COLDFIRE_V2_GCC#ifdef COLDFIRE_V2_CODEWARRIOR#ifdef GCC_PPC405#ifdef GCC_PPC440#ifdef _16FX_SOFTUNE#ifdef BCC_INDUSTRIAL_PC_PORT#ifdef BCC_FLASH_LITE_186_PORT#ifdef __AVR32_AVR32A__#ifdef __ICCAVR32__#ifdef __CORE__#ifdef __91467D#ifdef __96340#ifdef __IAR_V850ES_Fx3__#ifdef __IAR_V850ES_Jx3__#ifdef __IAR_V850ES_Jx3_L__#ifdef __IAR_V850ES_Jx2__#ifdef __IAR_V850ES_Hx2__#ifdef __IAR_78K0R_Kx3__#ifdef __IAR_78K0R_Kx3L__#ifdef configASSERT#ifdef portUSING_MPU_WRAPPERS#ifdef FreeRTOS#ifdef USE_LCD#ifdef PACK_STRUCT_USE_INCLUDESgoto ...continue;... = ...... , ...label ...:return ...declaration... /= ...... >>= ...... <<= ...... ^= ...... *= ...#ifdef __lm32__#ifdef __M32R__#ifdef __nvptx__#ifdef __TMS320C6X__#ifdef _BIG_ENDIAN#ifdef __TIC80__#ifdef __MIPSEL__#ifdef __MIPSEB__#ifdef __MMIX__#ifdef __D30V__#ifdef __W65__#ifdef __m88k__#ifdef __mn10300__#ifdef __mn10200__#ifdef __v800#ifdef __v850#ifdef __D10V__#ifdef __PPC__#ifdef __xstormy16__#ifdef __arc__#ifdef __ARC64__#ifdef __CRX__#ifdef __CSKY__#ifdef __CSKYBE__#ifdef __fr30__#ifdef __FT32__#ifdef __mcore__#ifdef __mt__#ifdef __frv__#ifdef __moxie__#ifdef __MOXIE_BIG_ENDIAN__#ifdef __ia64__#ifdef __BIG_ENDIAN__#ifdef __AVR__#ifdef __IP2K__#ifdef __iq2000__#ifdef __MAVERICK__#ifdef __m32c__#ifdef __CRIS__#ifdef __BFIN__#ifdef __x86_64__#ifdef __mep__#ifdef __MICROBLAZE__#ifdef __MSP430__#ifdef __PRU__#ifdef __RL78__#ifdef __RX__#ifdef __RX_BIG_ENDIAN__#ifdef __RX_16BIT_INTS__#ifdef __NIOS2__#ifdef __nios2_big_endian__#ifdef __VISIUM__#ifdef __AMDGCN__#ifdef __XTENSA_EL__#ifdef __XTENSA_EB__#ifdef _ISOC2X_SOURCE#ifdef _GNU_SOURCE#ifdef _ATFILE_SOURCE#ifdef _DEFAULT_SOURCE#ifdef __rtems__#ifdef __XMK__#ifdef __svr4__#ifdef __LP64__#ifdef __aarch64__#ifdef ___AM29K__#ifdef __SPE__#ifdef __MSP430X_LARGE__#ifdef INT_MAX#ifdef LONG_MAX#ifdef _WANT_REENT_SMALL#ifdef _WANT_USE_LONG_TIME_T#ifdef _WANT_USE_GDTOA#ifdef _WANT_REENT_BACKWARD_BINARY_COMPAT#ifdef _WANT_REENT_THREAD_LOCAL#ifdef _MB_EXTENDED_CHARSETS_ALL#ifdef _HAVE_STD_CXX#ifdef __INT8_TYPE__#ifdef __UINT8_TYPE__#ifdef __INT16_TYPE__#ifdef __UINT16_TYPE__#ifdef __INT32_TYPE__#ifdef __UINT32_TYPE__#ifdef __INT64_TYPE__#ifdef __UINT64_TYPE__#ifdef __INT_LEAST8_TYPE__#ifdef __UINT_LEAST8_TYPE__#ifdef __INT_LEAST16_TYPE__#ifdef __UINT_LEAST16_TYPE__#ifdef __INT_LEAST32_TYPE__#ifdef __UINT_LEAST32_TYPE__#ifdef __INT_LEAST64_TYPE__#ifdef __UINT_LEAST64_TYPE__#ifdef __INTPTR_TYPE__#ifdef __UINTPTR_TYPE__#ifdef __ELF__#ifdef __STDC__#ifdef _KERNEL#ifdef __SIZE_TYPE__#ifdef NDEBUG#ifdef _HAVE_LONG_DOUBLE#ifdef _STDARG_H#ifdef _BSD_VA_LIST#ifdef __i860__#ifdef _SCO_DS#ifdef ___int8_t_defined#ifdef ___int16_t_defined#ifdef ___int32_t_defined#ifdef ___int64_t_defined#ifdef __ARMEB__#ifdef __TM_GMTOFF#ifdef __TM_ZONE#ifdef HAVE_GETDATE#ifdef ___int_least8_t_defined#ifdef ___int_least16_t_defined#ifdef ___int_least32_t_defined#ifdef ___int_least64_t_defined#ifdef __INT_FAST8_TYPE__#ifdef __INT_FAST16_TYPE__#ifdef __INT_FAST32_TYPE__#ifdef __INT_FAST64_TYPE__#ifdef __UINTPTR_MAX__#ifdef __INT8_MAX__#ifdef __INT_LEAST8_MAX__#ifdef __INT16_MAX__#ifdef __INT_LEAST16_MAX__#ifdef __INT32_MAX__#ifdef __INT_LEAST32_MAX__#ifdef __INT64_MAX__#ifdef __INT_LEAST64_MAX__#ifdef __INT_FAST8_MAX__#ifdef __INT_FAST16_MAX__#ifdef __INT_FAST32_MAX__#ifdef __INT_FAST64_MAX__#ifdef __INTMAX_MAX__#ifdef __UINTMAX_MAX__#ifdef __SIZE_MAX__#ifdef __PTRDIFF_MAX__#ifdef __WCHAR_MIN__#ifdef __WCHAR_MAX__#ifdef __WINT_MAX__#ifdef __WINT_MIN__#ifdef __INT8_C#ifdef __INT16_C#ifdef __INT32_C#ifdef __INT64_C#ifdef __INTMAX_C#ifdef _MB_LEN_MAX#ifdef __CHAR_UNSIGNED__#ifdef __BITINT_MAXWIDTH__#ifdef _GCC_NEXT_LIMITS_H#ifdef __HAVE_LOCALE_INFO__#ifdef __DOXYGEN__#ifdef SSIZE_MAX#ifdef NO_SYS_NO_TIMERS#ifdef LWIP_ERR_T#ifdef __ASMNAME#ifdef HTTPD_ADDITIONAL_CONTENT_TYPES#ifdef netif_get_client_data#ifdef LWIP_HOOK_IP4_ROUTE_SRC#ifdef HTTPD_MAX_WRITE_LEN#ifdef DNS_MAX_SOURCE_PORTS#ifdef DNS_SERVER_ADDRESS#ifdef DNS_LOOKUP_LOCAL_EXTERN#ifdef LWIP_PROVIDE_ERRNO#ifdef LWIP_ERRNO_STDINCLUDE#ifdef LWIP_ERRNO_INCLUDE#ifdef PPP_INCLUDE_SETTINGS_HEADER#ifdef HAVE_MULTILINK#ifdef MAXOCTETS#ifdef MEMP_NUM_TCPIP_MSG#ifdef TCP_REXMIT_DEBUG#ifdef RAW_STATS#ifdef ETHARP_QUEUE_FIRST#ifdef ETHARP_ALWAYS_INSERT#ifdef LWIP_HOOK_MEMP_AVAILABLE#ifdef DHCP_GLOBAL_XID_HEADER#ifdef DHCP_GLOBAL_XID#ifdef LWIP_HOOK_ETHARP_GET_GW#ifdef LWIP_RAND#ifdef LWIP_HOOK_IP4_CANFORWARD#ifdef LWIP_HOOK_IP4_INPUT#ifdef LWIP_HOOK_TCP_ISN#ifdef LWIP_HOOK_TCP_INPACKET_PCB#ifdef TCP_OOSEQ_BYTES_LIMIT#ifdef TCP_OOSEQ_PBUFS_LIMIT#ifdef LWIP_HOOK_TCP_OUT_TCPOPT_LENGTH#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS#ifdef ETHARP_HWADDR_LEN#ifdef LWIP_HOOK_VLAN_CHECK#ifdef LWIP_HOOK_UNKNOWN_ETH_PROTOCOL#ifdef __NVIC_PRIO_BITS#ifdef OPEN_WATCOM_INDUSTRIAL_PC_PORT#ifdef OPEN_WATCOM_FLASH_LITE_186_PORT#ifdef GCC_MEGA_AVR#ifdef IAR_MEGA_AVR#ifdef MPLAB_PIC24_PORT#ifdef MPLAB_DSPIC_PORT#ifdef MPLAB_PIC18F_PORT#ifdef MPLAB_PIC32MX_PORT#ifdef _FEDPICC#ifdef SDCC_CYGNAL#ifdef GCC_ARM7#ifdef GCC_ARM7_ECLIPSE#ifdef ROWLEY_LPC23xx#ifdef IAR_MSP430#ifdef GCC_MSP430#ifdef ROWLEY_MSP430#ifdef ARM7_LPC21xx_KEIL_RVDS#ifdef SAM7_GCC#ifdef SAM7_IAR#ifdef SAM9XE_IAR#ifdef LPC2000_IAR#ifdef STR71X_IAR#ifdef STR75X_IAR#ifdef STR75X_GCC#ifdef STR91X_IAR#ifdef GCC_H8S#ifdef GCC_AT91FR40008#ifdef RVDS_ARMCM3_LM3S102#ifdef GCC_ARMCM3_LM3S102#ifdef GCC_ARMCM3#ifdef IAR_ARM_CM3#ifdef IAR_ARMCM3_LM#ifdef HCS12_CODE_WARRIOR#ifdef MICROBLAZE_GCC#ifdef TERN_EE#ifdef GCC_HCS12(uint8_t)...(uint16_t)...(unsigned long)...(uint32_t)...(long)...(int)...(int32_t)...(dp83848_DeInit_Func)...(dp83848_Init_Func)...(IO_ModeTypedef)...(uint8_t *)...(FunctionalState)...(void)...(unsigned int)...(JOYState_TypeDef)...(HAL_StatusTypeDef)...(IRQn_Type)...(RCC_TypeDef *)...(GPIO_TypeDef *)...(const I2C_HandleTypeDef *)...(I2C_TypeDef *)...(ADC_TypeDef *)...(uint32_t *)...(void *)...(BSP_IO_PinStateTypeDef)...(GPIO_PinState)...(Text_AlignModeTypdef)...(LCD_OrientationTypeDef)...(int16_t)...(sFONT *)...(volatile uint32_t *)...(float)...(volatile uint16_t *)...(volatile uint8_t *)...(LTDC_TypeDef *)...(LTDC_Layer_TypeDef *)...(DSI_TypeDef *)...(SDMMC_TypeDef *)...(DMA_Stream_TypeDef *)...(FMC_Bank5_6_TypeDef *)...(HAL_LockTypeDef)...(DMA2D_HandleTypeDef *)...(DMA_HandleTypeDef *)...(HAL_DMA_StateTypeDef)...(..(*)(..))...(HAL_DMA2D_StateTypeDef)...(DMA_Base_Registers *)...(const volatile uint32_t *)...(const uint8_t *)...(USART_TypeDef *)...(IO_DrvTypeDef *)...(DMA2D_TypeDef *)...(MPU_Type *)...(SCB_Type *)...(SysTick_Type *)...(HAL_DMA_MemoryTypeDef)...(HAL_DMA_CallbackIDTypeDef)...(HAL_DCMI_StateTypeDef)...(DCMI_HandleTypeDef *)...(ADC_Common_TypeDef *)...(DSI_HandleTypeDef *)...(HAL_DSI_StateTypeDef)...(ADC_HandleTypeDef *)...(DMA_TypeDef *)...(HAL_I2C_StateTypeDef)...(FlagStatus)...(HAL_I2C_ModeTypeDef)...(I2C_HandleTypeDef *)...(SYSCFG_TypeDef *)...(FLASH_TypeDef *)...(EXTI_TypeDef *)...(HAL_ETH_StateTypeDef)...(const ETH_MACFilterConfigTypeDef *)...(ETH_MACFilterConfigTypeDef *)...(ETH_DMAConfigTypeDef *)...(ETH_MACConfigTypeDef *)...(ETH_DMADescTypeDef *)...(__ETH_BufferTypeDef *)...(const ETH_MACConfigTypeDef *)...(const ETH_DMAConfigTypeDef *)...(HAL_LTDC_StateTypeDef)...(SDRAM_HandleTypeDef *)...(HAL_SDRAM_StateTypeDef)...(HAL_TIM_ChannelStateTypeDef)...(HAL_TIM_StateTypeDef)...(TIM_HandleTypeDef *)...(HAL_TIM_DMABurstStateTypeDef)...(HAL_TIM_ActiveChannel)...(TIM_TypeDef *)...(LTDC_HandleTypeDef *)...(PWR_TypeDef *)...(const TIM_Base_InitTypeDef *)...(unsigned short)...(HAL_TickFreqTypeDef)...(FMC_Bank1_TypeDef *)...(FMC_Bank1E_TypeDef *)...(ITM_Type *)...(NVIC_Type *)...(DBGMCU_TypeDef *)...(char)...(const char *)...(TaskHandle_t)...(const void *)...(TickType_t)...(BaseType_t)...(UBaseType_t)...(BaseType_t *)...(size_t)...(eNotifyAction)...(const List_t *)...(xLIST *)...(List_t *)...(QueueDefinition *)...(int8_t)...(Queue_t *)...(const Queue_t *)...(int8_t *)...(TimeOut_t *)...(TickType_t *)...(tskTaskControlBlock *)...(eTaskState)...(TaskStatus_t *)...(TCB_t *)...(const TCB_t *)...(const uint32_t *)...(INT32)...(JDIMENSION)...(UINT16)...(UINT8)...(JSAMPLE)...(j_decompress_ptr)...(jpeg_component_info *)...(JSAMPARRAY)...(j_common_ptr)...(jpeg_saved_marker_ptr)...(J_DCT_METHOD)...(J_COLOR_SPACE)...(JHUFF_TBL *)...(JQUANT_TBL *)...(jpeg_memory_mgr *)...(jpeg_downsampler *)...(jpeg_c_prep_controller *)...(const jpeg_scan_info *)...(my_prep_ptr)...(my_downsample_ptr)...(void **)...(ETH_HandleTypeDef *)...(ETH_TxPacketConfigTypeDef *)...(FLASH_ProcedureTypeDef)...(const ETH_TxPacketConfigTypeDef *)...(const TIM_OC_InitTypeDef *)...(uint64_t)...(RCC_ClkInitTypeDef *)...(RCC_OscInitTypeDef *)...(uint16_t *)...(UART_HandleTypeDef *)...(const uint16_t *)...(HAL_UART_RxEventTypeTypeDef)...(HAL_UART_StateTypeDef)...(HAL_UART_RxTypeTypeDef)...(char *)...(JSAMPROW)...(JSAMPROW *)...(JBLOCKROW)...(JBLOCKROW *)...(J_DITHER_MODE)...(JBLOCKARRAY)...(jpeg_color_quantizer *)...(DCTELEM)...(ISLOW_MULT_TYPE)...(ISLOW_MULT_TYPE *)...(jvirt_barray_control *)...(jvirt_barray_ptr)...(jvirt_sarray_control *)...(jvirt_sarray_ptr)...(my_memory_mgr *)...(my_mem_ptr)...(small_pool_struct *)...(small_pool_ptr)...(large_pool_struct *)...(large_pool_ptr)...(my_cquantize_ptr)...(FSERROR *)...(FSERRPTR)...(int(*)[16])...(ODITHER_MATRIX_PTR)...(UART_ClockSourceTypeDef)...(JSAMPLE *)...(J_BUF_MODE)...(jpeg_upsampler *)...(jpeg_decomp_master *)...(int *)...(jpeg_progress_mgr *)...(JOCTET *)...(INT32 *)...(my_master_ptr)...(my_upsample_ptr)...(unsigned char)...(unsigned char *)...(StackType_t *)...(const MemoryRegion_t *)...(TaskHandle_t *)...(volatile StackType_t *)...(INT16)...(JOCTET)...(JSAMPIMAGE)...(double)...(jpeg_scan_info *)...(jpeg_entropy_encoder *)...(jpeg_forward_dct *)...(jpeg_color_converter *)...(jpeg_c_coef_controller *)...(jpeg_destination_mgr *)...(arith_entropy_ptr)...(my_coef_ptr)...(my_cconvert_ptr)...(DCTELEM *)...(float *)...(my_fdct_ptr)...(const FMC_Bank5_6_TypeDef *)...(u8_t)...(ptrdiff_t)...(const int *)...(u16_t)...(netif *)...(s8_t)...(err_t)...(udp_pcb *)...(pbuf *)...(const ip_addr_t *)...(const netif *)...(tcp_pcb *)...(tcp_poll_fn)...(tcp_err_fn)...(tcp_sent_fn)...(tcp_recv_fn)...(u16_t *)...(err_t *)...(netconn *)...(netconn_evt)...(api_msg *)...(netbuf *)...(memp_t)...(ip_pcb *)...(netconn_state)...(lwip_ip_addr_type)...(pbuf_layer)...(pbuf_type)...(pbuf_rom *)...(ip4_addr_t *)...(const ip4_addr_t *)...(const ifreq *)...(unsigned long *)...(unsigned char **)...(JCOEF)...(JCOEFPTR)...(jvirt_barray_ptr *)...(const JOCTET *)...(jpeg_color_deconverter *)...(jpeg_entropy_decoder *)...(jpeg_d_coef_controller *)...(int(*)[64])...(jpeg_source_mgr *)...(my_mem_dest_ptr)...(jpeg_d_post_controller *)...(const char *const *)...(IFAST_MULT_TYPE)...(IFAST_MULT_TYPE *)...(FLOAT_MULT_TYPE *)...(my_post_ptr)...(u32_t)...(mem_ptr_t)...(u8_t *)...(mem_size_t)...(const memp_desc *)...(memp *)...(mem *)...(short)...(long long)...(ssize_t)...(tcpflags_t)...(netconn_type)...(netvector *)...(nfds_t)...(pollfd *)...(lwip_select_cb *)...(lwip_sock *)...(socklen_t)...(lwip_pollscan_opts)...(socklen_t *)...(sockaddr *)...(sockaddr_in *)...(sa_family_t)...(const lwip_select_cb *)...(__fd_mask)...(const pollfd *)...(timeval *)...(__size_t)...(iovec *)...(const msghdr *)...(msghdr *)...(const sockaddr *)...(const sockaddr_in *)...(tcp_accept_fn)...(ip_addr_t *)...(netconn **)...(sys_sem_t *)...(const u8_t *)...(const pbuf *)...(fs_file *)...(netif_addr_idx_t)...(http_state *)...(const u16_t *)...(const eth_addr *)...(eth_addr *)...(etharp_hdr *)...(inverse_DCT_method_ptr)...(JDIMENSION *)...(jpeg_inverse_dct *)...(jpeg_marker_reader *)...(jpeg_input_controller *)...(jpeg_d_main_controller *)...(FLOAT_MULT_TYPE)...(my_idct_ptr)...(huff_entropy_ptr)...(bit_buf_type)...(d_derived_tbl *)...(my_inputctl_ptr)...(my_main_ptr)...(my_marker_ptr)...(long *)...(boolean)...(jpeg_marker_writer *)...(jpeg_c_main_controller *)...(jpeg_comp_master *)...(c_derived_tbl *)...(JPEG_MARKER)...(c_pass_type)...(tcp_seg *)...(sys_timeo *)...(const tcp_pcb *)...(tcp_hdr *)...(const lwip_cyclic_timer *)...(tcpwnd_size_t)...(tcp_pcb_listen *)...(tcp_state)...(s32_t)...(u32_t *)...(s16_t)...(ip_hdr *)...(icmp_te_type)...(ip_reassdata *)...(pbuf_custom_ref *)...(ip_reass_helper *)...(QueueHandle_t)...(osStatus)...(os_mailQ_cb *)...(osMailQId)...(os_pool_cb *)...(osPoolId)...(const osPoolDef_t *)...(unsigned long long)...(suseconds_t)...(tcpip_callback_msg *)...(tcpip_msg *)...(tcpip_msg_type)...(int64_t)...(sbintime_t)...(const fsdata_file *)...(fsdata_file *)...(size_t *)...(FSERROR)...(histcell)...(hist2d)...(hist3d)...(box *)...(boxptr)...(const netvector *)...(netbuf **)...(ErrorStatus)...(DCMI_TypeDef *)...(tcp_pcb **)...(Led_TypeDef)...(ETH_MediaInterfaceTypeDef)...(const ETH_HandleTypeDef *)...(ETH_TypeDef *)...(osSemaphoreId)...(osThreadId)...(osPriority)...(tcpip_init_done_fn)...(pbuf_custom *)...(RTP_StatusTypeDef)...(RTSP_SessionStatusTypeDef)...(rtp_hdr_t *)...(osTimerId)...(TaskFunction_t)...(ListItem_t *)...(StackType_t)...(const volatile uint8_t *)...(BlockLink_t *)...(A_BLOCK_LINK *)...(const ip_hdr *)...(icmp_dur_type)...(ip4_addr_t **)...(netif **)...(eth_addr **)...(const ip4_addr_t **)...(icmp_echo_hdr *)...(netif_status_callback_fn)...(osMessageQId)...(os_pthread)...(unsigned int *)...(sys_prot_t)...(pbuf **)...(mode_t)...(caddr_t)...(udp_hdr *)...(eth_hdr *)...(RTSP_StatusTypeDef)...(const tcp_seg *)...reuse of declarationreuse of (uint32_t)...reuse of (int32_t)...reuse of (uint16_t)...reuse of (...)reuse of (long)...reuse of ExprStmtreuse of ... = ...reuse of { ... }reuse of return ...reuse of ... &= ...reuse of ... |= ...reuse of (int)...reuse of (unsigned long)...reuse of (dp83848_DeInit_Func)...reuse of (dp83848_Init_Func)...reuse of continue;reuse of break;reuse of label ...:reuse of ... ++reuse of (uint8_t)...reuse of (IO_ModeTypedef)...reuse of {...}reuse of mfxstm32l152_Initreuse of mfxstm32l152_DeInitreuse of mfxstm32l152_ReadIDreuse of mfxstm32l152_Resetreuse of mfxstm32l152_LowPowerreuse of mfxstm32l152_WakeUpreuse of mfxstm32l152_IDD_Startreuse of mfxstm32l152_IDD_Configreuse of mfxstm32l152_IDD_GetValuereuse of mfxstm32l152_IDD_EnableITreuse of mfxstm32l152_IDD_ClearITreuse of mfxstm32l152_IDD_GetITStatusreuse of mfxstm32l152_IDD_DisableITreuse of mfxstm32l152_Error_EnableITreuse of mfxstm32l152_Error_ClearITreuse of mfxstm32l152_Error_GetITStatusreuse of mfxstm32l152_Error_DisableITreuse of mfxstm32l152_Error_ReadSrcreuse of mfxstm32l152_Error_ReadMsgreuse of mfxstm32l152_IO_Startreuse of mfxstm32l152_IO_Configreuse of mfxstm32l152_IO_WritePinreuse of mfxstm32l152_IO_ReadPinreuse of mfxstm32l152_IO_EnableITreuse of mfxstm32l152_IO_DisableITreuse of mfxstm32l152_IO_ITStatusreuse of mfxstm32l152_IO_ClearITreuse of mfxstm32l152_TS_Startreuse of mfxstm32l152_TS_DetectTouchreuse of mfxstm32l152_TS_GetXYreuse of mfxstm32l152_TS_EnableITreuse of mfxstm32l152_TS_ClearITreuse of mfxstm32l152_TS_ITStatusreuse of mfxstm32l152_TS_DisableITreuse of (uint8_t *)...reuse of Channelreuse of 4reuse of ... == ...reuse of htimreuse of ChannelStatereuse of array to pointer conversionreuse of 1reuse of access to arrayreuse of 8reuse of 2reuse of 12reuse of 3reuse of 16reuse of 5reuse of ... ? ... : ...reuse of channel_statereuse of Statereuse of UNUSED(X)reuse of tmpregreuse of 0reuse of initializer for tmpregreuse of switch (...) ... reuse of TIM_CHANNEL_1reuse of assert_param(expr)reuse of TIM_CHANNEL_2reuse of TIM_CHANNEL_3reuse of TIM_CHANNEL_4reuse of case ...:reuse of Instancereuse of CCR1reuse of CCR2reuse of CCR3reuse of CCR4reuse of default: reuse of do (...) ...reuse of __HAL_LOCK(__HANDLE__)reuse of if (...) ... reuse of Lockreuse of HAL_LOCKEDreuse of HAL_BUSYreuse of HAL_TIM_STATE_BUSYreuse of __HAL_UNLOCK(__HANDLE__)reuse of call to TIM_SlaveTimer_SetConfigreuse of sSlaveConfigreuse of HAL_OKreuse of ... != ...reuse of HAL_TIM_STATE_READYreuse of HAL_UNLOCKEDreuse of HAL_ERRORreuse of __HAL_TIM_ENABLE_IT(__HANDLE__,__INTERRUPT__)reuse of DIERreuse of TIM_DIER_TIE_Mskreuse of TIM_DIER_TIEreuse of TIM_IT_TRIGGERreuse of TIM_DIER_TIE_Posreuse of 6reuse of ... << ...reuse of __HAL_TIM_DISABLE_DMA(__HANDLE__,__DMA__)reuse of TIM_DIER_TDE_Mskreuse of TIM_DIER_TDEreuse of TIM_DMA_TRIGGERreuse of TIM_DIER_TDE_Posreuse of 14reuse of ~ ...reuse of __HAL_TIM_DISABLE_IT(__HANDLE__,__INTERRUPT__)reuse of tmpcr2reuse of CR2reuse of TIM_CR2_TI1Sreuse of TIM_CR2_TI1S_Mskreuse of TIM_CR2_TI1S_Posreuse of 7reuse of TI1_Selectionreuse of statusreuse of initializer for statusreuse of tmpsmcrreuse of SMCRreuse of TIM_SMCR_SMSreuse of TIM_SMCR_SMS_Mskreuse of TIM_SMCR_SMS_Posreuse of TIM_SMCR_TSreuse of TIM_SMCR_TS_Mskreuse of TIM_SMCR_TS_Posreuse of 65543reuse of ... | ...reuse of TIM_SMCR_ETFreuse of TIM_SMCR_ETF_Mskreuse of TIM_SMCR_ETF_Posreuse of TIM_SMCR_ETPSreuse of TIM_SMCR_ETPS_Mskreuse of TIM_SMCR_ETPS_Posreuse of TIM_SMCR_ECEreuse of TIM_SMCR_ECE_Mskreuse of TIM_SMCR_ECE_Posreuse of TIM_SMCR_ETPreuse of TIM_SMCR_ETP_Mskreuse of TIM_SMCR_ETP_Posreuse of 15reuse of TIM_CLOCKSOURCE_INTERNALreuse of TIM_SMCR_ETPS_0reuse of TIM_CLOCKSOURCE_ETRMODE1reuse of TIM_TS_ETRFreuse of TIM_SMCR_TS_0reuse of TIM_SMCR_TS_1reuse of TIM_SMCR_TS_2reuse of TIM_SLAVEMODE_EXTERNAL1reuse of TIM_SMCR_SMS_2reuse of TIM_SMCR_SMS_1reuse of TIM_SMCR_SMS_0reuse of TIM_CLOCKSOURCE_ETRMODE2reuse of TIM_SMCR_ETPS_1reuse of TIM_CLOCKSOURCE_TI1reuse of TIM_TS_TI1FP1reuse of TIM_CLOCKSOURCE_TI2reuse of TIM_TS_TI2FP2reuse of TIM_CLOCKSOURCE_TI1EDreuse of TIM_TS_TI1F_EDreuse of TIM_CLOCKSOURCE_ITR0reuse of TIM_TS_ITR0reuse of TIM_CLOCKSOURCE_ITR1reuse of TIM_TS_ITR1reuse of TIM_CLOCKSOURCE_ITR2reuse of TIM_TS_ITR2reuse of TIM_CLOCKSOURCE_ITR3reuse of TIM_TS_ITR3reuse of readvalreuse of initializer for readvalreuse of DP83848_ISFRreuse of DP83848_STATUS_READ_ERRORreuse of pObjreuse of IOreuse of ReadRegreuse of DevAddrreuse of 18reuse of & ...reuse of call to expressionreuse of ... >= ...reuse of Interruptreuse of ... & ...reuse of - ...reuse of DP83848_STATUS_OKreuse of ... < ...reuse of DP83848_IMRreuse of DP83848_STATUS_WRITE_ERRORreuse of 17reuse of WriteRegreuse of DP83848_BCRreuse of DP83848_BCR_LOOPBACKreuse of 16384reuse of bcrvaluereuse of initializer for bcrvaluereuse of DP83848_BCR_AUTONEGO_ENreuse of DP83848_BCR_SPEED_SELECTreuse of DP83848_BCR_DUPLEX_MODEreuse of DP83848_STATUS_100MBITS_FULLDUPLEXreuse of DP83848_STATUS_100MBITS_HALFDUPLEXreuse of DP83848_STATUS_10MBITS_FULLDUPLEXreuse of DP83848_STATUS_ERRORreuse of 4096reuse of 8192reuse of 256reuse of LinkStatereuse of DP83848_BSRreuse of DP83848_BSR_LINK_STATUSreuse of DP83848_STATUS_LINK_DOWNreuse of DP83848_STATUS_10MBITS_HALFDUPLEXreuse of DP83848_PHYSCSRreuse of DP83848_PHYSCSR_AUTONEGO_DONEreuse of DP83848_STATUS_AUTONEGO_NOTDONEreuse of DP83848_PHYSCSR_HCDSPEEDMASKreuse of DP83848_PHYSCSR_100BTX_FDreuse of DP83848_PHYSCSR_100BTX_HDreuse of DP83848_PHYSCSR_10BT_FDreuse of ... && ...reuse of /*!< 0x00000020 */reuse of /*!< 0x00000010 */reuse of /*!<OC5M[2:0] bits (Output Compare 5 Mode) */reuse of /*!< 0x00010070 */reuse of /*!<Output Compare 5 Preload enable */reuse of /*!< 0x00000008 */reuse of /*!<Output Compare 5 Fast enable */reuse of /*!< 0x00000004 */reuse of /******************  Bit definition for TIM_CCMR3 register  *******************/reuse of /*!< 0x00000002 */reuse of /*!< 0x00000001 */reuse of /*!<TI1_RMP[1:0] bits (TIM11 Input Capture 1 remap) */reuse of /*!< 0x00000003 */reuse of /*******************  Bit definition for TIM11_OR register  *******************/reuse of /*!< 0x00000080 */reuse of /*!< 0x00000040 */reuse of /*!<TI4_RMP[1:0] bits (TIM5 Input Capture 4 remap) */reuse of /*!< 0x000000C0 */reuse of /*******************  Bit definition for TIM5_OR register  *******************/reuse of /*!< 0x00000800 */reuse of /*!< 0x00000400 */reuse of /*!<TIM2 Internal trigger 1 remap */reuse of /*!< 0x00000C00 */reuse of /*******************  Bit definition for TIM2_OR register  *******************/reuse of /*!< 0x0800 */reuse of /*!< 0x0400 */reuse of /*!<ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap) */reuse of /*!< 0x0080 */reuse of /*!< 0x0040 */reuse of /*!<TI4_RMP[1:0] bits (TIM5 Input 4 remap)             */reuse of /*******************  Bit definition for TIM_OR register  *********************/reuse of /*!<DMA register for burst accesses                    */reuse of /*!< 0x0000FFFF */reuse of /*******************  Bit definition for TIM_DMAR register  *******************/reuse of /*!< 0x1000 */reuse of /*!< 0x0200 */reuse of /*!< 0x0100 */reuse of /*!<DBL[4:0] bits (DMA Burst Length) */reuse of /*!< 0x00001F00 */reuse of /*!< 0x0010 */reuse of /*!< 0x0008 */reuse of /*!< 0x0004 */reuse of /*!< 0x0002 */reuse of /*!< 0x0001 */reuse of /*!<DBA[4:0] bits (DMA Base Address) */reuse of /*!< 0x0000001F */reuse of /*******************  Bit definition for TIM_DCR register  ********************/reuse of /*!<Break Polarity for Break2 */reuse of /*!< 0x02000000 */reuse of /*!<Break enable for Break2 */reuse of /*!< 0x01000000 */reuse of /*!<Break Filter for Break2 */reuse of /*!< 0x00F00000 */reuse of /*!<Break Filter for Break1 */reuse of /*!< 0x000F0000 */reuse of /*!<Main Output enable                */reuse of /*!< 0x00008000 */reuse of /*!<Automatic Output enable           */reuse of /*!< 0x00004000 */reuse of /*!<Break Polarity                    */reuse of /*!< 0x00002000 */reuse of /*!<Break enable                      */reuse of /*!< 0x00001000 */reuse of /*!<Off-State Selection for Run mode  */reuse of /*!<Off-State Selection for Idle mode */reuse of /*!< 0x00000200 */reuse of /*!< 0x00000100 */reuse of /*!<LOCK[1:0] bits (Lock Configuration) */reuse of /*!< 0x00000300 */reuse of /*!<DTG[0:7] bits (Dead-Time Generator set-up) */reuse of /*!< 0x000000FF */reuse of /*******************  Bit definition for TIM_BDTR register  *******************/reuse of /*!<Capture/Compare 4 Value  */reuse of /*******************  Bit definition for TIM_CCR4 register  *******************/reuse of /*!<Capture/Compare 3 Value  */reuse of /*******************  Bit definition for TIM_CCR3 register  *******************/reuse of /*!<Capture/Compare 2 Value  */reuse of /*******************  Bit definition for TIM_CCR2 register  *******************/reuse of /*!<Capture/Compare 1 Value  */reuse of /*******************  Bit definition for TIM_CCR1 register  *******************/reuse of /*!<Repetition Counter Value */reuse of /*******************  Bit definition for TIM_RCR register  ********************/reuse of /*!<actual auto-reload Value */reuse of /*!< 0xFFFFFFFF */reuse of /*******************  Bit definition for TIM_ARR register  ********************/reuse of /*!<Prescaler Value          */reuse of /*******************  Bit definition for TIM_PSC register  ********************/reuse of /*!<Update interrupt flag copy (if UIFREMAP=1) */reuse of /*!< 0x80000000 */reuse of /*!<Counter Value            */reuse of /*******************  Bit definition for TIM_CNT register  ********************/reuse of /*!<Capture/Compare 6 output Polarity */reuse of /*!< 0x00200000 */reuse of /*!<Capture/Compare 6 output enable */reuse of /*!< 0x00100000 */reuse of /*!<Capture/Compare 5 output Polarity */reuse of /*!< 0x00020000 */reuse of /*!<Capture/Compare 5 output enable */reuse of /*!< 0x00010000 */reuse of /*!<Capture/Compare 4 Complementary output Polarity */reuse of /*!<Capture/Compare 4 output Polarity */reuse of /*!<Capture/Compare 4 output enable */reuse of /*!<Capture/Compare 3 Complementary output Polarity */reuse of /*!<Capture/Compare 3 Complementary output enable */reuse of /*!<Capture/Compare 3 output Polarity */reuse of /*!<Capture/Compare 3 output enable */reuse of /*!<Capture/Compare 2 Complementary output Polarity */reuse of /*!<Capture/Compare 2 Complementary output enable */reuse of /*!<Capture/Compare 2 output Polarity */reuse of /*!<Capture/Compare 2 output enable */reuse of /*!<Capture/Compare 1 Complementary output Polarity */reuse of /*!<Capture/Compare 1 Complementary output enable */reuse of /*!<Capture/Compare 1 output Polarity */reuse of /*!<Capture/Compare 1 output enable */reuse of /*******************  Bit definition for TIM_CCER register  *******************/reuse of /*!< 0x8000 */reuse of /*!< 0x4000 */reuse of /*!< 0x2000 */reuse of /*!<IC4F[3:0] bits (Input Capture 4 Filter) */reuse of /*!< 0x0000F000 */reuse of /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */reuse of /*!< 0x0020 */reuse of /*!<IC3F[3:0] bits (Input Capture 3 Filter) */reuse of /*!< 0x000000F0 */reuse of /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */reuse of /*!< 0x0000000C */reuse of /*----------------------------------------------------------------------------*/reuse of /*!<Output Compare 4 Clear Enable */reuse of /*!<OC4M[2:0] bits (Output Compare 4 Mode) */reuse of /*!< 0x01007000 */reuse of /*!<Output Compare 4 Preload enable */reuse of /*!<Output Compare 4 Fast enable    */reuse of /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */reuse of /*!<Output Compare 3 Clear Enable */reuse of /*!<OC3M[2:0] bits (Output Compare 3 Mode) */reuse of /*!<Output Compare 3 Preload enable        */reuse of /*!<Output Compare 3 Fast enable           */reuse of /*!<CC3S[1:0] bits (Capture/Compare 3 Selection)  */reuse of /******************  Bit definition for TIM_CCMR2 register  *******************/reuse of /*!<IC2F[3:0] bits (Input Capture 2 Filter)       */reuse of /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler)  */reuse of /*!<IC1F[3:0] bits (Input Capture 1 Filter)      */reuse of /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */reuse of /*!<Output Compare 2 Clear Enable */reuse of /*!<OC2M[2:0] bits (Output Compare 2 Mode)       */reuse of /*!<Output Compare 2 Preload enable              */reuse of /*!<Output Compare 2 Fast enable                 */reuse of /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */reuse of /*!<Output Compare 1Clear Enable                 */reuse of /*!<OC1M[2:0] bits (Output Compare 1 Mode)       */reuse of /*!<Output Compare 1 Preload enable              */reuse of /*!<Output Compare 1 Fast enable                 */reuse of /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */reuse of /******************  Bit definition for TIM_CCMR1 register  *******************/reuse of /*!<Break2 Generation                          */reuse of /*!<Break Generation                          */reuse of /*!<Trigger Generation                        */reuse of /*!<Capture/Compare Control Update Generation */reuse of /*!<Capture/Compare 4 Generation              */reuse of /*!<Capture/Compare 3 Generation              */reuse of /*!<Capture/Compare 2 Generation              */reuse of /*!<Capture/Compare 1 Generation              */reuse of /*!<Update Generation                         */reuse of /*******************  Bit definition for TIM_EGR register  ********************/reuse of /*!<Capture/Compare 6 interrupt Flag */reuse of /*!<Capture/Compare 5 interrupt Flag */reuse of /*!<System Break interrupt Flag */reuse of /*!<Capture/Compare 4 Overcapture Flag */reuse of /*!<Capture/Compare 3 Overcapture Flag */reuse of /*!<Capture/Compare 2 Overcapture Flag */reuse of /*!<Capture/Compare 1 Overcapture Flag */reuse of /*!<Break2 interrupt Flag               */reuse of /*!<Break interrupt Flag               */reuse of /*!<Trigger interrupt Flag             */reuse of /*!<COM interrupt Flag                 */reuse of /*!<Capture/Compare 4 interrupt Flag   */reuse of /*!<Capture/Compare 3 interrupt Flag   */reuse of /*!<Capture/Compare 2 interrupt Flag   */reuse of /*!<Capture/Compare 1 interrupt Flag   */reuse of /*!<Update interrupt Flag              */reuse of /********************  Bit definition for TIM_SR register  ********************/reuse of /*!<Trigger DMA request enable           */reuse of /*!<COM DMA request enable               */reuse of /*!<Capture/Compare 4 DMA request enable */reuse of /*!<Capture/Compare 3 DMA request enable */reuse of /*!<Capture/Compare 2 DMA request enable */reuse of /*!<Capture/Compare 1 DMA request enable */reuse of /*!<Update DMA request enable            */reuse of /*!<Break interrupt enable               */reuse of /*!<Trigger interrupt enable             */reuse of /*!<COM interrupt enable                 */reuse of /*!<Capture/Compare 4 interrupt enable   */reuse of /*!<Capture/Compare 3 interrupt enable   */reuse of /*!<Capture/Compare 2 interrupt enable   */reuse of /*!<Capture/Compare 1 interrupt enable   */reuse of /*!<Update interrupt enable */reuse of /*******************  Bit definition for TIM_DIER register  *******************/reuse of /*!<External trigger polarity */reuse of /*!<External clock enable     */reuse of /*!<ETPS[1:0] bits (External trigger prescaler) */reuse of /*!< 0x00003000 */reuse of /*!<ETF[3:0] bits (External trigger filter) */reuse of /*!< 0x00000F00 */reuse of /*!<Master/slave mode                       */reuse of /*!<TS[2:0] bits (Trigger selection)        */reuse of /*!< 0x00000070 */reuse of /*!<SMS[2:0] bits (Slave mode selection)    */reuse of /*!< 0x00010007 */reuse of /*******************  Bit definition for TIM_SMCR register  *******************/reuse of /*!<Output Idle state 4 (OC4 output)  */reuse of /*!<Output Idle state 3 (OC3N output) */reuse of /*!<Output Idle state 3 (OC3 output)  */reuse of /*!<Output Idle state 2 (OC2N output) */reuse of /*!<Output Idle state 2 (OC2 output)  */reuse of /*!<Output Idle state 1 (OC1N output) */reuse of /*!<Output Idle state 1 (OC1 output)  */reuse of /*!<TI1 Selection */reuse of /*!< 0x00800000 */reuse of /*!< 0x00400000 */reuse of /*!<MMS[2:0] bits (Master Mode Selection) */reuse of /*!<Output Idle state 4 (OC4 output) */reuse of /*!< 0x00040000 */reuse of /*!<Capture/Compare DMA Selection            */reuse of /*!<Capture/Compare Control Update Selection */reuse of /*!<Capture/Compare Preloaded Control        */reuse of /*******************  Bit definition for TIM_CR2 register  ********************/reuse of /*!<UIF status bit */reuse of /*!<CKD[1:0] bits (clock division) */reuse of /*!<Auto-reload preload enable     */reuse of /*!<CMS[1:0] bits (Center-aligned mode selection) */reuse of /*!< 0x00000060 */reuse of /*!<Direction             */reuse of /*!<One pulse mode        */reuse of /*!<Update request source */reuse of /*!<Update disable        */reuse of /*!<Counter enable        */reuse of /*******************  Bit definition for TIM_CR1 register  ********************/reuse of /*!<TIM Break input feature available on specific devices */reuse of /*
 * @brief Specific device feature definitions (not present on all devices in the STM32F7 series)
 */reuse of /******************************************************************************/reuse of /*                                                                            */reuse of /*                                    TIM                                     */reuse of /*!<Compensation cell ready flag */reuse of /*!<Compensation cell power-down */reuse of /******************  Bit definition for SYSCFG_CMPCR register  ****************/reuse of /*!<PVD Lock         */reuse of /*!<Core Lockup Lock */reuse of /******************  Bit definition for SYSCFG_CBR register  ******************/reuse of /*!<PJ[15] pin */reuse of /*!<PI[15] pin */reuse of /*!<PH[15] pin */reuse of /*!<PG[15] pin */reuse of /*!<PF[15] pin */reuse of /*!<PE[15] pin */reuse of /*!<PD[15] pin */reuse of /*!<PC[15] pin */reuse of /*!<PB[15] pin */reuse of /*!<PA[15] pin */reuse of /**
  * @brief   EXTI15 configuration
  */reuse of /*!<PJ[14] pin */reuse of /*!<PI[14] pin */reuse of /*!<PH[14] pin */reuse of /*!<PG[14] pin */reuse of /*!<PF[14] pin */reuse of /*!<PE[14] pin */reuse of /*!<PD[14] pin */reuse of /*!<PC[14] pin */reuse of /*!<PB[14] pin */reuse of /*!<PA[14] pin */reuse of /**
  * @brief   EXTI14 configuration
  */reuse of /*!<PJ[13] pin */reuse of /*!<PI[13] pin */reuse of /*!<PH[13] pin */reuse of /*!<PG[13] pin */reuse of /*!<PF[13] pin */reuse of /*!<PE[13] pin */reuse of /*!<PD[13] pin */reuse of /*!<PC[13] pin */reuse of /*!<PB[13] pin */reuse of /*!<PA[13] pin */reuse of /**
  * @brief   EXTI13 configuration
  */reuse of /*!<PJ[12] pin */reuse of /*!<PI[12] pin */reuse of /*!<PH[12] pin */reuse of /*!<PG[12] pin */reuse of /*!<PF[12] pin */reuse of /*!<PE[12] pin */reuse of /*!<PD[12] pin */reuse of /*!<PC[12] pin */reuse of /*!<PB[12] pin */reuse of /*!<PA[12] pin */reuse of /**
  * @brief   EXTI12 configuration
  */reuse of /*!<EXTI 15 configuration */reuse of /*!<EXTI 14 configuration */reuse of /*!<EXTI 13 configuration */reuse of /*!<EXTI 12 configuration */reuse of /*!< 0x0000000F */reuse of DP83848_BCR_POWER_DOWNreuse of 2048reuse of Is_Initializedreuse of DeInitreuse of regvaluereuse of initializer for regvaluereuse of addrreuse of initializer for addrreuse of DP83848_MAX_DEV_ADDRreuse of DP83848_SMRreuse of DP83848_SMR_PHY_ADDRreuse of DP83848_STATUS_ADDRESS_ERRORreuse of Initreuse of 31reuse of ... + ...reuse of for(...;...;...) ...reuse of ... <= ...reuse of 25reuse of ... > ...reuse of ! ...reuse of ioctxreuse of ... || ...reuse of GetTickreuse of tmpreuse of initializer for tmpreuse of pin_0_7reuse of pin_8_15reuse of pin_16_23reuse of PinPositionreuse of 255reuse of ... >> ...reuse of call to MFX_IO_Readreuse of DeviceAddrreuse of RegisterAddrreuse of PinValuereuse of call to MFX_IO_Writereuse of idxreuse of initializer for idxreuse of MFXSTM32L152_MAX_INSTANCEreuse of mfxstm32l152reuse of RegAddrreuse of Valuereuse of MFXSTM32L152_IRQ_ERRORreuse of call to mfxstm32l152_DisableITSourcereuse of call to mfxstm32l152_GlobalITStatusreuse of call to mfxstm32l152_ClearGlobalITreuse of call to MFX_IO_ITConfigreuse of call to mfxstm32l152_EnableITSourcereuse of MFXSTM32L152_REG_ADR_ERROR_MSGreuse of MFXSTM32L152_REG_ADR_ERROR_SRCreuse of MFXSTM32L152_IRQ_IDDreuse of MFXSTM32L152_REG_ADR_IDD_SHUNT_USEDreuse of 26reuse of datareuse of MFXSTM32L152_REG_ADR_IDD_VALUE_MSBreuse of call to MFX_IO_ReadMultiplereuse of 20reuse of sizeof(<expr>)reuse of ReadValuereuse of * ...reuse of modereuse of initializer for modereuse of MFXSTM32L152_REG_ADR_IDD_CTRLreuse of 128reuse of MFXSTM32L152_IDD_CTRL_SHUNT_NBreuse of stmpe811_Initreuse of stmpe811_ReadIDreuse of stmpe811_Resetreuse of stmpe811_IO_Startreuse of stmpe811_IO_Configreuse of stmpe811_IO_WritePinreuse of stmpe811_IO_ReadPinreuse of stmpe811_IO_EnableITreuse of stmpe811_IO_DisableITreuse of stmpe811_IO_ITStatusreuse of stmpe811_IO_ClearITreuse of stmpe811_TS_Startreuse of stmpe811_TS_DetectTouchreuse of stmpe811_TS_GetXYreuse of stmpe811_TS_EnableITreuse of stmpe811_TS_ClearITreuse of stmpe811_TS_ITStatusreuse of stmpe811_TS_DisableITreuse of (RCC_TypeDef *)...reuse of (void)...reuse of (GPIO_TypeDef *)...reuse of (IRQn_Type)...reuse of (HAL_StatusTypeDef)...reuse of (unsigned int)...reuse of (const I2C_HandleTypeDef *)...reuse of (I2C_TypeDef *)...reuse of sClockSourceConfigreuse of ClockSourcereuse of call to TIM_ETR_SetConfigreuse of ClockPrescalerreuse of ClockPolarityreuse of ClockFilterreuse of call to TIM_TI1_ConfigInputStagereuse of call to TIM_ITRx_SetConfigreuse of call to TIM_TI2_ConfigInputStagereuse of TIM_CLEARINPUTSOURCE_NONEreuse of CLEAR_BIT(REG,BIT)reuse of TIM_CLEARINPUTSOURCE_ETRreuse of TIM_CLEARINPUTPRESCALER_DIV1reuse of TIM_ETRPRESCALER_DIV1reuse of sClearInputConfigreuse of ClearInputSourcereuse of ClearInputPrescalerreuse of ClearInputPolarityreuse of ClearInputFilterreuse of SET_BIT(REG,BIT)reuse of TIM_CCMR1_OC1CEreuse of TIM_CCMR1_OC1CE_Mskreuse of TIM_CCMR1_OC1CE_Posreuse of TIM_CCMR1_OC2CEreuse of TIM_CCMR1_OC2CE_Mskreuse of TIM_CCMR1_OC2CE_Posreuse of TIM_CCMR2_OC3CEreuse of TIM_CCMR2_OC3CE_Mskreuse of TIM_CCMR2_OC3CE_Posreuse of TIM_CCMR2_OC4CEreuse of TIM_CCMR2_OC4CE_Mskreuse of TIM_CCMR2_OC4CE_Posreuse of TIM_CHANNEL_5reuse of TIM_CCMR3_OC5CEreuse of TIM_CCMR3_OC5CE_Mskreuse of TIM_CCMR3_OC5CE_Posreuse of TIM_CHANNEL_6reuse of TIM_CCMR3_OC6CEreuse of TIM_CCMR3_OC6CE_Mskreuse of TIM_CCMR3_OC6CE_Posreuse of ClearInputStatereuse of DISABLEreuse of CCMR1reuse of CCMR2reuse of CCMR3reuse of EGRreuse of EventSourcereuse of TIM_DMA_UPDATEreuse of TIM_DIER_UDEreuse of TIM_DIER_UDE_Mskreuse of TIM_DIER_UDE_Posreuse of TIM_DMA_ID_UPDATEreuse of TIM_DMA_CC1reuse of TIM_DIER_CC1DEreuse of TIM_DIER_CC1DE_Mskreuse of TIM_DIER_CC1DE_Posreuse of TIM_DMA_ID_CC1reuse of TIM_DMA_CC2reuse of TIM_DIER_CC2DEreuse of TIM_DIER_CC2DE_Mskreuse of TIM_DIER_CC2DE_Posreuse of TIM_DMA_ID_CC2reuse of TIM_DMA_CC3reuse of TIM_DIER_CC3DEreuse of TIM_DIER_CC3DE_Mskreuse of TIM_DIER_CC3DE_Posreuse of TIM_DMA_ID_CC3reuse of TIM_DMA_CC4reuse of TIM_DIER_CC4DEreuse of TIM_DIER_CC4DE_Mskreuse of TIM_DIER_CC4DE_Posreuse of TIM_DMA_ID_CC4reuse of TIM_DMA_COMreuse of TIM_DIER_COMDEreuse of TIM_DIER_COMDE_Mskreuse of TIM_DIER_COMDE_Posreuse of TIM_DMA_ID_COMMUTATIONreuse of TIM_DMA_ID_TRIGGERreuse of BurstRequestSrcreuse of call to HAL_DMA_Abort_ITreuse of hdmareuse of 9reuse of 10reuse of 11reuse of 13reuse of DMABurstStatereuse of HAL_DMA_BURST_STATE_READYreuse of NULLreuse of HAL_DMA_BURST_STATE_BUSYreuse of BurstBufferreuse of BurstLengthreuse of XferCpltCallbackreuse of XferHalfCpltCallbackreuse of XferErrorCallbackreuse of call to HAL_DMA_Start_ITreuse of DMARreuse of DataLengthreuse of /*****************  Bit definition for SYSCFG_EXTICR4 register  ***************/reuse of /*!<PJ[11] pin */reuse of /*!<PI[11] pin */reuse of /*!<PH[11] pin */reuse of /*!<PG[11] pin */reuse of /*!<PF[11] pin */reuse of /*!<PE[11] pin */reuse of /*!<PD[11] pin */reuse of /*!<PC[11] pin */reuse of /*!<PB[11] pin */reuse of /*!<PA[11] pin */reuse of /**
  * @brief   EXTI11 configuration
  */reuse of /*!<PJ[10] pin */reuse of /*!<PI[10] pin */reuse of /*!<PH[10] pin */reuse of /*!<PG[10] pin */reuse of /*!<PF[10] pin */reuse of /*!<PE[10] pin */reuse of /*!<PD[10] pin */reuse of /*!<PC[10] pin */reuse of /*!<PB[10] pin */reuse of /*!<PA[10] pin */reuse of /**
  * @brief   EXTI10 configuration
  */reuse of /*!<PJ[9] pin */reuse of /*!<PI[9] pin */reuse of /*!<PH[9] pin */reuse of /*!<PG[9] pin */reuse of /*!<PF[9] pin */reuse of /*!<PE[9] pin */reuse of /*!<PD[9] pin */reuse of /*!<PC[9] pin */reuse of /*!<PB[9] pin */reuse of /*!<PA[9] pin */reuse of /**
  * @brief   EXTI9 configuration
  */reuse of /*!<PJ[8] pin */reuse of /*!<PI[8] pin */reuse of /*!<PH[8] pin */reuse of /*!<PG[8] pin */reuse of /*!<PF[8] pin */reuse of /*!<PE[8] pin */reuse of /*!<PD[8] pin */reuse of /*!<PC[8] pin */reuse of /*!<PB[8] pin */reuse of /*!<PA[8] pin */reuse of /**
  * @brief   EXTI8 configuration
  */reuse of /*!<EXTI 11 configuration */reuse of /*!<EXTI 10 configuration */reuse of /*!<EXTI 9 configuration */reuse of /*!<EXTI 8 configuration */reuse of /*****************  Bit definition for SYSCFG_EXTICR3 register  ***************/reuse of /*!<PK[7] pin */reuse of /*!<PJ[7] pin */reuse of /*!<PI[7] pin */reuse of /*!<PH[7] pin */reuse of /*!<PG[7] pin */reuse of /*!<PF[7] pin */reuse of /*!<PE[7] pin */reuse of /*!<PD[7] pin */reuse of /*!<PC[7] pin */reuse of /*!<PB[7] pin */reuse of /*!<PA[7] pin */reuse of /**
  * @brief   EXTI7 configuration
  */reuse of /*!<PK[6] pin */reuse of /*!<PJ[6] pin */reuse of /*!<PI[6] pin */reuse of /*!<PH[6] pin */reuse of /*!<PG[6] pin */reuse of /*!<PF[6] pin */reuse of /*!<PE[6] pin */reuse of /*!<PD[6] pin */reuse of /*!<PC[6] pin */reuse of /*!<PB[6] pin */reuse of /*!<PA[6] pin */reuse of /**
  * @brief   EXTI6 configuration
  */reuse of /*!<PK[5] pin */reuse of /*!<PJ[5] pin */reuse of /*!<PI[5] pin */reuse of /*!<PH[5] pin */reuse of /*!<PG[5] pin */reuse of /*!<PF[5] pin */reuse of /*!<PE[5] pin */reuse of /*!<PD[5] pin */reuse of /*!<PC[5] pin */reuse of /*!<PB[5] pin */reuse of /*!<PA[5] pin */reuse of /**
  * @brief   EXTI5 configuration
  */reuse of /*!<PK[4] pin */reuse of /*!<PJ[4] pin */reuse of /*!<PI[4] pin */reuse of /*!<PH[4] pin */reuse of /*!<PG[4] pin */reuse of /*!<PF[4] pin */reuse of /*!<PE[4] pin */reuse of /*!<PD[4] pin */reuse of /*!<PC[4] pin */reuse of /*!<PB[4] pin */reuse of /*!<PA[4] pin */reuse of /**
  * @brief   EXTI4 configuration
  */reuse of /*!<EXTI 7 configuration */reuse of /*!<EXTI 6 configuration */reuse of /*!<EXTI 5 configuration */reuse of /*!<EXTI 4 configuration */reuse of /*****************  Bit definition for SYSCFG_EXTICR2 register  ***************/reuse of /*!<PK[3] pin */reuse of /*!<PJ[3] pin */reuse of /*!<PI[3] pin */reuse of /*!<PH[3] pin */reuse of /*!<PG[3] pin */reuse of /*!<PF[3] pin */reuse of /*!<PE[3] pin */reuse of /*!<PD[3] pin */reuse of /*!<PC[3] pin */reuse of /*!<PB[3] pin */reuse of /*!<PA[3] pin */reuse of /**
  * @brief   EXTI3 configuration
  */reuse of /*!<PK[2] pin */reuse of /*!<PJ[2] pin */reuse of /*!<PI[2] pin */reuse of /*!<PH[2] pin */reuse of /*!<PG[2] pin */reuse of /*!<PF[2] pin */reuse of /*!<PE[2] pin */reuse of /*!<PD[2] pin */reuse of /*!<PC[2] pin */reuse of /*!<PB[2] pin */reuse of /*!<PA[2] pin */reuse of /**
  * @brief   EXTI2 configuration
  */reuse of /*!<PK[1] pin */reuse of /*!<PJ[1] pin */reuse of /*!<PI[1] pin */reuse of /*!<PH[1] pin */reuse of /*!<PG[1] pin */reuse of /*!<PF[1] pin */reuse of /*!<PE[1] pin */reuse of /*!<PD[1] pin */reuse of /*!<PC[1] pin */reuse of /*!<PB[1] pin */reuse of /*!<PA[1] pin */reuse of /**
  * @brief   EXTI1 configuration
  */reuse of /*!<PK[0] pin */reuse of /*!<PJ[0] pin */reuse of /*!<PI[0] pin */reuse of /*!<PH[0] pin */reuse of /*!<PG[0] pin */reuse of /*!<PF[0] pin */reuse of /*!<PE[0] pin */reuse of /*!<PD[0] pin */reuse of /*!<PC[0] pin */reuse of /*!<PB[0] pin */reuse of /*!<PA[0] pin */reuse of /**
  * @brief   EXTI0 configuration
  */reuse of /*!<EXTI 3 configuration */reuse of /*!<EXTI 2 configuration */reuse of /*!<EXTI 1 configuration */reuse of /*!<EXTI 0 configuration */reuse of /*****************  Bit definition for SYSCFG_EXTICR1 register  ***************/reuse of /*!<Ethernet PHY interface selection */reuse of /*!< Refer to AN4073 on how to use this bit  */reuse of /*!< 0x00070000 */reuse of /*!< PB9_FMP Fast Mode + Enable */reuse of /*!< PB8_FMP Fast Mode + Enable */reuse of /*!< PB7_FMP Fast Mode + Enable */reuse of /*!< PB6_FMP Fast Mode + Enable */reuse of /*!< I2C4_FMP I2C4 Fast Mode + Enable */reuse of /*!< I2C3_FMP I2C3 Fast Mode + Enable */reuse of /*!< I2C2_FMP I2C2 Fast Mode + Enable */reuse of /*!< I2C1_FMP I2C1 Fast Mode + Enable */reuse of /******************  Bit definition for SYSCFG_PMC register  ******************/reuse of /*!< FMC Memory Mapping swapping */reuse of /*!< User Flash Bank swap    */reuse of /*!< Boot information after Reset */reuse of /******************  Bit definition for SYSCFG_MEMRMP register  ***************/reuse of /*                                 SYSCFG                                     */reuse of /*!<Master Clock Output Enable   */reuse of /*!<Odd factor for the prescaler */reuse of /*!<I2S Linear prescaler         */reuse of /******************  Bit definition for SPI_I2SPR register  *******************/reuse of /*!<Asynchronous start enable                        */reuse of /*!<I2S mode selection                                */reuse of /*!<I2S Enable                                        */reuse of /*!<I2SCFG[1:0] bits (I2S configuration mode)         */reuse of /*!<PCM frame synchronization                         */reuse of /*!<I2SSTD[1:0] bits (I2S standard selection)         */reuse of /*!< 0x00000030 */reuse of /*!<steady state clock polarity                       */reuse of /*!<DATLEN[1:0] bits (Data length to be transferred)  */reuse of /*!< 0x00000006 */reuse of /*!<Channel length (number of bits per audio channel) */reuse of /******************  Bit definition for SPI_I2SCFGR register  *****************/reuse of /*!< Tx CRC Register */reuse of /******************  Bit definition for SPI_TXCRCR register  ******************/reuse of /*!< Rx CRC Register */reuse of /******************  Bit definition for SPI_RXCRCR register  ******************/reuse of /*!< CRC polynomial register */reuse of /*******************  Bit definition for SPI_CRCPR register  ******************/reuse of /*!< Data Register */reuse of /********************  Bit definition for SPI_DR register  ********************/reuse of /*!< FIFO Transmission Level   */reuse of /*!< 0x00001800 */reuse of /*!< FIFO Reception Level      */reuse of /*!< 0x00000600 */reuse of /*!< TI frame format error     */reuse of /*!< Busy flag                 */reuse of /*!< Overrun flag              */reuse of /*!< Mode fault                */reuse of /*!< CRC Error flag            */reuse of /*!< Underrun flag             */reuse of /*!< Channel side              */reuse of /*!< Transmit buffer Empty     */reuse of /*!< Receive buffer Not Empty  */reuse of /********************  Bit definition for SPI_SR register  ********************/reuse of /*!< Last DMA transfer for transmission */reuse of /*!< Last DMA transfer for reception    */reuse of /*!< FIFO reception Threshold           */reuse of /*!< DS[3:0] Data Size                    */reuse of /*!< Tx buffer Empty Interrupt Enable     */reuse of /*!< RX buffer Not Empty Interrupt Enable */reuse of /*!< Error Interrupt Enable               */reuse of /*!< Frame Format Enable                  */reuse of /*!< NSS pulse management Enable          */reuse of /*!< SS Output Enable                     */reuse of /*!< Tx Buffer DMA Enable                 */reuse of /*!< Rx Buffer DMA Enable                 */reuse of /*******************  Bit definition for SPI_CR2 register  ********************/reuse of /*!< Bidirectional data mode enable      */reuse of /*!< Output enable in bidirectional mode */reuse of /*!< Hardware CRC calculation enable     */reuse of /*!< Transmit CRC next                   */reuse of /*!< CRC Length                          */reuse of /*!< Receive only                        */reuse of /*!< Software slave management           */reuse of /*!< Internal slave select               */reuse of /*!< Frame Format                        */reuse of /*!< SPI Enable                          */reuse of /*!< BR[2:0] bits (Baud Rate Control)   */reuse of /*!< 0x00000038 */reuse of /*!< Master Selection                   */reuse of /*!< Clock Polarity                     */reuse of /*!< Clock Phase                        */reuse of /*******************  Bit definition for SPI_CR1 register  ********************/reuse of /*                        Serial Peripheral Interface (SPI)                   */reuse of /*!<Receive and transmit FIFO data */reuse of /******************  Bit definition for SDMMC_FIFO register  *******************/reuse of /*!<Remaining number of words to be written to or read from the FIFO */reuse of /*!< 0x00FFFFFF */reuse of /*****************  Bit definition for SDMMC_FIFOCNT register  *****************/reuse of /*!<SDMMC Mode Interrupt Received interrupt Enable */reuse of /*!<Data available in Rx FIFO interrupt Enable */reuse of /*!<Data available in Tx FIFO interrupt Enable */reuse of /*!<Rx FIFO Empty interrupt Enable             */reuse of /*!< 0x00080000 */reuse of /*!<Tx FIFO Empty interrupt Enable             */reuse of /*!<Rx FIFO Full interrupt Enable              */reuse of /*!<Tx FIFO Full interrupt Enable              */reuse of /*!<Rx FIFO Half Full interrupt Enable         */reuse of /*!<Tx FIFO Half Empty interrupt Enable        */reuse of /*!<Data receive acting interrupt enabled      */reuse of /*!<Data Transmit Acting Interrupt Enable      */reuse of /*!<CCommand Acting Interrupt Enable           */reuse of /*!<Data Block End Interrupt Enable            */reuse of /*!<Data End Interrupt Enable                  */reuse of /*!<Command Sent Interrupt Enable              */reuse of /*!<Command Response Received Interrupt Enable */reuse of /*!<Rx FIFO OverRun Error Interrupt Enable     */reuse of /*!<Tx FIFO UnderRun Error Interrupt Enable    */reuse of /*!<Data TimeOut Interrupt Enable              */reuse of /*!<Command TimeOut Interrupt Enable           */reuse of /*!<Data CRC Fail Interrupt Enable             */reuse of /*!<Command CRC Fail Interrupt Enable          */reuse of /******************  Bit definition for SDMMC_MASK register  *******************/reuse of /*!<SDMMCIT flag clear bit   */reuse of /*!<DBCKEND flag clear bit  */reuse of /*!<DATAEND flag clear bit  */reuse of /*!<CMDSENT flag clear bit  */reuse of /*!<CMDREND flag clear bit  */reuse of /*!<RXOVERR flag clear bit  */reuse of /*!<TXUNDERR flag clear bit */reuse of /*!<DTIMEOUT flag clear bit */reuse of /*!<CTIMEOUT flag clear bit */reuse of /*!<DCRCFAIL flag clear bit */reuse of /*!<CCRCFAIL flag clear bit */reuse of /*******************  Bit definition for SDMMC_ICR register  *******************/reuse of /*!<SDMMC interrupt received                       */reuse of /*!<Data available in receive FIFO                */reuse of /*!<Data available in transmit FIFO               */reuse of /*!<Receive FIFO empty                            */reuse of /*!<Transmit FIFO empty                           */reuse of /*!<Receive FIFO full                             */reuse of /*!<Transmit FIFO full                            */reuse of /*!<Receive FIFO Half Full: there are at least 8 words in the FIFO */reuse of /*!<Transmit FIFO Half Empty: at least 8 words can be written into the FIFO */reuse of /*!<Data receive in progress                      */reuse of /*!<Data transmit in progress                     */reuse of /*!<Command transfer in progress                  */reuse of /*!<Data block sent/received (CRC check passed)   */reuse of /*!<Data end (data counter, SDIDCOUNT, is zero)   */reuse of /*!<Command sent (no response required)           */reuse of /*!<Command response received (CRC check passed)  */reuse of /*!<Received FIFO overrun error                   */reuse of /*!<Transmit FIFO underrun error                  */reuse of /*!<Data timeout                                  */reuse of /*!<Command response timeout                      */reuse of /*!<Data block sent/received (CRC check failed)   */reuse of /*!<Command response received (CRC check failed)  */reuse of /******************  Bit definition for SDMMC_STA register  ********************/reuse of /*!<Data count value */reuse of /*!< 0x01FFFFFF */reuse of /******************  Bit definition for SDMMC_DCOUNT register  *****************/reuse of /*!<SD I/O enable functions */reuse of /*!<Read wait mode          */reuse of /*!<Read wait stop          */reuse of /*!<Read wait start         */reuse of /*!<DBLOCKSIZE[3:0] bits (Data block size) */reuse of /*!<DMA enabled bit                   */reuse of /*!<Data transfer mode selection      */reuse of /*!<Data transfer direction selection */reuse of /*!<Data transfer enabled bit         */reuse of /******************  Bit definition for SDMMC_DCTRL register  ******************/reuse of /*!<Data length value    */reuse of /******************  Bit definition for SDMMC_DLEN register  *******************/reuse of /*!<Data timeout period. */reuse of /******************  Bit definition for SDMMC_DTIMER register  *****************/reuse of /*!<Card Status */reuse of /******************  Bit definition for SDMMC_RESP4 register  ******************/reuse of /******************  Bit definition for SDMMC_RESP3 register  ******************/reuse of /******************  Bit definition for SDMMC_RESP2 register  ******************/reuse of /******************  Bit definition for SDMMC_RESP1 register  ******************/reuse of /******************  Bit definition for SDMMC_RESP0 register  ******************/reuse of /*!<Response command index */reuse of /*!< 0x0000003F */reuse of /*****************  Bit definition for SDMMC_RESPCMD register  *****************/reuse of /*!<SD I/O suspend command                                         */reuse of /*!<Command path state machine (CPSM) Enable bit                   */reuse of /*!<CPSM Waits for ends of data transfer (CmdPend internal signal) */reuse of /*!<CPSM Waits for Interrupt Request                               */reuse of /*!<WAITRESP[1:0] bits (Wait for response bits) */reuse of /*!<Command Index                               */reuse of /*******************  Bit definition for SDMMC_CMD register  *******************/reuse of /*!<Command argument */reuse of /*******************  Bit definition for SDMMC_ARG register  *******************/reuse of /*!<HW Flow Control enable          */reuse of /*!<SDMMC_CK dephasing selection bit */reuse of /*!<WIDBUS[1:0] bits (Wide bus mode enable bit) */reuse of /*!<Clock divider bypass enable bit */reuse of /*!<Power saving configuration bit  */reuse of /*!<Clock enable bit                */reuse of /*!<Clock divide factor             */reuse of /******************  Bit definition for SDMMC_CLKCR register  ******************/reuse of /*!< 0x02 */reuse of /*!< 0x01 */reuse of /*!<PWRCTRL[1:0] bits (Power supply control bits) */reuse of /******************  Bit definition for SDMMC_POWER register  ******************/reuse of /*                          SD host Interface                                 */reuse of /*!<Threshold HIGH     */reuse of /*!< 0x1FFF0000 */reuse of /*!<Threshold LOW      */reuse of /*!< 0x000013FF */reuse of /*******************  Bit definition for SPDIFRX_DIR register    *******************/reuse of /*!<Start Of Block                  */reuse of /*!<Channel A status information    */reuse of /*!< 0x00FF0000 */reuse of /*!<User data information           */reuse of /*******************  Bit definition for SPDIFRX_CSR register   *******************/reuse of /*!<Data value Channel A      */reuse of /*!<Data value Channel B      */reuse of /*!< 0xFFFF0000 */reuse of /*******************  Bit definition for SPDIFRX_DR register  (DRFMT = 0b10 case) *******************/reuse of /*!<Parity Error bit      */reuse of /*!<Validity bit          */reuse of /*!<User bit              */reuse of /*!<Channel Status bit    */reuse of /*!<Preamble Type         */reuse of /*!<Data value            */reuse of /*!< 0xFFFFFF00 */reuse of /*******************  Bit definition for SPDIFRX_DR register  (DRFMT = 0b01 case) *******************/reuse of /*!< 0x30000000 */reuse of /*!< 0x08000000 */reuse of /*!< 0x04000000 */reuse of /*******************  Bit definition for SPDIFRX_DR register  (DRFMT = 0b00 case) *******************/reuse of /*!<Clears the Synchronization Done flag                 */reuse of /*!<Clears the Synchronization Block Detected flag       */reuse of /*!<Clears the Overrun error flag                        */reuse of /*!<Clears the Parity error flag                         */reuse of /*******************  Bit definition for SPDIFRX_IFCR register  *******************/reuse of /*!<Duration of 5 symbols counted with spdif_clk          */reuse of /*!< 0x7FFF0000 */reuse of /*!<Time-out error                                        */reuse of /*!<Synchronization error                                 */reuse of /*!<Framing error                                         */reuse of /*!<Synchronization Done                                  */reuse of /*!<Synchronization Block Detected                        */reuse of /*!<Overrun error                                         */reuse of /*!<Parity error                                          */reuse of /*!<The Control Buffer register is not empty              */reuse of /*!<Read data register not empty                          */reuse of /*******************  Bit definition for SPDIFRX_SR register  *******************/reuse of /*!<Serial Interface Error Interrupt Enable            */reuse of /*!<Synchronization Done                               */reuse of /*!<Synchronization Block Detected Interrupt Enable    */reuse of /*!<Overrun error Interrupt Enable                     */reuse of /*!<Parity error interrupt enable                      */reuse of /*!<Control Buffer Ready Interrupt Enable              */reuse of /*!<RXNE interrupt enable                              */reuse of /*******************  Bit definition for SPDIFRX_IMR register  *******************/reuse of /*!<SPDIF input selection */reuse of /*!<Wait For Activity     */reuse of /*!<Maximum allowed re-tries during synchronization phase */reuse of /*!<Channel Selection                            */reuse of /*!<Control Buffer DMA ENable for control flow   */reuse of /*!<Mask of Preamble Type bits                   */reuse of /*!<Mask of channel status and user bits         */reuse of /*!<Mask of Validity bit                         */reuse of /*!<Mask Parity error bit                        */reuse of /*!<RX Data format                               */reuse of /*!<Stereo Mode                                  */reuse of /*!<Receiver DMA Enable for data flow            */reuse of /*!<Peripheral Block Enable                      */reuse of /********************  Bit definition for SPDIF_CR register  *******************/reuse of /*                              SPDIF-RX Interface                            */reuse of /******************  Bit definition for SAI_xDR register  *********************/reuse of /*!<Clear Late frame synchronization detection           */reuse of /*!<Clear Anticipated frame synchronization detection    */reuse of /*!<Clear Codec not ready                                */reuse of /*!<Clear FIFO request                                   */reuse of /*!<Clear Wrong Clock Configuration                      */reuse of /*!<Clear Mute detection                                 */reuse of /*!<Clear Overrun underrun                               */reuse of /******************  Bit definition for SAI_xCLRFR register  ******************/reuse of /*!<FLVL[2:0] (FIFO Level Threshold)               */reuse of /*!<Late frame synchronization detection           */reuse of /*!<Anticipated frame synchronization detection    */reuse of /*!<Codec not ready                                */reuse of /*!<FIFO request                                   */reuse of /*!<Wrong Clock Configuration                      */reuse of /*!<Mute detection                                 */reuse of /*!<Overrun underrun                               */reuse of /********************  Bit definition for SAI_xSR register  *******************/reuse of /*!<Late frame synchronization detection interrupt enable          */reuse of /*!<Anticipated frame synchronization detection interrupt enable   */reuse of /*!<Codec not ready interrupt enable                               */reuse of /*!<FIFO request interrupt enable                                  */reuse of /*!<Wrong Clock Configuration interrupt enable                     */reuse of /*!<Mute detection interrupt enable                                */reuse of /*!<Overrun underrun interrupt enable                              */reuse of /*******************  Bit definition for SAI_xIMR register  *******************/reuse of /*!<SLOTEN[15:0] (Slot Enable)  */reuse of /*!<NBSLOT[3:0] (Number of Slot in audio Frame)  */reuse of /*!<SLOTSZ[1:0] (Slot size)  */reuse of /*!<FRL[4:0](First Bit Offset)  */reuse of /******************  Bit definition for SAI_xSLOTR register  *******************/reuse of /* Legacy define */reuse of /*!<Frame Synchronization OFFset      */reuse of /*!<Frame Synchronization POLarity    */reuse of /*!<Frame Synchronization Definition  */reuse of /*!<FRL[6:0] (Frame synchronization active level length)  */reuse of /*!< 0x00007F00 */reuse of /*!<FRL[7:0](Frame length)  */reuse of /******************  Bit definition for SAI_xFRCR register  *******************/reuse of /*!<COMP[1:0] (Companding mode) */reuse of /*!< 0x0000C000 */reuse of /*!< Complement Bit             */reuse of /*!<MUTECNT[5:0] (MUTE counter) */reuse of /*!< 0x00001F80 */reuse of /*!<Muate value                      */reuse of /*!<Mute mode                        */reuse of /*!<TRIState Management on data line */reuse of /*!<Fifo FLUSH                       */reuse of /*!<FTH[2:0](Fifo THreshold)  */reuse of /*!< 0x00000007 */reuse of /*******************  Bit definition for SAI_xCR2 register  *******************/reuse of /*!<MCKDIV[3:0] (Master ClocK Divider)  */reuse of /*!<No Divider Configuration   */reuse of /*!<DMA enable                 */reuse of /*!<Audio Block enable         */reuse of /*!<Output Drive               */reuse of /*!<Mono mode                  */reuse of /*!<SYNCEN[1:0](SYNChronization ENable) */reuse of /*!<ClocK STRobing edge      */reuse of /*!<LSB First Configuration  */reuse of /*!<DS[1:0] bits (Data Size) */reuse of /*!< 0x000000E0 */reuse of /*!<PRTCFG[1:0] bits (Protocol Configuration)   */reuse of /*!<MODE[1:0] bits (Audio Block Mode)           */reuse of /*******************  Bit definition for SAI_xCR1 register  *******************/reuse of /*!<SYNCOUT[1:0] bits (Synchronization Outputs) */reuse of /*!<SYNCIN[1:0] bits (Synchronization Inputs)   */reuse of /********************  Bit definition for SAI_GCR register  *******************/reuse of /*                          Serial Audio Interface                            */reuse of /******************** Number of backup registers ******************************/reuse of /********************  Bits definition for RTC_BKP31R register  ***************/reuse of /********************  Bits definition for RTC_BKP30R register  ***************/reuse of /********************  Bits definition for RTC_BKP29R register  ***************/reuse of /********************  Bits definition for RTC_BKP28R register  ***************/reuse of /********************  Bits definition for RTC_BKP27R register  ***************/reuse of /********************  Bits definition for RTC_BKP26R register  ***************/reuse of /********************  Bits definition for RTC_BKP25R register  ***************/reuse of /********************  Bits definition for RTC_BKP24R register  ***************/reuse of /********************  Bits definition for RTC_BKP23R register  ***************/reuse of /********************  Bits definition for RTC_BKP22R register  ***************/reuse of /********************  Bits definition for RTC_BKP21R register  ***************/reuse of /********************  Bits definition for RTC_BKP20R register  ***************/reuse of /********************  Bits definition for RTC_BKP19R register  ***************/reuse of /********************  Bits definition for RTC_BKP18R register  ***************/reuse of /********************  Bits definition for RTC_BKP17R register  ***************/reuse of /********************  Bits definition for RTC_BKP16R register  ***************/reuse of /********************  Bits definition for RTC_BKP15R register  ***************/reuse of /********************  Bits definition for RTC_BKP14R register  ***************/reuse of /********************  Bits definition for RTC_BKP13R register  ***************/reuse of /********************  Bits definition for RTC_BKP12R register  ***************/reuse of /********************  Bits definition for RTC_BKP11R register  ***************/reuse of /********************  Bits definition for RTC_BKP10R register  ***************/reuse of /********************  Bits definition for RTC_BKP9R register  ****************/reuse of /********************  Bits definition for RTC_BKP8R register  ****************/reuse of /********************  Bits definition for RTC_BKP7R register  ****************/reuse of /********************  Bits definition for RTC_BKP6R register  ****************/reuse of /********************  Bits definition for RTC_BKP5R register  ****************/reuse of /********************  Bits definition for RTC_BKP4R register  ****************/reuse of /********************  Bits definition for RTC_BKP3R register  ****************/reuse of /********************  Bits definition for RTC_BKP2R register  ****************/reuse of /********************  Bits definition for RTC_BKP1R register  ****************/reuse of /********************  Bits definition for RTC_BKP0R register  ****************/reuse of /* Legacy defines*/reuse of /********************  Bits definition for RTC_OR register  ****************/reuse of /*!< 0x00007FFF */reuse of /*!< 0x0F000000 */reuse of /********************  Bits definition for RTC_ALRMBSSR register  *************/reuse of /********************  Bits definition for RTC_ALRMASSR register  *************/reuse of /*!< 0x00000700 */reuse of /*!< 0x00006000 */reuse of /********************  Bits definition for RTC_TAMPCR register  ****************/reuse of /*!< 0x000001FF */reuse of /********************  Bits definition for RTC_CAL register  *****************/reuse of /********************  Bits definition for RTC_TSSSR register  ****************/reuse of /*!< 0x0000E000 */reuse of /********************  Bits definition for RTC_TSDR register  *****************/reuse of /*!< 0x00007000 */reuse of /*!< 0x00300000 */reuse of /********************  Bits definition for RTC_TSTR register  *****************/reuse of /********************  Bits definition for RTC_SHIFTR register  ***************/reuse of /********************  Bits definition for RTC_SSR register  ******************/reuse of /********************  Bits definition for RTC_WPR register  ******************/reuse of /*!< 0x20000000 */reuse of /*!< 0x10000000 */reuse of /*!< 0x40000000 */reuse of /********************  Bits definition for RTC_ALRMBR register  ***************/reuse of /********************  Bits definition for RTC_ALRMAR register  ***************/reuse of /********************  Bits definition for RTC_WUTR register  *****************/reuse of /*!< 0x007F0000 */reuse of /********************  Bits definition for RTC_PRER register  *****************/reuse of /********************  Bits definition for RTC_ISR register  ******************/reuse of /*!< 0x00600000 */reuse of /********************  Bits definition for RTC_CR register  *******************/reuse of /********************  Bits definition for RTC_DR register  *******************/reuse of /********************  Bits definition for RTC_TR register  *******************/reuse of /*                           Real-Time Clock (RTC)                            */reuse of /********************  Bits definition for RNG_SR register  *******************/reuse of /********************  Bits definition for RNG_CR register  *******************/reuse of /*                                    RNG                                     */reuse of /*!< 0x03000000 */reuse of /*!< 0x00C00000 */reuse of /*!< 0x000C0000 */reuse of /*!< 0x00030000 */reuse of /********************  Bit definition for RCC_DCKCFGR2 register  ***************/reuse of /********************  Bit definition for RCC_DCKCFGR1 register  ***************/reuse of /*!< 0x70000000 */reuse of /*!< 0x00007FC0 */reuse of /********************  Bit definition for RCC_PLLSAICFGR register  ************/reuse of /********************  Bit definition for RCC_PLLI2SCFGR register  ************/reuse of /*!< 0x0FFFE000 */reuse of /*!< 0x00001FFF */reuse of /********************  Bit definition for RCC_SSCGR register  *****************/reuse of /********************  Bit definition for RCC_CSR register  *******************/reuse of /*!< 0x00000018 */reuse of /********************  Bit definition for RCC_BDCR register  ******************/reuse of /********************  Bit definition for RCC_APB2LPENR register  *************/reuse of /********************  Bit definition for RCC_APB1LPENR register  *************/reuse of /********************  Bit definition for RCC_AHB3LPENR register  *************/reuse of /********************  Bit definition for RCC_AHB2LPENR register  *************/reuse of /********************  Bit definition for RCC_AHB1LPENR register  *************/reuse of /********************  Bit definition for RCC_APB2ENR register  ***************/reuse of /********************  Bit definition for RCC_APB1ENR register  ***************/reuse of /********************  Bit definition for RCC_AHB3ENR register  ***************/reuse of /********************  Bit definition for RCC_AHB2ENR register  ***************/reuse of /********************  Bit definition for RCC_AHB1ENR register  ***************/reuse of /********************  Bit definition for RCC_APB2RSTR register  **************/reuse of /********************  Bit definition for RCC_APB1RSTR register  **************/reuse of /********************  Bit definition for RCC_AHB3RSTR register  **************/reuse of /********************  Bit definition for RCC_AHB2RSTR register  **************/reuse of /********************  Bit definition for RCC_AHB1RSTR register  **************/reuse of /********************  Bit definition for RCC_CIR register  *******************/reuse of /*!< 0xC0000000 */reuse of /*!< 0x38000000 */reuse of /*!< 0x07000000 */reuse of /*!< MCO1 configuration */reuse of /*!< 0x001F0000 */reuse of /*!< RTCPRE configuration */reuse of /*!< HCLK divided by 16 */reuse of /*!< HCLK divided by 8 */reuse of /*!< HCLK divided by 4 */reuse of /*!< HCLK divided by 2 */reuse of /*!< HCLK not divided */reuse of /*!< PRE2[2:0] bits (APB2 prescaler) */reuse of /*!< PPRE2 configuration */reuse of /*!< PRE1[2:0] bits (APB1 prescaler) */reuse of /*!< 0x00001C00 */reuse of /*!< PPRE1 configuration */reuse of /*!< SYSCLK divided by 512 */reuse of /*!< SYSCLK divided by 256 */reuse of /*!< SYSCLK divided by 128 */reuse of /*!< SYSCLK divided by 64 */reuse of /*!< SYSCLK divided by 16 */reuse of /*!< SYSCLK divided by 8 */reuse of /*!< SYSCLK divided by 4 */reuse of /*!< SYSCLK divided by 2 */reuse of /*!< SYSCLK not divided */reuse of /*!< HPRE[3:0] bits (AHB prescaler) */reuse of /*!< HPRE configuration */reuse of /*!< PLL used as system clock */reuse of /*!< HSE oscillator used as system clock */reuse of /*!< HSI oscillator used as system clock */reuse of /*!< SWS[1:0] bits (System Clock Switch Status) */reuse of /*!< SWS configuration */reuse of /*!< PLL selected as system clock */reuse of /*!< HSE selected as system clock */reuse of /*!< HSI selected as system clock */reuse of /*!< SW[1:0] bits (System clock Switch) */reuse of /*!< SW configuration */reuse of /********************  Bit definition for RCC_CFGR register  ******************/reuse of /********************  Bit definition for RCC_PLLCFGR register  ***************/reuse of /*!< 0x0000FF00 */reuse of /*!< 0x000000F8 */reuse of /********************  Bit definition for RCC_CR register  ********************/reuse of /*                         Reset and Clock Control            */reuse of /*!< TIMEOUT[15:0]: Timeout period */reuse of /******************  Bit definition for QUADSPI_LPTR register  *****************/reuse of /*!< INTERVAL[15:0]: Polling Interval */reuse of /******************  Bit definition for QUADSPI_PIR register  *****************/reuse of /*!< MATCH[31:0]: Status Match */reuse of /******************  Bit definition for QUADSPI_PSMAR register  ****************/reuse of /*!< MASK[31:0]: Status Mask */reuse of /******************  Bit definition for QUADSPI_PSMKR register  ****************/reuse of /*!< DATA[31:0]: Data */reuse of /******************  Bit definition for QUADSPI_DR register  *******************/reuse of /*!< ALTERNATE[31:0]: Alternate Bytes */reuse of /******************  Bit definition for QUADSPI_ABR register  ******************/reuse of /*!< ADDRESS[31:0]: Address */reuse of /******************  Bit definition for QUADSPI_AR register  *******************/reuse of /*!< DDRM: Double Data Rate Mode           */reuse of /*!< DHHC: Delay Half Hclk Cycle           */reuse of /*!< SIOO: Send Instruction Only Once Mode */reuse of /*!< FMODE[1:0]: Functional Mode        */reuse of /*!< 0x0C000000 */reuse of /*!< DMODE[1:0]: Data Mode              */reuse of /*!< DCYC[4:0]: Dummy Cycles           */reuse of /*!< 0x007C0000 */reuse of /*!< ABSIZE[1:0]: Instruction Mode     */reuse of /*!< ABMODE[1:0]: Alternate Bytes Mode */reuse of /*!< ADSIZE[1:0]: Address Size         */reuse of /*!< ADMODE[1:0]: Address Mode         */reuse of /*!< IMODE[1:0]: Instruction Mode      */reuse of /*!< INSTRUCTION[7:0]: Instruction    */reuse of /******************  Bit definition for QUADSPI_CCR register  ******************/reuse of /*!< DL[31:0]: Data Length */reuse of /******************  Bit definition for QUADSPI_DLR register  ******************/reuse of /*!< Clear Timeout Flag           */reuse of /*!< Clear Status Match Flag      */reuse of /*!< Clear Transfer Complete Flag */reuse of /*!< Clear Transfer Error Flag    */reuse of /******************  Bit definition for QUADSPI_FCR register  ******************/reuse of /*!< FIFO Threshlod Flag    */reuse of /*!< 0x00003F00 */reuse of /*!< Busy                   */reuse of /*!< Timeout Flag           */reuse of /*!< Status Match Flag      */reuse of /*!< Transfer Complete Flag */reuse of /*!< Transfer Error Flag    */reuse of /******************  Bit definition for QUADSPI_SR register  *******************/reuse of /*!< FSIZE[4:0]: Flash Size          */reuse of /*!< CSHT[2:0]: ChipSelect High Time */reuse of /*!< Mode 0 / Mode 3                 */reuse of /*****************  Bit definition for QUADSPI_DCR register  ******************/reuse of /*!< PRESCALER[7:0] Clock prescaler     */reuse of /*!< 0xFF000000 */reuse of /*!< Polling Match Mode                 */reuse of /*!< Bit 1                              */reuse of /*!< TimeOut Interrupt Enable           */reuse of /*!< Status Match Interrupt Enable      */reuse of /*!< FIFO Threshold Interrupt Enable    */reuse of /*!< Transfer Complete Interrupt Enable */reuse of /*!< Transfer Error Interrupt Enable    */reuse of /*!< FTHRES[4:0] FIFO Level            */reuse of /*!< Flash Select                      */reuse of /*!< Dual Flash Mode                   */reuse of /*!< Sample Shift                      */reuse of /*!< Timeout Counter Enable            */reuse of /*!< DMA Enable                        */reuse of /*!< Abort request                     */reuse of /*!< Enable                            */reuse of /*****************  Bit definition for QUADSPI_CR register  *******************/reuse of /*                                    QUADSPI                                 */reuse of /*!< Enable Wakeup Pin PI11             */reuse of /*!< Enable Wakeup Pin PI8              */reuse of MAKESTMT(stuff)reuse of INPUT_BYTE(cinfo,V,action)reuse of MAKE_BYTE_AVAIL(cinfo,action)reuse of FALSEreuse of INPUT_RELOAD(cinfo)reuse of ;reuse of GETJOCTET(value)reuse of TRACEMS4(cinfo,lvl,code,p1,p2,p3,p4)reuse of _mpreuse of initializer for _mpreuse of JTRC_SOFreuse of ERREXIT(cinfo,code)reuse of JERR_SOF_DUPLICATEreuse of JERR_EMPTY_IMAGEreuse of ... * ...reuse of JERR_BAD_LENGTHreuse of JPOOL_IMAGEreuse of SIZEOF(object)reuse of sizeof(jpeg_component_info)reuse of JTRC_SOF_COMPONENTreuse of TRUEreuse of INPUT_SYNC(cinfo)reuse of LOCAL(type)reuse of ireuse of TRACEMS(cinfo,lvl,code)reuse of JTRC_SOIreuse of JERR_SOI_DUPLICATEreuse of NUM_ARITH_TBLSreuse of JCS_UNKNOWNreuse of 192reuse of initializer for M_SOF0reuse of 193reuse of initializer for M_SOF1reuse of 194reuse of initializer for M_SOF2reuse of 195reuse of initializer for M_SOF3reuse of 197reuse of initializer for M_SOF5reuse of 198reuse of initializer for M_SOF6reuse of 199reuse of initializer for M_SOF7reuse of 200reuse of initializer for M_JPGreuse of 201reuse of initializer for M_SOF9reuse of 202reuse of initializer for M_SOF10reuse of 203reuse of initializer for M_SOF11reuse of 205reuse of initializer for M_SOF13reuse of 206reuse of initializer for M_SOF14reuse of 207reuse of initializer for M_SOF15reuse of 196reuse of initializer for M_DHTreuse of 204reuse of initializer for M_DACreuse of 208reuse of initializer for M_RST0reuse of 209reuse of initializer for M_RST1reuse of 210reuse of initializer for M_RST2reuse of 211reuse of initializer for M_RST3reuse of 212reuse of initializer for M_RST4reuse of 213reuse of initializer for M_RST5reuse of 214reuse of initializer for M_RST6reuse of 215reuse of initializer for M_RST7reuse of 216reuse of initializer for M_SOIreuse of 217reuse of initializer for M_EOIreuse of 218reuse of initializer for M_SOSreuse of 219reuse of initializer for M_DQTreuse of 220reuse of initializer for M_DNLreuse of 221reuse of initializer for M_DRIreuse of 222reuse of initializer for M_DHPreuse of 223reuse of initializer for M_EXPreuse of 224reuse of initializer for M_APP0reuse of 225reuse of initializer for M_APP1reuse of 226reuse of initializer for M_APP2reuse of 227reuse of initializer for M_APP3reuse of 228reuse of initializer for M_APP4reuse of 229reuse of initializer for M_APP5reuse of 230reuse of initializer for M_APP6reuse of 231reuse of initializer for M_APP7reuse of 232reuse of initializer for M_APP8reuse of 233reuse of initializer for M_APP9reuse of 234reuse of initializer for M_APP10reuse of 235reuse of initializer for M_APP11reuse of 236reuse of initializer for M_APP12reuse of 237reuse of initializer for M_APP13reuse of 238reuse of initializer for M_APP14reuse of 239reuse of initializer for M_APP15reuse of 240reuse of initializer for M_JPG0reuse of 253reuse of initializer for M_JPG13reuse of 254reuse of initializer for M_COMreuse of initializer for M_TEMreuse of initializer for M_ERRORreuse of D_ARITH_CODING_SUPPORTEDreuse of FARreuse of JPEG_INTERNALSreuse of HAVE_PROTOTYPESreuse of INLINEreuse of __GNUC__reuse of JPEG_INTERNAL_OPTIONSreuse of HAVE_UNSIGNED_SHORTreuse of HAVE_UNSIGNED_CHARreuse of BITS_IN_JSAMPLEreuse of JMETHOD(type,methodname,arglist)reuse of initializer for JDITHER_NONEreuse of initializer for JDITHER_ORDEREDreuse of initializer for JDITHER_FSreuse of initializer for JDCT_ISLOWreuse of initializer for JDCT_IFASTreuse of initializer for JDCT_FLOATreuse of initializer for JCS_UNKNOWNreuse of initializer for JCS_GRAYSCALEreuse of initializer for JCS_RGBreuse of initializer for JCS_YCbCrreuse of initializer for JCS_CMYKreuse of initializer for JCS_YCCKreuse of DCTSIZE2reuse of 64reuse of D_MAX_BLOCKS_IN_MCUreuse of MAX_COMPS_IN_SCANreuse of NUM_HUFF_TBLSreuse of NUM_QUANT_TBLSreuse of jpeg_common_fieldsreuse of C_MAX_BLOCKS_IN_MCUreuse of JMSG_STR_PARM_MAXreuse of 80reuse of /*!< Enable Wakeup Pin PC13             */reuse of /*!< Enable Wakeup Pin PC1              */reuse of /*!< Enable Wakeup Pin PA2              */reuse of /*!< Enable Wakeup Pin PA0              */reuse of /*!< Wakeup Pin Flag for PI11           */reuse of /*!< Wakeup Pin Flag for PI8            */reuse of /*!< Wakeup Pin Flag for PC13           */reuse of /*!< Wakeup Pin Flag for PC1            */reuse of /*!< Wakeup Pin Flag for PA2            */reuse of /*!< Wakeup Pin Flag for PA0            */reuse of /*******************  Bit definition for PWR_CSR2 register  ********************/reuse of /*!< Wakeup Pin Polarity bit for PI11   */reuse of /*!< Wakeup Pin Polarity bit for PI8    */reuse of /*!< Wakeup Pin Polarity bit for PC13   */reuse of /*!< Wakeup Pin Polarity bit for PC1    */reuse of /*!< Wakeup Pin Polarity bit for PA2    */reuse of /*!< Wakeup Pin Polarity bit for PA0    */reuse of /*!< Clear Wakeup Pin Flag for PI11     */reuse of /*!< Clear Wakeup Pin Flag for PI8      */reuse of /*!< Clear Wakeup Pin Flag for PC13     */reuse of /*!< Clear Wakeup Pin Flag for PC1      */reuse of /*!< Clear Wakeup Pin Flag for PA2      */reuse of /*!< Clear Wakeup Pin Flag for PA0      */reuse of /********************  Bit definition for PWR_CR2 register  ********************/reuse of /*!< Under Drive ready                                */reuse of /*!< Over Drive Switch ready                          */reuse of /*!< Over Drive generator ready                       */reuse of /*!< Regulator voltage scaling output selection ready */reuse of /*!< Backup regulator enable                          */reuse of /*!< Enable internal wakeup                           */reuse of /*!< Backup regulator ready                           */reuse of /*!< PVD Output                                       */reuse of /*!< Standby Flag                                     */reuse of /*!< Wake up internal Flag                            */reuse of /*******************  Bit definition for PWR_CSR1 register  ********************/reuse of /*!< Under Drive enable in stop mode     */reuse of /*!< Over Drive switch enabled           */reuse of /*!< Over Drive enable                   */reuse of /*!< VOS[1:0] bits (Regulator voltage scaling output selection) */reuse of /*!< Refer to AN4073 on how to use this bit */reuse of /*!< Main regulator in deepsleep under-drive mode               */reuse of /*!< Low-power regulator in deepsleep under-drive mode          */reuse of /*!< Flash power down in Stop mode                              */reuse of /*!< Disable Backup Domain write protection                     */reuse of /*!< PVD level 7 */reuse of /*!< PVD level 6 */reuse of /*!< PVD level 5 */reuse of /*!< 0x000000A0 */reuse of /*!< PVD level 4 */reuse of /*!< PVD level 3 */reuse of /*!< PVD level 2 */reuse of /*!< PVD level 1 */reuse of /*!< PVD level 0 */reuse of /*!< PVD level configuration */reuse of /*!< PLS[2:0] bits (PVD Level Selection) */reuse of /*!< Power Voltage Detector Enable       */reuse of /*!< Clear Standby Flag                  */reuse of /*!< Power Down Deepsleep                */reuse of /*!< Low-Power Deepsleep                 */reuse of /********************  Bit definition for PWR_CR1 register  ********************/reuse of /*                             Power Control                                  */reuse of /*!< CLUT address */reuse of /*!< Red value    */reuse of /*!< Green value  */reuse of /*!< Blue value   */reuse of /********************  Bit definition for LTDC_LxCLUTWR register  *************/reuse of /*!< Frame Buffer Line Number */reuse of /*!< 0x000007FF */reuse of /********************  Bit definition for LTDC_LxCFBLNR register  *************/reuse of /*!< Color Frame Buffer Pitch in bytes */reuse of /*!< Color Frame Buffer Line Length    */reuse of /********************  Bit definition for LTDC_LxCFBLR register  **************/reuse of /*!< Color Frame Buffer Start Address */reuse of /********************  Bit definition for LTDC_LxCFBAR register  **************/reuse of /*!< Blending Factor 1 */reuse of /*!< Blending Factor 2 */reuse of /********************  Bit definition for LTDC_LxBFCR register  ***************/reuse of /*!< Default Color Alpha */reuse of /*!< Default Color Red   */reuse of /*!< Default Color Green */reuse of /*!< Default Color Blue  */reuse of /********************  Bit definition for LTDC_LxDCCR register  ***************/reuse of /*!< Constant Alpha */reuse of /********************  Bit definition for LTDC_LxCACR register  ***************/reuse of /*!< Pixel Format */reuse of /********************  Bit definition for LTDC_LxPFCR register  ***************/reuse of /*!< Color Key Red value   */reuse of /*!< Color Key Green value */reuse of /*!< Color Key Blue value  */reuse of /********************  Bit definition for LTDC_LxCKCR register  ***************/reuse of /*!< Window Vertical Stop Position  */reuse of /*!< Window Vertical Start Position */reuse of /*!< 0x00000FFF */reuse of /********************  Bit definition for LTDC_LxWVPCR register  **************/reuse of /*!< Window Horizontal Stop Position  */reuse of /*!< Window Horizontal Start Position */reuse of /********************  Bit definition for LTDC_LxWHPCR register  **************/reuse of /*!< Color Lockup Table Enable */reuse of /*!< Color Keying Enable       */reuse of /*!< Layer Enable              */reuse of /********************  Bit definition for LTDC_LxCR register  *****************/reuse of /*!< Horizontal Synchronization Status */reuse of /*!< Vertical Synchronization Status   */reuse of /*!< Horizontal Data Enable Status     */reuse of /*!< Vertical Data Enable Status       */reuse of /********************  Bit definition for LTDC_CDSR register  *****************/reuse of /*!< Current X Position */reuse of /*!< Current Y Position */reuse of /********************  Bit definition for LTDC_CPSR register  *****************/reuse of /*!< Line Interrupt Position */reuse of /********************  Bit definition for LTDC_LIPCR register  ****************/reuse of /*!< Clears Register Reload interrupt Flag */reuse of /*!< Clears the Transfer Error Interrupt Flag */reuse of /*!< Clears the FIFO Underrun Interrupt Flag */reuse of /*!< Clears the Line Interrupt Flag */reuse of /********************  Bit definition for LTDC_ICR register  ******************/reuse of /*!< Register Reload interrupt Flag */reuse of /*!< Transfer Error Interrupt Flag */reuse of /*!< FIFO Underrun Interrupt Flag */reuse of /*!< Line Interrupt Flag */reuse of /********************  Bit definition for LTDC_ISR register  ******************/reuse of /*!< Register Reload interrupt enable */reuse of /*!< Transfer Error Interrupt Enable  */reuse of /*!< FIFO Underrun Interrupt Enable   */reuse of /*!< Line Interrupt Enable            */reuse of /********************  Bit definition for LTDC_IER register  ******************/reuse of /*!< Background Red value   */reuse of /*!< Background Green value */reuse of /*!< Background Blue value  */reuse of /********************  Bit definition for LTDC_BCCR register  *****************/reuse of /*!< Vertical Blanking Reload */reuse of /*!< Immediate Reload         */reuse of /********************  Bit definition for LTDC_SRCR register  *****************/reuse of /*!< Horizontal Synchronization Polarity */reuse of /*!< Vertical Synchronization Polarity   */reuse of /*!< Data Enable Polarity                */reuse of /*!< Pixel Clock Polarity                */reuse of /*!< Dither Enable                       */reuse of /*!< Dither Red Width                    */reuse of /*!< Dither Green Width                  */reuse of /*!< Dither Blue Width                   */reuse of /*!< LCD-TFT controller enable bit       */reuse of /********************  Bit definition for LTDC_GCR register  ******************/reuse of /*!< Total Width */reuse of /*!< 0x0FFF0000 */reuse of /*!< Total Heigh */reuse of /********************  Bit definition for LTDC_TWCR register  *****************/reuse of /*!< Accumulated Active Width */reuse of /*!< Accumulated Active height */reuse of /********************  Bit definition for LTDC_AWCR register  *****************/reuse of /*!< Accumulated Horizontal Back Porch */reuse of /*!< Accumulated Vertical Back Porch   */reuse of /********************  Bit definition for LTDC_BPCR register  *****************/reuse of /*!< Horizontal Synchronization Width */reuse of /*!< Vertical Synchronization Height  */reuse of /********************  Bit definition for LTDC_SSCR register  *****************/reuse of /*                      LCD-TFT Display Controller (LTDC)                     */reuse of /*!< Watchdog counter window value */reuse of /*******************  Bit definition for IWDG_KR register  ********************/reuse of /*!< Watchdog counter window value update */reuse of /*!< Watchdog counter reload value update */reuse of /*!< Watchdog prescaler value update */reuse of /*******************  Bit definition for IWDG_SR register  ********************/reuse of /*!<Watchdog counter reload value        */reuse of /*******************  Bit definition for IWDG_RLR register  *******************/reuse of /*!< 0x04 */reuse of /*!<PR[2:0] (Prescaler divider)         */reuse of /*******************  Bit definition for IWDG_PR register  ********************/reuse of /*!<Key value (write only, read 0000h)  */reuse of /*                           Independent WATCHDOG                             */reuse of /*!< 8-bit transmit data */reuse of /******************  Bit definition for I2C_TXDR register  *********************/reuse of /*!< 8-bit receive data  */reuse of /******************  Bit definition for I2C_RXDR register  *********************/reuse of /*!< PEC register        */reuse of /******************  Bit definition for I2C_PECR register  *********************/reuse of /*!< Alert clear flag                */reuse of /*!< Timeout clear flag              */reuse of /*!< PAC error clear flag            */reuse of /*!< Overrun/Underrun clear flag     */reuse of /*!< Arbitration lost clear flag     */reuse of /*!< Bus error clear flag            */reuse of /*!< STOP detection clear flag       */reuse of /*!< NACK clear flag                 */reuse of /*!< Address matched clear flag      */reuse of /******************  Bit definition for I2C_ICR register  *********************/reuse of /*!< Address match code (slave mode) */reuse of /*!< 0x00FE0000 */reuse of /*!< Transfer direction (slave mode) */reuse of /*!< Bus busy                        */reuse of /*!< SMBus alert                     */reuse of /*!< Timeout or Tlow detection flag  */reuse of /*!< PEC error in reception          */reuse of /*!< Overrun/Underrun                */reuse of /*!< Arbitration lost                */reuse of /*!< Bus error                       */reuse of /*!< Transfer complete reload        */reuse of /*!< Transfer complete (master mode) */reuse of /*!< STOP detection flag             */reuse of /*!< NACK received flag              */reuse of /*!< Address matched (slave mode)    */reuse of /*!< Receive data register not empty */reuse of /*!< Transmit interrupt status       */reuse of /*!< Transmit data register empty    */reuse of /******************  Bit definition for I2C_ISR register  *********************/reuse of /*!< Extended clock timeout enable */reuse of /*!< Bus timeout B                 */reuse of /*!< Clock timeout enable          */reuse of /*!< Idle clock timeout detection  */reuse of /*!< Bus timeout A                 */reuse of /******************* Bit definition for I2C_TIMEOUTR register *******************/reuse of /*!< Timings prescaler             */reuse of /*!< 0xF0000000 */reuse of /*!< Data setup time               */reuse of /*!< Data hold time                */reuse of /*!< SCL high period (master mode) */reuse of /*!< SCL low period (master mode)  */reuse of /*******************  Bit definition for I2C_TIMINGR register *******************/reuse of /*!< Own address 2 enable    */reuse of /*!< OA2[7:1] is masked, No comparison is done */reuse of /*!< OA2[6:1] is masked, Only OA2[7] are compared */reuse of /*!< OA2[5:1] is masked, Only OA2[7:6] are compared */reuse of /*!< 0x00000500 */reuse of /*!< OA2[4:1] is masked, Only OA2[7:5] are compared */reuse of /*!< OA2[3:1] is masked, Only OA2[7:4] are compared */reuse of /*!< OA2[2:1] is masked, Only OA2[7:3] are compared */reuse of /*!< OA2[1] is masked, Only OA2[7:2] are compared */reuse of /*!< No mask */reuse of /*!< Own address 2 masks     */reuse of /*!< Interface own address 2 */reuse of /*!< 0x000000FE */reuse of /*******************  Bit definition for I2C_OAR2 register  ******************/reuse of /*!< Own address 1 enable      */reuse of /*!< Own address 1 10-bit mode */reuse of /*!< Interface own address 1   */reuse of /*!< 0x000003FF */reuse of /*******************  Bit definition for I2C_OAR1 register  ******************/reuse of /*!< Packet error checking byte                              */reuse of /*!< Automatic end mode (master mode)                        */reuse of /*!< NBYTES reload mode                                      */reuse of /*!< Number of bytes                                         */reuse of /*!< NACK generation (slave mode)                            */reuse of /*!< STOP generation (master mode)                           */reuse of /*!< START generation                                        */reuse of /*!< 10-bit address header only read direction (master mode) */reuse of /*!< 10-bit addressing mode (master mode)                    */reuse of /*!< Transfer direction (master mode)                        */reuse of /*!< Slave address (master mode)                             */reuse of /******************  Bit definition for I2C_CR2 register  ********************/reuse of /*!< PEC enable                          */reuse of /*!< SMBus alert enable                  */reuse of /*!< SMBus device default address enable */reuse of /*!< SMBus host address enable           */reuse of /*!< General call enable                 */reuse of /*!< Clock stretching disable            */reuse of /*!< Slave byte control                  */reuse of /*!< DMA reception requests enable       */reuse of /*!< DMA transmission requests enable    */reuse of /*!< Analog noise filter OFF             */reuse of /*!< Digital noise filter                */reuse of /*!< Errors interrupt enable             */reuse of /*!< Transfer complete interrupt enable  */reuse of /*!< STOP detection interrupt enable     */reuse of /*!< NACK received interrupt enable      */reuse of /*!< Address match interrupt enable      */reuse of /*!< RX interrupt enable                 */reuse of /*!< TX interrupt enable                 */reuse of /*!< Peripheral enable                   */reuse of /*******************  Bit definition for I2C_CR1 register  *******************/reuse of /*                      Inter-integrated Circuit Interface (I2C)              */reuse of ShuntNbLimitreuse of valuereuse of initializer for valuereuse of MFXSTM32L152_REG_ADR_SYS_CTRLreuse of MFXSTM32L152_IDD_ENreuse of MfxIddConfigreuse of ShuntNbUsedreuse of MFXSTM32L152_IDD_CTRL_VREF_DISreuse of VrefMeasurementreuse of MFXSTM32L152_IDD_CTRL_CAL_DISreuse of Calibrationreuse of MFXSTM32L152_IDD_PREDELAY_UNITreuse of MFXSTM32L152_IDD_PREDELAY_VALUEreuse of PreDelayUnitreuse of PreDelayValuereuse of 127reuse of MFXSTM32L152_REG_ADR_IDD_PRE_DELAYreuse of 129reuse of Shunt0Valuereuse of MFXSTM32L152_REG_ADR_IDD_SHUNT0_MSBreuse of 130reuse of MFXSTM32L152_REG_ADR_IDD_SHUNT0_LSBreuse of 131reuse of Shunt1Valuereuse of MFXSTM32L152_REG_ADR_IDD_SHUNT1_MSBreuse of 132reuse of MFXSTM32L152_REG_ADR_IDD_SHUNT1_LSBreuse of 133reuse of Shunt2Valuereuse of MFXSTM32L152_REG_ADR_IDD_SHUNT2_MSBreuse of 134reuse of MFXSTM32L152_REG_ADR_IDD_SHUNT2_LSBreuse of 135reuse of Shunt3Valuereuse of MFXSTM32L152_REG_ADR_IDD_SHUNT3_MSBreuse of 136reuse of MFXSTM32L152_REG_ADR_IDD_SHUNT3_LSBreuse of 137reuse of Shunt4Valuereuse of MFXSTM32L152_REG_ADR_IDD_SHUNT4_MSBreuse of 138reuse of MFXSTM32L152_REG_ADR_IDD_SHUNT4_LSBreuse of 139reuse of Shunt0StabDelayreuse of MFXSTM32L152_REG_ADR_IDD_SH0_STABILIZATIONreuse of 144reuse of Shunt1StabDelayreuse of MFXSTM32L152_REG_ADR_IDD_SH1_STABILIZATIONreuse of 145reuse of Shunt2StabDelayreuse of MFXSTM32L152_REG_ADR_IDD_SH2_STABILIZATIONreuse of 146reuse of Shunt3StabDelayreuse of MFXSTM32L152_REG_ADR_IDD_SH3_STABILIZATIONreuse of 147reuse of Shunt4StabDelayreuse of MFXSTM32L152_REG_ADR_IDD_SH4_STABILIZATIONreuse of 148reuse of AmpliGainreuse of MFXSTM32L152_REG_ADR_IDD_GAIN_MSBreuse of 140reuse of MFXSTM32L152_REG_ADR_IDD_GAIN_LSBreuse of 141reuse of VddMinreuse of MFXSTM32L152_REG_ADR_IDD_VDD_MIN_MSBreuse of 142reuse of MFXSTM32L152_REG_ADR_IDD_VDD_MIN_LSBreuse of 143reuse of MeasureNbreuse of MFXSTM32L152_REG_ADR_IDD_NBR_OF_MEASreuse of 150reuse of MFXSTM32L152_IDD_DELTADELAY_UNITreuse of MFXSTM32L152_IDD_DELTADELAY_VALUEreuse of DeltaDelayUnitreuse of DeltaDelayValuereuse of MFXSTM32L152_REG_ADR_IDD_MEAS_DELTA_DELAYreuse of 151reuse of ShuntNbOnBoardreuse of MFXSTM32L152_REG_ADR_IDD_SHUNTS_ON_BOARDreuse of 152reuse of MFXSTM32L152_IDD_CTRL_REQreuse of MFXSTM32L152_IRQ_TSreuse of MFXSTM32L152_IRQ_TS_DETreuse of MFXSTM32L152_IRQ_TS_NEreuse of MFXSTM32L152_IRQ_TS_THreuse of MFXSTM32L152_IRQ_TS_FULLreuse of MFXSTM32L152_IRQ_TS_OVFreuse of 32reuse of data_xyreuse of MFXSTM32L152_TS_XY_DATAreuse of 36reuse of Xreuse of Yreuse of MFXSTM32L152_TS_FIFO_THreuse of MFXSTM32L152_TS_CLEAR_FIFOreuse of 164reuse of statereuse of retreuse of initializer for retreuse of MFXSTM32L152_TS_FIFO_STAreuse of MFXSTM32L152_TS_CTRL_STATUSreuse of MFXSTM32L152_TS_FIFO_LEVELreuse of 33reuse of MFXSTM32L152_TS_ENreuse of call to MFX_IO_Delayreuse of MFXSTM32L152_TS_SETTLINGreuse of 160reuse of 50reuse of MFXSTM32L152_TS_TOUCH_DET_DELAYreuse of 161reuse of MFXSTM32L152_TS_AVEreuse of 162reuse of MFXSTM32L152_TS_TRACKreuse of 163reuse of call to mfxstm32l152_IO_ClearITreuse of 16777215reuse of MFXSTM32L152_ALTERNATE_GPIO_ENreuse of (JOYState_TypeDef)...reuse of (ADC_TypeDef *)...reuse of (FunctionalState)...reuse of /****************** Bit definition for GPIO_AFRH register *********************/reuse of /****************** Bit definition for GPIO_AFRL register *********************/reuse of /****************** Bit definition for GPIO_LCKR register *********************/reuse of /* Legacy defines */reuse of /******************  Bits definition for GPIO_BSRR register  ******************/reuse of /******************  Bits definition for GPIO_ODR register  *******************/reuse of /******************  Bits definition for GPIO_IDR register  *******************/reuse of /******************  Bits definition for GPIO_PUPDR register  *****************/reuse of /* legacy defines */reuse of /******************  Bits definition for GPIO_OSPEEDR register  ***************/reuse of /******************  Bits definition for GPIO_OTYPER register  ****************/reuse of /******************  Bits definition for GPIO_MODER register  *****************/reuse of /*                            General Purpose I/O                             */reuse of /*!<Busy status */reuse of /*!<MODES2[1:0]bits (Status mode for bank 2) */reuse of /*!<MODES1[1:0]bits (Status mode for bank 1) */reuse of /*!<Refresh error flag */reuse of /******************  Bit definition for FMC_SDSR register  ******************/reuse of /*!<RES interrupt enable */reuse of /*!<COUNT[12:0] bits (Refresh timer count) */reuse of /*!< 0x00003FFE */reuse of /*!<Clear refresh error flag */reuse of /******************  Bit definition for FMC_SDRTR register  ******************/reuse of /*!<MRD[12:0] bits (Mode register definition) */reuse of /*!< 0x003FFE00 */reuse of /*!<NRFS[3:0] bits (Number of auto-refresh) */reuse of /*!< 0x000001E0 */reuse of /*!<Command target 1 */reuse of /*!<Command target 2 */reuse of /*!<MODE[2:0] bits (Command mode) */reuse of /******************  Bit definition for FMC_SDCMR register  ******************/reuse of /*!<TRP[2:0] bits (Row to column delay) */reuse of /*!<TRP[2:0] bits (Row precharge delay) */reuse of /*!<TRC[2:0] bits (Write recovery delay) */reuse of /*!<TRC[2:0] bits (Row cycle delay) */reuse of /*!<TRAS[3:0] bits (Self refresh time) */reuse of /*!<TXSR[3:0] bits (Exit self refresh) */reuse of /*!<TMRD[3:0] bits (Load mode register to active) */reuse of /******************  Bit definition for FMC_SDTR2 register  ******************/reuse of /******************  Bit definition for FMC_SDTR1 register  ******************/reuse of /*!<RPIPE[1:0](Read pipe) */reuse of /*!<Read burst */reuse of /*!<SDCLK[1:0] (SDRAM clock configuration) */reuse of /*!<Write protection */reuse of /*!<CAS[1:0] bits (CAS latency) */reuse of /*!< 0x00000180 */reuse of /*!<Number of internal bank */reuse of /*!<NR[1:0] bits (Number of row bits) */reuse of /*!<NC[1:0] bits (Number of column bits) */reuse of /******************  Bit definition for FMC_SDCR2 register  ******************/reuse of /*!<SDRAM clock configuration */reuse of __HAL_TIM_ENABLE_DMA(__HANDLE__,__DMA__)reuse of DCRreuse of BurstBaseAddressreuse of call to HAL_TIM_DMABurst_MultiReadStartreuse of /******************  Bit definition for FMC_SDCR1 register  ******************/reuse of /*!<ECC result */reuse of /******************  Bit definition for FMC_ECCR register  ******************/reuse of /*!<ATTHIZ3[7:0] bits (Attribute memory 3 databus HiZ time) */reuse of /*!<ATTHOLD3[7:0] bits (Attribute memory 3 hold time) */reuse of /*!<ATTWAIT3[7:0] bits (Attribute memory 3 wait time) */reuse of /*!<ATTSET3[7:0] bits (Attribute memory 3 setup time) */reuse of /******************  Bit definition for FMC_PATT register  ******************/reuse of /*!<MEMHIZ3[7:0] bits (Common memory 3 databus HiZ time) */reuse of /*!<MEMHOLD3[7:0] bits (Common memory 3 hold time) */reuse of /*!<MEMWAIT3[7:0] bits (Common memory 3 wait time) */reuse of /*!<MEMSET3[7:0] bits (Common memory 3 setup time) */reuse of /******************  Bit definition for FMC_PMEM register  ******************/reuse of /*!<FIFO empty                                  */reuse of /*!<Interrupt Falling Edge detection Enable bit */reuse of /*!<Interrupt Level detection Enable bit        */reuse of /*!<Interrupt Rising Edge detection Enable bit  */reuse of /*!<Interrupt Falling Edge status               */reuse of /*!<Interrupt Level status                      */reuse of /*!<Interrupt Rising Edge status                */reuse of /*******************  Bit definition for FMC_SR register  *******************/reuse of /*!<ECCPS[2:0] bits (ECC page size)           */reuse of /*!< 0x000E0000 */reuse of /*!<TAR[3:0] bits (ALE to RE delay)           */reuse of /*!< 0x0001E000 */reuse of /*!<TCLR[3:0] bits (CLE to RE delay)          */reuse of /*!< 0x00001E00 */reuse of /*!<ECC computation logic enable bit          */reuse of /*!<PWID[1:0] bits (NAND Flash databus width) */reuse of /*!<Memory type                               */reuse of /*!<PC Card/NAND Flash memory bank enable bit */reuse of /*!<Wait feature enable bit                   */reuse of /******************  Bit definition for FMC_PCR register  *******************/reuse of /*!<ACCMOD[1:0] bits (Access mode) */reuse of /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */reuse of /*!<DATAST [3:0] bits (Data-phase duration) */reuse of /*!<ADDHLD[3:0] bits (Address-hold phase duration) */reuse of /*!<ADDSET[3:0] bits (Address setup phase duration) */reuse of /******************  Bit definition for FMC_BWTR4 register  ******************/reuse of /******************  Bit definition for FMC_BWTR3 register  ******************/reuse of /******************  Bit definition for FMC_BWTR2 register  ******************/reuse of /******************  Bit definition for FMC_BWTR1 register  ******************/reuse of /*!<DATLA[3:0] bits (Data latency) */reuse of /*!<CLKDIV[3:0] bits (Clock divide ratio) */reuse of /******************  Bit definition for FMC_BTR4 register  *******************/reuse of /*******************  Bit definition for FMC_BTR3 register  *******************/reuse of /******************  Bit definition for FMC_BTR2 register  *******************/reuse of /*!<ADDHLD[3:0] bits (Address-hold phase duration)  */reuse of /******************  Bit definition for FMC_BTR1 register  ******************/reuse of /*!<Write burst enable         */reuse of /*!<CRAM page size             */reuse of /*!<Asynchronous wait          */reuse of /*!<Extended mode enable       */reuse of /*!<Wait enable bit            */reuse of /*!<Write enable bit           */reuse of /*!<Wait timing configuration  */reuse of /*!<Wrapped burst mode support */reuse of /*!<Wait signal polarity bit   */reuse of /*!<Burst enable bit           */reuse of /*!<Flash access enable        */reuse of /*!<MWID[1:0] bits (Memory data bus width) */reuse of /*!<MTYP[1:0] bits (Memory type)           */reuse of /*!<Address/data multiplexing enable bit   */reuse of /*!<Memory bank enable bit                 */reuse of /******************  Bit definition for FMC_BCR4 register  *******************/reuse of /******************  Bit definition for FMC_BCR3 register  *******************/reuse of /******************  Bit definition for FMC_BCR2 register  *******************/reuse of /*!<Write FIFO Disable         */reuse of /*!<Continuous clock enable     */reuse of /******************  Bit definition for FMC_BCR1 register  *******************/reuse of /*                          Flexible Memory Controller                        */reuse of /*******************  Bits definition for FLASH_OPTCR1 register  ***************/reuse of /*******************  Bits definition for FLASH_OPTCR register  ***************/reuse of /*******************  Bits definition for FLASH_CR register  ******************/reuse of /*******************  Bits definition for FLASH_SR register  ******************/reuse of /*******************  Bits definition for FLASH_ACR register  *****************/reuse of /*
* @brief FLASH Total Sectors Number
*/reuse of /*                                    FLASH                                   */reuse of /*!< Pending bit for line 24 */reuse of /*!< Pending bit for line 23 */reuse of /*!< Pending bit for line 22 */reuse of /*!< Pending bit for line 21 */reuse of /*!< Pending bit for line 20 */reuse of /*!< Pending bit for line 19 */reuse of /*!< Pending bit for line 18 */reuse of /*!< Pending bit for line 17 */reuse of /*!< Pending bit for line 16 */reuse of /*!< Pending bit for line 15 */reuse of /*!< Pending bit for line 14 */reuse of /*!< Pending bit for line 13 */reuse of /*!< Pending bit for line 12 */reuse of /*!< Pending bit for line 11 */reuse of /*!< Pending bit for line 10 */reuse of /*!< Pending bit for line 9 */reuse of /*!< Pending bit for line 8 */reuse of /*!< Pending bit for line 7 */reuse of /*!< Pending bit for line 6 */reuse of /*!< Pending bit for line 5 */reuse of /*!< Pending bit for line 4 */reuse of /*!< Pending bit for line 3 */reuse of /*!< Pending bit for line 2 */reuse of /*!< Pending bit for line 1 */reuse of /*!< Pending bit for line 0 */reuse of /*******************  Bit definition for EXTI_PR register  ********************/reuse of /*!< Software Interrupt on line 24 */reuse of /*!< Software Interrupt on line 23 */reuse of /*!< Software Interrupt on line 22 */reuse of /*!< Software Interrupt on line 21 */reuse of /*!< Software Interrupt on line 20 */reuse of /*!< Software Interrupt on line 19 */reuse of /*!< Software Interrupt on line 18 */reuse of /*!< Software Interrupt on line 17 */reuse of /*!< Software Interrupt on line 16 */reuse of /*!< Software Interrupt on line 15 */reuse of /*!< Software Interrupt on line 14 */reuse of /*!< Software Interrupt on line 13 */reuse of /*!< Software Interrupt on line 12 */reuse of /*!< Software Interrupt on line 11 */reuse of /*!< Software Interrupt on line 10 */reuse of /*!< Software Interrupt on line 9 */reuse of /*!< Software Interrupt on line 8 */reuse of /*!< Software Interrupt on line 7 */reuse of /*!< Software Interrupt on line 6 */reuse of /*!< Software Interrupt on line 5 */reuse of /*!< Software Interrupt on line 4 */reuse of /*!< Software Interrupt on line 3 */reuse of /*!< Software Interrupt on line 2 */reuse of /*!< Software Interrupt on line 1 */reuse of /*!< Software Interrupt on line 0 */reuse of /******************  Bit definition for EXTI_SWIER register  ******************/reuse of /*!< Falling trigger event configuration bit of line 24 */reuse of /*!< Falling trigger event configuration bit of line 23 */reuse of /*!< Falling trigger event configuration bit of line 22 */reuse of /*!< Falling trigger event configuration bit of line 21 */reuse of /*!< Falling trigger event configuration bit of line 20 */reuse of /*!< Falling trigger event configuration bit of line 19 */reuse of /*!< Falling trigger event configuration bit of line 18 */reuse of /*!< Falling trigger event configuration bit of line 17 */reuse of /*!< Falling trigger event configuration bit of line 16 */reuse of /*!< Falling trigger event configuration bit of line 15 */reuse of /*!< Falling trigger event configuration bit of line 14 */reuse of /*!< Falling trigger event configuration bit of line 13 */reuse of /*!< Falling trigger event configuration bit of line 12 */reuse of /*!< Falling trigger event configuration bit of line 11 */reuse of /*!< Falling trigger event configuration bit of line 10 */reuse of /*!< Falling trigger event configuration bit of line 9 */reuse of /*!< Falling trigger event configuration bit of line 8 */reuse of /*!< Falling trigger event configuration bit of line 7 */reuse of /*!< Falling trigger event configuration bit of line 6 */reuse of /*!< Falling trigger event configuration bit of line 5 */reuse of /*!< Falling trigger event configuration bit of line 4 */reuse of /*!< Falling trigger event configuration bit of line 3 */reuse of /*!< Falling trigger event configuration bit of line 2 */reuse of /*!< Falling trigger event configuration bit of line 1 */reuse of /*!< Falling trigger event configuration bit of line 0 */reuse of /******************  Bit definition for EXTI_FTSR register  *******************/reuse of /*!< Rising trigger event configuration bit of line 24 */reuse of /*!< Rising trigger event configuration bit of line 23 */reuse of /*!< Rising trigger event configuration bit of line 22 */reuse of /*!< Rising trigger event configuration bit of line 21 */reuse of /*!< Rising trigger event configuration bit of line 20 */reuse of /*!< Rising trigger event configuration bit of line 19 */reuse of /*!< Rising trigger event configuration bit of line 18 */reuse of /*!< Rising trigger event configuration bit of line 17 */reuse of /*!< Rising trigger event configuration bit of line 16 */reuse of /*!< Rising trigger event configuration bit of line 15 */reuse of /*!< Rising trigger event configuration bit of line 14 */reuse of /*!< Rising trigger event configuration bit of line 13 */reuse of /*!< Rising trigger event configuration bit of line 12 */reuse of /*!< Rising trigger event configuration bit of line 11 */reuse of /*!< Rising trigger event configuration bit of line 10 */reuse of /*!< Rising trigger event configuration bit of line 9 */reuse of /*!< Rising trigger event configuration bit of line 8 */reuse of /*!< Rising trigger event configuration bit of line 7 */reuse of /*!< Rising trigger event configuration bit of line 6 */reuse of /*!< Rising trigger event configuration bit of line 5 */reuse of /*!< Rising trigger event configuration bit of line 4 */reuse of /*!< Rising trigger event configuration bit of line 3 */reuse of /*!< Rising trigger event configuration bit of line 2 */reuse of /*!< Rising trigger event configuration bit of line 1 */reuse of /*!< Rising trigger event configuration bit of line 0 */reuse of /******************  Bit definition for EXTI_RTSR register  *******************/reuse of /* Reference Defines */reuse of /*!< Event Mask on line 24 */reuse of /*!< Event Mask on line 23 */reuse of /*!< Event Mask on line 22 */reuse of /*!< Event Mask on line 21 */reuse of /*!< Event Mask on line 20 */reuse of /*!< Event Mask on line 19 */reuse of /*!< Event Mask on line 18 */reuse of /*!< Event Mask on line 17 */reuse of /*!< Event Mask on line 16 */reuse of /*!< Event Mask on line 15 */reuse of /*!< Event Mask on line 14 */reuse of /*!< Event Mask on line 13 */reuse of /*!< Event Mask on line 12 */reuse of /*!< Event Mask on line 11 */reuse of /*!< Event Mask on line 10 */reuse of /*!< Event Mask on line 9 */reuse of /*!< Event Mask on line 8 */reuse of /*!< Event Mask on line 7 */reuse of /*!< Event Mask on line 6 */reuse of /*!< Event Mask on line 5 */reuse of /*!< Event Mask on line 4 */reuse of /*!< Event Mask on line 3 */reuse of /*!< Event Mask on line 2 */reuse of /*!< Event Mask on line 1 */reuse of /*!< Event Mask on line 0 */reuse of /*******************  Bit definition for EXTI_EMR register  *******************/reuse of /*!< Interrupt Mask All */reuse of /*!< Interrupt Mask on line 24 */reuse of /*!< Interrupt Mask on line 23 */reuse of /*!< Interrupt Mask on line 22 */reuse of /*!< Interrupt Mask on line 21 */reuse of /*!< Interrupt Mask on line 20 */reuse of /*!< Interrupt Mask on line 19 */reuse of /*!< Interrupt Mask on line 18 */reuse of /*!< Interrupt Mask on line 17 */reuse of /*!< Interrupt Mask on line 16 */reuse of /*!< Interrupt Mask on line 15 */reuse of /*!< Interrupt Mask on line 14 */reuse of /*!< Interrupt Mask on line 13 */reuse of /*!< Interrupt Mask on line 12 */reuse of /*!< Interrupt Mask on line 11 */reuse of /*!< Interrupt Mask on line 10 */reuse of /*!< Interrupt Mask on line 9 */reuse of /*!< Interrupt Mask on line 8 */reuse of /*!< Interrupt Mask on line 7 */reuse of /*!< Interrupt Mask on line 6 */reuse of /*!< Interrupt Mask on line 5 */reuse of /*!< Interrupt Mask on line 4 */reuse of /*!< Interrupt Mask on line 3 */reuse of /*!< Interrupt Mask on line 2 */reuse of /*!< Interrupt Mask on line 1 */reuse of /*!< Interrupt Mask on line 0 */reuse of /*******************  Bit definition for EXTI_IMR register  *******************/reuse of /*                    External Interrupt/Event Controller                     */reuse of /********************  Bit definition for DMA2D_BGCLUT register  **************/reuse of /********************  Bit definition for DMA2D_FGCLUT register  **************/reuse of /*!< Dead Time */reuse of /*!< Enable */reuse of /********************  Bit definition for DMA2D_AMTCR register  ***************/reuse of /*!< Line Watermark */reuse of /********************  Bit definition for DMA2D_LWR register  *****************/reuse of /*!< Pixel per Lines */reuse of /*!< 0x3FFF0000 */reuse of /*!< Number of Lines */reuse of /********************  Bit definition for DMA2D_NLR register  *****************/reuse of /*!< Line Offset */reuse of /*!< 0x00003FFF */reuse of /********************  Bit definition for DMA2D_OOR register  *****************/reuse of /*!< Memory Address */reuse of /********************  Bit definition for DMA2D_OMAR register  ****************/reuse of /*!< Alpha Channel Value */reuse of /*!< Red Value */reuse of /*!< GREEN Value  */reuse of /*!< BLUE Value */reuse of /*!<Mode_ARGB4444 */reuse of /*!<Mode_ARGB1555 */reuse of /*!<Mode_RGB565 */reuse of /*!<Mode_ARGB8888/RGB888 */reuse of /********************  Bit definition for DMA2D_OCOLR register  ***************/reuse of /*!< Output Red Blue Swap */reuse of /*!< Output Alpha Inverted */reuse of /*!< Color mode CM[2:0] */reuse of /********************  Bit definition for DMA2D_OPFCCR register  **************/reuse of /********************  Bit definition for DMA2D_BGCMAR register  **************/reuse of /********************  Bit definition for DMA2D_FGCMAR register  **************/reuse of /*!< Green Value */reuse of /*!< Blue Value */reuse of /********************  Bit definition for DMA2D_BGCOLR register  **************/reuse of /*!< background Input Alpha value */reuse of /*!< Background Input Red Blue Swap */reuse of /*!< background Input Alpha Inverted */reuse of /*!< Alpha mode AM[1:0] */reuse of /*!< CLUT size */reuse of /*!< Start */reuse of /*!< CLUT Color mode */reuse of /*!< Input color mode CM bit 3 */reuse of /*!< Input color mode CM[3:0] */reuse of /********************  Bit definition for DMA2D_BGPFCCR register  *************/reuse of /********************  Bit definition for DMA2D_FGCOLR register  **************/reuse of /*!< Alpha value */reuse of /*!< Foreground Input Red Blue Swap */reuse of /*!< Foreground Input Alpha Inverted */reuse of /********************  Bit definition for DMA2D_FGPFCCR register  *************/reuse of /********************  Bit definition for DMA2D_BGOR register  ****************/reuse of /********************  Bit definition for DMA2D_BGMAR register  ***************/reuse of /********************  Bit definition for DMA2D_FGOR register  ****************/reuse of /********************  Bit definition for DMA2D_FGMAR register  ***************/reuse of /*!< Clears Configuration Error Interrupt Flag    */reuse of /*!< Clears CLUT Transfer Complete Interrupt Flag */reuse of /*!< Clears CLUT Access Error Interrupt Flag      */reuse of /*!< Clears Transfer Watermark Interrupt Flag     */reuse of /*!< Clears Transfer Complete Interrupt Flag      */reuse of /*!< Clears Transfer Error Interrupt Flag         */reuse of /********************  Bit definition for DMA2D_IFCR register  ****************/reuse of /*!< Configuration Error Interrupt Flag    */reuse of /*!< CLUT Transfer Complete Interrupt Flag */reuse of /*!< CLUT Access Error Interrupt Flag      */reuse of /*!< Transfer Watermark Interrupt Flag     */reuse of /*!< Transfer Complete Interrupt Flag      */reuse of /*!< Transfer Error Interrupt Flag         */reuse of /********************  Bit definition for DMA2D_ISR register  *****************/reuse of /*!< DMA2D Mode[1:0]                         */reuse of /*!< Configuration Error Interrupt Enable    */reuse of /*!< CLUT Transfer Complete Interrupt Enable */reuse of /*!< CLUT Access Error Interrupt Enable      */reuse of /*!< Transfer Watermark Interrupt Enable     */reuse of /*!< Transfer Complete Interrupt Enable      */reuse of /*!< Transfer Error Interrupt Enable         */reuse of /*!< Abort transfer                          */reuse of /*!< Suspend transfer                        */reuse of /*!< Start transfer                          */reuse of /********************  Bit definition for DMA2D_CR register  ******************/reuse of /*                         AHB Master DMA2D Controller (DMA2D)                */reuse of /******************  Bit definition for DMA_SxM1AR register  ********************/reuse of /******************  Bit definition for DMA_SxM0AR register  ********************/reuse of /*!< Peripheral Address */reuse of /******************  Bit definition for DMA_SxPAR register  ********************/reuse of /********************  Bits definition for DMA_HIFCR  register  ****************/reuse of /********************  Bits definition for DMA_LIFCR register  ****************/reuse of /********************  Bits definition for DMA_HISR register  *****************/reuse of /********************  Bits definition for DMA_LISR register  *****************/reuse of /********************  Bits definition for DMA_SxFCR register  ****************/reuse of /********************  Bits definition for DMA_SxCNDTR register  **************/reuse of /*!< 0x01800000 */reuse of /*!< 0x1E000000 */reuse of /********************  Bits definition for DMA_SxCR register  *****************/reuse of /*                             DMA Controller                                 */reuse of /********************  Bits definition for DCMI_DR register  ******************/reuse of /********************  Bits definition for DCMI_CWSIZE register  ******************/reuse of /********************  Bits definition for DCMI_CWSTRT register  ******************/reuse of /********************  Bits definition for DCMI_ESUR register  ******************/reuse of /********************  Bits definition for DCMI_ESCR register  ******************/reuse of /********************  Bits definition for DCMI_ICR register  *****************/reuse of /********************  Bits definition for DCMI_MIS register  *****************/reuse of /********************  Bits definition for DCMI_IER register  *****************/reuse of /********************  Bits definition for DCMI_RIS register   ****************/reuse of /********************  Bits definition for DCMI_SR register  ******************/reuse of /********************  Bits definition for DCMI_CR register  ******************/reuse of /*                                    DCMI                                    */reuse of /*                                 Debug MCU                                  */reuse of /* Legacy Defines */reuse of /*!< CNVCNT[27:0]: 28-bit timer counting conversion time */reuse of /*!< 0xFFFFFFF0 */reuse of /******************  Bit definition for DFSDM_FLTCNVTIMR register ******************/reuse of /*!< EXMINCH[2:0] Extreme detector minimum data channel */reuse of /*!< EXMIN[23:0] Extreme detector minimum value */reuse of /******************  Bit definition for DFSDM_FLTEXMIN register ******************/reuse of /*!< EXMAXCH[2:0] Extreme detector maximum data channel */reuse of /*!< EXMAX[23:0] Extreme detector maximum value */reuse of /******************  Bit definition for DFSDM_FLTEXMAX register ******************/reuse of /*!< CLRAWLTF[7:0] Clear the Analog watchdog low threshold flag */reuse of /*!< CLRAWHTF[15:8] Clear the Analog watchdog high threshold flag */reuse of /******************  Bit definition for DFSDM_FLTAWCFR register *****************/reuse of /*!< AWLTF[7:0] Analog watchdog low threshold error on given channels */reuse of /*!< AWHTF[15:8] Analog watchdog high threshold error on given channels */reuse of /******************  Bit definition for DFSDM_FLTAWSR register ******************/reuse of /*!< BKAWL[3:0] Break signal assignment to analog watchdog low threshold event */reuse of /*!< AWLT[23:0] Analog watchdog low threshold */reuse of /******************  Bit definition for DFSDM_FLTAWLTR register ******************/reuse of /*!< BKAWH[3:0] Break signal assignment to analog watchdog high threshold event */reuse of /*!< AWHT[23:0] Analog watchdog high threshold */reuse of /******************  Bit definition for DFSDM_FLTAWHTR register ******************/reuse of /*!< RDATACH[2:0] Regular channel most recently converted */reuse of /*!< RPEND Regular channel pending data */reuse of /*!< RDATA[23:0] Regular channel conversion data */reuse of /******************  Bit definition for DFSDM_FLTRDATAR register *****************/reuse of /*!< JDATACH[2:0] Injected channel most recently converted */reuse of /*!< JDATA[23:0] Injected group conversion data */reuse of /******************  Bit definition for DFSDM_FLTJDATAR register *****************/reuse of /*!< IOSR[7:0] Integrator oversampling ratio (averaging length) */reuse of /*!< FOSR[9:0] Sinc filter oversampling ratio (decimation rate) */reuse of /*!< 0x03FF0000 */reuse of /*!< FORD[2:0] Sinc filter order */reuse of /*!< 0xE0000000 */reuse of /********************  Bit definition for DFSDM_FLTFCR register *******************/reuse of /*!< JCHG[7:0] Injected channel group selection */reuse of /*******************  Bit definition for DFSDM_FLTJCHGR register ******************/reuse of /*!< Clear the injected conversion overrun flag */reuse of /*!< Clear the regular conversion overrun flag */reuse of /*!< CLRCKABF[7:0] Clear the clock absence flag */reuse of /*!< CLRSCSDF[7:0] Clear the short circuit detector flag */reuse of /********************  Bit definition for DFSDM_FLTICR register *******************/reuse of /*!< End of injected conversion flag */reuse of /*!< End of regular conversion flag */reuse of /*!< Injected conversion overrun flag */reuse of /*!< Regular conversion overrun flag */reuse of /*!< Analog watchdog */reuse of /*******************  Bit definition for CAN_BTR register  ********************/reuse of /*!<Receive Error Counter */reuse of /*!<Least significant byte of the 9-bit Transmit Error Counter */reuse of /*!<LEC[2:0] bits (Last Error Code) */reuse of /*!<Bus-Off Flag */reuse of /*!<Error Passive Flag */reuse of /*!<Error Warning Flag */reuse of /********************  Bit definition for CAN_ESR register  *******************/reuse of /*!<Sleep Interrupt Enable                  */reuse of /*!<Wakeup Interrupt Enable                 */reuse of /*!<Error Interrupt Enable                  */reuse of /*!<Last Error Code Interrupt Enable        */reuse of /*!<Bus-Off Interrupt Enable                */reuse of /*!<Error Passive Interrupt Enable          */reuse of /*!<Error Warning Interrupt Enable          */reuse of /*!<FIFO Overrun Interrupt Enable           */reuse of /*!<FIFO Full Interrupt Enable              */reuse of /*!<FIFO Message Pending Interrupt Enable   */reuse of /*!<Transmit Mailbox Empty Interrupt Enable */reuse of /********************  Bit definition for CAN_IER register  *******************/reuse of /*!<Release FIFO 1 Output Mailbox */reuse of /*!<FIFO 1 Overrun                */reuse of /*!<FIFO 1 Full                   */reuse of /*!<FIFO 1 Message Pending        */reuse of /*******************  Bit definition for CAN_RF1R register  *******************/reuse of /*!<Release FIFO 0 Output Mailbox */reuse of /*!<FIFO 0 Overrun                */reuse of /*!<FIFO 0 Full                   */reuse of /*!<FIFO 0 Message Pending        */reuse of /*******************  Bit definition for CAN_RF0R register  *******************/reuse of /*!<Lowest Priority Flag for Mailbox 2 */reuse of /*!<Lowest Priority Flag for Mailbox 1 */reuse of /*!<Lowest Priority Flag for Mailbox 0 */reuse of /*!<LOW[2:0] bits */reuse of /*!<Transmit Mailbox 2 Empty */reuse of /*!<Transmit Mailbox 1 Empty */reuse of /*!<Transmit Mailbox 0 Empty */reuse of /*!<TME[2:0] bits */reuse of /*!< 0x1C000000 */reuse of /*!<Mailbox Code                    */reuse of /*!<Abort Request for Mailbox 2     */reuse of /*!<Transmission Error of Mailbox 2 */reuse of /*!<Arbitration Lost for mailbox 2  */reuse of /*!<Transmission OK of Mailbox 2    */reuse of /*!<Request Completed Mailbox2      */reuse of /*!<Abort Request for Mailbox 1     */reuse of /*!<Transmission Error of Mailbox1  */reuse of /*!<Arbitration Lost for Mailbox1   */reuse of /*!<Transmission OK of Mailbox1     */reuse of /*!<Request Completed Mailbox1      */reuse of /*!<Abort Request for Mailbox0      */reuse of /*!<Transmission Error of Mailbox0  */reuse of /*!<Arbitration Lost for Mailbox0   */reuse of /*!<Transmission OK of Mailbox0     */reuse of /*!<Request Completed Mailbox0      */reuse of /*******************  Bit definition for CAN_TSR register  ********************/reuse of /*!<CAN Rx Signal               */reuse of /*!<Last Sample Point           */reuse of /*!<Receive Mode                */reuse of /*!<Transmit Mode               */reuse of /*!<Sleep Acknowledge Interrupt */reuse of /*!<Wakeup Interrupt            */reuse of /*!<Error Interrupt             */reuse of /*!<Sleep Acknowledge           */reuse of /*!<Initialization Acknowledge  */reuse of /*******************  Bit definition for CAN_MSR register  ********************/reuse of /*!<bxCAN software master reset       */reuse of /*!<Time Triggered Communication Mode */reuse of /*!<Automatic Bus-Off Management      */reuse of /*!<Automatic Wakeup Mode             */reuse of /*!<No Automatic Retransmission       */reuse of /*!<Receive FIFO Locked Mode          */reuse of /*!<Transmit FIFO Priority            */reuse of /*!<Sleep Mode Request                */reuse of /*!<Initialization Request            */reuse of /*******************  Bit definition for CAN_MCR register  ********************/reuse of /*!<CAN control and status registers */reuse of /*                         Controller Area Network                            */reuse of /*!<2nd data of a pair of regular conversions */reuse of /*!<1st data of a pair of regular conversions */reuse of /*******************  Bit definition for ADC_CDR register  ********************/reuse of /*!<Temperature Sensor and VREFINT Enable */reuse of /*!<VBAT Enable */reuse of /*!<ADCPRE[1:0] bits (ADC prescaler) */reuse of /*!<DMA[1:0] bits (Direct Memory Access mode for multimode) */reuse of /*!<DMA disable selection (Multi-ADC mode) */reuse of /*!<DELAY[3:0] bits (Delay between 2 sampling phases) */reuse of /*!<MULTI[4:0] bits (Multi-ADC mode selection) */reuse of /*******************  Bit definition for ADC_CCR register  ********************/reuse of /*!<ADC3 Overrun flag                       */reuse of /*!<ADC3 Regular channel Start flag         */reuse of /*!<ADC3 Injected channel Start flag        */reuse of /*!<ADC3 Injected channel end of conversion */reuse of /*!<ADC3 End of conversion                  */reuse of /*!<ADC3 Analog watchdog flag               */reuse of /*!<ADC2 Overrun flag                       */reuse of /*!<ADC2 Regular channel Start flag         */reuse of /*!<ADC2 Injected channel Start flag        */reuse of /*!<ADC2 Injected channel end of conversion */reuse of /*!<ADC2 End of conversion                  */reuse of /*!<ADC2 Analog watchdog flag               */reuse of /*!<ADC1 Overrun flag                       */reuse of /*!<ADC1 Regular channel Start flag         */reuse of /*!<ADC1 Injected channel Start flag        */reuse of /*!<ADC1 Injected channel end of conversion */reuse of /*!<ADC1 End of conversion                  */reuse of /*!<ADC1 Analog watchdog flag               */reuse of /*******************  Bit definition for ADC_CSR register  ********************/reuse of /*!<ADC2 data */reuse of /*!<Regular data */reuse of /********************  Bit definition for ADC_DR register  ********************/reuse of /*!<Injected data */reuse of /*******************  Bit definition for ADC_JDR4 register  *******************/reuse of /*******************  Bit definition for ADC_JDR3 register  *******************/reuse of /*******************  Bit definition for ADC_JDR2 register  *******************/reuse of /*******************  Bit definition for ADC_JDR1 register  *******************/reuse of /*!<JL[1:0] bits (Injected Sequence length) */reuse of /*!<JSQ4[4:0] bits (4th conversion in injected sequence) */reuse of /*!< 0x000F8000 */reuse of /*!<JSQ3[4:0] bits (3rd conversion in injected sequence) */reuse of /*!< 0x00007C00 */reuse of /*!<JSQ2[4:0] bits (2nd conversion in injected sequence) */reuse of /*!< 0x000003E0 */reuse of /*!<JSQ1[4:0] bits (1st conversion in injected sequence) */reuse of /*******************  Bit definition for ADC_JSQR register  *******************/reuse of /*!<SQ6[4:0] bits (6th conversion in regular sequence) */reuse of /*!< 0x3E000000 */reuse of /*!<SQ5[4:0] bits (5th conversion in regular sequence) */reuse of /*!< 0x01F00000 */reuse of /*!<SQ4[4:0] bits (4th conversion in regular sequence) */reuse of /*!<SQ3[4:0] bits (3rd conversion in regular sequence) */reuse of /*!<SQ2[4:0] bits (2nd conversion in regular sequence) */reuse of /*!<SQ1[4:0] bits (1st conversion in regular sequence) */reuse of /*******************  Bit definition for ADC_SQR3 register  *******************/reuse of /*!<SQ12[4:0] bits (12th conversion in regular sequence) */reuse of /*!<SQ11[4:0] bits (11th conversion in regular sequence) */reuse of /*!<SQ10[4:0] bits (10th conversion in regular sequence) */reuse of /*!<SQ9[4:0] bits (9th conversion in regular sequence) */reuse of /*!<SQ8[4:0] bits (8th conversion in regular sequence) */reuse of /*!<SQ7[4:0] bits (7th conversion in regular sequence) */reuse of /*******************  Bit definition for ADC_SQR2 register  *******************/reuse of /*!<L[3:0] bits (Regular channel sequence length) */reuse of /*!<SQ16[4:0] bits (16th conversion in regular sequence) */reuse of /*!<SQ15[4:0] bits (15th conversion in regular sequence) */reuse of /*!<SQ14[4:0] bits (14th conversion in regular sequence) */reuse of /*!<SQ13[4:0] bits (13th conversion in regular sequence) */reuse of /*******************  Bit definition for ADC_SQR1 register  *******************/reuse of /*!<Analog watchdog low threshold */reuse of /*******************  Bit definition for ADC_LTR register  ********************/reuse of /*!<Analog watchdog high threshold */reuse of /*******************  Bit definition for ADC_HTR register  ********************/reuse of /*!<Data offset for injected channel 4 */reuse of /******************  Bit definition for ADC_JOFR4 register  *******************/reuse of /*!<Data offset for injected channel 3 */reuse of /******************  Bit definition for ADC_JOFR3 register  *******************/reuse of /*!<Data offset for injected channel 2 */reuse of /******************  Bit definition for ADC_JOFR2 register  *******************/reuse of /*!<Data offset for injected channel 1 */reuse of /******************  Bit definition for ADC_JOFR1 register  *******************/reuse of /*!<SMP9[2:0] bits (Channel 9 Sample time selection) */reuse of /*!<SMP8[2:0] bits (Channel 8 Sample time selection) */reuse of /*!<SMP7[2:0] bits (Channel 7 Sample time selection) */reuse of /*!< 0x00E00000 */reuse of /*!<SMP6[2:0] bits (Channel 6 Sample time selection) */reuse of /*!< 0x001C0000 */reuse of /*!<SMP5[2:0] bits (Channel 5 Sample time selection) */reuse of /*!< 0x00038000 */reuse of /*!<SMP4[2:0] bits (Channel 4 Sample time selection) */reuse of /*!<SMP3[2:0] bits (Channel 3 Sample time selection) */reuse of /*!< 0x00000E00 */reuse of /*!<SMP2[2:0] bits (Channel 2 Sample time selection) */reuse of /*!< 0x000001C0 */reuse of /*!<SMP1[2:0] bits (Channel 1 Sample time selection) */reuse of /*!<SMP0[2:0] bits (Channel 0 Sample time selection) */reuse of /******************  Bit definition for ADC_SMPR2 register  *******************/reuse of /*!<SMP18[2:0] bits (Channel 18 Sample time selection) */reuse of /*!<SMP17[2:0] bits (Channel 17 Sample time selection) */reuse of /*!<SMP16[2:0] bits (Channel 16 Sample time selection) */reuse of /*!<SMP15[2:0] bits (Channel 15 Sample time selection) */reuse of /*!<SMP14[2:0] bits (Channel 14 Sample time selection) */reuse of /*!<SMP13[2:0] bits (Channel 13 Sample time selection) */reuse of /*!<SMP12[2:0] bits (Channel 12 Sample time selection) */reuse of /*!< Injected conversion in progress status */reuse of /*!< Regular conversion in progress status */reuse of /*!< CKABF[7:0] Clock absence flag */reuse of /*!< SCDF[7:0] Short circuit detector flag */reuse of /********************  Bit definition for DFSDM_FLTISR register *******************/reuse of /*!< Injected end of conversion interrupt enable */reuse of /*!< Regular end of conversion interrupt enable */reuse of /*!< Injected data overrun interrupt enable */reuse of /*!< Regular data overrun interrupt enable */reuse of /*!< Analog watchdog interrupt enable */reuse of /*!< Short circuit detector interrupt enable */reuse of /*!< Clock absence interrupt enable */reuse of /*!< EXCH[7:0] Extreme detector channel selection */reuse of /*!< AWDCH[7:0] Analog watchdog channel selection */reuse of /********************  Bit definition for DFSDM_FLTCR2 register *******************/reuse of /*!< DFSDM enable */reuse of /*!< Start the conversion of the injected group of channels */reuse of /*!< Launch an injected conversion synchronously with DFSDMx JSWSTART trigger  */reuse of /*!< Scanning conversion in continuous mode selection for injected conversions */reuse of /*!< DMA channel enabled to read data for the injected channel group */reuse of /*!< JEXTSEL[4:0]Trigger signal selection for launching injected conversions */reuse of /*!< JEXTEN[1:0] Trigger enable and trigger edge selection for injected conversions */reuse of /*!< Software start of a conversion on the regular channel */reuse of /*!< Continuous mode selection for regular conversions */reuse of /*!< Launch regular conversion synchronously with DFSDMx */reuse of /*!< DMA channel enabled to read data for the regular conversion */reuse of /*!< RCH[2:0] Regular channel selection */reuse of /*!< Fast conversion mode selection */reuse of /*!< Analog watchdog fast mode select */reuse of /********************  Bit definition for DFSDM_FLTCR1 register *******************/reuse of /************************   DFSDM module registers  ****************************/reuse of /*!< INDAT0[15:0] Input data for channel y */reuse of /*!< INDAT0[31:16] Input data for channel y or channel (y+1) */reuse of /****************  Bit definition for DFSDM_CHDATINR register *****************/reuse of /*!< WDATA[15:0] Input channel y watchdog data */reuse of /****************  Bit definition for DFSDM_CHWDATR register *******************/reuse of /*!< SCDT[7:0] Short circuit detector threshold for channel y */reuse of /*!< BKSCD[3:0] Break signal assignment for short circuit detector on channel y */reuse of /*!< AWFOSR[4:0] Analog watchdog filter oversampling ratio on channel y */reuse of /*!< AWFORD[1:0] Analog watchdog Sinc filter order on channel y */reuse of /******************  Bit definition for DFSDM_CHAWSCDR register *****************/reuse of /*!< DTRBS[4:0] Data right bit-shift for channel y */reuse of /*!< OFFSET[23:0] 24-bit calibration offset for channel y */reuse of /***************  Bit definition for DFSDM_CHCFGR2 register  ******************/reuse of /*!< SITP[1:0] Serial interface type for channel y */reuse of /*!< SPICKSEL[1:0] SPI clock select for channel y */reuse of /*!< Short circuit detector enable on channel y */reuse of /*!< Clock absence detector enable on channel y */reuse of /*!< Channel y enable */reuse of /*!< Serial inputs selection for channel y */reuse of /*!< DATMPX[1:0] Input data multiplexer for channel y */reuse of /*!< DATPACK[1:0] Data packing mode */reuse of /*!< CKOUTDIV[7:0] output serial clock divider */reuse of /*!< Output serial clock source selection */reuse of /*!< Global enable for DFSDM interface */reuse of /***************  Bit definition for DFSDM_CHCFGR1 register  ******************/reuse of /****************   DFSDM channel configuration registers  ********************/reuse of /*                 Digital Filter for Sigma Delta Modulators                  */reuse of /*!<DAC channel2 DMA underrun flag */reuse of /*!<DAC channel1 DMA underrun flag */reuse of /********************  Bit definition for DAC_SR register  ********************/reuse of /*!<DAC channel2 data output */reuse of /*******************  Bit definition for DAC_DOR2 register  *******************/reuse of /*!<DAC channel1 data output */reuse of /*******************  Bit definition for DAC_DOR1 register  *******************/reuse of /*!<DAC channel2 8-bit Right aligned data */reuse of /*!<DAC channel1 8-bit Right aligned data */reuse of /******************  Bit definition for DAC_DHR8RD register  ******************/reuse of /*!<DAC channel2 12-bit Left aligned data */reuse of /*!< 0xFFF00000 */reuse of /*!<DAC channel1 12-bit Left aligned data */reuse of /*!< 0x0000FFF0 */reuse of /*****************  Bit definition for DAC_DHR12LD register  ******************/reuse of /*!<DAC channel2 12-bit Right aligned data */reuse of /*!<DAC channel1 12-bit Right aligned data */reuse of /*****************  Bit definition for DAC_DHR12RD register  ******************/reuse of /******************  Bit definition for DAC_DHR8R2 register  ******************/reuse of /*****************  Bit definition for DAC_DHR12L2 register  ******************/reuse of /*****************  Bit definition for DAC_DHR12R2 register  ******************/reuse of /******************  Bit definition for DAC_DHR8R1 register  ******************/reuse of /*****************  Bit definition for DAC_DHR12L1 register  ******************/reuse of /*****************  Bit definition for DAC_DHR12R1 register  ******************/reuse of /*!<DAC channel2 software trigger */reuse of /*!<DAC channel1 software trigger */reuse of /*****************  Bit definition for DAC_SWTRIGR register  ******************/reuse of /*!<DAC channel2 DMA underrun interrupt enable */reuse of /*!<DAC channel2 DMA enable                    */reuse of /*!<MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) */reuse of /*!<WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) */reuse of /*!<TSEL2[2:0] (DAC channel2 Trigger selection) */reuse of /*!< 0x00380000 */reuse of /*!<DAC channel2 Trigger enable                 */reuse of /*!<DAC channel2 output buffer disable          */reuse of /*!<DAC channel2 enable                         */reuse of /*!<DAC channel1 DMA underrun interrupt enable  */reuse of /*!<DAC channel1 DMA enable                     */reuse of /*!<MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */reuse of /*!<WAVE1[1:0] (DAC channel1 noise/triangle wave generation enablEU) */reuse of /*!<TSEL1[2:0] (DAC channel1 Trigger selection) */reuse of /*!<DAC channel1 Trigger enable                 */reuse of /*!<DAC channel1 output buffer disable          */reuse of /*!<DAC channel1 enable                         */reuse of /********************  Bit definition for DAC_CR register  ********************/reuse of /*                      Digital to Analog Converter                           */reuse of /*!< Coefficients of the polynomial */reuse of /*******************  Bit definition for CRC_POL register  ********************/reuse of /*!< Initial CRC value bits         */reuse of /*******************  Bit definition for CRC_INIT register  *******************/reuse of /*!< REV_OUT Reverse Output Data bits   */reuse of /*!< REV_IN Reverse Input Data bits     */reuse of /*!< Polynomial size bits               */reuse of /*!< RESET the CRC computation unit bit */reuse of /********************  Bit definition for CRC_CR register  ********************/reuse of /*!< General-purpose 8-bit data register bits */reuse of /*******************  Bit definition for CRC_IDR register  ********************/reuse of /*!< Data register bits */reuse of /*******************  Bit definition for CRC_DR register  *********************/reuse of /*                          CRC calculation unit                              */reuse of /*!< CEC Tx Missing Acknowledge IT Enable   */reuse of /*!< CEC Tx-Error IT Enable                 */reuse of /*!< CEC Tx-Buffer Underrun IT Enable       */reuse of /*!< CEC End of Transmission IT Enable      */reuse of /*!< CEC Tx Byte Request  IT Enable         */reuse of /*!< CEC Arbitration Lost IT Enable         */reuse of /*!< CEC Rx Missing Acknowledge IT Enable   */reuse of /*!< CEC Rx Long Bit period Error IT Enable */reuse of /*!< CEC Rx Short Bit period Error IT Enable*/reuse of /*!< CEC Rx Bit Rising Error IT Enable      */reuse of /*!< CEC Rx-Overrun IT Enable               */reuse of /*!< CEC End Of Reception IT Enable         */reuse of /*!< CEC Rx-Byte Received IT Enable         */reuse of /*******************  Bit definition for CEC_IER register  ********************/reuse of /*!< CEC Tx Missing Acknowledge             */reuse of /*!< CEC Tx-Error                           */reuse of /*!< CEC Tx-Buffer Underrun                 */reuse of /*!< CEC End of Transmission                */reuse of /*!< CEC Tx Byte Request                    */reuse of /*!< CEC Arbitration Lost                   */reuse of /*!< CEC Rx Missing Acknowledge             */reuse of /*!< CEC Rx Long Bit period Error           */reuse of /*!< CEC Rx Short Bit period Error          */reuse of /*!< CEC Rx Bit Rising Error                */reuse of /*!< CEC Rx-Overrun                         */reuse of /*!< CEC End Of Reception                   */reuse of /*!< CEC Rx-Byte Received                   */reuse of /*******************  Bit definition for CEC_ISR register  ********************/reuse of /*!< CEC Rx Data                        */reuse of /*******************  Bit definition for CEC_RXDR register  *******************/reuse of /*!< CEC Tx Data                        */reuse of /*******************  Bit definition for CEC_TXDR register  *******************/reuse of /*!< CEC Listen mode                    */reuse of /*!< CEC Own Address                    */reuse of /*!< CEC Signal Free Time optional      */reuse of /*!< CEC Broadcast no Error generation  */reuse of /*!< CEC Long Period Error generation   */reuse of /*!< CEC Bit Rising Error generation    */reuse of /*!< CEC Rx Stop                        */reuse of /*!< CEC Tolerance                      */reuse of /*!< CEC Signal Free Time               */reuse of /*******************  Bit definition for CEC_CFGR register  *******************/reuse of /*!< CEC Tx End Of Message              */reuse of /*!< CEC Tx Start Of Message            */reuse of /*!< CEC Enable                         */reuse of /*******************  Bit definition for CEC_CR register  *********************/reuse of /*                                 HDMI-CEC (CEC)                             */reuse of /*!<Filter bit 31 */reuse of /*!<Filter bit 30 */reuse of /*!<Filter bit 29 */reuse of /*!<Filter bit 28 */reuse of /*!<Filter bit 27 */reuse of /*!<Filter bit 26 */reuse of /*!<Filter bit 25 */reuse of /*!<Filter bit 24 */reuse of /*!<Filter bit 23 */reuse of /*!<Filter bit 22 */reuse of /*!<Filter bit 21 */reuse of /*!<Filter bit 20 */reuse of /*!<Filter bit 19 */reuse of /*!<Filter bit 18 */reuse of /*!<Filter bit 17 */reuse of /*!<Filter bit 16 */reuse of /*!<Filter bit 15 */reuse of /*!<Filter bit 14 */reuse of /*!<Filter bit 13 */reuse of /*!<Filter bit 12 */reuse of /*!<Filter bit 11 */reuse of /*!<Filter bit 10 */reuse of /*!<Filter bit 9 */reuse of /*!<Filter bit 8 */reuse of /*!<Filter bit 7 */reuse of /*!<Filter bit 6 */reuse of /*!<Filter bit 5 */reuse of /*!<Filter bit 4 */reuse of /*!<Filter bit 3 */reuse of /*!<Filter bit 2 */reuse of /*!<Filter bit 1 */reuse of /*!<Filter bit 0 */reuse of /*******************  Bit definition for CAN_F13R2 register  ******************/reuse of /*******************  Bit definition for CAN_F12R2 register  ******************/reuse of /*******************  Bit definition for CAN_F11R2 register  ******************/reuse of /*******************  Bit definition for CAN_F10R2 register  ******************/reuse of /*******************  Bit definition for CAN_F9R2 register  *******************/reuse of /*******************  Bit definition for CAN_F8R2 register  *******************/reuse of /*******************  Bit definition for CAN_F7R2 register  *******************/reuse of /*******************  Bit definition for CAN_F6R2 register  *******************/reuse of /*******************  Bit definition for CAN_F5R2 register  *******************/reuse of IO_Pinreuse of MFXSTM32L152_REG_ADR_IRQ_GPI_ACK1reuse of 84reuse of MFXSTM32L152_REG_ADR_IRQ_GPI_ACK2reuse of 85reuse of MFXSTM32L152_REG_ADR_IRQ_GPI_ACK3reuse of 86reuse of tmp1reuse of initializer for tmp1reuse of tmp2reuse of initializer for tmp2reuse of tmp3reuse of initializer for tmp3reuse of MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING1reuse of MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING2reuse of 16776960reuse of MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING3reuse of 4294901760reuse of MFXSTM32L152_REG_ADR_IRQ_GPI_SRC1reuse of call to mfxstm32l152_reg24_setPinValuereuse of 72reuse of MFXSTM32L152_IRQ_GPIOreuse of MFXSTM32L152_REG_ADR_GPIO_STATE1reuse of MFXSTM32L152_REG_ADR_GPIO_STATE2reuse of 65280reuse of MFXSTM32L152_REG_ADR_GPIO_STATE3reuse of 16711680reuse of MFXSTM32L152_REG_ADR_GPO_SET1reuse of MFXSTM32L152_REG_ADR_GPO_CLR1reuse of PinStatereuse of 108reuse of 112reuse of MFXSTM32L152_REG_ADR_IRQ_GPI_TYPE1reuse of Typereuse of MFXSTM32L152_REG_ADR_IRQ_GPI_EVT1reuse of 76reuse of Evtreuse of MFXSTM32L152_REG_ADR_GPIO_DIR1reuse of 96reuse of Directionreuse of error_codereuse of initializer for error_codereuse of MFXSTM32L152_GPIO_DIR_INreuse of MFXSTM32L152_REG_ADR_GPIO_TYPE1reuse of MFXSTM32L152_GPI_WITHOUT_PULL_RESISTORreuse of MFXSTM32L152_REG_ADR_GPIO_PUPD1reuse of MFXSTM32L152_GPIO_PULL_DOWNreuse of MFXSTM32L152_GPIO_PULL_UPreuse of MFXSTM32L152_GPI_WITH_PULL_RESISTORreuse of MFXSTM32L152_GPIO_DIR_OUTreuse of MFXSTM32L152_GPO_PUSH_PULLreuse of MFXSTM32L152_GPO_OPEN_DRAINreuse of MFXSTM32L152_IRQ_GPI_EVT_EDGEreuse of MFXSTM32L152_IRQ_GPI_TYPE_HLREreuse of MFXSTM32L152_IRQ_GPI_TYPE_LLFEreuse of MFXSTM32L152_IRQ_GPI_EVT_LEVELreuse of IO_Modereuse of IO_MODE_OFFreuse of IO_MODE_ANALOGreuse of call to mfxstm32l152_IO_DisablePinITreuse of call to mfxstm32l152_IO_InitPinreuse of 100reuse of 104reuse of IO_MODE_INPUTreuse of IO_MODE_INPUT_PUreuse of IO_MODE_INPUT_PDreuse of IO_MODE_OUTPUTreuse of IO_MODE_OUTPUT_PP_PDreuse of IO_MODE_OUTPUT_PP_PUreuse of IO_MODE_OUTPUT_OD_PDreuse of IO_MODE_OUTPUT_OD_PUreuse of IO_MODE_IT_RISING_EDGEreuse of call to mfxstm32l152_IO_EnableITreuse of /*!<SMP11[2:0] bits (Channel 11 Sample time selection) */reuse of /*!<SMP10[2:0] bits (Channel 10 Sample time selection) */reuse of /******************  Bit definition for ADC_SMPR1 register  *******************/reuse of /*!<Start Conversion of regular channels */reuse of /*!<EXTEN[1:0] bits (External Trigger Conversion mode for regular channelsp) */reuse of /*!<EXTSEL[3:0] bits (External Event Select for regular group) */reuse of /*!<Start Conversion of injected channels */reuse of /*!<JEXTEN[1:0] bits (External Trigger Conversion mode for injected channelsp) */reuse of /*!<JEXTSEL[3:0] bits (External event select for injected group) */reuse of /*!<Data Alignment                                               */reuse of /*!<End of conversion selection                                  */reuse of /*!<DMA disable selection (Single ADC)                           */reuse of /*!<Direct Memory access mode                                    */reuse of /*!<Continuous Conversion                                        */reuse of /*!<A/D Converter ON / OFF                                       */reuse of /*******************  Bit definition for ADC_CR2 register  ********************/reuse of /*!<overrun interrupt enable */reuse of /*!<RES[2:0] bits (Resolution)                           */reuse of /*!<Analog watchdog enable on regular channels           */reuse of /*!<Analog watchdog enable on injected channels          */reuse of /*!<DISCNUM[2:0] bits (Discontinuous mode channel count) */reuse of /*!<Discontinuous mode on injected channels              */reuse of /*!<Discontinuous mode on regular channels               */reuse of /*!<Automatic injected group conversion                  */reuse of /*!<Enable the watchdog on a single channel in scan mode */reuse of /*!<Scan mode */reuse of /*!<Interrupt enable for injected channels               */reuse of /*!<AAnalog Watchdog interrupt enable                    */reuse of /*!<Interrupt enable for EOC                             */reuse of /*!<AWDCH[4:0] bits (Analog watchdog channel select bits) */reuse of /*******************  Bit definition for ADC_CR1 register  ********************/reuse of /*!<Overrun flag                                         */reuse of /*!<Regular channel Start flag                           */reuse of /*!<Injected channel Start flag                          */reuse of /*!<Injected channel end of conversion                   */reuse of /*!<End of conversion                                    */reuse of /*!<Analog watchdog flag                                 */reuse of /********************  Bit definition for ADC_SR register  ********************/reuse of /*!<Internal temperature sensor, address of parameter TS_CAL2: On STM32F7, temperature sensor ADC raw data acquired at temperature 110 DegC (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV). */reuse of /*!<Internal temperature sensor, address of parameter TS_CAL1: On STM32F7, temperature sensor ADC raw data acquired at temperature  30 DegC (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV). */reuse of /*!<Internal voltage reference, address of parameter VREFINT_CAL: VrefInt ADC raw data acquired at temperature 30 DegC (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV).                      */reuse of /*                        Analog to Digital Converter                         */reuse of /*                         Peripheral Registers_Bits_Definition               */reuse of /** @addtogroup Peripheral_Registers_Bits_Definition
  * @{
  */reuse of /**
    * @}
    */reuse of /*!< LSI Maximum startup time in us */reuse of /** @addtogroup Hardware_Constant_Definition
    * @{
    */reuse of /** @addtogroup Exported_constants
  * @{
  */reuse of /**
  * @}
  */reuse of /* Kept for legacy purpose */reuse of /** @addtogroup Peripheral_declaration
  * @{
  */reuse of /*!< USB registers base address */reuse of /* Debug MCU registers base address */reuse of /*!< FMC Bankx registers base address */reuse of /*!< AHB2 peripherals */reuse of /*!< Package size register base address */reuse of /*!< FLASH Size register base address */reuse of /*!< Unique device ID register base address */reuse of /*!< AHB1 peripherals */reuse of /*!< APB2 peripherals */reuse of /*!< APB1 peripherals */reuse of /*!< Peripheral memory map */reuse of /*!< End address of : (up to 1024 Bytes) embedded FLASH OTP Area                             */reuse of /*!< Base address of : (up to 1024 Bytes) embedded FLASH OTP Area                            */reuse of /*!< FLASH end address */reuse of /*!< Base address of : 16KB RAM2 accessible over AXI/AHB                                     */reuse of /*!< Base address of : 368KB RAM1 accessible over AXI/AHB                                    */reuse of /*!< Base address of : QSPI Control  registers                                               */reuse of /*!< Base address of : FMC Control registers                                                 */reuse of /*!< Base address of : QSPI memories  accessible over AXI                                    */reuse of /*!< Base address of : Backup SRAM(4 KB)                                                     */reuse of /*!< Base address of : AHB/ABP Peripherals                                                   */reuse of /*!< Base address of : 128KB system data RAM accessible over DTCM                            */reuse of /*!< Base address of : (up to 2 MB) embedded FLASH memory accessible over AXI                */reuse of /*!< Base address of : (up to 2 MB) embedded FLASH memory  accessible over ITCM              */reuse of /*!< Base address of : 16KB RAM reserved for CPU execution/instruction accessible over ITCM  */reuse of /** @addtogroup Peripheral_memory_map
  * @{
  */reuse of /*!< DSI Wrapper Regulator and PLL Control Register, Address offset: 0x430                 */reuse of /*!< Reserved, 0x42C                                                                       */reuse of /*!< DSI Wrapper PHY Configuration Register,                   Address offset: 0x418-0x42B */reuse of /*!< Reserved, 0x414                                                                       */reuse of /*!< DSI Wrapper Interrupt Flag Clear Register,                Address offset: 0x410       */reuse of /*!< DSI Wrapper Interrupt and Status Register,                Address offset: 0x40C       */reuse of /*!< DSI Wrapper Interrupt Enable Register,                    Address offset: 0x408       */reuse of /*!< DSI Wrapper Control Register,                             Address offset: 0x404       */reuse of /*!< DSI Wrapper Configuration Register,                       Address offset: 0x400       */reuse of /*!< Reserved, 0x194 - 0x3FF                                                               */reuse of /*!< DSI Host 3D Current Configuration Register,                Address offset: 0x190     */reuse of /*!< Reserved, 0x164 - 0x18F                                                              */reuse of /*!< DSI Host Video VA Current Configuration Register,          Address offset: 0x160     */reuse of /*!< DSI Host Video VFP Current Configuration Register,         Address offset: 0x15C     */reuse of /*!< DSI Host Video VBP Current Configuration Register,         Address offset: 0x158     */reuse of /*!< DSI Host Video VSA Current Configuration Register,         Address offset: 0x154     */reuse of /*!< DSI Host Video Line Current Configuration Register,        Address offset: 0x150     */reuse of /*!< DSI Host Video HBP Current Configuration Register,         Address offset: 0x14C     */reuse of /*!< DSI Host Video HSA Current Configuration Register,         Address offset: 0x148     */reuse of /*!< DSI Host Video Null Packet Current Configuration Register, Address offset: 0x144     */reuse of /*!< DSI Host Video Chunks Current Configuration Register,     Address offset: 0x140     */reuse of /*!< DSI Host Video Packet Current Configuration Register,      Address offset: 0x13C     */reuse of /*!< DSI Host Video Mode Current Configuration Register,        Address offset: 0x138     */reuse of /*!< Reserved, 0x11C - 0x137                                                              */reuse of /*!< DSI Host Low-power Mode Current Configuration Register,    Address offset: 0x118     */reuse of /*!< Reserved, 0x114                                                                      */reuse of /*!< DSI Host LTDC Current Color Coding Register,               Address offset: 0x110     */reuse of /*!< DSI Host LTDC Current VCID Register,                       Address offset: 0x10C     */reuse of /*!< Reserved, 0x104 - 0x10B                                                              */reuse of /*!< DSI Host Video Shadow Control Register,                    Address offset: 0x100     */reuse of /*!< Reserved, 0xE0 - 0xFF                                                                */reuse of /*!< DSI Host Force Interrupt Register,                         Address offset: 0xD8-0xDF */reuse of /*!< Reserved, 0xD0 - 0xD7                                                                */reuse of /*!< DSI Host Interrupt Enable Register,                        Address offset: 0xC4-0xCB */reuse of /*!< DSI Host Interrupt & Status Register,                      Address offset: 0xBC-0xC3 */reuse of /*!< Reserved, 0xB4 - 0xBB                                                                */reuse of /*!< DSI Host PHY Status Register,                              Address offset: 0xB0      */reuse of /*!< DSI Host PHY TX Triggers Configuration Register,           Address offset: 0xAC      */reuse of /*!< DSI Host PHY ULPS Control Register,                        Address offset: 0xA8      */reuse of /*!< DSI Host PHY Configuration Register,                       Address offset: 0xA4      */reuse of /*!< DSI Host PHY Control Register,                             Address offset: 0xA0      */reuse of /*!< DSI Host Data Lane Timer Configuration Register,           Address offset: 0x9C      */reuse of /*!< DSI Host Clock Lane Timer Configuration Register,          Address offset: 0x98      */reuse of /*!< DSI Host Clock Lane Configuration Register,                Address offset: 0x94      */reuse of /*!< DSI Host 3D Configuration Register,                        Address offset: 0x90      */reuse of /*!< DSI Host Timeout Counter Configuration Register,           Address offset: 0x78-0x8F */reuse of /*!< DSI Host Generic Packet Status Register,                   Address offset: 0x74      */reuse of /*!< DSI Host Generic Payload Data Register,                    Address offset: 0x70      */reuse of /*!< DSI Host Generic Header Configuration Register,            Address offset: 0x6C      */reuse of /*!< DSI Host Command Mode Configuration Register,              Address offset: 0x68      */reuse of /*!< DSI Host LTDC Command Configuration Register,              Address offset: 0x64      */reuse of /*!< DSI Host Video VA Configuration Register,                  Address offset: 0x60      */reuse of /*!< DSI Host Video VFP Configuration Register,                 Address offset: 0x5C      */reuse of /*!< DSI Host Video VBP Configuration Register,                 Address offset: 0x58      */reuse of /*!< DSI Host Video VSA Configuration Register,                 Address offset: 0x54      */reuse of /*!< DSI Host Video Line Configuration Register,                Address offset: 0x50      */reuse of /*!< DSI Host Video HBP Configuration Register,                 Address offset: 0x4C      */reuse of /*!< DSI Host Video HSA Configuration Register,                 Address offset: 0x48      */reuse of /*!< DSI Host Video Null Packet Configuration Register,         Address offset: 0x44      */reuse of /*!< DSI Host Video Chunks Configuration Register,              Address offset: 0x40      */reuse of /*!< DSI Host Video Packet Configuration Register,              Address offset: 0x3C      */reuse of /*!< DSI Host Video Mode Configuration Register,                Address offset: 0x38      */reuse of /*!< DSI Host Mode Configuration Register,                      Address offset: 0x34      */reuse of /*!< DSI Host Generic VCID Register,                            Address offset: 0x30      */reuse of /*!< DSI Host Protocol Configuration Register,                  Address offset: 0x2C      */reuse of /*!< Reserved, 0x1C - 0x2B                                                                */reuse of /*!< DSI Host Low-Power Mode Configuration Register,            Address offset: 0x18      */reuse of /*!< DSI Host LTDC Polarity Configuration Register,             Address offset: 0x14      */reuse of /*!< DSI Host LTDC Color Coding Register,                       Address offset: 0x10      */reuse of /*!< DSI Host LTDC VCID Register,                               Address offset: 0x0C      */reuse of /*!< DSI HOST Clock Control Register,                           Address offset: 0x08      */reuse of /*!< DSI Host Control Register,                                 Address offset: 0x04      */reuse of /*!< DSI Host Version Register,                                 Address offset: 0x00      */reuse of /**
  * @brief DSI Controller
  */reuse of /*!< MDIOS Output Data Register (MDIOS_DOUTR31),     Address offset: 1FCh      */reuse of /*!< MDIOS Output Data Register (MDIOS_DOUTR30),     Address offset: 1F8h      */reuse of /*!< MDIOS Output Data Register (MDIOS_DOUTR29),     Address offset: 1F4h      */reuse of /*!< MDIOS Output Data Register (MDIOS_DOUTR28),     Address offset: 1F0h      */reuse of /*!< MDIOS Output Data Register (MDIOS_DOUTR27),     Address offset: 1ECh      */reuse of /*!< MDIOS Output Data Register (MDIOS_DOUTR26),     Address offset: 1E8h      */reuse of /*!< MDIOS Output Data Register (MDIOS_DOUTR25),     Address offset: 1E4h      */reuse of /*!< MDIOS Output Data Register (MDIOS_DOUTR24),     Address offset: 1E0h      */reuse of /*!< MDIOS Output Data Register (MDIOS_DOUTR23),     Address offset: 1DCh      */reuse of /*!< MDIOS Output Data Register (MDIOS_DOUTR22),     Address offset: 1D8h      */reuse of /*!< MDIOS Output Data Register (MDIOS_DOUTR21),     Address offset: 1D4h      */reuse of /*!< MDIOS Output Data Register (MDIOS_DOUTR20),     Address offset: 1D0h      */reuse of /*!< MDIOS Output Data Register (MDIOS_DOUTR19),     Address offset: 1CCh      */reuse of /*!< MDIOS Output Data Register (MDIOS_DOUTR18),     Address offset: 1C8h      */reuse of /*!< MDIOS Output Data Register (MDIOS_DOUTR17),     Address offset: 1C4h      */reuse of /*!< MDIOS Output Data Register (MDIOS_DOUTR16),     Address offset: 1C0h      */reuse of /*!< MDIOS Output Data Register (MDIOS_DOUTR15),     Address offset: 1BCh      */reuse of /*!< MDIOS Output Data Register (MDIOS_DOUTR14),     Address offset: 1B8h      */reuse of /*!< MDIOS Output Data Register (MDIOS_DOUTR13),     Address offset: 1B4h      */reuse of /*!< MDIOS Output Data Register (MDIOS_DOUTR12),     Address offset: 1B0h      */reuse of /*!< MDIOS Output Data Register (MDIOS_DOUTR11),     Address offset: 1ACh      */reuse of /*!< MDIOS Output Data Register (MDIOS_DOUTR10),     Address offset: 1A8h      */reuse of /*!< MDIOS Output Data Register (MDIOS_DOUTR9),      Address offset: 1A4h      */reuse of /*!< MDIOS Output Data Register (MDIOS_DOUTR8),      Address offset: 1A0h      */reuse of /*!< MDIOS Output Data Register (MDIOS_DOUTR7),      Address offset: 19Ch      */reuse of /*!< MDIOS Output Data Register (MDIOS_DOUTR6),      Address offset: 198h      */reuse of /*!< MDIOS Output Data Register (MDIOS_DOUTR5),      Address offset: 194h      */reuse of /*!< MDIOS Output Data Register (MDIOS_DOUTR4),      Address offset: 190h      */reuse of /*!< MDIOS Output Data Register (MDIOS_DOUTR3),      Address offset: 18Ch      */reuse of /*!< MDIOS Output Data Register (MDIOS_DOUTR2),      Address offset: 188h      */reuse of /*!< MDIOS Output Data Register (MDIOS_DOUTR1),      Address offset: 184h      */reuse of /*!< MDIOS Output Data Register (MDIOS_DOUTR0),      Address offset: 180h      */reuse of /*!< MDIOS Input Data Register (MDIOS_DINR31),       Address offset: 17Ch      */reuse of /*!< MDIOS Input Data Register (MDIOS_DINR30),       Address offset: 178h      */reuse of /*!< MDIOS Input Data Register (MDIOS_DINR29),       Address offset: 174h      */reuse of /*!< MDIOS Input Data Register (MDIOS_DINR28),       Address offset: 170h      */reuse of /*!< MDIOS Input Data Register (MDIOS_DINR27),       Address offset: 16Ch      */reuse of /*!< MDIOS Input Data Register (MDIOS_DINR26),       Address offset: 168h      */reuse of /*!< MDIOS Input Data Register (MDIOS_DINR25),       Address offset: 164h      */reuse of /*!< MDIOS Input Data Register (MDIOS_DINR24),       Address offset: 160h      */reuse of /*!< MDIOS Input Data Register (MDIOS_DINR23),       Address offset: 15Ch      */reuse of /*!< MDIOS Input Data Register (MDIOS_DINR22),       Address offset: 158h      */reuse of /*!< MDIOS Input Data Register (MDIOS_DINR21),       Address offset: 154h      */reuse of /*!< MDIOS Input Data Register (MDIOS_DINR20),       Address offset: 150h      */reuse of /*!< MDIOS Input Data Register (MDIOS_DINR19),       Address offset: 14Ch      */reuse of /*!< MDIOS Input Data Register (MDIOS_DINR18),       Address offset: 148h      */reuse of /*!< MDIOS Input Data Register (MDIOS_DINR17),       Address offset: 144h      */reuse of /*!< MDIOS Input Data Register (MDIOS_DINR16),       Address offset: 140h      */reuse of /*!< MDIOS Input Data Register (MDIOS_DINR15),       Address offset: 13Ch      */reuse of /*!< MDIOS Input Data Register (MDIOS_DINR14),       Address offset: 138h      */reuse of /*!< MDIOS Input Data Register (MDIOS_DINR13),       Address offset: 134h      */reuse of /*!< MDIOS Input Data Register (MDIOS_DINR12),       Address offset: 130h      */reuse of /*!< MDIOS Input Data Register (MDIOS_DINR11),       Address offset: 12Ch      */reuse of /*!< MDIOS Input Data Register (MDIOS_DINR10),       Address offset: 128h      */reuse of /*!< MDIOS Input Data Register (MDIOS_DINR9),        Address offset: 124h      */reuse of /*!< MDIOS Input Data Register (MDIOS_DINR8),        Address offset: 120h      */reuse of /*!< MDIOS Input Data Register (MDIOS_DINR7),        Address offset: 11Ch      */reuse of /*!< MDIOS Input Data Register (MDIOS_DINR6),        Address offset: 118h      */reuse of /*!< MDIOS Input Data Register (MDIOS_DINR5),        Address offset: 114h      */reuse of /*!< MDIOS Input Data Register (MDIOS_DINR4),        Address offset: 110h      */reuse of /*!< MDIOS Input Data Register (MDIOS_DINR3),        Address offset: 10Ch      */reuse of /*!< MDIOS Input Data Register (MDIOS_DINR2),        Address offset: 108h      */reuse of /*!< MDIOS Input Data Register (MDIOS_DINR1),        Address offset: 104h      */reuse of /*!< MDIOS Input Data Register (MDIOS_DINR0),        Address offset: 100h      */reuse of /* Reserved                                          Address offset: 1Ch       */reuse of /*!< MDIOS Configuration Register (MDIOS_CR),        Address offset: 18h       */reuse of /*!< MDIOS Configuration Register (MDIOS_CR),        Address offset: 14h       */reuse of /*!< MDIOS Configuration Register (MDIOS_CR),        Address offset: 10h       */reuse of /*!< MDIOS Configuration Register (MDIOS_CR),        Address offset: 0Ch       */reuse of /*!< MDIOS Configuration Register (MDIOS_CR),        Address offset: 08h       */reuse of /*!< MDIOS Configuration Register (MDIOS_CR),        Address offset: 04h       */reuse of /*!< MDIOS Configuration Register (MDIOS_CR),        Address offset: 00h       */reuse of /**
  * @brief MDIOS
  */reuse of /*!< JPEG encoder, DC Huffman table 1,                 Address offset: 7E0h-7FCh */reuse of /*!< JPEG encoder, DC Huffman table 0,                 Address offset: 7C0h-7DCh */reuse of /*!< JPEG encoder, AC Huffman table 1,                 Address offset: 660h-7BCh */reuse of /*!< JPEG encoder, AC Huffman table 0,                 Address offset: 500h-65Ch */reuse of /* Reserved                                            Address offset: 4FCh      */reuse of /*!< JPEG DHTMem tables,                               Address offset: 360h-4F8h */reuse of /*!< JPEG HUFFSYMB tables,                             Address offset: 210h-35Ch */reuse of /*!< JPEG HuffSymb tables,                             Address offset: 190h-20Ch */reuse of /*!< JPEG HuffMin tables,                              Address offset: 150h-18Ch */reuse of /*!< JPEG quantization tables 3,                       Address offset: 110h-14Ch */reuse of /*!< JPEG quantization tables 2,                       Address offset: D0h-10Ch  */reuse of /*!< JPEG quantization tables 1,                       Address offset: 90h-CCh   */reuse of /*!< JPEG quantization tables 0,                       Address offset: 50h-8Ch   */reuse of /* Reserved                                            Address offset: 48h-4Ch   */reuse of /*!< JPEG Data Output Register (JPEG_DOR),             Address offset: 44h       */reuse of /*!< JPEG Data Input Register (JPEG_DIR),              Address offset: 40h       */reuse of /* Reserved                                            Address offset: 3Ch       */reuse of /*!< JPEG Clear Flag Register (JPEG_CFR),              Address offset: 38h       */reuse of /*!< JPEG Status Register (JPEG_SR),                   Address offset: 34h       */reuse of /*!< JPEG Control Register (JPEG_CR),                  Address offset: 30h       */reuse of /* Reserved                                            Address offset: 20h-2Ch   */reuse of /*!< JPEG Codec Control Register (JPEG_CONFR7),        Address offset: 1Ch       */reuse of /*!< JPEG Codec Control Register (JPEG_CONFR6),        Address offset: 18h       */reuse of /*!< JPEG Codec Control Register (JPEG_CONFR5),        Address offset: 14h       */reuse of /*!< JPEG Codec Control Register (JPEG_CONFR4),        Address offset: 10h       */reuse of /*!< JPEG Codec Control Register (JPEG_CONFR3),        Address offset: 0Ch       */reuse of /*!< JPEG Codec Control Register (JPEG_CONFR2),        Address offset: 08h       */reuse of /*!< JPEG Codec Control Register (JPEG_CONFR1),        Address offset: 04h       */reuse of /*!< JPEG Codec Control Register (JPEG_CONFR0),        Address offset: 00h       */reuse of /**
  * @brief JPEG Codec
  */reuse of /*!< Reserved                                      */reuse of /*!< Host Channel DMA Address Register        514h */reuse of /*!< Host Channel Transfer Size Register      510h */reuse of /*!< Host Channel Interrupt Mask Register     50Ch */reuse of /*!< Host Channel Interrupt Register          508h */reuse of /*!< Host Channel Split Control Register      504h */reuse of /*!< Host Channel Characteristics Register    500h */reuse of /**
  * @brief USB_OTG_Host_Channel_Specific_Registers
  */reuse of /*!< Host All Channels Interrupt Mask     418h */reuse of /*!< Host All Channels Interrupt Register 414h */reuse of /*!< Host Periodic Tx FIFO/ Queue Status  410h */reuse of /*!< Reserved                             40Ch */reuse of /*!< Host Frame Nbr/Frame Remaining       408h */reuse of /*!< Host Frame Interval Register         404h */reuse of /*!< Host Configuration Register          400h */reuse of /**
  * @brief USB_OTG_Host_Mode_Register_Structures
  */reuse of /*!< Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch */reuse of /*!< dev OUT Endpoint DMA Address           B00h + (ep_num * 20h) + 14h */reuse of /*!< dev OUT Endpoint Txfer Size            B00h + (ep_num * 20h) + 10h */reuse of /*!< Reserved                               B00h + (ep_num * 20h) + 0Ch */reuse of /*!< dev OUT Endpoint Itr Reg               B00h + (ep_num * 20h) + 08h */reuse of /*!< Reserved                               B00h + (ep_num * 20h) + 04h */reuse of /*!< dev OUT Endpoint Control Reg           B00h + (ep_num * 20h) + 00h */reuse of /**
  * @brief USB_OTG_OUT_Endpoint-Specific_Registers
  */reuse of /*!< Reserved  900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch */reuse of /*!< IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h */reuse of /*!< IN Endpoint DMA Address Reg    900h + (ep_num * 20h) + 14h */reuse of /*!< IN Endpoint Txfer Size         900h + (ep_num * 20h) + 10h */reuse of /*!< Reserved                       900h + (ep_num * 20h) + 0Ch */reuse of /*!< dev IN Endpoint Itr Reg        900h + (ep_num * 20h) + 08h */reuse of /*!< Reserved                       900h + (ep_num * 20h) + 04h */reuse of /*!< dev IN Endpoint Control Reg    900h + (ep_num * 20h) + 00h */reuse of /**
  * @brief USB_OTG_IN_Endpoint-Specific_Register
  */reuse of /*!< dedicated EP msk             884h */reuse of /*!< Reserved                 844-87Ch */reuse of /*!< dedicated EP mask            844h */reuse of /*!< dedicated EP mask            840h */reuse of /*!< dedicated EP msk             83Ch */reuse of /*!< dedicated EP interrupt       838h */reuse of /*!< dev empty msk                834h */reuse of /*!< dev threshold                830h */reuse of /*!< dev VBUS Pulse Register      82Ch */reuse of /*!< dev VBUS discharge Register  828h */reuse of /*!< Reserved                     824h */reuse of /*!< Reserved                     820h */reuse of /*!< dev All Endpoints Itr Mask   81Ch */reuse of /*!< dev All Endpoints Itr Reg    818h */reuse of /*!< dev OUT Endpoint Mask        814h */reuse of /*!< dev IN Endpoint Mask         810h */reuse of /*!< Reserved                     80Ch */reuse of /*!< dev Status Register (RO)     808h */reuse of /*!< dev Control Register         804h */reuse of /*!< dev Configuration Register   800h */reuse of /**
  * @brief USB_OTG_device_Registers
  */reuse of /*!< dev Periodic Transmit FIFO              104h-13Ch */reuse of /*!< Host Periodic Tx FIFO Size Reg               100h */reuse of /*!< Reserved                                 60h-0FFh */reuse of /*!< DFIFO Software Config Register               05Ch */reuse of /*!< Reserved                                     058h */reuse of /*!< LPM Register                                 054h */reuse of /*!< Reserved                                     050h */reuse of /*!< User HW config3                              04Ch */reuse of /*!< Reserved                                040h-048h */reuse of /*!< User ID Register                             03Ch */reuse of /*!< General Purpose IO Register                  038h */reuse of /*!< Reserved                                     030h */reuse of /*!< Non Periodic Tx FIFO/Queue Sts reg           02Ch */reuse of /*!< EP0 / Non Periodic Tx FIFO Size Register     028h */reuse of /*!< Receive FIFO Size Register                   024h */reuse of /*!< Receive Sts Q Read & POP Register            020h */reuse of /*!< Receive Sts Q Read Register                  01Ch */reuse of /*!< Core Interrupt Mask Register                 018h */reuse of /*!< Core Interrupt Register                      014h */reuse of /*!< Core Reset Register                          010h */reuse of /*!< Core USB Configuration Register              00Ch */reuse of /*!< Core AHB Configuration Register              008h */reuse of /*!< USB_OTG Interrupt Register                   004h */reuse of /*!< USB_OTG Control and Status Register          000h */reuse of /**
  * @brief USB_OTG_Core_Registers
  */reuse of /*!< RNG data register,    Address offset: 0x08 */reuse of /*!< RNG status register,  Address offset: 0x04 */reuse of /*!< RNG control register, Address offset: 0x00 */reuse of /**
  * @brief RNG
  */reuse of /*!< WWDG Status register,        Address offset: 0x08 */reuse of /*!< WWDG Configuration register, Address offset: 0x04 */reuse of /*!< WWDG Control register,       Address offset: 0x00 */reuse of /**
  * @brief Window WATCHDOG
  */reuse of /*!< USART Transmit Data register,             Address offset: 0x28 */reuse of /*!< USART Receive Data register,              Address offset: 0x24 */reuse of /*!< USART Interrupt flag Clear register,      Address offset: 0x20 */reuse of /*!< USART Interrupt and status register,      Address offset: 0x1C */reuse of /*!< USART Request register,                   Address offset: 0x18 */reuse of /*!< USART Receiver Time Out register,         Address offset: 0x14 */reuse of /*!< USART Guard time and prescaler register,  Address offset: 0x10 */reuse of /*!< USART Baud rate register,                 Address offset: 0x0C */reuse of /*!< USART Control register 3,                 Address offset: 0x08 */reuse of /*!< USART Control register 2,                 Address offset: 0x04 */reuse of /*!< USART Control register 1,                 Address offset: 0x00 */reuse of /**
  * @brief Universal Synchronous Asynchronous Receiver Transmitter
  */reuse of /*!< LPTIM Counter register,                             Address offset: 0x1C */reuse of /*!< LPTIM Autoreload register,                          Address offset: 0x18 */reuse of /*!< LPTIM Compare register,                             Address offset: 0x14 */reuse of /*!< LPTIM Control register,                             Address offset: 0x10 */reuse of /*!< LPTIM Configuration register,                       Address offset: 0x0C */reuse of /*!< LPTIM Interrupt Enable register,                    Address offset: 0x08 */reuse of /*!< LPTIM Interrupt Clear register,                     Address offset: 0x04 */reuse of /*!< LPTIM Interrupt and Status register,                Address offset: 0x00 */reuse of /**
  * @brief LPTIMIMER
  */reuse of /*!< TIM Alternate function option register 2, Address offset: 0x64 */reuse of /*!< TIM Alternate function option register 1, Address offset: 0x60 */reuse of /*!< TIM capture/compare mode register6,       Address offset: 0x5C */reuse of /*!< TIM capture/compare mode register5,       Address offset: 0x58 */reuse of /*!< TIM capture/compare mode register 3,      Address offset: 0x54 */reuse of /*!< TIM option register,                 Address offset: 0x50 */reuse of /*!< TIM DMA address for full transfer,   Address offset: 0x4C */reuse of /*!< TIM DMA control register,            Address offset: 0x48 */reuse of /*!< TIM break and dead-time register,    Address offset: 0x44 */reuse of /*!< TIM capture/compare register 4,      Address offset: 0x40 */reuse of /*!< TIM capture/compare register 3,      Address offset: 0x3C */reuse of /*!< TIM capture/compare register 2,      Address offset: 0x38 */reuse of /*!< TIM capture/compare register 1,      Address offset: 0x34 */reuse of /*!< TIM repetition counter register,     Address offset: 0x30 */reuse of /*!< TIM auto-reload register,            Address offset: 0x2C */reuse of /*!< TIM prescaler,                       Address offset: 0x28 */reuse of /*!< TIM counter register,                Address offset: 0x24 */reuse of /*!< TIM capture/compare enable register, Address offset: 0x20 */reuse of /*!< TIM capture/compare mode register 2, Address offset: 0x1C */reuse of /*!< TIM capture/compare mode register 1, Address offset: 0x18 */reuse of /*!< TIM event generation register,       Address offset: 0x14 */reuse of /*!< TIM status register,                 Address offset: 0x10 */reuse of /*!< TIM DMA/interrupt enable register,   Address offset: 0x0C */reuse of /*!< TIM slave mode control register,     Address offset: 0x08 */reuse of /*!< TIM control register 2,              Address offset: 0x04 */reuse of /*!< TIM control register 1,              Address offset: 0x00 */reuse of /**
  * @brief TIM
  */reuse of /*!< QUADSPI Low Power Timeout register,                 Address offset: 0x30 */reuse of /*!< QUADSPI Polling Interval register,                  Address offset: 0x2C */reuse of /*!< QUADSPI Polling Status Match register,              Address offset: 0x28 */reuse of /*!< QUADSPI Polling Status Mask register,               Address offset: 0x24 */reuse of /*!< QUADSPI Data register,                              Address offset: 0x20 */reuse of /*!< QUADSPI Alternate Bytes register,                   Address offset: 0x1C */reuse of /*!< QUADSPI Address register,                           Address offset: 0x18 */reuse of /*!< QUADSPI Communication Configuration register,       Address offset: 0x14 */reuse of /*!< QUADSPI Data Length register,                       Address offset: 0x10 */reuse of /*!< QUADSPI Flag Clear register,                        Address offset: 0x0C */reuse of /*!< QUADSPI Status register,                            Address offset: 0x08 */reuse of /*!< QUADSPI Device Configuration register,              Address offset: 0x04 */reuse of /*!< QUADSPI Control register,                           Address offset: 0x00 */reuse of /**
  * @brief QUAD Serial Peripheral Interface
  */reuse of /*!< SPI_I2S prescaler register,                         Address offset: 0x20 */reuse of /*!< SPI_I2S configuration register,                     Address offset: 0x1C */reuse of /*!< SPI TX CRC register (not used in I2S mode),         Address offset: 0x18 */reuse of /*!< SPI RX CRC register (not used in I2S mode),         Address offset: 0x14 */reuse of /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */reuse of /*!< SPI data register,                                  Address offset: 0x0C */reuse of /*!< SPI status register,                                Address offset: 0x08 */reuse of /*!< SPI control register 2,                             Address offset: 0x04 */reuse of /*!< SPI control register 1 (not used in I2S mode),      Address offset: 0x00 */reuse of /**
  * @brief Serial Peripheral Interface
  */reuse of /*!< SDMMC data FIFO register,        Address offset: 0x80 */reuse of /*!< Reserved, 0x4C-0x7C                                  */reuse of /*!< SDMMC FIFO counter register,     Address offset: 0x48 */reuse of /*!< Reserved, 0x40-0x44                                  */reuse of /*!< SDMMC mask register,             Address offset: 0x3C */reuse of /*!< SDMMC interrupt clear register,  Address offset: 0x38 */reuse of /*!< SDMMC status register,           Address offset: 0x34 */reuse of /*!< SDMMC data counter register,     Address offset: 0x30 */reuse of /*!< SDMMC data control register,     Address offset: 0x2C */reuse of /*!< SDMMC data length register,      Address offset: 0x28 */reuse of /*!< SDMMC data timer register,       Address offset: 0x24 */reuse of /*!< SDMMC response 4 register,       Address offset: 0x20 */reuse of /*!< SDMMC response 3 register,       Address offset: 0x1C */reuse of /*!< SDMMC response 2 register,       Address offset: 0x18 */reuse of (GPIO_PinState)...reuse of (USART_TypeDef *)...reuse of /*******************  Bit definition for CAN_F4R2 register  *******************/reuse of /*******************  Bit definition for CAN_F3R2 register  *******************/reuse of /*******************  Bit definition for CAN_F2R2 register  *******************/reuse of /*******************  Bit definition for CAN_F1R2 register  *******************/reuse of /*******************  Bit definition for CAN_F0R2 register  *******************/reuse of /*******************  Bit definition for CAN_F13R1 register  ******************/reuse of /*******************  Bit definition for CAN_F12R1 register  ******************/reuse of /*******************  Bit definition for CAN_F11R1 register  ******************/reuse of call to HAL_TIM_DMABurst_MultiWriteStartreuse of temp1reuse of TIM_CCMR1_IC1PSCreuse of TIM_CCMR1_IC1PSC_Mskreuse of TIM_CCMR1_IC1PSC_Posreuse of TIM_SLAVEMODE_TRIGGERreuse of TIM_CCMR1_IC2PSCreuse of TIM_CCMR1_IC2PSC_Mskreuse of TIM_CCMR1_IC2PSC_Posreuse of OutputChannelreuse of InputChannelreuse of OCModereuse of sConfigreuse of Pulsereuse of OCPolarityreuse of OCNPolarityreuse of OCIdleStatereuse of OCNIdleStatereuse of call to TIM_OC1_SetConfigreuse of call to TIM_OC2_SetConfigreuse of call to TIM_TI1_SetConfigreuse of ICPolarityreuse of ICSelectionreuse of ICFilterreuse of call to TIM_TI2_SetConfigreuse of TIM_CCMR1_OC1PEreuse of TIM_CCMR1_OC1PE_Mskreuse of TIM_CCMR1_OC1PE_Posreuse of TIM_CCMR1_OC1FEreuse of TIM_CCMR1_OC1FE_Mskreuse of TIM_CCMR1_OC1FE_Posreuse of TIM_CCMR1_OC2PEreuse of TIM_CCMR1_OC2PE_Mskreuse of TIM_CCMR1_OC2PE_Posreuse of TIM_CCMR1_OC2FEreuse of TIM_CCMR1_OC2FE_Mskreuse of TIM_CCMR1_OC2FE_Posreuse of TIM_CCMR2_OC3PEreuse of TIM_CCMR2_OC3PE_Mskreuse of TIM_CCMR2_OC3PE_Posreuse of TIM_CCMR2_OC3FEreuse of TIM_CCMR2_OC3FE_Mskreuse of TIM_CCMR2_OC3FE_Posreuse of /*******************  Bit definition for CAN_F2R1 register  *******************/reuse of /*******************  Bit definition for CAN_F1R1 register  *******************/reuse of /*******************  Bit definition for CAN_F0R1 register  *******************/reuse of /*!<Filter 13 Active */reuse of /*!<Filter 12 Active */reuse of /*!<Filter 11 Active */reuse of /*!<Filter 10 Active */reuse of /*!<Filter 9 Active  */reuse of /*!<Filter 8 Active  */reuse of /*!<Filter 7 Active  */reuse of /*!<Filter 6 Active  */reuse of /*!<Filter 5 Active  */reuse of /*!<Filter 4 Active  */reuse of /*!<Filter 3 Active  */reuse of /*!<Filter 2 Active  */reuse of /*!<Filter 1 Active  */reuse of /*!<Filter 0 Active  */reuse of /*!<Filter Active    */reuse of /*******************  Bit definition for CAN_FA1R register  *******************/reuse of /*!<Filter FIFO Assignment for Filter 13 */reuse of /*!<Filter FIFO Assignment for Filter 12 */reuse of /*!<Filter FIFO Assignment for Filter 11 */reuse of /*!<Filter FIFO Assignment for Filter 10 */reuse of /*!<Filter FIFO Assignment for Filter 9 */reuse of /*!<Filter FIFO Assignment for Filter 8 */reuse of /*!<Filter FIFO Assignment for Filter 7 */reuse of /*!<Filter FIFO Assignment for Filter 6 */reuse of /*!<Filter FIFO Assignment for Filter 5 */reuse of /*!<Filter FIFO Assignment for Filter 4 */reuse of /*!<Filter FIFO Assignment for Filter 3 */reuse of /*!<Filter FIFO Assignment for Filter 2 */reuse of /*!<Filter FIFO Assignment for Filter 1 */reuse of /*!<Filter FIFO Assignment for Filter 0 */reuse of /*!<Filter FIFO Assignment */reuse of /******************  Bit definition for CAN_FFA1R register  *******************/reuse of /*!<Filter Scale Configuration bit 13 */reuse of /*!<Filter Scale Configuration bit 12 */reuse of /*!<Filter Scale Configuration bit 11 */reuse of /*!<Filter Scale Configuration bit 10 */reuse of /*!<Filter Scale Configuration bit 9  */reuse of /*!<Filter Scale Configuration bit 8  */reuse of /*!<Filter Scale Configuration bit 7  */reuse of /*!<Filter Scale Configuration bit 6  */reuse of /*!<Filter Scale Configuration bit 5  */reuse of /*!<Filter Scale Configuration bit 4  */reuse of /*!<Filter Scale Configuration bit 3  */reuse of /*!<Filter Scale Configuration bit 2  */reuse of /*!<Filter Scale Configuration bit 1  */reuse of /*!<Filter Scale Configuration bit 0  */reuse of /*!<Filter Scale Configuration        */reuse of /*******************  Bit definition for CAN_FS1R register  *******************/reuse of /*!<Filter Init Mode bit 13 */reuse of /*!<Filter Init Mode bit 12 */reuse of /*!<Filter Init Mode bit 11 */reuse of /*!<Filter Init Mode bit 10 */reuse of /*!<Filter Init Mode bit 9  */reuse of /*!<Filter Init Mode bit 8  */reuse of /*!<Filter Init Mode bit 7  */reuse of /*!<Filter Init Mode bit 6  */reuse of /*!<Filter Init Mode bit 5  */reuse of /*!<Filter Init Mode bit 4  */reuse of /*!<Filter Init Mode bit 3  */reuse of /*!<Filter Init Mode bit 2  */reuse of /*!<Filter Init Mode bit 1  */reuse of /*!<Filter Init Mode bit 0  */reuse of /*!<Filter Mode */reuse of /*******************  Bit definition for CAN_FM1R register  *******************/reuse of /*!<CAN2 start bank */reuse of /*!<Filter Init Mode */reuse of /*******************  Bit definition for CAN_FMR register  ********************/reuse of /*!<CAN filter registers */reuse of /*!<Data byte 7 */reuse of /*!<Data byte 6 */reuse of /*!<Data byte 5 */reuse of /*!<Data byte 4 */reuse of /*******************  Bit definition for CAN_RDH1R register  ******************/reuse of /*!<Data byte 3 */reuse of /*!<Data byte 2 */reuse of /*!<Data byte 1 */reuse of /*!<Data byte 0 */reuse of /*******************  Bit definition for CAN_RDL1R register  ******************/reuse of /*!<Message Time Stamp */reuse of /*!<Filter Match Index */reuse of /*!<Data Length Code   */reuse of /*******************  Bit definition for CAN_RDT1R register  ******************/reuse of /*!<Standard Identifier or Extended Identifier */reuse of /*!< 0xFFE00000 */reuse of /*!<Extended identifier                        */reuse of /*!< 0x001FFFF8 */reuse of /*!<Identifier Extension                       */reuse of /*!<Remote Transmission Request                */reuse of /*******************  Bit definition for CAN_RI1R register  *******************/reuse of /*******************  Bit definition for CAN_RDH0R register  ******************/reuse of /*******************  Bit definition for CAN_RDL0R register  ******************/reuse of /*!<Data Length Code */reuse of /*******************  Bit definition for CAN_RDT0R register  ******************/reuse of /*!<Extended Identifier                        */reuse of /*******************  Bit definition for CAN_RI0R register  *******************/reuse of /*******************  Bit definition for CAN_TDH2R register  ******************/reuse of /*******************  Bit definition for CAN_TDL2R register  ******************/reuse of /*!<Message Time Stamp    */reuse of /*!<Transmit Global Time  */reuse of /*!<Data Length Code      */reuse of /*******************  Bit definition for CAN_TDT2R register  ******************/reuse of /*!<Transmit Mailbox Request                   */reuse of /*******************  Bit definition for CAN_TI2R register  *******************/reuse of /*******************  Bit definition for CAN_TDH1R register  ******************/reuse of /*******************  Bit definition for CAN_TDL1R register  ******************/reuse of /*!<Message Time Stamp   */reuse of /*!<Transmit Global Time */reuse of /*!<Data Length Code     */reuse of /*******************  Bit definition for CAN_TDT1R register  ******************/reuse of /*******************  Bit definition for CAN_TI1R register  *******************/reuse of /******************  Bit definition for CAN_TDH0R register  *******************/reuse of /******************  Bit definition for CAN_TDL0R register  *******************/reuse of /******************  Bit definition for CAN_TDT0R register  *******************/reuse of /******************  Bit definition for CAN_TI0R register  ********************/reuse of /*!<Mailbox registers */reuse of /*!<Silent Mode                   */reuse of /*!<Loop Back Mode (Debug)        */reuse of /*!<Resynchronization Jump Width  */reuse of /*!<Time Segment 2                */reuse of /*!< 0x00700000 */reuse of /*!<Time Segment 1                */reuse of /*!<Baud Rate Prescaler           */reuse of /*******************  Bit definition for CAN_F10R1 register  ******************/reuse of /*******************  Bit definition for CAN_F9R1 register  *******************/reuse of /*******************  Bit definition for CAN_F8R1 register  *******************/reuse of /*******************  Bit definition for CAN_F7R1 register  *******************/reuse of /*******************  Bit definition for CAN_F6R1 register  *******************/reuse of /*******************  Bit definition for CAN_F5R1 register  *******************/reuse of /*******************  Bit definition for CAN_F4R1 register  *******************/reuse of /*******************  Bit definition for CAN_F3R1 register  *******************/reuse of /*!< SDMMC response 1 register,       Address offset: 0x14 */reuse of /*!< SDMMC command response register, Address offset: 0x10 */reuse of /*!< SDMMC command register,          Address offset: 0x0C */reuse of /*!< SDMMC argument register,         Address offset: 0x08 */reuse of /*!< SDMMClock control register,     Address offset: 0x04 */reuse of /*!< SDMMC power control register,    Address offset: 0x00 */reuse of /**
  * @brief SD host Interface
  */reuse of /*!< Debug Information register,         Address offset: 0x18 */reuse of /*!< Channel Status register,            Address offset: 0x14 */reuse of /*!< Data input register,                Address offset: 0x10 */reuse of /*!< Interrupt Flag Clear register,      Address offset: 0x0C */reuse of /*!< Status register,                    Address offset: 0x08 */reuse of /*!< Interrupt mask register,            Address offset: 0x04 */reuse of /*!< Control register,                   Address offset: 0x00 */reuse of /**
  * @brief SPDIF-RX Interface
  */reuse of /*!< SAI block x data register,                Address offset: 0x20 */reuse of /*!< SAI block x clear flag register,          Address offset: 0x1C */reuse of /*!< SAI block x status register,              Address offset: 0x18 */reuse of /*!< SAI block x interrupt mask register,      Address offset: 0x14 */reuse of /*!< SAI block x slot register,                Address offset: 0x10 */reuse of /*!< SAI block x frame configuration register, Address offset: 0x0C */reuse of /*!< SAI block x configuration register 2,     Address offset: 0x08 */reuse of /*!< SAI block x configuration register 1,     Address offset: 0x04 */reuse of /*!< SAI global configuration register,        Address offset: 0x00 */reuse of /**
  * @brief Serial Audio Interface
  */reuse of /*!< RTC backup register 31,                                    Address offset: 0xCC */reuse of /*!< RTC backup register 30,                                    Address offset: 0xC8 */reuse of /*!< RTC backup register 29,                                    Address offset: 0xC4 */reuse of /*!< RTC backup register 28,                                    Address offset: 0xC0 */reuse of /*!< RTC backup register 27,                                    Address offset: 0xBC */reuse of /*!< RTC backup register 26,                                    Address offset: 0xB8 */reuse of /*!< RTC backup register 25,                                    Address offset: 0xB4 */reuse of /*!< RTC backup register 24,                                    Address offset: 0xB0 */reuse of /*!< RTC backup register 23,                                    Address offset: 0xAC */reuse of /*!< RTC backup register 22,                                    Address offset: 0xA8 */reuse of /*!< RTC backup register 21,                                    Address offset: 0xA4 */reuse of /*!< RTC backup register 20,                                    Address offset: 0xA0 */reuse of /*!< RTC backup register 19,                                    Address offset: 0x9C */reuse of /*!< RTC backup register 18,                                    Address offset: 0x98 */reuse of /*!< RTC backup register 17,                                    Address offset: 0x94 */reuse of /*!< RTC backup register 16,                                    Address offset: 0x90 */reuse of /*!< RTC backup register 15,                                    Address offset: 0x8C */reuse of /*!< RTC backup register 14,                                    Address offset: 0x88 */reuse of /*!< RTC backup register 13,                                    Address offset: 0x84 */reuse of /*!< RTC backup register 12,                                    Address offset: 0x80 */reuse of /*!< RTC backup register 11,                                    Address offset: 0x7C */reuse of /*!< RTC backup register 10,                                    Address offset: 0x78 */reuse of /*!< RTC backup register 9,                                     Address offset: 0x74 */reuse of /*!< RTC backup register 8,                                     Address offset: 0x70 */reuse of /*!< RTC backup register 7,                                     Address offset: 0x6C */reuse of /*!< RTC backup register 6,                                     Address offset: 0x68 */reuse of /*!< RTC backup register 5,                                     Address offset: 0x64 */reuse of /*!< RTC backup register 4,                                     Address offset: 0x60 */reuse of /*!< RTC backup register 3,                                     Address offset: 0x5C */reuse of /*!< RTC backup register 2,                                     Address offset: 0x58 */reuse of /*!< RTC backup register 1,                                     Address offset: 0x54 */reuse of /*!< RTC backup register 0,                                     Address offset: 0x50 */reuse of /*!< RTC option register,                                       Address offset: 0x4C */reuse of /*!< RTC alarm B sub second register,                           Address offset: 0x48 */reuse of /*!< RTC alarm A sub second register,                           Address offset: 0x44 */reuse of /*!< RTC tamper configuration register,                         Address offset: 0x40 */reuse of /*!< RTC calibration register,                                  Address offset: 0x3C */reuse of /*!< RTC time-stamp sub second register,                        Address offset: 0x38 */reuse of /*!< RTC time stamp date register,                              Address offset: 0x34 */reuse of /*!< RTC time stamp time register,                              Address offset: 0x30 */reuse of /*!< RTC shift control register,                                Address offset: 0x2C */reuse of /*!< RTC sub second register,                                   Address offset: 0x28 */reuse of /*!< RTC write protection register,                             Address offset: 0x24 */reuse of /*!< RTC alarm B register,                                      Address offset: 0x20 */reuse of /*!< RTC alarm A register,                                      Address offset: 0x1C */reuse of /*!< Reserved  */reuse of /*!< RTC wakeup timer register,                                 Address offset: 0x14 */reuse of /*!< RTC prescaler register,                                    Address offset: 0x10 */reuse of /*!< RTC initialization and status register,                    Address offset: 0x0C */reuse of /*!< RTC control register,                                      Address offset: 0x08 */reuse of /*!< RTC date register,                                         Address offset: 0x04 */reuse of /*!< RTC time register,                                         Address offset: 0x00 */reuse of /**
  * @brief Real-Time Clock
  */reuse of /*!< RCC Dedicated Clocks configuration register 2,               Address offset: 0x90 */reuse of /*!< RCC Dedicated Clocks configuration register1,                 Address offset: 0x8C */reuse of /*!< RCC PLLSAI configuration register,                           Address offset: 0x88 */reuse of /*!< RCC PLLI2S configuration register,                           Address offset: 0x84 */reuse of /*!< RCC spread spectrum clock generation register,               Address offset: 0x80 */reuse of /*!< Reserved, 0x78-0x7C                                                               */reuse of /*!< RCC clock control & status register,                         Address offset: 0x74 */reuse of /*!< RCC Backup domain control register,                          Address offset: 0x70 */reuse of /*!< Reserved, 0x68-0x6C                                                               */reuse of /*!< RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64 */reuse of /*!< RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60 */reuse of /*!< Reserved, 0x5C                                                                    */reuse of /*!< RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58 */reuse of /*!< RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54 */reuse of /*!< RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50 */reuse of /*!< Reserved, 0x48-0x4C                                                               */reuse of /*!< RCC APB2 peripheral clock enable register,                   Address offset: 0x44 */reuse of /*!< RCC APB1 peripheral clock enable register,                   Address offset: 0x40 */reuse of /*!< Reserved, 0x3C                                                                    */reuse of /*!< RCC AHB3 peripheral clock register,                          Address offset: 0x38 */reuse of /*!< RCC AHB2 peripheral clock register,                          Address offset: 0x34 */reuse of /*!< RCC AHB1 peripheral clock register,                          Address offset: 0x30 */reuse of /*!< Reserved, 0x28-0x2C                                                               */reuse of /*!< RCC APB2 peripheral reset register,                          Address offset: 0x24 */reuse of /*!< RCC APB1 peripheral reset register,                          Address offset: 0x20 */reuse of /*!< Reserved, 0x1C                                                                    */reuse of /*!< RCC AHB3 peripheral reset register,                          Address offset: 0x18 */reuse of /*!< RCC AHB2 peripheral reset register,                          Address offset: 0x14 */reuse of /*!< RCC AHB1 peripheral reset register,                          Address offset: 0x10 */reuse of /*!< RCC clock interrupt register,                                Address offset: 0x0C */reuse of /*!< RCC clock configuration register,                            Address offset: 0x08 */reuse of /*!< RCC PLL configuration register,                              Address offset: 0x04 */reuse of /*!< RCC clock control register,                                  Address offset: 0x00 */reuse of /**
  * @brief Reset and Clock Control
  */reuse of /*!< PWR power control/status register 2, Address offset: 0x0C */reuse of /*!< PWR power control register 2,        Address offset: 0x08 */reuse of /*!< PWR power control/status register 2, Address offset: 0x04 */reuse of /*!< PWR power control register 1,        Address offset: 0x00 */reuse of /**
  * @brief Power Control
  */reuse of /*!< LTDC Layerx CLUT Write Register                               Address offset: 0x144 */reuse of /*!< Reserved */reuse of /*!< LTDC Layerx ColorFrame Buffer Line Number Register            Address offset: 0xB4 */reuse of /*!< LTDC Layerx Color Frame Buffer Length Register                Address offset: 0xB0 */reuse of /*!< LTDC Layerx Color Frame Buffer Address Register               Address offset: 0xAC */reuse of /*!< LTDC Layerx Blending Factors Configuration Register           Address offset: 0xA0 */reuse of /*!< LTDC Layerx Default Color Configuration Register              Address offset: 0x9C */reuse of /*!< LTDC Layerx Constant Alpha Configuration Register             Address offset: 0x98 */reuse of /*!< LTDC Layerx Pixel Format Configuration Register               Address offset: 0x94 */reuse of /*!< LTDC Layerx Color Keying Configuration Register               Address offset: 0x90 */reuse of /*!< LTDC Layerx Window Vertical Position Configuration Register   Address offset: 0x8C */reuse of /*!< LTDC Layerx Window Horizontal Position Configuration Register Address offset: 0x88 */reuse of /*!< LTDC Layerx Control Register                                  Address offset: 0x84 */reuse of /**
  * @brief LCD-TFT Display layer x Controller
  */reuse of /*!< LTDC Current Display Status Register,                 Address offset: 0x48 */reuse of /*!< LTDC Current Position Status Register,               Address offset: 0x44 */reuse of /*!< LTDC Line Interrupt Position Configuration Register, Address offset: 0x40 */reuse of /*!< LTDC Interrupt Clear Register,                       Address offset: 0x3C */reuse of /*!< LTDC Interrupt Status Register,                      Address offset: 0x38 */reuse of /*!< LTDC Interrupt Enable Register,                      Address offset: 0x34 */reuse of /*!< Reserved, 0x30 */reuse of /*!< LTDC Background Color Configuration Register,        Address offset: 0x2C */reuse of /*!< Reserved, 0x28 */reuse of /*!< LTDC Shadow Reload Configuration Register,           Address offset: 0x24 */reuse of /*!< Reserved, 0x1C-0x20 */reuse of /*!< LTDC Global Control Register,                        Address offset: 0x18 */reuse of /*!< LTDC Total Width Configuration Register,             Address offset: 0x14 */reuse of /*!< LTDC Active Width Configuration Register,            Address offset: 0x10 */reuse of /*!< LTDC Back Porch Configuration Register,              Address offset: 0x0C */reuse of /*!< LTDC Synchronization Size Configuration Register,    Address offset: 0x08 */reuse of /*!< Reserved, 0x00-0x04 */reuse of /**
  * @brief LCD-TFT Display Controller
  */reuse of /*!< IWDG Window register,    Address offset: 0x10 */reuse of /*!< IWDG Status register,    Address offset: 0x0C */reuse of /*!< IWDG Reload register,    Address offset: 0x08 */reuse of /*!< IWDG Prescaler register, Address offset: 0x04 */reuse of /*!< IWDG Key register,       Address offset: 0x00 */reuse of /**
  * @brief Independent WATCHDOG
  */reuse of /*!< I2C Transmit data register,        Address offset: 0x28 */reuse of /*!< I2C Receive data register,         Address offset: 0x24 */reuse of /*!< I2C PEC register,                  Address offset: 0x20 */reuse of /*!< I2C Interrupt clear register,      Address offset: 0x1C */reuse of /*!< I2C Interrupt and status register, Address offset: 0x18 */reuse of /*!< I2C Timeout register,              Address offset: 0x14 */reuse of /*!< I2C Timing register,               Address offset: 0x10 */reuse of /*!< I2C Own address 2 register,        Address offset: 0x0C */reuse of /*!< I2C Own address 1 register,        Address offset: 0x08 */reuse of /*!< I2C Control register 2,            Address offset: 0x04 */reuse of /*!< I2C Control register 1,            Address offset: 0x00 */reuse of /**
  * @brief Inter-integrated Circuit Interface
  */reuse of /*!< SYSCFG Compensation cell control register,         Address offset: 0x20      */reuse of /*!< SYSCFG Class B register,                           Address offset: 0x1C      */reuse of /*!< Reserved, 0x18                                                               */reuse of /*!< SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 */reuse of /*!< SYSCFG peripheral mode configuration register,     Address offset: 0x04      */reuse of /*!< SYSCFG memory remap register,                      Address offset: 0x00      */reuse of /**
  * @brief System configuration controller
  */reuse of /*!< GPIO alternate function registers,     Address offset: 0x20-0x24 */reuse of /*!< GPIO port configuration lock register, Address offset: 0x1C      */reuse of /*!< GPIO port bit set/reset register,      Address offset: 0x18      */reuse of /*!< GPIO port output data register,        Address offset: 0x14      */reuse of /*!< GPIO port input data register,         Address offset: 0x10      */reuse of /*!< GPIO port pull-up/pull-down register,  Address offset: 0x0C      */reuse of /*!< GPIO port output speed register,       Address offset: 0x08      */reuse of /*!< GPIO port output type register,        Address offset: 0x04      */reuse of /*!< GPIO port mode register,               Address offset: 0x00      */reuse of /**
  * @brief General Purpose I/O
  */reuse of /*!< SDRAM Status register,          Address offset: 0x158  */reuse of /*!< SDRAM Refresh Timer register,   Address offset: 0x154  */reuse of /*!< SDRAM Command Mode register,    Address offset: 0x150  */reuse of /*!< SDRAM Timing registers ,       Address offset: 0x148-0x14C  */reuse of /*!< SDRAM Control registers ,      Address offset: 0x140-0x144  */reuse of /**
  * @brief Flexible Memory Controller Bank5_6
  */reuse of /*!< NAND Flash ECC result registers,                   Address offset: 0x94 */reuse of /*!< Reserved, 0x90                                                          */reuse of /*!< NAND Flash Attribute memory space timing register, Address offset: 0x8C */reuse of /*!< NAND Flash Common memory space timing register,    Address offset: 0x88 */reuse of /*!< NAND Flash FIFO status and interrupt register,     Address offset: 0x84 */reuse of /*!< NAND Flash control register,                       Address offset: 0x80 */reuse of /**
  * @brief Flexible Memory Controller Bank3
  */reuse of /*!< NOR/PSRAM write timing registers, Address offset: 0x104-0x11C */reuse of /**
  * @brief Flexible Memory Controller Bank1E
  */reuse of /*!< NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C */reuse of /**
  * @brief Flexible Memory Controller
  */reuse of /*!< FLASH option control register 1 ,  Address offset: 0x18 */reuse of /*!< FLASH option control register ,    Address offset: 0x14 */reuse of /*!< FLASH control register,            Address offset: 0x10 */reuse of /*!< FLASH status register,             Address offset: 0x0C */reuse of /*!< FLASH option key register,         Address offset: 0x08 */reuse of /*!< FLASH key register,                Address offset: 0x04 */reuse of /*!< FLASH access control register,     Address offset: 0x00 */reuse of /**
  * @brief FLASH Registers
  */reuse of /*!< EXTI Pending register,                   Address offset: 0x14 */reuse of /*!< EXTI Software interrupt event register,  Address offset: 0x10 */reuse of /*!< EXTI Falling trigger selection register, Address offset: 0x0C */reuse of /*!< EXTI Rising trigger selection register,  Address offset: 0x08 */reuse of /*!< EXTI Event mask register,                Address offset: 0x04 */reuse of /*!< EXTI Interrupt mask register,            Address offset: 0x00 */reuse of /**
  * @brief External Interrupt/Event Controller
  */reuse of /*   84 */reuse of /*   69 */reuse of /*   65 */reuse of /*   24 */reuse of /*   15 */reuse of /*   11 */reuse of /*    8 */reuse of /**
  * @brief Ethernet MAC
  */reuse of /*!< DMA2D Background CLUT,                          Address offset:800-BFF */reuse of /*!< DMA2D Foreground CLUT,                          Address offset:400-7FF */reuse of /*!< Reserved, 0x50-0x3FF */reuse of /*!< DMA2D AHB Master Timer Configuration Register,  Address offset: 0x4C */reuse of /*!< DMA2D Line Watermark Register,                  Address offset: 0x48 */reuse of /*!< DMA2D Number of Line Register,                  Address offset: 0x44 */reuse of /*!< DMA2D Output Offset Register,                   Address offset: 0x40 */reuse of /*!< DMA2D Output Memory Address Register,           Address offset: 0x3C */reuse of /*!< DMA2D Output Color Register,                    Address offset: 0x38 */reuse of /*!< DMA2D Output PFC Control Register,              Address offset: 0x34 */reuse of /*!< DMA2D Background CLUT Memory Address Register,  Address offset: 0x30 */reuse of /*!< DMA2D Foreground CLUT Memory Address Register,  Address offset: 0x2C */reuse of /*!< DMA2D Background Color Register,                Address offset: 0x28 */reuse of /*!< DMA2D Background PFC Control Register,          Address offset: 0x24 */reuse of /*!< DMA2D Foreground Color Register,                Address offset: 0x20 */reuse of /*!< DMA2D Foreground PFC Control Register,          Address offset: 0x1C */reuse of /*!< DMA2D Background Offset Register,               Address offset: 0x18 */reuse of /*!< DMA2D Background Memory Address Register,       Address offset: 0x14 */reuse of /*!< DMA2D Foreground Offset Register,               Address offset: 0x10 */reuse of /*!< DMA2D Foreground Memory Address Register,       Address offset: 0x0C */reuse of /*!< DMA2D Interrupt Flag Clear Register,            Address offset: 0x08 */reuse of /*!< DMA2D Interrupt Status Register,                Address offset: 0x04 */reuse of /*!< DMA2D Control Register,                         Address offset: 0x00 */reuse of /**
  * @brief DMA2D Controller
  */reuse of /*!< DMA high interrupt flag clear register, Address offset: 0x0C */reuse of /*!< DMA low interrupt flag clear register,  Address offset: 0x08 */reuse of /*!< DMA high interrupt status register,     Address offset: 0x04 */reuse of /*!< DMA low interrupt status register,      Address offset: 0x00 */reuse of /*!< DMA stream x FIFO control register       */reuse of /*!< DMA stream x memory 1 address register   */reuse of /*!< DMA stream x memory 0 address register   */reuse of /*!< DMA stream x peripheral address register */reuse of /*!< DMA stream x number of data register     */reuse of /*!< DMA stream x configuration register      */reuse of /**
  * @brief DMA Controller
  */reuse of /*!< DCMI data register,                            Address offset: 0x28 */reuse of /*!< DCMI crop window size,                         Address offset: 0x24 */reuse of /*!< DCMI crop window start,                        Address offset: 0x20 */reuse of /*!< DCMI embedded synchronization unmask register, Address offset: 0x1C */reuse of /*!< DCMI embedded synchronization code register,   Address offset: 0x18 */reuse of /*!< DCMI interrupt clear register,                 Address offset: 0x14 */reuse of /*!< DCMI masked interrupt status register,         Address offset: 0x10 */reuse of /*!< DCMI interrupt enable register,                Address offset: 0x0C */reuse of /*!< DCMI raw interrupt status register,            Address offset: 0x08 */reuse of /*!< DCMI status register,                          Address offset: 0x04 */reuse of /*!< DCMI control register 1,                       Address offset: 0x00 */reuse of /**
  * @brief DCMI
  */reuse of /*!< Debug MCU APB2 freeze register,   Address offset: 0x0C */reuse of /*!< Debug MCU APB1 freeze register,   Address offset: 0x08 */reuse of /*!< Debug MCU configuration register, Address offset: 0x04 */reuse of /*!< MCU device ID code,               Address offset: 0x00 */reuse of /**
  * @brief Debug MCU
  */reuse of /*!< DFSDM channel data input register,                Address offset: 0x10 */reuse of /*!< DFSDM channel watchdog filter data register,      Address offset: 0x0C */reuse of /*!< DFSDM channel analog watchdog and
                                  short circuit detector register,                  Address offset: 0x08 */reuse of /*!< DFSDM channel configuration register2,            Address offset: 0x04 */reuse of /*!< DFSDM channel configuration register1,            Address offset: 0x00 */reuse of /**
  * @brief DFSDM channel configuration registers
  */reuse of /*!< DFSDM conversion timer,                           Address offset: 0x138 */reuse of /*!< DFSDM extreme detector minimum register           Address offset: 0x134 */reuse of /*!< DFSDM extreme detector maximum register,          Address offset: 0x130 */reuse of /*!< DFSDM analog watchdog clear flag register         Address offset: 0x12C */reuse of /*!< DFSDM analog watchdog status register             Address offset: 0x128 */reuse of /*!< DFSDM analog watchdog low threshold register,     Address offset: 0x124 */reuse of /*!< DFSDM analog watchdog high threshold register,    Address offset: 0x120 */reuse of /*!< DFSDM data register for regular group,            Address offset: 0x11C */reuse of /*!< DFSDM data register for injected group,           Address offset: 0x118 */reuse of /*!< DFSDM filter control register,                    Address offset: 0x114 */reuse of /*!< DFSDM injected channel group selection register,  Address offset: 0x110 */reuse of /*!< DFSDM interrupt flag clear register,              Address offset: 0x10C */reuse of /*!< DFSDM interrupt and status register,              Address offset: 0x108 */reuse of /*!< DFSDM control register2,                          Address offset: 0x104 */reuse of /*!< DFSDM control register1,                          Address offset: 0x100 */reuse of /**
  * @brief DFSDM module registers
  */reuse of /*!< DAC status register,                                     Address offset: 0x34 */reuse of /*!< DAC channel2 data output register,                       Address offset: 0x30 */reuse of /*!< DAC channel1 data output register,                       Address offset: 0x2C */reuse of /*!< DUAL DAC 8-bit right aligned data holding register,      Address offset: 0x28 */reuse of /*!< DUAL DAC 12-bit left aligned data holding register,      Address offset: 0x24 */reuse of /*!< Dual DAC 12-bit right-aligned data holding register,     Address offset: 0x20 */reuse of /*!< DAC channel2 8-bit right-aligned data holding register,  Address offset: 0x1C */reuse of /*!< DAC channel2 12-bit left aligned data holding register,  Address offset: 0x18 */reuse of /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */reuse of /*!< DAC channel1 8-bit right aligned data holding register,  Address offset: 0x10 */reuse of /*!< DAC channel1 12-bit left aligned data holding register,  Address offset: 0x0C */reuse of /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */reuse of /*!< DAC software trigger register,                           Address offset: 0x04 */reuse of /*!< DAC control register,                                    Address offset: 0x00 */reuse of /**
  * @brief Digital to Analog Converter
  */reuse of /*!< CRC polynomial register,                     Address offset: 0x14 */reuse of /*!< Initial CRC value register,                  Address offset: 0x10 */reuse of /*!< Reserved,                                                    0x0C */reuse of /*!< CRC Control register,                        Address offset: 0x08 */reuse of /*!< Reserved, 0x06                                                    */reuse of /*!< Reserved, 0x05                                                    */reuse of /*!< CRC Independent data register,               Address offset: 0x04 */reuse of /*!< CRC Data register,                           Address offset: 0x00 */reuse of /**
  * @brief CRC calculation unit
  */reuse of /*!< CEC interrupt enable register,                              Address offset:0x14 */reuse of /*!< CEC Interrupt and Status Register,                          Address offset:0x10 */reuse of /*!< CEC Rx Data Register,                                       Address offset:0x0C */reuse of /*!< CEC Tx data register ,                                      Address offset:0x08 */reuse of /*!< CEC configuration register,                                 Address offset:0x04 */reuse of /*!< CEC control register,                                       Address offset:0x00 */reuse of /**
  * @brief HDMI-CEC
  */reuse of /*!< CAN Filter Register,                 Address offset: 0x240-0x31C   */reuse of /*!< Reserved, 0x220-0x23F                                              */reuse of /*!< CAN filter activation register,      Address offset: 0x21C         */reuse of /*!< Reserved, 0x218                                                    */reuse of /*!< CAN filter FIFO assignment register, Address offset: 0x214         */reuse of /*!< Reserved, 0x210                                                    */reuse of /*!< CAN filter scale register,           Address offset: 0x20C         */reuse of /*!< Reserved, 0x208                                                    */reuse of /*!< CAN filter mode register,            Address offset: 0x204         */reuse of /*!< CAN filter master register,          Address offset: 0x200         */reuse of /*!< Reserved, 0x1D0 - 0x1FF                                            */reuse of /*!< CAN FIFO MailBox,                    Address offset: 0x1B0 - 0x1CC */reuse of /*!< CAN Tx MailBox,                      Address offset: 0x180 - 0x1AC */reuse of /*!< Reserved, 0x020 - 0x17F                                            */reuse of /*!< CAN bit timing register,             Address offset: 0x1C          */reuse of /*!< CAN error status register,           Address offset: 0x18          */reuse of /*!< CAN interrupt enable register,       Address offset: 0x14          */reuse of /*!< CAN receive FIFO 1 register,         Address offset: 0x10          */reuse of /*!< CAN receive FIFO 0 register,         Address offset: 0x0C          */reuse of /*!< CAN transmit status register,        Address offset: 0x08          */reuse of /*!< CAN master status register,          Address offset: 0x04          */reuse of /*!< CAN master control register,         Address offset: 0x00          */reuse of /**
  * @brief Controller Area Network
  */reuse of /*!< CAN Filter bank register 1 */reuse of /**
  * @brief Controller Area Network FilterRegister
  */reuse of /*!< CAN receive FIFO mailbox data high register */reuse of /*!< CAN receive FIFO mailbox data low register */reuse of /*!< CAN receive FIFO mailbox data length control and time stamp register */reuse of /*!< CAN receive FIFO mailbox identifier register */reuse of /**
  * @brief Controller Area Network FIFOMailBox
  */reuse of /*!< CAN mailbox data high register */reuse of /*!< CAN mailbox data low register */reuse of /*!< CAN mailbox data length control and time stamp register */reuse of /*!< CAN TX mailbox identifier register */reuse of /**
  * @brief Controller Area Network TxMailBox
  */reuse of /*!< ADC common regular data register for dual
                             AND triple modes,                            Address offset: ADC1 base address + 0x308 */reuse of /*!< ADC common control register,                 Address offset: ADC1 base address + 0x304 */reuse of /*!< ADC Common status register,                  Address offset: ADC1 base address + 0x300 */reuse of /*!< ADC regular data register,                   Address offset: 0x4C */reuse of /*!< ADC injected data register 4,                Address offset: 0x48 */reuse of /*!< ADC injected data register 3,                Address offset: 0x44 */reuse of /*!< ADC injected data register 2,                Address offset: 0x40 */reuse of /*!< ADC injected data register 1,                Address offset: 0x3C */reuse of /*!< ADC injected sequence register,              Address offset: 0x38*/reuse of /*!< ADC regular sequence register 3,             Address offset: 0x34 */reuse of /*!< ADC regular sequence register 2,             Address offset: 0x30 */reuse of /*!< ADC regular sequence register 1,             Address offset: 0x2C */reuse of /*!< ADC watchdog lower threshold register,       Address offset: 0x28 */reuse of /*!< ADC watchdog higher threshold register,      Address offset: 0x24 */reuse of /*!< ADC injected channel data offset register 4, Address offset: 0x20 */reuse of /*!< ADC injected channel data offset register 3, Address offset: 0x1C */reuse of /*!< ADC injected channel data offset register 2, Address offset: 0x18 */reuse of /*!< ADC injected channel data offset register 1, Address offset: 0x14 */reuse of /*!< ADC sample time register 2,                  Address offset: 0x10 */reuse of /*!< ADC sample time register 1,                  Address offset: 0x0C */reuse of /*!< ADC control register 2,                      Address offset: 0x08 */reuse of /*!< ADC control register 1,                      Address offset: 0x04 */reuse of /*!< ADC status register,                         Address offset: 0x00 */reuse of /**
  * @brief Analog to Digital Converter
  */reuse of /** @addtogroup Peripheral_registers_structures
  * @{
  */reuse of /*!< Cortex-M7 processor and core peripherals      */reuse of /*!< CM7 data cache present                        */reuse of /*!< CM7 instruction cache present                 */reuse of /*!< FPU present                                   */reuse of /*!< Set to 1 if different SysTick Config is used  */reuse of /*!< CM7 uses 4 Bits for the Priority Levels       */reuse of /*!< CM7 provides an MPU                           */reuse of /*!< Cortex-M7 revision r1p0                       */reuse of /**
 * @brief Configuration of the Cortex-M7 Processor and Core Peripherals
 */reuse of /*!< MDIO Slave global Interrupt                                       */reuse of /*!< JPEG global Interrupt                                             */reuse of /*!< CAN3 SCE Interrupt                                                */reuse of /*!< CAN3 RX1 Interrupt                                                */reuse of /*!< CAN3 RX0 Interrupt                                                */reuse of /*!< CAN3 TX Interrupt                                                 */reuse of /*!< SDMMC2 global Interrupt                                           */reuse of /*!< DFSDM1 Filter 3 global Interrupt                                  */reuse of /*!< DFSDM1 Filter 2 global Interrupt                                  */reuse of /*!< DFSDM1 Filter 1 global Interrupt                                  */reuse of /*!< DFSDM1 Filter 0 global Interrupt                                  */reuse of /*!< DSI global Interrupt                                              */reuse of /*!< SPDIF-RX global Interrupt                                         */reuse of /*!< I2C4 Error Interrupt                                              */reuse of /*!< I2C4 Event Interrupt                                              */reuse of /*!< HDMI-CEC global Interrupt                                         */reuse of /*!< LP TIM1 interrupt                                                 */reuse of /*!< Quad SPI global interrupt                                         */reuse of /*!< SAI2 global Interrupt                                             */reuse of /*!< DMA2D global Interrupt                                            */reuse of /*!< LTDC Error global Interrupt                                       */reuse of /*!< LTDC global Interrupt                                             */reuse of /*!< SAI1 global Interrupt                                             */reuse of /*!< SPI6 global Interrupt                                             */reuse of /*!< SPI5 global Interrupt                                             */reuse of /*!< SPI4 global Interrupt                                             */reuse of /*!< UART8 global interrupt                                            */reuse of /*!< UART7 global interrupt                                            */reuse of /*!< FPU global interrupt                                              */reuse of /*!< RNG global interrupt                                              */reuse of /*!< DCMI global interrupt                                             */reuse of /*!< USB OTG HS global interrupt                                       */reuse of /*!< USB OTG HS Wakeup through EXTI interrupt                          */reuse of /*!< USB OTG HS End Point 1 In global interrupt                        */reuse of /*!< USB OTG HS End Point 1 Out global interrupt                       */reuse of /*!< I2C3 error interrupt                                              */reuse of /*!< I2C3 event interrupt                                              */reuse of /*!< USART6 global interrupt                                           */reuse of /*!< DMA2 Stream 7 global interrupt                                    */reuse of /*!< DMA2 Stream 6 global interrupt                                    */reuse of /*!< DMA2 Stream 5 global interrupt                                    */reuse of /*!< USB OTG FS global Interrupt                                       */reuse of /*!< CAN2 SCE Interrupt                                                */reuse of /*!< CAN2 RX1 Interrupt                                                */reuse of /*!< CAN2 RX0 Interrupt                                                */reuse of /*!< CAN2 TX Interrupt                                                 */reuse of /*!< Ethernet Wakeup through EXTI line Interrupt                       */reuse of /*!< Ethernet global Interrupt                                         */reuse of /*!< DMA2 Stream 4 global Interrupt                                    */reuse of /*!< DMA2 Stream 3 global Interrupt                                    */reuse of /*!< DMA2 Stream 2 global Interrupt                                    */reuse of /*!< DMA2 Stream 1 global Interrupt                                    */reuse of /*!< DMA2 Stream 0 global Interrupt                                    */reuse of /*!< TIM7 global interrupt                                             */reuse of /*!< TIM6 global and DAC1&2 underrun error  interrupts                 */reuse of /*!< UART5 global Interrupt                                            */reuse of /*!< UART4 global Interrupt                                            */reuse of /*!< SPI3 global Interrupt                                             */reuse of /*!< TIM5 global Interrupt                                             */reuse of /*!< SDMMC1 global Interrupt                                           */reuse of /*!< FMC global Interrupt                                              */reuse of /*!< DMA1 Stream7 Interrupt                                            */reuse of /*!< TIM8 Capture Compare Interrupt                                    */reuse of /*!< TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt */reuse of /*!< TIM8 Update Interrupt and TIM13 global interrupt                  */reuse of /*!< TIM8 Break Interrupt and TIM12 global interrupt                   */reuse of /*!< USB OTG FS Wakeup through EXTI line interrupt                     */reuse of /*!< RTC Alarm (A and B) through EXTI Line Interrupt                   */reuse of /*!< External Line[15:10] Interrupts                                   */reuse of /*!< USART3 global Interrupt                                           */reuse of /*!< USART2 global Interrupt                                           */reuse of /*!< USART1 global Interrupt                                           */reuse of /*!< SPI2 global Interrupt                                             */reuse of /*!< SPI1 global Interrupt                                             */reuse of /*!< I2C2 Error Interrupt                                              */reuse of /*!< I2C2 Event Interrupt                                              */reuse of /*!< I2C1 Error Interrupt                                              */reuse of /*!< I2C1 Event Interrupt                                              */reuse of /*!< TIM4 global Interrupt                                             */reuse of /*!< TIM3 global Interrupt                                             */reuse of /*!< TIM2 global Interrupt                                             */reuse of /*!< TIM1 Capture Compare Interrupt                                    */reuse of /*!< TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */reuse of /*!< TIM1 Update Interrupt and TIM10 global interrupt                  */reuse of /*!< TIM1 Break interrupt and TIM9 global interrupt                    */reuse of /*!< External Line[9:5] Interrupts                                     */reuse of /*!< CAN1 SCE Interrupt                                                */reuse of /*!< CAN1 RX1 Interrupt                                                */reuse of /*!< CAN1 RX0 Interrupt                                                */reuse of /*!< CAN1 TX Interrupt                                                 */reuse of /*!< ADC1, ADC2 and ADC3 global Interrupts                             */reuse of /*!< DMA1 Stream 6 global Interrupt                                    */reuse of /*!< DMA1 Stream 5 global Interrupt                                    */reuse of /*!< DMA1 Stream 4 global Interrupt                                    */reuse of /*!< DMA1 Stream 3 global Interrupt                                    */reuse of /*!< DMA1 Stream 2 global Interrupt                                    */reuse of /*!< DMA1 Stream 1 global Interrupt                                    */reuse of /*!< DMA1 Stream 0 global Interrupt                                    */reuse of /*!< EXTI Line4 Interrupt                                              */reuse of EXTERN(type)reuse of JPP(arglist)reuse of JCONFIG_INCLUDEDreuse of GLOBAL(type)reuse of masterreuse of sizeof(my_decomp_master)reuse of call to master_selectionreuse of METHODDEF(type)reuse of initializer for masterreuse of QUANT_2PASS_SUPPORTEDreuse of JBUF_CRANK_DESTreuse of JERR_MODE_CHANGEreuse of JBUF_SAVE_AND_PASSreuse of JBUF_PASS_THRUreuse of use_c_bufferreuse of samplesperrowreuse of jd_samplesperrowreuse of call to jpeg_calc_output_dimensionsreuse of call to prepare_range_limit_tablereuse of JERR_WIDTH_OVERFLOWreuse of call to use_merged_upsamplereuse of QUANT_1PASS_SUPPORTEDreuse of JERR_NOTIMPLreuse of call to jinit_1pass_quantizerreuse of call to jinit_2pass_quantizerreuse of UPSAMPLE_MERGING_SUPPORTEDreuse of call to jinit_merged_upsamplerreuse of call to jinit_color_deconverterreuse of call to jinit_upsamplerreuse of call to jinit_d_post_controllerreuse of call to jinit_inverse_dctreuse of call to jinit_arith_decoderreuse of call to jinit_huff_decoderreuse of call to jinit_d_coef_controllerreuse of call to jinit_d_main_controllerreuse of tablereuse of MAXJSAMPLEreuse of CENTERJSAMPLEreuse of sizeof(JSAMPLE)reuse of MEMZERO(target,size)reuse of call to memsetreuse of ... - ...reuse of MEMCOPY(dest,src,size)reuse of call to memcpyreuse of DSTATE_READYreuse of ERREXIT1(cinfo,code,p1)reuse of JERR_BAD_STATEreuse of call to jpeg_core_output_dimensionsreuse of RGB_PIXELSIZEreuse of JCS_GRAYSCALEreuse of JCS_RGBreuse of JCS_YCbCrreuse of JCS_CMYKreuse of JCS_YCCKreuse of /*!< EXTI Line3 Interrupt                                              */reuse of /*!< EXTI Line2 Interrupt                                              */reuse of /*!< EXTI Line1 Interrupt                                              */reuse of /*!< EXTI Line0 Interrupt                                              */reuse of /*!< RCC global Interrupt                                              */reuse of /*!< FLASH global Interrupt                                            */reuse of /*!< RTC Wakeup interrupt through the EXTI line                        */reuse of /*!< Tamper and TimeStamp interrupts through the EXTI line             */reuse of /*!< PVD through EXTI Line detection Interrupt                         */reuse of /*!< Window WatchDog Interrupt                                         */reuse of /******  STM32 specific Interrupt Numbers **********************************************************************/reuse of /*!< 15 Cortex-M7 System Tick Interrupt                                */reuse of /*!< 14 Cortex-M7 Pend SV Interrupt                                    */reuse of /*!< 12 Cortex-M7 Debug Monitor Interrupt                              */reuse of /*!< 11 Cortex-M7 SV Call Interrupt                                    */reuse of /*!< 6 Cortex-M7 Usage Fault Interrupt                                 */reuse of /*!< 5 Cortex-M7 Bus Fault Interrupt                                   */reuse of /*!< 4 Cortex-M7 Memory Management Interrupt                           */reuse of /*!< 2 Non Maskable Interrupt                                          */reuse of /******  Cortex-M7 Processor Exceptions Numbers ****************************************************************/reuse of /**
 * @brief STM32F7xx Interrupt Number Definition, according to the selected device
 *        in @ref Library_configuration_section
 */reuse of /** @addtogroup Configuration_section_for_CMSIS
  * @{
  */reuse of /* __cplusplus */reuse of /** @addtogroup stm32f769xx
  * @{
  */reuse of /** @addtogroup CMSIS_Device
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    stm32f769xx.h
  * @author  MCD Application Team
  * @brief   CMSIS Cortex-M7 Device Peripheral Access Layer Header File.
  *
  *          This file contains:
  *           - Data structures and the address mapping for all peripherals
  *           - Peripheral's registers declarations and bits definition
  *           - Macros to access peripheral's registers hardware
  *
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2016 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of #define __STM32F7xx_HAL_Hreuse of /* __STM32F7xx_HAL_H */reuse of /* Private functions ---------------------------------------------------------*/reuse of /* Private macros ------------------------------------------------------------*/reuse of /** @defgroup HAL_Private_Constants HAL Private Constants
  * @{
  */reuse of /* Private constants ---------------------------------------------------------*/reuse of /** @defgroup HAL_Private_Variables HAL Private Variables
  * @{
  */reuse of /* Private variables ---------------------------------------------------------*/reuse of /* Private types -------------------------------------------------------------*/reuse of /* STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */reuse of /* Peripheral Control functions  ************************************************/reuse of /** @addtogroup HAL_Exported_Functions_Group2
  * @{
  */reuse of /** @addtogroup HAL_Exported_Variables
  * @{
  */reuse of /* Exported variables ---------------------------------------------------------*/reuse of /* Initialization and Configuration functions  ******************************/reuse of /** @addtogroup HAL_Exported_Functions_Group1
  * @{
  */reuse of /** @addtogroup HAL_Exported_Functions
  * @{
  */reuse of /* Exported functions --------------------------------------------------------*/reuse of /** @defgroup HAL_Private_Macros HAL Private Macros
  * @{
  */reuse of /** @brief  SYSCFG Break PVD lock.
  *         Enable and lock the PVD connection to Timer1/8 Break input, as well as the PVDE and PLS[2:0] in the PWR_CR1 register.
  * @note   The selected configuration is locked and can be unlocked only by system reset.
  */reuse of /** @brief  SYSCFG Break Cortex-M7 Lockup lock.
  *         Enable and lock the connection of Cortex-M7 LOCKUP (Hardfault) output to TIM1/8 Break input.
  * @note   The selected configuration is locked and can be unlocked only by system reset.
  */reuse of /**
  * @brief  Return the memory boot mapping as configured by user.
  * @retval The boot mode as configured by user. The returned value can be one
  *         of the following values:
  *           @arg @ref SYSCFG_MEM_BOOT_ADD0
  *           @arg @ref SYSCFG_MEM_BOOT_ADD1
  */reuse of /** @brief  FMC/SDRAM  mapped at 0x60000000 (NOR/RAM) mapped at 0xC0000000
  */reuse of /** @brief  FMC (NOR/RAM) mapped at 0x60000000 and SDRAM mapped at 0xC0000000
  */reuse of /** @brief  Freeze/Unfreeze Peripherals in Debug mode 
  */reuse of /** @defgroup HAL_Exported_Macros HAL Exported Macros
  * @{
  */reuse of /* Exported macro ------------------------------------------------------------*/reuse of /** @defgroup SYSCFG_BootMode Boot Mode
  * @{
  */reuse of /** @defgroup HAL_TICK_FREQ Tick Frequency
  * @{
  */reuse of /** @defgroup HAL_Exported_Constants HAL Exported Constants
  * @{
  */reuse of /* Exported constants --------------------------------------------------------*/reuse of /* Exported types ------------------------------------------------------------*/reuse of /** @addtogroup HAL
  * @{
  */reuse of /** @addtogroup STM32F7xx_HAL_Driver
  * @{
  */reuse of /* Includes ------------------------------------------------------------------*/reuse of /* Define to prevent recursive inclusion -------------------------------------*/reuse of /**
  ******************************************************************************
  * @file    stm32f7xx_hal.h
  * @author  MCD Application Team
  * @brief   This file contains all the functions prototypes for the HAL 
  *          module driver.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of (unnamed enum)reuse of ErrorStatusreuse of declaration of ErrorStatusreuse of SUCCESSreuse of ERRORreuse of definition of (unnamed enum)reuse of declaration of FunctionalStatereuse of ITStatusreuse of declaration of ITStatusreuse of FlagStatusreuse of declaration of FlagStatusreuse of RESETreuse of SETreuse of #define ATOMIC_MODIFYH_REG(REG,CLEARMSK,SETMASK) do { uint16_t val; do { val = (__LDREXH((__IO uint16_t *)&(REG)) & ~(CLEARMSK)) | (SETMASK); } while ((__STREXH(val,(__IO uint16_t *)&(REG))) != 0U); } while(0)reuse of #define ATOMIC_CLEARH_BIT(REG,BIT) do { uint16_t val; do { val = __LDREXH((__IO uint16_t *)&(REG)) & ~(BIT); } while ((__STREXH(val,(__IO uint16_t *)&(REG))) != 0U); } while(0)reuse of #define ATOMIC_SETH_BIT(REG,BIT) do { uint16_t val; do { val = __LDREXH((__IO uint16_t *)&(REG)) | (BIT); } while ((__STREXH(val,(__IO uint16_t *)&(REG))) != 0U); } while(0)reuse of #define ATOMIC_MODIFY_REG(REG,CLEARMSK,SETMASK) do { uint32_t val; do { val = (__LDREXW((__IO uint32_t *)&(REG)) & ~(CLEARMSK)) | (SETMASK); } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); } while(0)reuse of #define ATOMIC_CLEAR_BIT(REG,BIT) do { uint32_t val; do { val = __LDREXW((__IO uint32_t *)&(REG)) & ~(BIT); } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); } while(0)reuse of #define ATOMIC_SET_BIT(REG,BIT) do { uint32_t val; do { val = __LDREXW((__IO uint32_t *)&(REG)) | (BIT); } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); } while(0)reuse of #define POSITION_VAL(VAL) (__CLZ(__RBIT(VAL)))reuse of #define MODIFY_REG(REG,CLEARMASK,SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK)))reuse of #define READ_REG(REG) ((REG))reuse of #define WRITE_REG(REG,VAL) ((REG) = (VAL))reuse of #define CLEAR_REG(REG) ((REG) = (0x0))reuse of #define CLEAR_BIT(REG,BIT) ((REG) &= ~(BIT))reuse of #define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))reuse of #define __STM32F7_CMSIS_VERSION ((__STM32F7_CMSIS_VERSION_MAIN << 24) |(__STM32F7_CMSIS_VERSION_SUB1 << 16) |(__STM32F7_CMSIS_VERSION_SUB2 << 8 ) |(__STM32F7_CMSIS_VERSION_RC))reuse of #define __STM32F7_CMSIS_VERSION_RC (0x00)reuse of #define __STM32F7_CMSIS_VERSION_SUB2 (0x09)reuse of #define __STM32F7_CMSIS_VERSION_SUB1 (0x02)reuse of #define __STM32F7_CMSIS_VERSION_MAIN (0x01)reuse of #define STM32F7reuse of #define __STM32F7xx_Hreuse of #define USE_HAL_DRIVER 1reuse of #define STM32F769xx 1reuse of /* __STM32F7xx_H */reuse of /* USE_HAL_DRIVER */reuse of /* Atomic 16-bit register access macro to clear and set one or several bits */reuse of /* Atomic 16-bit register access macro to clear one or several bits */reuse of /* Atomic 16-bit register access macro to set one or several bits */reuse of /* Atomic 32-bit register access macro to clear and set one or several bits */reuse of /* Atomic 32-bit register access macro to clear one or several bits */reuse of /* Atomic 32-bit register access macro to set one or several bits */reuse of /* Use of CMSIS compiler intrinsics for register exclusive access */reuse of /** @addtogroup Exported_macro
  * @{
  */reuse of /** @addtogroup Exported_types
  * @{
  */reuse of /** @addtogroup Device_Included
  * @{
  */reuse of /*!< [7:0]  release candidate */reuse of /*!< [15:8]  sub2 version */reuse of /*!< [23:16] sub1 version */reuse of /*!< [31:24] main version */reuse of /**
  * @brief CMSIS Device version number V1.2.9
  */reuse of /*#define USE_HAL_DRIVER */reuse of /**
 * @brief Comment the line below if you will not use the peripherals drivers.
   In this case, these drivers will not be included and the application code will
   be based on direct access to peripherals registers
   */reuse of /*  Tip: To avoid modifying this file each time you need to switch between these
        devices, you can define the device in your toolchain compiler preprocessor.
  */reuse of /*!< STM32F750V, STM32F750Z, STM32F750N Devices */reuse of /* #define STM32F750xx */reuse of /*!< STM32F730R, STM32F730V, STM32F730Z, STM32F730I Devices */reuse of /* #define STM32F730xx */reuse of /*!< STM32F733IE, STM32F733ZE, STM32F733VE Devices */reuse of /* #define STM32F733xx */reuse of /*!< STM32F732IE, STM32F732ZE, STM32F732VE, STM32F732RE Devices */reuse of /* #define STM32F732xx */reuse of /*!< STM32F723IE, STM32F723ZE, STM32F723VE, STM32F723IC, STM32F723ZC, STM32F723VC Devices */reuse of /* #define STM32F723xx */reuse of /*!< STM32F722IE, STM32F722ZE, STM32F722VE, STM32F722RE, STM32F722IC, STM32F722ZC,
                                   STM32F722VC, STM32F722RC Devices */reuse of /* #define STM32F722xx */reuse of /*!< STM32F779II, STM32F779BI, STM32F779NI, STM32F779AI, STM32F778AI Devices */reuse of /* #define STM32F779xx */reuse of /*!< STM32F777VI, STM32F777ZI, STM32F777II, STM32F777BI, STM32F777NI Devices */reuse of /* #define STM32F777xx */reuse of /*!< STM32F769AG, STM32F769AI, STM32F769BG, STM32F769BI, STM32F769IG, STM32F769II,
                                   STM32F769NG, STM32F769NI, STM32F768AI Devices */reuse of /* #define STM32F769xx */reuse of /*!< STM32F767BG, STM32F767BI, STM32F767IG, STM32F767II, STM32F767NG, STM32F767NI,
                                   STM32F767VG, STM32F767VI, STM32F767ZG, STM32F767ZI Devices */reuse of /* #define STM32F767xx */reuse of /*!< STM32F765BI, STM32F765BG, STM32F765NI, STM32F765NG, STM32F765II, STM32F765IG,
                                   STM32F765ZI, STM32F765ZG, STM32F765VI, STM32F765VG Devices */reuse of /* #define STM32F765xx */reuse of /*!< STM32F745VE, STM32F745VG, STM32F745ZG, STM32F745ZE, STM32F745IE, STM32F745IG Devices */reuse of /* #define STM32F745xx */reuse of /*!< STM32F746VE, STM32F746VG, STM32F746ZE, STM32F746ZG, STM32F746IE, STM32F746IG,
                                   STM32F746BE, STM32F746BG, STM32F746NE, STM32F746NG Devices */reuse of /* #define STM32F746xx */reuse of /*!< STM32F756VG, STM32F756ZG, STM32F756ZG, STM32F756IG, STM32F756BG,
                                   STM32F756NG Devices */reuse of /* #define STM32F756xx */reuse of /* Uncomment the line below according to the target STM32 device used in your
   application
  */reuse of /* STM32F7 */reuse of /**
  * @brief STM32 Family
  */reuse of /** @addtogroup Library_configuration_section
  * @{
  */reuse of /** @addtogroup stm32f7xx
  * @{
  */reuse of /** @addtogroup CMSIS
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    stm32f7xx.h
  * @author  MCD Application Team
  * @brief   CMSIS STM32F7xx Device Peripheral Access Layer Header File.
  *
  *          The file is the unique include file that the application programmer
  *          is using in the C source code, usually in main.c. This file contains:
  *           - Configuration section that allows to select:
  *              - The STM32F7xx device used in the target application
  *              - To use or not the peripheral's drivers in application code(i.e.
  *                code will be based on direct access to peripheral's registers
  *                rather than drivers API), this option is controlled by
  *                "#define USE_HAL_DRIVER"
  *
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2016 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of #define ART_ACCLERATOR_ENABLE ART_ACCELERATOR_ENABLEreuse of #define HAL_QPSI_TIMEOUT_DEFAULT_VALUE HAL_QSPI_TIMEOUT_DEFAULT_VALUEreuse of #define SAI_SYNCEXT_IN_ENABLE SAI_SYNCEXT_OUTBLOCKA_ENABLEreuse of #define SAI_SYNCHRONOUS_EXT SAI_SYNCHRONOUS_EXT_SAI1reuse of #define IS_SAI_BLOCK_MONO_STREO_MODE IS_SAI_BLOCK_MONO_STEREO_MODEreuse of #define SAI_FIFOStatus_Full SAI_FIFOSTATUS_FULLreuse of #define SAI_FIFOStatus_3QuartersFull SAI_FIFOSTATUS_3QUARTERFULLreuse of #define SAI_FIFOStatus_HalfFull SAI_FIFOSTATUS_HALFFULLreuse of #define SAI_FIFOStatus_1QuarterFull SAI_FIFOSTATUS_1QUARTERFULLreuse of #define SAI_FIFOStatus_Less1QuarterFull SAI_FIFOSTATUS_LESS1QUARTERFULLreuse of #define SAI_FIFOStatus_Empty SAI_FIFOSTATUS_EMPTYreuse of #define SAI_STREOMODE SAI_STEREOMODEreuse of #define SAI_MASTERDIVIDER_DISABLED SAI_MASTERDIVIDER_DISABLEreuse of #define SAI_MASTERDIVIDER_ENABLED SAI_MASTERDIVIDER_ENABLEreuse of #define SAI_OUTPUTDRIVE_ENABLED SAI_OUTPUTDRIVE_ENABLEreuse of #define SAI_OUTPUTDRIVE_DISABLED SAI_OUTPUTDRIVE_DISABLEreuse of #define __HAL_LTDC_LAYER LTDC_LAYERreuse of #define IS_ETH_PROMISCIOUS_MODE IS_ETH_PROMISCUOUS_MODEreuse of #define ETH_PROMISCIOUSMODE_DISABLE ETH_PROMISCUOUS_MODE_DISABLEreuse of #define ETH_PROMISCIOUSMODE_ENABLE ETH_PROMISCUOUS_MODE_ENABLEreuse of #define __HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGERreuse of #define __HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGERreuse of #define __HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGERreuse of #define __HAL_ETH_EXTI_CLEAR_FLAG __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAGreuse of #define __HAL_ETH_EXTI_GET_FLAG __HAL_ETH_WAKEUP_EXTI_GET_FLAGreuse of #define __HAL_ETH_EXTI_DISABLE_IT __HAL_ETH_WAKEUP_EXTI_DISABLE_ITreuse of #define __HAL_ETH_EXTI_ENABLE_IT __HAL_ETH_WAKEUP_EXTI_ENABLE_ITreuse of #define TIM_OCMODE_ASSYMETRIC_PWM2 TIM_OCMODE_ASYMMETRIC_PWM2reuse of #define TIM_OCMODE_ASSYMETRIC_PWM1 TIM_OCMODE_ASYMMETRIC_PWM1reuse of #define TIM_BREAKINPUTSOURCE_DFSDM TIM_BREAKINPUTSOURCE_DFSDM1reuse of #define __HAL_TIM_GetCompare __HAL_TIM_GET_COMPAREreuse of #define __HAL_TIM_SetCompare __HAL_TIM_SET_COMPAREreuse of #define __HAL_TIM_GetICPrescaler __HAL_TIM_GET_ICPRESCALERreuse of #define __HAL_TIM_SetICPrescaler __HAL_TIM_SET_ICPRESCALERreuse of #define __HAL_TIM_GetClockDivision __HAL_TIM_GET_CLOCKDIVISIONreuse of #define __HAL_TIM_SetClockDivision __HAL_TIM_SET_CLOCKDIVISIONreuse of #define __HAL_TIM_GetAutoreload __HAL_TIM_GET_AUTORELOADreuse of #define __HAL_TIM_SetAutoreload __HAL_TIM_SET_AUTORELOADreuse of #define __HAL_TIM_GetCounter __HAL_TIM_GET_COUNTERreuse of #define __HAL_TIM_SetCounter __HAL_TIM_SET_COUNTERreuse of #define __HAL_TIM_PRESCALER __HAL_TIM_SET_PRESCALERreuse of #define __HAL_TIM_DIRECTION_STATUS __HAL_TIM_IS_TIM_COUNTING_DOWNreuse of #define __HAL_TIM_GET_ITSTATUS __HAL_TIM_GET_IT_SOURCEreuse of #define TIM_GET_CLEAR_IT __HAL_TIM_CLEAR_ITreuse of #define TIM_GET_ITSTATUS __HAL_TIM_GET_IT_SOURCEreuse of #define __HAL_TIM_ResetICPrescalerValue TIM_RESET_ICPRESCALERVALUEreuse of #define __HAL_TIM_SetICPrescalerValue TIM_SET_ICPRESCALERVALUEreuse of #define HAL_PCD_SetRxFiFo HAL_PCDEx_SetRxFiForeuse of #define HAL_PCD_SetTxFiFo HAL_PCDEx_SetTxFiForeuse of #define HAL_PCD_DeActiveRemoteWakeup HAL_PCD_DeActivateRemoteWakeupreuse of #define HAL_PCD_ActiveRemoteWakeup HAL_PCD_ActivateRemoteWakeupreuse of #define __HAL_USB_HS_EXTI_GENERATE_SWIT __HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWITreuse of #define __HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGEreuse of #define __HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGEreuse of #define __HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGEreuse of #define __HAL_USB_HS_EXTI_CLEAR_FLAG __HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAGreuse of #define __HAL_USB_HS_EXTI_GET_FLAG __HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAGreuse of #define __HAL_USB_HS_EXTI_DISABLE_IT __HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_ITreuse of #define __HAL_USB_HS_EXTI_ENABLE_IT __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_ITreuse of #define __HAL_USB_FS_EXTI_GENERATE_SWIT __HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWITreuse of #define __HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGEreuse of #define __HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGEreuse of #define __HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGEreuse of #define __HAL_USB_FS_EXTI_CLEAR_FLAG __HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAGreuse of #define __HAL_USB_FS_EXTI_GET_FLAG __HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAGreuse of #define __HAL_USB_FS_EXTI_DISABLE_IT __HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_ITreuse of #define __HAL_USB_FS_EXTI_ENABLE_IT __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_ITreuse of #define __HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGEreuse of #define __HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGEreuse of #define __HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGEreuse of #define __HAL_USB_EXTI_CLEAR_FLAG __HAL_USB_WAKEUP_EXTI_CLEAR_FLAGreuse of #define __HAL_USB_EXTI_GET_FLAG __HAL_USB_WAKEUP_EXTI_GET_FLAGreuse of #define __HAL_USB_EXTI_DISABLE_IT __HAL_USB_WAKEUP_EXTI_DISABLE_ITreuse of #define __HAL_USB_EXTI_ENABLE_IT __HAL_USB_WAKEUP_EXTI_ENABLE_ITreuse of #define USB_HS_EXTI_LINE_WAKEUP USB_OTG_HS_WAKEUP_EXTI_LINEreuse of #define USB_HS_EXTI_TRIGGER_BOTH_EDGE USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGEreuse of #define USB_HS_EXTI_TRIGGER_FALLING_EDGE USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGEreuse of #define USB_HS_EXTI_TRIGGER_RISING_EDGE USB_OTG_HS_WAKEUP_EXTI_RISING_EDGEreuse of #define USB_FS_EXTI_LINE_WAKEUP USB_OTG_FS_WAKEUP_EXTI_LINEreuse of #define USB_FS_EXTI_TRIGGER_BOTH_EDGE USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGEreuse of #define USB_FS_EXTI_TRIGGER_FALLING_EDGE USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGEreuse of #define USB_FS_EXTI_TRIGGER_RISING_EDGE USB_OTG_FS_WAKEUP_EXTI_RISING_EDGEreuse of #define USB_EXTI_LINE_WAKEUP USB_WAKEUP_EXTI_LINEreuse of #define IS_USART_OVERSAMPLING(__SAMPLING__) (((__SAMPLING__) == USART_OVERSAMPLING_16) || ((__SAMPLING__) == USART_OVERSAMPLING_8))reuse of #define USART_OVERSAMPLING_8 USART_CR1_OVER8reuse of #define USART_OVERSAMPLING_16 0x00000000Ureuse of #define __USART_GETCLOCKSOURCE USART_GETCLOCKSOURCEreuse of #define __HAL_USART_GETCLOCKSOURCE USART_GETCLOCKSOURCEreuse of #define __USART_DISABLE __HAL_USART_DISABLEreuse of #define __USART_ENABLE __HAL_USART_ENABLEreuse of #define __USART_DISABLE_IT __HAL_USART_DISABLE_ITreuse of #define __USART_ENABLE_IT __HAL_USART_ENABLE_ITreuse of #define IS_UART_ONEBIT_SAMPLING IS_UART_ONE_BIT_SAMPLEreuse of #define IS_UART_ONEBIT_SAMPLE IS_UART_ONE_BIT_SAMPLEreuse of #define IS_UART_WAKEUPMETHODE IS_UART_WAKEUPMETHODreuse of #define __UART_MASK_COMPUTATION UART_MASK_COMPUTATIONreuse of #define __UART_GETCLOCKSOURCE UART_GETCLOCKSOURCEreuse of #define __HAL_UART_MASK_COMPUTATION UART_MASK_COMPUTATIONreuse of #define __HAL_UART_GETCLOCKSOURCE UART_GETCLOCKSOURCEreuse of #define __HAL_SPI_RESET_CRC SPI_RESET_CRCreuse of #define __HAL_SPI_1LINE_RX SPI_1LINE_RXreuse of #define __HAL_SPI_1LINE_TX SPI_1LINE_TXreuse of #define __HAL_SMBUS_GET_ALERT_ENABLED SMBUS_GET_ALERT_ENABLEDreuse of #define __HAL_SMBUS_GET_PEC_MODE SMBUS_GET_PEC_MODEreuse of #define __HAL_SMBUS_GET_STOP_MODE SMBUS_GET_STOP_MODEreuse of #define __HAL_SMBUS_GET_DIR SMBUS_GET_DIRreuse of #define __HAL_SMBUS_GET_ADDR_MATCH SMBUS_GET_ADDR_MATCHreuse of #define __HAL_SMBUS_GENERATE_START SMBUS_GENERATE_STARTreuse of #define __HAL_SMBUS_RESET_CR2 SMBUS_RESET_CR2reuse of #define __HAL_SMBUS_RESET_CR1 SMBUS_RESET_CR1reuse of #define IS_SMARTCARD_ONEBIT_SAMPLING IS_SMARTCARD_ONE_BIT_SAMPLEreuse of #define __SMARTCARD_GETCLOCKSOURCE SMARTCARD_GETCLOCKSOURCEreuse of #define __HAL_SMARTCARD_GETCLOCKSOURCE SMARTCARD_GETCLOCKSOURCEreuse of #define __SMARTCARD_DMA_REQUEST_DISABLE __HAL_SMARTCARD_DMA_REQUEST_DISABLEreuse of #define __SMARTCARD_DMA_REQUEST_ENABLE __HAL_SMARTCARD_DMA_REQUEST_ENABLEreuse of #define __SMARTCARD_DISABLE __HAL_SMARTCARD_DISABLEreuse of #define __SMARTCARD_ENABLE __HAL_SMARTCARD_ENABLEreuse of #define __SMARTCARD_DISABLE_IT __HAL_SMARTCARD_DISABLE_ITreuse of #define __SMARTCARD_ENABLE_IT __HAL_SMARTCARD_ENABLE_ITreuse of #define HAL_SD_CardStateTypedef HAL_SD_CardStateTypeDefreuse of #define HAL_SD_CardStatusTypedef HAL_SD_CardStatusTypeDefreuse of #define HAL_SD_CardCSDTypedef HAL_SD_CardCSDTypeDefreuse of #define HAL_SD_CardCIDTypedef HAL_SD_CardCIDTypeDefreuse of #define SDIO_IRQHandler SDMMC1_IRQHandlerreuse of #define SDIO_IRQn SDMMC1_IRQnreuse of #define SD_SDIO_SEND_IF_COND SD_SDMMC_SEND_IF_CONDreuse of #define SDIO_CMD0TIMEOUT SDMMC_CMD0TIMEOUTreuse of #define SDIO_STATIC_FLAGS SDMMC_STATIC_FLAGSreuse of #define __HAL_SD_SDIO_CLEAR_IT __HAL_SD_SDMMC_CLEAR_ITreuse of #define __HAL_SD_SDIO_GET_IT __HAL_SD_SDMMC_GET_ITreuse of #define __HAL_SD_SDIO_CLEAR_FLAG __HAL_SD_SDMMC_CLEAR_FLAGreuse of #define __HAL_SD_SDIO_GET_FLAG __HAL_SD_SDMMC_GET_FLAGreuse of #define __HAL_SD_SDIO_DISABLE_IT __HAL_SD_SDMMC_DISABLE_ITreuse of #define __HAL_SD_SDIO_ENABLE_IT __HAL_SD_SDMMC_ENABLE_ITreuse of #define __HAL_SD_SDIO_DMA_DISABL __HAL_SD_SDMMC_DMA_DISABLEreuse of #define __HAL_SD_SDIO_DMA_ENABLE __HAL_SD_SDMMC_DMA_ENABLEreuse of #define __HAL_SD_SDIO_DISABLE __HAL_SD_SDMMC_DISABLEreuse of #define __HAL_SD_SDIO_ENABLE __HAL_SD_SDMMC_ENABLEreuse of #define SD_CMD_SDIO_RW_EXTENDED SD_CMD_SDMMC_RW_EXTENDEDreuse of #define SD_CMD_SDIO_RW_DIRECT SD_CMD_SDMMC_RW_DIRECTreuse of #define SD_CMD_SDIO_SEN_OP_COND SD_CMD_SDMMC_SEN_OP_CONDreuse of #define SD_SDIO_UNKNOWN_FUNCTION SD_SDMMC_UNKNOWN_FUNCTIONreuse of #define SD_SDIO_FUNCTION_FAILED SD_SDMMC_FUNCTION_FAILEDreuse of #define SD_SDIO_FUNCTION_BUSY SD_SDMMC_FUNCTION_BUSYreuse of #define SD_SDIO_DISABLED SD_SDMMC_DISABLEDreuse of #define SDMMC_HSpeed_CLK_DIV SDMMC_HSPEED_CLK_DIVreuse of #define SDMMC_NSpeed_CLK_DIV SDMMC_NSPEED_CLK_DIVreuse of #define eMMC_LOW_VOLTAGE_RANGE EMMC_LOW_VOLTAGE_RANGEreuse of #define eMMC_DUAL_VOLTAGE_RANGE EMMC_DUAL_VOLTAGE_RANGEreuse of #define eMMC_HIGH_VOLTAGE_RANGE EMMC_HIGH_VOLTAGE_RANGEreuse of #define SD_CMD_SD_APP_STAUS SD_CMD_SD_APP_STATUSreuse of #define SD_OCR_CID_CSD_OVERWRIETE SD_OCR_CID_CSD_OVERWRITEreuse of #define __RTC_WRITEPROTECTION_DISABLE __HAL_RTC_WRITEPROTECTION_DISABLEreuse of #define __RTC_WRITEPROTECTION_ENABLE __HAL_RTC_WRITEPROTECTION_ENABLEreuse of #define IS_WAKEUP_COUNTER IS_RTC_WAKEUP_COUNTERreuse of #define IS_WAKEUP_CLOCK IS_RTC_WAKEUP_CLOCKreuse of #define IS_TAMPER_TRIGGER IS_RTC_TAMPER_TRIGGERreuse of #define IS_TAMPER_TIMESTAMPONTAMPER_DETECTION IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTIONreuse of #define IS_TAMPER_SAMPLING_FREQ IS_RTC_TAMPER_SAMPLING_FREQreuse of #define IS_TAMPER_PULLUP_STATE IS_RTC_TAMPER_PULLUP_STATEreuse of #define IS_TAMPER_PRECHARGE_DURATION IS_RTC_TAMPER_PRECHARGE_DURATIONreuse of #define IS_TAMPER_MASKFLAG_STATE IS_RTC_TAMPER_MASKFLAG_STATEreuse of #define IS_TAMPER_INTERRUPT IS_RTC_TAMPER_INTERRUPTreuse of #define IS_TAMPER_FILTER IS_RTC_TAMPER_FILTERreuse of #define IS_TAMPER_ERASE_MODE IS_RTC_TAMPER_ERASE_MODEreuse of #define IS_TAMPER IS_RTC_TAMPERreuse of #define IS_ALARM_MASK IS_RTC_ALARM_MASKreuse of #define IS_ALARM IS_RTC_ALARMreuse of #define __HAL_RTC_TAMPER_GET_IT __HAL_RTC_TAMPER_GET_FLAGreuse of #define __HAL_RTC_EXTI_GENERATE_SWIT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GENERATE_SWIT() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT()))reuse of #define __HAL_RTC_EXTI_GET_FLAG(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GET_FLAG() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG()))reuse of #define __HAL_RTC_EXTI_DISABLE_IT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_DISABLE_IT() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT()))reuse of #define __HAL_RTC_EXTI_ENABLE_IT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_ENABLE_IT() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT()))reuse of #define __HAL_RTC_EXTI_CLEAR_FLAG(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_CLEAR_FLAG() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG()))reuse of #define __HAL_RTC_ENABLE_IT __HAL_RTC_EXTI_ENABLE_ITreuse of #define __HAL_RTC_DISABLE_IT __HAL_RTC_EXTI_DISABLE_ITreuse of #define __HAL_RTC_CLEAR_FLAG __HAL_RTC_EXTI_CLEAR_FLAGreuse of #define HAL_RNG_ReadyCallback(__HANDLE__) HAL_RNG_ReadyDataCallback((__HANDLE__), uint32_t random32bit)reuse of #define RCC_FMPI2C1CLKSOURCE_APB RCC_FMPI2C1CLKSOURCE_PCLK1reuse of #define RCC_DFSDM2CLKSOURCE_APB2 RCC_DFSDM2CLKSOURCE_PCLK2reuse of #define RCC_DFSDM1CLKSOURCE_APB2 RCC_DFSDM1CLKSOURCE_PCLK2reuse of #define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM2AUDIOCLKSOURCE_I2S2reuse of #define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM2AUDIOCLKSOURCE_I2S1reuse of #define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM1AUDIOCLKSOURCE_I2S2reuse of #define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM1AUDIOCLKSOURCE_I2S1reuse of #define RCC_LPTIM2CLKSOURCE_PCLK RCC_LPTIM2CLKSOURCE_PCLK1reuse of #define RCC_LPTIM1CLKSOURCE_PCLK RCC_LPTIM1CLKSOURCE_PCLK1reuse of #define RCC_SWPMI1CLKSOURCE_PCLK RCC_SWPMI1CLKSOURCE_PCLK1reuse of #define RCC_DFSDM1CLKSOURCE_PCLK RCC_DFSDM1CLKSOURCE_PCLK2reuse of #define __HAL_RCC_GET_DFSDM_SOURCE __HAL_RCC_GET_DFSDM1_SOURCEreuse of #define __HAL_RCC_DFSDM_CONFIG __HAL_RCC_DFSDM1_CONFIGreuse of #define RCC_DFSDMCLKSOURCE_SYSCLK RCC_DFSDM1CLKSOURCE_SYSCLKreuse of #define RCC_DFSDMCLKSOURCE_PCLK RCC_DFSDM1CLKSOURCE_PCLK2reuse of #define RCC_PERIPHCLK_DFSDM RCC_PERIPHCLK_DFSDM1reuse of #define DfsdmClockSelection Dfsdm1ClockSelectionreuse of #define __HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLEDreuse of #define __HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLEDreuse of #define __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLEreuse of #define __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLEreuse of #define __HAL_RCC_DFSDM_RELEASE_RESET __HAL_RCC_DFSDM1_RELEASE_RESETreuse of #define __HAL_RCC_DFSDM_FORCE_RESET __HAL_RCC_DFSDM1_FORCE_RESETreuse of #define __HAL_RCC_DFSDM_IS_CLK_DISABLED __HAL_RCC_DFSDM1_IS_CLK_DISABLEDreuse of #define __HAL_RCC_DFSDM_IS_CLK_ENABLED __HAL_RCC_DFSDM1_IS_CLK_ENABLEDreuse of #define __HAL_RCC_DFSDM_CLK_DISABLE __HAL_RCC_DFSDM1_CLK_DISABLEreuse of #define __HAL_RCC_DFSDM_CLK_ENABLE __HAL_RCC_DFSDM1_CLK_ENABLEreuse of #define RCC_SDIOCLKSOURCE_CK48 RCC_SDIOCLKSOURCE_CLK48reuse of #define IS_RCC_CK48CLKSOURCE IS_RCC_CLK48CLKSOURCEreuse of #define RCC_CK48CLKSOURCE_PLLI2SQ RCC_CLK48CLKSOURCE_PLLI2SQreuse of #define RCC_CK48CLKSOURCE_PLLSAIP RCC_CLK48CLKSOURCE_PLLSAIPreuse of #define RCC_CK48CLKSOURCE_PLLQ RCC_CLK48CLKSOURCE_PLLQreuse of #define RCC_PERIPHCLK_CK48 RCC_PERIPHCLK_CLK48reuse of #define RCC_CRS_TRIMOV RCC_CRS_TRIMOVFreuse of #define RCC_CRS_SYNCWARM RCC_CRS_SYNCWARNreuse of #define __HAL_RCC_GET_IT_SOURCE __HAL_RCC_GET_ITreuse of #define __HAL_RCC_CRS_CALCULATE_RELOADVALUE __HAL_RCC_CRS_RELOADVALUE_CALCULATEreuse of #define __HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLEreuse of #define __HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLEreuse of #define __HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLEreuse of #define __HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLEreuse of #define DCKCFGR_TIMPRE_BB RCC_DCKCFGR_TIMPRE_BBreuse of #define CR_PLLSAION_BB RCC_CR_PLLSAION_BBreuse of #define CSR_RMVF_BB RCC_CSR_RMVF_BBreuse of #define CR_HSEON_BB RCC_CR_HSEON_BBreuse of #define BDCR_BDRST_BB RCC_BDCR_BDRST_BBreuse of #define BDCR_RTCEN_BB RCC_BDCR_RTCEN_BBreuse of #define CFGR_I2SSRC_BB RCC_CFGR_I2SSRC_BBreuse of #define CSR_RTCRST_BB RCC_CSR_RTCRST_BBreuse of #define CSR_RTCEN_BB RCC_CSR_RTCEN_BBreuse of #define CSR_LSEBYP_BB RCC_CSR_LSEBYP_BBreuse of #define CSR_LSEON_BB RCC_CSR_LSEON_BBreuse of #define CSR_LSION_BB RCC_CSR_LSION_BBreuse of #define CR_MSION_BB RCC_CR_MSION_BBreuse of #define CR_PLLI2SON_BB RCC_CR_PLLI2SON_BBreuse of #define CR_PLLON_BB RCC_CR_PLLON_BBreuse of #define CR_CSSON_BB RCC_CR_CSSON_BBreuse of #define CR_HSION_BB RCC_CR_HSION_BBreuse of #define LSE_TIMEOUT_VALUE RCC_LSE_TIMEOUT_VALUEreuse of #define DBP_TIMEOUT_VALUE RCC_DBP_TIMEOUT_VALUEreuse of #define BDCR_BYTE0_ADDRESS RCC_BDCR_BYTE0_ADDRESSreuse of #define CIR_BYTE2_ADDRESS RCC_CIR_BYTE2_ADDRESSreuse of #define CIR_BYTE1_ADDRESS RCC_CIR_BYTE1_ADDRESSreuse of #define CR_BYTE2_ADDRESS RCC_CR_BYTE2_ADDRESSreuse of #define RCC_CR2_HSI14TRIM_BitNumber RCC_HSI14TRIM_BIT_NUMBERreuse of #define RMVF_BITNUMBER RCC_RMVF_BIT_NUMBERreuse of #define RMVF_BitNumber RCC_RMVF_BIT_NUMBERreuse of #define TIMPRE_BitNumber RCC_TIMPRE_BIT_NUMBERreuse of #define PLLSAION_BitNumber RCC_PLLSAION_BIT_NUMBERreuse of #define LSEBYP_BITNUMBER RCC_LSEBYP_BIT_NUMBERreuse of #define LSEON_BITNUMBER RCC_LSEON_BIT_NUMBERreuse of #define LSEON_BitNumber RCC_LSEON_BIT_NUMBERreuse of #define LSION_BITNUMBER RCC_LSION_BIT_NUMBERreuse of #define LSION_BitNumber RCC_LSION_BIT_NUMBERreuse of #define RTCRST_BITNUMBER RCC_RTCRST_BIT_NUMBERreuse of #define BDRST_BITNUMBER RCC_BDRST_BIT_NUMBERreuse of #define BDRST_BitNumber RCC_BDRST_BIT_NUMBERreuse of #define RTCEN_BITNUMBER RCC_RTCEN_BIT_NUMBERreuse of #define RTCEN_BitNumber RCC_RTCEN_BIT_NUMBERreuse of #define I2SSRC_BitNumber RCC_I2SSRC_BIT_NUMBERreuse of #define PLLI2SON_BitNumber RCC_PLLI2SON_BIT_NUMBERreuse of #define PLLON_BITNUMBER RCC_PLLON_BIT_NUMBERreuse of #define PLLON_BitNumber RCC_PLLON_BIT_NUMBERreuse of #define CSSON_BITNUMBER RCC_CSSON_BIT_NUMBERreuse of #define CSSON_BitNumber RCC_CSSON_BIT_NUMBERreuse of #define MSION_BITNUMBER RCC_MSION_BIT_NUMBERreuse of #define HSEON_BITNUMBER RCC_HSEON_BIT_NUMBERreuse of #define HSEON_BitNumber RCC_HSEON_BIT_NUMBERreuse of #define HSION_BITNUMBER RCC_HSION_BIT_NUMBERreuse of #define HSION_BitNumber RCC_HSION_BIT_NUMBERreuse of #define RCC_USBPLLCLK_DIV3 RCC_USBCLKSOURCE_PLL_DIV3reuse of #define RCC_USBPLLCLK_DIV2 RCC_USBCLKSOURCE_PLL_DIV2reuse of #define RCC_USBPLLCLK_DIV1_5 RCC_USBCLKSOURCE_PLL_DIV1_5reuse of #define RCC_USBPLLCLK_DIV1 RCC_USBCLKSOURCE_PLLreuse of #define RCC_USBCLKSOURCE_PLLCLK RCC_USBCLKSOURCE_PLLreuse of #define RCC_USBCLK_MSI RCC_USBCLKSOURCE_MSIreuse of #define RCC_USBCLK_PLL RCC_USBCLKSOURCE_PLLreuse of #define RCC_USBCLK_PLLSAI1 RCC_USBCLKSOURCE_PLLSAI1reuse of #define RCC_RTCCLKSOURCE_NONE RCC_RTCCLKSOURCE_NO_CLKreuse of #define RCC_MCOSOURCE_PLLCLK_DIV2 RCC_MCO1SOURCE_PLLCLK_DIV2reuse of #define RCC_MCOSOURCE_PLLCLK_NODIV RCC_MCO1SOURCE_PLLCLKreuse of #define RCC_MCOSOURCE_PLLCLK_DIV1 RCC_MCO1SOURCE_PLLCLKreuse of #define RCC_MCOSOURCE_HSE RCC_MCO1SOURCE_HSEreuse of #define RCC_MCOSOURCE_HSI48 RCC_MCO1SOURCE_HSI48reuse of #define RCC_MCOSOURCE_HSI14 RCC_MCO1SOURCE_HSI14reuse of #define RCC_MCOSOURCE_HSI RCC_MCO1SOURCE_HSIreuse of #define RCC_MCOSOURCE_SYSCLK RCC_MCO1SOURCE_SYSCLKreuse of #define RCC_MCOSOURCE_LSE RCC_MCO1SOURCE_LSEreuse of #define RCC_MCOSOURCE_LSI RCC_MCO1SOURCE_LSIreuse of #define RCC_MCOSOURCE_NONE RCC_MCO1SOURCE_NOCLOCKreuse of #define RCC_MCO_DIV128 RCC_MCODIV_128reuse of #define RCC_MCO_DIV64 RCC_MCODIV_64reuse of #define RCC_MCO_DIV32 RCC_MCODIV_32reuse of #define RCC_MCO_DIV16 RCC_MCODIV_16reuse of #define RCC_MCO_DIV8 RCC_MCODIV_8reuse of #define RCC_MCO_DIV4 RCC_MCODIV_4reuse of #define RCC_MCO_DIV2 RCC_MCODIV_2reuse of #define RCC_MCO_DIV1 RCC_MCODIV_1reuse of #define RCC_MCO_NODIV RCC_MCODIV_1reuse of #define __HAL_RCC_MCO_CONFIG __HAL_RCC_MCO1_CONFIGreuse of #define IS_RCC_MCOSOURCE IS_RCC_MCO1SOURCEreuse of #define RCC_PLLDIV_4 RCC_PLL_DIV4reuse of #define RCC_PLLDIV_3 RCC_PLL_DIV3reuse of #define RCC_PLLDIV_2 RCC_PLL_DIV2reuse of #define RCC_PLLMUL_48 RCC_PLL_MUL48reuse of #define RCC_PLLMUL_32 RCC_PLL_MUL32reuse of #define RCC_PLLMUL_24 RCC_PLL_MUL24reuse of #define RCC_PLLMUL_16 RCC_PLL_MUL16reuse of #define RCC_PLLMUL_12 RCC_PLL_MUL12reuse of #define RCC_PLLMUL_8 RCC_PLL_MUL8reuse of #define RCC_PLLMUL_6 RCC_PLL_MUL6reuse of #define RCC_PLLMUL_4 RCC_PLL_MUL4reuse of #define RCC_PLLMUL_3 RCC_PLL_MUL3reuse of #define RCC_IT_CSSHSE RCC_IT_CSSreuse of #define RCC_IT_CSSLSE RCC_IT_LSECSSreuse of #define RCC_IT_HSI14 RCC_IT_HSI14RDYreuse of #define IS_RCC_PERIPHCLK IS_RCC_PERIPHCLOCKreuse of #define IS_RCC_HCLK_DIV IS_RCC_PCLKreuse of #define IS_RCC_SYSCLK_DIV IS_RCC_HCLKreuse of #define IS_RCC_RTCCLK_SOURCE IS_RCC_RTCCLKSOURCEreuse of #define IS_RCC_MSIRANGE IS_RCC_MSI_CLOCK_RANGEreuse of #define __RCC_PLLSRC RCC_GET_PLL_OSCSOURCEreuse of #define __HAL_RCC_I2SCLK_CONFIG __HAL_RCC_I2S_CONFIGreuse of call to mfxstm32l152_IO_SetIrqEvtModereuse of call to mfxstm32l152_IO_SetIrqTypeModereuse of call to mfxstm32l152_IO_EnablePinITreuse of IO_MODE_IT_RISING_EDGE_PUreuse of IO_MODE_IT_RISING_EDGE_PDreuse of IO_MODE_IT_FALLING_EDGEreuse of IO_MODE_IT_FALLING_EDGE_PUreuse of IO_MODE_IT_FALLING_EDGE_PDreuse of IO_MODE_IT_LOW_LEVELreuse of IO_MODE_IT_LOW_LEVEL_PUreuse of IO_MODE_IT_LOW_LEVEL_PDreuse of IO_MODE_IT_HIGH_LEVELreuse of IO_MODE_IT_HIGH_LEVEL_PUreuse of IO_MODE_IT_HIGH_LEVEL_PDreuse of MFXSTM32L152_GPIO_ENreuse of 65535reuse of MFXSTM32L152_REG_ADR_MFX_IRQ_OUTreuse of 65reuse of Polarityreuse of MFXSTM32L152_REG_ADR_IRQ_ACKreuse of 68reuse of Sourcereuse of MFXSTM32L152_REG_ADR_IRQ_PENDINGreuse of MFXSTM32L152_REG_ADR_IRQ_SRC_ENreuse of 66reuse of MFXSTM32L152_REG_ADR_FW_VERSION_MSBreuse of idreuse of call to MFX_IO_Initreuse of MFXSTM32L152_REG_ADR_IDreuse of instancereuse of call to mfxstm32l152_GetInstancereuse of call to MFX_IO_EnableWakeupPinreuse of call to MFX_IO_Wakeupreuse of MFXSTM32L152_STANDBYreuse of MFXSTM32L152_SWRSTreuse of #define __HAL_RCC_I2SCLK __HAL_RCC_I2S_CONFIGreuse of #define RCC_SDIOCLKSOURCE_SYSCLK RCC_SDMMC1CLKSOURCE_SYSCLKreuse of #define RCC_SDIOCLKSOURCE_CLK48 RCC_SDMMC1CLKSOURCE_CLK48reuse of #define __HAL_RCC_GET_SDIO_SOURCE __HAL_RCC_GET_SDMMC1_SOURCEreuse of #define __HAL_RCC_SDIO_CONFIG __HAL_RCC_SDMMC1_CONFIGreuse of #define RCC_PERIPHCLK_SDIO RCC_PERIPHCLK_SDMMC1reuse of #define SdioClockSelection Sdmmc1ClockSelectionreuse of #define __HAL_RCC_SDIO_IS_CLK_DISABLED __HAL_RCC_SDMMC1_IS_CLK_DISABLEDreuse of #define __HAL_RCC_SDIO_IS_CLK_ENABLED __HAL_RCC_SDMMC1_IS_CLK_ENABLEDreuse of #define __HAL_RCC_SDIO_CLK_DISABLE __HAL_RCC_SDMMC1_CLK_DISABLEreuse of #define __HAL_RCC_SDIO_CLK_ENABLE __HAL_RCC_SDMMC1_CLK_ENABLEreuse of #define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLEreuse of #define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLEreuse of #define __HAL_RCC_SDIO_RELEASE_RESET __HAL_RCC_SDMMC1_RELEASE_RESETreuse of #define __HAL_RCC_SDIO_FORCE_RESET __HAL_RCC_SDMMC1_FORCE_RESETreuse of #define __WWDG_IS_CLK_DISABLED __HAL_RCC_WWDG_IS_CLK_DISABLEDreuse of #define __WWDG_IS_CLK_ENABLED __HAL_RCC_WWDG_IS_CLK_ENABLEDreuse of #define __USB_IS_CLK_DISABLED __HAL_RCC_USB_IS_CLK_DISABLEDreuse of #define __USB_IS_CLK_ENABLED __HAL_RCC_USB_IS_CLK_ENABLEDreuse of #define __USART3_IS_CLK_DISABLED __HAL_RCC_USART3_IS_CLK_DISABLEDreuse of #define __USART3_IS_CLK_ENABLED __HAL_RCC_USART3_IS_CLK_ENABLEDreuse of #define __USART2_IS_CLK_DISABLED __HAL_RCC_USART2_IS_CLK_DISABLEDreuse of #define __USART2_IS_CLK_ENABLED __HAL_RCC_USART2_IS_CLK_ENABLEDreuse of #define __USART1_IS_CLK_DISABLED __HAL_RCC_USART1_IS_CLK_DISABLEDreuse of #define __USART1_IS_CLK_ENABLED __HAL_RCC_USART1_IS_CLK_ENABLEDreuse of #define __UART5_IS_CLK_DISABLED __HAL_RCC_UART5_IS_CLK_DISABLEDreuse of #define __UART5_IS_CLK_ENABLED __HAL_RCC_UART5_IS_CLK_ENABLEDreuse of #define __UART4_IS_CLK_DISABLED __HAL_RCC_UART4_IS_CLK_DISABLEDreuse of #define __UART4_IS_CLK_ENABLED __HAL_RCC_UART4_IS_CLK_ENABLEDreuse of #define __TSC_IS_CLK_DISABLED __HAL_RCC_TSC_IS_CLK_DISABLEDreuse of #define __TSC_IS_CLK_ENABLED __HAL_RCC_TSC_IS_CLK_ENABLEDreuse of #define __TIM20_IS_CLK_DISABLED __HAL_RCC_TIM20_IS_CLK_DISABLEDreuse of #define __TIM20_IS_CLK_ENABLED __HAL_RCC_TIM20_IS_CLK_ENABLEDreuse of #define __TIM19_IS_CLK_DISABLED __HAL_RCC_TIM19_IS_CLK_DISABLEDreuse of #define __TIM19_IS_CLK_ENABLED __HAL_RCC_TIM19_IS_CLK_ENABLEDreuse of #define __TIM18_IS_CLK_DISABLED __HAL_RCC_TIM18_IS_CLK_DISABLEDreuse of #define __TIM18_IS_CLK_ENABLED __HAL_RCC_TIM18_IS_CLK_ENABLEDreuse of #define __TIM17_IS_CLK_DISABLED __HAL_RCC_TIM17_IS_CLK_DISABLEDreuse of #define __TIM17_IS_CLK_ENABLED __HAL_RCC_TIM17_IS_CLK_ENABLEDreuse of #define __TIM16_IS_CLK_DISABLED __HAL_RCC_TIM16_IS_CLK_DISABLEDreuse of #define __TIM16_IS_CLK_ENABLED __HAL_RCC_TIM16_IS_CLK_ENABLEDreuse of #define __TIM15_IS_CLK_DISABLED __HAL_RCC_TIM15_IS_CLK_DISABLEDreuse of #define __TIM15_IS_CLK_ENABLED __HAL_RCC_TIM15_IS_CLK_ENABLEDreuse of #define __TIM14_IS_CLK_DISABLED __HAL_RCC_TIM14_IS_CLK_DISABLEDreuse of #define __TIM14_IS_CLK_ENABLED __HAL_RCC_TIM14_IS_CLK_ENABLEDreuse of #define __TIM13_IS_CLK_DISABLED __HAL_RCC_TIM13_IS_CLK_DISABLEDreuse of #define __TIM13_IS_CLK_ENABLED __HAL_RCC_TIM13_IS_CLK_ENABLEDreuse of #define __TIM12_IS_CLK_DISABLED __HAL_RCC_TIM12_IS_CLK_DISABLEDreuse of #define __TIM12_IS_CLK_ENABLED __HAL_RCC_TIM12_IS_CLK_ENABLEDreuse of #define __TIM8_IS_CLK_DISABLED __HAL_RCC_TIM8_IS_CLK_DISABLEDreuse of #define __TIM8_IS_CLK_ENABLED __HAL_RCC_TIM8_IS_CLK_ENABLEDreuse of #define __TIM7_IS_CLK_DISABLED __HAL_RCC_TIM7_IS_CLK_DISABLEDreuse of #define __TIM7_IS_CLK_ENABLED __HAL_RCC_TIM7_IS_CLK_ENABLEDreuse of #define __TIM6_IS_CLK_DISABLED __HAL_RCC_TIM6_IS_CLK_DISABLEDreuse of #define __TIM6_IS_CLK_ENABLED __HAL_RCC_TIM6_IS_CLK_ENABLEDreuse of #define __TIM5_IS_CLK_DISABLED __HAL_RCC_TIM5_IS_CLK_DISABLEDreuse of #define __TIM5_IS_CLK_ENABLED __HAL_RCC_TIM5_IS_CLK_ENABLEDreuse of #define __TIM4_IS_CLK_DISABLED __HAL_RCC_TIM4_IS_CLK_DISABLEDreuse of #define __TIM4_IS_CLK_ENABLED __HAL_RCC_TIM4_IS_CLK_ENABLEDreuse of #define __TIM3_IS_CLK_DISABLED __HAL_RCC_TIM3_IS_CLK_DISABLEDreuse of #define __TIM3_IS_CLK_ENABLED __HAL_RCC_TIM3_IS_CLK_ENABLEDreuse of #define __TIM2_IS_CLK_DISABLED __HAL_RCC_TIM2_IS_CLK_DISABLEDreuse of #define __TIM2_IS_CLK_ENABLED __HAL_RCC_TIM2_IS_CLK_ENABLEDreuse of #define __TIM1_IS_CLK_DISABLED __HAL_RCC_TIM1_IS_CLK_DISABLEDreuse of #define __TIM1_IS_CLK_ENABLED __HAL_RCC_TIM1_IS_CLK_ENABLEDreuse of #define __SRAM_IS_CLK_DISABLED __HAL_RCC_SRAM_IS_CLK_DISABLEDreuse of #define __SRAM_IS_CLK_ENABLED __HAL_RCC_SRAM_IS_CLK_ENABLEDreuse of #define __SDADC3_IS_CLK_DISABLED __HAL_RCC_SDADC3_IS_CLK_DISABLEDreuse of #define __SDADC3_IS_CLK_ENABLED __HAL_RCC_SDADC3_IS_CLK_ENABLEDreuse of #define __SDADC2_IS_CLK_DISABLED __HAL_RCC_SDADC2_IS_CLK_DISABLEDreuse of #define __SDADC2_IS_CLK_ENABLED __HAL_RCC_SDADC2_IS_CLK_ENABLEDreuse of #define __SDADC1_IS_CLK_DISABLED __HAL_RCC_SDADC1_IS_CLK_DISABLEDreuse of #define __SDADC1_IS_CLK_ENABLED __HAL_RCC_SDADC1_IS_CLK_ENABLEDreuse of #define __SPI4_IS_CLK_DISABLED __HAL_RCC_SPI4_IS_CLK_DISABLEDreuse of #define __SPI4_IS_CLK_ENABLED __HAL_RCC_SPI4_IS_CLK_ENABLEDreuse of #define __SPI3_IS_CLK_DISABLED __HAL_RCC_SPI3_IS_CLK_DISABLEDreuse of #define __SPI3_IS_CLK_ENABLED __HAL_RCC_SPI3_IS_CLK_ENABLEDreuse of #define __SPI2_IS_CLK_DISABLED __HAL_RCC_SPI2_IS_CLK_DISABLEDreuse of #define __SPI2_IS_CLK_ENABLED __HAL_RCC_SPI2_IS_CLK_ENABLEDreuse of #define __SPI1_IS_CLK_DISABLED __HAL_RCC_SPI1_IS_CLK_DISABLEDreuse of #define __SPI1_IS_CLK_ENABLED __HAL_RCC_SPI1_IS_CLK_ENABLEDreuse of #define __SYSCFG_IS_CLK_DISABLED __HAL_RCC_SYSCFG_IS_CLK_DISABLEDreuse of #define __SYSCFG_IS_CLK_ENABLED __HAL_RCC_SYSCFG_IS_CLK_ENABLEDreuse of #define __PWR_IS_CLK_DISABLED __HAL_RCC_PWR_IS_CLK_DISABLEDreuse of #define __PWR_IS_CLK_ENABLED __HAL_RCC_PWR_IS_CLK_ENABLEDreuse of #define __I2C3_IS_CLK_DISABLED __HAL_RCC_I2C3_IS_CLK_DISABLEDreuse of #define __I2C3_IS_CLK_ENABLED __HAL_RCC_I2C3_IS_CLK_ENABLEDreuse of #define __I2C2_IS_CLK_DISABLED __HAL_RCC_I2C2_IS_CLK_DISABLEDreuse of #define __I2C2_IS_CLK_ENABLED __HAL_RCC_I2C2_IS_CLK_ENABLEDreuse of #define __I2C1_IS_CLK_DISABLED __HAL_RCC_I2C1_IS_CLK_DISABLEDreuse of #define __I2C1_IS_CLK_ENABLED __HAL_RCC_I2C1_IS_CLK_ENABLEDreuse of #define __HRTIM1_IS_CLK_DISABLED __HAL_RCC_HRTIM1_IS_CLK_DISABLEDreuse of #define __HRTIM1_IS_CLK_ENABLED __HAL_RCC_HRTIM1_IS_CLK_ENABLEDreuse of #define __GPIOH_IS_CLK_DISABLED __HAL_RCC_GPIOH_IS_CLK_DISABLEDreuse of #define __GPIOH_IS_CLK_ENABLED __HAL_RCC_GPIOH_IS_CLK_ENABLEDreuse of #define __GPIOG_IS_CLK_DISABLED __HAL_RCC_GPIOG_IS_CLK_DISABLEDreuse of #define __GPIOG_IS_CLK_ENABLED __HAL_RCC_GPIOG_IS_CLK_ENABLEDreuse of #define __GPIOF_IS_CLK_DISABLED __HAL_RCC_GPIOF_IS_CLK_DISABLEDreuse of #define __GPIOF_IS_CLK_ENABLED __HAL_RCC_GPIOF_IS_CLK_ENABLEDreuse of #define __GPIOE_IS_CLK_DISABLED __HAL_RCC_GPIOE_IS_CLK_DISABLEDreuse of #define __GPIOE_IS_CLK_ENABLED __HAL_RCC_GPIOE_IS_CLK_ENABLEDreuse of #define __GPIOD_IS_CLK_DISABLED __HAL_RCC_GPIOD_IS_CLK_DISABLEDreuse of #define __GPIOD_IS_CLK_ENABLED __HAL_RCC_GPIOD_IS_CLK_ENABLEDreuse of #define __GPIOC_IS_CLK_DISABLED __HAL_RCC_GPIOC_IS_CLK_DISABLEDreuse of #define __GPIOC_IS_CLK_ENABLED __HAL_RCC_GPIOC_IS_CLK_ENABLEDreuse of #define __GPIOB_IS_CLK_DISABLED __HAL_RCC_GPIOB_IS_CLK_DISABLEDreuse of #define __GPIOB_IS_CLK_ENABLED __HAL_RCC_GPIOB_IS_CLK_ENABLEDreuse of #define __GPIOA_IS_CLK_DISABLED __HAL_RCC_GPIOA_IS_CLK_DISABLEDreuse of #define __GPIOA_IS_CLK_ENABLED __HAL_RCC_GPIOA_IS_CLK_ENABLEDreuse of #define __FMC_IS_CLK_DISABLED __HAL_RCC_FMC_IS_CLK_DISABLEDreuse of #define __FMC_IS_CLK_ENABLED __HAL_RCC_FMC_IS_CLK_ENABLEDreuse of #define __FLITF_IS_CLK_DISABLED __HAL_RCC_FLITF_IS_CLK_DISABLEDreuse of #define __FLITF_IS_CLK_ENABLED __HAL_RCC_FLITF_IS_CLK_ENABLEDreuse of #define __DMA2_IS_CLK_DISABLED __HAL_RCC_DMA2_IS_CLK_DISABLEDreuse of #define __DMA2_IS_CLK_ENABLED __HAL_RCC_DMA2_IS_CLK_ENABLEDreuse of #define __DMA1_IS_CLK_DISABLED __HAL_RCC_DMA1_IS_CLK_DISABLEDreuse of #define __DMA1_IS_CLK_ENABLED __HAL_RCC_DMA1_IS_CLK_ENABLEDreuse of #define __DAC2_IS_CLK_DISABLED __HAL_RCC_DAC2_IS_CLK_DISABLEDreuse of #define __DAC2_IS_CLK_ENABLED __HAL_RCC_DAC2_IS_CLK_ENABLEDreuse of #define __DAC1_IS_CLK_DISABLED __HAL_RCC_DAC1_IS_CLK_DISABLEDreuse of #define __DAC1_IS_CLK_ENABLED __HAL_RCC_DAC1_IS_CLK_ENABLEDreuse of #define __CRC_IS_CLK_DISABLED __HAL_RCC_CRC_IS_CLK_DISABLEDreuse of #define __CRC_IS_CLK_ENABLED __HAL_RCC_CRC_IS_CLK_ENABLEDreuse of #define __CEC_IS_CLK_DISABLED __HAL_RCC_CEC_IS_CLK_DISABLEDreuse of #define __CEC_IS_CLK_ENABLED __HAL_RCC_CEC_IS_CLK_ENABLEDreuse of #define __ADC34_IS_CLK_DISABLED __HAL_RCC_ADC34_IS_CLK_DISABLEDreuse of #define __ADC34_IS_CLK_ENABLED __HAL_RCC_ADC34_IS_CLK_ENABLEDreuse of #define __ADC12_IS_CLK_DISABLED __HAL_RCC_ADC12_IS_CLK_DISABLEDreuse of #define __ADC12_IS_CLK_ENABLED __HAL_RCC_ADC12_IS_CLK_ENABLEDreuse of #define __ADC1_IS_CLK_DISABLED __HAL_RCC_ADC1_IS_CLK_DISABLEDreuse of #define __ADC1_IS_CLK_ENABLED __HAL_RCC_ADC1_IS_CLK_ENABLEDreuse of #define __SDADC3_RELEASE_RESET __HAL_RCC_SDADC3_RELEASE_RESETreuse of #define __SDADC2_RELEASE_RESET __HAL_RCC_SDADC2_RELEASE_RESETreuse of #define __SDADC1_RELEASE_RESET __HAL_RCC_SDADC1_RELEASE_RESETreuse of #define __SDADC3_FORCE_RESET __HAL_RCC_SDADC3_FORCE_RESETreuse of #define __SDADC2_FORCE_RESET __HAL_RCC_SDADC2_FORCE_RESETreuse of #define __SDADC1_FORCE_RESET __HAL_RCC_SDADC1_FORCE_RESETreuse of #define __HRTIM1_RELEASE_RESET __HAL_RCC_HRTIM1_RELEASE_RESETreuse of #define __HRTIM1_FORCE_RESET __HAL_RCC_HRTIM1_FORCE_RESETreuse of #define __TIM20_RELEASE_RESET __HAL_RCC_TIM20_RELEASE_RESETreuse of #define __TIM20_FORCE_RESET __HAL_RCC_TIM20_FORCE_RESETreuse of #define __TIM19_RELEASE_RESET __HAL_RCC_TIM19_RELEASE_RESETreuse of #define __TIM19_FORCE_RESET __HAL_RCC_TIM19_FORCE_RESETreuse of #define __TIM18_RELEASE_RESET __HAL_RCC_TIM18_RELEASE_RESETreuse of #define __TIM18_FORCE_RESET __HAL_RCC_TIM18_FORCE_RESETreuse of #define __DAC2_RELEASE_RESET __HAL_RCC_DAC2_RELEASE_RESETreuse of #define __DAC2_FORCE_RESET __HAL_RCC_DAC2_FORCE_RESETreuse of #define __ADC34_RELEASE_RESET __HAL_RCC_ADC34_RELEASE_RESETreuse of #define __ADC34_FORCE_RESET __HAL_RCC_ADC34_FORCE_RESETreuse of #define __ADC12_RELEASE_RESET __HAL_RCC_ADC12_RELEASE_RESETreuse of #define __ADC12_FORCE_RESET __HAL_RCC_ADC12_FORCE_RESETreuse of #define __SDADC3_CLK_DISABLE __HAL_RCC_SDADC3_CLK_DISABLEreuse of #define __SDADC2_CLK_DISABLE __HAL_RCC_SDADC2_CLK_DISABLEreuse of #define __SDADC1_CLK_DISABLE __HAL_RCC_SDADC1_CLK_DISABLEreuse of #define __SDADC3_CLK_ENABLE __HAL_RCC_SDADC3_CLK_ENABLEreuse of #define __SDADC2_CLK_ENABLE __HAL_RCC_SDADC2_CLK_ENABLEreuse of #define __SDADC1_CLK_ENABLE __HAL_RCC_SDADC1_CLK_ENABLEreuse of #define __HRTIM1_CLK_DISABLE __HAL_RCC_HRTIM1_CLK_DISABLEreuse of #define __HRTIM1_CLK_ENABLE __HAL_RCC_HRTIM1_CLK_ENABLEreuse of #define __TIM20_CLK_DISABLE __HAL_RCC_TIM20_CLK_DISABLEreuse of #define __TIM20_CLK_ENABLE __HAL_RCC_TIM20_CLK_ENABLEreuse of #define __TIM19_CLK_DISABLE __HAL_RCC_TIM19_CLK_DISABLEreuse of #define __TIM19_CLK_ENABLE __HAL_RCC_TIM19_CLK_ENABLEreuse of #define __TIM18_CLK_DISABLE __HAL_RCC_TIM18_CLK_DISABLEreuse of #define __TIM18_CLK_ENABLE __HAL_RCC_TIM18_CLK_ENABLEreuse of #define __DAC2_CLK_DISABLE __HAL_RCC_DAC2_CLK_DISABLEreuse of #define __DAC2_CLK_ENABLE __HAL_RCC_DAC2_CLK_ENABLEreuse of #define __ADC34_CLK_DISABLE __HAL_RCC_ADC34_CLK_DISABLEreuse of #define __ADC34_CLK_ENABLE __HAL_RCC_ADC34_CLK_ENABLEreuse of #define __ADC12_CLK_DISABLE __HAL_RCC_ADC12_CLK_DISABLEreuse of #define __ADC12_CLK_ENABLE __HAL_RCC_ADC12_CLK_ENABLEreuse of #define __HAL_RCC_OTGFS_RELEASE_RESET __HAL_RCC_USB_OTG_FS_RELEASE_RESETreuse of #define __HAL_RCC_OTGFS_FORCE_RESET __HAL_RCC_USB_OTG_FS_FORCE_RESETreuse of #define __DMA2D_CLK_SLEEP_DISABLE __HAL_RCC_DMA2D_CLK_SLEEP_DISABLEreuse of #define __DMA2D_CLK_SLEEP_ENABLE __HAL_RCC_DMA2D_CLK_SLEEP_ENABLEreuse of #define __DMA2D_RELEASE_RESET __HAL_RCC_DMA2D_RELEASE_RESETreuse of #define __DMA2D_FORCE_RESET __HAL_RCC_DMA2D_FORCE_RESETreuse of #define __DMA2D_CLK_DISABLE __HAL_RCC_DMA2D_CLK_DISABLEreuse of #define __DMA2D_CLK_ENABLE __HAL_RCC_DMA2D_CLK_ENABLEreuse of #define __SDIO_CLK_SLEEP_ENABLE __HAL_RCC_SDIO_CLK_SLEEP_ENABLEreuse of #define __SDIO_CLK_SLEEP_DISABLE __HAL_RCC_SDIO_CLK_SLEEP_DISABLEreuse of #define __SDIO_RELEASE_RESET __HAL_RCC_SDIO_RELEASE_RESETreuse of #define __SDIO_FORCE_RESET __HAL_RCC_SDIO_FORCE_RESETreuse of #define __FSMC_CLK_SLEEP_DISABLE __HAL_RCC_FSMC_CLK_SLEEP_DISABLEreuse of #define __FSMC_CLK_SLEEP_ENABLE __HAL_RCC_FSMC_CLK_SLEEP_ENABLEreuse of #define __FSMC_RELEASE_RESET __HAL_RCC_FSMC_RELEASE_RESETreuse of #define __FSMC_FORCE_RESET __HAL_RCC_FSMC_FORCE_RESETreuse of #define __ADC3_CLK_SLEEP_DISABLE __HAL_RCC_ADC3_CLK_SLEEP_DISABLEreuse of #define __ADC3_CLK_SLEEP_ENABLE __HAL_RCC_ADC3_CLK_SLEEP_ENABLEreuse of #define __ADC2_CLK_SLEEP_DISABLE __HAL_RCC_ADC2_CLK_SLEEP_DISABLEreuse of #define __ADC2_CLK_SLEEP_ENABLE __HAL_RCC_ADC2_CLK_SLEEP_ENABLEreuse of #define __DAC_CLK_SLEEP_DISABLE __HAL_RCC_DAC_CLK_SLEEP_DISABLEreuse of #define __DAC_CLK_SLEEP_ENABLE __HAL_RCC_DAC_CLK_SLEEP_ENABLEreuse of #define __CAN2_CLK_SLEEP_DISABLE __HAL_RCC_CAN2_CLK_SLEEP_DISABLEreuse of #define __CAN2_CLK_SLEEP_ENABLE __HAL_RCC_CAN2_CLK_SLEEP_ENABLEreuse of #define __SRAM3_CLK_SLEEP_ENABLE __HAL_RCC_SRAM3_CLK_SLEEP_ENABLEreuse of #define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLEDreuse of #define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLEDreuse of #define __HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLEreuse of #define __HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLEreuse of #define __HAL_RCC_OTGHS_RELEASE_RESET __HAL_RCC_USB_OTG_HS_RELEASE_RESETreuse of #define __HAL_RCC_OTGHS_FORCE_RESET __HAL_RCC_USB_OTG_HS_FORCE_RESETreuse of #define __HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLEDreuse of #define __HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLEDreuse of #define __HAL_RCC_OTGHS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLEreuse of #define __HAL_RCC_OTGHS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLEreuse of #define __OTGHSULPI_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLEreuse of #define __OTGHSULPI_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLEreuse of #define __OTGHS_RELEASE_RESET __HAL_RCC_USB_OTG_HS_RELEASE_RESETreuse of #define __OTGHS_FORCE_RESET __HAL_RCC_USB_OTG_HS_FORCE_RESETreuse of #define __OTGHS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLEreuse of #define __OTGHS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLEreuse of #define __UART8_CLK_SLEEP_DISABLE __HAL_RCC_UART8_CLK_SLEEP_DISABLEreuse of #define __UART8_CLK_SLEEP_ENABLE __HAL_RCC_UART8_CLK_SLEEP_ENABLEreuse of #define __UART8_RELEASE_RESET __HAL_RCC_UART8_RELEASE_RESETreuse of #define __UART8_FORCE_RESET __HAL_RCC_UART8_FORCE_RESETreuse of #define __UART8_CLK_DISABLE __HAL_RCC_UART8_CLK_DISABLEreuse of #define __UART8_CLK_ENABLE __HAL_RCC_UART8_CLK_ENABLEreuse of #define __UART7_CLK_SLEEP_DISABLE __HAL_RCC_UART7_CLK_SLEEP_DISABLEreuse of #define __UART7_CLK_SLEEP_ENABLE __HAL_RCC_UART7_CLK_SLEEP_ENABLEreuse of #define __UART7_FORCE_RESET __HAL_RCC_UART7_FORCE_RESETreuse of #define __UART7_RELEASE_RESET __HAL_RCC_UART7_RELEASE_RESETreuse of #define __UART7_CLK_DISABLE __HAL_RCC_UART7_CLK_DISABLEreuse of #define __UART7_CLK_ENABLE __HAL_RCC_UART7_CLK_ENABLEreuse of #define __DCMI_CLK_SLEEP_DISABLE __HAL_RCC_DCMI_CLK_SLEEP_DISABLEreuse of #define __DCMI_CLK_SLEEP_ENABLE __HAL_RCC_DCMI_CLK_SLEEP_ENABLEreuse of #define __DCMI_RELEASE_RESET __HAL_RCC_DCMI_RELEASE_RESETreuse of #define __DCMI_FORCE_RESET __HAL_RCC_DCMI_FORCE_RESETreuse of #define __DCMI_CLK_DISABLE __HAL_RCC_DCMI_CLK_DISABLEreuse of #define __DCMI_CLK_ENABLE __HAL_RCC_DCMI_CLK_ENABLEreuse of #define __ETH_CLK_DISABLE __HAL_RCC_ETH_CLK_DISABLEreuse of #define __ETH_CLK_ENABLE __HAL_RCC_ETH_CLK_ENABLEreuse of #define __GPIOK_CLK_SLEEP_DISABLE __HAL_RCC_GPIOK_CLK_SLEEP_DISABLEreuse of #define __GPIOK_CLK_SLEEP_ENABLE __HAL_RCC_GPIOK_CLK_SLEEP_ENABLEreuse of #define __GPIOK_RELEASE_RESET __HAL_RCC_GPIOK_RELEASE_RESETreuse of #define __GPIOK_CLK_DISABLE __HAL_RCC_GPIOK_CLK_DISABLEreuse of #define __GPIOK_CLK_ENABLE __HAL_RCC_GPIOK_CLK_ENABLEreuse of #define __GPIOJ_CLK_SLEEP_DISABLE __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLEreuse of #define __GPIOJ_CLK_SLEEP_ENABLE __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLEreuse of #define __GPIOJ_RELEASE_RESET __HAL_RCC_GPIOJ_RELEASE_RESETreuse of #define __GPIOJ_FORCE_RESET __HAL_RCC_GPIOJ_FORCE_RESETreuse of #define __GPIOJ_CLK_DISABLE __HAL_RCC_GPIOJ_CLK_DISABLEreuse of #define __GPIOJ_CLK_ENABLE __HAL_RCC_GPIOJ_CLK_ENABLEreuse of #define __GPIOI_CLK_SLEEP_DISABLE __HAL_RCC_GPIOI_CLK_SLEEP_DISABLEreuse of #define __GPIOI_CLK_SLEEP_ENABLE __HAL_RCC_GPIOI_CLK_SLEEP_ENABLEreuse of #define __GPIOI_RELEASE_RESET __HAL_RCC_GPIOI_RELEASE_RESETreuse of #define __GPIOI_FORCE_RESET __HAL_RCC_GPIOI_FORCE_RESETreuse of #define __GPIOI_CLK_DISABLE __HAL_RCC_GPIOI_CLK_DISABLEreuse of #define __GPIOI_CLK_ENABLE __HAL_RCC_GPIOI_CLK_ENABLEreuse of #define __SPI4_CLK_SLEEP_DISABLE __HAL_RCC_SPI4_CLK_SLEEP_DISABLEreuse of #define __SPI4_CLK_SLEEP_ENABLE __HAL_RCC_SPI4_CLK_SLEEP_ENABLEreuse of #define __SPI4_RELEASE_RESET __HAL_RCC_SPI4_RELEASE_RESETreuse of #define __SPI4_FORCE_RESET __HAL_RCC_SPI4_FORCE_RESETreuse of #define __SPI4_CLK_DISABLE __HAL_RCC_SPI4_CLK_DISABLEreuse of #define __SPI4_CLK_ENABLE __HAL_RCC_SPI4_CLK_ENABLEreuse of #define __USART6_CLK_SLEEP_DISABLE __HAL_RCC_USART6_CLK_SLEEP_DISABLEreuse of #define __USART6_CLK_SLEEP_ENABLE __HAL_RCC_USART6_CLK_SLEEP_ENABLEreuse of #define __USART6_RELEASE_RESET __HAL_RCC_USART6_RELEASE_RESETreuse of #define __USART6_FORCE_RESET __HAL_RCC_USART6_FORCE_RESETreuse of #define __USART6_CLK_DISABLE __HAL_RCC_USART6_CLK_DISABLEreuse of #define __USART6_CLK_ENABLE __HAL_RCC_USART6_CLK_ENABLEreuse of #define __CCMDATARAMEN_CLK_DISABLE __HAL_RCC_CCMDATARAMEN_CLK_DISABLEreuse of #define __CCMDATARAMEN_CLK_ENABLE __HAL_RCC_CCMDATARAMEN_CLK_ENABLEreuse of #define __BKPSRAM_CLK_SLEEP_DISABLE __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLEreuse of #define __BKPSRAM_CLK_SLEEP_ENABLE __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLEreuse of #define __BKPSRAM_CLK_DISABLE __HAL_RCC_BKPSRAM_CLK_DISABLEreuse of #define __BKPSRAM_CLK_ENABLE __HAL_RCC_BKPSRAM_CLK_ENABLEreuse of #define __TIM14_CLK_SLEEP_DISABLE __HAL_RCC_TIM14_CLK_SLEEP_DISABLEreuse of #define __TIM14_CLK_SLEEP_ENABLE __HAL_RCC_TIM14_CLK_SLEEP_ENABLEreuse of #define __TIM13_CLK_SLEEP_DISABLE __HAL_RCC_TIM13_CLK_SLEEP_DISABLEreuse of #define __TIM13_CLK_SLEEP_ENABLE __HAL_RCC_TIM13_CLK_SLEEP_ENABLEreuse of #define __TIM12_CLK_SLEEP_DISABLE __HAL_RCC_TIM12_CLK_SLEEP_DISABLEreuse of #define __TIM12_CLK_SLEEP_ENABLE __HAL_RCC_TIM12_CLK_SLEEP_ENABLEreuse of #define __ETHMACRX_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLEreuse of #define __ETHMACRX_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLEreuse of #define __ETHMACTX_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLEreuse of #define __ETHMACTX_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLEreuse of #define __ETHMAC_CLK_SLEEP_DISABLE __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLEreuse of #define __ETHMAC_CLK_SLEEP_ENABLE __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLEreuse of #define __LTDC_CLK_SLEEP_ENABLE __HAL_RCC_LTDC_CLK_SLEEP_ENABLEreuse of #define __LTDC_RELEASE_RESET __HAL_RCC_LTDC_RELEASE_RESETreuse of #define __LTDC_FORCE_RESET __HAL_RCC_LTDC_FORCE_RESETreuse of #define __LTDC_CLK_DISABLE __HAL_RCC_LTDC_CLK_DISABLEreuse of #define __LTDC_CLK_ENABLE __HAL_RCC_LTDC_CLK_ENABLEreuse of #define __SPI6_CLK_SLEEP_DISABLE __HAL_RCC_SPI6_CLK_SLEEP_DISABLEreuse of #define __SPI6_CLK_SLEEP_ENABLE __HAL_RCC_SPI6_CLK_SLEEP_ENABLEreuse of #define __SPI6_RELEASE_RESET __HAL_RCC_SPI6_RELEASE_RESETreuse of #define __SPI6_FORCE_RESET __HAL_RCC_SPI6_FORCE_RESETreuse of #define __SPI6_CLK_DISABLE __HAL_RCC_SPI6_CLK_DISABLEreuse of #define __SPI6_CLK_ENABLE __HAL_RCC_SPI6_CLK_ENABLEreuse of #define __SPI5_CLK_SLEEP_DISABLE __HAL_RCC_SPI5_CLK_SLEEP_DISABLEreuse of #define __SPI5_CLK_SLEEP_ENABLE __HAL_RCC_SPI5_CLK_SLEEP_ENABLEreuse of #define __SPI5_RELEASE_RESET __HAL_RCC_SPI5_RELEASE_RESETreuse of #define __SPI5_FORCE_RESET __HAL_RCC_SPI5_FORCE_RESETreuse of #define __SPI5_CLK_DISABLE __HAL_RCC_SPI5_CLK_DISABLEreuse of #define __SPI5_CLK_ENABLE __HAL_RCC_SPI5_CLK_ENABLEreuse of #define __HASH_CLK_DISABLE __HAL_RCC_HASH_CLK_DISABLEreuse of #define __HASH_CLK_SLEEP_DISABLE __HAL_RCC_HASH_CLK_SLEEP_DISABLEreuse of #define __HASH_CLK_SLEEP_ENABLE __HAL_RCC_HASH_CLK_SLEEP_ENABLEreuse of #define __HASH_RELEASE_RESET __HAL_RCC_HASH_RELEASE_RESETreuse of #define __HASH_FORCE_RESET __HAL_RCC_HASH_FORCE_RESETreuse of #define __HASH_CLK_ENABLE __HAL_RCC_HASH_CLK_ENABLEreuse of #define __ETHMACPTP_CLK_DISABLE __HAL_RCC_ETHMACPTP_CLK_DISABLEreuse of #define __ETHMACPTP_CLK_ENABLE __HAL_RCC_ETHMACPTP_CLK_ENABLEreuse of #define __ETHMACPTP_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLEreuse of #define __ETHMACPTP_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLEreuse of #define __TIM11_CLK_SLEEP_DISABLE __HAL_RCC_TIM11_CLK_SLEEP_DISABLEreuse of #define __TIM11_CLK_SLEEP_ENABLE __HAL_RCC_TIM11_CLK_SLEEP_ENABLEreuse of #define __TIM10_CLK_SLEEP_DISABLE __HAL_RCC_TIM10_CLK_SLEEP_DISABLEreuse of #define __TIM10_CLK_SLEEP_ENABLE __HAL_RCC_TIM10_CLK_SLEEP_ENABLEreuse of #define __TIM9_CLK_SLEEP_DISABLE __HAL_RCC_TIM9_CLK_SLEEP_DISABLEreuse of #define __TIM9_CLK_SLEEP_ENABLE __HAL_RCC_TIM9_CLK_SLEEP_ENABLEreuse of #define __USB_OTG_HS_ULPI_CLK_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLEreuse of #define __USB_OTG_HS_ULPI_CLK_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLEreuse of #define __USB_OTG_HS_CLK_ENABLE __HAL_RCC_USB_OTG_HS_CLK_ENABLEreuse of #define __USB_OTG_HS_CLK_DISABLE __HAL_RCC_USB_OTG_HS_CLK_DISABLEreuse of #define __USB_OTG_FS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLEreuse of #define __USB_OTG_FS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLEreuse of #define __USB_OTG_FS_RELEASE_RESET __HAL_RCC_USB_OTG_FS_RELEASE_RESETreuse of #define __USB_OTG_FS_FORCE_RESET __HAL_RCC_USB_OTG_FS_FORCE_RESETreuse of #define __RCC_BACKUPRESET_RELEASE __HAL_RCC_BACKUPRESET_RELEASEreuse of #define __RCC_BACKUPRESET_FORCE __HAL_RCC_BACKUPRESET_FORCEreuse of #define __CRS_RELEASE_RESET __HAL_RCC_CRS_RELEASE_RESETreuse of #define __CRS_FORCE_RESET __HAL_RCC_CRS_FORCE_RESETreuse of #define __CRS_CLK_SLEEP_ENABLE __HAL_RCC_CRS_CLK_SLEEP_ENABLEreuse of #define __CRS_CLK_SLEEP_DISABLE __HAL_RCC_CRS_CLK_SLEEP_DISABLEreuse of #define __CRS_CLK_ENABLE __HAL_RCC_CRS_CLK_ENABLEreuse of #define __CRS_CLK_DISABLE __HAL_RCC_CRS_CLK_DISABLEreuse of #define __TIM22_CLK_SLEEP_DISABLE __HAL_RCC_TIM22_CLK_SLEEP_DISABLEreuse of #define __TIM22_CLK_SLEEP_ENABLE __HAL_RCC_TIM22_CLK_SLEEP_ENABLEreuse of #define __TIM22_RELEASE_RESET __HAL_RCC_TIM22_RELEASE_RESETreuse of #define __TIM22_FORCE_RESET __HAL_RCC_TIM22_FORCE_RESETreuse of #define __TIM22_CLK_DISABLE __HAL_RCC_TIM22_CLK_DISABLEreuse of #define __TIM22_CLK_ENABLE __HAL_RCC_TIM22_CLK_ENABLEreuse of #define __TIM21_CLK_SLEEP_DISABLE __HAL_RCC_TIM21_CLK_SLEEP_DISABLEreuse of #define __TIM21_CLK_SLEEP_ENABLE __HAL_RCC_TIM21_CLK_SLEEP_ENABLEreuse of #define __TIM21_RELEASE_RESET __HAL_RCC_TIM21_RELEASE_RESETreuse of #define __TIM21_FORCE_RESET __HAL_RCC_TIM21_FORCE_RESETreuse of #define __TIM21_CLK_DISABLE __HAL_RCC_TIM21_CLK_DISABLEreuse of #define __TIM21_CLK_ENABLE __HAL_RCC_TIM21_CLK_ENABLEreuse of #define __WWDG_RELEASE_RESET __HAL_RCC_WWDG_RELEASE_RESETreuse of #define __WWDG_FORCE_RESET __HAL_RCC_WWDG_FORCE_RESETreuse of #define __WWDG_CLK_SLEEP_ENABLE __HAL_RCC_WWDG_CLK_SLEEP_ENABLEreuse of #define __WWDG_CLK_SLEEP_DISABLE __HAL_RCC_WWDG_CLK_SLEEP_DISABLEreuse of #define __WWDG_CLK_ENABLE __HAL_RCC_WWDG_CLK_ENABLEreuse of #define __WWDG_CLK_DISABLE __HAL_RCC_WWDG_CLK_DISABLEreuse of #define __USB_RELEASE_RESET __HAL_RCC_USB_RELEASE_RESETreuse of #define __USB_OTG_FS_CLK_ENABLE __HAL_RCC_USB_OTG_FS_CLK_ENABLEreuse of #define __USB_OTG_FS_CLK_DISABLE __HAL_RCC_USB_OTG_FS_CLK_DISABLEreuse of #define __USB_CLK_SLEEP_DISABLE __HAL_RCC_USB_CLK_SLEEP_DISABLEreuse of #define __USB_CLK_SLEEP_ENABLE __HAL_RCC_USB_CLK_SLEEP_ENABLEreuse of #define __USB_FORCE_RESET __HAL_RCC_USB_FORCE_RESETreuse of #define __USB_CLK_ENABLE __HAL_RCC_USB_CLK_ENABLEreuse of #define __USB_CLK_DISABLE __HAL_RCC_USB_CLK_DISABLEreuse of #define __USART8_RELEASE_RESET __HAL_RCC_UART8_RELEASE_RESETreuse of #define __USART8_FORCE_RESET __HAL_RCC_UART8_FORCE_RESETreuse of #define __USART8_CLK_ENABLE __HAL_RCC_UART8_CLK_ENABLEreuse of #define __USART8_CLK_DISABLE __HAL_RCC_UART8_CLK_DISABLEreuse of #define __USART7_RELEASE_RESET __HAL_RCC_UART7_RELEASE_RESETreuse of #define __USART7_FORCE_RESET __HAL_RCC_UART7_FORCE_RESETreuse of #define __USART7_CLK_ENABLE __HAL_RCC_UART7_CLK_ENABLEreuse of #define __USART7_CLK_DISABLE __HAL_RCC_UART7_CLK_DISABLEreuse of #define __USART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESETreuse of #define __USART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESETreuse of #define __USART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLEreuse of #define __USART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLEreuse of #define __USART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLEreuse of #define __USART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLEreuse of #define __USART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESETreuse of #define __USART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESETreuse of #define __USART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLEreuse of #define __USART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLEreuse of #define __USART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLEreuse of #define __USART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLEreuse of #define __USART3_RELEASE_RESET __HAL_RCC_USART3_RELEASE_RESETreuse of #define __USART3_FORCE_RESET __HAL_RCC_USART3_FORCE_RESETreuse of #define __USART3_CLK_SLEEP_ENABLE __HAL_RCC_USART3_CLK_SLEEP_ENABLEreuse of #define __USART3_CLK_SLEEP_DISABLE __HAL_RCC_USART3_CLK_SLEEP_DISABLEreuse of #define __USART3_CLK_ENABLE __HAL_RCC_USART3_CLK_ENABLEreuse of #define __USART3_CLK_DISABLE __HAL_RCC_USART3_CLK_DISABLEreuse of #define __USART2_RELEASE_RESET __HAL_RCC_USART2_RELEASE_RESETreuse of #define __USART2_FORCE_RESET __HAL_RCC_USART2_FORCE_RESETreuse of #define __USART2_CLK_SLEEP_ENABLE __HAL_RCC_USART2_CLK_SLEEP_ENABLEreuse of #define __USART2_CLK_SLEEP_DISABLE __HAL_RCC_USART2_CLK_SLEEP_DISABLEreuse of #define __USART2_CLK_ENABLE __HAL_RCC_USART2_CLK_ENABLEreuse of #define __USART2_CLK_DISABLE __HAL_RCC_USART2_CLK_DISABLEreuse of #define __USART1_RELEASE_RESET __HAL_RCC_USART1_RELEASE_RESETreuse of #define __USART1_FORCE_RESET __HAL_RCC_USART1_FORCE_RESETreuse of #define __USART1_CLK_SLEEP_ENABLE __HAL_RCC_USART1_CLK_SLEEP_ENABLEreuse of #define __USART1_CLK_SLEEP_DISABLE __HAL_RCC_USART1_CLK_SLEEP_DISABLEreuse of #define __USART1_CLK_ENABLE __HAL_RCC_USART1_CLK_ENABLEreuse of #define __USART1_CLK_DISABLE __HAL_RCC_USART1_CLK_DISABLEreuse of #define __UART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESETreuse of #define __UART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESETreuse of #define __UART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLEreuse of #define __UART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLEreuse of #define __UART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLEreuse of #define __UART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLEreuse of #define __UART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESETreuse of #define __UART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESETreuse of #define __UART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLEreuse of #define __UART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLEreuse of #define __UART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLEreuse of #define __UART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLEreuse of #define __TSC_RELEASE_RESET __HAL_RCC_TSC_RELEASE_RESETreuse of #define __TSC_FORCE_RESET __HAL_RCC_TSC_FORCE_RESETreuse of #define __TSC_CLK_SLEEP_ENABLE __HAL_RCC_TSC_CLK_SLEEP_ENABLEreuse of #define __TSC_CLK_SLEEP_DISABLE __HAL_RCC_TSC_CLK_SLEEP_DISABLEreuse of #define __TSC_CLK_ENABLE __HAL_RCC_TSC_CLK_ENABLEreuse of #define __TSC_CLK_DISABLE __HAL_RCC_TSC_CLK_DISABLEreuse of #define __TIM9_RELEASE_RESET __HAL_RCC_TIM9_RELEASE_RESETreuse of #define __TIM9_FORCE_RESET __HAL_RCC_TIM9_FORCE_RESETreuse of #define __TIM9_CLK_ENABLE __HAL_RCC_TIM9_CLK_ENABLEreuse of #define __TIM9_CLK_DISABLE __HAL_RCC_TIM9_CLK_DISABLEreuse of #define __TIM8_RELEASE_RESET __HAL_RCC_TIM8_RELEASE_RESETreuse of #define __TIM8_FORCE_RESET __HAL_RCC_TIM8_FORCE_RESETreuse of #define __TIM8_CLK_SLEEP_ENABLE __HAL_RCC_TIM8_CLK_SLEEP_ENABLEreuse of #define __TIM8_CLK_SLEEP_DISABLE __HAL_RCC_TIM8_CLK_SLEEP_DISABLEreuse of #define __TIM8_CLK_ENABLE __HAL_RCC_TIM8_CLK_ENABLEreuse of #define __TIM8_CLK_DISABLE __HAL_RCC_TIM8_CLK_DISABLEreuse of #define __TIM7_RELEASE_RESET __HAL_RCC_TIM7_RELEASE_RESETreuse of #define __TIM7_FORCE_RESET __HAL_RCC_TIM7_FORCE_RESETreuse of #define __TIM7_CLK_SLEEP_ENABLE __HAL_RCC_TIM7_CLK_SLEEP_ENABLEreuse of #define __TIM7_CLK_SLEEP_DISABLE __HAL_RCC_TIM7_CLK_SLEEP_DISABLEreuse of #define __TIM7_CLK_ENABLE __HAL_RCC_TIM7_CLK_ENABLEreuse of #define __TIM7_CLK_DISABLE __HAL_RCC_TIM7_CLK_DISABLEreuse of #define __TIM6_RELEASE_RESET __HAL_RCC_TIM6_RELEASE_RESETreuse of #define __TIM6_FORCE_RESET __HAL_RCC_TIM6_FORCE_RESETreuse of #define __TIM6_CLK_SLEEP_ENABLE __HAL_RCC_TIM6_CLK_SLEEP_ENABLEreuse of #define __TIM6_CLK_SLEEP_DISABLE __HAL_RCC_TIM6_CLK_SLEEP_DISABLEreuse of #define __TIM6_CLK_ENABLE __HAL_RCC_TIM6_CLK_ENABLEreuse of #define __TIM6_CLK_DISABLE __HAL_RCC_TIM6_CLK_DISABLEreuse of #define __TIM5_RELEASE_RESET __HAL_RCC_TIM5_RELEASE_RESETreuse of #define __TIM5_FORCE_RESET __HAL_RCC_TIM5_FORCE_RESETreuse of #define __TIM5_CLK_SLEEP_ENABLE __HAL_RCC_TIM5_CLK_SLEEP_ENABLEreuse of #define __TIM5_CLK_SLEEP_DISABLE __HAL_RCC_TIM5_CLK_SLEEP_DISABLEreuse of #define __TIM5_CLK_ENABLE __HAL_RCC_TIM5_CLK_ENABLEreuse of #define __TIM5_CLK_DISABLE __HAL_RCC_TIM5_CLK_DISABLEreuse of #define __TIM4_RELEASE_RESET __HAL_RCC_TIM4_RELEASE_RESETreuse of #define __TIM4_FORCE_RESET __HAL_RCC_TIM4_FORCE_RESETreuse of #define __TIM4_CLK_SLEEP_ENABLE __HAL_RCC_TIM4_CLK_SLEEP_ENABLEreuse of #define __TIM4_CLK_SLEEP_DISABLE __HAL_RCC_TIM4_CLK_SLEEP_DISABLEreuse of #define __TIM4_CLK_ENABLE __HAL_RCC_TIM4_CLK_ENABLEreuse of #define __TIM4_CLK_DISABLE __HAL_RCC_TIM4_CLK_DISABLEreuse of #define __TIM3_RELEASE_RESET __HAL_RCC_TIM3_RELEASE_RESETreuse of #define __TIM3_FORCE_RESET __HAL_RCC_TIM3_FORCE_RESETreuse of #define __TIM3_CLK_SLEEP_ENABLE __HAL_RCC_TIM3_CLK_SLEEP_ENABLEreuse of #define __TIM3_CLK_SLEEP_DISABLE __HAL_RCC_TIM3_CLK_SLEEP_DISABLEreuse of #define __TIM3_CLK_ENABLE __HAL_RCC_TIM3_CLK_ENABLEreuse of #define __TIM3_CLK_DISABLE __HAL_RCC_TIM3_CLK_DISABLEreuse of #define __TIM2_RELEASE_RESET __HAL_RCC_TIM2_RELEASE_RESETreuse of #define __TIM2_FORCE_RESET __HAL_RCC_TIM2_FORCE_RESETreuse of #define __TIM2_CLK_SLEEP_ENABLE __HAL_RCC_TIM2_CLK_SLEEP_ENABLEreuse of #define __TIM2_CLK_SLEEP_DISABLE __HAL_RCC_TIM2_CLK_SLEEP_DISABLEreuse of #define __TIM2_CLK_ENABLE __HAL_RCC_TIM2_CLK_ENABLEreuse of #define __TIM2_CLK_DISABLE __HAL_RCC_TIM2_CLK_DISABLEreuse of #define __TIM17_RELEASE_RESET __HAL_RCC_TIM17_RELEASE_RESETreuse of #define __TIM17_FORCE_RESET __HAL_RCC_TIM17_FORCE_RESETreuse of #define __TIM17_CLK_SLEEP_ENABLE __HAL_RCC_TIM17_CLK_SLEEP_ENABLEreuse of #define __TIM17_CLK_SLEEP_DISABLE __HAL_RCC_TIM17_CLK_SLEEP_DISABLEreuse of #define __TIM17_CLK_ENABLE __HAL_RCC_TIM17_CLK_ENABLEreuse of #define __TIM17_CLK_DISABLE __HAL_RCC_TIM17_CLK_DISABLEreuse of #define __TIM16_RELEASE_RESET __HAL_RCC_TIM16_RELEASE_RESETreuse of #define __TIM16_FORCE_RESET __HAL_RCC_TIM16_FORCE_RESETreuse of #define __TIM16_CLK_SLEEP_ENABLE __HAL_RCC_TIM16_CLK_SLEEP_ENABLEreuse of #define __TIM16_CLK_SLEEP_DISABLE __HAL_RCC_TIM16_CLK_SLEEP_DISABLEreuse of #define __TIM16_CLK_ENABLE __HAL_RCC_TIM16_CLK_ENABLEreuse of #define __TIM16_CLK_DISABLE __HAL_RCC_TIM16_CLK_DISABLEreuse of #define __TIM15_RELEASE_RESET __HAL_RCC_TIM15_RELEASE_RESETreuse of #define __TIM15_FORCE_RESET __HAL_RCC_TIM15_FORCE_RESETreuse of #define __TIM15_CLK_SLEEP_ENABLE __HAL_RCC_TIM15_CLK_SLEEP_ENABLEreuse of #define __TIM15_CLK_SLEEP_DISABLE __HAL_RCC_TIM15_CLK_SLEEP_DISABLEreuse of #define __TIM15_CLK_ENABLE __HAL_RCC_TIM15_CLK_ENABLEreuse of #define __TIM15_CLK_DISABLE __HAL_RCC_TIM15_CLK_DISABLEreuse of #define __TIM14_RELEASE_RESET __HAL_RCC_TIM14_RELEASE_RESETreuse of #define __TIM14_FORCE_RESET __HAL_RCC_TIM14_FORCE_RESETreuse of #define __TIM14_CLK_ENABLE __HAL_RCC_TIM14_CLK_ENABLEreuse of #define __TIM14_CLK_DISABLE __HAL_RCC_TIM14_CLK_DISABLEreuse of #define __TIM13_RELEASE_RESET __HAL_RCC_TIM13_RELEASE_RESETreuse of #define __TIM13_FORCE_RESET __HAL_RCC_TIM13_FORCE_RESETreuse of #define __TIM13_CLK_ENABLE __HAL_RCC_TIM13_CLK_ENABLEreuse of #define __TIM13_CLK_DISABLE __HAL_RCC_TIM13_CLK_DISABLEreuse of #define __TIM12_RELEASE_RESET __HAL_RCC_TIM12_RELEASE_RESETreuse of #define __TIM12_FORCE_RESET __HAL_RCC_TIM12_FORCE_RESETreuse of #define __TIM12_CLK_ENABLE __HAL_RCC_TIM12_CLK_ENABLEreuse of #define __TIM12_CLK_DISABLE __HAL_RCC_TIM12_CLK_DISABLEreuse of #define __TIM11_RELEASE_RESET __HAL_RCC_TIM11_RELEASE_RESETreuse of #define __TIM11_FORCE_RESET __HAL_RCC_TIM11_FORCE_RESETreuse of #define __TIM11_CLK_ENABLE __HAL_RCC_TIM11_CLK_ENABLEreuse of #define __TIM11_CLK_DISABLE __HAL_RCC_TIM11_CLK_DISABLEreuse of #define __TIM10_RELEASE_RESET __HAL_RCC_TIM10_RELEASE_RESETreuse of #define __TIM10_FORCE_RESET __HAL_RCC_TIM10_FORCE_RESETreuse of #define __TIM10_CLK_ENABLE __HAL_RCC_TIM10_CLK_ENABLEreuse of #define __TIM10_CLK_DISABLE __HAL_RCC_TIM10_CLK_DISABLEreuse of #define __TIM1_RELEASE_RESET __HAL_RCC_TIM1_RELEASE_RESETreuse of #define __TIM1_FORCE_RESET __HAL_RCC_TIM1_FORCE_RESETreuse of #define __TIM1_CLK_SLEEP_ENABLE __HAL_RCC_TIM1_CLK_SLEEP_ENABLEreuse of #define __TIM1_CLK_SLEEP_DISABLE __HAL_RCC_TIM1_CLK_SLEEP_DISABLEreuse of #define __TIM1_CLK_ENABLE __HAL_RCC_TIM1_CLK_ENABLEreuse of #define __TIM1_CLK_DISABLE __HAL_RCC_TIM1_CLK_DISABLEreuse of (void *)...reuse of (IO_DrvTypeDef *)...reuse of (DMA2D_TypeDef *)...reuse of (int16_t)...reuse of ... += ...reuse of ... -= ...reuse of (volatile uint32_t *)...reuse of #define __SYSCFG_RELEASE_RESET __HAL_RCC_SYSCFG_RELEASE_RESETreuse of #define __SYSCFG_FORCE_RESET __HAL_RCC_SYSCFG_FORCE_RESETreuse of #define __SYSCFG_CLK_SLEEP_ENABLE __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLEreuse of #define __SYSCFG_CLK_SLEEP_DISABLE __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLEreuse of #define __SYSCFG_CLK_ENABLE __HAL_RCC_SYSCFG_CLK_ENABLEreuse of #define __SYSCFG_CLK_DISABLE __HAL_RCC_SYSCFG_CLK_DISABLEreuse of #define __SWPMI1_RELEASE_RESET __HAL_RCC_SWPMI1_RELEASE_RESETreuse of #define __SWPMI1_FORCE_RESET __HAL_RCC_SWPMI1_FORCE_RESETreuse of #define __SWPMI1_CLK_SLEEP_ENABLE __HAL_RCC_SWPMI1_CLK_SLEEP_ENABLEreuse of #define __SWPMI1_CLK_SLEEP_DISABLE __HAL_RCC_SWPMI1_CLK_SLEEP_DISABLEreuse of #define __SWPMI1_CLK_ENABLE __HAL_RCC_SWPMI1_CLK_ENABLEreuse of #define __SWPMI1_CLK_DISABLE __HAL_RCC_SWPMI1_CLK_DISABLEreuse of #define __SRAM2_CLK_SLEEP_ENABLE __HAL_RCC_SRAM2_CLK_SLEEP_ENABLEreuse of #define __SRAM2_CLK_SLEEP_DISABLE __HAL_RCC_SRAM2_CLK_SLEEP_DISABLEreuse of #define __SRAM1_CLK_SLEEP_ENABLE __HAL_RCC_SRAM1_CLK_SLEEP_ENABLEreuse of #define __SRAM1_CLK_SLEEP_DISABLE __HAL_RCC_SRAM1_CLK_SLEEP_DISABLEreuse of #define __SRAM_CLK_ENABLE __HAL_RCC_SRAM_CLK_ENABLEreuse of #define __SRAM_CLK_DISABLE __HAL_RCC_SRAM_CLK_DISABLEreuse of #define __SPI3_RELEASE_RESET __HAL_RCC_SPI3_RELEASE_RESETreuse of #define __SPI3_FORCE_RESET __HAL_RCC_SPI3_FORCE_RESETreuse of #define __SPI3_CLK_SLEEP_ENABLE __HAL_RCC_SPI3_CLK_SLEEP_ENABLEreuse of #define __SPI3_CLK_SLEEP_DISABLE __HAL_RCC_SPI3_CLK_SLEEP_DISABLEreuse of #define __SPI3_CLK_ENABLE __HAL_RCC_SPI3_CLK_ENABLEreuse of #define __SPI3_CLK_DISABLE __HAL_RCC_SPI3_CLK_DISABLEreuse of #define __SPI2_RELEASE_RESET __HAL_RCC_SPI2_RELEASE_RESETreuse of #define __SPI2_FORCE_RESET __HAL_RCC_SPI2_FORCE_RESETreuse of #define __SPI2_CLK_SLEEP_ENABLE __HAL_RCC_SPI2_CLK_SLEEP_ENABLEreuse of #define __SPI2_CLK_SLEEP_DISABLE __HAL_RCC_SPI2_CLK_SLEEP_DISABLEreuse of #define __SPI2_CLK_ENABLE __HAL_RCC_SPI2_CLK_ENABLEreuse of #define __SPI2_CLK_DISABLE __HAL_RCC_SPI2_CLK_DISABLEreuse of #define __SPI1_RELEASE_RESET __HAL_RCC_SPI1_RELEASE_RESETreuse of #define __SPI1_FORCE_RESET __HAL_RCC_SPI1_FORCE_RESETreuse of #define __SPI1_CLK_SLEEP_ENABLE __HAL_RCC_SPI1_CLK_SLEEP_ENABLEreuse of #define __SPI1_CLK_SLEEP_DISABLE __HAL_RCC_SPI1_CLK_SLEEP_DISABLEreuse of #define __SPI1_CLK_ENABLE __HAL_RCC_SPI1_CLK_ENABLEreuse of #define __SPI1_CLK_DISABLE __HAL_RCC_SPI1_CLK_DISABLEreuse of #define __SDMMC_RELEASE_RESET __HAL_RCC_SDMMC_RELEASE_RESETreuse of #define __SDMMC_FORCE_RESET __HAL_RCC_SDMMC_FORCE_RESETreuse of #define __SDMMC_CLK_SLEEP_ENABLE __HAL_RCC_SDMMC_CLK_SLEEP_ENABLEreuse of #define __SDMMC_CLK_SLEEP_DISABLE __HAL_RCC_SDMMC_CLK_SLEEP_DISABLEreuse of #define __SDMMC_CLK_ENABLE __HAL_RCC_SDMMC_CLK_ENABLEreuse of #define __SDMMC_CLK_DISABLE __HAL_RCC_SDMMC_CLK_DISABLEreuse of #define __SDIO_CLK_ENABLE __HAL_RCC_SDIO_CLK_ENABLEreuse of #define __SDIO_CLK_DISABLE __HAL_RCC_SDIO_CLK_DISABLEreuse of #define __SAI2_RELEASE_RESET __HAL_RCC_SAI2_RELEASE_RESETreuse of #define __SAI2_FORCE_RESET __HAL_RCC_SAI2_FORCE_RESETreuse of #define __SAI2_CLK_SLEEP_ENABLE __HAL_RCC_SAI2_CLK_SLEEP_ENABLEreuse of #define __SAI2_CLK_SLEEP_DISABLE __HAL_RCC_SAI2_CLK_SLEEP_DISABLEreuse of #define __SAI2_CLK_ENABLE __HAL_RCC_SAI2_CLK_ENABLEreuse of #define __SAI2_CLK_DISABLE __HAL_RCC_SAI2_CLK_DISABLEreuse of #define __SAI1_RELEASE_RESET __HAL_RCC_SAI1_RELEASE_RESETreuse of #define __SAI1_FORCE_RESET __HAL_RCC_SAI1_FORCE_RESETreuse of #define __SAI1_CLK_SLEEP_ENABLE __HAL_RCC_SAI1_CLK_SLEEP_ENABLEreuse of #define __SAI1_CLK_SLEEP_DISABLE __HAL_RCC_SAI1_CLK_SLEEP_DISABLEreuse of #define __SAI1_CLK_ENABLE __HAL_RCC_SAI1_CLK_ENABLEreuse of #define __SAI1_CLK_DISABLE __HAL_RCC_SAI1_CLK_DISABLEreuse of #define __RNG_RELEASE_RESET __HAL_RCC_RNG_RELEASE_RESETreuse of #define __RNG_FORCE_RESET __HAL_RCC_RNG_FORCE_RESETreuse of #define __RNG_CLK_SLEEP_ENABLE __HAL_RCC_RNG_CLK_SLEEP_ENABLEreuse of #define __RNG_CLK_SLEEP_DISABLE __HAL_RCC_RNG_CLK_SLEEP_DISABLEreuse of #define __RNG_CLK_ENABLE __HAL_RCC_RNG_CLK_ENABLEreuse of #define __RNG_CLK_DISABLE __HAL_RCC_RNG_CLK_DISABLEreuse of #define __QSPI_RELEASE_RESET __HAL_RCC_QSPI_RELEASE_RESETreuse of #define __QSPI_FORCE_RESET __HAL_RCC_QSPI_FORCE_RESETreuse of #define __QSPI_CLK_SLEEP_ENABLE __HAL_RCC_QSPI_CLK_SLEEP_ENABLEreuse of #define __QSPI_CLK_SLEEP_DISABLE __HAL_RCC_QSPI_CLK_SLEEP_DISABLEreuse of #define __QSPI_CLK_ENABLE __HAL_RCC_QSPI_CLK_ENABLEreuse of #define __QSPI_CLK_DISABLE __HAL_RCC_QSPI_CLK_DISABLEreuse of #define __PWR_RELEASE_RESET __HAL_RCC_PWR_RELEASE_RESETreuse of #define __PWR_FORCE_RESET __HAL_RCC_PWR_FORCE_RESETreuse of #define __PWR_CLK_SLEEP_ENABLE __HAL_RCC_PWR_CLK_SLEEP_ENABLEreuse of #define __PWR_CLK_SLEEP_DISABLE __HAL_RCC_PWR_CLK_SLEEP_DISABLEreuse of #define __PWR_CLK_ENABLE __HAL_RCC_PWR_CLK_ENABLEreuse of #define __PWR_CLK_DISABLE __HAL_RCC_PWR_CLK_DISABLEreuse of #define __OTGFS_RELEASE_RESET __HAL_RCC_OTGFS_RELEASE_RESETreuse of #define __OTGFS_FORCE_RESET __HAL_RCC_OTGFS_FORCE_RESETreuse of #define __OTGFS_CLK_SLEEP_ENABLE __HAL_RCC_OTGFS_CLK_SLEEP_ENABLEreuse of #define __OTGFS_CLK_SLEEP_DISABLE __HAL_RCC_OTGFS_CLK_SLEEP_DISABLEreuse of #define __OTGFS_CLK_ENABLE __HAL_RCC_OTGFS_CLK_ENABLEreuse of #define __OTGFS_CLK_DISABLE __HAL_RCC_OTGFS_CLK_DISABLEreuse of #define __OPAMP_RELEASE_RESET __HAL_RCC_OPAMP_RELEASE_RESETreuse of #define __OPAMP_FORCE_RESET __HAL_RCC_OPAMP_FORCE_RESETreuse of #define __OPAMP_CLK_SLEEP_ENABLE __HAL_RCC_OPAMP_CLK_SLEEP_ENABLEreuse of #define __OPAMP_CLK_SLEEP_DISABLE __HAL_RCC_OPAMP_CLK_SLEEP_DISABLEreuse of #define __OPAMP_CLK_ENABLE __HAL_RCC_OPAMP_CLK_ENABLEreuse of #define __OPAMP_CLK_DISABLE __HAL_RCC_OPAMP_CLK_DISABLEreuse of #define __LPUART1_RELEASE_RESET __HAL_RCC_LPUART1_RELEASE_RESETreuse of #define __LPUART1_FORCE_RESET __HAL_RCC_LPUART1_FORCE_RESETreuse of #define __LPUART1_CLK_SLEEP_ENABLE __HAL_RCC_LPUART1_CLK_SLEEP_ENABLEreuse of #define __LPUART1_CLK_SLEEP_DISABLE __HAL_RCC_LPUART1_CLK_SLEEP_DISABLEreuse of #define __LPUART1_CLK_ENABLE __HAL_RCC_LPUART1_CLK_ENABLEreuse of #define __LPUART1_CLK_DISABLE __HAL_RCC_LPUART1_CLK_DISABLEreuse of #define __LPTIM2_RELEASE_RESET __HAL_RCC_LPTIM2_RELEASE_RESETreuse of #define __LPTIM2_FORCE_RESET __HAL_RCC_LPTIM2_FORCE_RESETreuse of #define __LPTIM2_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLEreuse of #define __LPTIM2_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLEreuse of #define __LPTIM2_CLK_ENABLE __HAL_RCC_LPTIM2_CLK_ENABLEreuse of #define __LPTIM2_CLK_DISABLE __HAL_RCC_LPTIM2_CLK_DISABLEreuse of #define __LPTIM1_RELEASE_RESET __HAL_RCC_LPTIM1_RELEASE_RESETreuse of #define __LPTIM1_FORCE_RESET __HAL_RCC_LPTIM1_FORCE_RESETreuse of #define __LPTIM1_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLEreuse of #define __LPTIM1_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLEreuse of #define __LPTIM1_CLK_ENABLE __HAL_RCC_LPTIM1_CLK_ENABLEreuse of #define __LPTIM1_CLK_DISABLE __HAL_RCC_LPTIM1_CLK_DISABLEreuse of #define __LCD_RELEASE_RESET __HAL_RCC_LCD_RELEASE_RESETreuse of #define __LCD_FORCE_RESET __HAL_RCC_LCD_FORCE_RESETreuse of #define __LCD_CLK_SLEEP_ENABLE __HAL_RCC_LCD_CLK_SLEEP_ENABLEreuse of #define __LCD_CLK_SLEEP_DISABLE __HAL_RCC_LCD_CLK_SLEEP_DISABLEreuse of #define __LCD_CLK_ENABLE __HAL_RCC_LCD_CLK_ENABLEreuse of #define __LCD_CLK_DISABLE __HAL_RCC_LCD_CLK_DISABLEreuse of #define __I2C3_RELEASE_RESET __HAL_RCC_I2C3_RELEASE_RESETreuse of #define __I2C3_FORCE_RESET __HAL_RCC_I2C3_FORCE_RESETreuse of #define __I2C3_CLK_SLEEP_ENABLE __HAL_RCC_I2C3_CLK_SLEEP_ENABLEreuse of #define __I2C3_CLK_SLEEP_DISABLE __HAL_RCC_I2C3_CLK_SLEEP_DISABLEreuse of #define __I2C3_CLK_ENABLE __HAL_RCC_I2C3_CLK_ENABLEreuse of #define __I2C3_CLK_DISABLE __HAL_RCC_I2C3_CLK_DISABLEreuse of #define __I2C2_RELEASE_RESET __HAL_RCC_I2C2_RELEASE_RESETreuse of #define __I2C2_FORCE_RESET __HAL_RCC_I2C2_FORCE_RESETreuse of #define __I2C2_CLK_SLEEP_ENABLE __HAL_RCC_I2C2_CLK_SLEEP_ENABLEreuse of #define __I2C2_CLK_SLEEP_DISABLE __HAL_RCC_I2C2_CLK_SLEEP_DISABLEreuse of #define __I2C2_CLK_ENABLE __HAL_RCC_I2C2_CLK_ENABLEreuse of #define __I2C2_CLK_DISABLE __HAL_RCC_I2C2_CLK_DISABLEreuse of #define __I2C1_RELEASE_RESET __HAL_RCC_I2C1_RELEASE_RESETreuse of #define __I2C1_FORCE_RESET __HAL_RCC_I2C1_FORCE_RESETreuse of #define __I2C1_CLK_SLEEP_ENABLE __HAL_RCC_I2C1_CLK_SLEEP_ENABLEreuse of #define __I2C1_CLK_SLEEP_DISABLE __HAL_RCC_I2C1_CLK_SLEEP_DISABLEreuse of #define __I2C1_CLK_ENABLE __HAL_RCC_I2C1_CLK_ENABLEreuse of #define __I2C1_CLK_DISABLE __HAL_RCC_I2C1_CLK_DISABLEreuse of #define __GPIOH_RELEASE_RESET __HAL_RCC_GPIOH_RELEASE_RESETreuse of #define __GPIOH_FORCE_RESET __HAL_RCC_GPIOH_FORCE_RESETreuse of #define __GPIOH_CLK_SLEEP_ENABLE __HAL_RCC_GPIOH_CLK_SLEEP_ENABLEreuse of #define __GPIOH_CLK_SLEEP_DISABLE __HAL_RCC_GPIOH_CLK_SLEEP_DISABLEreuse of #define __GPIOH_CLK_ENABLE __HAL_RCC_GPIOH_CLK_ENABLEreuse of #define __GPIOH_CLK_DISABLE __HAL_RCC_GPIOH_CLK_DISABLEreuse of #define __GPIOG_RELEASE_RESET __HAL_RCC_GPIOG_RELEASE_RESETreuse of #define __GPIOG_FORCE_RESET __HAL_RCC_GPIOG_FORCE_RESETreuse of #define __GPIOG_CLK_SLEEP_ENABLE __HAL_RCC_GPIOG_CLK_SLEEP_ENABLEreuse of #define __GPIOG_CLK_SLEEP_DISABLE __HAL_RCC_GPIOG_CLK_SLEEP_DISABLEreuse of #define __GPIOG_CLK_ENABLE __HAL_RCC_GPIOG_CLK_ENABLEreuse of #define __GPIOG_CLK_DISABLE __HAL_RCC_GPIOG_CLK_DISABLEreuse of #define __GPIOF_RELEASE_RESET __HAL_RCC_GPIOF_RELEASE_RESETreuse of #define __GPIOF_FORCE_RESET __HAL_RCC_GPIOF_FORCE_RESETreuse of #define __GPIOF_CLK_SLEEP_ENABLE __HAL_RCC_GPIOF_CLK_SLEEP_ENABLEreuse of #define __GPIOF_CLK_SLEEP_DISABLE __HAL_RCC_GPIOF_CLK_SLEEP_DISABLEreuse of #define __GPIOF_CLK_ENABLE __HAL_RCC_GPIOF_CLK_ENABLEreuse of #define __GPIOF_CLK_DISABLE __HAL_RCC_GPIOF_CLK_DISABLEreuse of #define __GPIOE_RELEASE_RESET __HAL_RCC_GPIOE_RELEASE_RESETreuse of #define __GPIOE_FORCE_RESET __HAL_RCC_GPIOE_FORCE_RESETreuse of #define __GPIOE_CLK_SLEEP_ENABLE __HAL_RCC_GPIOE_CLK_SLEEP_ENABLEreuse of #define __GPIOE_CLK_SLEEP_DISABLE __HAL_RCC_GPIOE_CLK_SLEEP_DISABLEreuse of #define __GPIOE_CLK_ENABLE __HAL_RCC_GPIOE_CLK_ENABLEreuse of #define __GPIOE_CLK_DISABLE __HAL_RCC_GPIOE_CLK_DISABLEreuse of #define __GPIOD_RELEASE_RESET __HAL_RCC_GPIOD_RELEASE_RESETreuse of #define __GPIOD_FORCE_RESET __HAL_RCC_GPIOD_FORCE_RESETreuse of #define __GPIOD_CLK_SLEEP_ENABLE __HAL_RCC_GPIOD_CLK_SLEEP_ENABLEreuse of #define __GPIOD_CLK_SLEEP_DISABLE __HAL_RCC_GPIOD_CLK_SLEEP_DISABLEreuse of #define __GPIOD_CLK_ENABLE __HAL_RCC_GPIOD_CLK_ENABLEreuse of #define __GPIOD_CLK_DISABLE __HAL_RCC_GPIOD_CLK_DISABLEreuse of #define __GPIOC_RELEASE_RESET __HAL_RCC_GPIOC_RELEASE_RESETreuse of #define __GPIOC_FORCE_RESET __HAL_RCC_GPIOC_FORCE_RESETreuse of #define __GPIOC_CLK_SLEEP_ENABLE __HAL_RCC_GPIOC_CLK_SLEEP_ENABLEreuse of #define __GPIOC_CLK_SLEEP_DISABLE __HAL_RCC_GPIOC_CLK_SLEEP_DISABLEreuse of #define __GPIOC_CLK_ENABLE __HAL_RCC_GPIOC_CLK_ENABLEreuse of #define __GPIOC_CLK_DISABLE __HAL_RCC_GPIOC_CLK_DISABLEreuse of #define __GPIOB_RELEASE_RESET __HAL_RCC_GPIOB_RELEASE_RESETreuse of #define __GPIOB_FORCE_RESET __HAL_RCC_GPIOB_FORCE_RESETreuse of #define __GPIOB_CLK_SLEEP_ENABLE __HAL_RCC_GPIOB_CLK_SLEEP_ENABLEreuse of #define __GPIOB_CLK_SLEEP_DISABLE __HAL_RCC_GPIOB_CLK_SLEEP_DISABLEreuse of #define __GPIOB_CLK_ENABLE __HAL_RCC_GPIOB_CLK_ENABLEreuse of #define __GPIOB_CLK_DISABLE __HAL_RCC_GPIOB_CLK_DISABLEreuse of #define __GPIOA_RELEASE_RESET __HAL_RCC_GPIOA_RELEASE_RESETreuse of #define __GPIOA_FORCE_RESET __HAL_RCC_GPIOA_FORCE_RESETreuse of #define __GPIOA_CLK_SLEEP_ENABLE __HAL_RCC_GPIOA_CLK_SLEEP_ENABLEreuse of #define __GPIOA_CLK_SLEEP_DISABLE __HAL_RCC_GPIOA_CLK_SLEEP_DISABLEreuse of #define __GPIOA_CLK_ENABLE __HAL_RCC_GPIOA_CLK_ENABLEreuse of #define __GPIOA_CLK_DISABLE __HAL_RCC_GPIOA_CLK_DISABLEreuse of #define __FSMC_CLK_ENABLE __HAL_RCC_FSMC_CLK_ENABLEreuse of #define __FSMC_CLK_DISABLE __HAL_RCC_FSMC_CLK_DISABLEreuse of #define __FMC_RELEASE_RESET __HAL_RCC_FMC_RELEASE_RESETreuse of #define __FMC_FORCE_RESET __HAL_RCC_FMC_FORCE_RESETreuse of #define __FMC_CLK_SLEEP_ENABLE __HAL_RCC_FMC_CLK_SLEEP_ENABLEreuse of #define __FMC_CLK_SLEEP_DISABLE __HAL_RCC_FMC_CLK_SLEEP_DISABLEreuse of #define __FMC_CLK_ENABLE __HAL_RCC_FMC_CLK_ENABLEreuse of #define __FMC_CLK_DISABLE __HAL_RCC_FMC_CLK_DISABLEreuse of #define __FLITF_CLK_SLEEP_DISABLE __HAL_RCC_FLITF_CLK_SLEEP_DISABLEreuse of #define __FLITF_CLK_SLEEP_ENABLE __HAL_RCC_FLITF_CLK_SLEEP_ENABLEreuse of #define __FLITF_RELEASE_RESET __HAL_RCC_FLITF_RELEASE_RESETreuse of #define __FLITF_FORCE_RESET __HAL_RCC_FLITF_FORCE_RESETreuse of #define __FLITF_CLK_ENABLE __HAL_RCC_FLITF_CLK_ENABLEreuse of #define __FLITF_CLK_DISABLE __HAL_RCC_FLITF_CLK_DISABLEreuse of #define __FLASH_RELEASE_RESET __HAL_RCC_FLASH_RELEASE_RESETreuse of #define __FLASH_FORCE_RESET __HAL_RCC_FLASH_FORCE_RESETreuse of #define __FLASH_CLK_SLEEP_ENABLE __HAL_RCC_FLASH_CLK_SLEEP_ENABLEreuse of #define __FLASH_CLK_SLEEP_DISABLE __HAL_RCC_FLASH_CLK_SLEEP_DISABLEreuse of #define __FLASH_CLK_ENABLE __HAL_RCC_FLASH_CLK_ENABLEreuse of #define __FLASH_CLK_DISABLE __HAL_RCC_FLASH_CLK_DISABLEreuse of #define __FIREWALL_CLK_ENABLE __HAL_RCC_FIREWALL_CLK_ENABLEreuse of #define __FIREWALL_CLK_DISABLE __HAL_RCC_FIREWALL_CLK_DISABLEreuse of #define __ETHMACTX_CLK_ENABLE __HAL_RCC_ETHMACTX_CLK_ENABLEreuse of #define __ETHMACTX_CLK_DISABLE __HAL_RCC_ETHMACTX_CLK_DISABLEreuse of #define __ETHMACRX_CLK_ENABLE __HAL_RCC_ETHMACRX_CLK_ENABLEreuse of #define __ETHMACRX_CLK_DISABLE __HAL_RCC_ETHMACRX_CLK_DISABLEreuse of #define __ETHMAC_RELEASE_RESET __HAL_RCC_ETHMAC_RELEASE_RESETreuse of #define __ETHMAC_FORCE_RESET __HAL_RCC_ETHMAC_FORCE_RESETreuse of #define __ETHMAC_CLK_ENABLE __HAL_RCC_ETHMAC_CLK_ENABLEreuse of #define __ETHMAC_CLK_DISABLE __HAL_RCC_ETHMAC_CLK_DISABLEreuse of #define __DMA2_RELEASE_RESET __HAL_RCC_DMA2_RELEASE_RESETreuse of #define __DMA2_FORCE_RESET __HAL_RCC_DMA2_FORCE_RESETreuse of #define __DMA2_CLK_SLEEP_ENABLE __HAL_RCC_DMA2_CLK_SLEEP_ENABLEreuse of #define __DMA2_CLK_SLEEP_DISABLE __HAL_RCC_DMA2_CLK_SLEEP_DISABLEreuse of #define __DMA2_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLEreuse of #define __DMA2_CLK_DISABLE __HAL_RCC_DMA2_CLK_DISABLEreuse of #define __DMA1_RELEASE_RESET __HAL_RCC_DMA1_RELEASE_RESETreuse of #define __DMA1_FORCE_RESET __HAL_RCC_DMA1_FORCE_RESETreuse of #define __DMA1_CLK_SLEEP_ENABLE __HAL_RCC_DMA1_CLK_SLEEP_ENABLEreuse of #define __DMA1_CLK_SLEEP_DISABLE __HAL_RCC_DMA1_CLK_SLEEP_DISABLEreuse of #define __DMA1_CLK_ENABLE __HAL_RCC_DMA1_CLK_ENABLEreuse of #define __DMA1_CLK_DISABLE __HAL_RCC_DMA1_CLK_DISABLEreuse of #define __DFSDM_RELEASE_RESET __HAL_RCC_DFSDM_RELEASE_RESETreuse of #define __DFSDM_FORCE_RESET __HAL_RCC_DFSDM_FORCE_RESETreuse of #define __DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM_CLK_SLEEP_ENABLEreuse of #define __DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM_CLK_SLEEP_DISABLEreuse of #define __DFSDM_CLK_ENABLE __HAL_RCC_DFSDM_CLK_ENABLEreuse of #define __DFSDM_CLK_DISABLE __HAL_RCC_DFSDM_CLK_DISABLEreuse of #define __DBGMCU_RELEASE_RESET __HAL_RCC_DBGMCU_RELEASE_RESETreuse of #define __DBGMCU_FORCE_RESET __HAL_RCC_DBGMCU_FORCE_RESETreuse of #define __DBGMCU_CLK_DISABLE __HAL_RCC_DBGMCU_CLK_DISABLEreuse of #define __DBGMCU_CLK_ENABLE __HAL_RCC_DBGMCU_CLK_ENABLEreuse of #define __DAC1_RELEASE_RESET __HAL_RCC_DAC1_RELEASE_RESETreuse of #define __DAC1_FORCE_RESET __HAL_RCC_DAC1_FORCE_RESETreuse of #define __DAC1_CLK_SLEEP_ENABLE __HAL_RCC_DAC1_CLK_SLEEP_ENABLEreuse of #define __DAC1_CLK_SLEEP_DISABLE __HAL_RCC_DAC1_CLK_SLEEP_DISABLEreuse of #define __DAC1_CLK_ENABLE __HAL_RCC_DAC1_CLK_ENABLEreuse of #define __DAC1_CLK_DISABLE __HAL_RCC_DAC1_CLK_DISABLEreuse of #define __DAC_RELEASE_RESET __HAL_RCC_DAC_RELEASE_RESETreuse of #define __DAC_FORCE_RESET __HAL_RCC_DAC_FORCE_RESETreuse of #define __DAC_CLK_ENABLE __HAL_RCC_DAC_CLK_ENABLEreuse of #define __DAC_CLK_DISABLE __HAL_RCC_DAC_CLK_DISABLEreuse of #define __CRC_RELEASE_RESET __HAL_RCC_CRC_RELEASE_RESETreuse of #define __CRC_FORCE_RESET __HAL_RCC_CRC_FORCE_RESETreuse of #define __CRC_CLK_SLEEP_ENABLE __HAL_RCC_CRC_CLK_SLEEP_ENABLEreuse of #define __CRC_CLK_SLEEP_DISABLE __HAL_RCC_CRC_CLK_SLEEP_DISABLEreuse of #define __CRC_CLK_ENABLE __HAL_RCC_CRC_CLK_ENABLEreuse of #define __CRC_CLK_DISABLE __HAL_RCC_CRC_CLK_DISABLEreuse of #define __CEC_RELEASE_RESET __HAL_RCC_CEC_RELEASE_RESETreuse of #define __CEC_FORCE_RESET __HAL_RCC_CEC_FORCE_RESETreuse of #define __COMP_CLK_SLEEP_DISABLE __HAL_RCC_COMP_CLK_SLEEP_DISABLEreuse of #define __COMP_CLK_SLEEP_ENABLE __HAL_RCC_COMP_CLK_SLEEP_ENABLEreuse of #define __COMP_RELEASE_RESET __HAL_RCC_COMP_RELEASE_RESETreuse of #define __COMP_FORCE_RESET __HAL_RCC_COMP_FORCE_RESETreuse of #define __COMP_CLK_ENABLE __HAL_RCC_COMP_CLK_ENABLEreuse of #define __COMP_CLK_DISABLE __HAL_RCC_COMP_CLK_DISABLEreuse of #define __CEC_CLK_ENABLE __HAL_RCC_CEC_CLK_ENABLEreuse of #define __CEC_CLK_DISABLE __HAL_RCC_CEC_CLK_DISABLEreuse of #define __CAN2_RELEASE_RESET __HAL_RCC_CAN2_RELEASE_RESETreuse of #define __CAN2_FORCE_RESET __HAL_RCC_CAN2_FORCE_RESETreuse of #define __CAN2_CLK_ENABLE __HAL_RCC_CAN2_CLK_ENABLEreuse of #define __CAN2_CLK_DISABLE __HAL_RCC_CAN2_CLK_DISABLEreuse of #define __CAN_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESETreuse of #define __CAN_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESETreuse of #define __CAN_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLEreuse of #define __CAN_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLEreuse of #define __CAN1_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESETreuse of #define __CAN1_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESETreuse of #define __CAN1_CLK_SLEEP_ENABLE __HAL_RCC_CAN1_CLK_SLEEP_ENABLEreuse of #define __CAN1_CLK_SLEEP_DISABLE __HAL_RCC_CAN1_CLK_SLEEP_DISABLEreuse of #define __CAN1_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLEreuse of #define __CAN1_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLEreuse of #define __BKP_RELEASE_RESET __HAL_RCC_BKP_RELEASE_RESETreuse of #define __BKP_FORCE_RESET __HAL_RCC_BKP_FORCE_RESETreuse of #define __BKP_CLK_ENABLE __HAL_RCC_BKP_CLK_ENABLEreuse of #define __BKP_CLK_DISABLE __HAL_RCC_BKP_CLK_DISABLEreuse of #define __APB2_RELEASE_RESET __HAL_RCC_APB2_RELEASE_RESETreuse of #define __APB2_FORCE_RESET __HAL_RCC_APB2_FORCE_RESETreuse of #define __APB1_RELEASE_RESET __HAL_RCC_APB1_RELEASE_RESETreuse of #define __APB1_FORCE_RESET __HAL_RCC_APB1_FORCE_RESETreuse of #define __AHB3_RELEASE_RESET __HAL_RCC_AHB3_RELEASE_RESETreuse of #define __AHB3_FORCE_RESET __HAL_RCC_AHB3_FORCE_RESETreuse of #define __AHB2_RELEASE_RESET __HAL_RCC_AHB2_RELEASE_RESETreuse of #define __AHB2_FORCE_RESET __HAL_RCC_AHB2_FORCE_RESETreuse of #define __AHB1_RELEASE_RESET __HAL_RCC_AHB1_RELEASE_RESETreuse of #define __AHB1_FORCE_RESET __HAL_RCC_AHB1_FORCE_RESETreuse of #define __AHB_RELEASE_RESET __HAL_RCC_AHB_RELEASE_RESETreuse of #define __AHB_FORCE_RESET __HAL_RCC_AHB_FORCE_RESETreuse of #define __AFIO_RELEASE_RESET __HAL_RCC_AFIO_RELEASE_RESETreuse of #define __AFIO_FORCE_RESET __HAL_RCC_AFIO_FORCE_RESETreuse of #define __AFIO_CLK_ENABLE __HAL_RCC_AFIO_CLK_ENABLEreuse of #define __AFIO_CLK_DISABLE __HAL_RCC_AFIO_CLK_DISABLEreuse of #define __CRYP_RELEASE_RESET __HAL_RCC_CRYP_RELEASE_RESETreuse of #define __CRYP_FORCE_RESET __HAL_RCC_CRYP_FORCE_RESETreuse of #define __CRYP_CLK_DISABLE __HAL_RCC_CRYP_CLK_DISABLEreuse of #define __CRYP_CLK_ENABLE __HAL_RCC_CRYP_CLK_ENABLEreuse of #define __CRYP_CLK_SLEEP_DISABLE __HAL_RCC_CRYP_CLK_SLEEP_DISABLEreuse of #define __CRYP_CLK_SLEEP_ENABLE __HAL_RCC_CRYP_CLK_SLEEP_ENABLEreuse of #define __AES_RELEASE_RESET __HAL_RCC_AES_RELEASE_RESETreuse of #define __AES_FORCE_RESET __HAL_RCC_AES_FORCE_RESETreuse of #define __AES_CLK_SLEEP_ENABLE __HAL_RCC_AES_CLK_SLEEP_ENABLEreuse of #define __AES_CLK_SLEEP_DISABLE __HAL_RCC_AES_CLK_SLEEP_DISABLEreuse of #define __AES_CLK_ENABLE __HAL_RCC_AES_CLK_ENABLEreuse of #define __AES_CLK_DISABLE __HAL_RCC_AES_CLK_DISABLEreuse of #define __ADC3_RELEASE_RESET __HAL_RCC_ADC3_RELEASE_RESETreuse of #define __ADC3_FORCE_RESET __HAL_RCC_ADC3_FORCE_RESETreuse of #define __ADC3_CLK_ENABLE __HAL_RCC_ADC3_CLK_ENABLEreuse of #define __ADC3_CLK_DISABLE __HAL_RCC_ADC3_CLK_DISABLEreuse of #define __ADC2_RELEASE_RESET __HAL_RCC_ADC2_RELEASE_RESETreuse of #define __ADC2_FORCE_RESET __HAL_RCC_ADC2_FORCE_RESETreuse of #define __ADC2_CLK_ENABLE __HAL_RCC_ADC2_CLK_ENABLEreuse of #define __ADC2_CLK_DISABLE __HAL_RCC_ADC2_CLK_DISABLEreuse of #define __ADC1_CLK_SLEEP_DISABLE __HAL_RCC_ADC1_CLK_SLEEP_DISABLEreuse of #define __ADC1_CLK_SLEEP_ENABLE __HAL_RCC_ADC1_CLK_SLEEP_ENABLEreuse of #define __ADC1_RELEASE_RESET __HAL_RCC_ADC1_RELEASE_RESETreuse of #define __ADC1_FORCE_RESET __HAL_RCC_ADC1_FORCE_RESETreuse of #define __ADC1_CLK_ENABLE __HAL_RCC_ADC1_CLK_ENABLEreuse of #define __ADC1_CLK_DISABLE __HAL_RCC_ADC1_CLK_DISABLEreuse of #define __ADC_RELEASE_RESET __HAL_RCC_ADC_RELEASE_RESETreuse of #define __ADC_FORCE_RESET __HAL_RCC_ADC_FORCE_RESETreuse of #define __ADC_CLK_SLEEP_ENABLE __HAL_RCC_ADC_CLK_SLEEP_ENABLEreuse of #define __ADC_CLK_SLEEP_DISABLE __HAL_RCC_ADC_CLK_SLEEP_DISABLEreuse of #define __ADC_CLK_ENABLE __HAL_RCC_ADC_CLK_ENABLEreuse of #define __ADC_CLK_DISABLE __HAL_RCC_ADC_CLK_DISABLEreuse of #define HAL_RC48_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_RCCEx_EnableHSI48_VREFINT() : HAL_RCCEx_DisableHSI48_VREFINT())reuse of #define HAL_RCC_CCSCallback HAL_RCC_CSSCallbackreuse of #define RCC_StopWakeUpClock_HSI RCC_STOP_WAKEUPCLOCK_HSIreuse of #define RCC_StopWakeUpClock_MSI RCC_STOP_WAKEUPCLOCK_MSIreuse of #define __HAL_PVD_EXTI_GET_FLAG __HAL_PWR_PVD_EXTI_GET_FLAGreuse of #define __HAL_PVD_EXTI_GENERATE_SWIT __HAL_PWR_PVD_EXTI_GENERATE_SWITreuse of #define __HAL_PVD_EXTI_ENABLE_IT __HAL_PWR_PVD_EXTI_ENABLE_ITreuse of #define __HAL_PVD_EXTI_DISABLE_IT __HAL_PWR_PVD_EXTI_DISABLE_ITreuse of #define __HAL_PVD_EXTI_CLEAR_FLAG __HAL_PWR_PVD_EXTI_CLEAR_FLAGreuse of #define __HAL_PWR_VDDUSB_ENABLE HAL_PWREx_EnableVddUSBreuse of #define __HAL_PWR_VDDUSB_DISABLE HAL_PWREx_DisableVddUSBreuse of #define __HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGEreuse of #define __HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER __HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGEreuse of #define __HAL_PWR_VDDIO2_ENABLE HAL_PWREx_EnableVddIO2reuse of #define __HAL_PWR_VDDIO2_DISABLE HAL_PWREx_DisableVddIO2reuse of #define __HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE HAL_PWREx_EnableSRAM2ContentRetentionreuse of #define __HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE HAL_PWREx_DisableSRAM2ContentRetentionreuse of #define __HAL_PWR_PVM_ENABLE() do { HAL_PWREx_EnablePVM1();HAL_PWREx_EnablePVM2(); HAL_PWREx_EnablePVM3();HAL_PWREx_EnablePVM4(); } while(0)reuse of #define __HAL_PWR_PVM_DISABLE() do { HAL_PWREx_DisablePVM1();HAL_PWREx_DisablePVM2(); HAL_PWREx_DisablePVM3();HAL_PWREx_DisablePVM4(); } while(0)reuse of #define __HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGEreuse of #define __HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGEreuse of #define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGEreuse of #define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGEreuse of #define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGEreuse of #define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGEreuse of #define __HAL_PWR_PVD_EXTI_EVENT_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_EVENTreuse of #define __HAL_PWR_PVD_EXTI_EVENT_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_EVENTreuse of #define __HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER() do { __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE(); __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); } while(0)reuse of #define __HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE HAL_PWREx_EnablePullUpPullDownConfigreuse of #define __HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE HAL_PWREx_DisablePullUpPullDownConfigreuse of #define __HAL_PWR_INTERNALWAKEUP_ENABLE HAL_PWREx_EnableInternalWakeUpLinereuse of #define __HAL_PWR_INTERNALWAKEUP_DISABLE HAL_PWREx_DisableInternalWakeUpLinereuse of #define __HAL_PVM_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLEreuse of #define __HAL_PVM_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLEreuse of #define __HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLEreuse of #define __HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLEreuse of #define __HAL_PVM_EVENT_ENABLE __HAL_PWR_PVM_EVENT_ENABLEreuse of #define __HAL_PVM_EVENT_DISABLE __HAL_PWR_PVM_EVENT_DISABLEreuse of #define __HAL_PVD_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGEreuse of #define __HAL_PVD_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGEreuse of #define __HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGEreuse of #define __HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGEreuse of #define __HAL_PVD_EVENT_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_EVENTreuse of #define __HAL_PVD_EVENT_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_EVENTreuse of #define __OPAMP_OFFSET_TRIM_SET OPAMP_OFFSET_TRIM_SETreuse of #define __OPAMP_OFFSET_TRIM_BITSPOSITION OPAMP_OFFSET_TRIM_BITSPOSITIONreuse of #define __OPAMP_CSR_OPAXCALOUT OPAMP_CSR_OPAXCALOUTreuse of #define __OPAMP_CSR_ANAWSELX OPAMP_CSR_ANAWSELXreuse of #define __OPAMP_CSR_ALL_SWITCHES OPAMP_CSR_ALL_SWITCHESreuse of #define __OPAMP_CSR_OPAXLPM OPAMP_CSR_OPAXLPMreuse of #define __OPAMP_CSR_OPAXCAL_H OPAMP_CSR_OPAXCAL_Hreuse of #define __OPAMP_CSR_OPAXCAL_L OPAMP_CSR_OPAXCAL_Lreuse of #define __OPAMP_CSR_S6SELX OPAMP_CSR_S6SELXreuse of #define __OPAMP_CSR_S5SELX OPAMP_CSR_S5SELXreuse of #define __OPAMP_CSR_S4SELX OPAMP_CSR_S4SELXreuse of #define __OPAMP_CSR_S3SELX OPAMP_CSR_S3SELXreuse of #define __OPAMP_CSR_OPAXPD OPAMP_CSR_OPAXPDreuse of #define __HAL_LPTIM_GET_ITSTATUS __HAL_LPTIM_GET_IT_SOURCEreuse of #define __HAL_LPTIM_DISABLE_INTERRUPT __HAL_LPTIM_DISABLE_ITreuse of #define __HAL_LPTIM_ENABLE_INTERRUPT __HAL_LPTIM_ENABLE_ITreuse of #define __HAL_IWDG_DISABLE_WRITE_ACCESS IWDG_DISABLE_WRITE_ACCESSreuse of #define __HAL_IWDG_ENABLE_WRITE_ACCESS IWDG_ENABLE_WRITE_ACCESSreuse of #define IS_IRDA_ONEBIT_SAMPLE IS_IRDA_ONE_BIT_SAMPLEreuse of #define __IRDA_MASK_COMPUTATION IRDA_MASK_COMPUTATIONreuse of #define __IRDA_GETCLOCKSOURCE IRDA_GETCLOCKSOURCEreuse of #define __HAL_IRDA_MASK_COMPUTATION IRDA_MASK_COMPUTATIONreuse of #define __HAL_IRDA_GETCLOCKSOURCE IRDA_GETCLOCKSOURCEreuse of #define __IRDA_ENABLE __HAL_IRDA_ENABLEreuse of #define __IRDA_DISABLE __HAL_IRDA_DISABLEreuse of #define IS_I2S_INSTANCE_EXT IS_I2S_ALL_INSTANCE_EXTreuse of #define IS_I2S_INSTANCE IS_I2S_ALL_INSTANCEreuse of #define __HAL_I2C_FREQRANGE I2C_FREQRANGEreuse of #define __HAL_I2C_MEM_ADD_LSB I2C_MEM_ADD_LSBreuse of #define __HAL_I2C_MEM_ADD_MSB I2C_MEM_ADD_MSBreuse of #define __HAL_I2C_10BIT_HEADER_READ I2C_10BIT_HEADER_READreuse of #define __HAL_I2C_10BIT_HEADER_WRITE I2C_10BIT_HEADER_WRITEreuse of #define __HAL_I2C_10BIT_ADDRESS I2C_10BIT_ADDRESSreuse of #define __HAL_I2C_7BIT_ADD_READ I2C_7BIT_ADD_READreuse of #define __HAL_I2C_7BIT_ADD_WRITE I2C_7BIT_ADD_WRITEreuse of #define __HAL_I2C_SPEED I2C_SPEEDreuse of #define __HAL_I2C_SPEED_FAST I2C_SPEED_FASTreuse of #define __HAL_I2C_SPEED_STANDARD I2C_SPEED_STANDARDreuse of #define __HAL_I2C_RISE_TIME I2C_RISE_TIMEreuse of #define __HAL_I2C_FREQ_RANGE I2C_FREQ_RANGEreuse of #define __HAL_I2C_GENERATE_START I2C_GENERATE_STARTreuse of #define __HAL_I2C_RESET_CR2 I2C_RESET_CR2reuse of #define IS_OB_WDG_SOURCE IS_OB_IWDG_SOURCEreuse of #define IS_NBSECTORS IS_FLASH_NBSECTORSreuse of #define IS_TYPEERASE IS_FLASH_TYPEERASEreuse of #define IS_TYPEPROGRAMFLASH IS_FLASH_TYPEPROGRAMreuse of #define IS_TYPEPROGRAM IS_FLASH_TYPEPROGRAMreuse of #define IS_WRPAREA IS_OB_WRPAREAreuse of #define IS_DAC_WAVE(WAVE) (((WAVE) == DAC_WAVE_NONE) || ((WAVE) == DAC_WAVE_NOISE)|| ((WAVE) == DAC_WAVE_TRIANGLE))reuse of #define __HAL_COMP_GET_EXTI_LINE COMP_GET_EXTI_LINEreuse of #define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : __HAL_COMP_COMP2_EXTI_CLEAR_FLAG())reuse of #define __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : __HAL_COMP_COMP2_EXTI_GET_FLAG())reuse of #define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : __HAL_COMP_COMP2_EXTI_DISABLE_IT())reuse of #define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : __HAL_COMP_COMP2_EXTI_ENABLE_IT())reuse of #define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE())reuse of #define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE())reuse of #define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE())reuse of #define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE())reuse of #define __HAL_UNFREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM2reuse of #define __HAL_FREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM2reuse of #define __HAL_UNFREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM1reuse of #define __HAL_FREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM1reuse of #define __HAL_UNFREEZE_CAN1_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN1reuse of #define __HAL_FREEZE_CAN1_DBGMCU __HAL_DBGMCU_FREEZE_CAN1reuse of #define __HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUTreuse of #define __HAL_FREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C3_TIMEOUTreuse of #define __HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUTreuse of #define __HAL_FREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C2_TIMEOUTreuse of #define __HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUTreuse of #define __HAL_FREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C1_TIMEOUTreuse of #define __HAL_UNFREEZE_IWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_IWDGreuse of #define __HAL_FREEZE_IWDG_DBGMCU __HAL_DBGMCU_FREEZE_IWDGreuse of #define __HAL_UNFREEZE_WWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_WWDGreuse of #define __HAL_FREEZE_WWDG_DBGMCU __HAL_DBGMCU_FREEZE_WWDGreuse of #define __HAL_UNFREEZE_RTC_DBGMCU __HAL_DBGMCU_UNFREEZE_RTCreuse of #define __HAL_FREEZE_RTC_DBGMCU __HAL_DBGMCU_FREEZE_RTCreuse of #define __HAL_UNFREEZE_TIM17_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM17reuse of #define __HAL_FREEZE_TIM17_DBGMCU __HAL_DBGMCU_FREEZE_TIM17reuse of #define __HAL_UNFREEZE_TIM16_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM16reuse of #define __HAL_FREEZE_TIM16_DBGMCU __HAL_DBGMCU_FREEZE_TIM16reuse of #define __HAL_UNFREEZE_TIM15_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM15reuse of #define __HAL_FREEZE_TIM15_DBGMCU __HAL_DBGMCU_FREEZE_TIM15reuse of #define __HAL_UNFREEZE_CAN2_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN2reuse of #define __HAL_FREEZE_CAN2_DBGMCU __HAL_DBGMCU_FREEZE_CAN2reuse of #define __HAL_UNFREEZE_TIM14_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM14reuse of #define __HAL_FREEZE_TIM14_DBGMCU __HAL_DBGMCU_FREEZE_TIM14reuse of #define __HAL_UNFREEZE_TIM13_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM13reuse of #define __HAL_FREEZE_TIM13_DBGMCU __HAL_DBGMCU_FREEZE_TIM13reuse of #define __HAL_UNFREEZE_TIM12_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM12reuse of #define __HAL_FREEZE_TIM12_DBGMCU __HAL_DBGMCU_FREEZE_TIM12reuse of #define __HAL_UNFREEZE_TIM11_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM11reuse of #define __HAL_FREEZE_TIM11_DBGMCU __HAL_DBGMCU_FREEZE_TIM11reuse of #define __HAL_UNFREEZE_TIM10_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM10reuse of #define __HAL_FREEZE_TIM10_DBGMCU __HAL_DBGMCU_FREEZE_TIM10reuse of #define __HAL_UNFREEZE_TIM9_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM9reuse of #define __HAL_FREEZE_TIM9_DBGMCU __HAL_DBGMCU_FREEZE_TIM9reuse of #define __HAL_UNFREEZE_TIM8_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM8reuse of #define __HAL_FREEZE_TIM8_DBGMCU __HAL_DBGMCU_FREEZE_TIM8reuse of #define __HAL_UNFREEZE_TIM7_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM7reuse of #define __HAL_FREEZE_TIM7_DBGMCU __HAL_DBGMCU_FREEZE_TIM7reuse of #define __HAL_UNFREEZE_TIM6_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM6reuse of #define __HAL_FREEZE_TIM6_DBGMCU __HAL_DBGMCU_FREEZE_TIM6reuse of #define __HAL_UNFREEZE_TIM5_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM5reuse of #define __HAL_FREEZE_TIM5_DBGMCU __HAL_DBGMCU_FREEZE_TIM5reuse of #define __HAL_UNFREEZE_TIM4_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM4reuse of #define __HAL_FREEZE_TIM4_DBGMCU __HAL_DBGMCU_FREEZE_TIM4reuse of #define __HAL_UNFREEZE_TIM3_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM3reuse of #define __HAL_FREEZE_TIM3_DBGMCU __HAL_DBGMCU_FREEZE_TIM3reuse of #define __HAL_UNFREEZE_TIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM2reuse of #define __HAL_FREEZE_TIM2_DBGMCU __HAL_DBGMCU_FREEZE_TIM2reuse of #define __HAL_UNFREEZE_TIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM1reuse of #define __HAL_FREEZE_TIM1_DBGMCU __HAL_DBGMCU_FREEZE_TIM1reuse of #define IS_DAC_GENERATE_WAVE IS_DAC_WAVEreuse of #define __HAL_DHR12RD_ALIGNEMENT DAC_DHR12RD_ALIGNMENTreuse of #define __HAL_DHR12R2_ALIGNEMENT DAC_DHR12R2_ALIGNMENTreuse of #define __HAL_DHR12R1_ALIGNEMENT DAC_DHR12R1_ALIGNMENTreuse of #define __HAL_ADC_CFGR1_DMACONTREQ ADC_CFGR1_DMACONTREQreuse of #define __HAL_ADC_CFGR1_SCANDIR ADC_CFGR1_SCANDIRreuse of #define __HAL_ADC_CFGR1_OVERRUN ADC_CFGR1_OVERRUNreuse of #define __HAL_ADC_CFGR1_CONTINUOUS ADC_CFGR1_CONTINUOUSreuse of #define __HAL_ADC_CFGR1_AUTOWAIT ADC_CFGR1_AUTOWAITreuse of #define __HAL_ADC_CFGR1_AUTOOFF ADC_CFGR1_AUTOOFFreuse of #define __HAL_ADC_CFGR1_REG_DISCCONTINUOUS ADC_CFGR1_REG_DISCCONTINUOUSreuse of #define __HAL_ADC_CHSELR_CHANNEL ADC_CHSELR_CHANNELreuse of #define __HAL_ADC_JSQR ADC_JSQRreuse of #define __HAL_ADC_CR2_DMAContReq ADC_CR2_DMAContReqreuse of #define __HAL_ADC_CR2_EOCSelection ADC_CR2_EOCSelectionreuse of #define __HAL_ADC_CR1_SCANCONV ADC_CR1_SCANCONVreuse of #define __HAL_ADC_CR1_DISCONTINUOUS ADC_CR1_DISCONTINUOUSreuse of #define __HAL_ADC_CR2_CONTINUOUS ADC_CR2_CONTINUOUSreuse of #define __HAL_ADC_SQR1_RK ADC_SQR1_RKreuse of #define __HAL_ADC_SQR2_RK ADC_SQR2_RKreuse of #define __HAL_ADC_SQR3_RK ADC_SQR3_RKreuse of #define __HAL_ADC_SMPR2 ADC_SMPR2reuse of #define __HAL_ADC_SMPR1 ADC_SMPR1reuse of #define __HAL_ADC_SQR1 ADC_SQR1reuse of TIM_CCMR2_OC4PEreuse of TIM_CCMR2_OC4PE_Mskreuse of TIM_CCMR2_OC4PE_Posreuse of TIM_CCMR2_OC4FEreuse of TIM_CCMR2_OC4FE_Mskreuse of TIM_CCMR2_OC4FE_Posreuse of TIM_CCMR3_OC5PEreuse of TIM_CCMR3_OC5PE_Mskreuse of TIM_CCMR3_OC5PE_Posreuse of TIM_CCMR3_OC5FEreuse of TIM_CCMR3_OC5FE_Mskreuse of TIM_CCMR3_OC5FE_Posreuse of TIM_CCMR3_OC6PEreuse of TIM_CCMR3_OC6PE_Mskreuse of TIM_CCMR3_OC6PE_Posreuse of TIM_CCMR3_OC6FEreuse of TIM_CCMR3_OC6FE_Mskreuse of TIM_CCMR3_OC6FE_Posreuse of OCFastModereuse of call to TIM_OC3_SetConfigreuse of call to TIM_OC4_SetConfigreuse of call to TIM_OC5_SetConfigreuse of call to TIM_OC6_SetConfigreuse of TIM_CCMR2_IC3PSCreuse of TIM_CCMR2_IC3PSC_Mskreuse of TIM_CCMR2_IC3PSC_Posreuse of TIM_CCMR2_IC4PSCreuse of TIM_CCMR2_IC4PSC_Mskreuse of TIM_CCMR2_IC4PSC_Posreuse of ICPrescalerreuse of call to TIM_TI3_SetConfigreuse of call to TIM_TI4_SetConfigreuse of #define __HAL_ADC_GET_CLOCK_PRESCALER ADC_GET_CLOCK_PRESCALERreuse of #define __HAL_ADC_CLOCK_PRESCALER_RANGE ADC_CLOCK_PRESCALER_RANGEreuse of #define __HAL_ADC_CONVCYCLES_MAX_RANGE ADC_CONVCYCLES_MAX_RANGEreuse of #define __HAL_ADC_CR1_SCAN ADC_CR1_SCAN_SETreuse of #define __HAL_ADC_CR1_DISCONTINUOUS_NUM ADC_CR1_DISCONTINUOUS_NUMreuse of #define __HAL_ADC_JSQR_RK_JL ADC_JSQR_RK_JLreuse of #define __HAL_ADC_JSQR_JL ADC_JSQR_JL_SHIFTreuse of #define __HAL_ADC_SQR1_L ADC_SQR1_L_SHIFTreuse of #define __HAL_ADC_MULTI_SLAVE ADC_MULTI_SLAVEreuse of #define __HAL_ADC_COMMON_ADC_OTHER ADC_COMMON_ADC_OTHERreuse of #define __HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER ADC_NONMULTIMODE_OR_MULTIMODEMASTERreuse of #define __ADC_MULTIMODE_IS_ENABLED ADC_MULTIMODE_IS_ENABLEreuse of #define __HAL_ADC_MULTIMODE_IS_ENABLED ADC_MULTIMODE_IS_ENABLEreuse of #define __HAL_ADC_COMMON_CCR_MULTI ADC_COMMON_CCR_MULTIreuse of #define __HAL_ADC_COMMON_REGISTER ADC_COMMON_REGISTERreuse of #define __HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION ADC_AWD23THRESHOLD_SHIFT_RESOLUTIONreuse of #define __HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION ADC_AWD1THRESHOLD_SHIFT_RESOLUTIONreuse of #define __HAL_ADC_OFFSET_SHIFT_RESOLUTION ADC_OFFSET_SHIFT_RESOLUTIONreuse of #define __HAL_ADC_TRX_HIGHTHRESHOLD ADC_TRX_HIGHTHRESHOLDreuse of #define __HAL_ADC_CALFACT_DIFF_GET ADC_CALFACT_DIFF_GETreuse of #define __HAL_ADC_CALFACT_DIFF_SET ADC_CALFACT_DIFF_SETreuse of #define __HAL_ADC_DIFSEL_CHANNEL ADC_DIFSEL_CHANNELreuse of #define __HAL_ADC_OFR_CHANNEL ADC_OFR_CHANNELreuse of #define __HAL_ADC_JSQR_JEXTSEL ADC_JSQR_JEXTSEL_SETreuse of #define __HAL_ADC_CFGR_EXTSEL ADC_CFGR_EXTSEL_SETreuse of #define __HAL_ADC_CFGR_DMACONTREQ ADC_CFGR_DMACONTREQreuse of #define __HAL_ADC_CFGR_OVERRUN ADC_CFGR_OVERRUNreuse of #define __HAL_ADC_CFGR_CONTINUOUS ADC_CFGR_CONTINUOUSreuse of #define __HAL_ADC_CFGR_AUTOWAIT ADC_CFGR_AUTOWAITreuse of #define __HAL_ADC_CFGR_DISCONTINUOUS_NUM ADC_CFGR_DISCONTINUOUS_NUMreuse of #define __HAL_ADC_CFGR_REG_DISCCONTINUOUS ADC_CFGR_REG_DISCCONTINUOUSreuse of #define __HAL_ADC_CFGR_INJECT_DISCCONTINUOUS ADC_CFGR_INJECT_DISCCONTINUOUSreuse of #define __HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE ADC_CFGR_INJECT_CONTEXT_QUEUEreuse of #define __HAL_ADC_CFGR_INJECT_AUTO_CONVERSION ADC_CFGR_INJECT_AUTO_CONVERSIONreuse of #define __HAL_ADC_CFGR_AWD23CR ADC_CFGR_AWD23CRreuse of #define __HAL_ADC_CFGR_AWD1CH ADC_CFGR_AWD1CH_SHIFTreuse of #define __HAL_ADC_JSQR_RK ADC_JSQR_RKreuse of #define __HAL_ADC_GET_RESOLUTION ADC_GET_RESOLUTIONreuse of #define __HAL_ADC_CLEAR_ERRORCODE ADC_CLEAR_ERRORCODEreuse of #define __HAL_ADC_IS_CONVERSION_ONGOING ADC_IS_CONVERSION_ONGOINGreuse of #define __HAL_ADC_IS_CONVERSION_ONGOING_INJECTED ADC_IS_CONVERSION_ONGOING_INJECTEDreuse of #define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR ADC_IS_CONVERSION_ONGOING_REGULARreuse of #define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTEDreuse of #define __HAL_ADC_IS_SOFTWARE_START_INJECTED ADC_IS_SOFTWARE_START_INJECTEDreuse of #define __HAL_ADC_IS_SOFTWARE_START_REGULAR ADC_IS_SOFTWARE_START_REGULARreuse of #define __ADC_IS_ENABLED ADC_IS_ENABLEreuse of #define __HAL_ADC_IS_ENABLED ADC_IS_ENABLEreuse of #define __HAL_ADC_DISABLING_CONDITIONS ADC_DISABLING_CONDITIONSreuse of #define __HAL_ADC_ENABLING_CONDITIONS ADC_ENABLING_CONDITIONSreuse of #define __ADC_DISABLE __HAL_ADC_DISABLEreuse of #define __ADC_ENABLE __HAL_ADC_ENABLEreuse of #define CMP_PD_BitNumber CMP_PD_BIT_NUMBERreuse of #define UFB_MODE_BitNumber UFB_MODE_BIT_NUMBERreuse of #define IS_SYSCFG_FASTMODEPLUS_CONFIG IS_I2C_FASTMODEPLUSreuse of #define SYSCFG_FLAG_RC48 RCC_FLAG_HSI48reuse of #define SYSCFG_FLAG_VREF_READY SYSCFG_FLAG_VREFINT_READYreuse of #define __HAL_SYSCFG_SRAM2_WRP_ENABLE __HAL_SYSCFG_SRAM2_WRP_0_31_ENABLEreuse of #define __HAL_VREFINT_OUT_DISABLE __HAL_SYSCFG_VREFINT_OUT_DISABLEreuse of #define __HAL_VREFINT_OUT_ENABLE __HAL_SYSCFG_VREFINT_OUT_ENABLEreuse of #define __HAL_CLEAR_FLAG __HAL_SYSCFG_CLEAR_FLAGreuse of #define __HAL_GET_FLAG __HAL_SYSCFG_GET_FLAGreuse of #define __HAL_FMC_BANK __HAL_SYSCFG_FMC_BANKreuse of #define __HAL_REMAPMEMORY_QUADSPI __HAL_SYSCFG_REMAPMEMORY_QUADSPIreuse of #define __HAL_REMAPMEMORY_FSMC __HAL_SYSCFG_REMAPMEMORY_FSMCreuse of #define __HAL_REMAPMEMORY_FMC_SDRAM __HAL_SYSCFG_REMAPMEMORY_FMC_SDRAMreuse of #define __HAL_REMAPMEMORY_FMC __HAL_SYSCFG_REMAPMEMORY_FMCreuse of #define __HAL_REMAPMEMORY_SRAM __HAL_SYSCFG_REMAPMEMORY_SRAMreuse of #define __HAL_REMAPMEMORY_SYSTEMFLASH __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASHreuse of #define __HAL_REMAPMEMORY_FLASH __HAL_SYSCFG_REMAPMEMORY_FLASHreuse of #define __HAL_GET_BOOT_MODE __HAL_SYSCFG_GET_BOOT_MODEreuse of #define AES_FLAG_CCF CRYP_FLAG_CCFreuse of #define AES_IT_ERR CRYP_IT_ERRreuse of #define AES_IT_CC CRYP_IT_CCreuse of #define HAL_LTDC_StructInitFromAdaptedCommandConfig HAL_LTDCEx_StructInitFromAdaptedCommandConfigreuse of #define HAL_LTDC_Relaod HAL_LTDC_Reloadreuse of #define HAL_LTDC_LineEvenCallback HAL_LTDC_LineEventCallbackreuse of #define HAL_UART_WakeupCallback HAL_UARTEx_WakeupCallbackreuse of #define HAL_TIMEx_ConfigCommutationEvent_DMA HAL_TIMEx_ConfigCommutEvent_DMAreuse of #define HAL_TIMEx_ConfigCommutationEvent_IT HAL_TIMEx_ConfigCommutEvent_ITreuse of #define HAL_TIMEx_ConfigCommutationEvent HAL_TIMEx_ConfigCommutEventreuse of #define HAL_TIMEx_CommutationCallback HAL_TIMEx_CommutCallbackreuse of #define HAL_TIM_SlaveConfigSynchronization_IT HAL_TIM_SlaveConfigSynchro_ITreuse of #define HAL_TIM_SlaveConfigSynchronization HAL_TIM_SlaveConfigSynchroreuse of #define HAL_TIMEx_DMACommutationCplt TIMEx_DMACommutationCpltreuse of #define HAL_TIM_DMACaptureCplt TIM_DMACaptureCpltreuse of #define HAL_TIM_DMAError TIM_DMAErrorreuse of #define HAL_TIM_DMADelayPulseCplt TIM_DMADelayPulseCpltreuse of #define HAL_SPI_FlushRxFifo HAL_SPIEx_FlushRxFiforeuse of #define HAL_SMBUS_SlaveListenCpltCallback HAL_SMBUS_ListenCpltCallbackreuse of #define HAL_SMBUS_SlaveAddrCallback HAL_SMBUS_AddrCallbackreuse of #define HAL_SMBUS_Slave_Listen_IT HAL_SMBUS_EnableListen_ITreuse of #define PWR_MODE_EVT PWR_PVD_MODE_NORMALreuse of #define BRE_BitNumber BRE_BIT_NUMBERreuse of #define LPLVDS_BitNumber LPLVDS_BIT_NUMBERreuse of #define MRLVDS_BitNumber MRLVDS_BIT_NUMBERreuse of #define ODSWEN_BitNumber ODSWEN_BIT_NUMBERreuse of #define ODEN_BitNumber ODEN_BIT_NUMBERreuse of #define FPDS_BitNumber FPDS_BIT_NUMBERreuse of #define EWUP_BitNumber EWUP_BIT_NUMBERreuse of #define PMODE_BitNumber PMODE_BIT_NUMBERreuse of #define PVDE_BitNumber PVDE_BIT_NUMBERreuse of #define DBP_BitNumber DBP_BIT_NUMBERreuse of #define CR_PMODE_BB CR_VOS_BBreuse of #define PMODE_BIT_NUMBER VOS_BIT_NUMBERreuse of #define CSR_OFFSET_BB PWR_CSR_OFFSET_BBreuse of #define CR_OFFSET_BB PWR_CR_OFFSET_BBreuse of #define PWR_MODE_EVENT_RISING_FALLING PWR_PVD_MODE_EVENT_RISING_FALLINGreuse of #define PWR_MODE_EVENT_FALLING PWR_PVD_MODE_EVENT_FALLINGreuse of #define PWR_MODE_EVENT_RISING PWR_PVD_MODE_EVENT_RISINGreuse of #define PWR_MODE_IT_RISING_FALLING PWR_PVD_MODE_IT_RISING_FALLINGreuse of #define PWR_MODE_IT_FALLING PWR_PVD_MODE_IT_FALLINGreuse of #define PWR_MODE_IT_RISING PWR_PVD_MODE_IT_RISINGreuse of #define PWR_MODE_NORMAL PWR_PVD_MODE_NORMALreuse of #define HAL_PWREx_PVMConfig HAL_PWREx_ConfigPVMreuse of #define HAL_PWREx_EnableSDADCAnalog HAL_PWREx_EnableSDADCreuse of #define HAL_PWREx_DisableSDADCAnalog HAL_PWREx_DisableSDADCreuse of #define HAL_PWREx_DeactivateOverDrive HAL_PWREx_DisableOverDrivereuse of #define HAL_PWREx_ActivateOverDrive HAL_PWREx_EnableOverDrivereuse of #define HAL_PWR_Vddio2MonitorCallback HAL_PWREx_Vddio2MonitorCallbackreuse of #define HAL_PWR_Vddio2Monitor_IRQHandler HAL_PWREx_Vddio2Monitor_IRQHandlerreuse of #define HAL_PWR_PVDLevelConfig HAL_PWR_ConfigPVDreuse of #define HAL_PWR_PVD_PVM_IRQHandler HAL_PWREx_PVD_PVM_IRQHandlerreuse of #define HAL_PWR_EnableVddio2Monitor HAL_PWREx_EnableVddio2Monitorreuse of #define HAL_PWR_EnableFlashPowerDown HAL_PWREx_EnableFlashPowerDownreuse of #define HAL_PWR_EnableBkUpReg HAL_PWREx_EnableBkUpRegreuse of #define HAL_PWR_DisableVddio2Monitor HAL_PWREx_DisableVddio2Monitorreuse of #define HAL_PWR_DisableFlashPowerDown HAL_PWREx_DisableFlashPowerDownreuse of #define HAL_PWR_DisableBkUpReg HAL_PWREx_DisableBkUpRegreuse of #define HAL_PWR_PVDConfig HAL_PWR_ConfigPVDreuse of #define HAL_I2C_Slave_Sequential_Receive_DMA HAL_I2C_Slave_Seq_Receive_DMAreuse of #define HAL_I2C_Slave_Sequential_Transmit_DMA HAL_I2C_Slave_Seq_Transmit_DMAreuse of #define HAL_I2C_Master_Sequential_Receive_DMA HAL_I2C_Master_Seq_Receive_DMAreuse of #define HAL_I2C_Master_Sequential_Transmit_DMA HAL_I2C_Master_Seq_Transmit_DMAreuse of #define HAL_I2C_Slave_Sequential_Receive_IT HAL_I2C_Slave_Seq_Receive_ITreuse of #define HAL_I2C_Slave_Sequential_Transmit_IT HAL_I2C_Slave_Seq_Transmit_ITreuse of #define HAL_I2C_Master_Sequential_Receive_IT HAL_I2C_Master_Seq_Receive_ITreuse of #define HAL_I2C_Master_Sequential_Transmit_IT HAL_I2C_Master_Seq_Transmit_ITreuse of #define HAL_I2CFastModePlusConfig(SYSCFG_I2CFastModePlus,cmd) ((cmd == ENABLE)? HAL_I2CEx_EnableFastModePlus(SYSCFG_I2CFastModePlus): HAL_I2CEx_DisableFastModePlus(SYSCFG_I2CFastModePlus))reuse of #define HAL_FMPI2CEx_DigitalFilter_Config HAL_FMPI2CEx_ConfigDigitalFilterreuse of #define HAL_FMPI2CEx_AnalogFilter_Config HAL_FMPI2CEx_ConfigAnalogFilterreuse of #define HAL_I2CEx_DigitalFilter_Config HAL_I2CEx_ConfigDigitalFilterreuse of #define HAL_I2CEx_AnalogFilter_Config HAL_I2CEx_ConfigAnalogFilterreuse of #define HAL_DATA_EEPROMEx_Program HAL_FLASHEx_DATAEEPROM_Programreuse of #define HAL_DATA_EEPROMEx_Erase HAL_FLASHEx_DATAEEPROM_Erasereuse of #define HAL_DATA_EEPROMEx_Lock HAL_FLASHEx_DATAEEPROM_Lockreuse of #define HAL_DATA_EEPROMEx_Unlock HAL_FLASHEx_DATAEEPROM_Unlockreuse of #define FLASH_DisableRunPowerDown HAL_FLASHEx_DisableRunPowerDownreuse of #define FLASH_EnableRunPowerDown HAL_FLASHEx_EnableRunPowerDownreuse of #define FLASH_HalfPageProgram HAL_FLASHEx_HalfPageProgramreuse of #define HAL_ADC_EnableBufferSensor_Cmd(cmd) (((cmd )==ENABLE) ? HAL_ADCEx_EnableVREFINTTempSensor() : HAL_ADCEx_DisableVREFINTTempSensor())reuse of #define HAL_ADC_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINT() : HAL_ADCEx_DisableVREFINT())reuse of #define HAL_VREFINT_Cmd(cmd) (((cmd)==ENABLE)? HAL_SYSCFG_EnableVREFINT() : HAL_SYSCFG_DisableVREFINT())reuse of #define HAL_Lock_Cmd(cmd) (((cmd)==ENABLE) ? HAL_SYSCFG_Enable_Lock_VREFINT() : HAL_SYSCFG_Disable_Lock_VREFINT())reuse of #define HAL_VREFINT_OutputSelect HAL_SYSCFG_VREFINT_OutputSelectreuse of #define HAL_DBG_LowPowerConfig(Periph,cmd) (((cmd )==ENABLE)? HAL_DBGMCU_DBG_EnableLowPowerConfig(Periph) : HAL_DBGMCU_DBG_DisableLowPowerConfig(Periph))reuse of #define HAL_DisableDBGStandbyMode HAL_DBGMCU_DisableDBGStandbyModereuse of #define HAL_EnableDBGStandbyMode HAL_DBGMCU_EnableDBGStandbyModereuse of #define HAL_DisableDBGStopMode HAL_DBGMCU_DisableDBGStopModereuse of #define HAL_EnableDBGStopMode HAL_DBGMCU_EnableDBGStopModereuse of #define HAL_DisableDBGSleepMode HAL_DBGMCU_DisableDBGSleepModereuse of #define HAL_EnableDBGSleepMode HAL_DBGMCU_EnableDBGSleepModereuse of #define HAL_HASHEx_SHA256_Accumulate_End_IT HAL_HASHEx_SHA256_Accmlt_End_ITreuse of #define HAL_HASHEx_SHA256_Accumulate_IT HAL_HASHEx_SHA256_Accmlt_ITreuse of #define HAL_HASHEx_SHA256_Accumulate_End HAL_HASHEx_SHA256_Accmlt_Endreuse of #define HAL_HASHEx_SHA256_Accumulate HAL_HASHEx_SHA256_Accmltreuse of #define HAL_HASHEx_SHA224_Accumulate_End_IT HAL_HASHEx_SHA224_Accmlt_End_ITreuse of #define HAL_HASHEx_SHA224_Accumulate_IT HAL_HASHEx_SHA224_Accmlt_ITreuse of #define HAL_HASHEx_SHA224_Accumulate_End HAL_HASHEx_SHA224_Accmlt_Endreuse of #define HAL_HASHEx_SHA224_Accumulate HAL_HASHEx_SHA224_Accmltreuse of #define HAL_HASH_SHA1_Accumulate_End_IT HAL_HASH_SHA1_Accmlt_End_ITreuse of #define HAL_HASH_SHA1_Accumulate_IT HAL_HASH_SHA1_Accmlt_ITreuse of #define HAL_HASH_SHA1_Accumulate_End HAL_HASH_SHA1_Accmlt_Endreuse of #define HAL_HASH_SHA1_Accumulate HAL_HASH_SHA1_Accmltreuse of #define HAL_HASH_MD5_Accumulate_End_IT HAL_HASH_MD5_Accmlt_End_ITreuse of #define HAL_HASH_MD5_Accumulate_IT HAL_HASH_MD5_Accmlt_ITreuse of #define HAL_HASH_MD5_Accumulate_End HAL_HASH_MD5_Accmlt_Endreuse of #define HAL_HASH_MD5_Accumulate HAL_HASH_MD5_Accmltreuse of #define HASH_HMACKeyType_LongKey HASH_HMAC_KEYTYPE_LONGKEYreuse of #define HASH_HMACKeyType_ShortKey HASH_HMAC_KEYTYPE_SHORTKEYreuse of #define HASH_AlgoMode_HMAC HASH_ALGOMODE_HMACreuse of #define HASH_AlgoMode_HASH HASH_ALGOMODE_HASHreuse of #define HASH_AlgoSelection_MD5 HASH_ALGOSELECTION_MD5reuse of #define HASH_AlgoSelection_SHA256 HASH_ALGOSELECTION_SHA256reuse of #define HASH_AlgoSelection_SHA224 HASH_ALGOSELECTION_SHA224reuse of #define HASH_AlgoSelection_SHA1 HASH_ALGOSELECTION_SHA1reuse of #define HAL_HMAC_SHA256_Finish HAL_HASH_SHA256_Finishreuse of #define HAL_HMAC_SHA224_Finish HAL_HASH_SHA224_Finishreuse of #define HAL_HMAC_SHA1_Finish HAL_HASH_SHA1_Finishreuse of #define HAL_HMAC_MD5_Finish HAL_HASH_MD5_Finishreuse of #define HAL_HASHPhaseTypeDef HAL_HASH_PhaseTypeDefreuse of #define HAL_HASH_STATETypeDef HAL_HASH_StateTypeDefreuse of #define HAL_HASHEx_IRQHandler HAL_HASH_IRQHandlerreuse of #define HAL_CRYP_ComputationCpltCallback HAL_CRYPEx_ComputationCpltCallbackreuse of #define HAL_DMA2D_DisableCLUT HAL_DMA2D_CLUTLoading_Abortreuse of #define CM_A4 DMA2D_INPUT_A4reuse of #define CM_A8 DMA2D_INPUT_A8reuse of #define CM_L4 DMA2D_INPUT_L4reuse of #define CM_AL88 DMA2D_INPUT_AL88reuse of #define CM_AL44 DMA2D_INPUT_AL44reuse of #define CM_L8 DMA2D_INPUT_L8reuse of #define CM_ARGB4444 DMA2D_INPUT_ARGB4444reuse of #define CM_ARGB1555 DMA2D_INPUT_ARGB1555reuse of #define CM_RGB565 DMA2D_INPUT_RGB565reuse of #define CM_RGB888 DMA2D_INPUT_RGB888reuse of #define CM_ARGB8888 DMA2D_INPUT_ARGB8888reuse of #define DMA2D_ARGB4444 DMA2D_OUTPUT_ARGB4444reuse of #define DMA2D_ARGB1555 DMA2D_OUTPUT_ARGB1555reuse of #define DMA2D_RGB565 DMA2D_OUTPUT_RGB565reuse of #define DMA2D_RGB888 DMA2D_OUTPUT_RGB888reuse of #define DMA2D_ARGB8888 DMA2D_OUTPUT_ARGB8888reuse of #define HAL_DCMI_DisableCROP HAL_DCMI_DisableCropreuse of #define HAL_DCMI_EnableCROP HAL_DCMI_EnableCropreuse of #define HAL_DCMI_ConfigCROP HAL_DCMI_ConfigCropreuse of #define DCMI_FLAG_OVFMI DCMI_FLAG_OVRMIreuse of #define DCMI_FLAG_OVFRI DCMI_FLAG_OVRRIreuse of #define DCMI_IT_OVF DCMI_IT_OVRreuse of #define HAL_DCMI_ERROR_OVF HAL_DCMI_ERROR_OVRreuse of #define ETH_TxPacketConfig ETH_TxPacketConfigTypeDefreuse of #define ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE 0x00000001Ureuse of #define ETH_MAC_SMALL_FIFO_RW_ACTIVE 0x00000006Ureuse of #define ETH_MAC_SMALL_FIFO_WRITE_ACTIVE 0x00000004Ureuse of #define ETH_MAC_SMALL_FIFO_READ_ACTIVE 0x00000002Ureuse of #define ETH_MAC_SMALL_FIFO_NOTACTIVE 0x00000000Ureuse of #define ETH_MAC_RXFIFO_WRITE_ACTIVE 0x00000010Ureuse of #define ETH_MAC_READCONTROLLER_FLUSHING 0x00000060Ureuse of #define ETH_MAC_READCONTROLLER_READING_STATUS 0x00000040Ureuse of #define ETH_MAC_READCONTROLLER_READING_DATA 0x00000020Ureuse of #define ETH_MAC_READCONTROLLER_IDLE 0x00000000Ureuse of #define ETH_MAC_RXFIFO_FULL 0x00000300Ureuse of #define ETH_MAC_RXFIFO_ABOVE_THRESHOLD 0x00000200Ureuse of #define ETH_MAC_RXFIFO_BELOW_THRESHOLD 0x00000100Ureuse of #define ETH_MAC_RXFIFO_EMPTY 0x00000000Ureuse of #define ETH_MAC_MII_TRANSMIT_ACTIVE 0x00010000Ureuse of #define ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING 0x00060000Ureuse of #define ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF 0x00040000Ureuse of #define ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING 0x00020000Ureuse of #define ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE 0x00000000Ureuse of #define ETH_MAC_TRANSMISSION_PAUSE 0x00080000Ureuse of #define ETH_MAC_TXFIFO_WRITING 0x00300000Ureuse of #define ETH_MAC_TXFIFO_WAITING 0x00200000Ureuse of #define ETH_MAC_TXFIFO_READ 0x00100000Ureuse of #define ETH_MAC_TXFIFO_IDLE 0x00000000Ureuse of #define ETH_MAC_TXFIFO_WRITE_ACTIVE 0x00400000Ureuse of #define ETH_MAC_TXFIFONOT_EMPTY 0x01000000Ureuse of #define ETH_MAC_TXFIFO_FULL 0x02000000Ureuse of #define ETH_MMCRGUFCR 0x000001C4Ureuse of #define ETH_MMCRFAECR 0x00000198Ureuse of #define ETH_MMCRFCECR 0x00000194Ureuse of #define ETH_MMCTGFCR 0x00000168Ureuse of #define ETH_MMCTGFMSCCR 0x00000150Ureuse of #define ETH_MMCTGFSCCR 0x0000014CUreuse of #define ETH_MMCTIMR 0x00000110Ureuse of #define ETH_MMCRIMR 0x0000010CUreuse of #define ETH_MMCTIR 0x00000108Ureuse of #define ETH_MMCRIR 0x00000104Ureuse of #define ETH_MMCCR 0x00000100Ureuse of #define DMAOMR_CLEAR_MASK ETH_DMAOMR_CLEAR_MASKreuse of #define MACFCR_CLEAR_MASK ETH_MACFCR_CLEAR_MASKreuse of #define MACCR_CLEAR_MASK ETH_MACCR_CLEAR_MASKreuse of #define MACMIIAR_CR_MASK ETH_MACMIIAR_CR_MASKreuse of #define JUMBO_FRAME_PAYLOAD ETH_JUMBO_FRAME_PAYLOADreuse of #define MAX_ETH_PAYLOAD ETH_MAX_ETH_PAYLOADreuse of #define MIN_ETH_PAYLOAD ETH_MIN_ETH_PAYLOADreuse of #define VLAN_TAG ETH_VLAN_TAGreuse of #define CAN_TXSTATUS_PENDING ((uint8_t)0x02U)reuse of #define CAN_TXSTATUS_OK ((uint8_t)0x01U)reuse of #define CAN_TXSTATUS_FAILED ((uint8_t)0x00U)reuse of #define SLAK_TIMEOUT CAN_TIMEOUT_VALUEreuse of #define INAK_TIMEOUT CAN_TIMEOUT_VALUEreuse of #define CAN_IT_RQCP2 CAN_IT_TMEreuse of #define CAN_IT_RQCP1 CAN_IT_TMEreuse of #define CAN_IT_RQCP0 CAN_IT_TMEreuse of #define CAN_FilterFIFO1 CAN_FILTER_FIFO1reuse of #define CAN_FilterFIFO0 CAN_FILTER_FIFO0reuse of #define CFR_BASE WWDG_CFR_BASEreuse of #define USARTNACK_DISABLED USART_NACK_DISABLEreuse of #define USARTNACK_ENABLED USART_NACK_ENABLEreuse of #define USART_CLOCK_ENABLED USART_CLOCK_ENABLEreuse of #define USART_CLOCK_DISABLED USART_CLOCK_DISABLEreuse of #define UART_WAKEUPMETHODE_ADDRESSMARK UART_WAKEUPMETHOD_ADDRESSMARKreuse of #define UART_WAKEUPMETHODE_IDLELINE UART_WAKEUPMETHOD_IDLELINEreuse of #define __DIV_LPUART UART_DIV_LPUARTreuse of #define __UART_BRR_SAMPLING8 UART_BRR_SAMPLING8reuse of #define __DIVFRAQ_SAMPLING8 UART_DIVFRAQ_SAMPLING8reuse of #define __DIVMANT_SAMPLING8 UART_DIVMANT_SAMPLING8reuse of #define __DIV_SAMPLING8 UART_DIV_SAMPLING8reuse of #define __UART_BRR_SAMPLING16 UART_BRR_SAMPLING16reuse of #define __DIVFRAQ_SAMPLING16 UART_DIVFRAQ_SAMPLING16reuse of #define __DIVMANT_SAMPLING16 UART_DIVMANT_SAMPLING16reuse of #define __DIV_SAMPLING16 UART_DIV_SAMPLING16reuse of #define __HAL_UART_ONEBIT_DISABLE __HAL_UART_ONE_BIT_SAMPLE_DISABLEreuse of #define __HAL_UART_ONEBIT_ENABLE __HAL_UART_ONE_BIT_SAMPLE_ENABLEreuse of #define UART_ONE_BIT_SAMPLE_ENABLED UART_ONE_BIT_SAMPLE_ENABLEreuse of #define UART_ONE_BIT_SAMPLE_DISABLED UART_ONE_BIT_SAMPLE_DISABLEreuse of #define UART_ONEBIT_SAMPLING_ENABLED UART_ONE_BIT_SAMPLE_ENABLEreuse of #define UART_ONEBIT_SAMPLING_DISABLED UART_ONE_BIT_SAMPLE_DISABLEreuse of #define TSC_SYNC_POL_RISE_HIGH TSC_SYNC_POLARITY_RISINGreuse of #define TSC_SYNC_POL_FALL TSC_SYNC_POLARITY_FALLINGreuse of #define TIM_DMABurstLength_18Transfers TIM_DMABURSTLENGTH_18TRANSFERSreuse of #define TIM_DMABurstLength_17Transfers TIM_DMABURSTLENGTH_17TRANSFERSreuse of #define TIM_DMABurstLength_16Transfers TIM_DMABURSTLENGTH_16TRANSFERSreuse of #define TIM_DMABurstLength_15Transfers TIM_DMABURSTLENGTH_15TRANSFERSreuse of #define TIM_DMABurstLength_14Transfers TIM_DMABURSTLENGTH_14TRANSFERSreuse of #define TIM_DMABurstLength_13Transfers TIM_DMABURSTLENGTH_13TRANSFERSreuse of #define TIM_DMABurstLength_12Transfers TIM_DMABURSTLENGTH_12TRANSFERSreuse of #define TIM_DMABurstLength_11Transfers TIM_DMABURSTLENGTH_11TRANSFERSreuse of #define TIM_DMABurstLength_10Transfers TIM_DMABURSTLENGTH_10TRANSFERSreuse of #define TIM_DMABurstLength_9Transfers TIM_DMABURSTLENGTH_9TRANSFERSreuse of #define TIM_DMABurstLength_8Transfers TIM_DMABURSTLENGTH_8TRANSFERSreuse of #define TIM_DMABurstLength_7Transfers TIM_DMABURSTLENGTH_7TRANSFERSreuse of #define TIM_DMABurstLength_6Transfers TIM_DMABURSTLENGTH_6TRANSFERSreuse of #define TIM_DMABurstLength_5Transfers TIM_DMABURSTLENGTH_5TRANSFERSreuse of #define TIM_DMABurstLength_4Transfers TIM_DMABURSTLENGTH_4TRANSFERSreuse of #define TIM_DMABurstLength_3Transfers TIM_DMABURSTLENGTH_3TRANSFERSreuse of #define TIM_DMABurstLength_2Transfers TIM_DMABURSTLENGTH_2TRANSFERSreuse of #define TIM_DMABurstLength_1Transfer TIM_DMABURSTLENGTH_1TRANSFERreuse of #define TIM_EventSource_Break2 TIM_EVENTSOURCE_BREAK2reuse of #define TIM_EventSource_Break TIM_EVENTSOURCE_BREAKreuse of #define TIM_EventSource_Trigger TIM_EVENTSOURCE_TRIGGERreuse of #define TIM_EventSource_COM TIM_EVENTSOURCE_COMreuse of #define TIM_EventSource_CC4 TIM_EVENTSOURCE_CC4reuse of #define TIM_EventSource_CC3 TIM_EVENTSOURCE_CC3reuse of #define TIM_EventSource_CC2 TIM_EVENTSOURCE_CC2reuse of #define TIM_EventSource_CC1 TIM_EVENTSOURCE_CC1reuse of #define TIM_EventSource_Update TIM_EVENTSOURCE_UPDATEreuse of #define TIM_DMABase_OR TIM_DMABASE_ORreuse of #define TIM_DMABase_OR3 TIM_DMABASE_OR3reuse of #define TIM_DMABase_OR2 TIM_DMABASE_OR2reuse of #define TIM_DMABase_CCR6 TIM_DMABASE_CCR6reuse of #define TIM_DMABase_CCR5 TIM_DMABASE_CCR5reuse of #define TIM_DMABase_CCMR3 TIM_DMABASE_CCMR3reuse of #define TIM_DMABase_OR1 TIM_DMABASE_OR1reuse of #define TIM_DMABase_DMAR TIM_DMABASE_DMARreuse of #define TIM_DMABase_DCR TIM_DMABASE_DCRreuse of #define TIM_DMABase_BDTR TIM_DMABASE_BDTRreuse of #define TIM_DMABase_CCR4 TIM_DMABASE_CCR4reuse of #define TIM_DMABase_CCR3 TIM_DMABASE_CCR3reuse of #define TIM_DMABase_CCR2 TIM_DMABASE_CCR2reuse of #define TIM_DMABase_CCR1 TIM_DMABASE_CCR1reuse of #define TIM_DMABase_RCR TIM_DMABASE_RCRreuse of #define TIM_DMABase_ARR TIM_DMABASE_ARRreuse of #define TIM_DMABase_PSC TIM_DMABASE_PSCreuse of #define TIM_DMABase_CNT TIM_DMABASE_CNTreuse of #define TIM_DMABase_CCER TIM_DMABASE_CCERreuse of #define TIM_DMABase_CCMR2 TIM_DMABASE_CCMR2reuse of #define TIM_DMABase_CCMR1 TIM_DMABASE_CCMR1reuse of #define TIM_DMABase_EGR TIM_DMABASE_EGRreuse of #define TIM_DMABase_SR TIM_DMABASE_SRreuse of #define TIM_DMABase_DIER TIM_DMABASE_DIERreuse of #define TIM_DMABase_SMCR TIM_DMABASE_SMCRreuse of #define TIM_DMABase_CR2 TIM_DMABASE_CR2reuse of #define TIM_DMABase_CR1 TIM_DMABASE_CR1reuse of #define CCER_CCxNE_MASK TIM_CCER_CCxNE_MASKreuse of #define CCER_CCxE_MASK TIM_CCER_CCxE_MASKreuse of #define SPI_NSS_PULSE_ENABLED SPI_NSS_PULSE_ENABLEreuse of #define SPI_NSS_PULSE_DISABLED SPI_NSS_PULSE_DISABLEreuse of #define SPI_CRCCALCULATION_ENABLED SPI_CRCCALCULATION_ENABLEreuse of #define SPI_CRCCALCULATION_DISABLED SPI_CRCCALCULATION_DISABLEreuse of #define SPI_TIMODE_ENABLED SPI_TIMODE_ENABLEreuse of #define SPI_TIMODE_DISABLED SPI_TIMODE_DISABLEreuse of #define HAL_SMBUS_STATE_SLAVE_LISTEN HAL_SMBUS_STATE_LISTENreuse of #define SMBUS_PEC_ENABLED SMBUS_PEC_ENABLEreuse of #define SMBUS_PEC_DISABLED SMBUS_PEC_DISABLEreuse of #define SMBUS_ANALOGFILTER_DISABLED SMBUS_ANALOGFILTER_DISABLEreuse of #define SMBUS_ANALOGFILTER_ENABLED SMBUS_ANALOGFILTER_ENABLEreuse of #define SMBUS_NOSTRETCH_ENABLED SMBUS_NOSTRETCH_ENABLEreuse of #define SMBUS_NOSTRETCH_DISABLED SMBUS_NOSTRETCH_DISABLEreuse of #define SMBUS_GENERALCALL_ENABLED SMBUS_GENERALCALL_ENABLEreuse of #define SMBUS_GENERALCALL_DISABLED SMBUS_GENERALCALL_DISABLEreuse of #define SMBUS_DUALADDRESS_ENABLED SMBUS_DUALADDRESS_ENABLEreuse of #define SMBUS_DUALADDRESS_DISABLED SMBUS_DUALADDRESS_DISABLEreuse of #define SMARTCARD_LASTBIT_ENABLED SMARTCARD_LASTBIT_ENABLEreuse of #define SMARTCARD_LASTBIT_DISABLED SMARTCARD_LASTBIT_DISABLEreuse of #define SMARTCARD_TIMEOUT_ENABLED SMARTCARD_TIMEOUT_ENABLEreuse of #define SMARTCARD_TIMEOUT_DISABLED SMARTCARD_TIMEOUT_DISABLEreuse of #define SMARTCARD_ONEBIT_SAMPLING_ENABLE SMARTCARD_ONE_BIT_SAMPLE_ENABLEreuse of #define SMARTCARD_ONEBIT_SAMPLING_DISABLE SMARTCARD_ONE_BIT_SAMPLE_DISABLEreuse of #define SMARTCARD_ONEBIT_SAMPLING_ENABLED SMARTCARD_ONE_BIT_SAMPLE_ENABLEreuse of #define SMARTCARD_ONEBIT_SAMPLING_DISABLED SMARTCARD_ONE_BIT_SAMPLE_DISABLEreuse of #define SMARTCARD_NACK_DISABLED SMARTCARD_NACK_DISABLEreuse of #define SMARTCARD_NACK_ENABLED SMARTCARD_NACK_ENABLEreuse of #define RTC_ALL_TAMPER_INTERRUPT RTC_IT_TAMPreuse of #define RTC_TAMPER3_INTERRUPT RTC_IT_TAMP3reuse of #define RTC_TAMPER2_INTERRUPT RTC_IT_TAMP2reuse of #define RTC_TAMPER1_INTERRUPT RTC_IT_TAMP1reuse of #define RTC_TAMPCR_TAMPXIE RTC_TAMPER_IT_ENABLE_BITS_MASKreuse of #define RTC_TAMPCR_TAMPXE RTC_TAMPER_ENABLE_BITS_MASKreuse of #define RTC_TAMPERPIN_PI8 RTC_TAMPERPIN_POS1reuse of #define RTC_TAMPERPIN_PA0 RTC_TAMPERPIN_POS1reuse of #define RTC_TAMPERPIN_PC13 RTC_TAMPERPIN_DEFAULTreuse of #define RTC_OUTPUT_REMAP_PB2 RTC_OUTPUT_REMAP_POS1reuse of #define RTC_OUTPUT_REMAP_PB14 RTC_OUTPUT_REMAP_POS1reuse of #define RTC_OUTPUT_REMAP_PC13 RTC_OUTPUT_REMAP_NONEreuse of #define RTC_TIMESTAMPPIN_PC1 RTC_TIMESTAMPPIN_POS2reuse of #define RTC_TIMESTAMPPIN_PI8 RTC_TIMESTAMPPIN_POS1reuse of #define RTC_TIMESTAMPPIN_PA0 RTC_TIMESTAMPPIN_POS1reuse of #define RTC_TIMESTAMPPIN_PC13 RTC_TIMESTAMPPIN_DEFAULTreuse of #define RTC_TAMPER1_2_3_INTERRUPT RTC_ALL_TAMPER_INTERRUPTreuse of #define RTC_TAMPER1_2_INTERRUPT RTC_ALL_TAMPER_INTERRUPTreuse of #define RTC_TAMPERERASEBACKUP_ENABLED RTC_TAMPER_ERASE_BACKUP_ENABLEreuse of #define RTC_MASKTAMPERFLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLEreuse of #define RTC_MASKTAMPERFLAG_DISABLED RTC_TAMPERMASK_FLAG_DISABLEreuse of #define RTC_TAMPERMASK_FLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLEreuse of #define RTC_TAMPERMASK_FLAG_DISABLED RTC_TAMPERMASK_FLAG_DISABLEreuse of #define RTC_TAMPERERASEBACKUP_DISABLED RTC_TAMPER_ERASE_BACKUP_DISABLEreuse of #define RTC_ALARMSUBSECONDMASK_None RTC_ALARMSUBSECONDMASK_NONEreuse of #define FORMAT_BCD RTC_FORMAT_BCDreuse of #define FORMAT_BIN RTC_FORMAT_BINreuse of #define PCCARD_TIMEOUT HAL_PCCARD_STATUS_TIMEOUTreuse of #define PCCARD_ERROR HAL_PCCARD_STATUS_ERRORreuse of #define PCCARD_ONGOING HAL_PCCARD_STATUS_ONGOINGreuse of #define PCCARD_SUCCESS HAL_PCCARD_STATUS_SUCCESSreuse of #define PCCARD_StatusTypedef HAL_PCCARD_StatusTypeDefreuse of #define CF_IDENTIFY_CMD ATA_IDENTIFY_CMDreuse of #define CF_ERASE_SECTOR_CMD ATA_ERASE_SECTOR_CMDreuse of #define CF_WRITE_SECTOR_CMD ATA_WRITE_SECTOR_CMDreuse of #define CF_READ_SECTOR_CMD ATA_READ_SECTOR_CMDreuse of #define CF_COMMON_DATA_AREA ATA_COMMON_DATA_AREAreuse of #define CF_STATUS_CMD_ALTERNATE ATA_STATUS_CMD_ALTERNATEreuse of #define CF_STATUS_CMD ATA_STATUS_CMDreuse of #define CF_CARD_HEAD ATA_CARD_HEADreuse of #define CF_CYLINDER_HIGH ATA_CYLINDER_HIGHreuse of #define CF_CYLINDER_LOW ATA_CYLINDER_LOWreuse of #define CF_SECTOR_NUMBER ATA_SECTOR_NUMBERreuse of #define CF_SECTOR_COUNT ATA_SECTOR_COUNTreuse of #define CF_DATA ATA_DATAreuse of #define I2S_CLOCK_SYSCLK I2S_CLOCK_PLLreuse of #define I2S_STANDARD_PHILLIPS I2S_STANDARD_PHILIPSreuse of #define OPAMP_PGACONNECT_VM1 OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1reuse of #define OPAMP_PGACONNECT_VM0 OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0reuse of #define OPAMP_PGACONNECT_NO OPAMP_PGA_CONNECT_INVERTINGINPUT_NOreuse of #define OPAMP_INVERTINGINPUT_VINM OPAMP_SEC_INVERTINGINPUT_IO1reuse of #define OPAMP_SEC_INVERTINGINPUT_VM1 OPAMP_SEC_INVERTINGINPUT_IO1reuse of #define OPAMP_SEC_INVERTINGINPUT_VM0 OPAMP_SEC_INVERTINGINPUT_IO0reuse of #define IOPAMP_INVERTINGINPUT_VM1 OPAMP_INVERTINGINPUT_IO1reuse of #define IOPAMP_INVERTINGINPUT_VM0 OPAMP_INVERTINGINPUT_IO0reuse of #define OPAMP_INVERTINGINPUT_VM1 OPAMP_INVERTINGINPUT_IO1reuse of #define OPAMP_INVERTINGINPUT_VM0 OPAMP_INVERTINGINPUT_IO0reuse of #define OPAMP_SEC_NONINVERTINGINPUT_VP3 OPAMP_SEC_NONINVERTINGINPUT_IO3reuse of #define OPAMP_SEC_NONINVERTINGINPUT_VP2 OPAMP_SEC_NONINVERTINGINPUT_IO2reuse of #define OPAMP_SEC_NONINVERTINGINPUT_VP1 OPAMP_SEC_NONINVERTINGINPUT_IO1reuse of #define OPAMP_SEC_NONINVERTINGINPUT_VP0 OPAMP_SEC_NONINVERTINGINPUT_IO0reuse of #define OPAMP_NONINVERTINGINPUT_VP3 OPAMP_NONINVERTINGINPUT_IO3reuse of #define OPAMP_NONINVERTINGINPUT_VP2 OPAMP_NONINVERTINGINPUT_IO2reuse of #define OPAMP_NONINVERTINGINPUT_VP1 OPAMP_NONINVERTINGINPUT_IO1reuse of #define OPAMP_NONINVERTINGINPUT_VP0 OPAMP_NONINVERTINGINPUT_IO0reuse of #define __NOR_ADDR_SHIFT NOR_ADDR_SHIFTreuse of #define __NOR_WRITE NOR_WRITEreuse of #define NOR_TIMEOUT HAL_NOR_STATUS_TIMEOUTreuse of #define NOR_ERROR HAL_NOR_STATUS_ERRORreuse of #define NOR_ONGOING HAL_NOR_STATUS_ONGOINGreuse of #define NOR_SUCCESS HAL_NOR_STATUS_SUCCESSreuse of #define NOR_StatusTypedef HAL_NOR_StatusTypeDefreuse of #define __ADDR_4th_CYCLE ADDR_4TH_CYCLEreuse of #define __ADDR_3rd_CYCLE ADDR_3RD_CYCLEreuse of #define __ADDR_2nd_CYCLE ADDR_2ND_CYCLEreuse of #define __ADDR_1st_CYCLE ADDR_1ST_CYCLEreuse of #define __ARRAY_ADDRESS ARRAY_ADDRESSreuse of #define NAND_AddressTypedef NAND_AddressTypeDefreuse of #define HAL_NAND_Write_SpareArea HAL_NAND_Write_SpareArea_8breuse of #define HAL_NAND_Read_SpareArea HAL_NAND_Read_SpareArea_8breuse of #define HAL_NAND_Write_Page HAL_NAND_Write_Page_8breuse of #define HAL_NAND_Read_Page HAL_NAND_Read_Page_8breuse of #define HAL_LPTIM_ReadCompare HAL_LPTIM_ReadCapturedValuereuse of #define LPTIM_TRIGSAMPLETIME_8TRANSITION LPTIM_TRIGSAMPLETIME_8TRANSITIONSreuse of #define LPTIM_TRIGSAMPLETIME_4TRANSITION LPTIM_TRIGSAMPLETIME_4TRANSITIONSreuse of #define LPTIM_TRIGSAMPLETIME_2TRANSITION LPTIM_TRIGSAMPLETIME_2TRANSITIONSreuse of #define LPTIM_TRIGSAMPLETIME_8TRANSISTIONS LPTIM_TRIGSAMPLETIME_8TRANSITIONSreuse of #define LPTIM_TRIGSAMPLETIME_4TRANSISTIONS LPTIM_TRIGSAMPLETIME_4TRANSITIONSreuse of #define LPTIM_TRIGSAMPLETIME_2TRANSISTIONS LPTIM_TRIGSAMPLETIME_2TRANSITIONSreuse of #define LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION LPTIM_TRIGSAMPLETIME_DIRECTTRANSITIONreuse of #define LPTIM_CLOCKPOLARITY_BOTHEDGES LPTIM_CLOCKPOLARITY_RISING_FALLINGreuse of #define LPTIM_CLOCKPOLARITY_FALLINGEDGE LPTIM_CLOCKPOLARITY_FALLINGreuse of #define LPTIM_CLOCKPOLARITY_RISINGEDGE LPTIM_CLOCKPOLARITY_RISINGreuse of #define LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS LPTIM_CLOCKSAMPLETIME_8TRANSITIONSreuse of #define LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS LPTIM_CLOCKSAMPLETIME_4TRANSITIONSreuse of #define LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS LPTIM_CLOCKSAMPLETIME_2TRANSITIONSreuse of #define LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITIONreuse of #define KR_KEY_DWA IWDG_KEY_WRITE_ACCESS_DISABLEreuse of #define KR_KEY_EWA IWDG_KEY_WRITE_ACCESS_ENABLEreuse of #define KR_KEY_ENABLE IWDG_KEY_ENABLEreuse of #define KR_KEY_RELOAD IWDG_KEY_RELOADreuse of #define IRDA_ONE_BIT_SAMPLE_ENABLED IRDA_ONE_BIT_SAMPLE_ENABLEreuse of #define IRDA_ONE_BIT_SAMPLE_DISABLED IRDA_ONE_BIT_SAMPLE_DISABLEreuse of #define HAL_I2C_STATE_SLAVE_BUSY_RX HAL_I2C_STATE_BUSY_RXreuse of #define HAL_I2C_STATE_SLAVE_BUSY_TX HAL_I2C_STATE_BUSY_TXreuse of #define HAL_I2C_STATE_MASTER_BUSY_RX HAL_I2C_STATE_BUSY_RXreuse of #define HAL_I2C_STATE_MASTER_BUSY_TX HAL_I2C_STATE_BUSY_TXreuse of #define HAL_I2C_STATE_MEM_BUSY_RX HAL_I2C_STATE_BUSY_RXreuse of #define HAL_I2C_STATE_MEM_BUSY_TX HAL_I2C_STATE_BUSY_TXreuse of #define I2C_ANALOGFILTER_DISABLED I2C_ANALOGFILTER_DISABLEreuse of #define I2C_ANALOGFILTER_ENABLED I2C_ANALOGFILTER_ENABLEreuse of #define I2C_NOSTRETCH_ENABLED I2C_NOSTRETCH_ENABLEreuse of #define I2C_NOSTRETCH_DISABLED I2C_NOSTRETCH_DISABLEreuse of #define I2C_GENERALCALL_ENABLED I2C_GENERALCALL_ENABLEreuse of #define I2C_GENERALCALL_DISABLED I2C_GENERALCALL_DISABLEreuse of #define I2C_DUALADDRESS_ENABLED I2C_DUALADDRESS_ENABLEreuse of #define I2C_DUALADDRESS_DISABLED I2C_DUALADDRESS_DISABLEreuse of #define __HAL_HRTIM_GetCompare __HAL_HRTIM_GETCOMPAREreuse of #define __HAL_HRTIM_SetCompare __HAL_HRTIM_SETCOMPAREreuse of /*!< COMPX output generic naming: connected to LPTIM 
                                                                       input 1 for COMP1, LPTIM input 2 for COMP2 */reuse of /** @defgroup HAL_COMP_Aliased_Defines HAL COMP Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_CEC_Aliased_Defines HAL CEC Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /* STM32H5 */reuse of /* STM32U5 */reuse of /* STM32H7 */reuse of /** @defgroup HAL_ADC_Aliased_Defines HAL ADC Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /* STM32H7 || STM32MP1 */reuse of /** @defgroup HAL_AES_Aliased_Defines HAL CRYP Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    stm32_hal_legacy.h
  * @author  MCD Application Team
  * @brief   This file contains aliases definition for the STM32Cube HAL constants
  *          macros and functions maintained for legacy purpose.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2021 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of /Users/jie/Documents/posixGen_Demos-main/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/Legacyreuse of type mentionreuse of (unnamed class/struct/union)reuse of RCC_PLLI2SInitTypeDefreuse of HAL_RCCEx_DisablePLLSAIreuse of HAL_RCCEx_EnablePLLSAIreuse of RCC_PLLSAIInitTypeDef *reuse of struct <unnamed> *reuse of PLLSAIInitreuse of HAL_RCCEx_DisablePLLI2Sreuse of HAL_RCCEx_EnablePLLI2Sreuse of RCC_PLLI2SInitTypeDef *reuse of PLLI2SInitreuse of HAL_RCCEx_GetPeriphCLKFreqreuse of PeriphClkreuse of HAL_RCCEx_GetPeriphCLKConfigreuse of PeriphClkInitreuse of declaration of RCC_PeriphCLKInitTypeDefreuse of Dfsdm1AudioClockSelectionreuse of Dfsdm1ClockSelectionreuse of Sdmmc2ClockSelectionreuse of Sdmmc1ClockSelectionreuse of Clk48ClockSelectionreuse of CecClockSelectionreuse of Lptim1ClockSelectionreuse of I2c4ClockSelectionreuse of I2c3ClockSelectionreuse of I2c2ClockSelectionreuse of I2c1ClockSelectionreuse of Uart8ClockSelectionreuse of Uart7ClockSelectionreuse of Usart6ClockSelectionreuse of Uart5ClockSelectionreuse of Uart4ClockSelectionreuse of Usart3ClockSelectionreuse of Usart2ClockSelectionreuse of Usart1ClockSelectionreuse of Sai2ClockSelectionreuse of Sai1ClockSelectionreuse of TIMPresSelectionreuse of I2sClockSelectionreuse of RTCClockSelectionreuse of PLLSAIDivQreuse of PLLI2SDivQreuse of PLLI2Sreuse of definition of (unnamed class/struct/union)reuse of declaration of RCC_PLLSAIInitTypeDefreuse of PLLSAIPreuse of PLLSAIQreuse of declaration of RCC_PLLI2SInitTypeDefreuse of PLLI2SPreuse of PLLI2SQreuse of PLLI2SRreuse of PLLI2SNreuse of RCC_PLLInitTypeDefreuse of declaration of RCC_PLLInitTypeDefreuse of PLLRreuse of PLLQreuse of PLLPreuse of PLLNreuse of PLLMreuse of PLLSourcereuse of PLLStatereuse of definition of Dfsdm1AudioClockSelectionreuse of definition of Dfsdm1ClockSelectionreuse of definition of Sdmmc2ClockSelectionreuse of definition of Sdmmc1ClockSelectionreuse of definition of Clk48ClockSelectionreuse of definition of CecClockSelectionreuse of definition of Lptim1ClockSelectionreuse of definition of I2c4ClockSelectionreuse of definition of I2c3ClockSelectionreuse of definition of I2c2ClockSelectionreuse of definition of I2c1ClockSelectionreuse of definition of Uart8ClockSelectionreuse of definition of Uart7ClockSelectionreuse of definition of Usart6ClockSelectionreuse of definition of Uart5ClockSelectionreuse of definition of Uart4ClockSelectionreuse of definition of Usart3ClockSelectionreuse of definition of Usart2ClockSelectionreuse of definition of Usart1ClockSelectionreuse of definition of Sai2ClockSelectionreuse of definition of Sai1ClockSelectionreuse of definition of TIMPresSelectionreuse of definition of I2sClockSelectionreuse of definition of RTCClockSelectionreuse of definition of PLLSAIDivRreuse of definition of PLLSAIDivQreuse of definition of PLLI2SDivQreuse of definition of PLLSAIreuse of definition of PLLI2Sreuse of definition of PeriphClockSelectionreuse of definition of PLLSAIPreuse of definition of PLLSAIRreuse of definition of PLLSAIQreuse of definition of PLLSAINreuse of definition of PLLI2SPreuse of definition of PLLI2SQreuse of definition of PLLI2SRreuse of definition of PLLI2SNreuse of definition of PLLRreuse of definition of PLLQreuse of definition of PLLPreuse of definition of PLLNreuse of definition of PLLMreuse of definition of PLLSourcereuse of definition of PLLStatereuse of #define IS_RCC_DSIBYTELANECLKSOURCE(SOURCE) (((SOURCE) == RCC_DSICLKSOURCE_PLLR) || ((SOURCE) == RCC_DSICLKSOURCE_DSIPHY))reuse of #define IS_RCC_SDMMC2CLKSOURCE(SOURCE) (((SOURCE) == RCC_SDMMC2CLKSOURCE_SYSCLK) || ((SOURCE) == RCC_SDMMC2CLKSOURCE_CLK48))reuse of #define IS_RCC_DFSDM1AUDIOCLKSOURCE(SOURCE) (((SOURCE) == RCC_DFSDM1AUDIOCLKSOURCE_SAI1) || ((SOURCE) == RCC_DFSDM1AUDIOCLKSOURCE_SAI2))reuse of #define IS_RCC_DFSDM1CLKSOURCE(SOURCE) (((SOURCE) == RCC_DFSDM1CLKSOURCE_PCLK2) || ((SOURCE) == RCC_DFSDM1CLKSOURCE_SYSCLK))reuse of #define IS_RCC_SAI2CLKSOURCE(SOURCE) (((SOURCE) == RCC_SAI2CLKSOURCE_PLLSAI) || ((SOURCE) == RCC_SAI2CLKSOURCE_PLLI2S) || ((SOURCE) == RCC_SAI2CLKSOURCE_PIN) || ((SOURCE) == RCC_SAI2CLKSOURCE_PLLSRC))reuse of #define IS_RCC_SAI1CLKSOURCE(SOURCE) (((SOURCE) == RCC_SAI1CLKSOURCE_PLLSAI) || ((SOURCE) == RCC_SAI1CLKSOURCE_PLLI2S) || ((SOURCE) == RCC_SAI1CLKSOURCE_PIN) || ((SOURCE) == RCC_SAI1CLKSOURCE_PLLSRC))reuse of #define IS_RCC_PLLR_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 7))reuse of #define IS_RCC_TIMPRES(VALUE) (((VALUE) == RCC_TIMPRES_DESACTIVATED) || ((VALUE) == RCC_TIMPRES_ACTIVATED))reuse of #define IS_RCC_CLK48SOURCE(SOURCE) (((SOURCE) == RCC_CLK48SOURCE_PLLSAIP) || ((SOURCE) == RCC_CLK48SOURCE_PLL))reuse of #define IS_RCC_LPTIM1CLK(SOURCE) (((SOURCE) == RCC_LPTIM1CLKSOURCE_PCLK1) || ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSI) || ((SOURCE) == RCC_LPTIM1CLKSOURCE_HSI) || ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSE))reuse of #define IS_RCC_I2C4CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2C4CLKSOURCE_PCLK1) || ((SOURCE) == RCC_I2C4CLKSOURCE_SYSCLK)|| ((SOURCE) == RCC_I2C4CLKSOURCE_HSI))reuse of #define IS_RCC_I2C3CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2C3CLKSOURCE_PCLK1) || ((SOURCE) == RCC_I2C3CLKSOURCE_SYSCLK)|| ((SOURCE) == RCC_I2C3CLKSOURCE_HSI))reuse of #define IS_RCC_I2C2CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2C2CLKSOURCE_PCLK1) || ((SOURCE) == RCC_I2C2CLKSOURCE_SYSCLK)|| ((SOURCE) == RCC_I2C2CLKSOURCE_HSI))reuse of #define IS_RCC_I2C1CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2C1CLKSOURCE_PCLK1) || ((SOURCE) == RCC_I2C1CLKSOURCE_SYSCLK)|| ((SOURCE) == RCC_I2C1CLKSOURCE_HSI))reuse of #define IS_RCC_UART8CLKSOURCE(SOURCE) (((SOURCE) == RCC_UART8CLKSOURCE_PCLK1) || ((SOURCE) == RCC_UART8CLKSOURCE_SYSCLK) || ((SOURCE) == RCC_UART8CLKSOURCE_LSE) || ((SOURCE) == RCC_UART8CLKSOURCE_HSI))reuse of #define IS_RCC_UART7CLKSOURCE(SOURCE) (((SOURCE) == RCC_UART7CLKSOURCE_PCLK1) || ((SOURCE) == RCC_UART7CLKSOURCE_SYSCLK) || ((SOURCE) == RCC_UART7CLKSOURCE_LSE) || ((SOURCE) == RCC_UART7CLKSOURCE_HSI))reuse of #define IS_RCC_USART6CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART6CLKSOURCE_PCLK2) || ((SOURCE) == RCC_USART6CLKSOURCE_SYSCLK) || ((SOURCE) == RCC_USART6CLKSOURCE_LSE) || ((SOURCE) == RCC_USART6CLKSOURCE_HSI))reuse of #define IS_RCC_UART5CLKSOURCE(SOURCE) (((SOURCE) == RCC_UART5CLKSOURCE_PCLK1) || ((SOURCE) == RCC_UART5CLKSOURCE_SYSCLK) || ((SOURCE) == RCC_UART5CLKSOURCE_LSE) || ((SOURCE) == RCC_UART5CLKSOURCE_HSI))reuse of #define IS_RCC_UART4CLKSOURCE(SOURCE) (((SOURCE) == RCC_UART4CLKSOURCE_PCLK1) || ((SOURCE) == RCC_UART4CLKSOURCE_SYSCLK) || ((SOURCE) == RCC_UART4CLKSOURCE_LSE) || ((SOURCE) == RCC_UART4CLKSOURCE_HSI))reuse of #define IS_RCC_USART3CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART3CLKSOURCE_PCLK1) || ((SOURCE) == RCC_USART3CLKSOURCE_SYSCLK) || ((SOURCE) == RCC_USART3CLKSOURCE_LSE) || ((SOURCE) == RCC_USART3CLKSOURCE_HSI))reuse of #define IS_RCC_USART2CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART2CLKSOURCE_PCLK1) || ((SOURCE) == RCC_USART2CLKSOURCE_SYSCLK) || ((SOURCE) == RCC_USART2CLKSOURCE_LSE) || ((SOURCE) == RCC_USART2CLKSOURCE_HSI))reuse of #define IS_RCC_USART1CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART1CLKSOURCE_PCLK2) || ((SOURCE) == RCC_USART1CLKSOURCE_SYSCLK) || ((SOURCE) == RCC_USART1CLKSOURCE_LSE) || ((SOURCE) == RCC_USART1CLKSOURCE_HSI))reuse of #define IS_RCC_CECCLKSOURCE(SOURCE) (((SOURCE) == RCC_CECCLKSOURCE_HSI) || ((SOURCE) == RCC_CECCLKSOURCE_LSE))reuse of #define IS_RCC_SDMMC1CLKSOURCE(SOURCE) (((SOURCE) == RCC_SDMMC1CLKSOURCE_SYSCLK) || ((SOURCE) == RCC_SDMMC1CLKSOURCE_CLK48))reuse of #define IS_RCC_I2SCLKSOURCE(SOURCE) (((SOURCE) == RCC_I2SCLKSOURCE_PLLI2S) || ((SOURCE) == RCC_I2SCLKSOURCE_EXT))reuse of #define IS_RCC_PLLSAI_DIVR_VALUE(VALUE) (((VALUE) == RCC_PLLSAIDIVR_2) || ((VALUE) == RCC_PLLSAIDIVR_4) || ((VALUE) == RCC_PLLSAIDIVR_8) || ((VALUE) == RCC_PLLSAIDIVR_16))reuse of #define IS_RCC_PLLI2S_DIVQ_VALUE(VALUE) ((1 <= (VALUE)) && ((VALUE) <= 32))reuse of #define IS_RCC_PLLSAI_DIVQ_VALUE(VALUE) ((1 <= (VALUE)) && ((VALUE) <= 32))reuse of #define IS_RCC_PLLSAIR_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 7))reuse of #define IS_RCC_PLLSAIQ_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 15))reuse of #define IS_RCC_PLLSAIP_VALUE(VALUE) (((VALUE) == RCC_PLLSAIP_DIV2) || ((VALUE) == RCC_PLLSAIP_DIV4) || ((VALUE) == RCC_PLLSAIP_DIV6) || ((VALUE) == RCC_PLLSAIP_DIV8))reuse of #define IS_RCC_PLLSAIN_VALUE(VALUE) ((50 <= (VALUE)) && ((VALUE) <= 432))reuse of #define IS_RCC_PLLI2SR_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 7))reuse of #define IS_RCC_PLLI2SQ_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 15))reuse of #define IS_RCC_PLLI2SP_VALUE(VALUE) (((VALUE) == RCC_PLLI2SP_DIV2) || ((VALUE) == RCC_PLLI2SP_DIV4) || ((VALUE) == RCC_PLLI2SP_DIV6) || ((VALUE) == RCC_PLLI2SP_DIV8))reuse of #define IS_RCC_PLLI2SN_VALUE(VALUE) ((50 <= (VALUE)) && ((VALUE) <= 432))reuse of #define IS_RCC_PERIPHCLOCK(SELECTION) ((((SELECTION) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) || (((SELECTION) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC) || (((SELECTION) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM) || (((SELECTION) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1) || (((SELECTION) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2) || (((SELECTION) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3) || (((SELECTION) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4) || (((SELECTION) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5) || (((SELECTION) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6) || (((SELECTION) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7) || (((SELECTION) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8) || (((SELECTION) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1) || (((SELECTION) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2) || (((SELECTION) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3) || (((SELECTION) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4) || (((SELECTION) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1) || (((SELECTION) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) || (((SELECTION) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) || (((SELECTION) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) || (((SELECTION) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC) || (((SELECTION) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1) || (((SELECTION) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2) || (((SELECTION) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1) || (((SELECTION) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO) || (((SELECTION) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) || (((SELECTION) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))reuse of #define __HAL_RCC_GET_DSI_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_DSISEL))reuse of #define __HAL_RCC_DSI_CONFIG(__DSI_CLKSOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_DSISEL, (uint32_t)(__DSI_CLKSOURCE__)))reuse of #define __HAL_RCC_GET_DFSDM1AUDIO_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR1, RCC_DCKCFGR1_ADFSDM1SEL)))reuse of #define __HAL_RCC_DFSDM1AUDIO_CONFIG(__DFSDM1AUDIO_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR1, RCC_DCKCFGR1_ADFSDM1SEL, (uint32_t)(__DFSDM1AUDIO_CLKSOURCE__))reuse of #define __HAL_RCC_GET_DFSDM1_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR1, RCC_DCKCFGR1_DFSDM1SEL)))reuse of #define __HAL_RCC_DFSDM1_CONFIG(__DFSDM1_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR1, RCC_DCKCFGR1_DFSDM1SEL, (uint32_t)(__DFSDM1_CLKSOURCE__))reuse of #define __HAL_RCC_GET_SDMMC2_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_SDMMC2SEL)))reuse of #define __HAL_RCC_SDMMC2_CONFIG(__SDMMC2_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_SDMMC2SEL, (uint32_t)(__SDMMC2_CLKSOURCE__))reuse of #define __HAL_RCC_GET_SDMMC1_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_SDMMC1SEL)))reuse of #define __HAL_RCC_SDMMC1_CONFIG(__SDMMC1_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_SDMMC1SEL, (uint32_t)(__SDMMC1_CLKSOURCE__))reuse of #define __HAL_RCC_GET_CLK48_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL)))reuse of #define __HAL_RCC_CLK48_CONFIG(__CLK48_SOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, (uint32_t)(__CLK48_SOURCE__))reuse of #define __HAL_RCC_GET_CEC_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CECSEL)))reuse of #define __HAL_RCC_CEC_CONFIG(__CEC_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_CECSEL, (uint32_t)(__CEC_CLKSOURCE__))reuse of #define __HAL_RCC_GET_LPTIM1_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL)))reuse of #define __HAL_RCC_LPTIM1_CONFIG(__LPTIM1_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL, (uint32_t)(__LPTIM1_CLKSOURCE__))reuse of #define __HAL_RCC_GET_UART8_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_UART8SEL)))reuse of #define __HAL_RCC_UART8_CONFIG(__UART8_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_UART8SEL, (uint32_t)(__UART8_CLKSOURCE__))reuse of #define __HAL_RCC_GET_UART7_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_UART7SEL)))reuse of #define __HAL_RCC_UART7_CONFIG(__UART7_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_UART7SEL, (uint32_t)(__UART7_CLKSOURCE__))reuse of #define __HAL_RCC_GET_USART6_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_USART6SEL)))reuse of #define __HAL_RCC_USART6_CONFIG(__USART6_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_USART6SEL, (uint32_t)(__USART6_CLKSOURCE__))reuse of #define __HAL_RCC_GET_UART5_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_UART5SEL)))reuse of #define __HAL_RCC_UART5_CONFIG(__UART5_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_UART5SEL, (uint32_t)(__UART5_CLKSOURCE__))reuse of #define __HAL_RCC_GET_UART4_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_UART4SEL)))reuse of #define __HAL_RCC_UART4_CONFIG(__UART4_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_UART4SEL, (uint32_t)(__UART4_CLKSOURCE__))reuse of #define __HAL_RCC_GET_USART3_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_USART3SEL)))reuse of #define __HAL_RCC_USART3_CONFIG(__USART3_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_USART3SEL, (uint32_t)(__USART3_CLKSOURCE__))reuse of #define __HAL_RCC_GET_USART2_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_USART2SEL)))reuse of #define __HAL_RCC_USART2_CONFIG(__USART2_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_USART2SEL, (uint32_t)(__USART2_CLKSOURCE__))reuse of #define __HAL_RCC_GET_USART1_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_USART1SEL)))reuse of #define __HAL_RCC_USART1_CONFIG(__USART1_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_USART1SEL, (uint32_t)(__USART1_CLKSOURCE__))reuse of #define __HAL_RCC_GET_I2C4_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_I2C4SEL)))reuse of #define __HAL_RCC_I2C4_CONFIG(__I2C4_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_I2C4SEL, (uint32_t)(__I2C4_CLKSOURCE__))reuse of #define __HAL_RCC_GET_I2C3_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_I2C3SEL)))reuse of #define __HAL_RCC_I2C3_CONFIG(__I2C3_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_I2C3SEL, (uint32_t)(__I2C3_CLKSOURCE__))reuse of #define __HAL_RCC_GET_I2C2_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_I2C2SEL)))reuse of #define __HAL_RCC_I2C2_CONFIG(__I2C2_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_I2C2SEL, (uint32_t)(__I2C2_CLKSOURCE__))reuse of #define __HAL_RCC_GET_I2C1_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_I2C1SEL)))reuse of #define __HAL_RCC_I2C1_CONFIG(__I2C1_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_I2C1SEL, (uint32_t)(__I2C1_CLKSOURCE__))reuse of #define __HAL_RCC_GET_I2SCLKSOURCE() (READ_BIT(RCC->CFGR, RCC_CFGR_I2SSRC))reuse of #define __HAL_RCC_PLLSAI_GET_FLAG() ((RCC->CR & (RCC_CR_PLLSAIRDY)) == (RCC_CR_PLLSAIRDY))reuse of #define __HAL_RCC_PLLSAI_GET_IT() ((RCC->CIR & (RCC_CIR_PLLSAIRDYIE)) == (RCC_CIR_PLLSAIRDYIE))reuse of #define __HAL_RCC_PLLSAI_CLEAR_IT() (RCC->CIR |= (RCC_CIR_PLLSAIRDYF))reuse of #define __HAL_RCC_PLLSAI_DISABLE_IT() (RCC->CIR &= ~(RCC_CIR_PLLSAIRDYIE))reuse of #define __HAL_RCC_PLLSAI_ENABLE_IT() (RCC->CIR |= (RCC_CIR_PLLSAIRDYIE))reuse of #define __HAL_RCC_GET_SAI2_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR1, RCC_DCKCFGR1_SAI2SEL)))reuse of #define __HAL_RCC_SAI2_CONFIG(__SOURCE__) MODIFY_REG(RCC->DCKCFGR1, RCC_DCKCFGR1_SAI2SEL, (uint32_t)(__SOURCE__))reuse of #define __HAL_RCC_GET_SAI1_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR1, RCC_DCKCFGR1_SAI1SEL)))reuse of #define __HAL_RCC_SAI1_CONFIG(__SOURCE__) MODIFY_REG(RCC->DCKCFGR1, RCC_DCKCFGR1_SAI1SEL, (uint32_t)(__SOURCE__))reuse of #define __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(__PLLSAIDivR__) MODIFY_REG(RCC->DCKCFGR1, RCC_DCKCFGR1_PLLSAIDIVR, (uint32_t)(__PLLSAIDivR__))reuse of #define __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(__PLLSAIDivQ__) (MODIFY_REG(RCC->DCKCFGR1, RCC_DCKCFGR1_PLLSAIDIVQ, ((__PLLSAIDivQ__)-1)<<8))reuse of #define __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(__PLLI2SDivQ__) (MODIFY_REG(RCC->DCKCFGR1, RCC_DCKCFGR1_PLLI2SDIVQ, (__PLLI2SDivQ__)-1))reuse of #define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SN__,__PLLI2SP__,__PLLI2SQ__,__PLLI2SR__) (RCC->PLLI2SCFGR = ((__PLLI2SN__) << RCC_PLLI2SCFGR_PLLI2SN_Pos) | ((__PLLI2SP__) << RCC_PLLI2SCFGR_PLLI2SP_Pos) | ((__PLLI2SQ__) << RCC_PLLI2SCFGR_PLLI2SQ_Pos) | ((__PLLI2SR__) << RCC_PLLI2SCFGR_PLLI2SR_Pos))reuse of #define __HAL_RCC_PLLSAI_CONFIG(__PLLSAIN__,__PLLSAIP__,__PLLSAIQ__,__PLLSAIR__) (RCC->PLLSAICFGR = ((__PLLSAIN__) << RCC_PLLSAICFGR_PLLSAIN_Pos) | ((__PLLSAIP__) << RCC_PLLSAICFGR_PLLSAIP_Pos) | ((__PLLSAIQ__) << RCC_PLLSAICFGR_PLLSAIQ_Pos) | ((__PLLSAIR__) << RCC_PLLSAICFGR_PLLSAIR_Pos))reuse of #define __HAL_RCC_PLLSAI_DISABLE() (RCC->CR &= ~(RCC_CR_PLLSAION))reuse of #define __HAL_RCC_PLLSAI_ENABLE() (RCC->CR |= (RCC_CR_PLLSAION))reuse of #define __HAL_RCC_TIMCLKPRESCALER(__PRESC__) do {RCC->DCKCFGR1 &= ~(RCC_DCKCFGR1_TIMPRE); RCC->DCKCFGR1 |= (__PRESC__); }while(0)reuse of #define __HAL_RCC_PLL_CONFIG(__RCC_PLLSource__,__PLLM__,__PLLN__,__PLLP__,__PLLQ__,__PLLR__) (RCC->PLLCFGR = ((__RCC_PLLSource__) | (__PLLM__) | ((__PLLN__) << RCC_PLLCFGR_PLLN_Pos) | ((((__PLLP__) >> 1) -1) << RCC_PLLCFGR_PLLP_Pos) | ((__PLLQ__) << RCC_PLLCFGR_PLLQ_Pos) | ((__PLLR__) << RCC_PLLCFGR_PLLR_Pos)))reuse of #define __HAL_RCC_SPI6_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI6LPEN)) == RESET)reuse of #define __HAL_RCC_SPI6_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI6LPEN)) != RESET)reuse of #define __HAL_RCC_MDIO_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_MDIOLPEN)) == RESET)reuse of #define __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_DFSDM1LPEN)) == RESET)reuse of #define __HAL_RCC_SDMMC2_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SDMMC2LPEN)) == RESET)reuse of #define __HAL_RCC_DSI_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_DSILPEN)) == RESET)reuse of #define __HAL_RCC_LTDC_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_LTDCLPEN)) == RESET)reuse of #define __HAL_RCC_SAI2_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SAI2LPEN)) == RESET)reuse of #define __HAL_RCC_SAI1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SAI1LPEN)) == RESET)reuse of #define __HAL_RCC_SPI5_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI5LPEN)) == RESET)reuse of #define __HAL_RCC_TIM11_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM11LPEN)) == RESET)reuse of #define __HAL_RCC_TIM10_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM10LPEN)) == RESET)reuse of #define __HAL_RCC_TIM9_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM9LPEN)) == RESET)reuse of #define __HAL_RCC_SPI4_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI4LPEN)) == RESET)reuse of #define __HAL_RCC_SPI1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI1LPEN)) == RESET)reuse of #define __HAL_RCC_SDMMC1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SDMMC1LPEN)) == RESET)reuse of #define __HAL_RCC_ADC3_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_ADC3LPEN)) == RESET)reuse of #define __HAL_RCC_ADC2_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_ADC2LPEN)) == RESET)reuse of #define __HAL_RCC_ADC1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_ADC1LPEN)) == RESET)reuse of #define __HAL_RCC_USART6_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_USART6LPEN)) == RESET)reuse of #define __HAL_RCC_USART1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_USART1LPEN)) == RESET)reuse of #define __HAL_RCC_TIM8_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM8LPEN)) == RESET)reuse of #define __HAL_RCC_TIM1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM1LPEN)) == RESET)reuse of #define __HAL_RCC_MDIO_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_MDIOLPEN)) != RESET)reuse of #define __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_DFSDM1LPEN)) != RESET)reuse of #define __HAL_RCC_SDMMC2_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SDMMC2LPEN)) != RESET)reuse of #define __HAL_RCC_DSI_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_DSILPEN)) != RESET)reuse of #define __HAL_RCC_LTDC_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_LTDCLPEN)) != RESET)reuse of #define __HAL_RCC_SAI2_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SAI2LPEN)) != RESET)reuse of #define __HAL_RCC_SAI1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SAI1LPEN)) != RESET)reuse of #define __HAL_RCC_SPI5_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI5LPEN)) != RESET)reuse of #define __HAL_RCC_TIM11_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM11LPEN)) != RESET)reuse of #define __HAL_RCC_TIM10_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM10LPEN)) != RESET)reuse of #define __HAL_RCC_TIM9_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM9LPEN)) != RESET)reuse of #define __HAL_RCC_SPI4_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI4LPEN)) != RESET)reuse of #define __HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI1LPEN)) != RESET)reuse of #define __HAL_RCC_SDMMC1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SDMMC1LPEN)) != RESET)reuse of #define __HAL_RCC_ADC3_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_ADC3LPEN)) != RESET)reuse of #define __HAL_RCC_ADC2_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_ADC2LPEN)) != RESET)reuse of #define __HAL_RCC_ADC1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_ADC1LPEN)) != RESET)reuse of #define __HAL_RCC_USART6_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_USART6LPEN)) != RESET)reuse of #define __HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_USART1LPEN)) != RESET)reuse of #define __HAL_RCC_TIM8_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM8LPEN)) != RESET)reuse of #define __HAL_RCC_TIM1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM1LPEN)) != RESET)reuse of #define __HAL_RCC_CEC_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_CECLPEN)) == RESET)reuse of #define __HAL_RCC_CAN2_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_CAN2LPEN)) == RESET)reuse of #define __HAL_RCC_I2C4_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_I2C4LPEN)) == RESET)reuse of #define __HAL_RCC_SPDIFRX_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_SPDIFRXLPEN)) == RESET)reuse of #define __HAL_RCC_CEC_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_CECLPEN)) != RESET)reuse of #define __HAL_RCC_CAN2_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_CAN2LPEN)) != RESET)reuse of #define __HAL_RCC_I2C4_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_I2C4LPEN)) != RESET)reuse of #define __HAL_RCC_SPDIFRX_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_SPDIFRXLPEN)) != RESET)reuse of #define __HAL_RCC_UART8_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_UART8LPEN)) == RESET)reuse of #define __HAL_RCC_UART7_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_UART7LPEN)) == RESET)reuse of #define __HAL_RCC_DAC_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_DACLPEN)) == RESET)reuse of #define __HAL_RCC_CAN1_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_CAN1LPEN)) == RESET)reuse of #define __HAL_RCC_I2C3_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_I2C3LPEN)) == RESET)reuse of #define __HAL_RCC_I2C2_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_I2C2LPEN)) == RESET)reuse of #define __HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_I2C1LPEN)) == RESET)reuse of #define __HAL_RCC_UART5_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_UART5LPEN)) == RESET)reuse of #define __HAL_RCC_UART4_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_UART4LPEN)) == RESET)reuse of #define __HAL_RCC_USART3_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_USART3LPEN)) == RESET)reuse of #define __HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_USART2LPEN)) == RESET)reuse of #define __HAL_RCC_SPI3_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_SPI3LPEN)) == RESET)reuse of #define __HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_SPI2LPEN)) == RESET)reuse of #define __HAL_RCC_CAN3_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_CAN3LPEN)) == RESET)reuse of #define __HAL_RCC_RTC_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_RTCLPEN)) == RESET)reuse of #define __HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_LPTIM1LPEN)) == RESET)reuse of #define __HAL_RCC_TIM14_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM14LPEN)) == RESET)reuse of #define __HAL_RCC_TIM13_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM13LPEN)) == RESET)reuse of #define __HAL_RCC_TIM12_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM12LPEN)) == RESET)reuse of #define __HAL_RCC_TIM7_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM7LPEN)) == RESET)reuse of #define __HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM6LPEN)) == RESET)reuse of #define __HAL_RCC_TIM5_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM5LPEN)) == RESET)reuse of #define __HAL_RCC_TIM4_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM4LPEN)) == RESET)reuse of #define __HAL_RCC_TIM3_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM3LPEN)) == RESET)reuse of #define __HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM2LPEN)) == RESET)reuse of #define __HAL_RCC_UART8_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_UART8LPEN)) != RESET)reuse of #define __HAL_RCC_UART7_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_UART7LPEN)) != RESET)reuse of #define __HAL_RCC_DAC_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_DACLPEN)) != RESET)reuse of #define __HAL_RCC_CAN1_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_CAN1LPEN)) != RESET)reuse of #define __HAL_RCC_I2C3_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_I2C3LPEN)) != RESET)reuse of #define __HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_I2C2LPEN)) != RESET)reuse of #define __HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_I2C1LPEN)) != RESET)reuse of #define __HAL_RCC_UART5_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_UART5LPEN)) != RESET)reuse of #define __HAL_RCC_UART4_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_UART4LPEN)) != RESET)reuse of #define __HAL_RCC_USART3_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_USART3LPEN)) != RESET)reuse of #define __HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_USART2LPEN)) != RESET)reuse of #define __HAL_RCC_SPI3_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_SPI3LPEN)) != RESET)reuse of #define __HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_SPI2LPEN)) != RESET)reuse of #define __HAL_RCC_CAN3_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_CAN3LPEN)) != RESET)reuse of #define __HAL_RCC_RTC_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_RTCLPEN)) != RESET)reuse of #define __HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_LPTIM1LPEN)) != RESET)reuse of #define __HAL_RCC_TIM14_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM14LPEN)) != RESET)reuse of #define __HAL_RCC_TIM13_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM13LPEN)) != RESET)reuse of #define __HAL_RCC_TIM12_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM12LPEN)) != RESET)reuse of #define __HAL_RCC_TIM7_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM7LPEN)) != RESET)reuse of #define __HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM6LPEN)) != RESET)reuse of #define __HAL_RCC_TIM5_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM5LPEN)) != RESET)reuse of #define __HAL_RCC_TIM4_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM4LPEN)) != RESET)reuse of #define __HAL_RCC_TIM3_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM3LPEN)) != RESET)reuse of #define __HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM2LPEN)) != RESET)reuse of #define __HAL_RCC_QSPI_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & (RCC_AHB3LPENR_QSPILPEN)) == RESET)reuse of #define __HAL_RCC_QSPI_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & (RCC_AHB3LPENR_QSPILPEN)) != RESET)reuse of #define __HAL_RCC_FMC_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & (RCC_AHB3LPENR_FMCLPEN)) == RESET)reuse of #define __HAL_RCC_FMC_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & (RCC_AHB3LPENR_FMCLPEN)) != RESET)reuse of #define __HAL_RCC_USB_OTG_FS_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_OTGFSLPEN)) == RESET)reuse of #define __HAL_RCC_USB_OTG_FS_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_OTGFSLPEN)) != RESET)reuse of #define __HAL_RCC_RNG_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_RNGLPEN)) == RESET)reuse of #define __HAL_RCC_RNG_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_RNGLPEN)) != RESET)reuse of #define __HAL_RCC_JPEG_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_JPEGLPEN)) == RESET)reuse of #define __HAL_RCC_JPEG_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_JPEGLPEN)) != RESET)reuse of #define __HAL_RCC_DCMI_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_DCMILPEN)) == RESET)reuse of #define __HAL_RCC_DCMI_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_DCMILPEN)) != RESET)reuse of #define __HAL_RCC_GPIOK_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOKLPEN)) == RESET)reuse of #define __HAL_RCC_GPIOJ_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOJLPEN)) == RESET)reuse of #define __HAL_RCC_ETHMACPTP_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETHMACPTPLPEN)) == RESET)reuse of #define __HAL_RCC_ETHMACRX_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETHMACRXLPEN)) == RESET)reuse of #define __HAL_RCC_ETHMACTX_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETHMACTXLPEN)) == RESET)reuse of #define __HAL_RCC_ETHMAC_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETHMACLPEN)) == RESET)reuse of #define __HAL_RCC_DMA2D_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DMA2DLPEN)) == RESET)reuse of #define __HAL_RCC_GPIOK_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOKLPEN)) != RESET)reuse of #define __HAL_RCC_GPIOJ_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOJLPEN)) != RESET)reuse of #define __HAL_RCC_ETHMACPTP_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETHMACPTPLPEN)) != RESET)reuse of #define __HAL_RCC_ETHMACRX_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETHMACRXLPEN)) != RESET)reuse of #define __HAL_RCC_ETHMACTX_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETHMACTXLPEN)) != RESET)reuse of #define __HAL_RCC_ETHMAC_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETHMACLPEN)) != RESET)reuse of #define __HAL_RCC_DMA2D_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DMA2DLPEN)) != RESET)reuse of #define __HAL_RCC_GPIOI_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOILPEN)) == RESET)reuse of #define __HAL_RCC_GPIOH_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOHLPEN)) == RESET)reuse of #define __HAL_RCC_GPIOG_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOGLPEN)) == RESET)reuse of #define __HAL_RCC_GPIOF_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOFLPEN)) == RESET)reuse of #define __HAL_RCC_GPIOE_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOELPEN)) == RESET)reuse of #define __HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIODLPEN)) == RESET)reuse of #define __HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOCLPEN)) == RESET)reuse of #define __HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOBLPEN)) == RESET)reuse of #define __HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOALPEN)) == RESET)reuse of #define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_OTGHSULPILPEN)) == RESET)reuse of #define __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_OTGHSLPEN)) == RESET)reuse of #define __HAL_RCC_DMA2_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DMA2LPEN)) == RESET)reuse of #define __HAL_RCC_DTCM_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DTCMLPEN)) == RESET)reuse of #define __HAL_RCC_BKPSRAM_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_BKPSRAMLPEN)) == RESET)reuse of #define __HAL_RCC_SRAM2_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_SRAM2LPEN)) == RESET)reuse of #define __HAL_RCC_SRAM1_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_SRAM1LPEN)) == RESET)reuse of #define __HAL_RCC_AXI_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_AXILPEN)) == RESET)reuse of #define __HAL_RCC_FLITF_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_FLITFLPEN)) == RESET)reuse of #define __HAL_RCC_GPIOI_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOILPEN)) != RESET)reuse of #define __HAL_RCC_GPIOH_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOHLPEN)) != RESET)reuse of #define __HAL_RCC_GPIOG_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOGLPEN)) != RESET)reuse of #define __HAL_RCC_GPIOF_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOFLPEN)) != RESET)reuse of #define __HAL_RCC_GPIOE_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOELPEN)) != RESET)reuse of #define __HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIODLPEN)) != RESET)reuse of #define __HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOCLPEN)) != RESET)reuse of #define __HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOBLPEN)) != RESET)reuse of #define __HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOALPEN)) != RESET)reuse of #define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_OTGHSULPILPEN)) != RESET)reuse of #define __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_OTGHSLPEN)) != RESET)reuse of #define __HAL_RCC_DMA2_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DMA2LPEN)) != RESET)reuse of #define __HAL_RCC_DTCM_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DTCMLPEN)) != RESET)reuse of #define __HAL_RCC_BKPSRAM_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_BKPSRAMLPEN)) != RESET)reuse of #define __HAL_RCC_SRAM2_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_SRAM2LPEN)) != RESET)reuse of #define __HAL_RCC_SRAM1_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_SRAM1LPEN)) != RESET)reuse of #define __HAL_RCC_AXI_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_AXILPEN)) != RESET)reuse of #define __HAL_RCC_FLITF_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_FLITFLPEN)) != RESET)reuse of #define __HAL_RCC_SPI6_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI6LPEN))reuse of #define __HAL_RCC_SPI6_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI6LPEN))reuse of #define __HAL_RCC_SDMMC2_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SDMMC2LPEN))reuse of #define __HAL_RCC_SDMMC2_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SDMMC2LPEN))reuse of #define __HAL_RCC_MDIO_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_MDIOLPEN))reuse of #define __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_DFSDM1LPEN))reuse of #define __HAL_RCC_MDIO_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_MDIOLPEN))reuse of #define __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_DFSDM1LPEN))reuse of #define __HAL_RCC_DSI_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_DSILPEN))reuse of #define __HAL_RCC_DSI_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_DSILPEN))reuse of #define __HAL_RCC_LTDC_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_LTDCLPEN))reuse of #define __HAL_RCC_SAI2_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SAI2LPEN))reuse of #define __HAL_RCC_SAI1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SAI1LPEN))reuse of #define __HAL_RCC_SPI5_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI5LPEN))reuse of #define __HAL_RCC_TIM11_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM11LPEN))reuse of #define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM10LPEN))reuse of #define __HAL_RCC_TIM9_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM9LPEN))reuse of #define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI4LPEN))reuse of #define __HAL_RCC_SPI1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI1LPEN))reuse of #define __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SDMMC1LPEN))reuse of #define __HAL_RCC_ADC3_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC3LPEN))reuse of #define __HAL_RCC_ADC2_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC2LPEN))reuse of #define __HAL_RCC_ADC1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC1LPEN))reuse of #define __HAL_RCC_USART6_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_USART6LPEN))reuse of #define __HAL_RCC_USART1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_USART1LPEN))reuse of #define __HAL_RCC_TIM8_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM8LPEN))reuse of #define __HAL_RCC_TIM1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM1LPEN))reuse of #define __HAL_RCC_LTDC_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_LTDCLPEN))reuse of #define __HAL_RCC_SAI2_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SAI2LPEN))reuse of #define __HAL_RCC_SAI1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SAI1LPEN))reuse of #define __HAL_RCC_SPI5_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI5LPEN))reuse of #define __HAL_RCC_TIM11_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM11LPEN))reuse of #define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))reuse of #define __HAL_RCC_TIM9_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM9LPEN))reuse of #define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))reuse of #define __HAL_RCC_SPI1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI1LPEN))reuse of #define __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SDMMC1LPEN))reuse of #define __HAL_RCC_ADC3_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC3LPEN))reuse of #define __HAL_RCC_ADC2_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC2LPEN))reuse of #define __HAL_RCC_ADC1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC1LPEN))reuse of #define __HAL_RCC_USART6_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_USART6LPEN))reuse of #define __HAL_RCC_USART1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_USART1LPEN))reuse of #define __HAL_RCC_TIM8_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM8LPEN))reuse of #define __HAL_RCC_TIM1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM1LPEN))reuse of #define __HAL_RCC_CEC_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CECLPEN))reuse of #define __HAL_RCC_CAN2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN2LPEN))reuse of #define __HAL_RCC_I2C4_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C4LPEN))reuse of #define __HAL_RCC_SPDIFRX_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPDIFRXLPEN))reuse of #define __HAL_RCC_CEC_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_CECLPEN))reuse of #define __HAL_RCC_CAN2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN2LPEN))reuse of #define __HAL_RCC_I2C4_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C4LPEN))reuse of #define __HAL_RCC_SPDIFRX_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_SPDIFRXLPEN))reuse of #define __HAL_RCC_RTC_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_RTCLPEN))reuse of #define __HAL_RCC_RTC_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_RTCLPEN))reuse of upsamplereuse of sizeof(my_upsampler)reuse of call to build_ycc_rgb_tablereuse of initializer for upsamplereuse of yreuse of credreuse of cgreenreuse of cbluereuse of cbreuse of crreuse of outptr0reuse of outptr1reuse of inptr00reuse of inptr01reuse of inptr1reuse of inptr2reuse of colreuse of range_limitreuse of initializer for range_limitreuse of Crrtabreuse of initializer for Crrtabreuse of Cbbtabreuse of initializer for Cbbtabreuse of Crgtabreuse of initializer for Crgtabreuse of Cbgtabreuse of initializer for Cbgtabreuse of GETJSAMPLE(value)reuse of RIGHT_SHIFT(x,shft)reuse of SCALEBITSreuse of RGB_REDreuse of RGB_GREENreuse of RGB_BLUEreuse of #define __HAL_RCC_UART8_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART8LPEN))reuse of #define __HAL_RCC_UART7_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART7LPEN))reuse of #define __HAL_RCC_DAC_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_DACLPEN))reuse of #define __HAL_RCC_CAN1_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN1LPEN))reuse of #define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C3LPEN))reuse of #define __HAL_RCC_I2C2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C2LPEN))reuse of #define __HAL_RCC_I2C1_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C1LPEN))reuse of #define __HAL_RCC_UART5_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART5LPEN))reuse of #define __HAL_RCC_UART4_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART4LPEN))reuse of #define __HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_USART3LPEN))reuse of #define __HAL_RCC_USART2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_USART2LPEN))reuse of #define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPI3LPEN))reuse of #define __HAL_RCC_SPI2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPI2LPEN))reuse of #define __HAL_RCC_CAN3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN3LPEN))reuse of #define __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_LPTIM1LPEN))reuse of #define __HAL_RCC_TIM14_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM14LPEN))reuse of #define __HAL_RCC_TIM13_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM13LPEN))reuse of #define __HAL_RCC_TIM12_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM12LPEN))reuse of #define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM7LPEN))reuse of #define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM6LPEN))reuse of #define __HAL_RCC_TIM5_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM5LPEN))reuse of #define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM4LPEN))reuse of #define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM3LPEN))reuse of #define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM2LPEN))reuse of #define __HAL_RCC_UART8_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_UART8LPEN))reuse of #define __HAL_RCC_UART7_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_UART7LPEN))reuse of #define __HAL_RCC_DAC_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_DACLPEN))reuse of #define __HAL_RCC_CAN1_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN1LPEN))reuse of #define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))reuse of #define __HAL_RCC_I2C2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C2LPEN))reuse of #define __HAL_RCC_I2C1_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C1LPEN))reuse of #define __HAL_RCC_UART5_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_UART5LPEN))reuse of #define __HAL_RCC_UART4_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_UART4LPEN))reuse of #define __HAL_RCC_USART3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_USART3LPEN))reuse of #define __HAL_RCC_USART2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_USART2LPEN))reuse of #define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))reuse of #define __HAL_RCC_SPI2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_SPI2LPEN))reuse of #define __HAL_RCC_CAN3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN3LPEN))reuse of #define __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_LPTIM1LPEN))reuse of #define __HAL_RCC_TIM14_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM14LPEN))reuse of #define __HAL_RCC_TIM13_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM13LPEN))reuse of #define __HAL_RCC_TIM12_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM12LPEN))reuse of #define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM7LPEN))reuse of #define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))reuse of #define __HAL_RCC_TIM5_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM5LPEN))reuse of #define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))reuse of #define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))reuse of #define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))reuse of #define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~(RCC_AHB3LPENR_QSPILPEN))reuse of #define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_QSPILPEN))reuse of #define __HAL_RCC_FMC_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~(RCC_AHB3LPENR_FMCLPEN))reuse of #define __HAL_RCC_FMC_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_FMCLPEN))reuse of #define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_OTGFSLPEN))reuse of #define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))reuse of #define __HAL_RCC_RNG_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_RNGLPEN))reuse of #define __HAL_RCC_RNG_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))reuse of #define __HAL_RCC_JPEG_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_JPEGLPEN))reuse of #define __HAL_RCC_JPEG_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_JPEGLPEN))reuse of #define __HAL_RCC_DCMI_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_DCMILPEN))reuse of #define __HAL_RCC_DCMI_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN))reuse of #define __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOKLPEN))reuse of #define __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOJLPEN))reuse of #define __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACPTPLPEN))reuse of #define __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACRXLPEN))reuse of #define __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACTXLPEN))reuse of #define __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACLPEN))reuse of #define __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_DMA2DLPEN))reuse of #define __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOKLPEN))reuse of #define __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOJLPEN))reuse of #define __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACPTPLPEN))reuse of #define __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACRXLPEN))reuse of #define __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACTXLPEN))reuse of #define __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACLPEN))reuse of #define __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA2DLPEN))reuse of #define __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOILPEN))reuse of #define __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOHLPEN))reuse of #define __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOGLPEN))reuse of #define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOFLPEN))reuse of #define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOELPEN))reuse of #define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIODLPEN))reuse of #define __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOCLPEN))reuse of #define __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOBLPEN))reuse of #define __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOALPEN))reuse of #define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_OTGHSULPILPEN))reuse of #define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_OTGHSLPEN))reuse of #define __HAL_RCC_DMA2_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_DMA2LPEN))reuse of #define __HAL_RCC_DTCM_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_DTCMLPEN))reuse of #define __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_BKPSRAMLPEN))reuse of #define __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM2LPEN))reuse of #define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM1LPEN))reuse of #define __HAL_RCC_AXI_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_AXILPEN))reuse of #define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_FLITFLPEN))reuse of #define __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOILPEN))reuse of #define __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOHLPEN))reuse of #define __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOGLPEN))reuse of #define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOFLPEN))reuse of #define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))reuse of #define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))reuse of #define __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOCLPEN))reuse of #define __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOBLPEN))reuse of #define __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOALPEN))reuse of #define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_OTGHSULPILPEN))reuse of #define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_OTGHSLPEN))reuse of #define __HAL_RCC_DMA2_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA2LPEN))reuse of #define __HAL_RCC_DTCM_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DTCMLPEN))reuse of #define __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_BKPSRAMLPEN))reuse of #define __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM2LPEN))reuse of #define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))reuse of #define __HAL_RCC_AXI_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_AXILPEN))reuse of #define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))reuse of #define __HAL_RCC_MDIO_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_MDIORST))reuse of #define __HAL_RCC_DFSDM1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_DFSDM1RST))reuse of #define __HAL_RCC_MDIO_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_MDIORST))reuse of #define __HAL_RCC_DFSDM1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_DFSDM1RST))reuse of #define __HAL_RCC_SDMMC2_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SDMMC2RST))reuse of #define __HAL_RCC_SDMMC2_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SDMMC2RST))reuse of #define __HAL_RCC_SAI2_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SAI2RST))reuse of #define __HAL_RCC_SAI1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SAI1RST))reuse of #define __HAL_RCC_SPI6_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI6RST))reuse of #define __HAL_RCC_SPI5_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI5RST))reuse of #define __HAL_RCC_TIM11_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM11RST))reuse of #define __HAL_RCC_TIM10_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM10RST))reuse of #define __HAL_RCC_TIM9_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM9RST))reuse of #define __HAL_RCC_SPI4_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI4RST))reuse of #define __HAL_RCC_SPI1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI1RST))reuse of #define __HAL_RCC_SDMMC1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SDMMC1RST))reuse of #define __HAL_RCC_ADC_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_ADCRST))reuse of #define __HAL_RCC_USART6_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_USART6RST))reuse of #define __HAL_RCC_USART1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_USART1RST))reuse of #define __HAL_RCC_TIM8_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM8RST))reuse of #define __HAL_RCC_TIM1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM1RST))reuse of #define __HAL_RCC_SAI2_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SAI2RST))reuse of #define __HAL_RCC_SAI1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SAI1RST))reuse of #define __HAL_RCC_SPI6_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI6RST))reuse of #define __HAL_RCC_SPI5_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI5RST))reuse of #define __HAL_RCC_TIM11_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM11RST))reuse of #define __HAL_RCC_TIM10_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM10RST))reuse of #define __HAL_RCC_TIM9_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM9RST))reuse of #define __HAL_RCC_SPI4_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI4RST))reuse of #define __HAL_RCC_SPI1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI1RST))reuse of #define __HAL_RCC_SDMMC1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SDMMC1RST))reuse of #define __HAL_RCC_ADC_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_ADCRST))reuse of #define __HAL_RCC_USART6_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_USART6RST))reuse of #define __HAL_RCC_USART1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_USART1RST))reuse of #define __HAL_RCC_TIM8_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM8RST))reuse of #define __HAL_RCC_TIM1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM1RST))reuse of #define __HAL_RCC_CEC_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CECRST))reuse of #define __HAL_RCC_CAN2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN2RST))reuse of #define __HAL_RCC_I2C4_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C4RST))reuse of #define __HAL_RCC_SPDIFRX_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPDIFRXRST))reuse of #define __HAL_RCC_CEC_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_CECRST))reuse of #define __HAL_RCC_CAN2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN2RST))reuse of #define __HAL_RCC_I2C4_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C4RST))reuse of #define __HAL_RCC_SPDIFRX_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_SPDIFRXRST))reuse of #define __HAL_RCC_UART8_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART8RST))reuse of #define __HAL_RCC_UART7_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART7RST))reuse of #define __HAL_RCC_DAC_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_DACRST))reuse of #define __HAL_RCC_CAN1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN1RST))reuse of #define __HAL_RCC_I2C3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C3RST))reuse of #define __HAL_RCC_I2C2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C2RST))reuse of #define __HAL_RCC_UART5_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART5RST))reuse of #define __HAL_RCC_UART4_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART4RST))reuse of #define __HAL_RCC_USART3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART3RST))reuse of #define __HAL_RCC_USART2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART2RST))reuse of #define __HAL_RCC_SPI3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI3RST))reuse of #define __HAL_RCC_SPI2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI2RST))reuse of #define __HAL_RCC_CAN3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN3RST))reuse of #define __HAL_RCC_LPTIM1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_LPTIM1RST))reuse of #define __HAL_RCC_TIM14_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM14RST))reuse of #define __HAL_RCC_TIM13_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM13RST))reuse of #define __HAL_RCC_TIM12_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM12RST))reuse of #define __HAL_RCC_TIM7_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM7RST))reuse of #define __HAL_RCC_TIM6_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM6RST))reuse of #define __HAL_RCC_TIM5_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM5RST))reuse of #define __HAL_RCC_TIM4_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM4RST))reuse of #define __HAL_RCC_TIM3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM3RST))reuse of #define __HAL_RCC_TIM2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM2RST))reuse of #define __HAL_RCC_UART8_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_UART8RST))reuse of #define __HAL_RCC_UART7_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_UART7RST))reuse of #define __HAL_RCC_DAC_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_DACRST))reuse of #define __HAL_RCC_CAN1_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN1RST))reuse of #define __HAL_RCC_I2C3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C3RST))reuse of #define __HAL_RCC_I2C2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C2RST))reuse of #define __HAL_RCC_UART5_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_UART5RST))reuse of #define __HAL_RCC_UART4_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_UART4RST))reuse of #define __HAL_RCC_USART3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_USART3RST))reuse of #define __HAL_RCC_USART2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_USART2RST))reuse of #define __HAL_RCC_SPI3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI3RST))reuse of #define __HAL_RCC_SPI2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI2RST))reuse of #define __HAL_RCC_CAN3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN3RST))reuse of #define __HAL_RCC_LPTIM1_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_LPTIM1RST))reuse of #define __HAL_RCC_TIM14_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM14RST))reuse of #define __HAL_RCC_TIM13_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM13RST))reuse of #define __HAL_RCC_TIM12_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM12RST))reuse of #define __HAL_RCC_TIM7_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM7RST))reuse of #define __HAL_RCC_TIM6_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM6RST))reuse of #define __HAL_RCC_TIM5_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM5RST))reuse of #define __HAL_RCC_TIM4_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM4RST))reuse of #define __HAL_RCC_TIM3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM3RST))reuse of #define __HAL_RCC_TIM2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM2RST))reuse of #define __HAL_RCC_QSPI_RELEASE_RESET() (RCC->AHB3RSTR &= ~(RCC_AHB3RSTR_QSPIRST))reuse of #define __HAL_RCC_FMC_RELEASE_RESET() (RCC->AHB3RSTR &= ~(RCC_AHB3RSTR_FMCRST))reuse of #define __HAL_RCC_AHB3_RELEASE_RESET() (RCC->AHB3RSTR = 0x00U)reuse of #define __HAL_RCC_QSPI_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_QSPIRST))reuse of #define __HAL_RCC_FMC_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_FMCRST))reuse of #define __HAL_RCC_AHB3_FORCE_RESET() (RCC->AHB3RSTR = 0xFFFFFFFFU)reuse of #define __HAL_RCC_DCMI_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_DCMIRST))reuse of #define __HAL_RCC_DCMI_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_DCMIRST))reuse of #define __HAL_RCC_JPEG_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_JPEGRST))reuse of #define __HAL_RCC_JPEG_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_JPEGRST))reuse of #define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_OTGFSRST))reuse of #define __HAL_RCC_RNG_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_RNGRST))reuse of #define __HAL_RCC_AHB2_RELEASE_RESET() (RCC->AHB2RSTR = 0x00U)reuse of #define __HAL_RCC_USB_OTG_FS_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))reuse of #define __HAL_RCC_RNG_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_RNGRST))reuse of #define __HAL_RCC_AHB2_FORCE_RESET() (RCC->AHB2RSTR = 0xFFFFFFFFU)reuse of #define __HAL_RCC_GPIOK_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOKRST))reuse of #define __HAL_RCC_GPIOJ_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOJRST))reuse of #define __HAL_RCC_ETHMAC_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_ETHMACRST))reuse of #define __HAL_RCC_GPIOK_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOKRST))reuse of #define __HAL_RCC_GPIOJ_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOJRST))reuse of #define __HAL_RCC_ETHMAC_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_ETHMACRST))reuse of #define __HAL_RCC_GPIOI_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOIRST))reuse of #define __HAL_RCC_GPIOH_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOHRST))reuse of #define __HAL_RCC_GPIOG_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOGRST))reuse of #define __HAL_RCC_GPIOF_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOFRST))reuse of #define __HAL_RCC_GPIOE_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOERST))reuse of #define __HAL_RCC_GPIOD_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIODRST))reuse of #define __HAL_RCC_GPIOC_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOCRST))reuse of #define __HAL_RCC_GPIOB_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOBRST))reuse of #define __HAL_RCC_GPIOA_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOARST))reuse of #define __HAL_RCC_USB_OTG_HS_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_OTGHRST))reuse of #define __HAL_RCC_DMA2_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_DMA2RST))reuse of #define __HAL_RCC_GPIOI_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOIRST))reuse of #define __HAL_RCC_GPIOH_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOHRST))reuse of #define __HAL_RCC_GPIOG_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOGRST))reuse of #define __HAL_RCC_GPIOF_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOFRST))reuse of #define __HAL_RCC_GPIOE_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))reuse of #define __HAL_RCC_GPIOD_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))reuse of #define __HAL_RCC_GPIOC_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOCRST))reuse of #define __HAL_RCC_GPIOB_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOBRST))reuse of #define __HAL_RCC_GPIOA_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOARST))reuse of #define __HAL_RCC_USB_OTG_HS_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_OTGHRST))reuse of #define __HAL_RCC_DMA2_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA2RST))reuse of #define __HAL_RCC_MDIO_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_MDIOEN)) == RESET)reuse of #define __HAL_RCC_DFSDM1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_DFSDM1EN)) == RESET)reuse of #define __HAL_RCC_SDMMC2_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SDMMC2EN)) == RESET)reuse of #define __HAL_RCC_DSI_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_DSIEN)) == RESET)reuse of #define __HAL_RCC_LTDC_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_LTDCEN)) == RESET)reuse of #define __HAL_RCC_SAI2_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SAI2EN)) == RESET)reuse of #define __HAL_RCC_SAI1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SAI1EN)) == RESET)reuse of #define __HAL_RCC_SPI6_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI6EN)) == RESET)reuse of #define __HAL_RCC_SPI5_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI5EN)) == RESET)reuse of #define __HAL_RCC_TIM11_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM11EN)) == RESET)reuse of #define __HAL_RCC_TIM10_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) == RESET)reuse of #define __HAL_RCC_TIM9_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM9EN)) == RESET)reuse of #define __HAL_RCC_SPI4_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) == RESET)reuse of #define __HAL_RCC_SPI1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI1EN)) == RESET)reuse of #define __HAL_RCC_SDMMC1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SDMMC1EN)) == RESET)reuse of #define __HAL_RCC_ADC3_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) == RESET)reuse of #define __HAL_RCC_ADC2_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) == RESET)reuse of #define __HAL_RCC_ADC1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC1EN)) == RESET)reuse of #define __HAL_RCC_USART6_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART6EN)) == RESET)reuse of #define __HAL_RCC_USART1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART1EN)) == RESET)reuse of #define __HAL_RCC_TIM8_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) == RESET)reuse of #define __HAL_RCC_TIM1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM1EN)) == RESET)reuse of #define __HAL_RCC_MDIO_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_MDIOEN)) != RESET)reuse of #define __HAL_RCC_DFSDM1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_DFSDM1EN)) != RESET)reuse of #define __HAL_RCC_SDMMC2_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SDMMC2EN)) != RESET)reuse of #define __HAL_RCC_DSI_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_DSIEN)) != RESET)reuse of #define __HAL_RCC_LTDC_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_LTDCEN)) != RESET)reuse of #define __HAL_RCC_SAI2_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SAI2EN)) != RESET)reuse of #define __HAL_RCC_SAI1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SAI1EN)) != RESET)reuse of #define __HAL_RCC_SPI6_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI6EN)) != RESET)reuse of #define __HAL_RCC_SPI5_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI5EN)) != RESET)reuse of #define __HAL_RCC_TIM11_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM11EN)) != RESET)reuse of #define __HAL_RCC_TIM10_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) != RESET)reuse of #define __HAL_RCC_TIM9_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM9EN)) != RESET)reuse of #define __HAL_RCC_SPI4_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) != RESET)reuse of #define __HAL_RCC_SPI1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI1EN)) != RESET)reuse of #define __HAL_RCC_SDMMC1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SDMMC1EN)) != RESET)reuse of #define __HAL_RCC_ADC3_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) != RESET)reuse of #define __HAL_RCC_ADC2_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) != RESET)reuse of #define __HAL_RCC_ADC1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC1EN)) != RESET)reuse of #define __HAL_RCC_USART6_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART6EN)) != RESET)reuse of #define __HAL_RCC_USART1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART1EN)) != RESET)reuse of #define __HAL_RCC_TIM8_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) != RESET)reuse of #define __HAL_RCC_TIM1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM1EN)) != RESET)reuse of #define __HAL_RCC_RTC_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_RTCEN)) == RESET)reuse of #define __HAL_RCC_RTC_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_RTCEN)) != RESET)reuse of #define __HAL_RCC_I2C4_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C4EN)) == RESET)reuse of #define __HAL_RCC_CEC_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CECEN)) == RESET)reuse of #define __HAL_RCC_CAN2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) == RESET)reuse of #define __HAL_RCC_SPDIFRX_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPDIFRXEN)) == RESET)reuse of #define __HAL_RCC_I2C4_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C4EN)) != RESET)reuse of #define __HAL_RCC_CEC_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CECEN)) != RESET)reuse of #define __HAL_RCC_CAN2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) != RESET)reuse of #define __HAL_RCC_SPDIFRX_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPDIFRXEN)) != RESET)reuse of #define __HAL_RCC_UART8_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART8EN)) == RESET)reuse of #define __HAL_RCC_UART7_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART7EN)) == RESET)reuse of #define __HAL_RCC_DAC_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) == RESET)reuse of #define __HAL_RCC_CAN1_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) == RESET)reuse of #define __HAL_RCC_I2C3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) == RESET)reuse of #define __HAL_RCC_I2C2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) == RESET)reuse of #define __HAL_RCC_I2C1_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) == RESET)reuse of #define __HAL_RCC_UART5_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) == RESET)reuse of #define __HAL_RCC_UART4_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) == RESET)reuse of #define __HAL_RCC_USART3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) == RESET)reuse of #define __HAL_RCC_USART2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) == RESET)reuse of #define __HAL_RCC_SPI3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) == RESET)reuse of #define __HAL_RCC_SPI2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) == RESET)reuse of #define __HAL_RCC_CAN3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN3EN)) == RESET)reuse of #define __HAL_RCC_LPTIM1_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_LPTIM1EN)) == RESET)reuse of #define __HAL_RCC_TIM14_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) == RESET)reuse of #define __HAL_RCC_TIM13_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) == RESET)reuse of #define __HAL_RCC_TIM12_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) == RESET)reuse of #define __HAL_RCC_TIM7_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) == RESET)reuse of #define __HAL_RCC_TIM6_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) == RESET)reuse of #define __HAL_RCC_TIM5_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) == RESET)reuse of #define __HAL_RCC_TIM4_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) == RESET)reuse of #define __HAL_RCC_TIM3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) == RESET)reuse of #define __HAL_RCC_TIM2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) == RESET)reuse of #define __HAL_RCC_UART8_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART8EN)) != RESET)reuse of #define __HAL_RCC_UART7_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART7EN)) != RESET)reuse of #define __HAL_RCC_DAC_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) != RESET)reuse of #define __HAL_RCC_CAN1_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) != RESET)reuse of #define __HAL_RCC_I2C3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) != RESET)reuse of #define __HAL_RCC_I2C2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) != RESET)reuse of #define __HAL_RCC_I2C1_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) != RESET)reuse of #define __HAL_RCC_UART5_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) != RESET)reuse of #define __HAL_RCC_UART4_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) != RESET)reuse of #define __HAL_RCC_USART3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) != RESET)reuse of #define __HAL_RCC_USART2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) != RESET)reuse of #define __HAL_RCC_SPI3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) != RESET)reuse of #define __HAL_RCC_SPI2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) != RESET)reuse of #define __HAL_RCC_CAN3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN3EN)) != RESET)reuse of #define __HAL_RCC_LPTIM1_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_LPTIM1EN)) != RESET)reuse of #define __HAL_RCC_TIM14_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) != RESET)reuse of #define __HAL_RCC_TIM13_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) != RESET)reuse of #define __HAL_RCC_TIM12_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) != RESET)reuse of #define __HAL_RCC_TIM7_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) != RESET)reuse of #define __HAL_RCC_TIM6_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) != RESET)reuse of #define __HAL_RCC_TIM5_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) != RESET)reuse of #define __HAL_RCC_TIM4_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) != RESET)reuse of #define __HAL_RCC_TIM3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) != RESET)reuse of #define __HAL_RCC_TIM2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) != RESET)reuse of #define __HAL_RCC_QSPI_IS_CLK_DISABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_QSPIEN)) == RESET)reuse of #define __HAL_RCC_FMC_IS_CLK_DISABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_FMCEN)) == RESET)reuse of #define __HAL_RCC_QSPI_IS_CLK_ENABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_QSPIEN)) != RESET)reuse of #define __HAL_RCC_FMC_IS_CLK_ENABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_FMCEN)) != RESET)reuse of #define __HAL_RCC_JPEG_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_JPEGEN)) == RESET)reuse of #define __HAL_RCC_JPEG_IS_CLK_ENABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_JPEGEN)) != RESET)reuse of #define __HAL_RCC_DCMI_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_DCMIEN)) == RESET)reuse of #define __HAL_RCC_DCMI_IS_CLK_ENABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_DCMIEN)) != RESET)reuse of #define __HAL_RCC_USB_IS_OTG_FS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) == RESET)reuse of #define __HAL_RCC_RNG_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) == RESET)reuse of #define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) != RESET)reuse of #define __HAL_RCC_RNG_IS_CLK_ENABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) != RESET)reuse of #define __HAL_RCC_ETH_IS_CLK_DISABLED() (__HAL_RCC_ETHMAC_IS_CLK_DISABLED() && __HAL_RCC_ETHMACTX_IS_CLK_DISABLED() && __HAL_RCC_ETHMACRX_IS_CLK_DISABLED())reuse of #define __HAL_RCC_ETHMACPTP_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACPTPEN)) == RESET)reuse of #define __HAL_RCC_ETHMACRX_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACRXEN)) == RESET)reuse of #define __HAL_RCC_ETHMACTX_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACTXEN)) == RESET)reuse of #define __HAL_RCC_ETHMAC_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACEN)) == RESET)reuse of #define __HAL_RCC_ETH_IS_CLK_ENABLED() (__HAL_RCC_ETHMAC_IS_CLK_ENABLED() && __HAL_RCC_ETHMACTX_IS_CLK_ENABLED() && __HAL_RCC_ETHMACRX_IS_CLK_ENABLED())reuse of #define __HAL_RCC_ETHMACPTP_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACPTPEN)) != RESET)reuse of #define __HAL_RCC_ETHMACRX_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACRXEN)) != RESET)reuse of #define __HAL_RCC_ETHMACTX_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACTXEN)) != RESET)reuse of #define __HAL_RCC_ETHMAC_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACEN)) != RESET)reuse of #define __HAL_RCC_DMA2D_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_DMA2DEN)) == RESET)reuse of #define __HAL_RCC_GPIOK_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOKEN)) == RESET)reuse of #define __HAL_RCC_GPIOJ_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOJEN)) == RESET)reuse of #define __HAL_RCC_GPIOI_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOIEN)) == RESET)reuse of #define __HAL_RCC_GPIOH_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOHEN)) == RESET)reuse of #define __HAL_RCC_GPIOG_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) == RESET)reuse of #define __HAL_RCC_GPIOF_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) == RESET)reuse of #define __HAL_RCC_GPIOE_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) == RESET)reuse of #define __HAL_RCC_GPIOD_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) == RESET)reuse of #define __HAL_RCC_GPIOC_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOCEN)) == RESET)reuse of #define __HAL_RCC_GPIOB_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOBEN)) == RESET)reuse of #define __HAL_RCC_GPIOA_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOAEN)) == RESET)reuse of #define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSULPIEN)) == RESET)reuse of #define __HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSEN)) == RESET)reuse of #define __HAL_RCC_DMA2_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_DMA2EN)) == RESET)reuse of #define __HAL_RCC_DTCMRAMEN_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_DTCMRAMEN)) == RESET)reuse of #define __HAL_RCC_BKPSRAM_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_BKPSRAMEN)) == RESET)reuse of #define __HAL_RCC_DMA2D_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_DMA2DEN)) != RESET)reuse of #define __HAL_RCC_GPIOK_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOKEN)) != RESET)reuse of #define __HAL_RCC_GPIOJ_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOJEN)) != RESET)reuse of #define __HAL_RCC_GPIOI_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOIEN)) != RESET)reuse of #define __HAL_RCC_GPIOH_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOHEN)) != RESET)reuse of #define __HAL_RCC_GPIOG_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) != RESET)reuse of #define __HAL_RCC_GPIOF_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) != RESET)reuse of #define __HAL_RCC_GPIOE_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) != RESET)reuse of #define __HAL_RCC_GPIOD_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) != RESET)reuse of #define __HAL_RCC_GPIOC_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOCEN)) != RESET)reuse of #define __HAL_RCC_GPIOB_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOBEN)) != RESET)reuse of #define __HAL_RCC_GPIOA_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOAEN)) != RESET)reuse of #define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSULPIEN)) != RESET)reuse of #define __HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSEN)) != RESET)reuse of #define __HAL_RCC_DMA2_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_DMA2EN)) != RESET)reuse of #define __HAL_RCC_DTCMRAMEN_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_DTCMRAMEN)) != RESET)reuse of #define __HAL_RCC_BKPSRAM_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_BKPSRAMEN)) != RESET)reuse of #define __HAL_RCC_MDIO_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_MDIOEN))reuse of #define __HAL_RCC_DFSDM1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_DFSDM1EN))reuse of #define __HAL_RCC_SAI2_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SAI2EN))reuse of #define __HAL_RCC_SAI1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SAI1EN))reuse of #define __HAL_RCC_SPI6_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI6EN))reuse of #define __HAL_RCC_SPI5_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI5EN))reuse of #define __HAL_RCC_TIM11_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM11EN))reuse of #define __HAL_RCC_TIM10_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM10EN))reuse of #define __HAL_RCC_TIM9_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM9EN))reuse of #define __HAL_RCC_SPI4_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI4EN))reuse of #define __HAL_RCC_SPI1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI1EN))reuse of #define __HAL_RCC_ADC3_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC3EN))reuse of #define __HAL_RCC_ADC2_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC2EN))reuse of #define __HAL_RCC_ADC1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC1EN))reuse of #define __HAL_RCC_USART6_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_USART6EN))reuse of #define __HAL_RCC_TIM8_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM8EN))reuse of #define __HAL_RCC_TIM1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM1EN))reuse of #define __HAL_RCC_MDIO_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_MDIOEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_MDIOEN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_DFSDM1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_DFSDM1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_DFSDM1EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_SAI2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI2EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI2EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_SAI1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_SPI6_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI6EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI6EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_SPI5_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_TIM11_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_TIM10_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_TIM9_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_SPI4_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_SPI1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_ADC2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_ADC1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_USART6_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART6EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART6EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_TIM8_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_TIM1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_CEC_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_CECEN))reuse of #define __HAL_RCC_CAN2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN2EN))reuse of #define __HAL_RCC_I2C4_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C4EN))reuse of #define __HAL_RCC_SPDIFRX_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_SPDIFRXEN))reuse of #define __HAL_RCC_UART8_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_UART8EN))reuse of #define __HAL_RCC_UART7_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_UART7EN))reuse of #define __HAL_RCC_DAC_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_DACEN))reuse of #define __HAL_RCC_CAN1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN1EN))reuse of #define __HAL_RCC_I2C3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C3EN))reuse of #define __HAL_RCC_I2C2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C2EN))reuse of #define __HAL_RCC_I2C1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C1EN))reuse of #define __HAL_RCC_UART5_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_UART5EN))reuse of #define __HAL_RCC_UART4_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_UART4EN))reuse of #define __HAL_RCC_USART3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_USART3EN))reuse of #define __HAL_RCC_USART2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_USART2EN))reuse of #define __HAL_RCC_SPI3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI3EN))reuse of #define __HAL_RCC_SPI2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI2EN))reuse of #define __HAL_RCC_CAN3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN3EN))reuse of #define __HAL_RCC_RTC_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_RTCEN))reuse of #define __HAL_RCC_LPTIM1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_LPTIM1EN))reuse of #define __HAL_RCC_TIM14_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM14EN))reuse of #define __HAL_RCC_TIM13_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM13EN))reuse of #define __HAL_RCC_TIM12_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM12EN))reuse of #define __HAL_RCC_TIM7_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM7EN))reuse of #define __HAL_RCC_TIM6_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM6EN))reuse of #define __HAL_RCC_TIM5_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM5EN))reuse of #define __HAL_RCC_TIM4_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM4EN))reuse of #define __HAL_RCC_TIM3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM3EN))reuse of #define __HAL_RCC_TIM2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM2EN))reuse of #define __HAL_RCC_CEC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CECEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CECEN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_CAN2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_I2C4_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C4EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C4EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_SPDIFRX_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPDIFRXEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPDIFRXEN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_UART8_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART8EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART8EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_UART7_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART7EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART7EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_DAC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_CAN1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_I2C3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_I2C2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_UART5_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_UART4_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_USART3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_USART2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_SPI3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_SPI2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_CAN3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN3EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_RTC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_RTCEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_RTCEN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_LPTIM1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_LPTIM1EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_LPTIM1EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_TIM14_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_TIM13_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_TIM12_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_TIM7_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_TIM6_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_TIM5_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_TIM4_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_TIM3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_TIM2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_QSPI_CLK_DISABLE() (RCC->AHB3ENR &= ~(RCC_AHB3ENR_QSPIEN))reuse of #define __HAL_RCC_FMC_CLK_DISABLE() (RCC->AHB3ENR &= ~(RCC_AHB3ENR_FMCEN))reuse of #define __HAL_RCC_QSPI_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN); tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_OTGFSEN))reuse of #define __HAL_RCC_RNG_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_RNGEN))reuse of #define __HAL_RCC_USB_OTG_FS_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_OTGFSEN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_OTGFSEN); UNUSED(tmpreg); __HAL_RCC_SYSCFG_CLK_ENABLE(); } while(0)reuse of #define __HAL_RCC_RNG_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_JPEG_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_JPEGEN))reuse of declaration of GPIO_PinStatereuse of declaration of GPIO_InitTypeDefreuse of definition of Alternatereuse of definition of Speedreuse of definition of Pullreuse of definition of Modereuse of definition of Pinreuse of #define IS_GPIO_PULL(PULL) (((PULL) == GPIO_NOPULL) || ((PULL) == GPIO_PULLUP) || ((PULL) == GPIO_PULLDOWN))reuse of #define IS_GPIO_SPEED(SPEED) (((SPEED) == GPIO_SPEED_LOW) || ((SPEED) == GPIO_SPEED_MEDIUM) || ((SPEED) == GPIO_SPEED_FAST) || ((SPEED) == GPIO_SPEED_HIGH))reuse of #define IS_GPIO_MODE(MODE) (((MODE) == GPIO_MODE_INPUT) || ((MODE) == GPIO_MODE_OUTPUT_PP) || ((MODE) == GPIO_MODE_OUTPUT_OD) || ((MODE) == GPIO_MODE_AF_PP) || ((MODE) == GPIO_MODE_AF_OD) || ((MODE) == GPIO_MODE_IT_RISING) || ((MODE) == GPIO_MODE_IT_FALLING) || ((MODE) == GPIO_MODE_IT_RISING_FALLING) || ((MODE) == GPIO_MODE_EVT_RISING) || ((MODE) == GPIO_MODE_EVT_FALLING) || ((MODE) == GPIO_MODE_EVT_RISING_FALLING) || ((MODE) == GPIO_MODE_ANALOG))reuse of #define IS_GPIO_PIN(__PIN__) ((((uint32_t)(__PIN__) & GPIO_PIN_MASK) != 0x00U))reuse of #define IS_GPIO_PIN_ACTION(ACTION) (((ACTION) == GPIO_PIN_RESET) || ((ACTION) == GPIO_PIN_SET))reuse of #define TRIGGER_MODE (0x7UL << TRIGGER_MODE_Pos)reuse of #define EXTI_EVT (0x2UL << EXTI_MODE_Pos)reuse of #define EXTI_MODE (0x3UL << EXTI_MODE_Pos)reuse of #define OUTPUT_TYPE (0x1UL << OUTPUT_TYPE_Pos)reuse of #define GPIO_MODE (0x3UL << GPIO_MODE_Pos)reuse of #define __HAL_GPIO_EXTI_GENERATE_SWIT(__EXTI_LINE__) (EXTI->SWIER |= (__EXTI_LINE__))reuse of #define __HAL_GPIO_EXTI_CLEAR_IT(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__))reuse of #define __HAL_GPIO_EXTI_GET_IT(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__))reuse of #define __HAL_GPIO_EXTI_CLEAR_FLAG(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__))reuse of #define __HAL_GPIO_EXTI_GET_FLAG(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__))reuse of #define GPIO_PULLDOWN ((uint32_t)0x00000002U)reuse of #define GPIO_SPEED_FREQ_MEDIUM ((uint32_t)0x00000001U)reuse of #define GPIO_MODE_EVT_RISING_FALLING (MODE_INPUT | EXTI_EVT | TRIGGER_RISING | TRIGGER_FALLING)reuse of #define GPIO_MODE_EVT_FALLING (MODE_INPUT | EXTI_EVT | TRIGGER_FALLING)reuse of #define GPIO_MODE_EVT_RISING (MODE_INPUT | EXTI_EVT | TRIGGER_RISING)reuse of #define GPIO_MODE_IT_RISING_FALLING (MODE_INPUT | EXTI_IT | TRIGGER_RISING | TRIGGER_FALLING)reuse of #define GPIO_MODE_OUTPUT_OD (MODE_OUTPUT | OUTPUT_OD)reuse of #define GPIO_PIN_MASK ((uint32_t)0x0000FFFFU)reuse of #define GPIO_PIN_All ((uint16_t)0xFFFFU)reuse of #define __STM32F7xx_HAL_GPIO_Hreuse of declaration of HAL_GPIO_EXTI_Callbackreuse of declaration of GPIO_Pinreuse of declaration of HAL_GPIO_EXTI_IRQHandlerreuse of declaration of HAL_GPIO_LockPinreuse of declaration of GPIOxreuse of declaration of HAL_GPIO_TogglePinreuse of declaration of HAL_GPIO_WritePinreuse of declaration of PinStatereuse of declaration of HAL_GPIO_ReadPinreuse of declaration of HAL_GPIO_DeInitreuse of declaration of HAL_GPIO_Initreuse of declaration of GPIO_Initreuse of /* __STM32F7xx_HAL_GPIO_H */reuse of /** @defgroup GPIO_Private_Functions GPIO Private Functions
  * @{
  */reuse of /** @defgroup GPIO_Private_Macros GPIO Private Macros
  * @{
  */reuse of /** @defgroup GPIO_Private_Constants GPIO Private Constants
  * @{
  */reuse of /* IO operation functions *****************************************************/reuse of /** @addtogroup GPIO_Exported_Functions_Group2
  * @{
  */reuse of /* Initialization and de-initialization functions *****************************/reuse of /** @addtogroup GPIO_Exported_Functions_Group1
  * @{
  */reuse of /** @addtogroup GPIO_Exported_Functions
  * @{
  */reuse of /* Include GPIO HAL Extension module */reuse of /**
  * @brief  Generates a Software interrupt on selected EXTI line.
  * @param  __EXTI_LINE__ specifies the EXTI line to check.
  *          This parameter can be GPIO_PIN_x where x can be(0..15)
  * @retval None
  */reuse of /**
  * @brief  Clears the EXTI's line pending bits.
  * @param  __EXTI_LINE__ specifies the EXTI lines to clear.
  *          This parameter can be any combination of GPIO_PIN_x where x can be (0..15)
  * @retval None
  */reuse of /**
  * @brief  Checks whether the specified EXTI line is asserted or not.
  * @param  __EXTI_LINE__ specifies the EXTI line to check.
  *          This parameter can be GPIO_PIN_x where x can be(0..15)
  * @retval The new state of __EXTI_LINE__ (SET or RESET).
  */reuse of /**
  * @brief  Clears the EXTI's line pending flags.
  * @param  __EXTI_LINE__ specifies the EXTI lines flags to clear.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15)
  * @retval None
  */reuse of /**
  * @brief  Checks whether the specified EXTI line flag is set or not.
  * @param  __EXTI_LINE__ specifies the EXTI line flag to check.
  *         This parameter can be GPIO_PIN_x where x can be(0..15)
  * @retval The new state of __EXTI_LINE__ (SET or RESET).
  */reuse of /** @defgroup GPIO_Exported_Macros GPIO Exported Macros
  * @{
  */reuse of /*!< Pull-down activation                */reuse of /*!< Pull-up activation                  */reuse of /*!< No Pull-up or Pull-down activation  */reuse of /** @defgroup GPIO_pull_define GPIO pull define
  * @brief GPIO Pull-Up or Pull-Down Activation
  * @{
  */reuse of /*!< High speed    */reuse of /*!< Fast speed    */reuse of /*!< Medium speed  */reuse of /*!< Low speed     */reuse of /** @defgroup GPIO_speed_define  GPIO speed define
  * @brief GPIO Output Maximum frequency
  * @{
  */reuse of /*!< External Event Mode with Rising/Falling edge trigger detection     */reuse of /*!< External Event Mode with Falling edge trigger detection            */reuse of /*!< External Event Mode with Rising edge trigger detection             */reuse of /*!< External Interrupt Mode with Rising/Falling edge trigger detection  */reuse of /*!< External Interrupt Mode with Falling edge trigger detection         */reuse of /*!< External Interrupt Mode with Rising edge trigger detection          */reuse of /*!< Analog Mode  */reuse of /*!< Alternate Function Open Drain Mode    */reuse of /*!< Alternate Function Push Pull Mode     */reuse of /*!< Output Open Drain Mode                */reuse of /*!< Output Push Pull Mode                 */reuse of /*!< Input Floating Mode                   */reuse of /** @defgroup GPIO_mode_define GPIO mode define
  * @brief GPIO Configuration Mode
  *        Elements values convention: 0x00WX00YZ
  *           - W  : EXTI trigger detection on 3 bits
  *           - X  : EXTI mode (IT or Event) on 2 bits
  *           - Y  : Output type (Push Pull or Open Drain) on 1 bit
  *           - Z  : GPIO mode (Input, Output, Alternate or Analog) on 2 bits
  * @{
  */reuse of /* PIN mask for assert test */reuse of /* All pins selected */reuse of /* Pin 15 selected   */reuse of /* Pin 14 selected   */reuse of /* Pin 13 selected   */reuse of /* Pin 12 selected   */reuse of /* Pin 11 selected   */reuse of /* Pin 10 selected   */reuse of /* Pin 9 selected    */reuse of /* Pin 8 selected    */reuse of /* Pin 7 selected    */reuse of /* Pin 6 selected    */reuse of /* Pin 5 selected    */reuse of /* Pin 4 selected    */reuse of /* Pin 3 selected    */reuse of /* Pin 2 selected    */reuse of /* Pin 1 selected    */reuse of /* Pin 0 selected    */reuse of /** @defgroup GPIO_pins_define GPIO pins define
  * @{
  */reuse of /** @defgroup GPIO_Exported_Constants GPIO Exported Constants
  * @{
  */reuse of /**
  * @brief  GPIO Bit SET and Bit RESET enumeration
  */reuse of /*!< Peripheral to be connected to the selected pins.
                            This parameter can be a value of @ref GPIO_Alternate_function_selection */reuse of /*!< Specifies the speed for the selected pins.
                           This parameter can be a value of @ref GPIO_speed_define */reuse of /*!< Specifies the Pull-up or Pull-Down activation for the selected pins.
                           This parameter can be a value of @ref GPIO_pull_define */reuse of /*!< Specifies the operating mode for the selected pins.
                           This parameter can be a value of @ref GPIO_mode_define */reuse of /*!< Specifies the GPIO pins to be configured.
                           This parameter can be any value of @ref GPIO_pins_define */reuse of /**
  * @brief GPIO Init structure definition
  */reuse of /** @defgroup GPIO_Exported_Types GPIO Exported Types
  * @{
  */reuse of /** @addtogroup GPIO
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    stm32f7xx_hal_gpio.h
  * @author  MCD Application Team
  * @brief   Header file of GPIO HAL module.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of HAL_DMA_MemoryTypeDefreuse of HAL_DMAEx_ChangeMemoryreuse of Addressreuse of memoryreuse of HAL_DMAEx_MultiBufferStart_ITreuse of SrcAddressreuse of DstAddressreuse of SecondMemAddressreuse of HAL_DMAEx_MultiBufferStartreuse of declaration of HAL_DMA_MemoryTypeDefreuse of MEMORY0reuse of MEMORY1reuse of #define IS_DMA_CHANNEL(CHANNEL) (((CHANNEL) == DMA_CHANNEL_0) || ((CHANNEL) == DMA_CHANNEL_1) || ((CHANNEL) == DMA_CHANNEL_2) || ((CHANNEL) == DMA_CHANNEL_3) || ((CHANNEL) == DMA_CHANNEL_4) || ((CHANNEL) == DMA_CHANNEL_5) || ((CHANNEL) == DMA_CHANNEL_6) || ((CHANNEL) == DMA_CHANNEL_7) || ((CHANNEL) == DMA_CHANNEL_8) || ((CHANNEL) == DMA_CHANNEL_9) || ((CHANNEL) == DMA_CHANNEL_10) || ((CHANNEL) == DMA_CHANNEL_11) || ((CHANNEL) == DMA_CHANNEL_12) || ((CHANNEL) == DMA_CHANNEL_13) || ((CHANNEL) == DMA_CHANNEL_14) || ((CHANNEL) == DMA_CHANNEL_15))reuse of #define DMA_CHANNEL_15 0x1E000000Ureuse of #define DMA_CHANNEL_14 0x1C000000Ureuse of #define DMA_CHANNEL_13 0x1A000000Ureuse of #define DMA_CHANNEL_12 0x18000000Ureuse of #define DMA_CHANNEL_10 0x14000000Ureuse of #define DMA_CHANNEL_9 0x12000000Ureuse of #define DMA_CHANNEL_8 0x10000000Ureuse of #define DMA_CHANNEL_7 0x0E000000Ureuse of #define DMA_CHANNEL_6 0x0C000000Ureuse of #define DMA_CHANNEL_5 0x0A000000Ureuse of #define DMA_CHANNEL_3 0x06000000Ureuse of #define DMA_CHANNEL_2 0x04000000Ureuse of #define DMA_CHANNEL_1 0x02000000Ureuse of #define __STM32F7xx_HAL_DMA_EX_Hreuse of declaration of HAL_DMAEx_ChangeMemoryreuse of declaration of hdmareuse of declaration of Addressreuse of declaration of memoryreuse of declaration of HAL_DMAEx_MultiBufferStart_ITreuse of declaration of SrcAddressreuse of declaration of DstAddressreuse of declaration of SecondMemAddressreuse of declaration of DataLengthreuse of declaration of HAL_DMAEx_MultiBufferStartreuse of /* __STM32F7xx_HAL_DMA_H */reuse of /** @defgroup DMAEx_Private_Functions DMAEx Private Functions
  * @brief DMAEx Private functions
  * @{
  */reuse of /* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx ||
          STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx*/reuse of /** @defgroup DMAEx_Private_Macros DMA Private Macros
  * @brief    DMAEx private macros 
  * @{
  */reuse of /* IO operation functions *******************************************************/reuse of /** @defgroup DMAEx_Exported_Functions_Group1 Extended features functions
  * @brief   Extended features functions
  * @{
  */reuse of /** @defgroup DMAEx_Exported_Functions DMAEx Exported Functions
  * @brief   DMAEx Exported functions
  * @{
  */reuse of /* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx ||
          STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */reuse of /*!< DMA Channel 15*/reuse of /*!< DMA Channel 14*/reuse of /*!< DMA Channel 13*/reuse of /*!< DMA Channel 12*/reuse of /*!< DMA Channel 11*/reuse of /*!< DMA Channel 10*/reuse of /*!< DMA Channel 9 */reuse of /*!< DMA Channel 8 */reuse of /*!< DMA Channel 7 */reuse of /*!< DMA Channel 6 */reuse of /*!< DMA Channel 5 */reuse of /*!< DMA Channel 4 */reuse of /*!< DMA Channel 3 */reuse of /*!< DMA Channel 2 */reuse of /*!< DMA Channel 1 */reuse of /*!< DMA Channel 0 */reuse of /** @defgroup DMAEx_Channel_selection DMA Channel selection
  * @brief    DMAEx channel selection 
  * @{
  */reuse of /** @defgroup DMA_Exported_Constants DMA Exported Constants
  * @brief    DMA Exported constants 
  * @{
  */reuse of /*!< Memory 1     */reuse of /*!< Memory 0     */reuse of /** 
  * @brief  HAL DMA Memory definition  
  */reuse of /** @defgroup DMAEx_Exported_Types DMAEx Exported Types
  * @brief DMAEx Exported types
  * @{
  */reuse of /** @addtogroup DMAEx
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    stm32f7xx_hal_dma_ex.h
  * @author  MCD Application Team
  * @brief   Header file of DMA HAL extension module.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file in
  * the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of HAL_DMA_StateTypeDefreuse of HAL_DMA_CallbackIDTypeDefreuse of HAL_DMA_LevelCompleteTypeDefreuse of HAL_DMA_GetErrorreuse of HAL_DMA_GetStatereuse of HAL_DMA_UnRegisterCallbackreuse of CallbackIDreuse of HAL_DMA_RegisterCallbackreuse of ..(*)(..)reuse of pCallbackreuse of HAL_DMA_IRQHandlerreuse of HAL_DMA_PollForTransferreuse of CompleteLevelreuse of Timeoutreuse of HAL_DMA_Abort_ITreuse of HAL_DMA_Abortreuse of HAL_DMA_Start_ITreuse of HAL_DMA_Startreuse of declaration of DMA_HandleTypeDefreuse of StreamIndexreuse of StreamBaseAddressreuse of ErrorCodereuse of XferAbortCallbackreuse of XferM1HalfCpltCallbackreuse of XferM1CpltCallbackreuse of definition of __DMA_HandleTypeDefreuse of declaration of HAL_DMA_CallbackIDTypeDefreuse of HAL_DMA_XFER_CPLT_CB_IDreuse of HAL_DMA_XFER_HALFCPLT_CB_IDreuse of HAL_DMA_XFER_M1CPLT_CB_IDreuse of HAL_DMA_XFER_M1HALFCPLT_CB_IDreuse of HAL_DMA_XFER_ERROR_CB_IDreuse of HAL_DMA_XFER_ABORT_CB_IDreuse of HAL_DMA_XFER_ALL_CB_IDreuse of declaration of HAL_DMA_LevelCompleteTypeDefreuse of HAL_DMA_FULL_TRANSFERreuse of HAL_DMA_HALF_TRANSFERreuse of declaration of HAL_DMA_StateTypeDefreuse of HAL_DMA_STATE_RESETreuse of HAL_DMA_STATE_READYreuse of HAL_DMA_STATE_BUSYreuse of HAL_DMA_STATE_TIMEOUTreuse of HAL_DMA_STATE_ERRORreuse of HAL_DMA_STATE_ABORTreuse of declaration of DMA_InitTypeDefreuse of definition of StreamIndexreuse of definition of StreamBaseAddressreuse of definition of ErrorCodereuse of definition of XferAbortCallbackreuse of definition of XferErrorCallbackreuse of definition of XferM1HalfCpltCallbackreuse of definition of XferM1CpltCallbackreuse of definition of XferHalfCpltCallbackreuse of definition of XferCpltCallbackreuse of definition of Parentreuse of volatile HAL_DMA_StateTypeDefreuse of definition of Statereuse of definition of Lockreuse of definition of Initreuse of definition of Instancereuse of definition of PeriphBurstreuse of definition of MemBurstreuse of definition of FIFOThresholdreuse of definition of FIFOModereuse of definition of Priorityreuse of definition of MemDataAlignmentreuse of definition of PeriphDataAlignmentreuse of definition of MemIncreuse of definition of PeriphIncreuse of definition of Directionreuse of definition of Channelreuse of #define IS_DMA_PERIPHERAL_BURST(BURST) (((BURST) == DMA_PBURST_SINGLE) || ((BURST) == DMA_PBURST_INC4) || ((BURST) == DMA_PBURST_INC8) || ((BURST) == DMA_PBURST_INC16))reuse of #define IS_DMA_MEMORY_BURST(BURST) (((BURST) == DMA_MBURST_SINGLE) || ((BURST) == DMA_MBURST_INC4) || ((BURST) == DMA_MBURST_INC8) || ((BURST) == DMA_MBURST_INC16))reuse of #define IS_DMA_FIFO_THRESHOLD(THRESHOLD) (((THRESHOLD) == DMA_FIFO_THRESHOLD_1QUARTERFULL ) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_HALFFULL) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_3QUARTERSFULL) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_FULL))reuse of #define IS_DMA_FIFO_MODE_STATE(STATE) (((STATE) == DMA_FIFOMODE_DISABLE ) || ((STATE) == DMA_FIFOMODE_ENABLE))reuse of #define IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_PRIORITY_LOW ) || ((PRIORITY) == DMA_PRIORITY_MEDIUM) || ((PRIORITY) == DMA_PRIORITY_HIGH) || ((PRIORITY) == DMA_PRIORITY_VERY_HIGH))reuse of #define IS_DMA_MODE(MODE) (((MODE) == DMA_NORMAL ) || ((MODE) == DMA_CIRCULAR) || ((MODE) == DMA_PFCTRL))reuse of #define IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MDATAALIGN_BYTE) || ((SIZE) == DMA_MDATAALIGN_HALFWORD) || ((SIZE) == DMA_MDATAALIGN_WORD ))reuse of #define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PDATAALIGN_BYTE) || ((SIZE) == DMA_PDATAALIGN_HALFWORD) || ((SIZE) == DMA_PDATAALIGN_WORD))reuse of #define IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MINC_ENABLE) || ((STATE) == DMA_MINC_DISABLE))reuse of #define IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PINC_ENABLE) || ((STATE) == DMA_PINC_DISABLE))reuse of #define IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x01U) && ((SIZE) < 0x10000U))reuse of #define IS_DMA_DIRECTION(DIRECTION) (((DIRECTION) == DMA_PERIPH_TO_MEMORY ) || ((DIRECTION) == DMA_MEMORY_TO_PERIPH) || ((DIRECTION) == DMA_MEMORY_TO_MEMORY))reuse of #define __HAL_DMA_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->NDTR)reuse of #define __HAL_DMA_SET_COUNTER(__HANDLE__,__COUNTER__) ((__HANDLE__)->Instance->NDTR = (uint16_t)(__COUNTER__))reuse of #define __HAL_DMA_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? ((__HANDLE__)->Instance->CR & (__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR & (__INTERRUPT__)))reuse of #define __HAL_DMA_DISABLE_IT(__HANDLE__,__INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR &= ~(__INTERRUPT__)))reuse of #define __HAL_DMA_ENABLE_IT(__HANDLE__,__INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? ((__HANDLE__)->Instance->CR |= (__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR |= (__INTERRUPT__)))reuse of #define __HAL_DMA_CLEAR_FLAG(__HANDLE__,__FLAG__) (((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream3)? (DMA2->HIFCR = (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LIFCR = (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HIFCR = (__FLAG__)) : (DMA1->LIFCR = (__FLAG__)))reuse of #define __HAL_DMA_GET_FLAG(__HANDLE__,__FLAG__) (((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream3)? (DMA2->HISR & (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LISR & (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HISR & (__FLAG__)) : (DMA1->LISR & (__FLAG__)))reuse of #define __HAL_DMA_GET_DME_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_DMEIF2_6 : DMA_FLAG_DMEIF3_7)reuse of #define __HAL_DMA_GET_FE_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_FEIF2_6 : DMA_FLAG_FEIF3_7)reuse of #define __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_TEIF2_6 : DMA_FLAG_TEIF3_7)reuse of #define __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_HTIF2_6 : DMA_FLAG_HTIF3_7)reuse of #define __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_TCIF2_6 : DMA_FLAG_TCIF3_7)reuse of #define __HAL_DMA_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~DMA_SxCR_EN)reuse of #define __HAL_DMA_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= DMA_SxCR_EN)reuse of #define __HAL_DMA_GET_FS(__HANDLE__) (((__HANDLE__)->Instance->FCR & (DMA_SxFCR_FS)))reuse of #define __HAL_DMA_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DMA_STATE_RESET)reuse of #define DMA_FLAG_TCIF3_7 0x08000000Ureuse of #define DMA_FLAG_HTIF3_7 0x04000000Ureuse of #define DMA_FLAG_TEIF3_7 0x02000000Ureuse of #define DMA_FLAG_DMEIF3_7 0x01000000Ureuse of #define DMA_FLAG_FEIF3_7 0x00400000Ureuse of #define DMA_FLAG_TCIF2_6 0x00200000Ureuse of #define DMA_FLAG_HTIF2_6 0x00100000Ureuse of #define DMA_FLAG_TEIF2_6 0x00080000Ureuse of #define DMA_FLAG_DMEIF2_6 0x00040000Ureuse of #define DMA_FLAG_FEIF2_6 0x00010000Ureuse of #define DMA_FLAG_TCIF1_5 0x00000800Ureuse of #define DMA_FLAG_HTIF1_5 0x00000400Ureuse of #define DMA_FLAG_TEIF1_5 0x00000200Ureuse of #define DMA_FLAG_DMEIF1_5 0x00000100Ureuse of #define DMA_FLAG_FEIF1_5 0x00000040Ureuse of #define DMA_FLAG_TCIF0_4 0x00000020Ureuse of #define DMA_FLAG_HTIF0_4 0x00000010Ureuse of #define DMA_FLAG_TEIF0_4 0x00000008Ureuse of #define DMA_FLAG_DMEIF0_4 0x00000004Ureuse of #define DMA_FLAG_FEIF0_4 0x00000001Ureuse of #define DMA_IT_FE 0x00000080Ureuse of #define DMA_IT_DME DMA_SxCR_DMEIEreuse of #define DMA_IT_TE DMA_SxCR_TEIEreuse of #define DMA_IT_HT DMA_SxCR_HTIEreuse of #define DMA_IT_TC DMA_SxCR_TCIEreuse of #define DMA_PBURST_INC16 DMA_SxCR_PBURSTreuse of #define DMA_PBURST_INC8 DMA_SxCR_PBURST_1reuse of #define DMA_MBURST_INC8 DMA_SxCR_MBURST_1reuse of #define DMA_FIFO_THRESHOLD_3QUARTERSFULL DMA_SxFCR_FTH_1reuse of #define DMA_FIFO_THRESHOLD_HALFFULL DMA_SxFCR_FTH_0reuse of #define DMA_FIFO_THRESHOLD_1QUARTERFULL 0x00000000Ureuse of #define DMA_PRIORITY_MEDIUM DMA_SxCR_PL_0reuse of #define DMA_PRIORITY_LOW 0x00000000Ureuse of #define DMA_CIRCULAR DMA_SxCR_CIRCreuse of #define DMA_PDATAALIGN_BYTE 0x00000000Ureuse of #define DMA_MINC_DISABLE 0x00000000Ureuse of #define HAL_DMA_ERROR_NOT_SUPPORTED 0x00000100Ureuse of #define HAL_DMA_ERROR_NO_XFER 0x00000080Ureuse of #define HAL_DMA_ERROR_PARAM 0x00000040Ureuse of call to mfxstm32l152_ReleaseInstancereuse of call to MFX_IO_DeInitreuse of emptyreuse of MFXSTM32L152_OUT_PIN_POLARITY_HIGHreuse of call to mfxstm32l152_SetIrqOutPinPolarityreuse of MFXSTM32L152_OUT_PIN_TYPE_PUSHPULLreuse of call to mfxstm32l152_SetIrqOutPinTypereuse of initializer for mfxstm32l152reuse of initializer for mfxstm32l152_idd_drvreuse of initializer for mfxstm32l152_io_drvreuse of initializer for mfxstm32l152_ts_drvreuse of pDatareuse of initializer for pDatareuse of OTM8009A_CMD_ID1reuse of call to DSI_IO_ReadCmdreuse of call to DSI_IO_WriteCmdreuse of ShortRegData1reuse of lcdRegData1reuse of ShortRegData2reuse of lcdRegData2reuse of ShortRegData3reuse of call to OTM8009A_IO_Delayreuse of ShortRegData4reuse of ShortRegData5reuse of ShortRegData6reuse of ShortRegData7reuse of ShortRegData8reuse of ShortRegData9reuse of ShortRegData10reuse of ShortRegData11reuse of ShortRegData12reuse of ShortRegData13reuse of ShortRegData14reuse of ShortRegData15reuse of ShortRegData16reuse of ShortRegData17reuse of ShortRegData18reuse of ShortRegData19reuse of lcdRegData5reuse of ShortRegData20reuse of ShortRegData21reuse of ShortRegData22reuse of ShortRegData23reuse of ShortRegData24reuse of ShortRegData25reuse of ShortRegData26reuse of ShortRegData27reuse of ShortRegData28reuse of lcdRegData6reuse of lcdRegData7reuse of ShortRegData29reuse of lcdRegData8reuse of ShortRegData30reuse of lcdRegData9reuse of ShortRegData31reuse of lcdRegData10reuse of ShortRegData32reuse of ShortRegData46reuse of lcdRegData11reuse of ShortRegData33reuse of lcdRegData12reuse of lcdRegData13reuse of lcdRegData14reuse of lcdRegData15reuse of lcdRegData16reuse of ShortRegData34reuse of lcdRegData17reuse of ShortRegData35reuse of lcdRegData18reuse of lcdRegData19reuse of lcdRegData20reuse of lcdRegData21reuse of lcdRegData22reuse of lcdRegData23reuse of lcdRegData24reuse of ShortRegData47reuse of ShortRegData48reuse of ShortRegData49reuse of ShortRegData50reuse of ShortRegData51reuse of lcdRegData25reuse of lcdRegData3reuse of lcdRegData4reuse of ShortRegData36reuse of 120reuse of OTM8009A_FORMAT_RBG565reuse of OTM8009A_FORMAT_RGB888reuse of ColorCodingreuse of ShortRegData37reuse of ShortRegData38reuse of OTM8009A_ORIENTATION_LANDSCAPEreuse of orientationreuse of ShortRegData39reuse of lcdRegData27reuse of lcdRegData28reuse of ShortRegData40reuse of ShortRegData41reuse of ShortRegData42reuse of ShortRegData43reuse of ShortRegData44reuse of ShortRegData45reuse of initializer for ShortRegData51reuse of OTM8009A_CMD_NOPreuse of 177reuse of initializer for ShortRegData50reuse of 245reuse of initializer for ShortRegData49reuse of 182reuse of initializer for ShortRegData48reuse of #define __HAL_RCC_JPEG_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_JPEGEN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_JPEGEN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_DCMI_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_DCMIEN))reuse of #define __HAL_RCC_DCMI_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_ETH_CLK_DISABLE() do { __HAL_RCC_ETHMACTX_CLK_DISABLE(); __HAL_RCC_ETHMACRX_CLK_DISABLE(); __HAL_RCC_ETHMAC_CLK_DISABLE(); } while(0)reuse of #define __HAL_RCC_ETHMACPTP_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACPTPEN))reuse of #define __HAL_RCC_ETHMACRX_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACRXEN))reuse of #define __HAL_RCC_ETHMACTX_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACTXEN))reuse of #define __HAL_RCC_ETHMAC_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACEN))reuse of #define __HAL_RCC_ETH_CLK_ENABLE() do { __HAL_RCC_ETHMAC_CLK_ENABLE(); __HAL_RCC_ETHMACTX_CLK_ENABLE(); __HAL_RCC_ETHMACRX_CLK_ENABLE(); } while(0)reuse of #define __HAL_RCC_ETHMACPTP_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_ETHMACRX_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACRXEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACRXEN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_ETHMACTX_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACTXEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACTXEN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_ETHMAC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACEN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_GPIOK_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOKEN))reuse of #define __HAL_RCC_GPIOJ_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOJEN))reuse of #define __HAL_RCC_GPIOI_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOIEN))reuse of #define __HAL_RCC_GPIOH_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOHEN))reuse of #define __HAL_RCC_GPIOG_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOGEN))reuse of #define __HAL_RCC_GPIOF_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOFEN))reuse of #define __HAL_RCC_GPIOE_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOEEN))reuse of #define __HAL_RCC_GPIOD_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIODEN))reuse of #define __HAL_RCC_GPIOC_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOCEN))reuse of #define __HAL_RCC_GPIOB_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOBEN))reuse of #define __HAL_RCC_GPIOA_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOAEN))reuse of #define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_OTGHSULPIEN))reuse of #define __HAL_RCC_USB_OTG_HS_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_OTGHSEN))reuse of #define __HAL_RCC_DMA2_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_DMA2EN))reuse of #define __HAL_RCC_DTCMRAMEN_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_DTCMRAMEN))reuse of #define __HAL_RCC_BKPSRAM_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_BKPSRAMEN))reuse of #define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_USB_OTG_HS_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_DTCMRAMEN_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DTCMRAMEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DTCMRAMEN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_BKPSRAM_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN); UNUSED(tmpreg); } while(0)reuse of #define RCC_DSICLKSOURCE_PLLR ((uint32_t)RCC_DCKCFGR2_DSISEL)reuse of #define RCC_DSICLKSOURCE_DSIPHY ((uint32_t)0x00000000U)reuse of #define RCC_DFSDM1AUDIOCLKSOURCE_SAI2 RCC_DCKCFGR1_ADFSDM1SELreuse of #define RCC_DFSDM1AUDIOCLKSOURCE_SAI1 ((uint32_t)0x00000000U)reuse of #define RCC_DFSDM1CLKSOURCE_SYSCLK RCC_DCKCFGR1_DFSDM1SELreuse of #define RCC_DFSDM1CLKSOURCE_PCLK2 ((uint32_t)0x00000000U)reuse of #define RCC_SDMMC2CLKSOURCE_SYSCLK RCC_DCKCFGR2_SDMMC2SELreuse of #define RCC_SDMMC2CLKSOURCE_CLK48 ((uint32_t)0x00000000U)reuse of #define RCC_SDMMC1CLKSOURCE_SYSCLK RCC_DCKCFGR2_SDMMC1SELreuse of #define RCC_SDMMC1CLKSOURCE_CLK48 ((uint32_t)0x00000000U)reuse of #define RCC_TIMPRES_ACTIVATED RCC_DCKCFGR1_TIMPREreuse of #define RCC_TIMPRES_DESACTIVATED ((uint32_t)0x00000000U)reuse of #define RCC_CLK48SOURCE_PLLSAIP RCC_DCKCFGR2_CK48MSELreuse of #define RCC_CLK48SOURCE_PLL ((uint32_t)0x00000000U)reuse of #define RCC_LPTIM1CLKSOURCE_LSE RCC_DCKCFGR2_LPTIM1SELreuse of #define RCC_LPTIM1CLKSOURCE_HSI RCC_DCKCFGR2_LPTIM1SEL_1reuse of #define RCC_LPTIM1CLKSOURCE_LSI RCC_DCKCFGR2_LPTIM1SEL_0reuse of #define RCC_LPTIM1CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)reuse of #define RCC_I2C4CLKSOURCE_HSI RCC_DCKCFGR2_I2C4SEL_1reuse of #define RCC_I2C4CLKSOURCE_SYSCLK RCC_DCKCFGR2_I2C4SEL_0reuse of #define RCC_I2C4CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)reuse of #define RCC_I2C3CLKSOURCE_HSI RCC_DCKCFGR2_I2C3SEL_1reuse of #define RCC_I2C3CLKSOURCE_SYSCLK RCC_DCKCFGR2_I2C3SEL_0reuse of #define RCC_I2C3CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)reuse of #define RCC_I2C2CLKSOURCE_HSI RCC_DCKCFGR2_I2C2SEL_1reuse of #define RCC_I2C2CLKSOURCE_SYSCLK RCC_DCKCFGR2_I2C2SEL_0reuse of #define RCC_I2C2CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)reuse of #define RCC_I2C1CLKSOURCE_HSI RCC_DCKCFGR2_I2C1SEL_1reuse of #define RCC_I2C1CLKSOURCE_SYSCLK RCC_DCKCFGR2_I2C1SEL_0reuse of #define RCC_I2C1CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)reuse of #define RCC_UART8CLKSOURCE_LSE RCC_DCKCFGR2_UART8SELreuse of #define RCC_UART8CLKSOURCE_HSI RCC_DCKCFGR2_UART8SEL_1reuse of #define RCC_UART8CLKSOURCE_SYSCLK RCC_DCKCFGR2_UART8SEL_0reuse of #define RCC_UART8CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)reuse of #define RCC_UART7CLKSOURCE_LSE RCC_DCKCFGR2_UART7SELreuse of #define RCC_UART7CLKSOURCE_HSI RCC_DCKCFGR2_UART7SEL_1reuse of #define RCC_UART7CLKSOURCE_SYSCLK RCC_DCKCFGR2_UART7SEL_0reuse of #define RCC_UART7CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)reuse of #define RCC_USART6CLKSOURCE_LSE RCC_DCKCFGR2_USART6SELreuse of #define RCC_USART6CLKSOURCE_HSI RCC_DCKCFGR2_USART6SEL_1reuse of #define RCC_USART6CLKSOURCE_SYSCLK RCC_DCKCFGR2_USART6SEL_0reuse of #define RCC_USART6CLKSOURCE_PCLK2 ((uint32_t)0x00000000U)reuse of #define RCC_UART5CLKSOURCE_LSE RCC_DCKCFGR2_UART5SELreuse of #define RCC_UART5CLKSOURCE_HSI RCC_DCKCFGR2_UART5SEL_1reuse of #define RCC_UART5CLKSOURCE_SYSCLK RCC_DCKCFGR2_UART5SEL_0reuse of #define RCC_UART5CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)reuse of #define RCC_UART4CLKSOURCE_LSE RCC_DCKCFGR2_UART4SELreuse of #define RCC_UART4CLKSOURCE_HSI RCC_DCKCFGR2_UART4SEL_1reuse of #define RCC_UART4CLKSOURCE_SYSCLK RCC_DCKCFGR2_UART4SEL_0reuse of #define RCC_UART4CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)reuse of #define RCC_USART3CLKSOURCE_LSE RCC_DCKCFGR2_USART3SELreuse of #define RCC_USART3CLKSOURCE_HSI RCC_DCKCFGR2_USART3SEL_1reuse of #define RCC_USART3CLKSOURCE_SYSCLK RCC_DCKCFGR2_USART3SEL_0reuse of #define RCC_USART3CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)reuse of #define RCC_USART2CLKSOURCE_LSE RCC_DCKCFGR2_USART2SELreuse of #define RCC_USART2CLKSOURCE_HSI RCC_DCKCFGR2_USART2SEL_1reuse of #define RCC_USART2CLKSOURCE_SYSCLK RCC_DCKCFGR2_USART2SEL_0reuse of #define RCC_USART2CLKSOURCE_PCLK1 ((uint32_t)0x00000000U)reuse of #define RCC_USART1CLKSOURCE_LSE RCC_DCKCFGR2_USART1SELreuse of #define RCC_USART1CLKSOURCE_HSI RCC_DCKCFGR2_USART1SEL_1reuse of #define RCC_USART1CLKSOURCE_SYSCLK RCC_DCKCFGR2_USART1SEL_0reuse of #define RCC_USART1CLKSOURCE_PCLK2 ((uint32_t)0x00000000U)reuse of #define RCC_CECCLKSOURCE_HSI RCC_DCKCFGR2_CECSELreuse of #define RCC_CECCLKSOURCE_LSE ((uint32_t)0x00000000U)reuse of #define RCC_SAI2CLKSOURCE_PLLSRC RCC_DCKCFGR1_SAI2SELreuse of #define RCC_SAI2CLKSOURCE_PIN RCC_DCKCFGR1_SAI2SEL_1reuse of #define RCC_SAI2CLKSOURCE_PLLI2S RCC_DCKCFGR1_SAI2SEL_0reuse of #define RCC_SAI2CLKSOURCE_PLLSAI ((uint32_t)0x00000000U)reuse of #define RCC_SAI1CLKSOURCE_PLLSRC RCC_DCKCFGR1_SAI1SELreuse of #define RCC_SAI1CLKSOURCE_PIN RCC_DCKCFGR1_SAI1SEL_1reuse of #define RCC_SAI1CLKSOURCE_PLLI2S RCC_DCKCFGR1_SAI1SEL_0reuse of #define RCC_SAI1CLKSOURCE_PLLSAI ((uint32_t)0x00000000U)reuse of #define RCC_I2SCLKSOURCE_EXT RCC_CFGR_I2SSRCreuse of #define RCC_I2SCLKSOURCE_PLLI2S ((uint32_t)0x00000000U)reuse of #define RCC_PLLSAIDIVR_16 RCC_DCKCFGR1_PLLSAIDIVRreuse of #define RCC_PLLSAIDIVR_8 RCC_DCKCFGR1_PLLSAIDIVR_1reuse of #define RCC_PLLSAIDIVR_4 RCC_DCKCFGR1_PLLSAIDIVR_0reuse of #define RCC_PLLSAIP_DIV8 ((uint32_t)0x00000003U)reuse of #define RCC_PLLSAIP_DIV6 ((uint32_t)0x00000002U)reuse of #define RCC_PLLSAIP_DIV4 ((uint32_t)0x00000001U)reuse of #define RCC_PLLSAIP_DIV2 ((uint32_t)0x00000000U)reuse of #define RCC_PLLI2SP_DIV8 ((uint32_t)0x00000003U)reuse of #define RCC_PLLI2SP_DIV6 ((uint32_t)0x00000002U)reuse of #define RCC_PLLI2SP_DIV4 ((uint32_t)0x00000001U)reuse of #define RCC_PLLI2SP_DIV2 ((uint32_t)0x00000000U)reuse of #define RCC_PERIPHCLK_DFSDM1_AUDIO ((uint32_t)0x10000000U)reuse of #define RCC_PERIPHCLK_DFSDM1 ((uint32_t)0x08000000U)reuse of #define RCC_PERIPHCLK_SDMMC2 ((uint32_t)0x04000000U)reuse of #define RCC_PERIPHCLK_PLLI2S ((uint32_t)0x02000000U)reuse of #define RCC_PERIPHCLK_SPDIFRX ((uint32_t)0x01000000U)reuse of #define RCC_PERIPHCLK_SDMMC1 ((uint32_t)0x00800000U)reuse of #define RCC_PERIPHCLK_CEC ((uint32_t)0x00400000U)reuse of #define RCC_PERIPHCLK_CLK48 ((uint32_t)0x00200000U)reuse of #define RCC_PERIPHCLK_SAI2 ((uint32_t)0x00100000U)reuse of #define RCC_PERIPHCLK_SAI1 ((uint32_t)0x00080000U)reuse of #define RCC_PERIPHCLK_LPTIM1 ((uint32_t)0x00040000U)reuse of #define RCC_PERIPHCLK_I2C4 ((uint32_t)0x00020000U)reuse of #define RCC_PERIPHCLK_I2C3 ((uint32_t)0x00010000U)reuse of #define RCC_PERIPHCLK_I2C2 ((uint32_t)0x00008000U)reuse of #define RCC_PERIPHCLK_I2C1 ((uint32_t)0x00004000U)reuse of #define RCC_PERIPHCLK_UART8 ((uint32_t)0x00002000U)reuse of #define RCC_PERIPHCLK_UART7 ((uint32_t)0x00001000U)reuse of #define RCC_PERIPHCLK_USART6 ((uint32_t)0x00000800U)reuse of #define RCC_PERIPHCLK_UART5 ((uint32_t)0x00000400U)reuse of #define RCC_PERIPHCLK_UART4 ((uint32_t)0x00000200U)reuse of #define RCC_PERIPHCLK_USART3 ((uint32_t)0x00000100U)reuse of #define RCC_PERIPHCLK_USART2 ((uint32_t)0x00000080U)reuse of #define RCC_PERIPHCLK_USART1 ((uint32_t)0x00000040U)reuse of #define RCC_PERIPHCLK_RTC ((uint32_t)0x00000020U)reuse of #define RCC_PERIPHCLK_TIM ((uint32_t)0x00000010U)reuse of #define RCC_PERIPHCLK_I2S ((uint32_t)0x00000001U)reuse of #define __STM32F7xx_HAL_RCC_EX_Hreuse of declaration of HAL_RCCEx_DisablePLLSAIreuse of declaration of HAL_RCCEx_EnablePLLSAIreuse of declaration of PLLSAIInitreuse of declaration of HAL_RCCEx_DisablePLLI2Sreuse of declaration of HAL_RCCEx_EnablePLLI2Sreuse of declaration of PLLI2SInitreuse of declaration of HAL_RCCEx_GetPeriphCLKFreqreuse of declaration of PeriphClkreuse of declaration of HAL_RCCEx_GetPeriphCLKConfigreuse of declaration of PeriphClkInitreuse of declaration of HAL_RCCEx_PeriphCLKConfigreuse of /* __STM32F7xx_HAL_RCC_EX_H */reuse of /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */reuse of /* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */reuse of /* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F745xx || STM32F746xx || STM32F756xx || STM32F750xx || STM32F730xx */reuse of /* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */reuse of /* STM32F746xx || STM32F756xx || STM32F750xx */reuse of /** @defgroup RCCEx_IS_RCC_Definitions RCC Private macros to check input parameters
  * @{
  */reuse of /** @addtogroup RCCEx_Private_Macros RCCEx Private Macros
  * @{
  */reuse of /** @addtogroup RCCEx_Exported_Functions_Group1
  * @{
  */reuse of /* STM32F769xx || STM32F779xx */reuse of /** @brief  Macro to Get the DSI clock.
  * @retval The clock source can be one of the following values:
  *            @arg RCC_DSICLKSOURCE_PLLR: PLLR output used as DSI clock.
  *            @arg RCC_DSICLKSOURCE_DSIPHY: DSI-PHY output used as DSI clock.
  */reuse of /** @brief  Macro to configure the DSI clock.
  * @param  __DSI_CLKSOURCE__ specifies the DSI clock source.
  *         This parameter can be one of the following values:
  *            @arg RCC_DSICLKSOURCE_PLLR: PLLR output used as DSI clock.
  *            @arg RCC_DSICLKSOURCE_DSIPHY: DSI-PHY output used as DSI clock.
  */reuse of /** @brief  Macro to get the DFSDM1 Audio clock source.
  * @retval The clock source can be one of the following values:
  *            @arg RCC_DFSDM1AUDIOCLKSOURCE_SAI1:  SAI1 Clock selected as DFSDM1 Audio clock
  *            @arg RCC_DFSDM1AUDIOCLKSOURCE_SAI2:  SAI2 Clock selected as DFSDM1 Audio clock
  */reuse of /** @brief  Macro to configure the DFSDM1 Audio clock
  * @param  __DFSDM1AUDIO_CLKSOURCE__ specifies the DFSDM1 Audio clock source.
  *         This parameter can be one of the following values:
  *            @arg RCC_DFSDM1AUDIOCLKSOURCE_SAI1:  SAI1 Clock selected as DFSDM1 Audio clock
  *            @arg RCC_DFSDM1AUDIOCLKSOURCE_SAI2:  SAI2 Clock selected as DFSDM1 Audio clock
  */reuse of /** @brief  Macro to get the DFSDM1 clock source.
  * @retval The clock source can be one of the following values:
  *            @arg RCC_DFSDM1CLKSOURCE_PCLK2:  PCLK2 Clock selected as DFSDM1 clock
  *            @arg RCC_DFSDM1CLKSOURCE_SYSCLK:   System Clock selected as DFSDM1 clock
  */reuse of /** @brief  Macro to configure the DFSDM1 clock
  * @param  __DFSDM1_CLKSOURCE__ specifies the DFSDM1  clock source.
  *         This parameter can be one of the following values:
  *            @arg RCC_DFSDM1CLKSOURCE_PCLK2: PCLK2 Clock selected as DFSDM clock
  *            @arg RCC_DFSDMCLKSOURCE_SYSCLK: System Clock selected as DFSDM clock
  */reuse of /* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx  || STM32F730xx */reuse of /** @brief  macro to get the SDMMC2 clock source.
  * @retval The clock source can be one of the following values:
  *            @arg RCC_SDMMC2CLKSOURCE_CLK48: CLK48 selected as SDMMC2 clock
  *            @arg RCC_SDMMC2CLKSOURCE_SYSCLK: SYSCLK selected as SDMMC2 clock
  */reuse of /** @brief  Macro to configure the SDMMC2 clock (SDMMC2CLK).
  * @param  __SDMMC2_CLKSOURCE__ specifies the SDMMC2 clock source.
  *          This parameter can be one of the following values:
  *            @arg RCC_SDMMC2CLKSOURCE_CLK48: CLK48 selected as SDMMC2 clock
  *            @arg RCC_SDMMC2CLKSOURCE_SYSCLK: SYSCLK selected as SDMMC2 clock
  */reuse of /** @brief  macro to get the SDMMC1 clock source.
  * @retval The clock source can be one of the following values:
  *            @arg RCC_SDMMC1CLKSOURCE_CLK48: CLK48 selected as SDMMC1 clock
  *            @arg RCC_SDMMC1CLKSOURCE_SYSCLK: SYSCLK selected as SDMMC1 clock
  */reuse of /** @brief  Macro to configure the SDMMC1 clock (SDMMC1CLK).
  *
  * @param  __SDMMC1_CLKSOURCE__ specifies the SDMMC1 clock source.
  *          This parameter can be one of the following values:
  *            @arg RCC_SDMMC1CLKSOURCE_CLK48: CLK48 selected as SDMMC clock
  *            @arg RCC_SDMMC1CLKSOURCE_SYSCLK: SYSCLK selected as SDMMC clock
  */reuse of /** @brief  macro to get the CLK48 source.
  * @retval The clock source can be one of the following values:
  *            @arg RCC_CLK48SOURCE_PLL: PLL used as CLK48 source
  *            @arg RCC_CLK48SOURCE_PLLSAIP: PLLSAIP used as CLK48 source
  */reuse of /** @brief  Macro to configure the CLK48 source (CLK48CLK).
  *
  * @param  __CLK48_SOURCE__ specifies the CLK48 clock source.
  *          This parameter can be one of the following values:
  *            @arg RCC_CLK48SOURCE_PLL: PLL selected as CLK48 source
  *            @arg RCC_CLK48SOURCE_PLLSAIP: PLLSAIP selected as CLK48 source
  */reuse of /** @brief  macro to get the CEC clock source.
  * @retval The clock source can be one of the following values:
  *            @arg RCC_CECCLKSOURCE_LSE: LSE selected as CEC clock
  *            @arg RCC_CECCLKSOURCE_HSI: HSI selected as CEC clock
  */reuse of /** @brief  Macro to configure the CEC clock (CECCLK).
  *
  * @param  __CEC_CLKSOURCE__ specifies the CEC clock source.
  *          This parameter can be one of the following values:
  *            @arg RCC_CECCLKSOURCE_LSE: LSE selected as CEC clock
  *            @arg RCC_CECCLKSOURCE_HSI: HSI divided by 488 selected as CEC clock
  */reuse of /** @brief  macro to get the LPTIM1 clock source.
  * @retval The clock source can be one of the following values:
  *            @arg RCC_LPTIM1CLKSOURCE_PCLK1: PCLK selected as LPTIM1 clock
  *            @arg RCC_LPTIM1CLKSOURCE_HSI: HSI selected as LPTIM1 clock
  *            @arg RCC_LPTIM1CLKSOURCE_LSI: LSI selected as LPTIM1 clock
  *            @arg RCC_LPTIM1CLKSOURCE_LSE: LSE selected as LPTIM1 clock
  */reuse of /** @brief  Macro to configure the LPTIM1 clock (LPTIM1CLK).
  *
  * @param  __LPTIM1_CLKSOURCE__ specifies the LPTIM1 clock source.
  *          This parameter can be one of the following values:
  *            @arg RCC_LPTIM1CLKSOURCE_PCLK1: PCLK selected as LPTIM1 clock
  *            @arg RCC_LPTIM1CLKSOURCE_HSI: HSI selected as LPTIM1 clock
  *            @arg RCC_LPTIM1CLKSOURCE_LSI: LSI selected as LPTIM1 clock
  *            @arg RCC_LPTIM1CLKSOURCE_LSE: LSE selected as LPTIM1 clock
  */reuse of /** @brief  macro to get the UART8 clock source.
  * @retval The clock source can be one of the following values:
  *            @arg RCC_UART8CLKSOURCE_PCLK1: PCLK1 selected as UART8 clock
  *            @arg RCC_UART8CLKSOURCE_HSI: HSI selected as UART8 clock
  *            @arg RCC_UART8CLKSOURCE_SYSCLK: System Clock selected as UART8 clock
  *            @arg RCC_UART8CLKSOURCE_LSE: LSE selected as UART8 clock
  */reuse of /** @brief  Macro to configure the UART8 clock (UART8CLK).
  *
  * @param  __UART8_CLKSOURCE__ specifies the UART8 clock source.
  *          This parameter can be one of the following values:
  *            @arg RCC_UART8CLKSOURCE_PCLK1: PCLK1 selected as UART8 clock
  *            @arg RCC_UART8CLKSOURCE_HSI: HSI selected as UART8 clock
  *            @arg RCC_UART8CLKSOURCE_SYSCLK: System Clock selected as UART8 clock
  *            @arg RCC_UART8CLKSOURCE_LSE: LSE selected as UART8 clock
  */reuse of /** @brief  macro to get the UART7 clock source.
  * @retval The clock source can be one of the following values:
  *            @arg RCC_UART7CLKSOURCE_PCLK1: PCLK1 selected as UART7 clock
  *            @arg RCC_UART7CLKSOURCE_HSI: HSI selected as UART7 clock
  *            @arg RCC_UART7CLKSOURCE_SYSCLK: System Clock selected as UART7 clock
  *            @arg RCC_UART7CLKSOURCE_LSE: LSE selected as UART7 clock
  */reuse of /** @brief  Macro to configure the UART7 clock (UART7CLK).
  *
  * @param  __UART7_CLKSOURCE__ specifies the UART7 clock source.
  *          This parameter can be one of the following values:
  *            @arg RCC_UART7CLKSOURCE_PCLK1: PCLK1 selected as UART7 clock
  *            @arg RCC_UART7CLKSOURCE_HSI: HSI selected as UART7 clock
  *            @arg RCC_UART7CLKSOURCE_SYSCLK: System Clock selected as UART7 clock
  *            @arg RCC_UART7CLKSOURCE_LSE: LSE selected as UART7 clock
  */reuse of /** @brief  macro to get the USART6 clock source.
  * @retval The clock source can be one of the following values:
  *            @arg RCC_USART6CLKSOURCE_PCLK1: PCLK1 selected as USART6 clock
  *            @arg RCC_USART6CLKSOURCE_HSI: HSI selected as USART6 clock
  *            @arg RCC_USART6CLKSOURCE_SYSCLK: System Clock selected as USART6 clock
  *            @arg RCC_USART6CLKSOURCE_LSE: LSE selected as USART6 clock
  */reuse of /** @brief  Macro to configure the USART6 clock (USART6CLK).
  *
  * @param  __USART6_CLKSOURCE__ specifies the USART6 clock source.
  *          This parameter can be one of the following values:
  *            @arg RCC_USART6CLKSOURCE_PCLK1: PCLK1 selected as USART6 clock
  *            @arg RCC_USART6CLKSOURCE_HSI: HSI selected as USART6 clock
  *            @arg RCC_USART6CLKSOURCE_SYSCLK: System Clock selected as USART6 clock
  *            @arg RCC_USART6CLKSOURCE_LSE: LSE selected as USART6 clock
  */reuse of /** @brief  macro to get the UART5 clock source.
  * @retval The clock source can be one of the following values:
  *            @arg RCC_UART5CLKSOURCE_PCLK1: PCLK1 selected as UART5 clock
  *            @arg RCC_UART5CLKSOURCE_HSI: HSI selected as UART5 clock
  *            @arg RCC_UART5CLKSOURCE_SYSCLK: System Clock selected as UART5 clock
  *            @arg RCC_UART5CLKSOURCE_LSE: LSE selected as UART5 clock
  */reuse of /** @brief  Macro to configure the UART5 clock (UART5CLK).
  *
  * @param  __UART5_CLKSOURCE__ specifies the UART5 clock source.
  *          This parameter can be one of the following values:
  *            @arg RCC_UART5CLKSOURCE_PCLK1: PCLK1 selected as UART5 clock
  *            @arg RCC_UART5CLKSOURCE_HSI: HSI selected as UART5 clock
  *            @arg RCC_UART5CLKSOURCE_SYSCLK: System Clock selected as UART5 clock
  *            @arg RCC_UART5CLKSOURCE_LSE: LSE selected as UART5 clock
  */reuse of /** @brief  macro to get the UART4 clock source.
  * @retval The clock source can be one of the following values:
  *            @arg RCC_UART4CLKSOURCE_PCLK1: PCLK1 selected as UART4 clock
  *            @arg RCC_UART4CLKSOURCE_HSI: HSI selected as UART4 clock
  *            @arg RCC_UART4CLKSOURCE_SYSCLK: System Clock selected as UART4 clock
  *            @arg RCC_UART4CLKSOURCE_LSE: LSE selected as UART4 clock
  */reuse of /** @brief  Macro to configure the UART4 clock (UART4CLK).
  *
  * @param  __UART4_CLKSOURCE__ specifies the UART4 clock source.
  *          This parameter can be one of the following values:
  *            @arg RCC_UART4CLKSOURCE_PCLK1: PCLK1 selected as UART4 clock
  *            @arg RCC_UART4CLKSOURCE_HSI: HSI selected as UART4 clock
  *            @arg RCC_UART4CLKSOURCE_SYSCLK: System Clock selected as UART4 clock
  *            @arg RCC_UART4CLKSOURCE_LSE: LSE selected as UART4 clock
  */reuse of /** @brief  macro to get the USART3 clock source.
  * @retval The clock source can be one of the following values:
  *            @arg RCC_USART3CLKSOURCE_PCLK1: PCLK1 selected as USART3 clock
  *            @arg RCC_USART3CLKSOURCE_HSI: HSI selected as USART3 clock
  *            @arg RCC_USART3CLKSOURCE_SYSCLK: System Clock selected as USART3 clock
  *            @arg RCC_USART3CLKSOURCE_LSE: LSE selected as USART3 clock
  */reuse of /** @brief  Macro to configure the USART3 clock (USART3CLK).
  *
  * @param  __USART3_CLKSOURCE__ specifies the USART3 clock source.
  *          This parameter can be one of the following values:
  *            @arg RCC_USART3CLKSOURCE_PCLK1: PCLK1 selected as USART3 clock
  *            @arg RCC_USART3CLKSOURCE_HSI: HSI selected as USART3 clock
  *            @arg RCC_USART3CLKSOURCE_SYSCLK: System Clock selected as USART3 clock
  *            @arg RCC_USART3CLKSOURCE_LSE: LSE selected as USART3 clock
  */reuse of /** @brief  macro to get the USART2 clock source.
  * @retval The clock source can be one of the following values:
  *            @arg RCC_USART2CLKSOURCE_PCLK1: PCLK1 selected as USART2 clock
  *            @arg RCC_USART2CLKSOURCE_HSI: HSI selected as USART2 clock
  *            @arg RCC_USART2CLKSOURCE_SYSCLK: System Clock selected as USART2 clock
  *            @arg RCC_USART2CLKSOURCE_LSE: LSE selected as USART2 clock
  */reuse of /** @brief  Macro to configure the USART2 clock (USART2CLK).
  *
  * @param  __USART2_CLKSOURCE__ specifies the USART2 clock source.
  *          This parameter can be one of the following values:
  *            @arg RCC_USART2CLKSOURCE_PCLK1: PCLK1 selected as USART2 clock
  *            @arg RCC_USART2CLKSOURCE_HSI: HSI selected as USART2 clock
  *            @arg RCC_USART2CLKSOURCE_SYSCLK: System Clock selected as USART2 clock
  *            @arg RCC_USART2CLKSOURCE_LSE: LSE selected as USART2 clock
  */reuse of /** @brief  macro to get the USART1 clock source.
  * @retval The clock source can be one of the following values:
  *            @arg RCC_USART1CLKSOURCE_PCLK2: PCLK2 selected as USART1 clock
  *            @arg RCC_USART1CLKSOURCE_HSI: HSI selected as USART1 clock
  *            @arg RCC_USART1CLKSOURCE_SYSCLK: System Clock selected as USART1 clock
  *            @arg RCC_USART1CLKSOURCE_LSE: LSE selected as USART1 clock
  */reuse of /** @brief  Macro to configure the USART1 clock (USART1CLK).
  *
  * @param  __USART1_CLKSOURCE__ specifies the USART1 clock source.
  *          This parameter can be one of the following values:
  *            @arg RCC_USART1CLKSOURCE_PCLK2: PCLK2 selected as USART1 clock
  *            @arg RCC_USART1CLKSOURCE_HSI: HSI selected as USART1 clock
  *            @arg RCC_USART1CLKSOURCE_SYSCLK: System Clock selected as USART1 clock
  *            @arg RCC_USART1CLKSOURCE_LSE: LSE selected as USART1 clock
  */reuse of /** @brief  macro to get the I2C4 clock source.
  * @retval The clock source can be one of the following values:
  *            @arg RCC_I2C4CLKSOURCE_PCLK1: PCLK1 selected as I2C4 clock
  *            @arg RCC_I2C4CLKSOURCE_HSI: HSI selected as I2C4 clock
  *            @arg RCC_I2C4CLKSOURCE_SYSCLK: System Clock selected as I2C4 clock
  */reuse of /** @brief  Macro to configure the I2C4 clock (I2C4CLK).
  *
  * @param  __I2C4_CLKSOURCE__ specifies the I2C4 clock source.
  *          This parameter can be one of the following values:
  *            @arg RCC_I2C4CLKSOURCE_PCLK1: PCLK1 selected as I2C4 clock
  *            @arg RCC_I2C4CLKSOURCE_HSI: HSI selected as I2C4 clock
  *            @arg RCC_I2C4CLKSOURCE_SYSCLK: System Clock selected as I2C4 clock
  */reuse of /** @brief  macro to get the I2C3 clock source.
  * @retval The clock source can be one of the following values:
  *            @arg RCC_I2C3CLKSOURCE_PCLK1: PCLK1 selected as I2C3 clock
  *            @arg RCC_I2C3CLKSOURCE_HSI: HSI selected as I2C3 clock
  *            @arg RCC_I2C3CLKSOURCE_SYSCLK: System Clock selected as I2C3 clock
  */reuse of /** @brief  Macro to configure the I2C3 clock (I2C3CLK).
  *
  * @param  __I2C3_CLKSOURCE__ specifies the I2C3 clock source.
  *          This parameter can be one of the following values:
  *            @arg RCC_I2C3CLKSOURCE_PCLK1: PCLK1 selected as I2C3 clock
  *            @arg RCC_I2C3CLKSOURCE_HSI: HSI selected as I2C3 clock
  *            @arg RCC_I2C3CLKSOURCE_SYSCLK: System Clock selected as I2C3 clock
  */reuse of /** @brief  Macro to get the I2C2 clock source.
  * @retval The clock source can be one of the following values:
  *            @arg RCC_I2C2CLKSOURCE_PCLK1: PCLK1 selected as I2C2 clock
  *            @arg RCC_I2C2CLKSOURCE_HSI: HSI selected as I2C2 clock
  *            @arg RCC_I2C2CLKSOURCE_SYSCLK: System Clock selected as I2C2 clock
  */reuse of /** @brief  Macro to configure the I2C2 clock (I2C2CLK).
  *
  * @param  __I2C2_CLKSOURCE__ specifies the I2C2 clock source.
  *          This parameter can be one of the following values:
  *            @arg RCC_I2C2CLKSOURCE_PCLK1: PCLK1 selected as I2C2 clock
  *            @arg RCC_I2C2CLKSOURCE_HSI: HSI selected as I2C2 clock
  *            @arg RCC_I2C2CLKSOURCE_SYSCLK: System Clock selected as I2C2 clock
  */reuse of /** @brief  Macro to get the I2C1 clock source.
  * @retval The clock source can be one of the following values:
  *            @arg RCC_I2C1CLKSOURCE_PCLK1: PCLK1 selected as I2C1 clock
  *            @arg RCC_I2C1CLKSOURCE_HSI: HSI selected as I2C1 clock
  *            @arg RCC_I2C1CLKSOURCE_SYSCLK: System Clock selected as I2C1 clock
  */reuse of /** @brief  Macro to configure the I2C1 clock (I2C1CLK).
  *
  * @param  __I2C1_CLKSOURCE__ specifies the I2C1 clock source.
  *          This parameter can be one of the following values:
  *            @arg RCC_I2C1CLKSOURCE_PCLK1: PCLK1 selected as I2C1 clock
  *            @arg RCC_I2C1CLKSOURCE_HSI: HSI selected as I2C1 clock
  *            @arg RCC_I2C1CLKSOURCE_SYSCLK: System Clock selected as I2C1 clock
  */reuse of /** @brief  Macro to Get I2S clock source selection.
  * @retval The clock source can be one of the following values:
  *            @arg RCC_I2SCLKSOURCE_PLLI2S: PLLI2S VCO output clock divided by PLLI2SR used as I2S clock.
  *            @arg RCC_I2SCLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin used as I2S clock source
  */reuse of /** @brief  Check PLLSAI RDY flag is set or not.
  * @retval The new state (TRUE or FALSE).
  */reuse of /** @brief Check the PLLSAI RDY interrupt has occurred or not.
  * @retval The new state (TRUE or FALSE).
  */reuse of /** @brief Clear the PLLSAI RDY interrupt pending bits.
  */reuse of /** @brief Disable PLLSAI_RDY interrupt.
  */reuse of /** @brief Enable PLLSAI_RDY interrupt.
  */reuse of /** @brief  Macro to get the SAI2 clock source.
  * @retval The clock source can be one of the following values:
  *            @arg RCC_SAI2CLKSOURCE_PLLI2S: PLLI2S_Q clock divided by PLLI2SDIVQ used
  *                                           as SAI2 clock.
  *            @arg RCC_SAI2CLKSOURCE_PLLSAI: PLLISAI_Q clock divided by PLLSAIDIVQ used
  *                                           as SAI2 clock.
  *            @arg RCC_SAI2CLKSOURCE_PIN: External clock mapped on the I2S_CKIN pin
  *                                        used as SAI2 clock.
  *            @arg RCC_SAI2CLKSOURCE_PLLSRC: HSI or HSE depending from PLL Source clock
  *                                           used as SAI2 clock.
  * @note      The RCC_SAI2CLKSOURCE_PLLSRC value is only available with STM32F767/769/777/779xx Devices
  */reuse of /** @brief  Macro to configure SAI2 clock source selection.
  * @note   This function must be called before enabling PLLSAI, PLLI2S and
  *         the SAI clock.
  * @param  __SOURCE__ specifies the SAI2 clock source.
  *         This parameter can be one of the following values:
  *            @arg RCC_SAI2CLKSOURCE_PLLI2S: PLLI2S_Q clock divided by PLLI2SDIVQ used
  *                                           as SAI2 clock.
  *            @arg RCC_SAI2CLKSOURCE_PLLSAI: PLLISAI_Q clock divided by PLLSAIDIVQ used
  *                                           as SAI2 clock.
  *            @arg RCC_SAI2CLKSOURCE_PIN: External clock mapped on the I2S_CKIN pin
  *                                        used as SAI2 clock.
  *            @arg RCC_SAI2CLKSOURCE_PLLSRC: HSI or HSE depending from PLL Source clock
  *                                           used as SAI2 clock.
  * @note      The RCC_SAI2CLKSOURCE_PLLSRC value is only available with STM32F767/769/777/779xx Devices
  */reuse of /** @brief  Macro to get the SAI1 clock source.
  * @retval The clock source can be one of the following values:
  *            @arg RCC_SAI1CLKSOURCE_PLLI2S: PLLI2S_Q clock divided by PLLI2SDIVQ used
  *                                           as SAI1 clock.
  *            @arg RCC_SAI1CLKSOURCE_PLLSAI: PLLISAI_Q clock divided by PLLSAIDIVQ used
  *                                           as SAI1 clock.
  *            @arg RCC_SAI1CLKSOURCE_PIN: External clock mapped on the I2S_CKIN pin
  *                                        used as SAI1 clock.
  *            @arg RCC_SAI1CLKSOURCE_PLLSRC: HSI or HSE depending from PLL Source clock
  *                                           used as SAI1 clock.
  * @note      The RCC_SAI1CLKSOURCE_PLLSRC value is only available with STM32F767/769/777/779xx Devices
  */reuse of /** @brief  Macro to configure SAI1 clock source selection.
  * @note   This function must be called before enabling PLLSAI, PLLI2S and
  *         the SAI clock.
  * @param  __SOURCE__ specifies the SAI1 clock source.
  *         This parameter can be one of the following values:
  *            @arg RCC_SAI1CLKSOURCE_PLLI2S: PLLI2S_Q clock divided by PLLI2SDIVQ used
  *                                           as SAI1 clock.
  *            @arg RCC_SAI1CLKSOURCE_PLLSAI: PLLISAI_Q clock divided by PLLSAIDIVQ used
  *                                           as SAI1 clock.
  *            @arg RCC_SAI1CLKSOURCE_PIN: External clock mapped on the I2S_CKIN pin
  *                                        used as SAI1 clock.
  *            @arg RCC_SAI1CLKSOURCE_PLLSRC: HSI or HSE depending from PLL Source clock
  *                                           used as SAI1 clock.
  * @note      The RCC_SAI1CLKSOURCE_PLLSRC value is only available with STM32F767/769/777/779xx Devices
  */reuse of /** @brief  Macro to configure the LTDC clock Divider coming from PLLSAI.
  * @note   This function must be called before enabling the PLLSAI.
  * @param  __PLLSAIDivR__ specifies the PLLSAI division factor for LTDC clock .
  *          This parameter can be a value of @ref RCCEx_PLLSAI_DIVR.
  *          LTDC clock frequency = f(PLLSAIR) / __PLLSAIDivR__
  */reuse of /** @brief  Macro to configure the SAI clock Divider coming from PLLSAI.
  * @note   This function must be called before enabling the PLLSAI.
  * @param  __PLLSAIDivQ__ specifies the PLLSAI division factor for SAI1 clock .
  *         This parameter must be a number between Min_Data = 1 and Max_Data = 32.
  *         SAI1 clock frequency = f(PLLSAIQ) / __PLLSAIDivQ__
  */reuse of /** @brief  Macro to configure the SAI clock Divider coming from PLLI2S.
  * @note   This function must be called before enabling the PLLI2S.
  * @param  __PLLI2SDivQ__ specifies the PLLI2S division factor for SAI1 clock .
  *          This parameter must be a number between 1 and 32.
  *          SAI1 clock frequency = f(PLLI2SQ) / __PLLI2SDivQ__
  */reuse of /* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F730xx */reuse of /** @brief  Macro to configure the PLLI2S clock multiplication and division factors.
  * @note   This macro must be used only when the PLLI2S is disabled.
  * @note   PLLI2S clock source is common with the main PLL (configured in
  *         HAL_RCC_ClockConfig() API)
  * @param  __PLLI2SN__ specifies the multiplication factor for PLLI2S VCO output clock.
  *         This parameter must be a number between Min_Data = 50 and Max_Data = 432.
  * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO
  *         output frequency is between Min_Data = 100 and Max_Data = 432 MHz.
  * @param  __PLLI2SP__ specifies the division factor for SPDDIF-RX clock.
  *         This parameter can be a value of @ref RCCEx_PLLI2SP_Clock_Divider.
  * @param  __PLLI2SQ__ specifies the division factor for SAI clock.
  *         This parameter must be a number between Min_Data = 2 and Max_Data = 15.
  * @param  __PLLI2SR__ specifies the division factor for I2S clock
  *         This parameter must be a number between Min_Data = 2 and Max_Data = 7.
  * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
  *         on the I2S clock frequency.
  */reuse of /** @brief  Macro to configure the PLLSAI clock multiplication and division factors.
  * @note   This function must be used only when the PLLSAI is disabled.
  * @note   PLLSAI clock source is common with the main PLL (configured in
  *         RCC_PLLConfig function )
  * @param  __PLLSAIN__ specifies the multiplication factor for PLLSAI VCO output clock.
  *         This parameter must be a number between Min_Data = 50 and Max_Data = 432.
  * @note   You have to set the PLLSAIN parameter correctly to ensure that the VCO
  *         output frequency is between Min_Data = 100 and Max_Data = 432 MHz.
  * @param  __PLLSAIP__ specifies the division factor for USB, RNG, SDMMC clocks
  *         This parameter can be a value of @ref RCCEx_PLLSAIP_Clock_Divider.
  * @param  __PLLSAIQ__ specifies the division factor for SAI clock
  *         This parameter must be a number between Min_Data = 2 and Max_Data = 15.
  * @param  __PLLSAIR__ specifies the division factor for LTDC clock
  *         This parameter must be a number between Min_Data = 2 and Max_Data = 7.
  */reuse of /** @brief  Macro to configure the PLLI2S clock multiplication and division factors.
  * @note   This macro must be used only when the PLLI2S is disabled.
  * @note   PLLI2S clock source is common with the main PLL (configured in
  *         HAL_RCC_ClockConfig() API)
  * @param  __PLLI2SN__ specifies the multiplication factor for PLLI2S VCO output clock.
  *         This parameter must be a number between Min_Data = 50 and Max_Data = 432.
  * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO
  *         output frequency is between Min_Data = 100 and Max_Data = 432 MHz.
  * @param  __PLLI2SQ__ specifies the division factor for SAI clock.
  *         This parameter must be a number between Min_Data = 2 and Max_Data = 15.
  * @param  __PLLI2SR__ specifies the division factor for I2S clock
  *         This parameter must be a number between Min_Data = 2 and Max_Data = 7.
  * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
  *         on the I2S clock frequency.
  */reuse of /** @brief  Macro to configure the PLLSAI clock multiplication and division factors.
  * @note   This function must be used only when the PLLSAI is disabled.
  * @note   PLLSAI clock source is common with the main PLL (configured in
  *         RCC_PLLConfig function )
  * @param  __PLLSAIN__ specifies the multiplication factor for PLLSAI VCO output clock.
  *         This parameter must be a number between Min_Data = 50 and Max_Data = 432.
  * @note   You have to set the PLLSAIN parameter correctly to ensure that the VCO
  *         output frequency is between Min_Data = 100 and Max_Data = 432 MHz.
  * @param  __PLLSAIP__ specifies the division factor for USB, RNG, SDMMC clocks
  *         This parameter can be a value of @ref RCCEx_PLLSAIP_Clock_Divider.
  * @param  __PLLSAIQ__ specifies the division factor for SAI clock
  *         This parameter must be a number between Min_Data = 2 and Max_Data = 15.
  */reuse of /** @brief Macros to Enable or Disable the PLLISAI.
  * @note  The PLLSAI is disabled by hardware when entering STOP and STANDBY modes.
  */reuse of /** @brief  Macro to configure the Timers clocks prescalers
  * @param  __PRESC__  specifies the Timers clocks prescalers selection
  *         This parameter can be one of the following values:
  *            @arg RCC_TIMPRES_DESACTIVATED: The Timers kernels clocks prescaler is
  *                 equal to HPRE if PPREx is corresponding to division by 1 or 2,
  *                 else it is equal to [(HPRE * PPREx) / 2] if PPREx is corresponding to
  *                 division by 4 or more.
  *            @arg RCC_TIMPRES_ACTIVATED: The Timers kernels clocks prescaler is
  *                 equal to HPRE if PPREx is corresponding to division by 1, 2 or 4,
  *                 else it is equal to [(HPRE * PPREx) / 4] if PPREx is corresponding
  *                 to division by 8 or more.
  */reuse of /*---------------------------------------------------------------------------------------------*/reuse of /** @brief  Macro to configure the main PLL clock source, multiplication and division factors.
  * @note   This function must be used only when the main PLL is disabled.
  * @param  __RCC_PLLSource__ specifies the PLL entry clock source.
  *         This parameter can be one of the following values:
  *            @arg RCC_PLLSOURCE_HSI: HSI oscillator clock selected as PLL clock entry
  *            @arg RCC_PLLSOURCE_HSE: HSE oscillator clock selected as PLL clock entry
  * @note   This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S.
  * @param  __PLLM__ specifies the division factor for PLL VCO input clock
  *         This parameter must be a number between Min_Data = 2 and Max_Data = 63.
  * @note   You have to set the PLLM parameter correctly to ensure that the VCO input
  *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
  *         of 2 MHz to limit PLL jitter.
  * @param  __PLLN__ specifies the multiplication factor for PLL VCO output clock
  *         This parameter must be a number between Min_Data = 50 and Max_Data = 432.
  * @note   You have to set the PLLN parameter correctly to ensure that the VCO
  *         output frequency is between 100 and 432 MHz.
  * @param  __PLLP__ specifies the division factor for main system clock (SYSCLK)
  *         This parameter must be a number in the range {2, 4, 6, or 8}.
  * @note   You have to set the PLLP parameter correctly to not exceed 216 MHz on
  *         the System clock frequency.
  * @param  __PLLQ__ specifies the division factor for OTG FS, SDMMC and RNG clocks
  *         This parameter must be a number between Min_Data = 2 and Max_Data = 15.
  * @note   If the USB OTG FS is used in your application, you have to set the
  *         PLLQ parameter correctly to have 48 MHz clock for the USB. However,
  *         the SDMMC and RNG need a frequency lower than or equal to 48 MHz to work
  *         correctly.
  */reuse of /** @brief  Macro to configure the main PLL clock source, multiplication and division factors.
  * @note   This function must be used only when the main PLL is disabled.
  * @param  __RCC_PLLSource__ specifies the PLL entry clock source.
  *         This parameter can be one of the following values:
  *            @arg RCC_PLLSOURCE_HSI: HSI oscillator clock selected as PLL clock entry
  *            @arg RCC_PLLSOURCE_HSE: HSE oscillator clock selected as PLL clock entry
  * @note   This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S.
  * @param  __PLLM__ specifies the division factor for PLL VCO input clock
  *         This parameter must be a number between Min_Data = 2 and Max_Data = 63.
  * @note   You have to set the PLLM parameter correctly to ensure that the VCO input
  *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
  *         of 2 MHz to limit PLL jitter.
  * @param  __PLLN__ specifies the multiplication factor for PLL VCO output clock
  *         This parameter must be a number between Min_Data = 50 and Max_Data = 432.
  * @note   You have to set the PLLN parameter correctly to ensure that the VCO
  *         output frequency is between 100 and 432 MHz.
  * @param  __PLLP__ specifies the division factor for main system clock (SYSCLK)
  *         This parameter must be a number in the range {2, 4, 6, or 8}.
  * @note   You have to set the PLLP parameter correctly to not exceed 216 MHz on
  *         the System clock frequency.
  * @param  __PLLQ__ specifies the division factor for OTG FS, SDMMC and RNG clocks
  *         This parameter must be a number between Min_Data = 2 and Max_Data = 15.
  * @note   If the USB OTG FS is used in your application, you have to set the
  *         PLLQ parameter correctly to have 48 MHz clock for the USB. However,
  *         the SDMMC and RNG need a frequency lower than or equal to 48 MHz to work
  *         correctly.
  * @param  __PLLR__ specifies the division factor for DSI clock
  *         This parameter must be a number between Min_Data = 2 and Max_Data = 7.
  */reuse of /*------------------------------- PLL Configuration --------------------------*/reuse of /* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */reuse of /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */reuse of /** @brief  Get the enable or disable status of the APB2 peripheral clock during Low Power (Sleep) mode.
  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
  *         power consumption.
  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
  */reuse of /** @brief  Get the enable or disable status of the APB1 peripheral clock during Low Power (Sleep) mode.
  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
  *         power consumption.
  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
  */reuse of /** @brief  Get the enable or disable status of the AHB3 peripheral clock during Low Power (Sleep) mode.
  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
  *         power consumption.
  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
  */reuse of /* STM32F732xx || STM32F733xx || STM32F730xx */reuse of /* STM32F756xx || STM32F777xx || STM32F779xx || STM32F750xx */reuse of /** @brief  Get the enable or disable status of the AHB2 peripheral clock during Low Power (Sleep) mode.
  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
  *         power consumption.
  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
  */reuse of /** @brief  Get the enable or disable status of the AHB1 peripheral clock during Low Power (Sleep) mode.
  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
  *         power consumption.
  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
  */reuse of /** @defgroup RCC_Clock_Sleep_Enable_Disable_Status AHB/APB Peripheral Clock Sleep Enable Disable Status
  * @brief  Get the enable or disable status of the AHB/APB peripheral clock during Low Power (Sleep) mode.
  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
  *         power consumption.
  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
  * @{
  */reuse of /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */reuse of /** @brief  Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode.
  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
  *         power consumption.
  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
  */reuse of /** @brief  Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode.
  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
  *         power consumption.
  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
  */reuse of /** @brief  Enable or disable the AHB3 peripheral clock during Low Power (Sleep) mode.
  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
  *         power consumption.
  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
  */reuse of /** @brief  Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode.
  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
  *         power consumption.
  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
  */reuse of /** @brief  Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode.
  */reuse of /** @defgroup RCCEx_Peripheral_Clock_Sleep_Enable_Disable RCCEx Peripheral Clock Sleep Enable Disable
  * @brief  Enables or disables the AHB/APB peripheral clock during Low Power (Sleep) mode.
  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
  *         power consumption.
  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
  * @{
  */reuse of /* STM32F723xx || STM32F733xx || STM32F730xx */reuse of /** @brief  Force or release APB2 peripheral reset.
  */reuse of /** @brief  Force or release APB1 peripheral reset.
  */reuse of /** @brief  Force or release AHB3 peripheral reset
  */reuse of /** @brief  Force or release AHB2 peripheral reset.
  */reuse of /** @brief  Force or release AHB1 peripheral reset.
  */reuse of /** @defgroup RCCEx_Force_Release_Peripheral_Reset RCCEx Force Release Peripheral Reset
  * @brief  Forces or releases AHB/APB peripheral reset.
  * @{
  */reuse of /** @brief  Get the enable or disable status of the APB2 peripheral clock.
  * @note   After reset, the peripheral clock (used for registers read/write access)
  *         is disabled and the application software has to enable this clock before
  *         using it.
  */reuse of /** @brief  Get the enable or disable status of the APB1 peripheral clock.
  * @note   After reset, the peripheral clock (used for registers read/write access)
  *         is disabled and the application software has to enable this clock before
  *         using it.
  */reuse of /** @brief  Get the enable or disable status of the AHB3 peripheral clock.
  * @note   After reset, the peripheral clock (used for registers read/write access)
  *         is disabled and the application software has to enable this clock before
  *         using it.
  */reuse of /** @brief  Get the enable or disable status of the AHB2 peripheral clock.
  * @note   After reset, the peripheral clock (used for registers read/write access)
  *         is disabled and the application software has to enable this clock before
  *         using it.
  */reuse of /**
  * @brief  Disable ETHERNET clock.
  */reuse of /**
  * @brief  Enable ETHERNET clock.
  */reuse of /** @brief  Get the enable or disable status of the AHB1 peripheral clock.
  * @note   After reset, the peripheral clock (used for registers read/write access)
  *         is disabled and the application software has to enable this clock before
  *         using it.
  */reuse of /** @defgroup RCCEx_Peripheral_Clock_Enable_Disable_Status Peripheral Clock Enable Disable Status
  * @brief  Get the enable or disable status of the AHB/APB peripheral clock.
  * @note   After reset, the peripheral clock (used for registers read/write access)
  *         is disabled and the application software has to enable this clock before
  *         using it.
  * @{
  */reuse of /* Delay after an RCC peripheral clock enabling */reuse of /* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || || STM32F730xx */reuse of /** @brief  Enable or disable the High Speed APB (APB2) peripheral clock.
  * @note   After reset, the peripheral clock (used for registers read/write access)
  *         is disabled and the application software has to enable this clock before
  *         using it.
  */reuse of /* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || || STM32F750xx */reuse of /** @brief  Enable or disable the Low Speed APB (APB1) peripheral clock.
  * @note   After reset, the peripheral clock (used for registers read/write access)
  *         is disabled and the application software has to enable this clock before
  *         using it.
  */reuse of /** @brief  Enables or disables the AHB3 peripheral clock.
  * @note   After reset, the peripheral clock (used for registers read/write access)
  *         is disabled and the application software has to enable this clock before
  *         using it.
  */reuse of /* STM32F756x || STM32F777xx || STM32F779xx || STM32F750xx */reuse of /** @brief  Enable or disable the AHB2 peripheral clock.
  * @note   After reset, the peripheral clock (used for registers read/write access)
  *         is disabled and the application software has to enable this clock before
  *         using it.
  */reuse of /** @brief  Enables or disables the AHB1 peripheral clock.
  * @note   After reset, the peripheral clock (used for registers read/write access)
  *         is disabled and the application software has to enable this clock before
  *         using it.
  */reuse of /** @defgroup RCCEx_Peripheral_Clock_Enable_Disable RCCEx_Peripheral_Clock_Enable_Disable
  * @brief  Enables or disables the AHB/APB peripheral clock.
  * @note   After reset, the peripheral clock (used for registers read/write access)
  *         is disabled and the application software has to enable this clock before
  *         using it.
  * @{
  */reuse of /** @defgroup RCCEx_Exported_Macros RCCEx Exported Macros
  * @{
  */reuse of /** @defgroup RCCEx_DSI_Clock_Source  RCC DSI Clock Source
  * @{
  */reuse of /** @defgroup RCCEx_DFSDM1_AUDIO_Clock_Source RCCEx DFSDM1 AUDIO Clock Source
  * @{
  */reuse of /** @defgroup RCCEx_DFSDM1_Kernel_Clock_Source  RCCEx DFSDM1 Kernel Clock Source
  * @{
  */reuse of /** @defgroup RCCEx_SDMMC2_Clock_Source RCCEx SDMMC2 Clock Source
  * @{
  */reuse of /** @defgroup RCCEx_SDMMC1_Clock_Source RCCEx SDMMC1 Clock Source
  * @{
  */reuse of /** @defgroup RCCEx_TIM_Prescaler_Selection RCCEx TIM Prescaler Selection
  * @{
  */reuse of /** @defgroup RCCEx_CLK48_Clock_Source RCCEx CLK48 Clock Source
  * @{
  */reuse of /** @defgroup RCCEx_LPTIM1_Clock_Source RCCEx LPTIM1 Clock Source
  * @{
  */reuse of /** @defgroup RCCEx_I2C4_Clock_Source RCCEx I2C4 Clock Source
  * @{
  */reuse of /** @defgroup RCCEx_I2C3_Clock_Source RCCEx I2C3 Clock Source
  * @{
  */reuse of /** @defgroup RCCEx_I2C2_Clock_Source RCCEx I2C2 Clock Source
  * @{
  */reuse of /** @defgroup RCCEx_I2C1_Clock_Source RCCEx I2C1 Clock Source
  * @{
  */reuse of /** @defgroup RCCEx_UART8_Clock_Source RCCEx UART8 Clock Source
  * @{
  */reuse of /** @defgroup RCCEx_UART7_Clock_Source RCCEx UART7 Clock Source
  * @{
  */reuse of /** @defgroup RCCEx_USART6_Clock_Source RCCEx USART6 Clock Source
  * @{
  */reuse of (const uint8_t *)...reuse of (float)...reuse of ... --reuse of (uint32_t *)...reuse of /** @defgroup RCCEx_UART5_Clock_Source RCCEx UART5 Clock Source
  * @{
  */reuse of /** @defgroup RCCEx_UART4_Clock_Source RCCEx UART4 Clock Source
  * @{
  */reuse of /** @defgroup RCCEx_USART3_Clock_Source RCCEx USART3 Clock Source
  * @{
  */reuse of /** @defgroup RCCEx_USART2_Clock_Source RCCEx USART2 Clock Source
  * @{
  */reuse of /** @defgroup RCCEx_USART1_Clock_Source RCCEx USART1 Clock Source
  * @{
  */reuse of /* CEC clock is HSI/488*/reuse of /** @defgroup RCCEx_CEC_Clock_Source RCCEx CEC Clock Source
  * @{
  */reuse of /** @defgroup RCCEx_SAI2_Clock_Source RCCEx SAI2 Clock Source
  * @{
  */reuse of /** @defgroup RCCEx_SAI1_Clock_Source RCCEx SAI1 Clock Source
  * @{
  */reuse of /** @defgroup RCCEx_I2S_Clock_Source RCCEx I2S Clock Source
  * @{
  */reuse of /** @defgroup RCCEx_PLLSAI_DIVR RCCEx PLLSAI DIVR
  * @{
  */reuse of /** @defgroup RCCEx_PLLSAIP_Clock_Divider RCCEx PLLSAIP Clock Divider
  * @{
  */reuse of /** @defgroup RCCEx_PLLI2SP_Clock_Divider RCCEx PLLI2SP Clock Divider
  * @{
  */reuse of /** @defgroup RCCEx_Periph_Clock_Selection RCC Periph Clock Selection
  * @{
  */reuse of /** @defgroup RCCEx_Exported_Constants RCCEx Exported Constants
  * @{
  */reuse of /*!< DFSDM1 clock source
                                        This parameter can be a value of @ref RCCEx_DFSDM1_AUDIO_Clock_Source */reuse of /*!< DFSDM1 clock source
                                        This parameter can be a value of @ref RCCEx_DFSDM1_Kernel_Clock_Source */reuse of /*!< SDMMC2 clock source
                                        This parameter can be a value of @ref RCCEx_SDMMC2_Clock_Source */reuse of /*!< SDMMC1 clock source
                                        This parameter can be a value of @ref RCCEx_SDMMC1_Clock_Source */reuse of /*!< Specifies 48Mhz clock source used by USB OTG FS, RNG and SDMMC
                                        This parameter can be a value of @ref RCCEx_CLK48_Clock_Source */reuse of /*!< CEC clock source
                                        This parameter can be a value of @ref RCCEx_CEC_Clock_Source */reuse of /*!< Specifies LPTIM1 clock source
                                        This parameter can be a value of @ref RCCEx_LPTIM1_Clock_Source */reuse of /*!< I2C4 clock source
                                      This parameter can be a value of @ref RCCEx_I2C4_Clock_Source */reuse of /*!< I2C3 clock source
                                      This parameter can be a value of @ref RCCEx_I2C3_Clock_Source */reuse of /*!< I2C2 clock source
                                      This parameter can be a value of @ref RCCEx_I2C2_Clock_Source */reuse of /*!< I2C1 clock source
                                      This parameter can be a value of @ref RCCEx_I2C1_Clock_Source */reuse of /*!< UART8 clock source
                                      This parameter can be a value of @ref RCCEx_UART8_Clock_Source */reuse of /*!< UART7 clock source
                                      This parameter can be a value of @ref RCCEx_UART7_Clock_Source */reuse of /*!< USART6 clock source
                                      This parameter can be a value of @ref RCCEx_USART6_Clock_Source */reuse of /*!< UART5 clock source
                                      This parameter can be a value of @ref RCCEx_UART5_Clock_Source */reuse of /*!< UART4 clock source
                                      This parameter can be a value of @ref RCCEx_UART4_Clock_Source */reuse of /*!< USART3 clock source
                                      This parameter can be a value of @ref RCCEx_USART3_Clock_Source */reuse of /*!< USART2 clock source
                                      This parameter can be a value of @ref RCCEx_USART2_Clock_Source */reuse of /*!< USART1 clock source
                                      This parameter can be a value of @ref RCCEx_USART1_Clock_Source */reuse of /*!< Specifies SAI2 Clock Prescalers Selection
                                        This parameter can be a value of @ref RCCEx_SAI2_Clock_Source */reuse of /*!< Specifies SAI1 Clock Prescalers Selection
                                        This parameter can be a value of @ref RCCEx_SAI1_Clock_Source */reuse of /*!< Specifies TIM Clock Prescalers Selection.
                                       This parameter can be a value of @ref RCCEx_TIM_Prescaler_Selection */reuse of /*!< Specifies I2S Clock source Selection.
                                        This parameter can be a value of @ref RCCEx_I2S_Clock_Source */reuse of /*!< Specifies RTC Clock source Selection.
                                        This parameter can be a value of @ref RCC_RTC_Clock_Source */reuse of /*!< Specifies the PLLSAI division factor for LTDC clock.
                                      This parameter must be one value of @ref RCCEx_PLLSAI_DIVR */reuse of /*!< Specifies the PLLI2S division factor for SAI1 clock.
                                      This parameter must be a number between Min_Data = 1 and Max_Data = 32
                                      This parameter will be used only when PLLSAI is selected as Clock Source SAI */reuse of /*!< Specifies the PLLI2S division factor for SAI1 clock.
                                      This parameter must be a number between Min_Data = 1 and Max_Data = 32
                                      This parameter will be used only when PLLI2S is selected as Clock Source SAI */reuse of /*!< PLL SAI structure parameters.
                                      This parameter will be used only when PLLI2S is selected as Clock Source SAI or LTDC */reuse of /*!< PLL I2S structure parameters.
                                      This parameter will be used only when PLLI2S is selected as Clock Source I2S or SAI */reuse of /*!< The Extended Clock to be configured.
                                      This parameter can be a value of @ref RCCEx_Periph_Clock_Selection */reuse of /**
  * @brief  RCC extended clocks structure definition
  */reuse of /*!< Specifies the division factor for 48MHz clock.
                            This parameter must be a value of @ref RCCEx_PLLSAIP_Clock_Divider
                            This parameter will be used only when PLLSAI is disabled */reuse of /*!< specifies the division factor for LTDC clock
                            This parameter must be a number between Min_Data = 2 and Max_Data = 7.
                            This parameter will be used only when PLLSAI is selected as Clock Source LTDC */reuse of /*!< Specifies the division factor for SAI1 clock.
                            This parameter must be a number between Min_Data = 2 and Max_Data = 15.
                            This parameter will be used only when PLLSAI is selected as Clock Source SAI or LTDC */reuse of /*!< Specifies the multiplication factor for PLLI2S VCO output clock.
                            This parameter must be a number between Min_Data = 50 and Max_Data = 432.
                            This parameter will be used only when PLLSAI is selected as Clock Source SAI or LTDC */reuse of /**
  * @brief  PLLSAI Clock structure definition
  */reuse of /*!< Specifies the division factor for SPDIF-RX clock.
                            This parameter must be a value of @ref RCCEx_PLLI2SP_Clock_Divider.
                            This parameter will be used only when PLLI2S is selected as Clock Source SPDIF-RX */reuse of /*!< Specifies the division factor for SAI1 clock.
                            This parameter must be a number between Min_Data = 2 and Max_Data = 15.
                            This parameter will be used only when PLLI2S is selected as Clock Source SAI */reuse of /*!< Specifies the division factor for I2S clock.
                            This parameter must be a number between Min_Data = 2 and Max_Data = 7.
                            This parameter will be used only when PLLI2S is selected as Clock Source I2S or SAI */reuse of /*!< Specifies the multiplication factor for PLLI2S VCO output clock.
                            This parameter must be a number between Min_Data = 50 and Max_Data = 432.
                            This parameter will be used only when PLLI2S is selected as Clock Source I2S or SAI */reuse of /**
  * @brief  PLLI2S Clock structure definition
  */reuse of /*!< PLLR: Division factor for DSI clock.
                            This parameter must be a number between Min_Data = 2 and Max_Data = 7    */reuse of /*!< PLLQ: Division factor for OTG FS, SDMMC and RNG clocks.
                            This parameter must be a number between Min_Data = 2 and Max_Data = 15    */reuse of /*!< PLLP: Division factor for main system clock (SYSCLK).
                            This parameter must be a value of @ref RCC_PLLP_Clock_Divider             */reuse of /*!< PLLN: Multiplication factor for PLL VCO output clock.
                            This parameter must be a number between Min_Data = 50 and Max_Data = 432  */reuse of /*!< PLLM: Division factor for PLL VCO input clock.
                            This parameter must be a number between Min_Data = 2 and Max_Data = 63    */reuse of /*!< RCC_PLLSource: PLL entry clock source.
                            This parameter must be a value of @ref RCC_PLL_Clock_Source               */reuse of /*!< The new state of the PLL.
                            This parameter can be a value of @ref RCC_PLL_Config                      */reuse of /**
  * @brief  RCC PLL configuration structure definition
  */reuse of /** @defgroup RCCEx_Exported_Types RCCEx Exported Types
  * @{
  */reuse of /** @addtogroup RCCEx
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    stm32f7xx_hal_rcc_ex.h
  * @author  MCD Application Team
  * @brief   Header file of RCC HAL Extension module.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file in
  * the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  ******************************************************************************
  */reuse of RCC_ClkInitTypeDefreuse of RCC_OscInitTypeDefreuse of HAL_RCC_CSSCallbackreuse of HAL_RCC_NMI_IRQHandlerreuse of HAL_RCC_GetClockConfigreuse of RCC_ClkInitTypeDef *reuse of RCC_ClkInitStructreuse of pFLatencyreuse of HAL_RCC_GetOscConfigreuse of RCC_OscInitTypeDef *reuse of RCC_OscInitStructreuse of HAL_RCC_GetPCLK2Freqreuse of HAL_RCC_GetPCLK1Freqreuse of HAL_RCC_GetHCLKFreqreuse of HAL_RCC_GetSysClockFreqreuse of HAL_RCC_DisableCSSreuse of HAL_RCC_EnableCSSreuse of HAL_RCC_MCOConfigreuse of RCC_MCOxreuse of RCC_MCOSourcereuse of RCC_MCODivreuse of HAL_RCC_ClockConfigreuse of FLatencyreuse of HAL_RCC_OscConfigreuse of HAL_RCC_DeInitreuse of declaration of RCC_ClkInitTypeDefreuse of APB2CLKDividerreuse of APB1CLKDividerreuse of AHBCLKDividerreuse of SYSCLKSourcereuse of ClockTypereuse of declaration of RCC_OscInitTypeDefreuse of PLLreuse of LSIStatereuse of HSICalibrationValuereuse of HSIStatereuse of LSEStatereuse of HSEStatereuse of OscillatorTypereuse of definition of APB2CLKDividerreuse of definition of APB1CLKDividerreuse of definition of AHBCLKDividerreuse of definition of SYSCLKSourcereuse of definition of ClockTypereuse of definition of PLLreuse of definition of LSIStatereuse of definition of HSICalibrationValuereuse of definition of HSIStatereuse of definition of LSEStatereuse of definition of HSEStatereuse of definition of OscillatorTypereuse of #define IS_RCC_LSE_DRIVE(DRIVE) (((DRIVE) == RCC_LSEDRIVE_LOW) || ((DRIVE) == RCC_LSEDRIVE_MEDIUMLOW) || ((DRIVE) == RCC_LSEDRIVE_MEDIUMHIGH) || ((DRIVE) == RCC_LSEDRIVE_HIGH))reuse of #define IS_RCC_RTCCLKSOURCE(SOURCE) (((SOURCE) == RCC_RTCCLKSOURCE_LSE) || ((SOURCE) == RCC_RTCCLKSOURCE_LSI) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV2) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV3) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV4) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV5) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV6) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV7) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV8) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV9) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV10) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV11) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV12) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV13) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV14) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV15) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV16) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV17) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV18) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV19) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV20) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV21) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV22) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV23) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV24) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV25) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV26) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV27) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV28) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV29) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV30) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV31))reuse of #define IS_RCC_CALIBRATION_VALUE(VALUE) ((VALUE) <= 0x1F)reuse of #define IS_RCC_MCODIV(DIV) (((DIV) == RCC_MCODIV_1) || ((DIV) == RCC_MCODIV_2) || ((DIV) == RCC_MCODIV_3) || ((DIV) == RCC_MCODIV_4) || ((DIV) == RCC_MCODIV_5))reuse of #define IS_RCC_MCO2SOURCE(SOURCE) (((SOURCE) == RCC_MCO2SOURCE_SYSCLK) || ((SOURCE) == RCC_MCO2SOURCE_PLLI2SCLK)|| ((SOURCE) == RCC_MCO2SOURCE_HSE) || ((SOURCE) == RCC_MCO2SOURCE_PLLCLK))reuse of #define IS_RCC_MCO1SOURCE(SOURCE) (((SOURCE) == RCC_MCO1SOURCE_HSI) || ((SOURCE) == RCC_MCO1SOURCE_LSE) || ((SOURCE) == RCC_MCO1SOURCE_HSE) || ((SOURCE) == RCC_MCO1SOURCE_PLLCLK))reuse of #define IS_RCC_MCO(MCOX) (((MCOX) == RCC_MCO1) || ((MCOX) == RCC_MCO2))reuse of #define IS_RCC_PCLK(PCLK) (((PCLK) == RCC_HCLK_DIV1) || ((PCLK) == RCC_HCLK_DIV2) || ((PCLK) == RCC_HCLK_DIV4) || ((PCLK) == RCC_HCLK_DIV8) || ((PCLK) == RCC_HCLK_DIV16))reuse of #define IS_RCC_CLOCKTYPE(CLK) ((1 <= (CLK)) && ((CLK) <= 15))reuse of #define IS_RCC_HCLK(HCLK) (((HCLK) == RCC_SYSCLK_DIV1) || ((HCLK) == RCC_SYSCLK_DIV2) || ((HCLK) == RCC_SYSCLK_DIV4) || ((HCLK) == RCC_SYSCLK_DIV8) || ((HCLK) == RCC_SYSCLK_DIV16) || ((HCLK) == RCC_SYSCLK_DIV64) || ((HCLK) == RCC_SYSCLK_DIV128) || ((HCLK) == RCC_SYSCLK_DIV256) || ((HCLK) == RCC_SYSCLK_DIV512))reuse of #define IS_RCC_PLLQ_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 15))reuse of #define IS_RCC_PLLP_VALUE(VALUE) (((VALUE) == RCC_PLLP_DIV2) || ((VALUE) == RCC_PLLP_DIV4) || ((VALUE) == RCC_PLLP_DIV6) || ((VALUE) == RCC_PLLP_DIV8))reuse of #define IS_RCC_PLLN_VALUE(VALUE) ((50 <= (VALUE)) && ((VALUE) <= 432))reuse of #define IS_RCC_PLLM_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 63))reuse of #define IS_RCC_SYSCLKSOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSOURCE_HSI) || ((SOURCE) == RCC_SYSCLKSOURCE_HSE) || ((SOURCE) == RCC_SYSCLKSOURCE_PLLCLK))reuse of #define IS_RCC_PLLSOURCE(SOURCE) (((SOURCE) == RCC_PLLSOURCE_HSI) || ((SOURCE) == RCC_PLLSOURCE_HSE))reuse of #define IS_RCC_PLL(PLL) (((PLL) == RCC_PLL_NONE) ||((PLL) == RCC_PLL_OFF) || ((PLL) == RCC_PLL_ON))reuse of #define IS_RCC_LSI(LSI) (((LSI) == RCC_LSI_OFF) || ((LSI) == RCC_LSI_ON))reuse of #define IS_RCC_HSI(HSI) (((HSI) == RCC_HSI_OFF) || ((HSI) == RCC_HSI_ON))reuse of #define IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || ((LSE) == RCC_LSE_BYPASS))reuse of #define IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || ((HSE) == RCC_HSE_BYPASS))reuse of #define IS_RCC_OSCILLATORTYPE(OSCILLATOR) ((OSCILLATOR) <= 15)reuse of #define RCC_LSE_TIMEOUT_VALUE LSE_STARTUP_TIMEOUTreuse of #define RCC_DBP_TIMEOUT_VALUE ((uint32_t)100)reuse of #define RCC_CIR_BYTE2_ADDRESS ((uint32_t)(RCC_BASE + 0x0C + 0x02))reuse of #define RCC_CIR_BYTE1_ADDRESS ((uint32_t)(RCC_BASE + 0x0C + 0x01))reuse of #define PLLSAI_TIMEOUT_VALUE 100Ureuse of #define PLLI2S_TIMEOUT_VALUE 100Ureuse of #define CLOCKSWITCH_TIMEOUT_VALUE ((uint32_t)5000)reuse of #define PLL_TIMEOUT_VALUE ((uint32_t)2)reuse of #define LSI_TIMEOUT_VALUE ((uint32_t)2)reuse of #define HSI_TIMEOUT_VALUE ((uint32_t)2)reuse of #define HSE_TIMEOUT_VALUE HSE_STARTUP_TIMEOUTreuse of #define __HAL_RCC_GET_FLAG(__FLAG__) (((((((__FLAG__) >> 5) == 1)? RCC->CR :((((__FLAG__) >> 5) == 2) ? RCC->BDCR :((((__FLAG__) >> 5) == 3)? RCC->CSR :RCC->CIR))) & ((uint32_t)1 << ((__FLAG__) & RCC_FLAG_MASK)))!= 0)? 1 : 0)reuse of #define RCC_FLAG_MASK ((uint8_t)0x1F)reuse of #define __HAL_RCC_CLEAR_RESET_FLAGS() (RCC->CSR |= RCC_CSR_RMVF)reuse of #define __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC->CIR & (__INTERRUPT__)) == (__INTERRUPT__))reuse of #define __HAL_RCC_CLEAR_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE2_ADDRESS = (__INTERRUPT__))reuse of #define __HAL_RCC_DISABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS &= (uint8_t)(~(__INTERRUPT__)))reuse of #define __HAL_RCC_ENABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS |= (__INTERRUPT__))reuse of #define __HAL_RCC_MCO2_CONFIG(__MCOCLKSOURCE__,__MCODIV__) MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), ((__MCOCLKSOURCE__) | ((__MCODIV__) << 3)));reuse of #define __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__,__MCODIV__) MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), ((__MCOCLKSOURCE__) | (__MCODIV__)))reuse of #define __HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC))reuse of #define __HAL_RCC_LSEDRIVE_CONFIG(__RCC_LSEDRIVE__) (MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, (uint32_t)(__RCC_LSEDRIVE__) ))reuse of #define __HAL_RCC_GET_SYSCLK_SOURCE() (RCC->CFGR & RCC_CFGR_SWS)reuse of #define __HAL_RCC_SYSCLK_CONFIG(__RCC_SYSCLKSOURCE__) MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, (__RCC_SYSCLKSOURCE__))reuse of #define __HAL_RCC_PLLI2S_DISABLE() (RCC->CR &= ~(RCC_CR_PLLI2SON))reuse of #define __HAL_RCC_PLLI2S_ENABLE() (RCC->CR |= (RCC_CR_PLLI2SON))reuse of #define __HAL_RCC_I2S_CONFIG(__SOURCE__) do {RCC->CFGR &= ~(RCC_CFGR_I2SSRC); RCC->CFGR |= (__SOURCE__); }while(0)reuse of #define __HAL_RCC_PLL_PLLM_CONFIG(__PLLM__) MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, (__PLLM__))reuse of #define __HAL_RCC_PLL_PLLSOURCE_CONFIG(__PLLSOURCE__) MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, (__PLLSOURCE__))reuse of #define __HAL_RCC_PLL_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_PLLON)reuse of #define __HAL_RCC_PLL_ENABLE() SET_BIT(RCC->CR, RCC_CR_PLLON)reuse of #define __HAL_RCC_BACKUPRESET_RELEASE() (RCC->BDCR &= ~(RCC_BDCR_BDRST))reuse of #define __HAL_RCC_BACKUPRESET_FORCE() (RCC->BDCR |= (RCC_BDCR_BDRST))reuse of #define __HAL_RCC_GET_RTC_HSE_PRESCALER() (READ_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) | RCC_BDCR_RTCSEL)reuse of #define __HAL_RCC_GET_RTC_SOURCE() (READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL))reuse of #define __HAL_RCC_RTC_CONFIG(__RTCCLKSource__) do { __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__); RCC->BDCR |= ((__RTCCLKSource__) & 0x00000FFF); } while (0)reuse of #define __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__) (((__RTCCLKSource__) & RCC_BDCR_RTCSEL) == RCC_BDCR_RTCSEL) ? MODIFY_REG(RCC->CFGR, RCC_CFGR_RTCPRE, ((__RTCCLKSource__) & 0xFFFFCFF)) : CLEAR_BIT(RCC->CFGR, RCC_CFGR_RTCPRE)reuse of #define __HAL_RCC_RTC_DISABLE() (RCC->BDCR &= ~(RCC_BDCR_RTCEN))reuse of #define __HAL_RCC_RTC_ENABLE() (RCC->BDCR |= (RCC_BDCR_RTCEN))reuse of #define __HAL_RCC_LSE_CONFIG(__STATE__) do { if((__STATE__) == RCC_LSE_ON) { SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); } else if((__STATE__) == RCC_LSE_OFF) { CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); } else if((__STATE__) == RCC_LSE_BYPASS) { SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); } else { CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); } } while(0)reuse of #define __HAL_RCC_HSE_CONFIG(__STATE__) do { if ((__STATE__) == RCC_HSE_ON) { SET_BIT(RCC->CR, RCC_CR_HSEON); } else if ((__STATE__) == RCC_HSE_OFF) { CLEAR_BIT(RCC->CR, RCC_CR_HSEON); CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); } else if ((__STATE__) == RCC_HSE_BYPASS) { SET_BIT(RCC->CR, RCC_CR_HSEBYP); SET_BIT(RCC->CR, RCC_CR_HSEON); } else { CLEAR_BIT(RCC->CR, RCC_CR_HSEON); CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); } } while(0)reuse of #define __HAL_RCC_LSI_DISABLE() (RCC->CSR &= ~(RCC_CSR_LSION))reuse of #define __HAL_RCC_LSI_ENABLE() (RCC->CSR |= (RCC_CSR_LSION))reuse of #define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICALIBRATIONVALUE__) (MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (uint32_t)(__HSICALIBRATIONVALUE__) << RCC_CR_HSITRIM_Pos))reuse of #define __HAL_RCC_HSI_DISABLE() (RCC->CR &= ~(RCC_CR_HSION))reuse of #define __HAL_RCC_HSI_ENABLE() (RCC->CR |= (RCC_CR_HSION))reuse of #define __HAL_RCC_SYSCFG_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SYSCFGLPEN)) == RESET)reuse of #define __HAL_RCC_SYSCFG_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SYSCFGLPEN)) != RESET)reuse of #define __HAL_RCC_PWR_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_PWRLPEN)) == RESET)reuse of #define __HAL_RCC_WWDG_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_WWDGLPEN)) == RESET)reuse of #define __HAL_RCC_PWR_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_PWRLPEN)) != RESET)reuse of #define __HAL_RCC_WWDG_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_WWDGLPEN)) != RESET)reuse of #define __HAL_RCC_DMA1_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DMA1LPEN)) == RESET)reuse of #define __HAL_RCC_CRC_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_CRCLPEN)) == RESET)reuse of #define __HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DMA1LPEN)) != RESET)reuse of #define __HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_CRCLPEN)) != RESET)reuse of #define __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SYSCFGLPEN))reuse of #define __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SYSCFGLPEN))reuse of #define __HAL_RCC_PWR_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_PWRLPEN))reuse of #define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_WWDGLPEN))reuse of #define __HAL_RCC_PWR_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_PWRLPEN))reuse of #define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_WWDGLPEN))reuse of #define __HAL_RCC_DMA1_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_DMA1LPEN))reuse of #define __HAL_RCC_CRC_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_CRCLPEN))reuse of #define __HAL_RCC_DMA1_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA1LPEN))reuse of #define __HAL_RCC_CRC_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))reuse of #define __HAL_RCC_SYSCFG_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SYSCFGRST))reuse of #define __HAL_RCC_APB2_RELEASE_RESET() (RCC->APB2RSTR = 0x00U)reuse of #define __HAL_RCC_SYSCFG_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SYSCFGRST))reuse of #define __HAL_RCC_APB2_FORCE_RESET() (RCC->APB2RSTR = 0xFFFFFFFFU)reuse of #define __HAL_RCC_PWR_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_PWRRST))reuse of #define __HAL_RCC_WWDG_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_WWDGRST))reuse of #define __HAL_RCC_APB1_RELEASE_RESET() (RCC->APB1RSTR = 0x00U)reuse of #define __HAL_RCC_PWR_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_PWRRST))reuse of #define __HAL_RCC_WWDG_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_WWDGRST))reuse of #define __HAL_RCC_APB1_FORCE_RESET() (RCC->APB1RSTR = 0xFFFFFFFFU)reuse of #define __HAL_RCC_DMA1_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_DMA1RST))reuse of #define __HAL_RCC_CRC_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_CRCRST))reuse of #define __HAL_RCC_AHB1_RELEASE_RESET() (RCC->AHB1RSTR = 0x00U)reuse of #define __HAL_RCC_DMA1_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA1RST))reuse of #define __HAL_RCC_CRC_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))reuse of #define __HAL_RCC_AHB1_FORCE_RESET() (RCC->AHB1RSTR = 0xFFFFFFFFU)reuse of #define __HAL_RCC_SYSCFG_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SYSCFGEN)) == RESET)reuse of #define __HAL_RCC_SYSCFG_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SYSCFGEN)) != RESET)reuse of #define __HAL_RCC_PWR_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) == RESET)reuse of #define __HAL_RCC_WWDG_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) == RESET)reuse of #define __HAL_RCC_PWR_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) != RESET)reuse of #define __HAL_RCC_WWDG_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) != RESET)reuse of #define __HAL_RCC_DMA1_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_DMA1EN)) == RESET)reuse of #define __HAL_RCC_CRC_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) == RESET)reuse of #define __HAL_RCC_DMA1_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_DMA1EN)) != RESET)reuse of #define __HAL_RCC_CRC_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) != RESET)reuse of #define __HAL_RCC_SYSCFG_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SYSCFGEN))reuse of #define __HAL_RCC_PWR_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_PWREN))reuse of #define __HAL_RCC_WWDG_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_WWDGEN))reuse of #define __HAL_RCC_PWR_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_WWDG_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_DMA1_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_DMA1EN))reuse of #define __HAL_RCC_CRC_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CRCEN))reuse of #define __HAL_RCC_DMA1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN); UNUSED(tmpreg); } while(0)reuse of #define __HAL_RCC_CRC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN); UNUSED(tmpreg); } while(0)reuse of #define RCC_LSEDRIVE_HIGH RCC_BDCR_LSEDRVreuse of #define RCC_LSEDRIVE_MEDIUMHIGH RCC_BDCR_LSEDRV_0reuse of #define RCC_LSEDRIVE_MEDIUMLOW RCC_BDCR_LSEDRV_1reuse of #define RCC_LSEDRIVE_LOW ((uint32_t)0x00000000U)reuse of #define RCC_FLAG_LPWRRST ((uint8_t)0x7FU)reuse of #define RCC_FLAG_WWDGRST ((uint8_t)0x7EU)reuse of #define RCC_FLAG_IWDGRST ((uint8_t)0x7DU)reuse of #define RCC_FLAG_SFTRST ((uint8_t)0x7CU)reuse of #define RCC_FLAG_PORRST ((uint8_t)0x7BU)reuse of #define RCC_FLAG_PINRST ((uint8_t)0x7AU)reuse of #define RCC_FLAG_BORRST ((uint8_t)0x79U)reuse of #define RCC_FLAG_LSIRDY ((uint8_t)0x61U)reuse of #define RCC_FLAG_LSERDY ((uint8_t)0x41U)reuse of #define RCC_FLAG_PLLSAIRDY ((uint8_t)0x3CU)reuse of #define RCC_FLAG_PLLI2SRDY ((uint8_t)0x3BU)reuse of #define RCC_FLAG_PLLRDY ((uint8_t)0x39U)reuse of #define RCC_FLAG_HSERDY ((uint8_t)0x31U)reuse of #define RCC_FLAG_HSIRDY ((uint8_t)0x21U)reuse of #define RCC_IT_CSS ((uint8_t)0x80U)reuse of #define RCC_IT_PLLSAIRDY ((uint8_t)0x40U)reuse of #define RCC_IT_PLLI2SRDY ((uint8_t)0x20U)reuse of #define RCC_IT_PLLRDY ((uint8_t)0x10U)reuse of #define RCC_IT_HSERDY ((uint8_t)0x08U)reuse of #define RCC_IT_HSIRDY ((uint8_t)0x04U)reuse of #define RCC_IT_LSERDY ((uint8_t)0x02U)reuse of #define RCC_IT_LSIRDY ((uint8_t)0x01U)reuse of #define RCC_MCODIV_5 RCC_CFGR_MCO1PREreuse of #define RCC_MCODIV_4 ((uint32_t)RCC_CFGR_MCO1PRE_1 | RCC_CFGR_MCO1PRE_2)reuse of #define RCC_MCODIV_3 ((uint32_t)RCC_CFGR_MCO1PRE_0 | RCC_CFGR_MCO1PRE_2)reuse of #define RCC_MCODIV_2 RCC_CFGR_MCO1PRE_2reuse of #define RCC_MCODIV_1 ((uint32_t)0x00000000U)reuse of #define RCC_MCO2SOURCE_PLLCLK RCC_CFGR_MCO2reuse of #define RCC_MCO2SOURCE_HSE RCC_CFGR_MCO2_1reuse of #define RCC_MCO2SOURCE_PLLI2SCLK RCC_CFGR_MCO2_0reuse of #define RCC_MCO2SOURCE_SYSCLK ((uint32_t)0x00000000U)reuse of #define RCC_MCO1SOURCE_PLLCLK RCC_CFGR_MCO1reuse of #define RCC_MCO1SOURCE_HSE RCC_CFGR_MCO1_1reuse of #define RCC_MCO1SOURCE_LSE RCC_CFGR_MCO1_0reuse of #define RCC_MCO1SOURCE_HSI ((uint32_t)0x00000000U)reuse of #define RCC_MCO2 ((uint32_t)0x00000001U)reuse of #define RCC_MCO1 ((uint32_t)0x00000000U)reuse of #define RCC_RTCCLKSOURCE_HSE_DIV31 ((uint32_t)0x001F0300U)reuse of #define RCC_RTCCLKSOURCE_HSE_DIV30 ((uint32_t)0x001E0300U)reuse of #define RCC_RTCCLKSOURCE_HSE_DIV29 ((uint32_t)0x001D0300U)reuse of #define RCC_RTCCLKSOURCE_HSE_DIV28 ((uint32_t)0x001C0300U)reuse of #define RCC_RTCCLKSOURCE_HSE_DIV27 ((uint32_t)0x001B0300U)reuse of #define RCC_RTCCLKSOURCE_HSE_DIV26 ((uint32_t)0x001A0300U)reuse of #define RCC_RTCCLKSOURCE_HSE_DIV25 ((uint32_t)0x00190300U)reuse of #define RCC_RTCCLKSOURCE_HSE_DIV24 ((uint32_t)0x00180300U)reuse of #define RCC_RTCCLKSOURCE_HSE_DIV23 ((uint32_t)0x00170300U)reuse of #define RCC_RTCCLKSOURCE_HSE_DIV22 ((uint32_t)0x00160300U)reuse of #define RCC_RTCCLKSOURCE_HSE_DIV21 ((uint32_t)0x00150300U)reuse of #define RCC_RTCCLKSOURCE_HSE_DIV20 ((uint32_t)0x00140300U)reuse of #define RCC_RTCCLKSOURCE_HSE_DIV19 ((uint32_t)0x00130300U)reuse of #define RCC_RTCCLKSOURCE_HSE_DIV18 ((uint32_t)0x00120300U)reuse of #define RCC_RTCCLKSOURCE_HSE_DIV17 ((uint32_t)0x00110300U)reuse of #define RCC_RTCCLKSOURCE_HSE_DIV16 ((uint32_t)0x00100300U)reuse of #define RCC_RTCCLKSOURCE_HSE_DIV15 ((uint32_t)0x000F0300U)reuse of #define RCC_RTCCLKSOURCE_HSE_DIV14 ((uint32_t)0x000E0300U)reuse of #define RCC_RTCCLKSOURCE_HSE_DIV13 ((uint32_t)0x000D0300U)reuse of #define RCC_RTCCLKSOURCE_HSE_DIV12 ((uint32_t)0x000C0300U)reuse of #define RCC_RTCCLKSOURCE_HSE_DIV11 ((uint32_t)0x000B0300U)reuse of #define RCC_RTCCLKSOURCE_HSE_DIV10 ((uint32_t)0x000A0300U)reuse of #define RCC_RTCCLKSOURCE_HSE_DIV9 ((uint32_t)0x00090300U)reuse of #define RCC_RTCCLKSOURCE_HSE_DIV8 ((uint32_t)0x00080300U)reuse of #define RCC_RTCCLKSOURCE_HSE_DIV7 ((uint32_t)0x00070300U)reuse of #define RCC_RTCCLKSOURCE_HSE_DIV6 ((uint32_t)0x00060300U)reuse of #define RCC_RTCCLKSOURCE_HSE_DIV5 ((uint32_t)0x00050300U)reuse of #define RCC_RTCCLKSOURCE_HSE_DIV4 ((uint32_t)0x00040300U)reuse of #define RCC_RTCCLKSOURCE_HSE_DIV3 ((uint32_t)0x00030300U)reuse of #define RCC_RTCCLKSOURCE_HSE_DIV2 ((uint32_t)0x00020300U)reuse of #define RCC_RTCCLKSOURCE_HSE_DIVX ((uint32_t)0x00000300U)reuse of #define RCC_RTCCLKSOURCE_LSI ((uint32_t)0x00000200U)reuse of #define RCC_RTCCLKSOURCE_LSE ((uint32_t)0x00000100U)reuse of #define RCC_RTCCLKSOURCE_NO_CLK ((uint32_t)0x00000000U)reuse of #define RCC_HCLK_DIV16 RCC_CFGR_PPRE1_DIV16reuse of #define RCC_HCLK_DIV8 RCC_CFGR_PPRE1_DIV8reuse of #define RCC_HCLK_DIV4 RCC_CFGR_PPRE1_DIV4reuse of #define RCC_HCLK_DIV2 RCC_CFGR_PPRE1_DIV2reuse of #define RCC_HCLK_DIV1 RCC_CFGR_PPRE1_DIV1reuse of #define RCC_SYSCLK_DIV512 RCC_CFGR_HPRE_DIV512reuse of #define RCC_SYSCLK_DIV256 RCC_CFGR_HPRE_DIV256reuse of #define RCC_SYSCLK_DIV128 RCC_CFGR_HPRE_DIV128reuse of #define RCC_SYSCLK_DIV64 RCC_CFGR_HPRE_DIV64reuse of #define RCC_SYSCLK_DIV16 RCC_CFGR_HPRE_DIV16reuse of #define RCC_SYSCLK_DIV8 RCC_CFGR_HPRE_DIV8reuse of #define RCC_SYSCLK_DIV4 RCC_CFGR_HPRE_DIV4reuse of #define RCC_SYSCLK_DIV2 RCC_CFGR_HPRE_DIV2reuse of #define RCC_SYSCLK_DIV1 RCC_CFGR_HPRE_DIV1reuse of #define RCC_SYSCLKSOURCE_STATUS_PLLCLK RCC_CFGR_SWS_PLLreuse of #define RCC_SYSCLKSOURCE_STATUS_HSE RCC_CFGR_SWS_HSEreuse of #define RCC_SYSCLKSOURCE_STATUS_HSI RCC_CFGR_SWS_HSIreuse of #define RCC_SYSCLKSOURCE_PLLCLK RCC_CFGR_SW_PLLreuse of #define RCC_SYSCLKSOURCE_HSE RCC_CFGR_SW_HSEreuse of #define RCC_SYSCLKSOURCE_HSI RCC_CFGR_SW_HSIreuse of #define RCC_CLOCKTYPE_PCLK2 ((uint32_t)0x00000008U)reuse of #define RCC_CLOCKTYPE_PCLK1 ((uint32_t)0x00000004U)reuse of #define RCC_CLOCKTYPE_HCLK ((uint32_t)0x00000002U)reuse of #define RCC_CLOCKTYPE_SYSCLK ((uint32_t)0x00000001U)reuse of #define RCC_PLLSOURCE_HSE RCC_PLLCFGR_PLLSRC_HSEreuse of #define RCC_PLLSOURCE_HSI RCC_PLLCFGR_PLLSRC_HSIreuse of #define RCC_PLLP_DIV8 ((uint32_t)0x00000008U)reuse of #define RCC_PLLP_DIV6 ((uint32_t)0x00000006U)reuse of #define RCC_PLLP_DIV4 ((uint32_t)0x00000004U)reuse of #define RCC_PLLP_DIV2 ((uint32_t)0x00000002U)reuse of #define RCC_PLL_ON ((uint32_t)0x00000002U)reuse of #define RCC_PLL_OFF ((uint32_t)0x00000001U)reuse of #define RCC_PLL_NONE ((uint32_t)0x00000000U)reuse of #define RCC_LSI_ON RCC_CSR_LSIONreuse of #define RCC_LSI_OFF ((uint32_t)0x00000000U)reuse of #define RCC_HSICALIBRATION_DEFAULT ((uint32_t)0x10U)reuse of #define RCC_HSI_ON RCC_CR_HSIONreuse of #define RCC_HSI_OFF ((uint32_t)0x00000000U)reuse of #define RCC_LSE_BYPASS ((uint32_t)(RCC_BDCR_LSEBYP | RCC_BDCR_LSEON))reuse of #define RCC_LSE_ON RCC_BDCR_LSEONreuse of #define RCC_LSE_OFF ((uint32_t)0x00000000U)reuse of #define RCC_HSE_BYPASS ((uint32_t)(RCC_CR_HSEBYP | RCC_CR_HSEON))reuse of #define RCC_HSE_ON RCC_CR_HSEONreuse of #define RCC_HSE_OFF ((uint32_t)0x00000000U)reuse of #define RCC_OSCILLATORTYPE_LSI ((uint32_t)0x00000008U)reuse of #define RCC_OSCILLATORTYPE_LSE ((uint32_t)0x00000004U)reuse of #define RCC_OSCILLATORTYPE_HSI ((uint32_t)0x00000002U)reuse of #define RCC_OSCILLATORTYPE_HSE ((uint32_t)0x00000001U)reuse of #define RCC_OSCILLATORTYPE_NONE ((uint32_t)0x00000000U)reuse of #define __STM32F7xx_HAL_RCC_Hreuse of declaration of HAL_RCC_CSSCallbackreuse of declaration of HAL_RCC_NMI_IRQHandlerreuse of declaration of HAL_RCC_GetClockConfigreuse of declaration of RCC_ClkInitStructreuse of declaration of pFLatencyreuse of declaration of HAL_RCC_GetOscConfigreuse of declaration of RCC_OscInitStructreuse of declaration of HAL_RCC_GetPCLK2Freqreuse of declaration of HAL_RCC_GetPCLK1Freqreuse of declaration of HAL_RCC_GetHCLKFreqreuse of declaration of HAL_RCC_GetSysClockFreqreuse of declaration of HAL_RCC_DisableCSSreuse of declaration of HAL_RCC_EnableCSSreuse of declaration of HAL_RCC_MCOConfigreuse of declaration of RCC_MCOxreuse of declaration of RCC_MCOSourcereuse of declaration of RCC_MCODivreuse of declaration of HAL_RCC_ClockConfigreuse of declaration of FLatencyreuse of declaration of HAL_RCC_OscConfigreuse of declaration of HAL_RCC_DeInitreuse of /* __STM32F7xx_HAL_RCC_H */reuse of /** @defgroup RCC_IS_RCC_Definitions RCC Private macros to check input parameters
  * @{
  */reuse of /** @addtogroup RCC_Private_Macros RCC Private Macros
  * @{
  */reuse of /* CIR register byte 3 (Bits[23:16]) base address */reuse of /* CIR register byte 2 (Bits[15:8]) base address */reuse of /** @defgroup RCC_BitAddress_Alias RCC BitAddress Alias
  * @brief RCC registers bit address alias
  * @{
  */reuse of /* Timeout value fixed to 100 ms */reuse of /* 5 s */reuse of /* 2 ms */reuse of /** @defgroup RCC_Private_Constants RCC Private Constants
  * @{
  */reuse of /* User Callbacks in non blocking mode (IT mode) */reuse of /* CSS NMI IRQ handler */reuse of /** @addtogroup RCC_Exported_Functions_Group2
  * @{
  */reuse of /* Initialization and de-initialization functions  ******************************/reuse of /** @addtogroup RCC_Exported_Functions_Group1
  * @{
  */reuse of /** @addtogroup RCC_Exported_Functions
  * @{
  */reuse of /* Include RCC HAL Extension module */reuse of /** @brief  Check RCC flag is set or not.
  * @param  __FLAG__ specifies the flag to check.
  *         This parameter can be one of the following values:
  *            @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready.
  *            @arg RCC_FLAG_HSERDY: HSE oscillator clock ready.
  *            @arg RCC_FLAG_PLLRDY: Main PLL clock ready.
  *            @arg RCC_FLAG_PLLI2SRDY: PLLI2S clock ready.
  *            @arg RCC_FLAG_LSERDY: LSE oscillator clock ready.
  *            @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready.
  *            @arg RCC_FLAG_BORRST: POR/PDR or BOR reset.
  *            @arg RCC_FLAG_PINRST: Pin reset.
  *            @arg RCC_FLAG_PORRST: POR/PDR reset.
  *            @arg RCC_FLAG_SFTRST: Software reset.
  *            @arg RCC_FLAG_IWDGRST: Independent Watchdog reset.
  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset.
  *            @arg RCC_FLAG_LPWRRST: Low Power reset.
  * @retval The new state of __FLAG__ (TRUE or FALSE).
  */reuse of /** @brief Set RMVF bit to clear the reset flags: RCC_FLAG_PINRST, RCC_FLAG_PORRST, 
  *        RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST and RCC_FLAG_LPWRRST.
  */reuse of /** @brief  Check the RCC's interrupt has occurred or not.
  * @param  __INTERRUPT__ specifies the RCC interrupt source to check.
  *         This parameter can be one of the following values:
  *            @arg RCC_IT_LSIRDY: LSI ready interrupt.
  *            @arg RCC_IT_LSERDY: LSE ready interrupt.
  *            @arg RCC_IT_HSIRDY: HSI ready interrupt.
  *            @arg RCC_IT_HSERDY: HSE ready interrupt.
  *            @arg RCC_IT_PLLRDY: Main PLL ready interrupt.
  *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt.
  *            @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval The new state of __INTERRUPT__ (TRUE or FALSE).
  */reuse of /** @brief  Clear the RCC's interrupt pending bits (Perform Byte access to RCC_CIR[23:16]
  *         bits to clear the selected interrupt pending bits.
  * @param  __INTERRUPT__ specifies the interrupt pending bit to clear.
  *         This parameter can be any combination of the following values:
  *            @arg RCC_IT_LSIRDY: LSI ready interrupt.
  *            @arg RCC_IT_LSERDY: LSE ready interrupt.
  *            @arg RCC_IT_HSIRDY: HSI ready interrupt.
  *            @arg RCC_IT_HSERDY: HSE ready interrupt.
  *            @arg RCC_IT_PLLRDY: Main PLL ready interrupt.
  *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt.  
  *            @arg RCC_IT_CSS: Clock Security System interrupt
  */reuse of /** @brief Disable RCC interrupt (Perform Byte access to RCC_CIR[14:8] bits to disable 
  *        the selected interrupts).
  * @param  __INTERRUPT__ specifies the RCC interrupt sources to be disabled.
  *         This parameter can be any combination of the following values:
  *            @arg RCC_IT_LSIRDY: LSI ready interrupt.
  *            @arg RCC_IT_LSERDY: LSE ready interrupt.
  *            @arg RCC_IT_HSIRDY: HSI ready interrupt.
  *            @arg RCC_IT_HSERDY: HSE ready interrupt.
  *            @arg RCC_IT_PLLRDY: Main PLL ready interrupt.
  *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt.
  */reuse of /** @brief  Enable RCC interrupt (Perform Byte access to RCC_CIR[14:8] bits to enable
  *         the selected interrupts).
  * @param  __INTERRUPT__ specifies the RCC interrupt sources to be enabled.
  *         This parameter can be any combination of the following values:
  *            @arg RCC_IT_LSIRDY: LSI ready interrupt.
  *            @arg RCC_IT_LSERDY: LSE ready interrupt.
  *            @arg RCC_IT_HSIRDY: HSI ready interrupt.
  *            @arg RCC_IT_HSERDY: HSE ready interrupt.
  *            @arg RCC_IT_PLLRDY: Main PLL ready interrupt.
  *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt.
  */reuse of /** @defgroup RCC_Flags_Interrupts_Management Flags Interrupts Management
  * @brief macros to manage the specified RCC Flags and interrupts.
  * @{
  */reuse of itsourcereuse of initializer for itsourcereuse of itflagreuse of SRreuse of initializer for itflagreuse of TIM_FLAG_CC1reuse of TIM_SR_CC1IFreuse of TIM_SR_CC1IF_Mskreuse of TIM_SR_CC1IF_Posreuse of TIM_IT_CC1reuse of TIM_DIER_CC1IEreuse of TIM_DIER_CC1IE_Mskreuse of TIM_DIER_CC1IE_Posreuse of __HAL_TIM_CLEAR_FLAG(__HANDLE__,__FLAG__)reuse of TIM_CCMR1_CC1Sreuse of TIM_CCMR1_CC1S_Mskreuse of TIM_CCMR1_CC1S_Posreuse of USE_HAL_TIM_REGISTER_CALLBACKSreuse of HAL_TIM_ACTIVE_CHANNEL_1reuse of call to HAL_TIM_IC_CaptureCallbackreuse of call to HAL_TIM_OC_DelayElapsedCallbackreuse of call to HAL_TIM_PWM_PulseFinishedCallbackreuse of HAL_TIM_ACTIVE_CHANNEL_CLEAREDreuse of TIM_FLAG_CC2reuse of TIM_SR_CC2IFreuse of TIM_SR_CC2IF_Mskreuse of TIM_SR_CC2IF_Posreuse of TIM_IT_CC2reuse of TIM_DIER_CC2IEreuse of TIM_DIER_CC2IE_Mskreuse of TIM_DIER_CC2IE_Posreuse of TIM_CCMR1_CC2Sreuse of TIM_CCMR1_CC2S_Mskreuse of TIM_CCMR1_CC2S_Posreuse of HAL_TIM_ACTIVE_CHANNEL_2reuse of TIM_FLAG_CC3reuse of TIM_SR_CC3IFreuse of TIM_SR_CC3IF_Mskreuse of TIM_SR_CC3IF_Posreuse of TIM_IT_CC3reuse of TIM_DIER_CC3IEreuse of TIM_DIER_CC3IE_Mskreuse of TIM_DIER_CC3IE_Posreuse of TIM_CCMR2_CC3Sreuse of TIM_CCMR2_CC3S_Mskreuse of TIM_CCMR2_CC3S_Posreuse of HAL_TIM_ACTIVE_CHANNEL_3reuse of TIM_FLAG_CC4reuse of TIM_SR_CC4IFreuse of TIM_SR_CC4IF_Mskreuse of TIM_SR_CC4IF_Posreuse of TIM_IT_CC4reuse of TIM_DIER_CC4IEreuse of TIM_DIER_CC4IE_Mskreuse of TIM_DIER_CC4IE_Posreuse of TIM_CCMR2_CC4Sreuse of TIM_CCMR2_CC4S_Mskreuse of TIM_CCMR2_CC4S_Posreuse of HAL_TIM_ACTIVE_CHANNEL_4reuse of TIM_FLAG_UPDATEreuse of TIM_SR_UIFreuse of TIM_SR_UIF_Mskreuse of TIM_SR_UIF_Posreuse of TIM_IT_UPDATEreuse of TIM_DIER_UIEreuse of TIM_DIER_UIE_Mskreuse of TIM_DIER_UIE_Posreuse of /** @brief  Macro to configure the MCO2 clock.
  * @param  __MCOCLKSOURCE__ specifies the MCO clock source.
  *          This parameter can be one of the following values:
  *            @arg RCC_MCO2SOURCE_SYSCLK: System clock (SYSCLK) selected as MCO2 source
  *            @arg RCC_MCO2SOURCE_PLLI2SCLK: PLLI2S clock selected as MCO2 source 
  *            @arg RCC_MCO2SOURCE_HSE: HSE clock selected as MCO2 source
  *            @arg RCC_MCO2SOURCE_PLLCLK: main PLL clock selected as MCO2 source
  * @param  __MCODIV__ specifies the MCO clock prescaler.
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1: no division applied to MCOx clock
  *            @arg RCC_MCODIV_2: division by 2 applied to MCOx clock
  *            @arg RCC_MCODIV_3: division by 3 applied to MCOx clock
  *            @arg RCC_MCODIV_4: division by 4 applied to MCOx clock
  *            @arg RCC_MCODIV_5: division by 5 applied to MCOx clock
  */reuse of /** @brief  Macro to configure the MCO1 clock.
  * @param  __MCOCLKSOURCE__ specifies the MCO clock source.
  *          This parameter can be one of the following values:
  *            @arg RCC_MCO1SOURCE_HSI: HSI clock selected as MCO1 source
  *            @arg RCC_MCO1SOURCE_LSE: LSE clock selected as MCO1 source
  *            @arg RCC_MCO1SOURCE_HSE: HSE clock selected as MCO1 source
  *            @arg RCC_MCO1SOURCE_PLLCLK: main PLL clock selected as MCO1 source
  * @param  __MCODIV__ specifies the MCO clock prescaler.
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1: no division applied to MCOx clock
  *            @arg RCC_MCODIV_2: division by 2 applied to MCOx clock
  *            @arg RCC_MCODIV_3: division by 3 applied to MCOx clock
  *            @arg RCC_MCODIV_4: division by 4 applied to MCOx clock
  *            @arg RCC_MCODIV_5: division by 5 applied to MCOx clock
  */reuse of /** @defgroup RCCEx_MCOx_Clock_Config RCC Extended MCOx Clock Config
  * @{   
  */reuse of /** @brief  Macro to get the oscillator used as PLL clock source.
  * @retval The oscillator used as PLL clock source. The returned value can be one
  *         of the following:
  *              - RCC_PLLSOURCE_HSI: HSI oscillator is used as PLL clock source.
  *              - RCC_PLLSOURCE_HSE: HSE oscillator is used as PLL clock source.
  */reuse of /**
  * @brief  Macro to configures the External Low Speed oscillator (LSE) drive capability.
  * @note   As the LSE is in the Backup domain and write access is denied to
  *         this domain after reset, you have to enable write access using
  *         HAL_PWR_EnableBkUpAccess() function before to configure the LSE
  *         (to be done once after reset).
  * @param  __RCC_LSEDRIVE__ specifies the new state of the LSE drive capability.
  *          This parameter can be one of the following values:
  *            @arg RCC_LSEDRIVE_LOW: LSE oscillator low drive capability.
  *            @arg RCC_LSEDRIVE_MEDIUMLOW: LSE oscillator medium low drive capability.
  *            @arg RCC_LSEDRIVE_MEDIUMHIGH: LSE oscillator medium high drive capability.
  *            @arg RCC_LSEDRIVE_HIGH: LSE oscillator high drive capability.
  * @retval None
  */reuse of /** @brief  Macro to get the clock source used as system clock.
  * @retval The clock source used as system clock. The returned value can be one
  *         of the following:
  *              - RCC_SYSCLKSOURCE_STATUS_HSI: HSI used as system clock.
  *              - RCC_SYSCLKSOURCE_STATUS_HSE: HSE used as system clock.
  *              - RCC_SYSCLKSOURCE_STATUS_PLLCLK: PLL used as system clock.
  */reuse of /**
  * @brief Macro to configure the system clock source.
  * @param __RCC_SYSCLKSOURCE__ specifies the system clock source.
  * This parameter can be one of the following values:
  *              - RCC_SYSCLKSOURCE_HSI: HSI oscillator is used as system clock source.
  *              - RCC_SYSCLKSOURCE_HSE: HSE oscillator is used as system clock source.
  *              - RCC_SYSCLKSOURCE_PLLCLK: PLL output is used as system clock source.
  */reuse of /** @defgroup RCC_Get_Clock_source Get Clock source
  * @{   
  */reuse of /** @brief Macros to enable or disable the PLLI2S. 
  * @note  The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.
  */reuse of /** @brief  Macro to configure the I2S clock source (I2SCLK).
  * @note   This function must be called before enabling the I2S APB clock.
  * @param  __SOURCE__ specifies the I2S clock source.
  *         This parameter can be one of the following values:
  *            @arg RCC_I2SCLKSOURCE_PLLI2S: PLLI2S clock used as I2S clock source.
  *            @arg RCC_I2SCLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin
  *                                       used as I2S clock source.
  */reuse of /** @defgroup RCC_PLL_I2S_Configuration PLL I2S Configuration
  * @{   
  */reuse of /** @brief  Macro to configure the PLL multiplication factor.
  * @note   This function must be used only when the main PLL is disabled.
  * @param  __PLLM__ specifies the division factor for PLL VCO input clock
  *         This parameter must be a number between Min_Data = 2 and Max_Data = 63.
  * @note   You have to set the PLLM parameter correctly to ensure that the VCO input
  *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
  *         of 2 MHz to limit PLL jitter.
  *      
  */reuse of /** @brief  Macro to configure the PLL clock source.
  * @note   This function must be used only when the main PLL is disabled.
  * @param  __PLLSOURCE__ specifies the PLL entry clock source.
  *         This parameter can be one of the following values:
  *            @arg RCC_PLLSOURCE_HSI: HSI oscillator clock selected as PLL clock entry
  *            @arg RCC_PLLSOURCE_HSE: HSE oscillator clock selected as PLL clock entry
  *      
  */reuse of /** @brief  Macros to enable or disable the main PLL.
  * @note   After enabling the main PLL, the application software should wait on 
  *         PLLRDY flag to be set indicating that PLL clock is stable and can
  *         be used as system clock source.
  * @note   The main PLL can not be disabled if it is used as system clock source
  * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
  */reuse of /** @defgroup RCC_PLL_Configuration PLL Configuration
  * @{   
  */reuse of /** @brief  Macros to force or release the Backup domain reset.
  * @note   This function resets the RTC peripheral (including the backup registers)
  *         and the RTC clock source selection in RCC_CSR register.
  * @note   The BKPSRAM is not affected by this reset.   
  */reuse of /**
  * @brief   Get the RTC and HSE clock divider (RTCPRE).
  * @retval Returned value can be one of the following values:
  *            @arg @ref RCC_RTCCLKSOURCE_HSE_DIVX: HSE clock divided by x selected
  *                                                 as RTC clock, where x:[2,31]
  */reuse of /** @brief Macro to get the RTC clock source.
  * @retval The clock source can be one of the following values:
  *            @arg @ref RCC_RTCCLKSOURCE_NO_CLK No clock selected as RTC clock
  *            @arg @ref RCC_RTCCLKSOURCE_LSE LSE selected as RTC clock
  *            @arg @ref RCC_RTCCLKSOURCE_LSI LSI selected as RTC clock
  *            @arg @ref RCC_RTCCLKSOURCE_HSE_DIVX HSE divided by X selected as RTC clock (X can be retrieved thanks to @ref __HAL_RCC_GET_RTC_HSE_PRESCALER()
  */reuse of /** @brief  Macros to configure the RTC clock (RTCCLK).
  * @note   As the RTC clock configuration bits are in the Backup domain and write
  *         access is denied to this domain after reset, you have to enable write
  *         access using the Power Backup Access macro before to configure
  *         the RTC clock source (to be done once after reset).    
  * @note   Once the RTC clock is configured it can't be changed unless the  
  *         Backup domain is reset using __HAL_RCC_BackupReset_RELEASE() macro, or by
  *         a Power On Reset (POR).
  * @param  __RTCCLKSource__ specifies the RTC clock source.
  *         This parameter can be one of the following values:
               @arg @ref RCC_RTCCLKSOURCE_NO_CLK:  No clock selected as RTC clock.
  *            @arg @ref RCC_RTCCLKSOURCE_LSE: LSE selected as RTC clock.
  *            @arg @ref RCC_RTCCLKSOURCE_LSI: LSI selected as RTC clock.
  *            @arg @ref RCC_RTCCLKSOURCE_HSE_DIVX: HSE clock divided by x selected
  *                                                 as RTC clock, where x:[2,31]
  * @note   If the LSE or LSI is used as RTC clock source, the RTC continues to
  *         work in STOP and STANDBY modes, and can be used as wakeup source.
  *         However, when the HSE clock is used as RTC clock source, the RTC
  *         cannot be used in STOP and STANDBY modes.    
  * @note   The maximum input clock frequency for RTC is 1MHz (when using HSE as
  *         RTC clock source).
  */reuse of /** @brief  Macros to enable or disable the RTC clock.
  * @note   These macros must be used only after the RTC clock source was selected.
  */reuse of /** @defgroup RCC_Internal_RTC_Clock_Configuration RTC Clock Configuration
  * @{   
  */reuse of /**
  * @brief  Macro to configure the External Low Speed oscillator (LSE).
  * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not supported by this macro. 
  *         User should request a transition to LSE Off first and then LSE On or LSE Bypass.  
  * @note   As the LSE is in the Backup domain and write access is denied to
  *         this domain after reset, you have to enable write access using 
  *         HAL_PWR_EnableBkUpAccess() function before to configure the LSE
  *         (to be done once after reset).  
  * @note   After enabling the LSE (RCC_LSE_ON or RCC_LSE_BYPASS), the application
  *         software should wait on LSERDY flag to be set indicating that LSE clock
  *         is stable and can be used to clock the RTC.
  * @param  __STATE__ specifies the new state of the LSE.
  *         This parameter can be one of the following values:
  *            @arg RCC_LSE_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after
  *                              6 LSE oscillator clock cycles.
  *            @arg RCC_LSE_ON: turn ON the LSE oscillator.
  *            @arg RCC_LSE_BYPASS: LSE oscillator bypassed with external clock.
  */reuse of /** @defgroup RCC_LSE_Configuration LSE Configuration
  * @{   
  */reuse of /**
  * @brief  Macro to configure the External High Speed oscillator (HSE).
  * @note   Transitions HSE Bypass to HSE On and HSE On to HSE Bypass are not
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @note   After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application
  *         software should wait on HSERDY flag to be set indicating that HSE clock
  *         is stable and can be used to clock the PLL and/or system clock.
  * @note   HSE state can not be changed if it is used directly or through the
  *         PLL as system clock. In this case, you have to select another source
  *         of the system clock then change the HSE state (ex. disable it).
  * @note   The HSE is stopped by hardware when entering STOP and STANDBY modes.
  * @note   This function reset the CSSON bit, so if the clock security system(CSS)
  *         was previously enabled you have to enable it again after calling this
  *         function.
  * @param  __STATE__ specifies the new state of the HSE.
  *         This parameter can be one of the following values:
  *            @arg RCC_HSE_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after
  *                              6 HSE oscillator clock cycles.
  *            @arg RCC_HSE_ON: turn ON the HSE oscillator.
  *            @arg RCC_HSE_BYPASS: HSE oscillator bypassed with external clock.
  */reuse of /** @defgroup RCC_HSE_Configuration HSE Configuration
  * @{   
  */reuse of /** @brief  Macros to enable or disable the Internal Low Speed oscillator (LSI).
  * @note   After enabling the LSI, the application software should wait on 
  *         LSIRDY flag to be set indicating that LSI clock is stable and can
  *         be used to clock the IWDG and/or the RTC.
  * @note   LSI can not be disabled if the IWDG is running.
  * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
  *         clock cycles. 
  */reuse of /** @defgroup RCC_LSI_Configuration LSI Configuration
  * @{   
  */reuse of /** @brief  Macro to adjust the Internal High Speed oscillator (HSI) calibration value.
  * @note   The calibration is used to compensate for the variations in voltage
  *         and temperature that influence the frequency of the internal HSI RC.
  * @param  __HSICALIBRATIONVALUE__ specifies the calibration trimming value.
  *         (default is RCC_HSICALIBRATION_DEFAULT).
  */reuse of /** @brief  Macros to enable or disable the Internal High Speed oscillator (HSI).
  * @note   The HSI is stopped by hardware when entering STOP and STANDBY modes.
  *         It is used (enabled by hardware) as system clock source after startup
  *         from Reset, wakeup from STOP and STANDBY mode, or in case of failure
  *         of the HSE used directly or indirectly as system clock (if the Clock
  *         Security System CSS is enabled).             
  * @note   HSI can not be stopped if it is used as system clock source. In this case,
  *         you have to select another source of the system clock then stop the HSI.  
  * @note   After enabling the HSI, the application software should wait on HSIRDY
  *         flag to be set indicating that HSI clock is stable and can be used as
  *         system clock source.  
  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
  *         clock cycles.  
  */reuse of /** @defgroup RCC_HSI_Configuration HSI Configuration
  * @{   
  */reuse of /** @defgroup RCC_APB2_Clock_Sleep_Enable_Disable_Status APB2 Peripheral Clock Sleep Enable Disable Status
  * @brief  Get the enable or disable status of the APB2 peripheral clock during Low Power (Sleep) mode.
  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
  *         power consumption.
  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
  * @{
  */reuse of /** @defgroup RCC_APB1_Clock_Sleep_Enable_Disable_Status APB1 Peripheral Clock Sleep Enable Disable Status
  * @brief  Get the enable or disable status of the APB1 peripheral clock during Low Power (Sleep) mode.
  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
  *         power consumption.
  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
  * @{
  */reuse of /** @defgroup RCC_AHB1_Clock_Sleep_Enable_Disable_Status AHB1 Peripheral Clock Sleep Enable Disable Status
  * @brief  Get the enable or disable status of the AHB1 peripheral clock during Low Power (Sleep) mode.
  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
  *         power consumption.
  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
  * @{
  */reuse of /** @defgroup RCC_Peripheral_Clock_Sleep_Enable_Disable RCC Peripheral Clock Sleep Enable Disable
  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
  *         power consumption.
  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
  * @{
  */reuse of /** @defgroup RCC_APB2_Force_Release_Reset APB2 Force Release Reset 
  * @brief  Force or release APB2 peripheral reset.
  * @{
  */reuse of /** @defgroup RCC_APB1_Force_Release_Reset APB1 Force Release Reset 
  * @brief  Force or release APB1 peripheral reset.
  * @{
  */reuse of /** @defgroup RCC_Peripheral_Clock_Force_Release RCC Peripheral Clock Force Release
  * @brief  Force or release AHB peripheral reset.
  * @{
  */reuse of /** @defgroup RCC_APB2_Clock_Enable_Disable_Status APB2 Peripheral Clock Enable Disable Status
  * @brief  EGet the enable or disable status of the APB2 peripheral clock.
  * @note   After reset, the peripheral clock (used for registers read/write access)
  *         is disabled and the application software has to enable this clock before
  *         using it.
  * @{
  */reuse of /** @defgroup RCC_APB1_Clock_Enable_Disable_Status APB1 Peripheral Clock Enable Disable  Status
  * @brief  Get the enable or disable status of the APB1 peripheral clock.
  * @note   After reset, the peripheral clock (used for registers read/write access)
  *         is disabled and the application software has to enable this clock before
  *         using it.
  * @{
  */reuse of /** @defgroup RCC_AHB1_Peripheral_Clock_Enable_Disable_Status AHB1 Peripheral Clock Enable Disable Status
  * @brief  Get the enable or disable status of the AHB1 peripheral clock.
  * @note   After reset, the peripheral clock (used for registers read/write access)
  *         is disabled and the application software has to enable this clock before
  *         using it.
  * @{
  */reuse of /** @defgroup RCC_APB2_Clock_Enable_Disable APB2 Peripheral Clock Enable Disable                                      
  * @brief  Enable or disable the High Speed APB (APB2) peripheral clock.
  * @note   After reset, the peripheral clock (used for registers read/write access)
  *         is disabled and the application software has to enable this clock before 
  *         using it.
  * @{
  */reuse of /** @defgroup RCC_APB1_Clock_Enable_Disable APB1 Peripheral Clock Enable Disable
  * @brief  Enable or disable the Low Speed APB (APB1) peripheral clock.
  * @note   After reset, the peripheral clock (used for registers read/write access)
  *         is disabled and the application software has to enable this clock before
  *         using it.
  * @{
  */reuse of /** @defgroup RCC_AHB1_Clock_Enable_Disable AHB1 Peripheral Clock Enable Disable
  * @brief  Enable or disable the AHB1 peripheral clock.
  * @note   After reset, the peripheral clock (used for registers read/write access)
  *         is disabled and the application software has to enable this clock before 
  *         using it.   
  * @{
  */reuse of /** @defgroup RCC_Exported_Macros RCC Exported Macros
  * @{
  */reuse of /** @defgroup RCC_LSEDrive_Configuration RCC LSE Drive configurations
  * @{
  */reuse of /* Flags in the CSR register */reuse of /* Flags in the BDCR register */reuse of /* Flags in the CR register */reuse of /** @defgroup RCC_Flag RCC Flags
  *        Elements values convention: 0XXYYYYYb
  *           - YYYYY  : Flag position in the register
  *           - 0XX  : Register index
  *                 - 01: CR register
  *                 - 10: BDCR register
  *                 - 11: CSR register
  * @{
  */reuse of /** @defgroup RCC_Interrupt RCC Interrupt 
  * @{
  */reuse of /** @defgroup RCC_MCOx_Clock_Prescaler RCC MCO1 Clock Prescaler
  * @{
  */reuse of /** @defgroup RCC_MCO2_Clock_Source RCC MCO2 Clock Source
  * @{
  */reuse of /** @defgroup RCC_MCO1_Clock_Source RCC MCO1 Clock Source
  * @{
  */reuse of /** @defgroup RCC_MCO_Index RCC MCO Index
  * @{
  */reuse of /** @defgroup RCC_RTC_Clock_Source RCC RTC Clock Source
  * @{
  */reuse of /** @defgroup RCC_APB1_APB2_Clock_Source RCC APB1/APB2 Clock Source
  * @{
  */reuse of /** @defgroup RCC_AHB_Clock_Source RCC AHB Clock Source
  * @{
  */reuse of /*!< HSE used as system clock */reuse of /*!< HSI used as system clock */reuse of /** @defgroup RCC_System_Clock_Source_Status System Clock Source Status
  * @{
  */reuse of /** @defgroup RCC_System_Clock_Source RCC System Clock Source
  * @{
  */reuse of /** @defgroup RCC_System_Clock_Type RCC System Clock Type
  * @{
  */reuse of /** @defgroup RCC_PLL_Clock_Source PLL Clock Source
  * @{
  */reuse of /** @defgroup RCC_PLLP_Clock_Divider PLLP Clock Divider
  * @{
  */reuse of /** @defgroup RCC_PLL_Config RCC PLL Config
  * @{
  */reuse of /** @defgroup RCC_LSI_Config RCC LSI Config
  * @{
  */reuse of /* Default HSI calibration trimming value */reuse of /** @defgroup RCC_HSI_Config RCC HSI Config
  * @{
  */reuse of /** @defgroup RCC_LSE_Config RCC LSE Config
  * @{
  */reuse of /** @defgroup RCC_HSE_Config RCC HSE Config
  * @{
  */reuse of /** @defgroup RCC_Oscillator_Type Oscillator Type
  * @{
  */reuse of /** @defgroup RCC_Exported_Constants RCC Exported Constants
  * @{
  */reuse of /*!< The APB2 clock (PCLK2) divider. This clock is derived from the AHB clock (HCLK).
                                       This parameter can be a value of @ref RCC_APB1_APB2_Clock_Source */reuse of /*!< The APB1 clock (PCLK1) divider. This clock is derived from the AHB clock (HCLK).
                                       This parameter can be a value of @ref RCC_APB1_APB2_Clock_Source */reuse of /*!< The AHB clock (HCLK) divider. This clock is derived from the system clock (SYSCLK).
                                       This parameter can be a value of @ref RCC_AHB_Clock_Source       */reuse of /*!< The clock source (SYSCLKS) used as system clock.
                                       This parameter can be a value of @ref RCC_System_Clock_Source    */reuse of /*!< The clock to be configured.
                                       This parameter can be a value of @ref RCC_System_Clock_Type */reuse of /**
  * @brief  RCC System, AHB and APB buses clock configuration structure definition  
  */reuse of /*!< PLL structure parameters                                                    */reuse of /*!< The new state of the LSI.
                                      This parameter can be a value of @ref RCC_LSI_Config                        */reuse of /*!< The HSI calibration trimming value (default is RCC_HSICALIBRATION_DEFAULT).
                                       This parameter must be a number between Min_Data = 0x00 and Max_Data = 0x1F */reuse of /*!< The new state of the HSI.
                                      This parameter can be a value of @ref RCC_HSI_Config                        */reuse of /*!< The new state of the LSE.
                                      This parameter can be a value of @ref RCC_LSE_Config                        */reuse of /*!< The new state of the HSE.
                                      This parameter can be a value of @ref RCC_HSE_Config                        */reuse of /*!< The oscillators to be configured.
                                      This parameter can be a value of @ref RCC_Oscillator_Type                   */reuse of /**
  * @brief  RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition  
  */reuse of /** @defgroup RCC_Exported_Types RCC Exported Types
  * @{
  */reuse of /** @addtogroup RCC
  * @{
  */reuse of /* (include on top of file since RCC structures are defined in extended file) */reuse of /* Include RCC HAL Extended module */reuse of /**
  ******************************************************************************
  * @file    stm32f7xx_hal_rcc.h
  * @author  MCD Application Team
  * @brief   Header file of RCC HAL module.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file in
  * the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  ******************************************************************************
  */reuse of #define IS_GPIO_AF(AF) (((AF) == GPIO_AF0_RTC_50Hz) || ((AF) == GPIO_AF1_TIM1) || ((AF) == GPIO_AF0_SWJ) || ((AF) == GPIO_AF0_TRACE) || ((AF) == GPIO_AF0_MCO) || ((AF) == GPIO_AF1_TIM2) || ((AF) == GPIO_AF2_TIM3) || ((AF) == GPIO_AF2_TIM4) || ((AF) == GPIO_AF2_TIM5) || ((AF) == GPIO_AF3_TIM8) || ((AF) == GPIO_AF3_TIM9) || ((AF) == GPIO_AF3_TIM10) || ((AF) == GPIO_AF3_TIM11) || ((AF) == GPIO_AF3_LPTIM1) || ((AF) == GPIO_AF3_CEC) || ((AF) == GPIO_AF4_CEC) || ((AF) == GPIO_AF4_I2C1) || ((AF) == GPIO_AF4_I2C2) || ((AF) == GPIO_AF4_I2C3) || ((AF) == GPIO_AF4_I2C4) || ((AF) == GPIO_AF5_SPI1) || ((AF) == GPIO_AF5_SPI2) || ((AF) == GPIO_AF5_SPI3) || ((AF) == GPIO_AF5_SPI4) || ((AF) == GPIO_AF5_SPI5) || ((AF) == GPIO_AF5_SPI6) || ((AF) == GPIO_AF6_SPI3) || ((AF) == GPIO_AF6_SAI1) || ((AF) == GPIO_AF7_SPI3) || ((AF) == GPIO_AF7_SPI2) || ((AF) == GPIO_AF7_USART1) || ((AF) == GPIO_AF7_USART2) || ((AF) == GPIO_AF7_USART3) || ((AF) == GPIO_AF7_UART5) || ((AF) == GPIO_AF7_SPDIFRX) || ((AF) == GPIO_AF8_SPDIFRX) || ((AF) == GPIO_AF8_SAI2) || ((AF) == GPIO_AF8_USART6) || ((AF) == GPIO_AF8_UART4) || ((AF) == GPIO_AF8_UART5) || ((AF) == GPIO_AF8_UART7) || ((AF) == GPIO_AF8_UART8) || ((AF) == GPIO_AF9_CAN1) || ((AF) == GPIO_AF9_CAN2) || ((AF) == GPIO_AF9_TIM12) || ((AF) == GPIO_AF9_TIM13) || ((AF) == GPIO_AF9_TIM14) || ((AF) == GPIO_AF9_QUADSPI) || ((AF) == GPIO_AF9_LTDC) || ((AF) == GPIO_AF10_OTG_FS) || ((AF) == GPIO_AF10_OTG_HS) || ((AF) == GPIO_AF10_SAI2) || ((AF) == GPIO_AF10_QUADSPI) || ((AF) == GPIO_AF11_ETH) || ((AF) == GPIO_AF10_SDMMC2) || ((AF) == GPIO_AF11_SDMMC2) || ((AF) == GPIO_AF11_CAN3) || ((AF) == GPIO_AF12_OTG_HS_FS) || ((AF) == GPIO_AF12_SDMMC1) || ((AF) == GPIO_AF12_FMC) || ((AF) == GPIO_AF15_EVENTOUT) || ((AF) == GPIO_AF13_DCMI) || ((AF) == GPIO_AF14_LTDC) || ((AF) == GPIO_AF13_DSI))reuse of #define IS_GPIO_PIN_AVAILABLE(__INSTANCE__,__PIN__) ((((__INSTANCE__) == GPIOA) && (((__PIN__) & (GPIOA_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOA_PIN_AVAILABLE)) == (GPIOA_PIN_AVAILABLE))) || (((__INSTANCE__) == GPIOB) && (((__PIN__) & (GPIOB_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOB_PIN_AVAILABLE)) == (GPIOB_PIN_AVAILABLE))) || (((__INSTANCE__) == GPIOC) && (((__PIN__) & (GPIOC_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOC_PIN_AVAILABLE)) == (GPIOC_PIN_AVAILABLE))) || (((__INSTANCE__) == GPIOD) && (((__PIN__) & (GPIOD_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOD_PIN_AVAILABLE)) == (GPIOD_PIN_AVAILABLE))) || (((__INSTANCE__) == GPIOE) && (((__PIN__) & (GPIOE_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOE_PIN_AVAILABLE)) == (GPIOE_PIN_AVAILABLE))) || (((__INSTANCE__) == GPIOF) && (((__PIN__) & (GPIOF_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOF_PIN_AVAILABLE)) == (GPIOF_PIN_AVAILABLE))) || (((__INSTANCE__) == GPIOG) && (((__PIN__) & (GPIOG_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOG_PIN_AVAILABLE)) == (GPIOG_PIN_AVAILABLE))) || (((__INSTANCE__) == GPIOI) && (((__PIN__) & (GPIOI_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOI_PIN_AVAILABLE)) == (GPIOI_PIN_AVAILABLE))) || (((__INSTANCE__) == GPIOJ) && (((__PIN__) & (GPIOJ_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOJ_PIN_AVAILABLE)) == (GPIOJ_PIN_AVAILABLE))) || (((__INSTANCE__) == GPIOK) && (((__PIN__) & (GPIOK_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOK_PIN_AVAILABLE)) == (GPIOK_PIN_AVAILABLE))) || (((__INSTANCE__) == GPIOH) && (((__PIN__) & (GPIOH_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOH_PIN_AVAILABLE)) == (GPIOH_PIN_AVAILABLE))))reuse of #define GPIO_GET_INDEX(__GPIOx__) (uint8_t)(((__GPIOx__) == (GPIOA))? 0U : ((__GPIOx__) == (GPIOB))? 1U : ((__GPIOx__) == (GPIOC))? 2U : ((__GPIOx__) == (GPIOD))? 3U : ((__GPIOx__) == (GPIOE))? 4U : ((__GPIOx__) == (GPIOF))? 5U : ((__GPIOx__) == (GPIOG))? 6U : ((__GPIOx__) == (GPIOH))? 7U : ((__GPIOx__) == (GPIOI))? 8U : ((__GPIOx__) == (GPIOJ))? 9U : 10U)reuse of #define GPIOK_PIN_AVAILABLE (GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7)reuse of #define GPIOH_PIN_AVAILABLE GPIO_PIN_Allreuse of #define GPIOJ_PIN_AVAILABLE GPIO_PIN_Allreuse of #define GPIOI_PIN_AVAILABLE GPIO_PIN_Allreuse of #define GPIOG_PIN_AVAILABLE GPIO_PIN_Allreuse of #define GPIOF_PIN_AVAILABLE GPIO_PIN_Allreuse of #define GPIOE_PIN_AVAILABLE GPIO_PIN_Allreuse of #define GPIOD_PIN_AVAILABLE GPIO_PIN_Allreuse of #define GPIOC_PIN_AVAILABLE GPIO_PIN_Allreuse of #define GPIOB_PIN_AVAILABLE GPIO_PIN_Allreuse of #define GPIOA_PIN_AVAILABLE GPIO_PIN_Allreuse of #define GPIO_AF15_EVENTOUT ((uint8_t)0x0FU)reuse of #define GPIO_AF14_LTDC ((uint8_t)0x0EU)reuse of #define GPIO_AF13_LTDC ((uint8_t)0x0DU)reuse of #define GPIO_AF13_DSI ((uint8_t)0x0DU)reuse of #define GPIO_AF13_DCMI ((uint8_t)0x0DU)reuse of #define GPIO_AF12_UART7 ((uint8_t)0xCU)reuse of #define GPIO_AF12_MDIOS ((uint8_t)0xCU)reuse of #define GPIO_AF12_OTG_HS_FS ((uint8_t)0xCU)reuse of #define GPIO_AF11_I2C4 ((uint8_t)0x0BU)reuse of #define GPIO_AF11_CAN3 ((uint8_t)0x0BU)reuse of #define GPIO_AF11_ETH ((uint8_t)0x0BU)reuse of #define GPIO_AF10_LTDC ((uint8_t)0x0AU)reuse of #define GPIO_AF10_DFSDM1 ((uint8_t)0x0AU)reuse of #define GPIO_AF10_SAI2 ((uint8_t)0xAU)reuse of #define GPIO_AF10_QUADSPI ((uint8_t)0xAU)reuse of #define GPIO_AF10_OTG_HS ((uint8_t)0xAU)reuse of #define GPIO_AF10_OTG_FS ((uint8_t)0xAU)reuse of #define GPIO_AF9_FMC ((uint8_t)0x09U)reuse of #define GPIO_AF9_LTDC ((uint8_t)0x09U)reuse of #define GPIO_AF9_QUADSPI ((uint8_t)0x09U)reuse of #define GPIO_AF9_TIM14 ((uint8_t)0x09U)reuse of #define GPIO_AF9_TIM13 ((uint8_t)0x09U)reuse of #define GPIO_AF9_TIM12 ((uint8_t)0x09U)reuse of #define GPIO_AF9_CAN2 ((uint8_t)0x09U)reuse of #define GPIO_AF9_CAN1 ((uint8_t)0x09U)reuse of #define GPIO_AF8_SPI6 ((uint8_t)0x08U)reuse of #define GPIO_AF8_SAI2 ((uint8_t)0x08U)reuse of #define GPIO_AF8_SPDIFRX ((uint8_t)0x08U)reuse of #define GPIO_AF8_UART8 ((uint8_t)0x08U)reuse of #define GPIO_AF8_UART7 ((uint8_t)0x08U)reuse of #define GPIO_AF8_USART6 ((uint8_t)0x08U)reuse of #define GPIO_AF8_UART5 ((uint8_t)0x08U)reuse of #define GPIO_AF8_UART4 ((uint8_t)0x08U)reuse of #define GPIO_AF7_DFSDM1 ((uint8_t)0x07U)reuse of #define GPIO_AF7_SPI6 ((uint8_t)0x07U)reuse of #define GPIO_AF7_SPI3 ((uint8_t)0x07U)reuse of #define GPIO_AF7_SPI2 ((uint8_t)0x07U)reuse of #define GPIO_AF7_SPDIFRX ((uint8_t)0x07U)reuse of #define GPIO_AF7_UART5 ((uint8_t)0x07U)reuse of #define GPIO_AF7_USART3 ((uint8_t)0x07U)reuse of #define GPIO_AF7_USART2 ((uint8_t)0x07U)reuse of #define GPIO_AF6_DFSDM1 ((uint8_t)0x06U)reuse of #define GPIO_AF6_UART4 ((uint8_t)0x06U)reuse of #define GPIO_AF6_SAI1 ((uint8_t)0x06U)reuse of #define GPIO_AF6_SPI3 ((uint8_t)0x06U)reuse of #define GPIO_AF5_SPI6 ((uint8_t)0x05U)reuse of #define GPIO_AF5_SPI5 ((uint8_t)0x05U)reuse of #define GPIO_AF5_SPI4 ((uint8_t)0x05U)reuse of #define GPIO_AF5_SPI3 ((uint8_t)0x05U)reuse of #define GPIO_AF5_SPI2 ((uint8_t)0x05U)reuse of #define GPIO_AF5_SPI1 ((uint8_t)0x05U)reuse of #define GPIO_AF4_USART1 ((uint8_t)0x04)reuse of #define GPIO_AF4_CEC ((uint8_t)0x04U)reuse of #define GPIO_AF4_I2C4 ((uint8_t)0x04U)reuse of #define GPIO_AF4_I2C3 ((uint8_t)0x04U)reuse of #define GPIO_AF4_I2C2 ((uint8_t)0x04U)reuse of #define GPIO_AF3_DFSDM1 ((uint8_t)0x03U)reuse of #define GPIO_AF3_CEC ((uint8_t)0x03U)reuse of #define GPIO_AF3_LPTIM1 ((uint8_t)0x03U)reuse of #define GPIO_AF3_TIM11 ((uint8_t)0x03U)reuse of #define GPIO_AF3_TIM10 ((uint8_t)0x03U)reuse of #define GPIO_AF3_TIM9 ((uint8_t)0x03U)reuse of #define GPIO_AF3_TIM8 ((uint8_t)0x03U)reuse of #define GPIO_AF2_TIM5 ((uint8_t)0x02U)reuse of #define GPIO_AF2_TIM4 ((uint8_t)0x02U)reuse of #define GPIO_AF2_TIM3 ((uint8_t)0x02U)reuse of #define GPIO_AF1_I2C4 ((uint8_t)0x01U)reuse of #define GPIO_AF1_UART5 ((uint8_t)0x01U)reuse of #define GPIO_AF1_TIM2 ((uint8_t)0x01U)reuse of #define GPIO_AF1_TIM1 ((uint8_t)0x01U)reuse of #define GPIO_AF0_TRACE ((uint8_t)0x00U)reuse of #define GPIO_AF0_SWJ ((uint8_t)0x00U)reuse of #define GPIO_AF0_MCO ((uint8_t)0x00U)reuse of #define GPIO_AF0_RTC_50Hz ((uint8_t)0x00U)reuse of #define __STM32F7xx_HAL_GPIO_EX_Hreuse of /* __STM32F7xx_HAL_GPIO_EX_H */reuse of /** @defgroup GPIOEx_Private_Functions GPIO Private Functions
  * @{
  */reuse of /* STM32F756xx || STM32F746xx || STM32F750xx */reuse of /** @defgroup GPIOEx_IS_Alternat_function_selection GPIO Check Alternate Function
  * @{
  */reuse of /** @defgroup GPIOEx_Get_Port_Index GPIO Get Port Index
  * @{
  */reuse of /** @defgroup GPIOEx_Private_Macros GPIO Private Macros
  * @{
  */reuse of /* Defines the available pins per GPIOs */reuse of /**
  * @brief   GPIO pin available on the platform
  */reuse of /** @defgroup GPIOEx_Private_Constants GPIO Private Constants
  * @{
  */reuse of /** @defgroup GPIOEx_Exported_Functions GPIO Exported Functions
  * @{
  */reuse of /** @defgroup GPIOEx_Exported_Macros GPIO Exported Macros
  * @{
  */reuse of /* EVENTOUT Alternate Function mapping */reuse of /**
  * @brief   AF 15 selection
  */reuse of /* RNG Alternate Function mapping */reuse of /**
  * @brief   AF 13 selection
  */reuse of /* SDMMC1 Alternate Function mapping                   */reuse of /* OTG HS configured in FS, Alternate Function mapping */reuse of /* FMC Alternate Function mapping                      */reuse of /**
  * @brief   AF 12 selection
  */reuse of /* SDMMC2 Alternate Function mapping   */reuse of /**
  * @brief   AF 11 selection
  */reuse of /* SDMMC2 Alternate Function mapping */reuse of /* SAI2 Alternate Function mapping */reuse of /* QUADSPI Alternate Function mapping */reuse of /* OTG_HS Alternate Function mapping */reuse of /* OTG_FS Alternate Function mapping */reuse of /**
  * @brief   AF 10 selection
  */reuse of /* TIM14 Alternate Function mapping   */reuse of /* TIM13 Alternate Function mapping   */reuse of /* TIM12 Alternate Function mapping   */reuse of /* CAN1 Alternate Function mapping    */reuse of /**
  * @brief   AF 9 selection
  */reuse of /* SAI2 Alternate Function mapping   */reuse of /* UART8 Alternate Function mapping  */reuse of /* UART7 Alternate Function mapping  */reuse of /* USART6 Alternate Function mapping */reuse of /* UART5 Alternate Function mapping  */reuse of /* UART4 Alternate Function mapping  */reuse of /**
  * @brief   AF 8 selection
  */reuse of /* SPI3 Alternate Function mapping       */reuse of /* SPI2 Alternate Function mapping       */reuse of /* UART5 Alternate Function mapping      */reuse of /* USART3 Alternate Function mapping     */reuse of /* USART2 Alternate Function mapping     */reuse of /* USART1 Alternate Function mapping     */reuse of /**
  * @brief   AF 7 selection
  */reuse of /* SAI1 Alternate Function mapping       */reuse of /* SPI3/I2S3 Alternate Function mapping  */reuse of /**
  * @brief   AF 6 selection
  */reuse of /* SPI5 Alternate Function mapping        */reuse of /* SPI4 Alternate Function mapping        */reuse of /* SPI3/I2S3 Alternate Function mapping   */reuse of /* SPI2/I2S2 Alternate Function mapping   */reuse of /* SPI1 Alternate Function mapping        */reuse of /**
  * @brief   AF 5 selection
  */reuse of /* I2C3 Alternate Function mapping */reuse of /* I2C2 Alternate Function mapping */reuse of /* I2C1 Alternate Function mapping */reuse of /**
  * @brief   AF 4 selection
  */reuse of /* LPTIM1 Alternate Function mapping */reuse of /* TIM11 Alternate Function mapping */reuse of /* TIM10 Alternate Function mapping */reuse of /* TIM9 Alternate Function mapping  */reuse of /* TIM8 Alternate Function mapping  */reuse of /**
  * @brief   AF 3 selection
  */reuse of /* TIM5 Alternate Function mapping */reuse of /* TIM4 Alternate Function mapping */reuse of /* TIM3 Alternate Function mapping */reuse of /**
  * @brief   AF 2 selection
  */reuse of /* TIM2 Alternate Function mapping */reuse of /* TIM1 Alternate Function mapping */reuse of /**
  * @brief   AF 1 selection
  */reuse of /* TRACE Alternate Function mapping                          */reuse of /* SWJ (SWD and JTAG) Alternate Function mapping             */reuse of /* MCO (MCO1 and MCO2) Alternate Function mapping            */reuse of /* RTC_50Hz Alternate Function mapping                       */reuse of /**
 * @brief   AF 0 selection
 */reuse of /*---------------------------- STM32F72xxx/STM32F73xxx -----------------------*/reuse of /* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */reuse of /* LCD-TFT Alternate Function mapping */reuse of /**
  * @brief   AF 14 selection
  */reuse of /* LTDC Alternate Function mapping */reuse of /* DSI Alternate Function mapping  */reuse of /* DCMI Alternate Function mapping */reuse of /* UART7 Alternate Function mapping                     */reuse of /* SDMMC1 Alternate Function mapping                    */reuse of /* I2C4 Alternate Function mapping     */reuse of /* CAN3 Alternate Function mapping     */reuse of /* ETHERNET Alternate Function mapping */reuse of /* DFSDM1 Alternate Function mapping  */reuse of /* FMC Alternate Function mapping     */reuse of /* CAN2 Alternate Function mapping    */reuse of /* SPI6 Alternate Function mapping   */reuse of /* SPIDIF-RX Alternate Function mapping */reuse of /* DFSDM1 Alternate Function mapping      */reuse of /* SPI6 Alternate Function mapping       */reuse of /* SPDIF-RX Alternate Function mapping   */reuse of /* DFSDM1 Alternate Function mapping     */reuse of /* UART4 Alternate Function mapping     */reuse of /* SPI6 Alternate Function mapping        */reuse of /* USART1 Alternate Function mapping */reuse of /* CEC Alternate Function mapping */reuse of /* I2C4 Alternate Function mapping */reuse of /* DFSDM1 Alternate Function mapping */reuse of /* I2C4 Alternate Function mapping  */reuse of /* UART5 Alternate Function mapping */reuse of /**
  * @brief   AF 0 selection
  */reuse of /*--------------- STM32F74xxx/STM32F75xxx/STM32F76xxx/STM32F77xxx -------------*/reuse of /** @defgroup GPIO_Alternate_function_selection GPIO Alternate Function Selection
  * @{
  */reuse of /** @defgroup GPIOEx_Exported_Constants GPIO Exported Constants
  * @{
  */reuse of /** @defgroup GPIOEx GPIOEx
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    stm32f7xx_hal_gpio_ex.h
  * @author  MCD Application Team
  * @brief   Header file of GPIO HAL Extension module.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of HAL_GPIO_EXTI_Callbackreuse of GPIO_Pinreuse of HAL_GPIO_EXTI_IRQHandlerreuse of HAL_GPIO_LockPinreuse of GPIOxreuse of GPIO_Initreuse of #define __HAL_HRTIM_GetClockPrescaler __HAL_HRTIM_GETCLOCKPRESCALERreuse of #define __HAL_HRTIM_SetClockPrescaler __HAL_HRTIM_SETCLOCKPRESCALERreuse of #define __HAL_HRTIM_GetPeriod __HAL_HRTIM_GETPERIODreuse of #define __HAL_HRTIM_SetPeriod __HAL_HRTIM_SETPERIODreuse of #define __HAL_HRTIM_GetCounter __HAL_HRTIM_GETCOUNTERreuse of #define __HAL_HRTIM_SetCounter __HAL_HRTIM_SETCOUNTERreuse of #define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7reuse of #define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7reuse of #define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7reuse of #define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_DEEV7reuse of #define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6reuse of #define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6reuse of #define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6reuse of #define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_EEV6reuse of #define HRTIM_TIMDELAYEDPROTECTION_DISABLED HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLEDreuse of #define GPIO_AF6_DFSDM GPIO_AF6_DFSDM1reuse of #define GPIO_SPEED_FAST GPIO_SPEED_FREQ_HIGHreuse of #define GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_MEDIUMreuse of #define GPIO_SPEED_LOW GPIO_SPEED_FREQ_LOWreuse of #define GPIO_AF2_LPTIM GPIO_AF2_LPTIM1reuse of #define GPIO_AF1_LPTIM GPIO_AF1_LPTIM1reuse of #define GPIO_AF0_LPTIM GPIO_AF0_LPTIM1reuse of #define GPIO_AF12_SDMMC GPIO_AF12_SDMMC1reuse of #define GPIO_AF12_SDIO GPIO_AF12_SDMMC1reuse of #define GET_GPIO_INDEX GPIO_GET_INDEXreuse of #define GET_GPIO_SOURCE GPIO_GET_INDEXreuse of #define FSMC_NORSRAM_EXTENDED_TYPEDEF FSMC_NORSRAM_EXTENDED_TypeDefreuse of #define FSMC_NORSRAM_TYPEDEF FSMC_NORSRAM_TypeDefreuse of #define FMC_NAND_PCC_MEM_BUS_WIDTH_16 FMC_NAND_MEM_BUS_WIDTH_16reuse of #define FMC_NAND_PCC_MEM_BUS_WIDTH_8 FMC_NAND_MEM_BUS_WIDTH_8reuse of #define FMC_NAND_PCC_WAIT_FEATURE_ENABLE FMC_NAND_WAIT_FEATURE_ENABLEreuse of #define FMC_NAND_PCC_WAIT_FEATURE_DISABLE FMC_NAND_WAIT_FEATURE_DISABLEreuse of #define HAL_SYSCFG_FASTMODEPLUS_I2C3 I2C_FASTMODEPLUS_I2C3reuse of #define HAL_SYSCFG_FASTMODEPLUS_I2C2 I2C_FASTMODEPLUS_I2C2reuse of #define HAL_SYSCFG_FASTMODEPLUS_I2C1 I2C_FASTMODEPLUS_I2C1reuse of #define HAL_SYSCFG_FASTMODEPLUS_I2C_PB9 I2C_FASTMODEPLUS_PB9reuse of #define HAL_SYSCFG_FASTMODEPLUS_I2C_PB8 I2C_FASTMODEPLUS_PB8reuse of #define HAL_SYSCFG_FASTMODEPLUS_I2C_PB7 I2C_FASTMODEPLUS_PB7reuse of #define HAL_SYSCFG_FASTMODEPLUS_I2C_PB6 I2C_FASTMODEPLUS_PB6reuse of #define HAL_SYSCFG_FASTMODEPLUS_I2C_PA10 I2C_FASTMODEPLUS_PA10reuse of #define HAL_SYSCFG_FASTMODEPLUS_I2C_PA9 I2C_FASTMODEPLUS_PA9reuse of #define OB_BOOT_ENTRY_FORCED_FLASH OB_BOOT_LOCK_ENABLEreuse of #define OB_BOOT_ENTRY_FORCED_NONE OB_BOOT_LOCK_DISABLEreuse of #define OB_RDP_LEVEL2 OB_RDP_LEVEL_2reuse of #define OB_RDP_LEVEL1 OB_RDP_LEVEL_1reuse of #define OB_RDP_LEVEL0 OB_RDP_LEVEL_0reuse of #define IS_OB_SDADC12_VDD_MONITOR IS_OB_SDACD_VDD_MONITORreuse of #define OB_RAM_PARITY_CHECK_RESET OB_SRAM_PARITY_RESETreuse of #define OB_RAM_PARITY_CHECK_SET OB_SRAM_PARITY_SETreuse of #define OB_SDADC12_VDD_MONITOR_RESET OB_SDACD_VDD_MONITOR_RESETreuse of #define OB_SDADC12_VDD_MONITOR_SET OB_SDACD_VDD_MONITOR_SETreuse of #define OB_WDG_HW OB_IWDG_HWreuse of #define OB_WDG_SW OB_IWDG_SWreuse of #define FLASH_ERROR_ERS HAL_FLASH_ERROR_ERSreuse of #define FLASH_ERROR_OPERATION HAL_FLASH_ERROR_OPERATIONreuse of #define FLASH_ERROR_NOTZERO HAL_FLASH_ERROR_NOTZEROreuse of #define FLASH_ERROR_FWWERR HAL_FLASH_ERROR_FWWERRreuse of #define FLASH_ERROR_FAST HAL_FLASH_ERROR_FASTreuse of #define FLASH_ERROR_MIS HAL_FLASH_ERROR_MISreuse of #define FLASH_ERROR_PGS HAL_FLASH_ERROR_PGSreuse of #define FLASH_ERROR_SIZ HAL_FLASH_ERROR_SIZEreuse of #define FLASH_ERROR_SIZE HAL_FLASH_ERROR_SIZEreuse of #define FLASH_ERROR_PGA HAL_FLASH_ERROR_PGAreuse of #define FLASH_ERROR_OP HAL_FLASH_ERROR_OPERATIONreuse of #define FLASH_ERROR_PROG HAL_FLASH_ERROR_PROGreuse of #define FLASH_ERROR_OPTVUSR HAL_FLASH_ERROR_OPTVUSRreuse of #define FLASH_ERROR_OPTV HAL_FLASH_ERROR_OPTVreuse of #define FLASH_ERROR_WRP HAL_FLASH_ERROR_WRPreuse of #define FLASH_ERROR_PGP HAL_FLASH_ERROR_PGSreuse of #define FLASH_ERROR_PG HAL_FLASH_ERROR_PROGreuse of #define FLASH_ERROR_RD HAL_FLASH_ERROR_RDreuse of #define FLASH_ERROR_NONE HAL_FLASH_ERROR_NONEreuse of #define IWDG_STOP_ACTIVE OB_IWDG_STOP_RUNreuse of #define IWDG_STOP_FREEZE OB_IWDG_STOP_FREEZEreuse of #define IWDG_STDBY_ACTIVE OB_IWDG_STDBY_RUNreuse of #define IWDG_STDBY_FREEZE OB_IWDG_STDBY_FREEZEreuse of #define WRPAREA_BANK2_AREAB OB_WRPAREA_BANK2_AREABreuse of #define WRPAREA_BANK2_AREAA OB_WRPAREA_BANK2_AREAAreuse of #define WRPAREA_BANK1_AREAB OB_WRPAREA_BANK1_AREABreuse of #define WRPAREA_BANK1_AREAA OB_WRPAREA_BANK1_AREAAreuse of #define TYPEPROGRAM_FAST_AND_LAST FLASH_TYPEPROGRAM_FAST_AND_LASTreuse of #define TYPEPROGRAM_FAST FLASH_TYPEPROGRAM_FASTreuse of #define VOLTAGE_RANGE_4 FLASH_VOLTAGE_RANGE_4reuse of #define VOLTAGE_RANGE_3 FLASH_VOLTAGE_RANGE_3reuse of #define VOLTAGE_RANGE_2 FLASH_VOLTAGE_RANGE_2reuse of #define VOLTAGE_RANGE_1 FLASH_VOLTAGE_RANGE_1reuse of #define TYPEPROGRAM_FASTWORD FLASH_TYPEPROGRAM_WORDreuse of #define TYPEPROGRAM_FASTHALFWORD FLASH_TYPEPROGRAM_HALFWORDreuse of #define TYPEPROGRAM_FASTBYTE FLASH_TYPEPROGRAM_BYTEreuse of #define PAGESIZE FLASH_PAGE_SIZEreuse of #define TYPEPROGRAMDATA_FASTWORD FLASH_TYPEPROGRAMDATA_FASTWORDreuse of #define TYPEPROGRAMDATA_FASTHALFWORD FLASH_TYPEPROGRAMDATA_FASTHALFWORDreuse of #define TYPEPROGRAMDATA_FASTBYTE FLASH_TYPEPROGRAMDATA_FASTBYTEreuse of #define TYPEPROGRAMDATA_WORD FLASH_TYPEPROGRAMDATA_WORDreuse of #define TYPEPROGRAMDATA_HALFWORD FLASH_TYPEPROGRAMDATA_HALFWORDreuse of #define TYPEPROGRAMDATA_BYTE FLASH_TYPEPROGRAMDATA_BYTEreuse of #define TYPEERASEDATA_WORD FLASH_TYPEERASEDATA_WORDreuse of #define TYPEERASEDATA_HALFWORD FLASH_TYPEERASEDATA_HALFWORDreuse of #define TYPEERASEDATA_BYTE FLASH_TYPEERASEDATA_BYTEreuse of #define PCROPSTATE_ENABLE OB_PCROP_STATE_ENABLEreuse of #define PCROPSTATE_DISABLE OB_PCROP_STATE_DISABLEreuse of #define OBEX_BOOTCONFIG OPTIONBYTE_BOOTCONFIGreuse of #define OBEX_PCROP OPTIONBYTE_PCROPreuse of #define HAL_FLASH_TIMEOUT_VALUE FLASH_TIMEOUT_VALUEreuse of #define WRPSTATE_ENABLE OB_WRPSTATE_ENABLEreuse of #define WRPSTATE_DISABLE OB_WRPSTATE_DISABLEreuse of #define TYPEERASE_MASSERASE FLASH_TYPEERASE_MASSERASEreuse of #define TYPEERASE_PAGEERASE FLASH_TYPEERASE_PAGESreuse of #define TYPEERASE_PAGES FLASH_TYPEERASE_PAGESreuse of #define TYPEERASE_SECTORS FLASH_TYPEERASE_SECTORSreuse of #define TYPEPROGRAM_DOUBLEWORD FLASH_TYPEPROGRAM_DOUBLEWORDreuse of #define TYPEPROGRAM_WORD FLASH_TYPEPROGRAM_WORDreuse of #define TYPEPROGRAM_HALFWORD FLASH_TYPEPROGRAM_HALFWORDreuse of #define TYPEPROGRAM_BYTE FLASH_TYPEPROGRAM_BYTEreuse of #define __HAL_REMAPDMA_CHANNEL_DISABLE __HAL_DMA_REMAP_CHANNEL_DISABLEreuse of #define __HAL_REMAPDMA_CHANNEL_ENABLE __HAL_DMA_REMAP_CHANNEL_ENABLEreuse of #define IS_HAL_REMAPDMA IS_DMA_REMAPreuse of #define HAL_REMAPDMA_TIM3_DMA_CH6 DMA_REMAP_TIM3_DMA_CH6reuse of #define HAL_REMAPDMA_TIM2_DMA_CH7 DMA_REMAP_TIM2_DMA_CH7reuse of #define HAL_REMAPDMA_TIM1_DMA_CH6 DMA_REMAP_TIM1_DMA_CH6reuse of #define HAL_REMAPDMA_I2C1_DMA_CH76 DMA_REMAP_I2C1_DMA_CH76reuse of #define HAL_REMAPDMA_USART2_DMA_CH67 DMA_REMAP_USART2_DMA_CH67reuse of #define HAL_REMAPDMA_SPI2_DMA_CH67 DMA_REMAP_SPI2_DMA_CH67reuse of #define HAL_REMAPDMA_TIM17_DMA_CH7 DMA_REMAP_TIM17_DMA_CH7reuse of #define HAL_REMAPDMA_TIM16_DMA_CH6 DMA_REMAP_TIM16_DMA_CH6reuse of #define HAL_REMAPDMA_USART3_DMA_CH32 DMA_REMAP_USART3_DMA_CH32reuse of #define HAL_REMAPDMA_TIM17_DMA_CH2 DMA_REMAP_TIM17_DMA_CH2reuse of #define HAL_REMAPDMA_TIM16_DMA_CH4 DMA_REMAP_TIM16_DMA_CH4reuse of #define HAL_REMAPDMA_USART1_RX_DMA_CH5 DMA_REMAP_USART1_RX_DMA_CH5reuse of #define HAL_REMAPDMA_USART1_TX_DMA_CH4 DMA_REMAP_USART1_TX_DMA_CH4reuse of #define HAL_REMAPDMA_ADC_DMA_CH2 DMA_REMAP_ADC_DMA_CH2reuse of #define DAC_WAVEGENERATION_TRIANGLE DAC_WAVE_TRIANGLEreuse of #define DAC_WAVEGENERATION_NOISE DAC_WAVE_NOISEreuse of #define DAC_WAVEGENERATION_NONE DAC_WAVE_NONEreuse of #define DAC_WAVE_TRIANGLE DAC_CR_WAVE1_1reuse of #define DAC_WAVE_NOISE DAC_CR_WAVE1_0reuse of #define DAC_WAVE_NONE 0x00000000Ureuse of #define DAC2_CHANNEL_1 DAC_CHANNEL_1reuse of #define DAC1_CHANNEL_2 DAC_CHANNEL_2reuse of #define DAC1_CHANNEL_1 DAC_CHANNEL_1reuse of #define CRC_OUTPUTDATA_INVERSION_ENABLED CRC_OUTPUTDATA_INVERSION_ENABLEreuse of #define CRC_OUTPUTDATA_INVERSION_DISABLED CRC_OUTPUTDATA_INVERSION_DISABLEreuse of #define HAL_CRC_Output_Data_Reverse HAL_CRCEx_Output_Data_Reversereuse of #define HAL_CRC_Input_Data_Reverse HAL_CRCEx_Input_Data_Reversereuse of #define __HAL_CORTEX_SYSTICKCLK_CONFIG HAL_SYSTICK_CLKSourceConfigreuse of #define COMP_OUTPUT_COMP6TIM2OCREFCLR COMP_OUTPUT_COMP6_TIM2OCREFCLRreuse of #define COMP_EXTI_LINE_COMP7_EVENT COMP_EXTI_LINE_COMP7reuse of #define COMP_EXTI_LINE_COMP6_EVENT COMP_EXTI_LINE_COMP6reuse of #define COMP_EXTI_LINE_COMP5_EVENT COMP_EXTI_LINE_COMP5reuse of #define COMP_EXTI_LINE_COMP4_EVENT COMP_EXTI_LINE_COMP4reuse of #define COMP_EXTI_LINE_COMP3_EVENT COMP_EXTI_LINE_COMP3reuse of #define COMP_EXTI_LINE_COMP2_EVENT COMP_EXTI_LINE_COMP2reuse of #define COMP_EXTI_LINE_COMP1_EVENT COMP_EXTI_LINE_COMP1reuse of #define COMP_WINDOWMODE_ENABLED COMP_WINDOWMODE_ENABLEreuse of #define COMP_WINDOWMODE_DISABLED COMP_WINDOWMODE_DISABLEreuse of #define __HAL_CEC_GET_IT __HAL_CEC_GET_FLAGreuse of #define HAL_ADC_STATE_AWD HAL_ADC_STATE_AWD1reuse of #define HAL_ADC_STATE_BUSY HAL_ADC_STATE_BUSY_INTERNALreuse of #define HAL_ADC_STATE_ERROR HAL_ADC_STATE_ERROR_INTERNALreuse of #define HAL_ADC_STATE_EOC_INJ HAL_ADC_STATE_INJ_EOCreuse of #define HAL_ADC_STATE_EOC_REG HAL_ADC_STATE_REG_EOCreuse of #define HAL_ADC_STATE_BUSY_INJ HAL_ADC_STATE_INJ_BUSYreuse of #define HAL_ADC_STATE_BUSY_REG HAL_ADC_STATE_REG_BUSYreuse of #define ADC_SAMPLETIME_2CYCLE_5 ADC_SAMPLETIME_2CYCLES_5reuse of #define ADC_EXTERNALTRIG_EDGE_RISINGFALLING ADC_EXTERNALTRIGCONVEDGE_RISINGFALLINGreuse of #define ADC_EXTERNALTRIG_EDGE_FALLING ADC_EXTERNALTRIGCONVEDGE_FALLINGreuse of #define ADC_EXTERNALTRIG_EDGE_RISING ADC_EXTERNALTRIGCONVEDGE_RISINGreuse of #define ADC_EXTERNALTRIG_EDGE_NONE ADC_EXTERNALTRIGCONVEDGE_NONEreuse of #define ADC_CLOCK_ASYNC ADC_CLOCK_ASYNC_DIV1reuse of #define ADC_EXTERNALTRIG7_EXT_IT11 ADC_EXTERNALTRIGCONV_EXT_IT11reuse of #define ADC_EXTERNALTRIG4_T22_TRGO ADC_EXTERNALTRIGCONV_T22_TRGOreuse of #define ADC_EXTERNALTRIG3_T2_CC4 ADC_EXTERNALTRIGCONV_T2_CC4reuse of #define ADC_EXTERNALTRIG2_T2_TRGO ADC_EXTERNALTRIGCONV_T2_TRGOreuse of #define ADC_EXTERNALTRIG1_T21_CC2 ADC_EXTERNALTRIGCONV_T21_CC2reuse of #define ADC_EXTERNALTRIG0_T6_TRGO ADC_EXTERNALTRIGCONV_T6_TRGOreuse of #define ADC_CLOCKPRESCALER_PCLK_DIV8 ADC_CLOCK_SYNC_PCLK_DIV8reuse of #define ADC_CLOCKPRESCALER_PCLK_DIV6 ADC_CLOCK_SYNC_PCLK_DIV6reuse of #define ADC_CLOCKPRESCALER_PCLK_DIV2 ADC_CLOCK_SYNC_PCLK_DIV2reuse of #define ADC_CLOCKPRESCALER_PCLK_DIV1 ADC_CLOCK_SYNC_PCLK_DIV1reuse of #define SYSCFG_FLAG_VREF_ADC ADC_FLAG_VREFINTreuse of #define SYSCFG_FLAG_SENSOR_ADC ADC_FLAG_SENSORreuse of #define INJECTED_CHANNELS ADC_INJECTED_CHANNELSreuse of #define REGULAR_CHANNELS ADC_REGULAR_CHANNELSreuse of #define ALL_CHANNELS ADC_ALL_CHANNELSreuse of #define JQOVF_EVENT ADC_JQOVF_EVENTreuse of #define OVR_EVENT ADC_OVR_EVENTreuse of #define AWD3_EVENT ADC_AWD3_EVENTreuse of #define AWD2_EVENT ADC_AWD2_EVENTreuse of #define AWD1_EVENT ADC_AWD1_EVENTreuse of #define AWD_EVENT ADC_AWD_EVENTreuse of #define REGULAR_INJECTED_GROUP ADC_REGULAR_INJECTED_GROUPreuse of #define INJECTED_GROUP ADC_INJECTED_GROUPreuse of #define REGULAR_GROUP ADC_REGULAR_GROUPreuse of #define EOC_SINGLE_SEQ_CONV ADC_EOC_SINGLE_SEQ_CONVreuse of #define EOC_SEQ_CONV ADC_EOC_SEQ_CONVreuse of #define EOC_SINGLE_CONV ADC_EOC_SINGLE_CONVreuse of #define OVR_DATA_PRESERVED ADC_OVR_DATA_PRESERVEDreuse of #define OVR_DATA_OVERWRITTEN ADC_OVR_DATA_OVERWRITTENreuse of #define ADC_RESOLUTION6b ADC_RESOLUTION_6Breuse of #define ADC_RESOLUTION8b ADC_RESOLUTION_8Breuse of #define ADC_RESOLUTION10b ADC_RESOLUTION_10Breuse of #define ADC_RESOLUTION12b ADC_RESOLUTION_12Breuse of #define AES_CLEARFLAG_WRERR CRYP_CLEARFLAG_WRERRreuse of #define AES_CLEARFLAG_RDERR CRYP_CLEARFLAG_RDERRreuse of #define AES_CLEARFLAG_CCF CRYP_CLEARFLAG_CCFreuse of #define AES_FLAG_WRERR CRYP_FLAG_WRERRreuse of #define AES_FLAG_RDERR CRYP_FLAG_RDERRreuse of #define STM32_HAL_LEGACYreuse of /* STM32_HAL_LEGACY */reuse of /** @defgroup HAL_PPP_Aliased_Macros HAL PPP Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_Generic_Aliased_Macros HAL Generic Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /* STM32L4 || STM32F4 || STM32F7 */reuse of /** @defgroup HAL_QSPI_Aliased_Macros HAL QSPI Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_HRTIM_Aliased_Functions HAL HRTIM Aliased Functions maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_SPDIFRX_Aliased_Macros HAL SPDIFRX Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_SAI_Aliased_Macros HAL SAI Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_LTDC_Aliased_Macros HAL LTDC Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_ETH_Aliased_Macros HAL ETH Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_TIM_Aliased_Macros HAL TIM Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_USB_Aliased_Macros HAL USB Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /* STM32F0 || STM32F3 || STM32F7 */reuse of /** @defgroup HAL_USART_Aliased_Macros HAL USART Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_UART_Aliased_Macros HAL UART Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_SPI_Aliased_Macros HAL SPI Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_SMBUS_Aliased_Macros HAL SMBUS Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_SMARTCARD_Aliased_Macros HAL SMARTCARD Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /* alias CMSIS for compatibilities */reuse of /* alias CMSIS */reuse of /** @defgroup HAL_SD_Aliased_Macros HAL SD/MMC Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /* STM32F1 */reuse of /** @defgroup HAL_RTC_Aliased_Macros HAL RTC Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_RNG_Aliased_Macros HAL RNG Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /* STM32L1 */reuse of /* alias define maintained for legacy */reuse of /* Not available on the STM32H7*/reuse of /* __HAL_RCC_QUADSPI_CLK_ENABLE */reuse of /** @defgroup HAL_RCC_Aliased HAL RCC Aliased maintained for legacy purpose
  * @{
  */reuse of /* STM32F4 */reuse of /** @defgroup HAL_PWR_Aliased_Macros HAL PWR Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_OPAMP_Aliased_Macros HAL OPAMP Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_LPTIM_Aliased_Macros HAL LPTIM Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_IWDG_Aliased_Macros HAL IWDG Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_IRDA_Aliased_Macros HAL IRDA Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_I2S_Aliased_Macros HAL I2S Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_I2C_Aliased_Macros HAL I2C Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_FLASH_Aliased_Macros HAL FLASH Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_DAC_Aliased_Macros HAL DAC Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /* Function considered as legacy as EXTI event or IT configuration is 
                                                  done into HAL_COMP_Init() */reuse of /** @defgroup HAL_COMP_Aliased_Functions HAL COMP Aliased Functions maintained for legacy purpose
  * @{
  */reuse of /*       argument.                                                            */reuse of /*       This macro is replaced by __HAL_COMP_IS_LOCKED with only HAL handle  */reuse of /*       is COMP_FLAG_LOCK.                                                   */reuse of /* Note: On these STM32 families, the only argument of this macro             */reuse of /** @defgroup HAL_COMP_Aliased_Macros HAL COMP Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_DBGMCU_Aliased_Macros HAL DBGMCU Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_ADC_Aliased_Macros HAL ADC Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_Aliased_Macros HAL Generic Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_AES_Aliased_Macros HAL CRYP Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /* Exported macros ------------------------------------------------------------*/reuse of /** @defgroup HAL_PPP_Aliased_Functions HAL PPP Aliased Functions maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_LTDC_Aliased_Functions HAL LTDC Aliased Functions maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_UART_Aliased_Functions HAL UART Aliased Functions maintained for legacy purpose
  * @{
  */reuse of /* STM32H7 || STM32G0 || STM32F0 || STM32F1 || STM32F2 || STM32F3 || STM32F4 || STM32F7 || STM32L0 */reuse of /** @defgroup HAL_TIM_Aliased_Functions HAL TIM Aliased Functions maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_SPI_Aliased_Functions HAL SPI Aliased Functions maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_SMBUS_Aliased_Functions HAL SMBUS Aliased Functions maintained for legacy purpose
  * @{
  */reuse of /* STM32H5 || STM32WBA || STM32H7RS */reuse of /** @defgroup HAL_RTC_Aliased_Functions HAL RTC Aliased Functions maintained for legacy purpose
  * @{
  */reuse of /**
  * @}
 */reuse of /** @defgroup HAL_PWR_Aliased HAL PWR Aliased maintained for legacy purpose
  * @{
  */reuse of /* STM32H7 || STM32WB  || STM32G0 || STM32F4 || STM32F7 || STM32L0 || STM32L4 || STM32L5 || STM32G4 || STM32L1 */reuse of /* STM32H7 || STM32WB  || STM32G0 || STM32F0 || STM32F1 || STM32F2 || STM32F3 || STM32F4 || STM32F7 || STM32L0 ||
          STM32L4 || STM32L5 || STM32G4 || STM32L1 */reuse of /** @defgroup HAL_I2C_Aliased_Functions HAL I2C Aliased Functions maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_FLASH_Aliased_Functions HAL FLASH Aliased Functions maintained for legacy purpose
  * @{
  */reuse of /* STM32H7A3xx || STM32H7B3xx || STM32H7B0xx || STM32H7A3xxQ || STM32H7B3xxQ  || STM32H7B0xxQ */reuse of /** @defgroup HAL_Aliased_Functions HAL Generic Aliased Functions maintained for legacy purpose
  * @{
  */reuse of /* STM32L4 || STM32L5 || STM32F2 || STM32F4 || STM32F7 || STM32H7 */reuse of /*HASH Algorithm Selection*/reuse of /** @defgroup HAL_HASH_Aliased_Functions HAL HASH Aliased Functions maintained for legacy purpose
  * @{
  */reuse of /* STM32F2 */reuse of /**
  *
  * @}
  */reuse of /*!< Redirection for compatibility with legacy code */reuse of /** @defgroup HASH_alias HASH API alias
  * @{
  */reuse of /** @defgroup HAL_DCACHE_Aliased_Functions HAL DCACHE Aliased Functions maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_CRYP_Aliased_Functions HAL CRYP Aliased Functions maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_PPP_Aliased_Defines HAL PPP Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /* STM32L4 ||  STM32F7 ||  STM32F4 ||  STM32H7 || STM32U5 */reuse of /*!< Aliased to HAL_DMA2D_CLUTLoading_Abort
                                                                        for compatibility with legacy code */reuse of /** @defgroup DMA2D_Aliases DMA2D API Aliases
  * @{
  */reuse of /* STM32L4 ||  STM32F7 ||  STM32F4 ||  STM32H7 */reuse of /** @defgroup HAL_DMA2D_Aliased_Defines HAL DMA2D Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_DCMI_Aliased_Defines HAL DCMI Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /* Transmit Packet Configuration structure definition */reuse of /* MAC MII receive protocol engine active */reuse of /* MAC small FIFO read / write controllers active */reuse of /* MAC small FIFO write controller active */reuse of /* MAC small FIFO read controller active */reuse of /* MAC small FIFO read / write controllers not active */reuse of /* Rx FIFO write controller active */reuse of /* Rx FIFO read controller Flushing the frame data and 
                                                              status */reuse of /* Rx FIFO read controller Reading frame status 
                                                             (or time-stamp) */reuse of /* Rx FIFO read controller Reading frame data */reuse of /* Rx FIFO read controller IDLE state */reuse of /* Rx FIFO fill level: full */reuse of /* Rx FIFO fill level: fill-level above flow-control 
                                                              activate threshold */reuse of /* Rx FIFO fill level: fill-level below flow-control 
                                                              de-activate threshold */reuse of /* Rx FIFO fill level: empty */reuse of /* MAC MII transmit engine active */reuse of /* MAC transmit frame controller: Transferring input 
                                                                      frame for transmission */reuse of /* MAC transmit frame controller: Generating and 
                                                             transmitting a Pause control frame (in full duplex mode) */reuse of /* MAC transmit frame controller: Waiting for Status 
                                                                   of previous frame or IFG/backoff period to be over */reuse of /* MAC transmit frame controller: Idle */reuse of /* MAC transmitter in pause */reuse of /* Tx FIFO read status: Writing the received TxStatus
                                                                      or flushing the TxFIFO */reuse of /* Tx FIFO read status: Waiting for TxStatus from 
                                                                      MAC transmitter */reuse of /* Tx FIFO read status: Read (transferring data to 
                                                                      the MAC transmitter) */reuse of /* Tx FIFO read status: Idle */reuse of /* Tx FIFO write active */reuse of /* Tx FIFO not empty */reuse of /* Tx FIFO full */reuse of /** @defgroup HAL_ETH_Aliased_Defines HAL ETH Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_CAN_Aliased_Defines HAL CAN Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_WWDG_Aliased_Defines HAL WWDG Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_USART_Aliased_Defines HAL USART Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_UART_Aliased_Defines HAL UART Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_TSC_Aliased_Defines HAL TSC Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_TIM_Aliased_Defines HAL TIM Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_SPI_Aliased_Defines HAL SPI Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_SMBUS_Aliased_Defines HAL SMBUS Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_SMARTCARD_Aliased_Defines HAL SMARTCARD Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /* STM32F7 || STM32H7 || STM32L0 */reuse of /* STM32WBA */reuse of /* STM32H5 || STM32H7RS */reuse of /** @defgroup HAL_RTC_Aliased_Defines HAL RTC Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /* Compact Flash-ATA commands */reuse of /* Compact Flash-ATA registers description */reuse of /** @defgroup HAL_PCCARD_Aliased_Defines HAL PCCARD Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_I2S_Aliased_Defines HAL I2S Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_OPAMP_Aliased_Defines HAL OPAMP Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_NOR_Aliased_Defines HAL NOR Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_NAND_Aliased_Defines HAL NAND Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_LPTIM_Aliased_Defines HAL LPTIM Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /* They need to be renamed also to the right name, just in case */reuse of /* The following 3 definition have also been present in a temporary version of lptim.h */reuse of /** @defgroup HAL_IWDG_Aliased_Defines HAL IWDG Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_IRDA_Aliased_Defines HAL IRDA Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_I2C_Aliased_Defines HAL I2C Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /* STM32F3 */reuse of /** @brief Constants defining the DLL calibration periods (in micro seconds)
  */reuse of /** @brief Constants defining available sources associated to external events.
  */reuse of /* STM32G4 */reuse of /** @defgroup HAL_HRTIM_Aliased_Macros HAL HRTIM Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /* STM32H5 || STM32U5 */reuse of /** @defgroup HAL_GTZC_Aliased_Defines HAL GTZC Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /* STM32U5 || STM32H5 */reuse of /* STM32F0 || STM32F3 || STM32F1 */reuse of /* STM32L0 || STM32L4 || STM32F4 || STM32F2 || STM32F7 || STM32G4 || STM32H7 || STM32WB || STM32U5*/reuse of /*STM32H743xx || STM32H753xx || STM32H750xx || STM32H742xx || STM32H745xx || STM32H755xx || STM32H747xx || \
         STM32H757xx */reuse of /** @defgroup HAL_GPIO_Aliased_Macros HAL GPIO Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /** @defgroup LL_FSMC_Aliased_Defines LL FSMC Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /** @defgroup LL_FMC_Aliased_Defines LL FMC Aliased Defines maintained for compatibility purpose
  * @{
  */reuse of /* __ARM_FEATURE_CMSE */reuse of /** @defgroup HAL_SYSCFG_Aliased_Defines HAL SYSCFG Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_JPEG_Aliased_Macros HAL JPEG Aliased Macros maintained for legacy purpose
  * @{
  */reuse of /* STM32U0 */reuse of /** @defgroup HAL_FLASH_Aliased_Defines HAL FLASH Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /* STM32L4 */reuse of /** @defgroup HAL_DMA_Aliased_Defines HAL DMA Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_DAC_Aliased_Defines HAL DAC Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /** @defgroup HAL_CRC_Aliased_Defines HAL CRC Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /*!< Aliased to HAL_CRCEx_Output_Data_Reverse for 
                                                                          inter STM32 series compatibility */reuse of /*!< Aliased to HAL_CRCEx_Input_Data_Reverse for 
                                                                          inter STM32 series compatibility  */reuse of /** @defgroup CRC_Aliases CRC API aliases
  * @{
  */reuse of /** @defgroup HAL_CORTEX_Aliased_Defines HAL CORTEX Aliased Defines maintained for legacy purpose
  * @{
  */reuse of /*       To check COMP lock state, use macro "__HAL_COMP_IS_LOCKED()".        */reuse of /* Note: Literal "COMP_FLAG_LOCK" kept for legacy purpose.                    */reuse of /* to the second dedicated IO (only for COMP2).                               */reuse of /* IO2 was wrongly assigned to IO shared with DAC and IO3 was corresponding   */reuse of /* Issue fixed on STM32L0 COMP driver: only 2 dedicated IO (IO1 and IO2),     */reuse of /* STM32F373xC || STM32F378xx */reuse of (sFONT *)...reuse of (Text_AlignModeTypdef)...reuse of #define HAL_DMA_ERROR_TIMEOUT 0x00000020Ureuse of #define HAL_DMA_ERROR_DME 0x00000004Ureuse of #define HAL_DMA_ERROR_FE 0x00000002Ureuse of #define HAL_DMA_ERROR_TE 0x00000001Ureuse of #define HAL_DMA_ERROR_NONE 0x00000000Ureuse of #define __STM32F7xx_HAL_DMA_Hreuse of declaration of HAL_DMA_GetErrorreuse of declaration of HAL_DMA_GetStatereuse of declaration of HAL_DMA_UnRegisterCallbackreuse of declaration of CallbackIDreuse of declaration of HAL_DMA_RegisterCallbackreuse of declaration of pCallbackreuse of declaration of HAL_DMA_IRQHandlerreuse of declaration of HAL_DMA_PollForTransferreuse of declaration of CompleteLevelreuse of declaration of Timeoutreuse of declaration of HAL_DMA_Abort_ITreuse of declaration of HAL_DMA_Abortreuse of declaration of HAL_DMA_Start_ITreuse of declaration of HAL_DMA_Startreuse of declaration of HAL_DMA_DeInitreuse of declaration of HAL_DMA_Initreuse of /** @defgroup DMA_Private_Functions DMA Private Functions
  * @brief    DMA private  functions 
  * @{
  */reuse of /** @defgroup DMA_Private_Macros DMA Private Macros
  * @brief    DMA private macros 
  * @{
  */reuse of /** @defgroup DMA_Private_Constants DMA Private Constants
  * @brief    DMA private defines and constants 
  * @{
  */reuse of /* Private Constants -------------------------------------------------------------*/reuse of /** @defgroup DMA_Exported_Functions_Group3 Peripheral State functions
  * @brief    Peripheral State functions 
  * @{
  */reuse of /** @defgroup DMA_Exported_Functions_Group2 I/O operation functions
  * @brief   I/O operation functions  
  * @{
  */reuse of /** @defgroup DMA_Exported_Functions_Group1 Initialization and de-initialization functions
  * @brief   Initialization and de-initialization functions 
  * @{
  */reuse of /** @defgroup DMA_Exported_Functions DMA Exported Functions
  * @brief    DMA Exported functions 
  * @{
  */reuse of /* Include DMA HAL Extension module */reuse of /**
  * @brief  Returns the number of remaining data units in the current DMAy Streamx transfer.
  * @param  __HANDLE__ DMA handle
  *   
  * @retval The number of remaining data units in the current DMA Stream transfer.
  */reuse of /**
  * @brief  Writes the number of data units to be transferred on the DMA Stream.
  * @param  __HANDLE__ DMA handle
  * @param  __COUNTER__ Number of data units to be transferred (from 0 to 65535) 
  *          Number of data items depends only on the Peripheral data format.
  *            
  * @note   If Peripheral data format is Bytes: number of data units is equal 
  *         to total number of bytes to be transferred.
  *           
  * @note   If Peripheral data format is Half-Word: number of data units is  
  *         equal to total number of bytes to be transferred / 2.
  *           
  * @note   If Peripheral data format is Word: number of data units is equal 
  *         to total  number of bytes to be transferred / 4.
  *      
  * @retval The number of remaining data units in the current DMAy Streamx transfer.
  */reuse of /**
  * @brief  Check whether the specified DMA Stream interrupt is enabled or not.
  * @param  __HANDLE__ DMA handle
  * @param  __INTERRUPT__ specifies the DMA interrupt source to check.
  *         This parameter can be one of the following values:
  *            @arg DMA_IT_TC: Transfer complete interrupt mask.
  *            @arg DMA_IT_HT: Half transfer complete interrupt mask.
  *            @arg DMA_IT_TE: Transfer error interrupt mask.
  *            @arg DMA_IT_FE: FIFO error interrupt mask.
  *            @arg DMA_IT_DME: Direct mode error interrupt.
  * @retval The state of DMA_IT.
  */reuse of /**
  * @brief  Disable the specified DMA Stream interrupts.
  * @param  __HANDLE__ DMA handle
  * @param  __INTERRUPT__ specifies the DMA interrupt sources to be enabled or disabled. 
  *         This parameter can be one of the following values:
  *            @arg DMA_IT_TC: Transfer complete interrupt mask.
  *            @arg DMA_IT_HT: Half transfer complete interrupt mask.
  *            @arg DMA_IT_TE: Transfer error interrupt mask.
  *            @arg DMA_IT_FE: FIFO error interrupt mask.
  *            @arg DMA_IT_DME: Direct mode error interrupt.
  * @retval None
  */reuse of /**
  * @brief  Enable the specified DMA Stream interrupts.
  * @param  __HANDLE__ DMA handle
  * @param  __INTERRUPT__ specifies the DMA interrupt sources to be enabled or disabled. 
  *        This parameter can be one of the following values:
  *           @arg DMA_IT_TC: Transfer complete interrupt mask.
  *           @arg DMA_IT_HT: Half transfer complete interrupt mask.
  *           @arg DMA_IT_TE: Transfer error interrupt mask.
  *           @arg DMA_IT_FE: FIFO error interrupt mask.
  *           @arg DMA_IT_DME: Direct mode error interrupt.
  * @retval None
  */reuse of /**
  * @brief  Clear the DMA Stream pending flags.
  * @param  __HANDLE__ DMA handle
  * @param  __FLAG__ specifies the flag to clear.
  *          This parameter can be any combination of the following values:
  *            @arg DMA_FLAG_TCIFx: Transfer complete flag.
  *            @arg DMA_FLAG_HTIFx: Half transfer complete flag.
  *            @arg DMA_FLAG_TEIFx: Transfer error flag.
  *            @arg DMA_FLAG_DMEIFx: Direct mode error flag.
  *            @arg DMA_FLAG_FEIFx: FIFO error flag.
  *         Where x can be 0_4, 1_5, 2_6 or 3_7 to select the DMA Stream flag.   
  * @retval None
  */reuse of /**
  * @brief  Get the DMA Stream pending flags.
  * @param  __HANDLE__ DMA handle
  * @param  __FLAG__ Get the specified flag.
  *          This parameter can be any combination of the following values:
  *            @arg DMA_FLAG_TCIFx: Transfer complete flag.
  *            @arg DMA_FLAG_HTIFx: Half transfer complete flag.
  *            @arg DMA_FLAG_TEIFx: Transfer error flag.
  *            @arg DMA_FLAG_DMEIFx: Direct mode error flag.
  *            @arg DMA_FLAG_FEIFx: FIFO error flag.
  *         Where x can be 0_4, 1_5, 2_6 or 3_7 to select the DMA Stream flag.   
  * @retval The state of FLAG (SET or RESET).
  */reuse of /**
  * @brief  Return the current DMA Stream direct mode error flag.
  * @param  __HANDLE__ DMA handle
  * @retval The specified direct mode error flag index.
  */reuse of /**
  * @brief  Return the current DMA Stream FIFO error flag.
  * @param  __HANDLE__ DMA handle
  * @retval The specified FIFO error flag index.
  */reuse of /**
  * @brief  Return the current DMA Stream transfer error flag.
  * @param  __HANDLE__ DMA handle
  * @retval The specified transfer error flag index.
  */reuse of /**
  * @brief  Return the current DMA Stream half transfer complete flag.
  * @param  __HANDLE__ DMA handle
  * @retval The specified half transfer complete flag index.
  */reuse of /**
  * @brief  Return the current DMA Stream transfer complete flag.
  * @param  __HANDLE__ DMA handle
  * @retval The specified transfer complete flag index.
  */reuse of /* Interrupt & Flag management */reuse of /**
  * @brief  Disable the specified DMA Stream.
  * @param  __HANDLE__ DMA handle
  * @retval None
  */reuse of /**
  * @brief  Enable the specified DMA Stream.
  * @param  __HANDLE__ DMA handle
  * @retval None
  */reuse of /**
  * @brief  Return the current DMA Stream FIFO filled level.
  * @param  __HANDLE__ DMA handle
  * @retval The FIFO filling state.
  *           - DMA_FIFOStatus_Less1QuarterFull: when FIFO is less than 1 quarter-full 
  *                                              and not empty.
  *           - DMA_FIFOStatus_1QuarterFull: if more than 1 quarter-full.
  *           - DMA_FIFOStatus_HalfFull: if more than 1 half-full.
  *           - DMA_FIFOStatus_3QuartersFull: if more than 3 quarters-full.
  *           - DMA_FIFOStatus_Empty: when FIFO is empty
  *           - DMA_FIFOStatus_Full: when FIFO is full
  */reuse of /** @brief Reset DMA handle state
  * @param  __HANDLE__ specifies the DMA handle.
  * @retval None
  */reuse of /** @defgroup DMA_flag_definitions DMA flag definitions
  * @brief    DMA flag definitions 
  * @{
  */reuse of /** @defgroup DMA_interrupt_enable_definitions DMA interrupt enable definitions
  * @brief    DMA interrupts definition 
  * @{
  */reuse of /** @defgroup DMA_Peripheral_burst DMA Peripheral burst
  * @brief    DMA peripheral burst 
  * @{
  */reuse of /** @defgroup DMA_Memory_burst DMA Memory burst
  * @brief    DMA memory burst 
  * @{
  */reuse of /*!< FIFO threshold full configuration          */reuse of /*!< FIFO threshold 3 quarts full configuration */reuse of /*!< FIFO threshold half full configuration     */reuse of /*!< FIFO threshold 1 quart full configuration  */reuse of /** @defgroup DMA_FIFO_threshold_level DMA FIFO threshold level
  * @brief    DMA FIFO level 
  * @{
  */reuse of /*!< FIFO mode enable  */reuse of /*!< FIFO mode disable */reuse of /** @defgroup DMA_FIFO_direct_mode DMA FIFO direct mode
  * @brief    DMA FIFO direct mode
  * @{
  */reuse of /*!< Priority level: Very High */reuse of /*!< Priority level: High      */reuse of /*!< Priority level: Medium    */reuse of /*!< Priority level: Low       */reuse of /** @defgroup DMA_Priority_level DMA Priority level
  * @brief    DMA priority levels 
  * @{
  */reuse of /*!< Peripheral flow control mode */reuse of /*!< Circular mode                */reuse of /*!< Normal mode                  */reuse of /** @defgroup DMA_mode DMA mode
  * @brief    DMA mode 
  * @{
  */reuse of /*!< Memory data alignment: Word     */reuse of /*!< Memory data alignment: HalfWord */reuse of /*!< Memory data alignment: Byte     */reuse of /** @defgroup DMA_Memory_data_size DMA Memory data size
  * @brief    DMA memory data size 
  * @{ 
  */reuse of /*!< Peripheral data alignment: Word     */reuse of /*!< Peripheral data alignment: HalfWord */reuse of /*!< Peripheral data alignment: Byte     */reuse of /** @defgroup DMA_Peripheral_data_size DMA Peripheral data size
  * @brief    DMA peripheral data size 
  * @{
  */reuse of /*!< Memory increment mode disable */reuse of /*!< Memory increment mode enable  */reuse of /** @defgroup DMA_Memory_incremented_mode DMA Memory incremented mode
  * @brief    DMA memory incremented mode 
  * @{
  */reuse of /*!< Peripheral increment mode disable */reuse of /*!< Peripheral increment mode enable  */reuse of /** @defgroup DMA_Peripheral_incremented_mode DMA Peripheral incremented mode
  * @brief    DMA peripheral incremented mode 
  * @{
  */reuse of /*!< Memory to memory direction     */reuse of /*!< Memory to peripheral direction */reuse of /*!< Peripheral to memory direction */reuse of /** @defgroup DMA_Data_transfer_direction DMA Data transfer direction
  * @brief    DMA data transfer direction 
  * @{
  */reuse of /*!< Not supported mode                     */reuse of /*!< Abort requested with no Xfer ongoing   */reuse of /*!< Parameter error                        */reuse of /*!< Timeout error                          */reuse of /*!< Direct Mode error                      */reuse of /*!< FIFO error                             */reuse of /*!< Transfer error                         */reuse of /*!< No error                               */reuse of /** @defgroup DMA_Error_Code DMA Error Code
  * @brief    DMA Error Code 
  * @{
  */reuse of /*!< DMA Stream Index                       */reuse of /*!< DMA Stream Base Address                */reuse of /*!< DMA Error code                          */reuse of /*!< DMA transfer Abort callback            */reuse of /*!< DMA transfer error callback            */reuse of /*!< DMA transfer Half complete Memory1 callback */reuse of /*!< DMA transfer complete Memory1 callback */reuse of /*!< DMA Half transfer complete callback    */reuse of /*!< DMA transfer complete callback         */reuse of /*!< Parent object state                    */reuse of /*!< DMA transfer state                     */reuse of /*!< DMA locking object                     */reuse of /*!< DMA communication parameters           */reuse of /*!< Register base address                  */reuse of /** 
  * @brief  DMA handle Structure definition
  */reuse of /*!< All               */reuse of /*!< Abort             */reuse of /*!< Error             */reuse of /*!< M1 Half Transfer  */reuse of /*!< M1 Full Transfer  */reuse of /*!< Half Transfer     */reuse of /*!< Full transfer     */reuse of /** 
  * @brief  HAL DMA Error Code structure definition
  */reuse of /*!< DMA Abort state                     */reuse of /*!< DMA error state                     */reuse of /*!< DMA timeout state                   */reuse of /*!< DMA process is ongoing              */reuse of /*!< DMA initialized and ready for use   */reuse of /*!< DMA not yet initialized or disabled */reuse of /** 
  * @brief  HAL DMA State structures definition
  */reuse of /*!< Specifies the Burst transfer configuration for the peripheral transfers. 
                                      It specifies the amount of data to be transferred in a single non interruptible 
                                      transaction. 
                                      This parameter can be a value of @ref DMA_Peripheral_burst
                                      @note The burst mode is possible only if the address Increment mode is enabled. */reuse of /*!< Specifies the Burst transfer configuration for the memory transfers. 
                                      It specifies the amount of data to be transferred in a single non interruptible 
                                      transaction.
                                      This parameter can be a value of @ref DMA_Memory_burst 
                                      @note The burst mode is possible only if the address Increment mode is enabled. */reuse of /*!< Specifies the FIFO threshold level.
                                      This parameter can be a value of @ref DMA_FIFO_threshold_level                  */reuse of /*!< Specifies if the FIFO mode or Direct mode will be used for the specified stream.
                                      This parameter can be a value of @ref DMA_FIFO_direct_mode
                                      @note The Direct mode (FIFO mode disabled) cannot be used if the 
                                            memory-to-memory data transfer is configured on the selected stream       */reuse of /*!< Specifies the software priority for the DMAy Streamx.
                                      This parameter can be a value of @ref DMA_Priority_level                       */reuse of /*!< Specifies the operation mode of the DMAy Streamx.
                                      This parameter can be a value of @ref DMA_mode
                                      @note The circular buffer mode cannot be used if the memory-to-memory
                                            data transfer is configured on the selected Stream                        */reuse of /*!< Specifies the Memory data width.
                                      This parameter can be a value of @ref DMA_Memory_data_size                     */reuse of /*!< Specifies the Peripheral data width.
                                      This parameter can be a value of @ref DMA_Peripheral_data_size                 */reuse of /*!< Specifies whether the memory address register should be incremented or not.
                                      This parameter can be a value of @ref DMA_Memory_incremented_mode              */reuse of /*!< Specifies whether the Peripheral address register should be incremented or not.
                                      This parameter can be a value of @ref DMA_Peripheral_incremented_mode          */reuse of /*!< Specifies if the data will be transferred from memory to peripheral, 
                                      from memory to memory or from peripheral to memory.
                                      This parameter can be a value of @ref DMA_Data_transfer_direction              */reuse of /*!< Specifies the channel used for the specified stream. 
                                      This parameter can be a value of @ref DMAEx_Channel_selection                  */reuse of /** 
  * @brief  DMA Configuration Structure definition
  */reuse of /** @defgroup DMA_Exported_Types DMA Exported Types
  * @brief    DMA Exported Types 
  * @{
  */reuse of /** @addtogroup DMA
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    stm32f7xx_hal_dma.h
  * @author  MCD Application Team
  * @brief   Header file of DMA HAL module.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file in
  * the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of /Users/jie/Documents/posixGen_Demos-main/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_cortex.hreuse of MPU_Region_InitTypeDefreuse of HAL_SYSTICK_Callbackreuse of HAL_SYSTICK_IRQHandlerreuse of HAL_SYSTICK_CLKSourceConfigreuse of CLKSourcereuse of HAL_NVIC_GetActivereuse of IRQnreuse of HAL_NVIC_ClearPendingIRQreuse of HAL_NVIC_SetPendingIRQreuse of HAL_NVIC_GetPendingIRQreuse of HAL_NVIC_GetPriorityreuse of PriorityGroupreuse of pPreemptPriorityreuse of pSubPriorityreuse of HAL_NVIC_GetPriorityGroupingreuse of HAL_MPU_ConfigRegionreuse of MPU_Region_InitTypeDef *reuse of MPU_Initreuse of HAL_MPU_DisableRegionreuse of RegionNumberreuse of HAL_MPU_EnableRegionreuse of HAL_MPU_Disablereuse of HAL_MPU_Enablereuse of MPU_Controlreuse of HAL_SYSTICK_Configreuse of TicksNumbreuse of HAL_NVIC_SystemResetreuse of PreemptPriorityreuse of SubPriorityreuse of HAL_NVIC_SetPriorityGroupingreuse of declaration of MPU_Region_InitTypeDefreuse of IsBufferablereuse of IsCacheablereuse of IsShareablereuse of DisableExecreuse of AccessPermissionreuse of TypeExtFieldreuse of SubRegionDisablereuse of Sizereuse of BaseAddressreuse of Numberreuse of Enablereuse of definition of IsBufferablereuse of definition of IsCacheablereuse of definition of IsShareablereuse of definition of DisableExecreuse of definition of AccessPermissionreuse of definition of TypeExtFieldreuse of definition of SubRegionDisablereuse of definition of Sizereuse of definition of BaseAddressreuse of definition of Numberreuse of definition of Enablereuse of #define IS_MPU_SUB_REGION_DISABLE(SUBREGION) ((SUBREGION) < (uint16_t)0x00FFU)reuse of #define IS_MPU_REGION_SIZE(SIZE) (((SIZE) == MPU_REGION_SIZE_32B) || ((SIZE) == MPU_REGION_SIZE_64B) || ((SIZE) == MPU_REGION_SIZE_128B) || ((SIZE) == MPU_REGION_SIZE_256B) || ((SIZE) == MPU_REGION_SIZE_512B) || ((SIZE) == MPU_REGION_SIZE_1KB) || ((SIZE) == MPU_REGION_SIZE_2KB) || ((SIZE) == MPU_REGION_SIZE_4KB) || ((SIZE) == MPU_REGION_SIZE_8KB) || ((SIZE) == MPU_REGION_SIZE_16KB) || ((SIZE) == MPU_REGION_SIZE_32KB) || ((SIZE) == MPU_REGION_SIZE_64KB) || ((SIZE) == MPU_REGION_SIZE_128KB) || ((SIZE) == MPU_REGION_SIZE_256KB) || ((SIZE) == MPU_REGION_SIZE_512KB) || ((SIZE) == MPU_REGION_SIZE_1MB) || ((SIZE) == MPU_REGION_SIZE_2MB) || ((SIZE) == MPU_REGION_SIZE_4MB) || ((SIZE) == MPU_REGION_SIZE_8MB) || ((SIZE) == MPU_REGION_SIZE_16MB) || ((SIZE) == MPU_REGION_SIZE_32MB) || ((SIZE) == MPU_REGION_SIZE_64MB) || ((SIZE) == MPU_REGION_SIZE_128MB) || ((SIZE) == MPU_REGION_SIZE_256MB) || ((SIZE) == MPU_REGION_SIZE_512MB) || ((SIZE) == MPU_REGION_SIZE_1GB) || ((SIZE) == MPU_REGION_SIZE_2GB) || ((SIZE) == MPU_REGION_SIZE_4GB))reuse of #define IS_MPU_REGION_NUMBER(NUMBER) (((NUMBER) == MPU_REGION_NUMBER0) || ((NUMBER) == MPU_REGION_NUMBER1) || ((NUMBER) == MPU_REGION_NUMBER2) || ((NUMBER) == MPU_REGION_NUMBER3) || ((NUMBER) == MPU_REGION_NUMBER4) || ((NUMBER) == MPU_REGION_NUMBER5) || ((NUMBER) == MPU_REGION_NUMBER6) || ((NUMBER) == MPU_REGION_NUMBER7))reuse of #define IS_MPU_REGION_PERMISSION_ATTRIBUTE(TYPE) (((TYPE) == MPU_REGION_NO_ACCESS) || ((TYPE) == MPU_REGION_PRIV_RW) || ((TYPE) == MPU_REGION_PRIV_RW_URO) || ((TYPE) == MPU_REGION_FULL_ACCESS) || ((TYPE) == MPU_REGION_PRIV_RO) || ((TYPE) == MPU_REGION_PRIV_RO_URO))reuse of #define IS_MPU_TEX_LEVEL(TYPE) (((TYPE) == MPU_TEX_LEVEL0) || ((TYPE) == MPU_TEX_LEVEL1) || ((TYPE) == MPU_TEX_LEVEL2))reuse of #define IS_MPU_ACCESS_BUFFERABLE(STATE) (((STATE) == MPU_ACCESS_BUFFERABLE) || ((STATE) == MPU_ACCESS_NOT_BUFFERABLE))reuse of #define IS_MPU_ACCESS_CACHEABLE(STATE) (((STATE) == MPU_ACCESS_CACHEABLE) || ((STATE) == MPU_ACCESS_NOT_CACHEABLE))reuse of #define IS_MPU_ACCESS_SHAREABLE(STATE) (((STATE) == MPU_ACCESS_SHAREABLE) || ((STATE) == MPU_ACCESS_NOT_SHAREABLE))reuse of #define IS_MPU_INSTRUCTION_ACCESS(STATE) (((STATE) == MPU_INSTRUCTION_ACCESS_ENABLE) || ((STATE) == MPU_INSTRUCTION_ACCESS_DISABLE))reuse of #define IS_MPU_REGION_ENABLE(STATE) (((STATE) == MPU_REGION_ENABLE) || ((STATE) == MPU_REGION_DISABLE))reuse of #define IS_SYSTICK_CLK_SOURCE(SOURCE) (((SOURCE) == SYSTICK_CLKSOURCE_HCLK) || ((SOURCE) == SYSTICK_CLKSOURCE_HCLK_DIV8))reuse of #define IS_NVIC_DEVICE_IRQ(IRQ) ((IRQ) >= 0x00)reuse of #define IS_NVIC_SUB_PRIORITY(PRIORITY) ((PRIORITY) < 0x10U)reuse of #define IS_NVIC_PREEMPTION_PRIORITY(PRIORITY) ((PRIORITY) < 0x10U)reuse of #define IS_NVIC_PRIORITY_GROUP(GROUP) (((GROUP) == NVIC_PRIORITYGROUP_0) || ((GROUP) == NVIC_PRIORITYGROUP_1) || ((GROUP) == NVIC_PRIORITYGROUP_2) || ((GROUP) == NVIC_PRIORITYGROUP_3) || ((GROUP) == NVIC_PRIORITYGROUP_4))reuse of #define MPU_REGION_NUMBER7 ((uint8_t)0x07U)reuse of #define MPU_REGION_NUMBER6 ((uint8_t)0x06U)reuse of #define MPU_REGION_NUMBER5 ((uint8_t)0x05U)reuse of #define MPU_REGION_NUMBER4 ((uint8_t)0x04U)reuse of #define MPU_REGION_NUMBER3 ((uint8_t)0x03U)reuse of #define MPU_REGION_NUMBER2 ((uint8_t)0x02U)reuse of #define MPU_REGION_NUMBER1 ((uint8_t)0x01U)reuse of #define MPU_REGION_NUMBER0 ((uint8_t)0x00U)reuse of #define MPU_REGION_PRIV_RO_URO ((uint8_t)0x06U)reuse of #define MPU_REGION_PRIV_RO ((uint8_t)0x05U)reuse of #define MPU_REGION_FULL_ACCESS ((uint8_t)0x03U)reuse of #define MPU_REGION_PRIV_RW_URO ((uint8_t)0x02U)reuse of #define MPU_REGION_PRIV_RW ((uint8_t)0x01U)reuse of #define MPU_REGION_NO_ACCESS ((uint8_t)0x00U)reuse of #define MPU_REGION_SIZE_4GB ((uint8_t)0x1FU)reuse of #define MPU_REGION_SIZE_2GB ((uint8_t)0x1EU)reuse of #define MPU_REGION_SIZE_1GB ((uint8_t)0x1DU)reuse of #define MPU_REGION_SIZE_512MB ((uint8_t)0x1CU)reuse of #define MPU_REGION_SIZE_256MB ((uint8_t)0x1BU)reuse of #define MPU_REGION_SIZE_128MB ((uint8_t)0x1AU)reuse of #define MPU_REGION_SIZE_64MB ((uint8_t)0x19U)reuse of #define MPU_REGION_SIZE_32MB ((uint8_t)0x18U)reuse of #define MPU_REGION_SIZE_16MB ((uint8_t)0x17U)reuse of #define MPU_REGION_SIZE_8MB ((uint8_t)0x16U)reuse of #define MPU_REGION_SIZE_4MB ((uint8_t)0x15U)reuse of #define MPU_REGION_SIZE_2MB ((uint8_t)0x14U)reuse of #define MPU_REGION_SIZE_1MB ((uint8_t)0x13U)reuse of #define MPU_REGION_SIZE_512KB ((uint8_t)0x12U)reuse of #define MPU_REGION_SIZE_256KB ((uint8_t)0x11U)reuse of #define MPU_REGION_SIZE_128KB ((uint8_t)0x10U)reuse of #define MPU_REGION_SIZE_64KB ((uint8_t)0x0FU)reuse of #define MPU_REGION_SIZE_32KB ((uint8_t)0x0EU)reuse of #define MPU_REGION_SIZE_16KB ((uint8_t)0x0DU)reuse of #define MPU_REGION_SIZE_8KB ((uint8_t)0x0CU)reuse of #define MPU_REGION_SIZE_4KB ((uint8_t)0x0BU)reuse of #define MPU_REGION_SIZE_2KB ((uint8_t)0x0AU)reuse of #define MPU_REGION_SIZE_1KB ((uint8_t)0x09U)reuse of #define MPU_REGION_SIZE_512B ((uint8_t)0x08U)reuse of #define MPU_REGION_SIZE_256B ((uint8_t)0x07U)reuse of #define MPU_REGION_SIZE_128B ((uint8_t)0x06U)reuse of #define MPU_REGION_SIZE_64B ((uint8_t)0x05U)reuse of #define MPU_REGION_SIZE_32B ((uint8_t)0x04U)reuse of #define MPU_TEX_LEVEL2 ((uint8_t)0x02U)reuse of #define MPU_TEX_LEVEL1 ((uint8_t)0x01U)reuse of #define MPU_TEX_LEVEL0 ((uint8_t)0x00U)reuse of #define MPU_ACCESS_NOT_BUFFERABLE ((uint8_t)0x00U)reuse of #define MPU_ACCESS_BUFFERABLE ((uint8_t)0x01U)reuse of #define MPU_ACCESS_NOT_CACHEABLE ((uint8_t)0x00U)reuse of #define MPU_ACCESS_CACHEABLE ((uint8_t)0x01U)reuse of #define MPU_ACCESS_NOT_SHAREABLE ((uint8_t)0x00U)reuse of #define MPU_ACCESS_SHAREABLE ((uint8_t)0x01U)reuse of #define MPU_INSTRUCTION_ACCESS_DISABLE ((uint8_t)0x01U)reuse of #define MPU_INSTRUCTION_ACCESS_ENABLE ((uint8_t)0x00U)reuse of #define MPU_REGION_DISABLE ((uint8_t)0x00U)reuse of #define MPU_REGION_ENABLE ((uint8_t)0x01U)reuse of #define MPU_HFNMI_PRIVDEF ((uint32_t)0x00000006U)reuse of #define MPU_PRIVILEGED_DEFAULT ((uint32_t)0x00000004U)reuse of #define MPU_HARDFAULT_NMI ((uint32_t)0x00000002U)reuse of #define MPU_HFNMI_PRIVDEF_NONE ((uint32_t)0x00000000U)reuse of #define SYSTICK_CLKSOURCE_HCLK ((uint32_t)0x00000004U)reuse of #define SYSTICK_CLKSOURCE_HCLK_DIV8 ((uint32_t)0x00000000U)reuse of #define NVIC_PRIORITYGROUP_4 ((uint32_t)0x00000003U)reuse of #define NVIC_PRIORITYGROUP_3 ((uint32_t)0x00000004U)reuse of #define NVIC_PRIORITYGROUP_2 ((uint32_t)0x00000005U)reuse of #define NVIC_PRIORITYGROUP_1 ((uint32_t)0x00000006U)reuse of #define NVIC_PRIORITYGROUP_0 ((uint32_t)0x00000007U)reuse of #define __STM32F7xx_HAL_CORTEX_Hreuse of declaration of HAL_SYSTICK_Callbackreuse of declaration of HAL_SYSTICK_IRQHandlerreuse of declaration of HAL_SYSTICK_CLKSourceConfigreuse of declaration of CLKSourcereuse of declaration of HAL_NVIC_GetActivereuse of declaration of IRQnreuse of declaration of HAL_NVIC_ClearPendingIRQreuse of declaration of HAL_NVIC_SetPendingIRQreuse of declaration of HAL_NVIC_GetPendingIRQreuse of declaration of HAL_NVIC_GetPriorityreuse of declaration of PriorityGroupreuse of declaration of pPreemptPriorityreuse of declaration of pSubPriorityreuse of declaration of HAL_NVIC_GetPriorityGroupingreuse of declaration of HAL_MPU_ConfigRegionreuse of declaration of MPU_Initreuse of declaration of HAL_MPU_DisableRegionreuse of declaration of RegionNumberreuse of declaration of HAL_MPU_EnableRegionreuse of declaration of HAL_MPU_Disablereuse of declaration of HAL_MPU_Enablereuse of declaration of MPU_Controlreuse of declaration of HAL_SYSTICK_Configreuse of declaration of TicksNumbreuse of declaration of HAL_NVIC_SystemResetreuse of declaration of HAL_NVIC_DisableIRQreuse of declaration of HAL_NVIC_EnableIRQreuse of declaration of HAL_NVIC_SetPriorityreuse of declaration of PreemptPriorityreuse of declaration of SubPriorityreuse of declaration of HAL_NVIC_SetPriorityGroupingreuse of /* __STM32F7xx_HAL_CORTEX_H */reuse of /**                                                                          
  * @}
  */reuse of /* __MPU_PRESENT */reuse of /** @defgroup CORTEX_Private_Macros CORTEX Private Macros
  * @{
  */reuse of /* Peripheral Control functions ***********************************************/reuse of /** @addtogroup CORTEX_Exported_Functions_Group2
 * @{
 */reuse of /** @addtogroup CORTEX_Exported_Functions_Group1
 * @{
 */reuse of /** @addtogroup CORTEX_Exported_Functions
  * @{
  */reuse of /* Exported Macros -----------------------------------------------------------*/reuse of /** @defgroup CORTEX_MPU_Region_Number CORTEX MPU Region Number
  * @{
  */reuse of /** @defgroup CORTEX_MPU_Region_Permission_Attributes CORTEX MPU Region Permission Attributes 
  * @{
  */reuse of /**                                
  * @}
  */reuse of /** @defgroup CORTEX_MPU_Region_Size CORTEX MPU Region Size
  * @{
  */reuse of /** @defgroup CORTEX_MPU_TEX_Levels MPU TEX Levels
  * @{
  */reuse of /** @defgroup CORTEX_MPU_Access_Bufferable CORTEX MPU Instruction Access Bufferable
  * @{
  */reuse of /** @defgroup CORTEX_MPU_Access_Cacheable CORTEX MPU Instruction Access Cacheable
  * @{
  */reuse of /** @defgroup CORTEX_MPU_Access_Shareable CORTEX MPU Instruction Access Shareable
  * @{
  */reuse of /** @defgroup CORTEX_MPU_Instruction_Access CORTEX MPU Instruction Access
  * @{
  */reuse of /** @defgroup CORTEX_MPU_Region_Enable CORTEX MPU Region Enable
  * @{
  */reuse of /** @defgroup CORTEX_MPU_HFNMI_PRIVDEF_Control MPU HFNMI and PRIVILEGED Access control
  * @{
  */reuse of /** @defgroup CORTEX_SysTick_clock_source CORTEX _SysTick clock source 
  * @{
  */reuse of /*!< 4 bits for pre-emption priority
                                                                 0 bits for subpriority */reuse of /*!< 3 bits for pre-emption priority
                                                                 1 bits for subpriority */reuse of /*!< 2 bits for pre-emption priority
                                                                 2 bits for subpriority */reuse of /*!< 1 bits for pre-emption priority
                                                                 3 bits for subpriority */reuse of /*!< 0 bits for pre-emption priority
                                                                 4 bits for subpriority */reuse of /** @defgroup CORTEX_Preemption_Priority_Group CORTEX Preemption Priority Group
  * @{
  */reuse of /** @defgroup CORTEX_Exported_Constants CORTEX Exported Constants
  * @{
  */reuse of /*!< Specifies the bufferable status of the protected region. 
                                                     This parameter can be a value of @ref CORTEX_MPU_Access_Bufferable             */reuse of /*!< Specifies the cacheable status of the region protected. 
                                                     This parameter can be a value of @ref CORTEX_MPU_Access_Cacheable              */reuse of /*!< Specifies the shareability status of the protected region. 
                                                     This parameter can be a value of @ref CORTEX_MPU_Access_Shareable              */reuse of /*!< Specifies the instruction access status. 
                                                     This parameter can be a value of @ref CORTEX_MPU_Instruction_Access            */reuse of /*!< Specifies the region access permission type. 
                                                     This parameter can be a value of @ref CORTEX_MPU_Region_Permission_Attributes  */reuse of /*!< Specifies the TEX field level.
                                                     This parameter can be a value of @ref CORTEX_MPU_TEX_Levels                    */reuse of /*!< Specifies the number of the subregion protection to disable. 
                                                     This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF    */reuse of /*!< Specifies the size of the region to protect. 
                                                     This parameter can be a value of @ref CORTEX_MPU_Region_Size                   */reuse of /*!< Specifies the base address of the region to protect.                           */reuse of /*!< Specifies the number of the region to protect. 
                                                     This parameter can be a value of @ref CORTEX_MPU_Region_Number                 */reuse of /*!< Specifies the status of the region. 
                                                     This parameter can be a value of @ref CORTEX_MPU_Region_Enable                 */reuse of /** @defgroup CORTEX_MPU_Region_Initialization_Structure_definition MPU Region Initialization Structure Definition
  * @brief  MPU Region initialization structure 
  * @{
  */reuse of /** @defgroup CORTEX_Exported_Types Cortex Exported Types
  * @{
  */reuse of /** @addtogroup CORTEX
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    stm32f7xx_hal_cortex.h
  * @author  MCD Application Team
  * @brief   Header file of CORTEX HAL module.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file in
  * the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of /Users/jie/Documents/posixGen_Demos-main/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_adc_ex.hreuse of SHIFT_TEMPSreuse of outptrreuse of inptr0reuse of work_ptrsreuse of num_rowsreuse of call to jcopy_sample_rowsreuse of xreuse of sizeof(int)reuse of sizeof(INT32)reuse of FIX(x)reuse of ONE_HALFreuse of 1.401999999999999913reuse of 0.5reuse of 1.77200000000000002reuse of 0.714139999999999997reuse of 0.3441400000000000015reuse of postreuse of sizeof(my_post_controller)reuse of call to jround_upreuse of initializer for postreuse of max_rowsreuse of old_next_rowreuse of JERR_BAD_BUFFER_MODEreuse of ADC_MultiModeTypeDefreuse of ADC_InjectionConfTypeDefreuse of HAL_ADCEx_MultiModeConfigChannelreuse of hadcreuse of ADC_MultiModeTypeDef *reuse of multimodereuse of HAL_ADCEx_InjectedConfigChannelreuse of ADC_InjectionConfTypeDef *reuse of sConfigInjectedreuse of HAL_ADCEx_InjectedConvCpltCallbackreuse of HAL_ADCEx_MultiModeGetValuereuse of HAL_ADCEx_MultiModeStop_DMAreuse of HAL_ADCEx_MultiModeStart_DMAreuse of Lengthreuse of HAL_ADCEx_InjectedGetValuereuse of InjectedRankreuse of HAL_ADCEx_InjectedStop_ITreuse of HAL_ADCEx_InjectedStart_ITreuse of HAL_ADCEx_InjectedPollForConversionreuse of HAL_ADCEx_InjectedStopreuse of HAL_ADCEx_InjectedStartreuse of declaration of ADC_MultiModeTypeDefreuse of TwoSamplingDelayreuse of DMAAccessModereuse of Modereuse of declaration of ADC_InjectionConfTypeDefreuse of ExternalTrigInjecConvEdgereuse of ExternalTrigInjecConvreuse of AutoInjectedConvreuse of InjectedDiscontinuousConvModereuse of InjectedNbrOfConversionreuse of InjectedOffsetreuse of InjectedSamplingTimereuse of InjectedChannelreuse of definition of TwoSamplingDelayreuse of definition of DMAAccessModereuse of definition of ExternalTrigInjecConvEdgereuse of definition of ExternalTrigInjecConvreuse of definition of AutoInjectedConvreuse of definition of InjectedDiscontinuousConvModereuse of definition of InjectedNbrOfConversionreuse of definition of InjectedOffsetreuse of definition of InjectedSamplingTimereuse of definition of InjectedRankreuse of definition of InjectedChannelreuse of #define ADC_JSQR(_CHANNELNB_,_RANKNB_,_JSQR_JL_) (((uint32_t)((uint16_t)(_CHANNELNB_))) << (5 * (uint8_t)(((_RANKNB_) + 3) - (_JSQR_JL_))))reuse of #define IS_ADC_INJECTED_LENGTH(__LENGTH__) (((__LENGTH__) >= ((uint32_t)1)) && ((__LENGTH__) <= ((uint32_t)4)))reuse of #define IS_ADC_INJECTED_RANK(__RANK__) (((__RANK__) == ADC_INJECTED_RANK_1) || ((__RANK__) == ADC_INJECTED_RANK_2) || ((__RANK__) == ADC_INJECTED_RANK_3) || ((__RANK__) == ADC_INJECTED_RANK_4))reuse of #define IS_ADC_EXT_INJEC_TRIG(__INJTRIG__) (((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T1_TRGO) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T1_CC4) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T2_TRGO) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T2_CC1) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T3_CC4) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T4_TRGO) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T8_CC4) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T1_TRGO2) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T8_TRGO) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T8_TRGO2) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T3_CC3) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T5_TRGO) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T3_CC1) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJECCONV_T6_TRGO) || ((__INJTRIG__) == ADC_INJECTED_SOFTWARE_START))reuse of #define IS_ADC_EXT_INJEC_TRIG_EDGE(__EDGE__) (((__EDGE__) == ADC_EXTERNALTRIGINJECCONVEDGE_NONE) || ((__EDGE__) == ADC_EXTERNALTRIGINJECCONVEDGE_RISING) || ((__EDGE__) == ADC_EXTERNALTRIGINJECCONVEDGE_FALLING) || ((__EDGE__) == ADC_EXTERNALTRIGINJECCONVEDGE_RISINGFALLING))reuse of #define IS_ADC_DMA_ACCESS_MODE(__MODE__) (((__MODE__) == ADC_DMAACCESSMODE_DISABLED) || ((__MODE__) == ADC_DMAACCESSMODE_1) || ((__MODE__) == ADC_DMAACCESSMODE_2) || ((__MODE__) == ADC_DMAACCESSMODE_3))reuse of #define IS_ADC_MODE(__MODE__) (((__MODE__) == ADC_MODE_INDEPENDENT) || ((__MODE__) == ADC_DUALMODE_REGSIMULT_INJECSIMULT) || ((__MODE__) == ADC_DUALMODE_REGSIMULT_ALTERTRIG) || ((__MODE__) == ADC_DUALMODE_INJECSIMULT) || ((__MODE__) == ADC_DUALMODE_REGSIMULT) || ((__MODE__) == ADC_DUALMODE_INTERL) || ((__MODE__) == ADC_DUALMODE_ALTERTRIG) || ((__MODE__) == ADC_TRIPLEMODE_REGSIMULT_INJECSIMULT) || ((__MODE__) == ADC_TRIPLEMODE_REGSIMULT_AlterTrig) || ((__MODE__) == ADC_TRIPLEMODE_INJECSIMULT) || ((__MODE__) == ADC_TRIPLEMODE_REGSIMULT) || ((__MODE__) == ADC_TRIPLEMODE_INTERL) || ((__MODE__) == ADC_TRIPLEMODE_ALTERTRIG))reuse of #define ADC_INJECTED_RANK_4 ((uint32_t)0x00000004U)reuse of #define ADC_INJECTED_RANK_3 ((uint32_t)0x00000003U)reuse of #define ADC_INJECTED_RANK_2 ((uint32_t)0x00000002U)reuse of #define ADC_INJECTED_RANK_1 ((uint32_t)0x00000001U)reuse of #define ADC_INJECTED_SOFTWARE_START ((uint32_t)ADC_CR2_JEXTSEL + 1)reuse of #define ADC_EXTERNALTRIGINJECCONV_T6_TRGO ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1))reuse of #define ADC_EXTERNALTRIGINJECCONV_T3_CC1 ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_0))reuse of #define ADC_EXTERNALTRIGINJECCONV_T5_TRGO ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2))reuse of #define ADC_EXTERNALTRIGINJECCONV_T3_CC3 ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0))reuse of #define ADC_EXTERNALTRIGINJECCONV_T8_TRGO2 ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_1))reuse of #define ADC_EXTERNALTRIGINJECCONV_T8_TRGO ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_0))reuse of #define ADC_EXTERNALTRIGINJECCONV_T1_TRGO2 ((uint32_t)ADC_CR2_JEXTSEL_3)reuse of #define ADC_EXTERNALTRIGINJECCONV_T8_CC4 ((uint32_t)(ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0))reuse of #define ADC_EXTERNALTRIGINJECCONV_T4_TRGO ((uint32_t)(ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_0))reuse of #define ADC_EXTERNALTRIGINJECCONV_T3_CC4 ((uint32_t)ADC_CR2_JEXTSEL_2)reuse of #define ADC_EXTERNALTRIGINJECCONV_T2_CC1 ((uint32_t)(ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0))reuse of #define ADC_EXTERNALTRIGINJECCONV_T2_TRGO ((uint32_t)ADC_CR2_JEXTSEL_1)reuse of #define ADC_EXTERNALTRIGINJECCONV_T1_CC4 ((uint32_t)ADC_CR2_JEXTSEL_0)reuse of #define ADC_EXTERNALTRIGINJECCONV_T1_TRGO ((uint32_t)0x00000000U)reuse of #define ADC_EXTERNALTRIGINJECCONVEDGE_RISINGFALLING ((uint32_t)ADC_CR2_JEXTEN)reuse of #define ADC_EXTERNALTRIGINJECCONVEDGE_FALLING ((uint32_t)ADC_CR2_JEXTEN_1)reuse of #define ADC_EXTERNALTRIGINJECCONVEDGE_RISING ((uint32_t)ADC_CR2_JEXTEN_0)reuse of #define ADC_EXTERNALTRIGINJECCONVEDGE_NONE ((uint32_t)0x00000000U)reuse of #define ADC_DMAACCESSMODE_3 ((uint32_t)ADC_CCR_DMA)reuse of #define ADC_DMAACCESSMODE_2 ((uint32_t)ADC_CCR_DMA_1)reuse of #define ADC_DMAACCESSMODE_1 ((uint32_t)ADC_CCR_DMA_0)reuse of #define ADC_DMAACCESSMODE_DISABLED ((uint32_t)0x00000000U)reuse of #define ADC_TRIPLEMODE_ALTERTRIG ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_3 | ADC_CCR_MULTI_0))reuse of #define ADC_TRIPLEMODE_INTERL ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1 | ADC_CCR_MULTI_0))reuse of #define ADC_TRIPLEMODE_REGSIMULT ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1))reuse of #define ADC_TRIPLEMODE_INJECSIMULT ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_0))reuse of #define ADC_TRIPLEMODE_REGSIMULT_AlterTrig ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_1))reuse of #define ADC_TRIPLEMODE_REGSIMULT_INJECSIMULT ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_0))reuse of #define ADC_DUALMODE_ALTERTRIG ((uint32_t)(ADC_CCR_MULTI_3 | ADC_CCR_MULTI_0))reuse of #define ADC_DUALMODE_INTERL ((uint32_t)(ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1 | ADC_CCR_MULTI_0))reuse of #define ADC_DUALMODE_REGSIMULT ((uint32_t)(ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1))reuse of #define ADC_DUALMODE_INJECSIMULT ((uint32_t)(ADC_CCR_MULTI_2 | ADC_CCR_MULTI_0))reuse of #define ADC_DUALMODE_REGSIMULT_ALTERTRIG ((uint32_t)ADC_CCR_MULTI_1)reuse of #define ADC_DUALMODE_REGSIMULT_INJECSIMULT ((uint32_t)ADC_CCR_MULTI_0)reuse of #define ADC_MODE_INDEPENDENT ((uint32_t)0x00000000U)reuse of #define STM32F7xx_ADC_EX_Hreuse of declaration of HAL_ADCEx_MultiModeConfigChannelreuse of declaration of hadcreuse of declaration of multimodereuse of declaration of HAL_ADCEx_InjectedConfigChannelreuse of declaration of sConfigInjectedreuse of declaration of HAL_ADCEx_InjectedConvCpltCallbackreuse of declaration of HAL_ADCEx_MultiModeGetValuereuse of declaration of HAL_ADCEx_MultiModeStop_DMAreuse of declaration of HAL_ADCEx_MultiModeStart_DMAreuse of declaration of pDatareuse of declaration of Lengthreuse of declaration of HAL_ADCEx_InjectedGetValuereuse of declaration of InjectedRankreuse of declaration of HAL_ADCEx_InjectedStop_ITreuse of declaration of HAL_ADCEx_InjectedStart_ITreuse of declaration of HAL_ADCEx_InjectedPollForConversionreuse of declaration of HAL_ADCEx_InjectedStopreuse of declaration of HAL_ADCEx_InjectedStartreuse of /* STM32F7xx_ADC_EX_H */reuse of /** @defgroup ADCEx_Private_Functions ADC Private Functions
  * @{
  */reuse of /**
  * @brief  Set the selected injected Channel rank.
  * @param  _CHANNELNB_ Channel number.
  * @param  _RANKNB_ Rank number. 
  * @param  _JSQR_JL_ Sequence length.     
  * @retval None
  */reuse of /** @defgroup ADCEx_Private_Macros ADC Private Macros
  * @{
  */reuse of /** @defgroup ADCEx_Private_Constants ADC Private Constants
  * @{
  */reuse of /* Peripheral Control functions *************************************************/reuse of /* I/O operation functions ******************************************************/reuse of /** @addtogroup ADCEx_Exported_Functions_Group1
  * @{
  */reuse of /** @addtogroup ADCEx_Exported_Functions
  * @{
  */reuse of /** @defgroup ADC_Exported_Macros ADC Exported Macros
  * @{
  */reuse of /** @defgroup ADCEx_channels  ADC Specific Channels
  * @{
  */reuse of /** @defgroup ADCEx_injected_rank ADC Injected Channel Rank
  * @{
  */reuse of /** @defgroup ADCEx_External_trigger_Source_Injected ADC External Trigger Source Injected
  * @{
  */reuse of /** @defgroup ADCEx_External_trigger_edge_Injected ADC External Trigger Edge Injected
  * @{
  */reuse of /*!< DMA mode 3 enabled (2 / 3 bytes by pairs - 2&1 then 1&3 then 3&2) */reuse of /*!< DMA mode 2 enabled (2 / 3 half-words by pairs - 2&1 then 1&3 then 3&2)*/reuse of /*!< DMA mode 1 enabled (2 / 3 half-words one by one - 1 then 2 then 3)*/reuse of /*!< DMA mode disabled */reuse of /** @defgroup ADCEx_Direct_memory_access_mode_for_multi_mode ADC Direct Memory Access Mode For Multi Mode
  * @{
  */reuse of /** @defgroup ADCEx_Common_mode ADC Common Mode
  * @{
  */reuse of /** @defgroup ADCEx_Exported_Constants ADC Exported Constants
  * @{
  */reuse of /*!< Configures the Delay between 2 sampling phases.
                                   This parameter can be a value of @ref ADC_delay_between_2_sampling_phases */reuse of /*!< Configures the Direct memory access mode for multi ADC mode.
                                   This parameter can be a value of @ref ADCEx_Direct_memory_access_mode_for_multi_mode */reuse of /*!< Configures the ADC to operate in independent or multi mode. 
                                   This parameter can be a value of @ref ADCEx_Common_mode */reuse of /** 
  * @brief ADC Configuration multi-mode structure definition  
  */reuse of /*!< Selects the external trigger edge of injected group.
                                                      This parameter can be a value of @ref ADCEx_External_trigger_edge_Injected.
                                                      If trigger is set to ADC_INJECTED_SOFTWARE_START, this parameter is discarded.
                                                      Caution: this setting impacts the entire injected group. Therefore, call of HAL_ADCEx_InjectedConfigChannel() to 
                                                               configure a channel on injected group can impact the configuration of other channels previously set. */reuse of /*!< Selects the external event used to trigger the conversion start of injected group.
                                                      If set to ADC_INJECTED_SOFTWARE_START, external triggers are disabled.
                                                      If set to external trigger source, triggering is on event rising edge.
                                                      This parameter can be a value of @ref ADCEx_External_trigger_Source_Injected
                                                      Note: This parameter must be modified when ADC is disabled (before ADC start conversion or after ADC stop conversion).
                                                            If ADC is enabled, this parameter setting is bypassed without error reporting (as it can be the expected behaviour in case of another parameter update on the fly)
                                                      Caution: this setting impacts the entire injected group. Therefore, call of HAL_ADCEx_InjectedConfigChannel() to
                                                               configure a channel on injected group can impact the configuration of other channels previously set. */reuse of /*!< Enables or disables the selected ADC automatic injected group conversion after regular one
                                                      This parameter can be set to ENABLE or DISABLE.      
                                                      Note: To use Automatic injected conversion, discontinuous mode must be disabled ('DiscontinuousConvMode' and 'InjectedDiscontinuousConvMode' set to DISABLE)
                                                      Note: To use Automatic injected conversion, injected group external triggers must be disabled ('ExternalTrigInjecConv' set to ADC_SOFTWARE_START)
                                                      Note: In case of DMA used with regular group: if DMA configured in normal mode (single shot) JAUTO will be stopped upon DMA transfer complete.
                                                            To maintain JAUTO always enabled, DMA must be configured in circular mode.
                                                      Caution: this setting impacts the entire injected group. Therefore, call of HAL_ADCEx_InjectedConfigChannel() to
                                                               configure a channel on injected group can impact the configuration of other channels previously set. */reuse of /*!< Specifies whether the conversions sequence of injected group is performed in Complete-sequence/Discontinuous-sequence (main sequence subdivided in successive parts).
                                                      Discontinuous mode is used only if sequencer is enabled (parameter 'ScanConvMode'). If sequencer is disabled, this parameter is discarded.
                                                      Discontinuous mode can be enabled only if continuous mode is disabled. If continuous mode is enabled, this parameter setting is discarded.
                                                      This parameter can be set to ENABLE or DISABLE.
                                                      Note: For injected group, number of discontinuous ranks increment is fixed to one-by-one.
                                                      Caution: this setting impacts the entire injected group. Therefore, call of HAL_ADCEx_InjectedConfigChannel() to 
                                                               configure a channel on injected group can impact the configuration of other channels previously set. */reuse of /*!< Specifies the number of ranks that will be converted within the injected group sequencer.
                                                      To use the injected group sequencer and convert several ranks, parameter 'ScanConvMode' must be enabled.
                                                      This parameter must be a number between Min_Data = 1 and Max_Data = 4.
                                                      Caution: this setting impacts the entire injected group. Therefore, call of HAL_ADCEx_InjectedConfigChannel() to 
                                                               configure a channel on injected group can impact the configuration of other channels previously set. */reuse of /*!< Defines the offset to be subtracted from the raw converted data (for channels set on injected group only).
                                                      Offset value must be a positive number.
                                                      Depending of ADC resolution selected (12, 10, 8 or 6 bits),
                                                      this parameter must be a number between Min_Data = 0x000 and Max_Data = 0xFFF, 0x3FF, 0xFF or 0x3F respectively. */reuse of /*!< Sampling time value to be set for the selected channel.
                                                      Unit: ADC clock cycles
                                                      Conversion time is the addition of sampling time and processing time (12 ADC clock cycles at ADC resolution 12 bits, 11 cycles at 10 bits, 9 cycles at 8 bits, 7 cycles at 6 bits).
                                                      This parameter can be a value of @ref ADC_sampling_times
                                                      Caution: This parameter updates the parameter property of the channel, that can be used into regular and/or injected groups.
                                                               If this same channel has been previously configured in the other group (regular/injected), it will be updated to last setting.
                                                      Note: In case of usage of internal measurement channels (VrefInt/Vbat/TempSensor),
                                                            sampling time constraints must be respected (sampling time can be adjusted in function of ADC clock frequency and sampling time setting)
                                                            Refer to device datasheet for timings values, parameters TS_vrefint, TS_temp (values rough order: 4us min). */reuse of /*!< Rank in the injected group sequencer
                                                      This parameter must be a value of @ref ADCEx_injected_rank
                                                      Note: In case of need to disable a channel or change order of conversion sequencer, rank containing a previous channel setting can be overwritten by the new channel setting (or parameter number of conversions can be adjusted) */reuse of /*!< Selection of ADC channel to configure
                                                      This parameter can be a value of @ref ADC_channels
                                                      Note: Depending on devices, some channels may not be available on package pins. Refer to device datasheet for channels availability. */reuse of /** 
  * @brief  ADC Configuration injected Channel structure definition
  * @note   Parameters of this structure are shared within 2 scopes:
  *          - Scope channel: InjectedChannel, InjectedRank, InjectedSamplingTime, InjectedOffset
  *          - Scope injected group (affects all channels of injected group): InjectedNbrOfConversion, InjectedDiscontinuousConvMode,
  *            AutoInjectedConv, ExternalTrigInjecConvEdge, ExternalTrigInjecConv.
  * @note   The setting of these parameters with function HAL_ADCEx_InjectedConfigChannel() is conditioned to ADC state.
  *         ADC state can be either:
  *          - For all parameters: ADC disabled
  *          - For all except parameters 'InjectedDiscontinuousConvMode' and 'AutoInjectedConv': ADC enabled without conversion on going on injected group.
  *          - For parameters 'ExternalTrigInjecConv' and 'ExternalTrigInjecConvEdge': ADC enabled, even with conversion on going on injected group.
  */reuse of /** @defgroup ADCEx_Exported_Types ADC Exported Types
  * @{
  */reuse of /** @addtogroup ADCEx
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    stm32f7xx_hal_adc.h
  * @author  MCD Application Team
  * @brief   Header file of ADC HAL module.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of ADC_AnalogWDGConfTypeDefreuse of HAL_ADC_GetErrorreuse of HAL_ADC_GetStatereuse of HAL_ADC_AnalogWDGConfigreuse of ADC_AnalogWDGConfTypeDef *reuse of AnalogWDGConfigreuse of HAL_ADC_ErrorCallbackreuse of HAL_ADC_LevelOutOfWindowCallbackreuse of HAL_ADC_ConvHalfCpltCallbackreuse of HAL_ADC_ConvCpltCallbackreuse of HAL_ADC_Stop_DMAreuse of HAL_ADC_Start_DMAreuse of HAL_ADC_IRQHandlerreuse of HAL_ADC_Stop_ITreuse of HAL_ADC_Start_ITreuse of HAL_ADC_PollForEventreuse of EventTypereuse of HAL_ADC_Stopreuse of HAL_ADC_MspDeInitreuse of HAL_ADC_MspInitreuse of declaration of ADC_HandleTypeDefreuse of DMA_Handlereuse of NbrOfCurrentConversionRankreuse of declaration of ADC_AnalogWDGConfTypeDefreuse of WatchdogNumberreuse of ITModereuse of LowThresholdreuse of HighThresholdreuse of WatchdogModereuse of declaration of ADC_ChannelConfTypeDefreuse of declaration of ADC_InitTypeDefreuse of definition of DMA_Handlereuse of definition of NbrOfCurrentConversionRankreuse of definition of WatchdogNumberreuse of definition of ITModereuse of definition of LowThresholdreuse of definition of HighThresholdreuse of definition of WatchdogModereuse of definition of Offsetreuse of definition of SamplingTimereuse of definition of Rankreuse of definition of DMAContinuousRequestsreuse of definition of ExternalTrigConvEdgereuse of definition of ExternalTrigConvreuse of definition of NbrOfDiscConversionreuse of definition of DiscontinuousConvModereuse of definition of NbrOfConversionreuse of definition of ContinuousConvModereuse of definition of EOCSelectionreuse of definition of ScanConvModereuse of definition of DataAlignreuse of definition of Resolutionreuse of definition of ClockPrescalerreuse of #define ADC_GET_RESOLUTION(__HANDLE__) (((__HANDLE__)->Instance->CR1) & ADC_CR1_RES)reuse of #define ADC_CR2_DMAContReq(_DMAContReq_MODE_) ((_DMAContReq_MODE_) << 9)reuse of #define ADC_CR2_EOCSelection(_EOCSelection_MODE_) ((_EOCSelection_MODE_) << 10)reuse of #define ADC_CR1_SCANCONV(_SCANCONV_MODE_) ((_SCANCONV_MODE_) << 8)reuse of #define ADC_CR1_DISCONTINUOUS(_NBR_DISCONTINUOUSCONV_) (((_NBR_DISCONTINUOUSCONV_) - 1) << ADC_CR1_DISCNUM_Pos)reuse of #define ADC_CR2_CONTINUOUS(_CONTINUOUS_MODE_) ((_CONTINUOUS_MODE_) << 1)reuse of #define ADC_SQR1_RK(_CHANNELNB_,_RANKNB_) (((uint32_t)((uint16_t)(_CHANNELNB_))) << (5 * ((_RANKNB_) - 13)))reuse of #define ADC_SQR2_RK(_CHANNELNB_,_RANKNB_) (((uint32_t)((uint16_t)(_CHANNELNB_))) << (5 * ((_RANKNB_) - 7)))reuse of #define ADC_SQR3_RK(_CHANNELNB_,_RANKNB_) (((uint32_t)((uint16_t)(_CHANNELNB_))) << (5 * ((_RANKNB_) - 1)))reuse of #define ADC_SMPR2(_SAMPLETIME_,_CHANNELNB_) ((_SAMPLETIME_) << (3 * ((uint32_t)((uint16_t)(_CHANNELNB_)))))reuse of #define ADC_SMPR1(_SAMPLETIME_,_CHANNELNB_) ((_SAMPLETIME_) << (3 * (((uint32_t)((uint16_t)(_CHANNELNB_))) - 10)))reuse of #define ADC_SQR1(_NbrOfConversion_) (((_NbrOfConversion_) - (uint8_t)1) << 20)reuse of #define IS_ADC_RANGE(__RESOLUTION__,__ADC_VALUE__) ((((__RESOLUTION__) == ADC_RESOLUTION_12B) && ((__ADC_VALUE__) <= ((uint32_t)0x0FFF))) || (((__RESOLUTION__) == ADC_RESOLUTION_10B) && ((__ADC_VALUE__) <= ((uint32_t)0x03FF))) || (((__RESOLUTION__) == ADC_RESOLUTION_8B) && ((__ADC_VALUE__) <= ((uint32_t)0x00FF))) || (((__RESOLUTION__) == ADC_RESOLUTION_6B) && ((__ADC_VALUE__) <= ((uint32_t)0x003F))))reuse of #define IS_ADC_REGULAR_DISC_NUMBER(__NUMBER__) (((__NUMBER__) >= ((uint32_t)1)) && ((__NUMBER__) <= ((uint32_t)8)))reuse of #define IS_ADC_REGULAR_LENGTH(__LENGTH__) (((__LENGTH__) >= ((uint32_t)1)) && ((__LENGTH__) <= ((uint32_t)16)))reuse of #define IS_ADC_THRESHOLD(__THRESHOLD__) ((__THRESHOLD__) <= ((uint32_t)0xFFF))reuse of #define IS_ADC_SCAN_MODE(__SCAN_MODE__) (((__SCAN_MODE__) == ADC_SCAN_DISABLE) || ((__SCAN_MODE__) == ADC_SCAN_ENABLE))reuse of #define IS_ADC_REGULAR_RANK(__RANK__) (((__RANK__) == ADC_REGULAR_RANK_1 ) || ((__RANK__) == ADC_REGULAR_RANK_2 ) || ((__RANK__) == ADC_REGULAR_RANK_3 ) || ((__RANK__) == ADC_REGULAR_RANK_4 ) || ((__RANK__) == ADC_REGULAR_RANK_5 ) || ((__RANK__) == ADC_REGULAR_RANK_6 ) || ((__RANK__) == ADC_REGULAR_RANK_7 ) || ((__RANK__) == ADC_REGULAR_RANK_8 ) || ((__RANK__) == ADC_REGULAR_RANK_9 ) || ((__RANK__) == ADC_REGULAR_RANK_10) || ((__RANK__) == ADC_REGULAR_RANK_11) || ((__RANK__) == ADC_REGULAR_RANK_12) || ((__RANK__) == ADC_REGULAR_RANK_13) || ((__RANK__) == ADC_REGULAR_RANK_14) || ((__RANK__) == ADC_REGULAR_RANK_15) || ((__RANK__) == ADC_REGULAR_RANK_16))reuse of #define IS_ADC_CHANNELS_TYPE(CHANNEL_TYPE) (((CHANNEL_TYPE) == ADC_ALL_CHANNELS) || ((CHANNEL_TYPE) == ADC_REGULAR_CHANNELS) || ((CHANNEL_TYPE) == ADC_INJECTED_CHANNELS))reuse of #define IS_ADC_ANALOG_WATCHDOG(__WATCHDOG__) (((__WATCHDOG__) == ADC_ANALOGWATCHDOG_SINGLE_REG) || ((__WATCHDOG__) == ADC_ANALOGWATCHDOG_SINGLE_INJEC) || ((__WATCHDOG__) == ADC_ANALOGWATCHDOG_SINGLE_REGINJEC) || ((__WATCHDOG__) == ADC_ANALOGWATCHDOG_ALL_REG) || ((__WATCHDOG__) == ADC_ANALOGWATCHDOG_ALL_INJEC) || ((__WATCHDOG__) == ADC_ANALOGWATCHDOG_ALL_REGINJEC) || ((__WATCHDOG__) == ADC_ANALOGWATCHDOG_NONE))reuse of #define IS_ADC_EVENT_TYPE(__EVENT__) (((__EVENT__) == ADC_AWD_EVENT) || ((__EVENT__) == ADC_OVR_EVENT))reuse of #define IS_ADC_EOCSelection(__EOCSelection__) (((__EOCSelection__) == ADC_EOC_SINGLE_CONV) || ((__EOCSelection__) == ADC_EOC_SEQ_CONV) || ((__EOCSelection__) == ADC_EOC_SINGLE_SEQ_CONV))reuse of #define IS_ADC_SAMPLE_TIME(__TIME__) (((__TIME__) == ADC_SAMPLETIME_3CYCLES) || ((__TIME__) == ADC_SAMPLETIME_15CYCLES) || ((__TIME__) == ADC_SAMPLETIME_28CYCLES) || ((__TIME__) == ADC_SAMPLETIME_56CYCLES) || ((__TIME__) == ADC_SAMPLETIME_84CYCLES) || ((__TIME__) == ADC_SAMPLETIME_112CYCLES) || ((__TIME__) == ADC_SAMPLETIME_144CYCLES) || ((__TIME__) == ADC_SAMPLETIME_480CYCLES))reuse of #define IS_ADC_DATA_ALIGN(__ALIGN__) (((__ALIGN__) == ADC_DATAALIGN_RIGHT) || ((__ALIGN__) == ADC_DATAALIGN_LEFT))reuse of #define IS_ADC_EXT_TRIG(__REGTRIG__) (((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T1_CC1) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T1_CC2) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T1_CC3) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T2_CC2) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T5_TRGO) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T4_CC4) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T3_CC4) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T8_TRGO) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T8_TRGO2) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T1_TRGO) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T1_TRGO2) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T2_TRGO) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T4_TRGO) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_T6_TRGO) || ((__REGTRIG__) == ADC_EXTERNALTRIGCONV_EXT_IT11) || ((__REGTRIG__) == ADC_SOFTWARE_START))reuse of #define IS_ADC_EXT_TRIG_EDGE(__EDGE__) (((__EDGE__) == ADC_EXTERNALTRIGCONVEDGE_NONE) || ((__EDGE__) == ADC_EXTERNALTRIGCONVEDGE_RISING) || ((__EDGE__) == ADC_EXTERNALTRIGCONVEDGE_FALLING) || ((__EDGE__) == ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING))reuse of #define IS_ADC_RESOLUTION(__RESOLUTION__) (((__RESOLUTION__) == ADC_RESOLUTION_12B) || ((__RESOLUTION__) == ADC_RESOLUTION_10B) || ((__RESOLUTION__) == ADC_RESOLUTION_8B) || ((__RESOLUTION__) == ADC_RESOLUTION_6B))reuse of #define IS_ADC_SAMPLING_DELAY(__DELAY__) (((__DELAY__) == ADC_TWOSAMPLINGDELAY_5CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_6CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_7CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_8CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_9CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_10CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_11CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_12CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_13CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_14CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_15CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_16CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_17CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_18CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_19CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_20CYCLES))reuse of #define IS_ADC_CLOCKPRESCALER(__ADC_CLOCK__) (((__ADC_CLOCK__) == ADC_CLOCK_SYNC_PCLK_DIV2) || ((__ADC_CLOCK__) == ADC_CLOCK_SYNC_PCLK_DIV4) || ((__ADC_CLOCK__) == ADC_CLOCK_SYNC_PCLK_DIV6) || ((__ADC_CLOCK__) == ADC_CLOCK_SYNC_PCLK_DIV8))reuse of #define IS_ADC_CHANNEL(CHANNEL) (((CHANNEL) <= ADC_CHANNEL_18) || ((CHANNEL) == ADC_CHANNEL_TEMPSENSOR) || ((CHANNEL) == ADC_INTERNAL_NONE))reuse of #define ADC_CLEAR_ERRORCODE(__HANDLE__) ((__HANDLE__)->ErrorCode = HAL_ADC_ERROR_NONE)reuse of #define ADC_STATE_CLR_SET MODIFY_REGreuse of #define ADC_IS_SOFTWARE_START_INJECTED(__HANDLE__) (((__HANDLE__)->Instance->CR2 & ADC_CR2_JEXTEN) == RESET)reuse of #define ADC_IS_SOFTWARE_START_REGULAR(__HANDLE__) (((__HANDLE__)->Instance->CR2 & ADC_CR2_EXTEN) == RESET)reuse of #define ADC_IS_ENABLE(__HANDLE__) ((( ((__HANDLE__)->Instance->SR & ADC_SR_ADONS) == ADC_SR_ADONS ) ) ? SET : RESET)reuse of #define ADC_TEMPSENSOR_DELAY_US ((uint32_t) 10U)reuse of #define ADC_STAB_DELAY_US ((uint32_t) 3U)reuse of #define __HAL_ADC_GET_FLAG(__HANDLE__,__FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__))reuse of #define __HAL_ADC_CLEAR_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->SR) = ~(__FLAG__))reuse of #define __HAL_ADC_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->CR1 & (__INTERRUPT__)) == (__INTERRUPT__))reuse of #define __HAL_ADC_DISABLE_IT(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->CR1) &= ~(__INTERRUPT__))reuse of #define __HAL_ADC_ENABLE_IT(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->CR1) |= (__INTERRUPT__))reuse of #define __HAL_ADC_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR2 &= ~ADC_CR2_ADON)reuse of #define __HAL_ADC_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR2 |= ADC_CR2_ADON)reuse of #define __HAL_ADC_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_ADC_STATE_RESET)reuse of #define ADC_INJECTED_CHANNELS ((uint32_t)0x00000003U)reuse of #define ADC_REGULAR_CHANNELS ((uint32_t)0x00000002U)reuse of #define ADC_ALL_CHANNELS ((uint32_t)0x00000001U)reuse of #define ADC_FLAG_OVR ((uint32_t)ADC_SR_OVR)reuse of #define ADC_FLAG_STRT ((uint32_t)ADC_SR_STRT)reuse of #define ADC_FLAG_JSTRT ((uint32_t)ADC_SR_JSTRT)reuse of #define ADC_FLAG_JEOC ((uint32_t)ADC_SR_JEOC)reuse of #define ADC_FLAG_EOC ((uint32_t)ADC_SR_EOC)reuse of #define ADC_FLAG_AWD ((uint32_t)ADC_SR_AWD)reuse of #define ADC_IT_OVR ((uint32_t)ADC_CR1_OVRIE)reuse of #define ADC_IT_JEOC ((uint32_t)ADC_CR1_JEOCIE)reuse of #define ADC_IT_AWD ((uint32_t)ADC_CR1_AWDIE)reuse of #define ADC_IT_EOC ((uint32_t)ADC_CR1_EOCIE)reuse of #define ADC_ANALOGWATCHDOG_NONE ((uint32_t)0x00000000U)reuse of #define ADC_ANALOGWATCHDOG_ALL_REGINJEC ((uint32_t)(ADC_CR1_AWDEN | ADC_CR1_JAWDEN))reuse of #define ADC_ANALOGWATCHDOG_ALL_INJEC ((uint32_t)ADC_CR1_JAWDEN)reuse of #define ADC_ANALOGWATCHDOG_ALL_REG ((uint32_t)ADC_CR1_AWDEN)reuse of #define ADC_ANALOGWATCHDOG_SINGLE_REGINJEC ((uint32_t)(ADC_CR1_AWDSGL | ADC_CR1_AWDEN | ADC_CR1_JAWDEN))reuse of #define ADC_ANALOGWATCHDOG_SINGLE_INJEC ((uint32_t)(ADC_CR1_AWDSGL | ADC_CR1_JAWDEN))reuse of #define ADC_ANALOGWATCHDOG_SINGLE_REG ((uint32_t)(ADC_CR1_AWDSGL | ADC_CR1_AWDEN))reuse of #define ADC_OVR_EVENT ((uint32_t)ADC_FLAG_OVR)reuse of #define ADC_AWD_EVENT ((uint32_t)ADC_FLAG_AWD)reuse of #define ADC_EOC_SINGLE_SEQ_CONV ((uint32_t)0x00000002U)reuse of #define ADC_EOC_SINGLE_CONV ((uint32_t)0x00000001U)reuse of #define ADC_EOC_SEQ_CONV ((uint32_t)0x00000000U)reuse of #define ADC_SAMPLETIME_480CYCLES ((uint32_t)ADC_SMPR1_SMP10)reuse of #define ADC_SAMPLETIME_144CYCLES ((uint32_t)(ADC_SMPR1_SMP10_2 | ADC_SMPR1_SMP10_1))reuse of #define ADC_SAMPLETIME_112CYCLES ((uint32_t)(ADC_SMPR1_SMP10_2 | ADC_SMPR1_SMP10_0))reuse of #define ADC_SAMPLETIME_84CYCLES ((uint32_t)ADC_SMPR1_SMP10_2)reuse of #define ADC_SAMPLETIME_56CYCLES ((uint32_t)(ADC_SMPR1_SMP10_1 | ADC_SMPR1_SMP10_0))reuse of #define ADC_SAMPLETIME_28CYCLES ((uint32_t)ADC_SMPR1_SMP10_1)reuse of #define ADC_SAMPLETIME_15CYCLES ((uint32_t)ADC_SMPR1_SMP10_0)reuse of #define ADC_CHANNEL_TEMPSENSOR ((uint32_t)(ADC_CHANNEL_18 | 0x10000000U))reuse of #define ADC_CHANNEL_VBAT ((uint32_t)ADC_CHANNEL_18)reuse of 102reuse of initializer for ShortRegData47reuse of initializer for ShortRegData46reuse of OTM8009A_CMD_RAMWRreuse of 44reuse of initializer for ShortRegData45reuse of OTM8009A_CMD_DISPONreuse of 41reuse of initializer for ShortRegData44reuse of OTM8009A_CMD_WRCABCMBreuse of 94reuse of initializer for ShortRegData43reuse of OTM8009A_CMD_WRCABCreuse of initializer for ShortRegData42reuse of OTM8009A_CMD_WRCTRLDreuse of 83reuse of initializer for ShortRegData41reuse of OTM8009A_CMD_WRDISBVreuse of 81reuse of initializer for ShortRegData40reuse of OTM8009A_CMD_MADCTRreuse of OTM8009A_MADCTR_MODE_LANDSCAPEreuse of 54reuse of initializer for ShortRegData39reuse of OTM8009A_CMD_COLMODreuse of OTM8009A_COLMOD_RGB888reuse of 58reuse of 119reuse of initializer for ShortRegData38reuse of OTM8009A_COLMOD_RGB565reuse of initializer for ShortRegData37reuse of OTM8009A_CMD_SLPOUTreuse of initializer for ShortRegData36reuse of initializer for ShortRegData35reuse of initializer for ShortRegData34reuse of initializer for ShortRegData33reuse of initializer for ShortRegData32reuse of initializer for ShortRegData31reuse of 176reuse of initializer for ShortRegData30reuse of initializer for ShortRegData29reuse of 166reuse of initializer for ShortRegData28reuse of initializer for ShortRegData27reuse of initializer for ShortRegData26reuse of initializer for ShortRegData25reuse of initializer for ShortRegData24reuse of 27reuse of initializer for ShortRegData23reuse of initializer for ShortRegData22reuse of 51reuse of initializer for ShortRegData21reuse of initializer for ShortRegData20reuse of 149reuse of initializer for ShortRegData19reuse of initializer for ShortRegData18reuse of initializer for ShortRegData17reuse of initializer for ShortRegData16reuse of initializer for ShortRegData15reuse of initializer for ShortRegData14reuse of initializer for ShortRegData13reuse of 78reuse of initializer for ShortRegData12reuse of initializer for ShortRegData11reuse of 180reuse of initializer for ShortRegData10reuse of 52reuse of initializer for ShortRegData9reuse of initializer for ShortRegData8reuse of 169reuse of initializer for ShortRegData7reuse of initializer for ShortRegData6reuse of initializer for ShortRegData5reuse of initializer for ShortRegData4reuse of 48reuse of initializer for ShortRegData3reuse of initializer for ShortRegData2reuse of initializer for ShortRegData1reuse of OTM8009A_CMD_PASETreuse of 43reuse of initializer for lcdRegData28reuse of OTM8009A_CMD_CASETreuse of 42reuse of initializer for lcdRegData27reuse of initializer for lcdRegData25reuse of 38reuse of initializer for lcdRegData24reuse of 37reuse of initializer for lcdRegData23reuse of initializer for lcdRegData22reuse of initializer for lcdRegData21reuse of initializer for lcdRegData20reuse of initializer for lcdRegData19reuse of initializer for lcdRegData18reuse of initializer for lcdRegData17reuse of initializer for lcdRegData16reuse of initializer for lcdRegData15reuse of initializer for lcdRegData14reuse of initializer for lcdRegData13reuse of initializer for lcdRegData12reuse of initializer for lcdRegData11reuse of initializer for lcdRegData10reuse of 24reuse of 59reuse of 60reuse of initializer for lcdRegData9reuse of 57reuse of initializer for lcdRegData8reuse of initializer for lcdRegData7reuse of 179reuse of initializer for lcdRegData6reuse of 121reuse of initializer for lcdRegData5reuse of initializer for lcdRegData4reuse of initializer for lcdRegData3reuse of #define ADC_CHANNEL_VREFINT ((uint32_t)ADC_CHANNEL_17)reuse of #define ADC_INTERNAL_NONE 0x80000000Ureuse of #define ADC_CHANNEL_18 ((uint32_t)(ADC_CR1_AWDCH_4 | ADC_CR1_AWDCH_1))reuse of #define ADC_CHANNEL_17 ((uint32_t)(ADC_CR1_AWDCH_4 | ADC_CR1_AWDCH_0))reuse of #define ADC_CHANNEL_16 ((uint32_t)ADC_CR1_AWDCH_4)reuse of #define ADC_CHANNEL_15 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0))reuse of #define ADC_CHANNEL_14 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1))reuse of #define ADC_CHANNEL_13 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_0))reuse of #define ADC_CHANNEL_12 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2))reuse of #define ADC_CHANNEL_11 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0))reuse of #define ADC_CHANNEL_10 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_1))reuse of #define ADC_CHANNEL_9 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_0))reuse of #define ADC_CHANNEL_7 ((uint32_t)(ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0))reuse of #define ADC_CHANNEL_6 ((uint32_t)(ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1))reuse of #define ADC_CHANNEL_5 ((uint32_t)(ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_0))reuse of #define ADC_CHANNEL_4 ((uint32_t)ADC_CR1_AWDCH_2)reuse of #define ADC_CHANNEL_3 ((uint32_t)(ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0))reuse of #define ADC_CHANNEL_2 ((uint32_t)ADC_CR1_AWDCH_1)reuse of #define ADC_CHANNEL_1 ((uint32_t)ADC_CR1_AWDCH_0)reuse of #define ADC_CHANNEL_0 ((uint32_t)0x00000000U)reuse of #define ADC_REGULAR_RANK_16 ((uint32_t)0x00000010)reuse of #define ADC_REGULAR_RANK_15 ((uint32_t)0x0000000F)reuse of #define ADC_REGULAR_RANK_14 ((uint32_t)0x0000000E)reuse of #define ADC_REGULAR_RANK_13 ((uint32_t)0x0000000D)reuse of #define ADC_REGULAR_RANK_12 ((uint32_t)0x0000000C)reuse of #define ADC_REGULAR_RANK_11 ((uint32_t)0x0000000B)reuse of #define ADC_REGULAR_RANK_10 ((uint32_t)0x0000000A)reuse of #define ADC_REGULAR_RANK_9 ((uint32_t)0x00000009)reuse of #define ADC_REGULAR_RANK_8 ((uint32_t)0x00000008)reuse of #define ADC_REGULAR_RANK_7 ((uint32_t)0x00000007)reuse of #define ADC_REGULAR_RANK_6 ((uint32_t)0x00000006)reuse of #define ADC_REGULAR_RANK_5 ((uint32_t)0x00000005)reuse of #define ADC_REGULAR_RANK_4 ((uint32_t)0x00000004)reuse of #define ADC_REGULAR_RANK_3 ((uint32_t)0x00000003)reuse of #define ADC_REGULAR_RANK_2 ((uint32_t)0x00000002)reuse of #define ADC_REGULAR_RANK_1 ((uint32_t)0x00000001)reuse of #define ADC_SCAN_ENABLE ((uint32_t)0x00000001)reuse of #define ADC_SCAN_DISABLE ((uint32_t)0x00000000)reuse of #define ADC_DATAALIGN_LEFT ((uint32_t)ADC_CR2_ALIGN)reuse of #define ADC_SOFTWARE_START ((uint32_t)ADC_CR2_EXTSEL + 1)reuse of #define ADC_EXTERNALTRIGCONV_EXT_IT11 ((uint32_t)ADC_CR2_EXTSEL)reuse of #define ADC_EXTERNALTRIGCONV_T6_TRGO ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_0))reuse of #define ADC_EXTERNALTRIGCONV_T4_TRGO ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2))reuse of #define ADC_EXTERNALTRIGCONV_T2_TRGO ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0))reuse of #define ADC_EXTERNALTRIGCONV_T1_TRGO2 ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_1))reuse of #define ADC_EXTERNALTRIGCONV_T1_TRGO ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_0))reuse of #define ADC_EXTERNALTRIGCONV_T8_TRGO2 ((uint32_t)ADC_CR2_EXTSEL_3)reuse of #define ADC_EXTERNALTRIGCONV_T8_TRGO ((uint32_t)(ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0))reuse of #define ADC_EXTERNALTRIGCONV_T3_CC4 ((uint32_t)(ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1))reuse of #define ADC_EXTERNALTRIGCONV_T4_CC4 ((uint32_t)(ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_0))reuse of #define ADC_EXTERNALTRIGCONV_T5_TRGO ((uint32_t)ADC_CR2_EXTSEL_2)reuse of #define ADC_EXTERNALTRIGCONV_T2_CC2 ((uint32_t)(ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0))reuse of #define ADC_EXTERNALTRIGCONV_T1_CC3 ((uint32_t)ADC_CR2_EXTSEL_1)reuse of #define ADC_EXTERNALTRIGCONV_T1_CC2 ((uint32_t)ADC_CR2_EXTSEL_0)reuse of #define ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING ((uint32_t)ADC_CR2_EXTEN)reuse of #define ADC_EXTERNALTRIGCONVEDGE_FALLING ((uint32_t)ADC_CR2_EXTEN_1)reuse of #define ADC_EXTERNALTRIGCONVEDGE_RISING ((uint32_t)ADC_CR2_EXTEN_0)reuse of #define ADC_RESOLUTION_6B ((uint32_t)ADC_CR1_RES)reuse of #define ADC_RESOLUTION_8B ((uint32_t)ADC_CR1_RES_1)reuse of #define ADC_RESOLUTION_10B ((uint32_t)ADC_CR1_RES_0)reuse of #define ADC_TWOSAMPLINGDELAY_20CYCLES ((uint32_t)ADC_CCR_DELAY)reuse of #define ADC_TWOSAMPLINGDELAY_19CYCLES ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1))reuse of #define ADC_TWOSAMPLINGDELAY_18CYCLES ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2 | ADC_CCR_DELAY_0))reuse of #define ADC_TWOSAMPLINGDELAY_17CYCLES ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2))reuse of #define ADC_TWOSAMPLINGDELAY_16CYCLES ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0))reuse of #define ADC_TWOSAMPLINGDELAY_15CYCLES ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_1))reuse of #define ADC_TWOSAMPLINGDELAY_14CYCLES ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_0))reuse of #define ADC_TWOSAMPLINGDELAY_13CYCLES ((uint32_t)ADC_CCR_DELAY_3)reuse of #define ADC_TWOSAMPLINGDELAY_12CYCLES ((uint32_t)(ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0))reuse of #define ADC_TWOSAMPLINGDELAY_11CYCLES ((uint32_t)(ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1))reuse of #define ADC_TWOSAMPLINGDELAY_10CYCLES ((uint32_t)(ADC_CCR_DELAY_2 | ADC_CCR_DELAY_0))reuse of #define ADC_TWOSAMPLINGDELAY_9CYCLES ((uint32_t)ADC_CCR_DELAY_2)reuse of #define ADC_TWOSAMPLINGDELAY_8CYCLES ((uint32_t)(ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0))reuse of #define ADC_TWOSAMPLINGDELAY_7CYCLES ((uint32_t)ADC_CCR_DELAY_1)reuse of #define ADC_TWOSAMPLINGDELAY_6CYCLES ((uint32_t)ADC_CCR_DELAY_0)reuse of #define ADC_TWOSAMPLINGDELAY_5CYCLES ((uint32_t)0x00000000U)reuse of #define ADC_CLOCK_SYNC_PCLK_DIV8 ((uint32_t)ADC_CCR_ADCPRE)reuse of #define ADC_CLOCK_SYNC_PCLK_DIV6 ((uint32_t)ADC_CCR_ADCPRE_1)reuse of #define ADC_CLOCK_SYNC_PCLK_DIV2 ((uint32_t)0x00000000U)reuse of #define HAL_ADC_ERROR_DMA ((uint32_t)0x04U)reuse of #define HAL_ADC_ERROR_OVR ((uint32_t)0x02U)reuse of #define HAL_ADC_ERROR_INTERNAL ((uint32_t)0x01U)reuse of #define HAL_ADC_ERROR_NONE ((uint32_t)0x00U)reuse of #define HAL_ADC_STATE_MULTIMODE_SLAVE ((uint32_t)0x00100000U)reuse of #define HAL_ADC_STATE_AWD3 ((uint32_t)0x00040000U)reuse of #define HAL_ADC_STATE_AWD2 ((uint32_t)0x00020000U)reuse of #define HAL_ADC_STATE_AWD1 ((uint32_t)0x00010000U)reuse of #define HAL_ADC_STATE_INJ_EOC ((uint32_t)0x00002000U)reuse of #define HAL_ADC_STATE_INJ_BUSY ((uint32_t)0x00001000U)reuse of #define HAL_ADC_STATE_REG_OVR ((uint32_t)0x00000400U)reuse of #define HAL_ADC_STATE_REG_EOC ((uint32_t)0x00000200U)reuse of #define HAL_ADC_STATE_REG_BUSY ((uint32_t)0x00000100U)reuse of #define HAL_ADC_STATE_ERROR_DMA ((uint32_t)0x00000040U)reuse of #define HAL_ADC_STATE_ERROR_CONFIG ((uint32_t)0x00000020U)reuse of #define HAL_ADC_STATE_ERROR_INTERNAL ((uint32_t)0x00000010U)reuse of #define HAL_ADC_STATE_TIMEOUT ((uint32_t)0x00000004U)reuse of #define HAL_ADC_STATE_BUSY_INTERNAL ((uint32_t)0x00000002U)reuse of #define HAL_ADC_STATE_READY ((uint32_t)0x00000001U)reuse of #define HAL_ADC_STATE_RESET ((uint32_t)0x00000000U)reuse of #define STM32F7xx_ADC_Hreuse of declaration of HAL_ADC_GetErrorreuse of declaration of HAL_ADC_GetStatereuse of declaration of HAL_ADC_AnalogWDGConfigreuse of declaration of AnalogWDGConfigreuse of declaration of HAL_ADC_ConfigChannelreuse of declaration of sConfigreuse of declaration of HAL_ADC_ErrorCallbackreuse of declaration of HAL_ADC_LevelOutOfWindowCallbackreuse of declaration of HAL_ADC_ConvHalfCpltCallbackreuse of declaration of HAL_ADC_ConvCpltCallbackreuse of declaration of HAL_ADC_GetValuereuse of declaration of HAL_ADC_Stop_DMAreuse of declaration of HAL_ADC_Start_DMAreuse of declaration of HAL_ADC_IRQHandlerreuse of declaration of HAL_ADC_Stop_ITreuse of declaration of HAL_ADC_Start_ITreuse of declaration of HAL_ADC_PollForEventreuse of declaration of EventTypereuse of declaration of HAL_ADC_PollForConversionreuse of declaration of HAL_ADC_Stopreuse of declaration of HAL_ADC_Startreuse of declaration of HAL_ADC_MspDeInitreuse of declaration of HAL_ADC_MspInitreuse of declaration of HAL_ADC_DeInitreuse of declaration of HAL_ADC_Initreuse of #define USE_HAL_ADC_REGISTER_CALLBACKS 0Ureuse of /* STM32F7xx_ADC_H */reuse of /** @defgroup ADC_Private_Functions ADC Private Functions
  * @{
  */reuse of /**
  * @brief Return resolution bits in CR1 register.
  * @param __HANDLE__ ADC handle
  * @retval None
  */reuse of /**
  * @brief  Enable the ADC DMA continuous request.
  * @param  _DMAContReq_MODE_ DMA continuous request mode.
  * @retval None
  */reuse of /**
  * @brief  Enable the ADC end of conversion selection.
  * @param  _EOCSelection_MODE_ End of conversion selection mode.
  * @retval None
  */reuse of /**
  * @brief  Enable ADC scan mode.
  * @param  _SCANCONV_MODE_ Scan conversion mode.
  * @retval None
  */reuse of /**
  * @brief  Configures the number of discontinuous conversions for the regular group channels.
  * @param  _NBR_DISCONTINUOUSCONV_ Number of discontinuous conversions.
  * @retval None
  */reuse of /**
  * @brief  Enable ADC continuous conversion mode.
  * @param  _CONTINUOUS_MODE_ Continuous mode.
  * @retval None
  */reuse of /**
  * @brief  Set the selected regular channel rank for rank between 13 and 16.
  * @param  _CHANNELNB_ Channel number.
  * @param  _RANKNB_ Rank number.    
  * @retval None
  */reuse of /**
  * @brief  Set the selected regular channel rank for rank between 7 and 12.
  * @param  _CHANNELNB_ Channel number.
  * @param  _RANKNB_ Rank number.    
  * @retval None
  */reuse of /**
  * @brief  Set the selected regular channel rank for rank between 1 and 6.
  * @param  _CHANNELNB_ Channel number.
  * @param  _RANKNB_ Rank number.    
  * @retval None
  */reuse of /**
  * @brief  Set the ADC's sample time for channel numbers between 0 and 9.
  * @param  _SAMPLETIME_ Sample time parameter.
  * @param  _CHANNELNB_ Channel number.  
  * @retval None
  */reuse of /**
  * @brief  Set the ADC's sample time for channel numbers between 10 and 18.
  * @param  _SAMPLETIME_ Sample time parameter.
  * @param  _CHANNELNB_ Channel number.  
  * @retval None
  */reuse of /**
  * @brief  Set ADC Regular channel sequence length.
  * @param  _NbrOfConversion_ Regular channel sequence length. 
  * @retval None
  */reuse of /**
  * @brief Clear ADC error code (set it to error code: "no error")
  * @param __HANDLE__ ADC handle
  * @retval None
  */reuse of /**
  * @brief Simultaneously clears and sets specific bits of the handle State
  * @note: ADC_STATE_CLR_SET() macro is merely aliased to generic macro MODIFY_REG(),
  *        the first parameter is the ADC handle State, the second parameter is the
  *        bit field to clear, the third and last parameter is the bit field to set.
  * @retval None
  */reuse of /**
  * @brief Test if conversion trigger of injected group is software start
  *        or external trigger.
  * @param __HANDLE__ ADC handle
  * @retval SET (software start) or RESET (external trigger)
  */reuse of /**
  * @brief Test if conversion trigger of regular group is software start
  *        or external trigger.
  * @param __HANDLE__ ADC handle
  * @retval SET (software start) or RESET (external trigger)
  */reuse of /**
  * @brief Verification of ADC state: enabled or disabled
  * @param __HANDLE__ ADC handle
  * @retval SET (ADC enabled) or RESET (ADC disabled)
  */reuse of /* Macro reserved for internal HAL driver usage, not intended to be used in
   code of final user */reuse of /** @defgroup ADC_Private_Macros ADC Private Macros
  * @{
  */reuse of /* Unit: us                                                                 */reuse of /* Maximum delay is 10us (refer to device datasheet, parameter tSTART).     */reuse of /* Delay for temperature sensor stabilization time.                         */reuse of /* Maximum delay is 1us (refer to device datasheet, parameter tSTAB).       */reuse of /* Delay for ADC stabilization time.                                        */reuse of /** @defgroup ADC_Private_Constants ADC Private Constants
  * @{
  */reuse of /* Peripheral State functions ***************************************************/reuse of /** @addtogroup ADC_Exported_Functions_Group4
  * @{
  */reuse of /** @addtogroup ADC_Exported_Functions_Group3
  * @{
  */reuse of /** @addtogroup ADC_Exported_Functions_Group2
  * @{
  */reuse of /* USE_HAL_ADC_REGISTER_CALLBACKS */reuse of /* Callbacks Register/UnRegister functions  ***********************************/reuse of /* Initialization/de-initialization functions ***********************************/reuse of /** @addtogroup ADC_Exported_Functions_Group1
  * @{
  */reuse of /** @addtogroup ADC_Exported_Functions
  * @{
  */reuse of /* Include ADC HAL Extension module */reuse of /**
  * @brief  Get the selected ADC's flag status.
  * @param  __HANDLE__ specifies the ADC Handle.
  * @param  __FLAG__ ADC flag.
  * @retval None
  */reuse of /**
  * @brief  Clear the ADC's pending flags.
  * @param  __HANDLE__ specifies the ADC Handle.
  * @param  __FLAG__ ADC flag.
  * @retval None
  */reuse of /** @brief  Check if the specified ADC interrupt source is enabled or disabled.
  * @param  __HANDLE__ specifies the ADC Handle.
  * @param  __INTERRUPT__ specifies the ADC interrupt source to check.
  * @retval The new state of __IT__ (TRUE or FALSE).
  */reuse of /**
  * @brief  Disable the ADC end of conversion interrupt.
  * @param  __HANDLE__ specifies the ADC Handle.
  * @param  __INTERRUPT__ ADC interrupt.
  * @retval None
  */reuse of /**
  * @brief  Enable the ADC end of conversion interrupt.
  * @param  __HANDLE__ specifies the ADC Handle.
  * @param  __INTERRUPT__ ADC Interrupt.
  * @retval None
  */reuse of /**
  * @brief  Disable the ADC peripheral.
  * @param  __HANDLE__ ADC handle
  * @retval None
  */reuse of /**
  * @brief  Enable the ADC peripheral.
  * @param  __HANDLE__ ADC handle
  * @retval None
  */reuse of /** @brief Reset ADC handle state
  * @param  __HANDLE__ ADC handle
  * @retval None
  */reuse of /*!< reserved for future use */reuse of /** @defgroup ADC_channels_type ADC Channels Type
  * @{
  */reuse of /** @defgroup ADC_flags_definition ADC Flags Definition
  * @{
  */reuse of /** @defgroup ADC_interrupts_definition ADC Interrupts Definition
  * @{
  */reuse of /** @defgroup ADC_analog_watchdog_selection ADC Analog Watchdog Selection
  * @{
  */reuse of /** @defgroup ADC_Event_type ADC Event Type
  * @{
  */reuse of /** @defgroup ADC_EOCSelection ADC EOC Selection
  * @{
  */reuse of /** @defgroup ADC_sampling_times ADC Sampling Times
  * @{
  */reuse of /** @defgroup ADC_channels ADC Common Channels
  * @{
  */reuse of /*!< ADC regular conversion rank 16 */reuse of /*!< ADC regular conversion rank 15 */reuse of /*!< ADC regular conversion rank 14 */reuse of /*!< ADC regular conversion rank 13 */reuse of /*!< ADC regular conversion rank 12 */reuse of /*!< ADC regular conversion rank 11 */reuse of /*!< ADC regular conversion rank 10 */reuse of /*!< ADC regular conversion rank 9  */reuse of /*!< ADC regular conversion rank 8  */reuse of /*!< ADC regular conversion rank 7  */reuse of /*!< ADC regular conversion rank 6  */reuse of /*!< ADC regular conversion rank 5  */reuse of /*!< ADC regular conversion rank 4  */reuse of /*!< ADC regular conversion rank 3  */reuse of /*!< ADC regular conversion rank 2  */reuse of /*!< ADC regular conversion rank 1  */reuse of /** @defgroup ADC_regular_rank ADC group regular sequencer rank
  * @{
  */reuse of /*!< Scan mode enabled  */reuse of /*!< Scan mode disabled */reuse of /** @defgroup ADC_Scan_mode ADC sequencer scan mode
  * @{
  */reuse of /** @defgroup ADC_Data_Align ADC Data Align
  * @{
  */reuse of /*       compatibility with other STM32 devices.                              */reuse of /* Note: Parameter ADC_SOFTWARE_START is a software parameter used for        */reuse of /** @defgroup ADC_External_trigger_Source_Regular ADC External Trigger Source Regular
  * @{
  */reuse of /** @defgroup ADC_External_trigger_edge_Regular ADC External Trigger Edge Regular
  * @{
  */reuse of /** @defgroup ADC_Resolution ADC Resolution
  * @{
  */reuse of /** @defgroup ADC_delay_between_2_sampling_phases ADC Delay Between 2 Sampling Phases
  * @{
  */reuse of /** @defgroup ADC_ClockPrescaler  ADC Clock Prescaler
  * @{
  */reuse of /*!< Invalid Callback error */reuse of /*!< DMA transfer error                                    */reuse of /*!< Overrun error                                         */reuse of /*!< ADC IP internal error: if problem of clocking, 
                                                          enable/disable, erroneous state                       */reuse of /*!< No error                                              */reuse of /** @defgroup ADC_Error_Code ADC Error Code
  * @{
  */reuse of /** @defgroup ADC_Exported_Constants ADC Exported Constants
  * @{
  */reuse of /*!< pointer to a ADC callback function */reuse of /**
  * @brief  HAL ADC Callback pointer definition
  */reuse of /*!< ADC Msp DeInit callback ID        */reuse of /*!< ADC Msp Init callback ID          */reuse of /*!< ADC group injected conversion complete callback ID */reuse of /*!< ADC error callback ID */reuse of /*!< ADC analog watchdog 1 callback ID */reuse of /*!< ADC conversion DMA half-transfer callback ID */reuse of /*!< ADC conversion complete callback ID */reuse of /**
  * @brief  HAL ADC Callback ID enumeration definition
  */reuse of /*!< ADC Msp DeInit callback */reuse of /*!< ADC Msp Init callback */reuse of /*!< ADC group injected conversion complete callback */reuse of /*!< ADC error callback */reuse of /*!< ADC analog watchdog 1 callback */reuse of /*!< ADC conversion DMA half-transfer callback */reuse of /*!< ADC conversion complete callback */reuse of /*!< ADC Error code */reuse of /*!< ADC communication state */reuse of /*!< ADC locking object */reuse of /*!< Pointer DMA Handler */reuse of /*!< ADC number of current conversion rank */reuse of /*!< ADC required parameters */reuse of /*!< Register base address */reuse of /** 
  * @brief  ADC handle Structure definition
  */reuse of /*!< Not available on STM32F7 device: ADC in multimode slave state, controlled by another ADC master ( */reuse of /* States of ADC multi-mode */reuse of /*!< Not available on STM32F7 device: Out-of-window occurrence of analog watchdog 3 */reuse of /*!< Not available on STM32F7 device: Out-of-window occurrence of analog watchdog 2 */reuse of /*!< Out-of-window occurrence of analog watchdog 1 */reuse of /* States of ADC analog watchdogs */reuse of /*!< Conversion data available on group injected */reuse of /*!< A conversion on group injected is ongoing or can occur (either by auto-injection mode,
                                                                       external trigger, low power auto power-on (if feature available), multimode ADC master control (if feature available)) */reuse of /* States of ADC group injected */reuse of /*!< Overrun occurrence */reuse of /*!< Conversion data available on group regular */reuse of /*!< A conversion on group regular is ongoing or can occur (either by continuous mode,
                                                                       external trigger, low power auto power-on (if feature available), multimode ADC master control (if feature available)) */reuse of /* States of ADC group regular */reuse of /*!< DMA error occurrence */reuse of /*!< Configuration error occurrence */reuse of /*!< Internal error occurrence */reuse of /* States of ADC errors */reuse of /*!< TimeOut occurrence */reuse of /*!< ADC is busy to internal process (initialization, calibration) */reuse of /*!< ADC peripheral ready for use */reuse of /*!< ADC not yet initialized or disabled */reuse of /* States of ADC global scope */reuse of /** 
  * @brief  HAL ADC state machine: ADC states definition (bitfields)
  */reuse of /*!< Reserved for future use, can be set to 0 */reuse of /*!< Specifies whether the analog watchdog is configured
                                   is interrupt mode or in polling mode.
                                   This parameter can be set to ENABLE or DISABLE */reuse of /*!< Configures ADC channel for the analog watchdog. 
                                   This parameter has an effect only if watchdog mode is configured on single channel 
                                   This parameter can be a value of @ref ADC_channels */reuse of /*!< Configures the ADC analog watchdog High threshold value.
                                   This parameter must be a 12-bit value. */reuse of /*!< Configures the ADC analog watchdog mode.
                                   This parameter can be a value of @ref ADC_analog_watchdog_selection */reuse of /*!< Sampling time value to be set for the selected channel.
                                        Unit: ADC clock cycles
                                        Conversion time is the addition of sampling time and processing time (12 ADC clock cycles at ADC resolution 12 bits, 11 cycles at 10 bits, 9 cycles at 8 bits, 7 cycles at 6 bits).
                                        This parameter can be a value of @ref ADC_sampling_times
                                        Caution: This parameter updates the parameter property of the channel, that can be used into regular and/or injected groups.
                                                 If this same channel has been previously configured in the other group (regular/injected), it will be updated to last setting.
                                        Note: In case of usage of internal measurement channels (VrefInt/Vbat/TempSensor),
                                              sampling time constraints must be respected (sampling time can be adjusted in function of ADC clock frequency and sampling time setting)
                                              Refer to device datasheet for timings values, parameters TS_vrefint, TS_temp (values rough order: 4us min). */reuse of /*!< Specifies the rank in the regular group sequencer.
                                        This parameter must be a number between Min_Data = 1 and Max_Data = 16 
                                        This parameter can be a value of @ref ADC_regular_rank */reuse of /*!< Specifies the channel to configure into ADC regular group.
                                        This parameter can be a value of @ref ADC_channels */reuse of /** 
  * @brief  Structure definition of ADC channel for regular group   
  * @note   The setting of these parameters with function HAL_ADC_ConfigChannel() is conditioned to ADC state.
  *         ADC can be either disabled or enabled without conversion on going on regular group.
  */reuse of /*!< Specifies whether the DMA requests are performed in one shot mode (DMA transfer stop when number of conversions is reached)
                                              or in Continuous mode (DMA transfer unlimited, whatever number of conversions).
                                              Note: In continuous mode, DMA must be configured in circular mode. Otherwise an overrun will be triggered when DMA buffer maximum pointer is reached.
                                              Note: This parameter must be modified when no conversion is on going on both regular and injected groups (ADC disabled, or ADC enabled without continuous mode or external trigger that could launch a conversion).
                                              This parameter can be set to ENABLE or DISABLE. */reuse of /*!< Selects the external trigger edge of regular group.
                                              If trigger is set to ADC_SOFTWARE_START, this parameter is discarded.
                                              This parameter can be a value of @ref ADC_External_trigger_edge_Regular */reuse of /*!< Selects the external event used to trigger the conversion start of regular group.
                                              If set to ADC_SOFTWARE_START, external triggers are disabled.
                                              If set to external trigger source, triggering is on event rising edge by default.
                                              This parameter can be a value of @ref ADC_External_trigger_Source_Regular */reuse of /*!< Specifies the number of discontinuous conversions in which the  main sequence of regular group (parameter NbrOfConversion) will be subdivided.
                                              If parameter 'DiscontinuousConvMode' is disabled, this parameter is discarded.
                                              This parameter must be a number between Min_Data = 1 and Max_Data = 8. */reuse of /*!< Specifies whether the conversions sequence of regular group is performed in Complete-sequence/Discontinuous-sequence (main sequence subdivided in successive parts).
                                              Discontinuous mode is used only if sequencer is enabled (parameter 'ScanConvMode'). If sequencer is disabled, this parameter is discarded.
                                              Discontinuous mode can be enabled only if continuous mode is disabled. If continuous mode is enabled, this parameter setting is discarded.
                                              This parameter can be set to ENABLE or DISABLE. */reuse of /*!< Specifies the number of ranks that will be converted within the regular group sequencer.
                                              To use regular group sequencer and convert several ranks, parameter 'ScanConvMode' must be enabled.
                                              This parameter must be a number between Min_Data = 1 and Max_Data = 16. */reuse of /*!< Specifies whether the conversion is performed in single mode (one conversion) or continuous mode for regular group,
                                              after the selected trigger occurred (software start or external trigger).
                                              This parameter can be set to ENABLE or DISABLE. */reuse of /*!< Specifies what EOC (End Of Conversion) flag is used for conversion by polling and interruption: end of conversion of each rank or complete sequence.
                                              This parameter can be a value of @ref ADC_EOCSelection.
                                              Note: For injected group, end of conversion (flag&IT) is raised only at the end of the sequence.
                                                    Therefore, if end of conversion is set to end of each conversion, injected group should not be used with interruption (HAL_ADCEx_InjectedStart_IT)
                                                    or polling (HAL_ADCEx_InjectedStart and HAL_ADCEx_InjectedPollForConversion). By the way, polling is still possible since driver will use an estimated timing for end of injected conversion.
                                              Note: If overrun feature is intended to be used, use ADC in mode 'interruption' (function HAL_ADC_Start_IT() ) with parameter EOCSelection set to end of each conversion or in mode 'transfer by DMA' (function HAL_ADC_Start_DMA()).
                                              If overrun feature is intended to be bypassed, use ADC in mode 'polling' or 'interruption' with parameter EOCSelection must be set to end of sequence */reuse of /*!< Configures the sequencer of regular and injected groups.
                                              This parameter can be associated to parameter 'DiscontinuousConvMode' to have main sequence subdivided in successive parts.
                                              If disabled: Conversion is performed in single mode (one channel converted, the one defined in rank 1).
                                                           Parameters 'NbrOfConversion' and 'InjectedNbrOfConversion' are discarded (equivalent to set to 1).
                                              If enabled:  Conversions are performed in sequence mode (multiple ranks defined by 'NbrOfConversion'/'InjectedNbrOfConversion' and each channel rank).
                                                           Scan direction is upward: from rank1 to rank 'n'.
                                              This parameter can be a value of @ref ADC_Scan_mode.
                                              This parameter can be set to ENABLE or DISABLE */reuse of /*!< Specifies ADC data alignment to right (MSB on register bit 11 and LSB on register bit 0) (default setting)
                                              or to left (if regular group: MSB on register bit 15 and LSB on register bit 4, if injected group (MSB kept as signed value due to potential negative value after offset application): MSB on register bit 14 and LSB on register bit 3).
                                              This parameter can be a value of @ref ADC_Data_Align */reuse of /*!< Configures the ADC resolution.
                                              This parameter can be a value of @ref ADC_Resolution */reuse of /*!< Select ADC clock prescaler. The clock is common for 
                                              all the ADCs.
                                              This parameter can be a value of @ref ADC_ClockPrescaler */reuse of /** 
  * @brief  Structure definition of ADC and regular group initialization 
  * @note   Parameters of this structure are shared within 2 scopes:
  *          - Scope entire ADC (affects regular and injected groups): ClockPrescaler, Resolution, ScanConvMode, DataAlign, ScanConvMode, EOCSelection, LowPowerAutoWait, LowPowerAutoPowerOff, ChannelsBank.
  *          - Scope regular group: ContinuousConvMode, NbrOfConversion, DiscontinuousConvMode, NbrOfDiscConversion, ExternalTrigConvEdge, ExternalTrigConv.
  * @note   The setting of these parameters with function HAL_ADC_Init() is conditioned to ADC state.
  *         ADC state can be either:
  *          - For all parameters: ADC disabled
  *          - For all parameters except 'Resolution', 'ScanConvMode', 'DiscontinuousConvMode', 'NbrOfDiscConversion' : ADC enabled without conversion on going on regular group.
  *          - For parameters 'ExternalTrigConv' and 'ExternalTrigConvEdge': ADC enabled, even with conversion on going.
  *         If ADC is not in the appropriate state to modify some parameters, these parameters setting is bypassed
  *         without error reporting (as it can be the expected behaviour in case of intended action to update another parameter (which fulfills the ADC state condition) on the fly).
  */reuse of /** @defgroup ADC_Exported_Types ADC Exported Types
  * @{
  */reuse of /** @addtogroup ADC
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    stm32f7xx_hal_adc.h
  * @author  MCD Application Team
  * @brief   Header file of ADC HAL extension module.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of HAL_DMA2D_StateTypeDefreuse of DMA2D_CLUTCfgTypeDefreuse of HAL_DMA2D_GetErrorreuse of hdma2dreuse of HAL_DMA2D_GetStatereuse of HAL_DMA2D_ConfigDeadTimereuse of DeadTimereuse of HAL_DMA2D_DisableDeadTimereuse of HAL_DMA2D_EnableDeadTimereuse of HAL_DMA2D_ProgramLineEventreuse of Linereuse of HAL_DMA2D_ConfigCLUTreuse of CLUTCfgreuse of LayerIdxreuse of HAL_DMA2D_CLUTLoadingCpltCallbackreuse of HAL_DMA2D_LineEventCallbackreuse of HAL_DMA2D_IRQHandlerreuse of HAL_DMA2D_CLUTLoading_Resumereuse of HAL_DMA2D_CLUTLoading_Suspendreuse of HAL_DMA2D_CLUTLoading_Abortreuse of HAL_DMA2D_CLUTLoad_ITreuse of HAL_DMA2D_CLUTLoadreuse of HAL_DMA2D_CLUTStartLoad_ITreuse of DMA2D_CLUTCfgTypeDef *reuse of HAL_DMA2D_CLUTStartLoadreuse of HAL_DMA2D_EnableCLUTreuse of HAL_DMA2D_Abortreuse of HAL_DMA2D_Resumereuse of HAL_DMA2D_Suspendreuse of HAL_DMA2D_BlendingStart_ITreuse of SrcAddress1reuse of SrcAddress2reuse of Widthreuse of Heightreuse of HAL_DMA2D_Start_ITreuse of pdatareuse of HAL_DMA2D_BlendingStartreuse of HAL_DMA2D_MspDeInitreuse of HAL_DMA2D_MspInitreuse of HAL_DMA2D_DeInitreuse of declaration of DMA2D_HandleTypeDefreuse of definition of __DMA2D_HandleTypeDefreuse of declaration of HAL_DMA2D_StateTypeDefreuse of HAL_DMA2D_STATE_RESETreuse of HAL_DMA2D_STATE_READYreuse of HAL_DMA2D_STATE_BUSYreuse of HAL_DMA2D_STATE_TIMEOUTreuse of HAL_DMA2D_STATE_ERRORreuse of HAL_DMA2D_STATE_SUSPENDreuse of declaration of DMA2D_LayerCfgTypeDefreuse of RedBlueSwapreuse of AlphaInvertedreuse of declaration of DMA2D_InitTypeDefreuse of declaration of DMA2D_CLUTCfgTypeDefreuse of CLUTColorModereuse of pCLUTreuse of volatile HAL_DMA2D_StateTypeDefreuse of definition of LayerCfgreuse of definition of RedBlueSwapreuse of definition of AlphaInvertedreuse of definition of InputAlphareuse of definition of AlphaModereuse of definition of InputColorModereuse of definition of InputOffsetreuse of definition of OutputOffsetreuse of definition of ColorModereuse of definition of CLUTColorModereuse of definition of pCLUTreuse of #define IS_DMA2D_GET_FLAG(FLAG) (((FLAG) == DMA2D_FLAG_CTC) || ((FLAG) == DMA2D_FLAG_CAE) || ((FLAG) == DMA2D_FLAG_TW) || ((FLAG) == DMA2D_FLAG_TC) || ((FLAG) == DMA2D_FLAG_TE) || ((FLAG) == DMA2D_FLAG_CE))reuse of #define IS_DMA2D_IT(IT) (((IT) == DMA2D_IT_CTC) || ((IT) == DMA2D_IT_CAE) || ((IT) == DMA2D_IT_TW) || ((IT) == DMA2D_IT_TC) || ((IT) == DMA2D_IT_TE) || ((IT) == DMA2D_IT_CE))reuse of #define IS_DMA2D_LINEWATERMARK(LineWatermark) ((LineWatermark) <= DMA2D_LINE_WATERMARK_MAX)reuse of #define IS_DMA2D_CLUT_SIZE(CLUT_SIZE) ((CLUT_SIZE) <= DMA2D_CLUT_SIZE)reuse of #define IS_DMA2D_CLUT_CM(CLUT_CM) (((CLUT_CM) == DMA2D_CCM_ARGB8888) || ((CLUT_CM) == DMA2D_CCM_RGB888))reuse of #define IS_DMA2D_RB_SWAP(RB_Swap) (((RB_Swap) == DMA2D_RB_REGULAR) || ((RB_Swap) == DMA2D_RB_SWAP))reuse of #define IS_DMA2D_ALPHA_INVERTED(Alpha_Inverted) (((Alpha_Inverted) == DMA2D_REGULAR_ALPHA) || ((Alpha_Inverted) == DMA2D_INVERTED_ALPHA))reuse of #define IS_DMA2D_ALPHA_MODE(AlphaMode) (((AlphaMode) == DMA2D_NO_MODIF_ALPHA) || ((AlphaMode) == DMA2D_REPLACE_ALPHA) || ((AlphaMode) == DMA2D_COMBINE_ALPHA))reuse of #define IS_DMA2D_INPUT_COLOR_MODE(INPUT_CM) (((INPUT_CM) == DMA2D_INPUT_ARGB8888) || ((INPUT_CM) == DMA2D_INPUT_RGB888) || ((INPUT_CM) == DMA2D_INPUT_RGB565) || ((INPUT_CM) == DMA2D_INPUT_ARGB1555) || ((INPUT_CM) == DMA2D_INPUT_ARGB4444) || ((INPUT_CM) == DMA2D_INPUT_L8) || ((INPUT_CM) == DMA2D_INPUT_AL44) || ((INPUT_CM) == DMA2D_INPUT_AL88) || ((INPUT_CM) == DMA2D_INPUT_L4) || ((INPUT_CM) == DMA2D_INPUT_A8) || ((INPUT_CM) == DMA2D_INPUT_A4))reuse of #define IS_DMA2D_OFFSET(OOFFSET) ((OOFFSET) <= DMA2D_OFFSET)reuse of #define IS_DMA2D_PIXEL(PIXEL) ((PIXEL) <= DMA2D_PIXEL)reuse of #define IS_DMA2D_LINE(LINE) ((LINE) <= DMA2D_LINE)reuse of #define IS_DMA2D_COLOR(COLOR) ((COLOR) <= DMA2D_COLOR_VALUE)reuse of #define IS_DMA2D_CMODE(MODE_ARGB) (((MODE_ARGB) == DMA2D_OUTPUT_ARGB8888) || ((MODE_ARGB) == DMA2D_OUTPUT_RGB888) || ((MODE_ARGB) == DMA2D_OUTPUT_RGB565) || ((MODE_ARGB) == DMA2D_OUTPUT_ARGB1555) || ((MODE_ARGB) == DMA2D_OUTPUT_ARGB4444))reuse of #define IS_DMA2D_MODE(MODE) (((MODE) == DMA2D_M2M) || ((MODE) == DMA2D_M2M_PFC) || ((MODE) == DMA2D_M2M_BLEND) || ((MODE) == DMA2D_R2M))reuse of #define IS_DMA2D_LAYER(LAYER) (((LAYER) == DMA2D_BACKGROUND_LAYER) || ((LAYER) == DMA2D_FOREGROUND_LAYER))reuse of #define DMA2D_CLUT_SIZE (DMA2D_FGPFCCR_CS >> 8U)reuse of #define DMA2D_LINE DMA2D_NLR_NLreuse of #define DMA2D_PIXEL (DMA2D_NLR_PL >> 16U)reuse of #define DMA2D_OFFSET DMA2D_FGOR_LOreuse of #define DMA2D_FOREGROUND_LAYER 0x00000001Ureuse of #define DMA2D_BACKGROUND_LAYER 0x00000000Ureuse of #define DMA2D_MAX_LAYER 2Ureuse of #define DMA2D_COLOR_VALUE 0x000000FFUreuse of #define DMA2D_LINE_WATERMARK_MAX DMA2D_LWR_LWreuse of #define __HAL_DMA2D_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CR & (__INTERRUPT__))reuse of #define __HAL_DMA2D_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__))reuse of #define __HAL_DMA2D_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CR |= (__INTERRUPT__))reuse of #define __HAL_DMA2D_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->IFCR = (__FLAG__))reuse of #define __HAL_DMA2D_GET_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->ISR & (__FLAG__))reuse of #define __HAL_DMA2D_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= DMA2D_CR_START)reuse of #define __HAL_DMA2D_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DMA2D_STATE_RESET)reuse of #define DMA2D_FLAG_TE DMA2D_ISR_TEIFreuse of #define DMA2D_FLAG_TC DMA2D_ISR_TCIFreuse of #define DMA2D_FLAG_TW DMA2D_ISR_TWIFreuse of #define DMA2D_FLAG_CAE DMA2D_ISR_CAEIFreuse of #define DMA2D_FLAG_CTC DMA2D_ISR_CTCIFreuse of #define DMA2D_FLAG_CE DMA2D_ISR_CEIFreuse of #define DMA2D_IT_TE DMA2D_CR_TEIEreuse of #define DMA2D_IT_TC DMA2D_CR_TCIEreuse of #define DMA2D_IT_TW DMA2D_CR_TWIEreuse of #define DMA2D_IT_CAE DMA2D_CR_CAEIEreuse of #define DMA2D_IT_CTC DMA2D_CR_CTCIEreuse of #define DMA2D_IT_CE DMA2D_CR_CEIEreuse of #define DMA2D_CCM_RGB888 0x00000001Ureuse of #define DMA2D_CCM_ARGB8888 0x00000000Ureuse of #define DMA2D_RB_SWAP 0x00000001Ureuse of #define DMA2D_RB_REGULAR 0x00000000Ureuse of #define DMA2D_INVERTED_ALPHA 0x00000001Ureuse of #define DMA2D_REGULAR_ALPHA 0x00000000Ureuse of #define DMA2D_COMBINE_ALPHA 0x00000002Ureuse of #define DMA2D_REPLACE_ALPHA 0x00000001Ureuse of #define DMA2D_INPUT_A4 0x0000000AUreuse of #define DMA2D_INPUT_A8 0x00000009Ureuse of #define DMA2D_INPUT_L4 0x00000008Ureuse of #define DMA2D_INPUT_AL88 0x00000007Ureuse of #define DMA2D_INPUT_AL44 0x00000006Ureuse of #define DMA2D_INPUT_L8 0x00000005Ureuse of #define DMA2D_INPUT_ARGB4444 0x00000004Ureuse of #define DMA2D_INPUT_ARGB1555 0x00000003Ureuse of #define DMA2D_OUTPUT_ARGB4444 DMA2D_OPFCCR_CM_2reuse of #define DMA2D_OUTPUT_ARGB1555 (DMA2D_OPFCCR_CM_0|DMA2D_OPFCCR_CM_1)reuse of #define DMA2D_OUTPUT_RGB565 DMA2D_OPFCCR_CM_1reuse of #define DMA2D_OUTPUT_RGB888 DMA2D_OPFCCR_CM_0reuse of #define DMA2D_M2M_BLEND DMA2D_CR_MODE_1reuse of #define DMA2D_M2M 0x00000000Ureuse of #define HAL_DMA2D_ERROR_TIMEOUT 0x00000020Ureuse of #define HAL_DMA2D_ERROR_CAE 0x00000004Ureuse of #define HAL_DMA2D_ERROR_CE 0x00000002Ureuse of #define HAL_DMA2D_ERROR_TE 0x00000001Ureuse of #define HAL_DMA2D_ERROR_NONE 0x00000000Ureuse of #define STM32F7xx_HAL_DMA2D_Hreuse of declaration of HAL_DMA2D_GetErrorreuse of declaration of hdma2dreuse of declaration of HAL_DMA2D_GetStatereuse of declaration of HAL_DMA2D_ConfigDeadTimereuse of declaration of DeadTimereuse of declaration of HAL_DMA2D_DisableDeadTimereuse of declaration of HAL_DMA2D_EnableDeadTimereuse of declaration of HAL_DMA2D_ProgramLineEventreuse of declaration of Linereuse of declaration of HAL_DMA2D_ConfigCLUTreuse of declaration of CLUTCfgreuse of declaration of LayerIdxreuse of declaration of HAL_DMA2D_ConfigLayerreuse of declaration of HAL_DMA2D_CLUTLoadingCpltCallbackreuse of declaration of HAL_DMA2D_LineEventCallbackreuse of declaration of HAL_DMA2D_IRQHandlerreuse of declaration of HAL_DMA2D_PollForTransferreuse of declaration of HAL_DMA2D_CLUTLoading_Resumereuse of declaration of HAL_DMA2D_CLUTLoading_Suspendreuse of declaration of HAL_DMA2D_CLUTLoading_Abortreuse of declaration of HAL_DMA2D_CLUTLoad_ITreuse of declaration of HAL_DMA2D_CLUTLoadreuse of declaration of HAL_DMA2D_CLUTStartLoad_ITreuse of declaration of HAL_DMA2D_CLUTStartLoadreuse of declaration of HAL_DMA2D_EnableCLUTreuse of declaration of HAL_DMA2D_Abortreuse of declaration of HAL_DMA2D_Resumereuse of declaration of HAL_DMA2D_Suspendreuse of declaration of HAL_DMA2D_BlendingStart_ITreuse of declaration of SrcAddress1reuse of declaration of SrcAddress2reuse of declaration of Widthreuse of declaration of Heightreuse of declaration of HAL_DMA2D_Start_ITreuse of declaration of pdatareuse of declaration of HAL_DMA2D_BlendingStartreuse of declaration of HAL_DMA2D_Startreuse of declaration of HAL_DMA2D_MspDeInitreuse of declaration of HAL_DMA2D_MspInitreuse of declaration of HAL_DMA2D_DeInitreuse of declaration of HAL_DMA2D_Initreuse of #define USE_HAL_DMA2D_REGISTER_CALLBACKS 0Ureuse of /* STM32F7xx_HAL_DMA2D_H */reuse of /* defined (DMA2D) */reuse of /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */reuse of /** @defgroup DMA2D_Private_Macros DMA2D Private Macros
  * @{
  */reuse of /*!< DMA2D maximum CLUT size */reuse of /** @defgroup DMA2D_CLUT_Size DMA2D CLUT Size
  * @{
  */reuse of /*!< DMA2D maximum number of lines           */reuse of /*!< DMA2D maximum number of pixels per line */reuse of /** @defgroup DMA2D_Size DMA2D Size
  * @{
  */reuse of /*!< maximum Line Offset */reuse of /** @defgroup DMA2D_Offset DMA2D Offset
  * @{
  */reuse of /*!< DMA2D Foreground Layer (layer 1) */reuse of /*!< DMA2D Background Layer (layer 0) */reuse of /** @defgroup DMA2D_Layers DMA2D Layers
  * @{
  */reuse of /*!< DMA2D maximum number of layers */reuse of /** @defgroup DMA2D_Max_Layer DMA2D Maximum Number of Layers
  * @{
  */reuse of /*!< Color value mask */reuse of /** @defgroup DMA2D_Color_Value DMA2D Color Value
  * @{
  */reuse of /*!< DMA2D maximum line watermark */reuse of /** @defgroup DMA2D_Maximum_Line_WaterMark DMA2D Maximum Line Watermark
  * @{
  */reuse of /** @addtogroup DMA2D_Private_Constants DMA2D Private Constants
  * @{
  */reuse of /** @addtogroup DMA2D_Exported_Functions_Group4 Peripheral State and Error functions
  * @{
  */reuse of /** @addtogroup DMA2D_Exported_Functions_Group3 Peripheral Control functions
  * @{
  */reuse of /** @addtogroup DMA2D_Exported_Functions_Group2 IO operation functions
  * @{
  */reuse of /* USE_HAL_DMA2D_REGISTER_CALLBACKS */reuse of /* Initialization and de-initialization functions *******************************/reuse of /** @addtogroup DMA2D_Exported_Functions_Group1 Initialization and de-initialization functions
  * @{
  */reuse of /** @addtogroup DMA2D_Exported_Functions DMA2D Exported Functions
  * @{
  */reuse of /**
  * @brief  Check whether the specified DMA2D interrupt source is enabled or not.
  * @param  __HANDLE__ DMA2D handle
  * @param  __INTERRUPT__ specifies the DMA2D interrupt source to check.
  *          This parameter can be one of the following values:
  *            @arg DMA2D_IT_CE:  Configuration error interrupt mask
  *            @arg DMA2D_IT_CTC: CLUT transfer complete interrupt mask
  *            @arg DMA2D_IT_CAE: CLUT access error interrupt mask
  *            @arg DMA2D_IT_TW:  Transfer Watermark interrupt mask
  *            @arg DMA2D_IT_TC:  Transfer complete interrupt mask
  *            @arg DMA2D_IT_TE:  Transfer error interrupt mask
  * @retval The state of INTERRUPT source.
  */reuse of /**
  * @brief  Disable the specified DMA2D interrupts.
  * @param  __HANDLE__ DMA2D handle
  * @param __INTERRUPT__ specifies the DMA2D interrupt sources to be disabled.
  *          This parameter can be any combination of the following values:
  *            @arg DMA2D_IT_CE:  Configuration error interrupt mask
  *            @arg DMA2D_IT_CTC: CLUT transfer complete interrupt mask
  *            @arg DMA2D_IT_CAE: CLUT access error interrupt mask
  *            @arg DMA2D_IT_TW:  Transfer Watermark interrupt mask
  *            @arg DMA2D_IT_TC:  Transfer complete interrupt mask
  *            @arg DMA2D_IT_TE:  Transfer error interrupt mask
  * @retval None
  */reuse of /**
  * @brief  Enable the specified DMA2D interrupts.
  * @param  __HANDLE__ DMA2D handle
  * @param __INTERRUPT__ specifies the DMA2D interrupt sources to be enabled.
  *          This parameter can be any combination of the following values:
  *            @arg DMA2D_IT_CE:  Configuration error interrupt mask
  *            @arg DMA2D_IT_CTC: CLUT transfer complete interrupt mask
  *            @arg DMA2D_IT_CAE: CLUT access error interrupt mask
  *            @arg DMA2D_IT_TW:  Transfer Watermark interrupt mask
  *            @arg DMA2D_IT_TC:  Transfer complete interrupt mask
  *            @arg DMA2D_IT_TE:  Transfer error interrupt mask
  * @retval None
  */reuse of /**
  * @brief  Clear the DMA2D pending flags.
  * @param  __HANDLE__ DMA2D handle
  * @param  __FLAG__ specifies the flag to clear.
  *          This parameter can be any combination of the following values:
  *            @arg DMA2D_FLAG_CE:  Configuration error flag
  *            @arg DMA2D_FLAG_CTC: CLUT transfer complete flag
  *            @arg DMA2D_FLAG_CAE: CLUT access error flag
  *            @arg DMA2D_FLAG_TW:  Transfer Watermark flag
  *            @arg DMA2D_FLAG_TC:  Transfer complete flag
  *            @arg DMA2D_FLAG_TE:  Transfer error flag
  * @retval None
  */reuse of /**
  * @brief  Get the DMA2D pending flags.
  * @param  __HANDLE__ DMA2D handle
  * @param  __FLAG__ flag to check.
  *          This parameter can be any combination of the following values:
  *            @arg DMA2D_FLAG_CE:  Configuration error flag
  *            @arg DMA2D_FLAG_CTC: CLUT transfer complete flag
  *            @arg DMA2D_FLAG_CAE: CLUT access error flag
  *            @arg DMA2D_FLAG_TW:  Transfer Watermark flag
  *            @arg DMA2D_FLAG_TC:  Transfer complete flag
  *            @arg DMA2D_FLAG_TE:  Transfer error flag
  * @retval The state of FLAG.
  */reuse of /**
  * @brief  Enable the DMA2D.
  * @param  __HANDLE__ DMA2D handle
  * @retval None.
  */reuse of /** @brief Reset DMA2D handle state
  * @param  __HANDLE__ specifies the DMA2D handle.
  * @retval None
  */reuse of /** @defgroup DMA2D_Exported_Macros DMA2D Exported Macros
  * @{
  */reuse of /*!< DMA2D CLUT loading completion callback ID */reuse of /*!< DMA2D line event callback ID              */reuse of /*!< DMA2D transfer error callback ID          */reuse of /*!< DMA2D transfer complete callback ID       */reuse of /*!< DMA2D MspDeInit callback ID               */reuse of /*!< DMA2D MspInit callback ID                 */reuse of /**
  * @brief  HAL DMA2D common Callback ID enumeration definition
  */reuse of /*!< Transfer Complete Interrupt Flag */reuse of /*!< Transfer Watermark Interrupt Flag */reuse of /*!< CLUT Access Error Interrupt Flag */reuse of /*!< Configuration Error Interrupt Flag */reuse of /** @defgroup DMA2D_Flags DMA2D Flags
  * @{
  */reuse of /*!< Transfer Error Interrupt */reuse of /*!< Transfer Complete Interrupt */reuse of /*!< Transfer Watermark Interrupt */reuse of /*!< CLUT Access Error Interrupt */reuse of /*!< CLUT Transfer Complete Interrupt */reuse of /*!< Configuration Error Interrupt */reuse of /** @defgroup DMA2D_Interrupts DMA2D Interrupts
  * @{
  */reuse of /*!< RGB888 DMA2D CLUT color mode   */reuse of /*!< ARGB8888 DMA2D CLUT color mode */reuse of /** @defgroup DMA2D_CLUT_CM DMA2D CLUT Color Mode
  * @{
  */reuse of /*!< Select swap mode (BGR or ABGR) */reuse of /*!< Select regular mode (RGB or ARGB) */reuse of /** @defgroup DMA2D_RB_Swap DMA2D Red and Blue Swap
  * @{
  */reuse of /*!< Invert the alpha channel value */reuse of /*!< No modification of the alpha channel value */reuse of /** @defgroup DMA2D_Alpha_Inverted DMA2D Alpha Inversion
  * @{
  */reuse of /*!< Replace original alpha channel value by programmed alpha value
                                                      with original alpha channel value                              */reuse of /*!< Replace original alpha channel value by programmed alpha value */reuse of /*!< No modification of the alpha channel value                     */reuse of /** @defgroup DMA2D_Alpha_Mode DMA2D Alpha Mode
  * @{
  */reuse of /*!< A4 color mode       */reuse of /*!< A8 color mode       */reuse of /*!< L4 color mode       */reuse of /*!< AL88 color mode     */reuse of /*!< AL44 color mode     */reuse of /*!< L8 color mode       */reuse of /*!< ARGB4444 color mode */reuse of /*!< ARGB1555 color mode */reuse of /*!< RGB565 color mode   */reuse of /*!< RGB888 color mode   */reuse of /*!< ARGB8888 color mode */reuse of /** @defgroup DMA2D_Input_Color_Mode DMA2D Input Color Mode
  * @{
  */reuse of /*!< ARGB4444 DMA2D color mode */reuse of /*!< ARGB1555 DMA2D color mode */reuse of /*!< RGB565 DMA2D color mode   */reuse of /*!< RGB888 DMA2D color mode   */reuse of /*!< ARGB8888 DMA2D color mode */reuse of /** @defgroup DMA2D_Output_Color_Mode DMA2D Output Color Mode
  * @{
  */reuse of /*!< DMA2D register to memory transfer mode */reuse of /*!< DMA2D memory to memory with blending transfer mode */reuse of /*!< DMA2D memory to memory with pixel format conversion transfer mode */reuse of /*!< DMA2D memory to memory transfer mode */reuse of /** @defgroup DMA2D_Mode DMA2D Mode
  * @{
  */reuse of /* USE_HAL_UART_REGISTER_CALLBACKS */reuse of /*!< Invalid callback error  */reuse of /*!< Timeout error        */reuse of /*!< CLUT access error    */reuse of /*!< Configuration error  */reuse of /*!< Transfer error       */reuse of /*!< No error             */reuse of /** @defgroup DMA2D_Error_Code DMA2D Error Code
  * @{
  */reuse of /** @defgroup DMA2D_Exported_Constants DMA2D Exported Constants
  * @{
  */reuse of /*!< Pointer to a DMA2D common callback function */reuse of /**
  * @brief  HAL DMA2D Callback pointer definition
  */reuse of /*!< DMA2D error code.                      */reuse of /*!< DMA2D transfer state.                  */reuse of /*!< DMA2D lock.                            */reuse of /*!< DMA2D Layers parameters                */reuse of /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */reuse of /*!< DMA2D Msp DeInit callback.             */reuse of /*!< DMA2D Msp Init callback.               */reuse of /*!< DMA2D CLUT loading completion callback */reuse of /*!< DMA2D line event callback.             */reuse of /*!< DMA2D transfer error callback.         */reuse of /*!< DMA2D transfer complete callback.      */reuse of /*!< DMA2D communication parameters.        */reuse of /*!< DMA2D register base address.           */reuse of /**
  * @brief  DMA2D handle Structure definition
  */reuse of /*!< DMA2D process is suspended                  */reuse of /*!< DMA2D state error                           */reuse of /*!< Timeout state                               */reuse of /*!< An internal process is ongoing              */reuse of /*!< Peripheral Initialized and ready for use    */reuse of /*!< DMA2D not yet initialized or disabled       */reuse of /**
  * @brief  HAL DMA2D State structures definition
  */reuse of /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT  */reuse of /*!< Select regular mode (RGB or ARGB) or swap mode (BGR or ABGR).
                                               This parameter can be one value of @ref DMA2D_RB_Swap. */reuse of /*!< Select regular or inverted alpha value.
                                               This parameter can be one value of @ref DMA2D_Alpha_Inverted. */reuse of /*!< Specifies the DMA2D foreground or background alpha value and color value
                                               in case of A8 or A4 color mode.
                                               This parameter must be a number between Min_Data = 0x00
                                               and Max_Data = 0xFF except for the color modes detailed below.
                                               @note In case of A8 or A4 color mode (ARGB),
                                               this parameter must be a number between
                                               Min_Data = 0x00000000 and Max_Data = 0xFFFFFFFF where
                                               - InputAlpha[24:31] is the alpha value ALPHA[0:7]
                                               - InputAlpha[16:23] is the red value RED[0:7]
                                               - InputAlpha[8:15] is the green value GREEN[0:7]
                                               - InputAlpha[0:7] is the blue value BLUE[0:7]. */reuse of /*!< Configures the DMA2D foreground or background alpha mode.
                                               This parameter can be one value of @ref DMA2D_Alpha_Mode. */reuse of /*!< Configures the DMA2D foreground or background color mode.
                                               This parameter can be one value of @ref DMA2D_Input_Color_Mode. */reuse of /*!< Configures the DMA2D foreground or background offset.
                                               This parameter must be a number between
                                               Min_Data = 0x0000 and Max_Data = 0x3FFF. */reuse of /**
  * @brief DMA2D Layer structure definition
  */reuse of /*!< Select regular mode (RGB or ARGB) or swap mode (BGR or ABGR)
                                               for the output pixel format converter.
                                               This parameter can be one value of @ref DMA2D_RB_Swap. */reuse of /*!< Select regular or inverted alpha value
                                               for the output pixel format converter.
                                               This parameter can be one value of @ref DMA2D_Alpha_Inverted. */reuse of /*!< Specifies the Offset value.
                                                This parameter must be a number between
                                                Min_Data = 0x0000 and Max_Data = 0x3FFF. */reuse of /*!< Configures the color format of the output image.
                                                This parameter can be one value of @ref DMA2D_Output_Color_Mode. */reuse of /*!< Configures the DMA2D transfer mode.
                                                This parameter can be one value of @ref DMA2D_Mode. */reuse of /**
  * @brief DMA2D Init structure definition
  */reuse of /*!< Configures the DMA2D CLUT size.
                                         This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF.*/reuse of /*!< Configures the DMA2D CLUT color mode.
                                         This parameter can be one value of @ref DMA2D_CLUT_CM. */reuse of /*!< Configures the DMA2D CLUT memory address.*/reuse of /**
  * @brief DMA2D CLUT Structure definition
  */reuse of /** @defgroup DMA2D_Exported_Types DMA2D Exported Types
  * @{
  */reuse of /** @addtogroup DMA2D DMA2D
  * @brief DMA2D HAL module driver
  * @{
  */reuse of call to HAL_TIM_PeriodElapsedCallbackreuse of TIM_FLAG_BREAKreuse of TIM_SR_BIFreuse of TIM_SR_BIF_Mskreuse of TIM_SR_BIF_Posreuse of TIM_FLAG_SYSTEM_BREAKreuse of TIM_SR_SBIFreuse of TIM_SR_SBIF_Mskreuse of TIM_SR_SBIF_Posreuse of TIM_IT_BREAKreuse of TIM_DIER_BIEreuse of TIM_DIER_BIE_Mskreuse of TIM_DIER_BIE_Posreuse of call to HAL_TIMEx_BreakCallbackreuse of TIM_FLAG_BREAK2reuse of TIM_SR_B2IFreuse of TIM_SR_B2IF_Mskreuse of TIM_SR_B2IF_Posreuse of call to HAL_TIMEx_Break2Callbackreuse of TIM_FLAG_TRIGGERreuse of TIM_SR_TIFreuse of TIM_SR_TIF_Mskreuse of TIM_SR_TIF_Posreuse of call to HAL_TIM_TriggerCallbackreuse of TIM_FLAG_COMreuse of TIM_SR_COMIFreuse of TIM_SR_COMIF_Mskreuse of TIM_SR_COMIF_Posreuse of TIM_IT_COMreuse of TIM_DIER_COMIEreuse of TIM_DIER_COMIE_Mskreuse of TIM_DIER_COMIE_Posreuse of call to HAL_TIMEx_CommutCallbackreuse of TIM_CCx_DISABLEreuse of call to TIM_CCxChannelCmdreuse of TIM_CCER_CCxE_MASKreuse of __HAL_TIM_DISABLE(__HANDLE__)reuse of TIM_CCER_CC1Ereuse of TIM_CCER_CC1E_Mskreuse of TIM_CCER_CC1E_Posreuse of TIM_CCER_CC2Ereuse of TIM_CCER_CC2E_Mskreuse of TIM_CCER_CC2E_Posreuse of TIM_CCER_CC3Ereuse of TIM_CCER_CC3E_Mskreuse of TIM_CCER_CC3E_Posreuse of TIM_CCER_CC4Ereuse of TIM_CCER_CC4E_Mskreuse of TIM_CCER_CC4E_Posreuse of TIM_CCER_CCxNE_MASKreuse of TIM_CCER_CC1NEreuse of TIM_CCER_CC1NE_Mskreuse of TIM_CCER_CC1NE_Posreuse of TIM_CCER_CC2NEreuse of TIM_CCER_CC2NE_Mskreuse of TIM_CCER_CC2NE_Posreuse of TIM_CCER_CC3NEreuse of TIM_CCER_CC3NE_Mskreuse of /**
  ******************************************************************************
  * @file    stm32f7xx_hal_dma2d.h
  * @author  MCD Application Team
  * @brief   Header file of DMA2D HAL module.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of /Users/jie/Documents/posixGen_Demos-main/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dcmi.hreuse of DCMI_HandleTypeDefreuse of HAL_DCMI_StateTypeDefreuse of DCMI_SyncUnmaskTypeDefreuse of DCMI_InitTypeDefreuse of DCMI_CodesInitTypeDefreuse of HAL_DCMI_GetErrorreuse of const DCMI_HandleTypeDefreuse of const DCMI_HandleTypeDef *reuse of hdcmireuse of HAL_DCMI_GetStatereuse of HAL_DCMI_ConfigSyncUnmaskreuse of DCMI_HandleTypeDef *reuse of DCMI_SyncUnmaskTypeDef *reuse of SyncUnmaskreuse of HAL_DCMI_DisableCropreuse of HAL_DCMI_EnableCropreuse of HAL_DCMI_ConfigCropreuse of X0reuse of Y0reuse of XSizereuse of YSizereuse of HAL_DCMI_IRQHandlerreuse of HAL_DCMI_Resumereuse of HAL_DCMI_Suspendreuse of HAL_DCMI_Stopreuse of HAL_DCMI_Start_DMAreuse of DCMI_Modereuse of HAL_DCMI_MspDeInitreuse of HAL_DCMI_MspInitreuse of HAL_DCMI_DeInitreuse of HAL_DCMI_Initreuse of declaration of DCMI_HandleTypeDefreuse of pBuffPtrreuse of XferTransferNumberreuse of XferSizereuse of XferCountreuse of declaration of DCMI_InitTypeDefreuse of LineSelectStartreuse of LineSelectModereuse of ByteSelectStartreuse of ByteSelectModereuse of JPEGModereuse of SyncroCodereuse of ExtendedDataModereuse of CaptureRatereuse of HSPolarityreuse of VSPolarityreuse of PCKPolarityreuse of SynchroModereuse of declaration of DCMI_SyncUnmaskTypeDefreuse of FrameEndUnmaskreuse of LineEndUnmaskreuse of LineStartUnmaskreuse of FrameStartUnmaskreuse of declaration of DCMI_CodesInitTypeDefreuse of FrameEndCodereuse of LineEndCodereuse of LineStartCodereuse of FrameStartCodereuse of declaration of HAL_DCMI_StateTypeDefreuse of HAL_DCMI_STATE_RESETreuse of HAL_DCMI_STATE_READYreuse of HAL_DCMI_STATE_BUSYreuse of HAL_DCMI_STATE_TIMEOUTreuse of HAL_DCMI_STATE_ERRORreuse of HAL_DCMI_STATE_SUSPENDEDreuse of definition of pBuffPtrreuse of definition of XferTransferNumberreuse of definition of XferSizereuse of definition of XferCountreuse of volatile HAL_DCMI_StateTypeDefreuse of DCMI_TypeDef *reuse of definition of LineSelectStartreuse of definition of LineSelectModereuse of definition of ByteSelectStartreuse of definition of ByteSelectModereuse of definition of JPEGModereuse of definition of SyncroCodereuse of definition of ExtendedDataModereuse of definition of CaptureRatereuse of definition of HSPolarityreuse of definition of VSPolarityreuse of definition of PCKPolarityreuse of definition of SynchroModereuse of definition of FrameEndUnmaskreuse of definition of LineEndUnmaskreuse of definition of LineStartUnmaskreuse of definition of FrameStartUnmaskreuse of definition of FrameEndCodereuse of definition of LineEndCodereuse of definition of LineStartCodereuse of definition of FrameStartCodereuse of #define IS_DCMI_LINE_SELECT_START(POLARITY) (((POLARITY) == DCMI_OELS_ODD) || ((POLARITY) == DCMI_OELS_EVEN))reuse of #define IS_DCMI_LINE_SELECT_MODE(MODE) (((MODE) == DCMI_LSM_ALL) || ((MODE) == DCMI_LSM_ALTERNATE_2))reuse of #define IS_DCMI_BYTE_SELECT_START(POLARITY) (((POLARITY) == DCMI_OEBS_ODD) || ((POLARITY) == DCMI_OEBS_EVEN))reuse of #define IS_DCMI_BYTE_SELECT_MODE(MODE) (((MODE) == DCMI_BSM_ALL) || ((MODE) == DCMI_BSM_OTHER) || ((MODE) == DCMI_BSM_ALTERNATE_4) || ((MODE) == DCMI_BSM_ALTERNATE_2))reuse of #define IS_DCMI_WINDOW_HEIGHT(HEIGHT) ((HEIGHT) <= DCMI_WINDOW_HEIGHT)reuse of #define IS_DCMI_WINDOW_COORDINATE(COORDINATE) ((COORDINATE) <= DCMI_WINDOW_COORDINATE)reuse of #define IS_DCMI_EXTENDED_DATA(DATA) (((DATA) == DCMI_EXTEND_DATA_8B) || ((DATA) == DCMI_EXTEND_DATA_10B) || ((DATA) == DCMI_EXTEND_DATA_12B) || ((DATA) == DCMI_EXTEND_DATA_14B))reuse of #define IS_DCMI_CAPTURE_RATE(RATE) (((RATE) == DCMI_CR_ALL_FRAME) || ((RATE) == DCMI_CR_ALTERNATE_2_FRAME) || ((RATE) == DCMI_CR_ALTERNATE_4_FRAME))reuse of #define IS_DCMI_MODE_JPEG(JPEG_MODE) (((JPEG_MODE) == DCMI_JPEG_DISABLE) || ((JPEG_MODE) == DCMI_JPEG_ENABLE))reuse of #define IS_DCMI_HSPOLARITY(POLARITY) (((POLARITY) == DCMI_HSPOLARITY_LOW) || ((POLARITY) == DCMI_HSPOLARITY_HIGH))reuse of #define IS_DCMI_VSPOLARITY(POLARITY) (((POLARITY) == DCMI_VSPOLARITY_LOW) || ((POLARITY) == DCMI_VSPOLARITY_HIGH))reuse of #define IS_DCMI_PCKPOLARITY(POLARITY) (((POLARITY) == DCMI_PCKPOLARITY_FALLING) || ((POLARITY) == DCMI_PCKPOLARITY_RISING))reuse of #define IS_DCMI_SYNCHRO(MODE) (((MODE) == DCMI_SYNCHRO_HARDWARE) || ((MODE) == DCMI_SYNCHRO_EMBEDDED))reuse of #define IS_DCMI_CAPTURE_MODE(MODE) (((MODE) == DCMI_MODE_CONTINUOUS) || ((MODE) == DCMI_MODE_SNAPSHOT))reuse of #define DCMI_SR_INDEX ((uint32_t)0x2000)reuse of #define DCMI_MIS_INDEX ((uint32_t)0x1000)reuse of #define __HAL_DCMI_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->MISR & (__INTERRUPT__))reuse of #define __HAL_DCMI_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->IER &= ~(__INTERRUPT__))reuse of #define __HAL_DCMI_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->IER |= (__INTERRUPT__))reuse of #define __HAL_DCMI_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__))reuse of #define __HAL_DCMI_GET_FLAG(__HANDLE__,__FLAG__) ((((__FLAG__) & (DCMI_SR_INDEX|DCMI_MIS_INDEX)) == 0x0)? ((__HANDLE__)->Instance->RIS & (__FLAG__)) : (((__FLAG__) & DCMI_SR_INDEX) == 0x0)? ((__HANDLE__)->Instance->MIS & (__FLAG__)) : ((__HANDLE__)->Instance->SR & (__FLAG__)))reuse of #define __HAL_DCMI_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(DCMI_CR_ENABLE))reuse of #define __HAL_DCMI_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= DCMI_CR_ENABLE)reuse of #define __HAL_DCMI_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DCMI_STATE_RESET)reuse of #define DCMI_OELS_EVEN ((uint32_t)DCMI_CR_OELS)reuse of #define DCMI_OELS_ODD (0x00000000U)reuse of #define DCMI_LSM_ALTERNATE_2 ((uint32_t)DCMI_CR_LSM)reuse of #define DCMI_LSM_ALL (0x00000000U)reuse of #define DCMI_OEBS_EVEN ((uint32_t)DCMI_CR_OEBS)reuse of #define DCMI_OEBS_ODD (0x00000000U)reuse of #define DCMI_BSM_ALTERNATE_2 ((uint32_t)(DCMI_CR_BSM_0 | DCMI_CR_BSM_1))reuse of #define DCMI_BSM_ALTERNATE_4 ((uint32_t)DCMI_CR_BSM_1)reuse of #define DCMI_BSM_OTHER ((uint32_t)DCMI_CR_BSM_0)reuse of #define DCMI_BSM_ALL (0x00000000U)reuse of #define DCMI_FLAG_LINEMI ((uint32_t)DCMI_MIS_INDEX|DCMI_MIS_LINE_MIS )reuse of #define DCMI_FLAG_VSYNCMI ((uint32_t)DCMI_MIS_INDEX|DCMI_MIS_VSYNC_MIS)reuse of #define DCMI_FLAG_ERRMI ((uint32_t)DCMI_MIS_INDEX|DCMI_MIS_ERR_MIS )reuse of #define DCMI_FLAG_OVRMI ((uint32_t)DCMI_MIS_INDEX|DCMI_MIS_OVR_MIS )reuse of #define DCMI_FLAG_FRAMEMI ((uint32_t)DCMI_MIS_INDEX|DCMI_MIS_FRAME_MIS)reuse of #define DCMI_FLAG_LINERI ((uint32_t)DCMI_RIS_LINE_RIS)reuse of #define DCMI_FLAG_VSYNCRI ((uint32_t)DCMI_RIS_VSYNC_RIS)reuse of #define DCMI_FLAG_ERRRI ((uint32_t)DCMI_RIS_ERR_RIS)reuse of #define DCMI_FLAG_OVRRI ((uint32_t)DCMI_RIS_OVR_RIS)reuse of #define DCMI_FLAG_FRAMERI ((uint32_t)DCMI_RIS_FRAME_RIS)reuse of #define DCMI_FLAG_FNE ((uint32_t)DCMI_SR_INDEX|DCMI_SR_FNE)reuse of #define DCMI_FLAG_VSYNC ((uint32_t)DCMI_SR_INDEX|DCMI_SR_VSYNC)reuse of #define DCMI_FLAG_HSYNC ((uint32_t)DCMI_SR_INDEX|DCMI_SR_HSYNC)reuse of #define DCMI_IT_LINE ((uint32_t)DCMI_IER_LINE_IE)reuse of #define DCMI_IT_VSYNC ((uint32_t)DCMI_IER_VSYNC_IE)reuse of #define DCMI_IT_ERR ((uint32_t)DCMI_IER_ERR_IE)reuse of #define DCMI_IT_OVR ((uint32_t)DCMI_IER_OVR_IE)reuse of #define DCMI_IT_FRAME ((uint32_t)DCMI_IER_FRAME_IE)reuse of #define DCMI_WINDOW_HEIGHT (0x1FFFU)reuse of #define DCMI_WINDOW_COORDINATE (0x3FFFU)reuse of #define DCMI_EXTEND_DATA_14B ((uint32_t)(DCMI_CR_EDM_0 | DCMI_CR_EDM_1))reuse of #define DCMI_EXTEND_DATA_12B ((uint32_t)DCMI_CR_EDM_1)reuse of #define DCMI_EXTEND_DATA_10B ((uint32_t)DCMI_CR_EDM_0)reuse of #define DCMI_EXTEND_DATA_8B (0x00000000U)reuse of #define DCMI_CR_ALTERNATE_4_FRAME ((uint32_t)DCMI_CR_FCRC_1)reuse of #define DCMI_CR_ALTERNATE_2_FRAME ((uint32_t)DCMI_CR_FCRC_0)reuse of #define DCMI_CR_ALL_FRAME (0x00000000U)reuse of #define DCMI_JPEG_ENABLE ((uint32_t)DCMI_CR_JPEG)reuse of #define DCMI_JPEG_DISABLE (0x00000000U)reuse of #define DCMI_HSPOLARITY_HIGH ((uint32_t)DCMI_CR_HSPOL)reuse of #define DCMI_HSPOLARITY_LOW (0x00000000U)reuse of #define DCMI_VSPOLARITY_HIGH ((uint32_t)DCMI_CR_VSPOL)reuse of #define DCMI_VSPOLARITY_LOW (0x00000000U)reuse of #define DCMI_PCKPOLARITY_RISING ((uint32_t)DCMI_CR_PCKPOL)reuse of #define DCMI_PCKPOLARITY_FALLING (0x00000000U)reuse of #define DCMI_SYNCHRO_EMBEDDED ((uint32_t)DCMI_CR_ESS)reuse of #define DCMI_SYNCHRO_HARDWARE (0x00000000U)reuse of #define DCMI_MODE_SNAPSHOT ((uint32_t)DCMI_CR_CM)reuse of #define DCMI_MODE_CONTINUOUS (0x00000000U)reuse of #define HAL_DCMI_ERROR_DMA (0x00000040U)reuse of #define HAL_DCMI_ERROR_TIMEOUT (0x00000020U)reuse of #define HAL_DCMI_ERROR_SYNC (0x00000002U)reuse of #define HAL_DCMI_ERROR_OVR (0x00000001U)reuse of #define HAL_DCMI_ERROR_NONE (0x00000000U)reuse of #define STM32F7xx_HAL_DCMI_Hreuse of declaration of HAL_DCMI_GetErrorreuse of declaration of hdcmireuse of declaration of HAL_DCMI_GetStatereuse of declaration of HAL_DCMI_ConfigSyncUnmaskreuse of declaration of SyncUnmaskreuse of declaration of HAL_DCMI_DisableCropreuse of declaration of HAL_DCMI_EnableCropreuse of declaration of HAL_DCMI_ConfigCropreuse of declaration of X0reuse of declaration of Y0reuse of declaration of XSizereuse of declaration of YSizereuse of declaration of HAL_DCMI_IRQHandlerreuse of declaration of HAL_DCMI_VsyncEventCallbackreuse of declaration of HAL_DCMI_FrameEventCallbackreuse of declaration of HAL_DCMI_LineEventCallbackreuse of declaration of HAL_DCMI_ErrorCallbackreuse of declaration of HAL_DCMI_Resumereuse of declaration of HAL_DCMI_Suspendreuse of declaration of HAL_DCMI_Stopreuse of declaration of HAL_DCMI_Start_DMAreuse of declaration of DCMI_Modereuse of declaration of HAL_DCMI_MspDeInitreuse of declaration of HAL_DCMI_MspInitreuse of declaration of HAL_DCMI_DeInitreuse of declaration of HAL_DCMI_Initreuse of #define USE_HAL_DCMI_REGISTER_CALLBACKS 0Ureuse of /* STM32F7xx_HAL_DCMI_H */reuse of /* DCMI */reuse of /** @addtogroup DCMI_Private_Functions DCMI Private Functions
  * @{
  */reuse of /** @defgroup DCMI_Private_Macros DCMI Private Macros
  * @{
  */reuse of /* Private macro -------------------------------------------------------------*/reuse of /*!< DCMI SR register index  */reuse of /** @defgroup DCMI_SR_INDEX  DCMI SR Index
  * @{
  */reuse of /*!< DCMI MIS register index */reuse of /** @defgroup DCMI_MIS_INDEX DCMI Mis Index
  * @{
  */reuse of /** @defgroup DCMI_Private_Constants DCMI Private Constants
  * @{
  */reuse of /* Peripheral State functions *************************************************/reuse of /** @addtogroup DCMI_Exported_Functions_Group4 Peripheral State functions
  * @{
  */reuse of /** @addtogroup DCMI_Exported_Functions_Group3 Peripheral Control functions
  * @{
  */reuse of /** @addtogroup DCMI_Exported_Functions_Group2 IO operation functions
  * @{
  */reuse of /* USE_HAL_DCMI_REGISTER_CALLBACKS */reuse of /** @addtogroup DCMI_Exported_Functions_Group1 Initialization and Configuration functions
  * @{
  */reuse of /** @addtogroup DCMI_Exported_Functions DCMI Exported Functions
  * @{
  */reuse of /**
  * @brief  Check whether the specified DCMI interrupt has occurred or not.
  * @param  __HANDLE__ DCMI handle
  * @param  __INTERRUPT__ specifies the DCMI interrupt source to check.
  *         This parameter can be one of the following values:
  *            @arg DCMI_IT_FRAME: Frame capture complete interrupt mask
  *            @arg DCMI_IT_OVF: Overflow interrupt mask
  *            @arg DCMI_IT_ERR: Synchronization error interrupt mask
  *            @arg DCMI_IT_VSYNC: VSYNC interrupt mask
  *            @arg DCMI_IT_LINE: Line interrupt mask
  * @retval The state of INTERRUPT.
  */reuse of /**
  * @brief  Disable the specified DCMI interrupts.
  * @param  __HANDLE__ DCMI handle
  * @param  __INTERRUPT__ specifies the DCMI interrupt sources to be enabled.
  *         This parameter can be any combination of the following values:
  *            @arg DCMI_IT_FRAME: Frame capture complete interrupt mask
  *            @arg DCMI_IT_OVF: Overflow interrupt mask
  *            @arg DCMI_IT_ERR: Synchronization error interrupt mask
  *            @arg DCMI_IT_VSYNC: VSYNC interrupt mask
  *            @arg DCMI_IT_LINE: Line interrupt mask
  * @retval None
  */reuse of /**
  * @brief  Enable the specified DCMI interrupts.
  * @param  __HANDLE__    DCMI handle
  * @param  __INTERRUPT__ specifies the DCMI interrupt sources to be enabled.
  *         This parameter can be any combination of the following values:
  *            @arg DCMI_IT_FRAME: Frame capture complete interrupt mask
  *            @arg DCMI_IT_OVF: Overflow interrupt mask
  *            @arg DCMI_IT_ERR: Synchronization error interrupt mask
  *            @arg DCMI_IT_VSYNC: VSYNC interrupt mask
  *            @arg DCMI_IT_LINE: Line interrupt mask
  * @retval None
  */reuse of /**
  * @brief  Clear the DCMI pending flags.
  * @param  __HANDLE__ DCMI handle
  * @param  __FLAG__ specifies the flag to clear.
  *         This parameter can be any combination of the following values:
  *            @arg DCMI_FLAG_FRAMERI: Frame capture complete flag mask
  *            @arg DCMI_FLAG_OVFRI: Overflow flag mask
  *            @arg DCMI_FLAG_ERRRI: Synchronization error flag mask
  *            @arg DCMI_FLAG_VSYNCRI: VSYNC flag mask
  *            @arg DCMI_FLAG_LINERI: Line flag mask
  * @retval None
  */reuse of /**
  * @brief  Get the DCMI pending flag.
  * @param  __HANDLE__ DCMI handle
  * @param  __FLAG__ Get the specified flag.
  *         This parameter can be one of the following values (no combination allowed)
  *            @arg DCMI_FLAG_HSYNC: HSYNC pin state (active line / synchronization between lines)
  *            @arg DCMI_FLAG_VSYNC: VSYNC pin state (active frame / synchronization between frames)
  *            @arg DCMI_FLAG_FNE: FIFO empty flag
  *            @arg DCMI_FLAG_FRAMERI: Frame capture complete flag mask
  *            @arg DCMI_FLAG_OVRRI: Overrun flag mask
  *            @arg DCMI_FLAG_ERRRI: Synchronization error flag mask
  *            @arg DCMI_FLAG_VSYNCRI: VSYNC flag mask
  *            @arg DCMI_FLAG_LINERI: Line flag mask
  *            @arg DCMI_FLAG_FRAMEMI: DCMI Capture complete masked interrupt status
  *            @arg DCMI_FLAG_OVRMI: DCMI Overrun masked interrupt status
  *            @arg DCMI_FLAG_ERRMI: DCMI Synchronization error masked interrupt status
  *            @arg DCMI_FLAG_VSYNCMI: DCMI VSYNC masked interrupt status
  *            @arg DCMI_FLAG_LINEMI: DCMI Line masked interrupt status
  * @retval The state of FLAG.
  */reuse of /**
  * @brief  Disable the DCMI.
  * @param  __HANDLE__ DCMI handle
  * @retval None
  */reuse of /**
  * @brief  Enable the DCMI.
  * @param  __HANDLE__ DCMI handle
  * @retval None
  */reuse of /** @brief Reset DCMI handle state
  * @param  __HANDLE__ specifies the DCMI handle.
  * @retval None
  */reuse of /** @defgroup DCMI_Exported_Macros DCMI Exported Macros
  * @{
  */reuse of /*!< Interface captures second line from the frame start,
                                                                  first one being dropped */reuse of /*!< Interface captures first line from the frame start,
                                                       second one being dropped */reuse of /** @defgroup DCMI_Line_Select_Start DCMI Line Select Start
  * @{
  */reuse of /*!< Interface captures one line out of two */reuse of /*!< Interface captures all received lines */reuse of /** @defgroup DCMI_Line_Select_Mode DCMI Line Select Mode
  * @{
  */reuse of /*!< Interface captures second data from 
                                                                  the frame/line start, first one being dropped */reuse of /*!< Interface captures first data from the frame/line start, 
                                                       second one being dropped */reuse of /** @defgroup DCMI_Byte_Select_Start DCMI Byte Select Start
  * @{
  */reuse of /*!< Interface captures two bytes out of four */reuse of /*!< Interface captures one byte out of four */reuse of /*!< Interface captures every other byte 
                                                                    from the received data */reuse of /*!< Interface captures all received data */reuse of /** @defgroup DCMI_Byte_Select_Mode DCMI Byte Select Mode
  * @{
  */reuse of /*!< DCMI Line masked interrupt status                   */reuse of /*!< DCMI VSYNC masked interrupt status                  */reuse of /*!< DCMI Synchronization error masked interrupt status  */reuse of /*!< DCMI Overrun masked interrupt status                */reuse of /*!< DCMI Frame capture complete masked 
                                   interrupt status */reuse of /**
  * @brief   DCMI MIS register
  */reuse of /*!< Line interrupt flag                   */reuse of /*!< VSYNC interrupt flag                  */reuse of /*!< Synchronization error interrupt flag  */reuse of /*!< Overrun interrupt flag                */reuse of /*!< Frame capture complete interrupt flag */reuse of /**
  * @brief   DCMI RIS register
  */reuse of /*!< FIFO not empty flag                          */reuse of /*!< VSYNC pin state (active frame / synchronization 
                                                                         between frames) */reuse of /*!< HSYNC pin state (active line / synchronization 
                                                                         between lines)   */reuse of /**
  * @brief   DCMI SR register
  */reuse of /** @defgroup DCMI_Flags DCMI Flags
  * @{
  */reuse of /*!< Line interrupt                  */reuse of /*!< VSYNC interrupt                 */reuse of /*!< Synchronization error interrupt */reuse of /*!< Overrun interrupt               */reuse of /*!< Capture complete interrupt      */reuse of /** @defgroup DCMI_interrupt_sources  DCMI interrupt sources
  * @{
  */reuse of /*!< Window Height */reuse of /** @defgroup DCMI_Window_Height DCMI Window Height
  * @{
  */reuse of /*!< Window coordinate */reuse of /** @defgroup DCMI_Window_Coordinate DCMI Window Coordinate
  * @{
  */reuse of /*!< Interface captures 14-bit data on every pixel clock */reuse of /*!< Interface captures 12-bit data on every pixel clock */reuse of /*!< Interface captures 10-bit data on every pixel clock */reuse of /*!< Interface captures 8-bit data on every pixel clock  */reuse of /** @defgroup DCMI_Extended_Data_Mode DCMI Extended Data Mode
  * @{
  */reuse of /*!< One frame in 4 frames captured */reuse of /*!< Every alternate frame captured */reuse of /*!< All frames are captured        */reuse of /** @defgroup DCMI_Capture_Rate DCMI Capture Rate
  * @{
  */reuse of /*!< Mode JPEG Enabled   */reuse of /*!< Mode JPEG Disabled  */reuse of /** @defgroup DCMI_MODE_JPEG DCMI MODE JPEG
  * @{
  */reuse of /*!< Horizontal synchronization active High */reuse of /*!< Horizontal synchronization active Low  */reuse of /** @defgroup DCMI_HSYNC_Polarity DCMI HSYNC Polarity
  * @{
  */reuse of /*!< Vertical synchronization active High */reuse of /*!< Vertical synchronization active Low  */reuse of /** @defgroup DCMI_VSYNC_Polarity DCMI VSYNC Polarity
  * @{
  */reuse of /*!< Pixel clock active on Rising edge  */reuse of /*!< Pixel clock active on Falling edge */reuse of /** @defgroup DCMI_PIXCK_Polarity DCMI PIXCK Polarity
  * @{
  */reuse of /*!< Embedded synchronization data capture is synchronized 
                                                                 with synchronization codes embedded in the data flow */reuse of /*!< Hardware synchronization data capture (frame/line start/stop)
                                                          is synchronized with the HSYNC/VSYNC signals               */reuse of /** @defgroup DCMI_Synchronization_Mode DCMI Synchronization Mode
  * @{
  */reuse of /*!< Once activated, the interface waits for the start of 
                                                                   frame and then transfers a single frame 
                                                                   through the DMA */reuse of /*!< The received data are transferred continuously
                                                                   into the destination memory through the DMA    */reuse of /** @defgroup DCMI_Capture_Mode DCMI Capture Mode
  * @{
  */reuse of /*!< Invalid callback error */reuse of /*!< DMA error             */reuse of /*!< Timeout error         */reuse of /*!< Synchronization error */reuse of /*!< Overrun error         */reuse of /*!< No error              */reuse of /** @defgroup DCMI_Error_Code DCMI Error Code
  * @{
  */reuse of /** @defgroup DCMI_Exported_Constants DCMI Exported Constants
  * @{
  */reuse of /*!< pointer to a DCMI callback function */reuse of /**
  * @brief  HAL DCMI Callback pointer definition
  */reuse of /*!< DCMI MspDeInit callback ID   */reuse of /*!< DCMI MspInit callback ID     */reuse of /*!< DCMI Error Callback ID       */reuse of /*!< DCMI Line Event Callback ID  */reuse of /*!< DCMI Vsync Event Callback ID */reuse of /*!< DCMI Frame Event Callback ID */reuse of /**
  * @brief  HAL DCMI Callback ID enumeration definition
  */reuse of /*!< DCMI Msp DeInit callback  */reuse of /*!< DCMI Msp Init callback    */reuse of /*!< DCMI Error Callback       */reuse of /*!< DCMI Line Event Callback  */reuse of /*!< DCMI Vsync Event Callback */reuse of /*!< DCMI Frame Event Callback */reuse of /*!< DCMI Error code              */reuse of (volatile uint16_t *)...reuse of (volatile uint8_t *)...reuse of (LTDC_Layer_TypeDef *)...reuse of (DSI_TypeDef *)...reuse of /*!< First Segment */reuse of /*!< Last Segment */reuse of /** @defgroup ETH_DMA_Tx_descriptor_segment ETH DMA Tx descriptor segment
  * @{
  */reuse of /** @defgroup ETH_DMA_Arbitration ETH DMA Arbitration
  * @{
  */reuse of /*!< threshold level of the MTL Receive FIFO is 128 Bytes */reuse of /*!< threshold level of the MTL Receive FIFO is 96 Bytes */reuse of /*!< threshold level of the MTL Receive FIFO is 32 Bytes */reuse of /*!< threshold level of the MTL Receive FIFO is 64 Bytes */reuse of /** @defgroup ETH_Receive_Threshold_Control ETH Receive Threshold Control
  * @{
  */reuse of /*!< threshold level of the MTL Transmit FIFO is 16 Bytes */reuse of /*!< threshold level of the MTL Transmit FIFO is 24 Bytes */reuse of /*!< threshold level of the MTL Transmit FIFO is 32 Bytes */reuse of /*!< threshold level of the MTL Transmit FIFO is 40 Bytes */reuse of /*!< threshold level of the MTL Transmit FIFO is 256 Bytes */reuse of /*!< threshold level of the MTL Transmit FIFO is 192 Bytes */reuse of /*!< threshold level of the MTL Transmit FIFO is 128 Bytes */reuse of /*!< threshold level of the MTL Transmit FIFO is 64 Bytes */reuse of /** @defgroup ETH_Transmit_Threshold_Control ETH Transmit Threshold Control
  * @{
  */reuse of /*!< Mask MAC Address low reg bits [70] */reuse of /*!< Mask MAC Address low reg bits [15:8] */reuse of /*!< Mask MAC Address low reg bits [23:16] */reuse of /*!< Mask MAC Address low reg bits [31:24] */reuse of /*!< Mask MAC Address high reg bits [7:0] */reuse of /*!< Mask MAC Address high reg bits [15:8] */reuse of /** @defgroup ETH_MAC_addresses_filter_Mask_bytes ETH MAC addresses filter Mask bytes
  * @{
  */reuse of /** @defgroup ETH_MAC_addresses_filter_SA_DA ETH MAC addresses filter SA DA
  * @{
  */reuse of /** @defgroup ETH_Transmit_Flow_Control ETH Transmit Flow Control
  * @{
  */reuse of /** @defgroup ETH_Receive_Flow_Control ETH Receive Flow Control
  * @{
  */reuse of /** @defgroup ETH_Unicast_Pause_Frame_Detect ETH Unicast Pause Frame Detect
  * @{
  */reuse of /*!< Pause time minus 256 slot times */reuse of /*!< Pause time minus 144 slot times */reuse of /*!< Pause time minus 28 slot times */reuse of /*!< Pause time minus 4 slot times */reuse of /** @defgroup ETH_Pause_Low_Threshold ETH Pause Low Threshold
  * @{
  */reuse of /** @defgroup ETH_Zero_Quanta_Pause ETH Zero Quanta Pause
  * @{
  */reuse of /** @defgroup ETH_Unicast_Frames_Filter ETH Unicast Frames Filter
  * @{
  */reuse of /** @defgroup ETH_Multicast_Frames_Filter ETH Multicast Frames Filter
  * @{
  */reuse of /** @defgroup ETH_Promiscuous_Mode ETH Promiscuous Mode
  * @{
  */reuse of /** @defgroup ETH_Destination_Addr_Filter ETH Destination Addr Filter
  * @{
  */reuse of /** @defgroup ETH_Broadcast_Frames_Reception ETH Broadcast Frames Reception
  * @{
  */reuse of /*!< MAC forwards control frames that pass the Address Filter. */reuse of /*!< MAC forwards all control frames to application even if they fail the Address Filter */reuse of /*!< MAC filters all control frames from reaching the application */reuse of /** @defgroup ETH_Pass_Control_Frames ETH Pass Control Frames
  * @{
  */reuse of /** @defgroup ETH_Source_Addr_Filter ETH Source Addr Filter
  * @{
  */reuse of /** @defgroup ETH_Receive_All ETH Receive All
  * @{
  */reuse of /** @defgroup ETH_Deferral_Check ETH Deferral Check
  * @{
  */reuse of /** @defgroup ETH_Automatic_Pad_CRC_Strip ETH Automatic Pad CRC Strip
  * @{
  */reuse of /** @defgroup ETH_Retry_Transmission ETH Retry Transmission
  * @{
  */reuse of /** @defgroup ETH_Checksum_Offload ETH Checksum Offload
  * @{
  */reuse of /** @defgroup ETH_Loop_Back_Mode ETH Loop Back Mode
  * @{
  */reuse of /** @defgroup ETH_Receive_Own ETH Receive Own
  * @{
  */reuse of /** @defgroup ETH_Carrier_Sense ETH Carrier Sense
  * @{
  */reuse of /*!< minimum IFG between frames during transmission is 40Bit */reuse of /*!< minimum IFG between frames during transmission is 48Bit */reuse of /*!< minimum IFG between frames during transmission is 56Bit */reuse of /*!< minimum IFG between frames during transmission is 64Bit */reuse of /*!< minimum IFG between frames during transmission is 72Bit */reuse of /*!< minimum IFG between frames during transmission is 80Bit */reuse of /*!< minimum IFG between frames during transmission is 88Bit */reuse of /*!< minimum IFG between frames during transmission is 96Bit */reuse of /** @defgroup ETH_Inter_Frame_Gap ETH Inter Frame Gap
  * @{
  */reuse of /** @defgroup ETH_Jabber ETH Jabber
  * @{
  */reuse of /** @defgroup ETH_Watchdog ETH Watchdog
  * @{
  */reuse of /** @defgroup ETH_Media_Interface ETH Media Interface
  * @{
  */reuse of /** @defgroup ETH_Checksum_Mode ETH Checksum Mode
  * @{
  */reuse of /** @defgroup ETH_Rx_Mode ETH Rx Mode
  * @{
  */reuse of /** @defgroup ETH_AutoNegotiation ETH AutoNegotiation
  * @{
  */reuse of /*!< Error State                                */reuse of /*!< an internal process is started             */reuse of /*!< an internal process is ongoing             */reuse of /*!< Peripheral Communication started           */reuse of /*!< Peripheral not yet Initialized or disabled */reuse of /** @defgroup ETH_State_Codes ETH States
  * @{
  */reuse of /** @defgroup ETH_MAC_Wake_Up_Event ETH MAC Wake Up Event
  * @{
  */reuse of /** @defgroup ETH_MAC_Interrupts ETH MAC Interrupts
  * @{
  */reuse of /** @defgroup ETH_MAC_addresses ETH MAC addresses
  * @{
  */reuse of /** @defgroup ETH_VLAN_Tag_Comparison ETH VLAN Tag Comparison
  * @{
  */reuse of /** @defgroup ETH_Source_Addr_Control ETH Source Addr Control
  * @{
  */reuse of /** @defgroup ETH_Back_Off_Limit ETH Back Off Limit
  * @{
  */reuse of /** @defgroup ETH_Duplex_Mode ETH Duplex Mode
  * @{
  */reuse of /** @defgroup ETH_Speed  ETH Speed
  * @{
  */reuse of /** @defgroup ETH_Pause_Low_Threshold  ETH Pause Low Threshold
  * @{
  */reuse of /** @defgroup ETH_Receive_Mode ETH Receive Mode
  * @{
  */reuse of /** @defgroup ETH_Transmit_Mode ETH Transmit Mode
  * @{
  */reuse of /** @defgroup ETH_DMA_Status_Flags ETH DMA Status Flags
  * @{
  */reuse of /** @defgroup ETH_DMA_Interrupts ETH DMA Interrupts
  * @{
  */reuse of /*!< maximum number of beats to be transferred in one RxDMA transaction is 128 */reuse of /*!< maximum number of beats to be transferred in one RxDMA transaction is 64 */reuse of /*!< maximum number of beats to be transferred in one RxDMA transaction is 32 */reuse of /*!< maximum number of beats to be transferred in one RxDMA transaction is 16 */reuse of /*!< maximum number of beats to be transferred in one RxDMA transaction is 8 */reuse of /*!< maximum number of beats to be transferred in one RxDMA transaction is 4 */reuse of /*!< maximum number of beats to be transferred in one RxDMA transaction is 2 */reuse of /*!< maximum number of beats to be transferred in one RxDMA transaction is 1 */reuse of /** @defgroup ETH_Rx_DMA_Burst_Length ETH Rx DMA Burst Length
  * @{
  */reuse of /*!< maximum number of beats to be transferred in one TxDMA (or both) transaction is 128 */reuse of /*!< maximum number of beats to be transferred in one TxDMA (or both) transaction is 64 */reuse of /*!< maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */reuse of /*!< maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */reuse of /*!< maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */reuse of /*!< maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */reuse of /*!< maximum number of beats to be transferred in one TxDMA (or both) transaction is 2 */reuse of /*!< maximum number of beats to be transferred in one TxDMA (or both) transaction is 1 */reuse of /** @defgroup ETH_Tx_DMA_Burst_Length ETH Tx DMA Burst Length
  * @{
  */reuse of /** @defgroup ETH_Burst_Mode ETH Burst Mode
  * @{
  */reuse of /** @defgroup ETH_Rx_Error_Code ETH Rx Error Code
  * @{
  */reuse of /** @defgroup ETH_Rx_MAC_Filter_Status ETH Rx MAC Filter Status
  * @{
  */reuse of /** @defgroup ETH_Tx_Packet_Checksum_Control ETH Tx Packet Checksum Control
  * @{
  */reuse of /** @defgroup ETH_Tx_Packet_CRC_Pad_Control ETH Tx Packet CRC Pad Control
  * @{
  */reuse of /** @defgroup ETH_Tx_Packet_Attributes ETH Tx Packet Attributes
  * @{
  */reuse of /* USE_HAL_ETH_REGISTER_CALLBACKS */reuse of /*!< Invalid Callback error  */reuse of /*!< MAC transfer error  */reuse of /*!< DMA transfer error  */reuse of /*!< Timeout error       */reuse of /*!< Parameter error     */reuse of /*!< Busy error          */reuse of /*!< No error            */reuse of /** @defgroup ETH_Error_Code ETH Error Code
  * @{
  */reuse of /*!< Jumbo frame payload size */reuse of /*!< Maximum Ethernet payload size */reuse of /*!< Minimum Ethernet payload size */reuse of /*!< optional 802.1q VLAN Tag */reuse of /*!< Ethernet CRC */reuse of /*!< 6 byte Dest addr, 6 byte Src addr, 2 byte length/type */reuse of /*!< ETH_HEADER + 2*VLAN_TAG + MAX_ETH_PAYLOAD + ETH_CRC */reuse of /** @defgroup ETH_Frame_settings ETH frame settings
  * @{
  */reuse of /* Receive Time Stamp High */reuse of /* Bit definition of RDES7 register */reuse of /* Receive Time Stamp Low */reuse of /* Bit definition of RDES6 register */reuse of /* ICMP payload encapsulated in
                                                                                     the IP datagram */reuse of /* TCP payload encapsulated in
                                                                                   the IP datagram */reuse of /* UDP payload encapsulated in
                                                                                   the IP datagram */reuse of /* IP Payload Type */reuse of /* IP Header Error */reuse of /* IP Payload Error */reuse of /* IP Checksum Bypassed */reuse of /* IPv4 Packet Received */reuse of /* IPv6 Packet Received */reuse of /* PdelayRespFollowUp message
                                                                                  (peer-to-peer transparent clock)
                                                                                   or Signaling message (Ordinary
                                                                                   or Boundary clock) */reuse of /* PdelayResp message
                                                                                   (peer-to-peer transparent clock)
                                                                                    or Management message (Ordinary
                                                                                    or Boundary clock)  */reuse of /* PdelayReq message
                                                                                   (peer-to-peer transparent clock)
                                                                                    or Announce message (Ordinary
                                                                                    or Boundary clock) */reuse of /* DelayResp message
                                                                                   (all clock types) */reuse of /* DelayReq message
                                                                                   (all clock types) */reuse of /* FollowUp message
                                                                                   (all clock types) */reuse of /* SYNC message
                                                                                   (all clock types) */reuse of /* PTP Message Type */reuse of /* PTP Frame Type */reuse of /* PTP Version */reuse of /* Bit definition of RDES4 register */reuse of /*---------------------------------------------------------------------------------------------------------------------
  RDES4 |                   Reserved[31:15]              |             Extended Status [14:0]                          |
  ---------------------------------------------------------------------------------------------------------------------
  RDES5 |                                            Reserved[31:0]                                                    |
  ---------------------------------------------------------------------------------------------------------------------
  RDES6 |                                       Receive Time Stamp Low [31:0]                                          |
  ---------------------------------------------------------------------------------------------------------------------
  RDES7 |                                       Receive Time Stamp High [31:0]                                         |
  --------------------------------------------------------------------------------------------------------------------*/reuse of /*!< Buffer2 Address Pointer */reuse of /**
  * @brief  Bit definition of RDES3 register
  */reuse of /*!< Buffer1 Address Pointer */reuse of /**
  * @brief  Bit definition of RDES2 register
  */reuse of /*!< Receive Buffer1 Size */reuse of /*!< Second Address Chained */reuse of /*!< Receive End of Ring */reuse of /*!< Receive Buffer2 Size */reuse of /*!< Disable Interrupt on Completion */reuse of /**
  * @brief  Bit definition of RDES1 register
  */reuse of /*!< Rx MAC Address/Payload Checksum Error: Rx MAC address matched/ Rx Payload Checksum Error */reuse of /*!< CRC error */reuse of /*!< Dribble bit error: frame contains non int multiple of 8 bits  */reuse of /*!< Receive error: error reported by MII interface  */reuse of /*!< Receive Watchdog Timeout: watchdog timer expired during reception    */reuse of /*!< Frame type - Ethernet, otherwise 802.3    */reuse of /*!< Late collision occurred during reception   */reuse of /*!< IPC Checksum Error: Rx Ipv4 header checksum error   */reuse of /*!< Last descriptor of the frame  */reuse of /*!< First descriptor of the frame  */reuse of /*!< VLAN Tag: received frame is a VLAN frame */reuse of /*!< Overflow Error: Frame was damaged due to buffer overflow */reuse of /*!< Frame size not matching with length field */reuse of /*!< SA Filter Fail for the received frame */reuse of /*!< Descriptor error: no more descriptors for receive frame  */reuse of /*!< Error summary: OR of the following bits: DE || OE || IPC || LC || RWT || RE || CE */reuse of /*!< Receive descriptor frame length  */reuse of /*!< DA Filter Fail for the rx frame  */reuse of /*!< OWN bit: descriptor is owned by DMA engine  */reuse of /**
  * @brief  Bit definition of RDES0 register: DMA Rx descriptor status register
  */reuse of /*
  DMA Rx Normal Descriptor read format
  --------------------------------------------------------------------------------------------------------------------
  RDES0 | OWN(31) |                                             Status [30:0]                                          |
  ---------------------------------------------------------------------------------------------------------------------
  RDES1 | CTRL(31) | Reserved[30:29] | Buffer2 ByteCount[28:16] | CTRL[15:14] | Reserved(13) | Buffer1 ByteCount[12:0] |
  ---------------------------------------------------------------------------------------------------------------------
  RDES2 |                                       Buffer1 Address [31:0]                                                 |
  ---------------------------------------------------------------------------------------------------------------------
  RDES3 |                          Buffer2 Address [31:0] / Next Descriptor Address [31:0]                             |
  ---------------------------------------------------------------------------------------------------------------------
*/reuse of /** @defgroup ETH_DMA_Rx_Descriptor_Bit_Definition ETH DMA Rx Descriptor Bit Definition
  * @{
  */reuse of /* Transmit Time Stamp High */reuse of /* Bit definition of TDES7 register */reuse of /* Transmit Time Stamp Low */reuse of /* Bit definition of TDES6 register */reuse of /*---------------------------------------------------------------------------------------------
TDES6 |                         Transmit Time Stamp Low [31:0]                                 |
-----------------------------------------------------------------------------------------------
TDES7 |                         Transmit Time Stamp High [31:0]                                |
----------------------------------------------------------------------------------------------*/reuse of /**
  * @brief  Bit definition of TDES3 register
  */reuse of /**
  * @brief  Bit definition of TDES2 register
  */reuse of /*!< Transmit Buffer1 Size */reuse of /*!< Transmit Buffer2 Size */reuse of /**
  * @brief  Bit definition of TDES1 register
  */reuse of /*!< Deferred Bit */reuse of /*!< Underflow Error: late data arrival from the memory */reuse of /*!< Excessive Deferral */reuse of /*!< Collision Count */reuse of /*!< VLAN Frame */reuse of /*!< Excessive Collision: transmission aborted after 16 collisions */reuse of /*!< Late Collision: transmission aborted due to collision */reuse of /*!< No Carrier: no carrier signal from the transceiver */reuse of /*!< Loss of Carrier: carrier lost during transmission */reuse of /*!< Payload Checksum Error */reuse of /*!< Frame Flushed: DMA/MTL flushed the frame due to SW flush */reuse of /*!< Jabber Timeout */reuse of /*!< Error summary: OR of the following bits: UE || ED || EC || LCO || NC || LCA || FF || JT */reuse of /*!< IP Header Error */reuse of /*!< Tx Time Stamp Status */reuse of /*!< Transmit End of Ring */reuse of /*!< TCP/UDP/ICMP Checksum Insertion fully calculated */reuse of /*!< TCP/UDP/ICMP Checksum Insertion calculated over segment only */reuse of /*!< IPV4 header Checksum Insertion */reuse of /*!< Do Nothing: Checksum Engine is bypassed */reuse of /*!< Checksum Insertion Control: 4 cases */reuse of /*!< Transmit Time Stamp Enable */reuse of /*!< Disable Padding */reuse of /*!< Disable CRC */reuse of /*!< Interrupt on Completion */reuse of /*!< OWN bit: descriptor is owned by DMA engine */reuse of /**
  * @brief  Bit definition of TDES0 register: DMA Tx descriptor status register
  */reuse of /*
   DMA Tx Normal Descriptor Read Format
  -----------------------------------------------------------------------------------------------
  TDES0 | OWN(31) | CTRL[30:26] | Reserved[25:24] | CTRL[23:20] | Reserved[19:17] | Status[16:0] |
  -----------------------------------------------------------------------------------------------
  TDES1 | Reserved[31:29] | Buffer2 ByteCount[28:16] | Reserved[15:13] | Buffer1 ByteCount[12:0] |
  -----------------------------------------------------------------------------------------------
  TDES2 |                         Buffer1 Address [31:0]                                         |
  -----------------------------------------------------------------------------------------------
  TDES3 |                   Buffer2 Address [31:0] / Next Descriptor Address [31:0]              |
  -----------------------------------------------------------------------------------------------
*/reuse of /** @defgroup ETH_DMA_Tx_Descriptor_Bit_Definition ETH DMA Tx Descriptor Bit Definition
  * @{
  */reuse of /** @defgroup ETH_Exported_Constants ETH Exported Constants
  * @{
  */reuse of /**
  *
  */reuse of /*!< Enable or Disable Forwarding Wake up packets */reuse of /*!< Enable or Disable Global unicast packet detection in power down mode */reuse of /*!< Enable or Disable Magic packet detection in power down mode */reuse of /*!< Enable or Disable Wake up packet detection in power down mode */reuse of /**
  * @brief  ETH Power Down structure definition
  */reuse of /*!< Set the control packets filter
                                                 This parameter can be a value of @ref ETH_Control_Packets_Filter */reuse of /*!< Enable or Disable broadcast filter */reuse of /*!< Enable or Disable destination address inverse filtering */reuse of /*!< Enable or Disable source address inverse filtering */reuse of /*!< Enable or Disable source address filtering module */reuse of /*!< Enable or Disable passing all multicast packets */reuse of /*!< Enable or Disable Hash filtering on multicast packets */reuse of /*!< Enable or Disable Hash filtering on unicast packets */reuse of /*!< Enable or Disable Perfect filtering in addition to Hash filtering */reuse of /*!< Enable or Disable Receive All Mode */reuse of /*!< Enable or Disable Promiscuous Mode */reuse of /**
  * @brief  ETH MAC filter structure definition
  */reuse of /*!< pointer to an ETH callback function */reuse of /**
  * @brief  HAL ETH Callback pointer definition
  */reuse of /*!< ETH Wake UP Callback ID           */reuse of /*!< ETH Power Management Callback ID  */reuse of /*!< ETH Error Callback ID             */reuse of /*!< ETH Rx Complete Callback ID       */reuse of /*!< ETH Tx Complete Callback ID       */reuse of /*!< ETH MspDeInit callback ID         */reuse of /*!< ETH MspInit callback ID           */reuse of /**
  * @brief  HAL ETH Callback ID enumeration definition
  */reuse of /*!< ETH Tx Handle Ptp Function */reuse of /*!< ETH Tx Free Function         */reuse of /*!< ETH Rx Set App Data Function */reuse of /*!< ETH Rx Get Buffer Function   */reuse of /*!< ETH Msp DeInit callback            */reuse of /*!< ETH Msp Init callback              */reuse of /*!< ETH Wake UP Callback   */reuse of /*!< ETH Power Management Callback            */reuse of /*!< ETH Error Callback   */reuse of /*!< ETH Rx  Complete Callback     */reuse of /*!< ETH Tx Complete Callback */reuse of /*!< Holds the PTP configuration status.
                                                             This parameter can be a value of
                                                             @ref ETH_PTP_Config_Status */reuse of /*!< Holds the LPI event when the an LPI status interrupt occurs.
                                                             This parameter can be a value of @ref ETHEx_LPI_Event */reuse of /*!< Holds the Wake Up event when the MAC exit the power down mode
                                                             This parameter can be a value of
                                                             @ref ETH_MAC_Wake_Up_Event */reuse of /*!< Holds the MAC Rx Tx Error code when a MAC Rx or Tx status interrupt occurs
                                                             This parameter can be a combination of
                                                             @ref ETH_MAC_Rx_Tx_Status */reuse of /*!< Holds the DMA Rx Tx Error code when a DMA AIS interrupt occurs
                                                             This parameter can be a combination of
                                                             @ref ETH_DMA_Status_Flags */reuse of /*!< Holds the global Error code of the ETH HAL status machine
                                                             This parameter can be a value of @ref ETH_Error_Code.*/reuse of /*!< ETH state information related to global Handle management
                                                              and also related to Tx operations. This parameter can
                                                              be a value of @ref ETH_State_Codes */reuse of /* HAL_ETH_USE_PTP */reuse of /*!< Tx Timestamp */reuse of /*!< Rx descriptor wrapper: holds all Rx descriptors list
                                                            addresses and current descriptor index  */reuse of /*!< Tx descriptor wrapper: holds all Tx descriptors list
                                                            addresses and current descriptor index  */reuse of /*!< Ethernet Init Configuration */reuse of /*!< Register base address       */reuse of /**
  * @brief  ETH Handle Structure definition
  */reuse of /*!< pointer to an ETH Tx Free function */reuse of /**
  * @brief  HAL ETH Tx Free Function definition
  */reuse of /*!< pointer to an ETH Rx Set App Data Function */reuse of /**
  * @brief  HAL ETH Rx Set App Data Function definition
  */reuse of /*!< pointer to an ETH Rx Get Buffer Function */reuse of /**
  * @brief  HAL ETH Rx Get Buffer Function definition
  */reuse of /**
  * @brief  HAL State structures definition
  */reuse of /*!< Subsecond Increment */reuse of /*!< Timestamp addend value */reuse of /*!< Time stamp clock node type */reuse of /*!< Enable MAC Address for PTP Packet Filtering */reuse of /*!< Enable Timestamp Snapshot for Event Messages */reuse of /*!< Enable Processing of PTP Packets Sent over IPv4-UDP */reuse of /*!< Enable Processing of PTP Packets Sent over IPv6-UDP */reuse of /*!< Enable Processing of PTP over Ethernet Packets */reuse of /*!< Enable PTP Packet Processing for Version 2 Format */reuse of /*!< Timestamp Digital or Binary Rollover Control */reuse of /*!< Enable Timestamp for All Packets */reuse of /*!< Timestamp Addend Update */reuse of /*!< Timestamp Update */reuse of /*!< Initialize Timestamp */reuse of /*!< Fine or Coarse Timestamp Update */reuse of /*!< Enable Timestamp */reuse of /**
  * @brief  ETH PTP Init Structure definition
  */reuse of /*!< Provides the length of Rx buffers size */reuse of /*!< Provides the address of the first DMA Rx descriptor in the list */reuse of /*!< Provides the address of the first DMA Tx descriptor in the list */reuse of /*!< Selects the MII interface or the RMII interface. */reuse of /*!< MAC Address of used Hardware: must be pointer on an array of 6 bytes */reuse of /**
  * @brief  ETH Init Structure definition
  */reuse of /*!<  PTP negative time update       */reuse of /*!<  PTP positive time update       */reuse of /**
  * @brief  HAL ETH PTP Update type enum definition
  */reuse of /*!<   Reduced Media Independent Interface       */reuse of /*!<  Media Independent Interface               */reuse of /**
  * @brief  HAL ETH Media Interfaces enum definition
  */reuse of /*!< Specifies the number of word to skip between two unchained descriptors (Ring mode)
                                                             This parameter must be a number between
                                                             Min_Data = 0 and Max_Data = 32 */reuse of /*!< Enables the enhanced descriptor format */reuse of /*!< Selects or not the Operate on second frame mode, which allows the DMA to process a second
                                                             frame of Transmit data even before obtaining
                                                             the status for the first frame */reuse of /*!< Selects the threshold level of the Receive FIFO.
                                                             This parameter can be a value of
                                                             @ref ETH_Receive_Threshold_Control */reuse of /*!< Enables or disables the Rx FIFO to forward Undersized frames (frames with no Error
                                                             and length less than 64 bytes)
                                                             including pad-bytes and CRC) */reuse of /*!< Enables or disables the Rx Packet Flush */reuse of /*!< Selects or not the forward to the DMA of erroneous frames */reuse of /*!< Indicates the maximum number of beats to be transferred in one Rx DMA transaction.
                                                    This parameter can be a value of @ref ETH_Rx_DMA_Burst_Length */reuse of /*!< Selects or not the Transmit Threshold Control.
                                                             This parameter can be a value of
                                                             @ref ETH_Transmit_Threshold_Control */reuse of /*!< Indicates the maximum number of beats to be transferred in one Tx DMA transaction.
                                                     This parameter can be a value of @ref ETH_Tx_DMA_Burst_Length */reuse of /*!< Enables or disables Transmit store and forward mode */reuse of /*!< Enables or disables the Receive store and forward mode */reuse of /*!< Selects or not the Dropping of TCP/IP Checksum Error Frames */reuse of /*!< Sets the AHB Master interface burst transfers.
                                                     This parameter can be a value of @ref ETH_Burst_Mode */reuse of /*!< Enables or disables the AHB Master interface address aligned
                                                            burst transfers on Read and Write channels  */reuse of /*!< Sets the arbitration scheme between DMA Tx and Rx
                                                         This parameter can be a value of @ref ETH_DMA_Arbitration */reuse of /**
  * @brief  ETH DMA Configuration Structure definition
  */reuse of /*!< Enables or disables  forwarding Undersized Good Packets.*/reuse of /*!< Enables or disables  forwarding Error Packets. */reuse of /*!< Enables or disables Dropping of TCPIP Checksum Error Packets. */reuse of /*!< Specifies the Receive Queue operating mode.
                                                             This parameter can be a value of @ref ETH_Receive_Mode */reuse of /*!< Specifies the Transmit Queue operating mode.
                                                      This parameter can be a value of @ref ETH_Transmit_Mode */reuse of /*!< Enables or disables the MAC to decodes the received Pause packet
                                                  and disables its transmitter for a specified (Pause) time */reuse of /*!< Enables or disables the MAC to detect Pause packets with unicast address of the station */reuse of /*!< Enables or disables the MAC to transmit Pause packets in Full Duplex mode
                                                   or the MAC back pressure operation in Half Duplex mode */reuse of /*!< This field configures the threshold of the PAUSE to be checked for automatic retransmission of PAUSE Packet.
                                                   This parameter can be a value of @ref ETH_Pause_Low_Threshold */reuse of /*!< Enable or disables the automatic generation of Zero Quanta Pause Control packets.*/reuse of /*!< This field holds the value to be used in the Pause Time field in the transmit control packet.
                                                   This parameter must be a number between
                                                   Min_Data = 0x0 and Max_Data = 0xFFFF.*/reuse of /*!< This field is used as watchdog timeout for a received packet
                                                        This parameter can be a value of @ref ETH_Watchdog_Timeout */reuse of /*!< Enable or disables the Programmable Watchdog.*/reuse of /*!< Sets the Extended IPG between Packet during transmission.
                                                           This parameter can be a value from 0x0 to 0xFF */reuse of /*!< Enable or disables the extended inter packet gap. */reuse of /*!< Specifies the packet size that the MAC will declare it as Giant, If it's size is
                                                    greater than the value programmed in this field in units of bytes
                                                    This parameter must be a number between
                                                    Min_Data = 0x618 (1518 byte) and Max_Data = 0x3FFF (32 Kbyte). */reuse of /*!< Enable or disables the CRC Checking for Received Packets. */reuse of /*!< Enable or disables the Slow Protocol Detection. */reuse of /*!< Selects or not the Preamble Length for Transmit packets (Full Duplex mode).
                                                           This parameter can be a value of @ref ETH_Preamble_Length */reuse of /*!< Enables or disables the deferral check function in Half Duplex mode. */reuse of /*!< Selects the BackOff limit value.
                                                        This parameter can be a value of @ref ETH_Back_Off_Limit */reuse of /*!< Enables or disables the MAC retry transmission, when a collision occurs in Half Duplex mode.*/reuse of /*!< Enables or disables the Carrier Sense During Transmission in the Half Duplex mode */reuse of /*!< Enables or disables the Receive Own in Half Duplex mode. */reuse of /*!< Enables or disables the Carrier Sense Before Transmission in Full Duplex Mode. */reuse of /*!< Enables or disables the loopback mode */reuse of /*!< Selects the MAC duplex mode: Half-Duplex or Full-Duplex mode
                                                           This parameter can be a value of @ref ETH_Duplex_Mode */reuse of /*!< Sets the Ethernet speed: 10/100 Mbps.
                                                           This parameter can be a value of @ref ETH_Speed */reuse of /*!< Enables or disables receiving Jumbo Packet
                                                           When enabled, the MAC allows jumbo packets of 9,018 bytes
                                                           without reporting a giant packet error */reuse of /*!< Enables or disables Jabber timer on Tx path.*/reuse of /*!< Enables or disables the Watchdog timer on Rx path.*/reuse of /*!< Enables or disables  the Automatic MAC Pad/CRC Stripping.*/reuse of /*!< Enables or disables the CRC stripping for Type packets.*/reuse of /*!< Enables or disables the IEEE 802.3as Support for 2K length Packets */reuse of /*!< Enables or disables the Giant Packet Size Limit Control. */reuse of /*!< Sets the minimum IPG between Packet during transmission.
                                                     This parameter can be a value of @ref ETH_Inter_Packet_Gap */reuse of /*!< Enables or Disable the checksum checking for received packet payloads TCP, UDP or ICMP headers */reuse of /*!< Selects the Source Address Insertion or Replacement Control.
                                                     This parameter can be a value of @ref ETH_Source_Addr_Control */reuse of /**
  * @brief  ETH MAC Configuration Structure definition
  */reuse of /*<! Pointer to the last buff. */reuse of /*<! Pointer to the first buff. */reuse of /*<! Time Stamp Low value for receive. */reuse of /*<! Last received descriptor. */reuse of /*<! Number of Rx Descriptors awaiting building. */reuse of /*<! Current Rx Descriptor for building descriptors. */reuse of /*<! Received Data Length. */reuse of /*<! Number of descriptors . */reuse of /*<! Current Rx descriptor. */reuse of /*<! If 1, DMA will generate the Rx complete interrupt.
                                             If 0, DMA will not generate the Rx complete interrupt. */reuse of /*<! Rx DMA descriptors addresses. */reuse of /**
  * @brief  DMA Receive Descriptors Wrapper structure definition
  */reuse of /**
  * @brief  ETH Timeupdate structure definition
  */reuse of /**
  * @brief  ETH Timestamp structure definition
  */reuse of /*!< Specifies Application packet pointer to save   */reuse of /*!< Specifies Inner VLAN Tag insertion control only when Inner VLAN is enabled.
                                        This parameter can be a value of @ref ETH_Tx_Packet_Inner_VLAN_Control   */reuse of /*!< Sets Inner VLAN Tag only when Inner VLAN is enabled.
                                        This parameter can be a value from 0x0 to 0x3FFFF */reuse of /*!< Specifies VLAN Tag insertion control only when VLAN is enabled.
                                        This parameter can be a value of @ref ETH_Tx_Packet_VLAN_Control */reuse of /*!< Sets VLAN Tag only when VLAN is enabled.
                                        This parameter can be a value from 0x0 to 0xFFFF*/reuse of /*!< Sets TCP header length only when TCP segmentation is enabled.
                                        This parameter can be a value from 0x5 to 0xF */reuse of /*!< Sets Total payload length only when TCP segmentation is enabled.
                                        This parameter can be a value from 0x0 to 0x3FFFF */reuse of /*!< Sets TCP maximum segment size only when TCP segmentation is enabled.
                                        This parameter can be a value from 0x0 to 0x3FFF */reuse of /*!< Specifies the checksum insertion control.
                                        This parameter can be a value of @ref ETH_Tx_Packet_Checksum_Control  */reuse of /*!< Specifies the CRC and Pad insertion and replacement control.
                                        This parameter can be a value of @ref ETH_Tx_Packet_CRC_Pad_Control  */reuse of /*!< Specifies the source address insertion control.
                                         This parameter can be a value of @ref ETH_Tx_Packet_Source_Addr_Control */reuse of /*!< Tx buffers pointers */reuse of /*!< Total packet length   */reuse of /*!< Tx packet HW features capabilities.
                                         This parameter can be a combination of @ref ETH_Tx_Packet_Attributes*/reuse of txFreeCallbackreuse of rxLinkCallbackreuse of rxAllocateCallbackreuse of IsPtpConfiguredreuse of MACLPIEventreuse of MACWakeUpEventreuse of MACErrorCodereuse of DMAErrorCodereuse of gStatereuse of RxDescListreuse of TxDescListreuse of declaration of pETH_txPtpCallbackTypeDefreuse of declaration of pETH_txFreeCallbackTypeDefreuse of declaration of pETH_rxLinkCallbackTypeDefreuse of declaration of pETH_rxAllocateCallbackTypeDefreuse of declaration of HAL_ETH_StateTypeDefreuse of declaration of ETH_InitTypeDefreuse of RxBuffLenreuse of RxDescreuse of TxDescreuse of MediaInterfacereuse of MACAddrreuse of declaration of ETH_MediaInterfaceTypeDefreuse of HAL_ETH_MII_MODEreuse of HAL_ETH_RMII_MODEreuse of declaration of ETH_DMAConfigTypeDefreuse of DescriptorSkipLengthreuse of EnhancedDescriptorFormatreuse of SecondFrameOperatereuse of ReceiveThresholdControlreuse of ForwardUndersizedGoodFramesreuse of FlushRxPacketreuse of ForwardErrorFramesreuse of RxDMABurstLengthreuse of TransmitThresholdControlreuse of TxDMABurstLengthreuse of TransmitStoreForwardreuse of ReceiveStoreForwardreuse of DropTCPIPChecksumErrorFramereuse of BurstModereuse of AddressAlignedBeatsreuse of DMAArbitrationreuse of declaration of ETH_MACConfigTypeDefreuse of ForwardRxUndersizedGoodPacketreuse of ForwardRxErrorPacketreuse of DropTCPIPChecksumErrorPacketreuse of ReceiveQueueModereuse of TransmitQueueModereuse of ReceiveFlowControlreuse of UnicastPausePacketDetectreuse of TransmitFlowControlreuse of PauseLowThresholdreuse of ZeroQuantaPausereuse of PauseTimereuse of WatchdogTimeoutreuse of ProgrammableWatchdogreuse of ExtendedInterPacketGapValreuse of ExtendedInterPacketGapreuse of GiantPacketSizeLimitreuse of CRCCheckingRxPacketsreuse of SlowProtocolDetectreuse of PreambleLengthreuse of DeferralCheckreuse of BackOffLimitreuse of RetryTransmissionreuse of CarrierSenseDuringTransmitreuse of ReceiveOwnreuse of CarrierSenseBeforeTransmitreuse of LoopbackModereuse of DuplexModereuse of Speedreuse of JumboPacketreuse of Jabberreuse of Watchdogreuse of AutomaticPadCRCStripreuse of CRCStripTypePacketreuse of Support2KPacketreuse of GiantPacketSizeLimitControlreuse of InterPacketGapValreuse of ChecksumOffloadreuse of SourceAddrControlreuse of declaration of ETH_RxDescListTypeDefreuse of pRxEndreuse of pRxStartreuse of TimeStampreuse of pRxLastRxDescreuse of RxBuildDescCntreuse of RxBuildDescIdxreuse of RxDataLengthreuse of RxDescCntreuse of RxDescIdxreuse of ItModereuse of declaration of ETH_TimeStampTypeDefreuse of TimeStampHighreuse of TimeStampLowreuse of declaration of ETH_TxPacketConfigTypeDefreuse of InnerVlanCtrlreuse of InnerVlanTagreuse of VlanCtrlreuse of VlanTagreuse of TCPHeaderLenreuse of PayloadLenreuse of MaxSegmentSizereuse of ChecksumCtrlreuse of CRCPadCtrlreuse of SrcAddrCtrlreuse of TxBufferreuse of Attributesreuse of declaration of ETH_TxDescListTypeDefreuse of releaseIndexreuse of BuffersInUsereuse of CurrentPacketAddressreuse of PacketAddressreuse of CurTxDescreuse of declaration of ETH_BufferTypeDefreuse of nextreuse of lenreuse of bufferreuse of definition of __ETH_BufferTypeDefreuse of declaration of ETH_DMADescTypeDefreuse of BackupAddr1reuse of BackupAddr0reuse of DESC7reuse of DESC6reuse of DESC5reuse of DESC4reuse of DESC3reuse of DESC2reuse of DESC1reuse of DESC0reuse of definition of WakeUpForwardreuse of definition of GlobalUnicastreuse of definition of MagicPacketreuse of definition of WakeUpPacketreuse of definition of ControlPacketsFilterreuse of definition of BroadcastFilterreuse of definition of DestAddrInverseFilteringreuse of definition of SrcAddrInverseFilteringreuse of definition of SrcAddrFilteringreuse of definition of PassAllMulticastreuse of definition of HashMulticastreuse of definition of HashUnicastreuse of definition of HachOrPerfectFilterreuse of definition of ReceiveAllModereuse of definition of PromiscuousModereuse of definition of txPtpCallbackreuse of definition of txFreeCallbackreuse of definition of rxLinkCallbackreuse of definition of rxAllocateCallbackreuse of definition of IsPtpConfiguredreuse of definition of MACLPIEventreuse of definition of MACWakeUpEventreuse of definition of MACErrorCodereuse of definition of DMAErrorCodereuse of volatile HAL_ETH_StateTypeDefreuse of definition of gStatereuse of definition of RxDescListreuse of definition of TxDescListreuse of ETH_TypeDef *reuse of definition of RxBuffLenreuse of ETH_DMADescTypeDef *reuse of definition of RxDescreuse of definition of TxDescreuse of definition of MediaInterfacereuse of definition of MACAddrreuse of definition of DescriptorSkipLengthreuse of definition of EnhancedDescriptorFormatreuse of definition of SecondFrameOperatereuse of definition of ReceiveThresholdControlreuse of definition of ForwardUndersizedGoodFramesreuse of definition of FlushRxPacketreuse of definition of ForwardErrorFramesreuse of definition of RxDMABurstLengthreuse of definition of TransmitThresholdControlreuse of definition of TxDMABurstLengthreuse of definition of TransmitStoreForwardreuse of definition of ReceiveStoreForwardreuse of definition of DropTCPIPChecksumErrorFramereuse of definition of BurstModereuse of definition of AddressAlignedBeatsreuse of definition of DMAArbitrationreuse of definition of ForwardRxUndersizedGoodPacketreuse of definition of ForwardRxErrorPacketreuse of definition of DropTCPIPChecksumErrorPacketreuse of definition of ReceiveQueueModereuse of definition of TransmitQueueModereuse of definition of ReceiveFlowControlreuse of definition of UnicastPausePacketDetectreuse of definition of TransmitFlowControlreuse of definition of PauseLowThresholdreuse of definition of ZeroQuantaPausereuse of definition of PauseTimereuse of definition of WatchdogTimeoutreuse of definition of ProgrammableWatchdogreuse of definition of ExtendedInterPacketGapValreuse of definition of ExtendedInterPacketGapreuse of definition of GiantPacketSizeLimitreuse of definition of CRCCheckingRxPacketsreuse of definition of SlowProtocolDetectreuse of definition of PreambleLengthreuse of definition of DeferralCheckreuse of definition of BackOffLimitreuse of definition of RetryTransmissionreuse of definition of CarrierSenseDuringTransmitreuse of definition of ReceiveOwnreuse of definition of CarrierSenseBeforeTransmitreuse of definition of LoopbackModereuse of definition of DuplexModereuse of definition of JumboPacketreuse of definition of Jabberreuse of definition of Watchdogreuse of definition of AutomaticPadCRCStripreuse of definition of CRCStripTypePacketreuse of definition of Support2KPacketreuse of definition of GiantPacketSizeLimitControlreuse of definition of InterPacketGapValreuse of definition of ChecksumOffloadreuse of definition of SourceAddrControlreuse of definition of pRxEndreuse of definition of pRxStartreuse of definition of TimeStampreuse of definition of pRxLastRxDescreuse of definition of RxBuildDescCntreuse of definition of RxBuildDescIdxreuse of definition of RxDataLengthreuse of definition of RxDescCntreuse of definition of RxDescIdxreuse of definition of ItModereuse of #define ETH_RX_DESC_CNT 4Ureuse of definition of TimeStampHighreuse of definition of TimeStampLowreuse of definition of pDatareuse of definition of InnerVlanCtrlreuse of definition of InnerVlanTagreuse of definition of VlanCtrlreuse of definition of VlanTagreuse of definition of TCPHeaderLenreuse of definition of PayloadLenreuse of definition of MaxSegmentSizereuse of definition of ChecksumCtrlreuse of definition of CRCPadCtrlreuse of definition of SrcAddrCtrlreuse of ETH_BufferTypeDef *reuse of __ETH_BufferTypeDef *reuse of definition of TxBufferreuse of definition of Lengthreuse of definition of Attributesreuse of definition of releaseIndexreuse of definition of BuffersInUsereuse of definition of CurrentPacketAddressreuse of uint32_t *[4]reuse of unsigned long *[4]reuse of #define ETH_TX_DESC_CNT 4Ureuse of definition of PacketAddressreuse of definition of CurTxDescreuse of definition of nextreuse of definition of lenreuse of definition of bufferreuse of definition of BackupAddr1reuse of definition of BackupAddr0reuse of definition of DESC7reuse of definition of DESC6reuse of definition of DESC5reuse of definition of DESC4reuse of definition of DESC3reuse of definition of DESC2reuse of definition of DESC1reuse of definition of DESC0reuse of #define __HAL_ETH_SET_PTP_CONTROL(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->PTPTSCR |= (__FLAG__))reuse of #define __HAL_ETH_GET_PTP_CONTROL(__HANDLE__,__FLAG__) (((((__HANDLE__)->Instance->PTPTSCR) & (__FLAG__)) == (__FLAG__)) ? SET : RESET)reuse of #define __HAL_ETH_WAKEUP_EXTI_GENERATE_SWIT(__EXTI_LINE__) (EXTI->SWIER |= (__EXTI_LINE__))reuse of #define __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE(__EXTI_LINE__) (EXTI->RTSR |= (__EXTI_LINE__)); (EXTI->FTSR |= (__EXTI_LINE__))reuse of #define __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE(__EXTI_LINE__) (EXTI->RTSR &= ~(__EXTI_LINE__)); (EXTI->FTSR |= (__EXTI_LINE__))reuse of #define __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE(__EXTI_LINE__) (EXTI->FTSR &= ~(__EXTI_LINE__)); (EXTI->RTSR |= (__EXTI_LINE__))reuse of #define __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__))reuse of #define __HAL_ETH_WAKEUP_EXTI_GET_FLAG(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__))reuse of #define __HAL_ETH_WAKEUP_EXTI_ENABLE_IT(__EXTI_LINE__) (EXTI->IMR |= (__EXTI_LINE__))reuse of #define ETH_WAKEUP_EXTI_LINE 0x00080000Ureuse of #define __HAL_ETH_MAC_GET_IT(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->MACSR & ( __INTERRUPT__)) == ( __INTERRUPT__))reuse of #define __HAL_ETH_DMA_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->DMASR = ( __FLAG__))reuse of #define __HAL_ETH_DMA_GET_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->DMASR & ( __FLAG__)) == ( __FLAG__))reuse of #define __HAL_ETH_DMA_CLEAR_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->DMASR = (__INTERRUPT__))reuse of #define __HAL_ETH_DMA_GET_IT(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->DMASR & (__INTERRUPT__)) == (__INTERRUPT__))reuse of #define __HAL_ETH_DMA_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->DMAIER & (__INTERRUPT__)) == (__INTERRUPT__))reuse of #define __HAL_ETH_DMA_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->DMAIER &= ~(__INTERRUPT__))reuse of #define __HAL_ETH_DMA_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->DMAIER |= (__INTERRUPT__))reuse of #define __HAL_ETH_RESET_HANDLE_STATE(__HANDLE__) do{ (__HANDLE__)->gState = HAL_ETH_STATE_RESET; } while(0)reuse of #define HAL_ETH_PTP_CONFIGURED 0x00000001Ureuse of #define HAL_ETH_PTP_NOT_CONFIGURED 0x00000000Ureuse of #define ETH_DMA_OVERFLOW_MISSEDFRAMECOUNTER 0x00010000Ureuse of #define ETH_DMA_OVERFLOW_RXFIFOCOUNTER 0x10000000Ureuse of #define ETH_DMA_RECEIVEPROCESS_QUEUING 0x000E0000Ureuse of #define ETH_DMA_RECEIVEPROCESS_CLOSING 0x000A0000Ureuse of #define ETH_DMA_RECEIVEPROCESS_SUSPENDED 0x00080000Ureuse of #define ETH_DMA_RECEIVEPROCESS_WAITING 0x00060000Ureuse of #define ETH_DMA_RECEIVEPROCESS_FETCHING 0x00020000Ureuse of #define ETH_DMA_RECEIVEPROCESS_STOPPED 0x00000000Ureuse of #define ETH_DMA_TRANSMITPROCESS_CLOSING 0x00700000Ureuse of #define ETH_DMA_TRANSMITPROCESS_SUSPENDED 0x00600000Ureuse of #define ETH_DMA_TRANSMITPROCESS_READING 0x00300000Ureuse of #define ETH_DMA_TRANSMITPROCESS_WAITING 0x00200000Ureuse of #define ETH_DMA_TRANSMITPROCESS_FETCHING 0x00100000Ureuse of #define ETH_DMA_TRANSMITPROCESS_STOPPED 0x00000000Ureuse of #define ETH_DMA_IT_T 0x00000001Ureuse of #define ETH_DMA_IT_TPS 0x00000002Ureuse of #define ETH_DMA_IT_TBU 0x00000004Ureuse of #define ETH_DMA_IT_TJT 0x00000008Ureuse of #define ETH_DMA_IT_RO 0x00000010Ureuse of #define ETH_DMA_IT_TU 0x00000020Ureuse of #define ETH_DMA_IT_R 0x00000040Ureuse of #define ETH_DMA_IT_RBU 0x00000080Ureuse of #define ETH_DMA_IT_RPS 0x00000100Ureuse of #define ETH_DMA_IT_RWT 0x00000200Ureuse of #define ETH_DMA_IT_ET 0x00000400Ureuse of #define ETH_DMA_IT_FBE 0x00002000Ureuse of #define ETH_DMA_IT_ER 0x00004000Ureuse of #define ETH_DMA_IT_AIS 0x00008000Ureuse of #define ETH_DMA_IT_NIS 0x00010000Ureuse of #define ETH_DMA_IT_MMC 0x08000000Ureuse of #define ETH_DMA_IT_PMT 0x10000000Ureuse of #define ETH_DMA_IT_TST 0x20000000Ureuse of #define ETH_MAC_IT_PMT 0x00000008Ureuse of #define ETH_MAC_IT_MMC 0x00000010Ureuse of #define ETH_MAC_IT_MMCR 0x00000020Ureuse of #define ETH_MAC_IT_MMCT 0x00000040Ureuse of #define ETH_MAC_IT_TST 0x00000200Ureuse of #define ETH_DMA_FLAG_T 0x00000001Ureuse of #define ETH_DMA_FLAG_TPS 0x00000002Ureuse of #define ETH_DMA_FLAG_TBU 0x00000004Ureuse of #define ETH_DMA_FLAG_TJT 0x00000008Ureuse of #define ETH_DMA_FLAG_RO 0x00000010Ureuse of #define ETH_DMA_FLAG_TU 0x00000020Ureuse of #define ETH_DMA_FLAG_R 0x00000040Ureuse of #define ETH_DMA_FLAG_RBU 0x00000080Ureuse of #define ETH_DMA_FLAG_RPS 0x00000100Ureuse of #define ETH_DMA_FLAG_RWT 0x00000200Ureuse of #define ETH_DMA_FLAG_ET 0x00000400Ureuse of #define ETH_DMA_FLAG_FBE 0x00002000Ureuse of #define ETH_DMA_FLAG_ER 0x00004000Ureuse of #define ETH_DMA_FLAG_AIS 0x00008000Ureuse of #define ETH_DMA_FLAG_NIS 0x00010000Ureuse of #define ETH_DMA_FLAG_ACCESSERROR 0x02000000Ureuse of #define ETH_DMA_FLAG_READWRITEERROR 0x01000000Ureuse of #define ETH_DMA_FLAG_DATATRANSFERERROR 0x00800000Ureuse of #define ETH_DMA_FLAG_MMC 0x08000000Ureuse of #define ETH_DMA_FLAG_PMT 0x10000000Ureuse of #define ETH_DMA_FLAG_TST 0x20000000Ureuse of #define ETH_MAC_FLAG_PMT 0x00000008Ureuse of #define ETH_MAC_FLAG_MMC 0x00000010Ureuse of #define ETH_MAC_FLAG_MMCR 0x00000020Ureuse of #define ETH_MAC_FLAG_MMCT 0x00000040Ureuse of #define ETH_MAC_FLAG_TST 0x00000200Ureuse of #define ETH_MMC_IT_RFCE 0x10000020Ureuse of #define ETH_MMC_IT_RFAE 0x10000040Ureuse of #define ETH_MMC_IT_RGUF 0x10020000Ureuse of #define ETH_MMC_IT_TGFSC 0x00004000Ureuse of #define ETH_MMC_IT_TGFMSC 0x00008000Ureuse of #define ETH_MMC_IT_TGF 0x00200000Ureuse of #define ETH_PMT_FLAG_MPR 0x00000020Ureuse of #define ETH_PMT_FLAG_WUFR 0x00000040Ureuse of #define ETH_PMT_FLAG_WUFFRPR 0x80000000Ureuse of #define ETH_DMARXDESC_BUFFER2 0x00000001Ureuse of #define ETH_DMARXDESC_BUFFER1 0x00000000Ureuse of #define ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL 0x00C00000Ureuse of #define ETH_DMATXDESC_CHECKSUMTCPUDPICMPSEGMENT 0x00800000Ureuse of #define ETH_DMATXDESC_CHECKSUMIPV4HEADER 0x00400000Ureuse of #define ETH_DMATXDESC_CHECKSUMBYPASS 0x00000000Ureuse of #define ETH_DMATXDESC_FIRSTSEGMENT 0x20000000Ureuse of #define ETH_DMATXDESC_LASTSEGMENTS 0x40000000Ureuse of #define ETH_DMAARBITRATION_RXPRIORTX 0x00000002Ureuse of #define ETH_DMAARBITRATION_ROUNDROBIN_RXTX_4_1 0x0000C000Ureuse of #define ETH_DMAARBITRATION_ROUNDROBIN_RXTX_3_1 0x00008000Ureuse of #define ETH_DMAARBITRATION_ROUNDROBIN_RXTX_2_1 0x00004000Ureuse of #define ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1 0x00000000Ureuse of #define ETH_RECEIVEDTHRESHOLDCONTROL_128BYTES 0x00000018Ureuse of #define ETH_RECEIVEDTHRESHOLDCONTROL_96BYTES 0x00000010Ureuse of #define ETH_RECEIVEDTHRESHOLDCONTROL_32BYTES 0x00000008Ureuse of #define ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES 0x00000000Ureuse of #define ETH_TRANSMITTHRESHOLDCONTROL_16BYTES 0x0001C000Ureuse of #define ETH_TRANSMITTHRESHOLDCONTROL_24BYTES 0x00018000Ureuse of #define ETH_TRANSMITTHRESHOLDCONTROL_32BYTES 0x00014000Ureuse of #define ETH_TRANSMITTHRESHOLDCONTROL_40BYTES 0x00010000Ureuse of #define ETH_TRANSMITTHRESHOLDCONTROL_256BYTES 0x0000C000Ureuse of #define ETH_TRANSMITTHRESHOLDCONTROL_192BYTES 0x00008000Ureuse of #define ETH_TRANSMITTHRESHOLDCONTROL_128BYTES 0x00004000Ureuse of #define ETH_TRANSMITTHRESHOLDCONTROL_64BYTES 0x00000000Ureuse of #define ETH_MAC_ADDRESSMASK_BYTE1 0x01000000Ureuse of #define ETH_MAC_ADDRESSMASK_BYTE2 0x02000000Ureuse of #define ETH_MAC_ADDRESSMASK_BYTE3 0x04000000Ureuse of #define ETH_MAC_ADDRESSMASK_BYTE4 0x08000000Ureuse of #define ETH_MAC_ADDRESSMASK_BYTE5 0x10000000Ureuse of #define ETH_MAC_ADDRESSMASK_BYTE6 0x20000000Ureuse of #define ETH_MAC_ADDRESSFILTER_DA 0x00000008Ureuse of #define ETH_MAC_ADDRESSFILTER_SA 0x00000000Ureuse of #define ETH_TRANSMITFLOWCONTROL_DISABLE 0x00000000Ureuse of #define ETH_TRANSMITFLOWCONTROL_ENABLE 0x00000002Ureuse of #define ETH_RECEIVEFLOWCONTROL_DISABLE 0x00000000Ureuse of #define ETH_RECEIVEFLOWCONTROL_ENABLE 0x00000004Ureuse of #define ETH_UNICASTPAUSEFRAMEDETECT_DISABLE 0x00000000Ureuse of #define ETH_UNICASTPAUSEFRAMEDETECT_ENABLE 0x00000008Ureuse of #define ETH_PAUSELOWTHRESHOLD_MINUS256 0x00000030Ureuse of #define ETH_PAUSELOWTHRESHOLD_MINUS144 0x00000020Ureuse of #define ETH_PAUSELOWTHRESHOLD_MINUS28 0x00000010Ureuse of #define ETH_PAUSELOWTHRESHOLD_MINUS4 0x00000000Ureuse of #define ETH_ZEROQUANTAPAUSE_DISABLE 0x00000080Ureuse of #define ETH_ZEROQUANTAPAUSE_ENABLE 0x00000000Ureuse of #define ETH_UNICASTFRAMESFILTER_PERFECT 0x00000000Ureuse of #define ETH_UNICASTFRAMESFILTER_HASHTABLE 0x00000002Ureuse of #define ETH_UNICASTFRAMESFILTER_PERFECTHASHTABLE 0x00000402Ureuse of #define ETH_MULTICASTFRAMESFILTER_NONE 0x00000010Ureuse of #define ETH_MULTICASTFRAMESFILTER_PERFECT 0x00000000Ureuse of #define ETH_MULTICASTFRAMESFILTER_HASHTABLE 0x00000004Ureuse of #define ETH_MULTICASTFRAMESFILTER_PERFECTHASHTABLE 0x00000404Ureuse of #define ETH_PROMISCUOUS_MODE_DISABLE 0x00000000Ureuse of #define ETH_PROMISCUOUS_MODE_ENABLE 0x00000001Ureuse of #define ETH_DESTINATIONADDRFILTER_INVERSE 0x00000008Ureuse of #define ETH_DESTINATIONADDRFILTER_NORMAL 0x00000000Ureuse of #define ETH_BROADCASTFRAMESRECEPTION_DISABLE 0x00000020Ureuse of #define ETH_BROADCASTFRAMESRECEPTION_ENABLE 0x00000000Ureuse of #define ETH_PASSCONTROLFRAMES_FORWARDPASSEDADDRFILTER 0x000000C0Ureuse of #define ETH_PASSCONTROLFRAMES_FORWARDALL 0x00000080Ureuse of #define ETH_PASSCONTROLFRAMES_BLOCKALL 0x00000040Ureuse of #define ETH_SOURCEADDRFILTER_DISABLE 0x00000000Ureuse of #define ETH_SOURCEADDRFILTER_INVERSE_ENABLE 0x00000300Ureuse of #define ETH_SOURCEADDRFILTER_NORMAL_ENABLE 0x00000200Ureuse of #define ETH_RECEIVEALL_DISABLE 0x00000000Ureuse of #define ETH_RECEIVEALL_ENABLE 0x80000000Ureuse of #define ETH_DEFFERRALCHECK_DISABLE 0x00000000Ureuse of #define ETH_DEFFERRALCHECK_ENABLE 0x00000010Ureuse of #define ETH_AUTOMATICPADCRCSTRIP_DISABLE 0x00000000Ureuse of #define ETH_AUTOMATICPADCRCSTRIP_ENABLE 0x00000080Ureuse of #define ETH_RETRYTRANSMISSION_DISABLE 0x00000200Ureuse of #define ETH_RETRYTRANSMISSION_ENABLE 0x00000000Ureuse of #define ETH_CHECKSUMOFFLAOD_DISABLE 0x00000000Ureuse of #define ETH_CHECKSUMOFFLAOD_ENABLE 0x00000400Ureuse of #define ETH_LOOPBACKMODE_DISABLE 0x00000000Ureuse of #define ETH_LOOPBACKMODE_ENABLE 0x00001000Ureuse of #define ETH_RECEIVEOWN_DISABLE 0x00002000Ureuse of #define ETH_RECEIVEOWN_ENABLE 0x00000000Ureuse of #define ETH_CARRIERSENCE_DISABLE 0x00010000Ureuse of #define ETH_CARRIERSENCE_ENABLE 0x00000000Ureuse of #define ETH_INTERFRAMEGAP_40BIT 0x000E0000Ureuse of #define ETH_INTERFRAMEGAP_48BIT 0x000C0000Ureuse of #define ETH_INTERFRAMEGAP_56BIT 0x000A0000Ureuse of #define ETH_INTERFRAMEGAP_64BIT 0x00080000Ureuse of #define ETH_INTERFRAMEGAP_72BIT 0x00060000Ureuse of #define ETH_INTERFRAMEGAP_80BIT 0x00040000Ureuse of #define ETH_INTERFRAMEGAP_88BIT 0x00020000Ureuse of #define ETH_INTERFRAMEGAP_96BIT 0x00000000Ureuse of #define ETH_JABBER_DISABLE 0x00400000Ureuse of #define ETH_JABBER_ENABLE 0x00000000Ureuse of #define ETH_WATCHDOG_DISABLE 0x00800000Ureuse of #define ETH_WATCHDOG_ENABLE 0x00000000Ureuse of #define ETH_MEDIA_INTERFACE_RMII (SYSCFG_PMC_MII_RMII_SEL)reuse of #define ETH_MEDIA_INTERFACE_MII 0x00000000Ureuse of #define ETH_CHECKSUM_BY_SOFTWARE 0x00000001Ureuse of #define ETH_CHECKSUM_BY_HARDWARE 0x00000000Ureuse of #define ETH_RXINTERRUPT_MODE 0x00000001Ureuse of #define ETH_RXPOLLING_MODE 0x00000000Ureuse of #define ETH_AUTONEGOTIATION_DISABLE 0x00000000Ureuse of #define ETH_AUTONEGOTIATION_ENABLE 0x00000001Ureuse of #define HAL_ETH_STATE_ERROR 0x000000E0Ureuse of #define HAL_ETH_STATE_STARTED 0x00000023Ureuse of #define HAL_ETH_STATE_BUSY 0x00000023Ureuse of #define HAL_ETH_STATE_READY 0x00000010Ureuse of #define HAL_ETH_STATE_RESET 0x00000000Ureuse of #define ETH_MAGIC_PACKET_RECIEVED ETH_MACPMTCSR_MPRreuse of #define ETH_WAKEUP_FRAME_RECIEVED ETH_MACPMTCSR_WFRreuse of #define ETH_MAC_PMT_IT ETH_MACSR_PMTSreuse of #define ETH_MAC_ADDRESS3 0x00000018Ureuse of #define ETH_MAC_ADDRESS2 0x00000010Ureuse of #define ETH_MAC_ADDRESS1 0x00000008Ureuse of #define ETH_MAC_ADDRESS0 0x00000000Ureuse of #define ETH_VLANTAGCOMPARISON_16BIT 0x00000000Ureuse of #define ETH_VLANTAGCOMPARISON_12BIT 0x00010000Ureuse of cireuse of compptrreuse of need_bufferreuse of h_in_groupreuse of v_in_groupreuse of h_out_groupreuse of v_out_groupreuse of JERR_CCIR601_NOTIMPLreuse of ... / ...reuse of MAX_COMPONENTSreuse of ... % ...reuse of JERR_FRACT_SAMPLE_NOTIMPLreuse of output_datareuse of initializer for output_datareuse of inptrreuse of invaluereuse of outendreuse of inrowreuse of outrowreuse of while (...) ...reuse of hreuse of h_expandreuse of v_expandreuse of #define ETH_SOURCEADDRESS_REPLACE_ADDR1 ETH_MACCR_SARC_REPADDR1reuse of #define ETH_SOURCEADDRESS_REPLACE_ADDR0 ETH_MACCR_SARC_REPADDR0reuse of #define ETH_SOURCEADDRESS_INSERT_ADDR1 ETH_MACCR_SARC_INSADDR1reuse of #define ETH_SOURCEADDRESS_INSERT_ADDR0 ETH_MACCR_SARC_INSADDR0reuse of #define ETH_SOURCEADDRESS_DISABLE 0x00000000Ureuse of #define ETH_BACKOFFLIMIT_1 0x00000060Ureuse of #define ETH_BACKOFFLIMIT_4 0x00000040Ureuse of #define ETH_BACKOFFLIMIT_8 0x00000020Ureuse of #define ETH_BACKOFFLIMIT_10 0x00000000Ureuse of #define ETH_HALFDUPLEX_MODE 0x00000000Ureuse of #define ETH_FULLDUPLEX_MODE ETH_MACCR_DMreuse of #define ETH_SPEED_100M 0x00004000Ureuse of #define ETH_SPEED_10M 0x00000000Ureuse of #define ETH_PAUSELOWTHRESHOLD_MINUS_256 ETH_MACFCR_PLT_Minus256reuse of #define ETH_PAUSELOWTHRESHOLD_MINUS_144 ETH_MACFCR_PLT_Minus144reuse of #define ETH_PAUSELOWTHRESHOLD_MINUS_28 ETH_MACFCR_PLT_Minus28reuse of #define ETH_PAUSELOWTHRESHOLD_MINUS_4 ETH_MACFCR_PLT_Minus4reuse of #define ETH_RECEIVETHRESHOLD8_128 ETH_DMAOMR_RTC_128Bytesreuse of #define ETH_RECEIVETHRESHOLD8_96 ETH_DMAOMR_RTC_96Bytesreuse of #define ETH_RECEIVETHRESHOLD8_32 ETH_DMAOMR_RTC_32Bytesreuse of #define ETH_RECEIVETHRESHOLD8_64 ETH_DMAOMR_RTC_64Bytesreuse of #define ETH_RECEIVESTOREFORWARD ETH_DMAOMR_RSFreuse of #define ETH_TRANSMITTHRESHOLD_256 ETH_DMAOMR_TTC_256Bytesreuse of #define ETH_TRANSMITTHRESHOLD_192 ETH_DMAOMR_TTC_192Bytesreuse of #define ETH_TRANSMITTHRESHOLD_128 ETH_DMAOMR_TTC_128Bytesreuse of #define ETH_TRANSMITTHRESHOLD_64 ETH_DMAOMR_TTC_64Bytesreuse of #define ETH_TRANSMITTHRESHOLD_40 ETH_DMAOMR_TTC_40Bytesreuse of #define ETH_TRANSMITTHRESHOLD_32 ETH_DMAOMR_TTC_32Bytesreuse of #define ETH_TRANSMITTHRESHOLD_24 ETH_DMAOMR_TTC_24Bytesreuse of #define ETH_TRANSMITTHRESHOLD_16 ETH_DMAOMR_TTC_16Bytesreuse of #define ETH_TRANSMITSTOREFORWARD ETH_DMAOMR_TSFreuse of #define ETH_DMA_TX_PROCESS_STOPPED_FLAG ETH_DMASR_TPSreuse of #define ETH_DMA_RX_BUFFER_UNAVAILABLE_FLAG ETH_DMASR_RBUSreuse of #define ETH_DMA_RX_PROCESS_STOPPED_FLAG ETH_DMASR_RPSSreuse of #define ETH_DMA_RX_WATCHDOG_TIMEOUT_FLAG ETH_DMASR_RWTSreuse of #define ETH_DMA_EARLY_TX_IT_FLAG ETH_DMASR_ETSreuse of #define ETH_DMA_FATAL_BUS_ERROR_FLAG ETH_DMASR_FBESreuse of #define ETH_DMA_DATA_BUFF_ACCESS_ERROR_FLAG 0x00000000Ureuse of #define ETH_DMA_DESC_ACCESS_ERROR_FLAG ETH_DMASR_EBS_DescAccessreuse of #define ETH_DMA_WRITE_TRANS_ERROR_FLAG 0x00000000Ureuse of #define ETH_DMA_READ_TRANS_ERROR_FLAG ETH_DMASR_EBS_ReadTransfreuse of #define ETH_DMA_RX_DATA_TRANS_ERROR_FLAG 0x00000000Ureuse of #define ETH_DMA_TX_DATA_TRANS_ERROR_FLAG ETH_DMASR_EBS_DataTransfTxreuse of #define ETH_DMA_NO_ERROR_FLAG 0x00000000Ureuse of #define ETH_DMA_TX_IT ETH_DMAIER_TIEreuse of #define ETH_DMA_TX_PROCESS_STOPPED_IT ETH_DMAIER_TPSIEreuse of #define ETH_DMA_TX_BUFFER_UNAVAILABLE_IT ETH_DMAIER_TBUIEreuse of #define ETH_DMA_RX_IT ETH_DMAIER_RIEreuse of #define ETH_DMA_RX_BUFFER_UNAVAILABLE_IT ETH_DMAIER_RBUIEreuse of #define ETH_DMA_RX_PROCESS_STOPPED_IT ETH_DMAIER_RPSIEreuse of #define ETH_DMA_RX_WATCHDOG_TIMEOUT_IT ETH_DMAIER_RWTIEreuse of #define ETH_DMA_EARLY_TX_IT ETH_DMAIER_ETIEreuse of #define ETH_DMA_EARLY_RX_IT ETH_DMAIER_ERIEreuse of #define ETH_DMA_FATAL_BUS_ERROR_IT ETH_DMAIER_FBEIEreuse of #define ETH_DMA_ABNORMAL_IT ETH_DMAIER_AISEreuse of #define ETH_DMA_NORMAL_IT ETH_DMAIER_NISEreuse of #define ETH_RXDMABURSTLENGTH_4XPBL_128BEAT 0x01400000Ureuse of #define ETH_RXDMABURSTLENGTH_4XPBL_64BEAT 0x01200000Ureuse of #define ETH_RXDMABURSTLENGTH_4XPBL_32BEAT 0x01100000Ureuse of #define ETH_RXDMABURSTLENGTH_4XPBL_16BEAT 0x01080000Ureuse of #define ETH_RXDMABURSTLENGTH_4XPBL_8BEAT 0x01040000Ureuse of #define ETH_RXDMABURSTLENGTH_4XPBL_4BEAT 0x01020000Ureuse of #define ETH_RXDMABURSTLENGTH_32BEAT 0x00400000Ureuse of #define ETH_RXDMABURSTLENGTH_16BEAT 0x00200000Ureuse of #define ETH_RXDMABURSTLENGTH_8BEAT 0x00100000Ureuse of #define ETH_RXDMABURSTLENGTH_4BEAT 0x00080000Ureuse of #define ETH_RXDMABURSTLENGTH_2BEAT 0x00040000Ureuse of #define ETH_RXDMABURSTLENGTH_1BEAT 0x00020000Ureuse of #define ETH_TXDMABURSTLENGTH_4XPBL_128BEAT 0x01002000Ureuse of #define ETH_TXDMABURSTLENGTH_4XPBL_64BEAT 0x01001000Ureuse of #define ETH_TXDMABURSTLENGTH_4XPBL_32BEAT 0x01000800Ureuse of #define ETH_TXDMABURSTLENGTH_4XPBL_16BEAT 0x01000400Ureuse of #define ETH_TXDMABURSTLENGTH_4XPBL_8BEAT 0x01000200Ureuse of #define ETH_TXDMABURSTLENGTH_4XPBL_4BEAT 0x01000100Ureuse of #define ETH_TXDMABURSTLENGTH_32BEAT 0x00002000Ureuse of #define ETH_TXDMABURSTLENGTH_16BEAT 0x00001000Ureuse of #define ETH_TXDMABURSTLENGTH_8BEAT 0x00000800Ureuse of #define ETH_TXDMABURSTLENGTH_4BEAT 0x00000400Ureuse of #define ETH_TXDMABURSTLENGTH_2BEAT 0x00000200Ureuse of #define ETH_TXDMABURSTLENGTH_1BEAT 0x00000100Ureuse of #define ETH_BURSTLENGTH_UNSPECIFIED 0x00000000Ureuse of #define ETH_BURSTLENGTH_MIXED ETH_DMABMR_MBreuse of #define ETH_BURSTLENGTH_FIXED ETH_DMABMR_FBreuse of #define ETH_DMAARBITRATION_TX8_RX1 (ETH_DMAMR_TXPR | ETH_DMAMR_PR_8_1)reuse of #define ETH_DMAARBITRATION_TX7_RX1 (ETH_DMAMR_TXPR | ETH_DMAMR_PR_7_1)reuse of #define ETH_DMAARBITRATION_TX6_RX1 (ETH_DMAMR_TXPR | ETH_DMAMR_PR_6_1)reuse of #define ETH_DMAARBITRATION_TX5_RX1 (ETH_DMAMR_TXPR | ETH_DMAMR_PR_5_1)reuse of #define ETH_DMAARBITRATION_TX4_RX1 (ETH_DMAMR_TXPR | ETH_DMAMR_PR_4_1)reuse of #define ETH_DMAARBITRATION_TX3_RX1 (ETH_DMAMR_TXPR | ETH_DMAMR_PR_3_1)reuse of #define ETH_DMAARBITRATION_TX2_RX1 (ETH_DMAMR_TXPR | ETH_DMAMR_PR_2_1)reuse of #define ETH_DMAARBITRATION_TX1_RX1 0x00000000Ureuse of #define ETH_DMAARBITRATION_TX (ETH_DMAMR_TXPR | ETH_DMAMR_DA)reuse of #define ETH_DMAARBITRATION_RX4_TX1 ETH_DMABMR_RTPR_4_1reuse of #define ETH_DMAARBITRATION_RX3_TX1 ETH_DMABMR_RTPR_3_1reuse of #define ETH_DMAARBITRATION_RX2_TX1 ETH_DMABMR_RTPR_2_1reuse of #define ETH_DMAARBITRATION_RX1_TX1 0x00000000Ureuse of #define ETH_DMAARBITRATION_RX ETH_DMABMR_DAreuse of #define ETH_CRC_ERROR ETH_DMARXDESC_CEreuse of #define ETH_GIANT_PACKET ETH_DMARXDESC_IPV4HCreuse of #define ETH_WATCHDOG_TIMEOUT ETH_DMARXDESC_RWTreuse of #define ETH_RECEIVE_OVERFLOW ETH_DMARXDESC_OEreuse of #define ETH_RECEIVE_ERROR ETH_DMARXDESC_REreuse of #define ETH_DRIBBLE_BIT_ERROR ETH_DMARXDESC_DBEreuse of #define ETH_SOURCE_ADDRESS_FAIL ETH_DMARXDESC_SAFreuse of #define ETH_DEST_ADDRESS_FAIL ETH_DMARXDESC_AFMreuse of #define ETH_VLAN_FILTER_PASS ETH_DMARXDESC_VLANreuse of #define ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC ETH_DMATXDESC_CIC_TCPUDPICMP_FULLreuse of #define ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT ETH_DMATXDESC_CIC_TCPUDPICMP_SEGMENTreuse of #define ETH_CHECKSUM_IPHDR_INSERT ETH_DMATXDESC_CIC_IPV4HEADERreuse of #define ETH_CHECKSUM_DISABLE ETH_DMATXDESC_CIC_BYPASSreuse of #define ETH_CRC_INSERT ETH_DMATXDESC_DPreuse of #define ETH_CRC_PAD_INSERT 0x00000000Ureuse of #define ETH_CRC_PAD_DISABLE (uint32_t)(ETH_DMATXDESC_DP | ETH_DMATXDESC_DC)reuse of #define ETH_TX_PACKETS_FEATURES_CRCPAD 0x00000020Ureuse of #define ETH_TX_PACKETS_FEATURES_TSO 0x00000010Ureuse of #define ETH_TX_PACKETS_FEATURES_INNERVLANTAG 0x00000008Ureuse of #define ETH_TX_PACKETS_FEATURES_VLANTAG 0x00000004Ureuse of #define ETH_TX_PACKETS_FEATURES_SAIC 0x00000002Ureuse of #define ETH_TX_PACKETS_FEATURES_CSUM 0x00000001Ureuse of #define HAL_ETH_ERROR_MAC 0x00000010Ureuse of #define HAL_ETH_ERROR_DMA 0x00000008Ureuse of #define HAL_ETH_ERROR_TIMEOUT 0x00000004Ureuse of #define HAL_ETH_ERROR_BUSY 0x00000002Ureuse of #define HAL_ETH_ERROR_PARAM 0x00000001Ureuse of #define HAL_ETH_ERROR_NONE 0x00000000Ureuse of #define ETH_JUMBO_FRAME_PAYLOAD 9000Ureuse of #define ETH_MAX_PAYLOAD 1500Ureuse of #define ETH_MIN_PAYLOAD 46Ureuse of #define ETH_VLAN_TAG 4Ureuse of #define ETH_CRC 4Ureuse of #define ETH_HEADER 14Ureuse of #define ETH_MAX_PACKET_SIZE 1528Ureuse of #define ETH_DMAPTPRXDESC_RTSH 0xFFFFFFFFUreuse of #define ETH_DMAPTPRXDESC_RTSL 0xFFFFFFFFUreuse of #define ETH_DMAPTPRXDESC_IPPT_ICMP 0x00000003Ureuse of #define ETH_DMAPTPRXDESC_IPPT_TCP 0x00000002Ureuse of #define ETH_DMAPTPRXDESC_IPPT_UDP 0x00000001Ureuse of #define ETH_DMAPTPRXDESC_IPPT 0x00000007Ureuse of #define ETH_DMAPTPRXDESC_IPHE 0x00000008Ureuse of #define ETH_DMAPTPRXDESC_IPPE 0x00000010Ureuse of #define ETH_DMAPTPRXDESC_IPCB 0x00000020Ureuse of #define ETH_DMAPTPRXDESC_IPV4PR 0x00000040Ureuse of #define ETH_DMAPTPRXDESC_IPV6PR 0x00000080Ureuse of #define ETH_DMAPTPRXDESC_PTPMT_PDELAYRESPFOLLOWUP_SIGNAL 0x00000700Ureuse of #define ETH_DMAPTPRXDESC_PTPMT_PDELAYRESP_MANAG 0x00000600Ureuse of #define ETH_DMAPTPRXDESC_PTPMT_PDELAYREQ_ANNOUNCE 0x00000500Ureuse of #define ETH_DMAPTPRXDESC_PTPMT_DELAYRESP 0x00000400Ureuse of #define ETH_DMAPTPRXDESC_PTPMT_DELAYREQ 0x00000300Ureuse of #define ETH_DMAPTPRXDESC_PTPMT_FOLLOWUP 0x00000200Ureuse of #define ETH_DMAPTPRXDESC_PTPMT_SYNC 0x00000100Ureuse of #define ETH_DMAPTPRXDESC_PTPMT 0x00000F00Ureuse of #define ETH_DMAPTPRXDESC_PTPFT 0x00001000Ureuse of #define ETH_DMAPTPRXDESC_PTPV 0x00002000Ureuse of #define ETH_DMARXDESC_B2AP 0xFFFFFFFFUreuse of #define ETH_DMARXDESC_B1AP 0xFFFFFFFFUreuse of #define ETH_DMARXDESC_RBS1 0x00001FFFUreuse of #define ETH_DMARXDESC_RCH 0x00004000Ureuse of #define ETH_DMARXDESC_RER 0x00008000Ureuse of #define ETH_DMARXDESC_RBS2 0x1FFF0000Ureuse of #define ETH_DMARXDESC_DIC 0x80000000Ureuse of #define ETH_DMARXDESC_MAMPCE 0x00000001Ureuse of #define ETH_DMARXDESC_CE 0x00000002Ureuse of #define ETH_DMARXDESC_DBE 0x00000004Ureuse of #define ETH_DMARXDESC_RE 0x00000008Ureuse of #define ETH_DMARXDESC_RWT 0x00000010Ureuse of #define ETH_DMARXDESC_FT 0x00000020Ureuse of #define ETH_DMARXDESC_LC 0x00000040Ureuse of #define ETH_DMARXDESC_IPV4HCE 0x00000080Ureuse of #define ETH_DMARXDESC_LS 0x00000100Ureuse of #define ETH_DMARXDESC_FS 0x00000200Ureuse of #define ETH_DMARXDESC_VLAN 0x00000400Ureuse of #define ETH_DMARXDESC_OE 0x00000800Ureuse of #define ETH_DMARXDESC_LE 0x00001000Ureuse of #define ETH_DMARXDESC_SAF 0x00002000Ureuse of #define ETH_DMARXDESC_DE 0x00004000Ureuse of #define ETH_DMARXDESC_ES 0x00008000Ureuse of #define ETH_DMARXDESC_FL 0x3FFF0000Ureuse of #define ETH_DMARXDESC_AFM 0x40000000Ureuse of #define ETH_DMARXDESC_OWN 0x80000000Ureuse of #define ETH_DMAPTPTXDESC_TTSH 0xFFFFFFFFUreuse of #define ETH_DMAPTPTXDESC_TTSL 0xFFFFFFFFUreuse of #define ETH_DMATXDESC_B2AP 0xFFFFFFFFUreuse of #define ETH_DMATXDESC_B1AP 0xFFFFFFFFUreuse of #define ETH_DMATXDESC_TBS1 0x00001FFFUreuse of #define ETH_DMATXDESC_TBS2 0x1FFF0000Ureuse of #define ETH_DMATXDESC_DB 0x00000001Ureuse of #define ETH_DMATXDESC_UF 0x00000002Ureuse of #define ETH_DMATXDESC_ED 0x00000004Ureuse of #define ETH_DMATXDESC_CC 0x00000078Ureuse of #define ETH_DMATXDESC_VF 0x00000080Ureuse of #define ETH_DMATXDESC_EC 0x00000100Ureuse of #define ETH_DMATXDESC_LCO 0x00000200Ureuse of #define ETH_DMATXDESC_NC 0x00000400Ureuse of #define ETH_DMATXDESC_LCA 0x00000800Ureuse of #define ETH_DMATXDESC_PCE 0x00001000Ureuse of #define ETH_DMATXDESC_FF 0x00002000Ureuse of #define ETH_DMATXDESC_JT 0x00004000Ureuse of #define ETH_DMATXDESC_ES 0x00008000Ureuse of #define ETH_DMATXDESC_IHE 0x00010000Ureuse of #define ETH_DMATXDESC_TTSS 0x00020000Ureuse of #define ETH_DMATXDESC_TCH 0x00100000Ureuse of #define ETH_DMATXDESC_TER 0x00200000Ureuse of #define ETH_DMATXDESC_CIC_TCPUDPICMP_FULL 0x00C00000Ureuse of #define ETH_DMATXDESC_CIC_TCPUDPICMP_SEGMENT 0x00800000Ureuse of #define ETH_DMATXDESC_CIC_IPV4HEADER 0x00400000Ureuse of #define ETH_DMATXDESC_CIC_BYPASS 0x00000000Ureuse of #define ETH_DMATXDESC_CIC 0x00C00000Ureuse of #define ETH_DMATXDESC_TTSE 0x02000000Ureuse of #define ETH_DMATXDESC_DP 0x04000000Ureuse of #define ETH_DMATXDESC_DC 0x08000000Ureuse of #define ETH_DMATXDESC_FS 0x10000000Ureuse of #define ETH_DMATXDESC_LS 0x20000000Ureuse of #define ETH_DMATXDESC_IC 0x40000000Ureuse of #define ETH_DMATXDESC_OWN 0x80000000Ureuse of #define STM32F7xx_HAL_ETH_Hreuse of declaration of HAL_ETH_GetMACWakeUpSourcereuse of declaration of hethreuse of declaration of HAL_ETH_GetMACErrorreuse of declaration of HAL_ETH_GetDMAErrorreuse of declaration of HAL_ETH_GetErrorreuse of declaration of HAL_ETH_GetStatereuse of declaration of HAL_ETH_SetWakeUpFilterreuse of declaration of pFilterreuse of declaration of Countreuse of declaration of HAL_ETH_ExitPowerDownModereuse of declaration of HAL_ETH_EnterPowerDownModereuse of declaration of pPowerDownConfigreuse of declaration of HAL_ETH_SetSourceMACAddrMatchreuse of declaration of AddrNbrreuse of declaration of pMACAddrreuse of declaration of HAL_ETH_SetHashTablereuse of declaration of pHashTablereuse of declaration of HAL_ETH_SetMACFilterConfigreuse of declaration of pFilterConfigreuse of declaration of HAL_ETH_GetMACFilterConfigreuse of declaration of HAL_ETH_SetRxVLANIdentifierreuse of declaration of ComparisonBitsreuse of declaration of VLANIdentifierreuse of declaration of HAL_ETH_SetMDIOClockRangereuse of declaration of HAL_ETH_SetDMAConfigreuse of declaration of dmaconfreuse of declaration of HAL_ETH_SetMACConfigreuse of declaration of macconfreuse of declaration of HAL_ETH_GetDMAConfigreuse of declaration of HAL_ETH_GetMACConfigreuse of declaration of HAL_ETH_TxPtpCallbackreuse of declaration of buffreuse of declaration of timestampreuse of declaration of HAL_ETH_TxFreeCallbackreuse of declaration of HAL_ETH_RxLinkCallbackreuse of declaration of pStartreuse of declaration of pEndreuse of declaration of HAL_ETH_RxAllocateCallbackreuse of declaration of HAL_ETH_WakeUpCallbackreuse of declaration of HAL_ETH_PMTCallbackreuse of declaration of HAL_ETH_ErrorCallbackreuse of declaration of HAL_ETH_RxCpltCallbackreuse of declaration of HAL_ETH_TxCpltCallbackreuse of declaration of HAL_ETH_IRQHandlerreuse of declaration of HAL_ETH_ReadPHYRegisterreuse of declaration of PHYAddrreuse of declaration of PHYRegreuse of declaration of pRegValuereuse of declaration of HAL_ETH_WritePHYRegisterreuse of declaration of RegValuereuse of declaration of HAL_ETH_Transmit_ITreuse of declaration of pTxConfigreuse of declaration of HAL_ETH_Transmitreuse of declaration of HAL_ETH_ReleaseTxPacketreuse of declaration of HAL_ETH_UnRegisterTxFreeCallbackreuse of declaration of HAL_ETH_RegisterTxFreeCallbackreuse of declaration of txFreeCallbackreuse of declaration of HAL_ETH_GetRxDataErrorCodereuse of declaration of pErrorCodereuse of declaration of HAL_ETH_UnRegisterRxLinkCallbackreuse of declaration of HAL_ETH_RegisterRxLinkCallbackreuse of declaration of rxLinkCallbackreuse of declaration of HAL_ETH_UnRegisterRxAllocateCallbackreuse of declaration of HAL_ETH_RegisterRxAllocateCallbackreuse of declaration of rxAllocateCallbackreuse of declaration of HAL_ETH_ReadDatareuse of declaration of pAppBuffreuse of declaration of HAL_ETH_Stop_ITreuse of declaration of HAL_ETH_Stopreuse of declaration of HAL_ETH_Start_ITreuse of declaration of HAL_ETH_Startreuse of declaration of HAL_ETH_MspDeInitreuse of declaration of HAL_ETH_MspInitreuse of declaration of HAL_ETH_DeInitreuse of declaration of HAL_ETH_Initreuse of #define USE_HAL_ETH_REGISTER_CALLBACKS 0Ureuse of /* STM32F7xx_HAL_ETH_H */reuse of /* ETH */reuse of /* Peripheral State functions  **************************************************/reuse of /** @addtogroup ETH_Exported_Functions_Group4
  * @{
  */reuse of /* MAC Power Down APIs    *****************************************************/reuse of /* MAC L2 Packet Filtering APIs  **********************************************/reuse of /* MAC VLAN Processing APIs    ************************************************/reuse of /* MAC & DMA Configuration APIs  **********************************************/reuse of /* Peripheral Control functions  **********************************************/reuse of /** @addtogroup ETH_Exported_Functions_Group3
  * @{
  */reuse of /** @addtogroup ETH_Exported_Functions_Group2
  * @{
  */reuse of /* Initialization and de initialization functions  **********************************/reuse of /** @addtogroup ETH_Exported_Functions_Group1
  * @{
  */reuse of /** @addtogroup ETH_Exported_Functions
  * @{
  */reuse of /**
  * @brief  Generates a Software interrupt on selected EXTI line.
  * @param  __EXTI_LINE__: specifies the ETH WAKEUP EXTI sources to be disabled.
  *  @arg ETH_WAKEUP_EXTI_LINE
  * @retval None
  */reuse of /**
  * @brief  enable falling edge interrupt on selected EXTI line.
  * @param  __EXTI_LINE__: specifies the ETH WAKEUP EXTI sources to be disabled.
  *  @arg ETH_WAKEUP_EXTI_LINE
  * @retval None
  */reuse of /**
  * @brief  enable rising edge interrupt on selected EXTI line.
  * @param  __EXTI_LINE__: specifies the ETH WAKEUP EXTI sources to be disabled.
  *  @arg ETH_WAKEUP_EXTI_LINE
  * @retval None
  */reuse of /**
  * @brief Clear the ETH WAKEUP Exti flag.
  * @param  __EXTI_LINE__: specifies the ETH WAKEUP Exti sources to be cleared.
  *   @arg ETH_WAKEUP_EXTI_LINE
  * @retval None.
  */reuse of /**
  * @brief checks whether the specified ETH WAKEUP Exti interrupt flag is set or not.
  * @param  __EXTI_LINE__: specifies the ETH WAKEUP Exti sources to be cleared.
  *   @arg ETH_WAKEUP_EXTI_LINE
  * @retval EXTI ETH WAKEUP Line Status.
  */reuse of /**
  * @brief Enable the ETH WAKEUP Exti Line.
  * @param  __EXTI_LINE__: specifies the ETH WAKEUP Exti sources to be enabled.
  *   @arg ETH_WAKEUP_EXTI_LINE
  * @retval None.
  */reuse of /*!< External interrupt line 19 Connected to the ETH wakeup EXTI Line */reuse of /**
  * @brief  Checks whether the specified ETHERNET MAC flag is set or not.
  * @param  __HANDLE__: ETH Handle
  * @param  __INTERRUPT__: specifies the flag to check. @ref ETH_MAC_Interrupts
  * @retval The state of ETH MAC IT (SET or RESET).
  */reuse of /**
  * @brief  Clears the specified ETHERNET DMA flag.
  * @param  __HANDLE__: ETH Handle
  * @param  __FLAG__: specifies the flag to check. @ref ETH_DMA_Status_Flags
  * @retval The state of ETH DMA FLAG (SET or RESET).
  */reuse of /**
  * @brief  Checks whether the specified ETHERNET DMA flag is set or not.
  * @param  __HANDLE__: ETH Handle
  * @param  __FLAG__: specifies the flag to check. @ref ETH_DMA_Status_Flags
  * @retval The state of ETH DMA FLAG (SET or RESET).
  */reuse of /**
  * @brief  Clears the ETHERNET DMA IT pending bit.
  * @param  __HANDLE__   : ETH Handle
  * @param  __INTERRUPT__: specifies the interrupt pending bit to clear. @ref ETH_DMA_Interrupts
  * @retval None
  */reuse of /**
  * @brief  Gets the ETHERNET DMA IT pending bit.
  * @param  __HANDLE__   : ETH Handle
  * @param  __INTERRUPT__: specifies the interrupt source to get . @ref ETH_DMA_Interrupts
  * @retval The state of ETH DMA IT (SET or RESET)
  */reuse of /**
  * @brief  Gets the ETHERNET DMA IT source enabled or disabled.
  * @param  __HANDLE__   : ETH Handle
  * @param  __INTERRUPT__: specifies the interrupt source to get . @ref ETH_DMA_Interrupts
  * @retval The ETH DMA IT Source enabled or disabled
  */reuse of /**
  * @brief  Disables the specified ETHERNET DMA interrupts.
  * @param  __HANDLE__   : ETH Handle
  * @param  __INTERRUPT__: specifies the ETHERNET DMA interrupt sources to be
  *   disabled. @ref ETH_DMA_Interrupts
  * @retval None
  */reuse of /**
  * @brief  Enables the specified ETHERNET DMA interrupts.
  * @param  __HANDLE__   : ETH Handle
  * @param  __INTERRUPT__: specifies the ETHERNET DMA interrupt sources to be
  *   enabled @ref ETH_DMA_Interrupts
  * @retval None
  */reuse of /*USE_HAL_ETH_REGISTER_CALLBACKS */reuse of /** @brief Reset ETH handle state
  * @param  __HANDLE__: specifies the ETH handle.
  * @retval None
  */reuse of /** @defgroup ETH_Exported_Macros ETH Exported Macros
  * @{
  */reuse of /*!< ETH PTP Configuration done     */reuse of /*!< ETH PTP Configuration not done */reuse of /** @defgroup ETH_PTP_Config_Status ETH PTP Config Status
  * @{
  */reuse of /*!< Overflow bit for missed frame counter */reuse of /*!< Overflow bit for FIFO overflow counter */reuse of /** @defgroup ETH_DMA_overflow ETH DMA overflow
  * @{
  */reuse of /*!< Running - queuing the receive frame into host memory */reuse of /*!< Running - closing descriptor */reuse of /*!< Suspended - Rx Descriptor unavailable */reuse of /*!< Running - waiting for packet */reuse of /*!< Running - fetching the Rx descriptor */reuse of /*!< Stopped - Reset or Stop Rx Command issued */reuse of /** @defgroup ETH_DMA_receive_process_state ETH DMA receive process state
  * @{
  */reuse of /*!< Running - closing Rx descriptor */reuse of /*!< Suspended - Tx Descriptor unavailable */reuse of /*!< Running - reading the data from host memory */reuse of /*!< Running - waiting for status */reuse of /*!< Running - fetching the Tx descriptor */reuse of /*!< Stopped - Reset or Stop Tx Command issued */reuse of /** @defgroup ETH_DMA_transmit_process_state ETH DMA transmit process state
  * @{
  */reuse of /*!< Transmit interrupt */reuse of /*!< Transmit process stopped interrupt */reuse of /*!< Transmit buffer unavailable interrupt */reuse of /*!< Transmit jabber timeout interrupt */reuse of /*!< Overflow interrupt */reuse of /*!< Underflow interrupt */reuse of /*!< Receive interrupt */reuse of /*!< Receive buffer unavailable interrupt */reuse of /*!< Receive process stopped interrupt */reuse of /*!< Receive watchdog timeout interrupt */reuse of /*!< Early transmit interrupt */reuse of /*!< Fatal bus error interrupt */reuse of /*!< Early receive interrupt */reuse of /*!< Abnormal interrupt summary */reuse of /*!< Normal interrupt summary */reuse of /*!< MMC interrupt (on DMA) */reuse of /*!< PMT interrupt (on DMA) */reuse of /*!< Time-stamp trigger interrupt (on DMA) */reuse of /*!< PMT interrupt (on MAC) */reuse of /*!< MMC interrupt (on MAC) */reuse of /*!< MMC receive interrupt */reuse of /*!< MMC transmit interrupt */reuse of /*!< Time stamp trigger interrupt (on MAC) */reuse of /*!< Transmit flag */reuse of /*!< Transmit process stopped flag */reuse of /*!< Transmit buffer unavailable flag */reuse of /*!< Transmit jabber timeout flag */reuse of /*!< Overflow flag */reuse of /*!< Underflow flag */reuse of /*!< Receive flag */reuse of /*!< Receive buffer unavailable flag */reuse of /*!< Receive process stopped flag */reuse of /*!< Receive watchdog timeout flag */reuse of /*!< Early transmit flag */reuse of /*!< Fatal bus error flag */reuse of /*!< Early receive flag */reuse of /*!< Abnormal interrupt summary flag */reuse of /*!< Normal interrupt summary flag */reuse of /*!< Error bits 0-data buffer, 1-desc. access */reuse of /*!< Error bits 0-write transfer, 1-read transfer */reuse of /*!< Error bits 0-Rx DMA, 1-Tx DMA */reuse of /** @defgroup ETH_DMA_Flags ETH DMA Flags
  * @{
  */reuse of /*!< PMT flag (on MAC) */reuse of /*!< MMC flag (on MAC) */reuse of /*!< MMC receive flag */reuse of /*!< MMC transmit flag  */reuse of /*!< Time stamp trigger flag (on MAC) */reuse of /** @defgroup ETH_MAC_Flags ETH MAC Flags
  * @{
  */reuse of /*!< When Rx crc error counter reaches half the maximum value */reuse of /*!< When Rx alignment error counter reaches half the maximum value */reuse of /*!< When Rx good unicast frames counter reaches half the maximum value */reuse of /** @defgroup ETH_MMC_Rx_Interrupts ETH MMC Rx Interrupts
  * @{
  */reuse of /*!< When Tx good single col counter reaches half the maximum value */reuse of /*!< When Tx good multi col counter reaches half the maximum value */reuse of /*!< When Tx good frame counter reaches half the maximum value */reuse of /** @defgroup ETH_MMC_Tx_Interrupts ETH MMC Tx Interrupts
  * @{
  */reuse of /*!< Magic Packet Received */reuse of /*!< Wake-Up Frame Received */reuse of /*!< Wake-Up Frame Filter Register Pointer Reset */reuse of /** @defgroup ETH_PMT_Flags ETH PMT Flags
  * @{
  */reuse of /*!< DMA Rx Desc Buffer2 */reuse of /*!< DMA Rx Desc Buffer1 */reuse of /** @defgroup ETH_DMA_Rx_descriptor_buffers ETH DMA Rx descriptor buffers
  * @{
  */reuse of /*!< TCP/UDP/ICMP checksum fully in hardware including pseudo header */reuse of /*!< TCP/UDP/ICMP checksum insertion. Pseudo header checksum is assumed to be present */reuse of /*!< IPv4 header checksum insertion  */reuse of /*!< Checksum engine bypass */reuse of /** @defgroup ETH_DMA_Tx_descriptor_Checksum_Insertion_Control ETH DMA Tx descriptor Checksum Insertion Control
  * @{
  */reuse of declaration of hnorreuse of declaration of HAL_NOR_Read_CFIreuse of declaration of pNOR_CFIreuse of declaration of HAL_NOR_Erase_Chipreuse of declaration of HAL_NOR_Erase_Blockreuse of declaration of BlockAddressreuse of declaration of HAL_NOR_ProgramBufferreuse of declaration of uwAddressreuse of declaration of uwBufferSizereuse of declaration of HAL_NOR_ReadBufferreuse of declaration of HAL_NOR_Programreuse of declaration of pAddressreuse of declaration of HAL_NOR_Readreuse of declaration of HAL_NOR_ReturnToReadModereuse of declaration of HAL_NOR_Read_IDreuse of declaration of pNOR_IDreuse of declaration of HAL_NOR_MspWaitreuse of declaration of HAL_NOR_MspDeInitreuse of declaration of HAL_NOR_MspInitreuse of declaration of HAL_NOR_DeInitreuse of declaration of HAL_NOR_Initreuse of declaration of Timingreuse of declaration of ExtTimingreuse of #define USE_HAL_NOR_REGISTER_CALLBACKS 0Ureuse of /* STM32F7xx_HAL_NOR_H */reuse of /**
  * @brief  NOR memory write data to specified address.
  * @param  __ADDRESS__ NOR memory address
  * @param  __DATA__ Data to write
  * @retval None
  */reuse of /**
  * @brief  NOR memory address shifting.
  * @param  __NOR_ADDRESS NOR base address
  * @param  __NOR_MEMORY_WIDTH_ NOR memory width
  * @param  __ADDRESS__ NOR memory address
  * @retval NOR shifted address value
  */reuse of /** @defgroup NOR_Private_Macros NOR Private Macros
  * @{
  */reuse of /* NOR memory device read/write start address */reuse of /* NOR memory data width */reuse of /* NOR operation wait timeout */reuse of /* NOR CFI IDs addresses */reuse of /* NOR device IDs addresses */reuse of /** @defgroup NOR_Private_Constants NOR Private Constants
  * @{
  */reuse of /* NOR State functions ********************************************************/reuse of /** @addtogroup NOR_Exported_Functions_Group4 NOR State functions
  * @{
  */reuse of /* NOR Control functions  *****************************************************/reuse of /** @addtogroup NOR_Exported_Functions_Group3 NOR Control functions
  * @{
  */reuse of /* USE_HAL_NOR_REGISTER_CALLBACKS */reuse of /* NOR callback registering/unregistering */reuse of /* I/O operation functions  ***************************************************/reuse of /** @addtogroup NOR_Exported_Functions_Group2 Input and Output functions
  * @{
  */reuse of /* Initialization/de-initialization functions  ********************************/reuse of /** @addtogroup NOR_Exported_Functions_Group1 Initialization and de-initialization functions
  * @{
  */reuse of /** @addtogroup NOR_Exported_Functions NOR Exported Functions
  * @{
  */reuse of /** @brief Reset NOR handle state
  * @param  __HANDLE__ specifies the NOR handle.
  * @retval None
  */reuse of /** @defgroup NOR_Exported_Macros NOR Exported Macros
  * @{
  */reuse of /**
  * @brief  HAL NOR Callback pointer definition
  */reuse of /*!< NOR MspDeInit Callback ID        */reuse of /*!< NOR MspInit Callback ID          */reuse of /**
  * @brief  HAL NOR Callback ID enumeration definition
  */reuse of /*!< NOR Msp DeInit callback            */reuse of /*!< NOR Msp Init callback              */reuse of /*!< NOR algorithm command set and control        */reuse of /*!< NOR device access state                      */reuse of /*!< NOR locking object                           */reuse of /*!< NOR device control configuration parameters  */reuse of /*!< Extended mode register base address          */reuse of /*!< Register base address                        */reuse of /* USE_HAL_NOR_REGISTER_CALLBACKS  */reuse of /**
  * @brief  NOR handle Structure definition
  */reuse of /*!< Defines the information stored in the memory's Common flash interface
       which contains a description of various electrical and timing parameters,
       density information and functions supported by the memory                   */reuse of /**
  * @brief  FMC NOR CFI typedef
  */reuse of /*!< Defines the device's codes used to identify the memory.
                                    These codes can be accessed by performing read operations with specific
                                    control signals and addresses set.They can also be accessed by issuing
                                    an Auto Select command                                                   */reuse of /*!< Defines the device's manufacturer code used to identify the memory       */reuse of /**
  * @brief  FMC NOR ID typedef
  */reuse of /**
  * @brief  FMC NOR Status typedef
  */reuse of /*!< NOR NORSRAM device write protected   */reuse of /*!< NOR error state                      */reuse of /*!< NOR internal processing is ongoing   */reuse of /*!< NOR initialized and ready for use    */reuse of /*!< NOR not yet initialized or disabled  */reuse of /**
  * @brief  HAL SRAM State structures definition
  */reuse of /** @defgroup NOR_Exported_Types NOR Exported Types
  * @{
  */reuse of /* Exported typedef ----------------------------------------------------------*/reuse of /** @addtogroup NOR
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    stm32f7xx_hal_nor.h
  * @author  MCD Application Team
  * @brief   Header file of NOR HAL module.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of /Users/jie/Documents/posixGen_Demos-main/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sdram.hreuse of HAL_SDRAM_StateTypeDefreuse of HAL_SDRAM_GetStatereuse of hsdramreuse of HAL_SDRAM_GetModeStatusreuse of HAL_SDRAM_SetAutoRefreshNumberreuse of AutoRefreshNumberreuse of RefreshRatereuse of Commandreuse of HAL_SDRAM_WriteProtection_Disablereuse of HAL_SDRAM_WriteProtection_Enablereuse of pAddressreuse of pSrcBufferreuse of BufferSizereuse of pDstBufferreuse of HAL_SDRAM_Write_16breuse of HAL_SDRAM_Read_16breuse of HAL_SDRAM_Write_8breuse of HAL_SDRAM_Read_8breuse of HAL_SDRAM_DMA_XferErrorCallbackreuse of HAL_SDRAM_DMA_XferCpltCallbackreuse of HAL_SDRAM_RefreshErrorCallbackreuse of HAL_SDRAM_IRQHandlerreuse of HAL_SDRAM_MspDeInitreuse of HAL_SDRAM_MspInitreuse of Timingreuse of declaration of SDRAM_HandleTypeDefreuse of declaration of HAL_SDRAM_StateTypeDefreuse of HAL_SDRAM_STATE_RESETreuse of HAL_SDRAM_STATE_READYreuse of HAL_SDRAM_STATE_BUSYreuse of HAL_SDRAM_STATE_ERRORreuse of HAL_SDRAM_STATE_WRITE_PROTECTEDreuse of HAL_SDRAM_STATE_PRECHARGEDreuse of definition of hdmareuse of volatile HAL_SDRAM_StateTypeDefreuse of #define __HAL_SDRAM_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_SDRAM_STATE_RESET)reuse of #define STM32F7xx_HAL_SDRAM_Hreuse of declaration of HAL_SDRAM_GetStatereuse of declaration of hsdramreuse of declaration of HAL_SDRAM_GetModeStatusreuse of declaration of HAL_SDRAM_SetAutoRefreshNumberreuse of declaration of AutoRefreshNumberreuse of declaration of HAL_SDRAM_ProgramRefreshRatereuse of declaration of RefreshRatereuse of declaration of HAL_SDRAM_SendCommandreuse of declaration of Commandreuse of declaration of HAL_SDRAM_WriteProtection_Disablereuse of declaration of HAL_SDRAM_WriteProtection_Enablereuse of declaration of HAL_SDRAM_Write_DMAreuse of declaration of pSrcBufferreuse of declaration of BufferSizereuse of declaration of HAL_SDRAM_Read_DMAreuse of declaration of pDstBufferreuse of declaration of HAL_SDRAM_Write_32breuse of declaration of HAL_SDRAM_Read_32breuse of declaration of HAL_SDRAM_Write_16breuse of declaration of HAL_SDRAM_Read_16breuse of declaration of HAL_SDRAM_Write_8breuse of declaration of HAL_SDRAM_Read_8breuse of declaration of HAL_SDRAM_DMA_XferErrorCallbackreuse of declaration of HAL_SDRAM_DMA_XferCpltCallbackreuse of declaration of HAL_SDRAM_RefreshErrorCallbackreuse of declaration of HAL_SDRAM_IRQHandlerreuse of declaration of HAL_SDRAM_MspDeInitreuse of declaration of HAL_SDRAM_MspInitreuse of declaration of HAL_SDRAM_DeInitreuse of declaration of HAL_SDRAM_Initreuse of #define USE_HAL_SDRAM_REGISTER_CALLBACKS 0Ureuse of /* STM32F7xx_HAL_SDRAM_H */reuse of /* SDRAM State functions ********************************************************/reuse of /** @addtogroup SDRAM_Exported_Functions_Group4
  * @{
  */reuse of /* SDRAM Control functions  *****************************************************/reuse of /** @addtogroup SDRAM_Exported_Functions_Group3
  * @{
  */reuse of /* USE_HAL_SDRAM_REGISTER_CALLBACKS */reuse of /* SDRAM callback registering/unregistering */reuse of /* I/O operation functions ****************************************************/reuse of /** @addtogroup SDRAM_Exported_Functions_Group2
  * @{
  */reuse of /* Initialization/de-initialization functions *********************************/reuse of /** @addtogroup SDRAM_Exported_Functions_Group1
  * @{
  */reuse of /** @addtogroup SDRAM_Exported_Functions SDRAM Exported Functions
  * @{
  */reuse of /** @brief Reset SDRAM handle state
  * @param  __HANDLE__ specifies the SDRAM handle.
  * @retval None
  */reuse of /** @defgroup SDRAM_Exported_Macros SDRAM Exported Macros
  * @{
  */reuse of /**
  * @brief  HAL SDRAM Callback pointer definition
  */reuse of /*!< SDRAM DMA Xfer Error Callback ID    */reuse of /*!< SDRAM DMA Xfer Complete Callback ID */reuse of /*!< SDRAM Refresh Error Callback ID     */reuse of /*!< SDRAM MspDeInit Callback ID         */reuse of /*!< SDRAM MspInit Callback ID           */reuse of /**
  * @brief  HAL SDRAM Callback ID enumeration definition
  */reuse of /*!< SDRAM DMA Xfer Error callback        */reuse of /*!< SDRAM DMA Xfer Complete callback     */reuse of /*!< SDRAM Refresh Error callback         */reuse of /*!< SDRAM Msp DeInit callback            */reuse of /*!< SDRAM Msp Init callback              */reuse of /*!< Pointer DMA handler                   */reuse of /*!< SDRAM locking object                  */reuse of /*!< SDRAM access state                    */reuse of /*!< SDRAM device configuration parameters */reuse of /*!< Register base address                 */reuse of /* USE_HAL_SDRAM_REGISTER_CALLBACKS  */reuse of /**
  * @brief  SDRAM handle Structure definition
  */reuse of /*!< SDRAM device precharged               */reuse of /*!< SDRAM device write protected          */reuse of /*!< SDRAM error state                     */reuse of /*!< SDRAM internal process is ongoing     */reuse of /*!< SDRAM initialized and ready for use   */reuse of /*!< SDRAM not yet initialized or disabled */reuse of /**
  * @brief  HAL SDRAM State structure definition
  */reuse of /** @defgroup SDRAM_Exported_Types SDRAM Exported Types
  * @{
  */reuse of /** @addtogroup SDRAM
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    stm32f7xx_hal_sdram.h
  * @author  MCD Application Team
  * @brief   Header file of SDRAM HAL module.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of /Users/jie/Documents/posixGen_Demos-main/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_i2c_ex.hreuse of HAL_I2CEx_DisableFastModePlusreuse of ConfigFastModePlusreuse of HAL_I2CEx_EnableFastModePlusreuse of HAL_I2CEx_ConfigDigitalFilterreuse of hi2creuse of DigitalFilterreuse of HAL_I2CEx_ConfigAnalogFilterreuse of AnalogFilterreuse of #define IS_I2C_FASTMODEPLUS(__CONFIG__) ((((__CONFIG__) & I2C_FASTMODEPLUS_PB6) == I2C_FASTMODEPLUS_PB6) || (((__CONFIG__) & I2C_FASTMODEPLUS_PB7) == I2C_FASTMODEPLUS_PB7) || (((__CONFIG__) & I2C_FASTMODEPLUS_PB8) == I2C_FASTMODEPLUS_PB8) || (((__CONFIG__) & I2C_FASTMODEPLUS_PB9) == I2C_FASTMODEPLUS_PB9) || (((__CONFIG__) & I2C_FASTMODEPLUS_I2C1) == I2C_FASTMODEPLUS_I2C1) || (((__CONFIG__) & I2C_FASTMODEPLUS_I2C2) == I2C_FASTMODEPLUS_I2C2) || (((__CONFIG__) & I2C_FASTMODEPLUS_I2C3) == I2C_FASTMODEPLUS_I2C3) || (((__CONFIG__) & I2C_FASTMODEPLUS_I2C4) == I2C_FASTMODEPLUS_I2C4))reuse of #define IS_I2C_DIGITAL_FILTER(FILTER) ((FILTER) <= 0x0000000FU)reuse of #define IS_I2C_ANALOG_FILTER(FILTER) (((FILTER) == I2C_ANALOGFILTER_ENABLE) || ((FILTER) == I2C_ANALOGFILTER_DISABLE))reuse of #define I2C_FASTMODEPLUS_I2C4 SYSCFG_PMC_I2C4_FMPreuse of #define I2C_FASTMODEPLUS_I2C3 SYSCFG_PMC_I2C3_FMPreuse of #define I2C_FASTMODEPLUS_I2C2 SYSCFG_PMC_I2C2_FMPreuse of #define I2C_FASTMODEPLUS_I2C1 SYSCFG_PMC_I2C1_FMPreuse of #define I2C_FASTMODEPLUS_PB9 SYSCFG_PMC_I2C_PB9_FMPreuse of #define I2C_FASTMODEPLUS_PB8 SYSCFG_PMC_I2C_PB8_FMPreuse of #define I2C_FASTMODEPLUS_PB7 SYSCFG_PMC_I2C_PB7_FMPreuse of #define I2C_FASTMODEPLUS_PB6 SYSCFG_PMC_I2C_PB6_FMPreuse of #define I2C_FMP_NOT_SUPPORTED 0xAAAA0000Ureuse of #define I2C_ANALOGFILTER_DISABLE I2C_CR1_ANFOFFreuse of #define I2C_ANALOGFILTER_ENABLE 0x00000000Ureuse of #define STM32F7xx_HAL_I2C_EX_Hreuse of declaration of HAL_I2CEx_DisableFastModePlusreuse of declaration of ConfigFastModePlusreuse of declaration of HAL_I2CEx_EnableFastModePlusreuse of declaration of HAL_I2CEx_ConfigDigitalFilterreuse of declaration of hi2creuse of declaration of DigitalFilterreuse of declaration of HAL_I2CEx_ConfigAnalogFilterreuse of declaration of AnalogFilterreuse of /* STM32F7xx_HAL_I2C_EX_H */reuse of /* Private functions are defined in stm32f7xx_hal_i2c_ex.c file */reuse of /** @defgroup I2CEx_Private_Functions I2C Extended Private Functions
  * @{
  */reuse of /* Private Functions ---------------------------------------------------------*/reuse of /* SYSCFG_PMC_I2C1_FMP && SYSCFG_PMC_I2C2_FMP && SYSCFG_PMC_I2C3_FMP && SYSCFG_PMC_I2C4_FMP */reuse of /** @defgroup I2CEx_Private_Macro I2C Extended Private Macros
  * @{
  */reuse of /** @defgroup I2CEx_Private_Constants I2C Extended Private Constants
  * @{
  */reuse of /* Fast Mode Plus Availability */reuse of /** @addtogroup I2CEx_Exported_Functions_Group3 Fast Mode Plus Functions
  * @{
  */reuse of /** @addtogroup I2CEx_Exported_Functions_Group1 Filter Mode Functions
  * @{
  */reuse of /** @addtogroup I2CEx_Exported_Functions I2C Extended Exported Functions
  * @{
  */reuse of /** @defgroup I2CEx_Exported_Macros I2C Extended Exported Macros
  * @{
  */reuse of /* SYSCFG_PMC_I2C4_FMP */reuse of /*!< Fast Mode Plus I2C4 not supported  */reuse of initializer for lcdRegData2reuse of initializer for lcdRegData1reuse of __weakreuse of STMPE811_MAX_INSTANCEreuse of stmpe811reuse of STMPE811_TS_ITreuse of STMPE811_GIT_TOUCHreuse of STMPE811_GIT_FTHreuse of STMPE811_GIT_FOVreuse of STMPE811_GIT_FFreuse of STMPE811_GIT_FEreuse of call to stmpe811_ClearGlobalITreuse of call to stmpe811_ReadGITStatusreuse of call to stmpe811_DisableGlobalITreuse of call to stmpe811_DisableITSourcereuse of call to IOE_ITConfigreuse of call to stmpe811_EnableITSourcereuse of call to stmpe811_EnableGlobalITreuse of dataXYZreuse of uldataXYZreuse of STMPE811_REG_TSC_DATA_NON_INCreuse of call to IOE_ReadMultiplereuse of 4095reuse of STMPE811_REG_FIFO_STAreuse of call to IOE_Writereuse of 75reuse of STMPE811_REG_TSC_CTRLreuse of STMPE811_TS_CTRL_STATUSreuse of call to IOE_Readreuse of STMPE811_REG_FIFO_SIZEreuse of STMPE811_REG_SYS_CTRL2reuse of STMPE811_IO_FCTreuse of STMPE811_TOUCH_IO_ALLreuse of STMPE811_TOUCH_YDreuse of STMPE811_PIN_7reuse of STMPE811_TOUCH_XDreuse of STMPE811_PIN_6reuse of STMPE811_TOUCH_YUreuse of STMPE811_PIN_5reuse of STMPE811_TOUCH_XUreuse of STMPE811_PIN_4reuse of call to stmpe811_IO_EnableAFreuse of STMPE811_TS_FCTreuse of STMPE811_ADC_FCTreuse of STMPE811_REG_ADC_CTRL1reuse of 73reuse of call to IOE_Delayreuse of STMPE811_REG_ADC_CTRL2reuse of STMPE811_REG_TSC_CFGreuse of 154reuse of STMPE811_REG_FIFO_THreuse of 74reuse of STMPE811_REG_TSC_FRACT_XYZreuse of STMPE811_REG_TSC_I_DRIVEreuse of 88reuse of STMPE811_REG_INT_STAreuse of STMPE811_GIT_IOreuse of STMPE811_REG_IO_INT_STAreuse of STMPE811_REG_IO_EDreuse of STMPE811_REG_IO_REreuse of 21reuse of STMPE811_REG_IO_FEreuse of 22reuse of STMPE811_REG_IO_INT_ENreuse of STMPE811_REG_IO_MP_STAreuse of STMPE811_REG_IO_SET_PINreuse of STMPE811_REG_IO_CLR_PINreuse of STMPE811_EDGE_FALLINGreuse of Edgereuse of STMPE811_EDGE_RISINGreuse of STMPE811_REG_IO_AFreuse of 23reuse of STMPE811_REG_IO_DIRreuse of 19reuse of STMPE811_DIRECTION_INreuse of /**
  * @brief  Transmit Packet Configuration structure definition
  */reuse of /*<! Release index */reuse of /*<! Buffers in Use */reuse of /*<! Current transmit NX_PACKET addresses */reuse of /*<! Ethernet packet addresses array */reuse of /*<! Current Tx descriptor index for packet transmission */reuse of /*<! Tx DMA descriptors addresses */reuse of /**
  * @brief  DMA Transmit Descriptors Wrapper structure definition
  */reuse of /*<! Pointer to the next buffer in the list */reuse of /*<! buffer length */reuse of /*<! buffer address */reuse of /**
  * @brief  ETH Buffers List structure definition
  */reuse of /* used to store rx buffer 2 address */reuse of /* used to store rx buffer 1 address */reuse of /**
  * @brief  ETH DMA Descriptor structure definition
  */reuse of /** @defgroup ETH_Exported_Types ETH Exported Types
  * @{
  */reuse of /*********************** Descriptors struct def section ************************/reuse of /* ETH_RX_DESC_CNT */reuse of /* ETH_TX_DESC_CNT */reuse of /** @addtogroup ETH
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    stm32f7xx_hal_eth.h
  * @author  MCD Application Team
  * @brief   Header file of ETH HAL module.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */reuse of /Users/jie/Documents/posixGen_Demos-main/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_flash_ex.hreuse of FLASH_OBProgramInitTypeDefreuse of FLASH_EraseInitTypeDefreuse of FLASH_Erase_Sectorreuse of Sectorreuse of VoltageRangereuse of HAL_FLASHEx_OBGetConfigreuse of FLASH_OBProgramInitTypeDef *reuse of pOBInitreuse of HAL_FLASHEx_OBProgramreuse of HAL_FLASHEx_Erase_ITreuse of FLASH_EraseInitTypeDef *reuse of pEraseInitreuse of HAL_FLASHEx_Erasereuse of SectorErrorreuse of declaration of FLASH_OBProgramInitTypeDefreuse of BootAddr1reuse of BootAddr0reuse of USERConfigreuse of BORLevelreuse of RDPLevelreuse of WRPSectorreuse of WRPStatereuse of OptionTypereuse of declaration of FLASH_EraseInitTypeDefreuse of NbSectorsreuse of Banksreuse of TypeErasereuse of definition of BootAddr1reuse of definition of BootAddr0reuse of definition of USERConfigreuse of definition of BORLevelreuse of definition of RDPLevelreuse of definition of WRPSectorreuse of definition of WRPStatereuse of definition of OptionTypereuse of definition of VoltageRangereuse of definition of NbSectorsreuse of definition of Sectorreuse of definition of Banksreuse of definition of TypeErasereuse of #define IS_OB_NDBOOT(VALUE) (((VALUE) == OB_DUAL_BOOT_DISABLE) || ((VALUE) == OB_DUAL_BOOT_ENABLE))reuse of #define IS_FLASH_BANK(BANK) (((BANK) == FLASH_BANK_1) || ((BANK) == FLASH_BANK_2) || ((BANK) == FLASH_BANK_BOTH))reuse of #define IS_OB_NDBANK(VALUE) (((VALUE) == OB_NDBANK_SINGLE_BANK) || ((VALUE) == OB_NDBANK_DUAL_BANK))reuse of #define IS_OB_WRP_SECTOR(SECTOR) ((((SECTOR) & 0xF000FFFFU) == 0x00000000U) && ((SECTOR) != 0x00000000U))reuse of #define IS_FLASH_SECTOR(SECTOR) (((SECTOR) == FLASH_SECTOR_0) || ((SECTOR) == FLASH_SECTOR_1) || ((SECTOR) == FLASH_SECTOR_2) || ((SECTOR) == FLASH_SECTOR_3) || ((SECTOR) == FLASH_SECTOR_4) || ((SECTOR) == FLASH_SECTOR_5) || ((SECTOR) == FLASH_SECTOR_6) || ((SECTOR) == FLASH_SECTOR_7) || ((SECTOR) == FLASH_SECTOR_8) || ((SECTOR) == FLASH_SECTOR_9) || ((SECTOR) == FLASH_SECTOR_10) || ((SECTOR) == FLASH_SECTOR_11) || ((SECTOR) == FLASH_SECTOR_12) || ((SECTOR) == FLASH_SECTOR_13) || ((SECTOR) == FLASH_SECTOR_14) || ((SECTOR) == FLASH_SECTOR_15) || ((SECTOR) == FLASH_SECTOR_16) || ((SECTOR) == FLASH_SECTOR_17) || ((SECTOR) == FLASH_SECTOR_18) || ((SECTOR) == FLASH_SECTOR_19) || ((SECTOR) == FLASH_SECTOR_20) || ((SECTOR) == FLASH_SECTOR_21) || ((SECTOR) == FLASH_SECTOR_22) || ((SECTOR) == FLASH_SECTOR_23))reuse of #define IS_FLASH_NBSECTORS(NBSECTORS) (((NBSECTORS) != 0U) && ((NBSECTORS) <= FLASH_SECTOR_TOTAL))reuse of #define IS_FLASH_ADDRESS(ADDRESS) ((((ADDRESS) >= FLASH_BASE) && ((ADDRESS) <= FLASH_END)) || (((ADDRESS) >= FLASH_OTP_BASE) && ((ADDRESS) <= FLASH_OTP_END)))reuse of #define IS_FLASH_LATENCY(LATENCY) (((LATENCY) == FLASH_LATENCY_0) || ((LATENCY) == FLASH_LATENCY_1) || ((LATENCY) == FLASH_LATENCY_2) || ((LATENCY) == FLASH_LATENCY_3) || ((LATENCY) == FLASH_LATENCY_4) || ((LATENCY) == FLASH_LATENCY_5) || ((LATENCY) == FLASH_LATENCY_6) || ((LATENCY) == FLASH_LATENCY_7) || ((LATENCY) == FLASH_LATENCY_8) || ((LATENCY) == FLASH_LATENCY_9) || ((LATENCY) == FLASH_LATENCY_10) || ((LATENCY) == FLASH_LATENCY_11) || ((LATENCY) == FLASH_LATENCY_12) || ((LATENCY) == FLASH_LATENCY_13) || ((LATENCY) == FLASH_LATENCY_14) || ((LATENCY) == FLASH_LATENCY_15))reuse of #define IS_OB_BOR_LEVEL(LEVEL) (((LEVEL) == OB_BOR_LEVEL1) || ((LEVEL) == OB_BOR_LEVEL2) || ((LEVEL) == OB_BOR_LEVEL3) || ((LEVEL) == OB_BOR_OFF))reuse of #define IS_OB_IWDG_STDBY_FREEZE(FREEZE) (((FREEZE) == OB_IWDG_STDBY_FREEZE) || ((FREEZE) == OB_IWDG_STDBY_ACTIVE))reuse of #define IS_OB_IWDG_STOP_FREEZE(FREEZE) (((FREEZE) == OB_IWDG_STOP_FREEZE) || ((FREEZE) == OB_IWDG_STOP_ACTIVE))reuse of #define IS_OB_STDBY_SOURCE(SOURCE) (((SOURCE) == OB_STDBY_NO_RST) || ((SOURCE) == OB_STDBY_RST))reuse of #define IS_OB_STOP_SOURCE(SOURCE) (((SOURCE) == OB_STOP_NO_RST) || ((SOURCE) == OB_STOP_RST))reuse of #define IS_OB_IWDG_SOURCE(SOURCE) (((SOURCE) == OB_IWDG_SW) || ((SOURCE) == OB_IWDG_HW))reuse of #define IS_OB_WWDG_SOURCE(SOURCE) (((SOURCE) == OB_WWDG_SW) || ((SOURCE) == OB_WWDG_HW))reuse of #define IS_OB_RDP_LEVEL(LEVEL) (((LEVEL) == OB_RDP_LEVEL_0) || ((LEVEL) == OB_RDP_LEVEL_1) || ((LEVEL) == OB_RDP_LEVEL_2))reuse of #define IS_OB_BOOT_ADDRESS(ADDRESS) ((ADDRESS) <= 0x8013)reuse of #define IS_OPTIONBYTE(VALUE) (((VALUE) <= (OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_BOR | OPTIONBYTE_BOOTADDR_0 | OPTIONBYTE_BOOTADDR_1)))reuse of #define IS_WRPSTATE(VALUE) (((VALUE) == OB_WRPSTATE_DISABLE) || ((VALUE) == OB_WRPSTATE_ENABLE))reuse of #define IS_VOLTAGERANGE(RANGE) (((RANGE) == FLASH_VOLTAGE_RANGE_1) || ((RANGE) == FLASH_VOLTAGE_RANGE_2) || ((RANGE) == FLASH_VOLTAGE_RANGE_3) || ((RANGE) == FLASH_VOLTAGE_RANGE_4))reuse of #define IS_FLASH_TYPEERASE(VALUE) (((VALUE) == FLASH_TYPEERASE_SECTORS) || ((VALUE) == FLASH_TYPEERASE_MASSERASE))reuse of #define __HAL_FLASH_CALC_BOOT_BASE_ADR(__ADDRESS__) ((__ADDRESS__) >> 14)reuse of #define OB_WRP_DB_SECTOR_All ((uint32_t)0x0FFF0000U)reuse of #define OB_WRP_DB_SECTOR_23 ((uint32_t)0x08000000U)reuse of #define OB_WRP_DB_SECTOR_22 ((uint32_t)0x08000000U)reuse of #define OB_WRP_DB_SECTOR_21 ((uint32_t)0x04000000U)reuse of #define OB_WRP_DB_SECTOR_20 ((uint32_t)0x04000000U)reuse of #define OB_WRP_DB_SECTOR_19 ((uint32_t)0x02000000U)reuse of #define OB_WRP_DB_SECTOR_18 ((uint32_t)0x02000000U)reuse of #define OB_WRP_DB_SECTOR_17 ((uint32_t)0x01000000U)reuse of #define OB_WRP_DB_SECTOR_16 ((uint32_t)0x01000000U)reuse of #define OB_WRP_DB_SECTOR_15 ((uint32_t)0x00800000U)reuse of #define OB_WRP_DB_SECTOR_14 ((uint32_t)0x00800000U)reuse of #define OB_WRP_DB_SECTOR_13 ((uint32_t)0x00400000U)reuse of #define OB_WRP_DB_SECTOR_12 ((uint32_t)0x00400000U)reuse of #define OB_WRP_DB_SECTOR_11 ((uint32_t)0x00200000U)reuse of #define OB_WRP_DB_SECTOR_10 ((uint32_t)0x00200000U)reuse of #define OB_WRP_DB_SECTOR_9 ((uint32_t)0x00100000U)reuse of #define OB_WRP_DB_SECTOR_8 ((uint32_t)0x00100000U)reuse of #define OB_WRP_DB_SECTOR_7 ((uint32_t)0x00080000U)reuse of #define OB_WRP_DB_SECTOR_6 ((uint32_t)0x00080000U)reuse of #define OB_WRP_DB_SECTOR_5 ((uint32_t)0x00040000U)reuse of #define OB_WRP_DB_SECTOR_4 ((uint32_t)0x00040000U)reuse of #define OB_WRP_DB_SECTOR_3 ((uint32_t)0x00020000U)reuse of #define OB_WRP_DB_SECTOR_2 ((uint32_t)0x00020000U)reuse of #define OB_WRP_DB_SECTOR_1 ((uint32_t)0x00010000U)reuse of #define OB_WRP_DB_SECTOR_0 ((uint32_t)0x00010000U)reuse of #define OB_WRP_SECTOR_All ((uint32_t)0x0FFF0000U)reuse of #define OB_WRP_SECTOR_11 ((uint32_t)0x08000000U)reuse of #define OB_WRP_SECTOR_10 ((uint32_t)0x04000000U)reuse of #define OB_WRP_SECTOR_9 ((uint32_t)0x02000000U)reuse of #define OB_WRP_SECTOR_8 ((uint32_t)0x01000000U)reuse of #define OB_WRP_SECTOR_7 ((uint32_t)0x00800000U)reuse of #define OB_WRP_SECTOR_6 ((uint32_t)0x00400000U)reuse of #define OB_WRP_SECTOR_5 ((uint32_t)0x00200000U)reuse of #define OB_WRP_SECTOR_4 ((uint32_t)0x00100000U)reuse of #define OB_WRP_SECTOR_3 ((uint32_t)0x00080000U)reuse of #define OB_WRP_SECTOR_2 ((uint32_t)0x00040000U)reuse of #define OB_WRP_SECTOR_1 ((uint32_t)0x00020000U)reuse of #define OB_WRP_SECTOR_0 ((uint32_t)0x00010000U)reuse of #define FLASH_SECTOR_23 ((uint32_t)23U)reuse of #define FLASH_SECTOR_22 ((uint32_t)22U)reuse of #define FLASH_SECTOR_21 ((uint32_t)21U)reuse of #define FLASH_SECTOR_20 ((uint32_t)20U)reuse of #define FLASH_SECTOR_19 ((uint32_t)19U)reuse of #define FLASH_SECTOR_18 ((uint32_t)18U)reuse of #define FLASH_SECTOR_17 ((uint32_t)17U)reuse of #define FLASH_SECTOR_16 ((uint32_t)16U)reuse of #define FLASH_SECTOR_15 ((uint32_t)15U)reuse of #define FLASH_SECTOR_14 ((uint32_t)14U)reuse of #define FLASH_SECTOR_13 ((uint32_t)13U)reuse of #define FLASH_SECTOR_12 ((uint32_t)12U)reuse of #define FLASH_SECTOR_11 ((uint32_t)11U)reuse of #define FLASH_SECTOR_10 ((uint32_t)10U)reuse of #define FLASH_SECTOR_9 ((uint32_t)9U)reuse of #define FLASH_SECTOR_8 ((uint32_t)8U)reuse of #define FLASH_MER_BIT (FLASH_CR_MER1 | FLASH_CR_MER2)reuse of #define FLASH_BANK_BOTH ((uint32_t)(FLASH_BANK_1 | FLASH_BANK_2))reuse of #define FLASH_BANK_2 ((uint32_t)0x02U)reuse of #define FLASH_BANK_1 ((uint32_t)0x01U)reuse of #define FLASH_LATENCY_15 FLASH_ACR_LATENCY_15WSreuse of #define FLASH_LATENCY_14 FLASH_ACR_LATENCY_14WSreuse of #define FLASH_LATENCY_13 FLASH_ACR_LATENCY_13WSreuse of #define FLASH_LATENCY_12 FLASH_ACR_LATENCY_12WSreuse of #define FLASH_LATENCY_11 FLASH_ACR_LATENCY_11WSreuse of #define FLASH_LATENCY_10 FLASH_ACR_LATENCY_10WSreuse of #define FLASH_LATENCY_9 FLASH_ACR_LATENCY_9WSreuse of #define FLASH_LATENCY_8 FLASH_ACR_LATENCY_8WSreuse of #define FLASH_LATENCY_7 FLASH_ACR_LATENCY_7WSreuse of #define FLASH_LATENCY_6 FLASH_ACR_LATENCY_6WSreuse of #define FLASH_LATENCY_5 FLASH_ACR_LATENCY_5WSreuse of #define FLASH_LATENCY_4 FLASH_ACR_LATENCY_4WSreuse of #define FLASH_LATENCY_3 FLASH_ACR_LATENCY_3WSreuse of #define FLASH_LATENCY_2 FLASH_ACR_LATENCY_2WSreuse of #define FLASH_LATENCY_1 FLASH_ACR_LATENCY_1WSreuse of #define FLASH_LATENCY_0 FLASH_ACR_LATENCY_0WSreuse of #define OB_BOOTADDR_SRAM2 ((uint32_t)0x8013U)reuse of #define OB_BOOTADDR_SRAM1 ((uint32_t)0x8004U)reuse of #define OB_BOOTADDR_DTCM_RAM ((uint32_t)0x8000U)reuse of #define OB_BOOTADDR_AXIM_FLASH ((uint32_t)0x2000U)reuse of #define OB_BOOTADDR_ITCM_FLASH ((uint32_t)0x0080U)reuse of #define OB_BOOTADDR_SYSTEM ((uint32_t)0x0040U)reuse of #define OB_BOOTADDR_ITCM_RAM ((uint32_t)0x0000U)reuse of #define OB_NDBANK_DUAL_BANK ((uint32_t)0x00000000U)reuse of #define OB_NDBANK_SINGLE_BANK ((uint32_t)0x20000000U)reuse of #define OB_DUAL_BOOT_ENABLE ((uint32_t)0x00000000U)reuse of #define OB_DUAL_BOOT_DISABLE ((uint32_t)0x10000000U)reuse of #define OB_BOR_OFF ((uint32_t)0x0CU)reuse of #define OB_BOR_LEVEL1 ((uint32_t)0x08U)reuse of #define OB_BOR_LEVEL2 ((uint32_t)0x04U)reuse of #define OB_BOR_LEVEL3 ((uint32_t)0x00U)reuse of #define OB_IWDG_STDBY_ACTIVE ((uint32_t)0x40000000U)reuse of #define OB_IWDG_STDBY_FREEZE ((uint32_t)0x00000000U)reuse of #define OB_IWDG_STOP_ACTIVE ((uint32_t)0x80000000U)reuse of #define OB_IWDG_STOP_FREEZE ((uint32_t)0x00000000U)reuse of #define OB_STDBY_RST ((uint32_t)0x00U)reuse of #define OB_STDBY_NO_RST ((uint32_t)0x80U)reuse of #define OB_STOP_RST ((uint32_t)0x00U)reuse of #define OB_STOP_NO_RST ((uint32_t)0x40U)reuse of #define OB_IWDG_HW ((uint32_t)0x00U)reuse of #define OB_IWDG_SW ((uint32_t)0x20U)reuse of #define OB_WWDG_HW ((uint32_t)0x00U)reuse of #define OB_WWDG_SW ((uint32_t)0x10U)reuse of #define OB_RDP_LEVEL_2 ((uint8_t)0xCCU)reuse of #define OB_RDP_LEVEL_1 ((uint8_t)0x55U)reuse of #define OB_RDP_LEVEL_0 ((uint8_t)0xAAU)reuse of #define OPTIONBYTE_BOOTADDR_1 ((uint32_t)0x20U)reuse of #define OPTIONBYTE_BOOTADDR_0 ((uint32_t)0x10U)reuse of #define OPTIONBYTE_BOR ((uint32_t)0x08U)reuse of #define OPTIONBYTE_USER ((uint32_t)0x04U)reuse of #define OPTIONBYTE_RDP ((uint32_t)0x02U)reuse of #define OPTIONBYTE_WRP ((uint32_t)0x01U)reuse of #define OB_WRPSTATE_ENABLE ((uint32_t)0x01U)reuse of #define OB_WRPSTATE_DISABLE ((uint32_t)0x00U)reuse of #define FLASH_VOLTAGE_RANGE_4 ((uint32_t)0x03U)reuse of #define FLASH_VOLTAGE_RANGE_3 ((uint32_t)0x02U)reuse of #define FLASH_VOLTAGE_RANGE_2 ((uint32_t)0x01U)reuse of #define FLASH_VOLTAGE_RANGE_1 ((uint32_t)0x00U)reuse of #define FLASH_TYPEERASE_MASSERASE ((uint32_t)0x01U)reuse of #define FLASH_TYPEERASE_SECTORS ((uint32_t)0x00U)reuse of #define __STM32F7xx_HAL_FLASH_EX_Hreuse of declaration of FLASH_Erase_Sectorreuse of declaration of Sectorreuse of declaration of VoltageRangereuse of declaration of HAL_FLASHEx_OBGetConfigreuse of declaration of pOBInitreuse of declaration of HAL_FLASHEx_OBProgramreuse of declaration of HAL_FLASHEx_Erase_ITreuse of declaration of pEraseInitreuse of declaration of HAL_FLASHEx_Erasereuse of declaration of SectorErrorreuse of /* __STM32F7xx_HAL_FLASH_EX_H */reuse of /** @defgroup FLASHEx_Private_Functions FLASH Private Functions
  * @{
  */reuse of /* FLASH_OPTCR2_PCROP */reuse of /* FLASH_OPTCR_nDBOOT */reuse of /* FLASH_OPTCR_nDBANK */reuse of /* FLASH_SECTOR_TOTAL == 2 */reuse of /* FLASH_SECTOR_TOTAL == 4 */reuse of /* FLASH_SECTOR_TOTAL == 24 */reuse of /* FLASH_SECTOR_TOTAL == 8 */reuse of /** @defgroup FLASHEx_IS_FLASH_Definitions FLASH Private macros to check input parameters
  * @{
  */reuse of /** @defgroup FLASHEx_Private_Macros FLASH Private Macros
  * @{
  */reuse of /* Extension Program operation functions  *************************************/reuse of /** @addtogroup FLASHEx_Exported_Functions_Group1
  * @{
  */reuse of /** @addtogroup FLASHEx_Exported_Functions
  * @{
  */reuse of /**
  * @brief  Calculate the FLASH Boot Base Address (BOOT_ADD0 or BOOT_ADD1)
  * @note   Returned value BOOT_ADDx[15:0] corresponds to boot address [29:14].
  * @param  __ADDRESS__ FLASH Boot Address (in the range 0x0000 0000 to 0x2004 FFFF with a granularity of 16KB)
  * @retval The FLASH Boot Base Address
  */reuse of /** @defgroup FLASH_Exported_Macros FLASH Exported Macros
  * @{
  */reuse of /*!< PCROP_RDP Disable     */reuse of /*!< PCROP_RDP Enable      */reuse of /** @defgroup FLASHEx_Option_Bytes_PCROP_RDP FLASH Option Bytes PCROP_RDP Bit
  * @{
  */reuse of /*!< PC Readout protection of all Sectors  */reuse of /*!< PC Readout protection of Sector3      */reuse of /*!< PC Readout protection of Sector2      */reuse of /*!< PC Readout protection of Sector1      */reuse of /*!< PC Readout protection of Sector0      */reuse of /** @defgroup FLASHEx_Option_Bytes_PCROP_Sectors FLASH Option Bytes PCROP Sectors
  * @{
  */reuse of /*!< PC Readout protection of Sector7      */reuse of /*!< PC Readout protection of Sector6      */reuse of /*!< PC Readout protection of Sector5      */reuse of /*!< PC Readout protection of Sector4      */reuse of /*!< Write protection of all Sectors */reuse of /*!< Write protection of Sector1     */reuse of /*!< Write protection of Sector0     */reuse of /** @defgroup FLASHEx_Option_Bytes_Write_Protection FLASH Option Bytes Write Protection
  * @{
  */reuse of /*!< Write protection of Sector3     */reuse of /*!< Write protection of Sector2     */reuse of /*!< Write protection of Sector7     */reuse of /*!< Write protection of Sector6     */reuse of /*!< Write protection of Sector5     */reuse of /*!< Write protection of Sector4     */reuse of /*!< Write protection of all Sectors for Dual Bank Flash */reuse of /*!< Write protection of Dual Bank Sector23    */reuse of /*!< Write protection of Dual Bank Sector22    */reuse of /*!< Write protection of Dual Bank Sector21    */reuse of /*!< Write protection of Dual Bank Sector20    */reuse of /*!< Write protection of Dual Bank Sector19    */reuse of /*!< Write protection of Dual Bank Sector18    */reuse of /*!< Write protection of Dual Bank Sector17    */reuse of /*!< Write protection of Dual Bank Sector16    */reuse of /*!< Write protection of Dual Bank Sector15    */reuse of /*!< Write protection of Dual Bank Sector14    */reuse of /*!< Write protection of Dual Bank Sector13    */reuse of /*!< Write protection of Dual Bank Sector12    */reuse of /*!< Write protection of Dual Bank Sector11    */reuse of /*!< Write protection of Dual Bank Sector10    */reuse of /*!< Write protection of Dual Bank Sector9     */reuse of /*!< Write protection of Dual Bank Sector8     */reuse of /*!< Write protection of Dual Bank Sector7     */reuse of /*!< Write protection of Dual Bank Sector6     */reuse of /*!< Write protection of Dual Bank Sector5     */reuse of /*!< Write protection of Dual Bank Sector4     */reuse of /*!< Write protection of Dual Bank Sector3     */reuse of /*!< Write protection of Dual Bank Sector2     */reuse of /*!< Write protection of Dual Bank Sector1     */reuse of /*!< Write protection of Dual Bank Sector0     */reuse of /* Dual Bank Sectors */reuse of /*!< Write protection of all Sectors for Single Bank Flash */reuse of /*!< Write protection of Single Bank Sector11  */reuse of /*!< Write protection of Single Bank Sector10  */reuse of /*!< Write protection of Single Bank Sector9   */reuse of /*!< Write protection of Single Bank Sector8   */reuse of /*!< Write protection of Single Bank Sector7   */reuse of /*!< Write protection of Single Bank Sector6   */reuse of /*!< Write protection of Single Bank Sector5   */reuse of /*!< Write protection of Single Bank Sector4   */reuse of /*!< Write protection of Single Bank Sector3   */reuse of /*!< Write protection of Single Bank Sector2   */reuse of /*!< Write protection of Single Bank Sector1   */reuse of /*!< Write protection of Single Bank Sector0   */reuse of /* Single Bank Sectors */reuse of /** @defgroup FLASHEx_Option_Bytes_Write_Protection FLASH Option Bytes Write Protection
  * @note For Single Bank mode, use OB_WRP_SECTOR_x defines: In fact, in FLASH_OPTCR register,
  *       nWRP[11:0] bits contain the value of the write-protection option bytes for sectors 0 to 11.
  *       For Dual Bank mode, use OB_WRP_DB_SECTOR_x defines: In fact, in FLASH_OPTCR register,
  *       nWRP[11:0] bits are divided on two groups, one group dedicated for bank 1 and
  *       a second one dedicated for bank 2 (nWRP[i] activates Write protection on sector 2*i and 2*i+1).
  *       This behavior is applicable only for STM32F76xxx / STM32F77xxx devices.
  * @{
  */reuse of /*!< Sector Number 23  */reuse of /*!< Sector Number 22  */reuse of /*!< Sector Number 21  */reuse of /*!< Sector Number 20  */reuse of /*!< Sector Number 19  */reuse of /*!< Sector Number 18  */reuse of /*!< Sector Number 17  */reuse of /*!< Sector Number 16  */reuse of /*!< Sector Number 15  */reuse of /*!< Sector Number 14  */reuse of /*!< Sector Number 13  */reuse of /*!< Sector Number 12  */reuse of /*!< Sector Number 11  */reuse of /*!< Sector Number 10  */reuse of /*!< Sector Number 9   */reuse of /*!< Sector Number 8   */reuse of /** @defgroup FLASHEx_Sectors FLASH Sectors
  * @{
  */reuse of /*!< only 1 MER bit */reuse of /*!< 2 MER bits */reuse of /** @defgroup FLASHEx_MassErase_bit FLASH Mass Erase bit
  * @{
  */reuse of /*!< Bank1 and Bank2  */reuse of /*!< Bank 2   */reuse of /*!< Bank 1   */reuse of /** @defgroup FLASHEx_Banks FLASH Banks
  * @{
  */reuse of /*!< FLASH Fifteen Latency cycles  */reuse of /*!< FLASH Fourteen Latency cycles */reuse of /*!< FLASH Thirteen Latency cycles */reuse of /*!< FLASH Twelve Latency cycles   */reuse of /*!< FLASH Eleven Latency cycles   */reuse of /*!< FLASH Ten Latency cycles      */reuse of /*!< FLASH Nine Latency cycles     */reuse of /*!< FLASH Eight Latency cycles    */reuse of /*!< FLASH Seven Latency cycles    */reuse of /*!< FLASH Six Latency cycles      */reuse of /*!< FLASH Five Latency cycles     */reuse of /*!< FLASH Four Latency cycles     */reuse of /*!< FLASH Three Latency cycles    */reuse of /*!< FLASH Two Latency cycles      */reuse of /*!< FLASH One Latency cycle       */reuse of /*!< FLASH Zero Latency cycle      */reuse of /** @defgroup FLASH_Latency FLASH Latency
  * @{
  */reuse of /* SRAM2_BASE == 0x2003C000U */reuse of /*!< Boot from SRAM2 (0x2004C000)                    */reuse of /*!< Boot from SRAM2 (0x2003C000)                    */reuse of /*!< Boot from SRAM1 (0x20010000)                    */reuse of /*!< Boot from DTCM RAM (0x20000000)                 */reuse of /*!< Boot from Flash on AXIM interface (0x08000000)  */reuse of /*!< Boot from Flash on ITCM interface (0x00200000)  */reuse of /*!< Boot from System memory bootloader (0x00100000) */reuse of /*!< Boot from ITCM RAM (0x00000000)                 */reuse of /** @defgroup FLASHEx_Boot_Address FLASH Boot Address
  * @{
  */reuse of /*!< NDBANK bit is reset : Dual Bank mode */reuse of /*!< NDBANK bit is set : Single Bank mode */reuse of /** @defgroup FLASHEx_Option_Bytes_nDBank FLASH Single Bank or Dual Bank
  * @{
  */reuse of /* !< Dual Boot enable. Boot always from system memory if boot address in flash
                                                              (Dual bank Boot mode), or RAM if Boot address option in RAM    */reuse of /* !< Dual Boot disable. Boot according to boot address option */reuse of /** @defgroup FLASHEx_Option_Bytes_nDBOOT FLASH Option Bytes nDBOOT
  * @{
  */reuse of /*!< Supply voltage ranges from 1.62 to 2.10 V */reuse of /*!< Supply voltage ranges from 2.10 to 2.40 V */reuse of /*!< Supply voltage ranges from 2.40 to 2.70 V */reuse of /*!< Supply voltage ranges from 2.70 to 3.60 V */reuse of /** @defgroup FLASHEx_BOR_Reset_Level FLASH BOR Reset Level
  * @{
  */reuse of /*!< IWDG counter active in STANDBY mode */reuse of /*!< Freeze IWDG counter in STANDBY mode */reuse of /** @defgroup FLASHEx_Option_Bytes_IWDG_FREEZE_SANDBY FLASH IWDG Counter Freeze in STANDBY
  * @{
  */reuse of /*!< IWDG counter active in STOP mode */reuse of /*!< Freeze IWDG counter in STOP mode */reuse of /** @defgroup FLASHEx_Option_Bytes_IWDG_FREEZE_STOP FLASH IWDG Counter Freeze in STOP
  * @{
  */reuse of /*!< Reset generated when entering in STANDBY    */reuse of /*!< No reset generated when entering in STANDBY */reuse of /** @defgroup FLASHEx_Option_Bytes_nRST_STDBY FLASH Option Bytes nRST_STDBY
  * @{
  */reuse of /*!< Reset generated when entering in STOP    */reuse of /*!< No reset generated when entering in STOP */reuse of /** @defgroup FLASHEx_Option_Bytes_nRST_STOP FLASH Option Bytes nRST_STOP
  * @{
  */reuse of /*!< Hardware IWDG selected */reuse of /*!< Software IWDG selected */reuse of /** @defgroup FLASHEx_Option_Bytes_IWatchdog FLASH Option Bytes IWatchdog
  * @{
  */reuse of /*!< Hardware WWDG selected */reuse of /*!< Software WWDG selected */reuse of /** @defgroup FLASHEx_Option_Bytes_WWatchdog FLASH Option Bytes WWatchdog
  * @{
  */reuse of /*!< Warning: When enabling read protection level 2
                                                  it s no more possible to go back to level 1 or 0 */reuse of /** @defgroup FLASHEx_Option_Bytes_Read_Protection FLASH Option Bytes Read Protection
  * @{
  */reuse of /*!< PCROP_RDP configuration        */reuse of /*!< PCROP configuration            */reuse of /*!< Boot 1 Address configuration   */reuse of /*!< Boot 0 Address configuration   */reuse of /*!< BOR option byte configuration  */reuse of /*!< USER option byte configuration */reuse of /*!< RDP option byte configuration  */reuse of /*!< WRP option byte configuration  */reuse of /** @defgroup FLASHEx_Option_Type FLASH Option Type
  * @{
  */reuse of /*!< Enable the write protection of the desired bank 1 sectors  */reuse of /*!< Disable the write protection of the desired bank 1 sectors */reuse of /** @defgroup FLASHEx_WRP_State FLASH WRP State
  * @{
  */reuse of TIM_CCER_CC3NE_Posreuse of TIM_CR1_CENreuse of TIM_CR1_CEN_Mskreuse of TIM_CR1_CEN_Posreuse of CCERreuse of CR1reuse of TIM_CHANNEL_STATE_SET(__HANDLE__,__CHANNEL__,__CHANNEL_STATE__)reuse of TIM_CHANNEL_N_STATE_SET(__HANDLE__,__CHANNEL__,__CHANNEL_STATE__)reuse of HAL_TIM_CHANNEL_STATE_READYreuse of ChannelNStatereuse of /*!< Device operating range: 2.7V to 3.6V + External Vpp */reuse of /*!< Device operating range: 2.7V to 3.6V                */reuse of /*!< Device operating range: 2.1V to 2.7V                */reuse of /*!< Device operating range: 1.8V to 2.1V                */reuse of /** @defgroup FLASHEx_Voltage_Range FLASH Voltage Range
  * @{
  */reuse of /*!< Flash Mass erase activation */reuse of /*!< Sectors erase only          */reuse of /** @defgroup FLASHEx_Type_Erase FLASH Type Erase
  * @{
  */reuse of /** @defgroup FLASHEx_Exported_Constants FLASH Exported Constants
  * @{
  */reuse of /*!< Set the PCROP_RDP option.
                              This parameter can be a value of @ref FLASHEx_Option_Bytes_PCROP_RDP */reuse of /*!< Set the PCROP sector.
                              This parameter can be a value of @ref FLASHEx_Option_Bytes_PCROP_Sectors */reuse of /*!< Boot base address when Boot pin = 1.
                              This parameter can be a value of @ref FLASHEx_Boot_Address */reuse of /*!< Boot base address when Boot pin = 0.
                              This parameter can be a value of @ref FLASHEx_Boot_Address */reuse of /*!< Program the FLASH User Option Byte: WWDG_SW / IWDG_SW / RST_STOP / RST_STDBY /
                              IWDG_FREEZE_STOP / IWDG_FREEZE_SANDBY / nDBANK / nDBOOT.
                              nDBANK / nDBOOT are only available for STM32F76xxx/STM32F77xxx devices */reuse of /*!< Set the BOR Level.
                              This parameter can be a value of @ref FLASHEx_BOR_Reset_Level */reuse of /*!< Set the read protection level.
                              This parameter can be a value of @ref FLASHEx_Option_Bytes_Read_Protection */reuse of /*!< Specifies the sector(s) to be write protected.
                              The value of this parameter depend on device used within the same series */reuse of /*!< Write protection activation or deactivation.
                              This parameter can be a value of @ref FLASHEx_WRP_State */reuse of /*!< Option byte to be configured.
                              This parameter can be a value of @ref FLASHEx_Option_Type */reuse of /**
  * @brief  FLASH Option Bytes Program structure definition
  */reuse of /*!< The device voltage range which defines the erase parallelism
                             This parameter must be a value of @ref FLASHEx_Voltage_Range */reuse of /*!< Number of sectors to be erased.
                             This parameter must be a value between 1 and (max number of sectors - value of Initial sector)*/reuse of /*!< Initial FLASH sector to erase when Mass erase is disabled
                             This parameter must be a value of @ref FLASHEx_Sectors */reuse of /*!< Select banks to erase when Mass erase is enabled.
                             This parameter must be a value of @ref FLASHEx_Banks */reuse of /*!< Mass erase or sector Erase.
                             This parameter can be a value of @ref FLASHEx_Type_Erase */reuse of /**
  * @brief  FLASH Erase structure definition
  */reuse of /** @defgroup FLASHEx_Exported_Types FLASH Exported Types
  * @{
  */reuse of /** @addtogroup FLASHEx
  * @{
  */reuse of /**
  ******************************************************************************
  * @file    stm32f7xx_hal_flash_ex.h
  * @author  MCD Application Team
  * @brief   Header file of FLASH HAL Extension module.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file in
  * the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  ******************************************************************************
  */reuse of /Users/jie/Documents/posixGen_Demos-main/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_flash.hreuse of FLASH_ProcedureTypeDefreuse of FLASH_WaitForLastOperationreuse of HAL_FLASH_GetErrorreuse of HAL_FLASH_OB_Launchreuse of HAL_FLASH_OB_Lockreuse of HAL_FLASH_OB_Unlockreuse of HAL_FLASH_Lockreuse of HAL_FLASH_Unlockreuse of HAL_FLASH_OperationErrorCallbackreuse of ReturnValuereuse of HAL_FLASH_EndOfOperationCallbackreuse of HAL_FLASH_IRQHandlerreuse of HAL_FLASH_Program_ITreuse of TypeProgramreuse of Datareuse of HAL_FLASH_Programreuse of FLASH_ProcessTypeDefreuse of declaration of FLASH_ProcessTypeDefreuse of VoltageForErasereuse of NbSectorsToErasereuse of ProcedureOnGoingreuse of declaration of FLASH_ProcedureTypeDefreuse of FLASH_PROC_NONEreuse of FLASH_PROC_SECTERASEreuse of FLASH_PROC_MASSERASEreuse of FLASH_PROC_PROGRAMreuse of definition of Addressreuse of definition of VoltageForErasereuse of definition of NbSectorsToErasereuse of volatile FLASH_ProcedureTypeDefreuse of definition of ProcedureOnGoingreuse of #define IS_FLASH_TYPEPROGRAM(VALUE) (((VALUE) == FLASH_TYPEPROGRAM_BYTE) || ((VALUE) == FLASH_TYPEPROGRAM_HALFWORD) || ((VALUE) == FLASH_TYPEPROGRAM_WORD) || ((VALUE) == FLASH_TYPEPROGRAM_DOUBLEWORD))reuse of #define OPTCR_BYTE1_ADDRESS ((uint32_t)0x40023C15)reuse of #define __HAL_FLASH_CLEAR_FLAG(__FLAG__) (FLASH->SR = (__FLAG__))reuse of #define __HAL_FLASH_GET_FLAG(__FLAG__) ((FLASH->SR & (__FLAG__)))reuse of #define __HAL_FLASH_DISABLE_IT(__INTERRUPT__) (FLASH->CR &= ~(uint32_t)(__INTERRUPT__))reuse of #define __HAL_FLASH_ENABLE_IT(__INTERRUPT__) (FLASH->CR |= (__INTERRUPT__))reuse of #define __HAL_FLASH_ART_RESET() (FLASH->ACR |= FLASH_ACR_ARTRST)reuse of #define __HAL_FLASH_ART_DISABLE() CLEAR_BIT(FLASH->ACR, FLASH_ACR_ARTEN)reuse of #define __HAL_FLASH_ART_ENABLE() SET_BIT(FLASH->ACR, FLASH_ACR_ARTEN)reuse of #define __HAL_FLASH_PREFETCH_BUFFER_DISABLE() (FLASH->ACR &= (~FLASH_ACR_PRFTEN))reuse of #define __HAL_FLASH_PREFETCH_BUFFER_ENABLE() (FLASH->ACR |= FLASH_ACR_PRFTEN)reuse of #define __HAL_FLASH_GET_LATENCY() (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY))reuse of #define __HAL_FLASH_SET_LATENCY(__LATENCY__) MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(__LATENCY__))reuse of #define FLASH_SECTOR_7 ((uint32_t)7U)reuse of #define FLASH_SECTOR_6 ((uint32_t)6U)reuse of #define FLASH_SECTOR_5 ((uint32_t)5U)reuse of #define FLASH_SECTOR_4 ((uint32_t)4U)reuse of #define FLASH_SECTOR_3 ((uint32_t)3U)reuse of #define FLASH_SECTOR_2 ((uint32_t)2U)reuse of #define FLASH_SECTOR_1 ((uint32_t)1U)reuse of #define FLASH_SECTOR_0 ((uint32_t)0U)reuse of #define FLASH_OPT_KEY2 ((uint32_t)0x4C5D6E7FU)reuse of #define FLASH_OPT_KEY1 ((uint32_t)0x08192A3BU)reuse of #define FLASH_KEY2 ((uint32_t)0xCDEF89ABU)reuse of #define FLASH_KEY1 ((uint32_t)0x45670123U)reuse of #define CR_PSIZE_MASK ((uint32_t)0xFFFFFCFFU)reuse of #define FLASH_PSIZE_DOUBLE_WORD ((uint32_t)FLASH_CR_PSIZE)reuse of #define FLASH_PSIZE_WORD ((uint32_t)FLASH_CR_PSIZE_1)reuse of #define FLASH_PSIZE_HALF_WORD ((uint32_t)FLASH_CR_PSIZE_0)reuse of #define FLASH_PSIZE_BYTE ((uint32_t)0x00000000U)reuse of #define FLASH_IT_ERR ((uint32_t)0x02000000U)reuse of #define FLASH_IT_EOP FLASH_CR_EOPIEreuse of #define FLASH_FLAG_ALL_ERRORS (FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR | FLASH_FLAG_ERSERR)reuse of #define FLASH_FLAG_BSY FLASH_SR_BSYreuse of #define FLASH_FLAG_ERSERR FLASH_SR_ERSERRreuse of #define FLASH_FLAG_PGPERR FLASH_SR_PGPERRreuse of #define FLASH_FLAG_PGAERR FLASH_SR_PGAERRreuse of #define FLASH_FLAG_WRPERR FLASH_SR_WRPERRreuse of #define FLASH_FLAG_OPERR FLASH_SR_OPERRreuse of #define FLASH_FLAG_EOP FLASH_SR_EOPreuse of #define FLASH_TYPEPROGRAM_DOUBLEWORD ((uint32_t)0x03U)reuse of #define FLASH_TYPEPROGRAM_WORD ((uint32_t)0x02U)reuse of #define FLASH_TYPEPROGRAM_HALFWORD ((uint32_t)0x01U)reuse of #define FLASH_TYPEPROGRAM_BYTE ((uint32_t)0x00U)reuse of #define HAL_FLASH_ERROR_RD ((uint32_t)0x00000040U)reuse of #define HAL_FLASH_ERROR_OPERATION ((uint32_t)0x00000020U)reuse of #define HAL_FLASH_ERROR_WRP ((uint32_t)0x00000010U)reuse of #define HAL_FLASH_ERROR_PGA ((uint32_t)0x00000008U)reuse of #define HAL_FLASH_ERROR_PGP ((uint32_t)0x00000004U)reuse of #define HAL_FLASH_ERROR_ERS ((uint32_t)0x00000002U)reuse of #define HAL_FLASH_ERROR_NONE ((uint32_t)0x00000000U)reuse of #define __STM32F7xx_HAL_FLASH_Hreuse of declaration of FLASH_WaitForLastOperationreuse of declaration of HAL_FLASH_GetErrorreuse of declaration of HAL_FLASH_OB_Launchreuse of declaration of HAL_FLASH_OB_Lockreuse of declaration of HAL_FLASH_OB_Unlockreuse of declaration of HAL_FLASH_Lockreuse of declaration of HAL_FLASH_Unlockreuse of declaration of HAL_FLASH_OperationErrorCallbackreuse of declaration of ReturnValuereuse of declaration of HAL_FLASH_EndOfOperationCallbackreuse of declaration of HAL_FLASH_IRQHandlerreuse of declaration of HAL_FLASH_Program_ITreuse of declaration of TypeProgramreuse of declaration of Datareuse of declaration of HAL_FLASH_Programreuse of /* __STM32F7xx_HAL_FLASH_H */reuse of /** @defgroup FLASH_Private_Functions FLASH Private Functions
  * @{
  */reuse of /** @defgroup FLASH_IS_FLASH_Definitions FLASH Private macros to check input parameters
  * @{
  */reuse of /** @defgroup FLASH_Private_Macros FLASH Private Macros
  * @{
  */reuse of /**
  * @brief   OPTCR register byte 1 (Bits[15:8]) base address
  */reuse of /** @defgroup FLASH_Private_Constants FLASH Private Constants
  * @{
  */reuse of /** @defgroup FLASH_Private_Variables FLASH Private Variables
  * @{
  */reuse of /* Peripheral State functions  ************************************************/reuse of /** @addtogroup FLASH_Exported_Functions_Group3
  * @{
  */reuse of /* Option bytes control */reuse of /** @addtogroup FLASH_Exported_Functions_Group2
  * @{
  */reuse of /* Callbacks in non blocking modes */reuse of /* FLASH IRQ handler method */reuse of /* Program operation functions  ***********************************************/reuse of /** @addtogroup FLASH_Exported_Functions_Group1
  * @{
  */reuse of /** @addtogroup FLASH_Exported_Functions
  * @{
  */reuse of /* Include FLASH HAL Extension module */reuse of /**
  * @brief  Clear the specified FLASH flag.
  * @param  __FLAG__ specifies the FLASH flags to clear.
  *          This parameter can be any combination of the following values:
  *            @arg FLASH_FLAG_EOP   : FLASH End of Operation flag
  *            @arg FLASH_FLAG_OPERR : FLASH operation Error flag
  *            @arg FLASH_FLAG_WRPERR: FLASH Write protected error flag
  *            @arg FLASH_FLAG_PGAERR: FLASH Programming Alignment error flag
  *            @arg FLASH_FLAG_PGPERR: FLASH Programming Parallelism error flag
  *            @arg FLASH_FLAG_ERSERR : FLASH Erasing Sequence error flag
  * @retval none
  */reuse of /**
  * @brief  Get the specified FLASH flag status.
  * @param  __FLAG__ specifies the FLASH flag to check.
  *          This parameter can be one of the following values:
  *            @arg FLASH_FLAG_EOP   : FLASH End of Operation flag
  *            @arg FLASH_FLAG_OPERR : FLASH operation Error flag
  *            @arg FLASH_FLAG_WRPERR: FLASH Write protected error flag
  *            @arg FLASH_FLAG_PGAERR: FLASH Programming Alignment error flag
  *            @arg FLASH_FLAG_PGPERR: FLASH Programming Parallelism er                