Analysis & Synthesis report for Top_module
Tue May 21 17:21:11 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Top_module|uart_rx:UA_RX|r_SM_Main
 11. State Machine - |Top_module|uart_tx:UA_TX|r_SM_Main
 12. State Machine - |Top_module|DFT_UART:DFT_UART1|state
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Parameter Settings for User Entity Instance: Top-level Entity: |Top_module
 19. Parameter Settings for User Entity Instance: PLL1:PLL11|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1
 21. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc
 22. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|Add:Add1_4
 23. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|mux_2:mux3_bench
 24. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|mem_arch_ROM:mem_arch_ROM1
 25. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|mem_arch_ROM:mem_arch_ROM1|memory_rom:mem_rom
 26. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID
 27. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file
 28. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|signextend:sign_ext
 29. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|Shiftl2:shft_Jaddress
 30. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|Shiftl2:shftl2
 31. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|mux_S:mux_S_HZDU
 32. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|hazard_detection_unit:HZDU1
 33. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX
 34. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|mux_2:mux9_A3
 35. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|Add:Add2_j
 36. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|mux_2:mux4_jal
 37. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|mux_2:mux8_jregister
 38. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|mux_2:mux2_regALU
 39. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|mux_2:mux6_regALU
 40. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|mux_2:mux7_WD
 41. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM
 42. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|Forwarding_unit:fwud
 43. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|mux_3:muxA_FWDU
 44. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|mux_3:muxB_FWDU
 45. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|ALU:ALU1
 46. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1
 47. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1
 48. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB
 49. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|mux_2:mux5_RAMOUT
 50. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|mux_2:mux10_A3j
 51. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|misc_logic:mlogic1
 52. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|Branch_flush:bflush
 53. Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|CU_single_cycle:control_unit
 54. Parameter Settings for User Entity Instance: reg32:reg_32out
 55. Parameter Settings for User Entity Instance: DFT_UART:DFT_UART1
 56. Parameter Settings for User Entity Instance: uart_tx:UA_TX
 57. Parameter Settings for User Entity Instance: reg8_rx:reg8_rx_1
 58. Parameter Settings for User Entity Instance: uart_rx:UA_RX
 59. Parameter Settings for Inferred Entity Instance: MIPS_arch_pipeline:MIPS_arch1|ALU:ALU1|lpm_mult:Mult0
 60. altpll Parameter Settings by Entity Instance
 61. lpm_mult Parameter Settings by Entity Instance
 62. Port Connectivity Checks: "reg8_rx:reg8_rx_1"
 63. Port Connectivity Checks: "MIPS_arch_pipeline:MIPS_arch1|misc_logic:mlogic1"
 64. Port Connectivity Checks: "MIPS_arch_pipeline:MIPS_arch1|mux_2:mux10_A3j"
 65. Port Connectivity Checks: "MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB"
 66. Port Connectivity Checks: "MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1"
 67. Port Connectivity Checks: "MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM"
 68. Port Connectivity Checks: "MIPS_arch_pipeline:MIPS_arch1|mux_2:mux6_regALU"
 69. Port Connectivity Checks: "MIPS_arch_pipeline:MIPS_arch1|mux_2:mux9_A3"
 70. Port Connectivity Checks: "MIPS_arch_pipeline:MIPS_arch1|Shiftl2:shft_Jaddress"
 71. Port Connectivity Checks: "MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file"
 72. Port Connectivity Checks: "MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID"
 73. Port Connectivity Checks: "MIPS_arch_pipeline:MIPS_arch1|mem_arch_ROM:mem_arch_ROM1|memory_rom:mem_rom"
 74. Port Connectivity Checks: "MIPS_arch_pipeline:MIPS_arch1|Add:Add1_4"
 75. Port Connectivity Checks: "MIPS_arch_pipeline:MIPS_arch1"
 76. Port Connectivity Checks: "PLL1:PLL11"
 77. Post-Synthesis Netlist Statistics for Top Partition
 78. Elapsed Time Per Partition
 79. Analysis & Synthesis Messages
 80. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 21 17:21:11 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Top_module                                  ;
; Top-level Entity Name              ; Top_module                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 11,013                                      ;
;     Total combinational functions  ; 5,825                                       ;
;     Dedicated logic registers      ; 5,782                                       ;
; Total registers                    ; 5782                                        ;
; Total pins                         ; 5                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Top_module         ; Top_module         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                        ;
+--------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                                ; Library ;
+--------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; factorial15_idlesw_bymemory_p3_4.mem ; yes             ; User Unspecified File        ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/factorial15_idlesw_bymemory_p3_4.mem ;         ;
; Branch_flush.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Branch_flush.sv                      ;         ;
; mux_S.sv                             ; yes             ; User SystemVerilog HDL File  ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/mux_S.sv                             ;         ;
; hazard_detection_unit.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/hazard_detection_unit.sv             ;         ;
; Forwarding_unit.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Forwarding_unit.sv                   ;         ;
; reg8_rx.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/reg8_rx.sv                           ;         ;
; reg32.sv                             ; yes             ; User SystemVerilog HDL File  ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/reg32.sv                             ;         ;
; signextend.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/signextend.sv                        ;         ;
; Shiftl2.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Shiftl2.sv                           ;         ;
; register_file.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/register_file.sv                     ;         ;
; Top_module.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Top_module.sv                        ;         ;
; pc_reg.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/pc_reg.sv                            ;         ;
; mux_3.sv                             ; yes             ; User SystemVerilog HDL File  ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/mux_3.sv                             ;         ;
; mux_2.sv                             ; yes             ; User SystemVerilog HDL File  ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/mux_2.sv                             ;         ;
; misc_logic.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/misc_logic.sv                        ;         ;
; reg_MEMWB.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/reg_MEMWB.sv                         ;         ;
; reg_EXMEM.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/reg_EXMEM.sv                         ;         ;
; reg_IDEX.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/reg_IDEX.sv                          ;         ;
; mem_ram.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/mem_ram.sv                           ;         ;
; mem_arch_ROM.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/mem_arch_ROM.sv                      ;         ;
; mem_arch_RAM.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/mem_arch_RAM.sv                      ;         ;
; memory_rom.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/memory_rom.sv                        ;         ;
; MIPS_arch_pipeline.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv                ;         ;
; DFT_UART.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/DFT_UART.sv                          ;         ;
; reg_IFID.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/reg_IFID.sv                          ;         ;
; CU_single_cycle.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/CU_single_cycle.sv                   ;         ;
; ALU.sv                               ; yes             ; User SystemVerilog HDL File  ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/ALU.sv                               ;         ;
; Add.sv                               ; yes             ; User SystemVerilog HDL File  ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Add.sv                               ;         ;
; uart_tx.v                            ; yes             ; User Verilog HDL File        ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/uart_tx.v                            ;         ;
; uart_rx.v                            ; yes             ; User Verilog HDL File        ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/uart_rx.v                            ;         ;
; PLL1.v                               ; yes             ; User Wizard-Generated File   ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/PLL1.v                               ;         ;
; altpll.tdf                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                                                           ;         ;
; aglobal181.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                                       ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                      ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                                    ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                                    ;         ;
; db/pll1_altpll.v                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/db/pll1_altpll.v                     ;         ;
; lpm_mult.tdf                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                         ;         ;
; lpm_add_sub.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                      ;         ;
; multcore.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                                                                         ;         ;
; bypassff.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                         ;         ;
; altshift.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                                         ;         ;
; db/mult_7dt.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/db/mult_7dt.tdf                      ;         ;
+--------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 11,013    ;
;                                             ;           ;
; Total combinational functions               ; 5825      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 4912      ;
;     -- 3 input functions                    ; 698       ;
;     -- <=2 input functions                  ; 215       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 5678      ;
;     -- arithmetic mode                      ; 147       ;
;                                             ;           ;
; Total registers                             ; 5782      ;
;     -- Dedicated logic registers            ; 5782      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 5         ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 6         ;
;                                             ;           ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 5705      ;
; Total fan-out                               ; 40492     ;
; Average fan-out                             ; 3.48      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                 ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                       ; Entity Name           ; Library Name ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------+-----------------------+--------------+
; |Top_module                           ; 5825 (0)            ; 5782 (0)                  ; 0           ; 6            ; 0       ; 3         ; 5    ; 0            ; |Top_module                                                                               ; Top_module            ; work         ;
;    |DFT_UART:DFT_UART1|               ; 28 (28)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_module|DFT_UART:DFT_UART1                                                            ; DFT_UART              ; work         ;
;    |MIPS_arch_pipeline:MIPS_arch1|    ; 5752 (0)            ; 5664 (0)                  ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1                                                 ; MIPS_arch_pipeline    ; work         ;
;       |ALU:ALU1|                      ; 442 (414)           ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|ALU:ALU1                                        ; ALU                   ; work         ;
;          |lpm_mult:Mult0|             ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|ALU:ALU1|lpm_mult:Mult0                         ; lpm_mult              ; work         ;
;             |mult_7dt:auto_generated| ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|ALU:ALU1|lpm_mult:Mult0|mult_7dt:auto_generated ; mult_7dt              ; work         ;
;       |Add:Add1_4|                    ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|Add:Add1_4                                      ; Add                   ; work         ;
;       |CU_single_cycle:control_unit|  ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|CU_single_cycle:control_unit                    ; CU_single_cycle       ; work         ;
;       |Forwarding_unit:fwud|          ; 42 (42)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|Forwarding_unit:fwud                            ; Forwarding_unit       ; work         ;
;       |hazard_detection_unit:HZDU1|   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|hazard_detection_unit:HZDU1                     ; hazard_detection_unit ; work         ;
;       |mem_arch_RAM:mem_arch_RAM1|    ; 2939 (37)           ; 4096 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1                      ; mem_arch_RAM          ; work         ;
;          |mem_ram:mem_ram1|           ; 2902 (2902)         ; 4096 (4096)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1     ; mem_ram               ; work         ;
;       |mem_arch_ROM:mem_arch_ROM1|    ; 70 (41)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|mem_arch_ROM:mem_arch_ROM1                      ; mem_arch_ROM          ; work         ;
;          |memory_rom:mem_rom|         ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|mem_arch_ROM:mem_arch_ROM1|memory_rom:mem_rom   ; memory_rom            ; work         ;
;       |misc_logic:mlogic1|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|misc_logic:mlogic1                              ; misc_logic            ; work         ;
;       |mux_2:mux10_A3j|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|mux_2:mux10_A3j                                 ; mux_2                 ; work         ;
;       |mux_2:mux3_bench|              ; 63 (63)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|mux_2:mux3_bench                                ; mux_2                 ; work         ;
;       |mux_2:mux5_RAMOUT|             ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|mux_2:mux5_RAMOUT                               ; mux_2                 ; work         ;
;       |mux_2:mux7_WD|                 ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|mux_2:mux7_WD                                   ; mux_2                 ; work         ;
;       |mux_3:muxA_FWDU|               ; 67 (67)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|mux_3:muxA_FWDU                                 ; mux_3                 ; work         ;
;       |mux_3:muxB_FWDU|               ; 70 (70)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|mux_3:muxB_FWDU                                 ; mux_3                 ; work         ;
;       |pc_reg:pc|                     ; 3 (3)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc                                       ; pc_reg                ; work         ;
;       |reg_EXMEM:pipeline_reg_EXMEM|  ; 465 (465)           ; 198 (198)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM                    ; reg_EXMEM             ; work         ;
;       |reg_IDEX:pipeline_reg_IDEX|    ; 1427 (1427)         ; 137 (137)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX                      ; reg_IDEX              ; work         ;
;       |reg_IFID:pipeline_reg_IFID|    ; 0 (0)               ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID                      ; reg_IFID              ; work         ;
;       |reg_MEMWB:pipeline_reg_MEMWB|  ; 0 (0)               ; 122 (122)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB                    ; reg_MEMWB             ; work         ;
;       |register_file:reg_file|        ; 43 (43)             ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file                          ; register_file         ; work         ;
;    |PLL1:PLL11|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_module|PLL1:PLL11                                                                    ; PLL1                  ; work         ;
;       |altpll:altpll_component|       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_module|PLL1:PLL11|altpll:altpll_component                                            ; altpll                ; work         ;
;          |PLL1_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_module|PLL1:PLL11|altpll:altpll_component|PLL1_altpll:auto_generated                 ; PLL1_altpll           ; work         ;
;    |reg32:reg_32out|                  ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_module|reg32:reg_32out                                                               ; reg32                 ; work         ;
;    |reg8_rx:reg8_rx_1|                ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_module|reg8_rx:reg8_rx_1                                                             ; reg8_rx               ; work         ;
;    |uart_rx:UA_RX|                    ; 25 (25)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_module|uart_rx:UA_RX                                                                 ; uart_rx               ; work         ;
;    |uart_tx:UA_TX|                    ; 20 (20)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_module|uart_tx:UA_TX                                                                 ; uart_tx               ; work         ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |Top_module|PLL1:PLL11 ; PLL1.v          ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_module|uart_rx:UA_RX|r_SM_Main                                                                                            ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+
; Name                     ; r_SM_Main.s_RX_STOP_BIT ; r_SM_Main.s_RX_DATA_BITS ; r_SM_Main.s_RX_START_BIT ; r_SM_Main.000 ; r_SM_Main.s_CLEANUP ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+
; r_SM_Main.000            ; 0                       ; 0                        ; 0                        ; 0             ; 0                   ;
; r_SM_Main.s_RX_START_BIT ; 0                       ; 0                        ; 1                        ; 1             ; 0                   ;
; r_SM_Main.s_RX_DATA_BITS ; 0                       ; 1                        ; 0                        ; 1             ; 0                   ;
; r_SM_Main.s_RX_STOP_BIT  ; 1                       ; 0                        ; 0                        ; 1             ; 0                   ;
; r_SM_Main.s_CLEANUP      ; 0                       ; 0                        ; 0                        ; 1             ; 1                   ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_module|uart_tx:UA_TX|r_SM_Main                                                                                            ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+
; Name                     ; r_SM_Main.s_TX_STOP_BIT ; r_SM_Main.s_TX_DATA_BITS ; r_SM_Main.s_TX_START_BIT ; r_SM_Main.000 ; r_SM_Main.s_CLEANUP ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+
; r_SM_Main.000            ; 0                       ; 0                        ; 0                        ; 0             ; 0                   ;
; r_SM_Main.s_TX_START_BIT ; 0                       ; 0                        ; 1                        ; 1             ; 0                   ;
; r_SM_Main.s_TX_DATA_BITS ; 0                       ; 1                        ; 0                        ; 1             ; 0                   ;
; r_SM_Main.s_TX_STOP_BIT  ; 1                       ; 0                        ; 0                        ; 1             ; 0                   ;
; r_SM_Main.s_CLEANUP      ; 0                       ; 0                        ; 0                        ; 1             ; 1                   ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_module|DFT_UART:DFT_UART1|state                                                                                                                       ;
+-----------------+---------------+---------------+---------------+---------------+-----------------+--------------+--------------+--------------+--------------+------------+
; Name            ; state.IDLE_C0 ; state.IDLE_C1 ; state.IDLE_C2 ; state.IDLE_C3 ; state.FINISH_ST ; state.COUNT0 ; state.COUNT1 ; state.COUNT2 ; state.COUNT3 ; state.IDLE ;
+-----------------+---------------+---------------+---------------+---------------+-----------------+--------------+--------------+--------------+--------------+------------+
; state.IDLE      ; 0             ; 0             ; 0             ; 0             ; 0               ; 0            ; 0            ; 0            ; 0            ; 0          ;
; state.COUNT3    ; 0             ; 0             ; 0             ; 0             ; 0               ; 0            ; 0            ; 0            ; 1            ; 1          ;
; state.COUNT2    ; 0             ; 0             ; 0             ; 0             ; 0               ; 0            ; 0            ; 1            ; 0            ; 1          ;
; state.COUNT1    ; 0             ; 0             ; 0             ; 0             ; 0               ; 0            ; 1            ; 0            ; 0            ; 1          ;
; state.COUNT0    ; 0             ; 0             ; 0             ; 0             ; 0               ; 1            ; 0            ; 0            ; 0            ; 1          ;
; state.FINISH_ST ; 0             ; 0             ; 0             ; 0             ; 1               ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.IDLE_C3   ; 0             ; 0             ; 0             ; 1             ; 0               ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.IDLE_C2   ; 0             ; 0             ; 1             ; 0             ; 0               ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.IDLE_C1   ; 0             ; 1             ; 0             ; 0             ; 0               ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.IDLE_C0   ; 1             ; 0             ; 0             ; 0             ; 0               ; 0            ; 0            ; 0            ; 0            ; 1          ;
+-----------------+---------------+---------------+---------------+---------------+-----------------+--------------+--------------+--------------+--------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+
; Register name                                                                                             ; Reason for Removal                                                                                    ;
+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+
; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[0,1]                   ; Stuck at GND due to stuck port data_in                                                                ;
; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[0,1]                ; Stuck at GND due to stuck port data_in                                                                ;
; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[7..9,11..13,15..17]    ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[10]    ;
; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX[5..11,13..15]                ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[10]    ;
; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|SignImm_IDEX[5..11,13..31]                       ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[10]    ;
; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX[20]                          ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[22]    ;
; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX[19]                          ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[21]    ;
; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX[18]                          ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[20]    ;
; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX[17]                          ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[19]    ;
; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[7..9,11..13,15..17] ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[10] ;
; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[5,11,13..15]              ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[10] ;
; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[12]                       ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[14] ;
; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[5,13..15]                 ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[11]       ;
; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[3]                        ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[5]  ;
; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[2]                        ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[4]  ;
; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[1]                        ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[3]  ;
; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[0]                        ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[2]  ;
; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[20]                       ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[22] ;
; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[18]                       ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[20] ;
; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[17]                       ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[19] ;
; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX[24]                          ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[26]    ;
; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX[23]                          ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[25]    ;
; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX[22]                          ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[24]    ;
; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX[3]                           ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[5]     ;
; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|SignImm_IDEX[3]                                  ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[5]     ;
; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX[1]                           ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[3]     ;
; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|SignImm_IDEX[1]                                  ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[3]     ;
; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX[0]                           ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[2]     ;
; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|SignImm_IDEX[0]                                  ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[2]     ;
; MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|PC_instruction_IFID[5..9,11,13..15]              ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|PC_instruction_IFID[10]          ;
; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[0]                           ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult2_j_EXMEM[0]          ;
; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[1]                           ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult2_j_EXMEM[1]          ;
; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX[16]                          ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[18]    ;
; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX[25]                          ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[27]    ;
; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX[21]                          ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[23]    ;
; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX[12]                          ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[14]    ;
; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|SignImm_IDEX[12]                                 ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[14]    ;
; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX[4]                           ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[6]     ;
; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|SignImm_IDEX[4]                                  ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[6]     ;
; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX[2]                           ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[4]     ;
; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|SignImm_IDEX[2]                                  ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[4]     ;
; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[16]                       ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[18] ;
; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[4]                        ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[6]  ;
; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[19]                       ; Merged with MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[21] ;
; uart_tx:UA_TX|r_Clock_Count[0..7]                                                                         ; Stuck at GND due to stuck port data_in                                                                ;
; uart_rx:UA_RX|r_SM_Main~2                                                                                 ; Lost fanout                                                                                           ;
; uart_rx:UA_RX|r_SM_Main~3                                                                                 ; Lost fanout                                                                                           ;
; uart_tx:UA_TX|r_SM_Main~2                                                                                 ; Lost fanout                                                                                           ;
; uart_tx:UA_TX|r_SM_Main~3                                                                                 ; Lost fanout                                                                                           ;
; DFT_UART:DFT_UART1|state~4                                                                                ; Lost fanout                                                                                           ;
; DFT_UART:DFT_UART1|state~5                                                                                ; Lost fanout                                                                                           ;
; DFT_UART:DFT_UART1|state~6                                                                                ; Lost fanout                                                                                           ;
; DFT_UART:DFT_UART1|state~7                                                                                ; Lost fanout                                                                                           ;
; DFT_UART:DFT_UART1|state~8                                                                                ; Lost fanout                                                                                           ;
; DFT_UART:DFT_UART1|state.FINISH_ST                                                                        ; Stuck at GND due to stuck port data_in                                                                ;
; uart_rx:UA_RX|r_SM_Main.s_RX_START_BIT                                                                    ; Stuck at GND due to stuck port data_in                                                                ;
; uart_rx:UA_RX|r_Clock_Count[0..7]                                                                         ; Stuck at GND due to stuck port data_in                                                                ;
; Total Number of Removed Registers = 138                                                                   ;                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                  ;
+---------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------+
; Register name                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                   ;
+---------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------+
; uart_rx:UA_RX|r_SM_Main.s_RX_START_BIT                                                ; Stuck at GND              ; uart_rx:UA_RX|r_Clock_Count[3], uart_rx:UA_RX|r_Clock_Count[4],                          ;
;                                                                                       ; due to stuck port data_in ; uart_rx:UA_RX|r_Clock_Count[5], uart_rx:UA_RX|r_Clock_Count[6],                          ;
;                                                                                       ;                           ; uart_rx:UA_RX|r_Clock_Count[7]                                                           ;
; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[0] ; Stuck at GND              ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[0] ;
;                                                                                       ; due to stuck port data_in ;                                                                                          ;
; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[1] ; Stuck at GND              ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[1] ;
;                                                                                       ; due to stuck port data_in ;                                                                                          ;
+---------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5782  ;
; Number of registers using Synchronous Clear  ; 113   ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 1306  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5223  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------+
; Inverted Register Statistics                                                    ;
+-----------------------------------------------------------------------+---------+
; Inverted Register                                                     ; Fan out ;
+-----------------------------------------------------------------------+---------+
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][28] ; 2       ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][16] ; 2       ;
; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][9]  ; 2       ;
; uart_rx:UA_RX|r_Rx_Data                                               ; 10      ;
; MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[22]                 ; 2       ;
; uart_rx:UA_RX|r_Rx_Data_R                                             ; 1       ;
; Total number of inverted registers = 6                                ;         ;
+-----------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|MemtoReg_IDEX             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|mux_regWriteA3_EXMEM[0] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[1]                               ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; Yes        ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc|Read_Data[16]                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Top_module|uart_tx:UA_TX|r_Tx_Data[4]                                                         ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUB_IDEX[9]         ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUA_IDEX[31]        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |Top_module|uart_rx:UA_RX|r_Clock_Count[7]                                                     ;
; 19:1               ; 7 bits    ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; Yes        ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[22]     ;
; 19:1               ; 8 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; Yes        ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[15]     ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[26]     ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[7]      ;
; 21:1               ; 2 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[29]     ;
; 21:1               ; 2 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2]      ;
; 22:1               ; 2 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[31]     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|mux_3:muxA_FWDU|Mux6                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|Forwarding_unit:fwud|setA[1]                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|mux_3:muxB_FWDU|Mux23                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Top_module|MIPS_arch_pipeline:MIPS_arch1|Forwarding_unit:fwud|setB[1]                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Top_module ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                    ;
; REG_WIDTH      ; 5     ; Signed Integer                                    ;
; BIT_SEL        ; 3     ; Signed Integer                                    ;
; BIT_CTRL       ; 5     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL1:PLL11|altpll:altpll_component ;
+-------------------------------+------------------------+------------------------+
; Parameter Name                ; Value                  ; Type                   ;
+-------------------------------+------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                ;
; PLL_TYPE                      ; AUTO                   ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL1 ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                ;
; LOCK_HIGH                     ; 1                      ; Untyped                ;
; LOCK_LOW                      ; 1                      ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                ;
; SKIP_VCO                      ; OFF                    ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                ;
; BANDWIDTH                     ; 0                      ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                ;
; DOWN_SPREAD                   ; 0                      ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 3                      ; Signed Integer         ;
; CLK1_MULTIPLY_BY              ; 36                     ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 1                      ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK2_DIVIDE_BY                ; 125000                 ; Signed Integer         ;
; CLK1_DIVIDE_BY                ; 15625                  ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 10                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                     ; Signed Integer         ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                ;
; DPA_DIVIDER                   ; 0                      ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                ;
; VCO_MIN                       ; 0                      ; Untyped                ;
; VCO_MAX                       ; 0                      ; Untyped                ;
; VCO_CENTER                    ; 0                      ; Untyped                ;
; PFD_MIN                       ; 0                      ; Untyped                ;
; PFD_MAX                       ; 0                      ; Untyped                ;
; M_INITIAL                     ; 0                      ; Untyped                ;
; M                             ; 0                      ; Untyped                ;
; N                             ; 1                      ; Untyped                ;
; M2                            ; 1                      ; Untyped                ;
; N2                            ; 1                      ; Untyped                ;
; SS                            ; 1                      ; Untyped                ;
; C0_HIGH                       ; 0                      ; Untyped                ;
; C1_HIGH                       ; 0                      ; Untyped                ;
; C2_HIGH                       ; 0                      ; Untyped                ;
; C3_HIGH                       ; 0                      ; Untyped                ;
; C4_HIGH                       ; 0                      ; Untyped                ;
; C5_HIGH                       ; 0                      ; Untyped                ;
; C6_HIGH                       ; 0                      ; Untyped                ;
; C7_HIGH                       ; 0                      ; Untyped                ;
; C8_HIGH                       ; 0                      ; Untyped                ;
; C9_HIGH                       ; 0                      ; Untyped                ;
; C0_LOW                        ; 0                      ; Untyped                ;
; C1_LOW                        ; 0                      ; Untyped                ;
; C2_LOW                        ; 0                      ; Untyped                ;
; C3_LOW                        ; 0                      ; Untyped                ;
; C4_LOW                        ; 0                      ; Untyped                ;
; C5_LOW                        ; 0                      ; Untyped                ;
; C6_LOW                        ; 0                      ; Untyped                ;
; C7_LOW                        ; 0                      ; Untyped                ;
; C8_LOW                        ; 0                      ; Untyped                ;
; C9_LOW                        ; 0                      ; Untyped                ;
; C0_INITIAL                    ; 0                      ; Untyped                ;
; C1_INITIAL                    ; 0                      ; Untyped                ;
; C2_INITIAL                    ; 0                      ; Untyped                ;
; C3_INITIAL                    ; 0                      ; Untyped                ;
; C4_INITIAL                    ; 0                      ; Untyped                ;
; C5_INITIAL                    ; 0                      ; Untyped                ;
; C6_INITIAL                    ; 0                      ; Untyped                ;
; C7_INITIAL                    ; 0                      ; Untyped                ;
; C8_INITIAL                    ; 0                      ; Untyped                ;
; C9_INITIAL                    ; 0                      ; Untyped                ;
; C0_MODE                       ; BYPASS                 ; Untyped                ;
; C1_MODE                       ; BYPASS                 ; Untyped                ;
; C2_MODE                       ; BYPASS                 ; Untyped                ;
; C3_MODE                       ; BYPASS                 ; Untyped                ;
; C4_MODE                       ; BYPASS                 ; Untyped                ;
; C5_MODE                       ; BYPASS                 ; Untyped                ;
; C6_MODE                       ; BYPASS                 ; Untyped                ;
; C7_MODE                       ; BYPASS                 ; Untyped                ;
; C8_MODE                       ; BYPASS                 ; Untyped                ;
; C9_MODE                       ; BYPASS                 ; Untyped                ;
; C0_PH                         ; 0                      ; Untyped                ;
; C1_PH                         ; 0                      ; Untyped                ;
; C2_PH                         ; 0                      ; Untyped                ;
; C3_PH                         ; 0                      ; Untyped                ;
; C4_PH                         ; 0                      ; Untyped                ;
; C5_PH                         ; 0                      ; Untyped                ;
; C6_PH                         ; 0                      ; Untyped                ;
; C7_PH                         ; 0                      ; Untyped                ;
; C8_PH                         ; 0                      ; Untyped                ;
; C9_PH                         ; 0                      ; Untyped                ;
; L0_HIGH                       ; 1                      ; Untyped                ;
; L1_HIGH                       ; 1                      ; Untyped                ;
; G0_HIGH                       ; 1                      ; Untyped                ;
; G1_HIGH                       ; 1                      ; Untyped                ;
; G2_HIGH                       ; 1                      ; Untyped                ;
; G3_HIGH                       ; 1                      ; Untyped                ;
; E0_HIGH                       ; 1                      ; Untyped                ;
; E1_HIGH                       ; 1                      ; Untyped                ;
; E2_HIGH                       ; 1                      ; Untyped                ;
; E3_HIGH                       ; 1                      ; Untyped                ;
; L0_LOW                        ; 1                      ; Untyped                ;
; L1_LOW                        ; 1                      ; Untyped                ;
; G0_LOW                        ; 1                      ; Untyped                ;
; G1_LOW                        ; 1                      ; Untyped                ;
; G2_LOW                        ; 1                      ; Untyped                ;
; G3_LOW                        ; 1                      ; Untyped                ;
; E0_LOW                        ; 1                      ; Untyped                ;
; E1_LOW                        ; 1                      ; Untyped                ;
; E2_LOW                        ; 1                      ; Untyped                ;
; E3_LOW                        ; 1                      ; Untyped                ;
; L0_INITIAL                    ; 1                      ; Untyped                ;
; L1_INITIAL                    ; 1                      ; Untyped                ;
; G0_INITIAL                    ; 1                      ; Untyped                ;
; G1_INITIAL                    ; 1                      ; Untyped                ;
; G2_INITIAL                    ; 1                      ; Untyped                ;
; G3_INITIAL                    ; 1                      ; Untyped                ;
; E0_INITIAL                    ; 1                      ; Untyped                ;
; E1_INITIAL                    ; 1                      ; Untyped                ;
; E2_INITIAL                    ; 1                      ; Untyped                ;
; E3_INITIAL                    ; 1                      ; Untyped                ;
; L0_MODE                       ; BYPASS                 ; Untyped                ;
; L1_MODE                       ; BYPASS                 ; Untyped                ;
; G0_MODE                       ; BYPASS                 ; Untyped                ;
; G1_MODE                       ; BYPASS                 ; Untyped                ;
; G2_MODE                       ; BYPASS                 ; Untyped                ;
; G3_MODE                       ; BYPASS                 ; Untyped                ;
; E0_MODE                       ; BYPASS                 ; Untyped                ;
; E1_MODE                       ; BYPASS                 ; Untyped                ;
; E2_MODE                       ; BYPASS                 ; Untyped                ;
; E3_MODE                       ; BYPASS                 ; Untyped                ;
; L0_PH                         ; 0                      ; Untyped                ;
; L1_PH                         ; 0                      ; Untyped                ;
; G0_PH                         ; 0                      ; Untyped                ;
; G1_PH                         ; 0                      ; Untyped                ;
; G2_PH                         ; 0                      ; Untyped                ;
; G3_PH                         ; 0                      ; Untyped                ;
; E0_PH                         ; 0                      ; Untyped                ;
; E1_PH                         ; 0                      ; Untyped                ;
; E2_PH                         ; 0                      ; Untyped                ;
; E3_PH                         ; 0                      ; Untyped                ;
; M_PH                          ; 0                      ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                ;
; CLK0_COUNTER                  ; G0                     ; Untyped                ;
; CLK1_COUNTER                  ; G0                     ; Untyped                ;
; CLK2_COUNTER                  ; G0                     ; Untyped                ;
; CLK3_COUNTER                  ; G0                     ; Untyped                ;
; CLK4_COUNTER                  ; G0                     ; Untyped                ;
; CLK5_COUNTER                  ; G0                     ; Untyped                ;
; CLK6_COUNTER                  ; E0                     ; Untyped                ;
; CLK7_COUNTER                  ; E1                     ; Untyped                ;
; CLK8_COUNTER                  ; E2                     ; Untyped                ;
; CLK9_COUNTER                  ; E3                     ; Untyped                ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                ;
; M_TIME_DELAY                  ; 0                      ; Untyped                ;
; N_TIME_DELAY                  ; 0                      ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                ;
; VCO_POST_SCALE                ; 0                      ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                ;
; PORT_CLK2                     ; PORT_USED              ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                ;
; CBXI_PARAMETER                ; PLL1_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE         ;
+-------------------------------+------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                    ;
; REG_WIDTH      ; 5     ; Signed Integer                                    ;
; BIT_SEL        ; 3     ; Signed Integer                                    ;
; BIT_CTRL       ; 5     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|Add:Add1_4 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                               ;
; BIT_SEL        ; 3     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|mux_2:mux3_bench ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|mem_arch_ROM:mem_arch_ROM1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|mem_arch_ROM:mem_arch_ROM1|memory_rom:mem_rom ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                           ;
; REG_WIDTH      ; 5     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|signextend:sign_ext ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                        ;
; HALF_BIT_WIDTH ; 16    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|Shiftl2:shft_Jaddress ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|Shiftl2:shftl2 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|mux_S:mux_S_HZDU ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                     ;
; BIT_SEL        ; 3     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|hazard_detection_unit:HZDU1 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                               ;
; BIT_SEL        ; 3     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|mux_2:mux9_A3 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|Add:Add2_j ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                               ;
; BIT_SEL        ; 3     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|mux_2:mux4_jal ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|mux_2:mux8_jregister ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|mux_2:mux2_regALU ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|mux_2:mux6_regALU ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|mux_2:mux7_WD ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                                 ;
; BIT_SEL        ; 3     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|Forwarding_unit:fwud ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|mux_3:muxA_FWDU ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                    ;
; BIT_SEL        ; 2     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|mux_3:muxB_FWDU ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                    ;
; BIT_SEL        ; 2     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|ALU:ALU1 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                             ;
; BIT_SEL        ; 3     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                                 ;
; BIT_SEL        ; 3     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|mux_2:mux5_RAMOUT ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|mux_2:mux10_A3j ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|misc_logic:mlogic1 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                       ;
; BIT_SEL        ; 2     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|Branch_flush:bflush ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                        ;
; BIT_SEL        ; 2     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_arch_pipeline:MIPS_arch1|CU_single_cycle:control_unit ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                                 ;
; BIT_SEL        ; 3     ; Signed Integer                                                                 ;
; BIT_CTRL       ; 6     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg32:reg_32out ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DFT_UART:DFT_UART1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                         ;
; REG_WIDTH      ; 5     ; Signed Integer                         ;
; BIT_SEL        ; 3     ; Signed Integer                         ;
; BIT_CTRL       ; 5     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:UA_TX ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; CLKS_PER_BIT   ; 1     ; Signed Integer                    ;
; s_IDLE         ; 000   ; Unsigned Binary                   ;
; s_TX_START_BIT ; 001   ; Unsigned Binary                   ;
; s_TX_DATA_BITS ; 010   ; Unsigned Binary                   ;
; s_TX_STOP_BIT  ; 011   ; Unsigned Binary                   ;
; s_CLEANUP      ; 100   ; Unsigned Binary                   ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg8_rx:reg8_rx_1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:UA_RX ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; CLKS_PER_BIT   ; 1     ; Signed Integer                    ;
; s_IDLE         ; 000   ; Unsigned Binary                   ;
; s_RX_START_BIT ; 001   ; Unsigned Binary                   ;
; s_RX_DATA_BITS ; 010   ; Unsigned Binary                   ;
; s_RX_STOP_BIT  ; 011   ; Unsigned Binary                   ;
; s_CLEANUP      ; 100   ; Unsigned Binary                   ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MIPS_arch_pipeline:MIPS_arch1|ALU:ALU1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                ;
; LPM_WIDTHB                                     ; 32           ; Untyped                                ;
; LPM_WIDTHP                                     ; 64           ; Untyped                                ;
; LPM_WIDTHR                                     ; 64           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; PLL1:PLL11|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+-----------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                ;
+---------------------------------------+-------------------------------------------------------+
; Name                                  ; Value                                                 ;
+---------------------------------------+-------------------------------------------------------+
; Number of entity instances            ; 1                                                     ;
; Entity Instance                       ; MIPS_arch_pipeline:MIPS_arch1|ALU:ALU1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                    ;
;     -- LPM_WIDTHB                     ; 32                                                    ;
;     -- LPM_WIDTHP                     ; 64                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                    ;
;     -- USE_EAB                        ; OFF                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                    ;
+---------------------------------------+-------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "reg8_rx:reg8_rx_1" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; rst  ; Input ; Info     ; Stuck at VCC        ;
+------+-------+----------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_arch_pipeline:MIPS_arch1|misc_logic:mlogic1"                                                                                                                                     ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; alu_zero ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_arch_pipeline:MIPS_arch1|mux_2:mux10_A3j" ;
+----------------+-------+----------+---------------------------------------+
; Port           ; Type  ; Severity ; Details                               ;
+----------------+-------+----------+---------------------------------------+
; Mux_in1[4..0]  ; Input ; Info     ; Stuck at VCC                          ;
; Mux_in1[31..5] ; Input ; Info     ; Stuck at GND                          ;
+----------------+-------+----------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB"                                    ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; RegDst_MEMWB[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1"                                                                                                                      ;
+--------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Address_in[31..30] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ADDR_UART          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (7 bits) it drives.  The 25 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ADDR_UART[6..2]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ADDR_UART[1]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM"                                                                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Zero_EXMEM[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; Zero_in           ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "Zero_in[31..1]" will be connected to GND.           ;
; mux_regWriteA3_in ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "mux_regWriteA3_in[31..5]" will be connected to GND. ;
; PCEn_EXMEM        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_arch_pipeline:MIPS_arch1|mux_2:mux6_regALU"                                                                                                    ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Mux_in1 ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "Mux_in1[31..5]" will be connected to GND. ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_arch_pipeline:MIPS_arch1|mux_2:mux9_A3"                                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                      ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Mux_out        ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "Mux_out[31..5]" have no fanouts ;
; Mux_in0[31..5] ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; Mux_in1[31..5] ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_arch_pipeline:MIPS_arch1|Shiftl2:shft_Jaddress"                                              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Shifl2_out[31..28] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; SignImm[31..26]    ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file"                                                                                                                                  ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Write_reg ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID" ;
+----------------+-------+----------+--------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                          ;
+----------------+-------+----------+--------------------------------------------------+
; PCEn_out_FLUSH ; Input ; Info     ; Stuck at GND                                     ;
+----------------+-------+----------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_arch_pipeline:MIPS_arch1|mem_arch_ROM:mem_arch_ROM1|memory_rom:mem_rom" ;
+--------------------+-------+----------+-----------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                         ;
+--------------------+-------+----------+-----------------------------------------------------------------+
; Address_in[31..30] ; Input ; Info     ; Stuck at GND                                                    ;
+--------------------+-------+----------+-----------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_arch_pipeline:MIPS_arch1|Add:Add1_4" ;
+-------------+-------+----------+-------------------------------------+
; Port        ; Type  ; Severity ; Details                             ;
+-------------+-------+----------+-------------------------------------+
; SrcB[31..3] ; Input ; Info     ; Stuck at GND                        ;
; SrcB[1..0]  ; Input ; Info     ; Stuck at GND                        ;
; SrcB[2]     ; Input ; Info     ; Stuck at VCC                        ;
+-------------+-------+----------+-------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "MIPS_arch_pipeline:MIPS_arch1" ;
+------------------+-------+----------+---------------------+
; Port             ; Type  ; Severity ; Details             ;
+------------------+-------+----------+---------------------+
; UART_DATA[31..8] ; Input ; Info     ; Stuck at GND        ;
+------------------+-------+----------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL1:PLL11"                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 5                           ;
; cycloneiii_ff         ; 5782                        ;
;     CLR               ; 195                         ;
;     ENA               ; 4112                        ;
;     ENA CLR           ; 1111                        ;
;     SCLR              ; 109                         ;
;     SCLR SLD          ; 4                           ;
;     plain             ; 251                         ;
; cycloneiii_lcell_comb ; 5825                        ;
;     arith             ; 147                         ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 117                         ;
;     normal            ; 5678                        ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 180                         ;
;         3 data inputs ; 581                         ;
;         4 data inputs ; 4912                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 18.00                       ;
; Average LUT depth     ; 6.02                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:17     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue May 21 17:20:38 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Top_module -c Top_module
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file branch_flush.sv
    Info (12023): Found entity 1: Branch_flush File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Branch_flush.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file mux_s.sv
    Info (12023): Found entity 1: mux_S File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/mux_S.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file hazard_detection_unit.sv
    Info (12023): Found entity 1: hazard_detection_unit File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/hazard_detection_unit.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file forwarding_unit.sv
    Info (12023): Found entity 1: Forwarding_unit File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Forwarding_unit.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file reg8_rx.sv
    Info (12023): Found entity 1: reg8_rx File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/reg8_rx.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file reg32.sv
    Info (12023): Found entity 1: reg32 File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/reg32.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file uart.sv
    Info (12023): Found entity 1: UART File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/UART.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file signextend.sv
    Info (12023): Found entity 1: signextend File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/signextend.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file shiftl2.sv
    Info (12023): Found entity 1: Shiftl2 File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Shiftl2.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file register_file.sv
    Info (12023): Found entity 1: register_file File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/register_file.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file top_module.sv
    Info (12023): Found entity 1: Top_module File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Top_module.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file pc_reg.sv
    Info (12023): Found entity 1: pc_reg File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/pc_reg.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file mux_3.sv
    Info (12023): Found entity 1: mux_3 File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/mux_3.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file mux_2.sv
    Info (12023): Found entity 1: mux_2 File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/mux_2.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file misc_logic.sv
    Info (12023): Found entity 1: misc_logic File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/misc_logic.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file reg_memwb.sv
    Info (12023): Found entity 1: reg_MEMWB File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/reg_MEMWB.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file reg_exmem.sv
    Info (12023): Found entity 1: reg_EXMEM File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/reg_EXMEM.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file reg_idex.sv
    Info (12023): Found entity 1: reg_IDEX File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/reg_IDEX.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file mem_ram.sv
    Info (12023): Found entity 1: mem_ram File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/mem_ram.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file mem_arch_rom.sv
    Info (12023): Found entity 1: mem_arch_ROM File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/mem_arch_ROM.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file mem_arch_ram.sv
    Info (12023): Found entity 1: mem_arch_RAM File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/mem_arch_RAM.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file memory_rom.sv
    Info (12023): Found entity 1: memory_rom File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/memory_rom.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file mips_arch_pipeline.sv
    Info (12023): Found entity 1: MIPS_arch_pipeline File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file dft_uart.sv
    Info (12023): Found entity 1: DFT_UART File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/DFT_UART.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file reg_ifid.sv
    Info (12023): Found entity 1: reg_IFID File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/reg_IFID.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file cu_single_cycle.sv
    Info (12023): Found entity 1: CU_single_cycle File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/CU_single_cycle.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/ALU.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file add.sv
    Info (12023): Found entity 1: Add File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Add.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: uart_tx File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/uart_tx.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx.v
    Info (12023): Found entity 1: uart_rx File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/uart_rx.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file pll1.v
    Info (12023): Found entity 1: PLL1 File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/PLL1.v Line: 39
Info (12127): Elaborating entity "Top_module" for the top level hierarchy
Info (12128): Elaborating entity "PLL1" for hierarchy "PLL1:PLL11" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Top_module.sv Line: 43
Info (12128): Elaborating entity "altpll" for hierarchy "PLL1:PLL11|altpll:altpll_component" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/PLL1.v Line: 98
Info (12130): Elaborated megafunction instantiation "PLL1:PLL11|altpll:altpll_component" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/PLL1.v Line: 98
Info (12133): Instantiated megafunction "PLL1:PLL11|altpll:altpll_component" with the following parameter: File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/PLL1.v Line: 98
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "15625"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "36"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "125000"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "3"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll1_altpll.v
    Info (12023): Found entity 1: PLL1_altpll File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/db/pll1_altpll.v Line: 29
Info (12128): Elaborating entity "PLL1_altpll" for hierarchy "PLL1:PLL11|altpll:altpll_component|PLL1_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "MIPS_arch_pipeline" for hierarchy "MIPS_arch_pipeline:MIPS_arch1" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Top_module.sv Line: 52
Info (12128): Elaborating entity "pc_reg" for hierarchy "MIPS_arch_pipeline:MIPS_arch1|pc_reg:pc" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv Line: 71
Info (12128): Elaborating entity "Add" for hierarchy "MIPS_arch_pipeline:MIPS_arch1|Add:Add1_4" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv Line: 78
Info (12128): Elaborating entity "mux_2" for hierarchy "MIPS_arch_pipeline:MIPS_arch1|mux_2:mux3_bench" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv Line: 86
Info (12128): Elaborating entity "mem_arch_ROM" for hierarchy "MIPS_arch_pipeline:MIPS_arch1|mem_arch_ROM:mem_arch_ROM1" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv Line: 92
Info (12128): Elaborating entity "memory_rom" for hierarchy "MIPS_arch_pipeline:MIPS_arch1|mem_arch_ROM:mem_arch_ROM1|memory_rom:mem_rom" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/mem_arch_ROM.sv Line: 26
Warning (10850): Verilog HDL warning at memory_rom.sv(24): number of words (26) in memory file does not match the number of elements in the address range [0:127] File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/memory_rom.sv Line: 24
Warning (10030): Net "reg_mem[26..127]" at memory_rom.sv(19) has no driver or initial value, using a default initial value '0' File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/memory_rom.sv Line: 19
Info (12128): Elaborating entity "reg_IFID" for hierarchy "MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv Line: 105
Info (12128): Elaborating entity "register_file" for hierarchy "MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv Line: 119
Info (12128): Elaborating entity "signextend" for hierarchy "MIPS_arch_pipeline:MIPS_arch1|signextend:sign_ext" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv Line: 125
Info (12128): Elaborating entity "Shiftl2" for hierarchy "MIPS_arch_pipeline:MIPS_arch1|Shiftl2:shft_Jaddress" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv Line: 131
Info (12128): Elaborating entity "mux_S" for hierarchy "MIPS_arch_pipeline:MIPS_arch1|mux_S:mux_S_HZDU" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv Line: 166
Info (12128): Elaborating entity "hazard_detection_unit" for hierarchy "MIPS_arch_pipeline:MIPS_arch1|hazard_detection_unit:HZDU1" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv Line: 177
Info (12128): Elaborating entity "reg_IDEX" for hierarchy "MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv Line: 222
Info (12128): Elaborating entity "reg_EXMEM" for hierarchy "MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv Line: 319
Info (12128): Elaborating entity "Forwarding_unit" for hierarchy "MIPS_arch_pipeline:MIPS_arch1|Forwarding_unit:fwud" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv Line: 330
Info (12128): Elaborating entity "mux_3" for hierarchy "MIPS_arch_pipeline:MIPS_arch1|mux_3:muxA_FWDU" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv Line: 339
Info (12128): Elaborating entity "ALU" for hierarchy "MIPS_arch_pipeline:MIPS_arch1|ALU:ALU1" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv Line: 355
Info (12128): Elaborating entity "mem_arch_RAM" for hierarchy "MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv Line: 367
Info (12128): Elaborating entity "mem_ram" for hierarchy "MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/mem_arch_RAM.sv Line: 35
Info (12128): Elaborating entity "reg_MEMWB" for hierarchy "MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv Line: 391
Info (12128): Elaborating entity "misc_logic" for hierarchy "MIPS_arch_pipeline:MIPS_arch1|misc_logic:mlogic1" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv Line: 416
Info (12128): Elaborating entity "Branch_flush" for hierarchy "MIPS_arch_pipeline:MIPS_arch1|Branch_flush:bflush" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv Line: 422
Info (12128): Elaborating entity "CU_single_cycle" for hierarchy "MIPS_arch_pipeline:MIPS_arch1|CU_single_cycle:control_unit" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv Line: 442
Info (12128): Elaborating entity "reg32" for hierarchy "reg32:reg_32out" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Top_module.sv Line: 60
Info (12128): Elaborating entity "DFT_UART" for hierarchy "DFT_UART:DFT_UART1" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Top_module.sv Line: 70
Warning (10036): Verilog HDL or VHDL warning at DFT_UART.sv(39): object "Clock_Count" assigned a value but never read File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/DFT_UART.sv Line: 39
Warning (10230): Verilog HDL assignment warning at DFT_UART.sv(39): truncated value with size 32 to match size of target (17) File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/DFT_UART.sv Line: 39
Info (10264): Verilog HDL Case Statement information at DFT_UART.sv(61): all case item expressions in this case statement are onehot File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/DFT_UART.sv Line: 61
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:UA_TX" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Top_module.sv Line: 80
Warning (10230): Verilog HDL assignment warning at uart_tx.v(69): truncated value with size 32 to match size of target (8) File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/uart_tx.v Line: 69
Warning (10230): Verilog HDL assignment warning at uart_tx.v(87): truncated value with size 32 to match size of target (8) File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/uart_tx.v Line: 87
Warning (10230): Verilog HDL assignment warning at uart_tx.v(97): truncated value with size 32 to match size of target (3) File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/uart_tx.v Line: 97
Warning (10230): Verilog HDL assignment warning at uart_tx.v(117): truncated value with size 32 to match size of target (8) File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/uart_tx.v Line: 117
Info (12128): Elaborating entity "reg8_rx" for hierarchy "reg8_rx:reg8_rx_1" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Top_module.sv Line: 89
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:UA_RX" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Top_module.sv Line: 96
Warning (10230): Verilog HDL assignment warning at uart_rx.v(82): truncated value with size 32 to match size of target (8) File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/uart_rx.v Line: 82
Warning (10230): Verilog HDL assignment warning at uart_rx.v(93): truncated value with size 32 to match size of target (8) File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/uart_rx.v Line: 93
Warning (10230): Verilog HDL assignment warning at uart_rx.v(104): truncated value with size 32 to match size of target (3) File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/uart_rx.v Line: 104
Warning (10230): Verilog HDL assignment warning at uart_rx.v(122): truncated value with size 32 to match size of target (8) File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/uart_rx.v Line: 122
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register" is uninferred due to asynchronous read logic File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/mem_ram.sv Line: 22
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MIPS_arch_pipeline:MIPS_arch1|ALU:ALU1|Mult0" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/ALU.sv Line: 41
Info (12130): Elaborated megafunction instantiation "MIPS_arch_pipeline:MIPS_arch1|ALU:ALU1|lpm_mult:Mult0" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/ALU.sv Line: 41
Info (12133): Instantiated megafunction "MIPS_arch_pipeline:MIPS_arch1|ALU:ALU1|lpm_mult:Mult0" with the following parameter: File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/ALU.sv Line: 41
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/db/mult_7dt.tdf Line: 30
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "MIPS_arch_pipeline:MIPS_arch1|ALU:ALU1|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/db/mult_7dt.tdf Line: 66
        Warning (14320): Synthesized away node "MIPS_arch_pipeline:MIPS_arch1|ALU:ALU1|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/db/mult_7dt.tdf Line: 90
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/register_file.sv Line: 39
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/output_files/Top_module.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "PLL1:PLL11|altpll:altpll_component|PLL1_altpll:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/db/pll1_altpll.v Line: 43
Info (21057): Implemented 11089 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 11077 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 696 megabytes
    Info: Processing ended: Tue May 21 17:21:11 2019
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:49


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/output_files/Top_module.map.smsg.


