Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto aee18d4de3d94b6092e002e78e4b77a6 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testCounter_behav xil_defaultlib.testCounter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.dlatch
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.JKFF
Compiling module xil_defaultlib.counter_default
Compiling module xil_defaultlib.testCounter
Compiling module xil_defaultlib.glbl
Built simulation snapshot testCounter_behav
