<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p332" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_332{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_332{left:110px;bottom:68px;letter-spacing:0.09px;}
#t3_332{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_332{left:95px;bottom:1088px;}
#t5_332{left:121px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#t6_332{left:121px;bottom:1071px;letter-spacing:-0.2px;}
#t7_332{left:95px;bottom:1046px;}
#t8_332{left:121px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.67px;}
#t9_332{left:121px;bottom:1030px;letter-spacing:-0.2px;}
#ta_332{left:69px;bottom:1003px;}
#tb_332{left:95px;bottom:1007px;letter-spacing:-0.15px;word-spacing:-0.8px;}
#tc_332{left:95px;bottom:990px;letter-spacing:-0.13px;word-spacing:-1.23px;}
#td_332{left:95px;bottom:973px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#te_332{left:69px;bottom:947px;}
#tf_332{left:95px;bottom:950px;letter-spacing:-0.15px;word-spacing:-1px;}
#tg_332{left:95px;bottom:933px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_332{left:95px;bottom:917px;letter-spacing:-0.13px;}
#ti_332{left:127px;bottom:923px;}
#tj_332{left:141px;bottom:917px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tk_332{left:69px;bottom:858px;letter-spacing:0.14px;}
#tl_332{left:151px;bottom:858px;letter-spacing:0.16px;word-spacing:0.01px;}
#tm_332{left:69px;bottom:834px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tn_332{left:396px;bottom:834px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#to_332{left:469px;bottom:834px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_332{left:69px;bottom:817px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tq_332{left:69px;bottom:800px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tr_332{left:193px;bottom:800px;}
#ts_332{left:196px;bottom:800px;letter-spacing:-0.27px;word-spacing:-0.4px;}
#tt_332{left:352px;bottom:800px;}
#tu_332{left:356px;bottom:800px;letter-spacing:-0.32px;word-spacing:-0.26px;}
#tv_332{left:490px;bottom:800px;}
#tw_332{left:494px;bottom:800px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tx_332{left:665px;bottom:800px;}
#ty_332{left:669px;bottom:800px;letter-spacing:-0.16px;word-spacing:-0.38px;}
#tz_332{left:692px;bottom:800px;}
#t10_332{left:707px;bottom:800px;}
#t11_332{left:716px;bottom:800px;}
#t12_332{left:732px;bottom:800px;letter-spacing:-0.12px;}
#t13_332{left:69px;bottom:776px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#t14_332{left:69px;bottom:759px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t15_332{left:69px;bottom:742px;letter-spacing:-0.15px;word-spacing:-0.98px;}
#t16_332{left:69px;bottom:726px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t17_332{left:69px;bottom:709px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_332{left:69px;bottom:692px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t19_332{left:69px;bottom:675px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#t1a_332{left:69px;bottom:658px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1b_332{left:69px;bottom:634px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1c_332{left:69px;bottom:617px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1d_332{left:69px;bottom:600px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1e_332{left:69px;bottom:584px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1f_332{left:69px;bottom:559px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1g_332{left:69px;bottom:533px;}
#t1h_332{left:95px;bottom:536px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1i_332{left:95px;bottom:519px;letter-spacing:-0.21px;word-spacing:-0.39px;}
#t1j_332{left:95px;bottom:503px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1k_332{left:424px;bottom:503px;}
#t1l_332{left:427px;bottom:503px;letter-spacing:-0.28px;word-spacing:-0.4px;}
#t1m_332{left:583px;bottom:503px;}
#t1n_332{left:587px;bottom:503px;letter-spacing:-0.32px;word-spacing:-0.26px;}
#t1o_332{left:721px;bottom:503px;}
#t1p_332{left:725px;bottom:503px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1q_332{left:95px;bottom:486px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1r_332{left:153px;bottom:486px;}
#t1s_332{left:157px;bottom:486px;letter-spacing:-0.07px;word-spacing:-0.57px;}
#t1t_332{left:180px;bottom:486px;}
#t1u_332{left:196px;bottom:486px;}
#t1v_332{left:204px;bottom:486px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1w_332{left:95px;bottom:469px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1x_332{left:69px;bottom:443px;}
#t1y_332{left:95px;bottom:446px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1z_332{left:95px;bottom:429px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t20_332{left:69px;bottom:403px;}
#t21_332{left:95px;bottom:406px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#t22_332{left:95px;bottom:389px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t23_332{left:69px;bottom:363px;}
#t24_332{left:95px;bottom:367px;letter-spacing:-0.15px;word-spacing:-1.23px;}
#t25_332{left:95px;bottom:350px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t26_332{left:95px;bottom:325px;}
#t27_332{left:121px;bottom:325px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t28_332{left:121px;bottom:309px;letter-spacing:-0.2px;word-spacing:-0.43px;}
#t29_332{left:121px;bottom:292px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t2a_332{left:245px;bottom:292px;}
#t2b_332{left:248px;bottom:292px;letter-spacing:-0.28px;word-spacing:-0.3px;}
#t2c_332{left:404px;bottom:292px;}
#t2d_332{left:408px;bottom:292px;letter-spacing:-0.3px;word-spacing:-0.37px;}
#t2e_332{left:542px;bottom:292px;}
#t2f_332{left:546px;bottom:292px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t2g_332{left:717px;bottom:292px;}
#t2h_332{left:721px;bottom:292px;letter-spacing:-0.07px;word-spacing:-0.57px;}
#t2i_332{left:744px;bottom:292px;}
#t2j_332{left:759px;bottom:292px;}
#t2k_332{left:768px;bottom:292px;letter-spacing:-0.21px;word-spacing:-0.35px;}
#t2l_332{left:121px;bottom:275px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t2m_332{left:121px;bottom:258px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t2n_332{left:95px;bottom:234px;}
#t2o_332{left:121px;bottom:234px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t2p_332{left:121px;bottom:217px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t2q_332{left:95px;bottom:192px;}
#t2r_332{left:121px;bottom:192px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t2s_332{left:121px;bottom:176px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#t2t_332{left:684px;bottom:176px;}
#t2u_332{left:688px;bottom:176px;letter-spacing:-0.4px;}
#t2v_332{left:121px;bottom:159px;letter-spacing:-0.17px;}
#t2w_332{left:198px;bottom:159px;}
#t2x_332{left:201px;bottom:159px;letter-spacing:-0.3px;word-spacing:-0.37px;}
#t2y_332{left:336px;bottom:159px;}
#t2z_332{left:340px;bottom:159px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t30_332{left:511px;bottom:159px;}
#t31_332{left:515px;bottom:159px;letter-spacing:-0.07px;word-spacing:-0.57px;}
#t32_332{left:538px;bottom:159px;}
#t33_332{left:553px;bottom:159px;}
#t34_332{left:562px;bottom:159px;}
#t35_332{left:577px;bottom:159px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t36_332{left:121px;bottom:142px;letter-spacing:-0.14px;word-spacing:-0.48px;}

.s1_332{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_332{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_332{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_332{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s5_332{font-size:11px;font-family:Verdana_13-;color:#000;}
.s6_332{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s7_332{font-size:14px;font-family:Verdana-Bold_pgt;color:#000;}
.s8_332{font-size:14px;font-family:Verdana-Italic_142;color:#000;}
.s9_332{font-size:14px;font-family:Verdana_14b;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts332" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_pgt;
	src: url("fonts/Verdana-Bold_pgt.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_142;
	src: url("fonts/Verdana-Italic_142.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

@font-face {
	font-family: Verdana_14b;
	src: url("fonts/Verdana_14b.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg332Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg332" style="-webkit-user-select: none;"><object width="935" height="1210" data="332/332.svg" type="image/svg+xml" id="pdf332" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_332" class="t s1_332">13-16 </span><span id="t2_332" class="t s1_332">Vol. 1 </span>
<span id="t3_332" class="t s2_332">MANAGING STATE USING THE XSAVE FEATURE SET </span>
<span id="t4_332" class="t s3_332">â€” </span><span id="t5_332" class="t s3_332">If the value to be loaded into the IA32_UINTR_ PD MSR sets any of bits 5:0. These bits are reserved in the </span>
<span id="t6_332" class="t s3_332">MSR. </span>
<span id="t7_332" class="t s3_332">â€” </span><span id="t8_332" class="t s3_332">If the value to be loaded into the IA32_UINTR_ TT MSR sets any of bits 3:1. These bits are reserved in the </span>
<span id="t9_332" class="t s3_332">MSR. </span>
<span id="ta_332" class="t s4_332">â€¢ </span><span id="tb_332" class="t s3_332">If XRSTORS causes a fault or a VM exit after loading any part of the user-interrupt state component, XRSTORS </span>
<span id="tc_332" class="t s3_332">clears UINV before delivering the fault or VM exit. (Other elements of user-interrupt state, including other parts </span>
<span id="td_332" class="t s3_332">of the IA32_UINTR_MISC MSR, may retain the values that were loaded by XRSTORS.) </span>
<span id="te_332" class="t s4_332">â€¢ </span><span id="tf_332" class="t s3_332">After an execution of XRSTORS that loads the user-interrupt state component, the logical processor recognizes </span>
<span id="tg_332" class="t s3_332">a pending user interrupt if and only if some bit is set in the IA32_UINTR_RR MSR (see Section 7.4.1 in the </span>
<span id="th_332" class="t s3_332">Intel </span>
<span id="ti_332" class="t s5_332">Â® </span>
<span id="tj_332" class="t s3_332">64 and IA-32 Architectures Software Developerâ€™s Manual, Volume 3A). </span>
<span id="tk_332" class="t s6_332">13.5.12 </span><span id="tl_332" class="t s6_332">LBR State </span>
<span id="tm_332" class="t s3_332">The register state used by last-branch records (</span><span id="tn_332" class="t s7_332">LBR state</span><span id="to_332" class="t s3_332">) comprises 101 MSRs organized as follows: </span>
<span id="tp_332" class="t s3_332">IA32_LBR_CTL; IA32_LBR_DEPTH; IA32_LER_FROM_IP; IA32_LER_TO_IP; IA32_LER_INFO; and 32 triples of </span>
<span id="tq_332" class="t s3_332">MSRs, IA32_LBR_</span><span id="tr_332" class="t s8_332">i</span><span id="ts_332" class="t s3_332">_FROM_IP, IA32_LBR_</span><span id="tt_332" class="t s8_332">i</span><span id="tu_332" class="t s3_332">_TO_IP, IA32_LBR_</span><span id="tv_332" class="t s8_332">i</span><span id="tw_332" class="t s3_332">_INFO, for each value of </span><span id="tx_332" class="t s8_332">i</span><span id="ty_332" class="t s3_332">, 0 </span><span id="tz_332" class="t s9_332">â‰¤ </span><span id="t10_332" class="t s8_332">i </span><span id="t11_332" class="t s9_332">â‰¤ </span><span id="t12_332" class="t s3_332">31. </span>
<span id="t13_332" class="t s3_332">As noted in Section 13.1, the XSAVE feature set manages LBR state as supervisor state component 15. Thus, LBR </span>
<span id="t14_332" class="t s3_332">state is located in the extended region of the XSAVE area (see Section 13.4.3). As noted in Section 13.2, </span>
<span id="t15_332" class="t s3_332">CPUID.(EAX=0DH,ECX=15):EAX enumerates the size (in bytes) required for LBR state. The IA32_LBR_CTL MSR is </span>
<span id="t16_332" class="t s3_332">allocated 8 bytes at byte offset 0 in the state component. The remaining MSRs are each allocated 8 bytes in the </span>
<span id="t17_332" class="t s3_332">state component in the order given above. Thus, IA32_LBR_DEPTH is at byte offset 8, â€¦ , IA32_LBR_0_FROM_IP </span>
<span id="t18_332" class="t s3_332">at byte offset 40, IA32_LBR_0_TO_IP at byte offset 48, IA32_LBR_0_INFO at byte offset 56, </span>
<span id="t19_332" class="t s3_332">IA32_LBR_1_FROM_IP at byte offset 64, â€¦, and IA32_LBR_31_INFO at byte offset 800. Any locations in the state </span>
<span id="t1a_332" class="t s3_332">component at or beyond byte offset 808 are reserved. </span>
<span id="t1b_332" class="t s3_332">LBR state is XSAVE-managed but LBRs are not XSAVE-enabled. The XSAVE feature set can operate on LBR state </span>
<span id="t1c_332" class="t s3_332">only if the feature set is enabled (CR4.OSXSAVE = 1) and has been configured to manage LBR state </span>
<span id="t1d_332" class="t s3_332">(IA32_XSS[15] = 1). Software can otherwise use LBRs and access the MSRs (using RDMSR and WRMSR) even if </span>
<span id="t1e_332" class="t s3_332">the XSAVE feature set is not enabled or has not been configured to manage LBR state. </span>
<span id="t1f_332" class="t s3_332">The following items describe special treatment of LBR state by the XSAVES and XRSTORS instructions: </span>
<span id="t1g_332" class="t s4_332">â€¢ </span><span id="t1h_332" class="t s3_332">If XSAVES would save LBR state and that state is not in its initial configuration (see Section 13.6), the </span>
<span id="t1i_332" class="t s3_332">instruction always saves IA32_LBR_CTL, IA32_LBR_DEPTH, IA32_LER_FROM_IP, IA32_LER_TO_IP, and </span>
<span id="t1j_332" class="t s3_332">IA32_LER_INFO. It saves the triples IA32_LBR_</span><span id="t1k_332" class="t s8_332">i</span><span id="t1l_332" class="t s3_332">_FROM_IP, IA32_LBR_</span><span id="t1m_332" class="t s8_332">i</span><span id="t1n_332" class="t s3_332">_TO_IP, IA32_LBR_</span><span id="t1o_332" class="t s8_332">i</span><span id="t1p_332" class="t s3_332">_INFO, for each </span>
<span id="t1q_332" class="t s3_332">value of </span><span id="t1r_332" class="t s8_332">i</span><span id="t1s_332" class="t s3_332">, 0 </span><span id="t1t_332" class="t s9_332">â‰¤ </span><span id="t1u_332" class="t s8_332">i </span><span id="t1v_332" class="t s3_332">&lt; D, where D is the value of IA32_LBR_DEPTH. It will not save the values of the remaining </span>
<span id="t1w_332" class="t s3_332">triples, although it may access the corresponding fields in the XSAVE area. </span>
<span id="t1x_332" class="t s4_332">â€¢ </span><span id="t1y_332" class="t s3_332">If XSAVES would save LBR state and that state is in its initial configuration, the instruction does not save any </span>
<span id="t1z_332" class="t s3_332">LBR state and will not access that component of the XSAVE area. </span>
<span id="t20_332" class="t s4_332">â€¢ </span><span id="t21_332" class="t s3_332">If XRSTORS would initialize LBR state, IA32_LBR_DEPTH is not modified and zero is written to the other MSRs </span>
<span id="t22_332" class="t s3_332">that compose LBR state. </span>
<span id="t23_332" class="t s4_332">â€¢ </span><span id="t24_332" class="t s3_332">If XRSTORS would restore LBR state, behavior depends on the current value of IA32_LBR_DEPTH and the value </span>
<span id="t25_332" class="t s3_332">of corresponding field in the XSAVE area: </span>
<span id="t26_332" class="t s3_332">â€” </span><span id="t27_332" class="t s3_332">If the current value of IA32_LBR_DEPTH equals the value of corresponding field in the XSAVE area, the </span>
<span id="t28_332" class="t s3_332">instruction restores IA32_LBR_CTL, IA32_LER_FROM_IP, IA32_LER_TO_IP, IA32_LER_INFO, and the </span>
<span id="t29_332" class="t s3_332">triples IA32_LBR_</span><span id="t2a_332" class="t s8_332">i</span><span id="t2b_332" class="t s3_332">_FROM_IP, IA32_LBR_</span><span id="t2c_332" class="t s8_332">i</span><span id="t2d_332" class="t s3_332">_TO_IP, IA32_LBR_</span><span id="t2e_332" class="t s8_332">i</span><span id="t2f_332" class="t s3_332">_INFO, for each value of </span><span id="t2g_332" class="t s8_332">i</span><span id="t2h_332" class="t s3_332">, 0 </span><span id="t2i_332" class="t s9_332">â‰¤ </span><span id="t2j_332" class="t s8_332">i </span><span id="t2k_332" class="t s3_332">&lt; D, where </span>
<span id="t2l_332" class="t s3_332">D is the value of IA32_LBR_DEPTH. It will not restore the values of the remaining triples, although it may </span>
<span id="t2m_332" class="t s3_332">access the corresponding fields in the XSAVE area. </span>
<span id="t2n_332" class="t s3_332">â€” </span><span id="t2o_332" class="t s3_332">If the IA32_LBR_DEPTH field in the XSAVE area sets any reserved bits, the instruction causes a general- </span>
<span id="t2p_332" class="t s3_332">protection exception (#GP). </span>
<span id="t2q_332" class="t s3_332">â€” </span><span id="t2r_332" class="t s3_332">If neither of the previous items apply, the instruction restores IA32_LBR_CTL, IA32_LER_FROM_IP, </span>
<span id="t2s_332" class="t s3_332">IA32_LER_TO_IP, and IA32_LER_INFO, but it writes zero to the triples IA32_LBR_</span><span id="t2t_332" class="t s8_332">i</span><span id="t2u_332" class="t s3_332">_FROM_IP, </span>
<span id="t2v_332" class="t s3_332">IA32_LBR_</span><span id="t2w_332" class="t s8_332">i</span><span id="t2x_332" class="t s3_332">_TO_IP, IA32_LBR_</span><span id="t2y_332" class="t s8_332">i</span><span id="t2z_332" class="t s3_332">_INFO, for each value of </span><span id="t30_332" class="t s8_332">i</span><span id="t31_332" class="t s3_332">, 0 </span><span id="t32_332" class="t s9_332">â‰¤ </span><span id="t33_332" class="t s8_332">i </span><span id="t34_332" class="t s9_332">â‰¤ </span><span id="t35_332" class="t s3_332">31. Such an execution does not modify </span>
<span id="t36_332" class="t s3_332">XINUSE[15] (see Section 13.6 and Section 13.12). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
