\BOOKMARK [0][]{chapter.1}{Introduction}{}% 1
\BOOKMARK [1][]{section.1.1}{Multi IP-core systems and the IP-core Manager}{chapter.1}% 2
\BOOKMARK [0][]{chapter.2}{System's architecture}{}% 3
\BOOKMARK [1][]{section.2.1}{Components}{chapter.2}% 4
\BOOKMARK [1][]{section.2.2}{Interfaces}{chapter.2}% 5
\BOOKMARK [2][]{subsection.2.2.1}{Data Buffer interface}{section.2.2}% 6
\BOOKMARK [2][]{subsection.2.2.2}{IP core interface}{section.2.2}% 7
\BOOKMARK [1][]{section.2.3}{CPU Control bits }{chapter.2}% 8
\BOOKMARK [0][]{chapter.3}{IP-core Manager functionalities}{}% 9
\BOOKMARK [1][]{section.3.1}{Enabling the right IP}{chapter.3}% 10
\BOOKMARK [1][]{section.3.2}{Connecting the signals}{chapter.3}% 11
\BOOKMARK [1][]{section.3.3}{Interrupt Handler}{chapter.3}% 12
\BOOKMARK [0][]{chapter.4}{Use case scenario}{}% 13
\BOOKMARK [1][]{section.4.1}{EXAMPLE 1: ADDER IP}{chapter.4}% 14
\BOOKMARK [1][]{section.4.2}{EXAMPLE 2: ACCUMULATOR IP}{chapter.4}% 15
\BOOKMARK [0][]{chapter.5}{Guidelines}{}% 16
\BOOKMARK [0][]{chapter.6}{Future developments}{}% 17
\BOOKMARK [1][]{section.6.1}{Asynchronous is the new synchronous}{chapter.6}% 18
\BOOKMARK [1][]{section.6.2}{Configurable manager}{chapter.6}% 19
\BOOKMARK [1][]{section.6.3}{Interface for the IP cores}{chapter.6}% 20
