$date
	Sat Jan 13 15:54:07 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var wire 8 # data_out [7:0] $end
$var reg 1 $ clk $end
$var reg 8 % data_in [7:0] $end
$var reg 1 & rd_en $end
$var reg 1 ' rst $end
$var reg 1 ( wr_en $end
$scope module dut $end
$var wire 1 $ clk $end
$var wire 8 ) data_in [7:0] $end
$var wire 1 & rd_en $end
$var wire 1 ' rst $end
$var wire 1 ( wr_en $end
$var reg 8 * data_out [7:0] $end
$var reg 1 " empty $end
$var reg 1 ! full $end
$var reg 1 + rd_ptr $end
$var reg 1 , wr_ptr $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0,
0+
bx *
b0 )
0(
1'
0&
b0 %
1$
bx #
0"
0!
$end
#50
0$
#100
1!
1,
1$
b10101010 %
b10101010 )
1(
0'
#150
0$
#200
0!
1$
0(
#250
0$
#300
1+
b10101010 #
b10101010 *
1$
1&
#350
0$
#400
1$
0&
#450
0$
#500
1!
0,
1$
b10111111 %
b10111111 )
1(
#550
0$
#600
0!
1$
0(
#650
0$
#700
0+
b10111111 #
b10111111 *
1$
1&
#750
0$
#800
1$
0&
