<module name="CAM_CM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_FCLKEN_CAM" acronym="CM_FCLKEN_CAM" offset="0x0" width="32" description="Controls the modules functional clock activity.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_CSI2" width="1" begin="1" end="1" resetval="0x0" description="CSI2 functional clock control (96 MHz)" range="" rwaccess="RW">
      <bitenum value="0" token="EN_CSI2_0" description="CSI2_96M_FCLK is disabled"/>
      <bitenum value="1" token="EN_CSI2_1" description="CSI2_96M_FCLK is enabled"/>
    </bitfield>
    <bitfield id="EN_CAM" width="1" begin="0" end="0" resetval="0x0" description="Camera functional clock control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_CAM_0" description="CAM_MCLK is disabled"/>
      <bitenum value="1" token="EN_CAM_1" description="CAM_MCLK is enabled"/>
    </bitfield>
  </register>
  <register id="CM_ICLKEN_CAM" acronym="CM_ICLKEN_CAM" offset="0x10" width="32" description="Controls the modules interface clock activity.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_CAM" width="1" begin="0" end="0" resetval="0x0" description="Camera interface clock control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_CAM_0" description="CAM_L3_ICK and CAM_L4_ICLK are disabled"/>
      <bitenum value="1" token="EN_CAM_1" description="CAM_L3_ICK and CAM_L4_ICLK are enabled"/>
    </bitfield>
  </register>
  <register id="CM_IDLEST_CAM" acronym="CM_IDLEST_CAM" offset="0x20" width="32" description="Modules access availability monitoring. This register is read only and automatically updated.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ST_CAM" width="1" begin="0" end="0" resetval="0x1" description="Camera standby status." range="" rwaccess="R">
      <bitenum value="0" token="ST_CAM_0" description="Camera is active."/>
      <bitenum value="1" token="ST_CAM_1" description="Camera is in standby mode."/>
    </bitfield>
  </register>
  <register id="CM_AUTOIDLE_CAM" acronym="CM_AUTOIDLE_CAM" offset="0x30" width="32" description="This register controls the automatic control of the modules interface clock activity.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="AUTO_CAM" width="1" begin="0" end="0" resetval="0x0" description="Camera auto clock control." range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_CAM_0" description="Camera clock is unrelated to the domain state transition."/>
      <bitenum value="1" token="AUTO_CAM_1" description="Camera clock is automatically enabled or disabled along with the domain state transition."/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_CAM" acronym="CM_CLKSEL_CAM" offset="0x40" width="32" description="CAM module clock selection.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKSEL_CAM" width="5" begin="4" end="0" resetval="0x10" description="CAM_MCLK divider factor DPLL4 M5 (1 up to 16); Other enums: Reserved" range="" rwaccess="RW">
      <bitenum value="1" token="CLKSEL_CAM_1" description="CAM_MCLK is DPLL4 clock divided by 1"/>
      <bitenum value="2" token="CLKSEL_CAM_2" description="CAM_MCLK is DPLL4 clock divided by 2"/>
      <bitenum value="3" token="CLKSEL_CAM_3" description="CAM_MCLK is DPLL4 clock divided by 3"/>
      <bitenum value="4" token="CLKSEL_CAM_4" description="CAM_MCLK is DPLL4 clock divided by 4"/>
      <bitenum value="5" token="CLKSEL_CAM_5" description="CAM_MCLK is DPLL4 clock divided by 5"/>
      <bitenum value="6" token="CLKSEL_CAM_6" description="CAM_MCLK is DPLL4 clock divided by 6"/>
      <bitenum value="7" token="CLKSEL_CAM_7" description="CAM_MCLK is DPLL4 clock divided by 7"/>
      <bitenum value="8" token="CLKSEL_CAM_8" description="CAM_MCLK is DPLL4 clock divided by 8"/>
      <bitenum value="9" token="CLKSEL_CAM_9" description="CAM_MCLK is DPLL4 clock divided by 9"/>
      <bitenum value="10" token="CLKSEL_CAM_10" description="CAM_MCLK is DPLL4 clock divided by 10"/>
      <bitenum value="11" token="CLKSEL_CAM_11" description="CAM_MCLK is DPLL4 clock divided by 11"/>
      <bitenum value="12" token="CLKSEL_CAM_12" description="CAM_MCLK is DPLL4 clock divided by 12"/>
      <bitenum value="13" token="CLKSEL_CAM_13" description="CAM_MCLK is DPLL4 clock divided by 13"/>
      <bitenum value="14" token="CLKSEL_CAM_14" description="CAM_MCLK is DPLL4 clock divided by 14"/>
      <bitenum value="15" token="CLKSEL_CAM_15" description="CAM_MCLK is DPLL4 clock divided by 15"/>
      <bitenum value="16" token="CLKSEL_CAM_16" description="CAM_MCLK is DPLL4 clock divided by 16"/>
    </bitfield>
  </register>
  <register id="CM_SLEEPDEP_CAM" acronym="CM_SLEEPDEP_CAM" offset="0x44" width="32" description="This register allows enabling or disabling the sleep transition dependency of CAM domain with respect to other domain.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_MPU" width="1" begin="1" end="1" resetval="0x0" description="MPU domain dependency" range="" rwaccess="RW">
      <bitenum value="0" token="EN_MPU_0" description="CAM domain sleep dependency with MPU domain is disabled."/>
      <bitenum value="1" token="EN_MPU_1" description="CAM domain sleep dependency with MPU domain is enabled."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
  </register>
  <register id="CM_CLKSTCTRL_CAM" acronym="CM_CLKSTCTRL_CAM" offset="0x48" width="32" description="This register allows to enable or disable SW and HW supervised transition between ACTIVE and INACTIVE states.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL_CAM" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the CAMERA clock domain." range="" rwaccess="RW">
      <bitenum value="0" token="CLKTRCTRL_CAM_0" description="Automatic transition is disabled"/>
      <bitenum value="1" token="CLKTRCTRL_CAM_1" description="Start a software supervised sleep transition on the domain"/>
      <bitenum value="2" token="CLKTRCTRL_CAM_2" description="Start a software supervised wake-up transition on the domain"/>
      <bitenum value="3" token="CLKTRCTRL_CAM_3" description="Automatic transition is enabled. Transition is supervised by the hardware."/>
    </bitfield>
  </register>
  <register id="CM_CLKSTST_CAM" acronym="CM_CLKSTST_CAM" offset="0x4C" width="32" description="This register provides a status on the OCP interface clock activity in the domain.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_CAM" width="1" begin="0" end="0" resetval="0x0" description="Interface clock activity status" range="" rwaccess="R">
      <bitenum value="0" token="CLKACTIVITY_CAM_0" description="No domain interface clock activity"/>
      <bitenum value="1" token="CLKACTIVITY_CAM_1" description="Domain interface clock is active"/>
    </bitfield>
  </register>
</module>
