//1.- Declaracion de mcdulo
module DataMemory (
    input clk,
    input MemWrite,
	input MemRead,
    input [31:0] address,
    input [31:0] write_data,
    output [31:0] read_data
);
//2.- declarar wires o reg

    reg [31:0] memory [0:127];
//3.- cuerpo del modulo
    integer i;
    initial begin
        for (i = 0; i < 128; i = i + 1)
            memory[i] = 32'd0;
    end

    always @(posedge clk) begin
        if (MemWrite)
            memory[address[8:2]] <= write_data;
    end
	
	assign read_data = (MemRead) ? memory[address[8:2]] : 32'd0;

endmodule
