Reading OpenROAD database at '/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult4_SARSA_WInd_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9/31-openroad-repairdesignpostgpl/mult4_SARSA_WInd_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.odb'…
Reading library file at '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Using clock __VIRTUAL_CLK__…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL             885.3 u
legalized HPWL            918.0 u
delta HPWL                    4 %

[INFO DPL-0020] Mirrored 25 instances
[INFO DPL-0021] HPWL before             918.0 u
[INFO DPL-0022] HPWL after              885.3 u
[INFO DPL-0023] HPWL delta               -3.6 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                20      75.07
  Tap cell                                 12      15.01
  Timing Repair Buffer                     16      97.59
  Inverter                                  1       3.75
  Multi-Input combinational cell           52     401.64
  Total                                   101     593.07
Writing OpenROAD database to '/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult4_SARSA_WInd_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9/33-openroad-detailedplacement/mult4_SARSA_WInd_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.odb'…
Writing netlist to '/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult4_SARSA_WInd_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9/33-openroad-detailedplacement/mult4_SARSA_WInd_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.nl.v'…
Writing powered netlist to '/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult4_SARSA_WInd_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9/33-openroad-detailedplacement/mult4_SARSA_WInd_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.pnl.v'…
Writing layout to '/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult4_SARSA_WInd_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9/33-openroad-detailedplacement/mult4_SARSA_WInd_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.def'…
Writing timing constraints to '/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult4_SARSA_WInd_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9/33-openroad-detailedplacement/mult4_SARSA_WInd_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.sdc'…
