#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Nov 23 18:22:02 2018
# Process ID: 14276
# Current directory: C:/I_felev/UKDA/ultrahangos_tavolsagmero
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5372 C:\I_felev\UKDA\ultrahangos_tavolsagmero\ultrahangos_tavolsagmero.xpr
# Log file: C:/I_felev/UKDA/ultrahangos_tavolsagmero/vivado.log
# Journal file: C:/I_felev/UKDA/ultrahangos_tavolsagmero\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 744.348 ; gain = 105.832
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'szimulacio_ultrahangos_tavolsagmero' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav'
"xvhdl -m64 --relax -prj szimulacio_ultrahangos_tavolsagmero_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity szimulacio_ultrahangos_tavolsagmero
ERROR: [VRFC 10-1412] syntax error near in [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:54]
ERROR: [VRFC 10-91] projekt is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:71]
ERROR: [VRFC 10-91] src_clk is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:84]
ERROR: [VRFC 10-91] clk_period is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:85]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:85]
ERROR: [VRFC 10-91] src_clk is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:86]
ERROR: [VRFC 10-91] clk_period is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:87]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:87]
ERROR: [VRFC 10-91] reset is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:94]
ERROR: [VRFC 10-91] start is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:95]
ERROR: [VRFC 10-91] start is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:97]
ERROR: [VRFC 10-91] reset is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:98]
ERROR: [VRFC 10-91] dx is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:99]
ERROR: [VRFC 10-91] n_in is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:100]
ERROR: [VRFC 10-91] nk_in is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:101]
ERROR: [VRFC 10-91] clk_period is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:102]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'szimulacio_ultrahangos_tavolsagmero' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav'
"xvhdl -m64 --relax -prj szimulacio_ultrahangos_tavolsagmero_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity szimulacio_ultrahangos_tavolsagmero
ERROR: [VRFC 10-91] projekt is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:71]
ERROR: [VRFC 10-91] src_clk is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:84]
ERROR: [VRFC 10-91] src_clk is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:86]
ERROR: [VRFC 10-1466] type std_logic does not match with the integer literal [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:97]
ERROR: [VRFC 10-1466] type std_logic does not match with the integer literal [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:98]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'szimulacio_ultrahangos_tavolsagmero' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav'
"xvhdl -m64 --relax -prj szimulacio_ultrahangos_tavolsagmero_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity szimulacio_ultrahangos_tavolsagmero
ERROR: [VRFC 10-91] projekt is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:71]
ERROR: [VRFC 10-91] src_clk is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:84]
ERROR: [VRFC 10-91] src_clk is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:86]
ERROR: [VRFC 10-1466] type std_logic does not match with the integer literal [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:97]
ERROR: [VRFC 10-1466] type std_logic does not match with the integer literal [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:98]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'szimulacio_ultrahangos_tavolsagmero' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav'
"xvhdl -m64 --relax -prj szimulacio_ultrahangos_tavolsagmero_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity szimulacio_ultrahangos_tavolsagmero
ERROR: [VRFC 10-91] projekt is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:71]
ERROR: [VRFC 10-91] src_clk is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:84]
ERROR: [VRFC 10-91] src_clk is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:86]
ERROR: [VRFC 10-1466] type std_logic does not match with the integer literal [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:97]
ERROR: [VRFC 10-1466] type std_logic does not match with the integer literal [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:98]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'szimulacio_ultrahangos_tavolsagmero' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav'
"xvhdl -m64 --relax -prj szimulacio_ultrahangos_tavolsagmero_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity szimulacio_ultrahangos_tavolsagmero
ERROR: [VRFC 10-91] projekt is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:71]
ERROR: [VRFC 10-91] src_clk is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:84]
ERROR: [VRFC 10-91] src_clk is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:86]
ERROR: [VRFC 10-1466] type std_logic does not match with the integer literal [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:97]
ERROR: [VRFC 10-1466] type std_logic does not match with the integer literal [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:98]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'szimulacio_ultrahangos_tavolsagmero' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav'
"xvhdl -m64 --relax -prj szimulacio_ultrahangos_tavolsagmero_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity szimulacio_ultrahangos_tavolsagmero
ERROR: [VRFC 10-91] projekt is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:71]
ERROR: [VRFC 10-91] src_clk is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:84]
ERROR: [VRFC 10-91] src_clk is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:86]
ERROR: [VRFC 10-1466] type std_logic does not match with the integer literal [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:97]
ERROR: [VRFC 10-1466] type std_logic does not match with the integer literal [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:98]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 23 19:16:55 2018...
open_project C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: jelgenerator
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:53 ; elapsed = 00:55:20 . Memory (MB): peak = 822.445 ; gain = 615.523
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'jelgenerator' [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'jelgenerator' (1#1) [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:48]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port N_in[15]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port N_in[14]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port N_in[13]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port N_in[12]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port N_in[11]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port N_in[10]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port N_in[9]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port N_in[8]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port N_in[7]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port N_in[6]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port N_in[5]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port N_in[4]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port N_in[3]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port N_in[2]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port N_in[1]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port N_in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:53 ; elapsed = 00:55:20 . Memory (MB): peak = 848.555 ; gain = 641.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:54 ; elapsed = 00:55:21 . Memory (MB): peak = 848.555 ; gain = 641.633
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:04:12 ; elapsed = 00:55:34 . Memory (MB): peak = 1153.414 ; gain = 946.492
6 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1153.414 ; gain = 361.492
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd" into library xil_defaultlib [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:1]
[Fri Nov 23 19:18:22 2018] Launched synth_1...
Run output will be captured here: C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.runs/synth_1/runme.log
launch_runs impl_1
[Fri Nov 23 19:18:53 2018] Launched impl_1...
Run output will be captured here: C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.163 . Memory (MB): peak = 1162.043 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 1162.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd" into library xil_defaultlib [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:1]
[Fri Nov 23 19:25:33 2018] Launched synth_1...
Run output will be captured here: C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.runs/synth_1/runme.log
reset_run synth_1 -noclean_dir 
close_design
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'szimulacio_ultrahangos_tavolsagmero' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav'
"xvhdl -m64 --relax -prj szimulacio_ultrahangos_tavolsagmero_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity szimulacio_ultrahangos_tavolsagmero
ERROR: [VRFC 10-91] projekt is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:71]
ERROR: [VRFC 10-91] src_clk is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:84]
ERROR: [VRFC 10-91] src_clk is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:86]
ERROR: [VRFC 10-1466] type std_logic does not match with the integer literal [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:97]
ERROR: [VRFC 10-1466] type std_logic does not match with the integer literal [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:98]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
remove_files -fileset sim_1 C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd
file delete -force C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_ultrahangos_tavolsagmero.vhd
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_jelgenerator.vhd w ]
add_files -fileset sim_1 C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_jelgenerator.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'szimulacio_jelgenerator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav'
"xvhdl -m64 --relax -prj szimulacio_jelgenerator_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_jelgenerator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity szimulacio_jelgenerator
ERROR: [VRFC 10-91] projekt is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_jelgenerator.vhd:71]
ERROR: [VRFC 10-91] src_clk is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_jelgenerator.vhd:84]
ERROR: [VRFC 10-91] src_clk is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_jelgenerator.vhd:86]
ERROR: [VRFC 10-1466] type std_logic does not match with the integer literal [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_jelgenerator.vhd:97]
ERROR: [VRFC 10-1466] type std_logic does not match with the integer literal [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_jelgenerator.vhd:98]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_jelgenerator.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_jelgenerator.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'szimulacio_jelgenerator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav'
"xvhdl -m64 --relax -prj szimulacio_jelgenerator_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_jelgenerator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity szimulacio_jelgenerator
ERROR: [VRFC 10-91] projekt is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_jelgenerator.vhd:71]
ERROR: [VRFC 10-91] src_clk is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_jelgenerator.vhd:84]
ERROR: [VRFC 10-91] src_clk is not declared [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_jelgenerator.vhd:86]
ERROR: [VRFC 10-1466] type std_logic does not match with the integer literal [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_jelgenerator.vhd:97]
ERROR: [VRFC 10-1466] type std_logic does not match with the integer literal [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_jelgenerator.vhd:98]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_jelgenerator.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_jelgenerator.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 23 19:29:05 2018...
