============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.25 - v14.20-s046_1
  Generated on:           Dec 01 2015  10:37:37 am
  Module:                 spc2
  Technology library:     h18_CORELIB_WC revision 2.1
  Operating conditions:   worst (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                             
  Gate   Instances    Area        Library      
-----------------------------------------------
AO21X3           1    16.934    h18_CORELIB_WC 
DFCX1           20  1298.304    h18_CORELIB_WC 
DFCX3           16  1128.960    h18_CORELIB_WC 
DFPX3            1    64.915    h18_CORELIB_WC 
INVXL            1     5.645    h18_CORELIB_WC 
NAND3X1          1    14.112    h18_CORELIB_WC 
NOR2XL           5    42.336    h18_CORELIB_WC 
OR2X3            1    14.112    h18_CORELIB_WC 
XOR2X1           3    67.738    h18_CORELIB_WC 
-----------------------------------------------
total           49  2653.056                   


                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential        37 2492.179   93.9 
inverter           1    5.645    0.2 
logic             11  155.232    5.9 
-------------------------------------
total             49 2653.056  100.0 

