{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513712282562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513712282566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 19 20:38:02 2017 " "Processing started: Tue Dec 19 20:38:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513712282566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513712282566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ledpixelController -c ledpixelController " "Command: quartus_map --read_settings_files=on --write_settings_files=off ledpixelController -c ledpixelController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513712282566 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1513712282902 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1513712282902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/datatypes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vhdl/datatypes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 types_pkg " "Found design unit 1: types_pkg" {  } { { "vhdl/datatypes.vhd" "" { Text "D:/intelFPGA_lite/17.1/projects/vhdl/datatypes.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513712292990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513712292990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/ws281xcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/ws281xcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ws281xController-RTL " "Found design unit 1: ws281xController-RTL" {  } { { "vhdl/ws281xController.vhd" "" { Text "D:/intelFPGA_lite/17.1/projects/vhdl/ws281xController.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513712292993 ""} { "Info" "ISGN_ENTITY_NAME" "1 ws281xController " "Found entity 1: ws281xController" {  } { { "vhdl/ws281xController.vhd" "" { Text "D:/intelFPGA_lite/17.1/projects/vhdl/ws281xController.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513712292993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513712292993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/w5500.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/w5500.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 w5500-RTL " "Found design unit 1: w5500-RTL" {  } { { "vhdl/w5500.vhd" "" { Text "D:/intelFPGA_lite/17.1/projects/vhdl/w5500.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513712292995 ""} { "Info" "ISGN_ENTITY_NAME" "1 w5500 " "Found entity 1: w5500" {  } { { "vhdl/w5500.vhd" "" { Text "D:/intelFPGA_lite/17.1/projects/vhdl/w5500.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513712292995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513712292995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pixelsettings.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vhdl/pixelsettings.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513712292996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/ledpixelcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/ledpixelcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ledPixelController-RTL " "Found design unit 1: ledPixelController-RTL" {  } { { "vhdl/ledpixelcontroller.vhd" "" { Text "D:/intelFPGA_lite/17.1/projects/vhdl/ledpixelcontroller.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513712292998 ""} { "Info" "ISGN_ENTITY_NAME" "1 ledPixelController " "Found entity 1: ledPixelController" {  } { { "vhdl/ledpixelcontroller.vhd" "" { Text "D:/intelFPGA_lite/17.1/projects/vhdl/ledpixelcontroller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513712292998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513712292998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generatedip/dualportedram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generatedip/dualportedram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dualportedram-SYN " "Found design unit 1: dualportedram-SYN" {  } { { "generatedIP/dualPortedRam.vhd" "" { Text "D:/intelFPGA_lite/17.1/projects/generatedIP/dualPortedRam.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513712293000 ""} { "Info" "ISGN_ENTITY_NAME" "1 dualPortedRam " "Found entity 1: dualPortedRam" {  } { { "generatedIP/dualPortedRam.vhd" "" { Text "D:/intelFPGA_lite/17.1/projects/generatedIP/dualPortedRam.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513712293000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513712293000 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ledpixelcontroller " "Elaborating entity \"ledpixelcontroller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513712293033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "w5500 w5500:w5500_inst " "Elaborating entity \"w5500\" for hierarchy \"w5500:w5500_inst\"" {  } { { "vhdl/ledpixelcontroller.vhd" "w5500_inst" { Text "D:/intelFPGA_lite/17.1/projects/vhdl/ledpixelcontroller.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513712293103 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mosi w5500.vhd(15) " "VHDL Signal Declaration warning at w5500.vhd(15): used implicit default value for signal \"mosi\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/w5500.vhd" "" { Text "D:/intelFPGA_lite/17.1/projects/vhdl/w5500.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513712293113 "|ledpixelcontroller|w5500:w5500_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ws281xController ws281xController:\\controller:0:ws281x " "Elaborating entity \"ws281xController\" for hierarchy \"ws281xController:\\controller:0:ws281x\"" {  } { { "vhdl/ledpixelcontroller.vhd" "\\controller:0:ws281x" { Text "D:/intelFPGA_lite/17.1/projects/vhdl/ledpixelcontroller.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513712293114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dualPortedRam ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer " "Elaborating entity \"dualPortedRam\" for hierarchy \"ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\"" {  } { { "vhdl/ws281xController.vhd" "dataBuffer" { Text "D:/intelFPGA_lite/17.1/projects/vhdl/ws281xController.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513712293162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\"" {  } { { "generatedIP/dualPortedRam.vhd" "altsyncram_component" { Text "D:/intelFPGA_lite/17.1/projects/generatedIP/dualPortedRam.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513712293235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\"" {  } { { "generatedIP/dualPortedRam.vhd" "" { Text "D:/intelFPGA_lite/17.1/projects/generatedIP/dualPortedRam.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513712293255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component " "Instantiated megafunction \"ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513712293256 ""}  } { { "generatedIP/dualPortedRam.vhd" "" { Text "D:/intelFPGA_lite/17.1/projects/generatedIP/dualPortedRam.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513712293256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7vn3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7vn3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7vn3 " "Found entity 1: altsyncram_7vn3" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513712293303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513712293303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7vn3 ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated " "Elaborating entity \"altsyncram_7vn3\" for hierarchy \"ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513712293303 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mosi GND " "Pin \"mosi\" is stuck at GND" {  } { { "vhdl/ledpixelcontroller.vhd" "" { Text "D:/intelFPGA_lite/17.1/projects/vhdl/ledpixelcontroller.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513712303018 "|ledPixelController|mosi"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1513712303018 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1513712303494 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1513712308870 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513712308870 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8511 " "Implemented 8511 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1513712309627 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1513712309627 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7675 " "Implemented 7675 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1513712309627 ""} { "Info" "ICUT_CUT_TM_RAMS" "768 " "Implemented 768 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1513712309627 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1513712309627 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "775 " "Peak virtual memory: 775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513712309681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 19 20:38:29 2017 " "Processing ended: Tue Dec 19 20:38:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513712309681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513712309681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513712309681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513712309681 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 4 s " "Quartus Prime Flow was successful. 0 errors, 4 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513712310389 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1513712310902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513712310906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 19 20:38:30 2017 " "Processing started: Tue Dec 19 20:38:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513712310906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1513712310906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ledpixelController -c ledpixelController " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ledpixelController -c ledpixelController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1513712310906 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1513712311012 ""}
{ "Info" "0" "" "Project  = ledpixelController" {  } {  } 0 0 "Project  = ledpixelController" 0 0 "Fitter" 0 0 1513712311013 ""}
{ "Info" "0" "" "Revision = ledpixelController" {  } {  } 0 0 "Revision = ledpixelController" 0 0 "Fitter" 0 0 1513712311013 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1513712311231 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1513712311231 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ledpixelController EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"ledpixelController\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1513712311345 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513712311403 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513712311403 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|ram_block1a0 " "Atom \"ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1513712311452 "|ledPixelController|ws281xController:controller:0:ws281x|dualPortedRam:dataBuffer|altsyncram:altsyncram_component|altsyncram_7vn3:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1513712311452 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1513712311624 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1513712311630 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513712311912 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513712311912 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513712311912 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1513712311912 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/projects/" { { 0 { 0 ""} 0 36825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513712311941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/projects/" { { 0 { 0 ""} 0 36827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513712311941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/projects/" { { 0 { 0 ""} 0 36829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513712311941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/projects/" { { 0 { 0 ""} 0 36831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513712311941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/projects/" { { 0 { 0 ""} 0 36833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513712311941 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1513712311941 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1513712311947 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1513712312135 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "68 68 " "No exact pin location assignment(s) for 68 pins of 68 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1513712312791 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ledpixelController.sdc " "Synopsys Design Constraints File file not found: 'ledpixelController.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1513712313823 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1513712313823 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1513712314015 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1513712314016 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1513712314018 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513712315224 ""}  } { { "vhdl/ledpixelcontroller.vhd" "" { Text "D:/intelFPGA_lite/17.1/projects/vhdl/ledpixelcontroller.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/projects/" { { 0 { 0 ""} 0 36787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513712315224 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "w5500:w5500_inst\|sclk_i  " "Automatically promoted node w5500:w5500_inst\|sclk_i " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513712315225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "w5500:w5500_inst\|sclk_i~0 " "Destination node w5500:w5500_inst\|sclk_i~0" {  } { { "vhdl/w5500.vhd" "" { Text "D:/intelFPGA_lite/17.1/projects/vhdl/w5500.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/projects/" { { 0 { 0 ""} 0 19855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513712315225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sclk~output " "Destination node sclk~output" {  } { { "vhdl/ledpixelcontroller.vhd" "" { Text "D:/intelFPGA_lite/17.1/projects/vhdl/ledpixelcontroller.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/projects/" { { 0 { 0 ""} 0 36753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513712315225 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1513712315225 ""}  } { { "vhdl/w5500.vhd" "" { Text "D:/intelFPGA_lite/17.1/projects/vhdl/w5500.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/projects/" { { 0 { 0 ""} 0 1637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513712315225 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rst_n~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513712315225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ws281xController:\\controller:0:ws281x\|bitcounter\[30\]~40 " "Destination node ws281xController:\\controller:0:ws281x\|bitcounter\[30\]~40" {  } { { "vhdl/ws281xController.vhd" "" { Text "D:/intelFPGA_lite/17.1/projects/vhdl/ws281xController.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/projects/" { { 0 { 0 ""} 0 14448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513712315225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ws281xController:\\controller:0:ws281x\|readAddress_i\[30\]~93 " "Destination node ws281xController:\\controller:0:ws281x\|readAddress_i\[30\]~93" {  } { { "vhdl/ws281xController.vhd" "" { Text "D:/intelFPGA_lite/17.1/projects/vhdl/ws281xController.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/projects/" { { 0 { 0 ""} 0 14566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513712315225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ws281xController:\\controller:0:ws281x\|ledBufRegister\[0\]~1 " "Destination node ws281xController:\\controller:0:ws281x\|ledBufRegister\[0\]~1" {  } { { "vhdl/ws281xController.vhd" "" { Text "D:/intelFPGA_lite/17.1/projects/vhdl/ws281xController.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/projects/" { { 0 { 0 ""} 0 14568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513712315225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ws281xController:\\controller:1:ws281x\|bitcounter\[30\]~40 " "Destination node ws281xController:\\controller:1:ws281x\|bitcounter\[30\]~40" {  } { { "vhdl/ws281xController.vhd" "" { Text "D:/intelFPGA_lite/17.1/projects/vhdl/ws281xController.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/projects/" { { 0 { 0 ""} 0 14582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513712315225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ws281xController:\\controller:1:ws281x\|readAddress_i\[30\]~93 " "Destination node ws281xController:\\controller:1:ws281x\|readAddress_i\[30\]~93" {  } { { "vhdl/ws281xController.vhd" "" { Text "D:/intelFPGA_lite/17.1/projects/vhdl/ws281xController.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/projects/" { { 0 { 0 ""} 0 14700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513712315225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ws281xController:\\controller:1:ws281x\|ledBufRegister\[0\]~1 " "Destination node ws281xController:\\controller:1:ws281x\|ledBufRegister\[0\]~1" {  } { { "vhdl/ws281xController.vhd" "" { Text "D:/intelFPGA_lite/17.1/projects/vhdl/ws281xController.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/projects/" { { 0 { 0 ""} 0 14702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513712315225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ws281xController:\\controller:2:ws281x\|bitcounter\[30\]~40 " "Destination node ws281xController:\\controller:2:ws281x\|bitcounter\[30\]~40" {  } { { "vhdl/ws281xController.vhd" "" { Text "D:/intelFPGA_lite/17.1/projects/vhdl/ws281xController.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/projects/" { { 0 { 0 ""} 0 14718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513712315225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ws281xController:\\controller:2:ws281x\|readAddress_i\[30\]~93 " "Destination node ws281xController:\\controller:2:ws281x\|readAddress_i\[30\]~93" {  } { { "vhdl/ws281xController.vhd" "" { Text "D:/intelFPGA_lite/17.1/projects/vhdl/ws281xController.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/projects/" { { 0 { 0 ""} 0 14836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513712315225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ws281xController:\\controller:2:ws281x\|ledBufRegister\[0\]~1 " "Destination node ws281xController:\\controller:2:ws281x\|ledBufRegister\[0\]~1" {  } { { "vhdl/ws281xController.vhd" "" { Text "D:/intelFPGA_lite/17.1/projects/vhdl/ws281xController.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/projects/" { { 0 { 0 ""} 0 14838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513712315225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ws281xController:\\controller:3:ws281x\|bitcounter\[30\]~40 " "Destination node ws281xController:\\controller:3:ws281x\|bitcounter\[30\]~40" {  } { { "vhdl/ws281xController.vhd" "" { Text "D:/intelFPGA_lite/17.1/projects/vhdl/ws281xController.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/projects/" { { 0 { 0 ""} 0 14854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513712315225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1513712315225 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1513712315225 ""}  } { { "vhdl/ledpixelcontroller.vhd" "" { Text "D:/intelFPGA_lite/17.1/projects/vhdl/ledpixelcontroller.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/projects/" { { 0 { 0 ""} 0 36788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513712315225 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1513712316548 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513712316563 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513712316563 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513712316582 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513712316609 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1513712316635 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1513712316636 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1513712316649 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1513712317336 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1513712317351 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1513712317351 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "66 unused 2.5V 32 34 0 " "Number of I/O pins in group: 66 (unused VREF, 2.5V VCCIO, 32 input, 34 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1513712317366 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1513712317366 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1513712317366 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513712317366 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513712317366 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513712317366 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513712317366 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513712317366 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513712317366 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513712317366 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513712317366 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1513712317366 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1513712317366 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513712317777 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1513712317799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1513712319177 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "46 M9K " "Selected device has 46 RAM location(s) of type M9K.  However, the current design needs more than 46 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M9K " "List of RAM cells constrained to M9K locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\] " "Node \"ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\] " "Node \"ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\] " "Node \"ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\] " "Node \"ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\] " "Node \"ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\] " "Node \"ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\] " "Node \"ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\] " "Node \"ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\] " "Node \"ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\] " "Node \"ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\] " "Node \"ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\] " "Node \"ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\] " "Node \"ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\] " "Node \"ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\] " "Node \"ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\] " "Node \"ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\] " "Node \"ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\] " "Node \"ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\] " "Node \"ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\] " "Node \"ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\] " "Node \"ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\] " "Node \"ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\] " "Node \"ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\] " "Node \"ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:0:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\] " "Node \"ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\] " "Node \"ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\] " "Node \"ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\] " "Node \"ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\] " "Node \"ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\] " "Node \"ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\] " "Node \"ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\] " "Node \"ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\] " "Node \"ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\] " "Node \"ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\] " "Node \"ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\] " "Node \"ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\] " "Node \"ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\] " "Node \"ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\] " "Node \"ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\] " "Node \"ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\] " "Node \"ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\] " "Node \"ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\] " "Node \"ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\] " "Node \"ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\] " "Node \"ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\] " "Node \"ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\] " "Node \"ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\] " "Node \"ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:1:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\] " "Node \"ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\] " "Node \"ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\] " "Node \"ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\] " "Node \"ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\] " "Node \"ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\] " "Node \"ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\] " "Node \"ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\] " "Node \"ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\] " "Node \"ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\] " "Node \"ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\] " "Node \"ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\] " "Node \"ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\] " "Node \"ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\] " "Node \"ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\] " "Node \"ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\] " "Node \"ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\] " "Node \"ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\] " "Node \"ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\] " "Node \"ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\] " "Node \"ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\] " "Node \"ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\] " "Node \"ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\] " "Node \"ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\] " "Node \"ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:2:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\] " "Node \"ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\] " "Node \"ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\] " "Node \"ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\] " "Node \"ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\] " "Node \"ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\] " "Node \"ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\] " "Node \"ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\] " "Node \"ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\] " "Node \"ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\] " "Node \"ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\] " "Node \"ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\] " "Node \"ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\] " "Node \"ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\] " "Node \"ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\] " "Node \"ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\] " "Node \"ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\] " "Node \"ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\] " "Node \"ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\] " "Node \"ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\] " "Node \"ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\] " "Node \"ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\] " "Node \"ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\] " "Node \"ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\] " "Node \"ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:3:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\] " "Node \"ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\] " "Node \"ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\] " "Node \"ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\] " "Node \"ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\] " "Node \"ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\] " "Node \"ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\] " "Node \"ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\] " "Node \"ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\] " "Node \"ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\] " "Node \"ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\] " "Node \"ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\] " "Node \"ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\] " "Node \"ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\] " "Node \"ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\] " "Node \"ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\] " "Node \"ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\] " "Node \"ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\] " "Node \"ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\] " "Node \"ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\] " "Node \"ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\] " "Node \"ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\] " "Node \"ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\] " "Node \"ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\] " "Node \"ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:4:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\] " "Node \"ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\] " "Node \"ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\] " "Node \"ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\] " "Node \"ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\] " "Node \"ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\] " "Node \"ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\] " "Node \"ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\] " "Node \"ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\] " "Node \"ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\] " "Node \"ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\] " "Node \"ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\] " "Node \"ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\] " "Node \"ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\] " "Node \"ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\] " "Node \"ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\] " "Node \"ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\] " "Node \"ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\] " "Node \"ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\] " "Node \"ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\] " "Node \"ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\] " "Node \"ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\] " "Node \"ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\] " "Node \"ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\] " "Node \"ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:5:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\] " "Node \"ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\] " "Node \"ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\] " "Node \"ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\] " "Node \"ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\] " "Node \"ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\] " "Node \"ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\] " "Node \"ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\] " "Node \"ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\] " "Node \"ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\] " "Node \"ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\] " "Node \"ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\] " "Node \"ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\] " "Node \"ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\] " "Node \"ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\] " "Node \"ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\] " "Node \"ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\] " "Node \"ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\] " "Node \"ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\] " "Node \"ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\] " "Node \"ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\] " "Node \"ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\] " "Node \"ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\] " "Node \"ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\] " "Node \"ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:6:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\] " "Node \"ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\] " "Node \"ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\] " "Node \"ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\] " "Node \"ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\] " "Node \"ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\] " "Node \"ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\] " "Node \"ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\] " "Node \"ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\] " "Node \"ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\] " "Node \"ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\] " "Node \"ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\] " "Node \"ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\] " "Node \"ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\] " "Node \"ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\] " "Node \"ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\] " "Node \"ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\] " "Node \"ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\] " "Node \"ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\] " "Node \"ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\] " "Node \"ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\] " "Node \"ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\] " "Node \"ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\] " "Node \"ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\] " "Node \"ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:7:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\] " "Node \"ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\] " "Node \"ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\] " "Node \"ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\] " "Node \"ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\] " "Node \"ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\] " "Node \"ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\] " "Node \"ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\] " "Node \"ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\] " "Node \"ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\] " "Node \"ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\] " "Node \"ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\] " "Node \"ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\] " "Node \"ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\] " "Node \"ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\] " "Node \"ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\] " "Node \"ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\] " "Node \"ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\] " "Node \"ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\] " "Node \"ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\] " "Node \"ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\] " "Node \"ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\] " "Node \"ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\] " "Node \"ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\] " "Node \"ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:8:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\] " "Node \"ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\] " "Node \"ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\] " "Node \"ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\] " "Node \"ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\] " "Node \"ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\] " "Node \"ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\] " "Node \"ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\] " "Node \"ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\] " "Node \"ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\] " "Node \"ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\] " "Node \"ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\] " "Node \"ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\] " "Node \"ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\] " "Node \"ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\] " "Node \"ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\] " "Node \"ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\] " "Node \"ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\] " "Node \"ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\] " "Node \"ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\] " "Node \"ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\] " "Node \"ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\] " "Node \"ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\] " "Node \"ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\] " "Node \"ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:9:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\] " "Node \"ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\] " "Node \"ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\] " "Node \"ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\] " "Node \"ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\] " "Node \"ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\] " "Node \"ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\] " "Node \"ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\] " "Node \"ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\] " "Node \"ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\] " "Node \"ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\] " "Node \"ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\] " "Node \"ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\] " "Node \"ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\] " "Node \"ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\] " "Node \"ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\] " "Node \"ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\] " "Node \"ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\] " "Node \"ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\] " "Node \"ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\] " "Node \"ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\] " "Node \"ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\] " "Node \"ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\] " "Node \"ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\] " "Node \"ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:10:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\] " "Node \"ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\] " "Node \"ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\] " "Node \"ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\] " "Node \"ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\] " "Node \"ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\] " "Node \"ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\] " "Node \"ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\] " "Node \"ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\] " "Node \"ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\] " "Node \"ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\] " "Node \"ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\] " "Node \"ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\] " "Node \"ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\] " "Node \"ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\] " "Node \"ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\] " "Node \"ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\] " "Node \"ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\] " "Node \"ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\] " "Node \"ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\] " "Node \"ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\] " "Node \"ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\] " "Node \"ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\] " "Node \"ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\] " "Node \"ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:11:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\] " "Node \"ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\] " "Node \"ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\] " "Node \"ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\] " "Node \"ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\] " "Node \"ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\] " "Node \"ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\] " "Node \"ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\] " "Node \"ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\] " "Node \"ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\] " "Node \"ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\] " "Node \"ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\] " "Node \"ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\] " "Node \"ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\] " "Node \"ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\] " "Node \"ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\] " "Node \"ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\] " "Node \"ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\] " "Node \"ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\] " "Node \"ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\] " "Node \"ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\] " "Node \"ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\] " "Node \"ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\] " "Node \"ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\] " "Node \"ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:12:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\] " "Node \"ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\] " "Node \"ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\] " "Node \"ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\] " "Node \"ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\] " "Node \"ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\] " "Node \"ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\] " "Node \"ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\] " "Node \"ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\] " "Node \"ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\] " "Node \"ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\] " "Node \"ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\] " "Node \"ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\] " "Node \"ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\] " "Node \"ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\] " "Node \"ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\] " "Node \"ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\] " "Node \"ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\] " "Node \"ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\] " "Node \"ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\] " "Node \"ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\] " "Node \"ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\] " "Node \"ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\] " "Node \"ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\] " "Node \"ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:13:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\] " "Node \"ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\] " "Node \"ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\] " "Node \"ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\] " "Node \"ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\] " "Node \"ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\] " "Node \"ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\] " "Node \"ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\] " "Node \"ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\] " "Node \"ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\] " "Node \"ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\] " "Node \"ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\] " "Node \"ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\] " "Node \"ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\] " "Node \"ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\] " "Node \"ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\] " "Node \"ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\] " "Node \"ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\] " "Node \"ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\] " "Node \"ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\] " "Node \"ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\] " "Node \"ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\] " "Node \"ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\] " "Node \"ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\] " "Node \"ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:14:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\] " "Node \"ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\] " "Node \"ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\] " "Node \"ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\] " "Node \"ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\] " "Node \"ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\] " "Node \"ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\] " "Node \"ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\] " "Node \"ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\] " "Node \"ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\] " "Node \"ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\] " "Node \"ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\] " "Node \"ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\] " "Node \"ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\] " "Node \"ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\] " "Node \"ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\] " "Node \"ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\] " "Node \"ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\] " "Node \"ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\] " "Node \"ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\] " "Node \"ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\] " "Node \"ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\] " "Node \"ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\] " "Node \"ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\] " "Node \"ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:15:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\] " "Node \"ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\] " "Node \"ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\] " "Node \"ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\] " "Node \"ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\] " "Node \"ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\] " "Node \"ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\] " "Node \"ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\] " "Node \"ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\] " "Node \"ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\] " "Node \"ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\] " "Node \"ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\] " "Node \"ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\] " "Node \"ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\] " "Node \"ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\] " "Node \"ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\] " "Node \"ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\] " "Node \"ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\] " "Node \"ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\] " "Node \"ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\] " "Node \"ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\] " "Node \"ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\] " "Node \"ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\] " "Node \"ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\] " "Node \"ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:16:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\] " "Node \"ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\] " "Node \"ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\] " "Node \"ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\] " "Node \"ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\] " "Node \"ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\] " "Node \"ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\] " "Node \"ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\] " "Node \"ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\] " "Node \"ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\] " "Node \"ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\] " "Node \"ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\] " "Node \"ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\] " "Node \"ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\] " "Node \"ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\] " "Node \"ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\] " "Node \"ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\] " "Node \"ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\] " "Node \"ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\] " "Node \"ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\] " "Node \"ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\] " "Node \"ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\] " "Node \"ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\] " "Node \"ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\] " "Node \"ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:17:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\] " "Node \"ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\] " "Node \"ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\] " "Node \"ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\] " "Node \"ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\] " "Node \"ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\] " "Node \"ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\] " "Node \"ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\] " "Node \"ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\] " "Node \"ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\] " "Node \"ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\] " "Node \"ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\] " "Node \"ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\] " "Node \"ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\] " "Node \"ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\] " "Node \"ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\] " "Node \"ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\] " "Node \"ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\] " "Node \"ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\] " "Node \"ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\] " "Node \"ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\] " "Node \"ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\] " "Node \"ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\] " "Node \"ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\] " "Node \"ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:18:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\] " "Node \"ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\] " "Node \"ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\] " "Node \"ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\] " "Node \"ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\] " "Node \"ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\] " "Node \"ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\] " "Node \"ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\] " "Node \"ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\] " "Node \"ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\] " "Node \"ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\] " "Node \"ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\] " "Node \"ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\] " "Node \"ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\] " "Node \"ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\] " "Node \"ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\] " "Node \"ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\] " "Node \"ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\] " "Node \"ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\] " "Node \"ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\] " "Node \"ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\] " "Node \"ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\] " "Node \"ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\] " "Node \"ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\] " "Node \"ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:19:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\] " "Node \"ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\] " "Node \"ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\] " "Node \"ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\] " "Node \"ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\] " "Node \"ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\] " "Node \"ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\] " "Node \"ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\] " "Node \"ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\] " "Node \"ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\] " "Node \"ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\] " "Node \"ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\] " "Node \"ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\] " "Node \"ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\] " "Node \"ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\] " "Node \"ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\] " "Node \"ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\] " "Node \"ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\] " "Node \"ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\] " "Node \"ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\] " "Node \"ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\] " "Node \"ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\] " "Node \"ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\] " "Node \"ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\] " "Node \"ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:20:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\] " "Node \"ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\] " "Node \"ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\] " "Node \"ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\] " "Node \"ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\] " "Node \"ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\] " "Node \"ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\] " "Node \"ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\] " "Node \"ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\] " "Node \"ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\] " "Node \"ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\] " "Node \"ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\] " "Node \"ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\] " "Node \"ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\] " "Node \"ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\] " "Node \"ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\] " "Node \"ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\] " "Node \"ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\] " "Node \"ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\] " "Node \"ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\] " "Node \"ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\] " "Node \"ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\] " "Node \"ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\] " "Node \"ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\] " "Node \"ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:21:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\] " "Node \"ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\] " "Node \"ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\] " "Node \"ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\] " "Node \"ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\] " "Node \"ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\] " "Node \"ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\] " "Node \"ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\] " "Node \"ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\] " "Node \"ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\] " "Node \"ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\] " "Node \"ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\] " "Node \"ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\] " "Node \"ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\] " "Node \"ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\] " "Node \"ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\] " "Node \"ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\] " "Node \"ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\] " "Node \"ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\] " "Node \"ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\] " "Node \"ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\] " "Node \"ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\] " "Node \"ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\] " "Node \"ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\] " "Node \"ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:22:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\] " "Node \"ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\] " "Node \"ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\] " "Node \"ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\] " "Node \"ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\] " "Node \"ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\] " "Node \"ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\] " "Node \"ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\] " "Node \"ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\] " "Node \"ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\] " "Node \"ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\] " "Node \"ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\] " "Node \"ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\] " "Node \"ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\] " "Node \"ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\] " "Node \"ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\] " "Node \"ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\] " "Node \"ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\] " "Node \"ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\] " "Node \"ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\] " "Node \"ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\] " "Node \"ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\] " "Node \"ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\] " "Node \"ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\] " "Node \"ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:23:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\] " "Node \"ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\] " "Node \"ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\] " "Node \"ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\] " "Node \"ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\] " "Node \"ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\] " "Node \"ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\] " "Node \"ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\] " "Node \"ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\] " "Node \"ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\] " "Node \"ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\] " "Node \"ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\] " "Node \"ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\] " "Node \"ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\] " "Node \"ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\] " "Node \"ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\] " "Node \"ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\] " "Node \"ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\] " "Node \"ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\] " "Node \"ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\] " "Node \"ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\] " "Node \"ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\] " "Node \"ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\] " "Node \"ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\] " "Node \"ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:24:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\] " "Node \"ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\] " "Node \"ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\] " "Node \"ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\] " "Node \"ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\] " "Node \"ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\] " "Node \"ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\] " "Node \"ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\] " "Node \"ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\] " "Node \"ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\] " "Node \"ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\] " "Node \"ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\] " "Node \"ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\] " "Node \"ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\] " "Node \"ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\] " "Node \"ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\] " "Node \"ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\] " "Node \"ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\] " "Node \"ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\] " "Node \"ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\] " "Node \"ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\] " "Node \"ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\] " "Node \"ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\] " "Node \"ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\] " "Node \"ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:25:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\] " "Node \"ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\] " "Node \"ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\] " "Node \"ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\] " "Node \"ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\] " "Node \"ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\] " "Node \"ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\] " "Node \"ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\] " "Node \"ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\] " "Node \"ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\] " "Node \"ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\] " "Node \"ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\] " "Node \"ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\] " "Node \"ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\] " "Node \"ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\] " "Node \"ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\] " "Node \"ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\] " "Node \"ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\] " "Node \"ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\] " "Node \"ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\] " "Node \"ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\] " "Node \"ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\] " "Node \"ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\] " "Node \"ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\] " "Node \"ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:26:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\] " "Node \"ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\] " "Node \"ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\] " "Node \"ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\] " "Node \"ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\] " "Node \"ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\] " "Node \"ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\] " "Node \"ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\] " "Node \"ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\] " "Node \"ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\] " "Node \"ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\] " "Node \"ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\] " "Node \"ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\] " "Node \"ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\] " "Node \"ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\] " "Node \"ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\] " "Node \"ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\] " "Node \"ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\] " "Node \"ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\] " "Node \"ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\] " "Node \"ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\] " "Node \"ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\] " "Node \"ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\] " "Node \"ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\] " "Node \"ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:27:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\] " "Node \"ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\] " "Node \"ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\] " "Node \"ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\] " "Node \"ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\] " "Node \"ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\] " "Node \"ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\] " "Node \"ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\] " "Node \"ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\] " "Node \"ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\] " "Node \"ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\] " "Node \"ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\] " "Node \"ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\] " "Node \"ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\] " "Node \"ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\] " "Node \"ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\] " "Node \"ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\] " "Node \"ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\] " "Node \"ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\] " "Node \"ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\] " "Node \"ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\] " "Node \"ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\] " "Node \"ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\] " "Node \"ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\] " "Node \"ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:28:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\] " "Node \"ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\] " "Node \"ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\] " "Node \"ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\] " "Node \"ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\] " "Node \"ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\] " "Node \"ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\] " "Node \"ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\] " "Node \"ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\] " "Node \"ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\] " "Node \"ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\] " "Node \"ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\] " "Node \"ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\] " "Node \"ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\] " "Node \"ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\] " "Node \"ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\] " "Node \"ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\] " "Node \"ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\] " "Node \"ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\] " "Node \"ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\] " "Node \"ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\] " "Node \"ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\] " "Node \"ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\] " "Node \"ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\] " "Node \"ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:29:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\] " "Node \"ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\] " "Node \"ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\] " "Node \"ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\] " "Node \"ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\] " "Node \"ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\] " "Node \"ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\] " "Node \"ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\] " "Node \"ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\] " "Node \"ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\] " "Node \"ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\] " "Node \"ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\] " "Node \"ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\] " "Node \"ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\] " "Node \"ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\] " "Node \"ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\] " "Node \"ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\] " "Node \"ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\] " "Node \"ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\] " "Node \"ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\] " "Node \"ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\] " "Node \"ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\] " "Node \"ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\] " "Node \"ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\] " "Node \"ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:30:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\] " "Node \"ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\] " "Node \"ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\] " "Node \"ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\] " "Node \"ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\] " "Node \"ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\] " "Node \"ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\] " "Node \"ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\] " "Node \"ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\] " "Node \"ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\] " "Node \"ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\] " "Node \"ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\] " "Node \"ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\] " "Node \"ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\] " "Node \"ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\] " "Node \"ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\] " "Node \"ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\] " "Node \"ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\] " "Node \"ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\] " "Node \"ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\] " "Node \"ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\] " "Node \"ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\] " "Node \"ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\] " "Node \"ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\] " "Node \"ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_7vn3.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/db/altsyncram_7vn3.tdf" 33 2 0 } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ws281xController:\\controller:31:ws281x\|dualPortedRam:dataBuffer\|altsyncram:altsyncram_component\|altsyncram_7vn3:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513712319521 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Design Software" 0 -1 1513712319521 ""}  } { { "d:/intelfpga_lite/17.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "D:/intelFPGA_lite/17.1/projects/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1513712319521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513712319575 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.18 " "Total time spent on timing analysis during the Fitter is 0.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1513712319575 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1513712331725 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/17.1/projects/output_files/ledpixelController.fit.smsg " "Generated suppressed messages file D:/intelFPGA_lite/17.1/projects/output_files/ledpixelController.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1513712332224 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1279 " "Peak virtual memory: 1279 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513712332468 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 19 20:38:52 2017 " "Processing ended: Tue Dec 19 20:38:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513712332468 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513712332468 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513712332468 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1513712332468 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 4 s 10 s " "Quartus Prime Flow was unsuccessful. 4 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1513712333260 ""}
