
---------- Begin Simulation Statistics ----------
final_tick                                13016349478                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 198933                       # Simulator instruction rate (inst/s)
host_mem_usage                                 660508                       # Number of bytes of host memory used
host_op_rate                                   323299                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   100.54                       # Real time elapsed on the host
host_tick_rate                              129469278                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000001                       # Number of instructions simulated
sim_ops                                      32503269                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013016                       # Number of seconds simulated
sim_ticks                                 13016349478                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  15213206                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 20292051                       # number of cc regfile writes
system.cpu.committedInsts                    20000001                       # Number of Instructions Simulated
system.cpu.committedOps                      32503269                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.341070                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.341070                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                      1162                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      453                       # number of floating regfile writes
system.cpu.idleCycles                           57860                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  586                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2535463                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.704371                       # Inst execution rate
system.cpu.iew.exec_refs                      5075793                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2537777                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   58048                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2538399                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 22                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 9                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2538264                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            32983908                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2538016                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               828                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              32979650                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      8                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1800                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2963                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1807                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             22                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          538                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             48                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  42098972                       # num instructions consuming a value
system.cpu.iew.wb_count                      32942586                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.640940                       # average fanout of values written-back
system.cpu.iew.wb_producers                  26982907                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.703580                       # insts written-back per cycle
system.cpu.iew.wb_sent                       32979407                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 49478128                       # number of integer regfile reads
system.cpu.int_regfile_writes                27905664                       # number of integer regfile writes
system.cpu.ipc                               0.427155                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.427155                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               251      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              27903628     84.61%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   26      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    85      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  23      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  120      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  117      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 163      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2538014      7.70%     92.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2537747      7.69%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             130      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            171      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               32980481                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     803                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1577                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          737                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1085                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1723212                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.052249                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1723155    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     12      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     7      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      4      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    20      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 7      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               34702639                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          114446195                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     32941849                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          33463457                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   32983848                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  32980481                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  60                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          480615                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                59                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             59                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       161669                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      46763542                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.705261                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.950558                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            40448069     86.49%     86.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              618851      1.32%     87.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              469724      1.00%     88.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              467130      1.00%     89.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              469569      1.00%     90.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              318187      0.68%     91.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1584627      3.39%     94.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2055261      4.40%     99.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              332124      0.71%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        46763542                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.704389                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.loadValPred.constant_verification_unit.constLoadHits      1264166                       # Number of loads marked constant that hit in the CVU CAM
system.cpu.loadValPred.constant_verification_unit.constLoadMisses      1264340                       # Number of loads marked constant that missed in the CVU CAM
system.cpu.loadValPred.constant_verification_unit.numCAMReplacements       966500                       # Number of CVU CAM entries replaced
system.cpu.loadValPred.constant_verification_unit.numLoadAccesses      2528506                       # Number of loads marked constant which accessed the CVU
system.cpu.loadValPred.constant_verification_unit.numStoreAccesses      2501139                       # Number of store instructions which accessed the CVU
system.cpu.loadValPred.constant_verification_unit.numStoreHits           67                       # Number of stores that hit in the CVU CAM
system.cpu.loadValPred.constant_verification_unit.numStoreMisses      2501072                       # Number of stores that missed in the CVU CAM
system.cpu.loadValPred.numConstLoads          1264263                       # Number of loads classified as constant
system.cpu.loadValPred.numConstLoadsCorrect      1264166                       # Number of constant loads correctly predicted
system.cpu.loadValPred.numConstLoadsMispredicted      1264340                       # Number of constant loads incorrectly predicted
system.cpu.loadValPred.numConstValOne               3                       # Number of constant loads with value 1
system.cpu.loadValPred.numConstValZero             41                       # Number of constant loads with value 0
system.cpu.loadValPred.numPredictableLoads       356602                       # Number of loads classified as predictable
system.cpu.loadValPred.numPredictableLoadsCorrect       356465                       # Number of loads correctly classified as predictable
system.cpu.loadValPred.numPredictableLoadsIncorrect           68                       # Number of loads incorrectly classified as predictable
system.cpu.loadValPred.totalLoads             2538399                       # Total loads processed by the Load value predictor
system.cpu.memDep0.conflictingLoads                42                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               38                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2538399                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2538264                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10150004                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.numCycles                         46821402                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             297                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       152310                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        309123                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       155904                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          407                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       312726                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            407                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                528                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       152219                       # Transaction distribution
system.membus.trans_dist::CleanEvict               91                       # Transaction distribution
system.membus.trans_dist::ReadExReq            156285                       # Transaction distribution
system.membus.trans_dist::ReadExResp           156285                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           528                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       465936                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       465936                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 465936                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     19778048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     19778048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                19778048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            156813                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156813    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              156813                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1060326712                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               8.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          828930168                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13016349478                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               537                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       308023                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           40                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             558                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           156285                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          156285                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           446                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           91                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          932                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       468616                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                469548                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        31104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     19979520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               20010624                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          152717                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9742016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           309539                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001331                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.036459                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 309127     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    412      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             309539                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          173587092                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         130417861                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            371964                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13016349478                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    7                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        8                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   7                       # number of overall hits
system.l2.overall_hits::.cpu.data                   1                       # number of overall hits
system.l2.overall_hits::total                       8                       # number of overall hits
system.l2.demand_misses::.cpu.inst                439                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             156375                       # number of demand (read+write) misses
system.l2.demand_misses::total                 156814                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               439                       # number of overall misses
system.l2.overall_misses::.cpu.data            156375                       # number of overall misses
system.l2.overall_misses::total                156814                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     30511056                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11279142768                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11309653824                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     30511056                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11279142768                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11309653824                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              446                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           156376                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               156822                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             446                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          156376                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              156822                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.984305                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999994                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999949                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.984305                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999994                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999949                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69501.266515                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72128.810667                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72121.454870                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69501.266515                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72128.810667                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72121.454870                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              152219                       # number of writebacks
system.l2.writebacks::total                    152219                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        156374                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            156813                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       156374                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           156813                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28013014                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10388031818                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10416044832                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28013014                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10388031818                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10416044832                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.984305                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999987                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999943                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.984305                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999987                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999943                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63810.965831                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66430.684244                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66423.350309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63810.965831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66430.684244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66423.350309                       # average overall mshr miss latency
system.l2.replacements                         152717                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       155804                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           155804                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       155804                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       155804                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           40                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               40                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           40                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           40                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data          156285                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              156285                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11271644552                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11271644552                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        156285                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            156285                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72122.369722                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72122.369722                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       156285                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         156285                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10381091916                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10381091916                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66424.109262                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66424.109262                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          439                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              439                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     30511056                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     30511056                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          446                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            446                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.984305                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984305                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69501.266515                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69501.266515                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          439                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          439                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28013014                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28013014                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.984305                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984305                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63810.965831                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63810.965831                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           90                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              90                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7498216                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7498216                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           91                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            91                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.989011                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.989011                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83313.511111                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83313.511111                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           89                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           89                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6939902                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6939902                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.978022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.978022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77976.426966                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77976.426966                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13016349478                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4052.067690                       # Cycle average of tags in use
system.l2.tags.total_refs                      312720                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    156813                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.994222                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         9.143582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4042.924107                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.002232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.987042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989274                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1077                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2897                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2658581                       # Number of tag accesses
system.l2.tags.data_accesses                  2658581                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13016349478                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples    152219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    156374.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000044392404                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9511                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9511                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              459325                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             142860                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156813                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     152219                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156813                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   152219                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.60                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156813                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               152219                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  156551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9511                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.486384                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.019714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     44.835535                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          9510     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9511                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9511                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001577                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.068770                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9506     99.95%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9511                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                10036032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9742016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    771.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    748.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   13016335300                       # Total gap between requests
system.mem_ctrls.avgGap                      42119.70                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        28096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     10007936                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      9740224                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2158516.106799940579                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 768874254.407138705254                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 748306890.227767109871                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          439                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       156374                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       152219                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     11866126                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4642941122                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 313048799276                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27029.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29691.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2056568.49                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        28096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     10007936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      10036032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        28096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        28096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9742016                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9742016                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          439                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       156374                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         156813                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       152219                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        152219                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2158516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    768874254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        771032771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2158516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2158516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    748444563                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       748444563                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    748444563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2158516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    768874254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1519477334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               156813                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              152191                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         9892                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         9880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         9874                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         9895                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         9851                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         9767                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         9735                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         9755                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         9739                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         9735                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         9808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         9783                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         9791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         9799                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         9754                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         9755                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         9600                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         9600                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9600                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         9597                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         9472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         9472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         9513                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9497                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9483                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9496                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9476                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9497                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1714563498                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             784065000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         4654807248                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10933.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29683.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              144210                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             141391                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.96                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.90                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        23402                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   845.042304                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   714.668369                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   318.248724                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          601      2.57%      2.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2634     11.26%     13.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          389      1.66%     15.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          408      1.74%     17.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          425      1.82%     19.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          491      2.10%     21.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1266      5.41%     26.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1585      6.77%     33.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        15603     66.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        23402                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              10036032                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            9740224                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              771.032771                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              748.306890                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   11.87                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy        83395200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        44325600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      558090960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     396229320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1027063440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3133983690                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   2359134240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    7602222450                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   584.051808                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   6029664016                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    434460000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   6552225462                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy        83702220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        44484990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      561553860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     398207700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1027063440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3150507990                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   2345219040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    7610739240                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   584.706123                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   5992810604                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    434460000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   6589078874                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  13016349478                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13016349478                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       278                       # Clock period in ticks
system.cpu.rename.squashCycles                   2963                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   950430                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  938156                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            435                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3838424                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              41033134                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               32986234                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  7326                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    116                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents               40720576                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            48205902                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    73589631                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 48216865                       # Number of integer rename lookups
system.cpu.rename.fpLookups                      1350                       # Number of floating rename lookups
system.cpu.rename.committedMaps              47499393                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   706441                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      12                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  11                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3725475                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13016349478                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13016349478                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         2034                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             2034                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         2034                       # number of overall hits
system.cpu.icache.overall_hits::total            2034                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          607                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            607                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          607                       # number of overall misses
system.cpu.icache.overall_misses::total           607                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     40760916                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40760916                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40760916                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40760916                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         2641                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2641                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         2641                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2641                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.229837                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.229837                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.229837                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.229837                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67151.426689                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67151.426689                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67151.426689                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67151.426689                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu.icache.writebacks::total                40                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          161                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          161                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          161                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          161                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          446                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          446                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          446                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          446                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     30927500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30927500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     30927500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30927500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.168875                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.168875                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.168875                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.168875                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69344.170404                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69344.170404                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69344.170404                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69344.170404                       # average overall mshr miss latency
system.cpu.icache.replacements                     40                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         2034                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            2034                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          607                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           607                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40760916                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40760916                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         2641                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2641                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.229837                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.229837                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67151.426689                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67151.426689                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          161                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          161                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          446                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          446                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     30927500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30927500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.168875                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.168875                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69344.170404                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69344.170404                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13016349478                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           405.559167                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2480                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               446                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.560538                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82844                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   405.559167                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.792108                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.792108                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             21574                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            21574                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13016349478                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                 20000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                   32503269                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.lsq0.forwLoads                         120                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   37878                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  22                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  37721                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    2                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     2537996                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2537778                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            55                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         39064                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13016349478                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4448                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13016349478                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13016349478                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                        2676                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            89                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13016349478                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   640070                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              41971698                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2918432                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1230379                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                   2963                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2536633                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   227                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               33002264                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  1110                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         77313927                       # The number of ROB reads
system.cpu.rob.writes                        66027743                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      3617685                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3617685                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3617685                       # number of overall hits
system.cpu.dcache.overall_hits::total         3617685                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       156497                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         156497                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       156497                       # number of overall misses
system.cpu.dcache.overall_misses::total        156497                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  11504685835                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11504685835                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11504685835                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11504685835                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3774182                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3774182                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3774182                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3774182                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.041465                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041465                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.041465                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041465                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73513.778763                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73513.778763                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73513.778763                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73513.778763                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1199                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    92.230769                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       155804                       # number of writebacks
system.cpu.dcache.writebacks::total            155804                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          121                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          121                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          121                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          121                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       156376                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       156376                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       156376                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       156376                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  11409569804                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11409569804                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  11409569804                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11409569804                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041433                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041433                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041433                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041433                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72962.409858                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72962.409858                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72962.409858                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72962.409858                       # average overall mshr miss latency
system.cpu.dcache.replacements                 155864                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1273458                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1273458                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          210                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           210                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     15717564                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15717564                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1273668                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1273668                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000165                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000165                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74845.542857                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74845.542857                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          119                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          119                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           91                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           91                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7583006                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7583006                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 83329.736264                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83329.736264                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2344227                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2344227                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       156287                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       156287                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  11488968271                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11488968271                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2500514                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2500514                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062502                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062502                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73511.989295                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73511.989295                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       156285                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       156285                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  11401986798                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11401986798                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062501                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062501                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72956.373280                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72956.373280                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13016349478                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.837486                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3774061                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            156376                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.134528                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            160962                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.837486                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997729                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997729                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          389                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          30349832                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         30349832                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13016349478                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  13016349478                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2549057                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2547955                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               683                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2546939                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2546249                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.972909                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     349                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             147                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  7                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              140                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           66                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          480383                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               490                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     46703143                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.695955                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.999004                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        40626289     86.99%     86.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          313849      0.67%     87.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          757477      1.62%     89.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          767248      1.64%     90.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4             522      0.00%     90.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1737904      3.72%     94.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          158804      0.34%     94.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7             110      0.00%     94.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2340940      5.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     46703143                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             20000001                       # Number of instructions committed
system.cpu.commit.opsCommitted               32503269                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     5001060                       # Number of memory references committed
system.cpu.commit.loads                       2500519                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2500713                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                        647                       # Number of committed floating point instructions.
system.cpu.commit.integer                    32502883                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   153                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass           83      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     27501660     84.61%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           23      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           77      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd           19      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           92      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          100      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          149      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2500431      7.69%     92.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      2500379      7.69%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead           88      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite          162      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     32503269                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2340940                       # number cycles where commit BW limit reached
system.cpu.fetch.icacheStallCycles              23830                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       20380717                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2549057                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2546605                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      46736298                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                    6372                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                   34                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           193                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                      2641                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   372                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           46763542                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.708316                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.066170                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 41362216     88.45%     88.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                      267      0.00%     88.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   305336      0.65%     89.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   305345      0.65%     89.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                     2832      0.01%     89.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2233244      4.78%     94.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                     5202      0.01%     94.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                     5185      0.01%     94.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2543915      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             46763542                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.054442                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.435286                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
