	component nios2_system is
		port (
			clk_clk                                 : in  std_logic                     := 'X';             -- clk
			i2c_master_sda_in                       : in  std_logic                     := 'X';             -- sda_in
			i2c_master_scl_in                       : in  std_logic                     := 'X';             -- scl_in
			i2c_master_sda_oe                       : out std_logic;                                        -- sda_oe
			i2c_master_scl_oe                       : out std_logic;                                        -- scl_oe
			i2c_slave_conduit_data_in               : in  std_logic                     := 'X';             -- conduit_data_in
			i2c_slave_conduit_clk_in                : in  std_logic                     := 'X';             -- conduit_clk_in
			i2c_slave_conduit_data_oe               : out std_logic;                                        -- conduit_data_oe
			i2c_slave_conduit_clk_oe                : out std_logic;                                        -- conduit_clk_oe
			pio_dipsw_external_connection_export    : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			pio_led_external_connection_export      : out std_logic_vector(7 downto 0);                     -- export
			pio_scroll_y_external_connection_export : out std_logic_vector(7 downto 0);                     -- export
			reset_reset_n                           : in  std_logic                     := 'X';             -- reset_n
			textram_address                         : in  std_logic_vector(12 downto 0) := (others => 'X'); -- address
			textram_chipselect                      : in  std_logic                     := 'X';             -- chipselect
			textram_clken                           : in  std_logic                     := 'X';             -- clken
			textram_write                           : in  std_logic                     := 'X';             -- write
			textram_readdata                        : out std_logic_vector(7 downto 0);                     -- readdata
			textram_writedata                       : in  std_logic_vector(7 downto 0)  := (others => 'X')  -- writedata
		);
	end component nios2_system;

