
FindMeSAT.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00010814  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000001d0  00802000  00010814  000108a8  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000caf  008021d0  008021d0  00010a78  2**2
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00010a78  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000044  00000000  00000000  00010ad4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000ca0  00000000  00000000  00010b18  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00026831  00000000  00000000  000117b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00007a0d  00000000  00000000  00037fe9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0001507f  00000000  00000000  0003f9f6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00003a68  00000000  00000000  00054a78  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000444ab  00000000  00000000  000584e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000111a6  00000000  00000000  0009c98b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000d40  00000000  00000000  000adb38  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00010490  00000000  00000000  000ae878  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 0c 1a 	jmp	0x3418	; 0x3418 <__ctors_end>
       4:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
       8:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
       c:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
      10:	0c 94 bb 6a 	jmp	0xd576	; 0xd576 <__vector_4>
      14:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
      18:	0c 94 dd 25 	jmp	0x4bba	; 0x4bba <__vector_6>
      1c:	0c 94 05 26 	jmp	0x4c0a	; 0x4c0a <__vector_7>
      20:	0c 94 2d 26 	jmp	0x4c5a	; 0x4c5a <__vector_8>
      24:	0c 94 55 26 	jmp	0x4caa	; 0x4caa <__vector_9>
      28:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
      2c:	0c 94 2e 27 	jmp	0x4e5c	; 0x4e5c <__vector_11>
      30:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
      34:	0c 94 2a 52 	jmp	0xa454	; 0xa454 <__vector_13>
      38:	0c 94 82 4a 	jmp	0x9504	; 0x9504 <__vector_14>
      3c:	0c 94 af 4a 	jmp	0x955e	; 0x955e <__vector_15>
      40:	0c 94 dc 4a 	jmp	0x95b8	; 0x95b8 <__vector_16>
      44:	0c 94 09 4b 	jmp	0x9612	; 0x9612 <__vector_17>
      48:	0c 94 36 4b 	jmp	0x966c	; 0x966c <__vector_18>
      4c:	0c 94 63 4b 	jmp	0x96c6	; 0x96c6 <__vector_19>
      50:	0c 94 90 4b 	jmp	0x9720	; 0x9720 <__vector_20>
      54:	0c 94 bd 4b 	jmp	0x977a	; 0x977a <__vector_21>
      58:	0c 94 ea 4b 	jmp	0x97d4	; 0x97d4 <__vector_22>
      5c:	0c 94 17 4c 	jmp	0x982e	; 0x982e <__vector_23>
      60:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
      64:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
      68:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
      6c:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
      70:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
      74:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
      78:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
      7c:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
      80:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
      84:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
      88:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
      8c:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
      90:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
      94:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
      98:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
      9c:	0c 94 85 47 	jmp	0x8f0a	; 0x8f0a <__vector_39>
      a0:	0c 94 b7 47 	jmp	0x8f6e	; 0x8f6e <__vector_40>
      a4:	0c 94 e9 47 	jmp	0x8fd2	; 0x8fd2 <__vector_41>
      a8:	0c 94 1b 48 	jmp	0x9036	; 0x9036 <__vector_42>
      ac:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
      b0:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
      b4:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
      b8:	0c 94 51 52 	jmp	0xa4a2	; 0xa4a2 <__vector_46>
      bc:	0c 94 06 4e 	jmp	0x9c0c	; 0x9c0c <__vector_47>
      c0:	0c 94 33 4e 	jmp	0x9c66	; 0x9c66 <__vector_48>
      c4:	0c 94 60 4e 	jmp	0x9cc0	; 0x9cc0 <__vector_49>
      c8:	0c 94 8d 4e 	jmp	0x9d1a	; 0x9d1a <__vector_50>
      cc:	0c 94 ba 4e 	jmp	0x9d74	; 0x9d74 <__vector_51>
      d0:	0c 94 e7 4e 	jmp	0x9dce	; 0x9dce <__vector_52>
      d4:	0c 94 14 4f 	jmp	0x9e28	; 0x9e28 <__vector_53>
      d8:	0c 94 41 4f 	jmp	0x9e82	; 0x9e82 <__vector_54>
      dc:	0c 94 6e 4f 	jmp	0x9edc	; 0x9edc <__vector_55>
      e0:	0c 94 9b 4f 	jmp	0x9f36	; 0x9f36 <__vector_56>
      e4:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
      e8:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
      ec:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
      f0:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
      f4:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
      f8:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
      fc:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     100:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     104:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     108:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     10c:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     110:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     114:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     118:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     11c:	0c 94 bd 46 	jmp	0x8d7a	; 0x8d7a <__vector_71>
     120:	0c 94 ef 46 	jmp	0x8dde	; 0x8dde <__vector_72>
     124:	0c 94 21 47 	jmp	0x8e42	; 0x8e42 <__vector_73>
     128:	0c 94 53 47 	jmp	0x8ea6	; 0x8ea6 <__vector_74>
     12c:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     130:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     134:	0c 94 44 4c 	jmp	0x9888	; 0x9888 <__vector_77>
     138:	0c 94 71 4c 	jmp	0x98e2	; 0x98e2 <__vector_78>
     13c:	0c 94 9e 4c 	jmp	0x993c	; 0x993c <__vector_79>
     140:	0c 94 cb 4c 	jmp	0x9996	; 0x9996 <__vector_80>
     144:	0c 94 f8 4c 	jmp	0x99f0	; 0x99f0 <__vector_81>
     148:	0c 94 25 4d 	jmp	0x9a4a	; 0x9a4a <__vector_82>
     14c:	0c 94 52 4d 	jmp	0x9aa4	; 0x9aa4 <__vector_83>
     150:	0c 94 7f 4d 	jmp	0x9afe	; 0x9afe <__vector_84>
     154:	0c 94 ac 4d 	jmp	0x9b58	; 0x9b58 <__vector_85>
     158:	0c 94 d9 4d 	jmp	0x9bb2	; 0x9bb2 <__vector_86>
     15c:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     160:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     164:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     168:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     16c:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     170:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     174:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     178:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     17c:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     180:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     184:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     188:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     18c:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     190:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     194:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     198:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     19c:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     1a0:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     1a4:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     1a8:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     1ac:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     1b0:	0c 94 c8 4f 	jmp	0x9f90	; 0x9f90 <__vector_108>
     1b4:	0c 94 f5 4f 	jmp	0x9fea	; 0x9fea <__vector_109>
     1b8:	0c 94 22 50 	jmp	0xa044	; 0xa044 <__vector_110>
     1bc:	0c 94 4f 50 	jmp	0xa09e	; 0xa09e <__vector_111>
     1c0:	0c 94 7c 50 	jmp	0xa0f8	; 0xa0f8 <__vector_112>
     1c4:	0c 94 a9 50 	jmp	0xa152	; 0xa152 <__vector_113>
     1c8:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     1cc:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     1d0:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     1d4:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     1d8:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     1dc:	0c 94 a3 1c 	jmp	0x3946	; 0x3946 <__vector_119>
     1e0:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     1e4:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     1e8:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     1ec:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     1f0:	0c 94 2d 1a 	jmp	0x345a	; 0x345a <__bad_interrupt>
     1f4:	0c 94 3b 59 	jmp	0xb276	; 0xb276 <__vector_125>
     1f8:	0c 94 f7 59 	jmp	0xb3ee	; 0xb3ee <__vector_126>
     1fc:	ef 53       	subi	r30, 0x3F	; 63
     1fe:	f2 53       	subi	r31, 0x32	; 50
     200:	f5 53       	subi	r31, 0x35	; 53
     202:	f8 53       	subi	r31, 0x38	; 56
     204:	fb 53       	subi	r31, 0x3B	; 59
     206:	fe 53       	subi	r31, 0x3E	; 62
     208:	01 54       	subi	r16, 0x41	; 65
     20a:	6f 5b       	subi	r22, 0xBF	; 191
     20c:	82 5b       	subi	r24, 0xB2	; 178
     20e:	95 5b       	subi	r25, 0xB5	; 181
     210:	a8 5b       	subi	r26, 0xB8	; 184
     212:	bb 5b       	subi	r27, 0xBB	; 187
     214:	ce 5b       	subi	r28, 0xBE	; 190
     216:	e1 5b       	subi	r30, 0xB1	; 177
     218:	05 a8       	ldd	r0, Z+53	; 0x35
     21a:	4c cd       	rjmp	.-1384   	; 0xfffffcb4 <__eeprom_end+0xff7efcb4>
     21c:	b2 d4       	rcall	.+2404   	; 0xb82 <PM_SINE_IP+0x446>
     21e:	4e b9       	out	0x0e, r20	; 14
     220:	38 36       	cpi	r19, 0x68	; 104
     222:	a9 02       	muls	r26, r25
     224:	0c 50       	subi	r16, 0x0C	; 12
     226:	b9 91       	ld	r27, Y+
     228:	86 88       	ldd	r8, Z+22	; 0x16
     22a:	08 3c       	cpi	r16, 0xC8	; 200
     22c:	a6 aa       	std	Z+54, r10	; 0x36
     22e:	aa 2a       	or	r10, r26
     230:	be 00       	.word	0x00be	; ????
     232:	00 00       	nop
     234:	80 3f       	cpi	r24, 0xF0	; 240
     236:	07 63       	ori	r16, 0x37	; 55
     238:	42 36       	cpi	r20, 0x62	; 98
     23a:	b7 9b       	sbis	0x16, 7	; 22
     23c:	d8 a7       	std	Y+40, r29	; 0x28
     23e:	1a 39       	cpi	r17, 0x9A	; 154
     240:	68 56       	subi	r22, 0x68	; 104
     242:	18 ae       	std	Y+56, r1	; 0x38
     244:	ba ab       	std	Y+50, r27	; 0x32
     246:	55 8c       	ldd	r5, Z+29	; 0x1d
     248:	1d 3c       	cpi	r17, 0xCD	; 205
     24a:	b7 cc       	rjmp	.-1682   	; 0xfffffbba <__eeprom_end+0xff7efbba>
     24c:	57 63       	ori	r21, 0x37	; 55
     24e:	bd 6d       	ori	r27, 0xDD	; 221
     250:	ed fd       	.word	0xfded	; ????
     252:	75 3e       	cpi	r23, 0xE5	; 229
     254:	f6 17       	cp	r31, r22
     256:	72 31       	cpi	r23, 0x12	; 18
     258:	bf 00       	.word	0x00bf	; ????
     25a:	00 00       	nop
     25c:	80 3f       	cpi	r24, 0xF0	; 240
     25e:	08 00       	.word	0x0008	; ????
     260:	00 00       	nop
     262:	be 92       	st	-X, r11
     264:	24 49       	sbci	r18, 0x94	; 148
     266:	12 3e       	cpi	r17, 0xE2	; 226
     268:	ab aa       	std	Y+51, r10	; 0x33
     26a:	aa 2a       	or	r10, r26
     26c:	be cd       	rjmp	.-1156   	; 0xfffffdea <__eeprom_end+0xff7efdea>
     26e:	cc cc       	rjmp	.-1640   	; 0xfffffc08 <__eeprom_end+0xff7efc08>
     270:	4c 3e       	cpi	r20, 0xEC	; 236
     272:	00 00       	nop
     274:	00 80       	ld	r0, Z
     276:	be ab       	std	Y+54, r27	; 0x36
     278:	aa aa       	std	Y+50, r10	; 0x32
     27a:	aa 3e       	cpi	r26, 0xEA	; 234
     27c:	00 00       	nop
     27e:	00 00       	nop
     280:	bf 00       	.word	0x00bf	; ????
     282:	00 00       	nop
     284:	80 3f       	cpi	r24, 0xF0	; 240
     286:	00 00       	nop
     288:	00 00       	nop
     28a:	00 08       	sbc	r0, r0
     28c:	41 78       	andi	r20, 0x81	; 129
     28e:	d3 bb       	out	0x13, r29	; 19
     290:	43 87       	std	Z+11, r20	; 0x0b
     292:	d1 13       	cpse	r29, r17
     294:	3d 19       	sub	r19, r13
     296:	0e 3c       	cpi	r16, 0xCE	; 206
     298:	c3 bd       	out	0x23, r28	; 35
     29a:	42 82       	std	Z+2, r4	; 0x02
     29c:	ad 2b       	or	r26, r29
     29e:	3e 68       	ori	r19, 0x8E	; 142
     2a0:	ec 82       	std	Y+4, r14	; 0x04
     2a2:	76 be       	out	0x36, r7	; 54
     2a4:	d9 8f       	std	Y+25, r29	; 0x19
     2a6:	e1 a9       	ldd	r30, Z+49	; 0x31
     2a8:	3e 4c       	sbci	r19, 0xCE	; 206
     2aa:	80 ef       	ldi	r24, 0xF0	; 240
     2ac:	ff be       	out	0x3f, r15	; 63
     2ae:	01 c4       	rjmp	.+2050   	; 0xab2 <PM_SINE_IP+0x376>
     2b0:	ff 7f       	andi	r31, 0xFF	; 255
     2b2:	3f 00       	.word	0x003f	; ????
     2b4:	00 00       	nop
	...

000002b8 <__trampolines_end>:
     2b8:	6e 61       	ori	r22, 0x1E	; 30
     2ba:	6e 00       	.word	0x006e	; ????

000002bc <__c.2332>:
     2bc:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     2cc:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     2dc:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     2ec:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     2fc:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     30c:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     31c:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     32c:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     33c:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     34c:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     35c:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     36c:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     37c:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     38c:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     39c:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     3ac:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

000003ba <pstr_nan>:
     3ba:	4e 41 4e                                            NAN

000003bd <pstr_inity>:
     3bd:	49 4e 49 54 59                                      INITY

000003c2 <pstr_inf>:
     3c2:	49 4e 46                                            INF

000003c5 <pwr_m10>:
     3c5:	cd cc cc 3d 0a d7 23 3c 17 b7 d1 38 77 cc 2b 32     ...=..#<...8w.+2
     3d5:	95 95 e6 24 1f b1 4f 0a                             ...$..O.

000003dd <pwr_p10>:
     3dd:	00 00 20 41 00 00 c8 42 00 40 1c 46 20 bc be 4c     .. A...B.@.F ..L
     3ed:	ca 1b 0e 5a ae c5 9d 74                             ...Z...t

000003f5 <PM_TWI1_INIT_ONBOARD_SIM808_GPS_02>:
     3f5:	41 54 2b 43 47 4e 53 49 4e 46 0d 0a 00              AT+CGNSINF...

00000402 <PM_TWI1_INIT_ONBOARD_SIM808_GPS_01>:
     402:	41 54 2b 43 47 4e 53 50 57 52 3d 25 64 0d 0a 00     AT+CGNSPWR=%d...

00000412 <PM_TWI1_INIT_ONBOARD_SIM808_INFO_01>:
     412:	41 54 49 0d 0a 00                                   ATI...

00000418 <PM_TWI1_INIT_ONBOARD_SIM808_CFUN0>:
     418:	41 54 2b 43 46 55 4e 3d 30 0d 0a 00                 AT+CFUN=0...

00000424 <PM_TWI1_INIT_ONBOARD_SIM808_IPR>:
     424:	41 54 2b 49 50 52 3d 25 6c 64 0d 0a 00              AT+IPR=%ld...

00000431 <PM_TWI1_INIT_ONBOARD_SIM808_OK>:
     431:	49 6e 69 74 3a 20 53 49 4d 38 30 38 20 73 75 63     Init: SIM808 suc
     441:	63 65 73 73 00                                      cess.

00000446 <PM_TWI1_INIT_ONBOARD_SIM808_RESTART>:
     446:	49 6e 69 74 3a 20 53 49 4d 38 30 38 20 72 65 73     Init: SIM808 res
     456:	74 61 72 74 69 6e 67 20 2e 2e 2e 00                 tarting ....

00000462 <PM_TWI1_INIT_ONBOARD_SIM808_START>:
     462:	49 6e 69 74 3a 20 53 49 4d 38 30 38 20 73 74 61     Init: SIM808 sta
     472:	72 74 69 6e 67 20 2e 2e 2e 00                       rting ....

0000047c <PM_SIM808_INFO_SYNCED>:
     47c:	53 49 4d 38 30 38 20 73 65 72 31 3a 20 20 20 62     SIM808 ser1:   b
     48c:	61 75 64 20 72 61 74 65 20 73 79 6e 63 65 64 0d     aud rate synced.
     49c:	0a 00                                               ..

0000049e <PM_SIM808_INFO_RESTART>:
     49e:	53 49 4d 38 30 38 20 73 65 72 31 3a 20 20 53 74     SIM808 ser1:  St
     4ae:	61 72 74 69 6e 67 20 74 68 65 20 64 65 76 69 63     arting the devic
     4be:	65 20 2e 2e 2e 0d 0a 00                             e ......

000004c6 <PM_SIM808_INFO_START>:
     4c6:	53 49 4d 38 30 38 20 73 65 72 31 3a 20 20 53 74     SIM808 ser1:  St
     4d6:	61 72 74 69 6e 67 20 74 68 65 20 64 65 76 69 63     arting the devic
     4e6:	65 20 2e 2e 2e 0d 0a 00                             e ......

000004ee <PM_SIM808_OK>:
     4ee:	4f 4b 00                                            OK.

000004f1 <PM_INFO_PART_PLL1>:
     4f1:	50 4c 4c 3a 20 25 38 6c 64 2e 25 30 33 6c 64 20     PLL: %8ld.%03ld 
     501:	2b 20 25 30 33 64 2f 33 30 45 2b 36 20 73 65 63     + %03d/30E+6 sec
     511:	0d 0a 0d 0a 00                                      .....

00000516 <PM_INFO_PART_L2P4>:
     516:	47 79 72 6f 5f 54 65 6d 70 3d 25 2b 30 36 2e 32     Gyro_Temp=%+06.2
     526:	66 43 20 28 25 2b 30 36 64 29 0d 0a 0d 0a 00        fC (%+06d).....

00000535 <PM_INFO_PART_L2P3B>:
     535:	4d 7a 3d 25 2b 30 37 2e 33 66 75 54 20 28 25 2b     Mz=%+07.3fuT (%+
     545:	30 36 64 29 09 20 09 00                             06d). ..

0000054d <PM_INFO_PART_L2P3A>:
     54d:	4d 78 3d 25 2b 30 37 2e 33 66 75 54 20 28 25 2b     Mx=%+07.3fuT (%+
     55d:	30 36 64 29 2c 20 4d 79 3d 25 2b 30 37 2e 33 66     06d), My=%+07.3f
     56d:	75 54 20 28 25 2b 30 36 64 29 2c 20 00              uT (%+06d), .

0000057a <PM_INFO_PART_L2P2B>:
     57a:	47 7a 3d 25 2b 30 37 2e 32 66 64 70 73 20 28 25     Gz=%+07.2fdps (%
     58a:	30 36 64 29 09 20 09 00                             06d). ..

00000592 <PM_INFO_PART_L2P2A>:
     592:	47 78 3d 25 2b 30 37 2e 32 66 64 70 73 20 28 25     Gx=%+07.2fdps (%
     5a2:	2b 30 36 64 29 2c 20 47 79 3d 25 2b 30 37 2e 32     +06d), Gy=%+07.2
     5b2:	66 64 70 73 20 28 25 2b 30 36 64 29 2c 20 00        fdps (%+06d), .

000005c1 <PM_INFO_PART_L2P1B>:
     5c1:	41 7a 3d 25 2b 30 35 2e 33 66 67 20 28 25 2b 30     Az=%+05.3fg (%+0
     5d1:	36 64 29 09 20 09 00                                6d). ..

000005d8 <PM_INFO_PART_L2P1A>:
     5d8:	09 41 78 3d 25 2b 30 35 2e 33 66 67 20 28 25 2b     .Ax=%+05.3fg (%+
     5e8:	30 36 64 29 2c 20 41 79 3d 25 2b 30 35 2e 33 66     06d), Ay=%+05.3f
     5f8:	67 20 28 25 2b 30 36 64 29 2c 20 00                 g (%+06d), .

00000604 <PM_INFO_PART_L1P3>:
     604:	48 79 67 72 6f 5f 54 65 6d 70 3d 25 2b 30 36 2e     Hygro_Temp=%+06.
     614:	32 66 43 2c 20 48 79 67 72 6f 5f 52 65 6c 48 3d     2fC, Hygro_RelH=
     624:	25 30 35 2e 32 66 25 25 0d 0a 00                    %05.2f%%...

0000062f <PM_INFO_PART_L1P2>:
     62f:	42 61 72 6f 5f 54 65 6d 70 3d 25 2b 30 36 2e 32     Baro_Temp=%+06.2
     63f:	66 43 2c 20 42 61 72 6f 5f 50 3d 25 37 2e 32 66     fC, Baro_P=%7.2f
     64f:	68 50 61 09 20 09 00                                hPa. ..

00000656 <PM_INFO_PART_L1P1C>:
     656:	6d 50 5f 54 65 6d 70 3d 25 2b 30 36 2e 32 66 43     mP_Temp=%+06.2fC
     666:	09 20 09 00                                         . ..

0000066a <PM_INFO_PART_L1P1B>:
     66a:	55 61 64 63 34 3d 25 34 64 20 6d 56 2c 20 55 61     Uadc4=%4d mV, Ua
     67a:	64 63 35 3d 25 34 64 20 6d 56 2c 20 55 73 69 6c     dc5=%4d mV, Usil
     68a:	3d 25 34 64 20 6d 56 2c 20 00                       =%4d mV, .

00000694 <PM_INFO_PART_L1P1A>:
     694:	54 69 6d 65 20 3d 20 25 30 36 6c 64 3a 20 55 76     Time = %06ld: Uv
     6a4:	63 6f 3d 25 34 64 20 6d 56 2c 20 55 35 76 3d 25     co=%4d mV, U5v=%
     6b4:	34 64 20 6d 56 2c 20 55 62 61 74 3d 25 34 64 20     4d mV, Ubat=%4d 
     6c4:	6d 56 2c 20 00                                      mV, .

000006c9 <PM_USBINIT_HEADER_4>:
     6c9:	3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d     ================
     6d9:	3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 0d     ===============.
     6e9:	0a 0d 0a 00                                         ....

000006ed <PM_USBINIT_HEADER_3>:
     6ed:	46 69 6e 64 4d 65 53 41 54 20 2d 20 55 53 42 20     FindMeSAT - USB 
     6fd:	6c 6f 67 67 69 6e 67 20 73 74 61 72 74 65 64 0d     logging started.
     70d:	0a 00                                               ..

0000070f <PM_USBINIT_HEADER_2>:
     70f:	25 63 0d 0a 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d     %c..============
     71f:	3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d     ================
     72f:	3d 3d 3d 0d 0a 00                                   ===...

00000735 <PM_USBINIT_HEADER_1>:
     735:	0d 0a 0d 0a 0d 0a 00                                .......

0000073c <PM_SINE_IP>:
     73c:	00 fd f9 f6 f3 f0 ec e9 e6 e3 df dc d9 d6 d2 cf     ................
     74c:	00 fd fa f6 f3 f0 ed ea e6 e3 e0 dd da d7 d3 d0     ................
     75c:	00 fd fa f7 f3 f0 ed ea e7 e4 e1 de da d7 d4 d1     ................
     76c:	00 fd fa f7 f4 f1 ee eb e7 e4 e1 de db d8 d5 d2     ................
     77c:	00 fd fa f7 f4 f1 ee eb e8 e5 e2 df dc d9 d6 d3     ................
     78c:	00 fd fa f7 f4 f1 ee eb e8 e6 e3 e0 dd da d7 d4     ................
     79c:	00 fd fa f7 f4 f2 ef ec e9 e6 e3 e0 dd db d8 d5     ................
     7ac:	00 fd fa f8 f5 f2 ef ec e9 e7 e4 e1 de db d9 d6     ................
     7bc:	00 fd fa f8 f5 f2 ef ed ea e7 e4 e2 df dc d9 d7     ................
     7cc:	00 fd fb f8 f5 f3 f0 ed ea e8 e5 e2 e0 dd da d8     ................
     7dc:	00 fd fb f8 f5 f3 f0 ee eb e8 e6 e3 e0 de db d9     ................
     7ec:	00 fd fb f8 f6 f3 f1 ee eb e9 e6 e4 e1 df dc da     ................
     7fc:	00 fd fb f8 f6 f3 f1 ee ec e9 e7 e4 e2 df dd da     ................
     80c:	00 fe fb f9 f6 f4 f1 ef ec ea e8 e5 e3 e0 de db     ................
     81c:	00 fe fb f9 f6 f4 f2 ef ed eb e8 e6 e3 e1 df dc     ................
     82c:	00 fe fb f9 f7 f4 f2 f0 ed eb e9 e7 e4 e2 e0 dd     ................
     83c:	00 fe fb f9 f7 f5 f2 f0 ee ec e9 e7 e5 e3 e0 de     ................
     84c:	00 fe fc f9 f7 f5 f3 f1 ee ec ea e8 e6 e4 e1 df     ................
     85c:	00 fe fc fa f7 f5 f3 f1 ef ed eb e9 e6 e4 e2 e0     ................
     86c:	00 fe fc fa f8 f6 f4 f2 ef ed eb e9 e7 e5 e3 e1     ................
     87c:	00 fe fc fa f8 f6 f4 f2 f0 ee ec ea e8 e6 e4 e2     ................
     88c:	00 fe fc fa f8 f6 f4 f2 f0 ef ed eb e9 e7 e5 e3     ................
     89c:	00 fe fc fa f8 f7 f5 f3 f1 ef ed eb e9 e8 e6 e4     ................
     8ac:	00 fe fc fb f9 f7 f5 f3 f1 f0 ee ec ea e8 e7 e5     ................
     8bc:	00 fe fc fb f9 f7 f5 f4 f2 f0 ee ed eb e9 e7 e6     ................
     8cc:	00 fe fd fb f9 f8 f6 f4 f2 f1 ef ed ec ea e8 e7     ................
     8dc:	00 fe fd fb f9 f8 f6 f5 f3 f1 f0 ee ec eb e9 e8     ................
     8ec:	00 fe fd fb fa f8 f7 f5 f3 f2 f0 ef ed ec ea e9     ................
     8fc:	00 fe fd fb fa f8 f7 f5 f4 f2 f1 ef ee ec eb e9     ................
     90c:	00 ff fd fc fa f9 f7 f6 f4 f3 f2 f0 ef ed ec ea     ................
     91c:	00 ff fd fc fa f9 f8 f6 f5 f4 f2 f1 ef ee ed eb     ................
     92c:	00 ff fd fc fb f9 f8 f7 f5 f4 f3 f2 f0 ef ee ec     ................
     93c:	00 ff fd fc fb fa f8 f7 f6 f5 f3 f2 f1 f0 ee ed     ................
     94c:	00 ff fe fc fb fa f9 f8 f6 f5 f4 f3 f2 f1 ef ee     ................
     95c:	00 ff fe fd fb fa f9 f8 f7 f6 f5 f4 f2 f1 f0 ef     ................
     96c:	00 ff fe fd fc fb fa f9 f7 f6 f5 f4 f3 f2 f1 f0     ................
     97c:	00 ff fe fd fc fb fa f9 f8 f7 f6 f5 f4 f3 f2 f1     ................
     98c:	00 ff fe fd fc fb fa f9 f8 f8 f7 f6 f5 f4 f3 f2     ................
     99c:	00 ff fe fd fc fc fb fa f9 f8 f7 f6 f5 f5 f4 f3     ................
     9ac:	00 ff fe fe fd fc fb fa f9 f9 f8 f7 f6 f5 f5 f4     ................
     9bc:	00 ff fe fe fd fc fb fb fa f9 f8 f8 f7 f6 f5 f5     ................
     9cc:	00 ff ff fe fd fd fc fb fa fa f9 f8 f8 f7 f6 f6     ................
     9dc:	00 ff ff fe fd fd fc fc fb fa fa f9 f8 f8 f7 f7     ................
     9ec:	00 ff ff fe fe fd fd fc fb fb fa fa f9 f9 f8 f8     ................
     9fc:	00 ff ff fe fe fd fd fc fc fb fb fa fa f9 f9 f8     ................
     a0c:	00 00 ff ff fe fe fd fd fc fc fc fb fb fa fa f9     ................
     a1c:	00 00 ff ff fe fe fe fd fd fd fc fc fb fb fb fa     ................
     a2c:	00 00 ff ff ff fe fe fe fd fd fd fd fc fc fc fb     ................
     a3c:	00 00 ff ff ff ff fe fe fe fe fd fd fd fd fc fc     ................
     a4c:	00 00 00 ff ff ff ff ff fe fe fe fe fe fe fd fd     ................
     a5c:	00 00 00 00 ff ff ff ff ff ff ff ff fe fe fe fe     ................
	...
     a74:	ff ff ff ff ff ff ff ff 00 00 00 00 00 00 00 00     ................
	...
     a94:	01 01 01 01 01 01 01 01 00 00 00 00 01 01 01 01     ................
     aa4:	01 01 01 01 02 02 02 02 00 00 00 01 01 01 01 01     ................
     ab4:	02 02 02 02 02 02 03 03 00 00 01 01 01 01 02 02     ................
     ac4:	02 02 03 03 03 03 04 04 00 00 01 01 01 02 02 02     ................
     ad4:	03 03 03 03 04 04 04 05 00 00 01 01 02 02 02 03     ................
     ae4:	03 03 04 04 05 05 05 06 00 00 01 01 02 02 03 03     ................
     af4:	04 04 04 05 05 06 06 07 00 01 01 02 02 03 03 04     ................
     b04:	04 05 05 06 06 07 07 08 00 01 01 02 02 03 03 04     ................
     b14:	05 05 06 06 07 07 08 08 00 01 01 02 03 03 04 04     ................
     b24:	05 06 06 07 08 08 09 09 00 01 01 02 03 03 04 05     ................
     b34:	06 06 07 08 08 09 0a 0a 00 01 02 02 03 04 05 05     ................
     b44:	06 07 08 08 09 0a 0b 0b 00 01 02 02 03 04 05 06     ................
     b54:	07 07 08 09 0a 0b 0b 0c 00 01 02 03 04 04 05 06     ................
     b64:	07 08 09 0a 0b 0b 0c 0d 00 01 02 03 04 05 06 07     ................
     b74:	08 08 09 0a 0b 0c 0d 0e 00 01 02 03 04 05 06 07     ................
     b84:	08 09 0a 0b 0c 0d 0e 0f 00 01 02 03 04 05 06 07     ................
     b94:	09 0a 0b 0c 0d 0e 0f 10 00 01 02 03 05 06 07 08     ................
     ba4:	09 0a 0b 0c 0e 0f 10 11 00 01 02 04 05 06 07 08     ................
     bb4:	0a 0b 0c 0d 0e 0f 11 12 00 01 03 04 05 06 08 09     ................
     bc4:	0a 0b 0d 0e 0f 10 12 13 00 01 03 04 05 07 08 09     ................
     bd4:	0b 0c 0d 0e 10 11 12 14 00 01 03 04 06 07 08 0a     ................
     be4:	0b 0c 0e 0f 11 12 13 15 00 01 03 04 06 07 09 0a     ................
     bf4:	0c 0d 0e 10 11 13 14 16 00 02 03 05 06 08 09 0b     ................
     c04:	0c 0e 0f 11 12 14 15 17 00 02 03 05 06 08 09 0b     ................
     c14:	0d 0e 10 11 13 14 16 17 00 02 03 05 07 08 0a 0b     ................
     c24:	0d 0f 10 12 14 15 17 18 00 02 03 05 07 08 0a 0c     ................
     c34:	0e 0f 11 13 14 16 18 19 00 02 04 05 07 09 0b 0c     ................
     c44:	0e 10 12 13 15 17 19 1a 00 02 04 05 07 09 0b 0d     ................
     c54:	0f 10 12 14 16 18 19 1b 00 02 04 06 08 09 0b 0d     ................
     c64:	0f 11 13 15 17 18 1a 1c 00 02 04 06 08 0a 0c 0e     ................
     c74:	10 11 13 15 17 19 1b 1d 00 02 04 06 08 0a 0c 0e     ................
     c84:	10 12 14 16 18 1a 1c 1e 00 02 04 06 08 0a 0c 0e     ................
     c94:	11 13 15 17 19 1b 1d 1f 00 02 04 06 09 0b 0d 0f     ................
     ca4:	11 13 15 17 1a 1c 1e 20 00 02 04 07 09 0b 0d 0f     ....... ........
     cb4:	12 14 16 18 1a 1c 1f 21 00 02 05 07 09 0b 0e 10     .......!........
     cc4:	12 14 17 19 1b 1d 20 22 00 02 05 07 09 0c 0e 10     ...... "........
     cd4:	13 15 17 19 1c 1e 20 23 00 02 05 07 0a 0c 0e 11     ...... #........
     ce4:	13 15 18 1a 1d 1f 21 24 00 02 05 07 0a 0c 0f 11     ......!$........
     cf4:	14 16 18 1b 1d 20 22 25 00 03 05 08 0a 0d 0f 12     ..... "%........
     d04:	14 17 19 1c 1e 21 23 26 00 03 05 08 0a 0d 0f 12     .....!#&........
     d14:	15 17 1a 1c 1f 21 24 26 00 03 05 08 0b 0d 10 12     .....!$&........
     d24:	15 18 1a 1d 20 22 25 27 00 03 05 08 0b 0d 10 13     .... "%'........
     d34:	16 18 1b 1e 20 23 26 28 00 03 06 08 0b 0e 11 13     .... #&(........
     d44:	16 19 1c 1e 21 24 27 29 00 03 06 08 0b 0e 11 14     ....!$')........
     d54:	17 19 1c 1f 22 25 27 2a 00 03 06 09 0c 0e 11 14     ...."%'*........
     d64:	17 1a 1d 20 23 25 28 2b 00 03 06 09 0c 0f 12 15     ... #%(+........
     d74:	18 1a 1d 20 23 26 29 2c 00 03 06 09 0c 0f 12 15     ... #&),........
     d84:	18 1b 1e 21 24 27 2a 2d 00 03 06 09 0c 0f 12 15     ...!$'*-........
     d94:	19 1c 1f 22 25 28 2b 2e 00 03 06 09 0d 10 13 16     ..."%(+.........
     da4:	19 1c 1f 22 26 29 2c 2f 00 03 06 0a 0d 10 13 16     ..."&),/........
     db4:	1a 1d 20 23 26 29 2d 30                             .. #&)-0

00000dbc <PM_SINE>:
     dbc:	00 80 32 80 64 80 96 80 c9 80 fb 80 2d 81 5f 81     ..2.d.......-._.
     dcc:	92 81 c4 81 f6 81 28 82 5b 82 8d 82 bf 82 f1 82     ......(.[.......
     ddc:	24 83 56 83 88 83 ba 83 ed 83 1f 84 51 84 83 84     $.V.........Q...
     dec:	b6 84 e8 84 1a 85 4c 85 7e 85 b1 85 e3 85 15 86     ......L.~.......
     dfc:	47 86 7a 86 ac 86 de 86 10 87 42 87 74 87 a7 87     G.z.......B.t...
     e0c:	d9 87 0b 88 3d 88 6f 88 a1 88 d4 88 06 89 38 89     ....=.o.......8.
     e1c:	6a 89 9c 89 ce 89 00 8a 32 8a 65 8a 97 8a c9 8a     j.......2.e.....
     e2c:	fb 8a 2d 8b 5f 8b 91 8b c3 8b f5 8b 27 8c 59 8c     ..-._.......'.Y.
     e3c:	8b 8c bd 8c ef 8c 21 8d 53 8d 85 8d b7 8d e9 8d     ......!.S.......
     e4c:	1b 8e 4d 8e 7f 8e b1 8e e3 8e 15 8f 47 8f 79 8f     ..M.........G.y.
     e5c:	ab 8f dc 8f 0e 90 40 90 72 90 a4 90 d6 90 07 91     ......@.r.......
     e6c:	39 91 6b 91 9d 91 cf 91 00 92 32 92 64 92 96 92     9.k.......2.d...
     e7c:	c7 92 f9 92 2b 93 5d 93 8e 93 c0 93 f2 93 23 94     ....+.].......#.
     e8c:	55 94 86 94 b8 94 ea 94 1b 95 4d 95 7e 95 b0 95     U.........M.~...
     e9c:	e1 95 13 96 44 96 76 96 a7 96 d9 96 0a 97 3c 97     ....D.v.......<.
     eac:	6d 97 9f 97 d0 97 01 98 33 98 64 98 95 98 c7 98     m.......3.d.....
     ebc:	f8 98 29 99 5b 99 8c 99 bd 99 ee 99 20 9a 51 9a     ..).[....... .Q.
     ecc:	82 9a b3 9a e4 9a 15 9b 46 9b 78 9b a9 9b da 9b     ........F.x.....
     edc:	0b 9c 3c 9c 6d 9c 9e 9c cf 9c 00 9d 31 9d 62 9d     ..<.m.......1.b.
     eec:	93 9d c3 9d f4 9d 25 9e 56 9e 87 9e b8 9e e8 9e     ......%.V.......
     efc:	19 9f 4a 9f 7b 9f ab 9f dc 9f 0d a0 3d a0 6e a0     ..J.{.......=.n.
     f0c:	9f a0 cf a0 00 a1 30 a1 61 a1 91 a1 c2 a1 f2 a1     ......0.a.......
     f1c:	23 a2 53 a2 84 a2 b4 a2 e4 a2 15 a3 45 a3 75 a3     #.S.........E.u.
     f2c:	a6 a3 d6 a3 06 a4 36 a4 67 a4 97 a4 c7 a4 f7 a4     ......6.g.......
     f3c:	27 a5 57 a5 87 a5 b7 a5 e7 a5 17 a6 47 a6 77 a6     '.W.........G.w.
     f4c:	a7 a6 d7 a6 07 a7 37 a7 67 a7 97 a7 c6 a7 f6 a7     ......7.g.......
     f5c:	26 a8 56 a8 85 a8 b5 a8 e5 a8 14 a9 44 a9 73 a9     &.V.........D.s.
     f6c:	a3 a9 d2 a9 02 aa 31 aa 61 aa 90 aa c0 aa ef aa     ......1.a.......
     f7c:	1e ab 4e ab 7d ab ac ab db ab 0b ac 3a ac 69 ac     ..N.}.......:.i.
     f8c:	98 ac c7 ac f6 ac 25 ad 54 ad 83 ad b2 ad e1 ad     ......%.T.......
     f9c:	10 ae 3f ae 6e ae 9d ae cc ae fa ae 29 af 58 af     ..?.n.......).X.
     fac:	86 af b5 af e4 af 12 b0 41 b0 6f b0 9e b0 cc b0     ........A.o.....
     fbc:	fb b0 29 b1 58 b1 86 b1 b4 b1 e3 b1 11 b2 3f b2     ..).X.........?.
     fcc:	6d b2 9c b2 ca b2 f8 b2 26 b3 54 b3 82 b3 b0 b3     m.......&.T.....
     fdc:	de b3 0c b4 3a b4 68 b4 96 b4 c3 b4 f1 b4 1f b5     ....:.h.........
     fec:	4d b5 7a b5 a8 b5 d6 b5 03 b6 31 b6 5e b6 8c b6     M.z.......1.^...
     ffc:	b9 b6 e7 b6 14 b7 41 b7 6f b7 9c b7 c9 b7 f6 b7     ......A.o.......
    100c:	24 b8 51 b8 7e b8 ab b8 d8 b8 05 b9 32 b9 5f b9     $.Q.~.......2._.
    101c:	8c b9 b9 b9 e6 b9 12 ba 3f ba 6c ba 99 ba c5 ba     ........?.l.....
    102c:	f2 ba 1f bb 4b bb 78 bb a4 bb d1 bb fd bb 29 bc     ....K.x.......).
    103c:	56 bc 82 bc ae bc db bc 07 bd 33 bd 5f bd 8b bd     V.........3._...
    104c:	b7 bd e3 bd 0f be 3b be 67 be 93 be bf be eb be     ......;.g.......
    105c:	16 bf 42 bf 6e bf 99 bf c5 bf f0 bf 1c c0 47 c0     ..B.n.........G.
    106c:	73 c0 9e c0 ca c0 f5 c0 20 c1 4c c1 77 c1 a2 c1     s....... .L.w...
    107c:	cd c1 f8 c1 23 c2 4e c2 79 c2 a4 c2 cf c2 fa c2     ....#.N.y.......
    108c:	25 c3 50 c3 7a c3 a5 c3 d0 c3 fa c3 25 c4 4f c4     %.P.z.......%.O.
    109c:	7a c4 a4 c4 cf c4 f9 c4 23 c5 4e c5 78 c5 a2 c5     z.......#.N.x...
    10ac:	cc c5 f6 c5 20 c6 4a c6 74 c6 9e c6 c8 c6 f2 c6     .... .J.t.......
    10bc:	1c c7 46 c7 6f c7 99 c7 c3 c7 ec c7 16 c8 3f c8     ..F.o.........?.
    10cc:	69 c8 92 c8 bc c8 e5 c8 0e c9 38 c9 61 c9 8a c9     i.........8.a...
    10dc:	b3 c9 dc c9 05 ca 2e ca 57 ca 80 ca a9 ca d2 ca     ........W.......
    10ec:	fa ca 23 cb 4c cb 74 cb 9d cb c5 cb ee cb 16 cc     ..#.L.t.........
    10fc:	3f cc 67 cc 8f cc b8 cc e0 cc 08 cd 30 cd 58 cd     ?.g.........0.X.
    110c:	80 cd a8 cd d0 cd f8 cd 20 ce 48 ce 6f ce 97 ce     ........ .H.o...
    111c:	bf ce e6 ce 0e cf 35 cf 5d cf 84 cf ac cf d3 cf     ......5.].......
    112c:	fa cf 21 d0 49 d0 70 d0 97 d0 be d0 e5 d0 0c d1     ..!.I.p.........
    113c:	33 d1 59 d1 80 d1 a7 d1 ce d1 f4 d1 1b d2 41 d2     3.Y...........A.
    114c:	68 d2 8e d2 b5 d2 db d2 01 d3 28 d3 4e d3 74 d3     h.........(.N.t.
    115c:	9a d3 c0 d3 e6 d3 0c d4 32 d4 58 d4 7d d4 a3 d4     ........2.X.}...
    116c:	c9 d4 ef d4 14 d5 3a d5 5f d5 85 d5 aa d5 cf d5     ......:._.......
    117c:	f4 d5 1a d6 3f d6 64 d6 89 d6 ae d6 d3 d6 f8 d6     ....?.d.........
    118c:	1d d7 42 d7 66 d7 8b d7 b0 d7 d4 d7 f9 d7 1d d8     ..B.f...........
    119c:	42 d8 66 d8 8a d8 af d8 d3 d8 f7 d8 1b d9 3f d9     B.f...........?.
    11ac:	63 d9 87 d9 ab d9 cf d9 f3 d9 16 da 3a da 5e da     c...........:.^.
    11bc:	81 da a5 da c8 da ec da 0f db 32 db 56 db 79 db     ..........2.V.y.
    11cc:	9c db bf db e2 db 05 dc 28 dc 4b dc 6d dc 90 dc     ........(.K.m...
    11dc:	b3 dc d6 dc f8 dc 1b dd 3d dd 5f dd 82 dd a4 dd     ........=._.....
    11ec:	c6 dd e9 dd 0b de 2d de 4f de 71 de 93 de b4 de     ......-.O.q.....
    11fc:	d6 de f8 de 1a df 3b df 5d df 7e df a0 df c1 df     ......;.].~.....
    120c:	e2 df 04 e0 25 e0 46 e0 67 e0 88 e0 a9 e0 ca e0     ....%.F.g.......
    121c:	eb e0 0c e1 2d e1 4d e1 6e e1 8e e1 af e1 cf e1     ....-.M.n.......
    122c:	f0 e1 10 e2 30 e2 51 e2 71 e2 91 e2 b1 e2 d1 e2     ....0.Q.q.......
    123c:	f1 e2 11 e3 30 e3 50 e3 70 e3 8f e3 af e3 ce e3     ....0.P.p.......
    124c:	ee e3 0d e4 2d e4 4c e4 6b e4 8a e4 a9 e4 c8 e4     ....-.L.k.......
    125c:	e7 e4 06 e5 25 e5 44 e5 62 e5 81 e5 a0 e5 be e5     ....%.D.b.......
    126c:	dd e5 fb e5 19 e6 38 e6 56 e6 74 e6 92 e6 b0 e6     ......8.V.t.....
    127c:	ce e6 ec e6 0a e7 28 e7 45 e7 63 e7 81 e7 9e e7     ......(.E.c.....
    128c:	bc e7 d9 e7 f7 e7 14 e8 31 e8 4e e8 6b e8 88 e8     ........1.N.k...
    129c:	a5 e8 c2 e8 df e8 fc e8 19 e9 35 e9 52 e9 6e e9     ..........5.R.n.
    12ac:	8b e9 a7 e9 c4 e9 e0 e9 fc e9 18 ea 34 ea 50 ea     ............4.P.
    12bc:	6c ea 88 ea a4 ea c0 ea db ea f7 ea 13 eb 2e eb     l...............
    12cc:	4a eb 65 eb 80 eb 9c eb b7 eb d2 eb ed eb 08 ec     J.e.............
    12dc:	23 ec 3e ec 58 ec 73 ec 8e ec a8 ec c3 ec dd ec     #.>.X.s.........
    12ec:	f8 ec 12 ed 2c ed 47 ed 61 ed 7b ed 95 ed af ed     ....,.G.a.{.....
    12fc:	c9 ed e3 ed fc ed 16 ee 30 ee 49 ee 63 ee 7c ee     ........0.I.c.|.
    130c:	95 ee af ee c8 ee e1 ee fa ee 13 ef 2c ef 45 ef     ............,.E.
    131c:	5e ef 76 ef 8f ef a8 ef c0 ef d9 ef f1 ef 09 f0     ^.v.............
    132c:	22 f0 3a f0 52 f0 6a f0 82 f0 9a f0 b2 f0 ca f0     ".:.R.j.........
    133c:	e1 f0 f9 f0 11 f1 28 f1 40 f1 57 f1 6e f1 86 f1     ......(.@.W.n...
    134c:	9d f1 b4 f1 cb f1 e2 f1 f9 f1 10 f2 26 f2 3d f2     ............&.=.
    135c:	54 f2 6a f2 81 f2 97 f2 ae f2 c4 f2 da f2 f0 f2     T.j.............
    136c:	06 f3 1c f3 32 f3 48 f3 5e f3 74 f3 89 f3 9f f3     ....2.H.^.t.....
    137c:	b5 f3 ca f3 df f3 f5 f3 0a f4 1f f4 34 f4 49 f4     ............4.I.
    138c:	5e f4 73 f4 88 f4 9d f4 b1 f4 c6 f4 db f4 ef f4     ^.s.............
    139c:	03 f5 18 f5 2c f5 40 f5 54 f5 68 f5 7c f5 90 f5     ....,.@.T.h.|...
    13ac:	a4 f5 b8 f5 cc f5 df f5 f3 f5 06 f6 1a f6 2d f6     ..............-.
    13bc:	40 f6 53 f6 67 f6 7a f6 8d f6 a0 f6 b2 f6 c5 f6     @.S.g.z.........
    13cc:	d8 f6 ea f6 fd f6 10 f7 22 f7 34 f7 47 f7 59 f7     ........".4.G.Y.
    13dc:	6b f7 7d f7 8f f7 a1 f7 b3 f7 c4 f7 d6 f7 e8 f7     k.}.............
    13ec:	f9 f7 0b f8 1c f8 2e f8 3f f8 50 f8 61 f8 72 f8     ........?.P.a.r.
    13fc:	83 f8 94 f8 a5 f8 b6 f8 c6 f8 d7 f8 e7 f8 f8 f8     ................
    140c:	08 f9 19 f9 29 f9 39 f9 49 f9 59 f9 69 f9 79 f9     ....).9.I.Y.i.y.
    141c:	89 f9 98 f9 a8 f9 b8 f9 c7 f9 d7 f9 e6 f9 f5 f9     ................
    142c:	04 fa 14 fa 23 fa 32 fa 41 fa 4f fa 5e fa 6d fa     ....#.2.A.O.^.m.
    143c:	7c fa 8a fa 99 fa a7 fa b5 fa c4 fa d2 fa e0 fa     |...............
    144c:	ee fa fc fa 0a fb 18 fb 25 fb 33 fb 41 fb 4e fb     ........%.3.A.N.
    145c:	5c fb 69 fb 76 fb 83 fb 91 fb 9e fb ab fb b8 fb     \.i.v...........
    146c:	c4 fb d1 fb de fb eb fb f7 fb 04 fc 10 fc 1c fc     ................
    147c:	29 fc 35 fc 41 fc 4d fc 59 fc 65 fc 70 fc 7c fc     ).5.A.M.Y.e.p.|.
    148c:	88 fc 93 fc 9f fc aa fc b6 fc c1 fc cc fc d7 fc     ................
    149c:	e2 fc ed fc f8 fc 03 fd 0e fd 18 fd 23 fd 2e fd     ............#...
    14ac:	38 fd 42 fd 4d fd 57 fd 61 fd 6b fd 75 fd 7f fd     8.B.M.W.a.k.u...
    14bc:	89 fd 93 fd 9c fd a6 fd b0 fd b9 fd c2 fd cc fd     ................
    14cc:	d5 fd de fd e7 fd f0 fd f9 fd 02 fe 0b fe 13 fe     ................
    14dc:	1c fe 25 fe 2d fe 36 fe 3e fe 46 fe 4e fe 56 fe     ..%.-.6.>.F.N.V.
    14ec:	5e fe 66 fe 6e fe 76 fe 7e fe 85 fe 8d fe 94 fe     ^.f.n.v.~.......
    14fc:	9c fe a3 fe aa fe b2 fe b9 fe c0 fe c7 fe ce fe     ................
    150c:	d4 fe db fe e2 fe e8 fe ef fe f5 fe fc fe 02 ff     ................
    151c:	08 ff 0e ff 14 ff 1a ff 20 ff 26 ff 2c ff 31 ff     ........ .&.,.1.
    152c:	37 ff 3c ff 42 ff 47 ff 4c ff 52 ff 57 ff 5c ff     7.<.B.G.L.R.W.\.
    153c:	61 ff 66 ff 6a ff 6f ff 74 ff 78 ff 7d ff 81 ff     a.f.j.o.t.x.}...
    154c:	86 ff 8a ff 8e ff 92 ff 96 ff 9a ff 9e ff a2 ff     ................
    155c:	a6 ff a9 ff ad ff b0 ff b4 ff b7 ff bb ff be ff     ................
    156c:	c1 ff c4 ff c7 ff ca ff cd ff cf ff d2 ff d5 ff     ................
    157c:	d7 ff d9 ff dc ff de ff e0 ff e2 ff e4 ff e6 ff     ................
    158c:	e8 ff ea ff ec ff ee ff ef ff f1 ff f2 ff f3 ff     ................
    159c:	f5 ff f6 ff f7 ff f8 ff f9 ff fa ff fb ff fb ff     ................
    15ac:	fc ff fd ff fd ff fe ff fe ff fe ff fe ff fe ff     ................
    15bc:	ff ff fe ff fe ff fe ff fe ff fe ff fd ff fd ff     ................
    15cc:	fc ff fb ff fb ff fa ff f9 ff f8 ff f7 ff f6 ff     ................
    15dc:	f5 ff f3 ff f2 ff f1 ff ef ff ee ff ec ff ea ff     ................
    15ec:	e8 ff e6 ff e4 ff e2 ff e0 ff de ff dc ff d9 ff     ................
    15fc:	d7 ff d5 ff d2 ff cf ff cd ff ca ff c7 ff c4 ff     ................
    160c:	c1 ff be ff bb ff b7 ff b4 ff b0 ff ad ff a9 ff     ................
    161c:	a6 ff a2 ff 9e ff 9a ff 96 ff 92 ff 8e ff 8a ff     ................
    162c:	86 ff 81 ff 7d ff 78 ff 74 ff 6f ff 6a ff 66 ff     ....}.x.t.o.j.f.
    163c:	61 ff 5c ff 57 ff 52 ff 4c ff 47 ff 42 ff 3c ff     a.\.W.R.L.G.B.<.
    164c:	37 ff 31 ff 2c ff 26 ff 20 ff 1a ff 14 ff 0e ff     7.1.,.&. .......
    165c:	08 ff 02 ff fc fe f5 fe ef fe e8 fe e2 fe db fe     ................
    166c:	d4 fe ce fe c7 fe c0 fe b9 fe b2 fe aa fe a3 fe     ................
    167c:	9c fe 94 fe 8d fe 85 fe 7e fe 76 fe 6e fe 66 fe     ........~.v.n.f.
    168c:	5e fe 56 fe 4e fe 46 fe 3e fe 36 fe 2d fe 25 fe     ^.V.N.F.>.6.-.%.
    169c:	1c fe 13 fe 0b fe 02 fe f9 fd f0 fd e7 fd de fd     ................
    16ac:	d5 fd cc fd c2 fd b9 fd b0 fd a6 fd 9c fd 93 fd     ................
    16bc:	89 fd 7f fd 75 fd 6b fd 61 fd 57 fd 4d fd 42 fd     ....u.k.a.W.M.B.
    16cc:	38 fd 2e fd 23 fd 18 fd 0e fd 03 fd f8 fc ed fc     8...#...........
    16dc:	e2 fc d7 fc cc fc c1 fc b6 fc aa fc 9f fc 93 fc     ................
    16ec:	88 fc 7c fc 70 fc 65 fc 59 fc 4d fc 41 fc 35 fc     ..|.p.e.Y.M.A.5.
    16fc:	29 fc 1c fc 10 fc 04 fc f7 fb eb fb de fb d1 fb     )...............
    170c:	c4 fb b8 fb ab fb 9e fb 91 fb 83 fb 76 fb 69 fb     ............v.i.
    171c:	5c fb 4e fb 41 fb 33 fb 25 fb 18 fb 0a fb fc fa     \.N.A.3.%.......
    172c:	ee fa e0 fa d2 fa c4 fa b5 fa a7 fa 99 fa 8a fa     ................
    173c:	7c fa 6d fa 5e fa 4f fa 41 fa 32 fa 23 fa 14 fa     |.m.^.O.A.2.#...
    174c:	04 fa f5 f9 e6 f9 d7 f9 c7 f9 b8 f9 a8 f9 98 f9     ................
    175c:	89 f9 79 f9 69 f9 59 f9 49 f9 39 f9 29 f9 19 f9     ..y.i.Y.I.9.)...
    176c:	08 f9 f8 f8 e7 f8 d7 f8 c6 f8 b6 f8 a5 f8 94 f8     ................
    177c:	83 f8 72 f8 61 f8 50 f8 3f f8 2e f8 1c f8 0b f8     ..r.a.P.?.......
    178c:	f9 f7 e8 f7 d6 f7 c4 f7 b3 f7 a1 f7 8f f7 7d f7     ..............}.
    179c:	6b f7 59 f7 47 f7 34 f7 22 f7 10 f7 fd f6 ea f6     k.Y.G.4.".......
    17ac:	d8 f6 c5 f6 b2 f6 a0 f6 8d f6 7a f6 67 f6 53 f6     ..........z.g.S.
    17bc:	40 f6 2d f6 1a f6 06 f6 f3 f5 df f5 cc f5 b8 f5     @.-.............
    17cc:	a4 f5 90 f5 7c f5 68 f5 54 f5 40 f5 2c f5 18 f5     ....|.h.T.@.,...
    17dc:	03 f5 ef f4 db f4 c6 f4 b1 f4 9d f4 88 f4 73 f4     ..............s.
    17ec:	5e f4 49 f4 34 f4 1f f4 0a f4 f5 f3 df f3 ca f3     ^.I.4...........
    17fc:	b5 f3 9f f3 89 f3 74 f3 5e f3 48 f3 32 f3 1c f3     ......t.^.H.2...
    180c:	06 f3 f0 f2 da f2 c4 f2 ae f2 97 f2 81 f2 6a f2     ..............j.
    181c:	54 f2 3d f2 26 f2 10 f2 f9 f1 e2 f1 cb f1 b4 f1     T.=.&...........
    182c:	9d f1 86 f1 6e f1 57 f1 40 f1 28 f1 11 f1 f9 f0     ....n.W.@.(.....
    183c:	e1 f0 ca f0 b2 f0 9a f0 82 f0 6a f0 52 f0 3a f0     ..........j.R.:.
    184c:	22 f0 09 f0 f1 ef d9 ef c0 ef a8 ef 8f ef 76 ef     ".............v.
    185c:	5e ef 45 ef 2c ef 13 ef fa ee e1 ee c8 ee af ee     ^.E.,...........
    186c:	95 ee 7c ee 63 ee 49 ee 30 ee 16 ee fc ed e3 ed     ..|.c.I.0.......
    187c:	c9 ed af ed 95 ed 7b ed 61 ed 47 ed 2c ed 12 ed     ......{.a.G.,...
    188c:	f8 ec dd ec c3 ec a8 ec 8e ec 73 ec 58 ec 3e ec     ..........s.X.>.
    189c:	23 ec 08 ec ed eb d2 eb b7 eb 9c eb 80 eb 65 eb     #.............e.
    18ac:	4a eb 2e eb 13 eb f7 ea db ea c0 ea a4 ea 88 ea     J...............
    18bc:	6c ea 50 ea 34 ea 18 ea fc e9 e0 e9 c4 e9 a7 e9     l.P.4...........
    18cc:	8b e9 6e e9 52 e9 35 e9 19 e9 fc e8 df e8 c2 e8     ..n.R.5.........
    18dc:	a5 e8 88 e8 6b e8 4e e8 31 e8 14 e8 f7 e7 d9 e7     ....k.N.1.......
    18ec:	bc e7 9e e7 81 e7 63 e7 45 e7 28 e7 0a e7 ec e6     ......c.E.(.....
    18fc:	ce e6 b0 e6 92 e6 74 e6 56 e6 38 e6 19 e6 fb e5     ......t.V.8.....
    190c:	dd e5 be e5 a0 e5 81 e5 62 e5 44 e5 25 e5 06 e5     ........b.D.%...
    191c:	e7 e4 c8 e4 a9 e4 8a e4 6b e4 4c e4 2d e4 0d e4     ........k.L.-...
    192c:	ee e3 ce e3 af e3 8f e3 70 e3 50 e3 30 e3 11 e3     ........p.P.0...
    193c:	f1 e2 d1 e2 b1 e2 91 e2 71 e2 51 e2 30 e2 10 e2     ........q.Q.0...
    194c:	f0 e1 cf e1 af e1 8e e1 6e e1 4d e1 2d e1 0c e1     ........n.M.-...
    195c:	eb e0 ca e0 a9 e0 88 e0 67 e0 46 e0 25 e0 04 e0     ........g.F.%...
    196c:	e2 df c1 df a0 df 7e df 5d df 3b df 1a df f8 de     ......~.].;.....
    197c:	d6 de b4 de 93 de 71 de 4f de 2d de 0b de e9 dd     ......q.O.-.....
    198c:	c6 dd a4 dd 82 dd 5f dd 3d dd 1b dd f8 dc d6 dc     ......_.=.......
    199c:	b3 dc 90 dc 6d dc 4b dc 28 dc 05 dc e2 db bf db     ....m.K.(.......
    19ac:	9c db 79 db 56 db 32 db 0f db ec da c8 da a5 da     ..y.V.2.........
    19bc:	81 da 5e da 3a da 16 da f3 d9 cf d9 ab d9 87 d9     ..^.:...........
    19cc:	63 d9 3f d9 1b d9 f7 d8 d3 d8 af d8 8a d8 66 d8     c.?...........f.
    19dc:	42 d8 1d d8 f9 d7 d4 d7 b0 d7 8b d7 66 d7 42 d7     B...........f.B.
    19ec:	1d d7 f8 d6 d3 d6 ae d6 89 d6 64 d6 3f d6 1a d6     ..........d.?...
    19fc:	f4 d5 cf d5 aa d5 85 d5 5f d5 3a d5 14 d5 ef d4     ........_.:.....
    1a0c:	c9 d4 a3 d4 7d d4 58 d4 32 d4 0c d4 e6 d3 c0 d3     ....}.X.2.......
    1a1c:	9a d3 74 d3 4e d3 28 d3 01 d3 db d2 b5 d2 8e d2     ..t.N.(.........
    1a2c:	68 d2 41 d2 1b d2 f4 d1 ce d1 a7 d1 80 d1 59 d1     h.A...........Y.
    1a3c:	33 d1 0c d1 e5 d0 be d0 97 d0 70 d0 49 d0 21 d0     3.........p.I.!.
    1a4c:	fa cf d3 cf ac cf 84 cf 5d cf 35 cf 0e cf e6 ce     ........].5.....
    1a5c:	bf ce 97 ce 6f ce 48 ce 20 ce f8 cd d0 cd a8 cd     ....o.H. .......
    1a6c:	80 cd 58 cd 30 cd 08 cd e0 cc b8 cc 8f cc 67 cc     ..X.0.........g.
    1a7c:	3f cc 16 cc ee cb c5 cb 9d cb 74 cb 4c cb 23 cb     ?.........t.L.#.
    1a8c:	fa ca d2 ca a9 ca 80 ca 57 ca 2e ca 05 ca dc c9     ........W.......
    1a9c:	b3 c9 8a c9 61 c9 38 c9 0e c9 e5 c8 bc c8 92 c8     ....a.8.........
    1aac:	69 c8 3f c8 16 c8 ec c7 c3 c7 99 c7 6f c7 46 c7     i.?.........o.F.
    1abc:	1c c7 f2 c6 c8 c6 9e c6 74 c6 4a c6 20 c6 f6 c5     ........t.J. ...
    1acc:	cc c5 a2 c5 78 c5 4e c5 23 c5 f9 c4 cf c4 a4 c4     ....x.N.#.......
    1adc:	7a c4 4f c4 25 c4 fa c3 d0 c3 a5 c3 7a c3 50 c3     z.O.%.......z.P.
    1aec:	25 c3 fa c2 cf c2 a4 c2 79 c2 4e c2 23 c2 f8 c1     %.......y.N.#...
    1afc:	cd c1 a2 c1 77 c1 4c c1 20 c1 f5 c0 ca c0 9e c0     ....w.L. .......
    1b0c:	73 c0 47 c0 1c c0 f0 bf c5 bf 99 bf 6e bf 42 bf     s.G.........n.B.
    1b1c:	16 bf eb be bf be 93 be 67 be 3b be 0f be e3 bd     ........g.;.....
    1b2c:	b7 bd 8b bd 5f bd 33 bd 07 bd db bc ae bc 82 bc     ...._.3.........
    1b3c:	56 bc 29 bc fd bb d1 bb a4 bb 78 bb 4b bb 1f bb     V.).......x.K...
    1b4c:	f2 ba c5 ba 99 ba 6c ba 3f ba 12 ba e6 b9 b9 b9     ......l.?.......
    1b5c:	8c b9 5f b9 32 b9 05 b9 d8 b8 ab b8 7e b8 51 b8     .._.2.......~.Q.
    1b6c:	24 b8 f6 b7 c9 b7 9c b7 6f b7 41 b7 14 b7 e7 b6     $.......o.A.....
    1b7c:	b9 b6 8c b6 5e b6 31 b6 03 b6 d6 b5 a8 b5 7a b5     ....^.1.......z.
    1b8c:	4d b5 1f b5 f1 b4 c3 b4 96 b4 68 b4 3a b4 0c b4     M.........h.:...
    1b9c:	de b3 b0 b3 82 b3 54 b3 26 b3 f8 b2 ca b2 9c b2     ......T.&.......
    1bac:	6d b2 3f b2 11 b2 e3 b1 b4 b1 86 b1 58 b1 29 b1     m.?.........X.).
    1bbc:	fb b0 cc b0 9e b0 6f b0 41 b0 12 b0 e4 af b5 af     ......o.A.......
    1bcc:	86 af 58 af 29 af fa ae cc ae 9d ae 6e ae 3f ae     ..X.).......n.?.
    1bdc:	10 ae e1 ad b2 ad 83 ad 54 ad 25 ad f6 ac c7 ac     ........T.%.....
    1bec:	98 ac 69 ac 3a ac 0b ac db ab ac ab 7d ab 4e ab     ..i.:.......}.N.
    1bfc:	1e ab ef aa c0 aa 90 aa 61 aa 31 aa 02 aa d2 a9     ........a.1.....
    1c0c:	a3 a9 73 a9 44 a9 14 a9 e5 a8 b5 a8 85 a8 56 a8     ..s.D.........V.
    1c1c:	26 a8 f6 a7 c6 a7 97 a7 67 a7 37 a7 07 a7 d7 a6     &.......g.7.....
    1c2c:	a7 a6 77 a6 47 a6 17 a6 e7 a5 b7 a5 87 a5 57 a5     ..w.G.........W.
    1c3c:	27 a5 f7 a4 c7 a4 97 a4 67 a4 36 a4 06 a4 d6 a3     '.......g.6.....
    1c4c:	a6 a3 75 a3 45 a3 15 a3 e4 a2 b4 a2 84 a2 53 a2     ..u.E.........S.
    1c5c:	23 a2 f2 a1 c2 a1 91 a1 61 a1 30 a1 00 a1 cf a0     #.......a.0.....
    1c6c:	9f a0 6e a0 3d a0 0d a0 dc 9f ab 9f 7b 9f 4a 9f     ..n.=.......{.J.
    1c7c:	19 9f e8 9e b8 9e 87 9e 56 9e 25 9e f4 9d c3 9d     ........V.%.....
    1c8c:	93 9d 62 9d 31 9d 00 9d cf 9c 9e 9c 6d 9c 3c 9c     ..b.1.......m.<.
    1c9c:	0b 9c da 9b a9 9b 78 9b 46 9b 15 9b e4 9a b3 9a     ......x.F.......
    1cac:	82 9a 51 9a 20 9a ee 99 bd 99 8c 99 5b 99 29 99     ..Q. .......[.).
    1cbc:	f8 98 c7 98 95 98 64 98 33 98 01 98 d0 97 9f 97     ......d.3.......
    1ccc:	6d 97 3c 97 0a 97 d9 96 a7 96 76 96 44 96 13 96     m.<.......v.D...
    1cdc:	e1 95 b0 95 7e 95 4d 95 1b 95 ea 94 b8 94 86 94     ....~.M.........
    1cec:	55 94 23 94 f2 93 c0 93 8e 93 5d 93 2b 93 f9 92     U.#.......].+...
    1cfc:	c7 92 96 92 64 92 32 92 00 92 cf 91 9d 91 6b 91     ....d.2.......k.
    1d0c:	39 91 07 91 d6 90 a4 90 72 90 40 90 0e 90 dc 8f     9.......r.@.....
    1d1c:	ab 8f 79 8f 47 8f 15 8f e3 8e b1 8e 7f 8e 4d 8e     ..y.G.........M.
    1d2c:	1b 8e e9 8d b7 8d 85 8d 53 8d 21 8d ef 8c bd 8c     ........S.!.....
    1d3c:	8b 8c 59 8c 27 8c f5 8b c3 8b 91 8b 5f 8b 2d 8b     ..Y.'......._.-.
    1d4c:	fb 8a c9 8a 97 8a 65 8a 32 8a 00 8a ce 89 9c 89     ......e.2.......
    1d5c:	6a 89 38 89 06 89 d4 88 a1 88 6f 88 3d 88 0b 88     j.8.......o.=...
    1d6c:	d9 87 a7 87 74 87 42 87 10 87 de 86 ac 86 7a 86     ....t.B.......z.
    1d7c:	47 86 15 86 e3 85 b1 85 7e 85 4c 85 1a 85 e8 84     G.......~.L.....
    1d8c:	b6 84 83 84 51 84 1f 84 ed 83 ba 83 88 83 56 83     ....Q.........V.
    1d9c:	24 83 f1 82 bf 82 8d 82 5b 82 28 82 f6 81 c4 81     $.......[.(.....
    1dac:	92 81 5f 81 2d 81 fb 80 c9 80 96 80 64 80 32 80     .._.-.......d.2.
    1dbc:	00 80 cd 7f 9b 7f 69 7f 36 7f 04 7f d2 7e a0 7e     ......i.6....~.~
    1dcc:	6d 7e 3b 7e 09 7e d7 7d a4 7d 72 7d 40 7d 0e 7d     m~;~.~.}.}r}@}.}
    1ddc:	db 7c a9 7c 77 7c 45 7c 12 7c e0 7b ae 7b 7c 7b     .|.|w|E|.|.{.{|{
    1dec:	49 7b 17 7b e5 7a b3 7a 81 7a 4e 7a 1c 7a ea 79     I{.{.z.z.zNz.z.y
    1dfc:	b8 79 85 79 53 79 21 79 ef 78 bd 78 8b 78 58 78     .y.ySy!y.x.x.xXx
    1e0c:	26 78 f4 77 c2 77 90 77 5e 77 2b 77 f9 76 c7 76     &x.w.w.w^w+w.v.v
    1e1c:	95 76 63 76 31 76 ff 75 cd 75 9a 75 68 75 36 75     .vcv1v.u.u.uhu6u
    1e2c:	04 75 d2 74 a0 74 6e 74 3c 74 0a 74 d8 73 a6 73     .u.t.tnt<t.t.s.s
    1e3c:	74 73 42 73 10 73 de 72 ac 72 7a 72 48 72 16 72     tsBs.s.r.rzrHr.r
    1e4c:	e4 71 b2 71 80 71 4e 71 1c 71 ea 70 b8 70 86 70     .q.q.qNq.q.p.p.p
    1e5c:	54 70 23 70 f1 6f bf 6f 8d 6f 5b 6f 29 6f f8 6e     Tp#p.o.o.o[o)o.n
    1e6c:	c6 6e 94 6e 62 6e 30 6e ff 6d cd 6d 9b 6d 69 6d     .n.nbn0n.m.m.mim
    1e7c:	38 6d 06 6d d4 6c a2 6c 71 6c 3f 6c 0d 6c dc 6b     8m.m.l.lql?l.l.k
    1e8c:	aa 6b 79 6b 47 6b 15 6b e4 6a b2 6a 81 6a 4f 6a     .kykGk.k.j.j.jOj
    1e9c:	1e 6a ec 69 bb 69 89 69 58 69 26 69 f5 68 c3 68     .j.i.i.iXi&i.h.h
    1eac:	92 68 60 68 2f 68 fe 67 cc 67 9b 67 6a 67 38 67     .h`h/h.g.g.gjg8g
    1ebc:	07 67 d6 66 a4 66 73 66 42 66 11 66 df 65 ae 65     .g.f.fsfBf.f.e.e
    1ecc:	7d 65 4c 65 1b 65 ea 64 b9 64 87 64 56 64 25 64     }eLe.e.d.d.dVd%d
    1edc:	f4 63 c3 63 92 63 61 63 30 63 ff 62 ce 62 9d 62     .c.c.cac0c.b.b.b
    1eec:	6c 62 3c 62 0b 62 da 61 a9 61 78 61 47 61 17 61     lb<b.b.a.axaGa.a
    1efc:	e6 60 b5 60 84 60 54 60 23 60 f2 5f c2 5f 91 5f     .`.`.`T`#`._._._
    1f0c:	60 5f 30 5f ff 5e cf 5e 9e 5e 6e 5e 3d 5e 0d 5e     `_0_.^.^.^n^=^.^
    1f1c:	dc 5d ac 5d 7b 5d 4b 5d 1b 5d ea 5c ba 5c 8a 5c     .].]{]K].].\.\.\
    1f2c:	59 5c 29 5c f9 5b c9 5b 98 5b 68 5b 38 5b 08 5b     Y\)\.[.[.[h[8[.[
    1f3c:	d8 5a a8 5a 78 5a 48 5a 18 5a e8 59 b8 59 88 59     .Z.ZxZHZ.Z.Y.Y.Y
    1f4c:	58 59 28 59 f8 58 c8 58 98 58 68 58 39 58 09 58     XY(Y.X.X.XhX9X.X
    1f5c:	d9 57 a9 57 7a 57 4a 57 1a 57 eb 56 bb 56 8c 56     .W.WzWJW.W.V.V.V
    1f6c:	5c 56 2d 56 fd 55 ce 55 9e 55 6f 55 3f 55 10 55     \V-V.U.U.UoU?U.U
    1f7c:	e1 54 b1 54 82 54 53 54 24 54 f4 53 c5 53 96 53     .T.T.TST$T.S.S.S
    1f8c:	67 53 38 53 09 53 da 52 ab 52 7c 52 4d 52 1e 52     gS8S.S.R.R|RMR.R
    1f9c:	ef 51 c0 51 91 51 62 51 33 51 05 51 d6 50 a7 50     .Q.Q.QbQ3Q.Q.P.P
    1fac:	79 50 4a 50 1b 50 ed 4f be 4f 90 4f 61 4f 33 4f     yPJP.P.O.O.OaO3O
    1fbc:	04 4f d6 4e a7 4e 79 4e 4b 4e 1c 4e ee 4d c0 4d     .O.N.NyNKN.N.M.M
    1fcc:	92 4d 63 4d 35 4d 07 4d d9 4c ab 4c 7d 4c 4f 4c     .McM5M.M.L.L}LOL
    1fdc:	21 4c f3 4b c5 4b 97 4b 69 4b 3c 4b 0e 4b e0 4a     !L.K.K.KiK<K.K.J
    1fec:	b2 4a 85 4a 57 4a 29 4a fc 49 ce 49 a1 49 73 49     .J.JWJ)J.I.I.IsI
    1ffc:	46 49 18 49 eb 48 be 48 90 48 63 48 36 48 09 48     FI.I.H.H.HcH6H.H
    200c:	db 47 ae 47 81 47 54 47 27 47 fa 46 cd 46 a0 46     .G.G.GTG'G.F.F.F
    201c:	73 46 46 46 19 46 ed 45 c0 45 93 45 66 45 3a 45     sFFF.F.E.E.EfE:E
    202c:	0d 45 e0 44 b4 44 87 44 5b 44 2e 44 02 44 d6 43     .E.D.D.D[D.D.D.C
    203c:	a9 43 7d 43 51 43 24 43 f8 42 cc 42 a0 42 74 42     .C}CQC$C.B.B.BtB
    204c:	48 42 1c 42 f0 41 c4 41 98 41 6c 41 40 41 14 41     HB.B.A.A.AlA@A.A
    205c:	e9 40 bd 40 91 40 66 40 3a 40 0f 40 e3 3f b8 3f     .@.@.@f@:@.@.?.?
    206c:	8c 3f 61 3f 35 3f 0a 3f df 3e b3 3e 88 3e 5d 3e     .?a?5?.?.>.>.>]>
    207c:	32 3e 07 3e dc 3d b1 3d 86 3d 5b 3d 30 3d 05 3d     2>.>.=.=.=[=0=.=
    208c:	da 3c af 3c 85 3c 5a 3c 2f 3c 05 3c da 3b b0 3b     .<.<.<Z</<.<.;.;
    209c:	85 3b 5b 3b 30 3b 06 3b dc 3a b1 3a 87 3a 5d 3a     .;[;0;.;.:.:.:]:
    20ac:	33 3a 09 3a df 39 b5 39 8b 39 61 39 37 39 0d 39     3:.:.9.9.9a979.9
    20bc:	e3 38 b9 38 90 38 66 38 3c 38 13 38 e9 37 c0 37     .8.8.8f8<8.8.7.7
    20cc:	96 37 6d 37 43 37 1a 37 f1 36 c7 36 9e 36 75 36     .7m7C7.7.6.6.6u6
    20dc:	4c 36 23 36 fa 35 d1 35 a8 35 7f 35 56 35 2d 35     L6#6.5.5.5.5V5-5
    20ec:	05 35 dc 34 b3 34 8b 34 62 34 3a 34 11 34 e9 33     .5.4.4.4b4:4.4.3
    20fc:	c0 33 98 33 70 33 47 33 1f 33 f7 32 cf 32 a7 32     .3.3p3G3.3.2.2.2
    210c:	7f 32 57 32 2f 32 07 32 df 31 b7 31 90 31 68 31     .2W2/2.2.1.1.1h1
    211c:	40 31 19 31 f1 30 ca 30 a2 30 7b 30 53 30 2c 30     @1.1.0.0.0{0S0,0
    212c:	05 30 de 2f b6 2f 8f 2f 68 2f 41 2f 1a 2f f3 2e     .0./././h/A/./..
    213c:	cc 2e a6 2e 7f 2e 58 2e 31 2e 0b 2e e4 2d be 2d     ......X.1....-.-
    214c:	97 2d 71 2d 4a 2d 24 2d fe 2c d7 2c b1 2c 8b 2c     .-q-J-$-.,.,.,.,
    215c:	65 2c 3f 2c 19 2c f3 2b cd 2b a7 2b 82 2b 5c 2b     e,?,.,.+.+.+.+\+
    216c:	36 2b 10 2b eb 2a c5 2a a0 2a 7a 2a 55 2a 30 2a     6+.+.*.*.*z*U*0*
    217c:	0b 2a e5 29 c0 29 9b 29 76 29 51 29 2c 29 07 29     .*.).).)v)Q),).)
    218c:	e2 28 bd 28 99 28 74 28 4f 28 2b 28 06 28 e2 27     .(.(.(t(O(+(.(.'
    219c:	bd 27 99 27 75 27 50 27 2c 27 08 27 e4 26 c0 26     .'.'u'P','.'.&.&
    21ac:	9c 26 78 26 54 26 30 26 0c 26 e9 25 c5 25 a1 25     .&x&T&0&.&.%.%.%
    21bc:	7e 25 5a 25 37 25 13 25 f0 24 cd 24 a9 24 86 24     ~%Z%7%.%.$.$.$.$
    21cc:	63 24 40 24 1d 24 fa 23 d7 23 b4 23 92 23 6f 23     c$@$.$.#.#.#.#o#
    21dc:	4c 23 29 23 07 23 e4 22 c2 22 a0 22 7d 22 5b 22     L#)#.#."."."}"["
    21ec:	39 22 16 22 f4 21 d2 21 b0 21 8e 21 6c 21 4b 21     9".".!.!.!.!l!K!
    21fc:	29 21 07 21 e5 20 c4 20 a2 20 81 20 5f 20 3e 20     )!.!. . . . _ > 
    220c:	1d 20 fb 1f da 1f b9 1f 98 1f 77 1f 56 1f 35 1f     . ........w.V.5.
    221c:	14 1f f3 1e d2 1e b2 1e 91 1e 71 1e 50 1e 30 1e     ..........q.P.0.
    222c:	0f 1e ef 1d cf 1d ae 1d 8e 1d 6e 1d 4e 1d 2e 1d     ..........n.N...
    223c:	0e 1d ee 1c cf 1c af 1c 8f 1c 70 1c 50 1c 31 1c     ..........p.P.1.
    224c:	11 1c f2 1b d2 1b b3 1b 94 1b 75 1b 56 1b 37 1b     ..........u.V.7.
    225c:	18 1b f9 1a da 1a bb 1a 9d 1a 7e 1a 5f 1a 41 1a     ..........~._.A.
    226c:	22 1a 04 1a e6 19 c7 19 a9 19 8b 19 6d 19 4f 19     "...........m.O.
    227c:	31 19 13 19 f5 18 d7 18 ba 18 9c 18 7e 18 61 18     1...........~.a.
    228c:	43 18 26 18 08 18 eb 17 ce 17 b1 17 94 17 77 17     C.&...........w.
    229c:	5a 17 3d 17 20 17 03 17 e6 16 ca 16 ad 16 91 16     Z.=. ...........
    22ac:	74 16 58 16 3b 16 1f 16 03 16 e7 15 cb 15 af 15     t.X.;...........
    22bc:	93 15 77 15 5b 15 3f 15 24 15 08 15 ec 14 d1 14     ..w.[.?.$.......
    22cc:	b5 14 9a 14 7f 14 63 14 48 14 2d 14 12 14 f7 13     ......c.H.-.....
    22dc:	dc 13 c1 13 a7 13 8c 13 71 13 57 13 3c 13 22 13     ........q.W.<.".
    22ec:	07 13 ed 12 d3 12 b8 12 9e 12 84 12 6a 12 50 12     ............j.P.
    22fc:	36 12 1c 12 03 12 e9 11 cf 11 b6 11 9c 11 83 11     6...............
    230c:	6a 11 50 11 37 11 1e 11 05 11 ec 10 d3 10 ba 10     j.P.7...........
    231c:	a1 10 89 10 70 10 57 10 3f 10 26 10 0e 10 f6 0f     ....p.W.?.&.....
    232c:	dd 0f c5 0f ad 0f 95 0f 7d 0f 65 0f 4d 0f 35 0f     ........}.e.M.5.
    233c:	1e 0f 06 0f ee 0e d7 0e bf 0e a8 0e 91 0e 79 0e     ..............y.
    234c:	62 0e 4b 0e 34 0e 1d 0e 06 0e ef 0d d9 0d c2 0d     b.K.4...........
    235c:	ab 0d 95 0d 7e 0d 68 0d 51 0d 3b 0d 25 0d 0f 0d     ....~.h.Q.;.%...
    236c:	f9 0c e3 0c cd 0c b7 0c a1 0c 8b 0c 76 0c 60 0c     ............v.`.
    237c:	4a 0c 35 0c 20 0c 0a 0c f5 0b e0 0b cb 0b b6 0b     J.5. ...........
    238c:	a1 0b 8c 0b 77 0b 62 0b 4e 0b 39 0b 24 0b 10 0b     ....w.b.N.9.$...
    239c:	fc 0a e7 0a d3 0a bf 0a ab 0a 97 0a 83 0a 6f 0a     ..............o.
    23ac:	5b 0a 47 0a 33 0a 20 0a 0c 0a f9 09 e5 09 d2 09     [.G.3. .........
    23bc:	bf 09 ac 09 98 09 85 09 72 09 5f 09 4d 09 3a 09     ........r._.M.:.
    23cc:	27 09 15 09 02 09 ef 08 dd 08 cb 08 b8 08 a6 08     '...............
    23dc:	94 08 82 08 70 08 5e 08 4c 08 3b 08 29 08 17 08     ....p.^.L.;.)...
    23ec:	06 08 f4 07 e3 07 d1 07 c0 07 af 07 9e 07 8d 07     ................
    23fc:	7c 07 6b 07 5a 07 49 07 39 07 28 07 18 07 07 07     |.k.Z.I.9.(.....
    240c:	f7 06 e6 06 d6 06 c6 06 b6 06 a6 06 96 06 86 06     ................
    241c:	76 06 67 06 57 06 47 06 38 06 28 06 19 06 0a 06     v.g.W.G.8.(.....
    242c:	fb 05 eb 05 dc 05 cd 05 be 05 b0 05 a1 05 92 05     ................
    243c:	83 05 75 05 66 05 58 05 4a 05 3b 05 2d 05 1f 05     ..u.f.X.J.;.-...
    244c:	11 05 03 05 f5 04 e7 04 da 04 cc 04 be 04 b1 04     ................
    245c:	a3 04 96 04 89 04 7c 04 6e 04 61 04 54 04 47 04     ......|.n.a.T.G.
    246c:	3b 04 2e 04 21 04 14 04 08 04 fb 03 ef 03 e3 03     ;...!...........
    247c:	d6 03 ca 03 be 03 b2 03 a6 03 9a 03 8f 03 83 03     ................
    248c:	77 03 6c 03 60 03 55 03 49 03 3e 03 33 03 28 03     w.l.`.U.I.>.3.(.
    249c:	1d 03 12 03 07 03 fc 02 f1 02 e7 02 dc 02 d1 02     ................
    24ac:	c7 02 bd 02 b2 02 a8 02 9e 02 94 02 8a 02 80 02     ................
    24bc:	76 02 6c 02 63 02 59 02 4f 02 46 02 3d 02 33 02     v.l.c.Y.O.F.=.3.
    24cc:	2a 02 21 02 18 02 0f 02 06 02 fd 01 f4 01 ec 01     *.!.............
    24dc:	e3 01 da 01 d2 01 c9 01 c1 01 b9 01 b1 01 a9 01     ................
    24ec:	a1 01 99 01 91 01 89 01 81 01 7a 01 72 01 6b 01     ..........z.r.k.
    24fc:	63 01 5c 01 55 01 4d 01 46 01 3f 01 38 01 31 01     c.\.U.M.F.?.8.1.
    250c:	2b 01 24 01 1d 01 17 01 10 01 0a 01 03 01 fd 00     +.$.............
    251c:	f7 00 f1 00 eb 00 e5 00 df 00 d9 00 d3 00 ce 00     ................
    252c:	c8 00 c3 00 bd 00 b8 00 b3 00 ad 00 a8 00 a3 00     ................
    253c:	9e 00 99 00 95 00 90 00 8b 00 87 00 82 00 7e 00     ..............~.
    254c:	79 00 75 00 71 00 6d 00 69 00 65 00 61 00 5d 00     y.u.q.m.i.e.a.].
    255c:	59 00 56 00 52 00 4f 00 4b 00 48 00 44 00 41 00     Y.V.R.O.K.H.D.A.
    256c:	3e 00 3b 00 38 00 35 00 32 00 30 00 2d 00 2a 00     >.;.8.5.2.0.-.*.
    257c:	28 00 26 00 23 00 21 00 1f 00 1d 00 1b 00 19 00     (.&.#.!.........
    258c:	17 00 15 00 13 00 11 00 10 00 0e 00 0d 00 0c 00     ................
    259c:	0a 00 09 00 08 00 07 00 06 00 05 00 04 00 04 00     ................
    25ac:	03 00 02 00 02 00 01 00 01 00 01 00 01 00 01 00     ................
    25bc:	01 00 01 00 01 00 01 00 01 00 01 00 02 00 02 00     ................
    25cc:	03 00 04 00 04 00 05 00 06 00 07 00 08 00 09 00     ................
    25dc:	0a 00 0c 00 0d 00 0e 00 10 00 11 00 13 00 15 00     ................
    25ec:	17 00 19 00 1b 00 1d 00 1f 00 21 00 23 00 26 00     ..........!.#.&.
    25fc:	28 00 2a 00 2d 00 30 00 32 00 35 00 38 00 3b 00     (.*.-.0.2.5.8.;.
    260c:	3e 00 41 00 44 00 48 00 4b 00 4f 00 52 00 56 00     >.A.D.H.K.O.R.V.
    261c:	59 00 5d 00 61 00 65 00 69 00 6d 00 71 00 75 00     Y.].a.e.i.m.q.u.
    262c:	79 00 7e 00 82 00 87 00 8b 00 90 00 95 00 99 00     y.~.............
    263c:	9e 00 a3 00 a8 00 ad 00 b3 00 b8 00 bd 00 c3 00     ................
    264c:	c8 00 ce 00 d3 00 d9 00 df 00 e5 00 eb 00 f1 00     ................
    265c:	f7 00 fd 00 03 01 0a 01 10 01 17 01 1d 01 24 01     ..............$.
    266c:	2b 01 31 01 38 01 3f 01 46 01 4d 01 55 01 5c 01     +.1.8.?.F.M.U.\.
    267c:	63 01 6b 01 72 01 7a 01 81 01 89 01 91 01 99 01     c.k.r.z.........
    268c:	a1 01 a9 01 b1 01 b9 01 c1 01 c9 01 d2 01 da 01     ................
    269c:	e3 01 ec 01 f4 01 fd 01 06 02 0f 02 18 02 21 02     ..............!.
    26ac:	2a 02 33 02 3d 02 46 02 4f 02 59 02 63 02 6c 02     *.3.=.F.O.Y.c.l.
    26bc:	76 02 80 02 8a 02 94 02 9e 02 a8 02 b2 02 bd 02     v...............
    26cc:	c7 02 d1 02 dc 02 e7 02 f1 02 fc 02 07 03 12 03     ................
    26dc:	1d 03 28 03 33 03 3e 03 49 03 55 03 60 03 6c 03     ..(.3.>.I.U.`.l.
    26ec:	77 03 83 03 8f 03 9a 03 a6 03 b2 03 be 03 ca 03     w...............
    26fc:	d6 03 e3 03 ef 03 fb 03 08 04 14 04 21 04 2e 04     ............!...
    270c:	3b 04 47 04 54 04 61 04 6e 04 7c 04 89 04 96 04     ;.G.T.a.n.|.....
    271c:	a3 04 b1 04 be 04 cc 04 da 04 e7 04 f5 04 03 05     ................
    272c:	11 05 1f 05 2d 05 3b 05 4a 05 58 05 66 05 75 05     ....-.;.J.X.f.u.
    273c:	83 05 92 05 a1 05 b0 05 be 05 cd 05 dc 05 eb 05     ................
    274c:	fb 05 0a 06 19 06 28 06 38 06 47 06 57 06 67 06     ......(.8.G.W.g.
    275c:	76 06 86 06 96 06 a6 06 b6 06 c6 06 d6 06 e6 06     v...............
    276c:	f7 06 07 07 18 07 28 07 39 07 49 07 5a 07 6b 07     ......(.9.I.Z.k.
    277c:	7c 07 8d 07 9e 07 af 07 c0 07 d1 07 e3 07 f4 07     |...............
    278c:	06 08 17 08 29 08 3b 08 4c 08 5e 08 70 08 82 08     ....).;.L.^.p...
    279c:	94 08 a6 08 b8 08 cb 08 dd 08 ef 08 02 09 15 09     ................
    27ac:	27 09 3a 09 4d 09 5f 09 72 09 85 09 98 09 ac 09     '.:.M._.r.......
    27bc:	bf 09 d2 09 e5 09 f9 09 0c 0a 20 0a 33 0a 47 0a     .......... .3.G.
    27cc:	5b 0a 6f 0a 83 0a 97 0a ab 0a bf 0a d3 0a e7 0a     [.o.............
    27dc:	fc 0a 10 0b 24 0b 39 0b 4e 0b 62 0b 77 0b 8c 0b     ....$.9.N.b.w...
    27ec:	a1 0b b6 0b cb 0b e0 0b f5 0b 0a 0c 20 0c 35 0c     ............ .5.
    27fc:	4a 0c 60 0c 76 0c 8b 0c a1 0c b7 0c cd 0c e3 0c     J.`.v...........
    280c:	f9 0c 0f 0d 25 0d 3b 0d 51 0d 68 0d 7e 0d 95 0d     ....%.;.Q.h.~...
    281c:	ab 0d c2 0d d9 0d ef 0d 06 0e 1d 0e 34 0e 4b 0e     ............4.K.
    282c:	62 0e 79 0e 91 0e a8 0e bf 0e d7 0e ee 0e 06 0f     b.y.............
    283c:	1e 0f 35 0f 4d 0f 65 0f 7d 0f 95 0f ad 0f c5 0f     ..5.M.e.}.......
    284c:	dd 0f f6 0f 0e 10 26 10 3f 10 57 10 70 10 89 10     ......&.?.W.p...
    285c:	a1 10 ba 10 d3 10 ec 10 05 11 1e 11 37 11 50 11     ............7.P.
    286c:	6a 11 83 11 9c 11 b6 11 cf 11 e9 11 03 12 1c 12     j...............
    287c:	36 12 50 12 6a 12 84 12 9e 12 b8 12 d3 12 ed 12     6.P.j...........
    288c:	07 13 22 13 3c 13 57 13 71 13 8c 13 a7 13 c1 13     ..".<.W.q.......
    289c:	dc 13 f7 13 12 14 2d 14 48 14 63 14 7f 14 9a 14     ......-.H.c.....
    28ac:	b5 14 d1 14 ec 14 08 15 24 15 3f 15 5b 15 77 15     ........$.?.[.w.
    28bc:	93 15 af 15 cb 15 e7 15 03 16 1f 16 3b 16 58 16     ............;.X.
    28cc:	74 16 91 16 ad 16 ca 16 e6 16 03 17 20 17 3d 17     t........... .=.
    28dc:	5a 17 77 17 94 17 b1 17 ce 17 eb 17 08 18 26 18     Z.w...........&.
    28ec:	43 18 61 18 7e 18 9c 18 ba 18 d7 18 f5 18 13 19     C.a.~...........
    28fc:	31 19 4f 19 6d 19 8b 19 a9 19 c7 19 e6 19 04 1a     1.O.m...........
    290c:	22 1a 41 1a 5f 1a 7e 1a 9d 1a bb 1a da 1a f9 1a     ".A._.~.........
    291c:	18 1b 37 1b 56 1b 75 1b 94 1b b3 1b d2 1b f2 1b     ..7.V.u.........
    292c:	11 1c 31 1c 50 1c 70 1c 8f 1c af 1c cf 1c ee 1c     ..1.P.p.........
    293c:	0e 1d 2e 1d 4e 1d 6e 1d 8e 1d ae 1d cf 1d ef 1d     ....N.n.........
    294c:	0f 1e 30 1e 50 1e 71 1e 91 1e b2 1e d2 1e f3 1e     ..0.P.q.........
    295c:	14 1f 35 1f 56 1f 77 1f 98 1f b9 1f da 1f fb 1f     ..5.V.w.........
    296c:	1d 20 3e 20 5f 20 81 20 a2 20 c4 20 e5 20 07 21     . > _ . . . . .!
    297c:	29 21 4b 21 6c 21 8e 21 b0 21 d2 21 f4 21 16 22     )!K!l!.!.!.!.!."
    298c:	39 22 5b 22 7d 22 a0 22 c2 22 e4 22 07 23 29 23     9"["}".".".".#)#
    299c:	4c 23 6f 23 92 23 b4 23 d7 23 fa 23 1d 24 40 24     L#o#.#.#.#.#.$@$
    29ac:	63 24 86 24 a9 24 cd 24 f0 24 13 25 37 25 5a 25     c$.$.$.$.$.%7%Z%
    29bc:	7e 25 a1 25 c5 25 e9 25 0c 26 30 26 54 26 78 26     ~%.%.%.%.&0&T&x&
    29cc:	9c 26 c0 26 e4 26 08 27 2c 27 50 27 75 27 99 27     .&.&.&.','P'u'.'
    29dc:	bd 27 e2 27 06 28 2b 28 4f 28 74 28 99 28 bd 28     .'.'.(+(O(t(.(.(
    29ec:	e2 28 07 29 2c 29 51 29 76 29 9b 29 c0 29 e5 29     .(.),)Q)v).).).)
    29fc:	0b 2a 30 2a 55 2a 7a 2a a0 2a c5 2a eb 2a 10 2b     .*0*U*z*.*.*.*.+
    2a0c:	36 2b 5c 2b 82 2b a7 2b cd 2b f3 2b 19 2c 3f 2c     6+\+.+.+.+.+.,?,
    2a1c:	65 2c 8b 2c b1 2c d7 2c fe 2c 24 2d 4a 2d 71 2d     e,.,.,.,.,$-J-q-
    2a2c:	97 2d be 2d e4 2d 0b 2e 31 2e 58 2e 7f 2e a6 2e     .-.-.-..1.X.....
    2a3c:	cc 2e f3 2e 1a 2f 41 2f 68 2f 8f 2f b6 2f de 2f     ...../A/h/./././
    2a4c:	05 30 2c 30 53 30 7b 30 a2 30 ca 30 f1 30 19 31     .0,0S0{0.0.0.0.1
    2a5c:	40 31 68 31 90 31 b7 31 df 31 07 32 2f 32 57 32     @1h1.1.1.1.2/2W2
    2a6c:	7f 32 a7 32 cf 32 f7 32 1f 33 47 33 70 33 98 33     .2.2.2.2.3G3p3.3
    2a7c:	c0 33 e9 33 11 34 3a 34 62 34 8b 34 b3 34 dc 34     .3.3.4:4b4.4.4.4
    2a8c:	05 35 2d 35 56 35 7f 35 a8 35 d1 35 fa 35 23 36     .5-5V5.5.5.5.5#6
    2a9c:	4c 36 75 36 9e 36 c7 36 f1 36 1a 37 43 37 6d 37     L6u6.6.6.6.7C7m7
    2aac:	96 37 c0 37 e9 37 13 38 3c 38 66 38 90 38 b9 38     .7.7.7.8<8f8.8.8
    2abc:	e3 38 0d 39 37 39 61 39 8b 39 b5 39 df 39 09 3a     .8.979a9.9.9.9.:
    2acc:	33 3a 5d 3a 87 3a b1 3a dc 3a 06 3b 30 3b 5b 3b     3:]:.:.:.:.;0;[;
    2adc:	85 3b b0 3b da 3b 05 3c 2f 3c 5a 3c 85 3c af 3c     .;.;.;.</<Z<.<.<
    2aec:	da 3c 05 3d 30 3d 5b 3d 86 3d b1 3d dc 3d 07 3e     .<.=0=[=.=.=.=.>
    2afc:	32 3e 5d 3e 88 3e b3 3e df 3e 0a 3f 35 3f 61 3f     2>]>.>.>.>.?5?a?
    2b0c:	8c 3f b8 3f e3 3f 0f 40 3a 40 66 40 91 40 bd 40     .?.?.?.@:@f@.@.@
    2b1c:	e9 40 14 41 40 41 6c 41 98 41 c4 41 f0 41 1c 42     .@.A@AlA.A.A.A.B
    2b2c:	48 42 74 42 a0 42 cc 42 f8 42 24 43 51 43 7d 43     HBtB.B.B.B$CQC}C
    2b3c:	a9 43 d6 43 02 44 2e 44 5b 44 87 44 b4 44 e0 44     .C.C.D.D[D.D.D.D
    2b4c:	0d 45 3a 45 66 45 93 45 c0 45 ed 45 19 46 46 46     .E:EfE.E.E.E.FFF
    2b5c:	73 46 a0 46 cd 46 fa 46 27 47 54 47 81 47 ae 47     sF.F.F.F'GTG.G.G
    2b6c:	db 47 09 48 36 48 63 48 90 48 be 48 eb 48 18 49     .G.H6HcH.H.H.H.I
    2b7c:	46 49 73 49 a1 49 ce 49 fc 49 29 4a 57 4a 85 4a     FIsI.I.I.I)JWJ.J
    2b8c:	b2 4a e0 4a 0e 4b 3c 4b 69 4b 97 4b c5 4b f3 4b     .J.J.K<KiK.K.K.K
    2b9c:	21 4c 4f 4c 7d 4c ab 4c d9 4c 07 4d 35 4d 63 4d     !LOL}L.L.L.M5McM
    2bac:	92 4d c0 4d ee 4d 1c 4e 4b 4e 79 4e a7 4e d6 4e     .M.M.M.NKNyN.N.N
    2bbc:	04 4f 33 4f 61 4f 90 4f be 4f ed 4f 1b 50 4a 50     .O3OaO.O.O.O.PJP
    2bcc:	79 50 a7 50 d6 50 05 51 33 51 62 51 91 51 c0 51     yP.P.P.Q3QbQ.Q.Q
    2bdc:	ef 51 1e 52 4d 52 7c 52 ab 52 da 52 09 53 38 53     .Q.RMR|R.R.R.S8S
    2bec:	67 53 96 53 c5 53 f4 53 24 54 53 54 82 54 b1 54     gS.S.S.S$TST.T.T
    2bfc:	e1 54 10 55 3f 55 6f 55 9e 55 ce 55 fd 55 2d 56     .T.U?UoU.U.U.U-V
    2c0c:	5c 56 8c 56 bb 56 eb 56 1a 57 4a 57 7a 57 a9 57     \V.V.V.V.WJWzW.W
    2c1c:	d9 57 09 58 39 58 68 58 98 58 c8 58 f8 58 28 59     .W.X9XhX.X.X.X(Y
    2c2c:	58 59 88 59 b8 59 e8 59 18 5a 48 5a 78 5a a8 5a     XY.Y.Y.Y.ZHZxZ.Z
    2c3c:	d8 5a 08 5b 38 5b 68 5b 98 5b c9 5b f9 5b 29 5c     .Z.[8[h[.[.[.[)\
    2c4c:	59 5c 8a 5c ba 5c ea 5c 1b 5d 4b 5d 7b 5d ac 5d     Y\.\.\.\.]K]{].]
    2c5c:	dc 5d 0d 5e 3d 5e 6e 5e 9e 5e cf 5e ff 5e 30 5f     .].^=^n^.^.^.^0_
    2c6c:	60 5f 91 5f c2 5f f2 5f 23 60 54 60 84 60 b5 60     `_._._._#`T`.`.`
    2c7c:	e6 60 17 61 47 61 78 61 a9 61 da 61 0b 62 3c 62     .`.aGaxa.a.a.b<b
    2c8c:	6c 62 9d 62 ce 62 ff 62 30 63 61 63 92 63 c3 63     lb.b.b.b0cac.c.c
    2c9c:	f4 63 25 64 56 64 87 64 b9 64 ea 64 1b 65 4c 65     .c%dVd.d.d.d.eLe
    2cac:	7d 65 ae 65 df 65 11 66 42 66 73 66 a4 66 d6 66     }e.e.e.fBfsf.f.f
    2cbc:	07 67 38 67 6a 67 9b 67 cc 67 fe 67 2f 68 60 68     .g8gjg.g.g.g/h`h
    2ccc:	92 68 c3 68 f5 68 26 69 58 69 89 69 bb 69 ec 69     .h.h.h&iXi.i.i.i
    2cdc:	1e 6a 4f 6a 81 6a b2 6a e4 6a 15 6b 47 6b 79 6b     .jOj.j.j.j.kGkyk
    2cec:	aa 6b dc 6b 0d 6c 3f 6c 71 6c a2 6c d4 6c 06 6d     .k.k.l?lql.l.l.m
    2cfc:	38 6d 69 6d 9b 6d cd 6d ff 6d 30 6e 62 6e 94 6e     8mim.m.m.m0nbn.n
    2d0c:	c6 6e f8 6e 29 6f 5b 6f 8d 6f bf 6f f1 6f 23 70     .n.n)o[o.o.o.o#p
    2d1c:	54 70 86 70 b8 70 ea 70 1c 71 4e 71 80 71 b2 71     Tp.p.p.p.qNq.q.q
    2d2c:	e4 71 16 72 48 72 7a 72 ac 72 de 72 10 73 42 73     .q.rHrzr.r.r.sBs
    2d3c:	74 73 a6 73 d8 73 0a 74 3c 74 6e 74 a0 74 d2 74     ts.s.s.t<tnt.t.t
    2d4c:	04 75 36 75 68 75 9a 75 cd 75 ff 75 31 76 63 76     .u6uhu.u.u.u1vcv
    2d5c:	95 76 c7 76 f9 76 2b 77 5e 77 90 77 c2 77 f4 77     .v.v.v+w^w.w.w.w
    2d6c:	26 78 58 78 8b 78 bd 78 ef 78 21 79 53 79 85 79     &xXx.x.x.x!ySy.y
    2d7c:	b8 79 ea 79 1c 7a 4e 7a 81 7a b3 7a e5 7a 17 7b     .y.y.zNz.z.z.z.{
    2d8c:	49 7b 7c 7b ae 7b e0 7b 12 7c 45 7c 77 7c a9 7c     I{|{.{.{.|E|w|.|
    2d9c:	db 7c 0e 7d 40 7d 72 7d a4 7d d7 7d 09 7e 3b 7e     .|.}@}r}.}.}.~;~
    2dac:	6d 7e a0 7e d2 7e 04 7f 36 7f 69 7f 9b 7f cd 7f     m~.~.~..6.i.....

00002dbc <PM_UNKNOWN_01>:
    2dbc:	0d 0a 3f 3f 3f 20 75 6e 6b 6e 6f 77 6e 20 63 6f     ..??? unknown co
    2dcc:	6d 6d 61 6e 64 20 2d 20 66 6f 72 20 61 73 73 69     mmand - for assi
    2ddc:	73 74 61 6e 63 65 20 65 6e 74 65 72 20 20 68 65     stance enter  he
    2dec:	6c 70 0d 0a 00                                      lp...

00002df1 <PM_IP_CMD_reset>:
    2df1:	72 65 73 65 74 3d 00                                reset=.

00002df8 <PM_IP_CMD_pt>:
    2df8:	70 74 3d 00                                         pt=.

00002dfc <PM_IP_CMD_kb>:
    2dfc:	6b 62 3d 00                                         kb=.

00002e00 <PM_IP_CMD_help>:
    2e00:	68 65 6c 70 00                                      help.

00002e05 <PM_IP_CMD_info>:
    2e05:	69 6e 66 6f 3d 00                                   info=.

00002e0b <PM_IP_CMD_eb>:
    2e0b:	65 62 3d 00                                         eb=.

00002e0f <PM_IP_CMD_dds>:
    2e0f:	64 64 73 3d 00                                      dds=.

00002e14 <PM_IP_CMD_dac>:
    2e14:	64 61 63 3d 00                                      dac=.

00002e19 <PM_IP_CMD_bl>:
    2e19:	62 6c 3d 00                                         bl=.

00002e1d <PM_IP_CMD_bias>:
    2e1d:	62 69 61 73 3d 00                                   bias=.

00002e23 <PM_IP_CMD_AT>:
    2e23:	41 54 00                                            AT.

00002e26 <PM_IP_CMD_adc>:
    2e26:	61 64 63 3d 00                                      adc=.

00002e2b <PM_IP_CMD_CmdLine>:
    2e2b:	0d 0a 3e 20 00                                      ..> .

00002e30 <PM_IP_CMD_NewLine>:
    2e30:	0d 0a 00                                            ...

00002e33 <PM_HELP_RESET_1>:
    2e33:	72 65 73 65 74 3d 09 09 31 3a 20 72 65 62 6f 6f     reset=..1: reboo
    2e43:	74 20 41 4c 4c 0d 0a 00                             t ALL...

00002e4b <PM_HELP_PT_2>:
    2e4b:	31 3a 20 74 75 72 6e 20 73 70 65 65 64 2c 20 32     1: turn speed, 2
    2e5b:	3a 20 76 61 72 69 6f 6d 65 74 65 72 0d 0a 00        : variometer...

00002e6a <PM_HELP_PT_1>:
    2e6a:	70 74 3d 09 09 30 3a 20 70 69 74 63 68 20 74 6f     pt=..0: pitch to
    2e7a:	6e 65 20 4f 46 46 2c 20 00                          ne OFF, .

00002e83 <PM_HELP_KB_1>:
    2e83:	6b 62 3d 09 09 30 3a 20 6b 65 79 20 62 65 65 70     kb=..0: key beep
    2e93:	20 4f 46 46 2c 20 31 3a 20 4f 4e 0d 0a 00            OFF, 1: ON...

00002ea1 <PM_HELP_INFO_1>:
    2ea1:	69 6e 66 6f 3d 09 09 30 3a 20 4f 46 46 2c 20 31     info=..0: OFF, 1
    2eb1:	3a 20 4f 4e 0d 0a 00                                : ON...

00002eb8 <PM_HELP_HELP_2>:
    2eb8:	61 62 6f 75 74 20 61 6c 6c 20 61 76 61 69 6c 61     about all availa
    2ec8:	62 6c 65 20 63 6f 6d 6d 61 6e 64 73 0d 0a 00        ble commands...

00002ed7 <PM_HELP_HELP_1>:
    2ed7:	68 65 6c 70 09 09 54 68 69 73 20 69 6e 66 6f 72     help..This infor
    2ee7:	6d 61 74 69 6f 6e 20 70 61 67 65 20 00              mation page .

00002ef4 <PM_HELP_EB_1>:
    2ef4:	65 62 3d 09 09 30 3a 20 65 72 72 6f 72 20 62 65     eb=..0: error be
    2f04:	65 70 20 4f 46 46 2c 20 31 3a 20 4f 4e 0d 0a 00     ep OFF, 1: ON...

00002f14 <PM_HELP_DDS_3>:
    2f14:	63 3a 20 73 74 61 72 74 69 6e 67 20 70 68 61 73     c: starting phas
    2f24:	65 20 6f 66 20 44 44 53 31 2d 44 44 53 30 20 64     e of DDS1-DDS0 d
    2f34:	65 67 0d 0a 00                                      eg...

00002f39 <PM_HELP_DDS_2>:
    2f39:	62 3a 20 44 44 53 31 20 6d 48 7a 2c 20 00           b: DDS1 mHz, .

00002f47 <PM_HELP_DDS_1>:
    2f47:	64 64 73 3d 61 2c 62 2c 63 09 61 3a 20 44 44 53     dds=a,b,c.a: DDS
    2f57:	30 20 66 72 65 71 75 65 6e 63 79 20 6d 48 7a 2c     0 frequency mHz,
    2f67:	20 00                                                .

00002f69 <PM_HELP_DAC_2>:
    2f69:	31 3a 20 74 75 72 6e 20 44 41 43 42 20 6f 6e 0d     1: turn DACB on.
    2f79:	0a 00                                               ..

00002f7b <PM_HELP_DAC_1>:
    2f7b:	64 61 63 3d 09 09 30 3a 20 74 75 72 6e 20 44 41     dac=..0: turn DA
    2f8b:	43 42 20 6f 66 66 2c 20 00                          CB off, .

00002f94 <PM_HELP_BL_2>:
    2f94:	2d 31 3a 20 41 55 54 4f 2c 20 2d 32 3a 20 53 50     -1: AUTO, -2: SP
    2fa4:	45 43 49 41 4c 0d 0a 00                             ECIAL...

00002fac <PM_HELP_BL_1>:
    2fac:	62 6c 3d 09 09 30 2d 32 35 35 3a 20 62 61 63 6b     bl=..0-255: back
    2fbc:	6c 69 67 68 74 20 50 57 4d 2c 20 00                 light PWM, .

00002fc8 <PM_HELP_BIAS_2>:
    2fc8:	66 6f 72 20 4c 43 44 20 63 6f 6e 74 72 61 73 74     for LCD contrast
    2fd8:	0d 0a 00                                            ...

00002fdb <PM_HELP_BIAS_1>:
    2fdb:	62 69 61 73 3d 09 09 30 2d 36 33 3a 20 62 69 61     bias=..0-63: bia
    2feb:	73 20 76 6f 6c 74 61 67 65 20 00                    s voltage .

00002ff6 <PM_HELP_AT_1>:
    2ff6:	41 54 09 09 43 4d 44 20 74 6f 20 73 65 6e 64 20     AT..CMD to send 
    3006:	74 6f 20 74 68 65 20 53 49 4d 38 30 38 0d 0a 00     to the SIM808...

00003016 <PM_HELP_ADC_2>:
    3016:	31 3a 20 74 75 72 6e 20 41 44 43 41 20 61 6e 64     1: turn ADCA and
    3026:	20 41 44 43 42 20 6f 6e 0d 0a 00                     ADCB on...

00003031 <PM_HELP_ADC_1>:
    3031:	61 64 63 3d 09 09 30 3a 20 74 75 72 6e 20 41 44     adc=..0: turn AD
    3041:	43 41 20 61 6e 64 20 41 44 43 42 20 6f 66 66 2c     CA and ADCB off,
    3051:	20 00                                                .

00003053 <PM_HELP_HDR_2>:
    3053:	2a 20 43 4f 4d 4d 41 4e 44 53 20 2a 0d 0a 2a 2a     * COMMANDS *..**
    3063:	2a 2a 2a 2a 2a 2a 2a 2a 2a 2a 0d 0a 0d 0a 00        **********.....

00003072 <PM_HELP_HDR_1>:
    3072:	0d 0a 0d 0a 0d 0a 2a 2a 2a 2a 2a 2a 2a 2a 2a 2a     ......**********
    3082:	2a 2a 0d 0a 00                                      **...

00003087 <PM_FORMAT_5F3>:
    3087:	25 35 2e 33 66 00                                   %5.3f.

0000308d <PM_FORMAT_4F1>:
    308d:	25 34 2e 31 66 00                                   %4.1f.

00003093 <PM_FORMAT_07F2>:
    3093:	25 30 37 2e 32 66 00                                %07.2f.

0000309a <PM_FORMAT_05F2>:
    309a:	25 30 35 2e 32 66 00                                %05.2f.

000030a1 <PM_TWI1_INIT_ONBOARD_01>:
    30a1:	2d 2d 2d 2d 2d 2d 2d 2d 2d 2d 2d 0d 0a 0d 0a 00     -----------.....

000030b1 <PM_TWI1_INIT_ONBOARD_BARO_OK>:
    30b1:	49 6e 69 74 3a 20 42 61 72 6f 20 20 73 75 63 63     Init: Baro  succ
    30c1:	65 73 73 00                                         ess.

000030c5 <PM_TWI1_INIT_BARO_06>:
    30c5:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 2e 2e     TWI-onboard:  ..
    30d5:	2e 20 64 65 76 69 63 65 20 6e 6f 74 20 6f 6e 20     . device not on 
    30e5:	62 6f 61 72 64 2e 20 28 73 63 3d 25 64 29 0d 0a     board. (sc=%d)..
	...

000030f6 <PM_TWI1_INIT_BARO_05>:
    30f6:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 49 4e     TWI-onboard:  IN
    3106:	49 54 20 73 75 63 63 65 73 73 2e 0d 0a 00           IT success....

00003114 <PM_TWI1_INIT_BARO_04>:
    3114:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 42 41     TWI-onboard:  BA
    3124:	44 20 72 65 61 64 69 6e 67 20 50 52 4f 4d 20 61     D reading PROM a
    3134:	64 64 72 65 73 73 20 25 64 2e 20 28 73 63 3d 25     ddress %d. (sc=%
    3144:	64 29 0d 0a 00                                      d)...

00003149 <PM_TWI1_INIT_BARO_03>:
    3149:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 42 61 72     TWI-onboard: Bar
    3159:	6f 20 4d 53 35 36 30 37 30 32 42 41 30 33 2d 35     o MS560702BA03-5
    3169:	30 20 2d 20 20 20 20 20 73 65 72 69 61 6c 23 3a     0 -     serial#:
    3179:	20 25 64 0d 0a 00                                    %d...

0000317f <PM_TWI1_INIT_BARO_02>:
    317f:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 42 41     TWI-onboard:  BA
    318f:	44 20 72 65 61 64 69 6e 67 20 73 65 72 69 61 6c     D reading serial
    319f:	2f 43 52 43 20 77 6f 72 64 2e 20 28 73 63 3d 25     /CRC word. (sc=%
    31af:	64 29 0d 0a 00                                      d)...

000031b4 <PM_TWI1_INIT_BARO_01>:
    31b4:	0d 0a 54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 42     ..TWI-onboard: B
    31c4:	61 72 6f 20 4d 53 35 36 30 37 30 32 42 41 30 33     aro MS560702BA03
    31d4:	2d 35 30 20 2d 20 49 32 43 20 61 64 64 72 65 73     -50 - I2C addres
    31e4:	73 3a 20 30 78 25 30 32 58 0d 0a 00                 s: 0x%02X...

000031f0 <PM_TWI1_INIT_ONBOARD_GYRO_OK>:
    31f0:	49 6e 69 74 3a 20 47 79 72 6f 20 20 73 75 63 63     Init: Gyro  succ
    3200:	65 73 73 00                                         ess.

00003204 <PM_TWI1_INIT_GYRO_05>:
    3204:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 2e 2e     TWI-onboard:  ..
    3214:	2e 20 64 65 76 69 63 65 20 6e 6f 74 20 6f 6e 20     . device not on 
    3224:	62 6f 61 72 64 2e 20 28 73 63 3d 25 64 29 0d 0a     board. (sc=%d)..
	...

00003235 <PM_TWI1_INIT_GYRO_04>:
    3235:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 49 4e     TWI-onboard:  IN
    3245:	49 54 20 73 75 63 63 65 73 73 2e 0d 0a 00           IT success....

00003253 <PM_TWI1_INIT_GYRO_03>:
    3253:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 47 79 72     TWI-onboard: Gyr
    3263:	6f 20 4d 50 55 2d 39 32 35 30 20 2d 20 20 20 20     o MPU-9250 -    
    3273:	20 76 65 72 73 69 6f 6e 3a 20 30 78 25 30 32 58      version: 0x%02X
    3283:	2c 20 30 78 25 30 32 58 0d 0a 00                    , 0x%02X...

0000328e <PM_TWI1_INIT_GYRO_02>:
    328e:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 47 79 72     TWI-onboard: Gyr
    329e:	6f 20 4d 50 55 2d 39 32 35 30 20 20 20 2d 20 20     o MPU-9250   -  
    32ae:	20 27 72 65 73 65 74 20 31 27 20 62 61 64 20 72      'reset 1' bad r
    32be:	65 73 70 6f 6e 73 65 0d 0a 00                       esponse...

000032c8 <PM_TWI1_INIT_GYRO_01>:
    32c8:	0d 0a 54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 47     ..TWI-onboard: G
    32d8:	79 72 6f 20 4d 50 55 2d 39 32 35 30 20 2d 20 49     yro MPU-9250 - I
    32e8:	32 43 20 61 64 64 72 65 73 73 3a 20 30 78 25 30     2C address: 0x%0
    32f8:	32 58 2c 20 30 78 25 30 32 58 0d 0a 00              2X, 0x%02X...

00003305 <PM_TWI1_INIT_ONBOARD_HYGRO_OK>:
    3305:	49 6e 69 74 3a 20 48 79 67 72 6f 20 73 75 63 63     Init: Hygro succ
    3315:	65 73 73 00                                         ess.

00003319 <PM_TWI1_INIT_HYGRO_05>:
    3319:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 2e 2e     TWI-onboard:  ..
    3329:	2e 20 64 65 76 69 63 65 20 6e 6f 74 20 6f 6e 20     . device not on 
    3339:	62 6f 61 72 64 2e 20 28 73 63 3d 25 64 29 0d 0a     board. (sc=%d)..
	...

0000334a <PM_TWI1_INIT_HYGRO_04>:
    334a:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 49 4e     TWI-onboard:  IN
    335a:	49 54 20 73 75 63 63 65 73 73 2e 0d 0a 00           IT success....

00003368 <PM_TWI1_INIT_HYGRO_03>:
    3368:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 48 79 67     TWI-onboard: Hyg
    3378:	72 6f 20 53 48 54 33 31 2d 44 49 53 20 2d 20 20     ro SHT31-DIS -  
    3388:	20 73 74 61 74 75 73 3a 20 30 78 25 30 32 58 0d      status: 0x%02X.
    3398:	0a 00                                               ..

0000339a <PM_TWI1_INIT_HYGRO_02>:
    339a:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 48 79 67     TWI-onboard: Hyg
    33aa:	72 6f 20 53 48 54 33 31 2d 44 49 53 20 2d 20 20     ro SHT31-DIS -  
    33ba:	20 61 64 64 72 65 73 73 20 4e 41 43 4b 20 2f 20      address NACK / 
    33ca:	27 62 72 65 61 6b 27 20 62 61 64 20 72 65 73 70     'break' bad resp
    33da:	6f 6e 73 65 0d 0a 00                                onse...

000033e1 <PM_TWI1_INIT_HYGRO_01>:
    33e1:	0d 0a 54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 48     ..TWI-onboard: H
    33f1:	79 67 72 6f 20 53 48 54 33 31 2d 44 49 53 20 2d     ygro SHT31-DIS -
    3401:	20 49 32 43 20 61 64 64 72 65 73 73 3a 20 30 78      I2C address: 0x
    3411:	25 30 32 58 0d 0a 00                                %02X...

00003418 <__ctors_end>:
    3418:	11 24       	eor	r1, r1
    341a:	1f be       	out	0x3f, r1	; 63
    341c:	cf ef       	ldi	r28, 0xFF	; 255
    341e:	cd bf       	out	0x3d, r28	; 61
    3420:	df e5       	ldi	r29, 0x5F	; 95
    3422:	de bf       	out	0x3e, r29	; 62
    3424:	00 e0       	ldi	r16, 0x00	; 0
    3426:	0c bf       	out	0x3c, r16	; 60

00003428 <__do_copy_data>:
    3428:	11 e2       	ldi	r17, 0x21	; 33
    342a:	a0 e0       	ldi	r26, 0x00	; 0
    342c:	b0 e2       	ldi	r27, 0x20	; 32
    342e:	e4 e1       	ldi	r30, 0x14	; 20
    3430:	f8 e0       	ldi	r31, 0x08	; 8
    3432:	01 e0       	ldi	r16, 0x01	; 1
    3434:	0b bf       	out	0x3b, r16	; 59
    3436:	02 c0       	rjmp	.+4      	; 0x343c <__do_copy_data+0x14>
    3438:	07 90       	elpm	r0, Z+
    343a:	0d 92       	st	X+, r0
    343c:	a0 3d       	cpi	r26, 0xD0	; 208
    343e:	b1 07       	cpc	r27, r17
    3440:	d9 f7       	brne	.-10     	; 0x3438 <__do_copy_data+0x10>

00003442 <__do_clear_bss>:
    3442:	2e e2       	ldi	r18, 0x2E	; 46
    3444:	a0 ed       	ldi	r26, 0xD0	; 208
    3446:	b1 e2       	ldi	r27, 0x21	; 33
    3448:	01 c0       	rjmp	.+2      	; 0x344c <.do_clear_bss_start>

0000344a <.do_clear_bss_loop>:
    344a:	1d 92       	st	X+, r1

0000344c <.do_clear_bss_start>:
    344c:	af 37       	cpi	r26, 0x7F	; 127
    344e:	b2 07       	cpc	r27, r18
    3450:	e1 f7       	brne	.-8      	; 0x344a <.do_clear_bss_loop>
    3452:	0e 94 f4 6a 	call	0xd5e8	; 0xd5e8 <main>
    3456:	0c 94 08 84 	jmp	0x10810	; 0x10810 <_exit>

0000345a <__bad_interrupt>:
    345a:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000345e <usart_serial_write_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
    345e:	ef 92       	push	r14
    3460:	ff 92       	push	r15
    3462:	0f 93       	push	r16
    3464:	1f 93       	push	r17
    3466:	cf 93       	push	r28
    3468:	df 93       	push	r29
    346a:	7c 01       	movw	r14, r24
    346c:	8b 01       	movw	r16, r22
    346e:	ea 01       	movw	r28, r20
	while (len) {
    3470:	20 97       	sbiw	r28, 0x00	; 0
    3472:	39 f0       	breq	.+14     	; 0x3482 <usart_serial_write_packet+0x24>
 *
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(usart_if usart, uint8_t c)
{
	return usart_putchar(usart, c);
    3474:	f8 01       	movw	r30, r16
    3476:	61 91       	ld	r22, Z+
    3478:	8f 01       	movw	r16, r30
    347a:	c7 01       	movw	r24, r14
    347c:	0a d0       	rcall	.+20     	; 0x3492 <usart_putchar>
		usart_serial_putchar(usart, *data);
		len--;
    347e:	21 97       	sbiw	r28, 0x01	; 1
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
	while (len) {
    3480:	c9 f7       	brne	.-14     	; 0x3474 <usart_serial_write_packet+0x16>
		usart_serial_putchar(usart, *data);
		len--;
		data++;
	}
	return STATUS_OK;
}
    3482:	80 e0       	ldi	r24, 0x00	; 0
    3484:	df 91       	pop	r29
    3486:	cf 91       	pop	r28
    3488:	1f 91       	pop	r17
    348a:	0f 91       	pop	r16
    348c:	ff 90       	pop	r15
    348e:	ef 90       	pop	r14
    3490:	08 95       	ret

00003492 <usart_putchar>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
    3492:	fc 01       	movw	r30, r24
    3494:	91 81       	ldd	r25, Z+1	; 0x01
    3496:	95 ff       	sbrs	r25, 5
    3498:	fd cf       	rjmp	.-6      	; 0x3494 <usart_putchar+0x2>
    349a:	60 83       	st	Z, r22
    349c:	80 e0       	ldi	r24, 0x00	; 0
    349e:	90 e0       	ldi	r25, 0x00	; 0
    34a0:	08 95       	ret

000034a2 <usart_getchar>:
    34a2:	fc 01       	movw	r30, r24
    34a4:	91 81       	ldd	r25, Z+1	; 0x01
    34a6:	99 23       	and	r25, r25
    34a8:	ec f7       	brge	.-6      	; 0x34a4 <usart_getchar+0x2>
    34aa:	80 81       	ld	r24, Z
    34ac:	08 95       	ret

000034ae <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    34ae:	4f 92       	push	r4
    34b0:	5f 92       	push	r5
    34b2:	6f 92       	push	r6
    34b4:	7f 92       	push	r7
    34b6:	8f 92       	push	r8
    34b8:	9f 92       	push	r9
    34ba:	af 92       	push	r10
    34bc:	bf 92       	push	r11
    34be:	ef 92       	push	r14
    34c0:	ff 92       	push	r15
    34c2:	0f 93       	push	r16
    34c4:	1f 93       	push	r17
    34c6:	cf 93       	push	r28
    34c8:	7c 01       	movw	r14, r24
    34ca:	4a 01       	movw	r8, r20
    34cc:	5b 01       	movw	r10, r22
    34ce:	28 01       	movw	r4, r16
    34d0:	39 01       	movw	r6, r18
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    34d2:	fc 01       	movw	r30, r24
    34d4:	84 81       	ldd	r24, Z+4	; 0x04
    34d6:	82 ff       	sbrs	r24, 2
    34d8:	16 c0       	rjmp	.+44     	; 0x3506 <usart_set_baudrate+0x58>

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
    34da:	d9 01       	movw	r26, r18
    34dc:	c8 01       	movw	r24, r16
    34de:	68 94       	set
    34e0:	12 f8       	bld	r1, 2
    34e2:	b6 95       	lsr	r27
    34e4:	a7 95       	ror	r26
    34e6:	97 95       	ror	r25
    34e8:	87 95       	ror	r24
    34ea:	16 94       	lsr	r1
    34ec:	d1 f7       	brne	.-12     	; 0x34e2 <usart_set_baudrate+0x34>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
    34ee:	b9 01       	movw	r22, r18
    34f0:	a8 01       	movw	r20, r16
    34f2:	03 2e       	mov	r0, r19
    34f4:	36 e1       	ldi	r19, 0x16	; 22
    34f6:	76 95       	lsr	r23
    34f8:	67 95       	ror	r22
    34fa:	57 95       	ror	r21
    34fc:	47 95       	ror	r20
    34fe:	3a 95       	dec	r19
    3500:	d1 f7       	brne	.-12     	; 0x34f6 <usart_set_baudrate+0x48>
    3502:	30 2d       	mov	r19, r0
    3504:	15 c0       	rjmp	.+42     	; 0x3530 <usart_set_baudrate+0x82>

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		max_rate /= 2;
    3506:	d9 01       	movw	r26, r18
    3508:	c8 01       	movw	r24, r16
    350a:	68 94       	set
    350c:	13 f8       	bld	r1, 3
    350e:	b6 95       	lsr	r27
    3510:	a7 95       	ror	r26
    3512:	97 95       	ror	r25
    3514:	87 95       	ror	r24
    3516:	16 94       	lsr	r1
    3518:	d1 f7       	brne	.-12     	; 0x350e <usart_set_baudrate+0x60>
		min_rate /= 2;
    351a:	b9 01       	movw	r22, r18
    351c:	a8 01       	movw	r20, r16
    351e:	03 2e       	mov	r0, r19
    3520:	37 e1       	ldi	r19, 0x17	; 23
    3522:	76 95       	lsr	r23
    3524:	67 95       	ror	r22
    3526:	57 95       	ror	r21
    3528:	47 95       	ror	r20
    352a:	3a 95       	dec	r19
    352c:	d1 f7       	brne	.-12     	; 0x3522 <usart_set_baudrate+0x74>
    352e:	30 2d       	mov	r19, r0
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    3530:	88 15       	cp	r24, r8
    3532:	99 05       	cpc	r25, r9
    3534:	aa 05       	cpc	r26, r10
    3536:	bb 05       	cpc	r27, r11
    3538:	08 f4       	brcc	.+2      	; 0x353c <usart_set_baudrate+0x8e>
    353a:	a6 c0       	rjmp	.+332    	; 0x3688 <usart_set_baudrate+0x1da>
    353c:	84 16       	cp	r8, r20
    353e:	95 06       	cpc	r9, r21
    3540:	a6 06       	cpc	r10, r22
    3542:	b7 06       	cpc	r11, r23
    3544:	08 f4       	brcc	.+2      	; 0x3548 <usart_set_baudrate+0x9a>
    3546:	a2 c0       	rjmp	.+324    	; 0x368c <usart_set_baudrate+0x1de>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    3548:	f7 01       	movw	r30, r14
    354a:	84 81       	ldd	r24, Z+4	; 0x04
    354c:	82 fd       	sbrc	r24, 2
    354e:	04 c0       	rjmp	.+8      	; 0x3558 <usart_set_baudrate+0xaa>
		baud *= 2;
    3550:	88 0c       	add	r8, r8
    3552:	99 1c       	adc	r9, r9
    3554:	aa 1c       	adc	r10, r10
    3556:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
    3558:	c3 01       	movw	r24, r6
    355a:	b2 01       	movw	r22, r4
    355c:	a5 01       	movw	r20, r10
    355e:	94 01       	movw	r18, r8
    3560:	0e 94 93 7c 	call	0xf926	; 0xf926 <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
    3564:	2f 3f       	cpi	r18, 0xFF	; 255
    3566:	31 05       	cpc	r19, r1
    3568:	41 05       	cpc	r20, r1
    356a:	51 05       	cpc	r21, r1
    356c:	08 f4       	brcc	.+2      	; 0x3570 <usart_set_baudrate+0xc2>
    356e:	90 c0       	rjmp	.+288    	; 0x3690 <usart_set_baudrate+0x1e2>
    3570:	8f ef       	ldi	r24, 0xFF	; 255
    3572:	90 e0       	ldi	r25, 0x00	; 0
    3574:	a0 e0       	ldi	r26, 0x00	; 0
    3576:	b0 e0       	ldi	r27, 0x00	; 0
    3578:	c9 ef       	ldi	r28, 0xF9	; 249
    357a:	05 c0       	rjmp	.+10     	; 0x3586 <usart_set_baudrate+0xd8>
    357c:	28 17       	cp	r18, r24
    357e:	39 07       	cpc	r19, r25
    3580:	4a 07       	cpc	r20, r26
    3582:	5b 07       	cpc	r21, r27
    3584:	58 f0       	brcs	.+22     	; 0x359c <usart_set_baudrate+0xee>
			break;
		}

		limit <<= 1;
    3586:	88 0f       	add	r24, r24
    3588:	99 1f       	adc	r25, r25
    358a:	aa 1f       	adc	r26, r26
    358c:	bb 1f       	adc	r27, r27

		if (exp < -3) {
    358e:	cd 3f       	cpi	r28, 0xFD	; 253
    3590:	0c f4       	brge	.+2      	; 0x3594 <usart_set_baudrate+0xe6>
			limit |= 1;
    3592:	81 60       	ori	r24, 0x01	; 1
    3594:	cf 5f       	subi	r28, 0xFF	; 255

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    3596:	c7 30       	cpi	r28, 0x07	; 7
    3598:	89 f7       	brne	.-30     	; 0x357c <usart_set_baudrate+0xce>
    359a:	4f c0       	rjmp	.+158    	; 0x363a <usart_set_baudrate+0x18c>
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
    359c:	cc 23       	and	r28, r28
    359e:	0c f0       	brlt	.+2      	; 0x35a2 <usart_set_baudrate+0xf4>
    35a0:	4c c0       	rjmp	.+152    	; 0x363a <usart_set_baudrate+0x18c>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    35a2:	d5 01       	movw	r26, r10
    35a4:	c4 01       	movw	r24, r8
    35a6:	88 0f       	add	r24, r24
    35a8:	99 1f       	adc	r25, r25
    35aa:	aa 1f       	adc	r26, r26
    35ac:	bb 1f       	adc	r27, r27
    35ae:	88 0f       	add	r24, r24
    35b0:	99 1f       	adc	r25, r25
    35b2:	aa 1f       	adc	r26, r26
    35b4:	bb 1f       	adc	r27, r27
    35b6:	88 0f       	add	r24, r24
    35b8:	99 1f       	adc	r25, r25
    35ba:	aa 1f       	adc	r26, r26
    35bc:	bb 1f       	adc	r27, r27
    35be:	48 1a       	sub	r4, r24
    35c0:	59 0a       	sbc	r5, r25
    35c2:	6a 0a       	sbc	r6, r26
    35c4:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
    35c6:	ce 3f       	cpi	r28, 0xFE	; 254
    35c8:	f4 f4       	brge	.+60     	; 0x3606 <usart_set_baudrate+0x158>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
    35ca:	8d ef       	ldi	r24, 0xFD	; 253
    35cc:	9f ef       	ldi	r25, 0xFF	; 255
    35ce:	8c 1b       	sub	r24, r28
    35d0:	91 09       	sbc	r25, r1
    35d2:	c7 fd       	sbrc	r28, 7
    35d4:	93 95       	inc	r25
    35d6:	04 c0       	rjmp	.+8      	; 0x35e0 <usart_set_baudrate+0x132>
    35d8:	44 0c       	add	r4, r4
    35da:	55 1c       	adc	r5, r5
    35dc:	66 1c       	adc	r6, r6
    35de:	77 1c       	adc	r7, r7
    35e0:	8a 95       	dec	r24
    35e2:	d2 f7       	brpl	.-12     	; 0x35d8 <usart_set_baudrate+0x12a>
    35e4:	d5 01       	movw	r26, r10
    35e6:	c4 01       	movw	r24, r8
    35e8:	b6 95       	lsr	r27
    35ea:	a7 95       	ror	r26
    35ec:	97 95       	ror	r25
    35ee:	87 95       	ror	r24
    35f0:	bc 01       	movw	r22, r24
    35f2:	cd 01       	movw	r24, r26
    35f4:	64 0d       	add	r22, r4
    35f6:	75 1d       	adc	r23, r5
    35f8:	86 1d       	adc	r24, r6
    35fa:	97 1d       	adc	r25, r7
    35fc:	a5 01       	movw	r20, r10
    35fe:	94 01       	movw	r18, r8
    3600:	0e 94 93 7c 	call	0xf926	; 0xf926 <__udivmodsi4>
    3604:	37 c0       	rjmp	.+110    	; 0x3674 <usart_set_baudrate+0x1c6>
		} else {
			baud <<= exp + 3;
    3606:	83 e0       	ldi	r24, 0x03	; 3
    3608:	8c 0f       	add	r24, r28
    360a:	a5 01       	movw	r20, r10
    360c:	94 01       	movw	r18, r8
    360e:	04 c0       	rjmp	.+8      	; 0x3618 <usart_set_baudrate+0x16a>
    3610:	22 0f       	add	r18, r18
    3612:	33 1f       	adc	r19, r19
    3614:	44 1f       	adc	r20, r20
    3616:	55 1f       	adc	r21, r21
    3618:	8a 95       	dec	r24
    361a:	d2 f7       	brpl	.-12     	; 0x3610 <usart_set_baudrate+0x162>
			div = (cpu_hz + baud / 2) / baud;
    361c:	da 01       	movw	r26, r20
    361e:	c9 01       	movw	r24, r18
    3620:	b6 95       	lsr	r27
    3622:	a7 95       	ror	r26
    3624:	97 95       	ror	r25
    3626:	87 95       	ror	r24
    3628:	bc 01       	movw	r22, r24
    362a:	cd 01       	movw	r24, r26
    362c:	64 0d       	add	r22, r4
    362e:	75 1d       	adc	r23, r5
    3630:	86 1d       	adc	r24, r6
    3632:	97 1d       	adc	r25, r7
    3634:	0e 94 93 7c 	call	0xf926	; 0xf926 <__udivmodsi4>
    3638:	1d c0       	rjmp	.+58     	; 0x3674 <usart_set_baudrate+0x1c6>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
    363a:	83 e0       	ldi	r24, 0x03	; 3
    363c:	8c 0f       	add	r24, r28
    363e:	a5 01       	movw	r20, r10
    3640:	94 01       	movw	r18, r8
    3642:	04 c0       	rjmp	.+8      	; 0x364c <usart_set_baudrate+0x19e>
    3644:	22 0f       	add	r18, r18
    3646:	33 1f       	adc	r19, r19
    3648:	44 1f       	adc	r20, r20
    364a:	55 1f       	adc	r21, r21
    364c:	8a 95       	dec	r24
    364e:	d2 f7       	brpl	.-12     	; 0x3644 <usart_set_baudrate+0x196>
		div = (cpu_hz + baud / 2) / baud - 1;
    3650:	da 01       	movw	r26, r20
    3652:	c9 01       	movw	r24, r18
    3654:	b6 95       	lsr	r27
    3656:	a7 95       	ror	r26
    3658:	97 95       	ror	r25
    365a:	87 95       	ror	r24
    365c:	bc 01       	movw	r22, r24
    365e:	cd 01       	movw	r24, r26
    3660:	64 0d       	add	r22, r4
    3662:	75 1d       	adc	r23, r5
    3664:	86 1d       	adc	r24, r6
    3666:	97 1d       	adc	r25, r7
    3668:	0e 94 93 7c 	call	0xf926	; 0xf926 <__udivmodsi4>
    366c:	21 50       	subi	r18, 0x01	; 1
    366e:	31 09       	sbc	r19, r1
    3670:	41 09       	sbc	r20, r1
    3672:	51 09       	sbc	r21, r1
	volatile uint8_t reg_b = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	volatile uint8_t reg_a = (uint8_t)div;
	volatile uint16_t pre  = ((uint16_t)reg_b) | ((uint16_t)reg_a << 8);
#endif

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
    3674:	83 2f       	mov	r24, r19
    3676:	8f 70       	andi	r24, 0x0F	; 15
    3678:	c2 95       	swap	r28
    367a:	c0 7f       	andi	r28, 0xF0	; 240
    367c:	c8 2b       	or	r28, r24
    367e:	f7 01       	movw	r30, r14
    3680:	c7 83       	std	Z+7, r28	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
    3682:	26 83       	std	Z+6, r18	; 0x06

	return true;
    3684:	81 e0       	ldi	r24, 0x01	; 1
    3686:	18 c0       	rjmp	.+48     	; 0x36b8 <usart_set_baudrate+0x20a>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
    3688:	80 e0       	ldi	r24, 0x00	; 0
    368a:	16 c0       	rjmp	.+44     	; 0x36b8 <usart_set_baudrate+0x20a>
    368c:	80 e0       	ldi	r24, 0x00	; 0
    368e:	14 c0       	rjmp	.+40     	; 0x36b8 <usart_set_baudrate+0x20a>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    3690:	d5 01       	movw	r26, r10
    3692:	c4 01       	movw	r24, r8
    3694:	88 0f       	add	r24, r24
    3696:	99 1f       	adc	r25, r25
    3698:	aa 1f       	adc	r26, r26
    369a:	bb 1f       	adc	r27, r27
    369c:	88 0f       	add	r24, r24
    369e:	99 1f       	adc	r25, r25
    36a0:	aa 1f       	adc	r26, r26
    36a2:	bb 1f       	adc	r27, r27
    36a4:	88 0f       	add	r24, r24
    36a6:	99 1f       	adc	r25, r25
    36a8:	aa 1f       	adc	r26, r26
    36aa:	bb 1f       	adc	r27, r27
    36ac:	48 1a       	sub	r4, r24
    36ae:	59 0a       	sbc	r5, r25
    36b0:	6a 0a       	sbc	r6, r26
    36b2:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    36b4:	c9 ef       	ldi	r28, 0xF9	; 249
    36b6:	89 cf       	rjmp	.-238    	; 0x35ca <usart_set_baudrate+0x11c>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
    36b8:	cf 91       	pop	r28
    36ba:	1f 91       	pop	r17
    36bc:	0f 91       	pop	r16
    36be:	ff 90       	pop	r15
    36c0:	ef 90       	pop	r14
    36c2:	bf 90       	pop	r11
    36c4:	af 90       	pop	r10
    36c6:	9f 90       	pop	r9
    36c8:	8f 90       	pop	r8
    36ca:	7f 90       	pop	r7
    36cc:	6f 90       	pop	r6
    36ce:	5f 90       	pop	r5
    36d0:	4f 90       	pop	r4
    36d2:	08 95       	ret

000036d4 <usart_init_rs232>:
 *
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
    36d4:	0f 93       	push	r16
    36d6:	1f 93       	push	r17
    36d8:	cf 93       	push	r28
    36da:	df 93       	push	r29
    36dc:	ec 01       	movw	r28, r24
    36de:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
    36e0:	00 97       	sbiw	r24, 0x00	; 0
    36e2:	09 f4       	brne	.+2      	; 0x36e6 <usart_init_rs232+0x12>
    36e4:	03 c1       	rjmp	.+518    	; 0x38ec <usart_init_rs232+0x218>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
    36e6:	80 3c       	cpi	r24, 0xC0	; 192
    36e8:	91 05       	cpc	r25, r1
    36ea:	29 f4       	brne	.+10     	; 0x36f6 <usart_init_rs232+0x22>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
    36ec:	60 e1       	ldi	r22, 0x10	; 16
    36ee:	80 e0       	ldi	r24, 0x00	; 0
    36f0:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    36f4:	fb c0       	rjmp	.+502    	; 0x38ec <usart_init_rs232+0x218>
	else if (module == &RTC) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
    36f6:	c0 38       	cpi	r28, 0x80	; 128
    36f8:	81 e0       	ldi	r24, 0x01	; 1
    36fa:	d8 07       	cpc	r29, r24
    36fc:	29 f4       	brne	.+10     	; 0x3708 <usart_init_rs232+0x34>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    36fe:	62 e0       	ldi	r22, 0x02	; 2
    3700:	80 e0       	ldi	r24, 0x00	; 0
    3702:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    3706:	f2 c0       	rjmp	.+484    	; 0x38ec <usart_init_rs232+0x218>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
    3708:	c1 15       	cp	r28, r1
    370a:	e1 e0       	ldi	r30, 0x01	; 1
    370c:	de 07       	cpc	r29, r30
    370e:	29 f4       	brne	.+10     	; 0x371a <usart_init_rs232+0x46>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    3710:	61 e0       	ldi	r22, 0x01	; 1
    3712:	80 e0       	ldi	r24, 0x00	; 0
    3714:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    3718:	e9 c0       	rjmp	.+466    	; 0x38ec <usart_init_rs232+0x218>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
    371a:	c0 38       	cpi	r28, 0x80	; 128
    371c:	f3 e0       	ldi	r31, 0x03	; 3
    371e:	df 07       	cpc	r29, r31
    3720:	29 f4       	brne	.+10     	; 0x372c <usart_init_rs232+0x58>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
    3722:	61 e0       	ldi	r22, 0x01	; 1
    3724:	81 e0       	ldi	r24, 0x01	; 1
    3726:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    372a:	e0 c0       	rjmp	.+448    	; 0x38ec <usart_init_rs232+0x218>
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
    372c:	c0 39       	cpi	r28, 0x90	; 144
    372e:	83 e0       	ldi	r24, 0x03	; 3
    3730:	d8 07       	cpc	r29, r24
    3732:	29 f4       	brne	.+10     	; 0x373e <usart_init_rs232+0x6a>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
    3734:	61 e0       	ldi	r22, 0x01	; 1
    3736:	82 e0       	ldi	r24, 0x02	; 2
    3738:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    373c:	d7 c0       	rjmp	.+430    	; 0x38ec <usart_init_rs232+0x218>
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
    373e:	c1 15       	cp	r28, r1
    3740:	e2 e0       	ldi	r30, 0x02	; 2
    3742:	de 07       	cpc	r29, r30
    3744:	29 f4       	brne	.+10     	; 0x3750 <usart_init_rs232+0x7c>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    3746:	62 e0       	ldi	r22, 0x02	; 2
    3748:	81 e0       	ldi	r24, 0x01	; 1
    374a:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    374e:	ce c0       	rjmp	.+412    	; 0x38ec <usart_init_rs232+0x218>
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
    3750:	c0 34       	cpi	r28, 0x40	; 64
    3752:	f2 e0       	ldi	r31, 0x02	; 2
    3754:	df 07       	cpc	r29, r31
    3756:	29 f4       	brne	.+10     	; 0x3762 <usart_init_rs232+0x8e>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    3758:	62 e0       	ldi	r22, 0x02	; 2
    375a:	82 e0       	ldi	r24, 0x02	; 2
    375c:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    3760:	c5 c0       	rjmp	.+394    	; 0x38ec <usart_init_rs232+0x218>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
    3762:	c0 32       	cpi	r28, 0x20	; 32
    3764:	83 e0       	ldi	r24, 0x03	; 3
    3766:	d8 07       	cpc	r29, r24
    3768:	29 f4       	brne	.+10     	; 0x3774 <usart_init_rs232+0xa0>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
    376a:	64 e0       	ldi	r22, 0x04	; 4
    376c:	82 e0       	ldi	r24, 0x02	; 2
    376e:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    3772:	bc c0       	rjmp	.+376    	; 0x38ec <usart_init_rs232+0x218>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
    3774:	c1 15       	cp	r28, r1
    3776:	e8 e0       	ldi	r30, 0x08	; 8
    3778:	de 07       	cpc	r29, r30
    377a:	29 f4       	brne	.+10     	; 0x3786 <usart_init_rs232+0xb2>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    377c:	61 e0       	ldi	r22, 0x01	; 1
    377e:	83 e0       	ldi	r24, 0x03	; 3
    3780:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    3784:	b3 c0       	rjmp	.+358    	; 0x38ec <usart_init_rs232+0x218>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
    3786:	c1 15       	cp	r28, r1
    3788:	f9 e0       	ldi	r31, 0x09	; 9
    378a:	df 07       	cpc	r29, r31
    378c:	29 f4       	brne	.+10     	; 0x3798 <usart_init_rs232+0xc4>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    378e:	61 e0       	ldi	r22, 0x01	; 1
    3790:	84 e0       	ldi	r24, 0x04	; 4
    3792:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    3796:	aa c0       	rjmp	.+340    	; 0x38ec <usart_init_rs232+0x218>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
    3798:	c1 15       	cp	r28, r1
    379a:	8a e0       	ldi	r24, 0x0A	; 10
    379c:	d8 07       	cpc	r29, r24
    379e:	29 f4       	brne	.+10     	; 0x37aa <usart_init_rs232+0xd6>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    37a0:	61 e0       	ldi	r22, 0x01	; 1
    37a2:	85 e0       	ldi	r24, 0x05	; 5
    37a4:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    37a8:	a1 c0       	rjmp	.+322    	; 0x38ec <usart_init_rs232+0x218>
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
    37aa:	c1 15       	cp	r28, r1
    37ac:	eb e0       	ldi	r30, 0x0B	; 11
    37ae:	de 07       	cpc	r29, r30
    37b0:	29 f4       	brne	.+10     	; 0x37bc <usart_init_rs232+0xe8>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
    37b2:	61 e0       	ldi	r22, 0x01	; 1
    37b4:	86 e0       	ldi	r24, 0x06	; 6
    37b6:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    37ba:	98 c0       	rjmp	.+304    	; 0x38ec <usart_init_rs232+0x218>
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
    37bc:	c0 34       	cpi	r28, 0x40	; 64
    37be:	f8 e0       	ldi	r31, 0x08	; 8
    37c0:	df 07       	cpc	r29, r31
    37c2:	29 f4       	brne	.+10     	; 0x37ce <usart_init_rs232+0xfa>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    37c4:	62 e0       	ldi	r22, 0x02	; 2
    37c6:	83 e0       	ldi	r24, 0x03	; 3
    37c8:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    37cc:	8f c0       	rjmp	.+286    	; 0x38ec <usart_init_rs232+0x218>
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
    37ce:	c0 34       	cpi	r28, 0x40	; 64
    37d0:	89 e0       	ldi	r24, 0x09	; 9
    37d2:	d8 07       	cpc	r29, r24
    37d4:	29 f4       	brne	.+10     	; 0x37e0 <usart_init_rs232+0x10c>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    37d6:	62 e0       	ldi	r22, 0x02	; 2
    37d8:	84 e0       	ldi	r24, 0x04	; 4
    37da:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    37de:	86 c0       	rjmp	.+268    	; 0x38ec <usart_init_rs232+0x218>
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
    37e0:	c0 34       	cpi	r28, 0x40	; 64
    37e2:	ea e0       	ldi	r30, 0x0A	; 10
    37e4:	de 07       	cpc	r29, r30
    37e6:	29 f4       	brne	.+10     	; 0x37f2 <usart_init_rs232+0x11e>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
    37e8:	62 e0       	ldi	r22, 0x02	; 2
    37ea:	85 e0       	ldi	r24, 0x05	; 5
    37ec:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    37f0:	7d c0       	rjmp	.+250    	; 0x38ec <usart_init_rs232+0x218>
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
    37f2:	c0 39       	cpi	r28, 0x90	; 144
    37f4:	f8 e0       	ldi	r31, 0x08	; 8
    37f6:	df 07       	cpc	r29, r31
    37f8:	29 f4       	brne	.+10     	; 0x3804 <usart_init_rs232+0x130>
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    37fa:	64 e0       	ldi	r22, 0x04	; 4
    37fc:	83 e0       	ldi	r24, 0x03	; 3
    37fe:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    3802:	74 c0       	rjmp	.+232    	; 0x38ec <usart_init_rs232+0x218>
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
    3804:	c0 39       	cpi	r28, 0x90	; 144
    3806:	89 e0       	ldi	r24, 0x09	; 9
    3808:	d8 07       	cpc	r29, r24
    380a:	29 f4       	brne	.+10     	; 0x3816 <usart_init_rs232+0x142>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    380c:	64 e0       	ldi	r22, 0x04	; 4
    380e:	84 e0       	ldi	r24, 0x04	; 4
    3810:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    3814:	6b c0       	rjmp	.+214    	; 0x38ec <usart_init_rs232+0x218>
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
    3816:	c0 39       	cpi	r28, 0x90	; 144
    3818:	ea e0       	ldi	r30, 0x0A	; 10
    381a:	de 07       	cpc	r29, r30
    381c:	29 f4       	brne	.+10     	; 0x3828 <usart_init_rs232+0x154>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    381e:	64 e0       	ldi	r22, 0x04	; 4
    3820:	85 e0       	ldi	r24, 0x05	; 5
    3822:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    3826:	62 c0       	rjmp	.+196    	; 0x38ec <usart_init_rs232+0x218>
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
    3828:	c0 39       	cpi	r28, 0x90	; 144
    382a:	fb e0       	ldi	r31, 0x0B	; 11
    382c:	df 07       	cpc	r29, r31
    382e:	29 f4       	brne	.+10     	; 0x383a <usart_init_rs232+0x166>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
    3830:	64 e0       	ldi	r22, 0x04	; 4
    3832:	86 e0       	ldi	r24, 0x06	; 6
    3834:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    3838:	59 c0       	rjmp	.+178    	; 0x38ec <usart_init_rs232+0x218>
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
    383a:	c0 3c       	cpi	r28, 0xC0	; 192
    383c:	88 e0       	ldi	r24, 0x08	; 8
    383e:	d8 07       	cpc	r29, r24
    3840:	29 f4       	brne	.+10     	; 0x384c <usart_init_rs232+0x178>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
    3842:	68 e0       	ldi	r22, 0x08	; 8
    3844:	83 e0       	ldi	r24, 0x03	; 3
    3846:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    384a:	50 c0       	rjmp	.+160    	; 0x38ec <usart_init_rs232+0x218>
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
    384c:	c0 3c       	cpi	r28, 0xC0	; 192
    384e:	e9 e0       	ldi	r30, 0x09	; 9
    3850:	de 07       	cpc	r29, r30
    3852:	29 f4       	brne	.+10     	; 0x385e <usart_init_rs232+0x18a>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
    3854:	68 e0       	ldi	r22, 0x08	; 8
    3856:	84 e0       	ldi	r24, 0x04	; 4
    3858:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    385c:	47 c0       	rjmp	.+142    	; 0x38ec <usart_init_rs232+0x218>
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
    385e:	c0 3a       	cpi	r28, 0xA0	; 160
    3860:	f8 e0       	ldi	r31, 0x08	; 8
    3862:	df 07       	cpc	r29, r31
    3864:	29 f4       	brne	.+10     	; 0x3870 <usart_init_rs232+0x19c>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
    3866:	60 e1       	ldi	r22, 0x10	; 16
    3868:	83 e0       	ldi	r24, 0x03	; 3
    386a:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    386e:	3e c0       	rjmp	.+124    	; 0x38ec <usart_init_rs232+0x218>
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
    3870:	c0 3a       	cpi	r28, 0xA0	; 160
    3872:	89 e0       	ldi	r24, 0x09	; 9
    3874:	d8 07       	cpc	r29, r24
    3876:	29 f4       	brne	.+10     	; 0x3882 <usart_init_rs232+0x1ae>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    3878:	60 e1       	ldi	r22, 0x10	; 16
    387a:	84 e0       	ldi	r24, 0x04	; 4
    387c:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    3880:	35 c0       	rjmp	.+106    	; 0x38ec <usart_init_rs232+0x218>
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
    3882:	c0 3a       	cpi	r28, 0xA0	; 160
    3884:	ea e0       	ldi	r30, 0x0A	; 10
    3886:	de 07       	cpc	r29, r30
    3888:	29 f4       	brne	.+10     	; 0x3894 <usart_init_rs232+0x1c0>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
    388a:	60 e1       	ldi	r22, 0x10	; 16
    388c:	85 e0       	ldi	r24, 0x05	; 5
    388e:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    3892:	2c c0       	rjmp	.+88     	; 0x38ec <usart_init_rs232+0x218>
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
    3894:	c0 3a       	cpi	r28, 0xA0	; 160
    3896:	fb e0       	ldi	r31, 0x0B	; 11
    3898:	df 07       	cpc	r29, r31
    389a:	29 f4       	brne	.+10     	; 0x38a6 <usart_init_rs232+0x1d2>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
    389c:	60 e1       	ldi	r22, 0x10	; 16
    389e:	86 e0       	ldi	r24, 0x06	; 6
    38a0:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    38a4:	23 c0       	rjmp	.+70     	; 0x38ec <usart_init_rs232+0x218>
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
    38a6:	c0 3b       	cpi	r28, 0xB0	; 176
    38a8:	88 e0       	ldi	r24, 0x08	; 8
    38aa:	d8 07       	cpc	r29, r24
    38ac:	29 f4       	brne	.+10     	; 0x38b8 <usart_init_rs232+0x1e4>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
    38ae:	60 e2       	ldi	r22, 0x20	; 32
    38b0:	83 e0       	ldi	r24, 0x03	; 3
    38b2:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    38b6:	1a c0       	rjmp	.+52     	; 0x38ec <usart_init_rs232+0x218>
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
    38b8:	c0 3b       	cpi	r28, 0xB0	; 176
    38ba:	e9 e0       	ldi	r30, 0x09	; 9
    38bc:	de 07       	cpc	r29, r30
    38be:	29 f4       	brne	.+10     	; 0x38ca <usart_init_rs232+0x1f6>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
    38c0:	60 e2       	ldi	r22, 0x20	; 32
    38c2:	84 e0       	ldi	r24, 0x04	; 4
    38c4:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    38c8:	11 c0       	rjmp	.+34     	; 0x38ec <usart_init_rs232+0x218>
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
    38ca:	c0 38       	cpi	r28, 0x80	; 128
    38cc:	f4 e0       	ldi	r31, 0x04	; 4
    38ce:	df 07       	cpc	r29, r31
    38d0:	29 f4       	brne	.+10     	; 0x38dc <usart_init_rs232+0x208>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    38d2:	60 e4       	ldi	r22, 0x40	; 64
    38d4:	83 e0       	ldi	r24, 0x03	; 3
    38d6:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    38da:	08 c0       	rjmp	.+16     	; 0x38ec <usart_init_rs232+0x218>
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
    38dc:	c0 3a       	cpi	r28, 0xA0	; 160
    38de:	84 e0       	ldi	r24, 0x04	; 4
    38e0:	d8 07       	cpc	r29, r24
    38e2:	21 f4       	brne	.+8      	; 0x38ec <usart_init_rs232+0x218>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    38e4:	60 e4       	ldi	r22, 0x40	; 64
    38e6:	85 e0       	ldi	r24, 0x05	; 5
    38e8:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    38ec:	8d 81       	ldd	r24, Y+5	; 0x05
    38ee:	8f 73       	andi	r24, 0x3F	; 63
    38f0:	8d 83       	std	Y+5, r24	; 0x05
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
    38f2:	f8 01       	movw	r30, r16
    38f4:	95 81       	ldd	r25, Z+5	; 0x05
    38f6:	84 81       	ldd	r24, Z+4	; 0x04
    38f8:	89 2b       	or	r24, r25
    38fa:	96 81       	ldd	r25, Z+6	; 0x06
    38fc:	91 11       	cpse	r25, r1
    38fe:	98 e0       	ldi	r25, 0x08	; 8
    3900:	89 2b       	or	r24, r25
    3902:	8d 83       	std	Y+5, r24	; 0x05
	bool result;
	sysclk_enable_peripheral_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
    3904:	f8 01       	movw	r30, r16
    3906:	40 81       	ld	r20, Z
    3908:	51 81       	ldd	r21, Z+1	; 0x01
    390a:	62 81       	ldd	r22, Z+2	; 0x02
    390c:	73 81       	ldd	r23, Z+3	; 0x03
    390e:	00 e8       	ldi	r16, 0x80	; 128
    3910:	13 ec       	ldi	r17, 0xC3	; 195
    3912:	29 ec       	ldi	r18, 0xC9	; 201
    3914:	31 e0       	ldi	r19, 0x01	; 1
    3916:	ce 01       	movw	r24, r28
    3918:	ca dd       	rcall	.-1132   	; 0x34ae <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
    391a:	9c 81       	ldd	r25, Y+4	; 0x04
    391c:	98 60       	ori	r25, 0x08	; 8
    391e:	9c 83       	std	Y+4, r25	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
    3920:	9c 81       	ldd	r25, Y+4	; 0x04
    3922:	90 61       	ori	r25, 0x10	; 16
    3924:	9c 83       	std	Y+4, r25	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	
	return result;
}
    3926:	df 91       	pop	r29
    3928:	cf 91       	pop	r28
    392a:	1f 91       	pop	r17
    392c:	0f 91       	pop	r16
    392e:	08 95       	ret

00003930 <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
    3930:	04 c0       	rjmp	.+8      	; 0x393a <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
    3932:	61 50       	subi	r22, 0x01	; 1
    3934:	71 09       	sbc	r23, r1
    3936:	81 09       	sbc	r24, r1
    3938:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    393a:	61 15       	cp	r22, r1
    393c:	71 05       	cpc	r23, r1
    393e:	81 05       	cpc	r24, r1
    3940:	91 05       	cpc	r25, r1
    3942:	b9 f7       	brne	.-18     	; 0x3932 <__portable_avr_delay_cycles+0x2>
    3944:	08 95       	ret

00003946 <__vector_119>:

/* ISR routines */

/* Serial data received */
ISR(USARTF0_RXC_vect)
{
    3946:	1f 92       	push	r1
    3948:	0f 92       	push	r0
    394a:	0f b6       	in	r0, 0x3f	; 63
    394c:	0f 92       	push	r0
    394e:	11 24       	eor	r1, r1
    3950:	0b b6       	in	r0, 0x3b	; 59
    3952:	0f 92       	push	r0
    3954:	2f 93       	push	r18
    3956:	3f 93       	push	r19
    3958:	4f 93       	push	r20
    395a:	5f 93       	push	r21
    395c:	6f 93       	push	r22
    395e:	7f 93       	push	r23
    3960:	8f 93       	push	r24
    3962:	9f 93       	push	r25
    3964:	af 93       	push	r26
    3966:	bf 93       	push	r27
    3968:	ef 93       	push	r30
    396a:	ff 93       	push	r31
	/* Byte received */
	uint8_t ser1_rxd = usart_getchar(USART_SERIAL1);
    396c:	80 ea       	ldi	r24, 0xA0	; 160
    396e:	9b e0       	ldi	r25, 0x0B	; 11
    3970:	98 dd       	rcall	.-1232   	; 0x34a2 <usart_getchar>

	if (g_usart1_rx_idx < C_USART1_RX_BUF_LEN) {
    3972:	20 91 65 28 	lds	r18, 0x2865	; 0x802865 <g_usart1_rx_idx>
    3976:	30 91 66 28 	lds	r19, 0x2866	; 0x802866 <g_usart1_rx_idx+0x1>
    397a:	2f 3f       	cpi	r18, 0xFF	; 255
    397c:	31 05       	cpc	r19, r1
    397e:	09 f0       	breq	.+2      	; 0x3982 <__vector_119+0x3c>
    3980:	58 f4       	brcc	.+22     	; 0x3998 <__vector_119+0x52>
		g_usart1_rx_buf[g_usart1_rx_idx++] = ser1_rxd;
    3982:	a9 01       	movw	r20, r18
    3984:	4f 5f       	subi	r20, 0xFF	; 255
    3986:	5f 4f       	sbci	r21, 0xFF	; 255
    3988:	40 93 65 28 	sts	0x2865, r20	; 0x802865 <g_usart1_rx_idx>
    398c:	50 93 66 28 	sts	0x2866, r21	; 0x802866 <g_usart1_rx_idx+0x1>
    3990:	f9 01       	movw	r30, r18
    3992:	eb 59       	subi	r30, 0x9B	; 155
    3994:	f8 4d       	sbci	r31, 0xD8	; 216
    3996:	80 83       	st	Z, r24
	}

	/* Input string ready to read */
	g_usart1_rx_ready = true;
    3998:	81 e0       	ldi	r24, 0x01	; 1
    399a:	80 93 67 28 	sts	0x2867, r24	; 0x802867 <g_usart1_rx_ready>
}
    399e:	ff 91       	pop	r31
    39a0:	ef 91       	pop	r30
    39a2:	bf 91       	pop	r27
    39a4:	af 91       	pop	r26
    39a6:	9f 91       	pop	r25
    39a8:	8f 91       	pop	r24
    39aa:	7f 91       	pop	r23
    39ac:	6f 91       	pop	r22
    39ae:	5f 91       	pop	r21
    39b0:	4f 91       	pop	r20
    39b2:	3f 91       	pop	r19
    39b4:	2f 91       	pop	r18
    39b6:	0f 90       	pop	r0
    39b8:	0b be       	out	0x3b, r0	; 59
    39ba:	0f 90       	pop	r0
    39bc:	0f be       	out	0x3f, r0	; 63
    39be:	0f 90       	pop	r0
    39c0:	1f 90       	pop	r1
    39c2:	18 95       	reti

000039c4 <serial_sim808_send>:


/* Functions */

void serial_sim808_send(const char* cmd, uint8_t len)
{
    39c4:	dc 01       	movw	r26, r24
	/* Make a copy */
	for (uint8_t cnt = len, idx = len - 1; cnt; --cnt, --idx) {
    39c6:	9f ef       	ldi	r25, 0xFF	; 255
    39c8:	96 0f       	add	r25, r22
    39ca:	66 23       	and	r22, r22
    39cc:	61 f0       	breq	.+24     	; 0x39e6 <serial_sim808_send+0x22>
		g_prepare_buf[idx] = cmd[idx];
    39ce:	29 2f       	mov	r18, r25
    39d0:	30 e0       	ldi	r19, 0x00	; 0
    39d2:	fd 01       	movw	r30, r26
    39d4:	e2 0f       	add	r30, r18
    39d6:	f3 1f       	adc	r31, r19
    39d8:	50 81       	ld	r21, Z
    39da:	f9 01       	movw	r30, r18
    39dc:	e1 5c       	subi	r30, 0xC1	; 193
    39de:	fa 4d       	sbci	r31, 0xDA	; 218
    39e0:	50 83       	st	Z, r21
/* Functions */

void serial_sim808_send(const char* cmd, uint8_t len)
{
	/* Make a copy */
	for (uint8_t cnt = len, idx = len - 1; cnt; --cnt, --idx) {
    39e2:	91 50       	subi	r25, 0x01	; 1
    39e4:	a0 f7       	brcc	.-24     	; 0x39ce <serial_sim808_send+0xa>
		g_prepare_buf[idx] = cmd[idx];
	}
	g_prepare_buf[len]		= '\r';
    39e6:	46 2f       	mov	r20, r22
    39e8:	50 e0       	ldi	r21, 0x00	; 0
    39ea:	fa 01       	movw	r30, r20
    39ec:	e1 5c       	subi	r30, 0xC1	; 193
    39ee:	fa 4d       	sbci	r31, 0xDA	; 218
    39f0:	8d e0       	ldi	r24, 0x0D	; 13
    39f2:	80 83       	st	Z, r24
	g_prepare_buf[len + 1]	= 0;
    39f4:	11 82       	std	Z+1, r1	; 0x01

	/* Send the string to the SIM808 */
	usart_serial_write_packet(USART_SERIAL1, (const uint8_t*) g_prepare_buf, len);
    39f6:	6f e3       	ldi	r22, 0x3F	; 63
    39f8:	75 e2       	ldi	r23, 0x25	; 37
    39fa:	80 ea       	ldi	r24, 0xA0	; 160
    39fc:	9b e0       	ldi	r25, 0x0B	; 11
    39fe:	2f cd       	rjmp	.-1442   	; 0x345e <usart_serial_write_packet>
    3a00:	08 95       	ret

00003a02 <serial_init>:
}

/* Set up serial connection to the SIM808 */
void serial_init(void)
{
    3a02:	cf 92       	push	r12
    3a04:	df 92       	push	r13
    3a06:	ff 92       	push	r15
    3a08:	0f 93       	push	r16
    3a0a:	1f 93       	push	r17
    3a0c:	cf 93       	push	r28
    3a0e:	df 93       	push	r29
    3a10:	cd b7       	in	r28, 0x3d	; 61
    3a12:	de b7       	in	r29, 0x3e	; 62
    3a14:	27 97       	sbiw	r28, 0x07	; 7
    3a16:	cd bf       	out	0x3d, r28	; 61
    3a18:	de bf       	out	0x3e, r29	; 62
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    3a1a:	e0 ea       	ldi	r30, 0xA0	; 160
    3a1c:	f6 e0       	ldi	r31, 0x06	; 6
    3a1e:	92 e0       	ldi	r25, 0x02	; 2
    3a20:	95 83       	std	Z+5, r25	; 0x05
    3a22:	88 e0       	ldi	r24, 0x08	; 8
    3a24:	85 83       	std	Z+5, r24	; 0x05
    3a26:	60 e8       	ldi	r22, 0x80	; 128
    3a28:	65 83       	std	Z+5, r22	; 0x05
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    3a2a:	20 e8       	ldi	r18, 0x80	; 128
    3a2c:	36 e0       	ldi	r19, 0x06	; 6
    3a2e:	00 e2       	ldi	r16, 0x20	; 32
    3a30:	d9 01       	movw	r26, r18
    3a32:	16 96       	adiw	r26, 0x06	; 6
    3a34:	0c 93       	st	X, r16
    3a36:	16 97       	sbiw	r26, 0x06	; 6
    3a38:	70 e1       	ldi	r23, 0x10	; 16
    3a3a:	16 96       	adiw	r26, 0x06	; 6
    3a3c:	7c 93       	st	X, r23
    3a3e:	0f 2e       	mov	r0, r31
    3a40:	f0 e6       	ldi	r31, 0x60	; 96
    3a42:	cf 2e       	mov	r12, r31
    3a44:	f6 e0       	ldi	r31, 0x06	; 6
    3a46:	df 2e       	mov	r13, r31
    3a48:	f0 2d       	mov	r31, r0
    3a4a:	d6 01       	movw	r26, r12
    3a4c:	16 96       	adiw	r26, 0x06	; 6
    3a4e:	9c 93       	st	X, r25
    3a50:	16 97       	sbiw	r26, 0x06	; 6
    3a52:	16 96       	adiw	r26, 0x06	; 6
    3a54:	8c 93       	st	X, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3a56:	4f b7       	in	r20, 0x3f	; 63
    3a58:	49 83       	std	Y+1, r20	; 0x01
	cpu_irq_disable();
    3a5a:	f8 94       	cli
	return flags;
    3a5c:	f9 80       	ldd	r15, Y+1	; 0x01
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();

	*pin_ctrl &= PORT_ISC_gm;
    3a5e:	41 eb       	ldi	r20, 0xB1	; 177
    3a60:	56 e0       	ldi	r21, 0x06	; 6
    3a62:	da 01       	movw	r26, r20
    3a64:	1c 91       	ld	r17, X
    3a66:	17 70       	andi	r17, 0x07	; 7
    3a68:	1c 93       	st	X, r17
	*pin_ctrl |= mode;
    3a6a:	1c 91       	ld	r17, X
    3a6c:	10 68       	ori	r17, 0x80	; 128
    3a6e:	1c 93       	st	X, r17
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3a70:	ff be       	out	0x3f, r15	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3a72:	4f b7       	in	r20, 0x3f	; 63
    3a74:	4a 83       	std	Y+2, r20	; 0x02
	cpu_irq_disable();
    3a76:	f8 94       	cli
	return flags;
    3a78:	fa 80       	ldd	r15, Y+2	; 0x02
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();

	*pin_ctrl &= PORT_ISC_gm;
    3a7a:	43 eb       	ldi	r20, 0xB3	; 179
    3a7c:	56 e0       	ldi	r21, 0x06	; 6
    3a7e:	da 01       	movw	r26, r20
    3a80:	1c 91       	ld	r17, X
    3a82:	17 70       	andi	r17, 0x07	; 7
    3a84:	1c 93       	st	X, r17
	*pin_ctrl |= mode;
    3a86:	1c 91       	ld	r17, X
    3a88:	10 68       	ori	r17, 0x80	; 128
    3a8a:	1c 93       	st	X, r17
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3a8c:	ff be       	out	0x3f, r15	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3a8e:	4f b7       	in	r20, 0x3f	; 63
    3a90:	4b 83       	std	Y+3, r20	; 0x03
	cpu_irq_disable();
    3a92:	f8 94       	cli
	return flags;
    3a94:	fb 80       	ldd	r15, Y+3	; 0x03
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();

	*pin_ctrl &= PORT_ISC_gm;
    3a96:	47 eb       	ldi	r20, 0xB7	; 183
    3a98:	56 e0       	ldi	r21, 0x06	; 6
    3a9a:	da 01       	movw	r26, r20
    3a9c:	1c 91       	ld	r17, X
    3a9e:	17 70       	andi	r17, 0x07	; 7
    3aa0:	1c 93       	st	X, r17
	*pin_ctrl |= mode;
    3aa2:	1c 91       	ld	r17, X
    3aa4:	10 68       	ori	r17, 0x80	; 128
    3aa6:	1c 93       	st	X, r17
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3aa8:	ff be       	out	0x3f, r15	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3aaa:	4f b7       	in	r20, 0x3f	; 63
    3aac:	4c 83       	std	Y+4, r20	; 0x04
	cpu_irq_disable();
    3aae:	f8 94       	cli
	return flags;
    3ab0:	fc 80       	ldd	r15, Y+4	; 0x04
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();

	*pin_ctrl &= PORT_ISC_gm;
    3ab2:	45 e9       	ldi	r20, 0x95	; 149
    3ab4:	56 e0       	ldi	r21, 0x06	; 6
    3ab6:	da 01       	movw	r26, r20
    3ab8:	1c 91       	ld	r17, X
    3aba:	17 70       	andi	r17, 0x07	; 7
    3abc:	1c 93       	st	X, r17
	*pin_ctrl |= mode;
    3abe:	1c 91       	ld	r17, X
    3ac0:	10 69       	ori	r17, 0x90	; 144
    3ac2:	1c 93       	st	X, r17
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3ac4:	ff be       	out	0x3f, r15	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3ac6:	4f b7       	in	r20, 0x3f	; 63
    3ac8:	4d 83       	std	Y+5, r20	; 0x05
	cpu_irq_disable();
    3aca:	f8 94       	cli
	return flags;
    3acc:	fd 80       	ldd	r15, Y+5	; 0x05
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();

	*pin_ctrl &= PORT_ISC_gm;
    3ace:	44 e9       	ldi	r20, 0x94	; 148
    3ad0:	56 e0       	ldi	r21, 0x06	; 6
    3ad2:	da 01       	movw	r26, r20
    3ad4:	1c 91       	ld	r17, X
    3ad6:	17 70       	andi	r17, 0x07	; 7
    3ad8:	1c 93       	st	X, r17
	*pin_ctrl |= mode;
    3ada:	1c 91       	ld	r17, X
    3adc:	10 69       	ori	r17, 0x90	; 144
    3ade:	1c 93       	st	X, r17
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3ae0:	ff be       	out	0x3f, r15	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3ae2:	4f b7       	in	r20, 0x3f	; 63
    3ae4:	4e 83       	std	Y+6, r20	; 0x06
	cpu_irq_disable();
    3ae6:	f8 94       	cli
	return flags;
    3ae8:	fe 80       	ldd	r15, Y+6	; 0x06
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();

	*pin_ctrl &= PORT_ISC_gm;
    3aea:	41 e7       	ldi	r20, 0x71	; 113
    3aec:	56 e0       	ldi	r21, 0x06	; 6
    3aee:	da 01       	movw	r26, r20
    3af0:	1c 91       	ld	r17, X
    3af2:	17 70       	andi	r17, 0x07	; 7
    3af4:	1c 93       	st	X, r17
	*pin_ctrl |= mode;
    3af6:	1c 91       	ld	r17, X
    3af8:	10 69       	ori	r17, 0x90	; 144
    3afa:	1c 93       	st	X, r17
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3afc:	ff be       	out	0x3f, r15	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3afe:	4f b7       	in	r20, 0x3f	; 63
    3b00:	4f 83       	std	Y+7, r20	; 0x07
	cpu_irq_disable();
    3b02:	f8 94       	cli
	return flags;
    3b04:	ff 80       	ldd	r15, Y+7	; 0x07
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();

	*pin_ctrl &= PORT_ISC_gm;
    3b06:	43 e7       	ldi	r20, 0x73	; 115
    3b08:	56 e0       	ldi	r21, 0x06	; 6
    3b0a:	da 01       	movw	r26, r20
    3b0c:	1c 91       	ld	r17, X
    3b0e:	17 70       	andi	r17, 0x07	; 7
    3b10:	1c 93       	st	X, r17
	*pin_ctrl |= mode;
    3b12:	1c 91       	ld	r17, X
    3b14:	10 69       	ori	r17, 0x90	; 144
    3b16:	1c 93       	st	X, r17
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3b18:	ff be       	out	0x3f, r15	; 63
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    3b1a:	91 83       	std	Z+1, r25	; 0x01
    3b1c:	81 83       	std	Z+1, r24	; 0x01
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIRCLR = arch_ioport_pin_to_mask(pin);
    3b1e:	54 e0       	ldi	r21, 0x04	; 4
    3b20:	52 83       	std	Z+2, r21	; 0x02
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    3b22:	61 83       	std	Z+1, r22	; 0x01
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIRCLR = arch_ioport_pin_to_mask(pin);
    3b24:	10 e4       	ldi	r17, 0x40	; 64
    3b26:	12 83       	std	Z+2, r17	; 0x02
    3b28:	72 83       	std	Z+2, r23	; 0x02
    3b2a:	41 e0       	ldi	r20, 0x01	; 1
    3b2c:	42 83       	std	Z+2, r20	; 0x02
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    3b2e:	f9 01       	movw	r30, r18
    3b30:	01 83       	std	Z+1, r16	; 0x01
    3b32:	71 83       	std	Z+1, r23	; 0x01
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIRCLR = arch_ioport_pin_to_mask(pin);
    3b34:	82 83       	std	Z+2, r24	; 0x02
    3b36:	e0 e0       	ldi	r30, 0x00	; 0
    3b38:	f6 e0       	ldi	r31, 0x06	; 6
    3b3a:	62 83       	std	Z+2, r22	; 0x02
    3b3c:	12 83       	std	Z+2, r17	; 0x02
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    3b3e:	d6 01       	movw	r26, r12
    3b40:	11 96       	adiw	r26, 0x01	; 1
    3b42:	9c 93       	st	X, r25
    3b44:	11 97       	sbiw	r26, 0x01	; 1
    3b46:	11 96       	adiw	r26, 0x01	; 1
    3b48:	8c 93       	st	X, r24
    3b4a:	11 97       	sbiw	r26, 0x01	; 1
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIRCLR = arch_ioport_pin_to_mask(pin);
    3b4c:	12 96       	adiw	r26, 0x02	; 2
    3b4e:	5c 93       	st	X, r21
    3b50:	12 97       	sbiw	r26, 0x02	; 2
    3b52:	12 96       	adiw	r26, 0x02	; 2
    3b54:	4c 93       	st	X, r20
    3b56:	40 93 e2 07 	sts	0x07E2, r20	; 0x8007e2 <__TEXT_REGION_LENGTH__+0x7007e2>

	ioport_set_pin_dir(GPS_GSM_1PPS_GPIO,			IOPORT_DIR_INPUT);


	/* Prepare to use ASF USART service */
	g_usart1_options.baudrate	= USART_SERIAL1_BAUDRATE;
    3b5a:	e8 e6       	ldi	r30, 0x68	; 104
    3b5c:	f8 e2       	ldi	r31, 0x28	; 40
    3b5e:	80 e0       	ldi	r24, 0x00	; 0
    3b60:	96 e9       	ldi	r25, 0x96	; 150
    3b62:	a0 e0       	ldi	r26, 0x00	; 0
    3b64:	b0 e0       	ldi	r27, 0x00	; 0
    3b66:	80 83       	st	Z, r24
    3b68:	91 83       	std	Z+1, r25	; 0x01
    3b6a:	a2 83       	std	Z+2, r26	; 0x02
    3b6c:	b3 83       	std	Z+3, r27	; 0x03
	g_usart1_options.charlength	= USART_SERIAL1_CHAR_LENGTH;
    3b6e:	83 e0       	ldi	r24, 0x03	; 3
    3b70:	84 83       	std	Z+4, r24	; 0x04
	g_usart1_options.paritytype	= USART_SERIAL1_PARITY;
    3b72:	15 82       	std	Z+5, r1	; 0x05
	g_usart1_options.stopbits	= USART_SERIAL1_STOP_BIT;
    3b74:	16 82       	std	Z+6, r1	; 0x06
}
    3b76:	27 96       	adiw	r28, 0x07	; 7
    3b78:	cd bf       	out	0x3d, r28	; 61
    3b7a:	de bf       	out	0x3e, r29	; 62
    3b7c:	df 91       	pop	r29
    3b7e:	cf 91       	pop	r28
    3b80:	1f 91       	pop	r17
    3b82:	0f 91       	pop	r16
    3b84:	ff 90       	pop	r15
    3b86:	df 90       	pop	r13
    3b88:	cf 90       	pop	r12
    3b8a:	08 95       	ret

00003b8c <serial_start>:
PROGMEM_DECLARE(const char, PM_TWI1_INIT_ONBOARD_SIM808_GPS_01[]);
PROGMEM_DECLARE(const char, PM_TWI1_INIT_ONBOARD_SIM808_GPS_02[]);

/* USB device stack start function to enable stack and start USB */
void serial_start(void)
{
    3b8c:	2f 92       	push	r2
    3b8e:	3f 92       	push	r3
    3b90:	4f 92       	push	r4
    3b92:	5f 92       	push	r5
    3b94:	6f 92       	push	r6
    3b96:	7f 92       	push	r7
    3b98:	8f 92       	push	r8
    3b9a:	9f 92       	push	r9
    3b9c:	af 92       	push	r10
    3b9e:	bf 92       	push	r11
    3ba0:	cf 92       	push	r12
    3ba2:	df 92       	push	r13
    3ba4:	ef 92       	push	r14
    3ba6:	ff 92       	push	r15
    3ba8:	0f 93       	push	r16
    3baa:	1f 93       	push	r17
    3bac:	cf 93       	push	r28
    3bae:	df 93       	push	r29
    3bb0:	cd b7       	in	r28, 0x3d	; 61
    3bb2:	de b7       	in	r29, 0x3e	; 62
    3bb4:	27 97       	sbiw	r28, 0x07	; 7
    3bb6:	cd bf       	out	0x3d, r28	; 61
    3bb8:	de bf       	out	0x3e, r29	; 62
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
	// USART options.
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
    3bba:	e8 e6       	ldi	r30, 0x68	; 104
    3bbc:	f8 e2       	ldi	r31, 0x28	; 40
    3bbe:	84 81       	ldd	r24, Z+4	; 0x04
    3bc0:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
    3bc2:	85 81       	ldd	r24, Z+5	; 0x05
    3bc4:	8e 83       	std	Y+6, r24	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
    3bc6:	86 81       	ldd	r24, Z+6	; 0x06
    3bc8:	8f 83       	std	Y+7, r24	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
    3bca:	80 81       	ld	r24, Z
    3bcc:	91 81       	ldd	r25, Z+1	; 0x01
    3bce:	a2 81       	ldd	r26, Z+2	; 0x02
    3bd0:	b3 81       	ldd	r27, Z+3	; 0x03
    3bd2:	89 83       	std	Y+1, r24	; 0x01
    3bd4:	9a 83       	std	Y+2, r25	; 0x02
    3bd6:	ab 83       	std	Y+3, r26	; 0x03
    3bd8:	bc 83       	std	Y+4, r27	; 0x04
		sysclk_enable_module(SYSCLK_PORT_E,PR_USART1_bm);
	}
#endif
#ifdef USARTF0
	if((uint16_t)usart == (uint16_t)&USARTF0) {
		sysclk_enable_module(SYSCLK_PORT_F,PR_USART0_bm);
    3bda:	60 e1       	ldi	r22, 0x10	; 16
    3bdc:	86 e0       	ldi	r24, 0x06	; 6
    3bde:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
#ifdef USARTF1
	if((uint16_t)usart == (uint16_t)&USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F,PR_USART1_bm);
	}
#endif
	if (usart_init_rs232(usart, &usart_rs232_options)) {
    3be2:	be 01       	movw	r22, r28
    3be4:	6f 5f       	subi	r22, 0xFF	; 255
    3be6:	7f 4f       	sbci	r23, 0xFF	; 255
    3be8:	80 ea       	ldi	r24, 0xA0	; 160
    3bea:	9b e0       	ldi	r25, 0x0B	; 11
    3bec:	73 dd       	rcall	.-1306   	; 0x36d4 <usart_init_rs232>

	/* Init and start of the ASF USART service/device */
	usart_serial_init(USART_SERIAL1, &g_usart1_options);

	/* ISR interrupt levels */
	((USART_t*)USART_SERIAL1)->CTRLA = USART_RXCINTLVL_LO_gc | USART_TXCINTLVL_OFF_gc | USART_DREINTLVL_OFF_gc;
    3bee:	80 e1       	ldi	r24, 0x10	; 16
    3bf0:	80 93 a3 0b 	sts	0x0BA3, r24	; 0x800ba3 <__TEXT_REGION_LENGTH__+0x700ba3>

	/* Inform about to start the SIM808 - LCD */
	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_START);
    3bf4:	82 e6       	ldi	r24, 0x62	; 98
    3bf6:	94 e0       	ldi	r25, 0x04	; 4
    3bf8:	9f 93       	push	r25
    3bfa:	8f 93       	push	r24
    3bfc:	1f 92       	push	r1
    3bfe:	68 94       	set
    3c00:	ff 24       	eor	r15, r15
    3c02:	f6 f8       	bld	r15, 6
    3c04:	ff 92       	push	r15
    3c06:	0f e3       	ldi	r16, 0x3F	; 63
    3c08:	15 e2       	ldi	r17, 0x25	; 37
    3c0a:	1f 93       	push	r17
    3c0c:	0f 93       	push	r16
    3c0e:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
	task_twi2_lcd_str(8, (line++) * 10, g_prepare_buf);
    3c12:	a8 01       	movw	r20, r16
    3c14:	66 e4       	ldi	r22, 0x46	; 70
    3c16:	88 e0       	ldi	r24, 0x08	; 8
    3c18:	0e 94 81 35 	call	0x6b02	; 0x6b02 <task_twi2_lcd_str>

	/* Inform about to start the SIM808 - USB */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_START);
    3c1c:	86 ec       	ldi	r24, 0xC6	; 198
    3c1e:	94 e0       	ldi	r25, 0x04	; 4
    3c20:	9f 93       	push	r25
    3c22:	8f 93       	push	r24
    3c24:	1f 92       	push	r1
    3c26:	ff 92       	push	r15
    3c28:	1f 93       	push	r17
    3c2a:	0f 93       	push	r16
    3c2c:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, len, false);
    3c30:	40 e0       	ldi	r20, 0x00	; 0
    3c32:	68 2f       	mov	r22, r24
    3c34:	c8 01       	movw	r24, r16
    3c36:	d0 d1       	rcall	.+928    	; 0x3fd8 <udi_write_tx_buf>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    3c38:	80 e2       	ldi	r24, 0x20	; 32
    3c3a:	80 93 85 06 	sts	0x0685, r24	; 0x800685 <__TEXT_REGION_LENGTH__+0x700685>

	/* Release the GSM_RESETn */
	ioport_set_pin_level(GSM_RESET_DRV_GPIO, HIGH);
	delay_ms(500);
    3c3e:	61 ea       	ldi	r22, 0xA1	; 161
    3c40:	75 e2       	ldi	r23, 0x25	; 37
    3c42:	86 e2       	ldi	r24, 0x26	; 38
    3c44:	90 e0       	ldi	r25, 0x00	; 0
    3c46:	74 de       	rcall	.-792    	; 0x3930 <__portable_avr_delay_cycles>
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    3c48:	00 ea       	ldi	r16, 0xA0	; 160
    3c4a:	16 e0       	ldi	r17, 0x06	; 6
    3c4c:	82 e0       	ldi	r24, 0x02	; 2
    3c4e:	f8 01       	movw	r30, r16
    3c50:	86 83       	std	Z+6, r24	; 0x06

	/* Data Terminal Ready is true */
	ioport_set_pin_level(GSM_DTR1_DRV, LOW);	// Activate SIM808 (non SLEEP mode)
	delay_ms(100);
    3c52:	61 e2       	ldi	r22, 0x21	; 33
    3c54:	71 ea       	ldi	r23, 0xA1	; 161
    3c56:	87 e0       	ldi	r24, 0x07	; 7
    3c58:	90 e0       	ldi	r25, 0x00	; 0
    3c5a:	6a de       	rcall	.-812    	; 0x3930 <__portable_avr_delay_cycles>
    3c5c:	80 e8       	ldi	r24, 0x80	; 128
    3c5e:	f8 01       	movw	r30, r16
	ioport_set_pin_level(GSM_RTS1_DRV, LOW);	// Serial line ready
	delay_ms(1);
    3c60:	86 83       	std	Z+6, r24	; 0x06
    3c62:	68 e8       	ldi	r22, 0x88	; 136
    3c64:	73 e1       	ldi	r23, 0x13	; 19
    3c66:	80 e0       	ldi	r24, 0x00	; 0
    3c68:	90 e0       	ldi	r25, 0x00	; 0
    3c6a:	62 de       	rcall	.-828    	; 0x3930 <__portable_avr_delay_cycles>
    3c6c:	cd bf       	out	0x3d, r28	; 61
	/* ISR interrupt levels */
	((USART_t*)USART_SERIAL1)->CTRLA = USART_RXCINTLVL_LO_gc | USART_TXCINTLVL_OFF_gc | USART_DREINTLVL_OFF_gc;

	/* Inform about to start the SIM808 - LCD */
	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_START);
	task_twi2_lcd_str(8, (line++) * 10, g_prepare_buf);
    3c6e:	de bf       	out	0x3e, r29	; 62
    3c70:	68 94       	set
    3c72:	bb 24       	eor	r11, r11
				g_usart1_rx_ready = false;
				cpu_irq_restore(flags);
			}

			/* Leave loop when SIM808 responds */
			if (g_prepare_buf[0] && strstr_P(g_prepare_buf, PM_SIM808_OK))
    3c74:	b3 f8       	bld	r11, 3
    3c76:	0f 2e       	mov	r0, r31
    3c78:	ff e3       	ldi	r31, 0x3F	; 63
    3c7a:	ef 2e       	mov	r14, r31
    3c7c:	f5 e2       	ldi	r31, 0x25	; 37
    3c7e:	ff 2e       	mov	r15, r31
    3c80:	f0 2d       	mov	r31, r0
    3c82:	9e 2c       	mov	r9, r14
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    3c84:	af 2c       	mov	r10, r15
    3c86:	0f 2e       	mov	r0, r31
    3c88:	f0 ea       	ldi	r31, 0xA0	; 160
    3c8a:	cf 2e       	mov	r12, r31
    3c8c:	f6 e0       	ldi	r31, 0x06	; 6
    3c8e:	df 2e       	mov	r13, r31
    3c90:	f0 2d       	mov	r31, r0
    3c92:	68 94       	set
    3c94:	88 24       	eor	r8, r8
    3c96:	87 f8       	bld	r8, 7
    3c98:	68 94       	set
    3c9a:	77 24       	eor	r7, r7
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    3c9c:	71 f8       	bld	r7, 1
    3c9e:	68 94       	set
    3ca0:	66 24       	eor	r6, r6
				/* Inform about restart - LCD */
				if (line > 12) {
					task_twi2_lcd_header();
					line = 3;
				}
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_RESTART);
    3ca2:	65 f8       	bld	r6, 5
    3ca4:	0f 2e       	mov	r0, r31
    3ca6:	f6 e4       	ldi	r31, 0x46	; 70
    3ca8:	4f 2e       	mov	r4, r31
    3caa:	f4 e0       	ldi	r31, 0x04	; 4
    3cac:	5f 2e       	mov	r5, r31
				task_twi2_lcd_str(8, (line++) * 10, g_prepare_buf);

				/* Inform about restart - USB */
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_RESTART);
    3cae:	f0 2d       	mov	r31, r0
    3cb0:	0f 2e       	mov	r0, r31
    3cb2:	fe e9       	ldi	r31, 0x9E	; 158
    3cb4:	2f 2e       	mov	r2, r31
    3cb6:	f4 e0       	ldi	r31, 0x04	; 4
    3cb8:	3f 2e       	mov	r3, r31
				if (line > 12) {
					task_twi2_lcd_header();
					line = 3;
				}
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_RESTART);
				task_twi2_lcd_str(8, (line++) * 10, g_prepare_buf);
    3cba:	f0 2d       	mov	r31, r0
    3cbc:	0c e0       	ldi	r16, 0x0C	; 12
	ioport_set_pin_level(GSM_RTS1_DRV, LOW);	// Serial line ready
	delay_ms(1);

	/* Synchronize with SIM808 */
	while (true) {
		usart_serial_write_packet(USART_SERIAL1, (const uint8_t*)"AT\r", 3);
    3cbe:	10 e0       	ldi	r17, 0x00	; 0
    3cc0:	43 e0       	ldi	r20, 0x03	; 3
    3cc2:	50 e0       	ldi	r21, 0x00	; 0
    3cc4:	64 e3       	ldi	r22, 0x34	; 52
    3cc6:	71 e2       	ldi	r23, 0x21	; 33
    3cc8:	80 ea       	ldi	r24, 0xA0	; 160
		delay_ms(100);
    3cca:	9b e0       	ldi	r25, 0x0B	; 11
    3ccc:	c8 db       	rcall	.-2160   	; 0x345e <usart_serial_write_packet>
    3cce:	61 e2       	ldi	r22, 0x21	; 33
    3cd0:	71 ea       	ldi	r23, 0xA1	; 161
    3cd2:	87 e0       	ldi	r24, 0x07	; 7
    3cd4:	90 e0       	ldi	r25, 0x00	; 0
		if (g_usart1_rx_ready) {
    3cd6:	2c de       	rcall	.-936    	; 0x3930 <__portable_avr_delay_cycles>
    3cd8:	80 91 67 28 	lds	r24, 0x2867	; 0x802867 <g_usart1_rx_ready>
    3cdc:	88 23       	and	r24, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3cde:	81 f3       	breq	.-32     	; 0x3cc0 <serial_start+0x134>
    3ce0:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    3ce2:	89 83       	std	Y+1, r24	; 0x01
	return flags;
    3ce4:	f8 94       	cli
			{
				irqflags_t flags = cpu_irq_save();
				for (int16_t idx = g_usart1_rx_idx - 1; idx >= 0; --idx) {
    3ce6:	39 81       	ldd	r19, Y+1	; 0x01
    3ce8:	e0 91 65 28 	lds	r30, 0x2865	; 0x802865 <g_usart1_rx_idx>
    3cec:	f0 91 66 28 	lds	r31, 0x2866	; 0x802866 <g_usart1_rx_idx+0x1>
    3cf0:	cf 01       	movw	r24, r30
    3cf2:	01 97       	sbiw	r24, 0x01	; 1
    3cf4:	4a f0       	brmi	.+18     	; 0x3d08 <serial_start+0x17c>
    3cf6:	df 01       	movw	r26, r30
    3cf8:	ab 59       	subi	r26, 0x9B	; 155
    3cfa:	b8 4d       	sbci	r27, 0xD8	; 216
    3cfc:	e1 5c       	subi	r30, 0xC1	; 193
					g_prepare_buf[idx] = g_usart1_rx_buf[idx];
    3cfe:	fa 4d       	sbci	r31, 0xDA	; 218
    3d00:	2e 91       	ld	r18, -X
		usart_serial_write_packet(USART_SERIAL1, (const uint8_t*)"AT\r", 3);
		delay_ms(100);
		if (g_usart1_rx_ready) {
			{
				irqflags_t flags = cpu_irq_save();
				for (int16_t idx = g_usart1_rx_idx - 1; idx >= 0; --idx) {
    3d02:	22 93       	st	-Z, r18
    3d04:	01 97       	sbiw	r24, 0x01	; 1
					g_prepare_buf[idx] = g_usart1_rx_buf[idx];
				}
				g_usart1_rx_idx = 0;
    3d06:	e2 f7       	brpl	.-8      	; 0x3d00 <serial_start+0x174>
    3d08:	10 92 65 28 	sts	0x2865, r1	; 0x802865 <g_usart1_rx_idx>
    3d0c:	10 92 66 28 	sts	0x2866, r1	; 0x802866 <g_usart1_rx_idx+0x1>
				g_usart1_rx_ready = false;
    3d10:	10 92 67 28 	sts	0x2867, r1	; 0x802867 <g_usart1_rx_ready>
				cpu_irq_restore(flags);
			}

			/* Leave loop when SIM808 responds */
			if (g_prepare_buf[0] && strstr_P(g_prepare_buf, PM_SIM808_OK))
    3d14:	3f bf       	out	0x3f, r19	; 63
    3d16:	f7 01       	movw	r30, r14
    3d18:	80 81       	ld	r24, Z
    3d1a:	88 23       	and	r24, r24
    3d1c:	49 f0       	breq	.+18     	; 0x3d30 <serial_start+0x1a4>
    3d1e:	6e ee       	ldi	r22, 0xEE	; 238
    3d20:	74 e0       	ldi	r23, 0x04	; 4
    3d22:	89 2d       	mov	r24, r9
    3d24:	9a 2d       	mov	r25, r10
    3d26:	0e 94 bd 7f 	call	0xff7a	; 0xff7a <strstr_P>
    3d2a:	89 2b       	or	r24, r25
    3d2c:	09 f0       	breq	.+2      	; 0x3d30 <serial_start+0x1a4>
    3d2e:	52 c0       	rjmp	.+164    	; 0x3dd4 <serial_start+0x248>
    3d30:	01 50       	subi	r16, 0x01	; 1
				break;

			if (loop_ctr++ > 10) {
    3d32:	11 09       	sbc	r17, r1
    3d34:	09 f0       	breq	.+2      	; 0x3d38 <serial_start+0x1ac>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    3d36:	c4 cf       	rjmp	.-120    	; 0x3cc0 <serial_start+0x134>
    3d38:	f6 01       	movw	r30, r12
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    3d3a:	85 82       	std	Z+5, r8	; 0x05
    3d3c:	75 82       	std	Z+5, r7	; 0x05

				/* Turn off SIM808 */
				ioport_set_pin_level(GSM_RTS1_DRV,			HIGH);	// Serial line NOT ready
				ioport_set_pin_level(GSM_DTR1_DRV,			HIGH);	// DTR inactive
				ioport_set_pin_level(GSM_RESET_DRV_GPIO,	LOW);	// RESETn active
				delay_ms(150);
    3d3e:	60 92 86 06 	sts	0x0686, r6	; 0x800686 <__TEXT_REGION_LENGTH__+0x700686>
    3d42:	61 eb       	ldi	r22, 0xB1	; 177
    3d44:	71 e7       	ldi	r23, 0x71	; 113
    3d46:	8b e0       	ldi	r24, 0x0B	; 11
    3d48:	90 e0       	ldi	r25, 0x00	; 0

				/* Inform about restart - LCD */
				if (line > 12) {
    3d4a:	f2 dd       	rcall	.-1052   	; 0x3930 <__portable_avr_delay_cycles>
    3d4c:	fc e0       	ldi	r31, 0x0C	; 12
    3d4e:	fb 15       	cp	r31, r11
					task_twi2_lcd_header();
    3d50:	30 f4       	brcc	.+12     	; 0x3d5e <serial_start+0x1d2>
    3d52:	0e 94 66 36 	call	0x6ccc	; 0x6ccc <task_twi2_lcd_header>
					line = 3;
    3d56:	0f 2e       	mov	r0, r31
    3d58:	f3 e0       	ldi	r31, 0x03	; 3
    3d5a:	bf 2e       	mov	r11, r31
				}
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_RESTART);
    3d5c:	f0 2d       	mov	r31, r0
    3d5e:	5f 92       	push	r5
    3d60:	4f 92       	push	r4
    3d62:	1f 92       	push	r1
    3d64:	20 e4       	ldi	r18, 0x40	; 64
    3d66:	2f 93       	push	r18
    3d68:	ff 92       	push	r15
    3d6a:	ef 92       	push	r14
    3d6c:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
				task_twi2_lcd_str(8, (line++) * 10, g_prepare_buf);
    3d70:	11 e0       	ldi	r17, 0x01	; 1
    3d72:	1b 0d       	add	r17, r11
    3d74:	6b 2d       	mov	r22, r11
    3d76:	66 0f       	add	r22, r22
    3d78:	86 2f       	mov	r24, r22
    3d7a:	88 0f       	add	r24, r24
    3d7c:	88 0f       	add	r24, r24
    3d7e:	68 0f       	add	r22, r24
    3d80:	a7 01       	movw	r20, r14
    3d82:	88 e0       	ldi	r24, 0x08	; 8
    3d84:	0e 94 81 35 	call	0x6b02	; 0x6b02 <task_twi2_lcd_str>

				/* Inform about restart - USB */
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_RESTART);
    3d88:	3f 92       	push	r3
    3d8a:	2f 92       	push	r2
    3d8c:	1f 92       	push	r1
    3d8e:	30 e4       	ldi	r19, 0x40	; 64
    3d90:	3f 93       	push	r19
    3d92:	ff 92       	push	r15
    3d94:	ef 92       	push	r14
				udi_write_tx_buf(g_prepare_buf, len, false);
    3d96:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    3d9a:	40 e0       	ldi	r20, 0x00	; 0
    3d9c:	68 2f       	mov	r22, r24
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    3d9e:	c7 01       	movw	r24, r14
    3da0:	1b d1       	rcall	.+566    	; 0x3fd8 <udi_write_tx_buf>

				/* Restart SIM808 */
				ioport_set_pin_level(GSM_RESET_DRV_GPIO,	HIGH);	// Release the RESETn line
				delay_ms(500);
    3da2:	60 92 85 06 	sts	0x0685, r6	; 0x800685 <__TEXT_REGION_LENGTH__+0x700685>
    3da6:	61 ea       	ldi	r22, 0xA1	; 161
    3da8:	75 e2       	ldi	r23, 0x25	; 37
    3daa:	86 e2       	ldi	r24, 0x26	; 38
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    3dac:	90 e0       	ldi	r25, 0x00	; 0
    3dae:	c0 dd       	rcall	.-1152   	; 0x3930 <__portable_avr_delay_cycles>
				ioport_set_pin_level(GSM_DTR1_DRV,			LOW);	// DTR active
				delay_ms(100);
    3db0:	f6 01       	movw	r30, r12
    3db2:	76 82       	std	Z+6, r7	; 0x06
    3db4:	61 e2       	ldi	r22, 0x21	; 33
    3db6:	71 ea       	ldi	r23, 0xA1	; 161
    3db8:	87 e0       	ldi	r24, 0x07	; 7
    3dba:	90 e0       	ldi	r25, 0x00	; 0
    3dbc:	b9 dd       	rcall	.-1166   	; 0x3930 <__portable_avr_delay_cycles>
				ioport_set_pin_level(GSM_RTS1_DRV,			LOW);	// Serial line ready
				delay_ms(1);
    3dbe:	f6 01       	movw	r30, r12
    3dc0:	86 82       	std	Z+6, r8	; 0x06
    3dc2:	68 e8       	ldi	r22, 0x88	; 136
    3dc4:	73 e1       	ldi	r23, 0x13	; 19
    3dc6:	80 e0       	ldi	r24, 0x00	; 0
    3dc8:	90 e0       	ldi	r25, 0x00	; 0
    3dca:	b2 dd       	rcall	.-1180   	; 0x3930 <__portable_avr_delay_cycles>
    3dcc:	cd bf       	out	0x3d, r28	; 61
				if (line > 12) {
					task_twi2_lcd_header();
					line = 3;
				}
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_RESTART);
				task_twi2_lcd_str(8, (line++) * 10, g_prepare_buf);
    3dce:	de bf       	out	0x3e, r29	; 62
    3dd0:	b1 2e       	mov	r11, r17
			}
		}
	}

	/* Set the auto baud rate to fix rate */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_IPR, USART_SERIAL1_BAUDRATE);
    3dd2:	74 cf       	rjmp	.-280    	; 0x3cbc <serial_start+0x130>
    3dd4:	1f 92       	push	r1
    3dd6:	1f 92       	push	r1
    3dd8:	86 e9       	ldi	r24, 0x96	; 150
    3dda:	8f 93       	push	r24
    3ddc:	1f 92       	push	r1
    3dde:	84 e2       	ldi	r24, 0x24	; 36
    3de0:	94 e0       	ldi	r25, 0x04	; 4
    3de2:	9f 93       	push	r25
    3de4:	8f 93       	push	r24
    3de6:	1f 92       	push	r1
    3de8:	68 94       	set
    3dea:	ff 24       	eor	r15, r15
    3dec:	f6 f8       	bld	r15, 6
    3dee:	ff 92       	push	r15
    3df0:	0f e3       	ldi	r16, 0x3F	; 63
    3df2:	15 e2       	ldi	r17, 0x25	; 37
    3df4:	1f 93       	push	r17
    3df6:	0f 93       	push	r16
	usart_serial_write_packet(USART_SERIAL1, (const uint8_t*) g_prepare_buf, len);
    3df8:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    3dfc:	ac 01       	movw	r20, r24
    3dfe:	b8 01       	movw	r22, r16
    3e00:	80 ea       	ldi	r24, 0xA0	; 160
    3e02:	9b e0       	ldi	r25, 0x0B	; 11
	yield_ms(500);
    3e04:	2c db       	rcall	.-2472   	; 0x345e <usart_serial_write_packet>
    3e06:	84 ef       	ldi	r24, 0xF4	; 244
    3e08:	91 e0       	ldi	r25, 0x01	; 1
    3e0a:	0e 94 92 6a 	call	0xd524	; 0xd524 <yield_ms>

#if 1
	/* Request the version number of the firmware */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_INFO_01);
    3e0e:	82 e1       	ldi	r24, 0x12	; 18
    3e10:	94 e0       	ldi	r25, 0x04	; 4
    3e12:	9f 93       	push	r25
    3e14:	8f 93       	push	r24
    3e16:	1f 92       	push	r1
    3e18:	ff 92       	push	r15
    3e1a:	1f 93       	push	r17
    3e1c:	0f 93       	push	r16
	usart_serial_write_packet(USART_SERIAL1, (const uint8_t*) g_prepare_buf, len);
    3e1e:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    3e22:	ac 01       	movw	r20, r24
    3e24:	b8 01       	movw	r22, r16
    3e26:	80 ea       	ldi	r24, 0xA0	; 160
    3e28:	9b e0       	ldi	r25, 0x0B	; 11
	yield_ms(1000);
    3e2a:	19 db       	rcall	.-2510   	; 0x345e <usart_serial_write_packet>
    3e2c:	88 ee       	ldi	r24, 0xE8	; 232
    3e2e:	93 e0       	ldi	r25, 0x03	; 3
	yield_ms(1000);
#endif

#if 1
	/* Minimize functionality - do not do GSM */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_CFUN0);
    3e30:	0e 94 92 6a 	call	0xd524	; 0xd524 <yield_ms>
    3e34:	88 e1       	ldi	r24, 0x18	; 24
    3e36:	94 e0       	ldi	r25, 0x04	; 4
    3e38:	9f 93       	push	r25
    3e3a:	8f 93       	push	r24
    3e3c:	1f 92       	push	r1
    3e3e:	ff 92       	push	r15
    3e40:	1f 93       	push	r17
	usart_serial_write_packet(USART_SERIAL1, (const uint8_t*) g_prepare_buf, len);
    3e42:	0f 93       	push	r16
    3e44:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    3e48:	ac 01       	movw	r20, r24
    3e4a:	b8 01       	movw	r22, r16
    3e4c:	80 ea       	ldi	r24, 0xA0	; 160
	yield_ms(500);
    3e4e:	9b e0       	ldi	r25, 0x0B	; 11
    3e50:	06 db       	rcall	.-2548   	; 0x345e <usart_serial_write_packet>
    3e52:	84 ef       	ldi	r24, 0xF4	; 244
    3e54:	91 e0       	ldi	r25, 0x01	; 1
#endif

#if 1
	/* Enable GNSS (GPS, Glonass, ...) */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GPS_01, 1);
    3e56:	0e 94 92 6a 	call	0xd524	; 0xd524 <yield_ms>
    3e5a:	1f 92       	push	r1
    3e5c:	ee 24       	eor	r14, r14
    3e5e:	e3 94       	inc	r14
    3e60:	ef 92       	push	r14
    3e62:	82 e0       	ldi	r24, 0x02	; 2
    3e64:	94 e0       	ldi	r25, 0x04	; 4
    3e66:	9f 93       	push	r25
    3e68:	8f 93       	push	r24
    3e6a:	1f 92       	push	r1
    3e6c:	ff 92       	push	r15
    3e6e:	1f 93       	push	r17
	usart_serial_write_packet(USART_SERIAL1, (const uint8_t*) g_prepare_buf, len);
    3e70:	0f 93       	push	r16
    3e72:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    3e76:	ac 01       	movw	r20, r24
    3e78:	b8 01       	movw	r22, r16
    3e7a:	80 ea       	ldi	r24, 0xA0	; 160
	yield_ms(500);
    3e7c:	9b e0       	ldi	r25, 0x0B	; 11
    3e7e:	ef da       	rcall	.-2594   	; 0x345e <usart_serial_write_packet>
    3e80:	84 ef       	ldi	r24, 0xF4	; 244
    3e82:	91 e0       	ldi	r25, 0x01	; 1
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GPS_02, 1);
    3e84:	0e 94 92 6a 	call	0xd524	; 0xd524 <yield_ms>
    3e88:	1f 92       	push	r1
    3e8a:	ef 92       	push	r14
    3e8c:	85 ef       	ldi	r24, 0xF5	; 245
    3e8e:	93 e0       	ldi	r25, 0x03	; 3
    3e90:	9f 93       	push	r25
    3e92:	8f 93       	push	r24
    3e94:	1f 92       	push	r1
    3e96:	ff 92       	push	r15
    3e98:	1f 93       	push	r17
	usart_serial_write_packet(USART_SERIAL1, (const uint8_t*) g_prepare_buf, len);
    3e9a:	0f 93       	push	r16
    3e9c:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    3ea0:	cd bf       	out	0x3d, r28	; 61
    3ea2:	de bf       	out	0x3e, r29	; 62
    3ea4:	ac 01       	movw	r20, r24
    3ea6:	b8 01       	movw	r22, r16
    3ea8:	80 ea       	ldi	r24, 0xA0	; 160
	yield_ms(500);
    3eaa:	9b e0       	ldi	r25, 0x0B	; 11
    3eac:	d8 da       	rcall	.-2640   	; 0x345e <usart_serial_write_packet>
    3eae:	84 ef       	ldi	r24, 0xF4	; 244
    3eb0:	91 e0       	ldi	r25, 0x01	; 1
#endif

	/* Inform about baud rate match - LCD */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_OK);
    3eb2:	0e 94 92 6a 	call	0xd524	; 0xd524 <yield_ms>
    3eb6:	81 e3       	ldi	r24, 0x31	; 49
    3eb8:	94 e0       	ldi	r25, 0x04	; 4
    3eba:	9f 93       	push	r25
    3ebc:	8f 93       	push	r24
    3ebe:	1f 92       	push	r1
    3ec0:	ff 92       	push	r15
    3ec2:	1f 93       	push	r17
    3ec4:	0f 93       	push	r16
	task_twi2_lcd_str(8, (line++) * 10, g_prepare_buf);
    3ec6:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    3eca:	bb 0c       	add	r11, r11
    3ecc:	6b 2d       	mov	r22, r11
    3ece:	66 0f       	add	r22, r22
    3ed0:	66 0f       	add	r22, r22
    3ed2:	6b 0d       	add	r22, r11
    3ed4:	a8 01       	movw	r20, r16

	/* Inform about baud rate match - USB */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_SYNCED);
    3ed6:	88 e0       	ldi	r24, 0x08	; 8
    3ed8:	0e 94 81 35 	call	0x6b02	; 0x6b02 <task_twi2_lcd_str>
    3edc:	8c e7       	ldi	r24, 0x7C	; 124
    3ede:	94 e0       	ldi	r25, 0x04	; 4
    3ee0:	9f 93       	push	r25
    3ee2:	8f 93       	push	r24
    3ee4:	1f 92       	push	r1
    3ee6:	ff 92       	push	r15
    3ee8:	1f 93       	push	r17
	udi_write_tx_buf(g_prepare_buf, len, false);
    3eea:	0f 93       	push	r16
    3eec:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    3ef0:	40 e0       	ldi	r20, 0x00	; 0
    3ef2:	68 2f       	mov	r22, r24
}
    3ef4:	c8 01       	movw	r24, r16
    3ef6:	70 d0       	rcall	.+224    	; 0x3fd8 <udi_write_tx_buf>
    3ef8:	cd bf       	out	0x3d, r28	; 61
    3efa:	de bf       	out	0x3e, r29	; 62
    3efc:	27 96       	adiw	r28, 0x07	; 7
    3efe:	cd bf       	out	0x3d, r28	; 61
    3f00:	de bf       	out	0x3e, r29	; 62
    3f02:	df 91       	pop	r29
    3f04:	cf 91       	pop	r28
    3f06:	1f 91       	pop	r17
    3f08:	0f 91       	pop	r16
    3f0a:	ff 90       	pop	r15
    3f0c:	ef 90       	pop	r14
    3f0e:	df 90       	pop	r13
    3f10:	cf 90       	pop	r12
    3f12:	bf 90       	pop	r11
    3f14:	af 90       	pop	r10
    3f16:	9f 90       	pop	r9
    3f18:	8f 90       	pop	r8
    3f1a:	7f 90       	pop	r7
    3f1c:	6f 90       	pop	r6
    3f1e:	5f 90       	pop	r5
    3f20:	4f 90       	pop	r4
    3f22:	3f 90       	pop	r3
    3f24:	2f 90       	pop	r2
    3f26:	08 95       	ret

00003f28 <task_serial>:


void task_serial(uint32_t now)
{
    3f28:	1f 93       	push	r17
    3f2a:	cf 93       	push	r28
    3f2c:	df 93       	push	r29
    3f2e:	1f 92       	push	r1
    3f30:	cd b7       	in	r28, 0x3d	; 61
    3f32:	de b7       	in	r29, 0x3e	; 62
	uint16_t len = 0;
	uint16_t move = 0;

	/* Leave when nothing to do */
	if (!g_usart1_rx_ready) {
    3f34:	80 91 67 28 	lds	r24, 0x2867	; 0x802867 <g_usart1_rx_ready>
    3f38:	88 23       	and	r24, r24
    3f3a:	09 f4       	brne	.+2      	; 0x3f3e <task_serial+0x16>
    3f3c:	48 c0       	rjmp	.+144    	; 0x3fce <task_serial+0xa6>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3f3e:	8f b7       	in	r24, 0x3f	; 63
    3f40:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    3f42:	f8 94       	cli
	return flags;
    3f44:	19 81       	ldd	r17, Y+1	; 0x01
	}

	/* Take out own copy and reset */
	{
		irqflags_t flags = cpu_irq_save();
		if (g_usart1_rx_idx) {
    3f46:	60 91 65 28 	lds	r22, 0x2865	; 0x802865 <g_usart1_rx_idx>
    3f4a:	70 91 66 28 	lds	r23, 0x2866	; 0x802866 <g_usart1_rx_idx+0x1>
    3f4e:	61 15       	cp	r22, r1
    3f50:	71 05       	cpc	r23, r1
    3f52:	a9 f1       	breq	.+106    	; 0x3fbe <task_serial+0x96>
			/* Do a chunk each time */
			len = g_usart1_rx_idx;
			if (len > C_USART1_RX_BUF_CHUNK) {
    3f54:	61 34       	cpi	r22, 0x41	; 65
    3f56:	71 05       	cpc	r23, r1
    3f58:	40 f0       	brcs	.+16     	; 0x3f6a <task_serial+0x42>
				move = len - C_USART1_RX_BUF_CHUNK;
    3f5a:	ab 01       	movw	r20, r22
    3f5c:	40 54       	subi	r20, 0x40	; 64
    3f5e:	51 09       	sbc	r21, r1
				len = C_USART1_RX_BUF_CHUNK;
			}

			/* Make a copy of the chunk */
			for (int16_t idx = len - 1; idx >= 0; --idx) {
    3f60:	8f e3       	ldi	r24, 0x3F	; 63
    3f62:	90 e0       	ldi	r25, 0x00	; 0
		if (g_usart1_rx_idx) {
			/* Do a chunk each time */
			len = g_usart1_rx_idx;
			if (len > C_USART1_RX_BUF_CHUNK) {
				move = len - C_USART1_RX_BUF_CHUNK;
				len = C_USART1_RX_BUF_CHUNK;
    3f64:	60 e4       	ldi	r22, 0x40	; 64
    3f66:	70 e0       	ldi	r23, 0x00	; 0
    3f68:	05 c0       	rjmp	.+10     	; 0x3f74 <task_serial+0x4c>
			}

			/* Make a copy of the chunk */
			for (int16_t idx = len - 1; idx >= 0; --idx) {
    3f6a:	cb 01       	movw	r24, r22
    3f6c:	01 97       	sbiw	r24, 0x01	; 1
    3f6e:	0a f1       	brmi	.+66     	; 0x3fb2 <task_serial+0x8a>


void task_serial(uint32_t now)
{
	uint16_t len = 0;
	uint16_t move = 0;
    3f70:	40 e0       	ldi	r20, 0x00	; 0
    3f72:	50 e0       	ldi	r21, 0x00	; 0
    3f74:	fc 01       	movw	r30, r24
    3f76:	31 96       	adiw	r30, 0x01	; 1
    3f78:	df 01       	movw	r26, r30
    3f7a:	ab 59       	subi	r26, 0x9B	; 155
    3f7c:	b8 4d       	sbci	r27, 0xD8	; 216
    3f7e:	e1 5c       	subi	r30, 0xC1	; 193
    3f80:	fa 4d       	sbci	r31, 0xDA	; 218
				len = C_USART1_RX_BUF_CHUNK;
			}

			/* Make a copy of the chunk */
			for (int16_t idx = len - 1; idx >= 0; --idx) {
				g_prepare_buf[idx] = g_usart1_rx_buf[idx];
    3f82:	2e 91       	ld	r18, -X
    3f84:	22 93       	st	-Z, r18
				move = len - C_USART1_RX_BUF_CHUNK;
				len = C_USART1_RX_BUF_CHUNK;
			}

			/* Make a copy of the chunk */
			for (int16_t idx = len - 1; idx >= 0; --idx) {
    3f86:	01 97       	sbiw	r24, 0x01	; 1
    3f88:	e2 f7       	brpl	.-8      	; 0x3f82 <task_serial+0x5a>
				g_prepare_buf[idx] = g_usart1_rx_buf[idx];
			}

			/* If more data is available move that part down */
			if (move) {
    3f8a:	41 15       	cp	r20, r1
    3f8c:	51 05       	cpc	r21, r1
    3f8e:	89 f0       	breq	.+34     	; 0x3fb2 <task_serial+0x8a>
    3f90:	e5 ea       	ldi	r30, 0xA5	; 165
    3f92:	f7 e2       	ldi	r31, 0x27	; 39
    3f94:	a5 e6       	ldi	r26, 0x65	; 101
    3f96:	b7 e2       	ldi	r27, 0x27	; 39
    3f98:	9a 01       	movw	r18, r20
    3f9a:	2b 55       	subi	r18, 0x5B	; 91
    3f9c:	38 4d       	sbci	r19, 0xD8	; 216
				for (int16_t mov_idx = 0; mov_idx < move; ++mov_idx) {
					g_usart1_rx_buf[mov_idx] = g_usart1_rx_buf[mov_idx + C_USART1_RX_BUF_CHUNK];
    3f9e:	81 91       	ld	r24, Z+
    3fa0:	8d 93       	st	X+, r24
				g_prepare_buf[idx] = g_usart1_rx_buf[idx];
			}

			/* If more data is available move that part down */
			if (move) {
				for (int16_t mov_idx = 0; mov_idx < move; ++mov_idx) {
    3fa2:	2e 17       	cp	r18, r30
    3fa4:	3f 07       	cpc	r19, r31
    3fa6:	d9 f7       	brne	.-10     	; 0x3f9e <task_serial+0x76>
					g_usart1_rx_buf[mov_idx] = g_usart1_rx_buf[mov_idx + C_USART1_RX_BUF_CHUNK];
				}
				g_usart1_rx_idx = move;
    3fa8:	40 93 65 28 	sts	0x2865, r20	; 0x802865 <g_usart1_rx_idx>
    3fac:	50 93 66 28 	sts	0x2866, r21	; 0x802866 <g_usart1_rx_idx+0x1>
    3fb0:	06 c0       	rjmp	.+12     	; 0x3fbe <task_serial+0x96>

			} else {
				/* Buffer empty */
				g_usart1_rx_idx = 0;
    3fb2:	10 92 65 28 	sts	0x2865, r1	; 0x802865 <g_usart1_rx_idx>
    3fb6:	10 92 66 28 	sts	0x2866, r1	; 0x802866 <g_usart1_rx_idx+0x1>
				g_usart1_rx_ready = false;
    3fba:	10 92 67 28 	sts	0x2867, r1	; 0x802867 <g_usart1_rx_ready>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3fbe:	1f bf       	out	0x3f, r17	; 63
		}
		cpu_irq_restore(flags);
	}

	/* Copy chunk of data to USB_CDC */
	if (len) {
    3fc0:	61 15       	cp	r22, r1
    3fc2:	71 05       	cpc	r23, r1
    3fc4:	21 f0       	breq	.+8      	; 0x3fce <task_serial+0xa6>
		udi_write_tx_buf(g_prepare_buf, (uint8_t)len, false);
    3fc6:	40 e0       	ldi	r20, 0x00	; 0
    3fc8:	8f e3       	ldi	r24, 0x3F	; 63
    3fca:	95 e2       	ldi	r25, 0x25	; 37
    3fcc:	05 d0       	rcall	.+10     	; 0x3fd8 <udi_write_tx_buf>
	}
}
    3fce:	0f 90       	pop	r0
    3fd0:	df 91       	pop	r29
    3fd2:	cf 91       	pop	r28
    3fd4:	1f 91       	pop	r17
    3fd6:	08 95       	ret

00003fd8 <udi_write_tx_buf>:
/*! \brief The USB driver sends a resume signal called \e "Upstream Resume"
 * This is authorized only when the remote wakeup feature is enabled by host.
 */
static inline void udc_remotewakeup(void)
{
	udd_send_remotewakeup();
    3fd8:	ef 92       	push	r14
    3fda:	ff 92       	push	r15
    3fdc:	0f 93       	push	r16
    3fde:	1f 93       	push	r17
    3fe0:	cf 93       	push	r28
    3fe2:	df 93       	push	r29
    3fe4:	20 91 71 28 	lds	r18, 0x2871	; 0x802871 <g_usb_cdc_transfers_authorized>
    3fe8:	21 11       	cpse	r18, r1
    3fea:	3a c0       	rjmp	.+116    	; 0x4060 <udi_write_tx_buf+0x88>
    3fec:	80 e0       	ldi	r24, 0x00	; 0
    3fee:	3f c0       	rjmp	.+126    	; 0x406e <udi_write_tx_buf+0x96>
    3ff0:	04 2f       	mov	r16, r20
    3ff2:	16 2f       	mov	r17, r22
    3ff4:	7c 01       	movw	r14, r24
    3ff6:	d0 e0       	ldi	r29, 0x00	; 0
    3ff8:	c0 e0       	ldi	r28, 0x00	; 0
    3ffa:	0e 94 10 70 	call	0xe020	; 0xe020 <udi_cdc_is_tx_ready>
    3ffe:	81 11       	cpse	r24, r1
    4000:	06 c0       	rjmp	.+12     	; 0x400e <udi_write_tx_buf+0x36>
    4002:	df 5f       	subi	r29, 0xFF	; 255
    4004:	89 e1       	ldi	r24, 0x19	; 25
    4006:	90 e0       	ldi	r25, 0x00	; 0
    4008:	0e 94 92 6a 	call	0xd524	; 0xd524 <yield_ms>
    400c:	23 c0       	rjmp	.+70     	; 0x4054 <udi_write_tx_buf+0x7c>
    400e:	f7 01       	movw	r30, r14
    4010:	ec 0f       	add	r30, r28
    4012:	f1 1d       	adc	r31, r1
    4014:	80 81       	ld	r24, Z
    4016:	00 23       	and	r16, r16
    4018:	49 f0       	breq	.+18     	; 0x402c <udi_write_tx_buf+0x54>
    401a:	28 2f       	mov	r18, r24
    401c:	08 2e       	mov	r0, r24
    401e:	00 0c       	add	r0, r0
    4020:	33 0b       	sbc	r19, r19
    4022:	20 52       	subi	r18, 0x20	; 32
    4024:	31 09       	sbc	r19, r1
    4026:	20 36       	cpi	r18, 0x60	; 96
    4028:	31 05       	cpc	r19, r1
    402a:	88 f4       	brcc	.+34     	; 0x404e <udi_write_tx_buf+0x76>
    402c:	90 91 70 28 	lds	r25, 0x2870	; 0x802870 <g_usb_cdc_access_blocked>
    4030:	91 11       	cpse	r25, r1
    4032:	0d c0       	rjmp	.+26     	; 0x404e <udi_write_tx_buf+0x76>
    4034:	08 2e       	mov	r0, r24
    4036:	00 0c       	add	r0, r0
    4038:	99 0b       	sbc	r25, r25
    403a:	0e 94 67 70 	call	0xe0ce	; 0xe0ce <udi_cdc_putc>
    403e:	89 2b       	or	r24, r25
    4040:	31 f4       	brne	.+12     	; 0x404e <udi_write_tx_buf+0x76>
    4042:	df 5f       	subi	r29, 0xFF	; 255
    4044:	89 e1       	ldi	r24, 0x19	; 25
    4046:	90 e0       	ldi	r25, 0x00	; 0
    4048:	0e 94 92 6a 	call	0xd524	; 0xd524 <yield_ms>
    404c:	03 c0       	rjmp	.+6      	; 0x4054 <udi_write_tx_buf+0x7c>
    404e:	cf 5f       	subi	r28, 0xFF	; 255
    4050:	d0 e0       	ldi	r29, 0x00	; 0
    4052:	0a c0       	rjmp	.+20     	; 0x4068 <udi_write_tx_buf+0x90>
    4054:	d9 3c       	cpi	r29, 0xC9	; 201
    4056:	40 f0       	brcs	.+16     	; 0x4068 <udi_write_tx_buf+0x90>
    4058:	10 92 71 28 	sts	0x2871, r1	; 0x802871 <g_usb_cdc_transfers_authorized>
    405c:	8c 2f       	mov	r24, r28
    405e:	07 c0       	rjmp	.+14     	; 0x406e <udi_write_tx_buf+0x96>
    4060:	61 11       	cpse	r22, r1
    4062:	c6 cf       	rjmp	.-116    	; 0x3ff0 <udi_write_tx_buf+0x18>
    4064:	80 e0       	ldi	r24, 0x00	; 0
    4066:	03 c0       	rjmp	.+6      	; 0x406e <udi_write_tx_buf+0x96>
    4068:	c1 17       	cp	r28, r17
    406a:	38 f2       	brcs	.-114    	; 0x3ffa <udi_write_tx_buf+0x22>
    406c:	8c 2f       	mov	r24, r28
    406e:	df 91       	pop	r29
    4070:	cf 91       	pop	r28
    4072:	1f 91       	pop	r17
    4074:	0f 91       	pop	r16
    4076:	ff 90       	pop	r15
    4078:	ef 90       	pop	r14
    407a:	08 95       	ret

0000407c <usb_init>:
    407c:	0e 94 b0 74 	call	0xe960	; 0xe960 <stdio_usb_init>
    4080:	80 91 74 28 	lds	r24, 0x2874	; 0x802874 <g_usb_cdc_stdout_enabled>
    4084:	81 11       	cpse	r24, r1
    4086:	0e 94 a9 74 	call	0xe952	; 0xe952 <stdio_usb_enable>
    408a:	88 ee       	ldi	r24, 0xE8	; 232
    408c:	93 e0       	ldi	r25, 0x03	; 3
    408e:	0e 94 92 6a 	call	0xd524	; 0xd524 <yield_ms>
    4092:	85 e3       	ldi	r24, 0x35	; 53
    4094:	97 e0       	ldi	r25, 0x07	; 7
    4096:	9f 93       	push	r25
    4098:	8f 93       	push	r24
    409a:	1f 92       	push	r1
    409c:	80 e4       	ldi	r24, 0x40	; 64
    409e:	8f 93       	push	r24
    40a0:	8f e3       	ldi	r24, 0x3F	; 63
    40a2:	95 e2       	ldi	r25, 0x25	; 37
    40a4:	9f 93       	push	r25
    40a6:	8f 93       	push	r24
    40a8:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    40ac:	81 34       	cpi	r24, 0x41	; 65
    40ae:	91 05       	cpc	r25, r1
    40b0:	10 f0       	brcs	.+4      	; 0x40b6 <usb_init+0x3a>
    40b2:	80 e4       	ldi	r24, 0x40	; 64
    40b4:	90 e0       	ldi	r25, 0x00	; 0
    40b6:	40 e0       	ldi	r20, 0x00	; 0
    40b8:	68 2f       	mov	r22, r24
    40ba:	8f e3       	ldi	r24, 0x3F	; 63
    40bc:	95 e2       	ldi	r25, 0x25	; 37
    40be:	8c df       	rcall	.-232    	; 0x3fd8 <udi_write_tx_buf>
    40c0:	84 ef       	ldi	r24, 0xF4	; 244
    40c2:	91 e0       	ldi	r25, 0x01	; 1
    40c4:	0e 94 92 6a 	call	0xd524	; 0xd524 <yield_ms>
    40c8:	1f 92       	push	r1
    40ca:	8c e0       	ldi	r24, 0x0C	; 12
    40cc:	8f 93       	push	r24
    40ce:	8f e0       	ldi	r24, 0x0F	; 15
    40d0:	97 e0       	ldi	r25, 0x07	; 7
    40d2:	9f 93       	push	r25
    40d4:	8f 93       	push	r24
    40d6:	1f 92       	push	r1
    40d8:	80 e4       	ldi	r24, 0x40	; 64
    40da:	8f 93       	push	r24
    40dc:	8f e3       	ldi	r24, 0x3F	; 63
    40de:	95 e2       	ldi	r25, 0x25	; 37
    40e0:	9f 93       	push	r25
    40e2:	8f 93       	push	r24
    40e4:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    40e8:	81 34       	cpi	r24, 0x41	; 65
    40ea:	91 05       	cpc	r25, r1
    40ec:	10 f0       	brcs	.+4      	; 0x40f2 <usb_init+0x76>
    40ee:	80 e4       	ldi	r24, 0x40	; 64
    40f0:	90 e0       	ldi	r25, 0x00	; 0
    40f2:	40 e0       	ldi	r20, 0x00	; 0
    40f4:	68 2f       	mov	r22, r24
    40f6:	8f e3       	ldi	r24, 0x3F	; 63
    40f8:	95 e2       	ldi	r25, 0x25	; 37
    40fa:	6e df       	rcall	.-292    	; 0x3fd8 <udi_write_tx_buf>
    40fc:	8a ef       	ldi	r24, 0xFA	; 250
    40fe:	90 e0       	ldi	r25, 0x00	; 0
    4100:	0e 94 92 6a 	call	0xd524	; 0xd524 <yield_ms>
    4104:	8d ee       	ldi	r24, 0xED	; 237
    4106:	96 e0       	ldi	r25, 0x06	; 6
    4108:	9f 93       	push	r25
    410a:	8f 93       	push	r24
    410c:	1f 92       	push	r1
    410e:	80 e4       	ldi	r24, 0x40	; 64
    4110:	8f 93       	push	r24
    4112:	8f e3       	ldi	r24, 0x3F	; 63
    4114:	95 e2       	ldi	r25, 0x25	; 37
    4116:	9f 93       	push	r25
    4118:	8f 93       	push	r24
    411a:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    411e:	81 34       	cpi	r24, 0x41	; 65
    4120:	91 05       	cpc	r25, r1
    4122:	10 f0       	brcs	.+4      	; 0x4128 <usb_init+0xac>
    4124:	80 e4       	ldi	r24, 0x40	; 64
    4126:	90 e0       	ldi	r25, 0x00	; 0
    4128:	40 e0       	ldi	r20, 0x00	; 0
    412a:	68 2f       	mov	r22, r24
    412c:	8f e3       	ldi	r24, 0x3F	; 63
    412e:	95 e2       	ldi	r25, 0x25	; 37
    4130:	53 df       	rcall	.-346    	; 0x3fd8 <udi_write_tx_buf>
    4132:	8a ef       	ldi	r24, 0xFA	; 250
    4134:	90 e0       	ldi	r25, 0x00	; 0
    4136:	0e 94 92 6a 	call	0xd524	; 0xd524 <yield_ms>
    413a:	89 ec       	ldi	r24, 0xC9	; 201
    413c:	96 e0       	ldi	r25, 0x06	; 6
    413e:	9f 93       	push	r25
    4140:	8f 93       	push	r24
    4142:	1f 92       	push	r1
    4144:	80 e4       	ldi	r24, 0x40	; 64
    4146:	8f 93       	push	r24
    4148:	8f e3       	ldi	r24, 0x3F	; 63
    414a:	95 e2       	ldi	r25, 0x25	; 37
    414c:	9f 93       	push	r25
    414e:	8f 93       	push	r24
    4150:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    4154:	81 34       	cpi	r24, 0x41	; 65
    4156:	91 05       	cpc	r25, r1
    4158:	10 f0       	brcs	.+4      	; 0x415e <usb_init+0xe2>
    415a:	80 e4       	ldi	r24, 0x40	; 64
    415c:	90 e0       	ldi	r25, 0x00	; 0
    415e:	40 e0       	ldi	r20, 0x00	; 0
    4160:	68 2f       	mov	r22, r24
    4162:	8f e3       	ldi	r24, 0x3F	; 63
    4164:	95 e2       	ldi	r25, 0x25	; 37
    4166:	38 df       	rcall	.-400    	; 0x3fd8 <udi_write_tx_buf>
    4168:	8d b7       	in	r24, 0x3d	; 61
    416a:	9e b7       	in	r25, 0x3e	; 62
    416c:	4a 96       	adiw	r24, 0x1a	; 26
    416e:	8d bf       	out	0x3d, r24	; 61
    4170:	9e bf       	out	0x3e, r25	; 62
    4172:	08 95       	ret

00004174 <usb_callback_suspend_action>:
    4174:	83 e0       	ldi	r24, 0x03	; 3
    4176:	80 93 6f 28 	sts	0x286F, r24	; 0x80286f <g_workmode>
    417a:	08 95       	ret

0000417c <usb_callback_resume_action>:
    417c:	82 e0       	ldi	r24, 0x02	; 2
    417e:	80 93 6f 28 	sts	0x286F, r24	; 0x80286f <g_workmode>
    4182:	08 95       	ret

00004184 <usb_callback_remotewakeup_enable>:
    4184:	08 95       	ret

00004186 <usb_callback_remotewakeup_disable>:
    4186:	08 95       	ret

00004188 <usb_callback_cdc_enable>:
}

bool usb_callback_cdc_enable(void)
{
	/* USB CDC feature for serial communication */
	g_usb_cdc_transfers_authorized = true;
    4188:	81 e0       	ldi	r24, 0x01	; 1
    418a:	80 93 71 28 	sts	0x2871, r24	; 0x802871 <g_usb_cdc_transfers_authorized>
	return true;
}
    418e:	08 95       	ret

00004190 <usb_callback_cdc_disable>:

void usb_callback_cdc_disable(void)
{
	/* USB CDC feature for serial communication */
	g_usb_cdc_transfers_authorized = false;
    4190:	10 92 71 28 	sts	0x2871, r1	; 0x802871 <g_usb_cdc_transfers_authorized>
    4194:	08 95       	ret

00004196 <usb_callback_config>:
}

void usb_callback_config(uint8_t port, usb_cdc_line_coding_t * cfg)
{
    4196:	08 95       	ret

00004198 <usb_callback_cdc_set_dtr>:

}

void usb_callback_cdc_set_dtr(uint8_t port, bool b_enable)
{
    4198:	08 95       	ret

0000419a <usb_callback_cdc_set_rts>:

}

void usb_callback_cdc_set_rts(uint8_t port, bool b_enable)
{
    419a:	08 95       	ret

0000419c <usb_callback_rx_notify>:

}

void usb_callback_rx_notify(uint8_t port)
{
	g_usb_cdc_rx_received = true;
    419c:	81 e0       	ldi	r24, 0x01	; 1
    419e:	80 93 72 28 	sts	0x2872, r24	; 0x802872 <g_usb_cdc_rx_received>
    41a2:	08 95       	ret

000041a4 <usb_callback_tx_empty_notify>:
}

void usb_callback_tx_empty_notify(uint8_t port)
{
	g_usb_cdc_access_blocked = false;
    41a4:	10 92 70 28 	sts	0x2870, r1	; 0x802870 <g_usb_cdc_access_blocked>
    41a8:	08 95       	ret

000041aa <task_usb>:
PROGMEM_DECLARE(const char, PM_INFO_PART_L2P3B[]);
PROGMEM_DECLARE(const char, PM_INFO_PART_L2P4[]);
PROGMEM_DECLARE(const char, PM_INFO_PART_PLL1[]);

void task_usb(uint32_t now)
{
    41aa:	2f 92       	push	r2
    41ac:	3f 92       	push	r3
    41ae:	4f 92       	push	r4
    41b0:	5f 92       	push	r5
    41b2:	6f 92       	push	r6
    41b4:	7f 92       	push	r7
    41b6:	8f 92       	push	r8
    41b8:	9f 92       	push	r9
    41ba:	af 92       	push	r10
    41bc:	bf 92       	push	r11
    41be:	cf 92       	push	r12
    41c0:	df 92       	push	r13
    41c2:	ef 92       	push	r14
    41c4:	ff 92       	push	r15
    41c6:	0f 93       	push	r16
    41c8:	1f 93       	push	r17
    41ca:	cf 93       	push	r28
    41cc:	df 93       	push	r29
    41ce:	cd b7       	in	r28, 0x3d	; 61
    41d0:	de b7       	in	r29, 0x3e	; 62
    41d2:	c3 54       	subi	r28, 0x43	; 67
    41d4:	d1 09       	sbc	r29, r1
    41d6:	cd bf       	out	0x3d, r28	; 61
    41d8:	de bf       	out	0x3e, r29	; 62
	/* Monitoring at the USB serial terminal */
	if (g_usb_cdc_transfers_authorized) {
    41da:	20 91 71 28 	lds	r18, 0x2871	; 0x802871 <g_usb_cdc_transfers_authorized>
    41de:	22 23       	and	r18, r18
    41e0:	09 f4       	brne	.+2      	; 0x41e4 <task_usb+0x3a>
    41e2:	19 c4       	rjmp	.+2098   	; 0x4a16 <task_usb+0x86c>
    41e4:	2b 01       	movw	r4, r22
    41e6:	3c 01       	movw	r6, r24
		static uint32_t usb_last = 0UL;

		/* Get command lines from the USB host */
		if (g_usb_cdc_rx_received) {
    41e8:	80 91 72 28 	lds	r24, 0x2872	; 0x802872 <g_usb_cdc_rx_received>
    41ec:	88 23       	and	r24, r24
    41ee:	d1 f1       	breq	.+116    	; 0x4264 <task_usb+0xba>
			g_usb_cdc_rx_received = false;
    41f0:	10 92 72 28 	sts	0x2872, r1	; 0x802872 <g_usb_cdc_rx_received>
	if (!g_usb_cdc_transfers_authorized) {
		return;
	}

	/* Single thread only */
	if (!sched_getLock(&g_interpreter_lock)) {
    41f4:	82 e8       	ldi	r24, 0x82	; 130
    41f6:	96 e2       	ldi	r25, 0x26	; 38
    41f8:	0e 94 80 65 	call	0xcb00	; 0xcb00 <sched_getLock>
    41fc:	88 23       	and	r24, r24
    41fe:	91 f1       	breq	.+100    	; 0x4264 <task_usb+0xba>
		return;
	}

	/* Get command lines from the USB host */
	iram_size_t cdc_rx_len = udi_cdc_get_nb_received_data();
    4200:	0e 94 62 6e 	call	0xdcc4	; 0xdcc4 <udi_cdc_get_nb_received_data>
    4204:	8c 01       	movw	r16, r24
	cdc_rx_len = min(cdc_rx_len, sizeof(cdc_rx_buf));
    4206:	05 97       	sbiw	r24, 0x05	; 5
    4208:	10 f0       	brcs	.+4      	; 0x420e <task_usb+0x64>
    420a:	04 e0       	ldi	r16, 0x04	; 4
    420c:	10 e0       	ldi	r17, 0x00	; 0
	while (cdc_rx_len) {
    420e:	01 15       	cp	r16, r1
    4210:	11 05       	cpc	r17, r1
    4212:	21 f1       	breq	.+72     	; 0x425c <task_usb+0xb2>
		if (g_keyBeep_enable) {
    4214:	80 91 88 28 	lds	r24, 0x2888	; 0x802888 <g_keyBeep_enable>
    4218:	88 23       	and	r24, r24
    421a:	41 f0       	breq	.+16     	; 0x422c <task_usb+0x82>
			twi2_set_beep(176, 1);  // Click sound
    421c:	61 e0       	ldi	r22, 0x01	; 1
    421e:	80 eb       	ldi	r24, 0xB0	; 176
    4220:	0e 94 41 33 	call	0x6682	; 0x6682 <twi2_set_beep>
			yield_ms(10);
    4224:	8a e0       	ldi	r24, 0x0A	; 10
    4226:	90 e0       	ldi	r25, 0x00	; 0
    4228:	0e 94 92 6a 	call	0xd524	; 0xd524 <yield_ms>
		}

		/* Read the data block */
		udi_cdc_read_no_polling(cdc_rx_buf, cdc_rx_len);
    422c:	b8 01       	movw	r22, r16
    422e:	ce 01       	movw	r24, r28
    4230:	01 96       	adiw	r24, 0x01	; 1
    4232:	0e 94 77 6f 	call	0xdeee	; 0xdeee <udi_cdc_read_no_polling>

		/* Echo back when not monitoring information are enabled */
		if (!g_usb_cdc_printStatusLines) {
    4236:	80 91 73 28 	lds	r24, 0x2873	; 0x802873 <g_usb_cdc_printStatusLines>
    423a:	81 11       	cpse	r24, r1
    423c:	05 c0       	rjmp	.+10     	; 0x4248 <task_usb+0x9e>
			udi_write_tx_buf(cdc_rx_buf, cdc_rx_len, true);
    423e:	41 e0       	ldi	r20, 0x01	; 1
    4240:	60 2f       	mov	r22, r16
    4242:	ce 01       	movw	r24, r28
    4244:	01 96       	adiw	r24, 0x01	; 1
    4246:	c8 de       	rcall	.-624    	; 0x3fd8 <udi_write_tx_buf>
		}

		/* Call the interpreter */
		interpreter_doProcess(cdc_rx_buf, cdc_rx_len);
    4248:	b8 01       	movw	r22, r16
    424a:	ce 01       	movw	r24, r28
    424c:	01 96       	adiw	r24, 0x01	; 1
    424e:	0e 94 f8 29 	call	0x53f0	; 0x53f0 <interpreter_doProcess>

		/* Check for more available data */
		cdc_rx_len = udi_cdc_get_nb_received_data();
    4252:	0e 94 62 6e 	call	0xdcc4	; 0xdcc4 <udi_cdc_get_nb_received_data>
    4256:	8c 01       	movw	r16, r24
	}

	/* Get command lines from the USB host */
	iram_size_t cdc_rx_len = udi_cdc_get_nb_received_data();
	cdc_rx_len = min(cdc_rx_len, sizeof(cdc_rx_buf));
	while (cdc_rx_len) {
    4258:	89 2b       	or	r24, r25
    425a:	e1 f6       	brne	.-72     	; 0x4214 <task_usb+0x6a>
		/* Check for more available data */
		cdc_rx_len = udi_cdc_get_nb_received_data();
	}

	/* Release this lock */
	sched_freeLock(&g_interpreter_lock);
    425c:	82 e8       	ldi	r24, 0x82	; 130
    425e:	96 e2       	ldi	r25, 0x26	; 38
    4260:	0e 94 98 65 	call	0xcb30	; 0xcb30 <sched_freeLock>
			g_usb_cdc_rx_received = false;
			usb_rx_process(now);
		}

		/* Status of the PLL unit */
		if (g_1pps_last_new) {
    4264:	80 91 75 28 	lds	r24, 0x2875	; 0x802875 <g_1pps_last_new>
    4268:	88 23       	and	r24, r24
    426a:	09 f4       	brne	.+2      	; 0x426e <task_usb+0xc4>
    426c:	62 c0       	rjmp	.+196    	; 0x4332 <task_usb+0x188>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    426e:	8f b7       	in	r24, 0x3f	; 63
    4270:	8d 83       	std	Y+5, r24	; 0x05
	cpu_irq_disable();
    4272:	f8 94       	cli
	return flags;
    4274:	2d 81       	ldd	r18, Y+5	; 0x05
			uint16_t l_pll_lo;
			uint64_t l_pll_hi;
			{
				irqflags_t flags = cpu_irq_save();
				l_pll_lo = g_1pps_last_lo;
    4276:	80 91 7e 28 	lds	r24, 0x287E	; 0x80287e <g_1pps_last_lo>
    427a:	90 91 7f 28 	lds	r25, 0x287F	; 0x80287f <g_1pps_last_lo+0x1>
				l_pll_hi = g_1pps_last_hi;
    427e:	20 90 76 28 	lds	r2, 0x2876	; 0x802876 <g_1pps_last_hi>
    4282:	30 90 77 28 	lds	r3, 0x2877	; 0x802877 <g_1pps_last_hi+0x1>
    4286:	c0 90 78 28 	lds	r12, 0x2878	; 0x802878 <g_1pps_last_hi+0x2>
    428a:	ce 82       	std	Y+6, r12	; 0x06
    428c:	d0 90 79 28 	lds	r13, 0x2879	; 0x802879 <g_1pps_last_hi+0x3>
    4290:	d8 86       	std	Y+8, r13	; 0x08
    4292:	e0 90 7a 28 	lds	r14, 0x287A	; 0x80287a <g_1pps_last_hi+0x4>
    4296:	ec 86       	std	Y+12, r14	; 0x0c
    4298:	f0 90 7b 28 	lds	r15, 0x287B	; 0x80287b <g_1pps_last_hi+0x5>
    429c:	fe 86       	std	Y+14, r15	; 0x0e
    429e:	80 90 7c 28 	lds	r8, 0x287C	; 0x80287c <g_1pps_last_hi+0x6>
    42a2:	90 90 7d 28 	lds	r9, 0x287D	; 0x80287d <g_1pps_last_hi+0x7>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    42a6:	2f bf       	out	0x3f, r18	; 63
				cpu_irq_restore(flags);
			}

			int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_PLL1, (uint32_t)(l_pll_hi / 1000U), (uint32_t) (l_pll_hi % 1000), l_pll_lo);
    42a8:	9f 93       	push	r25
    42aa:	8f 93       	push	r24
    42ac:	0f 2e       	mov	r0, r31
    42ae:	f8 ee       	ldi	r31, 0xE8	; 232
    42b0:	af 2e       	mov	r10, r31
    42b2:	f0 2d       	mov	r31, r0
    42b4:	0f 2e       	mov	r0, r31
    42b6:	f3 e0       	ldi	r31, 0x03	; 3
    42b8:	bf 2e       	mov	r11, r31
    42ba:	f0 2d       	mov	r31, r0
    42bc:	c1 2c       	mov	r12, r1
    42be:	d1 2c       	mov	r13, r1
    42c0:	e1 2c       	mov	r14, r1
    42c2:	f1 2c       	mov	r15, r1
    42c4:	00 e0       	ldi	r16, 0x00	; 0
    42c6:	10 e0       	ldi	r17, 0x00	; 0
    42c8:	22 2d       	mov	r18, r2
    42ca:	33 2d       	mov	r19, r3
    42cc:	4e 81       	ldd	r20, Y+6	; 0x06
    42ce:	58 85       	ldd	r21, Y+8	; 0x08
    42d0:	6c 85       	ldd	r22, Y+12	; 0x0c
    42d2:	7e 85       	ldd	r23, Y+14	; 0x0e
    42d4:	88 2d       	mov	r24, r8
    42d6:	99 2d       	mov	r25, r9
    42d8:	0e 94 7a 7d 	call	0xfaf4	; 0xfaf4 <__umoddi3>
    42dc:	5f 93       	push	r21
    42de:	4f 93       	push	r20
    42e0:	3f 93       	push	r19
    42e2:	2f 93       	push	r18
    42e4:	22 2d       	mov	r18, r2
    42e6:	33 2d       	mov	r19, r3
    42e8:	4e 81       	ldd	r20, Y+6	; 0x06
    42ea:	58 85       	ldd	r21, Y+8	; 0x08
    42ec:	6c 85       	ldd	r22, Y+12	; 0x0c
    42ee:	7e 85       	ldd	r23, Y+14	; 0x0e
    42f0:	88 2d       	mov	r24, r8
    42f2:	99 2d       	mov	r25, r9
    42f4:	0e 94 7c 7d 	call	0xfaf8	; 0xfaf8 <__udivdi3>
    42f8:	5f 93       	push	r21
    42fa:	4f 93       	push	r20
    42fc:	3f 93       	push	r19
    42fe:	2f 93       	push	r18
    4300:	81 ef       	ldi	r24, 0xF1	; 241
    4302:	94 e0       	ldi	r25, 0x04	; 4
    4304:	9f 93       	push	r25
    4306:	8f 93       	push	r24
    4308:	1f 92       	push	r1
    430a:	80 e4       	ldi	r24, 0x40	; 64
    430c:	8f 93       	push	r24
    430e:	8f e3       	ldi	r24, 0x3F	; 63
    4310:	95 e2       	ldi	r25, 0x25	; 37
    4312:	9f 93       	push	r25
    4314:	8f 93       	push	r24
    4316:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    431a:	81 34       	cpi	r24, 0x41	; 65
    431c:	91 05       	cpc	r25, r1
    431e:	10 f0       	brcs	.+4      	; 0x4324 <task_usb+0x17a>
    4320:	80 e4       	ldi	r24, 0x40	; 64
    4322:	90 e0       	ldi	r25, 0x00	; 0
    4324:	40 e0       	ldi	r20, 0x00	; 0
    4326:	68 2f       	mov	r22, r24
    4328:	8f e3       	ldi	r24, 0x3F	; 63
    432a:	95 e2       	ldi	r25, 0x25	; 37
    432c:	55 de       	rcall	.-854    	; 0x3fd8 <udi_write_tx_buf>
    432e:	cd bf       	out	0x3d, r28	; 61
    4330:	de bf       	out	0x3e, r29	; 62
		}

		/* Status output when requested */
		if (g_usb_cdc_printStatusLines) {
    4332:	80 91 73 28 	lds	r24, 0x2873	; 0x802873 <g_usb_cdc_printStatusLines>
    4336:	88 23       	and	r24, r24
    4338:	09 f4       	brne	.+2      	; 0x433c <task_usb+0x192>
    433a:	6d c3       	rjmp	.+1754   	; 0x4a16 <task_usb+0x86c>
			if (((now - usb_last) >= 512) || (now < usb_last)) {
    433c:	80 91 d0 21 	lds	r24, 0x21D0	; 0x8021d0 <__data_end>
    4340:	90 91 d1 21 	lds	r25, 0x21D1	; 0x8021d1 <__data_end+0x1>
    4344:	a0 91 d2 21 	lds	r26, 0x21D2	; 0x8021d2 <__data_end+0x2>
    4348:	b0 91 d3 21 	lds	r27, 0x21D3	; 0x8021d3 <__data_end+0x3>
    434c:	b3 01       	movw	r22, r6
    434e:	a2 01       	movw	r20, r4
    4350:	48 1b       	sub	r20, r24
    4352:	59 0b       	sbc	r21, r25
    4354:	6a 0b       	sbc	r22, r26
    4356:	7b 0b       	sbc	r23, r27
    4358:	41 15       	cp	r20, r1
    435a:	52 40       	sbci	r21, 0x02	; 2
    435c:	61 05       	cpc	r22, r1
    435e:	71 05       	cpc	r23, r1
    4360:	30 f4       	brcc	.+12     	; 0x436e <task_usb+0x1c4>
    4362:	48 16       	cp	r4, r24
    4364:	59 06       	cpc	r5, r25
    4366:	6a 06       	cpc	r6, r26
    4368:	7b 06       	cpc	r7, r27
    436a:	08 f0       	brcs	.+2      	; 0x436e <task_usb+0x1c4>
    436c:	54 c3       	rjmp	.+1704   	; 0x4a16 <task_usb+0x86c>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    436e:	8f b7       	in	r24, 0x3f	; 63
    4370:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    4372:	f8 94       	cli
	return flags;
    4374:	69 81       	ldd	r22, Y+1	; 0x01
				int32_t	l_twi1_gyro_2_mag_z_nT;

				/* Getting a copy of the values */
				{
					irqflags_t flags			= cpu_irq_save();
					l_adc_vctcxo_volt_1000		= g_adc_vctcxo_volt_1000;
    4376:	70 91 90 26 	lds	r23, 0x2690	; 0x802690 <g_adc_vctcxo_volt_1000>
    437a:	23 96       	adiw	r28, 0x03	; 3
    437c:	7f af       	std	Y+63, r23	; 0x3f
    437e:	23 97       	sbiw	r28, 0x03	; 3
    4380:	80 91 91 26 	lds	r24, 0x2691	; 0x802691 <g_adc_vctcxo_volt_1000+0x1>
    4384:	24 96       	adiw	r28, 0x04	; 4
    4386:	8f af       	std	Y+63, r24	; 0x3f
    4388:	24 97       	sbiw	r28, 0x04	; 4
					l_adc_5v0_volt_1000			= g_adc_5v0_volt_1000;
    438a:	20 91 8e 26 	lds	r18, 0x268E	; 0x80268e <g_adc_5v0_volt_1000>
    438e:	30 91 8f 26 	lds	r19, 0x268F	; 0x80268f <g_adc_5v0_volt_1000+0x1>
					l_adc_vbat_volt_1000		= g_adc_vbat_volt_1000;
    4392:	40 91 8c 26 	lds	r20, 0x268C	; 0x80268c <g_adc_vbat_volt_1000>
    4396:	50 91 8d 26 	lds	r21, 0x268D	; 0x80268d <g_adc_vbat_volt_1000+0x1>
					l_adc_io_adc4_volt_1000		= g_adc_io_adc4_volt_1000;
    439a:	c0 90 8a 26 	lds	r12, 0x268A	; 0x80268a <g_adc_io_adc4_volt_1000>
    439e:	cc a6       	std	Y+44, r12	; 0x2c
    43a0:	d0 90 8b 26 	lds	r13, 0x268B	; 0x80268b <g_adc_io_adc4_volt_1000+0x1>
    43a4:	dd a6       	std	Y+45, r13	; 0x2d
					l_adc_io_adc5_volt_1000		= g_adc_io_adc5_volt_1000;
    43a6:	20 90 88 26 	lds	r2, 0x2688	; 0x802688 <g_adc_io_adc5_volt_1000>
    43aa:	30 90 89 26 	lds	r3, 0x2689	; 0x802689 <g_adc_io_adc5_volt_1000+0x1>
					l_adc_silence_volt_1000		= g_adc_silence_volt_1000;
    43ae:	00 91 86 26 	lds	r16, 0x2686	; 0x802686 <g_adc_silence_volt_1000>
    43b2:	10 91 87 26 	lds	r17, 0x2687	; 0x802687 <g_adc_silence_volt_1000+0x1>
					l_adc_temp_deg_100			= g_adc_temp_deg_100;
    43b6:	e0 90 84 26 	lds	r14, 0x2684	; 0x802684 <g_adc_temp_deg_100>
    43ba:	f0 90 85 26 	lds	r15, 0x2685	; 0x802685 <g_adc_temp_deg_100+0x1>
    43be:	ee 82       	std	Y+6, r14	; 0x06
    43c0:	ff 82       	std	Y+7, r15	; 0x07
					l_twi1_baro_temp_100		= g_twi1_baro_temp_100;
    43c2:	80 90 0a 27 	lds	r8, 0x270A	; 0x80270a <g_twi1_baro_temp_100>
    43c6:	90 90 0b 27 	lds	r9, 0x270B	; 0x80270b <g_twi1_baro_temp_100+0x1>
    43ca:	a0 90 0c 27 	lds	r10, 0x270C	; 0x80270c <g_twi1_baro_temp_100+0x2>
    43ce:	b0 90 0d 27 	lds	r11, 0x270D	; 0x80270d <g_twi1_baro_temp_100+0x3>
					l_twi1_baro_p_100			= g_twi1_baro_p_100;
    43d2:	c0 90 06 27 	lds	r12, 0x2706	; 0x802706 <g_twi1_baro_p_100>
    43d6:	d0 90 07 27 	lds	r13, 0x2707	; 0x802707 <g_twi1_baro_p_100+0x1>
    43da:	e0 90 08 27 	lds	r14, 0x2708	; 0x802708 <g_twi1_baro_p_100+0x2>
    43de:	f0 90 09 27 	lds	r15, 0x2709	; 0x802709 <g_twi1_baro_p_100+0x3>
    43e2:	c8 86       	std	Y+8, r12	; 0x08
    43e4:	d9 86       	std	Y+9, r13	; 0x09
    43e6:	ea 86       	std	Y+10, r14	; 0x0a
    43e8:	fb 86       	std	Y+11, r15	; 0x0b
					l_twi1_hygro_T_100			= g_twi1_hygro_T_100;
    43ea:	e0 90 fe 26 	lds	r14, 0x26FE	; 0x8026fe <g_twi1_hygro_T_100>
    43ee:	f0 90 ff 26 	lds	r15, 0x26FF	; 0x8026ff <g_twi1_hygro_T_100+0x1>
    43f2:	ec 86       	std	Y+12, r14	; 0x0c
    43f4:	fd 86       	std	Y+13, r15	; 0x0d
					l_twi1_hygro_RH_100			= g_twi1_hygro_RH_100;
    43f6:	c0 90 fc 26 	lds	r12, 0x26FC	; 0x8026fc <g_twi1_hygro_RH_100>
    43fa:	d0 90 fd 26 	lds	r13, 0x26FD	; 0x8026fd <g_twi1_hygro_RH_100+0x1>
    43fe:	ce 86       	std	Y+14, r12	; 0x0e
    4400:	df 86       	std	Y+15, r13	; 0x0f
					l_twi1_gyro_1_accel_x		= g_twi1_gyro_1_accel_x;
    4402:	d0 90 5b 27 	lds	r13, 0x275B	; 0x80275b <g_twi1_gyro_1_accel_x>
    4406:	de a6       	std	Y+46, r13	; 0x2e
    4408:	e0 90 5c 27 	lds	r14, 0x275C	; 0x80275c <g_twi1_gyro_1_accel_x+0x1>
    440c:	ef a6       	std	Y+47, r14	; 0x2f
					l_twi1_gyro_1_accel_y		= g_twi1_gyro_1_accel_y;
    440e:	f0 90 59 27 	lds	r15, 0x2759	; 0x802759 <g_twi1_gyro_1_accel_y>
    4412:	f8 aa       	std	Y+48, r15	; 0x30
    4414:	c0 90 5a 27 	lds	r12, 0x275A	; 0x80275a <g_twi1_gyro_1_accel_y+0x1>
    4418:	c9 aa       	std	Y+49, r12	; 0x31
					l_twi1_gyro_1_accel_z		= g_twi1_gyro_1_accel_z;
    441a:	d0 90 57 27 	lds	r13, 0x2757	; 0x802757 <g_twi1_gyro_1_accel_z>
    441e:	da aa       	std	Y+50, r13	; 0x32
    4420:	e0 90 58 27 	lds	r14, 0x2758	; 0x802758 <g_twi1_gyro_1_accel_z+0x1>
    4424:	eb aa       	std	Y+51, r14	; 0x33
					l_twi1_gyro_1_accel_x_mg	= g_twi1_gyro_1_accel_x_mg;
    4426:	c0 90 55 27 	lds	r12, 0x2755	; 0x802755 <g_twi1_gyro_1_accel_x_mg>
    442a:	d0 90 56 27 	lds	r13, 0x2756	; 0x802756 <g_twi1_gyro_1_accel_x_mg+0x1>
    442e:	c8 8a       	std	Y+16, r12	; 0x10
    4430:	d9 8a       	std	Y+17, r13	; 0x11
					l_twi1_gyro_1_accel_y_mg	= g_twi1_gyro_1_accel_y_mg;
    4432:	e0 90 53 27 	lds	r14, 0x2753	; 0x802753 <g_twi1_gyro_1_accel_y_mg>
    4436:	f0 90 54 27 	lds	r15, 0x2754	; 0x802754 <g_twi1_gyro_1_accel_y_mg+0x1>
    443a:	ea 8a       	std	Y+18, r14	; 0x12
    443c:	fb 8a       	std	Y+19, r15	; 0x13
					l_twi1_gyro_1_accel_z_mg	= g_twi1_gyro_1_accel_z_mg;
    443e:	c0 90 51 27 	lds	r12, 0x2751	; 0x802751 <g_twi1_gyro_1_accel_z_mg>
    4442:	d0 90 52 27 	lds	r13, 0x2752	; 0x802752 <g_twi1_gyro_1_accel_z_mg+0x1>
    4446:	cc 8a       	std	Y+20, r12	; 0x14
    4448:	dd 8a       	std	Y+21, r13	; 0x15
					l_twi1_gyro_1_gyro_x		= g_twi1_gyro_1_gyro_x;
    444a:	d0 90 4f 27 	lds	r13, 0x274F	; 0x80274f <g_twi1_gyro_1_gyro_x>
    444e:	dc aa       	std	Y+52, r13	; 0x34
    4450:	e0 90 50 27 	lds	r14, 0x2750	; 0x802750 <g_twi1_gyro_1_gyro_x+0x1>
    4454:	ed aa       	std	Y+53, r14	; 0x35
					l_twi1_gyro_1_gyro_y		= g_twi1_gyro_1_gyro_y;
    4456:	f0 90 4d 27 	lds	r15, 0x274D	; 0x80274d <g_twi1_gyro_1_gyro_y>
    445a:	fe aa       	std	Y+54, r15	; 0x36
    445c:	c0 90 4e 27 	lds	r12, 0x274E	; 0x80274e <g_twi1_gyro_1_gyro_y+0x1>
    4460:	cf aa       	std	Y+55, r12	; 0x37
					l_twi1_gyro_1_gyro_z		= g_twi1_gyro_1_gyro_z;
    4462:	d0 90 4b 27 	lds	r13, 0x274B	; 0x80274b <g_twi1_gyro_1_gyro_z>
    4466:	d8 ae       	std	Y+56, r13	; 0x38
    4468:	e0 90 4c 27 	lds	r14, 0x274C	; 0x80274c <g_twi1_gyro_1_gyro_z+0x1>
    446c:	e9 ae       	std	Y+57, r14	; 0x39
					l_twi1_gyro_1_gyro_x_mdps	= g_twi1_gyro_1_gyro_x_mdps;
    446e:	c0 90 47 27 	lds	r12, 0x2747	; 0x802747 <g_twi1_gyro_1_gyro_x_mdps>
    4472:	d0 90 48 27 	lds	r13, 0x2748	; 0x802748 <g_twi1_gyro_1_gyro_x_mdps+0x1>
    4476:	e0 90 49 27 	lds	r14, 0x2749	; 0x802749 <g_twi1_gyro_1_gyro_x_mdps+0x2>
    447a:	f0 90 4a 27 	lds	r15, 0x274A	; 0x80274a <g_twi1_gyro_1_gyro_x_mdps+0x3>
    447e:	ce 8a       	std	Y+22, r12	; 0x16
    4480:	df 8a       	std	Y+23, r13	; 0x17
    4482:	e8 8e       	std	Y+24, r14	; 0x18
    4484:	f9 8e       	std	Y+25, r15	; 0x19
					l_twi1_gyro_1_gyro_y_mdps	= g_twi1_gyro_1_gyro_y_mdps;
    4486:	c0 90 43 27 	lds	r12, 0x2743	; 0x802743 <g_twi1_gyro_1_gyro_y_mdps>
    448a:	d0 90 44 27 	lds	r13, 0x2744	; 0x802744 <g_twi1_gyro_1_gyro_y_mdps+0x1>
    448e:	e0 90 45 27 	lds	r14, 0x2745	; 0x802745 <g_twi1_gyro_1_gyro_y_mdps+0x2>
    4492:	f0 90 46 27 	lds	r15, 0x2746	; 0x802746 <g_twi1_gyro_1_gyro_y_mdps+0x3>
					l_twi1_gyro_1_gyro_z_mdps	= g_twi1_gyro_1_gyro_z_mdps;
    4496:	80 91 3f 27 	lds	r24, 0x273F	; 0x80273f <g_twi1_gyro_1_gyro_z_mdps>
    449a:	90 91 40 27 	lds	r25, 0x2740	; 0x802740 <g_twi1_gyro_1_gyro_z_mdps+0x1>
    449e:	a0 91 41 27 	lds	r26, 0x2741	; 0x802741 <g_twi1_gyro_1_gyro_z_mdps+0x2>
    44a2:	b0 91 42 27 	lds	r27, 0x2742	; 0x802742 <g_twi1_gyro_1_gyro_z_mdps+0x3>
    44a6:	8a 8f       	std	Y+26, r24	; 0x1a
    44a8:	9b 8f       	std	Y+27, r25	; 0x1b
    44aa:	ac 8f       	std	Y+28, r26	; 0x1c
    44ac:	bd 8f       	std	Y+29, r27	; 0x1d
					l_twi1_gyro_1_temp			= g_twi1_gyro_1_temp;
    44ae:	90 91 61 27 	lds	r25, 0x2761	; 0x802761 <g_twi1_gyro_1_temp>
    44b2:	9a af       	std	Y+58, r25	; 0x3a
    44b4:	a0 91 62 27 	lds	r26, 0x2762	; 0x802762 <g_twi1_gyro_1_temp+0x1>
    44b8:	ab af       	std	Y+59, r26	; 0x3b
					l_twi1_gyro_1_temp_deg_100	= g_twi1_gyro_1_temp_deg_100;
    44ba:	e0 91 5d 27 	lds	r30, 0x275D	; 0x80275d <g_twi1_gyro_1_temp_deg_100>
    44be:	f0 91 5e 27 	lds	r31, 0x275E	; 0x80275e <g_twi1_gyro_1_temp_deg_100+0x1>
    44c2:	ee 8f       	std	Y+30, r30	; 0x1e
    44c4:	ff 8f       	std	Y+31, r31	; 0x1f
					l_twi1_gyro_2_mag_x			= g_twi1_gyro_2_mag_x;
    44c6:	f0 91 39 27 	lds	r31, 0x2739	; 0x802739 <g_twi1_gyro_2_mag_x>
    44ca:	fc af       	std	Y+60, r31	; 0x3c
    44cc:	70 91 3a 27 	lds	r23, 0x273A	; 0x80273a <g_twi1_gyro_2_mag_x+0x1>
    44d0:	7d af       	std	Y+61, r23	; 0x3d
					l_twi1_gyro_2_mag_y			= g_twi1_gyro_2_mag_y;
    44d2:	80 91 37 27 	lds	r24, 0x2737	; 0x802737 <g_twi1_gyro_2_mag_y>
    44d6:	8e af       	std	Y+62, r24	; 0x3e
    44d8:	90 91 38 27 	lds	r25, 0x2738	; 0x802738 <g_twi1_gyro_2_mag_y+0x1>
    44dc:	9f af       	std	Y+63, r25	; 0x3f
					l_twi1_gyro_2_mag_z			= g_twi1_gyro_2_mag_z;
    44de:	a0 91 35 27 	lds	r26, 0x2735	; 0x802735 <g_twi1_gyro_2_mag_z>
    44e2:	21 96       	adiw	r28, 0x01	; 1
    44e4:	af af       	std	Y+63, r26	; 0x3f
    44e6:	21 97       	sbiw	r28, 0x01	; 1
    44e8:	b0 91 36 27 	lds	r27, 0x2736	; 0x802736 <g_twi1_gyro_2_mag_z+0x1>
    44ec:	22 96       	adiw	r28, 0x02	; 2
    44ee:	bf af       	std	Y+63, r27	; 0x3f
    44f0:	22 97       	sbiw	r28, 0x02	; 2
					l_twi1_gyro_2_mag_x_nT		= g_twi1_gyro_2_mag_x_nT;
    44f2:	80 91 31 27 	lds	r24, 0x2731	; 0x802731 <g_twi1_gyro_2_mag_x_nT>
    44f6:	90 91 32 27 	lds	r25, 0x2732	; 0x802732 <g_twi1_gyro_2_mag_x_nT+0x1>
    44fa:	a0 91 33 27 	lds	r26, 0x2733	; 0x802733 <g_twi1_gyro_2_mag_x_nT+0x2>
    44fe:	b0 91 34 27 	lds	r27, 0x2734	; 0x802734 <g_twi1_gyro_2_mag_x_nT+0x3>
    4502:	88 a3       	std	Y+32, r24	; 0x20
    4504:	99 a3       	std	Y+33, r25	; 0x21
    4506:	aa a3       	std	Y+34, r26	; 0x22
    4508:	bb a3       	std	Y+35, r27	; 0x23
					l_twi1_gyro_2_mag_y_nT		= g_twi1_gyro_2_mag_y_nT;
    450a:	80 91 2d 27 	lds	r24, 0x272D	; 0x80272d <g_twi1_gyro_2_mag_y_nT>
    450e:	90 91 2e 27 	lds	r25, 0x272E	; 0x80272e <g_twi1_gyro_2_mag_y_nT+0x1>
    4512:	a0 91 2f 27 	lds	r26, 0x272F	; 0x80272f <g_twi1_gyro_2_mag_y_nT+0x2>
    4516:	b0 91 30 27 	lds	r27, 0x2730	; 0x802730 <g_twi1_gyro_2_mag_y_nT+0x3>
    451a:	8c a3       	std	Y+36, r24	; 0x24
    451c:	9d a3       	std	Y+37, r25	; 0x25
    451e:	ae a3       	std	Y+38, r26	; 0x26
    4520:	bf a3       	std	Y+39, r27	; 0x27
					l_twi1_gyro_2_mag_z_nT		= g_twi1_gyro_2_mag_z_nT;
    4522:	80 91 29 27 	lds	r24, 0x2729	; 0x802729 <g_twi1_gyro_2_mag_z_nT>
    4526:	90 91 2a 27 	lds	r25, 0x272A	; 0x80272a <g_twi1_gyro_2_mag_z_nT+0x1>
    452a:	a0 91 2b 27 	lds	r26, 0x272B	; 0x80272b <g_twi1_gyro_2_mag_z_nT+0x2>
    452e:	b0 91 2c 27 	lds	r27, 0x272C	; 0x80272c <g_twi1_gyro_2_mag_z_nT+0x3>
    4532:	88 a7       	std	Y+40, r24	; 0x28
    4534:	99 a7       	std	Y+41, r25	; 0x29
    4536:	aa a7       	std	Y+42, r26	; 0x2a
    4538:	bb a7       	std	Y+43, r27	; 0x2b
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    453a:	6f bf       	out	0x3f, r22	; 63
					cpu_irq_restore(flags);
				}

				int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1A,
    453c:	5f 93       	push	r21
    453e:	4f 93       	push	r20
    4540:	3f 93       	push	r19
    4542:	2f 93       	push	r18
    4544:	24 96       	adiw	r28, 0x04	; 4
    4546:	9f ad       	ldd	r25, Y+63	; 0x3f
    4548:	24 97       	sbiw	r28, 0x04	; 4
    454a:	9f 93       	push	r25
    454c:	23 96       	adiw	r28, 0x03	; 3
    454e:	af ad       	ldd	r26, Y+63	; 0x3f
    4550:	23 97       	sbiw	r28, 0x03	; 3
    4552:	af 93       	push	r26
    4554:	d3 01       	movw	r26, r6
    4556:	c2 01       	movw	r24, r4
    4558:	07 2e       	mov	r0, r23
    455a:	7a e0       	ldi	r23, 0x0A	; 10
    455c:	b6 95       	lsr	r27
    455e:	a7 95       	ror	r26
    4560:	97 95       	ror	r25
    4562:	87 95       	ror	r24
    4564:	7a 95       	dec	r23
    4566:	d1 f7       	brne	.-12     	; 0x455c <task_usb+0x3b2>
    4568:	70 2d       	mov	r23, r0
    456a:	bf 93       	push	r27
    456c:	af 93       	push	r26
    456e:	9f 93       	push	r25
    4570:	8f 93       	push	r24
    4572:	84 e9       	ldi	r24, 0x94	; 148
    4574:	96 e0       	ldi	r25, 0x06	; 6
    4576:	9f 93       	push	r25
    4578:	8f 93       	push	r24
    457a:	1f 92       	push	r1
    457c:	80 e4       	ldi	r24, 0x40	; 64
    457e:	8f 93       	push	r24
    4580:	8f e3       	ldi	r24, 0x3F	; 63
    4582:	95 e2       	ldi	r25, 0x25	; 37
    4584:	9f 93       	push	r25
    4586:	8f 93       	push	r24
    4588:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
				now >> 10,
				l_adc_vctcxo_volt_1000, l_adc_5v0_volt_1000, l_adc_vbat_volt_1000);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    458c:	81 34       	cpi	r24, 0x41	; 65
    458e:	91 05       	cpc	r25, r1
    4590:	10 f0       	brcs	.+4      	; 0x4596 <task_usb+0x3ec>
    4592:	80 e4       	ldi	r24, 0x40	; 64
    4594:	90 e0       	ldi	r25, 0x00	; 0
    4596:	40 e0       	ldi	r20, 0x00	; 0
    4598:	68 2f       	mov	r22, r24
    459a:	8f e3       	ldi	r24, 0x3F	; 63
    459c:	95 e2       	ldi	r25, 0x25	; 37
    459e:	1c dd       	rcall	.-1480   	; 0x3fd8 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1B,
    45a0:	1f 93       	push	r17
    45a2:	0f 93       	push	r16
    45a4:	3f 92       	push	r3
    45a6:	2f 92       	push	r2
    45a8:	bd a5       	ldd	r27, Y+45	; 0x2d
    45aa:	bf 93       	push	r27
    45ac:	ec a5       	ldd	r30, Y+44	; 0x2c
    45ae:	ef 93       	push	r30
    45b0:	8a e6       	ldi	r24, 0x6A	; 106
    45b2:	96 e0       	ldi	r25, 0x06	; 6
    45b4:	9f 93       	push	r25
    45b6:	8f 93       	push	r24
    45b8:	1f 92       	push	r1
    45ba:	80 e4       	ldi	r24, 0x40	; 64
    45bc:	8f 93       	push	r24
    45be:	8f e3       	ldi	r24, 0x3F	; 63
    45c0:	95 e2       	ldi	r25, 0x25	; 37
    45c2:	9f 93       	push	r25
    45c4:	8f 93       	push	r24
    45c6:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
				l_adc_io_adc4_volt_1000, l_adc_io_adc5_volt_1000, l_adc_silence_volt_1000);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    45ca:	81 34       	cpi	r24, 0x41	; 65
    45cc:	91 05       	cpc	r25, r1
    45ce:	10 f0       	brcs	.+4      	; 0x45d4 <task_usb+0x42a>
    45d0:	80 e4       	ldi	r24, 0x40	; 64
    45d2:	90 e0       	ldi	r25, 0x00	; 0
    45d4:	40 e0       	ldi	r20, 0x00	; 0
    45d6:	68 2f       	mov	r22, r24
    45d8:	8f e3       	ldi	r24, 0x3F	; 63
    45da:	95 e2       	ldi	r25, 0x25	; 37
    45dc:	fd dc       	rcall	.-1542   	; 0x3fd8 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1C,
    45de:	2e 81       	ldd	r18, Y+6	; 0x06
    45e0:	3f 81       	ldd	r19, Y+7	; 0x07
    45e2:	b9 01       	movw	r22, r18
    45e4:	33 0f       	add	r19, r19
    45e6:	88 0b       	sbc	r24, r24
    45e8:	99 0b       	sbc	r25, r25
    45ea:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    45ee:	20 e0       	ldi	r18, 0x00	; 0
    45f0:	30 e0       	ldi	r19, 0x00	; 0
    45f2:	48 ec       	ldi	r20, 0xC8	; 200
    45f4:	52 e4       	ldi	r21, 0x42	; 66
    45f6:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    45fa:	9f 93       	push	r25
    45fc:	8f 93       	push	r24
    45fe:	7f 93       	push	r23
    4600:	6f 93       	push	r22
    4602:	86 e5       	ldi	r24, 0x56	; 86
    4604:	96 e0       	ldi	r25, 0x06	; 6
    4606:	9f 93       	push	r25
    4608:	8f 93       	push	r24
    460a:	1f 92       	push	r1
    460c:	80 e4       	ldi	r24, 0x40	; 64
    460e:	8f 93       	push	r24
    4610:	8f e3       	ldi	r24, 0x3F	; 63
    4612:	95 e2       	ldi	r25, 0x25	; 37
    4614:	9f 93       	push	r25
    4616:	8f 93       	push	r24
    4618:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
				l_adc_temp_deg_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    461c:	cd bf       	out	0x3d, r28	; 61
    461e:	de bf       	out	0x3e, r29	; 62
    4620:	81 34       	cpi	r24, 0x41	; 65
    4622:	91 05       	cpc	r25, r1
    4624:	10 f0       	brcs	.+4      	; 0x462a <task_usb+0x480>
    4626:	80 e4       	ldi	r24, 0x40	; 64
    4628:	90 e0       	ldi	r25, 0x00	; 0
    462a:	40 e0       	ldi	r20, 0x00	; 0
    462c:	68 2f       	mov	r22, r24
    462e:	8f e3       	ldi	r24, 0x3F	; 63
    4630:	95 e2       	ldi	r25, 0x25	; 37
    4632:	d2 dc       	rcall	.-1628   	; 0x3fd8 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2,
    4634:	68 85       	ldd	r22, Y+8	; 0x08
    4636:	79 85       	ldd	r23, Y+9	; 0x09
    4638:	8a 85       	ldd	r24, Y+10	; 0x0a
    463a:	9b 85       	ldd	r25, Y+11	; 0x0b
    463c:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    4640:	20 e0       	ldi	r18, 0x00	; 0
    4642:	30 e0       	ldi	r19, 0x00	; 0
    4644:	48 ec       	ldi	r20, 0xC8	; 200
    4646:	52 e4       	ldi	r21, 0x42	; 66
    4648:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    464c:	9f 93       	push	r25
    464e:	8f 93       	push	r24
    4650:	7f 93       	push	r23
    4652:	6f 93       	push	r22
    4654:	c5 01       	movw	r24, r10
    4656:	b4 01       	movw	r22, r8
    4658:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    465c:	20 e0       	ldi	r18, 0x00	; 0
    465e:	30 e0       	ldi	r19, 0x00	; 0
    4660:	48 ec       	ldi	r20, 0xC8	; 200
    4662:	52 e4       	ldi	r21, 0x42	; 66
    4664:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    4668:	9f 93       	push	r25
    466a:	8f 93       	push	r24
    466c:	7f 93       	push	r23
    466e:	6f 93       	push	r22
    4670:	8f e2       	ldi	r24, 0x2F	; 47
    4672:	96 e0       	ldi	r25, 0x06	; 6
    4674:	9f 93       	push	r25
    4676:	8f 93       	push	r24
    4678:	1f 92       	push	r1
    467a:	80 e4       	ldi	r24, 0x40	; 64
    467c:	8f 93       	push	r24
    467e:	8f e3       	ldi	r24, 0x3F	; 63
    4680:	95 e2       	ldi	r25, 0x25	; 37
    4682:	9f 93       	push	r25
    4684:	8f 93       	push	r24
    4686:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
				l_twi1_baro_temp_100 / 100.f, l_twi1_baro_p_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    468a:	81 34       	cpi	r24, 0x41	; 65
    468c:	91 05       	cpc	r25, r1
    468e:	10 f0       	brcs	.+4      	; 0x4694 <task_usb+0x4ea>
    4690:	80 e4       	ldi	r24, 0x40	; 64
    4692:	90 e0       	ldi	r25, 0x00	; 0
    4694:	40 e0       	ldi	r20, 0x00	; 0
    4696:	68 2f       	mov	r22, r24
    4698:	8f e3       	ldi	r24, 0x3F	; 63
    469a:	95 e2       	ldi	r25, 0x25	; 37
    469c:	9d dc       	rcall	.-1734   	; 0x3fd8 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3,
    469e:	ee 85       	ldd	r30, Y+14	; 0x0e
    46a0:	ff 85       	ldd	r31, Y+15	; 0x0f
    46a2:	bf 01       	movw	r22, r30
    46a4:	ff 0f       	add	r31, r31
    46a6:	88 0b       	sbc	r24, r24
    46a8:	99 0b       	sbc	r25, r25
    46aa:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    46ae:	20 e0       	ldi	r18, 0x00	; 0
    46b0:	30 e0       	ldi	r19, 0x00	; 0
    46b2:	48 ec       	ldi	r20, 0xC8	; 200
    46b4:	52 e4       	ldi	r21, 0x42	; 66
    46b6:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    46ba:	9f 93       	push	r25
    46bc:	8f 93       	push	r24
    46be:	7f 93       	push	r23
    46c0:	6f 93       	push	r22
    46c2:	2c 85       	ldd	r18, Y+12	; 0x0c
    46c4:	3d 85       	ldd	r19, Y+13	; 0x0d
    46c6:	b9 01       	movw	r22, r18
    46c8:	33 0f       	add	r19, r19
    46ca:	88 0b       	sbc	r24, r24
    46cc:	99 0b       	sbc	r25, r25
    46ce:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    46d2:	20 e0       	ldi	r18, 0x00	; 0
    46d4:	30 e0       	ldi	r19, 0x00	; 0
    46d6:	48 ec       	ldi	r20, 0xC8	; 200
    46d8:	52 e4       	ldi	r21, 0x42	; 66
    46da:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    46de:	9f 93       	push	r25
    46e0:	8f 93       	push	r24
    46e2:	7f 93       	push	r23
    46e4:	6f 93       	push	r22
    46e6:	84 e0       	ldi	r24, 0x04	; 4
    46e8:	96 e0       	ldi	r25, 0x06	; 6
    46ea:	9f 93       	push	r25
    46ec:	8f 93       	push	r24
    46ee:	1f 92       	push	r1
    46f0:	80 e4       	ldi	r24, 0x40	; 64
    46f2:	8f 93       	push	r24
    46f4:	8f e3       	ldi	r24, 0x3F	; 63
    46f6:	95 e2       	ldi	r25, 0x25	; 37
    46f8:	9f 93       	push	r25
    46fa:	8f 93       	push	r24
    46fc:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
				l_twi1_hygro_T_100 / 100.f, l_twi1_hygro_RH_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4700:	81 34       	cpi	r24, 0x41	; 65
    4702:	91 05       	cpc	r25, r1
    4704:	10 f0       	brcs	.+4      	; 0x470a <task_usb+0x560>
    4706:	80 e4       	ldi	r24, 0x40	; 64
    4708:	90 e0       	ldi	r25, 0x00	; 0
    470a:	40 e0       	ldi	r20, 0x00	; 0
    470c:	68 2f       	mov	r22, r24
    470e:	8f e3       	ldi	r24, 0x3F	; 63
    4710:	95 e2       	ldi	r25, 0x25	; 37
    4712:	62 dc       	rcall	.-1852   	; 0x3fd8 <udi_write_tx_buf>


				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1A,
    4714:	39 a9       	ldd	r19, Y+49	; 0x31
    4716:	3f 93       	push	r19
    4718:	78 a9       	ldd	r23, Y+48	; 0x30
    471a:	7f 93       	push	r23
    471c:	aa 89       	ldd	r26, Y+18	; 0x12
    471e:	bb 89       	ldd	r27, Y+19	; 0x13
    4720:	bd 01       	movw	r22, r26
    4722:	bb 0f       	add	r27, r27
    4724:	88 0b       	sbc	r24, r24
    4726:	99 0b       	sbc	r25, r25
    4728:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    472c:	20 e0       	ldi	r18, 0x00	; 0
    472e:	30 e0       	ldi	r19, 0x00	; 0
    4730:	4a e7       	ldi	r20, 0x7A	; 122
    4732:	54 e4       	ldi	r21, 0x44	; 68
    4734:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    4738:	9f 93       	push	r25
    473a:	8f 93       	push	r24
    473c:	7f 93       	push	r23
    473e:	6f 93       	push	r22
    4740:	bf a5       	ldd	r27, Y+47	; 0x2f
    4742:	bf 93       	push	r27
    4744:	ee a5       	ldd	r30, Y+46	; 0x2e
    4746:	ef 93       	push	r30
    4748:	28 89       	ldd	r18, Y+16	; 0x10
    474a:	39 89       	ldd	r19, Y+17	; 0x11
    474c:	b9 01       	movw	r22, r18
    474e:	33 0f       	add	r19, r19
    4750:	88 0b       	sbc	r24, r24
    4752:	99 0b       	sbc	r25, r25
    4754:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    4758:	20 e0       	ldi	r18, 0x00	; 0
    475a:	30 e0       	ldi	r19, 0x00	; 0
    475c:	4a e7       	ldi	r20, 0x7A	; 122
    475e:	54 e4       	ldi	r21, 0x44	; 68
    4760:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    4764:	9f 93       	push	r25
    4766:	8f 93       	push	r24
    4768:	7f 93       	push	r23
    476a:	6f 93       	push	r22
    476c:	88 ed       	ldi	r24, 0xD8	; 216
    476e:	95 e0       	ldi	r25, 0x05	; 5
    4770:	9f 93       	push	r25
    4772:	8f 93       	push	r24
    4774:	1f 92       	push	r1
    4776:	80 e4       	ldi	r24, 0x40	; 64
    4778:	8f 93       	push	r24
    477a:	8f e3       	ldi	r24, 0x3F	; 63
    477c:	95 e2       	ldi	r25, 0x25	; 37
    477e:	9f 93       	push	r25
    4780:	8f 93       	push	r24
    4782:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
				l_twi1_gyro_1_accel_x_mg / 1000.f, l_twi1_gyro_1_accel_x,
				l_twi1_gyro_1_accel_y_mg / 1000.f, l_twi1_gyro_1_accel_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4786:	cd bf       	out	0x3d, r28	; 61
    4788:	de bf       	out	0x3e, r29	; 62
    478a:	81 34       	cpi	r24, 0x41	; 65
    478c:	91 05       	cpc	r25, r1
    478e:	10 f0       	brcs	.+4      	; 0x4794 <task_usb+0x5ea>
    4790:	80 e4       	ldi	r24, 0x40	; 64
    4792:	90 e0       	ldi	r25, 0x00	; 0
    4794:	40 e0       	ldi	r20, 0x00	; 0
    4796:	68 2f       	mov	r22, r24
    4798:	8f e3       	ldi	r24, 0x3F	; 63
    479a:	95 e2       	ldi	r25, 0x25	; 37
    479c:	1d dc       	rcall	.-1990   	; 0x3fd8 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1B,
    479e:	bb a9       	ldd	r27, Y+51	; 0x33
    47a0:	bf 93       	push	r27
    47a2:	ea a9       	ldd	r30, Y+50	; 0x32
    47a4:	ef 93       	push	r30
    47a6:	2c 89       	ldd	r18, Y+20	; 0x14
    47a8:	3d 89       	ldd	r19, Y+21	; 0x15
    47aa:	b9 01       	movw	r22, r18
    47ac:	33 0f       	add	r19, r19
    47ae:	88 0b       	sbc	r24, r24
    47b0:	99 0b       	sbc	r25, r25
    47b2:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    47b6:	20 e0       	ldi	r18, 0x00	; 0
    47b8:	30 e0       	ldi	r19, 0x00	; 0
    47ba:	4a e7       	ldi	r20, 0x7A	; 122
    47bc:	54 e4       	ldi	r21, 0x44	; 68
    47be:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    47c2:	9f 93       	push	r25
    47c4:	8f 93       	push	r24
    47c6:	7f 93       	push	r23
    47c8:	6f 93       	push	r22
    47ca:	81 ec       	ldi	r24, 0xC1	; 193
    47cc:	95 e0       	ldi	r25, 0x05	; 5
    47ce:	9f 93       	push	r25
    47d0:	8f 93       	push	r24
    47d2:	1f 92       	push	r1
    47d4:	80 e4       	ldi	r24, 0x40	; 64
    47d6:	8f 93       	push	r24
    47d8:	8f e3       	ldi	r24, 0x3F	; 63
    47da:	95 e2       	ldi	r25, 0x25	; 37
    47dc:	9f 93       	push	r25
    47de:	8f 93       	push	r24
    47e0:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
				l_twi1_gyro_1_accel_z_mg / 1000.f, l_twi1_gyro_1_accel_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    47e4:	81 34       	cpi	r24, 0x41	; 65
    47e6:	91 05       	cpc	r25, r1
    47e8:	10 f0       	brcs	.+4      	; 0x47ee <task_usb+0x644>
    47ea:	80 e4       	ldi	r24, 0x40	; 64
    47ec:	90 e0       	ldi	r25, 0x00	; 0
    47ee:	40 e0       	ldi	r20, 0x00	; 0
    47f0:	68 2f       	mov	r22, r24
    47f2:	8f e3       	ldi	r24, 0x3F	; 63
    47f4:	95 e2       	ldi	r25, 0x25	; 37
    47f6:	f0 db       	rcall	.-2080   	; 0x3fd8 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2A,
    47f8:	3f a9       	ldd	r19, Y+55	; 0x37
    47fa:	3f 93       	push	r19
    47fc:	7e a9       	ldd	r23, Y+54	; 0x36
    47fe:	7f 93       	push	r23
    4800:	c7 01       	movw	r24, r14
    4802:	b6 01       	movw	r22, r12
    4804:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    4808:	20 e0       	ldi	r18, 0x00	; 0
    480a:	30 e0       	ldi	r19, 0x00	; 0
    480c:	4a e7       	ldi	r20, 0x7A	; 122
    480e:	54 e4       	ldi	r21, 0x44	; 68
    4810:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    4814:	9f 93       	push	r25
    4816:	8f 93       	push	r24
    4818:	7f 93       	push	r23
    481a:	6f 93       	push	r22
    481c:	cd a8       	ldd	r12, Y+53	; 0x35
    481e:	cf 92       	push	r12
    4820:	dc a8       	ldd	r13, Y+52	; 0x34
    4822:	df 92       	push	r13
    4824:	6e 89       	ldd	r22, Y+22	; 0x16
    4826:	7f 89       	ldd	r23, Y+23	; 0x17
    4828:	88 8d       	ldd	r24, Y+24	; 0x18
    482a:	99 8d       	ldd	r25, Y+25	; 0x19
    482c:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    4830:	20 e0       	ldi	r18, 0x00	; 0
    4832:	30 e0       	ldi	r19, 0x00	; 0
    4834:	4a e7       	ldi	r20, 0x7A	; 122
    4836:	54 e4       	ldi	r21, 0x44	; 68
    4838:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    483c:	9f 93       	push	r25
    483e:	8f 93       	push	r24
    4840:	7f 93       	push	r23
    4842:	6f 93       	push	r22
    4844:	82 e9       	ldi	r24, 0x92	; 146
    4846:	95 e0       	ldi	r25, 0x05	; 5
    4848:	9f 93       	push	r25
    484a:	8f 93       	push	r24
    484c:	1f 92       	push	r1
    484e:	80 e4       	ldi	r24, 0x40	; 64
    4850:	8f 93       	push	r24
    4852:	8f e3       	ldi	r24, 0x3F	; 63
    4854:	95 e2       	ldi	r25, 0x25	; 37
    4856:	9f 93       	push	r25
    4858:	8f 93       	push	r24
    485a:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
				l_twi1_gyro_1_gyro_x_mdps / 1000.f, l_twi1_gyro_1_gyro_x,
				l_twi1_gyro_1_gyro_y_mdps / 1000.f, l_twi1_gyro_1_gyro_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    485e:	81 34       	cpi	r24, 0x41	; 65
    4860:	91 05       	cpc	r25, r1
    4862:	10 f0       	brcs	.+4      	; 0x4868 <task_usb+0x6be>
    4864:	80 e4       	ldi	r24, 0x40	; 64
    4866:	90 e0       	ldi	r25, 0x00	; 0
    4868:	40 e0       	ldi	r20, 0x00	; 0
    486a:	68 2f       	mov	r22, r24
    486c:	8f e3       	ldi	r24, 0x3F	; 63
    486e:	95 e2       	ldi	r25, 0x25	; 37

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2B,
    4870:	b3 db       	rcall	.-2202   	; 0x3fd8 <udi_write_tx_buf>
    4872:	e9 ac       	ldd	r14, Y+57	; 0x39
    4874:	ef 92       	push	r14
    4876:	f8 ac       	ldd	r15, Y+56	; 0x38
    4878:	ff 92       	push	r15
    487a:	6a 8d       	ldd	r22, Y+26	; 0x1a
    487c:	7b 8d       	ldd	r23, Y+27	; 0x1b
    487e:	8c 8d       	ldd	r24, Y+28	; 0x1c
    4880:	9d 8d       	ldd	r25, Y+29	; 0x1d
    4882:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    4886:	20 e0       	ldi	r18, 0x00	; 0
    4888:	30 e0       	ldi	r19, 0x00	; 0
    488a:	4a e7       	ldi	r20, 0x7A	; 122
    488c:	54 e4       	ldi	r21, 0x44	; 68
    488e:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    4892:	9f 93       	push	r25
    4894:	8f 93       	push	r24
    4896:	7f 93       	push	r23
    4898:	6f 93       	push	r22
    489a:	8a e7       	ldi	r24, 0x7A	; 122
    489c:	95 e0       	ldi	r25, 0x05	; 5
    489e:	9f 93       	push	r25
    48a0:	8f 93       	push	r24
    48a2:	1f 92       	push	r1
    48a4:	80 e4       	ldi	r24, 0x40	; 64
    48a6:	8f 93       	push	r24
    48a8:	8f e3       	ldi	r24, 0x3F	; 63
    48aa:	95 e2       	ldi	r25, 0x25	; 37
    48ac:	9f 93       	push	r25
    48ae:	8f 93       	push	r24
    48b0:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
				l_twi1_gyro_1_gyro_z_mdps / 1000.f, l_twi1_gyro_1_gyro_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    48b4:	cd bf       	out	0x3d, r28	; 61
    48b6:	de bf       	out	0x3e, r29	; 62
    48b8:	81 34       	cpi	r24, 0x41	; 65
    48ba:	91 05       	cpc	r25, r1
    48bc:	10 f0       	brcs	.+4      	; 0x48c2 <task_usb+0x718>
    48be:	80 e4       	ldi	r24, 0x40	; 64
    48c0:	90 e0       	ldi	r25, 0x00	; 0
    48c2:	40 e0       	ldi	r20, 0x00	; 0
    48c4:	68 2f       	mov	r22, r24
    48c6:	8f e3       	ldi	r24, 0x3F	; 63
    48c8:	95 e2       	ldi	r25, 0x25	; 37

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3A,
    48ca:	86 db       	rcall	.-2292   	; 0x3fd8 <udi_write_tx_buf>
    48cc:	cf ac       	ldd	r12, Y+63	; 0x3f
    48ce:	cf 92       	push	r12
    48d0:	de ac       	ldd	r13, Y+62	; 0x3e
    48d2:	df 92       	push	r13
    48d4:	6c a1       	ldd	r22, Y+36	; 0x24
    48d6:	7d a1       	ldd	r23, Y+37	; 0x25
    48d8:	8e a1       	ldd	r24, Y+38	; 0x26
    48da:	9f a1       	ldd	r25, Y+39	; 0x27
    48dc:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    48e0:	20 e0       	ldi	r18, 0x00	; 0
    48e2:	30 e0       	ldi	r19, 0x00	; 0
    48e4:	4a e7       	ldi	r20, 0x7A	; 122
    48e6:	54 e4       	ldi	r21, 0x44	; 68
    48e8:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    48ec:	9f 93       	push	r25
    48ee:	8f 93       	push	r24
    48f0:	7f 93       	push	r23
    48f2:	6f 93       	push	r22
    48f4:	ed ac       	ldd	r14, Y+61	; 0x3d
    48f6:	ef 92       	push	r14
    48f8:	fc ac       	ldd	r15, Y+60	; 0x3c
    48fa:	ff 92       	push	r15
    48fc:	68 a1       	ldd	r22, Y+32	; 0x20
    48fe:	79 a1       	ldd	r23, Y+33	; 0x21
    4900:	8a a1       	ldd	r24, Y+34	; 0x22
    4902:	9b a1       	ldd	r25, Y+35	; 0x23
    4904:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    4908:	20 e0       	ldi	r18, 0x00	; 0
    490a:	30 e0       	ldi	r19, 0x00	; 0
    490c:	4a e7       	ldi	r20, 0x7A	; 122
    490e:	54 e4       	ldi	r21, 0x44	; 68
    4910:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    4914:	9f 93       	push	r25
    4916:	8f 93       	push	r24
    4918:	7f 93       	push	r23
    491a:	6f 93       	push	r22
    491c:	8d e4       	ldi	r24, 0x4D	; 77
    491e:	95 e0       	ldi	r25, 0x05	; 5
    4920:	9f 93       	push	r25
    4922:	8f 93       	push	r24
    4924:	1f 92       	push	r1
    4926:	80 e4       	ldi	r24, 0x40	; 64
    4928:	8f 93       	push	r24
    492a:	8f e3       	ldi	r24, 0x3F	; 63
    492c:	95 e2       	ldi	r25, 0x25	; 37
    492e:	9f 93       	push	r25
    4930:	8f 93       	push	r24
				l_twi1_gyro_2_mag_x_nT / 1000.f, l_twi1_gyro_2_mag_x,
				l_twi1_gyro_2_mag_y_nT / 1000.f, l_twi1_gyro_2_mag_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4932:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    4936:	81 34       	cpi	r24, 0x41	; 65
    4938:	91 05       	cpc	r25, r1
    493a:	10 f0       	brcs	.+4      	; 0x4940 <task_usb+0x796>
    493c:	80 e4       	ldi	r24, 0x40	; 64
    493e:	90 e0       	ldi	r25, 0x00	; 0
    4940:	40 e0       	ldi	r20, 0x00	; 0
    4942:	68 2f       	mov	r22, r24
    4944:	8f e3       	ldi	r24, 0x3F	; 63
    4946:	95 e2       	ldi	r25, 0x25	; 37

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3B,
    4948:	47 db       	rcall	.-2418   	; 0x3fd8 <udi_write_tx_buf>
    494a:	22 96       	adiw	r28, 0x02	; 2
    494c:	cf ac       	ldd	r12, Y+63	; 0x3f
    494e:	22 97       	sbiw	r28, 0x02	; 2
    4950:	cf 92       	push	r12
    4952:	21 96       	adiw	r28, 0x01	; 1
    4954:	df ac       	ldd	r13, Y+63	; 0x3f
    4956:	21 97       	sbiw	r28, 0x01	; 1
    4958:	df 92       	push	r13
    495a:	68 a5       	ldd	r22, Y+40	; 0x28
    495c:	79 a5       	ldd	r23, Y+41	; 0x29
    495e:	8a a5       	ldd	r24, Y+42	; 0x2a
    4960:	9b a5       	ldd	r25, Y+43	; 0x2b
    4962:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    4966:	20 e0       	ldi	r18, 0x00	; 0
    4968:	30 e0       	ldi	r19, 0x00	; 0
    496a:	4a e7       	ldi	r20, 0x7A	; 122
    496c:	54 e4       	ldi	r21, 0x44	; 68
    496e:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    4972:	9f 93       	push	r25
    4974:	8f 93       	push	r24
    4976:	7f 93       	push	r23
    4978:	6f 93       	push	r22
    497a:	85 e3       	ldi	r24, 0x35	; 53
    497c:	95 e0       	ldi	r25, 0x05	; 5
    497e:	9f 93       	push	r25
    4980:	8f 93       	push	r24
    4982:	1f 92       	push	r1
    4984:	80 e4       	ldi	r24, 0x40	; 64
    4986:	8f 93       	push	r24
    4988:	8f e3       	ldi	r24, 0x3F	; 63
    498a:	95 e2       	ldi	r25, 0x25	; 37
    498c:	9f 93       	push	r25
    498e:	8f 93       	push	r24
				l_twi1_gyro_2_mag_z_nT / 1000.f, l_twi1_gyro_2_mag_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4990:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    4994:	81 34       	cpi	r24, 0x41	; 65
    4996:	91 05       	cpc	r25, r1
    4998:	10 f0       	brcs	.+4      	; 0x499e <task_usb+0x7f4>
    499a:	80 e4       	ldi	r24, 0x40	; 64
    499c:	90 e0       	ldi	r25, 0x00	; 0
    499e:	40 e0       	ldi	r20, 0x00	; 0
    49a0:	68 2f       	mov	r22, r24
    49a2:	8f e3       	ldi	r24, 0x3F	; 63
    49a4:	95 e2       	ldi	r25, 0x25	; 37

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P4,
    49a6:	18 db       	rcall	.-2512   	; 0x3fd8 <udi_write_tx_buf>
    49a8:	eb ac       	ldd	r14, Y+59	; 0x3b
    49aa:	ef 92       	push	r14
    49ac:	fa ac       	ldd	r15, Y+58	; 0x3a
    49ae:	ff 92       	push	r15
    49b0:	ce 8c       	ldd	r12, Y+30	; 0x1e
    49b2:	df 8c       	ldd	r13, Y+31	; 0x1f
    49b4:	b6 01       	movw	r22, r12
    49b6:	dd 0c       	add	r13, r13
    49b8:	88 0b       	sbc	r24, r24
    49ba:	99 0b       	sbc	r25, r25
    49bc:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    49c0:	20 e0       	ldi	r18, 0x00	; 0
    49c2:	30 e0       	ldi	r19, 0x00	; 0
    49c4:	48 ec       	ldi	r20, 0xC8	; 200
    49c6:	52 e4       	ldi	r21, 0x42	; 66
    49c8:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    49cc:	9f 93       	push	r25
    49ce:	8f 93       	push	r24
    49d0:	7f 93       	push	r23
    49d2:	6f 93       	push	r22
    49d4:	86 e1       	ldi	r24, 0x16	; 22
    49d6:	95 e0       	ldi	r25, 0x05	; 5
    49d8:	9f 93       	push	r25
    49da:	8f 93       	push	r24
    49dc:	1f 92       	push	r1
    49de:	80 e4       	ldi	r24, 0x40	; 64
    49e0:	8f 93       	push	r24
    49e2:	8f e3       	ldi	r24, 0x3F	; 63
    49e4:	95 e2       	ldi	r25, 0x25	; 37
    49e6:	9f 93       	push	r25
    49e8:	8f 93       	push	r24
				l_twi1_gyro_1_temp_deg_100 / 100.f, l_twi1_gyro_1_temp);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    49ea:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    49ee:	cd bf       	out	0x3d, r28	; 61
    49f0:	de bf       	out	0x3e, r29	; 62
    49f2:	81 34       	cpi	r24, 0x41	; 65
    49f4:	91 05       	cpc	r25, r1
    49f6:	10 f0       	brcs	.+4      	; 0x49fc <task_usb+0x852>
    49f8:	80 e4       	ldi	r24, 0x40	; 64
    49fa:	90 e0       	ldi	r25, 0x00	; 0
    49fc:	40 e0       	ldi	r20, 0x00	; 0
    49fe:	68 2f       	mov	r22, r24
    4a00:	8f e3       	ldi	r24, 0x3F	; 63
    4a02:	95 e2       	ldi	r25, 0x25	; 37

				/* Store last time of status line */
				usb_last = now;
    4a04:	e9 da       	rcall	.-2606   	; 0x3fd8 <udi_write_tx_buf>
    4a06:	40 92 d0 21 	sts	0x21D0, r4	; 0x8021d0 <__data_end>
    4a0a:	50 92 d1 21 	sts	0x21D1, r5	; 0x8021d1 <__data_end+0x1>
    4a0e:	60 92 d2 21 	sts	0x21D2, r6	; 0x8021d2 <__data_end+0x2>
    4a12:	70 92 d3 21 	sts	0x21D3, r7	; 0x8021d3 <__data_end+0x3>
			}
		}
	}
}
    4a16:	cd 5b       	subi	r28, 0xBD	; 189
    4a18:	df 4f       	sbci	r29, 0xFF	; 255
    4a1a:	cd bf       	out	0x3d, r28	; 61
    4a1c:	de bf       	out	0x3e, r29	; 62
    4a1e:	df 91       	pop	r29
    4a20:	cf 91       	pop	r28
    4a22:	1f 91       	pop	r17
    4a24:	0f 91       	pop	r16
    4a26:	ff 90       	pop	r15
    4a28:	ef 90       	pop	r14
    4a2a:	df 90       	pop	r13
    4a2c:	cf 90       	pop	r12
    4a2e:	bf 90       	pop	r11
    4a30:	af 90       	pop	r10
    4a32:	9f 90       	pop	r9
    4a34:	8f 90       	pop	r8
    4a36:	7f 90       	pop	r7
    4a38:	6f 90       	pop	r6
    4a3a:	5f 90       	pop	r5
    4a3c:	4f 90       	pop	r4
    4a3e:	3f 90       	pop	r3
    4a40:	2f 90       	pop	r2
    4a42:	08 95       	ret

00004a44 <nvm_init>:
#include "conf_nvm.h"
#include "nvm.h"

status_code_t nvm_init(mem_type_t mem)
{
	switch (mem) {
    4a44:	83 30       	cpi	r24, 0x03	; 3
    4a46:	10 f4       	brcc	.+4      	; 0x4a4c <nvm_init+0x8>

	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
    4a48:	80 e0       	ldi	r24, 0x00	; 0
    4a4a:	08 95       	ret
		}
		break;
#endif

	default:
		return ERR_INVALID_ARG;
    4a4c:	88 ef       	ldi	r24, 0xF8	; 248
	}

	return STATUS_OK;
}
    4a4e:	08 95       	ret

00004a50 <fifo_init>:
 */

#include "fifo.h"

int fifo_init(fifo_desc_t *fifo_desc, void *buffer, uint8_t size)
{
    4a50:	fc 01       	movw	r30, r24
	// ... and must fit in a uint8_t. Since the read and write indexes are using a
	// double-index range implementation, the max FIFO size is thus 128 items.
	Assert (size <= 128);

	// Fifo starts empty.
	fifo_desc->read_index  = 0;
    4a52:	12 82       	std	Z+2, r1	; 0x02
	fifo_desc->write_index = 0;
    4a54:	13 82       	std	Z+3, r1	; 0x03

	// Save the size parameter.
	fifo_desc->size = size;
    4a56:	44 83       	std	Z+4, r20	; 0x04

	// Create a mask to speed up the FIFO management (index swapping).
	fifo_desc->mask = (2 * (uint16_t)size) - 1;
    4a58:	44 0f       	add	r20, r20
    4a5a:	41 50       	subi	r20, 0x01	; 1
    4a5c:	45 83       	std	Z+5, r20	; 0x05

	// Save the buffer pointer.
	fifo_desc->buffer.u8ptr = buffer;
    4a5e:	60 83       	st	Z, r22
    4a60:	71 83       	std	Z+1, r23	; 0x01

	return FIFO_OK;
}
    4a62:	80 e0       	ldi	r24, 0x00	; 0
    4a64:	90 e0       	ldi	r25, 0x00	; 0
    4a66:	08 95       	ret

00004a68 <dma_interrupt>:
 * dma_set_callback() function.
 *
 * \param num DMA channel number to handle interrupt for
 */
static void dma_interrupt(const dma_channel_num_t num)
{
    4a68:	cf 93       	push	r28
    4a6a:	df 93       	push	r29
	enum dma_channel_status status;
	DMA_CH_t *channel;

	channel = dma_get_channel_address_from_num(num);
    4a6c:	48 2f       	mov	r20, r24
    4a6e:	50 e0       	ldi	r21, 0x00	; 0
    4a70:	fa 01       	movw	r30, r20
    4a72:	71 96       	adiw	r30, 0x11	; 17
    4a74:	e2 95       	swap	r30
    4a76:	f2 95       	swap	r31
    4a78:	f0 7f       	andi	r31, 0xF0	; 240
    4a7a:	fe 27       	eor	r31, r30
    4a7c:	e0 7f       	andi	r30, 0xF0	; 240
    4a7e:	fe 27       	eor	r31, r30
 * \return Channel status given by a \ref dma_channel_status
 */
static inline enum dma_channel_status dma_get_channel_status(
		dma_channel_num_t num)
{
	uint8_t busy_pending    = DMA.STATUS;
    4a80:	a0 e0       	ldi	r26, 0x00	; 0
    4a82:	b1 e0       	ldi	r27, 0x01	; 1
    4a84:	14 96       	adiw	r26, 0x04	; 4
    4a86:	9c 91       	ld	r25, X
    4a88:	14 97       	sbiw	r26, 0x04	; 4
	uint8_t error_completed = DMA.INTFLAGS;
    4a8a:	13 96       	adiw	r26, 0x03	; 3
    4a8c:	6c 91       	ld	r22, X

	/*
	 * Check lower and upper nibble of INTFLAGS register to find possible
	 * error or transfer completed status.
	 */
	error_completed &= (1 << num) | (1 << (num + 4));
    4a8e:	da 01       	movw	r26, r20
    4a90:	14 96       	adiw	r26, 0x04	; 4
    4a92:	21 e0       	ldi	r18, 0x01	; 1
    4a94:	30 e0       	ldi	r19, 0x00	; 0
    4a96:	e9 01       	movw	r28, r18
    4a98:	08 2e       	mov	r0, r24
    4a9a:	02 c0       	rjmp	.+4      	; 0x4aa0 <dma_interrupt+0x38>
    4a9c:	cc 0f       	add	r28, r28
    4a9e:	dd 1f       	adc	r29, r29
    4aa0:	0a 94       	dec	r0
    4aa2:	e2 f7       	brpl	.-8      	; 0x4a9c <dma_interrupt+0x34>
    4aa4:	0a 2e       	mov	r0, r26
    4aa6:	02 c0       	rjmp	.+4      	; 0x4aac <dma_interrupt+0x44>
    4aa8:	22 0f       	add	r18, r18
    4aaa:	33 1f       	adc	r19, r19
    4aac:	0a 94       	dec	r0
    4aae:	e2 f7       	brpl	.-8      	; 0x4aa8 <dma_interrupt+0x40>
    4ab0:	2c 2b       	or	r18, r28
    4ab2:	62 23       	and	r22, r18
	if (error_completed & (1 << (num + 4))) {
    4ab4:	70 e0       	ldi	r23, 0x00	; 0
    4ab6:	eb 01       	movw	r28, r22
    4ab8:	0a 2e       	mov	r0, r26
    4aba:	02 c0       	rjmp	.+4      	; 0x4ac0 <dma_interrupt+0x58>
    4abc:	d5 95       	asr	r29
    4abe:	c7 95       	ror	r28
    4ac0:	0a 94       	dec	r0
    4ac2:	e2 f7       	brpl	.-8      	; 0x4abc <dma_interrupt+0x54>
    4ac4:	c0 fd       	sbrc	r28, 0
    4ac6:	1a c0       	rjmp	.+52     	; 0x4afc <dma_interrupt+0x94>
		return DMA_CH_TRANSFER_ERROR;
	} else if (error_completed & (1 << num)) {
    4ac8:	08 2e       	mov	r0, r24
    4aca:	02 c0       	rjmp	.+4      	; 0x4ad0 <dma_interrupt+0x68>
    4acc:	75 95       	asr	r23
    4ace:	67 95       	ror	r22
    4ad0:	0a 94       	dec	r0
    4ad2:	e2 f7       	brpl	.-8      	; 0x4acc <dma_interrupt+0x64>
    4ad4:	60 fd       	sbrc	r22, 0
    4ad6:	14 c0       	rjmp	.+40     	; 0x4b00 <dma_interrupt+0x98>

	/*
	 * Check lower and upper nibble of STATUS register to find possible
	 * busy or pending completed status.
	 */
	busy_pending &= (1 << num) | (1 << (num + 4));
    4ad8:	29 23       	and	r18, r25
	if (busy_pending & (1 << (num + 4))) {
    4ada:	30 e0       	ldi	r19, 0x00	; 0
    4adc:	b9 01       	movw	r22, r18
    4ade:	02 c0       	rjmp	.+4      	; 0x4ae4 <dma_interrupt+0x7c>
    4ae0:	75 95       	asr	r23
    4ae2:	67 95       	ror	r22
    4ae4:	aa 95       	dec	r26
    4ae6:	e2 f7       	brpl	.-8      	; 0x4ae0 <dma_interrupt+0x78>
    4ae8:	60 fd       	sbrc	r22, 0
    4aea:	0c c0       	rjmp	.+24     	; 0x4b04 <dma_interrupt+0x9c>
	 * Check lower and upper nibble of INTFLAGS register to find possible
	 * error or transfer completed status.
	 */
	error_completed &= (1 << num) | (1 << (num + 4));
	if (error_completed & (1 << (num + 4))) {
		return DMA_CH_TRANSFER_ERROR;
    4aec:	02 c0       	rjmp	.+4      	; 0x4af2 <dma_interrupt+0x8a>
    4aee:	35 95       	asr	r19
    4af0:	27 95       	ror	r18
    4af2:	8a 95       	dec	r24
    4af4:	e2 f7       	brpl	.-8      	; 0x4aee <dma_interrupt+0x86>
    4af6:	82 2f       	mov	r24, r18
    4af8:	81 70       	andi	r24, 0x01	; 1
    4afa:	05 c0       	rjmp	.+10     	; 0x4b06 <dma_interrupt+0x9e>
    4afc:	84 e0       	ldi	r24, 0x04	; 4
    4afe:	03 c0       	rjmp	.+6      	; 0x4b06 <dma_interrupt+0x9e>
	} else if (error_completed & (1 << num)) {
		return DMA_CH_TRANSFER_COMPLETED;
    4b00:	83 e0       	ldi	r24, 0x03	; 3
    4b02:	01 c0       	rjmp	.+2      	; 0x4b06 <dma_interrupt+0x9e>
	 * Check lower and upper nibble of STATUS register to find possible
	 * busy or pending completed status.
	 */
	busy_pending &= (1 << num) | (1 << (num + 4));
	if (busy_pending & (1 << (num + 4))) {
		return DMA_CH_BUSY;
    4b04:	82 e0       	ldi	r24, 0x02	; 2
	status  = dma_get_channel_status(num);

	/* Clear all interrupt flags to be sure */
	channel->CTRLB |= DMA_CH_TRNIF_bm | DMA_CH_ERRIF_bm;
    4b06:	91 81       	ldd	r25, Z+1	; 0x01
    4b08:	90 63       	ori	r25, 0x30	; 48
    4b0a:	91 83       	std	Z+1, r25	; 0x01

	if (dma_data[num].callback) {
    4b0c:	44 0f       	add	r20, r20
    4b0e:	55 1f       	adc	r21, r21
    4b10:	fa 01       	movw	r30, r20
    4b12:	ed 53       	subi	r30, 0x3D	; 61
    4b14:	f2 4d       	sbci	r31, 0xD2	; 210
    4b16:	01 90       	ld	r0, Z+
    4b18:	f0 81       	ld	r31, Z
    4b1a:	e0 2d       	mov	r30, r0
    4b1c:	30 97       	sbiw	r30, 0x00	; 0
    4b1e:	09 f0       	breq	.+2      	; 0x4b22 <dma_interrupt+0xba>
		dma_data[num].callback(status);
    4b20:	19 95       	eicall
	}
}
    4b22:	df 91       	pop	r29
    4b24:	cf 91       	pop	r28
    4b26:	08 95       	ret

00004b28 <dma_enable>:
 *
 * \note This function will do a soft reset of the DMA controller, clearing all
 * previous configuration.
 */
void dma_enable(void)
{
    4b28:	cf 93       	push	r28
    4b2a:	df 93       	push	r29
    4b2c:	1f 92       	push	r1
    4b2e:	cd b7       	in	r28, 0x3d	; 61
    4b30:	de b7       	in	r29, 0x3e	; 62
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    4b32:	61 e0       	ldi	r22, 0x01	; 1
    4b34:	80 e0       	ldi	r24, 0x00	; 0
    4b36:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    4b3a:	80 91 68 2e 	lds	r24, 0x2E68	; 0x802e68 <sleepmgr_locks+0x1>
    4b3e:	8f 3f       	cpi	r24, 0xFF	; 255
    4b40:	09 f4       	brne	.+2      	; 0x4b44 <dma_enable+0x1c>
    4b42:	ff cf       	rjmp	.-2      	; 0x4b42 <dma_enable+0x1a>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4b44:	8f b7       	in	r24, 0x3f	; 63
    4b46:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    4b48:	f8 94       	cli
	return flags;
    4b4a:	99 81       	ldd	r25, Y+1	; 0x01
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    4b4c:	e7 e6       	ldi	r30, 0x67	; 103
    4b4e:	fe e2       	ldi	r31, 0x2E	; 46
    4b50:	81 81       	ldd	r24, Z+1	; 0x01
    4b52:	8f 5f       	subi	r24, 0xFF	; 255
    4b54:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4b56:	9f bf       	out	0x3f, r25	; 63
	sleepmgr_lock_mode(SLEEPMGR_IDLE);

	/* Reset DMA controller just to make sure everything is from scratch */
	DMA.CTRL = DMA_RESET_bm;
    4b58:	e0 e0       	ldi	r30, 0x00	; 0
    4b5a:	f1 e0       	ldi	r31, 0x01	; 1
    4b5c:	80 e4       	ldi	r24, 0x40	; 64
    4b5e:	80 83       	st	Z, r24
	DMA.CTRL = DMA_ENABLE_bm;
    4b60:	80 e8       	ldi	r24, 0x80	; 128
    4b62:	80 83       	st	Z, r24
}
    4b64:	0f 90       	pop	r0
    4b66:	df 91       	pop	r29
    4b68:	cf 91       	pop	r28
    4b6a:	08 95       	ret

00004b6c <dma_disable>:

/**
 * \brief Disable DMA controller
 */
void dma_disable(void)
{
    4b6c:	cf 93       	push	r28
    4b6e:	df 93       	push	r29
    4b70:	1f 92       	push	r1
    4b72:	cd b7       	in	r28, 0x3d	; 61
    4b74:	de b7       	in	r29, 0x3e	; 62
	DMA.CTRL = 0;
    4b76:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
	sysclk_disable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    4b7a:	61 e0       	ldi	r22, 0x01	; 1
    4b7c:	80 e0       	ldi	r24, 0x00	; 0
    4b7e:	0e 94 60 6c 	call	0xd8c0	; 0xd8c0 <sysclk_disable_module>
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
    4b82:	80 91 68 2e 	lds	r24, 0x2E68	; 0x802e68 <sleepmgr_locks+0x1>
    4b86:	81 11       	cpse	r24, r1
    4b88:	01 c0       	rjmp	.+2      	; 0x4b8c <dma_disable+0x20>
    4b8a:	ff cf       	rjmp	.-2      	; 0x4b8a <dma_disable+0x1e>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4b8c:	8f b7       	in	r24, 0x3f	; 63
    4b8e:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    4b90:	f8 94       	cli
	return flags;
    4b92:	99 81       	ldd	r25, Y+1	; 0x01
	}

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
    4b94:	e7 e6       	ldi	r30, 0x67	; 103
    4b96:	fe e2       	ldi	r31, 0x2E	; 46
    4b98:	81 81       	ldd	r24, Z+1	; 0x01
    4b9a:	81 50       	subi	r24, 0x01	; 1
    4b9c:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4b9e:	9f bf       	out	0x3f, r25	; 63
	sleepmgr_unlock_mode(SLEEPMGR_IDLE);
}
    4ba0:	0f 90       	pop	r0
    4ba2:	df 91       	pop	r29
    4ba4:	cf 91       	pop	r28
    4ba6:	08 95       	ret

00004ba8 <dma_set_callback>:
 * \param num \ref dma_channel_num_t
 * \param callback \ref dma_callback_t
 */
void dma_set_callback(dma_channel_num_t num, dma_callback_t callback)
{
	dma_data[num].callback = callback;
    4ba8:	e8 2f       	mov	r30, r24
    4baa:	f0 e0       	ldi	r31, 0x00	; 0
    4bac:	ee 0f       	add	r30, r30
    4bae:	ff 1f       	adc	r31, r31
    4bb0:	ed 53       	subi	r30, 0x3D	; 61
    4bb2:	f2 4d       	sbci	r31, 0xD2	; 210
    4bb4:	60 83       	st	Z, r22
    4bb6:	71 83       	std	Z+1, r23	; 0x01
    4bb8:	08 95       	ret

00004bba <__vector_6>:
/**
 * \internal
 * \brief DMA channel 0 interrupt handler
 */
ISR(DMA_CH0_vect)
{
    4bba:	1f 92       	push	r1
    4bbc:	0f 92       	push	r0
    4bbe:	0f b6       	in	r0, 0x3f	; 63
    4bc0:	0f 92       	push	r0
    4bc2:	11 24       	eor	r1, r1
    4bc4:	0b b6       	in	r0, 0x3b	; 59
    4bc6:	0f 92       	push	r0
    4bc8:	2f 93       	push	r18
    4bca:	3f 93       	push	r19
    4bcc:	4f 93       	push	r20
    4bce:	5f 93       	push	r21
    4bd0:	6f 93       	push	r22
    4bd2:	7f 93       	push	r23
    4bd4:	8f 93       	push	r24
    4bd6:	9f 93       	push	r25
    4bd8:	af 93       	push	r26
    4bda:	bf 93       	push	r27
    4bdc:	ef 93       	push	r30
    4bde:	ff 93       	push	r31
	dma_interrupt(0);
    4be0:	80 e0       	ldi	r24, 0x00	; 0
    4be2:	42 df       	rcall	.-380    	; 0x4a68 <dma_interrupt>
}
    4be4:	ff 91       	pop	r31
    4be6:	ef 91       	pop	r30
    4be8:	bf 91       	pop	r27
    4bea:	af 91       	pop	r26
    4bec:	9f 91       	pop	r25
    4bee:	8f 91       	pop	r24
    4bf0:	7f 91       	pop	r23
    4bf2:	6f 91       	pop	r22
    4bf4:	5f 91       	pop	r21
    4bf6:	4f 91       	pop	r20
    4bf8:	3f 91       	pop	r19
    4bfa:	2f 91       	pop	r18
    4bfc:	0f 90       	pop	r0
    4bfe:	0b be       	out	0x3b, r0	; 59
    4c00:	0f 90       	pop	r0
    4c02:	0f be       	out	0x3f, r0	; 63
    4c04:	0f 90       	pop	r0
    4c06:	1f 90       	pop	r1
    4c08:	18 95       	reti

00004c0a <__vector_7>:
/**
 * \internal
 * \brief DMA channel 1 interrupt handler
 */
ISR(DMA_CH1_vect)
{
    4c0a:	1f 92       	push	r1
    4c0c:	0f 92       	push	r0
    4c0e:	0f b6       	in	r0, 0x3f	; 63
    4c10:	0f 92       	push	r0
    4c12:	11 24       	eor	r1, r1
    4c14:	0b b6       	in	r0, 0x3b	; 59
    4c16:	0f 92       	push	r0
    4c18:	2f 93       	push	r18
    4c1a:	3f 93       	push	r19
    4c1c:	4f 93       	push	r20
    4c1e:	5f 93       	push	r21
    4c20:	6f 93       	push	r22
    4c22:	7f 93       	push	r23
    4c24:	8f 93       	push	r24
    4c26:	9f 93       	push	r25
    4c28:	af 93       	push	r26
    4c2a:	bf 93       	push	r27
    4c2c:	ef 93       	push	r30
    4c2e:	ff 93       	push	r31
	dma_interrupt(1);
    4c30:	81 e0       	ldi	r24, 0x01	; 1
    4c32:	1a df       	rcall	.-460    	; 0x4a68 <dma_interrupt>
}
    4c34:	ff 91       	pop	r31
    4c36:	ef 91       	pop	r30
    4c38:	bf 91       	pop	r27
    4c3a:	af 91       	pop	r26
    4c3c:	9f 91       	pop	r25
    4c3e:	8f 91       	pop	r24
    4c40:	7f 91       	pop	r23
    4c42:	6f 91       	pop	r22
    4c44:	5f 91       	pop	r21
    4c46:	4f 91       	pop	r20
    4c48:	3f 91       	pop	r19
    4c4a:	2f 91       	pop	r18
    4c4c:	0f 90       	pop	r0
    4c4e:	0b be       	out	0x3b, r0	; 59
    4c50:	0f 90       	pop	r0
    4c52:	0f be       	out	0x3f, r0	; 63
    4c54:	0f 90       	pop	r0
    4c56:	1f 90       	pop	r1
    4c58:	18 95       	reti

00004c5a <__vector_8>:
/**
 * \internal
 * \brief DMA channel 2 interrupt handler
 */
ISR(DMA_CH2_vect)
{
    4c5a:	1f 92       	push	r1
    4c5c:	0f 92       	push	r0
    4c5e:	0f b6       	in	r0, 0x3f	; 63
    4c60:	0f 92       	push	r0
    4c62:	11 24       	eor	r1, r1
    4c64:	0b b6       	in	r0, 0x3b	; 59
    4c66:	0f 92       	push	r0
    4c68:	2f 93       	push	r18
    4c6a:	3f 93       	push	r19
    4c6c:	4f 93       	push	r20
    4c6e:	5f 93       	push	r21
    4c70:	6f 93       	push	r22
    4c72:	7f 93       	push	r23
    4c74:	8f 93       	push	r24
    4c76:	9f 93       	push	r25
    4c78:	af 93       	push	r26
    4c7a:	bf 93       	push	r27
    4c7c:	ef 93       	push	r30
    4c7e:	ff 93       	push	r31
	dma_interrupt(2);
    4c80:	82 e0       	ldi	r24, 0x02	; 2
    4c82:	f2 de       	rcall	.-540    	; 0x4a68 <dma_interrupt>
}
    4c84:	ff 91       	pop	r31
    4c86:	ef 91       	pop	r30
    4c88:	bf 91       	pop	r27
    4c8a:	af 91       	pop	r26
    4c8c:	9f 91       	pop	r25
    4c8e:	8f 91       	pop	r24
    4c90:	7f 91       	pop	r23
    4c92:	6f 91       	pop	r22
    4c94:	5f 91       	pop	r21
    4c96:	4f 91       	pop	r20
    4c98:	3f 91       	pop	r19
    4c9a:	2f 91       	pop	r18
    4c9c:	0f 90       	pop	r0
    4c9e:	0b be       	out	0x3b, r0	; 59
    4ca0:	0f 90       	pop	r0
    4ca2:	0f be       	out	0x3f, r0	; 63
    4ca4:	0f 90       	pop	r0
    4ca6:	1f 90       	pop	r1
    4ca8:	18 95       	reti

00004caa <__vector_9>:
/**
 * \internal
 * \brief DMA channel 3 interrupt handler
 */
ISR(DMA_CH3_vect)
{
    4caa:	1f 92       	push	r1
    4cac:	0f 92       	push	r0
    4cae:	0f b6       	in	r0, 0x3f	; 63
    4cb0:	0f 92       	push	r0
    4cb2:	11 24       	eor	r1, r1
    4cb4:	0b b6       	in	r0, 0x3b	; 59
    4cb6:	0f 92       	push	r0
    4cb8:	2f 93       	push	r18
    4cba:	3f 93       	push	r19
    4cbc:	4f 93       	push	r20
    4cbe:	5f 93       	push	r21
    4cc0:	6f 93       	push	r22
    4cc2:	7f 93       	push	r23
    4cc4:	8f 93       	push	r24
    4cc6:	9f 93       	push	r25
    4cc8:	af 93       	push	r26
    4cca:	bf 93       	push	r27
    4ccc:	ef 93       	push	r30
    4cce:	ff 93       	push	r31
	dma_interrupt(3);
    4cd0:	83 e0       	ldi	r24, 0x03	; 3
    4cd2:	ca de       	rcall	.-620    	; 0x4a68 <dma_interrupt>
}
    4cd4:	ff 91       	pop	r31
    4cd6:	ef 91       	pop	r30
    4cd8:	bf 91       	pop	r27
    4cda:	af 91       	pop	r26
    4cdc:	9f 91       	pop	r25
    4cde:	8f 91       	pop	r24
    4ce0:	7f 91       	pop	r23
    4ce2:	6f 91       	pop	r22
    4ce4:	5f 91       	pop	r21
    4ce6:	4f 91       	pop	r20
    4ce8:	3f 91       	pop	r19
    4cea:	2f 91       	pop	r18
    4cec:	0f 90       	pop	r0
    4cee:	0b be       	out	0x3b, r0	; 59
    4cf0:	0f 90       	pop	r0
    4cf2:	0f be       	out	0x3f, r0	; 63
    4cf4:	0f 90       	pop	r0
    4cf6:	1f 90       	pop	r1
    4cf8:	18 95       	reti

00004cfa <dma_channel_write_config>:
 * \param config Pointer to a DMA channel config, given by a
 *               \ref dma_channel_config
 */
void dma_channel_write_config(dma_channel_num_t num,
		struct dma_channel_config *config)
{
    4cfa:	cf 93       	push	r28
    4cfc:	df 93       	push	r29
    4cfe:	1f 92       	push	r1
    4d00:	cd b7       	in	r28, 0x3d	; 61
    4d02:	de b7       	in	r29, 0x3e	; 62
    4d04:	db 01       	movw	r26, r22
	DMA_CH_t *channel = dma_get_channel_address_from_num(num);
    4d06:	e8 2f       	mov	r30, r24
    4d08:	f0 e0       	ldi	r31, 0x00	; 0
    4d0a:	71 96       	adiw	r30, 0x11	; 17
    4d0c:	e2 95       	swap	r30
    4d0e:	f2 95       	swap	r31
    4d10:	f0 7f       	andi	r31, 0xF0	; 240
    4d12:	fe 27       	eor	r31, r30
    4d14:	e0 7f       	andi	r30, 0xF0	; 240
    4d16:	fe 27       	eor	r31, r30

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4d18:	8f b7       	in	r24, 0x3f	; 63
    4d1a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    4d1c:	f8 94       	cli
	return flags;
    4d1e:	99 81       	ldd	r25, Y+1	; 0x01
#ifdef CONFIG_HAVE_HUGEMEM
	channel->DESTADDR0 = (uint32_t)config->destaddr;
	channel->DESTADDR1 = (uint32_t)config->destaddr >> 8;
	channel->DESTADDR2 = (uint32_t)config->destaddr >> 16;
#else
	channel->DESTADDR0 = (uint32_t)config->destaddr16;
    4d20:	19 96       	adiw	r26, 0x09	; 9
    4d22:	8c 91       	ld	r24, X
    4d24:	19 97       	sbiw	r26, 0x09	; 9
    4d26:	84 87       	std	Z+12, r24	; 0x0c
	channel->DESTADDR1 = (uint32_t)config->destaddr16 >> 8;
    4d28:	1a 96       	adiw	r26, 0x0a	; 10
    4d2a:	8c 91       	ld	r24, X
    4d2c:	1a 97       	sbiw	r26, 0x0a	; 10
    4d2e:	85 87       	std	Z+13, r24	; 0x0d
#  if XMEGA_A || XMEGA_AU
	channel->DESTADDR2 = 0;
    4d30:	16 86       	std	Z+14, r1	; 0x0e
#ifdef CONFIG_HAVE_HUGEMEM
	channel->SRCADDR0 = (uint32_t)config->srcaddr;
	channel->SRCADDR1 = (uint32_t)config->srcaddr >> 8;
	channel->SRCADDR2 = (uint32_t)config->srcaddr >> 16;
#else
	channel->SRCADDR0 = (uint32_t)config->srcaddr16;
    4d32:	17 96       	adiw	r26, 0x07	; 7
    4d34:	8c 91       	ld	r24, X
    4d36:	17 97       	sbiw	r26, 0x07	; 7
    4d38:	80 87       	std	Z+8, r24	; 0x08
	channel->SRCADDR1 = (uint32_t)config->srcaddr16 >> 8;
    4d3a:	18 96       	adiw	r26, 0x08	; 8
    4d3c:	8c 91       	ld	r24, X
    4d3e:	18 97       	sbiw	r26, 0x08	; 8
    4d40:	81 87       	std	Z+9, r24	; 0x09
#  if XMEGA_A || XMEGA_AU
	channel->SRCADDR2 = 0;
    4d42:	12 86       	std	Z+10, r1	; 0x0a
#  endif
#endif

	channel->ADDRCTRL = config->addrctrl;
    4d44:	12 96       	adiw	r26, 0x02	; 2
    4d46:	8c 91       	ld	r24, X
    4d48:	12 97       	sbiw	r26, 0x02	; 2
    4d4a:	82 83       	std	Z+2, r24	; 0x02
	channel->TRIGSRC = config->trigsrc;
    4d4c:	13 96       	adiw	r26, 0x03	; 3
    4d4e:	8c 91       	ld	r24, X
    4d50:	13 97       	sbiw	r26, 0x03	; 3
    4d52:	83 83       	std	Z+3, r24	; 0x03
	channel->TRFCNT = config->trfcnt;
    4d54:	14 96       	adiw	r26, 0x04	; 4
    4d56:	2d 91       	ld	r18, X+
    4d58:	3c 91       	ld	r19, X
    4d5a:	15 97       	sbiw	r26, 0x05	; 5
    4d5c:	24 83       	std	Z+4, r18	; 0x04
    4d5e:	35 83       	std	Z+5, r19	; 0x05
	channel->REPCNT = config->repcnt;
    4d60:	16 96       	adiw	r26, 0x06	; 6
    4d62:	8c 91       	ld	r24, X
    4d64:	16 97       	sbiw	r26, 0x06	; 6
    4d66:	86 83       	std	Z+6, r24	; 0x06

	channel->CTRLB = config->ctrlb;
    4d68:	11 96       	adiw	r26, 0x01	; 1
    4d6a:	8c 91       	ld	r24, X
    4d6c:	11 97       	sbiw	r26, 0x01	; 1
    4d6e:	81 83       	std	Z+1, r24	; 0x01

	/* Make sure the DMA channel is not enabled before dma_channel_enable()
	 * is called.
	 */
#if XMEGA_A || XMEGA_AU
	channel->CTRLA = config->ctrla & ~DMA_CH_ENABLE_bm;
    4d70:	8c 91       	ld	r24, X
    4d72:	8f 77       	andi	r24, 0x7F	; 127
    4d74:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4d76:	9f bf       	out	0x3f, r25	; 63
#else
	channel->CTRLA = config->ctrla & ~DMA_CH_CHEN_bm;
#endif

	cpu_irq_restore(iflags);
}
    4d78:	0f 90       	pop	r0
    4d7a:	df 91       	pop	r29
    4d7c:	cf 91       	pop	r28
    4d7e:	08 95       	ret

00004d80 <__portable_avr_delay_cycles>:
				vbat_status = VBAT_STATUS_OK;
			}
		}
	}
	return vbat_status;
}
    4d80:	04 c0       	rjmp	.+8      	; 0x4d8a <__portable_avr_delay_cycles+0xa>
    4d82:	61 50       	subi	r22, 0x01	; 1
    4d84:	71 09       	sbc	r23, r1
    4d86:	81 09       	sbc	r24, r1
    4d88:	91 09       	sbc	r25, r1
    4d8a:	61 15       	cp	r22, r1
    4d8c:	71 05       	cpc	r23, r1
    4d8e:	81 05       	cpc	r24, r1
    4d90:	91 05       	cpc	r25, r1
    4d92:	b9 f7       	brne	.-18     	; 0x4d82 <__portable_avr_delay_cycles+0x2>
    4d94:	08 95       	ret

00004d96 <rtc_get_time>:
    4d96:	80 e1       	ldi	r24, 0x10	; 16
    4d98:	80 93 21 04 	sts	0x0421, r24	; 0x800421 <__TEXT_REGION_LENGTH__+0x700421>
    4d9c:	e0 e2       	ldi	r30, 0x20	; 32
    4d9e:	f4 e0       	ldi	r31, 0x04	; 4
    4da0:	81 81       	ldd	r24, Z+1	; 0x01
    4da2:	84 fd       	sbrc	r24, 4
    4da4:	fd cf       	rjmp	.-6      	; 0x4da0 <rtc_get_time+0xa>
    4da6:	60 91 24 04 	lds	r22, 0x0424	; 0x800424 <__TEXT_REGION_LENGTH__+0x700424>
    4daa:	70 91 25 04 	lds	r23, 0x0425	; 0x800425 <__TEXT_REGION_LENGTH__+0x700425>
    4dae:	80 91 26 04 	lds	r24, 0x0426	; 0x800426 <__TEXT_REGION_LENGTH__+0x700426>
    4db2:	90 91 27 04 	lds	r25, 0x0427	; 0x800427 <__TEXT_REGION_LENGTH__+0x700427>
    4db6:	08 95       	ret

00004db8 <rtc_set_alarm>:
    4db8:	e0 e2       	ldi	r30, 0x20	; 32
    4dba:	f4 e0       	ldi	r31, 0x04	; 4
    4dbc:	24 e0       	ldi	r18, 0x04	; 4
    4dbe:	22 83       	std	Z+2, r18	; 0x02
    4dc0:	64 87       	std	Z+12, r22	; 0x0c
    4dc2:	75 87       	std	Z+13, r23	; 0x0d
    4dc4:	86 87       	std	Z+14, r24	; 0x0e
    4dc6:	97 87       	std	Z+15, r25	; 0x0f
    4dc8:	82 e0       	ldi	r24, 0x02	; 2
    4dca:	83 83       	std	Z+3, r24	; 0x03
    4dcc:	08 95       	ret

00004dce <rtc_set_callback>:
    4dce:	80 93 cb 2d 	sts	0x2DCB, r24	; 0x802dcb <rtc_data>
    4dd2:	90 93 cc 2d 	sts	0x2DCC, r25	; 0x802dcc <rtc_data+0x1>
    4dd6:	08 95       	ret

00004dd8 <rtc_init>:
 * \note When the backup system is used, the function \ref
 * rtc_vbat_system_check should be called to determine if a re-initialization
 * must be done.
 */
void rtc_init(void)
{
    4dd8:	cf 93       	push	r28
    4dda:	df 93       	push	r29
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    4ddc:	64 e0       	ldi	r22, 0x04	; 4
    4dde:	80 e0       	ldi	r24, 0x00	; 0
    4de0:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
 * \ref CONFIG_RTC32_CLOCK_1024HZ.
 */
static void vbat_init(void)
{
	// Enable access to VBAT
	VBAT.CTRL |= VBAT_ACCEN_bm;
    4de4:	c0 ef       	ldi	r28, 0xF0	; 240
    4de6:	d0 e0       	ldi	r29, 0x00	; 0
    4de8:	88 81       	ld	r24, Y
    4dea:	82 60       	ori	r24, 0x02	; 2
    4dec:	88 83       	st	Y, r24

	ccp_write_io((void *)&VBAT.CTRL, VBAT_RESET_bm);
    4dee:	61 e0       	ldi	r22, 0x01	; 1
    4df0:	80 ef       	ldi	r24, 0xF0	; 240
    4df2:	90 e0       	ldi	r25, 0x00	; 0
    4df4:	0e 94 e4 74 	call	0xe9c8	; 0xe9c8 <ccp_write_io>

	VBAT.CTRL |= VBAT_XOSCFDEN_bm;
    4df8:	88 81       	ld	r24, Y
    4dfa:	84 60       	ori	r24, 0x04	; 4
    4dfc:	88 83       	st	Y, r24
	/* This delay is needed to give the voltage in the backup system some
	* time to stabilize before we turn on the oscillator. If we do not
	* have this delay we may get a failure detection.
	*/
	delay_us(200);
    4dfe:	69 ee       	ldi	r22, 0xE9	; 233
    4e00:	73 e0       	ldi	r23, 0x03	; 3
    4e02:	80 e0       	ldi	r24, 0x00	; 0
    4e04:	90 e0       	ldi	r25, 0x00	; 0
    4e06:	bc df       	rcall	.-136    	; 0x4d80 <__portable_avr_delay_cycles>
	VBAT.CTRL |= VBAT_XOSCEN_bm | RTC32_CLOCK | RTC32_CLOCK_HIGHESR;
    4e08:	88 81       	ld	r24, Y
    4e0a:	88 61       	ori	r24, 0x18	; 24
    4e0c:	88 83       	st	Y, r24
	while (!(VBAT.STATUS & VBAT_XOSCRDY_bm));
    4e0e:	e0 ef       	ldi	r30, 0xF0	; 240
    4e10:	f0 e0       	ldi	r31, 0x00	; 0
    4e12:	81 81       	ldd	r24, Z+1	; 0x01
    4e14:	83 ff       	sbrs	r24, 3
    4e16:	fd cf       	rjmp	.-6      	; 0x4e12 <rtc_init+0x3a>
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
	// Set up VBAT system and start oscillator
	vbat_init();

	// Disable the RTC32 module before setting it up
	RTC32.CTRL = 0;
    4e18:	10 92 20 04 	sts	0x0420, r1	; 0x800420 <__TEXT_REGION_LENGTH__+0x700420>
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    4e1c:	e0 e2       	ldi	r30, 0x20	; 32
    4e1e:	f4 e0       	ldi	r31, 0x04	; 4
    4e20:	81 81       	ldd	r24, Z+1	; 0x01
	vbat_init();

	// Disable the RTC32 module before setting it up
	RTC32.CTRL = 0;

	while (rtc_is_busy());
    4e22:	80 fd       	sbrc	r24, 0
    4e24:	fd cf       	rjmp	.-6      	; 0x4e20 <rtc_init+0x48>

	// Set up maximum period and start at 0
	RTC32.PER = 0xffffffff;
    4e26:	e0 e2       	ldi	r30, 0x20	; 32
    4e28:	f4 e0       	ldi	r31, 0x04	; 4
    4e2a:	8f ef       	ldi	r24, 0xFF	; 255
    4e2c:	9f ef       	ldi	r25, 0xFF	; 255
    4e2e:	dc 01       	movw	r26, r24
    4e30:	80 87       	std	Z+8, r24	; 0x08
    4e32:	91 87       	std	Z+9, r25	; 0x09
    4e34:	a2 87       	std	Z+10, r26	; 0x0a
    4e36:	b3 87       	std	Z+11, r27	; 0x0b
	RTC32.CNT = 0;
    4e38:	14 82       	std	Z+4, r1	; 0x04
    4e3a:	15 82       	std	Z+5, r1	; 0x05
    4e3c:	16 82       	std	Z+6, r1	; 0x06
    4e3e:	17 82       	std	Z+7, r1	; 0x07
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    4e40:	81 81       	ldd	r24, Z+1	; 0x01

	// Set up maximum period and start at 0
	RTC32.PER = 0xffffffff;
	RTC32.CNT = 0;

	while (rtc_is_busy());
    4e42:	80 fd       	sbrc	r24, 0
    4e44:	fd cf       	rjmp	.-6      	; 0x4e40 <rtc_init+0x68>

	RTC32.INTCTRL = 0;
    4e46:	e0 e2       	ldi	r30, 0x20	; 32
    4e48:	f4 e0       	ldi	r31, 0x04	; 4
    4e4a:	12 82       	std	Z+2, r1	; 0x02
	RTC32.CTRL = RTC32_ENABLE_bm;
    4e4c:	81 e0       	ldi	r24, 0x01	; 1
    4e4e:	80 83       	st	Z, r24
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    4e50:	81 81       	ldd	r24, Z+1	; 0x01

	RTC32.INTCTRL = 0;
	RTC32.CTRL = RTC32_ENABLE_bm;

	// Make sure it's sync'ed before return
	while (rtc_is_busy());
    4e52:	80 fd       	sbrc	r24, 0
    4e54:	fd cf       	rjmp	.-6      	; 0x4e50 <rtc_init+0x78>
}
    4e56:	df 91       	pop	r29
    4e58:	cf 91       	pop	r28
    4e5a:	08 95       	ret

00004e5c <__vector_11>:
 *
 * Disables the RTC32 interrupts, then calls the alarm callback function if one
 * has been set.
 */
ISR(RTC32_COMP_vect)
{
    4e5c:	1f 92       	push	r1
    4e5e:	0f 92       	push	r0
    4e60:	0f b6       	in	r0, 0x3f	; 63
    4e62:	0f 92       	push	r0
    4e64:	11 24       	eor	r1, r1
    4e66:	0b b6       	in	r0, 0x3b	; 59
    4e68:	0f 92       	push	r0
    4e6a:	2f 93       	push	r18
    4e6c:	3f 93       	push	r19
    4e6e:	4f 93       	push	r20
    4e70:	5f 93       	push	r21
    4e72:	6f 93       	push	r22
    4e74:	7f 93       	push	r23
    4e76:	8f 93       	push	r24
    4e78:	9f 93       	push	r25
    4e7a:	af 93       	push	r26
    4e7c:	bf 93       	push	r27
    4e7e:	cf 93       	push	r28
    4e80:	df 93       	push	r29
    4e82:	ef 93       	push	r30
    4e84:	ff 93       	push	r31
	RTC32.INTCTRL = 0;
    4e86:	10 92 22 04 	sts	0x0422, r1	; 0x800422 <__TEXT_REGION_LENGTH__+0x700422>
	if (rtc_data.callback)
    4e8a:	c0 91 cb 2d 	lds	r28, 0x2DCB	; 0x802dcb <rtc_data>
    4e8e:	d0 91 cc 2d 	lds	r29, 0x2DCC	; 0x802dcc <rtc_data+0x1>
    4e92:	20 97       	sbiw	r28, 0x00	; 0
		rtc_data.callback(rtc_get_time());
    4e94:	19 f0       	breq	.+6      	; 0x4e9c <__vector_11+0x40>
    4e96:	7f df       	rcall	.-258    	; 0x4d96 <rtc_get_time>
    4e98:	fe 01       	movw	r30, r28
}
    4e9a:	19 95       	eicall
    4e9c:	ff 91       	pop	r31
    4e9e:	ef 91       	pop	r30
    4ea0:	df 91       	pop	r29
    4ea2:	cf 91       	pop	r28
    4ea4:	bf 91       	pop	r27
    4ea6:	af 91       	pop	r26
    4ea8:	9f 91       	pop	r25
    4eaa:	8f 91       	pop	r24
    4eac:	7f 91       	pop	r23
    4eae:	6f 91       	pop	r22
    4eb0:	5f 91       	pop	r21
    4eb2:	4f 91       	pop	r20
    4eb4:	3f 91       	pop	r19
    4eb6:	2f 91       	pop	r18
    4eb8:	0f 90       	pop	r0
    4eba:	0b be       	out	0x3b, r0	; 59
    4ebc:	0f 90       	pop	r0
    4ebe:	0f be       	out	0x3f, r0	; 63
    4ec0:	0f 90       	pop	r0
    4ec2:	1f 90       	pop	r1
    4ec4:	18 95       	reti

00004ec6 <get_interpolated_sine>:
/* Linear interpolation with noise */
uint16_t get_interpolated_sine(uint16_t phase)
{
	/* SINE LUT */
	uint16_t left_x, rght_x, left_y, rght_y;
	rght_x = left_x = phase >> 4;
    4ec6:	fc 01       	movw	r30, r24
    4ec8:	f2 95       	swap	r31
    4eca:	e2 95       	swap	r30
    4ecc:	ef 70       	andi	r30, 0x0F	; 15
    4ece:	ef 27       	eor	r30, r31
    4ed0:	ff 70       	andi	r31, 0x0F	; 15
    4ed2:	ef 27       	eor	r30, r31
	if (++rght_x >= PM_SINE_COUNT) {
    4ed4:	9f 01       	movw	r18, r30
    4ed6:	2f 5f       	subi	r18, 0xFF	; 255
    4ed8:	3f 4f       	sbci	r19, 0xFF	; 255
    4eda:	21 15       	cp	r18, r1
    4edc:	40 e1       	ldi	r20, 0x10	; 16
    4ede:	34 07       	cpc	r19, r20
    4ee0:	08 f0       	brcs	.+2      	; 0x4ee4 <get_interpolated_sine+0x1e>
		rght_x -= PM_SINE_COUNT;
    4ee2:	30 51       	subi	r19, 0x10	; 16
	}
	left_y = PGM_READ_WORD(&(PM_SINE[left_x]));
    4ee4:	ee 0f       	add	r30, r30
    4ee6:	ff 1f       	adc	r31, r31
    4ee8:	e4 54       	subi	r30, 0x44	; 68
    4eea:	f2 4f       	sbci	r31, 0xF2	; 242
    4eec:	45 91       	lpm	r20, Z+
    4eee:	54 91       	lpm	r21, Z
	rght_y = PGM_READ_WORD(&(PM_SINE[rght_x]));
    4ef0:	f9 01       	movw	r30, r18
    4ef2:	ee 0f       	add	r30, r30
    4ef4:	ff 1f       	adc	r31, r31
    4ef6:	e4 54       	subi	r30, 0x44	; 68
    4ef8:	f2 4f       	sbci	r31, 0xF2	; 242
    4efa:	25 91       	lpm	r18, Z+
    4efc:	34 91       	lpm	r19, Z

	/* INTERPOLATION LUT */
	uint16_t idx_y	= (uint16_t)((uint32_t)PM_SINE_MAX_STEP + rght_y - left_y);		// PM_SINE_MAX_STEP = +/-50
	uint16_t idx	= (idx_y << 4) | (phase & 0x0f);
	return left_y + (int8_t)PGM_READ_BYTE(&(PM_SINE_IP[idx]));
    4efe:	f9 01       	movw	r30, r18
    4f00:	f4 96       	adiw	r30, 0x34	; 52
    4f02:	e4 1b       	sub	r30, r20
    4f04:	f5 0b       	sbc	r31, r21
    4f06:	e2 95       	swap	r30
    4f08:	f2 95       	swap	r31
    4f0a:	f0 7f       	andi	r31, 0xF0	; 240
    4f0c:	fe 27       	eor	r31, r30
    4f0e:	e0 7f       	andi	r30, 0xF0	; 240
    4f10:	fe 27       	eor	r31, r30
    4f12:	8f 70       	andi	r24, 0x0F	; 15
    4f14:	99 27       	eor	r25, r25
    4f16:	e8 2b       	or	r30, r24
    4f18:	f9 2b       	or	r31, r25
    4f1a:	e4 5c       	subi	r30, 0xC4	; 196
    4f1c:	f8 4f       	sbci	r31, 0xF8	; 248
    4f1e:	e4 91       	lpm	r30, Z
}
    4f20:	ca 01       	movw	r24, r20
    4f22:	8e 0f       	add	r24, r30
    4f24:	91 1d       	adc	r25, r1
    4f26:	e7 fd       	sbrc	r30, 7
    4f28:	9a 95       	dec	r25
    4f2a:	08 95       	ret

00004f2c <printHelp>:

void printHelp(void)
{
	static bool s_again = false;

	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_HDR_1);
    4f2c:	82 e7       	ldi	r24, 0x72	; 114
    4f2e:	90 e3       	ldi	r25, 0x30	; 48
    4f30:	9f 93       	push	r25
    4f32:	8f 93       	push	r24
    4f34:	1f 92       	push	r1
    4f36:	80 e4       	ldi	r24, 0x40	; 64
    4f38:	8f 93       	push	r24
    4f3a:	8f e3       	ldi	r24, 0x3F	; 63
    4f3c:	95 e2       	ldi	r25, 0x25	; 37
    4f3e:	9f 93       	push	r25
    4f40:	8f 93       	push	r24
    4f42:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4f46:	81 34       	cpi	r24, 0x41	; 65
    4f48:	91 05       	cpc	r25, r1
    4f4a:	10 f0       	brcs	.+4      	; 0x4f50 <printHelp+0x24>
    4f4c:	80 e4       	ldi	r24, 0x40	; 64
    4f4e:	90 e0       	ldi	r25, 0x00	; 0
    4f50:	40 e0       	ldi	r20, 0x00	; 0
    4f52:	68 2f       	mov	r22, r24
    4f54:	8f e3       	ldi	r24, 0x3F	; 63
    4f56:	95 e2       	ldi	r25, 0x25	; 37
    4f58:	3f d8       	rcall	.-3970   	; 0x3fd8 <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_HDR_2);
    4f5a:	83 e5       	ldi	r24, 0x53	; 83
    4f5c:	90 e3       	ldi	r25, 0x30	; 48
    4f5e:	9f 93       	push	r25
    4f60:	8f 93       	push	r24
    4f62:	1f 92       	push	r1
    4f64:	80 e4       	ldi	r24, 0x40	; 64
    4f66:	8f 93       	push	r24
    4f68:	8f e3       	ldi	r24, 0x3F	; 63
    4f6a:	95 e2       	ldi	r25, 0x25	; 37
    4f6c:	9f 93       	push	r25
    4f6e:	8f 93       	push	r24
    4f70:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4f74:	81 34       	cpi	r24, 0x41	; 65
    4f76:	91 05       	cpc	r25, r1
    4f78:	10 f0       	brcs	.+4      	; 0x4f7e <printHelp+0x52>
    4f7a:	80 e4       	ldi	r24, 0x40	; 64
    4f7c:	90 e0       	ldi	r25, 0x00	; 0
    4f7e:	40 e0       	ldi	r20, 0x00	; 0
    4f80:	68 2f       	mov	r22, r24
    4f82:	8f e3       	ldi	r24, 0x3F	; 63
    4f84:	95 e2       	ldi	r25, 0x25	; 37
    4f86:	28 d8       	rcall	.-4016   	; 0x3fd8 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_ADC_1);
    4f88:	81 e3       	ldi	r24, 0x31	; 49
    4f8a:	90 e3       	ldi	r25, 0x30	; 48
    4f8c:	9f 93       	push	r25
    4f8e:	8f 93       	push	r24
    4f90:	1f 92       	push	r1
    4f92:	80 e4       	ldi	r24, 0x40	; 64
    4f94:	8f 93       	push	r24
    4f96:	8f e3       	ldi	r24, 0x3F	; 63
    4f98:	95 e2       	ldi	r25, 0x25	; 37
    4f9a:	9f 93       	push	r25
    4f9c:	8f 93       	push	r24
    4f9e:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4fa2:	81 34       	cpi	r24, 0x41	; 65
    4fa4:	91 05       	cpc	r25, r1
    4fa6:	10 f0       	brcs	.+4      	; 0x4fac <printHelp+0x80>
    4fa8:	80 e4       	ldi	r24, 0x40	; 64
    4faa:	90 e0       	ldi	r25, 0x00	; 0
    4fac:	40 e0       	ldi	r20, 0x00	; 0
    4fae:	68 2f       	mov	r22, r24
    4fb0:	8f e3       	ldi	r24, 0x3F	; 63
    4fb2:	95 e2       	ldi	r25, 0x25	; 37
    4fb4:	11 d8       	rcall	.-4062   	; 0x3fd8 <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_ADC_2);
    4fb6:	86 e1       	ldi	r24, 0x16	; 22
    4fb8:	90 e3       	ldi	r25, 0x30	; 48
    4fba:	9f 93       	push	r25
    4fbc:	8f 93       	push	r24
    4fbe:	1f 92       	push	r1
    4fc0:	80 e4       	ldi	r24, 0x40	; 64
    4fc2:	8f 93       	push	r24
    4fc4:	8f e3       	ldi	r24, 0x3F	; 63
    4fc6:	95 e2       	ldi	r25, 0x25	; 37
    4fc8:	9f 93       	push	r25
    4fca:	8f 93       	push	r24
    4fcc:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4fd0:	81 34       	cpi	r24, 0x41	; 65
    4fd2:	91 05       	cpc	r25, r1
    4fd4:	10 f0       	brcs	.+4      	; 0x4fda <printHelp+0xae>
    4fd6:	80 e4       	ldi	r24, 0x40	; 64
    4fd8:	90 e0       	ldi	r25, 0x00	; 0
    4fda:	40 e0       	ldi	r20, 0x00	; 0
    4fdc:	68 2f       	mov	r22, r24
    4fde:	8f e3       	ldi	r24, 0x3F	; 63
    4fe0:	95 e2       	ldi	r25, 0x25	; 37
    4fe2:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_AT_1);
    4fe6:	86 ef       	ldi	r24, 0xF6	; 246
    4fe8:	9f e2       	ldi	r25, 0x2F	; 47
    4fea:	9f 93       	push	r25
    4fec:	8f 93       	push	r24
    4fee:	1f 92       	push	r1
    4ff0:	80 e4       	ldi	r24, 0x40	; 64
    4ff2:	8f 93       	push	r24
    4ff4:	8f e3       	ldi	r24, 0x3F	; 63
    4ff6:	95 e2       	ldi	r25, 0x25	; 37
    4ff8:	9f 93       	push	r25
    4ffa:	8f 93       	push	r24
    4ffc:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    5000:	81 34       	cpi	r24, 0x41	; 65
    5002:	91 05       	cpc	r25, r1
    5004:	10 f0       	brcs	.+4      	; 0x500a <printHelp+0xde>
    5006:	80 e4       	ldi	r24, 0x40	; 64
    5008:	90 e0       	ldi	r25, 0x00	; 0
    500a:	40 e0       	ldi	r20, 0x00	; 0
    500c:	68 2f       	mov	r22, r24
    500e:	8f e3       	ldi	r24, 0x3F	; 63
    5010:	95 e2       	ldi	r25, 0x25	; 37
    5012:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_BIAS_1);
    5016:	8b ed       	ldi	r24, 0xDB	; 219
    5018:	9f e2       	ldi	r25, 0x2F	; 47
    501a:	9f 93       	push	r25
    501c:	8f 93       	push	r24
    501e:	1f 92       	push	r1
    5020:	80 e4       	ldi	r24, 0x40	; 64
    5022:	8f 93       	push	r24
    5024:	8f e3       	ldi	r24, 0x3F	; 63
    5026:	95 e2       	ldi	r25, 0x25	; 37
    5028:	9f 93       	push	r25
    502a:	8f 93       	push	r24
    502c:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    5030:	2d b7       	in	r18, 0x3d	; 61
    5032:	3e b7       	in	r19, 0x3e	; 62
    5034:	2c 5d       	subi	r18, 0xDC	; 220
    5036:	3f 4f       	sbci	r19, 0xFF	; 255
    5038:	2d bf       	out	0x3d, r18	; 61
    503a:	3e bf       	out	0x3e, r19	; 62
    503c:	81 34       	cpi	r24, 0x41	; 65
    503e:	91 05       	cpc	r25, r1
    5040:	10 f0       	brcs	.+4      	; 0x5046 <printHelp+0x11a>
    5042:	80 e4       	ldi	r24, 0x40	; 64
    5044:	90 e0       	ldi	r25, 0x00	; 0
    5046:	40 e0       	ldi	r20, 0x00	; 0
    5048:	68 2f       	mov	r22, r24
    504a:	8f e3       	ldi	r24, 0x3F	; 63
    504c:	95 e2       	ldi	r25, 0x25	; 37
    504e:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_BIAS_2);
    5052:	88 ec       	ldi	r24, 0xC8	; 200
    5054:	9f e2       	ldi	r25, 0x2F	; 47
    5056:	9f 93       	push	r25
    5058:	8f 93       	push	r24
    505a:	1f 92       	push	r1
    505c:	80 e4       	ldi	r24, 0x40	; 64
    505e:	8f 93       	push	r24
    5060:	8f e3       	ldi	r24, 0x3F	; 63
    5062:	95 e2       	ldi	r25, 0x25	; 37
    5064:	9f 93       	push	r25
    5066:	8f 93       	push	r24
    5068:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    506c:	81 34       	cpi	r24, 0x41	; 65
    506e:	91 05       	cpc	r25, r1
    5070:	10 f0       	brcs	.+4      	; 0x5076 <printHelp+0x14a>
    5072:	80 e4       	ldi	r24, 0x40	; 64
    5074:	90 e0       	ldi	r25, 0x00	; 0
    5076:	40 e0       	ldi	r20, 0x00	; 0
    5078:	68 2f       	mov	r22, r24
    507a:	8f e3       	ldi	r24, 0x3F	; 63
    507c:	95 e2       	ldi	r25, 0x25	; 37
    507e:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_BL_1);
    5082:	8c ea       	ldi	r24, 0xAC	; 172
    5084:	9f e2       	ldi	r25, 0x2F	; 47
    5086:	9f 93       	push	r25
    5088:	8f 93       	push	r24
    508a:	1f 92       	push	r1
    508c:	80 e4       	ldi	r24, 0x40	; 64
    508e:	8f 93       	push	r24
    5090:	8f e3       	ldi	r24, 0x3F	; 63
    5092:	95 e2       	ldi	r25, 0x25	; 37
    5094:	9f 93       	push	r25
    5096:	8f 93       	push	r24
    5098:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    509c:	81 34       	cpi	r24, 0x41	; 65
    509e:	91 05       	cpc	r25, r1
    50a0:	10 f0       	brcs	.+4      	; 0x50a6 <printHelp+0x17a>
    50a2:	80 e4       	ldi	r24, 0x40	; 64
    50a4:	90 e0       	ldi	r25, 0x00	; 0
    50a6:	40 e0       	ldi	r20, 0x00	; 0
    50a8:	68 2f       	mov	r22, r24
    50aa:	8f e3       	ldi	r24, 0x3F	; 63
    50ac:	95 e2       	ldi	r25, 0x25	; 37
    50ae:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_BL_2);
    50b2:	84 e9       	ldi	r24, 0x94	; 148
    50b4:	9f e2       	ldi	r25, 0x2F	; 47
    50b6:	9f 93       	push	r25
    50b8:	8f 93       	push	r24
    50ba:	1f 92       	push	r1
    50bc:	80 e4       	ldi	r24, 0x40	; 64
    50be:	8f 93       	push	r24
    50c0:	8f e3       	ldi	r24, 0x3F	; 63
    50c2:	95 e2       	ldi	r25, 0x25	; 37
    50c4:	9f 93       	push	r25
    50c6:	8f 93       	push	r24
    50c8:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    50cc:	81 34       	cpi	r24, 0x41	; 65
    50ce:	91 05       	cpc	r25, r1
    50d0:	10 f0       	brcs	.+4      	; 0x50d6 <printHelp+0x1aa>
    50d2:	80 e4       	ldi	r24, 0x40	; 64
    50d4:	90 e0       	ldi	r25, 0x00	; 0
    50d6:	40 e0       	ldi	r20, 0x00	; 0
    50d8:	68 2f       	mov	r22, r24
    50da:	8f e3       	ldi	r24, 0x3F	; 63
    50dc:	95 e2       	ldi	r25, 0x25	; 37
    50de:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_DAC_1);
    50e2:	8b e7       	ldi	r24, 0x7B	; 123
    50e4:	9f e2       	ldi	r25, 0x2F	; 47
    50e6:	9f 93       	push	r25
    50e8:	8f 93       	push	r24
    50ea:	1f 92       	push	r1
    50ec:	80 e4       	ldi	r24, 0x40	; 64
    50ee:	8f 93       	push	r24
    50f0:	8f e3       	ldi	r24, 0x3F	; 63
    50f2:	95 e2       	ldi	r25, 0x25	; 37
    50f4:	9f 93       	push	r25
    50f6:	8f 93       	push	r24
    50f8:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    50fc:	81 34       	cpi	r24, 0x41	; 65
    50fe:	91 05       	cpc	r25, r1
    5100:	10 f0       	brcs	.+4      	; 0x5106 <printHelp+0x1da>
    5102:	80 e4       	ldi	r24, 0x40	; 64
    5104:	90 e0       	ldi	r25, 0x00	; 0
    5106:	40 e0       	ldi	r20, 0x00	; 0
    5108:	68 2f       	mov	r22, r24
    510a:	8f e3       	ldi	r24, 0x3F	; 63
    510c:	95 e2       	ldi	r25, 0x25	; 37
    510e:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_DAC_2);
    5112:	89 e6       	ldi	r24, 0x69	; 105
    5114:	9f e2       	ldi	r25, 0x2F	; 47
    5116:	9f 93       	push	r25
    5118:	8f 93       	push	r24
    511a:	1f 92       	push	r1
    511c:	80 e4       	ldi	r24, 0x40	; 64
    511e:	8f 93       	push	r24
    5120:	8f e3       	ldi	r24, 0x3F	; 63
    5122:	95 e2       	ldi	r25, 0x25	; 37
    5124:	9f 93       	push	r25
    5126:	8f 93       	push	r24
    5128:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    512c:	81 34       	cpi	r24, 0x41	; 65
    512e:	91 05       	cpc	r25, r1
    5130:	10 f0       	brcs	.+4      	; 0x5136 <printHelp+0x20a>
    5132:	80 e4       	ldi	r24, 0x40	; 64
    5134:	90 e0       	ldi	r25, 0x00	; 0
    5136:	40 e0       	ldi	r20, 0x00	; 0
    5138:	68 2f       	mov	r22, r24
    513a:	8f e3       	ldi	r24, 0x3F	; 63
    513c:	95 e2       	ldi	r25, 0x25	; 37
    513e:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_DDS_1);
    5142:	87 e4       	ldi	r24, 0x47	; 71
    5144:	9f e2       	ldi	r25, 0x2F	; 47
    5146:	9f 93       	push	r25
    5148:	8f 93       	push	r24
    514a:	1f 92       	push	r1
    514c:	80 e4       	ldi	r24, 0x40	; 64
    514e:	8f 93       	push	r24
    5150:	8f e3       	ldi	r24, 0x3F	; 63
    5152:	95 e2       	ldi	r25, 0x25	; 37
    5154:	9f 93       	push	r25
    5156:	8f 93       	push	r24
    5158:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    515c:	2d b7       	in	r18, 0x3d	; 61
    515e:	3e b7       	in	r19, 0x3e	; 62
    5160:	2c 5d       	subi	r18, 0xDC	; 220
    5162:	3f 4f       	sbci	r19, 0xFF	; 255
    5164:	2d bf       	out	0x3d, r18	; 61
    5166:	3e bf       	out	0x3e, r19	; 62
    5168:	81 34       	cpi	r24, 0x41	; 65
    516a:	91 05       	cpc	r25, r1
    516c:	10 f0       	brcs	.+4      	; 0x5172 <printHelp+0x246>
    516e:	80 e4       	ldi	r24, 0x40	; 64
    5170:	90 e0       	ldi	r25, 0x00	; 0
    5172:	40 e0       	ldi	r20, 0x00	; 0
    5174:	68 2f       	mov	r22, r24
    5176:	8f e3       	ldi	r24, 0x3F	; 63
    5178:	95 e2       	ldi	r25, 0x25	; 37
    517a:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_DDS_2);
    517e:	89 e3       	ldi	r24, 0x39	; 57
    5180:	9f e2       	ldi	r25, 0x2F	; 47
    5182:	9f 93       	push	r25
    5184:	8f 93       	push	r24
    5186:	1f 92       	push	r1
    5188:	80 e4       	ldi	r24, 0x40	; 64
    518a:	8f 93       	push	r24
    518c:	8f e3       	ldi	r24, 0x3F	; 63
    518e:	95 e2       	ldi	r25, 0x25	; 37
    5190:	9f 93       	push	r25
    5192:	8f 93       	push	r24
    5194:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    5198:	81 34       	cpi	r24, 0x41	; 65
    519a:	91 05       	cpc	r25, r1
    519c:	10 f0       	brcs	.+4      	; 0x51a2 <printHelp+0x276>
    519e:	80 e4       	ldi	r24, 0x40	; 64
    51a0:	90 e0       	ldi	r25, 0x00	; 0
    51a2:	40 e0       	ldi	r20, 0x00	; 0
    51a4:	68 2f       	mov	r22, r24
    51a6:	8f e3       	ldi	r24, 0x3F	; 63
    51a8:	95 e2       	ldi	r25, 0x25	; 37
    51aa:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_DDS_3);
    51ae:	84 e1       	ldi	r24, 0x14	; 20
    51b0:	9f e2       	ldi	r25, 0x2F	; 47
    51b2:	9f 93       	push	r25
    51b4:	8f 93       	push	r24
    51b6:	1f 92       	push	r1
    51b8:	80 e4       	ldi	r24, 0x40	; 64
    51ba:	8f 93       	push	r24
    51bc:	8f e3       	ldi	r24, 0x3F	; 63
    51be:	95 e2       	ldi	r25, 0x25	; 37
    51c0:	9f 93       	push	r25
    51c2:	8f 93       	push	r24
    51c4:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    51c8:	81 34       	cpi	r24, 0x41	; 65
    51ca:	91 05       	cpc	r25, r1
    51cc:	10 f0       	brcs	.+4      	; 0x51d2 <printHelp+0x2a6>
    51ce:	80 e4       	ldi	r24, 0x40	; 64
    51d0:	90 e0       	ldi	r25, 0x00	; 0
    51d2:	40 e0       	ldi	r20, 0x00	; 0
    51d4:	68 2f       	mov	r22, r24
    51d6:	8f e3       	ldi	r24, 0x3F	; 63
    51d8:	95 e2       	ldi	r25, 0x25	; 37
    51da:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_EB_1);
    51de:	84 ef       	ldi	r24, 0xF4	; 244
    51e0:	9e e2       	ldi	r25, 0x2E	; 46
    51e2:	9f 93       	push	r25
    51e4:	8f 93       	push	r24
    51e6:	1f 92       	push	r1
    51e8:	80 e4       	ldi	r24, 0x40	; 64
    51ea:	8f 93       	push	r24
    51ec:	8f e3       	ldi	r24, 0x3F	; 63
    51ee:	95 e2       	ldi	r25, 0x25	; 37
    51f0:	9f 93       	push	r25
    51f2:	8f 93       	push	r24
    51f4:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    51f8:	81 34       	cpi	r24, 0x41	; 65
    51fa:	91 05       	cpc	r25, r1
    51fc:	10 f0       	brcs	.+4      	; 0x5202 <printHelp+0x2d6>
    51fe:	80 e4       	ldi	r24, 0x40	; 64
    5200:	90 e0       	ldi	r25, 0x00	; 0
    5202:	40 e0       	ldi	r20, 0x00	; 0
    5204:	68 2f       	mov	r22, r24
    5206:	8f e3       	ldi	r24, 0x3F	; 63
    5208:	95 e2       	ldi	r25, 0x25	; 37
    520a:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_HELP_1);
    520e:	87 ed       	ldi	r24, 0xD7	; 215
    5210:	9e e2       	ldi	r25, 0x2E	; 46
    5212:	9f 93       	push	r25
    5214:	8f 93       	push	r24
    5216:	1f 92       	push	r1
    5218:	80 e4       	ldi	r24, 0x40	; 64
    521a:	8f 93       	push	r24
    521c:	8f e3       	ldi	r24, 0x3F	; 63
    521e:	95 e2       	ldi	r25, 0x25	; 37
    5220:	9f 93       	push	r25
    5222:	8f 93       	push	r24
    5224:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    5228:	81 34       	cpi	r24, 0x41	; 65
    522a:	91 05       	cpc	r25, r1
    522c:	10 f0       	brcs	.+4      	; 0x5232 <printHelp+0x306>
    522e:	80 e4       	ldi	r24, 0x40	; 64
    5230:	90 e0       	ldi	r25, 0x00	; 0
    5232:	40 e0       	ldi	r20, 0x00	; 0
    5234:	68 2f       	mov	r22, r24
    5236:	8f e3       	ldi	r24, 0x3F	; 63
    5238:	95 e2       	ldi	r25, 0x25	; 37
    523a:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_HELP_2);
    523e:	88 eb       	ldi	r24, 0xB8	; 184
    5240:	9e e2       	ldi	r25, 0x2E	; 46
    5242:	9f 93       	push	r25
    5244:	8f 93       	push	r24
    5246:	1f 92       	push	r1
    5248:	80 e4       	ldi	r24, 0x40	; 64
    524a:	8f 93       	push	r24
    524c:	8f e3       	ldi	r24, 0x3F	; 63
    524e:	95 e2       	ldi	r25, 0x25	; 37
    5250:	9f 93       	push	r25
    5252:	8f 93       	push	r24
    5254:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    5258:	81 34       	cpi	r24, 0x41	; 65
    525a:	91 05       	cpc	r25, r1
    525c:	10 f0       	brcs	.+4      	; 0x5262 <printHelp+0x336>
    525e:	80 e4       	ldi	r24, 0x40	; 64
    5260:	90 e0       	ldi	r25, 0x00	; 0
    5262:	40 e0       	ldi	r20, 0x00	; 0
    5264:	68 2f       	mov	r22, r24
    5266:	8f e3       	ldi	r24, 0x3F	; 63
    5268:	95 e2       	ldi	r25, 0x25	; 37
    526a:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_INFO_1);
    526e:	81 ea       	ldi	r24, 0xA1	; 161
    5270:	9e e2       	ldi	r25, 0x2E	; 46
    5272:	9f 93       	push	r25
    5274:	8f 93       	push	r24
    5276:	1f 92       	push	r1
    5278:	80 e4       	ldi	r24, 0x40	; 64
    527a:	8f 93       	push	r24
    527c:	8f e3       	ldi	r24, 0x3F	; 63
    527e:	95 e2       	ldi	r25, 0x25	; 37
    5280:	9f 93       	push	r25
    5282:	8f 93       	push	r24
    5284:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    5288:	2d b7       	in	r18, 0x3d	; 61
    528a:	3e b7       	in	r19, 0x3e	; 62
    528c:	2c 5d       	subi	r18, 0xDC	; 220
    528e:	3f 4f       	sbci	r19, 0xFF	; 255
    5290:	2d bf       	out	0x3d, r18	; 61
    5292:	3e bf       	out	0x3e, r19	; 62
    5294:	81 34       	cpi	r24, 0x41	; 65
    5296:	91 05       	cpc	r25, r1
    5298:	10 f0       	brcs	.+4      	; 0x529e <printHelp+0x372>
    529a:	80 e4       	ldi	r24, 0x40	; 64
    529c:	90 e0       	ldi	r25, 0x00	; 0
    529e:	40 e0       	ldi	r20, 0x00	; 0
    52a0:	68 2f       	mov	r22, r24
    52a2:	8f e3       	ldi	r24, 0x3F	; 63
    52a4:	95 e2       	ldi	r25, 0x25	; 37
    52a6:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_KB_1);
    52aa:	83 e8       	ldi	r24, 0x83	; 131
    52ac:	9e e2       	ldi	r25, 0x2E	; 46
    52ae:	9f 93       	push	r25
    52b0:	8f 93       	push	r24
    52b2:	1f 92       	push	r1
    52b4:	80 e4       	ldi	r24, 0x40	; 64
    52b6:	8f 93       	push	r24
    52b8:	8f e3       	ldi	r24, 0x3F	; 63
    52ba:	95 e2       	ldi	r25, 0x25	; 37
    52bc:	9f 93       	push	r25
    52be:	8f 93       	push	r24
    52c0:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    52c4:	81 34       	cpi	r24, 0x41	; 65
    52c6:	91 05       	cpc	r25, r1
    52c8:	10 f0       	brcs	.+4      	; 0x52ce <printHelp+0x3a2>
    52ca:	80 e4       	ldi	r24, 0x40	; 64
    52cc:	90 e0       	ldi	r25, 0x00	; 0
    52ce:	40 e0       	ldi	r20, 0x00	; 0
    52d0:	68 2f       	mov	r22, r24
    52d2:	8f e3       	ldi	r24, 0x3F	; 63
    52d4:	95 e2       	ldi	r25, 0x25	; 37
    52d6:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_PT_1);
    52da:	8a e6       	ldi	r24, 0x6A	; 106
    52dc:	9e e2       	ldi	r25, 0x2E	; 46
    52de:	9f 93       	push	r25
    52e0:	8f 93       	push	r24
    52e2:	1f 92       	push	r1
    52e4:	80 e4       	ldi	r24, 0x40	; 64
    52e6:	8f 93       	push	r24
    52e8:	8f e3       	ldi	r24, 0x3F	; 63
    52ea:	95 e2       	ldi	r25, 0x25	; 37
    52ec:	9f 93       	push	r25
    52ee:	8f 93       	push	r24
    52f0:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    52f4:	81 34       	cpi	r24, 0x41	; 65
    52f6:	91 05       	cpc	r25, r1
    52f8:	10 f0       	brcs	.+4      	; 0x52fe <printHelp+0x3d2>
    52fa:	80 e4       	ldi	r24, 0x40	; 64
    52fc:	90 e0       	ldi	r25, 0x00	; 0
    52fe:	40 e0       	ldi	r20, 0x00	; 0
    5300:	68 2f       	mov	r22, r24
    5302:	8f e3       	ldi	r24, 0x3F	; 63
    5304:	95 e2       	ldi	r25, 0x25	; 37
    5306:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_PT_2);
    530a:	8b e4       	ldi	r24, 0x4B	; 75
    530c:	9e e2       	ldi	r25, 0x2E	; 46
    530e:	9f 93       	push	r25
    5310:	8f 93       	push	r24
    5312:	1f 92       	push	r1
    5314:	80 e4       	ldi	r24, 0x40	; 64
    5316:	8f 93       	push	r24
    5318:	8f e3       	ldi	r24, 0x3F	; 63
    531a:	95 e2       	ldi	r25, 0x25	; 37
    531c:	9f 93       	push	r25
    531e:	8f 93       	push	r24
    5320:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    5324:	81 34       	cpi	r24, 0x41	; 65
    5326:	91 05       	cpc	r25, r1
    5328:	10 f0       	brcs	.+4      	; 0x532e <printHelp+0x402>
    532a:	80 e4       	ldi	r24, 0x40	; 64
    532c:	90 e0       	ldi	r25, 0x00	; 0
    532e:	40 e0       	ldi	r20, 0x00	; 0
    5330:	68 2f       	mov	r22, r24
    5332:	8f e3       	ldi	r24, 0x3F	; 63
    5334:	95 e2       	ldi	r25, 0x25	; 37
    5336:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_RESET_1);
    533a:	83 e3       	ldi	r24, 0x33	; 51
    533c:	9e e2       	ldi	r25, 0x2E	; 46
    533e:	9f 93       	push	r25
    5340:	8f 93       	push	r24
    5342:	1f 92       	push	r1
    5344:	80 e4       	ldi	r24, 0x40	; 64
    5346:	8f 93       	push	r24
    5348:	8f e3       	ldi	r24, 0x3F	; 63
    534a:	95 e2       	ldi	r25, 0x25	; 37
    534c:	9f 93       	push	r25
    534e:	8f 93       	push	r24
    5350:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    5354:	81 34       	cpi	r24, 0x41	; 65
    5356:	91 05       	cpc	r25, r1
    5358:	10 f0       	brcs	.+4      	; 0x535e <printHelp+0x432>
    535a:	80 e4       	ldi	r24, 0x40	; 64
    535c:	90 e0       	ldi	r25, 0x00	; 0
    535e:	40 e0       	ldi	r20, 0x00	; 0
    5360:	68 2f       	mov	r22, r24
    5362:	8f e3       	ldi	r24, 0x3F	; 63
    5364:	95 e2       	ldi	r25, 0x25	; 37
    5366:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_IP_CMD_NewLine);
    536a:	80 e3       	ldi	r24, 0x30	; 48
    536c:	9e e2       	ldi	r25, 0x2E	; 46
    536e:	9f 93       	push	r25
    5370:	8f 93       	push	r24
    5372:	1f 92       	push	r1
    5374:	80 e4       	ldi	r24, 0x40	; 64
    5376:	8f 93       	push	r24
    5378:	8f e3       	ldi	r24, 0x3F	; 63
    537a:	95 e2       	ldi	r25, 0x25	; 37
    537c:	9f 93       	push	r25
    537e:	8f 93       	push	r24
    5380:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    5384:	81 34       	cpi	r24, 0x41	; 65
    5386:	91 05       	cpc	r25, r1
    5388:	10 f0       	brcs	.+4      	; 0x538e <printHelp+0x462>
    538a:	80 e4       	ldi	r24, 0x40	; 64
    538c:	90 e0       	ldi	r25, 0x00	; 0
    538e:	40 e0       	ldi	r20, 0x00	; 0
    5390:	68 2f       	mov	r22, r24
    5392:	8f e3       	ldi	r24, 0x3F	; 63
    5394:	95 e2       	ldi	r25, 0x25	; 37
    5396:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>

	if (!s_again) {
    539a:	8d b7       	in	r24, 0x3d	; 61
    539c:	9e b7       	in	r25, 0x3e	; 62
    539e:	4e 96       	adiw	r24, 0x1e	; 30
    53a0:	8d bf       	out	0x3d, r24	; 61
    53a2:	9e bf       	out	0x3e, r25	; 62
    53a4:	80 91 d4 21 	lds	r24, 0x21D4	; 0x8021d4 <s_again.7690>
    53a8:	81 11       	cpse	r24, r1
    53aa:	21 c0       	rjmp	.+66     	; 0x53ee <printHelp+0x4c2>
		s_again = true;
    53ac:	81 e0       	ldi	r24, 0x01	; 1
    53ae:	80 93 d4 21 	sts	0x21D4, r24	; 0x8021d4 <s_again.7690>
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_IP_CMD_CmdLine);
    53b2:	8b e2       	ldi	r24, 0x2B	; 43
    53b4:	9e e2       	ldi	r25, 0x2E	; 46
    53b6:	9f 93       	push	r25
    53b8:	8f 93       	push	r24
    53ba:	1f 92       	push	r1
    53bc:	80 e4       	ldi	r24, 0x40	; 64
    53be:	8f 93       	push	r24
    53c0:	8f e3       	ldi	r24, 0x3F	; 63
    53c2:	95 e2       	ldi	r25, 0x25	; 37
    53c4:	9f 93       	push	r25
    53c6:	8f 93       	push	r24
    53c8:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    53cc:	81 34       	cpi	r24, 0x41	; 65
    53ce:	91 05       	cpc	r25, r1
    53d0:	10 f0       	brcs	.+4      	; 0x53d6 <printHelp+0x4aa>
    53d2:	80 e4       	ldi	r24, 0x40	; 64
    53d4:	90 e0       	ldi	r25, 0x00	; 0
    53d6:	40 e0       	ldi	r20, 0x00	; 0
    53d8:	68 2f       	mov	r22, r24
    53da:	8f e3       	ldi	r24, 0x3F	; 63
    53dc:	95 e2       	ldi	r25, 0x25	; 37
    53de:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>
    53e2:	0f 90       	pop	r0
    53e4:	0f 90       	pop	r0
    53e6:	0f 90       	pop	r0
    53e8:	0f 90       	pop	r0
    53ea:	0f 90       	pop	r0
    53ec:	0f 90       	pop	r0
    53ee:	08 95       	ret

000053f0 <interpreter_doProcess>:
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
}


void interpreter_doProcess(char rx_buf[], iram_size_t rx_len)
{
    53f0:	df 92       	push	r13
    53f2:	ef 92       	push	r14
    53f4:	ff 92       	push	r15
    53f6:	0f 93       	push	r16
    53f8:	1f 93       	push	r17
    53fa:	cf 93       	push	r28
    53fc:	df 93       	push	r29
    53fe:	cd b7       	in	r28, 0x3d	; 61
    5400:	de b7       	in	r29, 0x3e	; 62
    5402:	2c 97       	sbiw	r28, 0x0c	; 12
    5404:	cd bf       	out	0x3d, r28	; 61
    5406:	de bf       	out	0x3e, r29	; 62
    5408:	7c 01       	movw	r14, r24
    540a:	8b 01       	movw	r16, r22
	/* Sanity checks */
	if (!rx_buf || !rx_len || (rx_len >= (C_RX_CMDLINE_BUF_SIZE - 1))) {
    540c:	89 2b       	or	r24, r25
    540e:	09 f4       	brne	.+2      	; 0x5412 <interpreter_doProcess+0x22>
    5410:	29 c2       	rjmp	.+1106   	; 0x5864 <interpreter_doProcess+0x474>
    5412:	cb 01       	movw	r24, r22
    5414:	01 97       	sbiw	r24, 0x01	; 1
    5416:	8e 3f       	cpi	r24, 0xFE	; 254
    5418:	91 05       	cpc	r25, r1
    541a:	08 f0       	brcs	.+2      	; 0x541e <interpreter_doProcess+0x2e>
    541c:	23 c2       	rjmp	.+1094   	; 0x5864 <interpreter_doProcess+0x474>
		return;
	}

	/* Look for line termination */
	char* pos = memchr(rx_buf, '\r', rx_len);
    541e:	ab 01       	movw	r20, r22
    5420:	6d e0       	ldi	r22, 0x0D	; 13
    5422:	70 e0       	ldi	r23, 0x00	; 0
    5424:	c7 01       	movw	r24, r14
    5426:	0e 94 d7 7f 	call	0xffae	; 0xffae <memchr>

	/* Clipping */
	if ((s_rx_cmdLine_idx + rx_len) >= C_RX_CMDLINE_BUF_SIZE) {
    542a:	d0 90 d5 21 	lds	r13, 0x21D5	; 0x8021d5 <s_rx_cmdLine_idx>
    542e:	2d 2d       	mov	r18, r13
    5430:	30 e0       	ldi	r19, 0x00	; 0
    5432:	a8 01       	movw	r20, r16
    5434:	42 0f       	add	r20, r18
    5436:	53 1f       	adc	r21, r19
    5438:	4f 3f       	cpi	r20, 0xFF	; 255
    543a:	51 05       	cpc	r21, r1
    543c:	51 f0       	breq	.+20     	; 0x5452 <interpreter_doProcess+0x62>
    543e:	48 f0       	brcs	.+18     	; 0x5452 <interpreter_doProcess+0x62>
		/* Over sized - clip incoming data on the buffer size limit */
		rx_len = (C_RX_CMDLINE_BUF_SIZE - 1) - s_rx_cmdLine_idx;
    5440:	0f ef       	ldi	r16, 0xFF	; 255
    5442:	10 e0       	ldi	r17, 0x00	; 0
    5444:	0d 19       	sub	r16, r13
    5446:	11 09       	sbc	r17, r1

		/* Adjust pos if the line ending exists */
		if (pos) {
    5448:	89 2b       	or	r24, r25
    544a:	f9 f0       	breq	.+62     	; 0x548a <interpreter_doProcess+0x9a>
			pos = rx_buf + rx_len;
    544c:	c7 01       	movw	r24, r14
    544e:	80 0f       	add	r24, r16
    5450:	91 1f       	adc	r25, r17
		}
	}

	/* Add new chunk to buffer */
	uint8_t pos_len = pos ?  ((pos - rx_buf) + 1) : rx_len;
    5452:	00 97       	sbiw	r24, 0x00	; 0
    5454:	d1 f0       	breq	.+52     	; 0x548a <interpreter_doProcess+0x9a>
    5456:	8e 19       	sub	r24, r14
    5458:	9f 09       	sbc	r25, r15
    545a:	11 e0       	ldi	r17, 0x01	; 1
    545c:	18 0f       	add	r17, r24
	memcpy(s_rx_cmdLine_buf + s_rx_cmdLine_idx, rx_buf, pos_len);
    545e:	41 2f       	mov	r20, r17
    5460:	50 e0       	ldi	r21, 0x00	; 0
    5462:	b7 01       	movw	r22, r14
    5464:	c9 01       	movw	r24, r18
    5466:	8a 52       	subi	r24, 0x2A	; 42
    5468:	9e 4d       	sbci	r25, 0xDE	; 222
    546a:	0e 94 e4 7f 	call	0xffc8	; 0xffc8 <memcpy>
	s_rx_cmdLine_idx += pos_len;
    546e:	1d 0d       	add	r17, r13
    5470:	10 93 d5 21 	sts	0x21D5, r17	; 0x8021d5 <s_rx_cmdLine_idx>

static void executeCmdLine(char* cmdLine_buf, uint8_t cmdLine_len)
{
	/* Process command */
	{
		if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_adc, sizeof(PM_IP_CMD_adc) - 1)) {
    5474:	44 e0       	ldi	r20, 0x04	; 4
    5476:	50 e0       	ldi	r21, 0x00	; 0
    5478:	66 e2       	ldi	r22, 0x26	; 38
    547a:	7e e2       	ldi	r23, 0x2E	; 46
    547c:	86 ed       	ldi	r24, 0xD6	; 214
    547e:	91 e2       	ldi	r25, 0x21	; 33
    5480:	0e 94 a4 7f 	call	0xff48	; 0xff48 <strncmp_P>
    5484:	89 2b       	or	r24, r25
    5486:	51 f5       	brne	.+84     	; 0x54dc <interpreter_doProcess+0xec>
    5488:	0c c0       	rjmp	.+24     	; 0x54a2 <interpreter_doProcess+0xb2>
		}
	}

	/* Add new chunk to buffer */
	uint8_t pos_len = pos ?  ((pos - rx_buf) + 1) : rx_len;
	memcpy(s_rx_cmdLine_buf + s_rx_cmdLine_idx, rx_buf, pos_len);
    548a:	a8 01       	movw	r20, r16
    548c:	55 27       	eor	r21, r21
    548e:	b7 01       	movw	r22, r14
    5490:	c9 01       	movw	r24, r18
    5492:	8a 52       	subi	r24, 0x2A	; 42
    5494:	9e 4d       	sbci	r25, 0xDE	; 222
    5496:	0e 94 e4 7f 	call	0xffc8	; 0xffc8 <memcpy>
	s_rx_cmdLine_idx += pos_len;
    549a:	0d 0d       	add	r16, r13
    549c:	00 93 d5 21 	sts	0x21D5, r16	; 0x8021d5 <s_rx_cmdLine_idx>
    54a0:	e1 c1       	rjmp	.+962    	; 0x5864 <interpreter_doProcess+0x474>
static void executeCmdLine(char* cmdLine_buf, uint8_t cmdLine_len)
{
	/* Process command */
	{
		if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_adc, sizeof(PM_IP_CMD_adc) - 1)) {
			int val[1] = { 0 };
    54a2:	19 82       	std	Y+1, r1	; 0x01
    54a4:	1a 82       	std	Y+2, r1	; 0x02
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_adc) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    54a6:	ce 01       	movw	r24, r28
    54a8:	01 96       	adiw	r24, 0x01	; 1
    54aa:	7c 01       	movw	r14, r24
    54ac:	00 e0       	ldi	r16, 0x00	; 0
    54ae:	10 e0       	ldi	r17, 0x00	; 0
    54b0:	20 e0       	ldi	r18, 0x00	; 0
    54b2:	30 e0       	ldi	r19, 0x00	; 0
    54b4:	43 e0       	ldi	r20, 0x03	; 3
    54b6:	50 e0       	ldi	r21, 0x00	; 0
    54b8:	60 e0       	ldi	r22, 0x00	; 0
    54ba:	70 e0       	ldi	r23, 0x00	; 0
    54bc:	8a ed       	ldi	r24, 0xDA	; 218
    54be:	91 e2       	ldi	r25, 0x21	; 33
    54c0:	0e 94 45 64 	call	0xc88a	; 0xc88a <myStringToVar>
    54c4:	89 2b       	or	r24, r25
    54c6:	09 f4       	brne	.+2      	; 0x54ca <interpreter_doProcess+0xda>
    54c8:	ad c1       	rjmp	.+858    	; 0x5824 <interpreter_doProcess+0x434>
				adc_app_enable(val[0]);
    54ca:	81 e0       	ldi	r24, 0x01	; 1
    54cc:	29 81       	ldd	r18, Y+1	; 0x01
    54ce:	3a 81       	ldd	r19, Y+2	; 0x02
    54d0:	23 2b       	or	r18, r19
    54d2:	09 f4       	brne	.+2      	; 0x54d6 <interpreter_doProcess+0xe6>
    54d4:	80 e0       	ldi	r24, 0x00	; 0
    54d6:	0e 94 e5 64 	call	0xc9ca	; 0xc9ca <adc_app_enable>
    54da:	a4 c1       	rjmp	.+840    	; 0x5824 <interpreter_doProcess+0x434>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_AT, sizeof(PM_IP_CMD_AT) - 1)) {
    54dc:	42 e0       	ldi	r20, 0x02	; 2
    54de:	50 e0       	ldi	r21, 0x00	; 0
    54e0:	63 e2       	ldi	r22, 0x23	; 35
    54e2:	7e e2       	ldi	r23, 0x2E	; 46
    54e4:	86 ed       	ldi	r24, 0xD6	; 214
    54e6:	91 e2       	ldi	r25, 0x21	; 33
    54e8:	0e 94 a4 7f 	call	0xff48	; 0xff48 <strncmp_P>
    54ec:	89 2b       	or	r24, r25
    54ee:	31 f4       	brne	.+12     	; 0x54fc <interpreter_doProcess+0x10c>
				serial_sim808_send(cmdLine_buf, cmdLine_len);
    54f0:	61 2f       	mov	r22, r17
    54f2:	86 ed       	ldi	r24, 0xD6	; 214
    54f4:	91 e2       	ldi	r25, 0x21	; 33
    54f6:	0e 94 e2 1c 	call	0x39c4	; 0x39c4 <serial_sim808_send>
    54fa:	94 c1       	rjmp	.+808    	; 0x5824 <interpreter_doProcess+0x434>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_bias, sizeof(PM_IP_CMD_bias) - 1)) {
    54fc:	45 e0       	ldi	r20, 0x05	; 5
    54fe:	50 e0       	ldi	r21, 0x00	; 0
    5500:	6d e1       	ldi	r22, 0x1D	; 29
    5502:	7e e2       	ldi	r23, 0x2E	; 46
    5504:	86 ed       	ldi	r24, 0xD6	; 214
    5506:	91 e2       	ldi	r25, 0x21	; 33
    5508:	0e 94 a4 7f 	call	0xff48	; 0xff48 <strncmp_P>
    550c:	89 2b       	or	r24, r25
    550e:	c1 f4       	brne	.+48     	; 0x5540 <interpreter_doProcess+0x150>
			int val[1] = { 0 };
    5510:	19 82       	std	Y+1, r1	; 0x01
    5512:	1a 82       	std	Y+2, r1	; 0x02
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_bias) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    5514:	ce 01       	movw	r24, r28
    5516:	01 96       	adiw	r24, 0x01	; 1
    5518:	7c 01       	movw	r14, r24
    551a:	00 e0       	ldi	r16, 0x00	; 0
    551c:	10 e0       	ldi	r17, 0x00	; 0
    551e:	20 e0       	ldi	r18, 0x00	; 0
    5520:	30 e0       	ldi	r19, 0x00	; 0
    5522:	43 e0       	ldi	r20, 0x03	; 3
    5524:	50 e0       	ldi	r21, 0x00	; 0
    5526:	60 e0       	ldi	r22, 0x00	; 0
    5528:	70 e0       	ldi	r23, 0x00	; 0
    552a:	8b ed       	ldi	r24, 0xDB	; 219
    552c:	91 e2       	ldi	r25, 0x21	; 33
    552e:	0e 94 45 64 	call	0xc88a	; 0xc88a <myStringToVar>
    5532:	89 2b       	or	r24, r25
    5534:	09 f4       	brne	.+2      	; 0x5538 <interpreter_doProcess+0x148>
    5536:	76 c1       	rjmp	.+748    	; 0x5824 <interpreter_doProcess+0x434>
				bias_update(val[0]);
    5538:	89 81       	ldd	r24, Y+1	; 0x01
    553a:	0e 94 1e 65 	call	0xca3c	; 0xca3c <bias_update>
    553e:	72 c1       	rjmp	.+740    	; 0x5824 <interpreter_doProcess+0x434>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_bl, sizeof(PM_IP_CMD_bl) - 1)) {
    5540:	43 e0       	ldi	r20, 0x03	; 3
    5542:	50 e0       	ldi	r21, 0x00	; 0
    5544:	69 e1       	ldi	r22, 0x19	; 25
    5546:	7e e2       	ldi	r23, 0x2E	; 46
    5548:	86 ed       	ldi	r24, 0xD6	; 214
    554a:	91 e2       	ldi	r25, 0x21	; 33
    554c:	0e 94 a4 7f 	call	0xff48	; 0xff48 <strncmp_P>
    5550:	89 2b       	or	r24, r25
    5552:	c9 f4       	brne	.+50     	; 0x5586 <interpreter_doProcess+0x196>
			int val[1] = { 0 };
    5554:	19 82       	std	Y+1, r1	; 0x01
    5556:	1a 82       	std	Y+2, r1	; 0x02
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_bl) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    5558:	ce 01       	movw	r24, r28
    555a:	01 96       	adiw	r24, 0x01	; 1
    555c:	7c 01       	movw	r14, r24
    555e:	00 e0       	ldi	r16, 0x00	; 0
    5560:	10 e0       	ldi	r17, 0x00	; 0
    5562:	20 e0       	ldi	r18, 0x00	; 0
    5564:	30 e0       	ldi	r19, 0x00	; 0
    5566:	43 e0       	ldi	r20, 0x03	; 3
    5568:	50 e0       	ldi	r21, 0x00	; 0
    556a:	60 e0       	ldi	r22, 0x00	; 0
    556c:	70 e0       	ldi	r23, 0x00	; 0
    556e:	89 ed       	ldi	r24, 0xD9	; 217
    5570:	91 e2       	ldi	r25, 0x21	; 33
    5572:	0e 94 45 64 	call	0xc88a	; 0xc88a <myStringToVar>
    5576:	89 2b       	or	r24, r25
    5578:	09 f4       	brne	.+2      	; 0x557c <interpreter_doProcess+0x18c>
    557a:	54 c1       	rjmp	.+680    	; 0x5824 <interpreter_doProcess+0x434>
				backlight_mode_pwm(val[0]);
    557c:	89 81       	ldd	r24, Y+1	; 0x01
    557e:	9a 81       	ldd	r25, Y+2	; 0x02
    5580:	0e 94 08 65 	call	0xca10	; 0xca10 <backlight_mode_pwm>
    5584:	4f c1       	rjmp	.+670    	; 0x5824 <interpreter_doProcess+0x434>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_dac, sizeof(PM_IP_CMD_dac) - 1)) {
    5586:	44 e0       	ldi	r20, 0x04	; 4
    5588:	50 e0       	ldi	r21, 0x00	; 0
    558a:	64 e1       	ldi	r22, 0x14	; 20
    558c:	7e e2       	ldi	r23, 0x2E	; 46
    558e:	86 ed       	ldi	r24, 0xD6	; 214
    5590:	91 e2       	ldi	r25, 0x21	; 33
    5592:	0e 94 a4 7f 	call	0xff48	; 0xff48 <strncmp_P>
    5596:	89 2b       	or	r24, r25
    5598:	e9 f4       	brne	.+58     	; 0x55d4 <interpreter_doProcess+0x1e4>
			int val[1] = { 0 };
    559a:	19 82       	std	Y+1, r1	; 0x01
    559c:	1a 82       	std	Y+2, r1	; 0x02
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_dac) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    559e:	ce 01       	movw	r24, r28
    55a0:	01 96       	adiw	r24, 0x01	; 1
    55a2:	7c 01       	movw	r14, r24
    55a4:	00 e0       	ldi	r16, 0x00	; 0
    55a6:	10 e0       	ldi	r17, 0x00	; 0
    55a8:	20 e0       	ldi	r18, 0x00	; 0
    55aa:	30 e0       	ldi	r19, 0x00	; 0
    55ac:	43 e0       	ldi	r20, 0x03	; 3
    55ae:	50 e0       	ldi	r21, 0x00	; 0
    55b0:	60 e0       	ldi	r22, 0x00	; 0
    55b2:	70 e0       	ldi	r23, 0x00	; 0
    55b4:	8a ed       	ldi	r24, 0xDA	; 218
    55b6:	91 e2       	ldi	r25, 0x21	; 33
    55b8:	0e 94 45 64 	call	0xc88a	; 0xc88a <myStringToVar>
    55bc:	89 2b       	or	r24, r25
    55be:	09 f4       	brne	.+2      	; 0x55c2 <interpreter_doProcess+0x1d2>
    55c0:	31 c1       	rjmp	.+610    	; 0x5824 <interpreter_doProcess+0x434>
				dac_app_enable(val[0]);
    55c2:	81 e0       	ldi	r24, 0x01	; 1
    55c4:	29 81       	ldd	r18, Y+1	; 0x01
    55c6:	3a 81       	ldd	r19, Y+2	; 0x02
    55c8:	23 2b       	or	r18, r19
    55ca:	09 f4       	brne	.+2      	; 0x55ce <interpreter_doProcess+0x1de>
    55cc:	80 e0       	ldi	r24, 0x00	; 0
    55ce:	0e 94 24 65 	call	0xca48	; 0xca48 <dac_app_enable>
    55d2:	28 c1       	rjmp	.+592    	; 0x5824 <interpreter_doProcess+0x434>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_dds, sizeof(PM_IP_CMD_dds) - 1)) {
    55d4:	44 e0       	ldi	r20, 0x04	; 4
    55d6:	50 e0       	ldi	r21, 0x00	; 0
    55d8:	6f e0       	ldi	r22, 0x0F	; 15
    55da:	7e e2       	ldi	r23, 0x2E	; 46
    55dc:	86 ed       	ldi	r24, 0xD6	; 214
    55de:	91 e2       	ldi	r25, 0x21	; 33
    55e0:	0e 94 a4 7f 	call	0xff48	; 0xff48 <strncmp_P>
    55e4:	89 2b       	or	r24, r25
    55e6:	51 f5       	brne	.+84     	; 0x563c <interpreter_doProcess+0x24c>
			float val[3] = { -1.f, -1.f, -1.f };
    55e8:	8c e0       	ldi	r24, 0x0C	; 12
    55ea:	e8 e2       	ldi	r30, 0x28	; 40
    55ec:	f1 e2       	ldi	r31, 0x21	; 33
    55ee:	de 01       	movw	r26, r28
    55f0:	11 96       	adiw	r26, 0x01	; 1
    55f2:	01 90       	ld	r0, Z+
    55f4:	0d 92       	st	X+, r0
    55f6:	8a 95       	dec	r24
    55f8:	e1 f7       	brne	.-8      	; 0x55f2 <interpreter_doProcess+0x202>
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_dds) - 1), MY_STRING_TO_VAR_FLOAT | (MY_STRING_TO_VAR_FLOAT << 2) | (MY_STRING_TO_VAR_FLOAT << 4), &(val[0]), NULL, NULL)) {
    55fa:	e1 2c       	mov	r14, r1
    55fc:	f1 2c       	mov	r15, r1
    55fe:	00 e0       	ldi	r16, 0x00	; 0
    5600:	10 e0       	ldi	r17, 0x00	; 0
    5602:	9e 01       	movw	r18, r28
    5604:	2f 5f       	subi	r18, 0xFF	; 255
    5606:	3f 4f       	sbci	r19, 0xFF	; 255
    5608:	45 e1       	ldi	r20, 0x15	; 21
    560a:	50 e0       	ldi	r21, 0x00	; 0
    560c:	60 e0       	ldi	r22, 0x00	; 0
    560e:	70 e0       	ldi	r23, 0x00	; 0
    5610:	8a ed       	ldi	r24, 0xDA	; 218
    5612:	91 e2       	ldi	r25, 0x21	; 33
    5614:	0e 94 45 64 	call	0xc88a	; 0xc88a <myStringToVar>
    5618:	89 2b       	or	r24, r25
    561a:	09 f4       	brne	.+2      	; 0x561e <interpreter_doProcess+0x22e>
    561c:	03 c1       	rjmp	.+518    	; 0x5824 <interpreter_doProcess+0x434>
				dds_update(val[0], val[1], val[2]);
    561e:	e9 84       	ldd	r14, Y+9	; 0x09
    5620:	fa 84       	ldd	r15, Y+10	; 0x0a
    5622:	0b 85       	ldd	r16, Y+11	; 0x0b
    5624:	1c 85       	ldd	r17, Y+12	; 0x0c
    5626:	2d 81       	ldd	r18, Y+5	; 0x05
    5628:	3e 81       	ldd	r19, Y+6	; 0x06
    562a:	4f 81       	ldd	r20, Y+7	; 0x07
    562c:	58 85       	ldd	r21, Y+8	; 0x08
    562e:	69 81       	ldd	r22, Y+1	; 0x01
    5630:	7a 81       	ldd	r23, Y+2	; 0x02
    5632:	8b 81       	ldd	r24, Y+3	; 0x03
    5634:	9c 81       	ldd	r25, Y+4	; 0x04
    5636:	0e 94 3d 68 	call	0xd07a	; 0xd07a <dds_update>
    563a:	f4 c0       	rjmp	.+488    	; 0x5824 <interpreter_doProcess+0x434>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_eb, sizeof(PM_IP_CMD_eb) - 1)) {
    563c:	43 e0       	ldi	r20, 0x03	; 3
    563e:	50 e0       	ldi	r21, 0x00	; 0
    5640:	6b e0       	ldi	r22, 0x0B	; 11
    5642:	7e e2       	ldi	r23, 0x2E	; 46
    5644:	86 ed       	ldi	r24, 0xD6	; 214
    5646:	91 e2       	ldi	r25, 0x21	; 33
    5648:	0e 94 a4 7f 	call	0xff48	; 0xff48 <strncmp_P>
    564c:	89 2b       	or	r24, r25
    564e:	e9 f4       	brne	.+58     	; 0x568a <interpreter_doProcess+0x29a>
			int val[1] = { 0 };
    5650:	19 82       	std	Y+1, r1	; 0x01
    5652:	1a 82       	std	Y+2, r1	; 0x02
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_eb) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    5654:	ce 01       	movw	r24, r28
    5656:	01 96       	adiw	r24, 0x01	; 1
    5658:	7c 01       	movw	r14, r24
    565a:	00 e0       	ldi	r16, 0x00	; 0
    565c:	10 e0       	ldi	r17, 0x00	; 0
    565e:	20 e0       	ldi	r18, 0x00	; 0
    5660:	30 e0       	ldi	r19, 0x00	; 0
    5662:	43 e0       	ldi	r20, 0x03	; 3
    5664:	50 e0       	ldi	r21, 0x00	; 0
    5666:	60 e0       	ldi	r22, 0x00	; 0
    5668:	70 e0       	ldi	r23, 0x00	; 0
    566a:	89 ed       	ldi	r24, 0xD9	; 217
    566c:	91 e2       	ldi	r25, 0x21	; 33
    566e:	0e 94 45 64 	call	0xc88a	; 0xc88a <myStringToVar>
    5672:	89 2b       	or	r24, r25
    5674:	09 f4       	brne	.+2      	; 0x5678 <interpreter_doProcess+0x288>
    5676:	d6 c0       	rjmp	.+428    	; 0x5824 <interpreter_doProcess+0x434>
				errorBeep_enable(val[0]);
    5678:	81 e0       	ldi	r24, 0x01	; 1
    567a:	29 81       	ldd	r18, Y+1	; 0x01
    567c:	3a 81       	ldd	r19, Y+2	; 0x02
    567e:	23 2b       	or	r18, r19
    5680:	09 f4       	brne	.+2      	; 0x5684 <interpreter_doProcess+0x294>
    5682:	80 e0       	ldi	r24, 0x00	; 0
    5684:	0e 94 74 65 	call	0xcae8	; 0xcae8 <errorBeep_enable>
    5688:	cd c0       	rjmp	.+410    	; 0x5824 <interpreter_doProcess+0x434>
			}

		} else if (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_help, sizeof(PM_IP_CMD_help) - 1)) {
    568a:	44 e0       	ldi	r20, 0x04	; 4
    568c:	50 e0       	ldi	r21, 0x00	; 0
    568e:	60 e0       	ldi	r22, 0x00	; 0
    5690:	7e e2       	ldi	r23, 0x2E	; 46
    5692:	86 ed       	ldi	r24, 0xD6	; 214
    5694:	91 e2       	ldi	r25, 0x21	; 33
    5696:	0e 94 8c 7f 	call	0xff18	; 0xff18 <strncasecmp_P>
    569a:	89 2b       	or	r24, r25
			printHelp();
    569c:	11 f4       	brne	.+4      	; 0x56a2 <interpreter_doProcess+0x2b2>
    569e:	46 dc       	rcall	.-1908   	; 0x4f2c <printHelp>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_info, sizeof(PM_IP_CMD_info) - 1)) {
    56a0:	c1 c0       	rjmp	.+386    	; 0x5824 <interpreter_doProcess+0x434>
    56a2:	45 e0       	ldi	r20, 0x05	; 5
    56a4:	50 e0       	ldi	r21, 0x00	; 0
    56a6:	65 e0       	ldi	r22, 0x05	; 5
    56a8:	7e e2       	ldi	r23, 0x2E	; 46
    56aa:	86 ed       	ldi	r24, 0xD6	; 214
    56ac:	91 e2       	ldi	r25, 0x21	; 33
    56ae:	0e 94 a4 7f 	call	0xff48	; 0xff48 <strncmp_P>
    56b2:	89 2b       	or	r24, r25
			int val[1] = { 0 };
    56b4:	e9 f4       	brne	.+58     	; 0x56f0 <interpreter_doProcess+0x300>
    56b6:	19 82       	std	Y+1, r1	; 0x01
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_info) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    56b8:	1a 82       	std	Y+2, r1	; 0x02
    56ba:	ce 01       	movw	r24, r28
    56bc:	01 96       	adiw	r24, 0x01	; 1
    56be:	7c 01       	movw	r14, r24
    56c0:	00 e0       	ldi	r16, 0x00	; 0
    56c2:	10 e0       	ldi	r17, 0x00	; 0
    56c4:	20 e0       	ldi	r18, 0x00	; 0
    56c6:	30 e0       	ldi	r19, 0x00	; 0
    56c8:	43 e0       	ldi	r20, 0x03	; 3
    56ca:	50 e0       	ldi	r21, 0x00	; 0
    56cc:	60 e0       	ldi	r22, 0x00	; 0
    56ce:	70 e0       	ldi	r23, 0x00	; 0
    56d0:	8b ed       	ldi	r24, 0xDB	; 219
    56d2:	91 e2       	ldi	r25, 0x21	; 33
    56d4:	0e 94 45 64 	call	0xc88a	; 0xc88a <myStringToVar>
    56d8:	89 2b       	or	r24, r25
    56da:	09 f4       	brne	.+2      	; 0x56de <interpreter_doProcess+0x2ee>
				printStatusLines_enable(val[0]);
    56dc:	a3 c0       	rjmp	.+326    	; 0x5824 <interpreter_doProcess+0x434>
    56de:	81 e0       	ldi	r24, 0x01	; 1
    56e0:	29 81       	ldd	r18, Y+1	; 0x01
    56e2:	3a 81       	ldd	r19, Y+2	; 0x02
    56e4:	23 2b       	or	r18, r19
    56e6:	09 f4       	brne	.+2      	; 0x56ea <interpreter_doProcess+0x2fa>
    56e8:	80 e0       	ldi	r24, 0x00	; 0
    56ea:	0e 94 77 65 	call	0xcaee	; 0xcaee <printStatusLines_enable>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_kb, sizeof(PM_IP_CMD_kb) - 1)) {
    56ee:	9a c0       	rjmp	.+308    	; 0x5824 <interpreter_doProcess+0x434>
    56f0:	43 e0       	ldi	r20, 0x03	; 3
    56f2:	50 e0       	ldi	r21, 0x00	; 0
    56f4:	6c ef       	ldi	r22, 0xFC	; 252
    56f6:	7d e2       	ldi	r23, 0x2D	; 45
    56f8:	86 ed       	ldi	r24, 0xD6	; 214
    56fa:	91 e2       	ldi	r25, 0x21	; 33
    56fc:	0e 94 a4 7f 	call	0xff48	; 0xff48 <strncmp_P>
    5700:	89 2b       	or	r24, r25
			int val[1] = { 0 };
    5702:	e9 f4       	brne	.+58     	; 0x573e <interpreter_doProcess+0x34e>
    5704:	19 82       	std	Y+1, r1	; 0x01
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_kb) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    5706:	1a 82       	std	Y+2, r1	; 0x02
    5708:	ce 01       	movw	r24, r28
    570a:	01 96       	adiw	r24, 0x01	; 1
    570c:	7c 01       	movw	r14, r24
    570e:	00 e0       	ldi	r16, 0x00	; 0
    5710:	10 e0       	ldi	r17, 0x00	; 0
    5712:	20 e0       	ldi	r18, 0x00	; 0
    5714:	30 e0       	ldi	r19, 0x00	; 0
    5716:	43 e0       	ldi	r20, 0x03	; 3
    5718:	50 e0       	ldi	r21, 0x00	; 0
    571a:	60 e0       	ldi	r22, 0x00	; 0
    571c:	70 e0       	ldi	r23, 0x00	; 0
    571e:	89 ed       	ldi	r24, 0xD9	; 217
    5720:	91 e2       	ldi	r25, 0x21	; 33
    5722:	0e 94 45 64 	call	0xc88a	; 0xc88a <myStringToVar>
    5726:	89 2b       	or	r24, r25
    5728:	09 f4       	brne	.+2      	; 0x572c <interpreter_doProcess+0x33c>
				keyBeep_enable(val[0]);
    572a:	7c c0       	rjmp	.+248    	; 0x5824 <interpreter_doProcess+0x434>
    572c:	81 e0       	ldi	r24, 0x01	; 1
    572e:	29 81       	ldd	r18, Y+1	; 0x01
    5730:	3a 81       	ldd	r19, Y+2	; 0x02
    5732:	23 2b       	or	r18, r19
    5734:	09 f4       	brne	.+2      	; 0x5738 <interpreter_doProcess+0x348>
    5736:	80 e0       	ldi	r24, 0x00	; 0
    5738:	0e 94 7a 65 	call	0xcaf4	; 0xcaf4 <keyBeep_enable>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_pt, sizeof(PM_IP_CMD_pt) - 1)) {
    573c:	73 c0       	rjmp	.+230    	; 0x5824 <interpreter_doProcess+0x434>
    573e:	43 e0       	ldi	r20, 0x03	; 3
    5740:	50 e0       	ldi	r21, 0x00	; 0
    5742:	68 ef       	ldi	r22, 0xF8	; 248
    5744:	7d e2       	ldi	r23, 0x2D	; 45
    5746:	86 ed       	ldi	r24, 0xD6	; 214
    5748:	91 e2       	ldi	r25, 0x21	; 33
    574a:	0e 94 a4 7f 	call	0xff48	; 0xff48 <strncmp_P>
    574e:	89 2b       	or	r24, r25
			int val[1] = { 0 };
    5750:	c1 f4       	brne	.+48     	; 0x5782 <interpreter_doProcess+0x392>
    5752:	19 82       	std	Y+1, r1	; 0x01
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_pt) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    5754:	1a 82       	std	Y+2, r1	; 0x02
    5756:	ce 01       	movw	r24, r28
    5758:	01 96       	adiw	r24, 0x01	; 1
    575a:	7c 01       	movw	r14, r24
    575c:	00 e0       	ldi	r16, 0x00	; 0
    575e:	10 e0       	ldi	r17, 0x00	; 0
    5760:	20 e0       	ldi	r18, 0x00	; 0
    5762:	30 e0       	ldi	r19, 0x00	; 0
    5764:	43 e0       	ldi	r20, 0x03	; 3
    5766:	50 e0       	ldi	r21, 0x00	; 0
    5768:	60 e0       	ldi	r22, 0x00	; 0
    576a:	70 e0       	ldi	r23, 0x00	; 0
    576c:	89 ed       	ldi	r24, 0xD9	; 217
    576e:	91 e2       	ldi	r25, 0x21	; 33
    5770:	0e 94 45 64 	call	0xc88a	; 0xc88a <myStringToVar>
    5774:	89 2b       	or	r24, r25
    5776:	09 f4       	brne	.+2      	; 0x577a <interpreter_doProcess+0x38a>
				pitchTone_mode(val[0]);
    5778:	55 c0       	rjmp	.+170    	; 0x5824 <interpreter_doProcess+0x434>
    577a:	89 81       	ldd	r24, Y+1	; 0x01
    577c:	0e 94 7d 65 	call	0xcafa	; 0xcafa <pitchTone_mode>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_reset, sizeof(PM_IP_CMD_reset) - 1)) {
    5780:	51 c0       	rjmp	.+162    	; 0x5824 <interpreter_doProcess+0x434>
    5782:	46 e0       	ldi	r20, 0x06	; 6
    5784:	50 e0       	ldi	r21, 0x00	; 0
    5786:	61 ef       	ldi	r22, 0xF1	; 241
    5788:	7d e2       	ldi	r23, 0x2D	; 45
    578a:	86 ed       	ldi	r24, 0xD6	; 214
    578c:	91 e2       	ldi	r25, 0x21	; 33
    578e:	0e 94 a4 7f 	call	0xff48	; 0xff48 <strncmp_P>
    5792:	89 2b       	or	r24, r25
			int val[1] = { 0 };
    5794:	f1 f4       	brne	.+60     	; 0x57d2 <interpreter_doProcess+0x3e2>
    5796:	19 82       	std	Y+1, r1	; 0x01
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_reset) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    5798:	1a 82       	std	Y+2, r1	; 0x02
    579a:	ce 01       	movw	r24, r28
    579c:	01 96       	adiw	r24, 0x01	; 1
    579e:	7c 01       	movw	r14, r24
    57a0:	00 e0       	ldi	r16, 0x00	; 0
    57a2:	10 e0       	ldi	r17, 0x00	; 0
    57a4:	20 e0       	ldi	r18, 0x00	; 0
    57a6:	30 e0       	ldi	r19, 0x00	; 0
    57a8:	43 e0       	ldi	r20, 0x03	; 3
    57aa:	50 e0       	ldi	r21, 0x00	; 0
    57ac:	60 e0       	ldi	r22, 0x00	; 0
    57ae:	70 e0       	ldi	r23, 0x00	; 0
    57b0:	8c ed       	ldi	r24, 0xDC	; 220
    57b2:	91 e2       	ldi	r25, 0x21	; 33
    57b4:	0e 94 45 64 	call	0xc88a	; 0xc88a <myStringToVar>
    57b8:	89 2b       	or	r24, r25
				if (val[0] == 1) {
    57ba:	a1 f1       	breq	.+104    	; 0x5824 <interpreter_doProcess+0x434>
    57bc:	89 81       	ldd	r24, Y+1	; 0x01
    57be:	9a 81       	ldd	r25, Y+2	; 0x02
    57c0:	01 97       	sbiw	r24, 0x01	; 1
					/* Terminate the USB connection */
					stdio_usb_disable();
    57c2:	81 f5       	brne	.+96     	; 0x5824 <interpreter_doProcess+0x434>
    57c4:	0e 94 ad 74 	call	0xe95a	; 0xe95a <stdio_usb_disable>
					udc_stop();
    57c8:	0e 94 82 71 	call	0xe304	; 0xe304 <udc_stop>

					asm volatile(
    57cc:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>
					);
				}
			}

		} else {
			int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_UNKNOWN_01);
    57d0:	29 c0       	rjmp	.+82     	; 0x5824 <interpreter_doProcess+0x434>
    57d2:	8c eb       	ldi	r24, 0xBC	; 188
    57d4:	9d e2       	ldi	r25, 0x2D	; 45
    57d6:	9f 93       	push	r25
    57d8:	8f 93       	push	r24
    57da:	1f 92       	push	r1
    57dc:	80 e4       	ldi	r24, 0x40	; 64
    57de:	8f 93       	push	r24
    57e0:	8f e3       	ldi	r24, 0x3F	; 63
    57e2:	95 e2       	ldi	r25, 0x25	; 37
    57e4:	9f 93       	push	r25
    57e6:	8f 93       	push	r24
    57e8:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    57ec:	81 34       	cpi	r24, 0x41	; 65
    57ee:	91 05       	cpc	r25, r1
    57f0:	10 f0       	brcs	.+4      	; 0x57f6 <interpreter_doProcess+0x406>
    57f2:	80 e4       	ldi	r24, 0x40	; 64
    57f4:	90 e0       	ldi	r25, 0x00	; 0
    57f6:	40 e0       	ldi	r20, 0x00	; 0
    57f8:	68 2f       	mov	r22, r24
    57fa:	8f e3       	ldi	r24, 0x3F	; 63
    57fc:	95 e2       	ldi	r25, 0x25	; 37
    57fe:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>

			if (g_errorBeep_enable) {
    5802:	0f 90       	pop	r0
    5804:	0f 90       	pop	r0
    5806:	0f 90       	pop	r0
    5808:	0f 90       	pop	r0
    580a:	0f 90       	pop	r0
    580c:	0f 90       	pop	r0
    580e:	80 91 5f 20 	lds	r24, 0x205F	; 0x80205f <g_errorBeep_enable>
    5812:	88 23       	and	r24, r24
				twi2_set_beep(100, 10);  // Bad sound
    5814:	39 f0       	breq	.+14     	; 0x5824 <interpreter_doProcess+0x434>
    5816:	6a e0       	ldi	r22, 0x0A	; 10
    5818:	84 e6       	ldi	r24, 0x64	; 100
				yield_ms(125);
    581a:	33 d7       	rcall	.+3686   	; 0x6682 <twi2_set_beep>
    581c:	8d e7       	ldi	r24, 0x7D	; 125
    581e:	90 e0       	ldi	r25, 0x00	; 0
    5820:	0e 94 92 6a 	call	0xd524	; 0xd524 <yield_ms>
			}
		}
	}

	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_IP_CMD_CmdLine);
    5824:	8b e2       	ldi	r24, 0x2B	; 43
    5826:	9e e2       	ldi	r25, 0x2E	; 46
    5828:	9f 93       	push	r25
    582a:	8f 93       	push	r24
    582c:	1f 92       	push	r1
    582e:	80 e4       	ldi	r24, 0x40	; 64
    5830:	8f 93       	push	r24
    5832:	8f e3       	ldi	r24, 0x3F	; 63
    5834:	95 e2       	ldi	r25, 0x25	; 37
    5836:	9f 93       	push	r25
    5838:	8f 93       	push	r24
    583a:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    583e:	81 34       	cpi	r24, 0x41	; 65
    5840:	91 05       	cpc	r25, r1
    5842:	10 f0       	brcs	.+4      	; 0x5848 <interpreter_doProcess+0x458>
    5844:	80 e4       	ldi	r24, 0x40	; 64
    5846:	90 e0       	ldi	r25, 0x00	; 0
    5848:	40 e0       	ldi	r20, 0x00	; 0
    584a:	68 2f       	mov	r22, r24
    584c:	8f e3       	ldi	r24, 0x3F	; 63
    584e:	95 e2       	ldi	r25, 0x25	; 37
    5850:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>

	/* Execute line */
	if (pos) {
		/* Feed interpreter with line data */
		executeCmdLine(s_rx_cmdLine_buf, s_rx_cmdLine_idx);
		s_rx_cmdLine_idx = 0;
    5854:	10 92 d5 21 	sts	0x21D5, r1	; 0x8021d5 <s_rx_cmdLine_idx>
    5858:	0f 90       	pop	r0
    585a:	0f 90       	pop	r0
    585c:	0f 90       	pop	r0
    585e:	0f 90       	pop	r0
    5860:	0f 90       	pop	r0
	}
}
    5862:	0f 90       	pop	r0
    5864:	2c 96       	adiw	r28, 0x0c	; 12
    5866:	cd bf       	out	0x3d, r28	; 61
    5868:	de bf       	out	0x3e, r29	; 62
    586a:	df 91       	pop	r29
    586c:	cf 91       	pop	r28
    586e:	1f 91       	pop	r17
    5870:	0f 91       	pop	r16
    5872:	ff 90       	pop	r15
    5874:	ef 90       	pop	r14
    5876:	df 90       	pop	r13
    5878:	08 95       	ret

0000587a <__portable_avr_delay_cycles>:
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
	twi2_m_data[0] = sprintf_P((char*)&(twi2_m_data[1]), fmt_P);
	twi2_packet.length = twi2_m_data[0] + 1;
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
}
    587a:	04 c0       	rjmp	.+8      	; 0x5884 <__portable_avr_delay_cycles+0xa>
    587c:	61 50       	subi	r22, 0x01	; 1
    587e:	71 09       	sbc	r23, r1
    5880:	81 09       	sbc	r24, r1
    5882:	91 09       	sbc	r25, r1
    5884:	61 15       	cp	r22, r1
    5886:	71 05       	cpc	r23, r1
    5888:	81 05       	cpc	r24, r1
    588a:	91 05       	cpc	r25, r1
    588c:	b9 f7       	brne	.-18     	; 0x587c <__portable_avr_delay_cycles+0x2>
    588e:	08 95       	ret

00005890 <task_twi1_hygro>:
    5890:	ff 92       	push	r15
    5892:	0f 93       	push	r16
    5894:	1f 93       	push	r17
    5896:	cf 93       	push	r28
    5898:	df 93       	push	r29
    589a:	00 d0       	rcall	.+0      	; 0x589c <task_twi1_hygro+0xc>
    589c:	cd b7       	in	r28, 0x3d	; 61
    589e:	de b7       	in	r29, 0x3e	; 62
    58a0:	8f b7       	in	r24, 0x3f	; 63
    58a2:	8b 83       	std	Y+3, r24	; 0x03
    58a4:	f8 94       	cli
    58a6:	8b 81       	ldd	r24, Y+3	; 0x03
    58a8:	20 91 02 27 	lds	r18, 0x2702	; 0x802702 <g_twi1_hygro_S_T>
    58ac:	30 91 03 27 	lds	r19, 0x2703	; 0x802703 <g_twi1_hygro_S_T+0x1>
    58b0:	00 91 00 27 	lds	r16, 0x2700	; 0x802700 <g_twi1_hygro_S_RH>
    58b4:	10 91 01 27 	lds	r17, 0x2701	; 0x802701 <g_twi1_hygro_S_RH+0x1>
    58b8:	8f bf       	out	0x3f, r24	; 63
    58ba:	21 15       	cp	r18, r1
    58bc:	31 05       	cpc	r19, r1
    58be:	a9 f0       	breq	.+42     	; 0x58ea <task_twi1_hygro+0x5a>
    58c0:	8f b7       	in	r24, 0x3f	; 63
    58c2:	8a 83       	std	Y+2, r24	; 0x02
    58c4:	f8 94       	cli
    58c6:	fa 80       	ldd	r15, Y+2	; 0x02
    58c8:	ac e5       	ldi	r26, 0x5C	; 92
    58ca:	b4 e4       	ldi	r27, 0x44	; 68
    58cc:	0e 94 df 7c 	call	0xf9be	; 0xf9be <__umulhisi3>
    58d0:	2f ef       	ldi	r18, 0xFF	; 255
    58d2:	3f ef       	ldi	r19, 0xFF	; 255
    58d4:	40 e0       	ldi	r20, 0x00	; 0
    58d6:	50 e0       	ldi	r21, 0x00	; 0
    58d8:	0e 94 b5 7c 	call	0xf96a	; 0xf96a <__divmodsi4>
    58dc:	24 59       	subi	r18, 0x94	; 148
    58de:	31 41       	sbci	r19, 0x11	; 17
    58e0:	20 93 fe 26 	sts	0x26FE, r18	; 0x8026fe <g_twi1_hygro_T_100>
    58e4:	30 93 ff 26 	sts	0x26FF, r19	; 0x8026ff <g_twi1_hygro_T_100+0x1>
    58e8:	ff be       	out	0x3f, r15	; 63
    58ea:	01 15       	cp	r16, r1
    58ec:	11 05       	cpc	r17, r1
    58ee:	a1 f0       	breq	.+40     	; 0x5918 <task_twi1_hygro+0x88>
    58f0:	8f b7       	in	r24, 0x3f	; 63
    58f2:	89 83       	std	Y+1, r24	; 0x01
    58f4:	f8 94       	cli
    58f6:	f9 80       	ldd	r15, Y+1	; 0x01
    58f8:	98 01       	movw	r18, r16
    58fa:	a0 e1       	ldi	r26, 0x10	; 16
    58fc:	b7 e2       	ldi	r27, 0x27	; 39
    58fe:	0e 94 df 7c 	call	0xf9be	; 0xf9be <__umulhisi3>
    5902:	2f ef       	ldi	r18, 0xFF	; 255
    5904:	3f ef       	ldi	r19, 0xFF	; 255
    5906:	40 e0       	ldi	r20, 0x00	; 0
    5908:	50 e0       	ldi	r21, 0x00	; 0
    590a:	0e 94 b5 7c 	call	0xf96a	; 0xf96a <__divmodsi4>
    590e:	20 93 fc 26 	sts	0x26FC, r18	; 0x8026fc <g_twi1_hygro_RH_100>
    5912:	30 93 fd 26 	sts	0x26FD, r19	; 0x8026fd <g_twi1_hygro_RH_100+0x1>
    5916:	ff be       	out	0x3f, r15	; 63
    5918:	23 96       	adiw	r28, 0x03	; 3
    591a:	cd bf       	out	0x3d, r28	; 61
    591c:	de bf       	out	0x3e, r29	; 62
    591e:	df 91       	pop	r29
    5920:	cf 91       	pop	r28
    5922:	1f 91       	pop	r17
    5924:	0f 91       	pop	r16
    5926:	ff 90       	pop	r15
    5928:	08 95       	ret

0000592a <task_twi1_gyro>:
    592a:	4f 92       	push	r4
    592c:	5f 92       	push	r5
    592e:	6f 92       	push	r6
    5930:	7f 92       	push	r7
    5932:	8f 92       	push	r8
    5934:	9f 92       	push	r9
    5936:	af 92       	push	r10
    5938:	bf 92       	push	r11
    593a:	cf 92       	push	r12
    593c:	df 92       	push	r13
    593e:	ef 92       	push	r14
    5940:	ff 92       	push	r15
    5942:	0f 93       	push	r16
    5944:	1f 93       	push	r17
    5946:	cf 93       	push	r28
    5948:	df 93       	push	r29
    594a:	00 d0       	rcall	.+0      	; 0x594c <task_twi1_gyro+0x22>
    594c:	00 d0       	rcall	.+0      	; 0x594e <task_twi1_gyro+0x24>
    594e:	cd b7       	in	r28, 0x3d	; 61
    5950:	de b7       	in	r29, 0x3e	; 62
    5952:	8f b7       	in	r24, 0x3f	; 63
    5954:	89 83       	std	Y+1, r24	; 0x01
    5956:	f8 94       	cli
    5958:	99 81       	ldd	r25, Y+1	; 0x01
    595a:	80 91 5b 27 	lds	r24, 0x275B	; 0x80275b <g_twi1_gyro_1_accel_x>
    595e:	f0 91 5c 27 	lds	r31, 0x275C	; 0x80275c <g_twi1_gyro_1_accel_x+0x1>
    5962:	40 90 59 27 	lds	r4, 0x2759	; 0x802759 <g_twi1_gyro_1_accel_y>
    5966:	50 90 5a 27 	lds	r5, 0x275A	; 0x80275a <g_twi1_gyro_1_accel_y+0x1>
    596a:	60 90 57 27 	lds	r6, 0x2757	; 0x802757 <g_twi1_gyro_1_accel_z>
    596e:	90 90 58 27 	lds	r9, 0x2758	; 0x802758 <g_twi1_gyro_1_accel_z+0x1>
    5972:	9f bf       	out	0x3f, r25	; 63
    5974:	a8 2f       	mov	r26, r24
    5976:	ef 2f       	mov	r30, r31
    5978:	ee 0f       	add	r30, r30
    597a:	ee 0b       	sbc	r30, r30
    597c:	28 2f       	mov	r18, r24
    597e:	3f 2f       	mov	r19, r31
    5980:	4e 2f       	mov	r20, r30
    5982:	5e 2f       	mov	r21, r30
    5984:	6e 2f       	mov	r22, r30
    5986:	7e 2f       	mov	r23, r30
    5988:	8e 2f       	mov	r24, r30
    598a:	9e 2f       	mov	r25, r30
    598c:	02 e0       	ldi	r16, 0x02	; 2
    598e:	0e 94 19 7e 	call	0xfc32	; 0xfc32 <__ashldi3>
    5992:	a2 2e       	mov	r10, r18
    5994:	b3 2e       	mov	r11, r19
    5996:	c4 2e       	mov	r12, r20
    5998:	d5 2e       	mov	r13, r21
    599a:	e6 2e       	mov	r14, r22
    599c:	f7 2e       	mov	r15, r23
    599e:	b8 2f       	mov	r27, r24
    59a0:	19 2f       	mov	r17, r25
    59a2:	05 e0       	ldi	r16, 0x05	; 5
    59a4:	0e 94 19 7e 	call	0xfc32	; 0xfc32 <__ashldi3>
    59a8:	0b 2f       	mov	r16, r27
    59aa:	0e 94 65 7e 	call	0xfcca	; 0xfcca <__subdi3>
    59ae:	aa 2e       	mov	r10, r26
    59b0:	bf 2e       	mov	r11, r31
    59b2:	ce 2e       	mov	r12, r30
    59b4:	de 2e       	mov	r13, r30
    59b6:	ee 2e       	mov	r14, r30
    59b8:	fe 2e       	mov	r15, r30
    59ba:	0e 2f       	mov	r16, r30
    59bc:	1e 2f       	mov	r17, r30
    59be:	0e 94 50 7e 	call	0xfca0	; 0xfca0 <__adddi3>
    59c2:	04 e0       	ldi	r16, 0x04	; 4
    59c4:	0e 94 19 7e 	call	0xfc32	; 0xfc32 <__ashldi3>
    59c8:	b0 90 56 20 	lds	r11, 0x2056	; 0x802056 <g_twi1_gyro_1_accel_factx+0x1>
    59cc:	a0 90 55 20 	lds	r10, 0x2055	; 0x802055 <g_twi1_gyro_1_accel_factx>
    59d0:	1b 2d       	mov	r17, r11
    59d2:	11 0f       	add	r17, r17
    59d4:	11 0b       	sbc	r17, r17
    59d6:	c1 2e       	mov	r12, r17
    59d8:	d1 2e       	mov	r13, r17
    59da:	e1 2e       	mov	r14, r17
    59dc:	f1 2e       	mov	r15, r17
    59de:	01 2f       	mov	r16, r17
    59e0:	0e 94 fe 7c 	call	0xf9fc	; 0xf9fc <__muldi3>
    59e4:	68 94       	set
    59e6:	aa 24       	eor	r10, r10
    59e8:	a4 f8       	bld	r10, 4
    59ea:	0f 2e       	mov	r0, r31
    59ec:	f7 e2       	ldi	r31, 0x27	; 39
    59ee:	bf 2e       	mov	r11, r31
    59f0:	f0 2d       	mov	r31, r0
    59f2:	c1 2c       	mov	r12, r1
    59f4:	d1 2c       	mov	r13, r1
    59f6:	e1 2c       	mov	r14, r1
    59f8:	f1 2c       	mov	r15, r1
    59fa:	00 e0       	ldi	r16, 0x00	; 0
    59fc:	10 e0       	ldi	r17, 0x00	; 0
    59fe:	0e 94 51 7d 	call	0xfaa2	; 0xfaa2 <__divdi3>
    5a02:	0f e0       	ldi	r16, 0x0F	; 15
    5a04:	0e 94 32 7e 	call	0xfc64	; 0xfc64 <__ashrdi3>
    5a08:	72 2e       	mov	r7, r18
    5a0a:	83 2e       	mov	r8, r19
    5a0c:	e5 2d       	mov	r30, r5
    5a0e:	ee 0f       	add	r30, r30
    5a10:	ee 0b       	sbc	r30, r30
    5a12:	24 2d       	mov	r18, r4
    5a14:	35 2d       	mov	r19, r5
    5a16:	4e 2f       	mov	r20, r30
    5a18:	5e 2f       	mov	r21, r30
    5a1a:	6e 2f       	mov	r22, r30
    5a1c:	7e 2f       	mov	r23, r30
    5a1e:	8e 2f       	mov	r24, r30
    5a20:	9e 2f       	mov	r25, r30
    5a22:	02 e0       	ldi	r16, 0x02	; 2
    5a24:	0e 94 19 7e 	call	0xfc32	; 0xfc32 <__ashldi3>
    5a28:	a2 2e       	mov	r10, r18
    5a2a:	b3 2e       	mov	r11, r19
    5a2c:	c4 2e       	mov	r12, r20
    5a2e:	d5 2e       	mov	r13, r21
    5a30:	e6 2e       	mov	r14, r22
    5a32:	f7 2e       	mov	r15, r23
    5a34:	a8 2f       	mov	r26, r24
    5a36:	19 2f       	mov	r17, r25
    5a38:	05 e0       	ldi	r16, 0x05	; 5
    5a3a:	0e 94 19 7e 	call	0xfc32	; 0xfc32 <__ashldi3>
    5a3e:	0a 2f       	mov	r16, r26
    5a40:	0e 94 65 7e 	call	0xfcca	; 0xfcca <__subdi3>
    5a44:	a4 2c       	mov	r10, r4
    5a46:	b5 2c       	mov	r11, r5
    5a48:	ce 2e       	mov	r12, r30
    5a4a:	de 2e       	mov	r13, r30
    5a4c:	ee 2e       	mov	r14, r30
    5a4e:	fe 2e       	mov	r15, r30
    5a50:	0e 2f       	mov	r16, r30
    5a52:	1e 2f       	mov	r17, r30
    5a54:	0e 94 50 7e 	call	0xfca0	; 0xfca0 <__adddi3>
    5a58:	04 e0       	ldi	r16, 0x04	; 4
    5a5a:	0e 94 19 7e 	call	0xfc32	; 0xfc32 <__ashldi3>
    5a5e:	b0 90 54 20 	lds	r11, 0x2054	; 0x802054 <g_twi1_gyro_1_accel_facty+0x1>
    5a62:	a0 90 53 20 	lds	r10, 0x2053	; 0x802053 <g_twi1_gyro_1_accel_facty>
    5a66:	1b 2d       	mov	r17, r11
    5a68:	11 0f       	add	r17, r17
    5a6a:	11 0b       	sbc	r17, r17
    5a6c:	c1 2e       	mov	r12, r17
    5a6e:	d1 2e       	mov	r13, r17
    5a70:	e1 2e       	mov	r14, r17
    5a72:	f1 2e       	mov	r15, r17
    5a74:	01 2f       	mov	r16, r17
    5a76:	0e 94 fe 7c 	call	0xf9fc	; 0xf9fc <__muldi3>
    5a7a:	68 94       	set
    5a7c:	aa 24       	eor	r10, r10
    5a7e:	a4 f8       	bld	r10, 4
    5a80:	0f 2e       	mov	r0, r31
    5a82:	f7 e2       	ldi	r31, 0x27	; 39
    5a84:	bf 2e       	mov	r11, r31
    5a86:	f0 2d       	mov	r31, r0
    5a88:	c1 2c       	mov	r12, r1
    5a8a:	d1 2c       	mov	r13, r1
    5a8c:	e1 2c       	mov	r14, r1
    5a8e:	f1 2c       	mov	r15, r1
    5a90:	00 e0       	ldi	r16, 0x00	; 0
    5a92:	10 e0       	ldi	r17, 0x00	; 0
    5a94:	0e 94 51 7d 	call	0xfaa2	; 0xfaa2 <__divdi3>
    5a98:	0f e0       	ldi	r16, 0x0F	; 15
    5a9a:	0e 94 32 7e 	call	0xfc64	; 0xfc64 <__ashrdi3>
    5a9e:	42 2e       	mov	r4, r18
    5aa0:	53 2e       	mov	r5, r19
    5aa2:	e9 2d       	mov	r30, r9
    5aa4:	ee 0f       	add	r30, r30
    5aa6:	ee 0b       	sbc	r30, r30
    5aa8:	26 2d       	mov	r18, r6
    5aaa:	39 2d       	mov	r19, r9
    5aac:	4e 2f       	mov	r20, r30
    5aae:	5e 2f       	mov	r21, r30
    5ab0:	6e 2f       	mov	r22, r30
    5ab2:	7e 2f       	mov	r23, r30
    5ab4:	8e 2f       	mov	r24, r30
    5ab6:	9e 2f       	mov	r25, r30
    5ab8:	02 e0       	ldi	r16, 0x02	; 2
    5aba:	0e 94 19 7e 	call	0xfc32	; 0xfc32 <__ashldi3>
    5abe:	a2 2e       	mov	r10, r18
    5ac0:	b3 2e       	mov	r11, r19
    5ac2:	c4 2e       	mov	r12, r20
    5ac4:	d5 2e       	mov	r13, r21
    5ac6:	e6 2e       	mov	r14, r22
    5ac8:	f7 2e       	mov	r15, r23
    5aca:	a8 2f       	mov	r26, r24
    5acc:	19 2f       	mov	r17, r25
    5ace:	05 e0       	ldi	r16, 0x05	; 5
    5ad0:	0e 94 19 7e 	call	0xfc32	; 0xfc32 <__ashldi3>
    5ad4:	0a 2f       	mov	r16, r26
    5ad6:	0e 94 65 7e 	call	0xfcca	; 0xfcca <__subdi3>
    5ada:	a6 2c       	mov	r10, r6
    5adc:	b9 2c       	mov	r11, r9
    5ade:	ce 2e       	mov	r12, r30
    5ae0:	de 2e       	mov	r13, r30
    5ae2:	ee 2e       	mov	r14, r30
    5ae4:	fe 2e       	mov	r15, r30
    5ae6:	0e 2f       	mov	r16, r30
    5ae8:	1e 2f       	mov	r17, r30
    5aea:	0e 94 50 7e 	call	0xfca0	; 0xfca0 <__adddi3>
    5aee:	04 e0       	ldi	r16, 0x04	; 4
    5af0:	0e 94 19 7e 	call	0xfc32	; 0xfc32 <__ashldi3>
    5af4:	b0 90 52 20 	lds	r11, 0x2052	; 0x802052 <g_twi1_gyro_1_accel_factz+0x1>
    5af8:	a0 90 51 20 	lds	r10, 0x2051	; 0x802051 <g_twi1_gyro_1_accel_factz>
    5afc:	1b 2d       	mov	r17, r11
    5afe:	11 0f       	add	r17, r17
    5b00:	11 0b       	sbc	r17, r17
    5b02:	c1 2e       	mov	r12, r17
    5b04:	d1 2e       	mov	r13, r17
    5b06:	e1 2e       	mov	r14, r17
    5b08:	f1 2e       	mov	r15, r17
    5b0a:	01 2f       	mov	r16, r17
    5b0c:	0e 94 fe 7c 	call	0xf9fc	; 0xf9fc <__muldi3>
    5b10:	68 94       	set
    5b12:	aa 24       	eor	r10, r10
    5b14:	a4 f8       	bld	r10, 4
    5b16:	0f 2e       	mov	r0, r31
    5b18:	f7 e2       	ldi	r31, 0x27	; 39
    5b1a:	bf 2e       	mov	r11, r31
    5b1c:	f0 2d       	mov	r31, r0
    5b1e:	c1 2c       	mov	r12, r1
    5b20:	d1 2c       	mov	r13, r1
    5b22:	e1 2c       	mov	r14, r1
    5b24:	f1 2c       	mov	r15, r1
    5b26:	00 e0       	ldi	r16, 0x00	; 0
    5b28:	10 e0       	ldi	r17, 0x00	; 0
    5b2a:	0e 94 51 7d 	call	0xfaa2	; 0xfaa2 <__divdi3>
    5b2e:	0f e0       	ldi	r16, 0x0F	; 15
    5b30:	0e 94 32 7e 	call	0xfc64	; 0xfc64 <__ashrdi3>
    5b34:	92 2f       	mov	r25, r18
    5b36:	2f b7       	in	r18, 0x3f	; 63
    5b38:	2a 83       	std	Y+2, r18	; 0x02
    5b3a:	f8 94       	cli
    5b3c:	2a 81       	ldd	r18, Y+2	; 0x02
    5b3e:	70 92 55 27 	sts	0x2755, r7	; 0x802755 <g_twi1_gyro_1_accel_x_mg>
    5b42:	80 92 56 27 	sts	0x2756, r8	; 0x802756 <g_twi1_gyro_1_accel_x_mg+0x1>
    5b46:	40 92 53 27 	sts	0x2753, r4	; 0x802753 <g_twi1_gyro_1_accel_y_mg>
    5b4a:	50 92 54 27 	sts	0x2754, r5	; 0x802754 <g_twi1_gyro_1_accel_y_mg+0x1>
    5b4e:	90 93 51 27 	sts	0x2751, r25	; 0x802751 <g_twi1_gyro_1_accel_z_mg>
    5b52:	30 93 52 27 	sts	0x2752, r19	; 0x802752 <g_twi1_gyro_1_accel_z_mg+0x1>
    5b56:	2f bf       	out	0x3f, r18	; 63
    5b58:	8f b7       	in	r24, 0x3f	; 63
    5b5a:	8b 83       	std	Y+3, r24	; 0x03
    5b5c:	f8 94       	cli
    5b5e:	9b 81       	ldd	r25, Y+3	; 0x03
    5b60:	80 91 4f 27 	lds	r24, 0x274F	; 0x80274f <g_twi1_gyro_1_gyro_x>
    5b64:	30 91 50 27 	lds	r19, 0x2750	; 0x802750 <g_twi1_gyro_1_gyro_x+0x1>
    5b68:	50 90 4d 27 	lds	r5, 0x274D	; 0x80274d <g_twi1_gyro_1_gyro_y>
    5b6c:	60 90 4e 27 	lds	r6, 0x274E	; 0x80274e <g_twi1_gyro_1_gyro_y+0x1>
    5b70:	70 90 4b 27 	lds	r7, 0x274B	; 0x80274b <g_twi1_gyro_1_gyro_z>
    5b74:	80 90 4c 27 	lds	r8, 0x274C	; 0x80274c <g_twi1_gyro_1_gyro_z+0x1>
    5b78:	9f bf       	out	0x3f, r25	; 63
    5b7a:	9f b7       	in	r25, 0x3f	; 63
    5b7c:	9c 83       	std	Y+4, r25	; 0x04
    5b7e:	f8 94       	cli
    5b80:	9c 80       	ldd	r9, Y+4	; 0x04
    5b82:	28 2f       	mov	r18, r24
    5b84:	93 2f       	mov	r25, r19
    5b86:	99 0f       	add	r25, r25
    5b88:	99 0b       	sbc	r25, r25
    5b8a:	0f 2e       	mov	r0, r31
    5b8c:	f0 e9       	ldi	r31, 0x90	; 144
    5b8e:	af 2e       	mov	r10, r31
    5b90:	f0 2d       	mov	r31, r0
    5b92:	0f 2e       	mov	r0, r31
    5b94:	f0 ed       	ldi	r31, 0xD0	; 208
    5b96:	bf 2e       	mov	r11, r31
    5b98:	f0 2d       	mov	r31, r0
    5b9a:	0f 2e       	mov	r0, r31
    5b9c:	f3 e0       	ldi	r31, 0x03	; 3
    5b9e:	cf 2e       	mov	r12, r31
    5ba0:	f0 2d       	mov	r31, r0
    5ba2:	00 e0       	ldi	r16, 0x00	; 0
    5ba4:	49 2f       	mov	r20, r25
    5ba6:	59 2f       	mov	r21, r25
    5ba8:	69 2f       	mov	r22, r25
    5baa:	79 2f       	mov	r23, r25
    5bac:	89 2f       	mov	r24, r25
    5bae:	0e 94 fe 7c 	call	0xf9fc	; 0xf9fc <__muldi3>
    5bb2:	0f e0       	ldi	r16, 0x0F	; 15
    5bb4:	0e 94 32 7e 	call	0xfc64	; 0xfc64 <__ashrdi3>
    5bb8:	20 93 47 27 	sts	0x2747, r18	; 0x802747 <g_twi1_gyro_1_gyro_x_mdps>
    5bbc:	30 93 48 27 	sts	0x2748, r19	; 0x802748 <g_twi1_gyro_1_gyro_x_mdps+0x1>
    5bc0:	40 93 49 27 	sts	0x2749, r20	; 0x802749 <g_twi1_gyro_1_gyro_x_mdps+0x2>
    5bc4:	50 93 4a 27 	sts	0x274A, r21	; 0x80274a <g_twi1_gyro_1_gyro_x_mdps+0x3>
    5bc8:	25 2d       	mov	r18, r5
    5bca:	96 2d       	mov	r25, r6
    5bcc:	99 0f       	add	r25, r25
    5bce:	99 0b       	sbc	r25, r25
    5bd0:	00 e0       	ldi	r16, 0x00	; 0
    5bd2:	36 2d       	mov	r19, r6
    5bd4:	49 2f       	mov	r20, r25
    5bd6:	59 2f       	mov	r21, r25
    5bd8:	69 2f       	mov	r22, r25
    5bda:	79 2f       	mov	r23, r25
    5bdc:	89 2f       	mov	r24, r25
    5bde:	0e 94 fe 7c 	call	0xf9fc	; 0xf9fc <__muldi3>
    5be2:	0f e0       	ldi	r16, 0x0F	; 15
    5be4:	0e 94 32 7e 	call	0xfc64	; 0xfc64 <__ashrdi3>
    5be8:	20 93 43 27 	sts	0x2743, r18	; 0x802743 <g_twi1_gyro_1_gyro_y_mdps>
    5bec:	30 93 44 27 	sts	0x2744, r19	; 0x802744 <g_twi1_gyro_1_gyro_y_mdps+0x1>
    5bf0:	40 93 45 27 	sts	0x2745, r20	; 0x802745 <g_twi1_gyro_1_gyro_y_mdps+0x2>
    5bf4:	50 93 46 27 	sts	0x2746, r21	; 0x802746 <g_twi1_gyro_1_gyro_y_mdps+0x3>
    5bf8:	27 2d       	mov	r18, r7
    5bfa:	98 2d       	mov	r25, r8
    5bfc:	99 0f       	add	r25, r25
    5bfe:	99 0b       	sbc	r25, r25
    5c00:	00 e0       	ldi	r16, 0x00	; 0
    5c02:	38 2d       	mov	r19, r8
    5c04:	49 2f       	mov	r20, r25
    5c06:	59 2f       	mov	r21, r25
    5c08:	69 2f       	mov	r22, r25
    5c0a:	79 2f       	mov	r23, r25
    5c0c:	89 2f       	mov	r24, r25
    5c0e:	0e 94 fe 7c 	call	0xf9fc	; 0xf9fc <__muldi3>
    5c12:	0f e0       	ldi	r16, 0x0F	; 15
    5c14:	0e 94 32 7e 	call	0xfc64	; 0xfc64 <__ashrdi3>
    5c18:	20 93 3f 27 	sts	0x273F, r18	; 0x80273f <g_twi1_gyro_1_gyro_z_mdps>
    5c1c:	30 93 40 27 	sts	0x2740, r19	; 0x802740 <g_twi1_gyro_1_gyro_z_mdps+0x1>
    5c20:	40 93 41 27 	sts	0x2741, r20	; 0x802741 <g_twi1_gyro_1_gyro_z_mdps+0x2>
    5c24:	50 93 42 27 	sts	0x2742, r21	; 0x802742 <g_twi1_gyro_1_gyro_z_mdps+0x3>
    5c28:	9f be       	out	0x3f, r9	; 63
    5c2a:	8f b7       	in	r24, 0x3f	; 63
    5c2c:	8d 83       	std	Y+5, r24	; 0x05
    5c2e:	f8 94       	cli
    5c30:	8d 81       	ldd	r24, Y+5	; 0x05
    5c32:	20 91 39 27 	lds	r18, 0x2739	; 0x802739 <g_twi1_gyro_2_mag_x>
    5c36:	30 91 3a 27 	lds	r19, 0x273A	; 0x80273a <g_twi1_gyro_2_mag_x+0x1>
    5c3a:	e0 90 37 27 	lds	r14, 0x2737	; 0x802737 <g_twi1_gyro_2_mag_y>
    5c3e:	f0 90 38 27 	lds	r15, 0x2738	; 0x802738 <g_twi1_gyro_2_mag_y+0x1>
    5c42:	a0 90 35 27 	lds	r10, 0x2735	; 0x802735 <g_twi1_gyro_2_mag_z>
    5c46:	b0 90 36 27 	lds	r11, 0x2736	; 0x802736 <g_twi1_gyro_2_mag_z+0x1>
    5c4a:	00 91 61 27 	lds	r16, 0x2761	; 0x802761 <g_twi1_gyro_1_temp>
    5c4e:	10 91 62 27 	lds	r17, 0x2762	; 0x802762 <g_twi1_gyro_1_temp+0x1>
    5c52:	8f bf       	out	0x3f, r24	; 63
    5c54:	a0 91 43 20 	lds	r26, 0x2043	; 0x802043 <g_twi1_gyro_2_mag_factx>
    5c58:	b0 91 44 20 	lds	r27, 0x2044	; 0x802044 <g_twi1_gyro_2_mag_factx+0x1>
    5c5c:	e0 91 3d 27 	lds	r30, 0x273D	; 0x80273d <g_twi1_gyro_2_asax>
    5c60:	33 23       	and	r19, r19
    5c62:	2c f1       	brlt	.+74     	; 0x5cae <task_twi1_gyro+0x384>
    5c64:	0e 94 d9 7c 	call	0xf9b2	; 0xf9b2 <__mulhisi3>
    5c68:	9b 01       	movw	r18, r22
    5c6a:	ac 01       	movw	r20, r24
    5c6c:	8e 2f       	mov	r24, r30
    5c6e:	ee 0f       	add	r30, r30
    5c70:	99 0b       	sbc	r25, r25
    5c72:	aa 0b       	sbc	r26, r26
    5c74:	bb 0b       	sbc	r27, r27
    5c76:	bc 01       	movw	r22, r24
    5c78:	cd 01       	movw	r24, r26
    5c7a:	60 58       	subi	r22, 0x80	; 128
    5c7c:	7f 4f       	sbci	r23, 0xFF	; 255
    5c7e:	8f 4f       	sbci	r24, 0xFF	; 255
    5c80:	9f 4f       	sbci	r25, 0xFF	; 255
    5c82:	0e 94 5d 7c 	call	0xf8ba	; 0xf8ba <__mulsi3>
    5c86:	2a e0       	ldi	r18, 0x0A	; 10
    5c88:	30 e0       	ldi	r19, 0x00	; 0
    5c8a:	40 e0       	ldi	r20, 0x00	; 0
    5c8c:	50 e0       	ldi	r21, 0x00	; 0
    5c8e:	0e 94 b5 7c 	call	0xf96a	; 0xf96a <__divmodsi4>
    5c92:	29 01       	movw	r4, r18
    5c94:	3a 01       	movw	r6, r20
    5c96:	80 e8       	ldi	r24, 0x80	; 128
    5c98:	48 0e       	add	r4, r24
    5c9a:	51 1c       	adc	r5, r1
    5c9c:	61 1c       	adc	r6, r1
    5c9e:	71 1c       	adc	r7, r1
    5ca0:	45 2c       	mov	r4, r5
    5ca2:	56 2c       	mov	r5, r6
    5ca4:	67 2c       	mov	r6, r7
    5ca6:	77 24       	eor	r7, r7
    5ca8:	67 fc       	sbrc	r6, 7
    5caa:	7a 94       	dec	r7
    5cac:	24 c0       	rjmp	.+72     	; 0x5cf6 <task_twi1_gyro+0x3cc>
    5cae:	0e 94 d9 7c 	call	0xf9b2	; 0xf9b2 <__mulhisi3>
    5cb2:	9b 01       	movw	r18, r22
    5cb4:	ac 01       	movw	r20, r24
    5cb6:	8e 2f       	mov	r24, r30
    5cb8:	ee 0f       	add	r30, r30
    5cba:	99 0b       	sbc	r25, r25
    5cbc:	aa 0b       	sbc	r26, r26
    5cbe:	bb 0b       	sbc	r27, r27
    5cc0:	bc 01       	movw	r22, r24
    5cc2:	cd 01       	movw	r24, r26
    5cc4:	60 58       	subi	r22, 0x80	; 128
    5cc6:	7f 4f       	sbci	r23, 0xFF	; 255
    5cc8:	8f 4f       	sbci	r24, 0xFF	; 255
    5cca:	9f 4f       	sbci	r25, 0xFF	; 255
    5ccc:	0e 94 5d 7c 	call	0xf8ba	; 0xf8ba <__mulsi3>
    5cd0:	2a e0       	ldi	r18, 0x0A	; 10
    5cd2:	30 e0       	ldi	r19, 0x00	; 0
    5cd4:	40 e0       	ldi	r20, 0x00	; 0
    5cd6:	50 e0       	ldi	r21, 0x00	; 0
    5cd8:	0e 94 b5 7c 	call	0xf96a	; 0xf96a <__divmodsi4>
    5cdc:	29 01       	movw	r4, r18
    5cde:	3a 01       	movw	r6, r20
    5ce0:	80 e8       	ldi	r24, 0x80	; 128
    5ce2:	48 1a       	sub	r4, r24
    5ce4:	51 08       	sbc	r5, r1
    5ce6:	61 08       	sbc	r6, r1
    5ce8:	71 08       	sbc	r7, r1
    5cea:	45 2c       	mov	r4, r5
    5cec:	56 2c       	mov	r5, r6
    5cee:	67 2c       	mov	r6, r7
    5cf0:	77 24       	eor	r7, r7
    5cf2:	67 fc       	sbrc	r6, 7
    5cf4:	7a 94       	dec	r7
    5cf6:	a0 91 41 20 	lds	r26, 0x2041	; 0x802041 <g_twi1_gyro_2_mag_facty>
    5cfa:	b0 91 42 20 	lds	r27, 0x2042	; 0x802042 <g_twi1_gyro_2_mag_facty+0x1>
    5cfe:	e0 91 3c 27 	lds	r30, 0x273C	; 0x80273c <g_twi1_gyro_2_asay>
    5d02:	ff 20       	and	r15, r15
    5d04:	34 f1       	brlt	.+76     	; 0x5d52 <task_twi1_gyro+0x428>
    5d06:	97 01       	movw	r18, r14
    5d08:	0e 94 d9 7c 	call	0xf9b2	; 0xf9b2 <__mulhisi3>
    5d0c:	9b 01       	movw	r18, r22
    5d0e:	ac 01       	movw	r20, r24
    5d10:	8e 2f       	mov	r24, r30
    5d12:	ee 0f       	add	r30, r30
    5d14:	99 0b       	sbc	r25, r25
    5d16:	aa 0b       	sbc	r26, r26
    5d18:	bb 0b       	sbc	r27, r27
    5d1a:	bc 01       	movw	r22, r24
    5d1c:	cd 01       	movw	r24, r26
    5d1e:	60 58       	subi	r22, 0x80	; 128
    5d20:	7f 4f       	sbci	r23, 0xFF	; 255
    5d22:	8f 4f       	sbci	r24, 0xFF	; 255
    5d24:	9f 4f       	sbci	r25, 0xFF	; 255
    5d26:	0e 94 5d 7c 	call	0xf8ba	; 0xf8ba <__mulsi3>
    5d2a:	2a e0       	ldi	r18, 0x0A	; 10
    5d2c:	30 e0       	ldi	r19, 0x00	; 0
    5d2e:	40 e0       	ldi	r20, 0x00	; 0
    5d30:	50 e0       	ldi	r21, 0x00	; 0
    5d32:	0e 94 b5 7c 	call	0xf96a	; 0xf96a <__divmodsi4>
    5d36:	69 01       	movw	r12, r18
    5d38:	7a 01       	movw	r14, r20
    5d3a:	80 e8       	ldi	r24, 0x80	; 128
    5d3c:	c8 0e       	add	r12, r24
    5d3e:	d1 1c       	adc	r13, r1
    5d40:	e1 1c       	adc	r14, r1
    5d42:	f1 1c       	adc	r15, r1
    5d44:	cd 2c       	mov	r12, r13
    5d46:	de 2c       	mov	r13, r14
    5d48:	ef 2c       	mov	r14, r15
    5d4a:	ff 24       	eor	r15, r15
    5d4c:	e7 fc       	sbrc	r14, 7
    5d4e:	fa 94       	dec	r15
    5d50:	25 c0       	rjmp	.+74     	; 0x5d9c <task_twi1_gyro+0x472>
    5d52:	97 01       	movw	r18, r14
    5d54:	0e 94 d9 7c 	call	0xf9b2	; 0xf9b2 <__mulhisi3>
    5d58:	9b 01       	movw	r18, r22
    5d5a:	ac 01       	movw	r20, r24
    5d5c:	8e 2f       	mov	r24, r30
    5d5e:	ee 0f       	add	r30, r30
    5d60:	99 0b       	sbc	r25, r25
    5d62:	aa 0b       	sbc	r26, r26
    5d64:	bb 0b       	sbc	r27, r27
    5d66:	bc 01       	movw	r22, r24
    5d68:	cd 01       	movw	r24, r26
    5d6a:	60 58       	subi	r22, 0x80	; 128
    5d6c:	7f 4f       	sbci	r23, 0xFF	; 255
    5d6e:	8f 4f       	sbci	r24, 0xFF	; 255
    5d70:	9f 4f       	sbci	r25, 0xFF	; 255
    5d72:	0e 94 5d 7c 	call	0xf8ba	; 0xf8ba <__mulsi3>
    5d76:	2a e0       	ldi	r18, 0x0A	; 10
    5d78:	30 e0       	ldi	r19, 0x00	; 0
    5d7a:	40 e0       	ldi	r20, 0x00	; 0
    5d7c:	50 e0       	ldi	r21, 0x00	; 0
    5d7e:	0e 94 b5 7c 	call	0xf96a	; 0xf96a <__divmodsi4>
    5d82:	69 01       	movw	r12, r18
    5d84:	7a 01       	movw	r14, r20
    5d86:	80 e8       	ldi	r24, 0x80	; 128
    5d88:	c8 1a       	sub	r12, r24
    5d8a:	d1 08       	sbc	r13, r1
    5d8c:	e1 08       	sbc	r14, r1
    5d8e:	f1 08       	sbc	r15, r1
    5d90:	cd 2c       	mov	r12, r13
    5d92:	de 2c       	mov	r13, r14
    5d94:	ef 2c       	mov	r14, r15
    5d96:	ff 24       	eor	r15, r15
    5d98:	e7 fc       	sbrc	r14, 7
    5d9a:	fa 94       	dec	r15
    5d9c:	a0 91 3f 20 	lds	r26, 0x203F	; 0x80203f <g_twi1_gyro_2_mag_factz>
    5da0:	b0 91 40 20 	lds	r27, 0x2040	; 0x802040 <g_twi1_gyro_2_mag_factz+0x1>
    5da4:	e0 91 3b 27 	lds	r30, 0x273B	; 0x80273b <g_twi1_gyro_2_asaz>
    5da8:	bb 20       	and	r11, r11
    5daa:	34 f1       	brlt	.+76     	; 0x5df8 <task_twi1_gyro+0x4ce>
    5dac:	95 01       	movw	r18, r10
    5dae:	0e 94 d9 7c 	call	0xf9b2	; 0xf9b2 <__mulhisi3>
    5db2:	9b 01       	movw	r18, r22
    5db4:	ac 01       	movw	r20, r24
    5db6:	8e 2f       	mov	r24, r30
    5db8:	ee 0f       	add	r30, r30
    5dba:	99 0b       	sbc	r25, r25
    5dbc:	aa 0b       	sbc	r26, r26
    5dbe:	bb 0b       	sbc	r27, r27
    5dc0:	bc 01       	movw	r22, r24
    5dc2:	cd 01       	movw	r24, r26
    5dc4:	60 58       	subi	r22, 0x80	; 128
    5dc6:	7f 4f       	sbci	r23, 0xFF	; 255
    5dc8:	8f 4f       	sbci	r24, 0xFF	; 255
    5dca:	9f 4f       	sbci	r25, 0xFF	; 255
    5dcc:	0e 94 5d 7c 	call	0xf8ba	; 0xf8ba <__mulsi3>
    5dd0:	2a e0       	ldi	r18, 0x0A	; 10
    5dd2:	30 e0       	ldi	r19, 0x00	; 0
    5dd4:	40 e0       	ldi	r20, 0x00	; 0
    5dd6:	50 e0       	ldi	r21, 0x00	; 0
    5dd8:	0e 94 b5 7c 	call	0xf96a	; 0xf96a <__divmodsi4>
    5ddc:	49 01       	movw	r8, r18
    5dde:	5a 01       	movw	r10, r20
    5de0:	80 e8       	ldi	r24, 0x80	; 128
    5de2:	88 0e       	add	r8, r24
    5de4:	91 1c       	adc	r9, r1
    5de6:	a1 1c       	adc	r10, r1
    5de8:	b1 1c       	adc	r11, r1
    5dea:	89 2c       	mov	r8, r9
    5dec:	9a 2c       	mov	r9, r10
    5dee:	ab 2c       	mov	r10, r11
    5df0:	bb 24       	eor	r11, r11
    5df2:	a7 fc       	sbrc	r10, 7
    5df4:	ba 94       	dec	r11
    5df6:	25 c0       	rjmp	.+74     	; 0x5e42 <task_twi1_gyro+0x518>
    5df8:	95 01       	movw	r18, r10
    5dfa:	0e 94 d9 7c 	call	0xf9b2	; 0xf9b2 <__mulhisi3>
    5dfe:	9b 01       	movw	r18, r22
    5e00:	ac 01       	movw	r20, r24
    5e02:	8e 2f       	mov	r24, r30
    5e04:	ee 0f       	add	r30, r30
    5e06:	99 0b       	sbc	r25, r25
    5e08:	aa 0b       	sbc	r26, r26
    5e0a:	bb 0b       	sbc	r27, r27
    5e0c:	bc 01       	movw	r22, r24
    5e0e:	cd 01       	movw	r24, r26
    5e10:	60 58       	subi	r22, 0x80	; 128
    5e12:	7f 4f       	sbci	r23, 0xFF	; 255
    5e14:	8f 4f       	sbci	r24, 0xFF	; 255
    5e16:	9f 4f       	sbci	r25, 0xFF	; 255
    5e18:	0e 94 5d 7c 	call	0xf8ba	; 0xf8ba <__mulsi3>
    5e1c:	2a e0       	ldi	r18, 0x0A	; 10
    5e1e:	30 e0       	ldi	r19, 0x00	; 0
    5e20:	40 e0       	ldi	r20, 0x00	; 0
    5e22:	50 e0       	ldi	r21, 0x00	; 0
    5e24:	0e 94 b5 7c 	call	0xf96a	; 0xf96a <__divmodsi4>
    5e28:	49 01       	movw	r8, r18
    5e2a:	5a 01       	movw	r10, r20
    5e2c:	80 e8       	ldi	r24, 0x80	; 128
    5e2e:	88 1a       	sub	r8, r24
    5e30:	91 08       	sbc	r9, r1
    5e32:	a1 08       	sbc	r10, r1
    5e34:	b1 08       	sbc	r11, r1
    5e36:	89 2c       	mov	r8, r9
    5e38:	9a 2c       	mov	r9, r10
    5e3a:	ab 2c       	mov	r10, r11
    5e3c:	bb 24       	eor	r11, r11
    5e3e:	a7 fc       	sbrc	r10, 7
    5e40:	ba 94       	dec	r11
    5e42:	80 91 5f 27 	lds	r24, 0x275F	; 0x80275f <g_twi1_gyro_1_temp_RTofs>
    5e46:	90 91 60 27 	lds	r25, 0x2760	; 0x802760 <g_twi1_gyro_1_temp_RTofs+0x1>
    5e4a:	d8 01       	movw	r26, r16
    5e4c:	a8 1b       	sub	r26, r24
    5e4e:	b9 0b       	sbc	r27, r25
    5e50:	24 e6       	ldi	r18, 0x64	; 100
    5e52:	30 e0       	ldi	r19, 0x00	; 0
    5e54:	0e 94 ee 7c 	call	0xf9dc	; 0xf9dc <__usmulhisi3>
    5e58:	20 91 5d 20 	lds	r18, 0x205D	; 0x80205d <g_twi1_gyro_1_temp_sens>
    5e5c:	30 91 5e 20 	lds	r19, 0x205E	; 0x80205e <g_twi1_gyro_1_temp_sens+0x1>
    5e60:	03 2e       	mov	r0, r19
    5e62:	00 0c       	add	r0, r0
    5e64:	44 0b       	sbc	r20, r20
    5e66:	55 0b       	sbc	r21, r21
    5e68:	0e 94 b5 7c 	call	0xf96a	; 0xf96a <__divmodsi4>
    5e6c:	2c 5c       	subi	r18, 0xCC	; 204
    5e6e:	37 4f       	sbci	r19, 0xF7	; 247
    5e70:	8f b7       	in	r24, 0x3f	; 63
    5e72:	8e 83       	std	Y+6, r24	; 0x06
    5e74:	f8 94       	cli
    5e76:	8e 81       	ldd	r24, Y+6	; 0x06
    5e78:	40 92 31 27 	sts	0x2731, r4	; 0x802731 <g_twi1_gyro_2_mag_x_nT>
    5e7c:	50 92 32 27 	sts	0x2732, r5	; 0x802732 <g_twi1_gyro_2_mag_x_nT+0x1>
    5e80:	60 92 33 27 	sts	0x2733, r6	; 0x802733 <g_twi1_gyro_2_mag_x_nT+0x2>
    5e84:	70 92 34 27 	sts	0x2734, r7	; 0x802734 <g_twi1_gyro_2_mag_x_nT+0x3>
    5e88:	c0 92 2d 27 	sts	0x272D, r12	; 0x80272d <g_twi1_gyro_2_mag_y_nT>
    5e8c:	d0 92 2e 27 	sts	0x272E, r13	; 0x80272e <g_twi1_gyro_2_mag_y_nT+0x1>
    5e90:	e0 92 2f 27 	sts	0x272F, r14	; 0x80272f <g_twi1_gyro_2_mag_y_nT+0x2>
    5e94:	f0 92 30 27 	sts	0x2730, r15	; 0x802730 <g_twi1_gyro_2_mag_y_nT+0x3>
    5e98:	80 92 29 27 	sts	0x2729, r8	; 0x802729 <g_twi1_gyro_2_mag_z_nT>
    5e9c:	90 92 2a 27 	sts	0x272A, r9	; 0x80272a <g_twi1_gyro_2_mag_z_nT+0x1>
    5ea0:	a0 92 2b 27 	sts	0x272B, r10	; 0x80272b <g_twi1_gyro_2_mag_z_nT+0x2>
    5ea4:	b0 92 2c 27 	sts	0x272C, r11	; 0x80272c <g_twi1_gyro_2_mag_z_nT+0x3>
    5ea8:	20 93 5d 27 	sts	0x275D, r18	; 0x80275d <g_twi1_gyro_1_temp_deg_100>
    5eac:	30 93 5e 27 	sts	0x275E, r19	; 0x80275e <g_twi1_gyro_1_temp_deg_100+0x1>
    5eb0:	8f bf       	out	0x3f, r24	; 63
    5eb2:	26 96       	adiw	r28, 0x06	; 6
    5eb4:	cd bf       	out	0x3d, r28	; 61
    5eb6:	de bf       	out	0x3e, r29	; 62
    5eb8:	df 91       	pop	r29
    5eba:	cf 91       	pop	r28
    5ebc:	1f 91       	pop	r17
    5ebe:	0f 91       	pop	r16
    5ec0:	ff 90       	pop	r15
    5ec2:	ef 90       	pop	r14
    5ec4:	df 90       	pop	r13
    5ec6:	cf 90       	pop	r12
    5ec8:	bf 90       	pop	r11
    5eca:	af 90       	pop	r10
    5ecc:	9f 90       	pop	r9
    5ece:	8f 90       	pop	r8
    5ed0:	7f 90       	pop	r7
    5ed2:	6f 90       	pop	r6
    5ed4:	5f 90       	pop	r5
    5ed6:	4f 90       	pop	r4
    5ed8:	08 95       	ret

00005eda <task_twi1_baro>:
    5eda:	2f 92       	push	r2
    5edc:	3f 92       	push	r3
    5ede:	4f 92       	push	r4
    5ee0:	5f 92       	push	r5
    5ee2:	6f 92       	push	r6
    5ee4:	7f 92       	push	r7
    5ee6:	8f 92       	push	r8
    5ee8:	9f 92       	push	r9
    5eea:	af 92       	push	r10
    5eec:	bf 92       	push	r11
    5eee:	cf 92       	push	r12
    5ef0:	df 92       	push	r13
    5ef2:	ef 92       	push	r14
    5ef4:	ff 92       	push	r15
    5ef6:	0f 93       	push	r16
    5ef8:	1f 93       	push	r17
    5efa:	cf 93       	push	r28
    5efc:	df 93       	push	r29
    5efe:	cd b7       	in	r28, 0x3d	; 61
    5f00:	de b7       	in	r29, 0x3e	; 62
    5f02:	a6 97       	sbiw	r28, 0x26	; 38
    5f04:	cd bf       	out	0x3d, r28	; 61
    5f06:	de bf       	out	0x3e, r29	; 62
    5f08:	8f b7       	in	r24, 0x3f	; 63
    5f0a:	8a 83       	std	Y+2, r24	; 0x02
    5f0c:	f8 94       	cli
    5f0e:	8a 81       	ldd	r24, Y+2	; 0x02
    5f10:	20 91 12 27 	lds	r18, 0x2712	; 0x802712 <g_twi1_baro_d1>
    5f14:	30 91 13 27 	lds	r19, 0x2713	; 0x802713 <g_twi1_baro_d1+0x1>
    5f18:	40 91 14 27 	lds	r20, 0x2714	; 0x802714 <g_twi1_baro_d1+0x2>
    5f1c:	50 91 15 27 	lds	r21, 0x2715	; 0x802715 <g_twi1_baro_d1+0x3>
    5f20:	2f 8b       	std	Y+23, r18	; 0x17
    5f22:	38 8f       	std	Y+24, r19	; 0x18
    5f24:	49 8f       	std	Y+25, r20	; 0x19
    5f26:	5a 8f       	std	Y+26, r21	; 0x1a
    5f28:	40 91 0e 27 	lds	r20, 0x270E	; 0x80270e <g_twi1_baro_d2>
    5f2c:	50 91 0f 27 	lds	r21, 0x270F	; 0x80270f <g_twi1_baro_d2+0x1>
    5f30:	60 91 10 27 	lds	r22, 0x2710	; 0x802710 <g_twi1_baro_d2+0x2>
    5f34:	70 91 11 27 	lds	r23, 0x2711	; 0x802711 <g_twi1_baro_d2+0x3>
    5f38:	8f bf       	out	0x3f, r24	; 63
    5f3a:	8f 89       	ldd	r24, Y+23	; 0x17
    5f3c:	98 8d       	ldd	r25, Y+24	; 0x18
    5f3e:	a9 8d       	ldd	r26, Y+25	; 0x19
    5f40:	ba 8d       	ldd	r27, Y+26	; 0x1a
    5f42:	89 2b       	or	r24, r25
    5f44:	8a 2b       	or	r24, r26
    5f46:	8b 2b       	or	r24, r27
    5f48:	31 f4       	brne	.+12     	; 0x5f56 <task_twi1_baro+0x7c>
    5f4a:	41 15       	cp	r20, r1
    5f4c:	51 05       	cpc	r21, r1
    5f4e:	61 05       	cpc	r22, r1
    5f50:	71 05       	cpc	r23, r1
    5f52:	09 f4       	brne	.+2      	; 0x5f56 <task_twi1_baro+0x7c>
    5f54:	fe c1       	rjmp	.+1020   	; 0x6352 <__stack+0x353>
    5f56:	0f 2e       	mov	r0, r31
    5f58:	f6 e1       	ldi	r31, 0x16	; 22
    5f5a:	2f 2e       	mov	r2, r31
    5f5c:	f7 e2       	ldi	r31, 0x27	; 39
    5f5e:	3f 2e       	mov	r3, r31
    5f60:	f0 2d       	mov	r31, r0
    5f62:	d1 01       	movw	r26, r2
    5f64:	1a 96       	adiw	r26, 0x0a	; 10
    5f66:	8d 91       	ld	r24, X+
    5f68:	9c 91       	ld	r25, X
    5f6a:	1b 97       	sbiw	r26, 0x0b	; 11
    5f6c:	a0 e0       	ldi	r26, 0x00	; 0
    5f6e:	b0 e0       	ldi	r27, 0x00	; 0
    5f70:	ba 2f       	mov	r27, r26
    5f72:	a9 2f       	mov	r26, r25
    5f74:	98 2f       	mov	r25, r24
    5f76:	88 27       	eor	r24, r24
    5f78:	2a 01       	movw	r4, r20
    5f7a:	3b 01       	movw	r6, r22
    5f7c:	48 1a       	sub	r4, r24
    5f7e:	59 0a       	sbc	r5, r25
    5f80:	6a 0a       	sbc	r6, r26
    5f82:	7b 0a       	sbc	r7, r27
    5f84:	a3 01       	movw	r20, r6
    5f86:	92 01       	movw	r18, r4
    5f88:	55 0f       	add	r21, r21
    5f8a:	22 0b       	sbc	r18, r18
    5f8c:	32 2f       	mov	r19, r18
    5f8e:	a9 01       	movw	r20, r18
    5f90:	2b 83       	std	Y+3, r18	; 0x03
    5f92:	3c 83       	std	Y+4, r19	; 0x04
    5f94:	4d 83       	std	Y+5, r20	; 0x05
    5f96:	5e 83       	std	Y+6, r21	; 0x06
    5f98:	d1 01       	movw	r26, r2
    5f9a:	1c 96       	adiw	r26, 0x0c	; 12
    5f9c:	4d 91       	ld	r20, X+
    5f9e:	5c 91       	ld	r21, X
    5fa0:	1d 97       	sbiw	r26, 0x0d	; 13
    5fa2:	a4 2c       	mov	r10, r4
    5fa4:	b5 2c       	mov	r11, r5
    5fa6:	c6 2c       	mov	r12, r6
    5fa8:	d7 2c       	mov	r13, r7
    5faa:	eb 80       	ldd	r14, Y+3	; 0x03
    5fac:	fe 2c       	mov	r15, r14
    5fae:	0e 2d       	mov	r16, r14
    5fb0:	1e 2d       	mov	r17, r14
    5fb2:	24 2f       	mov	r18, r20
    5fb4:	35 2f       	mov	r19, r21
    5fb6:	40 e0       	ldi	r20, 0x00	; 0
    5fb8:	50 e0       	ldi	r21, 0x00	; 0
    5fba:	60 e0       	ldi	r22, 0x00	; 0
    5fbc:	70 e0       	ldi	r23, 0x00	; 0
    5fbe:	80 e0       	ldi	r24, 0x00	; 0
    5fc0:	90 e0       	ldi	r25, 0x00	; 0
    5fc2:	0e 94 fe 7c 	call	0xf9fc	; 0xf9fc <__muldi3>
    5fc6:	07 e1       	ldi	r16, 0x17	; 23
    5fc8:	0e 94 32 7e 	call	0xfc64	; 0xfc64 <__ashrdi3>
    5fcc:	2b 87       	std	Y+11, r18	; 0x0b
    5fce:	3c 87       	std	Y+12, r19	; 0x0c
    5fd0:	4d 87       	std	Y+13, r20	; 0x0d
    5fd2:	5e 87       	std	Y+14, r21	; 0x0e
    5fd4:	2b 85       	ldd	r18, Y+11	; 0x0b
    5fd6:	3c 85       	ldd	r19, Y+12	; 0x0c
    5fd8:	4d 85       	ldd	r20, Y+13	; 0x0d
    5fda:	5e 85       	ldd	r21, Y+14	; 0x0e
    5fdc:	2b a3       	std	Y+35, r18	; 0x23
    5fde:	3c a3       	std	Y+36, r19	; 0x24
    5fe0:	4d a3       	std	Y+37, r20	; 0x25
    5fe2:	5e a3       	std	Y+38, r21	; 0x26
    5fe4:	ba 01       	movw	r22, r20
    5fe6:	a9 01       	movw	r20, r18
    5fe8:	40 53       	subi	r20, 0x30	; 48
    5fea:	58 4f       	sbci	r21, 0xF8	; 248
    5fec:	6f 4f       	sbci	r22, 0xFF	; 255
    5fee:	7f 4f       	sbci	r23, 0xFF	; 255
    5ff0:	4b 8b       	std	Y+19, r20	; 0x13
    5ff2:	5c 8b       	std	Y+20, r21	; 0x14
    5ff4:	6d 8b       	std	Y+21, r22	; 0x15
    5ff6:	7e 8b       	std	Y+22, r23	; 0x16
    5ff8:	d1 01       	movw	r26, r2
    5ffa:	18 96       	adiw	r26, 0x08	; 8
    5ffc:	4d 91       	ld	r20, X+
    5ffe:	5c 91       	ld	r21, X
    6000:	19 97       	sbiw	r26, 0x09	; 9
    6002:	fe 2c       	mov	r15, r14
    6004:	0e 2d       	mov	r16, r14
    6006:	24 2f       	mov	r18, r20
    6008:	35 2f       	mov	r19, r21
    600a:	40 e0       	ldi	r20, 0x00	; 0
    600c:	50 e0       	ldi	r21, 0x00	; 0
    600e:	60 e0       	ldi	r22, 0x00	; 0
    6010:	70 e0       	ldi	r23, 0x00	; 0
    6012:	80 e0       	ldi	r24, 0x00	; 0
    6014:	90 e0       	ldi	r25, 0x00	; 0
    6016:	0e 94 fe 7c 	call	0xf9fc	; 0xf9fc <__muldi3>
    601a:	06 e0       	ldi	r16, 0x06	; 6
    601c:	0e 94 32 7e 	call	0xfc64	; 0xfc64 <__ashrdi3>
    6020:	2f 87       	std	Y+15, r18	; 0x0f
    6022:	38 8b       	std	Y+16, r19	; 0x10
    6024:	84 2e       	mov	r8, r20
    6026:	95 2e       	mov	r9, r21
    6028:	b6 2f       	mov	r27, r22
    602a:	a7 2f       	mov	r26, r23
    602c:	89 8b       	std	Y+17, r24	; 0x11
    602e:	9a 8b       	std	Y+18, r25	; 0x12
    6030:	f1 01       	movw	r30, r2
    6032:	a4 80       	ldd	r10, Z+4	; 0x04
    6034:	b5 80       	ldd	r11, Z+5	; 0x05
    6036:	2a 2d       	mov	r18, r10
    6038:	3b 2d       	mov	r19, r11
    603a:	40 e0       	ldi	r20, 0x00	; 0
    603c:	50 e0       	ldi	r21, 0x00	; 0
    603e:	60 e0       	ldi	r22, 0x00	; 0
    6040:	70 e0       	ldi	r23, 0x00	; 0
    6042:	80 e0       	ldi	r24, 0x00	; 0
    6044:	90 e0       	ldi	r25, 0x00	; 0
    6046:	01 e1       	ldi	r16, 0x11	; 17
    6048:	0e 94 19 7e 	call	0xfc32	; 0xfc32 <__ashldi3>
    604c:	a2 2e       	mov	r10, r18
    604e:	b3 2e       	mov	r11, r19
    6050:	c4 2e       	mov	r12, r20
    6052:	d5 2e       	mov	r13, r21
    6054:	e6 2e       	mov	r14, r22
    6056:	f7 2e       	mov	r15, r23
    6058:	08 2f       	mov	r16, r24
    605a:	19 2f       	mov	r17, r25
    605c:	2f 85       	ldd	r18, Y+15	; 0x0f
    605e:	38 89       	ldd	r19, Y+16	; 0x10
    6060:	48 2d       	mov	r20, r8
    6062:	59 2d       	mov	r21, r9
    6064:	6b 2f       	mov	r22, r27
    6066:	7a 2f       	mov	r23, r26
    6068:	89 89       	ldd	r24, Y+17	; 0x11
    606a:	9a 89       	ldd	r25, Y+18	; 0x12
    606c:	0e 94 50 7e 	call	0xfca0	; 0xfca0 <__adddi3>
    6070:	2f 87       	std	Y+15, r18	; 0x0f
    6072:	38 8b       	std	Y+16, r19	; 0x10
    6074:	4b 8f       	std	Y+27, r20	; 0x1b
    6076:	5c 8f       	std	Y+28, r21	; 0x1c
    6078:	6d 8f       	std	Y+29, r22	; 0x1d
    607a:	7e 8f       	std	Y+30, r23	; 0x1e
    607c:	8f 8f       	std	Y+31, r24	; 0x1f
    607e:	98 a3       	std	Y+32, r25	; 0x20
    6080:	46 81       	ldd	r20, Z+6	; 0x06
    6082:	57 81       	ldd	r21, Z+7	; 0x07
    6084:	a4 2c       	mov	r10, r4
    6086:	b5 2c       	mov	r11, r5
    6088:	c6 2c       	mov	r12, r6
    608a:	d7 2c       	mov	r13, r7
    608c:	eb 80       	ldd	r14, Y+3	; 0x03
    608e:	fe 2c       	mov	r15, r14
    6090:	0e 2d       	mov	r16, r14
    6092:	1e 2d       	mov	r17, r14
    6094:	24 2f       	mov	r18, r20
    6096:	35 2f       	mov	r19, r21
    6098:	40 e0       	ldi	r20, 0x00	; 0
    609a:	50 e0       	ldi	r21, 0x00	; 0
    609c:	60 e0       	ldi	r22, 0x00	; 0
    609e:	70 e0       	ldi	r23, 0x00	; 0
    60a0:	80 e0       	ldi	r24, 0x00	; 0
    60a2:	90 e0       	ldi	r25, 0x00	; 0
    60a4:	0e 94 fe 7c 	call	0xf9fc	; 0xf9fc <__muldi3>
    60a8:	07 e0       	ldi	r16, 0x07	; 7
    60aa:	0e 94 32 7e 	call	0xfc64	; 0xfc64 <__ashrdi3>
    60ae:	29 8b       	std	Y+17, r18	; 0x11
    60b0:	3a 8b       	std	Y+18, r19	; 0x12
    60b2:	84 2e       	mov	r8, r20
    60b4:	95 2e       	mov	r9, r21
    60b6:	b6 2f       	mov	r27, r22
    60b8:	a7 2f       	mov	r26, r23
    60ba:	89 a3       	std	Y+33, r24	; 0x21
    60bc:	9a a3       	std	Y+34, r25	; 0x22
    60be:	f1 01       	movw	r30, r2
    60c0:	a2 80       	ldd	r10, Z+2	; 0x02
    60c2:	b3 80       	ldd	r11, Z+3	; 0x03
    60c4:	2a 2d       	mov	r18, r10
    60c6:	3b 2d       	mov	r19, r11
    60c8:	40 e0       	ldi	r20, 0x00	; 0
    60ca:	50 e0       	ldi	r21, 0x00	; 0
    60cc:	60 e0       	ldi	r22, 0x00	; 0
    60ce:	70 e0       	ldi	r23, 0x00	; 0
    60d0:	80 e0       	ldi	r24, 0x00	; 0
    60d2:	90 e0       	ldi	r25, 0x00	; 0
    60d4:	00 e1       	ldi	r16, 0x10	; 16
    60d6:	0e 94 19 7e 	call	0xfc32	; 0xfc32 <__ashldi3>
    60da:	a2 2e       	mov	r10, r18
    60dc:	b3 2e       	mov	r11, r19
    60de:	c4 2e       	mov	r12, r20
    60e0:	d5 2e       	mov	r13, r21
    60e2:	e6 2e       	mov	r14, r22
    60e4:	f7 2e       	mov	r15, r23
    60e6:	08 2f       	mov	r16, r24
    60e8:	19 2f       	mov	r17, r25
    60ea:	29 89       	ldd	r18, Y+17	; 0x11
    60ec:	3a 89       	ldd	r19, Y+18	; 0x12
    60ee:	48 2d       	mov	r20, r8
    60f0:	59 2d       	mov	r21, r9
    60f2:	6b 2f       	mov	r22, r27
    60f4:	7a 2f       	mov	r23, r26
    60f6:	89 a1       	ldd	r24, Y+33	; 0x21
    60f8:	9a a1       	ldd	r25, Y+34	; 0x22
    60fa:	0e 94 50 7e 	call	0xfca0	; 0xfca0 <__adddi3>
    60fe:	32 2e       	mov	r3, r18
    6100:	23 2e       	mov	r2, r19
    6102:	49 8b       	std	Y+17, r20	; 0x11
    6104:	5a 8b       	std	Y+18, r21	; 0x12
    6106:	69 a3       	std	Y+33, r22	; 0x21
    6108:	7a a3       	std	Y+34, r23	; 0x22
    610a:	98 2e       	mov	r9, r24
    610c:	89 2e       	mov	r8, r25
    610e:	2b 89       	ldd	r18, Y+19	; 0x13
    6110:	3c 89       	ldd	r19, Y+20	; 0x14
    6112:	4d 89       	ldd	r20, Y+21	; 0x15
    6114:	5e 89       	ldd	r21, Y+22	; 0x16
    6116:	20 3d       	cpi	r18, 0xD0	; 208
    6118:	37 40       	sbci	r19, 0x07	; 7
    611a:	41 05       	cpc	r20, r1
    611c:	51 05       	cpc	r21, r1
    611e:	0c f0       	brlt	.+2      	; 0x6122 <__stack+0x123>
    6120:	d0 c0       	rjmp	.+416    	; 0x62c2 <__stack+0x2c3>
    6122:	a4 2c       	mov	r10, r4
    6124:	b5 2c       	mov	r11, r5
    6126:	c6 2c       	mov	r12, r6
    6128:	d7 2c       	mov	r13, r7
    612a:	eb 80       	ldd	r14, Y+3	; 0x03
    612c:	fe 2c       	mov	r15, r14
    612e:	0e 2d       	mov	r16, r14
    6130:	1e 2d       	mov	r17, r14
    6132:	24 2d       	mov	r18, r4
    6134:	35 2d       	mov	r19, r5
    6136:	46 2d       	mov	r20, r6
    6138:	57 2d       	mov	r21, r7
    613a:	60 2f       	mov	r22, r16
    613c:	70 2f       	mov	r23, r16
    613e:	80 2f       	mov	r24, r16
    6140:	9e 2d       	mov	r25, r14
    6142:	0e 94 fe 7c 	call	0xf9fc	; 0xf9fc <__muldi3>
    6146:	0f e1       	ldi	r16, 0x1F	; 31
    6148:	0e 94 32 7e 	call	0xfc64	; 0xfc64 <__ashrdi3>
    614c:	2b 83       	std	Y+3, r18	; 0x03
    614e:	3c 83       	std	Y+4, r19	; 0x04
    6150:	4d 83       	std	Y+5, r20	; 0x05
    6152:	5e 83       	std	Y+6, r21	; 0x06
    6154:	2b 85       	ldd	r18, Y+11	; 0x0b
    6156:	3c 85       	ldd	r19, Y+12	; 0x0c
    6158:	4d 85       	ldd	r20, Y+13	; 0x0d
    615a:	5e 85       	ldd	r21, Y+14	; 0x0e
    615c:	ca 01       	movw	r24, r20
    615e:	b9 01       	movw	r22, r18
    6160:	0e 94 5d 7c 	call	0xf8ba	; 0xf8ba <__mulsi3>
    6164:	2b 01       	movw	r4, r22
    6166:	3c 01       	movw	r6, r24
    6168:	ad e3       	ldi	r26, 0x3D	; 61
    616a:	b0 e0       	ldi	r27, 0x00	; 0
    616c:	9b 01       	movw	r18, r22
    616e:	ac 01       	movw	r20, r24
    6170:	0e 94 f4 7c 	call	0xf9e8	; 0xf9e8 <__muluhisi3>
    6174:	7b 01       	movw	r14, r22
    6176:	8c 01       	movw	r16, r24
    6178:	68 94       	set
    617a:	13 f8       	bld	r1, 3
    617c:	15 95       	asr	r17
    617e:	07 95       	ror	r16
    6180:	f7 94       	ror	r15
    6182:	e7 94       	ror	r14
    6184:	16 94       	lsr	r1
    6186:	d1 f7       	brne	.-12     	; 0x617c <__stack+0x17d>
    6188:	44 0c       	add	r4, r4
    618a:	55 1c       	adc	r5, r5
    618c:	66 1c       	adc	r6, r6
    618e:	77 1c       	adc	r7, r7
    6190:	8b 89       	ldd	r24, Y+19	; 0x13
    6192:	9c 89       	ldd	r25, Y+20	; 0x14
    6194:	ad 89       	ldd	r26, Y+21	; 0x15
    6196:	be 89       	ldd	r27, Y+22	; 0x16
    6198:	84 32       	cpi	r24, 0x24	; 36
    619a:	9a 4f       	sbci	r25, 0xFA	; 250
    619c:	af 4f       	sbci	r26, 0xFF	; 255
    619e:	bf 4f       	sbci	r27, 0xFF	; 255
    61a0:	c4 f5       	brge	.+112    	; 0x6212 <__stack+0x213>
    61a2:	6b a1       	ldd	r22, Y+35	; 0x23
    61a4:	7c a1       	ldd	r23, Y+36	; 0x24
    61a6:	8d a1       	ldd	r24, Y+37	; 0x25
    61a8:	9e a1       	ldd	r25, Y+38	; 0x26
    61aa:	64 55       	subi	r22, 0x54	; 84
    61ac:	72 4f       	sbci	r23, 0xF2	; 242
    61ae:	8f 4f       	sbci	r24, 0xFF	; 255
    61b0:	9f 4f       	sbci	r25, 0xFF	; 255
    61b2:	9b 01       	movw	r18, r22
    61b4:	ac 01       	movw	r20, r24
    61b6:	0e 94 5d 7c 	call	0xf8ba	; 0xf8ba <__mulsi3>
    61ba:	9b 01       	movw	r18, r22
    61bc:	ac 01       	movw	r20, r24
    61be:	22 0f       	add	r18, r18
    61c0:	33 1f       	adc	r19, r19
    61c2:	44 1f       	adc	r20, r20
    61c4:	55 1f       	adc	r21, r21
    61c6:	dc 01       	movw	r26, r24
    61c8:	cb 01       	movw	r24, r22
    61ca:	82 0f       	add	r24, r18
    61cc:	93 1f       	adc	r25, r19
    61ce:	a4 1f       	adc	r26, r20
    61d0:	b5 1f       	adc	r27, r21
    61d2:	5c 01       	movw	r10, r24
    61d4:	6d 01       	movw	r12, r26
    61d6:	aa 0c       	add	r10, r10
    61d8:	bb 1c       	adc	r11, r11
    61da:	cc 1c       	adc	r12, r12
    61dc:	dd 1c       	adc	r13, r13
    61de:	aa 0c       	add	r10, r10
    61e0:	bb 1c       	adc	r11, r11
    61e2:	cc 1c       	adc	r12, r12
    61e4:	dd 1c       	adc	r13, r13
    61e6:	8a 0d       	add	r24, r10
    61e8:	9b 1d       	adc	r25, r11
    61ea:	ac 1d       	adc	r26, r12
    61ec:	bd 1d       	adc	r27, r13
    61ee:	e8 0e       	add	r14, r24
    61f0:	f9 1e       	adc	r15, r25
    61f2:	0a 1f       	adc	r16, r26
    61f4:	1b 1f       	adc	r17, r27
    61f6:	da 01       	movw	r26, r20
    61f8:	c9 01       	movw	r24, r18
    61fa:	88 0f       	add	r24, r24
    61fc:	99 1f       	adc	r25, r25
    61fe:	aa 1f       	adc	r26, r26
    6200:	bb 1f       	adc	r27, r27
    6202:	88 0f       	add	r24, r24
    6204:	99 1f       	adc	r25, r25
    6206:	aa 1f       	adc	r26, r26
    6208:	bb 1f       	adc	r27, r27
    620a:	48 0e       	add	r4, r24
    620c:	59 1e       	adc	r5, r25
    620e:	6a 1e       	adc	r6, r26
    6210:	7b 1e       	adc	r7, r27
    6212:	2b 89       	ldd	r18, Y+19	; 0x13
    6214:	3c 89       	ldd	r19, Y+20	; 0x14
    6216:	4d 89       	ldd	r20, Y+21	; 0x15
    6218:	5e 89       	ldd	r21, Y+22	; 0x16
    621a:	6b 81       	ldd	r22, Y+3	; 0x03
    621c:	7c 81       	ldd	r23, Y+4	; 0x04
    621e:	8d 81       	ldd	r24, Y+5	; 0x05
    6220:	9e 81       	ldd	r25, Y+6	; 0x06
    6222:	26 1b       	sub	r18, r22
    6224:	37 0b       	sbc	r19, r23
    6226:	48 0b       	sbc	r20, r24
    6228:	59 0b       	sbc	r21, r25
    622a:	2b 8b       	std	Y+19, r18	; 0x13
    622c:	3c 8b       	std	Y+20, r19	; 0x14
    622e:	4d 8b       	std	Y+21, r20	; 0x15
    6230:	5e 8b       	std	Y+22, r21	; 0x16
    6232:	d8 01       	movw	r26, r16
    6234:	c7 01       	movw	r24, r14
    6236:	bb 0f       	add	r27, r27
    6238:	88 0b       	sbc	r24, r24
    623a:	98 2f       	mov	r25, r24
    623c:	dc 01       	movw	r26, r24
    623e:	8b 83       	std	Y+3, r24	; 0x03
    6240:	9c 83       	std	Y+4, r25	; 0x04
    6242:	ad 83       	std	Y+5, r26	; 0x05
    6244:	be 83       	std	Y+6, r27	; 0x06
    6246:	2f 85       	ldd	r18, Y+15	; 0x0f
    6248:	38 89       	ldd	r19, Y+16	; 0x10
    624a:	4b 8d       	ldd	r20, Y+27	; 0x1b
    624c:	5c 8d       	ldd	r21, Y+28	; 0x1c
    624e:	6d 8d       	ldd	r22, Y+29	; 0x1d
    6250:	7e 8d       	ldd	r23, Y+30	; 0x1e
    6252:	8f 8d       	ldd	r24, Y+31	; 0x1f
    6254:	98 a1       	ldd	r25, Y+32	; 0x20
    6256:	ae 2c       	mov	r10, r14
    6258:	bf 2c       	mov	r11, r15
    625a:	c0 2e       	mov	r12, r16
    625c:	d1 2e       	mov	r13, r17
    625e:	eb 80       	ldd	r14, Y+3	; 0x03
    6260:	fe 2c       	mov	r15, r14
    6262:	0e 2d       	mov	r16, r14
    6264:	1e 2d       	mov	r17, r14
    6266:	0e 94 65 7e 	call	0xfcca	; 0xfcca <__subdi3>
    626a:	2f 87       	std	Y+15, r18	; 0x0f
    626c:	38 8b       	std	Y+16, r19	; 0x10
    626e:	4b 8f       	std	Y+27, r20	; 0x1b
    6270:	5c 8f       	std	Y+28, r21	; 0x1c
    6272:	6d 8f       	std	Y+29, r22	; 0x1d
    6274:	7e 8f       	std	Y+30, r23	; 0x1e
    6276:	8f 8f       	std	Y+31, r24	; 0x1f
    6278:	98 a3       	std	Y+32, r25	; 0x20
    627a:	a3 01       	movw	r20, r6
    627c:	92 01       	movw	r18, r4
    627e:	55 0f       	add	r21, r21
    6280:	22 0b       	sbc	r18, r18
    6282:	32 2f       	mov	r19, r18
    6284:	a9 01       	movw	r20, r18
    6286:	2b 83       	std	Y+3, r18	; 0x03
    6288:	3c 83       	std	Y+4, r19	; 0x04
    628a:	4d 83       	std	Y+5, r20	; 0x05
    628c:	5e 83       	std	Y+6, r21	; 0x06
    628e:	23 2d       	mov	r18, r3
    6290:	32 2d       	mov	r19, r2
    6292:	49 89       	ldd	r20, Y+17	; 0x11
    6294:	5a 89       	ldd	r21, Y+18	; 0x12
    6296:	69 a1       	ldd	r22, Y+33	; 0x21
    6298:	7a a1       	ldd	r23, Y+34	; 0x22
    629a:	89 2d       	mov	r24, r9
    629c:	98 2d       	mov	r25, r8
    629e:	a4 2c       	mov	r10, r4
    62a0:	b5 2c       	mov	r11, r5
    62a2:	c6 2c       	mov	r12, r6
    62a4:	d7 2c       	mov	r13, r7
    62a6:	eb 80       	ldd	r14, Y+3	; 0x03
    62a8:	fe 2c       	mov	r15, r14
    62aa:	0e 2d       	mov	r16, r14
    62ac:	1e 2d       	mov	r17, r14
    62ae:	0e 94 65 7e 	call	0xfcca	; 0xfcca <__subdi3>
    62b2:	32 2e       	mov	r3, r18
    62b4:	23 2e       	mov	r2, r19
    62b6:	49 8b       	std	Y+17, r20	; 0x11
    62b8:	5a 8b       	std	Y+18, r21	; 0x12
    62ba:	69 a3       	std	Y+33, r22	; 0x21
    62bc:	7a a3       	std	Y+34, r23	; 0x22
    62be:	98 2e       	mov	r9, r24
    62c0:	89 2e       	mov	r8, r25
    62c2:	8f b7       	in	r24, 0x3f	; 63
    62c4:	89 83       	std	Y+1, r24	; 0x01
    62c6:	f8 94       	cli
    62c8:	79 80       	ldd	r7, Y+1	; 0x01
    62ca:	4b 89       	ldd	r20, Y+19	; 0x13
    62cc:	5c 89       	ldd	r21, Y+20	; 0x14
    62ce:	6d 89       	ldd	r22, Y+21	; 0x15
    62d0:	7e 89       	ldd	r23, Y+22	; 0x16
    62d2:	40 93 0a 27 	sts	0x270A, r20	; 0x80270a <g_twi1_baro_temp_100>
    62d6:	50 93 0b 27 	sts	0x270B, r21	; 0x80270b <g_twi1_baro_temp_100+0x1>
    62da:	60 93 0c 27 	sts	0x270C, r22	; 0x80270c <g_twi1_baro_temp_100+0x2>
    62de:	70 93 0d 27 	sts	0x270D, r23	; 0x80270d <g_twi1_baro_temp_100+0x3>
    62e2:	4f 89       	ldd	r20, Y+23	; 0x17
    62e4:	58 8d       	ldd	r21, Y+24	; 0x18
    62e6:	69 8d       	ldd	r22, Y+25	; 0x19
    62e8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    62ea:	9a 01       	movw	r18, r20
    62ec:	ab 01       	movw	r20, r22
    62ee:	60 e0       	ldi	r22, 0x00	; 0
    62f0:	70 e0       	ldi	r23, 0x00	; 0
    62f2:	cb 01       	movw	r24, r22
    62f4:	2b 83       	std	Y+3, r18	; 0x03
    62f6:	3c 83       	std	Y+4, r19	; 0x04
    62f8:	4d 83       	std	Y+5, r20	; 0x05
    62fa:	5e 83       	std	Y+6, r21	; 0x06
    62fc:	6f 83       	std	Y+7, r22	; 0x07
    62fe:	78 87       	std	Y+8, r23	; 0x08
    6300:	89 87       	std	Y+9, r24	; 0x09
    6302:	9a 87       	std	Y+10, r25	; 0x0a
    6304:	a3 2c       	mov	r10, r3
    6306:	b2 2c       	mov	r11, r2
    6308:	c9 88       	ldd	r12, Y+17	; 0x11
    630a:	da 88       	ldd	r13, Y+18	; 0x12
    630c:	e9 a0       	ldd	r14, Y+33	; 0x21
    630e:	fa a0       	ldd	r15, Y+34	; 0x22
    6310:	09 2d       	mov	r16, r9
    6312:	18 2d       	mov	r17, r8
    6314:	60 e0       	ldi	r22, 0x00	; 0
    6316:	70 e0       	ldi	r23, 0x00	; 0
    6318:	80 e0       	ldi	r24, 0x00	; 0
    631a:	90 e0       	ldi	r25, 0x00	; 0
    631c:	0e 94 fe 7c 	call	0xf9fc	; 0xf9fc <__muldi3>
    6320:	05 e1       	ldi	r16, 0x15	; 21
    6322:	0e 94 32 7e 	call	0xfc64	; 0xfc64 <__ashrdi3>
    6326:	af 84       	ldd	r10, Y+15	; 0x0f
    6328:	b8 88       	ldd	r11, Y+16	; 0x10
    632a:	cb 8c       	ldd	r12, Y+27	; 0x1b
    632c:	dc 8c       	ldd	r13, Y+28	; 0x1c
    632e:	ed 8c       	ldd	r14, Y+29	; 0x1d
    6330:	fe 8c       	ldd	r15, Y+30	; 0x1e
    6332:	0f 8d       	ldd	r16, Y+31	; 0x1f
    6334:	18 a1       	ldd	r17, Y+32	; 0x20
    6336:	0e 94 65 7e 	call	0xfcca	; 0xfcca <__subdi3>
    633a:	0f e0       	ldi	r16, 0x0F	; 15
    633c:	0e 94 32 7e 	call	0xfc64	; 0xfc64 <__ashrdi3>
    6340:	20 93 06 27 	sts	0x2706, r18	; 0x802706 <g_twi1_baro_p_100>
    6344:	30 93 07 27 	sts	0x2707, r19	; 0x802707 <g_twi1_baro_p_100+0x1>
    6348:	40 93 08 27 	sts	0x2708, r20	; 0x802708 <g_twi1_baro_p_100+0x2>
    634c:	50 93 09 27 	sts	0x2709, r21	; 0x802709 <g_twi1_baro_p_100+0x3>
    6350:	7f be       	out	0x3f, r7	; 63
    6352:	a6 96       	adiw	r28, 0x26	; 38
    6354:	cd bf       	out	0x3d, r28	; 61
    6356:	de bf       	out	0x3e, r29	; 62
    6358:	df 91       	pop	r29
    635a:	cf 91       	pop	r28
    635c:	1f 91       	pop	r17
    635e:	0f 91       	pop	r16
    6360:	ff 90       	pop	r15
    6362:	ef 90       	pop	r14
    6364:	df 90       	pop	r13
    6366:	cf 90       	pop	r12
    6368:	bf 90       	pop	r11
    636a:	af 90       	pop	r10
    636c:	9f 90       	pop	r9
    636e:	8f 90       	pop	r8
    6370:	7f 90       	pop	r7
    6372:	6f 90       	pop	r6
    6374:	5f 90       	pop	r5
    6376:	4f 90       	pop	r4
    6378:	3f 90       	pop	r3
    637a:	2f 90       	pop	r2
    637c:	08 95       	ret

0000637e <service_twi1_baro>:
    637e:	cf 93       	push	r28
    6380:	df 93       	push	r29
    6382:	1f 92       	push	r1
    6384:	cd b7       	in	r28, 0x3d	; 61
    6386:	de b7       	in	r29, 0x3e	; 62
    6388:	44 23       	and	r20, r20
    638a:	59 f0       	breq	.+22     	; 0x63a2 <service_twi1_baro+0x24>
    638c:	80 91 0a 20 	lds	r24, 0x200A	; 0x80200a <s_step.7949>
    6390:	84 36       	cpi	r24, 0x64	; 100
    6392:	08 f4       	brcc	.+2      	; 0x6396 <service_twi1_baro+0x18>
    6394:	cb c0       	rjmp	.+406    	; 0x652c <service_twi1_baro+0x1ae>
    6396:	10 92 0a 20 	sts	0x200A, r1	; 0x80200a <s_step.7949>
    639a:	81 e0       	ldi	r24, 0x01	; 1
    639c:	80 93 81 26 	sts	0x2681, r24	; 0x802681 <g_twi1_lock>
    63a0:	09 c0       	rjmp	.+18     	; 0x63b4 <service_twi1_baro+0x36>
    63a2:	80 91 0a 20 	lds	r24, 0x200A	; 0x80200a <s_step.7949>
    63a6:	85 31       	cpi	r24, 0x15	; 21
    63a8:	19 f1       	breq	.+70     	; 0x63f0 <service_twi1_baro+0x72>
    63aa:	8b 32       	cpi	r24, 0x2B	; 43
    63ac:	09 f4       	brne	.+2      	; 0x63b0 <service_twi1_baro+0x32>
    63ae:	5d c0       	rjmp	.+186    	; 0x646a <service_twi1_baro+0xec>
    63b0:	81 11       	cpse	r24, r1
    63b2:	b1 c0       	rjmp	.+354    	; 0x6516 <service_twi1_baro+0x198>
    63b4:	eb e2       	ldi	r30, 0x2B	; 43
    63b6:	f0 e2       	ldi	r31, 0x20	; 32
    63b8:	86 e7       	ldi	r24, 0x76	; 118
    63ba:	80 83       	st	Z, r24
    63bc:	88 e4       	ldi	r24, 0x48	; 72
    63be:	81 83       	std	Z+1, r24	; 0x01
    63c0:	81 e0       	ldi	r24, 0x01	; 1
    63c2:	90 e0       	ldi	r25, 0x00	; 0
    63c4:	84 83       	std	Z+4, r24	; 0x04
    63c6:	95 83       	std	Z+5, r25	; 0x05
    63c8:	10 86       	std	Z+8, r1	; 0x08
    63ca:	11 86       	std	Z+9, r1	; 0x09
    63cc:	40 e0       	ldi	r20, 0x00	; 0
    63ce:	bf 01       	movw	r22, r30
    63d0:	80 ea       	ldi	r24, 0xA0	; 160
    63d2:	94 e0       	ldi	r25, 0x04	; 4
    63d4:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    63d8:	81 11       	cpse	r24, r1
    63da:	05 c0       	rjmp	.+10     	; 0x63e6 <service_twi1_baro+0x68>
    63dc:	81 e0       	ldi	r24, 0x01	; 1
    63de:	80 93 0a 20 	sts	0x200A, r24	; 0x80200a <s_step.7949>
    63e2:	80 e0       	ldi	r24, 0x00	; 0
    63e4:	ac c0       	rjmp	.+344    	; 0x653e <service_twi1_baro+0x1c0>
    63e6:	88 ec       	ldi	r24, 0xC8	; 200
    63e8:	80 93 0a 20 	sts	0x200A, r24	; 0x80200a <s_step.7949>
    63ec:	80 e0       	ldi	r24, 0x00	; 0
    63ee:	a7 c0       	rjmp	.+334    	; 0x653e <service_twi1_baro+0x1c0>
    63f0:	eb e2       	ldi	r30, 0x2B	; 43
    63f2:	f0 e2       	ldi	r31, 0x20	; 32
    63f4:	11 82       	std	Z+1, r1	; 0x01
    63f6:	83 e0       	ldi	r24, 0x03	; 3
    63f8:	90 e0       	ldi	r25, 0x00	; 0
    63fa:	80 87       	std	Z+8, r24	; 0x08
    63fc:	91 87       	std	Z+9, r25	; 0x09
    63fe:	41 e0       	ldi	r20, 0x01	; 1
    6400:	bf 01       	movw	r22, r30
    6402:	80 ea       	ldi	r24, 0xA0	; 160
    6404:	94 e0       	ldi	r25, 0x04	; 4
    6406:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    640a:	81 11       	cpse	r24, r1
    640c:	29 c0       	rjmp	.+82     	; 0x6460 <service_twi1_baro+0xe2>
    640e:	e7 e3       	ldi	r30, 0x37	; 55
    6410:	f5 e2       	ldi	r31, 0x25	; 37
    6412:	20 81       	ld	r18, Z
    6414:	81 81       	ldd	r24, Z+1	; 0x01
    6416:	90 e0       	ldi	r25, 0x00	; 0
    6418:	a0 e0       	ldi	r26, 0x00	; 0
    641a:	b0 e0       	ldi	r27, 0x00	; 0
    641c:	ba 2f       	mov	r27, r26
    641e:	a9 2f       	mov	r26, r25
    6420:	98 2f       	mov	r25, r24
    6422:	88 27       	eor	r24, r24
    6424:	a2 2b       	or	r26, r18
    6426:	22 81       	ldd	r18, Z+2	; 0x02
    6428:	82 2b       	or	r24, r18
    642a:	80 93 2d 23 	sts	0x232D, r24	; 0x80232d <s_twi1_baro_d1.7950>
    642e:	90 93 2e 23 	sts	0x232E, r25	; 0x80232e <s_twi1_baro_d1.7950+0x1>
    6432:	a0 93 2f 23 	sts	0x232F, r26	; 0x80232f <s_twi1_baro_d1.7950+0x2>
    6436:	b0 93 30 23 	sts	0x2330, r27	; 0x802330 <s_twi1_baro_d1.7950+0x3>
    643a:	eb e2       	ldi	r30, 0x2B	; 43
    643c:	f0 e2       	ldi	r31, 0x20	; 32
    643e:	88 e5       	ldi	r24, 0x58	; 88
    6440:	81 83       	std	Z+1, r24	; 0x01
    6442:	10 86       	std	Z+8, r1	; 0x08
    6444:	11 86       	std	Z+9, r1	; 0x09
    6446:	40 e0       	ldi	r20, 0x00	; 0
    6448:	bf 01       	movw	r22, r30
    644a:	80 ea       	ldi	r24, 0xA0	; 160
    644c:	94 e0       	ldi	r25, 0x04	; 4
    644e:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    6452:	81 11       	cpse	r24, r1
    6454:	05 c0       	rjmp	.+10     	; 0x6460 <service_twi1_baro+0xe2>
    6456:	86 e1       	ldi	r24, 0x16	; 22
    6458:	80 93 0a 20 	sts	0x200A, r24	; 0x80200a <s_step.7949>
    645c:	80 e0       	ldi	r24, 0x00	; 0
    645e:	6f c0       	rjmp	.+222    	; 0x653e <service_twi1_baro+0x1c0>
    6460:	83 ed       	ldi	r24, 0xD3	; 211
    6462:	80 93 0a 20 	sts	0x200A, r24	; 0x80200a <s_step.7949>
    6466:	80 e0       	ldi	r24, 0x00	; 0
    6468:	6a c0       	rjmp	.+212    	; 0x653e <service_twi1_baro+0x1c0>
    646a:	eb e2       	ldi	r30, 0x2B	; 43
    646c:	f0 e2       	ldi	r31, 0x20	; 32
    646e:	11 82       	std	Z+1, r1	; 0x01
    6470:	83 e0       	ldi	r24, 0x03	; 3
    6472:	90 e0       	ldi	r25, 0x00	; 0
    6474:	80 87       	std	Z+8, r24	; 0x08
    6476:	91 87       	std	Z+9, r25	; 0x09
    6478:	41 e0       	ldi	r20, 0x01	; 1
    647a:	bf 01       	movw	r22, r30
    647c:	80 ea       	ldi	r24, 0xA0	; 160
    647e:	94 e0       	ldi	r25, 0x04	; 4
    6480:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    6484:	81 11       	cpse	r24, r1
    6486:	42 c0       	rjmp	.+132    	; 0x650c <service_twi1_baro+0x18e>
    6488:	e7 e3       	ldi	r30, 0x37	; 55
    648a:	f5 e2       	ldi	r31, 0x25	; 37
    648c:	20 81       	ld	r18, Z
    648e:	81 81       	ldd	r24, Z+1	; 0x01
    6490:	90 e0       	ldi	r25, 0x00	; 0
    6492:	a0 e0       	ldi	r26, 0x00	; 0
    6494:	b0 e0       	ldi	r27, 0x00	; 0
    6496:	ba 2f       	mov	r27, r26
    6498:	a9 2f       	mov	r26, r25
    649a:	98 2f       	mov	r25, r24
    649c:	88 27       	eor	r24, r24
    649e:	a2 2b       	or	r26, r18
    64a0:	22 81       	ldd	r18, Z+2	; 0x02
    64a2:	82 2b       	or	r24, r18
    64a4:	80 93 29 23 	sts	0x2329, r24	; 0x802329 <s_twi1_baro_d2.7951>
    64a8:	90 93 2a 23 	sts	0x232A, r25	; 0x80232a <s_twi1_baro_d2.7951+0x1>
    64ac:	a0 93 2b 23 	sts	0x232B, r26	; 0x80232b <s_twi1_baro_d2.7951+0x2>
    64b0:	b0 93 2c 23 	sts	0x232C, r27	; 0x80232c <s_twi1_baro_d2.7951+0x3>
    64b4:	8f b7       	in	r24, 0x3f	; 63
    64b6:	89 83       	std	Y+1, r24	; 0x01
    64b8:	f8 94       	cli
    64ba:	89 81       	ldd	r24, Y+1	; 0x01
    64bc:	40 91 2d 23 	lds	r20, 0x232D	; 0x80232d <s_twi1_baro_d1.7950>
    64c0:	50 91 2e 23 	lds	r21, 0x232E	; 0x80232e <s_twi1_baro_d1.7950+0x1>
    64c4:	60 91 2f 23 	lds	r22, 0x232F	; 0x80232f <s_twi1_baro_d1.7950+0x2>
    64c8:	70 91 30 23 	lds	r23, 0x2330	; 0x802330 <s_twi1_baro_d1.7950+0x3>
    64cc:	40 93 12 27 	sts	0x2712, r20	; 0x802712 <g_twi1_baro_d1>
    64d0:	50 93 13 27 	sts	0x2713, r21	; 0x802713 <g_twi1_baro_d1+0x1>
    64d4:	60 93 14 27 	sts	0x2714, r22	; 0x802714 <g_twi1_baro_d1+0x2>
    64d8:	70 93 15 27 	sts	0x2715, r23	; 0x802715 <g_twi1_baro_d1+0x3>
    64dc:	40 91 29 23 	lds	r20, 0x2329	; 0x802329 <s_twi1_baro_d2.7951>
    64e0:	50 91 2a 23 	lds	r21, 0x232A	; 0x80232a <s_twi1_baro_d2.7951+0x1>
    64e4:	60 91 2b 23 	lds	r22, 0x232B	; 0x80232b <s_twi1_baro_d2.7951+0x2>
    64e8:	70 91 2c 23 	lds	r23, 0x232C	; 0x80232c <s_twi1_baro_d2.7951+0x3>
    64ec:	40 93 0e 27 	sts	0x270E, r20	; 0x80270e <g_twi1_baro_d2>
    64f0:	50 93 0f 27 	sts	0x270F, r21	; 0x80270f <g_twi1_baro_d2+0x1>
    64f4:	60 93 10 27 	sts	0x2710, r22	; 0x802710 <g_twi1_baro_d2+0x2>
    64f8:	70 93 11 27 	sts	0x2711, r23	; 0x802711 <g_twi1_baro_d2+0x3>
    64fc:	8f bf       	out	0x3f, r24	; 63
    64fe:	8b e7       	ldi	r24, 0x7B	; 123
    6500:	80 93 0a 20 	sts	0x200A, r24	; 0x80200a <s_step.7949>
    6504:	10 92 81 26 	sts	0x2681, r1	; 0x802681 <g_twi1_lock>
    6508:	81 e0       	ldi	r24, 0x01	; 1
    650a:	19 c0       	rjmp	.+50     	; 0x653e <service_twi1_baro+0x1c0>
    650c:	8f ed       	ldi	r24, 0xDF	; 223
    650e:	80 93 0a 20 	sts	0x200A, r24	; 0x80200a <s_step.7949>
    6512:	80 e0       	ldi	r24, 0x00	; 0
    6514:	14 c0       	rjmp	.+40     	; 0x653e <service_twi1_baro+0x1c0>
    6516:	84 36       	cpi	r24, 0x64	; 100
    6518:	28 f4       	brcc	.+10     	; 0x6524 <service_twi1_baro+0x1a6>
    651a:	8f 5f       	subi	r24, 0xFF	; 255
    651c:	80 93 0a 20 	sts	0x200A, r24	; 0x80200a <s_step.7949>
    6520:	80 e0       	ldi	r24, 0x00	; 0
    6522:	0d c0       	rjmp	.+26     	; 0x653e <service_twi1_baro+0x1c0>
    6524:	10 92 81 26 	sts	0x2681, r1	; 0x802681 <g_twi1_lock>
    6528:	80 e0       	ldi	r24, 0x00	; 0
    652a:	09 c0       	rjmp	.+18     	; 0x653e <service_twi1_baro+0x1c0>
    652c:	85 31       	cpi	r24, 0x15	; 21
    652e:	09 f4       	brne	.+2      	; 0x6532 <service_twi1_baro+0x1b4>
    6530:	5f cf       	rjmp	.-322    	; 0x63f0 <service_twi1_baro+0x72>
    6532:	8b 32       	cpi	r24, 0x2B	; 43
    6534:	09 f4       	brne	.+2      	; 0x6538 <service_twi1_baro+0x1ba>
    6536:	99 cf       	rjmp	.-206    	; 0x646a <service_twi1_baro+0xec>
    6538:	81 11       	cpse	r24, r1
    653a:	ef cf       	rjmp	.-34     	; 0x651a <service_twi1_baro+0x19c>
    653c:	3b cf       	rjmp	.-394    	; 0x63b4 <service_twi1_baro+0x36>
    653e:	0f 90       	pop	r0
    6540:	df 91       	pop	r29
    6542:	cf 91       	pop	r28
    6544:	08 95       	ret

00006546 <twi2_waitUntilReady>:
    6546:	cf 92       	push	r12
    6548:	df 92       	push	r13
    654a:	ef 92       	push	r14
    654c:	ff 92       	push	r15
    654e:	0f 93       	push	r16
    6550:	1f 93       	push	r17
    6552:	cf 93       	push	r28
    6554:	e7 e1       	ldi	r30, 0x17	; 23
    6556:	f0 e2       	ldi	r31, 0x20	; 32
    6558:	83 e0       	ldi	r24, 0x03	; 3
    655a:	81 83       	std	Z+1, r24	; 0x01
    655c:	81 e0       	ldi	r24, 0x01	; 1
    655e:	90 e0       	ldi	r25, 0x00	; 0
    6560:	84 83       	std	Z+4, r24	; 0x04
    6562:	95 83       	std	Z+5, r25	; 0x05
    6564:	8f 01       	movw	r16, r30
    6566:	cc 24       	eor	r12, r12
    6568:	c3 94       	inc	r12
    656a:	d1 2c       	mov	r13, r1
    656c:	0f 2e       	mov	r0, r31
    656e:	ff e2       	ldi	r31, 0x2F	; 47
    6570:	ef 2e       	mov	r14, r31
    6572:	f5 e2       	ldi	r31, 0x25	; 37
    6574:	ff 2e       	mov	r15, r31
    6576:	f0 2d       	mov	r31, r0
    6578:	f8 01       	movw	r30, r16
    657a:	c0 86       	std	Z+8, r12	; 0x08
    657c:	d1 86       	std	Z+9, r13	; 0x09
    657e:	41 e0       	ldi	r20, 0x01	; 1
    6580:	b8 01       	movw	r22, r16
    6582:	80 e8       	ldi	r24, 0x80	; 128
    6584:	94 e0       	ldi	r25, 0x04	; 4
    6586:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    658a:	f7 01       	movw	r30, r14
    658c:	c0 81       	ld	r28, Z
    658e:	9c 2f       	mov	r25, r28
    6590:	90 78       	andi	r25, 0x80	; 128
    6592:	81 11       	cpse	r24, r1
    6594:	0d c0       	rjmp	.+26     	; 0x65b0 <twi2_waitUntilReady+0x6a>
    6596:	91 f0       	breq	.+36     	; 0x65bc <twi2_waitUntilReady+0x76>
    6598:	8c 2f       	mov	r24, r28
    659a:	81 78       	andi	r24, 0x81	; 129
    659c:	81 38       	cpi	r24, 0x81	; 129
    659e:	29 f4       	brne	.+10     	; 0x65aa <twi2_waitUntilReady+0x64>
    65a0:	65 ef       	ldi	r22, 0xF5	; 245
    65a2:	71 e0       	ldi	r23, 0x01	; 1
    65a4:	80 e0       	ldi	r24, 0x00	; 0
    65a6:	90 e0       	ldi	r25, 0x00	; 0
    65a8:	68 d9       	rcall	.-3376   	; 0x587a <__portable_avr_delay_cycles>
    65aa:	c0 fd       	sbrc	r28, 0
    65ac:	e5 cf       	rjmp	.-54     	; 0x6578 <twi2_waitUntilReady+0x32>
    65ae:	0c c0       	rjmp	.+24     	; 0x65c8 <twi2_waitUntilReady+0x82>
    65b0:	65 e0       	ldi	r22, 0x05	; 5
    65b2:	70 e0       	ldi	r23, 0x00	; 0
    65b4:	80 e0       	ldi	r24, 0x00	; 0
    65b6:	90 e0       	ldi	r25, 0x00	; 0
    65b8:	60 d9       	rcall	.-3392   	; 0x587a <__portable_avr_delay_cycles>
    65ba:	de cf       	rjmp	.-68     	; 0x6578 <twi2_waitUntilReady+0x32>
    65bc:	65 e0       	ldi	r22, 0x05	; 5
    65be:	70 e0       	ldi	r23, 0x00	; 0
    65c0:	80 e0       	ldi	r24, 0x00	; 0
    65c2:	90 e0       	ldi	r25, 0x00	; 0
    65c4:	5a d9       	rcall	.-3404   	; 0x587a <__portable_avr_delay_cycles>
    65c6:	d8 cf       	rjmp	.-80     	; 0x6578 <twi2_waitUntilReady+0x32>
    65c8:	cf 91       	pop	r28
    65ca:	1f 91       	pop	r17
    65cc:	0f 91       	pop	r16
    65ce:	ff 90       	pop	r15
    65d0:	ef 90       	pop	r14
    65d2:	df 90       	pop	r13
    65d4:	cf 90       	pop	r12
    65d6:	08 95       	ret

000065d8 <twi2_set_leds>:
    65d8:	cf 93       	push	r28
    65da:	c8 2f       	mov	r28, r24
    65dc:	b4 df       	rcall	.-152    	; 0x6546 <twi2_waitUntilReady>
    65de:	e7 e1       	ldi	r30, 0x17	; 23
    65e0:	f0 e2       	ldi	r31, 0x20	; 32
    65e2:	80 e7       	ldi	r24, 0x70	; 112
    65e4:	81 83       	std	Z+1, r24	; 0x01
    65e6:	c3 70       	andi	r28, 0x03	; 3
    65e8:	c0 93 2f 25 	sts	0x252F, r28	; 0x80252f <twi2_m_data>
    65ec:	81 e0       	ldi	r24, 0x01	; 1
    65ee:	90 e0       	ldi	r25, 0x00	; 0
    65f0:	80 87       	std	Z+8, r24	; 0x08
    65f2:	91 87       	std	Z+9, r25	; 0x09
    65f4:	40 e0       	ldi	r20, 0x00	; 0
    65f6:	bf 01       	movw	r22, r30
    65f8:	80 e8       	ldi	r24, 0x80	; 128
    65fa:	94 e0       	ldi	r25, 0x04	; 4
    65fc:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    6600:	65 e0       	ldi	r22, 0x05	; 5
    6602:	70 e0       	ldi	r23, 0x00	; 0
    6604:	80 e0       	ldi	r24, 0x00	; 0
    6606:	90 e0       	ldi	r25, 0x00	; 0
    6608:	38 d9       	rcall	.-3472   	; 0x587a <__portable_avr_delay_cycles>
    660a:	cf 91       	pop	r28
    660c:	08 95       	ret

0000660e <twi2_set_ledbl>:
    660e:	cf 93       	push	r28
    6610:	df 93       	push	r29
    6612:	d8 2f       	mov	r29, r24
    6614:	c6 2f       	mov	r28, r22
    6616:	97 df       	rcall	.-210    	; 0x6546 <twi2_waitUntilReady>
    6618:	e7 e1       	ldi	r30, 0x17	; 23
    661a:	f0 e2       	ldi	r31, 0x20	; 32
    661c:	84 e7       	ldi	r24, 0x74	; 116
    661e:	81 83       	std	Z+1, r24	; 0x01
    6620:	af e2       	ldi	r26, 0x2F	; 47
    6622:	b5 e2       	ldi	r27, 0x25	; 37
    6624:	dc 93       	st	X, r29
    6626:	11 96       	adiw	r26, 0x01	; 1
    6628:	cc 93       	st	X, r28
    662a:	82 e0       	ldi	r24, 0x02	; 2
    662c:	90 e0       	ldi	r25, 0x00	; 0
    662e:	80 87       	std	Z+8, r24	; 0x08
    6630:	91 87       	std	Z+9, r25	; 0x09
    6632:	40 e0       	ldi	r20, 0x00	; 0
    6634:	bf 01       	movw	r22, r30
    6636:	80 e8       	ldi	r24, 0x80	; 128
    6638:	94 e0       	ldi	r25, 0x04	; 4
    663a:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    663e:	65 e0       	ldi	r22, 0x05	; 5
    6640:	70 e0       	ldi	r23, 0x00	; 0
    6642:	80 e0       	ldi	r24, 0x00	; 0
    6644:	90 e0       	ldi	r25, 0x00	; 0
    6646:	19 d9       	rcall	.-3534   	; 0x587a <__portable_avr_delay_cycles>
    6648:	df 91       	pop	r29
    664a:	cf 91       	pop	r28
    664c:	08 95       	ret

0000664e <twi2_set_bias>:
    664e:	cf 93       	push	r28
    6650:	c8 2f       	mov	r28, r24
    6652:	79 df       	rcall	.-270    	; 0x6546 <twi2_waitUntilReady>
    6654:	e7 e1       	ldi	r30, 0x17	; 23
    6656:	f0 e2       	ldi	r31, 0x20	; 32
    6658:	85 e7       	ldi	r24, 0x75	; 117
    665a:	81 83       	std	Z+1, r24	; 0x01
    665c:	c0 93 2f 25 	sts	0x252F, r28	; 0x80252f <twi2_m_data>
    6660:	81 e0       	ldi	r24, 0x01	; 1
    6662:	90 e0       	ldi	r25, 0x00	; 0
    6664:	80 87       	std	Z+8, r24	; 0x08
    6666:	91 87       	std	Z+9, r25	; 0x09
    6668:	40 e0       	ldi	r20, 0x00	; 0
    666a:	bf 01       	movw	r22, r30
    666c:	80 e8       	ldi	r24, 0x80	; 128
    666e:	94 e0       	ldi	r25, 0x04	; 4
    6670:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    6674:	65 e0       	ldi	r22, 0x05	; 5
    6676:	70 e0       	ldi	r23, 0x00	; 0
    6678:	80 e0       	ldi	r24, 0x00	; 0
    667a:	90 e0       	ldi	r25, 0x00	; 0
    667c:	fe d8       	rcall	.-3588   	; 0x587a <__portable_avr_delay_cycles>
    667e:	cf 91       	pop	r28
    6680:	08 95       	ret

00006682 <twi2_set_beep>:
    6682:	cf 93       	push	r28
    6684:	df 93       	push	r29
    6686:	c8 2f       	mov	r28, r24
    6688:	d6 2f       	mov	r29, r22
    668a:	5d df       	rcall	.-326    	; 0x6546 <twi2_waitUntilReady>
    668c:	e7 e1       	ldi	r30, 0x17	; 23
    668e:	f0 e2       	ldi	r31, 0x20	; 32
    6690:	81 e7       	ldi	r24, 0x71	; 113
    6692:	81 83       	std	Z+1, r24	; 0x01
    6694:	af e2       	ldi	r26, 0x2F	; 47
    6696:	b5 e2       	ldi	r27, 0x25	; 37
    6698:	dc 93       	st	X, r29
    669a:	11 96       	adiw	r26, 0x01	; 1
    669c:	cc 93       	st	X, r28
    669e:	82 e0       	ldi	r24, 0x02	; 2
    66a0:	90 e0       	ldi	r25, 0x00	; 0
    66a2:	80 87       	std	Z+8, r24	; 0x08
    66a4:	91 87       	std	Z+9, r25	; 0x09
    66a6:	40 e0       	ldi	r20, 0x00	; 0
    66a8:	bf 01       	movw	r22, r30
    66aa:	80 e8       	ldi	r24, 0x80	; 128
    66ac:	94 e0       	ldi	r25, 0x04	; 4
    66ae:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    66b2:	65 e0       	ldi	r22, 0x05	; 5
    66b4:	70 e0       	ldi	r23, 0x00	; 0
    66b6:	80 e0       	ldi	r24, 0x00	; 0
    66b8:	90 e0       	ldi	r25, 0x00	; 0
    66ba:	df d8       	rcall	.-3650   	; 0x587a <__portable_avr_delay_cycles>
    66bc:	df 91       	pop	r29
    66be:	cf 91       	pop	r28
    66c0:	08 95       	ret

000066c2 <twi_init>:
    66c2:	e0 e8       	ldi	r30, 0x80	; 128
    66c4:	f6 e0       	ldi	r31, 0x06	; 6
    66c6:	88 e3       	ldi	r24, 0x38	; 56
    66c8:	80 8b       	std	Z+16, r24	; 0x10
    66ca:	81 8b       	std	Z+17, r24	; 0x11
    66cc:	e0 e4       	ldi	r30, 0x40	; 64
    66ce:	f6 e0       	ldi	r31, 0x06	; 6
    66d0:	80 8b       	std	Z+16, r24	; 0x10
    66d2:	81 8b       	std	Z+17, r24	; 0x11
    66d4:	08 95       	ret

000066d6 <isr_100ms_twi1_onboard>:
    66d6:	cf 92       	push	r12
    66d8:	ef 92       	push	r14
    66da:	0f 93       	push	r16
    66dc:	78 94       	sei
    66de:	80 91 64 27 	lds	r24, 0x2764	; 0x802764 <g_twi1_gyro_valid>
    66e2:	88 23       	and	r24, r24
    66e4:	09 f4       	brne	.+2      	; 0x66e8 <isr_100ms_twi1_onboard+0x12>
    66e6:	09 c1       	rjmp	.+530    	; 0x68fa <isr_100ms_twi1_onboard+0x224>
    66e8:	80 91 81 26 	lds	r24, 0x2681	; 0x802681 <g_twi1_lock>
    66ec:	81 11       	cpse	r24, r1
    66ee:	05 c1       	rjmp	.+522    	; 0x68fa <isr_100ms_twi1_onboard+0x224>
    66f0:	eb e2       	ldi	r30, 0x2B	; 43
    66f2:	f0 e2       	ldi	r31, 0x20	; 32
    66f4:	88 e6       	ldi	r24, 0x68	; 104
    66f6:	80 83       	st	Z, r24
    66f8:	8b e3       	ldi	r24, 0x3B	; 59
    66fa:	81 83       	std	Z+1, r24	; 0x01
    66fc:	81 e0       	ldi	r24, 0x01	; 1
    66fe:	90 e0       	ldi	r25, 0x00	; 0
    6700:	84 83       	std	Z+4, r24	; 0x04
    6702:	95 83       	std	Z+5, r25	; 0x05
    6704:	88 e0       	ldi	r24, 0x08	; 8
    6706:	90 e0       	ldi	r25, 0x00	; 0
    6708:	80 87       	std	Z+8, r24	; 0x08
    670a:	91 87       	std	Z+9, r25	; 0x09
    670c:	41 e0       	ldi	r20, 0x01	; 1
    670e:	bf 01       	movw	r22, r30
    6710:	80 ea       	ldi	r24, 0xA0	; 160
    6712:	94 e0       	ldi	r25, 0x04	; 4
    6714:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    6718:	81 11       	cpse	r24, r1
    671a:	ef c0       	rjmp	.+478    	; 0x68fa <isr_100ms_twi1_onboard+0x224>
    671c:	e7 e3       	ldi	r30, 0x37	; 55
    671e:	f5 e2       	ldi	r31, 0x25	; 37
    6720:	80 81       	ld	r24, Z
    6722:	90 e0       	ldi	r25, 0x00	; 0
    6724:	98 2f       	mov	r25, r24
    6726:	88 27       	eor	r24, r24
    6728:	21 81       	ldd	r18, Z+1	; 0x01
    672a:	82 2b       	or	r24, r18
    672c:	80 93 5b 27 	sts	0x275B, r24	; 0x80275b <g_twi1_gyro_1_accel_x>
    6730:	90 93 5c 27 	sts	0x275C, r25	; 0x80275c <g_twi1_gyro_1_accel_x+0x1>
    6734:	82 81       	ldd	r24, Z+2	; 0x02
    6736:	90 e0       	ldi	r25, 0x00	; 0
    6738:	98 2f       	mov	r25, r24
    673a:	88 27       	eor	r24, r24
    673c:	23 81       	ldd	r18, Z+3	; 0x03
    673e:	82 2b       	or	r24, r18
    6740:	80 93 59 27 	sts	0x2759, r24	; 0x802759 <g_twi1_gyro_1_accel_y>
    6744:	90 93 5a 27 	sts	0x275A, r25	; 0x80275a <g_twi1_gyro_1_accel_y+0x1>
    6748:	84 81       	ldd	r24, Z+4	; 0x04
    674a:	90 e0       	ldi	r25, 0x00	; 0
    674c:	98 2f       	mov	r25, r24
    674e:	88 27       	eor	r24, r24
    6750:	25 81       	ldd	r18, Z+5	; 0x05
    6752:	82 2b       	or	r24, r18
    6754:	80 93 57 27 	sts	0x2757, r24	; 0x802757 <g_twi1_gyro_1_accel_z>
    6758:	90 93 58 27 	sts	0x2758, r25	; 0x802758 <g_twi1_gyro_1_accel_z+0x1>
    675c:	86 81       	ldd	r24, Z+6	; 0x06
    675e:	90 e0       	ldi	r25, 0x00	; 0
    6760:	98 2f       	mov	r25, r24
    6762:	88 27       	eor	r24, r24
    6764:	27 81       	ldd	r18, Z+7	; 0x07
    6766:	82 2b       	or	r24, r18
    6768:	80 93 61 27 	sts	0x2761, r24	; 0x802761 <g_twi1_gyro_1_temp>
    676c:	90 93 62 27 	sts	0x2762, r25	; 0x802762 <g_twi1_gyro_1_temp+0x1>
    6770:	eb e2       	ldi	r30, 0x2B	; 43
    6772:	f0 e2       	ldi	r31, 0x20	; 32
    6774:	88 e6       	ldi	r24, 0x68	; 104
    6776:	80 83       	st	Z, r24
    6778:	83 e4       	ldi	r24, 0x43	; 67
    677a:	81 83       	std	Z+1, r24	; 0x01
    677c:	81 e0       	ldi	r24, 0x01	; 1
    677e:	90 e0       	ldi	r25, 0x00	; 0
    6780:	84 83       	std	Z+4, r24	; 0x04
    6782:	95 83       	std	Z+5, r25	; 0x05
    6784:	86 e0       	ldi	r24, 0x06	; 6
    6786:	90 e0       	ldi	r25, 0x00	; 0
    6788:	80 87       	std	Z+8, r24	; 0x08
    678a:	91 87       	std	Z+9, r25	; 0x09
    678c:	41 e0       	ldi	r20, 0x01	; 1
    678e:	bf 01       	movw	r22, r30
    6790:	80 ea       	ldi	r24, 0xA0	; 160
    6792:	94 e0       	ldi	r25, 0x04	; 4
    6794:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    6798:	81 11       	cpse	r24, r1
    679a:	af c0       	rjmp	.+350    	; 0x68fa <isr_100ms_twi1_onboard+0x224>
    679c:	e7 e3       	ldi	r30, 0x37	; 55
    679e:	f5 e2       	ldi	r31, 0x25	; 37
    67a0:	80 81       	ld	r24, Z
    67a2:	90 e0       	ldi	r25, 0x00	; 0
    67a4:	98 2f       	mov	r25, r24
    67a6:	88 27       	eor	r24, r24
    67a8:	21 81       	ldd	r18, Z+1	; 0x01
    67aa:	82 2b       	or	r24, r18
    67ac:	80 93 4f 27 	sts	0x274F, r24	; 0x80274f <g_twi1_gyro_1_gyro_x>
    67b0:	90 93 50 27 	sts	0x2750, r25	; 0x802750 <g_twi1_gyro_1_gyro_x+0x1>
    67b4:	82 81       	ldd	r24, Z+2	; 0x02
    67b6:	90 e0       	ldi	r25, 0x00	; 0
    67b8:	98 2f       	mov	r25, r24
    67ba:	88 27       	eor	r24, r24
    67bc:	23 81       	ldd	r18, Z+3	; 0x03
    67be:	82 2b       	or	r24, r18
    67c0:	80 93 4d 27 	sts	0x274D, r24	; 0x80274d <g_twi1_gyro_1_gyro_y>
    67c4:	90 93 4e 27 	sts	0x274E, r25	; 0x80274e <g_twi1_gyro_1_gyro_y+0x1>
    67c8:	84 81       	ldd	r24, Z+4	; 0x04
    67ca:	90 e0       	ldi	r25, 0x00	; 0
    67cc:	98 2f       	mov	r25, r24
    67ce:	88 27       	eor	r24, r24
    67d0:	25 81       	ldd	r18, Z+5	; 0x05
    67d2:	82 2b       	or	r24, r18
    67d4:	80 93 4b 27 	sts	0x274B, r24	; 0x80274b <g_twi1_gyro_1_gyro_z>
    67d8:	90 93 4c 27 	sts	0x274C, r25	; 0x80274c <g_twi1_gyro_1_gyro_z+0x1>
    67dc:	eb e2       	ldi	r30, 0x2B	; 43
    67de:	f0 e2       	ldi	r31, 0x20	; 32
    67e0:	8c e0       	ldi	r24, 0x0C	; 12
    67e2:	80 83       	st	Z, r24
    67e4:	82 e0       	ldi	r24, 0x02	; 2
    67e6:	81 83       	std	Z+1, r24	; 0x01
    67e8:	81 e0       	ldi	r24, 0x01	; 1
    67ea:	90 e0       	ldi	r25, 0x00	; 0
    67ec:	84 83       	std	Z+4, r24	; 0x04
    67ee:	95 83       	std	Z+5, r25	; 0x05
    67f0:	80 87       	std	Z+8, r24	; 0x08
    67f2:	91 87       	std	Z+9, r25	; 0x09
    67f4:	41 e0       	ldi	r20, 0x01	; 1
    67f6:	bf 01       	movw	r22, r30
    67f8:	80 ea       	ldi	r24, 0xA0	; 160
    67fa:	94 e0       	ldi	r25, 0x04	; 4
    67fc:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    6800:	81 11       	cpse	r24, r1
    6802:	7b c0       	rjmp	.+246    	; 0x68fa <isr_100ms_twi1_onboard+0x224>
    6804:	80 91 37 25 	lds	r24, 0x2537	; 0x802537 <twi1_m_data>
    6808:	80 ff       	sbrs	r24, 0
    680a:	77 c0       	rjmp	.+238    	; 0x68fa <isr_100ms_twi1_onboard+0x224>
    680c:	eb e2       	ldi	r30, 0x2B	; 43
    680e:	f0 e2       	ldi	r31, 0x20	; 32
    6810:	8c e0       	ldi	r24, 0x0C	; 12
    6812:	80 83       	st	Z, r24
    6814:	83 e0       	ldi	r24, 0x03	; 3
    6816:	81 83       	std	Z+1, r24	; 0x01
    6818:	81 e0       	ldi	r24, 0x01	; 1
    681a:	90 e0       	ldi	r25, 0x00	; 0
    681c:	84 83       	std	Z+4, r24	; 0x04
    681e:	95 83       	std	Z+5, r25	; 0x05
    6820:	86 e0       	ldi	r24, 0x06	; 6
    6822:	90 e0       	ldi	r25, 0x00	; 0
    6824:	80 87       	std	Z+8, r24	; 0x08
    6826:	91 87       	std	Z+9, r25	; 0x09
    6828:	41 e0       	ldi	r20, 0x01	; 1
    682a:	bf 01       	movw	r22, r30
    682c:	80 ea       	ldi	r24, 0xA0	; 160
    682e:	94 e0       	ldi	r25, 0x04	; 4
    6830:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    6834:	81 11       	cpse	r24, r1
    6836:	61 c0       	rjmp	.+194    	; 0x68fa <isr_100ms_twi1_onboard+0x224>
    6838:	e7 e3       	ldi	r30, 0x37	; 55
    683a:	f5 e2       	ldi	r31, 0x25	; 37
    683c:	81 81       	ldd	r24, Z+1	; 0x01
    683e:	90 e0       	ldi	r25, 0x00	; 0
    6840:	98 2f       	mov	r25, r24
    6842:	88 27       	eor	r24, r24
    6844:	20 81       	ld	r18, Z
    6846:	82 2b       	or	r24, r18
    6848:	20 91 49 20 	lds	r18, 0x2049	; 0x802049 <g_twi1_gyro_2_ofsx>
    684c:	30 91 4a 20 	lds	r19, 0x204A	; 0x80204a <g_twi1_gyro_2_ofsx+0x1>
    6850:	82 0f       	add	r24, r18
    6852:	93 1f       	adc	r25, r19
    6854:	80 93 39 27 	sts	0x2739, r24	; 0x802739 <g_twi1_gyro_2_mag_x>
    6858:	90 93 3a 27 	sts	0x273A, r25	; 0x80273a <g_twi1_gyro_2_mag_x+0x1>
    685c:	83 81       	ldd	r24, Z+3	; 0x03
    685e:	90 e0       	ldi	r25, 0x00	; 0
    6860:	98 2f       	mov	r25, r24
    6862:	88 27       	eor	r24, r24
    6864:	22 81       	ldd	r18, Z+2	; 0x02
    6866:	82 2b       	or	r24, r18
    6868:	20 91 47 20 	lds	r18, 0x2047	; 0x802047 <g_twi1_gyro_2_ofsy>
    686c:	30 91 48 20 	lds	r19, 0x2048	; 0x802048 <g_twi1_gyro_2_ofsy+0x1>
    6870:	82 0f       	add	r24, r18
    6872:	93 1f       	adc	r25, r19
    6874:	80 93 37 27 	sts	0x2737, r24	; 0x802737 <g_twi1_gyro_2_mag_y>
    6878:	90 93 38 27 	sts	0x2738, r25	; 0x802738 <g_twi1_gyro_2_mag_y+0x1>
    687c:	85 81       	ldd	r24, Z+5	; 0x05
    687e:	90 e0       	ldi	r25, 0x00	; 0
    6880:	98 2f       	mov	r25, r24
    6882:	88 27       	eor	r24, r24
    6884:	24 81       	ldd	r18, Z+4	; 0x04
    6886:	82 2b       	or	r24, r18
    6888:	20 91 45 20 	lds	r18, 0x2045	; 0x802045 <g_twi1_gyro_2_ofsz>
    688c:	30 91 46 20 	lds	r19, 0x2046	; 0x802046 <g_twi1_gyro_2_ofsz+0x1>
    6890:	82 0f       	add	r24, r18
    6892:	93 1f       	adc	r25, r19
    6894:	80 93 35 27 	sts	0x2735, r24	; 0x802735 <g_twi1_gyro_2_mag_z>
    6898:	90 93 36 27 	sts	0x2736, r25	; 0x802736 <g_twi1_gyro_2_mag_z+0x1>
    689c:	eb e2       	ldi	r30, 0x2B	; 43
    689e:	f0 e2       	ldi	r31, 0x20	; 32
    68a0:	8c e0       	ldi	r24, 0x0C	; 12
    68a2:	80 83       	st	Z, r24
    68a4:	89 e0       	ldi	r24, 0x09	; 9
    68a6:	81 83       	std	Z+1, r24	; 0x01
    68a8:	81 e0       	ldi	r24, 0x01	; 1
    68aa:	90 e0       	ldi	r25, 0x00	; 0
    68ac:	84 83       	std	Z+4, r24	; 0x04
    68ae:	95 83       	std	Z+5, r25	; 0x05
    68b0:	80 87       	std	Z+8, r24	; 0x08
    68b2:	91 87       	std	Z+9, r25	; 0x09
    68b4:	41 e0       	ldi	r20, 0x01	; 1
    68b6:	bf 01       	movw	r22, r30
    68b8:	80 ea       	ldi	r24, 0xA0	; 160
    68ba:	94 e0       	ldi	r25, 0x04	; 4
    68bc:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    68c0:	81 11       	cpse	r24, r1
    68c2:	1b c0       	rjmp	.+54     	; 0x68fa <isr_100ms_twi1_onboard+0x224>
    68c4:	80 91 37 25 	lds	r24, 0x2537	; 0x802537 <twi1_m_data>
    68c8:	83 ff       	sbrs	r24, 3
    68ca:	0c c0       	rjmp	.+24     	; 0x68e4 <isr_100ms_twi1_onboard+0x20e>
    68cc:	10 92 39 27 	sts	0x2739, r1	; 0x802739 <g_twi1_gyro_2_mag_x>
    68d0:	10 92 3a 27 	sts	0x273A, r1	; 0x80273a <g_twi1_gyro_2_mag_x+0x1>
    68d4:	10 92 37 27 	sts	0x2737, r1	; 0x802737 <g_twi1_gyro_2_mag_y>
    68d8:	10 92 38 27 	sts	0x2738, r1	; 0x802738 <g_twi1_gyro_2_mag_y+0x1>
    68dc:	10 92 35 27 	sts	0x2735, r1	; 0x802735 <g_twi1_gyro_2_mag_z>
    68e0:	10 92 36 27 	sts	0x2736, r1	; 0x802736 <g_twi1_gyro_2_mag_z+0x1>
    68e4:	c1 2c       	mov	r12, r1
    68e6:	e1 2c       	mov	r14, r1
    68e8:	01 e0       	ldi	r16, 0x01	; 1
    68ea:	20 e0       	ldi	r18, 0x00	; 0
    68ec:	30 e0       	ldi	r19, 0x00	; 0
    68ee:	a9 01       	movw	r20, r18
    68f0:	60 e0       	ldi	r22, 0x00	; 0
    68f2:	85 e9       	ldi	r24, 0x95	; 149
    68f4:	9c e2       	ldi	r25, 0x2C	; 44
    68f6:	0e 94 cb 65 	call	0xcb96	; 0xcb96 <sched_push>
    68fa:	0f 91       	pop	r16
    68fc:	ef 90       	pop	r14
    68fe:	cf 90       	pop	r12
    6900:	08 95       	ret

00006902 <isr_500ms_twi1_onboard>:
    6902:	8f 92       	push	r8
    6904:	9f 92       	push	r9
    6906:	af 92       	push	r10
    6908:	bf 92       	push	r11
    690a:	cf 92       	push	r12
    690c:	ef 92       	push	r14
    690e:	0f 93       	push	r16
    6910:	4b 01       	movw	r8, r22
    6912:	5c 01       	movw	r10, r24
    6914:	78 94       	sei
    6916:	80 91 05 27 	lds	r24, 0x2705	; 0x802705 <g_twi1_hygro_valid>
    691a:	88 23       	and	r24, r24
    691c:	09 f4       	brne	.+2      	; 0x6920 <isr_500ms_twi1_onboard+0x1e>
    691e:	52 c0       	rjmp	.+164    	; 0x69c4 <isr_500ms_twi1_onboard+0xc2>
    6920:	80 91 81 26 	lds	r24, 0x2681	; 0x802681 <g_twi1_lock>
    6924:	81 11       	cpse	r24, r1
    6926:	4e c0       	rjmp	.+156    	; 0x69c4 <isr_500ms_twi1_onboard+0xc2>
    6928:	eb e2       	ldi	r30, 0x2B	; 43
    692a:	f0 e2       	ldi	r31, 0x20	; 32
    692c:	84 e4       	ldi	r24, 0x44	; 68
    692e:	80 83       	st	Z, r24
    6930:	80 ee       	ldi	r24, 0xE0	; 224
    6932:	81 83       	std	Z+1, r24	; 0x01
    6934:	12 82       	std	Z+2, r1	; 0x02
    6936:	82 e0       	ldi	r24, 0x02	; 2
    6938:	90 e0       	ldi	r25, 0x00	; 0
    693a:	84 83       	std	Z+4, r24	; 0x04
    693c:	95 83       	std	Z+5, r25	; 0x05
    693e:	85 e0       	ldi	r24, 0x05	; 5
    6940:	90 e0       	ldi	r25, 0x00	; 0
    6942:	80 87       	std	Z+8, r24	; 0x08
    6944:	91 87       	std	Z+9, r25	; 0x09
    6946:	41 e0       	ldi	r20, 0x01	; 1
    6948:	bf 01       	movw	r22, r30
    694a:	80 ea       	ldi	r24, 0xA0	; 160
    694c:	94 e0       	ldi	r25, 0x04	; 4
    694e:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    6952:	81 11       	cpse	r24, r1
    6954:	16 c0       	rjmp	.+44     	; 0x6982 <isr_500ms_twi1_onboard+0x80>
    6956:	e7 e3       	ldi	r30, 0x37	; 55
    6958:	f5 e2       	ldi	r31, 0x25	; 37
    695a:	80 81       	ld	r24, Z
    695c:	90 e0       	ldi	r25, 0x00	; 0
    695e:	98 2f       	mov	r25, r24
    6960:	88 27       	eor	r24, r24
    6962:	21 81       	ldd	r18, Z+1	; 0x01
    6964:	82 2b       	or	r24, r18
    6966:	80 93 02 27 	sts	0x2702, r24	; 0x802702 <g_twi1_hygro_S_T>
    696a:	90 93 03 27 	sts	0x2703, r25	; 0x802703 <g_twi1_hygro_S_T+0x1>
    696e:	83 81       	ldd	r24, Z+3	; 0x03
    6970:	90 e0       	ldi	r25, 0x00	; 0
    6972:	98 2f       	mov	r25, r24
    6974:	88 27       	eor	r24, r24
    6976:	24 81       	ldd	r18, Z+4	; 0x04
    6978:	82 2b       	or	r24, r18
    697a:	80 93 00 27 	sts	0x2700, r24	; 0x802700 <g_twi1_hygro_S_RH>
    697e:	90 93 01 27 	sts	0x2701, r25	; 0x802701 <g_twi1_hygro_S_RH+0x1>
    6982:	eb e2       	ldi	r30, 0x2B	; 43
    6984:	f0 e2       	ldi	r31, 0x20	; 32
    6986:	84 e4       	ldi	r24, 0x44	; 68
    6988:	80 83       	st	Z, r24
    698a:	84 e2       	ldi	r24, 0x24	; 36
    698c:	81 83       	std	Z+1, r24	; 0x01
    698e:	12 82       	std	Z+2, r1	; 0x02
    6990:	82 e0       	ldi	r24, 0x02	; 2
    6992:	90 e0       	ldi	r25, 0x00	; 0
    6994:	84 83       	std	Z+4, r24	; 0x04
    6996:	95 83       	std	Z+5, r25	; 0x05
    6998:	10 86       	std	Z+8, r1	; 0x08
    699a:	11 86       	std	Z+9, r1	; 0x09
    699c:	40 e0       	ldi	r20, 0x00	; 0
    699e:	bf 01       	movw	r22, r30
    69a0:	80 ea       	ldi	r24, 0xA0	; 160
    69a2:	94 e0       	ldi	r25, 0x04	; 4
    69a4:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    69a8:	81 11       	cpse	r24, r1
    69aa:	0c c0       	rjmp	.+24     	; 0x69c4 <isr_500ms_twi1_onboard+0xc2>
    69ac:	c1 2c       	mov	r12, r1
    69ae:	e1 2c       	mov	r14, r1
    69b0:	01 e0       	ldi	r16, 0x01	; 1
    69b2:	26 e4       	ldi	r18, 0x46	; 70
    69b4:	30 e0       	ldi	r19, 0x00	; 0
    69b6:	40 e0       	ldi	r20, 0x00	; 0
    69b8:	50 e0       	ldi	r21, 0x00	; 0
    69ba:	60 e0       	ldi	r22, 0x00	; 0
    69bc:	88 e4       	ldi	r24, 0x48	; 72
    69be:	9c e2       	ldi	r25, 0x2C	; 44
    69c0:	0e 94 cb 65 	call	0xcb96	; 0xcb96 <sched_push>
    69c4:	80 91 28 27 	lds	r24, 0x2728	; 0x802728 <g_twi1_baro_valid>
    69c8:	88 23       	and	r24, r24
    69ca:	21 f0       	breq	.+8      	; 0x69d4 <isr_500ms_twi1_onboard+0xd2>
    69cc:	41 e0       	ldi	r20, 0x01	; 1
    69ce:	c5 01       	movw	r24, r10
    69d0:	b4 01       	movw	r22, r8
    69d2:	d5 dc       	rcall	.-1622   	; 0x637e <service_twi1_baro>
    69d4:	0f 91       	pop	r16
    69d6:	ef 90       	pop	r14
    69d8:	cf 90       	pop	r12
    69da:	bf 90       	pop	r11
    69dc:	af 90       	pop	r10
    69de:	9f 90       	pop	r9
    69e0:	8f 90       	pop	r8
    69e2:	08 95       	ret

000069e4 <isr_sparetime_twi1_onboard>:
    69e4:	cf 92       	push	r12
    69e6:	ef 92       	push	r14
    69e8:	0f 93       	push	r16
    69ea:	78 94       	sei
    69ec:	20 91 28 27 	lds	r18, 0x2728	; 0x802728 <g_twi1_baro_valid>
    69f0:	22 23       	and	r18, r18
    69f2:	81 f0       	breq	.+32     	; 0x6a14 <isr_sparetime_twi1_onboard+0x30>
    69f4:	40 e0       	ldi	r20, 0x00	; 0
    69f6:	c3 dc       	rcall	.-1658   	; 0x637e <service_twi1_baro>
    69f8:	88 23       	and	r24, r24
    69fa:	61 f0       	breq	.+24     	; 0x6a14 <isr_sparetime_twi1_onboard+0x30>
    69fc:	c1 2c       	mov	r12, r1
    69fe:	e1 2c       	mov	r14, r1
    6a00:	01 e0       	ldi	r16, 0x01	; 1
    6a02:	26 e4       	ldi	r18, 0x46	; 70
    6a04:	30 e0       	ldi	r19, 0x00	; 0
    6a06:	40 e0       	ldi	r20, 0x00	; 0
    6a08:	50 e0       	ldi	r21, 0x00	; 0
    6a0a:	60 e0       	ldi	r22, 0x00	; 0
    6a0c:	8d e6       	ldi	r24, 0x6D	; 109
    6a0e:	9f e2       	ldi	r25, 0x2F	; 47
    6a10:	0e 94 cb 65 	call	0xcb96	; 0xcb96 <sched_push>
    6a14:	0f 91       	pop	r16
    6a16:	ef 90       	pop	r14
    6a18:	cf 90       	pop	r12
    6a1a:	08 95       	ret

00006a1c <task_twi2_lcd_cls>:
    6a1c:	94 dd       	rcall	.-1240   	; 0x6546 <twi2_waitUntilReady>
    6a1e:	e7 e1       	ldi	r30, 0x17	; 23
    6a20:	f0 e2       	ldi	r31, 0x20	; 32
    6a22:	81 e1       	ldi	r24, 0x11	; 17
    6a24:	81 83       	std	Z+1, r24	; 0x01
    6a26:	10 86       	std	Z+8, r1	; 0x08
    6a28:	11 86       	std	Z+9, r1	; 0x09
    6a2a:	40 e0       	ldi	r20, 0x00	; 0
    6a2c:	bf 01       	movw	r22, r30
    6a2e:	80 e8       	ldi	r24, 0x80	; 128
    6a30:	94 e0       	ldi	r25, 0x04	; 4
    6a32:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    6a36:	65 e0       	ldi	r22, 0x05	; 5
    6a38:	70 e0       	ldi	r23, 0x00	; 0
    6a3a:	80 e0       	ldi	r24, 0x00	; 0
    6a3c:	90 e0       	ldi	r25, 0x00	; 0
    6a3e:	0c 94 3d 2c 	jmp	0x587a	; 0x587a <__portable_avr_delay_cycles>
    6a42:	08 95       	ret

00006a44 <task_twi2_lcd_pos_xy>:
    6a44:	cf 93       	push	r28
    6a46:	df 93       	push	r29
    6a48:	d8 2f       	mov	r29, r24
    6a4a:	c6 2f       	mov	r28, r22
    6a4c:	7c dd       	rcall	.-1288   	; 0x6546 <twi2_waitUntilReady>
    6a4e:	e7 e1       	ldi	r30, 0x17	; 23
    6a50:	f0 e2       	ldi	r31, 0x20	; 32
    6a52:	80 e2       	ldi	r24, 0x20	; 32
    6a54:	81 83       	std	Z+1, r24	; 0x01
    6a56:	af e2       	ldi	r26, 0x2F	; 47
    6a58:	b5 e2       	ldi	r27, 0x25	; 37
    6a5a:	dc 93       	st	X, r29
    6a5c:	11 96       	adiw	r26, 0x01	; 1
    6a5e:	cc 93       	st	X, r28
    6a60:	82 e0       	ldi	r24, 0x02	; 2
    6a62:	90 e0       	ldi	r25, 0x00	; 0
    6a64:	80 87       	std	Z+8, r24	; 0x08
    6a66:	91 87       	std	Z+9, r25	; 0x09
    6a68:	40 e0       	ldi	r20, 0x00	; 0
    6a6a:	bf 01       	movw	r22, r30
    6a6c:	80 e8       	ldi	r24, 0x80	; 128
    6a6e:	94 e0       	ldi	r25, 0x04	; 4
    6a70:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    6a74:	65 e0       	ldi	r22, 0x05	; 5
    6a76:	70 e0       	ldi	r23, 0x00	; 0
    6a78:	80 e0       	ldi	r24, 0x00	; 0
    6a7a:	90 e0       	ldi	r25, 0x00	; 0
    6a7c:	0e 94 3d 2c 	call	0x587a	; 0x587a <__portable_avr_delay_cycles>
    6a80:	df 91       	pop	r29
    6a82:	cf 91       	pop	r28
    6a84:	08 95       	ret

00006a86 <task_twi2_lcd_print_format_float_P>:
    6a86:	cf 92       	push	r12
    6a88:	df 92       	push	r13
    6a8a:	ef 92       	push	r14
    6a8c:	ff 92       	push	r15
    6a8e:	0f 93       	push	r16
    6a90:	1f 93       	push	r17
    6a92:	cf 93       	push	r28
    6a94:	df 93       	push	r29
    6a96:	f2 2e       	mov	r15, r18
    6a98:	e3 2e       	mov	r14, r19
    6a9a:	d4 2e       	mov	r13, r20
    6a9c:	c5 2e       	mov	r12, r21
    6a9e:	d2 df       	rcall	.-92     	; 0x6a44 <task_twi2_lcd_pos_xy>
    6aa0:	52 dd       	rcall	.-1372   	; 0x6546 <twi2_waitUntilReady>
    6aa2:	c7 e1       	ldi	r28, 0x17	; 23
    6aa4:	d0 e2       	ldi	r29, 0x20	; 32
    6aa6:	80 e3       	ldi	r24, 0x30	; 48
    6aa8:	89 83       	std	Y+1, r24	; 0x01
    6aaa:	cf 92       	push	r12
    6aac:	df 92       	push	r13
    6aae:	ef 92       	push	r14
    6ab0:	ff 92       	push	r15
    6ab2:	1f 93       	push	r17
    6ab4:	0f 93       	push	r16
    6ab6:	80 e3       	ldi	r24, 0x30	; 48
    6ab8:	95 e2       	ldi	r25, 0x25	; 37
    6aba:	9f 93       	push	r25
    6abc:	8f 93       	push	r24
    6abe:	0e 94 dd 80 	call	0x101ba	; 0x101ba <sprintf_P>
    6ac2:	80 93 2f 25 	sts	0x252F, r24	; 0x80252f <twi2_m_data>
    6ac6:	99 27       	eor	r25, r25
    6ac8:	01 96       	adiw	r24, 0x01	; 1
    6aca:	88 87       	std	Y+8, r24	; 0x08
    6acc:	99 87       	std	Y+9, r25	; 0x09
    6ace:	40 e0       	ldi	r20, 0x00	; 0
    6ad0:	be 01       	movw	r22, r28
    6ad2:	80 e8       	ldi	r24, 0x80	; 128
    6ad4:	94 e0       	ldi	r25, 0x04	; 4
    6ad6:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    6ada:	65 e0       	ldi	r22, 0x05	; 5
    6adc:	70 e0       	ldi	r23, 0x00	; 0
    6ade:	80 e0       	ldi	r24, 0x00	; 0
    6ae0:	90 e0       	ldi	r25, 0x00	; 0
    6ae2:	0e 94 3d 2c 	call	0x587a	; 0x587a <__portable_avr_delay_cycles>
    6ae6:	8d b7       	in	r24, 0x3d	; 61
    6ae8:	9e b7       	in	r25, 0x3e	; 62
    6aea:	08 96       	adiw	r24, 0x08	; 8
    6aec:	8d bf       	out	0x3d, r24	; 61
    6aee:	9e bf       	out	0x3e, r25	; 62
    6af0:	df 91       	pop	r29
    6af2:	cf 91       	pop	r28
    6af4:	1f 91       	pop	r17
    6af6:	0f 91       	pop	r16
    6af8:	ff 90       	pop	r15
    6afa:	ef 90       	pop	r14
    6afc:	df 90       	pop	r13
    6afe:	cf 90       	pop	r12
    6b00:	08 95       	ret

00006b02 <task_twi2_lcd_str>:
    6b02:	9f 92       	push	r9
    6b04:	af 92       	push	r10
    6b06:	bf 92       	push	r11
    6b08:	cf 92       	push	r12
    6b0a:	df 92       	push	r13
    6b0c:	ef 92       	push	r14
    6b0e:	ff 92       	push	r15
    6b10:	0f 93       	push	r16
    6b12:	1f 93       	push	r17
    6b14:	cf 93       	push	r28
    6b16:	df 93       	push	r29
    6b18:	b8 2e       	mov	r11, r24
    6b1a:	a6 2e       	mov	r10, r22
    6b1c:	ea 01       	movw	r28, r20
    6b1e:	fa 01       	movw	r30, r20
    6b20:	01 90       	ld	r0, Z+
    6b22:	00 20       	and	r0, r0
    6b24:	e9 f7       	brne	.-6      	; 0x6b20 <task_twi2_lcd_str+0x1e>
    6b26:	31 97       	sbiw	r30, 0x01	; 1
    6b28:	ce 2e       	mov	r12, r30
    6b2a:	c4 1a       	sub	r12, r20
    6b2c:	09 f4       	brne	.+2      	; 0x6b30 <task_twi2_lcd_str+0x2e>
    6b2e:	44 c0       	rjmp	.+136    	; 0x6bb8 <task_twi2_lcd_str+0xb6>
    6b30:	07 e1       	ldi	r16, 0x17	; 23
    6b32:	10 e2       	ldi	r17, 0x20	; 32
    6b34:	0f 2e       	mov	r0, r31
    6b36:	f0 e3       	ldi	r31, 0x30	; 48
    6b38:	9f 2e       	mov	r9, r31
    6b3a:	f0 2d       	mov	r31, r0
    6b3c:	0f 2e       	mov	r0, r31
    6b3e:	ff e2       	ldi	r31, 0x2F	; 47
    6b40:	ef 2e       	mov	r14, r31
    6b42:	f5 e2       	ldi	r31, 0x25	; 37
    6b44:	ff 2e       	mov	r15, r31
    6b46:	f0 2d       	mov	r31, r0
    6b48:	dc 2c       	mov	r13, r12
    6b4a:	e6 e0       	ldi	r30, 0x06	; 6
    6b4c:	ec 15       	cp	r30, r12
    6b4e:	20 f4       	brcc	.+8      	; 0x6b58 <task_twi2_lcd_str+0x56>
    6b50:	0f 2e       	mov	r0, r31
    6b52:	f6 e0       	ldi	r31, 0x06	; 6
    6b54:	df 2e       	mov	r13, r31
    6b56:	f0 2d       	mov	r31, r0
    6b58:	6a 2d       	mov	r22, r10
    6b5a:	8b 2d       	mov	r24, r11
    6b5c:	73 df       	rcall	.-282    	; 0x6a44 <task_twi2_lcd_pos_xy>
    6b5e:	f3 dc       	rcall	.-1562   	; 0x6546 <twi2_waitUntilReady>
    6b60:	f8 01       	movw	r30, r16
    6b62:	91 82       	std	Z+1, r9	; 0x01
    6b64:	f7 01       	movw	r30, r14
    6b66:	d0 82       	st	Z, r13
    6b68:	dd 20       	and	r13, r13
    6b6a:	69 f0       	breq	.+26     	; 0x6b86 <task_twi2_lcd_str+0x84>
    6b6c:	81 e0       	ldi	r24, 0x01	; 1
    6b6e:	21 96       	adiw	r28, 0x01	; 1
    6b70:	e8 2f       	mov	r30, r24
    6b72:	f0 e0       	ldi	r31, 0x00	; 0
    6b74:	e1 5d       	subi	r30, 0xD1	; 209
    6b76:	fa 4d       	sbci	r31, 0xDA	; 218
    6b78:	de 01       	movw	r26, r28
    6b7a:	11 97       	sbiw	r26, 0x01	; 1
    6b7c:	9c 91       	ld	r25, X
    6b7e:	90 83       	st	Z, r25
    6b80:	8f 5f       	subi	r24, 0xFF	; 255
    6b82:	d8 16       	cp	r13, r24
    6b84:	a0 f7       	brcc	.-24     	; 0x6b6e <task_twi2_lcd_str+0x6c>
    6b86:	8d 2d       	mov	r24, r13
    6b88:	90 e0       	ldi	r25, 0x00	; 0
    6b8a:	01 96       	adiw	r24, 0x01	; 1
    6b8c:	f8 01       	movw	r30, r16
    6b8e:	80 87       	std	Z+8, r24	; 0x08
    6b90:	91 87       	std	Z+9, r25	; 0x09
    6b92:	40 e0       	ldi	r20, 0x00	; 0
    6b94:	b8 01       	movw	r22, r16
    6b96:	80 e8       	ldi	r24, 0x80	; 128
    6b98:	94 e0       	ldi	r25, 0x04	; 4
    6b9a:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    6b9e:	65 e0       	ldi	r22, 0x05	; 5
    6ba0:	70 e0       	ldi	r23, 0x00	; 0
    6ba2:	80 e0       	ldi	r24, 0x00	; 0
    6ba4:	90 e0       	ldi	r25, 0x00	; 0
    6ba6:	0e 94 3d 2c 	call	0x587a	; 0x587a <__portable_avr_delay_cycles>
    6baa:	8d 2d       	mov	r24, r13
    6bac:	88 0f       	add	r24, r24
    6bae:	8d 0d       	add	r24, r13
    6bb0:	88 0f       	add	r24, r24
    6bb2:	b8 0e       	add	r11, r24
    6bb4:	cd 18       	sub	r12, r13
    6bb6:	41 f6       	brne	.-112    	; 0x6b48 <task_twi2_lcd_str+0x46>
    6bb8:	df 91       	pop	r29
    6bba:	cf 91       	pop	r28
    6bbc:	1f 91       	pop	r17
    6bbe:	0f 91       	pop	r16
    6bc0:	ff 90       	pop	r15
    6bc2:	ef 90       	pop	r14
    6bc4:	df 90       	pop	r13
    6bc6:	cf 90       	pop	r12
    6bc8:	bf 90       	pop	r11
    6bca:	af 90       	pop	r10
    6bcc:	9f 90       	pop	r9
    6bce:	08 95       	ret

00006bd0 <task_twi2_lcd_line>:
    6bd0:	0f 93       	push	r16
    6bd2:	cf 93       	push	r28
    6bd4:	df 93       	push	r29
    6bd6:	d4 2f       	mov	r29, r20
    6bd8:	c2 2f       	mov	r28, r18
    6bda:	34 df       	rcall	.-408    	; 0x6a44 <task_twi2_lcd_pos_xy>
    6bdc:	b4 dc       	rcall	.-1688   	; 0x6546 <twi2_waitUntilReady>
    6bde:	a7 e1       	ldi	r26, 0x17	; 23
    6be0:	b0 e2       	ldi	r27, 0x20	; 32
    6be2:	82 e3       	ldi	r24, 0x32	; 50
    6be4:	11 96       	adiw	r26, 0x01	; 1
    6be6:	8c 93       	st	X, r24
    6be8:	11 97       	sbiw	r26, 0x01	; 1
    6bea:	ef e2       	ldi	r30, 0x2F	; 47
    6bec:	f5 e2       	ldi	r31, 0x25	; 37
    6bee:	d0 83       	st	Z, r29
    6bf0:	c1 83       	std	Z+1, r28	; 0x01
    6bf2:	02 83       	std	Z+2, r16	; 0x02
    6bf4:	83 e0       	ldi	r24, 0x03	; 3
    6bf6:	90 e0       	ldi	r25, 0x00	; 0
    6bf8:	18 96       	adiw	r26, 0x08	; 8
    6bfa:	8d 93       	st	X+, r24
    6bfc:	9c 93       	st	X, r25
    6bfe:	19 97       	sbiw	r26, 0x09	; 9
    6c00:	40 e0       	ldi	r20, 0x00	; 0
    6c02:	bd 01       	movw	r22, r26
    6c04:	80 e8       	ldi	r24, 0x80	; 128
    6c06:	94 e0       	ldi	r25, 0x04	; 4
    6c08:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    6c0c:	65 e0       	ldi	r22, 0x05	; 5
    6c0e:	70 e0       	ldi	r23, 0x00	; 0
    6c10:	80 e0       	ldi	r24, 0x00	; 0
    6c12:	90 e0       	ldi	r25, 0x00	; 0
    6c14:	0e 94 3d 2c 	call	0x587a	; 0x587a <__portable_avr_delay_cycles>
    6c18:	df 91       	pop	r29
    6c1a:	cf 91       	pop	r28
    6c1c:	0f 91       	pop	r16
    6c1e:	08 95       	ret

00006c20 <task_twi2_lcd_rect>:
    6c20:	ef 92       	push	r14
    6c22:	0f 93       	push	r16
    6c24:	cf 93       	push	r28
    6c26:	df 93       	push	r29
    6c28:	d4 2f       	mov	r29, r20
    6c2a:	c2 2f       	mov	r28, r18
    6c2c:	0b df       	rcall	.-490    	; 0x6a44 <task_twi2_lcd_pos_xy>
    6c2e:	8b dc       	rcall	.-1770   	; 0x6546 <twi2_waitUntilReady>
    6c30:	01 11       	cpse	r16, r1
    6c32:	02 c0       	rjmp	.+4      	; 0x6c38 <task_twi2_lcd_rect+0x18>
    6c34:	84 e3       	ldi	r24, 0x34	; 52
    6c36:	01 c0       	rjmp	.+2      	; 0x6c3a <task_twi2_lcd_rect+0x1a>
    6c38:	86 e3       	ldi	r24, 0x36	; 54
    6c3a:	a7 e1       	ldi	r26, 0x17	; 23
    6c3c:	b0 e2       	ldi	r27, 0x20	; 32
    6c3e:	11 96       	adiw	r26, 0x01	; 1
    6c40:	8c 93       	st	X, r24
    6c42:	11 97       	sbiw	r26, 0x01	; 1
    6c44:	ef e2       	ldi	r30, 0x2F	; 47
    6c46:	f5 e2       	ldi	r31, 0x25	; 37
    6c48:	d0 83       	st	Z, r29
    6c4a:	c1 83       	std	Z+1, r28	; 0x01
    6c4c:	e2 82       	std	Z+2, r14	; 0x02
    6c4e:	83 e0       	ldi	r24, 0x03	; 3
    6c50:	90 e0       	ldi	r25, 0x00	; 0
    6c52:	18 96       	adiw	r26, 0x08	; 8
    6c54:	8d 93       	st	X+, r24
    6c56:	9c 93       	st	X, r25
    6c58:	19 97       	sbiw	r26, 0x09	; 9
    6c5a:	40 e0       	ldi	r20, 0x00	; 0
    6c5c:	bd 01       	movw	r22, r26
    6c5e:	80 e8       	ldi	r24, 0x80	; 128
    6c60:	94 e0       	ldi	r25, 0x04	; 4
    6c62:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    6c66:	65 e0       	ldi	r22, 0x05	; 5
    6c68:	70 e0       	ldi	r23, 0x00	; 0
    6c6a:	80 e0       	ldi	r24, 0x00	; 0
    6c6c:	90 e0       	ldi	r25, 0x00	; 0
    6c6e:	0e 94 3d 2c 	call	0x587a	; 0x587a <__portable_avr_delay_cycles>
    6c72:	df 91       	pop	r29
    6c74:	cf 91       	pop	r28
    6c76:	0f 91       	pop	r16
    6c78:	ef 90       	pop	r14
    6c7a:	08 95       	ret

00006c7c <task_twi2_lcd_circ>:
    6c7c:	0f 93       	push	r16
    6c7e:	cf 93       	push	r28
    6c80:	df 93       	push	r29
    6c82:	c4 2f       	mov	r28, r20
    6c84:	d2 2f       	mov	r29, r18
    6c86:	de de       	rcall	.-580    	; 0x6a44 <task_twi2_lcd_pos_xy>
    6c88:	5e dc       	rcall	.-1860   	; 0x6546 <twi2_waitUntilReady>
    6c8a:	d1 11       	cpse	r29, r1
    6c8c:	02 c0       	rjmp	.+4      	; 0x6c92 <task_twi2_lcd_circ+0x16>
    6c8e:	88 e3       	ldi	r24, 0x38	; 56
    6c90:	01 c0       	rjmp	.+2      	; 0x6c94 <task_twi2_lcd_circ+0x18>
    6c92:	8a e3       	ldi	r24, 0x3A	; 58
    6c94:	e7 e1       	ldi	r30, 0x17	; 23
    6c96:	f0 e2       	ldi	r31, 0x20	; 32
    6c98:	81 83       	std	Z+1, r24	; 0x01
    6c9a:	af e2       	ldi	r26, 0x2F	; 47
    6c9c:	b5 e2       	ldi	r27, 0x25	; 37
    6c9e:	cc 93       	st	X, r28
    6ca0:	11 96       	adiw	r26, 0x01	; 1
    6ca2:	0c 93       	st	X, r16
    6ca4:	82 e0       	ldi	r24, 0x02	; 2
    6ca6:	90 e0       	ldi	r25, 0x00	; 0
    6ca8:	80 87       	std	Z+8, r24	; 0x08
    6caa:	91 87       	std	Z+9, r25	; 0x09
    6cac:	40 e0       	ldi	r20, 0x00	; 0
    6cae:	bf 01       	movw	r22, r30
    6cb0:	80 e8       	ldi	r24, 0x80	; 128
    6cb2:	94 e0       	ldi	r25, 0x04	; 4
    6cb4:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    6cb8:	65 e0       	ldi	r22, 0x05	; 5
    6cba:	70 e0       	ldi	r23, 0x00	; 0
    6cbc:	80 e0       	ldi	r24, 0x00	; 0
    6cbe:	90 e0       	ldi	r25, 0x00	; 0
    6cc0:	0e 94 3d 2c 	call	0x587a	; 0x587a <__portable_avr_delay_cycles>
    6cc4:	df 91       	pop	r29
    6cc6:	cf 91       	pop	r28
    6cc8:	0f 91       	pop	r16
    6cca:	08 95       	ret

00006ccc <task_twi2_lcd_header>:
    6ccc:	ef 92       	push	r14
    6cce:	0f 93       	push	r16
    6cd0:	a5 de       	rcall	.-694    	; 0x6a1c <task_twi2_lcd_cls>
    6cd2:	48 e3       	ldi	r20, 0x38	; 56
    6cd4:	51 e2       	ldi	r21, 0x21	; 33
    6cd6:	62 e0       	ldi	r22, 0x02	; 2
    6cd8:	8c e3       	ldi	r24, 0x3C	; 60
    6cda:	13 df       	rcall	.-474    	; 0x6b02 <task_twi2_lcd_str>
    6cdc:	42 e4       	ldi	r20, 0x42	; 66
    6cde:	51 e2       	ldi	r21, 0x21	; 33
    6ce0:	62 e0       	ldi	r22, 0x02	; 2
    6ce2:	84 eb       	ldi	r24, 0xB4	; 180
    6ce4:	0e df       	rcall	.-484    	; 0x6b02 <task_twi2_lcd_str>
    6ce6:	01 e0       	ldi	r16, 0x01	; 1
    6ce8:	21 e0       	ldi	r18, 0x01	; 1
    6cea:	43 e0       	ldi	r20, 0x03	; 3
    6cec:	64 e0       	ldi	r22, 0x04	; 4
    6cee:	89 e0       	ldi	r24, 0x09	; 9
    6cf0:	c5 df       	rcall	.-118    	; 0x6c7c <task_twi2_lcd_circ>
    6cf2:	ee 24       	eor	r14, r14
    6cf4:	e3 94       	inc	r14
    6cf6:	00 e0       	ldi	r16, 0x00	; 0
    6cf8:	24 e0       	ldi	r18, 0x04	; 4
    6cfa:	46 e0       	ldi	r20, 0x06	; 6
    6cfc:	62 e0       	ldi	r22, 0x02	; 2
    6cfe:	81 e0       	ldi	r24, 0x01	; 1
    6d00:	8f df       	rcall	.-226    	; 0x6c20 <task_twi2_lcd_rect>
    6d02:	24 e0       	ldi	r18, 0x04	; 4
    6d04:	46 e0       	ldi	r20, 0x06	; 6
    6d06:	62 e0       	ldi	r22, 0x02	; 2
    6d08:	8c e0       	ldi	r24, 0x0C	; 12
    6d0a:	8a df       	rcall	.-236    	; 0x6c20 <task_twi2_lcd_rect>
    6d0c:	01 e0       	ldi	r16, 0x01	; 1
    6d0e:	2b e0       	ldi	r18, 0x0B	; 11
    6d10:	4f ee       	ldi	r20, 0xEF	; 239
    6d12:	6b e0       	ldi	r22, 0x0B	; 11
    6d14:	80 e0       	ldi	r24, 0x00	; 0
    6d16:	5c df       	rcall	.-328    	; 0x6bd0 <task_twi2_lcd_line>
    6d18:	0f 91       	pop	r16
    6d1a:	ef 90       	pop	r14
    6d1c:	08 95       	ret

00006d1e <twi_start>:
    6d1e:	7f 92       	push	r7
    6d20:	8f 92       	push	r8
    6d22:	9f 92       	push	r9
    6d24:	af 92       	push	r10
    6d26:	bf 92       	push	r11
    6d28:	cf 92       	push	r12
    6d2a:	df 92       	push	r13
    6d2c:	ef 92       	push	r14
    6d2e:	ff 92       	push	r15
    6d30:	0f 93       	push	r16
    6d32:	1f 93       	push	r17
    6d34:	cf 93       	push	r28
    6d36:	df 93       	push	r29
    6d38:	60 e4       	ldi	r22, 0x40	; 64
    6d3a:	85 e0       	ldi	r24, 0x05	; 5
    6d3c:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    6d40:	66 e3       	ldi	r22, 0x36	; 54
    6d42:	70 e2       	ldi	r23, 0x20	; 32
    6d44:	80 ea       	ldi	r24, 0xA0	; 160
    6d46:	94 e0       	ldi	r25, 0x04	; 4
    6d48:	0e 94 78 52 	call	0xa4f0	; 0xa4f0 <twi_master_init>
    6d4c:	e0 ea       	ldi	r30, 0xA0	; 160
    6d4e:	f4 e0       	ldi	r31, 0x04	; 4
    6d50:	81 81       	ldd	r24, Z+1	; 0x01
    6d52:	88 60       	ori	r24, 0x08	; 8
    6d54:	81 83       	std	Z+1, r24	; 0x01
    6d56:	60 e4       	ldi	r22, 0x40	; 64
    6d58:	83 e0       	ldi	r24, 0x03	; 3
    6d5a:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    6d5e:	62 e2       	ldi	r22, 0x22	; 34
    6d60:	70 e2       	ldi	r23, 0x20	; 32
    6d62:	80 e8       	ldi	r24, 0x80	; 128
    6d64:	94 e0       	ldi	r25, 0x04	; 4
    6d66:	0e 94 78 52 	call	0xa4f0	; 0xa4f0 <twi_master_init>
    6d6a:	e0 e8       	ldi	r30, 0x80	; 128
    6d6c:	f4 e0       	ldi	r31, 0x04	; 4
    6d6e:	81 81       	ldd	r24, Z+1	; 0x01
    6d70:	88 60       	ori	r24, 0x08	; 8
    6d72:	81 83       	std	Z+1, r24	; 0x01
    6d74:	61 e4       	ldi	r22, 0x41	; 65
    6d76:	7b e4       	ldi	r23, 0x4B	; 75
    6d78:	8c e4       	ldi	r24, 0x4C	; 76
    6d7a:	90 e0       	ldi	r25, 0x00	; 0
    6d7c:	0e 94 3d 2c 	call	0x587a	; 0x587a <__portable_avr_delay_cycles>
    6d80:	e7 e1       	ldi	r30, 0x17	; 23
    6d82:	f0 e2       	ldi	r31, 0x20	; 32
    6d84:	81 e0       	ldi	r24, 0x01	; 1
    6d86:	81 83       	std	Z+1, r24	; 0x01
    6d88:	81 e0       	ldi	r24, 0x01	; 1
    6d8a:	90 e0       	ldi	r25, 0x00	; 0
    6d8c:	84 83       	std	Z+4, r24	; 0x04
    6d8e:	95 83       	std	Z+5, r25	; 0x05
    6d90:	80 87       	std	Z+8, r24	; 0x08
    6d92:	91 87       	std	Z+9, r25	; 0x09
    6d94:	41 e0       	ldi	r20, 0x01	; 1
    6d96:	bf 01       	movw	r22, r30
    6d98:	80 e8       	ldi	r24, 0x80	; 128
    6d9a:	94 e0       	ldi	r25, 0x04	; 4
    6d9c:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    6da0:	80 91 2f 25 	lds	r24, 0x252F	; 0x80252f <twi2_m_data>
    6da4:	80 93 fb 26 	sts	0x26FB, r24	; 0x8026fb <g_twi2_lcd_version>
    6da8:	81 31       	cpi	r24, 0x11	; 17
    6daa:	08 f4       	brcc	.+2      	; 0x6dae <twi_start+0x90>
    6dac:	78 c0       	rjmp	.+240    	; 0x6e9e <twi_start+0x180>
    6dae:	c7 e1       	ldi	r28, 0x17	; 23
    6db0:	d0 e2       	ldi	r29, 0x20	; 32
    6db2:	82 e0       	ldi	r24, 0x02	; 2
    6db4:	89 83       	std	Y+1, r24	; 0x01
    6db6:	0f 2e       	mov	r0, r31
    6db8:	ff e2       	ldi	r31, 0x2F	; 47
    6dba:	ef 2e       	mov	r14, r31
    6dbc:	f5 e2       	ldi	r31, 0x25	; 37
    6dbe:	ff 2e       	mov	r15, r31
    6dc0:	f0 2d       	mov	r31, r0
    6dc2:	68 94       	set
    6dc4:	dd 24       	eor	r13, r13
    6dc6:	d4 f8       	bld	r13, 4
    6dc8:	f7 01       	movw	r30, r14
    6dca:	d0 82       	st	Z, r13
    6dcc:	01 e0       	ldi	r16, 0x01	; 1
    6dce:	10 e0       	ldi	r17, 0x00	; 0
    6dd0:	08 87       	std	Y+8, r16	; 0x08
    6dd2:	19 87       	std	Y+9, r17	; 0x09
    6dd4:	40 e0       	ldi	r20, 0x00	; 0
    6dd6:	be 01       	movw	r22, r28
    6dd8:	80 e8       	ldi	r24, 0x80	; 128
    6dda:	94 e0       	ldi	r25, 0x04	; 4
    6ddc:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    6de0:	65 e0       	ldi	r22, 0x05	; 5
    6de2:	70 e0       	ldi	r23, 0x00	; 0
    6de4:	80 e0       	ldi	r24, 0x00	; 0
    6de6:	90 e0       	ldi	r25, 0x00	; 0
    6de8:	0e 94 3d 2c 	call	0x587a	; 0x587a <__portable_avr_delay_cycles>
    6dec:	ac db       	rcall	.-2216   	; 0x6546 <twi2_waitUntilReady>
    6dee:	d9 82       	std	Y+1, r13	; 0x01
    6df0:	18 86       	std	Y+8, r1	; 0x08
    6df2:	19 86       	std	Y+9, r1	; 0x09
    6df4:	40 e0       	ldi	r20, 0x00	; 0
    6df6:	be 01       	movw	r22, r28
    6df8:	80 e8       	ldi	r24, 0x80	; 128
    6dfa:	94 e0       	ldi	r25, 0x04	; 4
    6dfc:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    6e00:	60 e9       	ldi	r22, 0x90	; 144
    6e02:	70 ed       	ldi	r23, 0xD0	; 208
    6e04:	83 e0       	ldi	r24, 0x03	; 3
    6e06:	90 e0       	ldi	r25, 0x00	; 0
    6e08:	0e 94 3d 2c 	call	0x587a	; 0x587a <__portable_avr_delay_cycles>
    6e0c:	81 e0       	ldi	r24, 0x01	; 1
    6e0e:	e4 db       	rcall	.-2104   	; 0x65d8 <twi2_set_leds>
    6e10:	9a db       	rcall	.-2252   	; 0x6546 <twi2_waitUntilReady>
    6e12:	84 e1       	ldi	r24, 0x14	; 20
    6e14:	89 83       	std	Y+1, r24	; 0x01
    6e16:	81 e0       	ldi	r24, 0x01	; 1
    6e18:	f7 01       	movw	r30, r14
    6e1a:	80 83       	st	Z, r24
    6e1c:	08 87       	std	Y+8, r16	; 0x08
    6e1e:	19 87       	std	Y+9, r17	; 0x09
    6e20:	40 e0       	ldi	r20, 0x00	; 0
    6e22:	be 01       	movw	r22, r28
    6e24:	80 e8       	ldi	r24, 0x80	; 128
    6e26:	94 e0       	ldi	r25, 0x04	; 4
    6e28:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    6e2c:	65 e0       	ldi	r22, 0x05	; 5
    6e2e:	70 e0       	ldi	r23, 0x00	; 0
    6e30:	80 e0       	ldi	r24, 0x00	; 0
    6e32:	90 e0       	ldi	r25, 0x00	; 0
    6e34:	0e 94 3d 2c 	call	0x587a	; 0x587a <__portable_avr_delay_cycles>
    6e38:	80 91 61 20 	lds	r24, 0x2061	; 0x802061 <g_bias_pm>
    6e3c:	08 dc       	rcall	.-2032   	; 0x664e <twi2_set_bias>
    6e3e:	69 e1       	ldi	r22, 0x19	; 25
    6e40:	8c e2       	ldi	r24, 0x2C	; 44
    6e42:	1f dc       	rcall	.-1986   	; 0x6682 <twi2_set_beep>
    6e44:	61 e6       	ldi	r22, 0x61	; 97
    6e46:	73 ee       	ldi	r23, 0xE3	; 227
    6e48:	86 e1       	ldi	r24, 0x16	; 22
    6e4a:	90 e0       	ldi	r25, 0x00	; 0
    6e4c:	0e 94 3d 2c 	call	0x587a	; 0x587a <__portable_avr_delay_cycles>
    6e50:	c0 e8       	ldi	r28, 0x80	; 128
    6e52:	6c 2f       	mov	r22, r28
    6e54:	80 e0       	ldi	r24, 0x00	; 0
    6e56:	db db       	rcall	.-2122   	; 0x660e <twi2_set_ledbl>
    6e58:	68 e8       	ldi	r22, 0x88	; 136
    6e5a:	73 e1       	ldi	r23, 0x13	; 19
    6e5c:	80 e0       	ldi	r24, 0x00	; 0
    6e5e:	90 e0       	ldi	r25, 0x00	; 0
    6e60:	0e 94 3d 2c 	call	0x587a	; 0x587a <__portable_avr_delay_cycles>
    6e64:	c2 50       	subi	r28, 0x02	; 2
    6e66:	a9 f7       	brne	.-22     	; 0x6e52 <twi_start+0x134>
    6e68:	69 e1       	ldi	r22, 0x19	; 25
    6e6a:	88 e5       	ldi	r24, 0x58	; 88
    6e6c:	0a dc       	rcall	.-2028   	; 0x6682 <twi2_set_beep>
    6e6e:	61 e6       	ldi	r22, 0x61	; 97
    6e70:	73 ee       	ldi	r23, 0xE3	; 227
    6e72:	86 e1       	ldi	r24, 0x16	; 22
    6e74:	90 e0       	ldi	r25, 0x00	; 0
    6e76:	0e 94 3d 2c 	call	0x587a	; 0x587a <__portable_avr_delay_cycles>
    6e7a:	6c 2f       	mov	r22, r28
    6e7c:	80 e0       	ldi	r24, 0x00	; 0
    6e7e:	c7 db       	rcall	.-2162   	; 0x660e <twi2_set_ledbl>
    6e80:	68 e8       	ldi	r22, 0x88	; 136
    6e82:	73 e1       	ldi	r23, 0x13	; 19
    6e84:	80 e0       	ldi	r24, 0x00	; 0
    6e86:	90 e0       	ldi	r25, 0x00	; 0
    6e88:	0e 94 3d 2c 	call	0x587a	; 0x587a <__portable_avr_delay_cycles>
    6e8c:	ce 5f       	subi	r28, 0xFE	; 254
    6e8e:	c2 38       	cpi	r28, 0x82	; 130
    6e90:	a1 f7       	brne	.-24     	; 0x6e7a <twi_start+0x15c>
    6e92:	60 91 62 20 	lds	r22, 0x2062	; 0x802062 <g_backlight_mode_pwm>
    6e96:	80 e0       	ldi	r24, 0x00	; 0
    6e98:	ba db       	rcall	.-2188   	; 0x660e <twi2_set_ledbl>
    6e9a:	83 e0       	ldi	r24, 0x03	; 3
    6e9c:	9d db       	rcall	.-2246   	; 0x65d8 <twi2_set_leds>
    6e9e:	16 df       	rcall	.-468    	; 0x6ccc <task_twi2_lcd_header>
    6ea0:	1f 92       	push	r1
    6ea2:	84 e4       	ldi	r24, 0x44	; 68
    6ea4:	8f 93       	push	r24
    6ea6:	81 ee       	ldi	r24, 0xE1	; 225
    6ea8:	93 e3       	ldi	r25, 0x33	; 51
    6eaa:	9f 93       	push	r25
    6eac:	8f 93       	push	r24
    6eae:	1f 92       	push	r1
    6eb0:	80 e4       	ldi	r24, 0x40	; 64
    6eb2:	8f 93       	push	r24
    6eb4:	8f e3       	ldi	r24, 0x3F	; 63
    6eb6:	95 e2       	ldi	r25, 0x25	; 37
    6eb8:	9f 93       	push	r25
    6eba:	8f 93       	push	r24
    6ebc:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    6ec0:	81 34       	cpi	r24, 0x41	; 65
    6ec2:	91 05       	cpc	r25, r1
    6ec4:	10 f0       	brcs	.+4      	; 0x6eca <twi_start+0x1ac>
    6ec6:	80 e4       	ldi	r24, 0x40	; 64
    6ec8:	90 e0       	ldi	r25, 0x00	; 0
    6eca:	40 e0       	ldi	r20, 0x00	; 0
    6ecc:	68 2f       	mov	r22, r24
    6ece:	8f e3       	ldi	r24, 0x3F	; 63
    6ed0:	95 e2       	ldi	r25, 0x25	; 37
    6ed2:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>
    6ed6:	10 92 04 27 	sts	0x2704, r1	; 0x802704 <g_twi1_hygro_status>
    6eda:	eb e2       	ldi	r30, 0x2B	; 43
    6edc:	f0 e2       	ldi	r31, 0x20	; 32
    6ede:	84 e4       	ldi	r24, 0x44	; 68
    6ee0:	80 83       	st	Z, r24
    6ee2:	80 e3       	ldi	r24, 0x30	; 48
    6ee4:	81 83       	std	Z+1, r24	; 0x01
    6ee6:	83 e9       	ldi	r24, 0x93	; 147
    6ee8:	82 83       	std	Z+2, r24	; 0x02
    6eea:	82 e0       	ldi	r24, 0x02	; 2
    6eec:	90 e0       	ldi	r25, 0x00	; 0
    6eee:	84 83       	std	Z+4, r24	; 0x04
    6ef0:	95 83       	std	Z+5, r25	; 0x05
    6ef2:	10 86       	std	Z+8, r1	; 0x08
    6ef4:	11 86       	std	Z+9, r1	; 0x09
    6ef6:	40 e0       	ldi	r20, 0x00	; 0
    6ef8:	bf 01       	movw	r22, r30
    6efa:	80 ea       	ldi	r24, 0xA0	; 160
    6efc:	94 e0       	ldi	r25, 0x04	; 4
    6efe:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    6f02:	c8 2f       	mov	r28, r24
    6f04:	8d b7       	in	r24, 0x3d	; 61
    6f06:	9e b7       	in	r25, 0x3e	; 62
    6f08:	08 96       	adiw	r24, 0x08	; 8
    6f0a:	8d bf       	out	0x3d, r24	; 61
    6f0c:	9e bf       	out	0x3e, r25	; 62
    6f0e:	cc 23       	and	r28, r28
    6f10:	f9 f0       	breq	.+62     	; 0x6f50 <twi_start+0x232>
    6f12:	8a e9       	ldi	r24, 0x9A	; 154
    6f14:	93 e3       	ldi	r25, 0x33	; 51
    6f16:	9f 93       	push	r25
    6f18:	8f 93       	push	r24
    6f1a:	1f 92       	push	r1
    6f1c:	80 e4       	ldi	r24, 0x40	; 64
    6f1e:	8f 93       	push	r24
    6f20:	8f e3       	ldi	r24, 0x3F	; 63
    6f22:	95 e2       	ldi	r25, 0x25	; 37
    6f24:	9f 93       	push	r25
    6f26:	8f 93       	push	r24
    6f28:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    6f2c:	81 34       	cpi	r24, 0x41	; 65
    6f2e:	91 05       	cpc	r25, r1
    6f30:	10 f0       	brcs	.+4      	; 0x6f36 <twi_start+0x218>
    6f32:	80 e4       	ldi	r24, 0x40	; 64
    6f34:	90 e0       	ldi	r25, 0x00	; 0
    6f36:	40 e0       	ldi	r20, 0x00	; 0
    6f38:	68 2f       	mov	r22, r24
    6f3a:	8f e3       	ldi	r24, 0x3F	; 63
    6f3c:	95 e2       	ldi	r25, 0x25	; 37
    6f3e:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>
    6f42:	0f 90       	pop	r0
    6f44:	0f 90       	pop	r0
    6f46:	0f 90       	pop	r0
    6f48:	0f 90       	pop	r0
    6f4a:	0f 90       	pop	r0
    6f4c:	0f 90       	pop	r0
    6f4e:	a2 c0       	rjmp	.+324    	; 0x7094 <twi_start+0x376>
    6f50:	60 e1       	ldi	r22, 0x10	; 16
    6f52:	77 e2       	ldi	r23, 0x27	; 39
    6f54:	80 e0       	ldi	r24, 0x00	; 0
    6f56:	90 e0       	ldi	r25, 0x00	; 0
    6f58:	0e 94 3d 2c 	call	0x587a	; 0x587a <__portable_avr_delay_cycles>
    6f5c:	eb e2       	ldi	r30, 0x2B	; 43
    6f5e:	f0 e2       	ldi	r31, 0x20	; 32
    6f60:	84 e4       	ldi	r24, 0x44	; 68
    6f62:	80 83       	st	Z, r24
    6f64:	80 e3       	ldi	r24, 0x30	; 48
    6f66:	81 83       	std	Z+1, r24	; 0x01
    6f68:	82 ea       	ldi	r24, 0xA2	; 162
    6f6a:	82 83       	std	Z+2, r24	; 0x02
    6f6c:	82 e0       	ldi	r24, 0x02	; 2
    6f6e:	90 e0       	ldi	r25, 0x00	; 0
    6f70:	84 83       	std	Z+4, r24	; 0x04
    6f72:	95 83       	std	Z+5, r25	; 0x05
    6f74:	10 86       	std	Z+8, r1	; 0x08
    6f76:	11 86       	std	Z+9, r1	; 0x09
    6f78:	40 e0       	ldi	r20, 0x00	; 0
    6f7a:	bf 01       	movw	r22, r30
    6f7c:	80 ea       	ldi	r24, 0xA0	; 160
    6f7e:	94 e0       	ldi	r25, 0x04	; 4
    6f80:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    6f84:	c8 2f       	mov	r28, r24
    6f86:	81 11       	cpse	r24, r1
    6f88:	85 c0       	rjmp	.+266    	; 0x7094 <twi_start+0x376>
    6f8a:	60 e1       	ldi	r22, 0x10	; 16
    6f8c:	77 e2       	ldi	r23, 0x27	; 39
    6f8e:	80 e0       	ldi	r24, 0x00	; 0
    6f90:	90 e0       	ldi	r25, 0x00	; 0
    6f92:	0e 94 3d 2c 	call	0x587a	; 0x587a <__portable_avr_delay_cycles>
    6f96:	eb e2       	ldi	r30, 0x2B	; 43
    6f98:	f0 e2       	ldi	r31, 0x20	; 32
    6f9a:	84 e4       	ldi	r24, 0x44	; 68
    6f9c:	80 83       	st	Z, r24
    6f9e:	83 ef       	ldi	r24, 0xF3	; 243
    6fa0:	81 83       	std	Z+1, r24	; 0x01
    6fa2:	8d e2       	ldi	r24, 0x2D	; 45
    6fa4:	82 83       	std	Z+2, r24	; 0x02
    6fa6:	82 e0       	ldi	r24, 0x02	; 2
    6fa8:	90 e0       	ldi	r25, 0x00	; 0
    6faa:	84 83       	std	Z+4, r24	; 0x04
    6fac:	95 83       	std	Z+5, r25	; 0x05
    6fae:	80 87       	std	Z+8, r24	; 0x08
    6fb0:	91 87       	std	Z+9, r25	; 0x09
    6fb2:	41 e0       	ldi	r20, 0x01	; 1
    6fb4:	bf 01       	movw	r22, r30
    6fb6:	80 ea       	ldi	r24, 0xA0	; 160
    6fb8:	94 e0       	ldi	r25, 0x04	; 4
    6fba:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    6fbe:	c8 2f       	mov	r28, r24
    6fc0:	81 11       	cpse	r24, r1
    6fc2:	68 c0       	rjmp	.+208    	; 0x7094 <twi_start+0x376>
    6fc4:	80 91 38 25 	lds	r24, 0x2538	; 0x802538 <twi1_m_data+0x1>
    6fc8:	80 93 04 27 	sts	0x2704, r24	; 0x802704 <g_twi1_hygro_status>
    6fcc:	1f 92       	push	r1
    6fce:	8f 93       	push	r24
    6fd0:	88 e6       	ldi	r24, 0x68	; 104
    6fd2:	93 e3       	ldi	r25, 0x33	; 51
    6fd4:	9f 93       	push	r25
    6fd6:	8f 93       	push	r24
    6fd8:	1f 92       	push	r1
    6fda:	80 e4       	ldi	r24, 0x40	; 64
    6fdc:	8f 93       	push	r24
    6fde:	8f e3       	ldi	r24, 0x3F	; 63
    6fe0:	95 e2       	ldi	r25, 0x25	; 37
    6fe2:	9f 93       	push	r25
    6fe4:	8f 93       	push	r24
    6fe6:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    6fea:	81 34       	cpi	r24, 0x41	; 65
    6fec:	91 05       	cpc	r25, r1
    6fee:	10 f0       	brcs	.+4      	; 0x6ff4 <twi_start+0x2d6>
    6ff0:	80 e4       	ldi	r24, 0x40	; 64
    6ff2:	90 e0       	ldi	r25, 0x00	; 0
    6ff4:	40 e0       	ldi	r20, 0x00	; 0
    6ff6:	68 2f       	mov	r22, r24
    6ff8:	8f e3       	ldi	r24, 0x3F	; 63
    6ffa:	95 e2       	ldi	r25, 0x25	; 37
    6ffc:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>
    7000:	eb e2       	ldi	r30, 0x2B	; 43
    7002:	f0 e2       	ldi	r31, 0x20	; 32
    7004:	84 e4       	ldi	r24, 0x44	; 68
    7006:	80 83       	st	Z, r24
    7008:	84 e2       	ldi	r24, 0x24	; 36
    700a:	81 83       	std	Z+1, r24	; 0x01
    700c:	12 82       	std	Z+2, r1	; 0x02
    700e:	82 e0       	ldi	r24, 0x02	; 2
    7010:	90 e0       	ldi	r25, 0x00	; 0
    7012:	84 83       	std	Z+4, r24	; 0x04
    7014:	95 83       	std	Z+5, r25	; 0x05
    7016:	10 86       	std	Z+8, r1	; 0x08
    7018:	11 86       	std	Z+9, r1	; 0x09
    701a:	40 e0       	ldi	r20, 0x00	; 0
    701c:	bf 01       	movw	r22, r30
    701e:	80 ea       	ldi	r24, 0xA0	; 160
    7020:	94 e0       	ldi	r25, 0x04	; 4
    7022:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    7026:	c8 2f       	mov	r28, r24
    7028:	ed b7       	in	r30, 0x3d	; 61
    702a:	fe b7       	in	r31, 0x3e	; 62
    702c:	38 96       	adiw	r30, 0x08	; 8
    702e:	ed bf       	out	0x3d, r30	; 61
    7030:	fe bf       	out	0x3e, r31	; 62
    7032:	81 11       	cpse	r24, r1
    7034:	2f c0       	rjmp	.+94     	; 0x7094 <twi_start+0x376>
    7036:	81 e0       	ldi	r24, 0x01	; 1
    7038:	80 93 05 27 	sts	0x2705, r24	; 0x802705 <g_twi1_hygro_valid>
    703c:	85 e0       	ldi	r24, 0x05	; 5
    703e:	93 e3       	ldi	r25, 0x33	; 51
    7040:	9f 93       	push	r25
    7042:	8f 93       	push	r24
    7044:	1f 92       	push	r1
    7046:	10 e4       	ldi	r17, 0x40	; 64
    7048:	1f 93       	push	r17
    704a:	cf e3       	ldi	r28, 0x3F	; 63
    704c:	d5 e2       	ldi	r29, 0x25	; 37
    704e:	df 93       	push	r29
    7050:	cf 93       	push	r28
    7052:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    7056:	ae 01       	movw	r20, r28
    7058:	6e e1       	ldi	r22, 0x1E	; 30
    705a:	88 e0       	ldi	r24, 0x08	; 8
    705c:	52 dd       	rcall	.-1372   	; 0x6b02 <task_twi2_lcd_str>
    705e:	8a e4       	ldi	r24, 0x4A	; 74
    7060:	93 e3       	ldi	r25, 0x33	; 51
    7062:	9f 93       	push	r25
    7064:	8f 93       	push	r24
    7066:	1f 92       	push	r1
    7068:	1f 93       	push	r17
    706a:	df 93       	push	r29
    706c:	cf 93       	push	r28
    706e:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    7072:	81 34       	cpi	r24, 0x41	; 65
    7074:	91 05       	cpc	r25, r1
    7076:	10 f0       	brcs	.+4      	; 0x707c <twi_start+0x35e>
    7078:	80 e4       	ldi	r24, 0x40	; 64
    707a:	90 e0       	ldi	r25, 0x00	; 0
    707c:	40 e0       	ldi	r20, 0x00	; 0
    707e:	68 2f       	mov	r22, r24
    7080:	8f e3       	ldi	r24, 0x3F	; 63
    7082:	95 e2       	ldi	r25, 0x25	; 37
    7084:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>
    7088:	8d b7       	in	r24, 0x3d	; 61
    708a:	9e b7       	in	r25, 0x3e	; 62
    708c:	0c 96       	adiw	r24, 0x0c	; 12
    708e:	8d bf       	out	0x3d, r24	; 61
    7090:	9e bf       	out	0x3e, r25	; 62
    7092:	23 c0       	rjmp	.+70     	; 0x70da <twi_start+0x3bc>
    7094:	8c 2f       	mov	r24, r28
    7096:	0c 2e       	mov	r0, r28
    7098:	00 0c       	add	r0, r0
    709a:	99 0b       	sbc	r25, r25
    709c:	9f 93       	push	r25
    709e:	cf 93       	push	r28
    70a0:	89 e1       	ldi	r24, 0x19	; 25
    70a2:	93 e3       	ldi	r25, 0x33	; 51
    70a4:	9f 93       	push	r25
    70a6:	8f 93       	push	r24
    70a8:	1f 92       	push	r1
    70aa:	80 e4       	ldi	r24, 0x40	; 64
    70ac:	8f 93       	push	r24
    70ae:	8f e3       	ldi	r24, 0x3F	; 63
    70b0:	95 e2       	ldi	r25, 0x25	; 37
    70b2:	9f 93       	push	r25
    70b4:	8f 93       	push	r24
    70b6:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    70ba:	81 34       	cpi	r24, 0x41	; 65
    70bc:	91 05       	cpc	r25, r1
    70be:	10 f0       	brcs	.+4      	; 0x70c4 <twi_start+0x3a6>
    70c0:	80 e4       	ldi	r24, 0x40	; 64
    70c2:	90 e0       	ldi	r25, 0x00	; 0
    70c4:	40 e0       	ldi	r20, 0x00	; 0
    70c6:	68 2f       	mov	r22, r24
    70c8:	8f e3       	ldi	r24, 0x3F	; 63
    70ca:	95 e2       	ldi	r25, 0x25	; 37
    70cc:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>
    70d0:	ed b7       	in	r30, 0x3d	; 61
    70d2:	fe b7       	in	r31, 0x3e	; 62
    70d4:	38 96       	adiw	r30, 0x08	; 8
    70d6:	ed bf       	out	0x3d, r30	; 61
    70d8:	fe bf       	out	0x3e, r31	; 62
    70da:	1f 92       	push	r1
    70dc:	8c e0       	ldi	r24, 0x0C	; 12
    70de:	8f 93       	push	r24
    70e0:	1f 92       	push	r1
    70e2:	88 e6       	ldi	r24, 0x68	; 104
    70e4:	8f 93       	push	r24
    70e6:	88 ec       	ldi	r24, 0xC8	; 200
    70e8:	92 e3       	ldi	r25, 0x32	; 50
    70ea:	9f 93       	push	r25
    70ec:	8f 93       	push	r24
    70ee:	1f 92       	push	r1
    70f0:	80 e4       	ldi	r24, 0x40	; 64
    70f2:	8f 93       	push	r24
    70f4:	8f e3       	ldi	r24, 0x3F	; 63
    70f6:	95 e2       	ldi	r25, 0x25	; 37
    70f8:	9f 93       	push	r25
    70fa:	8f 93       	push	r24
    70fc:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    7100:	81 34       	cpi	r24, 0x41	; 65
    7102:	91 05       	cpc	r25, r1
    7104:	10 f0       	brcs	.+4      	; 0x710a <twi_start+0x3ec>
    7106:	80 e4       	ldi	r24, 0x40	; 64
    7108:	90 e0       	ldi	r25, 0x00	; 0
    710a:	40 e0       	ldi	r20, 0x00	; 0
    710c:	68 2f       	mov	r22, r24
    710e:	8f e3       	ldi	r24, 0x3F	; 63
    7110:	95 e2       	ldi	r25, 0x25	; 37
    7112:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>
    7116:	10 92 63 27 	sts	0x2763, r1	; 0x802763 <g_twi1_gyro_1_version>
    711a:	10 92 3e 27 	sts	0x273E, r1	; 0x80273e <g_twi1_gyro_2_version>
    711e:	eb e2       	ldi	r30, 0x2B	; 43
    7120:	f0 e2       	ldi	r31, 0x20	; 32
    7122:	88 e6       	ldi	r24, 0x68	; 104
    7124:	80 83       	st	Z, r24
    7126:	8b e6       	ldi	r24, 0x6B	; 107
    7128:	81 83       	std	Z+1, r24	; 0x01
    712a:	81 e0       	ldi	r24, 0x01	; 1
    712c:	90 e0       	ldi	r25, 0x00	; 0
    712e:	84 83       	std	Z+4, r24	; 0x04
    7130:	95 83       	std	Z+5, r25	; 0x05
    7132:	21 e8       	ldi	r18, 0x81	; 129
    7134:	20 93 37 25 	sts	0x2537, r18	; 0x802537 <twi1_m_data>
    7138:	80 87       	std	Z+8, r24	; 0x08
    713a:	91 87       	std	Z+9, r25	; 0x09
    713c:	40 e0       	ldi	r20, 0x00	; 0
    713e:	bf 01       	movw	r22, r30
    7140:	80 ea       	ldi	r24, 0xA0	; 160
    7142:	94 e0       	ldi	r25, 0x04	; 4
    7144:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    7148:	c8 2f       	mov	r28, r24
    714a:	8d b7       	in	r24, 0x3d	; 61
    714c:	9e b7       	in	r25, 0x3e	; 62
    714e:	0a 96       	adiw	r24, 0x0a	; 10
    7150:	8d bf       	out	0x3d, r24	; 61
    7152:	9e bf       	out	0x3e, r25	; 62
    7154:	cc 23       	and	r28, r28
    7156:	f9 f0       	breq	.+62     	; 0x7196 <twi_start+0x478>
    7158:	8e e8       	ldi	r24, 0x8E	; 142
    715a:	92 e3       	ldi	r25, 0x32	; 50
    715c:	9f 93       	push	r25
    715e:	8f 93       	push	r24
    7160:	1f 92       	push	r1
    7162:	80 e4       	ldi	r24, 0x40	; 64
    7164:	8f 93       	push	r24
    7166:	8f e3       	ldi	r24, 0x3F	; 63
    7168:	95 e2       	ldi	r25, 0x25	; 37
    716a:	9f 93       	push	r25
    716c:	8f 93       	push	r24
    716e:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    7172:	81 34       	cpi	r24, 0x41	; 65
    7174:	91 05       	cpc	r25, r1
    7176:	10 f0       	brcs	.+4      	; 0x717c <twi_start+0x45e>
    7178:	80 e4       	ldi	r24, 0x40	; 64
    717a:	90 e0       	ldi	r25, 0x00	; 0
    717c:	40 e0       	ldi	r20, 0x00	; 0
    717e:	68 2f       	mov	r22, r24
    7180:	8f e3       	ldi	r24, 0x3F	; 63
    7182:	95 e2       	ldi	r25, 0x25	; 37
    7184:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>
    7188:	0f 90       	pop	r0
    718a:	0f 90       	pop	r0
    718c:	0f 90       	pop	r0
    718e:	0f 90       	pop	r0
    7190:	0f 90       	pop	r0
    7192:	0f 90       	pop	r0
    7194:	40 c2       	rjmp	.+1152   	; 0x7616 <twi_start+0x8f8>
    7196:	61 e5       	ldi	r22, 0x51	; 81
    7198:	73 ec       	ldi	r23, 0xC3	; 195
    719a:	80 e0       	ldi	r24, 0x00	; 0
    719c:	90 e0       	ldi	r25, 0x00	; 0
    719e:	0e 94 3d 2c 	call	0x587a	; 0x587a <__portable_avr_delay_cycles>
    71a2:	eb e2       	ldi	r30, 0x2B	; 43
    71a4:	f0 e2       	ldi	r31, 0x20	; 32
    71a6:	88 e6       	ldi	r24, 0x68	; 104
    71a8:	80 83       	st	Z, r24
    71aa:	85 e7       	ldi	r24, 0x75	; 117
    71ac:	81 83       	std	Z+1, r24	; 0x01
    71ae:	81 e0       	ldi	r24, 0x01	; 1
    71b0:	90 e0       	ldi	r25, 0x00	; 0
    71b2:	84 83       	std	Z+4, r24	; 0x04
    71b4:	95 83       	std	Z+5, r25	; 0x05
    71b6:	80 87       	std	Z+8, r24	; 0x08
    71b8:	91 87       	std	Z+9, r25	; 0x09
    71ba:	41 e0       	ldi	r20, 0x01	; 1
    71bc:	bf 01       	movw	r22, r30
    71be:	80 ea       	ldi	r24, 0xA0	; 160
    71c0:	94 e0       	ldi	r25, 0x04	; 4
    71c2:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    71c6:	c8 2f       	mov	r28, r24
    71c8:	81 11       	cpse	r24, r1
    71ca:	25 c2       	rjmp	.+1098   	; 0x7616 <twi_start+0x8f8>
    71cc:	a7 e3       	ldi	r26, 0x37	; 55
    71ce:	b5 e2       	ldi	r27, 0x25	; 37
    71d0:	8c 91       	ld	r24, X
    71d2:	80 93 63 27 	sts	0x2763, r24	; 0x802763 <g_twi1_gyro_1_version>
    71d6:	eb e2       	ldi	r30, 0x2B	; 43
    71d8:	f0 e2       	ldi	r31, 0x20	; 32
    71da:	88 e6       	ldi	r24, 0x68	; 104
    71dc:	80 83       	st	Z, r24
    71de:	87 e3       	ldi	r24, 0x37	; 55
    71e0:	81 83       	std	Z+1, r24	; 0x01
    71e2:	81 e0       	ldi	r24, 0x01	; 1
    71e4:	90 e0       	ldi	r25, 0x00	; 0
    71e6:	84 83       	std	Z+4, r24	; 0x04
    71e8:	95 83       	std	Z+5, r25	; 0x05
    71ea:	22 e0       	ldi	r18, 0x02	; 2
    71ec:	2c 93       	st	X, r18
    71ee:	80 87       	std	Z+8, r24	; 0x08
    71f0:	91 87       	std	Z+9, r25	; 0x09
    71f2:	40 e0       	ldi	r20, 0x00	; 0
    71f4:	bf 01       	movw	r22, r30
    71f6:	80 ea       	ldi	r24, 0xA0	; 160
    71f8:	94 e0       	ldi	r25, 0x04	; 4
    71fa:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    71fe:	c8 2f       	mov	r28, r24
    7200:	81 11       	cpse	r24, r1
    7202:	09 c2       	rjmp	.+1042   	; 0x7616 <twi_start+0x8f8>
    7204:	eb e2       	ldi	r30, 0x2B	; 43
    7206:	f0 e2       	ldi	r31, 0x20	; 32
    7208:	8c e0       	ldi	r24, 0x0C	; 12
    720a:	80 83       	st	Z, r24
    720c:	8b e0       	ldi	r24, 0x0B	; 11
    720e:	81 83       	std	Z+1, r24	; 0x01
    7210:	81 e0       	ldi	r24, 0x01	; 1
    7212:	90 e0       	ldi	r25, 0x00	; 0
    7214:	84 83       	std	Z+4, r24	; 0x04
    7216:	95 83       	std	Z+5, r25	; 0x05
    7218:	21 e0       	ldi	r18, 0x01	; 1
    721a:	20 93 37 25 	sts	0x2537, r18	; 0x802537 <twi1_m_data>
    721e:	80 87       	std	Z+8, r24	; 0x08
    7220:	91 87       	std	Z+9, r25	; 0x09
    7222:	40 e0       	ldi	r20, 0x00	; 0
    7224:	bf 01       	movw	r22, r30
    7226:	80 ea       	ldi	r24, 0xA0	; 160
    7228:	94 e0       	ldi	r25, 0x04	; 4
    722a:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    722e:	c8 2f       	mov	r28, r24
    7230:	81 11       	cpse	r24, r1
    7232:	f1 c1       	rjmp	.+994    	; 0x7616 <twi_start+0x8f8>
    7234:	61 e5       	ldi	r22, 0x51	; 81
    7236:	73 ec       	ldi	r23, 0xC3	; 195
    7238:	80 e0       	ldi	r24, 0x00	; 0
    723a:	90 e0       	ldi	r25, 0x00	; 0
    723c:	0e 94 3d 2c 	call	0x587a	; 0x587a <__portable_avr_delay_cycles>
    7240:	eb e2       	ldi	r30, 0x2B	; 43
    7242:	f0 e2       	ldi	r31, 0x20	; 32
    7244:	8c e0       	ldi	r24, 0x0C	; 12
    7246:	80 83       	st	Z, r24
    7248:	11 82       	std	Z+1, r1	; 0x01
    724a:	81 e0       	ldi	r24, 0x01	; 1
    724c:	90 e0       	ldi	r25, 0x00	; 0
    724e:	84 83       	std	Z+4, r24	; 0x04
    7250:	95 83       	std	Z+5, r25	; 0x05
    7252:	80 87       	std	Z+8, r24	; 0x08
    7254:	91 87       	std	Z+9, r25	; 0x09
    7256:	41 e0       	ldi	r20, 0x01	; 1
    7258:	bf 01       	movw	r22, r30
    725a:	80 ea       	ldi	r24, 0xA0	; 160
    725c:	94 e0       	ldi	r25, 0x04	; 4
    725e:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    7262:	c8 2f       	mov	r28, r24
    7264:	81 11       	cpse	r24, r1
    7266:	d7 c1       	rjmp	.+942    	; 0x7616 <twi_start+0x8f8>
    7268:	80 91 37 25 	lds	r24, 0x2537	; 0x802537 <twi1_m_data>
    726c:	80 93 3e 27 	sts	0x273E, r24	; 0x80273e <g_twi1_gyro_2_version>
    7270:	1f 92       	push	r1
    7272:	8f 93       	push	r24
    7274:	80 91 63 27 	lds	r24, 0x2763	; 0x802763 <g_twi1_gyro_1_version>
    7278:	1f 92       	push	r1
    727a:	8f 93       	push	r24
    727c:	83 e5       	ldi	r24, 0x53	; 83
    727e:	92 e3       	ldi	r25, 0x32	; 50
    7280:	9f 93       	push	r25
    7282:	8f 93       	push	r24
    7284:	1f 92       	push	r1
    7286:	80 e4       	ldi	r24, 0x40	; 64
    7288:	8f 93       	push	r24
    728a:	8f e3       	ldi	r24, 0x3F	; 63
    728c:	95 e2       	ldi	r25, 0x25	; 37
    728e:	9f 93       	push	r25
    7290:	8f 93       	push	r24
    7292:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    7296:	81 34       	cpi	r24, 0x41	; 65
    7298:	91 05       	cpc	r25, r1
    729a:	10 f0       	brcs	.+4      	; 0x72a0 <twi_start+0x582>
    729c:	80 e4       	ldi	r24, 0x40	; 64
    729e:	90 e0       	ldi	r25, 0x00	; 0
    72a0:	40 e0       	ldi	r20, 0x00	; 0
    72a2:	68 2f       	mov	r22, r24
    72a4:	8f e3       	ldi	r24, 0x3F	; 63
    72a6:	95 e2       	ldi	r25, 0x25	; 37
    72a8:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>
    72ac:	eb e2       	ldi	r30, 0x2B	; 43
    72ae:	f0 e2       	ldi	r31, 0x20	; 32
    72b0:	8c e0       	ldi	r24, 0x0C	; 12
    72b2:	80 83       	st	Z, r24
    72b4:	8a e0       	ldi	r24, 0x0A	; 10
    72b6:	81 83       	std	Z+1, r24	; 0x01
    72b8:	81 e0       	ldi	r24, 0x01	; 1
    72ba:	90 e0       	ldi	r25, 0x00	; 0
    72bc:	84 83       	std	Z+4, r24	; 0x04
    72be:	95 83       	std	Z+5, r25	; 0x05
    72c0:	2f e1       	ldi	r18, 0x1F	; 31
    72c2:	20 93 37 25 	sts	0x2537, r18	; 0x802537 <twi1_m_data>
    72c6:	80 87       	std	Z+8, r24	; 0x08
    72c8:	91 87       	std	Z+9, r25	; 0x09
    72ca:	40 e0       	ldi	r20, 0x00	; 0
    72cc:	bf 01       	movw	r22, r30
    72ce:	80 ea       	ldi	r24, 0xA0	; 160
    72d0:	94 e0       	ldi	r25, 0x04	; 4
    72d2:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    72d6:	c8 2f       	mov	r28, r24
    72d8:	ed b7       	in	r30, 0x3d	; 61
    72da:	fe b7       	in	r31, 0x3e	; 62
    72dc:	3a 96       	adiw	r30, 0x0a	; 10
    72de:	ed bf       	out	0x3d, r30	; 61
    72e0:	fe bf       	out	0x3e, r31	; 62
    72e2:	81 11       	cpse	r24, r1
    72e4:	98 c1       	rjmp	.+816    	; 0x7616 <twi_start+0x8f8>
    72e6:	eb e2       	ldi	r30, 0x2B	; 43
    72e8:	f0 e2       	ldi	r31, 0x20	; 32
    72ea:	8c e0       	ldi	r24, 0x0C	; 12
    72ec:	80 83       	st	Z, r24
    72ee:	80 e1       	ldi	r24, 0x10	; 16
    72f0:	81 83       	std	Z+1, r24	; 0x01
    72f2:	81 e0       	ldi	r24, 0x01	; 1
    72f4:	90 e0       	ldi	r25, 0x00	; 0
    72f6:	84 83       	std	Z+4, r24	; 0x04
    72f8:	95 83       	std	Z+5, r25	; 0x05
    72fa:	83 e0       	ldi	r24, 0x03	; 3
    72fc:	90 e0       	ldi	r25, 0x00	; 0
    72fe:	80 87       	std	Z+8, r24	; 0x08
    7300:	91 87       	std	Z+9, r25	; 0x09
    7302:	41 e0       	ldi	r20, 0x01	; 1
    7304:	bf 01       	movw	r22, r30
    7306:	80 ea       	ldi	r24, 0xA0	; 160
    7308:	94 e0       	ldi	r25, 0x04	; 4
    730a:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    730e:	c8 2f       	mov	r28, r24
    7310:	81 11       	cpse	r24, r1
    7312:	81 c1       	rjmp	.+770    	; 0x7616 <twi_start+0x8f8>
    7314:	a7 e3       	ldi	r26, 0x37	; 55
    7316:	b5 e2       	ldi	r27, 0x25	; 37
    7318:	8c 91       	ld	r24, X
    731a:	80 93 3d 27 	sts	0x273D, r24	; 0x80273d <g_twi1_gyro_2_asax>
    731e:	11 96       	adiw	r26, 0x01	; 1
    7320:	8c 91       	ld	r24, X
    7322:	11 97       	sbiw	r26, 0x01	; 1
    7324:	80 93 3c 27 	sts	0x273C, r24	; 0x80273c <g_twi1_gyro_2_asay>
    7328:	12 96       	adiw	r26, 0x02	; 2
    732a:	8c 91       	ld	r24, X
    732c:	12 97       	sbiw	r26, 0x02	; 2
    732e:	80 93 3b 27 	sts	0x273B, r24	; 0x80273b <g_twi1_gyro_2_asaz>
    7332:	eb e2       	ldi	r30, 0x2B	; 43
    7334:	f0 e2       	ldi	r31, 0x20	; 32
    7336:	8c e0       	ldi	r24, 0x0C	; 12
    7338:	80 83       	st	Z, r24
    733a:	8a e0       	ldi	r24, 0x0A	; 10
    733c:	81 83       	std	Z+1, r24	; 0x01
    733e:	81 e0       	ldi	r24, 0x01	; 1
    7340:	90 e0       	ldi	r25, 0x00	; 0
    7342:	84 83       	std	Z+4, r24	; 0x04
    7344:	95 83       	std	Z+5, r25	; 0x05
    7346:	20 e1       	ldi	r18, 0x10	; 16
    7348:	2c 93       	st	X, r18
    734a:	80 87       	std	Z+8, r24	; 0x08
    734c:	91 87       	std	Z+9, r25	; 0x09
    734e:	40 e0       	ldi	r20, 0x00	; 0
    7350:	bf 01       	movw	r22, r30
    7352:	80 ea       	ldi	r24, 0xA0	; 160
    7354:	94 e0       	ldi	r25, 0x04	; 4
    7356:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    735a:	c8 2f       	mov	r28, r24
    735c:	81 11       	cpse	r24, r1
    735e:	5b c1       	rjmp	.+694    	; 0x7616 <twi_start+0x8f8>
    7360:	61 e5       	ldi	r22, 0x51	; 81
    7362:	73 ec       	ldi	r23, 0xC3	; 195
    7364:	80 e0       	ldi	r24, 0x00	; 0
    7366:	90 e0       	ldi	r25, 0x00	; 0
    7368:	0e 94 3d 2c 	call	0x587a	; 0x587a <__portable_avr_delay_cycles>
    736c:	eb e2       	ldi	r30, 0x2B	; 43
    736e:	f0 e2       	ldi	r31, 0x20	; 32
    7370:	8c e0       	ldi	r24, 0x0C	; 12
    7372:	80 83       	st	Z, r24
    7374:	8a e0       	ldi	r24, 0x0A	; 10
    7376:	81 83       	std	Z+1, r24	; 0x01
    7378:	81 e0       	ldi	r24, 0x01	; 1
    737a:	90 e0       	ldi	r25, 0x00	; 0
    737c:	84 83       	std	Z+4, r24	; 0x04
    737e:	95 83       	std	Z+5, r25	; 0x05
    7380:	22 e1       	ldi	r18, 0x12	; 18
    7382:	20 93 37 25 	sts	0x2537, r18	; 0x802537 <twi1_m_data>
    7386:	80 87       	std	Z+8, r24	; 0x08
    7388:	91 87       	std	Z+9, r25	; 0x09
    738a:	40 e0       	ldi	r20, 0x00	; 0
    738c:	bf 01       	movw	r22, r30
    738e:	80 ea       	ldi	r24, 0xA0	; 160
    7390:	94 e0       	ldi	r25, 0x04	; 4
    7392:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    7396:	c8 2f       	mov	r28, r24
    7398:	81 11       	cpse	r24, r1
    739a:	3d c1       	rjmp	.+634    	; 0x7616 <twi_start+0x8f8>
    739c:	ab e2       	ldi	r26, 0x2B	; 43
    739e:	b0 e2       	ldi	r27, 0x20	; 32
    73a0:	88 e6       	ldi	r24, 0x68	; 104
    73a2:	8c 93       	st	X, r24
    73a4:	83 e1       	ldi	r24, 0x13	; 19
    73a6:	11 96       	adiw	r26, 0x01	; 1
    73a8:	8c 93       	st	X, r24
    73aa:	11 97       	sbiw	r26, 0x01	; 1
    73ac:	81 e0       	ldi	r24, 0x01	; 1
    73ae:	90 e0       	ldi	r25, 0x00	; 0
    73b0:	14 96       	adiw	r26, 0x04	; 4
    73b2:	8d 93       	st	X+, r24
    73b4:	9c 93       	st	X, r25
    73b6:	15 97       	sbiw	r26, 0x05	; 5
    73b8:	80 91 4f 20 	lds	r24, 0x204F	; 0x80204f <g_twi1_gyro_1_gyro_ofsx>
    73bc:	90 91 50 20 	lds	r25, 0x2050	; 0x802050 <g_twi1_gyro_1_gyro_ofsx+0x1>
    73c0:	e7 e3       	ldi	r30, 0x37	; 55
    73c2:	f5 e2       	ldi	r31, 0x25	; 37
    73c4:	90 83       	st	Z, r25
    73c6:	81 83       	std	Z+1, r24	; 0x01
    73c8:	80 91 4d 20 	lds	r24, 0x204D	; 0x80204d <g_twi1_gyro_1_gyro_ofsy>
    73cc:	90 91 4e 20 	lds	r25, 0x204E	; 0x80204e <g_twi1_gyro_1_gyro_ofsy+0x1>
    73d0:	92 83       	std	Z+2, r25	; 0x02
    73d2:	83 83       	std	Z+3, r24	; 0x03
    73d4:	80 91 4b 20 	lds	r24, 0x204B	; 0x80204b <g_twi1_gyro_1_gyro_ofsz>
    73d8:	90 91 4c 20 	lds	r25, 0x204C	; 0x80204c <g_twi1_gyro_1_gyro_ofsz+0x1>
    73dc:	94 83       	std	Z+4, r25	; 0x04
    73de:	85 83       	std	Z+5, r24	; 0x05
    73e0:	86 e0       	ldi	r24, 0x06	; 6
    73e2:	90 e0       	ldi	r25, 0x00	; 0
    73e4:	18 96       	adiw	r26, 0x08	; 8
    73e6:	8d 93       	st	X+, r24
    73e8:	9c 93       	st	X, r25
    73ea:	19 97       	sbiw	r26, 0x09	; 9
    73ec:	40 e0       	ldi	r20, 0x00	; 0
    73ee:	bd 01       	movw	r22, r26
    73f0:	80 ea       	ldi	r24, 0xA0	; 160
    73f2:	94 e0       	ldi	r25, 0x04	; 4
    73f4:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    73f8:	c8 2f       	mov	r28, r24
    73fa:	81 11       	cpse	r24, r1
    73fc:	0c c1       	rjmp	.+536    	; 0x7616 <twi_start+0x8f8>
    73fe:	eb e2       	ldi	r30, 0x2B	; 43
    7400:	f0 e2       	ldi	r31, 0x20	; 32
    7402:	88 e6       	ldi	r24, 0x68	; 104
    7404:	80 83       	st	Z, r24
    7406:	87 e7       	ldi	r24, 0x77	; 119
    7408:	81 83       	std	Z+1, r24	; 0x01
    740a:	81 e0       	ldi	r24, 0x01	; 1
    740c:	90 e0       	ldi	r25, 0x00	; 0
    740e:	84 83       	std	Z+4, r24	; 0x04
    7410:	95 83       	std	Z+5, r25	; 0x05
    7412:	80 91 5b 20 	lds	r24, 0x205B	; 0x80205b <g_twi1_gyro_1_accel_ofsx>
    7416:	90 91 5c 20 	lds	r25, 0x205C	; 0x80205c <g_twi1_gyro_1_accel_ofsx+0x1>
    741a:	a7 e3       	ldi	r26, 0x37	; 55
    741c:	b5 e2       	ldi	r27, 0x25	; 37
    741e:	9c 01       	movw	r18, r24
    7420:	22 0f       	add	r18, r18
    7422:	23 2f       	mov	r18, r19
    7424:	22 1f       	adc	r18, r18
    7426:	33 0b       	sbc	r19, r19
    7428:	31 95       	neg	r19
    742a:	2c 93       	st	X, r18
    742c:	88 0f       	add	r24, r24
    742e:	11 96       	adiw	r26, 0x01	; 1
    7430:	8c 93       	st	X, r24
    7432:	82 e0       	ldi	r24, 0x02	; 2
    7434:	90 e0       	ldi	r25, 0x00	; 0
    7436:	80 87       	std	Z+8, r24	; 0x08
    7438:	91 87       	std	Z+9, r25	; 0x09
    743a:	40 e0       	ldi	r20, 0x00	; 0
    743c:	bf 01       	movw	r22, r30
    743e:	80 ea       	ldi	r24, 0xA0	; 160
    7440:	94 e0       	ldi	r25, 0x04	; 4
    7442:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    7446:	c8 2f       	mov	r28, r24
    7448:	81 11       	cpse	r24, r1
    744a:	e5 c0       	rjmp	.+458    	; 0x7616 <twi_start+0x8f8>
    744c:	8a e7       	ldi	r24, 0x7A	; 122
    744e:	80 93 2c 20 	sts	0x202C, r24	; 0x80202c <twi1_packet+0x1>
    7452:	80 91 59 20 	lds	r24, 0x2059	; 0x802059 <g_twi1_gyro_1_accel_ofsy>
    7456:	90 91 5a 20 	lds	r25, 0x205A	; 0x80205a <g_twi1_gyro_1_accel_ofsy+0x1>
    745a:	e7 e3       	ldi	r30, 0x37	; 55
    745c:	f5 e2       	ldi	r31, 0x25	; 37
    745e:	9c 01       	movw	r18, r24
    7460:	22 0f       	add	r18, r18
    7462:	23 2f       	mov	r18, r19
    7464:	22 1f       	adc	r18, r18
    7466:	33 0b       	sbc	r19, r19
    7468:	31 95       	neg	r19
    746a:	20 83       	st	Z, r18
    746c:	88 0f       	add	r24, r24
    746e:	81 83       	std	Z+1, r24	; 0x01
    7470:	40 e0       	ldi	r20, 0x00	; 0
    7472:	6b e2       	ldi	r22, 0x2B	; 43
    7474:	70 e2       	ldi	r23, 0x20	; 32
    7476:	80 ea       	ldi	r24, 0xA0	; 160
    7478:	94 e0       	ldi	r25, 0x04	; 4
    747a:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    747e:	c8 2f       	mov	r28, r24
    7480:	81 11       	cpse	r24, r1
    7482:	c9 c0       	rjmp	.+402    	; 0x7616 <twi_start+0x8f8>
    7484:	8d e7       	ldi	r24, 0x7D	; 125
    7486:	80 93 2c 20 	sts	0x202C, r24	; 0x80202c <twi1_packet+0x1>
    748a:	80 91 57 20 	lds	r24, 0x2057	; 0x802057 <g_twi1_gyro_1_accel_ofsz>
    748e:	90 91 58 20 	lds	r25, 0x2058	; 0x802058 <g_twi1_gyro_1_accel_ofsz+0x1>
    7492:	e7 e3       	ldi	r30, 0x37	; 55
    7494:	f5 e2       	ldi	r31, 0x25	; 37
    7496:	9c 01       	movw	r18, r24
    7498:	22 0f       	add	r18, r18
    749a:	23 2f       	mov	r18, r19
    749c:	22 1f       	adc	r18, r18
    749e:	33 0b       	sbc	r19, r19
    74a0:	31 95       	neg	r19
    74a2:	20 83       	st	Z, r18
    74a4:	88 0f       	add	r24, r24
    74a6:	81 83       	std	Z+1, r24	; 0x01
    74a8:	40 e0       	ldi	r20, 0x00	; 0
    74aa:	6b e2       	ldi	r22, 0x2B	; 43
    74ac:	70 e2       	ldi	r23, 0x20	; 32
    74ae:	80 ea       	ldi	r24, 0xA0	; 160
    74b0:	94 e0       	ldi	r25, 0x04	; 4
    74b2:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    74b6:	c8 2f       	mov	r28, r24
    74b8:	81 11       	cpse	r24, r1
    74ba:	ad c0       	rjmp	.+346    	; 0x7616 <twi_start+0x8f8>
    74bc:	eb e2       	ldi	r30, 0x2B	; 43
    74be:	f0 e2       	ldi	r31, 0x20	; 32
    74c0:	88 e6       	ldi	r24, 0x68	; 104
    74c2:	80 83       	st	Z, r24
    74c4:	89 e1       	ldi	r24, 0x19	; 25
    74c6:	81 83       	std	Z+1, r24	; 0x01
    74c8:	81 e0       	ldi	r24, 0x01	; 1
    74ca:	90 e0       	ldi	r25, 0x00	; 0
    74cc:	84 83       	std	Z+4, r24	; 0x04
    74ce:	95 83       	std	Z+5, r25	; 0x05
    74d0:	23 e6       	ldi	r18, 0x63	; 99
    74d2:	20 93 37 25 	sts	0x2537, r18	; 0x802537 <twi1_m_data>
    74d6:	80 87       	std	Z+8, r24	; 0x08
    74d8:	91 87       	std	Z+9, r25	; 0x09
    74da:	40 e0       	ldi	r20, 0x00	; 0
    74dc:	bf 01       	movw	r22, r30
    74de:	80 ea       	ldi	r24, 0xA0	; 160
    74e0:	94 e0       	ldi	r25, 0x04	; 4
    74e2:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    74e6:	c8 2f       	mov	r28, r24
    74e8:	81 11       	cpse	r24, r1
    74ea:	95 c0       	rjmp	.+298    	; 0x7616 <twi_start+0x8f8>
    74ec:	eb e2       	ldi	r30, 0x2B	; 43
    74ee:	f0 e2       	ldi	r31, 0x20	; 32
    74f0:	88 e6       	ldi	r24, 0x68	; 104
    74f2:	80 83       	st	Z, r24
    74f4:	8a e1       	ldi	r24, 0x1A	; 26
    74f6:	81 83       	std	Z+1, r24	; 0x01
    74f8:	81 e0       	ldi	r24, 0x01	; 1
    74fa:	90 e0       	ldi	r25, 0x00	; 0
    74fc:	84 83       	std	Z+4, r24	; 0x04
    74fe:	95 83       	std	Z+5, r25	; 0x05
    7500:	26 e0       	ldi	r18, 0x06	; 6
    7502:	20 93 37 25 	sts	0x2537, r18	; 0x802537 <twi1_m_data>
    7506:	80 87       	std	Z+8, r24	; 0x08
    7508:	91 87       	std	Z+9, r25	; 0x09
    750a:	40 e0       	ldi	r20, 0x00	; 0
    750c:	bf 01       	movw	r22, r30
    750e:	80 ea       	ldi	r24, 0xA0	; 160
    7510:	94 e0       	ldi	r25, 0x04	; 4
    7512:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    7516:	c8 2f       	mov	r28, r24
    7518:	81 11       	cpse	r24, r1
    751a:	7d c0       	rjmp	.+250    	; 0x7616 <twi_start+0x8f8>
    751c:	eb e2       	ldi	r30, 0x2B	; 43
    751e:	f0 e2       	ldi	r31, 0x20	; 32
    7520:	88 e6       	ldi	r24, 0x68	; 104
    7522:	80 83       	st	Z, r24
    7524:	8d e1       	ldi	r24, 0x1D	; 29
    7526:	81 83       	std	Z+1, r24	; 0x01
    7528:	81 e0       	ldi	r24, 0x01	; 1
    752a:	90 e0       	ldi	r25, 0x00	; 0
    752c:	84 83       	std	Z+4, r24	; 0x04
    752e:	95 83       	std	Z+5, r25	; 0x05
    7530:	26 e0       	ldi	r18, 0x06	; 6
    7532:	20 93 37 25 	sts	0x2537, r18	; 0x802537 <twi1_m_data>
    7536:	80 87       	std	Z+8, r24	; 0x08
    7538:	91 87       	std	Z+9, r25	; 0x09
    753a:	40 e0       	ldi	r20, 0x00	; 0
    753c:	bf 01       	movw	r22, r30
    753e:	80 ea       	ldi	r24, 0xA0	; 160
    7540:	94 e0       	ldi	r25, 0x04	; 4
    7542:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    7546:	c8 2f       	mov	r28, r24
    7548:	81 11       	cpse	r24, r1
    754a:	65 c0       	rjmp	.+202    	; 0x7616 <twi_start+0x8f8>
    754c:	eb e2       	ldi	r30, 0x2B	; 43
    754e:	f0 e2       	ldi	r31, 0x20	; 32
    7550:	88 e6       	ldi	r24, 0x68	; 104
    7552:	80 83       	st	Z, r24
    7554:	8f e1       	ldi	r24, 0x1F	; 31
    7556:	81 83       	std	Z+1, r24	; 0x01
    7558:	81 e0       	ldi	r24, 0x01	; 1
    755a:	90 e0       	ldi	r25, 0x00	; 0
    755c:	84 83       	std	Z+4, r24	; 0x04
    755e:	95 83       	std	Z+5, r25	; 0x05
    7560:	29 e1       	ldi	r18, 0x19	; 25
    7562:	20 93 37 25 	sts	0x2537, r18	; 0x802537 <twi1_m_data>
    7566:	80 87       	std	Z+8, r24	; 0x08
    7568:	91 87       	std	Z+9, r25	; 0x09
    756a:	40 e0       	ldi	r20, 0x00	; 0
    756c:	bf 01       	movw	r22, r30
    756e:	80 ea       	ldi	r24, 0xA0	; 160
    7570:	94 e0       	ldi	r25, 0x04	; 4
    7572:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    7576:	c8 2f       	mov	r28, r24
    7578:	81 11       	cpse	r24, r1
    757a:	4d c0       	rjmp	.+154    	; 0x7616 <twi_start+0x8f8>
    757c:	eb e2       	ldi	r30, 0x2B	; 43
    757e:	f0 e2       	ldi	r31, 0x20	; 32
    7580:	88 e6       	ldi	r24, 0x68	; 104
    7582:	80 83       	st	Z, r24
    7584:	8a e6       	ldi	r24, 0x6A	; 106
    7586:	81 83       	std	Z+1, r24	; 0x01
    7588:	81 e0       	ldi	r24, 0x01	; 1
    758a:	90 e0       	ldi	r25, 0x00	; 0
    758c:	84 83       	std	Z+4, r24	; 0x04
    758e:	95 83       	std	Z+5, r25	; 0x05
    7590:	21 e0       	ldi	r18, 0x01	; 1
    7592:	20 93 37 25 	sts	0x2537, r18	; 0x802537 <twi1_m_data>
    7596:	80 87       	std	Z+8, r24	; 0x08
    7598:	91 87       	std	Z+9, r25	; 0x09
    759a:	40 e0       	ldi	r20, 0x00	; 0
    759c:	bf 01       	movw	r22, r30
    759e:	80 ea       	ldi	r24, 0xA0	; 160
    75a0:	94 e0       	ldi	r25, 0x04	; 4
    75a2:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    75a6:	c8 2f       	mov	r28, r24
    75a8:	81 11       	cpse	r24, r1
    75aa:	35 c0       	rjmp	.+106    	; 0x7616 <twi_start+0x8f8>
    75ac:	61 e5       	ldi	r22, 0x51	; 81
    75ae:	73 ec       	ldi	r23, 0xC3	; 195
    75b0:	80 e0       	ldi	r24, 0x00	; 0
    75b2:	90 e0       	ldi	r25, 0x00	; 0
    75b4:	0e 94 3d 2c 	call	0x587a	; 0x587a <__portable_avr_delay_cycles>
    75b8:	81 e0       	ldi	r24, 0x01	; 1
    75ba:	80 93 64 27 	sts	0x2764, r24	; 0x802764 <g_twi1_gyro_valid>
    75be:	80 ef       	ldi	r24, 0xF0	; 240
    75c0:	91 e3       	ldi	r25, 0x31	; 49
    75c2:	9f 93       	push	r25
    75c4:	8f 93       	push	r24
    75c6:	1f 92       	push	r1
    75c8:	10 e4       	ldi	r17, 0x40	; 64
    75ca:	1f 93       	push	r17
    75cc:	cf e3       	ldi	r28, 0x3F	; 63
    75ce:	d5 e2       	ldi	r29, 0x25	; 37
    75d0:	df 93       	push	r29
    75d2:	cf 93       	push	r28
    75d4:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    75d8:	ae 01       	movw	r20, r28
    75da:	68 e2       	ldi	r22, 0x28	; 40
    75dc:	88 e0       	ldi	r24, 0x08	; 8
    75de:	91 da       	rcall	.-2782   	; 0x6b02 <task_twi2_lcd_str>
    75e0:	85 e3       	ldi	r24, 0x35	; 53
    75e2:	92 e3       	ldi	r25, 0x32	; 50
    75e4:	9f 93       	push	r25
    75e6:	8f 93       	push	r24
    75e8:	1f 92       	push	r1
    75ea:	1f 93       	push	r17
    75ec:	df 93       	push	r29
    75ee:	cf 93       	push	r28
    75f0:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    75f4:	81 34       	cpi	r24, 0x41	; 65
    75f6:	91 05       	cpc	r25, r1
    75f8:	10 f0       	brcs	.+4      	; 0x75fe <twi_start+0x8e0>
    75fa:	80 e4       	ldi	r24, 0x40	; 64
    75fc:	90 e0       	ldi	r25, 0x00	; 0
    75fe:	40 e0       	ldi	r20, 0x00	; 0
    7600:	68 2f       	mov	r22, r24
    7602:	8f e3       	ldi	r24, 0x3F	; 63
    7604:	95 e2       	ldi	r25, 0x25	; 37
    7606:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>
    760a:	8d b7       	in	r24, 0x3d	; 61
    760c:	9e b7       	in	r25, 0x3e	; 62
    760e:	0c 96       	adiw	r24, 0x0c	; 12
    7610:	8d bf       	out	0x3d, r24	; 61
    7612:	9e bf       	out	0x3e, r25	; 62
    7614:	23 c0       	rjmp	.+70     	; 0x765c <twi_start+0x93e>
    7616:	8c 2f       	mov	r24, r28
    7618:	0c 2e       	mov	r0, r28
    761a:	00 0c       	add	r0, r0
    761c:	99 0b       	sbc	r25, r25
    761e:	9f 93       	push	r25
    7620:	cf 93       	push	r28
    7622:	84 e0       	ldi	r24, 0x04	; 4
    7624:	92 e3       	ldi	r25, 0x32	; 50
    7626:	9f 93       	push	r25
    7628:	8f 93       	push	r24
    762a:	1f 92       	push	r1
    762c:	80 e4       	ldi	r24, 0x40	; 64
    762e:	8f 93       	push	r24
    7630:	8f e3       	ldi	r24, 0x3F	; 63
    7632:	95 e2       	ldi	r25, 0x25	; 37
    7634:	9f 93       	push	r25
    7636:	8f 93       	push	r24
    7638:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    763c:	81 34       	cpi	r24, 0x41	; 65
    763e:	91 05       	cpc	r25, r1
    7640:	10 f0       	brcs	.+4      	; 0x7646 <twi_start+0x928>
    7642:	80 e4       	ldi	r24, 0x40	; 64
    7644:	90 e0       	ldi	r25, 0x00	; 0
    7646:	40 e0       	ldi	r20, 0x00	; 0
    7648:	68 2f       	mov	r22, r24
    764a:	8f e3       	ldi	r24, 0x3F	; 63
    764c:	95 e2       	ldi	r25, 0x25	; 37
    764e:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>
    7652:	ed b7       	in	r30, 0x3d	; 61
    7654:	fe b7       	in	r31, 0x3e	; 62
    7656:	38 96       	adiw	r30, 0x08	; 8
    7658:	ed bf       	out	0x3d, r30	; 61
    765a:	fe bf       	out	0x3e, r31	; 62
    765c:	1f 92       	push	r1
    765e:	86 e7       	ldi	r24, 0x76	; 118
    7660:	8f 93       	push	r24
    7662:	84 eb       	ldi	r24, 0xB4	; 180
    7664:	91 e3       	ldi	r25, 0x31	; 49
    7666:	9f 93       	push	r25
    7668:	8f 93       	push	r24
    766a:	1f 92       	push	r1
    766c:	80 e4       	ldi	r24, 0x40	; 64
    766e:	8f 93       	push	r24
    7670:	8f e3       	ldi	r24, 0x3F	; 63
    7672:	95 e2       	ldi	r25, 0x25	; 37
    7674:	9f 93       	push	r25
    7676:	8f 93       	push	r24
    7678:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    767c:	81 34       	cpi	r24, 0x41	; 65
    767e:	91 05       	cpc	r25, r1
    7680:	10 f0       	brcs	.+4      	; 0x7686 <twi_start+0x968>
    7682:	80 e4       	ldi	r24, 0x40	; 64
    7684:	90 e0       	ldi	r25, 0x00	; 0
    7686:	40 e0       	ldi	r20, 0x00	; 0
    7688:	68 2f       	mov	r22, r24
    768a:	8f e3       	ldi	r24, 0x3F	; 63
    768c:	95 e2       	ldi	r25, 0x25	; 37
    768e:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>
    7692:	eb e2       	ldi	r30, 0x2B	; 43
    7694:	f0 e2       	ldi	r31, 0x20	; 32
    7696:	86 e7       	ldi	r24, 0x76	; 118
    7698:	80 83       	st	Z, r24
    769a:	8e e1       	ldi	r24, 0x1E	; 30
    769c:	81 83       	std	Z+1, r24	; 0x01
    769e:	81 e0       	ldi	r24, 0x01	; 1
    76a0:	90 e0       	ldi	r25, 0x00	; 0
    76a2:	84 83       	std	Z+4, r24	; 0x04
    76a4:	95 83       	std	Z+5, r25	; 0x05
    76a6:	10 86       	std	Z+8, r1	; 0x08
    76a8:	11 86       	std	Z+9, r1	; 0x09
    76aa:	40 e0       	ldi	r20, 0x00	; 0
    76ac:	bf 01       	movw	r22, r30
    76ae:	80 ea       	ldi	r24, 0xA0	; 160
    76b0:	94 e0       	ldi	r25, 0x04	; 4
    76b2:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    76b6:	c8 2f       	mov	r28, r24
    76b8:	8d b7       	in	r24, 0x3d	; 61
    76ba:	9e b7       	in	r25, 0x3e	; 62
    76bc:	08 96       	adiw	r24, 0x08	; 8
    76be:	8d bf       	out	0x3d, r24	; 61
    76c0:	9e bf       	out	0x3e, r25	; 62
    76c2:	c1 11       	cpse	r28, r1
    76c4:	04 c1       	rjmp	.+520    	; 0x78ce <twi_start+0xbb0>
    76c6:	68 e9       	ldi	r22, 0x98	; 152
    76c8:	7a e3       	ldi	r23, 0x3A	; 58
    76ca:	80 e0       	ldi	r24, 0x00	; 0
    76cc:	90 e0       	ldi	r25, 0x00	; 0
    76ce:	0e 94 3d 2c 	call	0x587a	; 0x587a <__portable_avr_delay_cycles>
    76d2:	eb e2       	ldi	r30, 0x2B	; 43
    76d4:	f0 e2       	ldi	r31, 0x20	; 32
    76d6:	86 e7       	ldi	r24, 0x76	; 118
    76d8:	80 83       	st	Z, r24
    76da:	8e ea       	ldi	r24, 0xAE	; 174
    76dc:	81 83       	std	Z+1, r24	; 0x01
    76de:	81 e0       	ldi	r24, 0x01	; 1
    76e0:	90 e0       	ldi	r25, 0x00	; 0
    76e2:	84 83       	std	Z+4, r24	; 0x04
    76e4:	95 83       	std	Z+5, r25	; 0x05
    76e6:	82 e0       	ldi	r24, 0x02	; 2
    76e8:	90 e0       	ldi	r25, 0x00	; 0
    76ea:	80 87       	std	Z+8, r24	; 0x08
    76ec:	91 87       	std	Z+9, r25	; 0x09
    76ee:	41 e0       	ldi	r20, 0x01	; 1
    76f0:	bf 01       	movw	r22, r30
    76f2:	80 ea       	ldi	r24, 0xA0	; 160
    76f4:	94 e0       	ldi	r25, 0x04	; 4
    76f6:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    76fa:	c8 2f       	mov	r28, r24
    76fc:	88 23       	and	r24, r24
    76fe:	21 f1       	breq	.+72     	; 0x7748 <twi_start+0xa2a>
    7700:	8c 2f       	mov	r24, r28
    7702:	0c 2e       	mov	r0, r28
    7704:	00 0c       	add	r0, r0
    7706:	99 0b       	sbc	r25, r25
    7708:	9f 93       	push	r25
    770a:	cf 93       	push	r28
    770c:	8f e7       	ldi	r24, 0x7F	; 127
    770e:	91 e3       	ldi	r25, 0x31	; 49
    7710:	9f 93       	push	r25
    7712:	8f 93       	push	r24
    7714:	1f 92       	push	r1
    7716:	80 e4       	ldi	r24, 0x40	; 64
    7718:	8f 93       	push	r24
    771a:	8f e3       	ldi	r24, 0x3F	; 63
    771c:	95 e2       	ldi	r25, 0x25	; 37
    771e:	9f 93       	push	r25
    7720:	8f 93       	push	r24
    7722:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    7726:	81 34       	cpi	r24, 0x41	; 65
    7728:	91 05       	cpc	r25, r1
    772a:	10 f0       	brcs	.+4      	; 0x7730 <twi_start+0xa12>
    772c:	80 e4       	ldi	r24, 0x40	; 64
    772e:	90 e0       	ldi	r25, 0x00	; 0
    7730:	40 e0       	ldi	r20, 0x00	; 0
    7732:	68 2f       	mov	r22, r24
    7734:	8f e3       	ldi	r24, 0x3F	; 63
    7736:	95 e2       	ldi	r25, 0x25	; 37
    7738:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>
    773c:	ed b7       	in	r30, 0x3d	; 61
    773e:	fe b7       	in	r31, 0x3e	; 62
    7740:	38 96       	adiw	r30, 0x08	; 8
    7742:	ed bf       	out	0x3d, r30	; 61
    7744:	fe bf       	out	0x3e, r31	; 62
    7746:	c3 c0       	rjmp	.+390    	; 0x78ce <twi_start+0xbb0>
    7748:	e7 e3       	ldi	r30, 0x37	; 55
    774a:	f5 e2       	ldi	r31, 0x25	; 37
    774c:	80 81       	ld	r24, Z
    774e:	90 e0       	ldi	r25, 0x00	; 0
    7750:	98 2f       	mov	r25, r24
    7752:	88 27       	eor	r24, r24
    7754:	21 81       	ldd	r18, Z+1	; 0x01
    7756:	82 2b       	or	r24, r18
    7758:	92 95       	swap	r25
    775a:	82 95       	swap	r24
    775c:	8f 70       	andi	r24, 0x0F	; 15
    775e:	89 27       	eor	r24, r25
    7760:	9f 70       	andi	r25, 0x0F	; 15
    7762:	89 27       	eor	r24, r25
    7764:	80 93 26 27 	sts	0x2726, r24	; 0x802726 <g_twi1_baro_version>
    7768:	90 93 27 27 	sts	0x2727, r25	; 0x802727 <g_twi1_baro_version+0x1>
    776c:	9f 93       	push	r25
    776e:	8f 93       	push	r24
    7770:	89 e4       	ldi	r24, 0x49	; 73
    7772:	91 e3       	ldi	r25, 0x31	; 49
    7774:	9f 93       	push	r25
    7776:	8f 93       	push	r24
    7778:	1f 92       	push	r1
    777a:	80 e4       	ldi	r24, 0x40	; 64
    777c:	8f 93       	push	r24
    777e:	8f e3       	ldi	r24, 0x3F	; 63
    7780:	95 e2       	ldi	r25, 0x25	; 37
    7782:	9f 93       	push	r25
    7784:	8f 93       	push	r24
    7786:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    778a:	81 34       	cpi	r24, 0x41	; 65
    778c:	91 05       	cpc	r25, r1
    778e:	10 f0       	brcs	.+4      	; 0x7794 <twi_start+0xa76>
    7790:	80 e4       	ldi	r24, 0x40	; 64
    7792:	90 e0       	ldi	r25, 0x00	; 0
    7794:	40 e0       	ldi	r20, 0x00	; 0
    7796:	68 2f       	mov	r22, r24
    7798:	8f e3       	ldi	r24, 0x3F	; 63
    779a:	95 e2       	ldi	r25, 0x25	; 37
    779c:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>
    77a0:	0f 2e       	mov	r0, r31
    77a2:	f8 e1       	ldi	r31, 0x18	; 24
    77a4:	ef 2e       	mov	r14, r31
    77a6:	f7 e2       	ldi	r31, 0x27	; 39
    77a8:	ff 2e       	mov	r15, r31
    77aa:	f0 2d       	mov	r31, r0
    77ac:	8d b7       	in	r24, 0x3d	; 61
    77ae:	9e b7       	in	r25, 0x3e	; 62
    77b0:	08 96       	adiw	r24, 0x08	; 8
    77b2:	8d bf       	out	0x3d, r24	; 61
    77b4:	9e bf       	out	0x3e, r25	; 62
    77b6:	88 24       	eor	r8, r8
    77b8:	83 94       	inc	r8
    77ba:	91 2c       	mov	r9, r1
    77bc:	cb e2       	ldi	r28, 0x2B	; 43
    77be:	d0 e2       	ldi	r29, 0x20	; 32
    77c0:	0f 2e       	mov	r0, r31
    77c2:	f6 e7       	ldi	r31, 0x76	; 118
    77c4:	7f 2e       	mov	r7, r31
    77c6:	f0 2d       	mov	r31, r0
    77c8:	aa 24       	eor	r10, r10
    77ca:	a3 94       	inc	r10
    77cc:	b1 2c       	mov	r11, r1
    77ce:	68 94       	set
    77d0:	cc 24       	eor	r12, r12
    77d2:	c1 f8       	bld	r12, 1
    77d4:	d1 2c       	mov	r13, r1
    77d6:	07 e3       	ldi	r16, 0x37	; 55
    77d8:	15 e2       	ldi	r17, 0x25	; 37
    77da:	78 82       	st	Y, r7
    77dc:	c4 01       	movw	r24, r8
    77de:	88 0f       	add	r24, r24
    77e0:	99 1f       	adc	r25, r25
    77e2:	80 6a       	ori	r24, 0xA0	; 160
    77e4:	89 83       	std	Y+1, r24	; 0x01
    77e6:	ac 82       	std	Y+4, r10	; 0x04
    77e8:	bd 82       	std	Y+5, r11	; 0x05
    77ea:	c8 86       	std	Y+8, r12	; 0x08
    77ec:	d9 86       	std	Y+9, r13	; 0x09
    77ee:	41 e0       	ldi	r20, 0x01	; 1
    77f0:	be 01       	movw	r22, r28
    77f2:	80 ea       	ldi	r24, 0xA0	; 160
    77f4:	94 e0       	ldi	r25, 0x04	; 4
    77f6:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    77fa:	88 23       	and	r24, r24
    77fc:	31 f1       	breq	.+76     	; 0x784a <twi_start+0xb2c>
    77fe:	28 2f       	mov	r18, r24
    7800:	08 2e       	mov	r0, r24
    7802:	00 0c       	add	r0, r0
    7804:	33 0b       	sbc	r19, r19
    7806:	3f 93       	push	r19
    7808:	8f 93       	push	r24
    780a:	9f 92       	push	r9
    780c:	8f 92       	push	r8
    780e:	84 e1       	ldi	r24, 0x14	; 20
    7810:	91 e3       	ldi	r25, 0x31	; 49
    7812:	9f 93       	push	r25
    7814:	8f 93       	push	r24
    7816:	1f 92       	push	r1
    7818:	80 e4       	ldi	r24, 0x40	; 64
    781a:	8f 93       	push	r24
    781c:	8f e3       	ldi	r24, 0x3F	; 63
    781e:	95 e2       	ldi	r25, 0x25	; 37
    7820:	9f 93       	push	r25
    7822:	8f 93       	push	r24
    7824:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    7828:	81 34       	cpi	r24, 0x41	; 65
    782a:	91 05       	cpc	r25, r1
    782c:	10 f0       	brcs	.+4      	; 0x7832 <twi_start+0xb14>
    782e:	80 e4       	ldi	r24, 0x40	; 64
    7830:	90 e0       	ldi	r25, 0x00	; 0
    7832:	40 e0       	ldi	r20, 0x00	; 0
    7834:	68 2f       	mov	r22, r24
    7836:	8f e3       	ldi	r24, 0x3F	; 63
    7838:	95 e2       	ldi	r25, 0x25	; 37
    783a:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>
    783e:	ed b7       	in	r30, 0x3d	; 61
    7840:	fe b7       	in	r31, 0x3e	; 62
    7842:	3a 96       	adiw	r30, 0x0a	; 10
    7844:	ed bf       	out	0x3d, r30	; 61
    7846:	fe bf       	out	0x3e, r31	; 62
    7848:	13 c0       	rjmp	.+38     	; 0x7870 <twi_start+0xb52>
    784a:	f8 01       	movw	r30, r16
    784c:	80 81       	ld	r24, Z
    784e:	90 e0       	ldi	r25, 0x00	; 0
    7850:	98 2f       	mov	r25, r24
    7852:	88 27       	eor	r24, r24
    7854:	21 81       	ldd	r18, Z+1	; 0x01
    7856:	82 2b       	or	r24, r18
    7858:	f7 01       	movw	r30, r14
    785a:	81 93       	st	Z+, r24
    785c:	91 93       	st	Z+, r25
    785e:	7f 01       	movw	r14, r30
    7860:	ff ef       	ldi	r31, 0xFF	; 255
    7862:	8f 1a       	sub	r8, r31
    7864:	9f 0a       	sbc	r9, r31
    7866:	88 e0       	ldi	r24, 0x08	; 8
    7868:	88 16       	cp	r8, r24
    786a:	91 04       	cpc	r9, r1
    786c:	09 f0       	breq	.+2      	; 0x7870 <twi_start+0xb52>
    786e:	b5 cf       	rjmp	.-150    	; 0x77da <twi_start+0xabc>
    7870:	81 e0       	ldi	r24, 0x01	; 1
    7872:	80 93 28 27 	sts	0x2728, r24	; 0x802728 <g_twi1_baro_valid>
    7876:	81 eb       	ldi	r24, 0xB1	; 177
    7878:	90 e3       	ldi	r25, 0x30	; 48
    787a:	9f 93       	push	r25
    787c:	8f 93       	push	r24
    787e:	1f 92       	push	r1
    7880:	10 e4       	ldi	r17, 0x40	; 64
    7882:	1f 93       	push	r17
    7884:	cf e3       	ldi	r28, 0x3F	; 63
    7886:	d5 e2       	ldi	r29, 0x25	; 37
    7888:	df 93       	push	r29
    788a:	cf 93       	push	r28
    788c:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    7890:	ae 01       	movw	r20, r28
    7892:	62 e3       	ldi	r22, 0x32	; 50
    7894:	88 e0       	ldi	r24, 0x08	; 8
    7896:	35 d9       	rcall	.-3478   	; 0x6b02 <task_twi2_lcd_str>
    7898:	86 ef       	ldi	r24, 0xF6	; 246
    789a:	90 e3       	ldi	r25, 0x30	; 48
    789c:	9f 93       	push	r25
    789e:	8f 93       	push	r24
    78a0:	1f 92       	push	r1
    78a2:	1f 93       	push	r17
    78a4:	df 93       	push	r29
    78a6:	cf 93       	push	r28
    78a8:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    78ac:	81 34       	cpi	r24, 0x41	; 65
    78ae:	91 05       	cpc	r25, r1
    78b0:	10 f0       	brcs	.+4      	; 0x78b6 <twi_start+0xb98>
    78b2:	80 e4       	ldi	r24, 0x40	; 64
    78b4:	90 e0       	ldi	r25, 0x00	; 0
    78b6:	40 e0       	ldi	r20, 0x00	; 0
    78b8:	68 2f       	mov	r22, r24
    78ba:	8f e3       	ldi	r24, 0x3F	; 63
    78bc:	95 e2       	ldi	r25, 0x25	; 37
    78be:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>
    78c2:	ed b7       	in	r30, 0x3d	; 61
    78c4:	fe b7       	in	r31, 0x3e	; 62
    78c6:	3c 96       	adiw	r30, 0x0c	; 12
    78c8:	ed bf       	out	0x3d, r30	; 61
    78ca:	fe bf       	out	0x3e, r31	; 62
    78cc:	23 c0       	rjmp	.+70     	; 0x7914 <twi_start+0xbf6>
    78ce:	8c 2f       	mov	r24, r28
    78d0:	0c 2e       	mov	r0, r28
    78d2:	00 0c       	add	r0, r0
    78d4:	99 0b       	sbc	r25, r25
    78d6:	9f 93       	push	r25
    78d8:	cf 93       	push	r28
    78da:	85 ec       	ldi	r24, 0xC5	; 197
    78dc:	90 e3       	ldi	r25, 0x30	; 48
    78de:	9f 93       	push	r25
    78e0:	8f 93       	push	r24
    78e2:	1f 92       	push	r1
    78e4:	80 e4       	ldi	r24, 0x40	; 64
    78e6:	8f 93       	push	r24
    78e8:	8f e3       	ldi	r24, 0x3F	; 63
    78ea:	95 e2       	ldi	r25, 0x25	; 37
    78ec:	9f 93       	push	r25
    78ee:	8f 93       	push	r24
    78f0:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    78f4:	81 34       	cpi	r24, 0x41	; 65
    78f6:	91 05       	cpc	r25, r1
    78f8:	10 f0       	brcs	.+4      	; 0x78fe <twi_start+0xbe0>
    78fa:	80 e4       	ldi	r24, 0x40	; 64
    78fc:	90 e0       	ldi	r25, 0x00	; 0
    78fe:	40 e0       	ldi	r20, 0x00	; 0
    7900:	68 2f       	mov	r22, r24
    7902:	8f e3       	ldi	r24, 0x3F	; 63
    7904:	95 e2       	ldi	r25, 0x25	; 37
    7906:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>
    790a:	8d b7       	in	r24, 0x3d	; 61
    790c:	9e b7       	in	r25, 0x3e	; 62
    790e:	08 96       	adiw	r24, 0x08	; 8
    7910:	8d bf       	out	0x3d, r24	; 61
    7912:	9e bf       	out	0x3e, r25	; 62
    7914:	81 ea       	ldi	r24, 0xA1	; 161
    7916:	90 e3       	ldi	r25, 0x30	; 48
    7918:	9f 93       	push	r25
    791a:	8f 93       	push	r24
    791c:	1f 92       	push	r1
    791e:	80 e4       	ldi	r24, 0x40	; 64
    7920:	8f 93       	push	r24
    7922:	8f e3       	ldi	r24, 0x3F	; 63
    7924:	95 e2       	ldi	r25, 0x25	; 37
    7926:	9f 93       	push	r25
    7928:	8f 93       	push	r24
    792a:	0e 94 a6 80 	call	0x1014c	; 0x1014c <snprintf_P>
    792e:	81 34       	cpi	r24, 0x41	; 65
    7930:	91 05       	cpc	r25, r1
    7932:	10 f0       	brcs	.+4      	; 0x7938 <twi_start+0xc1a>
    7934:	80 e4       	ldi	r24, 0x40	; 64
    7936:	90 e0       	ldi	r25, 0x00	; 0
    7938:	40 e0       	ldi	r20, 0x00	; 0
    793a:	68 2f       	mov	r22, r24
    793c:	8f e3       	ldi	r24, 0x3F	; 63
    793e:	95 e2       	ldi	r25, 0x25	; 37
    7940:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <udi_write_tx_buf>
    7944:	0f 90       	pop	r0
    7946:	0f 90       	pop	r0
    7948:	0f 90       	pop	r0
    794a:	0f 90       	pop	r0
    794c:	0f 90       	pop	r0
    794e:	0f 90       	pop	r0
    7950:	df 91       	pop	r29
    7952:	cf 91       	pop	r28
    7954:	1f 91       	pop	r17
    7956:	0f 91       	pop	r16
    7958:	ff 90       	pop	r15
    795a:	ef 90       	pop	r14
    795c:	df 90       	pop	r13
    795e:	cf 90       	pop	r12
    7960:	bf 90       	pop	r11
    7962:	af 90       	pop	r10
    7964:	9f 90       	pop	r9
    7966:	8f 90       	pop	r8
    7968:	7f 90       	pop	r7
    796a:	08 95       	ret

0000796c <task_twi2_lcd__cpu1>:
PROGMEM_DECLARE(const char, PM_FORMAT_4F1[]);
PROGMEM_DECLARE(const char, PM_FORMAT_5F3[]);

/* TWI2 - LCD Port */
void task_twi2_lcd__cpu1(uint8_t col_left)
{
    796c:	df 92       	push	r13
    796e:	ef 92       	push	r14
    7970:	ff 92       	push	r15
    7972:	0f 93       	push	r16
    7974:	1f 93       	push	r17
    7976:	cf 93       	push	r28
    7978:	df 93       	push	r29
    797a:	1f 92       	push	r1
    797c:	cd b7       	in	r28, 0x3d	; 61
    797e:	de b7       	in	r29, 0x3e	; 62
    7980:	d8 2e       	mov	r13, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    7982:	8f b7       	in	r24, 0x3f	; 63
    7984:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    7986:	f8 94       	cli
	return flags;
    7988:	89 81       	ldd	r24, Y+1	; 0x01
	int16_t l_adc_5v0_volt_1000;

	/* Get up-to-date global data */
	{
		irqflags_t flags			= cpu_irq_save();
		l_adc_temp_deg_100			= g_adc_temp_deg_100;
    798a:	60 91 84 26 	lds	r22, 0x2684	; 0x802684 <g_adc_temp_deg_100>
    798e:	70 91 85 26 	lds	r23, 0x2685	; 0x802685 <g_adc_temp_deg_100+0x1>
		l_adc_5v0_volt_1000			= g_adc_5v0_volt_1000;
    7992:	e0 90 8e 26 	lds	r14, 0x268E	; 0x80268e <g_adc_5v0_volt_1000>
    7996:	f0 90 8f 26 	lds	r15, 0x268F	; 0x80268f <g_adc_5v0_volt_1000+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    799a:	8f bf       	out	0x3f, r24	; 63
		cpu_irq_restore(flags);
	}

	if (s_adc_temp_deg_100 != l_adc_temp_deg_100) {
    799c:	80 91 27 23 	lds	r24, 0x2327	; 0x802327 <s_adc_temp_deg_100.8122>
    79a0:	90 91 28 23 	lds	r25, 0x2328	; 0x802328 <s_adc_temp_deg_100.8122+0x1>
    79a4:	68 17       	cp	r22, r24
    79a6:	79 07       	cpc	r23, r25
    79a8:	b9 f0       	breq	.+46     	; 0x79d8 <task_twi2_lcd__cpu1+0x6c>
		s_adc_temp_deg_100 = l_adc_temp_deg_100;
    79aa:	60 93 27 23 	sts	0x2327, r22	; 0x802327 <s_adc_temp_deg_100.8122>
    79ae:	70 93 28 23 	sts	0x2328, r23	; 0x802328 <s_adc_temp_deg_100.8122+0x1>

		/* ADC_TEMP */
		task_twi2_lcd_print_format_float_P(col_left,  2 * 10, l_adc_temp_deg_100 / 100.f, PM_FORMAT_4F1);
    79b2:	07 2e       	mov	r0, r23
    79b4:	00 0c       	add	r0, r0
    79b6:	88 0b       	sbc	r24, r24
    79b8:	99 0b       	sbc	r25, r25
    79ba:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    79be:	20 e0       	ldi	r18, 0x00	; 0
    79c0:	30 e0       	ldi	r19, 0x00	; 0
    79c2:	48 ec       	ldi	r20, 0xC8	; 200
    79c4:	52 e4       	ldi	r21, 0x42	; 66
    79c6:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    79ca:	9b 01       	movw	r18, r22
    79cc:	ac 01       	movw	r20, r24
    79ce:	0d e8       	ldi	r16, 0x8D	; 141
    79d0:	10 e3       	ldi	r17, 0x30	; 48
    79d2:	64 e1       	ldi	r22, 0x14	; 20
    79d4:	8d 2d       	mov	r24, r13
    79d6:	57 d8       	rcall	.-3922   	; 0x6a86 <task_twi2_lcd_print_format_float_P>
	}

	if (s_adc_5v0_volt_1000 != l_adc_5v0_volt_1000) {
    79d8:	80 91 25 23 	lds	r24, 0x2325	; 0x802325 <s_adc_5v0_volt_1000.8123>
    79dc:	90 91 26 23 	lds	r25, 0x2326	; 0x802326 <s_adc_5v0_volt_1000.8123+0x1>
    79e0:	e8 16       	cp	r14, r24
    79e2:	f9 06       	cpc	r15, r25
    79e4:	b9 f0       	breq	.+46     	; 0x7a14 <task_twi2_lcd__cpu1+0xa8>
		s_adc_5v0_volt_1000 = l_adc_5v0_volt_1000;
    79e6:	e0 92 25 23 	sts	0x2325, r14	; 0x802325 <s_adc_5v0_volt_1000.8123>
    79ea:	f0 92 26 23 	sts	0x2326, r15	; 0x802326 <s_adc_5v0_volt_1000.8123+0x1>

		/* ADC_5V0 */
		task_twi2_lcd_print_format_float_P(col_left,  3 * 10, l_adc_5v0_volt_1000 / 1000.f, PM_FORMAT_5F3);
    79ee:	b7 01       	movw	r22, r14
    79f0:	ff 0c       	add	r15, r15
    79f2:	88 0b       	sbc	r24, r24
    79f4:	99 0b       	sbc	r25, r25
    79f6:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    79fa:	20 e0       	ldi	r18, 0x00	; 0
    79fc:	30 e0       	ldi	r19, 0x00	; 0
    79fe:	4a e7       	ldi	r20, 0x7A	; 122
    7a00:	54 e4       	ldi	r21, 0x44	; 68
    7a02:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    7a06:	9b 01       	movw	r18, r22
    7a08:	ac 01       	movw	r20, r24
    7a0a:	07 e8       	ldi	r16, 0x87	; 135
    7a0c:	10 e3       	ldi	r17, 0x30	; 48
    7a0e:	6e e1       	ldi	r22, 0x1E	; 30
    7a10:	8d 2d       	mov	r24, r13
    7a12:	39 d8       	rcall	.-3982   	; 0x6a86 <task_twi2_lcd_print_format_float_P>
	}
}
    7a14:	0f 90       	pop	r0
    7a16:	df 91       	pop	r29
    7a18:	cf 91       	pop	r28
    7a1a:	1f 91       	pop	r17
    7a1c:	0f 91       	pop	r16
    7a1e:	ff 90       	pop	r15
    7a20:	ef 90       	pop	r14
    7a22:	df 90       	pop	r13
    7a24:	08 95       	ret

00007a26 <task_twi2_lcd__cpu2>:
	delay_ms(50);
}
#endif

void task_twi2_lcd_cls(void)
{
    7a26:	df 92       	push	r13
    7a28:	ef 92       	push	r14
    7a2a:	ff 92       	push	r15
    7a2c:	0f 93       	push	r16
    7a2e:	1f 93       	push	r17
    7a30:	cf 93       	push	r28
    7a32:	df 93       	push	r29
    7a34:	1f 92       	push	r1
    7a36:	cd b7       	in	r28, 0x3d	; 61
    7a38:	de b7       	in	r29, 0x3e	; 62
    7a3a:	d8 2e       	mov	r13, r24
    7a3c:	8f b7       	in	r24, 0x3f	; 63
    7a3e:	89 83       	std	Y+1, r24	; 0x01
    7a40:	f8 94       	cli
    7a42:	89 81       	ldd	r24, Y+1	; 0x01
    7a44:	60 91 8c 26 	lds	r22, 0x268C	; 0x80268c <g_adc_vbat_volt_1000>
    7a48:	70 91 8d 26 	lds	r23, 0x268D	; 0x80268d <g_adc_vbat_volt_1000+0x1>
    7a4c:	e0 90 90 26 	lds	r14, 0x2690	; 0x802690 <g_adc_vctcxo_volt_1000>
    7a50:	f0 90 91 26 	lds	r15, 0x2691	; 0x802691 <g_adc_vctcxo_volt_1000+0x1>
    7a54:	8f bf       	out	0x3f, r24	; 63
    7a56:	80 91 23 23 	lds	r24, 0x2323	; 0x802323 <s_adc_vbat_volt_1000.8130>
    7a5a:	90 91 24 23 	lds	r25, 0x2324	; 0x802324 <s_adc_vbat_volt_1000.8130+0x1>
    7a5e:	68 17       	cp	r22, r24
    7a60:	79 07       	cpc	r23, r25
    7a62:	c1 f0       	breq	.+48     	; 0x7a94 <task_twi2_lcd__cpu2+0x6e>
    7a64:	60 93 23 23 	sts	0x2323, r22	; 0x802323 <s_adc_vbat_volt_1000.8130>
    7a68:	70 93 24 23 	sts	0x2324, r23	; 0x802324 <s_adc_vbat_volt_1000.8130+0x1>
    7a6c:	07 2e       	mov	r0, r23
    7a6e:	00 0c       	add	r0, r0
    7a70:	88 0b       	sbc	r24, r24
    7a72:	99 0b       	sbc	r25, r25
    7a74:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    7a78:	20 e0       	ldi	r18, 0x00	; 0
    7a7a:	30 e0       	ldi	r19, 0x00	; 0
    7a7c:	4a e7       	ldi	r20, 0x7A	; 122
    7a7e:	54 e4       	ldi	r21, 0x44	; 68
    7a80:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    7a84:	9b 01       	movw	r18, r22
    7a86:	ac 01       	movw	r20, r24
    7a88:	07 e8       	ldi	r16, 0x87	; 135
    7a8a:	10 e3       	ldi	r17, 0x30	; 48
    7a8c:	68 e2       	ldi	r22, 0x28	; 40
    7a8e:	8d 2d       	mov	r24, r13
    7a90:	0e 94 43 35 	call	0x6a86	; 0x6a86 <task_twi2_lcd_print_format_float_P>
    7a94:	80 91 21 23 	lds	r24, 0x2321	; 0x802321 <s_adc_vctcxo_volt_1000.8131>
    7a98:	90 91 22 23 	lds	r25, 0x2322	; 0x802322 <s_adc_vctcxo_volt_1000.8131+0x1>
    7a9c:	e8 16       	cp	r14, r24
    7a9e:	f9 06       	cpc	r15, r25
    7aa0:	c1 f0       	breq	.+48     	; 0x7ad2 <task_twi2_lcd__cpu2+0xac>
    7aa2:	e0 92 21 23 	sts	0x2321, r14	; 0x802321 <s_adc_vctcxo_volt_1000.8131>
    7aa6:	f0 92 22 23 	sts	0x2322, r15	; 0x802322 <s_adc_vctcxo_volt_1000.8131+0x1>
    7aaa:	b7 01       	movw	r22, r14
    7aac:	ff 0c       	add	r15, r15
    7aae:	88 0b       	sbc	r24, r24
    7ab0:	99 0b       	sbc	r25, r25
    7ab2:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    7ab6:	20 e0       	ldi	r18, 0x00	; 0
    7ab8:	30 e0       	ldi	r19, 0x00	; 0
    7aba:	4a e7       	ldi	r20, 0x7A	; 122
    7abc:	54 e4       	ldi	r21, 0x44	; 68
    7abe:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    7ac2:	9b 01       	movw	r18, r22
    7ac4:	ac 01       	movw	r20, r24
    7ac6:	07 e8       	ldi	r16, 0x87	; 135
    7ac8:	10 e3       	ldi	r17, 0x30	; 48
    7aca:	62 e3       	ldi	r22, 0x32	; 50
    7acc:	8d 2d       	mov	r24, r13
    7ace:	0e 94 43 35 	call	0x6a86	; 0x6a86 <task_twi2_lcd_print_format_float_P>
    7ad2:	0f 90       	pop	r0
    7ad4:	df 91       	pop	r29
    7ad6:	cf 91       	pop	r28
    7ad8:	1f 91       	pop	r17
    7ada:	0f 91       	pop	r16
    7adc:	ff 90       	pop	r15
    7ade:	ef 90       	pop	r14
    7ae0:	df 90       	pop	r13
    7ae2:	08 95       	ret

00007ae4 <task_twi2_lcd__cpu3>:
    7ae4:	df 92       	push	r13
    7ae6:	ef 92       	push	r14
    7ae8:	ff 92       	push	r15
    7aea:	0f 93       	push	r16
    7aec:	1f 93       	push	r17
    7aee:	cf 93       	push	r28
    7af0:	df 93       	push	r29
    7af2:	1f 92       	push	r1
    7af4:	cd b7       	in	r28, 0x3d	; 61
    7af6:	de b7       	in	r29, 0x3e	; 62
    7af8:	d8 2e       	mov	r13, r24
    7afa:	8f b7       	in	r24, 0x3f	; 63
    7afc:	89 83       	std	Y+1, r24	; 0x01
    7afe:	f8 94       	cli
    7b00:	89 81       	ldd	r24, Y+1	; 0x01
    7b02:	60 91 8a 26 	lds	r22, 0x268A	; 0x80268a <g_adc_io_adc4_volt_1000>
    7b06:	70 91 8b 26 	lds	r23, 0x268B	; 0x80268b <g_adc_io_adc4_volt_1000+0x1>
    7b0a:	e0 90 88 26 	lds	r14, 0x2688	; 0x802688 <g_adc_io_adc5_volt_1000>
    7b0e:	f0 90 89 26 	lds	r15, 0x2689	; 0x802689 <g_adc_io_adc5_volt_1000+0x1>
    7b12:	8f bf       	out	0x3f, r24	; 63
    7b14:	80 91 1f 23 	lds	r24, 0x231F	; 0x80231f <s_adc_io_adc4_volt_1000.8138>
    7b18:	90 91 20 23 	lds	r25, 0x2320	; 0x802320 <s_adc_io_adc4_volt_1000.8138+0x1>
    7b1c:	68 17       	cp	r22, r24
    7b1e:	79 07       	cpc	r23, r25
    7b20:	c1 f0       	breq	.+48     	; 0x7b52 <task_twi2_lcd__cpu3+0x6e>
    7b22:	60 93 1f 23 	sts	0x231F, r22	; 0x80231f <s_adc_io_adc4_volt_1000.8138>
    7b26:	70 93 20 23 	sts	0x2320, r23	; 0x802320 <s_adc_io_adc4_volt_1000.8138+0x1>
    7b2a:	07 2e       	mov	r0, r23
    7b2c:	00 0c       	add	r0, r0
    7b2e:	88 0b       	sbc	r24, r24
    7b30:	99 0b       	sbc	r25, r25
    7b32:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    7b36:	20 e0       	ldi	r18, 0x00	; 0
    7b38:	30 e0       	ldi	r19, 0x00	; 0
    7b3a:	4a e7       	ldi	r20, 0x7A	; 122
    7b3c:	54 e4       	ldi	r21, 0x44	; 68
    7b3e:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    7b42:	9b 01       	movw	r18, r22
    7b44:	ac 01       	movw	r20, r24
    7b46:	07 e8       	ldi	r16, 0x87	; 135
    7b48:	10 e3       	ldi	r17, 0x30	; 48
    7b4a:	6c e3       	ldi	r22, 0x3C	; 60
    7b4c:	8d 2d       	mov	r24, r13
    7b4e:	0e 94 43 35 	call	0x6a86	; 0x6a86 <task_twi2_lcd_print_format_float_P>
    7b52:	80 91 1d 23 	lds	r24, 0x231D	; 0x80231d <s_adc_io_adc5_volt_1000.8139>
    7b56:	90 91 1e 23 	lds	r25, 0x231E	; 0x80231e <s_adc_io_adc5_volt_1000.8139+0x1>
    7b5a:	e8 16       	cp	r14, r24
    7b5c:	f9 06       	cpc	r15, r25
    7b5e:	c1 f0       	breq	.+48     	; 0x7b90 <task_twi2_lcd__cpu3+0xac>
    7b60:	e0 92 1d 23 	sts	0x231D, r14	; 0x80231d <s_adc_io_adc5_volt_1000.8139>
    7b64:	f0 92 1e 23 	sts	0x231E, r15	; 0x80231e <s_adc_io_adc5_volt_1000.8139+0x1>
    7b68:	b7 01       	movw	r22, r14
    7b6a:	ff 0c       	add	r15, r15
    7b6c:	88 0b       	sbc	r24, r24
    7b6e:	99 0b       	sbc	r25, r25
    7b70:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    7b74:	20 e0       	ldi	r18, 0x00	; 0
    7b76:	30 e0       	ldi	r19, 0x00	; 0
    7b78:	4a e7       	ldi	r20, 0x7A	; 122
    7b7a:	54 e4       	ldi	r21, 0x44	; 68
    7b7c:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    7b80:	9b 01       	movw	r18, r22
    7b82:	ac 01       	movw	r20, r24
    7b84:	07 e8       	ldi	r16, 0x87	; 135
    7b86:	10 e3       	ldi	r17, 0x30	; 48
    7b88:	66 e4       	ldi	r22, 0x46	; 70
    7b8a:	8d 2d       	mov	r24, r13
    7b8c:	0e 94 43 35 	call	0x6a86	; 0x6a86 <task_twi2_lcd_print_format_float_P>
    7b90:	0f 90       	pop	r0
    7b92:	df 91       	pop	r29
    7b94:	cf 91       	pop	r28
    7b96:	1f 91       	pop	r17
    7b98:	0f 91       	pop	r16
    7b9a:	ff 90       	pop	r15
    7b9c:	ef 90       	pop	r14
    7b9e:	df 90       	pop	r13
    7ba0:	08 95       	ret

00007ba2 <task_twi2_lcd__hygro>:
    7ba2:	df 92       	push	r13
    7ba4:	ef 92       	push	r14
    7ba6:	ff 92       	push	r15
    7ba8:	0f 93       	push	r16
    7baa:	1f 93       	push	r17
    7bac:	cf 93       	push	r28
    7bae:	df 93       	push	r29
    7bb0:	1f 92       	push	r1
    7bb2:	cd b7       	in	r28, 0x3d	; 61
    7bb4:	de b7       	in	r29, 0x3e	; 62
    7bb6:	d8 2e       	mov	r13, r24
    7bb8:	8f b7       	in	r24, 0x3f	; 63
    7bba:	89 83       	std	Y+1, r24	; 0x01
    7bbc:	f8 94       	cli
    7bbe:	89 81       	ldd	r24, Y+1	; 0x01
    7bc0:	60 91 fe 26 	lds	r22, 0x26FE	; 0x8026fe <g_twi1_hygro_T_100>
    7bc4:	70 91 ff 26 	lds	r23, 0x26FF	; 0x8026ff <g_twi1_hygro_T_100+0x1>
    7bc8:	e0 90 fc 26 	lds	r14, 0x26FC	; 0x8026fc <g_twi1_hygro_RH_100>
    7bcc:	f0 90 fd 26 	lds	r15, 0x26FD	; 0x8026fd <g_twi1_hygro_RH_100+0x1>
    7bd0:	8f bf       	out	0x3f, r24	; 63
    7bd2:	80 91 1b 23 	lds	r24, 0x231B	; 0x80231b <s_twi1_hygro_T_100.8146>
    7bd6:	90 91 1c 23 	lds	r25, 0x231C	; 0x80231c <s_twi1_hygro_T_100.8146+0x1>
    7bda:	68 17       	cp	r22, r24
    7bdc:	79 07       	cpc	r23, r25
    7bde:	c1 f0       	breq	.+48     	; 0x7c10 <task_twi2_lcd__hygro+0x6e>
    7be0:	60 93 1b 23 	sts	0x231B, r22	; 0x80231b <s_twi1_hygro_T_100.8146>
    7be4:	70 93 1c 23 	sts	0x231C, r23	; 0x80231c <s_twi1_hygro_T_100.8146+0x1>
    7be8:	07 2e       	mov	r0, r23
    7bea:	00 0c       	add	r0, r0
    7bec:	88 0b       	sbc	r24, r24
    7bee:	99 0b       	sbc	r25, r25
    7bf0:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    7bf4:	20 e0       	ldi	r18, 0x00	; 0
    7bf6:	30 e0       	ldi	r19, 0x00	; 0
    7bf8:	48 ec       	ldi	r20, 0xC8	; 200
    7bfa:	52 e4       	ldi	r21, 0x42	; 66
    7bfc:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    7c00:	9b 01       	movw	r18, r22
    7c02:	ac 01       	movw	r20, r24
    7c04:	0a e9       	ldi	r16, 0x9A	; 154
    7c06:	10 e3       	ldi	r17, 0x30	; 48
    7c08:	6e e6       	ldi	r22, 0x6E	; 110
    7c0a:	8d 2d       	mov	r24, r13
    7c0c:	0e 94 43 35 	call	0x6a86	; 0x6a86 <task_twi2_lcd_print_format_float_P>
    7c10:	80 91 19 23 	lds	r24, 0x2319	; 0x802319 <s_twi1_hygro_RH_100.8147>
    7c14:	90 91 1a 23 	lds	r25, 0x231A	; 0x80231a <s_twi1_hygro_RH_100.8147+0x1>
    7c18:	e8 16       	cp	r14, r24
    7c1a:	f9 06       	cpc	r15, r25
    7c1c:	c1 f0       	breq	.+48     	; 0x7c4e <task_twi2_lcd__hygro+0xac>
    7c1e:	e0 92 19 23 	sts	0x2319, r14	; 0x802319 <s_twi1_hygro_RH_100.8147>
    7c22:	f0 92 1a 23 	sts	0x231A, r15	; 0x80231a <s_twi1_hygro_RH_100.8147+0x1>
    7c26:	b7 01       	movw	r22, r14
    7c28:	ff 0c       	add	r15, r15
    7c2a:	88 0b       	sbc	r24, r24
    7c2c:	99 0b       	sbc	r25, r25
    7c2e:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    7c32:	20 e0       	ldi	r18, 0x00	; 0
    7c34:	30 e0       	ldi	r19, 0x00	; 0
    7c36:	48 ec       	ldi	r20, 0xC8	; 200
    7c38:	52 e4       	ldi	r21, 0x42	; 66
    7c3a:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    7c3e:	9b 01       	movw	r18, r22
    7c40:	ac 01       	movw	r20, r24
    7c42:	0a e9       	ldi	r16, 0x9A	; 154
    7c44:	10 e3       	ldi	r17, 0x30	; 48
    7c46:	68 e7       	ldi	r22, 0x78	; 120
    7c48:	8d 2d       	mov	r24, r13
    7c4a:	0e 94 43 35 	call	0x6a86	; 0x6a86 <task_twi2_lcd_print_format_float_P>
    7c4e:	0f 90       	pop	r0
    7c50:	df 91       	pop	r29
    7c52:	cf 91       	pop	r28
    7c54:	1f 91       	pop	r17
    7c56:	0f 91       	pop	r16
    7c58:	ff 90       	pop	r15
    7c5a:	ef 90       	pop	r14
    7c5c:	df 90       	pop	r13
    7c5e:	08 95       	ret

00007c60 <task_twi2_lcd__gyro_gfxmag>:
    7c60:	2f 92       	push	r2
    7c62:	3f 92       	push	r3
    7c64:	4f 92       	push	r4
    7c66:	5f 92       	push	r5
    7c68:	6f 92       	push	r6
    7c6a:	7f 92       	push	r7
    7c6c:	8f 92       	push	r8
    7c6e:	9f 92       	push	r9
    7c70:	af 92       	push	r10
    7c72:	bf 92       	push	r11
    7c74:	cf 92       	push	r12
    7c76:	df 92       	push	r13
    7c78:	ef 92       	push	r14
    7c7a:	ff 92       	push	r15
    7c7c:	0f 93       	push	r16
    7c7e:	1f 93       	push	r17
    7c80:	cf 93       	push	r28
    7c82:	df 93       	push	r29
    7c84:	cd b7       	in	r28, 0x3d	; 61
    7c86:	de b7       	in	r29, 0x3e	; 62
    7c88:	2d 97       	sbiw	r28, 0x0d	; 13
    7c8a:	cd bf       	out	0x3d, r28	; 61
    7c8c:	de bf       	out	0x3e, r29	; 62
    7c8e:	8f b7       	in	r24, 0x3f	; 63
    7c90:	89 83       	std	Y+1, r24	; 0x01
    7c92:	f8 94       	cli
    7c94:	89 81       	ldd	r24, Y+1	; 0x01
    7c96:	80 90 31 27 	lds	r8, 0x2731	; 0x802731 <g_twi1_gyro_2_mag_x_nT>
    7c9a:	90 90 32 27 	lds	r9, 0x2732	; 0x802732 <g_twi1_gyro_2_mag_x_nT+0x1>
    7c9e:	a0 90 33 27 	lds	r10, 0x2733	; 0x802733 <g_twi1_gyro_2_mag_x_nT+0x2>
    7ca2:	b0 90 34 27 	lds	r11, 0x2734	; 0x802734 <g_twi1_gyro_2_mag_x_nT+0x3>
    7ca6:	40 90 2d 27 	lds	r4, 0x272D	; 0x80272d <g_twi1_gyro_2_mag_y_nT>
    7caa:	50 90 2e 27 	lds	r5, 0x272E	; 0x80272e <g_twi1_gyro_2_mag_y_nT+0x1>
    7cae:	60 90 2f 27 	lds	r6, 0x272F	; 0x80272f <g_twi1_gyro_2_mag_y_nT+0x2>
    7cb2:	70 90 30 27 	lds	r7, 0x2730	; 0x802730 <g_twi1_gyro_2_mag_y_nT+0x3>
    7cb6:	20 91 29 27 	lds	r18, 0x2729	; 0x802729 <g_twi1_gyro_2_mag_z_nT>
    7cba:	30 91 2a 27 	lds	r19, 0x272A	; 0x80272a <g_twi1_gyro_2_mag_z_nT+0x1>
    7cbe:	40 91 2b 27 	lds	r20, 0x272B	; 0x80272b <g_twi1_gyro_2_mag_z_nT+0x2>
    7cc2:	50 91 2c 27 	lds	r21, 0x272C	; 0x80272c <g_twi1_gyro_2_mag_z_nT+0x3>
    7cc6:	2a 87       	std	Y+10, r18	; 0x0a
    7cc8:	3b 87       	std	Y+11, r19	; 0x0b
    7cca:	4c 87       	std	Y+12, r20	; 0x0c
    7ccc:	5d 87       	std	Y+13, r21	; 0x0d
    7cce:	8f bf       	out	0x3f, r24	; 63
    7cd0:	80 91 15 23 	lds	r24, 0x2315	; 0x802315 <s_twi1_gyro_2_mag_x_nT.8158>
    7cd4:	90 91 16 23 	lds	r25, 0x2316	; 0x802316 <s_twi1_gyro_2_mag_x_nT.8158+0x1>
    7cd8:	a0 91 17 23 	lds	r26, 0x2317	; 0x802317 <s_twi1_gyro_2_mag_x_nT.8158+0x2>
    7cdc:	b0 91 18 23 	lds	r27, 0x2318	; 0x802318 <s_twi1_gyro_2_mag_x_nT.8158+0x3>
    7ce0:	88 16       	cp	r8, r24
    7ce2:	99 06       	cpc	r9, r25
    7ce4:	aa 06       	cpc	r10, r26
    7ce6:	bb 06       	cpc	r11, r27
    7ce8:	d9 f4       	brne	.+54     	; 0x7d20 <task_twi2_lcd__gyro_gfxmag+0xc0>
    7cea:	80 91 11 23 	lds	r24, 0x2311	; 0x802311 <s_twi1_gyro_2_mag_y_nT.8159>
    7cee:	90 91 12 23 	lds	r25, 0x2312	; 0x802312 <s_twi1_gyro_2_mag_y_nT.8159+0x1>
    7cf2:	a0 91 13 23 	lds	r26, 0x2313	; 0x802313 <s_twi1_gyro_2_mag_y_nT.8159+0x2>
    7cf6:	b0 91 14 23 	lds	r27, 0x2314	; 0x802314 <s_twi1_gyro_2_mag_y_nT.8159+0x3>
    7cfa:	48 16       	cp	r4, r24
    7cfc:	59 06       	cpc	r5, r25
    7cfe:	6a 06       	cpc	r6, r26
    7d00:	7b 06       	cpc	r7, r27
    7d02:	71 f4       	brne	.+28     	; 0x7d20 <task_twi2_lcd__gyro_gfxmag+0xc0>
    7d04:	80 91 0d 23 	lds	r24, 0x230D	; 0x80230d <s_twi1_gyro_2_mag_z_nT.8160>
    7d08:	90 91 0e 23 	lds	r25, 0x230E	; 0x80230e <s_twi1_gyro_2_mag_z_nT.8160+0x1>
    7d0c:	a0 91 0f 23 	lds	r26, 0x230F	; 0x80230f <s_twi1_gyro_2_mag_z_nT.8160+0x2>
    7d10:	b0 91 10 23 	lds	r27, 0x2310	; 0x802310 <s_twi1_gyro_2_mag_z_nT.8160+0x3>
    7d14:	28 17       	cp	r18, r24
    7d16:	39 07       	cpc	r19, r25
    7d18:	4a 07       	cpc	r20, r26
    7d1a:	5b 07       	cpc	r21, r27
    7d1c:	09 f4       	brne	.+2      	; 0x7d20 <task_twi2_lcd__gyro_gfxmag+0xc0>
    7d1e:	9b c1       	rjmp	.+822    	; 0x8056 <task_twi2_lcd__gyro_gfxmag+0x3f6>
    7d20:	80 92 15 23 	sts	0x2315, r8	; 0x802315 <s_twi1_gyro_2_mag_x_nT.8158>
    7d24:	90 92 16 23 	sts	0x2316, r9	; 0x802316 <s_twi1_gyro_2_mag_x_nT.8158+0x1>
    7d28:	a0 92 17 23 	sts	0x2317, r10	; 0x802317 <s_twi1_gyro_2_mag_x_nT.8158+0x2>
    7d2c:	b0 92 18 23 	sts	0x2318, r11	; 0x802318 <s_twi1_gyro_2_mag_x_nT.8158+0x3>
    7d30:	40 92 11 23 	sts	0x2311, r4	; 0x802311 <s_twi1_gyro_2_mag_y_nT.8159>
    7d34:	50 92 12 23 	sts	0x2312, r5	; 0x802312 <s_twi1_gyro_2_mag_y_nT.8159+0x1>
    7d38:	60 92 13 23 	sts	0x2313, r6	; 0x802313 <s_twi1_gyro_2_mag_y_nT.8159+0x2>
    7d3c:	70 92 14 23 	sts	0x2314, r7	; 0x802314 <s_twi1_gyro_2_mag_y_nT.8159+0x3>
    7d40:	8a 85       	ldd	r24, Y+10	; 0x0a
    7d42:	9b 85       	ldd	r25, Y+11	; 0x0b
    7d44:	ac 85       	ldd	r26, Y+12	; 0x0c
    7d46:	bd 85       	ldd	r27, Y+13	; 0x0d
    7d48:	80 93 0d 23 	sts	0x230D, r24	; 0x80230d <s_twi1_gyro_2_mag_z_nT.8160>
    7d4c:	90 93 0e 23 	sts	0x230E, r25	; 0x80230e <s_twi1_gyro_2_mag_z_nT.8160+0x1>
    7d50:	a0 93 0f 23 	sts	0x230F, r26	; 0x80230f <s_twi1_gyro_2_mag_z_nT.8160+0x2>
    7d54:	b0 93 10 23 	sts	0x2310, r27	; 0x802310 <s_twi1_gyro_2_mag_z_nT.8160+0x3>
    7d58:	20 e0       	ldi	r18, 0x00	; 0
    7d5a:	30 e8       	ldi	r19, 0x80	; 128
    7d5c:	4b e3       	ldi	r20, 0x3B	; 59
    7d5e:	55 e4       	ldi	r21, 0x45	; 69
    7d60:	60 91 09 23 	lds	r22, 0x2309	; 0x802309 <s_length.8161>
    7d64:	70 91 0a 23 	lds	r23, 0x230A	; 0x80230a <s_length.8161+0x1>
    7d68:	80 91 0b 23 	lds	r24, 0x230B	; 0x80230b <s_length.8161+0x2>
    7d6c:	90 91 0c 23 	lds	r25, 0x230C	; 0x80230c <s_length.8161+0x3>
    7d70:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    7d74:	6b 01       	movw	r12, r22
    7d76:	7c 01       	movw	r14, r24
    7d78:	0e 94 63 79 	call	0xf2c6	; 0xf2c6 <__fixunssfsi>
    7d7c:	16 2f       	mov	r17, r22
    7d7e:	a7 01       	movw	r20, r14
    7d80:	96 01       	movw	r18, r12
    7d82:	60 e0       	ldi	r22, 0x00	; 0
    7d84:	70 e0       	ldi	r23, 0x00	; 0
    7d86:	80 e8       	ldi	r24, 0x80	; 128
    7d88:	92 e4       	ldi	r25, 0x42	; 66
    7d8a:	0e 94 8a 78 	call	0xf114	; 0xf114 <__subsf3>
    7d8e:	0e 94 63 79 	call	0xf2c6	; 0xf2c6 <__fixunssfsi>
    7d92:	e1 2c       	mov	r14, r1
    7d94:	01 e0       	ldi	r16, 0x01	; 1
    7d96:	21 2f       	mov	r18, r17
    7d98:	43 e0       	ldi	r20, 0x03	; 3
    7d9a:	82 e7       	ldi	r24, 0x72	; 114
    7d9c:	0e 94 10 36 	call	0x6c20	; 0x6c20 <task_twi2_lcd_rect>
    7da0:	20 91 08 23 	lds	r18, 0x2308	; 0x802308 <s_p1y.8163>
    7da4:	28 5d       	subi	r18, 0xD8	; 216
    7da6:	40 91 07 23 	lds	r20, 0x2307	; 0x802307 <s_p1x.8162>
    7daa:	4a 56       	subi	r20, 0x6A	; 106
    7dac:	00 e0       	ldi	r16, 0x00	; 0
    7dae:	68 e2       	ldi	r22, 0x28	; 40
    7db0:	86 e9       	ldi	r24, 0x96	; 150
    7db2:	0e 94 e8 35 	call	0x6bd0	; 0x6bd0 <task_twi2_lcd_line>
    7db6:	20 91 06 23 	lds	r18, 0x2306	; 0x802306 <s_p2y.8165>
    7dba:	28 5d       	subi	r18, 0xD8	; 216
    7dbc:	40 91 05 23 	lds	r20, 0x2305	; 0x802305 <s_p2x.8164>
    7dc0:	4a 56       	subi	r20, 0x6A	; 106
    7dc2:	60 91 08 23 	lds	r22, 0x2308	; 0x802308 <s_p1y.8163>
    7dc6:	68 5d       	subi	r22, 0xD8	; 216
    7dc8:	80 91 07 23 	lds	r24, 0x2307	; 0x802307 <s_p1x.8162>
    7dcc:	8a 56       	subi	r24, 0x6A	; 106
    7dce:	0e 94 e8 35 	call	0x6bd0	; 0x6bd0 <task_twi2_lcd_line>
    7dd2:	20 91 04 23 	lds	r18, 0x2304	; 0x802304 <s_p3y.8167>
    7dd6:	28 5d       	subi	r18, 0xD8	; 216
    7dd8:	40 91 03 23 	lds	r20, 0x2303	; 0x802303 <s_p3x.8166>
    7ddc:	4a 56       	subi	r20, 0x6A	; 106
    7dde:	60 91 06 23 	lds	r22, 0x2306	; 0x802306 <s_p2y.8165>
    7de2:	68 5d       	subi	r22, 0xD8	; 216
    7de4:	80 91 05 23 	lds	r24, 0x2305	; 0x802305 <s_p2x.8164>
    7de8:	8a 56       	subi	r24, 0x6A	; 106
    7dea:	0e 94 e8 35 	call	0x6bd0	; 0x6bd0 <task_twi2_lcd_line>
    7dee:	01 e0       	ldi	r16, 0x01	; 1
    7df0:	21 e0       	ldi	r18, 0x01	; 1
    7df2:	41 e0       	ldi	r20, 0x01	; 1
    7df4:	68 e2       	ldi	r22, 0x28	; 40
    7df6:	86 e9       	ldi	r24, 0x96	; 150
    7df8:	0e 94 3e 36 	call	0x6c7c	; 0x6c7c <task_twi2_lcd_circ>
    7dfc:	c5 01       	movw	r24, r10
    7dfe:	b4 01       	movw	r22, r8
    7e00:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    7e04:	6a 83       	std	Y+2, r22	; 0x02
    7e06:	7b 83       	std	Y+3, r23	; 0x03
    7e08:	8c 83       	std	Y+4, r24	; 0x04
    7e0a:	9d 83       	std	Y+5, r25	; 0x05
    7e0c:	c3 01       	movw	r24, r6
    7e0e:	b2 01       	movw	r22, r4
    7e10:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    7e14:	6e 83       	std	Y+6, r22	; 0x06
    7e16:	7f 83       	std	Y+7, r23	; 0x07
    7e18:	88 87       	std	Y+8, r24	; 0x08
    7e1a:	99 87       	std	Y+9, r25	; 0x09
    7e1c:	6a 85       	ldd	r22, Y+10	; 0x0a
    7e1e:	7b 85       	ldd	r23, Y+11	; 0x0b
    7e20:	8c 85       	ldd	r24, Y+12	; 0x0c
    7e22:	9d 85       	ldd	r25, Y+13	; 0x0d
    7e24:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    7e28:	6b 01       	movw	r12, r22
    7e2a:	7c 01       	movw	r14, r24
    7e2c:	2a 81       	ldd	r18, Y+2	; 0x02
    7e2e:	3b 81       	ldd	r19, Y+3	; 0x03
    7e30:	4c 81       	ldd	r20, Y+4	; 0x04
    7e32:	5d 81       	ldd	r21, Y+5	; 0x05
    7e34:	ca 01       	movw	r24, r20
    7e36:	b9 01       	movw	r22, r18
    7e38:	0e 94 7e 7a 	call	0xf4fc	; 0xf4fc <__mulsf3>
    7e3c:	4b 01       	movw	r8, r22
    7e3e:	5c 01       	movw	r10, r24
    7e40:	2e 81       	ldd	r18, Y+6	; 0x06
    7e42:	3f 81       	ldd	r19, Y+7	; 0x07
    7e44:	48 85       	ldd	r20, Y+8	; 0x08
    7e46:	59 85       	ldd	r21, Y+9	; 0x09
    7e48:	ca 01       	movw	r24, r20
    7e4a:	b9 01       	movw	r22, r18
    7e4c:	0e 94 7e 7a 	call	0xf4fc	; 0xf4fc <__mulsf3>
    7e50:	9b 01       	movw	r18, r22
    7e52:	ac 01       	movw	r20, r24
    7e54:	c5 01       	movw	r24, r10
    7e56:	b4 01       	movw	r22, r8
    7e58:	0e 94 8b 78 	call	0xf116	; 0xf116 <__addsf3>
    7e5c:	4b 01       	movw	r8, r22
    7e5e:	5c 01       	movw	r10, r24
    7e60:	a7 01       	movw	r20, r14
    7e62:	96 01       	movw	r18, r12
    7e64:	c7 01       	movw	r24, r14
    7e66:	b6 01       	movw	r22, r12
    7e68:	0e 94 7e 7a 	call	0xf4fc	; 0xf4fc <__mulsf3>
    7e6c:	9b 01       	movw	r18, r22
    7e6e:	ac 01       	movw	r20, r24
    7e70:	c5 01       	movw	r24, r10
    7e72:	b4 01       	movw	r22, r8
    7e74:	0e 94 8b 78 	call	0xf116	; 0xf116 <__addsf3>
    7e78:	20 e0       	ldi	r18, 0x00	; 0
    7e7a:	30 e0       	ldi	r19, 0x00	; 0
    7e7c:	40 e0       	ldi	r20, 0x00	; 0
    7e7e:	5f e3       	ldi	r21, 0x3F	; 63
    7e80:	0e 94 e1 7a 	call	0xf5c2	; 0xf5c2 <pow>
    7e84:	96 2e       	mov	r9, r22
    7e86:	a7 2e       	mov	r10, r23
    7e88:	78 2e       	mov	r7, r24
    7e8a:	69 2e       	mov	r6, r25
    7e8c:	20 e0       	ldi	r18, 0x00	; 0
    7e8e:	30 e0       	ldi	r19, 0x00	; 0
    7e90:	a9 01       	movw	r20, r18
    7e92:	0e 94 ef 78 	call	0xf1de	; 0xf1de <__cmpsf2>
    7e96:	81 11       	cpse	r24, r1
    7e98:	09 c0       	rjmp	.+18     	; 0x7eac <task_twi2_lcd__gyro_gfxmag+0x24c>
    7e9a:	91 2c       	mov	r9, r1
    7e9c:	a1 2c       	mov	r10, r1
    7e9e:	68 94       	set
    7ea0:	77 24       	eor	r7, r7
    7ea2:	77 f8       	bld	r7, 7
    7ea4:	0f 2e       	mov	r0, r31
    7ea6:	ff e3       	ldi	r31, 0x3F	; 63
    7ea8:	6f 2e       	mov	r6, r31
    7eaa:	f0 2d       	mov	r31, r0
    7eac:	29 2d       	mov	r18, r9
    7eae:	3a 2d       	mov	r19, r10
    7eb0:	47 2d       	mov	r20, r7
    7eb2:	56 2d       	mov	r21, r6
    7eb4:	6a 81       	ldd	r22, Y+2	; 0x02
    7eb6:	7b 81       	ldd	r23, Y+3	; 0x03
    7eb8:	8c 81       	ldd	r24, Y+4	; 0x04
    7eba:	9d 81       	ldd	r25, Y+5	; 0x05
    7ebc:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    7ec0:	20 e0       	ldi	r18, 0x00	; 0
    7ec2:	30 e0       	ldi	r19, 0x00	; 0
    7ec4:	48 e4       	ldi	r20, 0x48	; 72
    7ec6:	51 e4       	ldi	r21, 0x41	; 65
    7ec8:	0e 94 7e 7a 	call	0xf4fc	; 0xf4fc <__mulsf3>
    7ecc:	1b 01       	movw	r2, r22
    7ece:	2c 01       	movw	r4, r24
    7ed0:	0e 94 63 79 	call	0xf2c6	; 0xf2c6 <__fixunssfsi>
    7ed4:	86 2e       	mov	r8, r22
    7ed6:	c2 01       	movw	r24, r4
    7ed8:	b1 01       	movw	r22, r2
    7eda:	90 58       	subi	r25, 0x80	; 128
    7edc:	0e 94 63 79 	call	0xf2c6	; 0xf2c6 <__fixunssfsi>
    7ee0:	16 2f       	mov	r17, r22
    7ee2:	29 2d       	mov	r18, r9
    7ee4:	3a 2d       	mov	r19, r10
    7ee6:	47 2d       	mov	r20, r7
    7ee8:	56 2d       	mov	r21, r6
    7eea:	6e 81       	ldd	r22, Y+6	; 0x06
    7eec:	7f 81       	ldd	r23, Y+7	; 0x07
    7eee:	88 85       	ldd	r24, Y+8	; 0x08
    7ef0:	99 85       	ldd	r25, Y+9	; 0x09
    7ef2:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    7ef6:	20 e0       	ldi	r18, 0x00	; 0
    7ef8:	30 e0       	ldi	r19, 0x00	; 0
    7efa:	48 ec       	ldi	r20, 0xC8	; 200
    7efc:	51 e4       	ldi	r21, 0x41	; 65
    7efe:	0e 94 7e 7a 	call	0xf4fc	; 0xf4fc <__mulsf3>
    7f02:	1b 01       	movw	r2, r22
    7f04:	2c 01       	movw	r4, r24
    7f06:	68 2d       	mov	r22, r8
    7f08:	70 e0       	ldi	r23, 0x00	; 0
    7f0a:	80 e0       	ldi	r24, 0x00	; 0
    7f0c:	90 e0       	ldi	r25, 0x00	; 0
    7f0e:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    7f12:	9b 01       	movw	r18, r22
    7f14:	ac 01       	movw	r20, r24
    7f16:	c2 01       	movw	r24, r4
    7f18:	b1 01       	movw	r22, r2
    7f1a:	0e 94 8b 78 	call	0xf116	; 0xf116 <__addsf3>
    7f1e:	0e 94 63 79 	call	0xf2c6	; 0xf2c6 <__fixunssfsi>
    7f22:	b6 2e       	mov	r11, r22
    7f24:	29 2d       	mov	r18, r9
    7f26:	3a 2d       	mov	r19, r10
    7f28:	47 2d       	mov	r20, r7
    7f2a:	56 2d       	mov	r21, r6
    7f2c:	c7 01       	movw	r24, r14
    7f2e:	b6 01       	movw	r22, r12
    7f30:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    7f34:	20 e0       	ldi	r18, 0x00	; 0
    7f36:	30 e0       	ldi	r19, 0x00	; 0
    7f38:	48 ec       	ldi	r20, 0xC8	; 200
    7f3a:	51 e4       	ldi	r21, 0x41	; 65
    7f3c:	0e 94 7e 7a 	call	0xf4fc	; 0xf4fc <__mulsf3>
    7f40:	6b 01       	movw	r12, r22
    7f42:	7c 01       	movw	r14, r24
    7f44:	61 2f       	mov	r22, r17
    7f46:	70 e0       	ldi	r23, 0x00	; 0
    7f48:	80 e0       	ldi	r24, 0x00	; 0
    7f4a:	90 e0       	ldi	r25, 0x00	; 0
    7f4c:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    7f50:	9b 01       	movw	r18, r22
    7f52:	ac 01       	movw	r20, r24
    7f54:	c7 01       	movw	r24, r14
    7f56:	b6 01       	movw	r22, r12
    7f58:	0e 94 8b 78 	call	0xf116	; 0xf116 <__addsf3>
    7f5c:	0e 94 63 79 	call	0xf2c6	; 0xf2c6 <__fixunssfsi>
    7f60:	f6 2e       	mov	r15, r22
    7f62:	20 e0       	ldi	r18, 0x00	; 0
    7f64:	30 e5       	ldi	r19, 0x50	; 80
    7f66:	43 ec       	ldi	r20, 0xC3	; 195
    7f68:	57 e4       	ldi	r21, 0x47	; 71
    7f6a:	69 2d       	mov	r22, r9
    7f6c:	7a 2d       	mov	r23, r10
    7f6e:	87 2d       	mov	r24, r7
    7f70:	96 2d       	mov	r25, r6
    7f72:	0e 94 7a 7a 	call	0xf4f4	; 0xf4f4 <__gesf2>
    7f76:	18 16       	cp	r1, r24
    7f78:	6c f4       	brge	.+26     	; 0x7f94 <task_twi2_lcd__gyro_gfxmag+0x334>
    7f7a:	91 2c       	mov	r9, r1
    7f7c:	0f 2e       	mov	r0, r31
    7f7e:	f0 e5       	ldi	r31, 0x50	; 80
    7f80:	af 2e       	mov	r10, r31
    7f82:	f0 2d       	mov	r31, r0
    7f84:	0f 2e       	mov	r0, r31
    7f86:	f3 ec       	ldi	r31, 0xC3	; 195
    7f88:	7f 2e       	mov	r7, r31
    7f8a:	f0 2d       	mov	r31, r0
    7f8c:	0f 2e       	mov	r0, r31
    7f8e:	f7 e4       	ldi	r31, 0x47	; 71
    7f90:	6f 2e       	mov	r6, r31
    7f92:	f0 2d       	mov	r31, r0
    7f94:	01 e0       	ldi	r16, 0x01	; 1
    7f96:	20 e0       	ldi	r18, 0x00	; 0
    7f98:	42 e0       	ldi	r20, 0x02	; 2
    7f9a:	60 e4       	ldi	r22, 0x40	; 64
    7f9c:	83 e7       	ldi	r24, 0x73	; 115
    7f9e:	0e 94 3e 36 	call	0x6c7c	; 0x6c7c <task_twi2_lcd_circ>
    7fa2:	20 e0       	ldi	r18, 0x00	; 0
    7fa4:	30 e8       	ldi	r19, 0x80	; 128
    7fa6:	4b e3       	ldi	r20, 0x3B	; 59
    7fa8:	55 e4       	ldi	r21, 0x45	; 69
    7faa:	69 2d       	mov	r22, r9
    7fac:	7a 2d       	mov	r23, r10
    7fae:	87 2d       	mov	r24, r7
    7fb0:	96 2d       	mov	r25, r6
    7fb2:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    7fb6:	1b 01       	movw	r2, r22
    7fb8:	2c 01       	movw	r4, r24
    7fba:	0e 94 63 79 	call	0xf2c6	; 0xf2c6 <__fixunssfsi>
    7fbe:	d6 2e       	mov	r13, r22
    7fc0:	a2 01       	movw	r20, r4
    7fc2:	91 01       	movw	r18, r2
    7fc4:	60 e0       	ldi	r22, 0x00	; 0
    7fc6:	70 e0       	ldi	r23, 0x00	; 0
    7fc8:	80 e8       	ldi	r24, 0x80	; 128
    7fca:	92 e4       	ldi	r25, 0x42	; 66
    7fcc:	0e 94 8a 78 	call	0xf114	; 0xf114 <__subsf3>
    7fd0:	0e 94 63 79 	call	0xf2c6	; 0xf2c6 <__fixunssfsi>
    7fd4:	ee 24       	eor	r14, r14
    7fd6:	e3 94       	inc	r14
    7fd8:	2d 2d       	mov	r18, r13
    7fda:	43 e0       	ldi	r20, 0x03	; 3
    7fdc:	82 e7       	ldi	r24, 0x72	; 114
    7fde:	0e 94 10 36 	call	0x6c20	; 0x6c20 <task_twi2_lcd_rect>
    7fe2:	0f 2e       	mov	r0, r31
    7fe4:	f8 e2       	ldi	r31, 0x28	; 40
    7fe6:	ef 2e       	mov	r14, r31
    7fe8:	f0 2d       	mov	r31, r0
    7fea:	e1 0e       	add	r14, r17
    7fec:	0f 2e       	mov	r0, r31
    7fee:	f6 e9       	ldi	r31, 0x96	; 150
    7ff0:	cf 2e       	mov	r12, r31
    7ff2:	f0 2d       	mov	r31, r0
    7ff4:	c8 0c       	add	r12, r8
    7ff6:	2e 2d       	mov	r18, r14
    7ff8:	4c 2d       	mov	r20, r12
    7ffa:	68 e2       	ldi	r22, 0x28	; 40
    7ffc:	86 e9       	ldi	r24, 0x96	; 150
    7ffe:	0e 94 e8 35 	call	0x6bd0	; 0x6bd0 <task_twi2_lcd_line>
    8002:	0f 2e       	mov	r0, r31
    8004:	f6 e9       	ldi	r31, 0x96	; 150
    8006:	df 2e       	mov	r13, r31
    8008:	f0 2d       	mov	r31, r0
    800a:	db 0c       	add	r13, r11
    800c:	2e 2d       	mov	r18, r14
    800e:	4d 2d       	mov	r20, r13
    8010:	6e 2d       	mov	r22, r14
    8012:	8c 2d       	mov	r24, r12
    8014:	0e 94 e8 35 	call	0x6bd0	; 0x6bd0 <task_twi2_lcd_line>
    8018:	28 e2       	ldi	r18, 0x28	; 40
    801a:	2f 0d       	add	r18, r15
    801c:	4d 2d       	mov	r20, r13
    801e:	6e 2d       	mov	r22, r14
    8020:	8d 2d       	mov	r24, r13
    8022:	0e 94 e8 35 	call	0x6bd0	; 0x6bd0 <task_twi2_lcd_line>
    8026:	89 2d       	mov	r24, r9
    8028:	9a 2d       	mov	r25, r10
    802a:	a7 2d       	mov	r26, r7
    802c:	b6 2d       	mov	r27, r6
    802e:	80 93 09 23 	sts	0x2309, r24	; 0x802309 <s_length.8161>
    8032:	90 93 0a 23 	sts	0x230A, r25	; 0x80230a <s_length.8161+0x1>
    8036:	a0 93 0b 23 	sts	0x230B, r26	; 0x80230b <s_length.8161+0x2>
    803a:	b0 93 0c 23 	sts	0x230C, r27	; 0x80230c <s_length.8161+0x3>
    803e:	80 92 07 23 	sts	0x2307, r8	; 0x802307 <s_p1x.8162>
    8042:	10 93 08 23 	sts	0x2308, r17	; 0x802308 <s_p1y.8163>
    8046:	b0 92 05 23 	sts	0x2305, r11	; 0x802305 <s_p2x.8164>
    804a:	10 93 06 23 	sts	0x2306, r17	; 0x802306 <s_p2y.8165>
    804e:	b0 92 03 23 	sts	0x2303, r11	; 0x802303 <s_p3x.8166>
    8052:	f0 92 04 23 	sts	0x2304, r15	; 0x802304 <s_p3y.8167>
    8056:	2d 96       	adiw	r28, 0x0d	; 13
    8058:	cd bf       	out	0x3d, r28	; 61
    805a:	de bf       	out	0x3e, r29	; 62
    805c:	df 91       	pop	r29
    805e:	cf 91       	pop	r28
    8060:	1f 91       	pop	r17
    8062:	0f 91       	pop	r16
    8064:	ff 90       	pop	r15
    8066:	ef 90       	pop	r14
    8068:	df 90       	pop	r13
    806a:	cf 90       	pop	r12
    806c:	bf 90       	pop	r11
    806e:	af 90       	pop	r10
    8070:	9f 90       	pop	r9
    8072:	8f 90       	pop	r8
    8074:	7f 90       	pop	r7
    8076:	6f 90       	pop	r6
    8078:	5f 90       	pop	r5
    807a:	4f 90       	pop	r4
    807c:	3f 90       	pop	r3
    807e:	2f 90       	pop	r2
    8080:	08 95       	ret

00008082 <task_twi2_lcd__gyro_gfxaccel>:
    8082:	6f 92       	push	r6
    8084:	7f 92       	push	r7
    8086:	8f 92       	push	r8
    8088:	9f 92       	push	r9
    808a:	af 92       	push	r10
    808c:	bf 92       	push	r11
    808e:	cf 92       	push	r12
    8090:	df 92       	push	r13
    8092:	ef 92       	push	r14
    8094:	ff 92       	push	r15
    8096:	0f 93       	push	r16
    8098:	1f 93       	push	r17
    809a:	cf 93       	push	r28
    809c:	df 93       	push	r29
    809e:	1f 92       	push	r1
    80a0:	cd b7       	in	r28, 0x3d	; 61
    80a2:	de b7       	in	r29, 0x3e	; 62
    80a4:	8f b7       	in	r24, 0x3f	; 63
    80a6:	89 83       	std	Y+1, r24	; 0x01
    80a8:	f8 94       	cli
    80aa:	89 81       	ldd	r24, Y+1	; 0x01
    80ac:	c0 90 55 27 	lds	r12, 0x2755	; 0x802755 <g_twi1_gyro_1_accel_x_mg>
    80b0:	d0 90 56 27 	lds	r13, 0x2756	; 0x802756 <g_twi1_gyro_1_accel_x_mg+0x1>
    80b4:	a0 90 53 27 	lds	r10, 0x2753	; 0x802753 <g_twi1_gyro_1_accel_y_mg>
    80b8:	b0 90 54 27 	lds	r11, 0x2754	; 0x802754 <g_twi1_gyro_1_accel_y_mg+0x1>
    80bc:	e0 90 51 27 	lds	r14, 0x2751	; 0x802751 <g_twi1_gyro_1_accel_z_mg>
    80c0:	f0 90 52 27 	lds	r15, 0x2752	; 0x802752 <g_twi1_gyro_1_accel_z_mg+0x1>
    80c4:	80 90 62 20 	lds	r8, 0x2062	; 0x802062 <g_backlight_mode_pwm>
    80c8:	90 90 63 20 	lds	r9, 0x2063	; 0x802063 <g_backlight_mode_pwm+0x1>
    80cc:	8f bf       	out	0x3f, r24	; 63
    80ce:	80 91 01 23 	lds	r24, 0x2301	; 0x802301 <s_twi1_gyro_1_accel_x_mg.8187>
    80d2:	90 91 02 23 	lds	r25, 0x2302	; 0x802302 <s_twi1_gyro_1_accel_x_mg.8187+0x1>
    80d6:	c8 16       	cp	r12, r24
    80d8:	d9 06       	cpc	r13, r25
    80da:	79 f4       	brne	.+30     	; 0x80fa <task_twi2_lcd__gyro_gfxaccel+0x78>
    80dc:	80 91 ff 22 	lds	r24, 0x22FF	; 0x8022ff <s_twi1_gyro_1_accel_y_mg.8188>
    80e0:	90 91 00 23 	lds	r25, 0x2300	; 0x802300 <s_twi1_gyro_1_accel_y_mg.8188+0x1>
    80e4:	a8 16       	cp	r10, r24
    80e6:	b9 06       	cpc	r11, r25
    80e8:	41 f4       	brne	.+16     	; 0x80fa <task_twi2_lcd__gyro_gfxaccel+0x78>
    80ea:	80 91 fd 22 	lds	r24, 0x22FD	; 0x8022fd <s_twi1_gyro_1_accel_z_mg.8189>
    80ee:	90 91 fe 22 	lds	r25, 0x22FE	; 0x8022fe <s_twi1_gyro_1_accel_z_mg.8189+0x1>
    80f2:	e8 16       	cp	r14, r24
    80f4:	f9 06       	cpc	r15, r25
    80f6:	09 f4       	brne	.+2      	; 0x80fa <task_twi2_lcd__gyro_gfxaccel+0x78>
    80f8:	a6 c0       	rjmp	.+332    	; 0x8246 <task_twi2_lcd__gyro_gfxaccel+0x1c4>
    80fa:	c0 92 01 23 	sts	0x2301, r12	; 0x802301 <s_twi1_gyro_1_accel_x_mg.8187>
    80fe:	d0 92 02 23 	sts	0x2302, r13	; 0x802302 <s_twi1_gyro_1_accel_x_mg.8187+0x1>
    8102:	a0 92 ff 22 	sts	0x22FF, r10	; 0x8022ff <s_twi1_gyro_1_accel_y_mg.8188>
    8106:	b0 92 00 23 	sts	0x2300, r11	; 0x802300 <s_twi1_gyro_1_accel_y_mg.8188+0x1>
    810a:	e0 92 fd 22 	sts	0x22FD, r14	; 0x8022fd <s_twi1_gyro_1_accel_z_mg.8189>
    810e:	f0 92 fe 22 	sts	0x22FE, r15	; 0x8022fe <s_twi1_gyro_1_accel_z_mg.8189+0x1>
    8112:	20 91 fc 22 	lds	r18, 0x22FC	; 0x8022fc <s_p1y.8191>
    8116:	28 5d       	subi	r18, 0xD8	; 216
    8118:	40 91 fb 22 	lds	r20, 0x22FB	; 0x8022fb <s_p1x.8190>
    811c:	4e 52       	subi	r20, 0x2E	; 46
    811e:	00 e0       	ldi	r16, 0x00	; 0
    8120:	68 e2       	ldi	r22, 0x28	; 40
    8122:	82 ed       	ldi	r24, 0xD2	; 210
    8124:	0e 94 e8 35 	call	0x6bd0	; 0x6bd0 <task_twi2_lcd_line>
    8128:	20 91 fa 22 	lds	r18, 0x22FA	; 0x8022fa <s_p2y.8193>
    812c:	28 5d       	subi	r18, 0xD8	; 216
    812e:	40 91 f9 22 	lds	r20, 0x22F9	; 0x8022f9 <s_p2x.8192>
    8132:	4e 52       	subi	r20, 0x2E	; 46
    8134:	60 91 fc 22 	lds	r22, 0x22FC	; 0x8022fc <s_p1y.8191>
    8138:	68 5d       	subi	r22, 0xD8	; 216
    813a:	80 91 fb 22 	lds	r24, 0x22FB	; 0x8022fb <s_p1x.8190>
    813e:	8e 52       	subi	r24, 0x2E	; 46
    8140:	0e 94 e8 35 	call	0x6bd0	; 0x6bd0 <task_twi2_lcd_line>
    8144:	20 91 f8 22 	lds	r18, 0x22F8	; 0x8022f8 <s_p3y.8195>
    8148:	28 5d       	subi	r18, 0xD8	; 216
    814a:	40 91 f7 22 	lds	r20, 0x22F7	; 0x8022f7 <s_p3x.8194>
    814e:	4e 52       	subi	r20, 0x2E	; 46
    8150:	60 91 fa 22 	lds	r22, 0x22FA	; 0x8022fa <s_p2y.8193>
    8154:	68 5d       	subi	r22, 0xD8	; 216
    8156:	80 91 f9 22 	lds	r24, 0x22F9	; 0x8022f9 <s_p2x.8192>
    815a:	8e 52       	subi	r24, 0x2E	; 46
    815c:	0e 94 e8 35 	call	0x6bd0	; 0x6bd0 <task_twi2_lcd_line>
    8160:	01 e0       	ldi	r16, 0x01	; 1
    8162:	21 e0       	ldi	r18, 0x01	; 1
    8164:	41 e0       	ldi	r20, 0x01	; 1
    8166:	68 e2       	ldi	r22, 0x28	; 40
    8168:	82 ed       	ldi	r24, 0xD2	; 210
    816a:	0e 94 3e 36 	call	0x6c7c	; 0x6c7c <task_twi2_lcd_circ>
    816e:	c5 01       	movw	r24, r10
    8170:	60 e5       	ldi	r22, 0x50	; 80
    8172:	70 e0       	ldi	r23, 0x00	; 0
    8174:	0e 94 80 7c 	call	0xf900	; 0xf900 <__divmodhi4>
    8178:	16 2f       	mov	r17, r22
    817a:	66 2e       	mov	r6, r22
    817c:	61 94       	neg	r6
    817e:	28 e2       	ldi	r18, 0x28	; 40
    8180:	30 e0       	ldi	r19, 0x00	; 0
    8182:	c6 01       	movw	r24, r12
    8184:	b9 01       	movw	r22, r18
    8186:	0e 94 80 7c 	call	0xf900	; 0xf900 <__divmodhi4>
    818a:	a6 2c       	mov	r10, r6
    818c:	a6 1a       	sub	r10, r22
    818e:	c7 01       	movw	r24, r14
    8190:	b9 01       	movw	r22, r18
    8192:	0e 94 80 7c 	call	0xf900	; 0xf900 <__divmodhi4>
    8196:	d1 2e       	mov	r13, r17
    8198:	d6 0e       	add	r13, r22
    819a:	0f 2e       	mov	r0, r31
    819c:	f8 e2       	ldi	r31, 0x28	; 40
    819e:	cf 2e       	mov	r12, r31
    81a0:	f0 2d       	mov	r31, r0
    81a2:	c1 0e       	add	r12, r17
    81a4:	82 ed       	ldi	r24, 0xD2	; 210
    81a6:	b8 2e       	mov	r11, r24
    81a8:	b1 1a       	sub	r11, r17
    81aa:	2c 2d       	mov	r18, r12
    81ac:	4b 2d       	mov	r20, r11
    81ae:	68 e2       	ldi	r22, 0x28	; 40
    81b0:	0e 94 e8 35 	call	0x6bd0	; 0x6bd0 <task_twi2_lcd_line>
    81b4:	0f 2e       	mov	r0, r31
    81b6:	f2 ed       	ldi	r31, 0xD2	; 210
    81b8:	7f 2e       	mov	r7, r31
    81ba:	f0 2d       	mov	r31, r0
    81bc:	7a 0c       	add	r7, r10
    81be:	2c 2d       	mov	r18, r12
    81c0:	47 2d       	mov	r20, r7
    81c2:	6c 2d       	mov	r22, r12
    81c4:	8b 2d       	mov	r24, r11
    81c6:	0e 94 e8 35 	call	0x6bd0	; 0x6bd0 <task_twi2_lcd_line>
    81ca:	28 e2       	ldi	r18, 0x28	; 40
    81cc:	2d 0d       	add	r18, r13
    81ce:	47 2d       	mov	r20, r7
    81d0:	6c 2d       	mov	r22, r12
    81d2:	87 2d       	mov	r24, r7
    81d4:	0e 94 e8 35 	call	0x6bd0	; 0x6bd0 <task_twi2_lcd_line>
    81d8:	60 92 fb 22 	sts	0x22FB, r6	; 0x8022fb <s_p1x.8190>
    81dc:	10 93 fc 22 	sts	0x22FC, r17	; 0x8022fc <s_p1y.8191>
    81e0:	a0 92 f9 22 	sts	0x22F9, r10	; 0x8022f9 <s_p2x.8192>
    81e4:	10 93 fa 22 	sts	0x22FA, r17	; 0x8022fa <s_p2y.8193>
    81e8:	a0 92 f7 22 	sts	0x22F7, r10	; 0x8022f7 <s_p3x.8194>
    81ec:	d0 92 f8 22 	sts	0x22F8, r13	; 0x8022f8 <s_p3y.8195>
    81f0:	2e ef       	ldi	r18, 0xFE	; 254
    81f2:	82 16       	cp	r8, r18
    81f4:	2f ef       	ldi	r18, 0xFF	; 255
    81f6:	92 06       	cpc	r9, r18
    81f8:	31 f5       	brne	.+76     	; 0x8246 <task_twi2_lcd__gyro_gfxaccel+0x1c4>
    81fa:	97 01       	movw	r18, r14
    81fc:	28 51       	subi	r18, 0x18	; 24
    81fe:	3c 4f       	sbci	r19, 0xFC	; 252
    8200:	c9 01       	movw	r24, r18
    8202:	33 0f       	add	r19, r19
    8204:	aa 0b       	sbc	r26, r26
    8206:	bb 0b       	sbc	r27, r27
    8208:	81 3d       	cpi	r24, 0xD1	; 209
    820a:	27 e0       	ldi	r18, 0x07	; 7
    820c:	92 07       	cpc	r25, r18
    820e:	a1 05       	cpc	r26, r1
    8210:	b1 05       	cpc	r27, r1
    8212:	24 f0       	brlt	.+8      	; 0x821c <task_twi2_lcd__gyro_gfxaccel+0x19a>
    8214:	80 ed       	ldi	r24, 0xD0	; 208
    8216:	97 e0       	ldi	r25, 0x07	; 7
    8218:	a0 e0       	ldi	r26, 0x00	; 0
    821a:	b0 e0       	ldi	r27, 0x00	; 0
    821c:	9c 01       	movw	r18, r24
    821e:	ad 01       	movw	r20, r26
    8220:	bb 23       	and	r27, r27
    8222:	1c f4       	brge	.+6      	; 0x822a <task_twi2_lcd__gyro_gfxaccel+0x1a8>
    8224:	20 e0       	ldi	r18, 0x00	; 0
    8226:	30 e0       	ldi	r19, 0x00	; 0
    8228:	a9 01       	movw	r20, r18
    822a:	af ef       	ldi	r26, 0xFF	; 255
    822c:	b0 e0       	ldi	r27, 0x00	; 0
    822e:	0e 94 f4 7c 	call	0xf9e8	; 0xf9e8 <__muluhisi3>
    8232:	20 ed       	ldi	r18, 0xD0	; 208
    8234:	37 e0       	ldi	r19, 0x07	; 7
    8236:	40 e0       	ldi	r20, 0x00	; 0
    8238:	50 e0       	ldi	r21, 0x00	; 0
    823a:	0e 94 b5 7c 	call	0xf96a	; 0xf96a <__divmodsi4>
    823e:	62 2f       	mov	r22, r18
    8240:	80 e0       	ldi	r24, 0x00	; 0
    8242:	0e 94 07 33 	call	0x660e	; 0x660e <twi2_set_ledbl>
    8246:	0f 90       	pop	r0
    8248:	df 91       	pop	r29
    824a:	cf 91       	pop	r28
    824c:	1f 91       	pop	r17
    824e:	0f 91       	pop	r16
    8250:	ff 90       	pop	r15
    8252:	ef 90       	pop	r14
    8254:	df 90       	pop	r13
    8256:	cf 90       	pop	r12
    8258:	bf 90       	pop	r11
    825a:	af 90       	pop	r10
    825c:	9f 90       	pop	r9
    825e:	8f 90       	pop	r8
    8260:	7f 90       	pop	r7
    8262:	6f 90       	pop	r6
    8264:	08 95       	ret

00008266 <task_twi2_lcd__gyro_gfxgyro>:
    8266:	2f 92       	push	r2
    8268:	3f 92       	push	r3
    826a:	4f 92       	push	r4
    826c:	5f 92       	push	r5
    826e:	6f 92       	push	r6
    8270:	7f 92       	push	r7
    8272:	8f 92       	push	r8
    8274:	9f 92       	push	r9
    8276:	af 92       	push	r10
    8278:	bf 92       	push	r11
    827a:	cf 92       	push	r12
    827c:	df 92       	push	r13
    827e:	ef 92       	push	r14
    8280:	ff 92       	push	r15
    8282:	0f 93       	push	r16
    8284:	1f 93       	push	r17
    8286:	cf 93       	push	r28
    8288:	df 93       	push	r29
    828a:	cd b7       	in	r28, 0x3d	; 61
    828c:	de b7       	in	r29, 0x3e	; 62
    828e:	65 97       	sbiw	r28, 0x15	; 21
    8290:	cd bf       	out	0x3d, r28	; 61
    8292:	de bf       	out	0x3e, r29	; 62
    8294:	8f b7       	in	r24, 0x3f	; 63
    8296:	89 83       	std	Y+1, r24	; 0x01
    8298:	f8 94       	cli
    829a:	89 81       	ldd	r24, Y+1	; 0x01
    829c:	20 90 47 27 	lds	r2, 0x2747	; 0x802747 <g_twi1_gyro_1_gyro_x_mdps>
    82a0:	30 90 48 27 	lds	r3, 0x2748	; 0x802748 <g_twi1_gyro_1_gyro_x_mdps+0x1>
    82a4:	40 90 49 27 	lds	r4, 0x2749	; 0x802749 <g_twi1_gyro_1_gyro_x_mdps+0x2>
    82a8:	50 90 4a 27 	lds	r5, 0x274A	; 0x80274a <g_twi1_gyro_1_gyro_x_mdps+0x3>
    82ac:	c0 90 43 27 	lds	r12, 0x2743	; 0x802743 <g_twi1_gyro_1_gyro_y_mdps>
    82b0:	d0 90 44 27 	lds	r13, 0x2744	; 0x802744 <g_twi1_gyro_1_gyro_y_mdps+0x1>
    82b4:	e0 90 45 27 	lds	r14, 0x2745	; 0x802745 <g_twi1_gyro_1_gyro_y_mdps+0x2>
    82b8:	f0 90 46 27 	lds	r15, 0x2746	; 0x802746 <g_twi1_gyro_1_gyro_y_mdps+0x3>
    82bc:	20 91 3f 27 	lds	r18, 0x273F	; 0x80273f <g_twi1_gyro_1_gyro_z_mdps>
    82c0:	30 91 40 27 	lds	r19, 0x2740	; 0x802740 <g_twi1_gyro_1_gyro_z_mdps+0x1>
    82c4:	40 91 41 27 	lds	r20, 0x2741	; 0x802741 <g_twi1_gyro_1_gyro_z_mdps+0x2>
    82c8:	50 91 42 27 	lds	r21, 0x2742	; 0x802742 <g_twi1_gyro_1_gyro_z_mdps+0x3>
    82cc:	2a 8b       	std	Y+18, r18	; 0x12
    82ce:	3b 8b       	std	Y+19, r19	; 0x13
    82d0:	4c 8b       	std	Y+20, r20	; 0x14
    82d2:	5d 8b       	std	Y+21, r21	; 0x15
    82d4:	8f bf       	out	0x3f, r24	; 63
    82d6:	80 91 f3 22 	lds	r24, 0x22F3	; 0x8022f3 <s_twi1_gyro_1_gyro_x_mdps.8219>
    82da:	90 91 f4 22 	lds	r25, 0x22F4	; 0x8022f4 <s_twi1_gyro_1_gyro_x_mdps.8219+0x1>
    82de:	a0 91 f5 22 	lds	r26, 0x22F5	; 0x8022f5 <s_twi1_gyro_1_gyro_x_mdps.8219+0x2>
    82e2:	b0 91 f6 22 	lds	r27, 0x22F6	; 0x8022f6 <s_twi1_gyro_1_gyro_x_mdps.8219+0x3>
    82e6:	28 16       	cp	r2, r24
    82e8:	39 06       	cpc	r3, r25
    82ea:	4a 06       	cpc	r4, r26
    82ec:	5b 06       	cpc	r5, r27
    82ee:	d9 f4       	brne	.+54     	; 0x8326 <task_twi2_lcd__gyro_gfxgyro+0xc0>
    82f0:	80 91 ef 22 	lds	r24, 0x22EF	; 0x8022ef <s_twi1_gyro_1_gyro_y_mdps.8220>
    82f4:	90 91 f0 22 	lds	r25, 0x22F0	; 0x8022f0 <s_twi1_gyro_1_gyro_y_mdps.8220+0x1>
    82f8:	a0 91 f1 22 	lds	r26, 0x22F1	; 0x8022f1 <s_twi1_gyro_1_gyro_y_mdps.8220+0x2>
    82fc:	b0 91 f2 22 	lds	r27, 0x22F2	; 0x8022f2 <s_twi1_gyro_1_gyro_y_mdps.8220+0x3>
    8300:	c8 16       	cp	r12, r24
    8302:	d9 06       	cpc	r13, r25
    8304:	ea 06       	cpc	r14, r26
    8306:	fb 06       	cpc	r15, r27
    8308:	71 f4       	brne	.+28     	; 0x8326 <task_twi2_lcd__gyro_gfxgyro+0xc0>
    830a:	80 91 eb 22 	lds	r24, 0x22EB	; 0x8022eb <s_twi1_gyro_1_gyro_z_mdps.8221>
    830e:	90 91 ec 22 	lds	r25, 0x22EC	; 0x8022ec <s_twi1_gyro_1_gyro_z_mdps.8221+0x1>
    8312:	a0 91 ed 22 	lds	r26, 0x22ED	; 0x8022ed <s_twi1_gyro_1_gyro_z_mdps.8221+0x2>
    8316:	b0 91 ee 22 	lds	r27, 0x22EE	; 0x8022ee <s_twi1_gyro_1_gyro_z_mdps.8221+0x3>
    831a:	28 17       	cp	r18, r24
    831c:	39 07       	cpc	r19, r25
    831e:	4a 07       	cpc	r20, r26
    8320:	5b 07       	cpc	r21, r27
    8322:	09 f4       	brne	.+2      	; 0x8326 <task_twi2_lcd__gyro_gfxgyro+0xc0>
    8324:	b7 c1       	rjmp	.+878    	; 0x8694 <task_twi2_lcd__gyro_gfxgyro+0x42e>
    8326:	20 92 f3 22 	sts	0x22F3, r2	; 0x8022f3 <s_twi1_gyro_1_gyro_x_mdps.8219>
    832a:	30 92 f4 22 	sts	0x22F4, r3	; 0x8022f4 <s_twi1_gyro_1_gyro_x_mdps.8219+0x1>
    832e:	40 92 f5 22 	sts	0x22F5, r4	; 0x8022f5 <s_twi1_gyro_1_gyro_x_mdps.8219+0x2>
    8332:	50 92 f6 22 	sts	0x22F6, r5	; 0x8022f6 <s_twi1_gyro_1_gyro_x_mdps.8219+0x3>
    8336:	c0 92 ef 22 	sts	0x22EF, r12	; 0x8022ef <s_twi1_gyro_1_gyro_y_mdps.8220>
    833a:	d0 92 f0 22 	sts	0x22F0, r13	; 0x8022f0 <s_twi1_gyro_1_gyro_y_mdps.8220+0x1>
    833e:	e0 92 f1 22 	sts	0x22F1, r14	; 0x8022f1 <s_twi1_gyro_1_gyro_y_mdps.8220+0x2>
    8342:	f0 92 f2 22 	sts	0x22F2, r15	; 0x8022f2 <s_twi1_gyro_1_gyro_y_mdps.8220+0x3>
    8346:	8a 89       	ldd	r24, Y+18	; 0x12
    8348:	9b 89       	ldd	r25, Y+19	; 0x13
    834a:	ac 89       	ldd	r26, Y+20	; 0x14
    834c:	bd 89       	ldd	r27, Y+21	; 0x15
    834e:	80 93 eb 22 	sts	0x22EB, r24	; 0x8022eb <s_twi1_gyro_1_gyro_z_mdps.8221>
    8352:	90 93 ec 22 	sts	0x22EC, r25	; 0x8022ec <s_twi1_gyro_1_gyro_z_mdps.8221+0x1>
    8356:	a0 93 ed 22 	sts	0x22ED, r26	; 0x8022ed <s_twi1_gyro_1_gyro_z_mdps.8221+0x2>
    835a:	b0 93 ee 22 	sts	0x22EE, r27	; 0x8022ee <s_twi1_gyro_1_gyro_z_mdps.8221+0x3>
    835e:	c2 01       	movw	r24, r4
    8360:	b1 01       	movw	r22, r2
    8362:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    8366:	2b ed       	ldi	r18, 0xDB	; 219
    8368:	3f e0       	ldi	r19, 0x0F	; 15
    836a:	49 e4       	ldi	r20, 0x49	; 73
    836c:	50 e4       	ldi	r21, 0x40	; 64
    836e:	0e 94 7e 7a 	call	0xf4fc	; 0xf4fc <__mulsf3>
    8372:	20 e0       	ldi	r18, 0x00	; 0
    8374:	38 ec       	ldi	r19, 0xC8	; 200
    8376:	4f e2       	ldi	r20, 0x2F	; 47
    8378:	58 e4       	ldi	r21, 0x48	; 72
    837a:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    837e:	6e 83       	std	Y+6, r22	; 0x06
    8380:	7f 83       	std	Y+7, r23	; 0x07
    8382:	88 87       	std	Y+8, r24	; 0x08
    8384:	99 87       	std	Y+9, r25	; 0x09
    8386:	c7 01       	movw	r24, r14
    8388:	b6 01       	movw	r22, r12
    838a:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    838e:	2b ed       	ldi	r18, 0xDB	; 219
    8390:	3f e0       	ldi	r19, 0x0F	; 15
    8392:	49 e4       	ldi	r20, 0x49	; 73
    8394:	50 e4       	ldi	r21, 0x40	; 64
    8396:	0e 94 7e 7a 	call	0xf4fc	; 0xf4fc <__mulsf3>
    839a:	20 e0       	ldi	r18, 0x00	; 0
    839c:	38 ec       	ldi	r19, 0xC8	; 200
    839e:	4f e2       	ldi	r20, 0x2F	; 47
    83a0:	58 e4       	ldi	r21, 0x48	; 72
    83a2:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    83a6:	6a 87       	std	Y+10, r22	; 0x0a
    83a8:	7b 87       	std	Y+11, r23	; 0x0b
    83aa:	8c 87       	std	Y+12, r24	; 0x0c
    83ac:	9d 87       	std	Y+13, r25	; 0x0d
    83ae:	6a 89       	ldd	r22, Y+18	; 0x12
    83b0:	7b 89       	ldd	r23, Y+19	; 0x13
    83b2:	8c 89       	ldd	r24, Y+20	; 0x14
    83b4:	9d 89       	ldd	r25, Y+21	; 0x15
    83b6:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    83ba:	2b ed       	ldi	r18, 0xDB	; 219
    83bc:	3f e0       	ldi	r19, 0x0F	; 15
    83be:	49 e4       	ldi	r20, 0x49	; 73
    83c0:	50 e4       	ldi	r21, 0x40	; 64
    83c2:	0e 94 7e 7a 	call	0xf4fc	; 0xf4fc <__mulsf3>
    83c6:	20 e0       	ldi	r18, 0x00	; 0
    83c8:	38 ec       	ldi	r19, 0xC8	; 200
    83ca:	4f e2       	ldi	r20, 0x2F	; 47
    83cc:	58 e4       	ldi	r21, 0x48	; 72
    83ce:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    83d2:	6e 87       	std	Y+14, r22	; 0x0e
    83d4:	7f 87       	std	Y+15, r23	; 0x0f
    83d6:	88 8b       	std	Y+16, r24	; 0x10
    83d8:	99 8b       	std	Y+17, r25	; 0x11
    83da:	80 90 e7 22 	lds	r8, 0x22E7	; 0x8022e7 <s_rads_x.8216>
    83de:	90 90 e8 22 	lds	r9, 0x22E8	; 0x8022e8 <s_rads_x.8216+0x1>
    83e2:	a0 90 e9 22 	lds	r10, 0x22E9	; 0x8022e9 <s_rads_x.8216+0x2>
    83e6:	b0 90 ea 22 	lds	r11, 0x22EA	; 0x8022ea <s_rads_x.8216+0x3>
    83ea:	c5 01       	movw	r24, r10
    83ec:	b4 01       	movw	r22, r8
    83ee:	0e 94 f3 78 	call	0xf1e6	; 0xf1e6 <cos>
    83f2:	6a 83       	std	Y+2, r22	; 0x02
    83f4:	7b 83       	std	Y+3, r23	; 0x03
    83f6:	8c 83       	std	Y+4, r24	; 0x04
    83f8:	9d 83       	std	Y+5, r25	; 0x05
    83fa:	c5 01       	movw	r24, r10
    83fc:	b4 01       	movw	r22, r8
    83fe:	0e 94 2d 7b 	call	0xf65a	; 0xf65a <sin>
    8402:	4b 01       	movw	r8, r22
    8404:	5c 01       	movw	r10, r24
    8406:	20 e0       	ldi	r18, 0x00	; 0
    8408:	30 e0       	ldi	r19, 0x00	; 0
    840a:	40 e4       	ldi	r20, 0x40	; 64
    840c:	51 e4       	ldi	r21, 0x41	; 65
    840e:	6a 81       	ldd	r22, Y+2	; 0x02
    8410:	7b 81       	ldd	r23, Y+3	; 0x03
    8412:	8c 81       	ldd	r24, Y+4	; 0x04
    8414:	9d 81       	ldd	r25, Y+5	; 0x05
    8416:	0e 94 7e 7a 	call	0xf4fc	; 0xf4fc <__mulsf3>
    841a:	0e 94 5e 79 	call	0xf2bc	; 0xf2bc <__fixsfsi>
    841e:	14 e6       	ldi	r17, 0x64	; 100
    8420:	71 2e       	mov	r7, r17
    8422:	76 1a       	sub	r7, r22
    8424:	20 e0       	ldi	r18, 0x00	; 0
    8426:	30 e0       	ldi	r19, 0x00	; 0
    8428:	40 e4       	ldi	r20, 0x40	; 64
    842a:	51 e4       	ldi	r21, 0x41	; 65
    842c:	c5 01       	movw	r24, r10
    842e:	b4 01       	movw	r22, r8
    8430:	0e 94 7e 7a 	call	0xf4fc	; 0xf4fc <__mulsf3>
    8434:	0e 94 5e 79 	call	0xf2bc	; 0xf2bc <__fixsfsi>
    8438:	46 e9       	ldi	r20, 0x96	; 150
    843a:	46 1b       	sub	r20, r22
    843c:	00 e0       	ldi	r16, 0x00	; 0
    843e:	27 2d       	mov	r18, r7
    8440:	64 e6       	ldi	r22, 0x64	; 100
    8442:	86 e9       	ldi	r24, 0x96	; 150
    8444:	0e 94 e8 35 	call	0x6bd0	; 0x6bd0 <task_twi2_lcd_line>
    8448:	80 90 e3 22 	lds	r8, 0x22E3	; 0x8022e3 <s_rads_y.8217>
    844c:	90 90 e4 22 	lds	r9, 0x22E4	; 0x8022e4 <s_rads_y.8217+0x1>
    8450:	a0 90 e5 22 	lds	r10, 0x22E5	; 0x8022e5 <s_rads_y.8217+0x2>
    8454:	b0 90 e6 22 	lds	r11, 0x22E6	; 0x8022e6 <s_rads_y.8217+0x3>
    8458:	c5 01       	movw	r24, r10
    845a:	b4 01       	movw	r22, r8
    845c:	0e 94 f3 78 	call	0xf1e6	; 0xf1e6 <cos>
    8460:	6a 83       	std	Y+2, r22	; 0x02
    8462:	7b 83       	std	Y+3, r23	; 0x03
    8464:	8c 83       	std	Y+4, r24	; 0x04
    8466:	9d 83       	std	Y+5, r25	; 0x05
    8468:	c5 01       	movw	r24, r10
    846a:	b4 01       	movw	r22, r8
    846c:	0e 94 2d 7b 	call	0xf65a	; 0xf65a <sin>
    8470:	4b 01       	movw	r8, r22
    8472:	5c 01       	movw	r10, r24
    8474:	20 e0       	ldi	r18, 0x00	; 0
    8476:	30 e0       	ldi	r19, 0x00	; 0
    8478:	40 e4       	ldi	r20, 0x40	; 64
    847a:	51 e4       	ldi	r21, 0x41	; 65
    847c:	6a 81       	ldd	r22, Y+2	; 0x02
    847e:	7b 81       	ldd	r23, Y+3	; 0x03
    8480:	8c 81       	ldd	r24, Y+4	; 0x04
    8482:	9d 81       	ldd	r25, Y+5	; 0x05
    8484:	0e 94 7e 7a 	call	0xf4fc	; 0xf4fc <__mulsf3>
    8488:	0e 94 5e 79 	call	0xf2bc	; 0xf2bc <__fixsfsi>
    848c:	71 2e       	mov	r7, r17
    848e:	76 1a       	sub	r7, r22
    8490:	20 e0       	ldi	r18, 0x00	; 0
    8492:	30 e0       	ldi	r19, 0x00	; 0
    8494:	40 e4       	ldi	r20, 0x40	; 64
    8496:	51 e4       	ldi	r21, 0x41	; 65
    8498:	c5 01       	movw	r24, r10
    849a:	b4 01       	movw	r22, r8
    849c:	0e 94 7e 7a 	call	0xf4fc	; 0xf4fc <__mulsf3>
    84a0:	0e 94 5e 79 	call	0xf2bc	; 0xf2bc <__fixsfsi>
    84a4:	44 eb       	ldi	r20, 0xB4	; 180
    84a6:	46 0f       	add	r20, r22
    84a8:	27 2d       	mov	r18, r7
    84aa:	64 e6       	ldi	r22, 0x64	; 100
    84ac:	84 eb       	ldi	r24, 0xB4	; 180
    84ae:	0e 94 e8 35 	call	0x6bd0	; 0x6bd0 <task_twi2_lcd_line>
    84b2:	80 90 df 22 	lds	r8, 0x22DF	; 0x8022df <s_rads_z.8218>
    84b6:	90 90 e0 22 	lds	r9, 0x22E0	; 0x8022e0 <s_rads_z.8218+0x1>
    84ba:	a0 90 e1 22 	lds	r10, 0x22E1	; 0x8022e1 <s_rads_z.8218+0x2>
    84be:	b0 90 e2 22 	lds	r11, 0x22E2	; 0x8022e2 <s_rads_z.8218+0x3>
    84c2:	c5 01       	movw	r24, r10
    84c4:	b4 01       	movw	r22, r8
    84c6:	0e 94 f3 78 	call	0xf1e6	; 0xf1e6 <cos>
    84ca:	6a 83       	std	Y+2, r22	; 0x02
    84cc:	7b 83       	std	Y+3, r23	; 0x03
    84ce:	8c 83       	std	Y+4, r24	; 0x04
    84d0:	9d 83       	std	Y+5, r25	; 0x05
    84d2:	c5 01       	movw	r24, r10
    84d4:	b4 01       	movw	r22, r8
    84d6:	0e 94 2d 7b 	call	0xf65a	; 0xf65a <sin>
    84da:	4b 01       	movw	r8, r22
    84dc:	5c 01       	movw	r10, r24
    84de:	20 e0       	ldi	r18, 0x00	; 0
    84e0:	30 e0       	ldi	r19, 0x00	; 0
    84e2:	40 e4       	ldi	r20, 0x40	; 64
    84e4:	51 e4       	ldi	r21, 0x41	; 65
    84e6:	6a 81       	ldd	r22, Y+2	; 0x02
    84e8:	7b 81       	ldd	r23, Y+3	; 0x03
    84ea:	8c 81       	ldd	r24, Y+4	; 0x04
    84ec:	9d 81       	ldd	r25, Y+5	; 0x05
    84ee:	0e 94 7e 7a 	call	0xf4fc	; 0xf4fc <__mulsf3>
    84f2:	0e 94 5e 79 	call	0xf2bc	; 0xf2bc <__fixsfsi>
    84f6:	71 2e       	mov	r7, r17
    84f8:	76 1a       	sub	r7, r22
    84fa:	20 e0       	ldi	r18, 0x00	; 0
    84fc:	30 e0       	ldi	r19, 0x00	; 0
    84fe:	40 e4       	ldi	r20, 0x40	; 64
    8500:	51 e4       	ldi	r21, 0x41	; 65
    8502:	c5 01       	movw	r24, r10
    8504:	b4 01       	movw	r22, r8
    8506:	0e 94 7e 7a 	call	0xf4fc	; 0xf4fc <__mulsf3>
    850a:	0e 94 5e 79 	call	0xf2bc	; 0xf2bc <__fixsfsi>
    850e:	0f 2e       	mov	r0, r31
    8510:	f2 ed       	ldi	r31, 0xD2	; 210
    8512:	6f 2e       	mov	r6, r31
    8514:	f0 2d       	mov	r31, r0
    8516:	46 2d       	mov	r20, r6
    8518:	46 1b       	sub	r20, r22
    851a:	27 2d       	mov	r18, r7
    851c:	64 e6       	ldi	r22, 0x64	; 100
    851e:	82 ed       	ldi	r24, 0xD2	; 210
    8520:	0e 94 e8 35 	call	0x6bd0	; 0x6bd0 <task_twi2_lcd_line>
    8524:	6e 81       	ldd	r22, Y+6	; 0x06
    8526:	7f 81       	ldd	r23, Y+7	; 0x07
    8528:	88 85       	ldd	r24, Y+8	; 0x08
    852a:	99 85       	ldd	r25, Y+9	; 0x09
    852c:	0e 94 f3 78 	call	0xf1e6	; 0xf1e6 <cos>
    8530:	6a 83       	std	Y+2, r22	; 0x02
    8532:	7b 83       	std	Y+3, r23	; 0x03
    8534:	8c 83       	std	Y+4, r24	; 0x04
    8536:	9d 83       	std	Y+5, r25	; 0x05
    8538:	6e 81       	ldd	r22, Y+6	; 0x06
    853a:	7f 81       	ldd	r23, Y+7	; 0x07
    853c:	88 85       	ldd	r24, Y+8	; 0x08
    853e:	99 85       	ldd	r25, Y+9	; 0x09
    8540:	0e 94 2d 7b 	call	0xf65a	; 0xf65a <sin>
    8544:	4b 01       	movw	r8, r22
    8546:	5c 01       	movw	r10, r24
    8548:	20 e0       	ldi	r18, 0x00	; 0
    854a:	30 e0       	ldi	r19, 0x00	; 0
    854c:	40 e4       	ldi	r20, 0x40	; 64
    854e:	51 e4       	ldi	r21, 0x41	; 65
    8550:	6a 81       	ldd	r22, Y+2	; 0x02
    8552:	7b 81       	ldd	r23, Y+3	; 0x03
    8554:	8c 81       	ldd	r24, Y+4	; 0x04
    8556:	9d 81       	ldd	r25, Y+5	; 0x05
    8558:	0e 94 7e 7a 	call	0xf4fc	; 0xf4fc <__mulsf3>
    855c:	0e 94 5e 79 	call	0xf2bc	; 0xf2bc <__fixsfsi>
    8560:	71 2e       	mov	r7, r17
    8562:	76 1a       	sub	r7, r22
    8564:	20 e0       	ldi	r18, 0x00	; 0
    8566:	30 e0       	ldi	r19, 0x00	; 0
    8568:	40 e4       	ldi	r20, 0x40	; 64
    856a:	51 e4       	ldi	r21, 0x41	; 65
    856c:	c5 01       	movw	r24, r10
    856e:	b4 01       	movw	r22, r8
    8570:	0e 94 7e 7a 	call	0xf4fc	; 0xf4fc <__mulsf3>
    8574:	0e 94 5e 79 	call	0xf2bc	; 0xf2bc <__fixsfsi>
    8578:	46 e9       	ldi	r20, 0x96	; 150
    857a:	46 1b       	sub	r20, r22
    857c:	01 e0       	ldi	r16, 0x01	; 1
    857e:	27 2d       	mov	r18, r7
    8580:	64 e6       	ldi	r22, 0x64	; 100
    8582:	86 e9       	ldi	r24, 0x96	; 150
    8584:	0e 94 e8 35 	call	0x6bd0	; 0x6bd0 <task_twi2_lcd_line>
    8588:	6a 85       	ldd	r22, Y+10	; 0x0a
    858a:	7b 85       	ldd	r23, Y+11	; 0x0b
    858c:	8c 85       	ldd	r24, Y+12	; 0x0c
    858e:	9d 85       	ldd	r25, Y+13	; 0x0d
    8590:	0e 94 f3 78 	call	0xf1e6	; 0xf1e6 <cos>
    8594:	6a 83       	std	Y+2, r22	; 0x02
    8596:	7b 83       	std	Y+3, r23	; 0x03
    8598:	8c 83       	std	Y+4, r24	; 0x04
    859a:	9d 83       	std	Y+5, r25	; 0x05
    859c:	6a 85       	ldd	r22, Y+10	; 0x0a
    859e:	7b 85       	ldd	r23, Y+11	; 0x0b
    85a0:	8c 85       	ldd	r24, Y+12	; 0x0c
    85a2:	9d 85       	ldd	r25, Y+13	; 0x0d
    85a4:	0e 94 2d 7b 	call	0xf65a	; 0xf65a <sin>
    85a8:	4b 01       	movw	r8, r22
    85aa:	5c 01       	movw	r10, r24
    85ac:	20 e0       	ldi	r18, 0x00	; 0
    85ae:	30 e0       	ldi	r19, 0x00	; 0
    85b0:	40 e4       	ldi	r20, 0x40	; 64
    85b2:	51 e4       	ldi	r21, 0x41	; 65
    85b4:	6a 81       	ldd	r22, Y+2	; 0x02
    85b6:	7b 81       	ldd	r23, Y+3	; 0x03
    85b8:	8c 81       	ldd	r24, Y+4	; 0x04
    85ba:	9d 81       	ldd	r25, Y+5	; 0x05
    85bc:	0e 94 7e 7a 	call	0xf4fc	; 0xf4fc <__mulsf3>
    85c0:	0e 94 5e 79 	call	0xf2bc	; 0xf2bc <__fixsfsi>
    85c4:	71 2e       	mov	r7, r17
    85c6:	76 1a       	sub	r7, r22
    85c8:	20 e0       	ldi	r18, 0x00	; 0
    85ca:	30 e0       	ldi	r19, 0x00	; 0
    85cc:	40 e4       	ldi	r20, 0x40	; 64
    85ce:	51 e4       	ldi	r21, 0x41	; 65
    85d0:	c5 01       	movw	r24, r10
    85d2:	b4 01       	movw	r22, r8
    85d4:	0e 94 7e 7a 	call	0xf4fc	; 0xf4fc <__mulsf3>
    85d8:	0e 94 5e 79 	call	0xf2bc	; 0xf2bc <__fixsfsi>
    85dc:	44 eb       	ldi	r20, 0xB4	; 180
    85de:	46 0f       	add	r20, r22
    85e0:	27 2d       	mov	r18, r7
    85e2:	64 e6       	ldi	r22, 0x64	; 100
    85e4:	84 eb       	ldi	r24, 0xB4	; 180
    85e6:	0e 94 e8 35 	call	0x6bd0	; 0x6bd0 <task_twi2_lcd_line>
    85ea:	6e 85       	ldd	r22, Y+14	; 0x0e
    85ec:	7f 85       	ldd	r23, Y+15	; 0x0f
    85ee:	88 89       	ldd	r24, Y+16	; 0x10
    85f0:	99 89       	ldd	r25, Y+17	; 0x11
    85f2:	0e 94 f3 78 	call	0xf1e6	; 0xf1e6 <cos>
    85f6:	6a 83       	std	Y+2, r22	; 0x02
    85f8:	7b 83       	std	Y+3, r23	; 0x03
    85fa:	8c 83       	std	Y+4, r24	; 0x04
    85fc:	9d 83       	std	Y+5, r25	; 0x05
    85fe:	6e 85       	ldd	r22, Y+14	; 0x0e
    8600:	7f 85       	ldd	r23, Y+15	; 0x0f
    8602:	88 89       	ldd	r24, Y+16	; 0x10
    8604:	99 89       	ldd	r25, Y+17	; 0x11
    8606:	0e 94 2d 7b 	call	0xf65a	; 0xf65a <sin>
    860a:	4b 01       	movw	r8, r22
    860c:	5c 01       	movw	r10, r24
    860e:	20 e0       	ldi	r18, 0x00	; 0
    8610:	30 e0       	ldi	r19, 0x00	; 0
    8612:	40 e4       	ldi	r20, 0x40	; 64
    8614:	51 e4       	ldi	r21, 0x41	; 65
    8616:	6a 81       	ldd	r22, Y+2	; 0x02
    8618:	7b 81       	ldd	r23, Y+3	; 0x03
    861a:	8c 81       	ldd	r24, Y+4	; 0x04
    861c:	9d 81       	ldd	r25, Y+5	; 0x05
    861e:	0e 94 7e 7a 	call	0xf4fc	; 0xf4fc <__mulsf3>
    8622:	0e 94 5e 79 	call	0xf2bc	; 0xf2bc <__fixsfsi>
    8626:	71 2e       	mov	r7, r17
    8628:	76 1a       	sub	r7, r22
    862a:	20 e0       	ldi	r18, 0x00	; 0
    862c:	30 e0       	ldi	r19, 0x00	; 0
    862e:	40 e4       	ldi	r20, 0x40	; 64
    8630:	51 e4       	ldi	r21, 0x41	; 65
    8632:	c5 01       	movw	r24, r10
    8634:	b4 01       	movw	r22, r8
    8636:	0e 94 7e 7a 	call	0xf4fc	; 0xf4fc <__mulsf3>
    863a:	0e 94 5e 79 	call	0xf2bc	; 0xf2bc <__fixsfsi>
    863e:	46 2d       	mov	r20, r6
    8640:	46 1b       	sub	r20, r22
    8642:	27 2d       	mov	r18, r7
    8644:	64 e6       	ldi	r22, 0x64	; 100
    8646:	82 ed       	ldi	r24, 0xD2	; 210
    8648:	0e 94 e8 35 	call	0x6bd0	; 0x6bd0 <task_twi2_lcd_line>
    864c:	2e 81       	ldd	r18, Y+6	; 0x06
    864e:	3f 81       	ldd	r19, Y+7	; 0x07
    8650:	48 85       	ldd	r20, Y+8	; 0x08
    8652:	59 85       	ldd	r21, Y+9	; 0x09
    8654:	20 93 e7 22 	sts	0x22E7, r18	; 0x8022e7 <s_rads_x.8216>
    8658:	30 93 e8 22 	sts	0x22E8, r19	; 0x8022e8 <s_rads_x.8216+0x1>
    865c:	40 93 e9 22 	sts	0x22E9, r20	; 0x8022e9 <s_rads_x.8216+0x2>
    8660:	50 93 ea 22 	sts	0x22EA, r21	; 0x8022ea <s_rads_x.8216+0x3>
    8664:	8a 85       	ldd	r24, Y+10	; 0x0a
    8666:	9b 85       	ldd	r25, Y+11	; 0x0b
    8668:	ac 85       	ldd	r26, Y+12	; 0x0c
    866a:	bd 85       	ldd	r27, Y+13	; 0x0d
    866c:	80 93 e3 22 	sts	0x22E3, r24	; 0x8022e3 <s_rads_y.8217>
    8670:	90 93 e4 22 	sts	0x22E4, r25	; 0x8022e4 <s_rads_y.8217+0x1>
    8674:	a0 93 e5 22 	sts	0x22E5, r26	; 0x8022e5 <s_rads_y.8217+0x2>
    8678:	b0 93 e6 22 	sts	0x22E6, r27	; 0x8022e6 <s_rads_y.8217+0x3>
    867c:	2e 85       	ldd	r18, Y+14	; 0x0e
    867e:	3f 85       	ldd	r19, Y+15	; 0x0f
    8680:	48 89       	ldd	r20, Y+16	; 0x10
    8682:	59 89       	ldd	r21, Y+17	; 0x11
    8684:	20 93 df 22 	sts	0x22DF, r18	; 0x8022df <s_rads_z.8218>
    8688:	30 93 e0 22 	sts	0x22E0, r19	; 0x8022e0 <s_rads_z.8218+0x1>
    868c:	40 93 e1 22 	sts	0x22E1, r20	; 0x8022e1 <s_rads_z.8218+0x2>
    8690:	50 93 e2 22 	sts	0x22E2, r21	; 0x8022e2 <s_rads_z.8218+0x3>
    8694:	80 91 60 20 	lds	r24, 0x2060	; 0x802060 <g_pitch_tone_mode>
    8698:	81 30       	cpi	r24, 0x01	; 1
    869a:	81 f5       	brne	.+96     	; 0x86fc <task_twi2_lcd__gyro_gfxgyro+0x496>
    869c:	d2 01       	movw	r26, r4
    869e:	c1 01       	movw	r24, r2
    86a0:	8c 0d       	add	r24, r12
    86a2:	9d 1d       	adc	r25, r13
    86a4:	ae 1d       	adc	r26, r14
    86a6:	bf 1d       	adc	r27, r15
    86a8:	2a 89       	ldd	r18, Y+18	; 0x12
    86aa:	3b 89       	ldd	r19, Y+19	; 0x13
    86ac:	4c 89       	ldd	r20, Y+20	; 0x14
    86ae:	5d 89       	ldd	r21, Y+21	; 0x15
    86b0:	82 0f       	add	r24, r18
    86b2:	93 1f       	adc	r25, r19
    86b4:	a4 1f       	adc	r26, r20
    86b6:	b5 1f       	adc	r27, r21
    86b8:	ac 01       	movw	r20, r24
    86ba:	bd 01       	movw	r22, r26
    86bc:	bb 23       	and	r27, r27
    86be:	3c f4       	brge	.+14     	; 0x86ce <task_twi2_lcd__gyro_gfxgyro+0x468>
    86c0:	44 27       	eor	r20, r20
    86c2:	55 27       	eor	r21, r21
    86c4:	ba 01       	movw	r22, r20
    86c6:	48 1b       	sub	r20, r24
    86c8:	59 0b       	sbc	r21, r25
    86ca:	6a 0b       	sbc	r22, r26
    86cc:	7b 0b       	sbc	r23, r27
    86ce:	cb 01       	movw	r24, r22
    86d0:	ba 01       	movw	r22, r20
    86d2:	61 39       	cpi	r22, 0x91	; 145
    86d4:	31 e0       	ldi	r19, 0x01	; 1
    86d6:	73 07       	cpc	r23, r19
    86d8:	81 05       	cpc	r24, r1
    86da:	91 05       	cpc	r25, r1
    86dc:	7c f0       	brlt	.+30     	; 0x86fc <task_twi2_lcd__gyro_gfxgyro+0x496>
    86de:	2c eb       	ldi	r18, 0xBC	; 188
    86e0:	32 e0       	ldi	r19, 0x02	; 2
    86e2:	40 e0       	ldi	r20, 0x00	; 0
    86e4:	50 e0       	ldi	r21, 0x00	; 0
    86e6:	0e 94 b5 7c 	call	0xf96a	; 0xf96a <__divmodsi4>
    86ea:	6a e0       	ldi	r22, 0x0A	; 10
    86ec:	82 e1       	ldi	r24, 0x12	; 18
    86ee:	82 0f       	add	r24, r18
    86f0:	0e 94 41 33 	call	0x6682	; 0x6682 <twi2_set_beep>
    86f4:	8d e7       	ldi	r24, 0x7D	; 125
    86f6:	90 e0       	ldi	r25, 0x00	; 0
    86f8:	0e 94 92 6a 	call	0xd524	; 0xd524 <yield_ms>
    86fc:	65 96       	adiw	r28, 0x15	; 21
    86fe:	cd bf       	out	0x3d, r28	; 61
    8700:	de bf       	out	0x3e, r29	; 62
    8702:	df 91       	pop	r29
    8704:	cf 91       	pop	r28
    8706:	1f 91       	pop	r17
    8708:	0f 91       	pop	r16
    870a:	ff 90       	pop	r15
    870c:	ef 90       	pop	r14
    870e:	df 90       	pop	r13
    8710:	cf 90       	pop	r12
    8712:	bf 90       	pop	r11
    8714:	af 90       	pop	r10
    8716:	9f 90       	pop	r9
    8718:	8f 90       	pop	r8
    871a:	7f 90       	pop	r7
    871c:	6f 90       	pop	r6
    871e:	5f 90       	pop	r5
    8720:	4f 90       	pop	r4
    8722:	3f 90       	pop	r3
    8724:	2f 90       	pop	r2
    8726:	08 95       	ret

00008728 <task_twi2_lcd__gyro_beepvario>:
    8728:	cf 92       	push	r12
    872a:	df 92       	push	r13
    872c:	ef 92       	push	r14
    872e:	ff 92       	push	r15
    8730:	cf 93       	push	r28
    8732:	df 93       	push	r29
    8734:	1f 92       	push	r1
    8736:	cd b7       	in	r28, 0x3d	; 61
    8738:	de b7       	in	r29, 0x3e	; 62
    873a:	8f b7       	in	r24, 0x3f	; 63
    873c:	89 83       	std	Y+1, r24	; 0x01
    873e:	f8 94       	cli
    8740:	89 81       	ldd	r24, Y+1	; 0x01
    8742:	c0 90 06 27 	lds	r12, 0x2706	; 0x802706 <g_twi1_baro_p_100>
    8746:	d0 90 07 27 	lds	r13, 0x2707	; 0x802707 <g_twi1_baro_p_100+0x1>
    874a:	e0 90 08 27 	lds	r14, 0x2708	; 0x802708 <g_twi1_baro_p_100+0x2>
    874e:	f0 90 09 27 	lds	r15, 0x2709	; 0x802709 <g_twi1_baro_p_100+0x3>
    8752:	8f bf       	out	0x3f, r24	; 63
    8754:	80 91 60 20 	lds	r24, 0x2060	; 0x802060 <g_pitch_tone_mode>
    8758:	82 30       	cpi	r24, 0x02	; 2
    875a:	99 f5       	brne	.+102    	; 0x87c2 <task_twi2_lcd__gyro_beepvario+0x9a>
    875c:	40 91 06 27 	lds	r20, 0x2706	; 0x802706 <g_twi1_baro_p_100>
    8760:	50 91 07 27 	lds	r21, 0x2707	; 0x802707 <g_twi1_baro_p_100+0x1>
    8764:	60 91 08 27 	lds	r22, 0x2708	; 0x802708 <g_twi1_baro_p_100+0x2>
    8768:	70 91 09 27 	lds	r23, 0x2709	; 0x802709 <g_twi1_baro_p_100+0x3>
    876c:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <s_twi1_baro_p_100.8233>
    8770:	90 91 07 20 	lds	r25, 0x2007	; 0x802007 <s_twi1_baro_p_100.8233+0x1>
    8774:	a0 91 08 20 	lds	r26, 0x2008	; 0x802008 <s_twi1_baro_p_100.8233+0x2>
    8778:	b0 91 09 20 	lds	r27, 0x2009	; 0x802009 <s_twi1_baro_p_100.8233+0x3>
    877c:	84 1b       	sub	r24, r20
    877e:	95 0b       	sbc	r25, r21
    8780:	a6 0b       	sbc	r26, r22
    8782:	b7 0b       	sbc	r27, r23
    8784:	8c 59       	subi	r24, 0x9C	; 156
    8786:	9f 4f       	sbci	r25, 0xFF	; 255
    8788:	af 4f       	sbci	r26, 0xFF	; 255
    878a:	bf 4f       	sbci	r27, 0xFF	; 255
    878c:	8a 30       	cpi	r24, 0x0A	; 10
    878e:	91 05       	cpc	r25, r1
    8790:	a1 05       	cpc	r26, r1
    8792:	b1 05       	cpc	r27, r1
    8794:	58 f0       	brcs	.+22     	; 0x87ac <task_twi2_lcd__gyro_beepvario+0x84>
    8796:	8f 3f       	cpi	r24, 0xFF	; 255
    8798:	91 05       	cpc	r25, r1
    879a:	a1 05       	cpc	r26, r1
    879c:	b1 05       	cpc	r27, r1
    879e:	51 f0       	breq	.+20     	; 0x87b4 <task_twi2_lcd__gyro_beepvario+0x8c>
    87a0:	48 f0       	brcs	.+18     	; 0x87b4 <task_twi2_lcd__gyro_beepvario+0x8c>
    87a2:	8f ef       	ldi	r24, 0xFF	; 255
    87a4:	90 e0       	ldi	r25, 0x00	; 0
    87a6:	a0 e0       	ldi	r26, 0x00	; 0
    87a8:	b0 e0       	ldi	r27, 0x00	; 0
    87aa:	04 c0       	rjmp	.+8      	; 0x87b4 <task_twi2_lcd__gyro_beepvario+0x8c>
    87ac:	8a e0       	ldi	r24, 0x0A	; 10
    87ae:	90 e0       	ldi	r25, 0x00	; 0
    87b0:	a0 e0       	ldi	r26, 0x00	; 0
    87b2:	b0 e0       	ldi	r27, 0x00	; 0
    87b4:	6a e0       	ldi	r22, 0x0A	; 10
    87b6:	0e 94 41 33 	call	0x6682	; 0x6682 <twi2_set_beep>
    87ba:	8d e7       	ldi	r24, 0x7D	; 125
    87bc:	90 e0       	ldi	r25, 0x00	; 0
    87be:	0e 94 92 6a 	call	0xd524	; 0xd524 <yield_ms>
    87c2:	c0 92 06 20 	sts	0x2006, r12	; 0x802006 <s_twi1_baro_p_100.8233>
    87c6:	d0 92 07 20 	sts	0x2007, r13	; 0x802007 <s_twi1_baro_p_100.8233+0x1>
    87ca:	e0 92 08 20 	sts	0x2008, r14	; 0x802008 <s_twi1_baro_p_100.8233+0x2>
    87ce:	f0 92 09 20 	sts	0x2009, r15	; 0x802009 <s_twi1_baro_p_100.8233+0x3>
    87d2:	0f 90       	pop	r0
    87d4:	df 91       	pop	r29
    87d6:	cf 91       	pop	r28
    87d8:	ff 90       	pop	r15
    87da:	ef 90       	pop	r14
    87dc:	df 90       	pop	r13
    87de:	cf 90       	pop	r12
    87e0:	08 95       	ret

000087e2 <task_twi2_lcd__baro>:
    87e2:	bf 92       	push	r11
    87e4:	cf 92       	push	r12
    87e6:	df 92       	push	r13
    87e8:	ef 92       	push	r14
    87ea:	ff 92       	push	r15
    87ec:	0f 93       	push	r16
    87ee:	1f 93       	push	r17
    87f0:	cf 93       	push	r28
    87f2:	df 93       	push	r29
    87f4:	1f 92       	push	r1
    87f6:	cd b7       	in	r28, 0x3d	; 61
    87f8:	de b7       	in	r29, 0x3e	; 62
    87fa:	b8 2e       	mov	r11, r24
    87fc:	8f b7       	in	r24, 0x3f	; 63
    87fe:	89 83       	std	Y+1, r24	; 0x01
    8800:	f8 94       	cli
    8802:	29 81       	ldd	r18, Y+1	; 0x01
    8804:	60 91 0a 27 	lds	r22, 0x270A	; 0x80270a <g_twi1_baro_temp_100>
    8808:	70 91 0b 27 	lds	r23, 0x270B	; 0x80270b <g_twi1_baro_temp_100+0x1>
    880c:	80 91 0c 27 	lds	r24, 0x270C	; 0x80270c <g_twi1_baro_temp_100+0x2>
    8810:	90 91 0d 27 	lds	r25, 0x270D	; 0x80270d <g_twi1_baro_temp_100+0x3>
    8814:	c0 90 06 27 	lds	r12, 0x2706	; 0x802706 <g_twi1_baro_p_100>
    8818:	d0 90 07 27 	lds	r13, 0x2707	; 0x802707 <g_twi1_baro_p_100+0x1>
    881c:	e0 90 08 27 	lds	r14, 0x2708	; 0x802708 <g_twi1_baro_p_100+0x2>
    8820:	f0 90 09 27 	lds	r15, 0x2709	; 0x802709 <g_twi1_baro_p_100+0x3>
    8824:	2f bf       	out	0x3f, r18	; 63
    8826:	00 91 db 22 	lds	r16, 0x22DB	; 0x8022db <s_twi1_baro_temp_100.8244>
    882a:	10 91 dc 22 	lds	r17, 0x22DC	; 0x8022dc <s_twi1_baro_temp_100.8244+0x1>
    882e:	20 91 dd 22 	lds	r18, 0x22DD	; 0x8022dd <s_twi1_baro_temp_100.8244+0x2>
    8832:	30 91 de 22 	lds	r19, 0x22DE	; 0x8022de <s_twi1_baro_temp_100.8244+0x3>
    8836:	60 17       	cp	r22, r16
    8838:	71 07       	cpc	r23, r17
    883a:	82 07       	cpc	r24, r18
    883c:	93 07       	cpc	r25, r19
    883e:	c1 f0       	breq	.+48     	; 0x8870 <task_twi2_lcd__baro+0x8e>
    8840:	60 93 db 22 	sts	0x22DB, r22	; 0x8022db <s_twi1_baro_temp_100.8244>
    8844:	70 93 dc 22 	sts	0x22DC, r23	; 0x8022dc <s_twi1_baro_temp_100.8244+0x1>
    8848:	80 93 dd 22 	sts	0x22DD, r24	; 0x8022dd <s_twi1_baro_temp_100.8244+0x2>
    884c:	90 93 de 22 	sts	0x22DE, r25	; 0x8022de <s_twi1_baro_temp_100.8244+0x3>
    8850:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    8854:	20 e0       	ldi	r18, 0x00	; 0
    8856:	30 e0       	ldi	r19, 0x00	; 0
    8858:	48 ec       	ldi	r20, 0xC8	; 200
    885a:	52 e4       	ldi	r21, 0x42	; 66
    885c:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    8860:	9b 01       	movw	r18, r22
    8862:	ac 01       	movw	r20, r24
    8864:	0a e9       	ldi	r16, 0x9A	; 154
    8866:	10 e3       	ldi	r17, 0x30	; 48
    8868:	6a e5       	ldi	r22, 0x5A	; 90
    886a:	8b 2d       	mov	r24, r11
    886c:	0e 94 43 35 	call	0x6a86	; 0x6a86 <task_twi2_lcd_print_format_float_P>
    8870:	80 91 d7 22 	lds	r24, 0x22D7	; 0x8022d7 <s_twi1_baro_p_100.8245>
    8874:	90 91 d8 22 	lds	r25, 0x22D8	; 0x8022d8 <s_twi1_baro_p_100.8245+0x1>
    8878:	a0 91 d9 22 	lds	r26, 0x22D9	; 0x8022d9 <s_twi1_baro_p_100.8245+0x2>
    887c:	b0 91 da 22 	lds	r27, 0x22DA	; 0x8022da <s_twi1_baro_p_100.8245+0x3>
    8880:	c8 16       	cp	r12, r24
    8882:	d9 06       	cpc	r13, r25
    8884:	ea 06       	cpc	r14, r26
    8886:	fb 06       	cpc	r15, r27
    8888:	d1 f0       	breq	.+52     	; 0x88be <task_twi2_lcd__baro+0xdc>
    888a:	c0 92 d7 22 	sts	0x22D7, r12	; 0x8022d7 <s_twi1_baro_p_100.8245>
    888e:	d0 92 d8 22 	sts	0x22D8, r13	; 0x8022d8 <s_twi1_baro_p_100.8245+0x1>
    8892:	e0 92 d9 22 	sts	0x22D9, r14	; 0x8022d9 <s_twi1_baro_p_100.8245+0x2>
    8896:	f0 92 da 22 	sts	0x22DA, r15	; 0x8022da <s_twi1_baro_p_100.8245+0x3>
    889a:	c7 01       	movw	r24, r14
    889c:	b6 01       	movw	r22, r12
    889e:	0e 94 91 79 	call	0xf322	; 0xf322 <__floatsisf>
    88a2:	20 e0       	ldi	r18, 0x00	; 0
    88a4:	30 e0       	ldi	r19, 0x00	; 0
    88a6:	48 ec       	ldi	r20, 0xC8	; 200
    88a8:	52 e4       	ldi	r21, 0x42	; 66
    88aa:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    88ae:	9b 01       	movw	r18, r22
    88b0:	ac 01       	movw	r20, r24
    88b2:	03 e9       	ldi	r16, 0x93	; 147
    88b4:	10 e3       	ldi	r17, 0x30	; 48
    88b6:	64 e6       	ldi	r22, 0x64	; 100
    88b8:	8b 2d       	mov	r24, r11
    88ba:	0e 94 43 35 	call	0x6a86	; 0x6a86 <task_twi2_lcd_print_format_float_P>
    88be:	0f 90       	pop	r0
    88c0:	df 91       	pop	r29
    88c2:	cf 91       	pop	r28
    88c4:	1f 91       	pop	r17
    88c6:	0f 91       	pop	r16
    88c8:	ff 90       	pop	r15
    88ca:	ef 90       	pop	r14
    88cc:	df 90       	pop	r13
    88ce:	cf 90       	pop	r12
    88d0:	bf 90       	pop	r11
    88d2:	08 95       	ret

000088d4 <task_twi>:
    88d4:	cf 92       	push	r12
    88d6:	df 92       	push	r13
    88d8:	ef 92       	push	r14
    88da:	0f 93       	push	r16
    88dc:	cf 93       	push	r28
    88de:	df 93       	push	r29
    88e0:	1f 92       	push	r1
    88e2:	cd b7       	in	r28, 0x3d	; 61
    88e4:	de b7       	in	r29, 0x3e	; 62
    88e6:	80 91 fb 26 	lds	r24, 0x26FB	; 0x8026fb <g_twi2_lcd_version>
    88ea:	81 31       	cpi	r24, 0x11	; 17
    88ec:	08 f4       	brcc	.+2      	; 0x88f0 <task_twi+0x1c>
    88ee:	68 c1       	rjmp	.+720    	; 0x8bc0 <task_twi+0x2ec>
    88f0:	80 91 fa 26 	lds	r24, 0x26FA	; 0x8026fa <g_twi2_lcd_repaint>
    88f4:	88 23       	and	r24, r24
    88f6:	09 f4       	brne	.+2      	; 0x88fa <task_twi+0x26>
    88f8:	b5 c0       	rjmp	.+362    	; 0x8a64 <task_twi+0x190>
    88fa:	10 92 fa 26 	sts	0x26FA, r1	; 0x8026fa <g_twi2_lcd_repaint>
    88fe:	0e 94 66 36 	call	0x6ccc	; 0x6ccc <task_twi2_lcd_header>
    8902:	80 91 64 20 	lds	r24, 0x2064	; 0x802064 <g_adc_enabled>
    8906:	88 23       	and	r24, r24
    8908:	21 f1       	breq	.+72     	; 0x8952 <task_twi+0x7e>
    890a:	4c e4       	ldi	r20, 0x4C	; 76
    890c:	51 e2       	ldi	r21, 0x21	; 33
    890e:	64 e1       	ldi	r22, 0x14	; 20
    8910:	80 e0       	ldi	r24, 0x00	; 0
    8912:	0e 94 81 35 	call	0x6b02	; 0x6b02 <task_twi2_lcd_str>
    8916:	46 e5       	ldi	r20, 0x56	; 86
    8918:	51 e2       	ldi	r21, 0x21	; 33
    891a:	6e e1       	ldi	r22, 0x1E	; 30
    891c:	82 e1       	ldi	r24, 0x12	; 18
    891e:	0e 94 81 35 	call	0x6b02	; 0x6b02 <task_twi2_lcd_str>
    8922:	4d e5       	ldi	r20, 0x5D	; 93
    8924:	51 e2       	ldi	r21, 0x21	; 33
    8926:	68 e2       	ldi	r22, 0x28	; 40
    8928:	82 e1       	ldi	r24, 0x12	; 18
    892a:	0e 94 81 35 	call	0x6b02	; 0x6b02 <task_twi2_lcd_str>
    892e:	44 e6       	ldi	r20, 0x64	; 100
    8930:	51 e2       	ldi	r21, 0x21	; 33
    8932:	62 e3       	ldi	r22, 0x32	; 50
    8934:	80 e0       	ldi	r24, 0x00	; 0
    8936:	0e 94 81 35 	call	0x6b02	; 0x6b02 <task_twi2_lcd_str>
    893a:	4e e6       	ldi	r20, 0x6E	; 110
    893c:	51 e2       	ldi	r21, 0x21	; 33
    893e:	6c e3       	ldi	r22, 0x3C	; 60
    8940:	80 e0       	ldi	r24, 0x00	; 0
    8942:	0e 94 81 35 	call	0x6b02	; 0x6b02 <task_twi2_lcd_str>
    8946:	48 e7       	ldi	r20, 0x78	; 120
    8948:	51 e2       	ldi	r21, 0x21	; 33
    894a:	66 e4       	ldi	r22, 0x46	; 70
    894c:	80 e0       	ldi	r24, 0x00	; 0
    894e:	0e 94 81 35 	call	0x6b02	; 0x6b02 <task_twi2_lcd_str>
    8952:	42 e8       	ldi	r20, 0x82	; 130
    8954:	51 e2       	ldi	r21, 0x21	; 33
    8956:	6a e5       	ldi	r22, 0x5A	; 90
    8958:	80 e0       	ldi	r24, 0x00	; 0
    895a:	0e 94 81 35 	call	0x6b02	; 0x6b02 <task_twi2_lcd_str>
    895e:	4c e8       	ldi	r20, 0x8C	; 140
    8960:	51 e2       	ldi	r21, 0x21	; 33
    8962:	64 e6       	ldi	r22, 0x64	; 100
    8964:	80 e0       	ldi	r24, 0x00	; 0
    8966:	0e 94 81 35 	call	0x6b02	; 0x6b02 <task_twi2_lcd_str>
    896a:	46 e9       	ldi	r20, 0x96	; 150
    896c:	51 e2       	ldi	r21, 0x21	; 33
    896e:	6e e6       	ldi	r22, 0x6E	; 110
    8970:	80 e0       	ldi	r24, 0x00	; 0
    8972:	0e 94 81 35 	call	0x6b02	; 0x6b02 <task_twi2_lcd_str>
    8976:	40 ea       	ldi	r20, 0xA0	; 160
    8978:	51 e2       	ldi	r21, 0x21	; 33
    897a:	68 e7       	ldi	r22, 0x78	; 120
    897c:	80 e0       	ldi	r24, 0x00	; 0
    897e:	0e 94 81 35 	call	0x6b02	; 0x6b02 <task_twi2_lcd_str>
    8982:	80 91 64 20 	lds	r24, 0x2064	; 0x802064 <g_adc_enabled>
    8986:	88 23       	and	r24, r24
    8988:	21 f1       	breq	.+72     	; 0x89d2 <task_twi+0xfe>
    898a:	4a ea       	ldi	r20, 0xAA	; 170
    898c:	51 e2       	ldi	r21, 0x21	; 33
    898e:	64 e1       	ldi	r22, 0x14	; 20
    8990:	80 e6       	ldi	r24, 0x60	; 96
    8992:	0e 94 81 35 	call	0x6b02	; 0x6b02 <task_twi2_lcd_str>
    8996:	4c ea       	ldi	r20, 0xAC	; 172
    8998:	51 e2       	ldi	r21, 0x21	; 33
    899a:	6e e1       	ldi	r22, 0x1E	; 30
    899c:	80 e6       	ldi	r24, 0x60	; 96
    899e:	0e 94 81 35 	call	0x6b02	; 0x6b02 <task_twi2_lcd_str>
    89a2:	4c ea       	ldi	r20, 0xAC	; 172
    89a4:	51 e2       	ldi	r21, 0x21	; 33
    89a6:	68 e2       	ldi	r22, 0x28	; 40
    89a8:	80 e6       	ldi	r24, 0x60	; 96
    89aa:	0e 94 81 35 	call	0x6b02	; 0x6b02 <task_twi2_lcd_str>
    89ae:	4c ea       	ldi	r20, 0xAC	; 172
    89b0:	51 e2       	ldi	r21, 0x21	; 33
    89b2:	62 e3       	ldi	r22, 0x32	; 50
    89b4:	80 e6       	ldi	r24, 0x60	; 96
    89b6:	0e 94 81 35 	call	0x6b02	; 0x6b02 <task_twi2_lcd_str>
    89ba:	4c ea       	ldi	r20, 0xAC	; 172
    89bc:	51 e2       	ldi	r21, 0x21	; 33
    89be:	6c e3       	ldi	r22, 0x3C	; 60
    89c0:	80 e6       	ldi	r24, 0x60	; 96
    89c2:	0e 94 81 35 	call	0x6b02	; 0x6b02 <task_twi2_lcd_str>
    89c6:	4c ea       	ldi	r20, 0xAC	; 172
    89c8:	51 e2       	ldi	r21, 0x21	; 33
    89ca:	66 e4       	ldi	r22, 0x46	; 70
    89cc:	80 e6       	ldi	r24, 0x60	; 96
    89ce:	0e 94 81 35 	call	0x6b02	; 0x6b02 <task_twi2_lcd_str>
    89d2:	4a ea       	ldi	r20, 0xAA	; 170
    89d4:	51 e2       	ldi	r21, 0x21	; 33
    89d6:	6a e5       	ldi	r22, 0x5A	; 90
    89d8:	80 e6       	ldi	r24, 0x60	; 96
    89da:	0e 94 81 35 	call	0x6b02	; 0x6b02 <task_twi2_lcd_str>
    89de:	4e ea       	ldi	r20, 0xAE	; 174
    89e0:	51 e2       	ldi	r21, 0x21	; 33
    89e2:	64 e6       	ldi	r22, 0x64	; 100
    89e4:	8c e6       	ldi	r24, 0x6C	; 108
    89e6:	0e 94 81 35 	call	0x6b02	; 0x6b02 <task_twi2_lcd_str>
    89ea:	4a ea       	ldi	r20, 0xAA	; 170
    89ec:	51 e2       	ldi	r21, 0x21	; 33
    89ee:	6e e6       	ldi	r22, 0x6E	; 110
    89f0:	80 e6       	ldi	r24, 0x60	; 96
    89f2:	0e 94 81 35 	call	0x6b02	; 0x6b02 <task_twi2_lcd_str>
    89f6:	42 eb       	ldi	r20, 0xB2	; 178
    89f8:	51 e2       	ldi	r21, 0x21	; 33
    89fa:	68 e7       	ldi	r22, 0x78	; 120
    89fc:	80 e6       	ldi	r24, 0x60	; 96
    89fe:	0e 94 81 35 	call	0x6b02	; 0x6b02 <task_twi2_lcd_str>
    8a02:	01 e0       	ldi	r16, 0x01	; 1
    8a04:	20 e0       	ldi	r18, 0x00	; 0
    8a06:	4e e0       	ldi	r20, 0x0E	; 14
    8a08:	64 e6       	ldi	r22, 0x64	; 100
    8a0a:	86 e9       	ldi	r24, 0x96	; 150
    8a0c:	0e 94 3e 36 	call	0x6c7c	; 0x6c7c <task_twi2_lcd_circ>
    8a10:	20 e0       	ldi	r18, 0x00	; 0
    8a12:	4e e0       	ldi	r20, 0x0E	; 14
    8a14:	64 e6       	ldi	r22, 0x64	; 100
    8a16:	84 eb       	ldi	r24, 0xB4	; 180
    8a18:	0e 94 3e 36 	call	0x6c7c	; 0x6c7c <task_twi2_lcd_circ>
    8a1c:	20 e0       	ldi	r18, 0x00	; 0
    8a1e:	4e e0       	ldi	r20, 0x0E	; 14
    8a20:	64 e6       	ldi	r22, 0x64	; 100
    8a22:	82 ed       	ldi	r24, 0xD2	; 210
    8a24:	0e 94 3e 36 	call	0x6c7c	; 0x6c7c <task_twi2_lcd_circ>
    8a28:	44 eb       	ldi	r20, 0xB4	; 180
    8a2a:	51 e2       	ldi	r21, 0x21	; 33
    8a2c:	66 e7       	ldi	r22, 0x76	; 118
    8a2e:	82 e9       	ldi	r24, 0x92	; 146
    8a30:	0e 94 81 35 	call	0x6b02	; 0x6b02 <task_twi2_lcd_str>
    8a34:	47 eb       	ldi	r20, 0xB7	; 183
    8a36:	51 e2       	ldi	r21, 0x21	; 33
    8a38:	66 e7       	ldi	r22, 0x76	; 118
    8a3a:	80 eb       	ldi	r24, 0xB0	; 176
    8a3c:	0e 94 81 35 	call	0x6b02	; 0x6b02 <task_twi2_lcd_str>
    8a40:	4a eb       	ldi	r20, 0xBA	; 186
    8a42:	51 e2       	ldi	r21, 0x21	; 33
    8a44:	66 e7       	ldi	r22, 0x76	; 118
    8a46:	8e ec       	ldi	r24, 0xCE	; 206
    8a48:	0e 94 81 35 	call	0x6b02	; 0x6b02 <task_twi2_lcd_str>
    8a4c:	4d eb       	ldi	r20, 0xBD	; 189
    8a4e:	51 e2       	ldi	r21, 0x21	; 33
    8a50:	68 e4       	ldi	r22, 0x48	; 72
    8a52:	81 e7       	ldi	r24, 0x71	; 113
    8a54:	0e 94 81 35 	call	0x6b02	; 0x6b02 <task_twi2_lcd_str>
    8a58:	47 ec       	ldi	r20, 0xC7	; 199
    8a5a:	51 e2       	ldi	r21, 0x21	; 33
    8a5c:	68 e4       	ldi	r22, 0x48	; 72
    8a5e:	84 ec       	ldi	r24, 0xC4	; 196
    8a60:	0e 94 81 35 	call	0x6b02	; 0x6b02 <task_twi2_lcd_str>
    8a64:	fd d8       	rcall	.-3590   	; 0x7c60 <task_twi2_lcd__gyro_gfxmag>
    8a66:	0d db       	rcall	.-2534   	; 0x8082 <task_twi2_lcd__gyro_gfxaccel>
    8a68:	fe db       	rcall	.-2052   	; 0x8266 <task_twi2_lcd__gyro_gfxgyro>
    8a6a:	5e de       	rcall	.-836    	; 0x8728 <task_twi2_lcd__gyro_beepvario>
    8a6c:	80 91 75 28 	lds	r24, 0x2875	; 0x802875 <g_1pps_last_new>
    8a70:	88 23       	and	r24, r24
    8a72:	09 f4       	brne	.+2      	; 0x8a76 <task_twi+0x1a2>
    8a74:	5e c0       	rjmp	.+188    	; 0x8b32 <task_twi+0x25e>
    8a76:	8f b7       	in	r24, 0x3f	; 63
    8a78:	89 83       	std	Y+1, r24	; 0x01
    8a7a:	f8 94       	cli
    8a7c:	89 81       	ldd	r24, Y+1	; 0x01
    8a7e:	c0 90 7e 28 	lds	r12, 0x287E	; 0x80287e <g_1pps_last_lo>
    8a82:	d0 90 7f 28 	lds	r13, 0x287F	; 0x80287f <g_1pps_last_lo+0x1>
    8a86:	10 92 75 28 	sts	0x2875, r1	; 0x802875 <g_1pps_last_new>
    8a8a:	8f bf       	out	0x3f, r24	; 63
    8a8c:	81 e0       	ldi	r24, 0x01	; 1
    8a8e:	0e 94 ec 32 	call	0x65d8	; 0x65d8 <twi2_set_leds>
    8a92:	e1 2c       	mov	r14, r1
    8a94:	01 e0       	ldi	r16, 0x01	; 1
    8a96:	23 e7       	ldi	r18, 0x73	; 115
    8a98:	43 e0       	ldi	r20, 0x03	; 3
    8a9a:	6d e0       	ldi	r22, 0x0D	; 13
    8a9c:	8d ee       	ldi	r24, 0xED	; 237
    8a9e:	0e 94 10 36 	call	0x6c20	; 0x6c20 <task_twi2_lcd_rect>
    8aa2:	96 01       	movw	r18, r12
    8aa4:	a1 e7       	ldi	r26, 0x71	; 113
    8aa6:	bf e1       	ldi	r27, 0x1F	; 31
    8aa8:	0e 94 df 7c 	call	0xf9be	; 0xf9be <__umulhisi3>
    8aac:	28 1b       	sub	r18, r24
    8aae:	39 0b       	sbc	r19, r25
    8ab0:	36 95       	lsr	r19
    8ab2:	27 95       	ror	r18
    8ab4:	82 0f       	add	r24, r18
    8ab6:	93 1f       	adc	r25, r19
    8ab8:	96 95       	lsr	r25
    8aba:	87 95       	ror	r24
    8abc:	92 95       	swap	r25
    8abe:	82 95       	swap	r24
    8ac0:	8f 70       	andi	r24, 0x0F	; 15
    8ac2:	89 27       	eor	r24, r25
    8ac4:	9f 70       	andi	r25, 0x0F	; 15
    8ac6:	89 27       	eor	r24, r25
    8ac8:	49 e3       	ldi	r20, 0x39	; 57
    8aca:	48 9f       	mul	r20, r24
    8acc:	90 01       	movw	r18, r0
    8ace:	49 9f       	mul	r20, r25
    8ad0:	30 0d       	add	r19, r0
    8ad2:	11 24       	eor	r1, r1
    8ad4:	c6 01       	movw	r24, r12
    8ad6:	82 1b       	sub	r24, r18
    8ad8:	93 0b       	sbc	r25, r19
    8ada:	4c 97       	sbiw	r24, 0x1c	; 28
    8adc:	a8 f4       	brcc	.+42     	; 0x8b08 <task_twi+0x234>
    8ade:	b6 01       	movw	r22, r12
    8ae0:	80 e0       	ldi	r24, 0x00	; 0
    8ae2:	90 e0       	ldi	r25, 0x00	; 0
    8ae4:	29 e3       	ldi	r18, 0x39	; 57
    8ae6:	30 e0       	ldi	r19, 0x00	; 0
    8ae8:	40 e0       	ldi	r20, 0x00	; 0
    8aea:	50 e0       	ldi	r21, 0x00	; 0
    8aec:	0e 94 93 7c 	call	0xf926	; 0xf926 <__udivmodsi4>
    8af0:	26 2f       	mov	r18, r22
    8af2:	86 e4       	ldi	r24, 0x46	; 70
    8af4:	68 2f       	mov	r22, r24
    8af6:	62 1b       	sub	r22, r18
    8af8:	ee 24       	eor	r14, r14
    8afa:	e3 94       	inc	r14
    8afc:	00 e0       	ldi	r16, 0x00	; 0
    8afe:	43 e0       	ldi	r20, 0x03	; 3
    8b00:	8d ee       	ldi	r24, 0xED	; 237
    8b02:	0e 94 10 36 	call	0x6c20	; 0x6c20 <task_twi2_lcd_rect>
    8b06:	15 c0       	rjmp	.+42     	; 0x8b32 <task_twi+0x25e>
    8b08:	60 e3       	ldi	r22, 0x30	; 48
    8b0a:	75 e7       	ldi	r23, 0x75	; 117
    8b0c:	6c 19       	sub	r22, r12
    8b0e:	7d 09       	sbc	r23, r13
    8b10:	80 e0       	ldi	r24, 0x00	; 0
    8b12:	90 e0       	ldi	r25, 0x00	; 0
    8b14:	29 e3       	ldi	r18, 0x39	; 57
    8b16:	30 e0       	ldi	r19, 0x00	; 0
    8b18:	40 e0       	ldi	r20, 0x00	; 0
    8b1a:	50 e0       	ldi	r21, 0x00	; 0
    8b1c:	0e 94 93 7c 	call	0xf926	; 0xf926 <__udivmodsi4>
    8b20:	26 2f       	mov	r18, r22
    8b22:	ee 24       	eor	r14, r14
    8b24:	e3 94       	inc	r14
    8b26:	00 e0       	ldi	r16, 0x00	; 0
    8b28:	43 e0       	ldi	r20, 0x03	; 3
    8b2a:	66 e4       	ldi	r22, 0x46	; 70
    8b2c:	8d ee       	ldi	r24, 0xED	; 237
    8b2e:	0e 94 10 36 	call	0x6c20	; 0x6c20 <task_twi2_lcd_rect>
    8b32:	80 91 d6 22 	lds	r24, 0x22D6	; 0x8022d6 <s_lcd_entry_state.8252>
    8b36:	82 30       	cpi	r24, 0x02	; 2
    8b38:	29 f1       	breq	.+74     	; 0x8b84 <task_twi+0x2b0>
    8b3a:	28 f4       	brcc	.+10     	; 0x8b46 <task_twi+0x272>
    8b3c:	88 23       	and	r24, r24
    8b3e:	41 f0       	breq	.+16     	; 0x8b50 <task_twi+0x27c>
    8b40:	81 30       	cpi	r24, 0x01	; 1
    8b42:	99 f0       	breq	.+38     	; 0x8b6a <task_twi+0x296>
    8b44:	3a c0       	rjmp	.+116    	; 0x8bba <task_twi+0x2e6>
    8b46:	83 30       	cpi	r24, 0x03	; 3
    8b48:	51 f1       	breq	.+84     	; 0x8b9e <task_twi+0x2ca>
    8b4a:	84 30       	cpi	r24, 0x04	; 4
    8b4c:	81 f1       	breq	.+96     	; 0x8bae <task_twi+0x2da>
    8b4e:	35 c0       	rjmp	.+106    	; 0x8bba <task_twi+0x2e6>
    8b50:	80 91 64 20 	lds	r24, 0x2064	; 0x802064 <g_adc_enabled>
    8b54:	88 23       	and	r24, r24
    8b56:	19 f0       	breq	.+6      	; 0x8b5e <task_twi+0x28a>
    8b58:	8c e3       	ldi	r24, 0x3C	; 60
    8b5a:	0e 94 b6 3c 	call	0x796c	; 0x796c <task_twi2_lcd__cpu1>
    8b5e:	80 91 d6 22 	lds	r24, 0x22D6	; 0x8022d6 <s_lcd_entry_state.8252>
    8b62:	8f 5f       	subi	r24, 0xFF	; 255
    8b64:	80 93 d6 22 	sts	0x22D6, r24	; 0x8022d6 <s_lcd_entry_state.8252>
    8b68:	4a c0       	rjmp	.+148    	; 0x8bfe <task_twi+0x32a>
    8b6a:	80 91 64 20 	lds	r24, 0x2064	; 0x802064 <g_adc_enabled>
    8b6e:	88 23       	and	r24, r24
    8b70:	19 f0       	breq	.+6      	; 0x8b78 <task_twi+0x2a4>
    8b72:	8c e3       	ldi	r24, 0x3C	; 60
    8b74:	0e 94 13 3d 	call	0x7a26	; 0x7a26 <task_twi2_lcd__cpu2>
    8b78:	80 91 d6 22 	lds	r24, 0x22D6	; 0x8022d6 <s_lcd_entry_state.8252>
    8b7c:	8f 5f       	subi	r24, 0xFF	; 255
    8b7e:	80 93 d6 22 	sts	0x22D6, r24	; 0x8022d6 <s_lcd_entry_state.8252>
    8b82:	3d c0       	rjmp	.+122    	; 0x8bfe <task_twi+0x32a>
    8b84:	80 91 64 20 	lds	r24, 0x2064	; 0x802064 <g_adc_enabled>
    8b88:	88 23       	and	r24, r24
    8b8a:	19 f0       	breq	.+6      	; 0x8b92 <task_twi+0x2be>
    8b8c:	8c e3       	ldi	r24, 0x3C	; 60
    8b8e:	0e 94 72 3d 	call	0x7ae4	; 0x7ae4 <task_twi2_lcd__cpu3>
    8b92:	80 91 d6 22 	lds	r24, 0x22D6	; 0x8022d6 <s_lcd_entry_state.8252>
    8b96:	8f 5f       	subi	r24, 0xFF	; 255
    8b98:	80 93 d6 22 	sts	0x22D6, r24	; 0x8022d6 <s_lcd_entry_state.8252>
    8b9c:	30 c0       	rjmp	.+96     	; 0x8bfe <task_twi+0x32a>
    8b9e:	8c e3       	ldi	r24, 0x3C	; 60
    8ba0:	20 de       	rcall	.-960    	; 0x87e2 <task_twi2_lcd__baro>
    8ba2:	80 91 d6 22 	lds	r24, 0x22D6	; 0x8022d6 <s_lcd_entry_state.8252>
    8ba6:	8f 5f       	subi	r24, 0xFF	; 255
    8ba8:	80 93 d6 22 	sts	0x22D6, r24	; 0x8022d6 <s_lcd_entry_state.8252>
    8bac:	28 c0       	rjmp	.+80     	; 0x8bfe <task_twi+0x32a>
    8bae:	8c e3       	ldi	r24, 0x3C	; 60
    8bb0:	0e 94 d1 3d 	call	0x7ba2	; 0x7ba2 <task_twi2_lcd__hygro>
    8bb4:	10 92 d6 22 	sts	0x22D6, r1	; 0x8022d6 <s_lcd_entry_state.8252>
    8bb8:	22 c0       	rjmp	.+68     	; 0x8bfe <task_twi+0x32a>
    8bba:	10 92 d6 22 	sts	0x22D6, r1	; 0x8022d6 <s_lcd_entry_state.8252>
    8bbe:	1f c0       	rjmp	.+62     	; 0x8bfe <task_twi+0x32a>
    8bc0:	80 31       	cpi	r24, 0x10	; 16
    8bc2:	e9 f4       	brne	.+58     	; 0x8bfe <task_twi+0x32a>
    8bc4:	0e 94 a3 32 	call	0x6546	; 0x6546 <twi2_waitUntilReady>
    8bc8:	e7 e1       	ldi	r30, 0x17	; 23
    8bca:	f0 e2       	ldi	r31, 0x20	; 32
    8bcc:	84 e8       	ldi	r24, 0x84	; 132
    8bce:	81 83       	std	Z+1, r24	; 0x01
    8bd0:	af e2       	ldi	r26, 0x2F	; 47
    8bd2:	b5 e2       	ldi	r27, 0x25	; 37
    8bd4:	81 e0       	ldi	r24, 0x01	; 1
    8bd6:	8c 93       	st	X, r24
    8bd8:	80 e8       	ldi	r24, 0x80	; 128
    8bda:	11 96       	adiw	r26, 0x01	; 1
    8bdc:	8c 93       	st	X, r24
    8bde:	82 e0       	ldi	r24, 0x02	; 2
    8be0:	90 e0       	ldi	r25, 0x00	; 0
    8be2:	80 87       	std	Z+8, r24	; 0x08
    8be4:	91 87       	std	Z+9, r25	; 0x09
    8be6:	40 e0       	ldi	r20, 0x00	; 0
    8be8:	bf 01       	movw	r22, r30
    8bea:	80 e8       	ldi	r24, 0x80	; 128
    8bec:	94 e0       	ldi	r25, 0x04	; 4
    8bee:	0e 94 8d 52 	call	0xa51a	; 0xa51a <twi_master_transfer>
    8bf2:	69 e8       	ldi	r22, 0x89	; 137
    8bf4:	73 e1       	ldi	r23, 0x13	; 19
    8bf6:	80 e0       	ldi	r24, 0x00	; 0
    8bf8:	90 e0       	ldi	r25, 0x00	; 0
    8bfa:	0e 94 3d 2c 	call	0x587a	; 0x587a <__portable_avr_delay_cycles>
    8bfe:	80 e0       	ldi	r24, 0x00	; 0
    8c00:	0e 94 ec 32 	call	0x65d8	; 0x65d8 <twi2_set_leds>
    8c04:	0f 90       	pop	r0
    8c06:	df 91       	pop	r29
    8c08:	cf 91       	pop	r28
    8c0a:	0f 91       	pop	r16
    8c0c:	ef 90       	pop	r14
    8c0e:	df 90       	pop	r13
    8c10:	cf 90       	pop	r12
    8c12:	08 95       	ret

00008c14 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
    8c14:	08 95       	ret

00008c16 <adc_set_callback>:
 *
 * \param adc Pointer to ADC module.
 * \param callback Pointer to the callback function to set.
 */
void adc_set_callback(ADC_t *adc, adc_callback_t callback)
{
    8c16:	cf 93       	push	r28
    8c18:	df 93       	push	r29
    8c1a:	1f 92       	push	r1
    8c1c:	cd b7       	in	r28, 0x3d	; 61
    8c1e:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    8c20:	2f b7       	in	r18, 0x3f	; 63
    8c22:	29 83       	std	Y+1, r18	; 0x01
	cpu_irq_disable();
    8c24:	f8 94       	cli
	return flags;
    8c26:	49 81       	ldd	r20, Y+1	; 0x01
	Assert(callback);

	flags = cpu_irq_save();

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
    8c28:	28 2f       	mov	r18, r24
    8c2a:	39 2f       	mov	r19, r25
    8c2c:	21 15       	cp	r18, r1
    8c2e:	82 e0       	ldi	r24, 0x02	; 2
    8c30:	38 07       	cpc	r19, r24
    8c32:	29 f4       	brne	.+10     	; 0x8c3e <adc_set_callback+0x28>
		adca_callback = callback;
    8c34:	60 93 cf 2d 	sts	0x2DCF, r22	; 0x802dcf <adca_callback>
    8c38:	70 93 d0 2d 	sts	0x2DD0, r23	; 0x802dd0 <adca_callback+0x1>
    8c3c:	07 c0       	rjmp	.+14     	; 0x8c4c <adc_set_callback+0x36>
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
    8c3e:	20 34       	cpi	r18, 0x40	; 64
    8c40:	32 40       	sbci	r19, 0x02	; 2
    8c42:	21 f4       	brne	.+8      	; 0x8c4c <adc_set_callback+0x36>
		adcb_callback = callback;
    8c44:	60 93 cd 2d 	sts	0x2DCD, r22	; 0x802dcd <adcb_callback>
    8c48:	70 93 ce 2d 	sts	0x2DCE, r23	; 0x802dce <adcb_callback+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    8c4c:	4f bf       	out	0x3f, r20	; 63
	{
		Assert(0);
	}

	cpu_irq_restore(flags);
}
    8c4e:	0f 90       	pop	r0
    8c50:	df 91       	pop	r29
    8c52:	cf 91       	pop	r28
    8c54:	08 95       	ret

00008c56 <adc_enable_clock>:
void adc_enable_clock(ADC_t *adc);

void adc_enable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
    8c56:	81 15       	cp	r24, r1
    8c58:	22 e0       	ldi	r18, 0x02	; 2
    8c5a:	92 07       	cpc	r25, r18
    8c5c:	69 f4       	brne	.+26     	; 0x8c78 <adc_enable_clock+0x22>
		Assert(adca_enable_count < 0xff);
		if (!adca_enable_count++) {
    8c5e:	80 91 32 23 	lds	r24, 0x2332	; 0x802332 <adca_enable_count>
    8c62:	91 e0       	ldi	r25, 0x01	; 1
    8c64:	98 0f       	add	r25, r24
    8c66:	90 93 32 23 	sts	0x2332, r25	; 0x802332 <adca_enable_count>
    8c6a:	81 11       	cpse	r24, r1
    8c6c:	14 c0       	rjmp	.+40     	; 0x8c96 <adc_enable_clock+0x40>
			sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    8c6e:	62 e0       	ldi	r22, 0x02	; 2
    8c70:	81 e0       	ldi	r24, 0x01	; 1
    8c72:	0c 94 4a 6c 	jmp	0xd894	; 0xd894 <sysclk_enable_module>
    8c76:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
    8c78:	80 34       	cpi	r24, 0x40	; 64
    8c7a:	92 40       	sbci	r25, 0x02	; 2
    8c7c:	61 f4       	brne	.+24     	; 0x8c96 <adc_enable_clock+0x40>
		Assert(adcb_enable_count < 0xff);
		if (!adcb_enable_count++) {
    8c7e:	80 91 31 23 	lds	r24, 0x2331	; 0x802331 <adcb_enable_count>
    8c82:	91 e0       	ldi	r25, 0x01	; 1
    8c84:	98 0f       	add	r25, r24
    8c86:	90 93 31 23 	sts	0x2331, r25	; 0x802331 <adcb_enable_count>
    8c8a:	81 11       	cpse	r24, r1
    8c8c:	04 c0       	rjmp	.+8      	; 0x8c96 <adc_enable_clock+0x40>
			sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    8c8e:	62 e0       	ldi	r22, 0x02	; 2
    8c90:	82 e0       	ldi	r24, 0x02	; 2
    8c92:	0c 94 4a 6c 	jmp	0xd894	; 0xd894 <sysclk_enable_module>
    8c96:	08 95       	ret

00008c98 <adc_disable_clock>:
void adc_disable_clock(ADC_t *adc);

void adc_disable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
    8c98:	81 15       	cp	r24, r1
    8c9a:	22 e0       	ldi	r18, 0x02	; 2
    8c9c:	92 07       	cpc	r25, r18
    8c9e:	61 f4       	brne	.+24     	; 0x8cb8 <adc_disable_clock+0x20>
		Assert(adca_enable_count);
		if (!--adca_enable_count) {
    8ca0:	80 91 32 23 	lds	r24, 0x2332	; 0x802332 <adca_enable_count>
    8ca4:	81 50       	subi	r24, 0x01	; 1
    8ca6:	80 93 32 23 	sts	0x2332, r24	; 0x802332 <adca_enable_count>
    8caa:	81 11       	cpse	r24, r1
    8cac:	13 c0       	rjmp	.+38     	; 0x8cd4 <adc_disable_clock+0x3c>
			sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    8cae:	62 e0       	ldi	r22, 0x02	; 2
    8cb0:	81 e0       	ldi	r24, 0x01	; 1
    8cb2:	0c 94 60 6c 	jmp	0xd8c0	; 0xd8c0 <sysclk_disable_module>
    8cb6:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
    8cb8:	80 34       	cpi	r24, 0x40	; 64
    8cba:	92 40       	sbci	r25, 0x02	; 2
    8cbc:	59 f4       	brne	.+22     	; 0x8cd4 <adc_disable_clock+0x3c>
		Assert(adcb_enable_count);
		if (!--adcb_enable_count) {
    8cbe:	80 91 31 23 	lds	r24, 0x2331	; 0x802331 <adcb_enable_count>
    8cc2:	81 50       	subi	r24, 0x01	; 1
    8cc4:	80 93 31 23 	sts	0x2331, r24	; 0x802331 <adcb_enable_count>
    8cc8:	81 11       	cpse	r24, r1
    8cca:	04 c0       	rjmp	.+8      	; 0x8cd4 <adc_disable_clock+0x3c>
			sysclk_disable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    8ccc:	62 e0       	ldi	r22, 0x02	; 2
    8cce:	82 e0       	ldi	r24, 0x02	; 2
    8cd0:	0c 94 60 6c 	jmp	0xd8c0	; 0xd8c0 <sysclk_disable_module>
    8cd4:	08 95       	ret

00008cd6 <adc_enable>:
 * a conversion. For most XMEGA devices the start-up time is specified
 * to be a maximum of 24 ADC clock cycles. Please verify the start-up time for
 * the device in use.
 */
void adc_enable(ADC_t *adc)
{
    8cd6:	ef 92       	push	r14
    8cd8:	ff 92       	push	r15
    8cda:	1f 93       	push	r17
    8cdc:	cf 93       	push	r28
    8cde:	df 93       	push	r29
    8ce0:	1f 92       	push	r1
    8ce2:	1f 92       	push	r1
    8ce4:	cd b7       	in	r28, 0x3d	; 61
    8ce6:	de b7       	in	r29, 0x3e	; 62
    8ce8:	7c 01       	movw	r14, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    8cea:	8f b7       	in	r24, 0x3f	; 63
    8cec:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    8cee:	f8 94       	cli
	return flags;
    8cf0:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	adc_enable_clock(adc);
    8cf2:	c7 01       	movw	r24, r14
    8cf4:	b0 df       	rcall	.-160    	; 0x8c56 <adc_enable_clock>
	adc->CTRLA |= ADC_ENABLE_bm;
    8cf6:	f7 01       	movw	r30, r14
    8cf8:	80 81       	ld	r24, Z
    8cfa:	81 60       	ori	r24, 0x01	; 1
    8cfc:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    8cfe:	1f bf       	out	0x3f, r17	; 63
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    8d00:	80 91 68 2e 	lds	r24, 0x2E68	; 0x802e68 <sleepmgr_locks+0x1>
    8d04:	8f 3f       	cpi	r24, 0xFF	; 255
    8d06:	09 f4       	brne	.+2      	; 0x8d0a <adc_enable+0x34>
    8d08:	ff cf       	rjmp	.-2      	; 0x8d08 <adc_enable+0x32>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    8d0a:	8f b7       	in	r24, 0x3f	; 63
    8d0c:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    8d0e:	f8 94       	cli
	return flags;
    8d10:	9a 81       	ldd	r25, Y+2	; 0x02
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    8d12:	e7 e6       	ldi	r30, 0x67	; 103
    8d14:	fe e2       	ldi	r31, 0x2E	; 46
    8d16:	81 81       	ldd	r24, Z+1	; 0x01
    8d18:	8f 5f       	subi	r24, 0xFF	; 255
    8d1a:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    8d1c:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	sleepmgr_lock_mode(SLEEPMGR_IDLE);
}
    8d1e:	0f 90       	pop	r0
    8d20:	0f 90       	pop	r0
    8d22:	df 91       	pop	r29
    8d24:	cf 91       	pop	r28
    8d26:	1f 91       	pop	r17
    8d28:	ff 90       	pop	r15
    8d2a:	ef 90       	pop	r14
    8d2c:	08 95       	ret

00008d2e <adc_disable>:
 * Disables the ADC and unlocks IDLE mode for the sleep manager.
 *
 * \param adc Pointer to ADC module
 */
void adc_disable(ADC_t *adc)
{
    8d2e:	1f 93       	push	r17
    8d30:	cf 93       	push	r28
    8d32:	df 93       	push	r29
    8d34:	1f 92       	push	r1
    8d36:	1f 92       	push	r1
    8d38:	cd b7       	in	r28, 0x3d	; 61
    8d3a:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    8d3c:	2f b7       	in	r18, 0x3f	; 63
    8d3e:	29 83       	std	Y+1, r18	; 0x01
	cpu_irq_disable();
    8d40:	f8 94       	cli
	return flags;
    8d42:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	adc->CTRLA &= ~ADC_ENABLE_bm;
    8d44:	fc 01       	movw	r30, r24
    8d46:	20 81       	ld	r18, Z
    8d48:	2e 7f       	andi	r18, 0xFE	; 254
	adc_disable_clock(adc);
    8d4a:	20 83       	st	Z, r18
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    8d4c:	a5 df       	rcall	.-182    	; 0x8c98 <adc_disable_clock>
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
    8d4e:	1f bf       	out	0x3f, r17	; 63
    8d50:	80 91 68 2e 	lds	r24, 0x2E68	; 0x802e68 <sleepmgr_locks+0x1>
    8d54:	81 11       	cpse	r24, r1
    8d56:	01 c0       	rjmp	.+2      	; 0x8d5a <adc_disable+0x2c>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    8d58:	ff cf       	rjmp	.-2      	; 0x8d58 <adc_disable+0x2a>
    8d5a:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    8d5c:	8a 83       	std	Y+2, r24	; 0x02
	return flags;
    8d5e:	f8 94       	cli
	}

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
    8d60:	9a 81       	ldd	r25, Y+2	; 0x02
    8d62:	e7 e6       	ldi	r30, 0x67	; 103
    8d64:	fe e2       	ldi	r31, 0x2E	; 46
    8d66:	81 81       	ldd	r24, Z+1	; 0x01
    8d68:	81 50       	subi	r24, 0x01	; 1
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    8d6a:	81 83       	std	Z+1, r24	; 0x01
	cpu_irq_restore(flags);

	sleepmgr_unlock_mode(SLEEPMGR_IDLE);
}
    8d6c:	9f bf       	out	0x3f, r25	; 63
    8d6e:	0f 90       	pop	r0
    8d70:	0f 90       	pop	r0
    8d72:	df 91       	pop	r29
    8d74:	cf 91       	pop	r28
    8d76:	1f 91       	pop	r17
    8d78:	08 95       	ret

00008d7a <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
    8d7a:	1f 92       	push	r1
    8d7c:	0f 92       	push	r0
    8d7e:	0f b6       	in	r0, 0x3f	; 63
    8d80:	0f 92       	push	r0
    8d82:	11 24       	eor	r1, r1
    8d84:	0b b6       	in	r0, 0x3b	; 59
    8d86:	0f 92       	push	r0
    8d88:	2f 93       	push	r18
    8d8a:	3f 93       	push	r19
    8d8c:	4f 93       	push	r20
    8d8e:	5f 93       	push	r21
    8d90:	6f 93       	push	r22
    8d92:	7f 93       	push	r23
    8d94:	8f 93       	push	r24
    8d96:	9f 93       	push	r25
    8d98:	af 93       	push	r26
    8d9a:	bf 93       	push	r27
    8d9c:	ef 93       	push	r30
    8d9e:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
    8da0:	40 91 24 02 	lds	r20, 0x0224	; 0x800224 <__TEXT_REGION_LENGTH__+0x700224>
    8da4:	50 91 25 02 	lds	r21, 0x0225	; 0x800225 <__TEXT_REGION_LENGTH__+0x700225>
    8da8:	e0 91 cf 2d 	lds	r30, 0x2DCF	; 0x802dcf <adca_callback>
    8dac:	f0 91 d0 2d 	lds	r31, 0x2DD0	; 0x802dd0 <adca_callback+0x1>
    8db0:	61 e0       	ldi	r22, 0x01	; 1
    8db2:	80 e0       	ldi	r24, 0x00	; 0
    8db4:	92 e0       	ldi	r25, 0x02	; 2
    8db6:	19 95       	eicall
}
    8db8:	ff 91       	pop	r31
    8dba:	ef 91       	pop	r30
    8dbc:	bf 91       	pop	r27
    8dbe:	af 91       	pop	r26
    8dc0:	9f 91       	pop	r25
    8dc2:	8f 91       	pop	r24
    8dc4:	7f 91       	pop	r23
    8dc6:	6f 91       	pop	r22
    8dc8:	5f 91       	pop	r21
    8dca:	4f 91       	pop	r20
    8dcc:	3f 91       	pop	r19
    8dce:	2f 91       	pop	r18
    8dd0:	0f 90       	pop	r0
    8dd2:	0b be       	out	0x3b, r0	; 59
    8dd4:	0f 90       	pop	r0
    8dd6:	0f be       	out	0x3f, r0	; 63
    8dd8:	0f 90       	pop	r0
    8dda:	1f 90       	pop	r1
    8ddc:	18 95       	reti

00008dde <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
    8dde:	1f 92       	push	r1
    8de0:	0f 92       	push	r0
    8de2:	0f b6       	in	r0, 0x3f	; 63
    8de4:	0f 92       	push	r0
    8de6:	11 24       	eor	r1, r1
    8de8:	0b b6       	in	r0, 0x3b	; 59
    8dea:	0f 92       	push	r0
    8dec:	2f 93       	push	r18
    8dee:	3f 93       	push	r19
    8df0:	4f 93       	push	r20
    8df2:	5f 93       	push	r21
    8df4:	6f 93       	push	r22
    8df6:	7f 93       	push	r23
    8df8:	8f 93       	push	r24
    8dfa:	9f 93       	push	r25
    8dfc:	af 93       	push	r26
    8dfe:	bf 93       	push	r27
    8e00:	ef 93       	push	r30
    8e02:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
    8e04:	40 91 2c 02 	lds	r20, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x70022c>
    8e08:	50 91 2d 02 	lds	r21, 0x022D	; 0x80022d <__TEXT_REGION_LENGTH__+0x70022d>
    8e0c:	e0 91 cf 2d 	lds	r30, 0x2DCF	; 0x802dcf <adca_callback>
    8e10:	f0 91 d0 2d 	lds	r31, 0x2DD0	; 0x802dd0 <adca_callback+0x1>
    8e14:	62 e0       	ldi	r22, 0x02	; 2
    8e16:	80 e0       	ldi	r24, 0x00	; 0
    8e18:	92 e0       	ldi	r25, 0x02	; 2
    8e1a:	19 95       	eicall
}
    8e1c:	ff 91       	pop	r31
    8e1e:	ef 91       	pop	r30
    8e20:	bf 91       	pop	r27
    8e22:	af 91       	pop	r26
    8e24:	9f 91       	pop	r25
    8e26:	8f 91       	pop	r24
    8e28:	7f 91       	pop	r23
    8e2a:	6f 91       	pop	r22
    8e2c:	5f 91       	pop	r21
    8e2e:	4f 91       	pop	r20
    8e30:	3f 91       	pop	r19
    8e32:	2f 91       	pop	r18
    8e34:	0f 90       	pop	r0
    8e36:	0b be       	out	0x3b, r0	; 59
    8e38:	0f 90       	pop	r0
    8e3a:	0f be       	out	0x3f, r0	; 63
    8e3c:	0f 90       	pop	r0
    8e3e:	1f 90       	pop	r1
    8e40:	18 95       	reti

00008e42 <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
    8e42:	1f 92       	push	r1
    8e44:	0f 92       	push	r0
    8e46:	0f b6       	in	r0, 0x3f	; 63
    8e48:	0f 92       	push	r0
    8e4a:	11 24       	eor	r1, r1
    8e4c:	0b b6       	in	r0, 0x3b	; 59
    8e4e:	0f 92       	push	r0
    8e50:	2f 93       	push	r18
    8e52:	3f 93       	push	r19
    8e54:	4f 93       	push	r20
    8e56:	5f 93       	push	r21
    8e58:	6f 93       	push	r22
    8e5a:	7f 93       	push	r23
    8e5c:	8f 93       	push	r24
    8e5e:	9f 93       	push	r25
    8e60:	af 93       	push	r26
    8e62:	bf 93       	push	r27
    8e64:	ef 93       	push	r30
    8e66:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
    8e68:	40 91 34 02 	lds	r20, 0x0234	; 0x800234 <__TEXT_REGION_LENGTH__+0x700234>
    8e6c:	50 91 35 02 	lds	r21, 0x0235	; 0x800235 <__TEXT_REGION_LENGTH__+0x700235>
    8e70:	e0 91 cf 2d 	lds	r30, 0x2DCF	; 0x802dcf <adca_callback>
    8e74:	f0 91 d0 2d 	lds	r31, 0x2DD0	; 0x802dd0 <adca_callback+0x1>
    8e78:	64 e0       	ldi	r22, 0x04	; 4
    8e7a:	80 e0       	ldi	r24, 0x00	; 0
    8e7c:	92 e0       	ldi	r25, 0x02	; 2
    8e7e:	19 95       	eicall
}
    8e80:	ff 91       	pop	r31
    8e82:	ef 91       	pop	r30
    8e84:	bf 91       	pop	r27
    8e86:	af 91       	pop	r26
    8e88:	9f 91       	pop	r25
    8e8a:	8f 91       	pop	r24
    8e8c:	7f 91       	pop	r23
    8e8e:	6f 91       	pop	r22
    8e90:	5f 91       	pop	r21
    8e92:	4f 91       	pop	r20
    8e94:	3f 91       	pop	r19
    8e96:	2f 91       	pop	r18
    8e98:	0f 90       	pop	r0
    8e9a:	0b be       	out	0x3b, r0	; 59
    8e9c:	0f 90       	pop	r0
    8e9e:	0f be       	out	0x3f, r0	; 63
    8ea0:	0f 90       	pop	r0
    8ea2:	1f 90       	pop	r1
    8ea4:	18 95       	reti

00008ea6 <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
    8ea6:	1f 92       	push	r1
    8ea8:	0f 92       	push	r0
    8eaa:	0f b6       	in	r0, 0x3f	; 63
    8eac:	0f 92       	push	r0
    8eae:	11 24       	eor	r1, r1
    8eb0:	0b b6       	in	r0, 0x3b	; 59
    8eb2:	0f 92       	push	r0
    8eb4:	2f 93       	push	r18
    8eb6:	3f 93       	push	r19
    8eb8:	4f 93       	push	r20
    8eba:	5f 93       	push	r21
    8ebc:	6f 93       	push	r22
    8ebe:	7f 93       	push	r23
    8ec0:	8f 93       	push	r24
    8ec2:	9f 93       	push	r25
    8ec4:	af 93       	push	r26
    8ec6:	bf 93       	push	r27
    8ec8:	ef 93       	push	r30
    8eca:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
    8ecc:	40 91 3c 02 	lds	r20, 0x023C	; 0x80023c <__TEXT_REGION_LENGTH__+0x70023c>
    8ed0:	50 91 3d 02 	lds	r21, 0x023D	; 0x80023d <__TEXT_REGION_LENGTH__+0x70023d>
    8ed4:	e0 91 cf 2d 	lds	r30, 0x2DCF	; 0x802dcf <adca_callback>
    8ed8:	f0 91 d0 2d 	lds	r31, 0x2DD0	; 0x802dd0 <adca_callback+0x1>
    8edc:	68 e0       	ldi	r22, 0x08	; 8
    8ede:	80 e0       	ldi	r24, 0x00	; 0
    8ee0:	92 e0       	ldi	r25, 0x02	; 2
    8ee2:	19 95       	eicall
}
    8ee4:	ff 91       	pop	r31
    8ee6:	ef 91       	pop	r30
    8ee8:	bf 91       	pop	r27
    8eea:	af 91       	pop	r26
    8eec:	9f 91       	pop	r25
    8eee:	8f 91       	pop	r24
    8ef0:	7f 91       	pop	r23
    8ef2:	6f 91       	pop	r22
    8ef4:	5f 91       	pop	r21
    8ef6:	4f 91       	pop	r20
    8ef8:	3f 91       	pop	r19
    8efa:	2f 91       	pop	r18
    8efc:	0f 90       	pop	r0
    8efe:	0b be       	out	0x3b, r0	; 59
    8f00:	0f 90       	pop	r0
    8f02:	0f be       	out	0x3f, r0	; 63
    8f04:	0f 90       	pop	r0
    8f06:	1f 90       	pop	r1
    8f08:	18 95       	reti

00008f0a <__vector_39>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH0_vect)
{
    8f0a:	1f 92       	push	r1
    8f0c:	0f 92       	push	r0
    8f0e:	0f b6       	in	r0, 0x3f	; 63
    8f10:	0f 92       	push	r0
    8f12:	11 24       	eor	r1, r1
    8f14:	0b b6       	in	r0, 0x3b	; 59
    8f16:	0f 92       	push	r0
    8f18:	2f 93       	push	r18
    8f1a:	3f 93       	push	r19
    8f1c:	4f 93       	push	r20
    8f1e:	5f 93       	push	r21
    8f20:	6f 93       	push	r22
    8f22:	7f 93       	push	r23
    8f24:	8f 93       	push	r24
    8f26:	9f 93       	push	r25
    8f28:	af 93       	push	r26
    8f2a:	bf 93       	push	r27
    8f2c:	ef 93       	push	r30
    8f2e:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH0, adc_get_result(&ADCB, ADC_CH0));
    8f30:	40 91 64 02 	lds	r20, 0x0264	; 0x800264 <__TEXT_REGION_LENGTH__+0x700264>
    8f34:	50 91 65 02 	lds	r21, 0x0265	; 0x800265 <__TEXT_REGION_LENGTH__+0x700265>
    8f38:	e0 91 cd 2d 	lds	r30, 0x2DCD	; 0x802dcd <adcb_callback>
    8f3c:	f0 91 ce 2d 	lds	r31, 0x2DCE	; 0x802dce <adcb_callback+0x1>
    8f40:	61 e0       	ldi	r22, 0x01	; 1
    8f42:	80 e4       	ldi	r24, 0x40	; 64
    8f44:	92 e0       	ldi	r25, 0x02	; 2
    8f46:	19 95       	eicall
}
    8f48:	ff 91       	pop	r31
    8f4a:	ef 91       	pop	r30
    8f4c:	bf 91       	pop	r27
    8f4e:	af 91       	pop	r26
    8f50:	9f 91       	pop	r25
    8f52:	8f 91       	pop	r24
    8f54:	7f 91       	pop	r23
    8f56:	6f 91       	pop	r22
    8f58:	5f 91       	pop	r21
    8f5a:	4f 91       	pop	r20
    8f5c:	3f 91       	pop	r19
    8f5e:	2f 91       	pop	r18
    8f60:	0f 90       	pop	r0
    8f62:	0b be       	out	0x3b, r0	; 59
    8f64:	0f 90       	pop	r0
    8f66:	0f be       	out	0x3f, r0	; 63
    8f68:	0f 90       	pop	r0
    8f6a:	1f 90       	pop	r1
    8f6c:	18 95       	reti

00008f6e <__vector_40>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH1_vect)
{
    8f6e:	1f 92       	push	r1
    8f70:	0f 92       	push	r0
    8f72:	0f b6       	in	r0, 0x3f	; 63
    8f74:	0f 92       	push	r0
    8f76:	11 24       	eor	r1, r1
    8f78:	0b b6       	in	r0, 0x3b	; 59
    8f7a:	0f 92       	push	r0
    8f7c:	2f 93       	push	r18
    8f7e:	3f 93       	push	r19
    8f80:	4f 93       	push	r20
    8f82:	5f 93       	push	r21
    8f84:	6f 93       	push	r22
    8f86:	7f 93       	push	r23
    8f88:	8f 93       	push	r24
    8f8a:	9f 93       	push	r25
    8f8c:	af 93       	push	r26
    8f8e:	bf 93       	push	r27
    8f90:	ef 93       	push	r30
    8f92:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH1, adc_get_result(&ADCB, ADC_CH1));
    8f94:	40 91 6c 02 	lds	r20, 0x026C	; 0x80026c <__TEXT_REGION_LENGTH__+0x70026c>
    8f98:	50 91 6d 02 	lds	r21, 0x026D	; 0x80026d <__TEXT_REGION_LENGTH__+0x70026d>
    8f9c:	e0 91 cd 2d 	lds	r30, 0x2DCD	; 0x802dcd <adcb_callback>
    8fa0:	f0 91 ce 2d 	lds	r31, 0x2DCE	; 0x802dce <adcb_callback+0x1>
    8fa4:	62 e0       	ldi	r22, 0x02	; 2
    8fa6:	80 e4       	ldi	r24, 0x40	; 64
    8fa8:	92 e0       	ldi	r25, 0x02	; 2
    8faa:	19 95       	eicall
}
    8fac:	ff 91       	pop	r31
    8fae:	ef 91       	pop	r30
    8fb0:	bf 91       	pop	r27
    8fb2:	af 91       	pop	r26
    8fb4:	9f 91       	pop	r25
    8fb6:	8f 91       	pop	r24
    8fb8:	7f 91       	pop	r23
    8fba:	6f 91       	pop	r22
    8fbc:	5f 91       	pop	r21
    8fbe:	4f 91       	pop	r20
    8fc0:	3f 91       	pop	r19
    8fc2:	2f 91       	pop	r18
    8fc4:	0f 90       	pop	r0
    8fc6:	0b be       	out	0x3b, r0	; 59
    8fc8:	0f 90       	pop	r0
    8fca:	0f be       	out	0x3f, r0	; 63
    8fcc:	0f 90       	pop	r0
    8fce:	1f 90       	pop	r1
    8fd0:	18 95       	reti

00008fd2 <__vector_41>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH2_vect)
{
    8fd2:	1f 92       	push	r1
    8fd4:	0f 92       	push	r0
    8fd6:	0f b6       	in	r0, 0x3f	; 63
    8fd8:	0f 92       	push	r0
    8fda:	11 24       	eor	r1, r1
    8fdc:	0b b6       	in	r0, 0x3b	; 59
    8fde:	0f 92       	push	r0
    8fe0:	2f 93       	push	r18
    8fe2:	3f 93       	push	r19
    8fe4:	4f 93       	push	r20
    8fe6:	5f 93       	push	r21
    8fe8:	6f 93       	push	r22
    8fea:	7f 93       	push	r23
    8fec:	8f 93       	push	r24
    8fee:	9f 93       	push	r25
    8ff0:	af 93       	push	r26
    8ff2:	bf 93       	push	r27
    8ff4:	ef 93       	push	r30
    8ff6:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH2, adc_get_result(&ADCB, ADC_CH2));
    8ff8:	40 91 74 02 	lds	r20, 0x0274	; 0x800274 <__TEXT_REGION_LENGTH__+0x700274>
    8ffc:	50 91 75 02 	lds	r21, 0x0275	; 0x800275 <__TEXT_REGION_LENGTH__+0x700275>
    9000:	e0 91 cd 2d 	lds	r30, 0x2DCD	; 0x802dcd <adcb_callback>
    9004:	f0 91 ce 2d 	lds	r31, 0x2DCE	; 0x802dce <adcb_callback+0x1>
    9008:	64 e0       	ldi	r22, 0x04	; 4
    900a:	80 e4       	ldi	r24, 0x40	; 64
    900c:	92 e0       	ldi	r25, 0x02	; 2
    900e:	19 95       	eicall
}
    9010:	ff 91       	pop	r31
    9012:	ef 91       	pop	r30
    9014:	bf 91       	pop	r27
    9016:	af 91       	pop	r26
    9018:	9f 91       	pop	r25
    901a:	8f 91       	pop	r24
    901c:	7f 91       	pop	r23
    901e:	6f 91       	pop	r22
    9020:	5f 91       	pop	r21
    9022:	4f 91       	pop	r20
    9024:	3f 91       	pop	r19
    9026:	2f 91       	pop	r18
    9028:	0f 90       	pop	r0
    902a:	0b be       	out	0x3b, r0	; 59
    902c:	0f 90       	pop	r0
    902e:	0f be       	out	0x3f, r0	; 63
    9030:	0f 90       	pop	r0
    9032:	1f 90       	pop	r1
    9034:	18 95       	reti

00009036 <__vector_42>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH3_vect)
{
    9036:	1f 92       	push	r1
    9038:	0f 92       	push	r0
    903a:	0f b6       	in	r0, 0x3f	; 63
    903c:	0f 92       	push	r0
    903e:	11 24       	eor	r1, r1
    9040:	0b b6       	in	r0, 0x3b	; 59
    9042:	0f 92       	push	r0
    9044:	2f 93       	push	r18
    9046:	3f 93       	push	r19
    9048:	4f 93       	push	r20
    904a:	5f 93       	push	r21
    904c:	6f 93       	push	r22
    904e:	7f 93       	push	r23
    9050:	8f 93       	push	r24
    9052:	9f 93       	push	r25
    9054:	af 93       	push	r26
    9056:	bf 93       	push	r27
    9058:	ef 93       	push	r30
    905a:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH3, adc_get_result(&ADCB, ADC_CH3));
    905c:	40 91 7c 02 	lds	r20, 0x027C	; 0x80027c <__TEXT_REGION_LENGTH__+0x70027c>
    9060:	50 91 7d 02 	lds	r21, 0x027D	; 0x80027d <__TEXT_REGION_LENGTH__+0x70027d>
    9064:	e0 91 cd 2d 	lds	r30, 0x2DCD	; 0x802dcd <adcb_callback>
    9068:	f0 91 ce 2d 	lds	r31, 0x2DCE	; 0x802dce <adcb_callback+0x1>
    906c:	68 e0       	ldi	r22, 0x08	; 8
    906e:	80 e4       	ldi	r24, 0x40	; 64
    9070:	92 e0       	ldi	r25, 0x02	; 2
    9072:	19 95       	eicall
}
    9074:	ff 91       	pop	r31
    9076:	ef 91       	pop	r30
    9078:	bf 91       	pop	r27
    907a:	af 91       	pop	r26
    907c:	9f 91       	pop	r25
    907e:	8f 91       	pop	r24
    9080:	7f 91       	pop	r23
    9082:	6f 91       	pop	r22
    9084:	5f 91       	pop	r21
    9086:	4f 91       	pop	r20
    9088:	3f 91       	pop	r19
    908a:	2f 91       	pop	r18
    908c:	0f 90       	pop	r0
    908e:	0b be       	out	0x3b, r0	; 59
    9090:	0f 90       	pop	r0
    9092:	0f be       	out	0x3f, r0	; 63
    9094:	0f 90       	pop	r0
    9096:	1f 90       	pop	r1
    9098:	18 95       	reti

0000909a <adc_write_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_write_configuration(ADC_t *adc, const struct adc_config *conf)
{
    909a:	bf 92       	push	r11
    909c:	cf 92       	push	r12
    909e:	df 92       	push	r13
    90a0:	ef 92       	push	r14
    90a2:	ff 92       	push	r15
    90a4:	0f 93       	push	r16
    90a6:	1f 93       	push	r17
    90a8:	cf 93       	push	r28
    90aa:	df 93       	push	r29
    90ac:	1f 92       	push	r1
    90ae:	cd b7       	in	r28, 0x3d	; 61
    90b0:	de b7       	in	r29, 0x3e	; 62
    90b2:	8c 01       	movw	r16, r24
    90b4:	7b 01       	movw	r14, r22
	uint16_t cal;
	uint8_t enable;
	irqflags_t flags;

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
    90b6:	81 15       	cp	r24, r1
    90b8:	22 e0       	ldi	r18, 0x02	; 2
    90ba:	92 07       	cpc	r25, r18
    90bc:	81 f4       	brne	.+32     	; 0x90de <adc_write_configuration+0x44>
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
    90be:	61 e2       	ldi	r22, 0x21	; 33
    90c0:	70 e0       	ldi	r23, 0x00	; 0
    90c2:	82 e0       	ldi	r24, 0x02	; 2
    90c4:	0e 94 da 74 	call	0xe9b4	; 0xe9b4 <nvm_read_byte>
	uint16_t data;

	switch (cal) {
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
    90c8:	c8 2e       	mov	r12, r24
    90ca:	d1 2c       	mov	r13, r1
    90cc:	60 e2       	ldi	r22, 0x20	; 32
    90ce:	70 e0       	ldi	r23, 0x00	; 0
    90d0:	82 e0       	ldi	r24, 0x02	; 2
    90d2:	0e 94 da 74 	call	0xe9b4	; 0xe9b4 <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCACAL0);
    90d6:	dc 2c       	mov	r13, r12
    90d8:	cc 24       	eor	r12, r12
    90da:	c8 2a       	or	r12, r24
    90dc:	12 c0       	rjmp	.+36     	; 0x9102 <adc_write_configuration+0x68>
		cal = adc_get_calibration_data(ADC_CAL_ADCA);
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
    90de:	80 34       	cpi	r24, 0x40	; 64
    90e0:	92 40       	sbci	r25, 0x02	; 2
    90e2:	d1 f5       	brne	.+116    	; 0x9158 <adc_write_configuration+0xbe>
    90e4:	65 e2       	ldi	r22, 0x25	; 37
    90e6:	70 e0       	ldi	r23, 0x00	; 0
    90e8:	82 e0       	ldi	r24, 0x02	; 2
    90ea:	0e 94 da 74 	call	0xe9b4	; 0xe9b4 <nvm_read_byte>
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
    90ee:	c8 2e       	mov	r12, r24
    90f0:	d1 2c       	mov	r13, r1
    90f2:	64 e2       	ldi	r22, 0x24	; 36
    90f4:	70 e0       	ldi	r23, 0x00	; 0
    90f6:	82 e0       	ldi	r24, 0x02	; 2
    90f8:	0e 94 da 74 	call	0xe9b4	; 0xe9b4 <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCBCAL0);
    90fc:	dc 2c       	mov	r13, r12
    90fe:	cc 24       	eor	r12, r12
    9100:	c8 2a       	or	r12, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    9102:	8f b7       	in	r24, 0x3f	; 63
    9104:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    9106:	f8 94       	cli
	return flags;
    9108:	b9 80       	ldd	r11, Y+1	; 0x01
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	adc_enable_clock(adc);
    910a:	c8 01       	movw	r24, r16
    910c:	a4 dd       	rcall	.-1208   	; 0x8c56 <adc_enable_clock>
	enable = adc->CTRLA & ADC_ENABLE_bm;
    910e:	f8 01       	movw	r30, r16
    9110:	80 81       	ld	r24, Z

	adc->CTRLA = ADC_FLUSH_bm;
    9112:	92 e0       	ldi	r25, 0x02	; 2
    9114:	90 83       	st	Z, r25
	adc->CAL = cal;
    9116:	c4 86       	std	Z+12, r12	; 0x0c
    9118:	d5 86       	std	Z+13, r13	; 0x0d
	adc->CMP = conf->cmp;
    911a:	f7 01       	movw	r30, r14
    911c:	25 81       	ldd	r18, Z+5	; 0x05
    911e:	36 81       	ldd	r19, Z+6	; 0x06
    9120:	f8 01       	movw	r30, r16
    9122:	20 8f       	std	Z+24, r18	; 0x18
    9124:	31 8f       	std	Z+25, r19	; 0x19
	adc->REFCTRL = conf->refctrl;
    9126:	f7 01       	movw	r30, r14
    9128:	92 81       	ldd	r25, Z+2	; 0x02
    912a:	f8 01       	movw	r30, r16
    912c:	92 83       	std	Z+2, r25	; 0x02
	adc->PRESCALER = conf->prescaler;
    912e:	f7 01       	movw	r30, r14
    9130:	94 81       	ldd	r25, Z+4	; 0x04
    9132:	f8 01       	movw	r30, r16
    9134:	94 83       	std	Z+4, r25	; 0x04
	adc->EVCTRL = conf->evctrl;
    9136:	f7 01       	movw	r30, r14
    9138:	93 81       	ldd	r25, Z+3	; 0x03
    913a:	f8 01       	movw	r30, r16
    913c:	93 83       	std	Z+3, r25	; 0x03
	adc->CTRLB = conf->ctrlb;
    913e:	f7 01       	movw	r30, r14
    9140:	91 81       	ldd	r25, Z+1	; 0x01
    9142:	f8 01       	movw	r30, r16
    9144:	91 83       	std	Z+1, r25	; 0x01

	adc->CTRLA = enable | conf->ctrla;
    9146:	81 70       	andi	r24, 0x01	; 1
    9148:	f7 01       	movw	r30, r14
    914a:	90 81       	ld	r25, Z
    914c:	89 2b       	or	r24, r25
    914e:	f8 01       	movw	r30, r16

	adc_disable_clock(adc);
    9150:	80 83       	st	Z, r24
    9152:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    9154:	a1 dd       	rcall	.-1214   	; 0x8c98 <adc_disable_clock>

	cpu_irq_restore(flags);
}
    9156:	bf be       	out	0x3f, r11	; 63
    9158:	0f 90       	pop	r0
    915a:	df 91       	pop	r29
    915c:	cf 91       	pop	r28
    915e:	1f 91       	pop	r17
    9160:	0f 91       	pop	r16
    9162:	ff 90       	pop	r15
    9164:	ef 90       	pop	r14
    9166:	df 90       	pop	r13
    9168:	cf 90       	pop	r12
    916a:	bf 90       	pop	r11
    916c:	08 95       	ret

0000916e <adc_read_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_read_configuration(ADC_t *adc, struct adc_config *conf)
{
    916e:	df 92       	push	r13
    9170:	ef 92       	push	r14
    9172:	ff 92       	push	r15
    9174:	0f 93       	push	r16
    9176:	1f 93       	push	r17
    9178:	cf 93       	push	r28
    917a:	df 93       	push	r29
    917c:	1f 92       	push	r1
    917e:	cd b7       	in	r28, 0x3d	; 61
    9180:	de b7       	in	r29, 0x3e	; 62
    9182:	8c 01       	movw	r16, r24
    9184:	7b 01       	movw	r14, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    9186:	8f b7       	in	r24, 0x3f	; 63
    9188:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    918a:	f8 94       	cli
	return flags;
    918c:	d9 80       	ldd	r13, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	adc_enable_clock(adc);
    918e:	c8 01       	movw	r24, r16
    9190:	62 dd       	rcall	.-1340   	; 0x8c56 <adc_enable_clock>

	conf->ctrla = adc->CTRLA & ADC_DMASEL_gm;
    9192:	f8 01       	movw	r30, r16
    9194:	80 81       	ld	r24, Z
    9196:	80 7c       	andi	r24, 0xC0	; 192
    9198:	f7 01       	movw	r30, r14
    919a:	80 83       	st	Z, r24

	conf->cmp = adc->CMP;
    919c:	f8 01       	movw	r30, r16
    919e:	80 8d       	ldd	r24, Z+24	; 0x18
    91a0:	91 8d       	ldd	r25, Z+25	; 0x19
    91a2:	f7 01       	movw	r30, r14
    91a4:	85 83       	std	Z+5, r24	; 0x05
    91a6:	96 83       	std	Z+6, r25	; 0x06
	conf->refctrl = adc->REFCTRL;
    91a8:	f8 01       	movw	r30, r16
    91aa:	82 81       	ldd	r24, Z+2	; 0x02
    91ac:	f7 01       	movw	r30, r14
    91ae:	82 83       	std	Z+2, r24	; 0x02
	conf->prescaler = adc->PRESCALER;
    91b0:	f8 01       	movw	r30, r16
    91b2:	84 81       	ldd	r24, Z+4	; 0x04
    91b4:	f7 01       	movw	r30, r14
    91b6:	84 83       	std	Z+4, r24	; 0x04
	conf->evctrl = adc->EVCTRL;
    91b8:	f8 01       	movw	r30, r16
    91ba:	83 81       	ldd	r24, Z+3	; 0x03
    91bc:	f7 01       	movw	r30, r14
    91be:	83 83       	std	Z+3, r24	; 0x03
	conf->ctrlb = adc->CTRLB;
    91c0:	f8 01       	movw	r30, r16
    91c2:	81 81       	ldd	r24, Z+1	; 0x01
    91c4:	f7 01       	movw	r30, r14

	adc_disable_clock(adc);
    91c6:	81 83       	std	Z+1, r24	; 0x01
    91c8:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    91ca:	66 dd       	rcall	.-1332   	; 0x8c98 <adc_disable_clock>

	cpu_irq_restore(flags);
}
    91cc:	df be       	out	0x3f, r13	; 63
    91ce:	0f 90       	pop	r0
    91d0:	df 91       	pop	r29
    91d2:	cf 91       	pop	r28
    91d4:	1f 91       	pop	r17
    91d6:	0f 91       	pop	r16
    91d8:	ff 90       	pop	r15
    91da:	ef 90       	pop	r14
    91dc:	df 90       	pop	r13
    91de:	08 95       	ret

000091e0 <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
    91e0:	af 92       	push	r10
    91e2:	bf 92       	push	r11
    91e4:	cf 92       	push	r12
    91e6:	df 92       	push	r13
    91e8:	ef 92       	push	r14
    91ea:	ff 92       	push	r15
    91ec:	0f 93       	push	r16
    91ee:	1f 93       	push	r17
    91f0:	cf 93       	push	r28
    91f2:	df 93       	push	r29
    91f4:	1f 92       	push	r1
    91f6:	cd b7       	in	r28, 0x3d	; 61
    91f8:	de b7       	in	r29, 0x3e	; 62
    91fa:	6c 01       	movw	r12, r24
    91fc:	b6 2e       	mov	r11, r22
    91fe:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    9200:	86 2f       	mov	r24, r22
    9202:	83 70       	andi	r24, 0x03	; 3
    9204:	29 f4       	brne	.+10     	; 0x9210 <adcch_write_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
    9206:	96 2f       	mov	r25, r22
    9208:	96 95       	lsr	r25
    920a:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    920c:	82 e0       	ldi	r24, 0x02	; 2
    920e:	02 c0       	rjmp	.+4      	; 0x9214 <adcch_write_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    9210:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    9212:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    9214:	90 ff       	sbrs	r25, 0
		index++;
    9216:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    9218:	86 01       	movw	r16, r12
    921a:	00 5e       	subi	r16, 0xE0	; 224
    921c:	1f 4f       	sbci	r17, 0xFF	; 255
    921e:	98 e0       	ldi	r25, 0x08	; 8
    9220:	89 9f       	mul	r24, r25
    9222:	00 0d       	add	r16, r0
    9224:	11 1d       	adc	r17, r1
    9226:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    9228:	8f b7       	in	r24, 0x3f	; 63
    922a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    922c:	f8 94       	cli
	return flags;
    922e:	a9 80       	ldd	r10, Y+1	; 0x01
			return;
		}
	}
#endif

	adc_enable_clock(adc);
    9230:	c6 01       	movw	r24, r12
    9232:	11 dd       	rcall	.-1502   	; 0x8c56 <adc_enable_clock>
	adc_ch->CTRL = ch_conf->ctrl;
    9234:	f7 01       	movw	r30, r14
    9236:	80 81       	ld	r24, Z
    9238:	f8 01       	movw	r30, r16
    923a:	80 83       	st	Z, r24
	adc_ch->INTCTRL = ch_conf->intctrl;
    923c:	f7 01       	movw	r30, r14
    923e:	82 81       	ldd	r24, Z+2	; 0x02
    9240:	f8 01       	movw	r30, r16
    9242:	82 83       	std	Z+2, r24	; 0x02
	adc_ch->MUXCTRL = ch_conf->muxctrl;
    9244:	f7 01       	movw	r30, r14
    9246:	81 81       	ldd	r24, Z+1	; 0x01
    9248:	f8 01       	movw	r30, r16
    924a:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
    924c:	b0 fe       	sbrs	r11, 0
    924e:	04 c0       	rjmp	.+8      	; 0x9258 <adcch_write_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		adc_ch->SCAN = ch_conf->scan;
    9250:	f7 01       	movw	r30, r14
    9252:	83 81       	ldd	r24, Z+3	; 0x03
    9254:	f8 01       	movw	r30, r16
	}
	adc_disable_clock(adc);
    9256:	86 83       	std	Z+6, r24	; 0x06
    9258:	c6 01       	movw	r24, r12
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    925a:	1e dd       	rcall	.-1476   	; 0x8c98 <adc_disable_clock>

	cpu_irq_restore(flags);
}
    925c:	af be       	out	0x3f, r10	; 63
    925e:	0f 90       	pop	r0
    9260:	df 91       	pop	r29
    9262:	cf 91       	pop	r28
    9264:	1f 91       	pop	r17
    9266:	0f 91       	pop	r16
    9268:	ff 90       	pop	r15
    926a:	ef 90       	pop	r14
    926c:	df 90       	pop	r13
    926e:	cf 90       	pop	r12
    9270:	bf 90       	pop	r11
    9272:	af 90       	pop	r10
    9274:	08 95       	ret

00009276 <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
    9276:	af 92       	push	r10
    9278:	bf 92       	push	r11
    927a:	cf 92       	push	r12
    927c:	df 92       	push	r13
    927e:	ef 92       	push	r14
    9280:	ff 92       	push	r15
    9282:	0f 93       	push	r16
    9284:	1f 93       	push	r17
    9286:	cf 93       	push	r28
    9288:	df 93       	push	r29
    928a:	1f 92       	push	r1
    928c:	cd b7       	in	r28, 0x3d	; 61
    928e:	de b7       	in	r29, 0x3e	; 62
    9290:	6c 01       	movw	r12, r24
    9292:	b6 2e       	mov	r11, r22
    9294:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    9296:	86 2f       	mov	r24, r22
    9298:	83 70       	andi	r24, 0x03	; 3
    929a:	29 f4       	brne	.+10     	; 0x92a6 <adcch_read_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
    929c:	96 2f       	mov	r25, r22
    929e:	96 95       	lsr	r25
    92a0:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    92a2:	82 e0       	ldi	r24, 0x02	; 2
    92a4:	02 c0       	rjmp	.+4      	; 0x92aa <adcch_read_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    92a6:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    92a8:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    92aa:	90 ff       	sbrs	r25, 0
		index++;
    92ac:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    92ae:	86 01       	movw	r16, r12
    92b0:	00 5e       	subi	r16, 0xE0	; 224
    92b2:	1f 4f       	sbci	r17, 0xFF	; 255
    92b4:	98 e0       	ldi	r25, 0x08	; 8
    92b6:	89 9f       	mul	r24, r25
    92b8:	00 0d       	add	r16, r0
    92ba:	11 1d       	adc	r17, r1
    92bc:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    92be:	8f b7       	in	r24, 0x3f	; 63
    92c0:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    92c2:	f8 94       	cli
	return flags;
    92c4:	a9 80       	ldd	r10, Y+1	; 0x01

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();

	adc_enable_clock(adc);
    92c6:	c6 01       	movw	r24, r12
    92c8:	c6 dc       	rcall	.-1652   	; 0x8c56 <adc_enable_clock>
	ch_conf->ctrl = adc_ch->CTRL;
    92ca:	f8 01       	movw	r30, r16
    92cc:	80 81       	ld	r24, Z
    92ce:	f7 01       	movw	r30, r14
    92d0:	80 83       	st	Z, r24
	ch_conf->intctrl = adc_ch->INTCTRL;
    92d2:	f8 01       	movw	r30, r16
    92d4:	82 81       	ldd	r24, Z+2	; 0x02
    92d6:	f7 01       	movw	r30, r14
    92d8:	82 83       	std	Z+2, r24	; 0x02
	ch_conf->muxctrl = adc_ch->MUXCTRL;
    92da:	f8 01       	movw	r30, r16
    92dc:	81 81       	ldd	r24, Z+1	; 0x01
    92de:	f7 01       	movw	r30, r14
    92e0:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
    92e2:	b0 fe       	sbrs	r11, 0
    92e4:	04 c0       	rjmp	.+8      	; 0x92ee <adcch_read_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		ch_conf->scan = adc_ch->SCAN;
    92e6:	f8 01       	movw	r30, r16
    92e8:	86 81       	ldd	r24, Z+6	; 0x06
    92ea:	f7 01       	movw	r30, r14
	}
	adc_disable_clock(adc);
    92ec:	83 83       	std	Z+3, r24	; 0x03
    92ee:	c6 01       	movw	r24, r12
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    92f0:	d3 dc       	rcall	.-1626   	; 0x8c98 <adc_disable_clock>

	cpu_irq_restore(flags);
}
    92f2:	af be       	out	0x3f, r10	; 63
    92f4:	0f 90       	pop	r0
    92f6:	df 91       	pop	r29
    92f8:	cf 91       	pop	r28
    92fa:	1f 91       	pop	r17
    92fc:	0f 91       	pop	r16
    92fe:	ff 90       	pop	r15
    9300:	ef 90       	pop	r14
    9302:	df 90       	pop	r13
    9304:	cf 90       	pop	r12
    9306:	bf 90       	pop	r11
    9308:	af 90       	pop	r10
    930a:	08 95       	ret

0000930c <dac_enable_clock>:

	{
		Assert(0);
		return false;
	}
}
    930c:	80 32       	cpi	r24, 0x20	; 32
    930e:	93 40       	sbci	r25, 0x03	; 3
    9310:	61 f4       	brne	.+24     	; 0x932a <dac_enable_clock+0x1e>
    9312:	80 91 33 23 	lds	r24, 0x2333	; 0x802333 <dacb_enable_count>
    9316:	91 e0       	ldi	r25, 0x01	; 1
    9318:	98 0f       	add	r25, r24
    931a:	90 93 33 23 	sts	0x2333, r25	; 0x802333 <dacb_enable_count>
    931e:	81 11       	cpse	r24, r1
    9320:	04 c0       	rjmp	.+8      	; 0x932a <dac_enable_clock+0x1e>
    9322:	64 e0       	ldi	r22, 0x04	; 4
    9324:	82 e0       	ldi	r24, 0x02	; 2
    9326:	0c 94 4a 6c 	jmp	0xd894	; 0xd894 <sysclk_enable_module>
    932a:	08 95       	ret

0000932c <dac_disable_clock>:
    932c:	80 32       	cpi	r24, 0x20	; 32
    932e:	93 40       	sbci	r25, 0x03	; 3
    9330:	59 f4       	brne	.+22     	; 0x9348 <dac_disable_clock+0x1c>
    9332:	80 91 33 23 	lds	r24, 0x2333	; 0x802333 <dacb_enable_count>
    9336:	81 50       	subi	r24, 0x01	; 1
    9338:	80 93 33 23 	sts	0x2333, r24	; 0x802333 <dacb_enable_count>
    933c:	81 11       	cpse	r24, r1
    933e:	04 c0       	rjmp	.+8      	; 0x9348 <dac_disable_clock+0x1c>
    9340:	64 e0       	ldi	r22, 0x04	; 4
    9342:	82 e0       	ldi	r24, 0x02	; 2
    9344:	0c 94 60 6c 	jmp	0xd8c0	; 0xd8c0 <sysclk_disable_module>
    9348:	08 95       	ret

0000934a <dac_enable>:
    934a:	ef 92       	push	r14
    934c:	ff 92       	push	r15
    934e:	1f 93       	push	r17
    9350:	cf 93       	push	r28
    9352:	df 93       	push	r29
    9354:	1f 92       	push	r1
    9356:	1f 92       	push	r1
    9358:	cd b7       	in	r28, 0x3d	; 61
    935a:	de b7       	in	r29, 0x3e	; 62
    935c:	2f b7       	in	r18, 0x3f	; 63
    935e:	29 83       	std	Y+1, r18	; 0x01
    9360:	f8 94       	cli
    9362:	19 81       	ldd	r17, Y+1	; 0x01
    9364:	20 91 68 2e 	lds	r18, 0x2E68	; 0x802e68 <sleepmgr_locks+0x1>
    9368:	2f 3f       	cpi	r18, 0xFF	; 255
    936a:	09 f4       	brne	.+2      	; 0x936e <dac_enable+0x24>
    936c:	ff cf       	rjmp	.-2      	; 0x936c <dac_enable+0x22>
    936e:	7c 01       	movw	r14, r24
    9370:	8f b7       	in	r24, 0x3f	; 63
    9372:	8a 83       	std	Y+2, r24	; 0x02
    9374:	f8 94       	cli
    9376:	9a 81       	ldd	r25, Y+2	; 0x02
    9378:	e7 e6       	ldi	r30, 0x67	; 103
    937a:	fe e2       	ldi	r31, 0x2E	; 46
    937c:	81 81       	ldd	r24, Z+1	; 0x01
    937e:	8f 5f       	subi	r24, 0xFF	; 255
    9380:	81 83       	std	Z+1, r24	; 0x01
    9382:	9f bf       	out	0x3f, r25	; 63
    9384:	c7 01       	movw	r24, r14
    9386:	c2 df       	rcall	.-124    	; 0x930c <dac_enable_clock>
    9388:	f7 01       	movw	r30, r14
    938a:	80 81       	ld	r24, Z
    938c:	81 60       	ori	r24, 0x01	; 1
    938e:	80 83       	st	Z, r24
    9390:	1f bf       	out	0x3f, r17	; 63
    9392:	0f 90       	pop	r0
    9394:	0f 90       	pop	r0
    9396:	df 91       	pop	r29
    9398:	cf 91       	pop	r28
    939a:	1f 91       	pop	r17
    939c:	ff 90       	pop	r15
    939e:	ef 90       	pop	r14
    93a0:	08 95       	ret

000093a2 <dac_disable>:
    93a2:	1f 93       	push	r17
    93a4:	cf 93       	push	r28
    93a6:	df 93       	push	r29
    93a8:	1f 92       	push	r1
    93aa:	1f 92       	push	r1
    93ac:	cd b7       	in	r28, 0x3d	; 61
    93ae:	de b7       	in	r29, 0x3e	; 62
    93b0:	2f b7       	in	r18, 0x3f	; 63
    93b2:	29 83       	std	Y+1, r18	; 0x01
    93b4:	f8 94       	cli
    93b6:	19 81       	ldd	r17, Y+1	; 0x01
    93b8:	fc 01       	movw	r30, r24
    93ba:	20 81       	ld	r18, Z
    93bc:	2e 7f       	andi	r18, 0xFE	; 254
    93be:	20 83       	st	Z, r18
    93c0:	b5 df       	rcall	.-150    	; 0x932c <dac_disable_clock>
    93c2:	80 91 68 2e 	lds	r24, 0x2E68	; 0x802e68 <sleepmgr_locks+0x1>
    93c6:	81 11       	cpse	r24, r1
    93c8:	01 c0       	rjmp	.+2      	; 0x93cc <dac_disable+0x2a>
    93ca:	ff cf       	rjmp	.-2      	; 0x93ca <dac_disable+0x28>
    93cc:	8f b7       	in	r24, 0x3f	; 63
    93ce:	8a 83       	std	Y+2, r24	; 0x02
    93d0:	f8 94       	cli
    93d2:	9a 81       	ldd	r25, Y+2	; 0x02
    93d4:	e7 e6       	ldi	r30, 0x67	; 103
    93d6:	fe e2       	ldi	r31, 0x2E	; 46
    93d8:	81 81       	ldd	r24, Z+1	; 0x01
    93da:	81 50       	subi	r24, 0x01	; 1
    93dc:	81 83       	std	Z+1, r24	; 0x01
    93de:	9f bf       	out	0x3f, r25	; 63
    93e0:	1f bf       	out	0x3f, r17	; 63
    93e2:	0f 90       	pop	r0
    93e4:	0f 90       	pop	r0
    93e6:	df 91       	pop	r29
    93e8:	cf 91       	pop	r28
    93ea:	1f 91       	pop	r17
    93ec:	08 95       	ret

000093ee <dac_write_configuration>:
 *
 * \param dac Pointer to DAC module.
 * \param conf Pointer to DAC configuration.
 */
void dac_write_configuration(DAC_t *dac, struct dac_config *conf)
{
    93ee:	9f 92       	push	r9
    93f0:	af 92       	push	r10
    93f2:	bf 92       	push	r11
    93f4:	cf 92       	push	r12
    93f6:	df 92       	push	r13
    93f8:	ef 92       	push	r14
    93fa:	ff 92       	push	r15
    93fc:	0f 93       	push	r16
    93fe:	1f 93       	push	r17
    9400:	cf 93       	push	r28
    9402:	df 93       	push	r29
    9404:	1f 92       	push	r1
    9406:	cd b7       	in	r28, 0x3d	; 61
    9408:	de b7       	in	r29, 0x3e	; 62
#  endif
	} else
#endif

#if defined(DACB)
	if ((uintptr_t)dac == (uintptr_t)&DACB) {
    940a:	80 32       	cpi	r24, 0x20	; 32
    940c:	23 e0       	ldi	r18, 0x03	; 3
    940e:	92 07       	cpc	r25, r18
    9410:	09 f0       	breq	.+2      	; 0x9414 <dac_write_configuration+0x26>
    9412:	3c c0       	rjmp	.+120    	; 0x948c <dac_write_configuration+0x9e>
    9414:	7b 01       	movw	r14, r22
    9416:	8c 01       	movw	r16, r24
    9418:	63 e3       	ldi	r22, 0x33	; 51
    941a:	70 e0       	ldi	r23, 0x00	; 0
    941c:	82 e0       	ldi	r24, 0x02	; 2
    941e:	0e 94 da 74 	call	0xe9b4	; 0xe9b4 <nvm_read_byte>
    9422:	98 2e       	mov	r9, r24
    9424:	62 e3       	ldi	r22, 0x32	; 50
    9426:	70 e0       	ldi	r23, 0x00	; 0
    9428:	82 e0       	ldi	r24, 0x02	; 2
    942a:	0e 94 da 74 	call	0xe9b4	; 0xe9b4 <nvm_read_byte>
    942e:	a8 2e       	mov	r10, r24
    9430:	67 e3       	ldi	r22, 0x37	; 55
    9432:	70 e0       	ldi	r23, 0x00	; 0
    9434:	82 e0       	ldi	r24, 0x02	; 2
    9436:	0e 94 da 74 	call	0xe9b4	; 0xe9b4 <nvm_read_byte>
    943a:	b8 2e       	mov	r11, r24
    943c:	66 e3       	ldi	r22, 0x36	; 54
    943e:	70 e0       	ldi	r23, 0x00	; 0
    9440:	82 e0       	ldi	r24, 0x02	; 2
    9442:	0e 94 da 74 	call	0xe9b4	; 0xe9b4 <nvm_read_byte>
    9446:	c8 2e       	mov	r12, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    9448:	8f b7       	in	r24, 0x3f	; 63
    944a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    944c:	f8 94       	cli
	return flags;
    944e:	d9 80       	ldd	r13, Y+1	; 0x01
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	dac_enable_clock(dac);
    9450:	c8 01       	movw	r24, r16
    9452:	5c df       	rcall	.-328    	; 0x930c <dac_enable_clock>

	// Temporarily disable the DAC, remember if it was enabled.
	enable = dac->CTRLA & DAC_ENABLE_bm;
    9454:	f8 01       	movw	r30, r16
    9456:	80 81       	ld	r24, Z
	dac->CTRLA = 0;
    9458:	10 82       	st	Z, r1

	dac->CTRLB = conf->ctrlb;
    945a:	f7 01       	movw	r30, r14
    945c:	91 81       	ldd	r25, Z+1	; 0x01
    945e:	f8 01       	movw	r30, r16
    9460:	91 83       	std	Z+1, r25	; 0x01
	dac->CTRLC = conf->ctrlc;
    9462:	f7 01       	movw	r30, r14
    9464:	92 81       	ldd	r25, Z+2	; 0x02
    9466:	f8 01       	movw	r30, r16
    9468:	92 83       	std	Z+2, r25	; 0x02
	dac->EVCTRL = conf->evctrl;
    946a:	f7 01       	movw	r30, r14
    946c:	93 81       	ldd	r25, Z+3	; 0x03
    946e:	f8 01       	movw	r30, r16
    9470:	93 83       	std	Z+3, r25	; 0x03
	dac->TIMCTRL = conf->timctrl;

	dac->GAINCAL = gaincal0;
	dac->OFFSETCAL = offsetcal0;
#elif XMEGA_DAC_VERSION_2
	dac->CH0GAINCAL = gaincal0;
    9472:	90 86       	std	Z+8, r9	; 0x08
	dac->CH0OFFSETCAL = offsetcal0;
    9474:	a1 86       	std	Z+9, r10	; 0x09
	dac->CH1GAINCAL = gaincal1;
    9476:	b2 86       	std	Z+10, r11	; 0x0a
	dac->CH1OFFSETCAL = offsetcal1;
    9478:	c3 86       	std	Z+11, r12	; 0x0b
#endif

	dac->CTRLA = conf->ctrla | enable;
    947a:	81 70       	andi	r24, 0x01	; 1
    947c:	f7 01       	movw	r30, r14
    947e:	90 81       	ld	r25, Z
    9480:	89 2b       	or	r24, r25
    9482:	f8 01       	movw	r30, r16

	dac_disable_clock(dac);
    9484:	80 83       	st	Z, r24
    9486:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    9488:	51 df       	rcall	.-350    	; 0x932c <dac_disable_clock>
	cpu_irq_restore(flags);
}
    948a:	df be       	out	0x3f, r13	; 63
    948c:	0f 90       	pop	r0
    948e:	df 91       	pop	r29
    9490:	cf 91       	pop	r28
    9492:	1f 91       	pop	r17
    9494:	0f 91       	pop	r16
    9496:	ff 90       	pop	r15
    9498:	ef 90       	pop	r14
    949a:	df 90       	pop	r13
    949c:	cf 90       	pop	r12
    949e:	bf 90       	pop	r11
    94a0:	af 90       	pop	r10
    94a2:	9f 90       	pop	r9
    94a4:	08 95       	ret

000094a6 <dac_read_configuration>:
 *
 * \param dac Pointer to DAC module.
 * \param conf Pointer to DAC configuration.
 */
void dac_read_configuration(DAC_t *dac, struct dac_config *conf)
{
    94a6:	df 92       	push	r13
    94a8:	ef 92       	push	r14
    94aa:	ff 92       	push	r15
    94ac:	0f 93       	push	r16
    94ae:	1f 93       	push	r17
    94b0:	cf 93       	push	r28
    94b2:	df 93       	push	r29
    94b4:	1f 92       	push	r1
    94b6:	cd b7       	in	r28, 0x3d	; 61
    94b8:	de b7       	in	r29, 0x3e	; 62
    94ba:	8c 01       	movw	r16, r24
    94bc:	7b 01       	movw	r14, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    94be:	8f b7       	in	r24, 0x3f	; 63
    94c0:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    94c2:	f8 94       	cli
	return flags;
    94c4:	d9 80       	ldd	r13, Y+1	; 0x01
	irqflags_t flags;

	flags = cpu_irq_save();
	dac_enable_clock(dac);
    94c6:	c8 01       	movw	r24, r16
    94c8:	21 df       	rcall	.-446    	; 0x930c <dac_enable_clock>

	conf->ctrla = dac->CTRLA & ~DAC_ENABLE_bm;
    94ca:	f8 01       	movw	r30, r16
    94cc:	80 81       	ld	r24, Z
    94ce:	8e 7f       	andi	r24, 0xFE	; 254
    94d0:	f7 01       	movw	r30, r14
    94d2:	80 83       	st	Z, r24
	conf->ctrlb = dac->CTRLB;
    94d4:	f8 01       	movw	r30, r16
    94d6:	81 81       	ldd	r24, Z+1	; 0x01
    94d8:	f7 01       	movw	r30, r14
    94da:	81 83       	std	Z+1, r24	; 0x01
	conf->ctrlc = dac->CTRLC;
    94dc:	f8 01       	movw	r30, r16
    94de:	82 81       	ldd	r24, Z+2	; 0x02
    94e0:	f7 01       	movw	r30, r14
    94e2:	82 83       	std	Z+2, r24	; 0x02
	conf->evctrl = dac->EVCTRL;
    94e4:	f8 01       	movw	r30, r16
    94e6:	83 81       	ldd	r24, Z+3	; 0x03
    94e8:	f7 01       	movw	r30, r14

#if XMEGA_DAC_VERSION_1
	conf->timctrl = dac->TIMCTRL;
#endif

	dac_disable_clock(dac);
    94ea:	83 83       	std	Z+3, r24	; 0x03
    94ec:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    94ee:	1e df       	rcall	.-452    	; 0x932c <dac_disable_clock>
	cpu_irq_restore(flags);
}
    94f0:	df be       	out	0x3f, r13	; 63
    94f2:	0f 90       	pop	r0
    94f4:	df 91       	pop	r29
    94f6:	cf 91       	pop	r28
    94f8:	1f 91       	pop	r17
    94fa:	0f 91       	pop	r16
    94fc:	ff 90       	pop	r15
    94fe:	ef 90       	pop	r14
    9500:	df 90       	pop	r13
    9502:	08 95       	ret

00009504 <__vector_14>:
	{
		cpu_irq_restore(iflags);
		return;
	}
	cpu_irq_restore(iflags);
}
    9504:	1f 92       	push	r1
    9506:	0f 92       	push	r0
    9508:	0f b6       	in	r0, 0x3f	; 63
    950a:	0f 92       	push	r0
    950c:	11 24       	eor	r1, r1
    950e:	0b b6       	in	r0, 0x3b	; 59
    9510:	0f 92       	push	r0
    9512:	2f 93       	push	r18
    9514:	3f 93       	push	r19
    9516:	4f 93       	push	r20
    9518:	5f 93       	push	r21
    951a:	6f 93       	push	r22
    951c:	7f 93       	push	r23
    951e:	8f 93       	push	r24
    9520:	9f 93       	push	r25
    9522:	af 93       	push	r26
    9524:	bf 93       	push	r27
    9526:	ef 93       	push	r30
    9528:	ff 93       	push	r31
    952a:	e0 91 7a 23 	lds	r30, 0x237A	; 0x80237a <tc_tcc0_ovf_callback>
    952e:	f0 91 7b 23 	lds	r31, 0x237B	; 0x80237b <tc_tcc0_ovf_callback+0x1>
    9532:	30 97       	sbiw	r30, 0x00	; 0
    9534:	09 f0       	breq	.+2      	; 0x9538 <__vector_14+0x34>
    9536:	19 95       	eicall
    9538:	ff 91       	pop	r31
    953a:	ef 91       	pop	r30
    953c:	bf 91       	pop	r27
    953e:	af 91       	pop	r26
    9540:	9f 91       	pop	r25
    9542:	8f 91       	pop	r24
    9544:	7f 91       	pop	r23
    9546:	6f 91       	pop	r22
    9548:	5f 91       	pop	r21
    954a:	4f 91       	pop	r20
    954c:	3f 91       	pop	r19
    954e:	2f 91       	pop	r18
    9550:	0f 90       	pop	r0
    9552:	0b be       	out	0x3b, r0	; 59
    9554:	0f 90       	pop	r0
    9556:	0f be       	out	0x3f, r0	; 63
    9558:	0f 90       	pop	r0
    955a:	1f 90       	pop	r1
    955c:	18 95       	reti

0000955e <__vector_15>:
    955e:	1f 92       	push	r1
    9560:	0f 92       	push	r0
    9562:	0f b6       	in	r0, 0x3f	; 63
    9564:	0f 92       	push	r0
    9566:	11 24       	eor	r1, r1
    9568:	0b b6       	in	r0, 0x3b	; 59
    956a:	0f 92       	push	r0
    956c:	2f 93       	push	r18
    956e:	3f 93       	push	r19
    9570:	4f 93       	push	r20
    9572:	5f 93       	push	r21
    9574:	6f 93       	push	r22
    9576:	7f 93       	push	r23
    9578:	8f 93       	push	r24
    957a:	9f 93       	push	r25
    957c:	af 93       	push	r26
    957e:	bf 93       	push	r27
    9580:	ef 93       	push	r30
    9582:	ff 93       	push	r31
    9584:	e0 91 78 23 	lds	r30, 0x2378	; 0x802378 <tc_tcc0_err_callback>
    9588:	f0 91 79 23 	lds	r31, 0x2379	; 0x802379 <tc_tcc0_err_callback+0x1>
    958c:	30 97       	sbiw	r30, 0x00	; 0
    958e:	09 f0       	breq	.+2      	; 0x9592 <__vector_15+0x34>
    9590:	19 95       	eicall
    9592:	ff 91       	pop	r31
    9594:	ef 91       	pop	r30
    9596:	bf 91       	pop	r27
    9598:	af 91       	pop	r26
    959a:	9f 91       	pop	r25
    959c:	8f 91       	pop	r24
    959e:	7f 91       	pop	r23
    95a0:	6f 91       	pop	r22
    95a2:	5f 91       	pop	r21
    95a4:	4f 91       	pop	r20
    95a6:	3f 91       	pop	r19
    95a8:	2f 91       	pop	r18
    95aa:	0f 90       	pop	r0
    95ac:	0b be       	out	0x3b, r0	; 59
    95ae:	0f 90       	pop	r0
    95b0:	0f be       	out	0x3f, r0	; 63
    95b2:	0f 90       	pop	r0
    95b4:	1f 90       	pop	r1
    95b6:	18 95       	reti

000095b8 <__vector_16>:
    95b8:	1f 92       	push	r1
    95ba:	0f 92       	push	r0
    95bc:	0f b6       	in	r0, 0x3f	; 63
    95be:	0f 92       	push	r0
    95c0:	11 24       	eor	r1, r1
    95c2:	0b b6       	in	r0, 0x3b	; 59
    95c4:	0f 92       	push	r0
    95c6:	2f 93       	push	r18
    95c8:	3f 93       	push	r19
    95ca:	4f 93       	push	r20
    95cc:	5f 93       	push	r21
    95ce:	6f 93       	push	r22
    95d0:	7f 93       	push	r23
    95d2:	8f 93       	push	r24
    95d4:	9f 93       	push	r25
    95d6:	af 93       	push	r26
    95d8:	bf 93       	push	r27
    95da:	ef 93       	push	r30
    95dc:	ff 93       	push	r31
    95de:	e0 91 76 23 	lds	r30, 0x2376	; 0x802376 <tc_tcc0_cca_callback>
    95e2:	f0 91 77 23 	lds	r31, 0x2377	; 0x802377 <tc_tcc0_cca_callback+0x1>
    95e6:	30 97       	sbiw	r30, 0x00	; 0
    95e8:	09 f0       	breq	.+2      	; 0x95ec <__vector_16+0x34>
    95ea:	19 95       	eicall
    95ec:	ff 91       	pop	r31
    95ee:	ef 91       	pop	r30
    95f0:	bf 91       	pop	r27
    95f2:	af 91       	pop	r26
    95f4:	9f 91       	pop	r25
    95f6:	8f 91       	pop	r24
    95f8:	7f 91       	pop	r23
    95fa:	6f 91       	pop	r22
    95fc:	5f 91       	pop	r21
    95fe:	4f 91       	pop	r20
    9600:	3f 91       	pop	r19
    9602:	2f 91       	pop	r18
    9604:	0f 90       	pop	r0
    9606:	0b be       	out	0x3b, r0	; 59
    9608:	0f 90       	pop	r0
    960a:	0f be       	out	0x3f, r0	; 63
    960c:	0f 90       	pop	r0
    960e:	1f 90       	pop	r1
    9610:	18 95       	reti

00009612 <__vector_17>:
    9612:	1f 92       	push	r1
    9614:	0f 92       	push	r0
    9616:	0f b6       	in	r0, 0x3f	; 63
    9618:	0f 92       	push	r0
    961a:	11 24       	eor	r1, r1
    961c:	0b b6       	in	r0, 0x3b	; 59
    961e:	0f 92       	push	r0
    9620:	2f 93       	push	r18
    9622:	3f 93       	push	r19
    9624:	4f 93       	push	r20
    9626:	5f 93       	push	r21
    9628:	6f 93       	push	r22
    962a:	7f 93       	push	r23
    962c:	8f 93       	push	r24
    962e:	9f 93       	push	r25
    9630:	af 93       	push	r26
    9632:	bf 93       	push	r27
    9634:	ef 93       	push	r30
    9636:	ff 93       	push	r31
    9638:	e0 91 74 23 	lds	r30, 0x2374	; 0x802374 <tc_tcc0_ccb_callback>
    963c:	f0 91 75 23 	lds	r31, 0x2375	; 0x802375 <tc_tcc0_ccb_callback+0x1>
    9640:	30 97       	sbiw	r30, 0x00	; 0
    9642:	09 f0       	breq	.+2      	; 0x9646 <__vector_17+0x34>
    9644:	19 95       	eicall
    9646:	ff 91       	pop	r31
    9648:	ef 91       	pop	r30
    964a:	bf 91       	pop	r27
    964c:	af 91       	pop	r26
    964e:	9f 91       	pop	r25
    9650:	8f 91       	pop	r24
    9652:	7f 91       	pop	r23
    9654:	6f 91       	pop	r22
    9656:	5f 91       	pop	r21
    9658:	4f 91       	pop	r20
    965a:	3f 91       	pop	r19
    965c:	2f 91       	pop	r18
    965e:	0f 90       	pop	r0
    9660:	0b be       	out	0x3b, r0	; 59
    9662:	0f 90       	pop	r0
    9664:	0f be       	out	0x3f, r0	; 63
    9666:	0f 90       	pop	r0
    9668:	1f 90       	pop	r1
    966a:	18 95       	reti

0000966c <__vector_18>:
    966c:	1f 92       	push	r1
    966e:	0f 92       	push	r0
    9670:	0f b6       	in	r0, 0x3f	; 63
    9672:	0f 92       	push	r0
    9674:	11 24       	eor	r1, r1
    9676:	0b b6       	in	r0, 0x3b	; 59
    9678:	0f 92       	push	r0
    967a:	2f 93       	push	r18
    967c:	3f 93       	push	r19
    967e:	4f 93       	push	r20
    9680:	5f 93       	push	r21
    9682:	6f 93       	push	r22
    9684:	7f 93       	push	r23
    9686:	8f 93       	push	r24
    9688:	9f 93       	push	r25
    968a:	af 93       	push	r26
    968c:	bf 93       	push	r27
    968e:	ef 93       	push	r30
    9690:	ff 93       	push	r31
    9692:	e0 91 72 23 	lds	r30, 0x2372	; 0x802372 <tc_tcc0_ccc_callback>
    9696:	f0 91 73 23 	lds	r31, 0x2373	; 0x802373 <tc_tcc0_ccc_callback+0x1>
    969a:	30 97       	sbiw	r30, 0x00	; 0
    969c:	09 f0       	breq	.+2      	; 0x96a0 <__vector_18+0x34>
    969e:	19 95       	eicall
    96a0:	ff 91       	pop	r31
    96a2:	ef 91       	pop	r30
    96a4:	bf 91       	pop	r27
    96a6:	af 91       	pop	r26
    96a8:	9f 91       	pop	r25
    96aa:	8f 91       	pop	r24
    96ac:	7f 91       	pop	r23
    96ae:	6f 91       	pop	r22
    96b0:	5f 91       	pop	r21
    96b2:	4f 91       	pop	r20
    96b4:	3f 91       	pop	r19
    96b6:	2f 91       	pop	r18
    96b8:	0f 90       	pop	r0
    96ba:	0b be       	out	0x3b, r0	; 59
    96bc:	0f 90       	pop	r0
    96be:	0f be       	out	0x3f, r0	; 63
    96c0:	0f 90       	pop	r0
    96c2:	1f 90       	pop	r1
    96c4:	18 95       	reti

000096c6 <__vector_19>:
    96c6:	1f 92       	push	r1
    96c8:	0f 92       	push	r0
    96ca:	0f b6       	in	r0, 0x3f	; 63
    96cc:	0f 92       	push	r0
    96ce:	11 24       	eor	r1, r1
    96d0:	0b b6       	in	r0, 0x3b	; 59
    96d2:	0f 92       	push	r0
    96d4:	2f 93       	push	r18
    96d6:	3f 93       	push	r19
    96d8:	4f 93       	push	r20
    96da:	5f 93       	push	r21
    96dc:	6f 93       	push	r22
    96de:	7f 93       	push	r23
    96e0:	8f 93       	push	r24
    96e2:	9f 93       	push	r25
    96e4:	af 93       	push	r26
    96e6:	bf 93       	push	r27
    96e8:	ef 93       	push	r30
    96ea:	ff 93       	push	r31
    96ec:	e0 91 70 23 	lds	r30, 0x2370	; 0x802370 <tc_tcc0_ccd_callback>
    96f0:	f0 91 71 23 	lds	r31, 0x2371	; 0x802371 <tc_tcc0_ccd_callback+0x1>
    96f4:	30 97       	sbiw	r30, 0x00	; 0
    96f6:	09 f0       	breq	.+2      	; 0x96fa <__vector_19+0x34>
    96f8:	19 95       	eicall
    96fa:	ff 91       	pop	r31
    96fc:	ef 91       	pop	r30
    96fe:	bf 91       	pop	r27
    9700:	af 91       	pop	r26
    9702:	9f 91       	pop	r25
    9704:	8f 91       	pop	r24
    9706:	7f 91       	pop	r23
    9708:	6f 91       	pop	r22
    970a:	5f 91       	pop	r21
    970c:	4f 91       	pop	r20
    970e:	3f 91       	pop	r19
    9710:	2f 91       	pop	r18
    9712:	0f 90       	pop	r0
    9714:	0b be       	out	0x3b, r0	; 59
    9716:	0f 90       	pop	r0
    9718:	0f be       	out	0x3f, r0	; 63
    971a:	0f 90       	pop	r0
    971c:	1f 90       	pop	r1
    971e:	18 95       	reti

00009720 <__vector_20>:
    9720:	1f 92       	push	r1
    9722:	0f 92       	push	r0
    9724:	0f b6       	in	r0, 0x3f	; 63
    9726:	0f 92       	push	r0
    9728:	11 24       	eor	r1, r1
    972a:	0b b6       	in	r0, 0x3b	; 59
    972c:	0f 92       	push	r0
    972e:	2f 93       	push	r18
    9730:	3f 93       	push	r19
    9732:	4f 93       	push	r20
    9734:	5f 93       	push	r21
    9736:	6f 93       	push	r22
    9738:	7f 93       	push	r23
    973a:	8f 93       	push	r24
    973c:	9f 93       	push	r25
    973e:	af 93       	push	r26
    9740:	bf 93       	push	r27
    9742:	ef 93       	push	r30
    9744:	ff 93       	push	r31
    9746:	e0 91 6e 23 	lds	r30, 0x236E	; 0x80236e <tc_tcc1_ovf_callback>
    974a:	f0 91 6f 23 	lds	r31, 0x236F	; 0x80236f <tc_tcc1_ovf_callback+0x1>
    974e:	30 97       	sbiw	r30, 0x00	; 0
    9750:	09 f0       	breq	.+2      	; 0x9754 <__vector_20+0x34>
    9752:	19 95       	eicall
    9754:	ff 91       	pop	r31
    9756:	ef 91       	pop	r30
    9758:	bf 91       	pop	r27
    975a:	af 91       	pop	r26
    975c:	9f 91       	pop	r25
    975e:	8f 91       	pop	r24
    9760:	7f 91       	pop	r23
    9762:	6f 91       	pop	r22
    9764:	5f 91       	pop	r21
    9766:	4f 91       	pop	r20
    9768:	3f 91       	pop	r19
    976a:	2f 91       	pop	r18
    976c:	0f 90       	pop	r0
    976e:	0b be       	out	0x3b, r0	; 59
    9770:	0f 90       	pop	r0
    9772:	0f be       	out	0x3f, r0	; 63
    9774:	0f 90       	pop	r0
    9776:	1f 90       	pop	r1
    9778:	18 95       	reti

0000977a <__vector_21>:
    977a:	1f 92       	push	r1
    977c:	0f 92       	push	r0
    977e:	0f b6       	in	r0, 0x3f	; 63
    9780:	0f 92       	push	r0
    9782:	11 24       	eor	r1, r1
    9784:	0b b6       	in	r0, 0x3b	; 59
    9786:	0f 92       	push	r0
    9788:	2f 93       	push	r18
    978a:	3f 93       	push	r19
    978c:	4f 93       	push	r20
    978e:	5f 93       	push	r21
    9790:	6f 93       	push	r22
    9792:	7f 93       	push	r23
    9794:	8f 93       	push	r24
    9796:	9f 93       	push	r25
    9798:	af 93       	push	r26
    979a:	bf 93       	push	r27
    979c:	ef 93       	push	r30
    979e:	ff 93       	push	r31
    97a0:	e0 91 6c 23 	lds	r30, 0x236C	; 0x80236c <tc_tcc1_err_callback>
    97a4:	f0 91 6d 23 	lds	r31, 0x236D	; 0x80236d <tc_tcc1_err_callback+0x1>
    97a8:	30 97       	sbiw	r30, 0x00	; 0
    97aa:	09 f0       	breq	.+2      	; 0x97ae <__vector_21+0x34>
    97ac:	19 95       	eicall
    97ae:	ff 91       	pop	r31
    97b0:	ef 91       	pop	r30
    97b2:	bf 91       	pop	r27
    97b4:	af 91       	pop	r26
    97b6:	9f 91       	pop	r25
    97b8:	8f 91       	pop	r24
    97ba:	7f 91       	pop	r23
    97bc:	6f 91       	pop	r22
    97be:	5f 91       	pop	r21
    97c0:	4f 91       	pop	r20
    97c2:	3f 91       	pop	r19
    97c4:	2f 91       	pop	r18
    97c6:	0f 90       	pop	r0
    97c8:	0b be       	out	0x3b, r0	; 59
    97ca:	0f 90       	pop	r0
    97cc:	0f be       	out	0x3f, r0	; 63
    97ce:	0f 90       	pop	r0
    97d0:	1f 90       	pop	r1
    97d2:	18 95       	reti

000097d4 <__vector_22>:
    97d4:	1f 92       	push	r1
    97d6:	0f 92       	push	r0
    97d8:	0f b6       	in	r0, 0x3f	; 63
    97da:	0f 92       	push	r0
    97dc:	11 24       	eor	r1, r1
    97de:	0b b6       	in	r0, 0x3b	; 59
    97e0:	0f 92       	push	r0
    97e2:	2f 93       	push	r18
    97e4:	3f 93       	push	r19
    97e6:	4f 93       	push	r20
    97e8:	5f 93       	push	r21
    97ea:	6f 93       	push	r22
    97ec:	7f 93       	push	r23
    97ee:	8f 93       	push	r24
    97f0:	9f 93       	push	r25
    97f2:	af 93       	push	r26
    97f4:	bf 93       	push	r27
    97f6:	ef 93       	push	r30
    97f8:	ff 93       	push	r31
    97fa:	e0 91 6a 23 	lds	r30, 0x236A	; 0x80236a <tc_tcc1_cca_callback>
    97fe:	f0 91 6b 23 	lds	r31, 0x236B	; 0x80236b <tc_tcc1_cca_callback+0x1>
    9802:	30 97       	sbiw	r30, 0x00	; 0
    9804:	09 f0       	breq	.+2      	; 0x9808 <__vector_22+0x34>
    9806:	19 95       	eicall
    9808:	ff 91       	pop	r31
    980a:	ef 91       	pop	r30
    980c:	bf 91       	pop	r27
    980e:	af 91       	pop	r26
    9810:	9f 91       	pop	r25
    9812:	8f 91       	pop	r24
    9814:	7f 91       	pop	r23
    9816:	6f 91       	pop	r22
    9818:	5f 91       	pop	r21
    981a:	4f 91       	pop	r20
    981c:	3f 91       	pop	r19
    981e:	2f 91       	pop	r18
    9820:	0f 90       	pop	r0
    9822:	0b be       	out	0x3b, r0	; 59
    9824:	0f 90       	pop	r0
    9826:	0f be       	out	0x3f, r0	; 63
    9828:	0f 90       	pop	r0
    982a:	1f 90       	pop	r1
    982c:	18 95       	reti

0000982e <__vector_23>:
    982e:	1f 92       	push	r1
    9830:	0f 92       	push	r0
    9832:	0f b6       	in	r0, 0x3f	; 63
    9834:	0f 92       	push	r0
    9836:	11 24       	eor	r1, r1
    9838:	0b b6       	in	r0, 0x3b	; 59
    983a:	0f 92       	push	r0
    983c:	2f 93       	push	r18
    983e:	3f 93       	push	r19
    9840:	4f 93       	push	r20
    9842:	5f 93       	push	r21
    9844:	6f 93       	push	r22
    9846:	7f 93       	push	r23
    9848:	8f 93       	push	r24
    984a:	9f 93       	push	r25
    984c:	af 93       	push	r26
    984e:	bf 93       	push	r27
    9850:	ef 93       	push	r30
    9852:	ff 93       	push	r31
    9854:	e0 91 68 23 	lds	r30, 0x2368	; 0x802368 <tc_tcc1_ccb_callback>
    9858:	f0 91 69 23 	lds	r31, 0x2369	; 0x802369 <tc_tcc1_ccb_callback+0x1>
    985c:	30 97       	sbiw	r30, 0x00	; 0
    985e:	09 f0       	breq	.+2      	; 0x9862 <__vector_23+0x34>
    9860:	19 95       	eicall
    9862:	ff 91       	pop	r31
    9864:	ef 91       	pop	r30
    9866:	bf 91       	pop	r27
    9868:	af 91       	pop	r26
    986a:	9f 91       	pop	r25
    986c:	8f 91       	pop	r24
    986e:	7f 91       	pop	r23
    9870:	6f 91       	pop	r22
    9872:	5f 91       	pop	r21
    9874:	4f 91       	pop	r20
    9876:	3f 91       	pop	r19
    9878:	2f 91       	pop	r18
    987a:	0f 90       	pop	r0
    987c:	0b be       	out	0x3b, r0	; 59
    987e:	0f 90       	pop	r0
    9880:	0f be       	out	0x3f, r0	; 63
    9882:	0f 90       	pop	r0
    9884:	1f 90       	pop	r1
    9886:	18 95       	reti

00009888 <__vector_77>:
    9888:	1f 92       	push	r1
    988a:	0f 92       	push	r0
    988c:	0f b6       	in	r0, 0x3f	; 63
    988e:	0f 92       	push	r0
    9890:	11 24       	eor	r1, r1
    9892:	0b b6       	in	r0, 0x3b	; 59
    9894:	0f 92       	push	r0
    9896:	2f 93       	push	r18
    9898:	3f 93       	push	r19
    989a:	4f 93       	push	r20
    989c:	5f 93       	push	r21
    989e:	6f 93       	push	r22
    98a0:	7f 93       	push	r23
    98a2:	8f 93       	push	r24
    98a4:	9f 93       	push	r25
    98a6:	af 93       	push	r26
    98a8:	bf 93       	push	r27
    98aa:	ef 93       	push	r30
    98ac:	ff 93       	push	r31
    98ae:	e0 91 66 23 	lds	r30, 0x2366	; 0x802366 <tc_tcd0_ovf_callback>
    98b2:	f0 91 67 23 	lds	r31, 0x2367	; 0x802367 <tc_tcd0_ovf_callback+0x1>
    98b6:	30 97       	sbiw	r30, 0x00	; 0
    98b8:	09 f0       	breq	.+2      	; 0x98bc <__vector_77+0x34>
    98ba:	19 95       	eicall
    98bc:	ff 91       	pop	r31
    98be:	ef 91       	pop	r30
    98c0:	bf 91       	pop	r27
    98c2:	af 91       	pop	r26
    98c4:	9f 91       	pop	r25
    98c6:	8f 91       	pop	r24
    98c8:	7f 91       	pop	r23
    98ca:	6f 91       	pop	r22
    98cc:	5f 91       	pop	r21
    98ce:	4f 91       	pop	r20
    98d0:	3f 91       	pop	r19
    98d2:	2f 91       	pop	r18
    98d4:	0f 90       	pop	r0
    98d6:	0b be       	out	0x3b, r0	; 59
    98d8:	0f 90       	pop	r0
    98da:	0f be       	out	0x3f, r0	; 63
    98dc:	0f 90       	pop	r0
    98de:	1f 90       	pop	r1
    98e0:	18 95       	reti

000098e2 <__vector_78>:
    98e2:	1f 92       	push	r1
    98e4:	0f 92       	push	r0
    98e6:	0f b6       	in	r0, 0x3f	; 63
    98e8:	0f 92       	push	r0
    98ea:	11 24       	eor	r1, r1
    98ec:	0b b6       	in	r0, 0x3b	; 59
    98ee:	0f 92       	push	r0
    98f0:	2f 93       	push	r18
    98f2:	3f 93       	push	r19
    98f4:	4f 93       	push	r20
    98f6:	5f 93       	push	r21
    98f8:	6f 93       	push	r22
    98fa:	7f 93       	push	r23
    98fc:	8f 93       	push	r24
    98fe:	9f 93       	push	r25
    9900:	af 93       	push	r26
    9902:	bf 93       	push	r27
    9904:	ef 93       	push	r30
    9906:	ff 93       	push	r31
    9908:	e0 91 64 23 	lds	r30, 0x2364	; 0x802364 <tc_tcd0_err_callback>
    990c:	f0 91 65 23 	lds	r31, 0x2365	; 0x802365 <tc_tcd0_err_callback+0x1>
    9910:	30 97       	sbiw	r30, 0x00	; 0
    9912:	09 f0       	breq	.+2      	; 0x9916 <__vector_78+0x34>
    9914:	19 95       	eicall
    9916:	ff 91       	pop	r31
    9918:	ef 91       	pop	r30
    991a:	bf 91       	pop	r27
    991c:	af 91       	pop	r26
    991e:	9f 91       	pop	r25
    9920:	8f 91       	pop	r24
    9922:	7f 91       	pop	r23
    9924:	6f 91       	pop	r22
    9926:	5f 91       	pop	r21
    9928:	4f 91       	pop	r20
    992a:	3f 91       	pop	r19
    992c:	2f 91       	pop	r18
    992e:	0f 90       	pop	r0
    9930:	0b be       	out	0x3b, r0	; 59
    9932:	0f 90       	pop	r0
    9934:	0f be       	out	0x3f, r0	; 63
    9936:	0f 90       	pop	r0
    9938:	1f 90       	pop	r1
    993a:	18 95       	reti

0000993c <__vector_79>:
    993c:	1f 92       	push	r1
    993e:	0f 92       	push	r0
    9940:	0f b6       	in	r0, 0x3f	; 63
    9942:	0f 92       	push	r0
    9944:	11 24       	eor	r1, r1
    9946:	0b b6       	in	r0, 0x3b	; 59
    9948:	0f 92       	push	r0
    994a:	2f 93       	push	r18
    994c:	3f 93       	push	r19
    994e:	4f 93       	push	r20
    9950:	5f 93       	push	r21
    9952:	6f 93       	push	r22
    9954:	7f 93       	push	r23
    9956:	8f 93       	push	r24
    9958:	9f 93       	push	r25
    995a:	af 93       	push	r26
    995c:	bf 93       	push	r27
    995e:	ef 93       	push	r30
    9960:	ff 93       	push	r31
    9962:	e0 91 62 23 	lds	r30, 0x2362	; 0x802362 <tc_tcd0_cca_callback>
    9966:	f0 91 63 23 	lds	r31, 0x2363	; 0x802363 <tc_tcd0_cca_callback+0x1>
    996a:	30 97       	sbiw	r30, 0x00	; 0
    996c:	09 f0       	breq	.+2      	; 0x9970 <__vector_79+0x34>
    996e:	19 95       	eicall
    9970:	ff 91       	pop	r31
    9972:	ef 91       	pop	r30
    9974:	bf 91       	pop	r27
    9976:	af 91       	pop	r26
    9978:	9f 91       	pop	r25
    997a:	8f 91       	pop	r24
    997c:	7f 91       	pop	r23
    997e:	6f 91       	pop	r22
    9980:	5f 91       	pop	r21
    9982:	4f 91       	pop	r20
    9984:	3f 91       	pop	r19
    9986:	2f 91       	pop	r18
    9988:	0f 90       	pop	r0
    998a:	0b be       	out	0x3b, r0	; 59
    998c:	0f 90       	pop	r0
    998e:	0f be       	out	0x3f, r0	; 63
    9990:	0f 90       	pop	r0
    9992:	1f 90       	pop	r1
    9994:	18 95       	reti

00009996 <__vector_80>:
    9996:	1f 92       	push	r1
    9998:	0f 92       	push	r0
    999a:	0f b6       	in	r0, 0x3f	; 63
    999c:	0f 92       	push	r0
    999e:	11 24       	eor	r1, r1
    99a0:	0b b6       	in	r0, 0x3b	; 59
    99a2:	0f 92       	push	r0
    99a4:	2f 93       	push	r18
    99a6:	3f 93       	push	r19
    99a8:	4f 93       	push	r20
    99aa:	5f 93       	push	r21
    99ac:	6f 93       	push	r22
    99ae:	7f 93       	push	r23
    99b0:	8f 93       	push	r24
    99b2:	9f 93       	push	r25
    99b4:	af 93       	push	r26
    99b6:	bf 93       	push	r27
    99b8:	ef 93       	push	r30
    99ba:	ff 93       	push	r31
    99bc:	e0 91 60 23 	lds	r30, 0x2360	; 0x802360 <tc_tcd0_ccb_callback>
    99c0:	f0 91 61 23 	lds	r31, 0x2361	; 0x802361 <tc_tcd0_ccb_callback+0x1>
    99c4:	30 97       	sbiw	r30, 0x00	; 0
    99c6:	09 f0       	breq	.+2      	; 0x99ca <__vector_80+0x34>
    99c8:	19 95       	eicall
    99ca:	ff 91       	pop	r31
    99cc:	ef 91       	pop	r30
    99ce:	bf 91       	pop	r27
    99d0:	af 91       	pop	r26
    99d2:	9f 91       	pop	r25
    99d4:	8f 91       	pop	r24
    99d6:	7f 91       	pop	r23
    99d8:	6f 91       	pop	r22
    99da:	5f 91       	pop	r21
    99dc:	4f 91       	pop	r20
    99de:	3f 91       	pop	r19
    99e0:	2f 91       	pop	r18
    99e2:	0f 90       	pop	r0
    99e4:	0b be       	out	0x3b, r0	; 59
    99e6:	0f 90       	pop	r0
    99e8:	0f be       	out	0x3f, r0	; 63
    99ea:	0f 90       	pop	r0
    99ec:	1f 90       	pop	r1
    99ee:	18 95       	reti

000099f0 <__vector_81>:
    99f0:	1f 92       	push	r1
    99f2:	0f 92       	push	r0
    99f4:	0f b6       	in	r0, 0x3f	; 63
    99f6:	0f 92       	push	r0
    99f8:	11 24       	eor	r1, r1
    99fa:	0b b6       	in	r0, 0x3b	; 59
    99fc:	0f 92       	push	r0
    99fe:	2f 93       	push	r18
    9a00:	3f 93       	push	r19
    9a02:	4f 93       	push	r20
    9a04:	5f 93       	push	r21
    9a06:	6f 93       	push	r22
    9a08:	7f 93       	push	r23
    9a0a:	8f 93       	push	r24
    9a0c:	9f 93       	push	r25
    9a0e:	af 93       	push	r26
    9a10:	bf 93       	push	r27
    9a12:	ef 93       	push	r30
    9a14:	ff 93       	push	r31
    9a16:	e0 91 5e 23 	lds	r30, 0x235E	; 0x80235e <tc_tcd0_ccc_callback>
    9a1a:	f0 91 5f 23 	lds	r31, 0x235F	; 0x80235f <tc_tcd0_ccc_callback+0x1>
    9a1e:	30 97       	sbiw	r30, 0x00	; 0
    9a20:	09 f0       	breq	.+2      	; 0x9a24 <__vector_81+0x34>
    9a22:	19 95       	eicall
    9a24:	ff 91       	pop	r31
    9a26:	ef 91       	pop	r30
    9a28:	bf 91       	pop	r27
    9a2a:	af 91       	pop	r26
    9a2c:	9f 91       	pop	r25
    9a2e:	8f 91       	pop	r24
    9a30:	7f 91       	pop	r23
    9a32:	6f 91       	pop	r22
    9a34:	5f 91       	pop	r21
    9a36:	4f 91       	pop	r20
    9a38:	3f 91       	pop	r19
    9a3a:	2f 91       	pop	r18
    9a3c:	0f 90       	pop	r0
    9a3e:	0b be       	out	0x3b, r0	; 59
    9a40:	0f 90       	pop	r0
    9a42:	0f be       	out	0x3f, r0	; 63
    9a44:	0f 90       	pop	r0
    9a46:	1f 90       	pop	r1
    9a48:	18 95       	reti

00009a4a <__vector_82>:
    9a4a:	1f 92       	push	r1
    9a4c:	0f 92       	push	r0
    9a4e:	0f b6       	in	r0, 0x3f	; 63
    9a50:	0f 92       	push	r0
    9a52:	11 24       	eor	r1, r1
    9a54:	0b b6       	in	r0, 0x3b	; 59
    9a56:	0f 92       	push	r0
    9a58:	2f 93       	push	r18
    9a5a:	3f 93       	push	r19
    9a5c:	4f 93       	push	r20
    9a5e:	5f 93       	push	r21
    9a60:	6f 93       	push	r22
    9a62:	7f 93       	push	r23
    9a64:	8f 93       	push	r24
    9a66:	9f 93       	push	r25
    9a68:	af 93       	push	r26
    9a6a:	bf 93       	push	r27
    9a6c:	ef 93       	push	r30
    9a6e:	ff 93       	push	r31
    9a70:	e0 91 5c 23 	lds	r30, 0x235C	; 0x80235c <tc_tcd0_ccd_callback>
    9a74:	f0 91 5d 23 	lds	r31, 0x235D	; 0x80235d <tc_tcd0_ccd_callback+0x1>
    9a78:	30 97       	sbiw	r30, 0x00	; 0
    9a7a:	09 f0       	breq	.+2      	; 0x9a7e <__vector_82+0x34>
    9a7c:	19 95       	eicall
    9a7e:	ff 91       	pop	r31
    9a80:	ef 91       	pop	r30
    9a82:	bf 91       	pop	r27
    9a84:	af 91       	pop	r26
    9a86:	9f 91       	pop	r25
    9a88:	8f 91       	pop	r24
    9a8a:	7f 91       	pop	r23
    9a8c:	6f 91       	pop	r22
    9a8e:	5f 91       	pop	r21
    9a90:	4f 91       	pop	r20
    9a92:	3f 91       	pop	r19
    9a94:	2f 91       	pop	r18
    9a96:	0f 90       	pop	r0
    9a98:	0b be       	out	0x3b, r0	; 59
    9a9a:	0f 90       	pop	r0
    9a9c:	0f be       	out	0x3f, r0	; 63
    9a9e:	0f 90       	pop	r0
    9aa0:	1f 90       	pop	r1
    9aa2:	18 95       	reti

00009aa4 <__vector_83>:
    9aa4:	1f 92       	push	r1
    9aa6:	0f 92       	push	r0
    9aa8:	0f b6       	in	r0, 0x3f	; 63
    9aaa:	0f 92       	push	r0
    9aac:	11 24       	eor	r1, r1
    9aae:	0b b6       	in	r0, 0x3b	; 59
    9ab0:	0f 92       	push	r0
    9ab2:	2f 93       	push	r18
    9ab4:	3f 93       	push	r19
    9ab6:	4f 93       	push	r20
    9ab8:	5f 93       	push	r21
    9aba:	6f 93       	push	r22
    9abc:	7f 93       	push	r23
    9abe:	8f 93       	push	r24
    9ac0:	9f 93       	push	r25
    9ac2:	af 93       	push	r26
    9ac4:	bf 93       	push	r27
    9ac6:	ef 93       	push	r30
    9ac8:	ff 93       	push	r31
    9aca:	e0 91 5a 23 	lds	r30, 0x235A	; 0x80235a <tc_tcd1_ovf_callback>
    9ace:	f0 91 5b 23 	lds	r31, 0x235B	; 0x80235b <tc_tcd1_ovf_callback+0x1>
    9ad2:	30 97       	sbiw	r30, 0x00	; 0
    9ad4:	09 f0       	breq	.+2      	; 0x9ad8 <__vector_83+0x34>
    9ad6:	19 95       	eicall
    9ad8:	ff 91       	pop	r31
    9ada:	ef 91       	pop	r30
    9adc:	bf 91       	pop	r27
    9ade:	af 91       	pop	r26
    9ae0:	9f 91       	pop	r25
    9ae2:	8f 91       	pop	r24
    9ae4:	7f 91       	pop	r23
    9ae6:	6f 91       	pop	r22
    9ae8:	5f 91       	pop	r21
    9aea:	4f 91       	pop	r20
    9aec:	3f 91       	pop	r19
    9aee:	2f 91       	pop	r18
    9af0:	0f 90       	pop	r0
    9af2:	0b be       	out	0x3b, r0	; 59
    9af4:	0f 90       	pop	r0
    9af6:	0f be       	out	0x3f, r0	; 63
    9af8:	0f 90       	pop	r0
    9afa:	1f 90       	pop	r1
    9afc:	18 95       	reti

00009afe <__vector_84>:
    9afe:	1f 92       	push	r1
    9b00:	0f 92       	push	r0
    9b02:	0f b6       	in	r0, 0x3f	; 63
    9b04:	0f 92       	push	r0
    9b06:	11 24       	eor	r1, r1
    9b08:	0b b6       	in	r0, 0x3b	; 59
    9b0a:	0f 92       	push	r0
    9b0c:	2f 93       	push	r18
    9b0e:	3f 93       	push	r19
    9b10:	4f 93       	push	r20
    9b12:	5f 93       	push	r21
    9b14:	6f 93       	push	r22
    9b16:	7f 93       	push	r23
    9b18:	8f 93       	push	r24
    9b1a:	9f 93       	push	r25
    9b1c:	af 93       	push	r26
    9b1e:	bf 93       	push	r27
    9b20:	ef 93       	push	r30
    9b22:	ff 93       	push	r31
    9b24:	e0 91 58 23 	lds	r30, 0x2358	; 0x802358 <tc_tcd1_err_callback>
    9b28:	f0 91 59 23 	lds	r31, 0x2359	; 0x802359 <tc_tcd1_err_callback+0x1>
    9b2c:	30 97       	sbiw	r30, 0x00	; 0
    9b2e:	09 f0       	breq	.+2      	; 0x9b32 <__vector_84+0x34>
    9b30:	19 95       	eicall
    9b32:	ff 91       	pop	r31
    9b34:	ef 91       	pop	r30
    9b36:	bf 91       	pop	r27
    9b38:	af 91       	pop	r26
    9b3a:	9f 91       	pop	r25
    9b3c:	8f 91       	pop	r24
    9b3e:	7f 91       	pop	r23
    9b40:	6f 91       	pop	r22
    9b42:	5f 91       	pop	r21
    9b44:	4f 91       	pop	r20
    9b46:	3f 91       	pop	r19
    9b48:	2f 91       	pop	r18
    9b4a:	0f 90       	pop	r0
    9b4c:	0b be       	out	0x3b, r0	; 59
    9b4e:	0f 90       	pop	r0
    9b50:	0f be       	out	0x3f, r0	; 63
    9b52:	0f 90       	pop	r0
    9b54:	1f 90       	pop	r1
    9b56:	18 95       	reti

00009b58 <__vector_85>:
    9b58:	1f 92       	push	r1
    9b5a:	0f 92       	push	r0
    9b5c:	0f b6       	in	r0, 0x3f	; 63
    9b5e:	0f 92       	push	r0
    9b60:	11 24       	eor	r1, r1
    9b62:	0b b6       	in	r0, 0x3b	; 59
    9b64:	0f 92       	push	r0
    9b66:	2f 93       	push	r18
    9b68:	3f 93       	push	r19
    9b6a:	4f 93       	push	r20
    9b6c:	5f 93       	push	r21
    9b6e:	6f 93       	push	r22
    9b70:	7f 93       	push	r23
    9b72:	8f 93       	push	r24
    9b74:	9f 93       	push	r25
    9b76:	af 93       	push	r26
    9b78:	bf 93       	push	r27
    9b7a:	ef 93       	push	r30
    9b7c:	ff 93       	push	r31
    9b7e:	e0 91 56 23 	lds	r30, 0x2356	; 0x802356 <tc_tcd1_cca_callback>
    9b82:	f0 91 57 23 	lds	r31, 0x2357	; 0x802357 <tc_tcd1_cca_callback+0x1>
    9b86:	30 97       	sbiw	r30, 0x00	; 0
    9b88:	09 f0       	breq	.+2      	; 0x9b8c <__vector_85+0x34>
    9b8a:	19 95       	eicall
    9b8c:	ff 91       	pop	r31
    9b8e:	ef 91       	pop	r30
    9b90:	bf 91       	pop	r27
    9b92:	af 91       	pop	r26
    9b94:	9f 91       	pop	r25
    9b96:	8f 91       	pop	r24
    9b98:	7f 91       	pop	r23
    9b9a:	6f 91       	pop	r22
    9b9c:	5f 91       	pop	r21
    9b9e:	4f 91       	pop	r20
    9ba0:	3f 91       	pop	r19
    9ba2:	2f 91       	pop	r18
    9ba4:	0f 90       	pop	r0
    9ba6:	0b be       	out	0x3b, r0	; 59
    9ba8:	0f 90       	pop	r0
    9baa:	0f be       	out	0x3f, r0	; 63
    9bac:	0f 90       	pop	r0
    9bae:	1f 90       	pop	r1
    9bb0:	18 95       	reti

00009bb2 <__vector_86>:
    9bb2:	1f 92       	push	r1
    9bb4:	0f 92       	push	r0
    9bb6:	0f b6       	in	r0, 0x3f	; 63
    9bb8:	0f 92       	push	r0
    9bba:	11 24       	eor	r1, r1
    9bbc:	0b b6       	in	r0, 0x3b	; 59
    9bbe:	0f 92       	push	r0
    9bc0:	2f 93       	push	r18
    9bc2:	3f 93       	push	r19
    9bc4:	4f 93       	push	r20
    9bc6:	5f 93       	push	r21
    9bc8:	6f 93       	push	r22
    9bca:	7f 93       	push	r23
    9bcc:	8f 93       	push	r24
    9bce:	9f 93       	push	r25
    9bd0:	af 93       	push	r26
    9bd2:	bf 93       	push	r27
    9bd4:	ef 93       	push	r30
    9bd6:	ff 93       	push	r31
    9bd8:	e0 91 54 23 	lds	r30, 0x2354	; 0x802354 <tc_tcd1_ccb_callback>
    9bdc:	f0 91 55 23 	lds	r31, 0x2355	; 0x802355 <tc_tcd1_ccb_callback+0x1>
    9be0:	30 97       	sbiw	r30, 0x00	; 0
    9be2:	09 f0       	breq	.+2      	; 0x9be6 <__vector_86+0x34>
    9be4:	19 95       	eicall
    9be6:	ff 91       	pop	r31
    9be8:	ef 91       	pop	r30
    9bea:	bf 91       	pop	r27
    9bec:	af 91       	pop	r26
    9bee:	9f 91       	pop	r25
    9bf0:	8f 91       	pop	r24
    9bf2:	7f 91       	pop	r23
    9bf4:	6f 91       	pop	r22
    9bf6:	5f 91       	pop	r21
    9bf8:	4f 91       	pop	r20
    9bfa:	3f 91       	pop	r19
    9bfc:	2f 91       	pop	r18
    9bfe:	0f 90       	pop	r0
    9c00:	0b be       	out	0x3b, r0	; 59
    9c02:	0f 90       	pop	r0
    9c04:	0f be       	out	0x3f, r0	; 63
    9c06:	0f 90       	pop	r0
    9c08:	1f 90       	pop	r1
    9c0a:	18 95       	reti

00009c0c <__vector_47>:
    9c0c:	1f 92       	push	r1
    9c0e:	0f 92       	push	r0
    9c10:	0f b6       	in	r0, 0x3f	; 63
    9c12:	0f 92       	push	r0
    9c14:	11 24       	eor	r1, r1
    9c16:	0b b6       	in	r0, 0x3b	; 59
    9c18:	0f 92       	push	r0
    9c1a:	2f 93       	push	r18
    9c1c:	3f 93       	push	r19
    9c1e:	4f 93       	push	r20
    9c20:	5f 93       	push	r21
    9c22:	6f 93       	push	r22
    9c24:	7f 93       	push	r23
    9c26:	8f 93       	push	r24
    9c28:	9f 93       	push	r25
    9c2a:	af 93       	push	r26
    9c2c:	bf 93       	push	r27
    9c2e:	ef 93       	push	r30
    9c30:	ff 93       	push	r31
    9c32:	e0 91 52 23 	lds	r30, 0x2352	; 0x802352 <tc_tce0_ovf_callback>
    9c36:	f0 91 53 23 	lds	r31, 0x2353	; 0x802353 <tc_tce0_ovf_callback+0x1>
    9c3a:	30 97       	sbiw	r30, 0x00	; 0
    9c3c:	09 f0       	breq	.+2      	; 0x9c40 <__vector_47+0x34>
    9c3e:	19 95       	eicall
    9c40:	ff 91       	pop	r31
    9c42:	ef 91       	pop	r30
    9c44:	bf 91       	pop	r27
    9c46:	af 91       	pop	r26
    9c48:	9f 91       	pop	r25
    9c4a:	8f 91       	pop	r24
    9c4c:	7f 91       	pop	r23
    9c4e:	6f 91       	pop	r22
    9c50:	5f 91       	pop	r21
    9c52:	4f 91       	pop	r20
    9c54:	3f 91       	pop	r19
    9c56:	2f 91       	pop	r18
    9c58:	0f 90       	pop	r0
    9c5a:	0b be       	out	0x3b, r0	; 59
    9c5c:	0f 90       	pop	r0
    9c5e:	0f be       	out	0x3f, r0	; 63
    9c60:	0f 90       	pop	r0
    9c62:	1f 90       	pop	r1
    9c64:	18 95       	reti

00009c66 <__vector_48>:
    9c66:	1f 92       	push	r1
    9c68:	0f 92       	push	r0
    9c6a:	0f b6       	in	r0, 0x3f	; 63
    9c6c:	0f 92       	push	r0
    9c6e:	11 24       	eor	r1, r1
    9c70:	0b b6       	in	r0, 0x3b	; 59
    9c72:	0f 92       	push	r0
    9c74:	2f 93       	push	r18
    9c76:	3f 93       	push	r19
    9c78:	4f 93       	push	r20
    9c7a:	5f 93       	push	r21
    9c7c:	6f 93       	push	r22
    9c7e:	7f 93       	push	r23
    9c80:	8f 93       	push	r24
    9c82:	9f 93       	push	r25
    9c84:	af 93       	push	r26
    9c86:	bf 93       	push	r27
    9c88:	ef 93       	push	r30
    9c8a:	ff 93       	push	r31
    9c8c:	e0 91 50 23 	lds	r30, 0x2350	; 0x802350 <tc_tce0_err_callback>
    9c90:	f0 91 51 23 	lds	r31, 0x2351	; 0x802351 <tc_tce0_err_callback+0x1>
    9c94:	30 97       	sbiw	r30, 0x00	; 0
    9c96:	09 f0       	breq	.+2      	; 0x9c9a <__vector_48+0x34>
    9c98:	19 95       	eicall
    9c9a:	ff 91       	pop	r31
    9c9c:	ef 91       	pop	r30
    9c9e:	bf 91       	pop	r27
    9ca0:	af 91       	pop	r26
    9ca2:	9f 91       	pop	r25
    9ca4:	8f 91       	pop	r24
    9ca6:	7f 91       	pop	r23
    9ca8:	6f 91       	pop	r22
    9caa:	5f 91       	pop	r21
    9cac:	4f 91       	pop	r20
    9cae:	3f 91       	pop	r19
    9cb0:	2f 91       	pop	r18
    9cb2:	0f 90       	pop	r0
    9cb4:	0b be       	out	0x3b, r0	; 59
    9cb6:	0f 90       	pop	r0
    9cb8:	0f be       	out	0x3f, r0	; 63
    9cba:	0f 90       	pop	r0
    9cbc:	1f 90       	pop	r1
    9cbe:	18 95       	reti

00009cc0 <__vector_49>:
    9cc0:	1f 92       	push	r1
    9cc2:	0f 92       	push	r0
    9cc4:	0f b6       	in	r0, 0x3f	; 63
    9cc6:	0f 92       	push	r0
    9cc8:	11 24       	eor	r1, r1
    9cca:	0b b6       	in	r0, 0x3b	; 59
    9ccc:	0f 92       	push	r0
    9cce:	2f 93       	push	r18
    9cd0:	3f 93       	push	r19
    9cd2:	4f 93       	push	r20
    9cd4:	5f 93       	push	r21
    9cd6:	6f 93       	push	r22
    9cd8:	7f 93       	push	r23
    9cda:	8f 93       	push	r24
    9cdc:	9f 93       	push	r25
    9cde:	af 93       	push	r26
    9ce0:	bf 93       	push	r27
    9ce2:	ef 93       	push	r30
    9ce4:	ff 93       	push	r31
    9ce6:	e0 91 4e 23 	lds	r30, 0x234E	; 0x80234e <tc_tce0_cca_callback>
    9cea:	f0 91 4f 23 	lds	r31, 0x234F	; 0x80234f <tc_tce0_cca_callback+0x1>
    9cee:	30 97       	sbiw	r30, 0x00	; 0
    9cf0:	09 f0       	breq	.+2      	; 0x9cf4 <__vector_49+0x34>
    9cf2:	19 95       	eicall
    9cf4:	ff 91       	pop	r31
    9cf6:	ef 91       	pop	r30
    9cf8:	bf 91       	pop	r27
    9cfa:	af 91       	pop	r26
    9cfc:	9f 91       	pop	r25
    9cfe:	8f 91       	pop	r24
    9d00:	7f 91       	pop	r23
    9d02:	6f 91       	pop	r22
    9d04:	5f 91       	pop	r21
    9d06:	4f 91       	pop	r20
    9d08:	3f 91       	pop	r19
    9d0a:	2f 91       	pop	r18
    9d0c:	0f 90       	pop	r0
    9d0e:	0b be       	out	0x3b, r0	; 59
    9d10:	0f 90       	pop	r0
    9d12:	0f be       	out	0x3f, r0	; 63
    9d14:	0f 90       	pop	r0
    9d16:	1f 90       	pop	r1
    9d18:	18 95       	reti

00009d1a <__vector_50>:
    9d1a:	1f 92       	push	r1
    9d1c:	0f 92       	push	r0
    9d1e:	0f b6       	in	r0, 0x3f	; 63
    9d20:	0f 92       	push	r0
    9d22:	11 24       	eor	r1, r1
    9d24:	0b b6       	in	r0, 0x3b	; 59
    9d26:	0f 92       	push	r0
    9d28:	2f 93       	push	r18
    9d2a:	3f 93       	push	r19
    9d2c:	4f 93       	push	r20
    9d2e:	5f 93       	push	r21
    9d30:	6f 93       	push	r22
    9d32:	7f 93       	push	r23
    9d34:	8f 93       	push	r24
    9d36:	9f 93       	push	r25
    9d38:	af 93       	push	r26
    9d3a:	bf 93       	push	r27
    9d3c:	ef 93       	push	r30
    9d3e:	ff 93       	push	r31
    9d40:	e0 91 4c 23 	lds	r30, 0x234C	; 0x80234c <tc_tce0_ccb_callback>
    9d44:	f0 91 4d 23 	lds	r31, 0x234D	; 0x80234d <tc_tce0_ccb_callback+0x1>
    9d48:	30 97       	sbiw	r30, 0x00	; 0
    9d4a:	09 f0       	breq	.+2      	; 0x9d4e <__vector_50+0x34>
    9d4c:	19 95       	eicall
    9d4e:	ff 91       	pop	r31
    9d50:	ef 91       	pop	r30
    9d52:	bf 91       	pop	r27
    9d54:	af 91       	pop	r26
    9d56:	9f 91       	pop	r25
    9d58:	8f 91       	pop	r24
    9d5a:	7f 91       	pop	r23
    9d5c:	6f 91       	pop	r22
    9d5e:	5f 91       	pop	r21
    9d60:	4f 91       	pop	r20
    9d62:	3f 91       	pop	r19
    9d64:	2f 91       	pop	r18
    9d66:	0f 90       	pop	r0
    9d68:	0b be       	out	0x3b, r0	; 59
    9d6a:	0f 90       	pop	r0
    9d6c:	0f be       	out	0x3f, r0	; 63
    9d6e:	0f 90       	pop	r0
    9d70:	1f 90       	pop	r1
    9d72:	18 95       	reti

00009d74 <__vector_51>:
    9d74:	1f 92       	push	r1
    9d76:	0f 92       	push	r0
    9d78:	0f b6       	in	r0, 0x3f	; 63
    9d7a:	0f 92       	push	r0
    9d7c:	11 24       	eor	r1, r1
    9d7e:	0b b6       	in	r0, 0x3b	; 59
    9d80:	0f 92       	push	r0
    9d82:	2f 93       	push	r18
    9d84:	3f 93       	push	r19
    9d86:	4f 93       	push	r20
    9d88:	5f 93       	push	r21
    9d8a:	6f 93       	push	r22
    9d8c:	7f 93       	push	r23
    9d8e:	8f 93       	push	r24
    9d90:	9f 93       	push	r25
    9d92:	af 93       	push	r26
    9d94:	bf 93       	push	r27
    9d96:	ef 93       	push	r30
    9d98:	ff 93       	push	r31
    9d9a:	e0 91 4a 23 	lds	r30, 0x234A	; 0x80234a <tc_tce0_ccc_callback>
    9d9e:	f0 91 4b 23 	lds	r31, 0x234B	; 0x80234b <tc_tce0_ccc_callback+0x1>
    9da2:	30 97       	sbiw	r30, 0x00	; 0
    9da4:	09 f0       	breq	.+2      	; 0x9da8 <__vector_51+0x34>
    9da6:	19 95       	eicall
    9da8:	ff 91       	pop	r31
    9daa:	ef 91       	pop	r30
    9dac:	bf 91       	pop	r27
    9dae:	af 91       	pop	r26
    9db0:	9f 91       	pop	r25
    9db2:	8f 91       	pop	r24
    9db4:	7f 91       	pop	r23
    9db6:	6f 91       	pop	r22
    9db8:	5f 91       	pop	r21
    9dba:	4f 91       	pop	r20
    9dbc:	3f 91       	pop	r19
    9dbe:	2f 91       	pop	r18
    9dc0:	0f 90       	pop	r0
    9dc2:	0b be       	out	0x3b, r0	; 59
    9dc4:	0f 90       	pop	r0
    9dc6:	0f be       	out	0x3f, r0	; 63
    9dc8:	0f 90       	pop	r0
    9dca:	1f 90       	pop	r1
    9dcc:	18 95       	reti

00009dce <__vector_52>:
    9dce:	1f 92       	push	r1
    9dd0:	0f 92       	push	r0
    9dd2:	0f b6       	in	r0, 0x3f	; 63
    9dd4:	0f 92       	push	r0
    9dd6:	11 24       	eor	r1, r1
    9dd8:	0b b6       	in	r0, 0x3b	; 59
    9dda:	0f 92       	push	r0
    9ddc:	2f 93       	push	r18
    9dde:	3f 93       	push	r19
    9de0:	4f 93       	push	r20
    9de2:	5f 93       	push	r21
    9de4:	6f 93       	push	r22
    9de6:	7f 93       	push	r23
    9de8:	8f 93       	push	r24
    9dea:	9f 93       	push	r25
    9dec:	af 93       	push	r26
    9dee:	bf 93       	push	r27
    9df0:	ef 93       	push	r30
    9df2:	ff 93       	push	r31
    9df4:	e0 91 48 23 	lds	r30, 0x2348	; 0x802348 <tc_tce0_ccd_callback>
    9df8:	f0 91 49 23 	lds	r31, 0x2349	; 0x802349 <tc_tce0_ccd_callback+0x1>
    9dfc:	30 97       	sbiw	r30, 0x00	; 0
    9dfe:	09 f0       	breq	.+2      	; 0x9e02 <__vector_52+0x34>
    9e00:	19 95       	eicall
    9e02:	ff 91       	pop	r31
    9e04:	ef 91       	pop	r30
    9e06:	bf 91       	pop	r27
    9e08:	af 91       	pop	r26
    9e0a:	9f 91       	pop	r25
    9e0c:	8f 91       	pop	r24
    9e0e:	7f 91       	pop	r23
    9e10:	6f 91       	pop	r22
    9e12:	5f 91       	pop	r21
    9e14:	4f 91       	pop	r20
    9e16:	3f 91       	pop	r19
    9e18:	2f 91       	pop	r18
    9e1a:	0f 90       	pop	r0
    9e1c:	0b be       	out	0x3b, r0	; 59
    9e1e:	0f 90       	pop	r0
    9e20:	0f be       	out	0x3f, r0	; 63
    9e22:	0f 90       	pop	r0
    9e24:	1f 90       	pop	r1
    9e26:	18 95       	reti

00009e28 <__vector_53>:
    9e28:	1f 92       	push	r1
    9e2a:	0f 92       	push	r0
    9e2c:	0f b6       	in	r0, 0x3f	; 63
    9e2e:	0f 92       	push	r0
    9e30:	11 24       	eor	r1, r1
    9e32:	0b b6       	in	r0, 0x3b	; 59
    9e34:	0f 92       	push	r0
    9e36:	2f 93       	push	r18
    9e38:	3f 93       	push	r19
    9e3a:	4f 93       	push	r20
    9e3c:	5f 93       	push	r21
    9e3e:	6f 93       	push	r22
    9e40:	7f 93       	push	r23
    9e42:	8f 93       	push	r24
    9e44:	9f 93       	push	r25
    9e46:	af 93       	push	r26
    9e48:	bf 93       	push	r27
    9e4a:	ef 93       	push	r30
    9e4c:	ff 93       	push	r31
    9e4e:	e0 91 46 23 	lds	r30, 0x2346	; 0x802346 <tc_tce1_ovf_callback>
    9e52:	f0 91 47 23 	lds	r31, 0x2347	; 0x802347 <tc_tce1_ovf_callback+0x1>
    9e56:	30 97       	sbiw	r30, 0x00	; 0
    9e58:	09 f0       	breq	.+2      	; 0x9e5c <__vector_53+0x34>
    9e5a:	19 95       	eicall
    9e5c:	ff 91       	pop	r31
    9e5e:	ef 91       	pop	r30
    9e60:	bf 91       	pop	r27
    9e62:	af 91       	pop	r26
    9e64:	9f 91       	pop	r25
    9e66:	8f 91       	pop	r24
    9e68:	7f 91       	pop	r23
    9e6a:	6f 91       	pop	r22
    9e6c:	5f 91       	pop	r21
    9e6e:	4f 91       	pop	r20
    9e70:	3f 91       	pop	r19
    9e72:	2f 91       	pop	r18
    9e74:	0f 90       	pop	r0
    9e76:	0b be       	out	0x3b, r0	; 59
    9e78:	0f 90       	pop	r0
    9e7a:	0f be       	out	0x3f, r0	; 63
    9e7c:	0f 90       	pop	r0
    9e7e:	1f 90       	pop	r1
    9e80:	18 95       	reti

00009e82 <__vector_54>:
    9e82:	1f 92       	push	r1
    9e84:	0f 92       	push	r0
    9e86:	0f b6       	in	r0, 0x3f	; 63
    9e88:	0f 92       	push	r0
    9e8a:	11 24       	eor	r1, r1
    9e8c:	0b b6       	in	r0, 0x3b	; 59
    9e8e:	0f 92       	push	r0
    9e90:	2f 93       	push	r18
    9e92:	3f 93       	push	r19
    9e94:	4f 93       	push	r20
    9e96:	5f 93       	push	r21
    9e98:	6f 93       	push	r22
    9e9a:	7f 93       	push	r23
    9e9c:	8f 93       	push	r24
    9e9e:	9f 93       	push	r25
    9ea0:	af 93       	push	r26
    9ea2:	bf 93       	push	r27
    9ea4:	ef 93       	push	r30
    9ea6:	ff 93       	push	r31
    9ea8:	e0 91 44 23 	lds	r30, 0x2344	; 0x802344 <tc_tce1_err_callback>
    9eac:	f0 91 45 23 	lds	r31, 0x2345	; 0x802345 <tc_tce1_err_callback+0x1>
    9eb0:	30 97       	sbiw	r30, 0x00	; 0
    9eb2:	09 f0       	breq	.+2      	; 0x9eb6 <__vector_54+0x34>
    9eb4:	19 95       	eicall
    9eb6:	ff 91       	pop	r31
    9eb8:	ef 91       	pop	r30
    9eba:	bf 91       	pop	r27
    9ebc:	af 91       	pop	r26
    9ebe:	9f 91       	pop	r25
    9ec0:	8f 91       	pop	r24
    9ec2:	7f 91       	pop	r23
    9ec4:	6f 91       	pop	r22
    9ec6:	5f 91       	pop	r21
    9ec8:	4f 91       	pop	r20
    9eca:	3f 91       	pop	r19
    9ecc:	2f 91       	pop	r18
    9ece:	0f 90       	pop	r0
    9ed0:	0b be       	out	0x3b, r0	; 59
    9ed2:	0f 90       	pop	r0
    9ed4:	0f be       	out	0x3f, r0	; 63
    9ed6:	0f 90       	pop	r0
    9ed8:	1f 90       	pop	r1
    9eda:	18 95       	reti

00009edc <__vector_55>:
    9edc:	1f 92       	push	r1
    9ede:	0f 92       	push	r0
    9ee0:	0f b6       	in	r0, 0x3f	; 63
    9ee2:	0f 92       	push	r0
    9ee4:	11 24       	eor	r1, r1
    9ee6:	0b b6       	in	r0, 0x3b	; 59
    9ee8:	0f 92       	push	r0
    9eea:	2f 93       	push	r18
    9eec:	3f 93       	push	r19
    9eee:	4f 93       	push	r20
    9ef0:	5f 93       	push	r21
    9ef2:	6f 93       	push	r22
    9ef4:	7f 93       	push	r23
    9ef6:	8f 93       	push	r24
    9ef8:	9f 93       	push	r25
    9efa:	af 93       	push	r26
    9efc:	bf 93       	push	r27
    9efe:	ef 93       	push	r30
    9f00:	ff 93       	push	r31
    9f02:	e0 91 42 23 	lds	r30, 0x2342	; 0x802342 <tc_tce1_cca_callback>
    9f06:	f0 91 43 23 	lds	r31, 0x2343	; 0x802343 <tc_tce1_cca_callback+0x1>
    9f0a:	30 97       	sbiw	r30, 0x00	; 0
    9f0c:	09 f0       	breq	.+2      	; 0x9f10 <__vector_55+0x34>
    9f0e:	19 95       	eicall
    9f10:	ff 91       	pop	r31
    9f12:	ef 91       	pop	r30
    9f14:	bf 91       	pop	r27
    9f16:	af 91       	pop	r26
    9f18:	9f 91       	pop	r25
    9f1a:	8f 91       	pop	r24
    9f1c:	7f 91       	pop	r23
    9f1e:	6f 91       	pop	r22
    9f20:	5f 91       	pop	r21
    9f22:	4f 91       	pop	r20
    9f24:	3f 91       	pop	r19
    9f26:	2f 91       	pop	r18
    9f28:	0f 90       	pop	r0
    9f2a:	0b be       	out	0x3b, r0	; 59
    9f2c:	0f 90       	pop	r0
    9f2e:	0f be       	out	0x3f, r0	; 63
    9f30:	0f 90       	pop	r0
    9f32:	1f 90       	pop	r1
    9f34:	18 95       	reti

00009f36 <__vector_56>:
    9f36:	1f 92       	push	r1
    9f38:	0f 92       	push	r0
    9f3a:	0f b6       	in	r0, 0x3f	; 63
    9f3c:	0f 92       	push	r0
    9f3e:	11 24       	eor	r1, r1
    9f40:	0b b6       	in	r0, 0x3b	; 59
    9f42:	0f 92       	push	r0
    9f44:	2f 93       	push	r18
    9f46:	3f 93       	push	r19
    9f48:	4f 93       	push	r20
    9f4a:	5f 93       	push	r21
    9f4c:	6f 93       	push	r22
    9f4e:	7f 93       	push	r23
    9f50:	8f 93       	push	r24
    9f52:	9f 93       	push	r25
    9f54:	af 93       	push	r26
    9f56:	bf 93       	push	r27
    9f58:	ef 93       	push	r30
    9f5a:	ff 93       	push	r31
    9f5c:	e0 91 40 23 	lds	r30, 0x2340	; 0x802340 <tc_tce1_ccb_callback>
    9f60:	f0 91 41 23 	lds	r31, 0x2341	; 0x802341 <tc_tce1_ccb_callback+0x1>
    9f64:	30 97       	sbiw	r30, 0x00	; 0
    9f66:	09 f0       	breq	.+2      	; 0x9f6a <__vector_56+0x34>
    9f68:	19 95       	eicall
    9f6a:	ff 91       	pop	r31
    9f6c:	ef 91       	pop	r30
    9f6e:	bf 91       	pop	r27
    9f70:	af 91       	pop	r26
    9f72:	9f 91       	pop	r25
    9f74:	8f 91       	pop	r24
    9f76:	7f 91       	pop	r23
    9f78:	6f 91       	pop	r22
    9f7a:	5f 91       	pop	r21
    9f7c:	4f 91       	pop	r20
    9f7e:	3f 91       	pop	r19
    9f80:	2f 91       	pop	r18
    9f82:	0f 90       	pop	r0
    9f84:	0b be       	out	0x3b, r0	; 59
    9f86:	0f 90       	pop	r0
    9f88:	0f be       	out	0x3f, r0	; 63
    9f8a:	0f 90       	pop	r0
    9f8c:	1f 90       	pop	r1
    9f8e:	18 95       	reti

00009f90 <__vector_108>:
    9f90:	1f 92       	push	r1
    9f92:	0f 92       	push	r0
    9f94:	0f b6       	in	r0, 0x3f	; 63
    9f96:	0f 92       	push	r0
    9f98:	11 24       	eor	r1, r1
    9f9a:	0b b6       	in	r0, 0x3b	; 59
    9f9c:	0f 92       	push	r0
    9f9e:	2f 93       	push	r18
    9fa0:	3f 93       	push	r19
    9fa2:	4f 93       	push	r20
    9fa4:	5f 93       	push	r21
    9fa6:	6f 93       	push	r22
    9fa8:	7f 93       	push	r23
    9faa:	8f 93       	push	r24
    9fac:	9f 93       	push	r25
    9fae:	af 93       	push	r26
    9fb0:	bf 93       	push	r27
    9fb2:	ef 93       	push	r30
    9fb4:	ff 93       	push	r31
    9fb6:	e0 91 3e 23 	lds	r30, 0x233E	; 0x80233e <tc_tcf0_ovf_callback>
    9fba:	f0 91 3f 23 	lds	r31, 0x233F	; 0x80233f <tc_tcf0_ovf_callback+0x1>
    9fbe:	30 97       	sbiw	r30, 0x00	; 0
    9fc0:	09 f0       	breq	.+2      	; 0x9fc4 <__vector_108+0x34>
    9fc2:	19 95       	eicall
    9fc4:	ff 91       	pop	r31
    9fc6:	ef 91       	pop	r30
    9fc8:	bf 91       	pop	r27
    9fca:	af 91       	pop	r26
    9fcc:	9f 91       	pop	r25
    9fce:	8f 91       	pop	r24
    9fd0:	7f 91       	pop	r23
    9fd2:	6f 91       	pop	r22
    9fd4:	5f 91       	pop	r21
    9fd6:	4f 91       	pop	r20
    9fd8:	3f 91       	pop	r19
    9fda:	2f 91       	pop	r18
    9fdc:	0f 90       	pop	r0
    9fde:	0b be       	out	0x3b, r0	; 59
    9fe0:	0f 90       	pop	r0
    9fe2:	0f be       	out	0x3f, r0	; 63
    9fe4:	0f 90       	pop	r0
    9fe6:	1f 90       	pop	r1
    9fe8:	18 95       	reti

00009fea <__vector_109>:
    9fea:	1f 92       	push	r1
    9fec:	0f 92       	push	r0
    9fee:	0f b6       	in	r0, 0x3f	; 63
    9ff0:	0f 92       	push	r0
    9ff2:	11 24       	eor	r1, r1
    9ff4:	0b b6       	in	r0, 0x3b	; 59
    9ff6:	0f 92       	push	r0
    9ff8:	2f 93       	push	r18
    9ffa:	3f 93       	push	r19
    9ffc:	4f 93       	push	r20
    9ffe:	5f 93       	push	r21
    a000:	6f 93       	push	r22
    a002:	7f 93       	push	r23
    a004:	8f 93       	push	r24
    a006:	9f 93       	push	r25
    a008:	af 93       	push	r26
    a00a:	bf 93       	push	r27
    a00c:	ef 93       	push	r30
    a00e:	ff 93       	push	r31
    a010:	e0 91 3c 23 	lds	r30, 0x233C	; 0x80233c <tc_tcf0_err_callback>
    a014:	f0 91 3d 23 	lds	r31, 0x233D	; 0x80233d <tc_tcf0_err_callback+0x1>
    a018:	30 97       	sbiw	r30, 0x00	; 0
    a01a:	09 f0       	breq	.+2      	; 0xa01e <__vector_109+0x34>
    a01c:	19 95       	eicall
    a01e:	ff 91       	pop	r31
    a020:	ef 91       	pop	r30
    a022:	bf 91       	pop	r27
    a024:	af 91       	pop	r26
    a026:	9f 91       	pop	r25
    a028:	8f 91       	pop	r24
    a02a:	7f 91       	pop	r23
    a02c:	6f 91       	pop	r22
    a02e:	5f 91       	pop	r21
    a030:	4f 91       	pop	r20
    a032:	3f 91       	pop	r19
    a034:	2f 91       	pop	r18
    a036:	0f 90       	pop	r0
    a038:	0b be       	out	0x3b, r0	; 59
    a03a:	0f 90       	pop	r0
    a03c:	0f be       	out	0x3f, r0	; 63
    a03e:	0f 90       	pop	r0
    a040:	1f 90       	pop	r1
    a042:	18 95       	reti

0000a044 <__vector_110>:
    a044:	1f 92       	push	r1
    a046:	0f 92       	push	r0
    a048:	0f b6       	in	r0, 0x3f	; 63
    a04a:	0f 92       	push	r0
    a04c:	11 24       	eor	r1, r1
    a04e:	0b b6       	in	r0, 0x3b	; 59
    a050:	0f 92       	push	r0
    a052:	2f 93       	push	r18
    a054:	3f 93       	push	r19
    a056:	4f 93       	push	r20
    a058:	5f 93       	push	r21
    a05a:	6f 93       	push	r22
    a05c:	7f 93       	push	r23
    a05e:	8f 93       	push	r24
    a060:	9f 93       	push	r25
    a062:	af 93       	push	r26
    a064:	bf 93       	push	r27
    a066:	ef 93       	push	r30
    a068:	ff 93       	push	r31
    a06a:	e0 91 3a 23 	lds	r30, 0x233A	; 0x80233a <tc_tcf0_cca_callback>
    a06e:	f0 91 3b 23 	lds	r31, 0x233B	; 0x80233b <tc_tcf0_cca_callback+0x1>
    a072:	30 97       	sbiw	r30, 0x00	; 0
    a074:	09 f0       	breq	.+2      	; 0xa078 <__vector_110+0x34>
    a076:	19 95       	eicall
    a078:	ff 91       	pop	r31
    a07a:	ef 91       	pop	r30
    a07c:	bf 91       	pop	r27
    a07e:	af 91       	pop	r26
    a080:	9f 91       	pop	r25
    a082:	8f 91       	pop	r24
    a084:	7f 91       	pop	r23
    a086:	6f 91       	pop	r22
    a088:	5f 91       	pop	r21
    a08a:	4f 91       	pop	r20
    a08c:	3f 91       	pop	r19
    a08e:	2f 91       	pop	r18
    a090:	0f 90       	pop	r0
    a092:	0b be       	out	0x3b, r0	; 59
    a094:	0f 90       	pop	r0
    a096:	0f be       	out	0x3f, r0	; 63
    a098:	0f 90       	pop	r0
    a09a:	1f 90       	pop	r1
    a09c:	18 95       	reti

0000a09e <__vector_111>:
    a09e:	1f 92       	push	r1
    a0a0:	0f 92       	push	r0
    a0a2:	0f b6       	in	r0, 0x3f	; 63
    a0a4:	0f 92       	push	r0
    a0a6:	11 24       	eor	r1, r1
    a0a8:	0b b6       	in	r0, 0x3b	; 59
    a0aa:	0f 92       	push	r0
    a0ac:	2f 93       	push	r18
    a0ae:	3f 93       	push	r19
    a0b0:	4f 93       	push	r20
    a0b2:	5f 93       	push	r21
    a0b4:	6f 93       	push	r22
    a0b6:	7f 93       	push	r23
    a0b8:	8f 93       	push	r24
    a0ba:	9f 93       	push	r25
    a0bc:	af 93       	push	r26
    a0be:	bf 93       	push	r27
    a0c0:	ef 93       	push	r30
    a0c2:	ff 93       	push	r31
    a0c4:	e0 91 38 23 	lds	r30, 0x2338	; 0x802338 <tc_tcf0_ccb_callback>
    a0c8:	f0 91 39 23 	lds	r31, 0x2339	; 0x802339 <tc_tcf0_ccb_callback+0x1>
    a0cc:	30 97       	sbiw	r30, 0x00	; 0
    a0ce:	09 f0       	breq	.+2      	; 0xa0d2 <__vector_111+0x34>
    a0d0:	19 95       	eicall
    a0d2:	ff 91       	pop	r31
    a0d4:	ef 91       	pop	r30
    a0d6:	bf 91       	pop	r27
    a0d8:	af 91       	pop	r26
    a0da:	9f 91       	pop	r25
    a0dc:	8f 91       	pop	r24
    a0de:	7f 91       	pop	r23
    a0e0:	6f 91       	pop	r22
    a0e2:	5f 91       	pop	r21
    a0e4:	4f 91       	pop	r20
    a0e6:	3f 91       	pop	r19
    a0e8:	2f 91       	pop	r18
    a0ea:	0f 90       	pop	r0
    a0ec:	0b be       	out	0x3b, r0	; 59
    a0ee:	0f 90       	pop	r0
    a0f0:	0f be       	out	0x3f, r0	; 63
    a0f2:	0f 90       	pop	r0
    a0f4:	1f 90       	pop	r1
    a0f6:	18 95       	reti

0000a0f8 <__vector_112>:
    a0f8:	1f 92       	push	r1
    a0fa:	0f 92       	push	r0
    a0fc:	0f b6       	in	r0, 0x3f	; 63
    a0fe:	0f 92       	push	r0
    a100:	11 24       	eor	r1, r1
    a102:	0b b6       	in	r0, 0x3b	; 59
    a104:	0f 92       	push	r0
    a106:	2f 93       	push	r18
    a108:	3f 93       	push	r19
    a10a:	4f 93       	push	r20
    a10c:	5f 93       	push	r21
    a10e:	6f 93       	push	r22
    a110:	7f 93       	push	r23
    a112:	8f 93       	push	r24
    a114:	9f 93       	push	r25
    a116:	af 93       	push	r26
    a118:	bf 93       	push	r27
    a11a:	ef 93       	push	r30
    a11c:	ff 93       	push	r31
    a11e:	e0 91 36 23 	lds	r30, 0x2336	; 0x802336 <tc_tcf0_ccc_callback>
    a122:	f0 91 37 23 	lds	r31, 0x2337	; 0x802337 <tc_tcf0_ccc_callback+0x1>
    a126:	30 97       	sbiw	r30, 0x00	; 0
    a128:	09 f0       	breq	.+2      	; 0xa12c <__vector_112+0x34>
    a12a:	19 95       	eicall
    a12c:	ff 91       	pop	r31
    a12e:	ef 91       	pop	r30
    a130:	bf 91       	pop	r27
    a132:	af 91       	pop	r26
    a134:	9f 91       	pop	r25
    a136:	8f 91       	pop	r24
    a138:	7f 91       	pop	r23
    a13a:	6f 91       	pop	r22
    a13c:	5f 91       	pop	r21
    a13e:	4f 91       	pop	r20
    a140:	3f 91       	pop	r19
    a142:	2f 91       	pop	r18
    a144:	0f 90       	pop	r0
    a146:	0b be       	out	0x3b, r0	; 59
    a148:	0f 90       	pop	r0
    a14a:	0f be       	out	0x3f, r0	; 63
    a14c:	0f 90       	pop	r0
    a14e:	1f 90       	pop	r1
    a150:	18 95       	reti

0000a152 <__vector_113>:
    a152:	1f 92       	push	r1
    a154:	0f 92       	push	r0
    a156:	0f b6       	in	r0, 0x3f	; 63
    a158:	0f 92       	push	r0
    a15a:	11 24       	eor	r1, r1
    a15c:	0b b6       	in	r0, 0x3b	; 59
    a15e:	0f 92       	push	r0
    a160:	2f 93       	push	r18
    a162:	3f 93       	push	r19
    a164:	4f 93       	push	r20
    a166:	5f 93       	push	r21
    a168:	6f 93       	push	r22
    a16a:	7f 93       	push	r23
    a16c:	8f 93       	push	r24
    a16e:	9f 93       	push	r25
    a170:	af 93       	push	r26
    a172:	bf 93       	push	r27
    a174:	ef 93       	push	r30
    a176:	ff 93       	push	r31
    a178:	e0 91 34 23 	lds	r30, 0x2334	; 0x802334 <tc_tcf0_ccd_callback>
    a17c:	f0 91 35 23 	lds	r31, 0x2335	; 0x802335 <tc_tcf0_ccd_callback+0x1>
    a180:	30 97       	sbiw	r30, 0x00	; 0
    a182:	09 f0       	breq	.+2      	; 0xa186 <__vector_113+0x34>
    a184:	19 95       	eicall
    a186:	ff 91       	pop	r31
    a188:	ef 91       	pop	r30
    a18a:	bf 91       	pop	r27
    a18c:	af 91       	pop	r26
    a18e:	9f 91       	pop	r25
    a190:	8f 91       	pop	r24
    a192:	7f 91       	pop	r23
    a194:	6f 91       	pop	r22
    a196:	5f 91       	pop	r21
    a198:	4f 91       	pop	r20
    a19a:	3f 91       	pop	r19
    a19c:	2f 91       	pop	r18
    a19e:	0f 90       	pop	r0
    a1a0:	0b be       	out	0x3b, r0	; 59
    a1a2:	0f 90       	pop	r0
    a1a4:	0f be       	out	0x3f, r0	; 63
    a1a6:	0f 90       	pop	r0
    a1a8:	1f 90       	pop	r1
    a1aa:	18 95       	reti

0000a1ac <tc_enable>:
    a1ac:	1f 93       	push	r17
    a1ae:	cf 93       	push	r28
    a1b0:	df 93       	push	r29
    a1b2:	1f 92       	push	r1
    a1b4:	1f 92       	push	r1
    a1b6:	cd b7       	in	r28, 0x3d	; 61
    a1b8:	de b7       	in	r29, 0x3e	; 62
    a1ba:	2f b7       	in	r18, 0x3f	; 63
    a1bc:	2a 83       	std	Y+2, r18	; 0x02
    a1be:	f8 94       	cli
    a1c0:	1a 81       	ldd	r17, Y+2	; 0x02
    a1c2:	28 2f       	mov	r18, r24
    a1c4:	39 2f       	mov	r19, r25
    a1c6:	21 15       	cp	r18, r1
    a1c8:	88 e0       	ldi	r24, 0x08	; 8
    a1ca:	38 07       	cpc	r19, r24
    a1cc:	49 f4       	brne	.+18     	; 0xa1e0 <tc_enable+0x34>
    a1ce:	61 e0       	ldi	r22, 0x01	; 1
    a1d0:	83 e0       	ldi	r24, 0x03	; 3
    a1d2:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    a1d6:	64 e0       	ldi	r22, 0x04	; 4
    a1d8:	83 e0       	ldi	r24, 0x03	; 3
    a1da:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    a1de:	4f c0       	rjmp	.+158    	; 0xa27e <tc_enable+0xd2>
    a1e0:	20 34       	cpi	r18, 0x40	; 64
    a1e2:	88 e0       	ldi	r24, 0x08	; 8
    a1e4:	38 07       	cpc	r19, r24
    a1e6:	49 f4       	brne	.+18     	; 0xa1fa <tc_enable+0x4e>
    a1e8:	62 e0       	ldi	r22, 0x02	; 2
    a1ea:	83 e0       	ldi	r24, 0x03	; 3
    a1ec:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    a1f0:	64 e0       	ldi	r22, 0x04	; 4
    a1f2:	83 e0       	ldi	r24, 0x03	; 3
    a1f4:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    a1f8:	42 c0       	rjmp	.+132    	; 0xa27e <tc_enable+0xd2>
    a1fa:	21 15       	cp	r18, r1
    a1fc:	89 e0       	ldi	r24, 0x09	; 9
    a1fe:	38 07       	cpc	r19, r24
    a200:	49 f4       	brne	.+18     	; 0xa214 <tc_enable+0x68>
    a202:	61 e0       	ldi	r22, 0x01	; 1
    a204:	84 e0       	ldi	r24, 0x04	; 4
    a206:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    a20a:	64 e0       	ldi	r22, 0x04	; 4
    a20c:	84 e0       	ldi	r24, 0x04	; 4
    a20e:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    a212:	35 c0       	rjmp	.+106    	; 0xa27e <tc_enable+0xd2>
    a214:	20 34       	cpi	r18, 0x40	; 64
    a216:	89 e0       	ldi	r24, 0x09	; 9
    a218:	38 07       	cpc	r19, r24
    a21a:	49 f4       	brne	.+18     	; 0xa22e <tc_enable+0x82>
    a21c:	62 e0       	ldi	r22, 0x02	; 2
    a21e:	84 e0       	ldi	r24, 0x04	; 4
    a220:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    a224:	64 e0       	ldi	r22, 0x04	; 4
    a226:	84 e0       	ldi	r24, 0x04	; 4
    a228:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    a22c:	28 c0       	rjmp	.+80     	; 0xa27e <tc_enable+0xd2>
    a22e:	21 15       	cp	r18, r1
    a230:	8a e0       	ldi	r24, 0x0A	; 10
    a232:	38 07       	cpc	r19, r24
    a234:	49 f4       	brne	.+18     	; 0xa248 <tc_enable+0x9c>
    a236:	61 e0       	ldi	r22, 0x01	; 1
    a238:	85 e0       	ldi	r24, 0x05	; 5
    a23a:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    a23e:	64 e0       	ldi	r22, 0x04	; 4
    a240:	85 e0       	ldi	r24, 0x05	; 5
    a242:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    a246:	1b c0       	rjmp	.+54     	; 0xa27e <tc_enable+0xd2>
    a248:	20 34       	cpi	r18, 0x40	; 64
    a24a:	8a e0       	ldi	r24, 0x0A	; 10
    a24c:	38 07       	cpc	r19, r24
    a24e:	49 f4       	brne	.+18     	; 0xa262 <tc_enable+0xb6>
    a250:	62 e0       	ldi	r22, 0x02	; 2
    a252:	85 e0       	ldi	r24, 0x05	; 5
    a254:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    a258:	64 e0       	ldi	r22, 0x04	; 4
    a25a:	85 e0       	ldi	r24, 0x05	; 5
    a25c:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    a260:	0e c0       	rjmp	.+28     	; 0xa27e <tc_enable+0xd2>
    a262:	21 15       	cp	r18, r1
    a264:	3b 40       	sbci	r19, 0x0B	; 11
    a266:	49 f4       	brne	.+18     	; 0xa27a <tc_enable+0xce>
    a268:	61 e0       	ldi	r22, 0x01	; 1
    a26a:	86 e0       	ldi	r24, 0x06	; 6
    a26c:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    a270:	64 e0       	ldi	r22, 0x04	; 4
    a272:	86 e0       	ldi	r24, 0x06	; 6
    a274:	0e 94 4a 6c 	call	0xd894	; 0xd894 <sysclk_enable_module>
    a278:	02 c0       	rjmp	.+4      	; 0xa27e <tc_enable+0xd2>
    a27a:	1f bf       	out	0x3f, r17	; 63
    a27c:	10 c0       	rjmp	.+32     	; 0xa29e <tc_enable+0xf2>
    a27e:	80 91 68 2e 	lds	r24, 0x2E68	; 0x802e68 <sleepmgr_locks+0x1>
    a282:	8f 3f       	cpi	r24, 0xFF	; 255
    a284:	09 f4       	brne	.+2      	; 0xa288 <tc_enable+0xdc>
    a286:	ff cf       	rjmp	.-2      	; 0xa286 <tc_enable+0xda>
    a288:	8f b7       	in	r24, 0x3f	; 63
    a28a:	89 83       	std	Y+1, r24	; 0x01
    a28c:	f8 94       	cli
    a28e:	99 81       	ldd	r25, Y+1	; 0x01
    a290:	e7 e6       	ldi	r30, 0x67	; 103
    a292:	fe e2       	ldi	r31, 0x2E	; 46
    a294:	81 81       	ldd	r24, Z+1	; 0x01
    a296:	8f 5f       	subi	r24, 0xFF	; 255
    a298:	81 83       	std	Z+1, r24	; 0x01
    a29a:	9f bf       	out	0x3f, r25	; 63
    a29c:	1f bf       	out	0x3f, r17	; 63
    a29e:	0f 90       	pop	r0
    a2a0:	0f 90       	pop	r0
    a2a2:	df 91       	pop	r29
    a2a4:	cf 91       	pop	r28
    a2a6:	1f 91       	pop	r17
    a2a8:	08 95       	ret

0000a2aa <tc_set_overflow_interrupt_callback>:

void tc_set_overflow_interrupt_callback(volatile void *tc,
		tc_callback_t callback)
{
#ifdef TCC0
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
    a2aa:	81 15       	cp	r24, r1
    a2ac:	28 e0       	ldi	r18, 0x08	; 8
    a2ae:	92 07       	cpc	r25, r18
    a2b0:	29 f4       	brne	.+10     	; 0xa2bc <tc_set_overflow_interrupt_callback+0x12>
		tc_tcc0_ovf_callback = callback;
    a2b2:	60 93 7a 23 	sts	0x237A, r22	; 0x80237a <tc_tcc0_ovf_callback>
    a2b6:	70 93 7b 23 	sts	0x237B, r23	; 0x80237b <tc_tcc0_ovf_callback+0x1>
    a2ba:	08 95       	ret
	} else
#endif
#ifdef TCC1
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
    a2bc:	80 34       	cpi	r24, 0x40	; 64
    a2be:	28 e0       	ldi	r18, 0x08	; 8
    a2c0:	92 07       	cpc	r25, r18
    a2c2:	29 f4       	brne	.+10     	; 0xa2ce <tc_set_overflow_interrupt_callback+0x24>
		tc_tcc1_ovf_callback = callback;
    a2c4:	60 93 6e 23 	sts	0x236E, r22	; 0x80236e <tc_tcc1_ovf_callback>
    a2c8:	70 93 6f 23 	sts	0x236F, r23	; 0x80236f <tc_tcc1_ovf_callback+0x1>
    a2cc:	08 95       	ret
	} else
#endif
#ifdef TCD0
	if ((uintptr_t) tc == (uintptr_t) & TCD0) {
    a2ce:	81 15       	cp	r24, r1
    a2d0:	29 e0       	ldi	r18, 0x09	; 9
    a2d2:	92 07       	cpc	r25, r18
    a2d4:	29 f4       	brne	.+10     	; 0xa2e0 <tc_set_overflow_interrupt_callback+0x36>
		tc_tcd0_ovf_callback = callback;
    a2d6:	60 93 66 23 	sts	0x2366, r22	; 0x802366 <tc_tcd0_ovf_callback>
    a2da:	70 93 67 23 	sts	0x2367, r23	; 0x802367 <tc_tcd0_ovf_callback+0x1>
    a2de:	08 95       	ret
	} else
#endif
#ifdef TCD1
	if ((uintptr_t) tc == (uintptr_t) & TCD1) {
    a2e0:	80 34       	cpi	r24, 0x40	; 64
    a2e2:	29 e0       	ldi	r18, 0x09	; 9
    a2e4:	92 07       	cpc	r25, r18
    a2e6:	29 f4       	brne	.+10     	; 0xa2f2 <tc_set_overflow_interrupt_callback+0x48>
		tc_tcd1_ovf_callback = callback;
    a2e8:	60 93 5a 23 	sts	0x235A, r22	; 0x80235a <tc_tcd1_ovf_callback>
    a2ec:	70 93 5b 23 	sts	0x235B, r23	; 0x80235b <tc_tcd1_ovf_callback+0x1>
    a2f0:	08 95       	ret
	} else
#endif
#ifdef TCE0
	if ((uintptr_t) tc == (uintptr_t) & TCE0) {
    a2f2:	81 15       	cp	r24, r1
    a2f4:	2a e0       	ldi	r18, 0x0A	; 10
    a2f6:	92 07       	cpc	r25, r18
    a2f8:	29 f4       	brne	.+10     	; 0xa304 <tc_set_overflow_interrupt_callback+0x5a>
		tc_tce0_ovf_callback = callback;
    a2fa:	60 93 52 23 	sts	0x2352, r22	; 0x802352 <tc_tce0_ovf_callback>
    a2fe:	70 93 53 23 	sts	0x2353, r23	; 0x802353 <tc_tce0_ovf_callback+0x1>
    a302:	08 95       	ret
	} else
#endif
#ifdef TCE1
	if ((uintptr_t) tc == (uintptr_t) & TCE1) {
    a304:	80 34       	cpi	r24, 0x40	; 64
    a306:	2a e0       	ldi	r18, 0x0A	; 10
    a308:	92 07       	cpc	r25, r18
    a30a:	29 f4       	brne	.+10     	; 0xa316 <tc_set_overflow_interrupt_callback+0x6c>
		tc_tce1_ovf_callback = callback;
    a30c:	60 93 46 23 	sts	0x2346, r22	; 0x802346 <tc_tce1_ovf_callback>
    a310:	70 93 47 23 	sts	0x2347, r23	; 0x802347 <tc_tce1_ovf_callback+0x1>
    a314:	08 95       	ret
	} else
#endif
#ifdef TCF0
	if ((uintptr_t) tc == (uintptr_t) & TCF0) {
    a316:	81 15       	cp	r24, r1
    a318:	9b 40       	sbci	r25, 0x0B	; 11
    a31a:	21 f4       	brne	.+8      	; 0xa324 <tc_set_overflow_interrupt_callback+0x7a>
		tc_tcf0_ovf_callback = callback;
    a31c:	60 93 3e 23 	sts	0x233E, r22	; 0x80233e <tc_tcf0_ovf_callback>
    a320:	70 93 3f 23 	sts	0x233F, r23	; 0x80233f <tc_tcf0_ovf_callback+0x1>
    a324:	08 95       	ret

0000a326 <twim_interrupt_handler>:
 * \brief Common TWI master interrupt service routine.
 *
 *  Check current status and calls the appropriate handler.
 */
static void twim_interrupt_handler(void)
{
    a326:	cf 93       	push	r28
    a328:	df 93       	push	r29
	uint8_t const master_status = transfer.bus->MASTER.STATUS;
    a32a:	e0 91 7c 23 	lds	r30, 0x237C	; 0x80237c <transfer>
    a32e:	f0 91 7d 23 	lds	r31, 0x237D	; 0x80237d <transfer+0x1>
    a332:	84 81       	ldd	r24, Z+4	; 0x04

	if (master_status & TWI_MASTER_ARBLOST_bm) {
    a334:	83 ff       	sbrs	r24, 3
    a336:	08 c0       	rjmp	.+16     	; 0xa348 <twim_interrupt_handler+0x22>

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
    a338:	88 60       	ori	r24, 0x08	; 8
    a33a:	84 83       	std	Z+4, r24	; 0x04
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
    a33c:	83 e0       	ldi	r24, 0x03	; 3
    a33e:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_BUSY;
    a340:	86 ef       	ldi	r24, 0xF6	; 246
    a342:	80 93 86 23 	sts	0x2386, r24	; 0x802386 <transfer+0xa>
    a346:	83 c0       	rjmp	.+262    	; 0xa44e <twim_interrupt_handler+0x128>

	} else if ((master_status & TWI_MASTER_BUSERR_bm) ||
    a348:	98 2f       	mov	r25, r24
    a34a:	94 71       	andi	r25, 0x14	; 20
    a34c:	31 f0       	breq	.+12     	; 0xa35a <twim_interrupt_handler+0x34>
		(master_status & TWI_MASTER_RXACK_bm)) {

		transfer.bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    a34e:	83 e0       	ldi	r24, 0x03	; 3
    a350:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_IO_ERROR;
    a352:	8f ef       	ldi	r24, 0xFF	; 255
    a354:	80 93 86 23 	sts	0x2386, r24	; 0x802386 <transfer+0xa>
    a358:	7a c0       	rjmp	.+244    	; 0xa44e <twim_interrupt_handler+0x128>

	} else if (master_status & TWI_MASTER_WIF_bm) {
    a35a:	86 ff       	sbrs	r24, 6
    a35c:	43 c0       	rjmp	.+134    	; 0xa3e4 <twim_interrupt_handler+0xbe>
 *  Handles TWI transactions (master write) and responses to (N)ACK.
 */
static inline void twim_write_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
    a35e:	cc e7       	ldi	r28, 0x7C	; 124
    a360:	d3 e2       	ldi	r29, 0x23	; 35
    a362:	aa 81       	ldd	r26, Y+2	; 0x02
    a364:	bb 81       	ldd	r27, Y+3	; 0x03

	if (transfer.addr_count < pkg->addr_length) {
    a366:	8c 81       	ldd	r24, Y+4	; 0x04
    a368:	9d 81       	ldd	r25, Y+5	; 0x05
    a36a:	14 96       	adiw	r26, 0x04	; 4
    a36c:	2d 91       	ld	r18, X+
    a36e:	3c 91       	ld	r19, X
    a370:	15 97       	sbiw	r26, 0x05	; 5
    a372:	82 17       	cp	r24, r18
    a374:	93 07       	cpc	r25, r19
    a376:	6c f4       	brge	.+26     	; 0xa392 <twim_interrupt_handler+0x6c>

		const uint8_t * const data = pkg->addr;
		bus->MASTER.DATA = data[transfer.addr_count++];
    a378:	9c 01       	movw	r18, r24
    a37a:	2f 5f       	subi	r18, 0xFF	; 255
    a37c:	3f 4f       	sbci	r19, 0xFF	; 255
    a37e:	20 93 80 23 	sts	0x2380, r18	; 0x802380 <transfer+0x4>
    a382:	30 93 81 23 	sts	0x2381, r19	; 0x802381 <transfer+0x5>
    a386:	a8 0f       	add	r26, r24
    a388:	b9 1f       	adc	r27, r25
    a38a:	11 96       	adiw	r26, 0x01	; 1
    a38c:	8c 91       	ld	r24, X
    a38e:	87 83       	std	Z+7, r24	; 0x07
    a390:	5e c0       	rjmp	.+188    	; 0xa44e <twim_interrupt_handler+0x128>

	} else if (transfer.data_count < pkg->length) {
    a392:	80 91 82 23 	lds	r24, 0x2382	; 0x802382 <transfer+0x6>
    a396:	90 91 83 23 	lds	r25, 0x2383	; 0x802383 <transfer+0x7>
    a39a:	18 96       	adiw	r26, 0x08	; 8
    a39c:	2d 91       	ld	r18, X+
    a39e:	3c 91       	ld	r19, X
    a3a0:	19 97       	sbiw	r26, 0x09	; 9
    a3a2:	82 17       	cp	r24, r18
    a3a4:	93 07       	cpc	r25, r19
    a3a6:	c8 f4       	brcc	.+50     	; 0xa3da <twim_interrupt_handler+0xb4>

		if (transfer.read) {
    a3a8:	20 91 84 23 	lds	r18, 0x2384	; 0x802384 <transfer+0x8>
    a3ac:	22 23       	and	r18, r18
    a3ae:	21 f0       	breq	.+8      	; 0xa3b8 <twim_interrupt_handler+0x92>

			/* Send repeated START condition (Address|R/W=1). */

			bus->MASTER.ADDR |= 0x01;
    a3b0:	86 81       	ldd	r24, Z+6	; 0x06
    a3b2:	81 60       	ori	r24, 0x01	; 1
    a3b4:	86 83       	std	Z+6, r24	; 0x06
    a3b6:	4b c0       	rjmp	.+150    	; 0xa44e <twim_interrupt_handler+0x128>

		} else {
			const uint8_t * const data = pkg->buffer;
    a3b8:	16 96       	adiw	r26, 0x06	; 6
    a3ba:	2d 91       	ld	r18, X+
    a3bc:	3c 91       	ld	r19, X
    a3be:	17 97       	sbiw	r26, 0x07	; 7
			bus->MASTER.DATA = data[transfer.data_count++];
    a3c0:	ac 01       	movw	r20, r24
    a3c2:	4f 5f       	subi	r20, 0xFF	; 255
    a3c4:	5f 4f       	sbci	r21, 0xFF	; 255
    a3c6:	40 93 82 23 	sts	0x2382, r20	; 0x802382 <transfer+0x6>
    a3ca:	50 93 83 23 	sts	0x2383, r21	; 0x802383 <transfer+0x7>
    a3ce:	d9 01       	movw	r26, r18
    a3d0:	a8 0f       	add	r26, r24
    a3d2:	b9 1f       	adc	r27, r25
    a3d4:	8c 91       	ld	r24, X
    a3d6:	87 83       	std	Z+7, r24	; 0x07
    a3d8:	3a c0       	rjmp	.+116    	; 0xa44e <twim_interrupt_handler+0x128>

	} else {

		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    a3da:	83 e0       	ldi	r24, 0x03	; 3
    a3dc:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = STATUS_OK;
    a3de:	10 92 86 23 	sts	0x2386, r1	; 0x802386 <transfer+0xa>
    a3e2:	35 c0       	rjmp	.+106    	; 0xa44e <twim_interrupt_handler+0x128>

	} else if (master_status & TWI_MASTER_WIF_bm) {

		twim_write_handler();

	} else if (master_status & TWI_MASTER_RIF_bm) {
    a3e4:	88 23       	and	r24, r24
    a3e6:	84 f5       	brge	.+96     	; 0xa448 <twim_interrupt_handler+0x122>
 *  reading bytes from the TWI slave.
 */
static inline void twim_read_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
    a3e8:	ac e7       	ldi	r26, 0x7C	; 124
    a3ea:	b3 e2       	ldi	r27, 0x23	; 35
    a3ec:	12 96       	adiw	r26, 0x02	; 2
    a3ee:	cd 91       	ld	r28, X+
    a3f0:	dc 91       	ld	r29, X
    a3f2:	13 97       	sbiw	r26, 0x03	; 3

	if (transfer.data_count < pkg->length) {
    a3f4:	16 96       	adiw	r26, 0x06	; 6
    a3f6:	8d 91       	ld	r24, X+
    a3f8:	9c 91       	ld	r25, X
    a3fa:	17 97       	sbiw	r26, 0x07	; 7
    a3fc:	28 85       	ldd	r18, Y+8	; 0x08
    a3fe:	39 85       	ldd	r19, Y+9	; 0x09
    a400:	82 17       	cp	r24, r18
    a402:	93 07       	cpc	r25, r19
    a404:	d8 f4       	brcc	.+54     	; 0xa43c <twim_interrupt_handler+0x116>

		uint8_t * const data = pkg->buffer;
    a406:	6e 81       	ldd	r22, Y+6	; 0x06
    a408:	7f 81       	ldd	r23, Y+7	; 0x07
		data[transfer.data_count++] = bus->MASTER.DATA;
    a40a:	9c 01       	movw	r18, r24
    a40c:	2f 5f       	subi	r18, 0xFF	; 255
    a40e:	3f 4f       	sbci	r19, 0xFF	; 255
    a410:	20 93 82 23 	sts	0x2382, r18	; 0x802382 <transfer+0x6>
    a414:	30 93 83 23 	sts	0x2383, r19	; 0x802383 <transfer+0x7>
    a418:	47 81       	ldd	r20, Z+7	; 0x07
    a41a:	db 01       	movw	r26, r22
    a41c:	a8 0f       	add	r26, r24
    a41e:	b9 1f       	adc	r27, r25
    a420:	4c 93       	st	X, r20

		/* If there is more to read, issue ACK and start a byte read.
		 * Otherwise, issue NACK and STOP to complete the transaction.
		 */
		if (transfer.data_count < pkg->length) {
    a422:	88 85       	ldd	r24, Y+8	; 0x08
    a424:	99 85       	ldd	r25, Y+9	; 0x09
    a426:	28 17       	cp	r18, r24
    a428:	39 07       	cpc	r19, r25
    a42a:	18 f4       	brcc	.+6      	; 0xa432 <twim_interrupt_handler+0x10c>

			bus->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;
    a42c:	82 e0       	ldi	r24, 0x02	; 2
    a42e:	83 83       	std	Z+3, r24	; 0x03
    a430:	0e c0       	rjmp	.+28     	; 0xa44e <twim_interrupt_handler+0x128>

		} else {

			bus->MASTER.CTRLC = TWI_MASTER_ACKACT_bm | TWI_MASTER_CMD_STOP_gc;
    a432:	87 e0       	ldi	r24, 0x07	; 7
    a434:	83 83       	std	Z+3, r24	; 0x03
			transfer.status = STATUS_OK;
    a436:	10 92 86 23 	sts	0x2386, r1	; 0x802386 <transfer+0xa>
    a43a:	09 c0       	rjmp	.+18     	; 0xa44e <twim_interrupt_handler+0x128>

	} else {

		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    a43c:	83 e0       	ldi	r24, 0x03	; 3
    a43e:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_NO_MEMORY;
    a440:	89 ef       	ldi	r24, 0xF9	; 249
    a442:	80 93 86 23 	sts	0x2386, r24	; 0x802386 <transfer+0xa>
    a446:	03 c0       	rjmp	.+6      	; 0xa44e <twim_interrupt_handler+0x128>

		twim_read_handler();

	} else {

		transfer.status = ERR_PROTOCOL;
    a448:	8b ef       	ldi	r24, 0xFB	; 251
    a44a:	80 93 86 23 	sts	0x2386, r24	; 0x802386 <transfer+0xa>
	}
}
    a44e:	df 91       	pop	r29
    a450:	cf 91       	pop	r28
    a452:	08 95       	ret

0000a454 <__vector_13>:
 * parameters specified in the global \c transfer structure.
 */
static void twim_interrupt_handler(void);

#ifdef TWIC
ISR(TWIC_TWIM_vect) { twim_interrupt_handler(); }
    a454:	1f 92       	push	r1
    a456:	0f 92       	push	r0
    a458:	0f b6       	in	r0, 0x3f	; 63
    a45a:	0f 92       	push	r0
    a45c:	11 24       	eor	r1, r1
    a45e:	0b b6       	in	r0, 0x3b	; 59
    a460:	0f 92       	push	r0
    a462:	2f 93       	push	r18
    a464:	3f 93       	push	r19
    a466:	4f 93       	push	r20
    a468:	5f 93       	push	r21
    a46a:	6f 93       	push	r22
    a46c:	7f 93       	push	r23
    a46e:	8f 93       	push	r24
    a470:	9f 93       	push	r25
    a472:	af 93       	push	r26
    a474:	bf 93       	push	r27
    a476:	ef 93       	push	r30
    a478:	ff 93       	push	r31
    a47a:	55 df       	rcall	.-342    	; 0xa326 <twim_interrupt_handler>
    a47c:	ff 91       	pop	r31
    a47e:	ef 91       	pop	r30
    a480:	bf 91       	pop	r27
    a482:	af 91       	pop	r26
    a484:	9f 91       	pop	r25
    a486:	8f 91       	pop	r24
    a488:	7f 91       	pop	r23
    a48a:	6f 91       	pop	r22
    a48c:	5f 91       	pop	r21
    a48e:	4f 91       	pop	r20
    a490:	3f 91       	pop	r19
    a492:	2f 91       	pop	r18
    a494:	0f 90       	pop	r0
    a496:	0b be       	out	0x3b, r0	; 59
    a498:	0f 90       	pop	r0
    a49a:	0f be       	out	0x3f, r0	; 63
    a49c:	0f 90       	pop	r0
    a49e:	1f 90       	pop	r1
    a4a0:	18 95       	reti

0000a4a2 <__vector_46>:
#endif
#ifdef TWID
ISR(TWID_TWIM_vect) { twim_interrupt_handler(); }
#endif
#ifdef TWIE
ISR(TWIE_TWIM_vect) { twim_interrupt_handler(); }
    a4a2:	1f 92       	push	r1
    a4a4:	0f 92       	push	r0
    a4a6:	0f b6       	in	r0, 0x3f	; 63
    a4a8:	0f 92       	push	r0
    a4aa:	11 24       	eor	r1, r1
    a4ac:	0b b6       	in	r0, 0x3b	; 59
    a4ae:	0f 92       	push	r0
    a4b0:	2f 93       	push	r18
    a4b2:	3f 93       	push	r19
    a4b4:	4f 93       	push	r20
    a4b6:	5f 93       	push	r21
    a4b8:	6f 93       	push	r22
    a4ba:	7f 93       	push	r23
    a4bc:	8f 93       	push	r24
    a4be:	9f 93       	push	r25
    a4c0:	af 93       	push	r26
    a4c2:	bf 93       	push	r27
    a4c4:	ef 93       	push	r30
    a4c6:	ff 93       	push	r31
    a4c8:	2e df       	rcall	.-420    	; 0xa326 <twim_interrupt_handler>
    a4ca:	ff 91       	pop	r31
    a4cc:	ef 91       	pop	r30
    a4ce:	bf 91       	pop	r27
    a4d0:	af 91       	pop	r26
    a4d2:	9f 91       	pop	r25
    a4d4:	8f 91       	pop	r24
    a4d6:	7f 91       	pop	r23
    a4d8:	6f 91       	pop	r22
    a4da:	5f 91       	pop	r21
    a4dc:	4f 91       	pop	r20
    a4de:	3f 91       	pop	r19
    a4e0:	2f 91       	pop	r18
    a4e2:	0f 90       	pop	r0
    a4e4:	0b be       	out	0x3b, r0	; 59
    a4e6:	0f 90       	pop	r0
    a4e8:	0f be       	out	0x3f, r0	; 63
    a4ea:	0f 90       	pop	r0
    a4ec:	1f 90       	pop	r1
    a4ee:	18 95       	reti

0000a4f0 <twi_master_init>:
 *                  (see \ref twi_options_t)
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arguments in \c opt.
 */
status_code_t twi_master_init(TWI_t *twi, const twi_options_t *opt)
{
    a4f0:	fc 01       	movw	r30, r24
	uint8_t const ctrla = CONF_TWIM_INTLVL | TWI_MASTER_RIEN_bm |
		TWI_MASTER_WIEN_bm | TWI_MASTER_ENABLE_bm;

	twi->MASTER.BAUD   = opt->speed_reg;
    a4f2:	db 01       	movw	r26, r22
    a4f4:	14 96       	adiw	r26, 0x04	; 4
    a4f6:	8c 91       	ld	r24, X
    a4f8:	85 83       	std	Z+5, r24	; 0x05
	twi->MASTER.CTRLA  = ctrla;
    a4fa:	88 eb       	ldi	r24, 0xB8	; 184
    a4fc:	81 83       	std	Z+1, r24	; 0x01
	twi->MASTER.STATUS = TWI_MASTER_BUSSTATE_IDLE_gc;
    a4fe:	81 e0       	ldi	r24, 0x01	; 1
    a500:	84 83       	std	Z+4, r24	; 0x04

	transfer.locked    = false;
    a502:	ec e7       	ldi	r30, 0x7C	; 124
    a504:	f3 e2       	ldi	r31, 0x23	; 35
    a506:	11 86       	std	Z+9, r1	; 0x09
	transfer.status    = STATUS_OK;
    a508:	12 86       	std	Z+10, r1	; 0x0a

	/* Enable configured PMIC interrupt level. */

	PMIC.CTRL |= CONF_PMIC_INTLVL;
    a50a:	e0 ea       	ldi	r30, 0xA0	; 160
    a50c:	f0 e0       	ldi	r31, 0x00	; 0
    a50e:	82 81       	ldd	r24, Z+2	; 0x02
    a510:	82 60       	ori	r24, 0x02	; 2
    a512:	82 83       	std	Z+2, r24	; 0x02

	cpu_irq_enable();
    a514:	78 94       	sei

	return STATUS_OK;
}
    a516:	80 e0       	ldi	r24, 0x00	; 0
    a518:	08 95       	ret

0000a51a <twi_master_transfer>:
 *      - ERR_PROTOCOL to indicate an unexpected bus state
 *      - ERR_INVALID_ARG to indicate invalid arguments.
 */
status_code_t twi_master_transfer(TWI_t *twi,
		const twi_package_t *package, bool read)
{
    a51a:	cf 93       	push	r28
    a51c:	df 93       	push	r29
    a51e:	1f 92       	push	r1
    a520:	cd b7       	in	r28, 0x3d	; 61
    a522:	de b7       	in	r29, 0x3e	; 62
    a524:	9c 01       	movw	r18, r24
    a526:	fb 01       	movw	r30, r22
	/* Do a sanity check on the arguments. */

	if ((twi == NULL) || (package == NULL)) {
    a528:	89 2b       	or	r24, r25
    a52a:	09 f4       	brne	.+2      	; 0xa52e <twi_master_transfer+0x14>
    a52c:	51 c0       	rjmp	.+162    	; 0xa5d0 <twi_master_transfer+0xb6>
    a52e:	30 97       	sbiw	r30, 0x00	; 0
    a530:	09 f4       	brne	.+2      	; 0xa534 <twi_master_transfer+0x1a>
    a532:	50 c0       	rjmp	.+160    	; 0xa5d4 <twi_master_transfer+0xba>
		return ERR_INVALID_ARG;
	}

	/* Initiate a transaction when the bus is ready. */

	status_code_t status = twim_acquire(package->no_wait);
    a534:	92 85       	ldd	r25, Z+10	; 0x0a
 *
 * \return STATUS_OK if the bus is acquired, else ERR_BUSY.
 */
static inline status_code_t twim_acquire(bool no_wait)
{
	while (transfer.locked) {
    a536:	80 91 85 23 	lds	r24, 0x2385	; 0x802385 <transfer+0x9>
    a53a:	88 23       	and	r24, r24
    a53c:	19 f0       	breq	.+6      	; 0xa544 <twi_master_transfer+0x2a>

		if (no_wait) { return ERR_BUSY; }
    a53e:	99 23       	and	r25, r25
    a540:	f1 f3       	breq	.-4      	; 0xa53e <twi_master_transfer+0x24>
    a542:	4a c0       	rjmp	.+148    	; 0xa5d8 <twi_master_transfer+0xbe>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    a544:	8f b7       	in	r24, 0x3f	; 63
    a546:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    a548:	f8 94       	cli
	return flags;
    a54a:	89 81       	ldd	r24, Y+1	; 0x01
	}

	irqflags_t const flags = cpu_irq_save ();

	transfer.locked = true;
    a54c:	ac e7       	ldi	r26, 0x7C	; 124
    a54e:	b3 e2       	ldi	r27, 0x23	; 35
    a550:	91 e0       	ldi	r25, 0x01	; 1
    a552:	19 96       	adiw	r26, 0x09	; 9
    a554:	9c 93       	st	X, r25
    a556:	19 97       	sbiw	r26, 0x09	; 9
	transfer.status = OPERATION_IN_PROGRESS;
    a558:	90 e8       	ldi	r25, 0x80	; 128
    a55a:	1a 96       	adiw	r26, 0x0a	; 10
    a55c:	9c 93       	st	X, r25
    a55e:	1a 97       	sbiw	r26, 0x0a	; 10
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    a560:	8f bf       	out	0x3f, r24	; 63
	/* Initiate a transaction when the bus is ready. */

	status_code_t status = twim_acquire(package->no_wait);

	if (STATUS_OK == status) {
		transfer.bus         = (TWI_t *) twi;
    a562:	2d 93       	st	X+, r18
    a564:	3c 93       	st	X, r19
    a566:	11 97       	sbiw	r26, 0x01	; 1
		transfer.pkg         = (twi_package_t *) package;
    a568:	12 96       	adiw	r26, 0x02	; 2
    a56a:	6d 93       	st	X+, r22
    a56c:	7c 93       	st	X, r23
    a56e:	13 97       	sbiw	r26, 0x03	; 3
		transfer.addr_count  = 0;
    a570:	14 96       	adiw	r26, 0x04	; 4
    a572:	1d 92       	st	X+, r1
    a574:	1c 92       	st	X, r1
    a576:	15 97       	sbiw	r26, 0x05	; 5
		transfer.data_count  = 0;
    a578:	16 96       	adiw	r26, 0x06	; 6
    a57a:	1d 92       	st	X+, r1
    a57c:	1c 92       	st	X, r1
    a57e:	17 97       	sbiw	r26, 0x07	; 7
		transfer.read        = read;
    a580:	18 96       	adiw	r26, 0x08	; 8
    a582:	4c 93       	st	X, r20

		uint8_t const chip = (package->chip) << 1;
    a584:	80 81       	ld	r24, Z
    a586:	88 0f       	add	r24, r24

		if (package->addr_length || (false == read)) {
    a588:	64 81       	ldd	r22, Z+4	; 0x04
    a58a:	75 81       	ldd	r23, Z+5	; 0x05
    a58c:	67 2b       	or	r22, r23
    a58e:	11 f4       	brne	.+4      	; 0xa594 <twi_master_transfer+0x7a>
    a590:	41 11       	cpse	r20, r1
    a592:	03 c0       	rjmp	.+6      	; 0xa59a <twi_master_transfer+0x80>
			transfer.bus->MASTER.ADDR = chip;
    a594:	f9 01       	movw	r30, r18
    a596:	86 83       	std	Z+6, r24	; 0x06
    a598:	03 c0       	rjmp	.+6      	; 0xa5a0 <twi_master_transfer+0x86>
		} else if (read) {
			transfer.bus->MASTER.ADDR = chip | 0x01;
    a59a:	81 60       	ori	r24, 0x01	; 1
    a59c:	f9 01       	movw	r30, r18
    a59e:	86 83       	std	Z+6, r24	; 0x06
{
	/* First wait for the driver event handler to indicate something
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);
    a5a0:	ec e7       	ldi	r30, 0x7C	; 124
    a5a2:	f3 e2       	ldi	r31, 0x23	; 35
    a5a4:	92 85       	ldd	r25, Z+10	; 0x0a
    a5a6:	90 38       	cpi	r25, 0x80	; 128
    a5a8:	e9 f3       	breq	.-6      	; 0xa5a4 <twi_master_transfer+0x8a>
 * \retval  false   The bus is currently busy.
 */
static inline bool twim_idle (const TWI_t * twi)
{

	return ((twi->MASTER.STATUS & TWI_MASTER_BUSSTATE_gm)
    a5aa:	f9 01       	movw	r30, r18
    a5ac:	84 81       	ldd	r24, Z+4	; 0x04
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);

	while (! twim_idle(transfer.bus)) { barrier(); }
    a5ae:	83 70       	andi	r24, 0x03	; 3
    a5b0:	81 30       	cpi	r24, 0x01	; 1
    a5b2:	49 f0       	breq	.+18     	; 0xa5c6 <twi_master_transfer+0xac>
    a5b4:	ac e7       	ldi	r26, 0x7C	; 124
    a5b6:	b3 e2       	ldi	r27, 0x23	; 35
    a5b8:	ed 91       	ld	r30, X+
    a5ba:	fc 91       	ld	r31, X
    a5bc:	11 97       	sbiw	r26, 0x01	; 1
 * \retval  false   The bus is currently busy.
 */
static inline bool twim_idle (const TWI_t * twi)
{

	return ((twi->MASTER.STATUS & TWI_MASTER_BUSSTATE_gm)
    a5be:	84 81       	ldd	r24, Z+4	; 0x04
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);

	while (! twim_idle(transfer.bus)) { barrier(); }
    a5c0:	83 70       	andi	r24, 0x03	; 3
    a5c2:	81 30       	cpi	r24, 0x01	; 1
    a5c4:	c9 f7       	brne	.-14     	; 0xa5b8 <twi_master_transfer+0x9e>

	status_code_t const status = transfer.status;
    a5c6:	ec e7       	ldi	r30, 0x7C	; 124
    a5c8:	f3 e2       	ldi	r31, 0x23	; 35
    a5ca:	82 85       	ldd	r24, Z+10	; 0x0a

	transfer.locked = false;
    a5cc:	11 86       	std	Z+9, r1	; 0x09
    a5ce:	05 c0       	rjmp	.+10     	; 0xa5da <twi_master_transfer+0xc0>
		const twi_package_t *package, bool read)
{
	/* Do a sanity check on the arguments. */

	if ((twi == NULL) || (package == NULL)) {
		return ERR_INVALID_ARG;
    a5d0:	88 ef       	ldi	r24, 0xF8	; 248
    a5d2:	03 c0       	rjmp	.+6      	; 0xa5da <twi_master_transfer+0xc0>
    a5d4:	88 ef       	ldi	r24, 0xF8	; 248
    a5d6:	01 c0       	rjmp	.+2      	; 0xa5da <twi_master_transfer+0xc0>
 */
static inline status_code_t twim_acquire(bool no_wait)
{
	while (transfer.locked) {

		if (no_wait) { return ERR_BUSY; }
    a5d8:	86 ef       	ldi	r24, 0xF6	; 246

		status = twim_release();
	}

	return status;
}
    a5da:	0f 90       	pop	r0
    a5dc:	df 91       	pop	r29
    a5de:	cf 91       	pop	r28
    a5e0:	08 95       	ret

0000a5e2 <udd_sleep_mode>:
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
}
    a5e2:	cf 93       	push	r28
    a5e4:	df 93       	push	r29
    a5e6:	1f 92       	push	r1
    a5e8:	1f 92       	push	r1
    a5ea:	cd b7       	in	r28, 0x3d	; 61
    a5ec:	de b7       	in	r29, 0x3e	; 62
    a5ee:	81 11       	cpse	r24, r1
    a5f0:	26 c0       	rjmp	.+76     	; 0xa63e <udd_sleep_mode+0x5c>
    a5f2:	90 91 b4 24 	lds	r25, 0x24B4	; 0x8024b4 <udd_b_idle>
    a5f6:	99 23       	and	r25, r25
    a5f8:	f9 f0       	breq	.+62     	; 0xa638 <udd_sleep_mode+0x56>
    a5fa:	90 91 68 2e 	lds	r25, 0x2E68	; 0x802e68 <sleepmgr_locks+0x1>
    a5fe:	91 11       	cpse	r25, r1
    a600:	01 c0       	rjmp	.+2      	; 0xa604 <udd_sleep_mode+0x22>
    a602:	ff cf       	rjmp	.-2      	; 0xa602 <udd_sleep_mode+0x20>
    a604:	9f b7       	in	r25, 0x3f	; 63
    a606:	9a 83       	std	Y+2, r25	; 0x02
    a608:	f8 94       	cli
    a60a:	2a 81       	ldd	r18, Y+2	; 0x02
    a60c:	e7 e6       	ldi	r30, 0x67	; 103
    a60e:	fe e2       	ldi	r31, 0x2E	; 46
    a610:	91 81       	ldd	r25, Z+1	; 0x01
    a612:	91 50       	subi	r25, 0x01	; 1
    a614:	91 83       	std	Z+1, r25	; 0x01
    a616:	2f bf       	out	0x3f, r18	; 63
    a618:	0f c0       	rjmp	.+30     	; 0xa638 <udd_sleep_mode+0x56>
    a61a:	90 91 68 2e 	lds	r25, 0x2E68	; 0x802e68 <sleepmgr_locks+0x1>
    a61e:	9f 3f       	cpi	r25, 0xFF	; 255
    a620:	09 f4       	brne	.+2      	; 0xa624 <udd_sleep_mode+0x42>
    a622:	ff cf       	rjmp	.-2      	; 0xa622 <udd_sleep_mode+0x40>
    a624:	9f b7       	in	r25, 0x3f	; 63
    a626:	99 83       	std	Y+1, r25	; 0x01
    a628:	f8 94       	cli
    a62a:	29 81       	ldd	r18, Y+1	; 0x01
    a62c:	e7 e6       	ldi	r30, 0x67	; 103
    a62e:	fe e2       	ldi	r31, 0x2E	; 46
    a630:	91 81       	ldd	r25, Z+1	; 0x01
    a632:	9f 5f       	subi	r25, 0xFF	; 255
    a634:	91 83       	std	Z+1, r25	; 0x01
    a636:	2f bf       	out	0x3f, r18	; 63
    a638:	80 93 b4 24 	sts	0x24B4, r24	; 0x8024b4 <udd_b_idle>
    a63c:	05 c0       	rjmp	.+10     	; 0xa648 <udd_sleep_mode+0x66>
    a63e:	90 91 b4 24 	lds	r25, 0x24B4	; 0x8024b4 <udd_b_idle>
    a642:	99 23       	and	r25, r25
    a644:	51 f3       	breq	.-44     	; 0xa61a <udd_sleep_mode+0x38>
    a646:	f8 cf       	rjmp	.-16     	; 0xa638 <udd_sleep_mode+0x56>
    a648:	0f 90       	pop	r0
    a64a:	0f 90       	pop	r0
    a64c:	df 91       	pop	r29
    a64e:	cf 91       	pop	r28
    a650:	08 95       	ret

0000a652 <udd_ctrl_init>:
    a652:	0f 93       	push	r16
    a654:	e8 ec       	ldi	r30, 0xC8	; 200
    a656:	f4 e0       	ldi	r31, 0x04	; 4
    a658:	80 81       	ld	r24, Z
    a65a:	8f 7d       	andi	r24, 0xDF	; 223
    a65c:	80 83       	st	Z, r24
    a65e:	80 81       	ld	r24, Z
    a660:	8f 7d       	andi	r24, 0xDF	; 223
    a662:	80 83       	st	Z, r24
    a664:	e8 e8       	ldi	r30, 0x88	; 136
    a666:	f4 e2       	ldi	r31, 0x24	; 36
    a668:	02 e0       	ldi	r16, 0x02	; 2
    a66a:	05 93       	las	Z, r16
    a66c:	10 92 8a 24 	sts	0x248A, r1	; 0x80248a <udd_sram+0x16>
    a670:	10 92 8b 24 	sts	0x248B, r1	; 0x80248b <udd_sram+0x17>
    a674:	00 e2       	ldi	r16, 0x20	; 32
    a676:	06 93       	lac	Z, r16
    a678:	00 e4       	ldi	r16, 0x40	; 64
    a67a:	06 93       	lac	Z, r16
    a67c:	e0 e8       	ldi	r30, 0x80	; 128
    a67e:	f4 e2       	ldi	r31, 0x24	; 36
    a680:	00 e4       	ldi	r16, 0x40	; 64
    a682:	06 93       	lac	Z, r16
    a684:	e1 ed       	ldi	r30, 0xD1	; 209
    a686:	fd e2       	ldi	r31, 0x2D	; 45
    a688:	14 86       	std	Z+12, r1	; 0x0c
    a68a:	15 86       	std	Z+13, r1	; 0x0d
    a68c:	16 86       	std	Z+14, r1	; 0x0e
    a68e:	17 86       	std	Z+15, r1	; 0x0f
    a690:	12 86       	std	Z+10, r1	; 0x0a
    a692:	13 86       	std	Z+11, r1	; 0x0b
    a694:	10 92 70 24 	sts	0x2470, r1	; 0x802470 <udd_ep_control_state>
    a698:	0f 91       	pop	r16
    a69a:	08 95       	ret

0000a69c <udd_ctrl_stall_data>:
    a69c:	0f 93       	push	r16
    a69e:	85 e0       	ldi	r24, 0x05	; 5
    a6a0:	80 93 70 24 	sts	0x2470, r24	; 0x802470 <udd_ep_control_state>
    a6a4:	e9 e8       	ldi	r30, 0x89	; 137
    a6a6:	f4 e2       	ldi	r31, 0x24	; 36
    a6a8:	04 e0       	ldi	r16, 0x04	; 4
    a6aa:	05 93       	las	Z, r16
    a6ac:	e1 e8       	ldi	r30, 0x81	; 129
    a6ae:	f4 e2       	ldi	r31, 0x24	; 36
    a6b0:	04 e0       	ldi	r16, 0x04	; 4
    a6b2:	05 93       	las	Z, r16
    a6b4:	0f 91       	pop	r16
    a6b6:	08 95       	ret

0000a6b8 <udd_ctrl_send_zlp_in>:
    a6b8:	0f 93       	push	r16
    a6ba:	83 e0       	ldi	r24, 0x03	; 3
    a6bc:	80 93 70 24 	sts	0x2470, r24	; 0x802470 <udd_ep_control_state>
    a6c0:	10 92 8a 24 	sts	0x248A, r1	; 0x80248a <udd_sram+0x16>
    a6c4:	10 92 8b 24 	sts	0x248B, r1	; 0x80248b <udd_sram+0x17>
    a6c8:	e8 e8       	ldi	r30, 0x88	; 136
    a6ca:	f4 e2       	ldi	r31, 0x24	; 36
    a6cc:	02 e0       	ldi	r16, 0x02	; 2
    a6ce:	06 93       	lac	Z, r16
    a6d0:	0f 91       	pop	r16
    a6d2:	08 95       	ret

0000a6d4 <udd_ctrl_endofrequest>:
    a6d4:	e0 91 dd 2d 	lds	r30, 0x2DDD	; 0x802ddd <udd_g_ctrlreq+0xc>
    a6d8:	f0 91 de 2d 	lds	r31, 0x2DDE	; 0x802dde <udd_g_ctrlreq+0xd>
    a6dc:	30 97       	sbiw	r30, 0x00	; 0
    a6de:	09 f0       	breq	.+2      	; 0xa6e2 <udd_ctrl_endofrequest+0xe>
    a6e0:	19 95       	eicall
    a6e2:	08 95       	ret

0000a6e4 <udd_ctrl_in_sent>:
    a6e4:	0f 93       	push	r16
    a6e6:	cf 93       	push	r28
    a6e8:	df 93       	push	r29
    a6ea:	80 91 70 24 	lds	r24, 0x2470	; 0x802470 <udd_ep_control_state>
    a6ee:	83 30       	cpi	r24, 0x03	; 3
    a6f0:	19 f4       	brne	.+6      	; 0xa6f8 <udd_ctrl_in_sent+0x14>
    a6f2:	f0 df       	rcall	.-32     	; 0xa6d4 <udd_ctrl_endofrequest>
    a6f4:	ae df       	rcall	.-164    	; 0xa652 <udd_ctrl_init>
    a6f6:	5e c0       	rjmp	.+188    	; 0xa7b4 <udd_ctrl_in_sent+0xd0>
    a6f8:	80 91 6c 24 	lds	r24, 0x246C	; 0x80246c <udd_ctrl_payload_nb_trans>
    a6fc:	90 91 6d 24 	lds	r25, 0x246D	; 0x80246d <udd_ctrl_payload_nb_trans+0x1>
    a700:	c0 91 db 2d 	lds	r28, 0x2DDB	; 0x802ddb <udd_g_ctrlreq+0xa>
    a704:	d0 91 dc 2d 	lds	r29, 0x2DDC	; 0x802ddc <udd_g_ctrlreq+0xb>
    a708:	c8 1b       	sub	r28, r24
    a70a:	d9 0b       	sbc	r29, r25
    a70c:	71 f5       	brne	.+92     	; 0xa76a <udd_ctrl_in_sent+0x86>
    a70e:	20 91 6e 24 	lds	r18, 0x246E	; 0x80246e <udd_ctrl_prev_payload_nb_trans>
    a712:	30 91 6f 24 	lds	r19, 0x246F	; 0x80246f <udd_ctrl_prev_payload_nb_trans+0x1>
    a716:	82 0f       	add	r24, r18
    a718:	93 1f       	adc	r25, r19
    a71a:	80 93 6e 24 	sts	0x246E, r24	; 0x80246e <udd_ctrl_prev_payload_nb_trans>
    a71e:	90 93 6f 24 	sts	0x246F, r25	; 0x80246f <udd_ctrl_prev_payload_nb_trans+0x1>
    a722:	20 91 d7 2d 	lds	r18, 0x2DD7	; 0x802dd7 <udd_g_ctrlreq+0x6>
    a726:	30 91 d8 2d 	lds	r19, 0x2DD8	; 0x802dd8 <udd_g_ctrlreq+0x7>
    a72a:	82 17       	cp	r24, r18
    a72c:	93 07       	cpc	r25, r19
    a72e:	21 f0       	breq	.+8      	; 0xa738 <udd_ctrl_in_sent+0x54>
    a730:	80 91 87 23 	lds	r24, 0x2387	; 0x802387 <b_shortpacket.5472>
    a734:	88 23       	and	r24, r24
    a736:	41 f0       	breq	.+16     	; 0xa748 <udd_ctrl_in_sent+0x64>
    a738:	84 e0       	ldi	r24, 0x04	; 4
    a73a:	80 93 70 24 	sts	0x2470, r24	; 0x802470 <udd_ep_control_state>
    a73e:	e0 e8       	ldi	r30, 0x80	; 128
    a740:	f4 e2       	ldi	r31, 0x24	; 36
    a742:	02 e0       	ldi	r16, 0x02	; 2
    a744:	06 93       	lac	Z, r16
    a746:	36 c0       	rjmp	.+108    	; 0xa7b4 <udd_ctrl_in_sent+0xd0>
    a748:	e0 91 df 2d 	lds	r30, 0x2DDF	; 0x802ddf <udd_g_ctrlreq+0xe>
    a74c:	f0 91 e0 2d 	lds	r31, 0x2DE0	; 0x802de0 <udd_g_ctrlreq+0xf>
    a750:	30 97       	sbiw	r30, 0x00	; 0
    a752:	99 f0       	breq	.+38     	; 0xa77a <udd_ctrl_in_sent+0x96>
    a754:	19 95       	eicall
    a756:	88 23       	and	r24, r24
    a758:	81 f0       	breq	.+32     	; 0xa77a <udd_ctrl_in_sent+0x96>
    a75a:	10 92 6c 24 	sts	0x246C, r1	; 0x80246c <udd_ctrl_payload_nb_trans>
    a75e:	10 92 6d 24 	sts	0x246D, r1	; 0x80246d <udd_ctrl_payload_nb_trans+0x1>
    a762:	c0 91 db 2d 	lds	r28, 0x2DDB	; 0x802ddb <udd_g_ctrlreq+0xa>
    a766:	d0 91 dc 2d 	lds	r29, 0x2DDC	; 0x802ddc <udd_g_ctrlreq+0xb>
    a76a:	c0 34       	cpi	r28, 0x40	; 64
    a76c:	d1 05       	cpc	r29, r1
    a76e:	28 f0       	brcs	.+10     	; 0xa77a <udd_ctrl_in_sent+0x96>
    a770:	10 92 87 23 	sts	0x2387, r1	; 0x802387 <b_shortpacket.5472>
    a774:	c0 e4       	ldi	r28, 0x40	; 64
    a776:	d0 e0       	ldi	r29, 0x00	; 0
    a778:	03 c0       	rjmp	.+6      	; 0xa780 <udd_ctrl_in_sent+0x9c>
    a77a:	81 e0       	ldi	r24, 0x01	; 1
    a77c:	80 93 87 23 	sts	0x2387, r24	; 0x802387 <b_shortpacket.5472>
    a780:	e4 e7       	ldi	r30, 0x74	; 116
    a782:	f4 e2       	ldi	r31, 0x24	; 36
    a784:	c6 8b       	std	Z+22, r28	; 0x16
    a786:	d7 8b       	std	Z+23, r29	; 0x17
    a788:	80 91 6c 24 	lds	r24, 0x246C	; 0x80246c <udd_ctrl_payload_nb_trans>
    a78c:	90 91 6d 24 	lds	r25, 0x246D	; 0x80246d <udd_ctrl_payload_nb_trans+0x1>
    a790:	20 91 d9 2d 	lds	r18, 0x2DD9	; 0x802dd9 <udd_g_ctrlreq+0x8>
    a794:	30 91 da 2d 	lds	r19, 0x2DDA	; 0x802dda <udd_g_ctrlreq+0x9>
    a798:	28 0f       	add	r18, r24
    a79a:	39 1f       	adc	r19, r25
    a79c:	20 8f       	std	Z+24, r18	; 0x18
    a79e:	31 8f       	std	Z+25, r19	; 0x19
    a7a0:	c8 0f       	add	r28, r24
    a7a2:	d9 1f       	adc	r29, r25
    a7a4:	c0 93 6c 24 	sts	0x246C, r28	; 0x80246c <udd_ctrl_payload_nb_trans>
    a7a8:	d0 93 6d 24 	sts	0x246D, r29	; 0x80246d <udd_ctrl_payload_nb_trans+0x1>
    a7ac:	e8 e8       	ldi	r30, 0x88	; 136
    a7ae:	f4 e2       	ldi	r31, 0x24	; 36
    a7b0:	02 e0       	ldi	r16, 0x02	; 2
    a7b2:	06 93       	lac	Z, r16
    a7b4:	df 91       	pop	r29
    a7b6:	cf 91       	pop	r28
    a7b8:	0f 91       	pop	r16
    a7ba:	08 95       	ret

0000a7bc <udd_ep_get_size>:
    a7bc:	fc 01       	movw	r30, r24
    a7be:	81 81       	ldd	r24, Z+1	; 0x01
    a7c0:	e8 2f       	mov	r30, r24
    a7c2:	e7 70       	andi	r30, 0x07	; 7
    a7c4:	8e 2f       	mov	r24, r30
    a7c6:	90 e0       	ldi	r25, 0x00	; 0
    a7c8:	fc 01       	movw	r30, r24
    a7ca:	31 97       	sbiw	r30, 0x01	; 1
    a7cc:	e7 30       	cpi	r30, 0x07	; 7
    a7ce:	f1 05       	cpc	r31, r1
    a7d0:	d8 f4       	brcc	.+54     	; 0xa808 <udd_ep_get_size+0x4c>
    a7d2:	88 27       	eor	r24, r24
    a7d4:	e2 50       	subi	r30, 0x02	; 2
    a7d6:	ff 4f       	sbci	r31, 0xFF	; 255
    a7d8:	8f 4f       	sbci	r24, 0xFF	; 255
    a7da:	0c 94 d1 7c 	jmp	0xf9a2	; 0xf9a2 <__tablejump2__>
    a7de:	80 e1       	ldi	r24, 0x10	; 16
    a7e0:	90 e0       	ldi	r25, 0x00	; 0
    a7e2:	08 95       	ret
    a7e4:	80 e2       	ldi	r24, 0x20	; 32
    a7e6:	90 e0       	ldi	r25, 0x00	; 0
    a7e8:	08 95       	ret
    a7ea:	80 e4       	ldi	r24, 0x40	; 64
    a7ec:	90 e0       	ldi	r25, 0x00	; 0
    a7ee:	08 95       	ret
    a7f0:	80 e8       	ldi	r24, 0x80	; 128
    a7f2:	90 e0       	ldi	r25, 0x00	; 0
    a7f4:	08 95       	ret
    a7f6:	80 e0       	ldi	r24, 0x00	; 0
    a7f8:	91 e0       	ldi	r25, 0x01	; 1
    a7fa:	08 95       	ret
    a7fc:	80 e0       	ldi	r24, 0x00	; 0
    a7fe:	92 e0       	ldi	r25, 0x02	; 2
    a800:	08 95       	ret
    a802:	8f ef       	ldi	r24, 0xFF	; 255
    a804:	93 e0       	ldi	r25, 0x03	; 3
    a806:	08 95       	ret
    a808:	88 e0       	ldi	r24, 0x08	; 8
    a80a:	90 e0       	ldi	r25, 0x00	; 0
    a80c:	08 95       	ret

0000a80e <udd_ep_get_job>:
    a80e:	28 2f       	mov	r18, r24
    a810:	2f 70       	andi	r18, 0x0F	; 15
    a812:	30 e0       	ldi	r19, 0x00	; 0
    a814:	22 0f       	add	r18, r18
    a816:	33 1f       	adc	r19, r19
    a818:	08 2e       	mov	r0, r24
    a81a:	00 0c       	add	r0, r0
    a81c:	99 0b       	sbc	r25, r25
    a81e:	88 27       	eor	r24, r24
    a820:	99 0f       	add	r25, r25
    a822:	88 1f       	adc	r24, r24
    a824:	99 27       	eor	r25, r25
    a826:	82 0f       	add	r24, r18
    a828:	93 1f       	adc	r25, r19
    a82a:	02 97       	sbiw	r24, 0x02	; 2
    a82c:	9c 01       	movw	r18, r24
    a82e:	22 0f       	add	r18, r18
    a830:	33 1f       	adc	r19, r19
    a832:	22 0f       	add	r18, r18
    a834:	33 1f       	adc	r19, r19
    a836:	22 0f       	add	r18, r18
    a838:	33 1f       	adc	r19, r19
    a83a:	82 0f       	add	r24, r18
    a83c:	93 1f       	adc	r25, r19
    a83e:	88 5f       	subi	r24, 0xF8	; 248
    a840:	9b 4d       	sbci	r25, 0xDB	; 219
    a842:	08 95       	ret

0000a844 <udd_ctrl_interrupt_tc_setup>:
    a844:	0f 93       	push	r16
    a846:	cf 93       	push	r28
    a848:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    a84c:	80 ff       	sbrs	r24, 0
    a84e:	65 c0       	rjmp	.+202    	; 0xa91a <udd_ctrl_interrupt_tc_setup+0xd6>
    a850:	81 e0       	ldi	r24, 0x01	; 1
    a852:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    a856:	e0 e8       	ldi	r30, 0x80	; 128
    a858:	f4 e2       	ldi	r31, 0x24	; 36
    a85a:	00 e8       	ldi	r16, 0x80	; 128
    a85c:	06 93       	lac	Z, r16
    a85e:	e8 e8       	ldi	r30, 0x88	; 136
    a860:	f4 e2       	ldi	r31, 0x24	; 36
    a862:	00 e8       	ldi	r16, 0x80	; 128
    a864:	06 93       	lac	Z, r16
    a866:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
    a86a:	e0 e8       	ldi	r30, 0x80	; 128
    a86c:	f4 e2       	ldi	r31, 0x24	; 36
    a86e:	00 e1       	ldi	r16, 0x10	; 16
    a870:	06 93       	lac	Z, r16
    a872:	80 91 70 24 	lds	r24, 0x2470	; 0x802470 <udd_ep_control_state>
    a876:	88 23       	and	r24, r24
    a878:	29 f0       	breq	.+10     	; 0xa884 <udd_ctrl_interrupt_tc_setup+0x40>
    a87a:	83 50       	subi	r24, 0x03	; 3
    a87c:	82 30       	cpi	r24, 0x02	; 2
    a87e:	08 f4       	brcc	.+2      	; 0xa882 <udd_ctrl_interrupt_tc_setup+0x3e>
    a880:	29 df       	rcall	.-430    	; 0xa6d4 <udd_ctrl_endofrequest>
    a882:	e7 de       	rcall	.-562    	; 0xa652 <udd_ctrl_init>
    a884:	80 91 82 24 	lds	r24, 0x2482	; 0x802482 <udd_sram+0xe>
    a888:	90 91 83 24 	lds	r25, 0x2483	; 0x802483 <udd_sram+0xf>
    a88c:	08 97       	sbiw	r24, 0x08	; 8
    a88e:	09 f0       	breq	.+2      	; 0xa892 <udd_ctrl_interrupt_tc_setup+0x4e>
    a890:	46 c0       	rjmp	.+140    	; 0xa91e <udd_ctrl_interrupt_tc_setup+0xda>
    a892:	88 e0       	ldi	r24, 0x08	; 8
    a894:	ec e2       	ldi	r30, 0x2C	; 44
    a896:	f4 e2       	ldi	r31, 0x24	; 36
    a898:	a1 ed       	ldi	r26, 0xD1	; 209
    a89a:	bd e2       	ldi	r27, 0x2D	; 45
    a89c:	01 90       	ld	r0, Z+
    a89e:	0d 92       	st	X+, r0
    a8a0:	8a 95       	dec	r24
    a8a2:	e1 f7       	brne	.-8      	; 0xa89c <udd_ctrl_interrupt_tc_setup+0x58>
    a8a4:	e8 ec       	ldi	r30, 0xC8	; 200
    a8a6:	f4 e0       	ldi	r31, 0x04	; 4
    a8a8:	80 81       	ld	r24, Z
    a8aa:	80 62       	ori	r24, 0x20	; 32
    a8ac:	80 83       	st	Z, r24
    a8ae:	80 81       	ld	r24, Z
    a8b0:	80 62       	ori	r24, 0x20	; 32
    a8b2:	80 83       	st	Z, r24
    a8b4:	0e 94 b6 71 	call	0xe36c	; 0xe36c <udc_process_setup>
    a8b8:	c8 2f       	mov	r28, r24
    a8ba:	81 11       	cpse	r24, r1
    a8bc:	03 c0       	rjmp	.+6      	; 0xa8c4 <udd_ctrl_interrupt_tc_setup+0x80>
    a8be:	ee de       	rcall	.-548    	; 0xa69c <udd_ctrl_stall_data>
    a8c0:	c1 e0       	ldi	r28, 0x01	; 1
    a8c2:	2e c0       	rjmp	.+92     	; 0xa920 <udd_ctrl_interrupt_tc_setup+0xdc>
    a8c4:	80 91 d1 2d 	lds	r24, 0x2DD1	; 0x802dd1 <udd_g_ctrlreq>
    a8c8:	88 23       	and	r24, r24
    a8ca:	6c f4       	brge	.+26     	; 0xa8e6 <udd_ctrl_interrupt_tc_setup+0xa2>
    a8cc:	10 92 6e 24 	sts	0x246E, r1	; 0x80246e <udd_ctrl_prev_payload_nb_trans>
    a8d0:	10 92 6f 24 	sts	0x246F, r1	; 0x80246f <udd_ctrl_prev_payload_nb_trans+0x1>
    a8d4:	10 92 6c 24 	sts	0x246C, r1	; 0x80246c <udd_ctrl_payload_nb_trans>
    a8d8:	10 92 6d 24 	sts	0x246D, r1	; 0x80246d <udd_ctrl_payload_nb_trans+0x1>
    a8dc:	82 e0       	ldi	r24, 0x02	; 2
    a8de:	80 93 70 24 	sts	0x2470, r24	; 0x802470 <udd_ep_control_state>
    a8e2:	00 df       	rcall	.-512    	; 0xa6e4 <udd_ctrl_in_sent>
    a8e4:	1d c0       	rjmp	.+58     	; 0xa920 <udd_ctrl_interrupt_tc_setup+0xdc>
    a8e6:	80 91 d7 2d 	lds	r24, 0x2DD7	; 0x802dd7 <udd_g_ctrlreq+0x6>
    a8ea:	90 91 d8 2d 	lds	r25, 0x2DD8	; 0x802dd8 <udd_g_ctrlreq+0x7>
    a8ee:	89 2b       	or	r24, r25
    a8f0:	11 f4       	brne	.+4      	; 0xa8f6 <udd_ctrl_interrupt_tc_setup+0xb2>
    a8f2:	e2 de       	rcall	.-572    	; 0xa6b8 <udd_ctrl_send_zlp_in>
    a8f4:	15 c0       	rjmp	.+42     	; 0xa920 <udd_ctrl_interrupt_tc_setup+0xdc>
    a8f6:	10 92 6e 24 	sts	0x246E, r1	; 0x80246e <udd_ctrl_prev_payload_nb_trans>
    a8fa:	10 92 6f 24 	sts	0x246F, r1	; 0x80246f <udd_ctrl_prev_payload_nb_trans+0x1>
    a8fe:	10 92 6c 24 	sts	0x246C, r1	; 0x80246c <udd_ctrl_payload_nb_trans>
    a902:	10 92 6d 24 	sts	0x246D, r1	; 0x80246d <udd_ctrl_payload_nb_trans+0x1>
    a906:	81 e0       	ldi	r24, 0x01	; 1
    a908:	80 93 70 24 	sts	0x2470, r24	; 0x802470 <udd_ep_control_state>
    a90c:	e0 e8       	ldi	r30, 0x80	; 128
    a90e:	f4 e2       	ldi	r31, 0x24	; 36
    a910:	02 e0       	ldi	r16, 0x02	; 2
    a912:	06 93       	lac	Z, r16
    a914:	00 e2       	ldi	r16, 0x20	; 32
    a916:	06 93       	lac	Z, r16
    a918:	03 c0       	rjmp	.+6      	; 0xa920 <udd_ctrl_interrupt_tc_setup+0xdc>
    a91a:	c0 e0       	ldi	r28, 0x00	; 0
    a91c:	01 c0       	rjmp	.+2      	; 0xa920 <udd_ctrl_interrupt_tc_setup+0xdc>
    a91e:	c1 e0       	ldi	r28, 0x01	; 1
    a920:	8c 2f       	mov	r24, r28
    a922:	cf 91       	pop	r28
    a924:	0f 91       	pop	r16
    a926:	08 95       	ret

0000a928 <udd_ep_trans_complet>:
    a928:	8f 92       	push	r8
    a92a:	9f 92       	push	r9
    a92c:	af 92       	push	r10
    a92e:	bf 92       	push	r11
    a930:	df 92       	push	r13
    a932:	ef 92       	push	r14
    a934:	ff 92       	push	r15
    a936:	0f 93       	push	r16
    a938:	1f 93       	push	r17
    a93a:	cf 93       	push	r28
    a93c:	df 93       	push	r29
    a93e:	d8 2e       	mov	r13, r24
    a940:	66 df       	rcall	.-308    	; 0xa80e <udd_ep_get_job>
    a942:	8c 01       	movw	r16, r24
    a944:	cd 2d       	mov	r28, r13
    a946:	cf 70       	andi	r28, 0x0F	; 15
    a948:	d0 e0       	ldi	r29, 0x00	; 0
    a94a:	ce 01       	movw	r24, r28
    a94c:	88 0f       	add	r24, r24
    a94e:	99 1f       	adc	r25, r25
    a950:	cd 2d       	mov	r28, r13
    a952:	0d 2c       	mov	r0, r13
    a954:	00 0c       	add	r0, r0
    a956:	dd 0b       	sbc	r29, r29
    a958:	cc 27       	eor	r28, r28
    a95a:	dd 0f       	add	r29, r29
    a95c:	cc 1f       	adc	r28, r28
    a95e:	dd 27       	eor	r29, r29
    a960:	c8 0f       	add	r28, r24
    a962:	d9 1f       	adc	r29, r25
    a964:	ce 01       	movw	r24, r28
    a966:	88 0f       	add	r24, r24
    a968:	99 1f       	adc	r25, r25
    a96a:	88 0f       	add	r24, r24
    a96c:	99 1f       	adc	r25, r25
    a96e:	88 0f       	add	r24, r24
    a970:	99 1f       	adc	r25, r25
    a972:	9c 01       	movw	r18, r24
    a974:	20 58       	subi	r18, 0x80	; 128
    a976:	3b 4d       	sbci	r19, 0xDB	; 219
    a978:	79 01       	movw	r14, r18
    a97a:	c9 01       	movw	r24, r18
    a97c:	1f df       	rcall	.-450    	; 0xa7bc <udd_ep_get_size>
    a97e:	4c 01       	movw	r8, r24
    a980:	dd 20       	and	r13, r13
    a982:	0c f0       	brlt	.+2      	; 0xa986 <udd_ep_trans_complet+0x5e>
    a984:	7b c0       	rjmp	.+246    	; 0xaa7c <udd_ep_trans_complet+0x154>
    a986:	fe 01       	movw	r30, r28
    a988:	ee 0f       	add	r30, r30
    a98a:	ff 1f       	adc	r31, r31
    a98c:	ee 0f       	add	r30, r30
    a98e:	ff 1f       	adc	r31, r31
    a990:	ee 0f       	add	r30, r30
    a992:	ff 1f       	adc	r31, r31
    a994:	ec 58       	subi	r30, 0x8C	; 140
    a996:	fb 4d       	sbci	r31, 0xDB	; 219
    a998:	22 89       	ldd	r18, Z+18	; 0x12
    a99a:	33 89       	ldd	r19, Z+19	; 0x13
    a99c:	d8 01       	movw	r26, r16
    a99e:	15 96       	adiw	r26, 0x05	; 5
    a9a0:	8d 91       	ld	r24, X+
    a9a2:	9c 91       	ld	r25, X
    a9a4:	16 97       	sbiw	r26, 0x06	; 6
    a9a6:	82 0f       	add	r24, r18
    a9a8:	93 1f       	adc	r25, r19
    a9aa:	15 96       	adiw	r26, 0x05	; 5
    a9ac:	8d 93       	st	X+, r24
    a9ae:	9c 93       	st	X, r25
    a9b0:	16 97       	sbiw	r26, 0x06	; 6
    a9b2:	13 96       	adiw	r26, 0x03	; 3
    a9b4:	2d 91       	ld	r18, X+
    a9b6:	3c 91       	ld	r19, X
    a9b8:	14 97       	sbiw	r26, 0x04	; 4
    a9ba:	82 17       	cp	r24, r18
    a9bc:	93 07       	cpc	r25, r19
    a9be:	09 f4       	brne	.+2      	; 0xa9c2 <udd_ep_trans_complet+0x9a>
    a9c0:	47 c0       	rjmp	.+142    	; 0xaa50 <udd_ep_trans_complet+0x128>
    a9c2:	28 1b       	sub	r18, r24
    a9c4:	39 0b       	sbc	r19, r25
    a9c6:	21 15       	cp	r18, r1
    a9c8:	b4 e0       	ldi	r27, 0x04	; 4
    a9ca:	3b 07       	cpc	r19, r27
    a9cc:	40 f0       	brcs	.+16     	; 0xa9de <udd_ep_trans_complet+0xb6>
    a9ce:	2f ef       	ldi	r18, 0xFF	; 255
    a9d0:	33 e0       	ldi	r19, 0x03	; 3
    a9d2:	c9 01       	movw	r24, r18
    a9d4:	b4 01       	movw	r22, r8
    a9d6:	0e 94 6c 7c 	call	0xf8d8	; 0xf8d8 <__udivmodhi4>
    a9da:	28 1b       	sub	r18, r24
    a9dc:	39 0b       	sbc	r19, r25
    a9de:	f8 01       	movw	r30, r16
    a9e0:	80 81       	ld	r24, Z
    a9e2:	81 ff       	sbrs	r24, 1
    a9e4:	0a c0       	rjmp	.+20     	; 0xa9fa <udd_ep_trans_complet+0xd2>
    a9e6:	c9 01       	movw	r24, r18
    a9e8:	b4 01       	movw	r22, r8
    a9ea:	0e 94 6c 7c 	call	0xf8d8	; 0xf8d8 <__udivmodhi4>
    a9ee:	41 e0       	ldi	r20, 0x01	; 1
    a9f0:	89 2b       	or	r24, r25
    a9f2:	09 f0       	breq	.+2      	; 0xa9f6 <udd_ep_trans_complet+0xce>
    a9f4:	40 e0       	ldi	r20, 0x00	; 0
    a9f6:	84 2f       	mov	r24, r20
    a9f8:	01 c0       	rjmp	.+2      	; 0xa9fc <udd_ep_trans_complet+0xd4>
    a9fa:	80 e0       	ldi	r24, 0x00	; 0
    a9fc:	d8 01       	movw	r26, r16
    a9fe:	9c 91       	ld	r25, X
    aa00:	80 fb       	bst	r24, 0
    aa02:	91 f9       	bld	r25, 1
    aa04:	9c 93       	st	X, r25
    aa06:	fe 01       	movw	r30, r28
    aa08:	ee 0f       	add	r30, r30
    aa0a:	ff 1f       	adc	r31, r31
    aa0c:	ee 0f       	add	r30, r30
    aa0e:	ff 1f       	adc	r31, r31
    aa10:	ee 0f       	add	r30, r30
    aa12:	ff 1f       	adc	r31, r31
    aa14:	ec 58       	subi	r30, 0x8C	; 140
    aa16:	fb 4d       	sbci	r31, 0xDB	; 219
    aa18:	12 8a       	std	Z+18, r1	; 0x12
    aa1a:	13 8a       	std	Z+19, r1	; 0x13
    aa1c:	26 87       	std	Z+14, r18	; 0x0e
    aa1e:	37 87       	std	Z+15, r19	; 0x0f
    aa20:	11 96       	adiw	r26, 0x01	; 1
    aa22:	2d 91       	ld	r18, X+
    aa24:	3c 91       	ld	r19, X
    aa26:	12 97       	sbiw	r26, 0x02	; 2
    aa28:	15 96       	adiw	r26, 0x05	; 5
    aa2a:	8d 91       	ld	r24, X+
    aa2c:	9c 91       	ld	r25, X
    aa2e:	16 97       	sbiw	r26, 0x06	; 6
    aa30:	82 0f       	add	r24, r18
    aa32:	93 1f       	adc	r25, r19
    aa34:	cc 0f       	add	r28, r28
    aa36:	dd 1f       	adc	r29, r29
    aa38:	cc 0f       	add	r28, r28
    aa3a:	dd 1f       	adc	r29, r29
    aa3c:	cc 0f       	add	r28, r28
    aa3e:	dd 1f       	adc	r29, r29
    aa40:	cc 57       	subi	r28, 0x7C	; 124
    aa42:	db 4d       	sbci	r29, 0xDB	; 219
    aa44:	88 83       	st	Y, r24
    aa46:	99 83       	std	Y+1, r25	; 0x01
    aa48:	f7 01       	movw	r30, r14
    aa4a:	02 e0       	ldi	r16, 0x02	; 2
    aa4c:	06 93       	lac	Z, r16
    aa4e:	e4 c0       	rjmp	.+456    	; 0xac18 <udd_ep_trans_complet+0x2f0>
    aa50:	d8 01       	movw	r26, r16
    aa52:	8c 91       	ld	r24, X
    aa54:	81 ff       	sbrs	r24, 1
    aa56:	cd c0       	rjmp	.+410    	; 0xabf2 <udd_ep_trans_complet+0x2ca>
    aa58:	8d 7f       	andi	r24, 0xFD	; 253
    aa5a:	8c 93       	st	X, r24
    aa5c:	cc 0f       	add	r28, r28
    aa5e:	dd 1f       	adc	r29, r29
    aa60:	cc 0f       	add	r28, r28
    aa62:	dd 1f       	adc	r29, r29
    aa64:	cc 0f       	add	r28, r28
    aa66:	dd 1f       	adc	r29, r29
    aa68:	cc 58       	subi	r28, 0x8C	; 140
    aa6a:	db 4d       	sbci	r29, 0xDB	; 219
    aa6c:	1a 8a       	std	Y+18, r1	; 0x12
    aa6e:	1b 8a       	std	Y+19, r1	; 0x13
    aa70:	1e 86       	std	Y+14, r1	; 0x0e
    aa72:	1f 86       	std	Y+15, r1	; 0x0f
    aa74:	f7 01       	movw	r30, r14
    aa76:	02 e0       	ldi	r16, 0x02	; 2
    aa78:	06 93       	lac	Z, r16
    aa7a:	ce c0       	rjmp	.+412    	; 0xac18 <udd_ep_trans_complet+0x2f0>
    aa7c:	fe 01       	movw	r30, r28
    aa7e:	ee 0f       	add	r30, r30
    aa80:	ff 1f       	adc	r31, r31
    aa82:	ee 0f       	add	r30, r30
    aa84:	ff 1f       	adc	r31, r31
    aa86:	ee 0f       	add	r30, r30
    aa88:	ff 1f       	adc	r31, r31
    aa8a:	ec 58       	subi	r30, 0x8C	; 140
    aa8c:	fb 4d       	sbci	r31, 0xDB	; 219
    aa8e:	a6 84       	ldd	r10, Z+14	; 0x0e
    aa90:	b7 84       	ldd	r11, Z+15	; 0x0f
    aa92:	d8 01       	movw	r26, r16
    aa94:	8c 91       	ld	r24, X
    aa96:	82 ff       	sbrs	r24, 2
    aa98:	1b c0       	rjmp	.+54     	; 0xaad0 <udd_ep_trans_complet+0x1a8>
    aa9a:	11 96       	adiw	r26, 0x01	; 1
    aa9c:	ed 91       	ld	r30, X+
    aa9e:	fc 91       	ld	r31, X
    aaa0:	12 97       	sbiw	r26, 0x02	; 2
    aaa2:	15 96       	adiw	r26, 0x05	; 5
    aaa4:	2d 91       	ld	r18, X+
    aaa6:	3c 91       	ld	r19, X
    aaa8:	16 97       	sbiw	r26, 0x06	; 6
    aaaa:	13 96       	adiw	r26, 0x03	; 3
    aaac:	8d 91       	ld	r24, X+
    aaae:	9c 91       	ld	r25, X
    aab0:	14 97       	sbiw	r26, 0x04	; 4
    aab2:	b4 01       	movw	r22, r8
    aab4:	0e 94 6c 7c 	call	0xf8d8	; 0xf8d8 <__udivmodhi4>
    aab8:	b0 e4       	ldi	r27, 0x40	; 64
    aaba:	db 9e       	mul	r13, r27
    aabc:	b0 01       	movw	r22, r0
    aabe:	11 24       	eor	r1, r1
    aac0:	68 5b       	subi	r22, 0xB8	; 184
    aac2:	7c 4d       	sbci	r23, 0xDC	; 220
    aac4:	ac 01       	movw	r20, r24
    aac6:	cf 01       	movw	r24, r30
    aac8:	82 0f       	add	r24, r18
    aaca:	93 1f       	adc	r25, r19
    aacc:	0e 94 e4 7f 	call	0xffc8	; 0xffc8 <memcpy>
    aad0:	f8 01       	movw	r30, r16
    aad2:	25 81       	ldd	r18, Z+5	; 0x05
    aad4:	36 81       	ldd	r19, Z+6	; 0x06
    aad6:	2a 0d       	add	r18, r10
    aad8:	3b 1d       	adc	r19, r11
    aada:	25 83       	std	Z+5, r18	; 0x05
    aadc:	36 83       	std	Z+6, r19	; 0x06
    aade:	83 81       	ldd	r24, Z+3	; 0x03
    aae0:	94 81       	ldd	r25, Z+4	; 0x04
    aae2:	82 17       	cp	r24, r18
    aae4:	93 07       	cpc	r25, r19
    aae6:	68 f4       	brcc	.+26     	; 0xab02 <udd_ep_trans_complet+0x1da>
    aae8:	85 83       	std	Z+5, r24	; 0x05
    aaea:	96 83       	std	Z+6, r25	; 0x06
    aaec:	cc 0f       	add	r28, r28
    aaee:	dd 1f       	adc	r29, r29
    aaf0:	cc 0f       	add	r28, r28
    aaf2:	dd 1f       	adc	r29, r29
    aaf4:	cc 0f       	add	r28, r28
    aaf6:	dd 1f       	adc	r29, r29
    aaf8:	cc 58       	subi	r28, 0x8C	; 140
    aafa:	db 4d       	sbci	r29, 0xDB	; 219
    aafc:	8a 89       	ldd	r24, Y+18	; 0x12
    aafe:	9b 89       	ldd	r25, Y+19	; 0x13
    ab00:	78 c0       	rjmp	.+240    	; 0xabf2 <udd_ep_trans_complet+0x2ca>
    ab02:	fe 01       	movw	r30, r28
    ab04:	ee 0f       	add	r30, r30
    ab06:	ff 1f       	adc	r31, r31
    ab08:	ee 0f       	add	r30, r30
    ab0a:	ff 1f       	adc	r31, r31
    ab0c:	ee 0f       	add	r30, r30
    ab0e:	ff 1f       	adc	r31, r31
    ab10:	ec 58       	subi	r30, 0x8C	; 140
    ab12:	fb 4d       	sbci	r31, 0xDB	; 219
    ab14:	42 89       	ldd	r20, Z+18	; 0x12
    ab16:	53 89       	ldd	r21, Z+19	; 0x13
    ab18:	a4 16       	cp	r10, r20
    ab1a:	b5 06       	cpc	r11, r21
    ab1c:	09 f0       	breq	.+2      	; 0xab20 <udd_ep_trans_complet+0x1f8>
    ab1e:	69 c0       	rjmp	.+210    	; 0xabf2 <udd_ep_trans_complet+0x2ca>
    ab20:	28 17       	cp	r18, r24
    ab22:	39 07       	cpc	r19, r25
    ab24:	09 f4       	brne	.+2      	; 0xab28 <udd_ep_trans_complet+0x200>
    ab26:	65 c0       	rjmp	.+202    	; 0xabf2 <udd_ep_trans_complet+0x2ca>
    ab28:	ac 01       	movw	r20, r24
    ab2a:	42 1b       	sub	r20, r18
    ab2c:	53 0b       	sbc	r21, r19
    ab2e:	9a 01       	movw	r18, r20
    ab30:	21 15       	cp	r18, r1
    ab32:	54 e0       	ldi	r21, 0x04	; 4
    ab34:	35 07       	cpc	r19, r21
    ab36:	48 f0       	brcs	.+18     	; 0xab4a <udd_ep_trans_complet+0x222>
    ab38:	2f ef       	ldi	r18, 0xFF	; 255
    ab3a:	33 e0       	ldi	r19, 0x03	; 3
    ab3c:	c9 01       	movw	r24, r18
    ab3e:	b4 01       	movw	r22, r8
    ab40:	0e 94 6c 7c 	call	0xf8d8	; 0xf8d8 <__udivmodhi4>
    ab44:	28 1b       	sub	r18, r24
    ab46:	39 0b       	sbc	r19, r25
    ab48:	06 c0       	rjmp	.+12     	; 0xab56 <udd_ep_trans_complet+0x22e>
    ab4a:	c9 01       	movw	r24, r18
    ab4c:	b4 01       	movw	r22, r8
    ab4e:	0e 94 6c 7c 	call	0xf8d8	; 0xf8d8 <__udivmodhi4>
    ab52:	28 1b       	sub	r18, r24
    ab54:	39 0b       	sbc	r19, r25
    ab56:	fe 01       	movw	r30, r28
    ab58:	ee 0f       	add	r30, r30
    ab5a:	ff 1f       	adc	r31, r31
    ab5c:	ee 0f       	add	r30, r30
    ab5e:	ff 1f       	adc	r31, r31
    ab60:	ee 0f       	add	r30, r30
    ab62:	ff 1f       	adc	r31, r31
    ab64:	ec 58       	subi	r30, 0x8C	; 140
    ab66:	fb 4d       	sbci	r31, 0xDB	; 219
    ab68:	16 86       	std	Z+14, r1	; 0x0e
    ab6a:	17 86       	std	Z+15, r1	; 0x0f
    ab6c:	28 15       	cp	r18, r8
    ab6e:	39 05       	cpc	r19, r9
    ab70:	00 f5       	brcc	.+64     	; 0xabb2 <udd_ep_trans_complet+0x28a>
    ab72:	d8 01       	movw	r26, r16
    ab74:	8c 91       	ld	r24, X
    ab76:	84 60       	ori	r24, 0x04	; 4
    ab78:	8c 93       	st	X, r24
    ab7a:	b0 e4       	ldi	r27, 0x40	; 64
    ab7c:	db 9e       	mul	r13, r27
    ab7e:	c0 01       	movw	r24, r0
    ab80:	11 24       	eor	r1, r1
    ab82:	88 5b       	subi	r24, 0xB8	; 184
    ab84:	9c 4d       	sbci	r25, 0xDC	; 220
    ab86:	fe 01       	movw	r30, r28
    ab88:	ee 0f       	add	r30, r30
    ab8a:	ff 1f       	adc	r31, r31
    ab8c:	ee 0f       	add	r30, r30
    ab8e:	ff 1f       	adc	r31, r31
    ab90:	ee 0f       	add	r30, r30
    ab92:	ff 1f       	adc	r31, r31
    ab94:	ec 57       	subi	r30, 0x7C	; 124
    ab96:	fb 4d       	sbci	r31, 0xDB	; 219
    ab98:	80 83       	st	Z, r24
    ab9a:	91 83       	std	Z+1, r25	; 0x01
    ab9c:	cc 0f       	add	r28, r28
    ab9e:	dd 1f       	adc	r29, r29
    aba0:	cc 0f       	add	r28, r28
    aba2:	dd 1f       	adc	r29, r29
    aba4:	cc 0f       	add	r28, r28
    aba6:	dd 1f       	adc	r29, r29
    aba8:	cc 58       	subi	r28, 0x8C	; 140
    abaa:	db 4d       	sbci	r29, 0xDB	; 219
    abac:	8a 8a       	std	Y+18, r8	; 0x12
    abae:	9b 8a       	std	Y+19, r9	; 0x13
    abb0:	1c c0       	rjmp	.+56     	; 0xabea <udd_ep_trans_complet+0x2c2>
    abb2:	f8 01       	movw	r30, r16
    abb4:	41 81       	ldd	r20, Z+1	; 0x01
    abb6:	52 81       	ldd	r21, Z+2	; 0x02
    abb8:	85 81       	ldd	r24, Z+5	; 0x05
    abba:	96 81       	ldd	r25, Z+6	; 0x06
    abbc:	84 0f       	add	r24, r20
    abbe:	95 1f       	adc	r25, r21
    abc0:	fe 01       	movw	r30, r28
    abc2:	ee 0f       	add	r30, r30
    abc4:	ff 1f       	adc	r31, r31
    abc6:	ee 0f       	add	r30, r30
    abc8:	ff 1f       	adc	r31, r31
    abca:	ee 0f       	add	r30, r30
    abcc:	ff 1f       	adc	r31, r31
    abce:	ec 57       	subi	r30, 0x7C	; 124
    abd0:	fb 4d       	sbci	r31, 0xDB	; 219
    abd2:	80 83       	st	Z, r24
    abd4:	91 83       	std	Z+1, r25	; 0x01
    abd6:	cc 0f       	add	r28, r28
    abd8:	dd 1f       	adc	r29, r29
    abda:	cc 0f       	add	r28, r28
    abdc:	dd 1f       	adc	r29, r29
    abde:	cc 0f       	add	r28, r28
    abe0:	dd 1f       	adc	r29, r29
    abe2:	cc 58       	subi	r28, 0x8C	; 140
    abe4:	db 4d       	sbci	r29, 0xDB	; 219
    abe6:	2a 8b       	std	Y+18, r18	; 0x12
    abe8:	3b 8b       	std	Y+19, r19	; 0x13
    abea:	f7 01       	movw	r30, r14
    abec:	02 e0       	ldi	r16, 0x02	; 2
    abee:	06 93       	lac	Z, r16
    abf0:	13 c0       	rjmp	.+38     	; 0xac18 <udd_ep_trans_complet+0x2f0>
    abf2:	d8 01       	movw	r26, r16
    abf4:	8c 91       	ld	r24, X
    abf6:	80 ff       	sbrs	r24, 0
    abf8:	0f c0       	rjmp	.+30     	; 0xac18 <udd_ep_trans_complet+0x2f0>
    abfa:	8e 7f       	andi	r24, 0xFE	; 254
    abfc:	8c 93       	st	X, r24
    abfe:	17 96       	adiw	r26, 0x07	; 7
    ac00:	ed 91       	ld	r30, X+
    ac02:	fc 91       	ld	r31, X
    ac04:	18 97       	sbiw	r26, 0x08	; 8
    ac06:	30 97       	sbiw	r30, 0x00	; 0
    ac08:	39 f0       	breq	.+14     	; 0xac18 <udd_ep_trans_complet+0x2f0>
    ac0a:	15 96       	adiw	r26, 0x05	; 5
    ac0c:	6d 91       	ld	r22, X+
    ac0e:	7c 91       	ld	r23, X
    ac10:	16 97       	sbiw	r26, 0x06	; 6
    ac12:	4d 2d       	mov	r20, r13
    ac14:	80 e0       	ldi	r24, 0x00	; 0
    ac16:	19 95       	eicall
    ac18:	df 91       	pop	r29
    ac1a:	cf 91       	pop	r28
    ac1c:	1f 91       	pop	r17
    ac1e:	0f 91       	pop	r16
    ac20:	ff 90       	pop	r15
    ac22:	ef 90       	pop	r14
    ac24:	df 90       	pop	r13
    ac26:	bf 90       	pop	r11
    ac28:	af 90       	pop	r10
    ac2a:	9f 90       	pop	r9
    ac2c:	8f 90       	pop	r8
    ac2e:	08 95       	ret

0000ac30 <udd_disable>:
    ac30:	1f 93       	push	r17
    ac32:	cf 93       	push	r28
    ac34:	df 93       	push	r29
    ac36:	1f 92       	push	r1
    ac38:	1f 92       	push	r1
    ac3a:	cd b7       	in	r28, 0x3d	; 61
    ac3c:	de b7       	in	r29, 0x3e	; 62
    ac3e:	8f b7       	in	r24, 0x3f	; 63
    ac40:	89 83       	std	Y+1, r24	; 0x01
    ac42:	f8 94       	cli
    ac44:	19 81       	ldd	r17, Y+1	; 0x01
    ac46:	e1 ec       	ldi	r30, 0xC1	; 193
    ac48:	f4 e0       	ldi	r31, 0x04	; 4
    ac4a:	80 81       	ld	r24, Z
    ac4c:	8e 7f       	andi	r24, 0xFE	; 254
    ac4e:	80 83       	st	Z, r24
    ac50:	10 92 c0 04 	sts	0x04C0, r1	; 0x8004c0 <__TEXT_REGION_LENGTH__+0x7004c0>
    ac54:	10 82       	st	Z, r1
    ac56:	0e 94 bb 6c 	call	0xd976	; 0xd976 <sysclk_disable_usb>
    ac5a:	80 e0       	ldi	r24, 0x00	; 0
    ac5c:	c2 dc       	rcall	.-1660   	; 0xa5e2 <udd_sleep_mode>
    ac5e:	80 91 6c 2e 	lds	r24, 0x2E6C	; 0x802e6c <sleepmgr_locks+0x5>
    ac62:	81 11       	cpse	r24, r1
    ac64:	01 c0       	rjmp	.+2      	; 0xac68 <udd_disable+0x38>
    ac66:	ff cf       	rjmp	.-2      	; 0xac66 <udd_disable+0x36>
    ac68:	8f b7       	in	r24, 0x3f	; 63
    ac6a:	8a 83       	std	Y+2, r24	; 0x02
    ac6c:	f8 94       	cli
    ac6e:	9a 81       	ldd	r25, Y+2	; 0x02
    ac70:	e7 e6       	ldi	r30, 0x67	; 103
    ac72:	fe e2       	ldi	r31, 0x2E	; 46
    ac74:	85 81       	ldd	r24, Z+5	; 0x05
    ac76:	81 50       	subi	r24, 0x01	; 1
    ac78:	85 83       	std	Z+5, r24	; 0x05
    ac7a:	9f bf       	out	0x3f, r25	; 63
    ac7c:	1f bf       	out	0x3f, r17	; 63
    ac7e:	0f 90       	pop	r0
    ac80:	0f 90       	pop	r0
    ac82:	df 91       	pop	r29
    ac84:	cf 91       	pop	r28
    ac86:	1f 91       	pop	r17
    ac88:	08 95       	ret

0000ac8a <udd_attach>:
    ac8a:	1f 93       	push	r17
    ac8c:	cf 93       	push	r28
    ac8e:	df 93       	push	r29
    ac90:	1f 92       	push	r1
    ac92:	cd b7       	in	r28, 0x3d	; 61
    ac94:	de b7       	in	r29, 0x3e	; 62
    ac96:	8f b7       	in	r24, 0x3f	; 63
    ac98:	89 83       	std	Y+1, r24	; 0x01
    ac9a:	f8 94       	cli
    ac9c:	19 81       	ldd	r17, Y+1	; 0x01
    ac9e:	81 e0       	ldi	r24, 0x01	; 1
    aca0:	a0 dc       	rcall	.-1728   	; 0xa5e2 <udd_sleep_mode>
    aca2:	ea ec       	ldi	r30, 0xCA	; 202
    aca4:	f4 e0       	ldi	r31, 0x04	; 4
    aca6:	80 e4       	ldi	r24, 0x40	; 64
    aca8:	80 83       	st	Z, r24
    acaa:	80 e2       	ldi	r24, 0x20	; 32
    acac:	80 83       	st	Z, r24
    acae:	e1 ec       	ldi	r30, 0xC1	; 193
    acb0:	f4 e0       	ldi	r31, 0x04	; 4
    acb2:	80 81       	ld	r24, Z
    acb4:	81 60       	ori	r24, 0x01	; 1
    acb6:	80 83       	st	Z, r24
    acb8:	a9 ec       	ldi	r26, 0xC9	; 201
    acba:	b4 e0       	ldi	r27, 0x04	; 4
    acbc:	8c 91       	ld	r24, X
    acbe:	82 60       	ori	r24, 0x02	; 2
    acc0:	8c 93       	st	X, r24
    acc2:	e8 ec       	ldi	r30, 0xC8	; 200
    acc4:	f4 e0       	ldi	r31, 0x04	; 4
    acc6:	80 81       	ld	r24, Z
    acc8:	80 64       	ori	r24, 0x40	; 64
    acca:	80 83       	st	Z, r24
    accc:	8c 91       	ld	r24, X
    acce:	81 60       	ori	r24, 0x01	; 1
    acd0:	8c 93       	st	X, r24
    acd2:	80 81       	ld	r24, Z
    acd4:	80 68       	ori	r24, 0x80	; 128
    acd6:	80 83       	st	Z, r24
    acd8:	1f bf       	out	0x3f, r17	; 63
    acda:	0f 90       	pop	r0
    acdc:	df 91       	pop	r29
    acde:	cf 91       	pop	r28
    ace0:	1f 91       	pop	r17
    ace2:	08 95       	ret

0000ace4 <udd_enable>:
    ace4:	0f 93       	push	r16
    ace6:	1f 93       	push	r17
    ace8:	cf 93       	push	r28
    acea:	df 93       	push	r29
    acec:	1f 92       	push	r1
    acee:	1f 92       	push	r1
    acf0:	cd b7       	in	r28, 0x3d	; 61
    acf2:	de b7       	in	r29, 0x3e	; 62
    acf4:	00 e6       	ldi	r16, 0x60	; 96
    acf6:	10 e0       	ldi	r17, 0x00	; 0
    acf8:	f8 01       	movw	r30, r16
    acfa:	10 82       	st	Z, r1
    acfc:	80 e3       	ldi	r24, 0x30	; 48
    acfe:	0e 94 75 6c 	call	0xd8ea	; 0xd8ea <sysclk_enable_usb>
    ad02:	e0 ec       	ldi	r30, 0xC0	; 192
    ad04:	f4 e0       	ldi	r31, 0x04	; 4
    ad06:	80 81       	ld	r24, Z
    ad08:	80 64       	ori	r24, 0x40	; 64
    ad0a:	80 83       	st	Z, r24
    ad0c:	81 e0       	ldi	r24, 0x01	; 1
    ad0e:	f8 01       	movw	r30, r16
    ad10:	80 83       	st	Z, r24
    ad12:	8f b7       	in	r24, 0x3f	; 63
    ad14:	8a 83       	std	Y+2, r24	; 0x02
    ad16:	f8 94       	cli
    ad18:	1a 81       	ldd	r17, Y+2	; 0x02
    ad1a:	e4 e7       	ldi	r30, 0x74	; 116
    ad1c:	f4 e2       	ldi	r31, 0x24	; 36
    ad1e:	15 86       	std	Z+13, r1	; 0x0d
    ad20:	15 8a       	std	Z+21, r1	; 0x15
    ad22:	15 8e       	std	Z+29, r1	; 0x1d
    ad24:	15 a2       	std	Z+37, r1	; 0x25
    ad26:	15 a6       	std	Z+45, r1	; 0x2d
    ad28:	15 aa       	std	Z+53, r1	; 0x35
    ad2a:	e8 e0       	ldi	r30, 0x08	; 8
    ad2c:	f4 e2       	ldi	r31, 0x24	; 36
    ad2e:	80 81       	ld	r24, Z
    ad30:	8e 7f       	andi	r24, 0xFE	; 254
    ad32:	80 83       	st	Z, r24
    ad34:	e1 e1       	ldi	r30, 0x11	; 17
    ad36:	f4 e2       	ldi	r31, 0x24	; 36
    ad38:	80 81       	ld	r24, Z
    ad3a:	8e 7f       	andi	r24, 0xFE	; 254
    ad3c:	80 83       	st	Z, r24
    ad3e:	ea e1       	ldi	r30, 0x1A	; 26
    ad40:	f4 e2       	ldi	r31, 0x24	; 36
    ad42:	80 81       	ld	r24, Z
    ad44:	8e 7f       	andi	r24, 0xFE	; 254
    ad46:	80 83       	st	Z, r24
    ad48:	e3 e2       	ldi	r30, 0x23	; 35
    ad4a:	f4 e2       	ldi	r31, 0x24	; 36
    ad4c:	80 81       	ld	r24, Z
    ad4e:	8e 7f       	andi	r24, 0xFE	; 254
    ad50:	80 83       	st	Z, r24
    ad52:	6a e1       	ldi	r22, 0x1A	; 26
    ad54:	70 e0       	ldi	r23, 0x00	; 0
    ad56:	82 e0       	ldi	r24, 0x02	; 2
    ad58:	0e 94 da 74 	call	0xe9b4	; 0xe9b4 <nvm_read_byte>
    ad5c:	8f 3f       	cpi	r24, 0xFF	; 255
    ad5e:	19 f0       	breq	.+6      	; 0xad66 <udd_enable+0x82>
    ad60:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    ad64:	03 c0       	rjmp	.+6      	; 0xad6c <udd_enable+0x88>
    ad66:	8f e1       	ldi	r24, 0x1F	; 31
    ad68:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    ad6c:	6b e1       	ldi	r22, 0x1B	; 27
    ad6e:	70 e0       	ldi	r23, 0x00	; 0
    ad70:	82 e0       	ldi	r24, 0x02	; 2
    ad72:	0e 94 da 74 	call	0xe9b4	; 0xe9b4 <nvm_read_byte>
    ad76:	8f 3f       	cpi	r24, 0xFF	; 255
    ad78:	19 f0       	breq	.+6      	; 0xad80 <udd_enable+0x9c>
    ad7a:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    ad7e:	03 c0       	rjmp	.+6      	; 0xad86 <udd_enable+0xa2>
    ad80:	8f e1       	ldi	r24, 0x1F	; 31
    ad82:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    ad86:	e0 ec       	ldi	r30, 0xC0	; 192
    ad88:	f4 e0       	ldi	r31, 0x04	; 4
    ad8a:	80 81       	ld	r24, Z
    ad8c:	82 60       	ori	r24, 0x02	; 2
    ad8e:	80 83       	st	Z, r24
    ad90:	80 81       	ld	r24, Z
    ad92:	80 68       	ori	r24, 0x80	; 128
    ad94:	80 83       	st	Z, r24
    ad96:	80 81       	ld	r24, Z
    ad98:	80 61       	ori	r24, 0x10	; 16
    ad9a:	80 83       	st	Z, r24
    ad9c:	80 e8       	ldi	r24, 0x80	; 128
    ad9e:	94 e2       	ldi	r25, 0x24	; 36
    ada0:	86 83       	std	Z+6, r24	; 0x06
    ada2:	97 83       	std	Z+7, r25	; 0x07
    ada4:	80 81       	ld	r24, Z
    ada6:	80 62       	ori	r24, 0x20	; 32
    ada8:	80 83       	st	Z, r24
    adaa:	8f ef       	ldi	r24, 0xFF	; 255
    adac:	80 93 c5 04 	sts	0x04C5, r24	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
    adb0:	e8 ec       	ldi	r30, 0xC8	; 200
    adb2:	f4 e0       	ldi	r31, 0x04	; 4
    adb4:	80 81       	ld	r24, Z
    adb6:	82 60       	ori	r24, 0x02	; 2
    adb8:	80 83       	st	Z, r24
    adba:	10 92 b4 24 	sts	0x24B4, r1	; 0x8024b4 <udd_b_idle>
    adbe:	80 91 6c 2e 	lds	r24, 0x2E6C	; 0x802e6c <sleepmgr_locks+0x5>
    adc2:	8f 3f       	cpi	r24, 0xFF	; 255
    adc4:	09 f4       	brne	.+2      	; 0xadc8 <udd_enable+0xe4>
    adc6:	ff cf       	rjmp	.-2      	; 0xadc6 <udd_enable+0xe2>
    adc8:	8f b7       	in	r24, 0x3f	; 63
    adca:	89 83       	std	Y+1, r24	; 0x01
    adcc:	f8 94       	cli
    adce:	99 81       	ldd	r25, Y+1	; 0x01
    add0:	e7 e6       	ldi	r30, 0x67	; 103
    add2:	fe e2       	ldi	r31, 0x2E	; 46
    add4:	85 81       	ldd	r24, Z+5	; 0x05
    add6:	8f 5f       	subi	r24, 0xFF	; 255
    add8:	85 83       	std	Z+5, r24	; 0x05
    adda:	9f bf       	out	0x3f, r25	; 63
    addc:	56 df       	rcall	.-340    	; 0xac8a <udd_attach>
    adde:	1f bf       	out	0x3f, r17	; 63
    ade0:	0f 90       	pop	r0
    ade2:	0f 90       	pop	r0
    ade4:	df 91       	pop	r29
    ade6:	cf 91       	pop	r28
    ade8:	1f 91       	pop	r17
    adea:	0f 91       	pop	r16
    adec:	08 95       	ret

0000adee <udd_is_high_speed>:
    adee:	80 e0       	ldi	r24, 0x00	; 0
    adf0:	08 95       	ret

0000adf2 <udd_set_address>:
    adf2:	80 93 c3 04 	sts	0x04C3, r24	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    adf6:	08 95       	ret

0000adf8 <udd_getaddress>:
    adf8:	80 91 c3 04 	lds	r24, 0x04C3	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    adfc:	08 95       	ret

0000adfe <udd_get_frame_number>:
    adfe:	80 91 b0 24 	lds	r24, 0x24B0	; 0x8024b0 <udd_sram+0x3c>
    ae02:	90 91 b1 24 	lds	r25, 0x24B1	; 0x8024b1 <udd_sram+0x3d>
    ae06:	08 95       	ret

0000ae08 <udd_get_micro_frame_number>:
    ae08:	80 e0       	ldi	r24, 0x00	; 0
    ae0a:	90 e0       	ldi	r25, 0x00	; 0
    ae0c:	08 95       	ret

0000ae0e <udd_set_setup_payload>:
    ae0e:	e1 ed       	ldi	r30, 0xD1	; 209
    ae10:	fd e2       	ldi	r31, 0x2D	; 45
    ae12:	80 87       	std	Z+8, r24	; 0x08
    ae14:	91 87       	std	Z+9, r25	; 0x09
    ae16:	62 87       	std	Z+10, r22	; 0x0a
    ae18:	73 87       	std	Z+11, r23	; 0x0b
    ae1a:	08 95       	ret

0000ae1c <udd_ep_alloc>:
    ae1c:	28 2f       	mov	r18, r24
    ae1e:	2f 70       	andi	r18, 0x0F	; 15
    ae20:	30 e0       	ldi	r19, 0x00	; 0
    ae22:	22 0f       	add	r18, r18
    ae24:	33 1f       	adc	r19, r19
    ae26:	08 2e       	mov	r0, r24
    ae28:	00 0c       	add	r0, r0
    ae2a:	99 0b       	sbc	r25, r25
    ae2c:	88 27       	eor	r24, r24
    ae2e:	99 0f       	add	r25, r25
    ae30:	88 1f       	adc	r24, r24
    ae32:	99 27       	eor	r25, r25
    ae34:	82 0f       	add	r24, r18
    ae36:	93 1f       	adc	r25, r19
    ae38:	fc 01       	movw	r30, r24
    ae3a:	ee 0f       	add	r30, r30
    ae3c:	ff 1f       	adc	r31, r31
    ae3e:	ee 0f       	add	r30, r30
    ae40:	ff 1f       	adc	r31, r31
    ae42:	ee 0f       	add	r30, r30
    ae44:	ff 1f       	adc	r31, r31
    ae46:	ec 58       	subi	r30, 0x8C	; 140
    ae48:	fb 4d       	sbci	r31, 0xDB	; 219
    ae4a:	25 85       	ldd	r18, Z+13	; 0x0d
    ae4c:	20 7c       	andi	r18, 0xC0	; 192
    ae4e:	09 f0       	breq	.+2      	; 0xae52 <udd_ep_alloc+0x36>
    ae50:	69 c0       	rjmp	.+210    	; 0xaf24 <udd_ep_alloc+0x108>
    ae52:	63 70       	andi	r22, 0x03	; 3
    ae54:	61 30       	cpi	r22, 0x01	; 1
    ae56:	11 f0       	breq	.+4      	; 0xae5c <udd_ep_alloc+0x40>
    ae58:	18 f4       	brcc	.+6      	; 0xae60 <udd_ep_alloc+0x44>
    ae5a:	04 c0       	rjmp	.+8      	; 0xae64 <udd_ep_alloc+0x48>
    ae5c:	60 ec       	ldi	r22, 0xC0	; 192
    ae5e:	03 c0       	rjmp	.+6      	; 0xae66 <udd_ep_alloc+0x4a>
    ae60:	60 e8       	ldi	r22, 0x80	; 128
    ae62:	01 c0       	rjmp	.+2      	; 0xae66 <udd_ep_alloc+0x4a>
    ae64:	60 e4       	ldi	r22, 0x40	; 64
    ae66:	40 38       	cpi	r20, 0x80	; 128
    ae68:	51 05       	cpc	r21, r1
    ae6a:	e9 f0       	breq	.+58     	; 0xaea6 <udd_ep_alloc+0x8a>
    ae6c:	50 f4       	brcc	.+20     	; 0xae82 <udd_ep_alloc+0x66>
    ae6e:	40 32       	cpi	r20, 0x20	; 32
    ae70:	51 05       	cpc	r21, r1
    ae72:	a9 f0       	breq	.+42     	; 0xae9e <udd_ep_alloc+0x82>
    ae74:	40 34       	cpi	r20, 0x40	; 64
    ae76:	51 05       	cpc	r21, r1
    ae78:	a1 f0       	breq	.+40     	; 0xaea2 <udd_ep_alloc+0x86>
    ae7a:	40 31       	cpi	r20, 0x10	; 16
    ae7c:	51 05       	cpc	r21, r1
    ae7e:	d9 f4       	brne	.+54     	; 0xaeb6 <udd_ep_alloc+0x9a>
    ae80:	0c c0       	rjmp	.+24     	; 0xae9a <udd_ep_alloc+0x7e>
    ae82:	41 15       	cp	r20, r1
    ae84:	22 e0       	ldi	r18, 0x02	; 2
    ae86:	52 07       	cpc	r21, r18
    ae88:	91 f0       	breq	.+36     	; 0xaeae <udd_ep_alloc+0x92>
    ae8a:	4f 3f       	cpi	r20, 0xFF	; 255
    ae8c:	23 e0       	ldi	r18, 0x03	; 3
    ae8e:	52 07       	cpc	r21, r18
    ae90:	81 f0       	breq	.+32     	; 0xaeb2 <udd_ep_alloc+0x96>
    ae92:	41 15       	cp	r20, r1
    ae94:	51 40       	sbci	r21, 0x01	; 1
    ae96:	79 f4       	brne	.+30     	; 0xaeb6 <udd_ep_alloc+0x9a>
    ae98:	08 c0       	rjmp	.+16     	; 0xaeaa <udd_ep_alloc+0x8e>
    ae9a:	21 e0       	ldi	r18, 0x01	; 1
    ae9c:	0d c0       	rjmp	.+26     	; 0xaeb8 <udd_ep_alloc+0x9c>
    ae9e:	22 e0       	ldi	r18, 0x02	; 2
    aea0:	0b c0       	rjmp	.+22     	; 0xaeb8 <udd_ep_alloc+0x9c>
    aea2:	23 e0       	ldi	r18, 0x03	; 3
    aea4:	09 c0       	rjmp	.+18     	; 0xaeb8 <udd_ep_alloc+0x9c>
    aea6:	24 e0       	ldi	r18, 0x04	; 4
    aea8:	07 c0       	rjmp	.+14     	; 0xaeb8 <udd_ep_alloc+0x9c>
    aeaa:	25 e0       	ldi	r18, 0x05	; 5
    aeac:	05 c0       	rjmp	.+10     	; 0xaeb8 <udd_ep_alloc+0x9c>
    aeae:	26 e0       	ldi	r18, 0x06	; 6
    aeb0:	03 c0       	rjmp	.+6      	; 0xaeb8 <udd_ep_alloc+0x9c>
    aeb2:	27 e0       	ldi	r18, 0x07	; 7
    aeb4:	01 c0       	rjmp	.+2      	; 0xaeb8 <udd_ep_alloc+0x9c>
    aeb6:	20 e0       	ldi	r18, 0x00	; 0
    aeb8:	fc 01       	movw	r30, r24
    aeba:	ee 0f       	add	r30, r30
    aebc:	ff 1f       	adc	r31, r31
    aebe:	ee 0f       	add	r30, r30
    aec0:	ff 1f       	adc	r31, r31
    aec2:	ee 0f       	add	r30, r30
    aec4:	ff 1f       	adc	r31, r31
    aec6:	ec 58       	subi	r30, 0x8C	; 140
    aec8:	fb 4d       	sbci	r31, 0xDB	; 219
    aeca:	15 86       	std	Z+13, r1	; 0x0d
    aecc:	36 e0       	ldi	r19, 0x06	; 6
    aece:	34 87       	std	Z+12, r19	; 0x0c
    aed0:	26 2b       	or	r18, r22
    aed2:	25 87       	std	Z+13, r18	; 0x0d
    aed4:	fc 01       	movw	r30, r24
    aed6:	ee 0f       	add	r30, r30
    aed8:	ff 1f       	adc	r31, r31
    aeda:	ee 0f       	add	r30, r30
    aedc:	ff 1f       	adc	r31, r31
    aede:	ee 0f       	add	r30, r30
    aee0:	ff 1f       	adc	r31, r31
    aee2:	ec 58       	subi	r30, 0x8C	; 140
    aee4:	fb 4d       	sbci	r31, 0xDB	; 219
    aee6:	25 85       	ldd	r18, Z+13	; 0x0d
    aee8:	20 7c       	andi	r18, 0xC0	; 192
    aeea:	20 3c       	cpi	r18, 0xC0	; 192
    aeec:	69 f4       	brne	.+26     	; 0xaf08 <udd_ep_alloc+0xec>
    aeee:	fc 01       	movw	r30, r24
    aef0:	ee 0f       	add	r30, r30
    aef2:	ff 1f       	adc	r31, r31
    aef4:	ee 0f       	add	r30, r30
    aef6:	ff 1f       	adc	r31, r31
    aef8:	ee 0f       	add	r30, r30
    aefa:	ff 1f       	adc	r31, r31
    aefc:	ec 58       	subi	r30, 0x8C	; 140
    aefe:	fb 4d       	sbci	r31, 0xDB	; 219
    af00:	25 85       	ldd	r18, Z+13	; 0x0d
    af02:	27 70       	andi	r18, 0x07	; 7
    af04:	27 30       	cpi	r18, 0x07	; 7
    af06:	81 f0       	breq	.+32     	; 0xaf28 <udd_ep_alloc+0x10c>
    af08:	88 0f       	add	r24, r24
    af0a:	99 1f       	adc	r25, r25
    af0c:	88 0f       	add	r24, r24
    af0e:	99 1f       	adc	r25, r25
    af10:	88 0f       	add	r24, r24
    af12:	99 1f       	adc	r25, r25
    af14:	fc 01       	movw	r30, r24
    af16:	ec 58       	subi	r30, 0x8C	; 140
    af18:	fb 4d       	sbci	r31, 0xDB	; 219
    af1a:	85 85       	ldd	r24, Z+13	; 0x0d
    af1c:	80 62       	ori	r24, 0x20	; 32
    af1e:	85 87       	std	Z+13, r24	; 0x0d
    af20:	81 e0       	ldi	r24, 0x01	; 1
    af22:	08 95       	ret
    af24:	80 e0       	ldi	r24, 0x00	; 0
    af26:	08 95       	ret
    af28:	81 e0       	ldi	r24, 0x01	; 1
    af2a:	08 95       	ret

0000af2c <udd_ep_is_halted>:
    af2c:	e8 2f       	mov	r30, r24
    af2e:	ef 70       	andi	r30, 0x0F	; 15
    af30:	f0 e0       	ldi	r31, 0x00	; 0
    af32:	ee 0f       	add	r30, r30
    af34:	ff 1f       	adc	r31, r31
    af36:	08 2e       	mov	r0, r24
    af38:	00 0c       	add	r0, r0
    af3a:	99 0b       	sbc	r25, r25
    af3c:	88 27       	eor	r24, r24
    af3e:	99 0f       	add	r25, r25
    af40:	88 1f       	adc	r24, r24
    af42:	99 27       	eor	r25, r25
    af44:	e8 0f       	add	r30, r24
    af46:	f9 1f       	adc	r31, r25
    af48:	ee 0f       	add	r30, r30
    af4a:	ff 1f       	adc	r31, r31
    af4c:	ee 0f       	add	r30, r30
    af4e:	ff 1f       	adc	r31, r31
    af50:	ee 0f       	add	r30, r30
    af52:	ff 1f       	adc	r31, r31
    af54:	ec 58       	subi	r30, 0x8C	; 140
    af56:	fb 4d       	sbci	r31, 0xDB	; 219
    af58:	85 85       	ldd	r24, Z+13	; 0x0d
    af5a:	82 fb       	bst	r24, 2
    af5c:	88 27       	eor	r24, r24
    af5e:	80 f9       	bld	r24, 0
    af60:	08 95       	ret

0000af62 <udd_ep_clear_halt>:
    af62:	0f 93       	push	r16
    af64:	28 2f       	mov	r18, r24
    af66:	2f 70       	andi	r18, 0x0F	; 15
    af68:	30 e0       	ldi	r19, 0x00	; 0
    af6a:	a9 01       	movw	r20, r18
    af6c:	44 0f       	add	r20, r20
    af6e:	55 1f       	adc	r21, r21
    af70:	28 2f       	mov	r18, r24
    af72:	08 2e       	mov	r0, r24
    af74:	00 0c       	add	r0, r0
    af76:	33 0b       	sbc	r19, r19
    af78:	22 27       	eor	r18, r18
    af7a:	33 0f       	add	r19, r19
    af7c:	22 1f       	adc	r18, r18
    af7e:	33 27       	eor	r19, r19
    af80:	24 0f       	add	r18, r20
    af82:	35 1f       	adc	r19, r21
    af84:	a9 01       	movw	r20, r18
    af86:	44 0f       	add	r20, r20
    af88:	55 1f       	adc	r21, r21
    af8a:	44 0f       	add	r20, r20
    af8c:	55 1f       	adc	r21, r21
    af8e:	44 0f       	add	r20, r20
    af90:	55 1f       	adc	r21, r21
    af92:	fa 01       	movw	r30, r20
    af94:	e0 58       	subi	r30, 0x80	; 128
    af96:	fb 4d       	sbci	r31, 0xDB	; 219
    af98:	01 e0       	ldi	r16, 0x01	; 1
    af9a:	06 93       	lac	Z, r16
    af9c:	fa 01       	movw	r30, r20
    af9e:	ec 58       	subi	r30, 0x8C	; 140
    afa0:	fb 4d       	sbci	r31, 0xDB	; 219
    afa2:	95 85       	ldd	r25, Z+13	; 0x0d
    afa4:	92 ff       	sbrs	r25, 2
    afa6:	11 c0       	rjmp	.+34     	; 0xafca <udd_ep_clear_halt+0x68>
    afa8:	fa 01       	movw	r30, r20
    afaa:	ec 58       	subi	r30, 0x8C	; 140
    afac:	fb 4d       	sbci	r31, 0xDB	; 219
    afae:	95 85       	ldd	r25, Z+13	; 0x0d
    afb0:	9b 7f       	andi	r25, 0xFB	; 251
    afb2:	95 87       	std	Z+13, r25	; 0x0d
    afb4:	2c dc       	rcall	.-1960   	; 0xa80e <udd_ep_get_job>
    afb6:	fc 01       	movw	r30, r24
    afb8:	80 81       	ld	r24, Z
    afba:	80 ff       	sbrs	r24, 0
    afbc:	06 c0       	rjmp	.+12     	; 0xafca <udd_ep_clear_halt+0x68>
    afbe:	8e 7f       	andi	r24, 0xFE	; 254
    afc0:	80 83       	st	Z, r24
    afc2:	07 80       	ldd	r0, Z+7	; 0x07
    afc4:	f0 85       	ldd	r31, Z+8	; 0x08
    afc6:	e0 2d       	mov	r30, r0
    afc8:	19 95       	eicall
    afca:	81 e0       	ldi	r24, 0x01	; 1
    afcc:	0f 91       	pop	r16
    afce:	08 95       	ret

0000afd0 <udd_ep_run>:
    afd0:	6f 92       	push	r6
    afd2:	7f 92       	push	r7
    afd4:	8f 92       	push	r8
    afd6:	9f 92       	push	r9
    afd8:	af 92       	push	r10
    afda:	bf 92       	push	r11
    afdc:	cf 92       	push	r12
    afde:	df 92       	push	r13
    afe0:	ef 92       	push	r14
    afe2:	ff 92       	push	r15
    afe4:	0f 93       	push	r16
    afe6:	1f 93       	push	r17
    afe8:	cf 93       	push	r28
    afea:	df 93       	push	r29
    afec:	1f 92       	push	r1
    afee:	cd b7       	in	r28, 0x3d	; 61
    aff0:	de b7       	in	r29, 0x3e	; 62
    aff2:	78 2e       	mov	r7, r24
    aff4:	66 2e       	mov	r6, r22
    aff6:	4a 01       	movw	r8, r20
    aff8:	59 01       	movw	r10, r18
    affa:	09 dc       	rcall	.-2030   	; 0xa80e <udd_ep_get_job>
    affc:	6c 01       	movw	r12, r24
    affe:	27 2d       	mov	r18, r7
    b000:	87 2d       	mov	r24, r7
    b002:	8f 70       	andi	r24, 0x0F	; 15
    b004:	e8 2e       	mov	r14, r24
    b006:	f1 2c       	mov	r15, r1
    b008:	c7 01       	movw	r24, r14
    b00a:	88 0f       	add	r24, r24
    b00c:	99 1f       	adc	r25, r25
    b00e:	e7 2c       	mov	r14, r7
    b010:	07 2c       	mov	r0, r7
    b012:	00 0c       	add	r0, r0
    b014:	ff 08       	sbc	r15, r15
    b016:	ee 24       	eor	r14, r14
    b018:	ff 0c       	add	r15, r15
    b01a:	ee 1c       	adc	r14, r14
    b01c:	ff 24       	eor	r15, r15
    b01e:	e8 0e       	add	r14, r24
    b020:	f9 1e       	adc	r15, r25
    b022:	f7 01       	movw	r30, r14
    b024:	ee 0f       	add	r30, r30
    b026:	ff 1f       	adc	r31, r31
    b028:	ee 0f       	add	r30, r30
    b02a:	ff 1f       	adc	r31, r31
    b02c:	ee 0f       	add	r30, r30
    b02e:	ff 1f       	adc	r31, r31
    b030:	ec 58       	subi	r30, 0x8C	; 140
    b032:	fb 4d       	sbci	r31, 0xDB	; 219
    b034:	85 85       	ldd	r24, Z+13	; 0x0d
    b036:	80 7c       	andi	r24, 0xC0	; 192
    b038:	09 f4       	brne	.+2      	; 0xb03c <udd_ep_run+0x6c>
    b03a:	82 c0       	rjmp	.+260    	; 0xb140 <udd_ep_run+0x170>
    b03c:	f7 01       	movw	r30, r14
    b03e:	ee 0f       	add	r30, r30
    b040:	ff 1f       	adc	r31, r31
    b042:	ee 0f       	add	r30, r30
    b044:	ff 1f       	adc	r31, r31
    b046:	ee 0f       	add	r30, r30
    b048:	ff 1f       	adc	r31, r31
    b04a:	ec 58       	subi	r30, 0x8C	; 140
    b04c:	fb 4d       	sbci	r31, 0xDB	; 219
    b04e:	85 85       	ldd	r24, Z+13	; 0x0d
    b050:	80 7c       	andi	r24, 0xC0	; 192
    b052:	80 3c       	cpi	r24, 0xC0	; 192
    b054:	61 f0       	breq	.+24     	; 0xb06e <udd_ep_run+0x9e>
    b056:	f7 01       	movw	r30, r14
    b058:	ee 0f       	add	r30, r30
    b05a:	ff 1f       	adc	r31, r31
    b05c:	ee 0f       	add	r30, r30
    b05e:	ff 1f       	adc	r31, r31
    b060:	ee 0f       	add	r30, r30
    b062:	ff 1f       	adc	r31, r31
    b064:	ec 58       	subi	r30, 0x8C	; 140
    b066:	fb 4d       	sbci	r31, 0xDB	; 219
    b068:	85 85       	ldd	r24, Z+13	; 0x0d
    b06a:	82 fd       	sbrc	r24, 2
    b06c:	6b c0       	rjmp	.+214    	; 0xb144 <udd_ep_run+0x174>
    b06e:	8f b7       	in	r24, 0x3f	; 63
    b070:	89 83       	std	Y+1, r24	; 0x01
    b072:	f8 94       	cli
    b074:	89 81       	ldd	r24, Y+1	; 0x01
    b076:	f6 01       	movw	r30, r12
    b078:	90 81       	ld	r25, Z
    b07a:	90 ff       	sbrs	r25, 0
    b07c:	03 c0       	rjmp	.+6      	; 0xb084 <udd_ep_run+0xb4>
    b07e:	8f bf       	out	0x3f, r24	; 63
    b080:	80 e0       	ldi	r24, 0x00	; 0
    b082:	61 c0       	rjmp	.+194    	; 0xb146 <udd_ep_run+0x176>
    b084:	f6 01       	movw	r30, r12
    b086:	90 81       	ld	r25, Z
    b088:	91 60       	ori	r25, 0x01	; 1
    b08a:	90 83       	st	Z, r25
    b08c:	8f bf       	out	0x3f, r24	; 63
    b08e:	81 82       	std	Z+1, r8	; 0x01
    b090:	92 82       	std	Z+2, r9	; 0x02
    b092:	a3 82       	std	Z+3, r10	; 0x03
    b094:	b4 82       	std	Z+4, r11	; 0x04
    b096:	15 82       	std	Z+5, r1	; 0x05
    b098:	16 82       	std	Z+6, r1	; 0x06
    b09a:	07 83       	std	Z+7, r16	; 0x07
    b09c:	10 87       	std	Z+8, r17	; 0x08
    b09e:	61 10       	cpse	r6, r1
    b0a0:	06 c0       	rjmp	.+12     	; 0xb0ae <udd_ep_run+0xde>
    b0a2:	91 e0       	ldi	r25, 0x01	; 1
    b0a4:	a1 14       	cp	r10, r1
    b0a6:	b1 04       	cpc	r11, r1
    b0a8:	19 f0       	breq	.+6      	; 0xb0b0 <udd_ep_run+0xe0>
    b0aa:	90 e0       	ldi	r25, 0x00	; 0
    b0ac:	01 c0       	rjmp	.+2      	; 0xb0b0 <udd_ep_run+0xe0>
    b0ae:	91 e0       	ldi	r25, 0x01	; 1
    b0b0:	f6 01       	movw	r30, r12
    b0b2:	80 81       	ld	r24, Z
    b0b4:	90 fb       	bst	r25, 0
    b0b6:	81 f9       	bld	r24, 1
    b0b8:	8b 7f       	andi	r24, 0xFB	; 251
    b0ba:	80 83       	st	Z, r24
    b0bc:	22 23       	and	r18, r18
    b0be:	64 f4       	brge	.+24     	; 0xb0d8 <udd_ep_run+0x108>
    b0c0:	f7 01       	movw	r30, r14
    b0c2:	ee 0f       	add	r30, r30
    b0c4:	ff 1f       	adc	r31, r31
    b0c6:	ee 0f       	add	r30, r30
    b0c8:	ff 1f       	adc	r31, r31
    b0ca:	ee 0f       	add	r30, r30
    b0cc:	ff 1f       	adc	r31, r31
    b0ce:	ec 58       	subi	r30, 0x8C	; 140
    b0d0:	fb 4d       	sbci	r31, 0xDB	; 219
    b0d2:	12 8a       	std	Z+18, r1	; 0x12
    b0d4:	13 8a       	std	Z+19, r1	; 0x13
    b0d6:	30 c0       	rjmp	.+96     	; 0xb138 <udd_ep_run+0x168>
    b0d8:	f7 01       	movw	r30, r14
    b0da:	ee 0f       	add	r30, r30
    b0dc:	ff 1f       	adc	r31, r31
    b0de:	ee 0f       	add	r30, r30
    b0e0:	ff 1f       	adc	r31, r31
    b0e2:	ee 0f       	add	r30, r30
    b0e4:	ff 1f       	adc	r31, r31
    b0e6:	ec 58       	subi	r30, 0x8C	; 140
    b0e8:	fb 4d       	sbci	r31, 0xDB	; 219
    b0ea:	85 85       	ldd	r24, Z+13	; 0x0d
    b0ec:	80 7c       	andi	r24, 0xC0	; 192
    b0ee:	80 3c       	cpi	r24, 0xC0	; 192
    b0f0:	b1 f4       	brne	.+44     	; 0xb11e <udd_ep_run+0x14e>
    b0f2:	c7 01       	movw	r24, r14
    b0f4:	88 0f       	add	r24, r24
    b0f6:	99 1f       	adc	r25, r25
    b0f8:	88 0f       	add	r24, r24
    b0fa:	99 1f       	adc	r25, r25
    b0fc:	88 0f       	add	r24, r24
    b0fe:	99 1f       	adc	r25, r25
    b100:	80 58       	subi	r24, 0x80	; 128
    b102:	9b 4d       	sbci	r25, 0xDB	; 219
    b104:	5b db       	rcall	.-2378   	; 0xa7bc <udd_ep_get_size>
    b106:	bc 01       	movw	r22, r24
    b108:	c5 01       	movw	r24, r10
    b10a:	0e 94 6c 7c 	call	0xf8d8	; 0xf8d8 <__udivmodhi4>
    b10e:	89 2b       	or	r24, r25
    b110:	31 f0       	breq	.+12     	; 0xb11e <udd_ep_run+0x14e>
    b112:	f6 01       	movw	r30, r12
    b114:	80 81       	ld	r24, Z
    b116:	8e 7f       	andi	r24, 0xFE	; 254
    b118:	80 83       	st	Z, r24
    b11a:	80 e0       	ldi	r24, 0x00	; 0
    b11c:	14 c0       	rjmp	.+40     	; 0xb146 <udd_ep_run+0x176>
    b11e:	f7 01       	movw	r30, r14
    b120:	ee 0f       	add	r30, r30
    b122:	ff 1f       	adc	r31, r31
    b124:	ee 0f       	add	r30, r30
    b126:	ff 1f       	adc	r31, r31
    b128:	ee 0f       	add	r30, r30
    b12a:	ff 1f       	adc	r31, r31
    b12c:	ec 58       	subi	r30, 0x8C	; 140
    b12e:	fb 4d       	sbci	r31, 0xDB	; 219
    b130:	16 86       	std	Z+14, r1	; 0x0e
    b132:	17 86       	std	Z+15, r1	; 0x0f
    b134:	12 8a       	std	Z+18, r1	; 0x12
    b136:	13 8a       	std	Z+19, r1	; 0x13
    b138:	87 2d       	mov	r24, r7
    b13a:	f6 db       	rcall	.-2068   	; 0xa928 <udd_ep_trans_complet>
    b13c:	81 e0       	ldi	r24, 0x01	; 1
    b13e:	03 c0       	rjmp	.+6      	; 0xb146 <udd_ep_run+0x176>
    b140:	80 e0       	ldi	r24, 0x00	; 0
    b142:	01 c0       	rjmp	.+2      	; 0xb146 <udd_ep_run+0x176>
    b144:	80 e0       	ldi	r24, 0x00	; 0
    b146:	0f 90       	pop	r0
    b148:	df 91       	pop	r29
    b14a:	cf 91       	pop	r28
    b14c:	1f 91       	pop	r17
    b14e:	0f 91       	pop	r16
    b150:	ff 90       	pop	r15
    b152:	ef 90       	pop	r14
    b154:	df 90       	pop	r13
    b156:	cf 90       	pop	r12
    b158:	bf 90       	pop	r11
    b15a:	af 90       	pop	r10
    b15c:	9f 90       	pop	r9
    b15e:	8f 90       	pop	r8
    b160:	7f 90       	pop	r7
    b162:	6f 90       	pop	r6
    b164:	08 95       	ret

0000b166 <udd_ep_abort>:
    b166:	ff 92       	push	r15
    b168:	0f 93       	push	r16
    b16a:	1f 93       	push	r17
    b16c:	cf 93       	push	r28
    b16e:	df 93       	push	r29
    b170:	18 2f       	mov	r17, r24
    b172:	c8 2f       	mov	r28, r24
    b174:	cf 70       	andi	r28, 0x0F	; 15
    b176:	d0 e0       	ldi	r29, 0x00	; 0
    b178:	ce 01       	movw	r24, r28
    b17a:	88 0f       	add	r24, r24
    b17c:	99 1f       	adc	r25, r25
    b17e:	c1 2f       	mov	r28, r17
    b180:	01 2e       	mov	r0, r17
    b182:	00 0c       	add	r0, r0
    b184:	dd 0b       	sbc	r29, r29
    b186:	cc 27       	eor	r28, r28
    b188:	dd 0f       	add	r29, r29
    b18a:	cc 1f       	adc	r28, r28
    b18c:	dd 27       	eor	r29, r29
    b18e:	c8 0f       	add	r28, r24
    b190:	d9 1f       	adc	r29, r25
    b192:	81 2f       	mov	r24, r17
    b194:	3c db       	rcall	.-2440   	; 0xa80e <udd_ep_get_job>
    b196:	dc 01       	movw	r26, r24
    b198:	fe 01       	movw	r30, r28
    b19a:	ee 0f       	add	r30, r30
    b19c:	ff 1f       	adc	r31, r31
    b19e:	ee 0f       	add	r30, r30
    b1a0:	ff 1f       	adc	r31, r31
    b1a2:	ee 0f       	add	r30, r30
    b1a4:	ff 1f       	adc	r31, r31
    b1a6:	e0 58       	subi	r30, 0x80	; 128
    b1a8:	fb 4d       	sbci	r31, 0xDB	; 219
    b1aa:	02 e0       	ldi	r16, 0x02	; 2
    b1ac:	05 93       	las	Z, r16
    b1ae:	8c 91       	ld	r24, X
    b1b0:	80 ff       	sbrs	r24, 0
    b1b2:	22 c0       	rjmp	.+68     	; 0xb1f8 <udd_ep_abort+0x92>
    b1b4:	8e 7f       	andi	r24, 0xFE	; 254
    b1b6:	8c 93       	st	X, r24
    b1b8:	17 96       	adiw	r26, 0x07	; 7
    b1ba:	ed 91       	ld	r30, X+
    b1bc:	fc 91       	ld	r31, X
    b1be:	18 97       	sbiw	r26, 0x08	; 8
    b1c0:	30 97       	sbiw	r30, 0x00	; 0
    b1c2:	d1 f0       	breq	.+52     	; 0xb1f8 <udd_ep_abort+0x92>
    b1c4:	11 23       	and	r17, r17
    b1c6:	5c f4       	brge	.+22     	; 0xb1de <udd_ep_abort+0x78>
    b1c8:	cc 0f       	add	r28, r28
    b1ca:	dd 1f       	adc	r29, r29
    b1cc:	cc 0f       	add	r28, r28
    b1ce:	dd 1f       	adc	r29, r29
    b1d0:	cc 0f       	add	r28, r28
    b1d2:	dd 1f       	adc	r29, r29
    b1d4:	cc 58       	subi	r28, 0x8C	; 140
    b1d6:	db 4d       	sbci	r29, 0xDB	; 219
    b1d8:	6a 89       	ldd	r22, Y+18	; 0x12
    b1da:	7b 89       	ldd	r23, Y+19	; 0x13
    b1dc:	0a c0       	rjmp	.+20     	; 0xb1f2 <udd_ep_abort+0x8c>
    b1de:	cc 0f       	add	r28, r28
    b1e0:	dd 1f       	adc	r29, r29
    b1e2:	cc 0f       	add	r28, r28
    b1e4:	dd 1f       	adc	r29, r29
    b1e6:	cc 0f       	add	r28, r28
    b1e8:	dd 1f       	adc	r29, r29
    b1ea:	cc 58       	subi	r28, 0x8C	; 140
    b1ec:	db 4d       	sbci	r29, 0xDB	; 219
    b1ee:	6e 85       	ldd	r22, Y+14	; 0x0e
    b1f0:	7f 85       	ldd	r23, Y+15	; 0x0f
    b1f2:	41 2f       	mov	r20, r17
    b1f4:	81 e0       	ldi	r24, 0x01	; 1
    b1f6:	19 95       	eicall
    b1f8:	df 91       	pop	r29
    b1fa:	cf 91       	pop	r28
    b1fc:	1f 91       	pop	r17
    b1fe:	0f 91       	pop	r16
    b200:	ff 90       	pop	r15
    b202:	08 95       	ret

0000b204 <udd_ep_free>:
    b204:	cf 93       	push	r28
    b206:	c8 2f       	mov	r28, r24
    b208:	ae df       	rcall	.-164    	; 0xb166 <udd_ep_abort>
    b20a:	ec 2f       	mov	r30, r28
    b20c:	ef 70       	andi	r30, 0x0F	; 15
    b20e:	f0 e0       	ldi	r31, 0x00	; 0
    b210:	ee 0f       	add	r30, r30
    b212:	ff 1f       	adc	r31, r31
    b214:	8c 2f       	mov	r24, r28
    b216:	cc 0f       	add	r28, r28
    b218:	99 0b       	sbc	r25, r25
    b21a:	88 27       	eor	r24, r24
    b21c:	99 0f       	add	r25, r25
    b21e:	88 1f       	adc	r24, r24
    b220:	99 27       	eor	r25, r25
    b222:	e8 0f       	add	r30, r24
    b224:	f9 1f       	adc	r31, r25
    b226:	ee 0f       	add	r30, r30
    b228:	ff 1f       	adc	r31, r31
    b22a:	ee 0f       	add	r30, r30
    b22c:	ff 1f       	adc	r31, r31
    b22e:	ee 0f       	add	r30, r30
    b230:	ff 1f       	adc	r31, r31
    b232:	ec 58       	subi	r30, 0x8C	; 140
    b234:	fb 4d       	sbci	r31, 0xDB	; 219
    b236:	15 86       	std	Z+13, r1	; 0x0d
    b238:	cf 91       	pop	r28
    b23a:	08 95       	ret

0000b23c <udd_ep_set_halt>:
    b23c:	e8 2f       	mov	r30, r24
    b23e:	ef 70       	andi	r30, 0x0F	; 15
    b240:	f0 e0       	ldi	r31, 0x00	; 0
    b242:	ee 0f       	add	r30, r30
    b244:	ff 1f       	adc	r31, r31
    b246:	28 2f       	mov	r18, r24
    b248:	08 2e       	mov	r0, r24
    b24a:	00 0c       	add	r0, r0
    b24c:	33 0b       	sbc	r19, r19
    b24e:	22 27       	eor	r18, r18
    b250:	33 0f       	add	r19, r19
    b252:	22 1f       	adc	r18, r18
    b254:	33 27       	eor	r19, r19
    b256:	e2 0f       	add	r30, r18
    b258:	f3 1f       	adc	r31, r19
    b25a:	ee 0f       	add	r30, r30
    b25c:	ff 1f       	adc	r31, r31
    b25e:	ee 0f       	add	r30, r30
    b260:	ff 1f       	adc	r31, r31
    b262:	ee 0f       	add	r30, r30
    b264:	ff 1f       	adc	r31, r31
    b266:	ec 58       	subi	r30, 0x8C	; 140
    b268:	fb 4d       	sbci	r31, 0xDB	; 219
    b26a:	95 85       	ldd	r25, Z+13	; 0x0d
    b26c:	94 60       	ori	r25, 0x04	; 4
    b26e:	95 87       	std	Z+13, r25	; 0x0d
    b270:	7a df       	rcall	.-268    	; 0xb166 <udd_ep_abort>
    b272:	81 e0       	ldi	r24, 0x01	; 1
    b274:	08 95       	ret

0000b276 <__vector_125>:
 * USB bus event interrupt includes :
 * - USB line events SOF, reset, suspend, resume, wakeup
 * - endpoint control errors underflow, overflow, stall
 */
ISR(USB_BUSEVENT_vect)
{
    b276:	1f 92       	push	r1
    b278:	0f 92       	push	r0
    b27a:	0f b6       	in	r0, 0x3f	; 63
    b27c:	0f 92       	push	r0
    b27e:	11 24       	eor	r1, r1
    b280:	0b b6       	in	r0, 0x3b	; 59
    b282:	0f 92       	push	r0
    b284:	0f 93       	push	r16
    b286:	2f 93       	push	r18
    b288:	3f 93       	push	r19
    b28a:	4f 93       	push	r20
    b28c:	5f 93       	push	r21
    b28e:	6f 93       	push	r22
    b290:	7f 93       	push	r23
    b292:	8f 93       	push	r24
    b294:	9f 93       	push	r25
    b296:	af 93       	push	r26
    b298:	bf 93       	push	r27
    b29a:	ef 93       	push	r30
    b29c:	ff 93       	push	r31
	if (udd_is_start_of_frame_event()) {
    b29e:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    b2a2:	88 23       	and	r24, r24
    b2a4:	34 f4       	brge	.+12     	; 0xb2b2 <__vector_125+0x3c>
		udd_ack_start_of_frame_event();
    b2a6:	80 e8       	ldi	r24, 0x80	; 128
    b2a8:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udc_sof_notify();
    b2ac:	0e 94 86 71 	call	0xe30c	; 0xe30c <udc_sof_notify>
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
    b2b0:	8a c0       	rjmp	.+276    	; 0xb3c6 <__vector_125+0x150>
}

static bool udd_ctrl_interrupt_error(void)
{
	// Underflow only managed for control endpoint
	if (udd_is_underflow_event()) {
    b2b2:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    b2b6:	82 ff       	sbrs	r24, 2
    b2b8:	20 c0       	rjmp	.+64     	; 0xb2fa <__vector_125+0x84>
		udd_ack_underflow_event();
    b2ba:	84 e0       	ldi	r24, 0x04	; 4
    b2bc:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_in_underflow()) {
    b2c0:	80 91 88 24 	lds	r24, 0x2488	; 0x802488 <udd_sram+0x14>
    b2c4:	86 ff       	sbrs	r24, 6
    b2c6:	7f c0       	rjmp	.+254    	; 0xb3c6 <__vector_125+0x150>
	udd_control_out_ack_tc();
}

static void udd_ctrl_underflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    b2c8:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    b2cc:	81 fd       	sbrc	r24, 1
    b2ce:	7b c0       	rjmp	.+246    	; 0xb3c6 <__vector_125+0x150>
    b2d0:	b9 da       	rcall	.-2702   	; 0xa844 <udd_ctrl_interrupt_tc_setup>
    b2d2:	81 11       	cpse	r24, r1
    b2d4:	78 c0       	rjmp	.+240    	; 0xb3c6 <__vector_125+0x150>
		return; // underflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    b2d6:	80 91 70 24 	lds	r24, 0x2470	; 0x802470 <udd_ep_control_state>
    b2da:	81 30       	cpi	r24, 0x01	; 1
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
    b2dc:	11 f4       	brne	.+4      	; 0xb2e2 <__vector_125+0x6c>
    b2de:	ec d9       	rcall	.-3112   	; 0xa6b8 <udd_ctrl_send_zlp_in>
    b2e0:	72 c0       	rjmp	.+228    	; 0xb3c6 <__vector_125+0x150>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    b2e2:	84 30       	cpi	r24, 0x04	; 4
    b2e4:	09 f0       	breq	.+2      	; 0xb2e8 <__vector_125+0x72>
    b2e6:	6f c0       	rjmp	.+222    	; 0xb3c6 <__vector_125+0x150>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data and following status stage
		udd_control_in_enable_stall();
    b2e8:	e9 e8       	ldi	r30, 0x89	; 137
    b2ea:	f4 e2       	ldi	r31, 0x24	; 36
    b2ec:	04 e0       	ldi	r16, 0x04	; 4
    b2ee:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    b2f0:	e1 e8       	ldi	r30, 0x81	; 129
    b2f2:	f4 e2       	ldi	r31, 0x24	; 36
    b2f4:	04 e0       	ldi	r16, 0x04	; 4
    b2f6:	05 93       	las	Z, r16
    b2f8:	66 c0       	rjmp	.+204    	; 0xb3c6 <__vector_125+0x150>
			udd_ctrl_underflow();
		}
		return true;
	}
	// Overflow only managed for control endpoint
	if (udd_is_overflow_event()) {
    b2fa:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    b2fe:	81 ff       	sbrs	r24, 1
    b300:	5d c0       	rjmp	.+186    	; 0xb3bc <__vector_125+0x146>
		udd_ack_overflow_event();
    b302:	82 e0       	ldi	r24, 0x02	; 2
    b304:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_out_overflow()) {
    b308:	80 91 80 24 	lds	r24, 0x2480	; 0x802480 <udd_sram+0xc>
    b30c:	86 ff       	sbrs	r24, 6
    b30e:	5b c0       	rjmp	.+182    	; 0xb3c6 <__vector_125+0x150>
	}
}

static void udd_ctrl_overflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    b310:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    b314:	81 fd       	sbrc	r24, 1
    b316:	57 c0       	rjmp	.+174    	; 0xb3c6 <__vector_125+0x150>
    b318:	95 da       	rcall	.-2774   	; 0xa844 <udd_ctrl_interrupt_tc_setup>
    b31a:	81 11       	cpse	r24, r1
    b31c:	54 c0       	rjmp	.+168    	; 0xb3c6 <__vector_125+0x150>
		return; // overflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    b31e:	80 91 70 24 	lds	r24, 0x2470	; 0x802470 <udd_ep_control_state>
    b322:	82 30       	cpi	r24, 0x02	; 2
    b324:	41 f4       	brne	.+16     	; 0xb336 <__vector_125+0xc0>
	udd_control_in_clear_NACK0();
}

static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    b326:	84 e0       	ldi	r24, 0x04	; 4
    b328:	80 93 70 24 	sts	0x2470, r24	; 0x802470 <udd_ep_control_state>
	// Valid reception of OUT packet on control endpoint
	udd_control_out_clear_NACK0();
    b32c:	e0 e8       	ldi	r30, 0x80	; 128
    b32e:	f4 e2       	ldi	r31, 0x24	; 36
    b330:	02 e0       	ldi	r16, 0x02	; 2
    b332:	06 93       	lac	Z, r16
    b334:	48 c0       	rjmp	.+144    	; 0xb3c6 <__vector_125+0x150>
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
		// Host want to stop IN transaction
		// then stop to wait IN data phase and wait OUT ZLP handshake
		udd_ctrl_send_zlp_out();
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    b336:	83 30       	cpi	r24, 0x03	; 3
    b338:	09 f0       	breq	.+2      	; 0xb33c <__vector_125+0xc6>
    b33a:	45 c0       	rjmp	.+138    	; 0xb3c6 <__vector_125+0x150>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data and following status stage
		udd_control_in_enable_stall();
    b33c:	e9 e8       	ldi	r30, 0x89	; 137
    b33e:	f4 e2       	ldi	r31, 0x24	; 36
    b340:	04 e0       	ldi	r16, 0x04	; 4
    b342:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    b344:	e1 e8       	ldi	r30, 0x81	; 129
    b346:	f4 e2       	ldi	r31, 0x24	; 36
    b348:	04 e0       	ldi	r16, 0x04	; 4
    b34a:	05 93       	las	Z, r16
    b34c:	3c c0       	rjmp	.+120    	; 0xb3c6 <__vector_125+0x150>

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
    b34e:	80 e1       	ldi	r24, 0x10	; 16
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i <= USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    b350:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
			udd_ep_abort(i | USB_EP_DIR_IN);
    b354:	81 e0       	ldi	r24, 0x01	; 1
		udd_ack_reset_event();
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i <= USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    b356:	07 df       	rcall	.-498    	; 0xb166 <udd_ep_abort>
    b358:	81 e8       	ldi	r24, 0x81	; 129
    b35a:	05 df       	rcall	.-502    	; 0xb166 <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    b35c:	82 e0       	ldi	r24, 0x02	; 2
    b35e:	03 df       	rcall	.-506    	; 0xb166 <udd_ep_abort>
    b360:	82 e8       	ldi	r24, 0x82	; 130
		}
#endif
		udc_reset();
    b362:	01 df       	rcall	.-510    	; 0xb166 <udd_ep_abort>
    b364:	0e 94 58 71 	call	0xe2b0	; 0xe2b0 <udc_reset>

		// Reset USB address to 0
		udd_set_device_address(0);
    b368:	10 92 c3 04 	sts	0x04C3, r1	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    b36c:	e4 e7       	ldi	r30, 0x74	; 116
    b36e:	f4 e2       	ldi	r31, 0x24	; 36
	udd_endpoint_clear_status(ep_ctrl);
    b370:	15 86       	std	Z+13, r1	; 0x0d
    b372:	96 e0       	ldi	r25, 0x06	; 6
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    b374:	94 87       	std	Z+12, r25	; 0x0c
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
	udd_endpoint_clear_status(ep_ctrl);
    b376:	83 e4       	ldi	r24, 0x43	; 67
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    b378:	85 87       	std	Z+13, r24	; 0x0d
		udd_set_device_address(0);
		// Alloc and configure control endpoint
		udd_ep_init(0, USB_EP_TYPE_CONTROL, USB_DEVICE_EP_CTRL_SIZE);
		udd_ep_init(0 | USB_EP_DIR_IN, USB_EP_TYPE_CONTROL,
				USB_DEVICE_EP_CTRL_SIZE);
		udd_control_out_set_buf(&udd_ctrl_buffer);
    b37a:	15 8a       	std	Z+21, r1	; 0x15
    b37c:	94 8b       	std	Z+20, r25	; 0x14
    b37e:	85 8b       	std	Z+21, r24	; 0x15
    b380:	8c e2       	ldi	r24, 0x2C	; 44
		// Reset endpoint control management
		udd_ctrl_init();
    b382:	94 e2       	ldi	r25, 0x24	; 36
    b384:	80 8b       	std	Z+16, r24	; 0x10
		goto udd_interrupt_bus_event_end;
	}

	if (udd_is_suspend_event()) {
    b386:	91 8b       	std	Z+17, r25	; 0x11
    b388:	64 d9       	rcall	.-3384   	; 0xa652 <udd_ctrl_init>
    b38a:	1d c0       	rjmp	.+58     	; 0xb3c6 <__vector_125+0x150>
		udd_ack_suspend_event();
    b38c:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    b390:	86 ff       	sbrs	r24, 6
		udd_sleep_mode(false); // Enter in SUSPEND mode
    b392:	08 c0       	rjmp	.+16     	; 0xb3a4 <__vector_125+0x12e>
    b394:	80 e4       	ldi	r24, 0x40	; 64
    b396:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		UDC_SUSPEND_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
	}

	if (udd_is_resume_event()) {
    b39a:	80 e0       	ldi	r24, 0x00	; 0
    b39c:	22 d9       	rcall	.-3516   	; 0xa5e2 <udd_sleep_mode>
    b39e:	0e 94 ba 20 	call	0x4174	; 0x4174 <usb_callback_suspend_action>
		udd_ack_resume_event();
    b3a2:	11 c0       	rjmp	.+34     	; 0xb3c6 <__vector_125+0x150>
    b3a4:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
		udd_sleep_mode(true); // Enter in power reduction mode
    b3a8:	85 ff       	sbrs	r24, 5
    b3aa:	0d c0       	rjmp	.+26     	; 0xb3c6 <__vector_125+0x150>
    b3ac:	80 e2       	ldi	r24, 0x20	; 32
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
    b3ae:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
#endif
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
    b3b2:	81 e0       	ldi	r24, 0x01	; 1
	}

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
    b3b4:	16 d9       	rcall	.-3540   	; 0xa5e2 <udd_sleep_mode>
    b3b6:	0e 94 be 20 	call	0x417c	; 0x417c <usb_callback_resume_action>
    b3ba:	05 c0       	rjmp	.+10     	; 0xb3c6 <__vector_125+0x150>
    b3bc:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
}
    b3c0:	84 fd       	sbrc	r24, 4
    b3c2:	c5 cf       	rjmp	.-118    	; 0xb34e <__vector_125+0xd8>
    b3c4:	e3 cf       	rjmp	.-58     	; 0xb38c <__vector_125+0x116>
    b3c6:	ff 91       	pop	r31
    b3c8:	ef 91       	pop	r30
    b3ca:	bf 91       	pop	r27
    b3cc:	af 91       	pop	r26
    b3ce:	9f 91       	pop	r25
    b3d0:	8f 91       	pop	r24
    b3d2:	7f 91       	pop	r23
    b3d4:	6f 91       	pop	r22
    b3d6:	5f 91       	pop	r21
    b3d8:	4f 91       	pop	r20
    b3da:	3f 91       	pop	r19
    b3dc:	2f 91       	pop	r18
    b3de:	0f 91       	pop	r16
    b3e0:	0f 90       	pop	r0
    b3e2:	0b be       	out	0x3b, r0	; 59
    b3e4:	0f 90       	pop	r0
    b3e6:	0f be       	out	0x3f, r0	; 63
    b3e8:	0f 90       	pop	r0
    b3ea:	1f 90       	pop	r1
    b3ec:	18 95       	reti

0000b3ee <__vector_126>:
 * \brief Function called by USB transfer complete interrupt
 *
 * USB transfer complete interrupt includes events about endpoint transfer on all endpoints.
 */
ISR(USB_TRNCOMPL_vect)
{
    b3ee:	1f 92       	push	r1
    b3f0:	0f 92       	push	r0
    b3f2:	0f b6       	in	r0, 0x3f	; 63
    b3f4:	0f 92       	push	r0
    b3f6:	11 24       	eor	r1, r1
    b3f8:	0b b6       	in	r0, 0x3b	; 59
    b3fa:	0f 92       	push	r0
    b3fc:	0f 93       	push	r16
    b3fe:	1f 93       	push	r17
    b400:	2f 93       	push	r18
    b402:	3f 93       	push	r19
    b404:	4f 93       	push	r20
    b406:	5f 93       	push	r21
    b408:	6f 93       	push	r22
    b40a:	7f 93       	push	r23
    b40c:	8f 93       	push	r24
    b40e:	9f 93       	push	r25
    b410:	af 93       	push	r26
    b412:	bf 93       	push	r27
    b414:	cf 93       	push	r28
    b416:	df 93       	push	r29
    b418:	ef 93       	push	r30
    b41a:	ff 93       	push	r31
	int8_t rp;
	UDD_EP_t *ep_ctrl;
	udd_ep_id_t ep;
#endif

	if (!udd_is_tc_event()) {
    b41c:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    b420:	81 fd       	sbrc	r24, 1
		// If no other transfer complete
		// then check reception of SETUP packet on control endpoint
		if (udd_ctrl_interrupt_tc_setup()) {
    b422:	03 c0       	rjmp	.+6      	; 0xb42a <__vector_126+0x3c>
    b424:	0f da       	rcall	.-3042   	; 0xa844 <udd_ctrl_interrupt_tc_setup>
    b426:	81 11       	cpse	r24, r1
			goto udd_interrupt_tc_end;
		}
		Assert(false);
	}
	// Check IN/OUT transfer complete on all endpoints
	udd_ack_tc_event();
    b428:	c4 c0       	rjmp	.+392    	; 0xb5b2 <__vector_126+0x1c4>
    b42a:	82 e0       	ldi	r24, 0x02	; 2
    b42c:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>

#if (0!=USB_DEVICE_MAX_EP)
	//** Decode TC FIFO
	// Compute ep addr
	rp = udd_get_fifo_rp();
    b430:	80 91 c5 04 	lds	r24, 0x04C5	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
	i_fifo = 2 * (1 + ~rp);
	ad = ((uint16_t) udd_sram.ep_ctrl) - i_fifo;
	p_ad = (uint16_t *) ad;
	// Compute ep
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
    b434:	81 95       	neg	r24
    b436:	88 0f       	add	r24, r24
    b438:	e0 e8       	ldi	r30, 0x80	; 128
    b43a:	f4 e2       	ldi	r31, 0x24	; 36
    b43c:	e8 1b       	sub	r30, r24
    b43e:	f1 09       	sbc	r31, r1
    b440:	20 81       	ld	r18, Z
    b442:	31 81       	ldd	r19, Z+1	; 0x01
    b444:	20 58       	subi	r18, 0x80	; 128
    b446:	34 42       	sbci	r19, 0x24	; 36
    b448:	36 95       	lsr	r19
    b44a:	27 95       	ror	r18
    b44c:	36 95       	lsr	r19
    b44e:	27 95       	ror	r18
    b450:	36 95       	lsr	r19
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
    b452:	27 95       	ror	r18
    b454:	82 2f       	mov	r24, r18
    b456:	86 95       	lsr	r24
    b458:	20 fd       	sbrc	r18, 0
    b45a:	02 c0       	rjmp	.+4      	; 0xb460 <__vector_126+0x72>
    b45c:	90 e0       	ldi	r25, 0x00	; 0
    b45e:	01 c0       	rjmp	.+2      	; 0xb462 <__vector_126+0x74>
    b460:	90 e8       	ldi	r25, 0x80	; 128
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    b462:	89 0f       	add	r24, r25
    b464:	e8 2f       	mov	r30, r24
    b466:	ef 70       	andi	r30, 0x0F	; 15
    b468:	f0 e0       	ldi	r31, 0x00	; 0
    b46a:	ee 0f       	add	r30, r30
    b46c:	ff 1f       	adc	r31, r31
    b46e:	28 2f       	mov	r18, r24
    b470:	08 2e       	mov	r0, r24
    b472:	00 0c       	add	r0, r0
    b474:	33 0b       	sbc	r19, r19
    b476:	22 27       	eor	r18, r18
    b478:	33 0f       	add	r19, r19
    b47a:	22 1f       	adc	r18, r18
    b47c:	33 27       	eor	r19, r19
    b47e:	e2 0f       	add	r30, r18
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
	Assert(USB_DEVICE_MAX_EP >= (ep & USB_EP_ADDR_MASK));

	// Ack IT TC of endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	if (!udd_endpoint_transfer_complete(ep_ctrl)) {
    b480:	f3 1f       	adc	r31, r19
    b482:	df 01       	movw	r26, r30
    b484:	aa 0f       	add	r26, r26
    b486:	bb 1f       	adc	r27, r27
    b488:	aa 0f       	add	r26, r26
    b48a:	bb 1f       	adc	r27, r27
    b48c:	aa 0f       	add	r26, r26
    b48e:	bb 1f       	adc	r27, r27
    b490:	ac 58       	subi	r26, 0x8C	; 140
    b492:	bb 4d       	sbci	r27, 0xDB	; 219
    b494:	1c 96       	adiw	r26, 0x0c	; 12
    b496:	9c 91       	ld	r25, X
    b498:	95 ff       	sbrs	r25, 5
		return; // Error, TC is generated by Multipacket transfer
	}
	udd_endpoint_ack_transfer_complete(ep_ctrl);
    b49a:	8b c0       	rjmp	.+278    	; 0xb5b2 <__vector_126+0x1c4>
    b49c:	ee 0f       	add	r30, r30
    b49e:	ff 1f       	adc	r31, r31
    b4a0:	ee 0f       	add	r30, r30
    b4a2:	ff 1f       	adc	r31, r31
    b4a4:	ee 0f       	add	r30, r30
    b4a6:	ff 1f       	adc	r31, r31
    b4a8:	e0 58       	subi	r30, 0x80	; 128
    b4aa:	fb 4d       	sbci	r31, 0xDB	; 219
    b4ac:	00 e2       	ldi	r16, 0x20	; 32

	// Check status on control endpoint
	if (ep == 0) {
    b4ae:	06 93       	lac	Z, r16
    b4b0:	81 11       	cpse	r24, r1

static void udd_ctrl_out_received(void)
{
	uint16_t nb_data;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    b4b2:	7a c0       	rjmp	.+244    	; 0xb5a8 <__vector_126+0x1ba>
    b4b4:	80 91 70 24 	lds	r24, 0x2470	; 0x802470 <udd_ep_control_state>
		// Valid end of setup request
		udd_ctrl_endofrequest();
		// Reinitializes control endpoint management
		udd_ctrl_init();
    b4b8:	84 30       	cpi	r24, 0x04	; 4
    b4ba:	19 f4       	brne	.+6      	; 0xb4c2 <__vector_126+0xd4>
    b4bc:	0b d9       	rcall	.-3562   	; 0xa6d4 <udd_ctrl_endofrequest>
		return;
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_OUT);

	// Read data received during OUT phase
	nb_data = udd_control_out_get_bytecnt();
    b4be:	c9 d8       	rcall	.-3694   	; 0xa652 <udd_ctrl_init>
    b4c0:	78 c0       	rjmp	.+240    	; 0xb5b2 <__vector_126+0x1c4>
    b4c2:	00 91 82 24 	lds	r16, 0x2482	; 0x802482 <udd_sram+0xe>

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    b4c6:	10 91 83 24 	lds	r17, 0x2483	; 0x802483 <udd_sram+0xf>
    b4ca:	80 91 db 2d 	lds	r24, 0x2DDB	; 0x802ddb <udd_g_ctrlreq+0xa>
    b4ce:	90 91 dc 2d 	lds	r25, 0x2DDC	; 0x802ddc <udd_g_ctrlreq+0xb>
    b4d2:	c0 91 6c 24 	lds	r28, 0x246C	; 0x80246c <udd_ctrl_payload_nb_trans>
    b4d6:	d0 91 6d 24 	lds	r29, 0x246D	; 0x80246d <udd_ctrl_payload_nb_trans+0x1>
    b4da:	98 01       	movw	r18, r16
    b4dc:	2c 0f       	add	r18, r28
    b4de:	3d 1f       	adc	r19, r29
    b4e0:	82 17       	cp	r24, r18
		// Payload buffer too small, ignore data remaining
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    b4e2:	93 07       	cpc	r25, r19
    b4e4:	18 f4       	brcc	.+6      	; 0xb4ec <__vector_126+0xfe>
    b4e6:	8c 01       	movw	r16, r24
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
    b4e8:	0c 1b       	sub	r16, r28
    b4ea:	1d 0b       	sbc	r17, r29
    b4ec:	80 91 d9 2d 	lds	r24, 0x2DD9	; 0x802dd9 <udd_g_ctrlreq+0x8>
    b4f0:	90 91 da 2d 	lds	r25, 0x2DDA	; 0x802dda <udd_g_ctrlreq+0x9>
    b4f4:	a8 01       	movw	r20, r16
    b4f6:	6c e2       	ldi	r22, 0x2C	; 44
    b4f8:	74 e2       	ldi	r23, 0x24	; 36
    b4fa:	8c 0f       	add	r24, r28
    b4fc:	9d 1f       	adc	r25, r29
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;
    b4fe:	0e 94 e4 7f 	call	0xffc8	; 0xffc8 <memcpy>
    b502:	c0 0f       	add	r28, r16
    b504:	d1 1f       	adc	r29, r17
    b506:	c0 93 6c 24 	sts	0x246C, r28	; 0x80246c <udd_ctrl_payload_nb_trans>

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    b50a:	d0 93 6d 24 	sts	0x246D, r29	; 0x80246d <udd_ctrl_payload_nb_trans+0x1>
    b50e:	00 34       	cpi	r16, 0x40	; 64
    b510:	11 05       	cpc	r17, r1
    b512:	69 f4       	brne	.+26     	; 0xb52e <__vector_126+0x140>
    b514:	80 91 6e 24 	lds	r24, 0x246E	; 0x80246e <udd_ctrl_prev_payload_nb_trans>
    b518:	90 91 6f 24 	lds	r25, 0x246F	; 0x80246f <udd_ctrl_prev_payload_nb_trans+0x1>
    b51c:	8c 0f       	add	r24, r28
    b51e:	9d 1f       	adc	r25, r29
    b520:	20 91 d7 2d 	lds	r18, 0x2DD7	; 0x802dd7 <udd_g_ctrlreq+0x6>
    b524:	30 91 d8 2d 	lds	r19, 0x2DD8	; 0x802dd8 <udd_g_ctrlreq+0x7>
    b528:	82 17       	cp	r24, r18
		// End of reception because it is a short packet
		// or all data are transfered

		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    b52a:	93 07       	cpc	r25, r19
    b52c:	80 f0       	brcs	.+32     	; 0xb54e <__vector_126+0x160>
    b52e:	e1 ed       	ldi	r30, 0xD1	; 209
    b530:	fd e2       	ldi	r31, 0x2D	; 45
		if (NULL != udd_g_ctrlreq.over_under_run) {
    b532:	c2 87       	std	Z+10, r28	; 0x0a
    b534:	d3 87       	std	Z+11, r29	; 0x0b
    b536:	06 84       	ldd	r0, Z+14	; 0x0e
    b538:	f7 85       	ldd	r31, Z+15	; 0x0f
			if (!udd_g_ctrlreq.over_under_run()) {
    b53a:	e0 2d       	mov	r30, r0
				// Stall ZLP
				udd_ctrl_stall_data();
    b53c:	30 97       	sbiw	r30, 0x00	; 0
    b53e:	29 f0       	breq	.+10     	; 0xb54a <__vector_126+0x15c>
    b540:	19 95       	eicall
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ctrl_send_zlp_in();
    b542:	81 11       	cpse	r24, r1
    b544:	02 c0       	rjmp	.+4      	; 0xb54a <__vector_126+0x15c>
    b546:	aa d8       	rcall	.-3756   	; 0xa69c <udd_ctrl_stall_data>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    b548:	34 c0       	rjmp	.+104    	; 0xb5b2 <__vector_126+0x1c4>
    b54a:	b6 d8       	rcall	.-3732   	; 0xa6b8 <udd_ctrl_send_zlp_in>
    b54c:	32 c0       	rjmp	.+100    	; 0xb5b2 <__vector_126+0x1c4>
    b54e:	80 91 db 2d 	lds	r24, 0x2DDB	; 0x802ddb <udd_g_ctrlreq+0xa>
    b552:	90 91 dc 2d 	lds	r25, 0x2DDC	; 0x802ddc <udd_g_ctrlreq+0xb>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
    b556:	c8 17       	cp	r28, r24
    b558:	d9 07       	cpc	r29, r25
    b55a:	f9 f4       	brne	.+62     	; 0xb59a <__vector_126+0x1ac>
    b55c:	e0 91 df 2d 	lds	r30, 0x2DDF	; 0x802ddf <udd_g_ctrlreq+0xe>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
    b560:	f0 91 e0 2d 	lds	r31, 0x2DE0	; 0x802de0 <udd_g_ctrlreq+0xf>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    b564:	30 97       	sbiw	r30, 0x00	; 0
    b566:	11 f4       	brne	.+4      	; 0xb56c <__vector_126+0x17e>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
    b568:	99 d8       	rcall	.-3790   	; 0xa69c <udd_ctrl_stall_data>
    b56a:	23 c0       	rjmp	.+70     	; 0xb5b2 <__vector_126+0x1c4>
    b56c:	19 95       	eicall
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    b56e:	81 11       	cpse	r24, r1
    b570:	02 c0       	rjmp	.+4      	; 0xb576 <__vector_126+0x188>
    b572:	94 d8       	rcall	.-3800   	; 0xa69c <udd_ctrl_stall_data>
    b574:	1e c0       	rjmp	.+60     	; 0xb5b2 <__vector_126+0x1c4>
    b576:	20 91 6e 24 	lds	r18, 0x246E	; 0x80246e <udd_ctrl_prev_payload_nb_trans>
    b57a:	30 91 6f 24 	lds	r19, 0x246F	; 0x80246f <udd_ctrl_prev_payload_nb_trans+0x1>
    b57e:	80 91 6c 24 	lds	r24, 0x246C	; 0x80246c <udd_ctrl_payload_nb_trans>
    b582:	90 91 6d 24 	lds	r25, 0x246D	; 0x80246d <udd_ctrl_payload_nb_trans+0x1>
    b586:	82 0f       	add	r24, r18
    b588:	93 1f       	adc	r25, r19
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
    b58a:	80 93 6e 24 	sts	0x246E, r24	; 0x80246e <udd_ctrl_prev_payload_nb_trans>
    b58e:	90 93 6f 24 	sts	0x246F, r25	; 0x80246f <udd_ctrl_prev_payload_nb_trans+0x1>
	}
	// Free buffer of OUT control endpoint to authorize next reception
	udd_control_out_clear_NACK0();
    b592:	10 92 6c 24 	sts	0x246C, r1	; 0x80246c <udd_ctrl_payload_nb_trans>
    b596:	10 92 6d 24 	sts	0x246D, r1	; 0x80246d <udd_ctrl_payload_nb_trans+0x1>
	udd_control_out_ack_tc();
    b59a:	e0 e8       	ldi	r30, 0x80	; 128
    b59c:	f4 e2       	ldi	r31, 0x24	; 36
	// Check status on control endpoint
	if (ep == 0) {
		udd_ctrl_out_received();
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
	}
	if (ep == (0 | USB_EP_DIR_IN)) {
    b59e:	02 e0       	ldi	r16, 0x02	; 2
    b5a0:	06 93       	lac	Z, r16
		udd_ctrl_in_sent();
    b5a2:	00 e2       	ldi	r16, 0x20	; 32
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
    b5a4:	06 93       	lac	Z, r16
	}
	Assert(udd_ep_is_valid(ep));
	// Manage end of transfer on endpoint bulk/interrupt/isochronous
	udd_ep_trans_complet(ep);
    b5a6:	05 c0       	rjmp	.+10     	; 0xb5b2 <__vector_126+0x1c4>
    b5a8:	80 38       	cpi	r24, 0x80	; 128
	}
#endif

udd_interrupt_tc_end:
	return;
}
    b5aa:	11 f4       	brne	.+4      	; 0xb5b0 <__vector_126+0x1c2>
    b5ac:	9b d8       	rcall	.-3786   	; 0xa6e4 <udd_ctrl_in_sent>
    b5ae:	01 c0       	rjmp	.+2      	; 0xb5b2 <__vector_126+0x1c4>
    b5b0:	bb d9       	rcall	.-3210   	; 0xa928 <udd_ep_trans_complet>
    b5b2:	ff 91       	pop	r31
    b5b4:	ef 91       	pop	r30
    b5b6:	df 91       	pop	r29
    b5b8:	cf 91       	pop	r28
    b5ba:	bf 91       	pop	r27
    b5bc:	af 91       	pop	r26
    b5be:	9f 91       	pop	r25
    b5c0:	8f 91       	pop	r24
    b5c2:	7f 91       	pop	r23
    b5c4:	6f 91       	pop	r22
    b5c6:	5f 91       	pop	r21
    b5c8:	4f 91       	pop	r20
    b5ca:	3f 91       	pop	r19
    b5cc:	2f 91       	pop	r18
    b5ce:	1f 91       	pop	r17
    b5d0:	0f 91       	pop	r16
    b5d2:	0f 90       	pop	r0
    b5d4:	0b be       	out	0x3b, r0	; 59
    b5d6:	0f 90       	pop	r0
    b5d8:	0f be       	out	0x3f, r0	; 63
    b5da:	0f 90       	pop	r0
    b5dc:	1f 90       	pop	r1
    b5de:	18 95       	reti

0000b5e0 <pwm_set_frequency>:
 *
 * \param config Pointer to PWM configuration.
 * \param freq_hz Wanted PWM frequency in Hz.
 */
void pwm_set_frequency(struct pwm_config *config, uint16_t freq_hz)
{
    b5e0:	cf 92       	push	r12
    b5e2:	df 92       	push	r13
    b5e4:	ef 92       	push	r14
    b5e6:	ff 92       	push	r15
    b5e8:	cf 93       	push	r28
    b5ea:	df 93       	push	r29
    b5ec:	ec 01       	movw	r28, r24
	/* Avoid division by zero. */
	Assert(freq_hz != 0);

	/* Calculate the smallest divider for the requested frequency
	   related to the CPU frequency */
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
    b5ee:	6b 01       	movw	r12, r22
    b5f0:	e1 2c       	mov	r14, r1
    b5f2:	f1 2c       	mov	r15, r1
    b5f4:	60 e8       	ldi	r22, 0x80	; 128
    b5f6:	73 ec       	ldi	r23, 0xC3	; 195
    b5f8:	89 ec       	ldi	r24, 0xC9	; 201
    b5fa:	91 e0       	ldi	r25, 0x01	; 1
    b5fc:	a7 01       	movw	r20, r14
    b5fe:	96 01       	movw	r18, r12
    b600:	0e 94 93 7c 	call	0xf926	; 0xf926 <__udivmodsi4>
    b604:	ca 01       	movw	r24, r20
    b606:	b9 01       	movw	r22, r18
    b608:	2f ef       	ldi	r18, 0xFF	; 255
    b60a:	3f ef       	ldi	r19, 0xFF	; 255
    b60c:	40 e0       	ldi	r20, 0x00	; 0
    b60e:	50 e0       	ldi	r21, 0x00	; 0
    b610:	0e 94 93 7c 	call	0xf926	; 0xf926 <__udivmodsi4>
	if (smallest_div < 1) {
    b614:	21 15       	cp	r18, r1
    b616:	31 05       	cpc	r19, r1
    b618:	29 f4       	brne	.+10     	; 0xb624 <pwm_set_frequency+0x44>
		dividor = 1;
		config->clk_sel = PWM_CLK_DIV1;
    b61a:	81 e0       	ldi	r24, 0x01	; 1
    b61c:	8c 83       	std	Y+4, r24	; 0x04

	/* Calculate the smallest divider for the requested frequency
	   related to the CPU frequency */
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
	if (smallest_div < 1) {
		dividor = 1;
    b61e:	21 e0       	ldi	r18, 0x01	; 1
    b620:	30 e0       	ldi	r19, 0x00	; 0
    b622:	2d c0       	rjmp	.+90     	; 0xb67e <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
    b624:	22 30       	cpi	r18, 0x02	; 2
    b626:	31 05       	cpc	r19, r1
    b628:	28 f4       	brcc	.+10     	; 0xb634 <pwm_set_frequency+0x54>
		dividor = 2;
		config->clk_sel = PWM_CLK_DIV2;
    b62a:	82 e0       	ldi	r24, 0x02	; 2
    b62c:	8c 83       	std	Y+4, r24	; 0x04
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
	if (smallest_div < 1) {
		dividor = 1;
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
		dividor = 2;
    b62e:	22 e0       	ldi	r18, 0x02	; 2
    b630:	30 e0       	ldi	r19, 0x00	; 0
    b632:	25 c0       	rjmp	.+74     	; 0xb67e <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
    b634:	24 30       	cpi	r18, 0x04	; 4
    b636:	31 05       	cpc	r19, r1
    b638:	28 f4       	brcc	.+10     	; 0xb644 <pwm_set_frequency+0x64>
		dividor = 4;
		config->clk_sel = PWM_CLK_DIV4;
    b63a:	83 e0       	ldi	r24, 0x03	; 3
    b63c:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
		dividor = 2;
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
		dividor = 4;
    b63e:	24 e0       	ldi	r18, 0x04	; 4
    b640:	30 e0       	ldi	r19, 0x00	; 0
    b642:	1d c0       	rjmp	.+58     	; 0xb67e <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
    b644:	28 30       	cpi	r18, 0x08	; 8
    b646:	31 05       	cpc	r19, r1
    b648:	28 f4       	brcc	.+10     	; 0xb654 <pwm_set_frequency+0x74>
		dividor = 8;
		config->clk_sel = PWM_CLK_DIV8;
    b64a:	84 e0       	ldi	r24, 0x04	; 4
    b64c:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
		dividor = 4;
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
		dividor = 8;
    b64e:	28 e0       	ldi	r18, 0x08	; 8
    b650:	30 e0       	ldi	r19, 0x00	; 0
    b652:	15 c0       	rjmp	.+42     	; 0xb67e <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
    b654:	20 34       	cpi	r18, 0x40	; 64
    b656:	31 05       	cpc	r19, r1
    b658:	28 f4       	brcc	.+10     	; 0xb664 <pwm_set_frequency+0x84>
		dividor = 64;
		config->clk_sel = PWM_CLK_DIV64;
    b65a:	85 e0       	ldi	r24, 0x05	; 5
    b65c:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
		dividor = 8;
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
		dividor = 64;
    b65e:	20 e4       	ldi	r18, 0x40	; 64
    b660:	30 e0       	ldi	r19, 0x00	; 0
    b662:	0d c0       	rjmp	.+26     	; 0xb67e <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
    b664:	2f 3f       	cpi	r18, 0xFF	; 255
    b666:	31 05       	cpc	r19, r1
    b668:	09 f0       	breq	.+2      	; 0xb66c <pwm_set_frequency+0x8c>
    b66a:	28 f4       	brcc	.+10     	; 0xb676 <pwm_set_frequency+0x96>
		dividor = 256;
		config->clk_sel = PWM_CLK_DIV256;
    b66c:	86 e0       	ldi	r24, 0x06	; 6
    b66e:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
		dividor = 64;
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
		dividor = 256;
    b670:	20 e0       	ldi	r18, 0x00	; 0
    b672:	31 e0       	ldi	r19, 0x01	; 1
    b674:	04 c0       	rjmp	.+8      	; 0xb67e <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV256;
	} else {
		dividor = 1024;
		config->clk_sel = PWM_CLK_DIV1024;
    b676:	87 e0       	ldi	r24, 0x07	; 7
    b678:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
		dividor = 256;
		config->clk_sel = PWM_CLK_DIV256;
	} else {
		dividor = 1024;
    b67a:	20 e0       	ldi	r18, 0x00	; 0
    b67c:	34 e0       	ldi	r19, 0x04	; 4
		config->clk_sel = PWM_CLK_DIV1024;
	}

	/* Calculate the period from the just found divider */
	config->period = cpu_hz / dividor / freq_hz;
    b67e:	40 e0       	ldi	r20, 0x00	; 0
    b680:	50 e0       	ldi	r21, 0x00	; 0
    b682:	60 e8       	ldi	r22, 0x80	; 128
    b684:	73 ec       	ldi	r23, 0xC3	; 195
    b686:	89 ec       	ldi	r24, 0xC9	; 201
    b688:	91 e0       	ldi	r25, 0x01	; 1
    b68a:	0e 94 93 7c 	call	0xf926	; 0xf926 <__udivmodsi4>
    b68e:	ca 01       	movw	r24, r20
    b690:	b9 01       	movw	r22, r18
    b692:	a7 01       	movw	r20, r14
    b694:	96 01       	movw	r18, r12
    b696:	0e 94 93 7c 	call	0xf926	; 0xf926 <__udivmodsi4>
    b69a:	2d 83       	std	Y+5, r18	; 0x05
    b69c:	3e 83       	std	Y+6, r19	; 0x06

	/* Make sure our period is at least 100 ticks so we are able to provide
	   a full range (0-100% duty cycle */
	if (config->period < 100) {
    b69e:	24 36       	cpi	r18, 0x64	; 100
    b6a0:	31 05       	cpc	r19, r1
    b6a2:	18 f4       	brcc	.+6      	; 0xb6aa <pwm_set_frequency+0xca>
		/* The period is too short. */
		config->clk_sel = PWM_CLK_OFF;
    b6a4:	1c 82       	std	Y+4, r1	; 0x04
		config->period = 0;
    b6a6:	1d 82       	std	Y+5, r1	; 0x05
    b6a8:	1e 82       	std	Y+6, r1	; 0x06
		Assert(false);
	}
}
    b6aa:	df 91       	pop	r29
    b6ac:	cf 91       	pop	r28
    b6ae:	ff 90       	pop	r15
    b6b0:	ef 90       	pop	r14
    b6b2:	df 90       	pop	r13
    b6b4:	cf 90       	pop	r12
    b6b6:	08 95       	ret

0000b6b8 <pwm_init>:
 * \param channel \ref pwm_channel_t "CC channel" to use for this PWM.
 * \param freq_hz Frequency to use for this PWM.
  */
void pwm_init(struct pwm_config *config, enum pwm_tc_t tc,
		enum pwm_channel_t channel, uint16_t freq_hz)
{
    b6b8:	0f 93       	push	r16
    b6ba:	1f 93       	push	r17
    b6bc:	cf 93       	push	r28
    b6be:	df 93       	push	r29
    b6c0:	ec 01       	movw	r28, r24
    b6c2:	89 01       	movw	r16, r18

	/* Set TC and correct I/O pin to output */
/*
 * Support and FAQ: visit <a href="http://www.atmel.com/design-support/">Atmel Support</a>
 */
	switch (tc) {
    b6c4:	86 2f       	mov	r24, r22
    b6c6:	90 e0       	ldi	r25, 0x00	; 0
    b6c8:	87 30       	cpi	r24, 0x07	; 7
    b6ca:	91 05       	cpc	r25, r1
    b6cc:	08 f0       	brcs	.+2      	; 0xb6d0 <pwm_init+0x18>
    b6ce:	8b c0       	rjmp	.+278    	; 0xb7e6 <pwm_init+0x12e>
    b6d0:	fc 01       	movw	r30, r24
    b6d2:	88 27       	eor	r24, r24
    b6d4:	eb 5f       	subi	r30, 0xFB	; 251
    b6d6:	fe 4f       	sbci	r31, 0xFE	; 254
    b6d8:	8f 4f       	sbci	r24, 0xFF	; 255
    b6da:	0c 94 d1 7c 	jmp	0xf9a2	; 0xf9a2 <__tablejump2__>
#if defined(TCC0)
	case PWM_TCC0:
		config->tc = &TCC0;
    b6de:	80 e0       	ldi	r24, 0x00	; 0
    b6e0:	98 e0       	ldi	r25, 0x08	; 8
    b6e2:	88 83       	st	Y, r24
    b6e4:	99 83       	std	Y+1, r25	; 0x01
		PORTC.DIR |= (1 << (channel-1));
    b6e6:	e0 e4       	ldi	r30, 0x40	; 64
    b6e8:	f6 e0       	ldi	r31, 0x06	; 6
    b6ea:	30 81       	ld	r19, Z
    b6ec:	81 e0       	ldi	r24, 0x01	; 1
    b6ee:	90 e0       	ldi	r25, 0x00	; 0
    b6f0:	2f ef       	ldi	r18, 0xFF	; 255
    b6f2:	24 0f       	add	r18, r20
    b6f4:	02 c0       	rjmp	.+4      	; 0xb6fa <pwm_init+0x42>
    b6f6:	88 0f       	add	r24, r24
    b6f8:	99 1f       	adc	r25, r25
    b6fa:	2a 95       	dec	r18
    b6fc:	e2 f7       	brpl	.-8      	; 0xb6f6 <pwm_init+0x3e>
    b6fe:	83 2b       	or	r24, r19
    b700:	80 83       	st	Z, r24
		num_chan = 4;
		break;
    b702:	71 c0       	rjmp	.+226    	; 0xb7e6 <pwm_init+0x12e>
#endif
#if defined(TCC1)
	case PWM_TCC1:
		config->tc = &TCC1;
    b704:	80 e4       	ldi	r24, 0x40	; 64
    b706:	98 e0       	ldi	r25, 0x08	; 8
    b708:	88 83       	st	Y, r24
    b70a:	99 83       	std	Y+1, r25	; 0x01
		PORTC.DIR |= (1 << (channel+3));
    b70c:	e0 e4       	ldi	r30, 0x40	; 64
    b70e:	f6 e0       	ldi	r31, 0x06	; 6
    b710:	30 81       	ld	r19, Z
    b712:	81 e0       	ldi	r24, 0x01	; 1
    b714:	90 e0       	ldi	r25, 0x00	; 0
    b716:	23 e0       	ldi	r18, 0x03	; 3
    b718:	24 0f       	add	r18, r20
    b71a:	02 c0       	rjmp	.+4      	; 0xb720 <pwm_init+0x68>
    b71c:	88 0f       	add	r24, r24
    b71e:	99 1f       	adc	r25, r25
    b720:	2a 95       	dec	r18
    b722:	e2 f7       	brpl	.-8      	; 0xb71c <pwm_init+0x64>
    b724:	83 2b       	or	r24, r19
    b726:	80 83       	st	Z, r24
		num_chan = 2;
		break;
    b728:	5e c0       	rjmp	.+188    	; 0xb7e6 <pwm_init+0x12e>
#endif
#if defined(TCD0)
	case PWM_TCD0:
		config->tc = &TCD0;
    b72a:	80 e0       	ldi	r24, 0x00	; 0
    b72c:	99 e0       	ldi	r25, 0x09	; 9
    b72e:	88 83       	st	Y, r24
    b730:	99 83       	std	Y+1, r25	; 0x01
		PORTD.DIR |= (1 << (channel-1));
    b732:	e0 e6       	ldi	r30, 0x60	; 96
    b734:	f6 e0       	ldi	r31, 0x06	; 6
    b736:	30 81       	ld	r19, Z
    b738:	81 e0       	ldi	r24, 0x01	; 1
    b73a:	90 e0       	ldi	r25, 0x00	; 0
    b73c:	2f ef       	ldi	r18, 0xFF	; 255
    b73e:	24 0f       	add	r18, r20
    b740:	02 c0       	rjmp	.+4      	; 0xb746 <pwm_init+0x8e>
    b742:	88 0f       	add	r24, r24
    b744:	99 1f       	adc	r25, r25
    b746:	2a 95       	dec	r18
    b748:	e2 f7       	brpl	.-8      	; 0xb742 <pwm_init+0x8a>
    b74a:	83 2b       	or	r24, r19
    b74c:	80 83       	st	Z, r24
		num_chan = 4;
		break;
    b74e:	4b c0       	rjmp	.+150    	; 0xb7e6 <pwm_init+0x12e>
#endif
#if defined(TCD1)
	case PWM_TCD1:
		config->tc = &TCD1;
    b750:	80 e4       	ldi	r24, 0x40	; 64
    b752:	99 e0       	ldi	r25, 0x09	; 9
    b754:	88 83       	st	Y, r24
    b756:	99 83       	std	Y+1, r25	; 0x01
		PORTD.DIR |= (1 << (channel+3));
    b758:	e0 e6       	ldi	r30, 0x60	; 96
    b75a:	f6 e0       	ldi	r31, 0x06	; 6
    b75c:	30 81       	ld	r19, Z
    b75e:	81 e0       	ldi	r24, 0x01	; 1
    b760:	90 e0       	ldi	r25, 0x00	; 0
    b762:	23 e0       	ldi	r18, 0x03	; 3
    b764:	24 0f       	add	r18, r20
    b766:	02 c0       	rjmp	.+4      	; 0xb76c <pwm_init+0xb4>
    b768:	88 0f       	add	r24, r24
    b76a:	99 1f       	adc	r25, r25
    b76c:	2a 95       	dec	r18
    b76e:	e2 f7       	brpl	.-8      	; 0xb768 <pwm_init+0xb0>
    b770:	83 2b       	or	r24, r19
    b772:	80 83       	st	Z, r24
		num_chan = 2;
		break;
    b774:	38 c0       	rjmp	.+112    	; 0xb7e6 <pwm_init+0x12e>
#endif

#if defined(TCE0)
	case PWM_TCE0:
		config->tc = &TCE0;
    b776:	80 e0       	ldi	r24, 0x00	; 0
    b778:	9a e0       	ldi	r25, 0x0A	; 10
    b77a:	88 83       	st	Y, r24
    b77c:	99 83       	std	Y+1, r25	; 0x01
		PORTE.DIR |= (1 << (channel-1));
    b77e:	e0 e8       	ldi	r30, 0x80	; 128
    b780:	f6 e0       	ldi	r31, 0x06	; 6
    b782:	30 81       	ld	r19, Z
    b784:	81 e0       	ldi	r24, 0x01	; 1
    b786:	90 e0       	ldi	r25, 0x00	; 0
    b788:	2f ef       	ldi	r18, 0xFF	; 255
    b78a:	24 0f       	add	r18, r20
    b78c:	02 c0       	rjmp	.+4      	; 0xb792 <pwm_init+0xda>
    b78e:	88 0f       	add	r24, r24
    b790:	99 1f       	adc	r25, r25
    b792:	2a 95       	dec	r18
    b794:	e2 f7       	brpl	.-8      	; 0xb78e <pwm_init+0xd6>
    b796:	83 2b       	or	r24, r19
    b798:	80 83       	st	Z, r24
		num_chan = 4;
		break;
    b79a:	25 c0       	rjmp	.+74     	; 0xb7e6 <pwm_init+0x12e>
#endif
#if defined(TCE1)
	case PWM_TCE1:
		config->tc = &TCE1;
    b79c:	80 e4       	ldi	r24, 0x40	; 64
    b79e:	9a e0       	ldi	r25, 0x0A	; 10
    b7a0:	88 83       	st	Y, r24
    b7a2:	99 83       	std	Y+1, r25	; 0x01
		PORTE.DIR |= (1 << (channel+3));
    b7a4:	e0 e8       	ldi	r30, 0x80	; 128
    b7a6:	f6 e0       	ldi	r31, 0x06	; 6
    b7a8:	30 81       	ld	r19, Z
    b7aa:	81 e0       	ldi	r24, 0x01	; 1
    b7ac:	90 e0       	ldi	r25, 0x00	; 0
    b7ae:	23 e0       	ldi	r18, 0x03	; 3
    b7b0:	24 0f       	add	r18, r20
    b7b2:	02 c0       	rjmp	.+4      	; 0xb7b8 <pwm_init+0x100>
    b7b4:	88 0f       	add	r24, r24
    b7b6:	99 1f       	adc	r25, r25
    b7b8:	2a 95       	dec	r18
    b7ba:	e2 f7       	brpl	.-8      	; 0xb7b4 <pwm_init+0xfc>
    b7bc:	83 2b       	or	r24, r19
    b7be:	80 83       	st	Z, r24
		num_chan = 2;
		break;
    b7c0:	12 c0       	rjmp	.+36     	; 0xb7e6 <pwm_init+0x12e>
#endif

#if defined(TCF0)
	case PWM_TCF0:
		config->tc = &TCF0;
    b7c2:	80 e0       	ldi	r24, 0x00	; 0
    b7c4:	9b e0       	ldi	r25, 0x0B	; 11
    b7c6:	88 83       	st	Y, r24
    b7c8:	99 83       	std	Y+1, r25	; 0x01
		PORTF.DIR |= (1 << (channel-1));
    b7ca:	e0 ea       	ldi	r30, 0xA0	; 160
    b7cc:	f6 e0       	ldi	r31, 0x06	; 6
    b7ce:	30 81       	ld	r19, Z
    b7d0:	81 e0       	ldi	r24, 0x01	; 1
    b7d2:	90 e0       	ldi	r25, 0x00	; 0
    b7d4:	2f ef       	ldi	r18, 0xFF	; 255
    b7d6:	24 0f       	add	r18, r20
    b7d8:	02 c0       	rjmp	.+4      	; 0xb7de <pwm_init+0x126>
    b7da:	88 0f       	add	r24, r24
    b7dc:	99 1f       	adc	r25, r25
    b7de:	2a 95       	dec	r18
    b7e0:	e2 f7       	brpl	.-8      	; 0xb7da <pwm_init+0x122>
    b7e2:	83 2b       	or	r24, r19
    b7e4:	80 83       	st	Z, r24
	}

	/* Make sure we are not given a channel number larger
	   than this TC can handle */
	Assert(channel <= num_chan);
	config->channel = channel;
    b7e6:	4a 83       	std	Y+2, r20	; 0x02

	/* Set the correct cc_mask */
	switch (channel) {
    b7e8:	42 30       	cpi	r20, 0x02	; 2
    b7ea:	61 f0       	breq	.+24     	; 0xb804 <pwm_init+0x14c>
    b7ec:	18 f4       	brcc	.+6      	; 0xb7f4 <pwm_init+0x13c>
    b7ee:	41 30       	cpi	r20, 0x01	; 1
    b7f0:	31 f0       	breq	.+12     	; 0xb7fe <pwm_init+0x146>
    b7f2:	10 c0       	rjmp	.+32     	; 0xb814 <pwm_init+0x15c>
    b7f4:	43 30       	cpi	r20, 0x03	; 3
    b7f6:	49 f0       	breq	.+18     	; 0xb80a <pwm_init+0x152>
    b7f8:	44 30       	cpi	r20, 0x04	; 4
    b7fa:	51 f0       	breq	.+20     	; 0xb810 <pwm_init+0x158>
    b7fc:	0b c0       	rjmp	.+22     	; 0xb814 <pwm_init+0x15c>
	case PWM_CH_A:
		config->cc_mask = TC_CCAEN;
    b7fe:	80 e1       	ldi	r24, 0x10	; 16
    b800:	8b 83       	std	Y+3, r24	; 0x03
		break;
    b802:	08 c0       	rjmp	.+16     	; 0xb814 <pwm_init+0x15c>
	case PWM_CH_B:
		config->cc_mask = TC_CCBEN;
    b804:	80 e2       	ldi	r24, 0x20	; 32
    b806:	8b 83       	std	Y+3, r24	; 0x03
		break;
    b808:	05 c0       	rjmp	.+10     	; 0xb814 <pwm_init+0x15c>
	case PWM_CH_C:
		config->cc_mask = TC_CCCEN;
    b80a:	80 e4       	ldi	r24, 0x40	; 64
    b80c:	8b 83       	std	Y+3, r24	; 0x03
		break;
    b80e:	02 c0       	rjmp	.+4      	; 0xb814 <pwm_init+0x15c>
	case PWM_CH_D:
		config->cc_mask = TC_CCDEN;
    b810:	80 e8       	ldi	r24, 0x80	; 128
    b812:	8b 83       	std	Y+3, r24	; 0x03
		Assert(false);
		break;
	}

	/* Enable peripheral clock for this TC */
	tc_enable(config->tc);
    b814:	88 81       	ld	r24, Y
    b816:	99 81       	ldd	r25, Y+1	; 0x01
    b818:	0e 94 d6 50 	call	0xa1ac	; 0xa1ac <tc_enable>

	/* Set this TC's waveform generator in single slope mode */
	tc_set_wgm(config->tc, TC_WG_SS);
    b81c:	e8 81       	ld	r30, Y
    b81e:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
    b820:	81 81       	ldd	r24, Z+1	; 0x01
    b822:	88 7f       	andi	r24, 0xF8	; 248
    b824:	83 60       	ori	r24, 0x03	; 3
    b826:	81 83       	std	Z+1, r24	; 0x01

	/* Default values (disable TC and set minimum period)*/
	config->period = 0;
    b828:	1d 82       	std	Y+5, r1	; 0x05
    b82a:	1e 82       	std	Y+6, r1	; 0x06
	config->clk_sel = PWM_CLK_OFF;
    b82c:	1c 82       	std	Y+4, r1	; 0x04
	tc_write_clock_source(config->tc, PWM_CLK_OFF);
    b82e:	e8 81       	ld	r30, Y
    b830:	f9 81       	ldd	r31, Y+1	; 0x01
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    b832:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    b834:	80 7f       	andi	r24, 0xF0	; 240
    b836:	80 83       	st	Z, r24

	/* Set the PWM frequency */
	pwm_set_frequency(config, freq_hz);
    b838:	b8 01       	movw	r22, r16
    b83a:	ce 01       	movw	r24, r28
    b83c:	d1 de       	rcall	.-606    	; 0xb5e0 <pwm_set_frequency>
}
    b83e:	df 91       	pop	r29
    b840:	cf 91       	pop	r28
    b842:	1f 91       	pop	r17
    b844:	0f 91       	pop	r16
    b846:	08 95       	ret

0000b848 <pwm_start>:
 *
 * \param *config           Pointer to the PWM configuration struct
 * \param duty_cycle_scale  Duty cycle as a value between 0 and 100.
 */
void pwm_start(struct pwm_config *config, uint8_t duty_cycle_scale)
{
    b848:	cf 93       	push	r28
    b84a:	df 93       	push	r29
    b84c:	ec 01       	movw	r28, r24
 */
static inline void pwm_set_duty_cycle_percent(struct pwm_config *config,
		uint8_t duty_cycle_scale)
{
	Assert( duty_cycle_scale <= 100 );
	tc_write_cc_buffer(config->tc, (enum tc_cc_channel_t)config->channel,
    b84e:	2d 81       	ldd	r18, Y+5	; 0x05
    b850:	3e 81       	ldd	r19, Y+6	; 0x06
    b852:	a6 2f       	mov	r26, r22
    b854:	b0 e0       	ldi	r27, 0x00	; 0
    b856:	0e 94 df 7c 	call	0xf9be	; 0xf9be <__umulhisi3>
    b85a:	24 e6       	ldi	r18, 0x64	; 100
    b85c:	30 e0       	ldi	r19, 0x00	; 0
    b85e:	40 e0       	ldi	r20, 0x00	; 0
    b860:	50 e0       	ldi	r21, 0x00	; 0
    b862:	0e 94 93 7c 	call	0xf926	; 0xf926 <__udivmodsi4>
    b866:	8a 81       	ldd	r24, Y+2	; 0x02
    b868:	e8 81       	ld	r30, Y
    b86a:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param buffer_value Counter Buffer value
 */
static inline void tc_write_cc_buffer(volatile void *tc,
		enum tc_cc_channel_t channel_index, uint16_t buffer_value)
{
	if (tc_is_tc0(void *tc)) {
    b86c:	e6 fd       	sbrc	r30, 6
    b86e:	17 c0       	rjmp	.+46     	; 0xb89e <pwm_start+0x56>
		switch (channel_index) {
    b870:	82 30       	cpi	r24, 0x02	; 2
    b872:	61 f0       	breq	.+24     	; 0xb88c <pwm_start+0x44>
    b874:	18 f4       	brcc	.+6      	; 0xb87c <pwm_start+0x34>
    b876:	81 30       	cpi	r24, 0x01	; 1
    b878:	31 f0       	breq	.+12     	; 0xb886 <pwm_start+0x3e>
    b87a:	1b c0       	rjmp	.+54     	; 0xb8b2 <pwm_start+0x6a>
    b87c:	83 30       	cpi	r24, 0x03	; 3
    b87e:	49 f0       	breq	.+18     	; 0xb892 <pwm_start+0x4a>
    b880:	84 30       	cpi	r24, 0x04	; 4
    b882:	51 f0       	breq	.+20     	; 0xb898 <pwm_start+0x50>
    b884:	16 c0       	rjmp	.+44     	; 0xb8b2 <pwm_start+0x6a>
		case TC_CCA:
			((TC0_t *)tc)->CCABUF = buffer_value;
    b886:	20 af       	std	Z+56, r18	; 0x38
    b888:	31 af       	std	Z+57, r19	; 0x39
    b88a:	13 c0       	rjmp	.+38     	; 0xb8b2 <pwm_start+0x6a>
			break;
		case TC_CCB:
			((TC0_t *)tc)->CCBBUF = buffer_value;
    b88c:	22 af       	std	Z+58, r18	; 0x3a
    b88e:	33 af       	std	Z+59, r19	; 0x3b
    b890:	10 c0       	rjmp	.+32     	; 0xb8b2 <pwm_start+0x6a>
			break;
		case TC_CCC:
			((TC0_t *)tc)->CCCBUF = buffer_value;
    b892:	24 af       	std	Z+60, r18	; 0x3c
    b894:	35 af       	std	Z+61, r19	; 0x3d
    b896:	0d c0       	rjmp	.+26     	; 0xb8b2 <pwm_start+0x6a>
			break;
		case TC_CCD:
			((TC0_t *)tc)->CCDBUF = buffer_value;
    b898:	26 af       	std	Z+62, r18	; 0x3e
    b89a:	37 af       	std	Z+63, r19	; 0x3f
    b89c:	0a c0       	rjmp	.+20     	; 0xb8b2 <pwm_start+0x6a>
			break;
		}
	} else if (tc_is_tc1(void *tc)) {
			switch (channel_index) {
    b89e:	81 30       	cpi	r24, 0x01	; 1
    b8a0:	19 f0       	breq	.+6      	; 0xb8a8 <pwm_start+0x60>
    b8a2:	82 30       	cpi	r24, 0x02	; 2
    b8a4:	21 f0       	breq	.+8      	; 0xb8ae <pwm_start+0x66>
    b8a6:	05 c0       	rjmp	.+10     	; 0xb8b2 <pwm_start+0x6a>
			case TC_CCA:
				((TC1_t *)tc)->CCABUF = buffer_value;
    b8a8:	20 af       	std	Z+56, r18	; 0x38
    b8aa:	31 af       	std	Z+57, r19	; 0x39
    b8ac:	02 c0       	rjmp	.+4      	; 0xb8b2 <pwm_start+0x6a>
				break;
			case TC_CCB:
				((TC1_t *)tc)->CCBBUF = buffer_value;
    b8ae:	22 af       	std	Z+58, r18	; 0x3a
    b8b0:	33 af       	std	Z+59, r19	; 0x3b
	/* Set given duty cycle */
	pwm_set_duty_cycle_percent(config, duty_cycle_scale);
	/* Set correct TC period */
	tc_write_period(config->tc, config->period);
    b8b2:	8d 81       	ldd	r24, Y+5	; 0x05
    b8b4:	9e 81       	ldd	r25, Y+6	; 0x06
    b8b6:	e8 81       	ld	r30, Y
    b8b8:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
    b8ba:	86 a3       	std	Z+38, r24	; 0x26
    b8bc:	97 a3       	std	Z+39, r25	; 0x27
	/* Enable CC channel for this TC */
	tc_enable_cc_channels(config->tc, config->cc_mask);
    b8be:	8b 81       	ldd	r24, Y+3	; 0x03
    b8c0:	e8 81       	ld	r30, Y
    b8c2:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param enablemask CC channel
 */
static inline void tc_enable_cc_channels(volatile void *tc,
		enum tc_cc_channel_mask_enable_t enablemask)
{
	if (tc_is_tc0(void *tc)) {
    b8c4:	e6 fd       	sbrc	r30, 6
    b8c6:	04 c0       	rjmp	.+8      	; 0xb8d0 <pwm_start+0x88>
		((TC0_t *)tc)->CTRLB |= enablemask;
    b8c8:	91 81       	ldd	r25, Z+1	; 0x01
    b8ca:	89 2b       	or	r24, r25
    b8cc:	81 83       	std	Z+1, r24	; 0x01
    b8ce:	04 c0       	rjmp	.+8      	; 0xb8d8 <pwm_start+0x90>
	} else if (tc_is_tc1(void *tc)) {
		((TC1_t *)tc)->CTRLB |=
    b8d0:	91 81       	ldd	r25, Z+1	; 0x01
    b8d2:	80 73       	andi	r24, 0x30	; 48
    b8d4:	89 2b       	or	r24, r25
    b8d6:	81 83       	std	Z+1, r24	; 0x01
	/* Enable TC by setting correct clock prescaler */
	tc_write_clock_source(config->tc, config->clk_sel);
    b8d8:	e8 81       	ld	r30, Y
    b8da:	f9 81       	ldd	r31, Y+1	; 0x01
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    b8dc:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    b8de:	80 7f       	andi	r24, 0xF0	; 240
    b8e0:	9c 81       	ldd	r25, Y+4	; 0x04
    b8e2:	89 2b       	or	r24, r25
    b8e4:	80 83       	st	Z, r24
}
    b8e6:	df 91       	pop	r29
    b8e8:	cf 91       	pop	r28
    b8ea:	08 95       	ret

0000b8ec <yield_ms_cb>:
void halt(void)
{
	/* MAIN Loop Shutdown */
	/* atomic */
	{
		g_workmode = WORKMODE_END;
    b8ec:	10 92 80 26 	sts	0x2680, r1	; 0x802680 <g_sched_yield>
    b8f0:	08 95       	ret

0000b8f2 <isr_tcc1_ovfl>:
    b8f2:	20 91 80 28 	lds	r18, 0x2880	; 0x802880 <g_milliseconds_cnt64>
    b8f6:	30 91 81 28 	lds	r19, 0x2881	; 0x802881 <g_milliseconds_cnt64+0x1>
    b8fa:	40 91 82 28 	lds	r20, 0x2882	; 0x802882 <g_milliseconds_cnt64+0x2>
    b8fe:	50 91 83 28 	lds	r21, 0x2883	; 0x802883 <g_milliseconds_cnt64+0x3>
    b902:	60 91 84 28 	lds	r22, 0x2884	; 0x802884 <g_milliseconds_cnt64+0x4>
    b906:	70 91 85 28 	lds	r23, 0x2885	; 0x802885 <g_milliseconds_cnt64+0x5>
    b90a:	80 91 86 28 	lds	r24, 0x2886	; 0x802886 <g_milliseconds_cnt64+0x6>
    b90e:	90 91 87 28 	lds	r25, 0x2887	; 0x802887 <g_milliseconds_cnt64+0x7>
    b912:	a1 e0       	ldi	r26, 0x01	; 1
    b914:	0e 94 59 7e 	call	0xfcb2	; 0xfcb2 <__adddi3_s8>
    b918:	20 93 80 28 	sts	0x2880, r18	; 0x802880 <g_milliseconds_cnt64>
    b91c:	30 93 81 28 	sts	0x2881, r19	; 0x802881 <g_milliseconds_cnt64+0x1>
    b920:	40 93 82 28 	sts	0x2882, r20	; 0x802882 <g_milliseconds_cnt64+0x2>
    b924:	50 93 83 28 	sts	0x2883, r21	; 0x802883 <g_milliseconds_cnt64+0x3>
    b928:	60 93 84 28 	sts	0x2884, r22	; 0x802884 <g_milliseconds_cnt64+0x4>
    b92c:	70 93 85 28 	sts	0x2885, r23	; 0x802885 <g_milliseconds_cnt64+0x5>
    b930:	80 93 86 28 	sts	0x2886, r24	; 0x802886 <g_milliseconds_cnt64+0x6>
    b934:	90 93 87 28 	sts	0x2887, r25	; 0x802887 <g_milliseconds_cnt64+0x7>
    b938:	08 95       	ret

0000b93a <isr_adc_a>:
    b93a:	80 91 26 02 	lds	r24, 0x0226	; 0x800226 <__TEXT_REGION_LENGTH__+0x700226>
    b93e:	4e 5b       	subi	r20, 0xBE	; 190
    b940:	51 09       	sbc	r21, r1
    b942:	60 ff       	sbrs	r22, 0
    b944:	d3 c0       	rjmp	.+422    	; 0xbaec <isr_adc_a+0x1b2>
    b946:	82 95       	swap	r24
    b948:	8f 70       	andi	r24, 0x0F	; 15
    b94a:	81 30       	cpi	r24, 0x01	; 1
    b94c:	31 f0       	breq	.+12     	; 0xb95a <isr_adc_a+0x20>
    b94e:	08 f4       	brcc	.+2      	; 0xb952 <isr_adc_a+0x18>
    b950:	8a c0       	rjmp	.+276    	; 0xba66 <isr_adc_a+0x12c>
    b952:	82 30       	cpi	r24, 0x02	; 2
    b954:	09 f4       	brne	.+2      	; 0xb958 <isr_adc_a+0x1e>
    b956:	44 c0       	rjmp	.+136    	; 0xb9e0 <isr_adc_a+0xa6>
    b958:	08 95       	ret
    b95a:	80 91 d0 26 	lds	r24, 0x26D0	; 0x8026d0 <g_adc_vctcxo_sum>
    b95e:	90 91 d1 26 	lds	r25, 0x26D1	; 0x8026d1 <g_adc_vctcxo_sum+0x1>
    b962:	a0 91 d2 26 	lds	r26, 0x26D2	; 0x8026d2 <g_adc_vctcxo_sum+0x2>
    b966:	b0 91 d3 26 	lds	r27, 0x26D3	; 0x8026d3 <g_adc_vctcxo_sum+0x3>
    b96a:	05 2e       	mov	r0, r21
    b96c:	00 0c       	add	r0, r0
    b96e:	66 0b       	sbc	r22, r22
    b970:	77 0b       	sbc	r23, r23
    b972:	48 0f       	add	r20, r24
    b974:	59 1f       	adc	r21, r25
    b976:	6a 1f       	adc	r22, r26
    b978:	7b 1f       	adc	r23, r27
    b97a:	40 93 d0 26 	sts	0x26D0, r20	; 0x8026d0 <g_adc_vctcxo_sum>
    b97e:	50 93 d1 26 	sts	0x26D1, r21	; 0x8026d1 <g_adc_vctcxo_sum+0x1>
    b982:	60 93 d2 26 	sts	0x26D2, r22	; 0x8026d2 <g_adc_vctcxo_sum+0x2>
    b986:	70 93 d3 26 	sts	0x26D3, r23	; 0x8026d3 <g_adc_vctcxo_sum+0x3>
    b98a:	80 91 ce 26 	lds	r24, 0x26CE	; 0x8026ce <g_adc_vctcxo_cnt>
    b98e:	90 91 cf 26 	lds	r25, 0x26CF	; 0x8026cf <g_adc_vctcxo_cnt+0x1>
    b992:	01 96       	adiw	r24, 0x01	; 1
    b994:	80 93 ce 26 	sts	0x26CE, r24	; 0x8026ce <g_adc_vctcxo_cnt>
    b998:	90 93 cf 26 	sts	0x26CF, r25	; 0x8026cf <g_adc_vctcxo_cnt+0x1>
    b99c:	8f 3f       	cpi	r24, 0xFF	; 255
    b99e:	91 05       	cpc	r25, r1
    b9a0:	09 f0       	breq	.+2      	; 0xb9a4 <isr_adc_a+0x6a>
    b9a2:	08 f4       	brcc	.+2      	; 0xb9a6 <isr_adc_a+0x6c>
    b9a4:	70 c1       	rjmp	.+736    	; 0xbc86 <isr_adc_a+0x34c>
    b9a6:	80 91 d0 26 	lds	r24, 0x26D0	; 0x8026d0 <g_adc_vctcxo_sum>
    b9aa:	90 91 d1 26 	lds	r25, 0x26D1	; 0x8026d1 <g_adc_vctcxo_sum+0x1>
    b9ae:	a0 91 d2 26 	lds	r26, 0x26D2	; 0x8026d2 <g_adc_vctcxo_sum+0x2>
    b9b2:	b0 91 d3 26 	lds	r27, 0x26D3	; 0x8026d3 <g_adc_vctcxo_sum+0x3>
    b9b6:	80 93 d4 26 	sts	0x26D4, r24	; 0x8026d4 <g_adc_vctcxo_cur>
    b9ba:	90 93 d5 26 	sts	0x26D5, r25	; 0x8026d5 <g_adc_vctcxo_cur+0x1>
    b9be:	a0 93 d6 26 	sts	0x26D6, r26	; 0x8026d6 <g_adc_vctcxo_cur+0x2>
    b9c2:	b0 93 d7 26 	sts	0x26D7, r27	; 0x8026d7 <g_adc_vctcxo_cur+0x3>
    b9c6:	10 92 ce 26 	sts	0x26CE, r1	; 0x8026ce <g_adc_vctcxo_cnt>
    b9ca:	10 92 cf 26 	sts	0x26CF, r1	; 0x8026cf <g_adc_vctcxo_cnt+0x1>
    b9ce:	10 92 d0 26 	sts	0x26D0, r1	; 0x8026d0 <g_adc_vctcxo_sum>
    b9d2:	10 92 d1 26 	sts	0x26D1, r1	; 0x8026d1 <g_adc_vctcxo_sum+0x1>
    b9d6:	10 92 d2 26 	sts	0x26D2, r1	; 0x8026d2 <g_adc_vctcxo_sum+0x2>
    b9da:	10 92 d3 26 	sts	0x26D3, r1	; 0x8026d3 <g_adc_vctcxo_sum+0x3>
    b9de:	08 95       	ret
    b9e0:	80 91 c6 26 	lds	r24, 0x26C6	; 0x8026c6 <g_adc_5v0_sum>
    b9e4:	90 91 c7 26 	lds	r25, 0x26C7	; 0x8026c7 <g_adc_5v0_sum+0x1>
    b9e8:	a0 91 c8 26 	lds	r26, 0x26C8	; 0x8026c8 <g_adc_5v0_sum+0x2>
    b9ec:	b0 91 c9 26 	lds	r27, 0x26C9	; 0x8026c9 <g_adc_5v0_sum+0x3>
    b9f0:	05 2e       	mov	r0, r21
    b9f2:	00 0c       	add	r0, r0
    b9f4:	66 0b       	sbc	r22, r22
    b9f6:	77 0b       	sbc	r23, r23
    b9f8:	48 0f       	add	r20, r24
    b9fa:	59 1f       	adc	r21, r25
    b9fc:	6a 1f       	adc	r22, r26
    b9fe:	7b 1f       	adc	r23, r27
    ba00:	40 93 c6 26 	sts	0x26C6, r20	; 0x8026c6 <g_adc_5v0_sum>
    ba04:	50 93 c7 26 	sts	0x26C7, r21	; 0x8026c7 <g_adc_5v0_sum+0x1>
    ba08:	60 93 c8 26 	sts	0x26C8, r22	; 0x8026c8 <g_adc_5v0_sum+0x2>
    ba0c:	70 93 c9 26 	sts	0x26C9, r23	; 0x8026c9 <g_adc_5v0_sum+0x3>
    ba10:	80 91 c4 26 	lds	r24, 0x26C4	; 0x8026c4 <g_adc_5v0_cnt>
    ba14:	90 91 c5 26 	lds	r25, 0x26C5	; 0x8026c5 <g_adc_5v0_cnt+0x1>
    ba18:	01 96       	adiw	r24, 0x01	; 1
    ba1a:	80 93 c4 26 	sts	0x26C4, r24	; 0x8026c4 <g_adc_5v0_cnt>
    ba1e:	90 93 c5 26 	sts	0x26C5, r25	; 0x8026c5 <g_adc_5v0_cnt+0x1>
    ba22:	8f 3f       	cpi	r24, 0xFF	; 255
    ba24:	91 05       	cpc	r25, r1
    ba26:	09 f0       	breq	.+2      	; 0xba2a <isr_adc_a+0xf0>
    ba28:	08 f4       	brcc	.+2      	; 0xba2c <isr_adc_a+0xf2>
    ba2a:	2d c1       	rjmp	.+602    	; 0xbc86 <isr_adc_a+0x34c>
    ba2c:	80 91 c6 26 	lds	r24, 0x26C6	; 0x8026c6 <g_adc_5v0_sum>
    ba30:	90 91 c7 26 	lds	r25, 0x26C7	; 0x8026c7 <g_adc_5v0_sum+0x1>
    ba34:	a0 91 c8 26 	lds	r26, 0x26C8	; 0x8026c8 <g_adc_5v0_sum+0x2>
    ba38:	b0 91 c9 26 	lds	r27, 0x26C9	; 0x8026c9 <g_adc_5v0_sum+0x3>
    ba3c:	80 93 ca 26 	sts	0x26CA, r24	; 0x8026ca <g_adc_5v0_cur>
    ba40:	90 93 cb 26 	sts	0x26CB, r25	; 0x8026cb <g_adc_5v0_cur+0x1>
    ba44:	a0 93 cc 26 	sts	0x26CC, r26	; 0x8026cc <g_adc_5v0_cur+0x2>
    ba48:	b0 93 cd 26 	sts	0x26CD, r27	; 0x8026cd <g_adc_5v0_cur+0x3>
    ba4c:	10 92 c4 26 	sts	0x26C4, r1	; 0x8026c4 <g_adc_5v0_cnt>
    ba50:	10 92 c5 26 	sts	0x26C5, r1	; 0x8026c5 <g_adc_5v0_cnt+0x1>
    ba54:	10 92 c6 26 	sts	0x26C6, r1	; 0x8026c6 <g_adc_5v0_sum>
    ba58:	10 92 c7 26 	sts	0x26C7, r1	; 0x8026c7 <g_adc_5v0_sum+0x1>
    ba5c:	10 92 c8 26 	sts	0x26C8, r1	; 0x8026c8 <g_adc_5v0_sum+0x2>
    ba60:	10 92 c9 26 	sts	0x26C9, r1	; 0x8026c9 <g_adc_5v0_sum+0x3>
    ba64:	08 95       	ret
    ba66:	80 91 bc 26 	lds	r24, 0x26BC	; 0x8026bc <g_adc_vbat_sum>
    ba6a:	90 91 bd 26 	lds	r25, 0x26BD	; 0x8026bd <g_adc_vbat_sum+0x1>
    ba6e:	a0 91 be 26 	lds	r26, 0x26BE	; 0x8026be <g_adc_vbat_sum+0x2>
    ba72:	b0 91 bf 26 	lds	r27, 0x26BF	; 0x8026bf <g_adc_vbat_sum+0x3>
    ba76:	05 2e       	mov	r0, r21
    ba78:	00 0c       	add	r0, r0
    ba7a:	66 0b       	sbc	r22, r22
    ba7c:	77 0b       	sbc	r23, r23
    ba7e:	48 0f       	add	r20, r24
    ba80:	59 1f       	adc	r21, r25
    ba82:	6a 1f       	adc	r22, r26
    ba84:	7b 1f       	adc	r23, r27
    ba86:	40 93 bc 26 	sts	0x26BC, r20	; 0x8026bc <g_adc_vbat_sum>
    ba8a:	50 93 bd 26 	sts	0x26BD, r21	; 0x8026bd <g_adc_vbat_sum+0x1>
    ba8e:	60 93 be 26 	sts	0x26BE, r22	; 0x8026be <g_adc_vbat_sum+0x2>
    ba92:	70 93 bf 26 	sts	0x26BF, r23	; 0x8026bf <g_adc_vbat_sum+0x3>
    ba96:	80 91 ba 26 	lds	r24, 0x26BA	; 0x8026ba <g_adc_vbat_cnt>
    ba9a:	90 91 bb 26 	lds	r25, 0x26BB	; 0x8026bb <g_adc_vbat_cnt+0x1>
    ba9e:	01 96       	adiw	r24, 0x01	; 1
    baa0:	80 93 ba 26 	sts	0x26BA, r24	; 0x8026ba <g_adc_vbat_cnt>
    baa4:	90 93 bb 26 	sts	0x26BB, r25	; 0x8026bb <g_adc_vbat_cnt+0x1>
    baa8:	8f 3f       	cpi	r24, 0xFF	; 255
    baaa:	91 05       	cpc	r25, r1
    baac:	09 f0       	breq	.+2      	; 0xbab0 <isr_adc_a+0x176>
    baae:	08 f4       	brcc	.+2      	; 0xbab2 <isr_adc_a+0x178>
    bab0:	ea c0       	rjmp	.+468    	; 0xbc86 <isr_adc_a+0x34c>
    bab2:	80 91 bc 26 	lds	r24, 0x26BC	; 0x8026bc <g_adc_vbat_sum>
    bab6:	90 91 bd 26 	lds	r25, 0x26BD	; 0x8026bd <g_adc_vbat_sum+0x1>
    baba:	a0 91 be 26 	lds	r26, 0x26BE	; 0x8026be <g_adc_vbat_sum+0x2>
    babe:	b0 91 bf 26 	lds	r27, 0x26BF	; 0x8026bf <g_adc_vbat_sum+0x3>
    bac2:	80 93 c0 26 	sts	0x26C0, r24	; 0x8026c0 <g_adc_vbat_cur>
    bac6:	90 93 c1 26 	sts	0x26C1, r25	; 0x8026c1 <g_adc_vbat_cur+0x1>
    baca:	a0 93 c2 26 	sts	0x26C2, r26	; 0x8026c2 <g_adc_vbat_cur+0x2>
    bace:	b0 93 c3 26 	sts	0x26C3, r27	; 0x8026c3 <g_adc_vbat_cur+0x3>
    bad2:	10 92 ba 26 	sts	0x26BA, r1	; 0x8026ba <g_adc_vbat_cnt>
    bad6:	10 92 bb 26 	sts	0x26BB, r1	; 0x8026bb <g_adc_vbat_cnt+0x1>
    bada:	10 92 bc 26 	sts	0x26BC, r1	; 0x8026bc <g_adc_vbat_sum>
    bade:	10 92 bd 26 	sts	0x26BD, r1	; 0x8026bd <g_adc_vbat_sum+0x1>
    bae2:	10 92 be 26 	sts	0x26BE, r1	; 0x8026be <g_adc_vbat_sum+0x2>
    bae6:	10 92 bf 26 	sts	0x26BF, r1	; 0x8026bf <g_adc_vbat_sum+0x3>
    baea:	08 95       	ret
    baec:	61 ff       	sbrs	r22, 1
    baee:	43 c0       	rjmp	.+134    	; 0xbb76 <isr_adc_a+0x23c>
    baf0:	80 91 b2 26 	lds	r24, 0x26B2	; 0x8026b2 <g_adc_io_adc4_sum>
    baf4:	90 91 b3 26 	lds	r25, 0x26B3	; 0x8026b3 <g_adc_io_adc4_sum+0x1>
    baf8:	a0 91 b4 26 	lds	r26, 0x26B4	; 0x8026b4 <g_adc_io_adc4_sum+0x2>
    bafc:	b0 91 b5 26 	lds	r27, 0x26B5	; 0x8026b5 <g_adc_io_adc4_sum+0x3>
    bb00:	05 2e       	mov	r0, r21
    bb02:	00 0c       	add	r0, r0
    bb04:	66 0b       	sbc	r22, r22
    bb06:	77 0b       	sbc	r23, r23
    bb08:	48 0f       	add	r20, r24
    bb0a:	59 1f       	adc	r21, r25
    bb0c:	6a 1f       	adc	r22, r26
    bb0e:	7b 1f       	adc	r23, r27
    bb10:	40 93 b2 26 	sts	0x26B2, r20	; 0x8026b2 <g_adc_io_adc4_sum>
    bb14:	50 93 b3 26 	sts	0x26B3, r21	; 0x8026b3 <g_adc_io_adc4_sum+0x1>
    bb18:	60 93 b4 26 	sts	0x26B4, r22	; 0x8026b4 <g_adc_io_adc4_sum+0x2>
    bb1c:	70 93 b5 26 	sts	0x26B5, r23	; 0x8026b5 <g_adc_io_adc4_sum+0x3>
    bb20:	80 91 b0 26 	lds	r24, 0x26B0	; 0x8026b0 <g_adc_io_adc4_cnt>
    bb24:	90 91 b1 26 	lds	r25, 0x26B1	; 0x8026b1 <g_adc_io_adc4_cnt+0x1>
    bb28:	01 96       	adiw	r24, 0x01	; 1
    bb2a:	80 93 b0 26 	sts	0x26B0, r24	; 0x8026b0 <g_adc_io_adc4_cnt>
    bb2e:	90 93 b1 26 	sts	0x26B1, r25	; 0x8026b1 <g_adc_io_adc4_cnt+0x1>
    bb32:	8f 3f       	cpi	r24, 0xFF	; 255
    bb34:	91 05       	cpc	r25, r1
    bb36:	09 f0       	breq	.+2      	; 0xbb3a <isr_adc_a+0x200>
    bb38:	08 f4       	brcc	.+2      	; 0xbb3c <isr_adc_a+0x202>
    bb3a:	a5 c0       	rjmp	.+330    	; 0xbc86 <isr_adc_a+0x34c>
    bb3c:	80 91 b2 26 	lds	r24, 0x26B2	; 0x8026b2 <g_adc_io_adc4_sum>
    bb40:	90 91 b3 26 	lds	r25, 0x26B3	; 0x8026b3 <g_adc_io_adc4_sum+0x1>
    bb44:	a0 91 b4 26 	lds	r26, 0x26B4	; 0x8026b4 <g_adc_io_adc4_sum+0x2>
    bb48:	b0 91 b5 26 	lds	r27, 0x26B5	; 0x8026b5 <g_adc_io_adc4_sum+0x3>
    bb4c:	80 93 b6 26 	sts	0x26B6, r24	; 0x8026b6 <g_adc_io_adc4_cur>
    bb50:	90 93 b7 26 	sts	0x26B7, r25	; 0x8026b7 <g_adc_io_adc4_cur+0x1>
    bb54:	a0 93 b8 26 	sts	0x26B8, r26	; 0x8026b8 <g_adc_io_adc4_cur+0x2>
    bb58:	b0 93 b9 26 	sts	0x26B9, r27	; 0x8026b9 <g_adc_io_adc4_cur+0x3>
    bb5c:	10 92 b0 26 	sts	0x26B0, r1	; 0x8026b0 <g_adc_io_adc4_cnt>
    bb60:	10 92 b1 26 	sts	0x26B1, r1	; 0x8026b1 <g_adc_io_adc4_cnt+0x1>
    bb64:	10 92 b2 26 	sts	0x26B2, r1	; 0x8026b2 <g_adc_io_adc4_sum>
    bb68:	10 92 b3 26 	sts	0x26B3, r1	; 0x8026b3 <g_adc_io_adc4_sum+0x1>
    bb6c:	10 92 b4 26 	sts	0x26B4, r1	; 0x8026b4 <g_adc_io_adc4_sum+0x2>
    bb70:	10 92 b5 26 	sts	0x26B5, r1	; 0x8026b5 <g_adc_io_adc4_sum+0x3>
    bb74:	08 95       	ret
    bb76:	62 ff       	sbrs	r22, 2
    bb78:	43 c0       	rjmp	.+134    	; 0xbc00 <isr_adc_a+0x2c6>
    bb7a:	80 91 a8 26 	lds	r24, 0x26A8	; 0x8026a8 <g_adc_io_adc5_sum>
    bb7e:	90 91 a9 26 	lds	r25, 0x26A9	; 0x8026a9 <g_adc_io_adc5_sum+0x1>
    bb82:	a0 91 aa 26 	lds	r26, 0x26AA	; 0x8026aa <g_adc_io_adc5_sum+0x2>
    bb86:	b0 91 ab 26 	lds	r27, 0x26AB	; 0x8026ab <g_adc_io_adc5_sum+0x3>
    bb8a:	05 2e       	mov	r0, r21
    bb8c:	00 0c       	add	r0, r0
    bb8e:	66 0b       	sbc	r22, r22
    bb90:	77 0b       	sbc	r23, r23
    bb92:	48 0f       	add	r20, r24
    bb94:	59 1f       	adc	r21, r25
    bb96:	6a 1f       	adc	r22, r26
    bb98:	7b 1f       	adc	r23, r27
    bb9a:	40 93 a8 26 	sts	0x26A8, r20	; 0x8026a8 <g_adc_io_adc5_sum>
    bb9e:	50 93 a9 26 	sts	0x26A9, r21	; 0x8026a9 <g_adc_io_adc5_sum+0x1>
    bba2:	60 93 aa 26 	sts	0x26AA, r22	; 0x8026aa <g_adc_io_adc5_sum+0x2>
    bba6:	70 93 ab 26 	sts	0x26AB, r23	; 0x8026ab <g_adc_io_adc5_sum+0x3>
    bbaa:	80 91 a6 26 	lds	r24, 0x26A6	; 0x8026a6 <g_adc_io_adc5_cnt>
    bbae:	90 91 a7 26 	lds	r25, 0x26A7	; 0x8026a7 <g_adc_io_adc5_cnt+0x1>
    bbb2:	01 96       	adiw	r24, 0x01	; 1
    bbb4:	80 93 a6 26 	sts	0x26A6, r24	; 0x8026a6 <g_adc_io_adc5_cnt>
    bbb8:	90 93 a7 26 	sts	0x26A7, r25	; 0x8026a7 <g_adc_io_adc5_cnt+0x1>
    bbbc:	8f 3f       	cpi	r24, 0xFF	; 255
    bbbe:	91 05       	cpc	r25, r1
    bbc0:	09 f0       	breq	.+2      	; 0xbbc4 <isr_adc_a+0x28a>
    bbc2:	08 f4       	brcc	.+2      	; 0xbbc6 <isr_adc_a+0x28c>
    bbc4:	60 c0       	rjmp	.+192    	; 0xbc86 <isr_adc_a+0x34c>
    bbc6:	80 91 a8 26 	lds	r24, 0x26A8	; 0x8026a8 <g_adc_io_adc5_sum>
    bbca:	90 91 a9 26 	lds	r25, 0x26A9	; 0x8026a9 <g_adc_io_adc5_sum+0x1>
    bbce:	a0 91 aa 26 	lds	r26, 0x26AA	; 0x8026aa <g_adc_io_adc5_sum+0x2>
    bbd2:	b0 91 ab 26 	lds	r27, 0x26AB	; 0x8026ab <g_adc_io_adc5_sum+0x3>
    bbd6:	80 93 ac 26 	sts	0x26AC, r24	; 0x8026ac <g_adc_io_adc5_cur>
    bbda:	90 93 ad 26 	sts	0x26AD, r25	; 0x8026ad <g_adc_io_adc5_cur+0x1>
    bbde:	a0 93 ae 26 	sts	0x26AE, r26	; 0x8026ae <g_adc_io_adc5_cur+0x2>
    bbe2:	b0 93 af 26 	sts	0x26AF, r27	; 0x8026af <g_adc_io_adc5_cur+0x3>
    bbe6:	10 92 a6 26 	sts	0x26A6, r1	; 0x8026a6 <g_adc_io_adc5_cnt>
    bbea:	10 92 a7 26 	sts	0x26A7, r1	; 0x8026a7 <g_adc_io_adc5_cnt+0x1>
    bbee:	10 92 a8 26 	sts	0x26A8, r1	; 0x8026a8 <g_adc_io_adc5_sum>
    bbf2:	10 92 a9 26 	sts	0x26A9, r1	; 0x8026a9 <g_adc_io_adc5_sum+0x1>
    bbf6:	10 92 aa 26 	sts	0x26AA, r1	; 0x8026aa <g_adc_io_adc5_sum+0x2>
    bbfa:	10 92 ab 26 	sts	0x26AB, r1	; 0x8026ab <g_adc_io_adc5_sum+0x3>
    bbfe:	08 95       	ret
    bc00:	63 ff       	sbrs	r22, 3
    bc02:	41 c0       	rjmp	.+130    	; 0xbc86 <isr_adc_a+0x34c>
    bc04:	80 91 9e 26 	lds	r24, 0x269E	; 0x80269e <g_adc_silence_sum>
    bc08:	90 91 9f 26 	lds	r25, 0x269F	; 0x80269f <g_adc_silence_sum+0x1>
    bc0c:	a0 91 a0 26 	lds	r26, 0x26A0	; 0x8026a0 <g_adc_silence_sum+0x2>
    bc10:	b0 91 a1 26 	lds	r27, 0x26A1	; 0x8026a1 <g_adc_silence_sum+0x3>
    bc14:	05 2e       	mov	r0, r21
    bc16:	00 0c       	add	r0, r0
    bc18:	66 0b       	sbc	r22, r22
    bc1a:	77 0b       	sbc	r23, r23
    bc1c:	48 0f       	add	r20, r24
    bc1e:	59 1f       	adc	r21, r25
    bc20:	6a 1f       	adc	r22, r26
    bc22:	7b 1f       	adc	r23, r27
    bc24:	40 93 9e 26 	sts	0x269E, r20	; 0x80269e <g_adc_silence_sum>
    bc28:	50 93 9f 26 	sts	0x269F, r21	; 0x80269f <g_adc_silence_sum+0x1>
    bc2c:	60 93 a0 26 	sts	0x26A0, r22	; 0x8026a0 <g_adc_silence_sum+0x2>
    bc30:	70 93 a1 26 	sts	0x26A1, r23	; 0x8026a1 <g_adc_silence_sum+0x3>
    bc34:	80 91 9c 26 	lds	r24, 0x269C	; 0x80269c <g_adc_silence_cnt>
    bc38:	90 91 9d 26 	lds	r25, 0x269D	; 0x80269d <g_adc_silence_cnt+0x1>
    bc3c:	01 96       	adiw	r24, 0x01	; 1
    bc3e:	80 93 9c 26 	sts	0x269C, r24	; 0x80269c <g_adc_silence_cnt>
    bc42:	90 93 9d 26 	sts	0x269D, r25	; 0x80269d <g_adc_silence_cnt+0x1>
    bc46:	8f 3f       	cpi	r24, 0xFF	; 255
    bc48:	91 05       	cpc	r25, r1
    bc4a:	e9 f0       	breq	.+58     	; 0xbc86 <isr_adc_a+0x34c>
    bc4c:	e0 f0       	brcs	.+56     	; 0xbc86 <isr_adc_a+0x34c>
    bc4e:	80 91 9e 26 	lds	r24, 0x269E	; 0x80269e <g_adc_silence_sum>
    bc52:	90 91 9f 26 	lds	r25, 0x269F	; 0x80269f <g_adc_silence_sum+0x1>
    bc56:	a0 91 a0 26 	lds	r26, 0x26A0	; 0x8026a0 <g_adc_silence_sum+0x2>
    bc5a:	b0 91 a1 26 	lds	r27, 0x26A1	; 0x8026a1 <g_adc_silence_sum+0x3>
    bc5e:	80 93 a2 26 	sts	0x26A2, r24	; 0x8026a2 <g_adc_silence_cur>
    bc62:	90 93 a3 26 	sts	0x26A3, r25	; 0x8026a3 <g_adc_silence_cur+0x1>
    bc66:	a0 93 a4 26 	sts	0x26A4, r26	; 0x8026a4 <g_adc_silence_cur+0x2>
    bc6a:	b0 93 a5 26 	sts	0x26A5, r27	; 0x8026a5 <g_adc_silence_cur+0x3>
    bc6e:	10 92 9c 26 	sts	0x269C, r1	; 0x80269c <g_adc_silence_cnt>
    bc72:	10 92 9d 26 	sts	0x269D, r1	; 0x80269d <g_adc_silence_cnt+0x1>
    bc76:	10 92 9e 26 	sts	0x269E, r1	; 0x80269e <g_adc_silence_sum>
    bc7a:	10 92 9f 26 	sts	0x269F, r1	; 0x80269f <g_adc_silence_sum+0x1>
    bc7e:	10 92 a0 26 	sts	0x26A0, r1	; 0x8026a0 <g_adc_silence_sum+0x2>
    bc82:	10 92 a1 26 	sts	0x26A1, r1	; 0x8026a1 <g_adc_silence_sum+0x3>
    bc86:	08 95       	ret

0000bc88 <isr_adc_b>:
    bc88:	0f 93       	push	r16
    bc8a:	1f 93       	push	r17
    bc8c:	60 ff       	sbrs	r22, 0
    bc8e:	43 c0       	rjmp	.+134    	; 0xbd16 <isr_adc_b+0x8e>
    bc90:	00 91 94 26 	lds	r16, 0x2694	; 0x802694 <g_adc_temp_sum>
    bc94:	10 91 95 26 	lds	r17, 0x2695	; 0x802695 <g_adc_temp_sum+0x1>
    bc98:	20 91 96 26 	lds	r18, 0x2696	; 0x802696 <g_adc_temp_sum+0x2>
    bc9c:	30 91 97 26 	lds	r19, 0x2697	; 0x802697 <g_adc_temp_sum+0x3>
    bca0:	4e 5b       	subi	r20, 0xBE	; 190
    bca2:	51 09       	sbc	r21, r1
    bca4:	05 2e       	mov	r0, r21
    bca6:	00 0c       	add	r0, r0
    bca8:	66 0b       	sbc	r22, r22
    bcaa:	77 0b       	sbc	r23, r23
    bcac:	40 0f       	add	r20, r16
    bcae:	51 1f       	adc	r21, r17
    bcb0:	62 1f       	adc	r22, r18
    bcb2:	73 1f       	adc	r23, r19
    bcb4:	40 93 94 26 	sts	0x2694, r20	; 0x802694 <g_adc_temp_sum>
    bcb8:	50 93 95 26 	sts	0x2695, r21	; 0x802695 <g_adc_temp_sum+0x1>
    bcbc:	60 93 96 26 	sts	0x2696, r22	; 0x802696 <g_adc_temp_sum+0x2>
    bcc0:	70 93 97 26 	sts	0x2697, r23	; 0x802697 <g_adc_temp_sum+0x3>
    bcc4:	80 91 92 26 	lds	r24, 0x2692	; 0x802692 <g_adc_temp_cnt>
    bcc8:	90 91 93 26 	lds	r25, 0x2693	; 0x802693 <g_adc_temp_cnt+0x1>
    bccc:	01 96       	adiw	r24, 0x01	; 1
    bcce:	80 93 92 26 	sts	0x2692, r24	; 0x802692 <g_adc_temp_cnt>
    bcd2:	90 93 93 26 	sts	0x2693, r25	; 0x802693 <g_adc_temp_cnt+0x1>
    bcd6:	8f 3f       	cpi	r24, 0xFF	; 255
    bcd8:	91 05       	cpc	r25, r1
    bcda:	e9 f0       	breq	.+58     	; 0xbd16 <isr_adc_b+0x8e>
    bcdc:	e0 f0       	brcs	.+56     	; 0xbd16 <isr_adc_b+0x8e>
    bcde:	80 91 94 26 	lds	r24, 0x2694	; 0x802694 <g_adc_temp_sum>
    bce2:	90 91 95 26 	lds	r25, 0x2695	; 0x802695 <g_adc_temp_sum+0x1>
    bce6:	a0 91 96 26 	lds	r26, 0x2696	; 0x802696 <g_adc_temp_sum+0x2>
    bcea:	b0 91 97 26 	lds	r27, 0x2697	; 0x802697 <g_adc_temp_sum+0x3>
    bcee:	80 93 98 26 	sts	0x2698, r24	; 0x802698 <g_adc_temp_cur>
    bcf2:	90 93 99 26 	sts	0x2699, r25	; 0x802699 <g_adc_temp_cur+0x1>
    bcf6:	a0 93 9a 26 	sts	0x269A, r26	; 0x80269a <g_adc_temp_cur+0x2>
    bcfa:	b0 93 9b 26 	sts	0x269B, r27	; 0x80269b <g_adc_temp_cur+0x3>
    bcfe:	10 92 92 26 	sts	0x2692, r1	; 0x802692 <g_adc_temp_cnt>
    bd02:	10 92 93 26 	sts	0x2693, r1	; 0x802693 <g_adc_temp_cnt+0x1>
    bd06:	10 92 94 26 	sts	0x2694, r1	; 0x802694 <g_adc_temp_sum>
    bd0a:	10 92 95 26 	sts	0x2695, r1	; 0x802695 <g_adc_temp_sum+0x1>
    bd0e:	10 92 96 26 	sts	0x2696, r1	; 0x802696 <g_adc_temp_sum+0x2>
    bd12:	10 92 97 26 	sts	0x2697, r1	; 0x802697 <g_adc_temp_sum+0x3>
    bd16:	1f 91       	pop	r17
    bd18:	0f 91       	pop	r16
    bd1a:	08 95       	ret

0000bd1c <task_dac>:
    bd1c:	2f 92       	push	r2
    bd1e:	3f 92       	push	r3
    bd20:	4f 92       	push	r4
    bd22:	5f 92       	push	r5
    bd24:	6f 92       	push	r6
    bd26:	7f 92       	push	r7
    bd28:	8f 92       	push	r8
    bd2a:	9f 92       	push	r9
    bd2c:	af 92       	push	r10
    bd2e:	bf 92       	push	r11
    bd30:	cf 92       	push	r12
    bd32:	df 92       	push	r13
    bd34:	ef 92       	push	r14
    bd36:	ff 92       	push	r15
    bd38:	0f 93       	push	r16
    bd3a:	1f 93       	push	r17
    bd3c:	cf 93       	push	r28
    bd3e:	df 93       	push	r29
    bd40:	cd b7       	in	r28, 0x3d	; 61
    bd42:	de b7       	in	r29, 0x3e	; 62
    bd44:	2e 97       	sbiw	r28, 0x0e	; 14
    bd46:	cd bf       	out	0x3d, r28	; 61
    bd48:	de bf       	out	0x3e, r29	; 62
    bd4a:	8f b7       	in	r24, 0x3f	; 63
    bd4c:	8a 83       	std	Y+2, r24	; 0x02
    bd4e:	f8 94       	cli
    bd50:	8a 81       	ldd	r24, Y+2	; 0x02
    bd52:	40 90 13 20 	lds	r4, 0x2013	; 0x802013 <dds0_freq_mHz>
    bd56:	50 90 14 20 	lds	r5, 0x2014	; 0x802014 <dds0_freq_mHz+0x1>
    bd5a:	60 90 15 20 	lds	r6, 0x2015	; 0x802015 <dds0_freq_mHz+0x2>
    bd5e:	70 90 16 20 	lds	r7, 0x2016	; 0x802016 <dds0_freq_mHz+0x3>
    bd62:	00 91 0f 20 	lds	r16, 0x200F	; 0x80200f <dds1_freq_mHz>
    bd66:	10 91 10 20 	lds	r17, 0x2010	; 0x802010 <dds1_freq_mHz+0x1>
    bd6a:	20 91 11 20 	lds	r18, 0x2011	; 0x802011 <dds1_freq_mHz+0x2>
    bd6e:	30 91 12 20 	lds	r19, 0x2012	; 0x802012 <dds1_freq_mHz+0x3>
    bd72:	0b 87       	std	Y+11, r16	; 0x0b
    bd74:	1c 87       	std	Y+12, r17	; 0x0c
    bd76:	2d 87       	std	Y+13, r18	; 0x0d
    bd78:	3e 87       	std	Y+14, r19	; 0x0e
    bd7a:	8f bf       	out	0x3f, r24	; 63
    bd7c:	80 91 c5 24 	lds	r24, 0x24C5	; 0x8024c5 <s_dds0_freq_mHz.8084>
    bd80:	90 91 c6 24 	lds	r25, 0x24C6	; 0x8024c6 <s_dds0_freq_mHz.8084+0x1>
    bd84:	a0 91 c7 24 	lds	r26, 0x24C7	; 0x8024c7 <s_dds0_freq_mHz.8084+0x2>
    bd88:	b0 91 c8 24 	lds	r27, 0x24C8	; 0x8024c8 <s_dds0_freq_mHz.8084+0x3>
    bd8c:	48 16       	cp	r4, r24
    bd8e:	59 06       	cpc	r5, r25
    bd90:	6a 06       	cpc	r6, r26
    bd92:	7b 06       	cpc	r7, r27
    bd94:	71 f4       	brne	.+28     	; 0xbdb2 <task_dac+0x96>
    bd96:	80 91 c1 24 	lds	r24, 0x24C1	; 0x8024c1 <s_dds1_freq_mHz.8085>
    bd9a:	90 91 c2 24 	lds	r25, 0x24C2	; 0x8024c2 <s_dds1_freq_mHz.8085+0x1>
    bd9e:	a0 91 c3 24 	lds	r26, 0x24C3	; 0x8024c3 <s_dds1_freq_mHz.8085+0x2>
    bda2:	b0 91 c4 24 	lds	r27, 0x24C4	; 0x8024c4 <s_dds1_freq_mHz.8085+0x3>
    bda6:	08 17       	cp	r16, r24
    bda8:	19 07       	cpc	r17, r25
    bdaa:	2a 07       	cpc	r18, r26
    bdac:	3b 07       	cpc	r19, r27
    bdae:	09 f4       	brne	.+2      	; 0xbdb2 <task_dac+0x96>
    bdb0:	a1 c0       	rjmp	.+322    	; 0xbef4 <task_dac+0x1d8>
    bdb2:	80 91 13 20 	lds	r24, 0x2013	; 0x802013 <dds0_freq_mHz>
    bdb6:	90 91 14 20 	lds	r25, 0x2014	; 0x802014 <dds0_freq_mHz+0x1>
    bdba:	a0 91 15 20 	lds	r26, 0x2015	; 0x802015 <dds0_freq_mHz+0x2>
    bdbe:	b0 91 16 20 	lds	r27, 0x2016	; 0x802016 <dds0_freq_mHz+0x3>
    bdc2:	8c 01       	movw	r16, r24
    bdc4:	9d 01       	movw	r18, r26
    bdc6:	40 e0       	ldi	r20, 0x00	; 0
    bdc8:	50 e0       	ldi	r21, 0x00	; 0
    bdca:	ba 01       	movw	r22, r20
    bdcc:	8b 83       	std	Y+3, r24	; 0x03
    bdce:	1c 83       	std	Y+4, r17	; 0x04
    bdd0:	2d 83       	std	Y+5, r18	; 0x05
    bdd2:	3e 83       	std	Y+6, r19	; 0x06
    bdd4:	4f 83       	std	Y+7, r20	; 0x07
    bdd6:	58 87       	std	Y+8, r21	; 0x08
    bdd8:	69 87       	std	Y+9, r22	; 0x09
    bdda:	7a 87       	std	Y+10, r23	; 0x0a
    bddc:	aa 24       	eor	r10, r10
    bdde:	aa 94       	dec	r10
    bde0:	bb 24       	eor	r11, r11
    bde2:	ba 94       	dec	r11
    bde4:	cc 24       	eor	r12, r12
    bde6:	ca 94       	dec	r12
    bde8:	dd 24       	eor	r13, r13
    bdea:	da 94       	dec	r13
    bdec:	e1 2c       	mov	r14, r1
    bdee:	f1 2c       	mov	r15, r1
    bdf0:	00 e0       	ldi	r16, 0x00	; 0
    bdf2:	10 e0       	ldi	r17, 0x00	; 0
    bdf4:	2b 81       	ldd	r18, Y+3	; 0x03
    bdf6:	3c 81       	ldd	r19, Y+4	; 0x04
    bdf8:	4d 81       	ldd	r20, Y+5	; 0x05
    bdfa:	5e 81       	ldd	r21, Y+6	; 0x06
    bdfc:	60 e0       	ldi	r22, 0x00	; 0
    bdfe:	70 e0       	ldi	r23, 0x00	; 0
    be00:	80 e0       	ldi	r24, 0x00	; 0
    be02:	90 e0       	ldi	r25, 0x00	; 0
    be04:	0e 94 fe 7c 	call	0xf9fc	; 0xf9fc <__muldi3>
    be08:	a1 2c       	mov	r10, r1
    be0a:	0f 2e       	mov	r0, r31
    be0c:	fc e6       	ldi	r31, 0x6C	; 108
    be0e:	bf 2e       	mov	r11, r31
    be10:	f0 2d       	mov	r31, r0
    be12:	0f 2e       	mov	r0, r31
    be14:	fc ed       	ldi	r31, 0xDC	; 220
    be16:	cf 2e       	mov	r12, r31
    be18:	f0 2d       	mov	r31, r0
    be1a:	68 94       	set
    be1c:	dd 24       	eor	r13, r13
    be1e:	d1 f8       	bld	r13, 1
    be20:	0e 94 7c 7d 	call	0xfaf8	; 0xfaf8 <__udivdi3>
    be24:	92 2e       	mov	r9, r18
    be26:	83 2e       	mov	r8, r19
    be28:	34 2e       	mov	r3, r20
    be2a:	25 2e       	mov	r2, r21
    be2c:	80 91 0f 20 	lds	r24, 0x200F	; 0x80200f <dds1_freq_mHz>
    be30:	90 91 10 20 	lds	r25, 0x2010	; 0x802010 <dds1_freq_mHz+0x1>
    be34:	a0 91 11 20 	lds	r26, 0x2011	; 0x802011 <dds1_freq_mHz+0x2>
    be38:	b0 91 12 20 	lds	r27, 0x2012	; 0x802012 <dds1_freq_mHz+0x3>
    be3c:	8c 01       	movw	r16, r24
    be3e:	9d 01       	movw	r18, r26
    be40:	40 e0       	ldi	r20, 0x00	; 0
    be42:	50 e0       	ldi	r21, 0x00	; 0
    be44:	ba 01       	movw	r22, r20
    be46:	8b 83       	std	Y+3, r24	; 0x03
    be48:	1c 83       	std	Y+4, r17	; 0x04
    be4a:	2d 83       	std	Y+5, r18	; 0x05
    be4c:	3e 83       	std	Y+6, r19	; 0x06
    be4e:	4f 83       	std	Y+7, r20	; 0x07
    be50:	58 87       	std	Y+8, r21	; 0x08
    be52:	69 87       	std	Y+9, r22	; 0x09
    be54:	7a 87       	std	Y+10, r23	; 0x0a
    be56:	aa 24       	eor	r10, r10
    be58:	aa 94       	dec	r10
    be5a:	bb 24       	eor	r11, r11
    be5c:	ba 94       	dec	r11
    be5e:	cc 24       	eor	r12, r12
    be60:	ca 94       	dec	r12
    be62:	dd 24       	eor	r13, r13
    be64:	da 94       	dec	r13
    be66:	00 e0       	ldi	r16, 0x00	; 0
    be68:	10 e0       	ldi	r17, 0x00	; 0
    be6a:	2b 81       	ldd	r18, Y+3	; 0x03
    be6c:	3c 81       	ldd	r19, Y+4	; 0x04
    be6e:	4d 81       	ldd	r20, Y+5	; 0x05
    be70:	5e 81       	ldd	r21, Y+6	; 0x06
    be72:	60 e0       	ldi	r22, 0x00	; 0
    be74:	70 e0       	ldi	r23, 0x00	; 0
    be76:	80 e0       	ldi	r24, 0x00	; 0
    be78:	90 e0       	ldi	r25, 0x00	; 0
    be7a:	0e 94 fe 7c 	call	0xf9fc	; 0xf9fc <__muldi3>
    be7e:	a1 2c       	mov	r10, r1
    be80:	0f 2e       	mov	r0, r31
    be82:	fc e6       	ldi	r31, 0x6C	; 108
    be84:	bf 2e       	mov	r11, r31
    be86:	f0 2d       	mov	r31, r0
    be88:	0f 2e       	mov	r0, r31
    be8a:	fc ed       	ldi	r31, 0xDC	; 220
    be8c:	cf 2e       	mov	r12, r31
    be8e:	f0 2d       	mov	r31, r0
    be90:	68 94       	set
    be92:	dd 24       	eor	r13, r13
    be94:	d1 f8       	bld	r13, 1
    be96:	0e 94 7c 7d 	call	0xfaf8	; 0xfaf8 <__udivdi3>
    be9a:	72 2f       	mov	r23, r18
    be9c:	63 2f       	mov	r22, r19
    be9e:	94 2f       	mov	r25, r20
    bea0:	85 2f       	mov	r24, r21
    bea2:	40 92 c5 24 	sts	0x24C5, r4	; 0x8024c5 <s_dds0_freq_mHz.8084>
    bea6:	50 92 c6 24 	sts	0x24C6, r5	; 0x8024c6 <s_dds0_freq_mHz.8084+0x1>
    beaa:	60 92 c7 24 	sts	0x24C7, r6	; 0x8024c7 <s_dds0_freq_mHz.8084+0x2>
    beae:	70 92 c8 24 	sts	0x24C8, r7	; 0x8024c8 <s_dds0_freq_mHz.8084+0x3>
    beb2:	2b 85       	ldd	r18, Y+11	; 0x0b
    beb4:	3c 85       	ldd	r19, Y+12	; 0x0c
    beb6:	4d 85       	ldd	r20, Y+13	; 0x0d
    beb8:	5e 85       	ldd	r21, Y+14	; 0x0e
    beba:	20 93 c1 24 	sts	0x24C1, r18	; 0x8024c1 <s_dds1_freq_mHz.8085>
    bebe:	30 93 c2 24 	sts	0x24C2, r19	; 0x8024c2 <s_dds1_freq_mHz.8085+0x1>
    bec2:	40 93 c3 24 	sts	0x24C3, r20	; 0x8024c3 <s_dds1_freq_mHz.8085+0x2>
    bec6:	50 93 c4 24 	sts	0x24C4, r21	; 0x8024c4 <s_dds1_freq_mHz.8085+0x3>
    beca:	2f b7       	in	r18, 0x3f	; 63
    becc:	29 83       	std	Y+1, r18	; 0x01
    bece:	f8 94       	cli
    bed0:	29 81       	ldd	r18, Y+1	; 0x01
    bed2:	90 92 11 25 	sts	0x2511, r9	; 0x802511 <dds0_inc>
    bed6:	80 92 12 25 	sts	0x2512, r8	; 0x802512 <dds0_inc+0x1>
    beda:	30 92 13 25 	sts	0x2513, r3	; 0x802513 <dds0_inc+0x2>
    bede:	20 92 14 25 	sts	0x2514, r2	; 0x802514 <dds0_inc+0x3>
    bee2:	70 93 09 25 	sts	0x2509, r23	; 0x802509 <dds1_inc>
    bee6:	60 93 0a 25 	sts	0x250A, r22	; 0x80250a <dds1_inc+0x1>
    beea:	90 93 0b 25 	sts	0x250B, r25	; 0x80250b <dds1_inc+0x2>
    beee:	80 93 0c 25 	sts	0x250C, r24	; 0x80250c <dds1_inc+0x3>
    bef2:	2f bf       	out	0x3f, r18	; 63
    bef4:	2e 96       	adiw	r28, 0x0e	; 14
    bef6:	cd bf       	out	0x3d, r28	; 61
    bef8:	de bf       	out	0x3e, r29	; 62
    befa:	df 91       	pop	r29
    befc:	cf 91       	pop	r28
    befe:	1f 91       	pop	r17
    bf00:	0f 91       	pop	r16
    bf02:	ff 90       	pop	r15
    bf04:	ef 90       	pop	r14
    bf06:	df 90       	pop	r13
    bf08:	cf 90       	pop	r12
    bf0a:	bf 90       	pop	r11
    bf0c:	af 90       	pop	r10
    bf0e:	9f 90       	pop	r9
    bf10:	8f 90       	pop	r8
    bf12:	7f 90       	pop	r7
    bf14:	6f 90       	pop	r6
    bf16:	5f 90       	pop	r5
    bf18:	4f 90       	pop	r4
    bf1a:	3f 90       	pop	r3
    bf1c:	2f 90       	pop	r2
    bf1e:	08 95       	ret

0000bf20 <task_adc>:
    bf20:	4f 92       	push	r4
    bf22:	5f 92       	push	r5
    bf24:	6f 92       	push	r6
    bf26:	7f 92       	push	r7
    bf28:	8f 92       	push	r8
    bf2a:	9f 92       	push	r9
    bf2c:	af 92       	push	r10
    bf2e:	bf 92       	push	r11
    bf30:	cf 92       	push	r12
    bf32:	df 92       	push	r13
    bf34:	ef 92       	push	r14
    bf36:	ff 92       	push	r15
    bf38:	cf 93       	push	r28
    bf3a:	df 93       	push	r29
    bf3c:	cd b7       	in	r28, 0x3d	; 61
    bf3e:	de b7       	in	r29, 0x3e	; 62
    bf40:	6a 97       	sbiw	r28, 0x1a	; 26
    bf42:	cd bf       	out	0x3d, r28	; 61
    bf44:	de bf       	out	0x3e, r29	; 62
    bf46:	c0 90 b5 24 	lds	r12, 0x24B5	; 0x8024b5 <adc_last.8095>
    bf4a:	d0 90 b6 24 	lds	r13, 0x24B6	; 0x8024b6 <adc_last.8095+0x1>
    bf4e:	e0 90 b7 24 	lds	r14, 0x24B7	; 0x8024b7 <adc_last.8095+0x2>
    bf52:	f0 90 b8 24 	lds	r15, 0x24B8	; 0x8024b8 <adc_last.8095+0x3>
    bf56:	4b 01       	movw	r8, r22
    bf58:	5c 01       	movw	r10, r24
    bf5a:	8c 18       	sub	r8, r12
    bf5c:	9d 08       	sbc	r9, r13
    bf5e:	ae 08       	sbc	r10, r14
    bf60:	bf 08       	sbc	r11, r15
    bf62:	81 14       	cp	r8, r1
    bf64:	22 e0       	ldi	r18, 0x02	; 2
    bf66:	92 06       	cpc	r9, r18
    bf68:	a1 04       	cpc	r10, r1
    bf6a:	b1 04       	cpc	r11, r1
    bf6c:	30 f4       	brcc	.+12     	; 0xbf7a <task_adc+0x5a>
    bf6e:	6c 15       	cp	r22, r12
    bf70:	7d 05       	cpc	r23, r13
    bf72:	8e 05       	cpc	r24, r14
    bf74:	9f 05       	cpc	r25, r15
    bf76:	08 f0       	brcs	.+2      	; 0xbf7a <task_adc+0x5a>
    bf78:	1a c1       	rjmp	.+564    	; 0xc1ae <task_adc+0x28e>
    bf7a:	dc 01       	movw	r26, r24
    bf7c:	cb 01       	movw	r24, r22
    bf7e:	80 93 b5 24 	sts	0x24B5, r24	; 0x8024b5 <adc_last.8095>
    bf82:	90 93 b6 24 	sts	0x24B6, r25	; 0x8024b6 <adc_last.8095+0x1>
    bf86:	a0 93 b7 24 	sts	0x24B7, r26	; 0x8024b7 <adc_last.8095+0x2>
    bf8a:	b0 93 b8 24 	sts	0x24B8, r27	; 0x8024b8 <adc_last.8095+0x3>
    bf8e:	8f b7       	in	r24, 0x3f	; 63
    bf90:	89 83       	std	Y+1, r24	; 0x01
    bf92:	f8 94       	cli
    bf94:	69 81       	ldd	r22, Y+1	; 0x01
    bf96:	20 91 d4 26 	lds	r18, 0x26D4	; 0x8026d4 <g_adc_vctcxo_cur>
    bf9a:	30 91 d5 26 	lds	r19, 0x26D5	; 0x8026d5 <g_adc_vctcxo_cur+0x1>
    bf9e:	40 91 d6 26 	lds	r20, 0x26D6	; 0x8026d6 <g_adc_vctcxo_cur+0x2>
    bfa2:	50 91 d7 26 	lds	r21, 0x26D7	; 0x8026d7 <g_adc_vctcxo_cur+0x3>
    bfa6:	40 90 ca 26 	lds	r4, 0x26CA	; 0x8026ca <g_adc_5v0_cur>
    bfaa:	50 90 cb 26 	lds	r5, 0x26CB	; 0x8026cb <g_adc_5v0_cur+0x1>
    bfae:	60 90 cc 26 	lds	r6, 0x26CC	; 0x8026cc <g_adc_5v0_cur+0x2>
    bfb2:	70 90 cd 26 	lds	r7, 0x26CD	; 0x8026cd <g_adc_5v0_cur+0x3>
    bfb6:	80 90 c0 26 	lds	r8, 0x26C0	; 0x8026c0 <g_adc_vbat_cur>
    bfba:	90 90 c1 26 	lds	r9, 0x26C1	; 0x8026c1 <g_adc_vbat_cur+0x1>
    bfbe:	a0 90 c2 26 	lds	r10, 0x26C2	; 0x8026c2 <g_adc_vbat_cur+0x2>
    bfc2:	b0 90 c3 26 	lds	r11, 0x26C3	; 0x8026c3 <g_adc_vbat_cur+0x3>
    bfc6:	c0 90 b6 26 	lds	r12, 0x26B6	; 0x8026b6 <g_adc_io_adc4_cur>
    bfca:	d0 90 b7 26 	lds	r13, 0x26B7	; 0x8026b7 <g_adc_io_adc4_cur+0x1>
    bfce:	e0 90 b8 26 	lds	r14, 0x26B8	; 0x8026b8 <g_adc_io_adc4_cur+0x2>
    bfd2:	f0 90 b9 26 	lds	r15, 0x26B9	; 0x8026b9 <g_adc_io_adc4_cur+0x3>
    bfd6:	80 91 ac 26 	lds	r24, 0x26AC	; 0x8026ac <g_adc_io_adc5_cur>
    bfda:	90 91 ad 26 	lds	r25, 0x26AD	; 0x8026ad <g_adc_io_adc5_cur+0x1>
    bfde:	a0 91 ae 26 	lds	r26, 0x26AE	; 0x8026ae <g_adc_io_adc5_cur+0x2>
    bfe2:	b0 91 af 26 	lds	r27, 0x26AF	; 0x8026af <g_adc_io_adc5_cur+0x3>
    bfe6:	8b 83       	std	Y+3, r24	; 0x03
    bfe8:	9c 83       	std	Y+4, r25	; 0x04
    bfea:	ad 83       	std	Y+5, r26	; 0x05
    bfec:	be 83       	std	Y+6, r27	; 0x06
    bfee:	80 91 a2 26 	lds	r24, 0x26A2	; 0x8026a2 <g_adc_silence_cur>
    bff2:	90 91 a3 26 	lds	r25, 0x26A3	; 0x8026a3 <g_adc_silence_cur+0x1>
    bff6:	a0 91 a4 26 	lds	r26, 0x26A4	; 0x8026a4 <g_adc_silence_cur+0x2>
    bffa:	b0 91 a5 26 	lds	r27, 0x26A5	; 0x8026a5 <g_adc_silence_cur+0x3>
    bffe:	8f 83       	std	Y+7, r24	; 0x07
    c000:	98 87       	std	Y+8, r25	; 0x08
    c002:	a9 87       	std	Y+9, r26	; 0x09
    c004:	ba 87       	std	Y+10, r27	; 0x0a
    c006:	80 91 98 26 	lds	r24, 0x2698	; 0x802698 <g_adc_temp_cur>
    c00a:	90 91 99 26 	lds	r25, 0x2699	; 0x802699 <g_adc_temp_cur+0x1>
    c00e:	a0 91 9a 26 	lds	r26, 0x269A	; 0x80269a <g_adc_temp_cur+0x2>
    c012:	b0 91 9b 26 	lds	r27, 0x269B	; 0x80269b <g_adc_temp_cur+0x3>
    c016:	8b 87       	std	Y+11, r24	; 0x0b
    c018:	9c 87       	std	Y+12, r25	; 0x0c
    c01a:	ad 87       	std	Y+13, r26	; 0x0d
    c01c:	be 87       	std	Y+14, r27	; 0x0e
    c01e:	6f bf       	out	0x3f, r22	; 63
    c020:	a8 eb       	ldi	r26, 0xB8	; 184
    c022:	bb e0       	ldi	r27, 0x0B	; 11
    c024:	0e 94 f4 7c 	call	0xf9e8	; 0xf9e8 <__muluhisi3>
    c028:	05 2e       	mov	r0, r21
    c02a:	54 e1       	ldi	r21, 0x14	; 20
    c02c:	96 95       	lsr	r25
    c02e:	87 95       	ror	r24
    c030:	77 95       	ror	r23
    c032:	67 95       	ror	r22
    c034:	5a 95       	dec	r21
    c036:	d1 f7       	brne	.-12     	; 0xc02c <task_adc+0x10c>
    c038:	50 2d       	mov	r21, r0
    c03a:	0e 94 8f 79 	call	0xf31e	; 0xf31e <__floatunsisf>
    c03e:	20 e0       	ldi	r18, 0x00	; 0
    c040:	30 e0       	ldi	r19, 0x00	; 0
    c042:	4c e3       	ldi	r20, 0x3C	; 60
    c044:	52 e4       	ldi	r21, 0x42	; 66
    c046:	0e 94 8a 78 	call	0xf114	; 0xf114 <__subsf3>
    c04a:	0e 94 5e 79 	call	0xf2bc	; 0xf2bc <__fixsfsi>
    c04e:	6f 87       	std	Y+15, r22	; 0x0f
    c050:	78 8b       	std	Y+16, r23	; 0x10
    c052:	89 8b       	std	Y+17, r24	; 0x11
    c054:	9a 8b       	std	Y+18, r25	; 0x12
    c056:	a8 eb       	ldi	r26, 0xB8	; 184
    c058:	bb e0       	ldi	r27, 0x0B	; 11
    c05a:	a3 01       	movw	r20, r6
    c05c:	92 01       	movw	r18, r4
    c05e:	0e 94 f4 7c 	call	0xf9e8	; 0xf9e8 <__muluhisi3>
    c062:	0e 94 8f 79 	call	0xf31e	; 0xf31e <__floatunsisf>
    c066:	29 ed       	ldi	r18, 0xD9	; 217
    c068:	38 ed       	ldi	r19, 0xD8	; 216
    c06a:	4a e1       	ldi	r20, 0x1A	; 26
    c06c:	50 e4       	ldi	r21, 0x40	; 64
    c06e:	0e 94 7e 7a 	call	0xf4fc	; 0xf4fc <__mulsf3>
    c072:	20 e0       	ldi	r18, 0x00	; 0
    c074:	30 e0       	ldi	r19, 0x00	; 0
    c076:	40 e8       	ldi	r20, 0x80	; 128
    c078:	55 e3       	ldi	r21, 0x35	; 53
    c07a:	0e 94 7e 7a 	call	0xf4fc	; 0xf4fc <__mulsf3>
    c07e:	0e 94 5e 79 	call	0xf2bc	; 0xf2bc <__fixsfsi>
    c082:	6b 8b       	std	Y+19, r22	; 0x13
    c084:	7c 8b       	std	Y+20, r23	; 0x14
    c086:	8d 8b       	std	Y+21, r24	; 0x15
    c088:	9e 8b       	std	Y+22, r25	; 0x16
    c08a:	a8 eb       	ldi	r26, 0xB8	; 184
    c08c:	bb e0       	ldi	r27, 0x0B	; 11
    c08e:	a5 01       	movw	r20, r10
    c090:	94 01       	movw	r18, r8
    c092:	0e 94 f4 7c 	call	0xf9e8	; 0xf9e8 <__muluhisi3>
    c096:	0e 94 8f 79 	call	0xf31e	; 0xf31e <__floatunsisf>
    c09a:	23 ee       	ldi	r18, 0xE3	; 227
    c09c:	35 e4       	ldi	r19, 0x45	; 69
    c09e:	4b e1       	ldi	r20, 0x1B	; 27
    c0a0:	50 e4       	ldi	r21, 0x40	; 64
    c0a2:	0e 94 7e 7a 	call	0xf4fc	; 0xf4fc <__mulsf3>
    c0a6:	20 e0       	ldi	r18, 0x00	; 0
    c0a8:	30 e0       	ldi	r19, 0x00	; 0
    c0aa:	40 e8       	ldi	r20, 0x80	; 128
    c0ac:	55 e3       	ldi	r21, 0x35	; 53
    c0ae:	0e 94 7e 7a 	call	0xf4fc	; 0xf4fc <__mulsf3>
    c0b2:	0e 94 5e 79 	call	0xf2bc	; 0xf2bc <__fixsfsi>
    c0b6:	6f 8b       	std	Y+23, r22	; 0x17
    c0b8:	78 8f       	std	Y+24, r23	; 0x18
    c0ba:	89 8f       	std	Y+25, r24	; 0x19
    c0bc:	9a 8f       	std	Y+26, r25	; 0x1a
    c0be:	a8 eb       	ldi	r26, 0xB8	; 184
    c0c0:	bb e0       	ldi	r27, 0x0B	; 11
    c0c2:	a7 01       	movw	r20, r14
    c0c4:	96 01       	movw	r18, r12
    c0c6:	0e 94 f4 7c 	call	0xf9e8	; 0xf9e8 <__muluhisi3>
    c0ca:	6b 01       	movw	r12, r22
    c0cc:	7c 01       	movw	r14, r24
    c0ce:	0b 2e       	mov	r0, r27
    c0d0:	b4 e1       	ldi	r27, 0x14	; 20
    c0d2:	f6 94       	lsr	r15
    c0d4:	e7 94       	ror	r14
    c0d6:	d7 94       	ror	r13
    c0d8:	c7 94       	ror	r12
    c0da:	ba 95       	dec	r27
    c0dc:	d1 f7       	brne	.-12     	; 0xc0d2 <task_adc+0x1b2>
    c0de:	b0 2d       	mov	r27, r0
    c0e0:	2b 81       	ldd	r18, Y+3	; 0x03
    c0e2:	3c 81       	ldd	r19, Y+4	; 0x04
    c0e4:	4d 81       	ldd	r20, Y+5	; 0x05
    c0e6:	5e 81       	ldd	r21, Y+6	; 0x06
    c0e8:	0e 94 f4 7c 	call	0xf9e8	; 0xf9e8 <__muluhisi3>
    c0ec:	2b 01       	movw	r4, r22
    c0ee:	3c 01       	movw	r6, r24
    c0f0:	03 2e       	mov	r0, r19
    c0f2:	34 e1       	ldi	r19, 0x14	; 20
    c0f4:	76 94       	lsr	r7
    c0f6:	67 94       	ror	r6
    c0f8:	57 94       	ror	r5
    c0fa:	47 94       	ror	r4
    c0fc:	3a 95       	dec	r19
    c0fe:	d1 f7       	brne	.-12     	; 0xc0f4 <task_adc+0x1d4>
    c100:	30 2d       	mov	r19, r0
    c102:	2f 81       	ldd	r18, Y+7	; 0x07
    c104:	38 85       	ldd	r19, Y+8	; 0x08
    c106:	49 85       	ldd	r20, Y+9	; 0x09
    c108:	5a 85       	ldd	r21, Y+10	; 0x0a
    c10a:	0e 94 f4 7c 	call	0xf9e8	; 0xf9e8 <__muluhisi3>
    c10e:	4b 01       	movw	r8, r22
    c110:	5c 01       	movw	r10, r24
    c112:	07 2e       	mov	r0, r23
    c114:	74 e1       	ldi	r23, 0x14	; 20
    c116:	b6 94       	lsr	r11
    c118:	a7 94       	ror	r10
    c11a:	97 94       	ror	r9
    c11c:	87 94       	ror	r8
    c11e:	7a 95       	dec	r23
    c120:	d1 f7       	brne	.-12     	; 0xc116 <task_adc+0x1f6>
    c122:	70 2d       	mov	r23, r0
    c124:	a4 e6       	ldi	r26, 0x64	; 100
    c126:	b0 e0       	ldi	r27, 0x00	; 0
    c128:	2b 85       	ldd	r18, Y+11	; 0x0b
    c12a:	3c 85       	ldd	r19, Y+12	; 0x0c
    c12c:	4d 85       	ldd	r20, Y+13	; 0x0d
    c12e:	5e 85       	ldd	r21, Y+14	; 0x0e
    c130:	0e 94 f4 7c 	call	0xf9e8	; 0xf9e8 <__muluhisi3>
    c134:	0e 94 8f 79 	call	0xf31e	; 0xf31e <__floatunsisf>
    c138:	2d ec       	ldi	r18, 0xCD	; 205
    c13a:	3c e4       	ldi	r19, 0x4C	; 76
    c13c:	4d e1       	ldi	r20, 0x1D	; 29
    c13e:	54 e4       	ldi	r21, 0x44	; 68
    c140:	0e 94 7e 7a 	call	0xf4fc	; 0xf4fc <__mulsf3>
    c144:	20 e0       	ldi	r18, 0x00	; 0
    c146:	30 e0       	ldi	r19, 0x00	; 0
    c148:	40 e8       	ldi	r20, 0x80	; 128
    c14a:	55 e3       	ldi	r21, 0x35	; 53
    c14c:	0e 94 7e 7a 	call	0xf4fc	; 0xf4fc <__mulsf3>
    c150:	20 e0       	ldi	r18, 0x00	; 0
    c152:	36 e6       	ldi	r19, 0x66	; 102
    c154:	45 ed       	ldi	r20, 0xD5	; 213
    c156:	56 e4       	ldi	r21, 0x46	; 70
    c158:	0e 94 8a 78 	call	0xf114	; 0xf114 <__subsf3>
    c15c:	0e 94 5e 79 	call	0xf2bc	; 0xf2bc <__fixsfsi>
    c160:	2f b7       	in	r18, 0x3f	; 63
    c162:	2a 83       	std	Y+2, r18	; 0x02
    c164:	f8 94       	cli
    c166:	2a 81       	ldd	r18, Y+2	; 0x02
    c168:	af 85       	ldd	r26, Y+15	; 0x0f
    c16a:	b8 89       	ldd	r27, Y+16	; 0x10
    c16c:	a0 93 90 26 	sts	0x2690, r26	; 0x802690 <g_adc_vctcxo_volt_1000>
    c170:	b0 93 91 26 	sts	0x2691, r27	; 0x802691 <g_adc_vctcxo_volt_1000+0x1>
    c174:	4b 89       	ldd	r20, Y+19	; 0x13
    c176:	5c 89       	ldd	r21, Y+20	; 0x14
    c178:	40 93 8e 26 	sts	0x268E, r20	; 0x80268e <g_adc_5v0_volt_1000>
    c17c:	50 93 8f 26 	sts	0x268F, r21	; 0x80268f <g_adc_5v0_volt_1000+0x1>
    c180:	af 89       	ldd	r26, Y+23	; 0x17
    c182:	b8 8d       	ldd	r27, Y+24	; 0x18
    c184:	a0 93 8c 26 	sts	0x268C, r26	; 0x80268c <g_adc_vbat_volt_1000>
    c188:	b0 93 8d 26 	sts	0x268D, r27	; 0x80268d <g_adc_vbat_volt_1000+0x1>
    c18c:	c0 92 8a 26 	sts	0x268A, r12	; 0x80268a <g_adc_io_adc4_volt_1000>
    c190:	d0 92 8b 26 	sts	0x268B, r13	; 0x80268b <g_adc_io_adc4_volt_1000+0x1>
    c194:	40 92 88 26 	sts	0x2688, r4	; 0x802688 <g_adc_io_adc5_volt_1000>
    c198:	50 92 89 26 	sts	0x2689, r5	; 0x802689 <g_adc_io_adc5_volt_1000+0x1>
    c19c:	80 92 86 26 	sts	0x2686, r8	; 0x802686 <g_adc_silence_volt_1000>
    c1a0:	90 92 87 26 	sts	0x2687, r9	; 0x802687 <g_adc_silence_volt_1000+0x1>
    c1a4:	60 93 84 26 	sts	0x2684, r22	; 0x802684 <g_adc_temp_deg_100>
    c1a8:	70 93 85 26 	sts	0x2685, r23	; 0x802685 <g_adc_temp_deg_100+0x1>
    c1ac:	2f bf       	out	0x3f, r18	; 63
    c1ae:	6a 96       	adiw	r28, 0x1a	; 26
    c1b0:	cd bf       	out	0x3d, r28	; 61
    c1b2:	de bf       	out	0x3e, r29	; 62
    c1b4:	df 91       	pop	r29
    c1b6:	cf 91       	pop	r28
    c1b8:	ff 90       	pop	r15
    c1ba:	ef 90       	pop	r14
    c1bc:	df 90       	pop	r13
    c1be:	cf 90       	pop	r12
    c1c0:	bf 90       	pop	r11
    c1c2:	af 90       	pop	r10
    c1c4:	9f 90       	pop	r9
    c1c6:	8f 90       	pop	r8
    c1c8:	7f 90       	pop	r7
    c1ca:	6f 90       	pop	r6
    c1cc:	5f 90       	pop	r5
    c1ce:	4f 90       	pop	r4
    c1d0:	08 95       	ret

0000c1d2 <tc_init>:
    c1d2:	ef 92       	push	r14
    c1d4:	ff 92       	push	r15
    c1d6:	0f 93       	push	r16
    c1d8:	1f 93       	push	r17
    c1da:	cf 93       	push	r28
    c1dc:	df 93       	push	r29
    c1de:	cd b7       	in	r28, 0x3d	; 61
    c1e0:	de b7       	in	r29, 0x3e	; 62
    c1e2:	2e 97       	sbiw	r28, 0x0e	; 14
    c1e4:	cd bf       	out	0x3d, r28	; 61
    c1e6:	de bf       	out	0x3e, r29	; 62
    c1e8:	20 e0       	ldi	r18, 0x00	; 0
    c1ea:	38 e0       	ldi	r19, 0x08	; 8
    c1ec:	43 e0       	ldi	r20, 0x03	; 3
    c1ee:	60 e0       	ldi	r22, 0x00	; 0
    c1f0:	ce 01       	movw	r24, r28
    c1f2:	01 96       	adiw	r24, 0x01	; 1
    c1f4:	61 da       	rcall	.-2878   	; 0xb6b8 <pwm_init>
    c1f6:	6d e2       	ldi	r22, 0x2D	; 45
    c1f8:	ce 01       	movw	r24, r28
    c1fa:	01 96       	adiw	r24, 0x01	; 1
    c1fc:	25 db       	rcall	.-2486   	; 0xb848 <pwm_start>
    c1fe:	6e 81       	ldd	r22, Y+6	; 0x06
    c200:	7f 81       	ldd	r23, Y+7	; 0x07
    c202:	80 e0       	ldi	r24, 0x00	; 0
    c204:	90 e0       	ldi	r25, 0x00	; 0
    c206:	0e 94 8f 79 	call	0xf31e	; 0xf31e <__floatunsisf>
    c20a:	20 e0       	ldi	r18, 0x00	; 0
    c20c:	30 e0       	ldi	r19, 0x00	; 0
    c20e:	40 ec       	ldi	r20, 0xC0	; 192
    c210:	5f e3       	ldi	r21, 0x3F	; 63
    c212:	0e 94 7e 7a 	call	0xf4fc	; 0xf4fc <__mulsf3>
    c216:	27 e2       	ldi	r18, 0x27	; 39
    c218:	31 e3       	ldi	r19, 0x31	; 49
    c21a:	40 e5       	ldi	r20, 0x50	; 80
    c21c:	50 e4       	ldi	r21, 0x40	; 64
    c21e:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    c222:	20 e0       	ldi	r18, 0x00	; 0
    c224:	30 e0       	ldi	r19, 0x00	; 0
    c226:	40 e0       	ldi	r20, 0x00	; 0
    c228:	5f e3       	ldi	r21, 0x3F	; 63
    c22a:	0e 94 8b 78 	call	0xf116	; 0xf116 <__addsf3>
    c22e:	0e 94 63 79 	call	0xf2c6	; 0xf2c6 <__fixunssfsi>
    c232:	60 93 3c 08 	sts	0x083C, r22	; 0x80083c <__TEXT_REGION_LENGTH__+0x70083c>
    c236:	70 93 3d 08 	sts	0x083D, r23	; 0x80083d <__TEXT_REGION_LENGTH__+0x70083d>
    c23a:	7e 01       	movw	r14, r28
    c23c:	88 e0       	ldi	r24, 0x08	; 8
    c23e:	e8 0e       	add	r14, r24
    c240:	f1 1c       	adc	r15, r1
    c242:	87 e0       	ldi	r24, 0x07	; 7
    c244:	f7 01       	movw	r30, r14
    c246:	11 92       	st	Z+, r1
    c248:	8a 95       	dec	r24
    c24a:	e9 f7       	brne	.-6      	; 0xc246 <tc_init+0x74>
    c24c:	00 e4       	ldi	r16, 0x40	; 64
    c24e:	18 e0       	ldi	r17, 0x08	; 8
    c250:	08 87       	std	Y+8, r16	; 0x08
    c252:	19 87       	std	Y+9, r17	; 0x09
    c254:	80 e4       	ldi	r24, 0x40	; 64
    c256:	98 e0       	ldi	r25, 0x08	; 8
    c258:	0e 94 d6 50 	call	0xa1ac	; 0xa1ac <tc_enable>
    c25c:	f8 01       	movw	r30, r16
    c25e:	81 81       	ldd	r24, Z+1	; 0x01
    c260:	88 7f       	andi	r24, 0xF8	; 248
    c262:	81 83       	std	Z+1, r24	; 0x01
    c264:	80 81       	ld	r24, Z
    c266:	80 7f       	andi	r24, 0xF0	; 240
    c268:	80 83       	st	Z, r24
    c26a:	68 ee       	ldi	r22, 0xE8	; 232
    c26c:	73 e0       	ldi	r23, 0x03	; 3
    c26e:	c7 01       	movw	r24, r14
    c270:	b7 d9       	rcall	.-3218   	; 0xb5e0 <pwm_set_frequency>
    c272:	8d 85       	ldd	r24, Y+13	; 0x0d
    c274:	9e 85       	ldd	r25, Y+14	; 0x0e
    c276:	f8 01       	movw	r30, r16
    c278:	86 a3       	std	Z+38, r24	; 0x26
    c27a:	97 a3       	std	Z+39, r25	; 0x27
    c27c:	8f e2       	ldi	r24, 0x2F	; 47
    c27e:	95 e7       	ldi	r25, 0x75	; 117
    c280:	86 ab       	std	Z+54, r24	; 0x36
    c282:	97 ab       	std	Z+55, r25	; 0x37
    c284:	80 e4       	ldi	r24, 0x40	; 64
    c286:	9a e0       	ldi	r25, 0x0A	; 10
    c288:	0e 94 d6 50 	call	0xa1ac	; 0xa1ac <tc_enable>
    c28c:	e0 e4       	ldi	r30, 0x40	; 64
    c28e:	fa e0       	ldi	r31, 0x0A	; 10
    c290:	81 81       	ldd	r24, Z+1	; 0x01
    c292:	88 7f       	andi	r24, 0xF8	; 248
    c294:	81 83       	std	Z+1, r24	; 0x01
    c296:	80 e7       	ldi	r24, 0x70	; 112
    c298:	92 e0       	ldi	r25, 0x02	; 2
    c29a:	86 a3       	std	Z+38, r24	; 0x26
    c29c:	97 a3       	std	Z+39, r25	; 0x27
    c29e:	2e 96       	adiw	r28, 0x0e	; 14
    c2a0:	cd bf       	out	0x3d, r28	; 61
    c2a2:	de bf       	out	0x3e, r29	; 62
    c2a4:	df 91       	pop	r29
    c2a6:	cf 91       	pop	r28
    c2a8:	1f 91       	pop	r17
    c2aa:	0f 91       	pop	r16
    c2ac:	ff 90       	pop	r15
    c2ae:	ef 90       	pop	r14
    c2b0:	08 95       	ret

0000c2b2 <tc_start>:
    c2b2:	cf 93       	push	r28
    c2b4:	df 93       	push	r29
    c2b6:	c0 e0       	ldi	r28, 0x00	; 0
    c2b8:	d8 e0       	ldi	r29, 0x08	; 8
    c2ba:	88 81       	ld	r24, Y
    c2bc:	80 7f       	andi	r24, 0xF0	; 240
    c2be:	81 60       	ori	r24, 0x01	; 1
    c2c0:	88 83       	st	Y, r24
    c2c2:	6c e1       	ldi	r22, 0x1C	; 28
    c2c4:	79 e6       	ldi	r23, 0x69	; 105
    c2c6:	80 e0       	ldi	r24, 0x00	; 0
    c2c8:	98 e0       	ldi	r25, 0x08	; 8
    c2ca:	0e 94 55 51 	call	0xa2aa	; 0xa2aa <tc_set_overflow_interrupt_callback>
    c2ce:	8e 81       	ldd	r24, Y+6	; 0x06
    c2d0:	8c 7f       	andi	r24, 0xFC	; 252
    c2d2:	8e 83       	std	Y+6, r24	; 0x06
    c2d4:	8e 81       	ldd	r24, Y+6	; 0x06
    c2d6:	81 60       	ori	r24, 0x01	; 1
    c2d8:	8e 83       	std	Y+6, r24	; 0x06
    c2da:	c0 e4       	ldi	r28, 0x40	; 64
    c2dc:	d8 e0       	ldi	r29, 0x08	; 8
    c2de:	88 81       	ld	r24, Y
    c2e0:	80 7f       	andi	r24, 0xF0	; 240
    c2e2:	81 60       	ori	r24, 0x01	; 1
    c2e4:	88 83       	st	Y, r24
    c2e6:	69 e7       	ldi	r22, 0x79	; 121
    c2e8:	7c e5       	ldi	r23, 0x5C	; 92
    c2ea:	80 e4       	ldi	r24, 0x40	; 64
    c2ec:	98 e0       	ldi	r25, 0x08	; 8
    c2ee:	0e 94 55 51 	call	0xa2aa	; 0xa2aa <tc_set_overflow_interrupt_callback>
    c2f2:	8e 81       	ldd	r24, Y+6	; 0x06
    c2f4:	8c 7f       	andi	r24, 0xFC	; 252
    c2f6:	8e 83       	std	Y+6, r24	; 0x06
    c2f8:	8e 81       	ldd	r24, Y+6	; 0x06
    c2fa:	83 60       	ori	r24, 0x03	; 3
    c2fc:	8e 83       	std	Y+6, r24	; 0x06
    c2fe:	e0 e4       	ldi	r30, 0x40	; 64
    c300:	fa e0       	ldi	r31, 0x0A	; 10
    c302:	80 81       	ld	r24, Z
    c304:	80 7f       	andi	r24, 0xF0	; 240
    c306:	81 60       	ori	r24, 0x01	; 1
    c308:	80 83       	st	Z, r24
    c30a:	df 91       	pop	r29
    c30c:	cf 91       	pop	r28
    c30e:	08 95       	ret

0000c310 <dac_init>:
    c310:	cf 93       	push	r28
    c312:	df 93       	push	r29
    c314:	6b e2       	ldi	r22, 0x2B	; 43
    c316:	75 e2       	ldi	r23, 0x25	; 37
    c318:	80 e2       	ldi	r24, 0x20	; 32
    c31a:	93 e0       	ldi	r25, 0x03	; 3
    c31c:	0e 94 53 4a 	call	0x94a6	; 0x94a6 <dac_read_configuration>
    c320:	eb e2       	ldi	r30, 0x2B	; 43
    c322:	f5 e2       	ldi	r31, 0x25	; 37
    c324:	81 e0       	ldi	r24, 0x01	; 1
    c326:	82 83       	std	Z+2, r24	; 0x02
    c328:	8c e0       	ldi	r24, 0x0C	; 12
    c32a:	80 83       	st	Z, r24
    c32c:	81 81       	ldd	r24, Z+1	; 0x01
    c32e:	8c 79       	andi	r24, 0x9C	; 156
    c330:	83 64       	ori	r24, 0x43	; 67
    c332:	81 83       	std	Z+1, r24	; 0x01
    c334:	84 e0       	ldi	r24, 0x04	; 4
    c336:	83 83       	std	Z+3, r24	; 0x03
    c338:	bf 01       	movw	r22, r30
    c33a:	80 e2       	ldi	r24, 0x20	; 32
    c33c:	93 e0       	ldi	r25, 0x03	; 3
    c33e:	0e 94 f7 49 	call	0x93ee	; 0x93ee <dac_write_configuration>
    c342:	62 e3       	ldi	r22, 0x32	; 50
    c344:	70 e0       	ldi	r23, 0x00	; 0
    c346:	82 e0       	ldi	r24, 0x02	; 2
    c348:	0e 94 da 74 	call	0xe9b4	; 0xe9b4 <nvm_read_byte>
    c34c:	80 93 29 03 	sts	0x0329, r24	; 0x800329 <__TEXT_REGION_LENGTH__+0x700329>
    c350:	63 e3       	ldi	r22, 0x33	; 51
    c352:	70 e0       	ldi	r23, 0x00	; 0
    c354:	82 e0       	ldi	r24, 0x02	; 2
    c356:	0e 94 da 74 	call	0xe9b4	; 0xe9b4 <nvm_read_byte>
    c35a:	80 93 28 03 	sts	0x0328, r24	; 0x800328 <__TEXT_REGION_LENGTH__+0x700328>
    c35e:	66 e3       	ldi	r22, 0x36	; 54
    c360:	70 e0       	ldi	r23, 0x00	; 0
    c362:	82 e0       	ldi	r24, 0x02	; 2
    c364:	0e 94 da 74 	call	0xe9b4	; 0xe9b4 <nvm_read_byte>
    c368:	80 93 2b 03 	sts	0x032B, r24	; 0x80032b <__TEXT_REGION_LENGTH__+0x70032b>
    c36c:	67 e3       	ldi	r22, 0x37	; 55
    c36e:	70 e0       	ldi	r23, 0x00	; 0
    c370:	82 e0       	ldi	r24, 0x02	; 2
    c372:	0e 94 da 74 	call	0xe9b4	; 0xe9b4 <nvm_read_byte>
    c376:	80 93 2a 03 	sts	0x032A, r24	; 0x80032a <__TEXT_REGION_LENGTH__+0x70032a>
    c37a:	a0 e2       	ldi	r26, 0x20	; 32
    c37c:	b5 e2       	ldi	r27, 0x25	; 37
    c37e:	8b e0       	ldi	r24, 0x0B	; 11
    c380:	ed 01       	movw	r28, r26
    c382:	e8 2f       	mov	r30, r24
    c384:	19 92       	st	Y+, r1
    c386:	ea 95       	dec	r30
    c388:	e9 f7       	brne	.-6      	; 0xc384 <dac_init+0x74>
    c38a:	e5 e1       	ldi	r30, 0x15	; 21
    c38c:	f5 e2       	ldi	r31, 0x25	; 37
    c38e:	ef 01       	movw	r28, r30
    c390:	19 92       	st	Y+, r1
    c392:	8a 95       	dec	r24
    c394:	e9 f7       	brne	.-6      	; 0xc390 <dac_init+0x80>
    c396:	80 e2       	ldi	r24, 0x20	; 32
    c398:	90 e0       	ldi	r25, 0x00	; 0
    c39a:	14 96       	adiw	r26, 0x04	; 4
    c39c:	8d 93       	st	X+, r24
    c39e:	9c 93       	st	X, r25
    c3a0:	15 97       	sbiw	r26, 0x05	; 5
    c3a2:	84 83       	std	Z+4, r24	; 0x04
    c3a4:	95 83       	std	Z+5, r25	; 0x05
    c3a6:	89 ec       	ldi	r24, 0xC9	; 201
    c3a8:	94 e2       	ldi	r25, 0x24	; 36
    c3aa:	17 96       	adiw	r26, 0x07	; 7
    c3ac:	8d 93       	st	X+, r24
    c3ae:	9c 93       	st	X, r25
    c3b0:	18 97       	sbiw	r26, 0x08	; 8
    c3b2:	29 ed       	ldi	r18, 0xD9	; 217
    c3b4:	12 96       	adiw	r26, 0x02	; 2
    c3b6:	2c 93       	st	X, r18
    c3b8:	12 97       	sbiw	r26, 0x02	; 2
    c3ba:	88 e3       	ldi	r24, 0x38	; 56
    c3bc:	93 e0       	ldi	r25, 0x03	; 3
    c3be:	19 96       	adiw	r26, 0x09	; 9
    c3c0:	8d 93       	st	X+, r24
    c3c2:	9c 93       	st	X, r25
    c3c4:	1a 97       	sbiw	r26, 0x0a	; 10
    c3c6:	49 ee       	ldi	r20, 0xE9	; 233
    c3c8:	54 e2       	ldi	r21, 0x24	; 36
    c3ca:	47 83       	std	Z+7, r20	; 0x07
    c3cc:	50 87       	std	Z+8, r21	; 0x08
    c3ce:	22 83       	std	Z+2, r18	; 0x02
    c3d0:	81 87       	std	Z+9, r24	; 0x09
    c3d2:	92 87       	std	Z+10, r25	; 0x0a
    c3d4:	95 e2       	ldi	r25, 0x25	; 37
    c3d6:	13 96       	adiw	r26, 0x03	; 3
    c3d8:	9c 93       	st	X, r25
    c3da:	13 97       	sbiw	r26, 0x03	; 3
    c3dc:	86 e0       	ldi	r24, 0x06	; 6
    c3de:	8c 93       	st	X, r24
    c3e0:	93 83       	std	Z+3, r25	; 0x03
    c3e2:	80 83       	st	Z, r24
    c3e4:	0e 94 cb 26 	call	0x4d96	; 0x4d96 <rtc_get_time>
    c3e8:	99 dc       	rcall	.-1742   	; 0xbd1c <task_dac>
    c3ea:	df 91       	pop	r29
    c3ec:	cf 91       	pop	r28
    c3ee:	08 95       	ret

0000c3f0 <calc_next_frame>:
    c3f0:	8f 92       	push	r8
    c3f2:	9f 92       	push	r9
    c3f4:	af 92       	push	r10
    c3f6:	bf 92       	push	r11
    c3f8:	cf 92       	push	r12
    c3fa:	df 92       	push	r13
    c3fc:	ef 92       	push	r14
    c3fe:	ff 92       	push	r15
    c400:	0f 93       	push	r16
    c402:	1f 93       	push	r17
    c404:	cf 93       	push	r28
    c406:	df 93       	push	r29
    c408:	6b 01       	movw	r12, r22
    c40a:	5a 01       	movw	r10, r20
    c40c:	79 01       	movw	r14, r18
    c40e:	48 01       	movw	r8, r16
    c410:	ec 01       	movw	r28, r24
    c412:	8c 01       	movw	r16, r24
    c414:	00 5e       	subi	r16, 0xE0	; 224
    c416:	1f 4f       	sbci	r17, 0xFF	; 255
    c418:	f6 01       	movw	r30, r12
    c41a:	82 81       	ldd	r24, Z+2	; 0x02
    c41c:	93 81       	ldd	r25, Z+3	; 0x03
    c41e:	0e 94 63 27 	call	0x4ec6	; 0x4ec6 <get_interpolated_sine>
    c422:	88 83       	st	Y, r24
    c424:	99 83       	std	Y+1, r25	; 0x01
    c426:	f7 01       	movw	r30, r14
    c428:	82 81       	ldd	r24, Z+2	; 0x02
    c42a:	93 81       	ldd	r25, Z+3	; 0x03
    c42c:	0e 94 63 27 	call	0x4ec6	; 0x4ec6 <get_interpolated_sine>
    c430:	8a 83       	std	Y+2, r24	; 0x02
    c432:	9b 83       	std	Y+3, r25	; 0x03
    c434:	f6 01       	movw	r30, r12
    c436:	40 81       	ld	r20, Z
    c438:	51 81       	ldd	r21, Z+1	; 0x01
    c43a:	62 81       	ldd	r22, Z+2	; 0x02
    c43c:	73 81       	ldd	r23, Z+3	; 0x03
    c43e:	f5 01       	movw	r30, r10
    c440:	80 81       	ld	r24, Z
    c442:	91 81       	ldd	r25, Z+1	; 0x01
    c444:	a2 81       	ldd	r26, Z+2	; 0x02
    c446:	b3 81       	ldd	r27, Z+3	; 0x03
    c448:	84 0f       	add	r24, r20
    c44a:	95 1f       	adc	r25, r21
    c44c:	a6 1f       	adc	r26, r22
    c44e:	b7 1f       	adc	r27, r23
    c450:	f6 01       	movw	r30, r12
    c452:	80 83       	st	Z, r24
    c454:	91 83       	std	Z+1, r25	; 0x01
    c456:	a2 83       	std	Z+2, r26	; 0x02
    c458:	b3 83       	std	Z+3, r27	; 0x03
    c45a:	f7 01       	movw	r30, r14
    c45c:	40 81       	ld	r20, Z
    c45e:	51 81       	ldd	r21, Z+1	; 0x01
    c460:	62 81       	ldd	r22, Z+2	; 0x02
    c462:	73 81       	ldd	r23, Z+3	; 0x03
    c464:	f4 01       	movw	r30, r8
    c466:	80 81       	ld	r24, Z
    c468:	91 81       	ldd	r25, Z+1	; 0x01
    c46a:	a2 81       	ldd	r26, Z+2	; 0x02
    c46c:	b3 81       	ldd	r27, Z+3	; 0x03
    c46e:	84 0f       	add	r24, r20
    c470:	95 1f       	adc	r25, r21
    c472:	a6 1f       	adc	r26, r22
    c474:	b7 1f       	adc	r27, r23
    c476:	f7 01       	movw	r30, r14
    c478:	80 83       	st	Z, r24
    c47a:	91 83       	std	Z+1, r25	; 0x01
    c47c:	a2 83       	std	Z+2, r26	; 0x02
    c47e:	b3 83       	std	Z+3, r27	; 0x03
    c480:	24 96       	adiw	r28, 0x04	; 4
    c482:	c0 17       	cp	r28, r16
    c484:	d1 07       	cpc	r29, r17
    c486:	41 f6       	brne	.-112    	; 0xc418 <calc_next_frame+0x28>
    c488:	df 91       	pop	r29
    c48a:	cf 91       	pop	r28
    c48c:	1f 91       	pop	r17
    c48e:	0f 91       	pop	r16
    c490:	ff 90       	pop	r15
    c492:	ef 90       	pop	r14
    c494:	df 90       	pop	r13
    c496:	cf 90       	pop	r12
    c498:	bf 90       	pop	r11
    c49a:	af 90       	pop	r10
    c49c:	9f 90       	pop	r9
    c49e:	8f 90       	pop	r8
    c4a0:	08 95       	ret

0000c4a2 <dac_start>:
    c4a2:	ff 92       	push	r15
    c4a4:	0f 93       	push	r16
    c4a6:	1f 93       	push	r17
    c4a8:	cf 93       	push	r28
    c4aa:	df 93       	push	r29
    c4ac:	00 d0       	rcall	.+0      	; 0xc4ae <dac_start+0xc>
    c4ae:	1f 92       	push	r1
    c4b0:	cd b7       	in	r28, 0x3d	; 61
    c4b2:	de b7       	in	r29, 0x3e	; 62
    c4b4:	80 e2       	ldi	r24, 0x20	; 32
    c4b6:	93 e0       	ldi	r25, 0x03	; 3
    c4b8:	0e 94 a5 49 	call	0x934a	; 0x934a <dac_enable>
    c4bc:	0e 94 94 25 	call	0x4b28	; 0x4b28 <dma_enable>
    c4c0:	63 ee       	ldi	r22, 0xE3	; 227
    c4c2:	72 e6       	ldi	r23, 0x62	; 98
    c4c4:	80 e0       	ldi	r24, 0x00	; 0
    c4c6:	0e 94 d4 25 	call	0x4ba8	; 0x4ba8 <dma_set_callback>
    c4ca:	e0 e2       	ldi	r30, 0x20	; 32
    c4cc:	f5 e2       	ldi	r31, 0x25	; 37
    c4ce:	81 81       	ldd	r24, Z+1	; 0x01
    c4d0:	80 7f       	andi	r24, 0xF0	; 240
    c4d2:	8a 60       	ori	r24, 0x0A	; 10
    c4d4:	81 83       	std	Z+1, r24	; 0x01
    c4d6:	60 ec       	ldi	r22, 0xC0	; 192
    c4d8:	72 e6       	ldi	r23, 0x62	; 98
    c4da:	81 e0       	ldi	r24, 0x01	; 1
    c4dc:	0e 94 d4 25 	call	0x4ba8	; 0x4ba8 <dma_set_callback>
    c4e0:	e5 e1       	ldi	r30, 0x15	; 21
    c4e2:	f5 e2       	ldi	r31, 0x25	; 37
    c4e4:	81 81       	ldd	r24, Z+1	; 0x01
    c4e6:	80 7f       	andi	r24, 0xF0	; 240
    c4e8:	8a 60       	ori	r24, 0x0A	; 10
    c4ea:	81 83       	std	Z+1, r24	; 0x01
    c4ec:	8f b7       	in	r24, 0x3f	; 63
    c4ee:	8a 83       	std	Y+2, r24	; 0x02
    c4f0:	f8 94       	cli
    c4f2:	9a 81       	ldd	r25, Y+2	; 0x02
    c4f4:	e0 e0       	ldi	r30, 0x00	; 0
    c4f6:	f1 e0       	ldi	r31, 0x01	; 1
    c4f8:	80 81       	ld	r24, Z
    c4fa:	8c 7f       	andi	r24, 0xFC	; 252
    c4fc:	82 60       	ori	r24, 0x02	; 2
    c4fe:	80 83       	st	Z, r24
    c500:	9f bf       	out	0x3f, r25	; 63
    c502:	8f b7       	in	r24, 0x3f	; 63
    c504:	89 83       	std	Y+1, r24	; 0x01
    c506:	f8 94       	cli
    c508:	99 81       	ldd	r25, Y+1	; 0x01
    c50a:	80 81       	ld	r24, Z
    c50c:	83 7f       	andi	r24, 0xF3	; 243
    c50e:	84 60       	ori	r24, 0x04	; 4
    c510:	80 83       	st	Z, r24
    c512:	9f bf       	out	0x3f, r25	; 63
    c514:	60 e2       	ldi	r22, 0x20	; 32
    c516:	75 e2       	ldi	r23, 0x25	; 37
    c518:	80 e0       	ldi	r24, 0x00	; 0
    c51a:	0e 94 7d 26 	call	0x4cfa	; 0x4cfa <dma_channel_write_config>
    c51e:	65 e1       	ldi	r22, 0x15	; 21
    c520:	75 e2       	ldi	r23, 0x25	; 37
    c522:	81 e0       	ldi	r24, 0x01	; 1
    c524:	0e 94 7d 26 	call	0x4cfa	; 0x4cfa <dma_channel_write_config>
    c528:	8f b7       	in	r24, 0x3f	; 63
    c52a:	8b 83       	std	Y+3, r24	; 0x03
    c52c:	f8 94       	cli
    c52e:	fb 80       	ldd	r15, Y+3	; 0x03
    c530:	09 e0       	ldi	r16, 0x09	; 9
    c532:	15 e2       	ldi	r17, 0x25	; 37
    c534:	2b e0       	ldi	r18, 0x0B	; 11
    c536:	30 e2       	ldi	r19, 0x20	; 32
    c538:	41 e1       	ldi	r20, 0x11	; 17
    c53a:	55 e2       	ldi	r21, 0x25	; 37
    c53c:	6d e0       	ldi	r22, 0x0D	; 13
    c53e:	75 e2       	ldi	r23, 0x25	; 37
    c540:	89 ec       	ldi	r24, 0xC9	; 201
    c542:	94 e2       	ldi	r25, 0x24	; 36
    c544:	55 df       	rcall	.-342    	; 0xc3f0 <calc_next_frame>
    c546:	2b e0       	ldi	r18, 0x0B	; 11
    c548:	30 e2       	ldi	r19, 0x20	; 32
    c54a:	41 e1       	ldi	r20, 0x11	; 17
    c54c:	55 e2       	ldi	r21, 0x25	; 37
    c54e:	6d e0       	ldi	r22, 0x0D	; 13
    c550:	75 e2       	ldi	r23, 0x25	; 37
    c552:	89 ee       	ldi	r24, 0xE9	; 233
    c554:	94 e2       	ldi	r25, 0x24	; 36
    c556:	4c df       	rcall	.-360    	; 0xc3f0 <calc_next_frame>
    c558:	8f b7       	in	r24, 0x3f	; 63
    c55a:	8c 83       	std	Y+4, r24	; 0x04
    c55c:	f8 94       	cli
    c55e:	9c 81       	ldd	r25, Y+4	; 0x04
    c560:	e0 e1       	ldi	r30, 0x10	; 16
    c562:	f1 e0       	ldi	r31, 0x01	; 1
    c564:	80 81       	ld	r24, Z
    c566:	80 68       	ori	r24, 0x80	; 128
    c568:	80 83       	st	Z, r24
    c56a:	9f bf       	out	0x3f, r25	; 63
    c56c:	ff be       	out	0x3f, r15	; 63
    c56e:	24 96       	adiw	r28, 0x04	; 4
    c570:	cd bf       	out	0x3d, r28	; 61
    c572:	de bf       	out	0x3e, r29	; 62
    c574:	df 91       	pop	r29
    c576:	cf 91       	pop	r28
    c578:	1f 91       	pop	r17
    c57a:	0f 91       	pop	r16
    c57c:	ff 90       	pop	r15
    c57e:	08 95       	ret

0000c580 <isr_dma_dac_ch0_B>:
    c580:	0f 93       	push	r16
    c582:	1f 93       	push	r17
    c584:	cf 93       	push	r28
    c586:	df 93       	push	r29
    c588:	1f 92       	push	r1
    c58a:	cd b7       	in	r28, 0x3d	; 61
    c58c:	de b7       	in	r29, 0x3e	; 62
    c58e:	8f b7       	in	r24, 0x3f	; 63
    c590:	89 83       	std	Y+1, r24	; 0x01
    c592:	f8 94       	cli
    c594:	99 81       	ldd	r25, Y+1	; 0x01
    c596:	e0 e1       	ldi	r30, 0x10	; 16
    c598:	f1 e0       	ldi	r31, 0x01	; 1
    c59a:	80 81       	ld	r24, Z
    c59c:	80 68       	ori	r24, 0x80	; 128
    c59e:	80 83       	st	Z, r24
    c5a0:	9f bf       	out	0x3f, r25	; 63
    c5a2:	78 94       	sei
    c5a4:	09 e0       	ldi	r16, 0x09	; 9
    c5a6:	15 e2       	ldi	r17, 0x25	; 37
    c5a8:	2b e0       	ldi	r18, 0x0B	; 11
    c5aa:	30 e2       	ldi	r19, 0x20	; 32
    c5ac:	41 e1       	ldi	r20, 0x11	; 17
    c5ae:	55 e2       	ldi	r21, 0x25	; 37
    c5b0:	6d e0       	ldi	r22, 0x0D	; 13
    c5b2:	75 e2       	ldi	r23, 0x25	; 37
    c5b4:	89 ee       	ldi	r24, 0xE9	; 233
    c5b6:	94 e2       	ldi	r25, 0x24	; 36
    c5b8:	1b df       	rcall	.-458    	; 0xc3f0 <calc_next_frame>
    c5ba:	0f 90       	pop	r0
    c5bc:	df 91       	pop	r29
    c5be:	cf 91       	pop	r28
    c5c0:	1f 91       	pop	r17
    c5c2:	0f 91       	pop	r16
    c5c4:	08 95       	ret

0000c5c6 <isr_dma_dac_ch0_A>:
    c5c6:	0f 93       	push	r16
    c5c8:	1f 93       	push	r17
    c5ca:	cf 93       	push	r28
    c5cc:	df 93       	push	r29
    c5ce:	1f 92       	push	r1
    c5d0:	cd b7       	in	r28, 0x3d	; 61
    c5d2:	de b7       	in	r29, 0x3e	; 62
    c5d4:	8f b7       	in	r24, 0x3f	; 63
    c5d6:	89 83       	std	Y+1, r24	; 0x01
    c5d8:	f8 94       	cli
    c5da:	99 81       	ldd	r25, Y+1	; 0x01
    c5dc:	e0 e2       	ldi	r30, 0x20	; 32
    c5de:	f1 e0       	ldi	r31, 0x01	; 1
    c5e0:	80 81       	ld	r24, Z
    c5e2:	80 68       	ori	r24, 0x80	; 128
    c5e4:	80 83       	st	Z, r24
    c5e6:	9f bf       	out	0x3f, r25	; 63
    c5e8:	78 94       	sei
    c5ea:	09 e0       	ldi	r16, 0x09	; 9
    c5ec:	15 e2       	ldi	r17, 0x25	; 37
    c5ee:	2b e0       	ldi	r18, 0x0B	; 11
    c5f0:	30 e2       	ldi	r19, 0x20	; 32
    c5f2:	41 e1       	ldi	r20, 0x11	; 17
    c5f4:	55 e2       	ldi	r21, 0x25	; 37
    c5f6:	6d e0       	ldi	r22, 0x0D	; 13
    c5f8:	75 e2       	ldi	r23, 0x25	; 37
    c5fa:	89 ec       	ldi	r24, 0xC9	; 201
    c5fc:	94 e2       	ldi	r25, 0x24	; 36
    c5fe:	f8 de       	rcall	.-528    	; 0xc3f0 <calc_next_frame>
    c600:	0f 90       	pop	r0
    c602:	df 91       	pop	r29
    c604:	cf 91       	pop	r28
    c606:	1f 91       	pop	r17
    c608:	0f 91       	pop	r16
    c60a:	08 95       	ret

0000c60c <adc_init>:
    c60c:	8f 92       	push	r8
    c60e:	9f 92       	push	r9
    c610:	af 92       	push	r10
    c612:	bf 92       	push	r11
    c614:	cf 92       	push	r12
    c616:	df 92       	push	r13
    c618:	ef 92       	push	r14
    c61a:	ff 92       	push	r15
    c61c:	0f 93       	push	r16
    c61e:	1f 93       	push	r17
    c620:	cf 93       	push	r28
    c622:	df 93       	push	r29
    c624:	e0 e1       	ldi	r30, 0x10	; 16
    c626:	f6 e0       	ldi	r31, 0x06	; 6
    c628:	80 81       	ld	r24, Z
    c62a:	87 60       	ori	r24, 0x07	; 7
    c62c:	80 83       	st	Z, r24
    c62e:	e1 e1       	ldi	r30, 0x11	; 17
    c630:	f6 e0       	ldi	r31, 0x06	; 6
    c632:	80 81       	ld	r24, Z
    c634:	87 60       	ori	r24, 0x07	; 7
    c636:	80 83       	st	Z, r24
    c638:	e2 e1       	ldi	r30, 0x12	; 18
    c63a:	f6 e0       	ldi	r31, 0x06	; 6
    c63c:	80 81       	ld	r24, Z
    c63e:	87 60       	ori	r24, 0x07	; 7
    c640:	80 83       	st	Z, r24
    c642:	e3 e1       	ldi	r30, 0x13	; 19
    c644:	f6 e0       	ldi	r31, 0x06	; 6
    c646:	80 81       	ld	r24, Z
    c648:	87 60       	ori	r24, 0x07	; 7
    c64a:	80 83       	st	Z, r24
    c64c:	e4 e1       	ldi	r30, 0x14	; 20
    c64e:	f6 e0       	ldi	r31, 0x06	; 6
    c650:	80 81       	ld	r24, Z
    c652:	87 60       	ori	r24, 0x07	; 7
    c654:	80 83       	st	Z, r24
    c656:	e5 e1       	ldi	r30, 0x15	; 21
    c658:	f6 e0       	ldi	r31, 0x06	; 6
    c65a:	80 81       	ld	r24, Z
    c65c:	87 60       	ori	r24, 0x07	; 7
    c65e:	80 83       	st	Z, r24
    c660:	e2 e3       	ldi	r30, 0x32	; 50
    c662:	f6 e0       	ldi	r31, 0x06	; 6
    c664:	80 81       	ld	r24, Z
    c666:	87 60       	ori	r24, 0x07	; 7
    c668:	80 83       	st	Z, r24
    c66a:	e3 e3       	ldi	r30, 0x33	; 51
    c66c:	f6 e0       	ldi	r31, 0x06	; 6
    c66e:	80 81       	ld	r24, Z
    c670:	87 60       	ori	r24, 0x07	; 7
    c672:	80 83       	st	Z, r24
    c674:	63 ef       	ldi	r22, 0xF3	; 243
    c676:	76 e2       	ldi	r23, 0x26	; 38
    c678:	80 e0       	ldi	r24, 0x00	; 0
    c67a:	92 e0       	ldi	r25, 0x02	; 2
    c67c:	0e 94 b7 48 	call	0x916e	; 0x916e <adc_read_configuration>
    c680:	4f ee       	ldi	r20, 0xEF	; 239
    c682:	56 e2       	ldi	r21, 0x26	; 38
    c684:	61 e0       	ldi	r22, 0x01	; 1
    c686:	80 e0       	ldi	r24, 0x00	; 0
    c688:	92 e0       	ldi	r25, 0x02	; 2
    c68a:	0e 94 3b 49 	call	0x9276	; 0x9276 <adcch_read_configuration>
    c68e:	4b ee       	ldi	r20, 0xEB	; 235
    c690:	56 e2       	ldi	r21, 0x26	; 38
    c692:	62 e0       	ldi	r22, 0x02	; 2
    c694:	80 e0       	ldi	r24, 0x00	; 0
    c696:	92 e0       	ldi	r25, 0x02	; 2
    c698:	0e 94 3b 49 	call	0x9276	; 0x9276 <adcch_read_configuration>
    c69c:	47 ee       	ldi	r20, 0xE7	; 231
    c69e:	56 e2       	ldi	r21, 0x26	; 38
    c6a0:	64 e0       	ldi	r22, 0x04	; 4
    c6a2:	80 e0       	ldi	r24, 0x00	; 0
    c6a4:	92 e0       	ldi	r25, 0x02	; 2
    c6a6:	0e 94 3b 49 	call	0x9276	; 0x9276 <adcch_read_configuration>
    c6aa:	43 ee       	ldi	r20, 0xE3	; 227
    c6ac:	56 e2       	ldi	r21, 0x26	; 38
    c6ae:	68 e0       	ldi	r22, 0x08	; 8
    c6b0:	80 e0       	ldi	r24, 0x00	; 0
    c6b2:	92 e0       	ldi	r25, 0x02	; 2
    c6b4:	0e 94 3b 49 	call	0x9276	; 0x9276 <adcch_read_configuration>
    c6b8:	6c ed       	ldi	r22, 0xDC	; 220
    c6ba:	76 e2       	ldi	r23, 0x26	; 38
    c6bc:	80 e4       	ldi	r24, 0x40	; 64
    c6be:	92 e0       	ldi	r25, 0x02	; 2
    c6c0:	0e 94 b7 48 	call	0x916e	; 0x916e <adc_read_configuration>
    c6c4:	48 ed       	ldi	r20, 0xD8	; 216
    c6c6:	56 e2       	ldi	r21, 0x26	; 38
    c6c8:	61 e0       	ldi	r22, 0x01	; 1
    c6ca:	80 e4       	ldi	r24, 0x40	; 64
    c6cc:	92 e0       	ldi	r25, 0x02	; 2
    c6ce:	0e 94 3b 49 	call	0x9276	; 0x9276 <adcch_read_configuration>
    c6d2:	a3 ef       	ldi	r26, 0xF3	; 243
    c6d4:	b6 e2       	ldi	r27, 0x26	; 38
    c6d6:	83 e0       	ldi	r24, 0x03	; 3
    c6d8:	14 96       	adiw	r26, 0x04	; 4
    c6da:	8c 93       	st	X, r24
    c6dc:	14 97       	sbiw	r26, 0x04	; 4
    c6de:	ec ed       	ldi	r30, 0xDC	; 220
    c6e0:	f6 e2       	ldi	r31, 0x26	; 38
    c6e2:	87 e0       	ldi	r24, 0x07	; 7
    c6e4:	84 83       	std	Z+4, r24	; 0x04
    c6e6:	12 96       	adiw	r26, 0x02	; 2
    c6e8:	3c 91       	ld	r19, X
    c6ea:	12 97       	sbiw	r26, 0x02	; 2
    c6ec:	22 81       	ldd	r18, Z+2	; 0x02
    c6ee:	11 96       	adiw	r26, 0x01	; 1
    c6f0:	9c 91       	ld	r25, X
    c6f2:	11 97       	sbiw	r26, 0x01	; 1
    c6f4:	81 81       	ldd	r24, Z+1	; 0x01
    c6f6:	0f 2e       	mov	r0, r31
    c6f8:	ff ee       	ldi	r31, 0xEF	; 239
    c6fa:	8f 2e       	mov	r8, r31
    c6fc:	f6 e2       	ldi	r31, 0x26	; 38
    c6fe:	9f 2e       	mov	r9, r31
    c700:	f0 2d       	mov	r31, r0
    c702:	41 e0       	ldi	r20, 0x01	; 1
    c704:	e4 01       	movw	r28, r8
    c706:	48 83       	st	Y, r20
    c708:	58 e0       	ldi	r21, 0x08	; 8
    c70a:	59 83       	std	Y+1, r21	; 0x01
    c70c:	0f 2e       	mov	r0, r31
    c70e:	fb ee       	ldi	r31, 0xEB	; 235
    c710:	af 2e       	mov	r10, r31
    c712:	f6 e2       	ldi	r31, 0x26	; 38
    c714:	bf 2e       	mov	r11, r31
    c716:	f0 2d       	mov	r31, r0
    c718:	e5 01       	movw	r28, r10
    c71a:	48 83       	st	Y, r20
    c71c:	60 e2       	ldi	r22, 0x20	; 32
    c71e:	69 83       	std	Y+1, r22	; 0x01
    c720:	0f 2e       	mov	r0, r31
    c722:	f7 ee       	ldi	r31, 0xE7	; 231
    c724:	cf 2e       	mov	r12, r31
    c726:	f6 e2       	ldi	r31, 0x26	; 38
    c728:	df 2e       	mov	r13, r31
    c72a:	f0 2d       	mov	r31, r0
    c72c:	e6 01       	movw	r28, r12
    c72e:	48 83       	st	Y, r20
    c730:	68 e2       	ldi	r22, 0x28	; 40
    c732:	69 83       	std	Y+1, r22	; 0x01
    c734:	0f 2e       	mov	r0, r31
    c736:	f3 ee       	ldi	r31, 0xE3	; 227
    c738:	ef 2e       	mov	r14, r31
    c73a:	f6 e2       	ldi	r31, 0x26	; 38
    c73c:	ff 2e       	mov	r15, r31
    c73e:	f0 2d       	mov	r31, r0
    c740:	e7 01       	movw	r28, r14
    c742:	18 82       	st	Y, r1
    c744:	59 83       	std	Y+1, r21	; 0x01
    c746:	08 ed       	ldi	r16, 0xD8	; 216
    c748:	16 e2       	ldi	r17, 0x26	; 38
    c74a:	e8 01       	movw	r28, r16
    c74c:	18 82       	st	Y, r1
    c74e:	19 82       	std	Y+1, r1	; 0x01
    c750:	3e 78       	andi	r19, 0x8E	; 142
    c752:	32 62       	ori	r19, 0x22	; 34
    c754:	12 96       	adiw	r26, 0x02	; 2
    c756:	3c 93       	st	X, r19
    c758:	12 97       	sbiw	r26, 0x02	; 2
    c75a:	2f 78       	andi	r18, 0x8F	; 143
    c75c:	23 60       	ori	r18, 0x03	; 3
    c75e:	22 83       	std	Z+2, r18	; 0x02
    c760:	22 e0       	ldi	r18, 0x02	; 2
    c762:	e4 01       	movw	r28, r8
    c764:	2b 83       	std	Y+3, r18	; 0x03
    c766:	91 70       	andi	r25, 0x01	; 1
    c768:	90 64       	ori	r25, 0x40	; 64
    c76a:	11 96       	adiw	r26, 0x01	; 1
    c76c:	9c 93       	st	X, r25
    c76e:	11 97       	sbiw	r26, 0x01	; 1
    c770:	9c e0       	ldi	r25, 0x0C	; 12
    c772:	13 96       	adiw	r26, 0x03	; 3
    c774:	9c 93       	st	X, r25
    c776:	81 70       	andi	r24, 0x01	; 1
    c778:	80 66       	ori	r24, 0x60	; 96
    c77a:	81 83       	std	Z+1, r24	; 0x01
    c77c:	43 83       	std	Z+3, r20	; 0x03
    c77e:	6d e9       	ldi	r22, 0x9D	; 157
    c780:	7c e5       	ldi	r23, 0x5C	; 92
    c782:	80 e0       	ldi	r24, 0x00	; 0
    c784:	92 e0       	ldi	r25, 0x02	; 2
    c786:	0e 94 0b 46 	call	0x8c16	; 0x8c16 <adc_set_callback>
    c78a:	64 e4       	ldi	r22, 0x44	; 68
    c78c:	7e e5       	ldi	r23, 0x5E	; 94
    c78e:	80 e4       	ldi	r24, 0x40	; 64
    c790:	92 e0       	ldi	r25, 0x02	; 2
    c792:	0e 94 0b 46 	call	0x8c16	; 0x8c16 <adc_set_callback>
    c796:	f5 01       	movw	r30, r10
    c798:	32 81       	ldd	r19, Z+2	; 0x02
    c79a:	e6 01       	movw	r28, r12
    c79c:	2a 81       	ldd	r18, Y+2	; 0x02
    c79e:	f7 01       	movw	r30, r14
    c7a0:	92 81       	ldd	r25, Z+2	; 0x02
    c7a2:	e8 01       	movw	r28, r16
    c7a4:	8a 81       	ldd	r24, Y+2	; 0x02
    c7a6:	f4 01       	movw	r30, r8
    c7a8:	42 81       	ldd	r20, Z+2	; 0x02
    c7aa:	40 7f       	andi	r20, 0xF0	; 240
    c7ac:	41 60       	ori	r20, 0x01	; 1
    c7ae:	42 83       	std	Z+2, r20	; 0x02
    c7b0:	30 7f       	andi	r19, 0xF0	; 240
    c7b2:	31 60       	ori	r19, 0x01	; 1
    c7b4:	e5 01       	movw	r28, r10
    c7b6:	3a 83       	std	Y+2, r19	; 0x02
    c7b8:	20 7f       	andi	r18, 0xF0	; 240
    c7ba:	21 60       	ori	r18, 0x01	; 1
    c7bc:	f6 01       	movw	r30, r12
    c7be:	22 83       	std	Z+2, r18	; 0x02
    c7c0:	90 7f       	andi	r25, 0xF0	; 240
    c7c2:	91 60       	ori	r25, 0x01	; 1
    c7c4:	e7 01       	movw	r28, r14
    c7c6:	9a 83       	std	Y+2, r25	; 0x02
    c7c8:	80 7f       	andi	r24, 0xF0	; 240
    c7ca:	81 60       	ori	r24, 0x01	; 1
    c7cc:	f8 01       	movw	r30, r16
    c7ce:	82 83       	std	Z+2, r24	; 0x02
    c7d0:	63 ef       	ldi	r22, 0xF3	; 243
    c7d2:	76 e2       	ldi	r23, 0x26	; 38
    c7d4:	80 e0       	ldi	r24, 0x00	; 0
    c7d6:	92 e0       	ldi	r25, 0x02	; 2
    c7d8:	0e 94 4d 48 	call	0x909a	; 0x909a <adc_write_configuration>
    c7dc:	a4 01       	movw	r20, r8
    c7de:	61 e0       	ldi	r22, 0x01	; 1
    c7e0:	80 e0       	ldi	r24, 0x00	; 0
    c7e2:	92 e0       	ldi	r25, 0x02	; 2
    c7e4:	0e 94 f0 48 	call	0x91e0	; 0x91e0 <adcch_write_configuration>
    c7e8:	a5 01       	movw	r20, r10
    c7ea:	62 e0       	ldi	r22, 0x02	; 2
    c7ec:	80 e0       	ldi	r24, 0x00	; 0
    c7ee:	92 e0       	ldi	r25, 0x02	; 2
    c7f0:	0e 94 f0 48 	call	0x91e0	; 0x91e0 <adcch_write_configuration>
    c7f4:	a6 01       	movw	r20, r12
    c7f6:	64 e0       	ldi	r22, 0x04	; 4
    c7f8:	80 e0       	ldi	r24, 0x00	; 0
    c7fa:	92 e0       	ldi	r25, 0x02	; 2
    c7fc:	0e 94 f0 48 	call	0x91e0	; 0x91e0 <adcch_write_configuration>
    c800:	a7 01       	movw	r20, r14
    c802:	68 e0       	ldi	r22, 0x08	; 8
    c804:	80 e0       	ldi	r24, 0x00	; 0
    c806:	92 e0       	ldi	r25, 0x02	; 2
    c808:	0e 94 f0 48 	call	0x91e0	; 0x91e0 <adcch_write_configuration>
    c80c:	6c ed       	ldi	r22, 0xDC	; 220
    c80e:	76 e2       	ldi	r23, 0x26	; 38
    c810:	80 e4       	ldi	r24, 0x40	; 64
    c812:	92 e0       	ldi	r25, 0x02	; 2
    c814:	0e 94 4d 48 	call	0x909a	; 0x909a <adc_write_configuration>
    c818:	a8 01       	movw	r20, r16
    c81a:	61 e0       	ldi	r22, 0x01	; 1
    c81c:	80 e4       	ldi	r24, 0x40	; 64
    c81e:	92 e0       	ldi	r25, 0x02	; 2
    c820:	0e 94 f0 48 	call	0x91e0	; 0x91e0 <adcch_write_configuration>
    c824:	61 e2       	ldi	r22, 0x21	; 33
    c826:	70 e0       	ldi	r23, 0x00	; 0
    c828:	82 e0       	ldi	r24, 0x02	; 2
    c82a:	0e 94 da 74 	call	0xe9b4	; 0xe9b4 <nvm_read_byte>
    c82e:	c8 2f       	mov	r28, r24
    c830:	d0 e0       	ldi	r29, 0x00	; 0
    c832:	dc 2f       	mov	r29, r28
    c834:	cc 27       	eor	r28, r28
    c836:	60 e2       	ldi	r22, 0x20	; 32
    c838:	70 e0       	ldi	r23, 0x00	; 0
    c83a:	82 e0       	ldi	r24, 0x02	; 2
    c83c:	0e 94 da 74 	call	0xe9b4	; 0xe9b4 <nvm_read_byte>
    c840:	c8 2b       	or	r28, r24
    c842:	c0 93 0c 02 	sts	0x020C, r28	; 0x80020c <__TEXT_REGION_LENGTH__+0x70020c>
    c846:	d0 93 0d 02 	sts	0x020D, r29	; 0x80020d <__TEXT_REGION_LENGTH__+0x70020d>
    c84a:	65 e2       	ldi	r22, 0x25	; 37
    c84c:	70 e0       	ldi	r23, 0x00	; 0
    c84e:	82 e0       	ldi	r24, 0x02	; 2
    c850:	0e 94 da 74 	call	0xe9b4	; 0xe9b4 <nvm_read_byte>
    c854:	c8 2f       	mov	r28, r24
    c856:	d0 e0       	ldi	r29, 0x00	; 0
    c858:	dc 2f       	mov	r29, r28
    c85a:	cc 27       	eor	r28, r28
    c85c:	64 e2       	ldi	r22, 0x24	; 36
    c85e:	70 e0       	ldi	r23, 0x00	; 0
    c860:	82 e0       	ldi	r24, 0x02	; 2
    c862:	0e 94 da 74 	call	0xe9b4	; 0xe9b4 <nvm_read_byte>
    c866:	c8 2b       	or	r28, r24
    c868:	c0 93 4c 02 	sts	0x024C, r28	; 0x80024c <__TEXT_REGION_LENGTH__+0x70024c>
    c86c:	d0 93 4d 02 	sts	0x024D, r29	; 0x80024d <__TEXT_REGION_LENGTH__+0x70024d>
    c870:	df 91       	pop	r29
    c872:	cf 91       	pop	r28
    c874:	1f 91       	pop	r17
    c876:	0f 91       	pop	r16
    c878:	ff 90       	pop	r15
    c87a:	ef 90       	pop	r14
    c87c:	df 90       	pop	r13
    c87e:	cf 90       	pop	r12
    c880:	bf 90       	pop	r11
    c882:	af 90       	pop	r10
    c884:	9f 90       	pop	r9
    c886:	8f 90       	pop	r8
    c888:	08 95       	ret

0000c88a <myStringToVar>:
    c88a:	2f 92       	push	r2
    c88c:	3f 92       	push	r3
    c88e:	4f 92       	push	r4
    c890:	5f 92       	push	r5
    c892:	6f 92       	push	r6
    c894:	7f 92       	push	r7
    c896:	8f 92       	push	r8
    c898:	9f 92       	push	r9
    c89a:	af 92       	push	r10
    c89c:	bf 92       	push	r11
    c89e:	cf 92       	push	r12
    c8a0:	df 92       	push	r13
    c8a2:	ef 92       	push	r14
    c8a4:	ff 92       	push	r15
    c8a6:	0f 93       	push	r16
    c8a8:	1f 93       	push	r17
    c8aa:	cf 93       	push	r28
    c8ac:	df 93       	push	r29
    c8ae:	00 d0       	rcall	.+0      	; 0xc8b0 <myStringToVar+0x26>
    c8b0:	1f 92       	push	r1
    c8b2:	cd b7       	in	r28, 0x3d	; 61
    c8b4:	de b7       	in	r29, 0x3e	; 62
    c8b6:	6c 01       	movw	r12, r24
    c8b8:	4a 01       	movw	r8, r20
    c8ba:	5b 01       	movw	r10, r22
    c8bc:	29 83       	std	Y+1, r18	; 0x01
    c8be:	3a 83       	std	Y+2, r19	; 0x02
    c8c0:	18 01       	movw	r2, r16
    c8c2:	27 01       	movw	r4, r14
    c8c4:	84 2f       	mov	r24, r20
    c8c6:	83 70       	andi	r24, 0x03	; 3
    c8c8:	09 f4       	brne	.+2      	; 0xc8cc <myStringToVar+0x42>
    c8ca:	66 c0       	rjmp	.+204    	; 0xc998 <myStringToVar+0x10e>
    c8cc:	1b 82       	std	Y+3, r1	; 0x03
    c8ce:	1c 82       	std	Y+4, r1	; 0x04
    c8d0:	61 2c       	mov	r6, r1
    c8d2:	71 2c       	mov	r7, r1
    c8d4:	eb 80       	ldd	r14, Y+3	; 0x03
    c8d6:	fc 80       	ldd	r15, Y+4	; 0x04
    c8d8:	ec 0c       	add	r14, r12
    c8da:	fd 1c       	adc	r15, r13
    c8dc:	82 30       	cpi	r24, 0x02	; 2
    c8de:	e1 f0       	breq	.+56     	; 0xc918 <myStringToVar+0x8e>
    c8e0:	83 30       	cpi	r24, 0x03	; 3
    c8e2:	69 f1       	breq	.+90     	; 0xc93e <myStringToVar+0xb4>
    c8e4:	81 30       	cpi	r24, 0x01	; 1
    c8e6:	09 f0       	breq	.+2      	; 0xc8ea <myStringToVar+0x60>
    c8e8:	59 c0       	rjmp	.+178    	; 0xc99c <myStringToVar+0x112>
    c8ea:	29 81       	ldd	r18, Y+1	; 0x01
    c8ec:	3a 81       	ldd	r19, Y+2	; 0x02
    c8ee:	21 15       	cp	r18, r1
    c8f0:	31 05       	cpc	r19, r1
    c8f2:	a9 f1       	breq	.+106    	; 0xc95e <myStringToVar+0xd4>
    c8f4:	89 01       	movw	r16, r18
    c8f6:	0c 5f       	subi	r16, 0xFC	; 252
    c8f8:	1f 4f       	sbci	r17, 0xFF	; 255
    c8fa:	c7 01       	movw	r24, r14
    c8fc:	0e 94 6e 7e 	call	0xfcdc	; 0xfcdc <atof>
    c900:	e9 81       	ldd	r30, Y+1	; 0x01
    c902:	fa 81       	ldd	r31, Y+2	; 0x02
    c904:	60 83       	st	Z, r22
    c906:	71 83       	std	Z+1, r23	; 0x01
    c908:	82 83       	std	Z+2, r24	; 0x02
    c90a:	93 83       	std	Z+3, r25	; 0x03
    c90c:	ff ef       	ldi	r31, 0xFF	; 255
    c90e:	6f 1a       	sub	r6, r31
    c910:	7f 0a       	sbc	r7, r31
    c912:	09 83       	std	Y+1, r16	; 0x01
    c914:	1a 83       	std	Y+2, r17	; 0x02
    c916:	23 c0       	rjmp	.+70     	; 0xc95e <myStringToVar+0xd4>
    c918:	21 14       	cp	r2, r1
    c91a:	31 04       	cpc	r3, r1
    c91c:	01 f1       	breq	.+64     	; 0xc95e <myStringToVar+0xd4>
    c91e:	81 01       	movw	r16, r2
    c920:	0c 5f       	subi	r16, 0xFC	; 252
    c922:	1f 4f       	sbci	r17, 0xFF	; 255
    c924:	c7 01       	movw	r24, r14
    c926:	0e 94 8e 7e 	call	0xfd1c	; 0xfd1c <atol>
    c92a:	f1 01       	movw	r30, r2
    c92c:	60 83       	st	Z, r22
    c92e:	71 83       	std	Z+1, r23	; 0x01
    c930:	82 83       	std	Z+2, r24	; 0x02
    c932:	93 83       	std	Z+3, r25	; 0x03
    c934:	ff ef       	ldi	r31, 0xFF	; 255
    c936:	6f 1a       	sub	r6, r31
    c938:	7f 0a       	sbc	r7, r31
    c93a:	18 01       	movw	r2, r16
    c93c:	10 c0       	rjmp	.+32     	; 0xc95e <myStringToVar+0xd4>
    c93e:	41 14       	cp	r4, r1
    c940:	51 04       	cpc	r5, r1
    c942:	69 f0       	breq	.+26     	; 0xc95e <myStringToVar+0xd4>
    c944:	82 01       	movw	r16, r4
    c946:	0e 5f       	subi	r16, 0xFE	; 254
    c948:	1f 4f       	sbci	r17, 0xFF	; 255
    c94a:	c7 01       	movw	r24, r14
    c94c:	0e 94 71 7e 	call	0xfce2	; 0xfce2 <atoi>
    c950:	f2 01       	movw	r30, r4
    c952:	80 83       	st	Z, r24
    c954:	91 83       	std	Z+1, r25	; 0x01
    c956:	ff ef       	ldi	r31, 0xFF	; 255
    c958:	6f 1a       	sub	r6, r31
    c95a:	7f 0a       	sbc	r7, r31
    c95c:	28 01       	movw	r4, r16
    c95e:	6c e2       	ldi	r22, 0x2C	; 44
    c960:	70 e0       	ldi	r23, 0x00	; 0
    c962:	c7 01       	movw	r24, r14
    c964:	0e 94 ed 7f 	call	0xffda	; 0xffda <strchr>
    c968:	00 97       	sbiw	r24, 0x00	; 0
    c96a:	c1 f0       	breq	.+48     	; 0xc99c <myStringToVar+0x112>
    c96c:	01 96       	adiw	r24, 0x01	; 1
    c96e:	8e 19       	sub	r24, r14
    c970:	9f 09       	sbc	r25, r15
    c972:	2b 81       	ldd	r18, Y+3	; 0x03
    c974:	3c 81       	ldd	r19, Y+4	; 0x04
    c976:	28 0f       	add	r18, r24
    c978:	39 1f       	adc	r19, r25
    c97a:	2b 83       	std	Y+3, r18	; 0x03
    c97c:	3c 83       	std	Y+4, r19	; 0x04
    c97e:	b6 94       	lsr	r11
    c980:	a7 94       	ror	r10
    c982:	97 94       	ror	r9
    c984:	87 94       	ror	r8
    c986:	b6 94       	lsr	r11
    c988:	a7 94       	ror	r10
    c98a:	97 94       	ror	r9
    c98c:	87 94       	ror	r8
    c98e:	88 2d       	mov	r24, r8
    c990:	83 70       	andi	r24, 0x03	; 3
    c992:	09 f0       	breq	.+2      	; 0xc996 <myStringToVar+0x10c>
    c994:	9f cf       	rjmp	.-194    	; 0xc8d4 <myStringToVar+0x4a>
    c996:	02 c0       	rjmp	.+4      	; 0xc99c <myStringToVar+0x112>
    c998:	61 2c       	mov	r6, r1
    c99a:	71 2c       	mov	r7, r1
    c99c:	c3 01       	movw	r24, r6
    c99e:	24 96       	adiw	r28, 0x04	; 4
    c9a0:	cd bf       	out	0x3d, r28	; 61
    c9a2:	de bf       	out	0x3e, r29	; 62
    c9a4:	df 91       	pop	r29
    c9a6:	cf 91       	pop	r28
    c9a8:	1f 91       	pop	r17
    c9aa:	0f 91       	pop	r16
    c9ac:	ff 90       	pop	r15
    c9ae:	ef 90       	pop	r14
    c9b0:	df 90       	pop	r13
    c9b2:	cf 90       	pop	r12
    c9b4:	bf 90       	pop	r11
    c9b6:	af 90       	pop	r10
    c9b8:	9f 90       	pop	r9
    c9ba:	8f 90       	pop	r8
    c9bc:	7f 90       	pop	r7
    c9be:	6f 90       	pop	r6
    c9c0:	5f 90       	pop	r5
    c9c2:	4f 90       	pop	r4
    c9c4:	3f 90       	pop	r3
    c9c6:	2f 90       	pop	r2
    c9c8:	08 95       	ret

0000c9ca <adc_app_enable>:
    c9ca:	cf 93       	push	r28
    c9cc:	90 91 64 20 	lds	r25, 0x2064	; 0x802064 <g_adc_enabled>
    c9d0:	98 17       	cp	r25, r24
    c9d2:	e1 f0       	breq	.+56     	; 0xca0c <adc_app_enable+0x42>
    c9d4:	c8 2f       	mov	r28, r24
    c9d6:	88 23       	and	r24, r24
    c9d8:	61 f0       	breq	.+24     	; 0xc9f2 <adc_app_enable+0x28>
    c9da:	fb db       	rcall	.-2058   	; 0xc1d2 <tc_init>
    c9dc:	17 de       	rcall	.-978    	; 0xc60c <adc_init>
    c9de:	69 dc       	rcall	.-1838   	; 0xc2b2 <tc_start>
    c9e0:	80 e0       	ldi	r24, 0x00	; 0
    c9e2:	92 e0       	ldi	r25, 0x02	; 2
    c9e4:	0e 94 6b 46 	call	0x8cd6	; 0x8cd6 <adc_enable>
    c9e8:	80 e4       	ldi	r24, 0x40	; 64
    c9ea:	92 e0       	ldi	r25, 0x02	; 2
    c9ec:	0e 94 6b 46 	call	0x8cd6	; 0x8cd6 <adc_enable>
    c9f0:	08 c0       	rjmp	.+16     	; 0xca02 <adc_app_enable+0x38>
    c9f2:	80 e0       	ldi	r24, 0x00	; 0
    c9f4:	92 e0       	ldi	r25, 0x02	; 2
    c9f6:	0e 94 97 46 	call	0x8d2e	; 0x8d2e <adc_disable>
    c9fa:	80 e4       	ldi	r24, 0x40	; 64
    c9fc:	92 e0       	ldi	r25, 0x02	; 2
    c9fe:	0e 94 97 46 	call	0x8d2e	; 0x8d2e <adc_disable>
    ca02:	c0 93 64 20 	sts	0x2064, r28	; 0x802064 <g_adc_enabled>
    ca06:	81 e0       	ldi	r24, 0x01	; 1
    ca08:	80 93 fa 26 	sts	0x26FA, r24	; 0x8026fa <g_twi2_lcd_repaint>
    ca0c:	cf 91       	pop	r28
    ca0e:	08 95       	ret

0000ca10 <backlight_mode_pwm>:
    ca10:	80 93 62 20 	sts	0x2062, r24	; 0x802062 <g_backlight_mode_pwm>
    ca14:	90 93 63 20 	sts	0x2063, r25	; 0x802063 <g_backlight_mode_pwm+0x1>
    ca18:	8e 3f       	cpi	r24, 0xFE	; 254
    ca1a:	2f ef       	ldi	r18, 0xFF	; 255
    ca1c:	92 07       	cpc	r25, r18
    ca1e:	69 f0       	breq	.+26     	; 0xca3a <backlight_mode_pwm+0x2a>
    ca20:	bc 01       	movw	r22, r24
    ca22:	6f 3f       	cpi	r22, 0xFF	; 255
    ca24:	8f ef       	ldi	r24, 0xFF	; 255
    ca26:	78 07       	cpc	r23, r24
    ca28:	29 f4       	brne	.+10     	; 0xca34 <backlight_mode_pwm+0x24>
    ca2a:	60 e0       	ldi	r22, 0x00	; 0
    ca2c:	81 e0       	ldi	r24, 0x01	; 1
    ca2e:	0c 94 07 33 	jmp	0x660e	; 0x660e <twi2_set_ledbl>
    ca32:	08 95       	ret
    ca34:	80 e0       	ldi	r24, 0x00	; 0
    ca36:	0c 94 07 33 	jmp	0x660e	; 0x660e <twi2_set_ledbl>
    ca3a:	08 95       	ret

0000ca3c <bias_update>:
    ca3c:	8f 73       	andi	r24, 0x3F	; 63
    ca3e:	80 93 61 20 	sts	0x2061, r24	; 0x802061 <g_bias_pm>
    ca42:	0c 94 27 33 	jmp	0x664e	; 0x664e <twi2_set_bias>
    ca46:	08 95       	ret

0000ca48 <dac_app_enable>:
    ca48:	1f 93       	push	r17
    ca4a:	cf 93       	push	r28
    ca4c:	df 93       	push	r29
    ca4e:	1f 92       	push	r1
    ca50:	cd b7       	in	r28, 0x3d	; 61
    ca52:	de b7       	in	r29, 0x3e	; 62
    ca54:	90 91 89 28 	lds	r25, 0x2889	; 0x802889 <g_dac_enabled>
    ca58:	98 17       	cp	r25, r24
    ca5a:	09 f4       	brne	.+2      	; 0xca5e <dac_app_enable+0x16>
    ca5c:	40 c0       	rjmp	.+128    	; 0xcade <dac_app_enable+0x96>
    ca5e:	18 2f       	mov	r17, r24
    ca60:	88 23       	and	r24, r24
    ca62:	a9 f1       	breq	.+106    	; 0xcace <dac_app_enable+0x86>
    ca64:	8f b7       	in	r24, 0x3f	; 63
    ca66:	89 83       	std	Y+1, r24	; 0x01
    ca68:	f8 94       	cli
    ca6a:	89 81       	ldd	r24, Y+1	; 0x01
    ca6c:	40 e8       	ldi	r20, 0x80	; 128
    ca6e:	54 e8       	ldi	r21, 0x84	; 132
    ca70:	6e e1       	ldi	r22, 0x1E	; 30
    ca72:	70 e0       	ldi	r23, 0x00	; 0
    ca74:	40 93 13 20 	sts	0x2013, r20	; 0x802013 <dds0_freq_mHz>
    ca78:	50 93 14 20 	sts	0x2014, r21	; 0x802014 <dds0_freq_mHz+0x1>
    ca7c:	60 93 15 20 	sts	0x2015, r22	; 0x802015 <dds0_freq_mHz+0x2>
    ca80:	70 93 16 20 	sts	0x2016, r23	; 0x802016 <dds0_freq_mHz+0x3>
    ca84:	10 92 0d 25 	sts	0x250D, r1	; 0x80250d <dds0_reg>
    ca88:	10 92 0e 25 	sts	0x250E, r1	; 0x80250e <dds0_reg+0x1>
    ca8c:	10 92 0f 25 	sts	0x250F, r1	; 0x80250f <dds0_reg+0x2>
    ca90:	10 92 10 25 	sts	0x2510, r1	; 0x802510 <dds0_reg+0x3>
    ca94:	4a e0       	ldi	r20, 0x0A	; 10
    ca96:	59 e0       	ldi	r21, 0x09	; 9
    ca98:	6d e3       	ldi	r22, 0x3D	; 61
    ca9a:	70 e0       	ldi	r23, 0x00	; 0
    ca9c:	40 93 0f 20 	sts	0x200F, r20	; 0x80200f <dds1_freq_mHz>
    caa0:	50 93 10 20 	sts	0x2010, r21	; 0x802010 <dds1_freq_mHz+0x1>
    caa4:	60 93 11 20 	sts	0x2011, r22	; 0x802011 <dds1_freq_mHz+0x2>
    caa8:	70 93 12 20 	sts	0x2012, r23	; 0x802012 <dds1_freq_mHz+0x3>
    caac:	40 e0       	ldi	r20, 0x00	; 0
    caae:	50 e0       	ldi	r21, 0x00	; 0
    cab0:	60 e0       	ldi	r22, 0x00	; 0
    cab2:	70 e4       	ldi	r23, 0x40	; 64
    cab4:	40 93 0b 20 	sts	0x200B, r20	; 0x80200b <dds1_reg>
    cab8:	50 93 0c 20 	sts	0x200C, r21	; 0x80200c <dds1_reg+0x1>
    cabc:	60 93 0d 20 	sts	0x200D, r22	; 0x80200d <dds1_reg+0x2>
    cac0:	70 93 0e 20 	sts	0x200E, r23	; 0x80200e <dds1_reg+0x3>
    cac4:	8f bf       	out	0x3f, r24	; 63
    cac6:	24 dc       	rcall	.-1976   	; 0xc310 <dac_init>
    cac8:	f4 db       	rcall	.-2072   	; 0xc2b2 <tc_start>
    caca:	eb dc       	rcall	.-1578   	; 0xc4a2 <dac_start>
    cacc:	06 c0       	rjmp	.+12     	; 0xcada <dac_app_enable+0x92>
    cace:	0e 94 b6 25 	call	0x4b6c	; 0x4b6c <dma_disable>
    cad2:	80 e2       	ldi	r24, 0x20	; 32
    cad4:	93 e0       	ldi	r25, 0x03	; 3
    cad6:	0e 94 d1 49 	call	0x93a2	; 0x93a2 <dac_disable>
    cada:	10 93 89 28 	sts	0x2889, r17	; 0x802889 <g_dac_enabled>
    cade:	0f 90       	pop	r0
    cae0:	df 91       	pop	r29
    cae2:	cf 91       	pop	r28
    cae4:	1f 91       	pop	r17
    cae6:	08 95       	ret

0000cae8 <errorBeep_enable>:
    cae8:	80 93 5f 20 	sts	0x205F, r24	; 0x80205f <g_errorBeep_enable>
    caec:	08 95       	ret

0000caee <printStatusLines_enable>:
    caee:	80 93 73 28 	sts	0x2873, r24	; 0x802873 <g_usb_cdc_printStatusLines>
    caf2:	08 95       	ret

0000caf4 <keyBeep_enable>:
    caf4:	80 93 88 28 	sts	0x2888, r24	; 0x802888 <g_keyBeep_enable>
    caf8:	08 95       	ret

0000cafa <pitchTone_mode>:
    cafa:	80 93 60 20 	sts	0x2060, r24	; 0x802060 <g_pitch_tone_mode>
    cafe:	08 95       	ret

0000cb00 <sched_getLock>:


/* Simple scheduler concept */

bool sched_getLock(volatile uint8_t* lockVar)
{
    cb00:	cf 93       	push	r28
    cb02:	df 93       	push	r29
    cb04:	1f 92       	push	r1
    cb06:	cd b7       	in	r28, 0x3d	; 61
    cb08:	de b7       	in	r29, 0x3e	; 62
    cb0a:	fc 01       	movw	r30, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    cb0c:	8f b7       	in	r24, 0x3f	; 63
    cb0e:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    cb10:	f8 94       	cli
	return flags;
    cb12:	99 81       	ldd	r25, Y+1	; 0x01

	/* IRQ secured access */	
	{
		irqflags_t flags = cpu_irq_save();
		barrier();
		if (!*lockVar) {	// No use before
    cb14:	80 81       	ld	r24, Z
    cb16:	81 11       	cpse	r24, r1
    cb18:	05 c0       	rjmp	.+10     	; 0xcb24 <sched_getLock+0x24>
			++*lockVar;
    cb1a:	80 81       	ld	r24, Z
    cb1c:	8f 5f       	subi	r24, 0xFF	; 255
    cb1e:	80 83       	st	Z, r24
			barrier();
			status = true;
    cb20:	81 e0       	ldi	r24, 0x01	; 1
    cb22:	01 c0       	rjmp	.+2      	; 0xcb26 <sched_getLock+0x26>

/* Simple scheduler concept */

bool sched_getLock(volatile uint8_t* lockVar)
{
	bool status = false;
    cb24:	80 e0       	ldi	r24, 0x00	; 0
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    cb26:	9f bf       	out	0x3f, r25	; 63
			status = true;
		}
		cpu_irq_restore(flags);
	}
	return status;
}
    cb28:	0f 90       	pop	r0
    cb2a:	df 91       	pop	r29
    cb2c:	cf 91       	pop	r28
    cb2e:	08 95       	ret

0000cb30 <sched_freeLock>:
    cb30:	cf 93       	push	r28
    cb32:	df 93       	push	r29
    cb34:	1f 92       	push	r1
    cb36:	cd b7       	in	r28, 0x3d	; 61
    cb38:	de b7       	in	r29, 0x3e	; 62
    cb3a:	fc 01       	movw	r30, r24
    cb3c:	8f b7       	in	r24, 0x3f	; 63
    cb3e:	89 83       	std	Y+1, r24	; 0x01
    cb40:	f8 94       	cli
    cb42:	99 81       	ldd	r25, Y+1	; 0x01
    cb44:	10 82       	st	Z, r1
    cb46:	9f bf       	out	0x3f, r25	; 63
    cb48:	0f 90       	pop	r0
    cb4a:	df 91       	pop	r29
    cb4c:	cf 91       	pop	r28
    cb4e:	08 95       	ret

0000cb50 <sched_doSleep>:
    cb50:	f8 94       	cli
    cb52:	80 91 67 2e 	lds	r24, 0x2E67	; 0x802e67 <sleepmgr_locks>
    cb56:	81 11       	cpse	r24, r1
    cb58:	09 c0       	rjmp	.+18     	; 0xcb6c <sched_doSleep+0x1c>
    cb5a:	a8 e6       	ldi	r26, 0x68	; 104
    cb5c:	be e2       	ldi	r27, 0x2E	; 46
    cb5e:	e0 e0       	ldi	r30, 0x00	; 0
    cb60:	ef 5f       	subi	r30, 0xFF	; 255
    cb62:	8d 91       	ld	r24, X+
    cb64:	88 23       	and	r24, r24
    cb66:	e1 f3       	breq	.-8      	; 0xcb60 <sched_doSleep+0x10>
    cb68:	e1 11       	cpse	r30, r1
    cb6a:	02 c0       	rjmp	.+4      	; 0xcb70 <sched_doSleep+0x20>
    cb6c:	78 94       	sei
    cb6e:	08 95       	ret
    cb70:	a8 e4       	ldi	r26, 0x48	; 72
    cb72:	b0 e0       	ldi	r27, 0x00	; 0
    cb74:	8c 91       	ld	r24, X
    cb76:	f0 e0       	ldi	r31, 0x00	; 0
    cb78:	ec 59       	subi	r30, 0x9C	; 156
    cb7a:	ff 4d       	sbci	r31, 0xDF	; 223
    cb7c:	81 7f       	andi	r24, 0xF1	; 241
    cb7e:	90 81       	ld	r25, Z
    cb80:	89 2b       	or	r24, r25
    cb82:	8c 93       	st	X, r24
    cb84:	8c 91       	ld	r24, X
    cb86:	81 60       	ori	r24, 0x01	; 1
    cb88:	8c 93       	st	X, r24
    cb8a:	78 94       	sei
    cb8c:	88 95       	sleep
    cb8e:	8c 91       	ld	r24, X
    cb90:	8e 7f       	andi	r24, 0xFE	; 254
    cb92:	8c 93       	st	X, r24
    cb94:	08 95       	ret

0000cb96 <sched_push>:
    cb96:	2f 92       	push	r2
    cb98:	3f 92       	push	r3
    cb9a:	4f 92       	push	r4
    cb9c:	5f 92       	push	r5
    cb9e:	6f 92       	push	r6
    cba0:	7f 92       	push	r7
    cba2:	8f 92       	push	r8
    cba4:	9f 92       	push	r9
    cba6:	af 92       	push	r10
    cba8:	bf 92       	push	r11
    cbaa:	cf 92       	push	r12
    cbac:	ef 92       	push	r14
    cbae:	ff 92       	push	r15
    cbb0:	0f 93       	push	r16
    cbb2:	1f 93       	push	r17
    cbb4:	cf 93       	push	r28
    cbb6:	df 93       	push	r29
    cbb8:	cd b7       	in	r28, 0x3d	; 61
    cbba:	de b7       	in	r29, 0x3e	; 62
    cbbc:	2b 97       	sbiw	r28, 0x0b	; 11
    cbbe:	cd bf       	out	0x3d, r28	; 61
    cbc0:	de bf       	out	0x3e, r29	; 62
    cbc2:	3c 01       	movw	r6, r24
    cbc4:	16 2f       	mov	r17, r22
    cbc6:	49 01       	movw	r8, r18
    cbc8:	5a 01       	movw	r10, r20
    cbca:	0e 94 cb 26 	call	0x4d96	; 0x4d96 <rtc_get_time>
    cbce:	6c 83       	std	Y+4, r22	; 0x04
    cbd0:	7d 83       	std	Y+5, r23	; 0x05
    cbd2:	8e 83       	std	Y+6, r24	; 0x06
    cbd4:	9f 83       	std	Y+7, r25	; 0x07
    cbd6:	e1 10       	cpse	r14, r1
    cbd8:	08 c0       	rjmp	.+16     	; 0xcbea <sched_push+0x54>
    cbda:	0f 2e       	mov	r0, r31
    cbdc:	21 2c       	mov	r2, r1
    cbde:	31 2c       	mov	r3, r1
    cbe0:	f0 ef       	ldi	r31, 0xF0	; 240
    cbe2:	4f 2e       	mov	r4, r31
    cbe4:	51 2c       	mov	r5, r1
    cbe6:	f0 2d       	mov	r31, r0
    cbe8:	07 c0       	rjmp	.+14     	; 0xcbf8 <sched_push+0x62>
    cbea:	0f 2e       	mov	r0, r31
    cbec:	21 2c       	mov	r2, r1
    cbee:	31 2c       	mov	r3, r1
    cbf0:	41 2c       	mov	r4, r1
    cbf2:	ff e8       	ldi	r31, 0x8F	; 143
    cbf4:	5f 2e       	mov	r5, r31
    cbf6:	f0 2d       	mov	r31, r0
    cbf8:	c1 10       	cpse	r12, r1
    cbfa:	05 c0       	rjmp	.+10     	; 0xcc06 <sched_push+0x70>
    cbfc:	18 86       	std	Y+8, r1	; 0x08
    cbfe:	19 86       	std	Y+9, r1	; 0x09
    cc00:	1a 86       	std	Y+10, r1	; 0x0a
    cc02:	1b 86       	std	Y+11, r1	; 0x0b
    cc04:	08 c0       	rjmp	.+16     	; 0xcc16 <sched_push+0x80>
    cc06:	80 e0       	ldi	r24, 0x00	; 0
    cc08:	90 e0       	ldi	r25, 0x00	; 0
    cc0a:	a0 e0       	ldi	r26, 0x00	; 0
    cc0c:	b0 e4       	ldi	r27, 0x40	; 64
    cc0e:	88 87       	std	Y+8, r24	; 0x08
    cc10:	99 87       	std	Y+9, r25	; 0x09
    cc12:	aa 87       	std	Y+10, r26	; 0x0a
    cc14:	bb 87       	std	Y+11, r27	; 0x0b
    cc16:	00 23       	and	r16, r16
    cc18:	09 f4       	brne	.+2      	; 0xcc1c <sched_push+0x86>
    cc1a:	13 c2       	rjmp	.+1062   	; 0xd042 <sched_push+0x4ac>
    cc1c:	92 e0       	ldi	r25, 0x02	; 2
    cc1e:	89 16       	cp	r8, r25
    cc20:	91 04       	cpc	r9, r1
    cc22:	a1 04       	cpc	r10, r1
    cc24:	b1 04       	cpc	r11, r1
    cc26:	c8 f0       	brcs	.+50     	; 0xcc5a <sched_push+0xc4>
    cc28:	a1 e3       	ldi	r26, 0x31	; 49
    cc2a:	8a 16       	cp	r8, r26
    cc2c:	a5 e7       	ldi	r26, 0x75	; 117
    cc2e:	9a 06       	cpc	r9, r26
    cc30:	a1 04       	cpc	r10, r1
    cc32:	b1 04       	cpc	r11, r1
    cc34:	b8 f4       	brcc	.+46     	; 0xcc64 <sched_push+0xce>
    cc36:	c5 01       	movw	r24, r10
    cc38:	b4 01       	movw	r22, r8
    cc3a:	05 2e       	mov	r0, r21
    cc3c:	5a e0       	ldi	r21, 0x0A	; 10
    cc3e:	66 0f       	add	r22, r22
    cc40:	77 1f       	adc	r23, r23
    cc42:	88 1f       	adc	r24, r24
    cc44:	99 1f       	adc	r25, r25
    cc46:	5a 95       	dec	r21
    cc48:	d1 f7       	brne	.-12     	; 0xcc3e <sched_push+0xa8>
    cc4a:	50 2d       	mov	r21, r0
    cc4c:	28 ee       	ldi	r18, 0xE8	; 232
    cc4e:	33 e0       	ldi	r19, 0x03	; 3
    cc50:	40 e0       	ldi	r20, 0x00	; 0
    cc52:	50 e0       	ldi	r21, 0x00	; 0
    cc54:	0e 94 93 7c 	call	0xf926	; 0xf926 <__udivmodsi4>
    cc58:	09 c0       	rjmp	.+18     	; 0xcc6c <sched_push+0xd6>
    cc5a:	22 e0       	ldi	r18, 0x02	; 2
    cc5c:	30 e0       	ldi	r19, 0x00	; 0
    cc5e:	40 e0       	ldi	r20, 0x00	; 0
    cc60:	50 e0       	ldi	r21, 0x00	; 0
    cc62:	04 c0       	rjmp	.+8      	; 0xcc6c <sched_push+0xd6>
    cc64:	21 e3       	ldi	r18, 0x31	; 49
    cc66:	30 e0       	ldi	r19, 0x00	; 0
    cc68:	40 e0       	ldi	r20, 0x00	; 0
    cc6a:	50 e0       	ldi	r21, 0x00	; 0
    cc6c:	8c 80       	ldd	r8, Y+4	; 0x04
    cc6e:	9d 80       	ldd	r9, Y+5	; 0x05
    cc70:	ae 80       	ldd	r10, Y+6	; 0x06
    cc72:	bf 80       	ldd	r11, Y+7	; 0x07
    cc74:	82 0e       	add	r8, r18
    cc76:	93 1e       	adc	r9, r19
    cc78:	a4 1e       	adc	r10, r20
    cc7a:	b5 1e       	adc	r11, r21
    cc7c:	e2 c1       	rjmp	.+964    	; 0xd042 <sched_push+0x4ac>
    cc7e:	e1 ee       	ldi	r30, 0xE1	; 225
    cc80:	fd e2       	ldi	r31, 0x2D	; 45
    cc82:	83 81       	ldd	r24, Z+3	; 0x03
    cc84:	92 81       	ldd	r25, Z+2	; 0x02
    cc86:	89 1b       	sub	r24, r25
    cc88:	98 2f       	mov	r25, r24
    cc8a:	85 81       	ldd	r24, Z+5	; 0x05
    cc8c:	89 23       	and	r24, r25
    cc8e:	94 81       	ldd	r25, Z+4	; 0x04
    cc90:	89 17       	cp	r24, r25
    cc92:	09 f4       	brne	.+2      	; 0xcc96 <sched_push+0x100>
    cc94:	dd c1       	rjmp	.+954    	; 0xd050 <sched_push+0x4ba>
    cc96:	8f b7       	in	r24, 0x3f	; 63
    cc98:	8b 83       	std	Y+3, r24	; 0x03
    cc9a:	f8 94       	cli
    cc9c:	8b 81       	ldd	r24, Y+3	; 0x03
    cc9e:	93 81       	ldd	r25, Z+3	; 0x03
    cca0:	32 81       	ldd	r19, Z+2	; 0x02
    cca2:	25 81       	ldd	r18, Z+5	; 0x05
    cca4:	93 1b       	sub	r25, r19
    cca6:	92 23       	and	r25, r18
    cca8:	34 81       	ldd	r19, Z+4	; 0x04
    ccaa:	93 17       	cp	r25, r19
    ccac:	99 f0       	breq	.+38     	; 0xccd4 <sched_push+0x13e>
    ccae:	93 81       	ldd	r25, Z+3	; 0x03
    ccb0:	26 95       	lsr	r18
    ccb2:	29 23       	and	r18, r25
    ccb4:	a0 81       	ld	r26, Z
    ccb6:	b1 81       	ldd	r27, Z+1	; 0x01
    ccb8:	04 e0       	ldi	r16, 0x04	; 4
    ccba:	20 9f       	mul	r18, r16
    ccbc:	a0 0d       	add	r26, r0
    ccbe:	b1 1d       	adc	r27, r1
    ccc0:	11 24       	eor	r1, r1
    ccc2:	8d 92       	st	X+, r8
    ccc4:	9d 92       	st	X+, r9
    ccc6:	ad 92       	st	X+, r10
    ccc8:	bc 92       	st	X, r11
    ccca:	13 97       	sbiw	r26, 0x03	; 3
    cccc:	9f 5f       	subi	r25, 0xFF	; 255
    ccce:	25 81       	ldd	r18, Z+5	; 0x05
    ccd0:	92 23       	and	r25, r18
    ccd2:	93 83       	std	Z+3, r25	; 0x03
    ccd4:	e1 ee       	ldi	r30, 0xE1	; 225
    ccd6:	fd e2       	ldi	r31, 0x2D	; 45
    ccd8:	93 81       	ldd	r25, Z+3	; 0x03
    ccda:	32 81       	ldd	r19, Z+2	; 0x02
    ccdc:	25 81       	ldd	r18, Z+5	; 0x05
    ccde:	93 1b       	sub	r25, r19
    cce0:	92 23       	and	r25, r18
    cce2:	34 81       	ldd	r19, Z+4	; 0x04
    cce4:	93 17       	cp	r25, r19
    cce6:	19 f1       	breq	.+70     	; 0xcd2e <sched_push+0x198>
    cce8:	93 81       	ldd	r25, Z+3	; 0x03
    ccea:	26 95       	lsr	r18
    ccec:	29 23       	and	r18, r25
    ccee:	a0 81       	ld	r26, Z
    ccf0:	b1 81       	ldd	r27, Z+1	; 0x01
    ccf2:	34 e0       	ldi	r19, 0x04	; 4
    ccf4:	23 9f       	mul	r18, r19
    ccf6:	a0 0d       	add	r26, r0
    ccf8:	b1 1d       	adc	r27, r1
    ccfa:	11 24       	eor	r1, r1
    ccfc:	a3 01       	movw	r20, r6
    ccfe:	60 e0       	ldi	r22, 0x00	; 0
    cd00:	70 e0       	ldi	r23, 0x00	; 0
    cd02:	71 2b       	or	r23, r17
    cd04:	42 29       	or	r20, r2
    cd06:	53 29       	or	r21, r3
    cd08:	64 29       	or	r22, r4
    cd0a:	75 29       	or	r23, r5
    cd0c:	08 85       	ldd	r16, Y+8	; 0x08
    cd0e:	19 85       	ldd	r17, Y+9	; 0x09
    cd10:	2a 85       	ldd	r18, Y+10	; 0x0a
    cd12:	3b 85       	ldd	r19, Y+11	; 0x0b
    cd14:	40 2b       	or	r20, r16
    cd16:	51 2b       	or	r21, r17
    cd18:	62 2b       	or	r22, r18
    cd1a:	73 2b       	or	r23, r19
    cd1c:	4d 93       	st	X+, r20
    cd1e:	5d 93       	st	X+, r21
    cd20:	6d 93       	st	X+, r22
    cd22:	7c 93       	st	X, r23
    cd24:	13 97       	sbiw	r26, 0x03	; 3
    cd26:	9f 5f       	subi	r25, 0xFF	; 255
    cd28:	25 81       	ldd	r18, Z+5	; 0x05
    cd2a:	92 23       	and	r25, r18
    cd2c:	93 83       	std	Z+3, r25	; 0x03
    cd2e:	8f bf       	out	0x3f, r24	; 63
    cd30:	8f c1       	rjmp	.+798    	; 0xd050 <sched_push+0x4ba>
    cd32:	81 e0       	ldi	r24, 0x01	; 1
    cd34:	90 e0       	ldi	r25, 0x00	; 0
    cd36:	fc 01       	movw	r30, r24
    cd38:	ee 0f       	add	r30, r30
    cd3a:	ff 1f       	adc	r31, r31
    cd3c:	ee 0f       	add	r30, r30
    cd3e:	ff 1f       	adc	r31, r31
    cd40:	ee 0f       	add	r30, r30
    cd42:	ff 1f       	adc	r31, r31
    cd44:	e8 1b       	sub	r30, r24
    cd46:	f9 0b       	sbc	r31, r25
    cd48:	eb 55       	subi	r30, 0x5B	; 91
    cd4a:	fa 4d       	sbci	r31, 0xDA	; 218
    cd4c:	20 81       	ld	r18, Z
    cd4e:	20 fd       	sbrc	r18, 0
    cd50:	32 c0       	rjmp	.+100    	; 0xcdb6 <sched_push+0x220>
    cd52:	dc 01       	movw	r26, r24
    cd54:	aa 0f       	add	r26, r26
    cd56:	bb 1f       	adc	r27, r27
    cd58:	aa 0f       	add	r26, r26
    cd5a:	bb 1f       	adc	r27, r27
    cd5c:	aa 0f       	add	r26, r26
    cd5e:	bb 1f       	adc	r27, r27
    cd60:	a8 1b       	sub	r26, r24
    cd62:	b9 0b       	sbc	r27, r25
    cd64:	fd 01       	movw	r30, r26
    cd66:	eb 55       	subi	r30, 0x5B	; 91
    cd68:	fa 4d       	sbci	r31, 0xDA	; 218
    cd6a:	90 81       	ld	r25, Z
    cd6c:	91 60       	ori	r25, 0x01	; 1
    cd6e:	90 83       	st	Z, r25
    cd70:	a1 56       	subi	r26, 0x61	; 97
    cd72:	ba 4d       	sbci	r27, 0xDA	; 218
    cd74:	14 96       	adiw	r26, 0x04	; 4
    cd76:	6d 92       	st	X+, r6
    cd78:	7c 92       	st	X, r7
    cd7a:	15 97       	sbiw	r26, 0x05	; 5
    cd7c:	13 70       	andi	r17, 0x03	; 3
    cd7e:	11 0f       	add	r17, r17
    cd80:	11 0f       	add	r17, r17
    cd82:	11 0f       	add	r17, r17
    cd84:	90 81       	ld	r25, Z
    cd86:	97 7e       	andi	r25, 0xE7	; 231
    cd88:	91 2b       	or	r25, r17
    cd8a:	90 83       	st	Z, r25
    cd8c:	90 81       	ld	r25, Z
    cd8e:	e0 fa       	bst	r14, 0
    cd90:	91 f9       	bld	r25, 1
    cd92:	90 83       	st	Z, r25
    cd94:	90 81       	ld	r25, Z
    cd96:	c0 fa       	bst	r12, 0
    cd98:	92 f9       	bld	r25, 2
    cd9a:	90 83       	st	Z, r25
    cd9c:	8d 92       	st	X+, r8
    cd9e:	9d 92       	st	X+, r9
    cda0:	ad 92       	st	X+, r10
    cda2:	bc 92       	st	X, r11
    cda4:	13 97       	sbiw	r26, 0x03	; 3
    cda6:	8f 5f       	subi	r24, 0xFF	; 255
    cda8:	e0 91 7f 25 	lds	r30, 0x257F	; 0x80257f <g_sched_sort>
    cdac:	ee 23       	and	r30, r30
    cdae:	a1 f0       	breq	.+40     	; 0xcdd8 <sched_push+0x242>
    cdb0:	20 e0       	ldi	r18, 0x00	; 0
    cdb2:	30 e0       	ldi	r19, 0x00	; 0
    cdb4:	18 c0       	rjmp	.+48     	; 0xcde6 <sched_push+0x250>
    cdb6:	01 96       	adiw	r24, 0x01	; 1
    cdb8:	80 32       	cpi	r24, 0x20	; 32
    cdba:	91 05       	cpc	r25, r1
    cdbc:	09 f0       	breq	.+2      	; 0xcdc0 <sched_push+0x22a>
    cdbe:	bb cf       	rjmp	.-138    	; 0xcd36 <sched_push+0x1a0>
    cdc0:	1c 82       	std	Y+4, r1	; 0x04
    cdc2:	1d 82       	std	Y+5, r1	; 0x05
    cdc4:	1e 82       	std	Y+6, r1	; 0x06
    cdc6:	1f 82       	std	Y+7, r1	; 0x07
    cdc8:	62 c0       	rjmp	.+196    	; 0xce8e <sched_push+0x2f8>
    cdca:	f9 01       	movw	r30, r18
    cdcc:	e1 58       	subi	r30, 0x81	; 129
    cdce:	fa 4d       	sbci	r31, 0xDA	; 218
    cdd0:	e0 81       	ld	r30, Z
    cdd2:	e1 11       	cpse	r30, r1
    cdd4:	08 c0       	rjmp	.+16     	; 0xcde6 <sched_push+0x250>
    cdd6:	02 c0       	rjmp	.+4      	; 0xcddc <sched_push+0x246>
    cdd8:	20 e0       	ldi	r18, 0x00	; 0
    cdda:	30 e0       	ldi	r19, 0x00	; 0
    cddc:	f9 01       	movw	r30, r18
    cdde:	e1 58       	subi	r30, 0x81	; 129
    cde0:	fa 4d       	sbci	r31, 0xDA	; 218
    cde2:	80 83       	st	Z, r24
    cde4:	3d c0       	rjmp	.+122    	; 0xce60 <sched_push+0x2ca>
    cde6:	e1 50       	subi	r30, 0x01	; 1
    cde8:	4e 2f       	mov	r20, r30
    cdea:	50 e0       	ldi	r21, 0x00	; 0
    cdec:	17 e0       	ldi	r17, 0x07	; 7
    cdee:	e1 9f       	mul	r30, r17
    cdf0:	f0 01       	movw	r30, r0
    cdf2:	11 24       	eor	r1, r1
    cdf4:	eb 55       	subi	r30, 0x5B	; 91
    cdf6:	fa 4d       	sbci	r31, 0xDA	; 218
    cdf8:	90 81       	ld	r25, Z
    cdfa:	90 ff       	sbrs	r25, 0
    cdfc:	2b c0       	rjmp	.+86     	; 0xce54 <sched_push+0x2be>
    cdfe:	fa 01       	movw	r30, r20
    ce00:	ee 0f       	add	r30, r30
    ce02:	ff 1f       	adc	r31, r31
    ce04:	ee 0f       	add	r30, r30
    ce06:	ff 1f       	adc	r31, r31
    ce08:	ee 0f       	add	r30, r30
    ce0a:	ff 1f       	adc	r31, r31
    ce0c:	e4 1b       	sub	r30, r20
    ce0e:	f5 0b       	sbc	r31, r21
    ce10:	e1 56       	subi	r30, 0x61	; 97
    ce12:	fa 4d       	sbci	r31, 0xDA	; 218
    ce14:	40 81       	ld	r20, Z
    ce16:	51 81       	ldd	r21, Z+1	; 0x01
    ce18:	62 81       	ldd	r22, Z+2	; 0x02
    ce1a:	73 81       	ldd	r23, Z+3	; 0x03
    ce1c:	84 16       	cp	r8, r20
    ce1e:	95 06       	cpc	r9, r21
    ce20:	a6 06       	cpc	r10, r22
    ce22:	b7 06       	cpc	r11, r23
    ce24:	b8 f4       	brcc	.+46     	; 0xce54 <sched_push+0x2be>
    ce26:	2f 31       	cpi	r18, 0x1F	; 31
    ce28:	31 05       	cpc	r19, r1
    ce2a:	7c f4       	brge	.+30     	; 0xce4a <sched_push+0x2b4>
    ce2c:	4e e1       	ldi	r20, 0x1E	; 30
    ce2e:	50 e0       	ldi	r21, 0x00	; 0
    ce30:	fa 01       	movw	r30, r20
    ce32:	e1 58       	subi	r30, 0x81	; 129
    ce34:	fa 4d       	sbci	r31, 0xDA	; 218
    ce36:	90 81       	ld	r25, Z
    ce38:	fa 01       	movw	r30, r20
    ce3a:	e0 58       	subi	r30, 0x80	; 128
    ce3c:	fa 4d       	sbci	r31, 0xDA	; 218
    ce3e:	90 83       	st	Z, r25
    ce40:	41 50       	subi	r20, 0x01	; 1
    ce42:	51 09       	sbc	r21, r1
    ce44:	42 17       	cp	r20, r18
    ce46:	53 07       	cpc	r21, r19
    ce48:	9c f7       	brge	.-26     	; 0xce30 <sched_push+0x29a>
    ce4a:	f9 01       	movw	r30, r18
    ce4c:	e1 58       	subi	r30, 0x81	; 129
    ce4e:	fa 4d       	sbci	r31, 0xDA	; 218
    ce50:	80 83       	st	Z, r24
    ce52:	06 c0       	rjmp	.+12     	; 0xce60 <sched_push+0x2ca>
    ce54:	2f 5f       	subi	r18, 0xFF	; 255
    ce56:	3f 4f       	sbci	r19, 0xFF	; 255
    ce58:	20 32       	cpi	r18, 0x20	; 32
    ce5a:	31 05       	cpc	r19, r1
    ce5c:	09 f0       	breq	.+2      	; 0xce60 <sched_push+0x2ca>
    ce5e:	b5 cf       	rjmp	.-150    	; 0xcdca <sched_push+0x234>
    ce60:	80 91 7f 25 	lds	r24, 0x257F	; 0x80257f <g_sched_sort>
    ce64:	90 e0       	ldi	r25, 0x00	; 0
    ce66:	01 97       	sbiw	r24, 0x01	; 1
    ce68:	fc 01       	movw	r30, r24
    ce6a:	ee 0f       	add	r30, r30
    ce6c:	ff 1f       	adc	r31, r31
    ce6e:	ee 0f       	add	r30, r30
    ce70:	ff 1f       	adc	r31, r31
    ce72:	ee 0f       	add	r30, r30
    ce74:	ff 1f       	adc	r31, r31
    ce76:	e8 1b       	sub	r30, r24
    ce78:	f9 0b       	sbc	r31, r25
    ce7a:	e1 56       	subi	r30, 0x61	; 97
    ce7c:	fa 4d       	sbci	r31, 0xDA	; 218
    ce7e:	80 81       	ld	r24, Z
    ce80:	91 81       	ldd	r25, Z+1	; 0x01
    ce82:	a2 81       	ldd	r26, Z+2	; 0x02
    ce84:	b3 81       	ldd	r27, Z+3	; 0x03
    ce86:	8c 83       	std	Y+4, r24	; 0x04
    ce88:	9d 83       	std	Y+5, r25	; 0x05
    ce8a:	ae 83       	std	Y+6, r26	; 0x06
    ce8c:	bf 83       	std	Y+7, r27	; 0x07
    ce8e:	83 e8       	ldi	r24, 0x83	; 131
    ce90:	96 e2       	ldi	r25, 0x26	; 38
    ce92:	4e de       	rcall	.-868    	; 0xcb30 <sched_freeLock>
    ce94:	0f 2e       	mov	r0, r31
    ce96:	f1 ee       	ldi	r31, 0xE1	; 225
    ce98:	af 2e       	mov	r10, r31
    ce9a:	fd e2       	ldi	r31, 0x2D	; 45
    ce9c:	bf 2e       	mov	r11, r31
    ce9e:	f0 2d       	mov	r31, r0
    cea0:	a3 c0       	rjmp	.+326    	; 0xcfe8 <sched_push+0x452>
    cea2:	8f b7       	in	r24, 0x3f	; 63
    cea4:	8a 83       	std	Y+2, r24	; 0x02
    cea6:	f8 94       	cli
    cea8:	2a 81       	ldd	r18, Y+2	; 0x02
    ceaa:	d5 01       	movw	r26, r10
    ceac:	13 96       	adiw	r26, 0x03	; 3
    ceae:	9c 91       	ld	r25, X
    ceb0:	13 97       	sbiw	r26, 0x03	; 3
    ceb2:	12 96       	adiw	r26, 0x02	; 2
    ceb4:	8c 91       	ld	r24, X
    ceb6:	12 97       	sbiw	r26, 0x02	; 2
    ceb8:	98 17       	cp	r25, r24
    ceba:	c9 f0       	breq	.+50     	; 0xceee <sched_push+0x358>
    cebc:	12 96       	adiw	r26, 0x02	; 2
    cebe:	9c 91       	ld	r25, X
    cec0:	12 97       	sbiw	r26, 0x02	; 2
    cec2:	15 96       	adiw	r26, 0x05	; 5
    cec4:	8c 91       	ld	r24, X
    cec6:	15 97       	sbiw	r26, 0x05	; 5
    cec8:	38 2f       	mov	r19, r24
    ceca:	36 95       	lsr	r19
    cecc:	39 23       	and	r19, r25
    cece:	ed 91       	ld	r30, X+
    ced0:	fc 91       	ld	r31, X
    ced2:	b4 e0       	ldi	r27, 0x04	; 4
    ced4:	3b 9f       	mul	r19, r27
    ced6:	e0 0d       	add	r30, r0
    ced8:	f1 1d       	adc	r31, r1
    ceda:	11 24       	eor	r1, r1
    cedc:	40 81       	ld	r20, Z
    cede:	51 81       	ldd	r21, Z+1	; 0x01
    cee0:	62 81       	ldd	r22, Z+2	; 0x02
    cee2:	73 81       	ldd	r23, Z+3	; 0x03
    cee4:	9f 5f       	subi	r25, 0xFF	; 255
    cee6:	89 23       	and	r24, r25
    cee8:	f5 01       	movw	r30, r10
    ceea:	82 83       	std	Z+2, r24	; 0x02
    ceec:	03 c0       	rjmp	.+6      	; 0xcef4 <sched_push+0x35e>
    ceee:	40 e0       	ldi	r20, 0x00	; 0
    cef0:	50 e0       	ldi	r21, 0x00	; 0
    cef2:	ba 01       	movw	r22, r20
    cef4:	d5 01       	movw	r26, r10
    cef6:	13 96       	adiw	r26, 0x03	; 3
    cef8:	8c 91       	ld	r24, X
    cefa:	13 97       	sbiw	r26, 0x03	; 3
    cefc:	12 96       	adiw	r26, 0x02	; 2
    cefe:	9c 91       	ld	r25, X
    cf00:	12 97       	sbiw	r26, 0x02	; 2
    cf02:	98 17       	cp	r25, r24
    cf04:	c9 f0       	breq	.+50     	; 0xcf38 <sched_push+0x3a2>
    cf06:	12 96       	adiw	r26, 0x02	; 2
    cf08:	3c 91       	ld	r19, X
    cf0a:	12 97       	sbiw	r26, 0x02	; 2
    cf0c:	15 96       	adiw	r26, 0x05	; 5
    cf0e:	9c 91       	ld	r25, X
    cf10:	15 97       	sbiw	r26, 0x05	; 5
    cf12:	89 2f       	mov	r24, r25
    cf14:	86 95       	lsr	r24
    cf16:	83 23       	and	r24, r19
    cf18:	ed 91       	ld	r30, X+
    cf1a:	fc 91       	ld	r31, X
    cf1c:	b4 e0       	ldi	r27, 0x04	; 4
    cf1e:	8b 9f       	mul	r24, r27
    cf20:	e0 0d       	add	r30, r0
    cf22:	f1 1d       	adc	r31, r1
    cf24:	11 24       	eor	r1, r1
    cf26:	40 80       	ld	r4, Z
    cf28:	51 80       	ldd	r5, Z+1	; 0x01
    cf2a:	62 80       	ldd	r6, Z+2	; 0x02
    cf2c:	73 80       	ldd	r7, Z+3	; 0x03
    cf2e:	3f 5f       	subi	r19, 0xFF	; 255
    cf30:	93 23       	and	r25, r19
    cf32:	f5 01       	movw	r30, r10
    cf34:	92 83       	std	Z+2, r25	; 0x02
    cf36:	03 c0       	rjmp	.+6      	; 0xcf3e <sched_push+0x3a8>
    cf38:	41 2c       	mov	r4, r1
    cf3a:	51 2c       	mov	r5, r1
    cf3c:	32 01       	movw	r6, r4
    cf3e:	2f bf       	out	0x3f, r18	; 63
    cf40:	d3 01       	movw	r26, r6
    cf42:	c2 01       	movw	r24, r4
    cf44:	88 27       	eor	r24, r24
    cf46:	99 27       	eor	r25, r25
    cf48:	aa 27       	eor	r26, r26
    cf4a:	bf 70       	andi	r27, 0x0F	; 15
    cf4c:	00 97       	sbiw	r24, 0x00	; 0
    cf4e:	a1 05       	cpc	r26, r1
    cf50:	bf 40       	sbci	r27, 0x0F	; 15
    cf52:	09 f1       	breq	.+66     	; 0xcf96 <sched_push+0x400>
    cf54:	8f b7       	in	r24, 0x3f	; 63
    cf56:	89 83       	std	Y+1, r24	; 0x01
    cf58:	f8 94       	cli
    cf5a:	29 81       	ldd	r18, Y+1	; 0x01
    cf5c:	12 c0       	rjmp	.+36     	; 0xcf82 <sched_push+0x3ec>
    cf5e:	d5 01       	movw	r26, r10
    cf60:	13 96       	adiw	r26, 0x03	; 3
    cf62:	9c 91       	ld	r25, X
    cf64:	13 97       	sbiw	r26, 0x03	; 3
    cf66:	12 96       	adiw	r26, 0x02	; 2
    cf68:	8c 91       	ld	r24, X
    cf6a:	12 97       	sbiw	r26, 0x02	; 2
    cf6c:	98 17       	cp	r25, r24
    cf6e:	49 f0       	breq	.+18     	; 0xcf82 <sched_push+0x3ec>
    cf70:	12 96       	adiw	r26, 0x02	; 2
    cf72:	8c 91       	ld	r24, X
    cf74:	12 97       	sbiw	r26, 0x02	; 2
    cf76:	8f 5f       	subi	r24, 0xFF	; 255
    cf78:	15 96       	adiw	r26, 0x05	; 5
    cf7a:	9c 91       	ld	r25, X
    cf7c:	89 23       	and	r24, r25
    cf7e:	f5 01       	movw	r30, r10
    cf80:	82 83       	std	Z+2, r24	; 0x02
    cf82:	d5 01       	movw	r26, r10
    cf84:	13 96       	adiw	r26, 0x03	; 3
    cf86:	9c 91       	ld	r25, X
    cf88:	13 97       	sbiw	r26, 0x03	; 3
    cf8a:	12 96       	adiw	r26, 0x02	; 2
    cf8c:	8c 91       	ld	r24, X
    cf8e:	98 13       	cpse	r25, r24
    cf90:	e6 cf       	rjmp	.-52     	; 0xcf5e <sched_push+0x3c8>
    cf92:	2f bf       	out	0x3f, r18	; 63
    cf94:	29 c0       	rjmp	.+82     	; 0xcfe8 <sched_push+0x452>
    cf96:	d3 01       	movw	r26, r6
    cf98:	c2 01       	movw	r24, r4
    cf9a:	aa 27       	eor	r26, r26
    cf9c:	bb 27       	eor	r27, r27
    cf9e:	89 2b       	or	r24, r25
    cfa0:	8a 2b       	or	r24, r26
    cfa2:	8b 2b       	or	r24, r27
    cfa4:	09 f1       	breq	.+66     	; 0xcfe8 <sched_push+0x452>
    cfa6:	41 15       	cp	r20, r1
    cfa8:	51 05       	cpc	r21, r1
    cfaa:	61 05       	cpc	r22, r1
    cfac:	71 05       	cpc	r23, r1
    cfae:	e1 f0       	breq	.+56     	; 0xcfe8 <sched_push+0x452>
    cfb0:	d3 01       	movw	r26, r6
    cfb2:	c2 01       	movw	r24, r4
    cfb4:	07 2e       	mov	r0, r23
    cfb6:	7e e1       	ldi	r23, 0x1E	; 30
    cfb8:	b6 95       	lsr	r27
    cfba:	a7 95       	ror	r26
    cfbc:	97 95       	ror	r25
    cfbe:	87 95       	ror	r24
    cfc0:	7a 95       	dec	r23
    cfc2:	d1 f7       	brne	.-12     	; 0xcfb8 <sched_push+0x422>
    cfc4:	70 2d       	mov	r23, r0
    cfc6:	e8 2f       	mov	r30, r24
    cfc8:	e1 70       	andi	r30, 0x01	; 1
    cfca:	ce 2e       	mov	r12, r30
    cfcc:	83 01       	movw	r16, r6
    cfce:	72 01       	movw	r14, r4
    cfd0:	ee 24       	eor	r14, r14
    cfd2:	17 fd       	sbrc	r17, 7
    cfd4:	e3 94       	inc	r14
    cfd6:	ff 24       	eor	r15, r15
    cfd8:	00 27       	eor	r16, r16
    cfda:	11 27       	eor	r17, r17
    cfdc:	00 e0       	ldi	r16, 0x00	; 0
    cfde:	9a 01       	movw	r18, r20
    cfe0:	ab 01       	movw	r20, r22
    cfe2:	60 e0       	ldi	r22, 0x00	; 0
    cfe4:	c2 01       	movw	r24, r4
    cfe6:	d7 dd       	rcall	.-1106   	; 0xcb96 <sched_push>
    cfe8:	d5 01       	movw	r26, r10
    cfea:	13 96       	adiw	r26, 0x03	; 3
    cfec:	8c 91       	ld	r24, X
    cfee:	13 97       	sbiw	r26, 0x03	; 3
    cff0:	12 96       	adiw	r26, 0x02	; 2
    cff2:	9c 91       	ld	r25, X
    cff4:	98 13       	cpse	r25, r24
    cff6:	55 cf       	rjmp	.-342    	; 0xcea2 <sched_push+0x30c>
    cff8:	0c 81       	ldd	r16, Y+4	; 0x04
    cffa:	1d 81       	ldd	r17, Y+5	; 0x05
    cffc:	2e 81       	ldd	r18, Y+6	; 0x06
    cffe:	3f 81       	ldd	r19, Y+7	; 0x07
    d000:	01 2b       	or	r16, r17
    d002:	02 2b       	or	r16, r18
    d004:	03 2b       	or	r16, r19
    d006:	21 f1       	breq	.+72     	; 0xd050 <sched_push+0x4ba>
    d008:	0e 94 cb 26 	call	0x4d96	; 0x4d96 <rtc_get_time>
    d00c:	8b 01       	movw	r16, r22
    d00e:	9c 01       	movw	r18, r24
    d010:	0e 5f       	subi	r16, 0xFE	; 254
    d012:	1f 4f       	sbci	r17, 0xFF	; 255
    d014:	2f 4f       	sbci	r18, 0xFF	; 255
    d016:	3f 4f       	sbci	r19, 0xFF	; 255
    d018:	6c 81       	ldd	r22, Y+4	; 0x04
    d01a:	7d 81       	ldd	r23, Y+5	; 0x05
    d01c:	8e 81       	ldd	r24, Y+6	; 0x06
    d01e:	9f 81       	ldd	r25, Y+7	; 0x07
    d020:	60 17       	cp	r22, r16
    d022:	71 07       	cpc	r23, r17
    d024:	82 07       	cpc	r24, r18
    d026:	93 07       	cpc	r25, r19
    d028:	10 f4       	brcc	.+4      	; 0xd02e <sched_push+0x498>
    d02a:	c9 01       	movw	r24, r18
    d02c:	b8 01       	movw	r22, r16
    d02e:	0e 94 dc 26 	call	0x4db8	; 0x4db8 <rtc_set_alarm>
    d032:	0e c0       	rjmp	.+28     	; 0xd050 <sched_push+0x4ba>
    d034:	80 91 a5 25 	lds	r24, 0x25A5	; 0x8025a5 <g_sched_data+0x6>
    d038:	80 fd       	sbrc	r24, 0
    d03a:	7b ce       	rjmp	.-778    	; 0xcd32 <sched_push+0x19c>
    d03c:	80 e0       	ldi	r24, 0x00	; 0
    d03e:	90 e0       	ldi	r25, 0x00	; 0
    d040:	88 ce       	rjmp	.-752    	; 0xcd52 <sched_push+0x1bc>
    d042:	83 e8       	ldi	r24, 0x83	; 131
    d044:	96 e2       	ldi	r25, 0x26	; 38
    d046:	5c dd       	rcall	.-1352   	; 0xcb00 <sched_getLock>
    d048:	88 23       	and	r24, r24
    d04a:	09 f4       	brne	.+2      	; 0xd04e <sched_push+0x4b8>
    d04c:	18 ce       	rjmp	.-976    	; 0xcc7e <sched_push+0xe8>
    d04e:	f2 cf       	rjmp	.-28     	; 0xd034 <sched_push+0x49e>
    d050:	2b 96       	adiw	r28, 0x0b	; 11
    d052:	cd bf       	out	0x3d, r28	; 61
    d054:	de bf       	out	0x3e, r29	; 62
    d056:	df 91       	pop	r29
    d058:	cf 91       	pop	r28
    d05a:	1f 91       	pop	r17
    d05c:	0f 91       	pop	r16
    d05e:	ff 90       	pop	r15
    d060:	ef 90       	pop	r14
    d062:	cf 90       	pop	r12
    d064:	bf 90       	pop	r11
    d066:	af 90       	pop	r10
    d068:	9f 90       	pop	r9
    d06a:	8f 90       	pop	r8
    d06c:	7f 90       	pop	r7
    d06e:	6f 90       	pop	r6
    d070:	5f 90       	pop	r5
    d072:	4f 90       	pop	r4
    d074:	3f 90       	pop	r3
    d076:	2f 90       	pop	r2
    d078:	08 95       	ret

0000d07a <dds_update>:
    d07a:	4f 92       	push	r4
    d07c:	5f 92       	push	r5
    d07e:	6f 92       	push	r6
    d080:	7f 92       	push	r7
    d082:	8f 92       	push	r8
    d084:	9f 92       	push	r9
    d086:	af 92       	push	r10
    d088:	bf 92       	push	r11
    d08a:	cf 92       	push	r12
    d08c:	df 92       	push	r13
    d08e:	ef 92       	push	r14
    d090:	ff 92       	push	r15
    d092:	0f 93       	push	r16
    d094:	1f 93       	push	r17
    d096:	cf 93       	push	r28
    d098:	df 93       	push	r29
    d09a:	cd b7       	in	r28, 0x3d	; 61
    d09c:	de b7       	in	r29, 0x3e	; 62
    d09e:	2d 97       	sbiw	r28, 0x0d	; 13
    d0a0:	cd bf       	out	0x3d, r28	; 61
    d0a2:	de bf       	out	0x3e, r29	; 62
    d0a4:	6a 83       	std	Y+2, r22	; 0x02
    d0a6:	7b 83       	std	Y+3, r23	; 0x03
    d0a8:	8c 83       	std	Y+4, r24	; 0x04
    d0aa:	9d 83       	std	Y+5, r25	; 0x05
    d0ac:	2e 83       	std	Y+6, r18	; 0x06
    d0ae:	3f 83       	std	Y+7, r19	; 0x07
    d0b0:	48 87       	std	Y+8, r20	; 0x08
    d0b2:	59 87       	std	Y+9, r21	; 0x09
    d0b4:	ea 86       	std	Y+10, r14	; 0x0a
    d0b6:	fb 86       	std	Y+11, r15	; 0x0b
    d0b8:	0c 87       	std	Y+12, r16	; 0x0c
    d0ba:	1d 87       	std	Y+13, r17	; 0x0d
    d0bc:	20 e0       	ldi	r18, 0x00	; 0
    d0be:	30 e0       	ldi	r19, 0x00	; 0
    d0c0:	a9 01       	movw	r20, r18
    d0c2:	0e 94 7a 7a 	call	0xf4f4	; 0xf4f4 <__gesf2>
    d0c6:	88 23       	and	r24, r24
    d0c8:	7c f0       	brlt	.+30     	; 0xd0e8 <dds_update+0x6e>
    d0ca:	20 e0       	ldi	r18, 0x00	; 0
    d0cc:	30 e0       	ldi	r19, 0x00	; 0
    d0ce:	4a e7       	ldi	r20, 0x7A	; 122
    d0d0:	54 e4       	ldi	r21, 0x44	; 68
    d0d2:	6a 81       	ldd	r22, Y+2	; 0x02
    d0d4:	7b 81       	ldd	r23, Y+3	; 0x03
    d0d6:	8c 81       	ldd	r24, Y+4	; 0x04
    d0d8:	9d 81       	ldd	r25, Y+5	; 0x05
    d0da:	0e 94 7e 7a 	call	0xf4fc	; 0xf4fc <__mulsf3>
    d0de:	0e 94 63 79 	call	0xf2c6	; 0xf2c6 <__fixunssfsi>
    d0e2:	2b 01       	movw	r4, r22
    d0e4:	3c 01       	movw	r6, r24
    d0e6:	03 c0       	rjmp	.+6      	; 0xd0ee <dds_update+0x74>
    d0e8:	41 2c       	mov	r4, r1
    d0ea:	51 2c       	mov	r5, r1
    d0ec:	32 01       	movw	r6, r4
    d0ee:	20 e0       	ldi	r18, 0x00	; 0
    d0f0:	30 e0       	ldi	r19, 0x00	; 0
    d0f2:	a9 01       	movw	r20, r18
    d0f4:	6e 81       	ldd	r22, Y+6	; 0x06
    d0f6:	7f 81       	ldd	r23, Y+7	; 0x07
    d0f8:	88 85       	ldd	r24, Y+8	; 0x08
    d0fa:	99 85       	ldd	r25, Y+9	; 0x09
    d0fc:	0e 94 7a 7a 	call	0xf4f4	; 0xf4f4 <__gesf2>
    d100:	88 23       	and	r24, r24
    d102:	7c f0       	brlt	.+30     	; 0xd122 <dds_update+0xa8>
    d104:	20 e0       	ldi	r18, 0x00	; 0
    d106:	30 e0       	ldi	r19, 0x00	; 0
    d108:	4a e7       	ldi	r20, 0x7A	; 122
    d10a:	54 e4       	ldi	r21, 0x44	; 68
    d10c:	6e 81       	ldd	r22, Y+6	; 0x06
    d10e:	7f 81       	ldd	r23, Y+7	; 0x07
    d110:	88 85       	ldd	r24, Y+8	; 0x08
    d112:	99 85       	ldd	r25, Y+9	; 0x09
    d114:	0e 94 7e 7a 	call	0xf4fc	; 0xf4fc <__mulsf3>
    d118:	0e 94 63 79 	call	0xf2c6	; 0xf2c6 <__fixunssfsi>
    d11c:	4b 01       	movw	r8, r22
    d11e:	5c 01       	movw	r10, r24
    d120:	03 c0       	rjmp	.+6      	; 0xd128 <dds_update+0xae>
    d122:	81 2c       	mov	r8, r1
    d124:	91 2c       	mov	r9, r1
    d126:	54 01       	movw	r10, r8
    d128:	20 e0       	ldi	r18, 0x00	; 0
    d12a:	30 e0       	ldi	r19, 0x00	; 0
    d12c:	a9 01       	movw	r20, r18
    d12e:	6a 85       	ldd	r22, Y+10	; 0x0a
    d130:	7b 85       	ldd	r23, Y+11	; 0x0b
    d132:	8c 85       	ldd	r24, Y+12	; 0x0c
    d134:	9d 85       	ldd	r25, Y+13	; 0x0d
    d136:	0e 94 7a 7a 	call	0xf4f4	; 0xf4f4 <__gesf2>
    d13a:	88 23       	and	r24, r24
    d13c:	ac f0       	brlt	.+42     	; 0xd168 <dds_update+0xee>
    d13e:	20 e0       	ldi	r18, 0x00	; 0
    d140:	30 e0       	ldi	r19, 0x00	; 0
    d142:	44 eb       	ldi	r20, 0xB4	; 180
    d144:	52 e4       	ldi	r21, 0x42	; 66
    d146:	6a 85       	ldd	r22, Y+10	; 0x0a
    d148:	7b 85       	ldd	r23, Y+11	; 0x0b
    d14a:	8c 85       	ldd	r24, Y+12	; 0x0c
    d14c:	9d 85       	ldd	r25, Y+13	; 0x0d
    d14e:	0e 94 f6 78 	call	0xf1ec	; 0xf1ec <__divsf3>
    d152:	20 e0       	ldi	r18, 0x00	; 0
    d154:	30 e0       	ldi	r19, 0x00	; 0
    d156:	40 e8       	ldi	r20, 0x80	; 128
    d158:	5e e4       	ldi	r21, 0x4E	; 78
    d15a:	0e 94 7e 7a 	call	0xf4fc	; 0xf4fc <__mulsf3>
    d15e:	0e 94 63 79 	call	0xf2c6	; 0xf2c6 <__fixunssfsi>
    d162:	6b 01       	movw	r12, r22
    d164:	7c 01       	movw	r14, r24
    d166:	03 c0       	rjmp	.+6      	; 0xd16e <dds_update+0xf4>
    d168:	c1 2c       	mov	r12, r1
    d16a:	d1 2c       	mov	r13, r1
    d16c:	76 01       	movw	r14, r12
    d16e:	8f b7       	in	r24, 0x3f	; 63
    d170:	89 83       	std	Y+1, r24	; 0x01
    d172:	f8 94       	cli
    d174:	19 81       	ldd	r17, Y+1	; 0x01
    d176:	20 e0       	ldi	r18, 0x00	; 0
    d178:	30 e0       	ldi	r19, 0x00	; 0
    d17a:	a9 01       	movw	r20, r18
    d17c:	6a 81       	ldd	r22, Y+2	; 0x02
    d17e:	7b 81       	ldd	r23, Y+3	; 0x03
    d180:	8c 81       	ldd	r24, Y+4	; 0x04
    d182:	9d 81       	ldd	r25, Y+5	; 0x05
    d184:	0e 94 7a 7a 	call	0xf4f4	; 0xf4f4 <__gesf2>
    d188:	88 23       	and	r24, r24
    d18a:	44 f0       	brlt	.+16     	; 0xd19c <dds_update+0x122>
    d18c:	40 92 13 20 	sts	0x2013, r4	; 0x802013 <dds0_freq_mHz>
    d190:	50 92 14 20 	sts	0x2014, r5	; 0x802014 <dds0_freq_mHz+0x1>
    d194:	60 92 15 20 	sts	0x2015, r6	; 0x802015 <dds0_freq_mHz+0x2>
    d198:	70 92 16 20 	sts	0x2016, r7	; 0x802016 <dds0_freq_mHz+0x3>
    d19c:	20 e0       	ldi	r18, 0x00	; 0
    d19e:	30 e0       	ldi	r19, 0x00	; 0
    d1a0:	a9 01       	movw	r20, r18
    d1a2:	6e 81       	ldd	r22, Y+6	; 0x06
    d1a4:	7f 81       	ldd	r23, Y+7	; 0x07
    d1a6:	88 85       	ldd	r24, Y+8	; 0x08
    d1a8:	99 85       	ldd	r25, Y+9	; 0x09
    d1aa:	0e 94 7a 7a 	call	0xf4f4	; 0xf4f4 <__gesf2>
    d1ae:	88 23       	and	r24, r24
    d1b0:	44 f0       	brlt	.+16     	; 0xd1c2 <dds_update+0x148>
    d1b2:	80 92 0f 20 	sts	0x200F, r8	; 0x80200f <dds1_freq_mHz>
    d1b6:	90 92 10 20 	sts	0x2010, r9	; 0x802010 <dds1_freq_mHz+0x1>
    d1ba:	a0 92 11 20 	sts	0x2011, r10	; 0x802011 <dds1_freq_mHz+0x2>
    d1be:	b0 92 12 20 	sts	0x2012, r11	; 0x802012 <dds1_freq_mHz+0x3>
    d1c2:	20 e0       	ldi	r18, 0x00	; 0
    d1c4:	30 e0       	ldi	r19, 0x00	; 0
    d1c6:	a9 01       	movw	r20, r18
    d1c8:	6a 85       	ldd	r22, Y+10	; 0x0a
    d1ca:	7b 85       	ldd	r23, Y+11	; 0x0b
    d1cc:	8c 85       	ldd	r24, Y+12	; 0x0c
    d1ce:	9d 85       	ldd	r25, Y+13	; 0x0d
    d1d0:	0e 94 7a 7a 	call	0xf4f4	; 0xf4f4 <__gesf2>
    d1d4:	88 23       	and	r24, r24
    d1d6:	84 f0       	brlt	.+32     	; 0xd1f8 <dds_update+0x17e>
    d1d8:	10 92 0d 25 	sts	0x250D, r1	; 0x80250d <dds0_reg>
    d1dc:	10 92 0e 25 	sts	0x250E, r1	; 0x80250e <dds0_reg+0x1>
    d1e0:	10 92 0f 25 	sts	0x250F, r1	; 0x80250f <dds0_reg+0x2>
    d1e4:	10 92 10 25 	sts	0x2510, r1	; 0x802510 <dds0_reg+0x3>
    d1e8:	c0 92 0b 20 	sts	0x200B, r12	; 0x80200b <dds1_reg>
    d1ec:	d0 92 0c 20 	sts	0x200C, r13	; 0x80200c <dds1_reg+0x1>
    d1f0:	e0 92 0d 20 	sts	0x200D, r14	; 0x80200d <dds1_reg+0x2>
    d1f4:	f0 92 0e 20 	sts	0x200E, r15	; 0x80200e <dds1_reg+0x3>
    d1f8:	1f bf       	out	0x3f, r17	; 63
    d1fa:	c1 2c       	mov	r12, r1
    d1fc:	e1 2c       	mov	r14, r1
    d1fe:	01 e0       	ldi	r16, 0x01	; 1
    d200:	2a e0       	ldi	r18, 0x0A	; 10
    d202:	30 e0       	ldi	r19, 0x00	; 0
    d204:	40 e0       	ldi	r20, 0x00	; 0
    d206:	50 e0       	ldi	r21, 0x00	; 0
    d208:	60 e0       	ldi	r22, 0x00	; 0
    d20a:	8e e8       	ldi	r24, 0x8E	; 142
    d20c:	9e e5       	ldi	r25, 0x5E	; 94
    d20e:	c3 dc       	rcall	.-1658   	; 0xcb96 <sched_push>
    d210:	2d 96       	adiw	r28, 0x0d	; 13
    d212:	cd bf       	out	0x3d, r28	; 61
    d214:	de bf       	out	0x3e, r29	; 62
    d216:	df 91       	pop	r29
    d218:	cf 91       	pop	r28
    d21a:	1f 91       	pop	r17
    d21c:	0f 91       	pop	r16
    d21e:	ff 90       	pop	r15
    d220:	ef 90       	pop	r14
    d222:	df 90       	pop	r13
    d224:	cf 90       	pop	r12
    d226:	bf 90       	pop	r11
    d228:	af 90       	pop	r10
    d22a:	9f 90       	pop	r9
    d22c:	8f 90       	pop	r8
    d22e:	7f 90       	pop	r7
    d230:	6f 90       	pop	r6
    d232:	5f 90       	pop	r5
    d234:	4f 90       	pop	r4
    d236:	08 95       	ret

0000d238 <isr_tcc0_ovfl>:
    d238:	cf 92       	push	r12
    d23a:	df 92       	push	r13
    d23c:	ef 92       	push	r14
    d23e:	ff 92       	push	r15
    d240:	0f 93       	push	r16
    d242:	1f 93       	push	r17
    d244:	0e 94 cb 26 	call	0x4d96	; 0x4d96 <rtc_get_time>
    d248:	21 e0       	ldi	r18, 0x01	; 1
    d24a:	20 93 0c 08 	sts	0x080C, r18	; 0x80080c <__TEXT_REGION_LENGTH__+0x70080c>
    d24e:	20 91 6f 28 	lds	r18, 0x286F	; 0x80286f <g_workmode>
    d252:	22 30       	cpi	r18, 0x02	; 2
    d254:	09 f0       	breq	.+2      	; 0xd258 <isr_tcc0_ovfl+0x20>
    d256:	65 c0       	rjmp	.+202    	; 0xd322 <isr_tcc0_ovfl+0xea>
    d258:	00 91 bd 24 	lds	r16, 0x24BD	; 0x8024bd <last_100ms.8012>
    d25c:	10 91 be 24 	lds	r17, 0x24BE	; 0x8024be <last_100ms.8012+0x1>
    d260:	20 91 bf 24 	lds	r18, 0x24BF	; 0x8024bf <last_100ms.8012+0x2>
    d264:	30 91 c0 24 	lds	r19, 0x24C0	; 0x8024c0 <last_100ms.8012+0x3>
    d268:	6b 01       	movw	r12, r22
    d26a:	7c 01       	movw	r14, r24
    d26c:	c0 1a       	sub	r12, r16
    d26e:	d1 0a       	sbc	r13, r17
    d270:	e2 0a       	sbc	r14, r18
    d272:	f3 0a       	sbc	r15, r19
    d274:	46 e6       	ldi	r20, 0x66	; 102
    d276:	c4 16       	cp	r12, r20
    d278:	d1 04       	cpc	r13, r1
    d27a:	e1 04       	cpc	r14, r1
    d27c:	f1 04       	cpc	r15, r1
    d27e:	28 f4       	brcc	.+10     	; 0xd28a <isr_tcc0_ovfl+0x52>
    d280:	60 17       	cp	r22, r16
    d282:	71 07       	cpc	r23, r17
    d284:	82 07       	cpc	r24, r18
    d286:	93 07       	cpc	r25, r19
    d288:	58 f4       	brcc	.+22     	; 0xd2a0 <isr_tcc0_ovfl+0x68>
    d28a:	60 93 bd 24 	sts	0x24BD, r22	; 0x8024bd <last_100ms.8012>
    d28e:	70 93 be 24 	sts	0x24BE, r23	; 0x8024be <last_100ms.8012+0x1>
    d292:	80 93 bf 24 	sts	0x24BF, r24	; 0x8024bf <last_100ms.8012+0x2>
    d296:	90 93 c0 24 	sts	0x24C0, r25	; 0x8024c0 <last_100ms.8012+0x3>
    d29a:	0e 94 6b 33 	call	0x66d6	; 0x66d6 <isr_100ms_twi1_onboard>
    d29e:	41 c0       	rjmp	.+130    	; 0xd322 <isr_tcc0_ovfl+0xea>
    d2a0:	00 91 b9 24 	lds	r16, 0x24B9	; 0x8024b9 <last_500ms.8013>
    d2a4:	10 91 ba 24 	lds	r17, 0x24BA	; 0x8024ba <last_500ms.8013+0x1>
    d2a8:	20 91 bb 24 	lds	r18, 0x24BB	; 0x8024bb <last_500ms.8013+0x2>
    d2ac:	30 91 bc 24 	lds	r19, 0x24BC	; 0x8024bc <last_500ms.8013+0x3>
    d2b0:	6b 01       	movw	r12, r22
    d2b2:	7c 01       	movw	r14, r24
    d2b4:	c0 1a       	sub	r12, r16
    d2b6:	d1 0a       	sbc	r13, r17
    d2b8:	e2 0a       	sbc	r14, r18
    d2ba:	f3 0a       	sbc	r15, r19
    d2bc:	c1 14       	cp	r12, r1
    d2be:	42 e0       	ldi	r20, 0x02	; 2
    d2c0:	d4 06       	cpc	r13, r20
    d2c2:	e1 04       	cpc	r14, r1
    d2c4:	f1 04       	cpc	r15, r1
    d2c6:	28 f4       	brcc	.+10     	; 0xd2d2 <isr_tcc0_ovfl+0x9a>
    d2c8:	60 17       	cp	r22, r16
    d2ca:	71 07       	cpc	r23, r17
    d2cc:	82 07       	cpc	r24, r18
    d2ce:	93 07       	cpc	r25, r19
    d2d0:	30 f5       	brcc	.+76     	; 0xd31e <isr_tcc0_ovfl+0xe6>
    d2d2:	60 93 b9 24 	sts	0x24B9, r22	; 0x8024b9 <last_500ms.8013>
    d2d6:	70 93 ba 24 	sts	0x24BA, r23	; 0x8024ba <last_500ms.8013+0x1>
    d2da:	80 93 bb 24 	sts	0x24BB, r24	; 0x8024bb <last_500ms.8013+0x2>
    d2de:	90 93 bc 24 	sts	0x24BC, r25	; 0x8024bc <last_500ms.8013+0x3>
    d2e2:	0e 94 81 34 	call	0x6902	; 0x6902 <isr_500ms_twi1_onboard>
    d2e6:	c1 2c       	mov	r12, r1
    d2e8:	e1 2c       	mov	r14, r1
    d2ea:	01 e0       	ldi	r16, 0x01	; 1
    d2ec:	24 e6       	ldi	r18, 0x64	; 100
    d2ee:	30 e0       	ldi	r19, 0x00	; 0
    d2f0:	40 e0       	ldi	r20, 0x00	; 0
    d2f2:	50 e0       	ldi	r21, 0x00	; 0
    d2f4:	60 e0       	ldi	r22, 0x00	; 0
    d2f6:	80 e9       	ldi	r24, 0x90	; 144
    d2f8:	9f e5       	ldi	r25, 0x5F	; 95
    d2fa:	4d dc       	rcall	.-1894   	; 0xcb96 <sched_push>
    d2fc:	24 e6       	ldi	r18, 0x64	; 100
    d2fe:	30 e0       	ldi	r19, 0x00	; 0
    d300:	40 e0       	ldi	r20, 0x00	; 0
    d302:	50 e0       	ldi	r21, 0x00	; 0
    d304:	60 e0       	ldi	r22, 0x00	; 0
    d306:	8e e8       	ldi	r24, 0x8E	; 142
    d308:	9e e5       	ldi	r25, 0x5E	; 94
    d30a:	45 dc       	rcall	.-1910   	; 0xcb96 <sched_push>
    d30c:	0e 94 cb 26 	call	0x4d96	; 0x4d96 <rtc_get_time>
    d310:	6e 5f       	subi	r22, 0xFE	; 254
    d312:	7f 4f       	sbci	r23, 0xFF	; 255
    d314:	8f 4f       	sbci	r24, 0xFF	; 255
    d316:	9f 4f       	sbci	r25, 0xFF	; 255
    d318:	0e 94 dc 26 	call	0x4db8	; 0x4db8 <rtc_set_alarm>
    d31c:	02 c0       	rjmp	.+4      	; 0xd322 <isr_tcc0_ovfl+0xea>
    d31e:	0e 94 f2 34 	call	0x69e4	; 0x69e4 <isr_sparetime_twi1_onboard>
    d322:	1f 91       	pop	r17
    d324:	0f 91       	pop	r16
    d326:	ff 90       	pop	r15
    d328:	ef 90       	pop	r14
    d32a:	df 90       	pop	r13
    d32c:	cf 90       	pop	r12
    d32e:	08 95       	ret

0000d330 <sched_pop>:
    d330:	7f 92       	push	r7
    d332:	8f 92       	push	r8
    d334:	9f 92       	push	r9
    d336:	af 92       	push	r10
    d338:	bf 92       	push	r11
    d33a:	cf 92       	push	r12
    d33c:	df 92       	push	r13
    d33e:	ef 92       	push	r14
    d340:	ff 92       	push	r15
    d342:	0f 93       	push	r16
    d344:	1f 93       	push	r17
    d346:	cf 93       	push	r28
    d348:	df 93       	push	r29
    d34a:	1f 92       	push	r1
    d34c:	cd b7       	in	r28, 0x3d	; 61
    d34e:	de b7       	in	r29, 0x3e	; 62
    d350:	4b 01       	movw	r8, r22
    d352:	5c 01       	movw	r10, r24
    d354:	83 e8       	ldi	r24, 0x83	; 131
    d356:	96 e2       	ldi	r25, 0x26	; 38
    d358:	d3 db       	rcall	.-2138   	; 0xcb00 <sched_getLock>
    d35a:	81 11       	cpse	r24, r1
    d35c:	04 c0       	rjmp	.+8      	; 0xd366 <sched_pop+0x36>
    d35e:	81 e0       	ldi	r24, 0x01	; 1
    d360:	80 93 7f 26 	sts	0x267F, r24	; 0x80267f <g_sched_pop_again>
    d364:	cd c0       	rjmp	.+410    	; 0xd500 <sched_pop+0x1d0>
    d366:	70 90 7f 25 	lds	r7, 0x257F	; 0x80257f <g_sched_sort>
    d36a:	77 20       	and	r7, r7
    d36c:	09 f4       	brne	.+2      	; 0xd370 <sched_pop+0x40>
    d36e:	c4 c0       	rjmp	.+392    	; 0xd4f8 <sched_pop+0x1c8>
    d370:	87 2d       	mov	r24, r7
    d372:	90 e0       	ldi	r25, 0x00	; 0
    d374:	01 97       	sbiw	r24, 0x01	; 1
    d376:	fc 01       	movw	r30, r24
    d378:	ee 0f       	add	r30, r30
    d37a:	ff 1f       	adc	r31, r31
    d37c:	ee 0f       	add	r30, r30
    d37e:	ff 1f       	adc	r31, r31
    d380:	ee 0f       	add	r30, r30
    d382:	ff 1f       	adc	r31, r31
    d384:	e8 1b       	sub	r30, r24
    d386:	f9 0b       	sbc	r31, r25
    d388:	eb 55       	subi	r30, 0x5B	; 91
    d38a:	fa 4d       	sbci	r31, 0xDA	; 218
    d38c:	20 81       	ld	r18, Z
    d38e:	20 ff       	sbrs	r18, 0
    d390:	b3 c0       	rjmp	.+358    	; 0xd4f8 <sched_pop+0x1c8>
    d392:	fc 01       	movw	r30, r24
    d394:	ee 0f       	add	r30, r30
    d396:	ff 1f       	adc	r31, r31
    d398:	ee 0f       	add	r30, r30
    d39a:	ff 1f       	adc	r31, r31
    d39c:	ee 0f       	add	r30, r30
    d39e:	ff 1f       	adc	r31, r31
    d3a0:	e8 1b       	sub	r30, r24
    d3a2:	f9 0b       	sbc	r31, r25
    d3a4:	e1 56       	subi	r30, 0x61	; 97
    d3a6:	fa 4d       	sbci	r31, 0xDA	; 218
    d3a8:	c0 80       	ld	r12, Z
    d3aa:	d1 80       	ldd	r13, Z+1	; 0x01
    d3ac:	e2 80       	ldd	r14, Z+2	; 0x02
    d3ae:	f3 80       	ldd	r15, Z+3	; 0x03
    d3b0:	0f e7       	ldi	r16, 0x7F	; 127
    d3b2:	15 e2       	ldi	r17, 0x25	; 37
    d3b4:	74 c0       	rjmp	.+232    	; 0xd49e <sched_pop+0x16e>
    d3b6:	87 2d       	mov	r24, r7
    d3b8:	90 e0       	ldi	r25, 0x00	; 0
    d3ba:	01 97       	sbiw	r24, 0x01	; 1
    d3bc:	dc 01       	movw	r26, r24
    d3be:	aa 0f       	add	r26, r26
    d3c0:	bb 1f       	adc	r27, r27
    d3c2:	aa 0f       	add	r26, r26
    d3c4:	bb 1f       	adc	r27, r27
    d3c6:	aa 0f       	add	r26, r26
    d3c8:	bb 1f       	adc	r27, r27
    d3ca:	a8 1b       	sub	r26, r24
    d3cc:	b9 0b       	sbc	r27, r25
    d3ce:	fd 01       	movw	r30, r26
    d3d0:	e1 56       	subi	r30, 0x61	; 97
    d3d2:	fa 4d       	sbci	r31, 0xDA	; 218
    d3d4:	04 80       	ldd	r0, Z+4	; 0x04
    d3d6:	f5 81       	ldd	r31, Z+5	; 0x05
    d3d8:	e0 2d       	mov	r30, r0
    d3da:	ab 55       	subi	r26, 0x5B	; 91
    d3dc:	ba 4d       	sbci	r27, 0xDA	; 218
    d3de:	6c 91       	ld	r22, X
    d3e0:	66 95       	lsr	r22
    d3e2:	66 95       	lsr	r22
    d3e4:	66 95       	lsr	r22
    d3e6:	63 70       	andi	r22, 0x03	; 3
    d3e8:	8c 91       	ld	r24, X
    d3ea:	81 fb       	bst	r24, 1
    d3ec:	77 27       	eor	r23, r23
    d3ee:	70 f9       	bld	r23, 0
    d3f0:	4c 91       	ld	r20, X
    d3f2:	42 fb       	bst	r20, 2
    d3f4:	44 27       	eor	r20, r20
    d3f6:	40 f9       	bld	r20, 0
    d3f8:	8c 91       	ld	r24, X
    d3fa:	8e 7f       	andi	r24, 0xFE	; 254
    d3fc:	8c 93       	st	X, r24
    d3fe:	80 e0       	ldi	r24, 0x00	; 0
    d400:	90 e0       	ldi	r25, 0x00	; 0
    d402:	9c 01       	movw	r18, r24
    d404:	2f 5f       	subi	r18, 0xFF	; 255
    d406:	3f 4f       	sbci	r19, 0xFF	; 255
    d408:	d9 01       	movw	r26, r18
    d40a:	a1 58       	subi	r26, 0x81	; 129
    d40c:	ba 4d       	sbci	r27, 0xDA	; 218
    d40e:	5c 91       	ld	r21, X
    d410:	dc 01       	movw	r26, r24
    d412:	a1 58       	subi	r26, 0x81	; 129
    d414:	ba 4d       	sbci	r27, 0xDA	; 218
    d416:	5c 93       	st	X, r21
    d418:	c9 01       	movw	r24, r18
    d41a:	2f 31       	cpi	r18, 0x1F	; 31
    d41c:	31 05       	cpc	r19, r1
    d41e:	89 f7       	brne	.-30     	; 0xd402 <sched_pop+0xd2>
    d420:	d8 01       	movw	r26, r16
    d422:	5f 96       	adiw	r26, 0x1f	; 31
    d424:	1c 92       	st	X, r1
    d426:	30 97       	sbiw	r30, 0x00	; 0
    d428:	b1 f0       	breq	.+44     	; 0xd456 <sched_pop+0x126>
    d42a:	8f b7       	in	r24, 0x3f	; 63
    d42c:	89 83       	std	Y+1, r24	; 0x01
    d42e:	f8 94       	cli
    d430:	79 80       	ldd	r7, Y+1	; 0x01
    d432:	77 23       	and	r23, r23
    d434:	11 f0       	breq	.+4      	; 0xd43a <sched_pop+0x10a>
    d436:	f8 94       	cli
    d438:	01 c0       	rjmp	.+2      	; 0xd43c <sched_pop+0x10c>
    d43a:	78 94       	sei
    d43c:	66 23       	and	r22, r22
    d43e:	19 f0       	breq	.+6      	; 0xd446 <sched_pop+0x116>
    d440:	61 30       	cpi	r22, 0x01	; 1
    d442:	29 f0       	breq	.+10     	; 0xd44e <sched_pop+0x11e>
    d444:	07 c0       	rjmp	.+14     	; 0xd454 <sched_pop+0x124>
    d446:	c7 01       	movw	r24, r14
    d448:	b6 01       	movw	r22, r12
    d44a:	19 95       	eicall
    d44c:	03 c0       	rjmp	.+6      	; 0xd454 <sched_pop+0x124>
    d44e:	c7 01       	movw	r24, r14
    d450:	b6 01       	movw	r22, r12
    d452:	19 95       	eicall
    d454:	7f be       	out	0x3f, r7	; 63
    d456:	f8 01       	movw	r30, r16
    d458:	70 80       	ld	r7, Z
    d45a:	77 20       	and	r7, r7
    d45c:	41 f1       	breq	.+80     	; 0xd4ae <sched_pop+0x17e>
    d45e:	87 2d       	mov	r24, r7
    d460:	90 e0       	ldi	r25, 0x00	; 0
    d462:	01 97       	sbiw	r24, 0x01	; 1
    d464:	fc 01       	movw	r30, r24
    d466:	ee 0f       	add	r30, r30
    d468:	ff 1f       	adc	r31, r31
    d46a:	ee 0f       	add	r30, r30
    d46c:	ff 1f       	adc	r31, r31
    d46e:	ee 0f       	add	r30, r30
    d470:	ff 1f       	adc	r31, r31
    d472:	e8 1b       	sub	r30, r24
    d474:	f9 0b       	sbc	r31, r25
    d476:	eb 55       	subi	r30, 0x5B	; 91
    d478:	fa 4d       	sbci	r31, 0xDA	; 218
    d47a:	20 81       	ld	r18, Z
    d47c:	20 ff       	sbrs	r18, 0
    d47e:	17 c0       	rjmp	.+46     	; 0xd4ae <sched_pop+0x17e>
    d480:	fc 01       	movw	r30, r24
    d482:	ee 0f       	add	r30, r30
    d484:	ff 1f       	adc	r31, r31
    d486:	ee 0f       	add	r30, r30
    d488:	ff 1f       	adc	r31, r31
    d48a:	ee 0f       	add	r30, r30
    d48c:	ff 1f       	adc	r31, r31
    d48e:	e8 1b       	sub	r30, r24
    d490:	f9 0b       	sbc	r31, r25
    d492:	e1 56       	subi	r30, 0x61	; 97
    d494:	fa 4d       	sbci	r31, 0xDA	; 218
    d496:	c0 80       	ld	r12, Z
    d498:	d1 80       	ldd	r13, Z+1	; 0x01
    d49a:	e2 80       	ldd	r14, Z+2	; 0x02
    d49c:	f3 80       	ldd	r15, Z+3	; 0x03
    d49e:	0e 94 cb 26 	call	0x4d96	; 0x4d96 <rtc_get_time>
    d4a2:	6c 15       	cp	r22, r12
    d4a4:	7d 05       	cpc	r23, r13
    d4a6:	8e 05       	cpc	r24, r14
    d4a8:	9f 05       	cpc	r25, r15
    d4aa:	08 f0       	brcs	.+2      	; 0xd4ae <sched_pop+0x17e>
    d4ac:	84 cf       	rjmp	.-248    	; 0xd3b6 <sched_pop+0x86>
    d4ae:	83 e8       	ldi	r24, 0x83	; 131
    d4b0:	96 e2       	ldi	r25, 0x26	; 38
    d4b2:	3e db       	rcall	.-2436   	; 0xcb30 <sched_freeLock>
    d4b4:	c1 14       	cp	r12, r1
    d4b6:	d1 04       	cpc	r13, r1
    d4b8:	e1 04       	cpc	r14, r1
    d4ba:	f1 04       	cpc	r15, r1
    d4bc:	99 f0       	breq	.+38     	; 0xd4e4 <sched_pop+0x1b4>
    d4be:	0e 94 cb 26 	call	0x4d96	; 0x4d96 <rtc_get_time>
    d4c2:	8b 01       	movw	r16, r22
    d4c4:	9c 01       	movw	r18, r24
    d4c6:	0e 5f       	subi	r16, 0xFE	; 254
    d4c8:	1f 4f       	sbci	r17, 0xFF	; 255
    d4ca:	2f 4f       	sbci	r18, 0xFF	; 255
    d4cc:	3f 4f       	sbci	r19, 0xFF	; 255
    d4ce:	c7 01       	movw	r24, r14
    d4d0:	b6 01       	movw	r22, r12
    d4d2:	c0 16       	cp	r12, r16
    d4d4:	d1 06       	cpc	r13, r17
    d4d6:	e2 06       	cpc	r14, r18
    d4d8:	f3 06       	cpc	r15, r19
    d4da:	10 f4       	brcc	.+4      	; 0xd4e0 <sched_pop+0x1b0>
    d4dc:	c9 01       	movw	r24, r18
    d4de:	b8 01       	movw	r22, r16
    d4e0:	0e 94 dc 26 	call	0x4db8	; 0x4db8 <rtc_set_alarm>
    d4e4:	80 91 7f 26 	lds	r24, 0x267F	; 0x80267f <g_sched_pop_again>
    d4e8:	88 23       	and	r24, r24
    d4ea:	51 f0       	breq	.+20     	; 0xd500 <sched_pop+0x1d0>
    d4ec:	10 92 7f 26 	sts	0x267F, r1	; 0x80267f <g_sched_pop_again>
    d4f0:	c5 01       	movw	r24, r10
    d4f2:	b4 01       	movw	r22, r8
    d4f4:	1d df       	rcall	.-454    	; 0xd330 <sched_pop>
    d4f6:	04 c0       	rjmp	.+8      	; 0xd500 <sched_pop+0x1d0>
    d4f8:	83 e8       	ldi	r24, 0x83	; 131
    d4fa:	96 e2       	ldi	r25, 0x26	; 38
    d4fc:	19 db       	rcall	.-2510   	; 0xcb30 <sched_freeLock>
    d4fe:	f2 cf       	rjmp	.-28     	; 0xd4e4 <sched_pop+0x1b4>
    d500:	0f 90       	pop	r0
    d502:	df 91       	pop	r29
    d504:	cf 91       	pop	r28
    d506:	1f 91       	pop	r17
    d508:	0f 91       	pop	r16
    d50a:	ff 90       	pop	r15
    d50c:	ef 90       	pop	r14
    d50e:	df 90       	pop	r13
    d510:	cf 90       	pop	r12
    d512:	bf 90       	pop	r11
    d514:	af 90       	pop	r10
    d516:	9f 90       	pop	r9
    d518:	8f 90       	pop	r8
    d51a:	7f 90       	pop	r7
    d51c:	08 95       	ret

0000d51e <isr_rtc_alarm>:
    d51e:	78 94       	sei
    d520:	07 cf       	rjmp	.-498    	; 0xd330 <sched_pop>
    d522:	08 95       	ret

0000d524 <yield_ms>:
    d524:	cf 92       	push	r12
    d526:	ef 92       	push	r14
    d528:	0f 93       	push	r16
    d52a:	1f 93       	push	r17
    d52c:	cf 93       	push	r28
    d52e:	df 93       	push	r29
    d530:	1f 92       	push	r1
    d532:	cd b7       	in	r28, 0x3d	; 61
    d534:	de b7       	in	r29, 0x3e	; 62
    d536:	2f b7       	in	r18, 0x3f	; 63
    d538:	29 83       	std	Y+1, r18	; 0x01
    d53a:	f8 94       	cli
    d53c:	19 81       	ldd	r17, Y+1	; 0x01
    d53e:	78 94       	sei
    d540:	21 e0       	ldi	r18, 0x01	; 1
    d542:	20 93 80 26 	sts	0x2680, r18	; 0x802680 <g_sched_yield>
    d546:	9c 01       	movw	r18, r24
    d548:	40 e0       	ldi	r20, 0x00	; 0
    d54a:	50 e0       	ldi	r21, 0x00	; 0
    d54c:	c1 2c       	mov	r12, r1
    d54e:	e1 2c       	mov	r14, r1
    d550:	01 e0       	ldi	r16, 0x01	; 1
    d552:	60 e0       	ldi	r22, 0x00	; 0
    d554:	86 e7       	ldi	r24, 0x76	; 118
    d556:	9c e5       	ldi	r25, 0x5C	; 92
    d558:	1e db       	rcall	.-2500   	; 0xcb96 <sched_push>
    d55a:	fa da       	rcall	.-2572   	; 0xcb50 <sched_doSleep>
    d55c:	80 91 80 26 	lds	r24, 0x2680	; 0x802680 <g_sched_yield>
    d560:	81 11       	cpse	r24, r1
    d562:	fb cf       	rjmp	.-10     	; 0xd55a <yield_ms+0x36>
    d564:	1f bf       	out	0x3f, r17	; 63
    d566:	0f 90       	pop	r0
    d568:	df 91       	pop	r29
    d56a:	cf 91       	pop	r28
    d56c:	1f 91       	pop	r17
    d56e:	0f 91       	pop	r16
    d570:	ef 90       	pop	r14
    d572:	cf 90       	pop	r12
    d574:	08 95       	ret

0000d576 <__vector_4>:
    d576:	1f 92       	push	r1
    d578:	0f 92       	push	r0
    d57a:	0f b6       	in	r0, 0x3f	; 63
    d57c:	0f 92       	push	r0
    d57e:	11 24       	eor	r1, r1
    d580:	8f 93       	push	r24
    d582:	9f 93       	push	r25
    d584:	80 91 60 08 	lds	r24, 0x0860	; 0x800860 <__TEXT_REGION_LENGTH__+0x700860>
    d588:	90 91 61 08 	lds	r25, 0x0861	; 0x800861 <__TEXT_REGION_LENGTH__+0x700861>
    d58c:	80 93 7e 28 	sts	0x287E, r24	; 0x80287e <g_1pps_last_lo>
    d590:	90 93 7f 28 	sts	0x287F, r25	; 0x80287f <g_1pps_last_lo+0x1>
    d594:	80 91 80 28 	lds	r24, 0x2880	; 0x802880 <g_milliseconds_cnt64>
    d598:	80 93 76 28 	sts	0x2876, r24	; 0x802876 <g_1pps_last_hi>
    d59c:	80 91 81 28 	lds	r24, 0x2881	; 0x802881 <g_milliseconds_cnt64+0x1>
    d5a0:	80 93 77 28 	sts	0x2877, r24	; 0x802877 <g_1pps_last_hi+0x1>
    d5a4:	80 91 82 28 	lds	r24, 0x2882	; 0x802882 <g_milliseconds_cnt64+0x2>
    d5a8:	80 93 78 28 	sts	0x2878, r24	; 0x802878 <g_1pps_last_hi+0x2>
    d5ac:	80 91 83 28 	lds	r24, 0x2883	; 0x802883 <g_milliseconds_cnt64+0x3>
    d5b0:	80 93 79 28 	sts	0x2879, r24	; 0x802879 <g_1pps_last_hi+0x3>
    d5b4:	80 91 84 28 	lds	r24, 0x2884	; 0x802884 <g_milliseconds_cnt64+0x4>
    d5b8:	80 93 7a 28 	sts	0x287A, r24	; 0x80287a <g_1pps_last_hi+0x4>
    d5bc:	80 91 85 28 	lds	r24, 0x2885	; 0x802885 <g_milliseconds_cnt64+0x5>
    d5c0:	80 93 7b 28 	sts	0x287B, r24	; 0x80287b <g_1pps_last_hi+0x5>
    d5c4:	80 91 86 28 	lds	r24, 0x2886	; 0x802886 <g_milliseconds_cnt64+0x6>
    d5c8:	80 93 7c 28 	sts	0x287C, r24	; 0x80287c <g_1pps_last_hi+0x6>
    d5cc:	80 91 87 28 	lds	r24, 0x2887	; 0x802887 <g_milliseconds_cnt64+0x7>
    d5d0:	80 93 7d 28 	sts	0x287D, r24	; 0x80287d <g_1pps_last_hi+0x7>
    d5d4:	81 e0       	ldi	r24, 0x01	; 1
    d5d6:	80 93 75 28 	sts	0x2875, r24	; 0x802875 <g_1pps_last_new>
    d5da:	9f 91       	pop	r25
    d5dc:	8f 91       	pop	r24
    d5de:	0f 90       	pop	r0
    d5e0:	0f be       	out	0x3f, r0	; 63
    d5e2:	0f 90       	pop	r0
    d5e4:	1f 90       	pop	r1
    d5e6:	18 95       	reti

0000d5e8 <main>:
    d5e8:	cf 92       	push	r12
    d5ea:	df 92       	push	r13
    d5ec:	ef 92       	push	r14
    d5ee:	ff 92       	push	r15
    d5f0:	cf 93       	push	r28
    d5f2:	40 e2       	ldi	r20, 0x20	; 32
    d5f4:	67 ee       	ldi	r22, 0xE7	; 231
    d5f6:	7d e2       	ldi	r23, 0x2D	; 45
    d5f8:	81 ee       	ldi	r24, 0xE1	; 225
    d5fa:	9d e2       	ldi	r25, 0x2D	; 45
    d5fc:	0e 94 28 25 	call	0x4a50	; 0x4a50 <fifo_init>
    d600:	c1 e0       	ldi	r28, 0x01	; 1
    d602:	c0 93 6f 28 	sts	0x286F, r28	; 0x80286f <g_workmode>
    d606:	e0 ea       	ldi	r30, 0xA0	; 160
    d608:	f0 e0       	ldi	r31, 0x00	; 0
    d60a:	87 e0       	ldi	r24, 0x07	; 7
    d60c:	82 83       	std	Z+2, r24	; 0x02
    d60e:	82 83       	std	Z+2, r24	; 0x02
    d610:	82 81       	ldd	r24, Z+2	; 0x02
    d612:	8f 77       	andi	r24, 0x7F	; 127
    d614:	82 83       	std	Z+2, r24	; 0x02
    d616:	11 82       	std	Z+1, r1	; 0x01
    d618:	bc d0       	rcall	.+376    	; 0xd792 <sysclk_init>
    d61a:	e7 e6       	ldi	r30, 0x67	; 103
    d61c:	fe e2       	ldi	r31, 0x2E	; 46
    d61e:	10 82       	st	Z, r1
    d620:	11 82       	std	Z+1, r1	; 0x01
    d622:	12 82       	std	Z+2, r1	; 0x02
    d624:	13 82       	std	Z+3, r1	; 0x03
    d626:	14 82       	std	Z+4, r1	; 0x04
    d628:	c5 83       	std	Z+5, r28	; 0x05
    d62a:	0e 94 ec 26 	call	0x4dd8	; 0x4dd8 <rtc_init>
    d62e:	8f e8       	ldi	r24, 0x8F	; 143
    d630:	9a e6       	ldi	r25, 0x6A	; 106
    d632:	0e 94 e7 26 	call	0x4dce	; 0x4dce <rtc_set_callback>
    d636:	c0 93 e2 07 	sts	0x07E2, r28	; 0x8007e2 <__TEXT_REGION_LENGTH__+0x7007e2>
    d63a:	c0 93 f0 07 	sts	0x07F0, r28	; 0x8007f0 <__TEXT_REGION_LENGTH__+0x7007f0>
    d63e:	c0 93 ea 07 	sts	0x07EA, r28	; 0x8007ea <__TEXT_REGION_LENGTH__+0x7007ea>
    d642:	10 92 eb 07 	sts	0x07EB, r1	; 0x8007eb <__TEXT_REGION_LENGTH__+0x7007eb>
    d646:	c0 93 e9 07 	sts	0x07E9, r28	; 0x8007e9 <__TEXT_REGION_LENGTH__+0x7007e9>
    d64a:	62 e0       	ldi	r22, 0x02	; 2
    d64c:	80 e0       	ldi	r24, 0x00	; 0
    d64e:	22 d1       	rcall	.+580    	; 0xd894 <sysclk_enable_module>
    d650:	e0 e8       	ldi	r30, 0x80	; 128
    d652:	f1 e0       	ldi	r31, 0x01	; 1
    d654:	86 ec       	ldi	r24, 0xC6	; 198
    d656:	80 83       	st	Z, r24
    d658:	10 86       	std	Z+8, r1	; 0x08
    d65a:	81 83       	std	Z+1, r24	; 0x01
    d65c:	11 86       	std	Z+9, r1	; 0x09
    d65e:	82 83       	std	Z+2, r24	; 0x02
    d660:	12 86       	std	Z+10, r1	; 0x0a
    d662:	83 83       	std	Z+3, r24	; 0x03
    d664:	13 86       	std	Z+11, r1	; 0x0b
    d666:	88 ee       	ldi	r24, 0xE8	; 232
    d668:	84 83       	std	Z+4, r24	; 0x04
    d66a:	14 86       	std	Z+12, r1	; 0x0c
    d66c:	0e 94 e9 60 	call	0xc1d2	; 0xc1d2 <tc_init>
    d670:	0e 94 01 1d 	call	0x3a02	; 0x3a02 <serial_init>
    d674:	80 91 64 20 	lds	r24, 0x2064	; 0x802064 <g_adc_enabled>
    d678:	81 11       	cpse	r24, r1
    d67a:	0e 94 06 63 	call	0xc60c	; 0xc60c <adc_init>
    d67e:	80 91 89 28 	lds	r24, 0x2889	; 0x802889 <g_dac_enabled>
    d682:	81 11       	cpse	r24, r1
    d684:	0e 94 88 61 	call	0xc310	; 0xc310 <dac_init>
    d688:	0e 94 61 33 	call	0x66c2	; 0x66c2 <twi_init>
    d68c:	0e 94 0a 46 	call	0x8c14	; 0x8c14 <board_init>
    d690:	80 e0       	ldi	r24, 0x00	; 0
    d692:	0e 94 22 25 	call	0x4a44	; 0x4a44 <nvm_init>
    d696:	78 94       	sei
    d698:	0e 94 59 61 	call	0xc2b2	; 0xc2b2 <tc_start>
    d69c:	80 91 89 28 	lds	r24, 0x2889	; 0x802889 <g_dac_enabled>
    d6a0:	81 11       	cpse	r24, r1
    d6a2:	0e 94 51 62 	call	0xc4a2	; 0xc4a2 <dac_start>
    d6a6:	80 91 64 20 	lds	r24, 0x2064	; 0x802064 <g_adc_enabled>
    d6aa:	88 23       	and	r24, r24
    d6ac:	09 f4       	brne	.+2      	; 0xd6b0 <main+0xc8>
    d6ae:	57 c0       	rjmp	.+174    	; 0xd75e <main+0x176>
    d6b0:	80 e0       	ldi	r24, 0x00	; 0
    d6b2:	92 e0       	ldi	r25, 0x02	; 2
    d6b4:	0e 94 6b 46 	call	0x8cd6	; 0x8cd6 <adc_enable>
    d6b8:	80 e4       	ldi	r24, 0x40	; 64
    d6ba:	92 e0       	ldi	r25, 0x02	; 2
    d6bc:	0e 94 6b 46 	call	0x8cd6	; 0x8cd6 <adc_enable>
    d6c0:	0e 94 3e 20 	call	0x407c	; 0x407c <usb_init>
    d6c4:	0e 94 8f 36 	call	0x6d1e	; 0x6d1e <twi_start>
    d6c8:	0e 94 c6 1d 	call	0x3b8c	; 0x3b8c <serial_start>
    d6cc:	0e 94 96 27 	call	0x4f2c	; 0x4f2c <printHelp>
    d6d0:	82 e0       	ldi	r24, 0x02	; 2
    d6d2:	0e 94 ec 32 	call	0x65d8	; 0x65d8 <twi2_set_leds>
    d6d6:	81 e0       	ldi	r24, 0x01	; 1
    d6d8:	80 93 fa 26 	sts	0x26FA, r24	; 0x8026fa <g_twi2_lcd_repaint>
    d6dc:	82 e0       	ldi	r24, 0x02	; 2
    d6de:	80 93 6f 28 	sts	0x286F, r24	; 0x80286f <g_workmode>
    d6e2:	82 e0       	ldi	r24, 0x02	; 2
    d6e4:	82 30       	cpi	r24, 0x02	; 2
    d6e6:	71 f4       	brne	.+28     	; 0xd704 <main+0x11c>
    d6e8:	0e 94 cb 26 	call	0x4d96	; 0x4d96 <rtc_get_time>
    d6ec:	6b 01       	movw	r12, r22
    d6ee:	7c 01       	movw	r14, r24
    d6f0:	0e 94 94 1f 	call	0x3f28	; 0x3f28 <task_serial>
    d6f4:	c7 01       	movw	r24, r14
    d6f6:	b6 01       	movw	r22, r12
    d6f8:	0e 94 6a 44 	call	0x88d4	; 0x88d4 <task_twi>
    d6fc:	c7 01       	movw	r24, r14
    d6fe:	b6 01       	movw	r22, r12
    d700:	0e 94 d5 20 	call	0x41aa	; 0x41aa <task_usb>
    d704:	80 e0       	ldi	r24, 0x00	; 0
    d706:	90 e0       	ldi	r25, 0x00	; 0
    d708:	0d df       	rcall	.-486    	; 0xd524 <yield_ms>
    d70a:	80 91 6f 28 	lds	r24, 0x286F	; 0x80286f <g_workmode>
    d70e:	81 11       	cpse	r24, r1
    d710:	e9 cf       	rjmp	.-46     	; 0xd6e4 <main+0xfc>
    d712:	0e 94 ec 32 	call	0x65d8	; 0x65d8 <twi2_set_leds>
    d716:	f8 94       	cli
    d718:	f8 94       	cli
    d71a:	80 91 67 2e 	lds	r24, 0x2E67	; 0x802e67 <sleepmgr_locks>
    d71e:	81 11       	cpse	r24, r1
    d720:	09 c0       	rjmp	.+18     	; 0xd734 <main+0x14c>
    d722:	a8 e6       	ldi	r26, 0x68	; 104
    d724:	be e2       	ldi	r27, 0x2E	; 46
    d726:	e0 e0       	ldi	r30, 0x00	; 0
    d728:	ef 5f       	subi	r30, 0xFF	; 255
    d72a:	8d 91       	ld	r24, X+
    d72c:	88 23       	and	r24, r24
    d72e:	e1 f3       	breq	.-8      	; 0xd728 <main+0x140>
    d730:	e1 11       	cpse	r30, r1
    d732:	02 c0       	rjmp	.+4      	; 0xd738 <main+0x150>
    d734:	78 94       	sei
    d736:	25 c0       	rjmp	.+74     	; 0xd782 <main+0x19a>
    d738:	a8 e4       	ldi	r26, 0x48	; 72
    d73a:	b0 e0       	ldi	r27, 0x00	; 0
    d73c:	8c 91       	ld	r24, X
    d73e:	f0 e0       	ldi	r31, 0x00	; 0
    d740:	ec 59       	subi	r30, 0x9C	; 156
    d742:	ff 4d       	sbci	r31, 0xDF	; 223
    d744:	81 7f       	andi	r24, 0xF1	; 241
    d746:	90 81       	ld	r25, Z
    d748:	89 2b       	or	r24, r25
    d74a:	8c 93       	st	X, r24
    d74c:	8c 91       	ld	r24, X
    d74e:	81 60       	ori	r24, 0x01	; 1
    d750:	8c 93       	st	X, r24
    d752:	78 94       	sei
    d754:	88 95       	sleep
    d756:	8c 91       	ld	r24, X
    d758:	8e 7f       	andi	r24, 0xFE	; 254
    d75a:	8c 93       	st	X, r24
    d75c:	12 c0       	rjmp	.+36     	; 0xd782 <main+0x19a>
    d75e:	0e 94 3e 20 	call	0x407c	; 0x407c <usb_init>
    d762:	0e 94 8f 36 	call	0x6d1e	; 0x6d1e <twi_start>
    d766:	0e 94 c6 1d 	call	0x3b8c	; 0x3b8c <serial_start>
    d76a:	0e 94 96 27 	call	0x4f2c	; 0x4f2c <printHelp>
    d76e:	82 e0       	ldi	r24, 0x02	; 2
    d770:	0e 94 ec 32 	call	0x65d8	; 0x65d8 <twi2_set_leds>
    d774:	81 e0       	ldi	r24, 0x01	; 1
    d776:	80 93 fa 26 	sts	0x26FA, r24	; 0x8026fa <g_twi2_lcd_repaint>
    d77a:	82 e0       	ldi	r24, 0x02	; 2
    d77c:	80 93 6f 28 	sts	0x286F, r24	; 0x80286f <g_workmode>
    d780:	b0 cf       	rjmp	.-160    	; 0xd6e2 <main+0xfa>
    d782:	80 e0       	ldi	r24, 0x00	; 0
    d784:	90 e0       	ldi	r25, 0x00	; 0
    d786:	cf 91       	pop	r28
    d788:	ff 90       	pop	r15
    d78a:	ef 90       	pop	r14
    d78c:	df 90       	pop	r13
    d78e:	cf 90       	pop	r12
    d790:	08 95       	ret

0000d792 <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
    d792:	cf 93       	push	r28
    d794:	df 93       	push	r29
    d796:	cd b7       	in	r28, 0x3d	; 61
    d798:	de b7       	in	r29, 0x3e	; 62
    d79a:	28 97       	sbiw	r28, 0x08	; 8
    d79c:	cd bf       	out	0x3d, r28	; 61
    d79e:	de bf       	out	0x3e, r29	; 62
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
    d7a0:	8f ef       	ldi	r24, 0xFF	; 255
    d7a2:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
    d7a6:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
    d7aa:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
    d7ae:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
    d7b2:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
    d7b6:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
    d7ba:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>
 * \param psbcdiv The prescaler B and C settings (one of the \c SYSCLK_PSBCDIV_*
 * definitions). These determine the clkPER2, clkPER and clkCPU frequencies.
 */
static inline void sysclk_set_prescalers(uint8_t psadiv, uint8_t psbcdiv)
{
	ccp_write_io((uint8_t *)&CLK.PSCTRL, psadiv | psbcdiv);
    d7be:	61 e0       	ldi	r22, 0x01	; 1
    d7c0:	81 e4       	ldi	r24, 0x41	; 65
    d7c2:	90 e0       	ldi	r25, 0x00	; 0
    d7c4:	0e 94 e4 74 	call	0xe9c8	; 0xe9c8 <ccp_write_io>
    d7c8:	6c e1       	ldi	r22, 0x1C	; 28
    d7ca:	70 e0       	ldi	r23, 0x00	; 0
    d7cc:	82 e0       	ldi	r24, 0x02	; 2
    d7ce:	0e 94 da 74 	call	0xe9b4	; 0xe9b4 <nvm_read_byte>
			|| (CONFIG_SYSCLK_PSBCDIV != SYSCLK_PSBCDIV_1_1)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSADIV,
				CONFIG_SYSCLK_PSBCDIV);
	}
#if (CONFIG_OSC_RC32_CAL==48000000UL)
	MSB(cal) = nvm_read_production_signature_row(
    d7d2:	8a 83       	std	Y+2, r24	; 0x02
    d7d4:	6d e1       	ldi	r22, 0x1D	; 29
    d7d6:	70 e0       	ldi	r23, 0x00	; 0
    d7d8:	82 e0       	ldi	r24, 0x02	; 2
    d7da:	0e 94 da 74 	call	0xe9b4	; 0xe9b4 <nvm_read_byte>
			nvm_get_production_signature_row_offset(USBRCOSC));
	LSB(cal) = nvm_read_production_signature_row(
    d7de:	89 83       	std	Y+1, r24	; 0x01
	/*
	* If a device has an uncalibrated value in the
	* production signature row (early sample part), load a
	* sane default calibration value.
	*/
	if (cal == 0xFFFF) {
    d7e0:	89 81       	ldd	r24, Y+1	; 0x01
    d7e2:	9a 81       	ldd	r25, Y+2	; 0x02
    d7e4:	01 96       	adiw	r24, 0x01	; 1
    d7e6:	21 f4       	brne	.+8      	; 0xd7f0 <sysclk_init+0x5e>
		cal = 0x2340;
    d7e8:	80 e4       	ldi	r24, 0x40	; 64
    d7ea:	93 e2       	ldi	r25, 0x23	; 35
    d7ec:	89 83       	std	Y+1, r24	; 0x01
    d7ee:	9a 83       	std	Y+2, r25	; 0x02
    d7f0:	89 81       	ldd	r24, Y+1	; 0x01
    d7f2:	9a 81       	ldd	r25, Y+2	; 0x02
    d7f4:	8b 83       	std	Y+3, r24	; 0x03
    d7f6:	9c 83       	std	Y+4, r25	; 0x04
		DFLLRC2M.CALB=MSB(calib);
#endif
		break;

	case OSC_ID_RC32MHZ:
		DFLLRC32M.CALA=LSB(calib);
    d7f8:	e0 e6       	ldi	r30, 0x60	; 96
    d7fa:	f0 e0       	ldi	r31, 0x00	; 0
    d7fc:	82 83       	std	Z+2, r24	; 0x02
		DFLLRC32M.CALB=MSB(calib);
    d7fe:	8c 81       	ldd	r24, Y+4	; 0x04
    d800:	83 83       	std	Z+3, r24	; 0x03

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return OSC.STATUS & OSC_PLLRDY_bm;
    d802:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>

static inline void pll_enable_config_defaults(unsigned int pll_id)
{
	struct pll_config pllcfg;

	if (pll_is_locked(pll_id)) {
    d806:	84 fd       	sbrc	r24, 4
    d808:	21 c0       	rjmp	.+66     	; 0xd84c <sysclk_init+0xba>

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    d80a:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
#endif
		}
		break;

	case PLL_SRC_XOSC:
		if (!osc_is_ready(OSC_ID_XOSC)) {
    d80e:	83 fd       	sbrc	r24, 3
    d810:	0e c0       	rjmp	.+28     	; 0xd82e <sysclk_init+0x9c>

#ifndef CONFIG_XOSC_32KHZ_LPM
#  if (XMEGA_E && (BOARD_XOSC_TYPE == XOSC_TYPE_EXTERNAL) && defined(CONFIG_XOSC_EXTERNAL_PC4))
	OSC.XOSCCTRL = OSC_XOSCSEL4_bm;
#  else
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
    d812:	e0 e5       	ldi	r30, 0x50	; 80
    d814:	f0 e0       	ldi	r31, 0x00	; 0
    d816:	12 82       	std	Z+2, r1	; 0x02

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    d818:	8f b7       	in	r24, 0x3f	; 63
    d81a:	8d 83       	std	Y+5, r24	; 0x05
	cpu_irq_disable();
    d81c:	f8 94       	cli
	return flags;
    d81e:	9d 81       	ldd	r25, Y+5	; 0x05
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
			CONFIG_XOSC_RANGE | OSC_X32KLPM_bm;
#endif /* CONFIG_XOSC_32KHZ_LPM */

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    d820:	80 81       	ld	r24, Z
    d822:	88 60       	ori	r24, 0x08	; 8
    d824:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    d826:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    d828:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    d82a:	83 ff       	sbrs	r24, 3
    d82c:	fd cf       	rjmp	.-6      	; 0xd828 <sysclk_init+0x96>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    d82e:	8f b7       	in	r24, 0x3f	; 63
    d830:	8e 83       	std	Y+6, r24	; 0x06
	cpu_irq_disable();
    d832:	f8 94       	cli
	return flags;
    d834:	9e 81       	ldd	r25, Y+6	; 0x06
static inline void pll_config_write(const struct pll_config *cfg,
		unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	OSC.PLLCTRL = cfg->ctrl;
    d836:	e0 e5       	ldi	r30, 0x50	; 80
    d838:	f0 e0       	ldi	r31, 0x00	; 0
    d83a:	83 ec       	ldi	r24, 0xC3	; 195
    d83c:	85 83       	std	Z+5, r24	; 0x05

	Assert(pll_id < NR_PLLS);

	flags = cpu_irq_save();
	pll_config_write(cfg, pll_id);
	OSC.CTRL |= OSC_PLLEN_bm;
    d83e:	80 81       	ld	r24, Z
    d840:	80 61       	ori	r24, 0x10	; 16
    d842:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    d844:	9f bf       	out	0x3f, r25	; 63

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return OSC.STATUS & OSC_PLLRDY_bm;
    d846:	81 81       	ldd	r24, Z+1	; 0x01
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
	while (!pll_is_locked(pll_id));
    d848:	84 ff       	sbrs	r24, 4
    d84a:	fd cf       	rjmp	.-6      	; 0xd846 <sysclk_init+0xb4>
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
    d84c:	64 e0       	ldi	r22, 0x04	; 4
    d84e:	80 e4       	ldi	r24, 0x40	; 64
    d850:	90 e0       	ldi	r25, 0x00	; 0
    d852:	0e 94 e4 74 	call	0xe9c8	; 0xe9c8 <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    d856:	8f b7       	in	r24, 0x3f	; 63
    d858:	88 87       	std	Y+8, r24	; 0x08
	cpu_irq_disable();
    d85a:	f8 94       	cli
	return flags;
    d85c:	98 85       	ldd	r25, Y+8	; 0x08
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
    d85e:	e0 e5       	ldi	r30, 0x50	; 80
    d860:	f0 e0       	ldi	r31, 0x00	; 0
    d862:	80 81       	ld	r24, Z
    d864:	8e 7f       	andi	r24, 0xFE	; 254
    d866:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    d868:	9f bf       	out	0x3f, r25	; 63

#ifndef CONFIG_XOSC_32KHZ_LPM
#  if (XMEGA_E && (BOARD_XOSC_TYPE == XOSC_TYPE_EXTERNAL) && defined(CONFIG_XOSC_EXTERNAL_PC4))
	OSC.XOSCCTRL = OSC_XOSCSEL4_bm;
#  else
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
    d86a:	12 82       	std	Z+2, r1	; 0x02

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    d86c:	8f b7       	in	r24, 0x3f	; 63
    d86e:	8f 83       	std	Y+7, r24	; 0x07
	cpu_irq_disable();
    d870:	f8 94       	cli
	return flags;
    d872:	9f 81       	ldd	r25, Y+7	; 0x07
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
			CONFIG_XOSC_RANGE | OSC_X32KLPM_bm;
#endif /* CONFIG_XOSC_32KHZ_LPM */

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    d874:	80 81       	ld	r24, Z
    d876:	88 60       	ori	r24, 0x08	; 8
    d878:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    d87a:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    d87c:	81 81       	ldd	r24, Z+1	; 0x01
    d87e:	83 ff       	sbrs	r24, 3
    d880:	fd cf       	rjmp	.-6      	; 0xd87c <sysclk_init+0xea>
		osc_enable(OSC_ID_XOSC);
		osc_wait_ready(OSC_ID_XOSC);
		break;
	}

	CLK.RTCCTRL = id | CLK_RTCEN_bm;
    d882:	8b e0       	ldi	r24, 0x0B	; 11
    d884:	80 93 43 00 	sts	0x0043, r24	; 0x800043 <__TEXT_REGION_LENGTH__+0x700043>
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
    d888:	28 96       	adiw	r28, 0x08	; 8
    d88a:	cd bf       	out	0x3d, r28	; 61
    d88c:	de bf       	out	0x3e, r29	; 62
    d88e:	df 91       	pop	r29
    d890:	cf 91       	pop	r28
    d892:	08 95       	ret

0000d894 <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
    d894:	cf 93       	push	r28
    d896:	df 93       	push	r29
    d898:	1f 92       	push	r1
    d89a:	cd b7       	in	r28, 0x3d	; 61
    d89c:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    d89e:	9f b7       	in	r25, 0x3f	; 63
    d8a0:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    d8a2:	f8 94       	cli
	return flags;
    d8a4:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    d8a6:	e8 2f       	mov	r30, r24
    d8a8:	f0 e0       	ldi	r31, 0x00	; 0
    d8aa:	e0 59       	subi	r30, 0x90	; 144
    d8ac:	ff 4f       	sbci	r31, 0xFF	; 255
    d8ae:	60 95       	com	r22
    d8b0:	80 81       	ld	r24, Z
    d8b2:	68 23       	and	r22, r24
    d8b4:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    d8b6:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    d8b8:	0f 90       	pop	r0
    d8ba:	df 91       	pop	r29
    d8bc:	cf 91       	pop	r28
    d8be:	08 95       	ret

0000d8c0 <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
    d8c0:	cf 93       	push	r28
    d8c2:	df 93       	push	r29
    d8c4:	1f 92       	push	r1
    d8c6:	cd b7       	in	r28, 0x3d	; 61
    d8c8:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    d8ca:	9f b7       	in	r25, 0x3f	; 63
    d8cc:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    d8ce:	f8 94       	cli
	return flags;
    d8d0:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
    d8d2:	e8 2f       	mov	r30, r24
    d8d4:	f0 e0       	ldi	r31, 0x00	; 0
    d8d6:	e0 59       	subi	r30, 0x90	; 144
    d8d8:	ff 4f       	sbci	r31, 0xFF	; 255
    d8da:	80 81       	ld	r24, Z
    d8dc:	68 2b       	or	r22, r24
    d8de:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    d8e0:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    d8e2:	0f 90       	pop	r0
    d8e4:	df 91       	pop	r29
    d8e6:	cf 91       	pop	r28
    d8e8:	08 95       	ret

0000d8ea <sysclk_enable_usb>:
 * \param frequency The required USB clock frequency in MHz:
 * \arg \c 6 for 6 MHz
 * \arg \c 48 for 48 MHz
 */
void sysclk_enable_usb(uint8_t frequency)
{
    d8ea:	cf 93       	push	r28
    d8ec:	df 93       	push	r29
    d8ee:	1f 92       	push	r1
    d8f0:	1f 92       	push	r1
    d8f2:	cd b7       	in	r28, 0x3d	; 61
    d8f4:	de b7       	in	r29, 0x3e	; 62

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
    d8f6:	86 30       	cpi	r24, 0x06	; 6
    d8f8:	11 f0       	breq	.+4      	; 0xd8fe <sysclk_enable_usb+0x14>
		prescaler = CLK_USBPSDIV_8_gc;
	}
	else {
		prescaler = 0;
    d8fa:	60 e0       	ldi	r22, 0x00	; 0
    d8fc:	01 c0       	rjmp	.+2      	; 0xd900 <sysclk_enable_usb+0x16>
	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
		prescaler = CLK_USBPSDIV_8_gc;
    d8fe:	68 e1       	ldi	r22, 0x18	; 24
    d900:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
    d904:	81 fd       	sbrc	r24, 1
    d906:	2a c0       	rjmp	.+84     	; 0xd95c <sysclk_enable_usb+0x72>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    d908:	8f b7       	in	r24, 0x3f	; 63
    d90a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    d90c:	f8 94       	cli
	return flags;
    d90e:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    d910:	e0 e5       	ldi	r30, 0x50	; 80
    d912:	f0 e0       	ldi	r31, 0x00	; 0
    d914:	80 81       	ld	r24, Z
    d916:	82 60       	ori	r24, 0x02	; 2
    d918:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    d91a:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    d91c:	81 81       	ldd	r24, Z+1	; 0x01
    d91e:	81 ff       	sbrs	r24, 1
    d920:	fd cf       	rjmp	.-6      	; 0xd91c <sysclk_enable_usb+0x32>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    d922:	8f b7       	in	r24, 0x3f	; 63
    d924:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    d926:	f8 94       	cli
	return flags;
    d928:	9a 81       	ldd	r25, Y+2	; 0x02
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
    d92a:	a0 e5       	ldi	r26, 0x50	; 80
    d92c:	b0 e0       	ldi	r27, 0x00	; 0
    d92e:	16 96       	adiw	r26, 0x06	; 6
    d930:	8c 91       	ld	r24, X
    d932:	16 97       	sbiw	r26, 0x06	; 6
    d934:	89 7f       	andi	r24, 0xF9	; 249
    d936:	16 96       	adiw	r26, 0x06	; 6
    d938:	8c 93       	st	X, r24
    d93a:	16 97       	sbiw	r26, 0x06	; 6
		else if (ref_id == OSC_ID_USBSOF) {
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
    d93c:	e0 e6       	ldi	r30, 0x60	; 96
    d93e:	f0 e0       	ldi	r31, 0x00	; 0
    d940:	80 e8       	ldi	r24, 0x80	; 128
    d942:	85 83       	std	Z+5, r24	; 0x05
			DFLLRC32M.COMP2 = 0xBB;
    d944:	8b eb       	ldi	r24, 0xBB	; 187
    d946:	86 83       	std	Z+6, r24	; 0x06
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
    d948:	16 96       	adiw	r26, 0x06	; 6
    d94a:	8c 91       	ld	r24, X
    d94c:	16 97       	sbiw	r26, 0x06	; 6
    d94e:	84 60       	ori	r24, 0x04	; 4
    d950:	16 96       	adiw	r26, 0x06	; 6
    d952:	8c 93       	st	X, r24
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
    d954:	80 81       	ld	r24, Z
    d956:	81 60       	ori	r24, 0x01	; 1
    d958:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    d95a:	9f bf       	out	0x3f, r25	; 63
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
    d95c:	63 60       	ori	r22, 0x03	; 3
    d95e:	84 e4       	ldi	r24, 0x44	; 68
    d960:	90 e0       	ldi	r25, 0x00	; 0
    d962:	0e 94 e4 74 	call	0xe9c8	; 0xe9c8 <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
    d966:	60 e4       	ldi	r22, 0x40	; 64
    d968:	80 e0       	ldi	r24, 0x00	; 0
    d96a:	94 df       	rcall	.-216    	; 0xd894 <sysclk_enable_module>
}
    d96c:	0f 90       	pop	r0
    d96e:	0f 90       	pop	r0
    d970:	df 91       	pop	r29
    d972:	cf 91       	pop	r28
    d974:	08 95       	ret

0000d976 <sysclk_disable_usb>:
/**
 * \brief Disable clock for the USB module
 */
void sysclk_disable_usb(void)
{
	sysclk_disable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
    d976:	60 e4       	ldi	r22, 0x40	; 64
    d978:	80 e0       	ldi	r24, 0x00	; 0
    d97a:	a2 df       	rcall	.-188    	; 0xd8c0 <sysclk_disable_module>
	ccp_write_io((uint8_t *)&CLK.USBCTRL, 0);
    d97c:	60 e0       	ldi	r22, 0x00	; 0
    d97e:	84 e4       	ldi	r24, 0x44	; 68
    d980:	90 e0       	ldi	r25, 0x00	; 0
    d982:	0c 94 e4 74 	jmp	0xe9c8	; 0xe9c8 <ccp_write_io>
    d986:	08 95       	ret

0000d988 <udi_cdc_comm_disable>:
    d988:	80 91 a0 2d 	lds	r24, 0x2DA0	; 0x802da0 <udi_cdc_nb_comm_enabled>
    d98c:	81 50       	subi	r24, 0x01	; 1
    d98e:	80 93 a0 2d 	sts	0x2DA0, r24	; 0x802da0 <udi_cdc_nb_comm_enabled>
    d992:	08 95       	ret

0000d994 <udi_cdc_data_setup>:
    d994:	80 e0       	ldi	r24, 0x00	; 0
    d996:	08 95       	ret

0000d998 <udi_cdc_getsetting>:
    d998:	80 e0       	ldi	r24, 0x00	; 0
    d99a:	08 95       	ret

0000d99c <udi_cdc_line_coding_received>:
    d99c:	6e ea       	ldi	r22, 0xAE	; 174
    d99e:	7d e2       	ldi	r23, 0x2D	; 45
    d9a0:	80 e0       	ldi	r24, 0x00	; 0
    d9a2:	0c 94 cb 20 	jmp	0x4196	; 0x4196 <usb_callback_config>
    d9a6:	08 95       	ret

0000d9a8 <udi_cdc_comm_enable>:
    d9a8:	10 92 a0 2d 	sts	0x2DA0, r1	; 0x802da0 <udi_cdc_nb_comm_enabled>
    d9ac:	10 92 ac 2d 	sts	0x2DAC, r1	; 0x802dac <udi_cdc_state>
    d9b0:	10 92 ad 2d 	sts	0x2DAD, r1	; 0x802dad <udi_cdc_state+0x1>
    d9b4:	e2 ea       	ldi	r30, 0xA2	; 162
    d9b6:	fd e2       	ldi	r31, 0x2D	; 45
    d9b8:	81 ea       	ldi	r24, 0xA1	; 161
    d9ba:	80 83       	st	Z, r24
    d9bc:	80 e2       	ldi	r24, 0x20	; 32
    d9be:	81 83       	std	Z+1, r24	; 0x01
    d9c0:	12 82       	std	Z+2, r1	; 0x02
    d9c2:	13 82       	std	Z+3, r1	; 0x03
    d9c4:	14 82       	std	Z+4, r1	; 0x04
    d9c6:	15 82       	std	Z+5, r1	; 0x05
    d9c8:	82 e0       	ldi	r24, 0x02	; 2
    d9ca:	90 e0       	ldi	r25, 0x00	; 0
    d9cc:	86 83       	std	Z+6, r24	; 0x06
    d9ce:	97 83       	std	Z+7, r25	; 0x07
    d9d0:	10 86       	std	Z+8, r1	; 0x08
    d9d2:	11 86       	std	Z+9, r1	; 0x09
    d9d4:	ee ea       	ldi	r30, 0xAE	; 174
    d9d6:	fd e2       	ldi	r31, 0x2D	; 45
    d9d8:	80 e0       	ldi	r24, 0x00	; 0
    d9da:	92 ec       	ldi	r25, 0xC2	; 194
    d9dc:	a1 e0       	ldi	r26, 0x01	; 1
    d9de:	b0 e0       	ldi	r27, 0x00	; 0
    d9e0:	80 83       	st	Z, r24
    d9e2:	91 83       	std	Z+1, r25	; 0x01
    d9e4:	a2 83       	std	Z+2, r26	; 0x02
    d9e6:	b3 83       	std	Z+3, r27	; 0x03
    d9e8:	14 82       	std	Z+4, r1	; 0x04
    d9ea:	15 82       	std	Z+5, r1	; 0x05
    d9ec:	88 e0       	ldi	r24, 0x08	; 8
    d9ee:	86 83       	std	Z+6, r24	; 0x06
    d9f0:	bf 01       	movw	r22, r30
    d9f2:	80 e0       	ldi	r24, 0x00	; 0
    d9f4:	0e 94 cb 20 	call	0x4196	; 0x4196 <usb_callback_config>
    d9f8:	0e 94 c4 20 	call	0x4188	; 0x4188 <usb_callback_cdc_enable>
    d9fc:	88 23       	and	r24, r24
    d9fe:	29 f0       	breq	.+10     	; 0xda0a <udi_cdc_comm_enable+0x62>
    da00:	90 91 a0 2d 	lds	r25, 0x2DA0	; 0x802da0 <udi_cdc_nb_comm_enabled>
    da04:	9f 5f       	subi	r25, 0xFF	; 255
    da06:	90 93 a0 2d 	sts	0x2DA0, r25	; 0x802da0 <udi_cdc_nb_comm_enabled>
    da0a:	08 95       	ret

0000da0c <udi_cdc_tx_send>:
    da0c:	ff 92       	push	r15
    da0e:	0f 93       	push	r16
    da10:	1f 93       	push	r17
    da12:	cf 93       	push	r28
    da14:	df 93       	push	r29
    da16:	1f 92       	push	r1
    da18:	cd b7       	in	r28, 0x3d	; 61
    da1a:	de b7       	in	r29, 0x3e	; 62
    da1c:	80 91 8d 28 	lds	r24, 0x288D	; 0x80288d <udi_cdc_tx_trans_ongoing>
    da20:	81 11       	cpse	r24, r1
    da22:	9f c0       	rjmp	.+318    	; 0xdb62 <udi_cdc_tx_send+0x156>
    da24:	0e 94 f7 56 	call	0xadee	; 0xadee <udd_is_high_speed>
    da28:	88 23       	and	r24, r24
    da2a:	51 f0       	breq	.+20     	; 0xda40 <udi_cdc_tx_send+0x34>
    da2c:	00 91 8e 28 	lds	r16, 0x288E	; 0x80288e <udi_cdc_tx_sof_num>
    da30:	10 91 8f 28 	lds	r17, 0x288F	; 0x80288f <udi_cdc_tx_sof_num+0x1>
    da34:	0e 94 04 57 	call	0xae08	; 0xae08 <udd_get_micro_frame_number>
    da38:	08 17       	cp	r16, r24
    da3a:	19 07       	cpc	r17, r25
    da3c:	59 f4       	brne	.+22     	; 0xda54 <udi_cdc_tx_send+0x48>
    da3e:	91 c0       	rjmp	.+290    	; 0xdb62 <udi_cdc_tx_send+0x156>
    da40:	00 91 8e 28 	lds	r16, 0x288E	; 0x80288e <udi_cdc_tx_sof_num>
    da44:	10 91 8f 28 	lds	r17, 0x288F	; 0x80288f <udi_cdc_tx_sof_num+0x1>
    da48:	0e 94 ff 56 	call	0xadfe	; 0xadfe <udd_get_frame_number>
    da4c:	08 17       	cp	r16, r24
    da4e:	19 07       	cpc	r17, r25
    da50:	09 f4       	brne	.+2      	; 0xda54 <udi_cdc_tx_send+0x48>
    da52:	87 c0       	rjmp	.+270    	; 0xdb62 <udi_cdc_tx_send+0x156>
    da54:	8f b7       	in	r24, 0x3f	; 63
    da56:	89 83       	std	Y+1, r24	; 0x01
    da58:	f8 94       	cli
    da5a:	19 81       	ldd	r17, Y+1	; 0x01
    da5c:	00 91 90 28 	lds	r16, 0x2890	; 0x802890 <udi_cdc_tx_buf_sel>
    da60:	e0 2f       	mov	r30, r16
    da62:	f0 e0       	ldi	r31, 0x00	; 0
    da64:	ee 0f       	add	r30, r30
    da66:	ff 1f       	adc	r31, r31
    da68:	ef 56       	subi	r30, 0x6F	; 111
    da6a:	f7 4d       	sbci	r31, 0xD7	; 215
    da6c:	80 81       	ld	r24, Z
    da6e:	91 81       	ldd	r25, Z+1	; 0x01
    da70:	89 2b       	or	r24, r25
    da72:	09 f5       	brne	.+66     	; 0xdab6 <udi_cdc_tx_send+0xaa>
    da74:	80 91 8a 28 	lds	r24, 0x288A	; 0x80288a <sof_zlp_counter.5059>
    da78:	90 91 8b 28 	lds	r25, 0x288B	; 0x80288b <sof_zlp_counter.5059+0x1>
    da7c:	01 96       	adiw	r24, 0x01	; 1
    da7e:	80 93 8a 28 	sts	0x288A, r24	; 0x80288a <sof_zlp_counter.5059>
    da82:	90 93 8b 28 	sts	0x288B, r25	; 0x80288b <sof_zlp_counter.5059+0x1>
    da86:	0e 94 f7 56 	call	0xadee	; 0xadee <udd_is_high_speed>
    da8a:	81 11       	cpse	r24, r1
    da8c:	07 c0       	rjmp	.+14     	; 0xda9c <udi_cdc_tx_send+0x90>
    da8e:	80 91 8a 28 	lds	r24, 0x288A	; 0x80288a <sof_zlp_counter.5059>
    da92:	90 91 8b 28 	lds	r25, 0x288B	; 0x80288b <sof_zlp_counter.5059+0x1>
    da96:	84 36       	cpi	r24, 0x64	; 100
    da98:	91 05       	cpc	r25, r1
    da9a:	58 f0       	brcs	.+22     	; 0xdab2 <udi_cdc_tx_send+0xa6>
    da9c:	0e 94 f7 56 	call	0xadee	; 0xadee <udd_is_high_speed>
    daa0:	88 23       	and	r24, r24
    daa2:	49 f0       	breq	.+18     	; 0xdab6 <udi_cdc_tx_send+0xaa>
    daa4:	80 91 8a 28 	lds	r24, 0x288A	; 0x80288a <sof_zlp_counter.5059>
    daa8:	90 91 8b 28 	lds	r25, 0x288B	; 0x80288b <sof_zlp_counter.5059+0x1>
    daac:	80 32       	cpi	r24, 0x20	; 32
    daae:	93 40       	sbci	r25, 0x03	; 3
    dab0:	10 f4       	brcc	.+4      	; 0xdab6 <udi_cdc_tx_send+0xaa>
    dab2:	1f bf       	out	0x3f, r17	; 63
    dab4:	56 c0       	rjmp	.+172    	; 0xdb62 <udi_cdc_tx_send+0x156>
    dab6:	10 92 8a 28 	sts	0x288A, r1	; 0x80288a <sof_zlp_counter.5059>
    daba:	10 92 8b 28 	sts	0x288B, r1	; 0x80288b <sof_zlp_counter.5059+0x1>
    dabe:	80 91 8c 28 	lds	r24, 0x288C	; 0x80288c <udi_cdc_tx_both_buf_to_send>
    dac2:	81 11       	cpse	r24, r1
    dac4:	06 c0       	rjmp	.+12     	; 0xdad2 <udi_cdc_tx_send+0xc6>
    dac6:	81 e0       	ldi	r24, 0x01	; 1
    dac8:	01 11       	cpse	r16, r1
    daca:	80 e0       	ldi	r24, 0x00	; 0
    dacc:	80 93 90 28 	sts	0x2890, r24	; 0x802890 <udi_cdc_tx_buf_sel>
    dad0:	04 c0       	rjmp	.+8      	; 0xdada <udi_cdc_tx_send+0xce>
    dad2:	81 e0       	ldi	r24, 0x01	; 1
    dad4:	01 11       	cpse	r16, r1
    dad6:	80 e0       	ldi	r24, 0x00	; 0
    dad8:	08 2f       	mov	r16, r24
    dada:	81 e0       	ldi	r24, 0x01	; 1
    dadc:	80 93 8d 28 	sts	0x288D, r24	; 0x80288d <udi_cdc_tx_trans_ongoing>
    dae0:	1f bf       	out	0x3f, r17	; 63
    dae2:	10 e0       	ldi	r17, 0x00	; 0
    dae4:	f8 01       	movw	r30, r16
    dae6:	ee 0f       	add	r30, r30
    dae8:	ff 1f       	adc	r31, r31
    daea:	ef 56       	subi	r30, 0x6F	; 111
    daec:	f7 4d       	sbci	r31, 0xD7	; 215
    daee:	80 81       	ld	r24, Z
    daf0:	91 81       	ldd	r25, Z+1	; 0x01
    daf2:	ff 24       	eor	r15, r15
    daf4:	f3 94       	inc	r15
    daf6:	80 34       	cpi	r24, 0x40	; 64
    daf8:	21 e0       	ldi	r18, 0x01	; 1
    dafa:	92 07       	cpc	r25, r18
    dafc:	09 f4       	brne	.+2      	; 0xdb00 <udi_cdc_tx_send+0xf4>
    dafe:	f1 2c       	mov	r15, r1
    db00:	80 34       	cpi	r24, 0x40	; 64
    db02:	91 40       	sbci	r25, 0x01	; 1
    db04:	91 f0       	breq	.+36     	; 0xdb2a <udi_cdc_tx_send+0x11e>
    db06:	0e 94 f7 56 	call	0xadee	; 0xadee <udd_is_high_speed>
    db0a:	88 23       	and	r24, r24
    db0c:	39 f0       	breq	.+14     	; 0xdb1c <udi_cdc_tx_send+0x110>
    db0e:	0e 94 04 57 	call	0xae08	; 0xae08 <udd_get_micro_frame_number>
    db12:	80 93 8e 28 	sts	0x288E, r24	; 0x80288e <udi_cdc_tx_sof_num>
    db16:	90 93 8f 28 	sts	0x288F, r25	; 0x80288f <udi_cdc_tx_sof_num+0x1>
    db1a:	0b c0       	rjmp	.+22     	; 0xdb32 <udi_cdc_tx_send+0x126>
    db1c:	0e 94 ff 56 	call	0xadfe	; 0xadfe <udd_get_frame_number>
    db20:	80 93 8e 28 	sts	0x288E, r24	; 0x80288e <udi_cdc_tx_sof_num>
    db24:	90 93 8f 28 	sts	0x288F, r25	; 0x80288f <udi_cdc_tx_sof_num+0x1>
    db28:	04 c0       	rjmp	.+8      	; 0xdb32 <udi_cdc_tx_send+0x126>
    db2a:	10 92 8e 28 	sts	0x288E, r1	; 0x80288e <udi_cdc_tx_sof_num>
    db2e:	10 92 8f 28 	sts	0x288F, r1	; 0x80288f <udi_cdc_tx_sof_num+0x1>
    db32:	f8 01       	movw	r30, r16
    db34:	ee 0f       	add	r30, r30
    db36:	ff 1f       	adc	r31, r31
    db38:	ef 56       	subi	r30, 0x6F	; 111
    db3a:	f7 4d       	sbci	r31, 0xD7	; 215
    db3c:	20 81       	ld	r18, Z
    db3e:	31 81       	ldd	r19, Z+1	; 0x01
    db40:	80 e4       	ldi	r24, 0x40	; 64
    db42:	91 e0       	ldi	r25, 0x01	; 1
    db44:	08 9f       	mul	r16, r24
    db46:	a0 01       	movw	r20, r0
    db48:	09 9f       	mul	r16, r25
    db4a:	50 0d       	add	r21, r0
    db4c:	18 9f       	mul	r17, r24
    db4e:	50 0d       	add	r21, r0
    db50:	11 24       	eor	r1, r1
    db52:	4a 56       	subi	r20, 0x6A	; 106
    db54:	57 4d       	sbci	r21, 0xD7	; 215
    db56:	0b eb       	ldi	r16, 0xBB	; 187
    db58:	1d e6       	ldi	r17, 0x6D	; 109
    db5a:	6f 2d       	mov	r22, r15
    db5c:	81 e8       	ldi	r24, 0x81	; 129
    db5e:	0e 94 e8 57 	call	0xafd0	; 0xafd0 <udd_ep_run>
    db62:	0f 90       	pop	r0
    db64:	df 91       	pop	r29
    db66:	cf 91       	pop	r28
    db68:	1f 91       	pop	r17
    db6a:	0f 91       	pop	r16
    db6c:	ff 90       	pop	r15
    db6e:	08 95       	ret

0000db70 <udi_cdc_data_sof_notify>:
    db70:	80 e0       	ldi	r24, 0x00	; 0
    db72:	4c cf       	rjmp	.-360    	; 0xda0c <udi_cdc_tx_send>
    db74:	08 95       	ret

0000db76 <udi_cdc_data_sent>:
    db76:	81 11       	cpse	r24, r1
    db78:	1a c0       	rjmp	.+52     	; 0xdbae <udi_cdc_data_sent+0x38>
    db7a:	20 91 90 28 	lds	r18, 0x2890	; 0x802890 <udi_cdc_tx_buf_sel>
    db7e:	81 e0       	ldi	r24, 0x01	; 1
    db80:	90 e0       	ldi	r25, 0x00	; 0
    db82:	22 23       	and	r18, r18
    db84:	11 f0       	breq	.+4      	; 0xdb8a <udi_cdc_data_sent+0x14>
    db86:	80 e0       	ldi	r24, 0x00	; 0
    db88:	90 e0       	ldi	r25, 0x00	; 0
    db8a:	88 0f       	add	r24, r24
    db8c:	99 1f       	adc	r25, r25
    db8e:	fc 01       	movw	r30, r24
    db90:	ef 56       	subi	r30, 0x6F	; 111
    db92:	f7 4d       	sbci	r31, 0xD7	; 215
    db94:	10 82       	st	Z, r1
    db96:	11 82       	std	Z+1, r1	; 0x01
    db98:	10 92 8c 28 	sts	0x288C, r1	; 0x80288c <udi_cdc_tx_both_buf_to_send>
    db9c:	10 92 8d 28 	sts	0x288D, r1	; 0x80288d <udi_cdc_tx_trans_ongoing>
    dba0:	67 2b       	or	r22, r23
    dba2:	19 f0       	breq	.+6      	; 0xdbaa <udi_cdc_data_sent+0x34>
    dba4:	80 e0       	ldi	r24, 0x00	; 0
    dba6:	0e 94 d2 20 	call	0x41a4	; 0x41a4 <usb_callback_tx_empty_notify>
    dbaa:	80 e0       	ldi	r24, 0x00	; 0
    dbac:	2f cf       	rjmp	.-418    	; 0xda0c <udi_cdc_tx_send>
    dbae:	08 95       	ret

0000dbb0 <udi_cdc_data_disable>:
    dbb0:	80 91 9f 2d 	lds	r24, 0x2D9F	; 0x802d9f <udi_cdc_nb_data_enabled>
    dbb4:	81 50       	subi	r24, 0x01	; 1
    dbb6:	80 93 9f 2d 	sts	0x2D9F, r24	; 0x802d9f <udi_cdc_nb_data_enabled>
    dbba:	80 91 9f 2d 	lds	r24, 0x2D9F	; 0x802d9f <udi_cdc_nb_data_enabled>
    dbbe:	0e 94 c8 20 	call	0x4190	; 0x4190 <usb_callback_cdc_disable>
    dbc2:	10 92 9e 2d 	sts	0x2D9E, r1	; 0x802d9e <udi_cdc_data_running>
    dbc6:	08 95       	ret

0000dbc8 <udi_cdc_comm_setup>:
    dbc8:	cf 93       	push	r28
    dbca:	df 93       	push	r29
    dbcc:	80 91 d1 2d 	lds	r24, 0x2DD1	; 0x802dd1 <udd_g_ctrlreq>
    dbd0:	88 23       	and	r24, r24
    dbd2:	e4 f4       	brge	.+56     	; 0xdc0c <udi_cdc_comm_setup+0x44>
    dbd4:	80 76       	andi	r24, 0x60	; 96
    dbd6:	80 32       	cpi	r24, 0x20	; 32
    dbd8:	09 f0       	breq	.+2      	; 0xdbdc <udi_cdc_comm_setup+0x14>
    dbda:	49 c0       	rjmp	.+146    	; 0xdc6e <udi_cdc_comm_setup+0xa6>
    dbdc:	80 91 d2 2d 	lds	r24, 0x2DD2	; 0x802dd2 <udd_g_ctrlreq+0x1>
    dbe0:	81 32       	cpi	r24, 0x21	; 33
    dbe2:	09 f0       	breq	.+2      	; 0xdbe6 <udi_cdc_comm_setup+0x1e>
    dbe4:	46 c0       	rjmp	.+140    	; 0xdc72 <udi_cdc_comm_setup+0xaa>
    dbe6:	80 91 d7 2d 	lds	r24, 0x2DD7	; 0x802dd7 <udd_g_ctrlreq+0x6>
    dbea:	90 91 d8 2d 	lds	r25, 0x2DD8	; 0x802dd8 <udd_g_ctrlreq+0x7>
    dbee:	07 97       	sbiw	r24, 0x07	; 7
    dbf0:	09 f0       	breq	.+2      	; 0xdbf4 <udi_cdc_comm_setup+0x2c>
    dbf2:	41 c0       	rjmp	.+130    	; 0xdc76 <udi_cdc_comm_setup+0xae>
    dbf4:	e1 ed       	ldi	r30, 0xD1	; 209
    dbf6:	fd e2       	ldi	r31, 0x2D	; 45
    dbf8:	8e ea       	ldi	r24, 0xAE	; 174
    dbfa:	9d e2       	ldi	r25, 0x2D	; 45
    dbfc:	80 87       	std	Z+8, r24	; 0x08
    dbfe:	91 87       	std	Z+9, r25	; 0x09
    dc00:	87 e0       	ldi	r24, 0x07	; 7
    dc02:	90 e0       	ldi	r25, 0x00	; 0
    dc04:	82 87       	std	Z+10, r24	; 0x0a
    dc06:	93 87       	std	Z+11, r25	; 0x0b
    dc08:	81 e0       	ldi	r24, 0x01	; 1
    dc0a:	3c c0       	rjmp	.+120    	; 0xdc84 <udi_cdc_comm_setup+0xbc>
    dc0c:	80 76       	andi	r24, 0x60	; 96
    dc0e:	80 32       	cpi	r24, 0x20	; 32
    dc10:	a1 f5       	brne	.+104    	; 0xdc7a <udi_cdc_comm_setup+0xb2>
    dc12:	80 91 d2 2d 	lds	r24, 0x2DD2	; 0x802dd2 <udd_g_ctrlreq+0x1>
    dc16:	80 32       	cpi	r24, 0x20	; 32
    dc18:	19 f0       	breq	.+6      	; 0xdc20 <udi_cdc_comm_setup+0x58>
    dc1a:	82 32       	cpi	r24, 0x22	; 34
    dc1c:	b9 f0       	breq	.+46     	; 0xdc4c <udi_cdc_comm_setup+0x84>
    dc1e:	2f c0       	rjmp	.+94     	; 0xdc7e <udi_cdc_comm_setup+0xb6>
    dc20:	80 91 d7 2d 	lds	r24, 0x2DD7	; 0x802dd7 <udd_g_ctrlreq+0x6>
    dc24:	90 91 d8 2d 	lds	r25, 0x2DD8	; 0x802dd8 <udd_g_ctrlreq+0x7>
    dc28:	07 97       	sbiw	r24, 0x07	; 7
    dc2a:	59 f5       	brne	.+86     	; 0xdc82 <udi_cdc_comm_setup+0xba>
    dc2c:	e1 ed       	ldi	r30, 0xD1	; 209
    dc2e:	fd e2       	ldi	r31, 0x2D	; 45
    dc30:	8e ec       	ldi	r24, 0xCE	; 206
    dc32:	9c e6       	ldi	r25, 0x6C	; 108
    dc34:	84 87       	std	Z+12, r24	; 0x0c
    dc36:	95 87       	std	Z+13, r25	; 0x0d
    dc38:	8e ea       	ldi	r24, 0xAE	; 174
    dc3a:	9d e2       	ldi	r25, 0x2D	; 45
    dc3c:	80 87       	std	Z+8, r24	; 0x08
    dc3e:	91 87       	std	Z+9, r25	; 0x09
    dc40:	87 e0       	ldi	r24, 0x07	; 7
    dc42:	90 e0       	ldi	r25, 0x00	; 0
    dc44:	82 87       	std	Z+10, r24	; 0x0a
    dc46:	93 87       	std	Z+11, r25	; 0x0b
    dc48:	81 e0       	ldi	r24, 0x01	; 1
    dc4a:	1c c0       	rjmp	.+56     	; 0xdc84 <udi_cdc_comm_setup+0xbc>
    dc4c:	c1 ed       	ldi	r28, 0xD1	; 209
    dc4e:	dd e2       	ldi	r29, 0x2D	; 45
    dc50:	6a 81       	ldd	r22, Y+2	; 0x02
    dc52:	61 70       	andi	r22, 0x01	; 1
    dc54:	80 e0       	ldi	r24, 0x00	; 0
    dc56:	0e 94 cc 20 	call	0x4198	; 0x4198 <usb_callback_cdc_set_dtr>
    dc5a:	6a 81       	ldd	r22, Y+2	; 0x02
    dc5c:	7b 81       	ldd	r23, Y+3	; 0x03
    dc5e:	76 95       	lsr	r23
    dc60:	67 95       	ror	r22
    dc62:	61 70       	andi	r22, 0x01	; 1
    dc64:	80 e0       	ldi	r24, 0x00	; 0
    dc66:	0e 94 cd 20 	call	0x419a	; 0x419a <usb_callback_cdc_set_rts>
    dc6a:	81 e0       	ldi	r24, 0x01	; 1
    dc6c:	0b c0       	rjmp	.+22     	; 0xdc84 <udi_cdc_comm_setup+0xbc>
    dc6e:	80 e0       	ldi	r24, 0x00	; 0
    dc70:	09 c0       	rjmp	.+18     	; 0xdc84 <udi_cdc_comm_setup+0xbc>
    dc72:	80 e0       	ldi	r24, 0x00	; 0
    dc74:	07 c0       	rjmp	.+14     	; 0xdc84 <udi_cdc_comm_setup+0xbc>
    dc76:	80 e0       	ldi	r24, 0x00	; 0
    dc78:	05 c0       	rjmp	.+10     	; 0xdc84 <udi_cdc_comm_setup+0xbc>
    dc7a:	80 e0       	ldi	r24, 0x00	; 0
    dc7c:	03 c0       	rjmp	.+6      	; 0xdc84 <udi_cdc_comm_setup+0xbc>
    dc7e:	80 e0       	ldi	r24, 0x00	; 0
    dc80:	01 c0       	rjmp	.+2      	; 0xdc84 <udi_cdc_comm_setup+0xbc>
    dc82:	80 e0       	ldi	r24, 0x00	; 0
    dc84:	df 91       	pop	r29
    dc86:	cf 91       	pop	r28
    dc88:	08 95       	ret

0000dc8a <udi_cdc_multi_get_nb_received_data>:
    dc8a:	cf 93       	push	r28
    dc8c:	df 93       	push	r29
    dc8e:	1f 92       	push	r1
    dc90:	cd b7       	in	r28, 0x3d	; 61
    dc92:	de b7       	in	r29, 0x3e	; 62
    dc94:	8f b7       	in	r24, 0x3f	; 63
    dc96:	89 83       	std	Y+1, r24	; 0x01
    dc98:	f8 94       	cli
    dc9a:	49 81       	ldd	r20, Y+1	; 0x01
    dc9c:	20 91 17 2b 	lds	r18, 0x2B17	; 0x802b17 <udi_cdc_rx_pos>
    dca0:	30 91 18 2b 	lds	r19, 0x2B18	; 0x802b18 <udi_cdc_rx_pos+0x1>
    dca4:	e0 91 19 2b 	lds	r30, 0x2B19	; 0x802b19 <udi_cdc_rx_buf_sel>
    dca8:	f0 e0       	ldi	r31, 0x00	; 0
    dcaa:	ee 0f       	add	r30, r30
    dcac:	ff 1f       	adc	r31, r31
    dcae:	e6 5e       	subi	r30, 0xE6	; 230
    dcb0:	f4 4d       	sbci	r31, 0xD4	; 212
    dcb2:	80 81       	ld	r24, Z
    dcb4:	91 81       	ldd	r25, Z+1	; 0x01
    dcb6:	4f bf       	out	0x3f, r20	; 63
    dcb8:	82 1b       	sub	r24, r18
    dcba:	93 0b       	sbc	r25, r19
    dcbc:	0f 90       	pop	r0
    dcbe:	df 91       	pop	r29
    dcc0:	cf 91       	pop	r28
    dcc2:	08 95       	ret

0000dcc4 <udi_cdc_get_nb_received_data>:
    dcc4:	80 e0       	ldi	r24, 0x00	; 0
    dcc6:	e1 cf       	rjmp	.-62     	; 0xdc8a <udi_cdc_multi_get_nb_received_data>
    dcc8:	08 95       	ret

0000dcca <udi_cdc_multi_is_rx_ready>:
    dcca:	df df       	rcall	.-66     	; 0xdc8a <udi_cdc_multi_get_nb_received_data>
    dccc:	21 e0       	ldi	r18, 0x01	; 1
    dcce:	89 2b       	or	r24, r25
    dcd0:	09 f4       	brne	.+2      	; 0xdcd4 <udi_cdc_multi_is_rx_ready+0xa>
    dcd2:	20 e0       	ldi	r18, 0x00	; 0
    dcd4:	82 2f       	mov	r24, r18
    dcd6:	08 95       	ret

0000dcd8 <udi_cdc_rx_start>:
    dcd8:	0f 93       	push	r16
    dcda:	1f 93       	push	r17
    dcdc:	cf 93       	push	r28
    dcde:	df 93       	push	r29
    dce0:	1f 92       	push	r1
    dce2:	cd b7       	in	r28, 0x3d	; 61
    dce4:	de b7       	in	r29, 0x3e	; 62
    dce6:	8f b7       	in	r24, 0x3f	; 63
    dce8:	89 83       	std	Y+1, r24	; 0x01
    dcea:	f8 94       	cli
    dcec:	99 81       	ldd	r25, Y+1	; 0x01
    dcee:	20 91 19 2b 	lds	r18, 0x2B19	; 0x802b19 <udi_cdc_rx_buf_sel>
    dcf2:	80 91 16 2b 	lds	r24, 0x2B16	; 0x802b16 <udi_cdc_rx_trans_ongoing>
    dcf6:	81 11       	cpse	r24, r1
    dcf8:	10 c0       	rjmp	.+32     	; 0xdd1a <udi_cdc_rx_start+0x42>
    dcfa:	60 91 17 2b 	lds	r22, 0x2B17	; 0x802b17 <udi_cdc_rx_pos>
    dcfe:	70 91 18 2b 	lds	r23, 0x2B18	; 0x802b18 <udi_cdc_rx_pos+0x1>
    dd02:	02 2f       	mov	r16, r18
    dd04:	10 e0       	ldi	r17, 0x00	; 0
    dd06:	f8 01       	movw	r30, r16
    dd08:	ee 0f       	add	r30, r30
    dd0a:	ff 1f       	adc	r31, r31
    dd0c:	e6 5e       	subi	r30, 0xE6	; 230
    dd0e:	f4 4d       	sbci	r31, 0xD4	; 212
    dd10:	40 81       	ld	r20, Z
    dd12:	51 81       	ldd	r21, Z+1	; 0x01
    dd14:	64 17       	cp	r22, r20
    dd16:	75 07       	cpc	r23, r21
    dd18:	18 f4       	brcc	.+6      	; 0xdd20 <udi_cdc_rx_start+0x48>
    dd1a:	9f bf       	out	0x3f, r25	; 63
    dd1c:	80 e0       	ldi	r24, 0x00	; 0
    dd1e:	27 c0       	rjmp	.+78     	; 0xdd6e <udi_cdc_rx_start+0x96>
    dd20:	10 92 17 2b 	sts	0x2B17, r1	; 0x802b17 <udi_cdc_rx_pos>
    dd24:	10 92 18 2b 	sts	0x2B18, r1	; 0x802b18 <udi_cdc_rx_pos+0x1>
    dd28:	81 e0       	ldi	r24, 0x01	; 1
    dd2a:	21 11       	cpse	r18, r1
    dd2c:	80 e0       	ldi	r24, 0x00	; 0
    dd2e:	80 93 19 2b 	sts	0x2B19, r24	; 0x802b19 <udi_cdc_rx_buf_sel>
    dd32:	81 e0       	ldi	r24, 0x01	; 1
    dd34:	80 93 16 2b 	sts	0x2B16, r24	; 0x802b16 <udi_cdc_rx_trans_ongoing>
    dd38:	9f bf       	out	0x3f, r25	; 63
    dd3a:	80 e0       	ldi	r24, 0x00	; 0
    dd3c:	c6 df       	rcall	.-116    	; 0xdcca <udi_cdc_multi_is_rx_ready>
    dd3e:	88 23       	and	r24, r24
    dd40:	19 f0       	breq	.+6      	; 0xdd48 <udi_cdc_rx_start+0x70>
    dd42:	80 e0       	ldi	r24, 0x00	; 0
    dd44:	0e 94 ce 20 	call	0x419c	; 0x419c <usb_callback_rx_notify>
    dd48:	80 e4       	ldi	r24, 0x40	; 64
    dd4a:	91 e0       	ldi	r25, 0x01	; 1
    dd4c:	08 9f       	mul	r16, r24
    dd4e:	a0 01       	movw	r20, r0
    dd50:	09 9f       	mul	r16, r25
    dd52:	50 0d       	add	r21, r0
    dd54:	18 9f       	mul	r17, r24
    dd56:	50 0d       	add	r21, r0
    dd58:	11 24       	eor	r1, r1
    dd5a:	42 5e       	subi	r20, 0xE2	; 226
    dd5c:	54 4d       	sbci	r21, 0xD4	; 212
    dd5e:	0f ee       	ldi	r16, 0xEF	; 239
    dd60:	1e e6       	ldi	r17, 0x6E	; 110
    dd62:	20 e4       	ldi	r18, 0x40	; 64
    dd64:	31 e0       	ldi	r19, 0x01	; 1
    dd66:	61 e0       	ldi	r22, 0x01	; 1
    dd68:	82 e0       	ldi	r24, 0x02	; 2
    dd6a:	0e 94 e8 57 	call	0xafd0	; 0xafd0 <udd_ep_run>
    dd6e:	0f 90       	pop	r0
    dd70:	df 91       	pop	r29
    dd72:	cf 91       	pop	r28
    dd74:	1f 91       	pop	r17
    dd76:	0f 91       	pop	r16
    dd78:	08 95       	ret

0000dd7a <udi_cdc_data_enable>:
    dd7a:	10 92 9f 2d 	sts	0x2D9F, r1	; 0x802d9f <udi_cdc_nb_data_enabled>
    dd7e:	10 92 8d 28 	sts	0x288D, r1	; 0x80288d <udi_cdc_tx_trans_ongoing>
    dd82:	10 92 8c 28 	sts	0x288C, r1	; 0x80288c <udi_cdc_tx_both_buf_to_send>
    dd86:	10 92 90 28 	sts	0x2890, r1	; 0x802890 <udi_cdc_tx_buf_sel>
    dd8a:	e1 e9       	ldi	r30, 0x91	; 145
    dd8c:	f8 e2       	ldi	r31, 0x28	; 40
    dd8e:	10 82       	st	Z, r1
    dd90:	11 82       	std	Z+1, r1	; 0x01
    dd92:	12 82       	std	Z+2, r1	; 0x02
    dd94:	13 82       	std	Z+3, r1	; 0x03
    dd96:	10 92 8e 28 	sts	0x288E, r1	; 0x80288e <udi_cdc_tx_sof_num>
    dd9a:	10 92 8f 28 	sts	0x288F, r1	; 0x80288f <udi_cdc_tx_sof_num+0x1>
    dd9e:	80 e0       	ldi	r24, 0x00	; 0
    dda0:	35 de       	rcall	.-918    	; 0xda0c <udi_cdc_tx_send>
    dda2:	10 92 16 2b 	sts	0x2B16, r1	; 0x802b16 <udi_cdc_rx_trans_ongoing>
    dda6:	10 92 19 2b 	sts	0x2B19, r1	; 0x802b19 <udi_cdc_rx_buf_sel>
    ddaa:	ea e1       	ldi	r30, 0x1A	; 26
    ddac:	fb e2       	ldi	r31, 0x2B	; 43
    ddae:	10 82       	st	Z, r1
    ddb0:	11 82       	std	Z+1, r1	; 0x01
    ddb2:	12 82       	std	Z+2, r1	; 0x02
    ddb4:	13 82       	std	Z+3, r1	; 0x03
    ddb6:	10 92 17 2b 	sts	0x2B17, r1	; 0x802b17 <udi_cdc_rx_pos>
    ddba:	10 92 18 2b 	sts	0x2B18, r1	; 0x802b18 <udi_cdc_rx_pos+0x1>
    ddbe:	80 e0       	ldi	r24, 0x00	; 0
    ddc0:	8b df       	rcall	.-234    	; 0xdcd8 <udi_cdc_rx_start>
    ddc2:	88 23       	and	r24, r24
    ddc4:	59 f0       	breq	.+22     	; 0xdddc <udi_cdc_data_enable+0x62>
    ddc6:	90 91 9f 2d 	lds	r25, 0x2D9F	; 0x802d9f <udi_cdc_nb_data_enabled>
    ddca:	9f 5f       	subi	r25, 0xFF	; 255
    ddcc:	90 93 9f 2d 	sts	0x2D9F, r25	; 0x802d9f <udi_cdc_nb_data_enabled>
    ddd0:	90 91 9f 2d 	lds	r25, 0x2D9F	; 0x802d9f <udi_cdc_nb_data_enabled>
    ddd4:	91 30       	cpi	r25, 0x01	; 1
    ddd6:	11 f4       	brne	.+4      	; 0xdddc <udi_cdc_data_enable+0x62>
    ddd8:	90 93 9e 2d 	sts	0x2D9E, r25	; 0x802d9e <udi_cdc_data_running>
    dddc:	08 95       	ret

0000ddde <udi_cdc_data_received>:
    ddde:	0f 93       	push	r16
    dde0:	1f 93       	push	r17
    dde2:	81 11       	cpse	r24, r1
    dde4:	26 c0       	rjmp	.+76     	; 0xde32 <udi_cdc_data_received+0x54>
    dde6:	80 91 19 2b 	lds	r24, 0x2B19	; 0x802b19 <udi_cdc_rx_buf_sel>
    ddea:	e1 e0       	ldi	r30, 0x01	; 1
    ddec:	81 11       	cpse	r24, r1
    ddee:	e0 e0       	ldi	r30, 0x00	; 0
    ddf0:	84 2f       	mov	r24, r20
    ddf2:	61 15       	cp	r22, r1
    ddf4:	71 05       	cpc	r23, r1
    ddf6:	91 f4       	brne	.+36     	; 0xde1c <udi_cdc_data_received+0x3e>
    ddf8:	f0 e0       	ldi	r31, 0x00	; 0
    ddfa:	20 e4       	ldi	r18, 0x40	; 64
    ddfc:	31 e0       	ldi	r19, 0x01	; 1
    ddfe:	e2 9f       	mul	r30, r18
    de00:	a0 01       	movw	r20, r0
    de02:	e3 9f       	mul	r30, r19
    de04:	50 0d       	add	r21, r0
    de06:	f2 9f       	mul	r31, r18
    de08:	50 0d       	add	r21, r0
    de0a:	11 24       	eor	r1, r1
    de0c:	42 5e       	subi	r20, 0xE2	; 226
    de0e:	54 4d       	sbci	r21, 0xD4	; 212
    de10:	0f ee       	ldi	r16, 0xEF	; 239
    de12:	1e e6       	ldi	r17, 0x6E	; 110
    de14:	61 e0       	ldi	r22, 0x01	; 1
    de16:	0e 94 e8 57 	call	0xafd0	; 0xafd0 <udd_ep_run>
    de1a:	0b c0       	rjmp	.+22     	; 0xde32 <udi_cdc_data_received+0x54>
    de1c:	f0 e0       	ldi	r31, 0x00	; 0
    de1e:	ee 0f       	add	r30, r30
    de20:	ff 1f       	adc	r31, r31
    de22:	e6 5e       	subi	r30, 0xE6	; 230
    de24:	f4 4d       	sbci	r31, 0xD4	; 212
    de26:	60 83       	st	Z, r22
    de28:	71 83       	std	Z+1, r23	; 0x01
    de2a:	10 92 16 2b 	sts	0x2B16, r1	; 0x802b16 <udi_cdc_rx_trans_ongoing>
    de2e:	80 e0       	ldi	r24, 0x00	; 0
    de30:	53 df       	rcall	.-346    	; 0xdcd8 <udi_cdc_rx_start>
    de32:	1f 91       	pop	r17
    de34:	0f 91       	pop	r16
    de36:	08 95       	ret

0000de38 <udi_cdc_multi_getc>:
    de38:	cf 92       	push	r12
    de3a:	df 92       	push	r13
    de3c:	ff 92       	push	r15
    de3e:	0f 93       	push	r16
    de40:	1f 93       	push	r17
    de42:	cf 93       	push	r28
    de44:	df 93       	push	r29
    de46:	1f 92       	push	r1
    de48:	cd b7       	in	r28, 0x3d	; 61
    de4a:	de b7       	in	r29, 0x3e	; 62
    de4c:	ff 24       	eor	r15, r15
    de4e:	f3 94       	inc	r15
    de50:	80 91 b4 2d 	lds	r24, 0x2DB4	; 0x802db4 <udi_cdc_line_coding+0x6>
    de54:	89 30       	cpi	r24, 0x09	; 9
    de56:	09 f0       	breq	.+2      	; 0xde5a <udi_cdc_multi_getc+0x22>
    de58:	f1 2c       	mov	r15, r1
    de5a:	a0 e0       	ldi	r26, 0x00	; 0
    de5c:	b0 e0       	ldi	r27, 0x00	; 0
    de5e:	00 e4       	ldi	r16, 0x40	; 64
    de60:	11 e0       	ldi	r17, 0x01	; 1
    de62:	8f b7       	in	r24, 0x3f	; 63
    de64:	89 83       	std	Y+1, r24	; 0x01
    de66:	f8 94       	cli
    de68:	69 81       	ldd	r22, Y+1	; 0x01
    de6a:	20 91 17 2b 	lds	r18, 0x2B17	; 0x802b17 <udi_cdc_rx_pos>
    de6e:	30 91 18 2b 	lds	r19, 0x2B18	; 0x802b18 <udi_cdc_rx_pos+0x1>
    de72:	80 91 19 2b 	lds	r24, 0x2B19	; 0x802b19 <udi_cdc_rx_buf_sel>
    de76:	90 e0       	ldi	r25, 0x00	; 0
    de78:	fc 01       	movw	r30, r24
    de7a:	ee 0f       	add	r30, r30
    de7c:	ff 1f       	adc	r31, r31
    de7e:	e6 5e       	subi	r30, 0xE6	; 230
    de80:	f4 4d       	sbci	r31, 0xD4	; 212
    de82:	40 81       	ld	r20, Z
    de84:	51 81       	ldd	r21, Z+1	; 0x01
    de86:	6f bf       	out	0x3f, r22	; 63
    de88:	24 17       	cp	r18, r20
    de8a:	35 07       	cpc	r19, r21
    de8c:	30 f0       	brcs	.+12     	; 0xde9a <udi_cdc_multi_getc+0x62>
    de8e:	80 91 9e 2d 	lds	r24, 0x2D9E	; 0x802d9e <udi_cdc_data_running>
    de92:	81 11       	cpse	r24, r1
    de94:	e6 cf       	rjmp	.-52     	; 0xde62 <udi_cdc_multi_getc+0x2a>
    de96:	90 e0       	ldi	r25, 0x00	; 0
    de98:	1e c0       	rjmp	.+60     	; 0xded6 <udi_cdc_multi_getc+0x9e>
    de9a:	80 9f       	mul	r24, r16
    de9c:	f0 01       	movw	r30, r0
    de9e:	81 9f       	mul	r24, r17
    dea0:	f0 0d       	add	r31, r0
    dea2:	90 9f       	mul	r25, r16
    dea4:	f0 0d       	add	r31, r0
    dea6:	11 24       	eor	r1, r1
    dea8:	e2 5e       	subi	r30, 0xE2	; 226
    deaa:	f4 4d       	sbci	r31, 0xD4	; 212
    deac:	e2 0f       	add	r30, r18
    deae:	f3 1f       	adc	r31, r19
    deb0:	80 81       	ld	r24, Z
    deb2:	6d 01       	movw	r12, r26
    deb4:	c8 2a       	or	r12, r24
    deb6:	2f 5f       	subi	r18, 0xFF	; 255
    deb8:	3f 4f       	sbci	r19, 0xFF	; 255
    deba:	20 93 17 2b 	sts	0x2B17, r18	; 0x802b17 <udi_cdc_rx_pos>
    debe:	30 93 18 2b 	sts	0x2B18, r19	; 0x802b18 <udi_cdc_rx_pos+0x1>
    dec2:	80 e0       	ldi	r24, 0x00	; 0
    dec4:	09 df       	rcall	.-494    	; 0xdcd8 <udi_cdc_rx_start>
    dec6:	ff 20       	and	r15, r15
    dec8:	21 f0       	breq	.+8      	; 0xded2 <udi_cdc_multi_getc+0x9a>
    deca:	bc 2d       	mov	r27, r12
    decc:	aa 27       	eor	r26, r26
    dece:	f1 2c       	mov	r15, r1
    ded0:	c8 cf       	rjmp	.-112    	; 0xde62 <udi_cdc_multi_getc+0x2a>
    ded2:	8c 2d       	mov	r24, r12
    ded4:	9d 2d       	mov	r25, r13
    ded6:	0f 90       	pop	r0
    ded8:	df 91       	pop	r29
    deda:	cf 91       	pop	r28
    dedc:	1f 91       	pop	r17
    dede:	0f 91       	pop	r16
    dee0:	ff 90       	pop	r15
    dee2:	df 90       	pop	r13
    dee4:	cf 90       	pop	r12
    dee6:	08 95       	ret

0000dee8 <udi_cdc_getc>:
    dee8:	80 e0       	ldi	r24, 0x00	; 0
    deea:	a6 cf       	rjmp	.-180    	; 0xde38 <udi_cdc_multi_getc>
    deec:	08 95       	ret

0000deee <udi_cdc_read_no_polling>:
    deee:	ef 92       	push	r14
    def0:	ff 92       	push	r15
    def2:	0f 93       	push	r16
    def4:	1f 93       	push	r17
    def6:	cf 93       	push	r28
    def8:	df 93       	push	r29
    defa:	1f 92       	push	r1
    defc:	1f 92       	push	r1
    defe:	cd b7       	in	r28, 0x3d	; 61
    df00:	de b7       	in	r29, 0x3e	; 62
    df02:	dc 01       	movw	r26, r24
    df04:	90 91 9e 2d 	lds	r25, 0x2D9E	; 0x802d9e <udi_cdc_data_running>
    df08:	99 23       	and	r25, r25
    df0a:	09 f4       	brne	.+2      	; 0xdf0e <udi_cdc_read_no_polling+0x20>
    df0c:	43 c0       	rjmp	.+134    	; 0xdf94 <udi_cdc_read_no_polling+0xa6>
    df0e:	8f b7       	in	r24, 0x3f	; 63
    df10:	89 83       	std	Y+1, r24	; 0x01
    df12:	f8 94       	cli
    df14:	89 81       	ldd	r24, Y+1	; 0x01
    df16:	40 91 17 2b 	lds	r20, 0x2B17	; 0x802b17 <udi_cdc_rx_pos>
    df1a:	50 91 18 2b 	lds	r21, 0x2B18	; 0x802b18 <udi_cdc_rx_pos+0x1>
    df1e:	20 91 19 2b 	lds	r18, 0x2B19	; 0x802b19 <udi_cdc_rx_buf_sel>
    df22:	30 e0       	ldi	r19, 0x00	; 0
    df24:	f9 01       	movw	r30, r18
    df26:	ee 0f       	add	r30, r30
    df28:	ff 1f       	adc	r31, r31
    df2a:	e6 5e       	subi	r30, 0xE6	; 230
    df2c:	f4 4d       	sbci	r31, 0xD4	; 212
    df2e:	e0 80       	ld	r14, Z
    df30:	f1 80       	ldd	r15, Z+1	; 0x01
    df32:	e4 1a       	sub	r14, r20
    df34:	f5 0a       	sbc	r15, r21
    df36:	8f bf       	out	0x3f, r24	; 63
    df38:	06 2f       	mov	r16, r22
    df3a:	17 2f       	mov	r17, r23
    df3c:	e0 16       	cp	r14, r16
    df3e:	f1 06       	cpc	r15, r17
    df40:	08 f4       	brcc	.+2      	; 0xdf44 <udi_cdc_read_no_polling+0x56>
    df42:	87 01       	movw	r16, r14
    df44:	01 15       	cp	r16, r1
    df46:	11 05       	cpc	r17, r1
    df48:	41 f1       	breq	.+80     	; 0xdf9a <udi_cdc_read_no_polling+0xac>
    df4a:	cd 01       	movw	r24, r26
    df4c:	e0 e4       	ldi	r30, 0x40	; 64
    df4e:	f1 e0       	ldi	r31, 0x01	; 1
    df50:	2e 9f       	mul	r18, r30
    df52:	b0 01       	movw	r22, r0
    df54:	2f 9f       	mul	r18, r31
    df56:	70 0d       	add	r23, r0
    df58:	3e 9f       	mul	r19, r30
    df5a:	70 0d       	add	r23, r0
    df5c:	11 24       	eor	r1, r1
    df5e:	64 0f       	add	r22, r20
    df60:	75 1f       	adc	r23, r21
    df62:	62 5e       	subi	r22, 0xE2	; 226
    df64:	74 4d       	sbci	r23, 0xD4	; 212
    df66:	a8 01       	movw	r20, r16
    df68:	0e 94 e4 7f 	call	0xffc8	; 0xffc8 <memcpy>
    df6c:	8f b7       	in	r24, 0x3f	; 63
    df6e:	8a 83       	std	Y+2, r24	; 0x02
    df70:	f8 94       	cli
    df72:	8a 81       	ldd	r24, Y+2	; 0x02
    df74:	20 91 17 2b 	lds	r18, 0x2B17	; 0x802b17 <udi_cdc_rx_pos>
    df78:	30 91 18 2b 	lds	r19, 0x2B18	; 0x802b18 <udi_cdc_rx_pos+0x1>
    df7c:	02 0f       	add	r16, r18
    df7e:	13 1f       	adc	r17, r19
    df80:	00 93 17 2b 	sts	0x2B17, r16	; 0x802b17 <udi_cdc_rx_pos>
    df84:	10 93 18 2b 	sts	0x2B18, r17	; 0x802b18 <udi_cdc_rx_pos+0x1>
    df88:	8f bf       	out	0x3f, r24	; 63
    df8a:	80 e0       	ldi	r24, 0x00	; 0
    df8c:	a5 de       	rcall	.-694    	; 0xdcd8 <udi_cdc_rx_start>
    df8e:	8e 2d       	mov	r24, r14
    df90:	9f 2d       	mov	r25, r15
    df92:	05 c0       	rjmp	.+10     	; 0xdf9e <udi_cdc_read_no_polling+0xb0>
    df94:	80 e0       	ldi	r24, 0x00	; 0
    df96:	90 e0       	ldi	r25, 0x00	; 0
    df98:	02 c0       	rjmp	.+4      	; 0xdf9e <udi_cdc_read_no_polling+0xb0>
    df9a:	8e 2d       	mov	r24, r14
    df9c:	9f 2d       	mov	r25, r15
    df9e:	0f 90       	pop	r0
    dfa0:	0f 90       	pop	r0
    dfa2:	df 91       	pop	r29
    dfa4:	cf 91       	pop	r28
    dfa6:	1f 91       	pop	r17
    dfa8:	0f 91       	pop	r16
    dfaa:	ff 90       	pop	r15
    dfac:	ef 90       	pop	r14
    dfae:	08 95       	ret

0000dfb0 <udi_cdc_multi_get_free_tx_buffer>:
    dfb0:	cf 93       	push	r28
    dfb2:	df 93       	push	r29
    dfb4:	1f 92       	push	r1
    dfb6:	cd b7       	in	r28, 0x3d	; 61
    dfb8:	de b7       	in	r29, 0x3e	; 62
    dfba:	8f b7       	in	r24, 0x3f	; 63
    dfbc:	89 83       	std	Y+1, r24	; 0x01
    dfbe:	f8 94       	cli
    dfc0:	99 81       	ldd	r25, Y+1	; 0x01
    dfc2:	80 91 90 28 	lds	r24, 0x2890	; 0x802890 <udi_cdc_tx_buf_sel>
    dfc6:	e8 2f       	mov	r30, r24
    dfc8:	f0 e0       	ldi	r31, 0x00	; 0
    dfca:	ee 0f       	add	r30, r30
    dfcc:	ff 1f       	adc	r31, r31
    dfce:	ef 56       	subi	r30, 0x6F	; 111
    dfd0:	f7 4d       	sbci	r31, 0xD7	; 215
    dfd2:	20 81       	ld	r18, Z
    dfd4:	31 81       	ldd	r19, Z+1	; 0x01
    dfd6:	20 34       	cpi	r18, 0x40	; 64
    dfd8:	41 e0       	ldi	r20, 0x01	; 1
    dfda:	34 07       	cpc	r19, r20
    dfdc:	89 f4       	brne	.+34     	; 0xe000 <udi_cdc_multi_get_free_tx_buffer+0x50>
    dfde:	40 91 8d 28 	lds	r20, 0x288D	; 0x80288d <udi_cdc_tx_trans_ongoing>
    dfe2:	41 11       	cpse	r20, r1
    dfe4:	0d c0       	rjmp	.+26     	; 0xe000 <udi_cdc_multi_get_free_tx_buffer+0x50>
    dfe6:	40 91 8c 28 	lds	r20, 0x288C	; 0x80288c <udi_cdc_tx_both_buf_to_send>
    dfea:	41 11       	cpse	r20, r1
    dfec:	09 c0       	rjmp	.+18     	; 0xe000 <udi_cdc_multi_get_free_tx_buffer+0x50>
    dfee:	21 e0       	ldi	r18, 0x01	; 1
    dff0:	20 93 8c 28 	sts	0x288C, r18	; 0x80288c <udi_cdc_tx_both_buf_to_send>
    dff4:	81 11       	cpse	r24, r1
    dff6:	20 e0       	ldi	r18, 0x00	; 0
    dff8:	20 93 90 28 	sts	0x2890, r18	; 0x802890 <udi_cdc_tx_buf_sel>
    dffc:	20 e0       	ldi	r18, 0x00	; 0
    dffe:	30 e0       	ldi	r19, 0x00	; 0
    e000:	9f bf       	out	0x3f, r25	; 63
    e002:	80 e4       	ldi	r24, 0x40	; 64
    e004:	91 e0       	ldi	r25, 0x01	; 1
    e006:	82 1b       	sub	r24, r18
    e008:	93 0b       	sbc	r25, r19
    e00a:	0f 90       	pop	r0
    e00c:	df 91       	pop	r29
    e00e:	cf 91       	pop	r28
    e010:	08 95       	ret

0000e012 <udi_cdc_multi_is_tx_ready>:
    e012:	ce df       	rcall	.-100    	; 0xdfb0 <udi_cdc_multi_get_free_tx_buffer>
    e014:	21 e0       	ldi	r18, 0x01	; 1
    e016:	89 2b       	or	r24, r25
    e018:	09 f4       	brne	.+2      	; 0xe01c <udi_cdc_multi_is_tx_ready+0xa>
    e01a:	20 e0       	ldi	r18, 0x00	; 0
    e01c:	82 2f       	mov	r24, r18
    e01e:	08 95       	ret

0000e020 <udi_cdc_is_tx_ready>:
    e020:	80 e0       	ldi	r24, 0x00	; 0
    e022:	f7 cf       	rjmp	.-18     	; 0xe012 <udi_cdc_multi_is_tx_ready>
    e024:	08 95       	ret

0000e026 <udi_cdc_multi_putc>:
    e026:	df 92       	push	r13
    e028:	ef 92       	push	r14
    e02a:	ff 92       	push	r15
    e02c:	0f 93       	push	r16
    e02e:	1f 93       	push	r17
    e030:	cf 93       	push	r28
    e032:	df 93       	push	r29
    e034:	1f 92       	push	r1
    e036:	cd b7       	in	r28, 0x3d	; 61
    e038:	de b7       	in	r29, 0x3e	; 62
    e03a:	d6 2e       	mov	r13, r22
    e03c:	f7 2e       	mov	r15, r23
    e03e:	ee 24       	eor	r14, r14
    e040:	e3 94       	inc	r14
    e042:	80 91 b4 2d 	lds	r24, 0x2DB4	; 0x802db4 <udi_cdc_line_coding+0x6>
    e046:	89 30       	cpi	r24, 0x09	; 9
    e048:	09 f0       	breq	.+2      	; 0xe04c <udi_cdc_multi_putc+0x26>
    e04a:	e1 2c       	mov	r14, r1
    e04c:	00 e4       	ldi	r16, 0x40	; 64
    e04e:	11 e0       	ldi	r17, 0x01	; 1
    e050:	80 e0       	ldi	r24, 0x00	; 0
    e052:	df df       	rcall	.-66     	; 0xe012 <udi_cdc_multi_is_tx_ready>
    e054:	81 11       	cpse	r24, r1
    e056:	07 c0       	rjmp	.+14     	; 0xe066 <udi_cdc_multi_putc+0x40>
    e058:	80 91 9e 2d 	lds	r24, 0x2D9E	; 0x802d9e <udi_cdc_data_running>
    e05c:	81 11       	cpse	r24, r1
    e05e:	f8 cf       	rjmp	.-16     	; 0xe050 <udi_cdc_multi_putc+0x2a>
    e060:	80 e0       	ldi	r24, 0x00	; 0
    e062:	90 e0       	ldi	r25, 0x00	; 0
    e064:	2b c0       	rjmp	.+86     	; 0xe0bc <udi_cdc_multi_putc+0x96>
    e066:	8f b7       	in	r24, 0x3f	; 63
    e068:	89 83       	std	Y+1, r24	; 0x01
    e06a:	f8 94       	cli
    e06c:	69 81       	ldd	r22, Y+1	; 0x01
    e06e:	20 91 90 28 	lds	r18, 0x2890	; 0x802890 <udi_cdc_tx_buf_sel>
    e072:	30 e0       	ldi	r19, 0x00	; 0
    e074:	f9 01       	movw	r30, r18
    e076:	ee 0f       	add	r30, r30
    e078:	ff 1f       	adc	r31, r31
    e07a:	ef 56       	subi	r30, 0x6F	; 111
    e07c:	f7 4d       	sbci	r31, 0xD7	; 215
    e07e:	80 81       	ld	r24, Z
    e080:	91 81       	ldd	r25, Z+1	; 0x01
    e082:	ac 01       	movw	r20, r24
    e084:	4f 5f       	subi	r20, 0xFF	; 255
    e086:	5f 4f       	sbci	r21, 0xFF	; 255
    e088:	40 83       	st	Z, r20
    e08a:	51 83       	std	Z+1, r21	; 0x01
    e08c:	20 9f       	mul	r18, r16
    e08e:	a0 01       	movw	r20, r0
    e090:	21 9f       	mul	r18, r17
    e092:	50 0d       	add	r21, r0
    e094:	30 9f       	mul	r19, r16
    e096:	50 0d       	add	r21, r0
    e098:	11 24       	eor	r1, r1
    e09a:	9a 01       	movw	r18, r20
    e09c:	2a 56       	subi	r18, 0x6A	; 106
    e09e:	37 4d       	sbci	r19, 0xD7	; 215
    e0a0:	f9 01       	movw	r30, r18
    e0a2:	e8 0f       	add	r30, r24
    e0a4:	f9 1f       	adc	r31, r25
    e0a6:	d0 82       	st	Z, r13
    e0a8:	6f bf       	out	0x3f, r22	; 63
    e0aa:	ee 20       	and	r14, r14
    e0ac:	29 f0       	breq	.+10     	; 0xe0b8 <udi_cdc_multi_putc+0x92>
    e0ae:	df 2c       	mov	r13, r15
    e0b0:	ff 0c       	add	r15, r15
    e0b2:	ff 08       	sbc	r15, r15
    e0b4:	e1 2c       	mov	r14, r1
    e0b6:	cc cf       	rjmp	.-104    	; 0xe050 <udi_cdc_multi_putc+0x2a>
    e0b8:	81 e0       	ldi	r24, 0x01	; 1
    e0ba:	90 e0       	ldi	r25, 0x00	; 0
    e0bc:	0f 90       	pop	r0
    e0be:	df 91       	pop	r29
    e0c0:	cf 91       	pop	r28
    e0c2:	1f 91       	pop	r17
    e0c4:	0f 91       	pop	r16
    e0c6:	ff 90       	pop	r15
    e0c8:	ef 90       	pop	r14
    e0ca:	df 90       	pop	r13
    e0cc:	08 95       	ret

0000e0ce <udi_cdc_putc>:
    e0ce:	bc 01       	movw	r22, r24
    e0d0:	80 e0       	ldi	r24, 0x00	; 0
    e0d2:	a9 cf       	rjmp	.-174    	; 0xe026 <udi_cdc_multi_putc>
    e0d4:	08 95       	ret

0000e0d6 <udc_next_desc_in_iface>:
//! @}

usb_iface_desc_t UDC_DESC_STORAGE *udc_get_interface_desc(void)
{
	return udc_ptr_iface;
}
    e0d6:	e0 91 ba 2d 	lds	r30, 0x2DBA	; 0x802dba <udc_ptr_conf>
    e0da:	f0 91 bb 2d 	lds	r31, 0x2DBB	; 0x802dbb <udc_ptr_conf+0x1>
    e0de:	01 90       	ld	r0, Z+
    e0e0:	f0 81       	ld	r31, Z
    e0e2:	e0 2d       	mov	r30, r0
    e0e4:	22 81       	ldd	r18, Z+2	; 0x02
    e0e6:	33 81       	ldd	r19, Z+3	; 0x03
    e0e8:	2e 0f       	add	r18, r30
    e0ea:	3f 1f       	adc	r19, r31
    e0ec:	fc 01       	movw	r30, r24
    e0ee:	40 81       	ld	r20, Z
    e0f0:	e4 0f       	add	r30, r20
    e0f2:	f1 1d       	adc	r31, r1
    e0f4:	e2 17       	cp	r30, r18
    e0f6:	f3 07       	cpc	r31, r19
    e0f8:	a0 f4       	brcc	.+40     	; 0xe122 <udc_next_desc_in_iface+0x4c>
    e0fa:	81 81       	ldd	r24, Z+1	; 0x01
    e0fc:	84 30       	cpi	r24, 0x04	; 4
    e0fe:	a1 f0       	breq	.+40     	; 0xe128 <udc_next_desc_in_iface+0x52>
    e100:	86 13       	cpse	r24, r22
    e102:	06 c0       	rjmp	.+12     	; 0xe110 <udc_next_desc_in_iface+0x3a>
    e104:	14 c0       	rjmp	.+40     	; 0xe12e <udc_next_desc_in_iface+0x58>
    e106:	81 81       	ldd	r24, Z+1	; 0x01
    e108:	84 30       	cpi	r24, 0x04	; 4
    e10a:	a1 f0       	breq	.+40     	; 0xe134 <udc_next_desc_in_iface+0x5e>
    e10c:	86 17       	cp	r24, r22
    e10e:	a9 f0       	breq	.+42     	; 0xe13a <udc_next_desc_in_iface+0x64>
    e110:	80 81       	ld	r24, Z
    e112:	e8 0f       	add	r30, r24
    e114:	f1 1d       	adc	r31, r1
    e116:	e2 17       	cp	r30, r18
    e118:	f3 07       	cpc	r31, r19
    e11a:	a8 f3       	brcs	.-22     	; 0xe106 <udc_next_desc_in_iface+0x30>
    e11c:	80 e0       	ldi	r24, 0x00	; 0
    e11e:	90 e0       	ldi	r25, 0x00	; 0
    e120:	08 95       	ret
    e122:	80 e0       	ldi	r24, 0x00	; 0
    e124:	90 e0       	ldi	r25, 0x00	; 0
    e126:	08 95       	ret
    e128:	80 e0       	ldi	r24, 0x00	; 0
    e12a:	90 e0       	ldi	r25, 0x00	; 0
    e12c:	08 95       	ret
    e12e:	8e 2f       	mov	r24, r30
    e130:	9f 2f       	mov	r25, r31
    e132:	08 95       	ret
    e134:	80 e0       	ldi	r24, 0x00	; 0
    e136:	90 e0       	ldi	r25, 0x00	; 0
    e138:	08 95       	ret
    e13a:	8e 2f       	mov	r24, r30
    e13c:	9f 2f       	mov	r25, r31
    e13e:	08 95       	ret

0000e140 <udc_valid_address>:
    e140:	80 91 d3 2d 	lds	r24, 0x2DD3	; 0x802dd3 <udd_g_ctrlreq+0x2>
    e144:	8f 77       	andi	r24, 0x7F	; 127
    e146:	0c 94 f9 56 	jmp	0xadf2	; 0xadf2 <udd_set_address>
    e14a:	08 95       	ret

0000e14c <udc_update_iface_desc>:
    e14c:	90 91 bc 2d 	lds	r25, 0x2DBC	; 0x802dbc <udc_num_configuration>
    e150:	99 23       	and	r25, r25
    e152:	81 f1       	breq	.+96     	; 0xe1b4 <udc_update_iface_desc+0x68>
    e154:	e0 91 ba 2d 	lds	r30, 0x2DBA	; 0x802dba <udc_ptr_conf>
    e158:	f0 91 bb 2d 	lds	r31, 0x2DBB	; 0x802dbb <udc_ptr_conf+0x1>
    e15c:	01 90       	ld	r0, Z+
    e15e:	f0 81       	ld	r31, Z
    e160:	e0 2d       	mov	r30, r0
    e162:	94 81       	ldd	r25, Z+4	; 0x04
    e164:	89 17       	cp	r24, r25
    e166:	40 f5       	brcc	.+80     	; 0xe1b8 <udc_update_iface_desc+0x6c>
    e168:	e0 93 b8 2d 	sts	0x2DB8, r30	; 0x802db8 <udc_ptr_iface>
    e16c:	f0 93 b9 2d 	sts	0x2DB9, r31	; 0x802db9 <udc_ptr_iface+0x1>
    e170:	22 81       	ldd	r18, Z+2	; 0x02
    e172:	33 81       	ldd	r19, Z+3	; 0x03
    e174:	2e 0f       	add	r18, r30
    e176:	3f 1f       	adc	r19, r31
    e178:	e2 17       	cp	r30, r18
    e17a:	f3 07       	cpc	r31, r19
    e17c:	f8 f4       	brcc	.+62     	; 0xe1bc <udc_update_iface_desc+0x70>
    e17e:	91 81       	ldd	r25, Z+1	; 0x01
    e180:	94 30       	cpi	r25, 0x04	; 4
    e182:	61 f4       	brne	.+24     	; 0xe19c <udc_update_iface_desc+0x50>
    e184:	92 81       	ldd	r25, Z+2	; 0x02
    e186:	89 13       	cpse	r24, r25
    e188:	09 c0       	rjmp	.+18     	; 0xe19c <udc_update_iface_desc+0x50>
    e18a:	93 81       	ldd	r25, Z+3	; 0x03
    e18c:	96 13       	cpse	r25, r22
    e18e:	06 c0       	rjmp	.+12     	; 0xe19c <udc_update_iface_desc+0x50>
    e190:	e0 93 b8 2d 	sts	0x2DB8, r30	; 0x802db8 <udc_ptr_iface>
    e194:	f0 93 b9 2d 	sts	0x2DB9, r31	; 0x802db9 <udc_ptr_iface+0x1>
    e198:	81 e0       	ldi	r24, 0x01	; 1
    e19a:	08 95       	ret
    e19c:	90 81       	ld	r25, Z
    e19e:	e9 0f       	add	r30, r25
    e1a0:	f1 1d       	adc	r31, r1
    e1a2:	e2 17       	cp	r30, r18
    e1a4:	f3 07       	cpc	r31, r19
    e1a6:	58 f3       	brcs	.-42     	; 0xe17e <udc_update_iface_desc+0x32>
    e1a8:	e0 93 b8 2d 	sts	0x2DB8, r30	; 0x802db8 <udc_ptr_iface>
    e1ac:	f0 93 b9 2d 	sts	0x2DB9, r31	; 0x802db9 <udc_ptr_iface+0x1>
    e1b0:	80 e0       	ldi	r24, 0x00	; 0
    e1b2:	08 95       	ret
    e1b4:	80 e0       	ldi	r24, 0x00	; 0
    e1b6:	08 95       	ret
    e1b8:	80 e0       	ldi	r24, 0x00	; 0
    e1ba:	08 95       	ret
    e1bc:	80 e0       	ldi	r24, 0x00	; 0
    e1be:	08 95       	ret

0000e1c0 <udc_iface_disable>:
    e1c0:	ef 92       	push	r14
    e1c2:	ff 92       	push	r15
    e1c4:	1f 93       	push	r17
    e1c6:	cf 93       	push	r28
    e1c8:	df 93       	push	r29
    e1ca:	c8 2f       	mov	r28, r24
    e1cc:	60 e0       	ldi	r22, 0x00	; 0
    e1ce:	be df       	rcall	.-132    	; 0xe14c <udc_update_iface_desc>
    e1d0:	18 2f       	mov	r17, r24
    e1d2:	88 23       	and	r24, r24
    e1d4:	81 f1       	breq	.+96     	; 0xe236 <udc_iface_disable+0x76>
    e1d6:	a0 91 ba 2d 	lds	r26, 0x2DBA	; 0x802dba <udc_ptr_conf>
    e1da:	b0 91 bb 2d 	lds	r27, 0x2DBB	; 0x802dbb <udc_ptr_conf+0x1>
    e1de:	ec 2f       	mov	r30, r28
    e1e0:	f0 e0       	ldi	r31, 0x00	; 0
    e1e2:	ee 0f       	add	r30, r30
    e1e4:	ff 1f       	adc	r31, r31
    e1e6:	12 96       	adiw	r26, 0x02	; 2
    e1e8:	8d 91       	ld	r24, X+
    e1ea:	9c 91       	ld	r25, X
    e1ec:	13 97       	sbiw	r26, 0x03	; 3
    e1ee:	e8 0f       	add	r30, r24
    e1f0:	f9 1f       	adc	r31, r25
    e1f2:	e0 80       	ld	r14, Z
    e1f4:	f1 80       	ldd	r15, Z+1	; 0x01
    e1f6:	d7 01       	movw	r26, r14
    e1f8:	16 96       	adiw	r26, 0x06	; 6
    e1fa:	ed 91       	ld	r30, X+
    e1fc:	fc 91       	ld	r31, X
    e1fe:	17 97       	sbiw	r26, 0x07	; 7
    e200:	19 95       	eicall
    e202:	68 2f       	mov	r22, r24
    e204:	8c 2f       	mov	r24, r28
    e206:	a2 df       	rcall	.-188    	; 0xe14c <udc_update_iface_desc>
    e208:	18 2f       	mov	r17, r24
    e20a:	88 23       	and	r24, r24
    e20c:	a1 f0       	breq	.+40     	; 0xe236 <udc_iface_disable+0x76>
    e20e:	c0 91 b8 2d 	lds	r28, 0x2DB8	; 0x802db8 <udc_ptr_iface>
    e212:	d0 91 b9 2d 	lds	r29, 0x2DB9	; 0x802db9 <udc_ptr_iface+0x1>
    e216:	65 e0       	ldi	r22, 0x05	; 5
    e218:	ce 01       	movw	r24, r28
    e21a:	5d df       	rcall	.-326    	; 0xe0d6 <udc_next_desc_in_iface>
    e21c:	ec 01       	movw	r28, r24
    e21e:	89 2b       	or	r24, r25
    e220:	21 f0       	breq	.+8      	; 0xe22a <udc_iface_disable+0x6a>
    e222:	8a 81       	ldd	r24, Y+2	; 0x02
    e224:	0e 94 02 59 	call	0xb204	; 0xb204 <udd_ep_free>
    e228:	f6 cf       	rjmp	.-20     	; 0xe216 <udc_iface_disable+0x56>
    e22a:	d7 01       	movw	r26, r14
    e22c:	12 96       	adiw	r26, 0x02	; 2
    e22e:	ed 91       	ld	r30, X+
    e230:	fc 91       	ld	r31, X
    e232:	13 97       	sbiw	r26, 0x03	; 3
    e234:	19 95       	eicall
    e236:	81 2f       	mov	r24, r17
    e238:	df 91       	pop	r29
    e23a:	cf 91       	pop	r28
    e23c:	1f 91       	pop	r17
    e23e:	ff 90       	pop	r15
    e240:	ef 90       	pop	r14
    e242:	08 95       	ret

0000e244 <udc_iface_enable>:
    e244:	1f 93       	push	r17
    e246:	cf 93       	push	r28
    e248:	df 93       	push	r29
    e24a:	18 2f       	mov	r17, r24
    e24c:	7f df       	rcall	.-258    	; 0xe14c <udc_update_iface_desc>
    e24e:	88 23       	and	r24, r24
    e250:	41 f1       	breq	.+80     	; 0xe2a2 <udc_iface_enable+0x5e>
    e252:	c0 91 b8 2d 	lds	r28, 0x2DB8	; 0x802db8 <udc_ptr_iface>
    e256:	d0 91 b9 2d 	lds	r29, 0x2DB9	; 0x802db9 <udc_ptr_iface+0x1>
    e25a:	65 e0       	ldi	r22, 0x05	; 5
    e25c:	ce 01       	movw	r24, r28
    e25e:	3b df       	rcall	.-394    	; 0xe0d6 <udc_next_desc_in_iface>
    e260:	ec 01       	movw	r28, r24
    e262:	89 2b       	or	r24, r25
    e264:	49 f0       	breq	.+18     	; 0xe278 <udc_iface_enable+0x34>
    e266:	4c 81       	ldd	r20, Y+4	; 0x04
    e268:	5d 81       	ldd	r21, Y+5	; 0x05
    e26a:	6b 81       	ldd	r22, Y+3	; 0x03
    e26c:	8a 81       	ldd	r24, Y+2	; 0x02
    e26e:	0e 94 0e 57 	call	0xae1c	; 0xae1c <udd_ep_alloc>
    e272:	81 11       	cpse	r24, r1
    e274:	f2 cf       	rjmp	.-28     	; 0xe25a <udc_iface_enable+0x16>
    e276:	15 c0       	rjmp	.+42     	; 0xe2a2 <udc_iface_enable+0x5e>
    e278:	a0 91 ba 2d 	lds	r26, 0x2DBA	; 0x802dba <udc_ptr_conf>
    e27c:	b0 91 bb 2d 	lds	r27, 0x2DBB	; 0x802dbb <udc_ptr_conf+0x1>
    e280:	e1 2f       	mov	r30, r17
    e282:	f0 e0       	ldi	r31, 0x00	; 0
    e284:	ee 0f       	add	r30, r30
    e286:	ff 1f       	adc	r31, r31
    e288:	12 96       	adiw	r26, 0x02	; 2
    e28a:	8d 91       	ld	r24, X+
    e28c:	9c 91       	ld	r25, X
    e28e:	13 97       	sbiw	r26, 0x03	; 3
    e290:	e8 0f       	add	r30, r24
    e292:	f9 1f       	adc	r31, r25
    e294:	01 90       	ld	r0, Z+
    e296:	f0 81       	ld	r31, Z
    e298:	e0 2d       	mov	r30, r0
    e29a:	01 90       	ld	r0, Z+
    e29c:	f0 81       	ld	r31, Z
    e29e:	e0 2d       	mov	r30, r0
    e2a0:	19 95       	eicall
    e2a2:	df 91       	pop	r29
    e2a4:	cf 91       	pop	r28
    e2a6:	1f 91       	pop	r17
    e2a8:	08 95       	ret

0000e2aa <udc_start>:

/*! \brief Start the USB Device stack
 */
void udc_start(void)
{
	udd_enable();
    e2aa:	0c 94 72 56 	jmp	0xace4	; 0xace4 <udd_enable>
    e2ae:	08 95       	ret

0000e2b0 <udc_reset>:
/**
 * \brief Reset the current configuration of the USB device,
 * This routines can be called by UDD when a RESET on the USB line occurs.
 */
void udc_reset(void)
{
    e2b0:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
    e2b2:	80 91 bc 2d 	lds	r24, 0x2DBC	; 0x802dbc <udc_num_configuration>
    e2b6:	88 23       	and	r24, r24
    e2b8:	c1 f0       	breq	.+48     	; 0xe2ea <udc_reset+0x3a>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    e2ba:	e0 91 ba 2d 	lds	r30, 0x2DBA	; 0x802dba <udc_ptr_conf>
    e2be:	f0 91 bb 2d 	lds	r31, 0x2DBB	; 0x802dbb <udc_ptr_conf+0x1>
    e2c2:	01 90       	ld	r0, Z+
    e2c4:	f0 81       	ld	r31, Z
    e2c6:	e0 2d       	mov	r30, r0
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    e2c8:	84 81       	ldd	r24, Z+4	; 0x04
    e2ca:	88 23       	and	r24, r24
    e2cc:	71 f0       	breq	.+28     	; 0xe2ea <udc_reset+0x3a>
    e2ce:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
    e2d0:	8c 2f       	mov	r24, r28
    e2d2:	76 df       	rcall	.-276    	; 0xe1c0 <udc_iface_disable>
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    e2d4:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    e2d6:	e0 91 ba 2d 	lds	r30, 0x2DBA	; 0x802dba <udc_ptr_conf>
    e2da:	f0 91 bb 2d 	lds	r31, 0x2DBB	; 0x802dbb <udc_ptr_conf+0x1>
    e2de:	01 90       	ld	r0, Z+
    e2e0:	f0 81       	ld	r31, Z
    e2e2:	e0 2d       	mov	r30, r0
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    e2e4:	84 81       	ldd	r24, Z+4	; 0x04
    e2e6:	c8 17       	cp	r28, r24
    e2e8:	98 f3       	brcs	.-26     	; 0xe2d0 <udc_reset+0x20>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
		}
	}
	udc_num_configuration = 0;
    e2ea:	10 92 bc 2d 	sts	0x2DBC, r1	; 0x802dbc <udc_num_configuration>
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
	if (CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP) & udc_device_status) {
    e2ee:	80 91 c0 2d 	lds	r24, 0x2DC0	; 0x802dc0 <udc_device_status>
    e2f2:	81 fd       	sbrc	r24, 1
		// Remote wakeup is enabled then disable it
		UDC_REMOTEWAKEUP_DISABLE();
    e2f4:	0e 94 c3 20 	call	0x4186	; 0x4186 <usb_callback_remotewakeup_disable>
	}
#endif
	udc_device_status =
    e2f8:	10 92 c0 2d 	sts	0x2DC0, r1	; 0x802dc0 <udc_device_status>
    e2fc:	10 92 c1 2d 	sts	0x2DC1, r1	; 0x802dc1 <udc_device_status+0x1>
#if (USB_DEVICE_ATTR & USB_CONFIG_ATTR_SELF_POWERED)
			CPU_TO_LE16(USB_DEV_STATUS_SELF_POWERED);
#else
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}
    e300:	cf 91       	pop	r28
    e302:	08 95       	ret

0000e304 <udc_stop>:

/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
	udd_disable();
    e304:	0e 94 18 56 	call	0xac30	; 0xac30 <udd_disable>
	udc_reset();
    e308:	d3 cf       	rjmp	.-90     	; 0xe2b0 <udc_reset>
    e30a:	08 95       	ret

0000e30c <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
    e30c:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
    e30e:	80 91 bc 2d 	lds	r24, 0x2DBC	; 0x802dbc <udc_num_configuration>
    e312:	88 23       	and	r24, r24
    e314:	49 f1       	breq	.+82     	; 0xe368 <udc_sof_notify+0x5c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    e316:	a0 91 ba 2d 	lds	r26, 0x2DBA	; 0x802dba <udc_ptr_conf>
    e31a:	b0 91 bb 2d 	lds	r27, 0x2DBB	; 0x802dbb <udc_ptr_conf+0x1>
    e31e:	ed 91       	ld	r30, X+
    e320:	fc 91       	ld	r31, X
    e322:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    e324:	84 81       	ldd	r24, Z+4	; 0x04
    e326:	88 23       	and	r24, r24
    e328:	f9 f0       	breq	.+62     	; 0xe368 <udc_sof_notify+0x5c>
    e32a:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
    e32c:	ec 2f       	mov	r30, r28
    e32e:	f0 e0       	ldi	r31, 0x00	; 0
    e330:	ee 0f       	add	r30, r30
    e332:	ff 1f       	adc	r31, r31
    e334:	12 96       	adiw	r26, 0x02	; 2
    e336:	8d 91       	ld	r24, X+
    e338:	9c 91       	ld	r25, X
    e33a:	13 97       	sbiw	r26, 0x03	; 3
    e33c:	e8 0f       	add	r30, r24
    e33e:	f9 1f       	adc	r31, r25
    e340:	01 90       	ld	r0, Z+
    e342:	f0 81       	ld	r31, Z
    e344:	e0 2d       	mov	r30, r0
    e346:	00 84       	ldd	r0, Z+8	; 0x08
    e348:	f1 85       	ldd	r31, Z+9	; 0x09
    e34a:	e0 2d       	mov	r30, r0
    e34c:	30 97       	sbiw	r30, 0x00	; 0
    e34e:	09 f0       	breq	.+2      	; 0xe352 <udc_sof_notify+0x46>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
    e350:	19 95       	eicall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    e352:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    e354:	a0 91 ba 2d 	lds	r26, 0x2DBA	; 0x802dba <udc_ptr_conf>
    e358:	b0 91 bb 2d 	lds	r27, 0x2DBB	; 0x802dbb <udc_ptr_conf+0x1>
    e35c:	ed 91       	ld	r30, X+
    e35e:	fc 91       	ld	r31, X
    e360:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    e362:	84 81       	ldd	r24, Z+4	; 0x04
    e364:	c8 17       	cp	r28, r24
    e366:	10 f3       	brcs	.-60     	; 0xe32c <udc_sof_notify+0x20>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
    e368:	cf 91       	pop	r28
    e36a:	08 95       	ret

0000e36c <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
    e36c:	0f 93       	push	r16
    e36e:	1f 93       	push	r17
    e370:	cf 93       	push	r28
    e372:	df 93       	push	r29
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
    e374:	e1 ed       	ldi	r30, 0xD1	; 209
    e376:	fd e2       	ldi	r31, 0x2D	; 45
    e378:	12 86       	std	Z+10, r1	; 0x0a
    e37a:	13 86       	std	Z+11, r1	; 0x0b
	udd_g_ctrlreq.callback = NULL;
    e37c:	14 86       	std	Z+12, r1	; 0x0c
    e37e:	15 86       	std	Z+13, r1	; 0x0d
	udd_g_ctrlreq.over_under_run = NULL;
    e380:	16 86       	std	Z+14, r1	; 0x0e
    e382:	17 86       	std	Z+15, r1	; 0x0f

	if (Udd_setup_is_in()) {
    e384:	80 81       	ld	r24, Z
    e386:	88 23       	and	r24, r24
    e388:	0c f0       	brlt	.+2      	; 0xe38c <udc_process_setup+0x20>
    e38a:	95 c2       	rjmp	.+1322   	; 0xe8b6 <udc_process_setup+0x54a>
		if (udd_g_ctrlreq.req.wLength == 0) {
    e38c:	20 91 d7 2d 	lds	r18, 0x2DD7	; 0x802dd7 <udd_g_ctrlreq+0x6>
    e390:	30 91 d8 2d 	lds	r19, 0x2DD8	; 0x802dd8 <udd_g_ctrlreq+0x7>
    e394:	21 15       	cp	r18, r1
    e396:	31 05       	cpc	r19, r1
    e398:	09 f0       	breq	.+2      	; 0xe39c <udc_process_setup+0x30>
    e39a:	88 c2       	rjmp	.+1296   	; 0xe8ac <udc_process_setup+0x540>
    e39c:	7f c2       	rjmp	.+1278   	; 0xe89c <udc_process_setup+0x530>
    e39e:	8f 71       	andi	r24, 0x1F	; 31
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    e3a0:	09 f0       	breq	.+2      	; 0xe3a4 <udc_process_setup+0x38>
    e3a2:	ab c0       	rjmp	.+342    	; 0xe4fa <udc_process_setup+0x18e>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    e3a4:	90 91 d2 2d 	lds	r25, 0x2DD2	; 0x802dd2 <udd_g_ctrlreq+0x1>
    e3a8:	96 30       	cpi	r25, 0x06	; 6
    e3aa:	81 f0       	breq	.+32     	; 0xe3cc <udc_process_setup+0x60>
    e3ac:	98 30       	cpi	r25, 0x08	; 8
    e3ae:	09 f4       	brne	.+2      	; 0xe3b2 <udc_process_setup+0x46>
    e3b0:	99 c0       	rjmp	.+306    	; 0xe4e4 <udc_process_setup+0x178>
    e3b2:	91 11       	cpse	r25, r1
    e3b4:	a2 c0       	rjmp	.+324    	; 0xe4fa <udc_process_setup+0x18e>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
    e3b6:	22 30       	cpi	r18, 0x02	; 2
    e3b8:	31 05       	cpc	r19, r1
    e3ba:	09 f0       	breq	.+2      	; 0xe3be <udc_process_setup+0x52>
    e3bc:	2b c2       	rjmp	.+1110   	; 0xe814 <udc_process_setup+0x4a8>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
    e3be:	62 e0       	ldi	r22, 0x02	; 2
    e3c0:	70 e0       	ldi	r23, 0x00	; 0
    e3c2:	80 ec       	ldi	r24, 0xC0	; 192
    e3c4:	9d e2       	ldi	r25, 0x2D	; 45
    e3c6:	0e 94 07 57 	call	0xae0e	; 0xae0e <udd_set_setup_payload>
    e3ca:	7e c2       	rjmp	.+1276   	; 0xe8c8 <udc_process_setup+0x55c>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
    e3cc:	80 91 d3 2d 	lds	r24, 0x2DD3	; 0x802dd3 <udd_g_ctrlreq+0x2>
    e3d0:	90 91 d4 2d 	lds	r25, 0x2DD4	; 0x802dd4 <udd_g_ctrlreq+0x3>

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    e3d4:	29 2f       	mov	r18, r25
    e3d6:	33 27       	eor	r19, r19
    e3d8:	22 30       	cpi	r18, 0x02	; 2
    e3da:	31 05       	cpc	r19, r1
    e3dc:	b1 f0       	breq	.+44     	; 0xe40a <udc_process_setup+0x9e>
    e3de:	20 f4       	brcc	.+8      	; 0xe3e8 <udc_process_setup+0x7c>
    e3e0:	21 30       	cpi	r18, 0x01	; 1
    e3e2:	31 05       	cpc	r19, r1
    e3e4:	41 f0       	breq	.+16     	; 0xe3f6 <udc_process_setup+0x8a>
    e3e6:	d8 c1       	rjmp	.+944    	; 0xe798 <udc_process_setup+0x42c>
    e3e8:	23 30       	cpi	r18, 0x03	; 3
    e3ea:	31 05       	cpc	r19, r1
    e3ec:	f1 f1       	breq	.+124    	; 0xe46a <udc_process_setup+0xfe>
    e3ee:	2f 30       	cpi	r18, 0x0F	; 15
    e3f0:	31 05       	cpc	r19, r1
    e3f2:	61 f1       	breq	.+88     	; 0xe44c <udc_process_setup+0xe0>
    e3f4:	d1 c1       	rjmp	.+930    	; 0xe798 <udc_process_setup+0x42c>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
    e3f6:	80 91 7f 20 	lds	r24, 0x207F	; 0x80207f <udc_config>
    e3fa:	90 91 80 20 	lds	r25, 0x2080	; 0x802080 <udc_config+0x1>
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
    e3fe:	dc 01       	movw	r26, r24
    e400:	6c 91       	ld	r22, X
    e402:	70 e0       	ldi	r23, 0x00	; 0
    e404:	0e 94 07 57 	call	0xae0e	; 0xae0e <udd_set_setup_payload>
    e408:	5e c0       	rjmp	.+188    	; 0xe4c6 <udc_process_setup+0x15a>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
    e40a:	e0 91 7f 20 	lds	r30, 0x207F	; 0x80207f <udc_config>
    e40e:	f0 91 80 20 	lds	r31, 0x2080	; 0x802080 <udc_config+0x1>
    e412:	21 89       	ldd	r18, Z+17	; 0x11
    e414:	82 17       	cp	r24, r18
    e416:	08 f0       	brcs	.+2      	; 0xe41a <udc_process_setup+0xae>
    e418:	fd c1       	rjmp	.+1018   	; 0xe814 <udc_process_setup+0x4a8>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
    e41a:	99 27       	eor	r25, r25
    e41c:	88 0f       	add	r24, r24
    e41e:	99 1f       	adc	r25, r25
    e420:	88 0f       	add	r24, r24
    e422:	99 1f       	adc	r25, r25
    e424:	e0 91 81 20 	lds	r30, 0x2081	; 0x802081 <udc_config+0x2>
    e428:	f0 91 82 20 	lds	r31, 0x2082	; 0x802082 <udc_config+0x3>
    e42c:	e8 0f       	add	r30, r24
    e42e:	f9 1f       	adc	r31, r25
    e430:	80 81       	ld	r24, Z
    e432:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
    e434:	fc 01       	movw	r30, r24
    e436:	62 81       	ldd	r22, Z+2	; 0x02
    e438:	73 81       	ldd	r23, Z+3	; 0x03
    e43a:	0e 94 07 57 	call	0xae0e	; 0xae0e <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
    e43e:	e0 91 d9 2d 	lds	r30, 0x2DD9	; 0x802dd9 <udd_g_ctrlreq+0x8>
    e442:	f0 91 da 2d 	lds	r31, 0x2DDA	; 0x802dda <udd_g_ctrlreq+0x9>
    e446:	82 e0       	ldi	r24, 0x02	; 2
    e448:	81 83       	std	Z+1, r24	; 0x01
    e44a:	3d c0       	rjmp	.+122    	; 0xe4c6 <udc_process_setup+0x15a>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
    e44c:	80 91 83 20 	lds	r24, 0x2083	; 0x802083 <udc_config+0x4>
    e450:	90 91 84 20 	lds	r25, 0x2084	; 0x802084 <udc_config+0x5>
    e454:	00 97       	sbiw	r24, 0x00	; 0
    e456:	09 f4       	brne	.+2      	; 0xe45a <udc_process_setup+0xee>
    e458:	dd c1       	rjmp	.+954    	; 0xe814 <udc_process_setup+0x4a8>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
    e45a:	dc 01       	movw	r26, r24
    e45c:	12 96       	adiw	r26, 0x02	; 2
    e45e:	6d 91       	ld	r22, X+
    e460:	7c 91       	ld	r23, X
    e462:	13 97       	sbiw	r26, 0x03	; 3
    e464:	0e 94 07 57 	call	0xae0e	; 0xae0e <udd_set_setup_payload>
    e468:	2e c0       	rjmp	.+92     	; 0xe4c6 <udc_process_setup+0x15a>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
    e46a:	99 27       	eor	r25, r25
    e46c:	81 30       	cpi	r24, 0x01	; 1
    e46e:	91 05       	cpc	r25, r1
    e470:	99 f0       	breq	.+38     	; 0xe498 <udc_process_setup+0x12c>
    e472:	58 f0       	brcs	.+22     	; 0xe48a <udc_process_setup+0x11e>
    e474:	82 30       	cpi	r24, 0x02	; 2
    e476:	91 05       	cpc	r25, r1
    e478:	09 f4       	brne	.+2      	; 0xe47c <udc_process_setup+0x110>
    e47a:	22 c2       	rjmp	.+1092   	; 0xe8c0 <udc_process_setup+0x554>
    e47c:	03 97       	sbiw	r24, 0x03	; 3
    e47e:	09 f0       	breq	.+2      	; 0xe482 <udc_process_setup+0x116>
    e480:	94 c1       	rjmp	.+808    	; 0xe7aa <udc_process_setup+0x43e>
		str = udc_string_product_name;
		break;
#endif
#if defined USB_DEVICE_SERIAL_NAME || defined USB_DEVICE_GET_SERIAL_NAME_POINTER
	case 3:
		str_length = USB_DEVICE_SERIAL_NAME_SIZE;
    e482:	31 e0       	ldi	r19, 0x01	; 1
		str = udc_get_string_serial_name();
    e484:	ee ec       	ldi	r30, 0xCE	; 206
    e486:	f1 e2       	ldi	r31, 0x21	; 33
    e488:	0a c0       	rjmp	.+20     	; 0xe49e <udc_process_setup+0x132>
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
    e48a:	64 e0       	ldi	r22, 0x04	; 4
    e48c:	70 e0       	ldi	r23, 0x00	; 0
    e48e:	84 e2       	ldi	r24, 0x24	; 36
    e490:	91 e2       	ldi	r25, 0x21	; 33
    e492:	0e 94 07 57 	call	0xae0e	; 0xae0e <udd_set_setup_payload>
    e496:	17 c0       	rjmp	.+46     	; 0xe4c6 <udc_process_setup+0x15a>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
    e498:	e3 e1       	ldi	r30, 0x13	; 19
    e49a:	f1 e2       	ldi	r31, 0x21	; 33
				sizeof(udc_string_desc_languageid));
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
    e49c:	30 e1       	ldi	r19, 0x10	; 16
    e49e:	a6 ee       	ldi	r26, 0xE6	; 230
    e4a0:	b0 e2       	ldi	r27, 0x20	; 32
    e4a2:	20 e0       	ldi	r18, 0x00	; 0
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
    e4a4:	81 91       	ld	r24, Z+
    e4a6:	90 e0       	ldi	r25, 0x00	; 0
    e4a8:	8d 93       	st	X+, r24
    e4aa:	9d 93       	st	X+, r25
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
    e4ac:	2f 5f       	subi	r18, 0xFF	; 255
    e4ae:	23 17       	cp	r18, r19
    e4b0:	c8 f3       	brcs	.-14     	; 0xe4a4 <udc_process_setup+0x138>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
    e4b2:	63 2f       	mov	r22, r19
    e4b4:	66 0f       	add	r22, r22
    e4b6:	6e 5f       	subi	r22, 0xFE	; 254
    e4b8:	60 93 e4 20 	sts	0x20E4, r22	; 0x8020e4 <udc_string_desc>
		udd_set_setup_payload(
    e4bc:	70 e0       	ldi	r23, 0x00	; 0
    e4be:	84 ee       	ldi	r24, 0xE4	; 228
    e4c0:	90 e2       	ldi	r25, 0x20	; 32
    e4c2:	0e 94 07 57 	call	0xae0e	; 0xae0e <udd_set_setup_payload>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
    e4c6:	e1 ed       	ldi	r30, 0xD1	; 209
    e4c8:	fd e2       	ldi	r31, 0x2D	; 45
    e4ca:	86 81       	ldd	r24, Z+6	; 0x06
    e4cc:	97 81       	ldd	r25, Z+7	; 0x07
    e4ce:	22 85       	ldd	r18, Z+10	; 0x0a
    e4d0:	33 85       	ldd	r19, Z+11	; 0x0b
    e4d2:	82 17       	cp	r24, r18
    e4d4:	93 07       	cpc	r25, r19
    e4d6:	08 f0       	brcs	.+2      	; 0xe4da <udc_process_setup+0x16e>
    e4d8:	f7 c1       	rjmp	.+1006   	; 0xe8c8 <udc_process_setup+0x55c>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
    e4da:	80 93 db 2d 	sts	0x2DDB, r24	; 0x802ddb <udd_g_ctrlreq+0xa>
    e4de:	90 93 dc 2d 	sts	0x2DDC, r25	; 0x802ddc <udd_g_ctrlreq+0xb>
    e4e2:	f2 c1       	rjmp	.+996    	; 0xe8c8 <udc_process_setup+0x55c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
    e4e4:	21 30       	cpi	r18, 0x01	; 1
    e4e6:	31 05       	cpc	r19, r1
    e4e8:	09 f0       	breq	.+2      	; 0xe4ec <udc_process_setup+0x180>
    e4ea:	94 c1       	rjmp	.+808    	; 0xe814 <udc_process_setup+0x4a8>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
    e4ec:	61 e0       	ldi	r22, 0x01	; 1
    e4ee:	70 e0       	ldi	r23, 0x00	; 0
    e4f0:	8c eb       	ldi	r24, 0xBC	; 188
    e4f2:	9d e2       	ldi	r25, 0x2D	; 45
    e4f4:	0e 94 07 57 	call	0xae0e	; 0xae0e <udd_set_setup_payload>
    e4f8:	e7 c1       	rjmp	.+974    	; 0xe8c8 <udc_process_setup+0x55c>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    e4fa:	81 30       	cpi	r24, 0x01	; 1
    e4fc:	e9 f5       	brne	.+122    	; 0xe578 <udc_process_setup+0x20c>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    e4fe:	90 91 d2 2d 	lds	r25, 0x2DD2	; 0x802dd2 <udd_g_ctrlreq+0x1>
    e502:	9a 30       	cpi	r25, 0x0A	; 10
    e504:	c9 f5       	brne	.+114    	; 0xe578 <udc_process_setup+0x20c>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
    e506:	21 30       	cpi	r18, 0x01	; 1
    e508:	31 05       	cpc	r19, r1
    e50a:	09 f0       	breq	.+2      	; 0xe50e <udc_process_setup+0x1a2>
    e50c:	53 c1       	rjmp	.+678    	; 0xe7b4 <udc_process_setup+0x448>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    e50e:	80 91 bc 2d 	lds	r24, 0x2DBC	; 0x802dbc <udc_num_configuration>
    e512:	88 23       	and	r24, r24
    e514:	09 f4       	brne	.+2      	; 0xe518 <udc_process_setup+0x1ac>
    e516:	4e c1       	rjmp	.+668    	; 0xe7b4 <udc_process_setup+0x448>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    e518:	c0 91 d5 2d 	lds	r28, 0x2DD5	; 0x802dd5 <udd_g_ctrlreq+0x4>
    e51c:	d0 91 d6 2d 	lds	r29, 0x2DD6	; 0x802dd6 <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    e520:	00 91 ba 2d 	lds	r16, 0x2DBA	; 0x802dba <udc_ptr_conf>
    e524:	10 91 bb 2d 	lds	r17, 0x2DBB	; 0x802dbb <udc_ptr_conf+0x1>
    e528:	d8 01       	movw	r26, r16
    e52a:	ed 91       	ld	r30, X+
    e52c:	fc 91       	ld	r31, X
    e52e:	84 81       	ldd	r24, Z+4	; 0x04
    e530:	c8 17       	cp	r28, r24
    e532:	08 f0       	brcs	.+2      	; 0xe536 <udc_process_setup+0x1ca>
    e534:	3f c1       	rjmp	.+638    	; 0xe7b4 <udc_process_setup+0x448>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    e536:	60 e0       	ldi	r22, 0x00	; 0
    e538:	8c 2f       	mov	r24, r28
    e53a:	08 de       	rcall	.-1008   	; 0xe14c <udc_update_iface_desc>
    e53c:	88 23       	and	r24, r24
    e53e:	09 f4       	brne	.+2      	; 0xe542 <udc_process_setup+0x1d6>
    e540:	34 c1       	rjmp	.+616    	; 0xe7aa <udc_process_setup+0x43e>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    e542:	ce 01       	movw	r24, r28
    e544:	99 27       	eor	r25, r25
    e546:	88 0f       	add	r24, r24
    e548:	99 1f       	adc	r25, r25
    e54a:	d8 01       	movw	r26, r16
    e54c:	12 96       	adiw	r26, 0x02	; 2
    e54e:	ed 91       	ld	r30, X+
    e550:	fc 91       	ld	r31, X
    e552:	13 97       	sbiw	r26, 0x03	; 3
    e554:	e8 0f       	add	r30, r24
    e556:	f9 1f       	adc	r31, r25
	udc_iface_setting = udi_api->getsetting();
    e558:	01 90       	ld	r0, Z+
    e55a:	f0 81       	ld	r31, Z
    e55c:	e0 2d       	mov	r30, r0
    e55e:	86 81       	ldd	r24, Z+6	; 0x06
    e560:	97 81       	ldd	r25, Z+7	; 0x07
    e562:	fc 01       	movw	r30, r24
    e564:	19 95       	eicall
    e566:	80 93 be 2d 	sts	0x2DBE, r24	; 0x802dbe <udc_iface_setting>

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
    e56a:	61 e0       	ldi	r22, 0x01	; 1
    e56c:	70 e0       	ldi	r23, 0x00	; 0
    e56e:	8e eb       	ldi	r24, 0xBE	; 190
    e570:	9d e2       	ldi	r25, 0x2D	; 45
    e572:	0e 94 07 57 	call	0xae0e	; 0xae0e <udd_set_setup_payload>
    e576:	a8 c1       	rjmp	.+848    	; 0xe8c8 <udc_process_setup+0x55c>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    e578:	82 30       	cpi	r24, 0x02	; 2
    e57a:	09 f0       	breq	.+2      	; 0xe57e <udc_process_setup+0x212>
    e57c:	16 c1       	rjmp	.+556    	; 0xe7aa <udc_process_setup+0x43e>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    e57e:	80 91 d2 2d 	lds	r24, 0x2DD2	; 0x802dd2 <udd_g_ctrlreq+0x1>
    e582:	81 11       	cpse	r24, r1
    e584:	0b c1       	rjmp	.+534    	; 0xe79c <udc_process_setup+0x430>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
    e586:	22 30       	cpi	r18, 0x02	; 2
    e588:	31 05       	cpc	r19, r1
    e58a:	09 f0       	breq	.+2      	; 0xe58e <udc_process_setup+0x222>
    e58c:	43 c1       	rjmp	.+646    	; 0xe814 <udc_process_setup+0x4a8>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
    e58e:	80 91 d5 2d 	lds	r24, 0x2DD5	; 0x802dd5 <udd_g_ctrlreq+0x4>
    e592:	0e 94 96 57 	call	0xaf2c	; 0xaf2c <udd_ep_is_halted>
    e596:	90 e0       	ldi	r25, 0x00	; 0
    e598:	80 93 b6 2d 	sts	0x2DB6, r24	; 0x802db6 <udc_ep_status.4757>
    e59c:	90 93 b7 2d 	sts	0x2DB7, r25	; 0x802db7 <udc_ep_status.4757+0x1>
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
    e5a0:	62 e0       	ldi	r22, 0x02	; 2
    e5a2:	70 e0       	ldi	r23, 0x00	; 0
    e5a4:	86 eb       	ldi	r24, 0xB6	; 182
    e5a6:	9d e2       	ldi	r25, 0x2D	; 45
    e5a8:	0e 94 07 57 	call	0xae0e	; 0xae0e <udd_set_setup_payload>
    e5ac:	8d c1       	rjmp	.+794    	; 0xe8c8 <udc_process_setup+0x55c>
    e5ae:	8f 71       	andi	r24, 0x1F	; 31
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    e5b0:	09 f0       	breq	.+2      	; 0xe5b4 <udc_process_setup+0x248>
    e5b2:	a0 c0       	rjmp	.+320    	; 0xe6f4 <udc_process_setup+0x388>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    e5b4:	90 91 d2 2d 	lds	r25, 0x2DD2	; 0x802dd2 <udd_g_ctrlreq+0x1>
    e5b8:	93 30       	cpi	r25, 0x03	; 3
    e5ba:	91 f1       	breq	.+100    	; 0xe620 <udc_process_setup+0x2b4>
    e5bc:	18 f4       	brcc	.+6      	; 0xe5c4 <udc_process_setup+0x258>
    e5be:	91 30       	cpi	r25, 0x01	; 1
    e5c0:	a9 f0       	breq	.+42     	; 0xe5ec <udc_process_setup+0x280>
    e5c2:	98 c0       	rjmp	.+304    	; 0xe6f4 <udc_process_setup+0x388>
    e5c4:	95 30       	cpi	r25, 0x05	; 5
    e5c6:	21 f0       	breq	.+8      	; 0xe5d0 <udc_process_setup+0x264>
    e5c8:	99 30       	cpi	r25, 0x09	; 9
    e5ca:	09 f4       	brne	.+2      	; 0xe5ce <udc_process_setup+0x262>
    e5cc:	43 c0       	rjmp	.+134    	; 0xe654 <udc_process_setup+0x2e8>
    e5ce:	92 c0       	rjmp	.+292    	; 0xe6f4 <udc_process_setup+0x388>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    e5d0:	80 91 d7 2d 	lds	r24, 0x2DD7	; 0x802dd7 <udd_g_ctrlreq+0x6>
    e5d4:	90 91 d8 2d 	lds	r25, 0x2DD8	; 0x802dd8 <udd_g_ctrlreq+0x7>
    e5d8:	89 2b       	or	r24, r25
    e5da:	09 f0       	breq	.+2      	; 0xe5de <udc_process_setup+0x272>
    e5dc:	1b c1       	rjmp	.+566    	; 0xe814 <udc_process_setup+0x4a8>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
    e5de:	80 ea       	ldi	r24, 0xA0	; 160
    e5e0:	90 e7       	ldi	r25, 0x70	; 112
    e5e2:	80 93 dd 2d 	sts	0x2DDD, r24	; 0x802ddd <udd_g_ctrlreq+0xc>
    e5e6:	90 93 de 2d 	sts	0x2DDE, r25	; 0x802dde <udd_g_ctrlreq+0xd>
    e5ea:	6e c1       	rjmp	.+732    	; 0xe8c8 <udc_process_setup+0x55c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    e5ec:	80 91 d7 2d 	lds	r24, 0x2DD7	; 0x802dd7 <udd_g_ctrlreq+0x6>
    e5f0:	90 91 d8 2d 	lds	r25, 0x2DD8	; 0x802dd8 <udd_g_ctrlreq+0x7>
    e5f4:	89 2b       	or	r24, r25
    e5f6:	09 f0       	breq	.+2      	; 0xe5fa <udc_process_setup+0x28e>
    e5f8:	0d c1       	rjmp	.+538    	; 0xe814 <udc_process_setup+0x4a8>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
    e5fa:	80 91 d3 2d 	lds	r24, 0x2DD3	; 0x802dd3 <udd_g_ctrlreq+0x2>
    e5fe:	90 91 d4 2d 	lds	r25, 0x2DD4	; 0x802dd4 <udd_g_ctrlreq+0x3>
    e602:	01 97       	sbiw	r24, 0x01	; 1
    e604:	09 f0       	breq	.+2      	; 0xe608 <udc_process_setup+0x29c>
    e606:	06 c1       	rjmp	.+524    	; 0xe814 <udc_process_setup+0x4a8>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
    e608:	80 91 c0 2d 	lds	r24, 0x2DC0	; 0x802dc0 <udc_device_status>
    e60c:	90 91 c1 2d 	lds	r25, 0x2DC1	; 0x802dc1 <udc_device_status+0x1>
    e610:	8d 7f       	andi	r24, 0xFD	; 253
    e612:	80 93 c0 2d 	sts	0x2DC0, r24	; 0x802dc0 <udc_device_status>
    e616:	90 93 c1 2d 	sts	0x2DC1, r25	; 0x802dc1 <udc_device_status+0x1>
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
    e61a:	0e 94 c3 20 	call	0x4186	; 0x4186 <usb_callback_remotewakeup_disable>
    e61e:	54 c1       	rjmp	.+680    	; 0xe8c8 <udc_process_setup+0x55c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    e620:	80 91 d7 2d 	lds	r24, 0x2DD7	; 0x802dd7 <udd_g_ctrlreq+0x6>
    e624:	90 91 d8 2d 	lds	r25, 0x2DD8	; 0x802dd8 <udd_g_ctrlreq+0x7>
    e628:	89 2b       	or	r24, r25
    e62a:	09 f0       	breq	.+2      	; 0xe62e <udc_process_setup+0x2c2>
    e62c:	f3 c0       	rjmp	.+486    	; 0xe814 <udc_process_setup+0x4a8>
		return false;
	}

	switch (udd_g_ctrlreq.req.wValue) {
    e62e:	80 91 d3 2d 	lds	r24, 0x2DD3	; 0x802dd3 <udd_g_ctrlreq+0x2>
    e632:	90 91 d4 2d 	lds	r25, 0x2DD4	; 0x802dd4 <udd_g_ctrlreq+0x3>
    e636:	01 97       	sbiw	r24, 0x01	; 1
    e638:	09 f0       	breq	.+2      	; 0xe63c <udc_process_setup+0x2d0>
    e63a:	b2 c0       	rjmp	.+356    	; 0xe7a0 <udc_process_setup+0x434>

	case USB_DEV_FEATURE_REMOTE_WAKEUP:
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		udc_device_status |= CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP);
    e63c:	80 91 c0 2d 	lds	r24, 0x2DC0	; 0x802dc0 <udc_device_status>
    e640:	90 91 c1 2d 	lds	r25, 0x2DC1	; 0x802dc1 <udc_device_status+0x1>
    e644:	82 60       	ori	r24, 0x02	; 2
    e646:	80 93 c0 2d 	sts	0x2DC0, r24	; 0x802dc0 <udc_device_status>
    e64a:	90 93 c1 2d 	sts	0x2DC1, r25	; 0x802dc1 <udc_device_status+0x1>
		UDC_REMOTEWAKEUP_ENABLE();
    e64e:	0e 94 c2 20 	call	0x4184	; 0x4184 <usb_callback_remotewakeup_enable>
    e652:	3a c1       	rjmp	.+628    	; 0xe8c8 <udc_process_setup+0x55c>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
    e654:	80 91 d7 2d 	lds	r24, 0x2DD7	; 0x802dd7 <udd_g_ctrlreq+0x6>
    e658:	90 91 d8 2d 	lds	r25, 0x2DD8	; 0x802dd8 <udd_g_ctrlreq+0x7>
    e65c:	89 2b       	or	r24, r25
    e65e:	09 f0       	breq	.+2      	; 0xe662 <udc_process_setup+0x2f6>
    e660:	d9 c0       	rjmp	.+434    	; 0xe814 <udc_process_setup+0x4a8>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
    e662:	0e 94 fc 56 	call	0xadf8	; 0xadf8 <udd_getaddress>
    e666:	88 23       	and	r24, r24
    e668:	09 f4       	brne	.+2      	; 0xe66c <udc_process_setup+0x300>
    e66a:	9f c0       	rjmp	.+318    	; 0xe7aa <udc_process_setup+0x43e>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    e66c:	20 91 d3 2d 	lds	r18, 0x2DD3	; 0x802dd3 <udd_g_ctrlreq+0x2>
    e670:	30 91 d4 2d 	lds	r19, 0x2DD4	; 0x802dd4 <udd_g_ctrlreq+0x3>
    e674:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
    e676:	e0 91 7f 20 	lds	r30, 0x207F	; 0x80207f <udc_config>
    e67a:	f0 91 80 20 	lds	r31, 0x2080	; 0x802080 <udc_config+0x1>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    e67e:	81 89       	ldd	r24, Z+17	; 0x11
    e680:	90 e0       	ldi	r25, 0x00	; 0
    e682:	82 17       	cp	r24, r18
    e684:	93 07       	cpc	r25, r19
    e686:	08 f4       	brcc	.+2      	; 0xe68a <udc_process_setup+0x31e>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
    e688:	90 c0       	rjmp	.+288    	; 0xe7aa <udc_process_setup+0x43e>
    e68a:	12 de       	rcall	.-988    	; 0xe2b0 <udc_reset>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
    e68c:	80 91 d3 2d 	lds	r24, 0x2DD3	; 0x802dd3 <udd_g_ctrlreq+0x2>
    e690:	90 91 d4 2d 	lds	r25, 0x2DD4	; 0x802dd4 <udd_g_ctrlreq+0x3>
    e694:	80 93 bc 2d 	sts	0x2DBC, r24	; 0x802dbc <udc_num_configuration>
	if (udc_num_configuration == 0) {
    e698:	88 23       	and	r24, r24
    e69a:	09 f4       	brne	.+2      	; 0xe69e <udc_process_setup+0x332>
    e69c:	15 c1       	rjmp	.+554    	; 0xe8c8 <udc_process_setup+0x55c>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
    e69e:	99 27       	eor	r25, r25
    e6a0:	81 50       	subi	r24, 0x01	; 1
    e6a2:	90 4c       	sbci	r25, 0xC0	; 192
    e6a4:	88 0f       	add	r24, r24
    e6a6:	99 1f       	adc	r25, r25
    e6a8:	88 0f       	add	r24, r24
    e6aa:	99 1f       	adc	r25, r25
    e6ac:	e0 91 81 20 	lds	r30, 0x2081	; 0x802081 <udc_config+0x2>
    e6b0:	f0 91 82 20 	lds	r31, 0x2082	; 0x802082 <udc_config+0x3>
    e6b4:	e8 0f       	add	r30, r24
    e6b6:	f9 1f       	adc	r31, r25
    e6b8:	e0 93 ba 2d 	sts	0x2DBA, r30	; 0x802dba <udc_ptr_conf>
    e6bc:	f0 93 bb 2d 	sts	0x2DBB, r31	; 0x802dbb <udc_ptr_conf+0x1>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    e6c0:	01 90       	ld	r0, Z+
    e6c2:	f0 81       	ld	r31, Z
    e6c4:	e0 2d       	mov	r30, r0
    e6c6:	84 81       	ldd	r24, Z+4	; 0x04
    e6c8:	88 23       	and	r24, r24
    e6ca:	09 f4       	brne	.+2      	; 0xe6ce <udc_process_setup+0x362>
    e6cc:	fd c0       	rjmp	.+506    	; 0xe8c8 <udc_process_setup+0x55c>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
    e6ce:	c0 e0       	ldi	r28, 0x00	; 0
    e6d0:	60 e0       	ldi	r22, 0x00	; 0
    e6d2:	8c 2f       	mov	r24, r28
    e6d4:	b7 dd       	rcall	.-1170   	; 0xe244 <udc_iface_enable>
    e6d6:	88 23       	and	r24, r24
    e6d8:	09 f4       	brne	.+2      	; 0xe6dc <udc_process_setup+0x370>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    e6da:	67 c0       	rjmp	.+206    	; 0xe7aa <udc_process_setup+0x43e>
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    e6dc:	cf 5f       	subi	r28, 0xFF	; 255
    e6de:	e0 91 ba 2d 	lds	r30, 0x2DBA	; 0x802dba <udc_ptr_conf>
    e6e2:	f0 91 bb 2d 	lds	r31, 0x2DBB	; 0x802dbb <udc_ptr_conf+0x1>
    e6e6:	01 90       	ld	r0, Z+
    e6e8:	f0 81       	ld	r31, Z
    e6ea:	e0 2d       	mov	r30, r0
    e6ec:	84 81       	ldd	r24, Z+4	; 0x04
    e6ee:	c8 17       	cp	r28, r24
    e6f0:	78 f3       	brcs	.-34     	; 0xe6d0 <udc_process_setup+0x364>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    e6f2:	ea c0       	rjmp	.+468    	; 0xe8c8 <udc_process_setup+0x55c>
    e6f4:	81 30       	cpi	r24, 0x01	; 1
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    e6f6:	e9 f4       	brne	.+58     	; 0xe732 <udc_process_setup+0x3c6>
    e6f8:	90 91 d2 2d 	lds	r25, 0x2DD2	; 0x802dd2 <udd_g_ctrlreq+0x1>
    e6fc:	9b 30       	cpi	r25, 0x0B	; 11
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
    e6fe:	c9 f4       	brne	.+50     	; 0xe732 <udc_process_setup+0x3c6>
    e700:	80 91 d7 2d 	lds	r24, 0x2DD7	; 0x802dd7 <udd_g_ctrlreq+0x6>
    e704:	90 91 d8 2d 	lds	r25, 0x2DD8	; 0x802dd8 <udd_g_ctrlreq+0x7>
    e708:	89 2b       	or	r24, r25
    e70a:	09 f0       	breq	.+2      	; 0xe70e <udc_process_setup+0x3a2>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    e70c:	53 c0       	rjmp	.+166    	; 0xe7b4 <udc_process_setup+0x448>
    e70e:	80 91 bc 2d 	lds	r24, 0x2DBC	; 0x802dbc <udc_num_configuration>
    e712:	88 23       	and	r24, r24
    e714:	09 f4       	brne	.+2      	; 0xe718 <udc_process_setup+0x3ac>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    e716:	4e c0       	rjmp	.+156    	; 0xe7b4 <udc_process_setup+0x448>
    e718:	e1 ed       	ldi	r30, 0xD1	; 209
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
    e71a:	fd e2       	ldi	r31, 0x2D	; 45

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
    e71c:	c4 81       	ldd	r28, Z+4	; 0x04
    e71e:	d2 81       	ldd	r29, Z+2	; 0x02
    e720:	8c 2f       	mov	r24, r28
    e722:	4e dd       	rcall	.-1380   	; 0xe1c0 <udc_iface_disable>
    e724:	88 23       	and	r24, r24
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
    e726:	09 f4       	brne	.+2      	; 0xe72a <udc_process_setup+0x3be>
    e728:	40 c0       	rjmp	.+128    	; 0xe7aa <udc_process_setup+0x43e>
    e72a:	6d 2f       	mov	r22, r29
    e72c:	8c 2f       	mov	r24, r28
    e72e:	8a dd       	rcall	.-1260   	; 0xe244 <udc_iface_enable>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    e730:	3a c0       	rjmp	.+116    	; 0xe7a6 <udc_process_setup+0x43a>
    e732:	82 30       	cpi	r24, 0x02	; 2
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    e734:	d1 f5       	brne	.+116    	; 0xe7aa <udc_process_setup+0x43e>
    e736:	80 91 d2 2d 	lds	r24, 0x2DD2	; 0x802dd2 <udd_g_ctrlreq+0x1>
    e73a:	81 30       	cpi	r24, 0x01	; 1
    e73c:	19 f0       	breq	.+6      	; 0xe744 <udc_process_setup+0x3d8>
    e73e:	83 30       	cpi	r24, 0x03	; 3
    e740:	a1 f0       	breq	.+40     	; 0xe76a <udc_process_setup+0x3fe>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    e742:	30 c0       	rjmp	.+96     	; 0xe7a4 <udc_process_setup+0x438>
    e744:	80 91 d7 2d 	lds	r24, 0x2DD7	; 0x802dd7 <udd_g_ctrlreq+0x6>
    e748:	90 91 d8 2d 	lds	r25, 0x2DD8	; 0x802dd8 <udd_g_ctrlreq+0x7>
    e74c:	89 2b       	or	r24, r25
    e74e:	09 f0       	breq	.+2      	; 0xe752 <udc_process_setup+0x3e6>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    e750:	61 c0       	rjmp	.+194    	; 0xe814 <udc_process_setup+0x4a8>
    e752:	80 91 d3 2d 	lds	r24, 0x2DD3	; 0x802dd3 <udd_g_ctrlreq+0x2>
    e756:	90 91 d4 2d 	lds	r25, 0x2DD4	; 0x802dd4 <udd_g_ctrlreq+0x3>
    e75a:	89 2b       	or	r24, r25
    e75c:	09 f0       	breq	.+2      	; 0xe760 <udc_process_setup+0x3f4>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    e75e:	5a c0       	rjmp	.+180    	; 0xe814 <udc_process_setup+0x4a8>
    e760:	80 91 d5 2d 	lds	r24, 0x2DD5	; 0x802dd5 <udd_g_ctrlreq+0x4>
    e764:	0e 94 b1 57 	call	0xaf62	; 0xaf62 <udd_ep_clear_halt>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    e768:	1e c0       	rjmp	.+60     	; 0xe7a6 <udc_process_setup+0x43a>
    e76a:	80 91 d7 2d 	lds	r24, 0x2DD7	; 0x802dd7 <udd_g_ctrlreq+0x6>
    e76e:	90 91 d8 2d 	lds	r25, 0x2DD8	; 0x802dd8 <udd_g_ctrlreq+0x7>
    e772:	89 2b       	or	r24, r25
    e774:	09 f0       	breq	.+2      	; 0xe778 <udc_process_setup+0x40c>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    e776:	4e c0       	rjmp	.+156    	; 0xe814 <udc_process_setup+0x4a8>
    e778:	80 91 d3 2d 	lds	r24, 0x2DD3	; 0x802dd3 <udd_g_ctrlreq+0x2>
    e77c:	90 91 d4 2d 	lds	r25, 0x2DD4	; 0x802dd4 <udd_g_ctrlreq+0x3>
    e780:	89 2b       	or	r24, r25
    e782:	09 f0       	breq	.+2      	; 0xe786 <udc_process_setup+0x41a>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
    e784:	47 c0       	rjmp	.+142    	; 0xe814 <udc_process_setup+0x4a8>
    e786:	c1 ed       	ldi	r28, 0xD1	; 209
    e788:	dd e2       	ldi	r29, 0x2D	; 45
    e78a:	8c 81       	ldd	r24, Y+4	; 0x04
    e78c:	0e 94 b3 58 	call	0xb166	; 0xb166 <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    e790:	8c 81       	ldd	r24, Y+4	; 0x04
    e792:	0e 94 1e 59 	call	0xb23c	; 0xb23c <udd_ep_set_halt>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
    e796:	07 c0       	rjmp	.+14     	; 0xe7a6 <udc_process_setup+0x43a>
    e798:	80 e0       	ldi	r24, 0x00	; 0
				break;
			}
		}
#endif
	}
	return false;
    e79a:	05 c0       	rjmp	.+10     	; 0xe7a6 <udc_process_setup+0x43a>
    e79c:	80 e0       	ldi	r24, 0x00	; 0
		break;
#endif
	default:
		break;
	}
	return false;
    e79e:	03 c0       	rjmp	.+6      	; 0xe7a6 <udc_process_setup+0x43a>
    e7a0:	80 e0       	ldi	r24, 0x00	; 0
				break;
			}
		}
#endif
	}
	return false;
    e7a2:	01 c0       	rjmp	.+2      	; 0xe7a6 <udc_process_setup+0x43a>
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
    e7a4:	80 e0       	ldi	r24, 0x00	; 0
    e7a6:	81 11       	cpse	r24, r1
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
    e7a8:	90 c0       	rjmp	.+288    	; 0xe8ca <udc_process_setup+0x55e>
    e7aa:	80 91 d1 2d 	lds	r24, 0x2DD1	; 0x802dd1 <udd_g_ctrlreq>
    e7ae:	8f 71       	andi	r24, 0x1F	; 31
    e7b0:	81 30       	cpi	r24, 0x01	; 1
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    e7b2:	81 f5       	brne	.+96     	; 0xe814 <udc_process_setup+0x4a8>
    e7b4:	80 91 bc 2d 	lds	r24, 0x2DBC	; 0x802dbc <udc_num_configuration>
    e7b8:	88 23       	and	r24, r24
    e7ba:	09 f4       	brne	.+2      	; 0xe7be <udc_process_setup+0x452>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    e7bc:	71 c0       	rjmp	.+226    	; 0xe8a0 <udc_process_setup+0x534>
    e7be:	00 91 d5 2d 	lds	r16, 0x2DD5	; 0x802dd5 <udd_g_ctrlreq+0x4>
    e7c2:	10 91 d6 2d 	lds	r17, 0x2DD6	; 0x802dd6 <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    e7c6:	c0 91 ba 2d 	lds	r28, 0x2DBA	; 0x802dba <udc_ptr_conf>
    e7ca:	d0 91 bb 2d 	lds	r29, 0x2DBB	; 0x802dbb <udc_ptr_conf+0x1>
    e7ce:	e8 81       	ld	r30, Y
    e7d0:	f9 81       	ldd	r31, Y+1	; 0x01
    e7d2:	84 81       	ldd	r24, Z+4	; 0x04
    e7d4:	08 17       	cp	r16, r24
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    e7d6:	08 f0       	brcs	.+2      	; 0xe7da <udc_process_setup+0x46e>
    e7d8:	65 c0       	rjmp	.+202    	; 0xe8a4 <udc_process_setup+0x538>
    e7da:	60 e0       	ldi	r22, 0x00	; 0
    e7dc:	80 2f       	mov	r24, r16
    e7de:	b6 dc       	rcall	.-1684   	; 0xe14c <udc_update_iface_desc>
    e7e0:	88 23       	and	r24, r24
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    e7e2:	c1 f0       	breq	.+48     	; 0xe814 <udc_process_setup+0x4a8>
    e7e4:	f8 01       	movw	r30, r16
    e7e6:	ff 27       	eor	r31, r31
    e7e8:	cf 01       	movw	r24, r30
    e7ea:	88 0f       	add	r24, r24
    e7ec:	99 1f       	adc	r25, r25
    e7ee:	ea 81       	ldd	r30, Y+2	; 0x02
    e7f0:	fb 81       	ldd	r31, Y+3	; 0x03
    e7f2:	e8 0f       	add	r30, r24
    e7f4:	f9 1f       	adc	r31, r25
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    e7f6:	c0 81       	ld	r28, Z
    e7f8:	d1 81       	ldd	r29, Z+1	; 0x01
    e7fa:	ee 81       	ldd	r30, Y+6	; 0x06
    e7fc:	ff 81       	ldd	r31, Y+7	; 0x07
    e7fe:	19 95       	eicall
    e800:	68 2f       	mov	r22, r24
    e802:	80 2f       	mov	r24, r16
    e804:	a3 dc       	rcall	.-1722   	; 0xe14c <udc_update_iface_desc>
    e806:	88 23       	and	r24, r24
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
    e808:	29 f0       	breq	.+10     	; 0xe814 <udc_process_setup+0x4a8>
    e80a:	ec 81       	ldd	r30, Y+4	; 0x04
    e80c:	fd 81       	ldd	r31, Y+5	; 0x05
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
    e80e:	19 95       	eicall
    e810:	81 11       	cpse	r24, r1
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    e812:	5b c0       	rjmp	.+182    	; 0xe8ca <udc_process_setup+0x55e>
    e814:	80 91 d1 2d 	lds	r24, 0x2DD1	; 0x802dd1 <udd_g_ctrlreq>
    e818:	8f 71       	andi	r24, 0x1F	; 31
    e81a:	82 30       	cpi	r24, 0x02	; 2
    e81c:	09 f0       	breq	.+2      	; 0xe820 <udc_process_setup+0x4b4>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    e81e:	44 c0       	rjmp	.+136    	; 0xe8a8 <udc_process_setup+0x53c>
    e820:	80 91 bc 2d 	lds	r24, 0x2DBC	; 0x802dbc <udc_num_configuration>
    e824:	88 23       	and	r24, r24
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    e826:	b1 f1       	breq	.+108    	; 0xe894 <udc_process_setup+0x528>
    e828:	a0 91 ba 2d 	lds	r26, 0x2DBA	; 0x802dba <udc_ptr_conf>
    e82c:	b0 91 bb 2d 	lds	r27, 0x2DBB	; 0x802dbb <udc_ptr_conf+0x1>
    e830:	ed 91       	ld	r30, X+
    e832:	fc 91       	ld	r31, X
    e834:	11 97       	sbiw	r26, 0x01	; 1
    e836:	84 81       	ldd	r24, Z+4	; 0x04
    e838:	88 23       	and	r24, r24
    e83a:	71 f1       	breq	.+92     	; 0xe898 <udc_process_setup+0x52c>
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
    e83c:	c0 e0       	ldi	r28, 0x00	; 0
    e83e:	ec 2f       	mov	r30, r28
    e840:	f0 e0       	ldi	r31, 0x00	; 0
    e842:	ee 0f       	add	r30, r30
    e844:	ff 1f       	adc	r31, r31
    e846:	12 96       	adiw	r26, 0x02	; 2
    e848:	8d 91       	ld	r24, X+
    e84a:	9c 91       	ld	r25, X
    e84c:	13 97       	sbiw	r26, 0x03	; 3
    e84e:	e8 0f       	add	r30, r24
    e850:	f9 1f       	adc	r31, r25
    e852:	00 81       	ld	r16, Z
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    e854:	11 81       	ldd	r17, Z+1	; 0x01
    e856:	d8 01       	movw	r26, r16
    e858:	16 96       	adiw	r26, 0x06	; 6
    e85a:	ed 91       	ld	r30, X+
    e85c:	fc 91       	ld	r31, X
    e85e:	17 97       	sbiw	r26, 0x07	; 7
    e860:	19 95       	eicall
    e862:	68 2f       	mov	r22, r24
    e864:	8c 2f       	mov	r24, r28
    e866:	72 dc       	rcall	.-1820   	; 0xe14c <udc_update_iface_desc>
    e868:	88 23       	and	r24, r24
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
    e86a:	79 f1       	breq	.+94     	; 0xe8ca <udc_process_setup+0x55e>
    e86c:	d8 01       	movw	r26, r16
    e86e:	14 96       	adiw	r26, 0x04	; 4
    e870:	ed 91       	ld	r30, X+
    e872:	fc 91       	ld	r31, X
    e874:	15 97       	sbiw	r26, 0x05	; 5
    e876:	19 95       	eicall
    e878:	81 11       	cpse	r24, r1
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    e87a:	27 c0       	rjmp	.+78     	; 0xe8ca <udc_process_setup+0x55e>
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    e87c:	cf 5f       	subi	r28, 0xFF	; 255
    e87e:	a0 91 ba 2d 	lds	r26, 0x2DBA	; 0x802dba <udc_ptr_conf>
    e882:	b0 91 bb 2d 	lds	r27, 0x2DBB	; 0x802dbb <udc_ptr_conf+0x1>
    e886:	ed 91       	ld	r30, X+
    e888:	fc 91       	ld	r31, X
    e88a:	11 97       	sbiw	r26, 0x01	; 1
    e88c:	94 81       	ldd	r25, Z+4	; 0x04
    e88e:	c9 17       	cp	r28, r25
    e890:	b0 f2       	brcs	.-84     	; 0xe83e <udc_process_setup+0x4d2>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
    e892:	1b c0       	rjmp	.+54     	; 0xe8ca <udc_process_setup+0x55e>
    e894:	80 e0       	ldi	r24, 0x00	; 0
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
    e896:	19 c0       	rjmp	.+50     	; 0xe8ca <udc_process_setup+0x55e>
    e898:	80 e0       	ldi	r24, 0x00	; 0
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
    e89a:	17 c0       	rjmp	.+46     	; 0xe8ca <udc_process_setup+0x55e>
    e89c:	80 e0       	ldi	r24, 0x00	; 0
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
    e89e:	15 c0       	rjmp	.+42     	; 0xe8ca <udc_process_setup+0x55e>
    e8a0:	80 e0       	ldi	r24, 0x00	; 0
    e8a2:	13 c0       	rjmp	.+38     	; 0xe8ca <udc_process_setup+0x55e>
    e8a4:	80 e0       	ldi	r24, 0x00	; 0
    e8a6:	11 c0       	rjmp	.+34     	; 0xe8ca <udc_process_setup+0x55e>
    e8a8:	80 e0       	ldi	r24, 0x00	; 0
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    e8aa:	0f c0       	rjmp	.+30     	; 0xe8ca <udc_process_setup+0x55e>
    e8ac:	98 2f       	mov	r25, r24
    e8ae:	90 76       	andi	r25, 0x60	; 96
    e8b0:	09 f0       	breq	.+2      	; 0xe8b4 <udc_process_setup+0x548>
    e8b2:	7b cf       	rjmp	.-266    	; 0xe7aa <udc_process_setup+0x43e>
    e8b4:	74 cd       	rjmp	.-1304   	; 0xe39e <udc_process_setup+0x32>
    e8b6:	98 2f       	mov	r25, r24
    e8b8:	90 76       	andi	r25, 0x60	; 96
    e8ba:	09 f0       	breq	.+2      	; 0xe8be <udc_process_setup+0x552>
    e8bc:	76 cf       	rjmp	.-276    	; 0xe7aa <udc_process_setup+0x43e>
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    e8be:	77 ce       	rjmp	.-786    	; 0xe5ae <udc_process_setup+0x242>
		str = udc_string_product_name;
    e8c0:	3c e0       	ldi	r19, 0x0C	; 12
    e8c2:	e6 e0       	ldi	r30, 0x06	; 6
    e8c4:	f1 e2       	ldi	r31, 0x21	; 33
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
			return true;
    e8c6:	eb cd       	rjmp	.-1066   	; 0xe49e <udc_process_setup+0x132>
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
    e8c8:	81 e0       	ldi	r24, 0x01	; 1
    e8ca:	df 91       	pop	r29
    e8cc:	cf 91       	pop	r28
    e8ce:	1f 91       	pop	r17
    e8d0:	0f 91       	pop	r16
    e8d2:	08 95       	ret

0000e8d4 <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
    e8d4:	cf 93       	push	r28
    e8d6:	df 93       	push	r29
    e8d8:	1f 92       	push	r1
    e8da:	cd b7       	in	r28, 0x3d	; 61
    e8dc:	de b7       	in	r29, 0x3e	; 62
	char c;
	ptr_get(stdio_base,&c);
    e8de:	80 91 71 2e 	lds	r24, 0x2E71	; 0x802e71 <stdio_base>
    e8e2:	90 91 72 2e 	lds	r25, 0x2E72	; 0x802e72 <stdio_base+0x1>
    e8e6:	e0 91 6d 2e 	lds	r30, 0x2E6D	; 0x802e6d <ptr_get>
    e8ea:	f0 91 6e 2e 	lds	r31, 0x2E6E	; 0x802e6e <ptr_get+0x1>
    e8ee:	be 01       	movw	r22, r28
    e8f0:	6f 5f       	subi	r22, 0xFF	; 255
    e8f2:	7f 4f       	sbci	r23, 0xFF	; 255
    e8f4:	19 95       	eicall
	return c;
    e8f6:	89 81       	ldd	r24, Y+1	; 0x01
}
    e8f8:	08 2e       	mov	r0, r24
    e8fa:	00 0c       	add	r0, r0
    e8fc:	99 0b       	sbc	r25, r25
    e8fe:	0f 90       	pop	r0
    e900:	df 91       	pop	r29
    e902:	cf 91       	pop	r28
    e904:	08 95       	ret

0000e906 <stdio_usb_putchar>:
int stdio_usb_putchar (volatile void * unused, char data)
{
	/* A negative return value should be used to indicate that data
	 * was not written, but this doesn't seem to work with GCC libc.
	 */
	if (!stdio_usb_interface_enable) {
    e906:	80 91 c2 2d 	lds	r24, 0x2DC2	; 0x802dc2 <stdio_usb_interface_enable>
    e90a:	88 23       	and	r24, r24
    e90c:	81 f0       	breq	.+32     	; 0xe92e <stdio_usb_putchar+0x28>
    e90e:	86 2f       	mov	r24, r22
		return 0;  // -1
	}

	return udi_cdc_putc(data) ? 0 : -1;
    e910:	08 2e       	mov	r0, r24
    e912:	00 0c       	add	r0, r0
    e914:	99 0b       	sbc	r25, r25
    e916:	db db       	rcall	.-2122   	; 0xe0ce <udi_cdc_putc>
    e918:	21 e0       	ldi	r18, 0x01	; 1
    e91a:	30 e0       	ldi	r19, 0x00	; 0
    e91c:	89 2b       	or	r24, r25
    e91e:	11 f0       	breq	.+4      	; 0xe924 <stdio_usb_putchar+0x1e>
    e920:	20 e0       	ldi	r18, 0x00	; 0
    e922:	30 e0       	ldi	r19, 0x00	; 0
    e924:	88 27       	eor	r24, r24
    e926:	99 27       	eor	r25, r25
    e928:	82 1b       	sub	r24, r18
    e92a:	93 0b       	sbc	r25, r19
    e92c:	08 95       	ret
{
	/* A negative return value should be used to indicate that data
	 * was not written, but this doesn't seem to work with GCC libc.
	 */
	if (!stdio_usb_interface_enable) {
		return 0;  // -1
    e92e:	80 e0       	ldi	r24, 0x00	; 0
    e930:	90 e0       	ldi	r25, 0x00	; 0
	}

	return udi_cdc_putc(data) ? 0 : -1;
}
    e932:	08 95       	ret

0000e934 <stdio_usb_getchar>:

void stdio_usb_getchar (void volatile * unused, char *data)
{
    e934:	cf 93       	push	r28
    e936:	df 93       	push	r29
	/* A negative return value should be used to indicate that data
	 * was not read, but this doesn't seem to work with GCC libc.
	 */
	if (!stdio_usb_interface_enable) {
    e938:	80 91 c2 2d 	lds	r24, 0x2DC2	; 0x802dc2 <stdio_usb_interface_enable>
    e93c:	81 11       	cpse	r24, r1
    e93e:	03 c0       	rjmp	.+6      	; 0xe946 <stdio_usb_getchar+0x12>
		*data = 0;  // -1
    e940:	fb 01       	movw	r30, r22
    e942:	10 82       	st	Z, r1
		return;
    e944:	03 c0       	rjmp	.+6      	; 0xe94c <stdio_usb_getchar+0x18>
	}

	*data = (char)udi_cdc_getc();
    e946:	eb 01       	movw	r28, r22
    e948:	cf da       	rcall	.-2658   	; 0xdee8 <udi_cdc_getc>
}
    e94a:	88 83       	st	Y, r24
    e94c:	df 91       	pop	r29
    e94e:	cf 91       	pop	r28
    e950:	08 95       	ret

0000e952 <stdio_usb_enable>:

bool stdio_usb_enable(void)
{
	stdio_usb_interface_enable = true;
    e952:	81 e0       	ldi	r24, 0x01	; 1
    e954:	80 93 c2 2d 	sts	0x2DC2, r24	; 0x802dc2 <stdio_usb_interface_enable>
	return true;
}
    e958:	08 95       	ret

0000e95a <stdio_usb_disable>:

void stdio_usb_disable(void)
{
	stdio_usb_interface_enable = false;
    e95a:	10 92 c2 2d 	sts	0x2DC2, r1	; 0x802dc2 <stdio_usb_interface_enable>
    e95e:	08 95       	ret

0000e960 <stdio_usb_init>:
}

void stdio_usb_init(void)
{
	stdio_base = NULL;
    e960:	10 92 71 2e 	sts	0x2E71, r1	; 0x802e71 <stdio_base>
    e964:	10 92 72 2e 	sts	0x2E72, r1	; 0x802e72 <stdio_base+0x1>
	ptr_put = stdio_usb_putchar;
    e968:	83 e8       	ldi	r24, 0x83	; 131
    e96a:	94 e7       	ldi	r25, 0x74	; 116
    e96c:	80 93 6f 2e 	sts	0x2E6F, r24	; 0x802e6f <ptr_put>
    e970:	90 93 70 2e 	sts	0x2E70, r25	; 0x802e70 <ptr_put+0x1>
	ptr_get = stdio_usb_getchar;
    e974:	8a e9       	ldi	r24, 0x9A	; 154
    e976:	94 e7       	ldi	r25, 0x74	; 116
    e978:	80 93 6d 2e 	sts	0x2E6D, r24	; 0x802e6d <ptr_get>
    e97c:	90 93 6e 2e 	sts	0x2E6E, r25	; 0x802e6e <ptr_get+0x1>
	udc_start ();

#if defined(__GNUC__)
# if XMEGA
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
    e980:	94 dc       	rcall	.-1752   	; 0xe2aa <udc_start>
    e982:	6a e6       	ldi	r22, 0x6A	; 106
    e984:	74 e7       	ldi	r23, 0x74	; 116
    e986:	88 ec       	ldi	r24, 0xC8	; 200
    e988:	94 e7       	ldi	r25, 0x74	; 116
    e98a:	0c 94 20 80 	jmp	0x10040	; 0x10040 <fdevopen>
    e98e:	08 95       	ret

0000e990 <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
    e990:	68 2f       	mov	r22, r24
	if (ptr_put(stdio_base, c) < 0) {
    e992:	80 91 71 2e 	lds	r24, 0x2E71	; 0x802e71 <stdio_base>
    e996:	90 91 72 2e 	lds	r25, 0x2E72	; 0x802e72 <stdio_base+0x1>
    e99a:	e0 91 6f 2e 	lds	r30, 0x2E6F	; 0x802e6f <ptr_put>
    e99e:	f0 91 70 2e 	lds	r31, 0x2E70	; 0x802e70 <ptr_put+0x1>
    e9a2:	19 95       	eicall
    e9a4:	99 23       	and	r25, r25
    e9a6:	1c f0       	brlt	.+6      	; 0xe9ae <_write+0x1e>
		return -1;
	}
	return 1;
    e9a8:	81 e0       	ldi	r24, 0x01	; 1
    e9aa:	90 e0       	ldi	r25, 0x00	; 0
    e9ac:	08 95       	ret
int _write (char c, int *f);

int _write (char c, int *f)
{
	if (ptr_put(stdio_base, c) < 0) {
		return -1;
    e9ae:	8f ef       	ldi	r24, 0xFF	; 255
    e9b0:	9f ef       	ldi	r25, 0xFF	; 255
	}
	return 1;
}
    e9b2:	08 95       	ret

0000e9b4 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    e9b4:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    e9b8:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    e9ba:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    e9bc:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    e9c0:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    e9c2:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    e9c6:	08 95       	ret

0000e9c8 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    e9c8:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    e9ca:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    e9cc:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    e9ce:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    e9d0:	60 83       	st	Z, r22
	ret                             // Return to caller
    e9d2:	08 95       	ret

0000e9d4 <vfprintf>:
    e9d4:	2f 92       	push	r2
    e9d6:	3f 92       	push	r3
    e9d8:	4f 92       	push	r4
    e9da:	5f 92       	push	r5
    e9dc:	6f 92       	push	r6
    e9de:	7f 92       	push	r7
    e9e0:	8f 92       	push	r8
    e9e2:	9f 92       	push	r9
    e9e4:	af 92       	push	r10
    e9e6:	bf 92       	push	r11
    e9e8:	cf 92       	push	r12
    e9ea:	df 92       	push	r13
    e9ec:	ef 92       	push	r14
    e9ee:	ff 92       	push	r15
    e9f0:	0f 93       	push	r16
    e9f2:	1f 93       	push	r17
    e9f4:	cf 93       	push	r28
    e9f6:	df 93       	push	r29
    e9f8:	cd b7       	in	r28, 0x3d	; 61
    e9fa:	de b7       	in	r29, 0x3e	; 62
    e9fc:	60 97       	sbiw	r28, 0x10	; 16
    e9fe:	cd bf       	out	0x3d, r28	; 61
    ea00:	de bf       	out	0x3e, r29	; 62
    ea02:	7c 01       	movw	r14, r24
    ea04:	1b 01       	movw	r2, r22
    ea06:	6a 01       	movw	r12, r20
    ea08:	fc 01       	movw	r30, r24
    ea0a:	16 82       	std	Z+6, r1	; 0x06
    ea0c:	17 82       	std	Z+7, r1	; 0x07
    ea0e:	83 81       	ldd	r24, Z+3	; 0x03
    ea10:	81 ff       	sbrs	r24, 1
    ea12:	44 c3       	rjmp	.+1672   	; 0xf09c <vfprintf+0x6c8>
    ea14:	9e 01       	movw	r18, r28
    ea16:	2f 5f       	subi	r18, 0xFF	; 255
    ea18:	3f 4f       	sbci	r19, 0xFF	; 255
    ea1a:	39 01       	movw	r6, r18
    ea1c:	f7 01       	movw	r30, r14
    ea1e:	93 81       	ldd	r25, Z+3	; 0x03
    ea20:	f1 01       	movw	r30, r2
    ea22:	93 fd       	sbrc	r25, 3
    ea24:	85 91       	lpm	r24, Z+
    ea26:	93 ff       	sbrs	r25, 3
    ea28:	81 91       	ld	r24, Z+
    ea2a:	1f 01       	movw	r2, r30
    ea2c:	88 23       	and	r24, r24
    ea2e:	09 f4       	brne	.+2      	; 0xea32 <vfprintf+0x5e>
    ea30:	31 c3       	rjmp	.+1634   	; 0xf094 <vfprintf+0x6c0>
    ea32:	85 32       	cpi	r24, 0x25	; 37
    ea34:	39 f4       	brne	.+14     	; 0xea44 <vfprintf+0x70>
    ea36:	93 fd       	sbrc	r25, 3
    ea38:	85 91       	lpm	r24, Z+
    ea3a:	93 ff       	sbrs	r25, 3
    ea3c:	81 91       	ld	r24, Z+
    ea3e:	1f 01       	movw	r2, r30
    ea40:	85 32       	cpi	r24, 0x25	; 37
    ea42:	39 f4       	brne	.+14     	; 0xea52 <vfprintf+0x7e>
    ea44:	b7 01       	movw	r22, r14
    ea46:	90 e0       	ldi	r25, 0x00	; 0
    ea48:	0e 94 6a 80 	call	0x100d4	; 0x100d4 <fputc>
    ea4c:	56 01       	movw	r10, r12
    ea4e:	65 01       	movw	r12, r10
    ea50:	e5 cf       	rjmp	.-54     	; 0xea1c <vfprintf+0x48>
    ea52:	10 e0       	ldi	r17, 0x00	; 0
    ea54:	51 2c       	mov	r5, r1
    ea56:	91 2c       	mov	r9, r1
    ea58:	ff e1       	ldi	r31, 0x1F	; 31
    ea5a:	f9 15       	cp	r31, r9
    ea5c:	d8 f0       	brcs	.+54     	; 0xea94 <vfprintf+0xc0>
    ea5e:	8b 32       	cpi	r24, 0x2B	; 43
    ea60:	79 f0       	breq	.+30     	; 0xea80 <vfprintf+0xac>
    ea62:	38 f4       	brcc	.+14     	; 0xea72 <vfprintf+0x9e>
    ea64:	80 32       	cpi	r24, 0x20	; 32
    ea66:	79 f0       	breq	.+30     	; 0xea86 <vfprintf+0xb2>
    ea68:	83 32       	cpi	r24, 0x23	; 35
    ea6a:	a1 f4       	brne	.+40     	; 0xea94 <vfprintf+0xc0>
    ea6c:	f9 2d       	mov	r31, r9
    ea6e:	f0 61       	ori	r31, 0x10	; 16
    ea70:	2e c0       	rjmp	.+92     	; 0xeace <vfprintf+0xfa>
    ea72:	8d 32       	cpi	r24, 0x2D	; 45
    ea74:	61 f0       	breq	.+24     	; 0xea8e <vfprintf+0xba>
    ea76:	80 33       	cpi	r24, 0x30	; 48
    ea78:	69 f4       	brne	.+26     	; 0xea94 <vfprintf+0xc0>
    ea7a:	29 2d       	mov	r18, r9
    ea7c:	21 60       	ori	r18, 0x01	; 1
    ea7e:	2d c0       	rjmp	.+90     	; 0xeada <vfprintf+0x106>
    ea80:	39 2d       	mov	r19, r9
    ea82:	32 60       	ori	r19, 0x02	; 2
    ea84:	93 2e       	mov	r9, r19
    ea86:	89 2d       	mov	r24, r9
    ea88:	84 60       	ori	r24, 0x04	; 4
    ea8a:	98 2e       	mov	r9, r24
    ea8c:	2a c0       	rjmp	.+84     	; 0xeae2 <vfprintf+0x10e>
    ea8e:	e9 2d       	mov	r30, r9
    ea90:	e8 60       	ori	r30, 0x08	; 8
    ea92:	15 c0       	rjmp	.+42     	; 0xeabe <vfprintf+0xea>
    ea94:	97 fc       	sbrc	r9, 7
    ea96:	2d c0       	rjmp	.+90     	; 0xeaf2 <vfprintf+0x11e>
    ea98:	20 ed       	ldi	r18, 0xD0	; 208
    ea9a:	28 0f       	add	r18, r24
    ea9c:	2a 30       	cpi	r18, 0x0A	; 10
    ea9e:	88 f4       	brcc	.+34     	; 0xeac2 <vfprintf+0xee>
    eaa0:	96 fe       	sbrs	r9, 6
    eaa2:	06 c0       	rjmp	.+12     	; 0xeab0 <vfprintf+0xdc>
    eaa4:	3a e0       	ldi	r19, 0x0A	; 10
    eaa6:	13 9f       	mul	r17, r19
    eaa8:	20 0d       	add	r18, r0
    eaaa:	11 24       	eor	r1, r1
    eaac:	12 2f       	mov	r17, r18
    eaae:	19 c0       	rjmp	.+50     	; 0xeae2 <vfprintf+0x10e>
    eab0:	8a e0       	ldi	r24, 0x0A	; 10
    eab2:	58 9e       	mul	r5, r24
    eab4:	20 0d       	add	r18, r0
    eab6:	11 24       	eor	r1, r1
    eab8:	52 2e       	mov	r5, r18
    eaba:	e9 2d       	mov	r30, r9
    eabc:	e0 62       	ori	r30, 0x20	; 32
    eabe:	9e 2e       	mov	r9, r30
    eac0:	10 c0       	rjmp	.+32     	; 0xeae2 <vfprintf+0x10e>
    eac2:	8e 32       	cpi	r24, 0x2E	; 46
    eac4:	31 f4       	brne	.+12     	; 0xead2 <vfprintf+0xfe>
    eac6:	96 fc       	sbrc	r9, 6
    eac8:	e5 c2       	rjmp	.+1482   	; 0xf094 <vfprintf+0x6c0>
    eaca:	f9 2d       	mov	r31, r9
    eacc:	f0 64       	ori	r31, 0x40	; 64
    eace:	9f 2e       	mov	r9, r31
    ead0:	08 c0       	rjmp	.+16     	; 0xeae2 <vfprintf+0x10e>
    ead2:	8c 36       	cpi	r24, 0x6C	; 108
    ead4:	21 f4       	brne	.+8      	; 0xeade <vfprintf+0x10a>
    ead6:	29 2d       	mov	r18, r9
    ead8:	20 68       	ori	r18, 0x80	; 128
    eada:	92 2e       	mov	r9, r18
    eadc:	02 c0       	rjmp	.+4      	; 0xeae2 <vfprintf+0x10e>
    eade:	88 36       	cpi	r24, 0x68	; 104
    eae0:	41 f4       	brne	.+16     	; 0xeaf2 <vfprintf+0x11e>
    eae2:	f1 01       	movw	r30, r2
    eae4:	93 fd       	sbrc	r25, 3
    eae6:	85 91       	lpm	r24, Z+
    eae8:	93 ff       	sbrs	r25, 3
    eaea:	81 91       	ld	r24, Z+
    eaec:	1f 01       	movw	r2, r30
    eaee:	81 11       	cpse	r24, r1
    eaf0:	b3 cf       	rjmp	.-154    	; 0xea58 <vfprintf+0x84>
    eaf2:	9b eb       	ldi	r25, 0xBB	; 187
    eaf4:	98 0f       	add	r25, r24
    eaf6:	93 30       	cpi	r25, 0x03	; 3
    eaf8:	20 f4       	brcc	.+8      	; 0xeb02 <vfprintf+0x12e>
    eafa:	99 2d       	mov	r25, r9
    eafc:	90 61       	ori	r25, 0x10	; 16
    eafe:	80 5e       	subi	r24, 0xE0	; 224
    eb00:	07 c0       	rjmp	.+14     	; 0xeb10 <vfprintf+0x13c>
    eb02:	9b e9       	ldi	r25, 0x9B	; 155
    eb04:	98 0f       	add	r25, r24
    eb06:	93 30       	cpi	r25, 0x03	; 3
    eb08:	08 f0       	brcs	.+2      	; 0xeb0c <vfprintf+0x138>
    eb0a:	66 c1       	rjmp	.+716    	; 0xedd8 <vfprintf+0x404>
    eb0c:	99 2d       	mov	r25, r9
    eb0e:	9f 7e       	andi	r25, 0xEF	; 239
    eb10:	96 ff       	sbrs	r25, 6
    eb12:	16 e0       	ldi	r17, 0x06	; 6
    eb14:	9f 73       	andi	r25, 0x3F	; 63
    eb16:	99 2e       	mov	r9, r25
    eb18:	85 36       	cpi	r24, 0x65	; 101
    eb1a:	19 f4       	brne	.+6      	; 0xeb22 <vfprintf+0x14e>
    eb1c:	90 64       	ori	r25, 0x40	; 64
    eb1e:	99 2e       	mov	r9, r25
    eb20:	08 c0       	rjmp	.+16     	; 0xeb32 <vfprintf+0x15e>
    eb22:	86 36       	cpi	r24, 0x66	; 102
    eb24:	21 f4       	brne	.+8      	; 0xeb2e <vfprintf+0x15a>
    eb26:	39 2f       	mov	r19, r25
    eb28:	30 68       	ori	r19, 0x80	; 128
    eb2a:	93 2e       	mov	r9, r19
    eb2c:	02 c0       	rjmp	.+4      	; 0xeb32 <vfprintf+0x15e>
    eb2e:	11 11       	cpse	r17, r1
    eb30:	11 50       	subi	r17, 0x01	; 1
    eb32:	97 fe       	sbrs	r9, 7
    eb34:	07 c0       	rjmp	.+14     	; 0xeb44 <vfprintf+0x170>
    eb36:	1c 33       	cpi	r17, 0x3C	; 60
    eb38:	50 f4       	brcc	.+20     	; 0xeb4e <vfprintf+0x17a>
    eb3a:	44 24       	eor	r4, r4
    eb3c:	43 94       	inc	r4
    eb3e:	41 0e       	add	r4, r17
    eb40:	27 e0       	ldi	r18, 0x07	; 7
    eb42:	0b c0       	rjmp	.+22     	; 0xeb5a <vfprintf+0x186>
    eb44:	18 30       	cpi	r17, 0x08	; 8
    eb46:	38 f0       	brcs	.+14     	; 0xeb56 <vfprintf+0x182>
    eb48:	27 e0       	ldi	r18, 0x07	; 7
    eb4a:	17 e0       	ldi	r17, 0x07	; 7
    eb4c:	05 c0       	rjmp	.+10     	; 0xeb58 <vfprintf+0x184>
    eb4e:	27 e0       	ldi	r18, 0x07	; 7
    eb50:	9c e3       	ldi	r25, 0x3C	; 60
    eb52:	49 2e       	mov	r4, r25
    eb54:	02 c0       	rjmp	.+4      	; 0xeb5a <vfprintf+0x186>
    eb56:	21 2f       	mov	r18, r17
    eb58:	41 2c       	mov	r4, r1
    eb5a:	56 01       	movw	r10, r12
    eb5c:	84 e0       	ldi	r24, 0x04	; 4
    eb5e:	a8 0e       	add	r10, r24
    eb60:	b1 1c       	adc	r11, r1
    eb62:	f6 01       	movw	r30, r12
    eb64:	60 81       	ld	r22, Z
    eb66:	71 81       	ldd	r23, Z+1	; 0x01
    eb68:	82 81       	ldd	r24, Z+2	; 0x02
    eb6a:	93 81       	ldd	r25, Z+3	; 0x03
    eb6c:	04 2d       	mov	r16, r4
    eb6e:	a3 01       	movw	r20, r6
    eb70:	0e 94 b4 7e 	call	0xfd68	; 0xfd68 <__ftoa_engine>
    eb74:	6c 01       	movw	r12, r24
    eb76:	f9 81       	ldd	r31, Y+1	; 0x01
    eb78:	fc 87       	std	Y+12, r31	; 0x0c
    eb7a:	f0 ff       	sbrs	r31, 0
    eb7c:	02 c0       	rjmp	.+4      	; 0xeb82 <vfprintf+0x1ae>
    eb7e:	f3 ff       	sbrs	r31, 3
    eb80:	06 c0       	rjmp	.+12     	; 0xeb8e <vfprintf+0x1ba>
    eb82:	91 fc       	sbrc	r9, 1
    eb84:	06 c0       	rjmp	.+12     	; 0xeb92 <vfprintf+0x1be>
    eb86:	92 fe       	sbrs	r9, 2
    eb88:	06 c0       	rjmp	.+12     	; 0xeb96 <vfprintf+0x1c2>
    eb8a:	00 e2       	ldi	r16, 0x20	; 32
    eb8c:	05 c0       	rjmp	.+10     	; 0xeb98 <vfprintf+0x1c4>
    eb8e:	0d e2       	ldi	r16, 0x2D	; 45
    eb90:	03 c0       	rjmp	.+6      	; 0xeb98 <vfprintf+0x1c4>
    eb92:	0b e2       	ldi	r16, 0x2B	; 43
    eb94:	01 c0       	rjmp	.+2      	; 0xeb98 <vfprintf+0x1c4>
    eb96:	00 e0       	ldi	r16, 0x00	; 0
    eb98:	8c 85       	ldd	r24, Y+12	; 0x0c
    eb9a:	8c 70       	andi	r24, 0x0C	; 12
    eb9c:	19 f0       	breq	.+6      	; 0xeba4 <vfprintf+0x1d0>
    eb9e:	01 11       	cpse	r16, r1
    eba0:	5a c2       	rjmp	.+1204   	; 0xf056 <vfprintf+0x682>
    eba2:	9b c2       	rjmp	.+1334   	; 0xf0da <vfprintf+0x706>
    eba4:	97 fe       	sbrs	r9, 7
    eba6:	10 c0       	rjmp	.+32     	; 0xebc8 <vfprintf+0x1f4>
    eba8:	4c 0c       	add	r4, r12
    ebaa:	fc 85       	ldd	r31, Y+12	; 0x0c
    ebac:	f4 ff       	sbrs	r31, 4
    ebae:	04 c0       	rjmp	.+8      	; 0xebb8 <vfprintf+0x1e4>
    ebb0:	8a 81       	ldd	r24, Y+2	; 0x02
    ebb2:	81 33       	cpi	r24, 0x31	; 49
    ebb4:	09 f4       	brne	.+2      	; 0xebb8 <vfprintf+0x1e4>
    ebb6:	4a 94       	dec	r4
    ebb8:	14 14       	cp	r1, r4
    ebba:	74 f5       	brge	.+92     	; 0xec18 <vfprintf+0x244>
    ebbc:	28 e0       	ldi	r18, 0x08	; 8
    ebbe:	24 15       	cp	r18, r4
    ebc0:	78 f5       	brcc	.+94     	; 0xec20 <vfprintf+0x24c>
    ebc2:	88 e0       	ldi	r24, 0x08	; 8
    ebc4:	48 2e       	mov	r4, r24
    ebc6:	2c c0       	rjmp	.+88     	; 0xec20 <vfprintf+0x24c>
    ebc8:	96 fc       	sbrc	r9, 6
    ebca:	2a c0       	rjmp	.+84     	; 0xec20 <vfprintf+0x24c>
    ebcc:	81 2f       	mov	r24, r17
    ebce:	90 e0       	ldi	r25, 0x00	; 0
    ebd0:	8c 15       	cp	r24, r12
    ebd2:	9d 05       	cpc	r25, r13
    ebd4:	9c f0       	brlt	.+38     	; 0xebfc <vfprintf+0x228>
    ebd6:	3c ef       	ldi	r19, 0xFC	; 252
    ebd8:	c3 16       	cp	r12, r19
    ebda:	3f ef       	ldi	r19, 0xFF	; 255
    ebdc:	d3 06       	cpc	r13, r19
    ebde:	74 f0       	brlt	.+28     	; 0xebfc <vfprintf+0x228>
    ebe0:	89 2d       	mov	r24, r9
    ebe2:	80 68       	ori	r24, 0x80	; 128
    ebe4:	98 2e       	mov	r9, r24
    ebe6:	0a c0       	rjmp	.+20     	; 0xebfc <vfprintf+0x228>
    ebe8:	e2 e0       	ldi	r30, 0x02	; 2
    ebea:	f0 e0       	ldi	r31, 0x00	; 0
    ebec:	ec 0f       	add	r30, r28
    ebee:	fd 1f       	adc	r31, r29
    ebf0:	e1 0f       	add	r30, r17
    ebf2:	f1 1d       	adc	r31, r1
    ebf4:	80 81       	ld	r24, Z
    ebf6:	80 33       	cpi	r24, 0x30	; 48
    ebf8:	19 f4       	brne	.+6      	; 0xec00 <vfprintf+0x22c>
    ebfa:	11 50       	subi	r17, 0x01	; 1
    ebfc:	11 11       	cpse	r17, r1
    ebfe:	f4 cf       	rjmp	.-24     	; 0xebe8 <vfprintf+0x214>
    ec00:	97 fe       	sbrs	r9, 7
    ec02:	0e c0       	rjmp	.+28     	; 0xec20 <vfprintf+0x24c>
    ec04:	44 24       	eor	r4, r4
    ec06:	43 94       	inc	r4
    ec08:	41 0e       	add	r4, r17
    ec0a:	81 2f       	mov	r24, r17
    ec0c:	90 e0       	ldi	r25, 0x00	; 0
    ec0e:	c8 16       	cp	r12, r24
    ec10:	d9 06       	cpc	r13, r25
    ec12:	2c f4       	brge	.+10     	; 0xec1e <vfprintf+0x24a>
    ec14:	1c 19       	sub	r17, r12
    ec16:	04 c0       	rjmp	.+8      	; 0xec20 <vfprintf+0x24c>
    ec18:	44 24       	eor	r4, r4
    ec1a:	43 94       	inc	r4
    ec1c:	01 c0       	rjmp	.+2      	; 0xec20 <vfprintf+0x24c>
    ec1e:	10 e0       	ldi	r17, 0x00	; 0
    ec20:	97 fe       	sbrs	r9, 7
    ec22:	06 c0       	rjmp	.+12     	; 0xec30 <vfprintf+0x25c>
    ec24:	1c 14       	cp	r1, r12
    ec26:	1d 04       	cpc	r1, r13
    ec28:	34 f4       	brge	.+12     	; 0xec36 <vfprintf+0x262>
    ec2a:	c6 01       	movw	r24, r12
    ec2c:	01 96       	adiw	r24, 0x01	; 1
    ec2e:	05 c0       	rjmp	.+10     	; 0xec3a <vfprintf+0x266>
    ec30:	85 e0       	ldi	r24, 0x05	; 5
    ec32:	90 e0       	ldi	r25, 0x00	; 0
    ec34:	02 c0       	rjmp	.+4      	; 0xec3a <vfprintf+0x266>
    ec36:	81 e0       	ldi	r24, 0x01	; 1
    ec38:	90 e0       	ldi	r25, 0x00	; 0
    ec3a:	01 11       	cpse	r16, r1
    ec3c:	01 96       	adiw	r24, 0x01	; 1
    ec3e:	11 23       	and	r17, r17
    ec40:	31 f0       	breq	.+12     	; 0xec4e <vfprintf+0x27a>
    ec42:	21 2f       	mov	r18, r17
    ec44:	30 e0       	ldi	r19, 0x00	; 0
    ec46:	2f 5f       	subi	r18, 0xFF	; 255
    ec48:	3f 4f       	sbci	r19, 0xFF	; 255
    ec4a:	82 0f       	add	r24, r18
    ec4c:	93 1f       	adc	r25, r19
    ec4e:	25 2d       	mov	r18, r5
    ec50:	30 e0       	ldi	r19, 0x00	; 0
    ec52:	82 17       	cp	r24, r18
    ec54:	93 07       	cpc	r25, r19
    ec56:	14 f4       	brge	.+4      	; 0xec5c <vfprintf+0x288>
    ec58:	58 1a       	sub	r5, r24
    ec5a:	01 c0       	rjmp	.+2      	; 0xec5e <vfprintf+0x28a>
    ec5c:	51 2c       	mov	r5, r1
    ec5e:	89 2d       	mov	r24, r9
    ec60:	89 70       	andi	r24, 0x09	; 9
    ec62:	49 f4       	brne	.+18     	; 0xec76 <vfprintf+0x2a2>
    ec64:	55 20       	and	r5, r5
    ec66:	39 f0       	breq	.+14     	; 0xec76 <vfprintf+0x2a2>
    ec68:	b7 01       	movw	r22, r14
    ec6a:	80 e2       	ldi	r24, 0x20	; 32
    ec6c:	90 e0       	ldi	r25, 0x00	; 0
    ec6e:	0e 94 6a 80 	call	0x100d4	; 0x100d4 <fputc>
    ec72:	5a 94       	dec	r5
    ec74:	f7 cf       	rjmp	.-18     	; 0xec64 <vfprintf+0x290>
    ec76:	00 23       	and	r16, r16
    ec78:	29 f0       	breq	.+10     	; 0xec84 <vfprintf+0x2b0>
    ec7a:	b7 01       	movw	r22, r14
    ec7c:	80 2f       	mov	r24, r16
    ec7e:	90 e0       	ldi	r25, 0x00	; 0
    ec80:	0e 94 6a 80 	call	0x100d4	; 0x100d4 <fputc>
    ec84:	93 fc       	sbrc	r9, 3
    ec86:	09 c0       	rjmp	.+18     	; 0xec9a <vfprintf+0x2c6>
    ec88:	55 20       	and	r5, r5
    ec8a:	39 f0       	breq	.+14     	; 0xec9a <vfprintf+0x2c6>
    ec8c:	b7 01       	movw	r22, r14
    ec8e:	80 e3       	ldi	r24, 0x30	; 48
    ec90:	90 e0       	ldi	r25, 0x00	; 0
    ec92:	0e 94 6a 80 	call	0x100d4	; 0x100d4 <fputc>
    ec96:	5a 94       	dec	r5
    ec98:	f7 cf       	rjmp	.-18     	; 0xec88 <vfprintf+0x2b4>
    ec9a:	97 fe       	sbrs	r9, 7
    ec9c:	4c c0       	rjmp	.+152    	; 0xed36 <vfprintf+0x362>
    ec9e:	46 01       	movw	r8, r12
    eca0:	d7 fe       	sbrs	r13, 7
    eca2:	02 c0       	rjmp	.+4      	; 0xeca8 <vfprintf+0x2d4>
    eca4:	81 2c       	mov	r8, r1
    eca6:	91 2c       	mov	r9, r1
    eca8:	c6 01       	movw	r24, r12
    ecaa:	88 19       	sub	r24, r8
    ecac:	99 09       	sbc	r25, r9
    ecae:	f3 01       	movw	r30, r6
    ecb0:	e8 0f       	add	r30, r24
    ecb2:	f9 1f       	adc	r31, r25
    ecb4:	ed 87       	std	Y+13, r30	; 0x0d
    ecb6:	fe 87       	std	Y+14, r31	; 0x0e
    ecb8:	96 01       	movw	r18, r12
    ecba:	24 19       	sub	r18, r4
    ecbc:	31 09       	sbc	r19, r1
    ecbe:	2f 87       	std	Y+15, r18	; 0x0f
    ecc0:	38 8b       	std	Y+16, r19	; 0x10
    ecc2:	01 2f       	mov	r16, r17
    ecc4:	10 e0       	ldi	r17, 0x00	; 0
    ecc6:	11 95       	neg	r17
    ecc8:	01 95       	neg	r16
    ecca:	11 09       	sbc	r17, r1
    eccc:	3f ef       	ldi	r19, 0xFF	; 255
    ecce:	83 16       	cp	r8, r19
    ecd0:	93 06       	cpc	r9, r19
    ecd2:	29 f4       	brne	.+10     	; 0xecde <vfprintf+0x30a>
    ecd4:	b7 01       	movw	r22, r14
    ecd6:	8e e2       	ldi	r24, 0x2E	; 46
    ecd8:	90 e0       	ldi	r25, 0x00	; 0
    ecda:	0e 94 6a 80 	call	0x100d4	; 0x100d4 <fputc>
    ecde:	c8 14       	cp	r12, r8
    ece0:	d9 04       	cpc	r13, r9
    ece2:	4c f0       	brlt	.+18     	; 0xecf6 <vfprintf+0x322>
    ece4:	8f 85       	ldd	r24, Y+15	; 0x0f
    ece6:	98 89       	ldd	r25, Y+16	; 0x10
    ece8:	88 15       	cp	r24, r8
    ecea:	99 05       	cpc	r25, r9
    ecec:	24 f4       	brge	.+8      	; 0xecf6 <vfprintf+0x322>
    ecee:	ed 85       	ldd	r30, Y+13	; 0x0d
    ecf0:	fe 85       	ldd	r31, Y+14	; 0x0e
    ecf2:	81 81       	ldd	r24, Z+1	; 0x01
    ecf4:	01 c0       	rjmp	.+2      	; 0xecf8 <vfprintf+0x324>
    ecf6:	80 e3       	ldi	r24, 0x30	; 48
    ecf8:	f1 e0       	ldi	r31, 0x01	; 1
    ecfa:	8f 1a       	sub	r8, r31
    ecfc:	91 08       	sbc	r9, r1
    ecfe:	2d 85       	ldd	r18, Y+13	; 0x0d
    ed00:	3e 85       	ldd	r19, Y+14	; 0x0e
    ed02:	2f 5f       	subi	r18, 0xFF	; 255
    ed04:	3f 4f       	sbci	r19, 0xFF	; 255
    ed06:	2d 87       	std	Y+13, r18	; 0x0d
    ed08:	3e 87       	std	Y+14, r19	; 0x0e
    ed0a:	80 16       	cp	r8, r16
    ed0c:	91 06       	cpc	r9, r17
    ed0e:	2c f0       	brlt	.+10     	; 0xed1a <vfprintf+0x346>
    ed10:	b7 01       	movw	r22, r14
    ed12:	90 e0       	ldi	r25, 0x00	; 0
    ed14:	0e 94 6a 80 	call	0x100d4	; 0x100d4 <fputc>
    ed18:	d9 cf       	rjmp	.-78     	; 0xeccc <vfprintf+0x2f8>
    ed1a:	c8 14       	cp	r12, r8
    ed1c:	d9 04       	cpc	r13, r9
    ed1e:	41 f4       	brne	.+16     	; 0xed30 <vfprintf+0x35c>
    ed20:	9a 81       	ldd	r25, Y+2	; 0x02
    ed22:	96 33       	cpi	r25, 0x36	; 54
    ed24:	20 f4       	brcc	.+8      	; 0xed2e <vfprintf+0x35a>
    ed26:	95 33       	cpi	r25, 0x35	; 53
    ed28:	19 f4       	brne	.+6      	; 0xed30 <vfprintf+0x35c>
    ed2a:	3c 85       	ldd	r19, Y+12	; 0x0c
    ed2c:	34 ff       	sbrs	r19, 4
    ed2e:	81 e3       	ldi	r24, 0x31	; 49
    ed30:	b7 01       	movw	r22, r14
    ed32:	90 e0       	ldi	r25, 0x00	; 0
    ed34:	4e c0       	rjmp	.+156    	; 0xedd2 <vfprintf+0x3fe>
    ed36:	8a 81       	ldd	r24, Y+2	; 0x02
    ed38:	81 33       	cpi	r24, 0x31	; 49
    ed3a:	19 f0       	breq	.+6      	; 0xed42 <vfprintf+0x36e>
    ed3c:	9c 85       	ldd	r25, Y+12	; 0x0c
    ed3e:	9f 7e       	andi	r25, 0xEF	; 239
    ed40:	9c 87       	std	Y+12, r25	; 0x0c
    ed42:	b7 01       	movw	r22, r14
    ed44:	90 e0       	ldi	r25, 0x00	; 0
    ed46:	0e 94 6a 80 	call	0x100d4	; 0x100d4 <fputc>
    ed4a:	11 11       	cpse	r17, r1
    ed4c:	05 c0       	rjmp	.+10     	; 0xed58 <vfprintf+0x384>
    ed4e:	94 fc       	sbrc	r9, 4
    ed50:	18 c0       	rjmp	.+48     	; 0xed82 <vfprintf+0x3ae>
    ed52:	85 e6       	ldi	r24, 0x65	; 101
    ed54:	90 e0       	ldi	r25, 0x00	; 0
    ed56:	17 c0       	rjmp	.+46     	; 0xed86 <vfprintf+0x3b2>
    ed58:	b7 01       	movw	r22, r14
    ed5a:	8e e2       	ldi	r24, 0x2E	; 46
    ed5c:	90 e0       	ldi	r25, 0x00	; 0
    ed5e:	0e 94 6a 80 	call	0x100d4	; 0x100d4 <fputc>
    ed62:	1e 5f       	subi	r17, 0xFE	; 254
    ed64:	82 e0       	ldi	r24, 0x02	; 2
    ed66:	01 e0       	ldi	r16, 0x01	; 1
    ed68:	08 0f       	add	r16, r24
    ed6a:	f3 01       	movw	r30, r6
    ed6c:	e8 0f       	add	r30, r24
    ed6e:	f1 1d       	adc	r31, r1
    ed70:	80 81       	ld	r24, Z
    ed72:	b7 01       	movw	r22, r14
    ed74:	90 e0       	ldi	r25, 0x00	; 0
    ed76:	0e 94 6a 80 	call	0x100d4	; 0x100d4 <fputc>
    ed7a:	80 2f       	mov	r24, r16
    ed7c:	01 13       	cpse	r16, r17
    ed7e:	f3 cf       	rjmp	.-26     	; 0xed66 <vfprintf+0x392>
    ed80:	e6 cf       	rjmp	.-52     	; 0xed4e <vfprintf+0x37a>
    ed82:	85 e4       	ldi	r24, 0x45	; 69
    ed84:	90 e0       	ldi	r25, 0x00	; 0
    ed86:	b7 01       	movw	r22, r14
    ed88:	0e 94 6a 80 	call	0x100d4	; 0x100d4 <fputc>
    ed8c:	d7 fc       	sbrc	r13, 7
    ed8e:	06 c0       	rjmp	.+12     	; 0xed9c <vfprintf+0x3c8>
    ed90:	c1 14       	cp	r12, r1
    ed92:	d1 04       	cpc	r13, r1
    ed94:	41 f4       	brne	.+16     	; 0xeda6 <vfprintf+0x3d2>
    ed96:	ec 85       	ldd	r30, Y+12	; 0x0c
    ed98:	e4 ff       	sbrs	r30, 4
    ed9a:	05 c0       	rjmp	.+10     	; 0xeda6 <vfprintf+0x3d2>
    ed9c:	d1 94       	neg	r13
    ed9e:	c1 94       	neg	r12
    eda0:	d1 08       	sbc	r13, r1
    eda2:	8d e2       	ldi	r24, 0x2D	; 45
    eda4:	01 c0       	rjmp	.+2      	; 0xeda8 <vfprintf+0x3d4>
    eda6:	8b e2       	ldi	r24, 0x2B	; 43
    eda8:	b7 01       	movw	r22, r14
    edaa:	90 e0       	ldi	r25, 0x00	; 0
    edac:	0e 94 6a 80 	call	0x100d4	; 0x100d4 <fputc>
    edb0:	80 e3       	ldi	r24, 0x30	; 48
    edb2:	2a e0       	ldi	r18, 0x0A	; 10
    edb4:	c2 16       	cp	r12, r18
    edb6:	d1 04       	cpc	r13, r1
    edb8:	2c f0       	brlt	.+10     	; 0xedc4 <vfprintf+0x3f0>
    edba:	8f 5f       	subi	r24, 0xFF	; 255
    edbc:	fa e0       	ldi	r31, 0x0A	; 10
    edbe:	cf 1a       	sub	r12, r31
    edc0:	d1 08       	sbc	r13, r1
    edc2:	f7 cf       	rjmp	.-18     	; 0xedb2 <vfprintf+0x3de>
    edc4:	b7 01       	movw	r22, r14
    edc6:	90 e0       	ldi	r25, 0x00	; 0
    edc8:	0e 94 6a 80 	call	0x100d4	; 0x100d4 <fputc>
    edcc:	b7 01       	movw	r22, r14
    edce:	c6 01       	movw	r24, r12
    edd0:	c0 96       	adiw	r24, 0x30	; 48
    edd2:	0e 94 6a 80 	call	0x100d4	; 0x100d4 <fputc>
    edd6:	54 c1       	rjmp	.+680    	; 0xf080 <vfprintf+0x6ac>
    edd8:	83 36       	cpi	r24, 0x63	; 99
    edda:	31 f0       	breq	.+12     	; 0xede8 <vfprintf+0x414>
    eddc:	83 37       	cpi	r24, 0x73	; 115
    edde:	79 f0       	breq	.+30     	; 0xedfe <vfprintf+0x42a>
    ede0:	83 35       	cpi	r24, 0x53	; 83
    ede2:	09 f0       	breq	.+2      	; 0xede6 <vfprintf+0x412>
    ede4:	56 c0       	rjmp	.+172    	; 0xee92 <vfprintf+0x4be>
    ede6:	20 c0       	rjmp	.+64     	; 0xee28 <vfprintf+0x454>
    ede8:	56 01       	movw	r10, r12
    edea:	32 e0       	ldi	r19, 0x02	; 2
    edec:	a3 0e       	add	r10, r19
    edee:	b1 1c       	adc	r11, r1
    edf0:	f6 01       	movw	r30, r12
    edf2:	80 81       	ld	r24, Z
    edf4:	89 83       	std	Y+1, r24	; 0x01
    edf6:	01 e0       	ldi	r16, 0x01	; 1
    edf8:	10 e0       	ldi	r17, 0x00	; 0
    edfa:	63 01       	movw	r12, r6
    edfc:	12 c0       	rjmp	.+36     	; 0xee22 <vfprintf+0x44e>
    edfe:	56 01       	movw	r10, r12
    ee00:	f2 e0       	ldi	r31, 0x02	; 2
    ee02:	af 0e       	add	r10, r31
    ee04:	b1 1c       	adc	r11, r1
    ee06:	f6 01       	movw	r30, r12
    ee08:	c0 80       	ld	r12, Z
    ee0a:	d1 80       	ldd	r13, Z+1	; 0x01
    ee0c:	96 fe       	sbrs	r9, 6
    ee0e:	03 c0       	rjmp	.+6      	; 0xee16 <vfprintf+0x442>
    ee10:	61 2f       	mov	r22, r17
    ee12:	70 e0       	ldi	r23, 0x00	; 0
    ee14:	02 c0       	rjmp	.+4      	; 0xee1a <vfprintf+0x446>
    ee16:	6f ef       	ldi	r22, 0xFF	; 255
    ee18:	7f ef       	ldi	r23, 0xFF	; 255
    ee1a:	c6 01       	movw	r24, r12
    ee1c:	0e 94 f8 7f 	call	0xfff0	; 0xfff0 <strnlen>
    ee20:	8c 01       	movw	r16, r24
    ee22:	f9 2d       	mov	r31, r9
    ee24:	ff 77       	andi	r31, 0x7F	; 127
    ee26:	14 c0       	rjmp	.+40     	; 0xee50 <vfprintf+0x47c>
    ee28:	56 01       	movw	r10, r12
    ee2a:	22 e0       	ldi	r18, 0x02	; 2
    ee2c:	a2 0e       	add	r10, r18
    ee2e:	b1 1c       	adc	r11, r1
    ee30:	f6 01       	movw	r30, r12
    ee32:	c0 80       	ld	r12, Z
    ee34:	d1 80       	ldd	r13, Z+1	; 0x01
    ee36:	96 fe       	sbrs	r9, 6
    ee38:	03 c0       	rjmp	.+6      	; 0xee40 <vfprintf+0x46c>
    ee3a:	61 2f       	mov	r22, r17
    ee3c:	70 e0       	ldi	r23, 0x00	; 0
    ee3e:	02 c0       	rjmp	.+4      	; 0xee44 <vfprintf+0x470>
    ee40:	6f ef       	ldi	r22, 0xFF	; 255
    ee42:	7f ef       	ldi	r23, 0xFF	; 255
    ee44:	c6 01       	movw	r24, r12
    ee46:	0e 94 b2 7f 	call	0xff64	; 0xff64 <strnlen_P>
    ee4a:	8c 01       	movw	r16, r24
    ee4c:	f9 2d       	mov	r31, r9
    ee4e:	f0 68       	ori	r31, 0x80	; 128
    ee50:	9f 2e       	mov	r9, r31
    ee52:	f3 fd       	sbrc	r31, 3
    ee54:	1a c0       	rjmp	.+52     	; 0xee8a <vfprintf+0x4b6>
    ee56:	85 2d       	mov	r24, r5
    ee58:	90 e0       	ldi	r25, 0x00	; 0
    ee5a:	08 17       	cp	r16, r24
    ee5c:	19 07       	cpc	r17, r25
    ee5e:	a8 f4       	brcc	.+42     	; 0xee8a <vfprintf+0x4b6>
    ee60:	b7 01       	movw	r22, r14
    ee62:	80 e2       	ldi	r24, 0x20	; 32
    ee64:	90 e0       	ldi	r25, 0x00	; 0
    ee66:	0e 94 6a 80 	call	0x100d4	; 0x100d4 <fputc>
    ee6a:	5a 94       	dec	r5
    ee6c:	f4 cf       	rjmp	.-24     	; 0xee56 <vfprintf+0x482>
    ee6e:	f6 01       	movw	r30, r12
    ee70:	97 fc       	sbrc	r9, 7
    ee72:	85 91       	lpm	r24, Z+
    ee74:	97 fe       	sbrs	r9, 7
    ee76:	81 91       	ld	r24, Z+
    ee78:	6f 01       	movw	r12, r30
    ee7a:	b7 01       	movw	r22, r14
    ee7c:	90 e0       	ldi	r25, 0x00	; 0
    ee7e:	0e 94 6a 80 	call	0x100d4	; 0x100d4 <fputc>
    ee82:	51 10       	cpse	r5, r1
    ee84:	5a 94       	dec	r5
    ee86:	01 50       	subi	r16, 0x01	; 1
    ee88:	11 09       	sbc	r17, r1
    ee8a:	01 15       	cp	r16, r1
    ee8c:	11 05       	cpc	r17, r1
    ee8e:	79 f7       	brne	.-34     	; 0xee6e <vfprintf+0x49a>
    ee90:	f7 c0       	rjmp	.+494    	; 0xf080 <vfprintf+0x6ac>
    ee92:	84 36       	cpi	r24, 0x64	; 100
    ee94:	11 f0       	breq	.+4      	; 0xee9a <vfprintf+0x4c6>
    ee96:	89 36       	cpi	r24, 0x69	; 105
    ee98:	61 f5       	brne	.+88     	; 0xeef2 <vfprintf+0x51e>
    ee9a:	56 01       	movw	r10, r12
    ee9c:	97 fe       	sbrs	r9, 7
    ee9e:	09 c0       	rjmp	.+18     	; 0xeeb2 <vfprintf+0x4de>
    eea0:	24 e0       	ldi	r18, 0x04	; 4
    eea2:	a2 0e       	add	r10, r18
    eea4:	b1 1c       	adc	r11, r1
    eea6:	f6 01       	movw	r30, r12
    eea8:	60 81       	ld	r22, Z
    eeaa:	71 81       	ldd	r23, Z+1	; 0x01
    eeac:	82 81       	ldd	r24, Z+2	; 0x02
    eeae:	93 81       	ldd	r25, Z+3	; 0x03
    eeb0:	0a c0       	rjmp	.+20     	; 0xeec6 <vfprintf+0x4f2>
    eeb2:	f2 e0       	ldi	r31, 0x02	; 2
    eeb4:	af 0e       	add	r10, r31
    eeb6:	b1 1c       	adc	r11, r1
    eeb8:	f6 01       	movw	r30, r12
    eeba:	60 81       	ld	r22, Z
    eebc:	71 81       	ldd	r23, Z+1	; 0x01
    eebe:	07 2e       	mov	r0, r23
    eec0:	00 0c       	add	r0, r0
    eec2:	88 0b       	sbc	r24, r24
    eec4:	99 0b       	sbc	r25, r25
    eec6:	f9 2d       	mov	r31, r9
    eec8:	ff 76       	andi	r31, 0x6F	; 111
    eeca:	9f 2e       	mov	r9, r31
    eecc:	97 ff       	sbrs	r25, 7
    eece:	09 c0       	rjmp	.+18     	; 0xeee2 <vfprintf+0x50e>
    eed0:	90 95       	com	r25
    eed2:	80 95       	com	r24
    eed4:	70 95       	com	r23
    eed6:	61 95       	neg	r22
    eed8:	7f 4f       	sbci	r23, 0xFF	; 255
    eeda:	8f 4f       	sbci	r24, 0xFF	; 255
    eedc:	9f 4f       	sbci	r25, 0xFF	; 255
    eede:	f0 68       	ori	r31, 0x80	; 128
    eee0:	9f 2e       	mov	r9, r31
    eee2:	2a e0       	ldi	r18, 0x0A	; 10
    eee4:	30 e0       	ldi	r19, 0x00	; 0
    eee6:	a3 01       	movw	r20, r6
    eee8:	0e 94 06 81 	call	0x1020c	; 0x1020c <__ultoa_invert>
    eeec:	c8 2e       	mov	r12, r24
    eeee:	c6 18       	sub	r12, r6
    eef0:	3f c0       	rjmp	.+126    	; 0xef70 <vfprintf+0x59c>
    eef2:	09 2d       	mov	r16, r9
    eef4:	85 37       	cpi	r24, 0x75	; 117
    eef6:	21 f4       	brne	.+8      	; 0xef00 <vfprintf+0x52c>
    eef8:	0f 7e       	andi	r16, 0xEF	; 239
    eefa:	2a e0       	ldi	r18, 0x0A	; 10
    eefc:	30 e0       	ldi	r19, 0x00	; 0
    eefe:	1d c0       	rjmp	.+58     	; 0xef3a <vfprintf+0x566>
    ef00:	09 7f       	andi	r16, 0xF9	; 249
    ef02:	8f 36       	cpi	r24, 0x6F	; 111
    ef04:	91 f0       	breq	.+36     	; 0xef2a <vfprintf+0x556>
    ef06:	18 f4       	brcc	.+6      	; 0xef0e <vfprintf+0x53a>
    ef08:	88 35       	cpi	r24, 0x58	; 88
    ef0a:	59 f0       	breq	.+22     	; 0xef22 <vfprintf+0x54e>
    ef0c:	c3 c0       	rjmp	.+390    	; 0xf094 <vfprintf+0x6c0>
    ef0e:	80 37       	cpi	r24, 0x70	; 112
    ef10:	19 f0       	breq	.+6      	; 0xef18 <vfprintf+0x544>
    ef12:	88 37       	cpi	r24, 0x78	; 120
    ef14:	11 f0       	breq	.+4      	; 0xef1a <vfprintf+0x546>
    ef16:	be c0       	rjmp	.+380    	; 0xf094 <vfprintf+0x6c0>
    ef18:	00 61       	ori	r16, 0x10	; 16
    ef1a:	04 ff       	sbrs	r16, 4
    ef1c:	09 c0       	rjmp	.+18     	; 0xef30 <vfprintf+0x55c>
    ef1e:	04 60       	ori	r16, 0x04	; 4
    ef20:	07 c0       	rjmp	.+14     	; 0xef30 <vfprintf+0x55c>
    ef22:	94 fe       	sbrs	r9, 4
    ef24:	08 c0       	rjmp	.+16     	; 0xef36 <vfprintf+0x562>
    ef26:	06 60       	ori	r16, 0x06	; 6
    ef28:	06 c0       	rjmp	.+12     	; 0xef36 <vfprintf+0x562>
    ef2a:	28 e0       	ldi	r18, 0x08	; 8
    ef2c:	30 e0       	ldi	r19, 0x00	; 0
    ef2e:	05 c0       	rjmp	.+10     	; 0xef3a <vfprintf+0x566>
    ef30:	20 e1       	ldi	r18, 0x10	; 16
    ef32:	30 e0       	ldi	r19, 0x00	; 0
    ef34:	02 c0       	rjmp	.+4      	; 0xef3a <vfprintf+0x566>
    ef36:	20 e1       	ldi	r18, 0x10	; 16
    ef38:	32 e0       	ldi	r19, 0x02	; 2
    ef3a:	56 01       	movw	r10, r12
    ef3c:	07 ff       	sbrs	r16, 7
    ef3e:	09 c0       	rjmp	.+18     	; 0xef52 <vfprintf+0x57e>
    ef40:	84 e0       	ldi	r24, 0x04	; 4
    ef42:	a8 0e       	add	r10, r24
    ef44:	b1 1c       	adc	r11, r1
    ef46:	f6 01       	movw	r30, r12
    ef48:	60 81       	ld	r22, Z
    ef4a:	71 81       	ldd	r23, Z+1	; 0x01
    ef4c:	82 81       	ldd	r24, Z+2	; 0x02
    ef4e:	93 81       	ldd	r25, Z+3	; 0x03
    ef50:	08 c0       	rjmp	.+16     	; 0xef62 <vfprintf+0x58e>
    ef52:	f2 e0       	ldi	r31, 0x02	; 2
    ef54:	af 0e       	add	r10, r31
    ef56:	b1 1c       	adc	r11, r1
    ef58:	f6 01       	movw	r30, r12
    ef5a:	60 81       	ld	r22, Z
    ef5c:	71 81       	ldd	r23, Z+1	; 0x01
    ef5e:	80 e0       	ldi	r24, 0x00	; 0
    ef60:	90 e0       	ldi	r25, 0x00	; 0
    ef62:	a3 01       	movw	r20, r6
    ef64:	0e 94 06 81 	call	0x1020c	; 0x1020c <__ultoa_invert>
    ef68:	c8 2e       	mov	r12, r24
    ef6a:	c6 18       	sub	r12, r6
    ef6c:	0f 77       	andi	r16, 0x7F	; 127
    ef6e:	90 2e       	mov	r9, r16
    ef70:	96 fe       	sbrs	r9, 6
    ef72:	0b c0       	rjmp	.+22     	; 0xef8a <vfprintf+0x5b6>
    ef74:	09 2d       	mov	r16, r9
    ef76:	0e 7f       	andi	r16, 0xFE	; 254
    ef78:	c1 16       	cp	r12, r17
    ef7a:	50 f4       	brcc	.+20     	; 0xef90 <vfprintf+0x5bc>
    ef7c:	94 fe       	sbrs	r9, 4
    ef7e:	0a c0       	rjmp	.+20     	; 0xef94 <vfprintf+0x5c0>
    ef80:	92 fc       	sbrc	r9, 2
    ef82:	08 c0       	rjmp	.+16     	; 0xef94 <vfprintf+0x5c0>
    ef84:	09 2d       	mov	r16, r9
    ef86:	0e 7e       	andi	r16, 0xEE	; 238
    ef88:	05 c0       	rjmp	.+10     	; 0xef94 <vfprintf+0x5c0>
    ef8a:	dc 2c       	mov	r13, r12
    ef8c:	09 2d       	mov	r16, r9
    ef8e:	03 c0       	rjmp	.+6      	; 0xef96 <vfprintf+0x5c2>
    ef90:	dc 2c       	mov	r13, r12
    ef92:	01 c0       	rjmp	.+2      	; 0xef96 <vfprintf+0x5c2>
    ef94:	d1 2e       	mov	r13, r17
    ef96:	04 ff       	sbrs	r16, 4
    ef98:	0d c0       	rjmp	.+26     	; 0xefb4 <vfprintf+0x5e0>
    ef9a:	fe 01       	movw	r30, r28
    ef9c:	ec 0d       	add	r30, r12
    ef9e:	f1 1d       	adc	r31, r1
    efa0:	80 81       	ld	r24, Z
    efa2:	80 33       	cpi	r24, 0x30	; 48
    efa4:	11 f4       	brne	.+4      	; 0xefaa <vfprintf+0x5d6>
    efa6:	09 7e       	andi	r16, 0xE9	; 233
    efa8:	09 c0       	rjmp	.+18     	; 0xefbc <vfprintf+0x5e8>
    efaa:	02 ff       	sbrs	r16, 2
    efac:	06 c0       	rjmp	.+12     	; 0xefba <vfprintf+0x5e6>
    efae:	d3 94       	inc	r13
    efb0:	d3 94       	inc	r13
    efb2:	04 c0       	rjmp	.+8      	; 0xefbc <vfprintf+0x5e8>
    efb4:	80 2f       	mov	r24, r16
    efb6:	86 78       	andi	r24, 0x86	; 134
    efb8:	09 f0       	breq	.+2      	; 0xefbc <vfprintf+0x5e8>
    efba:	d3 94       	inc	r13
    efbc:	03 fd       	sbrc	r16, 3
    efbe:	11 c0       	rjmp	.+34     	; 0xefe2 <vfprintf+0x60e>
    efc0:	00 ff       	sbrs	r16, 0
    efc2:	06 c0       	rjmp	.+12     	; 0xefd0 <vfprintf+0x5fc>
    efc4:	1c 2d       	mov	r17, r12
    efc6:	d5 14       	cp	r13, r5
    efc8:	80 f4       	brcc	.+32     	; 0xefea <vfprintf+0x616>
    efca:	15 0d       	add	r17, r5
    efcc:	1d 19       	sub	r17, r13
    efce:	0d c0       	rjmp	.+26     	; 0xefea <vfprintf+0x616>
    efd0:	d5 14       	cp	r13, r5
    efd2:	58 f4       	brcc	.+22     	; 0xefea <vfprintf+0x616>
    efd4:	b7 01       	movw	r22, r14
    efd6:	80 e2       	ldi	r24, 0x20	; 32
    efd8:	90 e0       	ldi	r25, 0x00	; 0
    efda:	0e 94 6a 80 	call	0x100d4	; 0x100d4 <fputc>
    efde:	d3 94       	inc	r13
    efe0:	f7 cf       	rjmp	.-18     	; 0xefd0 <vfprintf+0x5fc>
    efe2:	d5 14       	cp	r13, r5
    efe4:	10 f4       	brcc	.+4      	; 0xefea <vfprintf+0x616>
    efe6:	5d 18       	sub	r5, r13
    efe8:	01 c0       	rjmp	.+2      	; 0xefec <vfprintf+0x618>
    efea:	51 2c       	mov	r5, r1
    efec:	04 ff       	sbrs	r16, 4
    efee:	10 c0       	rjmp	.+32     	; 0xf010 <vfprintf+0x63c>
    eff0:	b7 01       	movw	r22, r14
    eff2:	80 e3       	ldi	r24, 0x30	; 48
    eff4:	90 e0       	ldi	r25, 0x00	; 0
    eff6:	0e 94 6a 80 	call	0x100d4	; 0x100d4 <fputc>
    effa:	02 ff       	sbrs	r16, 2
    effc:	17 c0       	rjmp	.+46     	; 0xf02c <vfprintf+0x658>
    effe:	01 fd       	sbrc	r16, 1
    f000:	03 c0       	rjmp	.+6      	; 0xf008 <vfprintf+0x634>
    f002:	88 e7       	ldi	r24, 0x78	; 120
    f004:	90 e0       	ldi	r25, 0x00	; 0
    f006:	02 c0       	rjmp	.+4      	; 0xf00c <vfprintf+0x638>
    f008:	88 e5       	ldi	r24, 0x58	; 88
    f00a:	90 e0       	ldi	r25, 0x00	; 0
    f00c:	b7 01       	movw	r22, r14
    f00e:	0c c0       	rjmp	.+24     	; 0xf028 <vfprintf+0x654>
    f010:	80 2f       	mov	r24, r16
    f012:	86 78       	andi	r24, 0x86	; 134
    f014:	59 f0       	breq	.+22     	; 0xf02c <vfprintf+0x658>
    f016:	01 ff       	sbrs	r16, 1
    f018:	02 c0       	rjmp	.+4      	; 0xf01e <vfprintf+0x64a>
    f01a:	8b e2       	ldi	r24, 0x2B	; 43
    f01c:	01 c0       	rjmp	.+2      	; 0xf020 <vfprintf+0x64c>
    f01e:	80 e2       	ldi	r24, 0x20	; 32
    f020:	07 fd       	sbrc	r16, 7
    f022:	8d e2       	ldi	r24, 0x2D	; 45
    f024:	b7 01       	movw	r22, r14
    f026:	90 e0       	ldi	r25, 0x00	; 0
    f028:	0e 94 6a 80 	call	0x100d4	; 0x100d4 <fputc>
    f02c:	c1 16       	cp	r12, r17
    f02e:	38 f4       	brcc	.+14     	; 0xf03e <vfprintf+0x66a>
    f030:	b7 01       	movw	r22, r14
    f032:	80 e3       	ldi	r24, 0x30	; 48
    f034:	90 e0       	ldi	r25, 0x00	; 0
    f036:	0e 94 6a 80 	call	0x100d4	; 0x100d4 <fputc>
    f03a:	11 50       	subi	r17, 0x01	; 1
    f03c:	f7 cf       	rjmp	.-18     	; 0xf02c <vfprintf+0x658>
    f03e:	ca 94       	dec	r12
    f040:	f3 01       	movw	r30, r6
    f042:	ec 0d       	add	r30, r12
    f044:	f1 1d       	adc	r31, r1
    f046:	80 81       	ld	r24, Z
    f048:	b7 01       	movw	r22, r14
    f04a:	90 e0       	ldi	r25, 0x00	; 0
    f04c:	0e 94 6a 80 	call	0x100d4	; 0x100d4 <fputc>
    f050:	c1 10       	cpse	r12, r1
    f052:	f5 cf       	rjmp	.-22     	; 0xf03e <vfprintf+0x66a>
    f054:	15 c0       	rjmp	.+42     	; 0xf080 <vfprintf+0x6ac>
    f056:	f4 e0       	ldi	r31, 0x04	; 4
    f058:	f5 15       	cp	r31, r5
    f05a:	60 f5       	brcc	.+88     	; 0xf0b4 <vfprintf+0x6e0>
    f05c:	84 e0       	ldi	r24, 0x04	; 4
    f05e:	58 1a       	sub	r5, r24
    f060:	93 fe       	sbrs	r9, 3
    f062:	1f c0       	rjmp	.+62     	; 0xf0a2 <vfprintf+0x6ce>
    f064:	01 11       	cpse	r16, r1
    f066:	27 c0       	rjmp	.+78     	; 0xf0b6 <vfprintf+0x6e2>
    f068:	2c 85       	ldd	r18, Y+12	; 0x0c
    f06a:	23 ff       	sbrs	r18, 3
    f06c:	2a c0       	rjmp	.+84     	; 0xf0c2 <vfprintf+0x6ee>
    f06e:	08 eb       	ldi	r16, 0xB8	; 184
    f070:	12 e0       	ldi	r17, 0x02	; 2
    f072:	39 2d       	mov	r19, r9
    f074:	30 71       	andi	r19, 0x10	; 16
    f076:	93 2e       	mov	r9, r19
    f078:	f8 01       	movw	r30, r16
    f07a:	84 91       	lpm	r24, Z
    f07c:	81 11       	cpse	r24, r1
    f07e:	24 c0       	rjmp	.+72     	; 0xf0c8 <vfprintf+0x6f4>
    f080:	55 20       	and	r5, r5
    f082:	09 f4       	brne	.+2      	; 0xf086 <vfprintf+0x6b2>
    f084:	e4 cc       	rjmp	.-1592   	; 0xea4e <vfprintf+0x7a>
    f086:	b7 01       	movw	r22, r14
    f088:	80 e2       	ldi	r24, 0x20	; 32
    f08a:	90 e0       	ldi	r25, 0x00	; 0
    f08c:	0e 94 6a 80 	call	0x100d4	; 0x100d4 <fputc>
    f090:	5a 94       	dec	r5
    f092:	f6 cf       	rjmp	.-20     	; 0xf080 <vfprintf+0x6ac>
    f094:	f7 01       	movw	r30, r14
    f096:	86 81       	ldd	r24, Z+6	; 0x06
    f098:	97 81       	ldd	r25, Z+7	; 0x07
    f09a:	26 c0       	rjmp	.+76     	; 0xf0e8 <vfprintf+0x714>
    f09c:	8f ef       	ldi	r24, 0xFF	; 255
    f09e:	9f ef       	ldi	r25, 0xFF	; 255
    f0a0:	23 c0       	rjmp	.+70     	; 0xf0e8 <vfprintf+0x714>
    f0a2:	b7 01       	movw	r22, r14
    f0a4:	80 e2       	ldi	r24, 0x20	; 32
    f0a6:	90 e0       	ldi	r25, 0x00	; 0
    f0a8:	0e 94 6a 80 	call	0x100d4	; 0x100d4 <fputc>
    f0ac:	5a 94       	dec	r5
    f0ae:	51 10       	cpse	r5, r1
    f0b0:	f8 cf       	rjmp	.-16     	; 0xf0a2 <vfprintf+0x6ce>
    f0b2:	d8 cf       	rjmp	.-80     	; 0xf064 <vfprintf+0x690>
    f0b4:	51 2c       	mov	r5, r1
    f0b6:	b7 01       	movw	r22, r14
    f0b8:	80 2f       	mov	r24, r16
    f0ba:	90 e0       	ldi	r25, 0x00	; 0
    f0bc:	0e 94 6a 80 	call	0x100d4	; 0x100d4 <fputc>
    f0c0:	d3 cf       	rjmp	.-90     	; 0xf068 <vfprintf+0x694>
    f0c2:	0c eb       	ldi	r16, 0xBC	; 188
    f0c4:	12 e0       	ldi	r17, 0x02	; 2
    f0c6:	d5 cf       	rjmp	.-86     	; 0xf072 <vfprintf+0x69e>
    f0c8:	91 10       	cpse	r9, r1
    f0ca:	80 52       	subi	r24, 0x20	; 32
    f0cc:	b7 01       	movw	r22, r14
    f0ce:	90 e0       	ldi	r25, 0x00	; 0
    f0d0:	0e 94 6a 80 	call	0x100d4	; 0x100d4 <fputc>
    f0d4:	0f 5f       	subi	r16, 0xFF	; 255
    f0d6:	1f 4f       	sbci	r17, 0xFF	; 255
    f0d8:	cf cf       	rjmp	.-98     	; 0xf078 <vfprintf+0x6a4>
    f0da:	23 e0       	ldi	r18, 0x03	; 3
    f0dc:	25 15       	cp	r18, r5
    f0de:	10 f4       	brcc	.+4      	; 0xf0e4 <vfprintf+0x710>
    f0e0:	83 e0       	ldi	r24, 0x03	; 3
    f0e2:	bd cf       	rjmp	.-134    	; 0xf05e <vfprintf+0x68a>
    f0e4:	51 2c       	mov	r5, r1
    f0e6:	c0 cf       	rjmp	.-128    	; 0xf068 <vfprintf+0x694>
    f0e8:	60 96       	adiw	r28, 0x10	; 16
    f0ea:	cd bf       	out	0x3d, r28	; 61
    f0ec:	de bf       	out	0x3e, r29	; 62
    f0ee:	df 91       	pop	r29
    f0f0:	cf 91       	pop	r28
    f0f2:	1f 91       	pop	r17
    f0f4:	0f 91       	pop	r16
    f0f6:	ff 90       	pop	r15
    f0f8:	ef 90       	pop	r14
    f0fa:	df 90       	pop	r13
    f0fc:	cf 90       	pop	r12
    f0fe:	bf 90       	pop	r11
    f100:	af 90       	pop	r10
    f102:	9f 90       	pop	r9
    f104:	8f 90       	pop	r8
    f106:	7f 90       	pop	r7
    f108:	6f 90       	pop	r6
    f10a:	5f 90       	pop	r5
    f10c:	4f 90       	pop	r4
    f10e:	3f 90       	pop	r3
    f110:	2f 90       	pop	r2
    f112:	08 95       	ret

0000f114 <__subsf3>:
    f114:	50 58       	subi	r21, 0x80	; 128

0000f116 <__addsf3>:
    f116:	bb 27       	eor	r27, r27
    f118:	aa 27       	eor	r26, r26
    f11a:	0e d0       	rcall	.+28     	; 0xf138 <__addsf3x>
    f11c:	a0 c1       	rjmp	.+832    	; 0xf45e <__fp_round>
    f11e:	69 d1       	rcall	.+722    	; 0xf3f2 <__fp_pscA>
    f120:	30 f0       	brcs	.+12     	; 0xf12e <__addsf3+0x18>
    f122:	6e d1       	rcall	.+732    	; 0xf400 <__fp_pscB>
    f124:	20 f0       	brcs	.+8      	; 0xf12e <__addsf3+0x18>
    f126:	31 f4       	brne	.+12     	; 0xf134 <__addsf3+0x1e>
    f128:	9f 3f       	cpi	r25, 0xFF	; 255
    f12a:	11 f4       	brne	.+4      	; 0xf130 <__addsf3+0x1a>
    f12c:	1e f4       	brtc	.+6      	; 0xf134 <__addsf3+0x1e>
    f12e:	5e c1       	rjmp	.+700    	; 0xf3ec <__fp_nan>
    f130:	0e f4       	brtc	.+2      	; 0xf134 <__addsf3+0x1e>
    f132:	e0 95       	com	r30
    f134:	e7 fb       	bst	r30, 7
    f136:	54 c1       	rjmp	.+680    	; 0xf3e0 <__fp_inf>

0000f138 <__addsf3x>:
    f138:	e9 2f       	mov	r30, r25
    f13a:	b3 d1       	rcall	.+870    	; 0xf4a2 <__fp_split3>
    f13c:	80 f3       	brcs	.-32     	; 0xf11e <__addsf3+0x8>
    f13e:	ba 17       	cp	r27, r26
    f140:	62 07       	cpc	r22, r18
    f142:	73 07       	cpc	r23, r19
    f144:	84 07       	cpc	r24, r20
    f146:	95 07       	cpc	r25, r21
    f148:	18 f0       	brcs	.+6      	; 0xf150 <__addsf3x+0x18>
    f14a:	71 f4       	brne	.+28     	; 0xf168 <__addsf3x+0x30>
    f14c:	9e f5       	brtc	.+102    	; 0xf1b4 <__addsf3x+0x7c>
    f14e:	cb c1       	rjmp	.+918    	; 0xf4e6 <__fp_zero>
    f150:	0e f4       	brtc	.+2      	; 0xf154 <__addsf3x+0x1c>
    f152:	e0 95       	com	r30
    f154:	0b 2e       	mov	r0, r27
    f156:	ba 2f       	mov	r27, r26
    f158:	a0 2d       	mov	r26, r0
    f15a:	0b 01       	movw	r0, r22
    f15c:	b9 01       	movw	r22, r18
    f15e:	90 01       	movw	r18, r0
    f160:	0c 01       	movw	r0, r24
    f162:	ca 01       	movw	r24, r20
    f164:	a0 01       	movw	r20, r0
    f166:	11 24       	eor	r1, r1
    f168:	ff 27       	eor	r31, r31
    f16a:	59 1b       	sub	r21, r25
    f16c:	99 f0       	breq	.+38     	; 0xf194 <__addsf3x+0x5c>
    f16e:	59 3f       	cpi	r21, 0xF9	; 249
    f170:	50 f4       	brcc	.+20     	; 0xf186 <__addsf3x+0x4e>
    f172:	50 3e       	cpi	r21, 0xE0	; 224
    f174:	68 f1       	brcs	.+90     	; 0xf1d0 <__addsf3x+0x98>
    f176:	1a 16       	cp	r1, r26
    f178:	f0 40       	sbci	r31, 0x00	; 0
    f17a:	a2 2f       	mov	r26, r18
    f17c:	23 2f       	mov	r18, r19
    f17e:	34 2f       	mov	r19, r20
    f180:	44 27       	eor	r20, r20
    f182:	58 5f       	subi	r21, 0xF8	; 248
    f184:	f3 cf       	rjmp	.-26     	; 0xf16c <__addsf3x+0x34>
    f186:	46 95       	lsr	r20
    f188:	37 95       	ror	r19
    f18a:	27 95       	ror	r18
    f18c:	a7 95       	ror	r26
    f18e:	f0 40       	sbci	r31, 0x00	; 0
    f190:	53 95       	inc	r21
    f192:	c9 f7       	brne	.-14     	; 0xf186 <__addsf3x+0x4e>
    f194:	7e f4       	brtc	.+30     	; 0xf1b4 <__addsf3x+0x7c>
    f196:	1f 16       	cp	r1, r31
    f198:	ba 0b       	sbc	r27, r26
    f19a:	62 0b       	sbc	r22, r18
    f19c:	73 0b       	sbc	r23, r19
    f19e:	84 0b       	sbc	r24, r20
    f1a0:	ba f0       	brmi	.+46     	; 0xf1d0 <__addsf3x+0x98>
    f1a2:	91 50       	subi	r25, 0x01	; 1
    f1a4:	a1 f0       	breq	.+40     	; 0xf1ce <__addsf3x+0x96>
    f1a6:	ff 0f       	add	r31, r31
    f1a8:	bb 1f       	adc	r27, r27
    f1aa:	66 1f       	adc	r22, r22
    f1ac:	77 1f       	adc	r23, r23
    f1ae:	88 1f       	adc	r24, r24
    f1b0:	c2 f7       	brpl	.-16     	; 0xf1a2 <__addsf3x+0x6a>
    f1b2:	0e c0       	rjmp	.+28     	; 0xf1d0 <__addsf3x+0x98>
    f1b4:	ba 0f       	add	r27, r26
    f1b6:	62 1f       	adc	r22, r18
    f1b8:	73 1f       	adc	r23, r19
    f1ba:	84 1f       	adc	r24, r20
    f1bc:	48 f4       	brcc	.+18     	; 0xf1d0 <__addsf3x+0x98>
    f1be:	87 95       	ror	r24
    f1c0:	77 95       	ror	r23
    f1c2:	67 95       	ror	r22
    f1c4:	b7 95       	ror	r27
    f1c6:	f7 95       	ror	r31
    f1c8:	9e 3f       	cpi	r25, 0xFE	; 254
    f1ca:	08 f0       	brcs	.+2      	; 0xf1ce <__addsf3x+0x96>
    f1cc:	b3 cf       	rjmp	.-154    	; 0xf134 <__addsf3+0x1e>
    f1ce:	93 95       	inc	r25
    f1d0:	88 0f       	add	r24, r24
    f1d2:	08 f0       	brcs	.+2      	; 0xf1d6 <__addsf3x+0x9e>
    f1d4:	99 27       	eor	r25, r25
    f1d6:	ee 0f       	add	r30, r30
    f1d8:	97 95       	ror	r25
    f1da:	87 95       	ror	r24
    f1dc:	08 95       	ret

0000f1de <__cmpsf2>:
    f1de:	dc d0       	rcall	.+440    	; 0xf398 <__fp_cmp>
    f1e0:	08 f4       	brcc	.+2      	; 0xf1e4 <__cmpsf2+0x6>
    f1e2:	81 e0       	ldi	r24, 0x01	; 1
    f1e4:	08 95       	ret

0000f1e6 <cos>:
    f1e6:	14 d1       	rcall	.+552    	; 0xf410 <__fp_rempio2>
    f1e8:	e3 95       	inc	r30
    f1ea:	4a c1       	rjmp	.+660    	; 0xf480 <__fp_sinus>

0000f1ec <__divsf3>:
    f1ec:	0c d0       	rcall	.+24     	; 0xf206 <__divsf3x>
    f1ee:	37 c1       	rjmp	.+622    	; 0xf45e <__fp_round>
    f1f0:	07 d1       	rcall	.+526    	; 0xf400 <__fp_pscB>
    f1f2:	40 f0       	brcs	.+16     	; 0xf204 <__divsf3+0x18>
    f1f4:	fe d0       	rcall	.+508    	; 0xf3f2 <__fp_pscA>
    f1f6:	30 f0       	brcs	.+12     	; 0xf204 <__divsf3+0x18>
    f1f8:	21 f4       	brne	.+8      	; 0xf202 <__divsf3+0x16>
    f1fa:	5f 3f       	cpi	r21, 0xFF	; 255
    f1fc:	19 f0       	breq	.+6      	; 0xf204 <__divsf3+0x18>
    f1fe:	f0 c0       	rjmp	.+480    	; 0xf3e0 <__fp_inf>
    f200:	51 11       	cpse	r21, r1
    f202:	72 c1       	rjmp	.+740    	; 0xf4e8 <__fp_szero>
    f204:	f3 c0       	rjmp	.+486    	; 0xf3ec <__fp_nan>

0000f206 <__divsf3x>:
    f206:	4d d1       	rcall	.+666    	; 0xf4a2 <__fp_split3>
    f208:	98 f3       	brcs	.-26     	; 0xf1f0 <__divsf3+0x4>

0000f20a <__divsf3_pse>:
    f20a:	99 23       	and	r25, r25
    f20c:	c9 f3       	breq	.-14     	; 0xf200 <__divsf3+0x14>
    f20e:	55 23       	and	r21, r21
    f210:	b1 f3       	breq	.-20     	; 0xf1fe <__divsf3+0x12>
    f212:	95 1b       	sub	r25, r21
    f214:	55 0b       	sbc	r21, r21
    f216:	bb 27       	eor	r27, r27
    f218:	aa 27       	eor	r26, r26
    f21a:	62 17       	cp	r22, r18
    f21c:	73 07       	cpc	r23, r19
    f21e:	84 07       	cpc	r24, r20
    f220:	38 f0       	brcs	.+14     	; 0xf230 <__divsf3_pse+0x26>
    f222:	9f 5f       	subi	r25, 0xFF	; 255
    f224:	5f 4f       	sbci	r21, 0xFF	; 255
    f226:	22 0f       	add	r18, r18
    f228:	33 1f       	adc	r19, r19
    f22a:	44 1f       	adc	r20, r20
    f22c:	aa 1f       	adc	r26, r26
    f22e:	a9 f3       	breq	.-22     	; 0xf21a <__divsf3_pse+0x10>
    f230:	33 d0       	rcall	.+102    	; 0xf298 <__divsf3_pse+0x8e>
    f232:	0e 2e       	mov	r0, r30
    f234:	3a f0       	brmi	.+14     	; 0xf244 <__divsf3_pse+0x3a>
    f236:	e0 e8       	ldi	r30, 0x80	; 128
    f238:	30 d0       	rcall	.+96     	; 0xf29a <__divsf3_pse+0x90>
    f23a:	91 50       	subi	r25, 0x01	; 1
    f23c:	50 40       	sbci	r21, 0x00	; 0
    f23e:	e6 95       	lsr	r30
    f240:	00 1c       	adc	r0, r0
    f242:	ca f7       	brpl	.-14     	; 0xf236 <__divsf3_pse+0x2c>
    f244:	29 d0       	rcall	.+82     	; 0xf298 <__divsf3_pse+0x8e>
    f246:	fe 2f       	mov	r31, r30
    f248:	27 d0       	rcall	.+78     	; 0xf298 <__divsf3_pse+0x8e>
    f24a:	66 0f       	add	r22, r22
    f24c:	77 1f       	adc	r23, r23
    f24e:	88 1f       	adc	r24, r24
    f250:	bb 1f       	adc	r27, r27
    f252:	26 17       	cp	r18, r22
    f254:	37 07       	cpc	r19, r23
    f256:	48 07       	cpc	r20, r24
    f258:	ab 07       	cpc	r26, r27
    f25a:	b0 e8       	ldi	r27, 0x80	; 128
    f25c:	09 f0       	breq	.+2      	; 0xf260 <__divsf3_pse+0x56>
    f25e:	bb 0b       	sbc	r27, r27
    f260:	80 2d       	mov	r24, r0
    f262:	bf 01       	movw	r22, r30
    f264:	ff 27       	eor	r31, r31
    f266:	93 58       	subi	r25, 0x83	; 131
    f268:	5f 4f       	sbci	r21, 0xFF	; 255
    f26a:	2a f0       	brmi	.+10     	; 0xf276 <__divsf3_pse+0x6c>
    f26c:	9e 3f       	cpi	r25, 0xFE	; 254
    f26e:	51 05       	cpc	r21, r1
    f270:	68 f0       	brcs	.+26     	; 0xf28c <__divsf3_pse+0x82>
    f272:	b6 c0       	rjmp	.+364    	; 0xf3e0 <__fp_inf>
    f274:	39 c1       	rjmp	.+626    	; 0xf4e8 <__fp_szero>
    f276:	5f 3f       	cpi	r21, 0xFF	; 255
    f278:	ec f3       	brlt	.-6      	; 0xf274 <__divsf3_pse+0x6a>
    f27a:	98 3e       	cpi	r25, 0xE8	; 232
    f27c:	dc f3       	brlt	.-10     	; 0xf274 <__divsf3_pse+0x6a>
    f27e:	86 95       	lsr	r24
    f280:	77 95       	ror	r23
    f282:	67 95       	ror	r22
    f284:	b7 95       	ror	r27
    f286:	f7 95       	ror	r31
    f288:	9f 5f       	subi	r25, 0xFF	; 255
    f28a:	c9 f7       	brne	.-14     	; 0xf27e <__divsf3_pse+0x74>
    f28c:	88 0f       	add	r24, r24
    f28e:	91 1d       	adc	r25, r1
    f290:	96 95       	lsr	r25
    f292:	87 95       	ror	r24
    f294:	97 f9       	bld	r25, 7
    f296:	08 95       	ret
    f298:	e1 e0       	ldi	r30, 0x01	; 1
    f29a:	66 0f       	add	r22, r22
    f29c:	77 1f       	adc	r23, r23
    f29e:	88 1f       	adc	r24, r24
    f2a0:	bb 1f       	adc	r27, r27
    f2a2:	62 17       	cp	r22, r18
    f2a4:	73 07       	cpc	r23, r19
    f2a6:	84 07       	cpc	r24, r20
    f2a8:	ba 07       	cpc	r27, r26
    f2aa:	20 f0       	brcs	.+8      	; 0xf2b4 <__divsf3_pse+0xaa>
    f2ac:	62 1b       	sub	r22, r18
    f2ae:	73 0b       	sbc	r23, r19
    f2b0:	84 0b       	sbc	r24, r20
    f2b2:	ba 0b       	sbc	r27, r26
    f2b4:	ee 1f       	adc	r30, r30
    f2b6:	88 f7       	brcc	.-30     	; 0xf29a <__divsf3_pse+0x90>
    f2b8:	e0 95       	com	r30
    f2ba:	08 95       	ret

0000f2bc <__fixsfsi>:
    f2bc:	04 d0       	rcall	.+8      	; 0xf2c6 <__fixunssfsi>
    f2be:	68 94       	set
    f2c0:	b1 11       	cpse	r27, r1
    f2c2:	12 c1       	rjmp	.+548    	; 0xf4e8 <__fp_szero>
    f2c4:	08 95       	ret

0000f2c6 <__fixunssfsi>:
    f2c6:	f5 d0       	rcall	.+490    	; 0xf4b2 <__fp_splitA>
    f2c8:	88 f0       	brcs	.+34     	; 0xf2ec <__fixunssfsi+0x26>
    f2ca:	9f 57       	subi	r25, 0x7F	; 127
    f2cc:	90 f0       	brcs	.+36     	; 0xf2f2 <__fixunssfsi+0x2c>
    f2ce:	b9 2f       	mov	r27, r25
    f2d0:	99 27       	eor	r25, r25
    f2d2:	b7 51       	subi	r27, 0x17	; 23
    f2d4:	a0 f0       	brcs	.+40     	; 0xf2fe <__fixunssfsi+0x38>
    f2d6:	d1 f0       	breq	.+52     	; 0xf30c <__fixunssfsi+0x46>
    f2d8:	66 0f       	add	r22, r22
    f2da:	77 1f       	adc	r23, r23
    f2dc:	88 1f       	adc	r24, r24
    f2de:	99 1f       	adc	r25, r25
    f2e0:	1a f0       	brmi	.+6      	; 0xf2e8 <__fixunssfsi+0x22>
    f2e2:	ba 95       	dec	r27
    f2e4:	c9 f7       	brne	.-14     	; 0xf2d8 <__fixunssfsi+0x12>
    f2e6:	12 c0       	rjmp	.+36     	; 0xf30c <__fixunssfsi+0x46>
    f2e8:	b1 30       	cpi	r27, 0x01	; 1
    f2ea:	81 f0       	breq	.+32     	; 0xf30c <__fixunssfsi+0x46>
    f2ec:	fc d0       	rcall	.+504    	; 0xf4e6 <__fp_zero>
    f2ee:	b1 e0       	ldi	r27, 0x01	; 1
    f2f0:	08 95       	ret
    f2f2:	f9 c0       	rjmp	.+498    	; 0xf4e6 <__fp_zero>
    f2f4:	67 2f       	mov	r22, r23
    f2f6:	78 2f       	mov	r23, r24
    f2f8:	88 27       	eor	r24, r24
    f2fa:	b8 5f       	subi	r27, 0xF8	; 248
    f2fc:	39 f0       	breq	.+14     	; 0xf30c <__fixunssfsi+0x46>
    f2fe:	b9 3f       	cpi	r27, 0xF9	; 249
    f300:	cc f3       	brlt	.-14     	; 0xf2f4 <__fixunssfsi+0x2e>
    f302:	86 95       	lsr	r24
    f304:	77 95       	ror	r23
    f306:	67 95       	ror	r22
    f308:	b3 95       	inc	r27
    f30a:	d9 f7       	brne	.-10     	; 0xf302 <__fixunssfsi+0x3c>
    f30c:	3e f4       	brtc	.+14     	; 0xf31c <__fixunssfsi+0x56>
    f30e:	90 95       	com	r25
    f310:	80 95       	com	r24
    f312:	70 95       	com	r23
    f314:	61 95       	neg	r22
    f316:	7f 4f       	sbci	r23, 0xFF	; 255
    f318:	8f 4f       	sbci	r24, 0xFF	; 255
    f31a:	9f 4f       	sbci	r25, 0xFF	; 255
    f31c:	08 95       	ret

0000f31e <__floatunsisf>:
    f31e:	e8 94       	clt
    f320:	09 c0       	rjmp	.+18     	; 0xf334 <__floatsisf+0x12>

0000f322 <__floatsisf>:
    f322:	97 fb       	bst	r25, 7
    f324:	3e f4       	brtc	.+14     	; 0xf334 <__floatsisf+0x12>
    f326:	90 95       	com	r25
    f328:	80 95       	com	r24
    f32a:	70 95       	com	r23
    f32c:	61 95       	neg	r22
    f32e:	7f 4f       	sbci	r23, 0xFF	; 255
    f330:	8f 4f       	sbci	r24, 0xFF	; 255
    f332:	9f 4f       	sbci	r25, 0xFF	; 255
    f334:	99 23       	and	r25, r25
    f336:	a9 f0       	breq	.+42     	; 0xf362 <__floatsisf+0x40>
    f338:	f9 2f       	mov	r31, r25
    f33a:	96 e9       	ldi	r25, 0x96	; 150
    f33c:	bb 27       	eor	r27, r27
    f33e:	93 95       	inc	r25
    f340:	f6 95       	lsr	r31
    f342:	87 95       	ror	r24
    f344:	77 95       	ror	r23
    f346:	67 95       	ror	r22
    f348:	b7 95       	ror	r27
    f34a:	f1 11       	cpse	r31, r1
    f34c:	f8 cf       	rjmp	.-16     	; 0xf33e <__floatsisf+0x1c>
    f34e:	fa f4       	brpl	.+62     	; 0xf38e <__floatsisf+0x6c>
    f350:	bb 0f       	add	r27, r27
    f352:	11 f4       	brne	.+4      	; 0xf358 <__floatsisf+0x36>
    f354:	60 ff       	sbrs	r22, 0
    f356:	1b c0       	rjmp	.+54     	; 0xf38e <__floatsisf+0x6c>
    f358:	6f 5f       	subi	r22, 0xFF	; 255
    f35a:	7f 4f       	sbci	r23, 0xFF	; 255
    f35c:	8f 4f       	sbci	r24, 0xFF	; 255
    f35e:	9f 4f       	sbci	r25, 0xFF	; 255
    f360:	16 c0       	rjmp	.+44     	; 0xf38e <__floatsisf+0x6c>
    f362:	88 23       	and	r24, r24
    f364:	11 f0       	breq	.+4      	; 0xf36a <__floatsisf+0x48>
    f366:	96 e9       	ldi	r25, 0x96	; 150
    f368:	11 c0       	rjmp	.+34     	; 0xf38c <__floatsisf+0x6a>
    f36a:	77 23       	and	r23, r23
    f36c:	21 f0       	breq	.+8      	; 0xf376 <__floatsisf+0x54>
    f36e:	9e e8       	ldi	r25, 0x8E	; 142
    f370:	87 2f       	mov	r24, r23
    f372:	76 2f       	mov	r23, r22
    f374:	05 c0       	rjmp	.+10     	; 0xf380 <__floatsisf+0x5e>
    f376:	66 23       	and	r22, r22
    f378:	71 f0       	breq	.+28     	; 0xf396 <__floatsisf+0x74>
    f37a:	96 e8       	ldi	r25, 0x86	; 134
    f37c:	86 2f       	mov	r24, r22
    f37e:	70 e0       	ldi	r23, 0x00	; 0
    f380:	60 e0       	ldi	r22, 0x00	; 0
    f382:	2a f0       	brmi	.+10     	; 0xf38e <__floatsisf+0x6c>
    f384:	9a 95       	dec	r25
    f386:	66 0f       	add	r22, r22
    f388:	77 1f       	adc	r23, r23
    f38a:	88 1f       	adc	r24, r24
    f38c:	da f7       	brpl	.-10     	; 0xf384 <__floatsisf+0x62>
    f38e:	88 0f       	add	r24, r24
    f390:	96 95       	lsr	r25
    f392:	87 95       	ror	r24
    f394:	97 f9       	bld	r25, 7
    f396:	08 95       	ret

0000f398 <__fp_cmp>:
    f398:	99 0f       	add	r25, r25
    f39a:	00 08       	sbc	r0, r0
    f39c:	55 0f       	add	r21, r21
    f39e:	aa 0b       	sbc	r26, r26
    f3a0:	e0 e8       	ldi	r30, 0x80	; 128
    f3a2:	fe ef       	ldi	r31, 0xFE	; 254
    f3a4:	16 16       	cp	r1, r22
    f3a6:	17 06       	cpc	r1, r23
    f3a8:	e8 07       	cpc	r30, r24
    f3aa:	f9 07       	cpc	r31, r25
    f3ac:	c0 f0       	brcs	.+48     	; 0xf3de <__fp_cmp+0x46>
    f3ae:	12 16       	cp	r1, r18
    f3b0:	13 06       	cpc	r1, r19
    f3b2:	e4 07       	cpc	r30, r20
    f3b4:	f5 07       	cpc	r31, r21
    f3b6:	98 f0       	brcs	.+38     	; 0xf3de <__fp_cmp+0x46>
    f3b8:	62 1b       	sub	r22, r18
    f3ba:	73 0b       	sbc	r23, r19
    f3bc:	84 0b       	sbc	r24, r20
    f3be:	95 0b       	sbc	r25, r21
    f3c0:	39 f4       	brne	.+14     	; 0xf3d0 <__fp_cmp+0x38>
    f3c2:	0a 26       	eor	r0, r26
    f3c4:	61 f0       	breq	.+24     	; 0xf3de <__fp_cmp+0x46>
    f3c6:	23 2b       	or	r18, r19
    f3c8:	24 2b       	or	r18, r20
    f3ca:	25 2b       	or	r18, r21
    f3cc:	21 f4       	brne	.+8      	; 0xf3d6 <__fp_cmp+0x3e>
    f3ce:	08 95       	ret
    f3d0:	0a 26       	eor	r0, r26
    f3d2:	09 f4       	brne	.+2      	; 0xf3d6 <__fp_cmp+0x3e>
    f3d4:	a1 40       	sbci	r26, 0x01	; 1
    f3d6:	a6 95       	lsr	r26
    f3d8:	8f ef       	ldi	r24, 0xFF	; 255
    f3da:	81 1d       	adc	r24, r1
    f3dc:	81 1d       	adc	r24, r1
    f3de:	08 95       	ret

0000f3e0 <__fp_inf>:
    f3e0:	97 f9       	bld	r25, 7
    f3e2:	9f 67       	ori	r25, 0x7F	; 127
    f3e4:	80 e8       	ldi	r24, 0x80	; 128
    f3e6:	70 e0       	ldi	r23, 0x00	; 0
    f3e8:	60 e0       	ldi	r22, 0x00	; 0
    f3ea:	08 95       	ret

0000f3ec <__fp_nan>:
    f3ec:	9f ef       	ldi	r25, 0xFF	; 255
    f3ee:	80 ec       	ldi	r24, 0xC0	; 192
    f3f0:	08 95       	ret

0000f3f2 <__fp_pscA>:
    f3f2:	00 24       	eor	r0, r0
    f3f4:	0a 94       	dec	r0
    f3f6:	16 16       	cp	r1, r22
    f3f8:	17 06       	cpc	r1, r23
    f3fa:	18 06       	cpc	r1, r24
    f3fc:	09 06       	cpc	r0, r25
    f3fe:	08 95       	ret

0000f400 <__fp_pscB>:
    f400:	00 24       	eor	r0, r0
    f402:	0a 94       	dec	r0
    f404:	12 16       	cp	r1, r18
    f406:	13 06       	cpc	r1, r19
    f408:	14 06       	cpc	r1, r20
    f40a:	05 06       	cpc	r0, r21
    f40c:	08 95       	ret
    f40e:	ee cf       	rjmp	.-36     	; 0xf3ec <__fp_nan>

0000f410 <__fp_rempio2>:
    f410:	50 d0       	rcall	.+160    	; 0xf4b2 <__fp_splitA>
    f412:	e8 f3       	brcs	.-6      	; 0xf40e <__fp_pscB+0xe>
    f414:	e8 94       	clt
    f416:	e0 e0       	ldi	r30, 0x00	; 0
    f418:	bb 27       	eor	r27, r27
    f41a:	9f 57       	subi	r25, 0x7F	; 127
    f41c:	f0 f0       	brcs	.+60     	; 0xf45a <__fp_rempio2+0x4a>
    f41e:	2a ed       	ldi	r18, 0xDA	; 218
    f420:	3f e0       	ldi	r19, 0x0F	; 15
    f422:	49 ec       	ldi	r20, 0xC9	; 201
    f424:	06 c0       	rjmp	.+12     	; 0xf432 <__fp_rempio2+0x22>
    f426:	ee 0f       	add	r30, r30
    f428:	bb 0f       	add	r27, r27
    f42a:	66 1f       	adc	r22, r22
    f42c:	77 1f       	adc	r23, r23
    f42e:	88 1f       	adc	r24, r24
    f430:	28 f0       	brcs	.+10     	; 0xf43c <__fp_rempio2+0x2c>
    f432:	b2 3a       	cpi	r27, 0xA2	; 162
    f434:	62 07       	cpc	r22, r18
    f436:	73 07       	cpc	r23, r19
    f438:	84 07       	cpc	r24, r20
    f43a:	28 f0       	brcs	.+10     	; 0xf446 <__fp_rempio2+0x36>
    f43c:	b2 5a       	subi	r27, 0xA2	; 162
    f43e:	62 0b       	sbc	r22, r18
    f440:	73 0b       	sbc	r23, r19
    f442:	84 0b       	sbc	r24, r20
    f444:	e3 95       	inc	r30
    f446:	9a 95       	dec	r25
    f448:	72 f7       	brpl	.-36     	; 0xf426 <__fp_rempio2+0x16>
    f44a:	80 38       	cpi	r24, 0x80	; 128
    f44c:	30 f4       	brcc	.+12     	; 0xf45a <__fp_rempio2+0x4a>
    f44e:	9a 95       	dec	r25
    f450:	bb 0f       	add	r27, r27
    f452:	66 1f       	adc	r22, r22
    f454:	77 1f       	adc	r23, r23
    f456:	88 1f       	adc	r24, r24
    f458:	d2 f7       	brpl	.-12     	; 0xf44e <__fp_rempio2+0x3e>
    f45a:	90 48       	sbci	r25, 0x80	; 128
    f45c:	37 c1       	rjmp	.+622    	; 0xf6cc <__fp_mpack_finite>

0000f45e <__fp_round>:
    f45e:	09 2e       	mov	r0, r25
    f460:	03 94       	inc	r0
    f462:	00 0c       	add	r0, r0
    f464:	11 f4       	brne	.+4      	; 0xf46a <__fp_round+0xc>
    f466:	88 23       	and	r24, r24
    f468:	52 f0       	brmi	.+20     	; 0xf47e <__fp_round+0x20>
    f46a:	bb 0f       	add	r27, r27
    f46c:	40 f4       	brcc	.+16     	; 0xf47e <__fp_round+0x20>
    f46e:	bf 2b       	or	r27, r31
    f470:	11 f4       	brne	.+4      	; 0xf476 <__fp_round+0x18>
    f472:	60 ff       	sbrs	r22, 0
    f474:	04 c0       	rjmp	.+8      	; 0xf47e <__fp_round+0x20>
    f476:	6f 5f       	subi	r22, 0xFF	; 255
    f478:	7f 4f       	sbci	r23, 0xFF	; 255
    f47a:	8f 4f       	sbci	r24, 0xFF	; 255
    f47c:	9f 4f       	sbci	r25, 0xFF	; 255
    f47e:	08 95       	ret

0000f480 <__fp_sinus>:
    f480:	ef 93       	push	r30
    f482:	e0 ff       	sbrs	r30, 0
    f484:	06 c0       	rjmp	.+12     	; 0xf492 <__fp_sinus+0x12>
    f486:	a2 ea       	ldi	r26, 0xA2	; 162
    f488:	2a ed       	ldi	r18, 0xDA	; 218
    f48a:	3f e0       	ldi	r19, 0x0F	; 15
    f48c:	49 ec       	ldi	r20, 0xC9	; 201
    f48e:	5f eb       	ldi	r21, 0xBF	; 191
    f490:	53 de       	rcall	.-858    	; 0xf138 <__addsf3x>
    f492:	e5 df       	rcall	.-54     	; 0xf45e <__fp_round>
    f494:	0f 90       	pop	r0
    f496:	03 94       	inc	r0
    f498:	01 fc       	sbrc	r0, 1
    f49a:	90 58       	subi	r25, 0x80	; 128
    f49c:	e8 e1       	ldi	r30, 0x18	; 24
    f49e:	f2 e0       	ldi	r31, 0x02	; 2
    f4a0:	46 c1       	rjmp	.+652    	; 0xf72e <__fp_powsodd>

0000f4a2 <__fp_split3>:
    f4a2:	57 fd       	sbrc	r21, 7
    f4a4:	90 58       	subi	r25, 0x80	; 128
    f4a6:	44 0f       	add	r20, r20
    f4a8:	55 1f       	adc	r21, r21
    f4aa:	59 f0       	breq	.+22     	; 0xf4c2 <__fp_splitA+0x10>
    f4ac:	5f 3f       	cpi	r21, 0xFF	; 255
    f4ae:	71 f0       	breq	.+28     	; 0xf4cc <__fp_splitA+0x1a>
    f4b0:	47 95       	ror	r20

0000f4b2 <__fp_splitA>:
    f4b2:	88 0f       	add	r24, r24
    f4b4:	97 fb       	bst	r25, 7
    f4b6:	99 1f       	adc	r25, r25
    f4b8:	61 f0       	breq	.+24     	; 0xf4d2 <__fp_splitA+0x20>
    f4ba:	9f 3f       	cpi	r25, 0xFF	; 255
    f4bc:	79 f0       	breq	.+30     	; 0xf4dc <__fp_splitA+0x2a>
    f4be:	87 95       	ror	r24
    f4c0:	08 95       	ret
    f4c2:	12 16       	cp	r1, r18
    f4c4:	13 06       	cpc	r1, r19
    f4c6:	14 06       	cpc	r1, r20
    f4c8:	55 1f       	adc	r21, r21
    f4ca:	f2 cf       	rjmp	.-28     	; 0xf4b0 <__fp_split3+0xe>
    f4cc:	46 95       	lsr	r20
    f4ce:	f1 df       	rcall	.-30     	; 0xf4b2 <__fp_splitA>
    f4d0:	08 c0       	rjmp	.+16     	; 0xf4e2 <__fp_splitA+0x30>
    f4d2:	16 16       	cp	r1, r22
    f4d4:	17 06       	cpc	r1, r23
    f4d6:	18 06       	cpc	r1, r24
    f4d8:	99 1f       	adc	r25, r25
    f4da:	f1 cf       	rjmp	.-30     	; 0xf4be <__fp_splitA+0xc>
    f4dc:	86 95       	lsr	r24
    f4de:	71 05       	cpc	r23, r1
    f4e0:	61 05       	cpc	r22, r1
    f4e2:	08 94       	sec
    f4e4:	08 95       	ret

0000f4e6 <__fp_zero>:
    f4e6:	e8 94       	clt

0000f4e8 <__fp_szero>:
    f4e8:	bb 27       	eor	r27, r27
    f4ea:	66 27       	eor	r22, r22
    f4ec:	77 27       	eor	r23, r23
    f4ee:	cb 01       	movw	r24, r22
    f4f0:	97 f9       	bld	r25, 7
    f4f2:	08 95       	ret

0000f4f4 <__gesf2>:
    f4f4:	51 df       	rcall	.-350    	; 0xf398 <__fp_cmp>
    f4f6:	08 f4       	brcc	.+2      	; 0xf4fa <__gesf2+0x6>
    f4f8:	8f ef       	ldi	r24, 0xFF	; 255
    f4fa:	08 95       	ret

0000f4fc <__mulsf3>:
    f4fc:	0b d0       	rcall	.+22     	; 0xf514 <__mulsf3x>
    f4fe:	af cf       	rjmp	.-162    	; 0xf45e <__fp_round>
    f500:	78 df       	rcall	.-272    	; 0xf3f2 <__fp_pscA>
    f502:	28 f0       	brcs	.+10     	; 0xf50e <__mulsf3+0x12>
    f504:	7d df       	rcall	.-262    	; 0xf400 <__fp_pscB>
    f506:	18 f0       	brcs	.+6      	; 0xf50e <__mulsf3+0x12>
    f508:	95 23       	and	r25, r21
    f50a:	09 f0       	breq	.+2      	; 0xf50e <__mulsf3+0x12>
    f50c:	69 cf       	rjmp	.-302    	; 0xf3e0 <__fp_inf>
    f50e:	6e cf       	rjmp	.-292    	; 0xf3ec <__fp_nan>
    f510:	11 24       	eor	r1, r1
    f512:	ea cf       	rjmp	.-44     	; 0xf4e8 <__fp_szero>

0000f514 <__mulsf3x>:
    f514:	c6 df       	rcall	.-116    	; 0xf4a2 <__fp_split3>
    f516:	a0 f3       	brcs	.-24     	; 0xf500 <__mulsf3+0x4>

0000f518 <__mulsf3_pse>:
    f518:	95 9f       	mul	r25, r21
    f51a:	d1 f3       	breq	.-12     	; 0xf510 <__mulsf3+0x14>
    f51c:	95 0f       	add	r25, r21
    f51e:	50 e0       	ldi	r21, 0x00	; 0
    f520:	55 1f       	adc	r21, r21
    f522:	62 9f       	mul	r22, r18
    f524:	f0 01       	movw	r30, r0
    f526:	72 9f       	mul	r23, r18
    f528:	bb 27       	eor	r27, r27
    f52a:	f0 0d       	add	r31, r0
    f52c:	b1 1d       	adc	r27, r1
    f52e:	63 9f       	mul	r22, r19
    f530:	aa 27       	eor	r26, r26
    f532:	f0 0d       	add	r31, r0
    f534:	b1 1d       	adc	r27, r1
    f536:	aa 1f       	adc	r26, r26
    f538:	64 9f       	mul	r22, r20
    f53a:	66 27       	eor	r22, r22
    f53c:	b0 0d       	add	r27, r0
    f53e:	a1 1d       	adc	r26, r1
    f540:	66 1f       	adc	r22, r22
    f542:	82 9f       	mul	r24, r18
    f544:	22 27       	eor	r18, r18
    f546:	b0 0d       	add	r27, r0
    f548:	a1 1d       	adc	r26, r1
    f54a:	62 1f       	adc	r22, r18
    f54c:	73 9f       	mul	r23, r19
    f54e:	b0 0d       	add	r27, r0
    f550:	a1 1d       	adc	r26, r1
    f552:	62 1f       	adc	r22, r18
    f554:	83 9f       	mul	r24, r19
    f556:	a0 0d       	add	r26, r0
    f558:	61 1d       	adc	r22, r1
    f55a:	22 1f       	adc	r18, r18
    f55c:	74 9f       	mul	r23, r20
    f55e:	33 27       	eor	r19, r19
    f560:	a0 0d       	add	r26, r0
    f562:	61 1d       	adc	r22, r1
    f564:	23 1f       	adc	r18, r19
    f566:	84 9f       	mul	r24, r20
    f568:	60 0d       	add	r22, r0
    f56a:	21 1d       	adc	r18, r1
    f56c:	82 2f       	mov	r24, r18
    f56e:	76 2f       	mov	r23, r22
    f570:	6a 2f       	mov	r22, r26
    f572:	11 24       	eor	r1, r1
    f574:	9f 57       	subi	r25, 0x7F	; 127
    f576:	50 40       	sbci	r21, 0x00	; 0
    f578:	8a f0       	brmi	.+34     	; 0xf59c <__mulsf3_pse+0x84>
    f57a:	e1 f0       	breq	.+56     	; 0xf5b4 <__mulsf3_pse+0x9c>
    f57c:	88 23       	and	r24, r24
    f57e:	4a f0       	brmi	.+18     	; 0xf592 <__mulsf3_pse+0x7a>
    f580:	ee 0f       	add	r30, r30
    f582:	ff 1f       	adc	r31, r31
    f584:	bb 1f       	adc	r27, r27
    f586:	66 1f       	adc	r22, r22
    f588:	77 1f       	adc	r23, r23
    f58a:	88 1f       	adc	r24, r24
    f58c:	91 50       	subi	r25, 0x01	; 1
    f58e:	50 40       	sbci	r21, 0x00	; 0
    f590:	a9 f7       	brne	.-22     	; 0xf57c <__mulsf3_pse+0x64>
    f592:	9e 3f       	cpi	r25, 0xFE	; 254
    f594:	51 05       	cpc	r21, r1
    f596:	70 f0       	brcs	.+28     	; 0xf5b4 <__mulsf3_pse+0x9c>
    f598:	23 cf       	rjmp	.-442    	; 0xf3e0 <__fp_inf>
    f59a:	a6 cf       	rjmp	.-180    	; 0xf4e8 <__fp_szero>
    f59c:	5f 3f       	cpi	r21, 0xFF	; 255
    f59e:	ec f3       	brlt	.-6      	; 0xf59a <__mulsf3_pse+0x82>
    f5a0:	98 3e       	cpi	r25, 0xE8	; 232
    f5a2:	dc f3       	brlt	.-10     	; 0xf59a <__mulsf3_pse+0x82>
    f5a4:	86 95       	lsr	r24
    f5a6:	77 95       	ror	r23
    f5a8:	67 95       	ror	r22
    f5aa:	b7 95       	ror	r27
    f5ac:	f7 95       	ror	r31
    f5ae:	e7 95       	ror	r30
    f5b0:	9f 5f       	subi	r25, 0xFF	; 255
    f5b2:	c1 f7       	brne	.-16     	; 0xf5a4 <__mulsf3_pse+0x8c>
    f5b4:	fe 2b       	or	r31, r30
    f5b6:	88 0f       	add	r24, r24
    f5b8:	91 1d       	adc	r25, r1
    f5ba:	96 95       	lsr	r25
    f5bc:	87 95       	ror	r24
    f5be:	97 f9       	bld	r25, 7
    f5c0:	08 95       	ret

0000f5c2 <pow>:
    f5c2:	fa 01       	movw	r30, r20
    f5c4:	ee 0f       	add	r30, r30
    f5c6:	ff 1f       	adc	r31, r31
    f5c8:	30 96       	adiw	r30, 0x00	; 0
    f5ca:	21 05       	cpc	r18, r1
    f5cc:	31 05       	cpc	r19, r1
    f5ce:	99 f1       	breq	.+102    	; 0xf636 <pow+0x74>
    f5d0:	61 15       	cp	r22, r1
    f5d2:	71 05       	cpc	r23, r1
    f5d4:	61 f4       	brne	.+24     	; 0xf5ee <pow+0x2c>
    f5d6:	80 38       	cpi	r24, 0x80	; 128
    f5d8:	bf e3       	ldi	r27, 0x3F	; 63
    f5da:	9b 07       	cpc	r25, r27
    f5dc:	49 f1       	breq	.+82     	; 0xf630 <pow+0x6e>
    f5de:	68 94       	set
    f5e0:	90 38       	cpi	r25, 0x80	; 128
    f5e2:	81 05       	cpc	r24, r1
    f5e4:	61 f0       	breq	.+24     	; 0xf5fe <pow+0x3c>
    f5e6:	80 38       	cpi	r24, 0x80	; 128
    f5e8:	bf ef       	ldi	r27, 0xFF	; 255
    f5ea:	9b 07       	cpc	r25, r27
    f5ec:	41 f0       	breq	.+16     	; 0xf5fe <pow+0x3c>
    f5ee:	99 23       	and	r25, r25
    f5f0:	42 f5       	brpl	.+80     	; 0xf642 <pow+0x80>
    f5f2:	ff 3f       	cpi	r31, 0xFF	; 255
    f5f4:	e1 05       	cpc	r30, r1
    f5f6:	31 05       	cpc	r19, r1
    f5f8:	21 05       	cpc	r18, r1
    f5fa:	11 f1       	breq	.+68     	; 0xf640 <pow+0x7e>
    f5fc:	e8 94       	clt
    f5fe:	08 94       	sec
    f600:	e7 95       	ror	r30
    f602:	d9 01       	movw	r26, r18
    f604:	aa 23       	and	r26, r26
    f606:	29 f4       	brne	.+10     	; 0xf612 <pow+0x50>
    f608:	ab 2f       	mov	r26, r27
    f60a:	be 2f       	mov	r27, r30
    f60c:	f8 5f       	subi	r31, 0xF8	; 248
    f60e:	d0 f3       	brcs	.-12     	; 0xf604 <pow+0x42>
    f610:	10 c0       	rjmp	.+32     	; 0xf632 <pow+0x70>
    f612:	ff 5f       	subi	r31, 0xFF	; 255
    f614:	70 f4       	brcc	.+28     	; 0xf632 <pow+0x70>
    f616:	a6 95       	lsr	r26
    f618:	e0 f7       	brcc	.-8      	; 0xf612 <pow+0x50>
    f61a:	f7 39       	cpi	r31, 0x97	; 151
    f61c:	50 f0       	brcs	.+20     	; 0xf632 <pow+0x70>
    f61e:	19 f0       	breq	.+6      	; 0xf626 <pow+0x64>
    f620:	ff 3a       	cpi	r31, 0xAF	; 175
    f622:	38 f4       	brcc	.+14     	; 0xf632 <pow+0x70>
    f624:	9f 77       	andi	r25, 0x7F	; 127
    f626:	9f 93       	push	r25
    f628:	0c d0       	rcall	.+24     	; 0xf642 <pow+0x80>
    f62a:	0f 90       	pop	r0
    f62c:	07 fc       	sbrc	r0, 7
    f62e:	90 58       	subi	r25, 0x80	; 128
    f630:	08 95       	ret
    f632:	3e f0       	brts	.+14     	; 0xf642 <pow+0x80>
    f634:	db ce       	rjmp	.-586    	; 0xf3ec <__fp_nan>
    f636:	60 e0       	ldi	r22, 0x00	; 0
    f638:	70 e0       	ldi	r23, 0x00	; 0
    f63a:	80 e8       	ldi	r24, 0x80	; 128
    f63c:	9f e3       	ldi	r25, 0x3F	; 63
    f63e:	08 95       	ret
    f640:	4f e7       	ldi	r20, 0x7F	; 127
    f642:	9f 77       	andi	r25, 0x7F	; 127
    f644:	5f 93       	push	r21
    f646:	4f 93       	push	r20
    f648:	3f 93       	push	r19
    f64a:	2f 93       	push	r18
    f64c:	c3 d0       	rcall	.+390    	; 0xf7d4 <log>
    f64e:	2f 91       	pop	r18
    f650:	3f 91       	pop	r19
    f652:	4f 91       	pop	r20
    f654:	5f 91       	pop	r21
    f656:	52 df       	rcall	.-348    	; 0xf4fc <__mulsf3>
    f658:	0b c0       	rjmp	.+22     	; 0xf670 <exp>

0000f65a <sin>:
    f65a:	9f 93       	push	r25
    f65c:	d9 de       	rcall	.-590    	; 0xf410 <__fp_rempio2>
    f65e:	0f 90       	pop	r0
    f660:	07 fc       	sbrc	r0, 7
    f662:	ee 5f       	subi	r30, 0xFE	; 254
    f664:	0d cf       	rjmp	.-486    	; 0xf480 <__fp_sinus>
    f666:	19 f4       	brne	.+6      	; 0xf66e <sin+0x14>
    f668:	0e f0       	brts	.+2      	; 0xf66c <sin+0x12>
    f66a:	ba ce       	rjmp	.-652    	; 0xf3e0 <__fp_inf>
    f66c:	3c cf       	rjmp	.-392    	; 0xf4e6 <__fp_zero>
    f66e:	be ce       	rjmp	.-644    	; 0xf3ec <__fp_nan>

0000f670 <exp>:
    f670:	20 df       	rcall	.-448    	; 0xf4b2 <__fp_splitA>
    f672:	c8 f3       	brcs	.-14     	; 0xf666 <sin+0xc>
    f674:	96 38       	cpi	r25, 0x86	; 134
    f676:	c0 f7       	brcc	.-16     	; 0xf668 <sin+0xe>
    f678:	07 f8       	bld	r0, 7
    f67a:	0f 92       	push	r0
    f67c:	e8 94       	clt
    f67e:	2b e3       	ldi	r18, 0x3B	; 59
    f680:	3a ea       	ldi	r19, 0xAA	; 170
    f682:	48 eb       	ldi	r20, 0xB8	; 184
    f684:	5f e7       	ldi	r21, 0x7F	; 127
    f686:	48 df       	rcall	.-368    	; 0xf518 <__mulsf3_pse>
    f688:	0f 92       	push	r0
    f68a:	0f 92       	push	r0
    f68c:	0f 92       	push	r0
    f68e:	4d b7       	in	r20, 0x3d	; 61
    f690:	5e b7       	in	r21, 0x3e	; 62
    f692:	0f 92       	push	r0
    f694:	df d0       	rcall	.+446    	; 0xf854 <modf>
    f696:	e6 e3       	ldi	r30, 0x36	; 54
    f698:	f2 e0       	ldi	r31, 0x02	; 2
    f69a:	24 d0       	rcall	.+72     	; 0xf6e4 <__fp_powser>
    f69c:	4f 91       	pop	r20
    f69e:	5f 91       	pop	r21
    f6a0:	ef 91       	pop	r30
    f6a2:	ff 91       	pop	r31
    f6a4:	e5 95       	asr	r30
    f6a6:	ee 1f       	adc	r30, r30
    f6a8:	ff 1f       	adc	r31, r31
    f6aa:	49 f0       	breq	.+18     	; 0xf6be <exp+0x4e>
    f6ac:	fe 57       	subi	r31, 0x7E	; 126
    f6ae:	e0 68       	ori	r30, 0x80	; 128
    f6b0:	44 27       	eor	r20, r20
    f6b2:	ee 0f       	add	r30, r30
    f6b4:	44 1f       	adc	r20, r20
    f6b6:	fa 95       	dec	r31
    f6b8:	e1 f7       	brne	.-8      	; 0xf6b2 <exp+0x42>
    f6ba:	41 95       	neg	r20
    f6bc:	55 0b       	sbc	r21, r21
    f6be:	51 d0       	rcall	.+162    	; 0xf762 <ldexp>
    f6c0:	0f 90       	pop	r0
    f6c2:	07 fe       	sbrs	r0, 7
    f6c4:	45 c0       	rjmp	.+138    	; 0xf750 <inverse>
    f6c6:	08 95       	ret

0000f6c8 <__fp_mpack>:
    f6c8:	9f 3f       	cpi	r25, 0xFF	; 255
    f6ca:	31 f0       	breq	.+12     	; 0xf6d8 <__fp_mpack_finite+0xc>

0000f6cc <__fp_mpack_finite>:
    f6cc:	91 50       	subi	r25, 0x01	; 1
    f6ce:	20 f4       	brcc	.+8      	; 0xf6d8 <__fp_mpack_finite+0xc>
    f6d0:	87 95       	ror	r24
    f6d2:	77 95       	ror	r23
    f6d4:	67 95       	ror	r22
    f6d6:	b7 95       	ror	r27
    f6d8:	88 0f       	add	r24, r24
    f6da:	91 1d       	adc	r25, r1
    f6dc:	96 95       	lsr	r25
    f6de:	87 95       	ror	r24
    f6e0:	97 f9       	bld	r25, 7
    f6e2:	08 95       	ret

0000f6e4 <__fp_powser>:
    f6e4:	df 93       	push	r29
    f6e6:	cf 93       	push	r28
    f6e8:	1f 93       	push	r17
    f6ea:	0f 93       	push	r16
    f6ec:	ff 92       	push	r15
    f6ee:	ef 92       	push	r14
    f6f0:	df 92       	push	r13
    f6f2:	7b 01       	movw	r14, r22
    f6f4:	8c 01       	movw	r16, r24
    f6f6:	68 94       	set
    f6f8:	05 c0       	rjmp	.+10     	; 0xf704 <__fp_powser+0x20>
    f6fa:	da 2e       	mov	r13, r26
    f6fc:	ef 01       	movw	r28, r30
    f6fe:	0a df       	rcall	.-492    	; 0xf514 <__mulsf3x>
    f700:	fe 01       	movw	r30, r28
    f702:	e8 94       	clt
    f704:	a5 91       	lpm	r26, Z+
    f706:	25 91       	lpm	r18, Z+
    f708:	35 91       	lpm	r19, Z+
    f70a:	45 91       	lpm	r20, Z+
    f70c:	55 91       	lpm	r21, Z+
    f70e:	ae f3       	brts	.-22     	; 0xf6fa <__fp_powser+0x16>
    f710:	ef 01       	movw	r28, r30
    f712:	12 dd       	rcall	.-1500   	; 0xf138 <__addsf3x>
    f714:	fe 01       	movw	r30, r28
    f716:	97 01       	movw	r18, r14
    f718:	a8 01       	movw	r20, r16
    f71a:	da 94       	dec	r13
    f71c:	79 f7       	brne	.-34     	; 0xf6fc <__fp_powser+0x18>
    f71e:	df 90       	pop	r13
    f720:	ef 90       	pop	r14
    f722:	ff 90       	pop	r15
    f724:	0f 91       	pop	r16
    f726:	1f 91       	pop	r17
    f728:	cf 91       	pop	r28
    f72a:	df 91       	pop	r29
    f72c:	08 95       	ret

0000f72e <__fp_powsodd>:
    f72e:	9f 93       	push	r25
    f730:	8f 93       	push	r24
    f732:	7f 93       	push	r23
    f734:	6f 93       	push	r22
    f736:	ff 93       	push	r31
    f738:	ef 93       	push	r30
    f73a:	9b 01       	movw	r18, r22
    f73c:	ac 01       	movw	r20, r24
    f73e:	de de       	rcall	.-580    	; 0xf4fc <__mulsf3>
    f740:	ef 91       	pop	r30
    f742:	ff 91       	pop	r31
    f744:	cf df       	rcall	.-98     	; 0xf6e4 <__fp_powser>
    f746:	2f 91       	pop	r18
    f748:	3f 91       	pop	r19
    f74a:	4f 91       	pop	r20
    f74c:	5f 91       	pop	r21
    f74e:	d6 ce       	rjmp	.-596    	; 0xf4fc <__mulsf3>

0000f750 <inverse>:
    f750:	9b 01       	movw	r18, r22
    f752:	ac 01       	movw	r20, r24
    f754:	60 e0       	ldi	r22, 0x00	; 0
    f756:	70 e0       	ldi	r23, 0x00	; 0
    f758:	80 e8       	ldi	r24, 0x80	; 128
    f75a:	9f e3       	ldi	r25, 0x3F	; 63
    f75c:	47 cd       	rjmp	.-1394   	; 0xf1ec <__divsf3>
    f75e:	40 ce       	rjmp	.-896    	; 0xf3e0 <__fp_inf>
    f760:	b3 cf       	rjmp	.-154    	; 0xf6c8 <__fp_mpack>

0000f762 <ldexp>:
    f762:	a7 de       	rcall	.-690    	; 0xf4b2 <__fp_splitA>
    f764:	e8 f3       	brcs	.-6      	; 0xf760 <inverse+0x10>
    f766:	99 23       	and	r25, r25
    f768:	d9 f3       	breq	.-10     	; 0xf760 <inverse+0x10>
    f76a:	94 0f       	add	r25, r20
    f76c:	51 1d       	adc	r21, r1
    f76e:	bb f3       	brvs	.-18     	; 0xf75e <inverse+0xe>
    f770:	91 50       	subi	r25, 0x01	; 1
    f772:	50 40       	sbci	r21, 0x00	; 0
    f774:	94 f0       	brlt	.+36     	; 0xf79a <ldexp+0x38>
    f776:	59 f0       	breq	.+22     	; 0xf78e <ldexp+0x2c>
    f778:	88 23       	and	r24, r24
    f77a:	32 f0       	brmi	.+12     	; 0xf788 <ldexp+0x26>
    f77c:	66 0f       	add	r22, r22
    f77e:	77 1f       	adc	r23, r23
    f780:	88 1f       	adc	r24, r24
    f782:	91 50       	subi	r25, 0x01	; 1
    f784:	50 40       	sbci	r21, 0x00	; 0
    f786:	c1 f7       	brne	.-16     	; 0xf778 <ldexp+0x16>
    f788:	9e 3f       	cpi	r25, 0xFE	; 254
    f78a:	51 05       	cpc	r21, r1
    f78c:	44 f7       	brge	.-48     	; 0xf75e <inverse+0xe>
    f78e:	88 0f       	add	r24, r24
    f790:	91 1d       	adc	r25, r1
    f792:	96 95       	lsr	r25
    f794:	87 95       	ror	r24
    f796:	97 f9       	bld	r25, 7
    f798:	08 95       	ret
    f79a:	5f 3f       	cpi	r21, 0xFF	; 255
    f79c:	ac f0       	brlt	.+42     	; 0xf7c8 <ldexp+0x66>
    f79e:	98 3e       	cpi	r25, 0xE8	; 232
    f7a0:	9c f0       	brlt	.+38     	; 0xf7c8 <ldexp+0x66>
    f7a2:	bb 27       	eor	r27, r27
    f7a4:	86 95       	lsr	r24
    f7a6:	77 95       	ror	r23
    f7a8:	67 95       	ror	r22
    f7aa:	b7 95       	ror	r27
    f7ac:	08 f4       	brcc	.+2      	; 0xf7b0 <ldexp+0x4e>
    f7ae:	b1 60       	ori	r27, 0x01	; 1
    f7b0:	93 95       	inc	r25
    f7b2:	c1 f7       	brne	.-16     	; 0xf7a4 <ldexp+0x42>
    f7b4:	bb 0f       	add	r27, r27
    f7b6:	58 f7       	brcc	.-42     	; 0xf78e <ldexp+0x2c>
    f7b8:	11 f4       	brne	.+4      	; 0xf7be <ldexp+0x5c>
    f7ba:	60 ff       	sbrs	r22, 0
    f7bc:	e8 cf       	rjmp	.-48     	; 0xf78e <ldexp+0x2c>
    f7be:	6f 5f       	subi	r22, 0xFF	; 255
    f7c0:	7f 4f       	sbci	r23, 0xFF	; 255
    f7c2:	8f 4f       	sbci	r24, 0xFF	; 255
    f7c4:	9f 4f       	sbci	r25, 0xFF	; 255
    f7c6:	e3 cf       	rjmp	.-58     	; 0xf78e <ldexp+0x2c>
    f7c8:	8f ce       	rjmp	.-738    	; 0xf4e8 <__fp_szero>
    f7ca:	0e f0       	brts	.+2      	; 0xf7ce <ldexp+0x6c>
    f7cc:	7d cf       	rjmp	.-262    	; 0xf6c8 <__fp_mpack>
    f7ce:	0e ce       	rjmp	.-996    	; 0xf3ec <__fp_nan>
    f7d0:	68 94       	set
    f7d2:	06 ce       	rjmp	.-1012   	; 0xf3e0 <__fp_inf>

0000f7d4 <log>:
    f7d4:	6e de       	rcall	.-804    	; 0xf4b2 <__fp_splitA>
    f7d6:	c8 f3       	brcs	.-14     	; 0xf7ca <ldexp+0x68>
    f7d8:	99 23       	and	r25, r25
    f7da:	d1 f3       	breq	.-12     	; 0xf7d0 <ldexp+0x6e>
    f7dc:	c6 f3       	brts	.-16     	; 0xf7ce <ldexp+0x6c>
    f7de:	df 93       	push	r29
    f7e0:	cf 93       	push	r28
    f7e2:	1f 93       	push	r17
    f7e4:	0f 93       	push	r16
    f7e6:	ff 92       	push	r15
    f7e8:	c9 2f       	mov	r28, r25
    f7ea:	dd 27       	eor	r29, r29
    f7ec:	88 23       	and	r24, r24
    f7ee:	2a f0       	brmi	.+10     	; 0xf7fa <log+0x26>
    f7f0:	21 97       	sbiw	r28, 0x01	; 1
    f7f2:	66 0f       	add	r22, r22
    f7f4:	77 1f       	adc	r23, r23
    f7f6:	88 1f       	adc	r24, r24
    f7f8:	da f7       	brpl	.-10     	; 0xf7f0 <log+0x1c>
    f7fa:	20 e0       	ldi	r18, 0x00	; 0
    f7fc:	30 e0       	ldi	r19, 0x00	; 0
    f7fe:	40 e8       	ldi	r20, 0x80	; 128
    f800:	5f eb       	ldi	r21, 0xBF	; 191
    f802:	9f e3       	ldi	r25, 0x3F	; 63
    f804:	88 39       	cpi	r24, 0x98	; 152
    f806:	20 f0       	brcs	.+8      	; 0xf810 <log+0x3c>
    f808:	80 3e       	cpi	r24, 0xE0	; 224
    f80a:	30 f0       	brcs	.+12     	; 0xf818 <log+0x44>
    f80c:	21 96       	adiw	r28, 0x01	; 1
    f80e:	8f 77       	andi	r24, 0x7F	; 127
    f810:	82 dc       	rcall	.-1788   	; 0xf116 <__addsf3>
    f812:	ee e5       	ldi	r30, 0x5E	; 94
    f814:	f2 e0       	ldi	r31, 0x02	; 2
    f816:	03 c0       	rjmp	.+6      	; 0xf81e <log+0x4a>
    f818:	7e dc       	rcall	.-1796   	; 0xf116 <__addsf3>
    f81a:	eb e8       	ldi	r30, 0x8B	; 139
    f81c:	f2 e0       	ldi	r31, 0x02	; 2
    f81e:	62 df       	rcall	.-316    	; 0xf6e4 <__fp_powser>
    f820:	8b 01       	movw	r16, r22
    f822:	be 01       	movw	r22, r28
    f824:	ec 01       	movw	r28, r24
    f826:	fb 2e       	mov	r15, r27
    f828:	6f 57       	subi	r22, 0x7F	; 127
    f82a:	71 09       	sbc	r23, r1
    f82c:	75 95       	asr	r23
    f82e:	77 1f       	adc	r23, r23
    f830:	88 0b       	sbc	r24, r24
    f832:	99 0b       	sbc	r25, r25
    f834:	76 dd       	rcall	.-1300   	; 0xf322 <__floatsisf>
    f836:	28 e1       	ldi	r18, 0x18	; 24
    f838:	32 e7       	ldi	r19, 0x72	; 114
    f83a:	41 e3       	ldi	r20, 0x31	; 49
    f83c:	5f e3       	ldi	r21, 0x3F	; 63
    f83e:	6a de       	rcall	.-812    	; 0xf514 <__mulsf3x>
    f840:	af 2d       	mov	r26, r15
    f842:	98 01       	movw	r18, r16
    f844:	ae 01       	movw	r20, r28
    f846:	ff 90       	pop	r15
    f848:	0f 91       	pop	r16
    f84a:	1f 91       	pop	r17
    f84c:	cf 91       	pop	r28
    f84e:	df 91       	pop	r29
    f850:	73 dc       	rcall	.-1818   	; 0xf138 <__addsf3x>
    f852:	05 ce       	rjmp	.-1014   	; 0xf45e <__fp_round>

0000f854 <modf>:
    f854:	fa 01       	movw	r30, r20
    f856:	dc 01       	movw	r26, r24
    f858:	aa 0f       	add	r26, r26
    f85a:	bb 1f       	adc	r27, r27
    f85c:	9b 01       	movw	r18, r22
    f85e:	ac 01       	movw	r20, r24
    f860:	bf 57       	subi	r27, 0x7F	; 127
    f862:	28 f4       	brcc	.+10     	; 0xf86e <modf+0x1a>
    f864:	22 27       	eor	r18, r18
    f866:	33 27       	eor	r19, r19
    f868:	44 27       	eor	r20, r20
    f86a:	50 78       	andi	r21, 0x80	; 128
    f86c:	1f c0       	rjmp	.+62     	; 0xf8ac <modf+0x58>
    f86e:	b7 51       	subi	r27, 0x17	; 23
    f870:	88 f4       	brcc	.+34     	; 0xf894 <modf+0x40>
    f872:	ab 2f       	mov	r26, r27
    f874:	00 24       	eor	r0, r0
    f876:	46 95       	lsr	r20
    f878:	37 95       	ror	r19
    f87a:	27 95       	ror	r18
    f87c:	01 1c       	adc	r0, r1
    f87e:	a3 95       	inc	r26
    f880:	d2 f3       	brmi	.-12     	; 0xf876 <modf+0x22>
    f882:	00 20       	and	r0, r0
    f884:	69 f0       	breq	.+26     	; 0xf8a0 <modf+0x4c>
    f886:	22 0f       	add	r18, r18
    f888:	33 1f       	adc	r19, r19
    f88a:	44 1f       	adc	r20, r20
    f88c:	b3 95       	inc	r27
    f88e:	da f3       	brmi	.-10     	; 0xf886 <modf+0x32>
    f890:	0d d0       	rcall	.+26     	; 0xf8ac <modf+0x58>
    f892:	40 cc       	rjmp	.-1920   	; 0xf114 <__subsf3>
    f894:	61 30       	cpi	r22, 0x01	; 1
    f896:	71 05       	cpc	r23, r1
    f898:	a0 e8       	ldi	r26, 0x80	; 128
    f89a:	8a 07       	cpc	r24, r26
    f89c:	b9 46       	sbci	r27, 0x69	; 105
    f89e:	30 f4       	brcc	.+12     	; 0xf8ac <modf+0x58>
    f8a0:	9b 01       	movw	r18, r22
    f8a2:	ac 01       	movw	r20, r24
    f8a4:	66 27       	eor	r22, r22
    f8a6:	77 27       	eor	r23, r23
    f8a8:	88 27       	eor	r24, r24
    f8aa:	90 78       	andi	r25, 0x80	; 128
    f8ac:	30 96       	adiw	r30, 0x00	; 0
    f8ae:	21 f0       	breq	.+8      	; 0xf8b8 <modf+0x64>
    f8b0:	20 83       	st	Z, r18
    f8b2:	31 83       	std	Z+1, r19	; 0x01
    f8b4:	42 83       	std	Z+2, r20	; 0x02
    f8b6:	53 83       	std	Z+3, r21	; 0x03
    f8b8:	08 95       	ret

0000f8ba <__mulsi3>:
    f8ba:	db 01       	movw	r26, r22
    f8bc:	8f 93       	push	r24
    f8be:	9f 93       	push	r25
    f8c0:	93 d0       	rcall	.+294    	; 0xf9e8 <__muluhisi3>
    f8c2:	bf 91       	pop	r27
    f8c4:	af 91       	pop	r26
    f8c6:	a2 9f       	mul	r26, r18
    f8c8:	80 0d       	add	r24, r0
    f8ca:	91 1d       	adc	r25, r1
    f8cc:	a3 9f       	mul	r26, r19
    f8ce:	90 0d       	add	r25, r0
    f8d0:	b2 9f       	mul	r27, r18
    f8d2:	90 0d       	add	r25, r0
    f8d4:	11 24       	eor	r1, r1
    f8d6:	08 95       	ret

0000f8d8 <__udivmodhi4>:
    f8d8:	aa 1b       	sub	r26, r26
    f8da:	bb 1b       	sub	r27, r27
    f8dc:	51 e1       	ldi	r21, 0x11	; 17
    f8de:	07 c0       	rjmp	.+14     	; 0xf8ee <__udivmodhi4_ep>

0000f8e0 <__udivmodhi4_loop>:
    f8e0:	aa 1f       	adc	r26, r26
    f8e2:	bb 1f       	adc	r27, r27
    f8e4:	a6 17       	cp	r26, r22
    f8e6:	b7 07       	cpc	r27, r23
    f8e8:	10 f0       	brcs	.+4      	; 0xf8ee <__udivmodhi4_ep>
    f8ea:	a6 1b       	sub	r26, r22
    f8ec:	b7 0b       	sbc	r27, r23

0000f8ee <__udivmodhi4_ep>:
    f8ee:	88 1f       	adc	r24, r24
    f8f0:	99 1f       	adc	r25, r25
    f8f2:	5a 95       	dec	r21
    f8f4:	a9 f7       	brne	.-22     	; 0xf8e0 <__udivmodhi4_loop>
    f8f6:	80 95       	com	r24
    f8f8:	90 95       	com	r25
    f8fa:	bc 01       	movw	r22, r24
    f8fc:	cd 01       	movw	r24, r26
    f8fe:	08 95       	ret

0000f900 <__divmodhi4>:
    f900:	97 fb       	bst	r25, 7
    f902:	07 2e       	mov	r0, r23
    f904:	16 f4       	brtc	.+4      	; 0xf90a <__divmodhi4+0xa>
    f906:	00 94       	com	r0
    f908:	06 d0       	rcall	.+12     	; 0xf916 <__divmodhi4_neg1>
    f90a:	77 fd       	sbrc	r23, 7
    f90c:	08 d0       	rcall	.+16     	; 0xf91e <__divmodhi4_neg2>
    f90e:	e4 df       	rcall	.-56     	; 0xf8d8 <__udivmodhi4>
    f910:	07 fc       	sbrc	r0, 7
    f912:	05 d0       	rcall	.+10     	; 0xf91e <__divmodhi4_neg2>
    f914:	3e f4       	brtc	.+14     	; 0xf924 <__divmodhi4_exit>

0000f916 <__divmodhi4_neg1>:
    f916:	90 95       	com	r25
    f918:	81 95       	neg	r24
    f91a:	9f 4f       	sbci	r25, 0xFF	; 255
    f91c:	08 95       	ret

0000f91e <__divmodhi4_neg2>:
    f91e:	70 95       	com	r23
    f920:	61 95       	neg	r22
    f922:	7f 4f       	sbci	r23, 0xFF	; 255

0000f924 <__divmodhi4_exit>:
    f924:	08 95       	ret

0000f926 <__udivmodsi4>:
    f926:	a1 e2       	ldi	r26, 0x21	; 33
    f928:	1a 2e       	mov	r1, r26
    f92a:	aa 1b       	sub	r26, r26
    f92c:	bb 1b       	sub	r27, r27
    f92e:	fd 01       	movw	r30, r26
    f930:	0d c0       	rjmp	.+26     	; 0xf94c <__udivmodsi4_ep>

0000f932 <__udivmodsi4_loop>:
    f932:	aa 1f       	adc	r26, r26
    f934:	bb 1f       	adc	r27, r27
    f936:	ee 1f       	adc	r30, r30
    f938:	ff 1f       	adc	r31, r31
    f93a:	a2 17       	cp	r26, r18
    f93c:	b3 07       	cpc	r27, r19
    f93e:	e4 07       	cpc	r30, r20
    f940:	f5 07       	cpc	r31, r21
    f942:	20 f0       	brcs	.+8      	; 0xf94c <__udivmodsi4_ep>
    f944:	a2 1b       	sub	r26, r18
    f946:	b3 0b       	sbc	r27, r19
    f948:	e4 0b       	sbc	r30, r20
    f94a:	f5 0b       	sbc	r31, r21

0000f94c <__udivmodsi4_ep>:
    f94c:	66 1f       	adc	r22, r22
    f94e:	77 1f       	adc	r23, r23
    f950:	88 1f       	adc	r24, r24
    f952:	99 1f       	adc	r25, r25
    f954:	1a 94       	dec	r1
    f956:	69 f7       	brne	.-38     	; 0xf932 <__udivmodsi4_loop>
    f958:	60 95       	com	r22
    f95a:	70 95       	com	r23
    f95c:	80 95       	com	r24
    f95e:	90 95       	com	r25
    f960:	9b 01       	movw	r18, r22
    f962:	ac 01       	movw	r20, r24
    f964:	bd 01       	movw	r22, r26
    f966:	cf 01       	movw	r24, r30
    f968:	08 95       	ret

0000f96a <__divmodsi4>:
    f96a:	05 2e       	mov	r0, r21
    f96c:	97 fb       	bst	r25, 7
    f96e:	16 f4       	brtc	.+4      	; 0xf974 <__divmodsi4+0xa>
    f970:	00 94       	com	r0
    f972:	0f d0       	rcall	.+30     	; 0xf992 <__negsi2>
    f974:	57 fd       	sbrc	r21, 7
    f976:	05 d0       	rcall	.+10     	; 0xf982 <__divmodsi4_neg2>
    f978:	d6 df       	rcall	.-84     	; 0xf926 <__udivmodsi4>
    f97a:	07 fc       	sbrc	r0, 7
    f97c:	02 d0       	rcall	.+4      	; 0xf982 <__divmodsi4_neg2>
    f97e:	46 f4       	brtc	.+16     	; 0xf990 <__divmodsi4_exit>
    f980:	08 c0       	rjmp	.+16     	; 0xf992 <__negsi2>

0000f982 <__divmodsi4_neg2>:
    f982:	50 95       	com	r21
    f984:	40 95       	com	r20
    f986:	30 95       	com	r19
    f988:	21 95       	neg	r18
    f98a:	3f 4f       	sbci	r19, 0xFF	; 255
    f98c:	4f 4f       	sbci	r20, 0xFF	; 255
    f98e:	5f 4f       	sbci	r21, 0xFF	; 255

0000f990 <__divmodsi4_exit>:
    f990:	08 95       	ret

0000f992 <__negsi2>:
    f992:	90 95       	com	r25
    f994:	80 95       	com	r24
    f996:	70 95       	com	r23
    f998:	61 95       	neg	r22
    f99a:	7f 4f       	sbci	r23, 0xFF	; 255
    f99c:	8f 4f       	sbci	r24, 0xFF	; 255
    f99e:	9f 4f       	sbci	r25, 0xFF	; 255
    f9a0:	08 95       	ret

0000f9a2 <__tablejump2__>:
    f9a2:	ee 0f       	add	r30, r30
    f9a4:	ff 1f       	adc	r31, r31
    f9a6:	88 1f       	adc	r24, r24
    f9a8:	8b bf       	out	0x3b, r24	; 59
    f9aa:	07 90       	elpm	r0, Z+
    f9ac:	f6 91       	elpm	r31, Z
    f9ae:	e0 2d       	mov	r30, r0
    f9b0:	19 94       	eijmp

0000f9b2 <__mulhisi3>:
    f9b2:	05 d0       	rcall	.+10     	; 0xf9be <__umulhisi3>
    f9b4:	33 23       	and	r19, r19
    f9b6:	12 f4       	brpl	.+4      	; 0xf9bc <__mulhisi3+0xa>
    f9b8:	8a 1b       	sub	r24, r26
    f9ba:	9b 0b       	sbc	r25, r27
    f9bc:	10 c0       	rjmp	.+32     	; 0xf9de <__usmulhisi3_tail>

0000f9be <__umulhisi3>:
    f9be:	a2 9f       	mul	r26, r18
    f9c0:	b0 01       	movw	r22, r0
    f9c2:	b3 9f       	mul	r27, r19
    f9c4:	c0 01       	movw	r24, r0
    f9c6:	a3 9f       	mul	r26, r19
    f9c8:	70 0d       	add	r23, r0
    f9ca:	81 1d       	adc	r24, r1
    f9cc:	11 24       	eor	r1, r1
    f9ce:	91 1d       	adc	r25, r1
    f9d0:	b2 9f       	mul	r27, r18
    f9d2:	70 0d       	add	r23, r0
    f9d4:	81 1d       	adc	r24, r1
    f9d6:	11 24       	eor	r1, r1
    f9d8:	91 1d       	adc	r25, r1
    f9da:	08 95       	ret

0000f9dc <__usmulhisi3>:
    f9dc:	f0 df       	rcall	.-32     	; 0xf9be <__umulhisi3>

0000f9de <__usmulhisi3_tail>:
    f9de:	b7 ff       	sbrs	r27, 7
    f9e0:	08 95       	ret
    f9e2:	82 1b       	sub	r24, r18
    f9e4:	93 0b       	sbc	r25, r19
    f9e6:	08 95       	ret

0000f9e8 <__muluhisi3>:
    f9e8:	ea df       	rcall	.-44     	; 0xf9be <__umulhisi3>
    f9ea:	a5 9f       	mul	r26, r21
    f9ec:	90 0d       	add	r25, r0
    f9ee:	b4 9f       	mul	r27, r20
    f9f0:	90 0d       	add	r25, r0
    f9f2:	a4 9f       	mul	r26, r20
    f9f4:	80 0d       	add	r24, r0
    f9f6:	91 1d       	adc	r25, r1
    f9f8:	11 24       	eor	r1, r1
    f9fa:	08 95       	ret

0000f9fc <__muldi3>:
    f9fc:	df 93       	push	r29
    f9fe:	cf 93       	push	r28
    fa00:	1f 93       	push	r17
    fa02:	0f 93       	push	r16
    fa04:	9a 9d       	mul	r25, r10
    fa06:	f0 2d       	mov	r31, r0
    fa08:	21 9f       	mul	r18, r17
    fa0a:	f0 0d       	add	r31, r0
    fa0c:	8b 9d       	mul	r24, r11
    fa0e:	f0 0d       	add	r31, r0
    fa10:	8a 9d       	mul	r24, r10
    fa12:	e0 2d       	mov	r30, r0
    fa14:	f1 0d       	add	r31, r1
    fa16:	03 9f       	mul	r16, r19
    fa18:	f0 0d       	add	r31, r0
    fa1a:	02 9f       	mul	r16, r18
    fa1c:	e0 0d       	add	r30, r0
    fa1e:	f1 1d       	adc	r31, r1
    fa20:	4e 9d       	mul	r20, r14
    fa22:	e0 0d       	add	r30, r0
    fa24:	f1 1d       	adc	r31, r1
    fa26:	5e 9d       	mul	r21, r14
    fa28:	f0 0d       	add	r31, r0
    fa2a:	4f 9d       	mul	r20, r15
    fa2c:	f0 0d       	add	r31, r0
    fa2e:	7f 93       	push	r23
    fa30:	6f 93       	push	r22
    fa32:	bf 92       	push	r11
    fa34:	af 92       	push	r10
    fa36:	5f 93       	push	r21
    fa38:	4f 93       	push	r20
    fa3a:	d5 01       	movw	r26, r10
    fa3c:	c0 df       	rcall	.-128    	; 0xf9be <__umulhisi3>
    fa3e:	8b 01       	movw	r16, r22
    fa40:	ac 01       	movw	r20, r24
    fa42:	d7 01       	movw	r26, r14
    fa44:	bc df       	rcall	.-136    	; 0xf9be <__umulhisi3>
    fa46:	eb 01       	movw	r28, r22
    fa48:	e8 0f       	add	r30, r24
    fa4a:	f9 1f       	adc	r31, r25
    fa4c:	d6 01       	movw	r26, r12
    fa4e:	1f d0       	rcall	.+62     	; 0xfa8e <__muldi3_6>
    fa50:	2f 91       	pop	r18
    fa52:	3f 91       	pop	r19
    fa54:	d6 01       	movw	r26, r12
    fa56:	b3 df       	rcall	.-154    	; 0xf9be <__umulhisi3>
    fa58:	c6 0f       	add	r28, r22
    fa5a:	d7 1f       	adc	r29, r23
    fa5c:	e8 1f       	adc	r30, r24
    fa5e:	f9 1f       	adc	r31, r25
    fa60:	af 91       	pop	r26
    fa62:	bf 91       	pop	r27
    fa64:	14 d0       	rcall	.+40     	; 0xfa8e <__muldi3_6>
    fa66:	2f 91       	pop	r18
    fa68:	3f 91       	pop	r19
    fa6a:	a9 df       	rcall	.-174    	; 0xf9be <__umulhisi3>
    fa6c:	c6 0f       	add	r28, r22
    fa6e:	d7 1f       	adc	r29, r23
    fa70:	e8 1f       	adc	r30, r24
    fa72:	f9 1f       	adc	r31, r25
    fa74:	d6 01       	movw	r26, r12
    fa76:	a3 df       	rcall	.-186    	; 0xf9be <__umulhisi3>
    fa78:	e6 0f       	add	r30, r22
    fa7a:	f7 1f       	adc	r31, r23
    fa7c:	98 01       	movw	r18, r16
    fa7e:	be 01       	movw	r22, r28
    fa80:	cf 01       	movw	r24, r30
    fa82:	11 24       	eor	r1, r1
    fa84:	0f 91       	pop	r16
    fa86:	1f 91       	pop	r17
    fa88:	cf 91       	pop	r28
    fa8a:	df 91       	pop	r29
    fa8c:	08 95       	ret

0000fa8e <__muldi3_6>:
    fa8e:	97 df       	rcall	.-210    	; 0xf9be <__umulhisi3>
    fa90:	46 0f       	add	r20, r22
    fa92:	57 1f       	adc	r21, r23
    fa94:	c8 1f       	adc	r28, r24
    fa96:	d9 1f       	adc	r29, r25
    fa98:	08 f4       	brcc	.+2      	; 0xfa9c <__muldi3_6+0xe>
    fa9a:	31 96       	adiw	r30, 0x01	; 1
    fa9c:	08 95       	ret

0000fa9e <__moddi3>:
    fa9e:	68 94       	set
    faa0:	01 c0       	rjmp	.+2      	; 0xfaa4 <__divdi3_moddi3>

0000faa2 <__divdi3>:
    faa2:	e8 94       	clt

0000faa4 <__divdi3_moddi3>:
    faa4:	f9 2f       	mov	r31, r25
    faa6:	f1 2b       	or	r31, r17
    faa8:	0a f0       	brmi	.+2      	; 0xfaac <__divdi3_moddi3+0x8>
    faaa:	27 c0       	rjmp	.+78     	; 0xfafa <__udivdi3_umoddi3>
    faac:	a0 e0       	ldi	r26, 0x00	; 0
    faae:	b0 e0       	ldi	r27, 0x00	; 0
    fab0:	eb e5       	ldi	r30, 0x5B	; 91
    fab2:	fd e7       	ldi	r31, 0x7D	; 125
    fab4:	93 c0       	rjmp	.+294    	; 0xfbdc <__prologue_saves__+0xc>
    fab6:	09 2e       	mov	r0, r25
    fab8:	05 94       	asr	r0
    faba:	1a f4       	brpl	.+6      	; 0xfac2 <__divdi3_moddi3+0x1e>
    fabc:	79 d0       	rcall	.+242    	; 0xfbb0 <__negdi2>
    fabe:	11 23       	and	r17, r17
    fac0:	92 f4       	brpl	.+36     	; 0xfae6 <__divdi3_moddi3+0x42>
    fac2:	f0 e8       	ldi	r31, 0x80	; 128
    fac4:	0f 26       	eor	r0, r31
    fac6:	ff ef       	ldi	r31, 0xFF	; 255
    fac8:	e0 94       	com	r14
    faca:	f0 94       	com	r15
    facc:	00 95       	com	r16
    face:	10 95       	com	r17
    fad0:	b0 94       	com	r11
    fad2:	c0 94       	com	r12
    fad4:	d0 94       	com	r13
    fad6:	a1 94       	neg	r10
    fad8:	bf 0a       	sbc	r11, r31
    fada:	cf 0a       	sbc	r12, r31
    fadc:	df 0a       	sbc	r13, r31
    fade:	ef 0a       	sbc	r14, r31
    fae0:	ff 0a       	sbc	r15, r31
    fae2:	0f 0b       	sbc	r16, r31
    fae4:	1f 0b       	sbc	r17, r31
    fae6:	13 d0       	rcall	.+38     	; 0xfb0e <__udivmod64>
    fae8:	07 fc       	sbrc	r0, 7
    faea:	62 d0       	rcall	.+196    	; 0xfbb0 <__negdi2>
    faec:	cd b7       	in	r28, 0x3d	; 61
    faee:	de b7       	in	r29, 0x3e	; 62
    faf0:	ec e0       	ldi	r30, 0x0C	; 12
    faf2:	8d c0       	rjmp	.+282    	; 0xfc0e <__epilogue_restores__+0xc>

0000faf4 <__umoddi3>:
    faf4:	68 94       	set
    faf6:	01 c0       	rjmp	.+2      	; 0xfafa <__udivdi3_umoddi3>

0000faf8 <__udivdi3>:
    faf8:	e8 94       	clt

0000fafa <__udivdi3_umoddi3>:
    fafa:	8f 92       	push	r8
    fafc:	9f 92       	push	r9
    fafe:	cf 93       	push	r28
    fb00:	df 93       	push	r29
    fb02:	05 d0       	rcall	.+10     	; 0xfb0e <__udivmod64>
    fb04:	df 91       	pop	r29
    fb06:	cf 91       	pop	r28
    fb08:	9f 90       	pop	r9
    fb0a:	8f 90       	pop	r8
    fb0c:	08 95       	ret

0000fb0e <__udivmod64>:
    fb0e:	88 24       	eor	r8, r8
    fb10:	99 24       	eor	r9, r9
    fb12:	f4 01       	movw	r30, r8
    fb14:	e4 01       	movw	r28, r8
    fb16:	b0 e4       	ldi	r27, 0x40	; 64
    fb18:	9f 93       	push	r25
    fb1a:	aa 27       	eor	r26, r26
    fb1c:	9a 15       	cp	r25, r10
    fb1e:	8b 04       	cpc	r8, r11
    fb20:	9c 04       	cpc	r9, r12
    fb22:	ed 05       	cpc	r30, r13
    fb24:	fe 05       	cpc	r31, r14
    fb26:	cf 05       	cpc	r28, r15
    fb28:	d0 07       	cpc	r29, r16
    fb2a:	a1 07       	cpc	r26, r17
    fb2c:	98 f4       	brcc	.+38     	; 0xfb54 <__udivmod64+0x46>
    fb2e:	ad 2f       	mov	r26, r29
    fb30:	dc 2f       	mov	r29, r28
    fb32:	cf 2f       	mov	r28, r31
    fb34:	fe 2f       	mov	r31, r30
    fb36:	e9 2d       	mov	r30, r9
    fb38:	98 2c       	mov	r9, r8
    fb3a:	89 2e       	mov	r8, r25
    fb3c:	98 2f       	mov	r25, r24
    fb3e:	87 2f       	mov	r24, r23
    fb40:	76 2f       	mov	r23, r22
    fb42:	65 2f       	mov	r22, r21
    fb44:	54 2f       	mov	r21, r20
    fb46:	43 2f       	mov	r20, r19
    fb48:	32 2f       	mov	r19, r18
    fb4a:	22 27       	eor	r18, r18
    fb4c:	b8 50       	subi	r27, 0x08	; 8
    fb4e:	31 f7       	brne	.-52     	; 0xfb1c <__udivmod64+0xe>
    fb50:	bf 91       	pop	r27
    fb52:	27 c0       	rjmp	.+78     	; 0xfba2 <__udivmod64+0x94>
    fb54:	1b 2e       	mov	r1, r27
    fb56:	bf 91       	pop	r27
    fb58:	bb 27       	eor	r27, r27
    fb5a:	22 0f       	add	r18, r18
    fb5c:	33 1f       	adc	r19, r19
    fb5e:	44 1f       	adc	r20, r20
    fb60:	55 1f       	adc	r21, r21
    fb62:	66 1f       	adc	r22, r22
    fb64:	77 1f       	adc	r23, r23
    fb66:	88 1f       	adc	r24, r24
    fb68:	99 1f       	adc	r25, r25
    fb6a:	88 1c       	adc	r8, r8
    fb6c:	99 1c       	adc	r9, r9
    fb6e:	ee 1f       	adc	r30, r30
    fb70:	ff 1f       	adc	r31, r31
    fb72:	cc 1f       	adc	r28, r28
    fb74:	dd 1f       	adc	r29, r29
    fb76:	aa 1f       	adc	r26, r26
    fb78:	bb 1f       	adc	r27, r27
    fb7a:	8a 14       	cp	r8, r10
    fb7c:	9b 04       	cpc	r9, r11
    fb7e:	ec 05       	cpc	r30, r12
    fb80:	fd 05       	cpc	r31, r13
    fb82:	ce 05       	cpc	r28, r14
    fb84:	df 05       	cpc	r29, r15
    fb86:	a0 07       	cpc	r26, r16
    fb88:	b1 07       	cpc	r27, r17
    fb8a:	48 f0       	brcs	.+18     	; 0xfb9e <__udivmod64+0x90>
    fb8c:	8a 18       	sub	r8, r10
    fb8e:	9b 08       	sbc	r9, r11
    fb90:	ec 09       	sbc	r30, r12
    fb92:	fd 09       	sbc	r31, r13
    fb94:	ce 09       	sbc	r28, r14
    fb96:	df 09       	sbc	r29, r15
    fb98:	a0 0b       	sbc	r26, r16
    fb9a:	b1 0b       	sbc	r27, r17
    fb9c:	21 60       	ori	r18, 0x01	; 1
    fb9e:	1a 94       	dec	r1
    fba0:	e1 f6       	brne	.-72     	; 0xfb5a <__udivmod64+0x4c>
    fba2:	2e f4       	brtc	.+10     	; 0xfbae <__udivmod64+0xa0>
    fba4:	94 01       	movw	r18, r8
    fba6:	af 01       	movw	r20, r30
    fba8:	be 01       	movw	r22, r28
    fbaa:	cd 01       	movw	r24, r26
    fbac:	00 0c       	add	r0, r0
    fbae:	08 95       	ret

0000fbb0 <__negdi2>:
    fbb0:	60 95       	com	r22
    fbb2:	70 95       	com	r23
    fbb4:	80 95       	com	r24
    fbb6:	90 95       	com	r25
    fbb8:	30 95       	com	r19
    fbba:	40 95       	com	r20
    fbbc:	50 95       	com	r21
    fbbe:	21 95       	neg	r18
    fbc0:	3f 4f       	sbci	r19, 0xFF	; 255
    fbc2:	4f 4f       	sbci	r20, 0xFF	; 255
    fbc4:	5f 4f       	sbci	r21, 0xFF	; 255
    fbc6:	6f 4f       	sbci	r22, 0xFF	; 255
    fbc8:	7f 4f       	sbci	r23, 0xFF	; 255
    fbca:	8f 4f       	sbci	r24, 0xFF	; 255
    fbcc:	9f 4f       	sbci	r25, 0xFF	; 255
    fbce:	08 95       	ret

0000fbd0 <__prologue_saves__>:
    fbd0:	2f 92       	push	r2
    fbd2:	3f 92       	push	r3
    fbd4:	4f 92       	push	r4
    fbd6:	5f 92       	push	r5
    fbd8:	6f 92       	push	r6
    fbda:	7f 92       	push	r7
    fbdc:	8f 92       	push	r8
    fbde:	9f 92       	push	r9
    fbe0:	af 92       	push	r10
    fbe2:	bf 92       	push	r11
    fbe4:	cf 92       	push	r12
    fbe6:	df 92       	push	r13
    fbe8:	ef 92       	push	r14
    fbea:	ff 92       	push	r15
    fbec:	0f 93       	push	r16
    fbee:	1f 93       	push	r17
    fbf0:	cf 93       	push	r28
    fbf2:	df 93       	push	r29
    fbf4:	cd b7       	in	r28, 0x3d	; 61
    fbf6:	de b7       	in	r29, 0x3e	; 62
    fbf8:	ca 1b       	sub	r28, r26
    fbfa:	db 0b       	sbc	r29, r27
    fbfc:	cd bf       	out	0x3d, r28	; 61
    fbfe:	de bf       	out	0x3e, r29	; 62
    fc00:	19 94       	eijmp

0000fc02 <__epilogue_restores__>:
    fc02:	2a 88       	ldd	r2, Y+18	; 0x12
    fc04:	39 88       	ldd	r3, Y+17	; 0x11
    fc06:	48 88       	ldd	r4, Y+16	; 0x10
    fc08:	5f 84       	ldd	r5, Y+15	; 0x0f
    fc0a:	6e 84       	ldd	r6, Y+14	; 0x0e
    fc0c:	7d 84       	ldd	r7, Y+13	; 0x0d
    fc0e:	8c 84       	ldd	r8, Y+12	; 0x0c
    fc10:	9b 84       	ldd	r9, Y+11	; 0x0b
    fc12:	aa 84       	ldd	r10, Y+10	; 0x0a
    fc14:	b9 84       	ldd	r11, Y+9	; 0x09
    fc16:	c8 84       	ldd	r12, Y+8	; 0x08
    fc18:	df 80       	ldd	r13, Y+7	; 0x07
    fc1a:	ee 80       	ldd	r14, Y+6	; 0x06
    fc1c:	fd 80       	ldd	r15, Y+5	; 0x05
    fc1e:	0c 81       	ldd	r16, Y+4	; 0x04
    fc20:	1b 81       	ldd	r17, Y+3	; 0x03
    fc22:	aa 81       	ldd	r26, Y+2	; 0x02
    fc24:	b9 81       	ldd	r27, Y+1	; 0x01
    fc26:	ce 0f       	add	r28, r30
    fc28:	d1 1d       	adc	r29, r1
    fc2a:	cd bf       	out	0x3d, r28	; 61
    fc2c:	de bf       	out	0x3e, r29	; 62
    fc2e:	ed 01       	movw	r28, r26
    fc30:	08 95       	ret

0000fc32 <__ashldi3>:
    fc32:	0f 93       	push	r16
    fc34:	08 30       	cpi	r16, 0x08	; 8
    fc36:	90 f0       	brcs	.+36     	; 0xfc5c <__ashldi3+0x2a>
    fc38:	98 2f       	mov	r25, r24
    fc3a:	87 2f       	mov	r24, r23
    fc3c:	76 2f       	mov	r23, r22
    fc3e:	65 2f       	mov	r22, r21
    fc40:	54 2f       	mov	r21, r20
    fc42:	43 2f       	mov	r20, r19
    fc44:	32 2f       	mov	r19, r18
    fc46:	22 27       	eor	r18, r18
    fc48:	08 50       	subi	r16, 0x08	; 8
    fc4a:	f4 cf       	rjmp	.-24     	; 0xfc34 <__ashldi3+0x2>
    fc4c:	22 0f       	add	r18, r18
    fc4e:	33 1f       	adc	r19, r19
    fc50:	44 1f       	adc	r20, r20
    fc52:	55 1f       	adc	r21, r21
    fc54:	66 1f       	adc	r22, r22
    fc56:	77 1f       	adc	r23, r23
    fc58:	88 1f       	adc	r24, r24
    fc5a:	99 1f       	adc	r25, r25
    fc5c:	0a 95       	dec	r16
    fc5e:	b2 f7       	brpl	.-20     	; 0xfc4c <__ashldi3+0x1a>
    fc60:	0f 91       	pop	r16
    fc62:	08 95       	ret

0000fc64 <__ashrdi3>:
    fc64:	97 fb       	bst	r25, 7
    fc66:	10 f8       	bld	r1, 0

0000fc68 <__lshrdi3>:
    fc68:	16 94       	lsr	r1
    fc6a:	00 08       	sbc	r0, r0
    fc6c:	0f 93       	push	r16
    fc6e:	08 30       	cpi	r16, 0x08	; 8
    fc70:	98 f0       	brcs	.+38     	; 0xfc98 <__lshrdi3+0x30>
    fc72:	08 50       	subi	r16, 0x08	; 8
    fc74:	23 2f       	mov	r18, r19
    fc76:	34 2f       	mov	r19, r20
    fc78:	45 2f       	mov	r20, r21
    fc7a:	56 2f       	mov	r21, r22
    fc7c:	67 2f       	mov	r22, r23
    fc7e:	78 2f       	mov	r23, r24
    fc80:	89 2f       	mov	r24, r25
    fc82:	90 2d       	mov	r25, r0
    fc84:	f4 cf       	rjmp	.-24     	; 0xfc6e <__lshrdi3+0x6>
    fc86:	05 94       	asr	r0
    fc88:	97 95       	ror	r25
    fc8a:	87 95       	ror	r24
    fc8c:	77 95       	ror	r23
    fc8e:	67 95       	ror	r22
    fc90:	57 95       	ror	r21
    fc92:	47 95       	ror	r20
    fc94:	37 95       	ror	r19
    fc96:	27 95       	ror	r18
    fc98:	0a 95       	dec	r16
    fc9a:	aa f7       	brpl	.-22     	; 0xfc86 <__lshrdi3+0x1e>
    fc9c:	0f 91       	pop	r16
    fc9e:	08 95       	ret

0000fca0 <__adddi3>:
    fca0:	2a 0d       	add	r18, r10
    fca2:	3b 1d       	adc	r19, r11
    fca4:	4c 1d       	adc	r20, r12
    fca6:	5d 1d       	adc	r21, r13
    fca8:	6e 1d       	adc	r22, r14
    fcaa:	7f 1d       	adc	r23, r15
    fcac:	80 1f       	adc	r24, r16
    fcae:	91 1f       	adc	r25, r17
    fcb0:	08 95       	ret

0000fcb2 <__adddi3_s8>:
    fcb2:	00 24       	eor	r0, r0
    fcb4:	a7 fd       	sbrc	r26, 7
    fcb6:	00 94       	com	r0
    fcb8:	2a 0f       	add	r18, r26
    fcba:	30 1d       	adc	r19, r0
    fcbc:	40 1d       	adc	r20, r0
    fcbe:	50 1d       	adc	r21, r0
    fcc0:	60 1d       	adc	r22, r0
    fcc2:	70 1d       	adc	r23, r0
    fcc4:	80 1d       	adc	r24, r0
    fcc6:	90 1d       	adc	r25, r0
    fcc8:	08 95       	ret

0000fcca <__subdi3>:
    fcca:	2a 19       	sub	r18, r10
    fccc:	3b 09       	sbc	r19, r11
    fcce:	4c 09       	sbc	r20, r12
    fcd0:	5d 09       	sbc	r21, r13
    fcd2:	6e 09       	sbc	r22, r14
    fcd4:	7f 09       	sbc	r23, r15
    fcd6:	80 0b       	sbc	r24, r16
    fcd8:	91 0b       	sbc	r25, r17
    fcda:	08 95       	ret

0000fcdc <atof>:
    fcdc:	66 27       	eor	r22, r22
    fcde:	77 27       	eor	r23, r23
    fce0:	2e c4       	rjmp	.+2140   	; 0x1053e <strtod>

0000fce2 <atoi>:
    fce2:	fc 01       	movw	r30, r24
    fce4:	88 27       	eor	r24, r24
    fce6:	99 27       	eor	r25, r25
    fce8:	e8 94       	clt
    fcea:	21 91       	ld	r18, Z+
    fcec:	20 32       	cpi	r18, 0x20	; 32
    fcee:	e9 f3       	breq	.-6      	; 0xfcea <atoi+0x8>
    fcf0:	29 30       	cpi	r18, 0x09	; 9
    fcf2:	10 f0       	brcs	.+4      	; 0xfcf8 <atoi+0x16>
    fcf4:	2e 30       	cpi	r18, 0x0E	; 14
    fcf6:	c8 f3       	brcs	.-14     	; 0xfcea <atoi+0x8>
    fcf8:	2b 32       	cpi	r18, 0x2B	; 43
    fcfa:	39 f0       	breq	.+14     	; 0xfd0a <atoi+0x28>
    fcfc:	2d 32       	cpi	r18, 0x2D	; 45
    fcfe:	31 f4       	brne	.+12     	; 0xfd0c <atoi+0x2a>
    fd00:	68 94       	set
    fd02:	03 c0       	rjmp	.+6      	; 0xfd0a <atoi+0x28>
    fd04:	95 d1       	rcall	.+810    	; 0x10030 <__mulhi_const_10>
    fd06:	82 0f       	add	r24, r18
    fd08:	91 1d       	adc	r25, r1
    fd0a:	21 91       	ld	r18, Z+
    fd0c:	20 53       	subi	r18, 0x30	; 48
    fd0e:	2a 30       	cpi	r18, 0x0A	; 10
    fd10:	c8 f3       	brcs	.-14     	; 0xfd04 <atoi+0x22>
    fd12:	1e f4       	brtc	.+6      	; 0xfd1a <atoi+0x38>
    fd14:	90 95       	com	r25
    fd16:	81 95       	neg	r24
    fd18:	9f 4f       	sbci	r25, 0xFF	; 255
    fd1a:	08 95       	ret

0000fd1c <atol>:
    fd1c:	1f 93       	push	r17
    fd1e:	fc 01       	movw	r30, r24
    fd20:	99 27       	eor	r25, r25
    fd22:	88 27       	eor	r24, r24
    fd24:	bc 01       	movw	r22, r24
    fd26:	e8 94       	clt
    fd28:	11 91       	ld	r17, Z+
    fd2a:	10 32       	cpi	r17, 0x20	; 32
    fd2c:	e9 f3       	breq	.-6      	; 0xfd28 <atol+0xc>
    fd2e:	19 30       	cpi	r17, 0x09	; 9
    fd30:	10 f0       	brcs	.+4      	; 0xfd36 <atol+0x1a>
    fd32:	1e 30       	cpi	r17, 0x0E	; 14
    fd34:	c8 f3       	brcs	.-14     	; 0xfd28 <atol+0xc>
    fd36:	1b 32       	cpi	r17, 0x2B	; 43
    fd38:	49 f0       	breq	.+18     	; 0xfd4c <atol+0x30>
    fd3a:	1d 32       	cpi	r17, 0x2D	; 45
    fd3c:	41 f4       	brne	.+16     	; 0xfd4e <atol+0x32>
    fd3e:	68 94       	set
    fd40:	05 c0       	rjmp	.+10     	; 0xfd4c <atol+0x30>
    fd42:	61 d1       	rcall	.+706    	; 0x10006 <__mulsi_const_10>
    fd44:	61 0f       	add	r22, r17
    fd46:	71 1d       	adc	r23, r1
    fd48:	81 1d       	adc	r24, r1
    fd4a:	91 1d       	adc	r25, r1
    fd4c:	11 91       	ld	r17, Z+
    fd4e:	10 53       	subi	r17, 0x30	; 48
    fd50:	1a 30       	cpi	r17, 0x0A	; 10
    fd52:	b8 f3       	brcs	.-18     	; 0xfd42 <atol+0x26>
    fd54:	3e f4       	brtc	.+14     	; 0xfd64 <atol+0x48>
    fd56:	90 95       	com	r25
    fd58:	80 95       	com	r24
    fd5a:	70 95       	com	r23
    fd5c:	61 95       	neg	r22
    fd5e:	7f 4f       	sbci	r23, 0xFF	; 255
    fd60:	8f 4f       	sbci	r24, 0xFF	; 255
    fd62:	9f 4f       	sbci	r25, 0xFF	; 255
    fd64:	1f 91       	pop	r17
    fd66:	08 95       	ret

0000fd68 <__ftoa_engine>:
    fd68:	28 30       	cpi	r18, 0x08	; 8
    fd6a:	08 f0       	brcs	.+2      	; 0xfd6e <__ftoa_engine+0x6>
    fd6c:	27 e0       	ldi	r18, 0x07	; 7
    fd6e:	33 27       	eor	r19, r19
    fd70:	da 01       	movw	r26, r20
    fd72:	99 0f       	add	r25, r25
    fd74:	31 1d       	adc	r19, r1
    fd76:	87 fd       	sbrc	r24, 7
    fd78:	91 60       	ori	r25, 0x01	; 1
    fd7a:	00 96       	adiw	r24, 0x00	; 0
    fd7c:	61 05       	cpc	r22, r1
    fd7e:	71 05       	cpc	r23, r1
    fd80:	39 f4       	brne	.+14     	; 0xfd90 <__ftoa_engine+0x28>
    fd82:	32 60       	ori	r19, 0x02	; 2
    fd84:	2e 5f       	subi	r18, 0xFE	; 254
    fd86:	3d 93       	st	X+, r19
    fd88:	30 e3       	ldi	r19, 0x30	; 48
    fd8a:	2a 95       	dec	r18
    fd8c:	e1 f7       	brne	.-8      	; 0xfd86 <__ftoa_engine+0x1e>
    fd8e:	08 95       	ret
    fd90:	9f 3f       	cpi	r25, 0xFF	; 255
    fd92:	30 f0       	brcs	.+12     	; 0xfda0 <__ftoa_engine+0x38>
    fd94:	80 38       	cpi	r24, 0x80	; 128
    fd96:	71 05       	cpc	r23, r1
    fd98:	61 05       	cpc	r22, r1
    fd9a:	09 f0       	breq	.+2      	; 0xfd9e <__ftoa_engine+0x36>
    fd9c:	3c 5f       	subi	r19, 0xFC	; 252
    fd9e:	3c 5f       	subi	r19, 0xFC	; 252
    fda0:	3d 93       	st	X+, r19
    fda2:	91 30       	cpi	r25, 0x01	; 1
    fda4:	08 f0       	brcs	.+2      	; 0xfda8 <__ftoa_engine+0x40>
    fda6:	80 68       	ori	r24, 0x80	; 128
    fda8:	91 1d       	adc	r25, r1
    fdaa:	df 93       	push	r29
    fdac:	cf 93       	push	r28
    fdae:	1f 93       	push	r17
    fdb0:	0f 93       	push	r16
    fdb2:	ff 92       	push	r15
    fdb4:	ef 92       	push	r14
    fdb6:	19 2f       	mov	r17, r25
    fdb8:	98 7f       	andi	r25, 0xF8	; 248
    fdba:	96 95       	lsr	r25
    fdbc:	e9 2f       	mov	r30, r25
    fdbe:	96 95       	lsr	r25
    fdc0:	96 95       	lsr	r25
    fdc2:	e9 0f       	add	r30, r25
    fdc4:	ff 27       	eor	r31, r31
    fdc6:	e6 5e       	subi	r30, 0xE6	; 230
    fdc8:	fc 4f       	sbci	r31, 0xFC	; 252
    fdca:	99 27       	eor	r25, r25
    fdcc:	33 27       	eor	r19, r19
    fdce:	ee 24       	eor	r14, r14
    fdd0:	ff 24       	eor	r15, r15
    fdd2:	a7 01       	movw	r20, r14
    fdd4:	e7 01       	movw	r28, r14
    fdd6:	05 90       	lpm	r0, Z+
    fdd8:	08 94       	sec
    fdda:	07 94       	ror	r0
    fddc:	28 f4       	brcc	.+10     	; 0xfde8 <__ftoa_engine+0x80>
    fdde:	36 0f       	add	r19, r22
    fde0:	e7 1e       	adc	r14, r23
    fde2:	f8 1e       	adc	r15, r24
    fde4:	49 1f       	adc	r20, r25
    fde6:	51 1d       	adc	r21, r1
    fde8:	66 0f       	add	r22, r22
    fdea:	77 1f       	adc	r23, r23
    fdec:	88 1f       	adc	r24, r24
    fdee:	99 1f       	adc	r25, r25
    fdf0:	06 94       	lsr	r0
    fdf2:	a1 f7       	brne	.-24     	; 0xfddc <__ftoa_engine+0x74>
    fdf4:	05 90       	lpm	r0, Z+
    fdf6:	07 94       	ror	r0
    fdf8:	28 f4       	brcc	.+10     	; 0xfe04 <__ftoa_engine+0x9c>
    fdfa:	e7 0e       	add	r14, r23
    fdfc:	f8 1e       	adc	r15, r24
    fdfe:	49 1f       	adc	r20, r25
    fe00:	56 1f       	adc	r21, r22
    fe02:	c1 1d       	adc	r28, r1
    fe04:	77 0f       	add	r23, r23
    fe06:	88 1f       	adc	r24, r24
    fe08:	99 1f       	adc	r25, r25
    fe0a:	66 1f       	adc	r22, r22
    fe0c:	06 94       	lsr	r0
    fe0e:	a1 f7       	brne	.-24     	; 0xfdf8 <__ftoa_engine+0x90>
    fe10:	05 90       	lpm	r0, Z+
    fe12:	07 94       	ror	r0
    fe14:	28 f4       	brcc	.+10     	; 0xfe20 <__ftoa_engine+0xb8>
    fe16:	f8 0e       	add	r15, r24
    fe18:	49 1f       	adc	r20, r25
    fe1a:	56 1f       	adc	r21, r22
    fe1c:	c7 1f       	adc	r28, r23
    fe1e:	d1 1d       	adc	r29, r1
    fe20:	88 0f       	add	r24, r24
    fe22:	99 1f       	adc	r25, r25
    fe24:	66 1f       	adc	r22, r22
    fe26:	77 1f       	adc	r23, r23
    fe28:	06 94       	lsr	r0
    fe2a:	a1 f7       	brne	.-24     	; 0xfe14 <__ftoa_engine+0xac>
    fe2c:	05 90       	lpm	r0, Z+
    fe2e:	07 94       	ror	r0
    fe30:	20 f4       	brcc	.+8      	; 0xfe3a <__ftoa_engine+0xd2>
    fe32:	49 0f       	add	r20, r25
    fe34:	56 1f       	adc	r21, r22
    fe36:	c7 1f       	adc	r28, r23
    fe38:	d8 1f       	adc	r29, r24
    fe3a:	99 0f       	add	r25, r25
    fe3c:	66 1f       	adc	r22, r22
    fe3e:	77 1f       	adc	r23, r23
    fe40:	88 1f       	adc	r24, r24
    fe42:	06 94       	lsr	r0
    fe44:	a9 f7       	brne	.-22     	; 0xfe30 <__ftoa_engine+0xc8>
    fe46:	84 91       	lpm	r24, Z
    fe48:	10 95       	com	r17
    fe4a:	17 70       	andi	r17, 0x07	; 7
    fe4c:	41 f0       	breq	.+16     	; 0xfe5e <__ftoa_engine+0xf6>
    fe4e:	d6 95       	lsr	r29
    fe50:	c7 95       	ror	r28
    fe52:	57 95       	ror	r21
    fe54:	47 95       	ror	r20
    fe56:	f7 94       	ror	r15
    fe58:	e7 94       	ror	r14
    fe5a:	1a 95       	dec	r17
    fe5c:	c1 f7       	brne	.-16     	; 0xfe4e <__ftoa_engine+0xe6>
    fe5e:	e0 ec       	ldi	r30, 0xC0	; 192
    fe60:	f2 e0       	ldi	r31, 0x02	; 2
    fe62:	68 94       	set
    fe64:	15 90       	lpm	r1, Z+
    fe66:	15 91       	lpm	r17, Z+
    fe68:	35 91       	lpm	r19, Z+
    fe6a:	65 91       	lpm	r22, Z+
    fe6c:	95 91       	lpm	r25, Z+
    fe6e:	05 90       	lpm	r0, Z+
    fe70:	7f e2       	ldi	r23, 0x2F	; 47
    fe72:	73 95       	inc	r23
    fe74:	e1 18       	sub	r14, r1
    fe76:	f1 0a       	sbc	r15, r17
    fe78:	43 0b       	sbc	r20, r19
    fe7a:	56 0b       	sbc	r21, r22
    fe7c:	c9 0b       	sbc	r28, r25
    fe7e:	d0 09       	sbc	r29, r0
    fe80:	c0 f7       	brcc	.-16     	; 0xfe72 <__ftoa_engine+0x10a>
    fe82:	e1 0c       	add	r14, r1
    fe84:	f1 1e       	adc	r15, r17
    fe86:	43 1f       	adc	r20, r19
    fe88:	56 1f       	adc	r21, r22
    fe8a:	c9 1f       	adc	r28, r25
    fe8c:	d0 1d       	adc	r29, r0
    fe8e:	7e f4       	brtc	.+30     	; 0xfeae <__ftoa_engine+0x146>
    fe90:	70 33       	cpi	r23, 0x30	; 48
    fe92:	11 f4       	brne	.+4      	; 0xfe98 <__ftoa_engine+0x130>
    fe94:	8a 95       	dec	r24
    fe96:	e6 cf       	rjmp	.-52     	; 0xfe64 <__ftoa_engine+0xfc>
    fe98:	e8 94       	clt
    fe9a:	01 50       	subi	r16, 0x01	; 1
    fe9c:	30 f0       	brcs	.+12     	; 0xfeaa <__ftoa_engine+0x142>
    fe9e:	08 0f       	add	r16, r24
    fea0:	0a f4       	brpl	.+2      	; 0xfea4 <__ftoa_engine+0x13c>
    fea2:	00 27       	eor	r16, r16
    fea4:	02 17       	cp	r16, r18
    fea6:	08 f4       	brcc	.+2      	; 0xfeaa <__ftoa_engine+0x142>
    fea8:	20 2f       	mov	r18, r16
    feaa:	23 95       	inc	r18
    feac:	02 2f       	mov	r16, r18
    feae:	7a 33       	cpi	r23, 0x3A	; 58
    feb0:	28 f0       	brcs	.+10     	; 0xfebc <__ftoa_engine+0x154>
    feb2:	79 e3       	ldi	r23, 0x39	; 57
    feb4:	7d 93       	st	X+, r23
    feb6:	2a 95       	dec	r18
    feb8:	e9 f7       	brne	.-6      	; 0xfeb4 <__ftoa_engine+0x14c>
    feba:	10 c0       	rjmp	.+32     	; 0xfedc <__ftoa_engine+0x174>
    febc:	7d 93       	st	X+, r23
    febe:	2a 95       	dec	r18
    fec0:	89 f6       	brne	.-94     	; 0xfe64 <__ftoa_engine+0xfc>
    fec2:	06 94       	lsr	r0
    fec4:	97 95       	ror	r25
    fec6:	67 95       	ror	r22
    fec8:	37 95       	ror	r19
    feca:	17 95       	ror	r17
    fecc:	17 94       	ror	r1
    fece:	e1 18       	sub	r14, r1
    fed0:	f1 0a       	sbc	r15, r17
    fed2:	43 0b       	sbc	r20, r19
    fed4:	56 0b       	sbc	r21, r22
    fed6:	c9 0b       	sbc	r28, r25
    fed8:	d0 09       	sbc	r29, r0
    feda:	98 f0       	brcs	.+38     	; 0xff02 <__ftoa_engine+0x19a>
    fedc:	23 95       	inc	r18
    fede:	7e 91       	ld	r23, -X
    fee0:	73 95       	inc	r23
    fee2:	7a 33       	cpi	r23, 0x3A	; 58
    fee4:	08 f0       	brcs	.+2      	; 0xfee8 <__ftoa_engine+0x180>
    fee6:	70 e3       	ldi	r23, 0x30	; 48
    fee8:	7c 93       	st	X, r23
    feea:	20 13       	cpse	r18, r16
    feec:	b8 f7       	brcc	.-18     	; 0xfedc <__ftoa_engine+0x174>
    feee:	7e 91       	ld	r23, -X
    fef0:	70 61       	ori	r23, 0x10	; 16
    fef2:	7d 93       	st	X+, r23
    fef4:	30 f0       	brcs	.+12     	; 0xff02 <__ftoa_engine+0x19a>
    fef6:	83 95       	inc	r24
    fef8:	71 e3       	ldi	r23, 0x31	; 49
    fefa:	7d 93       	st	X+, r23
    fefc:	70 e3       	ldi	r23, 0x30	; 48
    fefe:	2a 95       	dec	r18
    ff00:	e1 f7       	brne	.-8      	; 0xfefa <__ftoa_engine+0x192>
    ff02:	11 24       	eor	r1, r1
    ff04:	ef 90       	pop	r14
    ff06:	ff 90       	pop	r15
    ff08:	0f 91       	pop	r16
    ff0a:	1f 91       	pop	r17
    ff0c:	cf 91       	pop	r28
    ff0e:	df 91       	pop	r29
    ff10:	99 27       	eor	r25, r25
    ff12:	87 fd       	sbrc	r24, 7
    ff14:	90 95       	com	r25
    ff16:	08 95       	ret

0000ff18 <strncasecmp_P>:
    ff18:	fb 01       	movw	r30, r22
    ff1a:	dc 01       	movw	r26, r24
    ff1c:	41 50       	subi	r20, 0x01	; 1
    ff1e:	50 40       	sbci	r21, 0x00	; 0
    ff20:	88 f0       	brcs	.+34     	; 0xff44 <strncasecmp_P+0x2c>
    ff22:	8d 91       	ld	r24, X+
    ff24:	81 34       	cpi	r24, 0x41	; 65
    ff26:	1c f0       	brlt	.+6      	; 0xff2e <strncasecmp_P+0x16>
    ff28:	8b 35       	cpi	r24, 0x5B	; 91
    ff2a:	0c f4       	brge	.+2      	; 0xff2e <strncasecmp_P+0x16>
    ff2c:	80 5e       	subi	r24, 0xE0	; 224
    ff2e:	65 91       	lpm	r22, Z+
    ff30:	61 34       	cpi	r22, 0x41	; 65
    ff32:	1c f0       	brlt	.+6      	; 0xff3a <strncasecmp_P+0x22>
    ff34:	6b 35       	cpi	r22, 0x5B	; 91
    ff36:	0c f4       	brge	.+2      	; 0xff3a <strncasecmp_P+0x22>
    ff38:	60 5e       	subi	r22, 0xE0	; 224
    ff3a:	86 1b       	sub	r24, r22
    ff3c:	61 11       	cpse	r22, r1
    ff3e:	71 f3       	breq	.-36     	; 0xff1c <strncasecmp_P+0x4>
    ff40:	99 0b       	sbc	r25, r25
    ff42:	08 95       	ret
    ff44:	88 1b       	sub	r24, r24
    ff46:	fc cf       	rjmp	.-8      	; 0xff40 <strncasecmp_P+0x28>

0000ff48 <strncmp_P>:
    ff48:	fb 01       	movw	r30, r22
    ff4a:	dc 01       	movw	r26, r24
    ff4c:	41 50       	subi	r20, 0x01	; 1
    ff4e:	50 40       	sbci	r21, 0x00	; 0
    ff50:	30 f0       	brcs	.+12     	; 0xff5e <strncmp_P+0x16>
    ff52:	8d 91       	ld	r24, X+
    ff54:	05 90       	lpm	r0, Z+
    ff56:	80 19       	sub	r24, r0
    ff58:	19 f4       	brne	.+6      	; 0xff60 <strncmp_P+0x18>
    ff5a:	00 20       	and	r0, r0
    ff5c:	b9 f7       	brne	.-18     	; 0xff4c <strncmp_P+0x4>
    ff5e:	88 1b       	sub	r24, r24
    ff60:	99 0b       	sbc	r25, r25
    ff62:	08 95       	ret

0000ff64 <strnlen_P>:
    ff64:	fc 01       	movw	r30, r24
    ff66:	05 90       	lpm	r0, Z+
    ff68:	61 50       	subi	r22, 0x01	; 1
    ff6a:	70 40       	sbci	r23, 0x00	; 0
    ff6c:	01 10       	cpse	r0, r1
    ff6e:	d8 f7       	brcc	.-10     	; 0xff66 <strnlen_P+0x2>
    ff70:	80 95       	com	r24
    ff72:	90 95       	com	r25
    ff74:	8e 0f       	add	r24, r30
    ff76:	9f 1f       	adc	r25, r31
    ff78:	08 95       	ret

0000ff7a <strstr_P>:
    ff7a:	fb 01       	movw	r30, r22
    ff7c:	55 91       	lpm	r21, Z+
    ff7e:	55 23       	and	r21, r21
    ff80:	a9 f0       	breq	.+42     	; 0xffac <__DATA_REGION_LENGTH__+0xc>
    ff82:	bf 01       	movw	r22, r30
    ff84:	dc 01       	movw	r26, r24
    ff86:	4d 91       	ld	r20, X+
    ff88:	45 17       	cp	r20, r21
    ff8a:	41 11       	cpse	r20, r1
    ff8c:	e1 f7       	brne	.-8      	; 0xff86 <strstr_P+0xc>
    ff8e:	59 f4       	brne	.+22     	; 0xffa6 <__DATA_REGION_LENGTH__+0x6>
    ff90:	cd 01       	movw	r24, r26
    ff92:	05 90       	lpm	r0, Z+
    ff94:	00 20       	and	r0, r0
    ff96:	49 f0       	breq	.+18     	; 0xffaa <__DATA_REGION_LENGTH__+0xa>
    ff98:	4d 91       	ld	r20, X+
    ff9a:	40 15       	cp	r20, r0
    ff9c:	41 11       	cpse	r20, r1
    ff9e:	c9 f3       	breq	.-14     	; 0xff92 <strstr_P+0x18>
    ffa0:	fb 01       	movw	r30, r22
    ffa2:	41 11       	cpse	r20, r1
    ffa4:	ef cf       	rjmp	.-34     	; 0xff84 <strstr_P+0xa>
    ffa6:	81 e0       	ldi	r24, 0x01	; 1
    ffa8:	90 e0       	ldi	r25, 0x00	; 0
    ffaa:	01 97       	sbiw	r24, 0x01	; 1
    ffac:	08 95       	ret

0000ffae <memchr>:
    ffae:	fc 01       	movw	r30, r24
    ffb0:	41 50       	subi	r20, 0x01	; 1
    ffb2:	50 40       	sbci	r21, 0x00	; 0
    ffb4:	30 f0       	brcs	.+12     	; 0xffc2 <memchr+0x14>
    ffb6:	01 90       	ld	r0, Z+
    ffb8:	06 16       	cp	r0, r22
    ffba:	d1 f7       	brne	.-12     	; 0xffb0 <memchr+0x2>
    ffbc:	31 97       	sbiw	r30, 0x01	; 1
    ffbe:	cf 01       	movw	r24, r30
    ffc0:	08 95       	ret
    ffc2:	88 27       	eor	r24, r24
    ffc4:	99 27       	eor	r25, r25
    ffc6:	08 95       	ret

0000ffc8 <memcpy>:
    ffc8:	fb 01       	movw	r30, r22
    ffca:	dc 01       	movw	r26, r24
    ffcc:	02 c0       	rjmp	.+4      	; 0xffd2 <memcpy+0xa>
    ffce:	01 90       	ld	r0, Z+
    ffd0:	0d 92       	st	X+, r0
    ffd2:	41 50       	subi	r20, 0x01	; 1
    ffd4:	50 40       	sbci	r21, 0x00	; 0
    ffd6:	d8 f7       	brcc	.-10     	; 0xffce <memcpy+0x6>
    ffd8:	08 95       	ret

0000ffda <strchr>:
    ffda:	fc 01       	movw	r30, r24
    ffdc:	81 91       	ld	r24, Z+
    ffde:	86 17       	cp	r24, r22
    ffe0:	21 f0       	breq	.+8      	; 0xffea <strchr+0x10>
    ffe2:	88 23       	and	r24, r24
    ffe4:	d9 f7       	brne	.-10     	; 0xffdc <strchr+0x2>
    ffe6:	99 27       	eor	r25, r25
    ffe8:	08 95       	ret
    ffea:	31 97       	sbiw	r30, 0x01	; 1
    ffec:	cf 01       	movw	r24, r30
    ffee:	08 95       	ret

0000fff0 <strnlen>:
    fff0:	fc 01       	movw	r30, r24
    fff2:	61 50       	subi	r22, 0x01	; 1
    fff4:	70 40       	sbci	r23, 0x00	; 0
    fff6:	01 90       	ld	r0, Z+
    fff8:	01 10       	cpse	r0, r1
    fffa:	d8 f7       	brcc	.-10     	; 0xfff2 <strnlen+0x2>
    fffc:	80 95       	com	r24
    fffe:	90 95       	com	r25
   10000:	8e 0f       	add	r24, r30
   10002:	9f 1f       	adc	r25, r31
   10004:	08 95       	ret

00010006 <__mulsi_const_10>:
   10006:	59 2f       	mov	r21, r25
   10008:	48 2f       	mov	r20, r24
   1000a:	37 2f       	mov	r19, r23
   1000c:	26 2f       	mov	r18, r22
   1000e:	66 0f       	add	r22, r22
   10010:	77 1f       	adc	r23, r23
   10012:	88 1f       	adc	r24, r24
   10014:	99 1f       	adc	r25, r25
   10016:	66 0f       	add	r22, r22
   10018:	77 1f       	adc	r23, r23
   1001a:	88 1f       	adc	r24, r24
   1001c:	99 1f       	adc	r25, r25
   1001e:	62 0f       	add	r22, r18
   10020:	73 1f       	adc	r23, r19
   10022:	84 1f       	adc	r24, r20
   10024:	95 1f       	adc	r25, r21
   10026:	66 0f       	add	r22, r22
   10028:	77 1f       	adc	r23, r23
   1002a:	88 1f       	adc	r24, r24
   1002c:	99 1f       	adc	r25, r25
   1002e:	08 95       	ret

00010030 <__mulhi_const_10>:
   10030:	7a e0       	ldi	r23, 0x0A	; 10
   10032:	97 9f       	mul	r25, r23
   10034:	90 2d       	mov	r25, r0
   10036:	87 9f       	mul	r24, r23
   10038:	80 2d       	mov	r24, r0
   1003a:	91 0d       	add	r25, r1
   1003c:	11 24       	eor	r1, r1
   1003e:	08 95       	ret

00010040 <fdevopen>:
   10040:	0f 93       	push	r16
   10042:	1f 93       	push	r17
   10044:	cf 93       	push	r28
   10046:	df 93       	push	r29
   10048:	00 97       	sbiw	r24, 0x00	; 0
   1004a:	31 f4       	brne	.+12     	; 0x10058 <fdevopen+0x18>
   1004c:	61 15       	cp	r22, r1
   1004e:	71 05       	cpc	r23, r1
   10050:	19 f4       	brne	.+6      	; 0x10058 <fdevopen+0x18>
   10052:	80 e0       	ldi	r24, 0x00	; 0
   10054:	90 e0       	ldi	r25, 0x00	; 0
   10056:	39 c0       	rjmp	.+114    	; 0x100ca <fdevopen+0x8a>
   10058:	8b 01       	movw	r16, r22
   1005a:	ec 01       	movw	r28, r24
   1005c:	6e e0       	ldi	r22, 0x0E	; 14
   1005e:	70 e0       	ldi	r23, 0x00	; 0
   10060:	81 e0       	ldi	r24, 0x01	; 1
   10062:	90 e0       	ldi	r25, 0x00	; 0
   10064:	31 d1       	rcall	.+610    	; 0x102c8 <calloc>
   10066:	fc 01       	movw	r30, r24
   10068:	89 2b       	or	r24, r25
   1006a:	99 f3       	breq	.-26     	; 0x10052 <fdevopen+0x12>
   1006c:	80 e8       	ldi	r24, 0x80	; 128
   1006e:	83 83       	std	Z+3, r24	; 0x03
   10070:	01 15       	cp	r16, r1
   10072:	11 05       	cpc	r17, r1
   10074:	71 f0       	breq	.+28     	; 0x10092 <fdevopen+0x52>
   10076:	02 87       	std	Z+10, r16	; 0x0a
   10078:	13 87       	std	Z+11, r17	; 0x0b
   1007a:	81 e8       	ldi	r24, 0x81	; 129
   1007c:	83 83       	std	Z+3, r24	; 0x03
   1007e:	80 91 73 2e 	lds	r24, 0x2E73	; 0x802e73 <__iob>
   10082:	90 91 74 2e 	lds	r25, 0x2E74	; 0x802e74 <__iob+0x1>
   10086:	89 2b       	or	r24, r25
   10088:	21 f4       	brne	.+8      	; 0x10092 <fdevopen+0x52>
   1008a:	e0 93 73 2e 	sts	0x2E73, r30	; 0x802e73 <__iob>
   1008e:	f0 93 74 2e 	sts	0x2E74, r31	; 0x802e74 <__iob+0x1>
   10092:	20 97       	sbiw	r28, 0x00	; 0
   10094:	c9 f0       	breq	.+50     	; 0x100c8 <fdevopen+0x88>
   10096:	c0 87       	std	Z+8, r28	; 0x08
   10098:	d1 87       	std	Z+9, r29	; 0x09
   1009a:	83 81       	ldd	r24, Z+3	; 0x03
   1009c:	82 60       	ori	r24, 0x02	; 2
   1009e:	83 83       	std	Z+3, r24	; 0x03
   100a0:	80 91 75 2e 	lds	r24, 0x2E75	; 0x802e75 <__iob+0x2>
   100a4:	90 91 76 2e 	lds	r25, 0x2E76	; 0x802e76 <__iob+0x3>
   100a8:	89 2b       	or	r24, r25
   100aa:	71 f4       	brne	.+28     	; 0x100c8 <fdevopen+0x88>
   100ac:	e0 93 75 2e 	sts	0x2E75, r30	; 0x802e75 <__iob+0x2>
   100b0:	f0 93 76 2e 	sts	0x2E76, r31	; 0x802e76 <__iob+0x3>
   100b4:	80 91 77 2e 	lds	r24, 0x2E77	; 0x802e77 <__iob+0x4>
   100b8:	90 91 78 2e 	lds	r25, 0x2E78	; 0x802e78 <__iob+0x5>
   100bc:	89 2b       	or	r24, r25
   100be:	21 f4       	brne	.+8      	; 0x100c8 <fdevopen+0x88>
   100c0:	e0 93 77 2e 	sts	0x2E77, r30	; 0x802e77 <__iob+0x4>
   100c4:	f0 93 78 2e 	sts	0x2E78, r31	; 0x802e78 <__iob+0x5>
   100c8:	cf 01       	movw	r24, r30
   100ca:	df 91       	pop	r29
   100cc:	cf 91       	pop	r28
   100ce:	1f 91       	pop	r17
   100d0:	0f 91       	pop	r16
   100d2:	08 95       	ret

000100d4 <fputc>:
   100d4:	0f 93       	push	r16
   100d6:	1f 93       	push	r17
   100d8:	cf 93       	push	r28
   100da:	df 93       	push	r29
   100dc:	fb 01       	movw	r30, r22
   100de:	23 81       	ldd	r18, Z+3	; 0x03
   100e0:	21 fd       	sbrc	r18, 1
   100e2:	03 c0       	rjmp	.+6      	; 0x100ea <fputc+0x16>
   100e4:	8f ef       	ldi	r24, 0xFF	; 255
   100e6:	9f ef       	ldi	r25, 0xFF	; 255
   100e8:	2c c0       	rjmp	.+88     	; 0x10142 <fputc+0x6e>
   100ea:	22 ff       	sbrs	r18, 2
   100ec:	16 c0       	rjmp	.+44     	; 0x1011a <fputc+0x46>
   100ee:	46 81       	ldd	r20, Z+6	; 0x06
   100f0:	57 81       	ldd	r21, Z+7	; 0x07
   100f2:	24 81       	ldd	r18, Z+4	; 0x04
   100f4:	35 81       	ldd	r19, Z+5	; 0x05
   100f6:	42 17       	cp	r20, r18
   100f8:	53 07       	cpc	r21, r19
   100fa:	44 f4       	brge	.+16     	; 0x1010c <fputc+0x38>
   100fc:	a0 81       	ld	r26, Z
   100fe:	b1 81       	ldd	r27, Z+1	; 0x01
   10100:	9d 01       	movw	r18, r26
   10102:	2f 5f       	subi	r18, 0xFF	; 255
   10104:	3f 4f       	sbci	r19, 0xFF	; 255
   10106:	20 83       	st	Z, r18
   10108:	31 83       	std	Z+1, r19	; 0x01
   1010a:	8c 93       	st	X, r24
   1010c:	26 81       	ldd	r18, Z+6	; 0x06
   1010e:	37 81       	ldd	r19, Z+7	; 0x07
   10110:	2f 5f       	subi	r18, 0xFF	; 255
   10112:	3f 4f       	sbci	r19, 0xFF	; 255
   10114:	26 83       	std	Z+6, r18	; 0x06
   10116:	37 83       	std	Z+7, r19	; 0x07
   10118:	14 c0       	rjmp	.+40     	; 0x10142 <fputc+0x6e>
   1011a:	8b 01       	movw	r16, r22
   1011c:	ec 01       	movw	r28, r24
   1011e:	fb 01       	movw	r30, r22
   10120:	00 84       	ldd	r0, Z+8	; 0x08
   10122:	f1 85       	ldd	r31, Z+9	; 0x09
   10124:	e0 2d       	mov	r30, r0
   10126:	19 95       	eicall
   10128:	89 2b       	or	r24, r25
   1012a:	e1 f6       	brne	.-72     	; 0x100e4 <fputc+0x10>
   1012c:	d8 01       	movw	r26, r16
   1012e:	16 96       	adiw	r26, 0x06	; 6
   10130:	8d 91       	ld	r24, X+
   10132:	9c 91       	ld	r25, X
   10134:	17 97       	sbiw	r26, 0x07	; 7
   10136:	01 96       	adiw	r24, 0x01	; 1
   10138:	16 96       	adiw	r26, 0x06	; 6
   1013a:	8d 93       	st	X+, r24
   1013c:	9c 93       	st	X, r25
   1013e:	17 97       	sbiw	r26, 0x07	; 7
   10140:	ce 01       	movw	r24, r28
   10142:	df 91       	pop	r29
   10144:	cf 91       	pop	r28
   10146:	1f 91       	pop	r17
   10148:	0f 91       	pop	r16
   1014a:	08 95       	ret

0001014c <snprintf_P>:
   1014c:	0f 93       	push	r16
   1014e:	1f 93       	push	r17
   10150:	cf 93       	push	r28
   10152:	df 93       	push	r29
   10154:	cd b7       	in	r28, 0x3d	; 61
   10156:	de b7       	in	r29, 0x3e	; 62
   10158:	2e 97       	sbiw	r28, 0x0e	; 14
   1015a:	cd bf       	out	0x3d, r28	; 61
   1015c:	de bf       	out	0x3e, r29	; 62
   1015e:	0e 89       	ldd	r16, Y+22	; 0x16
   10160:	1f 89       	ldd	r17, Y+23	; 0x17
   10162:	88 8d       	ldd	r24, Y+24	; 0x18
   10164:	99 8d       	ldd	r25, Y+25	; 0x19
   10166:	2e e0       	ldi	r18, 0x0E	; 14
   10168:	2c 83       	std	Y+4, r18	; 0x04
   1016a:	09 83       	std	Y+1, r16	; 0x01
   1016c:	1a 83       	std	Y+2, r17	; 0x02
   1016e:	97 ff       	sbrs	r25, 7
   10170:	02 c0       	rjmp	.+4      	; 0x10176 <snprintf_P+0x2a>
   10172:	80 e0       	ldi	r24, 0x00	; 0
   10174:	90 e8       	ldi	r25, 0x80	; 128
   10176:	01 97       	sbiw	r24, 0x01	; 1
   10178:	8d 83       	std	Y+5, r24	; 0x05
   1017a:	9e 83       	std	Y+6, r25	; 0x06
   1017c:	ae 01       	movw	r20, r28
   1017e:	44 5e       	subi	r20, 0xE4	; 228
   10180:	5f 4f       	sbci	r21, 0xFF	; 255
   10182:	6a 8d       	ldd	r22, Y+26	; 0x1a
   10184:	7b 8d       	ldd	r23, Y+27	; 0x1b
   10186:	ce 01       	movw	r24, r28
   10188:	01 96       	adiw	r24, 0x01	; 1
   1018a:	0e 94 ea 74 	call	0xe9d4	; 0xe9d4 <vfprintf>
   1018e:	4d 81       	ldd	r20, Y+5	; 0x05
   10190:	5e 81       	ldd	r21, Y+6	; 0x06
   10192:	57 fd       	sbrc	r21, 7
   10194:	0a c0       	rjmp	.+20     	; 0x101aa <snprintf_P+0x5e>
   10196:	2f 81       	ldd	r18, Y+7	; 0x07
   10198:	38 85       	ldd	r19, Y+8	; 0x08
   1019a:	42 17       	cp	r20, r18
   1019c:	53 07       	cpc	r21, r19
   1019e:	0c f4       	brge	.+2      	; 0x101a2 <snprintf_P+0x56>
   101a0:	9a 01       	movw	r18, r20
   101a2:	f8 01       	movw	r30, r16
   101a4:	e2 0f       	add	r30, r18
   101a6:	f3 1f       	adc	r31, r19
   101a8:	10 82       	st	Z, r1
   101aa:	2e 96       	adiw	r28, 0x0e	; 14
   101ac:	cd bf       	out	0x3d, r28	; 61
   101ae:	de bf       	out	0x3e, r29	; 62
   101b0:	df 91       	pop	r29
   101b2:	cf 91       	pop	r28
   101b4:	1f 91       	pop	r17
   101b6:	0f 91       	pop	r16
   101b8:	08 95       	ret

000101ba <sprintf_P>:
   101ba:	0f 93       	push	r16
   101bc:	1f 93       	push	r17
   101be:	cf 93       	push	r28
   101c0:	df 93       	push	r29
   101c2:	cd b7       	in	r28, 0x3d	; 61
   101c4:	de b7       	in	r29, 0x3e	; 62
   101c6:	2e 97       	sbiw	r28, 0x0e	; 14
   101c8:	cd bf       	out	0x3d, r28	; 61
   101ca:	de bf       	out	0x3e, r29	; 62
   101cc:	0e 89       	ldd	r16, Y+22	; 0x16
   101ce:	1f 89       	ldd	r17, Y+23	; 0x17
   101d0:	8e e0       	ldi	r24, 0x0E	; 14
   101d2:	8c 83       	std	Y+4, r24	; 0x04
   101d4:	09 83       	std	Y+1, r16	; 0x01
   101d6:	1a 83       	std	Y+2, r17	; 0x02
   101d8:	8f ef       	ldi	r24, 0xFF	; 255
   101da:	9f e7       	ldi	r25, 0x7F	; 127
   101dc:	8d 83       	std	Y+5, r24	; 0x05
   101de:	9e 83       	std	Y+6, r25	; 0x06
   101e0:	ae 01       	movw	r20, r28
   101e2:	46 5e       	subi	r20, 0xE6	; 230
   101e4:	5f 4f       	sbci	r21, 0xFF	; 255
   101e6:	68 8d       	ldd	r22, Y+24	; 0x18
   101e8:	79 8d       	ldd	r23, Y+25	; 0x19
   101ea:	ce 01       	movw	r24, r28
   101ec:	01 96       	adiw	r24, 0x01	; 1
   101ee:	0e 94 ea 74 	call	0xe9d4	; 0xe9d4 <vfprintf>
   101f2:	ef 81       	ldd	r30, Y+7	; 0x07
   101f4:	f8 85       	ldd	r31, Y+8	; 0x08
   101f6:	e0 0f       	add	r30, r16
   101f8:	f1 1f       	adc	r31, r17
   101fa:	10 82       	st	Z, r1
   101fc:	2e 96       	adiw	r28, 0x0e	; 14
   101fe:	cd bf       	out	0x3d, r28	; 61
   10200:	de bf       	out	0x3e, r29	; 62
   10202:	df 91       	pop	r29
   10204:	cf 91       	pop	r28
   10206:	1f 91       	pop	r17
   10208:	0f 91       	pop	r16
   1020a:	08 95       	ret

0001020c <__ultoa_invert>:
   1020c:	fa 01       	movw	r30, r20
   1020e:	aa 27       	eor	r26, r26
   10210:	28 30       	cpi	r18, 0x08	; 8
   10212:	51 f1       	breq	.+84     	; 0x10268 <__ultoa_invert+0x5c>
   10214:	20 31       	cpi	r18, 0x10	; 16
   10216:	81 f1       	breq	.+96     	; 0x10278 <__ultoa_invert+0x6c>
   10218:	e8 94       	clt
   1021a:	6f 93       	push	r22
   1021c:	6e 7f       	andi	r22, 0xFE	; 254
   1021e:	6e 5f       	subi	r22, 0xFE	; 254
   10220:	7f 4f       	sbci	r23, 0xFF	; 255
   10222:	8f 4f       	sbci	r24, 0xFF	; 255
   10224:	9f 4f       	sbci	r25, 0xFF	; 255
   10226:	af 4f       	sbci	r26, 0xFF	; 255
   10228:	b1 e0       	ldi	r27, 0x01	; 1
   1022a:	3e d0       	rcall	.+124    	; 0x102a8 <__ultoa_invert+0x9c>
   1022c:	b4 e0       	ldi	r27, 0x04	; 4
   1022e:	3c d0       	rcall	.+120    	; 0x102a8 <__ultoa_invert+0x9c>
   10230:	67 0f       	add	r22, r23
   10232:	78 1f       	adc	r23, r24
   10234:	89 1f       	adc	r24, r25
   10236:	9a 1f       	adc	r25, r26
   10238:	a1 1d       	adc	r26, r1
   1023a:	68 0f       	add	r22, r24
   1023c:	79 1f       	adc	r23, r25
   1023e:	8a 1f       	adc	r24, r26
   10240:	91 1d       	adc	r25, r1
   10242:	a1 1d       	adc	r26, r1
   10244:	6a 0f       	add	r22, r26
   10246:	71 1d       	adc	r23, r1
   10248:	81 1d       	adc	r24, r1
   1024a:	91 1d       	adc	r25, r1
   1024c:	a1 1d       	adc	r26, r1
   1024e:	20 d0       	rcall	.+64     	; 0x10290 <__ultoa_invert+0x84>
   10250:	09 f4       	brne	.+2      	; 0x10254 <__ultoa_invert+0x48>
   10252:	68 94       	set
   10254:	3f 91       	pop	r19
   10256:	2a e0       	ldi	r18, 0x0A	; 10
   10258:	26 9f       	mul	r18, r22
   1025a:	11 24       	eor	r1, r1
   1025c:	30 19       	sub	r19, r0
   1025e:	30 5d       	subi	r19, 0xD0	; 208
   10260:	31 93       	st	Z+, r19
   10262:	de f6       	brtc	.-74     	; 0x1021a <__ultoa_invert+0xe>
   10264:	cf 01       	movw	r24, r30
   10266:	08 95       	ret
   10268:	46 2f       	mov	r20, r22
   1026a:	47 70       	andi	r20, 0x07	; 7
   1026c:	40 5d       	subi	r20, 0xD0	; 208
   1026e:	41 93       	st	Z+, r20
   10270:	b3 e0       	ldi	r27, 0x03	; 3
   10272:	0f d0       	rcall	.+30     	; 0x10292 <__ultoa_invert+0x86>
   10274:	c9 f7       	brne	.-14     	; 0x10268 <__ultoa_invert+0x5c>
   10276:	f6 cf       	rjmp	.-20     	; 0x10264 <__ultoa_invert+0x58>
   10278:	46 2f       	mov	r20, r22
   1027a:	4f 70       	andi	r20, 0x0F	; 15
   1027c:	40 5d       	subi	r20, 0xD0	; 208
   1027e:	4a 33       	cpi	r20, 0x3A	; 58
   10280:	18 f0       	brcs	.+6      	; 0x10288 <__ultoa_invert+0x7c>
   10282:	49 5d       	subi	r20, 0xD9	; 217
   10284:	31 fd       	sbrc	r19, 1
   10286:	40 52       	subi	r20, 0x20	; 32
   10288:	41 93       	st	Z+, r20
   1028a:	02 d0       	rcall	.+4      	; 0x10290 <__ultoa_invert+0x84>
   1028c:	a9 f7       	brne	.-22     	; 0x10278 <__ultoa_invert+0x6c>
   1028e:	ea cf       	rjmp	.-44     	; 0x10264 <__ultoa_invert+0x58>
   10290:	b4 e0       	ldi	r27, 0x04	; 4
   10292:	a6 95       	lsr	r26
   10294:	97 95       	ror	r25
   10296:	87 95       	ror	r24
   10298:	77 95       	ror	r23
   1029a:	67 95       	ror	r22
   1029c:	ba 95       	dec	r27
   1029e:	c9 f7       	brne	.-14     	; 0x10292 <__ultoa_invert+0x86>
   102a0:	00 97       	sbiw	r24, 0x00	; 0
   102a2:	61 05       	cpc	r22, r1
   102a4:	71 05       	cpc	r23, r1
   102a6:	08 95       	ret
   102a8:	9b 01       	movw	r18, r22
   102aa:	ac 01       	movw	r20, r24
   102ac:	0a 2e       	mov	r0, r26
   102ae:	06 94       	lsr	r0
   102b0:	57 95       	ror	r21
   102b2:	47 95       	ror	r20
   102b4:	37 95       	ror	r19
   102b6:	27 95       	ror	r18
   102b8:	ba 95       	dec	r27
   102ba:	c9 f7       	brne	.-14     	; 0x102ae <__ultoa_invert+0xa2>
   102bc:	62 0f       	add	r22, r18
   102be:	73 1f       	adc	r23, r19
   102c0:	84 1f       	adc	r24, r20
   102c2:	95 1f       	adc	r25, r21
   102c4:	a0 1d       	adc	r26, r0
   102c6:	08 95       	ret

000102c8 <calloc>:
   102c8:	0f 93       	push	r16
   102ca:	1f 93       	push	r17
   102cc:	cf 93       	push	r28
   102ce:	df 93       	push	r29
   102d0:	86 9f       	mul	r24, r22
   102d2:	80 01       	movw	r16, r0
   102d4:	87 9f       	mul	r24, r23
   102d6:	10 0d       	add	r17, r0
   102d8:	96 9f       	mul	r25, r22
   102da:	10 0d       	add	r17, r0
   102dc:	11 24       	eor	r1, r1
   102de:	c8 01       	movw	r24, r16
   102e0:	0d d0       	rcall	.+26     	; 0x102fc <malloc>
   102e2:	ec 01       	movw	r28, r24
   102e4:	00 97       	sbiw	r24, 0x00	; 0
   102e6:	21 f0       	breq	.+8      	; 0x102f0 <calloc+0x28>
   102e8:	a8 01       	movw	r20, r16
   102ea:	60 e0       	ldi	r22, 0x00	; 0
   102ec:	70 e0       	ldi	r23, 0x00	; 0
   102ee:	86 d2       	rcall	.+1292   	; 0x107fc <memset>
   102f0:	ce 01       	movw	r24, r28
   102f2:	df 91       	pop	r29
   102f4:	cf 91       	pop	r28
   102f6:	1f 91       	pop	r17
   102f8:	0f 91       	pop	r16
   102fa:	08 95       	ret

000102fc <malloc>:
   102fc:	0f 93       	push	r16
   102fe:	1f 93       	push	r17
   10300:	cf 93       	push	r28
   10302:	df 93       	push	r29
   10304:	82 30       	cpi	r24, 0x02	; 2
   10306:	91 05       	cpc	r25, r1
   10308:	10 f4       	brcc	.+4      	; 0x1030e <malloc+0x12>
   1030a:	82 e0       	ldi	r24, 0x02	; 2
   1030c:	90 e0       	ldi	r25, 0x00	; 0
   1030e:	e0 91 7b 2e 	lds	r30, 0x2E7B	; 0x802e7b <__flp>
   10312:	f0 91 7c 2e 	lds	r31, 0x2E7C	; 0x802e7c <__flp+0x1>
   10316:	20 e0       	ldi	r18, 0x00	; 0
   10318:	30 e0       	ldi	r19, 0x00	; 0
   1031a:	a0 e0       	ldi	r26, 0x00	; 0
   1031c:	b0 e0       	ldi	r27, 0x00	; 0
   1031e:	30 97       	sbiw	r30, 0x00	; 0
   10320:	19 f1       	breq	.+70     	; 0x10368 <malloc+0x6c>
   10322:	40 81       	ld	r20, Z
   10324:	51 81       	ldd	r21, Z+1	; 0x01
   10326:	02 81       	ldd	r16, Z+2	; 0x02
   10328:	13 81       	ldd	r17, Z+3	; 0x03
   1032a:	48 17       	cp	r20, r24
   1032c:	59 07       	cpc	r21, r25
   1032e:	c8 f0       	brcs	.+50     	; 0x10362 <malloc+0x66>
   10330:	84 17       	cp	r24, r20
   10332:	95 07       	cpc	r25, r21
   10334:	69 f4       	brne	.+26     	; 0x10350 <malloc+0x54>
   10336:	10 97       	sbiw	r26, 0x00	; 0
   10338:	31 f0       	breq	.+12     	; 0x10346 <malloc+0x4a>
   1033a:	12 96       	adiw	r26, 0x02	; 2
   1033c:	0c 93       	st	X, r16
   1033e:	12 97       	sbiw	r26, 0x02	; 2
   10340:	13 96       	adiw	r26, 0x03	; 3
   10342:	1c 93       	st	X, r17
   10344:	27 c0       	rjmp	.+78     	; 0x10394 <malloc+0x98>
   10346:	00 93 7b 2e 	sts	0x2E7B, r16	; 0x802e7b <__flp>
   1034a:	10 93 7c 2e 	sts	0x2E7C, r17	; 0x802e7c <__flp+0x1>
   1034e:	22 c0       	rjmp	.+68     	; 0x10394 <malloc+0x98>
   10350:	21 15       	cp	r18, r1
   10352:	31 05       	cpc	r19, r1
   10354:	19 f0       	breq	.+6      	; 0x1035c <malloc+0x60>
   10356:	42 17       	cp	r20, r18
   10358:	53 07       	cpc	r21, r19
   1035a:	18 f4       	brcc	.+6      	; 0x10362 <malloc+0x66>
   1035c:	9a 01       	movw	r18, r20
   1035e:	bd 01       	movw	r22, r26
   10360:	ef 01       	movw	r28, r30
   10362:	df 01       	movw	r26, r30
   10364:	f8 01       	movw	r30, r16
   10366:	db cf       	rjmp	.-74     	; 0x1031e <malloc+0x22>
   10368:	21 15       	cp	r18, r1
   1036a:	31 05       	cpc	r19, r1
   1036c:	f9 f0       	breq	.+62     	; 0x103ac <malloc+0xb0>
   1036e:	28 1b       	sub	r18, r24
   10370:	39 0b       	sbc	r19, r25
   10372:	24 30       	cpi	r18, 0x04	; 4
   10374:	31 05       	cpc	r19, r1
   10376:	80 f4       	brcc	.+32     	; 0x10398 <malloc+0x9c>
   10378:	8a 81       	ldd	r24, Y+2	; 0x02
   1037a:	9b 81       	ldd	r25, Y+3	; 0x03
   1037c:	61 15       	cp	r22, r1
   1037e:	71 05       	cpc	r23, r1
   10380:	21 f0       	breq	.+8      	; 0x1038a <malloc+0x8e>
   10382:	fb 01       	movw	r30, r22
   10384:	82 83       	std	Z+2, r24	; 0x02
   10386:	93 83       	std	Z+3, r25	; 0x03
   10388:	04 c0       	rjmp	.+8      	; 0x10392 <malloc+0x96>
   1038a:	80 93 7b 2e 	sts	0x2E7B, r24	; 0x802e7b <__flp>
   1038e:	90 93 7c 2e 	sts	0x2E7C, r25	; 0x802e7c <__flp+0x1>
   10392:	fe 01       	movw	r30, r28
   10394:	32 96       	adiw	r30, 0x02	; 2
   10396:	44 c0       	rjmp	.+136    	; 0x10420 <malloc+0x124>
   10398:	fe 01       	movw	r30, r28
   1039a:	e2 0f       	add	r30, r18
   1039c:	f3 1f       	adc	r31, r19
   1039e:	81 93       	st	Z+, r24
   103a0:	91 93       	st	Z+, r25
   103a2:	22 50       	subi	r18, 0x02	; 2
   103a4:	31 09       	sbc	r19, r1
   103a6:	28 83       	st	Y, r18
   103a8:	39 83       	std	Y+1, r19	; 0x01
   103aa:	3a c0       	rjmp	.+116    	; 0x10420 <malloc+0x124>
   103ac:	20 91 79 2e 	lds	r18, 0x2E79	; 0x802e79 <__brkval>
   103b0:	30 91 7a 2e 	lds	r19, 0x2E7A	; 0x802e7a <__brkval+0x1>
   103b4:	23 2b       	or	r18, r19
   103b6:	41 f4       	brne	.+16     	; 0x103c8 <malloc+0xcc>
   103b8:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <__malloc_heap_start>
   103bc:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <__malloc_heap_start+0x1>
   103c0:	20 93 79 2e 	sts	0x2E79, r18	; 0x802e79 <__brkval>
   103c4:	30 93 7a 2e 	sts	0x2E7A, r19	; 0x802e7a <__brkval+0x1>
   103c8:	20 91 00 20 	lds	r18, 0x2000	; 0x802000 <__data_start>
   103cc:	30 91 01 20 	lds	r19, 0x2001	; 0x802001 <__data_start+0x1>
   103d0:	21 15       	cp	r18, r1
   103d2:	31 05       	cpc	r19, r1
   103d4:	41 f4       	brne	.+16     	; 0x103e6 <malloc+0xea>
   103d6:	2d b7       	in	r18, 0x3d	; 61
   103d8:	3e b7       	in	r19, 0x3e	; 62
   103da:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <__malloc_margin>
   103de:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <__malloc_margin+0x1>
   103e2:	24 1b       	sub	r18, r20
   103e4:	35 0b       	sbc	r19, r21
   103e6:	e0 91 79 2e 	lds	r30, 0x2E79	; 0x802e79 <__brkval>
   103ea:	f0 91 7a 2e 	lds	r31, 0x2E7A	; 0x802e7a <__brkval+0x1>
   103ee:	e2 17       	cp	r30, r18
   103f0:	f3 07       	cpc	r31, r19
   103f2:	a0 f4       	brcc	.+40     	; 0x1041c <malloc+0x120>
   103f4:	2e 1b       	sub	r18, r30
   103f6:	3f 0b       	sbc	r19, r31
   103f8:	28 17       	cp	r18, r24
   103fa:	39 07       	cpc	r19, r25
   103fc:	78 f0       	brcs	.+30     	; 0x1041c <malloc+0x120>
   103fe:	ac 01       	movw	r20, r24
   10400:	4e 5f       	subi	r20, 0xFE	; 254
   10402:	5f 4f       	sbci	r21, 0xFF	; 255
   10404:	24 17       	cp	r18, r20
   10406:	35 07       	cpc	r19, r21
   10408:	48 f0       	brcs	.+18     	; 0x1041c <malloc+0x120>
   1040a:	4e 0f       	add	r20, r30
   1040c:	5f 1f       	adc	r21, r31
   1040e:	40 93 79 2e 	sts	0x2E79, r20	; 0x802e79 <__brkval>
   10412:	50 93 7a 2e 	sts	0x2E7A, r21	; 0x802e7a <__brkval+0x1>
   10416:	81 93       	st	Z+, r24
   10418:	91 93       	st	Z+, r25
   1041a:	02 c0       	rjmp	.+4      	; 0x10420 <malloc+0x124>
   1041c:	e0 e0       	ldi	r30, 0x00	; 0
   1041e:	f0 e0       	ldi	r31, 0x00	; 0
   10420:	cf 01       	movw	r24, r30
   10422:	df 91       	pop	r29
   10424:	cf 91       	pop	r28
   10426:	1f 91       	pop	r17
   10428:	0f 91       	pop	r16
   1042a:	08 95       	ret

0001042c <free>:
   1042c:	cf 93       	push	r28
   1042e:	df 93       	push	r29
   10430:	00 97       	sbiw	r24, 0x00	; 0
   10432:	09 f4       	brne	.+2      	; 0x10436 <free+0xa>
   10434:	81 c0       	rjmp	.+258    	; 0x10538 <free+0x10c>
   10436:	fc 01       	movw	r30, r24
   10438:	32 97       	sbiw	r30, 0x02	; 2
   1043a:	12 82       	std	Z+2, r1	; 0x02
   1043c:	13 82       	std	Z+3, r1	; 0x03
   1043e:	a0 91 7b 2e 	lds	r26, 0x2E7B	; 0x802e7b <__flp>
   10442:	b0 91 7c 2e 	lds	r27, 0x2E7C	; 0x802e7c <__flp+0x1>
   10446:	10 97       	sbiw	r26, 0x00	; 0
   10448:	81 f4       	brne	.+32     	; 0x1046a <free+0x3e>
   1044a:	20 81       	ld	r18, Z
   1044c:	31 81       	ldd	r19, Z+1	; 0x01
   1044e:	82 0f       	add	r24, r18
   10450:	93 1f       	adc	r25, r19
   10452:	20 91 79 2e 	lds	r18, 0x2E79	; 0x802e79 <__brkval>
   10456:	30 91 7a 2e 	lds	r19, 0x2E7A	; 0x802e7a <__brkval+0x1>
   1045a:	28 17       	cp	r18, r24
   1045c:	39 07       	cpc	r19, r25
   1045e:	51 f5       	brne	.+84     	; 0x104b4 <free+0x88>
   10460:	e0 93 79 2e 	sts	0x2E79, r30	; 0x802e79 <__brkval>
   10464:	f0 93 7a 2e 	sts	0x2E7A, r31	; 0x802e7a <__brkval+0x1>
   10468:	67 c0       	rjmp	.+206    	; 0x10538 <free+0x10c>
   1046a:	ed 01       	movw	r28, r26
   1046c:	20 e0       	ldi	r18, 0x00	; 0
   1046e:	30 e0       	ldi	r19, 0x00	; 0
   10470:	ce 17       	cp	r28, r30
   10472:	df 07       	cpc	r29, r31
   10474:	40 f4       	brcc	.+16     	; 0x10486 <free+0x5a>
   10476:	4a 81       	ldd	r20, Y+2	; 0x02
   10478:	5b 81       	ldd	r21, Y+3	; 0x03
   1047a:	9e 01       	movw	r18, r28
   1047c:	41 15       	cp	r20, r1
   1047e:	51 05       	cpc	r21, r1
   10480:	f1 f0       	breq	.+60     	; 0x104be <free+0x92>
   10482:	ea 01       	movw	r28, r20
   10484:	f5 cf       	rjmp	.-22     	; 0x10470 <free+0x44>
   10486:	c2 83       	std	Z+2, r28	; 0x02
   10488:	d3 83       	std	Z+3, r29	; 0x03
   1048a:	40 81       	ld	r20, Z
   1048c:	51 81       	ldd	r21, Z+1	; 0x01
   1048e:	84 0f       	add	r24, r20
   10490:	95 1f       	adc	r25, r21
   10492:	c8 17       	cp	r28, r24
   10494:	d9 07       	cpc	r29, r25
   10496:	59 f4       	brne	.+22     	; 0x104ae <free+0x82>
   10498:	88 81       	ld	r24, Y
   1049a:	99 81       	ldd	r25, Y+1	; 0x01
   1049c:	84 0f       	add	r24, r20
   1049e:	95 1f       	adc	r25, r21
   104a0:	02 96       	adiw	r24, 0x02	; 2
   104a2:	80 83       	st	Z, r24
   104a4:	91 83       	std	Z+1, r25	; 0x01
   104a6:	8a 81       	ldd	r24, Y+2	; 0x02
   104a8:	9b 81       	ldd	r25, Y+3	; 0x03
   104aa:	82 83       	std	Z+2, r24	; 0x02
   104ac:	93 83       	std	Z+3, r25	; 0x03
   104ae:	21 15       	cp	r18, r1
   104b0:	31 05       	cpc	r19, r1
   104b2:	29 f4       	brne	.+10     	; 0x104be <free+0x92>
   104b4:	e0 93 7b 2e 	sts	0x2E7B, r30	; 0x802e7b <__flp>
   104b8:	f0 93 7c 2e 	sts	0x2E7C, r31	; 0x802e7c <__flp+0x1>
   104bc:	3d c0       	rjmp	.+122    	; 0x10538 <free+0x10c>
   104be:	e9 01       	movw	r28, r18
   104c0:	ea 83       	std	Y+2, r30	; 0x02
   104c2:	fb 83       	std	Y+3, r31	; 0x03
   104c4:	49 91       	ld	r20, Y+
   104c6:	59 91       	ld	r21, Y+
   104c8:	c4 0f       	add	r28, r20
   104ca:	d5 1f       	adc	r29, r21
   104cc:	ec 17       	cp	r30, r28
   104ce:	fd 07       	cpc	r31, r29
   104d0:	61 f4       	brne	.+24     	; 0x104ea <free+0xbe>
   104d2:	80 81       	ld	r24, Z
   104d4:	91 81       	ldd	r25, Z+1	; 0x01
   104d6:	84 0f       	add	r24, r20
   104d8:	95 1f       	adc	r25, r21
   104da:	02 96       	adiw	r24, 0x02	; 2
   104dc:	e9 01       	movw	r28, r18
   104de:	88 83       	st	Y, r24
   104e0:	99 83       	std	Y+1, r25	; 0x01
   104e2:	82 81       	ldd	r24, Z+2	; 0x02
   104e4:	93 81       	ldd	r25, Z+3	; 0x03
   104e6:	8a 83       	std	Y+2, r24	; 0x02
   104e8:	9b 83       	std	Y+3, r25	; 0x03
   104ea:	e0 e0       	ldi	r30, 0x00	; 0
   104ec:	f0 e0       	ldi	r31, 0x00	; 0
   104ee:	12 96       	adiw	r26, 0x02	; 2
   104f0:	8d 91       	ld	r24, X+
   104f2:	9c 91       	ld	r25, X
   104f4:	13 97       	sbiw	r26, 0x03	; 3
   104f6:	00 97       	sbiw	r24, 0x00	; 0
   104f8:	19 f0       	breq	.+6      	; 0x10500 <free+0xd4>
   104fa:	fd 01       	movw	r30, r26
   104fc:	dc 01       	movw	r26, r24
   104fe:	f7 cf       	rjmp	.-18     	; 0x104ee <free+0xc2>
   10500:	8d 91       	ld	r24, X+
   10502:	9c 91       	ld	r25, X
   10504:	11 97       	sbiw	r26, 0x01	; 1
   10506:	9d 01       	movw	r18, r26
   10508:	2e 5f       	subi	r18, 0xFE	; 254
   1050a:	3f 4f       	sbci	r19, 0xFF	; 255
   1050c:	82 0f       	add	r24, r18
   1050e:	93 1f       	adc	r25, r19
   10510:	20 91 79 2e 	lds	r18, 0x2E79	; 0x802e79 <__brkval>
   10514:	30 91 7a 2e 	lds	r19, 0x2E7A	; 0x802e7a <__brkval+0x1>
   10518:	28 17       	cp	r18, r24
   1051a:	39 07       	cpc	r19, r25
   1051c:	69 f4       	brne	.+26     	; 0x10538 <free+0x10c>
   1051e:	30 97       	sbiw	r30, 0x00	; 0
   10520:	29 f4       	brne	.+10     	; 0x1052c <free+0x100>
   10522:	10 92 7b 2e 	sts	0x2E7B, r1	; 0x802e7b <__flp>
   10526:	10 92 7c 2e 	sts	0x2E7C, r1	; 0x802e7c <__flp+0x1>
   1052a:	02 c0       	rjmp	.+4      	; 0x10530 <free+0x104>
   1052c:	12 82       	std	Z+2, r1	; 0x02
   1052e:	13 82       	std	Z+3, r1	; 0x03
   10530:	a0 93 79 2e 	sts	0x2E79, r26	; 0x802e79 <__brkval>
   10534:	b0 93 7a 2e 	sts	0x2E7A, r27	; 0x802e7a <__brkval+0x1>
   10538:	df 91       	pop	r29
   1053a:	cf 91       	pop	r28
   1053c:	08 95       	ret

0001053e <strtod>:
   1053e:	8f 92       	push	r8
   10540:	9f 92       	push	r9
   10542:	af 92       	push	r10
   10544:	bf 92       	push	r11
   10546:	cf 92       	push	r12
   10548:	df 92       	push	r13
   1054a:	ef 92       	push	r14
   1054c:	ff 92       	push	r15
   1054e:	0f 93       	push	r16
   10550:	1f 93       	push	r17
   10552:	cf 93       	push	r28
   10554:	df 93       	push	r29
   10556:	ec 01       	movw	r28, r24
   10558:	6b 01       	movw	r12, r22
   1055a:	61 15       	cp	r22, r1
   1055c:	71 05       	cpc	r23, r1
   1055e:	19 f0       	breq	.+6      	; 0x10566 <strtod+0x28>
   10560:	fb 01       	movw	r30, r22
   10562:	80 83       	st	Z, r24
   10564:	91 83       	std	Z+1, r25	; 0x01
   10566:	7e 01       	movw	r14, r28
   10568:	ff ef       	ldi	r31, 0xFF	; 255
   1056a:	ef 1a       	sub	r14, r31
   1056c:	ff 0a       	sbc	r15, r31
   1056e:	08 81       	ld	r16, Y
   10570:	80 2f       	mov	r24, r16
   10572:	90 e0       	ldi	r25, 0x00	; 0
   10574:	3b d1       	rcall	.+630    	; 0x107ec <isspace>
   10576:	89 2b       	or	r24, r25
   10578:	11 f0       	breq	.+4      	; 0x1057e <strtod+0x40>
   1057a:	e7 01       	movw	r28, r14
   1057c:	f4 cf       	rjmp	.-24     	; 0x10566 <strtod+0x28>
   1057e:	0d 32       	cpi	r16, 0x2D	; 45
   10580:	39 f4       	brne	.+14     	; 0x10590 <strtod+0x52>
   10582:	7e 01       	movw	r14, r28
   10584:	82 e0       	ldi	r24, 0x02	; 2
   10586:	e8 0e       	add	r14, r24
   10588:	f1 1c       	adc	r15, r1
   1058a:	09 81       	ldd	r16, Y+1	; 0x01
   1058c:	11 e0       	ldi	r17, 0x01	; 1
   1058e:	08 c0       	rjmp	.+16     	; 0x105a0 <strtod+0x62>
   10590:	0b 32       	cpi	r16, 0x2B	; 43
   10592:	29 f4       	brne	.+10     	; 0x1059e <strtod+0x60>
   10594:	7e 01       	movw	r14, r28
   10596:	92 e0       	ldi	r25, 0x02	; 2
   10598:	e9 0e       	add	r14, r25
   1059a:	f1 1c       	adc	r15, r1
   1059c:	09 81       	ldd	r16, Y+1	; 0x01
   1059e:	10 e0       	ldi	r17, 0x00	; 0
   105a0:	e7 01       	movw	r28, r14
   105a2:	21 97       	sbiw	r28, 0x01	; 1
   105a4:	43 e0       	ldi	r20, 0x03	; 3
   105a6:	50 e0       	ldi	r21, 0x00	; 0
   105a8:	62 ec       	ldi	r22, 0xC2	; 194
   105aa:	73 e0       	ldi	r23, 0x03	; 3
   105ac:	ce 01       	movw	r24, r28
   105ae:	b4 dc       	rcall	.-1688   	; 0xff18 <strncasecmp_P>
   105b0:	89 2b       	or	r24, r25
   105b2:	b9 f4       	brne	.+46     	; 0x105e2 <strtod+0xa4>
   105b4:	23 96       	adiw	r28, 0x03	; 3
   105b6:	45 e0       	ldi	r20, 0x05	; 5
   105b8:	50 e0       	ldi	r21, 0x00	; 0
   105ba:	6d eb       	ldi	r22, 0xBD	; 189
   105bc:	73 e0       	ldi	r23, 0x03	; 3
   105be:	ce 01       	movw	r24, r28
   105c0:	ab dc       	rcall	.-1706   	; 0xff18 <strncasecmp_P>
   105c2:	89 2b       	or	r24, r25
   105c4:	09 f4       	brne	.+2      	; 0x105c8 <strtod+0x8a>
   105c6:	25 96       	adiw	r28, 0x05	; 5
   105c8:	c1 14       	cp	r12, r1
   105ca:	d1 04       	cpc	r13, r1
   105cc:	19 f0       	breq	.+6      	; 0x105d4 <strtod+0x96>
   105ce:	f6 01       	movw	r30, r12
   105d0:	c0 83       	st	Z, r28
   105d2:	d1 83       	std	Z+1, r29	; 0x01
   105d4:	11 11       	cpse	r17, r1
   105d6:	f4 c0       	rjmp	.+488    	; 0x107c0 <strtod+0x282>
   105d8:	60 e0       	ldi	r22, 0x00	; 0
   105da:	70 e0       	ldi	r23, 0x00	; 0
   105dc:	80 e8       	ldi	r24, 0x80	; 128
   105de:	9f e7       	ldi	r25, 0x7F	; 127
   105e0:	f8 c0       	rjmp	.+496    	; 0x107d2 <strtod+0x294>
   105e2:	43 e0       	ldi	r20, 0x03	; 3
   105e4:	50 e0       	ldi	r21, 0x00	; 0
   105e6:	6a eb       	ldi	r22, 0xBA	; 186
   105e8:	73 e0       	ldi	r23, 0x03	; 3
   105ea:	ce 01       	movw	r24, r28
   105ec:	95 dc       	rcall	.-1750   	; 0xff18 <strncasecmp_P>
   105ee:	89 2b       	or	r24, r25
   105f0:	59 f4       	brne	.+22     	; 0x10608 <strtod+0xca>
   105f2:	c1 14       	cp	r12, r1
   105f4:	d1 04       	cpc	r13, r1
   105f6:	09 f4       	brne	.+2      	; 0x105fa <strtod+0xbc>
   105f8:	e8 c0       	rjmp	.+464    	; 0x107ca <strtod+0x28c>
   105fa:	f2 e0       	ldi	r31, 0x02	; 2
   105fc:	ef 0e       	add	r14, r31
   105fe:	f1 1c       	adc	r15, r1
   10600:	f6 01       	movw	r30, r12
   10602:	e0 82       	st	Z, r14
   10604:	f1 82       	std	Z+1, r15	; 0x01
   10606:	e1 c0       	rjmp	.+450    	; 0x107ca <strtod+0x28c>
   10608:	20 e0       	ldi	r18, 0x00	; 0
   1060a:	30 e0       	ldi	r19, 0x00	; 0
   1060c:	a9 01       	movw	r20, r18
   1060e:	c0 e0       	ldi	r28, 0x00	; 0
   10610:	d0 e0       	ldi	r29, 0x00	; 0
   10612:	f7 01       	movw	r30, r14
   10614:	60 ed       	ldi	r22, 0xD0	; 208
   10616:	a6 2e       	mov	r10, r22
   10618:	a0 0e       	add	r10, r16
   1061a:	89 e0       	ldi	r24, 0x09	; 9
   1061c:	8a 15       	cp	r24, r10
   1061e:	28 f1       	brcs	.+74     	; 0x1066a <strtod+0x12c>
   10620:	91 2f       	mov	r25, r17
   10622:	92 60       	ori	r25, 0x02	; 2
   10624:	b9 2e       	mov	r11, r25
   10626:	81 2f       	mov	r24, r17
   10628:	88 70       	andi	r24, 0x08	; 8
   1062a:	12 ff       	sbrs	r17, 2
   1062c:	04 c0       	rjmp	.+8      	; 0x10636 <strtod+0xf8>
   1062e:	81 11       	cpse	r24, r1
   10630:	23 c0       	rjmp	.+70     	; 0x10678 <strtod+0x13a>
   10632:	21 96       	adiw	r28, 0x01	; 1
   10634:	21 c0       	rjmp	.+66     	; 0x10678 <strtod+0x13a>
   10636:	81 11       	cpse	r24, r1
   10638:	21 97       	sbiw	r28, 0x01	; 1
   1063a:	a5 e0       	ldi	r26, 0x05	; 5
   1063c:	b0 e0       	ldi	r27, 0x00	; 0
   1063e:	d4 d9       	rcall	.-3160   	; 0xf9e8 <__muluhisi3>
   10640:	dc 01       	movw	r26, r24
   10642:	cb 01       	movw	r24, r22
   10644:	88 0f       	add	r24, r24
   10646:	99 1f       	adc	r25, r25
   10648:	aa 1f       	adc	r26, r26
   1064a:	bb 1f       	adc	r27, r27
   1064c:	9c 01       	movw	r18, r24
   1064e:	ad 01       	movw	r20, r26
   10650:	2a 0d       	add	r18, r10
   10652:	31 1d       	adc	r19, r1
   10654:	41 1d       	adc	r20, r1
   10656:	51 1d       	adc	r21, r1
   10658:	28 39       	cpi	r18, 0x98	; 152
   1065a:	89 e9       	ldi	r24, 0x99	; 153
   1065c:	38 07       	cpc	r19, r24
   1065e:	48 07       	cpc	r20, r24
   10660:	89 e1       	ldi	r24, 0x19	; 25
   10662:	58 07       	cpc	r21, r24
   10664:	48 f0       	brcs	.+18     	; 0x10678 <strtod+0x13a>
   10666:	16 60       	ori	r17, 0x06	; 6
   10668:	06 c0       	rjmp	.+12     	; 0x10676 <strtod+0x138>
   1066a:	9e ef       	ldi	r25, 0xFE	; 254
   1066c:	a9 12       	cpse	r10, r25
   1066e:	0a c0       	rjmp	.+20     	; 0x10684 <strtod+0x146>
   10670:	13 fd       	sbrc	r17, 3
   10672:	40 c0       	rjmp	.+128    	; 0x106f4 <strtod+0x1b6>
   10674:	18 60       	ori	r17, 0x08	; 8
   10676:	b1 2e       	mov	r11, r17
   10678:	8f ef       	ldi	r24, 0xFF	; 255
   1067a:	e8 1a       	sub	r14, r24
   1067c:	f8 0a       	sbc	r15, r24
   1067e:	00 81       	ld	r16, Z
   10680:	1b 2d       	mov	r17, r11
   10682:	c7 cf       	rjmp	.-114    	; 0x10612 <strtod+0xd4>
   10684:	80 2f       	mov	r24, r16
   10686:	8f 7d       	andi	r24, 0xDF	; 223
   10688:	85 34       	cpi	r24, 0x45	; 69
   1068a:	a1 f5       	brne	.+104    	; 0x106f4 <strtod+0x1b6>
   1068c:	80 81       	ld	r24, Z
   1068e:	8d 32       	cpi	r24, 0x2D	; 45
   10690:	11 f4       	brne	.+4      	; 0x10696 <strtod+0x158>
   10692:	10 61       	ori	r17, 0x10	; 16
   10694:	06 c0       	rjmp	.+12     	; 0x106a2 <strtod+0x164>
   10696:	8b 32       	cpi	r24, 0x2B	; 43
   10698:	21 f0       	breq	.+8      	; 0x106a2 <strtod+0x164>
   1069a:	31 96       	adiw	r30, 0x01	; 1
   1069c:	61 e0       	ldi	r22, 0x01	; 1
   1069e:	70 e0       	ldi	r23, 0x00	; 0
   106a0:	04 c0       	rjmp	.+8      	; 0x106aa <strtod+0x16c>
   106a2:	81 81       	ldd	r24, Z+1	; 0x01
   106a4:	32 96       	adiw	r30, 0x02	; 2
   106a6:	62 e0       	ldi	r22, 0x02	; 2
   106a8:	70 e0       	ldi	r23, 0x00	; 0
   106aa:	80 53       	subi	r24, 0x30	; 48
   106ac:	8a 30       	cpi	r24, 0x0A	; 10
   106ae:	18 f0       	brcs	.+6      	; 0x106b6 <strtod+0x178>
   106b0:	e6 1b       	sub	r30, r22
   106b2:	f7 0b       	sbc	r31, r23
   106b4:	1f c0       	rjmp	.+62     	; 0x106f4 <strtod+0x1b6>
   106b6:	60 e0       	ldi	r22, 0x00	; 0
   106b8:	70 e0       	ldi	r23, 0x00	; 0
   106ba:	60 38       	cpi	r22, 0x80	; 128
   106bc:	9c e0       	ldi	r25, 0x0C	; 12
   106be:	79 07       	cpc	r23, r25
   106c0:	5c f4       	brge	.+22     	; 0x106d8 <strtod+0x19a>
   106c2:	db 01       	movw	r26, r22
   106c4:	aa 0f       	add	r26, r26
   106c6:	bb 1f       	adc	r27, r27
   106c8:	aa 0f       	add	r26, r26
   106ca:	bb 1f       	adc	r27, r27
   106cc:	6a 0f       	add	r22, r26
   106ce:	7b 1f       	adc	r23, r27
   106d0:	66 0f       	add	r22, r22
   106d2:	77 1f       	adc	r23, r23
   106d4:	68 0f       	add	r22, r24
   106d6:	71 1d       	adc	r23, r1
   106d8:	31 96       	adiw	r30, 0x01	; 1
   106da:	df 01       	movw	r26, r30
   106dc:	11 97       	sbiw	r26, 0x01	; 1
   106de:	8c 91       	ld	r24, X
   106e0:	80 53       	subi	r24, 0x30	; 48
   106e2:	8a 30       	cpi	r24, 0x0A	; 10
   106e4:	50 f3       	brcs	.-44     	; 0x106ba <strtod+0x17c>
   106e6:	14 ff       	sbrs	r17, 4
   106e8:	03 c0       	rjmp	.+6      	; 0x106f0 <strtod+0x1b2>
   106ea:	71 95       	neg	r23
   106ec:	61 95       	neg	r22
   106ee:	71 09       	sbc	r23, r1
   106f0:	c6 0f       	add	r28, r22
   106f2:	d7 1f       	adc	r29, r23
   106f4:	11 ff       	sbrs	r17, 1
   106f6:	08 c0       	rjmp	.+16     	; 0x10708 <strtod+0x1ca>
   106f8:	c1 14       	cp	r12, r1
   106fa:	d1 04       	cpc	r13, r1
   106fc:	29 f0       	breq	.+10     	; 0x10708 <strtod+0x1ca>
   106fe:	cf 01       	movw	r24, r30
   10700:	01 97       	sbiw	r24, 0x01	; 1
   10702:	f6 01       	movw	r30, r12
   10704:	80 83       	st	Z, r24
   10706:	91 83       	std	Z+1, r25	; 0x01
   10708:	ca 01       	movw	r24, r20
   1070a:	b9 01       	movw	r22, r18
   1070c:	0e 94 8f 79 	call	0xf31e	; 0xf31e <__floatunsisf>
   10710:	21 2f       	mov	r18, r17
   10712:	23 70       	andi	r18, 0x03	; 3
   10714:	23 30       	cpi	r18, 0x03	; 3
   10716:	19 f0       	breq	.+6      	; 0x1071e <strtod+0x1e0>
   10718:	4b 01       	movw	r8, r22
   1071a:	5c 01       	movw	r10, r24
   1071c:	06 c0       	rjmp	.+12     	; 0x1072a <strtod+0x1ec>
   1071e:	4b 01       	movw	r8, r22
   10720:	5c 01       	movw	r10, r24
   10722:	b7 fa       	bst	r11, 7
   10724:	b0 94       	com	r11
   10726:	b7 f8       	bld	r11, 7
   10728:	b0 94       	com	r11
   1072a:	20 e0       	ldi	r18, 0x00	; 0
   1072c:	30 e0       	ldi	r19, 0x00	; 0
   1072e:	a9 01       	movw	r20, r18
   10730:	c5 01       	movw	r24, r10
   10732:	b4 01       	movw	r22, r8
   10734:	0e 94 ef 78 	call	0xf1de	; 0xf1de <__cmpsf2>
   10738:	88 23       	and	r24, r24
   1073a:	09 f4       	brne	.+2      	; 0x1073e <strtod+0x200>
   1073c:	3e c0       	rjmp	.+124    	; 0x107ba <strtod+0x27c>
   1073e:	d7 ff       	sbrs	r29, 7
   10740:	06 c0       	rjmp	.+12     	; 0x1074e <strtod+0x210>
   10742:	d1 95       	neg	r29
   10744:	c1 95       	neg	r28
   10746:	d1 09       	sbc	r29, r1
   10748:	09 ed       	ldi	r16, 0xD9	; 217
   1074a:	13 e0       	ldi	r17, 0x03	; 3
   1074c:	02 c0       	rjmp	.+4      	; 0x10752 <strtod+0x214>
   1074e:	01 ef       	ldi	r16, 0xF1	; 241
   10750:	13 e0       	ldi	r17, 0x03	; 3
   10752:	68 01       	movw	r12, r16
   10754:	f8 e1       	ldi	r31, 0x18	; 24
   10756:	cf 1a       	sub	r12, r31
   10758:	d1 08       	sbc	r13, r1
   1075a:	90 e2       	ldi	r25, 0x20	; 32
   1075c:	e9 2e       	mov	r14, r25
   1075e:	f1 2c       	mov	r15, r1
   10760:	ce 15       	cp	r28, r14
   10762:	df 05       	cpc	r29, r15
   10764:	74 f0       	brlt	.+28     	; 0x10782 <strtod+0x244>
   10766:	f8 01       	movw	r30, r16
   10768:	25 91       	lpm	r18, Z+
   1076a:	35 91       	lpm	r19, Z+
   1076c:	45 91       	lpm	r20, Z+
   1076e:	54 91       	lpm	r21, Z
   10770:	c5 01       	movw	r24, r10
   10772:	b4 01       	movw	r22, r8
   10774:	0e 94 7e 7a 	call	0xf4fc	; 0xf4fc <__mulsf3>
   10778:	4b 01       	movw	r8, r22
   1077a:	5c 01       	movw	r10, r24
   1077c:	ce 19       	sub	r28, r14
   1077e:	df 09       	sbc	r29, r15
   10780:	ef cf       	rjmp	.-34     	; 0x10760 <strtod+0x222>
   10782:	04 50       	subi	r16, 0x04	; 4
   10784:	11 09       	sbc	r17, r1
   10786:	f5 94       	asr	r15
   10788:	e7 94       	ror	r14
   1078a:	0c 15       	cp	r16, r12
   1078c:	1d 05       	cpc	r17, r13
   1078e:	41 f7       	brne	.-48     	; 0x10760 <strtod+0x222>
   10790:	8a 2d       	mov	r24, r10
   10792:	88 0f       	add	r24, r24
   10794:	8b 2d       	mov	r24, r11
   10796:	88 1f       	adc	r24, r24
   10798:	8f 3f       	cpi	r24, 0xFF	; 255
   1079a:	49 f0       	breq	.+18     	; 0x107ae <strtod+0x270>
   1079c:	20 e0       	ldi	r18, 0x00	; 0
   1079e:	30 e0       	ldi	r19, 0x00	; 0
   107a0:	a9 01       	movw	r20, r18
   107a2:	c5 01       	movw	r24, r10
   107a4:	b4 01       	movw	r22, r8
   107a6:	0e 94 ef 78 	call	0xf1de	; 0xf1de <__cmpsf2>
   107aa:	81 11       	cpse	r24, r1
   107ac:	06 c0       	rjmp	.+12     	; 0x107ba <strtod+0x27c>
   107ae:	82 e2       	ldi	r24, 0x22	; 34
   107b0:	90 e0       	ldi	r25, 0x00	; 0
   107b2:	80 93 7d 2e 	sts	0x2E7D, r24	; 0x802e7d <errno>
   107b6:	90 93 7e 2e 	sts	0x2E7E, r25	; 0x802e7e <errno+0x1>
   107ba:	c5 01       	movw	r24, r10
   107bc:	b4 01       	movw	r22, r8
   107be:	09 c0       	rjmp	.+18     	; 0x107d2 <strtod+0x294>
   107c0:	60 e0       	ldi	r22, 0x00	; 0
   107c2:	70 e0       	ldi	r23, 0x00	; 0
   107c4:	80 e8       	ldi	r24, 0x80	; 128
   107c6:	9f ef       	ldi	r25, 0xFF	; 255
   107c8:	04 c0       	rjmp	.+8      	; 0x107d2 <strtod+0x294>
   107ca:	60 e0       	ldi	r22, 0x00	; 0
   107cc:	70 e0       	ldi	r23, 0x00	; 0
   107ce:	80 ec       	ldi	r24, 0xC0	; 192
   107d0:	9f e7       	ldi	r25, 0x7F	; 127
   107d2:	df 91       	pop	r29
   107d4:	cf 91       	pop	r28
   107d6:	1f 91       	pop	r17
   107d8:	0f 91       	pop	r16
   107da:	ff 90       	pop	r15
   107dc:	ef 90       	pop	r14
   107de:	df 90       	pop	r13
   107e0:	cf 90       	pop	r12
   107e2:	bf 90       	pop	r11
   107e4:	af 90       	pop	r10
   107e6:	9f 90       	pop	r9
   107e8:	8f 90       	pop	r8
   107ea:	08 95       	ret

000107ec <isspace>:
   107ec:	91 11       	cpse	r25, r1
   107ee:	0d c0       	rjmp	.+26     	; 0x1080a <__ctype_isfalse>
   107f0:	80 32       	cpi	r24, 0x20	; 32
   107f2:	19 f0       	breq	.+6      	; 0x107fa <isspace+0xe>
   107f4:	89 50       	subi	r24, 0x09	; 9
   107f6:	85 50       	subi	r24, 0x05	; 5
   107f8:	d0 f7       	brcc	.-12     	; 0x107ee <isspace+0x2>
   107fa:	08 95       	ret

000107fc <memset>:
   107fc:	dc 01       	movw	r26, r24
   107fe:	01 c0       	rjmp	.+2      	; 0x10802 <memset+0x6>
   10800:	6d 93       	st	X+, r22
   10802:	41 50       	subi	r20, 0x01	; 1
   10804:	50 40       	sbci	r21, 0x00	; 0
   10806:	e0 f7       	brcc	.-8      	; 0x10800 <memset+0x4>
   10808:	08 95       	ret

0001080a <__ctype_isfalse>:
   1080a:	99 27       	eor	r25, r25
   1080c:	88 27       	eor	r24, r24

0001080e <__ctype_istrue>:
   1080e:	08 95       	ret

00010810 <_exit>:
   10810:	f8 94       	cli

00010812 <__stop_program>:
   10812:	ff cf       	rjmp	.-2      	; 0x10812 <__stop_program>
