// Seed: 472322856
module module_0;
  assign id_1 = -1;
  reg id_2, id_3;
  always_comb
    casez (id_2)
      default: id_2 <= id_3;
      1: id_2 = -1;
    endcase
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_11;
  initial if (1) id_8 = 1;
  assign (strong1, pull0) id_1 = id_11[-1];
  parameter id_12 = id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
