#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu Dec 14 11:37:42 2017
# Process ID: 24906
# Current directory: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.runs/synth_1
# Command line: vivado -log test_cna.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_cna.tcl
# Log file: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.runs/synth_1/test_cna.vds
# Journal file: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source test_cna.tcl -notrace
Command: synth_design -top test_cna -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24912 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1170.176 ; gain = 75.992 ; free physical = 151 ; free virtual = 15876
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_cna' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'test_cna' (1#1) [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:15]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1212.676 ; gain = 118.492 ; free physical = 209 ; free virtual = 15888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1212.676 ; gain = 118.492 ; free physical = 209 ; free virtual = 15887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1219.680 ; gain = 125.496 ; free physical = 209 ; free virtual = 15887
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_signal_reg was removed.  [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1227.688 ; gain = 133.504 ; free physical = 209 ; free virtual = 15887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_signal_reg was removed.  [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1339.414 ; gain = 245.230 ; free physical = 163 ; free virtual = 15733
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1339.418 ; gain = 245.234 ; free physical = 163 ; free virtual = 15732
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1349.430 ; gain = 255.246 ; free physical = 162 ; free virtual = 15731
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1349.434 ; gain = 255.250 ; free physical = 162 ; free virtual = 15731
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1349.434 ; gain = 255.250 ; free physical = 162 ; free virtual = 15731
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1349.434 ; gain = 255.250 ; free physical = 162 ; free virtual = 15731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1349.434 ; gain = 255.250 ; free physical = 162 ; free virtual = 15731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1349.434 ; gain = 255.250 ; free physical = 162 ; free virtual = 15731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1349.434 ; gain = 255.250 ; free physical = 162 ; free virtual = 15731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |    29|
|4     |FDCE   |    29|
|5     |IBUF   |     2|
|6     |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    77|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1349.434 ; gain = 255.250 ; free physical = 162 ; free virtual = 15731
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1349.434 ; gain = 255.250 ; free physical = 164 ; free virtual = 15734
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1349.438 ; gain = 255.250 ; free physical = 166 ; free virtual = 15735
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[0]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[10]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[11]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[12]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[13]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[14]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[15]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[16]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[17]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[18]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[19]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[1]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[20]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[21]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[22]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[23]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[24]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[25]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[26]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[27]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[28]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[2]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[3]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[4]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[5]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[6]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[7]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[8]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[9]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 31 Warnings, 37 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1431.746 ; gain = 349.152 ; free physical = 148 ; free virtual = 15666
INFO: [Common 17-1381] The checkpoint '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.runs/synth_1/test_cna.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1456.758 ; gain = 0.000 ; free physical = 148 ; free virtual = 15666
INFO: [Common 17-206] Exiting Vivado at Thu Dec 14 11:38:06 2017...
