// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "11/17/2020 22:02:33"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module WS2812Driver (
	fpga_clk_50,
	fpga_data_out,
	fpga_led_pio);
input 	fpga_clk_50;
output 	fpga_data_out;
output 	[9:0] fpga_led_pio;

// Design Ports Information
// fpga_data_out	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// fpga_led_pio[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// fpga_led_pio[1]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// fpga_led_pio[2]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// fpga_led_pio[3]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// fpga_led_pio[4]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// fpga_led_pio[5]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// fpga_led_pio[6]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// fpga_led_pio[7]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// fpga_led_pio[8]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// fpga_led_pio[9]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// fpga_clk_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \fpga_clk_50~input_o ;
wire \d|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \d|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \d|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \d|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \d|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \d|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \d1|bit_counter~0_combout ;
wire \d1|Add0~89_sumout ;
wire \d1|Selector31~0_combout ;
wire \d1|bit_counter[0]~DUPLICATE_q ;
wire \d1|Add0~90 ;
wire \d1|Add0~93_sumout ;
wire \d1|Selector30~0_combout ;
wire \d1|bit_counter[1]~DUPLICATE_q ;
wire \d1|Add0~94 ;
wire \d1|Add0~97_sumout ;
wire \d1|Selector29~0_combout ;
wire \d1|Add0~98 ;
wire \d1|Add0~6 ;
wire \d1|Add0~1_sumout ;
wire \d1|Selector27~0_combout ;
wire \d1|bit_counter[4]~DUPLICATE_q ;
wire \d1|Add0~2 ;
wire \d1|Add0~101_sumout ;
wire \d1|Selector26~0_combout ;
wire \d1|Add0~102 ;
wire \d1|Add0~105_sumout ;
wire \d1|Selector25~0_combout ;
wire \d1|Add0~106 ;
wire \d1|Add0~109_sumout ;
wire \d1|Selector24~0_combout ;
wire \d1|Add0~110 ;
wire \d1|Add0~113_sumout ;
wire \d1|Selector23~0_combout ;
wire \d1|Add0~114 ;
wire \d1|Add0~117_sumout ;
wire \d1|Selector22~0_combout ;
wire \d1|Add0~118 ;
wire \d1|Add0~121_sumout ;
wire \d1|Selector21~0_combout ;
wire \d1|Add0~122 ;
wire \d1|Add0~125_sumout ;
wire \d1|Selector20~0_combout ;
wire \d1|Add0~126 ;
wire \d1|Add0~65_sumout ;
wire \d1|Selector19~0_combout ;
wire \d1|Add0~66 ;
wire \d1|Add0~69_sumout ;
wire \d1|Selector18~0_combout ;
wire \d1|Add0~70 ;
wire \d1|Add0~73_sumout ;
wire \d1|Selector17~0_combout ;
wire \d1|Add0~74 ;
wire \d1|Add0~77_sumout ;
wire \d1|Selector16~0_combout ;
wire \d1|Add0~78 ;
wire \d1|Add0~81_sumout ;
wire \d1|Selector15~0_combout ;
wire \d1|Add0~82 ;
wire \d1|Add0~85_sumout ;
wire \d1|Selector14~0_combout ;
wire \d1|Add0~86 ;
wire \d1|Add0~41_sumout ;
wire \d1|Selector13~0_combout ;
wire \d1|bit_counter[18]~DUPLICATE_q ;
wire \d1|Add0~42 ;
wire \d1|Add0~45_sumout ;
wire \d1|Selector12~0_combout ;
wire \d1|Add0~46 ;
wire \d1|Add0~49_sumout ;
wire \d1|Selector11~0_combout ;
wire \d1|Add0~50 ;
wire \d1|Add0~53_sumout ;
wire \d1|Selector10~0_combout ;
wire \d1|bit_counter[21]~DUPLICATE_q ;
wire \d1|Add0~54 ;
wire \d1|Add0~57_sumout ;
wire \d1|Selector9~0_combout ;
wire \d1|Add0~58 ;
wire \d1|Add0~61_sumout ;
wire \d1|Selector8~0_combout ;
wire \d1|Add0~62 ;
wire \d1|Add0~17_sumout ;
wire \d1|Selector7~0_combout ;
wire \d1|Add0~18 ;
wire \d1|Add0~21_sumout ;
wire \d1|Selector6~0_combout ;
wire \d1|Add0~22 ;
wire \d1|Add0~25_sumout ;
wire \d1|Selector5~0_combout ;
wire \d1|Add0~26 ;
wire \d1|Add0~29_sumout ;
wire \d1|Selector4~0_combout ;
wire \d1|Add0~30 ;
wire \d1|Add0~33_sumout ;
wire \d1|Selector3~0_combout ;
wire \d1|Add0~34 ;
wire \d1|Add0~37_sumout ;
wire \d1|Selector2~0_combout ;
wire \d1|Add0~38 ;
wire \d1|Add0~13_sumout ;
wire \d1|Selector1~0_combout ;
wire \d1|Add0~14 ;
wire \d1|Add0~9_sumout ;
wire \d1|Selector0~1_combout ;
wire \d1|bit_counter[3]~1_combout ;
wire \d1|bit_counter[3]~DUPLICATE_q ;
wire \d1|Add0~5_sumout ;
wire \d1|Selector28~0_combout ;
wire \d1|LessThan0~3_combout ;
wire \d1|LessThan0~0_combout ;
wire \d1|LessThan0~4_combout ;
wire \d1|bit_counter[22]~DUPLICATE_q ;
wire \d1|bit_counter[20]~DUPLICATE_q ;
wire \d1|bit_counter[19]~DUPLICATE_q ;
wire \d1|LessThan0~1_combout ;
wire \d1|LessThan0~2_combout ;
wire \d1|LessThan0~5_combout ;
wire \d1|Selector0~0_combout ;
wire \d1|LessThan3~6_combout ;
wire \d1|index[12]~DUPLICATE_q ;
wire \d1|Add1~1_sumout ;
wire \d1|addr[0]~DUPLICATE_q ;
wire \d1|Add1~2 ;
wire \d1|Add1~5_sumout ;
wire \d1|Add1~6 ;
wire \d1|Add1~9_sumout ;
wire \d1|Add1~10 ;
wire \d1|Add1~13_sumout ;
wire \d1|Add1~14 ;
wire \d1|Add1~17_sumout ;
wire \d1|Add1~18 ;
wire \d1|Add1~21_sumout ;
wire \d1|Add1~22 ;
wire \d1|Add1~25_sumout ;
wire \d1|Add1~26 ;
wire \d1|Add1~29_sumout ;
wire \d1|Add1~30 ;
wire \d1|Add1~33_sumout ;
wire \d1|Add1~34 ;
wire \d1|Add1~37_sumout ;
wire \d1|Add1~38 ;
wire \d1|Add1~57_sumout ;
wire \d1|Add1~58 ;
wire \d1|Add1~53_sumout ;
wire \d1|Add1~54 ;
wire \d1|Add1~49_sumout ;
wire \d1|Add1~50 ;
wire \d1|Add1~93_sumout ;
wire \d1|Add1~94 ;
wire \d1|Add1~89_sumout ;
wire \d1|Add1~90 ;
wire \d1|Add1~85_sumout ;
wire \d1|Add1~86 ;
wire \d1|Add1~81_sumout ;
wire \d1|Add1~82 ;
wire \d1|Add1~105_sumout ;
wire \d1|Add1~106 ;
wire \d1|Add1~77_sumout ;
wire \d1|Add1~78 ;
wire \d1|Add1~61_sumout ;
wire \d1|Add1~62 ;
wire \d1|Add1~65_sumout ;
wire \d1|index[20]~DUPLICATE_q ;
wire \d1|index[11]~DUPLICATE_q ;
wire \d1|Add1~66 ;
wire \d1|Add1~69_sumout ;
wire \d1|LessThan1~0_combout ;
wire \d1|Add1~70 ;
wire \d1|Add1~73_sumout ;
wire \d1|Add1~74 ;
wire \d1|Add1~45_sumout ;
wire \d1|index[15]~DUPLICATE_q ;
wire \d1|index[16]~DUPLICATE_q ;
wire \d1|LessThan1~1_combout ;
wire \d1|Add1~46 ;
wire \d1|Add1~101_sumout ;
wire \d1|Add1~102 ;
wire \d1|Add1~97_sumout ;
wire \d1|Add1~98 ;
wire \d1|Add1~109_sumout ;
wire \d1|Add1~110 ;
wire \d1|Add1~113_sumout ;
wire \d1|Add1~114 ;
wire \d1|Add1~117_sumout ;
wire \d1|Add1~118 ;
wire \d1|Add1~121_sumout ;
wire \d1|Add1~122 ;
wire \d1|Add1~125_sumout ;
wire \d1|LessThan1~4_combout ;
wire \d1|addr[3]~DUPLICATE_q ;
wire \d1|LessThan1~3_combout ;
wire \d1|addr[4]~DUPLICATE_q ;
wire \d1|LessThan1~2_combout ;
wire \d1|LessThan1~5_combout ;
wire \d1|delay_low_counter[6]~0_combout ;
wire \d1|delay_low_counter[6]~1_combout ;
wire \d1|state.sending~q ;
wire \d1|Selector35~0_combout ;
wire \~GND~combout ;
wire \d1|GRB[11]~feeder_combout ;
wire \d1|GRB[9]~feeder_combout ;
wire \d1|Mux0~21_combout ;
wire \d1|GRB[12]~feeder_combout ;
wire \d1|Mux0~8_combout ;
wire \d1|GRB[6]~feeder_combout ;
wire \d1|GRB[1]~feeder_combout ;
wire \d1|Mux0~17_combout ;
wire \d1|GRB[4]~feeder_combout ;
wire \d1|Mux0~4_combout ;
wire \d1|Mux0~13_combout ;
wire \d1|Mux0~0_combout ;
wire \d1|Mux0~12_combout ;
wire \d1|Add3~113_sumout ;
wire \d1|Selector99~0_combout ;
wire \d1|Add3~114 ;
wire \d1|Add3~81_sumout ;
wire \d1|Selector98~0_combout ;
wire \d1|Add3~82 ;
wire \d1|Add3~85_sumout ;
wire \d1|Selector97~0_combout ;
wire \d1|Add3~86 ;
wire \d1|Add3~89_sumout ;
wire \d1|Selector96~0_combout ;
wire \d1|Add3~90 ;
wire \d1|Add3~93_sumout ;
wire \d1|Selector95~0_combout ;
wire \d1|delay_low_counter[4]~DUPLICATE_q ;
wire \d1|Add3~94 ;
wire \d1|Add3~97_sumout ;
wire \d1|Selector94~0_combout ;
wire \d1|Add3~98 ;
wire \d1|Add3~101_sumout ;
wire \d1|Selector93~0_combout ;
wire \d1|delay_low_counter[6]~DUPLICATE_q ;
wire \d1|Add3~102 ;
wire \d1|Add3~117_sumout ;
wire \d1|Selector92~0_combout ;
wire \d1|delay_low_counter[7]~DUPLICATE_q ;
wire \d1|Add3~118 ;
wire \d1|Add3~121_sumout ;
wire \d1|Selector91~0_combout ;
wire \d1|Add3~122 ;
wire \d1|Add3~125_sumout ;
wire \d1|Selector90~0_combout ;
wire \d1|Add3~126 ;
wire \d1|Add3~57_sumout ;
wire \d1|Selector89~0_combout ;
wire \d1|Add3~58 ;
wire \d1|Add3~105_sumout ;
wire \d1|Selector88~0_combout ;
wire \d1|Add3~106 ;
wire \d1|Add3~61_sumout ;
wire \d1|Selector87~0_combout ;
wire \d1|Add3~62 ;
wire \d1|Add3~65_sumout ;
wire \d1|Selector86~0_combout ;
wire \d1|Add3~66 ;
wire \d1|Add3~69_sumout ;
wire \d1|Selector85~0_combout ;
wire \d1|delay_low_counter[14]~DUPLICATE_q ;
wire \d1|Add3~70 ;
wire \d1|Add3~109_sumout ;
wire \d1|Selector84~0_combout ;
wire \d1|Add3~110 ;
wire \d1|Add3~73_sumout ;
wire \d1|Selector83~0_combout ;
wire \d1|delay_low_counter[16]~DUPLICATE_q ;
wire \d1|Add3~74 ;
wire \d1|Add3~77_sumout ;
wire \d1|Selector82~0_combout ;
wire \d1|Add3~78 ;
wire \d1|Add3~33_sumout ;
wire \d1|Selector81~0_combout ;
wire \d1|Add3~34 ;
wire \d1|Add3~53_sumout ;
wire \d1|Selector80~0_combout ;
wire \d1|delay_low_counter[19]~DUPLICATE_q ;
wire \d1|Add3~54 ;
wire \d1|Add3~6 ;
wire \d1|Add3~29_sumout ;
wire \d1|Selector78~0_combout ;
wire \d1|Add3~30 ;
wire \d1|Add3~25_sumout ;
wire \d1|Selector77~0_combout ;
wire \d1|Add3~26 ;
wire \d1|Add3~21_sumout ;
wire \d1|Selector76~0_combout ;
wire \d1|Add3~22 ;
wire \d1|Add3~17_sumout ;
wire \d1|Selector75~0_combout ;
wire \d1|Add3~18 ;
wire \d1|Add3~13_sumout ;
wire \d1|Selector74~0_combout ;
wire \d1|Add3~14 ;
wire \d1|Add3~9_sumout ;
wire \d1|Selector73~0_combout ;
wire \d1|Add3~10 ;
wire \d1|Add3~37_sumout ;
wire \d1|Selector72~0_combout ;
wire \d1|Add3~38 ;
wire \d1|Add3~49_sumout ;
wire \d1|Selector71~0_combout ;
wire \d1|Add3~50 ;
wire \d1|Add3~45_sumout ;
wire \d1|Selector70~0_combout ;
wire \d1|Add3~46 ;
wire \d1|Add3~41_sumout ;
wire \d1|Selector69~0_combout ;
wire \d1|Add3~42 ;
wire \d1|Add3~1_sumout ;
wire \d1|Selector68~0_combout ;
wire \d1|Selector35~1_combout ;
wire \d1|state.reset~q ;
wire \d1|Add1~126 ;
wire \d1|Add1~41_sumout ;
wire \d1|index[31]~DUPLICATE_q ;
wire \d1|index[25]~0_combout ;
wire \d1|state.load~q ;
wire \d1|Add2~33_sumout ;
wire \d1|delay_high_counter[1]~0_combout ;
wire \d1|delay_high_counter[0]~DUPLICATE_q ;
wire \d1|Add2~34 ;
wire \d1|Add2~81_sumout ;
wire \d1|Selector66~0_combout ;
wire \d1|Add2~82 ;
wire \d1|Add2~29_sumout ;
wire \d1|Add2~30 ;
wire \d1|Add2~5_sumout ;
wire \d1|Add2~6 ;
wire \d1|Add2~85_sumout ;
wire \d1|Selector63~0_combout ;
wire \d1|Add2~86 ;
wire \d1|Add2~89_sumout ;
wire \d1|Selector62~0_combout ;
wire \d1|Add2~90 ;
wire \d1|Add2~93_sumout ;
wire \d1|Selector61~0_combout ;
wire \d1|Add2~94 ;
wire \d1|Add2~101_sumout ;
wire \d1|Add2~102 ;
wire \d1|Add2~105_sumout ;
wire \d1|Add2~106 ;
wire \d1|Add2~109_sumout ;
wire \d1|Add2~110 ;
wire \d1|Add2~113_sumout ;
wire \d1|Add2~114 ;
wire \d1|Add2~117_sumout ;
wire \d1|Add2~118 ;
wire \d1|Add2~122 ;
wire \d1|Add2~125_sumout ;
wire \d1|Add2~126 ;
wire \d1|Add2~57_sumout ;
wire \d1|Add2~58 ;
wire \d1|Add2~61_sumout ;
wire \d1|Add2~62 ;
wire \d1|Add2~65_sumout ;
wire \d1|Add2~66 ;
wire \d1|Add2~69_sumout ;
wire \d1|Add2~70 ;
wire \d1|Add2~73_sumout ;
wire \d1|Add2~74 ;
wire \d1|Add2~77_sumout ;
wire \d1|Add2~78 ;
wire \d1|Add2~97_sumout ;
wire \d1|Add2~98 ;
wire \d1|Add2~37_sumout ;
wire \d1|Add2~38 ;
wire \d1|Add2~41_sumout ;
wire \d1|Add2~42 ;
wire \d1|Add2~45_sumout ;
wire \d1|Add2~46 ;
wire \d1|Add2~49_sumout ;
wire \d1|Add2~50 ;
wire \d1|Add2~53_sumout ;
wire \d1|Add2~54 ;
wire \d1|Add2~9_sumout ;
wire \d1|Add2~10 ;
wire \d1|Add2~13_sumout ;
wire \d1|Add2~14 ;
wire \d1|Add2~17_sumout ;
wire \d1|Add2~18 ;
wire \d1|Add2~21_sumout ;
wire \d1|Add2~22 ;
wire \d1|Add2~25_sumout ;
wire \d1|Add2~26 ;
wire \d1|Add2~1_sumout ;
wire \d1|Selector33~0_combout ;
wire \d1|state.sending~DUPLICATE_q ;
wire \d1|Add3~5_sumout ;
wire \d1|Selector79~0_combout ;
wire \d1|delay_low_counter[20]~DUPLICATE_q ;
wire \d1|delay_low_counter[30]~DUPLICATE_q ;
wire \d1|delay_low_counter[27]~DUPLICATE_q ;
wire \d1|delay_low_counter[28]~DUPLICATE_q ;
wire \d1|LessThan3~1_combout ;
wire \d1|LessThan3~4_combout ;
wire \d1|LessThan3~3_combout ;
wire \d1|LessThan3~2_combout ;
wire \d1|LessThan3~0_combout ;
wire \d1|LessThan3~5_combout ;
wire \d1|Selector34~0_combout ;
wire \d1|state.send_bit~q ;
wire \d1|Add2~121_sumout ;
wire \d1|delay_high_counter[12]~DUPLICATE_q ;
wire \d1|LessThan2~4_combout ;
wire \d1|LessThan2~1_combout ;
wire \d1|LessThan2~3_combout ;
wire \d1|LessThan2~0_combout ;
wire \d1|delay_high_counter[16]~DUPLICATE_q ;
wire \d1|delay_high_counter[19]~DUPLICATE_q ;
wire \d1|delay_high_counter[15]~DUPLICATE_q ;
wire \d1|LessThan2~2_combout ;
wire \d1|LessThan2~5_combout ;
wire \d1|LessThan2~6_combout ;
wire \d1|Selector142~0_combout ;
wire \d1|serial~q ;
wire [1:0] \d|pll_inst|altera_pll_i|fboutclk_wire ;
wire [23:0] \d1|GRB ;
wire [1:0] \d|pll_inst|altera_pll_i|outclk_wire ;
wire [31:0] \d1|bit_counter ;
wire [31:0] \d1|index ;
wire [31:0] \d1|delay_low_counter ;
wire [23:0] \d0|altsyncram_component|auto_generated|q_b ;
wire [31:0] \d1|delay_high_counter ;
wire [9:0] \d1|addr ;

wire [9:0] \d0|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [9:0] \d0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \d0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [7:0] \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \d|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \d0|altsyncram_component|auto_generated|q_b [4] = \d0|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \d0|altsyncram_component|auto_generated|q_b [5] = \d0|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \d0|altsyncram_component|auto_generated|q_b [6] = \d0|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign \d0|altsyncram_component|auto_generated|q_b [7] = \d0|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];
assign \d0|altsyncram_component|auto_generated|q_b [13] = \d0|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [4];
assign \d0|altsyncram_component|auto_generated|q_b [15] = \d0|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [5];
assign \d0|altsyncram_component|auto_generated|q_b [20] = \d0|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [6];
assign \d0|altsyncram_component|auto_generated|q_b [21] = \d0|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [7];
assign \d0|altsyncram_component|auto_generated|q_b [22] = \d0|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [8];
assign \d0|altsyncram_component|auto_generated|q_b [23] = \d0|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [9];

assign \d0|altsyncram_component|auto_generated|q_b [0] = \d0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \d0|altsyncram_component|auto_generated|q_b [1] = \d0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \d0|altsyncram_component|auto_generated|q_b [2] = \d0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \d0|altsyncram_component|auto_generated|q_b [3] = \d0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \d0|altsyncram_component|auto_generated|q_b [12] = \d0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \d0|altsyncram_component|auto_generated|q_b [14] = \d0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \d0|altsyncram_component|auto_generated|q_b [16] = \d0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \d0|altsyncram_component|auto_generated|q_b [17] = \d0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \d0|altsyncram_component|auto_generated|q_b [18] = \d0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \d0|altsyncram_component|auto_generated|q_b [19] = \d0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];

assign \d0|altsyncram_component|auto_generated|q_b [8] = \d0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];
assign \d0|altsyncram_component|auto_generated|q_b [9] = \d0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [1];
assign \d0|altsyncram_component|auto_generated|q_b [10] = \d0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [2];
assign \d0|altsyncram_component|auto_generated|q_b [11] = \d0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [3];

assign \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \d|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \d|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \fpga_data_out~output (
	.i(\d1|serial~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fpga_data_out),
	.obar());
// synopsys translate_off
defparam \fpga_data_out~output .bus_hold = "false";
defparam \fpga_data_out~output .open_drain_output = "false";
defparam \fpga_data_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \fpga_led_pio[0]~output (
	.i(\d1|addr[0]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fpga_led_pio[0]),
	.obar());
// synopsys translate_off
defparam \fpga_led_pio[0]~output .bus_hold = "false";
defparam \fpga_led_pio[0]~output .open_drain_output = "false";
defparam \fpga_led_pio[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \fpga_led_pio[1]~output (
	.i(\d1|addr [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fpga_led_pio[1]),
	.obar());
// synopsys translate_off
defparam \fpga_led_pio[1]~output .bus_hold = "false";
defparam \fpga_led_pio[1]~output .open_drain_output = "false";
defparam \fpga_led_pio[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \fpga_led_pio[2]~output (
	.i(\d1|addr [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fpga_led_pio[2]),
	.obar());
// synopsys translate_off
defparam \fpga_led_pio[2]~output .bus_hold = "false";
defparam \fpga_led_pio[2]~output .open_drain_output = "false";
defparam \fpga_led_pio[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \fpga_led_pio[3]~output (
	.i(\d1|addr[3]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fpga_led_pio[3]),
	.obar());
// synopsys translate_off
defparam \fpga_led_pio[3]~output .bus_hold = "false";
defparam \fpga_led_pio[3]~output .open_drain_output = "false";
defparam \fpga_led_pio[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \fpga_led_pio[4]~output (
	.i(\d1|addr[4]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fpga_led_pio[4]),
	.obar());
// synopsys translate_off
defparam \fpga_led_pio[4]~output .bus_hold = "false";
defparam \fpga_led_pio[4]~output .open_drain_output = "false";
defparam \fpga_led_pio[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \fpga_led_pio[5]~output (
	.i(\d1|addr [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fpga_led_pio[5]),
	.obar());
// synopsys translate_off
defparam \fpga_led_pio[5]~output .bus_hold = "false";
defparam \fpga_led_pio[5]~output .open_drain_output = "false";
defparam \fpga_led_pio[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \fpga_led_pio[6]~output (
	.i(\d1|addr [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fpga_led_pio[6]),
	.obar());
// synopsys translate_off
defparam \fpga_led_pio[6]~output .bus_hold = "false";
defparam \fpga_led_pio[6]~output .open_drain_output = "false";
defparam \fpga_led_pio[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \fpga_led_pio[7]~output (
	.i(\d1|addr [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fpga_led_pio[7]),
	.obar());
// synopsys translate_off
defparam \fpga_led_pio[7]~output .bus_hold = "false";
defparam \fpga_led_pio[7]~output .open_drain_output = "false";
defparam \fpga_led_pio[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \fpga_led_pio[8]~output (
	.i(\d1|addr [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fpga_led_pio[8]),
	.obar());
// synopsys translate_off
defparam \fpga_led_pio[8]~output .bus_hold = "false";
defparam \fpga_led_pio[8]~output .open_drain_output = "false";
defparam \fpga_led_pio[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \fpga_led_pio[9]~output (
	.i(\d1|addr [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fpga_led_pio[9]),
	.obar());
// synopsys translate_off
defparam \fpga_led_pio[9]~output .bus_hold = "false";
defparam \fpga_led_pio[9]~output .open_drain_output = "false";
defparam \fpga_led_pio[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \fpga_clk_50~input (
	.i(fpga_clk_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fpga_clk_50~input_o ));
// synopsys translate_off
defparam \fpga_clk_50~input .bus_hold = "false";
defparam \fpga_clk_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \d|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\fpga_clk_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\d|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\d|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \d|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \d|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\d|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\d|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\d|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\d|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\d|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\d|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\d|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\d|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \d|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,\d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,
\d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,\d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\d|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\d|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\d|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\d|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \d|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \d|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\d|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\d|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\d|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\d|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\d|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \d|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \d|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \d|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 2;
defparam \d|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 1;
defparam \d|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \d|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "100.0 mhz";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \d|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \d|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G0
cyclonev_clkena \d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\d|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N33
cyclonev_lcell_comb \d1|bit_counter~0 (
// Equation(s):
// \d1|bit_counter~0_combout  = ( !\d1|state.send_bit~q  & ( !\d1|state.reset~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\d1|state.send_bit~q ),
	.dataf(!\d1|state.reset~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|bit_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|bit_counter~0 .extended_lut = "off";
defparam \d1|bit_counter~0 .lut_mask = 64'hFFFF000000000000;
defparam \d1|bit_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N47
dffeas \d1|bit_counter[1] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[1] .is_wysiwyg = "true";
defparam \d1|bit_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N38
dffeas \d1|bit_counter[0] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[0] .is_wysiwyg = "true";
defparam \d1|bit_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N0
cyclonev_lcell_comb \d1|Add0~89 (
// Equation(s):
// \d1|Add0~89_sumout  = SUM(( \d1|bit_counter[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \d1|Add0~90  = CARRY(( \d1|bit_counter[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|bit_counter[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~89_sumout ),
	.cout(\d1|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~89 .extended_lut = "off";
defparam \d1|Add0~89 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N36
cyclonev_lcell_comb \d1|Selector31~0 (
// Equation(s):
// \d1|Selector31~0_combout  = ( \d1|bit_counter [0] & ( \d1|Add0~89_sumout  & ( (!\d1|bit_counter~0_combout ) # (\d1|state.sending~DUPLICATE_q ) ) ) ) # ( !\d1|bit_counter [0] & ( \d1|Add0~89_sumout  & ( (!\d1|bit_counter [31] & (!\d1|LessThan0~5_combout  & 
// \d1|state.sending~DUPLICATE_q )) ) ) ) # ( \d1|bit_counter [0] & ( !\d1|Add0~89_sumout  & ( (!\d1|bit_counter~0_combout ) # ((\d1|state.sending~DUPLICATE_q  & ((\d1|LessThan0~5_combout ) # (\d1|bit_counter [31])))) ) ) )

	.dataa(!\d1|bit_counter [31]),
	.datab(!\d1|LessThan0~5_combout ),
	.datac(!\d1|state.sending~DUPLICATE_q ),
	.datad(!\d1|bit_counter~0_combout ),
	.datae(!\d1|bit_counter [0]),
	.dataf(!\d1|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector31~0 .extended_lut = "off";
defparam \d1|Selector31~0 .lut_mask = 64'h0000FF070808FF0F;
defparam \d1|Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N37
dffeas \d1|bit_counter[0]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|bit_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N3
cyclonev_lcell_comb \d1|Add0~93 (
// Equation(s):
// \d1|Add0~93_sumout  = SUM(( \d1|bit_counter[1]~DUPLICATE_q  ) + ( VCC ) + ( \d1|Add0~90  ))
// \d1|Add0~94  = CARRY(( \d1|bit_counter[1]~DUPLICATE_q  ) + ( VCC ) + ( \d1|Add0~90  ))

	.dataa(!\d1|bit_counter[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~93_sumout ),
	.cout(\d1|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~93 .extended_lut = "off";
defparam \d1|Add0~93 .lut_mask = 64'h0000000000005555;
defparam \d1|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N45
cyclonev_lcell_comb \d1|Selector30~0 (
// Equation(s):
// \d1|Selector30~0_combout  = ( \d1|bit_counter [1] & ( \d1|Add0~93_sumout  & ( (!\d1|bit_counter~0_combout ) # (\d1|state.sending~DUPLICATE_q ) ) ) ) # ( !\d1|bit_counter [1] & ( \d1|Add0~93_sumout  & ( (!\d1|bit_counter [31] & (!\d1|LessThan0~5_combout  & 
// \d1|state.sending~DUPLICATE_q )) ) ) ) # ( \d1|bit_counter [1] & ( !\d1|Add0~93_sumout  & ( (!\d1|bit_counter~0_combout ) # ((\d1|state.sending~DUPLICATE_q  & ((\d1|LessThan0~5_combout ) # (\d1|bit_counter [31])))) ) ) )

	.dataa(!\d1|bit_counter [31]),
	.datab(!\d1|LessThan0~5_combout ),
	.datac(!\d1|bit_counter~0_combout ),
	.datad(!\d1|state.sending~DUPLICATE_q ),
	.datae(!\d1|bit_counter [1]),
	.dataf(!\d1|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector30~0 .extended_lut = "off";
defparam \d1|Selector30~0 .lut_mask = 64'h0000F0F70088F0FF;
defparam \d1|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N46
dffeas \d1|bit_counter[1]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|bit_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N6
cyclonev_lcell_comb \d1|Add0~97 (
// Equation(s):
// \d1|Add0~97_sumout  = SUM(( \d1|bit_counter [2] ) + ( VCC ) + ( \d1|Add0~94  ))
// \d1|Add0~98  = CARRY(( \d1|bit_counter [2] ) + ( VCC ) + ( \d1|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|bit_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~97_sumout ),
	.cout(\d1|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~97 .extended_lut = "off";
defparam \d1|Add0~97 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N39
cyclonev_lcell_comb \d1|Selector29~0 (
// Equation(s):
// \d1|Selector29~0_combout  = ( \d1|bit_counter [2] & ( \d1|Add0~97_sumout  & ( (!\d1|bit_counter~0_combout ) # (\d1|state.sending~DUPLICATE_q ) ) ) ) # ( !\d1|bit_counter [2] & ( \d1|Add0~97_sumout  & ( (!\d1|bit_counter [31] & (!\d1|LessThan0~5_combout  & 
// \d1|state.sending~DUPLICATE_q )) ) ) ) # ( \d1|bit_counter [2] & ( !\d1|Add0~97_sumout  & ( (!\d1|bit_counter~0_combout ) # ((\d1|state.sending~DUPLICATE_q  & ((\d1|LessThan0~5_combout ) # (\d1|bit_counter [31])))) ) ) )

	.dataa(!\d1|bit_counter [31]),
	.datab(!\d1|LessThan0~5_combout ),
	.datac(!\d1|bit_counter~0_combout ),
	.datad(!\d1|state.sending~DUPLICATE_q ),
	.datae(!\d1|bit_counter [2]),
	.dataf(!\d1|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector29~0 .extended_lut = "off";
defparam \d1|Selector29~0 .lut_mask = 64'h0000F0F70088F0FF;
defparam \d1|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N40
dffeas \d1|bit_counter[2] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[2] .is_wysiwyg = "true";
defparam \d1|bit_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N9
cyclonev_lcell_comb \d1|Add0~5 (
// Equation(s):
// \d1|Add0~5_sumout  = SUM(( \d1|bit_counter[3]~DUPLICATE_q  ) + ( VCC ) + ( \d1|Add0~98  ))
// \d1|Add0~6  = CARRY(( \d1|bit_counter[3]~DUPLICATE_q  ) + ( VCC ) + ( \d1|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|bit_counter[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~5_sumout ),
	.cout(\d1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~5 .extended_lut = "off";
defparam \d1|Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N12
cyclonev_lcell_comb \d1|Add0~1 (
// Equation(s):
// \d1|Add0~1_sumout  = SUM(( \d1|bit_counter[4]~DUPLICATE_q  ) + ( VCC ) + ( \d1|Add0~6  ))
// \d1|Add0~2  = CARRY(( \d1|bit_counter[4]~DUPLICATE_q  ) + ( VCC ) + ( \d1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|bit_counter[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~1_sumout ),
	.cout(\d1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~1 .extended_lut = "off";
defparam \d1|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N51
cyclonev_lcell_comb \d1|Selector27~0 (
// Equation(s):
// \d1|Selector27~0_combout  = ( \d1|Add0~1_sumout  ) # ( !\d1|Add0~1_sumout  & ( !\d1|state.sending~DUPLICATE_q  ) )

	.dataa(!\d1|state.sending~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector27~0 .extended_lut = "off";
defparam \d1|Selector27~0 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \d1|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N52
dffeas \d1|bit_counter[4]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|bit_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|bit_counter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N15
cyclonev_lcell_comb \d1|Add0~101 (
// Equation(s):
// \d1|Add0~101_sumout  = SUM(( \d1|bit_counter [5] ) + ( VCC ) + ( \d1|Add0~2  ))
// \d1|Add0~102  = CARRY(( \d1|bit_counter [5] ) + ( VCC ) + ( \d1|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|bit_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~101_sumout ),
	.cout(\d1|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~101 .extended_lut = "off";
defparam \d1|Add0~101 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N42
cyclonev_lcell_comb \d1|Selector26~0 (
// Equation(s):
// \d1|Selector26~0_combout  = ( \d1|bit_counter [5] & ( \d1|Add0~101_sumout  & ( (!\d1|bit_counter~0_combout ) # (\d1|state.sending~DUPLICATE_q ) ) ) ) # ( !\d1|bit_counter [5] & ( \d1|Add0~101_sumout  & ( (!\d1|bit_counter [31] & (!\d1|LessThan0~5_combout  
// & \d1|state.sending~DUPLICATE_q )) ) ) ) # ( \d1|bit_counter [5] & ( !\d1|Add0~101_sumout  & ( (!\d1|bit_counter~0_combout ) # ((\d1|state.sending~DUPLICATE_q  & ((\d1|LessThan0~5_combout ) # (\d1|bit_counter [31])))) ) ) )

	.dataa(!\d1|bit_counter [31]),
	.datab(!\d1|LessThan0~5_combout ),
	.datac(!\d1|state.sending~DUPLICATE_q ),
	.datad(!\d1|bit_counter~0_combout ),
	.datae(!\d1|bit_counter [5]),
	.dataf(!\d1|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector26~0 .extended_lut = "off";
defparam \d1|Selector26~0 .lut_mask = 64'h0000FF070808FF0F;
defparam \d1|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N43
dffeas \d1|bit_counter[5] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[5] .is_wysiwyg = "true";
defparam \d1|bit_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N18
cyclonev_lcell_comb \d1|Add0~105 (
// Equation(s):
// \d1|Add0~105_sumout  = SUM(( \d1|bit_counter [6] ) + ( VCC ) + ( \d1|Add0~102  ))
// \d1|Add0~106  = CARRY(( \d1|bit_counter [6] ) + ( VCC ) + ( \d1|Add0~102  ))

	.dataa(gnd),
	.datab(!\d1|bit_counter [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~105_sumout ),
	.cout(\d1|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~105 .extended_lut = "off";
defparam \d1|Add0~105 .lut_mask = 64'h0000000000003333;
defparam \d1|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N0
cyclonev_lcell_comb \d1|Selector25~0 (
// Equation(s):
// \d1|Selector25~0_combout  = ( \d1|bit_counter [6] & ( \d1|Add0~105_sumout  & ( (!\d1|bit_counter~0_combout ) # (\d1|state.sending~DUPLICATE_q ) ) ) ) # ( !\d1|bit_counter [6] & ( \d1|Add0~105_sumout  & ( (!\d1|bit_counter [31] & (!\d1|LessThan0~5_combout  
// & \d1|state.sending~DUPLICATE_q )) ) ) ) # ( \d1|bit_counter [6] & ( !\d1|Add0~105_sumout  & ( (!\d1|bit_counter~0_combout ) # ((\d1|state.sending~DUPLICATE_q  & ((\d1|LessThan0~5_combout ) # (\d1|bit_counter [31])))) ) ) )

	.dataa(!\d1|bit_counter [31]),
	.datab(!\d1|bit_counter~0_combout ),
	.datac(!\d1|LessThan0~5_combout ),
	.datad(!\d1|state.sending~DUPLICATE_q ),
	.datae(!\d1|bit_counter [6]),
	.dataf(!\d1|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector25~0 .extended_lut = "off";
defparam \d1|Selector25~0 .lut_mask = 64'h0000CCDF00A0CCFF;
defparam \d1|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N1
dffeas \d1|bit_counter[6] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[6] .is_wysiwyg = "true";
defparam \d1|bit_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N21
cyclonev_lcell_comb \d1|Add0~109 (
// Equation(s):
// \d1|Add0~109_sumout  = SUM(( \d1|bit_counter [7] ) + ( VCC ) + ( \d1|Add0~106  ))
// \d1|Add0~110  = CARRY(( \d1|bit_counter [7] ) + ( VCC ) + ( \d1|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|bit_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~109_sumout ),
	.cout(\d1|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~109 .extended_lut = "off";
defparam \d1|Add0~109 .lut_mask = 64'h00000000000000FF;
defparam \d1|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N3
cyclonev_lcell_comb \d1|Selector24~0 (
// Equation(s):
// \d1|Selector24~0_combout  = ( \d1|bit_counter [7] & ( \d1|Add0~109_sumout  & ( (!\d1|bit_counter~0_combout ) # (\d1|state.sending~DUPLICATE_q ) ) ) ) # ( !\d1|bit_counter [7] & ( \d1|Add0~109_sumout  & ( (!\d1|bit_counter [31] & 
// (\d1|state.sending~DUPLICATE_q  & !\d1|LessThan0~5_combout )) ) ) ) # ( \d1|bit_counter [7] & ( !\d1|Add0~109_sumout  & ( (!\d1|bit_counter~0_combout ) # ((\d1|state.sending~DUPLICATE_q  & ((\d1|LessThan0~5_combout ) # (\d1|bit_counter [31])))) ) ) )

	.dataa(!\d1|bit_counter [31]),
	.datab(!\d1|bit_counter~0_combout ),
	.datac(!\d1|state.sending~DUPLICATE_q ),
	.datad(!\d1|LessThan0~5_combout ),
	.datae(!\d1|bit_counter [7]),
	.dataf(!\d1|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector24~0 .extended_lut = "off";
defparam \d1|Selector24~0 .lut_mask = 64'h0000CDCF0A00CFCF;
defparam \d1|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N5
dffeas \d1|bit_counter[7] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[7] .is_wysiwyg = "true";
defparam \d1|bit_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N24
cyclonev_lcell_comb \d1|Add0~113 (
// Equation(s):
// \d1|Add0~113_sumout  = SUM(( \d1|bit_counter [8] ) + ( VCC ) + ( \d1|Add0~110  ))
// \d1|Add0~114  = CARRY(( \d1|bit_counter [8] ) + ( VCC ) + ( \d1|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|bit_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~113_sumout ),
	.cout(\d1|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~113 .extended_lut = "off";
defparam \d1|Add0~113 .lut_mask = 64'h00000000000000FF;
defparam \d1|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N36
cyclonev_lcell_comb \d1|Selector23~0 (
// Equation(s):
// \d1|Selector23~0_combout  = ( \d1|bit_counter [8] & ( \d1|Add0~113_sumout  & ( (!\d1|bit_counter~0_combout ) # (\d1|state.sending~DUPLICATE_q ) ) ) ) # ( !\d1|bit_counter [8] & ( \d1|Add0~113_sumout  & ( (!\d1|bit_counter [31] & (!\d1|LessThan0~5_combout  
// & \d1|state.sending~DUPLICATE_q )) ) ) ) # ( \d1|bit_counter [8] & ( !\d1|Add0~113_sumout  & ( (!\d1|bit_counter~0_combout ) # ((\d1|state.sending~DUPLICATE_q  & ((\d1|LessThan0~5_combout ) # (\d1|bit_counter [31])))) ) ) )

	.dataa(!\d1|bit_counter [31]),
	.datab(!\d1|bit_counter~0_combout ),
	.datac(!\d1|LessThan0~5_combout ),
	.datad(!\d1|state.sending~DUPLICATE_q ),
	.datae(!\d1|bit_counter [8]),
	.dataf(!\d1|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector23~0 .extended_lut = "off";
defparam \d1|Selector23~0 .lut_mask = 64'h0000CCDF00A0CCFF;
defparam \d1|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N38
dffeas \d1|bit_counter[8] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[8] .is_wysiwyg = "true";
defparam \d1|bit_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N27
cyclonev_lcell_comb \d1|Add0~117 (
// Equation(s):
// \d1|Add0~117_sumout  = SUM(( \d1|bit_counter [9] ) + ( VCC ) + ( \d1|Add0~114  ))
// \d1|Add0~118  = CARRY(( \d1|bit_counter [9] ) + ( VCC ) + ( \d1|Add0~114  ))

	.dataa(!\d1|bit_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~117_sumout ),
	.cout(\d1|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~117 .extended_lut = "off";
defparam \d1|Add0~117 .lut_mask = 64'h0000000000005555;
defparam \d1|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N39
cyclonev_lcell_comb \d1|Selector22~0 (
// Equation(s):
// \d1|Selector22~0_combout  = ( \d1|bit_counter [9] & ( \d1|Add0~117_sumout  & ( (!\d1|bit_counter~0_combout ) # (\d1|state.sending~DUPLICATE_q ) ) ) ) # ( !\d1|bit_counter [9] & ( \d1|Add0~117_sumout  & ( (!\d1|bit_counter [31] & 
// (\d1|state.sending~DUPLICATE_q  & !\d1|LessThan0~5_combout )) ) ) ) # ( \d1|bit_counter [9] & ( !\d1|Add0~117_sumout  & ( (!\d1|bit_counter~0_combout ) # ((\d1|state.sending~DUPLICATE_q  & ((\d1|LessThan0~5_combout ) # (\d1|bit_counter [31])))) ) ) )

	.dataa(!\d1|bit_counter [31]),
	.datab(!\d1|bit_counter~0_combout ),
	.datac(!\d1|state.sending~DUPLICATE_q ),
	.datad(!\d1|LessThan0~5_combout ),
	.datae(!\d1|bit_counter [9]),
	.dataf(!\d1|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector22~0 .extended_lut = "off";
defparam \d1|Selector22~0 .lut_mask = 64'h0000CDCF0A00CFCF;
defparam \d1|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N41
dffeas \d1|bit_counter[9] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[9] .is_wysiwyg = "true";
defparam \d1|bit_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N30
cyclonev_lcell_comb \d1|Add0~121 (
// Equation(s):
// \d1|Add0~121_sumout  = SUM(( \d1|bit_counter [10] ) + ( VCC ) + ( \d1|Add0~118  ))
// \d1|Add0~122  = CARRY(( \d1|bit_counter [10] ) + ( VCC ) + ( \d1|Add0~118  ))

	.dataa(gnd),
	.datab(!\d1|bit_counter [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~121_sumout ),
	.cout(\d1|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~121 .extended_lut = "off";
defparam \d1|Add0~121 .lut_mask = 64'h0000000000003333;
defparam \d1|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N12
cyclonev_lcell_comb \d1|Selector21~0 (
// Equation(s):
// \d1|Selector21~0_combout  = ( \d1|bit_counter [10] & ( \d1|Add0~121_sumout  & ( (!\d1|bit_counter~0_combout ) # (\d1|state.sending~DUPLICATE_q ) ) ) ) # ( !\d1|bit_counter [10] & ( \d1|Add0~121_sumout  & ( (!\d1|bit_counter [31] & 
// (!\d1|LessThan0~5_combout  & \d1|state.sending~DUPLICATE_q )) ) ) ) # ( \d1|bit_counter [10] & ( !\d1|Add0~121_sumout  & ( (!\d1|bit_counter~0_combout ) # ((\d1|state.sending~DUPLICATE_q  & ((\d1|LessThan0~5_combout ) # (\d1|bit_counter [31])))) ) ) )

	.dataa(!\d1|bit_counter [31]),
	.datab(!\d1|bit_counter~0_combout ),
	.datac(!\d1|LessThan0~5_combout ),
	.datad(!\d1|state.sending~DUPLICATE_q ),
	.datae(!\d1|bit_counter [10]),
	.dataf(!\d1|Add0~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector21~0 .extended_lut = "off";
defparam \d1|Selector21~0 .lut_mask = 64'h0000CCDF00A0CCFF;
defparam \d1|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N14
dffeas \d1|bit_counter[10] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[10] .is_wysiwyg = "true";
defparam \d1|bit_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N33
cyclonev_lcell_comb \d1|Add0~125 (
// Equation(s):
// \d1|Add0~125_sumout  = SUM(( \d1|bit_counter [11] ) + ( VCC ) + ( \d1|Add0~122  ))
// \d1|Add0~126  = CARRY(( \d1|bit_counter [11] ) + ( VCC ) + ( \d1|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|bit_counter [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~125_sumout ),
	.cout(\d1|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~125 .extended_lut = "off";
defparam \d1|Add0~125 .lut_mask = 64'h00000000000000FF;
defparam \d1|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N15
cyclonev_lcell_comb \d1|Selector20~0 (
// Equation(s):
// \d1|Selector20~0_combout  = ( \d1|bit_counter [11] & ( \d1|Add0~125_sumout  & ( (!\d1|bit_counter~0_combout ) # (\d1|state.sending~DUPLICATE_q ) ) ) ) # ( !\d1|bit_counter [11] & ( \d1|Add0~125_sumout  & ( (!\d1|bit_counter [31] & 
// (\d1|state.sending~DUPLICATE_q  & !\d1|LessThan0~5_combout )) ) ) ) # ( \d1|bit_counter [11] & ( !\d1|Add0~125_sumout  & ( (!\d1|bit_counter~0_combout ) # ((\d1|state.sending~DUPLICATE_q  & ((\d1|LessThan0~5_combout ) # (\d1|bit_counter [31])))) ) ) )

	.dataa(!\d1|bit_counter [31]),
	.datab(!\d1|bit_counter~0_combout ),
	.datac(!\d1|state.sending~DUPLICATE_q ),
	.datad(!\d1|LessThan0~5_combout ),
	.datae(!\d1|bit_counter [11]),
	.dataf(!\d1|Add0~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector20~0 .extended_lut = "off";
defparam \d1|Selector20~0 .lut_mask = 64'h0000CDCF0A00CFCF;
defparam \d1|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N17
dffeas \d1|bit_counter[11] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[11] .is_wysiwyg = "true";
defparam \d1|bit_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N36
cyclonev_lcell_comb \d1|Add0~65 (
// Equation(s):
// \d1|Add0~65_sumout  = SUM(( \d1|bit_counter [12] ) + ( VCC ) + ( \d1|Add0~126  ))
// \d1|Add0~66  = CARRY(( \d1|bit_counter [12] ) + ( VCC ) + ( \d1|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|bit_counter [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~65_sumout ),
	.cout(\d1|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~65 .extended_lut = "off";
defparam \d1|Add0~65 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N30
cyclonev_lcell_comb \d1|Selector19~0 (
// Equation(s):
// \d1|Selector19~0_combout  = ( \d1|bit_counter [12] & ( \d1|LessThan0~5_combout  & ( (!\d1|bit_counter~0_combout ) # (\d1|state.sending~DUPLICATE_q ) ) ) ) # ( \d1|bit_counter [12] & ( !\d1|LessThan0~5_combout  & ( (!\d1|bit_counter~0_combout ) # 
// ((\d1|state.sending~DUPLICATE_q  & ((\d1|Add0~65_sumout ) # (\d1|bit_counter [31])))) ) ) ) # ( !\d1|bit_counter [12] & ( !\d1|LessThan0~5_combout  & ( (!\d1|bit_counter [31] & (\d1|Add0~65_sumout  & \d1|state.sending~DUPLICATE_q )) ) ) )

	.dataa(!\d1|bit_counter [31]),
	.datab(!\d1|bit_counter~0_combout ),
	.datac(!\d1|Add0~65_sumout ),
	.datad(!\d1|state.sending~DUPLICATE_q ),
	.datae(!\d1|bit_counter [12]),
	.dataf(!\d1|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector19~0 .extended_lut = "off";
defparam \d1|Selector19~0 .lut_mask = 64'h000ACCDF0000CCFF;
defparam \d1|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N32
dffeas \d1|bit_counter[12] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[12] .is_wysiwyg = "true";
defparam \d1|bit_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N39
cyclonev_lcell_comb \d1|Add0~69 (
// Equation(s):
// \d1|Add0~69_sumout  = SUM(( \d1|bit_counter [13] ) + ( VCC ) + ( \d1|Add0~66  ))
// \d1|Add0~70  = CARRY(( \d1|bit_counter [13] ) + ( VCC ) + ( \d1|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|bit_counter [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~69_sumout ),
	.cout(\d1|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~69 .extended_lut = "off";
defparam \d1|Add0~69 .lut_mask = 64'h00000000000000FF;
defparam \d1|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N9
cyclonev_lcell_comb \d1|Selector18~0 (
// Equation(s):
// \d1|Selector18~0_combout  = ( \d1|bit_counter [13] & ( \d1|LessThan0~5_combout  & ( (!\d1|bit_counter~0_combout ) # (\d1|state.sending~DUPLICATE_q ) ) ) ) # ( \d1|bit_counter [13] & ( !\d1|LessThan0~5_combout  & ( (!\d1|bit_counter~0_combout ) # 
// ((\d1|state.sending~DUPLICATE_q  & ((\d1|bit_counter [31]) # (\d1|Add0~69_sumout )))) ) ) ) # ( !\d1|bit_counter [13] & ( !\d1|LessThan0~5_combout  & ( (\d1|Add0~69_sumout  & (\d1|state.sending~DUPLICATE_q  & !\d1|bit_counter [31])) ) ) )

	.dataa(!\d1|Add0~69_sumout ),
	.datab(!\d1|state.sending~DUPLICATE_q ),
	.datac(!\d1|bit_counter~0_combout ),
	.datad(!\d1|bit_counter [31]),
	.datae(!\d1|bit_counter [13]),
	.dataf(!\d1|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector18~0 .extended_lut = "off";
defparam \d1|Selector18~0 .lut_mask = 64'h1100F1F30000F3F3;
defparam \d1|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N11
dffeas \d1|bit_counter[13] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[13] .is_wysiwyg = "true";
defparam \d1|bit_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N42
cyclonev_lcell_comb \d1|Add0~73 (
// Equation(s):
// \d1|Add0~73_sumout  = SUM(( \d1|bit_counter [14] ) + ( VCC ) + ( \d1|Add0~70  ))
// \d1|Add0~74  = CARRY(( \d1|bit_counter [14] ) + ( VCC ) + ( \d1|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|bit_counter [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~73_sumout ),
	.cout(\d1|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~73 .extended_lut = "off";
defparam \d1|Add0~73 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N45
cyclonev_lcell_comb \d1|Selector17~0 (
// Equation(s):
// \d1|Selector17~0_combout  = ( \d1|bit_counter [14] & ( \d1|Add0~73_sumout  & ( (!\d1|bit_counter~0_combout ) # (\d1|state.sending~DUPLICATE_q ) ) ) ) # ( !\d1|bit_counter [14] & ( \d1|Add0~73_sumout  & ( (!\d1|bit_counter [31] & 
// (\d1|state.sending~DUPLICATE_q  & !\d1|LessThan0~5_combout )) ) ) ) # ( \d1|bit_counter [14] & ( !\d1|Add0~73_sumout  & ( (!\d1|bit_counter~0_combout ) # ((\d1|state.sending~DUPLICATE_q  & ((\d1|LessThan0~5_combout ) # (\d1|bit_counter [31])))) ) ) )

	.dataa(!\d1|bit_counter [31]),
	.datab(!\d1|bit_counter~0_combout ),
	.datac(!\d1|state.sending~DUPLICATE_q ),
	.datad(!\d1|LessThan0~5_combout ),
	.datae(!\d1|bit_counter [14]),
	.dataf(!\d1|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector17~0 .extended_lut = "off";
defparam \d1|Selector17~0 .lut_mask = 64'h0000CDCF0A00CFCF;
defparam \d1|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N47
dffeas \d1|bit_counter[14] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[14] .is_wysiwyg = "true";
defparam \d1|bit_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N45
cyclonev_lcell_comb \d1|Add0~77 (
// Equation(s):
// \d1|Add0~77_sumout  = SUM(( \d1|bit_counter [15] ) + ( VCC ) + ( \d1|Add0~74  ))
// \d1|Add0~78  = CARRY(( \d1|bit_counter [15] ) + ( VCC ) + ( \d1|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|bit_counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~77_sumout ),
	.cout(\d1|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~77 .extended_lut = "off";
defparam \d1|Add0~77 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N48
cyclonev_lcell_comb \d1|Selector16~0 (
// Equation(s):
// \d1|Selector16~0_combout  = ( \d1|bit_counter [15] & ( \d1|Add0~77_sumout  & ( (!\d1|bit_counter~0_combout ) # (\d1|state.sending~DUPLICATE_q ) ) ) ) # ( !\d1|bit_counter [15] & ( \d1|Add0~77_sumout  & ( (!\d1|bit_counter [31] & (!\d1|LessThan0~5_combout  
// & \d1|state.sending~DUPLICATE_q )) ) ) ) # ( \d1|bit_counter [15] & ( !\d1|Add0~77_sumout  & ( (!\d1|bit_counter~0_combout ) # ((\d1|state.sending~DUPLICATE_q  & ((\d1|LessThan0~5_combout ) # (\d1|bit_counter [31])))) ) ) )

	.dataa(!\d1|bit_counter [31]),
	.datab(!\d1|bit_counter~0_combout ),
	.datac(!\d1|LessThan0~5_combout ),
	.datad(!\d1|state.sending~DUPLICATE_q ),
	.datae(!\d1|bit_counter [15]),
	.dataf(!\d1|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector16~0 .extended_lut = "off";
defparam \d1|Selector16~0 .lut_mask = 64'h0000CCDF00A0CCFF;
defparam \d1|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N50
dffeas \d1|bit_counter[15] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[15] .is_wysiwyg = "true";
defparam \d1|bit_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N48
cyclonev_lcell_comb \d1|Add0~81 (
// Equation(s):
// \d1|Add0~81_sumout  = SUM(( \d1|bit_counter [16] ) + ( VCC ) + ( \d1|Add0~78  ))
// \d1|Add0~82  = CARRY(( \d1|bit_counter [16] ) + ( VCC ) + ( \d1|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|bit_counter [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~81_sumout ),
	.cout(\d1|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~81 .extended_lut = "off";
defparam \d1|Add0~81 .lut_mask = 64'h00000000000000FF;
defparam \d1|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N42
cyclonev_lcell_comb \d1|Selector15~0 (
// Equation(s):
// \d1|Selector15~0_combout  = ( \d1|bit_counter [16] & ( \d1|Add0~81_sumout  & ( (!\d1|bit_counter~0_combout ) # (\d1|state.sending~DUPLICATE_q ) ) ) ) # ( !\d1|bit_counter [16] & ( \d1|Add0~81_sumout  & ( (!\d1|bit_counter [31] & (!\d1|LessThan0~5_combout  
// & \d1|state.sending~DUPLICATE_q )) ) ) ) # ( \d1|bit_counter [16] & ( !\d1|Add0~81_sumout  & ( (!\d1|bit_counter~0_combout ) # ((\d1|state.sending~DUPLICATE_q  & ((\d1|LessThan0~5_combout ) # (\d1|bit_counter [31])))) ) ) )

	.dataa(!\d1|bit_counter [31]),
	.datab(!\d1|bit_counter~0_combout ),
	.datac(!\d1|LessThan0~5_combout ),
	.datad(!\d1|state.sending~DUPLICATE_q ),
	.datae(!\d1|bit_counter [16]),
	.dataf(!\d1|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector15~0 .extended_lut = "off";
defparam \d1|Selector15~0 .lut_mask = 64'h0000CCDF00A0CCFF;
defparam \d1|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N43
dffeas \d1|bit_counter[16] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[16] .is_wysiwyg = "true";
defparam \d1|bit_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N51
cyclonev_lcell_comb \d1|Add0~85 (
// Equation(s):
// \d1|Add0~85_sumout  = SUM(( \d1|bit_counter [17] ) + ( VCC ) + ( \d1|Add0~82  ))
// \d1|Add0~86  = CARRY(( \d1|bit_counter [17] ) + ( VCC ) + ( \d1|Add0~82  ))

	.dataa(!\d1|bit_counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~85_sumout ),
	.cout(\d1|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~85 .extended_lut = "off";
defparam \d1|Add0~85 .lut_mask = 64'h0000000000005555;
defparam \d1|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N51
cyclonev_lcell_comb \d1|Selector14~0 (
// Equation(s):
// \d1|Selector14~0_combout  = ( \d1|bit_counter [17] & ( \d1|Add0~85_sumout  & ( (!\d1|bit_counter~0_combout ) # (\d1|state.sending~DUPLICATE_q ) ) ) ) # ( !\d1|bit_counter [17] & ( \d1|Add0~85_sumout  & ( (!\d1|bit_counter [31] & 
// (\d1|state.sending~DUPLICATE_q  & !\d1|LessThan0~5_combout )) ) ) ) # ( \d1|bit_counter [17] & ( !\d1|Add0~85_sumout  & ( (!\d1|bit_counter~0_combout ) # ((\d1|state.sending~DUPLICATE_q  & ((\d1|LessThan0~5_combout ) # (\d1|bit_counter [31])))) ) ) )

	.dataa(!\d1|bit_counter [31]),
	.datab(!\d1|bit_counter~0_combout ),
	.datac(!\d1|state.sending~DUPLICATE_q ),
	.datad(!\d1|LessThan0~5_combout ),
	.datae(!\d1|bit_counter [17]),
	.dataf(!\d1|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector14~0 .extended_lut = "off";
defparam \d1|Selector14~0 .lut_mask = 64'h0000CDCF0A00CFCF;
defparam \d1|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N53
dffeas \d1|bit_counter[17] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[17] .is_wysiwyg = "true";
defparam \d1|bit_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N54
cyclonev_lcell_comb \d1|Add0~41 (
// Equation(s):
// \d1|Add0~41_sumout  = SUM(( \d1|bit_counter[18]~DUPLICATE_q  ) + ( VCC ) + ( \d1|Add0~86  ))
// \d1|Add0~42  = CARRY(( \d1|bit_counter[18]~DUPLICATE_q  ) + ( VCC ) + ( \d1|Add0~86  ))

	.dataa(gnd),
	.datab(!\d1|bit_counter[18]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~41_sumout ),
	.cout(\d1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~41 .extended_lut = "off";
defparam \d1|Add0~41 .lut_mask = 64'h0000000000003333;
defparam \d1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N35
dffeas \d1|bit_counter[18] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[18] .is_wysiwyg = "true";
defparam \d1|bit_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N33
cyclonev_lcell_comb \d1|Selector13~0 (
// Equation(s):
// \d1|Selector13~0_combout  = ( \d1|bit_counter [18] & ( \d1|state.sending~DUPLICATE_q  & ( (((!\d1|bit_counter~0_combout ) # (\d1|LessThan0~5_combout )) # (\d1|Add0~41_sumout )) # (\d1|bit_counter [31]) ) ) ) # ( !\d1|bit_counter [18] & ( 
// \d1|state.sending~DUPLICATE_q  & ( (!\d1|bit_counter [31] & (\d1|Add0~41_sumout  & !\d1|LessThan0~5_combout )) ) ) ) # ( \d1|bit_counter [18] & ( !\d1|state.sending~DUPLICATE_q  & ( !\d1|bit_counter~0_combout  ) ) )

	.dataa(!\d1|bit_counter [31]),
	.datab(!\d1|Add0~41_sumout ),
	.datac(!\d1|LessThan0~5_combout ),
	.datad(!\d1|bit_counter~0_combout ),
	.datae(!\d1|bit_counter [18]),
	.dataf(!\d1|state.sending~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector13~0 .extended_lut = "off";
defparam \d1|Selector13~0 .lut_mask = 64'h0000FF002020FF7F;
defparam \d1|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N34
dffeas \d1|bit_counter[18]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[18]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|bit_counter[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N57
cyclonev_lcell_comb \d1|Add0~45 (
// Equation(s):
// \d1|Add0~45_sumout  = SUM(( \d1|bit_counter [19] ) + ( VCC ) + ( \d1|Add0~42  ))
// \d1|Add0~46  = CARRY(( \d1|bit_counter [19] ) + ( VCC ) + ( \d1|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|bit_counter [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~45_sumout ),
	.cout(\d1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~45 .extended_lut = "off";
defparam \d1|Add0~45 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N9
cyclonev_lcell_comb \d1|Selector12~0 (
// Equation(s):
// \d1|Selector12~0_combout  = ( \d1|bit_counter [19] & ( \d1|state.sending~DUPLICATE_q  & ( (((!\d1|bit_counter~0_combout ) # (\d1|LessThan0~5_combout )) # (\d1|Add0~45_sumout )) # (\d1|bit_counter [31]) ) ) ) # ( !\d1|bit_counter [19] & ( 
// \d1|state.sending~DUPLICATE_q  & ( (!\d1|bit_counter [31] & (\d1|Add0~45_sumout  & !\d1|LessThan0~5_combout )) ) ) ) # ( \d1|bit_counter [19] & ( !\d1|state.sending~DUPLICATE_q  & ( !\d1|bit_counter~0_combout  ) ) )

	.dataa(!\d1|bit_counter [31]),
	.datab(!\d1|Add0~45_sumout ),
	.datac(!\d1|LessThan0~5_combout ),
	.datad(!\d1|bit_counter~0_combout ),
	.datae(!\d1|bit_counter [19]),
	.dataf(!\d1|state.sending~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector12~0 .extended_lut = "off";
defparam \d1|Selector12~0 .lut_mask = 64'h0000FF002020FF7F;
defparam \d1|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N10
dffeas \d1|bit_counter[19] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[19] .is_wysiwyg = "true";
defparam \d1|bit_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N0
cyclonev_lcell_comb \d1|Add0~49 (
// Equation(s):
// \d1|Add0~49_sumout  = SUM(( \d1|bit_counter [20] ) + ( VCC ) + ( \d1|Add0~46  ))
// \d1|Add0~50  = CARRY(( \d1|bit_counter [20] ) + ( VCC ) + ( \d1|Add0~46  ))

	.dataa(gnd),
	.datab(!\d1|bit_counter [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~49_sumout ),
	.cout(\d1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~49 .extended_lut = "off";
defparam \d1|Add0~49 .lut_mask = 64'h0000000000003333;
defparam \d1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N12
cyclonev_lcell_comb \d1|Selector11~0 (
// Equation(s):
// \d1|Selector11~0_combout  = ( \d1|bit_counter [20] & ( \d1|Add0~49_sumout  & ( (!\d1|bit_counter[3]~1_combout ) # (\d1|Selector0~0_combout ) ) ) ) # ( !\d1|bit_counter [20] & ( \d1|Add0~49_sumout  & ( \d1|Selector0~0_combout  ) ) ) # ( \d1|bit_counter 
// [20] & ( !\d1|Add0~49_sumout  & ( !\d1|bit_counter[3]~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\d1|bit_counter[3]~1_combout ),
	.datac(!\d1|Selector0~0_combout ),
	.datad(gnd),
	.datae(!\d1|bit_counter [20]),
	.dataf(!\d1|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector11~0 .extended_lut = "off";
defparam \d1|Selector11~0 .lut_mask = 64'h0000CCCC0F0FCFCF;
defparam \d1|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N13
dffeas \d1|bit_counter[20] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[20] .is_wysiwyg = "true";
defparam \d1|bit_counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N3
cyclonev_lcell_comb \d1|Add0~53 (
// Equation(s):
// \d1|Add0~53_sumout  = SUM(( \d1|bit_counter[21]~DUPLICATE_q  ) + ( VCC ) + ( \d1|Add0~50  ))
// \d1|Add0~54  = CARRY(( \d1|bit_counter[21]~DUPLICATE_q  ) + ( VCC ) + ( \d1|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|bit_counter[21]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~53_sumout ),
	.cout(\d1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~53 .extended_lut = "off";
defparam \d1|Add0~53 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N22
dffeas \d1|bit_counter[21] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[21] .is_wysiwyg = "true";
defparam \d1|bit_counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N21
cyclonev_lcell_comb \d1|Selector10~0 (
// Equation(s):
// \d1|Selector10~0_combout  = ( \d1|bit_counter [21] & ( \d1|Selector0~0_combout  & ( (!\d1|bit_counter[3]~1_combout ) # (\d1|Add0~53_sumout ) ) ) ) # ( !\d1|bit_counter [21] & ( \d1|Selector0~0_combout  & ( \d1|Add0~53_sumout  ) ) ) # ( \d1|bit_counter 
// [21] & ( !\d1|Selector0~0_combout  & ( !\d1|bit_counter[3]~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\d1|bit_counter[3]~1_combout ),
	.datac(!\d1|Add0~53_sumout ),
	.datad(gnd),
	.datae(!\d1|bit_counter [21]),
	.dataf(!\d1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector10~0 .extended_lut = "off";
defparam \d1|Selector10~0 .lut_mask = 64'h0000CCCC0F0FCFCF;
defparam \d1|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N23
dffeas \d1|bit_counter[21]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[21]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|bit_counter[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N6
cyclonev_lcell_comb \d1|Add0~57 (
// Equation(s):
// \d1|Add0~57_sumout  = SUM(( \d1|bit_counter [22] ) + ( VCC ) + ( \d1|Add0~54  ))
// \d1|Add0~58  = CARRY(( \d1|bit_counter [22] ) + ( VCC ) + ( \d1|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|bit_counter [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~57_sumout ),
	.cout(\d1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~57 .extended_lut = "off";
defparam \d1|Add0~57 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N54
cyclonev_lcell_comb \d1|Selector9~0 (
// Equation(s):
// \d1|Selector9~0_combout  = ( \d1|Selector0~0_combout  & ( ((!\d1|bit_counter[3]~1_combout  & \d1|bit_counter [22])) # (\d1|Add0~57_sumout ) ) ) # ( !\d1|Selector0~0_combout  & ( (!\d1|bit_counter[3]~1_combout  & \d1|bit_counter [22]) ) )

	.dataa(gnd),
	.datab(!\d1|bit_counter[3]~1_combout ),
	.datac(!\d1|Add0~57_sumout ),
	.datad(!\d1|bit_counter [22]),
	.datae(gnd),
	.dataf(!\d1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector9~0 .extended_lut = "off";
defparam \d1|Selector9~0 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \d1|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N55
dffeas \d1|bit_counter[22] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[22] .is_wysiwyg = "true";
defparam \d1|bit_counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N9
cyclonev_lcell_comb \d1|Add0~61 (
// Equation(s):
// \d1|Add0~61_sumout  = SUM(( \d1|bit_counter [23] ) + ( VCC ) + ( \d1|Add0~58  ))
// \d1|Add0~62  = CARRY(( \d1|bit_counter [23] ) + ( VCC ) + ( \d1|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|bit_counter [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~61_sumout ),
	.cout(\d1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~61 .extended_lut = "off";
defparam \d1|Add0~61 .lut_mask = 64'h00000000000000FF;
defparam \d1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N57
cyclonev_lcell_comb \d1|Selector8~0 (
// Equation(s):
// \d1|Selector8~0_combout  = ( \d1|Selector0~0_combout  & ( ((!\d1|bit_counter[3]~1_combout  & \d1|bit_counter [23])) # (\d1|Add0~61_sumout ) ) ) # ( !\d1|Selector0~0_combout  & ( (!\d1|bit_counter[3]~1_combout  & \d1|bit_counter [23]) ) )

	.dataa(!\d1|Add0~61_sumout ),
	.datab(!\d1|bit_counter[3]~1_combout ),
	.datac(gnd),
	.datad(!\d1|bit_counter [23]),
	.datae(gnd),
	.dataf(!\d1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector8~0 .extended_lut = "off";
defparam \d1|Selector8~0 .lut_mask = 64'h00CC00CC55DD55DD;
defparam \d1|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N59
dffeas \d1|bit_counter[23] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[23] .is_wysiwyg = "true";
defparam \d1|bit_counter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N12
cyclonev_lcell_comb \d1|Add0~17 (
// Equation(s):
// \d1|Add0~17_sumout  = SUM(( \d1|bit_counter [24] ) + ( VCC ) + ( \d1|Add0~62  ))
// \d1|Add0~18  = CARRY(( \d1|bit_counter [24] ) + ( VCC ) + ( \d1|Add0~62  ))

	.dataa(gnd),
	.datab(!\d1|bit_counter [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~17_sumout ),
	.cout(\d1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~17 .extended_lut = "off";
defparam \d1|Add0~17 .lut_mask = 64'h0000000000003333;
defparam \d1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N39
cyclonev_lcell_comb \d1|Selector7~0 (
// Equation(s):
// \d1|Selector7~0_combout  = ( \d1|Selector0~0_combout  & ( ((!\d1|bit_counter[3]~1_combout  & \d1|bit_counter [24])) # (\d1|Add0~17_sumout ) ) ) # ( !\d1|Selector0~0_combout  & ( (!\d1|bit_counter[3]~1_combout  & \d1|bit_counter [24]) ) )

	.dataa(gnd),
	.datab(!\d1|bit_counter[3]~1_combout ),
	.datac(!\d1|Add0~17_sumout ),
	.datad(!\d1|bit_counter [24]),
	.datae(gnd),
	.dataf(!\d1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector7~0 .extended_lut = "off";
defparam \d1|Selector7~0 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \d1|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N41
dffeas \d1|bit_counter[24] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[24] .is_wysiwyg = "true";
defparam \d1|bit_counter[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N15
cyclonev_lcell_comb \d1|Add0~21 (
// Equation(s):
// \d1|Add0~21_sumout  = SUM(( \d1|bit_counter [25] ) + ( VCC ) + ( \d1|Add0~18  ))
// \d1|Add0~22  = CARRY(( \d1|bit_counter [25] ) + ( VCC ) + ( \d1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|bit_counter [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~21_sumout ),
	.cout(\d1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~21 .extended_lut = "off";
defparam \d1|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N42
cyclonev_lcell_comb \d1|Selector6~0 (
// Equation(s):
// \d1|Selector6~0_combout  = ( \d1|Add0~21_sumout  & ( ((!\d1|bit_counter[3]~1_combout  & \d1|bit_counter [25])) # (\d1|Selector0~0_combout ) ) ) # ( !\d1|Add0~21_sumout  & ( (!\d1|bit_counter[3]~1_combout  & \d1|bit_counter [25]) ) )

	.dataa(!\d1|Selector0~0_combout ),
	.datab(!\d1|bit_counter[3]~1_combout ),
	.datac(gnd),
	.datad(!\d1|bit_counter [25]),
	.datae(gnd),
	.dataf(!\d1|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector6~0 .extended_lut = "off";
defparam \d1|Selector6~0 .lut_mask = 64'h00CC00CC55DD55DD;
defparam \d1|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N44
dffeas \d1|bit_counter[25] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[25] .is_wysiwyg = "true";
defparam \d1|bit_counter[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N18
cyclonev_lcell_comb \d1|Add0~25 (
// Equation(s):
// \d1|Add0~25_sumout  = SUM(( \d1|bit_counter [26] ) + ( VCC ) + ( \d1|Add0~22  ))
// \d1|Add0~26  = CARRY(( \d1|bit_counter [26] ) + ( VCC ) + ( \d1|Add0~22  ))

	.dataa(gnd),
	.datab(!\d1|bit_counter [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~25_sumout ),
	.cout(\d1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~25 .extended_lut = "off";
defparam \d1|Add0~25 .lut_mask = 64'h0000000000003333;
defparam \d1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N45
cyclonev_lcell_comb \d1|Selector5~0 (
// Equation(s):
// \d1|Selector5~0_combout  = ( \d1|Selector0~0_combout  & ( ((!\d1|bit_counter[3]~1_combout  & \d1|bit_counter [26])) # (\d1|Add0~25_sumout ) ) ) # ( !\d1|Selector0~0_combout  & ( (!\d1|bit_counter[3]~1_combout  & \d1|bit_counter [26]) ) )

	.dataa(gnd),
	.datab(!\d1|bit_counter[3]~1_combout ),
	.datac(!\d1|Add0~25_sumout ),
	.datad(!\d1|bit_counter [26]),
	.datae(gnd),
	.dataf(!\d1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector5~0 .extended_lut = "off";
defparam \d1|Selector5~0 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \d1|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N47
dffeas \d1|bit_counter[26] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[26] .is_wysiwyg = "true";
defparam \d1|bit_counter[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N21
cyclonev_lcell_comb \d1|Add0~29 (
// Equation(s):
// \d1|Add0~29_sumout  = SUM(( \d1|bit_counter [27] ) + ( VCC ) + ( \d1|Add0~26  ))
// \d1|Add0~30  = CARRY(( \d1|bit_counter [27] ) + ( VCC ) + ( \d1|Add0~26  ))

	.dataa(!\d1|bit_counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~29_sumout ),
	.cout(\d1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~29 .extended_lut = "off";
defparam \d1|Add0~29 .lut_mask = 64'h0000000000005555;
defparam \d1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N48
cyclonev_lcell_comb \d1|Selector4~0 (
// Equation(s):
// \d1|Selector4~0_combout  = ( \d1|Selector0~0_combout  & ( ((!\d1|bit_counter[3]~1_combout  & \d1|bit_counter [27])) # (\d1|Add0~29_sumout ) ) ) # ( !\d1|Selector0~0_combout  & ( (!\d1|bit_counter[3]~1_combout  & \d1|bit_counter [27]) ) )

	.dataa(gnd),
	.datab(!\d1|bit_counter[3]~1_combout ),
	.datac(!\d1|Add0~29_sumout ),
	.datad(!\d1|bit_counter [27]),
	.datae(gnd),
	.dataf(!\d1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector4~0 .extended_lut = "off";
defparam \d1|Selector4~0 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \d1|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N50
dffeas \d1|bit_counter[27] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[27] .is_wysiwyg = "true";
defparam \d1|bit_counter[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N24
cyclonev_lcell_comb \d1|Add0~33 (
// Equation(s):
// \d1|Add0~33_sumout  = SUM(( \d1|bit_counter [28] ) + ( VCC ) + ( \d1|Add0~30  ))
// \d1|Add0~34  = CARRY(( \d1|bit_counter [28] ) + ( VCC ) + ( \d1|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|bit_counter [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~33_sumout ),
	.cout(\d1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~33 .extended_lut = "off";
defparam \d1|Add0~33 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N51
cyclonev_lcell_comb \d1|Selector3~0 (
// Equation(s):
// \d1|Selector3~0_combout  = ( \d1|Add0~33_sumout  & ( ((!\d1|bit_counter[3]~1_combout  & \d1|bit_counter [28])) # (\d1|Selector0~0_combout ) ) ) # ( !\d1|Add0~33_sumout  & ( (!\d1|bit_counter[3]~1_combout  & \d1|bit_counter [28]) ) )

	.dataa(gnd),
	.datab(!\d1|bit_counter[3]~1_combout ),
	.datac(!\d1|Selector0~0_combout ),
	.datad(!\d1|bit_counter [28]),
	.datae(gnd),
	.dataf(!\d1|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector3~0 .extended_lut = "off";
defparam \d1|Selector3~0 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \d1|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N53
dffeas \d1|bit_counter[28] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[28] .is_wysiwyg = "true";
defparam \d1|bit_counter[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N27
cyclonev_lcell_comb \d1|Add0~37 (
// Equation(s):
// \d1|Add0~37_sumout  = SUM(( \d1|bit_counter [29] ) + ( VCC ) + ( \d1|Add0~34  ))
// \d1|Add0~38  = CARRY(( \d1|bit_counter [29] ) + ( VCC ) + ( \d1|Add0~34  ))

	.dataa(!\d1|bit_counter [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~37_sumout ),
	.cout(\d1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~37 .extended_lut = "off";
defparam \d1|Add0~37 .lut_mask = 64'h0000000000005555;
defparam \d1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N36
cyclonev_lcell_comb \d1|Selector2~0 (
// Equation(s):
// \d1|Selector2~0_combout  = ( \d1|Selector0~0_combout  & ( ((!\d1|bit_counter[3]~1_combout  & \d1|bit_counter [29])) # (\d1|Add0~37_sumout ) ) ) # ( !\d1|Selector0~0_combout  & ( (!\d1|bit_counter[3]~1_combout  & \d1|bit_counter [29]) ) )

	.dataa(gnd),
	.datab(!\d1|bit_counter[3]~1_combout ),
	.datac(!\d1|Add0~37_sumout ),
	.datad(!\d1|bit_counter [29]),
	.datae(gnd),
	.dataf(!\d1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector2~0 .extended_lut = "off";
defparam \d1|Selector2~0 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \d1|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N38
dffeas \d1|bit_counter[29] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[29] .is_wysiwyg = "true";
defparam \d1|bit_counter[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N30
cyclonev_lcell_comb \d1|Add0~13 (
// Equation(s):
// \d1|Add0~13_sumout  = SUM(( \d1|bit_counter [30] ) + ( VCC ) + ( \d1|Add0~38  ))
// \d1|Add0~14  = CARRY(( \d1|bit_counter [30] ) + ( VCC ) + ( \d1|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|bit_counter [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~13_sumout ),
	.cout(\d1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~13 .extended_lut = "off";
defparam \d1|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N30
cyclonev_lcell_comb \d1|Selector1~0 (
// Equation(s):
// \d1|Selector1~0_combout  = ( \d1|bit_counter [30] & ( \d1|Selector0~0_combout  & ( (!\d1|bit_counter[3]~1_combout ) # (\d1|Add0~13_sumout ) ) ) ) # ( !\d1|bit_counter [30] & ( \d1|Selector0~0_combout  & ( \d1|Add0~13_sumout  ) ) ) # ( \d1|bit_counter [30] 
// & ( !\d1|Selector0~0_combout  & ( !\d1|bit_counter[3]~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\d1|bit_counter[3]~1_combout ),
	.datac(!\d1|Add0~13_sumout ),
	.datad(gnd),
	.datae(!\d1|bit_counter [30]),
	.dataf(!\d1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector1~0 .extended_lut = "off";
defparam \d1|Selector1~0 .lut_mask = 64'h0000CCCC0F0FCFCF;
defparam \d1|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N31
dffeas \d1|bit_counter[30] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[30] .is_wysiwyg = "true";
defparam \d1|bit_counter[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N33
cyclonev_lcell_comb \d1|Add0~9 (
// Equation(s):
// \d1|Add0~9_sumout  = SUM(( \d1|bit_counter [31] ) + ( VCC ) + ( \d1|Add0~14  ))

	.dataa(!\d1|bit_counter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~9 .extended_lut = "off";
defparam \d1|Add0~9 .lut_mask = 64'h0000000000005555;
defparam \d1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N12
cyclonev_lcell_comb \d1|Selector0~1 (
// Equation(s):
// \d1|Selector0~1_combout  = ( \d1|bit_counter [31] & ( \d1|Selector0~0_combout  & ( ((!\d1|bit_counter~0_combout ) # (\d1|Add0~9_sumout )) # (\d1|state.sending~DUPLICATE_q ) ) ) ) # ( !\d1|bit_counter [31] & ( \d1|Selector0~0_combout  & ( \d1|Add0~9_sumout 
//  ) ) ) # ( \d1|bit_counter [31] & ( !\d1|Selector0~0_combout  & ( (!\d1|bit_counter~0_combout ) # (\d1|state.sending~DUPLICATE_q ) ) ) )

	.dataa(!\d1|state.sending~DUPLICATE_q ),
	.datab(!\d1|bit_counter~0_combout ),
	.datac(!\d1|Add0~9_sumout ),
	.datad(gnd),
	.datae(!\d1|bit_counter [31]),
	.dataf(!\d1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector0~1 .extended_lut = "off";
defparam \d1|Selector0~1 .lut_mask = 64'h0000DDDD0F0FDFDF;
defparam \d1|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N13
dffeas \d1|bit_counter[31] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[31] .is_wysiwyg = "true";
defparam \d1|bit_counter[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N27
cyclonev_lcell_comb \d1|bit_counter[3]~1 (
// Equation(s):
// \d1|bit_counter[3]~1_combout  = (\d1|bit_counter~0_combout  & ((!\d1|state.sending~DUPLICATE_q ) # ((!\d1|bit_counter [31] & !\d1|LessThan0~5_combout ))))

	.dataa(!\d1|state.sending~DUPLICATE_q ),
	.datab(!\d1|bit_counter [31]),
	.datac(!\d1|bit_counter~0_combout ),
	.datad(!\d1|LessThan0~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|bit_counter[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|bit_counter[3]~1 .extended_lut = "off";
defparam \d1|bit_counter[3]~1 .lut_mask = 64'h0E0A0E0A0E0A0E0A;
defparam \d1|bit_counter[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N49
dffeas \d1|bit_counter[3]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|bit_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|bit_counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N48
cyclonev_lcell_comb \d1|Selector28~0 (
// Equation(s):
// \d1|Selector28~0_combout  = (!\d1|state.sending~DUPLICATE_q ) # (\d1|Add0~5_sumout )

	.dataa(!\d1|state.sending~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\d1|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector28~0 .extended_lut = "off";
defparam \d1|Selector28~0 .lut_mask = 64'hAFAFAFAFAFAFAFAF;
defparam \d1|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N50
dffeas \d1|bit_counter[3] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|bit_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[3] .is_wysiwyg = "true";
defparam \d1|bit_counter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N53
dffeas \d1|bit_counter[4] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|bit_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[4] .is_wysiwyg = "true";
defparam \d1|bit_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N24
cyclonev_lcell_comb \d1|LessThan0~3 (
// Equation(s):
// \d1|LessThan0~3_combout  = ( !\d1|bit_counter [5] & ( !\d1|bit_counter [4] & ( (!\d1|bit_counter [3] & (!\d1|bit_counter [2] & (!\d1|bit_counter [0] & !\d1|bit_counter [1]))) ) ) )

	.dataa(!\d1|bit_counter [3]),
	.datab(!\d1|bit_counter [2]),
	.datac(!\d1|bit_counter [0]),
	.datad(!\d1|bit_counter [1]),
	.datae(!\d1|bit_counter [5]),
	.dataf(!\d1|bit_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan0~3 .extended_lut = "off";
defparam \d1|LessThan0~3 .lut_mask = 64'h8000000000000000;
defparam \d1|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N54
cyclonev_lcell_comb \d1|LessThan0~0 (
// Equation(s):
// \d1|LessThan0~0_combout  = ( !\d1|bit_counter [26] & ( !\d1|bit_counter [27] & ( (!\d1|bit_counter [29] & (!\d1|bit_counter [24] & (!\d1|bit_counter [28] & !\d1|bit_counter [25]))) ) ) )

	.dataa(!\d1|bit_counter [29]),
	.datab(!\d1|bit_counter [24]),
	.datac(!\d1|bit_counter [28]),
	.datad(!\d1|bit_counter [25]),
	.datae(!\d1|bit_counter [26]),
	.dataf(!\d1|bit_counter [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan0~0 .extended_lut = "off";
defparam \d1|LessThan0~0 .lut_mask = 64'h8000000000000000;
defparam \d1|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N18
cyclonev_lcell_comb \d1|LessThan0~4 (
// Equation(s):
// \d1|LessThan0~4_combout  = ( !\d1|bit_counter [7] & ( !\d1|bit_counter [11] & ( (!\d1|bit_counter [8] & (!\d1|bit_counter [9] & (!\d1|bit_counter [6] & !\d1|bit_counter [10]))) ) ) )

	.dataa(!\d1|bit_counter [8]),
	.datab(!\d1|bit_counter [9]),
	.datac(!\d1|bit_counter [6]),
	.datad(!\d1|bit_counter [10]),
	.datae(!\d1|bit_counter [7]),
	.dataf(!\d1|bit_counter [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan0~4 .extended_lut = "off";
defparam \d1|LessThan0~4 .lut_mask = 64'h8000000000000000;
defparam \d1|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N56
dffeas \d1|bit_counter[22]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[22]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|bit_counter[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N14
dffeas \d1|bit_counter[20]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[20]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|bit_counter[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N11
dffeas \d1|bit_counter[19]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bit_counter[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bit_counter[19]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|bit_counter[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N0
cyclonev_lcell_comb \d1|LessThan0~1 (
// Equation(s):
// \d1|LessThan0~1_combout  = ( !\d1|bit_counter [23] & ( !\d1|bit_counter[19]~DUPLICATE_q  & ( (!\d1|bit_counter[22]~DUPLICATE_q  & (!\d1|bit_counter [21] & (!\d1|bit_counter [18] & !\d1|bit_counter[20]~DUPLICATE_q ))) ) ) )

	.dataa(!\d1|bit_counter[22]~DUPLICATE_q ),
	.datab(!\d1|bit_counter [21]),
	.datac(!\d1|bit_counter [18]),
	.datad(!\d1|bit_counter[20]~DUPLICATE_q ),
	.datae(!\d1|bit_counter [23]),
	.dataf(!\d1|bit_counter[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan0~1 .extended_lut = "off";
defparam \d1|LessThan0~1 .lut_mask = 64'h8000000000000000;
defparam \d1|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N24
cyclonev_lcell_comb \d1|LessThan0~2 (
// Equation(s):
// \d1|LessThan0~2_combout  = ( !\d1|bit_counter [14] & ( !\d1|bit_counter [12] & ( (!\d1|bit_counter [15] & (!\d1|bit_counter [16] & (!\d1|bit_counter [17] & !\d1|bit_counter [13]))) ) ) )

	.dataa(!\d1|bit_counter [15]),
	.datab(!\d1|bit_counter [16]),
	.datac(!\d1|bit_counter [17]),
	.datad(!\d1|bit_counter [13]),
	.datae(!\d1|bit_counter [14]),
	.dataf(!\d1|bit_counter [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan0~2 .extended_lut = "off";
defparam \d1|LessThan0~2 .lut_mask = 64'h8000000000000000;
defparam \d1|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N54
cyclonev_lcell_comb \d1|LessThan0~5 (
// Equation(s):
// \d1|LessThan0~5_combout  = ( \d1|LessThan0~1_combout  & ( \d1|LessThan0~2_combout  & ( (\d1|LessThan0~3_combout  & (\d1|LessThan0~0_combout  & (\d1|LessThan0~4_combout  & !\d1|bit_counter [30]))) ) ) )

	.dataa(!\d1|LessThan0~3_combout ),
	.datab(!\d1|LessThan0~0_combout ),
	.datac(!\d1|LessThan0~4_combout ),
	.datad(!\d1|bit_counter [30]),
	.datae(!\d1|LessThan0~1_combout ),
	.dataf(!\d1|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan0~5 .extended_lut = "off";
defparam \d1|LessThan0~5 .lut_mask = 64'h0000000000000100;
defparam \d1|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N24
cyclonev_lcell_comb \d1|Selector0~0 (
// Equation(s):
// \d1|Selector0~0_combout  = ( !\d1|bit_counter [31] & ( (\d1|state.sending~DUPLICATE_q  & !\d1|LessThan0~5_combout ) ) )

	.dataa(!\d1|state.sending~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|LessThan0~5_combout ),
	.datae(gnd),
	.dataf(!\d1|bit_counter [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector0~0 .extended_lut = "off";
defparam \d1|Selector0~0 .lut_mask = 64'h5500550000000000;
defparam \d1|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N9
cyclonev_lcell_comb \d1|LessThan3~6 (
// Equation(s):
// \d1|LessThan3~6_combout  = ( !\d1|LessThan3~5_combout  & ( !\d1|delay_low_counter [31] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|delay_low_counter [31]),
	.datae(gnd),
	.dataf(!\d1|LessThan3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan3~6 .extended_lut = "off";
defparam \d1|LessThan3~6 .lut_mask = 64'hFF00FF0000000000;
defparam \d1|LessThan3~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N38
dffeas \d1|index[12]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|index[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|index[12]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|index[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N0
cyclonev_lcell_comb \d1|Add1~1 (
// Equation(s):
// \d1|Add1~1_sumout  = SUM(( \d1|addr[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \d1|Add1~2  = CARRY(( \d1|addr[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|addr[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~1_sumout ),
	.cout(\d1|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~1 .extended_lut = "off";
defparam \d1|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N2
dffeas \d1|addr[0]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|addr[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|addr[0]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|addr[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N3
cyclonev_lcell_comb \d1|Add1~5 (
// Equation(s):
// \d1|Add1~5_sumout  = SUM(( \d1|addr [1] ) + ( GND ) + ( \d1|Add1~2  ))
// \d1|Add1~6  = CARRY(( \d1|addr [1] ) + ( GND ) + ( \d1|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|addr [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~5_sumout ),
	.cout(\d1|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~5 .extended_lut = "off";
defparam \d1|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N5
dffeas \d1|addr[1] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|addr[1] .is_wysiwyg = "true";
defparam \d1|addr[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N6
cyclonev_lcell_comb \d1|Add1~9 (
// Equation(s):
// \d1|Add1~9_sumout  = SUM(( \d1|addr [2] ) + ( GND ) + ( \d1|Add1~6  ))
// \d1|Add1~10  = CARRY(( \d1|addr [2] ) + ( GND ) + ( \d1|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|addr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~9_sumout ),
	.cout(\d1|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~9 .extended_lut = "off";
defparam \d1|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N7
dffeas \d1|addr[2] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|addr[2] .is_wysiwyg = "true";
defparam \d1|addr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N9
cyclonev_lcell_comb \d1|Add1~13 (
// Equation(s):
// \d1|Add1~13_sumout  = SUM(( \d1|addr [3] ) + ( GND ) + ( \d1|Add1~10  ))
// \d1|Add1~14  = CARRY(( \d1|addr [3] ) + ( GND ) + ( \d1|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|addr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~13_sumout ),
	.cout(\d1|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~13 .extended_lut = "off";
defparam \d1|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N11
dffeas \d1|addr[3] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|addr[3] .is_wysiwyg = "true";
defparam \d1|addr[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N12
cyclonev_lcell_comb \d1|Add1~17 (
// Equation(s):
// \d1|Add1~17_sumout  = SUM(( \d1|addr [4] ) + ( GND ) + ( \d1|Add1~14  ))
// \d1|Add1~18  = CARRY(( \d1|addr [4] ) + ( GND ) + ( \d1|Add1~14  ))

	.dataa(gnd),
	.datab(!\d1|addr [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~17_sumout ),
	.cout(\d1|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~17 .extended_lut = "off";
defparam \d1|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \d1|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N14
dffeas \d1|addr[4] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|addr[4] .is_wysiwyg = "true";
defparam \d1|addr[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N15
cyclonev_lcell_comb \d1|Add1~21 (
// Equation(s):
// \d1|Add1~21_sumout  = SUM(( \d1|addr [5] ) + ( GND ) + ( \d1|Add1~18  ))
// \d1|Add1~22  = CARRY(( \d1|addr [5] ) + ( GND ) + ( \d1|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|addr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~21_sumout ),
	.cout(\d1|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~21 .extended_lut = "off";
defparam \d1|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N16
dffeas \d1|addr[5] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|addr[5] .is_wysiwyg = "true";
defparam \d1|addr[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N18
cyclonev_lcell_comb \d1|Add1~25 (
// Equation(s):
// \d1|Add1~25_sumout  = SUM(( \d1|addr [6] ) + ( GND ) + ( \d1|Add1~22  ))
// \d1|Add1~26  = CARRY(( \d1|addr [6] ) + ( GND ) + ( \d1|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|addr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~25_sumout ),
	.cout(\d1|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~25 .extended_lut = "off";
defparam \d1|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N20
dffeas \d1|addr[6] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|addr[6] .is_wysiwyg = "true";
defparam \d1|addr[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N21
cyclonev_lcell_comb \d1|Add1~29 (
// Equation(s):
// \d1|Add1~29_sumout  = SUM(( \d1|addr [7] ) + ( GND ) + ( \d1|Add1~26  ))
// \d1|Add1~30  = CARRY(( \d1|addr [7] ) + ( GND ) + ( \d1|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|addr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~29_sumout ),
	.cout(\d1|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~29 .extended_lut = "off";
defparam \d1|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N22
dffeas \d1|addr[7] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|addr[7] .is_wysiwyg = "true";
defparam \d1|addr[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N24
cyclonev_lcell_comb \d1|Add1~33 (
// Equation(s):
// \d1|Add1~33_sumout  = SUM(( \d1|addr [8] ) + ( GND ) + ( \d1|Add1~30  ))
// \d1|Add1~34  = CARRY(( \d1|addr [8] ) + ( GND ) + ( \d1|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|addr [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~33_sumout ),
	.cout(\d1|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~33 .extended_lut = "off";
defparam \d1|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N26
dffeas \d1|addr[8] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|addr[8] .is_wysiwyg = "true";
defparam \d1|addr[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N27
cyclonev_lcell_comb \d1|Add1~37 (
// Equation(s):
// \d1|Add1~37_sumout  = SUM(( \d1|addr [9] ) + ( GND ) + ( \d1|Add1~34  ))
// \d1|Add1~38  = CARRY(( \d1|addr [9] ) + ( GND ) + ( \d1|Add1~34  ))

	.dataa(!\d1|addr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~37_sumout ),
	.cout(\d1|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~37 .extended_lut = "off";
defparam \d1|Add1~37 .lut_mask = 64'h0000FFFF00005555;
defparam \d1|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N29
dffeas \d1|addr[9] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|addr[9] .is_wysiwyg = "true";
defparam \d1|addr[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N30
cyclonev_lcell_comb \d1|Add1~57 (
// Equation(s):
// \d1|Add1~57_sumout  = SUM(( \d1|index [10] ) + ( GND ) + ( \d1|Add1~38  ))
// \d1|Add1~58  = CARRY(( \d1|index [10] ) + ( GND ) + ( \d1|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|index [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~57_sumout ),
	.cout(\d1|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~57 .extended_lut = "off";
defparam \d1|Add1~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N31
dffeas \d1|index[10] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|index [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|index[10] .is_wysiwyg = "true";
defparam \d1|index[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N33
cyclonev_lcell_comb \d1|Add1~53 (
// Equation(s):
// \d1|Add1~53_sumout  = SUM(( \d1|index [11] ) + ( GND ) + ( \d1|Add1~58  ))
// \d1|Add1~54  = CARRY(( \d1|index [11] ) + ( GND ) + ( \d1|Add1~58  ))

	.dataa(!\d1|index [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~53_sumout ),
	.cout(\d1|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~53 .extended_lut = "off";
defparam \d1|Add1~53 .lut_mask = 64'h0000FFFF00005555;
defparam \d1|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N35
dffeas \d1|index[11] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|index [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|index[11] .is_wysiwyg = "true";
defparam \d1|index[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N36
cyclonev_lcell_comb \d1|Add1~49 (
// Equation(s):
// \d1|Add1~49_sumout  = SUM(( \d1|index[12]~DUPLICATE_q  ) + ( GND ) + ( \d1|Add1~54  ))
// \d1|Add1~50  = CARRY(( \d1|index[12]~DUPLICATE_q  ) + ( GND ) + ( \d1|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|index[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~49_sumout ),
	.cout(\d1|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~49 .extended_lut = "off";
defparam \d1|Add1~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N37
dffeas \d1|index[12] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|index [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|index[12] .is_wysiwyg = "true";
defparam \d1|index[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N2
dffeas \d1|index[20] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|index [20]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|index[20] .is_wysiwyg = "true";
defparam \d1|index[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N39
cyclonev_lcell_comb \d1|Add1~93 (
// Equation(s):
// \d1|Add1~93_sumout  = SUM(( \d1|index [13] ) + ( GND ) + ( \d1|Add1~50  ))
// \d1|Add1~94  = CARRY(( \d1|index [13] ) + ( GND ) + ( \d1|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|index [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~93_sumout ),
	.cout(\d1|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~93 .extended_lut = "off";
defparam \d1|Add1~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N40
dffeas \d1|index[13] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|index [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|index[13] .is_wysiwyg = "true";
defparam \d1|index[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N42
cyclonev_lcell_comb \d1|Add1~89 (
// Equation(s):
// \d1|Add1~89_sumout  = SUM(( \d1|index [14] ) + ( GND ) + ( \d1|Add1~94  ))
// \d1|Add1~90  = CARRY(( \d1|index [14] ) + ( GND ) + ( \d1|Add1~94  ))

	.dataa(gnd),
	.datab(!\d1|index [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~89_sumout ),
	.cout(\d1|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~89 .extended_lut = "off";
defparam \d1|Add1~89 .lut_mask = 64'h0000FFFF00003333;
defparam \d1|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N43
dffeas \d1|index[14] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|index [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|index[14] .is_wysiwyg = "true";
defparam \d1|index[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N45
cyclonev_lcell_comb \d1|Add1~85 (
// Equation(s):
// \d1|Add1~85_sumout  = SUM(( \d1|index [15] ) + ( GND ) + ( \d1|Add1~90  ))
// \d1|Add1~86  = CARRY(( \d1|index [15] ) + ( GND ) + ( \d1|Add1~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|index [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~85_sumout ),
	.cout(\d1|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~85 .extended_lut = "off";
defparam \d1|Add1~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N47
dffeas \d1|index[15] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|index [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|index[15] .is_wysiwyg = "true";
defparam \d1|index[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N48
cyclonev_lcell_comb \d1|Add1~81 (
// Equation(s):
// \d1|Add1~81_sumout  = SUM(( \d1|index [16] ) + ( GND ) + ( \d1|Add1~86  ))
// \d1|Add1~82  = CARRY(( \d1|index [16] ) + ( GND ) + ( \d1|Add1~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|index [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~81_sumout ),
	.cout(\d1|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~81 .extended_lut = "off";
defparam \d1|Add1~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N50
dffeas \d1|index[16] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|index [16]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|index[16] .is_wysiwyg = "true";
defparam \d1|index[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N51
cyclonev_lcell_comb \d1|Add1~105 (
// Equation(s):
// \d1|Add1~105_sumout  = SUM(( \d1|index [17] ) + ( GND ) + ( \d1|Add1~82  ))
// \d1|Add1~106  = CARRY(( \d1|index [17] ) + ( GND ) + ( \d1|Add1~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|index [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~105_sumout ),
	.cout(\d1|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~105 .extended_lut = "off";
defparam \d1|Add1~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N52
dffeas \d1|index[17] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|index [17]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|index[17] .is_wysiwyg = "true";
defparam \d1|index[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N54
cyclonev_lcell_comb \d1|Add1~77 (
// Equation(s):
// \d1|Add1~77_sumout  = SUM(( \d1|index [18] ) + ( GND ) + ( \d1|Add1~106  ))
// \d1|Add1~78  = CARRY(( \d1|index [18] ) + ( GND ) + ( \d1|Add1~106  ))

	.dataa(gnd),
	.datab(!\d1|index [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~77_sumout ),
	.cout(\d1|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~77 .extended_lut = "off";
defparam \d1|Add1~77 .lut_mask = 64'h0000FFFF00003333;
defparam \d1|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N55
dffeas \d1|index[18] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|index [18]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|index[18] .is_wysiwyg = "true";
defparam \d1|index[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N57
cyclonev_lcell_comb \d1|Add1~61 (
// Equation(s):
// \d1|Add1~61_sumout  = SUM(( \d1|index [19] ) + ( GND ) + ( \d1|Add1~78  ))
// \d1|Add1~62  = CARRY(( \d1|index [19] ) + ( GND ) + ( \d1|Add1~78  ))

	.dataa(!\d1|index [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~61_sumout ),
	.cout(\d1|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~61 .extended_lut = "off";
defparam \d1|Add1~61 .lut_mask = 64'h0000FFFF00005555;
defparam \d1|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N58
dffeas \d1|index[19] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|index [19]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|index[19] .is_wysiwyg = "true";
defparam \d1|index[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N0
cyclonev_lcell_comb \d1|Add1~65 (
// Equation(s):
// \d1|Add1~65_sumout  = SUM(( \d1|index [20] ) + ( GND ) + ( \d1|Add1~62  ))
// \d1|Add1~66  = CARRY(( \d1|index [20] ) + ( GND ) + ( \d1|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|index [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~65_sumout ),
	.cout(\d1|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~65 .extended_lut = "off";
defparam \d1|Add1~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N1
dffeas \d1|index[20]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|index[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|index[20]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|index[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N34
dffeas \d1|index[11]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|index[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|index[11]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|index[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N3
cyclonev_lcell_comb \d1|Add1~69 (
// Equation(s):
// \d1|Add1~69_sumout  = SUM(( \d1|index [21] ) + ( GND ) + ( \d1|Add1~66  ))
// \d1|Add1~70  = CARRY(( \d1|index [21] ) + ( GND ) + ( \d1|Add1~66  ))

	.dataa(!\d1|index [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~69_sumout ),
	.cout(\d1|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~69 .extended_lut = "off";
defparam \d1|Add1~69 .lut_mask = 64'h0000FFFF00005555;
defparam \d1|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N5
dffeas \d1|index[21] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|index [21]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|index[21] .is_wysiwyg = "true";
defparam \d1|index[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N33
cyclonev_lcell_comb \d1|LessThan1~0 (
// Equation(s):
// \d1|LessThan1~0_combout  = ( !\d1|index[11]~DUPLICATE_q  & ( !\d1|index [21] & ( (!\d1|index [12] & (!\d1|index[20]~DUPLICATE_q  & (!\d1|index [19] & !\d1|index [10]))) ) ) )

	.dataa(!\d1|index [12]),
	.datab(!\d1|index[20]~DUPLICATE_q ),
	.datac(!\d1|index [19]),
	.datad(!\d1|index [10]),
	.datae(!\d1|index[11]~DUPLICATE_q ),
	.dataf(!\d1|index [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan1~0 .extended_lut = "off";
defparam \d1|LessThan1~0 .lut_mask = 64'h8000000000000000;
defparam \d1|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N6
cyclonev_lcell_comb \d1|Add1~73 (
// Equation(s):
// \d1|Add1~73_sumout  = SUM(( \d1|index [22] ) + ( GND ) + ( \d1|Add1~70  ))
// \d1|Add1~74  = CARRY(( \d1|index [22] ) + ( GND ) + ( \d1|Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|index [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~73_sumout ),
	.cout(\d1|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~73 .extended_lut = "off";
defparam \d1|Add1~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N7
dffeas \d1|index[22] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|index [22]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|index[22] .is_wysiwyg = "true";
defparam \d1|index[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N9
cyclonev_lcell_comb \d1|Add1~45 (
// Equation(s):
// \d1|Add1~45_sumout  = SUM(( \d1|index [23] ) + ( GND ) + ( \d1|Add1~74  ))
// \d1|Add1~46  = CARRY(( \d1|index [23] ) + ( GND ) + ( \d1|Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|index [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~45_sumout ),
	.cout(\d1|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~45 .extended_lut = "off";
defparam \d1|Add1~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N11
dffeas \d1|index[23] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|index [23]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|index[23] .is_wysiwyg = "true";
defparam \d1|index[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N46
dffeas \d1|index[15]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|index[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|index[15]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|index[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N49
dffeas \d1|index[16]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|index[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|index[16]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|index[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N36
cyclonev_lcell_comb \d1|LessThan1~1 (
// Equation(s):
// \d1|LessThan1~1_combout  = ( !\d1|index [22] & ( !\d1|index [13] & ( (!\d1|index[15]~DUPLICATE_q  & (!\d1|index[16]~DUPLICATE_q  & (!\d1|index [18] & !\d1|index [14]))) ) ) )

	.dataa(!\d1|index[15]~DUPLICATE_q ),
	.datab(!\d1|index[16]~DUPLICATE_q ),
	.datac(!\d1|index [18]),
	.datad(!\d1|index [14]),
	.datae(!\d1|index [22]),
	.dataf(!\d1|index [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan1~1 .extended_lut = "off";
defparam \d1|LessThan1~1 .lut_mask = 64'h8000000000000000;
defparam \d1|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N12
cyclonev_lcell_comb \d1|Add1~101 (
// Equation(s):
// \d1|Add1~101_sumout  = SUM(( \d1|index [24] ) + ( GND ) + ( \d1|Add1~46  ))
// \d1|Add1~102  = CARRY(( \d1|index [24] ) + ( GND ) + ( \d1|Add1~46  ))

	.dataa(gnd),
	.datab(!\d1|index [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~101_sumout ),
	.cout(\d1|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~101 .extended_lut = "off";
defparam \d1|Add1~101 .lut_mask = 64'h0000FFFF00003333;
defparam \d1|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N14
dffeas \d1|index[24] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|index [24]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|index[24] .is_wysiwyg = "true";
defparam \d1|index[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N15
cyclonev_lcell_comb \d1|Add1~97 (
// Equation(s):
// \d1|Add1~97_sumout  = SUM(( \d1|index [25] ) + ( GND ) + ( \d1|Add1~102  ))
// \d1|Add1~98  = CARRY(( \d1|index [25] ) + ( GND ) + ( \d1|Add1~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|index [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~97_sumout ),
	.cout(\d1|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~97 .extended_lut = "off";
defparam \d1|Add1~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N17
dffeas \d1|index[25] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|index [25]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|index[25] .is_wysiwyg = "true";
defparam \d1|index[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N18
cyclonev_lcell_comb \d1|Add1~109 (
// Equation(s):
// \d1|Add1~109_sumout  = SUM(( \d1|index [26] ) + ( GND ) + ( \d1|Add1~98  ))
// \d1|Add1~110  = CARRY(( \d1|index [26] ) + ( GND ) + ( \d1|Add1~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|index [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~109_sumout ),
	.cout(\d1|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~109 .extended_lut = "off";
defparam \d1|Add1~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N20
dffeas \d1|index[26] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|index [26]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|index[26] .is_wysiwyg = "true";
defparam \d1|index[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N21
cyclonev_lcell_comb \d1|Add1~113 (
// Equation(s):
// \d1|Add1~113_sumout  = SUM(( \d1|index [27] ) + ( GND ) + ( \d1|Add1~110  ))
// \d1|Add1~114  = CARRY(( \d1|index [27] ) + ( GND ) + ( \d1|Add1~110  ))

	.dataa(!\d1|index [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~113_sumout ),
	.cout(\d1|Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~113 .extended_lut = "off";
defparam \d1|Add1~113 .lut_mask = 64'h0000FFFF00005555;
defparam \d1|Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N23
dffeas \d1|index[27] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|index [27]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|index[27] .is_wysiwyg = "true";
defparam \d1|index[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N24
cyclonev_lcell_comb \d1|Add1~117 (
// Equation(s):
// \d1|Add1~117_sumout  = SUM(( \d1|index [28] ) + ( GND ) + ( \d1|Add1~114  ))
// \d1|Add1~118  = CARRY(( \d1|index [28] ) + ( GND ) + ( \d1|Add1~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|index [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~117_sumout ),
	.cout(\d1|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~117 .extended_lut = "off";
defparam \d1|Add1~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N26
dffeas \d1|index[28] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|index [28]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|index[28] .is_wysiwyg = "true";
defparam \d1|index[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N27
cyclonev_lcell_comb \d1|Add1~121 (
// Equation(s):
// \d1|Add1~121_sumout  = SUM(( \d1|index [29] ) + ( GND ) + ( \d1|Add1~118  ))
// \d1|Add1~122  = CARRY(( \d1|index [29] ) + ( GND ) + ( \d1|Add1~118  ))

	.dataa(!\d1|index [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~121_sumout ),
	.cout(\d1|Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~121 .extended_lut = "off";
defparam \d1|Add1~121 .lut_mask = 64'h0000FFFF00005555;
defparam \d1|Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N29
dffeas \d1|index[29] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|index [29]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|index[29] .is_wysiwyg = "true";
defparam \d1|index[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N30
cyclonev_lcell_comb \d1|Add1~125 (
// Equation(s):
// \d1|Add1~125_sumout  = SUM(( \d1|index [30] ) + ( GND ) + ( \d1|Add1~122  ))
// \d1|Add1~126  = CARRY(( \d1|index [30] ) + ( GND ) + ( \d1|Add1~122  ))

	.dataa(gnd),
	.datab(!\d1|index [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~125_sumout ),
	.cout(\d1|Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~125 .extended_lut = "off";
defparam \d1|Add1~125 .lut_mask = 64'h0000FFFF00003333;
defparam \d1|Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N32
dffeas \d1|index[30] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|index [30]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|index[30] .is_wysiwyg = "true";
defparam \d1|index[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N42
cyclonev_lcell_comb \d1|LessThan1~4 (
// Equation(s):
// \d1|LessThan1~4_combout  = ( !\d1|index [29] & ( !\d1|index [26] & ( (!\d1|index [27] & (!\d1|index [30] & (!\d1|index [28] & !\d1|index [17]))) ) ) )

	.dataa(!\d1|index [27]),
	.datab(!\d1|index [30]),
	.datac(!\d1|index [28]),
	.datad(!\d1|index [17]),
	.datae(!\d1|index [29]),
	.dataf(!\d1|index [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan1~4 .extended_lut = "off";
defparam \d1|LessThan1~4 .lut_mask = 64'h8000000000000000;
defparam \d1|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N1
dffeas \d1|addr[0] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|addr[0] .is_wysiwyg = "true";
defparam \d1|addr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N10
dffeas \d1|addr[3]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|addr[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|addr[3]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|addr[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N36
cyclonev_lcell_comb \d1|LessThan1~3 (
// Equation(s):
// \d1|LessThan1~3_combout  = ( !\d1|addr [2] & ( \d1|addr[3]~DUPLICATE_q  & ( (!\d1|addr [1] & (!\d1|index [25] & (!\d1|addr [0] & !\d1|index [24]))) ) ) ) # ( \d1|addr [2] & ( !\d1|addr[3]~DUPLICATE_q  & ( (!\d1|index [25] & !\d1|index [24]) ) ) ) # ( 
// !\d1|addr [2] & ( !\d1|addr[3]~DUPLICATE_q  & ( (!\d1|index [25] & !\d1|index [24]) ) ) )

	.dataa(!\d1|addr [1]),
	.datab(!\d1|index [25]),
	.datac(!\d1|addr [0]),
	.datad(!\d1|index [24]),
	.datae(!\d1|addr [2]),
	.dataf(!\d1|addr[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan1~3 .extended_lut = "off";
defparam \d1|LessThan1~3 .lut_mask = 64'hCC00CC0080000000;
defparam \d1|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N13
dffeas \d1|addr[4]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|addr[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|addr[4]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|addr[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N0
cyclonev_lcell_comb \d1|LessThan1~2 (
// Equation(s):
// \d1|LessThan1~2_combout  = ( !\d1|addr [9] & ( !\d1|addr [8] & ( (!\d1|addr [7] & (!\d1|addr[4]~DUPLICATE_q  & (!\d1|addr [5] & !\d1|addr [6]))) ) ) )

	.dataa(!\d1|addr [7]),
	.datab(!\d1|addr[4]~DUPLICATE_q ),
	.datac(!\d1|addr [5]),
	.datad(!\d1|addr [6]),
	.datae(!\d1|addr [9]),
	.dataf(!\d1|addr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan1~2 .extended_lut = "off";
defparam \d1|LessThan1~2 .lut_mask = 64'h8000000000000000;
defparam \d1|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N48
cyclonev_lcell_comb \d1|LessThan1~5 (
// Equation(s):
// \d1|LessThan1~5_combout  = ( \d1|LessThan1~3_combout  & ( \d1|LessThan1~2_combout  & ( (\d1|LessThan1~0_combout  & (!\d1|index [23] & (\d1|LessThan1~1_combout  & \d1|LessThan1~4_combout ))) ) ) )

	.dataa(!\d1|LessThan1~0_combout ),
	.datab(!\d1|index [23]),
	.datac(!\d1|LessThan1~1_combout ),
	.datad(!\d1|LessThan1~4_combout ),
	.datae(!\d1|LessThan1~3_combout ),
	.dataf(!\d1|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan1~5 .extended_lut = "off";
defparam \d1|LessThan1~5 .lut_mask = 64'h0000000000000004;
defparam \d1|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N18
cyclonev_lcell_comb \d1|delay_low_counter[6]~0 (
// Equation(s):
// \d1|delay_low_counter[6]~0_combout  = ( \d1|state.sending~DUPLICATE_q  & ( (!\d1|bit_counter [31] & ((!\d1|LessThan0~5_combout ) # ((!\d1|index[31]~DUPLICATE_q  & !\d1|LessThan1~5_combout )))) # (\d1|bit_counter [31] & (((!\d1|index[31]~DUPLICATE_q  & 
// !\d1|LessThan1~5_combout )))) ) )

	.dataa(!\d1|bit_counter [31]),
	.datab(!\d1|LessThan0~5_combout ),
	.datac(!\d1|index[31]~DUPLICATE_q ),
	.datad(!\d1|LessThan1~5_combout ),
	.datae(gnd),
	.dataf(!\d1|state.sending~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|delay_low_counter[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|delay_low_counter[6]~0 .extended_lut = "off";
defparam \d1|delay_low_counter[6]~0 .lut_mask = 64'h00000000F888F888;
defparam \d1|delay_low_counter[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N6
cyclonev_lcell_comb \d1|delay_low_counter[6]~1 (
// Equation(s):
// \d1|delay_low_counter[6]~1_combout  = ( \d1|delay_low_counter[6]~0_combout  ) # ( !\d1|delay_low_counter[6]~0_combout  & ( (\d1|LessThan3~6_combout  & (((\d1|state.send_bit~q  & !\d1|LessThan2~6_combout )) # (\d1|state.reset~q ))) ) )

	.dataa(!\d1|state.send_bit~q ),
	.datab(!\d1|LessThan3~6_combout ),
	.datac(!\d1|state.reset~q ),
	.datad(!\d1|LessThan2~6_combout ),
	.datae(gnd),
	.dataf(!\d1|delay_low_counter[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|delay_low_counter[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|delay_low_counter[6]~1 .extended_lut = "off";
defparam \d1|delay_low_counter[6]~1 .lut_mask = 64'h13031303FFFFFFFF;
defparam \d1|delay_low_counter[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N37
dffeas \d1|delay_low_counter[20] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector79~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[20] .is_wysiwyg = "true";
defparam \d1|delay_low_counter[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N13
dffeas \d1|state.sending (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|state.sending~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|state.sending .is_wysiwyg = "true";
defparam \d1|state.sending .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N21
cyclonev_lcell_comb \d1|Selector35~0 (
// Equation(s):
// \d1|Selector35~0_combout  = ( \d1|state.sending~q  & ( (\d1|LessThan0~5_combout ) # (\d1|bit_counter [31]) ) )

	.dataa(!\d1|bit_counter [31]),
	.datab(gnd),
	.datac(!\d1|LessThan0~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|state.sending~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector35~0 .extended_lut = "off";
defparam \d1|Selector35~0 .lut_mask = 64'h000000005F5F5F5F;
defparam \d1|Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N33
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y5_N0
cyclonev_ram_block \d0|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\d1|addr [9],\d1|addr [8],\d1|addr [7],\d1|addr [6],\d1|addr [5],\d1|addr[4]~DUPLICATE_q ,\d1|addr [3],\d1|addr [2],\d1|addr [1],\d1|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\d0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .init_file = "WS2812Driver.mif";
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "vram:d0|altsyncram:altsyncram_component|altsyncram_2p04:auto_generated|ALTSYNCRAM";
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 10;
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 768;
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 10;
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 1023;
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 768;
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 24;
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d0|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C0F0000F000000000002800";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N18
cyclonev_lcell_comb \d1|GRB[11]~feeder (
// Equation(s):
// \d1|GRB[11]~feeder_combout  = ( \d0|altsyncram_component|auto_generated|q_b [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d0|altsyncram_component|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|GRB[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|GRB[11]~feeder .extended_lut = "off";
defparam \d1|GRB[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \d1|GRB[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N19
dffeas \d1|GRB[11] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|GRB[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\d1|state.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|GRB [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|GRB[11] .is_wysiwyg = "true";
defparam \d1|GRB[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N15
cyclonev_lcell_comb \d1|GRB[9]~feeder (
// Equation(s):
// \d1|GRB[9]~feeder_combout  = ( \d0|altsyncram_component|auto_generated|q_b [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d0|altsyncram_component|auto_generated|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|GRB[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|GRB[9]~feeder .extended_lut = "off";
defparam \d1|GRB[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \d1|GRB[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N17
dffeas \d1|GRB[9] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|GRB[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\d1|state.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|GRB [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|GRB[9] .is_wysiwyg = "true";
defparam \d1|GRB[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N46
dffeas \d1|GRB[10] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\d0|altsyncram_component|auto_generated|q_b [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\d1|state.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|GRB [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|GRB[10] .is_wysiwyg = "true";
defparam \d1|GRB[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N1
dffeas \d1|GRB[8] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\d0|altsyncram_component|auto_generated|q_b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\d1|state.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|GRB [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|GRB[8] .is_wysiwyg = "true";
defparam \d1|GRB[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N0
cyclonev_lcell_comb \d1|Mux0~21 (
// Equation(s):
// \d1|Mux0~21_combout  = ( !\d1|Add0~93_sumout  & ( ((!\d1|Add0~89_sumout  & (((!\d1|GRB [8] & !\d1|Add0~97_sumout )))) # (\d1|Add0~89_sumout  & ((!\d1|GRB [9]) # ((\d1|Add0~97_sumout ))))) ) ) # ( \d1|Add0~93_sumout  & ( ((!\d1|Add0~89_sumout  & 
// (((!\d1|GRB [10] & !\d1|Add0~97_sumout )))) # (\d1|Add0~89_sumout  & ((!\d1|GRB [11]) # ((\d1|Add0~97_sumout ))))) ) )

	.dataa(!\d1|GRB [11]),
	.datab(!\d1|GRB [9]),
	.datac(!\d1|GRB [10]),
	.datad(!\d1|Add0~89_sumout ),
	.datae(!\d1|Add0~93_sumout ),
	.dataf(!\d1|Add0~97_sumout ),
	.datag(!\d1|GRB [8]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mux0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mux0~21 .extended_lut = "on";
defparam \d1|Mux0~21 .lut_mask = 64'hF0CCF0AA00FF00FF;
defparam \d1|Mux0~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y4_N0
cyclonev_ram_block \d0|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\d1|addr [9],\d1|addr [8],\d1|addr [7],\d1|addr [6],\d1|addr [5],\d1|addr[4]~DUPLICATE_q ,\d1|addr[3]~DUPLICATE_q ,\d1|addr [2],\d1|addr [1],\d1|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\d0|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .init_file = "WS2812Driver.mif";
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "vram:d0|altsyncram:altsyncram_component|altsyncram_2p04:auto_generated|ALTSYNCRAM";
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 10;
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 768;
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 10;
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 1023;
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 768;
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 24;
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d0|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000200000041FFC3FF3FF000C103000000000";
// synopsys translate_on

// Location: FF_X78_Y6_N34
dffeas \d1|GRB[15] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\d0|altsyncram_component|auto_generated|q_b [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\d1|state.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|GRB [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|GRB[15] .is_wysiwyg = "true";
defparam \d1|GRB[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y6_N0
cyclonev_ram_block \d0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\d1|addr [9],\d1|addr [8],\d1|addr [7],\d1|addr [6],\d1|addr [5],\d1|addr[4]~DUPLICATE_q ,\d1|addr [3],\d1|addr [2],\d1|addr [1],\d1|addr[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\d0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .init_file = "WS2812Driver.mif";
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vram:d0|altsyncram:altsyncram_component|altsyncram_2p04:auto_generated|ALTSYNCRAM";
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 768;
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 768;
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 24;
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000";
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
defparam \d0|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000400000000000000000004000000100000000000040000000000000000000001000000000000000000010000000000000000000100001000000000000400004000000000000000000040000000000000000000400000000000000000000010000000000004000000100000000000000000001000000000000000000000040000000000000000000400000000040000000004000000000000000000000100001000000000000001000000000000000000010000000000000000000000400000000000000000004010000000000000000040000000000000000000000000000000000010FFC3FF3FF0000100000A00280";
// synopsys translate_on

// Location: FF_X74_Y6_N2
dffeas \d1|GRB[14] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\d0|altsyncram_component|auto_generated|q_b [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\d1|state.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|GRB [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|GRB[14] .is_wysiwyg = "true";
defparam \d1|GRB[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N46
dffeas \d1|GRB[13] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\d0|altsyncram_component|auto_generated|q_b [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\d1|state.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|GRB [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|GRB[13] .is_wysiwyg = "true";
defparam \d1|GRB[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N36
cyclonev_lcell_comb \d1|GRB[12]~feeder (
// Equation(s):
// \d1|GRB[12]~feeder_combout  = ( \d0|altsyncram_component|auto_generated|q_b [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d0|altsyncram_component|auto_generated|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|GRB[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|GRB[12]~feeder .extended_lut = "off";
defparam \d1|GRB[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \d1|GRB[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N37
dffeas \d1|GRB[12] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|GRB[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\d1|state.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|GRB [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|GRB[12] .is_wysiwyg = "true";
defparam \d1|GRB[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N12
cyclonev_lcell_comb \d1|Mux0~8 (
// Equation(s):
// \d1|Mux0~8_combout  = ( !\d1|Add0~93_sumout  & ( (!\d1|Mux0~21_combout  & (((!\d1|GRB [12] & ((\d1|Add0~97_sumout )))))) # (\d1|Mux0~21_combout  & ((((!\d1|GRB [13]) # (!\d1|Add0~97_sumout ))))) ) ) # ( \d1|Add0~93_sumout  & ( (!\d1|Mux0~21_combout  & 
// (((!\d1|GRB [14] & ((\d1|Add0~97_sumout )))))) # (\d1|Mux0~21_combout  & ((!\d1|GRB [15]) # (((!\d1|Add0~97_sumout ))))) ) )

	.dataa(!\d1|Mux0~21_combout ),
	.datab(!\d1|GRB [15]),
	.datac(!\d1|GRB [14]),
	.datad(!\d1|GRB [13]),
	.datae(!\d1|Add0~93_sumout ),
	.dataf(!\d1|Add0~97_sumout ),
	.datag(!\d1|GRB [12]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mux0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mux0~8 .extended_lut = "on";
defparam \d1|Mux0~8 .lut_mask = 64'h55555555F5A0E4E4;
defparam \d1|Mux0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N37
dffeas \d1|GRB[7] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\d0|altsyncram_component|auto_generated|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\d1|state.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|GRB [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|GRB[7] .is_wysiwyg = "true";
defparam \d1|GRB[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N12
cyclonev_lcell_comb \d1|GRB[6]~feeder (
// Equation(s):
// \d1|GRB[6]~feeder_combout  = ( \d0|altsyncram_component|auto_generated|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d0|altsyncram_component|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|GRB[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|GRB[6]~feeder .extended_lut = "off";
defparam \d1|GRB[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \d1|GRB[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N13
dffeas \d1|GRB[6] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|GRB[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\d1|state.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|GRB [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|GRB[6] .is_wysiwyg = "true";
defparam \d1|GRB[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N52
dffeas \d1|GRB[5] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\d0|altsyncram_component|auto_generated|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\d1|state.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|GRB [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|GRB[5] .is_wysiwyg = "true";
defparam \d1|GRB[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N1
dffeas \d1|GRB[2] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\d0|altsyncram_component|auto_generated|q_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\d1|state.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|GRB [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|GRB[2] .is_wysiwyg = "true";
defparam \d1|GRB[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N25
dffeas \d1|GRB[3] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\d0|altsyncram_component|auto_generated|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\d1|state.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|GRB [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|GRB[3] .is_wysiwyg = "true";
defparam \d1|GRB[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N18
cyclonev_lcell_comb \d1|GRB[1]~feeder (
// Equation(s):
// \d1|GRB[1]~feeder_combout  = ( \d0|altsyncram_component|auto_generated|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d0|altsyncram_component|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|GRB[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|GRB[1]~feeder .extended_lut = "off";
defparam \d1|GRB[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \d1|GRB[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N20
dffeas \d1|GRB[1] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|GRB[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\d1|state.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|GRB [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|GRB[1] .is_wysiwyg = "true";
defparam \d1|GRB[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N13
dffeas \d1|GRB[0] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\d0|altsyncram_component|auto_generated|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\d1|state.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|GRB [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|GRB[0] .is_wysiwyg = "true";
defparam \d1|GRB[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N24
cyclonev_lcell_comb \d1|Mux0~17 (
// Equation(s):
// \d1|Mux0~17_combout  = ( !\d1|Add0~93_sumout  & ( (!\d1|Add0~97_sumout  & ((!\d1|Add0~89_sumout  & (!\d1|GRB [0])) # (\d1|Add0~89_sumout  & (((!\d1|GRB [1])))))) # (\d1|Add0~97_sumout  & (\d1|Add0~89_sumout )) ) ) # ( \d1|Add0~93_sumout  & ( 
// (!\d1|Add0~97_sumout  & ((!\d1|Add0~89_sumout  & (!\d1|GRB [2])) # (\d1|Add0~89_sumout  & (((!\d1|GRB [3])))))) # (\d1|Add0~97_sumout  & (\d1|Add0~89_sumout )) ) )

	.dataa(!\d1|Add0~97_sumout ),
	.datab(!\d1|Add0~89_sumout ),
	.datac(!\d1|GRB [2]),
	.datad(!\d1|GRB [3]),
	.datae(!\d1|Add0~93_sumout ),
	.dataf(!\d1|GRB [1]),
	.datag(!\d1|GRB [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mux0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mux0~17 .extended_lut = "on";
defparam \d1|Mux0~17 .lut_mask = 64'hB3B3B3919191B391;
defparam \d1|Mux0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N36
cyclonev_lcell_comb \d1|GRB[4]~feeder (
// Equation(s):
// \d1|GRB[4]~feeder_combout  = ( \d0|altsyncram_component|auto_generated|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d0|altsyncram_component|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|GRB[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|GRB[4]~feeder .extended_lut = "off";
defparam \d1|GRB[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \d1|GRB[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N37
dffeas \d1|GRB[4] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|GRB[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\d1|state.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|GRB [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|GRB[4] .is_wysiwyg = "true";
defparam \d1|GRB[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N36
cyclonev_lcell_comb \d1|Mux0~4 (
// Equation(s):
// \d1|Mux0~4_combout  = ( !\d1|Add0~93_sumout  & ( (!\d1|Add0~97_sumout  & ((((\d1|Mux0~17_combout ))))) # (\d1|Add0~97_sumout  & (((!\d1|Mux0~17_combout  & (!\d1|GRB [4])) # (\d1|Mux0~17_combout  & ((!\d1|GRB [5])))))) ) ) # ( \d1|Add0~93_sumout  & ( 
// (!\d1|Add0~97_sumout  & ((((\d1|Mux0~17_combout ))))) # (\d1|Add0~97_sumout  & (((!\d1|Mux0~17_combout  & ((!\d1|GRB [6]))) # (\d1|Mux0~17_combout  & (!\d1|GRB [7]))))) ) )

	.dataa(!\d1|Add0~97_sumout ),
	.datab(!\d1|GRB [7]),
	.datac(!\d1|GRB [6]),
	.datad(!\d1|GRB [5]),
	.datae(!\d1|Add0~93_sumout ),
	.dataf(!\d1|Mux0~17_combout ),
	.datag(!\d1|GRB [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mux0~4 .extended_lut = "on";
defparam \d1|Mux0~4 .lut_mask = 64'h50505050FFAAEEEE;
defparam \d1|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N34
dffeas \d1|GRB[21] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\d0|altsyncram_component|auto_generated|q_b [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\d1|state.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|GRB [21]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|GRB[21] .is_wysiwyg = "true";
defparam \d1|GRB[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N31
dffeas \d1|GRB[23] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\d0|altsyncram_component|auto_generated|q_b [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\d1|state.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|GRB [23]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|GRB[23] .is_wysiwyg = "true";
defparam \d1|GRB[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N40
dffeas \d1|GRB[22] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\d0|altsyncram_component|auto_generated|q_b [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\d1|state.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|GRB [22]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|GRB[22] .is_wysiwyg = "true";
defparam \d1|GRB[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N7
dffeas \d1|GRB[18] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\d0|altsyncram_component|auto_generated|q_b [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\d1|state.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|GRB [18]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|GRB[18] .is_wysiwyg = "true";
defparam \d1|GRB[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N49
dffeas \d1|GRB[19] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\d0|altsyncram_component|auto_generated|q_b [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\d1|state.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|GRB [19]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|GRB[19] .is_wysiwyg = "true";
defparam \d1|GRB[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N44
dffeas \d1|GRB[17] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\d0|altsyncram_component|auto_generated|q_b [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\d1|state.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|GRB [17]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|GRB[17] .is_wysiwyg = "true";
defparam \d1|GRB[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N10
dffeas \d1|GRB[16] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\d0|altsyncram_component|auto_generated|q_b [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\d1|state.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|GRB [16]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|GRB[16] .is_wysiwyg = "true";
defparam \d1|GRB[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N48
cyclonev_lcell_comb \d1|Mux0~13 (
// Equation(s):
// \d1|Mux0~13_combout  = ( !\d1|Add0~93_sumout  & ( (!\d1|Add0~97_sumout  & ((!\d1|Add0~89_sumout  & (!\d1|GRB [16])) # (\d1|Add0~89_sumout  & (((!\d1|GRB [17])))))) # (\d1|Add0~97_sumout  & (\d1|Add0~89_sumout )) ) ) # ( \d1|Add0~93_sumout  & ( 
// (!\d1|Add0~97_sumout  & ((!\d1|Add0~89_sumout  & (!\d1|GRB [18])) # (\d1|Add0~89_sumout  & (((!\d1|GRB [19])))))) # (\d1|Add0~97_sumout  & (\d1|Add0~89_sumout )) ) )

	.dataa(!\d1|Add0~97_sumout ),
	.datab(!\d1|Add0~89_sumout ),
	.datac(!\d1|GRB [18]),
	.datad(!\d1|GRB [19]),
	.datae(!\d1|Add0~93_sumout ),
	.dataf(!\d1|GRB [17]),
	.datag(!\d1|GRB [16]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mux0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mux0~13 .extended_lut = "on";
defparam \d1|Mux0~13 .lut_mask = 64'hB3B3B3919191B391;
defparam \d1|Mux0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N58
dffeas \d1|GRB[20] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\d0|altsyncram_component|auto_generated|q_b [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\d1|state.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|GRB [20]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|GRB[20] .is_wysiwyg = "true";
defparam \d1|GRB[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N30
cyclonev_lcell_comb \d1|Mux0~0 (
// Equation(s):
// \d1|Mux0~0_combout  = ( !\d1|Add0~93_sumout  & ( ((!\d1|Add0~97_sumout  & (((\d1|Mux0~13_combout )))) # (\d1|Add0~97_sumout  & ((!\d1|Mux0~13_combout  & ((!\d1|GRB [20]))) # (\d1|Mux0~13_combout  & (!\d1|GRB [21]))))) ) ) # ( \d1|Add0~93_sumout  & ( 
// ((!\d1|Add0~97_sumout  & (((\d1|Mux0~13_combout )))) # (\d1|Add0~97_sumout  & ((!\d1|Mux0~13_combout  & ((!\d1|GRB [22]))) # (\d1|Mux0~13_combout  & (!\d1|GRB [23]))))) ) )

	.dataa(!\d1|GRB [21]),
	.datab(!\d1|GRB [23]),
	.datac(!\d1|GRB [22]),
	.datad(!\d1|Add0~97_sumout ),
	.datae(!\d1|Add0~93_sumout ),
	.dataf(!\d1|Mux0~13_combout ),
	.datag(!\d1|GRB [20]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mux0~0 .extended_lut = "on";
defparam \d1|Mux0~0 .lut_mask = 64'h00F000F0FFAAFFCC;
defparam \d1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N6
cyclonev_lcell_comb \d1|Mux0~12 (
// Equation(s):
// \d1|Mux0~12_combout  = ( \d1|Mux0~4_combout  & ( \d1|Mux0~0_combout  & ( (!\d1|Add0~1_sumout  & (\d1|Add0~5_sumout  & !\d1|Mux0~8_combout )) ) ) ) # ( !\d1|Mux0~4_combout  & ( \d1|Mux0~0_combout  & ( (!\d1|Add0~1_sumout  & ((!\d1|Add0~5_sumout ) # 
// (!\d1|Mux0~8_combout ))) ) ) ) # ( \d1|Mux0~4_combout  & ( !\d1|Mux0~0_combout  & ( (!\d1|Add0~1_sumout  & (\d1|Add0~5_sumout  & !\d1|Mux0~8_combout )) # (\d1|Add0~1_sumout  & (!\d1|Add0~5_sumout )) ) ) ) # ( !\d1|Mux0~4_combout  & ( !\d1|Mux0~0_combout  
// & ( (!\d1|Add0~5_sumout ) # ((!\d1|Add0~1_sumout  & !\d1|Mux0~8_combout )) ) ) )

	.dataa(!\d1|Add0~1_sumout ),
	.datab(gnd),
	.datac(!\d1|Add0~5_sumout ),
	.datad(!\d1|Mux0~8_combout ),
	.datae(!\d1|Mux0~4_combout ),
	.dataf(!\d1|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mux0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mux0~12 .extended_lut = "off";
defparam \d1|Mux0~12 .lut_mask = 64'hFAF05A50AAA00A00;
defparam \d1|Mux0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N0
cyclonev_lcell_comb \d1|Add3~113 (
// Equation(s):
// \d1|Add3~113_sumout  = SUM(( \d1|delay_low_counter [0] ) + ( VCC ) + ( !VCC ))
// \d1|Add3~114  = CARRY(( \d1|delay_low_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\d1|delay_low_counter [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~113_sumout ),
	.cout(\d1|Add3~114 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~113 .extended_lut = "off";
defparam \d1|Add3~113 .lut_mask = 64'h0000000000003333;
defparam \d1|Add3~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N0
cyclonev_lcell_comb \d1|Selector99~0 (
// Equation(s):
// \d1|Selector99~0_combout  = ( \d1|Add3~113_sumout  & ( !\d1|state.sending~DUPLICATE_q  ) )

	.dataa(!\d1|state.sending~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Add3~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector99~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector99~0 .extended_lut = "off";
defparam \d1|Selector99~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \d1|Selector99~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N2
dffeas \d1|delay_low_counter[0] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector99~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[0] .is_wysiwyg = "true";
defparam \d1|delay_low_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N3
cyclonev_lcell_comb \d1|Add3~81 (
// Equation(s):
// \d1|Add3~81_sumout  = SUM(( \d1|delay_low_counter [1] ) + ( VCC ) + ( \d1|Add3~114  ))
// \d1|Add3~82  = CARRY(( \d1|delay_low_counter [1] ) + ( VCC ) + ( \d1|Add3~114  ))

	.dataa(!\d1|delay_low_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~81_sumout ),
	.cout(\d1|Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~81 .extended_lut = "off";
defparam \d1|Add3~81 .lut_mask = 64'h0000000000005555;
defparam \d1|Add3~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N45
cyclonev_lcell_comb \d1|Selector98~0 (
// Equation(s):
// \d1|Selector98~0_combout  = ( \d1|state.sending~q  & ( (!\d1|Selector35~0_combout  & !\d1|Mux0~12_combout ) ) ) # ( !\d1|state.sending~q  & ( \d1|Add3~81_sumout  ) )

	.dataa(!\d1|Selector35~0_combout ),
	.datab(!\d1|Mux0~12_combout ),
	.datac(gnd),
	.datad(!\d1|Add3~81_sumout ),
	.datae(gnd),
	.dataf(!\d1|state.sending~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector98~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector98~0 .extended_lut = "off";
defparam \d1|Selector98~0 .lut_mask = 64'h00FF00FF88888888;
defparam \d1|Selector98~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N46
dffeas \d1|delay_low_counter[1] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector98~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[1] .is_wysiwyg = "true";
defparam \d1|delay_low_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N6
cyclonev_lcell_comb \d1|Add3~85 (
// Equation(s):
// \d1|Add3~85_sumout  = SUM(( \d1|delay_low_counter [2] ) + ( VCC ) + ( \d1|Add3~82  ))
// \d1|Add3~86  = CARRY(( \d1|delay_low_counter [2] ) + ( VCC ) + ( \d1|Add3~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|delay_low_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~85_sumout ),
	.cout(\d1|Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~85 .extended_lut = "off";
defparam \d1|Add3~85 .lut_mask = 64'h00000000000000FF;
defparam \d1|Add3~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N48
cyclonev_lcell_comb \d1|Selector97~0 (
// Equation(s):
// \d1|Selector97~0_combout  = ( \d1|state.sending~q  & ( (!\d1|Selector35~0_combout  & !\d1|Mux0~12_combout ) ) ) # ( !\d1|state.sending~q  & ( \d1|Add3~85_sumout  ) )

	.dataa(!\d1|Selector35~0_combout ),
	.datab(!\d1|Mux0~12_combout ),
	.datac(!\d1|Add3~85_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|state.sending~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector97~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector97~0 .extended_lut = "off";
defparam \d1|Selector97~0 .lut_mask = 64'h0F0F0F0F88888888;
defparam \d1|Selector97~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N50
dffeas \d1|delay_low_counter[2] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector97~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[2] .is_wysiwyg = "true";
defparam \d1|delay_low_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N9
cyclonev_lcell_comb \d1|Add3~89 (
// Equation(s):
// \d1|Add3~89_sumout  = SUM(( \d1|delay_low_counter [3] ) + ( VCC ) + ( \d1|Add3~86  ))
// \d1|Add3~90  = CARRY(( \d1|delay_low_counter [3] ) + ( VCC ) + ( \d1|Add3~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_low_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~89_sumout ),
	.cout(\d1|Add3~90 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~89 .extended_lut = "off";
defparam \d1|Add3~89 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add3~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N42
cyclonev_lcell_comb \d1|Selector96~0 (
// Equation(s):
// \d1|Selector96~0_combout  = ( \d1|state.sending~q  & ( (!\d1|Selector35~0_combout  & \d1|Mux0~12_combout ) ) ) # ( !\d1|state.sending~q  & ( \d1|Add3~89_sumout  ) )

	.dataa(!\d1|Selector35~0_combout ),
	.datab(!\d1|Mux0~12_combout ),
	.datac(!\d1|Add3~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|state.sending~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector96~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector96~0 .extended_lut = "off";
defparam \d1|Selector96~0 .lut_mask = 64'h0F0F0F0F22222222;
defparam \d1|Selector96~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N44
dffeas \d1|delay_low_counter[3] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector96~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[3] .is_wysiwyg = "true";
defparam \d1|delay_low_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N12
cyclonev_lcell_comb \d1|Add3~93 (
// Equation(s):
// \d1|Add3~93_sumout  = SUM(( \d1|delay_low_counter[4]~DUPLICATE_q  ) + ( VCC ) + ( \d1|Add3~90  ))
// \d1|Add3~94  = CARRY(( \d1|delay_low_counter[4]~DUPLICATE_q  ) + ( VCC ) + ( \d1|Add3~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_low_counter[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~93_sumout ),
	.cout(\d1|Add3~94 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~93 .extended_lut = "off";
defparam \d1|Add3~93 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add3~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N57
cyclonev_lcell_comb \d1|Selector95~0 (
// Equation(s):
// \d1|Selector95~0_combout  = ( \d1|Mux0~12_combout  & ( (!\d1|state.sending~DUPLICATE_q  & \d1|Add3~93_sumout ) ) ) # ( !\d1|Mux0~12_combout  & ( (!\d1|state.sending~DUPLICATE_q  & ((\d1|Add3~93_sumout ))) # (\d1|state.sending~DUPLICATE_q  & 
// (!\d1|Selector35~0_combout )) ) )

	.dataa(!\d1|Selector35~0_combout ),
	.datab(gnd),
	.datac(!\d1|state.sending~DUPLICATE_q ),
	.datad(!\d1|Add3~93_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mux0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector95~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector95~0 .extended_lut = "off";
defparam \d1|Selector95~0 .lut_mask = 64'h0AFA0AFA00F000F0;
defparam \d1|Selector95~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N59
dffeas \d1|delay_low_counter[4]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector95~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|delay_low_counter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N15
cyclonev_lcell_comb \d1|Add3~97 (
// Equation(s):
// \d1|Add3~97_sumout  = SUM(( \d1|delay_low_counter [5] ) + ( VCC ) + ( \d1|Add3~94  ))
// \d1|Add3~98  = CARRY(( \d1|delay_low_counter [5] ) + ( VCC ) + ( \d1|Add3~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_low_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~97_sumout ),
	.cout(\d1|Add3~98 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~97 .extended_lut = "off";
defparam \d1|Add3~97 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add3~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N51
cyclonev_lcell_comb \d1|Selector94~0 (
// Equation(s):
// \d1|Selector94~0_combout  = ( \d1|Add3~97_sumout  & ( (!\d1|state.sending~DUPLICATE_q ) # ((!\d1|Selector35~0_combout  & \d1|Mux0~12_combout )) ) ) # ( !\d1|Add3~97_sumout  & ( (!\d1|Selector35~0_combout  & (\d1|Mux0~12_combout  & 
// \d1|state.sending~DUPLICATE_q )) ) )

	.dataa(!\d1|Selector35~0_combout ),
	.datab(!\d1|Mux0~12_combout ),
	.datac(!\d1|state.sending~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Add3~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector94~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector94~0 .extended_lut = "off";
defparam \d1|Selector94~0 .lut_mask = 64'h02020202F2F2F2F2;
defparam \d1|Selector94~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N52
dffeas \d1|delay_low_counter[5] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector94~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[5] .is_wysiwyg = "true";
defparam \d1|delay_low_counter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N18
cyclonev_lcell_comb \d1|Add3~101 (
// Equation(s):
// \d1|Add3~101_sumout  = SUM(( \d1|delay_low_counter[6]~DUPLICATE_q  ) + ( VCC ) + ( \d1|Add3~98  ))
// \d1|Add3~102  = CARRY(( \d1|delay_low_counter[6]~DUPLICATE_q  ) + ( VCC ) + ( \d1|Add3~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|delay_low_counter[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~101_sumout ),
	.cout(\d1|Add3~102 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~101 .extended_lut = "off";
defparam \d1|Add3~101 .lut_mask = 64'h00000000000000FF;
defparam \d1|Add3~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N54
cyclonev_lcell_comb \d1|Selector93~0 (
// Equation(s):
// \d1|Selector93~0_combout  = ( \d1|state.sending~q  & ( (!\d1|Mux0~12_combout ) # (\d1|Selector35~0_combout ) ) ) # ( !\d1|state.sending~q  & ( (\d1|Add3~101_sumout ) # (\d1|Selector35~0_combout ) ) )

	.dataa(!\d1|Selector35~0_combout ),
	.datab(!\d1|Mux0~12_combout ),
	.datac(!\d1|Add3~101_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|state.sending~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector93~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector93~0 .extended_lut = "off";
defparam \d1|Selector93~0 .lut_mask = 64'h5F5F5F5FDDDDDDDD;
defparam \d1|Selector93~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N55
dffeas \d1|delay_low_counter[6]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector93~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|delay_low_counter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N21
cyclonev_lcell_comb \d1|Add3~117 (
// Equation(s):
// \d1|Add3~117_sumout  = SUM(( \d1|delay_low_counter[7]~DUPLICATE_q  ) + ( VCC ) + ( \d1|Add3~102  ))
// \d1|Add3~118  = CARRY(( \d1|delay_low_counter[7]~DUPLICATE_q  ) + ( VCC ) + ( \d1|Add3~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_low_counter[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~117_sumout ),
	.cout(\d1|Add3~118 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~117 .extended_lut = "off";
defparam \d1|Add3~117 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add3~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N3
cyclonev_lcell_comb \d1|Selector92~0 (
// Equation(s):
// \d1|Selector92~0_combout  = (!\d1|state.sending~DUPLICATE_q  & \d1|Add3~117_sumout )

	.dataa(!\d1|state.sending~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\d1|Add3~117_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector92~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector92~0 .extended_lut = "off";
defparam \d1|Selector92~0 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \d1|Selector92~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N4
dffeas \d1|delay_low_counter[7]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector92~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|delay_low_counter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N24
cyclonev_lcell_comb \d1|Add3~121 (
// Equation(s):
// \d1|Add3~121_sumout  = SUM(( \d1|delay_low_counter [8] ) + ( VCC ) + ( \d1|Add3~118  ))
// \d1|Add3~122  = CARRY(( \d1|delay_low_counter [8] ) + ( VCC ) + ( \d1|Add3~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_low_counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~121_sumout ),
	.cout(\d1|Add3~122 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~121 .extended_lut = "off";
defparam \d1|Add3~121 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add3~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N6
cyclonev_lcell_comb \d1|Selector91~0 (
// Equation(s):
// \d1|Selector91~0_combout  = ( \d1|Add3~121_sumout  & ( !\d1|state.sending~DUPLICATE_q  ) )

	.dataa(!\d1|state.sending~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Add3~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector91~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector91~0 .extended_lut = "off";
defparam \d1|Selector91~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \d1|Selector91~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N8
dffeas \d1|delay_low_counter[8] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector91~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[8] .is_wysiwyg = "true";
defparam \d1|delay_low_counter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N27
cyclonev_lcell_comb \d1|Add3~125 (
// Equation(s):
// \d1|Add3~125_sumout  = SUM(( \d1|delay_low_counter [9] ) + ( VCC ) + ( \d1|Add3~122  ))
// \d1|Add3~126  = CARRY(( \d1|delay_low_counter [9] ) + ( VCC ) + ( \d1|Add3~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_low_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~125_sumout ),
	.cout(\d1|Add3~126 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~125 .extended_lut = "off";
defparam \d1|Add3~125 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add3~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N9
cyclonev_lcell_comb \d1|Selector90~0 (
// Equation(s):
// \d1|Selector90~0_combout  = ( \d1|Add3~125_sumout  & ( !\d1|state.sending~DUPLICATE_q  ) )

	.dataa(!\d1|state.sending~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Add3~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector90~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector90~0 .extended_lut = "off";
defparam \d1|Selector90~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \d1|Selector90~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N10
dffeas \d1|delay_low_counter[9] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector90~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[9] .is_wysiwyg = "true";
defparam \d1|delay_low_counter[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N30
cyclonev_lcell_comb \d1|Add3~57 (
// Equation(s):
// \d1|Add3~57_sumout  = SUM(( \d1|delay_low_counter [10] ) + ( VCC ) + ( \d1|Add3~126  ))
// \d1|Add3~58  = CARRY(( \d1|delay_low_counter [10] ) + ( VCC ) + ( \d1|Add3~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_low_counter [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~57_sumout ),
	.cout(\d1|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~57 .extended_lut = "off";
defparam \d1|Add3~57 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N0
cyclonev_lcell_comb \d1|Selector89~0 (
// Equation(s):
// \d1|Selector89~0_combout  = ( \d1|Add3~57_sumout  ) # ( !\d1|Add3~57_sumout  & ( \d1|state.sending~DUPLICATE_q  ) )

	.dataa(!\d1|state.sending~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Add3~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector89~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector89~0 .extended_lut = "off";
defparam \d1|Selector89~0 .lut_mask = 64'h55555555FFFFFFFF;
defparam \d1|Selector89~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N1
dffeas \d1|delay_low_counter[10] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector89~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[10] .is_wysiwyg = "true";
defparam \d1|delay_low_counter[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N33
cyclonev_lcell_comb \d1|Add3~105 (
// Equation(s):
// \d1|Add3~105_sumout  = SUM(( \d1|delay_low_counter [11] ) + ( VCC ) + ( \d1|Add3~58  ))
// \d1|Add3~106  = CARRY(( \d1|delay_low_counter [11] ) + ( VCC ) + ( \d1|Add3~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_low_counter [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~105_sumout ),
	.cout(\d1|Add3~106 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~105 .extended_lut = "off";
defparam \d1|Add3~105 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add3~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N12
cyclonev_lcell_comb \d1|Selector88~0 (
// Equation(s):
// \d1|Selector88~0_combout  = ( \d1|Add3~105_sumout  ) # ( !\d1|Add3~105_sumout  & ( \d1|state.sending~DUPLICATE_q  ) )

	.dataa(!\d1|state.sending~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Add3~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector88~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector88~0 .extended_lut = "off";
defparam \d1|Selector88~0 .lut_mask = 64'h55555555FFFFFFFF;
defparam \d1|Selector88~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N13
dffeas \d1|delay_low_counter[11] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector88~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[11] .is_wysiwyg = "true";
defparam \d1|delay_low_counter[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N36
cyclonev_lcell_comb \d1|Add3~61 (
// Equation(s):
// \d1|Add3~61_sumout  = SUM(( \d1|delay_low_counter [12] ) + ( VCC ) + ( \d1|Add3~106  ))
// \d1|Add3~62  = CARRY(( \d1|delay_low_counter [12] ) + ( VCC ) + ( \d1|Add3~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_low_counter [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~61_sumout ),
	.cout(\d1|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~61 .extended_lut = "off";
defparam \d1|Add3~61 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N3
cyclonev_lcell_comb \d1|Selector87~0 (
// Equation(s):
// \d1|Selector87~0_combout  = ( \d1|Add3~61_sumout  ) # ( !\d1|Add3~61_sumout  & ( \d1|state.sending~DUPLICATE_q  ) )

	.dataa(!\d1|state.sending~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Add3~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector87~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector87~0 .extended_lut = "off";
defparam \d1|Selector87~0 .lut_mask = 64'h55555555FFFFFFFF;
defparam \d1|Selector87~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N4
dffeas \d1|delay_low_counter[12] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector87~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[12] .is_wysiwyg = "true";
defparam \d1|delay_low_counter[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N39
cyclonev_lcell_comb \d1|Add3~65 (
// Equation(s):
// \d1|Add3~65_sumout  = SUM(( \d1|delay_low_counter [13] ) + ( VCC ) + ( \d1|Add3~62  ))
// \d1|Add3~66  = CARRY(( \d1|delay_low_counter [13] ) + ( VCC ) + ( \d1|Add3~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_low_counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~65_sumout ),
	.cout(\d1|Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~65 .extended_lut = "off";
defparam \d1|Add3~65 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N36
cyclonev_lcell_comb \d1|Selector86~0 (
// Equation(s):
// \d1|Selector86~0_combout  = (!\d1|state.sending~DUPLICATE_q  & \d1|Add3~65_sumout )

	.dataa(!\d1|state.sending~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Add3~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector86~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector86~0 .extended_lut = "off";
defparam \d1|Selector86~0 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \d1|Selector86~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N38
dffeas \d1|delay_low_counter[13] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector86~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[13] .is_wysiwyg = "true";
defparam \d1|delay_low_counter[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N42
cyclonev_lcell_comb \d1|Add3~69 (
// Equation(s):
// \d1|Add3~69_sumout  = SUM(( \d1|delay_low_counter[14]~DUPLICATE_q  ) + ( VCC ) + ( \d1|Add3~66  ))
// \d1|Add3~70  = CARRY(( \d1|delay_low_counter[14]~DUPLICATE_q  ) + ( VCC ) + ( \d1|Add3~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_low_counter[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~69_sumout ),
	.cout(\d1|Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~69 .extended_lut = "off";
defparam \d1|Add3~69 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N39
cyclonev_lcell_comb \d1|Selector85~0 (
// Equation(s):
// \d1|Selector85~0_combout  = (!\d1|state.sending~DUPLICATE_q  & \d1|Add3~69_sumout )

	.dataa(!\d1|state.sending~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\d1|Add3~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector85~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector85~0 .extended_lut = "off";
defparam \d1|Selector85~0 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \d1|Selector85~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N40
dffeas \d1|delay_low_counter[14]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector85~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[14]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|delay_low_counter[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N45
cyclonev_lcell_comb \d1|Add3~109 (
// Equation(s):
// \d1|Add3~109_sumout  = SUM(( \d1|delay_low_counter [15] ) + ( VCC ) + ( \d1|Add3~70  ))
// \d1|Add3~110  = CARRY(( \d1|delay_low_counter [15] ) + ( VCC ) + ( \d1|Add3~70  ))

	.dataa(!\d1|delay_low_counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~109_sumout ),
	.cout(\d1|Add3~110 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~109 .extended_lut = "off";
defparam \d1|Add3~109 .lut_mask = 64'h0000000000005555;
defparam \d1|Add3~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N27
cyclonev_lcell_comb \d1|Selector84~0 (
// Equation(s):
// \d1|Selector84~0_combout  = ( \d1|Add3~109_sumout  ) # ( !\d1|Add3~109_sumout  & ( \d1|state.sending~DUPLICATE_q  ) )

	.dataa(!\d1|state.sending~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Add3~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector84~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector84~0 .extended_lut = "off";
defparam \d1|Selector84~0 .lut_mask = 64'h55555555FFFFFFFF;
defparam \d1|Selector84~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N28
dffeas \d1|delay_low_counter[15] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector84~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[15] .is_wysiwyg = "true";
defparam \d1|delay_low_counter[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N48
cyclonev_lcell_comb \d1|Add3~73 (
// Equation(s):
// \d1|Add3~73_sumout  = SUM(( \d1|delay_low_counter[16]~DUPLICATE_q  ) + ( VCC ) + ( \d1|Add3~110  ))
// \d1|Add3~74  = CARRY(( \d1|delay_low_counter[16]~DUPLICATE_q  ) + ( VCC ) + ( \d1|Add3~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_low_counter[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~73_sumout ),
	.cout(\d1|Add3~74 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~73 .extended_lut = "off";
defparam \d1|Add3~73 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add3~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N42
cyclonev_lcell_comb \d1|Selector83~0 (
// Equation(s):
// \d1|Selector83~0_combout  = ( \d1|Add3~73_sumout  & ( !\d1|state.sending~DUPLICATE_q  ) )

	.dataa(!\d1|state.sending~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Add3~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector83~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector83~0 .extended_lut = "off";
defparam \d1|Selector83~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \d1|Selector83~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N43
dffeas \d1|delay_low_counter[16]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector83~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[16]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|delay_low_counter[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N51
cyclonev_lcell_comb \d1|Add3~77 (
// Equation(s):
// \d1|Add3~77_sumout  = SUM(( \d1|delay_low_counter [17] ) + ( VCC ) + ( \d1|Add3~74  ))
// \d1|Add3~78  = CARRY(( \d1|delay_low_counter [17] ) + ( VCC ) + ( \d1|Add3~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|delay_low_counter [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~77_sumout ),
	.cout(\d1|Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~77 .extended_lut = "off";
defparam \d1|Add3~77 .lut_mask = 64'h00000000000000FF;
defparam \d1|Add3~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N45
cyclonev_lcell_comb \d1|Selector82~0 (
// Equation(s):
// \d1|Selector82~0_combout  = (!\d1|state.sending~DUPLICATE_q  & \d1|Add3~77_sumout )

	.dataa(!\d1|state.sending~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\d1|Add3~77_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector82~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector82~0 .extended_lut = "off";
defparam \d1|Selector82~0 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \d1|Selector82~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N47
dffeas \d1|delay_low_counter[17] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector82~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[17] .is_wysiwyg = "true";
defparam \d1|delay_low_counter[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N54
cyclonev_lcell_comb \d1|Add3~33 (
// Equation(s):
// \d1|Add3~33_sumout  = SUM(( \d1|delay_low_counter [18] ) + ( VCC ) + ( \d1|Add3~78  ))
// \d1|Add3~34  = CARRY(( \d1|delay_low_counter [18] ) + ( VCC ) + ( \d1|Add3~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_low_counter [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~33_sumout ),
	.cout(\d1|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~33 .extended_lut = "off";
defparam \d1|Add3~33 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N39
cyclonev_lcell_comb \d1|Selector81~0 (
// Equation(s):
// \d1|Selector81~0_combout  = ( \d1|Add3~33_sumout  & ( !\d1|state.sending~DUPLICATE_q  ) )

	.dataa(!\d1|state.sending~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Add3~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector81~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector81~0 .extended_lut = "off";
defparam \d1|Selector81~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \d1|Selector81~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N40
dffeas \d1|delay_low_counter[18] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector81~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[18] .is_wysiwyg = "true";
defparam \d1|delay_low_counter[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N57
cyclonev_lcell_comb \d1|Add3~53 (
// Equation(s):
// \d1|Add3~53_sumout  = SUM(( \d1|delay_low_counter[19]~DUPLICATE_q  ) + ( VCC ) + ( \d1|Add3~34  ))
// \d1|Add3~54  = CARRY(( \d1|delay_low_counter[19]~DUPLICATE_q  ) + ( VCC ) + ( \d1|Add3~34  ))

	.dataa(!\d1|delay_low_counter[19]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~53_sumout ),
	.cout(\d1|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~53 .extended_lut = "off";
defparam \d1|Add3~53 .lut_mask = 64'h0000000000005555;
defparam \d1|Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N33
cyclonev_lcell_comb \d1|Selector80~0 (
// Equation(s):
// \d1|Selector80~0_combout  = (!\d1|state.sending~DUPLICATE_q  & \d1|Add3~53_sumout )

	.dataa(!\d1|state.sending~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\d1|Add3~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector80~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector80~0 .extended_lut = "off";
defparam \d1|Selector80~0 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \d1|Selector80~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N34
dffeas \d1|delay_low_counter[19]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector80~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[19]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|delay_low_counter[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N0
cyclonev_lcell_comb \d1|Add3~5 (
// Equation(s):
// \d1|Add3~5_sumout  = SUM(( \d1|delay_low_counter [20] ) + ( VCC ) + ( \d1|Add3~54  ))
// \d1|Add3~6  = CARRY(( \d1|delay_low_counter [20] ) + ( VCC ) + ( \d1|Add3~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_low_counter [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~5_sumout ),
	.cout(\d1|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~5 .extended_lut = "off";
defparam \d1|Add3~5 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N3
cyclonev_lcell_comb \d1|Add3~29 (
// Equation(s):
// \d1|Add3~29_sumout  = SUM(( \d1|delay_low_counter [21] ) + ( VCC ) + ( \d1|Add3~6  ))
// \d1|Add3~30  = CARRY(( \d1|delay_low_counter [21] ) + ( VCC ) + ( \d1|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_low_counter [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~29_sumout ),
	.cout(\d1|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~29 .extended_lut = "off";
defparam \d1|Add3~29 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N45
cyclonev_lcell_comb \d1|Selector78~0 (
// Equation(s):
// \d1|Selector78~0_combout  = (!\d1|state.sending~DUPLICATE_q  & \d1|Add3~29_sumout )

	.dataa(gnd),
	.datab(!\d1|state.sending~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\d1|Add3~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector78~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector78~0 .extended_lut = "off";
defparam \d1|Selector78~0 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \d1|Selector78~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N47
dffeas \d1|delay_low_counter[21] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector78~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[21] .is_wysiwyg = "true";
defparam \d1|delay_low_counter[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N6
cyclonev_lcell_comb \d1|Add3~25 (
// Equation(s):
// \d1|Add3~25_sumout  = SUM(( \d1|delay_low_counter [22] ) + ( VCC ) + ( \d1|Add3~30  ))
// \d1|Add3~26  = CARRY(( \d1|delay_low_counter [22] ) + ( VCC ) + ( \d1|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_low_counter [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~25_sumout ),
	.cout(\d1|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~25 .extended_lut = "off";
defparam \d1|Add3~25 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N48
cyclonev_lcell_comb \d1|Selector77~0 (
// Equation(s):
// \d1|Selector77~0_combout  = ( \d1|Add3~25_sumout  & ( !\d1|state.sending~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\d1|state.sending~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector77~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector77~0 .extended_lut = "off";
defparam \d1|Selector77~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \d1|Selector77~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N50
dffeas \d1|delay_low_counter[22] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector77~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[22] .is_wysiwyg = "true";
defparam \d1|delay_low_counter[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N9
cyclonev_lcell_comb \d1|Add3~21 (
// Equation(s):
// \d1|Add3~21_sumout  = SUM(( \d1|delay_low_counter [23] ) + ( VCC ) + ( \d1|Add3~26  ))
// \d1|Add3~22  = CARRY(( \d1|delay_low_counter [23] ) + ( VCC ) + ( \d1|Add3~26  ))

	.dataa(!\d1|delay_low_counter [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~21_sumout ),
	.cout(\d1|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~21 .extended_lut = "off";
defparam \d1|Add3~21 .lut_mask = 64'h0000000000005555;
defparam \d1|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N51
cyclonev_lcell_comb \d1|Selector76~0 (
// Equation(s):
// \d1|Selector76~0_combout  = ( \d1|Add3~21_sumout  & ( !\d1|state.sending~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\d1|state.sending~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector76~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector76~0 .extended_lut = "off";
defparam \d1|Selector76~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \d1|Selector76~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N53
dffeas \d1|delay_low_counter[23] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector76~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[23] .is_wysiwyg = "true";
defparam \d1|delay_low_counter[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N12
cyclonev_lcell_comb \d1|Add3~17 (
// Equation(s):
// \d1|Add3~17_sumout  = SUM(( \d1|delay_low_counter [24] ) + ( VCC ) + ( \d1|Add3~22  ))
// \d1|Add3~18  = CARRY(( \d1|delay_low_counter [24] ) + ( VCC ) + ( \d1|Add3~22  ))

	.dataa(gnd),
	.datab(!\d1|delay_low_counter [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~17_sumout ),
	.cout(\d1|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~17 .extended_lut = "off";
defparam \d1|Add3~17 .lut_mask = 64'h0000000000003333;
defparam \d1|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N42
cyclonev_lcell_comb \d1|Selector75~0 (
// Equation(s):
// \d1|Selector75~0_combout  = ( \d1|Add3~17_sumout  & ( !\d1|state.sending~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\d1|state.sending~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector75~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector75~0 .extended_lut = "off";
defparam \d1|Selector75~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \d1|Selector75~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N44
dffeas \d1|delay_low_counter[24] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector75~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[24] .is_wysiwyg = "true";
defparam \d1|delay_low_counter[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N15
cyclonev_lcell_comb \d1|Add3~13 (
// Equation(s):
// \d1|Add3~13_sumout  = SUM(( \d1|delay_low_counter [25] ) + ( VCC ) + ( \d1|Add3~18  ))
// \d1|Add3~14  = CARRY(( \d1|delay_low_counter [25] ) + ( VCC ) + ( \d1|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_low_counter [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~13_sumout ),
	.cout(\d1|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~13 .extended_lut = "off";
defparam \d1|Add3~13 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N39
cyclonev_lcell_comb \d1|Selector74~0 (
// Equation(s):
// \d1|Selector74~0_combout  = ( \d1|Add3~13_sumout  & ( !\d1|state.sending~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\d1|state.sending~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector74~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector74~0 .extended_lut = "off";
defparam \d1|Selector74~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \d1|Selector74~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N41
dffeas \d1|delay_low_counter[25] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector74~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[25] .is_wysiwyg = "true";
defparam \d1|delay_low_counter[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N18
cyclonev_lcell_comb \d1|Add3~9 (
// Equation(s):
// \d1|Add3~9_sumout  = SUM(( \d1|delay_low_counter [26] ) + ( VCC ) + ( \d1|Add3~14  ))
// \d1|Add3~10  = CARRY(( \d1|delay_low_counter [26] ) + ( VCC ) + ( \d1|Add3~14  ))

	.dataa(gnd),
	.datab(!\d1|delay_low_counter [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~9_sumout ),
	.cout(\d1|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~9 .extended_lut = "off";
defparam \d1|Add3~9 .lut_mask = 64'h0000000000003333;
defparam \d1|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N36
cyclonev_lcell_comb \d1|Selector73~0 (
// Equation(s):
// \d1|Selector73~0_combout  = ( \d1|Add3~9_sumout  & ( !\d1|state.sending~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\d1|state.sending~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector73~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector73~0 .extended_lut = "off";
defparam \d1|Selector73~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \d1|Selector73~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N37
dffeas \d1|delay_low_counter[26] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector73~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[26] .is_wysiwyg = "true";
defparam \d1|delay_low_counter[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N21
cyclonev_lcell_comb \d1|Add3~37 (
// Equation(s):
// \d1|Add3~37_sumout  = SUM(( \d1|delay_low_counter [27] ) + ( VCC ) + ( \d1|Add3~10  ))
// \d1|Add3~38  = CARRY(( \d1|delay_low_counter [27] ) + ( VCC ) + ( \d1|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_low_counter [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~37_sumout ),
	.cout(\d1|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~37 .extended_lut = "off";
defparam \d1|Add3~37 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N15
cyclonev_lcell_comb \d1|Selector72~0 (
// Equation(s):
// \d1|Selector72~0_combout  = (!\d1|state.sending~DUPLICATE_q  & \d1|Add3~37_sumout )

	.dataa(!\d1|state.sending~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Add3~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector72~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector72~0 .extended_lut = "off";
defparam \d1|Selector72~0 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \d1|Selector72~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N16
dffeas \d1|delay_low_counter[27] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector72~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[27] .is_wysiwyg = "true";
defparam \d1|delay_low_counter[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N24
cyclonev_lcell_comb \d1|Add3~49 (
// Equation(s):
// \d1|Add3~49_sumout  = SUM(( \d1|delay_low_counter [28] ) + ( VCC ) + ( \d1|Add3~38  ))
// \d1|Add3~50  = CARRY(( \d1|delay_low_counter [28] ) + ( VCC ) + ( \d1|Add3~38  ))

	.dataa(gnd),
	.datab(!\d1|delay_low_counter [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~49_sumout ),
	.cout(\d1|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~49 .extended_lut = "off";
defparam \d1|Add3~49 .lut_mask = 64'h0000000000003333;
defparam \d1|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N24
cyclonev_lcell_comb \d1|Selector71~0 (
// Equation(s):
// \d1|Selector71~0_combout  = ( \d1|Add3~49_sumout  & ( !\d1|state.sending~DUPLICATE_q  ) )

	.dataa(!\d1|state.sending~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Add3~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector71~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector71~0 .extended_lut = "off";
defparam \d1|Selector71~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \d1|Selector71~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N25
dffeas \d1|delay_low_counter[28] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector71~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[28] .is_wysiwyg = "true";
defparam \d1|delay_low_counter[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N27
cyclonev_lcell_comb \d1|Add3~45 (
// Equation(s):
// \d1|Add3~45_sumout  = SUM(( \d1|delay_low_counter [29] ) + ( VCC ) + ( \d1|Add3~50  ))
// \d1|Add3~46  = CARRY(( \d1|delay_low_counter [29] ) + ( VCC ) + ( \d1|Add3~50  ))

	.dataa(!\d1|delay_low_counter [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~45_sumout ),
	.cout(\d1|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~45 .extended_lut = "off";
defparam \d1|Add3~45 .lut_mask = 64'h0000000000005555;
defparam \d1|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N51
cyclonev_lcell_comb \d1|Selector70~0 (
// Equation(s):
// \d1|Selector70~0_combout  = ( \d1|Add3~45_sumout  & ( !\d1|state.sending~DUPLICATE_q  ) )

	.dataa(!\d1|state.sending~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Add3~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector70~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector70~0 .extended_lut = "off";
defparam \d1|Selector70~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \d1|Selector70~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N52
dffeas \d1|delay_low_counter[29] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector70~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[29] .is_wysiwyg = "true";
defparam \d1|delay_low_counter[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N30
cyclonev_lcell_comb \d1|Add3~41 (
// Equation(s):
// \d1|Add3~41_sumout  = SUM(( \d1|delay_low_counter [30] ) + ( VCC ) + ( \d1|Add3~46  ))
// \d1|Add3~42  = CARRY(( \d1|delay_low_counter [30] ) + ( VCC ) + ( \d1|Add3~46  ))

	.dataa(gnd),
	.datab(!\d1|delay_low_counter [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~41_sumout ),
	.cout(\d1|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~41 .extended_lut = "off";
defparam \d1|Add3~41 .lut_mask = 64'h0000000000003333;
defparam \d1|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N48
cyclonev_lcell_comb \d1|Selector69~0 (
// Equation(s):
// \d1|Selector69~0_combout  = ( \d1|Add3~41_sumout  & ( !\d1|state.sending~DUPLICATE_q  ) )

	.dataa(!\d1|state.sending~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Add3~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector69~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector69~0 .extended_lut = "off";
defparam \d1|Selector69~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \d1|Selector69~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N49
dffeas \d1|delay_low_counter[30] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector69~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[30] .is_wysiwyg = "true";
defparam \d1|delay_low_counter[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N33
cyclonev_lcell_comb \d1|Add3~1 (
// Equation(s):
// \d1|Add3~1_sumout  = SUM(( \d1|delay_low_counter [31] ) + ( VCC ) + ( \d1|Add3~42  ))

	.dataa(!\d1|delay_low_counter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~1 .extended_lut = "off";
defparam \d1|Add3~1 .lut_mask = 64'h0000000000005555;
defparam \d1|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N30
cyclonev_lcell_comb \d1|Selector68~0 (
// Equation(s):
// \d1|Selector68~0_combout  = ( \d1|Add3~1_sumout  & ( !\d1|state.sending~DUPLICATE_q  ) )

	.dataa(!\d1|state.sending~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector68~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector68~0 .extended_lut = "off";
defparam \d1|Selector68~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \d1|Selector68~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N31
dffeas \d1|delay_low_counter[31] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector68~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[31] .is_wysiwyg = "true";
defparam \d1|delay_low_counter[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N36
cyclonev_lcell_comb \d1|Selector35~1 (
// Equation(s):
// \d1|Selector35~1_combout  = ( \d1|state.reset~q  & ( \d1|LessThan3~5_combout  & ( (!\d1|index[31]~DUPLICATE_q  & (\d1|Selector35~0_combout  & !\d1|LessThan1~5_combout )) ) ) ) # ( !\d1|state.reset~q  & ( \d1|LessThan3~5_combout  & ( 
// (!\d1|index[31]~DUPLICATE_q  & (\d1|Selector35~0_combout  & !\d1|LessThan1~5_combout )) ) ) ) # ( \d1|state.reset~q  & ( !\d1|LessThan3~5_combout  & ( (!\d1|delay_low_counter [31]) # ((!\d1|index[31]~DUPLICATE_q  & (\d1|Selector35~0_combout  & 
// !\d1|LessThan1~5_combout ))) ) ) ) # ( !\d1|state.reset~q  & ( !\d1|LessThan3~5_combout  & ( (!\d1|index[31]~DUPLICATE_q  & (\d1|Selector35~0_combout  & !\d1|LessThan1~5_combout )) ) ) )

	.dataa(!\d1|index[31]~DUPLICATE_q ),
	.datab(!\d1|delay_low_counter [31]),
	.datac(!\d1|Selector35~0_combout ),
	.datad(!\d1|LessThan1~5_combout ),
	.datae(!\d1|state.reset~q ),
	.dataf(!\d1|LessThan3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector35~1 .extended_lut = "off";
defparam \d1|Selector35~1 .lut_mask = 64'h0A00CECC0A000A00;
defparam \d1|Selector35~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N38
dffeas \d1|state.reset (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector35~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|state.reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|state.reset .is_wysiwyg = "true";
defparam \d1|state.reset .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N35
dffeas \d1|index[31] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|index [31]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|index[31] .is_wysiwyg = "true";
defparam \d1|index[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N33
cyclonev_lcell_comb \d1|Add1~41 (
// Equation(s):
// \d1|Add1~41_sumout  = SUM(( \d1|index [31] ) + ( GND ) + ( \d1|Add1~126  ))

	.dataa(!\d1|index [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~41 .extended_lut = "off";
defparam \d1|Add1~41 .lut_mask = 64'h0000FFFF00005555;
defparam \d1|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N34
dffeas \d1|index[31]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|state.reset~q ),
	.sload(gnd),
	.ena(!\d1|index[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|index[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|index[31]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|index[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N27
cyclonev_lcell_comb \d1|index[25]~0 (
// Equation(s):
// \d1|index[25]~0_combout  = ( !\d1|state.reset~q  & ( \d1|LessThan3~5_combout  & ( (!\d1|Selector35~0_combout ) # ((!\d1|index[31]~DUPLICATE_q  & !\d1|LessThan1~5_combout )) ) ) ) # ( \d1|state.reset~q  & ( !\d1|LessThan3~5_combout  & ( 
// (!\d1|delay_low_counter [31] & ((!\d1|Selector35~0_combout ) # ((!\d1|index[31]~DUPLICATE_q  & !\d1|LessThan1~5_combout )))) ) ) ) # ( !\d1|state.reset~q  & ( !\d1|LessThan3~5_combout  & ( (!\d1|Selector35~0_combout ) # ((!\d1|index[31]~DUPLICATE_q  & 
// !\d1|LessThan1~5_combout )) ) ) )

	.dataa(!\d1|index[31]~DUPLICATE_q ),
	.datab(!\d1|LessThan1~5_combout ),
	.datac(!\d1|delay_low_counter [31]),
	.datad(!\d1|Selector35~0_combout ),
	.datae(!\d1|state.reset~q ),
	.dataf(!\d1|LessThan3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|index[25]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|index[25]~0 .extended_lut = "off";
defparam \d1|index[25]~0 .lut_mask = 64'hFF88F080FF880000;
defparam \d1|index[25]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N26
dffeas \d1|state.load (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|index[25]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|state.load~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|state.load .is_wysiwyg = "true";
defparam \d1|state.load .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N0
cyclonev_lcell_comb \d1|Add2~33 (
// Equation(s):
// \d1|Add2~33_sumout  = SUM(( \d1|delay_high_counter[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \d1|Add2~34  = CARRY(( \d1|delay_high_counter[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_high_counter[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add2~33_sumout ),
	.cout(\d1|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~33 .extended_lut = "off";
defparam \d1|Add2~33 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N48
cyclonev_lcell_comb \d1|delay_high_counter[1]~0 (
// Equation(s):
// \d1|delay_high_counter[1]~0_combout  = ( !\d1|LessThan0~5_combout  & ( \d1|LessThan2~5_combout  & ( (!\d1|bit_counter [31] & \d1|state.sending~DUPLICATE_q ) ) ) ) # ( \d1|LessThan0~5_combout  & ( !\d1|LessThan2~5_combout  & ( (!\d1|delay_high_counter [31] 
// & \d1|state.send_bit~q ) ) ) ) # ( !\d1|LessThan0~5_combout  & ( !\d1|LessThan2~5_combout  & ( (!\d1|delay_high_counter [31] & (((!\d1|bit_counter [31] & \d1|state.sending~DUPLICATE_q )) # (\d1|state.send_bit~q ))) # (\d1|delay_high_counter [31] & 
// (!\d1|bit_counter [31] & (\d1|state.sending~DUPLICATE_q ))) ) ) )

	.dataa(!\d1|delay_high_counter [31]),
	.datab(!\d1|bit_counter [31]),
	.datac(!\d1|state.sending~DUPLICATE_q ),
	.datad(!\d1|state.send_bit~q ),
	.datae(!\d1|LessThan0~5_combout ),
	.dataf(!\d1|LessThan2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|delay_high_counter[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|delay_high_counter[1]~0 .extended_lut = "off";
defparam \d1|delay_high_counter[1]~0 .lut_mask = 64'h0CAE00AA0C0C0000;
defparam \d1|delay_high_counter[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N2
dffeas \d1|delay_high_counter[0]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|delay_high_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N3
cyclonev_lcell_comb \d1|Add2~81 (
// Equation(s):
// \d1|Add2~81_sumout  = SUM(( \d1|delay_high_counter [1] ) + ( VCC ) + ( \d1|Add2~34  ))
// \d1|Add2~82  = CARRY(( \d1|delay_high_counter [1] ) + ( VCC ) + ( \d1|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_high_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add2~81_sumout ),
	.cout(\d1|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~81 .extended_lut = "off";
defparam \d1|Add2~81 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N21
cyclonev_lcell_comb \d1|Selector66~0 (
// Equation(s):
// \d1|Selector66~0_combout  = ( \d1|Add2~81_sumout  & ( (!\d1|Mux0~12_combout ) # (\d1|state.send_bit~q ) ) ) # ( !\d1|Add2~81_sumout  & ( (!\d1|Mux0~12_combout  & !\d1|state.send_bit~q ) ) )

	.dataa(!\d1|Mux0~12_combout ),
	.datab(gnd),
	.datac(!\d1|state.send_bit~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Add2~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector66~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector66~0 .extended_lut = "off";
defparam \d1|Selector66~0 .lut_mask = 64'hA0A0A0A0AFAFAFAF;
defparam \d1|Selector66~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N22
dffeas \d1|delay_high_counter[1] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector66~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[1] .is_wysiwyg = "true";
defparam \d1|delay_high_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N6
cyclonev_lcell_comb \d1|Add2~29 (
// Equation(s):
// \d1|Add2~29_sumout  = SUM(( \d1|delay_high_counter [2] ) + ( VCC ) + ( \d1|Add2~82  ))
// \d1|Add2~30  = CARRY(( \d1|delay_high_counter [2] ) + ( VCC ) + ( \d1|Add2~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_high_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add2~29_sumout ),
	.cout(\d1|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~29 .extended_lut = "off";
defparam \d1|Add2~29 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N7
dffeas \d1|delay_high_counter[2] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[2] .is_wysiwyg = "true";
defparam \d1|delay_high_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N9
cyclonev_lcell_comb \d1|Add2~5 (
// Equation(s):
// \d1|Add2~5_sumout  = SUM(( \d1|delay_high_counter [3] ) + ( VCC ) + ( \d1|Add2~30  ))
// \d1|Add2~6  = CARRY(( \d1|delay_high_counter [3] ) + ( VCC ) + ( \d1|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_high_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add2~5_sumout ),
	.cout(\d1|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~5 .extended_lut = "off";
defparam \d1|Add2~5 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N11
dffeas \d1|delay_high_counter[3] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[3] .is_wysiwyg = "true";
defparam \d1|delay_high_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N12
cyclonev_lcell_comb \d1|Add2~85 (
// Equation(s):
// \d1|Add2~85_sumout  = SUM(( \d1|delay_high_counter [4] ) + ( VCC ) + ( \d1|Add2~6  ))
// \d1|Add2~86  = CARRY(( \d1|delay_high_counter [4] ) + ( VCC ) + ( \d1|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_high_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add2~85_sumout ),
	.cout(\d1|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~85 .extended_lut = "off";
defparam \d1|Add2~85 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N54
cyclonev_lcell_comb \d1|Selector63~0 (
// Equation(s):
// \d1|Selector63~0_combout  = ( \d1|Add2~85_sumout  & ( (\d1|state.send_bit~q ) # (\d1|Mux0~12_combout ) ) ) # ( !\d1|Add2~85_sumout  & ( (\d1|Mux0~12_combout  & !\d1|state.send_bit~q ) ) )

	.dataa(!\d1|Mux0~12_combout ),
	.datab(!\d1|state.send_bit~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Add2~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector63~0 .extended_lut = "off";
defparam \d1|Selector63~0 .lut_mask = 64'h4444444477777777;
defparam \d1|Selector63~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N55
dffeas \d1|delay_high_counter[4] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector63~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[4] .is_wysiwyg = "true";
defparam \d1|delay_high_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N15
cyclonev_lcell_comb \d1|Add2~89 (
// Equation(s):
// \d1|Add2~89_sumout  = SUM(( \d1|delay_high_counter [5] ) + ( VCC ) + ( \d1|Add2~86  ))
// \d1|Add2~90  = CARRY(( \d1|delay_high_counter [5] ) + ( VCC ) + ( \d1|Add2~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|delay_high_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add2~89_sumout ),
	.cout(\d1|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~89 .extended_lut = "off";
defparam \d1|Add2~89 .lut_mask = 64'h00000000000000FF;
defparam \d1|Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N57
cyclonev_lcell_comb \d1|Selector62~0 (
// Equation(s):
// \d1|Selector62~0_combout  = ( \d1|Add2~89_sumout  & ( (!\d1|Mux0~12_combout ) # (\d1|state.send_bit~q ) ) ) # ( !\d1|Add2~89_sumout  & ( (!\d1|Mux0~12_combout  & !\d1|state.send_bit~q ) ) )

	.dataa(!\d1|Mux0~12_combout ),
	.datab(gnd),
	.datac(!\d1|state.send_bit~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Add2~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector62~0 .extended_lut = "off";
defparam \d1|Selector62~0 .lut_mask = 64'hA0A0A0A0AFAFAFAF;
defparam \d1|Selector62~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N58
dffeas \d1|delay_high_counter[5] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector62~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[5] .is_wysiwyg = "true";
defparam \d1|delay_high_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N18
cyclonev_lcell_comb \d1|Add2~93 (
// Equation(s):
// \d1|Add2~93_sumout  = SUM(( \d1|delay_high_counter [6] ) + ( VCC ) + ( \d1|Add2~90  ))
// \d1|Add2~94  = CARRY(( \d1|delay_high_counter [6] ) + ( VCC ) + ( \d1|Add2~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|delay_high_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add2~93_sumout ),
	.cout(\d1|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~93 .extended_lut = "off";
defparam \d1|Add2~93 .lut_mask = 64'h00000000000000FF;
defparam \d1|Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N18
cyclonev_lcell_comb \d1|Selector61~0 (
// Equation(s):
// \d1|Selector61~0_combout  = ( \d1|Add2~93_sumout  & ( (\d1|state.send_bit~q ) # (\d1|Mux0~12_combout ) ) ) # ( !\d1|Add2~93_sumout  & ( (\d1|Mux0~12_combout  & !\d1|state.send_bit~q ) ) )

	.dataa(!\d1|Mux0~12_combout ),
	.datab(!\d1|state.send_bit~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Add2~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector61~0 .extended_lut = "off";
defparam \d1|Selector61~0 .lut_mask = 64'h4444444477777777;
defparam \d1|Selector61~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N19
dffeas \d1|delay_high_counter[6] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector61~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[6] .is_wysiwyg = "true";
defparam \d1|delay_high_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N21
cyclonev_lcell_comb \d1|Add2~101 (
// Equation(s):
// \d1|Add2~101_sumout  = SUM(( \d1|delay_high_counter [7] ) + ( VCC ) + ( \d1|Add2~94  ))
// \d1|Add2~102  = CARRY(( \d1|delay_high_counter [7] ) + ( VCC ) + ( \d1|Add2~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_high_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add2~101_sumout ),
	.cout(\d1|Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~101 .extended_lut = "off";
defparam \d1|Add2~101 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N22
dffeas \d1|delay_high_counter[7] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[7] .is_wysiwyg = "true";
defparam \d1|delay_high_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N24
cyclonev_lcell_comb \d1|Add2~105 (
// Equation(s):
// \d1|Add2~105_sumout  = SUM(( \d1|delay_high_counter [8] ) + ( VCC ) + ( \d1|Add2~102  ))
// \d1|Add2~106  = CARRY(( \d1|delay_high_counter [8] ) + ( VCC ) + ( \d1|Add2~102  ))

	.dataa(gnd),
	.datab(!\d1|delay_high_counter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add2~105_sumout ),
	.cout(\d1|Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~105 .extended_lut = "off";
defparam \d1|Add2~105 .lut_mask = 64'h0000000000003333;
defparam \d1|Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N25
dffeas \d1|delay_high_counter[8] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[8] .is_wysiwyg = "true";
defparam \d1|delay_high_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N27
cyclonev_lcell_comb \d1|Add2~109 (
// Equation(s):
// \d1|Add2~109_sumout  = SUM(( \d1|delay_high_counter [9] ) + ( VCC ) + ( \d1|Add2~106  ))
// \d1|Add2~110  = CARRY(( \d1|delay_high_counter [9] ) + ( VCC ) + ( \d1|Add2~106  ))

	.dataa(!\d1|delay_high_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add2~109_sumout ),
	.cout(\d1|Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~109 .extended_lut = "off";
defparam \d1|Add2~109 .lut_mask = 64'h0000000000005555;
defparam \d1|Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N29
dffeas \d1|delay_high_counter[9] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[9] .is_wysiwyg = "true";
defparam \d1|delay_high_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N30
cyclonev_lcell_comb \d1|Add2~113 (
// Equation(s):
// \d1|Add2~113_sumout  = SUM(( \d1|delay_high_counter [10] ) + ( VCC ) + ( \d1|Add2~110  ))
// \d1|Add2~114  = CARRY(( \d1|delay_high_counter [10] ) + ( VCC ) + ( \d1|Add2~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_high_counter [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add2~113_sumout ),
	.cout(\d1|Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~113 .extended_lut = "off";
defparam \d1|Add2~113 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N31
dffeas \d1|delay_high_counter[10] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[10] .is_wysiwyg = "true";
defparam \d1|delay_high_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N33
cyclonev_lcell_comb \d1|Add2~117 (
// Equation(s):
// \d1|Add2~117_sumout  = SUM(( \d1|delay_high_counter [11] ) + ( VCC ) + ( \d1|Add2~114  ))
// \d1|Add2~118  = CARRY(( \d1|delay_high_counter [11] ) + ( VCC ) + ( \d1|Add2~114  ))

	.dataa(!\d1|delay_high_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add2~117_sumout ),
	.cout(\d1|Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~117 .extended_lut = "off";
defparam \d1|Add2~117 .lut_mask = 64'h0000000000005555;
defparam \d1|Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N35
dffeas \d1|delay_high_counter[11] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[11] .is_wysiwyg = "true";
defparam \d1|delay_high_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N36
cyclonev_lcell_comb \d1|Add2~121 (
// Equation(s):
// \d1|Add2~121_sumout  = SUM(( \d1|delay_high_counter [12] ) + ( VCC ) + ( \d1|Add2~118  ))
// \d1|Add2~122  = CARRY(( \d1|delay_high_counter [12] ) + ( VCC ) + ( \d1|Add2~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_high_counter [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add2~121_sumout ),
	.cout(\d1|Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~121 .extended_lut = "off";
defparam \d1|Add2~121 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N39
cyclonev_lcell_comb \d1|Add2~125 (
// Equation(s):
// \d1|Add2~125_sumout  = SUM(( \d1|delay_high_counter [13] ) + ( VCC ) + ( \d1|Add2~122  ))
// \d1|Add2~126  = CARRY(( \d1|delay_high_counter [13] ) + ( VCC ) + ( \d1|Add2~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_high_counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add2~125_sumout ),
	.cout(\d1|Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~125 .extended_lut = "off";
defparam \d1|Add2~125 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N40
dffeas \d1|delay_high_counter[13] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[13] .is_wysiwyg = "true";
defparam \d1|delay_high_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N42
cyclonev_lcell_comb \d1|Add2~57 (
// Equation(s):
// \d1|Add2~57_sumout  = SUM(( \d1|delay_high_counter [14] ) + ( VCC ) + ( \d1|Add2~126  ))
// \d1|Add2~58  = CARRY(( \d1|delay_high_counter [14] ) + ( VCC ) + ( \d1|Add2~126  ))

	.dataa(gnd),
	.datab(!\d1|delay_high_counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add2~57_sumout ),
	.cout(\d1|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~57 .extended_lut = "off";
defparam \d1|Add2~57 .lut_mask = 64'h0000000000003333;
defparam \d1|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N43
dffeas \d1|delay_high_counter[14] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[14] .is_wysiwyg = "true";
defparam \d1|delay_high_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N45
cyclonev_lcell_comb \d1|Add2~61 (
// Equation(s):
// \d1|Add2~61_sumout  = SUM(( \d1|delay_high_counter [15] ) + ( VCC ) + ( \d1|Add2~58  ))
// \d1|Add2~62  = CARRY(( \d1|delay_high_counter [15] ) + ( VCC ) + ( \d1|Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_high_counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add2~61_sumout ),
	.cout(\d1|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~61 .extended_lut = "off";
defparam \d1|Add2~61 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N47
dffeas \d1|delay_high_counter[15] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[15] .is_wysiwyg = "true";
defparam \d1|delay_high_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N48
cyclonev_lcell_comb \d1|Add2~65 (
// Equation(s):
// \d1|Add2~65_sumout  = SUM(( \d1|delay_high_counter [16] ) + ( VCC ) + ( \d1|Add2~62  ))
// \d1|Add2~66  = CARRY(( \d1|delay_high_counter [16] ) + ( VCC ) + ( \d1|Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_high_counter [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add2~65_sumout ),
	.cout(\d1|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~65 .extended_lut = "off";
defparam \d1|Add2~65 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N50
dffeas \d1|delay_high_counter[16] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[16] .is_wysiwyg = "true";
defparam \d1|delay_high_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N51
cyclonev_lcell_comb \d1|Add2~69 (
// Equation(s):
// \d1|Add2~69_sumout  = SUM(( \d1|delay_high_counter [17] ) + ( VCC ) + ( \d1|Add2~66  ))
// \d1|Add2~70  = CARRY(( \d1|delay_high_counter [17] ) + ( VCC ) + ( \d1|Add2~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_high_counter [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add2~69_sumout ),
	.cout(\d1|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~69 .extended_lut = "off";
defparam \d1|Add2~69 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N52
dffeas \d1|delay_high_counter[17] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[17] .is_wysiwyg = "true";
defparam \d1|delay_high_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N54
cyclonev_lcell_comb \d1|Add2~73 (
// Equation(s):
// \d1|Add2~73_sumout  = SUM(( \d1|delay_high_counter [18] ) + ( VCC ) + ( \d1|Add2~70  ))
// \d1|Add2~74  = CARRY(( \d1|delay_high_counter [18] ) + ( VCC ) + ( \d1|Add2~70  ))

	.dataa(gnd),
	.datab(!\d1|delay_high_counter [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add2~73_sumout ),
	.cout(\d1|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~73 .extended_lut = "off";
defparam \d1|Add2~73 .lut_mask = 64'h0000000000003333;
defparam \d1|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N55
dffeas \d1|delay_high_counter[18] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[18] .is_wysiwyg = "true";
defparam \d1|delay_high_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N57
cyclonev_lcell_comb \d1|Add2~77 (
// Equation(s):
// \d1|Add2~77_sumout  = SUM(( \d1|delay_high_counter [19] ) + ( VCC ) + ( \d1|Add2~74  ))
// \d1|Add2~78  = CARRY(( \d1|delay_high_counter [19] ) + ( VCC ) + ( \d1|Add2~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_high_counter [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add2~77_sumout ),
	.cout(\d1|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~77 .extended_lut = "off";
defparam \d1|Add2~77 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N59
dffeas \d1|delay_high_counter[19] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[19] .is_wysiwyg = "true";
defparam \d1|delay_high_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N0
cyclonev_lcell_comb \d1|Add2~97 (
// Equation(s):
// \d1|Add2~97_sumout  = SUM(( \d1|delay_high_counter [20] ) + ( VCC ) + ( \d1|Add2~78  ))
// \d1|Add2~98  = CARRY(( \d1|delay_high_counter [20] ) + ( VCC ) + ( \d1|Add2~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_high_counter [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add2~97_sumout ),
	.cout(\d1|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~97 .extended_lut = "off";
defparam \d1|Add2~97 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N2
dffeas \d1|delay_high_counter[20] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[20] .is_wysiwyg = "true";
defparam \d1|delay_high_counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N3
cyclonev_lcell_comb \d1|Add2~37 (
// Equation(s):
// \d1|Add2~37_sumout  = SUM(( \d1|delay_high_counter [21] ) + ( VCC ) + ( \d1|Add2~98  ))
// \d1|Add2~38  = CARRY(( \d1|delay_high_counter [21] ) + ( VCC ) + ( \d1|Add2~98  ))

	.dataa(!\d1|delay_high_counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add2~37_sumout ),
	.cout(\d1|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~37 .extended_lut = "off";
defparam \d1|Add2~37 .lut_mask = 64'h0000000000005555;
defparam \d1|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N5
dffeas \d1|delay_high_counter[21] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[21] .is_wysiwyg = "true";
defparam \d1|delay_high_counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N6
cyclonev_lcell_comb \d1|Add2~41 (
// Equation(s):
// \d1|Add2~41_sumout  = SUM(( \d1|delay_high_counter [22] ) + ( VCC ) + ( \d1|Add2~38  ))
// \d1|Add2~42  = CARRY(( \d1|delay_high_counter [22] ) + ( VCC ) + ( \d1|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_high_counter [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add2~41_sumout ),
	.cout(\d1|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~41 .extended_lut = "off";
defparam \d1|Add2~41 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N7
dffeas \d1|delay_high_counter[22] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[22] .is_wysiwyg = "true";
defparam \d1|delay_high_counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N9
cyclonev_lcell_comb \d1|Add2~45 (
// Equation(s):
// \d1|Add2~45_sumout  = SUM(( \d1|delay_high_counter [23] ) + ( VCC ) + ( \d1|Add2~42  ))
// \d1|Add2~46  = CARRY(( \d1|delay_high_counter [23] ) + ( VCC ) + ( \d1|Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_high_counter [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add2~45_sumout ),
	.cout(\d1|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~45 .extended_lut = "off";
defparam \d1|Add2~45 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N11
dffeas \d1|delay_high_counter[23] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[23] .is_wysiwyg = "true";
defparam \d1|delay_high_counter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N12
cyclonev_lcell_comb \d1|Add2~49 (
// Equation(s):
// \d1|Add2~49_sumout  = SUM(( \d1|delay_high_counter [24] ) + ( VCC ) + ( \d1|Add2~46  ))
// \d1|Add2~50  = CARRY(( \d1|delay_high_counter [24] ) + ( VCC ) + ( \d1|Add2~46  ))

	.dataa(gnd),
	.datab(!\d1|delay_high_counter [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add2~49_sumout ),
	.cout(\d1|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~49 .extended_lut = "off";
defparam \d1|Add2~49 .lut_mask = 64'h0000000000003333;
defparam \d1|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N14
dffeas \d1|delay_high_counter[24] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[24] .is_wysiwyg = "true";
defparam \d1|delay_high_counter[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N15
cyclonev_lcell_comb \d1|Add2~53 (
// Equation(s):
// \d1|Add2~53_sumout  = SUM(( \d1|delay_high_counter [25] ) + ( VCC ) + ( \d1|Add2~50  ))
// \d1|Add2~54  = CARRY(( \d1|delay_high_counter [25] ) + ( VCC ) + ( \d1|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_high_counter [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add2~53_sumout ),
	.cout(\d1|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~53 .extended_lut = "off";
defparam \d1|Add2~53 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N17
dffeas \d1|delay_high_counter[25] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[25] .is_wysiwyg = "true";
defparam \d1|delay_high_counter[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N18
cyclonev_lcell_comb \d1|Add2~9 (
// Equation(s):
// \d1|Add2~9_sumout  = SUM(( \d1|delay_high_counter [26] ) + ( VCC ) + ( \d1|Add2~54  ))
// \d1|Add2~10  = CARRY(( \d1|delay_high_counter [26] ) + ( VCC ) + ( \d1|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_high_counter [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add2~9_sumout ),
	.cout(\d1|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~9 .extended_lut = "off";
defparam \d1|Add2~9 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N20
dffeas \d1|delay_high_counter[26] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[26] .is_wysiwyg = "true";
defparam \d1|delay_high_counter[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N21
cyclonev_lcell_comb \d1|Add2~13 (
// Equation(s):
// \d1|Add2~13_sumout  = SUM(( \d1|delay_high_counter [27] ) + ( VCC ) + ( \d1|Add2~10  ))
// \d1|Add2~14  = CARRY(( \d1|delay_high_counter [27] ) + ( VCC ) + ( \d1|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_high_counter [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add2~13_sumout ),
	.cout(\d1|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~13 .extended_lut = "off";
defparam \d1|Add2~13 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N22
dffeas \d1|delay_high_counter[27] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[27] .is_wysiwyg = "true";
defparam \d1|delay_high_counter[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N24
cyclonev_lcell_comb \d1|Add2~17 (
// Equation(s):
// \d1|Add2~17_sumout  = SUM(( \d1|delay_high_counter [28] ) + ( VCC ) + ( \d1|Add2~14  ))
// \d1|Add2~18  = CARRY(( \d1|delay_high_counter [28] ) + ( VCC ) + ( \d1|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|delay_high_counter [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add2~17_sumout ),
	.cout(\d1|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~17 .extended_lut = "off";
defparam \d1|Add2~17 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N26
dffeas \d1|delay_high_counter[28] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[28] .is_wysiwyg = "true";
defparam \d1|delay_high_counter[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N27
cyclonev_lcell_comb \d1|Add2~21 (
// Equation(s):
// \d1|Add2~21_sumout  = SUM(( \d1|delay_high_counter [29] ) + ( VCC ) + ( \d1|Add2~18  ))
// \d1|Add2~22  = CARRY(( \d1|delay_high_counter [29] ) + ( VCC ) + ( \d1|Add2~18  ))

	.dataa(!\d1|delay_high_counter [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add2~21_sumout ),
	.cout(\d1|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~21 .extended_lut = "off";
defparam \d1|Add2~21 .lut_mask = 64'h0000000000005555;
defparam \d1|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N29
dffeas \d1|delay_high_counter[29] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[29] .is_wysiwyg = "true";
defparam \d1|delay_high_counter[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N30
cyclonev_lcell_comb \d1|Add2~25 (
// Equation(s):
// \d1|Add2~25_sumout  = SUM(( \d1|delay_high_counter [30] ) + ( VCC ) + ( \d1|Add2~22  ))
// \d1|Add2~26  = CARRY(( \d1|delay_high_counter [30] ) + ( VCC ) + ( \d1|Add2~22  ))

	.dataa(gnd),
	.datab(!\d1|delay_high_counter [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add2~25_sumout ),
	.cout(\d1|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~25 .extended_lut = "off";
defparam \d1|Add2~25 .lut_mask = 64'h0000000000003333;
defparam \d1|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N32
dffeas \d1|delay_high_counter[30] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[30] .is_wysiwyg = "true";
defparam \d1|delay_high_counter[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N33
cyclonev_lcell_comb \d1|Add2~1 (
// Equation(s):
// \d1|Add2~1_sumout  = SUM(( \d1|delay_high_counter [31] ) + ( VCC ) + ( \d1|Add2~26  ))

	.dataa(!\d1|delay_high_counter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~1 .extended_lut = "off";
defparam \d1|Add2~1 .lut_mask = 64'h0000000000005555;
defparam \d1|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N35
dffeas \d1|delay_high_counter[31] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[31] .is_wysiwyg = "true";
defparam \d1|delay_high_counter[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N12
cyclonev_lcell_comb \d1|Selector33~0 (
// Equation(s):
// \d1|Selector33~0_combout  = ( \d1|LessThan2~5_combout  & ( \d1|delay_high_counter [31] & ( (!\d1|state.load~q ) # ((\d1|state.send_bit~q  & ((\d1|delay_low_counter [31]) # (\d1|LessThan3~5_combout )))) ) ) ) # ( !\d1|LessThan2~5_combout  & ( 
// \d1|delay_high_counter [31] & ( (!\d1|state.load~q ) # ((\d1|state.send_bit~q  & ((\d1|delay_low_counter [31]) # (\d1|LessThan3~5_combout )))) ) ) ) # ( \d1|LessThan2~5_combout  & ( !\d1|delay_high_counter [31] & ( (!\d1|state.load~q ) # 
// ((\d1|state.send_bit~q  & ((\d1|delay_low_counter [31]) # (\d1|LessThan3~5_combout )))) ) ) ) # ( !\d1|LessThan2~5_combout  & ( !\d1|delay_high_counter [31] & ( !\d1|state.load~q  ) ) )

	.dataa(!\d1|state.load~q ),
	.datab(!\d1|LessThan3~5_combout ),
	.datac(!\d1|state.send_bit~q ),
	.datad(!\d1|delay_low_counter [31]),
	.datae(!\d1|LessThan2~5_combout ),
	.dataf(!\d1|delay_high_counter [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector33~0 .extended_lut = "off";
defparam \d1|Selector33~0 .lut_mask = 64'hAAAAABAFABAFABAF;
defparam \d1|Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N14
dffeas \d1|state.sending~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|state.sending~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|state.sending~DUPLICATE .is_wysiwyg = "true";
defparam \d1|state.sending~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N36
cyclonev_lcell_comb \d1|Selector79~0 (
// Equation(s):
// \d1|Selector79~0_combout  = (!\d1|state.sending~DUPLICATE_q  & \d1|Add3~5_sumout )

	.dataa(!\d1|state.sending~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\d1|Add3~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector79~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector79~0 .extended_lut = "off";
defparam \d1|Selector79~0 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \d1|Selector79~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N38
dffeas \d1|delay_low_counter[20]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector79~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[20]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|delay_low_counter[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N35
dffeas \d1|delay_low_counter[19] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector80~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[19] .is_wysiwyg = "true";
defparam \d1|delay_low_counter[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N50
dffeas \d1|delay_low_counter[30]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector69~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[30]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|delay_low_counter[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N17
dffeas \d1|delay_low_counter[27]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector72~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[27]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|delay_low_counter[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N26
dffeas \d1|delay_low_counter[28]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector71~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[28]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|delay_low_counter[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N42
cyclonev_lcell_comb \d1|LessThan3~1 (
// Equation(s):
// \d1|LessThan3~1_combout  = ( !\d1|delay_low_counter [18] & ( !\d1|delay_low_counter[28]~DUPLICATE_q  & ( (!\d1|delay_low_counter [19] & (!\d1|delay_low_counter [29] & (!\d1|delay_low_counter[30]~DUPLICATE_q  & !\d1|delay_low_counter[27]~DUPLICATE_q ))) ) 
// ) )

	.dataa(!\d1|delay_low_counter [19]),
	.datab(!\d1|delay_low_counter [29]),
	.datac(!\d1|delay_low_counter[30]~DUPLICATE_q ),
	.datad(!\d1|delay_low_counter[27]~DUPLICATE_q ),
	.datae(!\d1|delay_low_counter [18]),
	.dataf(!\d1|delay_low_counter[28]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan3~1 .extended_lut = "off";
defparam \d1|LessThan3~1 .lut_mask = 64'h8000000000000000;
defparam \d1|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N5
dffeas \d1|delay_low_counter[7] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector92~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[7] .is_wysiwyg = "true";
defparam \d1|delay_low_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N18
cyclonev_lcell_comb \d1|LessThan3~4 (
// Equation(s):
// \d1|LessThan3~4_combout  = ( !\d1|delay_low_counter [9] & ( !\d1|delay_low_counter [15] & ( (!\d1|delay_low_counter [0] & (!\d1|delay_low_counter [11] & (!\d1|delay_low_counter [7] & !\d1|delay_low_counter [8]))) ) ) )

	.dataa(!\d1|delay_low_counter [0]),
	.datab(!\d1|delay_low_counter [11]),
	.datac(!\d1|delay_low_counter [7]),
	.datad(!\d1|delay_low_counter [8]),
	.datae(!\d1|delay_low_counter [9]),
	.dataf(!\d1|delay_low_counter [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan3~4 .extended_lut = "off";
defparam \d1|LessThan3~4 .lut_mask = 64'h8000000000000000;
defparam \d1|LessThan3~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N56
dffeas \d1|delay_low_counter[6] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector93~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[6] .is_wysiwyg = "true";
defparam \d1|delay_low_counter[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N58
dffeas \d1|delay_low_counter[4] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector95~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[4] .is_wysiwyg = "true";
defparam \d1|delay_low_counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N30
cyclonev_lcell_comb \d1|LessThan3~3 (
// Equation(s):
// \d1|LessThan3~3_combout  = ( !\d1|delay_low_counter [5] & ( !\d1|delay_low_counter [2] & ( (!\d1|delay_low_counter [6] & (!\d1|delay_low_counter [3] & (!\d1|delay_low_counter [4] & !\d1|delay_low_counter [1]))) ) ) )

	.dataa(!\d1|delay_low_counter [6]),
	.datab(!\d1|delay_low_counter [3]),
	.datac(!\d1|delay_low_counter [4]),
	.datad(!\d1|delay_low_counter [1]),
	.datae(!\d1|delay_low_counter [5]),
	.dataf(!\d1|delay_low_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan3~3 .extended_lut = "off";
defparam \d1|LessThan3~3 .lut_mask = 64'h8000000000000000;
defparam \d1|LessThan3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N41
dffeas \d1|delay_low_counter[14] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector85~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[14] .is_wysiwyg = "true";
defparam \d1|delay_low_counter[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N44
dffeas \d1|delay_low_counter[16] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector83~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Selector0~0_combout ),
	.sload(gnd),
	.ena(\d1|delay_low_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_low_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_low_counter[16] .is_wysiwyg = "true";
defparam \d1|delay_low_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N6
cyclonev_lcell_comb \d1|LessThan3~2 (
// Equation(s):
// \d1|LessThan3~2_combout  = ( !\d1|delay_low_counter [12] & ( !\d1|delay_low_counter [16] & ( (!\d1|delay_low_counter [10] & (!\d1|delay_low_counter [17] & (!\d1|delay_low_counter [13] & !\d1|delay_low_counter [14]))) ) ) )

	.dataa(!\d1|delay_low_counter [10]),
	.datab(!\d1|delay_low_counter [17]),
	.datac(!\d1|delay_low_counter [13]),
	.datad(!\d1|delay_low_counter [14]),
	.datae(!\d1|delay_low_counter [12]),
	.dataf(!\d1|delay_low_counter [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan3~2 .extended_lut = "off";
defparam \d1|LessThan3~2 .lut_mask = 64'h8000000000000000;
defparam \d1|LessThan3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N54
cyclonev_lcell_comb \d1|LessThan3~0 (
// Equation(s):
// \d1|LessThan3~0_combout  = ( !\d1|delay_low_counter [21] & ( !\d1|delay_low_counter [25] & ( (!\d1|delay_low_counter [22] & (!\d1|delay_low_counter [24] & (!\d1|delay_low_counter [23] & !\d1|delay_low_counter [26]))) ) ) )

	.dataa(!\d1|delay_low_counter [22]),
	.datab(!\d1|delay_low_counter [24]),
	.datac(!\d1|delay_low_counter [23]),
	.datad(!\d1|delay_low_counter [26]),
	.datae(!\d1|delay_low_counter [21]),
	.dataf(!\d1|delay_low_counter [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan3~0 .extended_lut = "off";
defparam \d1|LessThan3~0 .lut_mask = 64'h8000000000000000;
defparam \d1|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N54
cyclonev_lcell_comb \d1|LessThan3~5 (
// Equation(s):
// \d1|LessThan3~5_combout  = ( \d1|LessThan3~2_combout  & ( \d1|LessThan3~0_combout  & ( (!\d1|delay_low_counter[20]~DUPLICATE_q  & (\d1|LessThan3~1_combout  & (\d1|LessThan3~4_combout  & \d1|LessThan3~3_combout ))) ) ) )

	.dataa(!\d1|delay_low_counter[20]~DUPLICATE_q ),
	.datab(!\d1|LessThan3~1_combout ),
	.datac(!\d1|LessThan3~4_combout ),
	.datad(!\d1|LessThan3~3_combout ),
	.datae(!\d1|LessThan3~2_combout ),
	.dataf(!\d1|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan3~5 .extended_lut = "off";
defparam \d1|LessThan3~5 .lut_mask = 64'h0000000000000002;
defparam \d1|LessThan3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N30
cyclonev_lcell_comb \d1|Selector34~0 (
// Equation(s):
// \d1|Selector34~0_combout  = ( \d1|state.send_bit~q  & ( \d1|delay_high_counter [31] & ( ((!\d1|LessThan3~5_combout  & !\d1|delay_low_counter [31])) # (\d1|Selector0~0_combout ) ) ) ) # ( !\d1|state.send_bit~q  & ( \d1|delay_high_counter [31] & ( 
// \d1|Selector0~0_combout  ) ) ) # ( \d1|state.send_bit~q  & ( !\d1|delay_high_counter [31] & ( (!\d1|LessThan2~5_combout ) # (((!\d1|LessThan3~5_combout  & !\d1|delay_low_counter [31])) # (\d1|Selector0~0_combout )) ) ) ) # ( !\d1|state.send_bit~q  & ( 
// !\d1|delay_high_counter [31] & ( \d1|Selector0~0_combout  ) ) )

	.dataa(!\d1|LessThan2~5_combout ),
	.datab(!\d1|LessThan3~5_combout ),
	.datac(!\d1|Selector0~0_combout ),
	.datad(!\d1|delay_low_counter [31]),
	.datae(!\d1|state.send_bit~q ),
	.dataf(!\d1|delay_high_counter [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector34~0 .extended_lut = "off";
defparam \d1|Selector34~0 .lut_mask = 64'h0F0FEFAF0F0FCF0F;
defparam \d1|Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N32
dffeas \d1|state.send_bit (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|state.send_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|state.send_bit .is_wysiwyg = "true";
defparam \d1|state.send_bit .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y7_N38
dffeas \d1|delay_high_counter[12] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[12] .is_wysiwyg = "true";
defparam \d1|delay_high_counter[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y7_N37
dffeas \d1|delay_high_counter[12]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[12]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|delay_high_counter[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N33
cyclonev_lcell_comb \d1|LessThan2~4 (
// Equation(s):
// \d1|LessThan2~4_combout  = ( !\d1|delay_high_counter [13] & ( !\d1|delay_high_counter [9] & ( (!\d1|delay_high_counter[12]~DUPLICATE_q  & (!\d1|delay_high_counter [10] & (!\d1|delay_high_counter [11] & !\d1|delay_high_counter [8]))) ) ) )

	.dataa(!\d1|delay_high_counter[12]~DUPLICATE_q ),
	.datab(!\d1|delay_high_counter [10]),
	.datac(!\d1|delay_high_counter [11]),
	.datad(!\d1|delay_high_counter [8]),
	.datae(!\d1|delay_high_counter [13]),
	.dataf(!\d1|delay_high_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan2~4 .extended_lut = "off";
defparam \d1|LessThan2~4 .lut_mask = 64'h8000000000000000;
defparam \d1|LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N1
dffeas \d1|delay_high_counter[0] (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[0] .is_wysiwyg = "true";
defparam \d1|delay_high_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N42
cyclonev_lcell_comb \d1|LessThan2~1 (
// Equation(s):
// \d1|LessThan2~1_combout  = ( !\d1|delay_high_counter [21] & ( !\d1|delay_high_counter [25] & ( (!\d1|delay_high_counter [0] & (!\d1|delay_high_counter [23] & (!\d1|delay_high_counter [22] & !\d1|delay_high_counter [24]))) ) ) )

	.dataa(!\d1|delay_high_counter [0]),
	.datab(!\d1|delay_high_counter [23]),
	.datac(!\d1|delay_high_counter [22]),
	.datad(!\d1|delay_high_counter [24]),
	.datae(!\d1|delay_high_counter [21]),
	.dataf(!\d1|delay_high_counter [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan2~1 .extended_lut = "off";
defparam \d1|LessThan2~1 .lut_mask = 64'h8000000000000000;
defparam \d1|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N48
cyclonev_lcell_comb \d1|LessThan2~3 (
// Equation(s):
// \d1|LessThan2~3_combout  = ( !\d1|delay_high_counter [20] & ( !\d1|delay_high_counter [7] & ( (!\d1|delay_high_counter [5] & (!\d1|delay_high_counter [6] & (!\d1|delay_high_counter [4] & !\d1|delay_high_counter [1]))) ) ) )

	.dataa(!\d1|delay_high_counter [5]),
	.datab(!\d1|delay_high_counter [6]),
	.datac(!\d1|delay_high_counter [4]),
	.datad(!\d1|delay_high_counter [1]),
	.datae(!\d1|delay_high_counter [20]),
	.dataf(!\d1|delay_high_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan2~3 .extended_lut = "off";
defparam \d1|LessThan2~3 .lut_mask = 64'h8000000000000000;
defparam \d1|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N36
cyclonev_lcell_comb \d1|LessThan2~0 (
// Equation(s):
// \d1|LessThan2~0_combout  = ( !\d1|delay_high_counter [29] & ( !\d1|delay_high_counter [2] & ( (!\d1|delay_high_counter [26] & (!\d1|delay_high_counter [30] & (!\d1|delay_high_counter [28] & !\d1|delay_high_counter [27]))) ) ) )

	.dataa(!\d1|delay_high_counter [26]),
	.datab(!\d1|delay_high_counter [30]),
	.datac(!\d1|delay_high_counter [28]),
	.datad(!\d1|delay_high_counter [27]),
	.datae(!\d1|delay_high_counter [29]),
	.dataf(!\d1|delay_high_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan2~0 .extended_lut = "off";
defparam \d1|LessThan2~0 .lut_mask = 64'h8000000000000000;
defparam \d1|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N49
dffeas \d1|delay_high_counter[16]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[16]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|delay_high_counter[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y7_N58
dffeas \d1|delay_high_counter[19]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[19]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|delay_high_counter[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y7_N46
dffeas \d1|delay_high_counter[15]~DUPLICATE (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\d1|state.send_bit~q ),
	.sload(gnd),
	.ena(\d1|delay_high_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|delay_high_counter[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|delay_high_counter[15]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|delay_high_counter[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N30
cyclonev_lcell_comb \d1|LessThan2~2 (
// Equation(s):
// \d1|LessThan2~2_combout  = ( !\d1|delay_high_counter[19]~DUPLICATE_q  & ( !\d1|delay_high_counter[15]~DUPLICATE_q  & ( (!\d1|delay_high_counter [17] & (!\d1|delay_high_counter[16]~DUPLICATE_q  & (!\d1|delay_high_counter [18] & !\d1|delay_high_counter 
// [14]))) ) ) )

	.dataa(!\d1|delay_high_counter [17]),
	.datab(!\d1|delay_high_counter[16]~DUPLICATE_q ),
	.datac(!\d1|delay_high_counter [18]),
	.datad(!\d1|delay_high_counter [14]),
	.datae(!\d1|delay_high_counter[19]~DUPLICATE_q ),
	.dataf(!\d1|delay_high_counter[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan2~2 .extended_lut = "off";
defparam \d1|LessThan2~2 .lut_mask = 64'h8000000000000000;
defparam \d1|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N54
cyclonev_lcell_comb \d1|LessThan2~5 (
// Equation(s):
// \d1|LessThan2~5_combout  = ( \d1|LessThan2~0_combout  & ( \d1|LessThan2~2_combout  & ( (\d1|LessThan2~4_combout  & (\d1|LessThan2~1_combout  & (\d1|LessThan2~3_combout  & !\d1|delay_high_counter [3]))) ) ) )

	.dataa(!\d1|LessThan2~4_combout ),
	.datab(!\d1|LessThan2~1_combout ),
	.datac(!\d1|LessThan2~3_combout ),
	.datad(!\d1|delay_high_counter [3]),
	.datae(!\d1|LessThan2~0_combout ),
	.dataf(!\d1|LessThan2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan2~5 .extended_lut = "off";
defparam \d1|LessThan2~5 .lut_mask = 64'h0000000000000100;
defparam \d1|LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N3
cyclonev_lcell_comb \d1|LessThan2~6 (
// Equation(s):
// \d1|LessThan2~6_combout  = ( !\d1|delay_high_counter [31] & ( !\d1|LessThan2~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|LessThan2~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|delay_high_counter [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan2~6 .extended_lut = "off";
defparam \d1|LessThan2~6 .lut_mask = 64'hF0F0F0F000000000;
defparam \d1|LessThan2~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N0
cyclonev_lcell_comb \d1|Selector142~0 (
// Equation(s):
// \d1|Selector142~0_combout  = ( \d1|state.send_bit~q  & ( (!\d1|LessThan2~6_combout  & (!\d1|LessThan3~6_combout  & ((\d1|serial~q )))) # (\d1|LessThan2~6_combout  & ((!\d1|state.reset~q ) # ((!\d1|LessThan3~6_combout  & \d1|serial~q )))) ) ) # ( 
// !\d1|state.send_bit~q  & ( (\d1|serial~q  & ((!\d1|LessThan3~6_combout ) # (!\d1|state.reset~q ))) ) )

	.dataa(!\d1|LessThan2~6_combout ),
	.datab(!\d1|LessThan3~6_combout ),
	.datac(!\d1|state.reset~q ),
	.datad(!\d1|serial~q ),
	.datae(gnd),
	.dataf(!\d1|state.send_bit~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Selector142~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Selector142~0 .extended_lut = "off";
defparam \d1|Selector142~0 .lut_mask = 64'h00FC00FC50DC50DC;
defparam \d1|Selector142~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N1
dffeas \d1|serial (
	.clk(\d|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\d1|Selector142~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|serial~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|serial .is_wysiwyg = "true";
defparam \d1|serial .power_up = "low";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
