0.6
2018.3
Dec  6 2018
23:39:36
/home/runge/Subjects/Embedded/Journal2_sources/Journal2/Journal2.ip_user_files/bd/design_1/ip/design_1_RAMController_0_0/sim/design_1_RAMController_0_0.vhd,1602436103,vhdl,,,,design_1_ramcontroller_0_0,,,,,,,,
/home/runge/Subjects/Embedded/Journal2_sources/Journal2/Journal2.ip_user_files/bd/design_1/ip/design_1_clk_divider_0_0/sim/design_1_clk_divider_0_0.vhd,1602414505,vhdl,,,,design_1_clk_divider_0_0,,,,,,,,
/home/runge/Subjects/Embedded/Journal2_sources/Journal2/Journal2.ip_user_files/bd/design_1/ip/design_1_rx_mod_0_0/sim/design_1_rx_mod_0_0.vhd,1602414505,vhdl,,,,design_1_rx_mod_0_0,,,,,,,,
/home/runge/Subjects/Embedded/Journal2_sources/Journal2/Journal2.ip_user_files/bd/design_1/ip/design_1_tx_mod_0_0/sim/design_1_tx_mod_0_0.vhd,1602414505,vhdl,,,,design_1_tx_mod_0_0,,,,,,,,
/home/runge/Subjects/Embedded/Journal2_sources/Journal2/Journal2.ip_user_files/bd/design_1/sim/design_1.vhd,1602436103,vhdl,,,,design_1,,,,,,,,
/home/runge/Subjects/Embedded/Journal2_sources/Journal2/Journal2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd,1602436103,vhdl,,,,design_1_wrapper,,,,,,,,
/home/runge/Subjects/Embedded/Journal2_sources/Journal2/Journal2.srcs/sources_1/imports/Journal2_sources/RAM16x8.vhd,1602412150,vhdl,,,,ram16x8,,,,,,,,
/home/runge/Subjects/Embedded/Journal2_sources/Journal2/Journal2.srcs/sources_1/imports/Journal2_sources/RAMController.vhd,1602435784,vhdl,,,,ramcontroller,,,,,,,,
/home/runge/Subjects/Embedded/Journal2_sources/Journal2/Journal2.srcs/sources_1/imports/Journal2_sources/clk_divider.vhd,1602412263,vhdl,,,,clk_divider,,,,,,,,
/home/runge/Subjects/Embedded/Journal2_sources/Journal2/Journal2.srcs/sources_1/imports/Journal2_sources/rx_mod_rtl.vhd,1602412273,vhdl,,,,rx_mod,,,,,,,,
/home/runge/Subjects/Embedded/Journal2_sources/Journal2/Journal2.srcs/sources_1/imports/Journal2_sources/tx_mod_fsm.vhd,1602412288,vhdl,,,,tx_mod,,,,,,,,
