(PCB homeautomation_checking_pcb
 (parser
  (host_cad ARES)
  (host_version 8.9 SP2)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -135.10160 -87.60160 137.60160 70.10160))
  (boundary (path signal 0.20320 -135.00000 -87.50000 137.50000 -87.50000 137.50000 70.00000
   -135.00000 70.00000 -135.00000 -87.50000))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction horizontal))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction vertical))
  (grid via  2.54000)
  (grid wire 2.54000)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA#0_SIGNAL
   (spare
    $VIA#0_POWER
   )
  )
  (rule
   (width 0.25400)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component SPDIL28_U1 (place U1 5.08000 -24.13000 front 90))
  (component DIL16_U2 (place U2 -2.54000 11.43000 front 0))
  (component XTAL18_X1 (place X1 58.42000 -19.05000 front 180))
  (component "PRE-MT0.75_RV1" (place RV1 -54.61000 -6.35000 front 0))
  (component "16 PIN FEMALE_LCD1" (place LCD1 -3.81000 8.89000 front 0))
  (component RES40_R5 (place R5 55.88000 -15.24000 front 90))
  (component CAP10_C1 (place C1 66.04000 -17.78000 front 180))
  (component CAP10_C2 (place C2 66.04000 -12.70000 front 180))
  (component RES40_R6 (place R6 54.61000 -26.67000 front 270))
  (component DIODE25_D2 (place D2 59.69000 -33.02000 front 90))
  (component RES40_R7 (place R7 49.53000 -40.64000 front 0))
  (component RES40_R8 (place R8 49.53000 -44.45000 front 0))
 )
 (library
  (image SPDIL28_U1 (side front)
   (outline (rect TOP -0.71660 -0.63500 33.77660 8.25500))
   (pin PS0 (rotate 90) 0 0.00000 0.00000)
   (pin PS1 (rotate 90) 1 2.54000 0.00000)
   (pin PS1 (rotate 90) 2 5.08000 0.00000)
   (pin PS1 (rotate 90) 3 7.62000 0.00000)
   (pin PS1 (rotate 90) 4 10.16000 0.00000)
   (pin PS1 (rotate 90) 5 12.70000 0.00000)
   (pin PS1 (rotate 90) 6 15.24000 0.00000)
   (pin PS1 (rotate 90) 7 17.78000 0.00000)
   (pin PS1 (rotate 90) 8 20.32000 0.00000)
   (pin PS1 (rotate 90) 9 22.86000 0.00000)
   (pin PS1 (rotate 90) 10 25.40000 0.00000)
   (pin PS1 (rotate 90) 11 27.94000 0.00000)
   (pin PS1 (rotate 90) 12 30.48000 0.00000)
   (pin PS1 (rotate 90) 13 33.02000 0.00000)
   (pin PS1 (rotate 90) 14 33.02000 7.62000)
   (pin PS1 (rotate 90) 15 30.48000 7.62000)
   (pin PS1 (rotate 90) 16 27.94000 7.62000)
   (pin PS1 (rotate 90) 17 25.40000 7.62000)
   (pin PS1 (rotate 90) 18 22.86000 7.62000)
   (pin PS1 (rotate 90) 19 20.32000 7.62000)
   (pin PS1 (rotate 90) 20 17.78000 7.62000)
   (pin PS1 (rotate 90) 21 15.24000 7.62000)
   (pin PS1 (rotate 90) 22 12.70000 7.62000)
   (pin PS1 (rotate 90) 23 10.16000 7.62000)
   (pin PS1 (rotate 90) 24 7.62000 7.62000)
   (pin PS1 (rotate 90) 25 5.08000 7.62000)
   (pin PS1 (rotate 90) 26 2.54000 7.62000)
   (pin PS1 (rotate 90) 27 0.02000 7.62000)
  )
  (image DIL16_U2 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.54000 0.00000)
   (pin PS3 (rotate 0) 2 5.08000 0.00000)
   (pin PS3 (rotate 0) 3 7.62000 0.00000)
   (pin PS3 (rotate 0) 4 10.16000 0.00000)
   (pin PS3 (rotate 0) 5 12.70000 0.00000)
   (pin PS3 (rotate 0) 6 15.24000 0.00000)
   (pin PS3 (rotate 0) 7 17.78000 0.00000)
   (pin PS3 (rotate 0) 8 17.78000 7.62000)
   (pin PS3 (rotate 0) 9 15.24000 7.62000)
   (pin PS3 (rotate 0) 10 12.70000 7.62000)
   (pin PS3 (rotate 0) 11 10.16000 7.62000)
   (pin PS3 (rotate 0) 12 7.62000 7.62000)
   (pin PS3 (rotate 0) 13 5.08000 7.62000)
   (pin PS3 (rotate 0) 14 2.54000 7.62000)
   (pin PS3 (rotate 0) 15 0.00000 7.62000)
  )
  (image XTAL18_X1 (side front)
   (outline (rect TOP -2.64160 -2.64160 7.72160 2.64160))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 5.08000 0.00000)
  )
  (image "PRE-MT0.75_RV1" (side front)
   (outline (rect TOP -10.26160 -3.91160 11.53160 1.37160))
   (pin PS4 (rotate 0) 0 7.62000 -2.54000)
   (pin PS4 (rotate 0) 1 -5.08000 -2.54000)
   (pin PS4 (rotate 0) 2 0.00000 0.00000)
  )
  (image "16 PIN FEMALE_LCD1" (side front)
   (outline (rect TOP -0.38100 -32.88100 0.38100 0.38100))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 0.00000 -2.50000)
   (pin PS5 (rotate 0) 2 0.00000 -5.00000)
   (pin PS5 (rotate 0) 3 0.00000 -7.50000)
   (pin PS5 (rotate 0) 4 0.00000 -10.00000)
   (pin PS5 (rotate 0) 5 0.00000 -12.50000)
   (pin PS5 (rotate 0) 6 0.00000 -15.00000)
   (pin PS5 (rotate 0) 7 0.00000 -17.50000)
   (pin PS5 (rotate 0) 8 0.00000 -20.00000)
   (pin PS5 (rotate 0) 9 0.00000 -22.50000)
   (pin PS5 (rotate 0) 10 0.00000 -25.00000)
   (pin PS5 (rotate 0) 11 0.00000 -27.50000)
   (pin PS5 (rotate 0) 12 0.00000 -30.00000)
   (pin PS5 (rotate 0) 13 0.00000 -32.50000)
  )
  (image RES40_R5 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS6 (rotate 0) 0 0.00000 0.00000)
   (pin PS6 (rotate 0) 1 10.16000 0.00000)
  )
  (image CAP10_C1 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS6 (rotate 0) 0 0.00000 0.00000)
   (pin PS6 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAP10_C2 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS6 (rotate 0) 0 0.00000 0.00000)
   (pin PS6 (rotate 0) 1 2.54000 0.00000)
  )
  (image RES40_R6 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS6 (rotate 0) 0 0.00000 0.00000)
   (pin PS6 (rotate 0) 1 10.16000 0.00000)
  )
  (image DIODE25_D2 (side front)
   (outline (rect TOP -0.88900 -0.88900 7.23900 0.88900))
   (pin PS6 (rotate 0) 0 0.00000 0.00000)
   (pin PS6 (rotate 0) 1 6.35000 0.00000)
  )
  (image RES40_R7 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS6 (rotate 0) 0 0.00000 0.00000)
   (pin PS6 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R8 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS6 (rotate 0) 0 0.00000 0.00000)
   (pin PS6 (rotate 0) 1 10.16000 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I1 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I2 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I3 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I4 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I5 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I6 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I7 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I8 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I9 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I10 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I11 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I12 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I13 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I14 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect BOT -0.63500 -0.63500 0.63500 0.63500))
  )
  (padstack PS1 (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack PS2 (absolute on)
   (shape (rect TOP -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I1 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I2 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I3 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I4 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I5 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I6 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I7 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I8 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I9 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I10 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I11 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I12 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I13 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I14 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect BOT -0.63500 -0.63500 0.63500 0.63500))
  )
  (padstack PS3 (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack PS4 (absolute on)
   (shape (circle TOP 2.03200 0 0))
   (shape (circle I1 2.03200 0 0))
   (shape (circle I2 2.03200 0 0))
   (shape (circle I3 2.03200 0 0))
   (shape (circle I4 2.03200 0 0))
   (shape (circle I5 2.03200 0 0))
   (shape (circle I6 2.03200 0 0))
   (shape (circle I7 2.03200 0 0))
   (shape (circle I8 2.03200 0 0))
   (shape (circle I9 2.03200 0 0))
   (shape (circle I10 2.03200 0 0))
   (shape (circle I11 2.03200 0 0))
   (shape (circle I12 2.03200 0 0))
   (shape (circle I13 2.03200 0 0))
   (shape (circle I14 2.03200 0 0))
   (shape (circle BOT 2.03200 0 0))
  )
  (padstack PS5 (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack PS6 (absolute on)
   (shape (circle TOP 1.77800 0 0))
   (shape (circle I1 1.77800 0 0))
   (shape (circle I2 1.77800 0 0))
   (shape (circle I3 1.77800 0 0))
   (shape (circle I4 1.77800 0 0))
   (shape (circle I5 1.77800 0 0))
   (shape (circle I6 1.77800 0 0))
   (shape (circle I7 1.77800 0 0))
   (shape (circle I8 1.77800 0 0))
   (shape (circle I9 1.77800 0 0))
   (shape (circle I10 1.77800 0 0))
   (shape (circle I11 1.77800 0 0))
   (shape (circle I12 1.77800 0 0))
   (shape (circle I13 1.77800 0 0))
   (shape (circle I14 1.77800 0 0))
   (shape (circle BOT 1.77800 0 0))
  )
  (padstack $VIA#0_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA#0_POWER (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "#00011"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RV1-1 LCD1-0)
  )
  (net "#00013"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RV1-2 LCD1-2)
  )
  (net "#00014"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#00016"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#00017"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-15)
  )
  (net "#00020"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#00021"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-14)
  )
  (net "#00023"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#00024"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-13)
  )
  (net "#00025"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#00065"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins R6-1 D2-0)
  )
  (net "$RESET$"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "+5V"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins U1-19 U2-8 R5-1)
  )
  (net "AD0"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-22)
  )
  (net "AD1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-23)
  )
  (net "AD2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-24)
  )
  (net "AD3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-25)
  )
  (net "AD4"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-26)
  )
  (net "AD5"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-27)
  )
  (net "AREF"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-20)
  )
  (net "CLK1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-8 X1-1 C1-0)
  )
  (net "CLK2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-9 X1-0 C2-0)
  )
  (net "GND"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins U1-7 U1-21 U2-7 LCD1-4 C1-1 C2-1 D2-1)
  )
  (net "IO0"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-1 R7-0)
  )
  (net "IO1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-2 R8-0)
  )
  (net "IO10"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-15 U2-4)
  )
  (net "IO11"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-16 LCD1-5)
  )
  (net "IO12"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-17 LCD1-3)
  )
  (net "IO13"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-18 R6-0)
  )
  (net "IO2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-3 LCD1-13)
  )
  (net "IO3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-4 LCD1-12)
  )
  (net "IO4"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-5 LCD1-11)
  )
  (net "IO5"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-10 LCD1-10)
  )
  (net "IO6"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-11 U2-0)
  )
  (net "IO7"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-12 U2-1)
  )
  (net "IO8"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-13 U2-2)
  )
  (net "IO9"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-14 U2-3)
  )
  (net "PB0/ICP1/CLKO"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PB1/OC1A"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PB2/$SS$/OC1B"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PB3/MOSI/OC2A"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PB4/MISO"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PB5/SCK"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PC0/ADC0"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PC1/ADC1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PC2/ADC2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PC3/ADC3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PC4/ADC4/SDA"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PC5/ADC5/SCL"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PD2/INT0"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PD3/INT1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PD4/T0/XCK"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PD5/T1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PD6/AIN0"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PD7/AIN1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "RESET"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-0 R5-0)
  )
  (net "RXD"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins R7-1)
  )
  (net "TXD"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins R8-1)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins U1-6 RV1-0 LCD1-1)
  )
  (class POWER
   "+5V"
   "GND"
   "VCC/VDD"
   (rule
    (width 0.25400)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00011"
   "#00013"
   "#00014"
   "#00016"
   "#00017"
   "#00020"
   "#00021"
   "#00023"
   "#00024"
   "#00025"
   "#00065"
   "$RESET$"
   "AD0"
   "AD1"
   "AD2"
   "AD3"
   "AD4"
   "AD5"
   "AREF"
   "CLK1"
   "CLK2"
   "IO0"
   "IO1"
   "IO10"
   "IO11"
   "IO12"
   "IO13"
   "IO2"
   "IO3"
   "IO4"
   "IO5"
   "IO6"
   "IO7"
   "IO8"
   "IO9"
   "PB0/ICP1/CLKO"
   "PB1/OC1A"
   "PB2/$SS$/OC1B"
   "PB3/MOSI/OC2A"
   "PB4/MISO"
   "PB5/SCK"
   "PC0/ADC0"
   "PC1/ADC1"
   "PC2/ADC2"
   "PC3/ADC3"
   "PC4/ADC4/SDA"
   "PC5/ADC5/SCL"
   "PD2/INT0"
   "PD3/INT1"
   "PD4/T0/XCK"
   "PD5/T1"
   "PD6/AIN0"
   "PD7/AIN1"
   "RESET"
   "RXD"
   "TXD"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.25400)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
 )
)
