\subsection{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq Entity Reference}
\label{classddr2__phy__alt__mem__phy__seq}\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}


Collaboration diagram for ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=221pt]{d0/d2b/classddr2__phy__alt__mem__phy__seq__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf struct} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf F\+A\+M\+I\+LY} {\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE} {\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}}
\item 
{\bf S\+P\+E\+E\+D\+\_\+\+G\+R\+A\+DE} {\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}}
\item 
{\bf F\+A\+M\+I\+L\+Y\+G\+R\+O\+U\+P\+\_\+\+ID} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+P\+A\+I\+R\+\_\+\+C\+O\+U\+NT} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+S\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+R\+A\+N\+K\+S\+\_\+\+P\+E\+R\+\_\+\+S\+L\+OT} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf R\+E\+S\+Y\+N\+C\+H\+R\+O\+N\+I\+S\+E\+\_\+\+A\+V\+A\+L\+O\+N\+\_\+\+D\+BG} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf A\+V\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf C\+H\+I\+P\+\_\+\+O\+R\+\_\+\+D\+I\+MM} {\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}}
\item 
{\bf R\+D\+I\+M\+M\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+B\+I\+TS} {\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}}
\item 
{\bf N\+O\+M\+\_\+\+D\+Q\+S\+\_\+\+P\+H\+A\+S\+E\+\_\+\+S\+E\+T\+T\+I\+NG} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf S\+C\+A\+N\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+\+BY} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf R\+D\+P\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf I\+O\+E\+\_\+\+P\+H\+A\+S\+E\+S\+\_\+\+P\+E\+R\+\_\+\+T\+CK} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf I\+O\+E\+\_\+\+D\+E\+L\+A\+Y\+S\+\_\+\+P\+E\+R\+\_\+\+P\+HS} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+T10} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+H\+C\+\_\+\+T10} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+T9\+NI} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+H\+C\+\_\+\+T9\+NI} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+T9I} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+H\+C\+\_\+\+T9I} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+R\+A\+N\+GE} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+1\+ST} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+2\+ND} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+3\+RD} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+4\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+N\+\_\+\+EN} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+C\+A\+P\+T\+U\+R\+E\+\_\+\+EN} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+D\+B\+G\+\_\+\+R\+TL} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf S\+I\+N\+G\+L\+E\+\_\+\+D\+Q\+S\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+C\+O\+DE} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf P\+R\+E\+S\+E\+T\+\_\+\+R\+L\+AT} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf E\+N\+\_\+\+O\+CT} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf O\+C\+T\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf S\+I\+M\+\_\+\+T\+I\+M\+E\+\_\+\+R\+E\+D\+U\+C\+T\+I\+O\+NS} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf F\+O\+R\+C\+E\+\_\+\+HC} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf C\+A\+P\+A\+B\+I\+L\+I\+T\+I\+ES} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf T\+I\+N\+I\+T\+\_\+\+T\+CK} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf T\+I\+N\+I\+T\+\_\+\+R\+ST} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+P\+H\+A\+S\+E\+\_\+\+S\+T\+O\+RE} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf I\+P\+\_\+\+B\+U\+I\+L\+D\+N\+UM} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rst\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctl\+\_\+init\+\_\+success}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctl\+\_\+init\+\_\+fail}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctl\+\_\+init\+\_\+warning}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctl\+\_\+recalibrate\+\_\+req}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+ac\+\_\+swapped\+\_\+ranks}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctl\+\_\+cal\+\_\+byte\+\_\+lanes}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+pll\+\_\+start\+\_\+reconfig}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+pll\+\_\+select}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+pll\+\_\+phs\+\_\+shift\+\_\+busy}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+resync\+\_\+clk\+\_\+index}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+measure\+\_\+clk\+\_\+index}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+scan\+\_\+clk}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+scan\+\_\+enable\+\_\+dqs\+\_\+config}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+scan\+\_\+update}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+scan\+\_\+din}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+scan\+\_\+enable\+\_\+ck}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+P\+A\+I\+R\+\_\+\+C\+O\+U\+NT}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+scan\+\_\+enable\+\_\+dqs}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+scan\+\_\+enable\+\_\+dqsn}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+scan\+\_\+enable\+\_\+dq}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+scan\+\_\+enable\+\_\+dm}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf hr\+\_\+rsc\+\_\+clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+ac\+\_\+addr}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+ac\+\_\+ba}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+ac\+\_\+cas\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+ac\+\_\+ras\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+ac\+\_\+we\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+ac\+\_\+cke}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+ac\+\_\+cs\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+ac\+\_\+odt}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+ac\+\_\+rst\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+ac\+\_\+sel}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+mem\+\_\+clk\+\_\+disable}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+ac\+\_\+add\+\_\+1t\+\_\+ac\+\_\+lat\+\_\+internal}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+ac\+\_\+add\+\_\+1t\+\_\+odt\+\_\+lat\+\_\+internal}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+ac\+\_\+add\+\_\+2t}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+rdp\+\_\+reset\+\_\+req\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+rdp\+\_\+inc\+\_\+read\+\_\+lat\+\_\+1x}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+rdp\+\_\+dec\+\_\+read\+\_\+lat\+\_\+1x}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rdata}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+rdv\+\_\+doing\+\_\+rd}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rdata\+\_\+valid}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+inc}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+dec}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+ctl\+\_\+rlat}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+poa\+\_\+lat\+\_\+dec\+\_\+1x}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+poa\+\_\+lat\+\_\+inc\+\_\+1x}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+poa\+\_\+protection\+\_\+override\+\_\+1x}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+oct\+\_\+oct\+\_\+delay}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf O\+C\+T\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+oct\+\_\+oct\+\_\+extend}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf O\+C\+T\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+oct\+\_\+value}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+wdp\+\_\+dqs\+\_\+burst}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+wdp\+\_\+wdata\+\_\+valid}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+wdp\+\_\+wdata}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+wdp\+\_\+dm}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+wdp\+\_\+dqs}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+wdp\+\_\+ovride}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+dqs\+\_\+add\+\_\+2t\+\_\+delay}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+ctl\+\_\+wlat}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+mmc\+\_\+start}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mmc\+\_\+seq\+\_\+done}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mmc\+\_\+seq\+\_\+value}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+err\+\_\+out\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf parity\+\_\+error\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dbg\+\_\+seq\+\_\+clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dbg\+\_\+seq\+\_\+rst\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dbg\+\_\+seq\+\_\+addr}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf A\+V\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dbg\+\_\+seq\+\_\+wr}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dbg\+\_\+seq\+\_\+rd}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dbg\+\_\+seq\+\_\+cs}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dbg\+\_\+seq\+\_\+wr\+\_\+data}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+dbg\+\_\+rd\+\_\+data}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+dbg\+\_\+waitrequest}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 12667} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH@{A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}}
\index{A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH@{A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_a3897150e7063e741d73357e26161c904}


Definition at line {\bf 12688} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!A\+V\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH@{A\+V\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}}
\index{A\+V\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH@{A\+V\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{A\+V\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+V\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_a20a508e34fc7e05624374390ffe2dd85}


Definition at line {\bf 12690} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!C\+A\+P\+A\+B\+I\+L\+I\+T\+I\+ES@{C\+A\+P\+A\+B\+I\+L\+I\+T\+I\+ES}}
\index{C\+A\+P\+A\+B\+I\+L\+I\+T\+I\+ES@{C\+A\+P\+A\+B\+I\+L\+I\+T\+I\+ES}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{C\+A\+P\+A\+B\+I\+L\+I\+T\+I\+ES}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+A\+P\+A\+B\+I\+L\+I\+T\+I\+ES} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_aaba262c5a30472088e332d1a3545cc7b}


Definition at line {\bf 12730} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!C\+H\+I\+P\+\_\+\+O\+R\+\_\+\+D\+I\+MM@{C\+H\+I\+P\+\_\+\+O\+R\+\_\+\+D\+I\+MM}}
\index{C\+H\+I\+P\+\_\+\+O\+R\+\_\+\+D\+I\+MM@{C\+H\+I\+P\+\_\+\+O\+R\+\_\+\+D\+I\+MM}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{C\+H\+I\+P\+\_\+\+O\+R\+\_\+\+D\+I\+MM}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+H\+I\+P\+\_\+\+O\+R\+\_\+\+D\+I\+MM} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_abe06589e29a7021d7722771118092311}


Definition at line {\bf 12693} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!clk@{clk}}
\index{clk@{clk}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 12738} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH@{C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH}}
\index{C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH@{C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_acd4c44261e4ac463700479564a2577df}


Definition at line {\bf 12681} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!ctl\+\_\+cal\+\_\+byte\+\_\+lanes@{ctl\+\_\+cal\+\_\+byte\+\_\+lanes}}
\index{ctl\+\_\+cal\+\_\+byte\+\_\+lanes@{ctl\+\_\+cal\+\_\+byte\+\_\+lanes}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{ctl\+\_\+cal\+\_\+byte\+\_\+lanes}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctl\+\_\+cal\+\_\+byte\+\_\+lanes} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_ac5221c18f36d7f6115e50b151be873da}


Definition at line {\bf 12749} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!ctl\+\_\+init\+\_\+fail@{ctl\+\_\+init\+\_\+fail}}
\index{ctl\+\_\+init\+\_\+fail@{ctl\+\_\+init\+\_\+fail}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{ctl\+\_\+init\+\_\+fail}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctl\+\_\+init\+\_\+fail} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a52ddb281d684224d96c6597d8307dd8a}


Definition at line {\bf 12743} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!ctl\+\_\+init\+\_\+success@{ctl\+\_\+init\+\_\+success}}
\index{ctl\+\_\+init\+\_\+success@{ctl\+\_\+init\+\_\+success}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{ctl\+\_\+init\+\_\+success}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctl\+\_\+init\+\_\+success} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a267e47737d7e2ce3a658dc0aea2dfc2a}


Definition at line {\bf 12742} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!ctl\+\_\+init\+\_\+warning@{ctl\+\_\+init\+\_\+warning}}
\index{ctl\+\_\+init\+\_\+warning@{ctl\+\_\+init\+\_\+warning}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{ctl\+\_\+init\+\_\+warning}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctl\+\_\+init\+\_\+warning} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a32d16031db3f7d47cfaa962319e30ecf}


Definition at line {\bf 12744} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!ctl\+\_\+recalibrate\+\_\+req@{ctl\+\_\+recalibrate\+\_\+req}}
\index{ctl\+\_\+recalibrate\+\_\+req@{ctl\+\_\+recalibrate\+\_\+req}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{ctl\+\_\+recalibrate\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctl\+\_\+recalibrate\+\_\+req} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_ab19e0bf0cc001ceaeeb1109bdb0f5286}


Definition at line {\bf 12745} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!dbg\+\_\+seq\+\_\+addr@{dbg\+\_\+seq\+\_\+addr}}
\index{dbg\+\_\+seq\+\_\+addr@{dbg\+\_\+seq\+\_\+addr}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{dbg\+\_\+seq\+\_\+addr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dbg\+\_\+seq\+\_\+addr} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf A\+V\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a2fdcbc0f05f2b2ce0afecf6718af1e7a}


Definition at line {\bf 12835} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!dbg\+\_\+seq\+\_\+clk@{dbg\+\_\+seq\+\_\+clk}}
\index{dbg\+\_\+seq\+\_\+clk@{dbg\+\_\+seq\+\_\+clk}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{dbg\+\_\+seq\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dbg\+\_\+seq\+\_\+clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_ae2bb64e010025d55b496ef67669b6318}


Definition at line {\bf 12833} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!dbg\+\_\+seq\+\_\+cs@{dbg\+\_\+seq\+\_\+cs}}
\index{dbg\+\_\+seq\+\_\+cs@{dbg\+\_\+seq\+\_\+cs}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{dbg\+\_\+seq\+\_\+cs}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dbg\+\_\+seq\+\_\+cs} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_aa9b30291629e485a4aeac4236c27b446}


Definition at line {\bf 12838} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!dbg\+\_\+seq\+\_\+rd@{dbg\+\_\+seq\+\_\+rd}}
\index{dbg\+\_\+seq\+\_\+rd@{dbg\+\_\+seq\+\_\+rd}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{dbg\+\_\+seq\+\_\+rd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dbg\+\_\+seq\+\_\+rd} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a2b6fa0c63aba6f65b9bfe464ddb43666}


Definition at line {\bf 12837} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!dbg\+\_\+seq\+\_\+rst\+\_\+n@{dbg\+\_\+seq\+\_\+rst\+\_\+n}}
\index{dbg\+\_\+seq\+\_\+rst\+\_\+n@{dbg\+\_\+seq\+\_\+rst\+\_\+n}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{dbg\+\_\+seq\+\_\+rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dbg\+\_\+seq\+\_\+rst\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_af49caaca18a9b878a76dddd0fc7825fe}


Definition at line {\bf 12834} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!dbg\+\_\+seq\+\_\+wr@{dbg\+\_\+seq\+\_\+wr}}
\index{dbg\+\_\+seq\+\_\+wr@{dbg\+\_\+seq\+\_\+wr}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{dbg\+\_\+seq\+\_\+wr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dbg\+\_\+seq\+\_\+wr} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_abd6aa529111c555ef81fee828d61483e}


Definition at line {\bf 12836} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!dbg\+\_\+seq\+\_\+wr\+\_\+data@{dbg\+\_\+seq\+\_\+wr\+\_\+data}}
\index{dbg\+\_\+seq\+\_\+wr\+\_\+data@{dbg\+\_\+seq\+\_\+wr\+\_\+data}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{dbg\+\_\+seq\+\_\+wr\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dbg\+\_\+seq\+\_\+wr\+\_\+data} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a96b788cb45b32e1ce37cf963acf77a1a}


Definition at line {\bf 12839} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO@{D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}}
\index{D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO@{D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_af28fead9270d0cdddf2692beba1d213f}


Definition at line {\bf 12680} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!E\+N\+\_\+\+O\+CT@{E\+N\+\_\+\+O\+CT}}
\index{E\+N\+\_\+\+O\+CT@{E\+N\+\_\+\+O\+CT}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{E\+N\+\_\+\+O\+CT}]{\setlength{\rightskip}{0pt plus 5cm}{\bf E\+N\+\_\+\+O\+CT} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_a19426c180bed9a86acb8dd5fd27facc5}


Definition at line {\bf 12726} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!F\+A\+M\+I\+LY@{F\+A\+M\+I\+LY}}
\index{F\+A\+M\+I\+LY@{F\+A\+M\+I\+LY}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{F\+A\+M\+I\+LY}]{\setlength{\rightskip}{0pt plus 5cm}{\bf F\+A\+M\+I\+LY} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_a70950302800b390fd43b5171824a5e4a}


Definition at line {\bf 12670} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!F\+A\+M\+I\+L\+Y\+G\+R\+O\+U\+P\+\_\+\+ID@{F\+A\+M\+I\+L\+Y\+G\+R\+O\+U\+P\+\_\+\+ID}}
\index{F\+A\+M\+I\+L\+Y\+G\+R\+O\+U\+P\+\_\+\+ID@{F\+A\+M\+I\+L\+Y\+G\+R\+O\+U\+P\+\_\+\+ID}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{F\+A\+M\+I\+L\+Y\+G\+R\+O\+U\+P\+\_\+\+ID}]{\setlength{\rightskip}{0pt plus 5cm}{\bf F\+A\+M\+I\+L\+Y\+G\+R\+O\+U\+P\+\_\+\+ID} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_aeb8742e5b2af67aa22bf1ae925e7124e}


Definition at line {\bf 12673} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!F\+O\+R\+C\+E\+\_\+\+HC@{F\+O\+R\+C\+E\+\_\+\+HC}}
\index{F\+O\+R\+C\+E\+\_\+\+HC@{F\+O\+R\+C\+E\+\_\+\+HC}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{F\+O\+R\+C\+E\+\_\+\+HC}]{\setlength{\rightskip}{0pt plus 5cm}{\bf F\+O\+R\+C\+E\+\_\+\+HC} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_a18bbff7c410b355b3d768e1319d061f9}


Definition at line {\bf 12729} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+D\+B\+G\+\_\+\+R\+TL@{G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+D\+B\+G\+\_\+\+R\+TL}}
\index{G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+D\+B\+G\+\_\+\+R\+TL@{G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+D\+B\+G\+\_\+\+R\+TL}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+D\+B\+G\+\_\+\+R\+TL}]{\setlength{\rightskip}{0pt plus 5cm}{\bf G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+D\+B\+G\+\_\+\+R\+TL} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_aa5d74ef3e6ea682931702721f29e6f2b}


Definition at line {\bf 12722} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+P\+H\+A\+S\+E\+\_\+\+S\+T\+O\+RE@{G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+P\+H\+A\+S\+E\+\_\+\+S\+T\+O\+RE}}
\index{G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+P\+H\+A\+S\+E\+\_\+\+S\+T\+O\+RE@{G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+P\+H\+A\+S\+E\+\_\+\+S\+T\+O\+RE}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+P\+H\+A\+S\+E\+\_\+\+S\+T\+O\+RE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+P\+H\+A\+S\+E\+\_\+\+S\+T\+O\+RE} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_a30c2b532a690fe522f19657269ef6aa6}


Definition at line {\bf 12733} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!hr\+\_\+rsc\+\_\+clk@{hr\+\_\+rsc\+\_\+clk}}
\index{hr\+\_\+rsc\+\_\+clk@{hr\+\_\+rsc\+\_\+clk}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{hr\+\_\+rsc\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf hr\+\_\+rsc\+\_\+clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a40bdab4c9d4d97f69663cbc3c0ad971d}


Definition at line {\bf 12770} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!ieee@{ieee}}
\index{ieee@{ieee}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__phy__alt__mem__phy__seq_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 12662} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!I\+O\+E\+\_\+\+D\+E\+L\+A\+Y\+S\+\_\+\+P\+E\+R\+\_\+\+P\+HS@{I\+O\+E\+\_\+\+D\+E\+L\+A\+Y\+S\+\_\+\+P\+E\+R\+\_\+\+P\+HS}}
\index{I\+O\+E\+\_\+\+D\+E\+L\+A\+Y\+S\+\_\+\+P\+E\+R\+\_\+\+P\+HS@{I\+O\+E\+\_\+\+D\+E\+L\+A\+Y\+S\+\_\+\+P\+E\+R\+\_\+\+P\+HS}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{I\+O\+E\+\_\+\+D\+E\+L\+A\+Y\+S\+\_\+\+P\+E\+R\+\_\+\+P\+HS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf I\+O\+E\+\_\+\+D\+E\+L\+A\+Y\+S\+\_\+\+P\+E\+R\+\_\+\+P\+HS} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_a983f09ee1d0dc790346258e4c4e3a348}


Definition at line {\bf 12702} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!I\+O\+E\+\_\+\+P\+H\+A\+S\+E\+S\+\_\+\+P\+E\+R\+\_\+\+T\+CK@{I\+O\+E\+\_\+\+P\+H\+A\+S\+E\+S\+\_\+\+P\+E\+R\+\_\+\+T\+CK}}
\index{I\+O\+E\+\_\+\+P\+H\+A\+S\+E\+S\+\_\+\+P\+E\+R\+\_\+\+T\+CK@{I\+O\+E\+\_\+\+P\+H\+A\+S\+E\+S\+\_\+\+P\+E\+R\+\_\+\+T\+CK}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{I\+O\+E\+\_\+\+P\+H\+A\+S\+E\+S\+\_\+\+P\+E\+R\+\_\+\+T\+CK}]{\setlength{\rightskip}{0pt plus 5cm}{\bf I\+O\+E\+\_\+\+P\+H\+A\+S\+E\+S\+\_\+\+P\+E\+R\+\_\+\+T\+CK} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_aee19b849226aa581f6e4fb44f487754a}


Definition at line {\bf 12701} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!I\+P\+\_\+\+B\+U\+I\+L\+D\+N\+UM@{I\+P\+\_\+\+B\+U\+I\+L\+D\+N\+UM}}
\index{I\+P\+\_\+\+B\+U\+I\+L\+D\+N\+UM@{I\+P\+\_\+\+B\+U\+I\+L\+D\+N\+UM}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{I\+P\+\_\+\+B\+U\+I\+L\+D\+N\+UM}]{\setlength{\rightskip}{0pt plus 5cm}{\bf I\+P\+\_\+\+B\+U\+I\+L\+D\+N\+UM} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_aca33afd8e85c301db916664c33092c11}


Definition at line {\bf 12735} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!mem\+\_\+ac\+\_\+swapped\+\_\+ranks@{mem\+\_\+ac\+\_\+swapped\+\_\+ranks}}
\index{mem\+\_\+ac\+\_\+swapped\+\_\+ranks@{mem\+\_\+ac\+\_\+swapped\+\_\+ranks}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{mem\+\_\+ac\+\_\+swapped\+\_\+ranks}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+ac\+\_\+swapped\+\_\+ranks} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a407305ec5d8963ca10aa05f564902e79}


Definition at line {\bf 12748} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!mem\+\_\+err\+\_\+out\+\_\+n@{mem\+\_\+err\+\_\+out\+\_\+n}}
\index{mem\+\_\+err\+\_\+out\+\_\+n@{mem\+\_\+err\+\_\+out\+\_\+n}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{mem\+\_\+err\+\_\+out\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+err\+\_\+out\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a70a316ec4cd335a6ac76848be74d73d0}


Definition at line {\bf 12829} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_acb05213a69b042f4f1f4ce0e6f5340ce}


Definition at line {\bf 12683} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_af20355f02b63b685cb44d03ca3748a52}


Definition at line {\bf 12684} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+P\+A\+I\+R\+\_\+\+C\+O\+U\+NT@{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+P\+A\+I\+R\+\_\+\+C\+O\+U\+NT}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+P\+A\+I\+R\+\_\+\+C\+O\+U\+NT@{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+P\+A\+I\+R\+\_\+\+C\+O\+U\+NT}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+P\+A\+I\+R\+\_\+\+C\+O\+U\+NT}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+P\+A\+I\+R\+\_\+\+C\+O\+U\+NT} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_a283423ca15c1bead2298a6cb2b93889c}


Definition at line {\bf 12682} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS@{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS@{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_a6d177b2aae1b4f5fed07ae262b6604cc}


Definition at line {\bf 12703} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+S\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+S\+\_\+\+W\+I\+D\+TH}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+S\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+S\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+S\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+S\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_ab02acfc571f4e985e90609c906b03bac}


Definition at line {\bf 12685} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_ae8def594e6250a784ccf21aad8da3e3a}


Definition at line {\bf 12678} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_aea321fa7c8e91e74338977a680defa1d}


Definition at line {\bf 12679} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+C\+A\+P\+T\+U\+R\+E\+\_\+\+EN@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+C\+A\+P\+T\+U\+R\+E\+\_\+\+EN}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+C\+A\+P\+T\+U\+R\+E\+\_\+\+EN@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+C\+A\+P\+T\+U\+R\+E\+\_\+\+EN}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+C\+A\+P\+T\+U\+R\+E\+\_\+\+EN}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+C\+A\+P\+T\+U\+R\+E\+\_\+\+EN} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_a831d8e3dd4b191c7059a3cfacd118bbf}


Definition at line {\bf 12720} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_ac5c424672492832ebd7933194d99e34c}


Definition at line {\bf 12676} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+N\+\_\+\+EN@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+N\+\_\+\+EN}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+N\+\_\+\+EN@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+N\+\_\+\+EN}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+N\+\_\+\+EN}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+N\+\_\+\+EN} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_af01675c0aca79412772aad177d88d205}


Definition at line {\bf 12719} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_a6c6bb0d2bb0d2f1f90959a23e8b17c6d}


Definition at line {\bf 12677} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE@{M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE@{M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_a663670cfe1faa7c639d74f0d337db4ad}


Definition at line {\bf 12671} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS@{M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS@{M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_a7526f8238db78e16f5c4a1a9feebc3e0}


Definition at line {\bf 12686} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!M\+E\+M\+\_\+\+I\+F\+\_\+\+R\+A\+N\+K\+S\+\_\+\+P\+E\+R\+\_\+\+S\+L\+OT@{M\+E\+M\+\_\+\+I\+F\+\_\+\+R\+A\+N\+K\+S\+\_\+\+P\+E\+R\+\_\+\+S\+L\+OT}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+R\+A\+N\+K\+S\+\_\+\+P\+E\+R\+\_\+\+S\+L\+OT@{M\+E\+M\+\_\+\+I\+F\+\_\+\+R\+A\+N\+K\+S\+\_\+\+P\+E\+R\+\_\+\+S\+L\+OT}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+R\+A\+N\+K\+S\+\_\+\+P\+E\+R\+\_\+\+S\+L\+OT}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+R\+A\+N\+K\+S\+\_\+\+P\+E\+R\+\_\+\+S\+L\+OT} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_a1d672ddb0f45f569579724c950f26414}


Definition at line {\bf 12687} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!mmc\+\_\+seq\+\_\+done@{mmc\+\_\+seq\+\_\+done}}
\index{mmc\+\_\+seq\+\_\+done@{mmc\+\_\+seq\+\_\+done}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{mmc\+\_\+seq\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mmc\+\_\+seq\+\_\+done} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_ad37343a4e5998c069a9074eebe57d80f}


Definition at line {\bf 12825} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!mmc\+\_\+seq\+\_\+value@{mmc\+\_\+seq\+\_\+value}}
\index{mmc\+\_\+seq\+\_\+value@{mmc\+\_\+seq\+\_\+value}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{mmc\+\_\+seq\+\_\+value}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mmc\+\_\+seq\+\_\+value} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a693805bf93971685a4644b1239ee542c}


Definition at line {\bf 12826} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!N\+O\+M\+\_\+\+D\+Q\+S\+\_\+\+P\+H\+A\+S\+E\+\_\+\+S\+E\+T\+T\+I\+NG@{N\+O\+M\+\_\+\+D\+Q\+S\+\_\+\+P\+H\+A\+S\+E\+\_\+\+S\+E\+T\+T\+I\+NG}}
\index{N\+O\+M\+\_\+\+D\+Q\+S\+\_\+\+P\+H\+A\+S\+E\+\_\+\+S\+E\+T\+T\+I\+NG@{N\+O\+M\+\_\+\+D\+Q\+S\+\_\+\+P\+H\+A\+S\+E\+\_\+\+S\+E\+T\+T\+I\+NG}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{N\+O\+M\+\_\+\+D\+Q\+S\+\_\+\+P\+H\+A\+S\+E\+\_\+\+S\+E\+T\+T\+I\+NG}]{\setlength{\rightskip}{0pt plus 5cm}{\bf N\+O\+M\+\_\+\+D\+Q\+S\+\_\+\+P\+H\+A\+S\+E\+\_\+\+S\+E\+T\+T\+I\+NG} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_ad52dd11a8f29d34b8187369cdd26b75d}


Definition at line {\bf 12697} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__seq_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 12664} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!O\+C\+T\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH@{O\+C\+T\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}}
\index{O\+C\+T\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH@{O\+C\+T\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{O\+C\+T\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf O\+C\+T\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_af6c9de7078fa858b63aa145fbc4702b0}


Definition at line {\bf 12727} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!parity\+\_\+error\+\_\+n@{parity\+\_\+error\+\_\+n}}
\index{parity\+\_\+error\+\_\+n@{parity\+\_\+error\+\_\+n}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{parity\+\_\+error\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf parity\+\_\+error\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a0c719acffdb6c88948bdc68d9fab6a30}


Definition at line {\bf 12830} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+1\+ST@{P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+1\+ST}}
\index{P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+1\+ST@{P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+1\+ST}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+1\+ST}]{\setlength{\rightskip}{0pt plus 5cm}{\bf P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+1\+ST} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_a048b07f38fb203bf4b63a5fe2217a4b5}


Definition at line {\bf 12714} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+2\+ND@{P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+2\+ND}}
\index{P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+2\+ND@{P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+2\+ND}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+2\+ND}]{\setlength{\rightskip}{0pt plus 5cm}{\bf P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+2\+ND} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_a3cd45c9530be5df914affd0ca6727881}


Definition at line {\bf 12715} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+3\+RD@{P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+3\+RD}}
\index{P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+3\+RD@{P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+3\+RD}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+3\+RD}]{\setlength{\rightskip}{0pt plus 5cm}{\bf P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+3\+RD} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_a44f849e3e721f4e71dd8b3239b971357}


Definition at line {\bf 12716} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+4\+TH@{P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+4\+TH}}
\index{P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+4\+TH@{P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+4\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+4\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+4\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_aaac44c3b7a7c305bf9d345851ffc7f5e}


Definition at line {\bf 12717} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!pll\+\_\+measure\+\_\+clk\+\_\+index@{pll\+\_\+measure\+\_\+clk\+\_\+index}}
\index{pll\+\_\+measure\+\_\+clk\+\_\+index@{pll\+\_\+measure\+\_\+clk\+\_\+index}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{pll\+\_\+measure\+\_\+clk\+\_\+index}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+measure\+\_\+clk\+\_\+index} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_ae949dd5b5f817b9725612d7c9cbb4a5b}


Definition at line {\bf 12757} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!pll\+\_\+resync\+\_\+clk\+\_\+index@{pll\+\_\+resync\+\_\+clk\+\_\+index}}
\index{pll\+\_\+resync\+\_\+clk\+\_\+index@{pll\+\_\+resync\+\_\+clk\+\_\+index}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{pll\+\_\+resync\+\_\+clk\+\_\+index}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+resync\+\_\+clk\+\_\+index} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a8bad7b2e7b3909dc9992bb1a1379732e}


Definition at line {\bf 12756} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE@{P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE}}
\index{P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE@{P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_af13e62c238e6278aa0887e33644e92b6}


Definition at line {\bf 12700} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!P\+R\+E\+S\+E\+T\+\_\+\+R\+L\+AT@{P\+R\+E\+S\+E\+T\+\_\+\+R\+L\+AT}}
\index{P\+R\+E\+S\+E\+T\+\_\+\+R\+L\+AT@{P\+R\+E\+S\+E\+T\+\_\+\+R\+L\+AT}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{P\+R\+E\+S\+E\+T\+\_\+\+R\+L\+AT}]{\setlength{\rightskip}{0pt plus 5cm}{\bf P\+R\+E\+S\+E\+T\+\_\+\+R\+L\+AT} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_a44454596431f9bfcde3b706eb7f5e379}


Definition at line {\bf 12725} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!rdata@{rdata}}
\index{rdata@{rdata}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{rdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdata} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a182cd026b115827d8631a2d0e58d4a49}


Definition at line {\bf 12794} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!rdata\+\_\+valid@{rdata\+\_\+valid}}
\index{rdata\+\_\+valid@{rdata\+\_\+valid}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{rdata\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdata\+\_\+valid} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a3adaf62e9e7587944726d87680385cc1}


Definition at line {\bf 12798} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!R\+D\+I\+M\+M\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+B\+I\+TS@{R\+D\+I\+M\+M\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+B\+I\+TS}}
\index{R\+D\+I\+M\+M\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+B\+I\+TS@{R\+D\+I\+M\+M\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+B\+I\+TS}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{R\+D\+I\+M\+M\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+B\+I\+TS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf R\+D\+I\+M\+M\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+B\+I\+TS} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_a3182418753df1672db410c5a3afebe1c}


Definition at line {\bf 12694} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!R\+D\+P\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH@{R\+D\+P\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}}
\index{R\+D\+P\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH@{R\+D\+P\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{R\+D\+P\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf R\+D\+P\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_af0b335738d3fbd03ab8f1f6fd5743be0}


Definition at line {\bf 12699} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!R\+E\+S\+Y\+N\+C\+H\+R\+O\+N\+I\+S\+E\+\_\+\+A\+V\+A\+L\+O\+N\+\_\+\+D\+BG@{R\+E\+S\+Y\+N\+C\+H\+R\+O\+N\+I\+S\+E\+\_\+\+A\+V\+A\+L\+O\+N\+\_\+\+D\+BG}}
\index{R\+E\+S\+Y\+N\+C\+H\+R\+O\+N\+I\+S\+E\+\_\+\+A\+V\+A\+L\+O\+N\+\_\+\+D\+BG@{R\+E\+S\+Y\+N\+C\+H\+R\+O\+N\+I\+S\+E\+\_\+\+A\+V\+A\+L\+O\+N\+\_\+\+D\+BG}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{R\+E\+S\+Y\+N\+C\+H\+R\+O\+N\+I\+S\+E\+\_\+\+A\+V\+A\+L\+O\+N\+\_\+\+D\+BG}]{\setlength{\rightskip}{0pt plus 5cm}{\bf R\+E\+S\+Y\+N\+C\+H\+R\+O\+N\+I\+S\+E\+\_\+\+A\+V\+A\+L\+O\+N\+\_\+\+D\+BG} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_a4c10243118b839b09b8f2d1864619d45}


Definition at line {\bf 12689} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!rst\+\_\+n@{rst\+\_\+n}}
\index{rst\+\_\+n@{rst\+\_\+n}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rst\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a19aeb1466190c38420a42b7e951ab563}


Definition at line {\bf 12739} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!S\+C\+A\+N\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+\+BY@{S\+C\+A\+N\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+\+BY}}
\index{S\+C\+A\+N\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+\+BY@{S\+C\+A\+N\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+\+BY}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{S\+C\+A\+N\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+\+BY}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+C\+A\+N\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+\+BY} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_a2cf6647cfbb0149ce3f27b83f71cab3f}


Definition at line {\bf 12698} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+ac\+\_\+add\+\_\+1t\+\_\+ac\+\_\+lat\+\_\+internal@{seq\+\_\+ac\+\_\+add\+\_\+1t\+\_\+ac\+\_\+lat\+\_\+internal}}
\index{seq\+\_\+ac\+\_\+add\+\_\+1t\+\_\+ac\+\_\+lat\+\_\+internal@{seq\+\_\+ac\+\_\+add\+\_\+1t\+\_\+ac\+\_\+lat\+\_\+internal}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+ac\+\_\+add\+\_\+1t\+\_\+ac\+\_\+lat\+\_\+internal}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+ac\+\_\+add\+\_\+1t\+\_\+ac\+\_\+lat\+\_\+internal} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a687d548894b0031be1ed42bcd2556c23}


Definition at line {\bf 12786} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+ac\+\_\+add\+\_\+1t\+\_\+odt\+\_\+lat\+\_\+internal@{seq\+\_\+ac\+\_\+add\+\_\+1t\+\_\+odt\+\_\+lat\+\_\+internal}}
\index{seq\+\_\+ac\+\_\+add\+\_\+1t\+\_\+odt\+\_\+lat\+\_\+internal@{seq\+\_\+ac\+\_\+add\+\_\+1t\+\_\+odt\+\_\+lat\+\_\+internal}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+ac\+\_\+add\+\_\+1t\+\_\+odt\+\_\+lat\+\_\+internal}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+ac\+\_\+add\+\_\+1t\+\_\+odt\+\_\+lat\+\_\+internal} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a850ebb3e3c570bc7af92eac101b2705d}


Definition at line {\bf 12787} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+ac\+\_\+add\+\_\+2t@{seq\+\_\+ac\+\_\+add\+\_\+2t}}
\index{seq\+\_\+ac\+\_\+add\+\_\+2t@{seq\+\_\+ac\+\_\+add\+\_\+2t}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+ac\+\_\+add\+\_\+2t}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+ac\+\_\+add\+\_\+2t} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_aa297fe639dee23997037ff7bebca5587}


Definition at line {\bf 12788} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+ac\+\_\+addr@{seq\+\_\+ac\+\_\+addr}}
\index{seq\+\_\+ac\+\_\+addr@{seq\+\_\+ac\+\_\+addr}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+ac\+\_\+addr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+ac\+\_\+addr} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a7b9cb576ce24dc559bc6076fd307d308}


Definition at line {\bf 12773} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+ac\+\_\+ba@{seq\+\_\+ac\+\_\+ba}}
\index{seq\+\_\+ac\+\_\+ba@{seq\+\_\+ac\+\_\+ba}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+ac\+\_\+ba}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+ac\+\_\+ba} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_af868fe7782bbcf26bff4d6ae5468c4d0}


Definition at line {\bf 12774} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+ac\+\_\+cas\+\_\+n@{seq\+\_\+ac\+\_\+cas\+\_\+n}}
\index{seq\+\_\+ac\+\_\+cas\+\_\+n@{seq\+\_\+ac\+\_\+cas\+\_\+n}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+ac\+\_\+cas\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+ac\+\_\+cas\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a1e03b12beea5d925f3036bb1d3c8d693}


Definition at line {\bf 12775} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+ac\+\_\+cke@{seq\+\_\+ac\+\_\+cke}}
\index{seq\+\_\+ac\+\_\+cke@{seq\+\_\+ac\+\_\+cke}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+ac\+\_\+cke}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+ac\+\_\+cke} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a1a0a10b131657e26e349add5797007ce}


Definition at line {\bf 12778} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+ac\+\_\+cs\+\_\+n@{seq\+\_\+ac\+\_\+cs\+\_\+n}}
\index{seq\+\_\+ac\+\_\+cs\+\_\+n@{seq\+\_\+ac\+\_\+cs\+\_\+n}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+ac\+\_\+cs\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+ac\+\_\+cs\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a36e94d5c99c7b0601879bde8b733cff8}


Definition at line {\bf 12779} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+ac\+\_\+odt@{seq\+\_\+ac\+\_\+odt}}
\index{seq\+\_\+ac\+\_\+odt@{seq\+\_\+ac\+\_\+odt}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+ac\+\_\+odt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+ac\+\_\+odt} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_ab830581175c914c44afea7361efd37b3}


Definition at line {\bf 12780} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+ac\+\_\+ras\+\_\+n@{seq\+\_\+ac\+\_\+ras\+\_\+n}}
\index{seq\+\_\+ac\+\_\+ras\+\_\+n@{seq\+\_\+ac\+\_\+ras\+\_\+n}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+ac\+\_\+ras\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+ac\+\_\+ras\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a53012b47d4d4c50ff29a4770b33f7888}


Definition at line {\bf 12776} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+ac\+\_\+rst\+\_\+n@{seq\+\_\+ac\+\_\+rst\+\_\+n}}
\index{seq\+\_\+ac\+\_\+rst\+\_\+n@{seq\+\_\+ac\+\_\+rst\+\_\+n}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+ac\+\_\+rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+ac\+\_\+rst\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a521754468c638c0f957d80e1f0072ac2}


Definition at line {\bf 12781} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+ac\+\_\+sel@{seq\+\_\+ac\+\_\+sel}}
\index{seq\+\_\+ac\+\_\+sel@{seq\+\_\+ac\+\_\+sel}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+ac\+\_\+sel}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+ac\+\_\+sel} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a7759c4ef6eb7113e82078f83e65f65c9}


Definition at line {\bf 12782} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+ac\+\_\+we\+\_\+n@{seq\+\_\+ac\+\_\+we\+\_\+n}}
\index{seq\+\_\+ac\+\_\+we\+\_\+n@{seq\+\_\+ac\+\_\+we\+\_\+n}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+ac\+\_\+we\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+ac\+\_\+we\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_ab896265db746f694750ea1ddee9c30bd}


Definition at line {\bf 12777} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+ctl\+\_\+rlat@{seq\+\_\+ctl\+\_\+rlat}}
\index{seq\+\_\+ctl\+\_\+rlat@{seq\+\_\+ctl\+\_\+rlat}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+ctl\+\_\+rlat}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+ctl\+\_\+rlat} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a5e24374cbc4525268d8e1d78c2d2cfb0}


Definition at line {\bf 12801} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+ctl\+\_\+wlat@{seq\+\_\+ctl\+\_\+wlat}}
\index{seq\+\_\+ctl\+\_\+wlat@{seq\+\_\+ctl\+\_\+wlat}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+ctl\+\_\+wlat}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+ctl\+\_\+wlat} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_adec0740ae0dfe7b70eacc3ee30e05cea}


Definition at line {\bf 12821} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+dbg\+\_\+rd\+\_\+data@{seq\+\_\+dbg\+\_\+rd\+\_\+data}}
\index{seq\+\_\+dbg\+\_\+rd\+\_\+data@{seq\+\_\+dbg\+\_\+rd\+\_\+data}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+dbg\+\_\+rd\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+dbg\+\_\+rd\+\_\+data} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a8d0802667b59777bca34722c6ac01f4f}


Definition at line {\bf 12840} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+dbg\+\_\+waitrequest@{seq\+\_\+dbg\+\_\+waitrequest}}
\index{seq\+\_\+dbg\+\_\+waitrequest@{seq\+\_\+dbg\+\_\+waitrequest}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+dbg\+\_\+waitrequest}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+dbg\+\_\+waitrequest} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a0da650cd168cd164bd71ccd42b70c614}


Definition at line {\bf 12842} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+dqs\+\_\+add\+\_\+2t\+\_\+delay@{seq\+\_\+dqs\+\_\+add\+\_\+2t\+\_\+delay}}
\index{seq\+\_\+dqs\+\_\+add\+\_\+2t\+\_\+delay@{seq\+\_\+dqs\+\_\+add\+\_\+2t\+\_\+delay}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+dqs\+\_\+add\+\_\+2t\+\_\+delay}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+dqs\+\_\+add\+\_\+2t\+\_\+delay} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_acfe17107d9065d109998c0b5668e4a13}


Definition at line {\bf 12820} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+mem\+\_\+clk\+\_\+disable@{seq\+\_\+mem\+\_\+clk\+\_\+disable}}
\index{seq\+\_\+mem\+\_\+clk\+\_\+disable@{seq\+\_\+mem\+\_\+clk\+\_\+disable}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+mem\+\_\+clk\+\_\+disable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+mem\+\_\+clk\+\_\+disable} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a023973fdccbbf39361b28dd27fcfb993}


Definition at line {\bf 12783} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+mmc\+\_\+start@{seq\+\_\+mmc\+\_\+start}}
\index{seq\+\_\+mmc\+\_\+start@{seq\+\_\+mmc\+\_\+start}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+mmc\+\_\+start}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+mmc\+\_\+start} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a90e9a9ff49ec0cd23b74bec1b89a882e}


Definition at line {\bf 12824} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+oct\+\_\+oct\+\_\+delay@{seq\+\_\+oct\+\_\+oct\+\_\+delay}}
\index{seq\+\_\+oct\+\_\+oct\+\_\+delay@{seq\+\_\+oct\+\_\+oct\+\_\+delay}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+oct\+\_\+oct\+\_\+delay}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+oct\+\_\+oct\+\_\+delay} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf O\+C\+T\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a5dad9b07488d0d2795e66daf186c2e22}


Definition at line {\bf 12809} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+oct\+\_\+oct\+\_\+extend@{seq\+\_\+oct\+\_\+oct\+\_\+extend}}
\index{seq\+\_\+oct\+\_\+oct\+\_\+extend@{seq\+\_\+oct\+\_\+oct\+\_\+extend}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+oct\+\_\+oct\+\_\+extend}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+oct\+\_\+oct\+\_\+extend} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf O\+C\+T\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a92a9e1a6a3dcb17dbd8839fde041e115}


Definition at line {\bf 12810} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+oct\+\_\+value@{seq\+\_\+oct\+\_\+value}}
\index{seq\+\_\+oct\+\_\+value@{seq\+\_\+oct\+\_\+value}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+oct\+\_\+value}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+oct\+\_\+value} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_aa79772bba5b6379d14e9a4971f2ae036}


Definition at line {\bf 12811} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n@{seq\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n}}
\index{seq\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n@{seq\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_af70b265c5dab272252c9ef75f6d396e9}


Definition at line {\bf 12752} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+pll\+\_\+phs\+\_\+shift\+\_\+busy@{seq\+\_\+pll\+\_\+phs\+\_\+shift\+\_\+busy}}
\index{seq\+\_\+pll\+\_\+phs\+\_\+shift\+\_\+busy@{seq\+\_\+pll\+\_\+phs\+\_\+shift\+\_\+busy}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+pll\+\_\+phs\+\_\+shift\+\_\+busy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+pll\+\_\+phs\+\_\+shift\+\_\+busy} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_ad153bc1338b44e81a7221538fe199a70}


Definition at line {\bf 12755} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+pll\+\_\+select@{seq\+\_\+pll\+\_\+select}}
\index{seq\+\_\+pll\+\_\+select@{seq\+\_\+pll\+\_\+select}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+pll\+\_\+select}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+pll\+\_\+select} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_abecb138f539c51a135fee592e6d87751}


Definition at line {\bf 12754} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+pll\+\_\+start\+\_\+reconfig@{seq\+\_\+pll\+\_\+start\+\_\+reconfig}}
\index{seq\+\_\+pll\+\_\+start\+\_\+reconfig@{seq\+\_\+pll\+\_\+start\+\_\+reconfig}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+pll\+\_\+start\+\_\+reconfig}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+pll\+\_\+start\+\_\+reconfig} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a803f45dc1fc3758958ac9437839085cd}


Definition at line {\bf 12753} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+poa\+\_\+lat\+\_\+dec\+\_\+1x@{seq\+\_\+poa\+\_\+lat\+\_\+dec\+\_\+1x}}
\index{seq\+\_\+poa\+\_\+lat\+\_\+dec\+\_\+1x@{seq\+\_\+poa\+\_\+lat\+\_\+dec\+\_\+1x}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+poa\+\_\+lat\+\_\+dec\+\_\+1x}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+poa\+\_\+lat\+\_\+dec\+\_\+1x} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a97255da998339bd5de04504b7d81d1b1}


Definition at line {\bf 12804} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+poa\+\_\+lat\+\_\+inc\+\_\+1x@{seq\+\_\+poa\+\_\+lat\+\_\+inc\+\_\+1x}}
\index{seq\+\_\+poa\+\_\+lat\+\_\+inc\+\_\+1x@{seq\+\_\+poa\+\_\+lat\+\_\+inc\+\_\+1x}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+poa\+\_\+lat\+\_\+inc\+\_\+1x}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+poa\+\_\+lat\+\_\+inc\+\_\+1x} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_aba4e787f26b8e360d4bf26a4008198dc}


Definition at line {\bf 12805} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+poa\+\_\+protection\+\_\+override\+\_\+1x@{seq\+\_\+poa\+\_\+protection\+\_\+override\+\_\+1x}}
\index{seq\+\_\+poa\+\_\+protection\+\_\+override\+\_\+1x@{seq\+\_\+poa\+\_\+protection\+\_\+override\+\_\+1x}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+poa\+\_\+protection\+\_\+override\+\_\+1x}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+poa\+\_\+protection\+\_\+override\+\_\+1x} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a05f037087adc0818ff8a16fdcaa20447}


Definition at line {\bf 12806} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+dec@{seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+dec}}
\index{seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+dec@{seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+dec}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+dec}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+dec} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a147353f29e443f8e7d881072a889fdd7}


Definition at line {\bf 12800} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+inc@{seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+inc}}
\index{seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+inc@{seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+inc}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+inc}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+inc} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a58206e898b6b2cd341819c560fde84db}


Definition at line {\bf 12799} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+rdp\+\_\+dec\+\_\+read\+\_\+lat\+\_\+1x@{seq\+\_\+rdp\+\_\+dec\+\_\+read\+\_\+lat\+\_\+1x}}
\index{seq\+\_\+rdp\+\_\+dec\+\_\+read\+\_\+lat\+\_\+1x@{seq\+\_\+rdp\+\_\+dec\+\_\+read\+\_\+lat\+\_\+1x}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+rdp\+\_\+dec\+\_\+read\+\_\+lat\+\_\+1x}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+rdp\+\_\+dec\+\_\+read\+\_\+lat\+\_\+1x} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a13109ed2188f6eeadc5464611dc2426b}


Definition at line {\bf 12793} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+rdp\+\_\+inc\+\_\+read\+\_\+lat\+\_\+1x@{seq\+\_\+rdp\+\_\+inc\+\_\+read\+\_\+lat\+\_\+1x}}
\index{seq\+\_\+rdp\+\_\+inc\+\_\+read\+\_\+lat\+\_\+1x@{seq\+\_\+rdp\+\_\+inc\+\_\+read\+\_\+lat\+\_\+1x}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+rdp\+\_\+inc\+\_\+read\+\_\+lat\+\_\+1x}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+rdp\+\_\+inc\+\_\+read\+\_\+lat\+\_\+1x} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_ac44283b911665c45f86f8f7fd9b6cf3a}


Definition at line {\bf 12792} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+rdp\+\_\+reset\+\_\+req\+\_\+n@{seq\+\_\+rdp\+\_\+reset\+\_\+req\+\_\+n}}
\index{seq\+\_\+rdp\+\_\+reset\+\_\+req\+\_\+n@{seq\+\_\+rdp\+\_\+reset\+\_\+req\+\_\+n}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+rdp\+\_\+reset\+\_\+req\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+rdp\+\_\+reset\+\_\+req\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_af953b6b352b3ae9ce288d9db13ab07e6}


Definition at line {\bf 12791} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+rdv\+\_\+doing\+\_\+rd@{seq\+\_\+rdv\+\_\+doing\+\_\+rd}}
\index{seq\+\_\+rdv\+\_\+doing\+\_\+rd@{seq\+\_\+rdv\+\_\+doing\+\_\+rd}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+rdv\+\_\+doing\+\_\+rd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+rdv\+\_\+doing\+\_\+rd} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a28ed8b8063135d32d3ace4d963619d05}


Definition at line {\bf 12797} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+scan\+\_\+clk@{seq\+\_\+scan\+\_\+clk}}
\index{seq\+\_\+scan\+\_\+clk@{seq\+\_\+scan\+\_\+clk}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+scan\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+scan\+\_\+clk} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a87ce4fc6ff8bd56fac55c62fa92bdb3e}


Definition at line {\bf 12761} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+scan\+\_\+din@{seq\+\_\+scan\+\_\+din}}
\index{seq\+\_\+scan\+\_\+din@{seq\+\_\+scan\+\_\+din}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+scan\+\_\+din}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+scan\+\_\+din} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a4670f97985b2311b3487a14eb1534401}


Definition at line {\bf 12764} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+scan\+\_\+enable\+\_\+ck@{seq\+\_\+scan\+\_\+enable\+\_\+ck}}
\index{seq\+\_\+scan\+\_\+enable\+\_\+ck@{seq\+\_\+scan\+\_\+enable\+\_\+ck}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+scan\+\_\+enable\+\_\+ck}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+scan\+\_\+enable\+\_\+ck} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+P\+A\+I\+R\+\_\+\+C\+O\+U\+NT}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a8f64cf7c03d24608f80308660bfcee13}


Definition at line {\bf 12765} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+scan\+\_\+enable\+\_\+dm@{seq\+\_\+scan\+\_\+enable\+\_\+dm}}
\index{seq\+\_\+scan\+\_\+enable\+\_\+dm@{seq\+\_\+scan\+\_\+enable\+\_\+dm}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+scan\+\_\+enable\+\_\+dm}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+scan\+\_\+enable\+\_\+dm} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_ae41b27797dfaece6a1ec6c36bcf21dd4}


Definition at line {\bf 12769} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+scan\+\_\+enable\+\_\+dq@{seq\+\_\+scan\+\_\+enable\+\_\+dq}}
\index{seq\+\_\+scan\+\_\+enable\+\_\+dq@{seq\+\_\+scan\+\_\+enable\+\_\+dq}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+scan\+\_\+enable\+\_\+dq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+scan\+\_\+enable\+\_\+dq} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a67d67943e0981fc17dabbf3edfbd7f2f}


Definition at line {\bf 12768} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+scan\+\_\+enable\+\_\+dqs@{seq\+\_\+scan\+\_\+enable\+\_\+dqs}}
\index{seq\+\_\+scan\+\_\+enable\+\_\+dqs@{seq\+\_\+scan\+\_\+enable\+\_\+dqs}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+scan\+\_\+enable\+\_\+dqs}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+scan\+\_\+enable\+\_\+dqs} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a590c6d8a08e28f67fa1a807a752dbbfc}


Definition at line {\bf 12766} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+scan\+\_\+enable\+\_\+dqs\+\_\+config@{seq\+\_\+scan\+\_\+enable\+\_\+dqs\+\_\+config}}
\index{seq\+\_\+scan\+\_\+enable\+\_\+dqs\+\_\+config@{seq\+\_\+scan\+\_\+enable\+\_\+dqs\+\_\+config}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+scan\+\_\+enable\+\_\+dqs\+\_\+config}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+scan\+\_\+enable\+\_\+dqs\+\_\+config} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_aaa8d8548ef4252c30401b6337a4875d7}


Definition at line {\bf 12762} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+scan\+\_\+enable\+\_\+dqsn@{seq\+\_\+scan\+\_\+enable\+\_\+dqsn}}
\index{seq\+\_\+scan\+\_\+enable\+\_\+dqsn@{seq\+\_\+scan\+\_\+enable\+\_\+dqsn}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+scan\+\_\+enable\+\_\+dqsn}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+scan\+\_\+enable\+\_\+dqsn} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_afe4d2d00a9810cfebe28aa26daf9d94b}


Definition at line {\bf 12767} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+scan\+\_\+update@{seq\+\_\+scan\+\_\+update}}
\index{seq\+\_\+scan\+\_\+update@{seq\+\_\+scan\+\_\+update}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+scan\+\_\+update}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+scan\+\_\+update} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a009b28cbe744702155d5a3df847cb6da}


Definition at line {\bf 12763} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+wdp\+\_\+dm@{seq\+\_\+wdp\+\_\+dm}}
\index{seq\+\_\+wdp\+\_\+dm@{seq\+\_\+wdp\+\_\+dm}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+wdp\+\_\+dm}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+wdp\+\_\+dm} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a80fa64315dbbd0cc0777d280fcf15369}


Definition at line {\bf 12817} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+wdp\+\_\+dqs@{seq\+\_\+wdp\+\_\+dqs}}
\index{seq\+\_\+wdp\+\_\+dqs@{seq\+\_\+wdp\+\_\+dqs}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+wdp\+\_\+dqs}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+wdp\+\_\+dqs} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_aae9dade7523707f646e40dd4db77e422}


Definition at line {\bf 12818} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+wdp\+\_\+dqs\+\_\+burst@{seq\+\_\+wdp\+\_\+dqs\+\_\+burst}}
\index{seq\+\_\+wdp\+\_\+dqs\+\_\+burst@{seq\+\_\+wdp\+\_\+dqs\+\_\+burst}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+wdp\+\_\+dqs\+\_\+burst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+wdp\+\_\+dqs\+\_\+burst} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a393678f0c339e1ea7b9ace1763053183}


Definition at line {\bf 12814} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+wdp\+\_\+ovride@{seq\+\_\+wdp\+\_\+ovride}}
\index{seq\+\_\+wdp\+\_\+ovride@{seq\+\_\+wdp\+\_\+ovride}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+wdp\+\_\+ovride}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+wdp\+\_\+ovride} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a3822efd1ce73771b3d5ffcf6a1ea2bc8}


Definition at line {\bf 12819} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+wdp\+\_\+wdata@{seq\+\_\+wdp\+\_\+wdata}}
\index{seq\+\_\+wdp\+\_\+wdata@{seq\+\_\+wdp\+\_\+wdata}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+wdp\+\_\+wdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+wdp\+\_\+wdata} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_ac06dcafc0f6ff501d238dec4d730dcf6}


Definition at line {\bf 12816} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!seq\+\_\+wdp\+\_\+wdata\+\_\+valid@{seq\+\_\+wdp\+\_\+wdata\+\_\+valid}}
\index{seq\+\_\+wdp\+\_\+wdata\+\_\+valid@{seq\+\_\+wdp\+\_\+wdata\+\_\+valid}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{seq\+\_\+wdp\+\_\+wdata\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+wdp\+\_\+wdata\+\_\+valid} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__seq_a98d1835cb05b7c5d2fdc7b723c841347}


Definition at line {\bf 12815} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!S\+I\+M\+\_\+\+T\+I\+M\+E\+\_\+\+R\+E\+D\+U\+C\+T\+I\+O\+NS@{S\+I\+M\+\_\+\+T\+I\+M\+E\+\_\+\+R\+E\+D\+U\+C\+T\+I\+O\+NS}}
\index{S\+I\+M\+\_\+\+T\+I\+M\+E\+\_\+\+R\+E\+D\+U\+C\+T\+I\+O\+NS@{S\+I\+M\+\_\+\+T\+I\+M\+E\+\_\+\+R\+E\+D\+U\+C\+T\+I\+O\+NS}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{S\+I\+M\+\_\+\+T\+I\+M\+E\+\_\+\+R\+E\+D\+U\+C\+T\+I\+O\+NS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+I\+M\+\_\+\+T\+I\+M\+E\+\_\+\+R\+E\+D\+U\+C\+T\+I\+O\+NS} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_a5e4cce1ebab610983e186df17e11b183}


Definition at line {\bf 12728} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!S\+I\+N\+G\+L\+E\+\_\+\+D\+Q\+S\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+C\+O\+DE@{S\+I\+N\+G\+L\+E\+\_\+\+D\+Q\+S\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+C\+O\+DE}}
\index{S\+I\+N\+G\+L\+E\+\_\+\+D\+Q\+S\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+C\+O\+DE@{S\+I\+N\+G\+L\+E\+\_\+\+D\+Q\+S\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+C\+O\+DE}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{S\+I\+N\+G\+L\+E\+\_\+\+D\+Q\+S\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+C\+O\+DE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+I\+N\+G\+L\+E\+\_\+\+D\+Q\+S\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+C\+O\+DE} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_a01599f89cfd1fd0bacce0b9ecaa9fb90}


Definition at line {\bf 12724} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!S\+P\+E\+E\+D\+\_\+\+G\+R\+A\+DE@{S\+P\+E\+E\+D\+\_\+\+G\+R\+A\+DE}}
\index{S\+P\+E\+E\+D\+\_\+\+G\+R\+A\+DE@{S\+P\+E\+E\+D\+\_\+\+G\+R\+A\+DE}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{S\+P\+E\+E\+D\+\_\+\+G\+R\+A\+DE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+P\+E\+E\+D\+\_\+\+G\+R\+A\+DE} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_a415007f746bfb6d5abd3d2bb55a3c76a}


Definition at line {\bf 12672} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__seq_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 12663} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!T\+I\+N\+I\+T\+\_\+\+R\+ST@{T\+I\+N\+I\+T\+\_\+\+R\+ST}}
\index{T\+I\+N\+I\+T\+\_\+\+R\+ST@{T\+I\+N\+I\+T\+\_\+\+R\+ST}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{T\+I\+N\+I\+T\+\_\+\+R\+ST}]{\setlength{\rightskip}{0pt plus 5cm}{\bf T\+I\+N\+I\+T\+\_\+\+R\+ST} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_a54c686f62a9e5aaa44bf98d62ad5a9d1}


Definition at line {\bf 12732} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!T\+I\+N\+I\+T\+\_\+\+T\+CK@{T\+I\+N\+I\+T\+\_\+\+T\+CK}}
\index{T\+I\+N\+I\+T\+\_\+\+T\+CK@{T\+I\+N\+I\+T\+\_\+\+T\+CK}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{T\+I\+N\+I\+T\+\_\+\+T\+CK}]{\setlength{\rightskip}{0pt plus 5cm}{\bf T\+I\+N\+I\+T\+\_\+\+T\+CK} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_a9e9f4735cc961a01d59e53b47ba1b8e2}


Definition at line {\bf 12731} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+H\+C\+\_\+\+T10@{W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+H\+C\+\_\+\+T10}}
\index{W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+H\+C\+\_\+\+T10@{W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+H\+C\+\_\+\+T10}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+H\+C\+\_\+\+T10}]{\setlength{\rightskip}{0pt plus 5cm}{\bf W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+H\+C\+\_\+\+T10} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_a24645e8287c17029cb34447454e4eeec}


Definition at line {\bf 12706} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+H\+C\+\_\+\+T9I@{W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+H\+C\+\_\+\+T9I}}
\index{W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+H\+C\+\_\+\+T9I@{W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+H\+C\+\_\+\+T9I}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+H\+C\+\_\+\+T9I}]{\setlength{\rightskip}{0pt plus 5cm}{\bf W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+H\+C\+\_\+\+T9I} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_ac9141fec8ac27a46dfc1a6cc0bab521e}


Definition at line {\bf 12710} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+H\+C\+\_\+\+T9\+NI@{W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+H\+C\+\_\+\+T9\+NI}}
\index{W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+H\+C\+\_\+\+T9\+NI@{W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+H\+C\+\_\+\+T9\+NI}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+H\+C\+\_\+\+T9\+NI}]{\setlength{\rightskip}{0pt plus 5cm}{\bf W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+H\+C\+\_\+\+T9\+NI} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_a9c7ebe1fef2be569ee0781eda9ac4f36}


Definition at line {\bf 12708} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+R\+A\+N\+GE@{W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+R\+A\+N\+GE}}
\index{W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+R\+A\+N\+GE@{W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+R\+A\+N\+GE}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+R\+A\+N\+GE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+R\+A\+N\+GE} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_abda73657dd351fda8ccfb874cffd84b3}


Definition at line {\bf 12711} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+T10@{W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+T10}}
\index{W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+T10@{W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+T10}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+T10}]{\setlength{\rightskip}{0pt plus 5cm}{\bf W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+T10} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_a73f0ecd612e0cf56ead4873a455d0ba2}


Definition at line {\bf 12705} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+T9I@{W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+T9I}}
\index{W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+T9I@{W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+T9I}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+T9I}]{\setlength{\rightskip}{0pt plus 5cm}{\bf W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+T9I} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_a2faa4dc7ce111ff3603fdc7121646d21}


Definition at line {\bf 12709} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}!W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+T9\+NI@{W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+T9\+NI}}
\index{W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+T9\+NI@{W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+T9\+NI}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq}}
\paragraph[{W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+T9\+NI}]{\setlength{\rightskip}{0pt plus 5cm}{\bf W\+R\+I\+T\+E\+\_\+\+D\+E\+S\+K\+E\+W\+\_\+\+T9\+NI} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__seq_a6c64ac35445067466da615dd8c39f53e}


Definition at line {\bf 12707} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}\end{DoxyCompactItemize}
