module demux_rejestr(
input in,
input [2:0] sel,
output reg [2:0] out
);

always @(*)
begin
	case(sel)
		1'b0: out <= in1;
		1'b1: out <= in2;
	endcase
end

endmodule