
noma_demoV3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e28  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b6c  08009f38  08009f38  00019f38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800aaa4  0800aaa4  0001aaa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800aaac  0800aaac  0001aaac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800aab0  0800aab0  0001aab0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000698  20000000  0800aab4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000fc0  20000698  0800b14c  00020698  2**2
                  ALLOC
  8 ._user_heap_stack 00000100  20001658  0800b14c  00021658  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00020698  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000d210  00000000  00000000  000206c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000029d3  00000000  00000000  0002d8d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000009d0  00000000  00000000  000302a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000868  00000000  00000000  00030c78  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00004c8d  00000000  00000000  000314e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002bfd  00000000  00000000  0003616d  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00038d6a  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003910  00000000  00000000  00038de8  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      000000df  00000000  00000000  0003c6f8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000698 	.word	0x20000698
 800012c:	00000000 	.word	0x00000000
 8000130:	08009f20 	.word	0x08009f20

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000069c 	.word	0x2000069c
 800014c:	08009f20 	.word	0x08009f20

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	; 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002b2:	f1a4 0401 	sub.w	r4, r4, #1
 80002b6:	d1e9      	bne.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f092 0f00 	teq	r2, #0
 800045e:	bf14      	ite	ne
 8000460:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 7460 	mov.w	r4, #896	; 0x380
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000470:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000474:	e720      	b.n	80002b8 <__adddf3+0x138>
 8000476:	bf00      	nop

08000478 <__aeabi_ul2d>:
 8000478:	ea50 0201 	orrs.w	r2, r0, r1
 800047c:	bf08      	it	eq
 800047e:	4770      	bxeq	lr
 8000480:	b530      	push	{r4, r5, lr}
 8000482:	f04f 0500 	mov.w	r5, #0
 8000486:	e00a      	b.n	800049e <__aeabi_l2d+0x16>

08000488 <__aeabi_l2d>:
 8000488:	ea50 0201 	orrs.w	r2, r0, r1
 800048c:	bf08      	it	eq
 800048e:	4770      	bxeq	lr
 8000490:	b530      	push	{r4, r5, lr}
 8000492:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000496:	d502      	bpl.n	800049e <__aeabi_l2d+0x16>
 8000498:	4240      	negs	r0, r0
 800049a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800049e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a2:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004aa:	f43f aedc 	beq.w	8000266 <__adddf3+0xe6>
 80004ae:	f04f 0203 	mov.w	r2, #3
 80004b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b6:	bf18      	it	ne
 80004b8:	3203      	addne	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004c6:	f1c2 0320 	rsb	r3, r2, #32
 80004ca:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ce:	fa20 f002 	lsr.w	r0, r0, r2
 80004d2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004d6:	ea40 000e 	orr.w	r0, r0, lr
 80004da:	fa21 f102 	lsr.w	r1, r1, r2
 80004de:	4414      	add	r4, r2
 80004e0:	e6c1      	b.n	8000266 <__adddf3+0xe6>
 80004e2:	bf00      	nop

080004e4 <__aeabi_dmul>:
 80004e4:	b570      	push	{r4, r5, r6, lr}
 80004e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004f2:	bf1d      	ittte	ne
 80004f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004f8:	ea94 0f0c 	teqne	r4, ip
 80004fc:	ea95 0f0c 	teqne	r5, ip
 8000500:	f000 f8de 	bleq	80006c0 <__aeabi_dmul+0x1dc>
 8000504:	442c      	add	r4, r5
 8000506:	ea81 0603 	eor.w	r6, r1, r3
 800050a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800050e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000512:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000516:	bf18      	it	ne
 8000518:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800051c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000520:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000524:	d038      	beq.n	8000598 <__aeabi_dmul+0xb4>
 8000526:	fba0 ce02 	umull	ip, lr, r0, r2
 800052a:	f04f 0500 	mov.w	r5, #0
 800052e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000532:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000536:	fbe0 e503 	umlal	lr, r5, r0, r3
 800053a:	f04f 0600 	mov.w	r6, #0
 800053e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000542:	f09c 0f00 	teq	ip, #0
 8000546:	bf18      	it	ne
 8000548:	f04e 0e01 	orrne.w	lr, lr, #1
 800054c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000550:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000554:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000558:	d204      	bcs.n	8000564 <__aeabi_dmul+0x80>
 800055a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800055e:	416d      	adcs	r5, r5
 8000560:	eb46 0606 	adc.w	r6, r6, r6
 8000564:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000568:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800056c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000570:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000574:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000578:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800057c:	bf88      	it	hi
 800057e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000582:	d81e      	bhi.n	80005c2 <__aeabi_dmul+0xde>
 8000584:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000588:	bf08      	it	eq
 800058a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800058e:	f150 0000 	adcs.w	r0, r0, #0
 8000592:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000596:	bd70      	pop	{r4, r5, r6, pc}
 8000598:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800059c:	ea46 0101 	orr.w	r1, r6, r1
 80005a0:	ea40 0002 	orr.w	r0, r0, r2
 80005a4:	ea81 0103 	eor.w	r1, r1, r3
 80005a8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005ac:	bfc2      	ittt	gt
 80005ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005b6:	bd70      	popgt	{r4, r5, r6, pc}
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005bc:	f04f 0e00 	mov.w	lr, #0
 80005c0:	3c01      	subs	r4, #1
 80005c2:	f300 80ab 	bgt.w	800071c <__aeabi_dmul+0x238>
 80005c6:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ca:	bfde      	ittt	le
 80005cc:	2000      	movle	r0, #0
 80005ce:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005d2:	bd70      	pople	{r4, r5, r6, pc}
 80005d4:	f1c4 0400 	rsb	r4, r4, #0
 80005d8:	3c20      	subs	r4, #32
 80005da:	da35      	bge.n	8000648 <__aeabi_dmul+0x164>
 80005dc:	340c      	adds	r4, #12
 80005de:	dc1b      	bgt.n	8000618 <__aeabi_dmul+0x134>
 80005e0:	f104 0414 	add.w	r4, r4, #20
 80005e4:	f1c4 0520 	rsb	r5, r4, #32
 80005e8:	fa00 f305 	lsl.w	r3, r0, r5
 80005ec:	fa20 f004 	lsr.w	r0, r0, r4
 80005f0:	fa01 f205 	lsl.w	r2, r1, r5
 80005f4:	ea40 0002 	orr.w	r0, r0, r2
 80005f8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005fc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000600:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000604:	fa21 f604 	lsr.w	r6, r1, r4
 8000608:	eb42 0106 	adc.w	r1, r2, r6
 800060c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000610:	bf08      	it	eq
 8000612:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000616:	bd70      	pop	{r4, r5, r6, pc}
 8000618:	f1c4 040c 	rsb	r4, r4, #12
 800061c:	f1c4 0520 	rsb	r5, r4, #32
 8000620:	fa00 f304 	lsl.w	r3, r0, r4
 8000624:	fa20 f005 	lsr.w	r0, r0, r5
 8000628:	fa01 f204 	lsl.w	r2, r1, r4
 800062c:	ea40 0002 	orr.w	r0, r0, r2
 8000630:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000634:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000638:	f141 0100 	adc.w	r1, r1, #0
 800063c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000640:	bf08      	it	eq
 8000642:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000646:	bd70      	pop	{r4, r5, r6, pc}
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f205 	lsl.w	r2, r0, r5
 8000650:	ea4e 0e02 	orr.w	lr, lr, r2
 8000654:	fa20 f304 	lsr.w	r3, r0, r4
 8000658:	fa01 f205 	lsl.w	r2, r1, r5
 800065c:	ea43 0302 	orr.w	r3, r3, r2
 8000660:	fa21 f004 	lsr.w	r0, r1, r4
 8000664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000668:	fa21 f204 	lsr.w	r2, r1, r4
 800066c:	ea20 0002 	bic.w	r0, r0, r2
 8000670:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000674:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000678:	bf08      	it	eq
 800067a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067e:	bd70      	pop	{r4, r5, r6, pc}
 8000680:	f094 0f00 	teq	r4, #0
 8000684:	d10f      	bne.n	80006a6 <__aeabi_dmul+0x1c2>
 8000686:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800068a:	0040      	lsls	r0, r0, #1
 800068c:	eb41 0101 	adc.w	r1, r1, r1
 8000690:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000694:	bf08      	it	eq
 8000696:	3c01      	subeq	r4, #1
 8000698:	d0f7      	beq.n	800068a <__aeabi_dmul+0x1a6>
 800069a:	ea41 0106 	orr.w	r1, r1, r6
 800069e:	f095 0f00 	teq	r5, #0
 80006a2:	bf18      	it	ne
 80006a4:	4770      	bxne	lr
 80006a6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006aa:	0052      	lsls	r2, r2, #1
 80006ac:	eb43 0303 	adc.w	r3, r3, r3
 80006b0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006b4:	bf08      	it	eq
 80006b6:	3d01      	subeq	r5, #1
 80006b8:	d0f7      	beq.n	80006aa <__aeabi_dmul+0x1c6>
 80006ba:	ea43 0306 	orr.w	r3, r3, r6
 80006be:	4770      	bx	lr
 80006c0:	ea94 0f0c 	teq	r4, ip
 80006c4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006c8:	bf18      	it	ne
 80006ca:	ea95 0f0c 	teqne	r5, ip
 80006ce:	d00c      	beq.n	80006ea <__aeabi_dmul+0x206>
 80006d0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d4:	bf18      	it	ne
 80006d6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006da:	d1d1      	bne.n	8000680 <__aeabi_dmul+0x19c>
 80006dc:	ea81 0103 	eor.w	r1, r1, r3
 80006e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e4:	f04f 0000 	mov.w	r0, #0
 80006e8:	bd70      	pop	{r4, r5, r6, pc}
 80006ea:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006ee:	bf06      	itte	eq
 80006f0:	4610      	moveq	r0, r2
 80006f2:	4619      	moveq	r1, r3
 80006f4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006f8:	d019      	beq.n	800072e <__aeabi_dmul+0x24a>
 80006fa:	ea94 0f0c 	teq	r4, ip
 80006fe:	d102      	bne.n	8000706 <__aeabi_dmul+0x222>
 8000700:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000704:	d113      	bne.n	800072e <__aeabi_dmul+0x24a>
 8000706:	ea95 0f0c 	teq	r5, ip
 800070a:	d105      	bne.n	8000718 <__aeabi_dmul+0x234>
 800070c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000710:	bf1c      	itt	ne
 8000712:	4610      	movne	r0, r2
 8000714:	4619      	movne	r1, r3
 8000716:	d10a      	bne.n	800072e <__aeabi_dmul+0x24a>
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000720:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000724:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd70      	pop	{r4, r5, r6, pc}
 800072e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000732:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000736:	bd70      	pop	{r4, r5, r6, pc}

08000738 <__aeabi_ddiv>:
 8000738:	b570      	push	{r4, r5, r6, lr}
 800073a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800073e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000742:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000746:	bf1d      	ittte	ne
 8000748:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800074c:	ea94 0f0c 	teqne	r4, ip
 8000750:	ea95 0f0c 	teqne	r5, ip
 8000754:	f000 f8a7 	bleq	80008a6 <__aeabi_ddiv+0x16e>
 8000758:	eba4 0405 	sub.w	r4, r4, r5
 800075c:	ea81 0e03 	eor.w	lr, r1, r3
 8000760:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000764:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000768:	f000 8088 	beq.w	800087c <__aeabi_ddiv+0x144>
 800076c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000770:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000774:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000778:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800077c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000780:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000784:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000788:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800078c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000790:	429d      	cmp	r5, r3
 8000792:	bf08      	it	eq
 8000794:	4296      	cmpeq	r6, r2
 8000796:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800079a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800079e:	d202      	bcs.n	80007a6 <__aeabi_ddiv+0x6e>
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	1ab6      	subs	r6, r6, r2
 80007a8:	eb65 0503 	sbc.w	r5, r5, r3
 80007ac:	085b      	lsrs	r3, r3, #1
 80007ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007b6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ba:	ebb6 0e02 	subs.w	lr, r6, r2
 80007be:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c2:	bf22      	ittt	cs
 80007c4:	1ab6      	subcs	r6, r6, r2
 80007c6:	4675      	movcs	r5, lr
 80007c8:	ea40 000c 	orrcs.w	r0, r0, ip
 80007cc:	085b      	lsrs	r3, r3, #1
 80007ce:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007da:	bf22      	ittt	cs
 80007dc:	1ab6      	subcs	r6, r6, r2
 80007de:	4675      	movcs	r5, lr
 80007e0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007e4:	085b      	lsrs	r3, r3, #1
 80007e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ea:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ee:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f2:	bf22      	ittt	cs
 80007f4:	1ab6      	subcs	r6, r6, r2
 80007f6:	4675      	movcs	r5, lr
 80007f8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	ebb6 0e02 	subs.w	lr, r6, r2
 8000806:	eb75 0e03 	sbcs.w	lr, r5, r3
 800080a:	bf22      	ittt	cs
 800080c:	1ab6      	subcs	r6, r6, r2
 800080e:	4675      	movcs	r5, lr
 8000810:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000814:	ea55 0e06 	orrs.w	lr, r5, r6
 8000818:	d018      	beq.n	800084c <__aeabi_ddiv+0x114>
 800081a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800081e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000822:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000826:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800082a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800082e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000832:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000836:	d1c0      	bne.n	80007ba <__aeabi_ddiv+0x82>
 8000838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800083c:	d10b      	bne.n	8000856 <__aeabi_ddiv+0x11e>
 800083e:	ea41 0100 	orr.w	r1, r1, r0
 8000842:	f04f 0000 	mov.w	r0, #0
 8000846:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800084a:	e7b6      	b.n	80007ba <__aeabi_ddiv+0x82>
 800084c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000850:	bf04      	itt	eq
 8000852:	4301      	orreq	r1, r0
 8000854:	2000      	moveq	r0, #0
 8000856:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800085a:	bf88      	it	hi
 800085c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000860:	f63f aeaf 	bhi.w	80005c2 <__aeabi_dmul+0xde>
 8000864:	ebb5 0c03 	subs.w	ip, r5, r3
 8000868:	bf04      	itt	eq
 800086a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800086e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000872:	f150 0000 	adcs.w	r0, r0, #0
 8000876:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800087a:	bd70      	pop	{r4, r5, r6, pc}
 800087c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000880:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000884:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000888:	bfc2      	ittt	gt
 800088a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800088e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000892:	bd70      	popgt	{r4, r5, r6, pc}
 8000894:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000898:	f04f 0e00 	mov.w	lr, #0
 800089c:	3c01      	subs	r4, #1
 800089e:	e690      	b.n	80005c2 <__aeabi_dmul+0xde>
 80008a0:	ea45 0e06 	orr.w	lr, r5, r6
 80008a4:	e68d      	b.n	80005c2 <__aeabi_dmul+0xde>
 80008a6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008aa:	ea94 0f0c 	teq	r4, ip
 80008ae:	bf08      	it	eq
 80008b0:	ea95 0f0c 	teqeq	r5, ip
 80008b4:	f43f af3b 	beq.w	800072e <__aeabi_dmul+0x24a>
 80008b8:	ea94 0f0c 	teq	r4, ip
 80008bc:	d10a      	bne.n	80008d4 <__aeabi_ddiv+0x19c>
 80008be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008c2:	f47f af34 	bne.w	800072e <__aeabi_dmul+0x24a>
 80008c6:	ea95 0f0c 	teq	r5, ip
 80008ca:	f47f af25 	bne.w	8000718 <__aeabi_dmul+0x234>
 80008ce:	4610      	mov	r0, r2
 80008d0:	4619      	mov	r1, r3
 80008d2:	e72c      	b.n	800072e <__aeabi_dmul+0x24a>
 80008d4:	ea95 0f0c 	teq	r5, ip
 80008d8:	d106      	bne.n	80008e8 <__aeabi_ddiv+0x1b0>
 80008da:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008de:	f43f aefd 	beq.w	80006dc <__aeabi_dmul+0x1f8>
 80008e2:	4610      	mov	r0, r2
 80008e4:	4619      	mov	r1, r3
 80008e6:	e722      	b.n	800072e <__aeabi_dmul+0x24a>
 80008e8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008ec:	bf18      	it	ne
 80008ee:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008f2:	f47f aec5 	bne.w	8000680 <__aeabi_dmul+0x19c>
 80008f6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008fa:	f47f af0d 	bne.w	8000718 <__aeabi_dmul+0x234>
 80008fe:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000902:	f47f aeeb 	bne.w	80006dc <__aeabi_dmul+0x1f8>
 8000906:	e712      	b.n	800072e <__aeabi_dmul+0x24a>

08000908 <__gedf2>:
 8000908:	f04f 3cff 	mov.w	ip, #4294967295
 800090c:	e006      	b.n	800091c <__cmpdf2+0x4>
 800090e:	bf00      	nop

08000910 <__ledf2>:
 8000910:	f04f 0c01 	mov.w	ip, #1
 8000914:	e002      	b.n	800091c <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__cmpdf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000920:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000924:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000928:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800092c:	bf18      	it	ne
 800092e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000932:	d01b      	beq.n	800096c <__cmpdf2+0x54>
 8000934:	b001      	add	sp, #4
 8000936:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800093a:	bf0c      	ite	eq
 800093c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000940:	ea91 0f03 	teqne	r1, r3
 8000944:	bf02      	ittt	eq
 8000946:	ea90 0f02 	teqeq	r0, r2
 800094a:	2000      	moveq	r0, #0
 800094c:	4770      	bxeq	lr
 800094e:	f110 0f00 	cmn.w	r0, #0
 8000952:	ea91 0f03 	teq	r1, r3
 8000956:	bf58      	it	pl
 8000958:	4299      	cmppl	r1, r3
 800095a:	bf08      	it	eq
 800095c:	4290      	cmpeq	r0, r2
 800095e:	bf2c      	ite	cs
 8000960:	17d8      	asrcs	r0, r3, #31
 8000962:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000966:	f040 0001 	orr.w	r0, r0, #1
 800096a:	4770      	bx	lr
 800096c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000970:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000974:	d102      	bne.n	800097c <__cmpdf2+0x64>
 8000976:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800097a:	d107      	bne.n	800098c <__cmpdf2+0x74>
 800097c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	d1d6      	bne.n	8000934 <__cmpdf2+0x1c>
 8000986:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800098a:	d0d3      	beq.n	8000934 <__cmpdf2+0x1c>
 800098c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop

08000994 <__aeabi_cdrcmple>:
 8000994:	4684      	mov	ip, r0
 8000996:	4610      	mov	r0, r2
 8000998:	4662      	mov	r2, ip
 800099a:	468c      	mov	ip, r1
 800099c:	4619      	mov	r1, r3
 800099e:	4663      	mov	r3, ip
 80009a0:	e000      	b.n	80009a4 <__aeabi_cdcmpeq>
 80009a2:	bf00      	nop

080009a4 <__aeabi_cdcmpeq>:
 80009a4:	b501      	push	{r0, lr}
 80009a6:	f7ff ffb7 	bl	8000918 <__cmpdf2>
 80009aa:	2800      	cmp	r0, #0
 80009ac:	bf48      	it	mi
 80009ae:	f110 0f00 	cmnmi.w	r0, #0
 80009b2:	bd01      	pop	{r0, pc}

080009b4 <__aeabi_dcmpeq>:
 80009b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b8:	f7ff fff4 	bl	80009a4 <__aeabi_cdcmpeq>
 80009bc:	bf0c      	ite	eq
 80009be:	2001      	moveq	r0, #1
 80009c0:	2000      	movne	r0, #0
 80009c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009c6:	bf00      	nop

080009c8 <__aeabi_dcmplt>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff ffea 	bl	80009a4 <__aeabi_cdcmpeq>
 80009d0:	bf34      	ite	cc
 80009d2:	2001      	movcc	r0, #1
 80009d4:	2000      	movcs	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmple>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffe0 	bl	80009a4 <__aeabi_cdcmpeq>
 80009e4:	bf94      	ite	ls
 80009e6:	2001      	movls	r0, #1
 80009e8:	2000      	movhi	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmpge>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffce 	bl	8000994 <__aeabi_cdrcmple>
 80009f8:	bf94      	ite	ls
 80009fa:	2001      	movls	r0, #1
 80009fc:	2000      	movhi	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmpgt>:
 8000a04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a08:	f7ff ffc4 	bl	8000994 <__aeabi_cdrcmple>
 8000a0c:	bf34      	ite	cc
 8000a0e:	2001      	movcc	r0, #1
 8000a10:	2000      	movcs	r0, #0
 8000a12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a16:	bf00      	nop

08000a18 <__aeabi_dcmpun>:
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__aeabi_dcmpun+0x10>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d10a      	bne.n	8000a3e <__aeabi_dcmpun+0x26>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d102      	bne.n	8000a38 <__aeabi_dcmpun+0x20>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d102      	bne.n	8000a3e <__aeabi_dcmpun+0x26>
 8000a38:	f04f 0000 	mov.w	r0, #0
 8000a3c:	4770      	bx	lr
 8000a3e:	f04f 0001 	mov.w	r0, #1
 8000a42:	4770      	bx	lr

08000a44 <__aeabi_d2iz>:
 8000a44:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a48:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a4c:	d215      	bcs.n	8000a7a <__aeabi_d2iz+0x36>
 8000a4e:	d511      	bpl.n	8000a74 <__aeabi_d2iz+0x30>
 8000a50:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a54:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a58:	d912      	bls.n	8000a80 <__aeabi_d2iz+0x3c>
 8000a5a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a5e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a62:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a66:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a6a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a6e:	bf18      	it	ne
 8000a70:	4240      	negne	r0, r0
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a7e:	d105      	bne.n	8000a8c <__aeabi_d2iz+0x48>
 8000a80:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a84:	bf08      	it	eq
 8000a86:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a8a:	4770      	bx	lr
 8000a8c:	f04f 0000 	mov.w	r0, #0
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop

08000a94 <__aeabi_d2uiz>:
 8000a94:	004a      	lsls	r2, r1, #1
 8000a96:	d211      	bcs.n	8000abc <__aeabi_d2uiz+0x28>
 8000a98:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a9c:	d211      	bcs.n	8000ac2 <__aeabi_d2uiz+0x2e>
 8000a9e:	d50d      	bpl.n	8000abc <__aeabi_d2uiz+0x28>
 8000aa0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aa4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000aa8:	d40e      	bmi.n	8000ac8 <__aeabi_d2uiz+0x34>
 8000aaa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ab2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ab6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aba:	4770      	bx	lr
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ac6:	d102      	bne.n	8000ace <__aeabi_d2uiz+0x3a>
 8000ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8000acc:	4770      	bx	lr
 8000ace:	f04f 0000 	mov.w	r0, #0
 8000ad2:	4770      	bx	lr

08000ad4 <__aeabi_d2f>:
 8000ad4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ad8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000adc:	bf24      	itt	cs
 8000ade:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ae2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ae6:	d90d      	bls.n	8000b04 <__aeabi_d2f+0x30>
 8000ae8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aec:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000af4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000af8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000afc:	bf08      	it	eq
 8000afe:	f020 0001 	biceq.w	r0, r0, #1
 8000b02:	4770      	bx	lr
 8000b04:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b08:	d121      	bne.n	8000b4e <__aeabi_d2f+0x7a>
 8000b0a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b0e:	bfbc      	itt	lt
 8000b10:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b14:	4770      	bxlt	lr
 8000b16:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b1a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b1e:	f1c2 0218 	rsb	r2, r2, #24
 8000b22:	f1c2 0c20 	rsb	ip, r2, #32
 8000b26:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b2a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b2e:	bf18      	it	ne
 8000b30:	f040 0001 	orrne.w	r0, r0, #1
 8000b34:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b38:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b3c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b40:	ea40 000c 	orr.w	r0, r0, ip
 8000b44:	fa23 f302 	lsr.w	r3, r3, r2
 8000b48:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b4c:	e7cc      	b.n	8000ae8 <__aeabi_d2f+0x14>
 8000b4e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b52:	d107      	bne.n	8000b64 <__aeabi_d2f+0x90>
 8000b54:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b58:	bf1e      	ittt	ne
 8000b5a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b5e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b62:	4770      	bxne	lr
 8000b64:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b68:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop

08000b74 <__aeabi_uldivmod>:
 8000b74:	b953      	cbnz	r3, 8000b8c <__aeabi_uldivmod+0x18>
 8000b76:	b94a      	cbnz	r2, 8000b8c <__aeabi_uldivmod+0x18>
 8000b78:	2900      	cmp	r1, #0
 8000b7a:	bf08      	it	eq
 8000b7c:	2800      	cmpeq	r0, #0
 8000b7e:	bf1c      	itt	ne
 8000b80:	f04f 31ff 	movne.w	r1, #4294967295
 8000b84:	f04f 30ff 	movne.w	r0, #4294967295
 8000b88:	f000 b97a 	b.w	8000e80 <__aeabi_idiv0>
 8000b8c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b90:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b94:	f000 f806 	bl	8000ba4 <__udivmoddi4>
 8000b98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ba0:	b004      	add	sp, #16
 8000ba2:	4770      	bx	lr

08000ba4 <__udivmoddi4>:
 8000ba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ba8:	468c      	mov	ip, r1
 8000baa:	460e      	mov	r6, r1
 8000bac:	4604      	mov	r4, r0
 8000bae:	9d08      	ldr	r5, [sp, #32]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d150      	bne.n	8000c56 <__udivmoddi4+0xb2>
 8000bb4:	428a      	cmp	r2, r1
 8000bb6:	4617      	mov	r7, r2
 8000bb8:	d96c      	bls.n	8000c94 <__udivmoddi4+0xf0>
 8000bba:	fab2 fe82 	clz	lr, r2
 8000bbe:	f1be 0f00 	cmp.w	lr, #0
 8000bc2:	d00b      	beq.n	8000bdc <__udivmoddi4+0x38>
 8000bc4:	f1ce 0c20 	rsb	ip, lr, #32
 8000bc8:	fa01 f60e 	lsl.w	r6, r1, lr
 8000bcc:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000bd0:	fa02 f70e 	lsl.w	r7, r2, lr
 8000bd4:	ea4c 0c06 	orr.w	ip, ip, r6
 8000bd8:	fa00 f40e 	lsl.w	r4, r0, lr
 8000bdc:	0c3a      	lsrs	r2, r7, #16
 8000bde:	fbbc f9f2 	udiv	r9, ip, r2
 8000be2:	b2bb      	uxth	r3, r7
 8000be4:	fb02 cc19 	mls	ip, r2, r9, ip
 8000be8:	fb09 fa03 	mul.w	sl, r9, r3
 8000bec:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8000bf0:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
 8000bf4:	45b2      	cmp	sl, r6
 8000bf6:	d90a      	bls.n	8000c0e <__udivmoddi4+0x6a>
 8000bf8:	19f6      	adds	r6, r6, r7
 8000bfa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000bfe:	f080 8125 	bcs.w	8000e4c <__udivmoddi4+0x2a8>
 8000c02:	45b2      	cmp	sl, r6
 8000c04:	f240 8122 	bls.w	8000e4c <__udivmoddi4+0x2a8>
 8000c08:	f1a9 0902 	sub.w	r9, r9, #2
 8000c0c:	443e      	add	r6, r7
 8000c0e:	eba6 060a 	sub.w	r6, r6, sl
 8000c12:	fbb6 f0f2 	udiv	r0, r6, r2
 8000c16:	fb02 6610 	mls	r6, r2, r0, r6
 8000c1a:	fb00 f303 	mul.w	r3, r0, r3
 8000c1e:	b2a4      	uxth	r4, r4
 8000c20:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000c24:	42a3      	cmp	r3, r4
 8000c26:	d909      	bls.n	8000c3c <__udivmoddi4+0x98>
 8000c28:	19e4      	adds	r4, r4, r7
 8000c2a:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c2e:	f080 810b 	bcs.w	8000e48 <__udivmoddi4+0x2a4>
 8000c32:	42a3      	cmp	r3, r4
 8000c34:	f240 8108 	bls.w	8000e48 <__udivmoddi4+0x2a4>
 8000c38:	3802      	subs	r0, #2
 8000c3a:	443c      	add	r4, r7
 8000c3c:	2100      	movs	r1, #0
 8000c3e:	1ae4      	subs	r4, r4, r3
 8000c40:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c44:	2d00      	cmp	r5, #0
 8000c46:	d062      	beq.n	8000d0e <__udivmoddi4+0x16a>
 8000c48:	2300      	movs	r3, #0
 8000c4a:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c4e:	602c      	str	r4, [r5, #0]
 8000c50:	606b      	str	r3, [r5, #4]
 8000c52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c56:	428b      	cmp	r3, r1
 8000c58:	d907      	bls.n	8000c6a <__udivmoddi4+0xc6>
 8000c5a:	2d00      	cmp	r5, #0
 8000c5c:	d055      	beq.n	8000d0a <__udivmoddi4+0x166>
 8000c5e:	2100      	movs	r1, #0
 8000c60:	e885 0041 	stmia.w	r5, {r0, r6}
 8000c64:	4608      	mov	r0, r1
 8000c66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c6a:	fab3 f183 	clz	r1, r3
 8000c6e:	2900      	cmp	r1, #0
 8000c70:	f040 808f 	bne.w	8000d92 <__udivmoddi4+0x1ee>
 8000c74:	42b3      	cmp	r3, r6
 8000c76:	d302      	bcc.n	8000c7e <__udivmoddi4+0xda>
 8000c78:	4282      	cmp	r2, r0
 8000c7a:	f200 80fc 	bhi.w	8000e76 <__udivmoddi4+0x2d2>
 8000c7e:	1a84      	subs	r4, r0, r2
 8000c80:	eb66 0603 	sbc.w	r6, r6, r3
 8000c84:	2001      	movs	r0, #1
 8000c86:	46b4      	mov	ip, r6
 8000c88:	2d00      	cmp	r5, #0
 8000c8a:	d040      	beq.n	8000d0e <__udivmoddi4+0x16a>
 8000c8c:	e885 1010 	stmia.w	r5, {r4, ip}
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	b912      	cbnz	r2, 8000c9c <__udivmoddi4+0xf8>
 8000c96:	2701      	movs	r7, #1
 8000c98:	fbb7 f7f2 	udiv	r7, r7, r2
 8000c9c:	fab7 fe87 	clz	lr, r7
 8000ca0:	f1be 0f00 	cmp.w	lr, #0
 8000ca4:	d135      	bne.n	8000d12 <__udivmoddi4+0x16e>
 8000ca6:	2101      	movs	r1, #1
 8000ca8:	1bf6      	subs	r6, r6, r7
 8000caa:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000cae:	fa1f f887 	uxth.w	r8, r7
 8000cb2:	fbb6 f2fc 	udiv	r2, r6, ip
 8000cb6:	fb0c 6612 	mls	r6, ip, r2, r6
 8000cba:	fb08 f002 	mul.w	r0, r8, r2
 8000cbe:	0c23      	lsrs	r3, r4, #16
 8000cc0:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
 8000cc4:	42b0      	cmp	r0, r6
 8000cc6:	d907      	bls.n	8000cd8 <__udivmoddi4+0x134>
 8000cc8:	19f6      	adds	r6, r6, r7
 8000cca:	f102 33ff 	add.w	r3, r2, #4294967295
 8000cce:	d202      	bcs.n	8000cd6 <__udivmoddi4+0x132>
 8000cd0:	42b0      	cmp	r0, r6
 8000cd2:	f200 80d2 	bhi.w	8000e7a <__udivmoddi4+0x2d6>
 8000cd6:	461a      	mov	r2, r3
 8000cd8:	1a36      	subs	r6, r6, r0
 8000cda:	fbb6 f0fc 	udiv	r0, r6, ip
 8000cde:	fb0c 6610 	mls	r6, ip, r0, r6
 8000ce2:	fb08 f800 	mul.w	r8, r8, r0
 8000ce6:	b2a3      	uxth	r3, r4
 8000ce8:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
 8000cec:	45a0      	cmp	r8, r4
 8000cee:	d907      	bls.n	8000d00 <__udivmoddi4+0x15c>
 8000cf0:	19e4      	adds	r4, r4, r7
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	d202      	bcs.n	8000cfe <__udivmoddi4+0x15a>
 8000cf8:	45a0      	cmp	r8, r4
 8000cfa:	f200 80b9 	bhi.w	8000e70 <__udivmoddi4+0x2cc>
 8000cfe:	4618      	mov	r0, r3
 8000d00:	eba4 0408 	sub.w	r4, r4, r8
 8000d04:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000d08:	e79c      	b.n	8000c44 <__udivmoddi4+0xa0>
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	4628      	mov	r0, r5
 8000d0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d12:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d16:	f1ce 0320 	rsb	r3, lr, #32
 8000d1a:	fa26 f203 	lsr.w	r2, r6, r3
 8000d1e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000d22:	fbb2 f1fc 	udiv	r1, r2, ip
 8000d26:	fa1f f887 	uxth.w	r8, r7
 8000d2a:	fb0c 2211 	mls	r2, ip, r1, r2
 8000d2e:	fa06 f60e 	lsl.w	r6, r6, lr
 8000d32:	fa20 f303 	lsr.w	r3, r0, r3
 8000d36:	fb01 f908 	mul.w	r9, r1, r8
 8000d3a:	4333      	orrs	r3, r6
 8000d3c:	0c1e      	lsrs	r6, r3, #16
 8000d3e:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000d42:	45b1      	cmp	r9, r6
 8000d44:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d48:	d909      	bls.n	8000d5e <__udivmoddi4+0x1ba>
 8000d4a:	19f6      	adds	r6, r6, r7
 8000d4c:	f101 32ff 	add.w	r2, r1, #4294967295
 8000d50:	f080 808c 	bcs.w	8000e6c <__udivmoddi4+0x2c8>
 8000d54:	45b1      	cmp	r9, r6
 8000d56:	f240 8089 	bls.w	8000e6c <__udivmoddi4+0x2c8>
 8000d5a:	3902      	subs	r1, #2
 8000d5c:	443e      	add	r6, r7
 8000d5e:	eba6 0609 	sub.w	r6, r6, r9
 8000d62:	fbb6 f0fc 	udiv	r0, r6, ip
 8000d66:	fb0c 6210 	mls	r2, ip, r0, r6
 8000d6a:	fb00 f908 	mul.w	r9, r0, r8
 8000d6e:	b29e      	uxth	r6, r3
 8000d70:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000d74:	45b1      	cmp	r9, r6
 8000d76:	d907      	bls.n	8000d88 <__udivmoddi4+0x1e4>
 8000d78:	19f6      	adds	r6, r6, r7
 8000d7a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d7e:	d271      	bcs.n	8000e64 <__udivmoddi4+0x2c0>
 8000d80:	45b1      	cmp	r9, r6
 8000d82:	d96f      	bls.n	8000e64 <__udivmoddi4+0x2c0>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443e      	add	r6, r7
 8000d88:	eba6 0609 	sub.w	r6, r6, r9
 8000d8c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d90:	e78f      	b.n	8000cb2 <__udivmoddi4+0x10e>
 8000d92:	f1c1 0720 	rsb	r7, r1, #32
 8000d96:	fa22 f807 	lsr.w	r8, r2, r7
 8000d9a:	408b      	lsls	r3, r1
 8000d9c:	ea48 0303 	orr.w	r3, r8, r3
 8000da0:	fa26 f407 	lsr.w	r4, r6, r7
 8000da4:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8000da8:	fbb4 f9fe 	udiv	r9, r4, lr
 8000dac:	fa1f fc83 	uxth.w	ip, r3
 8000db0:	fb0e 4419 	mls	r4, lr, r9, r4
 8000db4:	408e      	lsls	r6, r1
 8000db6:	fa20 f807 	lsr.w	r8, r0, r7
 8000dba:	fb09 fa0c 	mul.w	sl, r9, ip
 8000dbe:	ea48 0806 	orr.w	r8, r8, r6
 8000dc2:	ea4f 4618 	mov.w	r6, r8, lsr #16
 8000dc6:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
 8000dca:	45a2      	cmp	sl, r4
 8000dcc:	fa02 f201 	lsl.w	r2, r2, r1
 8000dd0:	fa00 f601 	lsl.w	r6, r0, r1
 8000dd4:	d908      	bls.n	8000de8 <__udivmoddi4+0x244>
 8000dd6:	18e4      	adds	r4, r4, r3
 8000dd8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ddc:	d244      	bcs.n	8000e68 <__udivmoddi4+0x2c4>
 8000dde:	45a2      	cmp	sl, r4
 8000de0:	d942      	bls.n	8000e68 <__udivmoddi4+0x2c4>
 8000de2:	f1a9 0902 	sub.w	r9, r9, #2
 8000de6:	441c      	add	r4, r3
 8000de8:	eba4 040a 	sub.w	r4, r4, sl
 8000dec:	fbb4 f0fe 	udiv	r0, r4, lr
 8000df0:	fb0e 4410 	mls	r4, lr, r0, r4
 8000df4:	fb00 fc0c 	mul.w	ip, r0, ip
 8000df8:	fa1f f888 	uxth.w	r8, r8
 8000dfc:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000e00:	45a4      	cmp	ip, r4
 8000e02:	d907      	bls.n	8000e14 <__udivmoddi4+0x270>
 8000e04:	18e4      	adds	r4, r4, r3
 8000e06:	f100 3eff 	add.w	lr, r0, #4294967295
 8000e0a:	d229      	bcs.n	8000e60 <__udivmoddi4+0x2bc>
 8000e0c:	45a4      	cmp	ip, r4
 8000e0e:	d927      	bls.n	8000e60 <__udivmoddi4+0x2bc>
 8000e10:	3802      	subs	r0, #2
 8000e12:	441c      	add	r4, r3
 8000e14:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e18:	fba0 8902 	umull	r8, r9, r0, r2
 8000e1c:	eba4 0c0c 	sub.w	ip, r4, ip
 8000e20:	45cc      	cmp	ip, r9
 8000e22:	46c2      	mov	sl, r8
 8000e24:	46ce      	mov	lr, r9
 8000e26:	d315      	bcc.n	8000e54 <__udivmoddi4+0x2b0>
 8000e28:	d012      	beq.n	8000e50 <__udivmoddi4+0x2ac>
 8000e2a:	b155      	cbz	r5, 8000e42 <__udivmoddi4+0x29e>
 8000e2c:	ebb6 030a 	subs.w	r3, r6, sl
 8000e30:	eb6c 060e 	sbc.w	r6, ip, lr
 8000e34:	fa06 f707 	lsl.w	r7, r6, r7
 8000e38:	40cb      	lsrs	r3, r1
 8000e3a:	431f      	orrs	r7, r3
 8000e3c:	40ce      	lsrs	r6, r1
 8000e3e:	602f      	str	r7, [r5, #0]
 8000e40:	606e      	str	r6, [r5, #4]
 8000e42:	2100      	movs	r1, #0
 8000e44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e6f7      	b.n	8000c3c <__udivmoddi4+0x98>
 8000e4c:	4689      	mov	r9, r1
 8000e4e:	e6de      	b.n	8000c0e <__udivmoddi4+0x6a>
 8000e50:	4546      	cmp	r6, r8
 8000e52:	d2ea      	bcs.n	8000e2a <__udivmoddi4+0x286>
 8000e54:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e58:	eb69 0e03 	sbc.w	lr, r9, r3
 8000e5c:	3801      	subs	r0, #1
 8000e5e:	e7e4      	b.n	8000e2a <__udivmoddi4+0x286>
 8000e60:	4670      	mov	r0, lr
 8000e62:	e7d7      	b.n	8000e14 <__udivmoddi4+0x270>
 8000e64:	4618      	mov	r0, r3
 8000e66:	e78f      	b.n	8000d88 <__udivmoddi4+0x1e4>
 8000e68:	4681      	mov	r9, r0
 8000e6a:	e7bd      	b.n	8000de8 <__udivmoddi4+0x244>
 8000e6c:	4611      	mov	r1, r2
 8000e6e:	e776      	b.n	8000d5e <__udivmoddi4+0x1ba>
 8000e70:	3802      	subs	r0, #2
 8000e72:	443c      	add	r4, r7
 8000e74:	e744      	b.n	8000d00 <__udivmoddi4+0x15c>
 8000e76:	4608      	mov	r0, r1
 8000e78:	e706      	b.n	8000c88 <__udivmoddi4+0xe4>
 8000e7a:	3a02      	subs	r2, #2
 8000e7c:	443e      	add	r6, r7
 8000e7e:	e72b      	b.n	8000cd8 <__udivmoddi4+0x134>

08000e80 <__aeabi_idiv0>:
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop

08000e84 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b083      	sub	sp, #12
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	2b04      	cmp	r3, #4
 8000e90:	d106      	bne.n	8000ea0 <SysTick_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8000e92:	4a09      	ldr	r2, [pc, #36]	; (8000eb8 <SysTick_CLKSourceConfig+0x34>)
 8000e94:	4b08      	ldr	r3, [pc, #32]	; (8000eb8 <SysTick_CLKSourceConfig+0x34>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	f043 0304 	orr.w	r3, r3, #4
 8000e9c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
  }
}
 8000e9e:	e005      	b.n	8000eac <SysTick_CLKSourceConfig+0x28>
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8000ea0:	4a05      	ldr	r2, [pc, #20]	; (8000eb8 <SysTick_CLKSourceConfig+0x34>)
 8000ea2:	4b05      	ldr	r3, [pc, #20]	; (8000eb8 <SysTick_CLKSourceConfig+0x34>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	f023 0304 	bic.w	r3, r3, #4
 8000eaa:	6013      	str	r3, [r2, #0]
}
 8000eac:	bf00      	nop
 8000eae:	370c      	adds	r7, #12
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bc80      	pop	{r7}
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop
 8000eb8:	e000e010 	.word	0xe000e010

08000ebc <FLASH_SetLatency>:
  *     @arg FLASH_Latency_1: FLASH One Latency cycle
  *     @arg FLASH_Latency_2: FLASH Two Latency cycles
  * @retval None
  */
void FLASH_SetLatency(uint32_t FLASH_Latency)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b085      	sub	sp, #20
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Read the ACR register */
  tmpreg = FLASH->ACR;  
 8000ec8:	4b09      	ldr	r3, [pc, #36]	; (8000ef0 <FLASH_SetLatency+0x34>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	60fb      	str	r3, [r7, #12]
  
  /* Sets the Latency value */
  tmpreg &= ACR_LATENCY_Mask;
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8000ed4:	60fb      	str	r3, [r7, #12]
  tmpreg |= FLASH_Latency;
 8000ed6:	68fa      	ldr	r2, [r7, #12]
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	4313      	orrs	r3, r2
 8000edc:	60fb      	str	r3, [r7, #12]
  
  /* Write the ACR register */
  FLASH->ACR = tmpreg;
 8000ede:	4a04      	ldr	r2, [pc, #16]	; (8000ef0 <FLASH_SetLatency+0x34>)
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	6013      	str	r3, [r2, #0]
}
 8000ee4:	bf00      	nop
 8000ee6:	3714      	adds	r7, #20
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bc80      	pop	{r7}
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop
 8000ef0:	40022000 	.word	0x40022000

08000ef4 <FLASH_PrefetchBufferCmd>:
  *     @arg FLASH_PrefetchBuffer_Enable: FLASH Prefetch Buffer Enable
  *     @arg FLASH_PrefetchBuffer_Disable: FLASH Prefetch Buffer Disable
  * @retval None
  */
void FLASH_PrefetchBufferCmd(uint32_t FLASH_PrefetchBuffer)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b083      	sub	sp, #12
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 8000efc:	4a08      	ldr	r2, [pc, #32]	; (8000f20 <FLASH_PrefetchBufferCmd+0x2c>)
 8000efe:	4b08      	ldr	r3, [pc, #32]	; (8000f20 <FLASH_PrefetchBufferCmd+0x2c>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	f023 0310 	bic.w	r3, r3, #16
 8000f06:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 8000f08:	4905      	ldr	r1, [pc, #20]	; (8000f20 <FLASH_PrefetchBufferCmd+0x2c>)
 8000f0a:	4b05      	ldr	r3, [pc, #20]	; (8000f20 <FLASH_PrefetchBufferCmd+0x2c>)
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	4313      	orrs	r3, r2
 8000f12:	600b      	str	r3, [r1, #0]
}
 8000f14:	bf00      	nop
 8000f16:	370c      	adds	r7, #12
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bc80      	pop	{r7}
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop
 8000f20:	40022000 	.word	0x40022000

08000f24 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b089      	sub	sp, #36	; 0x24
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
 8000f2c:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	61fb      	str	r3, [r7, #28]
 8000f32:	2300      	movs	r3, #0
 8000f34:	613b      	str	r3, [r7, #16]
 8000f36:	2300      	movs	r3, #0
 8000f38:	61bb      	str	r3, [r7, #24]
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	617b      	str	r3, [r7, #20]
 8000f42:	2300      	movs	r3, #0
 8000f44:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	78db      	ldrb	r3, [r3, #3]
 8000f4a:	f003 030f 	and.w	r3, r3, #15
 8000f4e:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	78db      	ldrb	r3, [r3, #3]
 8000f54:	f003 0310 	and.w	r3, r3, #16
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d005      	beq.n	8000f68 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	789b      	ldrb	r3, [r3, #2]
 8000f60:	461a      	mov	r2, r3
 8000f62:	69fb      	ldr	r3, [r7, #28]
 8000f64:	4313      	orrs	r3, r2
 8000f66:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	881b      	ldrh	r3, [r3, #0]
 8000f6c:	b2db      	uxtb	r3, r3
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d044      	beq.n	8000ffc <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000f78:	2300      	movs	r3, #0
 8000f7a:	61bb      	str	r3, [r7, #24]
 8000f7c:	e038      	b.n	8000ff0 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 8000f7e:	2201      	movs	r2, #1
 8000f80:	69bb      	ldr	r3, [r7, #24]
 8000f82:	fa02 f303 	lsl.w	r3, r2, r3
 8000f86:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	881b      	ldrh	r3, [r3, #0]
 8000f8c:	461a      	mov	r2, r3
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	4013      	ands	r3, r2
 8000f92:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000f94:	693a      	ldr	r2, [r7, #16]
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	429a      	cmp	r2, r3
 8000f9a:	d126      	bne.n	8000fea <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 8000f9c:	69bb      	ldr	r3, [r7, #24]
 8000f9e:	009b      	lsls	r3, r3, #2
 8000fa0:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000fa2:	220f      	movs	r2, #15
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8000faa:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000fac:	68bb      	ldr	r3, [r7, #8]
 8000fae:	43db      	mvns	r3, r3
 8000fb0:	697a      	ldr	r2, [r7, #20]
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000fb6:	69fa      	ldr	r2, [r7, #28]
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	fa02 f303 	lsl.w	r3, r2, r3
 8000fbe:	697a      	ldr	r2, [r7, #20]
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	78db      	ldrb	r3, [r3, #3]
 8000fc8:	2b28      	cmp	r3, #40	; 0x28
 8000fca:	d105      	bne.n	8000fd8 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8000fcc:	2201      	movs	r2, #1
 8000fce:	69bb      	ldr	r3, [r7, #24]
 8000fd0:	409a      	lsls	r2, r3
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	615a      	str	r2, [r3, #20]
 8000fd6:	e008      	b.n	8000fea <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	78db      	ldrb	r3, [r3, #3]
 8000fdc:	2b48      	cmp	r3, #72	; 0x48
 8000fde:	d104      	bne.n	8000fea <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	69bb      	ldr	r3, [r7, #24]
 8000fe4:	409a      	lsls	r2, r3
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000fea:	69bb      	ldr	r3, [r7, #24]
 8000fec:	3301      	adds	r3, #1
 8000fee:	61bb      	str	r3, [r7, #24]
 8000ff0:	69bb      	ldr	r3, [r7, #24]
 8000ff2:	2b07      	cmp	r3, #7
 8000ff4:	d9c3      	bls.n	8000f7e <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	697a      	ldr	r2, [r7, #20]
 8000ffa:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	881b      	ldrh	r3, [r3, #0]
 8001000:	2bff      	cmp	r3, #255	; 0xff
 8001002:	d946      	bls.n	8001092 <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800100a:	2300      	movs	r3, #0
 800100c:	61bb      	str	r3, [r7, #24]
 800100e:	e03a      	b.n	8001086 <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8001010:	69bb      	ldr	r3, [r7, #24]
 8001012:	3308      	adds	r3, #8
 8001014:	2201      	movs	r2, #1
 8001016:	fa02 f303 	lsl.w	r3, r2, r3
 800101a:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	881b      	ldrh	r3, [r3, #0]
 8001020:	461a      	mov	r2, r3
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	4013      	ands	r3, r2
 8001026:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8001028:	693a      	ldr	r2, [r7, #16]
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	429a      	cmp	r2, r3
 800102e:	d127      	bne.n	8001080 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 8001030:	69bb      	ldr	r3, [r7, #24]
 8001032:	009b      	lsls	r3, r3, #2
 8001034:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8001036:	220f      	movs	r2, #15
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	fa02 f303 	lsl.w	r3, r2, r3
 800103e:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8001040:	68bb      	ldr	r3, [r7, #8]
 8001042:	43db      	mvns	r3, r3
 8001044:	697a      	ldr	r2, [r7, #20]
 8001046:	4013      	ands	r3, r2
 8001048:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800104a:	69fa      	ldr	r2, [r7, #28]
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	fa02 f303 	lsl.w	r3, r2, r3
 8001052:	697a      	ldr	r2, [r7, #20]
 8001054:	4313      	orrs	r3, r2
 8001056:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	78db      	ldrb	r3, [r3, #3]
 800105c:	2b28      	cmp	r3, #40	; 0x28
 800105e:	d105      	bne.n	800106c <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8001060:	69bb      	ldr	r3, [r7, #24]
 8001062:	3308      	adds	r3, #8
 8001064:	2201      	movs	r2, #1
 8001066:	409a      	lsls	r2, r3
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	78db      	ldrb	r3, [r3, #3]
 8001070:	2b48      	cmp	r3, #72	; 0x48
 8001072:	d105      	bne.n	8001080 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8001074:	69bb      	ldr	r3, [r7, #24]
 8001076:	3308      	adds	r3, #8
 8001078:	2201      	movs	r2, #1
 800107a:	409a      	lsls	r2, r3
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001080:	69bb      	ldr	r3, [r7, #24]
 8001082:	3301      	adds	r3, #1
 8001084:	61bb      	str	r3, [r7, #24]
 8001086:	69bb      	ldr	r3, [r7, #24]
 8001088:	2b07      	cmp	r3, #7
 800108a:	d9c1      	bls.n	8001010 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	697a      	ldr	r2, [r7, #20]
 8001090:	605a      	str	r2, [r3, #4]
  }
}
 8001092:	bf00      	nop
 8001094:	3724      	adds	r7, #36	; 0x24
 8001096:	46bd      	mov	sp, r7
 8001098:	bc80      	pop	{r7}
 800109a:	4770      	bx	lr

0800109c <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
 80010a4:	460b      	mov	r3, r1
 80010a6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 80010a8:	887a      	ldrh	r2, [r7, #2]
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	611a      	str	r2, [r3, #16]
}
 80010ae:	bf00      	nop
 80010b0:	370c      	adds	r7, #12
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bc80      	pop	{r7}
 80010b6:	4770      	bx	lr

080010b8 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b083      	sub	sp, #12
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
 80010c0:	460b      	mov	r3, r1
 80010c2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 80010c4:	887a      	ldrh	r2, [r7, #2]
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	615a      	str	r2, [r3, #20]
}
 80010ca:	bf00      	nop
 80010cc:	370c      	adds	r7, #12
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bc80      	pop	{r7}
 80010d2:	4770      	bx	lr

080010d4 <RCC_HSEConfig>:
  *     @arg RCC_HSE_ON: HSE oscillator ON
  *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint32_t RCC_HSE)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b083      	sub	sp, #12
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 80010dc:	4a13      	ldr	r2, [pc, #76]	; (800112c <RCC_HSEConfig+0x58>)
 80010de:	4b13      	ldr	r3, [pc, #76]	; (800112c <RCC_HSEConfig+0x58>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80010e6:	6013      	str	r3, [r2, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 80010e8:	4a10      	ldr	r2, [pc, #64]	; (800112c <RCC_HSEConfig+0x58>)
 80010ea:	4b10      	ldr	r3, [pc, #64]	; (800112c <RCC_HSEConfig+0x58>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010f2:	6013      	str	r3, [r2, #0]
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010fa:	d003      	beq.n	8001104 <RCC_HSEConfig+0x30>
 80010fc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001100:	d007      	beq.n	8001112 <RCC_HSEConfig+0x3e>
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
      break;
      
    default:
      break;
 8001102:	e00d      	b.n	8001120 <RCC_HSEConfig+0x4c>
      RCC->CR |= CR_HSEON_Set;
 8001104:	4a09      	ldr	r2, [pc, #36]	; (800112c <RCC_HSEConfig+0x58>)
 8001106:	4b09      	ldr	r3, [pc, #36]	; (800112c <RCC_HSEConfig+0x58>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800110e:	6013      	str	r3, [r2, #0]
      break;
 8001110:	e006      	b.n	8001120 <RCC_HSEConfig+0x4c>
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 8001112:	4a06      	ldr	r2, [pc, #24]	; (800112c <RCC_HSEConfig+0x58>)
 8001114:	4b05      	ldr	r3, [pc, #20]	; (800112c <RCC_HSEConfig+0x58>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 800111c:	6013      	str	r3, [r2, #0]
      break;
 800111e:	bf00      	nop
  }
}
 8001120:	bf00      	nop
 8001122:	370c      	adds	r7, #12
 8001124:	46bd      	mov	sp, r7
 8001126:	bc80      	pop	{r7}
 8001128:	4770      	bx	lr
 800112a:	bf00      	nop
 800112c:	40021000 	.word	0x40021000

08001130 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumuration value:
  * - SUCCESS: HSE oscillator is stable and ready to use
  * - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0;
 8001136:	2300      	movs	r3, #0
 8001138:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
 800113a:	2300      	movs	r3, #0
 800113c:	71fb      	strb	r3, [r7, #7]
  FlagStatus HSEStatus = RESET;
 800113e:	2300      	movs	r3, #0
 8001140:	71bb      	strb	r3, [r7, #6]
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 8001142:	2031      	movs	r0, #49	; 0x31
 8001144:	f000 f9b4 	bl	80014b0 <RCC_GetFlagStatus>
 8001148:	4603      	mov	r3, r0
 800114a:	71bb      	strb	r3, [r7, #6]
    StartUpCounter++;  
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	3301      	adds	r3, #1
 8001150:	603b      	str	r3, [r7, #0]
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001158:	d002      	beq.n	8001160 <RCC_WaitForHSEStartUp+0x30>
 800115a:	79bb      	ldrb	r3, [r7, #6]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d0f0      	beq.n	8001142 <RCC_WaitForHSEStartUp+0x12>
  
  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8001160:	2031      	movs	r0, #49	; 0x31
 8001162:	f000 f9a5 	bl	80014b0 <RCC_GetFlagStatus>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d002      	beq.n	8001172 <RCC_WaitForHSEStartUp+0x42>
  {
    status = SUCCESS;
 800116c:	2301      	movs	r3, #1
 800116e:	71fb      	strb	r3, [r7, #7]
 8001170:	e001      	b.n	8001176 <RCC_WaitForHSEStartUp+0x46>
  }
  else
  {
    status = ERROR;
 8001172:	2300      	movs	r3, #0
 8001174:	71fb      	strb	r3, [r7, #7]
  }  
  return (status);
 8001176:	79fb      	ldrb	r3, [r7, #7]
}
 8001178:	4618      	mov	r0, r3
 800117a:	3708      	adds	r7, #8
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}

08001180 <RCC_PLLConfig>:
  *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_5}
  *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
{
 8001180:	b480      	push	{r7}
 8001182:	b085      	sub	sp, #20
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
 8001188:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800118a:	2300      	movs	r3, #0
 800118c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 800118e:	4b0a      	ldr	r3, [pc, #40]	; (80011b8 <RCC_PLLConfig+0x38>)
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	60fb      	str	r3, [r7, #12]
  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 800119a:	60fb      	str	r3, [r7, #12]
  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 800119c:	687a      	ldr	r2, [r7, #4]
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	4313      	orrs	r3, r2
 80011a2:	68fa      	ldr	r2, [r7, #12]
 80011a4:	4313      	orrs	r3, r2
 80011a6:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80011a8:	4a03      	ldr	r2, [pc, #12]	; (80011b8 <RCC_PLLConfig+0x38>)
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	6053      	str	r3, [r2, #4]
}
 80011ae:	bf00      	nop
 80011b0:	3714      	adds	r7, #20
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bc80      	pop	{r7}
 80011b6:	4770      	bx	lr
 80011b8:	40021000 	.word	0x40021000

080011bc <RCC_PLLCmd>:
  * @note   The PLL can not be disabled if it is used as system clock.
  * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	4603      	mov	r3, r0
 80011c4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 80011c6:	4a04      	ldr	r2, [pc, #16]	; (80011d8 <RCC_PLLCmd+0x1c>)
 80011c8:	79fb      	ldrb	r3, [r7, #7]
 80011ca:	6013      	str	r3, [r2, #0]
}
 80011cc:	bf00      	nop
 80011ce:	370c      	adds	r7, #12
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bc80      	pop	{r7}
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	42420060 	.word	0x42420060

080011dc <RCC_SYSCLKConfig>:
  *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
  *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 80011dc:	b480      	push	{r7}
 80011de:	b085      	sub	sp, #20
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80011e4:	2300      	movs	r3, #0
 80011e6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  tmpreg = RCC->CFGR;
 80011e8:	4b09      	ldr	r3, [pc, #36]	; (8001210 <RCC_SYSCLKConfig+0x34>)
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	60fb      	str	r3, [r7, #12]
  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	f023 0303 	bic.w	r3, r3, #3
 80011f4:	60fb      	str	r3, [r7, #12]
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 80011f6:	68fa      	ldr	r2, [r7, #12]
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	4313      	orrs	r3, r2
 80011fc:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80011fe:	4a04      	ldr	r2, [pc, #16]	; (8001210 <RCC_SYSCLKConfig+0x34>)
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	6053      	str	r3, [r2, #4]
}
 8001204:	bf00      	nop
 8001206:	3714      	adds	r7, #20
 8001208:	46bd      	mov	sp, r7
 800120a:	bc80      	pop	{r7}
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	40021000 	.word	0x40021000

08001214 <RCC_GetSYSCLKSource>:
  *     - 0x00: HSI used as system clock
  *     - 0x04: HSE used as system clock
  *     - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 8001218:	4b04      	ldr	r3, [pc, #16]	; (800122c <RCC_GetSYSCLKSource+0x18>)
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	b2db      	uxtb	r3, r3
 800121e:	f003 030c 	and.w	r3, r3, #12
 8001222:	b2db      	uxtb	r3, r3
}
 8001224:	4618      	mov	r0, r3
 8001226:	46bd      	mov	sp, r7
 8001228:	bc80      	pop	{r7}
 800122a:	4770      	bx	lr
 800122c:	40021000 	.word	0x40021000

08001230 <RCC_HCLKConfig>:
  *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 8001230:	b480      	push	{r7}
 8001232:	b085      	sub	sp, #20
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001238:	2300      	movs	r3, #0
 800123a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  tmpreg = RCC->CFGR;
 800123c:	4b09      	ldr	r3, [pc, #36]	; (8001264 <RCC_HCLKConfig+0x34>)
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	60fb      	str	r3, [r7, #12]
  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001248:	60fb      	str	r3, [r7, #12]
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 800124a:	68fa      	ldr	r2, [r7, #12]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	4313      	orrs	r3, r2
 8001250:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001252:	4a04      	ldr	r2, [pc, #16]	; (8001264 <RCC_HCLKConfig+0x34>)
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	6053      	str	r3, [r2, #4]
}
 8001258:	bf00      	nop
 800125a:	3714      	adds	r7, #20
 800125c:	46bd      	mov	sp, r7
 800125e:	bc80      	pop	{r7}
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	40021000 	.word	0x40021000

08001268 <RCC_PCLK1Config>:
  *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
 8001268:	b480      	push	{r7}
 800126a:	b085      	sub	sp, #20
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001270:	2300      	movs	r3, #0
 8001272:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8001274:	4b09      	ldr	r3, [pc, #36]	; (800129c <RCC_PCLK1Config+0x34>)
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001280:	60fb      	str	r3, [r7, #12]
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8001282:	68fa      	ldr	r2, [r7, #12]
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	4313      	orrs	r3, r2
 8001288:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 800128a:	4a04      	ldr	r2, [pc, #16]	; (800129c <RCC_PCLK1Config+0x34>)
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	6053      	str	r3, [r2, #4]
}
 8001290:	bf00      	nop
 8001292:	3714      	adds	r7, #20
 8001294:	46bd      	mov	sp, r7
 8001296:	bc80      	pop	{r7}
 8001298:	4770      	bx	lr
 800129a:	bf00      	nop
 800129c:	40021000 	.word	0x40021000

080012a0 <RCC_PCLK2Config>:
  *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b085      	sub	sp, #20
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80012a8:	2300      	movs	r3, #0
 80012aa:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 80012ac:	4b09      	ldr	r3, [pc, #36]	; (80012d4 <RCC_PCLK2Config+0x34>)
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80012b8:	60fb      	str	r3, [r7, #12]
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	00db      	lsls	r3, r3, #3
 80012be:	68fa      	ldr	r2, [r7, #12]
 80012c0:	4313      	orrs	r3, r2
 80012c2:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80012c4:	4a03      	ldr	r2, [pc, #12]	; (80012d4 <RCC_PCLK2Config+0x34>)
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	6053      	str	r3, [r2, #4]
}
 80012ca:	bf00      	nop
 80012cc:	3714      	adds	r7, #20
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bc80      	pop	{r7}
 80012d2:	4770      	bx	lr
 80012d4:	40021000 	.word	0x40021000

080012d8 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80012d8:	b480      	push	{r7}
 80012da:	b087      	sub	sp, #28
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 80012e0:	2300      	movs	r3, #0
 80012e2:	617b      	str	r3, [r7, #20]
 80012e4:	2300      	movs	r3, #0
 80012e6:	613b      	str	r3, [r7, #16]
 80012e8:	2300      	movs	r3, #0
 80012ea:	60fb      	str	r3, [r7, #12]
 80012ec:	2300      	movs	r3, #0
 80012ee:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80012f0:	4b4c      	ldr	r3, [pc, #304]	; (8001424 <RCC_GetClocksFreq+0x14c>)
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	f003 030c 	and.w	r3, r3, #12
 80012f8:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 80012fa:	697b      	ldr	r3, [r7, #20]
 80012fc:	2b04      	cmp	r3, #4
 80012fe:	d007      	beq.n	8001310 <RCC_GetClocksFreq+0x38>
 8001300:	2b08      	cmp	r3, #8
 8001302:	d009      	beq.n	8001318 <RCC_GetClocksFreq+0x40>
 8001304:	2b00      	cmp	r3, #0
 8001306:	d133      	bne.n	8001370 <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	4a47      	ldr	r2, [pc, #284]	; (8001428 <RCC_GetClocksFreq+0x150>)
 800130c:	601a      	str	r2, [r3, #0]
      break;
 800130e:	e033      	b.n	8001378 <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	4a45      	ldr	r2, [pc, #276]	; (8001428 <RCC_GetClocksFreq+0x150>)
 8001314:	601a      	str	r2, [r3, #0]
      break;
 8001316:	e02f      	b.n	8001378 <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8001318:	4b42      	ldr	r3, [pc, #264]	; (8001424 <RCC_GetClocksFreq+0x14c>)
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001320:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8001322:	4b40      	ldr	r3, [pc, #256]	; (8001424 <RCC_GetClocksFreq+0x14c>)
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800132a:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 800132c:	693b      	ldr	r3, [r7, #16]
 800132e:	0c9b      	lsrs	r3, r3, #18
 8001330:	3302      	adds	r3, #2
 8001332:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d106      	bne.n	8001348 <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 800133a:	693b      	ldr	r3, [r7, #16]
 800133c:	4a3b      	ldr	r2, [pc, #236]	; (800142c <RCC_GetClocksFreq+0x154>)
 800133e:	fb02 f203 	mul.w	r2, r2, r3
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8001346:	e017      	b.n	8001378 <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8001348:	4b36      	ldr	r3, [pc, #216]	; (8001424 <RCC_GetClocksFreq+0x14c>)
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001350:	2b00      	cmp	r3, #0
 8001352:	d006      	beq.n	8001362 <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	4a35      	ldr	r2, [pc, #212]	; (800142c <RCC_GetClocksFreq+0x154>)
 8001358:	fb02 f203 	mul.w	r2, r2, r3
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	601a      	str	r2, [r3, #0]
      break;
 8001360:	e00a      	b.n	8001378 <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	4a30      	ldr	r2, [pc, #192]	; (8001428 <RCC_GetClocksFreq+0x150>)
 8001366:	fb02 f203 	mul.w	r2, r2, r3
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	601a      	str	r2, [r3, #0]
      break;
 800136e:	e003      	b.n	8001378 <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	4a2d      	ldr	r2, [pc, #180]	; (8001428 <RCC_GetClocksFreq+0x150>)
 8001374:	601a      	str	r2, [r3, #0]
      break;
 8001376:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8001378:	4b2a      	ldr	r3, [pc, #168]	; (8001424 <RCC_GetClocksFreq+0x14c>)
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001380:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	091b      	lsrs	r3, r3, #4
 8001386:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8001388:	4a29      	ldr	r2, [pc, #164]	; (8001430 <RCC_GetClocksFreq+0x158>)
 800138a:	697b      	ldr	r3, [r7, #20]
 800138c:	4413      	add	r3, r2
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	b2db      	uxtb	r3, r3
 8001392:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681a      	ldr	r2, [r3, #0]
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	40da      	lsrs	r2, r3
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 80013a0:	4b20      	ldr	r3, [pc, #128]	; (8001424 <RCC_GetClocksFreq+0x14c>)
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80013a8:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 80013aa:	697b      	ldr	r3, [r7, #20]
 80013ac:	0a1b      	lsrs	r3, r3, #8
 80013ae:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 80013b0:	4a1f      	ldr	r2, [pc, #124]	; (8001430 <RCC_GetClocksFreq+0x158>)
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	4413      	add	r3, r2
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	685a      	ldr	r2, [r3, #4]
 80013c0:	68bb      	ldr	r3, [r7, #8]
 80013c2:	40da      	lsrs	r2, r3
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 80013c8:	4b16      	ldr	r3, [pc, #88]	; (8001424 <RCC_GetClocksFreq+0x14c>)
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80013d0:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 80013d2:	697b      	ldr	r3, [r7, #20]
 80013d4:	0adb      	lsrs	r3, r3, #11
 80013d6:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 80013d8:	4a15      	ldr	r2, [pc, #84]	; (8001430 <RCC_GetClocksFreq+0x158>)
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	4413      	add	r3, r2
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	b2db      	uxtb	r3, r3
 80013e2:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	685a      	ldr	r2, [r3, #4]
 80013e8:	68bb      	ldr	r3, [r7, #8]
 80013ea:	40da      	lsrs	r2, r3
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 80013f0:	4b0c      	ldr	r3, [pc, #48]	; (8001424 <RCC_GetClocksFreq+0x14c>)
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80013f8:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	0b9b      	lsrs	r3, r3, #14
 80013fe:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 8001400:	4a0c      	ldr	r2, [pc, #48]	; (8001434 <RCC_GetClocksFreq+0x15c>)
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	4413      	add	r3, r2
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	b2db      	uxtb	r3, r3
 800140a:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	68da      	ldr	r2, [r3, #12]
 8001410:	68bb      	ldr	r3, [r7, #8]
 8001412:	fbb2 f2f3 	udiv	r2, r2, r3
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	611a      	str	r2, [r3, #16]
}
 800141a:	bf00      	nop
 800141c:	371c      	adds	r7, #28
 800141e:	46bd      	mov	sp, r7
 8001420:	bc80      	pop	{r7}
 8001422:	4770      	bx	lr
 8001424:	40021000 	.word	0x40021000
 8001428:	007a1200 	.word	0x007a1200
 800142c:	003d0900 	.word	0x003d0900
 8001430:	20000000 	.word	0x20000000
 8001434:	20000010 	.word	0x20000010

08001438 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
 8001440:	460b      	mov	r3, r1
 8001442:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001444:	78fb      	ldrb	r3, [r7, #3]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d006      	beq.n	8001458 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800144a:	4909      	ldr	r1, [pc, #36]	; (8001470 <RCC_APB2PeriphClockCmd+0x38>)
 800144c:	4b08      	ldr	r3, [pc, #32]	; (8001470 <RCC_APB2PeriphClockCmd+0x38>)
 800144e:	699a      	ldr	r2, [r3, #24]
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	4313      	orrs	r3, r2
 8001454:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8001456:	e006      	b.n	8001466 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001458:	4905      	ldr	r1, [pc, #20]	; (8001470 <RCC_APB2PeriphClockCmd+0x38>)
 800145a:	4b05      	ldr	r3, [pc, #20]	; (8001470 <RCC_APB2PeriphClockCmd+0x38>)
 800145c:	699a      	ldr	r2, [r3, #24]
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	43db      	mvns	r3, r3
 8001462:	4013      	ands	r3, r2
 8001464:	618b      	str	r3, [r1, #24]
}
 8001466:	bf00      	nop
 8001468:	370c      	adds	r7, #12
 800146a:	46bd      	mov	sp, r7
 800146c:	bc80      	pop	{r7}
 800146e:	4770      	bx	lr
 8001470:	40021000 	.word	0x40021000

08001474 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
 800147c:	460b      	mov	r3, r1
 800147e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001480:	78fb      	ldrb	r3, [r7, #3]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d006      	beq.n	8001494 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001486:	4909      	ldr	r1, [pc, #36]	; (80014ac <RCC_APB1PeriphClockCmd+0x38>)
 8001488:	4b08      	ldr	r3, [pc, #32]	; (80014ac <RCC_APB1PeriphClockCmd+0x38>)
 800148a:	69da      	ldr	r2, [r3, #28]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	4313      	orrs	r3, r2
 8001490:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8001492:	e006      	b.n	80014a2 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001494:	4905      	ldr	r1, [pc, #20]	; (80014ac <RCC_APB1PeriphClockCmd+0x38>)
 8001496:	4b05      	ldr	r3, [pc, #20]	; (80014ac <RCC_APB1PeriphClockCmd+0x38>)
 8001498:	69da      	ldr	r2, [r3, #28]
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	43db      	mvns	r3, r3
 800149e:	4013      	ands	r3, r2
 80014a0:	61cb      	str	r3, [r1, #28]
}
 80014a2:	bf00      	nop
 80014a4:	370c      	adds	r7, #12
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bc80      	pop	{r7}
 80014aa:	4770      	bx	lr
 80014ac:	40021000 	.word	0x40021000

080014b0 <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  *   
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b087      	sub	sp, #28
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	4603      	mov	r3, r0
 80014b8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 80014ba:	2300      	movs	r3, #0
 80014bc:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 80014be:	2300      	movs	r3, #0
 80014c0:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 80014c2:	2300      	movs	r3, #0
 80014c4:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 80014c6:	79fb      	ldrb	r3, [r7, #7]
 80014c8:	095b      	lsrs	r3, r3, #5
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	2b01      	cmp	r3, #1
 80014d2:	d103      	bne.n	80014dc <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 80014d4:	4b12      	ldr	r3, [pc, #72]	; (8001520 <RCC_GetFlagStatus+0x70>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	617b      	str	r3, [r7, #20]
 80014da:	e009      	b.n	80014f0 <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	2b02      	cmp	r3, #2
 80014e0:	d103      	bne.n	80014ea <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 80014e2:	4b0f      	ldr	r3, [pc, #60]	; (8001520 <RCC_GetFlagStatus+0x70>)
 80014e4:	6a1b      	ldr	r3, [r3, #32]
 80014e6:	617b      	str	r3, [r7, #20]
 80014e8:	e002      	b.n	80014f0 <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 80014ea:	4b0d      	ldr	r3, [pc, #52]	; (8001520 <RCC_GetFlagStatus+0x70>)
 80014ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ee:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
 80014f0:	79fb      	ldrb	r3, [r7, #7]
 80014f2:	f003 031f 	and.w	r3, r3, #31
 80014f6:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80014f8:	697a      	ldr	r2, [r7, #20]
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	fa22 f303 	lsr.w	r3, r2, r3
 8001500:	f003 0301 	and.w	r3, r3, #1
 8001504:	2b00      	cmp	r3, #0
 8001506:	d002      	beq.n	800150e <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 8001508:	2301      	movs	r3, #1
 800150a:	74fb      	strb	r3, [r7, #19]
 800150c:	e001      	b.n	8001512 <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 800150e:	2300      	movs	r3, #0
 8001510:	74fb      	strb	r3, [r7, #19]
  }

  /* Return the flag status */
  return bitstatus;
 8001512:	7cfb      	ldrb	r3, [r7, #19]
}
 8001514:	4618      	mov	r0, r3
 8001516:	371c      	adds	r7, #28
 8001518:	46bd      	mov	sp, r7
 800151a:	bc80      	pop	{r7}
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop
 8001520:	40021000 	.word	0x40021000

08001524 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8001524:	b480      	push	{r7}
 8001526:	b085      	sub	sp, #20
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
 800152c:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800152e:	2300      	movs	r3, #0
 8001530:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	881b      	ldrh	r3, [r3, #0]
 8001536:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001538:	89fb      	ldrh	r3, [r7, #14]
 800153a:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 800153e:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	881a      	ldrh	r2, [r3, #0]
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	885b      	ldrh	r3, [r3, #2]
 8001548:	4313      	orrs	r3, r2
 800154a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	889b      	ldrh	r3, [r3, #4]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001550:	4313      	orrs	r3, r2
 8001552:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	88db      	ldrh	r3, [r3, #6]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001558:	4313      	orrs	r3, r2
 800155a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	891b      	ldrh	r3, [r3, #8]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001560:	4313      	orrs	r3, r2
 8001562:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001568:	4313      	orrs	r3, r2
 800156a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	899b      	ldrh	r3, [r3, #12]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001570:	4313      	orrs	r3, r2
 8001572:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	89db      	ldrh	r3, [r3, #14]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001578:	4313      	orrs	r3, r2
 800157a:	b29a      	uxth	r2, r3
 800157c:	89fb      	ldrh	r3, [r7, #14]
 800157e:	4313      	orrs	r3, r2
 8001580:	81fb      	strh	r3, [r7, #14]
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	89fa      	ldrh	r2, [r7, #14]
 8001586:	801a      	strh	r2, [r3, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	8b9b      	ldrh	r3, [r3, #28]
 800158c:	b29b      	uxth	r3, r3
 800158e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001592:	b29a      	uxth	r2, r3
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	839a      	strh	r2, [r3, #28]

/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	8a1a      	ldrh	r2, [r3, #16]
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	821a      	strh	r2, [r3, #16]
}
 80015a0:	bf00      	nop
 80015a2:	3714      	adds	r7, #20
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bc80      	pop	{r7}
 80015a8:	4770      	bx	lr

080015aa <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 80015aa:	b480      	push	{r7}
 80015ac:	b083      	sub	sp, #12
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	6078      	str	r0, [r7, #4]
 80015b2:	460b      	mov	r3, r1
 80015b4:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80015b6:	78fb      	ldrb	r3, [r7, #3]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d008      	beq.n	80015ce <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	881b      	ldrh	r3, [r3, #0]
 80015c0:	b29b      	uxth	r3, r3
 80015c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80015c6:	b29a      	uxth	r2, r3
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
  }
}
 80015cc:	e007      	b.n	80015de <SPI_Cmd+0x34>
    SPIx->CR1 &= CR1_SPE_Reset;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	881b      	ldrh	r3, [r3, #0]
 80015d2:	b29b      	uxth	r3, r3
 80015d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80015d8:	b29a      	uxth	r2, r3
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	801a      	strh	r2, [r3, #0]
}
 80015de:	bf00      	nop
 80015e0:	370c      	adds	r7, #12
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bc80      	pop	{r7}
 80015e6:	4770      	bx	lr

080015e8 <SPI_I2S_SendData>:
  *   - 2 or 3 in I2S mode
  * @param  Data : Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
 80015f0:	460b      	mov	r3, r1
 80015f2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	887a      	ldrh	r2, [r7, #2]
 80015f8:	819a      	strh	r2, [r3, #12]
}
 80015fa:	bf00      	nop
 80015fc:	370c      	adds	r7, #12
 80015fe:	46bd      	mov	sp, r7
 8001600:	bc80      	pop	{r7}
 8001602:	4770      	bx	lr

08001604 <SPI_I2S_ReceiveData>:
  *   - 1, 2 or 3 in SPI mode 
  *   - 2 or 3 in I2S mode
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 8001604:	b480      	push	{r7}
 8001606:	b083      	sub	sp, #12
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	899b      	ldrh	r3, [r3, #12]
 8001610:	b29b      	uxth	r3, r3
}
 8001612:	4618      	mov	r0, r3
 8001614:	370c      	adds	r7, #12
 8001616:	46bd      	mov	sp, r7
 8001618:	bc80      	pop	{r7}
 800161a:	4770      	bx	lr

0800161c <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 800161c:	b480      	push	{r7}
 800161e:	b085      	sub	sp, #20
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
 8001624:	460b      	mov	r3, r1
 8001626:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001628:	2300      	movs	r3, #0
 800162a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	891b      	ldrh	r3, [r3, #8]
 8001630:	b29a      	uxth	r2, r3
 8001632:	887b      	ldrh	r3, [r7, #2]
 8001634:	4013      	ands	r3, r2
 8001636:	b29b      	uxth	r3, r3
 8001638:	2b00      	cmp	r3, #0
 800163a:	d002      	beq.n	8001642 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 800163c:	2301      	movs	r3, #1
 800163e:	73fb      	strb	r3, [r7, #15]
 8001640:	e001      	b.n	8001646 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8001642:	2300      	movs	r3, #0
 8001644:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8001646:	7bfb      	ldrb	r3, [r7, #15]
}
 8001648:	4618      	mov	r0, r3
 800164a:	3714      	adds	r7, #20
 800164c:	46bd      	mov	sp, r7
 800164e:	bc80      	pop	{r7}
 8001650:	4770      	bx	lr
	...

08001654 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b08c      	sub	sp, #48	; 0x30
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
 800165c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 800165e:	2300      	movs	r3, #0
 8001660:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001662:	2300      	movs	r3, #0
 8001664:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 8001666:	2300      	movs	r3, #0
 8001668:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 800166a:	2300      	movs	r3, #0
 800166c:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 800166e:	2300      	movs	r3, #0
 8001670:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	8a1b      	ldrh	r3, [r3, #16]
 800167a:	b29b      	uxth	r3, r3
 800167c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 800167e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001680:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 8001684:	4013      	ands	r3, r2
 8001686:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	88db      	ldrh	r3, [r3, #6]
 800168c:	461a      	mov	r2, r3
 800168e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001690:	4313      	orrs	r3, r2
 8001692:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001696:	b29a      	uxth	r2, r3
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	899b      	ldrh	r3, [r3, #12]
 80016a0:	b29b      	uxth	r3, r3
 80016a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80016a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80016a6:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 80016aa:	4013      	ands	r3, r2
 80016ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	889a      	ldrh	r2, [r3, #4]
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	891b      	ldrh	r3, [r3, #8]
 80016b6:	4313      	orrs	r3, r2
 80016b8:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80016be:	4313      	orrs	r3, r2
 80016c0:	b29b      	uxth	r3, r3
 80016c2:	461a      	mov	r2, r3
 80016c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016c6:	4313      	orrs	r3, r2
 80016c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80016ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016cc:	b29a      	uxth	r2, r3
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	8a9b      	ldrh	r3, [r3, #20]
 80016d6:	b29b      	uxth	r3, r3
 80016d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 80016da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80016dc:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 80016e0:	4013      	ands	r3, r2
 80016e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	899b      	ldrh	r3, [r3, #12]
 80016e8:	461a      	mov	r2, r3
 80016ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016ec:	4313      	orrs	r3, r2
 80016ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80016f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016f2:	b29a      	uxth	r2, r3
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80016f8:	f107 0308 	add.w	r3, r7, #8
 80016fc:	4618      	mov	r0, r3
 80016fe:	f7ff fdeb 	bl	80012d8 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8001702:	69fb      	ldr	r3, [r7, #28]
 8001704:	4a2e      	ldr	r2, [pc, #184]	; (80017c0 <USART_Init+0x16c>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d102      	bne.n	8001710 <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 800170a:	697b      	ldr	r3, [r7, #20]
 800170c:	62bb      	str	r3, [r7, #40]	; 0x28
 800170e:	e001      	b.n	8001714 <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8001710:	693b      	ldr	r3, [r7, #16]
 8001712:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	899b      	ldrh	r3, [r3, #12]
 8001718:	b29b      	uxth	r3, r3
 800171a:	b21b      	sxth	r3, r3
 800171c:	2b00      	cmp	r3, #0
 800171e:	da0c      	bge.n	800173a <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8001720:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001722:	4613      	mov	r3, r2
 8001724:	009b      	lsls	r3, r3, #2
 8001726:	4413      	add	r3, r2
 8001728:	009a      	lsls	r2, r3, #2
 800172a:	441a      	add	r2, r3
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	005b      	lsls	r3, r3, #1
 8001732:	fbb2 f3f3 	udiv	r3, r2, r3
 8001736:	627b      	str	r3, [r7, #36]	; 0x24
 8001738:	e00b      	b.n	8001752 <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 800173a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800173c:	4613      	mov	r3, r2
 800173e:	009b      	lsls	r3, r3, #2
 8001740:	4413      	add	r3, r2
 8001742:	009a      	lsls	r2, r3, #2
 8001744:	441a      	add	r2, r3
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001750:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 8001752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001754:	4a1b      	ldr	r2, [pc, #108]	; (80017c4 <USART_Init+0x170>)
 8001756:	fba2 2303 	umull	r2, r3, r2, r3
 800175a:	095b      	lsrs	r3, r3, #5
 800175c:	011b      	lsls	r3, r3, #4
 800175e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8001760:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001762:	091b      	lsrs	r3, r3, #4
 8001764:	2264      	movs	r2, #100	; 0x64
 8001766:	fb02 f303 	mul.w	r3, r2, r3
 800176a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800176c:	1ad3      	subs	r3, r2, r3
 800176e:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	899b      	ldrh	r3, [r3, #12]
 8001774:	b29b      	uxth	r3, r3
 8001776:	b21b      	sxth	r3, r3
 8001778:	2b00      	cmp	r3, #0
 800177a:	da0c      	bge.n	8001796 <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 800177c:	6a3b      	ldr	r3, [r7, #32]
 800177e:	00db      	lsls	r3, r3, #3
 8001780:	3332      	adds	r3, #50	; 0x32
 8001782:	4a10      	ldr	r2, [pc, #64]	; (80017c4 <USART_Init+0x170>)
 8001784:	fba2 2303 	umull	r2, r3, r2, r3
 8001788:	095b      	lsrs	r3, r3, #5
 800178a:	f003 0307 	and.w	r3, r3, #7
 800178e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001790:	4313      	orrs	r3, r2
 8001792:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001794:	e00b      	b.n	80017ae <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8001796:	6a3b      	ldr	r3, [r7, #32]
 8001798:	011b      	lsls	r3, r3, #4
 800179a:	3332      	adds	r3, #50	; 0x32
 800179c:	4a09      	ldr	r2, [pc, #36]	; (80017c4 <USART_Init+0x170>)
 800179e:	fba2 2303 	umull	r2, r3, r2, r3
 80017a2:	095b      	lsrs	r3, r3, #5
 80017a4:	f003 030f 	and.w	r3, r3, #15
 80017a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80017aa:	4313      	orrs	r3, r2
 80017ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 80017ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017b0:	b29a      	uxth	r2, r3
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	811a      	strh	r2, [r3, #8]
}
 80017b6:	bf00      	nop
 80017b8:	3730      	adds	r7, #48	; 0x30
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	40013800 	.word	0x40013800
 80017c4:	51eb851f 	.word	0x51eb851f

080017c8 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
 80017d0:	460b      	mov	r3, r1
 80017d2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80017d4:	78fb      	ldrb	r3, [r7, #3]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d008      	beq.n	80017ec <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	899b      	ldrh	r3, [r3, #12]
 80017de:	b29b      	uxth	r3, r3
 80017e0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80017e4:	b29a      	uxth	r2, r3
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 80017ea:	e007      	b.n	80017fc <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	899b      	ldrh	r3, [r3, #12]
 80017f0:	b29b      	uxth	r3, r3
 80017f2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80017f6:	b29a      	uxth	r2, r3
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	819a      	strh	r2, [r3, #12]
}
 80017fc:	bf00      	nop
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	bc80      	pop	{r7}
 8001804:	4770      	bx	lr

08001806 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8001806:	b480      	push	{r7}
 8001808:	b087      	sub	sp, #28
 800180a:	af00      	add	r7, sp, #0
 800180c:	6078      	str	r0, [r7, #4]
 800180e:	460b      	mov	r3, r1
 8001810:	807b      	strh	r3, [r7, #2]
 8001812:	4613      	mov	r3, r2
 8001814:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8001816:	2300      	movs	r3, #0
 8001818:	613b      	str	r3, [r7, #16]
 800181a:	2300      	movs	r3, #0
 800181c:	60fb      	str	r3, [r7, #12]
 800181e:	2300      	movs	r3, #0
 8001820:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8001822:	2300      	movs	r3, #0
 8001824:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 800182a:	887b      	ldrh	r3, [r7, #2]
 800182c:	b2db      	uxtb	r3, r3
 800182e:	095b      	lsrs	r3, r3, #5
 8001830:	b2db      	uxtb	r3, r3
 8001832:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 8001834:	887b      	ldrh	r3, [r7, #2]
 8001836:	f003 031f 	and.w	r3, r3, #31
 800183a:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 800183c:	2201      	movs	r2, #1
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	fa02 f303 	lsl.w	r3, r2, r3
 8001844:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001846:	693b      	ldr	r3, [r7, #16]
 8001848:	2b01      	cmp	r3, #1
 800184a:	d103      	bne.n	8001854 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	330c      	adds	r3, #12
 8001850:	617b      	str	r3, [r7, #20]
 8001852:	e009      	b.n	8001868 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8001854:	693b      	ldr	r3, [r7, #16]
 8001856:	2b02      	cmp	r3, #2
 8001858:	d103      	bne.n	8001862 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	3310      	adds	r3, #16
 800185e:	617b      	str	r3, [r7, #20]
 8001860:	e002      	b.n	8001868 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	3314      	adds	r3, #20
 8001866:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8001868:	787b      	ldrb	r3, [r7, #1]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d006      	beq.n	800187c <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 800186e:	697b      	ldr	r3, [r7, #20]
 8001870:	697a      	ldr	r2, [r7, #20]
 8001872:	6811      	ldr	r1, [r2, #0]
 8001874:	68ba      	ldr	r2, [r7, #8]
 8001876:	430a      	orrs	r2, r1
 8001878:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 800187a:	e006      	b.n	800188a <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	697a      	ldr	r2, [r7, #20]
 8001880:	6811      	ldr	r1, [r2, #0]
 8001882:	68ba      	ldr	r2, [r7, #8]
 8001884:	43d2      	mvns	r2, r2
 8001886:	400a      	ands	r2, r1
 8001888:	601a      	str	r2, [r3, #0]
}
 800188a:	bf00      	nop
 800188c:	371c      	adds	r7, #28
 800188e:	46bd      	mov	sp, r7
 8001890:	bc80      	pop	{r7}
 8001892:	4770      	bx	lr

08001894 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8001894:	b480      	push	{r7}
 8001896:	b083      	sub	sp, #12
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
 800189c:	460b      	mov	r3, r1
 800189e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 80018a0:	887b      	ldrh	r3, [r7, #2]
 80018a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80018a6:	b29a      	uxth	r2, r3
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	809a      	strh	r2, [r3, #4]
}
 80018ac:	bf00      	nop
 80018ae:	370c      	adds	r7, #12
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bc80      	pop	{r7}
 80018b4:	4770      	bx	lr

080018b6 <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 80018b6:	b480      	push	{r7}
 80018b8:	b083      	sub	sp, #12
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	889b      	ldrh	r3, [r3, #4]
 80018c2:	b29b      	uxth	r3, r3
 80018c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80018c8:	b29b      	uxth	r3, r3
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	370c      	adds	r7, #12
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bc80      	pop	{r7}
 80018d2:	4770      	bx	lr

080018d4 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b085      	sub	sp, #20
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	460b      	mov	r3, r1
 80018de:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80018e0:	2300      	movs	r3, #0
 80018e2:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	881b      	ldrh	r3, [r3, #0]
 80018e8:	b29a      	uxth	r2, r3
 80018ea:	887b      	ldrh	r3, [r7, #2]
 80018ec:	4013      	ands	r3, r2
 80018ee:	b29b      	uxth	r3, r3
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d002      	beq.n	80018fa <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 80018f4:	2301      	movs	r3, #1
 80018f6:	73fb      	strb	r3, [r7, #15]
 80018f8:	e001      	b.n	80018fe <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 80018fa:	2300      	movs	r3, #0
 80018fc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80018fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001900:	4618      	mov	r0, r3
 8001902:	3714      	adds	r7, #20
 8001904:	46bd      	mov	sp, r7
 8001906:	bc80      	pop	{r7}
 8001908:	4770      	bx	lr

0800190a <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 800190a:	b480      	push	{r7}
 800190c:	b087      	sub	sp, #28
 800190e:	af00      	add	r7, sp, #0
 8001910:	6078      	str	r0, [r7, #4]
 8001912:	460b      	mov	r3, r1
 8001914:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8001916:	2300      	movs	r3, #0
 8001918:	60fb      	str	r3, [r7, #12]
 800191a:	2300      	movs	r3, #0
 800191c:	617b      	str	r3, [r7, #20]
 800191e:	2300      	movs	r3, #0
 8001920:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8001922:	2300      	movs	r3, #0
 8001924:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001926:	887b      	ldrh	r3, [r7, #2]
 8001928:	b2db      	uxtb	r3, r3
 800192a:	095b      	lsrs	r3, r3, #5
 800192c:	b2db      	uxtb	r3, r3
 800192e:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
 8001930:	887b      	ldrh	r3, [r7, #2]
 8001932:	f003 031f 	and.w	r3, r3, #31
 8001936:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8001938:	2201      	movs	r2, #1
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	fa02 f303 	lsl.w	r3, r2, r3
 8001940:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001942:	68bb      	ldr	r3, [r7, #8]
 8001944:	2b01      	cmp	r3, #1
 8001946:	d107      	bne.n	8001958 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	899b      	ldrh	r3, [r3, #12]
 800194c:	b29b      	uxth	r3, r3
 800194e:	461a      	mov	r2, r3
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	4013      	ands	r3, r2
 8001954:	617b      	str	r3, [r7, #20]
 8001956:	e011      	b.n	800197c <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001958:	68bb      	ldr	r3, [r7, #8]
 800195a:	2b02      	cmp	r3, #2
 800195c:	d107      	bne.n	800196e <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	8a1b      	ldrh	r3, [r3, #16]
 8001962:	b29b      	uxth	r3, r3
 8001964:	461a      	mov	r2, r3
 8001966:	697b      	ldr	r3, [r7, #20]
 8001968:	4013      	ands	r3, r2
 800196a:	617b      	str	r3, [r7, #20]
 800196c:	e006      	b.n	800197c <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	8a9b      	ldrh	r3, [r3, #20]
 8001972:	b29b      	uxth	r3, r3
 8001974:	461a      	mov	r2, r3
 8001976:	697b      	ldr	r3, [r7, #20]
 8001978:	4013      	ands	r3, r2
 800197a:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 800197c:	887b      	ldrh	r3, [r7, #2]
 800197e:	0a1b      	lsrs	r3, r3, #8
 8001980:	b29b      	uxth	r3, r3
 8001982:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8001984:	2201      	movs	r2, #1
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	fa02 f303 	lsl.w	r3, r2, r3
 800198c:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	881b      	ldrh	r3, [r3, #0]
 8001992:	b29b      	uxth	r3, r3
 8001994:	461a      	mov	r2, r3
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	4013      	ands	r3, r2
 800199a:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d005      	beq.n	80019ae <USART_GetITStatus+0xa4>
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d002      	beq.n	80019ae <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 80019a8:	2301      	movs	r3, #1
 80019aa:	74fb      	strb	r3, [r7, #19]
 80019ac:	e001      	b.n	80019b2 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 80019ae:	2300      	movs	r3, #0
 80019b0:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 80019b2:	7cfb      	ldrb	r3, [r7, #19]
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	371c      	adds	r7, #28
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bc80      	pop	{r7}
 80019bc:	4770      	bx	lr

080019be <main>:
#include "gsm/gsm_nw/gsm_nw.h"
#include "gsm/gsm_app/gsm_app.h"



int main (void){
 80019be:	b580      	push	{r7, lr}
 80019c0:	af00      	add	r7, sp, #0
	rcc_config();
 80019c2:	f000 fda9 	bl	8002518 <rcc_config>
	systick_config();
 80019c6:	f000 fde5 	bl	8002594 <systick_config>
	uart_init();
 80019ca:	f000 ff61 	bl	8002890 <uart_init>
	app_init();
 80019ce:	f001 f8fd 	bl	8002bcc <app_init>
  while (1)
  {
    gsm_send_data_queue_proces();
 80019d2:	f001 ffab 	bl	800392c <gsm_send_data_queue_proces>
    app_process();
 80019d6:	f001 f9b1 	bl	8002d3c <app_process>

    delay_ms(300);
 80019da:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80019de:	f000 fd87 	bl	80024f0 <delay_ms>
    gsm_send_data_queue_proces();
 80019e2:	e7f6      	b.n	80019d2 <main+0x14>

080019e4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80019e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a1c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80019e8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80019ea:	e003      	b.n	80019f4 <LoopCopyDataInit>

080019ec <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80019ec:	4b0c      	ldr	r3, [pc, #48]	; (8001a20 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 80019ee:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80019f0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80019f2:	3104      	adds	r1, #4

080019f4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80019f4:	480b      	ldr	r0, [pc, #44]	; (8001a24 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 80019f6:	4b0c      	ldr	r3, [pc, #48]	; (8001a28 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 80019f8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80019fa:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80019fc:	d3f6      	bcc.n	80019ec <CopyDataInit>
	ldr	r2, =_sbss
 80019fe:	4a0b      	ldr	r2, [pc, #44]	; (8001a2c <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8001a00:	e002      	b.n	8001a08 <LoopFillZerobss>

08001a02 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001a02:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001a04:	f842 3b04 	str.w	r3, [r2], #4

08001a08 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001a08:	4b09      	ldr	r3, [pc, #36]	; (8001a30 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 8001a0a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001a0c:	d3f9      	bcc.n	8001a02 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001a0e:	f000 f871 	bl	8001af4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a12:	f002 ff27 	bl	8004864 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a16:	f7ff ffd2 	bl	80019be <main>
	bx	lr
 8001a1a:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001a1c:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 8001a20:	0800aab4 	.word	0x0800aab4
	ldr	r0, =_sdata
 8001a24:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001a28:	20000698 	.word	0x20000698
	ldr	r2, =_sbss
 8001a2c:	20000698 	.word	0x20000698
	ldr	r3, = _ebss
 8001a30:	20001658 	.word	0x20001658

08001a34 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a34:	e7fe      	b.n	8001a34 <ADC1_2_IRQHandler>

08001a36 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001a36:	b480      	push	{r7}
 8001a38:	af00      	add	r7, sp, #0
}
 8001a3a:	bf00      	nop
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bc80      	pop	{r7}
 8001a40:	4770      	bx	lr

08001a42 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001a42:	b480      	push	{r7}
 8001a44:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001a46:	e7fe      	b.n	8001a46 <HardFault_Handler+0x4>

08001a48 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8001a4c:	e7fe      	b.n	8001a4c <MemManage_Handler+0x4>

08001a4e <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001a4e:	b480      	push	{r7}
 8001a50:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001a52:	e7fe      	b.n	8001a52 <BusFault_Handler+0x4>

08001a54 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001a58:	e7fe      	b.n	8001a58 <UsageFault_Handler+0x4>

08001a5a <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8001a5a:	b480      	push	{r7}
 8001a5c:	af00      	add	r7, sp, #0
}
 8001a5e:	bf00      	nop
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bc80      	pop	{r7}
 8001a64:	4770      	bx	lr

08001a66 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001a66:	b480      	push	{r7}
 8001a68:	af00      	add	r7, sp, #0
}
 8001a6a:	bf00      	nop
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bc80      	pop	{r7}
 8001a70:	4770      	bx	lr

08001a72 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001a72:	b480      	push	{r7}
 8001a74:	af00      	add	r7, sp, #0
}
 8001a76:	bf00      	nop
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bc80      	pop	{r7}
 8001a7c:	4770      	bx	lr

08001a7e <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001a7e:	b580      	push	{r7, lr}
 8001a80:	af00      	add	r7, sp, #0
  tick_ms_increment();
 8001a82:	f000 fd27 	bl	80024d4 <tick_ms_increment>
}
 8001a86:	bf00      	nop
 8001a88:	bd80      	pop	{r7, pc}
	...

08001a8c <USART1_IRQHandler>:
  */
/*void PPP_IRQHandler(void)
{
}*/

void USART1_IRQHandler(void) {
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
  if (USART_GetITStatus(SIM_UART, USART_IT_RXNE) != RESET) {
 8001a92:	f240 5125 	movw	r1, #1317	; 0x525
 8001a96:	4809      	ldr	r0, [pc, #36]	; (8001abc <USART1_IRQHandler+0x30>)
 8001a98:	f7ff ff37 	bl	800190a <USART_GetITStatus>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d008      	beq.n	8001ab4 <USART1_IRQHandler+0x28>
    uint8_t data = (uint8_t)USART_ReceiveData(SIM_UART);
 8001aa2:	4806      	ldr	r0, [pc, #24]	; (8001abc <USART1_IRQHandler+0x30>)
 8001aa4:	f7ff ff07 	bl	80018b6 <USART_ReceiveData>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	71fb      	strb	r3, [r7, #7]
    uart_sim_rx_handler(data);
 8001aac:	79fb      	ldrb	r3, [r7, #7]
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f000 ffaa 	bl	8002a08 <uart_sim_rx_handler>
  }
}
 8001ab4:	bf00      	nop
 8001ab6:	3708      	adds	r7, #8
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	40013800 	.word	0x40013800

08001ac0 <USART2_IRQHandler>:

void USART2_IRQHandler(void) {
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0
  if (USART_GetITStatus(DEBUG_UART, USART_IT_RXNE) != RESET) {
 8001ac6:	f240 5125 	movw	r1, #1317	; 0x525
 8001aca:	4809      	ldr	r0, [pc, #36]	; (8001af0 <USART2_IRQHandler+0x30>)
 8001acc:	f7ff ff1d 	bl	800190a <USART_GetITStatus>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d008      	beq.n	8001ae8 <USART2_IRQHandler+0x28>
    uint8_t data = (uint8_t)USART_ReceiveData(DEBUG_UART);
 8001ad6:	4806      	ldr	r0, [pc, #24]	; (8001af0 <USART2_IRQHandler+0x30>)
 8001ad8:	f7ff feed 	bl	80018b6 <USART_ReceiveData>
 8001adc:	4603      	mov	r3, r0
 8001ade:	71fb      	strb	r3, [r7, #7]
    uart_debug_rx_handler(data);
 8001ae0:	79fb      	ldrb	r3, [r7, #7]
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f000 ff7e 	bl	80029e4 <uart_debug_rx_handler>
  }
}
 8001ae8:	bf00      	nop
 8001aea:	3708      	adds	r7, #8
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	40004400 	.word	0x40004400

08001af4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001af8:	4a15      	ldr	r2, [pc, #84]	; (8001b50 <SystemInit+0x5c>)
 8001afa:	4b15      	ldr	r3, [pc, #84]	; (8001b50 <SystemInit+0x5c>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f043 0301 	orr.w	r3, r3, #1
 8001b02:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8001b04:	4912      	ldr	r1, [pc, #72]	; (8001b50 <SystemInit+0x5c>)
 8001b06:	4b12      	ldr	r3, [pc, #72]	; (8001b50 <SystemInit+0x5c>)
 8001b08:	685a      	ldr	r2, [r3, #4]
 8001b0a:	4b12      	ldr	r3, [pc, #72]	; (8001b54 <SystemInit+0x60>)
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001b10:	4a0f      	ldr	r2, [pc, #60]	; (8001b50 <SystemInit+0x5c>)
 8001b12:	4b0f      	ldr	r3, [pc, #60]	; (8001b50 <SystemInit+0x5c>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001b1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b1e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001b20:	4a0b      	ldr	r2, [pc, #44]	; (8001b50 <SystemInit+0x5c>)
 8001b22:	4b0b      	ldr	r3, [pc, #44]	; (8001b50 <SystemInit+0x5c>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b2a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8001b2c:	4a08      	ldr	r2, [pc, #32]	; (8001b50 <SystemInit+0x5c>)
 8001b2e:	4b08      	ldr	r3, [pc, #32]	; (8001b50 <SystemInit+0x5c>)
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001b36:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8001b38:	4b05      	ldr	r3, [pc, #20]	; (8001b50 <SystemInit+0x5c>)
 8001b3a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001b3e:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8001b40:	f000 f878 	bl	8001c34 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001b44:	4b04      	ldr	r3, [pc, #16]	; (8001b58 <SystemInit+0x64>)
 8001b46:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001b4a:	609a      	str	r2, [r3, #8]
#endif 
}
 8001b4c:	bf00      	nop
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	40021000 	.word	0x40021000
 8001b54:	f8ff0000 	.word	0xf8ff0000
 8001b58:	e000ed00 	.word	0xe000ed00

08001b5c <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b085      	sub	sp, #20
 8001b60:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8001b62:	2300      	movs	r3, #0
 8001b64:	60fb      	str	r3, [r7, #12]
 8001b66:	2300      	movs	r3, #0
 8001b68:	60bb      	str	r3, [r7, #8]
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	607b      	str	r3, [r7, #4]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001b6e:	4b2c      	ldr	r3, [pc, #176]	; (8001c20 <SystemCoreClockUpdate+0xc4>)
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	f003 030c 	and.w	r3, r3, #12
 8001b76:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	2b04      	cmp	r3, #4
 8001b7c:	d007      	beq.n	8001b8e <SystemCoreClockUpdate+0x32>
 8001b7e:	2b08      	cmp	r3, #8
 8001b80:	d009      	beq.n	8001b96 <SystemCoreClockUpdate+0x3a>
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d133      	bne.n	8001bee <SystemCoreClockUpdate+0x92>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8001b86:	4b27      	ldr	r3, [pc, #156]	; (8001c24 <SystemCoreClockUpdate+0xc8>)
 8001b88:	4a27      	ldr	r2, [pc, #156]	; (8001c28 <SystemCoreClockUpdate+0xcc>)
 8001b8a:	601a      	str	r2, [r3, #0]
      break;
 8001b8c:	e033      	b.n	8001bf6 <SystemCoreClockUpdate+0x9a>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8001b8e:	4b25      	ldr	r3, [pc, #148]	; (8001c24 <SystemCoreClockUpdate+0xc8>)
 8001b90:	4a25      	ldr	r2, [pc, #148]	; (8001c28 <SystemCoreClockUpdate+0xcc>)
 8001b92:	601a      	str	r2, [r3, #0]
      break;
 8001b94:	e02f      	b.n	8001bf6 <SystemCoreClockUpdate+0x9a>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8001b96:	4b22      	ldr	r3, [pc, #136]	; (8001c20 <SystemCoreClockUpdate+0xc4>)
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001b9e:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8001ba0:	4b1f      	ldr	r3, [pc, #124]	; (8001c20 <SystemCoreClockUpdate+0xc4>)
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ba8:	607b      	str	r3, [r7, #4]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8001baa:	68bb      	ldr	r3, [r7, #8]
 8001bac:	0c9b      	lsrs	r3, r3, #18
 8001bae:	3302      	adds	r3, #2
 8001bb0:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d106      	bne.n	8001bc6 <SystemCoreClockUpdate+0x6a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	4a1c      	ldr	r2, [pc, #112]	; (8001c2c <SystemCoreClockUpdate+0xd0>)
 8001bbc:	fb02 f303 	mul.w	r3, r2, r3
 8001bc0:	4a18      	ldr	r2, [pc, #96]	; (8001c24 <SystemCoreClockUpdate+0xc8>)
 8001bc2:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8001bc4:	e017      	b.n	8001bf6 <SystemCoreClockUpdate+0x9a>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8001bc6:	4b16      	ldr	r3, [pc, #88]	; (8001c20 <SystemCoreClockUpdate+0xc4>)
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d006      	beq.n	8001be0 <SystemCoreClockUpdate+0x84>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8001bd2:	68bb      	ldr	r3, [r7, #8]
 8001bd4:	4a15      	ldr	r2, [pc, #84]	; (8001c2c <SystemCoreClockUpdate+0xd0>)
 8001bd6:	fb02 f303 	mul.w	r3, r2, r3
 8001bda:	4a12      	ldr	r2, [pc, #72]	; (8001c24 <SystemCoreClockUpdate+0xc8>)
 8001bdc:	6013      	str	r3, [r2, #0]
      break;
 8001bde:	e00a      	b.n	8001bf6 <SystemCoreClockUpdate+0x9a>
          SystemCoreClock = HSE_VALUE * pllmull;
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	4a11      	ldr	r2, [pc, #68]	; (8001c28 <SystemCoreClockUpdate+0xcc>)
 8001be4:	fb02 f303 	mul.w	r3, r2, r3
 8001be8:	4a0e      	ldr	r2, [pc, #56]	; (8001c24 <SystemCoreClockUpdate+0xc8>)
 8001bea:	6013      	str	r3, [r2, #0]
      break;
 8001bec:	e003      	b.n	8001bf6 <SystemCoreClockUpdate+0x9a>

    default:
      SystemCoreClock = HSI_VALUE;
 8001bee:	4b0d      	ldr	r3, [pc, #52]	; (8001c24 <SystemCoreClockUpdate+0xc8>)
 8001bf0:	4a0d      	ldr	r2, [pc, #52]	; (8001c28 <SystemCoreClockUpdate+0xcc>)
 8001bf2:	601a      	str	r2, [r3, #0]
      break;
 8001bf4:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8001bf6:	4b0a      	ldr	r3, [pc, #40]	; (8001c20 <SystemCoreClockUpdate+0xc4>)
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	091b      	lsrs	r3, r3, #4
 8001bfc:	f003 030f 	and.w	r3, r3, #15
 8001c00:	4a0b      	ldr	r2, [pc, #44]	; (8001c30 <SystemCoreClockUpdate+0xd4>)
 8001c02:	5cd3      	ldrb	r3, [r2, r3]
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8001c08:	4b06      	ldr	r3, [pc, #24]	; (8001c24 <SystemCoreClockUpdate+0xc8>)
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	fa22 f303 	lsr.w	r3, r2, r3
 8001c12:	4a04      	ldr	r2, [pc, #16]	; (8001c24 <SystemCoreClockUpdate+0xc8>)
 8001c14:	6013      	str	r3, [r2, #0]
}
 8001c16:	bf00      	nop
 8001c18:	3714      	adds	r7, #20
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bc80      	pop	{r7}
 8001c1e:	4770      	bx	lr
 8001c20:	40021000 	.word	0x40021000
 8001c24:	20000014 	.word	0x20000014
 8001c28:	007a1200 	.word	0x007a1200
 8001c2c:	003d0900 	.word	0x003d0900
 8001c30:	20000018 	.word	0x20000018

08001c34 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8001c38:	f000 f802 	bl	8001c40 <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8001c3c:	bf00      	nop
 8001c3e:	bd80      	pop	{r7, pc}

08001c40 <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001c46:	2300      	movs	r3, #0
 8001c48:	607b      	str	r3, [r7, #4]
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001c4e:	4a3a      	ldr	r2, [pc, #232]	; (8001d38 <SetSysClockTo72+0xf8>)
 8001c50:	4b39      	ldr	r3, [pc, #228]	; (8001d38 <SetSysClockTo72+0xf8>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c58:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001c5a:	4b37      	ldr	r3, [pc, #220]	; (8001d38 <SetSysClockTo72+0xf8>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c62:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	3301      	adds	r3, #1
 8001c68:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d103      	bne.n	8001c78 <SetSysClockTo72+0x38>
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001c76:	d1f0      	bne.n	8001c5a <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001c78:	4b2f      	ldr	r3, [pc, #188]	; (8001d38 <SetSysClockTo72+0xf8>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d002      	beq.n	8001c8a <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001c84:	2301      	movs	r3, #1
 8001c86:	603b      	str	r3, [r7, #0]
 8001c88:	e001      	b.n	8001c8e <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	2b01      	cmp	r3, #1
 8001c92:	d14b      	bne.n	8001d2c <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8001c94:	4a29      	ldr	r2, [pc, #164]	; (8001d3c <SetSysClockTo72+0xfc>)
 8001c96:	4b29      	ldr	r3, [pc, #164]	; (8001d3c <SetSysClockTo72+0xfc>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f043 0310 	orr.w	r3, r3, #16
 8001c9e:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8001ca0:	4a26      	ldr	r2, [pc, #152]	; (8001d3c <SetSysClockTo72+0xfc>)
 8001ca2:	4b26      	ldr	r3, [pc, #152]	; (8001d3c <SetSysClockTo72+0xfc>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f023 0303 	bic.w	r3, r3, #3
 8001caa:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8001cac:	4a23      	ldr	r2, [pc, #140]	; (8001d3c <SetSysClockTo72+0xfc>)
 8001cae:	4b23      	ldr	r3, [pc, #140]	; (8001d3c <SetSysClockTo72+0xfc>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f043 0302 	orr.w	r3, r3, #2
 8001cb6:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8001cb8:	4a1f      	ldr	r2, [pc, #124]	; (8001d38 <SetSysClockTo72+0xf8>)
 8001cba:	4b1f      	ldr	r3, [pc, #124]	; (8001d38 <SetSysClockTo72+0xf8>)
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8001cc0:	4a1d      	ldr	r2, [pc, #116]	; (8001d38 <SetSysClockTo72+0xf8>)
 8001cc2:	4b1d      	ldr	r3, [pc, #116]	; (8001d38 <SetSysClockTo72+0xf8>)
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8001cc8:	4a1b      	ldr	r2, [pc, #108]	; (8001d38 <SetSysClockTo72+0xf8>)
 8001cca:	4b1b      	ldr	r3, [pc, #108]	; (8001d38 <SetSysClockTo72+0xf8>)
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001cd2:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8001cd4:	4a18      	ldr	r2, [pc, #96]	; (8001d38 <SetSysClockTo72+0xf8>)
 8001cd6:	4b18      	ldr	r3, [pc, #96]	; (8001d38 <SetSysClockTo72+0xf8>)
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8001cde:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8001ce0:	4a15      	ldr	r2, [pc, #84]	; (8001d38 <SetSysClockTo72+0xf8>)
 8001ce2:	4b15      	ldr	r3, [pc, #84]	; (8001d38 <SetSysClockTo72+0xf8>)
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8001cea:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001cec:	4a12      	ldr	r2, [pc, #72]	; (8001d38 <SetSysClockTo72+0xf8>)
 8001cee:	4b12      	ldr	r3, [pc, #72]	; (8001d38 <SetSysClockTo72+0xf8>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001cf6:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001cf8:	bf00      	nop
 8001cfa:	4b0f      	ldr	r3, [pc, #60]	; (8001d38 <SetSysClockTo72+0xf8>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d0f9      	beq.n	8001cfa <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001d06:	4a0c      	ldr	r2, [pc, #48]	; (8001d38 <SetSysClockTo72+0xf8>)
 8001d08:	4b0b      	ldr	r3, [pc, #44]	; (8001d38 <SetSysClockTo72+0xf8>)
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	f023 0303 	bic.w	r3, r3, #3
 8001d10:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8001d12:	4a09      	ldr	r2, [pc, #36]	; (8001d38 <SetSysClockTo72+0xf8>)
 8001d14:	4b08      	ldr	r3, [pc, #32]	; (8001d38 <SetSysClockTo72+0xf8>)
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	f043 0302 	orr.w	r3, r3, #2
 8001d1c:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8001d1e:	bf00      	nop
 8001d20:	4b05      	ldr	r3, [pc, #20]	; (8001d38 <SetSysClockTo72+0xf8>)
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	f003 030c 	and.w	r3, r3, #12
 8001d28:	2b08      	cmp	r3, #8
 8001d2a:	d1f9      	bne.n	8001d20 <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8001d2c:	bf00      	nop
 8001d2e:	370c      	adds	r7, #12
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bc80      	pop	{r7}
 8001d34:	4770      	bx	lr
 8001d36:	bf00      	nop
 8001d38:	40021000 	.word	0x40021000
 8001d3c:	40022000 	.word	0x40022000

08001d40 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b087      	sub	sp, #28
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	60f8      	str	r0, [r7, #12]
 8001d48:	60b9      	str	r1, [r7, #8]
 8001d4a:	607a      	str	r2, [r7, #4]
	int div = 1;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8001d50:	e004      	b.n	8001d5c <ts_itoa+0x1c>
		div *= base;
 8001d52:	697b      	ldr	r3, [r7, #20]
 8001d54:	687a      	ldr	r2, [r7, #4]
 8001d56:	fb02 f303 	mul.w	r3, r2, r3
 8001d5a:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	68ba      	ldr	r2, [r7, #8]
 8001d60:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	429a      	cmp	r2, r3
 8001d68:	d2f3      	bcs.n	8001d52 <ts_itoa+0x12>

	while (div != 0)
 8001d6a:	e029      	b.n	8001dc0 <ts_itoa+0x80>
	{
		int num = d/div;
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	68ba      	ldr	r2, [r7, #8]
 8001d70:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d74:	613b      	str	r3, [r7, #16]
		d = d%div;
 8001d76:	697a      	ldr	r2, [r7, #20]
 8001d78:	68bb      	ldr	r3, [r7, #8]
 8001d7a:	fbb3 f1f2 	udiv	r1, r3, r2
 8001d7e:	fb02 f201 	mul.w	r2, r2, r1
 8001d82:	1a9b      	subs	r3, r3, r2
 8001d84:	60bb      	str	r3, [r7, #8]
		div /= base;
 8001d86:	697a      	ldr	r2, [r7, #20]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	fb92 f3f3 	sdiv	r3, r2, r3
 8001d8e:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	2b09      	cmp	r3, #9
 8001d94:	dd0a      	ble.n	8001dac <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	1c59      	adds	r1, r3, #1
 8001d9c:	68fa      	ldr	r2, [r7, #12]
 8001d9e:	6011      	str	r1, [r2, #0]
 8001da0:	693a      	ldr	r2, [r7, #16]
 8001da2:	b2d2      	uxtb	r2, r2
 8001da4:	3237      	adds	r2, #55	; 0x37
 8001da6:	b2d2      	uxtb	r2, r2
 8001da8:	701a      	strb	r2, [r3, #0]
 8001daa:	e009      	b.n	8001dc0 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	1c59      	adds	r1, r3, #1
 8001db2:	68fa      	ldr	r2, [r7, #12]
 8001db4:	6011      	str	r1, [r2, #0]
 8001db6:	693a      	ldr	r2, [r7, #16]
 8001db8:	b2d2      	uxtb	r2, r2
 8001dba:	3230      	adds	r2, #48	; 0x30
 8001dbc:	b2d2      	uxtb	r2, r2
 8001dbe:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d1d2      	bne.n	8001d6c <ts_itoa+0x2c>
	}
}
 8001dc6:	bf00      	nop
 8001dc8:	371c      	adds	r7, #28
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bc80      	pop	{r7}
 8001dce:	4770      	bx	lr

08001dd0 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b088      	sub	sp, #32
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	60f8      	str	r0, [r7, #12]
 8001dd8:	60b9      	str	r1, [r7, #8]
 8001dda:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8001de0:	e07d      	b.n	8001ede <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8001de2:	68bb      	ldr	r3, [r7, #8]
 8001de4:	781b      	ldrb	r3, [r3, #0]
 8001de6:	2b25      	cmp	r3, #37	; 0x25
 8001de8:	d171      	bne.n	8001ece <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	3301      	adds	r3, #1
 8001dee:	60bb      	str	r3, [r7, #8]
 8001df0:	68bb      	ldr	r3, [r7, #8]
 8001df2:	781b      	ldrb	r3, [r3, #0]
 8001df4:	2b64      	cmp	r3, #100	; 0x64
 8001df6:	d01e      	beq.n	8001e36 <ts_formatstring+0x66>
 8001df8:	2b64      	cmp	r3, #100	; 0x64
 8001dfa:	dc06      	bgt.n	8001e0a <ts_formatstring+0x3a>
 8001dfc:	2b58      	cmp	r3, #88	; 0x58
 8001dfe:	d050      	beq.n	8001ea2 <ts_formatstring+0xd2>
 8001e00:	2b63      	cmp	r3, #99	; 0x63
 8001e02:	d00e      	beq.n	8001e22 <ts_formatstring+0x52>
 8001e04:	2b25      	cmp	r3, #37	; 0x25
 8001e06:	d058      	beq.n	8001eba <ts_formatstring+0xea>
 8001e08:	e05d      	b.n	8001ec6 <ts_formatstring+0xf6>
 8001e0a:	2b73      	cmp	r3, #115	; 0x73
 8001e0c:	d02b      	beq.n	8001e66 <ts_formatstring+0x96>
 8001e0e:	2b73      	cmp	r3, #115	; 0x73
 8001e10:	dc02      	bgt.n	8001e18 <ts_formatstring+0x48>
 8001e12:	2b69      	cmp	r3, #105	; 0x69
 8001e14:	d00f      	beq.n	8001e36 <ts_formatstring+0x66>
 8001e16:	e056      	b.n	8001ec6 <ts_formatstring+0xf6>
 8001e18:	2b75      	cmp	r3, #117	; 0x75
 8001e1a:	d037      	beq.n	8001e8c <ts_formatstring+0xbc>
 8001e1c:	2b78      	cmp	r3, #120	; 0x78
 8001e1e:	d040      	beq.n	8001ea2 <ts_formatstring+0xd2>
 8001e20:	e051      	b.n	8001ec6 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	1c5a      	adds	r2, r3, #1
 8001e26:	60fa      	str	r2, [r7, #12]
 8001e28:	687a      	ldr	r2, [r7, #4]
 8001e2a:	1d11      	adds	r1, r2, #4
 8001e2c:	6079      	str	r1, [r7, #4]
 8001e2e:	6812      	ldr	r2, [r2, #0]
 8001e30:	b2d2      	uxtb	r2, r2
 8001e32:	701a      	strb	r2, [r3, #0]
				break;
 8001e34:	e047      	b.n	8001ec6 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	1d1a      	adds	r2, r3, #4
 8001e3a:	607a      	str	r2, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8001e40:	69fb      	ldr	r3, [r7, #28]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	da07      	bge.n	8001e56 <ts_formatstring+0x86>
					{
						val *= -1;
 8001e46:	69fb      	ldr	r3, [r7, #28]
 8001e48:	425b      	negs	r3, r3
 8001e4a:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	1c5a      	adds	r2, r3, #1
 8001e50:	60fa      	str	r2, [r7, #12]
 8001e52:	222d      	movs	r2, #45	; 0x2d
 8001e54:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8001e56:	69f9      	ldr	r1, [r7, #28]
 8001e58:	f107 030c 	add.w	r3, r7, #12
 8001e5c:	220a      	movs	r2, #10
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f7ff ff6e 	bl	8001d40 <ts_itoa>
				}
				break;
 8001e64:	e02f      	b.n	8001ec6 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	1d1a      	adds	r2, r3, #4
 8001e6a:	607a      	str	r2, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8001e70:	e007      	b.n	8001e82 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	1c5a      	adds	r2, r3, #1
 8001e76:	60fa      	str	r2, [r7, #12]
 8001e78:	69ba      	ldr	r2, [r7, #24]
 8001e7a:	1c51      	adds	r1, r2, #1
 8001e7c:	61b9      	str	r1, [r7, #24]
 8001e7e:	7812      	ldrb	r2, [r2, #0]
 8001e80:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8001e82:	69bb      	ldr	r3, [r7, #24]
 8001e84:	781b      	ldrb	r3, [r3, #0]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d1f3      	bne.n	8001e72 <ts_formatstring+0xa2>
					}
				}
				break;
 8001e8a:	e01c      	b.n	8001ec6 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	1d1a      	adds	r2, r3, #4
 8001e90:	607a      	str	r2, [r7, #4]
 8001e92:	6819      	ldr	r1, [r3, #0]
 8001e94:	f107 030c 	add.w	r3, r7, #12
 8001e98:	220a      	movs	r2, #10
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f7ff ff50 	bl	8001d40 <ts_itoa>
				break;
 8001ea0:	e011      	b.n	8001ec6 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	1d1a      	adds	r2, r3, #4
 8001ea6:	607a      	str	r2, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4619      	mov	r1, r3
 8001eac:	f107 030c 	add.w	r3, r7, #12
 8001eb0:	2210      	movs	r2, #16
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f7ff ff44 	bl	8001d40 <ts_itoa>
				break;
 8001eb8:	e005      	b.n	8001ec6 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	1c5a      	adds	r2, r3, #1
 8001ebe:	60fa      	str	r2, [r7, #12]
 8001ec0:	2225      	movs	r2, #37	; 0x25
 8001ec2:	701a      	strb	r2, [r3, #0]
				  break;
 8001ec4:	bf00      	nop
			}
			fmt++;
 8001ec6:	68bb      	ldr	r3, [r7, #8]
 8001ec8:	3301      	adds	r3, #1
 8001eca:	60bb      	str	r3, [r7, #8]
 8001ecc:	e007      	b.n	8001ede <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	1c5a      	adds	r2, r3, #1
 8001ed2:	60fa      	str	r2, [r7, #12]
 8001ed4:	68ba      	ldr	r2, [r7, #8]
 8001ed6:	1c51      	adds	r1, r2, #1
 8001ed8:	60b9      	str	r1, [r7, #8]
 8001eda:	7812      	ldrb	r2, [r2, #0]
 8001edc:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8001ede:	68bb      	ldr	r3, [r7, #8]
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	f47f af7d 	bne.w	8001de2 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	2200      	movs	r2, #0
 8001eec:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	461a      	mov	r2, r3
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	1ad3      	subs	r3, r2, r3
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3720      	adds	r7, #32
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}

08001efe <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 8001efe:	b40e      	push	{r1, r2, r3}
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b085      	sub	sp, #20
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 8001f08:	f107 0320 	add.w	r3, r7, #32
 8001f0c:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 8001f0e:	68ba      	ldr	r2, [r7, #8]
 8001f10:	69f9      	ldr	r1, [r7, #28]
 8001f12:	6878      	ldr	r0, [r7, #4]
 8001f14:	f7ff ff5c 	bl	8001dd0 <ts_formatstring>
 8001f18:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3714      	adds	r7, #20
 8001f20:	46bd      	mov	sp, r7
 8001f22:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001f26:	b003      	add	sp, #12
 8001f28:	4770      	bx	lr

08001f2a <ringbuff_init>:
 * \param[in]       size: Size of `buffdata` in units of bytes
 *                  Maximum number of bytes buffer can hold is `size - 1`
 * \return          `1` on success, `0` otherwise
 */
uint8_t
BUF_PREF(buff_init)(BUF_PREF(buff_t)* buff, void* buffdata, size_t size) {
 8001f2a:	b580      	push	{r7, lr}
 8001f2c:	b084      	sub	sp, #16
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	60f8      	str	r0, [r7, #12]
 8001f32:	60b9      	str	r1, [r7, #8]
 8001f34:	607a      	str	r2, [r7, #4]
    if (buff == NULL || buffdata == NULL || size == 0) {
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d005      	beq.n	8001f48 <ringbuff_init+0x1e>
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d002      	beq.n	8001f48 <ringbuff_init+0x1e>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d101      	bne.n	8001f4c <ringbuff_init+0x22>
        return 0;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	e00b      	b.n	8001f64 <ringbuff_init+0x3a>
    }

    BUF_MEMSET(buff, 0x00, sizeof(*buff));
 8001f4c:	2210      	movs	r2, #16
 8001f4e:	2100      	movs	r1, #0
 8001f50:	68f8      	ldr	r0, [r7, #12]
 8001f52:	f002 fcb6 	bl	80048c2 <memset>

    buff->size = size;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	687a      	ldr	r2, [r7, #4]
 8001f5a:	605a      	str	r2, [r3, #4]
    buff->buff = buffdata;
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	68ba      	ldr	r2, [r7, #8]
 8001f60:	601a      	str	r2, [r3, #0]

    return 1;
 8001f62:	2301      	movs	r3, #1
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	3710      	adds	r7, #16
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}

08001f6c <ringbuff_write>:
 * \return          Number of bytes written to buffer.
 *                  When returned value is less than `btw`, there was no enough memory available
 *                  to copy full data array
 */
size_t
BUF_PREF(buff_write)(BUF_PREF(buff_t)* buff, const void* data, size_t btw) {
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b088      	sub	sp, #32
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	60f8      	str	r0, [r7, #12]
 8001f74:	60b9      	str	r1, [r7, #8]
 8001f76:	607a      	str	r2, [r7, #4]
    size_t tocopy, free;
    const uint8_t* d = data;
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	61fb      	str	r3, [r7, #28]

    if (!BUF_IS_VALID(buff) || data == NULL || btw == 0) {
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d00d      	beq.n	8001f9e <ringbuff_write+0x32>
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d009      	beq.n	8001f9e <ringbuff_write+0x32>
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d005      	beq.n	8001f9e <ringbuff_write+0x32>
 8001f92:	68bb      	ldr	r3, [r7, #8]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d002      	beq.n	8001f9e <ringbuff_write+0x32>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d101      	bne.n	8001fa2 <ringbuff_write+0x36>
        return 0;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	e047      	b.n	8002032 <ringbuff_write+0xc6>
    }

    /* Calculate maximum number of bytes available to write */
    free = BUF_PREF(buff_get_free)(buff);
 8001fa2:	68f8      	ldr	r0, [r7, #12]
 8001fa4:	f000 f8b0 	bl	8002108 <ringbuff_get_free>
 8001fa8:	61b8      	str	r0, [r7, #24]
    btw = BUF_MIN(free, btw);
 8001faa:	687a      	ldr	r2, [r7, #4]
 8001fac:	69bb      	ldr	r3, [r7, #24]
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	bf28      	it	cs
 8001fb2:	4613      	movcs	r3, r2
 8001fb4:	607b      	str	r3, [r7, #4]
    if (btw == 0) {
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d101      	bne.n	8001fc0 <ringbuff_write+0x54>
        return 0;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	e038      	b.n	8002032 <ringbuff_write+0xc6>
    }

    /* Step 1: Write data to linear part of buffer */
    tocopy = BUF_MIN(buff->size - buff->w, btw);
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	685a      	ldr	r2, [r3, #4]
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	1ad2      	subs	r2, r2, r3
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	bf28      	it	cs
 8001fd0:	4613      	movcs	r3, r2
 8001fd2:	617b      	str	r3, [r7, #20]
    BUF_MEMCPY(&buff->buff[buff->w], d, tocopy);
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	68db      	ldr	r3, [r3, #12]
 8001fdc:	4413      	add	r3, r2
 8001fde:	697a      	ldr	r2, [r7, #20]
 8001fe0:	69f9      	ldr	r1, [r7, #28]
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f002 fc62 	bl	80048ac <memcpy>
    buff->w += tocopy;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	68da      	ldr	r2, [r3, #12]
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	441a      	add	r2, r3
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	60da      	str	r2, [r3, #12]
    btw -= tocopy;
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	1ad3      	subs	r3, r2, r3
 8001ffa:	607b      	str	r3, [r7, #4]

    /* Step 2: Write data to beginning of buffer (overflow part) */
    if (btw > 0) {
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d00b      	beq.n	800201a <ringbuff_write+0xae>
        BUF_MEMCPY(buff->buff, &d[tocopy], btw);
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	6818      	ldr	r0, [r3, #0]
 8002006:	69fa      	ldr	r2, [r7, #28]
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	4413      	add	r3, r2
 800200c:	687a      	ldr	r2, [r7, #4]
 800200e:	4619      	mov	r1, r3
 8002010:	f002 fc4c 	bl	80048ac <memcpy>
        buff->w = btw;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	687a      	ldr	r2, [r7, #4]
 8002018:	60da      	str	r2, [r3, #12]
    }

    if (buff->w >= buff->size) {
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	68da      	ldr	r2, [r3, #12]
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	429a      	cmp	r2, r3
 8002024:	d302      	bcc.n	800202c <ringbuff_write+0xc0>
        buff->w = 0;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	2200      	movs	r2, #0
 800202a:	60da      	str	r2, [r3, #12]
    }
    return tocopy + btw;
 800202c:	697a      	ldr	r2, [r7, #20]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	4413      	add	r3, r2
}
 8002032:	4618      	mov	r0, r3
 8002034:	3720      	adds	r7, #32
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}

0800203a <ringbuff_read>:
 * \param[out]      data: Pointer to output memory to copy buffer data to
 * \param[in]       btr: Number of bytes to read
 * \return          Number of bytes read and copied to data array
 */
size_t
BUF_PREF(buff_read)(BUF_PREF(buff_t)* buff, void* data, size_t btr) {
 800203a:	b580      	push	{r7, lr}
 800203c:	b088      	sub	sp, #32
 800203e:	af00      	add	r7, sp, #0
 8002040:	60f8      	str	r0, [r7, #12]
 8002042:	60b9      	str	r1, [r7, #8]
 8002044:	607a      	str	r2, [r7, #4]
    size_t tocopy, full;
    uint8_t *d = data;
 8002046:	68bb      	ldr	r3, [r7, #8]
 8002048:	61fb      	str	r3, [r7, #28]

    if (!BUF_IS_VALID(buff) || data == NULL || btr == 0) {
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d00d      	beq.n	800206c <ringbuff_read+0x32>
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d009      	beq.n	800206c <ringbuff_read+0x32>
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d005      	beq.n	800206c <ringbuff_read+0x32>
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d002      	beq.n	800206c <ringbuff_read+0x32>
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d101      	bne.n	8002070 <ringbuff_read+0x36>
        return 0;
 800206c:	2300      	movs	r3, #0
 800206e:	e047      	b.n	8002100 <ringbuff_read+0xc6>
    }

    /* Calculate maximum number of bytes available to read */
    full = BUF_PREF(buff_get_full)(buff);
 8002070:	68f8      	ldr	r0, [r7, #12]
 8002072:	f000 f87f 	bl	8002174 <ringbuff_get_full>
 8002076:	61b8      	str	r0, [r7, #24]
    btr = BUF_MIN(full, btr);
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	69bb      	ldr	r3, [r7, #24]
 800207c:	4293      	cmp	r3, r2
 800207e:	bf28      	it	cs
 8002080:	4613      	movcs	r3, r2
 8002082:	607b      	str	r3, [r7, #4]
    if (btr == 0) {
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d101      	bne.n	800208e <ringbuff_read+0x54>
        return 0;
 800208a:	2300      	movs	r3, #0
 800208c:	e038      	b.n	8002100 <ringbuff_read+0xc6>
    }

    /* Step 1: Read data from linear part of buffer */
    tocopy = BUF_MIN(buff->size - buff->r, btr);
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	685a      	ldr	r2, [r3, #4]
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	689b      	ldr	r3, [r3, #8]
 8002096:	1ad2      	subs	r2, r2, r3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	4293      	cmp	r3, r2
 800209c:	bf28      	it	cs
 800209e:	4613      	movcs	r3, r2
 80020a0:	617b      	str	r3, [r7, #20]
    BUF_MEMCPY(d, &buff->buff[buff->r], tocopy);
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	681a      	ldr	r2, [r3, #0]
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	4413      	add	r3, r2
 80020ac:	697a      	ldr	r2, [r7, #20]
 80020ae:	4619      	mov	r1, r3
 80020b0:	69f8      	ldr	r0, [r7, #28]
 80020b2:	f002 fbfb 	bl	80048ac <memcpy>
    buff->r += tocopy;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	689a      	ldr	r2, [r3, #8]
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	441a      	add	r2, r3
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	609a      	str	r2, [r3, #8]
    btr -= tocopy;
 80020c2:	687a      	ldr	r2, [r7, #4]
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	1ad3      	subs	r3, r2, r3
 80020c8:	607b      	str	r3, [r7, #4]

    /* Step 2: Read data from beginning of buffer (overflow part) */
    if (btr > 0) {
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d00b      	beq.n	80020e8 <ringbuff_read+0xae>
        BUF_MEMCPY(&d[tocopy], buff->buff, btr);
 80020d0:	69fa      	ldr	r2, [r7, #28]
 80020d2:	697b      	ldr	r3, [r7, #20]
 80020d4:	18d0      	adds	r0, r2, r3
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	687a      	ldr	r2, [r7, #4]
 80020dc:	4619      	mov	r1, r3
 80020de:	f002 fbe5 	bl	80048ac <memcpy>
        buff->r = btr;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	687a      	ldr	r2, [r7, #4]
 80020e6:	609a      	str	r2, [r3, #8]
    }

    /* Step 3: Check end of buffer */
    if (buff->r >= buff->size) {
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	689a      	ldr	r2, [r3, #8]
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	429a      	cmp	r2, r3
 80020f2:	d302      	bcc.n	80020fa <ringbuff_read+0xc0>
        buff->r = 0;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2200      	movs	r2, #0
 80020f8:	609a      	str	r2, [r3, #8]
    }
    return tocopy + btr;
 80020fa:	697a      	ldr	r2, [r7, #20]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	4413      	add	r3, r2
}
 8002100:	4618      	mov	r0, r3
 8002102:	3720      	adds	r7, #32
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}

08002108 <ringbuff_get_free>:
 * \brief           Get available size in buffer for write operation
 * \param[in]       buff: Buffer handle
 * \return          Number of free bytes in memory
 */
size_t
BUF_PREF(buff_get_free)(BUF_PREF(buff_t)* buff) {
 8002108:	b480      	push	{r7}
 800210a:	b087      	sub	sp, #28
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
    size_t size, w, r;

    if (!BUF_IS_VALID(buff)) {
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d007      	beq.n	8002126 <ringbuff_get_free+0x1e>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d003      	beq.n	8002126 <ringbuff_get_free+0x1e>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d101      	bne.n	800212a <ringbuff_get_free+0x22>
        return 0;
 8002126:	2300      	movs	r3, #0
 8002128:	e01f      	b.n	800216a <ringbuff_get_free+0x62>
    }

    /* Use temporary values in case they are changed during operations */
    w = buff->w;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	68db      	ldr	r3, [r3, #12]
 800212e:	613b      	str	r3, [r7, #16]
    r = buff->r;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	60fb      	str	r3, [r7, #12]
    if (w == r) {
 8002136:	693a      	ldr	r2, [r7, #16]
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	429a      	cmp	r2, r3
 800213c:	d103      	bne.n	8002146 <ringbuff_get_free+0x3e>
        size = buff->size;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	617b      	str	r3, [r7, #20]
 8002144:	e00f      	b.n	8002166 <ringbuff_get_free+0x5e>
    } else if (r > w) {
 8002146:	68fa      	ldr	r2, [r7, #12]
 8002148:	693b      	ldr	r3, [r7, #16]
 800214a:	429a      	cmp	r2, r3
 800214c:	d904      	bls.n	8002158 <ringbuff_get_free+0x50>
        size = r - w;
 800214e:	68fa      	ldr	r2, [r7, #12]
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	1ad3      	subs	r3, r2, r3
 8002154:	617b      	str	r3, [r7, #20]
 8002156:	e006      	b.n	8002166 <ringbuff_get_free+0x5e>
    } else {
        size = buff->size - (w - r);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	685a      	ldr	r2, [r3, #4]
 800215c:	68f9      	ldr	r1, [r7, #12]
 800215e:	693b      	ldr	r3, [r7, #16]
 8002160:	1acb      	subs	r3, r1, r3
 8002162:	4413      	add	r3, r2
 8002164:	617b      	str	r3, [r7, #20]
    }

    /* Buffer free size is always 1 less than actual size */
    return size - 1;
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	3b01      	subs	r3, #1
}
 800216a:	4618      	mov	r0, r3
 800216c:	371c      	adds	r7, #28
 800216e:	46bd      	mov	sp, r7
 8002170:	bc80      	pop	{r7}
 8002172:	4770      	bx	lr

08002174 <ringbuff_get_full>:
 * \brief           Get number of bytes currently available in buffer
 * \param[in]       buff: Buffer handle
 * \return          Number of bytes ready to be read
 */
size_t
BUF_PREF(buff_get_full)(BUF_PREF(buff_t)* buff) {
 8002174:	b480      	push	{r7}
 8002176:	b087      	sub	sp, #28
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
    size_t w, r, size;

    if (!BUF_IS_VALID(buff)) {
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d007      	beq.n	8002192 <ringbuff_get_full+0x1e>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d003      	beq.n	8002192 <ringbuff_get_full+0x1e>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d101      	bne.n	8002196 <ringbuff_get_full+0x22>
        return 0;
 8002192:	2300      	movs	r3, #0
 8002194:	e01d      	b.n	80021d2 <ringbuff_get_full+0x5e>
    }

    /* Use temporary values in case they are changed during operations */
    w = buff->w;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	68db      	ldr	r3, [r3, #12]
 800219a:	613b      	str	r3, [r7, #16]
    r = buff->r;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	689b      	ldr	r3, [r3, #8]
 80021a0:	60fb      	str	r3, [r7, #12]
    if (w == r) {
 80021a2:	693a      	ldr	r2, [r7, #16]
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	429a      	cmp	r2, r3
 80021a8:	d102      	bne.n	80021b0 <ringbuff_get_full+0x3c>
        size = 0;
 80021aa:	2300      	movs	r3, #0
 80021ac:	617b      	str	r3, [r7, #20]
 80021ae:	e00f      	b.n	80021d0 <ringbuff_get_full+0x5c>
    } else if (w > r) {
 80021b0:	693a      	ldr	r2, [r7, #16]
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d904      	bls.n	80021c2 <ringbuff_get_full+0x4e>
        size = w - r;
 80021b8:	693a      	ldr	r2, [r7, #16]
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	1ad3      	subs	r3, r2, r3
 80021be:	617b      	str	r3, [r7, #20]
 80021c0:	e006      	b.n	80021d0 <ringbuff_get_full+0x5c>
    } else {
        size = buff->size - (r - w);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	685a      	ldr	r2, [r3, #4]
 80021c6:	6939      	ldr	r1, [r7, #16]
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	1acb      	subs	r3, r1, r3
 80021cc:	4413      	add	r3, r2
 80021ce:	617b      	str	r3, [r7, #20]
    }
    return size;
 80021d0:	697b      	ldr	r3, [r7, #20]
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	371c      	adds	r7, #28
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bc80      	pop	{r7}
 80021da:	4770      	bx	lr

080021dc <w25qxx_send_cmd>:
#include "w25Qx.h"
#include "hardware.h"


static void w25qxx_send_cmd(uint8_t cmd) {
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	4603      	mov	r3, r0
 80021e4:	71fb      	strb	r3, [r7, #7]
    SPI_FLASH_CS_LOW();
 80021e6:	2110      	movs	r1, #16
 80021e8:	4807      	ldr	r0, [pc, #28]	; (8002208 <w25qxx_send_cmd+0x2c>)
 80021ea:	f7fe ff65 	bl	80010b8 <GPIO_ResetBits>
    spi_transfer(cmd);
 80021ee:	79fb      	ldrb	r3, [r7, #7]
 80021f0:	4618      	mov	r0, r3
 80021f2:	f000 fae5 	bl	80027c0 <spi_transfer>
    SPI_FLASH_CS_HIGH();
 80021f6:	2110      	movs	r1, #16
 80021f8:	4803      	ldr	r0, [pc, #12]	; (8002208 <w25qxx_send_cmd+0x2c>)
 80021fa:	f7fe ff4f 	bl	800109c <GPIO_SetBits>
}
 80021fe:	bf00      	nop
 8002200:	3708      	adds	r7, #8
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	40010800 	.word	0x40010800

0800220c <w25qxx_init>:

void w25qxx_init(void) {
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0
    spi_init();
 8002210:	f000 fa76 	bl	8002700 <spi_init>
    SPI_FLASH_CS_HIGH();
 8002214:	2110      	movs	r1, #16
 8002216:	4803      	ldr	r0, [pc, #12]	; (8002224 <w25qxx_init+0x18>)
 8002218:	f7fe ff40 	bl	800109c <GPIO_SetBits>
    w25qxx_read_id(); 
 800221c:	f000 f804 	bl	8002228 <w25qxx_read_id>
}
 8002220:	bf00      	nop
 8002222:	bd80      	pop	{r7, pc}
 8002224:	40010800 	.word	0x40010800

08002228 <w25qxx_read_id>:

uint32_t w25qxx_read_id(void) {
 8002228:	b580      	push	{r7, lr}
 800222a:	b082      	sub	sp, #8
 800222c:	af00      	add	r7, sp, #0
    uint32_t id = 0;
 800222e:	2300      	movs	r3, #0
 8002230:	607b      	str	r3, [r7, #4]
    SPI_FLASH_CS_LOW();
 8002232:	2110      	movs	r1, #16
 8002234:	4812      	ldr	r0, [pc, #72]	; (8002280 <w25qxx_read_id+0x58>)
 8002236:	f7fe ff3f 	bl	80010b8 <GPIO_ResetBits>
    spi_transfer(W25Q_CMD_READ_ID);
 800223a:	209f      	movs	r0, #159	; 0x9f
 800223c:	f000 fac0 	bl	80027c0 <spi_transfer>
    id = ((uint32_t)spi_transfer(0xFF) << 16);
 8002240:	20ff      	movs	r0, #255	; 0xff
 8002242:	f000 fabd 	bl	80027c0 <spi_transfer>
 8002246:	4603      	mov	r3, r0
 8002248:	041b      	lsls	r3, r3, #16
 800224a:	607b      	str	r3, [r7, #4]
    id |= ((uint32_t)spi_transfer(0xFF) << 8);
 800224c:	20ff      	movs	r0, #255	; 0xff
 800224e:	f000 fab7 	bl	80027c0 <spi_transfer>
 8002252:	4603      	mov	r3, r0
 8002254:	021b      	lsls	r3, r3, #8
 8002256:	687a      	ldr	r2, [r7, #4]
 8002258:	4313      	orrs	r3, r2
 800225a:	607b      	str	r3, [r7, #4]
    id |= (uint32_t)spi_transfer(0xFF);
 800225c:	20ff      	movs	r0, #255	; 0xff
 800225e:	f000 faaf 	bl	80027c0 <spi_transfer>
 8002262:	4603      	mov	r3, r0
 8002264:	461a      	mov	r2, r3
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	4313      	orrs	r3, r2
 800226a:	607b      	str	r3, [r7, #4]
    SPI_FLASH_CS_HIGH();
 800226c:	2110      	movs	r1, #16
 800226e:	4804      	ldr	r0, [pc, #16]	; (8002280 <w25qxx_read_id+0x58>)
 8002270:	f7fe ff14 	bl	800109c <GPIO_SetBits>
    return id;
 8002274:	687b      	ldr	r3, [r7, #4]
}
 8002276:	4618      	mov	r0, r3
 8002278:	3708      	adds	r7, #8
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	40010800 	.word	0x40010800

08002284 <w25qxx_write_enable>:

void w25qxx_write_enable(void) {
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0
    w25qxx_send_cmd(W25Q_CMD_WRITE_ENABLE);
 8002288:	2006      	movs	r0, #6
 800228a:	f7ff ffa7 	bl	80021dc <w25qxx_send_cmd>
}
 800228e:	bf00      	nop
 8002290:	bd80      	pop	{r7, pc}
	...

08002294 <w25qxx_wait_busy>:

void w25qxx_wait_busy(void) {
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
    uint8_t status;
    do {
        SPI_FLASH_CS_LOW();
 800229a:	2110      	movs	r1, #16
 800229c:	480b      	ldr	r0, [pc, #44]	; (80022cc <w25qxx_wait_busy+0x38>)
 800229e:	f7fe ff0b 	bl	80010b8 <GPIO_ResetBits>
        spi_transfer(W25Q_CMD_READ_STATUS);
 80022a2:	2005      	movs	r0, #5
 80022a4:	f000 fa8c 	bl	80027c0 <spi_transfer>
        status = spi_transfer(0xFF);
 80022a8:	20ff      	movs	r0, #255	; 0xff
 80022aa:	f000 fa89 	bl	80027c0 <spi_transfer>
 80022ae:	4603      	mov	r3, r0
 80022b0:	71fb      	strb	r3, [r7, #7]
        SPI_FLASH_CS_HIGH();
 80022b2:	2110      	movs	r1, #16
 80022b4:	4805      	ldr	r0, [pc, #20]	; (80022cc <w25qxx_wait_busy+0x38>)
 80022b6:	f7fe fef1 	bl	800109c <GPIO_SetBits>
    } while (status & 0x01);
 80022ba:	79fb      	ldrb	r3, [r7, #7]
 80022bc:	f003 0301 	and.w	r3, r3, #1
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d1ea      	bne.n	800229a <w25qxx_wait_busy+0x6>
}
 80022c4:	bf00      	nop
 80022c6:	3708      	adds	r7, #8
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	40010800 	.word	0x40010800

080022d0 <w25qxx_erase_sector>:

void w25qxx_erase_sector(uint32_t addr) {
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
    w25qxx_write_enable();
 80022d8:	f7ff ffd4 	bl	8002284 <w25qxx_write_enable>
    SPI_FLASH_CS_LOW();
 80022dc:	2110      	movs	r1, #16
 80022de:	4810      	ldr	r0, [pc, #64]	; (8002320 <w25qxx_erase_sector+0x50>)
 80022e0:	f7fe feea 	bl	80010b8 <GPIO_ResetBits>
    spi_transfer(W25Q_CMD_SECTOR_ERASE);
 80022e4:	2020      	movs	r0, #32
 80022e6:	f000 fa6b 	bl	80027c0 <spi_transfer>
    spi_transfer((addr >> 16) & 0xFF);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	0c1b      	lsrs	r3, r3, #16
 80022ee:	b2db      	uxtb	r3, r3
 80022f0:	4618      	mov	r0, r3
 80022f2:	f000 fa65 	bl	80027c0 <spi_transfer>
    spi_transfer((addr >> 8) & 0xFF);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	0a1b      	lsrs	r3, r3, #8
 80022fa:	b2db      	uxtb	r3, r3
 80022fc:	4618      	mov	r0, r3
 80022fe:	f000 fa5f 	bl	80027c0 <spi_transfer>
    spi_transfer(addr & 0xFF);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	b2db      	uxtb	r3, r3
 8002306:	4618      	mov	r0, r3
 8002308:	f000 fa5a 	bl	80027c0 <spi_transfer>
    SPI_FLASH_CS_HIGH();
 800230c:	2110      	movs	r1, #16
 800230e:	4804      	ldr	r0, [pc, #16]	; (8002320 <w25qxx_erase_sector+0x50>)
 8002310:	f7fe fec4 	bl	800109c <GPIO_SetBits>
    w25qxx_wait_busy();
 8002314:	f7ff ffbe 	bl	8002294 <w25qxx_wait_busy>
}
 8002318:	bf00      	nop
 800231a:	3708      	adds	r7, #8
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}
 8002320:	40010800 	.word	0x40010800

08002324 <w25qxx_write_page>:

void w25qxx_write_page(uint32_t addr, const uint8_t *data, uint16_t len) {
 8002324:	b580      	push	{r7, lr}
 8002326:	b086      	sub	sp, #24
 8002328:	af00      	add	r7, sp, #0
 800232a:	60f8      	str	r0, [r7, #12]
 800232c:	60b9      	str	r1, [r7, #8]
 800232e:	4613      	mov	r3, r2
 8002330:	80fb      	strh	r3, [r7, #6]
    if (len > W25QXX_PAGE_SIZE) len = W25QXX_PAGE_SIZE;
 8002332:	88fb      	ldrh	r3, [r7, #6]
 8002334:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002338:	d902      	bls.n	8002340 <w25qxx_write_page+0x1c>
 800233a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800233e:	80fb      	strh	r3, [r7, #6]

    w25qxx_write_enable();
 8002340:	f7ff ffa0 	bl	8002284 <w25qxx_write_enable>
    SPI_FLASH_CS_LOW();
 8002344:	2110      	movs	r1, #16
 8002346:	4819      	ldr	r0, [pc, #100]	; (80023ac <w25qxx_write_page+0x88>)
 8002348:	f7fe feb6 	bl	80010b8 <GPIO_ResetBits>
    spi_transfer(W25Q_CMD_PAGE_PROGRAM);
 800234c:	2002      	movs	r0, #2
 800234e:	f000 fa37 	bl	80027c0 <spi_transfer>
    spi_transfer((addr >> 16) & 0xFF);
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	0c1b      	lsrs	r3, r3, #16
 8002356:	b2db      	uxtb	r3, r3
 8002358:	4618      	mov	r0, r3
 800235a:	f000 fa31 	bl	80027c0 <spi_transfer>
    spi_transfer((addr >> 8) & 0xFF);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	0a1b      	lsrs	r3, r3, #8
 8002362:	b2db      	uxtb	r3, r3
 8002364:	4618      	mov	r0, r3
 8002366:	f000 fa2b 	bl	80027c0 <spi_transfer>
    spi_transfer(addr & 0xFF);
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	b2db      	uxtb	r3, r3
 800236e:	4618      	mov	r0, r3
 8002370:	f000 fa26 	bl	80027c0 <spi_transfer>
    for (uint16_t i = 0; i < len; i++) {
 8002374:	2300      	movs	r3, #0
 8002376:	82fb      	strh	r3, [r7, #22]
 8002378:	e009      	b.n	800238e <w25qxx_write_page+0x6a>
        spi_transfer(data[i]);
 800237a:	8afb      	ldrh	r3, [r7, #22]
 800237c:	68ba      	ldr	r2, [r7, #8]
 800237e:	4413      	add	r3, r2
 8002380:	781b      	ldrb	r3, [r3, #0]
 8002382:	4618      	mov	r0, r3
 8002384:	f000 fa1c 	bl	80027c0 <spi_transfer>
    for (uint16_t i = 0; i < len; i++) {
 8002388:	8afb      	ldrh	r3, [r7, #22]
 800238a:	3301      	adds	r3, #1
 800238c:	82fb      	strh	r3, [r7, #22]
 800238e:	8afa      	ldrh	r2, [r7, #22]
 8002390:	88fb      	ldrh	r3, [r7, #6]
 8002392:	429a      	cmp	r2, r3
 8002394:	d3f1      	bcc.n	800237a <w25qxx_write_page+0x56>
    }
    SPI_FLASH_CS_HIGH();
 8002396:	2110      	movs	r1, #16
 8002398:	4804      	ldr	r0, [pc, #16]	; (80023ac <w25qxx_write_page+0x88>)
 800239a:	f7fe fe7f 	bl	800109c <GPIO_SetBits>
    w25qxx_wait_busy();
 800239e:	f7ff ff79 	bl	8002294 <w25qxx_wait_busy>
}
 80023a2:	bf00      	nop
 80023a4:	3718      	adds	r7, #24
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	40010800 	.word	0x40010800

080023b0 <w25qxx_read>:


void w25qxx_read(uint32_t addr, uint8_t *data, uint16_t len) {
 80023b0:	b590      	push	{r4, r7, lr}
 80023b2:	b087      	sub	sp, #28
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	60f8      	str	r0, [r7, #12]
 80023b8:	60b9      	str	r1, [r7, #8]
 80023ba:	4613      	mov	r3, r2
 80023bc:	80fb      	strh	r3, [r7, #6]
    SPI_FLASH_CS_LOW();
 80023be:	2110      	movs	r1, #16
 80023c0:	4818      	ldr	r0, [pc, #96]	; (8002424 <w25qxx_read+0x74>)
 80023c2:	f7fe fe79 	bl	80010b8 <GPIO_ResetBits>
    spi_transfer(W25Q_CMD_READ_DATA);
 80023c6:	2003      	movs	r0, #3
 80023c8:	f000 f9fa 	bl	80027c0 <spi_transfer>
    spi_transfer((addr >> 16) & 0xFF);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	0c1b      	lsrs	r3, r3, #16
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	4618      	mov	r0, r3
 80023d4:	f000 f9f4 	bl	80027c0 <spi_transfer>
    spi_transfer((addr >> 8) & 0xFF);
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	0a1b      	lsrs	r3, r3, #8
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	4618      	mov	r0, r3
 80023e0:	f000 f9ee 	bl	80027c0 <spi_transfer>
    spi_transfer(addr & 0xFF);
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	b2db      	uxtb	r3, r3
 80023e8:	4618      	mov	r0, r3
 80023ea:	f000 f9e9 	bl	80027c0 <spi_transfer>
    for (uint16_t i = 0; i < len; i++) {
 80023ee:	2300      	movs	r3, #0
 80023f0:	82fb      	strh	r3, [r7, #22]
 80023f2:	e00a      	b.n	800240a <w25qxx_read+0x5a>
        data[i] = spi_transfer(0xFF);
 80023f4:	8afb      	ldrh	r3, [r7, #22]
 80023f6:	68ba      	ldr	r2, [r7, #8]
 80023f8:	18d4      	adds	r4, r2, r3
 80023fa:	20ff      	movs	r0, #255	; 0xff
 80023fc:	f000 f9e0 	bl	80027c0 <spi_transfer>
 8002400:	4603      	mov	r3, r0
 8002402:	7023      	strb	r3, [r4, #0]
    for (uint16_t i = 0; i < len; i++) {
 8002404:	8afb      	ldrh	r3, [r7, #22]
 8002406:	3301      	adds	r3, #1
 8002408:	82fb      	strh	r3, [r7, #22]
 800240a:	8afa      	ldrh	r2, [r7, #22]
 800240c:	88fb      	ldrh	r3, [r7, #6]
 800240e:	429a      	cmp	r2, r3
 8002410:	d3f0      	bcc.n	80023f4 <w25qxx_read+0x44>
    }
    SPI_FLASH_CS_HIGH();
 8002412:	2110      	movs	r1, #16
 8002414:	4803      	ldr	r0, [pc, #12]	; (8002424 <w25qxx_read+0x74>)
 8002416:	f7fe fe41 	bl	800109c <GPIO_SetBits>
}
 800241a:	bf00      	nop
 800241c:	371c      	adds	r7, #28
 800241e:	46bd      	mov	sp, r7
 8002420:	bd90      	pop	{r4, r7, pc}
 8002422:	bf00      	nop
 8002424:	40010800 	.word	0x40010800

08002428 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002428:	b480      	push	{r7}
 800242a:	b083      	sub	sp, #12
 800242c:	af00      	add	r7, sp, #0
 800242e:	4603      	mov	r3, r0
 8002430:	6039      	str	r1, [r7, #0]
 8002432:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8002434:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002438:	2b00      	cmp	r3, #0
 800243a:	da0b      	bge.n	8002454 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 800243c:	490d      	ldr	r1, [pc, #52]	; (8002474 <NVIC_SetPriority+0x4c>)
 800243e:	79fb      	ldrb	r3, [r7, #7]
 8002440:	f003 030f 	and.w	r3, r3, #15
 8002444:	3b04      	subs	r3, #4
 8002446:	683a      	ldr	r2, [r7, #0]
 8002448:	b2d2      	uxtb	r2, r2
 800244a:	0112      	lsls	r2, r2, #4
 800244c:	b2d2      	uxtb	r2, r2
 800244e:	440b      	add	r3, r1
 8002450:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8002452:	e009      	b.n	8002468 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8002454:	4908      	ldr	r1, [pc, #32]	; (8002478 <NVIC_SetPriority+0x50>)
 8002456:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800245a:	683a      	ldr	r2, [r7, #0]
 800245c:	b2d2      	uxtb	r2, r2
 800245e:	0112      	lsls	r2, r2, #4
 8002460:	b2d2      	uxtb	r2, r2
 8002462:	440b      	add	r3, r1
 8002464:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002468:	bf00      	nop
 800246a:	370c      	adds	r7, #12
 800246c:	46bd      	mov	sp, r7
 800246e:	bc80      	pop	{r7}
 8002470:	4770      	bx	lr
 8002472:	bf00      	nop
 8002474:	e000ed00 	.word	0xe000ed00
 8002478:	e000e100 	.word	0xe000e100

0800247c <SysTick_Config>:
    \param [in]  ticks  Number of ticks between two interrupts
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800248a:	d301      	bcc.n	8002490 <SysTick_Config+0x14>
 800248c:	2301      	movs	r3, #1
 800248e:	e011      	b.n	80024b4 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8002490:	4a0a      	ldr	r2, [pc, #40]	; (80024bc <SysTick_Config+0x40>)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002498:	3b01      	subs	r3, #1
 800249a:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 800249c:	210f      	movs	r1, #15
 800249e:	f04f 30ff 	mov.w	r0, #4294967295
 80024a2:	f7ff ffc1 	bl	8002428 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80024a6:	4b05      	ldr	r3, [pc, #20]	; (80024bc <SysTick_Config+0x40>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024ac:	4b03      	ldr	r3, [pc, #12]	; (80024bc <SysTick_Config+0x40>)
 80024ae:	2207      	movs	r2, #7
 80024b0:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 80024b2:	2300      	movs	r3, #0
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	3708      	adds	r7, #8
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	e000e010 	.word	0xe000e010

080024c0 <get_tick_ms>:
/*
    funcion handle 
*/

// ========================================Systik,set delay,config RCC====================
uint32_t get_tick_ms(void) {
 80024c0:	b480      	push	{r7}
 80024c2:	af00      	add	r7, sp, #0
    return tick_ms;
 80024c4:	4b02      	ldr	r3, [pc, #8]	; (80024d0 <get_tick_ms+0x10>)
 80024c6:	681b      	ldr	r3, [r3, #0]
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bc80      	pop	{r7}
 80024ce:	4770      	bx	lr
 80024d0:	200006b4 	.word	0x200006b4

080024d4 <tick_ms_increment>:

void tick_ms_increment(void) {
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
    tick_ms++;
 80024d8:	4b04      	ldr	r3, [pc, #16]	; (80024ec <tick_ms_increment+0x18>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	3301      	adds	r3, #1
 80024de:	4a03      	ldr	r2, [pc, #12]	; (80024ec <tick_ms_increment+0x18>)
 80024e0:	6013      	str	r3, [r2, #0]
}
 80024e2:	bf00      	nop
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bc80      	pop	{r7}
 80024e8:	4770      	bx	lr
 80024ea:	bf00      	nop
 80024ec:	200006b4 	.word	0x200006b4

080024f0 <delay_ms>:

void delay_ms(uint32_t ms) {
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b084      	sub	sp, #16
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
    uint32_t start_time = get_tick_ms();
 80024f8:	f7ff ffe2 	bl	80024c0 <get_tick_ms>
 80024fc:	60f8      	str	r0, [r7, #12]
    while((get_tick_ms() - start_time) < ms) {}
 80024fe:	bf00      	nop
 8002500:	f7ff ffde 	bl	80024c0 <get_tick_ms>
 8002504:	4602      	mov	r2, r0
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	1ad2      	subs	r2, r2, r3
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	429a      	cmp	r2, r3
 800250e:	d3f7      	bcc.n	8002500 <delay_ms+0x10>
}
 8002510:	bf00      	nop
 8002512:	3710      	adds	r7, #16
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}

08002518 <rcc_config>:

void rcc_config(void){
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
    RCC_HSEConfig(RCC_HSE_ON);
 800251e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8002522:	f7fe fdd7 	bl	80010d4 <RCC_HSEConfig>
    ErrorStatus HSEStatus = RCC_WaitForHSEStartUp();
 8002526:	f7fe fe03 	bl	8001130 <RCC_WaitForHSEStartUp>
 800252a:	4603      	mov	r3, r0
 800252c:	71fb      	strb	r3, [r7, #7]
    if(HSEStatus == SUCCESS) {
 800252e:	79fb      	ldrb	r3, [r7, #7]
 8002530:	2b01      	cmp	r3, #1
 8002532:	d128      	bne.n	8002586 <rcc_config+0x6e>
        FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);  
 8002534:	2010      	movs	r0, #16
 8002536:	f7fe fcdd 	bl	8000ef4 <FLASH_PrefetchBufferCmd>
        FLASH_SetLatency(FLASH_Latency_2); 
 800253a:	2002      	movs	r0, #2
 800253c:	f7fe fcbe 	bl	8000ebc <FLASH_SetLatency>
        RCC_HCLKConfig(RCC_SYSCLK_Div1);
 8002540:	2000      	movs	r0, #0
 8002542:	f7fe fe75 	bl	8001230 <RCC_HCLKConfig>
        RCC_PCLK2Config(RCC_HCLK_Div1);
 8002546:	2000      	movs	r0, #0
 8002548:	f7fe feaa 	bl	80012a0 <RCC_PCLK2Config>
        RCC_PCLK1Config(RCC_HCLK_Div2);
 800254c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002550:	f7fe fe8a 	bl	8001268 <RCC_PCLK1Config>
        RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 8002554:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 8002558:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800255c:	f7fe fe10 	bl	8001180 <RCC_PLLConfig>
        RCC_PLLCmd(ENABLE);
 8002560:	2001      	movs	r0, #1
 8002562:	f7fe fe2b 	bl	80011bc <RCC_PLLCmd>
        
        while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET) {}
 8002566:	bf00      	nop
 8002568:	2039      	movs	r0, #57	; 0x39
 800256a:	f7fe ffa1 	bl	80014b0 <RCC_GetFlagStatus>
 800256e:	4603      	mov	r3, r0
 8002570:	2b00      	cmp	r3, #0
 8002572:	d0f9      	beq.n	8002568 <rcc_config+0x50>
        RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 8002574:	2002      	movs	r0, #2
 8002576:	f7fe fe31 	bl	80011dc <RCC_SYSCLKConfig>
        
        while(RCC_GetSYSCLKSource() != 0x08) {}
 800257a:	bf00      	nop
 800257c:	f7fe fe4a 	bl	8001214 <RCC_GetSYSCLKSource>
 8002580:	4603      	mov	r3, r0
 8002582:	2b08      	cmp	r3, #8
 8002584:	d1fa      	bne.n	800257c <rcc_config+0x64>
    }
    
    SystemCoreClockUpdate();
 8002586:	f7ff fae9 	bl	8001b5c <SystemCoreClockUpdate>
}
 800258a:	bf00      	nop
 800258c:	3708      	adds	r7, #8
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
	...

08002594 <systick_config>:

void systick_config(void){
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
    
    SysTick_CLKSourceConfig(SysTick_CLKSource_HCLK);
 8002598:	2004      	movs	r0, #4
 800259a:	f7fe fc73 	bl	8000e84 <SysTick_CLKSourceConfig>
    
    if(SysTick_Config(SystemCoreClock / 1000) != 0) {
 800259e:	4b0a      	ldr	r3, [pc, #40]	; (80025c8 <systick_config+0x34>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a0a      	ldr	r2, [pc, #40]	; (80025cc <systick_config+0x38>)
 80025a4:	fba2 2303 	umull	r2, r3, r2, r3
 80025a8:	099b      	lsrs	r3, r3, #6
 80025aa:	4618      	mov	r0, r3
 80025ac:	f7ff ff66 	bl	800247c <SysTick_Config>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d000      	beq.n	80025b8 <systick_config+0x24>
        
        while(1) {
 80025b6:	e7fe      	b.n	80025b6 <systick_config+0x22>
            
        }
    }
    NVIC_SetPriority(SysTick_IRQn, (1 << __NVIC_PRIO_BITS) - 1);
 80025b8:	210f      	movs	r1, #15
 80025ba:	f04f 30ff 	mov.w	r0, #4294967295
 80025be:	f7ff ff33 	bl	8002428 <NVIC_SetPriority>
 80025c2:	bf00      	nop
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	20000014 	.word	0x20000014
 80025cc:	10624dd3 	.word	0x10624dd3

080025d0 <led_init>:
#include "led.h"
#include "../w25Qx/w25Qx.h"

static uint8_t current_led_state = 0;

void led_init(void){
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC,ENABLE);
 80025d6:	2101      	movs	r1, #1
 80025d8:	2010      	movs	r0, #16
 80025da:	f7fe ff2d 	bl	8001438 <RCC_APB2PeriphClockCmd>
    GPIO_InitTypeDef gpio_config_led;

    gpio_config_led.GPIO_Pin = GPIO_Pin_13;
 80025de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80025e2:	80bb      	strh	r3, [r7, #4]
    gpio_config_led.GPIO_Mode = GPIO_Mode_Out_PP;
 80025e4:	2310      	movs	r3, #16
 80025e6:	71fb      	strb	r3, [r7, #7]
    gpio_config_led.GPIO_Speed = GPIO_Speed_50MHz;
 80025e8:	2303      	movs	r3, #3
 80025ea:	71bb      	strb	r3, [r7, #6]
    GPIO_Init(GPIOC, &gpio_config_led);
 80025ec:	1d3b      	adds	r3, r7, #4
 80025ee:	4619      	mov	r1, r3
 80025f0:	4804      	ldr	r0, [pc, #16]	; (8002604 <led_init+0x34>)
 80025f2:	f7fe fc97 	bl	8000f24 <GPIO_Init>
    
    turn_off_led();
 80025f6:	f000 f813 	bl	8002620 <turn_off_led>
}
 80025fa:	bf00      	nop
 80025fc:	3708      	adds	r7, #8
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	40011000 	.word	0x40011000

08002608 <turn_on_led>:

void turn_on_led(void){
 8002608:	b580      	push	{r7, lr}
 800260a:	af00      	add	r7, sp, #0
    GPIO_SetBits(GPIOC, GPIO_Pin_13);
 800260c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002610:	4802      	ldr	r0, [pc, #8]	; (800261c <turn_on_led+0x14>)
 8002612:	f7fe fd43 	bl	800109c <GPIO_SetBits>
}
 8002616:	bf00      	nop
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	40011000 	.word	0x40011000

08002620 <turn_off_led>:

void turn_off_led(void){
 8002620:	b580      	push	{r7, lr}
 8002622:	af00      	add	r7, sp, #0
    GPIO_ResetBits(GPIOC, GPIO_Pin_13); 
 8002624:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002628:	4802      	ldr	r0, [pc, #8]	; (8002634 <turn_off_led+0x14>)
 800262a:	f7fe fd45 	bl	80010b8 <GPIO_ResetBits>
}
 800262e:	bf00      	nop
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	40011000 	.word	0x40011000

08002638 <led_state_init>:

void led_state_init(void) {
 8002638:	b580      	push	{r7, lr}
 800263a:	af00      	add	r7, sp, #0
    current_led_state = led_state_load();
 800263c:	f000 f834 	bl	80026a8 <led_state_load>
 8002640:	4603      	mov	r3, r0
 8002642:	461a      	mov	r2, r3
 8002644:	4b04      	ldr	r3, [pc, #16]	; (8002658 <led_state_init+0x20>)
 8002646:	701a      	strb	r2, [r3, #0]
    led_set_state(current_led_state);
 8002648:	4b03      	ldr	r3, [pc, #12]	; (8002658 <led_state_init+0x20>)
 800264a:	781b      	ldrb	r3, [r3, #0]
 800264c:	4618      	mov	r0, r3
 800264e:	f000 f841 	bl	80026d4 <led_set_state>
}
 8002652:	bf00      	nop
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	200006b8 	.word	0x200006b8

0800265c <led_state_save>:

void led_state_save(uint8_t state) {
 800265c:	b580      	push	{r7, lr}
 800265e:	b084      	sub	sp, #16
 8002660:	af00      	add	r7, sp, #0
 8002662:	4603      	mov	r3, r0
 8002664:	71fb      	strb	r3, [r7, #7]
    if (state > 1) return;
 8002666:	79fb      	ldrb	r3, [r7, #7]
 8002668:	2b01      	cmp	r3, #1
 800266a:	d817      	bhi.n	800269c <led_state_save+0x40>
    
    w25qxx_erase_sector(W25Q_LED_STATE_ADDR);
 800266c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002670:	f7ff fe2e 	bl	80022d0 <w25qxx_erase_sector>
    
    uint8_t data[4] = {state, 0xFF, 0xFF, 0xFF};
 8002674:	79fb      	ldrb	r3, [r7, #7]
 8002676:	733b      	strb	r3, [r7, #12]
 8002678:	23ff      	movs	r3, #255	; 0xff
 800267a:	737b      	strb	r3, [r7, #13]
 800267c:	23ff      	movs	r3, #255	; 0xff
 800267e:	73bb      	strb	r3, [r7, #14]
 8002680:	23ff      	movs	r3, #255	; 0xff
 8002682:	73fb      	strb	r3, [r7, #15]

    w25qxx_write_page(W25Q_LED_STATE_ADDR, data, 4);
 8002684:	f107 030c 	add.w	r3, r7, #12
 8002688:	2204      	movs	r2, #4
 800268a:	4619      	mov	r1, r3
 800268c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002690:	f7ff fe48 	bl	8002324 <w25qxx_write_page>
    
    current_led_state = state;
 8002694:	4a03      	ldr	r2, [pc, #12]	; (80026a4 <led_state_save+0x48>)
 8002696:	79fb      	ldrb	r3, [r7, #7]
 8002698:	7013      	strb	r3, [r2, #0]
 800269a:	e000      	b.n	800269e <led_state_save+0x42>
    if (state > 1) return;
 800269c:	bf00      	nop
}
 800269e:	3710      	adds	r7, #16
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	200006b8 	.word	0x200006b8

080026a8 <led_state_load>:

uint8_t led_state_load(void) {
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b082      	sub	sp, #8
 80026ac:	af00      	add	r7, sp, #0
    uint8_t data[4];
    w25qxx_read(W25Q_LED_STATE_ADDR, data, 4);
 80026ae:	463b      	mov	r3, r7
 80026b0:	2204      	movs	r2, #4
 80026b2:	4619      	mov	r1, r3
 80026b4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80026b8:	f7ff fe7a 	bl	80023b0 <w25qxx_read>
    
    uint8_t state = data[0];
 80026bc:	783b      	ldrb	r3, [r7, #0]
 80026be:	71fb      	strb	r3, [r7, #7]
    if (state <= 1) {
 80026c0:	79fb      	ldrb	r3, [r7, #7]
 80026c2:	2b01      	cmp	r3, #1
 80026c4:	d801      	bhi.n	80026ca <led_state_load+0x22>
        return state;
 80026c6:	79fb      	ldrb	r3, [r7, #7]
 80026c8:	e000      	b.n	80026cc <led_state_load+0x24>
    }
    return 0;
 80026ca:	2300      	movs	r3, #0
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	3708      	adds	r7, #8
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}

080026d4 <led_set_state>:

void led_set_state(uint8_t state) {
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b082      	sub	sp, #8
 80026d8:	af00      	add	r7, sp, #0
 80026da:	4603      	mov	r3, r0
 80026dc:	71fb      	strb	r3, [r7, #7]
    if (state == 1) {
 80026de:	79fb      	ldrb	r3, [r7, #7]
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d102      	bne.n	80026ea <led_set_state+0x16>
        turn_on_led();
 80026e4:	f7ff ff90 	bl	8002608 <turn_on_led>
 80026e8:	e001      	b.n	80026ee <led_set_state+0x1a>
    } else {
        turn_off_led();
 80026ea:	f7ff ff99 	bl	8002620 <turn_off_led>
    }
    current_led_state = state;
 80026ee:	4a03      	ldr	r2, [pc, #12]	; (80026fc <led_set_state+0x28>)
 80026f0:	79fb      	ldrb	r3, [r7, #7]
 80026f2:	7013      	strb	r3, [r2, #0]
 80026f4:	bf00      	nop
 80026f6:	3708      	adds	r7, #8
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	200006b8 	.word	0x200006b8

08002700 <spi_init>:
#include "spi.h"

void spi_init(void){
 8002700:	b580      	push	{r7, lr}
 8002702:	b086      	sub	sp, #24
 8002704:	af00      	add	r7, sp, #0
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 8002706:	2101      	movs	r1, #1
 8002708:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800270c:	f7fe fe94 	bl	8001438 <RCC_APB2PeriphClockCmd>
    /*
        confic gpio_spi 
    */
    GPIO_InitTypeDef gpio_config_spi;
    // configg NSS -> pa4
    gpio_config_spi.GPIO_Pin = GPIO_Pin_4;
 8002710:	2310      	movs	r3, #16
 8002712:	82bb      	strh	r3, [r7, #20]
    gpio_config_spi.GPIO_Mode = GPIO_Mode_Out_PP;
 8002714:	2310      	movs	r3, #16
 8002716:	75fb      	strb	r3, [r7, #23]
    gpio_config_spi.GPIO_Speed = GPIO_Speed_50MHz;
 8002718:	2303      	movs	r3, #3
 800271a:	75bb      	strb	r3, [r7, #22]
    GPIO_Init(GPIOA, &gpio_config_spi);
 800271c:	f107 0314 	add.w	r3, r7, #20
 8002720:	4619      	mov	r1, r3
 8002722:	4825      	ldr	r0, [pc, #148]	; (80027b8 <spi_init+0xb8>)
 8002724:	f7fe fbfe 	bl	8000f24 <GPIO_Init>
    //config sck -> pa5
    gpio_config_spi.GPIO_Pin = GPIO_Pin_5;
 8002728:	2320      	movs	r3, #32
 800272a:	82bb      	strh	r3, [r7, #20]
    gpio_config_spi.GPIO_Mode = GPIO_Mode_AF_PP;
 800272c:	2318      	movs	r3, #24
 800272e:	75fb      	strb	r3, [r7, #23]
    gpio_config_spi.GPIO_Speed = GPIO_Speed_50MHz;
 8002730:	2303      	movs	r3, #3
 8002732:	75bb      	strb	r3, [r7, #22]
    GPIO_Init(GPIOA, &gpio_config_spi);
 8002734:	f107 0314 	add.w	r3, r7, #20
 8002738:	4619      	mov	r1, r3
 800273a:	481f      	ldr	r0, [pc, #124]	; (80027b8 <spi_init+0xb8>)
 800273c:	f7fe fbf2 	bl	8000f24 <GPIO_Init>
    //config MISO -> pa6
    gpio_config_spi.GPIO_Pin = GPIO_Pin_6;
 8002740:	2340      	movs	r3, #64	; 0x40
 8002742:	82bb      	strh	r3, [r7, #20]
    gpio_config_spi.GPIO_Mode= GPIO_Mode_IN_FLOATING;
 8002744:	2304      	movs	r3, #4
 8002746:	75fb      	strb	r3, [r7, #23]
    GPIO_Init(GPIOA, &gpio_config_spi);
 8002748:	f107 0314 	add.w	r3, r7, #20
 800274c:	4619      	mov	r1, r3
 800274e:	481a      	ldr	r0, [pc, #104]	; (80027b8 <spi_init+0xb8>)
 8002750:	f7fe fbe8 	bl	8000f24 <GPIO_Init>
    //config MOSI -> pa7
    gpio_config_spi.GPIO_Pin =GPIO_Pin_7;
 8002754:	2380      	movs	r3, #128	; 0x80
 8002756:	82bb      	strh	r3, [r7, #20]
    gpio_config_spi.GPIO_Mode = GPIO_Mode_AF_PP;
 8002758:	2318      	movs	r3, #24
 800275a:	75fb      	strb	r3, [r7, #23]
    gpio_config_spi.GPIO_Speed =GPIO_Speed_50MHz;  
 800275c:	2303      	movs	r3, #3
 800275e:	75bb      	strb	r3, [r7, #22]
    GPIO_Init(GPIOA, &gpio_config_spi);
 8002760:	f107 0314 	add.w	r3, r7, #20
 8002764:	4619      	mov	r1, r3
 8002766:	4814      	ldr	r0, [pc, #80]	; (80027b8 <spi_init+0xb8>)
 8002768:	f7fe fbdc 	bl	8000f24 <GPIO_Init>
    /*
        config for spi1
    */
    SPI_InitTypeDef config_spi;
    config_spi.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
 800276c:	2308      	movs	r3, #8
 800276e:	81bb      	strh	r3, [r7, #12]
    config_spi.SPI_Mode = SPI_Mode_Master;
 8002770:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002774:	807b      	strh	r3, [r7, #2]
    config_spi.SPI_CPHA= SPI_CPHA_2Edge; 
 8002776:	2301      	movs	r3, #1
 8002778:	813b      	strh	r3, [r7, #8]
    config_spi.SPI_CPOL = SPI_CPOL_High;
 800277a:	2302      	movs	r3, #2
 800277c:	80fb      	strh	r3, [r7, #6]
    config_spi.SPI_NSS = SPI_NSS_Soft;
 800277e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002782:	817b      	strh	r3, [r7, #10]
    config_spi.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8002784:	2300      	movs	r3, #0
 8002786:	803b      	strh	r3, [r7, #0]
    config_spi.SPI_DataSize = SPI_DataSize_8b;
 8002788:	2300      	movs	r3, #0
 800278a:	80bb      	strh	r3, [r7, #4]
    config_spi.SPI_FirstBit = SPI_FirstBit_MSB;
 800278c:	2300      	movs	r3, #0
 800278e:	81fb      	strh	r3, [r7, #14]
    config_spi.SPI_CRCPolynomial = 7;
 8002790:	2307      	movs	r3, #7
 8002792:	823b      	strh	r3, [r7, #16]
    SPI_Init(SPI1, &config_spi);
 8002794:	463b      	mov	r3, r7
 8002796:	4619      	mov	r1, r3
 8002798:	4808      	ldr	r0, [pc, #32]	; (80027bc <spi_init+0xbc>)
 800279a:	f7fe fec3 	bl	8001524 <SPI_Init>
    SPI_Cmd(SPI1, ENABLE);
 800279e:	2101      	movs	r1, #1
 80027a0:	4806      	ldr	r0, [pc, #24]	; (80027bc <spi_init+0xbc>)
 80027a2:	f7fe ff02 	bl	80015aa <SPI_Cmd>
    GPIO_SetBits(GPIOA, GPIO_Pin_4);
 80027a6:	2110      	movs	r1, #16
 80027a8:	4803      	ldr	r0, [pc, #12]	; (80027b8 <spi_init+0xb8>)
 80027aa:	f7fe fc77 	bl	800109c <GPIO_SetBits>
}
 80027ae:	bf00      	nop
 80027b0:	3718      	adds	r7, #24
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	bf00      	nop
 80027b8:	40010800 	.word	0x40010800
 80027bc:	40013000 	.word	0x40013000

080027c0 <spi_transfer>:

/*
    func send data
*/

uint8_t spi_transfer(uint8_t data) {
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b082      	sub	sp, #8
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	4603      	mov	r3, r0
 80027c8:	71fb      	strb	r3, [r7, #7]
    while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE) == RESET);
 80027ca:	bf00      	nop
 80027cc:	2102      	movs	r1, #2
 80027ce:	480e      	ldr	r0, [pc, #56]	; (8002808 <spi_transfer+0x48>)
 80027d0:	f7fe ff24 	bl	800161c <SPI_I2S_GetFlagStatus>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d0f8      	beq.n	80027cc <spi_transfer+0xc>
    SPI_I2S_SendData(SPI1, data);
 80027da:	79fb      	ldrb	r3, [r7, #7]
 80027dc:	b29b      	uxth	r3, r3
 80027de:	4619      	mov	r1, r3
 80027e0:	4809      	ldr	r0, [pc, #36]	; (8002808 <spi_transfer+0x48>)
 80027e2:	f7fe ff01 	bl	80015e8 <SPI_I2S_SendData>
    while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE) == RESET);
 80027e6:	bf00      	nop
 80027e8:	2101      	movs	r1, #1
 80027ea:	4807      	ldr	r0, [pc, #28]	; (8002808 <spi_transfer+0x48>)
 80027ec:	f7fe ff16 	bl	800161c <SPI_I2S_GetFlagStatus>
 80027f0:	4603      	mov	r3, r0
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d0f8      	beq.n	80027e8 <spi_transfer+0x28>
    return SPI_I2S_ReceiveData(SPI1);
 80027f6:	4804      	ldr	r0, [pc, #16]	; (8002808 <spi_transfer+0x48>)
 80027f8:	f7fe ff04 	bl	8001604 <SPI_I2S_ReceiveData>
 80027fc:	4603      	mov	r3, r0
 80027fe:	b2db      	uxtb	r3, r3
 8002800:	4618      	mov	r0, r3
 8002802:	3708      	adds	r7, #8
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}
 8002808:	40013000 	.word	0x40013000

0800280c <NVIC_EnableIRQ>:
{
 800280c:	b480      	push	{r7}
 800280e:	b083      	sub	sp, #12
 8002810:	af00      	add	r7, sp, #0
 8002812:	4603      	mov	r3, r0
 8002814:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 8002816:	4908      	ldr	r1, [pc, #32]	; (8002838 <NVIC_EnableIRQ+0x2c>)
 8002818:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800281c:	095b      	lsrs	r3, r3, #5
 800281e:	79fa      	ldrb	r2, [r7, #7]
 8002820:	f002 021f 	and.w	r2, r2, #31
 8002824:	2001      	movs	r0, #1
 8002826:	fa00 f202 	lsl.w	r2, r0, r2
 800282a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800282e:	bf00      	nop
 8002830:	370c      	adds	r7, #12
 8002832:	46bd      	mov	sp, r7
 8002834:	bc80      	pop	{r7}
 8002836:	4770      	bx	lr
 8002838:	e000e100 	.word	0xe000e100

0800283c <NVIC_SetPriority>:
{
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	4603      	mov	r3, r0
 8002844:	6039      	str	r1, [r7, #0]
 8002846:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8002848:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800284c:	2b00      	cmp	r3, #0
 800284e:	da0b      	bge.n	8002868 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8002850:	490d      	ldr	r1, [pc, #52]	; (8002888 <NVIC_SetPriority+0x4c>)
 8002852:	79fb      	ldrb	r3, [r7, #7]
 8002854:	f003 030f 	and.w	r3, r3, #15
 8002858:	3b04      	subs	r3, #4
 800285a:	683a      	ldr	r2, [r7, #0]
 800285c:	b2d2      	uxtb	r2, r2
 800285e:	0112      	lsls	r2, r2, #4
 8002860:	b2d2      	uxtb	r2, r2
 8002862:	440b      	add	r3, r1
 8002864:	761a      	strb	r2, [r3, #24]
}
 8002866:	e009      	b.n	800287c <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8002868:	4908      	ldr	r1, [pc, #32]	; (800288c <NVIC_SetPriority+0x50>)
 800286a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800286e:	683a      	ldr	r2, [r7, #0]
 8002870:	b2d2      	uxtb	r2, r2
 8002872:	0112      	lsls	r2, r2, #4
 8002874:	b2d2      	uxtb	r2, r2
 8002876:	440b      	add	r3, r1
 8002878:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800287c:	bf00      	nop
 800287e:	370c      	adds	r7, #12
 8002880:	46bd      	mov	sp, r7
 8002882:	bc80      	pop	{r7}
 8002884:	4770      	bx	lr
 8002886:	bf00      	nop
 8002888:	e000ed00 	.word	0xe000ed00
 800288c:	e000e100 	.word	0xe000e100

08002890 <uart_init>:
/*
    funcion
*/

// init uart
void uart_init (void){
 8002890:	b580      	push	{r7, lr}
 8002892:	b08a      	sub	sp, #40	; 0x28
 8002894:	af00      	add	r7, sp, #0

    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8002896:	2101      	movs	r1, #1
 8002898:	2004      	movs	r0, #4
 800289a:	f7fe fdcd 	bl	8001438 <RCC_APB2PeriphClockCmd>
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 800289e:	2101      	movs	r1, #1
 80028a0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80028a4:	f7fe fdc8 	bl	8001438 <RCC_APB2PeriphClockCmd>
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2,ENABLE);
 80028a8:	2101      	movs	r1, #1
 80028aa:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80028ae:	f7fe fde1 	bl	8001474 <RCC_APB1PeriphClockCmd>
    GPIO_InitTypeDef gpio_debug_config;
    
    gpio_debug_config.GPIO_Pin = DEBUG_TX;
 80028b2:	2304      	movs	r3, #4
 80028b4:	84bb      	strh	r3, [r7, #36]	; 0x24
    gpio_debug_config.GPIO_Speed = GPIO_Speed_50MHz;
 80028b6:	2303      	movs	r3, #3
 80028b8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    gpio_debug_config.GPIO_Mode = GPIO_Mode_AF_PP;
 80028bc:	2318      	movs	r3, #24
 80028be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    GPIO_Init(DEBUG, &gpio_debug_config);
 80028c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028c6:	4619      	mov	r1, r3
 80028c8:	483f      	ldr	r0, [pc, #252]	; (80029c8 <uart_init+0x138>)
 80028ca:	f7fe fb2b 	bl	8000f24 <GPIO_Init>

    gpio_debug_config.GPIO_Pin =DEBUG_RX;
 80028ce:	2308      	movs	r3, #8
 80028d0:	84bb      	strh	r3, [r7, #36]	; 0x24
    gpio_debug_config.GPIO_Mode= GPIO_Mode_IN_FLOATING;
 80028d2:	2304      	movs	r3, #4
 80028d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    GPIO_Init(DEBUG, &gpio_debug_config);
 80028d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028dc:	4619      	mov	r1, r3
 80028de:	483a      	ldr	r0, [pc, #232]	; (80029c8 <uart_init+0x138>)
 80028e0:	f7fe fb20 	bl	8000f24 <GPIO_Init>

    gpio_debug_config.GPIO_Pin = SIM_TX;
 80028e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80028e8:	84bb      	strh	r3, [r7, #36]	; 0x24
    gpio_debug_config.GPIO_Speed = GPIO_Speed_50MHz;
 80028ea:	2303      	movs	r3, #3
 80028ec:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    gpio_debug_config.GPIO_Mode = GPIO_Mode_AF_PP;
 80028f0:	2318      	movs	r3, #24
 80028f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    GPIO_Init(SIM, &gpio_debug_config);
 80028f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028fa:	4619      	mov	r1, r3
 80028fc:	4832      	ldr	r0, [pc, #200]	; (80029c8 <uart_init+0x138>)
 80028fe:	f7fe fb11 	bl	8000f24 <GPIO_Init>

    gpio_debug_config.GPIO_Pin =SIM_RX;
 8002902:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002906:	84bb      	strh	r3, [r7, #36]	; 0x24
    gpio_debug_config.GPIO_Mode= GPIO_Mode_IN_FLOATING;
 8002908:	2304      	movs	r3, #4
 800290a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    GPIO_Init(SIM, &gpio_debug_config);
 800290e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002912:	4619      	mov	r1, r3
 8002914:	482c      	ldr	r0, [pc, #176]	; (80029c8 <uart_init+0x138>)
 8002916:	f7fe fb05 	bl	8000f24 <GPIO_Init>

    ringbuff_init(&uart_debug_rx_buff, uart_debug_rx_buffer, UART_DEBUG_BUFFER_SIZE);
 800291a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800291e:	492b      	ldr	r1, [pc, #172]	; (80029cc <uart_init+0x13c>)
 8002920:	482b      	ldr	r0, [pc, #172]	; (80029d0 <uart_init+0x140>)
 8002922:	f7ff fb02 	bl	8001f2a <ringbuff_init>
    ringbuff_init(&uart_sim_rx_buff, uart_sim_buffer_data, UART_SIM_BUFFER_SIZE);
 8002926:	f44f 7280 	mov.w	r2, #256	; 0x100
 800292a:	492a      	ldr	r1, [pc, #168]	; (80029d4 <uart_init+0x144>)
 800292c:	482a      	ldr	r0, [pc, #168]	; (80029d8 <uart_init+0x148>)
 800292e:	f7ff fafc 	bl	8001f2a <ringbuff_init>

    USART_InitTypeDef uart_debug_config;
    uart_debug_config.USART_BaudRate = 115200;
 8002932:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002936:	617b      	str	r3, [r7, #20]
    uart_debug_config.USART_Parity = USART_Parity_No;
 8002938:	2300      	movs	r3, #0
 800293a:	83bb      	strh	r3, [r7, #28]
    uart_debug_config.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800293c:	230c      	movs	r3, #12
 800293e:	83fb      	strh	r3, [r7, #30]
    uart_debug_config.USART_StopBits = USART_StopBits_1;
 8002940:	2300      	movs	r3, #0
 8002942:	837b      	strh	r3, [r7, #26]
    uart_debug_config.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8002944:	2300      	movs	r3, #0
 8002946:	843b      	strh	r3, [r7, #32]
    uart_debug_config.USART_WordLength = USART_WordLength_8b;
 8002948:	2300      	movs	r3, #0
 800294a:	833b      	strh	r3, [r7, #24]
    USART_Init(DEBUG_UART, &uart_debug_config);
 800294c:	f107 0314 	add.w	r3, r7, #20
 8002950:	4619      	mov	r1, r3
 8002952:	4822      	ldr	r0, [pc, #136]	; (80029dc <uart_init+0x14c>)
 8002954:	f7fe fe7e 	bl	8001654 <USART_Init>
    
    USART_ITConfig(DEBUG_UART, USART_IT_RXNE, ENABLE);
 8002958:	2201      	movs	r2, #1
 800295a:	f240 5125 	movw	r1, #1317	; 0x525
 800295e:	481f      	ldr	r0, [pc, #124]	; (80029dc <uart_init+0x14c>)
 8002960:	f7fe ff51 	bl	8001806 <USART_ITConfig>
    NVIC_SetPriority(USART2_IRQn, 1);  
 8002964:	2101      	movs	r1, #1
 8002966:	2026      	movs	r0, #38	; 0x26
 8002968:	f7ff ff68 	bl	800283c <NVIC_SetPriority>
    NVIC_EnableIRQ(USART2_IRQn);
 800296c:	2026      	movs	r0, #38	; 0x26
 800296e:	f7ff ff4d 	bl	800280c <NVIC_EnableIRQ>
    
    USART_Cmd(DEBUG_UART, ENABLE);
 8002972:	2101      	movs	r1, #1
 8002974:	4819      	ldr	r0, [pc, #100]	; (80029dc <uart_init+0x14c>)
 8002976:	f7fe ff27 	bl	80017c8 <USART_Cmd>

    USART_InitTypeDef uart_sim_config;
    uart_sim_config.USART_BaudRate = 115200;
 800297a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800297e:	607b      	str	r3, [r7, #4]
    uart_sim_config.USART_Parity = USART_Parity_No;
 8002980:	2300      	movs	r3, #0
 8002982:	81bb      	strh	r3, [r7, #12]
    uart_sim_config.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8002984:	230c      	movs	r3, #12
 8002986:	81fb      	strh	r3, [r7, #14]
    uart_sim_config.USART_StopBits = USART_StopBits_1;
 8002988:	2300      	movs	r3, #0
 800298a:	817b      	strh	r3, [r7, #10]
    uart_sim_config.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800298c:	2300      	movs	r3, #0
 800298e:	823b      	strh	r3, [r7, #16]
    uart_sim_config.USART_WordLength = USART_WordLength_8b;
 8002990:	2300      	movs	r3, #0
 8002992:	813b      	strh	r3, [r7, #8]
    USART_Init(SIM_UART, &uart_sim_config);
 8002994:	1d3b      	adds	r3, r7, #4
 8002996:	4619      	mov	r1, r3
 8002998:	4811      	ldr	r0, [pc, #68]	; (80029e0 <uart_init+0x150>)
 800299a:	f7fe fe5b 	bl	8001654 <USART_Init>
    
    USART_ITConfig(SIM_UART, USART_IT_RXNE, ENABLE);
 800299e:	2201      	movs	r2, #1
 80029a0:	f240 5125 	movw	r1, #1317	; 0x525
 80029a4:	480e      	ldr	r0, [pc, #56]	; (80029e0 <uart_init+0x150>)
 80029a6:	f7fe ff2e 	bl	8001806 <USART_ITConfig>
    NVIC_SetPriority(USART1_IRQn, 2);  
 80029aa:	2102      	movs	r1, #2
 80029ac:	2025      	movs	r0, #37	; 0x25
 80029ae:	f7ff ff45 	bl	800283c <NVIC_SetPriority>
    NVIC_EnableIRQ(USART1_IRQn);
 80029b2:	2025      	movs	r0, #37	; 0x25
 80029b4:	f7ff ff2a 	bl	800280c <NVIC_EnableIRQ>
    
    USART_Cmd(SIM_UART, ENABLE);
 80029b8:	2101      	movs	r1, #1
 80029ba:	4809      	ldr	r0, [pc, #36]	; (80029e0 <uart_init+0x150>)
 80029bc:	f7fe ff04 	bl	80017c8 <USART_Cmd>
}
 80029c0:	bf00      	nop
 80029c2:	3728      	adds	r7, #40	; 0x28
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	40010800 	.word	0x40010800
 80029cc:	200007cc 	.word	0x200007cc
 80029d0:	200008cc 	.word	0x200008cc
 80029d4:	200006bc 	.word	0x200006bc
 80029d8:	200007bc 	.word	0x200007bc
 80029dc:	40004400 	.word	0x40004400
 80029e0:	40013800 	.word	0x40013800

080029e4 <uart_debug_rx_handler>:

// write data to debug rx buff
void uart_debug_rx_handler(uint8_t data) {
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b082      	sub	sp, #8
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	4603      	mov	r3, r0
 80029ec:	71fb      	strb	r3, [r7, #7]
    ringbuff_write(&uart_debug_rx_buff, &data, 1);
 80029ee:	1dfb      	adds	r3, r7, #7
 80029f0:	2201      	movs	r2, #1
 80029f2:	4619      	mov	r1, r3
 80029f4:	4803      	ldr	r0, [pc, #12]	; (8002a04 <uart_debug_rx_handler+0x20>)
 80029f6:	f7ff fab9 	bl	8001f6c <ringbuff_write>
}
 80029fa:	bf00      	nop
 80029fc:	3708      	adds	r7, #8
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	200008cc 	.word	0x200008cc

08002a08 <uart_sim_rx_handler>:

// write data to sim rx buff
void uart_sim_rx_handler(uint8_t data) {
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b082      	sub	sp, #8
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	4603      	mov	r3, r0
 8002a10:	71fb      	strb	r3, [r7, #7]
    ringbuff_write(&uart_sim_rx_buff, &data, 1);
 8002a12:	1dfb      	adds	r3, r7, #7
 8002a14:	2201      	movs	r2, #1
 8002a16:	4619      	mov	r1, r3
 8002a18:	4803      	ldr	r0, [pc, #12]	; (8002a28 <uart_sim_rx_handler+0x20>)
 8002a1a:	f7ff faa7 	bl	8001f6c <ringbuff_write>
}
 8002a1e:	bf00      	nop
 8002a20:	3708      	adds	r7, #8
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	200007bc 	.word	0x200007bc

08002a2c <uart_sim_read>:

//get data in sim rx buff
uint16_t uart_sim_read(uint8_t *data, uint16_t len) {
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
 8002a34:	460b      	mov	r3, r1
 8002a36:	807b      	strh	r3, [r7, #2]
    return (uint16_t)ringbuff_read(&uart_sim_rx_buff, data, len);
 8002a38:	887b      	ldrh	r3, [r7, #2]
 8002a3a:	461a      	mov	r2, r3
 8002a3c:	6879      	ldr	r1, [r7, #4]
 8002a3e:	4804      	ldr	r0, [pc, #16]	; (8002a50 <uart_sim_read+0x24>)
 8002a40:	f7ff fafb 	bl	800203a <ringbuff_read>
 8002a44:	4603      	mov	r3, r0
 8002a46:	b29b      	uxth	r3, r3
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	3708      	adds	r7, #8
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	200007bc 	.word	0x200007bc

08002a54 <uart_send_byte>:

uint16_t uart_sim_available(void) {
    return (uint16_t)ringbuff_get_full(&uart_sim_rx_buff);
}
// send byte and string 
void uart_send_byte(USART_TypeDef *uart, uint8_t data) {
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
 8002a5c:	460b      	mov	r3, r1
 8002a5e:	70fb      	strb	r3, [r7, #3]
    while(USART_GetFlagStatus(uart, USART_FLAG_TXE) == RESET);
 8002a60:	bf00      	nop
 8002a62:	2180      	movs	r1, #128	; 0x80
 8002a64:	6878      	ldr	r0, [r7, #4]
 8002a66:	f7fe ff35 	bl	80018d4 <USART_GetFlagStatus>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d0f8      	beq.n	8002a62 <uart_send_byte+0xe>
    USART_SendData(uart, data);
 8002a70:	78fb      	ldrb	r3, [r7, #3]
 8002a72:	b29b      	uxth	r3, r3
 8002a74:	4619      	mov	r1, r3
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	f7fe ff0c 	bl	8001894 <USART_SendData>
}
 8002a7c:	bf00      	nop
 8002a7e:	3708      	adds	r7, #8
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}

08002a84 <uart_send_string>:

void uart_send_string(USART_TypeDef *uart,const char *data, uint16_t length) {
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b086      	sub	sp, #24
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	60f8      	str	r0, [r7, #12]
 8002a8c:	60b9      	str	r1, [r7, #8]
 8002a8e:	4613      	mov	r3, r2
 8002a90:	80fb      	strh	r3, [r7, #6]
    uint16_t i;
    for(i = 0; i < length; i++) {
 8002a92:	2300      	movs	r3, #0
 8002a94:	82fb      	strh	r3, [r7, #22]
 8002a96:	e00a      	b.n	8002aae <uart_send_string+0x2a>
        uart_send_byte(uart,data[i]);
 8002a98:	8afb      	ldrh	r3, [r7, #22]
 8002a9a:	68ba      	ldr	r2, [r7, #8]
 8002a9c:	4413      	add	r3, r2
 8002a9e:	781b      	ldrb	r3, [r3, #0]
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	68f8      	ldr	r0, [r7, #12]
 8002aa4:	f7ff ffd6 	bl	8002a54 <uart_send_byte>
    for(i = 0; i < length; i++) {
 8002aa8:	8afb      	ldrh	r3, [r7, #22]
 8002aaa:	3301      	adds	r3, #1
 8002aac:	82fb      	strh	r3, [r7, #22]
 8002aae:	8afa      	ldrh	r2, [r7, #22]
 8002ab0:	88fb      	ldrh	r3, [r7, #6]
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	d3f0      	bcc.n	8002a98 <uart_send_string+0x14>
    }
 8002ab6:	bf00      	nop
 8002ab8:	3718      	adds	r7, #24
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}
	...

08002ac0 <send_at>:
#include "gsm.h"

void send_at(const char *str){
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b082      	sub	sp, #8
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
    uart_send_string(SIM_UART, str, strlen(str));
 8002ac8:	6878      	ldr	r0, [r7, #4]
 8002aca:	f7fd fb4b 	bl	8000164 <strlen>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	b29b      	uxth	r3, r3
 8002ad2:	461a      	mov	r2, r3
 8002ad4:	6879      	ldr	r1, [r7, #4]
 8002ad6:	4803      	ldr	r0, [pc, #12]	; (8002ae4 <send_at+0x24>)
 8002ad8:	f7ff ffd4 	bl	8002a84 <uart_send_string>
}
 8002adc:	bf00      	nop
 8002ade:	3708      	adds	r7, #8
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}
 8002ae4:	40013800 	.word	0x40013800

08002ae8 <send_debug>:

void send_debug(const char *str){
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b082      	sub	sp, #8
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
    uart_send_string(DEBUG_UART, str, strlen(str));
 8002af0:	6878      	ldr	r0, [r7, #4]
 8002af2:	f7fd fb37 	bl	8000164 <strlen>
 8002af6:	4603      	mov	r3, r0
 8002af8:	b29b      	uxth	r3, r3
 8002afa:	461a      	mov	r2, r3
 8002afc:	6879      	ldr	r1, [r7, #4]
 8002afe:	4803      	ldr	r0, [pc, #12]	; (8002b0c <send_debug+0x24>)
 8002b00:	f7ff ffc0 	bl	8002a84 <uart_send_string>
}
 8002b04:	bf00      	nop
 8002b06:	3708      	adds	r7, #8
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	40004400 	.word	0x40004400

08002b10 <is_timeout>:

bool is_timeout(uint32_t start_ms, uint32_t timeout_ms) {
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b082      	sub	sp, #8
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
 8002b18:	6039      	str	r1, [r7, #0]
    return (get_tick_ms() - start_ms) >= timeout_ms;
 8002b1a:	f7ff fcd1 	bl	80024c0 <get_tick_ms>
 8002b1e:	4602      	mov	r2, r0
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	1ad2      	subs	r2, r2, r3
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	429a      	cmp	r2, r3
 8002b28:	bf2c      	ite	cs
 8002b2a:	2301      	movcs	r3, #1
 8002b2c:	2300      	movcc	r3, #0
 8002b2e:	b2db      	uxtb	r3, r3
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	3708      	adds	r7, #8
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}

08002b38 <log_raw_line>:

void log_raw_line(const char *line){
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b082      	sub	sp, #8
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
    send_debug(line);
 8002b40:	6878      	ldr	r0, [r7, #4]
 8002b42:	f7ff ffd1 	bl	8002ae8 <send_debug>
    send_debug("\r\n"); 
 8002b46:	4803      	ldr	r0, [pc, #12]	; (8002b54 <log_raw_line+0x1c>)
 8002b48:	f7ff ffce 	bl	8002ae8 <send_debug>
 8002b4c:	bf00      	nop
 8002b4e:	3708      	adds	r7, #8
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}
 8002b54:	08009f38 	.word	0x08009f38

08002b58 <init_hardware>:

static bool gsm_sim_check(void){
    return true;
}

void init_hardware(void){
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	af00      	add	r7, sp, #0
    rcc_config();
 8002b5c:	f7ff fcdc 	bl	8002518 <rcc_config>
    systick_config();
 8002b60:	f7ff fd18 	bl	8002594 <systick_config>
    uart_init();
 8002b64:	f7ff fe94 	bl	8002890 <uart_init>
    w25qxx_init();
 8002b68:	f7ff fb50 	bl	800220c <w25qxx_init>
    gsm_nw_init();
 8002b6c:	f000 f90e 	bl	8002d8c <gsm_nw_init>
    led_init();
 8002b70:	f7ff fd2e 	bl	80025d0 <led_init>
    led_state_init();      
 8002b74:	f7ff fd60 	bl	8002638 <led_state_init>
    gsm_sms_init();
 8002b78:	f000 ff60 	bl	8003a3c <gsm_sms_init>
   gsm_sms_set_target("+84386126985");
 8002b7c:	4802      	ldr	r0, [pc, #8]	; (8002b88 <init_hardware+0x30>)
 8002b7e:	f001 fb33 	bl	80041e8 <gsm_sms_set_target>
}
 8002b82:	bf00      	nop
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	08009f3c 	.word	0x08009f3c

08002b8c <app_reset_all>:

void app_reset_all(void){
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	af00      	add	r7, sp, #0
    gsm_nw_init();
 8002b90:	f000 f8fc 	bl	8002d8c <gsm_nw_init>
    gsm_sms_init();
 8002b94:	f000 ff52 	bl	8003a3c <gsm_sms_init>
    test_sms_sent = false;
 8002b98:	4b0a      	ldr	r3, [pc, #40]	; (8002bc4 <app_reset_all+0x38>)
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	701a      	strb	r2, [r3, #0]
    app_ctx.sim_ok = true;
 8002b9e:	4b0a      	ldr	r3, [pc, #40]	; (8002bc8 <app_reset_all+0x3c>)
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	761a      	strb	r2, [r3, #24]
    app_ctx.state = APP_WAIT_NET;
 8002ba4:	4b08      	ldr	r3, [pc, #32]	; (8002bc8 <app_reset_all+0x3c>)
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	701a      	strb	r2, [r3, #0]
    app_ctx.time_stamp = get_tick_ms();
 8002baa:	f7ff fc89 	bl	80024c0 <get_tick_ms>
 8002bae:	4602      	mov	r2, r0
 8002bb0:	4b05      	ldr	r3, [pc, #20]	; (8002bc8 <app_reset_all+0x3c>)
 8002bb2:	609a      	str	r2, [r3, #8]
    app_ctx.last_sim_check = get_tick_ms();
 8002bb4:	f7ff fc84 	bl	80024c0 <get_tick_ms>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	4b03      	ldr	r3, [pc, #12]	; (8002bc8 <app_reset_all+0x3c>)
 8002bbc:	605a      	str	r2, [r3, #4]
}
 8002bbe:	bf00      	nop
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	200008fc 	.word	0x200008fc
 8002bc8:	200008dc 	.word	0x200008dc

08002bcc <app_init>:

void app_init(void){
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	af00      	add	r7, sp, #0
    memset(&app_ctx, 0, sizeof(app_ctx));
 8002bd0:	2220      	movs	r2, #32
 8002bd2:	2100      	movs	r1, #0
 8002bd4:	480a      	ldr	r0, [pc, #40]	; (8002c00 <app_init+0x34>)
 8002bd6:	f001 fe74 	bl	80048c2 <memset>
    app_ctx.state = APP_BOOT;
 8002bda:	4b09      	ldr	r3, [pc, #36]	; (8002c00 <app_init+0x34>)
 8002bdc:	2200      	movs	r2, #0
 8002bde:	701a      	strb	r2, [r3, #0]
    app_ctx.time_stamp = get_tick_ms();
 8002be0:	f7ff fc6e 	bl	80024c0 <get_tick_ms>
 8002be4:	4602      	mov	r2, r0
 8002be6:	4b06      	ldr	r3, [pc, #24]	; (8002c00 <app_init+0x34>)
 8002be8:	609a      	str	r2, [r3, #8]
    app_ctx.last_sim_check = get_tick_ms();
 8002bea:	f7ff fc69 	bl	80024c0 <get_tick_ms>
 8002bee:	4602      	mov	r2, r0
 8002bf0:	4b03      	ldr	r3, [pc, #12]	; (8002c00 <app_init+0x34>)
 8002bf2:	605a      	str	r2, [r3, #4]
    app_ctx.sim_ok = true;
 8002bf4:	4b02      	ldr	r3, [pc, #8]	; (8002c00 <app_init+0x34>)
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	761a      	strb	r2, [r3, #24]
}
 8002bfa:	bf00      	nop
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	200008dc 	.word	0x200008dc

08002c04 <app_idle_polling>:

static void app_idle_polling(void) {
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b09c      	sub	sp, #112	; 0x70
 8002c08:	af00      	add	r7, sp, #0
    char line[30];
    urc_t urc;
    
    if (!app_ctx.cpin_pending && is_timeout(app_ctx.cpin_last, 10000)) {
 8002c0a:	4b46      	ldr	r3, [pc, #280]	; (8002d24 <app_idle_polling+0x120>)
 8002c0c:	7b1b      	ldrb	r3, [r3, #12]
 8002c0e:	f083 0301 	eor.w	r3, r3, #1
 8002c12:	b2db      	uxtb	r3, r3
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d01c      	beq.n	8002c52 <app_idle_polling+0x4e>
 8002c18:	4b42      	ldr	r3, [pc, #264]	; (8002d24 <app_idle_polling+0x120>)
 8002c1a:	695b      	ldr	r3, [r3, #20]
 8002c1c:	f242 7110 	movw	r1, #10000	; 0x2710
 8002c20:	4618      	mov	r0, r3
 8002c22:	f7ff ff75 	bl	8002b10 <is_timeout>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d012      	beq.n	8002c52 <app_idle_polling+0x4e>
        send_debug(">>> [SIM] CPIN poll\r\n");
 8002c2c:	483e      	ldr	r0, [pc, #248]	; (8002d28 <app_idle_polling+0x124>)
 8002c2e:	f7ff ff5b 	bl	8002ae8 <send_debug>
        send_at("AT+CPIN?\r\n");
 8002c32:	483e      	ldr	r0, [pc, #248]	; (8002d2c <app_idle_polling+0x128>)
 8002c34:	f7ff ff44 	bl	8002ac0 <send_at>
        app_ctx.cpin_pending = true;
 8002c38:	4b3a      	ldr	r3, [pc, #232]	; (8002d24 <app_idle_polling+0x120>)
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	731a      	strb	r2, [r3, #12]
        app_ctx.cpin_start   = get_tick_ms();
 8002c3e:	f7ff fc3f 	bl	80024c0 <get_tick_ms>
 8002c42:	4602      	mov	r2, r0
 8002c44:	4b37      	ldr	r3, [pc, #220]	; (8002d24 <app_idle_polling+0x120>)
 8002c46:	611a      	str	r2, [r3, #16]
        app_ctx.cpin_last    = get_tick_ms();
 8002c48:	f7ff fc3a 	bl	80024c0 <get_tick_ms>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	4b35      	ldr	r3, [pc, #212]	; (8002d24 <app_idle_polling+0x120>)
 8002c50:	615a      	str	r2, [r3, #20]
    }


    if (app_ctx.cpin_pending) {
 8002c52:	4b34      	ldr	r3, [pc, #208]	; (8002d24 <app_idle_polling+0x120>)
 8002c54:	7b1b      	ldrb	r3, [r3, #12]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d05a      	beq.n	8002d10 <app_idle_polling+0x10c>
        if (gsm_send_data_queue_pop(line, sizeof(line))) {
 8002c5a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002c5e:	211e      	movs	r1, #30
 8002c60:	4618      	mov	r0, r3
 8002c62:	f000 fe17 	bl	8003894 <gsm_send_data_queue_pop>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d039      	beq.n	8002ce0 <app_idle_polling+0xdc>
            log_raw_line(line);
 8002c6c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002c70:	4618      	mov	r0, r3
 8002c72:	f7ff ff61 	bl	8002b38 <log_raw_line>
            if (at_parser_line(line, &urc)) {
 8002c76:	463a      	mov	r2, r7
 8002c78:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002c7c:	4611      	mov	r1, r2
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f001 fb22 	bl	80042c8 <at_parser_line>
 8002c84:	4603      	mov	r3, r0
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d02a      	beq.n	8002ce0 <app_idle_polling+0xdc>
            	if (urc.type == URC_CPIN_READY) {
 8002c8a:	783b      	ldrb	r3, [r7, #0]
 8002c8c:	2b02      	cmp	r3, #2
 8002c8e:	d106      	bne.n	8002c9e <app_idle_polling+0x9a>
            	        
            	        app_ctx.sim_ok = true;
 8002c90:	4b24      	ldr	r3, [pc, #144]	; (8002d24 <app_idle_polling+0x120>)
 8002c92:	2201      	movs	r2, #1
 8002c94:	761a      	strb	r2, [r3, #24]
            	        app_ctx.cpin_pending = false;
 8002c96:	4b23      	ldr	r3, [pc, #140]	; (8002d24 <app_idle_polling+0x120>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	731a      	strb	r2, [r3, #12]
 8002c9c:	e020      	b.n	8002ce0 <app_idle_polling+0xdc>
            	    }
            	    else if (urc.type == URC_OK) {
 8002c9e:	783b      	ldrb	r3, [r7, #0]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d106      	bne.n	8002cb2 <app_idle_polling+0xae>
            	        
            	        app_ctx.sim_ok = true;
 8002ca4:	4b1f      	ldr	r3, [pc, #124]	; (8002d24 <app_idle_polling+0x120>)
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	761a      	strb	r2, [r3, #24]
            	        app_ctx.cpin_pending = false;
 8002caa:	4b1e      	ldr	r3, [pc, #120]	; (8002d24 <app_idle_polling+0x120>)
 8002cac:	2200      	movs	r2, #0
 8002cae:	731a      	strb	r2, [r3, #12]
 8002cb0:	e016      	b.n	8002ce0 <app_idle_polling+0xdc>
            	    }else if (urc.type == URC_CPIN_PIN ||
 8002cb2:	783b      	ldrb	r3, [r7, #0]
 8002cb4:	2b03      	cmp	r3, #3
 8002cb6:	d005      	beq.n	8002cc4 <app_idle_polling+0xc0>
                           urc.type == URC_CPIN_PUK ||
 8002cb8:	783b      	ldrb	r3, [r7, #0]
            	    }else if (urc.type == URC_CPIN_PIN ||
 8002cba:	2b04      	cmp	r3, #4
 8002cbc:	d002      	beq.n	8002cc4 <app_idle_polling+0xc0>
                           urc.type == URC_ERROR) {
 8002cbe:	783b      	ldrb	r3, [r7, #0]
                           urc.type == URC_CPIN_PUK ||
 8002cc0:	2b01      	cmp	r3, #1
 8002cc2:	d10d      	bne.n	8002ce0 <app_idle_polling+0xdc>
                    send_debug(">>> [SIM] CPIN NOT READY\r\n");
 8002cc4:	481a      	ldr	r0, [pc, #104]	; (8002d30 <app_idle_polling+0x12c>)
 8002cc6:	f7ff ff0f 	bl	8002ae8 <send_debug>
                    app_ctx.sim_ok = false;
 8002cca:	4b16      	ldr	r3, [pc, #88]	; (8002d24 <app_idle_polling+0x120>)
 8002ccc:	2200      	movs	r2, #0
 8002cce:	761a      	strb	r2, [r3, #24]
                    app_ctx.cpin_pending   = false;
 8002cd0:	4b14      	ldr	r3, [pc, #80]	; (8002d24 <app_idle_polling+0x120>)
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	731a      	strb	r2, [r3, #12]
                    app_ctx.state  = APP_WAIT_NET;
 8002cd6:	4b13      	ldr	r3, [pc, #76]	; (8002d24 <app_idle_polling+0x120>)
 8002cd8:	2201      	movs	r2, #1
 8002cda:	701a      	strb	r2, [r3, #0]
                    app_reset_all();
 8002cdc:	f7ff ff56 	bl	8002b8c <app_reset_all>
                }
            }
        }

        // Timeout ch tr li CPIN (3s)
        if (is_timeout(app_ctx.cpin_start, 3000)) {
 8002ce0:	4b10      	ldr	r3, [pc, #64]	; (8002d24 <app_idle_polling+0x120>)
 8002ce2:	691b      	ldr	r3, [r3, #16]
 8002ce4:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8002ce8:	4618      	mov	r0, r3
 8002cea:	f7ff ff11 	bl	8002b10 <is_timeout>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d00d      	beq.n	8002d10 <app_idle_polling+0x10c>
            send_debug(">>> [SIM] CPIN timeout\r\n");
 8002cf4:	480f      	ldr	r0, [pc, #60]	; (8002d34 <app_idle_polling+0x130>)
 8002cf6:	f7ff fef7 	bl	8002ae8 <send_debug>
            app_ctx.cpin_pending   = false;
 8002cfa:	4b0a      	ldr	r3, [pc, #40]	; (8002d24 <app_idle_polling+0x120>)
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	731a      	strb	r2, [r3, #12]
            app_ctx.sim_ok = false;
 8002d00:	4b08      	ldr	r3, [pc, #32]	; (8002d24 <app_idle_polling+0x120>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	761a      	strb	r2, [r3, #24]
            app_ctx.state  = APP_WAIT_NET;
 8002d06:	4b07      	ldr	r3, [pc, #28]	; (8002d24 <app_idle_polling+0x120>)
 8002d08:	2201      	movs	r2, #1
 8002d0a:	701a      	strb	r2, [r3, #0]
            app_reset_all();
 8002d0c:	f7ff ff3e 	bl	8002b8c <app_reset_all>
        }
    }

    if (gsm_sms_ctx.state != GSM_SMS_SEND) {
 8002d10:	4b09      	ldr	r3, [pc, #36]	; (8002d38 <app_idle_polling+0x134>)
 8002d12:	781b      	ldrb	r3, [r3, #0]
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d001      	beq.n	8002d1c <app_idle_polling+0x118>
        gsm_sms_reciv();
 8002d18:	f001 f8ae 	bl	8003e78 <gsm_sms_reciv>
    }
}
 8002d1c:	bf00      	nop
 8002d1e:	3770      	adds	r7, #112	; 0x70
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	200008dc 	.word	0x200008dc
 8002d28:	08009f4c 	.word	0x08009f4c
 8002d2c:	08009f64 	.word	0x08009f64
 8002d30:	08009f70 	.word	0x08009f70
 8002d34:	08009f8c 	.word	0x08009f8c
 8002d38:	200014b0 	.word	0x200014b0

08002d3c <app_process>:

void app_process(void){
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	af00      	add	r7, sp, #0
    switch (app_ctx.state)
 8002d40:	4b10      	ldr	r3, [pc, #64]	; (8002d84 <app_process+0x48>)
 8002d42:	781b      	ldrb	r3, [r3, #0]
 8002d44:	2b01      	cmp	r3, #1
 8002d46:	d00a      	beq.n	8002d5e <app_process+0x22>
 8002d48:	2b02      	cmp	r3, #2
 8002d4a:	d012      	beq.n	8002d72 <app_process+0x36>
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d000      	beq.n	8002d52 <app_process+0x16>
//            test_sms_sent = true;
//        }
        gsm_sms_process();
        break;
    default:
        break;
 8002d50:	e015      	b.n	8002d7e <app_process+0x42>
        init_hardware();
 8002d52:	f7ff ff01 	bl	8002b58 <init_hardware>
        app_ctx.state = APP_WAIT_NET;
 8002d56:	4b0b      	ldr	r3, [pc, #44]	; (8002d84 <app_process+0x48>)
 8002d58:	2201      	movs	r2, #1
 8002d5a:	701a      	strb	r2, [r3, #0]
        break;
 8002d5c:	e00f      	b.n	8002d7e <app_process+0x42>
        gsm_nw_process();
 8002d5e:	f000 fd2f 	bl	80037c0 <gsm_nw_process>
        if (gsm_nw_ctx.state == GSM_NW_DONE) {
 8002d62:	4b09      	ldr	r3, [pc, #36]	; (8002d88 <app_process+0x4c>)
 8002d64:	7a1b      	ldrb	r3, [r3, #8]
 8002d66:	2b02      	cmp	r3, #2
 8002d68:	d108      	bne.n	8002d7c <app_process+0x40>
            app_ctx.state = APP_IDLE;
 8002d6a:	4b06      	ldr	r3, [pc, #24]	; (8002d84 <app_process+0x48>)
 8002d6c:	2202      	movs	r2, #2
 8002d6e:	701a      	strb	r2, [r3, #0]
        break;
 8002d70:	e004      	b.n	8002d7c <app_process+0x40>
        app_idle_polling();
 8002d72:	f7ff ff47 	bl	8002c04 <app_idle_polling>
        gsm_sms_process();
 8002d76:	f001 fa0f 	bl	8004198 <gsm_sms_process>
        break;
 8002d7a:	e000      	b.n	8002d7e <app_process+0x42>
        break;
 8002d7c:	bf00      	nop
    }
}
 8002d7e:	bf00      	nop
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	200008dc 	.word	0x200008dc
 8002d88:	20001464 	.word	0x20001464

08002d8c <gsm_nw_init>:
    {452, 7, "internet"},      // Gmobile (v d)
    {452, 8, "itel"},          // I-Telecom (v d)
    {452, 9, "reddi"},         // Reddi (v d)
};

void gsm_nw_init(){
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	af00      	add	r7, sp, #0
    memset(&gsm_nw_ctx, 0, sizeof(gsm_nw_ctx));
 8002d90:	224c      	movs	r2, #76	; 0x4c
 8002d92:	2100      	movs	r1, #0
 8002d94:	480c      	ldr	r0, [pc, #48]	; (8002dc8 <gsm_nw_init+0x3c>)
 8002d96:	f001 fd94 	bl	80048c2 <memset>
    gsm_nw_ctx.state      = GSM_NW_BASIC;
 8002d9a:	4b0b      	ldr	r3, [pc, #44]	; (8002dc8 <gsm_nw_init+0x3c>)
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	721a      	strb	r2, [r3, #8]
    gsm_nw_ctx.timeout_ms = TIME_OUT;      
 8002da0:	4b09      	ldr	r3, [pc, #36]	; (8002dc8 <gsm_nw_init+0x3c>)
 8002da2:	f242 7210 	movw	r2, #10000	; 0x2710
 8002da6:	605a      	str	r2, [r3, #4]
    gsm_nw_ctx.retry_count = 0;
 8002da8:	4b07      	ldr	r3, [pc, #28]	; (8002dc8 <gsm_nw_init+0x3c>)
 8002daa:	2200      	movs	r2, #0
 8002dac:	725a      	strb	r2, [r3, #9]
    gsm_nw_ctx.basic.step = 0;
 8002dae:	4b06      	ldr	r3, [pc, #24]	; (8002dc8 <gsm_nw_init+0x3c>)
 8002db0:	2200      	movs	r2, #0
 8002db2:	731a      	strb	r2, [r3, #12]
    gsm_nw_ctx.lte.step   = 0;
 8002db4:	4b04      	ldr	r3, [pc, #16]	; (8002dc8 <gsm_nw_init+0x3c>)
 8002db6:	2200      	movs	r2, #0
 8002db8:	761a      	strb	r2, [r3, #24]
    gsm_nw_ctx.lte.need_data = true; 
 8002dba:	4b03      	ldr	r3, [pc, #12]	; (8002dc8 <gsm_nw_init+0x3c>)
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 8002dc2:	bf00      	nop
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	20001464 	.word	0x20001464

08002dcc <gsm_nw_handle_error>:


static void gsm_nw_handle_error(void) {
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b082      	sub	sp, #8
 8002dd0:	af00      	add	r7, sp, #0
    gsm_nw_ctx.retry_count++;
 8002dd2:	4b1a      	ldr	r3, [pc, #104]	; (8002e3c <gsm_nw_handle_error+0x70>)
 8002dd4:	7a5b      	ldrb	r3, [r3, #9]
 8002dd6:	3301      	adds	r3, #1
 8002dd8:	b2da      	uxtb	r2, r3
 8002dda:	4b18      	ldr	r3, [pc, #96]	; (8002e3c <gsm_nw_handle_error+0x70>)
 8002ddc:	725a      	strb	r2, [r3, #9]
    
    if (gsm_nw_ctx.retry_count < 3) {
 8002dde:	4b17      	ldr	r3, [pc, #92]	; (8002e3c <gsm_nw_handle_error+0x70>)
 8002de0:	7a5b      	ldrb	r3, [r3, #9]
 8002de2:	2b02      	cmp	r3, #2
 8002de4:	d81a      	bhi.n	8002e1c <gsm_nw_handle_error+0x50>
       
        send_debug(">>> Retry ");
 8002de6:	4816      	ldr	r0, [pc, #88]	; (8002e40 <gsm_nw_handle_error+0x74>)
 8002de8:	f7ff fe7e 	bl	8002ae8 <send_debug>
        char retry_str[8];
        snprintf(retry_str, sizeof(retry_str), "%d", gsm_nw_ctx.retry_count);
 8002dec:	4b13      	ldr	r3, [pc, #76]	; (8002e3c <gsm_nw_handle_error+0x70>)
 8002dee:	7a5b      	ldrb	r3, [r3, #9]
 8002df0:	4638      	mov	r0, r7
 8002df2:	4a14      	ldr	r2, [pc, #80]	; (8002e44 <gsm_nw_handle_error+0x78>)
 8002df4:	2108      	movs	r1, #8
 8002df6:	f001 fd6d 	bl	80048d4 <snprintf>
        send_debug(retry_str);
 8002dfa:	463b      	mov	r3, r7
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f7ff fe73 	bl	8002ae8 <send_debug>
        send_debug("/3\r\n");
 8002e02:	4811      	ldr	r0, [pc, #68]	; (8002e48 <gsm_nw_handle_error+0x7c>)
 8002e04:	f7ff fe70 	bl	8002ae8 <send_debug>
        
        gsm_nw_ctx.state = GSM_NW_BASIC;
 8002e08:	4b0c      	ldr	r3, [pc, #48]	; (8002e3c <gsm_nw_handle_error+0x70>)
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	721a      	strb	r2, [r3, #8]
        gsm_nw_ctx.basic.step = 0;
 8002e0e:	4b0b      	ldr	r3, [pc, #44]	; (8002e3c <gsm_nw_handle_error+0x70>)
 8002e10:	2200      	movs	r2, #0
 8002e12:	731a      	strb	r2, [r3, #12]
        gsm_nw_ctx.lte.step = 0;
 8002e14:	4b09      	ldr	r3, [pc, #36]	; (8002e3c <gsm_nw_handle_error+0x70>)
 8002e16:	2200      	movs	r2, #0
 8002e18:	761a      	strb	r2, [r3, #24]
        send_debug(">>> Retry 3 times failed, reset SIM\r\n");
        gsm_nw_ctx.state = GSM_NW_RESET_SIM;
        gsm_nw_ctx.lte.step = 0; 
        gsm_nw_ctx.retry_count = 0;  
    }
}
 8002e1a:	e00b      	b.n	8002e34 <gsm_nw_handle_error+0x68>
        send_debug(">>> Retry 3 times failed, reset SIM\r\n");
 8002e1c:	480b      	ldr	r0, [pc, #44]	; (8002e4c <gsm_nw_handle_error+0x80>)
 8002e1e:	f7ff fe63 	bl	8002ae8 <send_debug>
        gsm_nw_ctx.state = GSM_NW_RESET_SIM;
 8002e22:	4b06      	ldr	r3, [pc, #24]	; (8002e3c <gsm_nw_handle_error+0x70>)
 8002e24:	2204      	movs	r2, #4
 8002e26:	721a      	strb	r2, [r3, #8]
        gsm_nw_ctx.lte.step = 0; 
 8002e28:	4b04      	ldr	r3, [pc, #16]	; (8002e3c <gsm_nw_handle_error+0x70>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	761a      	strb	r2, [r3, #24]
        gsm_nw_ctx.retry_count = 0;  
 8002e2e:	4b03      	ldr	r3, [pc, #12]	; (8002e3c <gsm_nw_handle_error+0x70>)
 8002e30:	2200      	movs	r2, #0
 8002e32:	725a      	strb	r2, [r3, #9]
}
 8002e34:	bf00      	nop
 8002e36:	3708      	adds	r7, #8
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}
 8002e3c:	20001464 	.word	0x20001464
 8002e40:	08009fe4 	.word	0x08009fe4
 8002e44:	08009ff0 	.word	0x08009ff0
 8002e48:	08009ff4 	.word	0x08009ff4
 8002e4c:	08009ffc 	.word	0x08009ffc

08002e50 <apn_from_mcc_mnc>:

const char* apn_from_mcc_mnc(int mcc, int mnc) {
 8002e50:	b480      	push	{r7}
 8002e52:	b085      	sub	sp, #20
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
 8002e58:	6039      	str	r1, [r7, #0]
    for (size_t i = 0; i < sizeof(apn_table)/sizeof(apn_table[0]); i++) {
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	60fb      	str	r3, [r7, #12]
 8002e5e:	e023      	b.n	8002ea8 <apn_from_mcc_mnc+0x58>
        if (apn_table[i].mcc == mcc && apn_table[i].mnc == mnc) {
 8002e60:	4916      	ldr	r1, [pc, #88]	; (8002ebc <apn_from_mcc_mnc+0x6c>)
 8002e62:	68fa      	ldr	r2, [r7, #12]
 8002e64:	4613      	mov	r3, r2
 8002e66:	005b      	lsls	r3, r3, #1
 8002e68:	4413      	add	r3, r2
 8002e6a:	009b      	lsls	r3, r3, #2
 8002e6c:	440b      	add	r3, r1
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	429a      	cmp	r2, r3
 8002e74:	d115      	bne.n	8002ea2 <apn_from_mcc_mnc+0x52>
 8002e76:	4911      	ldr	r1, [pc, #68]	; (8002ebc <apn_from_mcc_mnc+0x6c>)
 8002e78:	68fa      	ldr	r2, [r7, #12]
 8002e7a:	4613      	mov	r3, r2
 8002e7c:	005b      	lsls	r3, r3, #1
 8002e7e:	4413      	add	r3, r2
 8002e80:	009b      	lsls	r3, r3, #2
 8002e82:	440b      	add	r3, r1
 8002e84:	3304      	adds	r3, #4
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	429a      	cmp	r2, r3
 8002e8c:	d109      	bne.n	8002ea2 <apn_from_mcc_mnc+0x52>
            return apn_table[i].apn;
 8002e8e:	490b      	ldr	r1, [pc, #44]	; (8002ebc <apn_from_mcc_mnc+0x6c>)
 8002e90:	68fa      	ldr	r2, [r7, #12]
 8002e92:	4613      	mov	r3, r2
 8002e94:	005b      	lsls	r3, r3, #1
 8002e96:	4413      	add	r3, r2
 8002e98:	009b      	lsls	r3, r3, #2
 8002e9a:	440b      	add	r3, r1
 8002e9c:	3308      	adds	r3, #8
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	e006      	b.n	8002eb0 <apn_from_mcc_mnc+0x60>
    for (size_t i = 0; i < sizeof(apn_table)/sizeof(apn_table[0]); i++) {
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	3301      	adds	r3, #1
 8002ea6:	60fb      	str	r3, [r7, #12]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2b07      	cmp	r3, #7
 8002eac:	d9d8      	bls.n	8002e60 <apn_from_mcc_mnc+0x10>
        }
    }
    return "v-internet";  
 8002eae:	4b04      	ldr	r3, [pc, #16]	; (8002ec0 <apn_from_mcc_mnc+0x70>)
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	3714      	adds	r7, #20
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bc80      	pop	{r7}
 8002eb8:	4770      	bx	lr
 8002eba:	bf00      	nop
 8002ebc:	0800a6fc 	.word	0x0800a6fc
 8002ec0:	08009fbc 	.word	0x08009fbc

08002ec4 <gsm_nw_basic>:

bool gsm_nw_basic(){
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b08e      	sub	sp, #56	; 0x38
 8002ec8:	af00      	add	r7, sp, #0
    char line[50];
    switch (gsm_nw_ctx.basic.step)
 8002eca:	4bb6      	ldr	r3, [pc, #728]	; (80031a4 <gsm_nw_basic+0x2e0>)
 8002ecc:	7b1b      	ldrb	r3, [r3, #12]
 8002ece:	2b0d      	cmp	r3, #13
 8002ed0:	f200 8280 	bhi.w	80033d4 <gsm_nw_basic+0x510>
 8002ed4:	a201      	add	r2, pc, #4	; (adr r2, 8002edc <gsm_nw_basic+0x18>)
 8002ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eda:	bf00      	nop
 8002edc:	08002f15 	.word	0x08002f15
 8002ee0:	08002f33 	.word	0x08002f33
 8002ee4:	08002fa1 	.word	0x08002fa1
 8002ee8:	08002fbf 	.word	0x08002fbf
 8002eec:	08003069 	.word	0x08003069
 8002ef0:	08003087 	.word	0x08003087
 8002ef4:	080030f7 	.word	0x080030f7
 8002ef8:	08003115 	.word	0x08003115
 8002efc:	08003185 	.word	0x08003185
 8002f00:	080031ed 	.word	0x080031ed
 8002f04:	0800325d 	.word	0x0800325d
 8002f08:	0800327b 	.word	0x0800327b
 8002f0c:	08003325 	.word	0x08003325
 8002f10:	08003343 	.word	0x08003343
    {
    case 0:
        send_debug(">>> check AT \r\n");
 8002f14:	48a4      	ldr	r0, [pc, #656]	; (80031a8 <gsm_nw_basic+0x2e4>)
 8002f16:	f7ff fde7 	bl	8002ae8 <send_debug>
        send_at("AT\r\n");
 8002f1a:	48a4      	ldr	r0, [pc, #656]	; (80031ac <gsm_nw_basic+0x2e8>)
 8002f1c:	f7ff fdd0 	bl	8002ac0 <send_at>
        gsm_nw_ctx.time_stamp = get_tick_ms();
 8002f20:	f7ff face 	bl	80024c0 <get_tick_ms>
 8002f24:	4602      	mov	r2, r0
 8002f26:	4b9f      	ldr	r3, [pc, #636]	; (80031a4 <gsm_nw_basic+0x2e0>)
 8002f28:	601a      	str	r2, [r3, #0]
        gsm_nw_ctx.basic.step = 1;
 8002f2a:	4b9e      	ldr	r3, [pc, #632]	; (80031a4 <gsm_nw_basic+0x2e0>)
 8002f2c:	2201      	movs	r2, #1
 8002f2e:	731a      	strb	r2, [r3, #12]
        break;
 8002f30:	e25f      	b.n	80033f2 <gsm_nw_basic+0x52e>

    case 1:
        if(gsm_send_data_queue_pop(line, sizeof(line))){
 8002f32:	463b      	mov	r3, r7
 8002f34:	2132      	movs	r1, #50	; 0x32
 8002f36:	4618      	mov	r0, r3
 8002f38:	f000 fcac 	bl	8003894 <gsm_send_data_queue_pop>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d01c      	beq.n	8002f7c <gsm_nw_basic+0xb8>
            log_raw_line(line);
 8002f42:	463b      	mov	r3, r7
 8002f44:	4618      	mov	r0, r3
 8002f46:	f7ff fdf7 	bl	8002b38 <log_raw_line>
            if(at_parser_line(line,&urc)){
 8002f4a:	463b      	mov	r3, r7
 8002f4c:	4998      	ldr	r1, [pc, #608]	; (80031b0 <gsm_nw_basic+0x2ec>)
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f001 f9ba 	bl	80042c8 <at_parser_line>
 8002f54:	4603      	mov	r3, r0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d010      	beq.n	8002f7c <gsm_nw_basic+0xb8>
                if(urc.type == URC_OK){
 8002f5a:	4b95      	ldr	r3, [pc, #596]	; (80031b0 <gsm_nw_basic+0x2ec>)
 8002f5c:	781b      	ldrb	r3, [r3, #0]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d104      	bne.n	8002f6c <gsm_nw_basic+0xa8>
                    gsm_nw_ctx.basic.step = 2;
 8002f62:	4b90      	ldr	r3, [pc, #576]	; (80031a4 <gsm_nw_basic+0x2e0>)
 8002f64:	2202      	movs	r2, #2
 8002f66:	731a      	strb	r2, [r3, #12]
                    return true;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	e243      	b.n	80033f4 <gsm_nw_basic+0x530>
                }
                else if(urc.type == URC_ERROR){
 8002f6c:	4b90      	ldr	r3, [pc, #576]	; (80031b0 <gsm_nw_basic+0x2ec>)
 8002f6e:	781b      	ldrb	r3, [r3, #0]
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d103      	bne.n	8002f7c <gsm_nw_basic+0xb8>
                    gsm_nw_handle_error();
 8002f74:	f7ff ff2a 	bl	8002dcc <gsm_nw_handle_error>
                    return false;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	e23b      	b.n	80033f4 <gsm_nw_basic+0x530>
                }
            }
        }
        if (is_timeout(gsm_nw_ctx.time_stamp,TIME_OUT)){
 8002f7c:	4b89      	ldr	r3, [pc, #548]	; (80031a4 <gsm_nw_basic+0x2e0>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f242 7110 	movw	r1, #10000	; 0x2710
 8002f84:	4618      	mov	r0, r3
 8002f86:	f7ff fdc3 	bl	8002b10 <is_timeout>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	f000 8223 	beq.w	80033d8 <gsm_nw_basic+0x514>
            send_debug("time out AT\r\n");
 8002f92:	4888      	ldr	r0, [pc, #544]	; (80031b4 <gsm_nw_basic+0x2f0>)
 8002f94:	f7ff fda8 	bl	8002ae8 <send_debug>
            gsm_nw_handle_error();
 8002f98:	f7ff ff18 	bl	8002dcc <gsm_nw_handle_error>
            return false;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	e229      	b.n	80033f4 <gsm_nw_basic+0x530>
    //         gsm_nw_handle_error();
    //         return false;
    //     }
    //     break;
    case 2:
        send_debug(">>> check CREG \r\n");
 8002fa0:	4885      	ldr	r0, [pc, #532]	; (80031b8 <gsm_nw_basic+0x2f4>)
 8002fa2:	f7ff fda1 	bl	8002ae8 <send_debug>
        send_at("AT+CREG?\r\n");
 8002fa6:	4885      	ldr	r0, [pc, #532]	; (80031bc <gsm_nw_basic+0x2f8>)
 8002fa8:	f7ff fd8a 	bl	8002ac0 <send_at>
        gsm_nw_ctx.time_stamp = get_tick_ms();
 8002fac:	f7ff fa88 	bl	80024c0 <get_tick_ms>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	4b7c      	ldr	r3, [pc, #496]	; (80031a4 <gsm_nw_basic+0x2e0>)
 8002fb4:	601a      	str	r2, [r3, #0]
        gsm_nw_ctx.basic.step = 3;
 8002fb6:	4b7b      	ldr	r3, [pc, #492]	; (80031a4 <gsm_nw_basic+0x2e0>)
 8002fb8:	2203      	movs	r2, #3
 8002fba:	731a      	strb	r2, [r3, #12]
        break;
 8002fbc:	e219      	b.n	80033f2 <gsm_nw_basic+0x52e>

    case 3:
        if(gsm_send_data_queue_pop(line, sizeof(line))){
 8002fbe:	463b      	mov	r3, r7
 8002fc0:	2132      	movs	r1, #50	; 0x32
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	f000 fc66 	bl	8003894 <gsm_send_data_queue_pop>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d03a      	beq.n	8003044 <gsm_nw_basic+0x180>
            log_raw_line(line);
 8002fce:	463b      	mov	r3, r7
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f7ff fdb1 	bl	8002b38 <log_raw_line>
            if(at_parser_line(line,&urc)){
 8002fd6:	463b      	mov	r3, r7
 8002fd8:	4975      	ldr	r1, [pc, #468]	; (80031b0 <gsm_nw_basic+0x2ec>)
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f001 f974 	bl	80042c8 <at_parser_line>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d02e      	beq.n	8003044 <gsm_nw_basic+0x180>
                if(urc.type == URC_CREG){
 8002fe6:	4b72      	ldr	r3, [pc, #456]	; (80031b0 <gsm_nw_basic+0x2ec>)
 8002fe8:	781b      	ldrb	r3, [r3, #0]
 8002fea:	2b05      	cmp	r3, #5
 8002fec:	d11f      	bne.n	800302e <gsm_nw_basic+0x16a>
                    if (urc.v1 == 1 || urc.v1 == 5){
 8002fee:	4b70      	ldr	r3, [pc, #448]	; (80031b0 <gsm_nw_basic+0x2ec>)
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	2b01      	cmp	r3, #1
 8002ff4:	d003      	beq.n	8002ffe <gsm_nw_basic+0x13a>
 8002ff6:	4b6e      	ldr	r3, [pc, #440]	; (80031b0 <gsm_nw_basic+0x2ec>)
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	2b05      	cmp	r3, #5
 8002ffc:	d104      	bne.n	8003008 <gsm_nw_basic+0x144>
                        gsm_nw_ctx.basic.step = 4;
 8002ffe:	4b69      	ldr	r3, [pc, #420]	; (80031a4 <gsm_nw_basic+0x2e0>)
 8003000:	2204      	movs	r2, #4
 8003002:	731a      	strb	r2, [r3, #12]
                        return true;    
 8003004:	2301      	movs	r3, #1
 8003006:	e1f5      	b.n	80033f4 <gsm_nw_basic+0x530>
                    }
                        else if (urc.v1 == 2 || urc.v1 == 3 || urc.v1 == 4) {
 8003008:	4b69      	ldr	r3, [pc, #420]	; (80031b0 <gsm_nw_basic+0x2ec>)
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	2b02      	cmp	r3, #2
 800300e:	d007      	beq.n	8003020 <gsm_nw_basic+0x15c>
 8003010:	4b67      	ldr	r3, [pc, #412]	; (80031b0 <gsm_nw_basic+0x2ec>)
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	2b03      	cmp	r3, #3
 8003016:	d003      	beq.n	8003020 <gsm_nw_basic+0x15c>
 8003018:	4b65      	ldr	r3, [pc, #404]	; (80031b0 <gsm_nw_basic+0x2ec>)
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	2b04      	cmp	r3, #4
 800301e:	d111      	bne.n	8003044 <gsm_nw_basic+0x180>
                        send_debug(">>> [sim] not registered / searching / denied / unknown\r\n");
 8003020:	4867      	ldr	r0, [pc, #412]	; (80031c0 <gsm_nw_basic+0x2fc>)
 8003022:	f7ff fd61 	bl	8002ae8 <send_debug>
                        gsm_nw_handle_error();
 8003026:	f7ff fed1 	bl	8002dcc <gsm_nw_handle_error>
                        return false;
 800302a:	2300      	movs	r3, #0
 800302c:	e1e2      	b.n	80033f4 <gsm_nw_basic+0x530>
                    } 
                }
                else if(urc.type == URC_ERROR ){    
 800302e:	4b60      	ldr	r3, [pc, #384]	; (80031b0 <gsm_nw_basic+0x2ec>)
 8003030:	781b      	ldrb	r3, [r3, #0]
 8003032:	2b01      	cmp	r3, #1
 8003034:	d106      	bne.n	8003044 <gsm_nw_basic+0x180>
                    send_debug(">>> [sim error] error");
 8003036:	4863      	ldr	r0, [pc, #396]	; (80031c4 <gsm_nw_basic+0x300>)
 8003038:	f7ff fd56 	bl	8002ae8 <send_debug>
                    gsm_nw_handle_error();
 800303c:	f7ff fec6 	bl	8002dcc <gsm_nw_handle_error>
                    return false;
 8003040:	2300      	movs	r3, #0
 8003042:	e1d7      	b.n	80033f4 <gsm_nw_basic+0x530>
                }
            }
        }
        if (is_timeout(gsm_nw_ctx.time_stamp,TIME_OUT)){
 8003044:	4b57      	ldr	r3, [pc, #348]	; (80031a4 <gsm_nw_basic+0x2e0>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f242 7110 	movw	r1, #10000	; 0x2710
 800304c:	4618      	mov	r0, r3
 800304e:	f7ff fd5f 	bl	8002b10 <is_timeout>
 8003052:	4603      	mov	r3, r0
 8003054:	2b00      	cmp	r3, #0
 8003056:	f000 81c1 	beq.w	80033dc <gsm_nw_basic+0x518>
            send_debug("time out CREG\r\n");
 800305a:	485b      	ldr	r0, [pc, #364]	; (80031c8 <gsm_nw_basic+0x304>)
 800305c:	f7ff fd44 	bl	8002ae8 <send_debug>
            gsm_nw_handle_error();
 8003060:	f7ff feb4 	bl	8002dcc <gsm_nw_handle_error>
            return false;
 8003064:	2300      	movs	r3, #0
 8003066:	e1c5      	b.n	80033f4 <gsm_nw_basic+0x530>
        }
        break;

    case 4:
        send_debug(">>> set SMS text mode\r\n");
 8003068:	4858      	ldr	r0, [pc, #352]	; (80031cc <gsm_nw_basic+0x308>)
 800306a:	f7ff fd3d 	bl	8002ae8 <send_debug>
        send_at("AT+CMGF=1\r\n");
 800306e:	4858      	ldr	r0, [pc, #352]	; (80031d0 <gsm_nw_basic+0x30c>)
 8003070:	f7ff fd26 	bl	8002ac0 <send_at>
        gsm_nw_ctx.time_stamp = get_tick_ms();
 8003074:	f7ff fa24 	bl	80024c0 <get_tick_ms>
 8003078:	4602      	mov	r2, r0
 800307a:	4b4a      	ldr	r3, [pc, #296]	; (80031a4 <gsm_nw_basic+0x2e0>)
 800307c:	601a      	str	r2, [r3, #0]
        gsm_nw_ctx.basic.step = 5;
 800307e:	4b49      	ldr	r3, [pc, #292]	; (80031a4 <gsm_nw_basic+0x2e0>)
 8003080:	2205      	movs	r2, #5
 8003082:	731a      	strb	r2, [r3, #12]
        break;
 8003084:	e1b5      	b.n	80033f2 <gsm_nw_basic+0x52e>

    case 5:
        if(gsm_send_data_queue_pop(line, sizeof(line))){
 8003086:	463b      	mov	r3, r7
 8003088:	2132      	movs	r1, #50	; 0x32
 800308a:	4618      	mov	r0, r3
 800308c:	f000 fc02 	bl	8003894 <gsm_send_data_queue_pop>
 8003090:	4603      	mov	r3, r0
 8003092:	2b00      	cmp	r3, #0
 8003094:	d01d      	beq.n	80030d2 <gsm_nw_basic+0x20e>
            log_raw_line(line);
 8003096:	463b      	mov	r3, r7
 8003098:	4618      	mov	r0, r3
 800309a:	f7ff fd4d 	bl	8002b38 <log_raw_line>
            if(at_parser_line(line,&urc)){
 800309e:	463b      	mov	r3, r7
 80030a0:	4943      	ldr	r1, [pc, #268]	; (80031b0 <gsm_nw_basic+0x2ec>)
 80030a2:	4618      	mov	r0, r3
 80030a4:	f001 f910 	bl	80042c8 <at_parser_line>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d011      	beq.n	80030d2 <gsm_nw_basic+0x20e>
                if(urc.type == URC_OK){
 80030ae:	4b40      	ldr	r3, [pc, #256]	; (80031b0 <gsm_nw_basic+0x2ec>)
 80030b0:	781b      	ldrb	r3, [r3, #0]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d104      	bne.n	80030c0 <gsm_nw_basic+0x1fc>
                    gsm_nw_ctx.basic.step = 6;
 80030b6:	4b3b      	ldr	r3, [pc, #236]	; (80031a4 <gsm_nw_basic+0x2e0>)
 80030b8:	2206      	movs	r2, #6
 80030ba:	731a      	strb	r2, [r3, #12]
                    return true;
 80030bc:	2301      	movs	r3, #1
 80030be:	e199      	b.n	80033f4 <gsm_nw_basic+0x530>
                }
                else if(urc.type == URC_ERROR ){
 80030c0:	4b3b      	ldr	r3, [pc, #236]	; (80031b0 <gsm_nw_basic+0x2ec>)
 80030c2:	781b      	ldrb	r3, [r3, #0]
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d104      	bne.n	80030d2 <gsm_nw_basic+0x20e>
                    send_debug(">>> [sim error] error");
 80030c8:	483e      	ldr	r0, [pc, #248]	; (80031c4 <gsm_nw_basic+0x300>)
 80030ca:	f7ff fd0d 	bl	8002ae8 <send_debug>
                    gsm_nw_handle_error();
 80030ce:	f7ff fe7d 	bl	8002dcc <gsm_nw_handle_error>
                }
            }
        }
        if (is_timeout(gsm_nw_ctx.time_stamp,TIME_OUT)){
 80030d2:	4b34      	ldr	r3, [pc, #208]	; (80031a4 <gsm_nw_basic+0x2e0>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f242 7110 	movw	r1, #10000	; 0x2710
 80030da:	4618      	mov	r0, r3
 80030dc:	f7ff fd18 	bl	8002b10 <is_timeout>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	f000 817c 	beq.w	80033e0 <gsm_nw_basic+0x51c>
            send_debug("time out CMGF\r\n");
 80030e8:	483a      	ldr	r0, [pc, #232]	; (80031d4 <gsm_nw_basic+0x310>)
 80030ea:	f7ff fcfd 	bl	8002ae8 <send_debug>
            gsm_nw_handle_error();
 80030ee:	f7ff fe6d 	bl	8002dcc <gsm_nw_handle_error>
            return false;
 80030f2:	2300      	movs	r3, #0
 80030f4:	e17e      	b.n	80033f4 <gsm_nw_basic+0x530>
        }
        break; 
        
    case 6:
        send_debug(">>> set char set GSM 7-bit\r\n");
 80030f6:	4838      	ldr	r0, [pc, #224]	; (80031d8 <gsm_nw_basic+0x314>)
 80030f8:	f7ff fcf6 	bl	8002ae8 <send_debug>
        send_at("AT+CSCS=\"GSM\"\r\n");
 80030fc:	4837      	ldr	r0, [pc, #220]	; (80031dc <gsm_nw_basic+0x318>)
 80030fe:	f7ff fcdf 	bl	8002ac0 <send_at>
        gsm_nw_ctx.time_stamp = get_tick_ms();
 8003102:	f7ff f9dd 	bl	80024c0 <get_tick_ms>
 8003106:	4602      	mov	r2, r0
 8003108:	4b26      	ldr	r3, [pc, #152]	; (80031a4 <gsm_nw_basic+0x2e0>)
 800310a:	601a      	str	r2, [r3, #0]
        gsm_nw_ctx.basic.step = 7;
 800310c:	4b25      	ldr	r3, [pc, #148]	; (80031a4 <gsm_nw_basic+0x2e0>)
 800310e:	2207      	movs	r2, #7
 8003110:	731a      	strb	r2, [r3, #12]
        break;
 8003112:	e16e      	b.n	80033f2 <gsm_nw_basic+0x52e>

    case 7:
        if(gsm_send_data_queue_pop(line, sizeof(line))){
 8003114:	463b      	mov	r3, r7
 8003116:	2132      	movs	r1, #50	; 0x32
 8003118:	4618      	mov	r0, r3
 800311a:	f000 fbbb 	bl	8003894 <gsm_send_data_queue_pop>
 800311e:	4603      	mov	r3, r0
 8003120:	2b00      	cmp	r3, #0
 8003122:	d01d      	beq.n	8003160 <gsm_nw_basic+0x29c>
            log_raw_line(line);
 8003124:	463b      	mov	r3, r7
 8003126:	4618      	mov	r0, r3
 8003128:	f7ff fd06 	bl	8002b38 <log_raw_line>
            if(at_parser_line(line,&urc)){
 800312c:	463b      	mov	r3, r7
 800312e:	4920      	ldr	r1, [pc, #128]	; (80031b0 <gsm_nw_basic+0x2ec>)
 8003130:	4618      	mov	r0, r3
 8003132:	f001 f8c9 	bl	80042c8 <at_parser_line>
 8003136:	4603      	mov	r3, r0
 8003138:	2b00      	cmp	r3, #0
 800313a:	d011      	beq.n	8003160 <gsm_nw_basic+0x29c>
                if(urc.type == URC_OK){
 800313c:	4b1c      	ldr	r3, [pc, #112]	; (80031b0 <gsm_nw_basic+0x2ec>)
 800313e:	781b      	ldrb	r3, [r3, #0]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d104      	bne.n	800314e <gsm_nw_basic+0x28a>
                    gsm_nw_ctx.basic.step = 8;
 8003144:	4b17      	ldr	r3, [pc, #92]	; (80031a4 <gsm_nw_basic+0x2e0>)
 8003146:	2208      	movs	r2, #8
 8003148:	731a      	strb	r2, [r3, #12]
                    return true;
 800314a:	2301      	movs	r3, #1
 800314c:	e152      	b.n	80033f4 <gsm_nw_basic+0x530>
                }
                else if(urc.type == URC_ERROR ){
 800314e:	4b18      	ldr	r3, [pc, #96]	; (80031b0 <gsm_nw_basic+0x2ec>)
 8003150:	781b      	ldrb	r3, [r3, #0]
 8003152:	2b01      	cmp	r3, #1
 8003154:	d104      	bne.n	8003160 <gsm_nw_basic+0x29c>
                    send_debug(">>> [sim error] error");
 8003156:	481b      	ldr	r0, [pc, #108]	; (80031c4 <gsm_nw_basic+0x300>)
 8003158:	f7ff fcc6 	bl	8002ae8 <send_debug>
                    gsm_nw_handle_error();
 800315c:	f7ff fe36 	bl	8002dcc <gsm_nw_handle_error>
                }
            }
        }
        if (is_timeout(gsm_nw_ctx.time_stamp,TIME_OUT)){
 8003160:	4b10      	ldr	r3, [pc, #64]	; (80031a4 <gsm_nw_basic+0x2e0>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f242 7110 	movw	r1, #10000	; 0x2710
 8003168:	4618      	mov	r0, r3
 800316a:	f7ff fcd1 	bl	8002b10 <is_timeout>
 800316e:	4603      	mov	r3, r0
 8003170:	2b00      	cmp	r3, #0
 8003172:	f000 8137 	beq.w	80033e4 <gsm_nw_basic+0x520>
           send_debug("time out CSCS\r\n");
 8003176:	481a      	ldr	r0, [pc, #104]	; (80031e0 <gsm_nw_basic+0x31c>)
 8003178:	f7ff fcb6 	bl	8002ae8 <send_debug>
            gsm_nw_handle_error();
 800317c:	f7ff fe26 	bl	8002dcc <gsm_nw_handle_error>
            return false;
 8003180:	2300      	movs	r3, #0
 8003182:	e137      	b.n	80033f4 <gsm_nw_basic+0x530>
        }
        break;
        
    case 8:
        send_debug(">>> set storage SIM\r\n");
 8003184:	4817      	ldr	r0, [pc, #92]	; (80031e4 <gsm_nw_basic+0x320>)
 8003186:	f7ff fcaf 	bl	8002ae8 <send_debug>
        send_at("AT+CPMS=\"ME\",\"ME\",\"ME\"\r\n");
 800318a:	4817      	ldr	r0, [pc, #92]	; (80031e8 <gsm_nw_basic+0x324>)
 800318c:	f7ff fc98 	bl	8002ac0 <send_at>
        gsm_nw_ctx.time_stamp = get_tick_ms();
 8003190:	f7ff f996 	bl	80024c0 <get_tick_ms>
 8003194:	4602      	mov	r2, r0
 8003196:	4b03      	ldr	r3, [pc, #12]	; (80031a4 <gsm_nw_basic+0x2e0>)
 8003198:	601a      	str	r2, [r3, #0]
        gsm_nw_ctx.basic.step = 9;
 800319a:	4b02      	ldr	r3, [pc, #8]	; (80031a4 <gsm_nw_basic+0x2e0>)
 800319c:	2209      	movs	r2, #9
 800319e:	731a      	strb	r2, [r3, #12]
        break;
 80031a0:	e127      	b.n	80033f2 <gsm_nw_basic+0x52e>
 80031a2:	bf00      	nop
 80031a4:	20001464 	.word	0x20001464
 80031a8:	0800a024 	.word	0x0800a024
 80031ac:	0800a034 	.word	0x0800a034
 80031b0:	20001414 	.word	0x20001414
 80031b4:	0800a03c 	.word	0x0800a03c
 80031b8:	0800a04c 	.word	0x0800a04c
 80031bc:	0800a060 	.word	0x0800a060
 80031c0:	0800a06c 	.word	0x0800a06c
 80031c4:	0800a0a8 	.word	0x0800a0a8
 80031c8:	0800a0c0 	.word	0x0800a0c0
 80031cc:	0800a0d0 	.word	0x0800a0d0
 80031d0:	0800a0e8 	.word	0x0800a0e8
 80031d4:	0800a0f4 	.word	0x0800a0f4
 80031d8:	0800a104 	.word	0x0800a104
 80031dc:	0800a124 	.word	0x0800a124
 80031e0:	0800a134 	.word	0x0800a134
 80031e4:	0800a144 	.word	0x0800a144
 80031e8:	0800a15c 	.word	0x0800a15c

    case 9:
        if(gsm_send_data_queue_pop(line, sizeof(line))){
 80031ec:	463b      	mov	r3, r7
 80031ee:	2132      	movs	r1, #50	; 0x32
 80031f0:	4618      	mov	r0, r3
 80031f2:	f000 fb4f 	bl	8003894 <gsm_send_data_queue_pop>
 80031f6:	4603      	mov	r3, r0
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d01d      	beq.n	8003238 <gsm_nw_basic+0x374>
            log_raw_line(line);
 80031fc:	463b      	mov	r3, r7
 80031fe:	4618      	mov	r0, r3
 8003200:	f7ff fc9a 	bl	8002b38 <log_raw_line>
            if(at_parser_line(line,&urc)){
 8003204:	463b      	mov	r3, r7
 8003206:	497d      	ldr	r1, [pc, #500]	; (80033fc <gsm_nw_basic+0x538>)
 8003208:	4618      	mov	r0, r3
 800320a:	f001 f85d 	bl	80042c8 <at_parser_line>
 800320e:	4603      	mov	r3, r0
 8003210:	2b00      	cmp	r3, #0
 8003212:	d011      	beq.n	8003238 <gsm_nw_basic+0x374>
                if(urc.type == URC_OK){
 8003214:	4b79      	ldr	r3, [pc, #484]	; (80033fc <gsm_nw_basic+0x538>)
 8003216:	781b      	ldrb	r3, [r3, #0]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d104      	bne.n	8003226 <gsm_nw_basic+0x362>
                    gsm_nw_ctx.basic.step = 10;
 800321c:	4b78      	ldr	r3, [pc, #480]	; (8003400 <gsm_nw_basic+0x53c>)
 800321e:	220a      	movs	r2, #10
 8003220:	731a      	strb	r2, [r3, #12]
                    return true;
 8003222:	2301      	movs	r3, #1
 8003224:	e0e6      	b.n	80033f4 <gsm_nw_basic+0x530>
                }
                else if(urc.type == URC_ERROR ){
 8003226:	4b75      	ldr	r3, [pc, #468]	; (80033fc <gsm_nw_basic+0x538>)
 8003228:	781b      	ldrb	r3, [r3, #0]
 800322a:	2b01      	cmp	r3, #1
 800322c:	d104      	bne.n	8003238 <gsm_nw_basic+0x374>
                    send_debug(">>> [sim error] error");
 800322e:	4875      	ldr	r0, [pc, #468]	; (8003404 <gsm_nw_basic+0x540>)
 8003230:	f7ff fc5a 	bl	8002ae8 <send_debug>
                    gsm_nw_handle_error();
 8003234:	f7ff fdca 	bl	8002dcc <gsm_nw_handle_error>
                }
            }
        }
        if (is_timeout(gsm_nw_ctx.time_stamp,TIME_OUT)){
 8003238:	4b71      	ldr	r3, [pc, #452]	; (8003400 <gsm_nw_basic+0x53c>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f242 7110 	movw	r1, #10000	; 0x2710
 8003240:	4618      	mov	r0, r3
 8003242:	f7ff fc65 	bl	8002b10 <is_timeout>
 8003246:	4603      	mov	r3, r0
 8003248:	2b00      	cmp	r3, #0
 800324a:	f000 80cd 	beq.w	80033e8 <gsm_nw_basic+0x524>
            send_debug("time out AT+CPMS\r\n");
 800324e:	486e      	ldr	r0, [pc, #440]	; (8003408 <gsm_nw_basic+0x544>)
 8003250:	f7ff fc4a 	bl	8002ae8 <send_debug>
            gsm_nw_handle_error();
 8003254:	f7ff fdba 	bl	8002dcc <gsm_nw_handle_error>
            return false;
 8003258:	2300      	movs	r3, #0
 800325a:	e0cb      	b.n	80033f4 <gsm_nw_basic+0x530>
        }
        break;

    case 10:
        send_debug(">>> check cimi for save when set apn\r\n");
 800325c:	486b      	ldr	r0, [pc, #428]	; (800340c <gsm_nw_basic+0x548>)
 800325e:	f7ff fc43 	bl	8002ae8 <send_debug>
        send_at("AT+CIMI\r\n");
 8003262:	486b      	ldr	r0, [pc, #428]	; (8003410 <gsm_nw_basic+0x54c>)
 8003264:	f7ff fc2c 	bl	8002ac0 <send_at>
        gsm_nw_ctx.time_stamp = get_tick_ms();
 8003268:	f7ff f92a 	bl	80024c0 <get_tick_ms>
 800326c:	4602      	mov	r2, r0
 800326e:	4b64      	ldr	r3, [pc, #400]	; (8003400 <gsm_nw_basic+0x53c>)
 8003270:	601a      	str	r2, [r3, #0]
        gsm_nw_ctx.basic.step = 11;
 8003272:	4b63      	ldr	r3, [pc, #396]	; (8003400 <gsm_nw_basic+0x53c>)
 8003274:	220b      	movs	r2, #11
 8003276:	731a      	strb	r2, [r3, #12]
        break;
 8003278:	e0bb      	b.n	80033f2 <gsm_nw_basic+0x52e>
        
    case 11:
        if (gsm_send_data_queue_pop(line, sizeof(line))) {
 800327a:	463b      	mov	r3, r7
 800327c:	2132      	movs	r1, #50	; 0x32
 800327e:	4618      	mov	r0, r3
 8003280:	f000 fb08 	bl	8003894 <gsm_send_data_queue_pop>
 8003284:	4603      	mov	r3, r0
 8003286:	2b00      	cmp	r3, #0
 8003288:	d03b      	beq.n	8003302 <gsm_nw_basic+0x43e>
            log_raw_line(line);
 800328a:	463b      	mov	r3, r7
 800328c:	4618      	mov	r0, r3
 800328e:	f7ff fc53 	bl	8002b38 <log_raw_line>
            if (at_parser_line(line, &urc)) {
 8003292:	463b      	mov	r3, r7
 8003294:	4959      	ldr	r1, [pc, #356]	; (80033fc <gsm_nw_basic+0x538>)
 8003296:	4618      	mov	r0, r3
 8003298:	f001 f816 	bl	80042c8 <at_parser_line>
 800329c:	4603      	mov	r3, r0
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d02f      	beq.n	8003302 <gsm_nw_basic+0x43e>
                if (urc.type == URC_IMSI) {
 80032a2:	4b56      	ldr	r3, [pc, #344]	; (80033fc <gsm_nw_basic+0x538>)
 80032a4:	781b      	ldrb	r3, [r3, #0]
 80032a6:	2b06      	cmp	r3, #6
 80032a8:	d120      	bne.n	80032ec <gsm_nw_basic+0x428>
                    
                    gsm_nw_ctx.lte.mcc = (int)urc.v1;
 80032aa:	4b54      	ldr	r3, [pc, #336]	; (80033fc <gsm_nw_basic+0x538>)
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	461a      	mov	r2, r3
 80032b0:	4b53      	ldr	r3, [pc, #332]	; (8003400 <gsm_nw_basic+0x53c>)
 80032b2:	625a      	str	r2, [r3, #36]	; 0x24
                    gsm_nw_ctx.lte.mnc = (int)urc.v2;
 80032b4:	4b51      	ldr	r3, [pc, #324]	; (80033fc <gsm_nw_basic+0x538>)
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	461a      	mov	r2, r3
 80032ba:	4b51      	ldr	r3, [pc, #324]	; (8003400 <gsm_nw_basic+0x53c>)
 80032bc:	629a      	str	r2, [r3, #40]	; 0x28
                    const char *apn = apn_from_mcc_mnc(gsm_nw_ctx.lte.mcc,
 80032be:	4b50      	ldr	r3, [pc, #320]	; (8003400 <gsm_nw_basic+0x53c>)
 80032c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80032c2:	4b4f      	ldr	r3, [pc, #316]	; (8003400 <gsm_nw_basic+0x53c>)
 80032c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032c6:	4619      	mov	r1, r3
 80032c8:	4610      	mov	r0, r2
 80032ca:	f7ff fdc1 	bl	8002e50 <apn_from_mcc_mnc>
 80032ce:	6378      	str	r0, [r7, #52]	; 0x34
                                                       gsm_nw_ctx.lte.mnc);
                    strncpy(gsm_nw_ctx.lte.apn, apn, sizeof(gsm_nw_ctx.lte.apn) - 1);
 80032d0:	221f      	movs	r2, #31
 80032d2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80032d4:	484f      	ldr	r0, [pc, #316]	; (8003414 <gsm_nw_basic+0x550>)
 80032d6:	f001 fb6f 	bl	80049b8 <strncpy>
                    gsm_nw_ctx.lte.apn[sizeof(gsm_nw_ctx.lte.apn) - 1] = '\0';
 80032da:	4b49      	ldr	r3, [pc, #292]	; (8003400 <gsm_nw_basic+0x53c>)
 80032dc:	2200      	movs	r2, #0
 80032de:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b

                    gsm_nw_ctx.basic.step = 12;
 80032e2:	4b47      	ldr	r3, [pc, #284]	; (8003400 <gsm_nw_basic+0x53c>)
 80032e4:	220c      	movs	r2, #12
 80032e6:	731a      	strb	r2, [r3, #12]
                    return true;
 80032e8:	2301      	movs	r3, #1
 80032ea:	e083      	b.n	80033f4 <gsm_nw_basic+0x530>
                } else if (urc.type == URC_ERROR) {
 80032ec:	4b43      	ldr	r3, [pc, #268]	; (80033fc <gsm_nw_basic+0x538>)
 80032ee:	781b      	ldrb	r3, [r3, #0]
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d106      	bne.n	8003302 <gsm_nw_basic+0x43e>
                    send_debug(">>> [sim error] error");
 80032f4:	4843      	ldr	r0, [pc, #268]	; (8003404 <gsm_nw_basic+0x540>)
 80032f6:	f7ff fbf7 	bl	8002ae8 <send_debug>
                    gsm_nw_handle_error();
 80032fa:	f7ff fd67 	bl	8002dcc <gsm_nw_handle_error>
                    return false;
 80032fe:	2300      	movs	r3, #0
 8003300:	e078      	b.n	80033f4 <gsm_nw_basic+0x530>
                }
            }
        }
        if (is_timeout(gsm_nw_ctx.time_stamp, TIME_OUT)) {
 8003302:	4b3f      	ldr	r3, [pc, #252]	; (8003400 <gsm_nw_basic+0x53c>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f242 7110 	movw	r1, #10000	; 0x2710
 800330a:	4618      	mov	r0, r3
 800330c:	f7ff fc00 	bl	8002b10 <is_timeout>
 8003310:	4603      	mov	r3, r0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d06a      	beq.n	80033ec <gsm_nw_basic+0x528>
            send_debug("time out CIMI\r\n");
 8003316:	4840      	ldr	r0, [pc, #256]	; (8003418 <gsm_nw_basic+0x554>)
 8003318:	f7ff fbe6 	bl	8002ae8 <send_debug>
            gsm_nw_handle_error();
 800331c:	f7ff fd56 	bl	8002dcc <gsm_nw_handle_error>
            return false;
 8003320:	2300      	movs	r3, #0
 8003322:	e067      	b.n	80033f4 <gsm_nw_basic+0x530>
        }
        break;

    case 12:
        send_debug(">>> turn on return error\r\n");
 8003324:	483d      	ldr	r0, [pc, #244]	; (800341c <gsm_nw_basic+0x558>)
 8003326:	f7ff fbdf 	bl	8002ae8 <send_debug>
        send_at("AT+CMEE=1\r\n");
 800332a:	483d      	ldr	r0, [pc, #244]	; (8003420 <gsm_nw_basic+0x55c>)
 800332c:	f7ff fbc8 	bl	8002ac0 <send_at>
        gsm_nw_ctx.time_stamp = get_tick_ms();
 8003330:	f7ff f8c6 	bl	80024c0 <get_tick_ms>
 8003334:	4602      	mov	r2, r0
 8003336:	4b32      	ldr	r3, [pc, #200]	; (8003400 <gsm_nw_basic+0x53c>)
 8003338:	601a      	str	r2, [r3, #0]
        gsm_nw_ctx.basic.step = 13;
 800333a:	4b31      	ldr	r3, [pc, #196]	; (8003400 <gsm_nw_basic+0x53c>)
 800333c:	220d      	movs	r2, #13
 800333e:	731a      	strb	r2, [r3, #12]
        break;
 8003340:	e057      	b.n	80033f2 <gsm_nw_basic+0x52e>

    case 13:
        if (gsm_send_data_queue_pop(line, sizeof(line))) {
 8003342:	463b      	mov	r3, r7
 8003344:	2132      	movs	r1, #50	; 0x32
 8003346:	4618      	mov	r0, r3
 8003348:	f000 faa4 	bl	8003894 <gsm_send_data_queue_pop>
 800334c:	4603      	mov	r3, r0
 800334e:	2b00      	cmp	r3, #0
 8003350:	d02f      	beq.n	80033b2 <gsm_nw_basic+0x4ee>
            log_raw_line(line);
 8003352:	463b      	mov	r3, r7
 8003354:	4618      	mov	r0, r3
 8003356:	f7ff fbef 	bl	8002b38 <log_raw_line>
            if (at_parser_line(line, &urc)) {
 800335a:	463b      	mov	r3, r7
 800335c:	4927      	ldr	r1, [pc, #156]	; (80033fc <gsm_nw_basic+0x538>)
 800335e:	4618      	mov	r0, r3
 8003360:	f000 ffb2 	bl	80042c8 <at_parser_line>
 8003364:	4603      	mov	r3, r0
 8003366:	2b00      	cmp	r3, #0
 8003368:	d023      	beq.n	80033b2 <gsm_nw_basic+0x4ee>
                if (urc.type == URC_OK) {
 800336a:	4b24      	ldr	r3, [pc, #144]	; (80033fc <gsm_nw_basic+0x538>)
 800336c:	781b      	ldrb	r3, [r3, #0]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d114      	bne.n	800339c <gsm_nw_basic+0x4d8>
                    if (gsm_nw_ctx.lte.need_data) {
 8003372:	4b23      	ldr	r3, [pc, #140]	; (8003400 <gsm_nw_basic+0x53c>)
 8003374:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003378:	2b00      	cmp	r3, #0
 800337a:	d007      	beq.n	800338c <gsm_nw_basic+0x4c8>
                        gsm_nw_ctx.state = GSM_NW_LTE;
 800337c:	4b20      	ldr	r3, [pc, #128]	; (8003400 <gsm_nw_basic+0x53c>)
 800337e:	2201      	movs	r2, #1
 8003380:	721a      	strb	r2, [r3, #8]
                        gsm_nw_ctx.lte.step = 0;
 8003382:	4b1f      	ldr	r3, [pc, #124]	; (8003400 <gsm_nw_basic+0x53c>)
 8003384:	2200      	movs	r2, #0
 8003386:	761a      	strb	r2, [r3, #24]
                        return true;
 8003388:	2301      	movs	r3, #1
 800338a:	e033      	b.n	80033f4 <gsm_nw_basic+0x530>
                    } else {
                        gsm_nw_ctx.state = GSM_NW_DONE;
 800338c:	4b1c      	ldr	r3, [pc, #112]	; (8003400 <gsm_nw_basic+0x53c>)
 800338e:	2202      	movs	r2, #2
 8003390:	721a      	strb	r2, [r3, #8]
                        gsm_nw_ctx.basic.step = 0;
 8003392:	4b1b      	ldr	r3, [pc, #108]	; (8003400 <gsm_nw_basic+0x53c>)
 8003394:	2200      	movs	r2, #0
 8003396:	731a      	strb	r2, [r3, #12]
                        return true;
 8003398:	2301      	movs	r3, #1
 800339a:	e02b      	b.n	80033f4 <gsm_nw_basic+0x530>
                    }
                } else if (urc.type == URC_ERROR) {
 800339c:	4b17      	ldr	r3, [pc, #92]	; (80033fc <gsm_nw_basic+0x538>)
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d106      	bne.n	80033b2 <gsm_nw_basic+0x4ee>
                    send_debug(">>> [sim error] error");
 80033a4:	4817      	ldr	r0, [pc, #92]	; (8003404 <gsm_nw_basic+0x540>)
 80033a6:	f7ff fb9f 	bl	8002ae8 <send_debug>
                    gsm_nw_handle_error();
 80033aa:	f7ff fd0f 	bl	8002dcc <gsm_nw_handle_error>
                    return false;
 80033ae:	2300      	movs	r3, #0
 80033b0:	e020      	b.n	80033f4 <gsm_nw_basic+0x530>
                }
            }
        }
        if (is_timeout(gsm_nw_ctx.time_stamp, TIME_OUT)) {
 80033b2:	4b13      	ldr	r3, [pc, #76]	; (8003400 <gsm_nw_basic+0x53c>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f242 7110 	movw	r1, #10000	; 0x2710
 80033ba:	4618      	mov	r0, r3
 80033bc:	f7ff fba8 	bl	8002b10 <is_timeout>
 80033c0:	4603      	mov	r3, r0
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d014      	beq.n	80033f0 <gsm_nw_basic+0x52c>
            send_debug("time out CMEE\r\n");
 80033c6:	4817      	ldr	r0, [pc, #92]	; (8003424 <gsm_nw_basic+0x560>)
 80033c8:	f7ff fb8e 	bl	8002ae8 <send_debug>
            gsm_nw_handle_error();
 80033cc:	f7ff fcfe 	bl	8002dcc <gsm_nw_handle_error>
            return false;
 80033d0:	2300      	movs	r3, #0
 80033d2:	e00f      	b.n	80033f4 <gsm_nw_basic+0x530>
        }
        break;
    
    default:
        break;
 80033d4:	bf00      	nop
 80033d6:	e00c      	b.n	80033f2 <gsm_nw_basic+0x52e>
        break;
 80033d8:	bf00      	nop
 80033da:	e00a      	b.n	80033f2 <gsm_nw_basic+0x52e>
        break;
 80033dc:	bf00      	nop
 80033de:	e008      	b.n	80033f2 <gsm_nw_basic+0x52e>
        break; 
 80033e0:	bf00      	nop
 80033e2:	e006      	b.n	80033f2 <gsm_nw_basic+0x52e>
        break;
 80033e4:	bf00      	nop
 80033e6:	e004      	b.n	80033f2 <gsm_nw_basic+0x52e>
        break;
 80033e8:	bf00      	nop
 80033ea:	e002      	b.n	80033f2 <gsm_nw_basic+0x52e>
        break;
 80033ec:	bf00      	nop
 80033ee:	e000      	b.n	80033f2 <gsm_nw_basic+0x52e>
        break;
 80033f0:	bf00      	nop
    }
    return false;
 80033f2:	2300      	movs	r3, #0
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	3738      	adds	r7, #56	; 0x38
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd80      	pop	{r7, pc}
 80033fc:	20001414 	.word	0x20001414
 8003400:	20001464 	.word	0x20001464
 8003404:	0800a0a8 	.word	0x0800a0a8
 8003408:	0800a178 	.word	0x0800a178
 800340c:	0800a18c 	.word	0x0800a18c
 8003410:	0800a1b4 	.word	0x0800a1b4
 8003414:	20001490 	.word	0x20001490
 8003418:	0800a1c0 	.word	0x0800a1c0
 800341c:	0800a1d0 	.word	0x0800a1d0
 8003420:	0800a1ec 	.word	0x0800a1ec
 8003424:	0800a1f8 	.word	0x0800a1f8

08003428 <gsm_nw_lte>:

bool gsm_nw_lte(void){
 8003428:	b580      	push	{r7, lr}
 800342a:	b09e      	sub	sp, #120	; 0x78
 800342c:	af00      	add	r7, sp, #0
    char line[50];
    switch (gsm_nw_ctx.lte.step)
 800342e:	4b94      	ldr	r3, [pc, #592]	; (8003680 <gsm_nw_lte+0x258>)
 8003430:	7e1b      	ldrb	r3, [r3, #24]
 8003432:	2b05      	cmp	r3, #5
 8003434:	f200 8118 	bhi.w	8003668 <gsm_nw_lte+0x240>
 8003438:	a201      	add	r2, pc, #4	; (adr r2, 8003440 <gsm_nw_lte+0x18>)
 800343a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800343e:	bf00      	nop
 8003440:	08003459 	.word	0x08003459
 8003444:	08003477 	.word	0x08003477
 8003448:	080034ed 	.word	0x080034ed
 800344c:	08003527 	.word	0x08003527
 8003450:	0800359b 	.word	0x0800359b
 8003454:	080035b9 	.word	0x080035b9
    {
    case 0:
        send_debug(">>> turn on gprs\r\n");
 8003458:	488a      	ldr	r0, [pc, #552]	; (8003684 <gsm_nw_lte+0x25c>)
 800345a:	f7ff fb45 	bl	8002ae8 <send_debug>
        send_at("AT+CGATT=1\r\n");
 800345e:	488a      	ldr	r0, [pc, #552]	; (8003688 <gsm_nw_lte+0x260>)
 8003460:	f7ff fb2e 	bl	8002ac0 <send_at>
        gsm_nw_ctx.time_stamp = get_tick_ms();
 8003464:	f7ff f82c 	bl	80024c0 <get_tick_ms>
 8003468:	4602      	mov	r2, r0
 800346a:	4b85      	ldr	r3, [pc, #532]	; (8003680 <gsm_nw_lte+0x258>)
 800346c:	601a      	str	r2, [r3, #0]
        gsm_nw_ctx.lte.step = 1;
 800346e:	4b84      	ldr	r3, [pc, #528]	; (8003680 <gsm_nw_lte+0x258>)
 8003470:	2201      	movs	r2, #1
 8003472:	761a      	strb	r2, [r3, #24]
        break;
 8003474:	e0ff      	b.n	8003676 <gsm_nw_lte+0x24e>

    case 1:
        if(gsm_send_data_queue_pop(line, sizeof(line))){
 8003476:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800347a:	2132      	movs	r1, #50	; 0x32
 800347c:	4618      	mov	r0, r3
 800347e:	f000 fa09 	bl	8003894 <gsm_send_data_queue_pop>
 8003482:	4603      	mov	r3, r0
 8003484:	2b00      	cmp	r3, #0
 8003486:	d01f      	beq.n	80034c8 <gsm_nw_lte+0xa0>
            log_raw_line(line);
 8003488:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800348c:	4618      	mov	r0, r3
 800348e:	f7ff fb53 	bl	8002b38 <log_raw_line>
            if(at_parser_line(line,&urc)){
 8003492:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003496:	497d      	ldr	r1, [pc, #500]	; (800368c <gsm_nw_lte+0x264>)
 8003498:	4618      	mov	r0, r3
 800349a:	f000 ff15 	bl	80042c8 <at_parser_line>
 800349e:	4603      	mov	r3, r0
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d011      	beq.n	80034c8 <gsm_nw_lte+0xa0>
                if(urc.type == URC_OK){
 80034a4:	4b79      	ldr	r3, [pc, #484]	; (800368c <gsm_nw_lte+0x264>)
 80034a6:	781b      	ldrb	r3, [r3, #0]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d104      	bne.n	80034b6 <gsm_nw_lte+0x8e>
                    gsm_nw_ctx.lte.step = 2;
 80034ac:	4b74      	ldr	r3, [pc, #464]	; (8003680 <gsm_nw_lte+0x258>)
 80034ae:	2202      	movs	r2, #2
 80034b0:	761a      	strb	r2, [r3, #24]
                    return true;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e0e0      	b.n	8003678 <gsm_nw_lte+0x250>
                }
                else if(urc.type == URC_ERROR ){
 80034b6:	4b75      	ldr	r3, [pc, #468]	; (800368c <gsm_nw_lte+0x264>)
 80034b8:	781b      	ldrb	r3, [r3, #0]
 80034ba:	2b01      	cmp	r3, #1
 80034bc:	d104      	bne.n	80034c8 <gsm_nw_lte+0xa0>
                    send_debug(">>> [sim error] error");
 80034be:	4874      	ldr	r0, [pc, #464]	; (8003690 <gsm_nw_lte+0x268>)
 80034c0:	f7ff fb12 	bl	8002ae8 <send_debug>
                    gsm_nw_handle_error();
 80034c4:	f7ff fc82 	bl	8002dcc <gsm_nw_handle_error>
                }
            }
        }
        if (is_timeout(gsm_nw_ctx.time_stamp,TIME_OUT)){
 80034c8:	4b6d      	ldr	r3, [pc, #436]	; (8003680 <gsm_nw_lte+0x258>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f242 7110 	movw	r1, #10000	; 0x2710
 80034d0:	4618      	mov	r0, r3
 80034d2:	f7ff fb1d 	bl	8002b10 <is_timeout>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	f000 80c7 	beq.w	800366c <gsm_nw_lte+0x244>
            send_debug("time out GPRS\r\n");
 80034de:	486d      	ldr	r0, [pc, #436]	; (8003694 <gsm_nw_lte+0x26c>)
 80034e0:	f7ff fb02 	bl	8002ae8 <send_debug>
            gsm_nw_handle_error();
 80034e4:	f7ff fc72 	bl	8002dcc <gsm_nw_handle_error>
            return false;
 80034e8:	2300      	movs	r3, #0
 80034ea:	e0c5      	b.n	8003678 <gsm_nw_lte+0x250>
        }
        break;

    case 2: {
        char cmd[64];
        const char *apn = gsm_nw_ctx.lte.apn[0] ? gsm_nw_ctx.lte.apn : "v-internet";
 80034ec:	4b64      	ldr	r3, [pc, #400]	; (8003680 <gsm_nw_lte+0x258>)
 80034ee:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d001      	beq.n	80034fa <gsm_nw_lte+0xd2>
 80034f6:	4b68      	ldr	r3, [pc, #416]	; (8003698 <gsm_nw_lte+0x270>)
 80034f8:	e000      	b.n	80034fc <gsm_nw_lte+0xd4>
 80034fa:	4b68      	ldr	r3, [pc, #416]	; (800369c <gsm_nw_lte+0x274>)
 80034fc:	677b      	str	r3, [r7, #116]	; 0x74

        snprintf(cmd, sizeof(cmd),
 80034fe:	4638      	mov	r0, r7
 8003500:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003502:	4a67      	ldr	r2, [pc, #412]	; (80036a0 <gsm_nw_lte+0x278>)
 8003504:	2140      	movs	r1, #64	; 0x40
 8003506:	f001 f9e5 	bl	80048d4 <snprintf>
                 "AT+CGDCONT=1,\"IP\",\"%s\"\r\n", apn);
        send_at(cmd);
 800350a:	463b      	mov	r3, r7
 800350c:	4618      	mov	r0, r3
 800350e:	f7ff fad7 	bl	8002ac0 <send_at>
        gsm_nw_ctx.time_stamp = get_tick_ms();
 8003512:	f7fe ffd5 	bl	80024c0 <get_tick_ms>
 8003516:	4602      	mov	r2, r0
 8003518:	4b59      	ldr	r3, [pc, #356]	; (8003680 <gsm_nw_lte+0x258>)
 800351a:	601a      	str	r2, [r3, #0]
        gsm_nw_ctx.lte.step = 3;
 800351c:	4b58      	ldr	r3, [pc, #352]	; (8003680 <gsm_nw_lte+0x258>)
 800351e:	2203      	movs	r2, #3
 8003520:	761a      	strb	r2, [r3, #24]
        break;
 8003522:	bf00      	nop
 8003524:	e0a7      	b.n	8003676 <gsm_nw_lte+0x24e>
    }

    case 3:
        if(gsm_send_data_queue_pop(line, sizeof(line))){
 8003526:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800352a:	2132      	movs	r1, #50	; 0x32
 800352c:	4618      	mov	r0, r3
 800352e:	f000 f9b1 	bl	8003894 <gsm_send_data_queue_pop>
 8003532:	4603      	mov	r3, r0
 8003534:	2b00      	cmp	r3, #0
 8003536:	d01f      	beq.n	8003578 <gsm_nw_lte+0x150>
            log_raw_line(line);
 8003538:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800353c:	4618      	mov	r0, r3
 800353e:	f7ff fafb 	bl	8002b38 <log_raw_line>
            if(at_parser_line(line,&urc)){
 8003542:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003546:	4951      	ldr	r1, [pc, #324]	; (800368c <gsm_nw_lte+0x264>)
 8003548:	4618      	mov	r0, r3
 800354a:	f000 febd 	bl	80042c8 <at_parser_line>
 800354e:	4603      	mov	r3, r0
 8003550:	2b00      	cmp	r3, #0
 8003552:	d011      	beq.n	8003578 <gsm_nw_lte+0x150>
                if(urc.type == URC_OK){
 8003554:	4b4d      	ldr	r3, [pc, #308]	; (800368c <gsm_nw_lte+0x264>)
 8003556:	781b      	ldrb	r3, [r3, #0]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d104      	bne.n	8003566 <gsm_nw_lte+0x13e>
                    gsm_nw_ctx.lte.step = 4;                    
 800355c:	4b48      	ldr	r3, [pc, #288]	; (8003680 <gsm_nw_lte+0x258>)
 800355e:	2204      	movs	r2, #4
 8003560:	761a      	strb	r2, [r3, #24]
                    return true;
 8003562:	2301      	movs	r3, #1
 8003564:	e088      	b.n	8003678 <gsm_nw_lte+0x250>
                }
                else if(urc.type == URC_ERROR ){
 8003566:	4b49      	ldr	r3, [pc, #292]	; (800368c <gsm_nw_lte+0x264>)
 8003568:	781b      	ldrb	r3, [r3, #0]
 800356a:	2b01      	cmp	r3, #1
 800356c:	d104      	bne.n	8003578 <gsm_nw_lte+0x150>
                    send_debug(">>> [sim error] error");
 800356e:	4848      	ldr	r0, [pc, #288]	; (8003690 <gsm_nw_lte+0x268>)
 8003570:	f7ff faba 	bl	8002ae8 <send_debug>
                    gsm_nw_handle_error();
 8003574:	f7ff fc2a 	bl	8002dcc <gsm_nw_handle_error>
                }
            }
        }
        if (is_timeout(gsm_nw_ctx.time_stamp,TIME_OUT)){
 8003578:	4b41      	ldr	r3, [pc, #260]	; (8003680 <gsm_nw_lte+0x258>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f242 7110 	movw	r1, #10000	; 0x2710
 8003580:	4618      	mov	r0, r3
 8003582:	f7ff fac5 	bl	8002b10 <is_timeout>
 8003586:	4603      	mov	r3, r0
 8003588:	2b00      	cmp	r3, #0
 800358a:	d071      	beq.n	8003670 <gsm_nw_lte+0x248>
            send_debug("time out APN\r\n");
 800358c:	4845      	ldr	r0, [pc, #276]	; (80036a4 <gsm_nw_lte+0x27c>)
 800358e:	f7ff faab 	bl	8002ae8 <send_debug>
            gsm_nw_handle_error();
 8003592:	f7ff fc1b 	bl	8002dcc <gsm_nw_handle_error>
            return false;
 8003596:	2300      	movs	r3, #0
 8003598:	e06e      	b.n	8003678 <gsm_nw_lte+0x250>
        }
        break;
    
    case 4: {
        send_debug(">>> check ip \r\n");
 800359a:	4843      	ldr	r0, [pc, #268]	; (80036a8 <gsm_nw_lte+0x280>)
 800359c:	f7ff faa4 	bl	8002ae8 <send_debug>
        send_at("AT+CGPADDR=1\r\n");
 80035a0:	4842      	ldr	r0, [pc, #264]	; (80036ac <gsm_nw_lte+0x284>)
 80035a2:	f7ff fa8d 	bl	8002ac0 <send_at>
        gsm_nw_ctx.time_stamp = get_tick_ms();
 80035a6:	f7fe ff8b 	bl	80024c0 <get_tick_ms>
 80035aa:	4602      	mov	r2, r0
 80035ac:	4b34      	ldr	r3, [pc, #208]	; (8003680 <gsm_nw_lte+0x258>)
 80035ae:	601a      	str	r2, [r3, #0]
        gsm_nw_ctx.lte.step = 5;
 80035b0:	4b33      	ldr	r3, [pc, #204]	; (8003680 <gsm_nw_lte+0x258>)
 80035b2:	2205      	movs	r2, #5
 80035b4:	761a      	strb	r2, [r3, #24]
        break;
 80035b6:	e05e      	b.n	8003676 <gsm_nw_lte+0x24e>
    }

    case 5:
        if(gsm_send_data_queue_pop(line, sizeof(line))){
 80035b8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80035bc:	2132      	movs	r1, #50	; 0x32
 80035be:	4618      	mov	r0, r3
 80035c0:	f000 f968 	bl	8003894 <gsm_send_data_queue_pop>
 80035c4:	4603      	mov	r3, r0
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d03d      	beq.n	8003646 <gsm_nw_lte+0x21e>
            log_raw_line(line);
 80035ca:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80035ce:	4618      	mov	r0, r3
 80035d0:	f7ff fab2 	bl	8002b38 <log_raw_line>
            if(at_parser_line(line,&urc)){
 80035d4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80035d8:	492c      	ldr	r1, [pc, #176]	; (800368c <gsm_nw_lte+0x264>)
 80035da:	4618      	mov	r0, r3
 80035dc:	f000 fe74 	bl	80042c8 <at_parser_line>
 80035e0:	4603      	mov	r3, r0
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d02f      	beq.n	8003646 <gsm_nw_lte+0x21e>
                if(urc.type == URC_CGPADDR){
 80035e6:	4b29      	ldr	r3, [pc, #164]	; (800368c <gsm_nw_lte+0x264>)
 80035e8:	781b      	ldrb	r3, [r3, #0]
 80035ea:	2b07      	cmp	r3, #7
 80035ec:	d118      	bne.n	8003620 <gsm_nw_lte+0x1f8>
                    if(urc.text[0] != '\0'){
 80035ee:	4b27      	ldr	r3, [pc, #156]	; (800368c <gsm_nw_lte+0x264>)
 80035f0:	7c1b      	ldrb	r3, [r3, #16]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d00d      	beq.n	8003612 <gsm_nw_lte+0x1ea>
                        send_debug(">>> IP: ");
 80035f6:	482e      	ldr	r0, [pc, #184]	; (80036b0 <gsm_nw_lte+0x288>)
 80035f8:	f7ff fa76 	bl	8002ae8 <send_debug>
                        send_debug(urc.text);
 80035fc:	482d      	ldr	r0, [pc, #180]	; (80036b4 <gsm_nw_lte+0x28c>)
 80035fe:	f7ff fa73 	bl	8002ae8 <send_debug>
                        send_debug("\r\n");
 8003602:	482d      	ldr	r0, [pc, #180]	; (80036b8 <gsm_nw_lte+0x290>)
 8003604:	f7ff fa70 	bl	8002ae8 <send_debug>
                        gsm_nw_ctx.state = GSM_NW_DONE;           
 8003608:	4b1d      	ldr	r3, [pc, #116]	; (8003680 <gsm_nw_lte+0x258>)
 800360a:	2202      	movs	r2, #2
 800360c:	721a      	strb	r2, [r3, #8]
                        return true;
 800360e:	2301      	movs	r3, #1
 8003610:	e032      	b.n	8003678 <gsm_nw_lte+0x250>
                    } else {
                        send_debug(">>> No IP yet, may need activate PDP\r\n");
 8003612:	482a      	ldr	r0, [pc, #168]	; (80036bc <gsm_nw_lte+0x294>)
 8003614:	f7ff fa68 	bl	8002ae8 <send_debug>
                        gsm_nw_ctx.state = GSM_NW_DONE;
 8003618:	4b19      	ldr	r3, [pc, #100]	; (8003680 <gsm_nw_lte+0x258>)
 800361a:	2202      	movs	r2, #2
 800361c:	721a      	strb	r2, [r3, #8]
 800361e:	e012      	b.n	8003646 <gsm_nw_lte+0x21e>
                    }
                }
                else if(urc.type == URC_OK){
 8003620:	4b1a      	ldr	r3, [pc, #104]	; (800368c <gsm_nw_lte+0x264>)
 8003622:	781b      	ldrb	r3, [r3, #0]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d103      	bne.n	8003630 <gsm_nw_lte+0x208>
                    send_debug(">>> OK but no IP, may need activate PDP\r\n");
 8003628:	4825      	ldr	r0, [pc, #148]	; (80036c0 <gsm_nw_lte+0x298>)
 800362a:	f7ff fa5d 	bl	8002ae8 <send_debug>
 800362e:	e00a      	b.n	8003646 <gsm_nw_lte+0x21e>
                }
                else if(urc.type == URC_ERROR ){
 8003630:	4b16      	ldr	r3, [pc, #88]	; (800368c <gsm_nw_lte+0x264>)
 8003632:	781b      	ldrb	r3, [r3, #0]
 8003634:	2b01      	cmp	r3, #1
 8003636:	d106      	bne.n	8003646 <gsm_nw_lte+0x21e>
                    send_debug(">>> [sim error] error");
 8003638:	4815      	ldr	r0, [pc, #84]	; (8003690 <gsm_nw_lte+0x268>)
 800363a:	f7ff fa55 	bl	8002ae8 <send_debug>
                    gsm_nw_handle_error();
 800363e:	f7ff fbc5 	bl	8002dcc <gsm_nw_handle_error>
                    return false;
 8003642:	2300      	movs	r3, #0
 8003644:	e018      	b.n	8003678 <gsm_nw_lte+0x250>
                }
            }
        }
        if (is_timeout(gsm_nw_ctx.time_stamp,6000)){
 8003646:	4b0e      	ldr	r3, [pc, #56]	; (8003680 <gsm_nw_lte+0x258>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f241 7170 	movw	r1, #6000	; 0x1770
 800364e:	4618      	mov	r0, r3
 8003650:	f7ff fa5e 	bl	8002b10 <is_timeout>
 8003654:	4603      	mov	r3, r0
 8003656:	2b00      	cmp	r3, #0
 8003658:	d00c      	beq.n	8003674 <gsm_nw_lte+0x24c>
            send_debug("time out check IP\r\n");
 800365a:	481a      	ldr	r0, [pc, #104]	; (80036c4 <gsm_nw_lte+0x29c>)
 800365c:	f7ff fa44 	bl	8002ae8 <send_debug>
            gsm_nw_handle_error();
 8003660:	f7ff fbb4 	bl	8002dcc <gsm_nw_handle_error>
            return false;
 8003664:	2300      	movs	r3, #0
 8003666:	e007      	b.n	8003678 <gsm_nw_lte+0x250>
        }
        break;
    default:
        break;
 8003668:	bf00      	nop
 800366a:	e004      	b.n	8003676 <gsm_nw_lte+0x24e>
        break;
 800366c:	bf00      	nop
 800366e:	e002      	b.n	8003676 <gsm_nw_lte+0x24e>
        break;
 8003670:	bf00      	nop
 8003672:	e000      	b.n	8003676 <gsm_nw_lte+0x24e>
        break;
 8003674:	bf00      	nop
    }
    return false;
 8003676:	2300      	movs	r3, #0
}
 8003678:	4618      	mov	r0, r3
 800367a:	3778      	adds	r7, #120	; 0x78
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}
 8003680:	20001464 	.word	0x20001464
 8003684:	0800a208 	.word	0x0800a208
 8003688:	0800a21c 	.word	0x0800a21c
 800368c:	20001414 	.word	0x20001414
 8003690:	0800a0a8 	.word	0x0800a0a8
 8003694:	0800a22c 	.word	0x0800a22c
 8003698:	20001490 	.word	0x20001490
 800369c:	08009fbc 	.word	0x08009fbc
 80036a0:	0800a23c 	.word	0x0800a23c
 80036a4:	0800a258 	.word	0x0800a258
 80036a8:	0800a268 	.word	0x0800a268
 80036ac:	0800a278 	.word	0x0800a278
 80036b0:	0800a288 	.word	0x0800a288
 80036b4:	20001424 	.word	0x20001424
 80036b8:	0800a294 	.word	0x0800a294
 80036bc:	0800a298 	.word	0x0800a298
 80036c0:	0800a2c0 	.word	0x0800a2c0
 80036c4:	0800a2ec 	.word	0x0800a2ec

080036c8 <gsm_nw_reset_sim>:

bool gsm_nw_reset_sim(void) {
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b08e      	sub	sp, #56	; 0x38
 80036cc:	af00      	add	r7, sp, #0
    char line[50];
    
    switch (gsm_nw_ctx.lte.step) {
 80036ce:	4b35      	ldr	r3, [pc, #212]	; (80037a4 <gsm_nw_reset_sim+0xdc>)
 80036d0:	7e1b      	ldrb	r3, [r3, #24]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d002      	beq.n	80036dc <gsm_nw_reset_sim+0x14>
 80036d6:	2b01      	cmp	r3, #1
 80036d8:	d00f      	beq.n	80036fa <gsm_nw_reset_sim+0x32>
 80036da:	e059      	b.n	8003790 <gsm_nw_reset_sim+0xc8>
    case 0:
        send_debug(">>> Reset SIM: AT+CFUN=1,1\r\n");
 80036dc:	4832      	ldr	r0, [pc, #200]	; (80037a8 <gsm_nw_reset_sim+0xe0>)
 80036de:	f7ff fa03 	bl	8002ae8 <send_debug>
        send_at("AT+CFUN=1,1\r\n");
 80036e2:	4832      	ldr	r0, [pc, #200]	; (80037ac <gsm_nw_reset_sim+0xe4>)
 80036e4:	f7ff f9ec 	bl	8002ac0 <send_at>
        gsm_nw_ctx.time_stamp = get_tick_ms();
 80036e8:	f7fe feea 	bl	80024c0 <get_tick_ms>
 80036ec:	4602      	mov	r2, r0
 80036ee:	4b2d      	ldr	r3, [pc, #180]	; (80037a4 <gsm_nw_reset_sim+0xdc>)
 80036f0:	601a      	str	r2, [r3, #0]
        gsm_nw_ctx.lte.step = 1;
 80036f2:	4b2c      	ldr	r3, [pc, #176]	; (80037a4 <gsm_nw_reset_sim+0xdc>)
 80036f4:	2201      	movs	r2, #1
 80036f6:	761a      	strb	r2, [r3, #24]
        break;
 80036f8:	e04f      	b.n	800379a <gsm_nw_reset_sim+0xd2>
        
    case 1:
        if (gsm_send_data_queue_pop(line, sizeof(line))) {
 80036fa:	1d3b      	adds	r3, r7, #4
 80036fc:	2132      	movs	r1, #50	; 0x32
 80036fe:	4618      	mov	r0, r3
 8003700:	f000 f8c8 	bl	8003894 <gsm_send_data_queue_pop>
 8003704:	4603      	mov	r3, r0
 8003706:	2b00      	cmp	r3, #0
 8003708:	d02e      	beq.n	8003768 <gsm_nw_reset_sim+0xa0>
            log_raw_line(line);
 800370a:	1d3b      	adds	r3, r7, #4
 800370c:	4618      	mov	r0, r3
 800370e:	f7ff fa13 	bl	8002b38 <log_raw_line>
            if (at_parser_line(line, &urc)) {
 8003712:	1d3b      	adds	r3, r7, #4
 8003714:	4926      	ldr	r1, [pc, #152]	; (80037b0 <gsm_nw_reset_sim+0xe8>)
 8003716:	4618      	mov	r0, r3
 8003718:	f000 fdd6 	bl	80042c8 <at_parser_line>
 800371c:	4603      	mov	r3, r0
 800371e:	2b00      	cmp	r3, #0
 8003720:	d022      	beq.n	8003768 <gsm_nw_reset_sim+0xa0>
                if (urc.type == URC_OK) {
 8003722:	4b23      	ldr	r3, [pc, #140]	; (80037b0 <gsm_nw_reset_sim+0xe8>)
 8003724:	781b      	ldrb	r3, [r3, #0]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d110      	bne.n	800374c <gsm_nw_reset_sim+0x84>
                    send_debug(">>> SIM reset OK, restart init\r\n");
 800372a:	4822      	ldr	r0, [pc, #136]	; (80037b4 <gsm_nw_reset_sim+0xec>)
 800372c:	f7ff f9dc 	bl	8002ae8 <send_debug>
                    gsm_nw_ctx.lte.step = 0;
 8003730:	4b1c      	ldr	r3, [pc, #112]	; (80037a4 <gsm_nw_reset_sim+0xdc>)
 8003732:	2200      	movs	r2, #0
 8003734:	761a      	strb	r2, [r3, #24]
                    gsm_nw_ctx.state = GSM_NW_BASIC;
 8003736:	4b1b      	ldr	r3, [pc, #108]	; (80037a4 <gsm_nw_reset_sim+0xdc>)
 8003738:	2200      	movs	r2, #0
 800373a:	721a      	strb	r2, [r3, #8]
                    gsm_nw_ctx.basic.step = 0;
 800373c:	4b19      	ldr	r3, [pc, #100]	; (80037a4 <gsm_nw_reset_sim+0xdc>)
 800373e:	2200      	movs	r2, #0
 8003740:	731a      	strb	r2, [r3, #12]
                    gsm_nw_ctx.retry_count = 0;
 8003742:	4b18      	ldr	r3, [pc, #96]	; (80037a4 <gsm_nw_reset_sim+0xdc>)
 8003744:	2200      	movs	r2, #0
 8003746:	725a      	strb	r2, [r3, #9]
                    return true;
 8003748:	2301      	movs	r3, #1
 800374a:	e027      	b.n	800379c <gsm_nw_reset_sim+0xd4>
                } else if (urc.type == URC_ERROR) {
 800374c:	4b18      	ldr	r3, [pc, #96]	; (80037b0 <gsm_nw_reset_sim+0xe8>)
 800374e:	781b      	ldrb	r3, [r3, #0]
 8003750:	2b01      	cmp	r3, #1
 8003752:	d109      	bne.n	8003768 <gsm_nw_reset_sim+0xa0>
                    send_debug(">>> SIM reset failed\r\n");
 8003754:	4818      	ldr	r0, [pc, #96]	; (80037b8 <gsm_nw_reset_sim+0xf0>)
 8003756:	f7ff f9c7 	bl	8002ae8 <send_debug>
                    gsm_nw_ctx.lte.step = 0;
 800375a:	4b12      	ldr	r3, [pc, #72]	; (80037a4 <gsm_nw_reset_sim+0xdc>)
 800375c:	2200      	movs	r2, #0
 800375e:	761a      	strb	r2, [r3, #24]
                    gsm_nw_handle_error();  
 8003760:	f7ff fb34 	bl	8002dcc <gsm_nw_handle_error>
                    return false;
 8003764:	2300      	movs	r3, #0
 8003766:	e019      	b.n	800379c <gsm_nw_reset_sim+0xd4>
                }
            }
        }
        if (is_timeout(gsm_nw_ctx.time_stamp, 10000)) {
 8003768:	4b0e      	ldr	r3, [pc, #56]	; (80037a4 <gsm_nw_reset_sim+0xdc>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f242 7110 	movw	r1, #10000	; 0x2710
 8003770:	4618      	mov	r0, r3
 8003772:	f7ff f9cd 	bl	8002b10 <is_timeout>
 8003776:	4603      	mov	r3, r0
 8003778:	2b00      	cmp	r3, #0
 800377a:	d00d      	beq.n	8003798 <gsm_nw_reset_sim+0xd0>
        	send_debug("time out reset SIM\r\n");
 800377c:	480f      	ldr	r0, [pc, #60]	; (80037bc <gsm_nw_reset_sim+0xf4>)
 800377e:	f7ff f9b3 	bl	8002ae8 <send_debug>
            gsm_nw_ctx.lte.step = 0;
 8003782:	4b08      	ldr	r3, [pc, #32]	; (80037a4 <gsm_nw_reset_sim+0xdc>)
 8003784:	2200      	movs	r2, #0
 8003786:	761a      	strb	r2, [r3, #24]
            gsm_nw_handle_error();
 8003788:	f7ff fb20 	bl	8002dcc <gsm_nw_handle_error>
            return false;
 800378c:	2300      	movs	r3, #0
 800378e:	e005      	b.n	800379c <gsm_nw_reset_sim+0xd4>
        }
        break;
        
    default:
        gsm_nw_ctx.lte.step = 0;
 8003790:	4b04      	ldr	r3, [pc, #16]	; (80037a4 <gsm_nw_reset_sim+0xdc>)
 8003792:	2200      	movs	r2, #0
 8003794:	761a      	strb	r2, [r3, #24]
        break;
 8003796:	e000      	b.n	800379a <gsm_nw_reset_sim+0xd2>
        break;
 8003798:	bf00      	nop
    }
    return false;
 800379a:	2300      	movs	r3, #0
}
 800379c:	4618      	mov	r0, r3
 800379e:	3738      	adds	r7, #56	; 0x38
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd80      	pop	{r7, pc}
 80037a4:	20001464 	.word	0x20001464
 80037a8:	0800a300 	.word	0x0800a300
 80037ac:	0800a320 	.word	0x0800a320
 80037b0:	20001414 	.word	0x20001414
 80037b4:	0800a330 	.word	0x0800a330
 80037b8:	0800a354 	.word	0x0800a354
 80037bc:	0800a36c 	.word	0x0800a36c

080037c0 <gsm_nw_process>:

void gsm_nw_process(void){
 80037c0:	b580      	push	{r7, lr}
 80037c2:	af00      	add	r7, sp, #0
    switch (gsm_nw_ctx.state)
 80037c4:	4b0e      	ldr	r3, [pc, #56]	; (8003800 <gsm_nw_process+0x40>)
 80037c6:	7a1b      	ldrb	r3, [r3, #8]
 80037c8:	2b04      	cmp	r3, #4
 80037ca:	d816      	bhi.n	80037fa <gsm_nw_process+0x3a>
 80037cc:	a201      	add	r2, pc, #4	; (adr r2, 80037d4 <gsm_nw_process+0x14>)
 80037ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037d2:	bf00      	nop
 80037d4:	080037e9 	.word	0x080037e9
 80037d8:	080037ef 	.word	0x080037ef
 80037dc:	080037fb 	.word	0x080037fb
 80037e0:	080037fb 	.word	0x080037fb
 80037e4:	080037f5 	.word	0x080037f5
    {
    case GSM_NW_BASIC:
        gsm_nw_basic();
 80037e8:	f7ff fb6c 	bl	8002ec4 <gsm_nw_basic>
        break;
 80037ec:	e006      	b.n	80037fc <gsm_nw_process+0x3c>
    case GSM_NW_LTE:
        gsm_nw_lte();
 80037ee:	f7ff fe1b 	bl	8003428 <gsm_nw_lte>
        break;
 80037f2:	e003      	b.n	80037fc <gsm_nw_process+0x3c>
    case GSM_NW_DONE:
        
        break;
    case GSM_NW_RESET_SIM:
        gsm_nw_reset_sim();
 80037f4:	f7ff ff68 	bl	80036c8 <gsm_nw_reset_sim>
        break;
 80037f8:	e000      	b.n	80037fc <gsm_nw_process+0x3c>
    default:
        break;
 80037fa:	bf00      	nop
    }
}
 80037fc:	bf00      	nop
 80037fe:	bd80      	pop	{r7, pc}
 8003800:	20001464 	.word	0x20001464

08003804 <gsm_send_data_queue_push>:
    memset(&gsm_urc_queue, 0, sizeof(gsm_urc_queue_t));
    gsm_urc_line_index = 0;
    gsm_urc_queue.push_done = false;
}

static bool gsm_send_data_queue_push(const char *line) {
 8003804:	b580      	push	{r7, lr}
 8003806:	b082      	sub	sp, #8
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
    if(gsm_urc_queue.count >= GSM_URC_QUEUE_SIZE) {
 800380c:	4b1f      	ldr	r3, [pc, #124]	; (800388c <gsm_send_data_queue_push+0x88>)
 800380e:	f893 3502 	ldrb.w	r3, [r3, #1282]	; 0x502
 8003812:	2b09      	cmp	r3, #9
 8003814:	d901      	bls.n	800381a <gsm_send_data_queue_push+0x16>
        return false;
 8003816:	2300      	movs	r3, #0
 8003818:	e033      	b.n	8003882 <gsm_send_data_queue_push+0x7e>
    }
    
    strncpy(gsm_urc_queue.lines[gsm_urc_queue.head], line, GSM_URC_LINE_MAX_LEN - 1);
 800381a:	4b1c      	ldr	r3, [pc, #112]	; (800388c <gsm_send_data_queue_push+0x88>)
 800381c:	f893 3500 	ldrb.w	r3, [r3, #1280]	; 0x500
 8003820:	01db      	lsls	r3, r3, #7
 8003822:	4a1a      	ldr	r2, [pc, #104]	; (800388c <gsm_send_data_queue_push+0x88>)
 8003824:	4413      	add	r3, r2
 8003826:	227f      	movs	r2, #127	; 0x7f
 8003828:	6879      	ldr	r1, [r7, #4]
 800382a:	4618      	mov	r0, r3
 800382c:	f001 f8c4 	bl	80049b8 <strncpy>
    gsm_urc_queue.lines[gsm_urc_queue.head][GSM_URC_LINE_MAX_LEN - 1] = '\0';
 8003830:	4b16      	ldr	r3, [pc, #88]	; (800388c <gsm_send_data_queue_push+0x88>)
 8003832:	f893 3500 	ldrb.w	r3, [r3, #1280]	; 0x500
 8003836:	4a15      	ldr	r2, [pc, #84]	; (800388c <gsm_send_data_queue_push+0x88>)
 8003838:	01db      	lsls	r3, r3, #7
 800383a:	4413      	add	r3, r2
 800383c:	337f      	adds	r3, #127	; 0x7f
 800383e:	2200      	movs	r2, #0
 8003840:	701a      	strb	r2, [r3, #0]
    
    gsm_urc_queue.head = (gsm_urc_queue.head + 1) % GSM_URC_QUEUE_SIZE;
 8003842:	4b12      	ldr	r3, [pc, #72]	; (800388c <gsm_send_data_queue_push+0x88>)
 8003844:	f893 3500 	ldrb.w	r3, [r3, #1280]	; 0x500
 8003848:	1c5a      	adds	r2, r3, #1
 800384a:	4b11      	ldr	r3, [pc, #68]	; (8003890 <gsm_send_data_queue_push+0x8c>)
 800384c:	fb83 1302 	smull	r1, r3, r3, r2
 8003850:	1099      	asrs	r1, r3, #2
 8003852:	17d3      	asrs	r3, r2, #31
 8003854:	1ac9      	subs	r1, r1, r3
 8003856:	460b      	mov	r3, r1
 8003858:	009b      	lsls	r3, r3, #2
 800385a:	440b      	add	r3, r1
 800385c:	005b      	lsls	r3, r3, #1
 800385e:	1ad1      	subs	r1, r2, r3
 8003860:	b2ca      	uxtb	r2, r1
 8003862:	4b0a      	ldr	r3, [pc, #40]	; (800388c <gsm_send_data_queue_push+0x88>)
 8003864:	f883 2500 	strb.w	r2, [r3, #1280]	; 0x500
    gsm_urc_queue.count++;
 8003868:	4b08      	ldr	r3, [pc, #32]	; (800388c <gsm_send_data_queue_push+0x88>)
 800386a:	f893 3502 	ldrb.w	r3, [r3, #1282]	; 0x502
 800386e:	3301      	adds	r3, #1
 8003870:	b2da      	uxtb	r2, r3
 8003872:	4b06      	ldr	r3, [pc, #24]	; (800388c <gsm_send_data_queue_push+0x88>)
 8003874:	f883 2502 	strb.w	r2, [r3, #1282]	; 0x502
    gsm_urc_queue.push_done = true;
 8003878:	4b04      	ldr	r3, [pc, #16]	; (800388c <gsm_send_data_queue_push+0x88>)
 800387a:	2201      	movs	r2, #1
 800387c:	f883 2503 	strb.w	r2, [r3, #1283]	; 0x503
    return true;
 8003880:	2301      	movs	r3, #1
}
 8003882:	4618      	mov	r0, r3
 8003884:	3708      	adds	r7, #8
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}
 800388a:	bf00      	nop
 800388c:	20000900 	.word	0x20000900
 8003890:	66666667 	.word	0x66666667

08003894 <gsm_send_data_queue_pop>:

bool gsm_send_data_queue_pop(char *line, uint16_t max_len) {
 8003894:	b580      	push	{r7, lr}
 8003896:	b082      	sub	sp, #8
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
 800389c:	460b      	mov	r3, r1
 800389e:	807b      	strh	r3, [r7, #2]
    if(gsm_urc_queue.count == 0) {
 80038a0:	4b20      	ldr	r3, [pc, #128]	; (8003924 <gsm_send_data_queue_pop+0x90>)
 80038a2:	f893 3502 	ldrb.w	r3, [r3, #1282]	; 0x502
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d101      	bne.n	80038ae <gsm_send_data_queue_pop+0x1a>
        return false;
 80038aa:	2300      	movs	r3, #0
 80038ac:	e036      	b.n	800391c <gsm_send_data_queue_pop+0x88>
    }
    
    strncpy(line, gsm_urc_queue.lines[gsm_urc_queue.tail], max_len - 1);
 80038ae:	4b1d      	ldr	r3, [pc, #116]	; (8003924 <gsm_send_data_queue_pop+0x90>)
 80038b0:	f893 3501 	ldrb.w	r3, [r3, #1281]	; 0x501
 80038b4:	01db      	lsls	r3, r3, #7
 80038b6:	4a1b      	ldr	r2, [pc, #108]	; (8003924 <gsm_send_data_queue_pop+0x90>)
 80038b8:	1899      	adds	r1, r3, r2
 80038ba:	887b      	ldrh	r3, [r7, #2]
 80038bc:	3b01      	subs	r3, #1
 80038be:	461a      	mov	r2, r3
 80038c0:	6878      	ldr	r0, [r7, #4]
 80038c2:	f001 f879 	bl	80049b8 <strncpy>
    line[max_len - 1] = '\0';
 80038c6:	887b      	ldrh	r3, [r7, #2]
 80038c8:	3b01      	subs	r3, #1
 80038ca:	687a      	ldr	r2, [r7, #4]
 80038cc:	4413      	add	r3, r2
 80038ce:	2200      	movs	r2, #0
 80038d0:	701a      	strb	r2, [r3, #0]
    
    gsm_urc_queue.tail = (gsm_urc_queue.tail + 1) % GSM_URC_QUEUE_SIZE;
 80038d2:	4b14      	ldr	r3, [pc, #80]	; (8003924 <gsm_send_data_queue_pop+0x90>)
 80038d4:	f893 3501 	ldrb.w	r3, [r3, #1281]	; 0x501
 80038d8:	1c5a      	adds	r2, r3, #1
 80038da:	4b13      	ldr	r3, [pc, #76]	; (8003928 <gsm_send_data_queue_pop+0x94>)
 80038dc:	fb83 1302 	smull	r1, r3, r3, r2
 80038e0:	1099      	asrs	r1, r3, #2
 80038e2:	17d3      	asrs	r3, r2, #31
 80038e4:	1ac9      	subs	r1, r1, r3
 80038e6:	460b      	mov	r3, r1
 80038e8:	009b      	lsls	r3, r3, #2
 80038ea:	440b      	add	r3, r1
 80038ec:	005b      	lsls	r3, r3, #1
 80038ee:	1ad1      	subs	r1, r2, r3
 80038f0:	b2ca      	uxtb	r2, r1
 80038f2:	4b0c      	ldr	r3, [pc, #48]	; (8003924 <gsm_send_data_queue_pop+0x90>)
 80038f4:	f883 2501 	strb.w	r2, [r3, #1281]	; 0x501
    gsm_urc_queue.count--;
 80038f8:	4b0a      	ldr	r3, [pc, #40]	; (8003924 <gsm_send_data_queue_pop+0x90>)
 80038fa:	f893 3502 	ldrb.w	r3, [r3, #1282]	; 0x502
 80038fe:	3b01      	subs	r3, #1
 8003900:	b2da      	uxtb	r2, r3
 8003902:	4b08      	ldr	r3, [pc, #32]	; (8003924 <gsm_send_data_queue_pop+0x90>)
 8003904:	f883 2502 	strb.w	r2, [r3, #1282]	; 0x502

    if (gsm_urc_queue.count == 0) {
 8003908:	4b06      	ldr	r3, [pc, #24]	; (8003924 <gsm_send_data_queue_pop+0x90>)
 800390a:	f893 3502 	ldrb.w	r3, [r3, #1282]	; 0x502
 800390e:	2b00      	cmp	r3, #0
 8003910:	d103      	bne.n	800391a <gsm_send_data_queue_pop+0x86>
        gsm_urc_queue.push_done = false;
 8003912:	4b04      	ldr	r3, [pc, #16]	; (8003924 <gsm_send_data_queue_pop+0x90>)
 8003914:	2200      	movs	r2, #0
 8003916:	f883 2503 	strb.w	r2, [r3, #1283]	; 0x503
    }
    
    return true;
 800391a:	2301      	movs	r3, #1
}
 800391c:	4618      	mov	r0, r3
 800391e:	3708      	adds	r7, #8
 8003920:	46bd      	mov	sp, r7
 8003922:	bd80      	pop	{r7, pc}
 8003924:	20000900 	.word	0x20000900
 8003928:	66666667 	.word	0x66666667

0800392c <gsm_send_data_queue_proces>:

void gsm_send_data_queue_proces(void) {
 800392c:	b580      	push	{r7, lr}
 800392e:	b082      	sub	sp, #8
 8003930:	af00      	add	r7, sp, #0
    uint8_t b;

    while (uart_sim_read(&b, 1) > 0) {
 8003932:	e02f      	b.n	8003994 <gsm_send_data_queue_proces+0x68>
        if (b == '\r' || b == '\n') {
 8003934:	79fb      	ldrb	r3, [r7, #7]
 8003936:	2b0d      	cmp	r3, #13
 8003938:	d002      	beq.n	8003940 <gsm_send_data_queue_proces+0x14>
 800393a:	79fb      	ldrb	r3, [r7, #7]
 800393c:	2b0a      	cmp	r3, #10
 800393e:	d110      	bne.n	8003962 <gsm_send_data_queue_proces+0x36>
            if (gsm_urc_line_index > 0) {
 8003940:	4b1a      	ldr	r3, [pc, #104]	; (80039ac <gsm_send_data_queue_proces+0x80>)
 8003942:	881b      	ldrh	r3, [r3, #0]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d025      	beq.n	8003994 <gsm_send_data_queue_proces+0x68>
                gsm_urc_line_buffer[gsm_urc_line_index] = '\0';
 8003948:	4b18      	ldr	r3, [pc, #96]	; (80039ac <gsm_send_data_queue_proces+0x80>)
 800394a:	881b      	ldrh	r3, [r3, #0]
 800394c:	461a      	mov	r2, r3
 800394e:	4b18      	ldr	r3, [pc, #96]	; (80039b0 <gsm_send_data_queue_proces+0x84>)
 8003950:	2100      	movs	r1, #0
 8003952:	5499      	strb	r1, [r3, r2]
                gsm_send_data_queue_push(gsm_urc_line_buffer);
 8003954:	4816      	ldr	r0, [pc, #88]	; (80039b0 <gsm_send_data_queue_proces+0x84>)
 8003956:	f7ff ff55 	bl	8003804 <gsm_send_data_queue_push>
                gsm_urc_line_index = 0;
 800395a:	4b14      	ldr	r3, [pc, #80]	; (80039ac <gsm_send_data_queue_proces+0x80>)
 800395c:	2200      	movs	r2, #0
 800395e:	801a      	strh	r2, [r3, #0]
            }
            continue;
 8003960:	e018      	b.n	8003994 <gsm_send_data_queue_proces+0x68>
        }
        if (gsm_urc_line_index < GSM_URC_LINE_MAX_LEN - 1) {
 8003962:	4b12      	ldr	r3, [pc, #72]	; (80039ac <gsm_send_data_queue_proces+0x80>)
 8003964:	881b      	ldrh	r3, [r3, #0]
 8003966:	2b7e      	cmp	r3, #126	; 0x7e
 8003968:	d80a      	bhi.n	8003980 <gsm_send_data_queue_proces+0x54>
            gsm_urc_line_buffer[gsm_urc_line_index++] = b;
 800396a:	4b10      	ldr	r3, [pc, #64]	; (80039ac <gsm_send_data_queue_proces+0x80>)
 800396c:	881b      	ldrh	r3, [r3, #0]
 800396e:	1c5a      	adds	r2, r3, #1
 8003970:	b291      	uxth	r1, r2
 8003972:	4a0e      	ldr	r2, [pc, #56]	; (80039ac <gsm_send_data_queue_proces+0x80>)
 8003974:	8011      	strh	r1, [r2, #0]
 8003976:	461a      	mov	r2, r3
 8003978:	79f9      	ldrb	r1, [r7, #7]
 800397a:	4b0d      	ldr	r3, [pc, #52]	; (80039b0 <gsm_send_data_queue_proces+0x84>)
 800397c:	5499      	strb	r1, [r3, r2]
 800397e:	e009      	b.n	8003994 <gsm_send_data_queue_proces+0x68>
        } else {
            gsm_urc_line_buffer[GSM_URC_LINE_MAX_LEN - 1] = '\0';
 8003980:	4b0b      	ldr	r3, [pc, #44]	; (80039b0 <gsm_send_data_queue_proces+0x84>)
 8003982:	2200      	movs	r2, #0
 8003984:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
            gsm_send_data_queue_push(gsm_urc_line_buffer);
 8003988:	4809      	ldr	r0, [pc, #36]	; (80039b0 <gsm_send_data_queue_proces+0x84>)
 800398a:	f7ff ff3b 	bl	8003804 <gsm_send_data_queue_push>
            gsm_urc_line_index = 0;
 800398e:	4b07      	ldr	r3, [pc, #28]	; (80039ac <gsm_send_data_queue_proces+0x80>)
 8003990:	2200      	movs	r2, #0
 8003992:	801a      	strh	r2, [r3, #0]
    while (uart_sim_read(&b, 1) > 0) {
 8003994:	1dfb      	adds	r3, r7, #7
 8003996:	2101      	movs	r1, #1
 8003998:	4618      	mov	r0, r3
 800399a:	f7ff f847 	bl	8002a2c <uart_sim_read>
 800399e:	4603      	mov	r3, r0
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d1c7      	bne.n	8003934 <gsm_send_data_queue_proces+0x8>
        }
    }
}
 80039a4:	bf00      	nop
 80039a6:	3708      	adds	r7, #8
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bd80      	pop	{r7, pc}
 80039ac:	20000e84 	.word	0x20000e84
 80039b0:	20000e04 	.word	0x20000e04

080039b4 <gsm_sms_validate_phone>:

gsm_sms_ctx_t gsm_sms_ctx;
static urc_t  sms_urc;


static bool gsm_sms_validate_phone(const char *phone) {
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b084      	sub	sp, #16
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
    if (!phone || phone[0] == '\0') {
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d003      	beq.n	80039ca <gsm_sms_validate_phone+0x16>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	781b      	ldrb	r3, [r3, #0]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d101      	bne.n	80039ce <gsm_sms_validate_phone+0x1a>
        return false;
 80039ca:	2300      	movs	r3, #0
 80039cc:	e031      	b.n	8003a32 <gsm_sms_validate_phone+0x7e>
    }
    
    size_t len = strlen(phone);
 80039ce:	6878      	ldr	r0, [r7, #4]
 80039d0:	f7fc fbc8 	bl	8000164 <strlen>
 80039d4:	60b8      	str	r0, [r7, #8]
    if (len < 8 || len > 15) {  
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	2b07      	cmp	r3, #7
 80039da:	d902      	bls.n	80039e2 <gsm_sms_validate_phone+0x2e>
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	2b0f      	cmp	r3, #15
 80039e0:	d901      	bls.n	80039e6 <gsm_sms_validate_phone+0x32>
        return false;
 80039e2:	2300      	movs	r3, #0
 80039e4:	e025      	b.n	8003a32 <gsm_sms_validate_phone+0x7e>
    }
    
    
    const char *p = phone;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	60fb      	str	r3, [r7, #12]
    if (*p == '+') {
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	781b      	ldrb	r3, [r3, #0]
 80039ee:	2b2b      	cmp	r3, #43	; 0x2b
 80039f0:	d11a      	bne.n	8003a28 <gsm_sms_validate_phone+0x74>
        p++;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	3301      	adds	r3, #1
 80039f6:	60fb      	str	r3, [r7, #12]
        len--;
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	3b01      	subs	r3, #1
 80039fc:	60bb      	str	r3, [r7, #8]
        if (len < 8 || len > 15) {
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	2b07      	cmp	r3, #7
 8003a02:	d902      	bls.n	8003a0a <gsm_sms_validate_phone+0x56>
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	2b0f      	cmp	r3, #15
 8003a08:	d90e      	bls.n	8003a28 <gsm_sms_validate_phone+0x74>
            return false;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	e011      	b.n	8003a32 <gsm_sms_validate_phone+0x7e>
        }
    }
    
    
    for (; *p != '\0'; p++) {
        if (*p < '0' || *p > '9') {
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	781b      	ldrb	r3, [r3, #0]
 8003a12:	2b2f      	cmp	r3, #47	; 0x2f
 8003a14:	d903      	bls.n	8003a1e <gsm_sms_validate_phone+0x6a>
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	781b      	ldrb	r3, [r3, #0]
 8003a1a:	2b39      	cmp	r3, #57	; 0x39
 8003a1c:	d901      	bls.n	8003a22 <gsm_sms_validate_phone+0x6e>
            return false;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	e007      	b.n	8003a32 <gsm_sms_validate_phone+0x7e>
    for (; *p != '\0'; p++) {
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	3301      	adds	r3, #1
 8003a26:	60fb      	str	r3, [r7, #12]
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	781b      	ldrb	r3, [r3, #0]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d1ee      	bne.n	8003a0e <gsm_sms_validate_phone+0x5a>
        }
    }
    
    return true;
 8003a30:	2301      	movs	r3, #1
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	3710      	adds	r7, #16
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}
	...

08003a3c <gsm_sms_init>:

void gsm_sms_init(void){
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b086      	sub	sp, #24
 8003a40:	af00      	add	r7, sp, #0
    memset(&gsm_sms_ctx, 0, sizeof(gsm_sms_ctx));
 8003a42:	f44f 72cc 	mov.w	r2, #408	; 0x198
 8003a46:	2100      	movs	r1, #0
 8003a48:	4834      	ldr	r0, [pc, #208]	; (8003b1c <gsm_sms_init+0xe0>)
 8003a4a:	f000 ff3a 	bl	80048c2 <memset>
    gsm_sms_ctx.state       = GSM_SMS_IDLE;
 8003a4e:	4b33      	ldr	r3, [pc, #204]	; (8003b1c <gsm_sms_init+0xe0>)
 8003a50:	2200      	movs	r2, #0
 8003a52:	701a      	strb	r2, [r3, #0]
    gsm_sms_ctx.timeout_ms  = TIME_OUT;
 8003a54:	4b31      	ldr	r3, [pc, #196]	; (8003b1c <gsm_sms_init+0xe0>)
 8003a56:	f242 7210 	movw	r2, #10000	; 0x2710
 8003a5a:	609a      	str	r2, [r3, #8]
    gsm_sms_ctx.retry_count = 0;
 8003a5c:	4b2f      	ldr	r3, [pc, #188]	; (8003b1c <gsm_sms_init+0xe0>)
 8003a5e:	2200      	movs	r2, #0
 8003a60:	731a      	strb	r2, [r3, #12]

    
    uint8_t buf[SMS_TARGET_SIZE];
    w25qxx_read(SMS_TARGET_ADDR, buf, SMS_TARGET_SIZE);
 8003a62:	1d3b      	adds	r3, r7, #4
 8003a64:	2210      	movs	r2, #16
 8003a66:	4619      	mov	r1, r3
 8003a68:	2000      	movs	r0, #0
 8003a6a:	f7fe fca1 	bl	80023b0 <w25qxx_read>

    bool all_ff_or_zero = true;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	75fb      	strb	r3, [r7, #23]
    for (uint8_t i = 0; i < SMS_TARGET_SIZE; i++) {
 8003a72:	2300      	movs	r3, #0
 8003a74:	75bb      	strb	r3, [r7, #22]
 8003a76:	e015      	b.n	8003aa4 <gsm_sms_init+0x68>
        if (buf[i] != 0xFF && buf[i] != 0x00) {
 8003a78:	7dbb      	ldrb	r3, [r7, #22]
 8003a7a:	f107 0218 	add.w	r2, r7, #24
 8003a7e:	4413      	add	r3, r2
 8003a80:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8003a84:	2bff      	cmp	r3, #255	; 0xff
 8003a86:	d00a      	beq.n	8003a9e <gsm_sms_init+0x62>
 8003a88:	7dbb      	ldrb	r3, [r7, #22]
 8003a8a:	f107 0218 	add.w	r2, r7, #24
 8003a8e:	4413      	add	r3, r2
 8003a90:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d002      	beq.n	8003a9e <gsm_sms_init+0x62>
            all_ff_or_zero = false;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	75fb      	strb	r3, [r7, #23]
            break;
 8003a9c:	e005      	b.n	8003aaa <gsm_sms_init+0x6e>
    for (uint8_t i = 0; i < SMS_TARGET_SIZE; i++) {
 8003a9e:	7dbb      	ldrb	r3, [r7, #22]
 8003aa0:	3301      	adds	r3, #1
 8003aa2:	75bb      	strb	r3, [r7, #22]
 8003aa4:	7dbb      	ldrb	r3, [r7, #22]
 8003aa6:	2b0f      	cmp	r3, #15
 8003aa8:	d9e6      	bls.n	8003a78 <gsm_sms_init+0x3c>
        }
    }

    if (!all_ff_or_zero) {
 8003aaa:	7dfb      	ldrb	r3, [r7, #23]
 8003aac:	f083 0301 	eor.w	r3, r3, #1
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d028      	beq.n	8003b08 <gsm_sms_init+0xcc>
        
        memcpy(gsm_sms_ctx.target_phone, buf, SMS_TARGET_SIZE - 1);
 8003ab6:	1d3b      	adds	r3, r7, #4
 8003ab8:	220f      	movs	r2, #15
 8003aba:	4619      	mov	r1, r3
 8003abc:	4818      	ldr	r0, [pc, #96]	; (8003b20 <gsm_sms_init+0xe4>)
 8003abe:	f000 fef5 	bl	80048ac <memcpy>
        gsm_sms_ctx.target_phone[SMS_TARGET_SIZE - 1] = '\0';
 8003ac2:	4b16      	ldr	r3, [pc, #88]	; (8003b1c <gsm_sms_init+0xe0>)
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	771a      	strb	r2, [r3, #28]
        
        
        if (gsm_sms_validate_phone(gsm_sms_ctx.target_phone)) {
 8003ac8:	4815      	ldr	r0, [pc, #84]	; (8003b20 <gsm_sms_init+0xe4>)
 8003aca:	f7ff ff73 	bl	80039b4 <gsm_sms_validate_phone>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d00c      	beq.n	8003aee <gsm_sms_init+0xb2>
            gsm_sms_ctx.target_valid = true;
 8003ad4:	4b11      	ldr	r3, [pc, #68]	; (8003b1c <gsm_sms_init+0xe0>)
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	775a      	strb	r2, [r3, #29]
            send_debug(">>> [SMS] load target from flash: ");
 8003ada:	4812      	ldr	r0, [pc, #72]	; (8003b24 <gsm_sms_init+0xe8>)
 8003adc:	f7ff f804 	bl	8002ae8 <send_debug>
            send_debug(gsm_sms_ctx.target_phone);
 8003ae0:	480f      	ldr	r0, [pc, #60]	; (8003b20 <gsm_sms_init+0xe4>)
 8003ae2:	f7ff f801 	bl	8002ae8 <send_debug>
            send_debug("\r\n");
 8003ae6:	4810      	ldr	r0, [pc, #64]	; (8003b28 <gsm_sms_init+0xec>)
 8003ae8:	f7fe fffe 	bl	8002ae8 <send_debug>
        }
    } else {
        gsm_sms_ctx.target_valid = false;
        send_debug(">>> [SMS] no target in flash\r\n");
    }
}
 8003aec:	e012      	b.n	8003b14 <gsm_sms_init+0xd8>
            gsm_sms_ctx.target_valid = false;
 8003aee:	4b0b      	ldr	r3, [pc, #44]	; (8003b1c <gsm_sms_init+0xe0>)
 8003af0:	2200      	movs	r2, #0
 8003af2:	775a      	strb	r2, [r3, #29]
            send_debug(">>> [SMS] s khng hp l trong flash: ");
 8003af4:	480d      	ldr	r0, [pc, #52]	; (8003b2c <gsm_sms_init+0xf0>)
 8003af6:	f7fe fff7 	bl	8002ae8 <send_debug>
            send_debug(gsm_sms_ctx.target_phone);
 8003afa:	4809      	ldr	r0, [pc, #36]	; (8003b20 <gsm_sms_init+0xe4>)
 8003afc:	f7fe fff4 	bl	8002ae8 <send_debug>
            send_debug("\r\n");
 8003b00:	4809      	ldr	r0, [pc, #36]	; (8003b28 <gsm_sms_init+0xec>)
 8003b02:	f7fe fff1 	bl	8002ae8 <send_debug>
}
 8003b06:	e005      	b.n	8003b14 <gsm_sms_init+0xd8>
        gsm_sms_ctx.target_valid = false;
 8003b08:	4b04      	ldr	r3, [pc, #16]	; (8003b1c <gsm_sms_init+0xe0>)
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	775a      	strb	r2, [r3, #29]
        send_debug(">>> [SMS] no target in flash\r\n");
 8003b0e:	4808      	ldr	r0, [pc, #32]	; (8003b30 <gsm_sms_init+0xf4>)
 8003b10:	f7fe ffea 	bl	8002ae8 <send_debug>
}
 8003b14:	bf00      	nop
 8003b16:	3718      	adds	r7, #24
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}
 8003b1c:	200014b0 	.word	0x200014b0
 8003b20:	200014bd 	.word	0x200014bd
 8003b24:	0800a384 	.word	0x0800a384
 8003b28:	0800a3a8 	.word	0x0800a3a8
 8003b2c:	0800a3ac 	.word	0x0800a3ac
 8003b30:	0800a3dc 	.word	0x0800a3dc

08003b34 <gsm_sms_reset_flow>:

static void gsm_sms_reset_flow(void){
 8003b34:	b480      	push	{r7}
 8003b36:	af00      	add	r7, sp, #0
    gsm_sms_ctx.send.step    = 0;
 8003b38:	4b07      	ldr	r3, [pc, #28]	; (8003b58 <gsm_sms_reset_flow+0x24>)
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	f883 2020 	strb.w	r2, [r3, #32]
    gsm_sms_ctx.send.retry   = 0;
 8003b40:	4b05      	ldr	r3, [pc, #20]	; (8003b58 <gsm_sms_reset_flow+0x24>)
 8003b42:	2200      	movs	r2, #0
 8003b44:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    gsm_sms_ctx.receive.step = 0;
 8003b48:	4b03      	ldr	r3, [pc, #12]	; (8003b58 <gsm_sms_reset_flow+0x24>)
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
}
 8003b50:	bf00      	nop
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bc80      	pop	{r7}
 8003b56:	4770      	bx	lr
 8003b58:	200014b0 	.word	0x200014b0

08003b5c <gsm_sms_handle_error>:

static void gsm_sms_handle_error(void)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b082      	sub	sp, #8
 8003b60:	af00      	add	r7, sp, #0
    gsm_sms_ctx.retry_count++;
 8003b62:	4b1a      	ldr	r3, [pc, #104]	; (8003bcc <gsm_sms_handle_error+0x70>)
 8003b64:	7b1b      	ldrb	r3, [r3, #12]
 8003b66:	3301      	adds	r3, #1
 8003b68:	b2da      	uxtb	r2, r3
 8003b6a:	4b18      	ldr	r3, [pc, #96]	; (8003bcc <gsm_sms_handle_error+0x70>)
 8003b6c:	731a      	strb	r2, [r3, #12]
    if (gsm_sms_ctx.retry_count < 3) {
 8003b6e:	4b17      	ldr	r3, [pc, #92]	; (8003bcc <gsm_sms_handle_error+0x70>)
 8003b70:	7b1b      	ldrb	r3, [r3, #12]
 8003b72:	2b02      	cmp	r3, #2
 8003b74:	d81b      	bhi.n	8003bae <gsm_sms_handle_error+0x52>
        send_debug(">>> [SMS] Retry ");
 8003b76:	4816      	ldr	r0, [pc, #88]	; (8003bd0 <gsm_sms_handle_error+0x74>)
 8003b78:	f7fe ffb6 	bl	8002ae8 <send_debug>
        char buf[8];
        snprintf(buf, sizeof(buf), "%d", gsm_sms_ctx.retry_count);
 8003b7c:	4b13      	ldr	r3, [pc, #76]	; (8003bcc <gsm_sms_handle_error+0x70>)
 8003b7e:	7b1b      	ldrb	r3, [r3, #12]
 8003b80:	4638      	mov	r0, r7
 8003b82:	4a14      	ldr	r2, [pc, #80]	; (8003bd4 <gsm_sms_handle_error+0x78>)
 8003b84:	2108      	movs	r1, #8
 8003b86:	f000 fea5 	bl	80048d4 <snprintf>
        send_debug(buf);
 8003b8a:	463b      	mov	r3, r7
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f7fe ffab 	bl	8002ae8 <send_debug>
        send_debug("/3\r\n");
 8003b92:	4811      	ldr	r0, [pc, #68]	; (8003bd8 <gsm_sms_handle_error+0x7c>)
 8003b94:	f7fe ffa8 	bl	8002ae8 <send_debug>

        gsm_sms_ctx.state      = GSM_SMS_IDLE;
 8003b98:	4b0c      	ldr	r3, [pc, #48]	; (8003bcc <gsm_sms_handle_error+0x70>)
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	701a      	strb	r2, [r3, #0]
        gsm_sms_reset_flow();
 8003b9e:	f7ff ffc9 	bl	8003b34 <gsm_sms_reset_flow>
        gsm_sms_ctx.time_stamp = get_tick_ms();
 8003ba2:	f7fe fc8d 	bl	80024c0 <get_tick_ms>
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	4b08      	ldr	r3, [pc, #32]	; (8003bcc <gsm_sms_handle_error+0x70>)
 8003baa:	605a      	str	r2, [r3, #4]
        send_debug(">>> [SMS] Retry 3 times failed\r\n");
        gsm_sms_ctx.state       = GSM_SMS_ERROR;
        gsm_sms_reset_flow();
        gsm_sms_ctx.retry_count = 0;
    }
}
 8003bac:	e00a      	b.n	8003bc4 <gsm_sms_handle_error+0x68>
        send_debug(">>> [SMS] Retry 3 times failed\r\n");
 8003bae:	480b      	ldr	r0, [pc, #44]	; (8003bdc <gsm_sms_handle_error+0x80>)
 8003bb0:	f7fe ff9a 	bl	8002ae8 <send_debug>
        gsm_sms_ctx.state       = GSM_SMS_ERROR;
 8003bb4:	4b05      	ldr	r3, [pc, #20]	; (8003bcc <gsm_sms_handle_error+0x70>)
 8003bb6:	2205      	movs	r2, #5
 8003bb8:	701a      	strb	r2, [r3, #0]
        gsm_sms_reset_flow();
 8003bba:	f7ff ffbb 	bl	8003b34 <gsm_sms_reset_flow>
        gsm_sms_ctx.retry_count = 0;
 8003bbe:	4b03      	ldr	r3, [pc, #12]	; (8003bcc <gsm_sms_handle_error+0x70>)
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	731a      	strb	r2, [r3, #12]
}
 8003bc4:	bf00      	nop
 8003bc6:	3708      	adds	r7, #8
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	200014b0 	.word	0x200014b0
 8003bd0:	0800a3fc 	.word	0x0800a3fc
 8003bd4:	0800a410 	.word	0x0800a410
 8003bd8:	0800a414 	.word	0x0800a414
 8003bdc:	0800a41c 	.word	0x0800a41c

08003be0 <gsm_sms_send>:


bool gsm_sms_send(const char *phone, const char *text){
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b082      	sub	sp, #8
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
 8003be8:	6039      	str	r1, [r7, #0]
    if (gsm_sms_ctx.state != GSM_SMS_IDLE) {
 8003bea:	4b2b      	ldr	r3, [pc, #172]	; (8003c98 <gsm_sms_send+0xb8>)
 8003bec:	781b      	ldrb	r3, [r3, #0]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d004      	beq.n	8003bfc <gsm_sms_send+0x1c>
        send_debug(">>> [SMS] busy\r\n");
 8003bf2:	482a      	ldr	r0, [pc, #168]	; (8003c9c <gsm_sms_send+0xbc>)
 8003bf4:	f7fe ff78 	bl	8002ae8 <send_debug>
        return false;
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	e049      	b.n	8003c90 <gsm_sms_send+0xb0>
    }

    if (!gsm_sms_ctx.target_valid) {
 8003bfc:	4b26      	ldr	r3, [pc, #152]	; (8003c98 <gsm_sms_send+0xb8>)
 8003bfe:	7f5b      	ldrb	r3, [r3, #29]
 8003c00:	f083 0301 	eor.w	r3, r3, #1
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d004      	beq.n	8003c14 <gsm_sms_send+0x34>
        send_debug(">>> [SMS] no target phone\r\n");
 8003c0a:	4825      	ldr	r0, [pc, #148]	; (8003ca0 <gsm_sms_send+0xc0>)
 8003c0c:	f7fe ff6c 	bl	8002ae8 <send_debug>
        return false;
 8003c10:	2300      	movs	r3, #0
 8003c12:	e03d      	b.n	8003c90 <gsm_sms_send+0xb0>
    }

    
    if (phone && phone[0] != '\0' &&
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d010      	beq.n	8003c3c <gsm_sms_send+0x5c>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	781b      	ldrb	r3, [r3, #0]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d00c      	beq.n	8003c3c <gsm_sms_send+0x5c>
        strncmp(phone, gsm_sms_ctx.target_phone, sizeof(gsm_sms_ctx.target_phone)) != 0) {
 8003c22:	2210      	movs	r2, #16
 8003c24:	491f      	ldr	r1, [pc, #124]	; (8003ca4 <gsm_sms_send+0xc4>)
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f000 feb4 	bl	8004994 <strncmp>
 8003c2c:	4603      	mov	r3, r0
    if (phone && phone[0] != '\0' &&
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d004      	beq.n	8003c3c <gsm_sms_send+0x5c>
        send_debug(">>> [SMS] invalid phone (not target)\r\n");
 8003c32:	481d      	ldr	r0, [pc, #116]	; (8003ca8 <gsm_sms_send+0xc8>)
 8003c34:	f7fe ff58 	bl	8002ae8 <send_debug>
        return false;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	e029      	b.n	8003c90 <gsm_sms_send+0xb0>
    }

    if (!text || text[0] == '\0') {
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d003      	beq.n	8003c4a <gsm_sms_send+0x6a>
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	781b      	ldrb	r3, [r3, #0]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d104      	bne.n	8003c54 <gsm_sms_send+0x74>
        send_debug(">>> [SMS] empty text\r\n");
 8003c4a:	4818      	ldr	r0, [pc, #96]	; (8003cac <gsm_sms_send+0xcc>)
 8003c4c:	f7fe ff4c 	bl	8002ae8 <send_debug>
        return false;
 8003c50:	2300      	movs	r3, #0
 8003c52:	e01d      	b.n	8003c90 <gsm_sms_send+0xb0>
    }

    
    strncpy(gsm_sms_ctx.send.phone, gsm_sms_ctx.target_phone,
 8003c54:	220f      	movs	r2, #15
 8003c56:	4913      	ldr	r1, [pc, #76]	; (8003ca4 <gsm_sms_send+0xc4>)
 8003c58:	4815      	ldr	r0, [pc, #84]	; (8003cb0 <gsm_sms_send+0xd0>)
 8003c5a:	f000 fead 	bl	80049b8 <strncpy>
            sizeof(gsm_sms_ctx.send.phone) - 1);
    gsm_sms_ctx.send.phone[sizeof(gsm_sms_ctx.send.phone) - 1] = '\0';
 8003c5e:	4b0e      	ldr	r3, [pc, #56]	; (8003c98 <gsm_sms_send+0xb8>)
 8003c60:	2200      	movs	r2, #0
 8003c62:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    strncpy(gsm_sms_ctx.send.text, text,
 8003c66:	22a0      	movs	r2, #160	; 0xa0
 8003c68:	6839      	ldr	r1, [r7, #0]
 8003c6a:	4812      	ldr	r0, [pc, #72]	; (8003cb4 <gsm_sms_send+0xd4>)
 8003c6c:	f000 fea4 	bl	80049b8 <strncpy>
            sizeof(gsm_sms_ctx.send.text) - 1);
    gsm_sms_ctx.send.text[sizeof(gsm_sms_ctx.send.text) - 1] = '\0';
 8003c70:	4b09      	ldr	r3, [pc, #36]	; (8003c98 <gsm_sms_send+0xb8>)
 8003c72:	2200      	movs	r2, #0
 8003c74:	f883 20d9 	strb.w	r2, [r3, #217]	; 0xd9

    gsm_sms_ctx.send.step  = 0;
 8003c78:	4b07      	ldr	r3, [pc, #28]	; (8003c98 <gsm_sms_send+0xb8>)
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	f883 2020 	strb.w	r2, [r3, #32]
    gsm_sms_ctx.send.retry = 0;
 8003c80:	4b05      	ldr	r3, [pc, #20]	; (8003c98 <gsm_sms_send+0xb8>)
 8003c82:	2200      	movs	r2, #0
 8003c84:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    gsm_sms_ctx.state      = GSM_SMS_SEND;
 8003c88:	4b03      	ldr	r3, [pc, #12]	; (8003c98 <gsm_sms_send+0xb8>)
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	701a      	strb	r2, [r3, #0]

    return true;
 8003c8e:	2301      	movs	r3, #1
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	3708      	adds	r7, #8
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}
 8003c98:	200014b0 	.word	0x200014b0
 8003c9c:	0800a440 	.word	0x0800a440
 8003ca0:	0800a454 	.word	0x0800a454
 8003ca4:	200014bd 	.word	0x200014bd
 8003ca8:	0800a470 	.word	0x0800a470
 8003cac:	0800a498 	.word	0x0800a498
 8003cb0:	200014d9 	.word	0x200014d9
 8003cb4:	200014e9 	.word	0x200014e9

08003cb8 <gsm_sms_phase_send>:

bool gsm_sms_phase_send(void){
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b0a4      	sub	sp, #144	; 0x90
 8003cbc:	af00      	add	r7, sp, #0
    char line[80];
    switch (gsm_sms_ctx.send.step) {
 8003cbe:	4b65      	ldr	r3, [pc, #404]	; (8003e54 <gsm_sms_phase_send+0x19c>)
 8003cc0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d019      	beq.n	8003cfc <gsm_sms_phase_send+0x44>
 8003cc8:	2b02      	cmp	r3, #2
 8003cca:	d071      	beq.n	8003db0 <gsm_sms_phase_send+0xf8>
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d000      	beq.n	8003cd2 <gsm_sms_phase_send+0x1a>
                return false;
            }
            break;
        }
        default:
            break;
 8003cd0:	e0ba      	b.n	8003e48 <gsm_sms_phase_send+0x190>
            snprintf(cmd, sizeof(cmd), "AT+CMGS=\"%s\"\r\n", gsm_sms_ctx.send.phone);
 8003cd2:	4638      	mov	r0, r7
 8003cd4:	4b60      	ldr	r3, [pc, #384]	; (8003e58 <gsm_sms_phase_send+0x1a0>)
 8003cd6:	4a61      	ldr	r2, [pc, #388]	; (8003e5c <gsm_sms_phase_send+0x1a4>)
 8003cd8:	2140      	movs	r1, #64	; 0x40
 8003cda:	f000 fdfb 	bl	80048d4 <snprintf>
            send_at(cmd);
 8003cde:	463b      	mov	r3, r7
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f7fe feed 	bl	8002ac0 <send_at>
            gsm_sms_ctx.send.step    = 1;
 8003ce6:	4b5b      	ldr	r3, [pc, #364]	; (8003e54 <gsm_sms_phase_send+0x19c>)
 8003ce8:	2201      	movs	r2, #1
 8003cea:	f883 2020 	strb.w	r2, [r3, #32]
            gsm_sms_ctx.time_stamp   = get_tick_ms();
 8003cee:	f7fe fbe7 	bl	80024c0 <get_tick_ms>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	4b57      	ldr	r3, [pc, #348]	; (8003e54 <gsm_sms_phase_send+0x19c>)
 8003cf6:	605a      	str	r2, [r3, #4]
            break;
 8003cf8:	bf00      	nop
 8003cfa:	e0a5      	b.n	8003e48 <gsm_sms_phase_send+0x190>
                if (is_timeout(gsm_sms_ctx.time_stamp, 200)){
 8003cfc:	4b55      	ldr	r3, [pc, #340]	; (8003e54 <gsm_sms_phase_send+0x19c>)
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	21c8      	movs	r1, #200	; 0xc8
 8003d02:	4618      	mov	r0, r3
 8003d04:	f7fe ff04 	bl	8002b10 <is_timeout>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d01b      	beq.n	8003d46 <gsm_sms_phase_send+0x8e>
                                     (uint16_t)strlen(gsm_sms_ctx.send.text));
 8003d0e:	4854      	ldr	r0, [pc, #336]	; (8003e60 <gsm_sms_phase_send+0x1a8>)
 8003d10:	f7fc fa28 	bl	8000164 <strlen>
 8003d14:	4603      	mov	r3, r0
                    uart_send_string(SIM_UART, gsm_sms_ctx.send.text,
 8003d16:	b29b      	uxth	r3, r3
 8003d18:	461a      	mov	r2, r3
 8003d1a:	4951      	ldr	r1, [pc, #324]	; (8003e60 <gsm_sms_phase_send+0x1a8>)
 8003d1c:	4851      	ldr	r0, [pc, #324]	; (8003e64 <gsm_sms_phase_send+0x1ac>)
 8003d1e:	f7fe feb1 	bl	8002a84 <uart_send_string>
                    delay_ms(20); 
 8003d22:	2014      	movs	r0, #20
 8003d24:	f7fe fbe4 	bl	80024f0 <delay_ms>
                    uart_send_byte(SIM_UART,0x1A); 
 8003d28:	211a      	movs	r1, #26
 8003d2a:	484e      	ldr	r0, [pc, #312]	; (8003e64 <gsm_sms_phase_send+0x1ac>)
 8003d2c:	f7fe fe92 	bl	8002a54 <uart_send_byte>
                    gsm_sms_ctx.send.step  = 2;
 8003d30:	4b48      	ldr	r3, [pc, #288]	; (8003e54 <gsm_sms_phase_send+0x19c>)
 8003d32:	2202      	movs	r2, #2
 8003d34:	f883 2020 	strb.w	r2, [r3, #32]
                    gsm_sms_ctx.time_stamp = get_tick_ms();
 8003d38:	f7fe fbc2 	bl	80024c0 <get_tick_ms>
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	4b45      	ldr	r3, [pc, #276]	; (8003e54 <gsm_sms_phase_send+0x19c>)
 8003d40:	605a      	str	r2, [r3, #4]
                    return true;
 8003d42:	2301      	movs	r3, #1
 8003d44:	e081      	b.n	8003e4a <gsm_sms_phase_send+0x192>
                if (gsm_send_data_queue_pop(line, sizeof(line))) {
 8003d46:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003d4a:	2150      	movs	r1, #80	; 0x50
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f7ff fda1 	bl	8003894 <gsm_send_data_queue_pop>
 8003d52:	4603      	mov	r3, r0
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d019      	beq.n	8003d8c <gsm_sms_phase_send+0xd4>
                    log_raw_line(line);
 8003d58:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	f7fe feeb 	bl	8002b38 <log_raw_line>
                    if (at_parser_line(line, &sms_urc)) {
 8003d62:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003d66:	4940      	ldr	r1, [pc, #256]	; (8003e68 <gsm_sms_phase_send+0x1b0>)
 8003d68:	4618      	mov	r0, r3
 8003d6a:	f000 faad 	bl	80042c8 <at_parser_line>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d00b      	beq.n	8003d8c <gsm_sms_phase_send+0xd4>
                        if (sms_urc.type == URC_CMS_ERROR ||
 8003d74:	4b3c      	ldr	r3, [pc, #240]	; (8003e68 <gsm_sms_phase_send+0x1b0>)
 8003d76:	781b      	ldrb	r3, [r3, #0]
 8003d78:	2b0a      	cmp	r3, #10
 8003d7a:	d003      	beq.n	8003d84 <gsm_sms_phase_send+0xcc>
                            sms_urc.type == URC_ERROR) {
 8003d7c:	4b3a      	ldr	r3, [pc, #232]	; (8003e68 <gsm_sms_phase_send+0x1b0>)
 8003d7e:	781b      	ldrb	r3, [r3, #0]
                        if (sms_urc.type == URC_CMS_ERROR ||
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	d103      	bne.n	8003d8c <gsm_sms_phase_send+0xd4>
                            gsm_sms_handle_error();
 8003d84:	f7ff feea 	bl	8003b5c <gsm_sms_handle_error>
                            return false;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	e05e      	b.n	8003e4a <gsm_sms_phase_send+0x192>
                if (is_timeout(gsm_sms_ctx.time_stamp, gsm_sms_ctx.timeout_ms)) {
 8003d8c:	4b31      	ldr	r3, [pc, #196]	; (8003e54 <gsm_sms_phase_send+0x19c>)
 8003d8e:	685a      	ldr	r2, [r3, #4]
 8003d90:	4b30      	ldr	r3, [pc, #192]	; (8003e54 <gsm_sms_phase_send+0x19c>)
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	4619      	mov	r1, r3
 8003d96:	4610      	mov	r0, r2
 8003d98:	f7fe feba 	bl	8002b10 <is_timeout>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d04f      	beq.n	8003e42 <gsm_sms_phase_send+0x18a>
                    send_debug(">>> [SMS] timeout waiting '>'\r\n");
 8003da2:	4832      	ldr	r0, [pc, #200]	; (8003e6c <gsm_sms_phase_send+0x1b4>)
 8003da4:	f7fe fea0 	bl	8002ae8 <send_debug>
                    gsm_sms_handle_error();
 8003da8:	f7ff fed8 	bl	8003b5c <gsm_sms_handle_error>
                    return false;
 8003dac:	2300      	movs	r3, #0
 8003dae:	e04c      	b.n	8003e4a <gsm_sms_phase_send+0x192>
            if (gsm_send_data_queue_pop(line, sizeof(line))) {
 8003db0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003db4:	2150      	movs	r1, #80	; 0x50
 8003db6:	4618      	mov	r0, r3
 8003db8:	f7ff fd6c 	bl	8003894 <gsm_send_data_queue_pop>
 8003dbc:	4603      	mov	r3, r0
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d02d      	beq.n	8003e1e <gsm_sms_phase_send+0x166>
                log_raw_line(line);
 8003dc2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f7fe feb6 	bl	8002b38 <log_raw_line>
                if (at_parser_line(line, &sms_urc)) {
 8003dcc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003dd0:	4925      	ldr	r1, [pc, #148]	; (8003e68 <gsm_sms_phase_send+0x1b0>)
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f000 fa78 	bl	80042c8 <at_parser_line>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d01f      	beq.n	8003e1e <gsm_sms_phase_send+0x166>
                    if (sms_urc.type == URC_CMGS) {
 8003dde:	4b22      	ldr	r3, [pc, #136]	; (8003e68 <gsm_sms_phase_send+0x1b0>)
 8003de0:	781b      	ldrb	r3, [r3, #0]
 8003de2:	2b09      	cmp	r3, #9
 8003de4:	d01b      	beq.n	8003e1e <gsm_sms_phase_send+0x166>
                    } else if (sms_urc.type == URC_OK) {
 8003de6:	4b20      	ldr	r3, [pc, #128]	; (8003e68 <gsm_sms_phase_send+0x1b0>)
 8003de8:	781b      	ldrb	r3, [r3, #0]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d10b      	bne.n	8003e06 <gsm_sms_phase_send+0x14e>
                        send_debug(">>> [SMS] send OK\r\n");
 8003dee:	4820      	ldr	r0, [pc, #128]	; (8003e70 <gsm_sms_phase_send+0x1b8>)
 8003df0:	f7fe fe7a 	bl	8002ae8 <send_debug>
                        gsm_sms_ctx.state       = GSM_SMS_DONE;
 8003df4:	4b17      	ldr	r3, [pc, #92]	; (8003e54 <gsm_sms_phase_send+0x19c>)
 8003df6:	2204      	movs	r2, #4
 8003df8:	701a      	strb	r2, [r3, #0]
                        gsm_sms_ctx.retry_count = 0;
 8003dfa:	4b16      	ldr	r3, [pc, #88]	; (8003e54 <gsm_sms_phase_send+0x19c>)
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	731a      	strb	r2, [r3, #12]
                        gsm_sms_reset_flow();
 8003e00:	f7ff fe98 	bl	8003b34 <gsm_sms_reset_flow>
 8003e04:	e00b      	b.n	8003e1e <gsm_sms_phase_send+0x166>
                    } else if (sms_urc.type == URC_CMS_ERROR ||
 8003e06:	4b18      	ldr	r3, [pc, #96]	; (8003e68 <gsm_sms_phase_send+0x1b0>)
 8003e08:	781b      	ldrb	r3, [r3, #0]
 8003e0a:	2b0a      	cmp	r3, #10
 8003e0c:	d003      	beq.n	8003e16 <gsm_sms_phase_send+0x15e>
                               sms_urc.type == URC_ERROR) {    
 8003e0e:	4b16      	ldr	r3, [pc, #88]	; (8003e68 <gsm_sms_phase_send+0x1b0>)
 8003e10:	781b      	ldrb	r3, [r3, #0]
                    } else if (sms_urc.type == URC_CMS_ERROR ||
 8003e12:	2b01      	cmp	r3, #1
 8003e14:	d103      	bne.n	8003e1e <gsm_sms_phase_send+0x166>
                        gsm_sms_handle_error();
 8003e16:	f7ff fea1 	bl	8003b5c <gsm_sms_handle_error>
                        return false;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	e015      	b.n	8003e4a <gsm_sms_phase_send+0x192>
            if (is_timeout(gsm_sms_ctx.time_stamp, gsm_sms_ctx.timeout_ms)) {
 8003e1e:	4b0d      	ldr	r3, [pc, #52]	; (8003e54 <gsm_sms_phase_send+0x19c>)
 8003e20:	685a      	ldr	r2, [r3, #4]
 8003e22:	4b0c      	ldr	r3, [pc, #48]	; (8003e54 <gsm_sms_phase_send+0x19c>)
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	4619      	mov	r1, r3
 8003e28:	4610      	mov	r0, r2
 8003e2a:	f7fe fe71 	bl	8002b10 <is_timeout>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d008      	beq.n	8003e46 <gsm_sms_phase_send+0x18e>
                send_debug(">>> [SMS] timeout waiting OK\r\n");
 8003e34:	480f      	ldr	r0, [pc, #60]	; (8003e74 <gsm_sms_phase_send+0x1bc>)
 8003e36:	f7fe fe57 	bl	8002ae8 <send_debug>
                gsm_sms_handle_error();
 8003e3a:	f7ff fe8f 	bl	8003b5c <gsm_sms_handle_error>
                return false;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	e003      	b.n	8003e4a <gsm_sms_phase_send+0x192>
                break;
 8003e42:	bf00      	nop
 8003e44:	e000      	b.n	8003e48 <gsm_sms_phase_send+0x190>
            break;
 8003e46:	bf00      	nop
        }
    return false;
 8003e48:	2300      	movs	r3, #0
}
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	3790      	adds	r7, #144	; 0x90
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}
 8003e52:	bf00      	nop
 8003e54:	200014b0 	.word	0x200014b0
 8003e58:	200014d9 	.word	0x200014d9
 8003e5c:	0800a4b0 	.word	0x0800a4b0
 8003e60:	200014e9 	.word	0x200014e9
 8003e64:	40013800 	.word	0x40013800
 8003e68:	20000e88 	.word	0x20000e88
 8003e6c:	0800a4c0 	.word	0x0800a4c0
 8003e70:	0800a4e0 	.word	0x0800a4e0
 8003e74:	0800a4f4 	.word	0x0800a4f4

08003e78 <gsm_sms_reciv>:


bool gsm_sms_reciv (void){
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b0c0      	sub	sp, #256	; 0x100
 8003e7c:	af00      	add	r7, sp, #0
    char line [200];
    switch (gsm_sms_ctx.receive.step)
 8003e7e:	4bb3      	ldr	r3, [pc, #716]	; (800414c <gsm_sms_reciv+0x2d4>)
 8003e80:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8003e84:	2b05      	cmp	r3, #5
 8003e86:	f200 8153 	bhi.w	8004130 <gsm_sms_reciv+0x2b8>
 8003e8a:	a201      	add	r2, pc, #4	; (adr r2, 8003e90 <gsm_sms_reciv+0x18>)
 8003e8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e90:	08003ea9 	.word	0x08003ea9
 8003e94:	08003ec9 	.word	0x08003ec9
 8003e98:	08003f1b 	.word	0x08003f1b
 8003e9c:	08003f49 	.word	0x08003f49
 8003ea0:	08004063 	.word	0x08004063
 8003ea4:	08004095 	.word	0x08004095
    {
    case 0:
        send_debug(">>> turn on nontify\r\n");
 8003ea8:	48a9      	ldr	r0, [pc, #676]	; (8004150 <gsm_sms_reciv+0x2d8>)
 8003eaa:	f7fe fe1d 	bl	8002ae8 <send_debug>
        send_at("AT+CNMI=2,1,0,0,0\r\n");
 8003eae:	48a9      	ldr	r0, [pc, #676]	; (8004154 <gsm_sms_reciv+0x2dc>)
 8003eb0:	f7fe fe06 	bl	8002ac0 <send_at>
        gsm_sms_ctx.time_stamp = get_tick_ms();
 8003eb4:	f7fe fb04 	bl	80024c0 <get_tick_ms>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	4ba4      	ldr	r3, [pc, #656]	; (800414c <gsm_sms_reciv+0x2d4>)
 8003ebc:	605a      	str	r2, [r3, #4]
        gsm_sms_ctx.receive.step = 1;
 8003ebe:	4ba3      	ldr	r3, [pc, #652]	; (800414c <gsm_sms_reciv+0x2d4>)
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
        break;
 8003ec6:	e13a      	b.n	800413e <gsm_sms_reciv+0x2c6>
    
    case 1:
        if(gsm_send_data_queue_pop(line, sizeof(line))){
 8003ec8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003ecc:	21c8      	movs	r1, #200	; 0xc8
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f7ff fce0 	bl	8003894 <gsm_send_data_queue_pop>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	f000 812c 	beq.w	8004134 <gsm_sms_reciv+0x2bc>
            if(at_parser_line(line, &sms_urc)){
 8003edc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003ee0:	499d      	ldr	r1, [pc, #628]	; (8004158 <gsm_sms_reciv+0x2e0>)
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f000 f9f0 	bl	80042c8 <at_parser_line>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	f000 8122 	beq.w	8004134 <gsm_sms_reciv+0x2bc>
                if(sms_urc.type == URC_CMTI){
 8003ef0:	4b99      	ldr	r3, [pc, #612]	; (8004158 <gsm_sms_reciv+0x2e0>)
 8003ef2:	781b      	ldrb	r3, [r3, #0]
 8003ef4:	2b0b      	cmp	r3, #11
 8003ef6:	f040 811d 	bne.w	8004134 <gsm_sms_reciv+0x2bc>
                    gsm_sms_ctx.receive.index = sms_urc.v1;
 8003efa:	4b97      	ldr	r3, [pc, #604]	; (8004158 <gsm_sms_reciv+0x2e0>)
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	b2da      	uxtb	r2, r3
 8003f00:	4b92      	ldr	r3, [pc, #584]	; (800414c <gsm_sms_reciv+0x2d4>)
 8003f02:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
                    gsm_sms_ctx.receive.step  = 2;
 8003f06:	4b91      	ldr	r3, [pc, #580]	; (800414c <gsm_sms_reciv+0x2d4>)
 8003f08:	2202      	movs	r2, #2
 8003f0a:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
                    gsm_sms_ctx.time_stamp    = get_tick_ms();
 8003f0e:	f7fe fad7 	bl	80024c0 <get_tick_ms>
 8003f12:	4602      	mov	r2, r0
 8003f14:	4b8d      	ldr	r3, [pc, #564]	; (800414c <gsm_sms_reciv+0x2d4>)
 8003f16:	605a      	str	r2, [r3, #4]
                }
            }
        }
        break;
 8003f18:	e10c      	b.n	8004134 <gsm_sms_reciv+0x2bc>
    case 2:{ 
        char cmd[32];
        snprintf(cmd, sizeof(cmd), "AT+CMGR=%d\r\n", gsm_sms_ctx.receive.index);
 8003f1a:	4b8c      	ldr	r3, [pc, #560]	; (800414c <gsm_sms_reciv+0x2d4>)
 8003f1c:	f893 30e4 	ldrb.w	r3, [r3, #228]	; 0xe4
 8003f20:	4638      	mov	r0, r7
 8003f22:	4a8e      	ldr	r2, [pc, #568]	; (800415c <gsm_sms_reciv+0x2e4>)
 8003f24:	2120      	movs	r1, #32
 8003f26:	f000 fcd5 	bl	80048d4 <snprintf>
        send_at(cmd);
 8003f2a:	463b      	mov	r3, r7
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	f7fe fdc7 	bl	8002ac0 <send_at>
        gsm_sms_ctx.receive.step  = 3;
 8003f32:	4b86      	ldr	r3, [pc, #536]	; (800414c <gsm_sms_reciv+0x2d4>)
 8003f34:	2203      	movs	r2, #3
 8003f36:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
        gsm_sms_ctx.time_stamp    = get_tick_ms();
 8003f3a:	f7fe fac1 	bl	80024c0 <get_tick_ms>
 8003f3e:	4602      	mov	r2, r0
 8003f40:	4b82      	ldr	r3, [pc, #520]	; (800414c <gsm_sms_reciv+0x2d4>)
 8003f42:	605a      	str	r2, [r3, #4]
        break;
 8003f44:	bf00      	nop
 8003f46:	e0fa      	b.n	800413e <gsm_sms_reciv+0x2c6>
    }
    case 3:
        if (gsm_send_data_queue_pop(line, sizeof(line))) {
 8003f48:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003f4c:	21c8      	movs	r1, #200	; 0xc8
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f7ff fca0 	bl	8003894 <gsm_send_data_queue_pop>
 8003f54:	4603      	mov	r3, r0
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d072      	beq.n	8004040 <gsm_sms_reciv+0x1c8>
            log_raw_line(line);
 8003f5a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f7fe fdea 	bl	8002b38 <log_raw_line>
            if (at_parser_line(line, &sms_urc)) {
 8003f64:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003f68:	497b      	ldr	r1, [pc, #492]	; (8004158 <gsm_sms_reciv+0x2e0>)
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f000 f9ac 	bl	80042c8 <at_parser_line>
 8003f70:	4603      	mov	r3, r0
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d064      	beq.n	8004040 <gsm_sms_reciv+0x1c8>
                
                if (sms_urc.type == URC_CMGR) {
 8003f76:	4b78      	ldr	r3, [pc, #480]	; (8004158 <gsm_sms_reciv+0x2e0>)
 8003f78:	781b      	ldrb	r3, [r3, #0]
 8003f7a:	2b0d      	cmp	r3, #13
 8003f7c:	d109      	bne.n	8003f92 <gsm_sms_reciv+0x11a>
                    strncpy(gsm_sms_ctx.receive.phone, sms_urc.text,
 8003f7e:	220f      	movs	r2, #15
 8003f80:	4977      	ldr	r1, [pc, #476]	; (8004160 <gsm_sms_reciv+0x2e8>)
 8003f82:	4878      	ldr	r0, [pc, #480]	; (8004164 <gsm_sms_reciv+0x2ec>)
 8003f84:	f000 fd18 	bl	80049b8 <strncpy>
                            sizeof(gsm_sms_ctx.receive.phone) - 1);
                    gsm_sms_ctx.receive.phone[sizeof(gsm_sms_ctx.receive.phone) - 1] = '\0';
 8003f88:	4b70      	ldr	r3, [pc, #448]	; (800414c <gsm_sms_reciv+0x2d4>)
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
 8003f90:	e056      	b.n	8004040 <gsm_sms_reciv+0x1c8>
                }
                
                else if (sms_urc.type == URC_SMS_TEXT) {
 8003f92:	4b71      	ldr	r3, [pc, #452]	; (8004158 <gsm_sms_reciv+0x2e0>)
 8003f94:	781b      	ldrb	r3, [r3, #0]
 8003f96:	2b0c      	cmp	r3, #12
 8003f98:	d146      	bne.n	8004028 <gsm_sms_reciv+0x1b0>
                    strncpy(gsm_sms_ctx.receive.text, sms_urc.text,
 8003f9a:	22a0      	movs	r2, #160	; 0xa0
 8003f9c:	4970      	ldr	r1, [pc, #448]	; (8004160 <gsm_sms_reciv+0x2e8>)
 8003f9e:	4872      	ldr	r0, [pc, #456]	; (8004168 <gsm_sms_reciv+0x2f0>)
 8003fa0:	f000 fd0a 	bl	80049b8 <strncpy>
                            sizeof(gsm_sms_ctx.receive.text) - 1);
                    gsm_sms_ctx.receive.text[sizeof(gsm_sms_ctx.receive.text) - 1] = '\0';
 8003fa4:	4b69      	ldr	r3, [pc, #420]	; (800414c <gsm_sms_reciv+0x2d4>)
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195

                
                    if (strcmp(gsm_sms_ctx.receive.phone, gsm_sms_ctx.target_phone) == 0) {
 8003fac:	496f      	ldr	r1, [pc, #444]	; (800416c <gsm_sms_reciv+0x2f4>)
 8003fae:	486d      	ldr	r0, [pc, #436]	; (8004164 <gsm_sms_reciv+0x2ec>)
 8003fb0:	f7fc f8ce 	bl	8000150 <strcmp>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d128      	bne.n	800400c <gsm_sms_reciv+0x194>
                        if (strcmp(gsm_sms_ctx.receive.text, "0") == 0) {
 8003fba:	496d      	ldr	r1, [pc, #436]	; (8004170 <gsm_sms_reciv+0x2f8>)
 8003fbc:	486a      	ldr	r0, [pc, #424]	; (8004168 <gsm_sms_reciv+0x2f0>)
 8003fbe:	f7fc f8c7 	bl	8000150 <strcmp>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d10a      	bne.n	8003fde <gsm_sms_reciv+0x166>
                            led_set_state(0);
 8003fc8:	2000      	movs	r0, #0
 8003fca:	f7fe fb83 	bl	80026d4 <led_set_state>
                            led_state_save(0);
 8003fce:	2000      	movs	r0, #0
 8003fd0:	f7fe fb44 	bl	800265c <led_state_save>
                            gsm_sms_send(NULL, "LED OFF\r\n");
 8003fd4:	4967      	ldr	r1, [pc, #412]	; (8004174 <gsm_sms_reciv+0x2fc>)
 8003fd6:	2000      	movs	r0, #0
 8003fd8:	f7ff fe02 	bl	8003be0 <gsm_sms_send>
 8003fdc:	e019      	b.n	8004012 <gsm_sms_reciv+0x19a>
                        } else if (strcmp(gsm_sms_ctx.receive.text, "1") == 0) {
 8003fde:	4966      	ldr	r1, [pc, #408]	; (8004178 <gsm_sms_reciv+0x300>)
 8003fe0:	4861      	ldr	r0, [pc, #388]	; (8004168 <gsm_sms_reciv+0x2f0>)
 8003fe2:	f7fc f8b5 	bl	8000150 <strcmp>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d10a      	bne.n	8004002 <gsm_sms_reciv+0x18a>
                            led_set_state(1);
 8003fec:	2001      	movs	r0, #1
 8003fee:	f7fe fb71 	bl	80026d4 <led_set_state>
                            led_state_save(1);
 8003ff2:	2001      	movs	r0, #1
 8003ff4:	f7fe fb32 	bl	800265c <led_state_save>
                            gsm_sms_send(NULL, "LED ON\r\n");
 8003ff8:	4960      	ldr	r1, [pc, #384]	; (800417c <gsm_sms_reciv+0x304>)
 8003ffa:	2000      	movs	r0, #0
 8003ffc:	f7ff fdf0 	bl	8003be0 <gsm_sms_send>
 8004000:	e007      	b.n	8004012 <gsm_sms_reciv+0x19a>
                        } else {
                            gsm_sms_send(NULL, "CMD ERR\r\n");
 8004002:	495f      	ldr	r1, [pc, #380]	; (8004180 <gsm_sms_reciv+0x308>)
 8004004:	2000      	movs	r0, #0
 8004006:	f7ff fdeb 	bl	8003be0 <gsm_sms_send>
 800400a:	e002      	b.n	8004012 <gsm_sms_reciv+0x19a>
                        }
                    } else {
                        send_debug(">>> [SMS] ignore non-target sender\r\n");
 800400c:	485d      	ldr	r0, [pc, #372]	; (8004184 <gsm_sms_reciv+0x30c>)
 800400e:	f7fe fd6b 	bl	8002ae8 <send_debug>
                    }

                    gsm_sms_ctx.receive.step = 4;
 8004012:	4b4e      	ldr	r3, [pc, #312]	; (800414c <gsm_sms_reciv+0x2d4>)
 8004014:	2204      	movs	r2, #4
 8004016:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
                    gsm_sms_ctx.time_stamp   = get_tick_ms();
 800401a:	f7fe fa51 	bl	80024c0 <get_tick_ms>
 800401e:	4602      	mov	r2, r0
 8004020:	4b4a      	ldr	r3, [pc, #296]	; (800414c <gsm_sms_reciv+0x2d4>)
 8004022:	605a      	str	r2, [r3, #4]
                    return true;
 8004024:	2301      	movs	r3, #1
 8004026:	e08b      	b.n	8004140 <gsm_sms_reciv+0x2c8>
                }
                else if (sms_urc.type == URC_ERROR || sms_urc.type == URC_CMS_ERROR) {
 8004028:	4b4b      	ldr	r3, [pc, #300]	; (8004158 <gsm_sms_reciv+0x2e0>)
 800402a:	781b      	ldrb	r3, [r3, #0]
 800402c:	2b01      	cmp	r3, #1
 800402e:	d003      	beq.n	8004038 <gsm_sms_reciv+0x1c0>
 8004030:	4b49      	ldr	r3, [pc, #292]	; (8004158 <gsm_sms_reciv+0x2e0>)
 8004032:	781b      	ldrb	r3, [r3, #0]
 8004034:	2b0a      	cmp	r3, #10
 8004036:	d103      	bne.n	8004040 <gsm_sms_reciv+0x1c8>
                    gsm_sms_handle_error();
 8004038:	f7ff fd90 	bl	8003b5c <gsm_sms_handle_error>
                    return false;
 800403c:	2300      	movs	r3, #0
 800403e:	e07f      	b.n	8004140 <gsm_sms_reciv+0x2c8>
                }
            }
        }
        if (is_timeout(gsm_sms_ctx.time_stamp, 1000)) {
 8004040:	4b42      	ldr	r3, [pc, #264]	; (800414c <gsm_sms_reciv+0x2d4>)
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004048:	4618      	mov	r0, r3
 800404a:	f7fe fd61 	bl	8002b10 <is_timeout>
 800404e:	4603      	mov	r3, r0
 8004050:	2b00      	cmp	r3, #0
 8004052:	d071      	beq.n	8004138 <gsm_sms_reciv+0x2c0>
        	send_debug("time out get message\r\n");
 8004054:	484c      	ldr	r0, [pc, #304]	; (8004188 <gsm_sms_reciv+0x310>)
 8004056:	f7fe fd47 	bl	8002ae8 <send_debug>
            gsm_sms_handle_error();
 800405a:	f7ff fd7f 	bl	8003b5c <gsm_sms_handle_error>
            return false;
 800405e:	2300      	movs	r3, #0
 8004060:	e06e      	b.n	8004140 <gsm_sms_reciv+0x2c8>
        }
        
        break;
    case 4: { 
        char cmd[24];
        snprintf(cmd, sizeof(cmd), "AT+CMGD=%d\r\n", gsm_sms_ctx.receive.index);
 8004062:	4b3a      	ldr	r3, [pc, #232]	; (800414c <gsm_sms_reciv+0x2d4>)
 8004064:	f893 30e4 	ldrb.w	r3, [r3, #228]	; 0xe4
 8004068:	f107 0020 	add.w	r0, r7, #32
 800406c:	4a47      	ldr	r2, [pc, #284]	; (800418c <gsm_sms_reciv+0x314>)
 800406e:	2118      	movs	r1, #24
 8004070:	f000 fc30 	bl	80048d4 <snprintf>
        send_at(cmd);
 8004074:	f107 0320 	add.w	r3, r7, #32
 8004078:	4618      	mov	r0, r3
 800407a:	f7fe fd21 	bl	8002ac0 <send_at>
        gsm_sms_ctx.receive.step  = 5;
 800407e:	4b33      	ldr	r3, [pc, #204]	; (800414c <gsm_sms_reciv+0x2d4>)
 8004080:	2205      	movs	r2, #5
 8004082:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
        gsm_sms_ctx.time_stamp    = get_tick_ms();
 8004086:	f7fe fa1b 	bl	80024c0 <get_tick_ms>
 800408a:	4602      	mov	r2, r0
 800408c:	4b2f      	ldr	r3, [pc, #188]	; (800414c <gsm_sms_reciv+0x2d4>)
 800408e:	605a      	str	r2, [r3, #4]
        break;
 8004090:	bf00      	nop
 8004092:	e054      	b.n	800413e <gsm_sms_reciv+0x2c6>
    }

    case 5: 
        if (gsm_send_data_queue_pop(line, sizeof(line))) {
 8004094:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004098:	21c8      	movs	r1, #200	; 0xc8
 800409a:	4618      	mov	r0, r3
 800409c:	f7ff fbfa 	bl	8003894 <gsm_send_data_queue_pop>
 80040a0:	4603      	mov	r3, r0
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d02e      	beq.n	8004104 <gsm_sms_reciv+0x28c>
            log_raw_line(line);
 80040a6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80040aa:	4618      	mov	r0, r3
 80040ac:	f7fe fd44 	bl	8002b38 <log_raw_line>
            if (at_parser_line(line, &sms_urc)) {
 80040b0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80040b4:	4928      	ldr	r1, [pc, #160]	; (8004158 <gsm_sms_reciv+0x2e0>)
 80040b6:	4618      	mov	r0, r3
 80040b8:	f000 f906 	bl	80042c8 <at_parser_line>
 80040bc:	4603      	mov	r3, r0
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d020      	beq.n	8004104 <gsm_sms_reciv+0x28c>
                if (sms_urc.type == URC_OK) {
 80040c2:	4b25      	ldr	r3, [pc, #148]	; (8004158 <gsm_sms_reciv+0x2e0>)
 80040c4:	781b      	ldrb	r3, [r3, #0]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d10b      	bne.n	80040e2 <gsm_sms_reciv+0x26a>
                    send_debug(">>> [SMS] delete done\r\n");
 80040ca:	4831      	ldr	r0, [pc, #196]	; (8004190 <gsm_sms_reciv+0x318>)
 80040cc:	f7fe fd0c 	bl	8002ae8 <send_debug>
                    gsm_sms_ctx.state = GSM_SMS_IDLE; 
 80040d0:	4b1e      	ldr	r3, [pc, #120]	; (800414c <gsm_sms_reciv+0x2d4>)
 80040d2:	2200      	movs	r2, #0
 80040d4:	701a      	strb	r2, [r3, #0]
                    gsm_sms_ctx.receive.step = 0;
 80040d6:	4b1d      	ldr	r3, [pc, #116]	; (800414c <gsm_sms_reciv+0x2d4>)
 80040d8:	2200      	movs	r2, #0
 80040da:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
                    return true;
 80040de:	2301      	movs	r3, #1
 80040e0:	e02e      	b.n	8004140 <gsm_sms_reciv+0x2c8>
                    
                } else if (sms_urc.type == URC_ERROR || sms_urc.type == URC_CMS_ERROR) {
 80040e2:	4b1d      	ldr	r3, [pc, #116]	; (8004158 <gsm_sms_reciv+0x2e0>)
 80040e4:	781b      	ldrb	r3, [r3, #0]
 80040e6:	2b01      	cmp	r3, #1
 80040e8:	d003      	beq.n	80040f2 <gsm_sms_reciv+0x27a>
 80040ea:	4b1b      	ldr	r3, [pc, #108]	; (8004158 <gsm_sms_reciv+0x2e0>)
 80040ec:	781b      	ldrb	r3, [r3, #0]
 80040ee:	2b0a      	cmp	r3, #10
 80040f0:	d108      	bne.n	8004104 <gsm_sms_reciv+0x28c>
                    gsm_sms_ctx.receive.step = 0;
 80040f2:	4b16      	ldr	r3, [pc, #88]	; (800414c <gsm_sms_reciv+0x2d4>)
 80040f4:	2200      	movs	r2, #0
 80040f6:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
                    gsm_sms_ctx.state = GSM_SMS_IDLE;
 80040fa:	4b14      	ldr	r3, [pc, #80]	; (800414c <gsm_sms_reciv+0x2d4>)
 80040fc:	2200      	movs	r2, #0
 80040fe:	701a      	strb	r2, [r3, #0]
                    return false;
 8004100:	2300      	movs	r3, #0
 8004102:	e01d      	b.n	8004140 <gsm_sms_reciv+0x2c8>
                }
            }
        }
        if (is_timeout(gsm_sms_ctx.time_stamp, 1000)) {
 8004104:	4b11      	ldr	r3, [pc, #68]	; (800414c <gsm_sms_reciv+0x2d4>)
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800410c:	4618      	mov	r0, r3
 800410e:	f7fe fcff 	bl	8002b10 <is_timeout>
 8004112:	4603      	mov	r3, r0
 8004114:	2b00      	cmp	r3, #0
 8004116:	d011      	beq.n	800413c <gsm_sms_reciv+0x2c4>
        	send_debug("time out delete message\r\n");
 8004118:	481e      	ldr	r0, [pc, #120]	; (8004194 <gsm_sms_reciv+0x31c>)
 800411a:	f7fe fce5 	bl	8002ae8 <send_debug>
            gsm_sms_ctx.receive.step = 0;
 800411e:	4b0b      	ldr	r3, [pc, #44]	; (800414c <gsm_sms_reciv+0x2d4>)
 8004120:	2200      	movs	r2, #0
 8004122:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
            gsm_sms_ctx.state = GSM_SMS_IDLE;
 8004126:	4b09      	ldr	r3, [pc, #36]	; (800414c <gsm_sms_reciv+0x2d4>)
 8004128:	2200      	movs	r2, #0
 800412a:	701a      	strb	r2, [r3, #0]
            return false;
 800412c:	2300      	movs	r3, #0
 800412e:	e007      	b.n	8004140 <gsm_sms_reciv+0x2c8>
        }
        
        break;
    default:
        break;
 8004130:	bf00      	nop
 8004132:	e004      	b.n	800413e <gsm_sms_reciv+0x2c6>
        break;
 8004134:	bf00      	nop
 8004136:	e002      	b.n	800413e <gsm_sms_reciv+0x2c6>
        break;
 8004138:	bf00      	nop
 800413a:	e000      	b.n	800413e <gsm_sms_reciv+0x2c6>
        break;
 800413c:	bf00      	nop
    }
    return false;
 800413e:	2300      	movs	r3, #0
}
 8004140:	4618      	mov	r0, r3
 8004142:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}
 800414a:	bf00      	nop
 800414c:	200014b0 	.word	0x200014b0
 8004150:	0800a514 	.word	0x0800a514
 8004154:	0800a52c 	.word	0x0800a52c
 8004158:	20000e88 	.word	0x20000e88
 800415c:	0800a540 	.word	0x0800a540
 8004160:	20000e98 	.word	0x20000e98
 8004164:	20001595 	.word	0x20001595
 8004168:	200015a5 	.word	0x200015a5
 800416c:	200014bd 	.word	0x200014bd
 8004170:	0800a550 	.word	0x0800a550
 8004174:	0800a554 	.word	0x0800a554
 8004178:	0800a560 	.word	0x0800a560
 800417c:	0800a564 	.word	0x0800a564
 8004180:	0800a570 	.word	0x0800a570
 8004184:	0800a57c 	.word	0x0800a57c
 8004188:	0800a5a4 	.word	0x0800a5a4
 800418c:	0800a5bc 	.word	0x0800a5bc
 8004190:	0800a5cc 	.word	0x0800a5cc
 8004194:	0800a5e4 	.word	0x0800a5e4

08004198 <gsm_sms_process>:

void gsm_sms_process(void){
 8004198:	b580      	push	{r7, lr}
 800419a:	af00      	add	r7, sp, #0
    switch (gsm_sms_ctx.state) {
 800419c:	4b11      	ldr	r3, [pc, #68]	; (80041e4 <gsm_sms_process+0x4c>)
 800419e:	781b      	ldrb	r3, [r3, #0]
 80041a0:	2b04      	cmp	r3, #4
 80041a2:	d81b      	bhi.n	80041dc <gsm_sms_process+0x44>
 80041a4:	a201      	add	r2, pc, #4	; (adr r2, 80041ac <gsm_sms_process+0x14>)
 80041a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041aa:	bf00      	nop
 80041ac:	080041dd 	.word	0x080041dd
 80041b0:	080041c1 	.word	0x080041c1
 80041b4:	080041c7 	.word	0x080041c7
 80041b8:	080041dd 	.word	0x080041dd
 80041bc:	080041cd 	.word	0x080041cd
    case GSM_SMS_IDLE:

        break;
    case GSM_SMS_SEND:
        gsm_sms_phase_send();
 80041c0:	f7ff fd7a 	bl	8003cb8 <gsm_sms_phase_send>
        break;
 80041c4:	e00b      	b.n	80041de <gsm_sms_process+0x46>
    
    case GSM_SMS_RECEIVE:
        gsm_sms_reciv();
 80041c6:	f7ff fe57 	bl	8003e78 <gsm_sms_reciv>
        break;
 80041ca:	e008      	b.n	80041de <gsm_sms_process+0x46>
    case GSM_SMS_DONE:
        gsm_sms_ctx.receive.step = 0;
 80041cc:	4b05      	ldr	r3, [pc, #20]	; (80041e4 <gsm_sms_process+0x4c>)
 80041ce:	2200      	movs	r2, #0
 80041d0:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
        gsm_sms_ctx.state = GSM_SMS_IDLE;
 80041d4:	4b03      	ldr	r3, [pc, #12]	; (80041e4 <gsm_sms_process+0x4c>)
 80041d6:	2200      	movs	r2, #0
 80041d8:	701a      	strb	r2, [r3, #0]
        break;
 80041da:	e000      	b.n	80041de <gsm_sms_process+0x46>
    default:
        break;
 80041dc:	bf00      	nop
    }
}
 80041de:	bf00      	nop
 80041e0:	bd80      	pop	{r7, pc}
 80041e2:	bf00      	nop
 80041e4:	200014b0 	.word	0x200014b0

080041e8 <gsm_sms_set_target>:

bool gsm_sms_has_new(void){
    return false;
}

bool gsm_sms_set_target(const char *phone){
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b088      	sub	sp, #32
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
    if (!phone) return false;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d101      	bne.n	80041fa <gsm_sms_set_target+0x12>
 80041f6:	2300      	movs	r3, #0
 80041f8:	e057      	b.n	80042aa <gsm_sms_set_target+0xc2>
    
    
    if (!gsm_sms_validate_phone(phone)) {
 80041fa:	6878      	ldr	r0, [r7, #4]
 80041fc:	f7ff fbda 	bl	80039b4 <gsm_sms_validate_phone>
 8004200:	4603      	mov	r3, r0
 8004202:	f083 0301 	eor.w	r3, r3, #1
 8004206:	b2db      	uxtb	r3, r3
 8004208:	2b00      	cmp	r3, #0
 800420a:	d00a      	beq.n	8004222 <gsm_sms_set_target+0x3a>
        send_debug(">>> [SMS] s khng hp l: ");
 800420c:	4829      	ldr	r0, [pc, #164]	; (80042b4 <gsm_sms_set_target+0xcc>)
 800420e:	f7fe fc6b 	bl	8002ae8 <send_debug>
        send_debug(phone);
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f7fe fc68 	bl	8002ae8 <send_debug>
        send_debug("\r\n");
 8004218:	4827      	ldr	r0, [pc, #156]	; (80042b8 <gsm_sms_set_target+0xd0>)
 800421a:	f7fe fc65 	bl	8002ae8 <send_debug>
        return false;
 800421e:	2300      	movs	r3, #0
 8004220:	e043      	b.n	80042aa <gsm_sms_set_target+0xc2>
    }
    
    size_t len = strlen(phone);
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f7fb ff9e 	bl	8000164 <strlen>
 8004228:	61f8      	str	r0, [r7, #28]
    if (len >= sizeof(gsm_sms_ctx.target_phone)) {
 800422a:	69fb      	ldr	r3, [r7, #28]
 800422c:	2b0f      	cmp	r3, #15
 800422e:	d901      	bls.n	8004234 <gsm_sms_set_target+0x4c>
        return false;
 8004230:	2300      	movs	r3, #0
 8004232:	e03a      	b.n	80042aa <gsm_sms_set_target+0xc2>
    }

    
    
    uint32_t sector_base = SMS_TARGET_ADDR & ~(W25QXX_SECTOR_SIZE - 1U);
 8004234:	2300      	movs	r3, #0
 8004236:	61bb      	str	r3, [r7, #24]
    w25qxx_erase_sector(sector_base);
 8004238:	69b8      	ldr	r0, [r7, #24]
 800423a:	f7fe f849 	bl	80022d0 <w25qxx_erase_sector>

    
    uint8_t buf[SMS_TARGET_SIZE];
    memset(buf, 0xFF, sizeof(buf));
 800423e:	f107 0308 	add.w	r3, r7, #8
 8004242:	2210      	movs	r2, #16
 8004244:	21ff      	movs	r1, #255	; 0xff
 8004246:	4618      	mov	r0, r3
 8004248:	f000 fb3b 	bl	80048c2 <memset>
    memcpy(buf, phone, len);
 800424c:	f107 0308 	add.w	r3, r7, #8
 8004250:	69fa      	ldr	r2, [r7, #28]
 8004252:	6879      	ldr	r1, [r7, #4]
 8004254:	4618      	mov	r0, r3
 8004256:	f000 fb29 	bl	80048ac <memcpy>
    buf[(len < SMS_TARGET_SIZE - 1) ? len : (SMS_TARGET_SIZE - 1)] = '\0';
 800425a:	69fb      	ldr	r3, [r7, #28]
 800425c:	2b0f      	cmp	r3, #15
 800425e:	bf28      	it	cs
 8004260:	230f      	movcs	r3, #15
 8004262:	f107 0220 	add.w	r2, r7, #32
 8004266:	4413      	add	r3, r2
 8004268:	2200      	movs	r2, #0
 800426a:	f803 2c18 	strb.w	r2, [r3, #-24]

    w25qxx_write_page(SMS_TARGET_ADDR, buf, SMS_TARGET_SIZE);
 800426e:	f107 0308 	add.w	r3, r7, #8
 8004272:	2210      	movs	r2, #16
 8004274:	4619      	mov	r1, r3
 8004276:	2000      	movs	r0, #0
 8004278:	f7fe f854 	bl	8002324 <w25qxx_write_page>

    
    strncpy(gsm_sms_ctx.target_phone, (const char*)buf,
 800427c:	f107 0308 	add.w	r3, r7, #8
 8004280:	220f      	movs	r2, #15
 8004282:	4619      	mov	r1, r3
 8004284:	480d      	ldr	r0, [pc, #52]	; (80042bc <gsm_sms_set_target+0xd4>)
 8004286:	f000 fb97 	bl	80049b8 <strncpy>
            sizeof(gsm_sms_ctx.target_phone) - 1);
    gsm_sms_ctx.target_phone[sizeof(gsm_sms_ctx.target_phone) - 1] = '\0';
 800428a:	4b0d      	ldr	r3, [pc, #52]	; (80042c0 <gsm_sms_set_target+0xd8>)
 800428c:	2200      	movs	r2, #0
 800428e:	771a      	strb	r2, [r3, #28]
    gsm_sms_ctx.target_valid = true;
 8004290:	4b0b      	ldr	r3, [pc, #44]	; (80042c0 <gsm_sms_set_target+0xd8>)
 8004292:	2201      	movs	r2, #1
 8004294:	775a      	strb	r2, [r3, #29]

    send_debug(">>> [SMS] save target to flash: ");
 8004296:	480b      	ldr	r0, [pc, #44]	; (80042c4 <gsm_sms_set_target+0xdc>)
 8004298:	f7fe fc26 	bl	8002ae8 <send_debug>
    send_debug(gsm_sms_ctx.target_phone);
 800429c:	4807      	ldr	r0, [pc, #28]	; (80042bc <gsm_sms_set_target+0xd4>)
 800429e:	f7fe fc23 	bl	8002ae8 <send_debug>
    send_debug("\r\n");
 80042a2:	4805      	ldr	r0, [pc, #20]	; (80042b8 <gsm_sms_set_target+0xd0>)
 80042a4:	f7fe fc20 	bl	8002ae8 <send_debug>

    return true;
 80042a8:	2301      	movs	r3, #1
}
 80042aa:	4618      	mov	r0, r3
 80042ac:	3720      	adds	r7, #32
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bd80      	pop	{r7, pc}
 80042b2:	bf00      	nop
 80042b4:	0800a600 	.word	0x0800a600
 80042b8:	0800a3a8 	.word	0x0800a3a8
 80042bc:	200014bd 	.word	0x200014bd
 80042c0:	200014b0 	.word	0x200014b0
 80042c4:	0800a624 	.word	0x0800a624

080042c8 <at_parser_line>:
#include "urc.h"
#include <string.h>
#include <stdio.h>
 
bool at_parser_line(const char *line, urc_t *out){
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b0a8      	sub	sp, #160	; 0xa0
 80042cc:	af02      	add	r7, sp, #8
 80042ce:	6078      	str	r0, [r7, #4]
 80042d0:	6039      	str	r1, [r7, #0]
    if (!line || !out) return false;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d002      	beq.n	80042de <at_parser_line+0x16>
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d101      	bne.n	80042e2 <at_parser_line+0x1a>
 80042de:	2300      	movs	r3, #0
 80042e0:	e2ab      	b.n	800483a <at_parser_line+0x572>
    memset(out, 0, sizeof(*out));
 80042e2:	2250      	movs	r2, #80	; 0x50
 80042e4:	2100      	movs	r1, #0
 80042e6:	6838      	ldr	r0, [r7, #0]
 80042e8:	f000 faeb 	bl	80048c2 <memset>
    out->type = URC_UNKNOWN;
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	220e      	movs	r2, #14
 80042f0:	701a      	strb	r2, [r3, #0]

    size_t n = strlen(line);
 80042f2:	6878      	ldr	r0, [r7, #4]
 80042f4:	f7fb ff36 	bl	8000164 <strlen>
 80042f8:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
    while (n > 0 && (line[n - 1] == '\r' || line[n - 1] == '\n')) {
 80042fc:	e004      	b.n	8004308 <at_parser_line+0x40>
        n--;
 80042fe:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004302:	3b01      	subs	r3, #1
 8004304:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    while (n > 0 && (line[n - 1] == '\r' || line[n - 1] == '\n')) {
 8004308:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800430c:	2b00      	cmp	r3, #0
 800430e:	d00f      	beq.n	8004330 <at_parser_line+0x68>
 8004310:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004314:	3b01      	subs	r3, #1
 8004316:	687a      	ldr	r2, [r7, #4]
 8004318:	4413      	add	r3, r2
 800431a:	781b      	ldrb	r3, [r3, #0]
 800431c:	2b0d      	cmp	r3, #13
 800431e:	d0ee      	beq.n	80042fe <at_parser_line+0x36>
 8004320:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004324:	3b01      	subs	r3, #1
 8004326:	687a      	ldr	r2, [r7, #4]
 8004328:	4413      	add	r3, r2
 800432a:	781b      	ldrb	r3, [r3, #0]
 800432c:	2b0a      	cmp	r3, #10
 800432e:	d0e6      	beq.n	80042fe <at_parser_line+0x36>
    }
    if (n == 0) return false;
 8004330:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004334:	2b00      	cmp	r3, #0
 8004336:	d101      	bne.n	800433c <at_parser_line+0x74>
 8004338:	2300      	movs	r3, #0
 800433a:	e27e      	b.n	800483a <at_parser_line+0x572>

    if ((n >= 2 && line[0] == 'A' && line[1] == 'T') ||
 800433c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004340:	2b01      	cmp	r3, #1
 8004342:	d908      	bls.n	8004356 <at_parser_line+0x8e>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	781b      	ldrb	r3, [r3, #0]
 8004348:	2b41      	cmp	r3, #65	; 0x41
 800434a:	d104      	bne.n	8004356 <at_parser_line+0x8e>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	3301      	adds	r3, #1
 8004350:	781b      	ldrb	r3, [r3, #0]
 8004352:	2b54      	cmp	r3, #84	; 0x54
 8004354:	d00b      	beq.n	800436e <at_parser_line+0xa6>
 8004356:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800435a:	2b02      	cmp	r3, #2
 800435c:	d909      	bls.n	8004372 <at_parser_line+0xaa>
        (n >= 3 && strncmp(line, "AT+", 3) == 0)) {
 800435e:	2203      	movs	r2, #3
 8004360:	49ab      	ldr	r1, [pc, #684]	; (8004610 <at_parser_line+0x348>)
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	f000 fb16 	bl	8004994 <strncmp>
 8004368:	4603      	mov	r3, r0
 800436a:	2b00      	cmp	r3, #0
 800436c:	d101      	bne.n	8004372 <at_parser_line+0xaa>
        return false;
 800436e:	2300      	movs	r3, #0
 8004370:	e263      	b.n	800483a <at_parser_line+0x572>
    }

  
    if (n == 2 && line[0] == 'O' && line[1] == 'K') {
 8004372:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004376:	2b02      	cmp	r3, #2
 8004378:	d10d      	bne.n	8004396 <at_parser_line+0xce>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	781b      	ldrb	r3, [r3, #0]
 800437e:	2b4f      	cmp	r3, #79	; 0x4f
 8004380:	d109      	bne.n	8004396 <at_parser_line+0xce>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	3301      	adds	r3, #1
 8004386:	781b      	ldrb	r3, [r3, #0]
 8004388:	2b4b      	cmp	r3, #75	; 0x4b
 800438a:	d104      	bne.n	8004396 <at_parser_line+0xce>
        out->type = URC_OK;
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	2200      	movs	r2, #0
 8004390:	701a      	strb	r2, [r3, #0]
        return true;
 8004392:	2301      	movs	r3, #1
 8004394:	e251      	b.n	800483a <at_parser_line+0x572>
    }
    if (n == 5 && strncmp(line, "ERROR", 5) == 0) {
 8004396:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800439a:	2b05      	cmp	r3, #5
 800439c:	d10c      	bne.n	80043b8 <at_parser_line+0xf0>
 800439e:	2205      	movs	r2, #5
 80043a0:	499c      	ldr	r1, [pc, #624]	; (8004614 <at_parser_line+0x34c>)
 80043a2:	6878      	ldr	r0, [r7, #4]
 80043a4:	f000 faf6 	bl	8004994 <strncmp>
 80043a8:	4603      	mov	r3, r0
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d104      	bne.n	80043b8 <at_parser_line+0xf0>
        out->type = URC_ERROR;
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	2201      	movs	r2, #1
 80043b2:	701a      	strb	r2, [r3, #0]
        return true;
 80043b4:	2301      	movs	r3, #1
 80043b6:	e240      	b.n	800483a <at_parser_line+0x572>
    }

    if (n >= 6 && strncmp(line, "+CPIN:", 6) == 0) {
 80043b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80043bc:	2b05      	cmp	r3, #5
 80043be:	d944      	bls.n	800444a <at_parser_line+0x182>
 80043c0:	2206      	movs	r2, #6
 80043c2:	4995      	ldr	r1, [pc, #596]	; (8004618 <at_parser_line+0x350>)
 80043c4:	6878      	ldr	r0, [r7, #4]
 80043c6:	f000 fae5 	bl	8004994 <strncmp>
 80043ca:	4603      	mov	r3, r0
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d13c      	bne.n	800444a <at_parser_line+0x182>
        const char *p = line + 6;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	3306      	adds	r3, #6
 80043d4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
        while (*p == ' ' || *p == '\t') p++;
 80043d8:	e004      	b.n	80043e4 <at_parser_line+0x11c>
 80043da:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80043de:	3301      	adds	r3, #1
 80043e0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80043e4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80043e8:	781b      	ldrb	r3, [r3, #0]
 80043ea:	2b20      	cmp	r3, #32
 80043ec:	d0f5      	beq.n	80043da <at_parser_line+0x112>
 80043ee:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80043f2:	781b      	ldrb	r3, [r3, #0]
 80043f4:	2b09      	cmp	r3, #9
 80043f6:	d0f0      	beq.n	80043da <at_parser_line+0x112>

        if (strstr(p, "READY")) {
 80043f8:	4988      	ldr	r1, [pc, #544]	; (800461c <at_parser_line+0x354>)
 80043fa:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 80043fe:	f000 faf0 	bl	80049e2 <strstr>
 8004402:	4603      	mov	r3, r0
 8004404:	2b00      	cmp	r3, #0
 8004406:	d003      	beq.n	8004410 <at_parser_line+0x148>
            out->type = URC_CPIN_READY;   // cn nh ngha trong urc_t
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	2202      	movs	r2, #2
 800440c:	701a      	strb	r2, [r3, #0]
 800440e:	e01a      	b.n	8004446 <at_parser_line+0x17e>
        } else if (strstr(p, "SIM PIN")) {
 8004410:	4983      	ldr	r1, [pc, #524]	; (8004620 <at_parser_line+0x358>)
 8004412:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 8004416:	f000 fae4 	bl	80049e2 <strstr>
 800441a:	4603      	mov	r3, r0
 800441c:	2b00      	cmp	r3, #0
 800441e:	d003      	beq.n	8004428 <at_parser_line+0x160>
            out->type = URC_CPIN_PIN;     // SIM cn PIN
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	2203      	movs	r2, #3
 8004424:	701a      	strb	r2, [r3, #0]
 8004426:	e00e      	b.n	8004446 <at_parser_line+0x17e>
        } else if (strstr(p, "SIM PUK")) {
 8004428:	497e      	ldr	r1, [pc, #504]	; (8004624 <at_parser_line+0x35c>)
 800442a:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 800442e:	f000 fad8 	bl	80049e2 <strstr>
 8004432:	4603      	mov	r3, r0
 8004434:	2b00      	cmp	r3, #0
 8004436:	d003      	beq.n	8004440 <at_parser_line+0x178>
            out->type = URC_CPIN_PUK;     // SIM cn PUK
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	2204      	movs	r2, #4
 800443c:	701a      	strb	r2, [r3, #0]
 800443e:	e002      	b.n	8004446 <at_parser_line+0x17e>
        } else {
            out->type = URC_UNKNOWN;
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	220e      	movs	r2, #14
 8004444:	701a      	strb	r2, [r3, #0]
        }
        return true;
 8004446:	2301      	movs	r3, #1
 8004448:	e1f7      	b.n	800483a <at_parser_line+0x572>
    }

     // +CREG:
    if (n >= 6 && strncmp(line, "+CREG:", 6) == 0) {
 800444a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800444e:	2b05      	cmp	r3, #5
 8004450:	d924      	bls.n	800449c <at_parser_line+0x1d4>
 8004452:	2206      	movs	r2, #6
 8004454:	4974      	ldr	r1, [pc, #464]	; (8004628 <at_parser_line+0x360>)
 8004456:	6878      	ldr	r0, [r7, #4]
 8004458:	f000 fa9c 	bl	8004994 <strncmp>
 800445c:	4603      	mov	r3, r0
 800445e:	2b00      	cmp	r3, #0
 8004460:	d11c      	bne.n	800449c <at_parser_line+0x1d4>
        int reg_n = -1, stat = -1;
 8004462:	f04f 33ff 	mov.w	r3, #4294967295
 8004466:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004468:	f04f 33ff 	mov.w	r3, #4294967295
 800446c:	65bb      	str	r3, [r7, #88]	; 0x58
        const char *p = line + 6;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	3306      	adds	r3, #6
 8004472:	67fb      	str	r3, [r7, #124]	; 0x7c
        if (sscanf(p, "%d,%d", &reg_n, &stat) == 2) {
 8004474:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004478:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800447c:	496b      	ldr	r1, [pc, #428]	; (800462c <at_parser_line+0x364>)
 800447e:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8004480:	f000 fa5c 	bl	800493c <sscanf>
 8004484:	4603      	mov	r3, r0
 8004486:	2b02      	cmp	r3, #2
 8004488:	d108      	bne.n	800449c <at_parser_line+0x1d4>
            out->type = URC_CREG;
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	2205      	movs	r2, #5
 800448e:	701a      	strb	r2, [r3, #0]
            out->v1 = stat;   
 8004490:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004492:	461a      	mov	r2, r3
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	605a      	str	r2, [r3, #4]
            return true;
 8004498:	2301      	movs	r3, #1
 800449a:	e1ce      	b.n	800483a <at_parser_line+0x572>
        }
    }


    {
        bool all_digit = true;
 800449c:	2301      	movs	r3, #1
 800449e:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
        for (size_t i = 0; i < n; i++) {
 80044a2:	2300      	movs	r3, #0
 80044a4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80044a8:	e016      	b.n	80044d8 <at_parser_line+0x210>
            if (line[i] < '0' || line[i] > '9') {
 80044aa:	687a      	ldr	r2, [r7, #4]
 80044ac:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80044b0:	4413      	add	r3, r2
 80044b2:	781b      	ldrb	r3, [r3, #0]
 80044b4:	2b2f      	cmp	r3, #47	; 0x2f
 80044b6:	d906      	bls.n	80044c6 <at_parser_line+0x1fe>
 80044b8:	687a      	ldr	r2, [r7, #4]
 80044ba:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80044be:	4413      	add	r3, r2
 80044c0:	781b      	ldrb	r3, [r3, #0]
 80044c2:	2b39      	cmp	r3, #57	; 0x39
 80044c4:	d903      	bls.n	80044ce <at_parser_line+0x206>
                all_digit = false;
 80044c6:	2300      	movs	r3, #0
 80044c8:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
                break;
 80044cc:	e00a      	b.n	80044e4 <at_parser_line+0x21c>
        for (size_t i = 0; i < n; i++) {
 80044ce:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80044d2:	3301      	adds	r3, #1
 80044d4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80044d8:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80044dc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80044e0:	429a      	cmp	r2, r3
 80044e2:	d3e2      	bcc.n	80044aa <at_parser_line+0x1e2>
            }
        }
        if (all_digit && n >= 5) {
 80044e4:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d034      	beq.n	8004556 <at_parser_line+0x28e>
 80044ec:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80044f0:	2b04      	cmp	r3, #4
 80044f2:	d930      	bls.n	8004556 <at_parser_line+0x28e>
            out->type = URC_IMSI;
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	2206      	movs	r2, #6
 80044f8:	701a      	strb	r2, [r3, #0]

            // lu MCC/MNC vo v1/v2
            int mcc = (line[0]-'0')*100 + (line[1]-'0')*10 + (line[2]-'0');
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	781b      	ldrb	r3, [r3, #0]
 80044fe:	3b30      	subs	r3, #48	; 0x30
 8004500:	2264      	movs	r2, #100	; 0x64
 8004502:	fb02 f103 	mul.w	r1, r2, r3
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	3301      	adds	r3, #1
 800450a:	781b      	ldrb	r3, [r3, #0]
 800450c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8004510:	4613      	mov	r3, r2
 8004512:	009b      	lsls	r3, r3, #2
 8004514:	4413      	add	r3, r2
 8004516:	005b      	lsls	r3, r3, #1
 8004518:	18ca      	adds	r2, r1, r3
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	3302      	adds	r3, #2
 800451e:	781b      	ldrb	r3, [r3, #0]
 8004520:	3b30      	subs	r3, #48	; 0x30
 8004522:	4413      	add	r3, r2
 8004524:	67bb      	str	r3, [r7, #120]	; 0x78
            int mnc = (line[3]-'0')*10  + (line[4]-'0');        // gi s MNC 2 s
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	3303      	adds	r3, #3
 800452a:	781b      	ldrb	r3, [r3, #0]
 800452c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8004530:	4613      	mov	r3, r2
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	4413      	add	r3, r2
 8004536:	005b      	lsls	r3, r3, #1
 8004538:	461a      	mov	r2, r3
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	3304      	adds	r3, #4
 800453e:	781b      	ldrb	r3, [r3, #0]
 8004540:	3b30      	subs	r3, #48	; 0x30
 8004542:	4413      	add	r3, r2
 8004544:	677b      	str	r3, [r7, #116]	; 0x74

            out->v1 = mcc;
 8004546:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	605a      	str	r2, [r3, #4]
            out->v2 = mnc;
 800454c:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	609a      	str	r2, [r3, #8]

            // nu urc_t c field string, c th lu lun IMSI:
            // snprintf(out->str, sizeof(out->str), "%.*s", (int)n, line);

            return true;
 8004552:	2301      	movs	r3, #1
 8004554:	e171      	b.n	800483a <at_parser_line+0x572>
        }
    }

    if (n >= 9 && strncmp(line, "+CGPADDR:", 9) == 0) {
 8004556:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800455a:	2b08      	cmp	r3, #8
 800455c:	d94a      	bls.n	80045f4 <at_parser_line+0x32c>
 800455e:	2209      	movs	r2, #9
 8004560:	4933      	ldr	r1, [pc, #204]	; (8004630 <at_parser_line+0x368>)
 8004562:	6878      	ldr	r0, [r7, #4]
 8004564:	f000 fa16 	bl	8004994 <strncmp>
 8004568:	4603      	mov	r3, r0
 800456a:	2b00      	cmp	r3, #0
 800456c:	d142      	bne.n	80045f4 <at_parser_line+0x32c>
    const char *p = line + 9;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	3309      	adds	r3, #9
 8004572:	673b      	str	r3, [r7, #112]	; 0x70
    int cid = -1;
 8004574:	f04f 33ff 	mov.w	r3, #4294967295
 8004578:	657b      	str	r3, [r7, #84]	; 0x54
    char ip[16] = {0};
 800457a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800457e:	2200      	movs	r2, #0
 8004580:	601a      	str	r2, [r3, #0]
 8004582:	605a      	str	r2, [r3, #4]
 8004584:	609a      	str	r2, [r3, #8]
 8004586:	60da      	str	r2, [r3, #12]
    
    
    if (sscanf(p, "%d,\"%15[^\"]\"", &cid, ip) == 2) {
 8004588:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800458c:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8004590:	4928      	ldr	r1, [pc, #160]	; (8004634 <at_parser_line+0x36c>)
 8004592:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8004594:	f000 f9d2 	bl	800493c <sscanf>
 8004598:	4603      	mov	r3, r0
 800459a:	2b02      	cmp	r3, #2
 800459c:	d114      	bne.n	80045c8 <at_parser_line+0x300>
        out->type = URC_CGPADDR;
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	2207      	movs	r2, #7
 80045a2:	701a      	strb	r2, [r3, #0]
        out->v1 = cid;   
 80045a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80045a6:	461a      	mov	r2, r3
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	605a      	str	r2, [r3, #4]
        strncpy(out->text, ip, sizeof(out->text) - 1); 
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	3310      	adds	r3, #16
 80045b0:	f107 0144 	add.w	r1, r7, #68	; 0x44
 80045b4:	223f      	movs	r2, #63	; 0x3f
 80045b6:	4618      	mov	r0, r3
 80045b8:	f000 f9fe 	bl	80049b8 <strncpy>
        out->text[sizeof(out->text) - 1] = '\0';
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	2200      	movs	r2, #0
 80045c0:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
        return true;
 80045c4:	2301      	movs	r3, #1
 80045c6:	e138      	b.n	800483a <at_parser_line+0x572>
    }
    
    else if (sscanf(p, "%d", &cid) == 1) {
 80045c8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80045cc:	461a      	mov	r2, r3
 80045ce:	491a      	ldr	r1, [pc, #104]	; (8004638 <at_parser_line+0x370>)
 80045d0:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80045d2:	f000 f9b3 	bl	800493c <sscanf>
 80045d6:	4603      	mov	r3, r0
 80045d8:	2b01      	cmp	r3, #1
 80045da:	d10b      	bne.n	80045f4 <at_parser_line+0x32c>
        out->type = URC_CGPADDR;
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	2207      	movs	r2, #7
 80045e0:	701a      	strb	r2, [r3, #0]
        out->v1 = cid;
 80045e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80045e4:	461a      	mov	r2, r3
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	605a      	str	r2, [r3, #4]
        out->text[0] = '\0';  
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	2200      	movs	r2, #0
 80045ee:	741a      	strb	r2, [r3, #16]
        return true;
 80045f0:	2301      	movs	r3, #1
 80045f2:	e122      	b.n	800483a <at_parser_line+0x572>
    }
}

    // > (prompt cho AT+CMGS)
    if (n == 1 && line[0] == '>') {
 80045f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80045f8:	2b01      	cmp	r3, #1
 80045fa:	d11f      	bne.n	800463c <at_parser_line+0x374>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	781b      	ldrb	r3, [r3, #0]
 8004600:	2b3e      	cmp	r3, #62	; 0x3e
 8004602:	d11b      	bne.n	800463c <at_parser_line+0x374>
        out->type = URC_CMGS_PROMPT;
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	2208      	movs	r2, #8
 8004608:	701a      	strb	r2, [r3, #0]
        return true;
 800460a:	2301      	movs	r3, #1
 800460c:	e115      	b.n	800483a <at_parser_line+0x572>
 800460e:	bf00      	nop
 8004610:	0800a648 	.word	0x0800a648
 8004614:	0800a64c 	.word	0x0800a64c
 8004618:	0800a654 	.word	0x0800a654
 800461c:	0800a65c 	.word	0x0800a65c
 8004620:	0800a664 	.word	0x0800a664
 8004624:	0800a66c 	.word	0x0800a66c
 8004628:	0800a674 	.word	0x0800a674
 800462c:	0800a67c 	.word	0x0800a67c
 8004630:	0800a684 	.word	0x0800a684
 8004634:	0800a690 	.word	0x0800a690
 8004638:	0800a6a0 	.word	0x0800a6a0
    }

    // +CMGS: <ref>
    if (n >= 6 && strncmp(line, "+CMGS:", 6) == 0) {
 800463c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004640:	2b05      	cmp	r3, #5
 8004642:	d920      	bls.n	8004686 <at_parser_line+0x3be>
 8004644:	2206      	movs	r2, #6
 8004646:	497f      	ldr	r1, [pc, #508]	; (8004844 <at_parser_line+0x57c>)
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	f000 f9a3 	bl	8004994 <strncmp>
 800464e:	4603      	mov	r3, r0
 8004650:	2b00      	cmp	r3, #0
 8004652:	d118      	bne.n	8004686 <at_parser_line+0x3be>
        int ref = -1;
 8004654:	f04f 33ff 	mov.w	r3, #4294967295
 8004658:	643b      	str	r3, [r7, #64]	; 0x40
        const char *p = line + 6;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	3306      	adds	r3, #6
 800465e:	66fb      	str	r3, [r7, #108]	; 0x6c
        if (sscanf(p, " %d", &ref) == 1) {
 8004660:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004664:	461a      	mov	r2, r3
 8004666:	4978      	ldr	r1, [pc, #480]	; (8004848 <at_parser_line+0x580>)
 8004668:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800466a:	f000 f967 	bl	800493c <sscanf>
 800466e:	4603      	mov	r3, r0
 8004670:	2b01      	cmp	r3, #1
 8004672:	d108      	bne.n	8004686 <at_parser_line+0x3be>
            out->type = URC_CMGS;
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	2209      	movs	r2, #9
 8004678:	701a      	strb	r2, [r3, #0]
            out->v1 = ref;
 800467a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800467c:	461a      	mov	r2, r3
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	605a      	str	r2, [r3, #4]
            return true;
 8004682:	2301      	movs	r3, #1
 8004684:	e0d9      	b.n	800483a <at_parser_line+0x572>
        }
    }

    // +CMS ERROR: <code>
    if (n >= 11 && strncmp(line, "+CMS ERROR:", 11) == 0) {
 8004686:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800468a:	2b0a      	cmp	r3, #10
 800468c:	d920      	bls.n	80046d0 <at_parser_line+0x408>
 800468e:	220b      	movs	r2, #11
 8004690:	496e      	ldr	r1, [pc, #440]	; (800484c <at_parser_line+0x584>)
 8004692:	6878      	ldr	r0, [r7, #4]
 8004694:	f000 f97e 	bl	8004994 <strncmp>
 8004698:	4603      	mov	r3, r0
 800469a:	2b00      	cmp	r3, #0
 800469c:	d118      	bne.n	80046d0 <at_parser_line+0x408>
        int code = -1;
 800469e:	f04f 33ff 	mov.w	r3, #4294967295
 80046a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        const char *p = line + 11;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	330b      	adds	r3, #11
 80046a8:	66bb      	str	r3, [r7, #104]	; 0x68
        if (sscanf(p, " %d", &code) == 1) {
 80046aa:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80046ae:	461a      	mov	r2, r3
 80046b0:	4965      	ldr	r1, [pc, #404]	; (8004848 <at_parser_line+0x580>)
 80046b2:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80046b4:	f000 f942 	bl	800493c <sscanf>
 80046b8:	4603      	mov	r3, r0
 80046ba:	2b01      	cmp	r3, #1
 80046bc:	d108      	bne.n	80046d0 <at_parser_line+0x408>
            out->type = URC_CMS_ERROR;
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	220a      	movs	r2, #10
 80046c2:	701a      	strb	r2, [r3, #0]
            out->v1 = code;
 80046c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046c6:	461a      	mov	r2, r3
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	605a      	str	r2, [r3, #4]
            return true;
 80046cc:	2301      	movs	r3, #1
 80046ce:	e0b4      	b.n	800483a <at_parser_line+0x572>
        }
    }


    if (n >= 6 && strncmp(line, "+CMTI:", 6) == 0) {
 80046d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80046d4:	2b05      	cmp	r3, #5
 80046d6:	d932      	bls.n	800473e <at_parser_line+0x476>
 80046d8:	2206      	movs	r2, #6
 80046da:	495d      	ldr	r1, [pc, #372]	; (8004850 <at_parser_line+0x588>)
 80046dc:	6878      	ldr	r0, [r7, #4]
 80046de:	f000 f959 	bl	8004994 <strncmp>
 80046e2:	4603      	mov	r3, r0
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d12a      	bne.n	800473e <at_parser_line+0x476>
        char storage[8] = {0};
 80046e8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80046ec:	2200      	movs	r2, #0
 80046ee:	601a      	str	r2, [r3, #0]
 80046f0:	605a      	str	r2, [r3, #4]
        int index = -1;
 80046f2:	f04f 33ff 	mov.w	r3, #4294967295
 80046f6:	633b      	str	r3, [r7, #48]	; 0x30
        const char *p = line + 6;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	3306      	adds	r3, #6
 80046fc:	667b      	str	r3, [r7, #100]	; 0x64
        
        if (sscanf(p, " \"%7[^\"]\",%d", storage, &index) == 2) {
 80046fe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004702:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8004706:	4953      	ldr	r1, [pc, #332]	; (8004854 <at_parser_line+0x58c>)
 8004708:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800470a:	f000 f917 	bl	800493c <sscanf>
 800470e:	4603      	mov	r3, r0
 8004710:	2b02      	cmp	r3, #2
 8004712:	d114      	bne.n	800473e <at_parser_line+0x476>
            out->type = URC_CMTI;
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	220b      	movs	r2, #11
 8004718:	701a      	strb	r2, [r3, #0]
            out->v1 = index;  
 800471a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800471c:	461a      	mov	r2, r3
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	605a      	str	r2, [r3, #4]
            strncpy(out->text, storage, sizeof(out->text) - 1);  
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	3310      	adds	r3, #16
 8004726:	f107 0134 	add.w	r1, r7, #52	; 0x34
 800472a:	223f      	movs	r2, #63	; 0x3f
 800472c:	4618      	mov	r0, r3
 800472e:	f000 f943 	bl	80049b8 <strncpy>
            out->text[sizeof(out->text) - 1] = '\0';
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	2200      	movs	r2, #0
 8004736:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
            return true;
 800473a:	2301      	movs	r3, #1
 800473c:	e07d      	b.n	800483a <at_parser_line+0x572>
        }
    }

    // +CMGR: "REC UNREAD","+84xxxx","",...
    if (n >= 6 && strncmp(line, "+CMGR:", 6) == 0) {
 800473e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004742:	2b05      	cmp	r3, #5
 8004744:	d93b      	bls.n	80047be <at_parser_line+0x4f6>
 8004746:	2206      	movs	r2, #6
 8004748:	4943      	ldr	r1, [pc, #268]	; (8004858 <at_parser_line+0x590>)
 800474a:	6878      	ldr	r0, [r7, #4]
 800474c:	f000 f922 	bl	8004994 <strncmp>
 8004750:	4603      	mov	r3, r0
 8004752:	2b00      	cmp	r3, #0
 8004754:	d133      	bne.n	80047be <at_parser_line+0x4f6>
        const char *p = line + 6;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	3306      	adds	r3, #6
 800475a:	663b      	str	r3, [r7, #96]	; 0x60
        char status[16] = {0};
 800475c:	f107 0320 	add.w	r3, r7, #32
 8004760:	2200      	movs	r2, #0
 8004762:	601a      	str	r2, [r3, #0]
 8004764:	605a      	str	r2, [r3, #4]
 8004766:	609a      	str	r2, [r3, #8]
 8004768:	60da      	str	r2, [r3, #12]
        char phone[24]  = {0};
 800476a:	f107 0308 	add.w	r3, r7, #8
 800476e:	2200      	movs	r2, #0
 8004770:	601a      	str	r2, [r3, #0]
 8004772:	605a      	str	r2, [r3, #4]
 8004774:	609a      	str	r2, [r3, #8]
 8004776:	60da      	str	r2, [r3, #12]
 8004778:	611a      	str	r2, [r3, #16]
 800477a:	615a      	str	r2, [r3, #20]
        if (sscanf(p, " \"%15[^\"]\",\"%23[^\"]\"", status, phone) == 2) {
 800477c:	f107 0308 	add.w	r3, r7, #8
 8004780:	f107 0220 	add.w	r2, r7, #32
 8004784:	4935      	ldr	r1, [pc, #212]	; (800485c <at_parser_line+0x594>)
 8004786:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8004788:	f000 f8d8 	bl	800493c <sscanf>
 800478c:	4603      	mov	r3, r0
 800478e:	2b02      	cmp	r3, #2
 8004790:	d110      	bne.n	80047b4 <at_parser_line+0x4ec>
            out->type = URC_CMGR;
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	220d      	movs	r2, #13
 8004796:	701a      	strb	r2, [r3, #0]
            strncpy(out->text, phone, sizeof(out->text) - 1);
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	3310      	adds	r3, #16
 800479c:	f107 0108 	add.w	r1, r7, #8
 80047a0:	223f      	movs	r2, #63	; 0x3f
 80047a2:	4618      	mov	r0, r3
 80047a4:	f000 f908 	bl	80049b8 <strncpy>
            out->text[sizeof(out->text) - 1] = '\0';
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	2200      	movs	r2, #0
 80047ac:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
            return true;
 80047b0:	2301      	movs	r3, #1
 80047b2:	e042      	b.n	800483a <at_parser_line+0x572>
        } else {
            out->type = URC_CMGR;
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	220d      	movs	r2, #13
 80047b8:	701a      	strb	r2, [r3, #0]
            return true; 
 80047ba:	2301      	movs	r3, #1
 80047bc:	e03d      	b.n	800483a <at_parser_line+0x572>
        }
    }

    // Dng ni dung SMS (ch ton k t in c, khng bt u bng '+')
    {
        bool all_printable = true;
 80047be:	2301      	movs	r3, #1
 80047c0:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
        for (size_t i = 0; i < n; i++) {
 80047c4:	2300      	movs	r3, #0
 80047c6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80047ca:	e016      	b.n	80047fa <at_parser_line+0x532>
            if ((unsigned char)line[i] < 0x20 && line[i] != '\t') {
 80047cc:	687a      	ldr	r2, [r7, #4]
 80047ce:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80047d2:	4413      	add	r3, r2
 80047d4:	781b      	ldrb	r3, [r3, #0]
 80047d6:	2b1f      	cmp	r3, #31
 80047d8:	d80a      	bhi.n	80047f0 <at_parser_line+0x528>
 80047da:	687a      	ldr	r2, [r7, #4]
 80047dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80047e0:	4413      	add	r3, r2
 80047e2:	781b      	ldrb	r3, [r3, #0]
 80047e4:	2b09      	cmp	r3, #9
 80047e6:	d003      	beq.n	80047f0 <at_parser_line+0x528>
                all_printable = false; break;
 80047e8:	2300      	movs	r3, #0
 80047ea:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 80047ee:	e00a      	b.n	8004806 <at_parser_line+0x53e>
        for (size_t i = 0; i < n; i++) {
 80047f0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80047f4:	3301      	adds	r3, #1
 80047f6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80047fa:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80047fe:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004802:	429a      	cmp	r2, r3
 8004804:	d3e2      	bcc.n	80047cc <at_parser_line+0x504>
            }
        }
        if (all_printable && line[0] != '+') {
 8004806:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800480a:	2b00      	cmp	r3, #0
 800480c:	d014      	beq.n	8004838 <at_parser_line+0x570>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	781b      	ldrb	r3, [r3, #0]
 8004812:	2b2b      	cmp	r3, #43	; 0x2b
 8004814:	d010      	beq.n	8004838 <at_parser_line+0x570>
            out->type = URC_SMS_TEXT;
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	220c      	movs	r2, #12
 800481a:	701a      	strb	r2, [r3, #0]
            snprintf(out->text, sizeof(out->text), "%.*s", (int)n, line);
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	f103 0010 	add.w	r0, r3, #16
 8004822:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	9300      	str	r3, [sp, #0]
 800482a:	4613      	mov	r3, r2
 800482c:	4a0c      	ldr	r2, [pc, #48]	; (8004860 <at_parser_line+0x598>)
 800482e:	2140      	movs	r1, #64	; 0x40
 8004830:	f000 f850 	bl	80048d4 <snprintf>
            return true;
 8004834:	2301      	movs	r3, #1
 8004836:	e000      	b.n	800483a <at_parser_line+0x572>
        }
    }

    return false;
 8004838:	2300      	movs	r3, #0
 800483a:	4618      	mov	r0, r3
 800483c:	3798      	adds	r7, #152	; 0x98
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}
 8004842:	bf00      	nop
 8004844:	0800a6a4 	.word	0x0800a6a4
 8004848:	0800a6ac 	.word	0x0800a6ac
 800484c:	0800a6b0 	.word	0x0800a6b0
 8004850:	0800a6bc 	.word	0x0800a6bc
 8004854:	0800a6c4 	.word	0x0800a6c4
 8004858:	0800a6d4 	.word	0x0800a6d4
 800485c:	0800a6dc 	.word	0x0800a6dc
 8004860:	0800a6f4 	.word	0x0800a6f4

08004864 <__libc_init_array>:
 8004864:	b570      	push	{r4, r5, r6, lr}
 8004866:	2500      	movs	r5, #0
 8004868:	4e0c      	ldr	r6, [pc, #48]	; (800489c <__libc_init_array+0x38>)
 800486a:	4c0d      	ldr	r4, [pc, #52]	; (80048a0 <__libc_init_array+0x3c>)
 800486c:	1ba4      	subs	r4, r4, r6
 800486e:	10a4      	asrs	r4, r4, #2
 8004870:	42a5      	cmp	r5, r4
 8004872:	d109      	bne.n	8004888 <__libc_init_array+0x24>
 8004874:	f005 fb54 	bl	8009f20 <_init>
 8004878:	2500      	movs	r5, #0
 800487a:	4e0a      	ldr	r6, [pc, #40]	; (80048a4 <__libc_init_array+0x40>)
 800487c:	4c0a      	ldr	r4, [pc, #40]	; (80048a8 <__libc_init_array+0x44>)
 800487e:	1ba4      	subs	r4, r4, r6
 8004880:	10a4      	asrs	r4, r4, #2
 8004882:	42a5      	cmp	r5, r4
 8004884:	d105      	bne.n	8004892 <__libc_init_array+0x2e>
 8004886:	bd70      	pop	{r4, r5, r6, pc}
 8004888:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800488c:	4798      	blx	r3
 800488e:	3501      	adds	r5, #1
 8004890:	e7ee      	b.n	8004870 <__libc_init_array+0xc>
 8004892:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004896:	4798      	blx	r3
 8004898:	3501      	adds	r5, #1
 800489a:	e7f2      	b.n	8004882 <__libc_init_array+0x1e>
 800489c:	0800aaac 	.word	0x0800aaac
 80048a0:	0800aaac 	.word	0x0800aaac
 80048a4:	0800aaac 	.word	0x0800aaac
 80048a8:	0800aab0 	.word	0x0800aab0

080048ac <memcpy>:
 80048ac:	b510      	push	{r4, lr}
 80048ae:	1e43      	subs	r3, r0, #1
 80048b0:	440a      	add	r2, r1
 80048b2:	4291      	cmp	r1, r2
 80048b4:	d100      	bne.n	80048b8 <memcpy+0xc>
 80048b6:	bd10      	pop	{r4, pc}
 80048b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80048bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80048c0:	e7f7      	b.n	80048b2 <memcpy+0x6>

080048c2 <memset>:
 80048c2:	4603      	mov	r3, r0
 80048c4:	4402      	add	r2, r0
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d100      	bne.n	80048cc <memset+0xa>
 80048ca:	4770      	bx	lr
 80048cc:	f803 1b01 	strb.w	r1, [r3], #1
 80048d0:	e7f9      	b.n	80048c6 <memset+0x4>
	...

080048d4 <snprintf>:
 80048d4:	b40c      	push	{r2, r3}
 80048d6:	b530      	push	{r4, r5, lr}
 80048d8:	4b17      	ldr	r3, [pc, #92]	; (8004938 <snprintf+0x64>)
 80048da:	1e0c      	subs	r4, r1, #0
 80048dc:	b09d      	sub	sp, #116	; 0x74
 80048de:	681d      	ldr	r5, [r3, #0]
 80048e0:	da08      	bge.n	80048f4 <snprintf+0x20>
 80048e2:	238b      	movs	r3, #139	; 0x8b
 80048e4:	f04f 30ff 	mov.w	r0, #4294967295
 80048e8:	602b      	str	r3, [r5, #0]
 80048ea:	b01d      	add	sp, #116	; 0x74
 80048ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80048f0:	b002      	add	sp, #8
 80048f2:	4770      	bx	lr
 80048f4:	f44f 7302 	mov.w	r3, #520	; 0x208
 80048f8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80048fc:	bf0c      	ite	eq
 80048fe:	4623      	moveq	r3, r4
 8004900:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004904:	9304      	str	r3, [sp, #16]
 8004906:	9307      	str	r3, [sp, #28]
 8004908:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800490c:	9002      	str	r0, [sp, #8]
 800490e:	9006      	str	r0, [sp, #24]
 8004910:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004914:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004916:	ab21      	add	r3, sp, #132	; 0x84
 8004918:	a902      	add	r1, sp, #8
 800491a:	4628      	mov	r0, r5
 800491c:	9301      	str	r3, [sp, #4]
 800491e:	f000 f87b 	bl	8004a18 <_svfprintf_r>
 8004922:	1c43      	adds	r3, r0, #1
 8004924:	bfbc      	itt	lt
 8004926:	238b      	movlt	r3, #139	; 0x8b
 8004928:	602b      	strlt	r3, [r5, #0]
 800492a:	2c00      	cmp	r4, #0
 800492c:	d0dd      	beq.n	80048ea <snprintf+0x16>
 800492e:	2200      	movs	r2, #0
 8004930:	9b02      	ldr	r3, [sp, #8]
 8004932:	701a      	strb	r2, [r3, #0]
 8004934:	e7d9      	b.n	80048ea <snprintf+0x16>
 8004936:	bf00      	nop
 8004938:	20000028 	.word	0x20000028

0800493c <sscanf>:
 800493c:	b40e      	push	{r1, r2, r3}
 800493e:	f44f 7201 	mov.w	r2, #516	; 0x204
 8004942:	b530      	push	{r4, r5, lr}
 8004944:	b09c      	sub	sp, #112	; 0x70
 8004946:	ac1f      	add	r4, sp, #124	; 0x7c
 8004948:	f854 5b04 	ldr.w	r5, [r4], #4
 800494c:	f8ad 2014 	strh.w	r2, [sp, #20]
 8004950:	9002      	str	r0, [sp, #8]
 8004952:	9006      	str	r0, [sp, #24]
 8004954:	f7fb fc06 	bl	8000164 <strlen>
 8004958:	4b0b      	ldr	r3, [pc, #44]	; (8004988 <sscanf+0x4c>)
 800495a:	9003      	str	r0, [sp, #12]
 800495c:	930b      	str	r3, [sp, #44]	; 0x2c
 800495e:	2300      	movs	r3, #0
 8004960:	930f      	str	r3, [sp, #60]	; 0x3c
 8004962:	9314      	str	r3, [sp, #80]	; 0x50
 8004964:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004968:	9007      	str	r0, [sp, #28]
 800496a:	4808      	ldr	r0, [pc, #32]	; (800498c <sscanf+0x50>)
 800496c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004970:	462a      	mov	r2, r5
 8004972:	4623      	mov	r3, r4
 8004974:	a902      	add	r1, sp, #8
 8004976:	6800      	ldr	r0, [r0, #0]
 8004978:	9401      	str	r4, [sp, #4]
 800497a:	f001 f81d 	bl	80059b8 <__ssvfscanf_r>
 800497e:	b01c      	add	sp, #112	; 0x70
 8004980:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004984:	b003      	add	sp, #12
 8004986:	4770      	bx	lr
 8004988:	08004991 	.word	0x08004991
 800498c:	20000028 	.word	0x20000028

08004990 <__seofread>:
 8004990:	2000      	movs	r0, #0
 8004992:	4770      	bx	lr

08004994 <strncmp>:
 8004994:	b510      	push	{r4, lr}
 8004996:	b16a      	cbz	r2, 80049b4 <strncmp+0x20>
 8004998:	3901      	subs	r1, #1
 800499a:	1884      	adds	r4, r0, r2
 800499c:	f810 3b01 	ldrb.w	r3, [r0], #1
 80049a0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d103      	bne.n	80049b0 <strncmp+0x1c>
 80049a8:	42a0      	cmp	r0, r4
 80049aa:	d001      	beq.n	80049b0 <strncmp+0x1c>
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d1f5      	bne.n	800499c <strncmp+0x8>
 80049b0:	1a98      	subs	r0, r3, r2
 80049b2:	bd10      	pop	{r4, pc}
 80049b4:	4610      	mov	r0, r2
 80049b6:	bd10      	pop	{r4, pc}

080049b8 <strncpy>:
 80049b8:	b570      	push	{r4, r5, r6, lr}
 80049ba:	4604      	mov	r4, r0
 80049bc:	b902      	cbnz	r2, 80049c0 <strncpy+0x8>
 80049be:	bd70      	pop	{r4, r5, r6, pc}
 80049c0:	4623      	mov	r3, r4
 80049c2:	f811 5b01 	ldrb.w	r5, [r1], #1
 80049c6:	1e56      	subs	r6, r2, #1
 80049c8:	f803 5b01 	strb.w	r5, [r3], #1
 80049cc:	b91d      	cbnz	r5, 80049d6 <strncpy+0x1e>
 80049ce:	4414      	add	r4, r2
 80049d0:	42a3      	cmp	r3, r4
 80049d2:	d103      	bne.n	80049dc <strncpy+0x24>
 80049d4:	bd70      	pop	{r4, r5, r6, pc}
 80049d6:	461c      	mov	r4, r3
 80049d8:	4632      	mov	r2, r6
 80049da:	e7ef      	b.n	80049bc <strncpy+0x4>
 80049dc:	f803 5b01 	strb.w	r5, [r3], #1
 80049e0:	e7f6      	b.n	80049d0 <strncpy+0x18>

080049e2 <strstr>:
 80049e2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80049e4:	7803      	ldrb	r3, [r0, #0]
 80049e6:	b133      	cbz	r3, 80049f6 <strstr+0x14>
 80049e8:	4603      	mov	r3, r0
 80049ea:	4618      	mov	r0, r3
 80049ec:	1c5e      	adds	r6, r3, #1
 80049ee:	781b      	ldrb	r3, [r3, #0]
 80049f0:	b933      	cbnz	r3, 8004a00 <strstr+0x1e>
 80049f2:	4618      	mov	r0, r3
 80049f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049f6:	780b      	ldrb	r3, [r1, #0]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	bf18      	it	ne
 80049fc:	2000      	movne	r0, #0
 80049fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a00:	1e4d      	subs	r5, r1, #1
 8004a02:	1e44      	subs	r4, r0, #1
 8004a04:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8004a08:	2a00      	cmp	r2, #0
 8004a0a:	d0f3      	beq.n	80049f4 <strstr+0x12>
 8004a0c:	f814 7f01 	ldrb.w	r7, [r4, #1]!
 8004a10:	4633      	mov	r3, r6
 8004a12:	4297      	cmp	r7, r2
 8004a14:	d0f6      	beq.n	8004a04 <strstr+0x22>
 8004a16:	e7e8      	b.n	80049ea <strstr+0x8>

08004a18 <_svfprintf_r>:
 8004a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a1c:	b0bf      	sub	sp, #252	; 0xfc
 8004a1e:	4689      	mov	r9, r1
 8004a20:	4615      	mov	r5, r2
 8004a22:	461f      	mov	r7, r3
 8004a24:	4682      	mov	sl, r0
 8004a26:	f002 fbc7 	bl	80071b8 <_localeconv_r>
 8004a2a:	6803      	ldr	r3, [r0, #0]
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	9311      	str	r3, [sp, #68]	; 0x44
 8004a30:	f7fb fb98 	bl	8000164 <strlen>
 8004a34:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8004a38:	900a      	str	r0, [sp, #40]	; 0x28
 8004a3a:	061b      	lsls	r3, r3, #24
 8004a3c:	d518      	bpl.n	8004a70 <_svfprintf_r+0x58>
 8004a3e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8004a42:	b9ab      	cbnz	r3, 8004a70 <_svfprintf_r+0x58>
 8004a44:	2140      	movs	r1, #64	; 0x40
 8004a46:	4650      	mov	r0, sl
 8004a48:	f002 fbcc 	bl	80071e4 <_malloc_r>
 8004a4c:	f8c9 0000 	str.w	r0, [r9]
 8004a50:	f8c9 0010 	str.w	r0, [r9, #16]
 8004a54:	b948      	cbnz	r0, 8004a6a <_svfprintf_r+0x52>
 8004a56:	230c      	movs	r3, #12
 8004a58:	f8ca 3000 	str.w	r3, [sl]
 8004a5c:	f04f 33ff 	mov.w	r3, #4294967295
 8004a60:	930b      	str	r3, [sp, #44]	; 0x2c
 8004a62:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8004a64:	b03f      	add	sp, #252	; 0xfc
 8004a66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a6a:	2340      	movs	r3, #64	; 0x40
 8004a6c:	f8c9 3014 	str.w	r3, [r9, #20]
 8004a70:	2300      	movs	r3, #0
 8004a72:	ac2e      	add	r4, sp, #184	; 0xb8
 8004a74:	9421      	str	r4, [sp, #132]	; 0x84
 8004a76:	9323      	str	r3, [sp, #140]	; 0x8c
 8004a78:	9322      	str	r3, [sp, #136]	; 0x88
 8004a7a:	9509      	str	r5, [sp, #36]	; 0x24
 8004a7c:	9307      	str	r3, [sp, #28]
 8004a7e:	930d      	str	r3, [sp, #52]	; 0x34
 8004a80:	930e      	str	r3, [sp, #56]	; 0x38
 8004a82:	9315      	str	r3, [sp, #84]	; 0x54
 8004a84:	9314      	str	r3, [sp, #80]	; 0x50
 8004a86:	930b      	str	r3, [sp, #44]	; 0x2c
 8004a88:	9312      	str	r3, [sp, #72]	; 0x48
 8004a8a:	9313      	str	r3, [sp, #76]	; 0x4c
 8004a8c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8004a8e:	462b      	mov	r3, r5
 8004a90:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004a94:	b112      	cbz	r2, 8004a9c <_svfprintf_r+0x84>
 8004a96:	2a25      	cmp	r2, #37	; 0x25
 8004a98:	f040 8083 	bne.w	8004ba2 <_svfprintf_r+0x18a>
 8004a9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a9e:	1aee      	subs	r6, r5, r3
 8004aa0:	d00d      	beq.n	8004abe <_svfprintf_r+0xa6>
 8004aa2:	e884 0048 	stmia.w	r4, {r3, r6}
 8004aa6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004aa8:	4433      	add	r3, r6
 8004aaa:	9323      	str	r3, [sp, #140]	; 0x8c
 8004aac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004aae:	3301      	adds	r3, #1
 8004ab0:	2b07      	cmp	r3, #7
 8004ab2:	9322      	str	r3, [sp, #136]	; 0x88
 8004ab4:	dc77      	bgt.n	8004ba6 <_svfprintf_r+0x18e>
 8004ab6:	3408      	adds	r4, #8
 8004ab8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004aba:	4433      	add	r3, r6
 8004abc:	930b      	str	r3, [sp, #44]	; 0x2c
 8004abe:	782b      	ldrb	r3, [r5, #0]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	f000 8725 	beq.w	8005910 <_svfprintf_r+0xef8>
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	1c69      	adds	r1, r5, #1
 8004aca:	461a      	mov	r2, r3
 8004acc:	f04f 3bff 	mov.w	fp, #4294967295
 8004ad0:	461d      	mov	r5, r3
 8004ad2:	200a      	movs	r0, #10
 8004ad4:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8004ad8:	930c      	str	r3, [sp, #48]	; 0x30
 8004ada:	1c4e      	adds	r6, r1, #1
 8004adc:	7809      	ldrb	r1, [r1, #0]
 8004ade:	9609      	str	r6, [sp, #36]	; 0x24
 8004ae0:	9106      	str	r1, [sp, #24]
 8004ae2:	9906      	ldr	r1, [sp, #24]
 8004ae4:	3920      	subs	r1, #32
 8004ae6:	2958      	cmp	r1, #88	; 0x58
 8004ae8:	f200 8414 	bhi.w	8005314 <_svfprintf_r+0x8fc>
 8004aec:	e8df f011 	tbh	[pc, r1, lsl #1]
 8004af0:	041200a5 	.word	0x041200a5
 8004af4:	00aa0412 	.word	0x00aa0412
 8004af8:	04120412 	.word	0x04120412
 8004afc:	04120412 	.word	0x04120412
 8004b00:	04120412 	.word	0x04120412
 8004b04:	006500ad 	.word	0x006500ad
 8004b08:	00b50412 	.word	0x00b50412
 8004b0c:	041200b8 	.word	0x041200b8
 8004b10:	00d800d5 	.word	0x00d800d5
 8004b14:	00d800d8 	.word	0x00d800d8
 8004b18:	00d800d8 	.word	0x00d800d8
 8004b1c:	00d800d8 	.word	0x00d800d8
 8004b20:	00d800d8 	.word	0x00d800d8
 8004b24:	04120412 	.word	0x04120412
 8004b28:	04120412 	.word	0x04120412
 8004b2c:	04120412 	.word	0x04120412
 8004b30:	04120412 	.word	0x04120412
 8004b34:	04120412 	.word	0x04120412
 8004b38:	0122010c 	.word	0x0122010c
 8004b3c:	01220412 	.word	0x01220412
 8004b40:	04120412 	.word	0x04120412
 8004b44:	04120412 	.word	0x04120412
 8004b48:	041200eb 	.word	0x041200eb
 8004b4c:	033c0412 	.word	0x033c0412
 8004b50:	04120412 	.word	0x04120412
 8004b54:	04120412 	.word	0x04120412
 8004b58:	03a40412 	.word	0x03a40412
 8004b5c:	04120412 	.word	0x04120412
 8004b60:	04120085 	.word	0x04120085
 8004b64:	04120412 	.word	0x04120412
 8004b68:	04120412 	.word	0x04120412
 8004b6c:	04120412 	.word	0x04120412
 8004b70:	04120412 	.word	0x04120412
 8004b74:	00fe0412 	.word	0x00fe0412
 8004b78:	0122006b 	.word	0x0122006b
 8004b7c:	01220122 	.word	0x01220122
 8004b80:	006b00ee 	.word	0x006b00ee
 8004b84:	04120412 	.word	0x04120412
 8004b88:	041200f1 	.word	0x041200f1
 8004b8c:	033e031e 	.word	0x033e031e
 8004b90:	00f80372 	.word	0x00f80372
 8004b94:	03830412 	.word	0x03830412
 8004b98:	03a60412 	.word	0x03a60412
 8004b9c:	04120412 	.word	0x04120412
 8004ba0:	03be      	.short	0x03be
 8004ba2:	461d      	mov	r5, r3
 8004ba4:	e773      	b.n	8004a8e <_svfprintf_r+0x76>
 8004ba6:	aa21      	add	r2, sp, #132	; 0x84
 8004ba8:	4649      	mov	r1, r9
 8004baa:	4650      	mov	r0, sl
 8004bac:	f004 fa5e 	bl	800906c <__ssprint_r>
 8004bb0:	2800      	cmp	r0, #0
 8004bb2:	f040 868e 	bne.w	80058d2 <_svfprintf_r+0xeba>
 8004bb6:	ac2e      	add	r4, sp, #184	; 0xb8
 8004bb8:	e77e      	b.n	8004ab8 <_svfprintf_r+0xa0>
 8004bba:	2301      	movs	r3, #1
 8004bbc:	222b      	movs	r2, #43	; 0x2b
 8004bbe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004bc0:	e78b      	b.n	8004ada <_svfprintf_r+0xc2>
 8004bc2:	460f      	mov	r7, r1
 8004bc4:	e7fb      	b.n	8004bbe <_svfprintf_r+0x1a6>
 8004bc6:	b10b      	cbz	r3, 8004bcc <_svfprintf_r+0x1b4>
 8004bc8:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8004bcc:	06ae      	lsls	r6, r5, #26
 8004bce:	f140 80a1 	bpl.w	8004d14 <_svfprintf_r+0x2fc>
 8004bd2:	3707      	adds	r7, #7
 8004bd4:	f027 0707 	bic.w	r7, r7, #7
 8004bd8:	f107 0308 	add.w	r3, r7, #8
 8004bdc:	9308      	str	r3, [sp, #32]
 8004bde:	e9d7 6700 	ldrd	r6, r7, [r7]
 8004be2:	2e00      	cmp	r6, #0
 8004be4:	f177 0300 	sbcs.w	r3, r7, #0
 8004be8:	da05      	bge.n	8004bf6 <_svfprintf_r+0x1de>
 8004bea:	232d      	movs	r3, #45	; 0x2d
 8004bec:	4276      	negs	r6, r6
 8004bee:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8004bf2:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	e2c7      	b.n	800518a <_svfprintf_r+0x772>
 8004bfa:	b10b      	cbz	r3, 8004c00 <_svfprintf_r+0x1e8>
 8004bfc:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8004c00:	4ba0      	ldr	r3, [pc, #640]	; (8004e84 <_svfprintf_r+0x46c>)
 8004c02:	9315      	str	r3, [sp, #84]	; 0x54
 8004c04:	06ab      	lsls	r3, r5, #26
 8004c06:	f140 8336 	bpl.w	8005276 <_svfprintf_r+0x85e>
 8004c0a:	3707      	adds	r7, #7
 8004c0c:	f027 0707 	bic.w	r7, r7, #7
 8004c10:	f107 0308 	add.w	r3, r7, #8
 8004c14:	9308      	str	r3, [sp, #32]
 8004c16:	e9d7 6700 	ldrd	r6, r7, [r7]
 8004c1a:	07e8      	lsls	r0, r5, #31
 8004c1c:	d50b      	bpl.n	8004c36 <_svfprintf_r+0x21e>
 8004c1e:	ea56 0307 	orrs.w	r3, r6, r7
 8004c22:	d008      	beq.n	8004c36 <_svfprintf_r+0x21e>
 8004c24:	2330      	movs	r3, #48	; 0x30
 8004c26:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8004c2a:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8004c2e:	f045 0502 	orr.w	r5, r5, #2
 8004c32:	f88d 3069 	strb.w	r3, [sp, #105]	; 0x69
 8004c36:	2302      	movs	r3, #2
 8004c38:	e2a4      	b.n	8005184 <_svfprintf_r+0x76c>
 8004c3a:	2a00      	cmp	r2, #0
 8004c3c:	d1bf      	bne.n	8004bbe <_svfprintf_r+0x1a6>
 8004c3e:	2301      	movs	r3, #1
 8004c40:	2220      	movs	r2, #32
 8004c42:	e7bc      	b.n	8004bbe <_svfprintf_r+0x1a6>
 8004c44:	f045 0501 	orr.w	r5, r5, #1
 8004c48:	e7b9      	b.n	8004bbe <_svfprintf_r+0x1a6>
 8004c4a:	683e      	ldr	r6, [r7, #0]
 8004c4c:	1d39      	adds	r1, r7, #4
 8004c4e:	2e00      	cmp	r6, #0
 8004c50:	960c      	str	r6, [sp, #48]	; 0x30
 8004c52:	dab6      	bge.n	8004bc2 <_svfprintf_r+0x1aa>
 8004c54:	460f      	mov	r7, r1
 8004c56:	4276      	negs	r6, r6
 8004c58:	960c      	str	r6, [sp, #48]	; 0x30
 8004c5a:	f045 0504 	orr.w	r5, r5, #4
 8004c5e:	e7ae      	b.n	8004bbe <_svfprintf_r+0x1a6>
 8004c60:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004c62:	1c4e      	adds	r6, r1, #1
 8004c64:	7809      	ldrb	r1, [r1, #0]
 8004c66:	292a      	cmp	r1, #42	; 0x2a
 8004c68:	9106      	str	r1, [sp, #24]
 8004c6a:	d010      	beq.n	8004c8e <_svfprintf_r+0x276>
 8004c6c:	f04f 0b00 	mov.w	fp, #0
 8004c70:	9609      	str	r6, [sp, #36]	; 0x24
 8004c72:	9906      	ldr	r1, [sp, #24]
 8004c74:	3930      	subs	r1, #48	; 0x30
 8004c76:	2909      	cmp	r1, #9
 8004c78:	f63f af33 	bhi.w	8004ae2 <_svfprintf_r+0xca>
 8004c7c:	fb00 1b0b 	mla	fp, r0, fp, r1
 8004c80:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004c82:	460e      	mov	r6, r1
 8004c84:	f816 1b01 	ldrb.w	r1, [r6], #1
 8004c88:	9106      	str	r1, [sp, #24]
 8004c8a:	9609      	str	r6, [sp, #36]	; 0x24
 8004c8c:	e7f1      	b.n	8004c72 <_svfprintf_r+0x25a>
 8004c8e:	6839      	ldr	r1, [r7, #0]
 8004c90:	9609      	str	r6, [sp, #36]	; 0x24
 8004c92:	ea41 7be1 	orr.w	fp, r1, r1, asr #31
 8004c96:	3704      	adds	r7, #4
 8004c98:	e791      	b.n	8004bbe <_svfprintf_r+0x1a6>
 8004c9a:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8004c9e:	e78e      	b.n	8004bbe <_svfprintf_r+0x1a6>
 8004ca0:	2100      	movs	r1, #0
 8004ca2:	910c      	str	r1, [sp, #48]	; 0x30
 8004ca4:	9906      	ldr	r1, [sp, #24]
 8004ca6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8004ca8:	3930      	subs	r1, #48	; 0x30
 8004caa:	fb00 1106 	mla	r1, r0, r6, r1
 8004cae:	910c      	str	r1, [sp, #48]	; 0x30
 8004cb0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004cb2:	460e      	mov	r6, r1
 8004cb4:	f816 1b01 	ldrb.w	r1, [r6], #1
 8004cb8:	9106      	str	r1, [sp, #24]
 8004cba:	9906      	ldr	r1, [sp, #24]
 8004cbc:	9609      	str	r6, [sp, #36]	; 0x24
 8004cbe:	3930      	subs	r1, #48	; 0x30
 8004cc0:	2909      	cmp	r1, #9
 8004cc2:	d9ef      	bls.n	8004ca4 <_svfprintf_r+0x28c>
 8004cc4:	e70d      	b.n	8004ae2 <_svfprintf_r+0xca>
 8004cc6:	f045 0508 	orr.w	r5, r5, #8
 8004cca:	e778      	b.n	8004bbe <_svfprintf_r+0x1a6>
 8004ccc:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8004cd0:	e775      	b.n	8004bbe <_svfprintf_r+0x1a6>
 8004cd2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004cd4:	7809      	ldrb	r1, [r1, #0]
 8004cd6:	296c      	cmp	r1, #108	; 0x6c
 8004cd8:	d105      	bne.n	8004ce6 <_svfprintf_r+0x2ce>
 8004cda:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004cdc:	3101      	adds	r1, #1
 8004cde:	9109      	str	r1, [sp, #36]	; 0x24
 8004ce0:	f045 0520 	orr.w	r5, r5, #32
 8004ce4:	e76b      	b.n	8004bbe <_svfprintf_r+0x1a6>
 8004ce6:	f045 0510 	orr.w	r5, r5, #16
 8004cea:	e768      	b.n	8004bbe <_svfprintf_r+0x1a6>
 8004cec:	2600      	movs	r6, #0
 8004cee:	1d3b      	adds	r3, r7, #4
 8004cf0:	9308      	str	r3, [sp, #32]
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8004cf8:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8004cfc:	f04f 0b01 	mov.w	fp, #1
 8004d00:	4637      	mov	r7, r6
 8004d02:	f10d 0890 	add.w	r8, sp, #144	; 0x90
 8004d06:	e11c      	b.n	8004f42 <_svfprintf_r+0x52a>
 8004d08:	b10b      	cbz	r3, 8004d0e <_svfprintf_r+0x2f6>
 8004d0a:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8004d0e:	f045 0510 	orr.w	r5, r5, #16
 8004d12:	e75b      	b.n	8004bcc <_svfprintf_r+0x1b4>
 8004d14:	f015 0f10 	tst.w	r5, #16
 8004d18:	f107 0304 	add.w	r3, r7, #4
 8004d1c:	d003      	beq.n	8004d26 <_svfprintf_r+0x30e>
 8004d1e:	683e      	ldr	r6, [r7, #0]
 8004d20:	9308      	str	r3, [sp, #32]
 8004d22:	17f7      	asrs	r7, r6, #31
 8004d24:	e75d      	b.n	8004be2 <_svfprintf_r+0x1ca>
 8004d26:	683e      	ldr	r6, [r7, #0]
 8004d28:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004d2c:	9308      	str	r3, [sp, #32]
 8004d2e:	bf18      	it	ne
 8004d30:	b236      	sxthne	r6, r6
 8004d32:	e7f6      	b.n	8004d22 <_svfprintf_r+0x30a>
 8004d34:	b10b      	cbz	r3, 8004d3a <_svfprintf_r+0x322>
 8004d36:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8004d3a:	3707      	adds	r7, #7
 8004d3c:	f027 0707 	bic.w	r7, r7, #7
 8004d40:	f107 0308 	add.w	r3, r7, #8
 8004d44:	9308      	str	r3, [sp, #32]
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	f04f 32ff 	mov.w	r2, #4294967295
 8004d4c:	930d      	str	r3, [sp, #52]	; 0x34
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8004d52:	930e      	str	r3, [sp, #56]	; 0x38
 8004d54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004d56:	4638      	mov	r0, r7
 8004d58:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 8004d5c:	4631      	mov	r1, r6
 8004d5e:	4b4a      	ldr	r3, [pc, #296]	; (8004e88 <_svfprintf_r+0x470>)
 8004d60:	f7fb fe5a 	bl	8000a18 <__aeabi_dcmpun>
 8004d64:	2800      	cmp	r0, #0
 8004d66:	f040 85dc 	bne.w	8005922 <_svfprintf_r+0xf0a>
 8004d6a:	f04f 32ff 	mov.w	r2, #4294967295
 8004d6e:	4b46      	ldr	r3, [pc, #280]	; (8004e88 <_svfprintf_r+0x470>)
 8004d70:	4638      	mov	r0, r7
 8004d72:	4631      	mov	r1, r6
 8004d74:	f7fb fe32 	bl	80009dc <__aeabi_dcmple>
 8004d78:	2800      	cmp	r0, #0
 8004d7a:	f040 85d2 	bne.w	8005922 <_svfprintf_r+0xf0a>
 8004d7e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004d80:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004d82:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004d84:	990e      	ldr	r1, [sp, #56]	; 0x38
 8004d86:	f7fb fe1f 	bl	80009c8 <__aeabi_dcmplt>
 8004d8a:	b110      	cbz	r0, 8004d92 <_svfprintf_r+0x37a>
 8004d8c:	232d      	movs	r3, #45	; 0x2d
 8004d8e:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8004d92:	4b3e      	ldr	r3, [pc, #248]	; (8004e8c <_svfprintf_r+0x474>)
 8004d94:	4a3e      	ldr	r2, [pc, #248]	; (8004e90 <_svfprintf_r+0x478>)
 8004d96:	9906      	ldr	r1, [sp, #24]
 8004d98:	f04f 0b03 	mov.w	fp, #3
 8004d9c:	2947      	cmp	r1, #71	; 0x47
 8004d9e:	bfcc      	ite	gt
 8004da0:	4690      	movgt	r8, r2
 8004da2:	4698      	movle	r8, r3
 8004da4:	2600      	movs	r6, #0
 8004da6:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8004daa:	4637      	mov	r7, r6
 8004dac:	e0c9      	b.n	8004f42 <_svfprintf_r+0x52a>
 8004dae:	f1bb 3fff 	cmp.w	fp, #4294967295
 8004db2:	d026      	beq.n	8004e02 <_svfprintf_r+0x3ea>
 8004db4:	9b06      	ldr	r3, [sp, #24]
 8004db6:	f023 0320 	bic.w	r3, r3, #32
 8004dba:	2b47      	cmp	r3, #71	; 0x47
 8004dbc:	d104      	bne.n	8004dc8 <_svfprintf_r+0x3b0>
 8004dbe:	f1bb 0f00 	cmp.w	fp, #0
 8004dc2:	bf08      	it	eq
 8004dc4:	f04f 0b01 	moveq.w	fp, #1
 8004dc8:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8004dcc:	9317      	str	r3, [sp, #92]	; 0x5c
 8004dce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004dd0:	1e1f      	subs	r7, r3, #0
 8004dd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004dd4:	bfa8      	it	ge
 8004dd6:	9710      	strge	r7, [sp, #64]	; 0x40
 8004dd8:	930f      	str	r3, [sp, #60]	; 0x3c
 8004dda:	bfbd      	ittte	lt
 8004ddc:	463b      	movlt	r3, r7
 8004dde:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8004de2:	9310      	strlt	r3, [sp, #64]	; 0x40
 8004de4:	2300      	movge	r3, #0
 8004de6:	bfb8      	it	lt
 8004de8:	232d      	movlt	r3, #45	; 0x2d
 8004dea:	9316      	str	r3, [sp, #88]	; 0x58
 8004dec:	9b06      	ldr	r3, [sp, #24]
 8004dee:	f023 0720 	bic.w	r7, r3, #32
 8004df2:	2f46      	cmp	r7, #70	; 0x46
 8004df4:	d008      	beq.n	8004e08 <_svfprintf_r+0x3f0>
 8004df6:	2f45      	cmp	r7, #69	; 0x45
 8004df8:	d142      	bne.n	8004e80 <_svfprintf_r+0x468>
 8004dfa:	f10b 0601 	add.w	r6, fp, #1
 8004dfe:	2302      	movs	r3, #2
 8004e00:	e004      	b.n	8004e0c <_svfprintf_r+0x3f4>
 8004e02:	f04f 0b06 	mov.w	fp, #6
 8004e06:	e7df      	b.n	8004dc8 <_svfprintf_r+0x3b0>
 8004e08:	465e      	mov	r6, fp
 8004e0a:	2303      	movs	r3, #3
 8004e0c:	aa1f      	add	r2, sp, #124	; 0x7c
 8004e0e:	9204      	str	r2, [sp, #16]
 8004e10:	aa1c      	add	r2, sp, #112	; 0x70
 8004e12:	9203      	str	r2, [sp, #12]
 8004e14:	aa1b      	add	r2, sp, #108	; 0x6c
 8004e16:	9202      	str	r2, [sp, #8]
 8004e18:	e88d 0048 	stmia.w	sp, {r3, r6}
 8004e1c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004e1e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004e20:	4650      	mov	r0, sl
 8004e22:	f001 fbc5 	bl	80065b0 <_dtoa_r>
 8004e26:	2f47      	cmp	r7, #71	; 0x47
 8004e28:	4680      	mov	r8, r0
 8004e2a:	d102      	bne.n	8004e32 <_svfprintf_r+0x41a>
 8004e2c:	07e8      	lsls	r0, r5, #31
 8004e2e:	f140 8585 	bpl.w	800593c <_svfprintf_r+0xf24>
 8004e32:	eb08 0306 	add.w	r3, r8, r6
 8004e36:	2f46      	cmp	r7, #70	; 0x46
 8004e38:	9307      	str	r3, [sp, #28]
 8004e3a:	d111      	bne.n	8004e60 <_svfprintf_r+0x448>
 8004e3c:	f898 3000 	ldrb.w	r3, [r8]
 8004e40:	2b30      	cmp	r3, #48	; 0x30
 8004e42:	d109      	bne.n	8004e58 <_svfprintf_r+0x440>
 8004e44:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004e46:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004e48:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8004e4a:	9910      	ldr	r1, [sp, #64]	; 0x40
 8004e4c:	f7fb fdb2 	bl	80009b4 <__aeabi_dcmpeq>
 8004e50:	b910      	cbnz	r0, 8004e58 <_svfprintf_r+0x440>
 8004e52:	f1c6 0601 	rsb	r6, r6, #1
 8004e56:	961b      	str	r6, [sp, #108]	; 0x6c
 8004e58:	9a07      	ldr	r2, [sp, #28]
 8004e5a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004e5c:	441a      	add	r2, r3
 8004e5e:	9207      	str	r2, [sp, #28]
 8004e60:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004e62:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004e64:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8004e66:	9910      	ldr	r1, [sp, #64]	; 0x40
 8004e68:	f7fb fda4 	bl	80009b4 <__aeabi_dcmpeq>
 8004e6c:	b990      	cbnz	r0, 8004e94 <_svfprintf_r+0x47c>
 8004e6e:	2230      	movs	r2, #48	; 0x30
 8004e70:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004e72:	9907      	ldr	r1, [sp, #28]
 8004e74:	4299      	cmp	r1, r3
 8004e76:	d90f      	bls.n	8004e98 <_svfprintf_r+0x480>
 8004e78:	1c59      	adds	r1, r3, #1
 8004e7a:	911f      	str	r1, [sp, #124]	; 0x7c
 8004e7c:	701a      	strb	r2, [r3, #0]
 8004e7e:	e7f7      	b.n	8004e70 <_svfprintf_r+0x458>
 8004e80:	465e      	mov	r6, fp
 8004e82:	e7bc      	b.n	8004dfe <_svfprintf_r+0x3e6>
 8004e84:	0800a76c 	.word	0x0800a76c
 8004e88:	7fefffff 	.word	0x7fefffff
 8004e8c:	0800a75c 	.word	0x0800a75c
 8004e90:	0800a760 	.word	0x0800a760
 8004e94:	9b07      	ldr	r3, [sp, #28]
 8004e96:	931f      	str	r3, [sp, #124]	; 0x7c
 8004e98:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004e9a:	2f47      	cmp	r7, #71	; 0x47
 8004e9c:	eba3 0308 	sub.w	r3, r3, r8
 8004ea0:	9307      	str	r3, [sp, #28]
 8004ea2:	f040 8100 	bne.w	80050a6 <_svfprintf_r+0x68e>
 8004ea6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004ea8:	1cd9      	adds	r1, r3, #3
 8004eaa:	db02      	blt.n	8004eb2 <_svfprintf_r+0x49a>
 8004eac:	459b      	cmp	fp, r3
 8004eae:	f280 8126 	bge.w	80050fe <_svfprintf_r+0x6e6>
 8004eb2:	9b06      	ldr	r3, [sp, #24]
 8004eb4:	3b02      	subs	r3, #2
 8004eb6:	9306      	str	r3, [sp, #24]
 8004eb8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8004eba:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8004ebe:	1e53      	subs	r3, r2, #1
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	bfa8      	it	ge
 8004ec4:	222b      	movge	r2, #43	; 0x2b
 8004ec6:	931b      	str	r3, [sp, #108]	; 0x6c
 8004ec8:	bfbc      	itt	lt
 8004eca:	f1c2 0301 	rsblt	r3, r2, #1
 8004ece:	222d      	movlt	r2, #45	; 0x2d
 8004ed0:	2b09      	cmp	r3, #9
 8004ed2:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
 8004ed6:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 8004eda:	f340 8100 	ble.w	80050de <_svfprintf_r+0x6c6>
 8004ede:	260a      	movs	r6, #10
 8004ee0:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 8004ee4:	fb93 f0f6 	sdiv	r0, r3, r6
 8004ee8:	fb06 3310 	mls	r3, r6, r0, r3
 8004eec:	2809      	cmp	r0, #9
 8004eee:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8004ef2:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004ef6:	f102 31ff 	add.w	r1, r2, #4294967295
 8004efa:	4603      	mov	r3, r0
 8004efc:	f300 80e8 	bgt.w	80050d0 <_svfprintf_r+0x6b8>
 8004f00:	3330      	adds	r3, #48	; 0x30
 8004f02:	f801 3c01 	strb.w	r3, [r1, #-1]
 8004f06:	3a02      	subs	r2, #2
 8004f08:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 8004f0c:	f10d 0083 	add.w	r0, sp, #131	; 0x83
 8004f10:	4282      	cmp	r2, r0
 8004f12:	4619      	mov	r1, r3
 8004f14:	f0c0 80de 	bcc.w	80050d4 <_svfprintf_r+0x6bc>
 8004f18:	9a07      	ldr	r2, [sp, #28]
 8004f1a:	ab1d      	add	r3, sp, #116	; 0x74
 8004f1c:	1acb      	subs	r3, r1, r3
 8004f1e:	2a01      	cmp	r2, #1
 8004f20:	9314      	str	r3, [sp, #80]	; 0x50
 8004f22:	eb03 0b02 	add.w	fp, r3, r2
 8004f26:	dc02      	bgt.n	8004f2e <_svfprintf_r+0x516>
 8004f28:	f015 0701 	ands.w	r7, r5, #1
 8004f2c:	d002      	beq.n	8004f34 <_svfprintf_r+0x51c>
 8004f2e:	2700      	movs	r7, #0
 8004f30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f32:	449b      	add	fp, r3
 8004f34:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004f36:	b113      	cbz	r3, 8004f3e <_svfprintf_r+0x526>
 8004f38:	232d      	movs	r3, #45	; 0x2d
 8004f3a:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8004f3e:	2600      	movs	r6, #0
 8004f40:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8004f42:	455e      	cmp	r6, fp
 8004f44:	4633      	mov	r3, r6
 8004f46:	bfb8      	it	lt
 8004f48:	465b      	movlt	r3, fp
 8004f4a:	930f      	str	r3, [sp, #60]	; 0x3c
 8004f4c:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8004f50:	b113      	cbz	r3, 8004f58 <_svfprintf_r+0x540>
 8004f52:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004f54:	3301      	adds	r3, #1
 8004f56:	930f      	str	r3, [sp, #60]	; 0x3c
 8004f58:	f015 0302 	ands.w	r3, r5, #2
 8004f5c:	9316      	str	r3, [sp, #88]	; 0x58
 8004f5e:	bf1e      	ittt	ne
 8004f60:	9b0f      	ldrne	r3, [sp, #60]	; 0x3c
 8004f62:	3302      	addne	r3, #2
 8004f64:	930f      	strne	r3, [sp, #60]	; 0x3c
 8004f66:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8004f6a:	9317      	str	r3, [sp, #92]	; 0x5c
 8004f6c:	d118      	bne.n	8004fa0 <_svfprintf_r+0x588>
 8004f6e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004f70:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004f72:	1a9b      	subs	r3, r3, r2
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	9310      	str	r3, [sp, #64]	; 0x40
 8004f78:	dd12      	ble.n	8004fa0 <_svfprintf_r+0x588>
 8004f7a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004f7c:	2b10      	cmp	r3, #16
 8004f7e:	4bab      	ldr	r3, [pc, #684]	; (800522c <_svfprintf_r+0x814>)
 8004f80:	6023      	str	r3, [r4, #0]
 8004f82:	f300 81d9 	bgt.w	8005338 <_svfprintf_r+0x920>
 8004f86:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004f88:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004f8a:	6063      	str	r3, [r4, #4]
 8004f8c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004f8e:	4413      	add	r3, r2
 8004f90:	9323      	str	r3, [sp, #140]	; 0x8c
 8004f92:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004f94:	3301      	adds	r3, #1
 8004f96:	2b07      	cmp	r3, #7
 8004f98:	9322      	str	r3, [sp, #136]	; 0x88
 8004f9a:	f300 81e6 	bgt.w	800536a <_svfprintf_r+0x952>
 8004f9e:	3408      	adds	r4, #8
 8004fa0:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8004fa4:	b173      	cbz	r3, 8004fc4 <_svfprintf_r+0x5ac>
 8004fa6:	f10d 0367 	add.w	r3, sp, #103	; 0x67
 8004faa:	6023      	str	r3, [r4, #0]
 8004fac:	2301      	movs	r3, #1
 8004fae:	6063      	str	r3, [r4, #4]
 8004fb0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004fb2:	3301      	adds	r3, #1
 8004fb4:	9323      	str	r3, [sp, #140]	; 0x8c
 8004fb6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004fb8:	3301      	adds	r3, #1
 8004fba:	2b07      	cmp	r3, #7
 8004fbc:	9322      	str	r3, [sp, #136]	; 0x88
 8004fbe:	f300 81de 	bgt.w	800537e <_svfprintf_r+0x966>
 8004fc2:	3408      	adds	r4, #8
 8004fc4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004fc6:	b16b      	cbz	r3, 8004fe4 <_svfprintf_r+0x5cc>
 8004fc8:	ab1a      	add	r3, sp, #104	; 0x68
 8004fca:	6023      	str	r3, [r4, #0]
 8004fcc:	2302      	movs	r3, #2
 8004fce:	6063      	str	r3, [r4, #4]
 8004fd0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004fd2:	3302      	adds	r3, #2
 8004fd4:	9323      	str	r3, [sp, #140]	; 0x8c
 8004fd6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004fd8:	3301      	adds	r3, #1
 8004fda:	2b07      	cmp	r3, #7
 8004fdc:	9322      	str	r3, [sp, #136]	; 0x88
 8004fde:	f300 81d8 	bgt.w	8005392 <_svfprintf_r+0x97a>
 8004fe2:	3408      	adds	r4, #8
 8004fe4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004fe6:	2b80      	cmp	r3, #128	; 0x80
 8004fe8:	d118      	bne.n	800501c <_svfprintf_r+0x604>
 8004fea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004fec:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004fee:	1a9b      	subs	r3, r3, r2
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	9310      	str	r3, [sp, #64]	; 0x40
 8004ff4:	dd12      	ble.n	800501c <_svfprintf_r+0x604>
 8004ff6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004ff8:	2b10      	cmp	r3, #16
 8004ffa:	4b8d      	ldr	r3, [pc, #564]	; (8005230 <_svfprintf_r+0x818>)
 8004ffc:	6023      	str	r3, [r4, #0]
 8004ffe:	f300 81d2 	bgt.w	80053a6 <_svfprintf_r+0x98e>
 8005002:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005004:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005006:	6063      	str	r3, [r4, #4]
 8005008:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800500a:	4413      	add	r3, r2
 800500c:	9323      	str	r3, [sp, #140]	; 0x8c
 800500e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005010:	3301      	adds	r3, #1
 8005012:	2b07      	cmp	r3, #7
 8005014:	9322      	str	r3, [sp, #136]	; 0x88
 8005016:	f300 81df 	bgt.w	80053d8 <_svfprintf_r+0x9c0>
 800501a:	3408      	adds	r4, #8
 800501c:	eba6 060b 	sub.w	r6, r6, fp
 8005020:	2e00      	cmp	r6, #0
 8005022:	dd0f      	ble.n	8005044 <_svfprintf_r+0x62c>
 8005024:	4b82      	ldr	r3, [pc, #520]	; (8005230 <_svfprintf_r+0x818>)
 8005026:	2e10      	cmp	r6, #16
 8005028:	6023      	str	r3, [r4, #0]
 800502a:	f300 81df 	bgt.w	80053ec <_svfprintf_r+0x9d4>
 800502e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005030:	9823      	ldr	r0, [sp, #140]	; 0x8c
 8005032:	3301      	adds	r3, #1
 8005034:	6066      	str	r6, [r4, #4]
 8005036:	2b07      	cmp	r3, #7
 8005038:	4406      	add	r6, r0
 800503a:	9623      	str	r6, [sp, #140]	; 0x8c
 800503c:	9322      	str	r3, [sp, #136]	; 0x88
 800503e:	f300 81ec 	bgt.w	800541a <_svfprintf_r+0xa02>
 8005042:	3408      	adds	r4, #8
 8005044:	05eb      	lsls	r3, r5, #23
 8005046:	f100 81f2 	bmi.w	800542e <_svfprintf_r+0xa16>
 800504a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800504c:	e884 0900 	stmia.w	r4, {r8, fp}
 8005050:	445b      	add	r3, fp
 8005052:	9323      	str	r3, [sp, #140]	; 0x8c
 8005054:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005056:	3301      	adds	r3, #1
 8005058:	2b07      	cmp	r3, #7
 800505a:	9322      	str	r3, [sp, #136]	; 0x88
 800505c:	f340 8419 	ble.w	8005892 <_svfprintf_r+0xe7a>
 8005060:	aa21      	add	r2, sp, #132	; 0x84
 8005062:	4649      	mov	r1, r9
 8005064:	4650      	mov	r0, sl
 8005066:	f004 f801 	bl	800906c <__ssprint_r>
 800506a:	2800      	cmp	r0, #0
 800506c:	f040 8431 	bne.w	80058d2 <_svfprintf_r+0xeba>
 8005070:	ac2e      	add	r4, sp, #184	; 0xb8
 8005072:	076b      	lsls	r3, r5, #29
 8005074:	f100 8410 	bmi.w	8005898 <_svfprintf_r+0xe80>
 8005078:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800507a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800507c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800507e:	428a      	cmp	r2, r1
 8005080:	bfac      	ite	ge
 8005082:	189b      	addge	r3, r3, r2
 8005084:	185b      	addlt	r3, r3, r1
 8005086:	930b      	str	r3, [sp, #44]	; 0x2c
 8005088:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800508a:	b13b      	cbz	r3, 800509c <_svfprintf_r+0x684>
 800508c:	aa21      	add	r2, sp, #132	; 0x84
 800508e:	4649      	mov	r1, r9
 8005090:	4650      	mov	r0, sl
 8005092:	f003 ffeb 	bl	800906c <__ssprint_r>
 8005096:	2800      	cmp	r0, #0
 8005098:	f040 841b 	bne.w	80058d2 <_svfprintf_r+0xeba>
 800509c:	2300      	movs	r3, #0
 800509e:	9f08      	ldr	r7, [sp, #32]
 80050a0:	9322      	str	r3, [sp, #136]	; 0x88
 80050a2:	ac2e      	add	r4, sp, #184	; 0xb8
 80050a4:	e4f2      	b.n	8004a8c <_svfprintf_r+0x74>
 80050a6:	9b06      	ldr	r3, [sp, #24]
 80050a8:	2b65      	cmp	r3, #101	; 0x65
 80050aa:	f77f af05 	ble.w	8004eb8 <_svfprintf_r+0x4a0>
 80050ae:	9b06      	ldr	r3, [sp, #24]
 80050b0:	2b66      	cmp	r3, #102	; 0x66
 80050b2:	d124      	bne.n	80050fe <_svfprintf_r+0x6e6>
 80050b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	dd19      	ble.n	80050ee <_svfprintf_r+0x6d6>
 80050ba:	f1bb 0f00 	cmp.w	fp, #0
 80050be:	d101      	bne.n	80050c4 <_svfprintf_r+0x6ac>
 80050c0:	07ea      	lsls	r2, r5, #31
 80050c2:	d502      	bpl.n	80050ca <_svfprintf_r+0x6b2>
 80050c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80050c6:	4413      	add	r3, r2
 80050c8:	445b      	add	r3, fp
 80050ca:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 80050cc:	469b      	mov	fp, r3
 80050ce:	e731      	b.n	8004f34 <_svfprintf_r+0x51c>
 80050d0:	460a      	mov	r2, r1
 80050d2:	e707      	b.n	8004ee4 <_svfprintf_r+0x4cc>
 80050d4:	f812 1b01 	ldrb.w	r1, [r2], #1
 80050d8:	f803 1b01 	strb.w	r1, [r3], #1
 80050dc:	e718      	b.n	8004f10 <_svfprintf_r+0x4f8>
 80050de:	2230      	movs	r2, #48	; 0x30
 80050e0:	4413      	add	r3, r2
 80050e2:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 80050e6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 80050ea:	a91e      	add	r1, sp, #120	; 0x78
 80050ec:	e714      	b.n	8004f18 <_svfprintf_r+0x500>
 80050ee:	f1bb 0f00 	cmp.w	fp, #0
 80050f2:	d101      	bne.n	80050f8 <_svfprintf_r+0x6e0>
 80050f4:	07eb      	lsls	r3, r5, #31
 80050f6:	d515      	bpl.n	8005124 <_svfprintf_r+0x70c>
 80050f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050fa:	3301      	adds	r3, #1
 80050fc:	e7e4      	b.n	80050c8 <_svfprintf_r+0x6b0>
 80050fe:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005100:	9b07      	ldr	r3, [sp, #28]
 8005102:	429a      	cmp	r2, r3
 8005104:	db06      	blt.n	8005114 <_svfprintf_r+0x6fc>
 8005106:	07ef      	lsls	r7, r5, #31
 8005108:	d50e      	bpl.n	8005128 <_svfprintf_r+0x710>
 800510a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800510c:	4413      	add	r3, r2
 800510e:	2267      	movs	r2, #103	; 0x67
 8005110:	9206      	str	r2, [sp, #24]
 8005112:	e7da      	b.n	80050ca <_svfprintf_r+0x6b2>
 8005114:	9b07      	ldr	r3, [sp, #28]
 8005116:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005118:	2a00      	cmp	r2, #0
 800511a:	440b      	add	r3, r1
 800511c:	dcf7      	bgt.n	800510e <_svfprintf_r+0x6f6>
 800511e:	f1c2 0201 	rsb	r2, r2, #1
 8005122:	e7f3      	b.n	800510c <_svfprintf_r+0x6f4>
 8005124:	2301      	movs	r3, #1
 8005126:	e7d0      	b.n	80050ca <_svfprintf_r+0x6b2>
 8005128:	4613      	mov	r3, r2
 800512a:	e7f0      	b.n	800510e <_svfprintf_r+0x6f6>
 800512c:	b10b      	cbz	r3, 8005132 <_svfprintf_r+0x71a>
 800512e:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8005132:	f015 0f20 	tst.w	r5, #32
 8005136:	f107 0304 	add.w	r3, r7, #4
 800513a:	d008      	beq.n	800514e <_svfprintf_r+0x736>
 800513c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800513e:	683a      	ldr	r2, [r7, #0]
 8005140:	17ce      	asrs	r6, r1, #31
 8005142:	4608      	mov	r0, r1
 8005144:	4631      	mov	r1, r6
 8005146:	e9c2 0100 	strd	r0, r1, [r2]
 800514a:	461f      	mov	r7, r3
 800514c:	e49e      	b.n	8004a8c <_svfprintf_r+0x74>
 800514e:	06ee      	lsls	r6, r5, #27
 8005150:	d503      	bpl.n	800515a <_svfprintf_r+0x742>
 8005152:	683a      	ldr	r2, [r7, #0]
 8005154:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005156:	6011      	str	r1, [r2, #0]
 8005158:	e7f7      	b.n	800514a <_svfprintf_r+0x732>
 800515a:	0668      	lsls	r0, r5, #25
 800515c:	d5f9      	bpl.n	8005152 <_svfprintf_r+0x73a>
 800515e:	683a      	ldr	r2, [r7, #0]
 8005160:	f8bd 102c 	ldrh.w	r1, [sp, #44]	; 0x2c
 8005164:	8011      	strh	r1, [r2, #0]
 8005166:	e7f0      	b.n	800514a <_svfprintf_r+0x732>
 8005168:	f045 0510 	orr.w	r5, r5, #16
 800516c:	f015 0320 	ands.w	r3, r5, #32
 8005170:	d022      	beq.n	80051b8 <_svfprintf_r+0x7a0>
 8005172:	3707      	adds	r7, #7
 8005174:	f027 0707 	bic.w	r7, r7, #7
 8005178:	f107 0308 	add.w	r3, r7, #8
 800517c:	9308      	str	r3, [sp, #32]
 800517e:	e9d7 6700 	ldrd	r6, r7, [r7]
 8005182:	2300      	movs	r3, #0
 8005184:	2200      	movs	r2, #0
 8005186:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800518a:	f1bb 3fff 	cmp.w	fp, #4294967295
 800518e:	f000 83db 	beq.w	8005948 <_svfprintf_r+0xf30>
 8005192:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 8005196:	920f      	str	r2, [sp, #60]	; 0x3c
 8005198:	ea56 0207 	orrs.w	r2, r6, r7
 800519c:	f040 83d9 	bne.w	8005952 <_svfprintf_r+0xf3a>
 80051a0:	f1bb 0f00 	cmp.w	fp, #0
 80051a4:	f000 80aa 	beq.w	80052fc <_svfprintf_r+0x8e4>
 80051a8:	2b01      	cmp	r3, #1
 80051aa:	d076      	beq.n	800529a <_svfprintf_r+0x882>
 80051ac:	2b02      	cmp	r3, #2
 80051ae:	f000 8091 	beq.w	80052d4 <_svfprintf_r+0x8bc>
 80051b2:	2600      	movs	r6, #0
 80051b4:	2700      	movs	r7, #0
 80051b6:	e3d2      	b.n	800595e <_svfprintf_r+0xf46>
 80051b8:	1d3a      	adds	r2, r7, #4
 80051ba:	f015 0110 	ands.w	r1, r5, #16
 80051be:	9208      	str	r2, [sp, #32]
 80051c0:	d002      	beq.n	80051c8 <_svfprintf_r+0x7b0>
 80051c2:	683e      	ldr	r6, [r7, #0]
 80051c4:	2700      	movs	r7, #0
 80051c6:	e7dd      	b.n	8005184 <_svfprintf_r+0x76c>
 80051c8:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 80051cc:	d0f9      	beq.n	80051c2 <_svfprintf_r+0x7aa>
 80051ce:	883e      	ldrh	r6, [r7, #0]
 80051d0:	2700      	movs	r7, #0
 80051d2:	e7d6      	b.n	8005182 <_svfprintf_r+0x76a>
 80051d4:	1d3b      	adds	r3, r7, #4
 80051d6:	9308      	str	r3, [sp, #32]
 80051d8:	2330      	movs	r3, #48	; 0x30
 80051da:	2278      	movs	r2, #120	; 0x78
 80051dc:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 80051e0:	4b14      	ldr	r3, [pc, #80]	; (8005234 <_svfprintf_r+0x81c>)
 80051e2:	683e      	ldr	r6, [r7, #0]
 80051e4:	9315      	str	r3, [sp, #84]	; 0x54
 80051e6:	2700      	movs	r7, #0
 80051e8:	f045 0502 	orr.w	r5, r5, #2
 80051ec:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 80051f0:	2302      	movs	r3, #2
 80051f2:	9206      	str	r2, [sp, #24]
 80051f4:	e7c6      	b.n	8005184 <_svfprintf_r+0x76c>
 80051f6:	2600      	movs	r6, #0
 80051f8:	1d3b      	adds	r3, r7, #4
 80051fa:	f1bb 3fff 	cmp.w	fp, #4294967295
 80051fe:	9308      	str	r3, [sp, #32]
 8005200:	f8d7 8000 	ldr.w	r8, [r7]
 8005204:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8005208:	d00a      	beq.n	8005220 <_svfprintf_r+0x808>
 800520a:	465a      	mov	r2, fp
 800520c:	4631      	mov	r1, r6
 800520e:	4640      	mov	r0, r8
 8005210:	f002 fa32 	bl	8007678 <memchr>
 8005214:	2800      	cmp	r0, #0
 8005216:	f000 808d 	beq.w	8005334 <_svfprintf_r+0x91c>
 800521a:	eba0 0b08 	sub.w	fp, r0, r8
 800521e:	e5c4      	b.n	8004daa <_svfprintf_r+0x392>
 8005220:	4640      	mov	r0, r8
 8005222:	f7fa ff9f 	bl	8000164 <strlen>
 8005226:	4683      	mov	fp, r0
 8005228:	e5bf      	b.n	8004daa <_svfprintf_r+0x392>
 800522a:	bf00      	nop
 800522c:	0800a790 	.word	0x0800a790
 8005230:	0800a7a0 	.word	0x0800a7a0
 8005234:	0800a77d 	.word	0x0800a77d
 8005238:	f045 0510 	orr.w	r5, r5, #16
 800523c:	06a9      	lsls	r1, r5, #26
 800523e:	d509      	bpl.n	8005254 <_svfprintf_r+0x83c>
 8005240:	3707      	adds	r7, #7
 8005242:	f027 0707 	bic.w	r7, r7, #7
 8005246:	f107 0308 	add.w	r3, r7, #8
 800524a:	9308      	str	r3, [sp, #32]
 800524c:	e9d7 6700 	ldrd	r6, r7, [r7]
 8005250:	2301      	movs	r3, #1
 8005252:	e797      	b.n	8005184 <_svfprintf_r+0x76c>
 8005254:	1d3b      	adds	r3, r7, #4
 8005256:	f015 0f10 	tst.w	r5, #16
 800525a:	9308      	str	r3, [sp, #32]
 800525c:	d001      	beq.n	8005262 <_svfprintf_r+0x84a>
 800525e:	683e      	ldr	r6, [r7, #0]
 8005260:	e002      	b.n	8005268 <_svfprintf_r+0x850>
 8005262:	066a      	lsls	r2, r5, #25
 8005264:	d5fb      	bpl.n	800525e <_svfprintf_r+0x846>
 8005266:	883e      	ldrh	r6, [r7, #0]
 8005268:	2700      	movs	r7, #0
 800526a:	e7f1      	b.n	8005250 <_svfprintf_r+0x838>
 800526c:	b10b      	cbz	r3, 8005272 <_svfprintf_r+0x85a>
 800526e:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8005272:	4ba3      	ldr	r3, [pc, #652]	; (8005500 <_svfprintf_r+0xae8>)
 8005274:	e4c5      	b.n	8004c02 <_svfprintf_r+0x1ea>
 8005276:	1d3b      	adds	r3, r7, #4
 8005278:	f015 0f10 	tst.w	r5, #16
 800527c:	9308      	str	r3, [sp, #32]
 800527e:	d001      	beq.n	8005284 <_svfprintf_r+0x86c>
 8005280:	683e      	ldr	r6, [r7, #0]
 8005282:	e002      	b.n	800528a <_svfprintf_r+0x872>
 8005284:	066e      	lsls	r6, r5, #25
 8005286:	d5fb      	bpl.n	8005280 <_svfprintf_r+0x868>
 8005288:	883e      	ldrh	r6, [r7, #0]
 800528a:	2700      	movs	r7, #0
 800528c:	e4c5      	b.n	8004c1a <_svfprintf_r+0x202>
 800528e:	4643      	mov	r3, r8
 8005290:	e366      	b.n	8005960 <_svfprintf_r+0xf48>
 8005292:	2f00      	cmp	r7, #0
 8005294:	bf08      	it	eq
 8005296:	2e0a      	cmpeq	r6, #10
 8005298:	d205      	bcs.n	80052a6 <_svfprintf_r+0x88e>
 800529a:	3630      	adds	r6, #48	; 0x30
 800529c:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 80052a0:	f808 6d41 	strb.w	r6, [r8, #-65]!
 80052a4:	e377      	b.n	8005996 <_svfprintf_r+0xf7e>
 80052a6:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 80052aa:	4630      	mov	r0, r6
 80052ac:	4639      	mov	r1, r7
 80052ae:	220a      	movs	r2, #10
 80052b0:	2300      	movs	r3, #0
 80052b2:	f7fb fc5f 	bl	8000b74 <__aeabi_uldivmod>
 80052b6:	3230      	adds	r2, #48	; 0x30
 80052b8:	f808 2d01 	strb.w	r2, [r8, #-1]!
 80052bc:	2300      	movs	r3, #0
 80052be:	4630      	mov	r0, r6
 80052c0:	4639      	mov	r1, r7
 80052c2:	220a      	movs	r2, #10
 80052c4:	f7fb fc56 	bl	8000b74 <__aeabi_uldivmod>
 80052c8:	4606      	mov	r6, r0
 80052ca:	460f      	mov	r7, r1
 80052cc:	ea56 0307 	orrs.w	r3, r6, r7
 80052d0:	d1eb      	bne.n	80052aa <_svfprintf_r+0x892>
 80052d2:	e360      	b.n	8005996 <_svfprintf_r+0xf7e>
 80052d4:	2600      	movs	r6, #0
 80052d6:	2700      	movs	r7, #0
 80052d8:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 80052dc:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80052de:	f006 030f 	and.w	r3, r6, #15
 80052e2:	5cd3      	ldrb	r3, [r2, r3]
 80052e4:	093a      	lsrs	r2, r7, #4
 80052e6:	f808 3d01 	strb.w	r3, [r8, #-1]!
 80052ea:	0933      	lsrs	r3, r6, #4
 80052ec:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 80052f0:	461e      	mov	r6, r3
 80052f2:	4617      	mov	r7, r2
 80052f4:	ea56 0307 	orrs.w	r3, r6, r7
 80052f8:	d1f0      	bne.n	80052dc <_svfprintf_r+0x8c4>
 80052fa:	e34c      	b.n	8005996 <_svfprintf_r+0xf7e>
 80052fc:	b93b      	cbnz	r3, 800530e <_svfprintf_r+0x8f6>
 80052fe:	07ea      	lsls	r2, r5, #31
 8005300:	d505      	bpl.n	800530e <_svfprintf_r+0x8f6>
 8005302:	2330      	movs	r3, #48	; 0x30
 8005304:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8005308:	f808 3d41 	strb.w	r3, [r8, #-65]!
 800530c:	e343      	b.n	8005996 <_svfprintf_r+0xf7e>
 800530e:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8005312:	e340      	b.n	8005996 <_svfprintf_r+0xf7e>
 8005314:	b10b      	cbz	r3, 800531a <_svfprintf_r+0x902>
 8005316:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800531a:	9b06      	ldr	r3, [sp, #24]
 800531c:	2b00      	cmp	r3, #0
 800531e:	f000 82f7 	beq.w	8005910 <_svfprintf_r+0xef8>
 8005322:	2600      	movs	r6, #0
 8005324:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8005328:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 800532c:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8005330:	9708      	str	r7, [sp, #32]
 8005332:	e4e3      	b.n	8004cfc <_svfprintf_r+0x2e4>
 8005334:	4606      	mov	r6, r0
 8005336:	e538      	b.n	8004daa <_svfprintf_r+0x392>
 8005338:	2310      	movs	r3, #16
 800533a:	6063      	str	r3, [r4, #4]
 800533c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800533e:	3310      	adds	r3, #16
 8005340:	9323      	str	r3, [sp, #140]	; 0x8c
 8005342:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005344:	3301      	adds	r3, #1
 8005346:	2b07      	cmp	r3, #7
 8005348:	9322      	str	r3, [sp, #136]	; 0x88
 800534a:	dc04      	bgt.n	8005356 <_svfprintf_r+0x93e>
 800534c:	3408      	adds	r4, #8
 800534e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005350:	3b10      	subs	r3, #16
 8005352:	9310      	str	r3, [sp, #64]	; 0x40
 8005354:	e611      	b.n	8004f7a <_svfprintf_r+0x562>
 8005356:	aa21      	add	r2, sp, #132	; 0x84
 8005358:	4649      	mov	r1, r9
 800535a:	4650      	mov	r0, sl
 800535c:	f003 fe86 	bl	800906c <__ssprint_r>
 8005360:	2800      	cmp	r0, #0
 8005362:	f040 82b6 	bne.w	80058d2 <_svfprintf_r+0xeba>
 8005366:	ac2e      	add	r4, sp, #184	; 0xb8
 8005368:	e7f1      	b.n	800534e <_svfprintf_r+0x936>
 800536a:	aa21      	add	r2, sp, #132	; 0x84
 800536c:	4649      	mov	r1, r9
 800536e:	4650      	mov	r0, sl
 8005370:	f003 fe7c 	bl	800906c <__ssprint_r>
 8005374:	2800      	cmp	r0, #0
 8005376:	f040 82ac 	bne.w	80058d2 <_svfprintf_r+0xeba>
 800537a:	ac2e      	add	r4, sp, #184	; 0xb8
 800537c:	e610      	b.n	8004fa0 <_svfprintf_r+0x588>
 800537e:	aa21      	add	r2, sp, #132	; 0x84
 8005380:	4649      	mov	r1, r9
 8005382:	4650      	mov	r0, sl
 8005384:	f003 fe72 	bl	800906c <__ssprint_r>
 8005388:	2800      	cmp	r0, #0
 800538a:	f040 82a2 	bne.w	80058d2 <_svfprintf_r+0xeba>
 800538e:	ac2e      	add	r4, sp, #184	; 0xb8
 8005390:	e618      	b.n	8004fc4 <_svfprintf_r+0x5ac>
 8005392:	aa21      	add	r2, sp, #132	; 0x84
 8005394:	4649      	mov	r1, r9
 8005396:	4650      	mov	r0, sl
 8005398:	f003 fe68 	bl	800906c <__ssprint_r>
 800539c:	2800      	cmp	r0, #0
 800539e:	f040 8298 	bne.w	80058d2 <_svfprintf_r+0xeba>
 80053a2:	ac2e      	add	r4, sp, #184	; 0xb8
 80053a4:	e61e      	b.n	8004fe4 <_svfprintf_r+0x5cc>
 80053a6:	2310      	movs	r3, #16
 80053a8:	6063      	str	r3, [r4, #4]
 80053aa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80053ac:	3310      	adds	r3, #16
 80053ae:	9323      	str	r3, [sp, #140]	; 0x8c
 80053b0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80053b2:	3301      	adds	r3, #1
 80053b4:	2b07      	cmp	r3, #7
 80053b6:	9322      	str	r3, [sp, #136]	; 0x88
 80053b8:	dc04      	bgt.n	80053c4 <_svfprintf_r+0x9ac>
 80053ba:	3408      	adds	r4, #8
 80053bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80053be:	3b10      	subs	r3, #16
 80053c0:	9310      	str	r3, [sp, #64]	; 0x40
 80053c2:	e618      	b.n	8004ff6 <_svfprintf_r+0x5de>
 80053c4:	aa21      	add	r2, sp, #132	; 0x84
 80053c6:	4649      	mov	r1, r9
 80053c8:	4650      	mov	r0, sl
 80053ca:	f003 fe4f 	bl	800906c <__ssprint_r>
 80053ce:	2800      	cmp	r0, #0
 80053d0:	f040 827f 	bne.w	80058d2 <_svfprintf_r+0xeba>
 80053d4:	ac2e      	add	r4, sp, #184	; 0xb8
 80053d6:	e7f1      	b.n	80053bc <_svfprintf_r+0x9a4>
 80053d8:	aa21      	add	r2, sp, #132	; 0x84
 80053da:	4649      	mov	r1, r9
 80053dc:	4650      	mov	r0, sl
 80053de:	f003 fe45 	bl	800906c <__ssprint_r>
 80053e2:	2800      	cmp	r0, #0
 80053e4:	f040 8275 	bne.w	80058d2 <_svfprintf_r+0xeba>
 80053e8:	ac2e      	add	r4, sp, #184	; 0xb8
 80053ea:	e617      	b.n	800501c <_svfprintf_r+0x604>
 80053ec:	2310      	movs	r3, #16
 80053ee:	6063      	str	r3, [r4, #4]
 80053f0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80053f2:	3310      	adds	r3, #16
 80053f4:	9323      	str	r3, [sp, #140]	; 0x8c
 80053f6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80053f8:	3301      	adds	r3, #1
 80053fa:	2b07      	cmp	r3, #7
 80053fc:	9322      	str	r3, [sp, #136]	; 0x88
 80053fe:	dc02      	bgt.n	8005406 <_svfprintf_r+0x9ee>
 8005400:	3408      	adds	r4, #8
 8005402:	3e10      	subs	r6, #16
 8005404:	e60e      	b.n	8005024 <_svfprintf_r+0x60c>
 8005406:	aa21      	add	r2, sp, #132	; 0x84
 8005408:	4649      	mov	r1, r9
 800540a:	4650      	mov	r0, sl
 800540c:	f003 fe2e 	bl	800906c <__ssprint_r>
 8005410:	2800      	cmp	r0, #0
 8005412:	f040 825e 	bne.w	80058d2 <_svfprintf_r+0xeba>
 8005416:	ac2e      	add	r4, sp, #184	; 0xb8
 8005418:	e7f3      	b.n	8005402 <_svfprintf_r+0x9ea>
 800541a:	aa21      	add	r2, sp, #132	; 0x84
 800541c:	4649      	mov	r1, r9
 800541e:	4650      	mov	r0, sl
 8005420:	f003 fe24 	bl	800906c <__ssprint_r>
 8005424:	2800      	cmp	r0, #0
 8005426:	f040 8254 	bne.w	80058d2 <_svfprintf_r+0xeba>
 800542a:	ac2e      	add	r4, sp, #184	; 0xb8
 800542c:	e60a      	b.n	8005044 <_svfprintf_r+0x62c>
 800542e:	9b06      	ldr	r3, [sp, #24]
 8005430:	2b65      	cmp	r3, #101	; 0x65
 8005432:	f340 81a9 	ble.w	8005788 <_svfprintf_r+0xd70>
 8005436:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005438:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800543a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800543c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800543e:	f7fb fab9 	bl	80009b4 <__aeabi_dcmpeq>
 8005442:	2800      	cmp	r0, #0
 8005444:	d062      	beq.n	800550c <_svfprintf_r+0xaf4>
 8005446:	4b2f      	ldr	r3, [pc, #188]	; (8005504 <_svfprintf_r+0xaec>)
 8005448:	6023      	str	r3, [r4, #0]
 800544a:	2301      	movs	r3, #1
 800544c:	6063      	str	r3, [r4, #4]
 800544e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005450:	3301      	adds	r3, #1
 8005452:	9323      	str	r3, [sp, #140]	; 0x8c
 8005454:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005456:	3301      	adds	r3, #1
 8005458:	2b07      	cmp	r3, #7
 800545a:	9322      	str	r3, [sp, #136]	; 0x88
 800545c:	dc25      	bgt.n	80054aa <_svfprintf_r+0xa92>
 800545e:	3408      	adds	r4, #8
 8005460:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005462:	9a07      	ldr	r2, [sp, #28]
 8005464:	4293      	cmp	r3, r2
 8005466:	db02      	blt.n	800546e <_svfprintf_r+0xa56>
 8005468:	07ee      	lsls	r6, r5, #31
 800546a:	f57f ae02 	bpl.w	8005072 <_svfprintf_r+0x65a>
 800546e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005470:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005472:	6023      	str	r3, [r4, #0]
 8005474:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005476:	6063      	str	r3, [r4, #4]
 8005478:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800547a:	4413      	add	r3, r2
 800547c:	9323      	str	r3, [sp, #140]	; 0x8c
 800547e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005480:	3301      	adds	r3, #1
 8005482:	2b07      	cmp	r3, #7
 8005484:	9322      	str	r3, [sp, #136]	; 0x88
 8005486:	dc1a      	bgt.n	80054be <_svfprintf_r+0xaa6>
 8005488:	3408      	adds	r4, #8
 800548a:	9b07      	ldr	r3, [sp, #28]
 800548c:	1e5e      	subs	r6, r3, #1
 800548e:	2e00      	cmp	r6, #0
 8005490:	f77f adef 	ble.w	8005072 <_svfprintf_r+0x65a>
 8005494:	f04f 0810 	mov.w	r8, #16
 8005498:	4f1b      	ldr	r7, [pc, #108]	; (8005508 <_svfprintf_r+0xaf0>)
 800549a:	2e10      	cmp	r6, #16
 800549c:	6027      	str	r7, [r4, #0]
 800549e:	dc18      	bgt.n	80054d2 <_svfprintf_r+0xaba>
 80054a0:	6066      	str	r6, [r4, #4]
 80054a2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80054a4:	441e      	add	r6, r3
 80054a6:	9623      	str	r6, [sp, #140]	; 0x8c
 80054a8:	e5d4      	b.n	8005054 <_svfprintf_r+0x63c>
 80054aa:	aa21      	add	r2, sp, #132	; 0x84
 80054ac:	4649      	mov	r1, r9
 80054ae:	4650      	mov	r0, sl
 80054b0:	f003 fddc 	bl	800906c <__ssprint_r>
 80054b4:	2800      	cmp	r0, #0
 80054b6:	f040 820c 	bne.w	80058d2 <_svfprintf_r+0xeba>
 80054ba:	ac2e      	add	r4, sp, #184	; 0xb8
 80054bc:	e7d0      	b.n	8005460 <_svfprintf_r+0xa48>
 80054be:	aa21      	add	r2, sp, #132	; 0x84
 80054c0:	4649      	mov	r1, r9
 80054c2:	4650      	mov	r0, sl
 80054c4:	f003 fdd2 	bl	800906c <__ssprint_r>
 80054c8:	2800      	cmp	r0, #0
 80054ca:	f040 8202 	bne.w	80058d2 <_svfprintf_r+0xeba>
 80054ce:	ac2e      	add	r4, sp, #184	; 0xb8
 80054d0:	e7db      	b.n	800548a <_svfprintf_r+0xa72>
 80054d2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80054d4:	f8c4 8004 	str.w	r8, [r4, #4]
 80054d8:	3310      	adds	r3, #16
 80054da:	9323      	str	r3, [sp, #140]	; 0x8c
 80054dc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80054de:	3301      	adds	r3, #1
 80054e0:	2b07      	cmp	r3, #7
 80054e2:	9322      	str	r3, [sp, #136]	; 0x88
 80054e4:	dc02      	bgt.n	80054ec <_svfprintf_r+0xad4>
 80054e6:	3408      	adds	r4, #8
 80054e8:	3e10      	subs	r6, #16
 80054ea:	e7d6      	b.n	800549a <_svfprintf_r+0xa82>
 80054ec:	aa21      	add	r2, sp, #132	; 0x84
 80054ee:	4649      	mov	r1, r9
 80054f0:	4650      	mov	r0, sl
 80054f2:	f003 fdbb 	bl	800906c <__ssprint_r>
 80054f6:	2800      	cmp	r0, #0
 80054f8:	f040 81eb 	bne.w	80058d2 <_svfprintf_r+0xeba>
 80054fc:	ac2e      	add	r4, sp, #184	; 0xb8
 80054fe:	e7f3      	b.n	80054e8 <_svfprintf_r+0xad0>
 8005500:	0800a77d 	.word	0x0800a77d
 8005504:	0800a78e 	.word	0x0800a78e
 8005508:	0800a7a0 	.word	0x0800a7a0
 800550c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800550e:	2b00      	cmp	r3, #0
 8005510:	dc7a      	bgt.n	8005608 <_svfprintf_r+0xbf0>
 8005512:	4b9b      	ldr	r3, [pc, #620]	; (8005780 <_svfprintf_r+0xd68>)
 8005514:	6023      	str	r3, [r4, #0]
 8005516:	2301      	movs	r3, #1
 8005518:	6063      	str	r3, [r4, #4]
 800551a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800551c:	3301      	adds	r3, #1
 800551e:	9323      	str	r3, [sp, #140]	; 0x8c
 8005520:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005522:	3301      	adds	r3, #1
 8005524:	2b07      	cmp	r3, #7
 8005526:	9322      	str	r3, [sp, #136]	; 0x88
 8005528:	dc44      	bgt.n	80055b4 <_svfprintf_r+0xb9c>
 800552a:	3408      	adds	r4, #8
 800552c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800552e:	b923      	cbnz	r3, 800553a <_svfprintf_r+0xb22>
 8005530:	9b07      	ldr	r3, [sp, #28]
 8005532:	b913      	cbnz	r3, 800553a <_svfprintf_r+0xb22>
 8005534:	07e8      	lsls	r0, r5, #31
 8005536:	f57f ad9c 	bpl.w	8005072 <_svfprintf_r+0x65a>
 800553a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800553c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800553e:	6023      	str	r3, [r4, #0]
 8005540:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005542:	6063      	str	r3, [r4, #4]
 8005544:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005546:	4413      	add	r3, r2
 8005548:	9323      	str	r3, [sp, #140]	; 0x8c
 800554a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800554c:	3301      	adds	r3, #1
 800554e:	2b07      	cmp	r3, #7
 8005550:	9322      	str	r3, [sp, #136]	; 0x88
 8005552:	dc39      	bgt.n	80055c8 <_svfprintf_r+0xbb0>
 8005554:	f104 0308 	add.w	r3, r4, #8
 8005558:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800555a:	2e00      	cmp	r6, #0
 800555c:	da19      	bge.n	8005592 <_svfprintf_r+0xb7a>
 800555e:	2410      	movs	r4, #16
 8005560:	4f88      	ldr	r7, [pc, #544]	; (8005784 <_svfprintf_r+0xd6c>)
 8005562:	4276      	negs	r6, r6
 8005564:	2e10      	cmp	r6, #16
 8005566:	601f      	str	r7, [r3, #0]
 8005568:	dc38      	bgt.n	80055dc <_svfprintf_r+0xbc4>
 800556a:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800556c:	605e      	str	r6, [r3, #4]
 800556e:	4416      	add	r6, r2
 8005570:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005572:	9623      	str	r6, [sp, #140]	; 0x8c
 8005574:	3201      	adds	r2, #1
 8005576:	2a07      	cmp	r2, #7
 8005578:	f103 0308 	add.w	r3, r3, #8
 800557c:	9222      	str	r2, [sp, #136]	; 0x88
 800557e:	dd08      	ble.n	8005592 <_svfprintf_r+0xb7a>
 8005580:	aa21      	add	r2, sp, #132	; 0x84
 8005582:	4649      	mov	r1, r9
 8005584:	4650      	mov	r0, sl
 8005586:	f003 fd71 	bl	800906c <__ssprint_r>
 800558a:	2800      	cmp	r0, #0
 800558c:	f040 81a1 	bne.w	80058d2 <_svfprintf_r+0xeba>
 8005590:	ab2e      	add	r3, sp, #184	; 0xb8
 8005592:	9a07      	ldr	r2, [sp, #28]
 8005594:	9907      	ldr	r1, [sp, #28]
 8005596:	605a      	str	r2, [r3, #4]
 8005598:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800559a:	f8c3 8000 	str.w	r8, [r3]
 800559e:	440a      	add	r2, r1
 80055a0:	9223      	str	r2, [sp, #140]	; 0x8c
 80055a2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80055a4:	3201      	adds	r2, #1
 80055a6:	2a07      	cmp	r2, #7
 80055a8:	9222      	str	r2, [sp, #136]	; 0x88
 80055aa:	f73f ad59 	bgt.w	8005060 <_svfprintf_r+0x648>
 80055ae:	f103 0408 	add.w	r4, r3, #8
 80055b2:	e55e      	b.n	8005072 <_svfprintf_r+0x65a>
 80055b4:	aa21      	add	r2, sp, #132	; 0x84
 80055b6:	4649      	mov	r1, r9
 80055b8:	4650      	mov	r0, sl
 80055ba:	f003 fd57 	bl	800906c <__ssprint_r>
 80055be:	2800      	cmp	r0, #0
 80055c0:	f040 8187 	bne.w	80058d2 <_svfprintf_r+0xeba>
 80055c4:	ac2e      	add	r4, sp, #184	; 0xb8
 80055c6:	e7b1      	b.n	800552c <_svfprintf_r+0xb14>
 80055c8:	aa21      	add	r2, sp, #132	; 0x84
 80055ca:	4649      	mov	r1, r9
 80055cc:	4650      	mov	r0, sl
 80055ce:	f003 fd4d 	bl	800906c <__ssprint_r>
 80055d2:	2800      	cmp	r0, #0
 80055d4:	f040 817d 	bne.w	80058d2 <_svfprintf_r+0xeba>
 80055d8:	ab2e      	add	r3, sp, #184	; 0xb8
 80055da:	e7bd      	b.n	8005558 <_svfprintf_r+0xb40>
 80055dc:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 80055de:	605c      	str	r4, [r3, #4]
 80055e0:	3210      	adds	r2, #16
 80055e2:	9223      	str	r2, [sp, #140]	; 0x8c
 80055e4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80055e6:	3201      	adds	r2, #1
 80055e8:	2a07      	cmp	r2, #7
 80055ea:	9222      	str	r2, [sp, #136]	; 0x88
 80055ec:	dc02      	bgt.n	80055f4 <_svfprintf_r+0xbdc>
 80055ee:	3308      	adds	r3, #8
 80055f0:	3e10      	subs	r6, #16
 80055f2:	e7b7      	b.n	8005564 <_svfprintf_r+0xb4c>
 80055f4:	aa21      	add	r2, sp, #132	; 0x84
 80055f6:	4649      	mov	r1, r9
 80055f8:	4650      	mov	r0, sl
 80055fa:	f003 fd37 	bl	800906c <__ssprint_r>
 80055fe:	2800      	cmp	r0, #0
 8005600:	f040 8167 	bne.w	80058d2 <_svfprintf_r+0xeba>
 8005604:	ab2e      	add	r3, sp, #184	; 0xb8
 8005606:	e7f3      	b.n	80055f0 <_svfprintf_r+0xbd8>
 8005608:	9b07      	ldr	r3, [sp, #28]
 800560a:	42bb      	cmp	r3, r7
 800560c:	bfa8      	it	ge
 800560e:	463b      	movge	r3, r7
 8005610:	2b00      	cmp	r3, #0
 8005612:	461e      	mov	r6, r3
 8005614:	dd0b      	ble.n	800562e <_svfprintf_r+0xc16>
 8005616:	6063      	str	r3, [r4, #4]
 8005618:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800561a:	f8c4 8000 	str.w	r8, [r4]
 800561e:	4433      	add	r3, r6
 8005620:	9323      	str	r3, [sp, #140]	; 0x8c
 8005622:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005624:	3301      	adds	r3, #1
 8005626:	2b07      	cmp	r3, #7
 8005628:	9322      	str	r3, [sp, #136]	; 0x88
 800562a:	dc5f      	bgt.n	80056ec <_svfprintf_r+0xcd4>
 800562c:	3408      	adds	r4, #8
 800562e:	2e00      	cmp	r6, #0
 8005630:	bfb4      	ite	lt
 8005632:	463e      	movlt	r6, r7
 8005634:	1bbe      	subge	r6, r7, r6
 8005636:	2e00      	cmp	r6, #0
 8005638:	dd0f      	ble.n	800565a <_svfprintf_r+0xc42>
 800563a:	f8df b148 	ldr.w	fp, [pc, #328]	; 8005784 <_svfprintf_r+0xd6c>
 800563e:	2e10      	cmp	r6, #16
 8005640:	f8c4 b000 	str.w	fp, [r4]
 8005644:	dc5c      	bgt.n	8005700 <_svfprintf_r+0xce8>
 8005646:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005648:	6066      	str	r6, [r4, #4]
 800564a:	441e      	add	r6, r3
 800564c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800564e:	9623      	str	r6, [sp, #140]	; 0x8c
 8005650:	3301      	adds	r3, #1
 8005652:	2b07      	cmp	r3, #7
 8005654:	9322      	str	r3, [sp, #136]	; 0x88
 8005656:	dc6a      	bgt.n	800572e <_svfprintf_r+0xd16>
 8005658:	3408      	adds	r4, #8
 800565a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800565c:	9a07      	ldr	r2, [sp, #28]
 800565e:	4293      	cmp	r3, r2
 8005660:	db01      	blt.n	8005666 <_svfprintf_r+0xc4e>
 8005662:	07e9      	lsls	r1, r5, #31
 8005664:	d50d      	bpl.n	8005682 <_svfprintf_r+0xc6a>
 8005666:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005668:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800566a:	6023      	str	r3, [r4, #0]
 800566c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800566e:	6063      	str	r3, [r4, #4]
 8005670:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005672:	4413      	add	r3, r2
 8005674:	9323      	str	r3, [sp, #140]	; 0x8c
 8005676:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005678:	3301      	adds	r3, #1
 800567a:	2b07      	cmp	r3, #7
 800567c:	9322      	str	r3, [sp, #136]	; 0x88
 800567e:	dc60      	bgt.n	8005742 <_svfprintf_r+0xd2a>
 8005680:	3408      	adds	r4, #8
 8005682:	9b07      	ldr	r3, [sp, #28]
 8005684:	9a07      	ldr	r2, [sp, #28]
 8005686:	1bde      	subs	r6, r3, r7
 8005688:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800568a:	1ad3      	subs	r3, r2, r3
 800568c:	429e      	cmp	r6, r3
 800568e:	bfa8      	it	ge
 8005690:	461e      	movge	r6, r3
 8005692:	2e00      	cmp	r6, #0
 8005694:	dd0b      	ble.n	80056ae <_svfprintf_r+0xc96>
 8005696:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005698:	4447      	add	r7, r8
 800569a:	4433      	add	r3, r6
 800569c:	9323      	str	r3, [sp, #140]	; 0x8c
 800569e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80056a0:	6027      	str	r7, [r4, #0]
 80056a2:	3301      	adds	r3, #1
 80056a4:	2b07      	cmp	r3, #7
 80056a6:	6066      	str	r6, [r4, #4]
 80056a8:	9322      	str	r3, [sp, #136]	; 0x88
 80056aa:	dc54      	bgt.n	8005756 <_svfprintf_r+0xd3e>
 80056ac:	3408      	adds	r4, #8
 80056ae:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80056b0:	9a07      	ldr	r2, [sp, #28]
 80056b2:	2e00      	cmp	r6, #0
 80056b4:	eba2 0303 	sub.w	r3, r2, r3
 80056b8:	bfb4      	ite	lt
 80056ba:	461e      	movlt	r6, r3
 80056bc:	1b9e      	subge	r6, r3, r6
 80056be:	2e00      	cmp	r6, #0
 80056c0:	f77f acd7 	ble.w	8005072 <_svfprintf_r+0x65a>
 80056c4:	f04f 0810 	mov.w	r8, #16
 80056c8:	4f2e      	ldr	r7, [pc, #184]	; (8005784 <_svfprintf_r+0xd6c>)
 80056ca:	2e10      	cmp	r6, #16
 80056cc:	6027      	str	r7, [r4, #0]
 80056ce:	f77f aee7 	ble.w	80054a0 <_svfprintf_r+0xa88>
 80056d2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80056d4:	f8c4 8004 	str.w	r8, [r4, #4]
 80056d8:	3310      	adds	r3, #16
 80056da:	9323      	str	r3, [sp, #140]	; 0x8c
 80056dc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80056de:	3301      	adds	r3, #1
 80056e0:	2b07      	cmp	r3, #7
 80056e2:	9322      	str	r3, [sp, #136]	; 0x88
 80056e4:	dc41      	bgt.n	800576a <_svfprintf_r+0xd52>
 80056e6:	3408      	adds	r4, #8
 80056e8:	3e10      	subs	r6, #16
 80056ea:	e7ee      	b.n	80056ca <_svfprintf_r+0xcb2>
 80056ec:	aa21      	add	r2, sp, #132	; 0x84
 80056ee:	4649      	mov	r1, r9
 80056f0:	4650      	mov	r0, sl
 80056f2:	f003 fcbb 	bl	800906c <__ssprint_r>
 80056f6:	2800      	cmp	r0, #0
 80056f8:	f040 80eb 	bne.w	80058d2 <_svfprintf_r+0xeba>
 80056fc:	ac2e      	add	r4, sp, #184	; 0xb8
 80056fe:	e796      	b.n	800562e <_svfprintf_r+0xc16>
 8005700:	2310      	movs	r3, #16
 8005702:	6063      	str	r3, [r4, #4]
 8005704:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005706:	3310      	adds	r3, #16
 8005708:	9323      	str	r3, [sp, #140]	; 0x8c
 800570a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800570c:	3301      	adds	r3, #1
 800570e:	2b07      	cmp	r3, #7
 8005710:	9322      	str	r3, [sp, #136]	; 0x88
 8005712:	dc02      	bgt.n	800571a <_svfprintf_r+0xd02>
 8005714:	3408      	adds	r4, #8
 8005716:	3e10      	subs	r6, #16
 8005718:	e791      	b.n	800563e <_svfprintf_r+0xc26>
 800571a:	aa21      	add	r2, sp, #132	; 0x84
 800571c:	4649      	mov	r1, r9
 800571e:	4650      	mov	r0, sl
 8005720:	f003 fca4 	bl	800906c <__ssprint_r>
 8005724:	2800      	cmp	r0, #0
 8005726:	f040 80d4 	bne.w	80058d2 <_svfprintf_r+0xeba>
 800572a:	ac2e      	add	r4, sp, #184	; 0xb8
 800572c:	e7f3      	b.n	8005716 <_svfprintf_r+0xcfe>
 800572e:	aa21      	add	r2, sp, #132	; 0x84
 8005730:	4649      	mov	r1, r9
 8005732:	4650      	mov	r0, sl
 8005734:	f003 fc9a 	bl	800906c <__ssprint_r>
 8005738:	2800      	cmp	r0, #0
 800573a:	f040 80ca 	bne.w	80058d2 <_svfprintf_r+0xeba>
 800573e:	ac2e      	add	r4, sp, #184	; 0xb8
 8005740:	e78b      	b.n	800565a <_svfprintf_r+0xc42>
 8005742:	aa21      	add	r2, sp, #132	; 0x84
 8005744:	4649      	mov	r1, r9
 8005746:	4650      	mov	r0, sl
 8005748:	f003 fc90 	bl	800906c <__ssprint_r>
 800574c:	2800      	cmp	r0, #0
 800574e:	f040 80c0 	bne.w	80058d2 <_svfprintf_r+0xeba>
 8005752:	ac2e      	add	r4, sp, #184	; 0xb8
 8005754:	e795      	b.n	8005682 <_svfprintf_r+0xc6a>
 8005756:	aa21      	add	r2, sp, #132	; 0x84
 8005758:	4649      	mov	r1, r9
 800575a:	4650      	mov	r0, sl
 800575c:	f003 fc86 	bl	800906c <__ssprint_r>
 8005760:	2800      	cmp	r0, #0
 8005762:	f040 80b6 	bne.w	80058d2 <_svfprintf_r+0xeba>
 8005766:	ac2e      	add	r4, sp, #184	; 0xb8
 8005768:	e7a1      	b.n	80056ae <_svfprintf_r+0xc96>
 800576a:	aa21      	add	r2, sp, #132	; 0x84
 800576c:	4649      	mov	r1, r9
 800576e:	4650      	mov	r0, sl
 8005770:	f003 fc7c 	bl	800906c <__ssprint_r>
 8005774:	2800      	cmp	r0, #0
 8005776:	f040 80ac 	bne.w	80058d2 <_svfprintf_r+0xeba>
 800577a:	ac2e      	add	r4, sp, #184	; 0xb8
 800577c:	e7b4      	b.n	80056e8 <_svfprintf_r+0xcd0>
 800577e:	bf00      	nop
 8005780:	0800a78e 	.word	0x0800a78e
 8005784:	0800a7a0 	.word	0x0800a7a0
 8005788:	9b07      	ldr	r3, [sp, #28]
 800578a:	2b01      	cmp	r3, #1
 800578c:	dc01      	bgt.n	8005792 <_svfprintf_r+0xd7a>
 800578e:	07ea      	lsls	r2, r5, #31
 8005790:	d576      	bpl.n	8005880 <_svfprintf_r+0xe68>
 8005792:	2301      	movs	r3, #1
 8005794:	6063      	str	r3, [r4, #4]
 8005796:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005798:	f8c4 8000 	str.w	r8, [r4]
 800579c:	3301      	adds	r3, #1
 800579e:	9323      	str	r3, [sp, #140]	; 0x8c
 80057a0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80057a2:	3301      	adds	r3, #1
 80057a4:	2b07      	cmp	r3, #7
 80057a6:	9322      	str	r3, [sp, #136]	; 0x88
 80057a8:	dc36      	bgt.n	8005818 <_svfprintf_r+0xe00>
 80057aa:	3408      	adds	r4, #8
 80057ac:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80057ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80057b0:	6023      	str	r3, [r4, #0]
 80057b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057b4:	6063      	str	r3, [r4, #4]
 80057b6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80057b8:	4413      	add	r3, r2
 80057ba:	9323      	str	r3, [sp, #140]	; 0x8c
 80057bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80057be:	3301      	adds	r3, #1
 80057c0:	2b07      	cmp	r3, #7
 80057c2:	9322      	str	r3, [sp, #136]	; 0x88
 80057c4:	dc31      	bgt.n	800582a <_svfprintf_r+0xe12>
 80057c6:	3408      	adds	r4, #8
 80057c8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80057ca:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80057cc:	980d      	ldr	r0, [sp, #52]	; 0x34
 80057ce:	990e      	ldr	r1, [sp, #56]	; 0x38
 80057d0:	f7fb f8f0 	bl	80009b4 <__aeabi_dcmpeq>
 80057d4:	9b07      	ldr	r3, [sp, #28]
 80057d6:	1e5e      	subs	r6, r3, #1
 80057d8:	2800      	cmp	r0, #0
 80057da:	d12f      	bne.n	800583c <_svfprintf_r+0xe24>
 80057dc:	f108 0301 	add.w	r3, r8, #1
 80057e0:	e884 0048 	stmia.w	r4, {r3, r6}
 80057e4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80057e6:	9a07      	ldr	r2, [sp, #28]
 80057e8:	3b01      	subs	r3, #1
 80057ea:	4413      	add	r3, r2
 80057ec:	9323      	str	r3, [sp, #140]	; 0x8c
 80057ee:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80057f0:	3301      	adds	r3, #1
 80057f2:	2b07      	cmp	r3, #7
 80057f4:	9322      	str	r3, [sp, #136]	; 0x88
 80057f6:	dd4a      	ble.n	800588e <_svfprintf_r+0xe76>
 80057f8:	aa21      	add	r2, sp, #132	; 0x84
 80057fa:	4649      	mov	r1, r9
 80057fc:	4650      	mov	r0, sl
 80057fe:	f003 fc35 	bl	800906c <__ssprint_r>
 8005802:	2800      	cmp	r0, #0
 8005804:	d165      	bne.n	80058d2 <_svfprintf_r+0xeba>
 8005806:	ac2e      	add	r4, sp, #184	; 0xb8
 8005808:	ab1d      	add	r3, sp, #116	; 0x74
 800580a:	6023      	str	r3, [r4, #0]
 800580c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800580e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005810:	6063      	str	r3, [r4, #4]
 8005812:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005814:	4413      	add	r3, r2
 8005816:	e41c      	b.n	8005052 <_svfprintf_r+0x63a>
 8005818:	aa21      	add	r2, sp, #132	; 0x84
 800581a:	4649      	mov	r1, r9
 800581c:	4650      	mov	r0, sl
 800581e:	f003 fc25 	bl	800906c <__ssprint_r>
 8005822:	2800      	cmp	r0, #0
 8005824:	d155      	bne.n	80058d2 <_svfprintf_r+0xeba>
 8005826:	ac2e      	add	r4, sp, #184	; 0xb8
 8005828:	e7c0      	b.n	80057ac <_svfprintf_r+0xd94>
 800582a:	aa21      	add	r2, sp, #132	; 0x84
 800582c:	4649      	mov	r1, r9
 800582e:	4650      	mov	r0, sl
 8005830:	f003 fc1c 	bl	800906c <__ssprint_r>
 8005834:	2800      	cmp	r0, #0
 8005836:	d14c      	bne.n	80058d2 <_svfprintf_r+0xeba>
 8005838:	ac2e      	add	r4, sp, #184	; 0xb8
 800583a:	e7c5      	b.n	80057c8 <_svfprintf_r+0xdb0>
 800583c:	2e00      	cmp	r6, #0
 800583e:	dde3      	ble.n	8005808 <_svfprintf_r+0xdf0>
 8005840:	f04f 0810 	mov.w	r8, #16
 8005844:	4f58      	ldr	r7, [pc, #352]	; (80059a8 <_svfprintf_r+0xf90>)
 8005846:	2e10      	cmp	r6, #16
 8005848:	6027      	str	r7, [r4, #0]
 800584a:	dc04      	bgt.n	8005856 <_svfprintf_r+0xe3e>
 800584c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800584e:	6066      	str	r6, [r4, #4]
 8005850:	441e      	add	r6, r3
 8005852:	9623      	str	r6, [sp, #140]	; 0x8c
 8005854:	e7cb      	b.n	80057ee <_svfprintf_r+0xdd6>
 8005856:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005858:	f8c4 8004 	str.w	r8, [r4, #4]
 800585c:	3310      	adds	r3, #16
 800585e:	9323      	str	r3, [sp, #140]	; 0x8c
 8005860:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005862:	3301      	adds	r3, #1
 8005864:	2b07      	cmp	r3, #7
 8005866:	9322      	str	r3, [sp, #136]	; 0x88
 8005868:	dc02      	bgt.n	8005870 <_svfprintf_r+0xe58>
 800586a:	3408      	adds	r4, #8
 800586c:	3e10      	subs	r6, #16
 800586e:	e7ea      	b.n	8005846 <_svfprintf_r+0xe2e>
 8005870:	aa21      	add	r2, sp, #132	; 0x84
 8005872:	4649      	mov	r1, r9
 8005874:	4650      	mov	r0, sl
 8005876:	f003 fbf9 	bl	800906c <__ssprint_r>
 800587a:	bb50      	cbnz	r0, 80058d2 <_svfprintf_r+0xeba>
 800587c:	ac2e      	add	r4, sp, #184	; 0xb8
 800587e:	e7f5      	b.n	800586c <_svfprintf_r+0xe54>
 8005880:	2301      	movs	r3, #1
 8005882:	6063      	str	r3, [r4, #4]
 8005884:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005886:	f8c4 8000 	str.w	r8, [r4]
 800588a:	3301      	adds	r3, #1
 800588c:	e7ae      	b.n	80057ec <_svfprintf_r+0xdd4>
 800588e:	3408      	adds	r4, #8
 8005890:	e7ba      	b.n	8005808 <_svfprintf_r+0xdf0>
 8005892:	3408      	adds	r4, #8
 8005894:	f7ff bbed 	b.w	8005072 <_svfprintf_r+0x65a>
 8005898:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800589a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800589c:	1a9d      	subs	r5, r3, r2
 800589e:	2d00      	cmp	r5, #0
 80058a0:	f77f abea 	ble.w	8005078 <_svfprintf_r+0x660>
 80058a4:	2610      	movs	r6, #16
 80058a6:	4b41      	ldr	r3, [pc, #260]	; (80059ac <_svfprintf_r+0xf94>)
 80058a8:	2d10      	cmp	r5, #16
 80058aa:	6023      	str	r3, [r4, #0]
 80058ac:	dc1b      	bgt.n	80058e6 <_svfprintf_r+0xece>
 80058ae:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80058b0:	6065      	str	r5, [r4, #4]
 80058b2:	441d      	add	r5, r3
 80058b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80058b6:	9523      	str	r5, [sp, #140]	; 0x8c
 80058b8:	3301      	adds	r3, #1
 80058ba:	2b07      	cmp	r3, #7
 80058bc:	9322      	str	r3, [sp, #136]	; 0x88
 80058be:	f77f abdb 	ble.w	8005078 <_svfprintf_r+0x660>
 80058c2:	aa21      	add	r2, sp, #132	; 0x84
 80058c4:	4649      	mov	r1, r9
 80058c6:	4650      	mov	r0, sl
 80058c8:	f003 fbd0 	bl	800906c <__ssprint_r>
 80058cc:	2800      	cmp	r0, #0
 80058ce:	f43f abd3 	beq.w	8005078 <_svfprintf_r+0x660>
 80058d2:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80058d6:	f013 0f40 	tst.w	r3, #64	; 0x40
 80058da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80058dc:	bf18      	it	ne
 80058de:	f04f 33ff 	movne.w	r3, #4294967295
 80058e2:	f7ff b8bd 	b.w	8004a60 <_svfprintf_r+0x48>
 80058e6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80058e8:	6066      	str	r6, [r4, #4]
 80058ea:	3310      	adds	r3, #16
 80058ec:	9323      	str	r3, [sp, #140]	; 0x8c
 80058ee:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80058f0:	3301      	adds	r3, #1
 80058f2:	2b07      	cmp	r3, #7
 80058f4:	9322      	str	r3, [sp, #136]	; 0x88
 80058f6:	dc02      	bgt.n	80058fe <_svfprintf_r+0xee6>
 80058f8:	3408      	adds	r4, #8
 80058fa:	3d10      	subs	r5, #16
 80058fc:	e7d3      	b.n	80058a6 <_svfprintf_r+0xe8e>
 80058fe:	aa21      	add	r2, sp, #132	; 0x84
 8005900:	4649      	mov	r1, r9
 8005902:	4650      	mov	r0, sl
 8005904:	f003 fbb2 	bl	800906c <__ssprint_r>
 8005908:	2800      	cmp	r0, #0
 800590a:	d1e2      	bne.n	80058d2 <_svfprintf_r+0xeba>
 800590c:	ac2e      	add	r4, sp, #184	; 0xb8
 800590e:	e7f4      	b.n	80058fa <_svfprintf_r+0xee2>
 8005910:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005912:	2b00      	cmp	r3, #0
 8005914:	d0dd      	beq.n	80058d2 <_svfprintf_r+0xeba>
 8005916:	aa21      	add	r2, sp, #132	; 0x84
 8005918:	4649      	mov	r1, r9
 800591a:	4650      	mov	r0, sl
 800591c:	f003 fba6 	bl	800906c <__ssprint_r>
 8005920:	e7d7      	b.n	80058d2 <_svfprintf_r+0xeba>
 8005922:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005924:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005926:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005928:	990e      	ldr	r1, [sp, #56]	; 0x38
 800592a:	f7fb f875 	bl	8000a18 <__aeabi_dcmpun>
 800592e:	2800      	cmp	r0, #0
 8005930:	f43f aa3d 	beq.w	8004dae <_svfprintf_r+0x396>
 8005934:	4b1e      	ldr	r3, [pc, #120]	; (80059b0 <_svfprintf_r+0xf98>)
 8005936:	4a1f      	ldr	r2, [pc, #124]	; (80059b4 <_svfprintf_r+0xf9c>)
 8005938:	f7ff ba2d 	b.w	8004d96 <_svfprintf_r+0x37e>
 800593c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800593e:	eba3 0308 	sub.w	r3, r3, r8
 8005942:	9307      	str	r3, [sp, #28]
 8005944:	f7ff baaf 	b.w	8004ea6 <_svfprintf_r+0x48e>
 8005948:	ea56 0207 	orrs.w	r2, r6, r7
 800594c:	950f      	str	r5, [sp, #60]	; 0x3c
 800594e:	f43f ac2b 	beq.w	80051a8 <_svfprintf_r+0x790>
 8005952:	2b01      	cmp	r3, #1
 8005954:	f43f ac9d 	beq.w	8005292 <_svfprintf_r+0x87a>
 8005958:	2b02      	cmp	r3, #2
 800595a:	f43f acbd 	beq.w	80052d8 <_svfprintf_r+0x8c0>
 800595e:	ab2e      	add	r3, sp, #184	; 0xb8
 8005960:	08f1      	lsrs	r1, r6, #3
 8005962:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8005966:	08f8      	lsrs	r0, r7, #3
 8005968:	f006 0207 	and.w	r2, r6, #7
 800596c:	4607      	mov	r7, r0
 800596e:	460e      	mov	r6, r1
 8005970:	3230      	adds	r2, #48	; 0x30
 8005972:	ea56 0107 	orrs.w	r1, r6, r7
 8005976:	f103 38ff 	add.w	r8, r3, #4294967295
 800597a:	f803 2c01 	strb.w	r2, [r3, #-1]
 800597e:	f47f ac86 	bne.w	800528e <_svfprintf_r+0x876>
 8005982:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005984:	07c9      	lsls	r1, r1, #31
 8005986:	d506      	bpl.n	8005996 <_svfprintf_r+0xf7e>
 8005988:	2a30      	cmp	r2, #48	; 0x30
 800598a:	d004      	beq.n	8005996 <_svfprintf_r+0xf7e>
 800598c:	2230      	movs	r2, #48	; 0x30
 800598e:	f808 2c01 	strb.w	r2, [r8, #-1]
 8005992:	f1a3 0802 	sub.w	r8, r3, #2
 8005996:	ab2e      	add	r3, sp, #184	; 0xb8
 8005998:	465e      	mov	r6, fp
 800599a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800599c:	eba3 0b08 	sub.w	fp, r3, r8
 80059a0:	2700      	movs	r7, #0
 80059a2:	f7ff bace 	b.w	8004f42 <_svfprintf_r+0x52a>
 80059a6:	bf00      	nop
 80059a8:	0800a7a0 	.word	0x0800a7a0
 80059ac:	0800a790 	.word	0x0800a790
 80059b0:	0800a764 	.word	0x0800a764
 80059b4:	0800a768 	.word	0x0800a768

080059b8 <__ssvfscanf_r>:
 80059b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059bc:	461f      	mov	r7, r3
 80059be:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 80059c2:	460d      	mov	r5, r1
 80059c4:	0499      	lsls	r1, r3, #18
 80059c6:	f5ad 7d2b 	sub.w	sp, sp, #684	; 0x2ac
 80059ca:	4680      	mov	r8, r0
 80059cc:	d406      	bmi.n	80059dc <__ssvfscanf_r+0x24>
 80059ce:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80059d2:	81ab      	strh	r3, [r5, #12]
 80059d4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80059d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80059da:	666b      	str	r3, [r5, #100]	; 0x64
 80059dc:	2300      	movs	r3, #0
 80059de:	469b      	mov	fp, r3
 80059e0:	9206      	str	r2, [sp, #24]
 80059e2:	9305      	str	r3, [sp, #20]
 80059e4:	9303      	str	r3, [sp, #12]
 80059e6:	9304      	str	r3, [sp, #16]
 80059e8:	9a06      	ldr	r2, [sp, #24]
 80059ea:	f812 3b01 	ldrb.w	r3, [r2], #1
 80059ee:	9206      	str	r2, [sp, #24]
 80059f0:	930f      	str	r3, [sp, #60]	; 0x3c
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	f000 80c8 	beq.w	8005b88 <__ssvfscanf_r+0x1d0>
 80059f8:	f001 fbce 	bl	8007198 <__locale_ctype_ptr>
 80059fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80059fe:	4418      	add	r0, r3
 8005a00:	f890 9001 	ldrb.w	r9, [r0, #1]
 8005a04:	f019 0908 	ands.w	r9, r9, #8
 8005a08:	d019      	beq.n	8005a3e <__ssvfscanf_r+0x86>
 8005a0a:	686b      	ldr	r3, [r5, #4]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	dd0f      	ble.n	8005a30 <__ssvfscanf_r+0x78>
 8005a10:	f001 fbc2 	bl	8007198 <__locale_ctype_ptr>
 8005a14:	682b      	ldr	r3, [r5, #0]
 8005a16:	781a      	ldrb	r2, [r3, #0]
 8005a18:	4410      	add	r0, r2
 8005a1a:	7842      	ldrb	r2, [r0, #1]
 8005a1c:	0712      	lsls	r2, r2, #28
 8005a1e:	d5e3      	bpl.n	80059e8 <__ssvfscanf_r+0x30>
 8005a20:	686a      	ldr	r2, [r5, #4]
 8005a22:	3301      	adds	r3, #1
 8005a24:	3a01      	subs	r2, #1
 8005a26:	f10b 0b01 	add.w	fp, fp, #1
 8005a2a:	606a      	str	r2, [r5, #4]
 8005a2c:	602b      	str	r3, [r5, #0]
 8005a2e:	e7ec      	b.n	8005a0a <__ssvfscanf_r+0x52>
 8005a30:	4629      	mov	r1, r5
 8005a32:	4640      	mov	r0, r8
 8005a34:	f003 fbd1 	bl	80091da <__ssrefill_r>
 8005a38:	2800      	cmp	r0, #0
 8005a3a:	d0e9      	beq.n	8005a10 <__ssvfscanf_r+0x58>
 8005a3c:	e7d4      	b.n	80059e8 <__ssvfscanf_r+0x30>
 8005a3e:	2b25      	cmp	r3, #37	; 0x25
 8005a40:	f040 8098 	bne.w	8005b74 <__ssvfscanf_r+0x1bc>
 8005a44:	464c      	mov	r4, r9
 8005a46:	464e      	mov	r6, r9
 8005a48:	220a      	movs	r2, #10
 8005a4a:	9b06      	ldr	r3, [sp, #24]
 8005a4c:	9906      	ldr	r1, [sp, #24]
 8005a4e:	f893 a000 	ldrb.w	sl, [r3]
 8005a52:	3101      	adds	r1, #1
 8005a54:	f1ba 0f63 	cmp.w	sl, #99	; 0x63
 8005a58:	9106      	str	r1, [sp, #24]
 8005a5a:	f000 80db 	beq.w	8005c14 <__ssvfscanf_r+0x25c>
 8005a5e:	d856      	bhi.n	8005b0e <__ssvfscanf_r+0x156>
 8005a60:	f1ba 0f44 	cmp.w	sl, #68	; 0x44
 8005a64:	d014      	beq.n	8005a90 <__ssvfscanf_r+0xd8>
 8005a66:	d81e      	bhi.n	8005aa6 <__ssvfscanf_r+0xee>
 8005a68:	f1ba 0f2a 	cmp.w	sl, #42	; 0x2a
 8005a6c:	f000 80ac 	beq.w	8005bc8 <__ssvfscanf_r+0x210>
 8005a70:	d811      	bhi.n	8005a96 <__ssvfscanf_r+0xde>
 8005a72:	f1ba 0f00 	cmp.w	sl, #0
 8005a76:	f000 8507 	beq.w	8006488 <__ssvfscanf_r+0xad0>
 8005a7a:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 8005a7e:	d079      	beq.n	8005b74 <__ssvfscanf_r+0x1bc>
 8005a80:	f001 fb8a 	bl	8007198 <__locale_ctype_ptr>
 8005a84:	4450      	add	r0, sl
 8005a86:	7843      	ldrb	r3, [r0, #1]
 8005a88:	f003 0303 	and.w	r3, r3, #3
 8005a8c:	2b01      	cmp	r3, #1
 8005a8e:	d148      	bne.n	8005b22 <__ssvfscanf_r+0x16a>
 8005a90:	f044 0401 	orr.w	r4, r4, #1
 8005a94:	e045      	b.n	8005b22 <__ssvfscanf_r+0x16a>
 8005a96:	f1aa 0330 	sub.w	r3, sl, #48	; 0x30
 8005a9a:	2b09      	cmp	r3, #9
 8005a9c:	d8f0      	bhi.n	8005a80 <__ssvfscanf_r+0xc8>
 8005a9e:	fb02 a606 	mla	r6, r2, r6, sl
 8005aa2:	3e30      	subs	r6, #48	; 0x30
 8005aa4:	e092      	b.n	8005bcc <__ssvfscanf_r+0x214>
 8005aa6:	f1ba 0f4c 	cmp.w	sl, #76	; 0x4c
 8005aaa:	f000 8096 	beq.w	8005bda <__ssvfscanf_r+0x222>
 8005aae:	d822      	bhi.n	8005af6 <__ssvfscanf_r+0x13e>
 8005ab0:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
 8005ab4:	d002      	beq.n	8005abc <__ssvfscanf_r+0x104>
 8005ab6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8005aba:	d1e1      	bne.n	8005a80 <__ssvfscanf_r+0xc8>
 8005abc:	f04f 0a04 	mov.w	sl, #4
 8005ac0:	686b      	ldr	r3, [r5, #4]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	f340 80c7 	ble.w	8005c56 <__ssvfscanf_r+0x29e>
 8005ac8:	0663      	lsls	r3, r4, #25
 8005aca:	d408      	bmi.n	8005ade <__ssvfscanf_r+0x126>
 8005acc:	f001 fb64 	bl	8007198 <__locale_ctype_ptr>
 8005ad0:	682b      	ldr	r3, [r5, #0]
 8005ad2:	781a      	ldrb	r2, [r3, #0]
 8005ad4:	4410      	add	r0, r2
 8005ad6:	7842      	ldrb	r2, [r0, #1]
 8005ad8:	0710      	lsls	r0, r2, #28
 8005ada:	f100 80c4 	bmi.w	8005c66 <__ssvfscanf_r+0x2ae>
 8005ade:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005ae2:	f1ba 0f03 	cmp.w	sl, #3
 8005ae6:	f200 80d0 	bhi.w	8005c8a <__ssvfscanf_r+0x2d2>
 8005aea:	e8df f01a 	tbh	[pc, sl, lsl #1]
 8005aee:	0150      	.short	0x0150
 8005af0:	025a01a3 	.word	0x025a01a3
 8005af4:	0323      	.short	0x0323
 8005af6:	f1ba 0f58 	cmp.w	sl, #88	; 0x58
 8005afa:	d07b      	beq.n	8005bf4 <__ssvfscanf_r+0x23c>
 8005afc:	f1ba 0f5b 	cmp.w	sl, #91	; 0x5b
 8005b00:	d07e      	beq.n	8005c00 <__ssvfscanf_r+0x248>
 8005b02:	f1ba 0f4f 	cmp.w	sl, #79	; 0x4f
 8005b06:	d1bb      	bne.n	8005a80 <__ssvfscanf_r+0xc8>
 8005b08:	f044 0401 	orr.w	r4, r4, #1
 8005b0c:	e022      	b.n	8005b54 <__ssvfscanf_r+0x19c>
 8005b0e:	f1ba 0f6c 	cmp.w	sl, #108	; 0x6c
 8005b12:	d05d      	beq.n	8005bd0 <__ssvfscanf_r+0x218>
 8005b14:	d814      	bhi.n	8005b40 <__ssvfscanf_r+0x188>
 8005b16:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8005b1a:	d804      	bhi.n	8005b26 <__ssvfscanf_r+0x16e>
 8005b1c:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8005b20:	d2cc      	bcs.n	8005abc <__ssvfscanf_r+0x104>
 8005b22:	4bac      	ldr	r3, [pc, #688]	; (8005dd4 <__ssvfscanf_r+0x41c>)
 8005b24:	e063      	b.n	8005bee <__ssvfscanf_r+0x236>
 8005b26:	f1ba 0f68 	cmp.w	sl, #104	; 0x68
 8005b2a:	d05c      	beq.n	8005be6 <__ssvfscanf_r+0x22e>
 8005b2c:	f1ba 0f69 	cmp.w	sl, #105	; 0x69
 8005b30:	d1a6      	bne.n	8005a80 <__ssvfscanf_r+0xc8>
 8005b32:	4ba8      	ldr	r3, [pc, #672]	; (8005dd4 <__ssvfscanf_r+0x41c>)
 8005b34:	9305      	str	r3, [sp, #20]
 8005b36:	2300      	movs	r3, #0
 8005b38:	9303      	str	r3, [sp, #12]
 8005b3a:	f04f 0a03 	mov.w	sl, #3
 8005b3e:	e7bf      	b.n	8005ac0 <__ssvfscanf_r+0x108>
 8005b40:	f1ba 0f70 	cmp.w	sl, #112	; 0x70
 8005b44:	d06b      	beq.n	8005c1e <__ssvfscanf_r+0x266>
 8005b46:	d809      	bhi.n	8005b5c <__ssvfscanf_r+0x1a4>
 8005b48:	f1ba 0f6e 	cmp.w	sl, #110	; 0x6e
 8005b4c:	d06a      	beq.n	8005c24 <__ssvfscanf_r+0x26c>
 8005b4e:	f1ba 0f6f 	cmp.w	sl, #111	; 0x6f
 8005b52:	d195      	bne.n	8005a80 <__ssvfscanf_r+0xc8>
 8005b54:	4ba0      	ldr	r3, [pc, #640]	; (8005dd8 <__ssvfscanf_r+0x420>)
 8005b56:	9305      	str	r3, [sp, #20]
 8005b58:	2308      	movs	r3, #8
 8005b5a:	e7ed      	b.n	8005b38 <__ssvfscanf_r+0x180>
 8005b5c:	f1ba 0f75 	cmp.w	sl, #117	; 0x75
 8005b60:	d044      	beq.n	8005bec <__ssvfscanf_r+0x234>
 8005b62:	f1ba 0f78 	cmp.w	sl, #120	; 0x78
 8005b66:	d045      	beq.n	8005bf4 <__ssvfscanf_r+0x23c>
 8005b68:	f1ba 0f73 	cmp.w	sl, #115	; 0x73
 8005b6c:	d188      	bne.n	8005a80 <__ssvfscanf_r+0xc8>
 8005b6e:	f04f 0a02 	mov.w	sl, #2
 8005b72:	e7a5      	b.n	8005ac0 <__ssvfscanf_r+0x108>
 8005b74:	686b      	ldr	r3, [r5, #4]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	dd0b      	ble.n	8005b92 <__ssvfscanf_r+0x1da>
 8005b7a:	9a06      	ldr	r2, [sp, #24]
 8005b7c:	682b      	ldr	r3, [r5, #0]
 8005b7e:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 8005b82:	781a      	ldrb	r2, [r3, #0]
 8005b84:	4291      	cmp	r1, r2
 8005b86:	d017      	beq.n	8005bb8 <__ssvfscanf_r+0x200>
 8005b88:	9804      	ldr	r0, [sp, #16]
 8005b8a:	f50d 7d2b 	add.w	sp, sp, #684	; 0x2ac
 8005b8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b92:	4629      	mov	r1, r5
 8005b94:	4640      	mov	r0, r8
 8005b96:	f003 fb20 	bl	80091da <__ssrefill_r>
 8005b9a:	2800      	cmp	r0, #0
 8005b9c:	d0ed      	beq.n	8005b7a <__ssvfscanf_r+0x1c2>
 8005b9e:	9b04      	ldr	r3, [sp, #16]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	f000 8471 	beq.w	8006488 <__ssvfscanf_r+0xad0>
 8005ba6:	89ab      	ldrh	r3, [r5, #12]
 8005ba8:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005bac:	9b04      	ldr	r3, [sp, #16]
 8005bae:	bf18      	it	ne
 8005bb0:	f04f 33ff 	movne.w	r3, #4294967295
 8005bb4:	9304      	str	r3, [sp, #16]
 8005bb6:	e7e7      	b.n	8005b88 <__ssvfscanf_r+0x1d0>
 8005bb8:	686a      	ldr	r2, [r5, #4]
 8005bba:	3301      	adds	r3, #1
 8005bbc:	3a01      	subs	r2, #1
 8005bbe:	606a      	str	r2, [r5, #4]
 8005bc0:	602b      	str	r3, [r5, #0]
 8005bc2:	f10b 0b01 	add.w	fp, fp, #1
 8005bc6:	e70f      	b.n	80059e8 <__ssvfscanf_r+0x30>
 8005bc8:	f044 0410 	orr.w	r4, r4, #16
 8005bcc:	9b06      	ldr	r3, [sp, #24]
 8005bce:	e73d      	b.n	8005a4c <__ssvfscanf_r+0x94>
 8005bd0:	7859      	ldrb	r1, [r3, #1]
 8005bd2:	296c      	cmp	r1, #108	; 0x6c
 8005bd4:	d104      	bne.n	8005be0 <__ssvfscanf_r+0x228>
 8005bd6:	3302      	adds	r3, #2
 8005bd8:	9306      	str	r3, [sp, #24]
 8005bda:	f044 0402 	orr.w	r4, r4, #2
 8005bde:	e7f5      	b.n	8005bcc <__ssvfscanf_r+0x214>
 8005be0:	f044 0401 	orr.w	r4, r4, #1
 8005be4:	e7f2      	b.n	8005bcc <__ssvfscanf_r+0x214>
 8005be6:	f044 0404 	orr.w	r4, r4, #4
 8005bea:	e7ef      	b.n	8005bcc <__ssvfscanf_r+0x214>
 8005bec:	4b7a      	ldr	r3, [pc, #488]	; (8005dd8 <__ssvfscanf_r+0x420>)
 8005bee:	9305      	str	r3, [sp, #20]
 8005bf0:	230a      	movs	r3, #10
 8005bf2:	e7a1      	b.n	8005b38 <__ssvfscanf_r+0x180>
 8005bf4:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 8005bf8:	4b77      	ldr	r3, [pc, #476]	; (8005dd8 <__ssvfscanf_r+0x420>)
 8005bfa:	9305      	str	r3, [sp, #20]
 8005bfc:	2310      	movs	r3, #16
 8005bfe:	e79b      	b.n	8005b38 <__ssvfscanf_r+0x180>
 8005c00:	9906      	ldr	r1, [sp, #24]
 8005c02:	a812      	add	r0, sp, #72	; 0x48
 8005c04:	f002 f94a 	bl	8007e9c <__sccl>
 8005c08:	f044 0440 	orr.w	r4, r4, #64	; 0x40
 8005c0c:	9006      	str	r0, [sp, #24]
 8005c0e:	f04f 0a01 	mov.w	sl, #1
 8005c12:	e755      	b.n	8005ac0 <__ssvfscanf_r+0x108>
 8005c14:	f044 0440 	orr.w	r4, r4, #64	; 0x40
 8005c18:	f04f 0a00 	mov.w	sl, #0
 8005c1c:	e750      	b.n	8005ac0 <__ssvfscanf_r+0x108>
 8005c1e:	f444 7408 	orr.w	r4, r4, #544	; 0x220
 8005c22:	e7e9      	b.n	8005bf8 <__ssvfscanf_r+0x240>
 8005c24:	06e6      	lsls	r6, r4, #27
 8005c26:	f53f aedf 	bmi.w	80059e8 <__ssvfscanf_r+0x30>
 8005c2a:	f014 0f04 	tst.w	r4, #4
 8005c2e:	683a      	ldr	r2, [r7, #0]
 8005c30:	f107 0304 	add.w	r3, r7, #4
 8005c34:	d003      	beq.n	8005c3e <__ssvfscanf_r+0x286>
 8005c36:	f8a2 b000 	strh.w	fp, [r2]
 8005c3a:	461f      	mov	r7, r3
 8005c3c:	e6d4      	b.n	80059e8 <__ssvfscanf_r+0x30>
 8005c3e:	07e0      	lsls	r0, r4, #31
 8005c40:	d502      	bpl.n	8005c48 <__ssvfscanf_r+0x290>
 8005c42:	f8c2 b000 	str.w	fp, [r2]
 8005c46:	e7f8      	b.n	8005c3a <__ssvfscanf_r+0x282>
 8005c48:	07a1      	lsls	r1, r4, #30
 8005c4a:	d5fa      	bpl.n	8005c42 <__ssvfscanf_r+0x28a>
 8005c4c:	4658      	mov	r0, fp
 8005c4e:	17c1      	asrs	r1, r0, #31
 8005c50:	e9c2 0100 	strd	r0, r1, [r2]
 8005c54:	e7f1      	b.n	8005c3a <__ssvfscanf_r+0x282>
 8005c56:	4629      	mov	r1, r5
 8005c58:	4640      	mov	r0, r8
 8005c5a:	f003 fabe 	bl	80091da <__ssrefill_r>
 8005c5e:	2800      	cmp	r0, #0
 8005c60:	f43f af32 	beq.w	8005ac8 <__ssvfscanf_r+0x110>
 8005c64:	e79b      	b.n	8005b9e <__ssvfscanf_r+0x1e6>
 8005c66:	686a      	ldr	r2, [r5, #4]
 8005c68:	f10b 0b01 	add.w	fp, fp, #1
 8005c6c:	3a01      	subs	r2, #1
 8005c6e:	2a00      	cmp	r2, #0
 8005c70:	606a      	str	r2, [r5, #4]
 8005c72:	dd02      	ble.n	8005c7a <__ssvfscanf_r+0x2c2>
 8005c74:	3301      	adds	r3, #1
 8005c76:	602b      	str	r3, [r5, #0]
 8005c78:	e728      	b.n	8005acc <__ssvfscanf_r+0x114>
 8005c7a:	4629      	mov	r1, r5
 8005c7c:	4640      	mov	r0, r8
 8005c7e:	f003 faac 	bl	80091da <__ssrefill_r>
 8005c82:	2800      	cmp	r0, #0
 8005c84:	f43f af22 	beq.w	8005acc <__ssvfscanf_r+0x114>
 8005c88:	e789      	b.n	8005b9e <__ssvfscanf_r+0x1e6>
 8005c8a:	2e00      	cmp	r6, #0
 8005c8c:	bf08      	it	eq
 8005c8e:	2601      	moveq	r6, #1
 8005c90:	f014 0301 	ands.w	r3, r4, #1
 8005c94:	f004 0410 	and.w	r4, r4, #16
 8005c98:	d04d      	beq.n	8005d36 <__ssvfscanf_r+0x37e>
 8005c9a:	2208      	movs	r2, #8
 8005c9c:	2100      	movs	r1, #0
 8005c9e:	a810      	add	r0, sp, #64	; 0x40
 8005ca0:	f7fe fe0f 	bl	80048c2 <memset>
 8005ca4:	bb74      	cbnz	r4, 8005d04 <__ssvfscanf_r+0x34c>
 8005ca6:	f8d7 a000 	ldr.w	sl, [r7]
 8005caa:	3704      	adds	r7, #4
 8005cac:	2300      	movs	r3, #0
 8005cae:	2e00      	cmp	r6, #0
 8005cb0:	d039      	beq.n	8005d26 <__ssvfscanf_r+0x36e>
 8005cb2:	9307      	str	r3, [sp, #28]
 8005cb4:	f001 fa5e 	bl	8007174 <__locale_mb_cur_max>
 8005cb8:	9b07      	ldr	r3, [sp, #28]
 8005cba:	4283      	cmp	r3, r0
 8005cbc:	f43f af6f 	beq.w	8005b9e <__ssvfscanf_r+0x1e6>
 8005cc0:	682a      	ldr	r2, [r5, #0]
 8005cc2:	a852      	add	r0, sp, #328	; 0x148
 8005cc4:	f812 1b01 	ldrb.w	r1, [r2], #1
 8005cc8:	f103 0901 	add.w	r9, r3, #1
 8005ccc:	54c1      	strb	r1, [r0, r3]
 8005cce:	686b      	ldr	r3, [r5, #4]
 8005cd0:	4651      	mov	r1, sl
 8005cd2:	3b01      	subs	r3, #1
 8005cd4:	e885 000c 	stmia.w	r5, {r2, r3}
 8005cd8:	ab10      	add	r3, sp, #64	; 0x40
 8005cda:	9300      	str	r3, [sp, #0]
 8005cdc:	4602      	mov	r2, r0
 8005cde:	464b      	mov	r3, r9
 8005ce0:	4640      	mov	r0, r8
 8005ce2:	f001 fc8b 	bl	80075fc <_mbrtowc_r>
 8005ce6:	1c41      	adds	r1, r0, #1
 8005ce8:	f43f af59 	beq.w	8005b9e <__ssvfscanf_r+0x1e6>
 8005cec:	b968      	cbnz	r0, 8005d0a <__ssvfscanf_r+0x352>
 8005cee:	b90c      	cbnz	r4, 8005cf4 <__ssvfscanf_r+0x33c>
 8005cf0:	f8ca 4000 	str.w	r4, [sl]
 8005cf4:	44cb      	add	fp, r9
 8005cf6:	3e01      	subs	r6, #1
 8005cf8:	b90c      	cbnz	r4, 8005cfe <__ssvfscanf_r+0x346>
 8005cfa:	f10a 0a04 	add.w	sl, sl, #4
 8005cfe:	f04f 0900 	mov.w	r9, #0
 8005d02:	e004      	b.n	8005d0e <__ssvfscanf_r+0x356>
 8005d04:	f04f 0a00 	mov.w	sl, #0
 8005d08:	e7d0      	b.n	8005cac <__ssvfscanf_r+0x2f4>
 8005d0a:	3002      	adds	r0, #2
 8005d0c:	d1f2      	bne.n	8005cf4 <__ssvfscanf_r+0x33c>
 8005d0e:	686b      	ldr	r3, [r5, #4]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	dc0e      	bgt.n	8005d32 <__ssvfscanf_r+0x37a>
 8005d14:	4629      	mov	r1, r5
 8005d16:	4640      	mov	r0, r8
 8005d18:	f003 fa5f 	bl	80091da <__ssrefill_r>
 8005d1c:	b148      	cbz	r0, 8005d32 <__ssvfscanf_r+0x37a>
 8005d1e:	f1b9 0f00 	cmp.w	r9, #0
 8005d22:	f47f af3c 	bne.w	8005b9e <__ssvfscanf_r+0x1e6>
 8005d26:	2c00      	cmp	r4, #0
 8005d28:	f47f ae5e 	bne.w	80059e8 <__ssvfscanf_r+0x30>
 8005d2c:	9b04      	ldr	r3, [sp, #16]
 8005d2e:	3301      	adds	r3, #1
 8005d30:	e659      	b.n	80059e6 <__ssvfscanf_r+0x2e>
 8005d32:	464b      	mov	r3, r9
 8005d34:	e7bb      	b.n	8005cae <__ssvfscanf_r+0x2f6>
 8005d36:	b1cc      	cbz	r4, 8005d6c <__ssvfscanf_r+0x3b4>
 8005d38:	461c      	mov	r4, r3
 8005d3a:	686b      	ldr	r3, [r5, #4]
 8005d3c:	682a      	ldr	r2, [r5, #0]
 8005d3e:	42b3      	cmp	r3, r6
 8005d40:	da0e      	bge.n	8005d60 <__ssvfscanf_r+0x3a8>
 8005d42:	441c      	add	r4, r3
 8005d44:	1af6      	subs	r6, r6, r3
 8005d46:	4413      	add	r3, r2
 8005d48:	602b      	str	r3, [r5, #0]
 8005d4a:	4629      	mov	r1, r5
 8005d4c:	4640      	mov	r0, r8
 8005d4e:	f003 fa44 	bl	80091da <__ssrefill_r>
 8005d52:	2800      	cmp	r0, #0
 8005d54:	d0f1      	beq.n	8005d3a <__ssvfscanf_r+0x382>
 8005d56:	2c00      	cmp	r4, #0
 8005d58:	f43f af21 	beq.w	8005b9e <__ssvfscanf_r+0x1e6>
 8005d5c:	44a3      	add	fp, r4
 8005d5e:	e643      	b.n	80059e8 <__ssvfscanf_r+0x30>
 8005d60:	1b9b      	subs	r3, r3, r6
 8005d62:	4434      	add	r4, r6
 8005d64:	4416      	add	r6, r2
 8005d66:	606b      	str	r3, [r5, #4]
 8005d68:	602e      	str	r6, [r5, #0]
 8005d6a:	e7f7      	b.n	8005d5c <__ssvfscanf_r+0x3a4>
 8005d6c:	9500      	str	r5, [sp, #0]
 8005d6e:	4633      	mov	r3, r6
 8005d70:	2201      	movs	r2, #1
 8005d72:	6839      	ldr	r1, [r7, #0]
 8005d74:	4640      	mov	r0, r8
 8005d76:	1d3c      	adds	r4, r7, #4
 8005d78:	f003 fa4c 	bl	8009214 <_sfread_r>
 8005d7c:	2800      	cmp	r0, #0
 8005d7e:	f43f af0e 	beq.w	8005b9e <__ssvfscanf_r+0x1e6>
 8005d82:	4483      	add	fp, r0
 8005d84:	9b04      	ldr	r3, [sp, #16]
 8005d86:	4627      	mov	r7, r4
 8005d88:	3301      	adds	r3, #1
 8005d8a:	9304      	str	r3, [sp, #16]
 8005d8c:	e62c      	b.n	80059e8 <__ssvfscanf_r+0x30>
 8005d8e:	2e00      	cmp	r6, #0
 8005d90:	bf08      	it	eq
 8005d92:	f04f 36ff 	moveq.w	r6, #4294967295
 8005d96:	06e2      	lsls	r2, r4, #27
 8005d98:	d520      	bpl.n	8005ddc <__ssvfscanf_r+0x424>
 8005d9a:	2400      	movs	r4, #0
 8005d9c:	f10d 0948 	add.w	r9, sp, #72	; 0x48
 8005da0:	682b      	ldr	r3, [r5, #0]
 8005da2:	781a      	ldrb	r2, [r3, #0]
 8005da4:	f819 2002 	ldrb.w	r2, [r9, r2]
 8005da8:	b912      	cbnz	r2, 8005db0 <__ssvfscanf_r+0x3f8>
 8005daa:	2c00      	cmp	r4, #0
 8005dac:	d1d6      	bne.n	8005d5c <__ssvfscanf_r+0x3a4>
 8005dae:	e6eb      	b.n	8005b88 <__ssvfscanf_r+0x1d0>
 8005db0:	686a      	ldr	r2, [r5, #4]
 8005db2:	3401      	adds	r4, #1
 8005db4:	3a01      	subs	r2, #1
 8005db6:	3301      	adds	r3, #1
 8005db8:	42a6      	cmp	r6, r4
 8005dba:	606a      	str	r2, [r5, #4]
 8005dbc:	602b      	str	r3, [r5, #0]
 8005dbe:	d0cd      	beq.n	8005d5c <__ssvfscanf_r+0x3a4>
 8005dc0:	2a00      	cmp	r2, #0
 8005dc2:	dced      	bgt.n	8005da0 <__ssvfscanf_r+0x3e8>
 8005dc4:	4629      	mov	r1, r5
 8005dc6:	4640      	mov	r0, r8
 8005dc8:	f003 fa07 	bl	80091da <__ssrefill_r>
 8005dcc:	2800      	cmp	r0, #0
 8005dce:	d0e7      	beq.n	8005da0 <__ssvfscanf_r+0x3e8>
 8005dd0:	e7c4      	b.n	8005d5c <__ssvfscanf_r+0x3a4>
 8005dd2:	bf00      	nop
 8005dd4:	08008c59 	.word	0x08008c59
 8005dd8:	08008ee5 	.word	0x08008ee5
 8005ddc:	683c      	ldr	r4, [r7, #0]
 8005dde:	f107 0904 	add.w	r9, r7, #4
 8005de2:	4627      	mov	r7, r4
 8005de4:	f10d 0a48 	add.w	sl, sp, #72	; 0x48
 8005de8:	682b      	ldr	r3, [r5, #0]
 8005dea:	781a      	ldrb	r2, [r3, #0]
 8005dec:	f81a 2002 	ldrb.w	r2, [sl, r2]
 8005df0:	b1b2      	cbz	r2, 8005e20 <__ssvfscanf_r+0x468>
 8005df2:	686a      	ldr	r2, [r5, #4]
 8005df4:	3a01      	subs	r2, #1
 8005df6:	606a      	str	r2, [r5, #4]
 8005df8:	1c5a      	adds	r2, r3, #1
 8005dfa:	602a      	str	r2, [r5, #0]
 8005dfc:	781b      	ldrb	r3, [r3, #0]
 8005dfe:	f807 3b01 	strb.w	r3, [r7], #1
 8005e02:	1bf3      	subs	r3, r6, r7
 8005e04:	42dc      	cmn	r4, r3
 8005e06:	d00b      	beq.n	8005e20 <__ssvfscanf_r+0x468>
 8005e08:	686b      	ldr	r3, [r5, #4]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	dcec      	bgt.n	8005de8 <__ssvfscanf_r+0x430>
 8005e0e:	4629      	mov	r1, r5
 8005e10:	4640      	mov	r0, r8
 8005e12:	f003 f9e2 	bl	80091da <__ssrefill_r>
 8005e16:	2800      	cmp	r0, #0
 8005e18:	d0e6      	beq.n	8005de8 <__ssvfscanf_r+0x430>
 8005e1a:	42bc      	cmp	r4, r7
 8005e1c:	f43f aebf 	beq.w	8005b9e <__ssvfscanf_r+0x1e6>
 8005e20:	1b3c      	subs	r4, r7, r4
 8005e22:	f43f aeb1 	beq.w	8005b88 <__ssvfscanf_r+0x1d0>
 8005e26:	2300      	movs	r3, #0
 8005e28:	703b      	strb	r3, [r7, #0]
 8005e2a:	9b04      	ldr	r3, [sp, #16]
 8005e2c:	464f      	mov	r7, r9
 8005e2e:	3301      	adds	r3, #1
 8005e30:	9304      	str	r3, [sp, #16]
 8005e32:	e793      	b.n	8005d5c <__ssvfscanf_r+0x3a4>
 8005e34:	2e00      	cmp	r6, #0
 8005e36:	bf08      	it	eq
 8005e38:	f04f 36ff 	moveq.w	r6, #4294967295
 8005e3c:	f014 0901 	ands.w	r9, r4, #1
 8005e40:	f004 0410 	and.w	r4, r4, #16
 8005e44:	d06a      	beq.n	8005f1c <__ssvfscanf_r+0x564>
 8005e46:	2208      	movs	r2, #8
 8005e48:	2100      	movs	r1, #0
 8005e4a:	a810      	add	r0, sp, #64	; 0x40
 8005e4c:	f7fe fd39 	bl	80048c2 <memset>
 8005e50:	2c00      	cmp	r4, #0
 8005e52:	d13e      	bne.n	8005ed2 <__ssvfscanf_r+0x51a>
 8005e54:	f8d7 9000 	ldr.w	r9, [r7]
 8005e58:	3704      	adds	r7, #4
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	9307      	str	r3, [sp, #28]
 8005e5e:	f001 f99b 	bl	8007198 <__locale_ctype_ptr>
 8005e62:	682a      	ldr	r2, [r5, #0]
 8005e64:	7812      	ldrb	r2, [r2, #0]
 8005e66:	4410      	add	r0, r2
 8005e68:	7842      	ldrb	r2, [r0, #1]
 8005e6a:	0711      	lsls	r1, r2, #28
 8005e6c:	d42b      	bmi.n	8005ec6 <__ssvfscanf_r+0x50e>
 8005e6e:	9b07      	ldr	r3, [sp, #28]
 8005e70:	b34e      	cbz	r6, 8005ec6 <__ssvfscanf_r+0x50e>
 8005e72:	9307      	str	r3, [sp, #28]
 8005e74:	f001 f97e 	bl	8007174 <__locale_mb_cur_max>
 8005e78:	9b07      	ldr	r3, [sp, #28]
 8005e7a:	4283      	cmp	r3, r0
 8005e7c:	f43f ae8f 	beq.w	8005b9e <__ssvfscanf_r+0x1e6>
 8005e80:	682a      	ldr	r2, [r5, #0]
 8005e82:	a852      	add	r0, sp, #328	; 0x148
 8005e84:	f812 1b01 	ldrb.w	r1, [r2], #1
 8005e88:	f103 0a01 	add.w	sl, r3, #1
 8005e8c:	54c1      	strb	r1, [r0, r3]
 8005e8e:	686b      	ldr	r3, [r5, #4]
 8005e90:	4649      	mov	r1, r9
 8005e92:	3b01      	subs	r3, #1
 8005e94:	e885 000c 	stmia.w	r5, {r2, r3}
 8005e98:	ab10      	add	r3, sp, #64	; 0x40
 8005e9a:	9300      	str	r3, [sp, #0]
 8005e9c:	4602      	mov	r2, r0
 8005e9e:	4653      	mov	r3, sl
 8005ea0:	4640      	mov	r0, r8
 8005ea2:	f001 fbab 	bl	80075fc <_mbrtowc_r>
 8005ea6:	1c43      	adds	r3, r0, #1
 8005ea8:	f43f ae79 	beq.w	8005b9e <__ssvfscanf_r+0x1e6>
 8005eac:	b9a0      	cbnz	r0, 8005ed8 <__ssvfscanf_r+0x520>
 8005eae:	f8c9 0000 	str.w	r0, [r9]
 8005eb2:	f8d9 0000 	ldr.w	r0, [r9]
 8005eb6:	f001 f94f 	bl	8007158 <iswspace>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	b1c8      	cbz	r0, 8005ef2 <__ssvfscanf_r+0x53a>
 8005ebe:	ae52      	add	r6, sp, #328	; 0x148
 8005ec0:	f1ba 0f00 	cmp.w	sl, #0
 8005ec4:	d10c      	bne.n	8005ee0 <__ssvfscanf_r+0x528>
 8005ec6:	2c00      	cmp	r4, #0
 8005ec8:	f47f ad8e 	bne.w	80059e8 <__ssvfscanf_r+0x30>
 8005ecc:	f8c9 4000 	str.w	r4, [r9]
 8005ed0:	e72c      	b.n	8005d2c <__ssvfscanf_r+0x374>
 8005ed2:	f10d 093c 	add.w	r9, sp, #60	; 0x3c
 8005ed6:	e7c0      	b.n	8005e5a <__ssvfscanf_r+0x4a2>
 8005ed8:	3002      	adds	r0, #2
 8005eda:	d1ea      	bne.n	8005eb2 <__ssvfscanf_r+0x4fa>
 8005edc:	4653      	mov	r3, sl
 8005ede:	e00e      	b.n	8005efe <__ssvfscanf_r+0x546>
 8005ee0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005ee4:	462a      	mov	r2, r5
 8005ee6:	f816 100a 	ldrb.w	r1, [r6, sl]
 8005eea:	4640      	mov	r0, r8
 8005eec:	f003 f938 	bl	8009160 <_sungetc_r>
 8005ef0:	e7e6      	b.n	8005ec0 <__ssvfscanf_r+0x508>
 8005ef2:	44d3      	add	fp, sl
 8005ef4:	3e01      	subs	r6, #1
 8005ef6:	b914      	cbnz	r4, 8005efe <__ssvfscanf_r+0x546>
 8005ef8:	4623      	mov	r3, r4
 8005efa:	f109 0904 	add.w	r9, r9, #4
 8005efe:	686a      	ldr	r2, [r5, #4]
 8005f00:	2a00      	cmp	r2, #0
 8005f02:	dcab      	bgt.n	8005e5c <__ssvfscanf_r+0x4a4>
 8005f04:	4629      	mov	r1, r5
 8005f06:	4640      	mov	r0, r8
 8005f08:	9307      	str	r3, [sp, #28]
 8005f0a:	f003 f966 	bl	80091da <__ssrefill_r>
 8005f0e:	9b07      	ldr	r3, [sp, #28]
 8005f10:	2800      	cmp	r0, #0
 8005f12:	d0a3      	beq.n	8005e5c <__ssvfscanf_r+0x4a4>
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	f47f ae42 	bne.w	8005b9e <__ssvfscanf_r+0x1e6>
 8005f1a:	e7d4      	b.n	8005ec6 <__ssvfscanf_r+0x50e>
 8005f1c:	2c00      	cmp	r4, #0
 8005f1e:	d136      	bne.n	8005f8e <__ssvfscanf_r+0x5d6>
 8005f20:	f8d7 9000 	ldr.w	r9, [r7]
 8005f24:	1d3c      	adds	r4, r7, #4
 8005f26:	464f      	mov	r7, r9
 8005f28:	f001 f936 	bl	8007198 <__locale_ctype_ptr>
 8005f2c:	682a      	ldr	r2, [r5, #0]
 8005f2e:	7813      	ldrb	r3, [r2, #0]
 8005f30:	4418      	add	r0, r3
 8005f32:	7843      	ldrb	r3, [r0, #1]
 8005f34:	071b      	lsls	r3, r3, #28
 8005f36:	d414      	bmi.n	8005f62 <__ssvfscanf_r+0x5aa>
 8005f38:	686b      	ldr	r3, [r5, #4]
 8005f3a:	3b01      	subs	r3, #1
 8005f3c:	606b      	str	r3, [r5, #4]
 8005f3e:	1c53      	adds	r3, r2, #1
 8005f40:	602b      	str	r3, [r5, #0]
 8005f42:	7813      	ldrb	r3, [r2, #0]
 8005f44:	f807 3b01 	strb.w	r3, [r7], #1
 8005f48:	1bf3      	subs	r3, r6, r7
 8005f4a:	eb19 0f03 	cmn.w	r9, r3
 8005f4e:	d008      	beq.n	8005f62 <__ssvfscanf_r+0x5aa>
 8005f50:	686b      	ldr	r3, [r5, #4]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	dce8      	bgt.n	8005f28 <__ssvfscanf_r+0x570>
 8005f56:	4629      	mov	r1, r5
 8005f58:	4640      	mov	r0, r8
 8005f5a:	f003 f93e 	bl	80091da <__ssrefill_r>
 8005f5e:	2800      	cmp	r0, #0
 8005f60:	d0e2      	beq.n	8005f28 <__ssvfscanf_r+0x570>
 8005f62:	2300      	movs	r3, #0
 8005f64:	703b      	strb	r3, [r7, #0]
 8005f66:	eba7 0709 	sub.w	r7, r7, r9
 8005f6a:	44bb      	add	fp, r7
 8005f6c:	e70a      	b.n	8005d84 <__ssvfscanf_r+0x3cc>
 8005f6e:	686a      	ldr	r2, [r5, #4]
 8005f70:	f109 0901 	add.w	r9, r9, #1
 8005f74:	3a01      	subs	r2, #1
 8005f76:	3301      	adds	r3, #1
 8005f78:	454e      	cmp	r6, r9
 8005f7a:	606a      	str	r2, [r5, #4]
 8005f7c:	602b      	str	r3, [r5, #0]
 8005f7e:	d00e      	beq.n	8005f9e <__ssvfscanf_r+0x5e6>
 8005f80:	2a00      	cmp	r2, #0
 8005f82:	dc04      	bgt.n	8005f8e <__ssvfscanf_r+0x5d6>
 8005f84:	4629      	mov	r1, r5
 8005f86:	4640      	mov	r0, r8
 8005f88:	f003 f927 	bl	80091da <__ssrefill_r>
 8005f8c:	b938      	cbnz	r0, 8005f9e <__ssvfscanf_r+0x5e6>
 8005f8e:	f001 f903 	bl	8007198 <__locale_ctype_ptr>
 8005f92:	682b      	ldr	r3, [r5, #0]
 8005f94:	781a      	ldrb	r2, [r3, #0]
 8005f96:	4410      	add	r0, r2
 8005f98:	7842      	ldrb	r2, [r0, #1]
 8005f9a:	0712      	lsls	r2, r2, #28
 8005f9c:	d5e7      	bpl.n	8005f6e <__ssvfscanf_r+0x5b6>
 8005f9e:	44cb      	add	fp, r9
 8005fa0:	e522      	b.n	80059e8 <__ssvfscanf_r+0x30>
 8005fa2:	1e73      	subs	r3, r6, #1
 8005fa4:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8005fa8:	bf88      	it	hi
 8005faa:	f46f 70ae 	mvnhi.w	r0, #348	; 0x15c
 8005fae:	f04f 0300 	mov.w	r3, #0
 8005fb2:	bf8a      	itet	hi
 8005fb4:	eb06 0a00 	addhi.w	sl, r6, r0
 8005fb8:	f04f 0a00 	movls.w	sl, #0
 8005fbc:	f240 165d 	movwhi	r6, #349	; 0x15d
 8005fc0:	f444 6458 	orr.w	r4, r4, #3456	; 0xd80
 8005fc4:	9307      	str	r3, [sp, #28]
 8005fc6:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8005fca:	682a      	ldr	r2, [r5, #0]
 8005fcc:	7813      	ldrb	r3, [r2, #0]
 8005fce:	2b39      	cmp	r3, #57	; 0x39
 8005fd0:	d82d      	bhi.n	800602e <__ssvfscanf_r+0x676>
 8005fd2:	2b38      	cmp	r3, #56	; 0x38
 8005fd4:	d275      	bcs.n	80060c2 <__ssvfscanf_r+0x70a>
 8005fd6:	2b30      	cmp	r3, #48	; 0x30
 8005fd8:	d045      	beq.n	8006066 <__ssvfscanf_r+0x6ae>
 8005fda:	d86a      	bhi.n	80060b2 <__ssvfscanf_r+0x6fa>
 8005fdc:	2b2b      	cmp	r3, #43	; 0x2b
 8005fde:	d078      	beq.n	80060d2 <__ssvfscanf_r+0x71a>
 8005fe0:	2b2d      	cmp	r3, #45	; 0x2d
 8005fe2:	d076      	beq.n	80060d2 <__ssvfscanf_r+0x71a>
 8005fe4:	05e3      	lsls	r3, r4, #23
 8005fe6:	d50f      	bpl.n	8006008 <__ssvfscanf_r+0x650>
 8005fe8:	ab52      	add	r3, sp, #328	; 0x148
 8005fea:	4599      	cmp	r9, r3
 8005fec:	d908      	bls.n	8006000 <__ssvfscanf_r+0x648>
 8005fee:	f819 1c01 	ldrb.w	r1, [r9, #-1]
 8005ff2:	f109 36ff 	add.w	r6, r9, #4294967295
 8005ff6:	462a      	mov	r2, r5
 8005ff8:	4640      	mov	r0, r8
 8005ffa:	f003 f8b1 	bl	8009160 <_sungetc_r>
 8005ffe:	46b1      	mov	r9, r6
 8006000:	ab52      	add	r3, sp, #328	; 0x148
 8006002:	4599      	cmp	r9, r3
 8006004:	f43f adc0 	beq.w	8005b88 <__ssvfscanf_r+0x1d0>
 8006008:	f014 0210 	ands.w	r2, r4, #16
 800600c:	f040 8088 	bne.w	8006120 <__ssvfscanf_r+0x768>
 8006010:	9b03      	ldr	r3, [sp, #12]
 8006012:	a952      	add	r1, sp, #328	; 0x148
 8006014:	4640      	mov	r0, r8
 8006016:	9e05      	ldr	r6, [sp, #20]
 8006018:	f889 2000 	strb.w	r2, [r9]
 800601c:	47b0      	blx	r6
 800601e:	f014 0f20 	tst.w	r4, #32
 8006022:	f107 0304 	add.w	r3, r7, #4
 8006026:	d060      	beq.n	80060ea <__ssvfscanf_r+0x732>
 8006028:	683a      	ldr	r2, [r7, #0]
 800602a:	6010      	str	r0, [r2, #0]
 800602c:	e061      	b.n	80060f2 <__ssvfscanf_r+0x73a>
 800602e:	2b58      	cmp	r3, #88	; 0x58
 8006030:	d00d      	beq.n	800604e <__ssvfscanf_r+0x696>
 8006032:	d806      	bhi.n	8006042 <__ssvfscanf_r+0x68a>
 8006034:	f1a3 0141 	sub.w	r1, r3, #65	; 0x41
 8006038:	2905      	cmp	r1, #5
 800603a:	d8d3      	bhi.n	8005fe4 <__ssvfscanf_r+0x62c>
 800603c:	9903      	ldr	r1, [sp, #12]
 800603e:	290a      	cmp	r1, #10
 8006040:	e045      	b.n	80060ce <__ssvfscanf_r+0x716>
 8006042:	2b61      	cmp	r3, #97	; 0x61
 8006044:	d3ce      	bcc.n	8005fe4 <__ssvfscanf_r+0x62c>
 8006046:	2b66      	cmp	r3, #102	; 0x66
 8006048:	d9f8      	bls.n	800603c <__ssvfscanf_r+0x684>
 800604a:	2b78      	cmp	r3, #120	; 0x78
 800604c:	d1ca      	bne.n	8005fe4 <__ssvfscanf_r+0x62c>
 800604e:	f404 61c0 	and.w	r1, r4, #1536	; 0x600
 8006052:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8006056:	d1c5      	bne.n	8005fe4 <__ssvfscanf_r+0x62c>
 8006058:	2110      	movs	r1, #16
 800605a:	f424 7400 	bic.w	r4, r4, #512	; 0x200
 800605e:	f444 64a0 	orr.w	r4, r4, #1280	; 0x500
 8006062:	9103      	str	r1, [sp, #12]
 8006064:	e00b      	b.n	800607e <__ssvfscanf_r+0x6c6>
 8006066:	0521      	lsls	r1, r4, #20
 8006068:	d509      	bpl.n	800607e <__ssvfscanf_r+0x6c6>
 800606a:	9903      	ldr	r1, [sp, #12]
 800606c:	b919      	cbnz	r1, 8006076 <__ssvfscanf_r+0x6be>
 800606e:	2108      	movs	r1, #8
 8006070:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 8006074:	9103      	str	r1, [sp, #12]
 8006076:	0560      	lsls	r0, r4, #21
 8006078:	d506      	bpl.n	8006088 <__ssvfscanf_r+0x6d0>
 800607a:	f424 64b0 	bic.w	r4, r4, #1408	; 0x580
 800607e:	f889 3000 	strb.w	r3, [r9]
 8006082:	f109 0901 	add.w	r9, r9, #1
 8006086:	e00a      	b.n	800609e <__ssvfscanf_r+0x6e6>
 8006088:	f424 7460 	bic.w	r4, r4, #896	; 0x380
 800608c:	f1ba 0f00 	cmp.w	sl, #0
 8006090:	d002      	beq.n	8006098 <__ssvfscanf_r+0x6e0>
 8006092:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006096:	3601      	adds	r6, #1
 8006098:	9b07      	ldr	r3, [sp, #28]
 800609a:	3301      	adds	r3, #1
 800609c:	9307      	str	r3, [sp, #28]
 800609e:	686b      	ldr	r3, [r5, #4]
 80060a0:	3b01      	subs	r3, #1
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	606b      	str	r3, [r5, #4]
 80060a6:	dd19      	ble.n	80060dc <__ssvfscanf_r+0x724>
 80060a8:	3201      	adds	r2, #1
 80060aa:	602a      	str	r2, [r5, #0]
 80060ac:	3e01      	subs	r6, #1
 80060ae:	d18c      	bne.n	8005fca <__ssvfscanf_r+0x612>
 80060b0:	e798      	b.n	8005fe4 <__ssvfscanf_r+0x62c>
 80060b2:	9803      	ldr	r0, [sp, #12]
 80060b4:	49ad      	ldr	r1, [pc, #692]	; (800636c <__ssvfscanf_r+0x9b4>)
 80060b6:	f931 1010 	ldrsh.w	r1, [r1, r0, lsl #1]
 80060ba:	9103      	str	r1, [sp, #12]
 80060bc:	f424 6438 	bic.w	r4, r4, #2944	; 0xb80
 80060c0:	e7dd      	b.n	800607e <__ssvfscanf_r+0x6c6>
 80060c2:	9803      	ldr	r0, [sp, #12]
 80060c4:	49a9      	ldr	r1, [pc, #676]	; (800636c <__ssvfscanf_r+0x9b4>)
 80060c6:	f931 1010 	ldrsh.w	r1, [r1, r0, lsl #1]
 80060ca:	9103      	str	r1, [sp, #12]
 80060cc:	2908      	cmp	r1, #8
 80060ce:	dcf5      	bgt.n	80060bc <__ssvfscanf_r+0x704>
 80060d0:	e788      	b.n	8005fe4 <__ssvfscanf_r+0x62c>
 80060d2:	0621      	lsls	r1, r4, #24
 80060d4:	d586      	bpl.n	8005fe4 <__ssvfscanf_r+0x62c>
 80060d6:	f024 0480 	bic.w	r4, r4, #128	; 0x80
 80060da:	e7d0      	b.n	800607e <__ssvfscanf_r+0x6c6>
 80060dc:	4629      	mov	r1, r5
 80060de:	4640      	mov	r0, r8
 80060e0:	f003 f87b 	bl	80091da <__ssrefill_r>
 80060e4:	2800      	cmp	r0, #0
 80060e6:	d0e1      	beq.n	80060ac <__ssvfscanf_r+0x6f4>
 80060e8:	e77c      	b.n	8005fe4 <__ssvfscanf_r+0x62c>
 80060ea:	0766      	lsls	r6, r4, #29
 80060ec:	d503      	bpl.n	80060f6 <__ssvfscanf_r+0x73e>
 80060ee:	683a      	ldr	r2, [r7, #0]
 80060f0:	8010      	strh	r0, [r2, #0]
 80060f2:	461f      	mov	r7, r3
 80060f4:	e011      	b.n	800611a <__ssvfscanf_r+0x762>
 80060f6:	f014 0201 	ands.w	r2, r4, #1
 80060fa:	d195      	bne.n	8006028 <__ssvfscanf_r+0x670>
 80060fc:	07a1      	lsls	r1, r4, #30
 80060fe:	d593      	bpl.n	8006028 <__ssvfscanf_r+0x670>
 8006100:	4b9b      	ldr	r3, [pc, #620]	; (8006370 <__ssvfscanf_r+0x9b8>)
 8006102:	9905      	ldr	r1, [sp, #20]
 8006104:	4640      	mov	r0, r8
 8006106:	4299      	cmp	r1, r3
 8006108:	9b03      	ldr	r3, [sp, #12]
 800610a:	a952      	add	r1, sp, #328	; 0x148
 800610c:	d10f      	bne.n	800612e <__ssvfscanf_r+0x776>
 800610e:	f002 ff9b 	bl	8009048 <_strtoull_r>
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	3704      	adds	r7, #4
 8006116:	e9c3 0100 	strd	r0, r1, [r3]
 800611a:	9b04      	ldr	r3, [sp, #16]
 800611c:	3301      	adds	r3, #1
 800611e:	9304      	str	r3, [sp, #16]
 8006120:	ab52      	add	r3, sp, #328	; 0x148
 8006122:	eba9 0903 	sub.w	r9, r9, r3
 8006126:	9b07      	ldr	r3, [sp, #28]
 8006128:	444b      	add	r3, r9
 800612a:	449b      	add	fp, r3
 800612c:	e45c      	b.n	80059e8 <__ssvfscanf_r+0x30>
 800612e:	f002 fe49 	bl	8008dc4 <_strtoll_r>
 8006132:	e7ee      	b.n	8006112 <__ssvfscanf_r+0x75a>
 8006134:	4640      	mov	r0, r8
 8006136:	f001 f83f 	bl	80071b8 <_localeconv_r>
 800613a:	6803      	ldr	r3, [r0, #0]
 800613c:	f444 64f0 	orr.w	r4, r4, #1920	; 0x780
 8006140:	930c      	str	r3, [sp, #48]	; 0x30
 8006142:	1e73      	subs	r3, r6, #1
 8006144:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8006148:	bf88      	it	hi
 800614a:	f46f 7cae 	mvnhi.w	ip, #348	; 0x15c
 800614e:	f04f 0300 	mov.w	r3, #0
 8006152:	bf8a      	itet	hi
 8006154:	44b4      	addhi	ip, r6
 8006156:	f04f 0c00 	movls.w	ip, #0
 800615a:	f240 165d 	movwhi	r6, #349	; 0x15d
 800615e:	930a      	str	r3, [sp, #40]	; 0x28
 8006160:	9309      	str	r3, [sp, #36]	; 0x24
 8006162:	9307      	str	r3, [sp, #28]
 8006164:	9308      	str	r3, [sp, #32]
 8006166:	f50d 7aa4 	add.w	sl, sp, #328	; 0x148
 800616a:	682a      	ldr	r2, [r5, #0]
 800616c:	7811      	ldrb	r1, [r2, #0]
 800616e:	920b      	str	r2, [sp, #44]	; 0x2c
 8006170:	294e      	cmp	r1, #78	; 0x4e
 8006172:	f000 809f 	beq.w	80062b4 <__ssvfscanf_r+0x8fc>
 8006176:	d83c      	bhi.n	80061f2 <__ssvfscanf_r+0x83a>
 8006178:	2939      	cmp	r1, #57	; 0x39
 800617a:	d80e      	bhi.n	800619a <__ssvfscanf_r+0x7e2>
 800617c:	2931      	cmp	r1, #49	; 0x31
 800617e:	f080 808f 	bcs.w	80062a0 <__ssvfscanf_r+0x8e8>
 8006182:	292d      	cmp	r1, #45	; 0x2d
 8006184:	d003      	beq.n	800618e <__ssvfscanf_r+0x7d6>
 8006186:	2930      	cmp	r1, #48	; 0x30
 8006188:	d06e      	beq.n	8006268 <__ssvfscanf_r+0x8b0>
 800618a:	292b      	cmp	r1, #43	; 0x2b
 800618c:	d10b      	bne.n	80061a6 <__ssvfscanf_r+0x7ee>
 800618e:	0622      	lsls	r2, r4, #24
 8006190:	f140 80ab 	bpl.w	80062ea <__ssvfscanf_r+0x932>
 8006194:	f024 0480 	bic.w	r4, r4, #128	; 0x80
 8006198:	e087      	b.n	80062aa <__ssvfscanf_r+0x8f2>
 800619a:	2945      	cmp	r1, #69	; 0x45
 800619c:	d03c      	beq.n	8006218 <__ssvfscanf_r+0x860>
 800619e:	d810      	bhi.n	80061c2 <__ssvfscanf_r+0x80a>
 80061a0:	2941      	cmp	r1, #65	; 0x41
 80061a2:	f000 80a0 	beq.w	80062e6 <__ssvfscanf_r+0x92e>
 80061a6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80061a8:	f892 e000 	ldrb.w	lr, [r2]
 80061ac:	458e      	cmp	lr, r1
 80061ae:	f040 809c 	bne.w	80062ea <__ssvfscanf_r+0x932>
 80061b2:	05a0      	lsls	r0, r4, #22
 80061b4:	f140 8099 	bpl.w	80062ea <__ssvfscanf_r+0x932>
 80061b8:	9a07      	ldr	r2, [sp, #28]
 80061ba:	f424 7420 	bic.w	r4, r4, #640	; 0x280
 80061be:	9208      	str	r2, [sp, #32]
 80061c0:	e073      	b.n	80062aa <__ssvfscanf_r+0x8f2>
 80061c2:	2946      	cmp	r1, #70	; 0x46
 80061c4:	f000 80a9 	beq.w	800631a <__ssvfscanf_r+0x962>
 80061c8:	2949      	cmp	r1, #73	; 0x49
 80061ca:	d1ec      	bne.n	80061a6 <__ssvfscanf_r+0x7ee>
 80061cc:	f1b9 0f00 	cmp.w	r9, #0
 80061d0:	f040 809d 	bne.w	800630e <__ssvfscanf_r+0x956>
 80061d4:	9807      	ldr	r0, [sp, #28]
 80061d6:	2800      	cmp	r0, #0
 80061d8:	f040 8089 	bne.w	80062ee <__ssvfscanf_r+0x936>
 80061dc:	f404 6ee0 	and.w	lr, r4, #1792	; 0x700
 80061e0:	f5be 6fe0 	cmp.w	lr, #1792	; 0x700
 80061e4:	f040 8085 	bne.w	80062f2 <__ssvfscanf_r+0x93a>
 80061e8:	f424 64f0 	bic.w	r4, r4, #1920	; 0x780
 80061ec:	f04f 0901 	mov.w	r9, #1
 80061f0:	e05b      	b.n	80062aa <__ssvfscanf_r+0x8f2>
 80061f2:	2966      	cmp	r1, #102	; 0x66
 80061f4:	f000 8091 	beq.w	800631a <__ssvfscanf_r+0x962>
 80061f8:	d827      	bhi.n	800624a <__ssvfscanf_r+0x892>
 80061fa:	2959      	cmp	r1, #89	; 0x59
 80061fc:	d02e      	beq.n	800625c <__ssvfscanf_r+0x8a4>
 80061fe:	d807      	bhi.n	8006210 <__ssvfscanf_r+0x858>
 8006200:	2954      	cmp	r1, #84	; 0x54
 8006202:	d1d0      	bne.n	80061a6 <__ssvfscanf_r+0x7ee>
 8006204:	f1b9 0f06 	cmp.w	r9, #6
 8006208:	d16f      	bne.n	80062ea <__ssvfscanf_r+0x932>
 800620a:	f04f 0907 	mov.w	r9, #7
 800620e:	e04c      	b.n	80062aa <__ssvfscanf_r+0x8f2>
 8006210:	2961      	cmp	r1, #97	; 0x61
 8006212:	d068      	beq.n	80062e6 <__ssvfscanf_r+0x92e>
 8006214:	2965      	cmp	r1, #101	; 0x65
 8006216:	d1c6      	bne.n	80061a6 <__ssvfscanf_r+0x7ee>
 8006218:	f404 6ea0 	and.w	lr, r4, #1280	; 0x500
 800621c:	f5be 6f80 	cmp.w	lr, #1024	; 0x400
 8006220:	d004      	beq.n	800622c <__ssvfscanf_r+0x874>
 8006222:	0560      	lsls	r0, r4, #21
 8006224:	d561      	bpl.n	80062ea <__ssvfscanf_r+0x932>
 8006226:	9807      	ldr	r0, [sp, #28]
 8006228:	2800      	cmp	r0, #0
 800622a:	d062      	beq.n	80062f2 <__ssvfscanf_r+0x93a>
 800622c:	05a2      	lsls	r2, r4, #22
 800622e:	d405      	bmi.n	800623c <__ssvfscanf_r+0x884>
 8006230:	9807      	ldr	r0, [sp, #28]
 8006232:	9a08      	ldr	r2, [sp, #32]
 8006234:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 8006238:	1a80      	subs	r0, r0, r2
 800623a:	9009      	str	r0, [sp, #36]	; 0x24
 800623c:	2200      	movs	r2, #0
 800623e:	f424 64f0 	bic.w	r4, r4, #1920	; 0x780
 8006242:	f444 74c0 	orr.w	r4, r4, #384	; 0x180
 8006246:	9207      	str	r2, [sp, #28]
 8006248:	e02f      	b.n	80062aa <__ssvfscanf_r+0x8f2>
 800624a:	296e      	cmp	r1, #110	; 0x6e
 800624c:	d032      	beq.n	80062b4 <__ssvfscanf_r+0x8fc>
 800624e:	d801      	bhi.n	8006254 <__ssvfscanf_r+0x89c>
 8006250:	2969      	cmp	r1, #105	; 0x69
 8006252:	e7ba      	b.n	80061ca <__ssvfscanf_r+0x812>
 8006254:	2974      	cmp	r1, #116	; 0x74
 8006256:	d0d5      	beq.n	8006204 <__ssvfscanf_r+0x84c>
 8006258:	2979      	cmp	r1, #121	; 0x79
 800625a:	d1a4      	bne.n	80061a6 <__ssvfscanf_r+0x7ee>
 800625c:	f1b9 0f07 	cmp.w	r9, #7
 8006260:	d143      	bne.n	80062ea <__ssvfscanf_r+0x932>
 8006262:	f04f 0908 	mov.w	r9, #8
 8006266:	e020      	b.n	80062aa <__ssvfscanf_r+0x8f2>
 8006268:	05e0      	lsls	r0, r4, #23
 800626a:	d519      	bpl.n	80062a0 <__ssvfscanf_r+0x8e8>
 800626c:	9907      	ldr	r1, [sp, #28]
 800626e:	f024 0480 	bic.w	r4, r4, #128	; 0x80
 8006272:	3101      	adds	r1, #1
 8006274:	9107      	str	r1, [sp, #28]
 8006276:	f1bc 0f00 	cmp.w	ip, #0
 800627a:	d002      	beq.n	8006282 <__ssvfscanf_r+0x8ca>
 800627c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006280:	3601      	adds	r6, #1
 8006282:	6869      	ldr	r1, [r5, #4]
 8006284:	3e01      	subs	r6, #1
 8006286:	3901      	subs	r1, #1
 8006288:	2900      	cmp	r1, #0
 800628a:	f10b 0b01 	add.w	fp, fp, #1
 800628e:	6069      	str	r1, [r5, #4]
 8006290:	dd4d      	ble.n	800632e <__ssvfscanf_r+0x976>
 8006292:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006294:	3001      	adds	r0, #1
 8006296:	6028      	str	r0, [r5, #0]
 8006298:	2e00      	cmp	r6, #0
 800629a:	f47f af66 	bne.w	800616a <__ssvfscanf_r+0x7b2>
 800629e:	e024      	b.n	80062ea <__ssvfscanf_r+0x932>
 80062a0:	eb13 0f09 	cmn.w	r3, r9
 80062a4:	d121      	bne.n	80062ea <__ssvfscanf_r+0x932>
 80062a6:	f424 74c0 	bic.w	r4, r4, #384	; 0x180
 80062aa:	f88a 1000 	strb.w	r1, [sl]
 80062ae:	f10a 0a01 	add.w	sl, sl, #1
 80062b2:	e7e6      	b.n	8006282 <__ssvfscanf_r+0x8ca>
 80062b4:	b953      	cbnz	r3, 80062cc <__ssvfscanf_r+0x914>
 80062b6:	9807      	ldr	r0, [sp, #28]
 80062b8:	b950      	cbnz	r0, 80062d0 <__ssvfscanf_r+0x918>
 80062ba:	f404 6ee0 	and.w	lr, r4, #1792	; 0x700
 80062be:	f5be 6fe0 	cmp.w	lr, #1792	; 0x700
 80062c2:	d105      	bne.n	80062d0 <__ssvfscanf_r+0x918>
 80062c4:	f424 64f0 	bic.w	r4, r4, #1920	; 0x780
 80062c8:	2301      	movs	r3, #1
 80062ca:	e7ee      	b.n	80062aa <__ssvfscanf_r+0x8f2>
 80062cc:	2b02      	cmp	r3, #2
 80062ce:	d02a      	beq.n	8006326 <__ssvfscanf_r+0x96e>
 80062d0:	f1b9 0f01 	cmp.w	r9, #1
 80062d4:	d002      	beq.n	80062dc <__ssvfscanf_r+0x924>
 80062d6:	f1b9 0f04 	cmp.w	r9, #4
 80062da:	d106      	bne.n	80062ea <__ssvfscanf_r+0x932>
 80062dc:	f109 0901 	add.w	r9, r9, #1
 80062e0:	fa5f f989 	uxtb.w	r9, r9
 80062e4:	e7e1      	b.n	80062aa <__ssvfscanf_r+0x8f2>
 80062e6:	2b01      	cmp	r3, #1
 80062e8:	d01f      	beq.n	800632a <__ssvfscanf_r+0x972>
 80062ea:	9a07      	ldr	r2, [sp, #28]
 80062ec:	b10a      	cbz	r2, 80062f2 <__ssvfscanf_r+0x93a>
 80062ee:	f424 7480 	bic.w	r4, r4, #256	; 0x100
 80062f2:	3b01      	subs	r3, #1
 80062f4:	2b01      	cmp	r3, #1
 80062f6:	d827      	bhi.n	8006348 <__ssvfscanf_r+0x990>
 80062f8:	ac52      	add	r4, sp, #328	; 0x148
 80062fa:	45a2      	cmp	sl, r4
 80062fc:	f67f ac44 	bls.w	8005b88 <__ssvfscanf_r+0x1d0>
 8006300:	462a      	mov	r2, r5
 8006302:	f81a 1d01 	ldrb.w	r1, [sl, #-1]!
 8006306:	4640      	mov	r0, r8
 8006308:	f002 ff2a 	bl	8009160 <_sungetc_r>
 800630c:	e7f5      	b.n	80062fa <__ssvfscanf_r+0x942>
 800630e:	f1b9 0f03 	cmp.w	r9, #3
 8006312:	d0e3      	beq.n	80062dc <__ssvfscanf_r+0x924>
 8006314:	f1b9 0f05 	cmp.w	r9, #5
 8006318:	e7df      	b.n	80062da <__ssvfscanf_r+0x922>
 800631a:	f1b9 0f02 	cmp.w	r9, #2
 800631e:	d1e4      	bne.n	80062ea <__ssvfscanf_r+0x932>
 8006320:	f04f 0903 	mov.w	r9, #3
 8006324:	e7c1      	b.n	80062aa <__ssvfscanf_r+0x8f2>
 8006326:	2303      	movs	r3, #3
 8006328:	e7bf      	b.n	80062aa <__ssvfscanf_r+0x8f2>
 800632a:	2302      	movs	r3, #2
 800632c:	e7bd      	b.n	80062aa <__ssvfscanf_r+0x8f2>
 800632e:	4629      	mov	r1, r5
 8006330:	4640      	mov	r0, r8
 8006332:	930d      	str	r3, [sp, #52]	; 0x34
 8006334:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
 8006338:	f002 ff4f 	bl	80091da <__ssrefill_r>
 800633c:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
 8006340:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006342:	2800      	cmp	r0, #0
 8006344:	d0a8      	beq.n	8006298 <__ssvfscanf_r+0x8e0>
 8006346:	e7d0      	b.n	80062ea <__ssvfscanf_r+0x932>
 8006348:	f109 33ff 	add.w	r3, r9, #4294967295
 800634c:	2b06      	cmp	r3, #6
 800634e:	d81b      	bhi.n	8006388 <__ssvfscanf_r+0x9d0>
 8006350:	f1b9 0f02 	cmp.w	r9, #2
 8006354:	d80e      	bhi.n	8006374 <__ssvfscanf_r+0x9bc>
 8006356:	ac52      	add	r4, sp, #328	; 0x148
 8006358:	45a2      	cmp	sl, r4
 800635a:	f67f ac15 	bls.w	8005b88 <__ssvfscanf_r+0x1d0>
 800635e:	462a      	mov	r2, r5
 8006360:	f81a 1d01 	ldrb.w	r1, [sl, #-1]!
 8006364:	4640      	mov	r0, r8
 8006366:	f002 fefb 	bl	8009160 <_sungetc_r>
 800636a:	e7f5      	b.n	8006358 <__ssvfscanf_r+0x9a0>
 800636c:	0800a7b6 	.word	0x0800a7b6
 8006370:	08008ee5 	.word	0x08008ee5
 8006374:	f1a9 0903 	sub.w	r9, r9, #3
 8006378:	fa5f f989 	uxtb.w	r9, r9
 800637c:	ebaa 0609 	sub.w	r6, sl, r9
 8006380:	45b2      	cmp	sl, r6
 8006382:	d110      	bne.n	80063a6 <__ssvfscanf_r+0x9ee>
 8006384:	ebab 0b09 	sub.w	fp, fp, r9
 8006388:	05e2      	lsls	r2, r4, #23
 800638a:	d52d      	bpl.n	80063e8 <__ssvfscanf_r+0xa30>
 800638c:	0563      	lsls	r3, r4, #21
 800638e:	d511      	bpl.n	80063b4 <__ssvfscanf_r+0x9fc>
 8006390:	ac52      	add	r4, sp, #328	; 0x148
 8006392:	45a2      	cmp	sl, r4
 8006394:	f67f abf8 	bls.w	8005b88 <__ssvfscanf_r+0x1d0>
 8006398:	462a      	mov	r2, r5
 800639a:	f81a 1d01 	ldrb.w	r1, [sl, #-1]!
 800639e:	4640      	mov	r0, r8
 80063a0:	f002 fede 	bl	8009160 <_sungetc_r>
 80063a4:	e7f5      	b.n	8006392 <__ssvfscanf_r+0x9da>
 80063a6:	462a      	mov	r2, r5
 80063a8:	f81a 1d01 	ldrb.w	r1, [sl, #-1]!
 80063ac:	4640      	mov	r0, r8
 80063ae:	f002 fed7 	bl	8009160 <_sungetc_r>
 80063b2:	e7e5      	b.n	8006380 <__ssvfscanf_r+0x9c8>
 80063b4:	f81a 1c01 	ldrb.w	r1, [sl, #-1]
 80063b8:	f10a 36ff 	add.w	r6, sl, #4294967295
 80063bc:	2965      	cmp	r1, #101	; 0x65
 80063be:	f10b 39ff 	add.w	r9, fp, #4294967295
 80063c2:	d00b      	beq.n	80063dc <__ssvfscanf_r+0xa24>
 80063c4:	2945      	cmp	r1, #69	; 0x45
 80063c6:	d009      	beq.n	80063dc <__ssvfscanf_r+0xa24>
 80063c8:	462a      	mov	r2, r5
 80063ca:	4640      	mov	r0, r8
 80063cc:	f002 fec8 	bl	8009160 <_sungetc_r>
 80063d0:	f81a 1c02 	ldrb.w	r1, [sl, #-2]
 80063d4:	f1aa 0602 	sub.w	r6, sl, #2
 80063d8:	f1ab 0902 	sub.w	r9, fp, #2
 80063dc:	462a      	mov	r2, r5
 80063de:	4640      	mov	r0, r8
 80063e0:	f002 febe 	bl	8009160 <_sungetc_r>
 80063e4:	46cb      	mov	fp, r9
 80063e6:	46b2      	mov	sl, r6
 80063e8:	f014 0210 	ands.w	r2, r4, #16
 80063ec:	f47f aafc 	bne.w	80059e8 <__ssvfscanf_r+0x30>
 80063f0:	f404 63c0 	and.w	r3, r4, #1536	; 0x600
 80063f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063f8:	f88a 2000 	strb.w	r2, [sl]
 80063fc:	d119      	bne.n	8006432 <__ssvfscanf_r+0xa7a>
 80063fe:	9a08      	ldr	r2, [sp, #32]
 8006400:	9b07      	ldr	r3, [sp, #28]
 8006402:	1a9b      	subs	r3, r3, r2
 8006404:	425a      	negs	r2, r3
 8006406:	bb0b      	cbnz	r3, 800644c <__ssvfscanf_r+0xa94>
 8006408:	2200      	movs	r2, #0
 800640a:	a952      	add	r1, sp, #328	; 0x148
 800640c:	4640      	mov	r0, r8
 800640e:	f002 fb93 	bl	8008b38 <_strtod_r>
 8006412:	f014 0f01 	tst.w	r4, #1
 8006416:	4681      	mov	r9, r0
 8006418:	468a      	mov	sl, r1
 800641a:	f107 0604 	add.w	r6, r7, #4
 800641e:	d020      	beq.n	8006462 <__ssvfscanf_r+0xaaa>
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	e883 0600 	stmia.w	r3, {r9, sl}
 8006426:	9b04      	ldr	r3, [sp, #16]
 8006428:	4637      	mov	r7, r6
 800642a:	3301      	adds	r3, #1
 800642c:	9304      	str	r3, [sp, #16]
 800642e:	f7ff badb 	b.w	80059e8 <__ssvfscanf_r+0x30>
 8006432:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006434:	2b00      	cmp	r3, #0
 8006436:	d0e7      	beq.n	8006408 <__ssvfscanf_r+0xa50>
 8006438:	990a      	ldr	r1, [sp, #40]	; 0x28
 800643a:	230a      	movs	r3, #10
 800643c:	3101      	adds	r1, #1
 800643e:	4640      	mov	r0, r8
 8006440:	f002 fc0a 	bl	8008c58 <_strtol_r>
 8006444:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006446:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800644a:	1ac2      	subs	r2, r0, r3
 800644c:	f20d 239b 	addw	r3, sp, #667	; 0x29b
 8006450:	459a      	cmp	sl, r3
 8006452:	bf28      	it	cs
 8006454:	f20d 2a9a 	addwcs	sl, sp, #666	; 0x29a
 8006458:	490d      	ldr	r1, [pc, #52]	; (8006490 <__ssvfscanf_r+0xad8>)
 800645a:	4650      	mov	r0, sl
 800645c:	f7fb fd4f 	bl	8001efe <siprintf>
 8006460:	e7d2      	b.n	8006408 <__ssvfscanf_r+0xa50>
 8006462:	f014 0402 	ands.w	r4, r4, #2
 8006466:	d1db      	bne.n	8006420 <__ssvfscanf_r+0xa68>
 8006468:	4602      	mov	r2, r0
 800646a:	460b      	mov	r3, r1
 800646c:	683f      	ldr	r7, [r7, #0]
 800646e:	f7fa fad3 	bl	8000a18 <__aeabi_dcmpun>
 8006472:	b120      	cbz	r0, 800647e <__ssvfscanf_r+0xac6>
 8006474:	4620      	mov	r0, r4
 8006476:	f001 fd41 	bl	8007efc <nanf>
 800647a:	6038      	str	r0, [r7, #0]
 800647c:	e7d3      	b.n	8006426 <__ssvfscanf_r+0xa6e>
 800647e:	4648      	mov	r0, r9
 8006480:	4651      	mov	r1, sl
 8006482:	f7fa fb27 	bl	8000ad4 <__aeabi_d2f>
 8006486:	e7f8      	b.n	800647a <__ssvfscanf_r+0xac2>
 8006488:	f04f 33ff 	mov.w	r3, #4294967295
 800648c:	f7ff bb92 	b.w	8005bb4 <__ssvfscanf_r+0x1fc>
 8006490:	0800a7b0 	.word	0x0800a7b0

08006494 <quorem>:
 8006494:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006498:	6903      	ldr	r3, [r0, #16]
 800649a:	690c      	ldr	r4, [r1, #16]
 800649c:	4680      	mov	r8, r0
 800649e:	429c      	cmp	r4, r3
 80064a0:	f300 8082 	bgt.w	80065a8 <quorem+0x114>
 80064a4:	3c01      	subs	r4, #1
 80064a6:	f101 0714 	add.w	r7, r1, #20
 80064aa:	f100 0614 	add.w	r6, r0, #20
 80064ae:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80064b2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80064b6:	3501      	adds	r5, #1
 80064b8:	fbb0 f5f5 	udiv	r5, r0, r5
 80064bc:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 80064c0:	eb06 030e 	add.w	r3, r6, lr
 80064c4:	eb07 090e 	add.w	r9, r7, lr
 80064c8:	9301      	str	r3, [sp, #4]
 80064ca:	b38d      	cbz	r5, 8006530 <quorem+0x9c>
 80064cc:	f04f 0a00 	mov.w	sl, #0
 80064d0:	4638      	mov	r0, r7
 80064d2:	46b4      	mov	ip, r6
 80064d4:	46d3      	mov	fp, sl
 80064d6:	f850 2b04 	ldr.w	r2, [r0], #4
 80064da:	b293      	uxth	r3, r2
 80064dc:	fb05 a303 	mla	r3, r5, r3, sl
 80064e0:	0c12      	lsrs	r2, r2, #16
 80064e2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80064e6:	fb05 a202 	mla	r2, r5, r2, sl
 80064ea:	b29b      	uxth	r3, r3
 80064ec:	ebab 0303 	sub.w	r3, fp, r3
 80064f0:	f8bc b000 	ldrh.w	fp, [ip]
 80064f4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80064f8:	445b      	add	r3, fp
 80064fa:	fa1f fb82 	uxth.w	fp, r2
 80064fe:	f8dc 2000 	ldr.w	r2, [ip]
 8006502:	4581      	cmp	r9, r0
 8006504:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006508:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800650c:	b29b      	uxth	r3, r3
 800650e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006512:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006516:	f84c 3b04 	str.w	r3, [ip], #4
 800651a:	d2dc      	bcs.n	80064d6 <quorem+0x42>
 800651c:	f856 300e 	ldr.w	r3, [r6, lr]
 8006520:	b933      	cbnz	r3, 8006530 <quorem+0x9c>
 8006522:	9b01      	ldr	r3, [sp, #4]
 8006524:	3b04      	subs	r3, #4
 8006526:	429e      	cmp	r6, r3
 8006528:	461a      	mov	r2, r3
 800652a:	d331      	bcc.n	8006590 <quorem+0xfc>
 800652c:	f8c8 4010 	str.w	r4, [r8, #16]
 8006530:	4640      	mov	r0, r8
 8006532:	f001 fb02 	bl	8007b3a <__mcmp>
 8006536:	2800      	cmp	r0, #0
 8006538:	db26      	blt.n	8006588 <quorem+0xf4>
 800653a:	4630      	mov	r0, r6
 800653c:	f04f 0e00 	mov.w	lr, #0
 8006540:	3501      	adds	r5, #1
 8006542:	f857 1b04 	ldr.w	r1, [r7], #4
 8006546:	f8d0 c000 	ldr.w	ip, [r0]
 800654a:	b28b      	uxth	r3, r1
 800654c:	ebae 0303 	sub.w	r3, lr, r3
 8006550:	fa1f f28c 	uxth.w	r2, ip
 8006554:	4413      	add	r3, r2
 8006556:	0c0a      	lsrs	r2, r1, #16
 8006558:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800655c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006560:	b29b      	uxth	r3, r3
 8006562:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006566:	45b9      	cmp	r9, r7
 8006568:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800656c:	f840 3b04 	str.w	r3, [r0], #4
 8006570:	d2e7      	bcs.n	8006542 <quorem+0xae>
 8006572:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8006576:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800657a:	b92a      	cbnz	r2, 8006588 <quorem+0xf4>
 800657c:	3b04      	subs	r3, #4
 800657e:	429e      	cmp	r6, r3
 8006580:	461a      	mov	r2, r3
 8006582:	d30b      	bcc.n	800659c <quorem+0x108>
 8006584:	f8c8 4010 	str.w	r4, [r8, #16]
 8006588:	4628      	mov	r0, r5
 800658a:	b003      	add	sp, #12
 800658c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006590:	6812      	ldr	r2, [r2, #0]
 8006592:	3b04      	subs	r3, #4
 8006594:	2a00      	cmp	r2, #0
 8006596:	d1c9      	bne.n	800652c <quorem+0x98>
 8006598:	3c01      	subs	r4, #1
 800659a:	e7c4      	b.n	8006526 <quorem+0x92>
 800659c:	6812      	ldr	r2, [r2, #0]
 800659e:	3b04      	subs	r3, #4
 80065a0:	2a00      	cmp	r2, #0
 80065a2:	d1ef      	bne.n	8006584 <quorem+0xf0>
 80065a4:	3c01      	subs	r4, #1
 80065a6:	e7ea      	b.n	800657e <quorem+0xea>
 80065a8:	2000      	movs	r0, #0
 80065aa:	e7ee      	b.n	800658a <quorem+0xf6>
 80065ac:	0000      	movs	r0, r0
	...

080065b0 <_dtoa_r>:
 80065b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065b4:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80065b6:	b095      	sub	sp, #84	; 0x54
 80065b8:	4604      	mov	r4, r0
 80065ba:	9d21      	ldr	r5, [sp, #132]	; 0x84
 80065bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80065c0:	b93e      	cbnz	r6, 80065d2 <_dtoa_r+0x22>
 80065c2:	2010      	movs	r0, #16
 80065c4:	f000 fe06 	bl	80071d4 <malloc>
 80065c8:	6260      	str	r0, [r4, #36]	; 0x24
 80065ca:	6046      	str	r6, [r0, #4]
 80065cc:	6086      	str	r6, [r0, #8]
 80065ce:	6006      	str	r6, [r0, #0]
 80065d0:	60c6      	str	r6, [r0, #12]
 80065d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80065d4:	6819      	ldr	r1, [r3, #0]
 80065d6:	b151      	cbz	r1, 80065ee <_dtoa_r+0x3e>
 80065d8:	685a      	ldr	r2, [r3, #4]
 80065da:	2301      	movs	r3, #1
 80065dc:	4093      	lsls	r3, r2
 80065de:	604a      	str	r2, [r1, #4]
 80065e0:	608b      	str	r3, [r1, #8]
 80065e2:	4620      	mov	r0, r4
 80065e4:	f001 f896 	bl	8007714 <_Bfree>
 80065e8:	2200      	movs	r2, #0
 80065ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80065ec:	601a      	str	r2, [r3, #0]
 80065ee:	9b03      	ldr	r3, [sp, #12]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	bfb7      	itett	lt
 80065f4:	2301      	movlt	r3, #1
 80065f6:	2300      	movge	r3, #0
 80065f8:	602b      	strlt	r3, [r5, #0]
 80065fa:	9b03      	ldrlt	r3, [sp, #12]
 80065fc:	bfae      	itee	ge
 80065fe:	602b      	strge	r3, [r5, #0]
 8006600:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006604:	9303      	strlt	r3, [sp, #12]
 8006606:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800660a:	4bab      	ldr	r3, [pc, #684]	; (80068b8 <_dtoa_r+0x308>)
 800660c:	ea33 0309 	bics.w	r3, r3, r9
 8006610:	d11b      	bne.n	800664a <_dtoa_r+0x9a>
 8006612:	f242 730f 	movw	r3, #9999	; 0x270f
 8006616:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006618:	6013      	str	r3, [r2, #0]
 800661a:	9b02      	ldr	r3, [sp, #8]
 800661c:	b923      	cbnz	r3, 8006628 <_dtoa_r+0x78>
 800661e:	f3c9 0013 	ubfx	r0, r9, #0, #20
 8006622:	2800      	cmp	r0, #0
 8006624:	f000 8583 	beq.w	800712e <_dtoa_r+0xb7e>
 8006628:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800662a:	b953      	cbnz	r3, 8006642 <_dtoa_r+0x92>
 800662c:	4ba3      	ldr	r3, [pc, #652]	; (80068bc <_dtoa_r+0x30c>)
 800662e:	e021      	b.n	8006674 <_dtoa_r+0xc4>
 8006630:	4ba3      	ldr	r3, [pc, #652]	; (80068c0 <_dtoa_r+0x310>)
 8006632:	9306      	str	r3, [sp, #24]
 8006634:	3308      	adds	r3, #8
 8006636:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006638:	6013      	str	r3, [r2, #0]
 800663a:	9806      	ldr	r0, [sp, #24]
 800663c:	b015      	add	sp, #84	; 0x54
 800663e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006642:	4b9e      	ldr	r3, [pc, #632]	; (80068bc <_dtoa_r+0x30c>)
 8006644:	9306      	str	r3, [sp, #24]
 8006646:	3303      	adds	r3, #3
 8006648:	e7f5      	b.n	8006636 <_dtoa_r+0x86>
 800664a:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800664e:	2200      	movs	r2, #0
 8006650:	2300      	movs	r3, #0
 8006652:	4630      	mov	r0, r6
 8006654:	4639      	mov	r1, r7
 8006656:	f7fa f9ad 	bl	80009b4 <__aeabi_dcmpeq>
 800665a:	4680      	mov	r8, r0
 800665c:	b160      	cbz	r0, 8006678 <_dtoa_r+0xc8>
 800665e:	2301      	movs	r3, #1
 8006660:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006662:	6013      	str	r3, [r2, #0]
 8006664:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006666:	2b00      	cmp	r3, #0
 8006668:	f000 855e 	beq.w	8007128 <_dtoa_r+0xb78>
 800666c:	4b95      	ldr	r3, [pc, #596]	; (80068c4 <_dtoa_r+0x314>)
 800666e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006670:	6013      	str	r3, [r2, #0]
 8006672:	3b01      	subs	r3, #1
 8006674:	9306      	str	r3, [sp, #24]
 8006676:	e7e0      	b.n	800663a <_dtoa_r+0x8a>
 8006678:	ab12      	add	r3, sp, #72	; 0x48
 800667a:	9301      	str	r3, [sp, #4]
 800667c:	ab13      	add	r3, sp, #76	; 0x4c
 800667e:	9300      	str	r3, [sp, #0]
 8006680:	4632      	mov	r2, r6
 8006682:	463b      	mov	r3, r7
 8006684:	4620      	mov	r0, r4
 8006686:	f001 fb47 	bl	8007d18 <__d2b>
 800668a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800668e:	4682      	mov	sl, r0
 8006690:	2d00      	cmp	r5, #0
 8006692:	d07d      	beq.n	8006790 <_dtoa_r+0x1e0>
 8006694:	4630      	mov	r0, r6
 8006696:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800669a:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800669e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80066a2:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80066a6:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80066aa:	2200      	movs	r2, #0
 80066ac:	4b86      	ldr	r3, [pc, #536]	; (80068c8 <_dtoa_r+0x318>)
 80066ae:	f7f9 fd65 	bl	800017c <__aeabi_dsub>
 80066b2:	a37b      	add	r3, pc, #492	; (adr r3, 80068a0 <_dtoa_r+0x2f0>)
 80066b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066b8:	f7f9 ff14 	bl	80004e4 <__aeabi_dmul>
 80066bc:	a37a      	add	r3, pc, #488	; (adr r3, 80068a8 <_dtoa_r+0x2f8>)
 80066be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066c2:	f7f9 fd5d 	bl	8000180 <__adddf3>
 80066c6:	4606      	mov	r6, r0
 80066c8:	4628      	mov	r0, r5
 80066ca:	460f      	mov	r7, r1
 80066cc:	f7f9 fea4 	bl	8000418 <__aeabi_i2d>
 80066d0:	a377      	add	r3, pc, #476	; (adr r3, 80068b0 <_dtoa_r+0x300>)
 80066d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066d6:	f7f9 ff05 	bl	80004e4 <__aeabi_dmul>
 80066da:	4602      	mov	r2, r0
 80066dc:	460b      	mov	r3, r1
 80066de:	4630      	mov	r0, r6
 80066e0:	4639      	mov	r1, r7
 80066e2:	f7f9 fd4d 	bl	8000180 <__adddf3>
 80066e6:	4606      	mov	r6, r0
 80066e8:	460f      	mov	r7, r1
 80066ea:	f7fa f9ab 	bl	8000a44 <__aeabi_d2iz>
 80066ee:	2200      	movs	r2, #0
 80066f0:	4683      	mov	fp, r0
 80066f2:	2300      	movs	r3, #0
 80066f4:	4630      	mov	r0, r6
 80066f6:	4639      	mov	r1, r7
 80066f8:	f7fa f966 	bl	80009c8 <__aeabi_dcmplt>
 80066fc:	b158      	cbz	r0, 8006716 <_dtoa_r+0x166>
 80066fe:	4658      	mov	r0, fp
 8006700:	f7f9 fe8a 	bl	8000418 <__aeabi_i2d>
 8006704:	4602      	mov	r2, r0
 8006706:	460b      	mov	r3, r1
 8006708:	4630      	mov	r0, r6
 800670a:	4639      	mov	r1, r7
 800670c:	f7fa f952 	bl	80009b4 <__aeabi_dcmpeq>
 8006710:	b908      	cbnz	r0, 8006716 <_dtoa_r+0x166>
 8006712:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006716:	f1bb 0f16 	cmp.w	fp, #22
 800671a:	d858      	bhi.n	80067ce <_dtoa_r+0x21e>
 800671c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006720:	496a      	ldr	r1, [pc, #424]	; (80068cc <_dtoa_r+0x31c>)
 8006722:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8006726:	e9d1 0100 	ldrd	r0, r1, [r1]
 800672a:	f7fa f96b 	bl	8000a04 <__aeabi_dcmpgt>
 800672e:	2800      	cmp	r0, #0
 8006730:	d04f      	beq.n	80067d2 <_dtoa_r+0x222>
 8006732:	2300      	movs	r3, #0
 8006734:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006738:	930d      	str	r3, [sp, #52]	; 0x34
 800673a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800673c:	1b5d      	subs	r5, r3, r5
 800673e:	1e6b      	subs	r3, r5, #1
 8006740:	9307      	str	r3, [sp, #28]
 8006742:	bf43      	ittte	mi
 8006744:	2300      	movmi	r3, #0
 8006746:	f1c5 0801 	rsbmi	r8, r5, #1
 800674a:	9307      	strmi	r3, [sp, #28]
 800674c:	f04f 0800 	movpl.w	r8, #0
 8006750:	f1bb 0f00 	cmp.w	fp, #0
 8006754:	db3f      	blt.n	80067d6 <_dtoa_r+0x226>
 8006756:	9b07      	ldr	r3, [sp, #28]
 8006758:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 800675c:	445b      	add	r3, fp
 800675e:	9307      	str	r3, [sp, #28]
 8006760:	2300      	movs	r3, #0
 8006762:	9308      	str	r3, [sp, #32]
 8006764:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006766:	2b09      	cmp	r3, #9
 8006768:	f200 80b4 	bhi.w	80068d4 <_dtoa_r+0x324>
 800676c:	2b05      	cmp	r3, #5
 800676e:	bfc4      	itt	gt
 8006770:	3b04      	subgt	r3, #4
 8006772:	931e      	strgt	r3, [sp, #120]	; 0x78
 8006774:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006776:	bfc8      	it	gt
 8006778:	2600      	movgt	r6, #0
 800677a:	f1a3 0302 	sub.w	r3, r3, #2
 800677e:	bfd8      	it	le
 8006780:	2601      	movle	r6, #1
 8006782:	2b03      	cmp	r3, #3
 8006784:	f200 80b2 	bhi.w	80068ec <_dtoa_r+0x33c>
 8006788:	e8df f003 	tbb	[pc, r3]
 800678c:	782d8684 	.word	0x782d8684
 8006790:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006792:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8006794:	441d      	add	r5, r3
 8006796:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800679a:	2b20      	cmp	r3, #32
 800679c:	dd11      	ble.n	80067c2 <_dtoa_r+0x212>
 800679e:	9a02      	ldr	r2, [sp, #8]
 80067a0:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80067a4:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80067a8:	fa22 f000 	lsr.w	r0, r2, r0
 80067ac:	fa09 f303 	lsl.w	r3, r9, r3
 80067b0:	4318      	orrs	r0, r3
 80067b2:	f7f9 fe21 	bl	80003f8 <__aeabi_ui2d>
 80067b6:	2301      	movs	r3, #1
 80067b8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80067bc:	3d01      	subs	r5, #1
 80067be:	9310      	str	r3, [sp, #64]	; 0x40
 80067c0:	e773      	b.n	80066aa <_dtoa_r+0xfa>
 80067c2:	f1c3 0020 	rsb	r0, r3, #32
 80067c6:	9b02      	ldr	r3, [sp, #8]
 80067c8:	fa03 f000 	lsl.w	r0, r3, r0
 80067cc:	e7f1      	b.n	80067b2 <_dtoa_r+0x202>
 80067ce:	2301      	movs	r3, #1
 80067d0:	e7b2      	b.n	8006738 <_dtoa_r+0x188>
 80067d2:	900d      	str	r0, [sp, #52]	; 0x34
 80067d4:	e7b1      	b.n	800673a <_dtoa_r+0x18a>
 80067d6:	f1cb 0300 	rsb	r3, fp, #0
 80067da:	9308      	str	r3, [sp, #32]
 80067dc:	2300      	movs	r3, #0
 80067de:	eba8 080b 	sub.w	r8, r8, fp
 80067e2:	930c      	str	r3, [sp, #48]	; 0x30
 80067e4:	e7be      	b.n	8006764 <_dtoa_r+0x1b4>
 80067e6:	2301      	movs	r3, #1
 80067e8:	9309      	str	r3, [sp, #36]	; 0x24
 80067ea:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	f340 8080 	ble.w	80068f2 <_dtoa_r+0x342>
 80067f2:	4699      	mov	r9, r3
 80067f4:	9304      	str	r3, [sp, #16]
 80067f6:	2200      	movs	r2, #0
 80067f8:	2104      	movs	r1, #4
 80067fa:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80067fc:	606a      	str	r2, [r5, #4]
 80067fe:	f101 0214 	add.w	r2, r1, #20
 8006802:	429a      	cmp	r2, r3
 8006804:	d97a      	bls.n	80068fc <_dtoa_r+0x34c>
 8006806:	6869      	ldr	r1, [r5, #4]
 8006808:	4620      	mov	r0, r4
 800680a:	f000 ff4f 	bl	80076ac <_Balloc>
 800680e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006810:	6028      	str	r0, [r5, #0]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f1b9 0f0e 	cmp.w	r9, #14
 8006818:	9306      	str	r3, [sp, #24]
 800681a:	f200 80f0 	bhi.w	80069fe <_dtoa_r+0x44e>
 800681e:	2e00      	cmp	r6, #0
 8006820:	f000 80ed 	beq.w	80069fe <_dtoa_r+0x44e>
 8006824:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006828:	f1bb 0f00 	cmp.w	fp, #0
 800682c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8006830:	dd79      	ble.n	8006926 <_dtoa_r+0x376>
 8006832:	4a26      	ldr	r2, [pc, #152]	; (80068cc <_dtoa_r+0x31c>)
 8006834:	f00b 030f 	and.w	r3, fp, #15
 8006838:	ea4f 162b 	mov.w	r6, fp, asr #4
 800683c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006840:	06f0      	lsls	r0, r6, #27
 8006842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006846:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800684a:	d55c      	bpl.n	8006906 <_dtoa_r+0x356>
 800684c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006850:	4b1f      	ldr	r3, [pc, #124]	; (80068d0 <_dtoa_r+0x320>)
 8006852:	2503      	movs	r5, #3
 8006854:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006858:	f7f9 ff6e 	bl	8000738 <__aeabi_ddiv>
 800685c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006860:	f006 060f 	and.w	r6, r6, #15
 8006864:	4f1a      	ldr	r7, [pc, #104]	; (80068d0 <_dtoa_r+0x320>)
 8006866:	2e00      	cmp	r6, #0
 8006868:	d14f      	bne.n	800690a <_dtoa_r+0x35a>
 800686a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800686e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006872:	f7f9 ff61 	bl	8000738 <__aeabi_ddiv>
 8006876:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800687a:	e06e      	b.n	800695a <_dtoa_r+0x3aa>
 800687c:	2301      	movs	r3, #1
 800687e:	9309      	str	r3, [sp, #36]	; 0x24
 8006880:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006882:	445b      	add	r3, fp
 8006884:	f103 0901 	add.w	r9, r3, #1
 8006888:	9304      	str	r3, [sp, #16]
 800688a:	464b      	mov	r3, r9
 800688c:	2b01      	cmp	r3, #1
 800688e:	bfb8      	it	lt
 8006890:	2301      	movlt	r3, #1
 8006892:	e7b0      	b.n	80067f6 <_dtoa_r+0x246>
 8006894:	2300      	movs	r3, #0
 8006896:	e7a7      	b.n	80067e8 <_dtoa_r+0x238>
 8006898:	2300      	movs	r3, #0
 800689a:	e7f0      	b.n	800687e <_dtoa_r+0x2ce>
 800689c:	f3af 8000 	nop.w
 80068a0:	636f4361 	.word	0x636f4361
 80068a4:	3fd287a7 	.word	0x3fd287a7
 80068a8:	8b60c8b3 	.word	0x8b60c8b3
 80068ac:	3fc68a28 	.word	0x3fc68a28
 80068b0:	509f79fb 	.word	0x509f79fb
 80068b4:	3fd34413 	.word	0x3fd34413
 80068b8:	7ff00000 	.word	0x7ff00000
 80068bc:	0800a7e1 	.word	0x0800a7e1
 80068c0:	0800a7d8 	.word	0x0800a7d8
 80068c4:	0800a78f 	.word	0x0800a78f
 80068c8:	3ff80000 	.word	0x3ff80000
 80068cc:	0800a818 	.word	0x0800a818
 80068d0:	0800a7f0 	.word	0x0800a7f0
 80068d4:	2601      	movs	r6, #1
 80068d6:	2300      	movs	r3, #0
 80068d8:	9609      	str	r6, [sp, #36]	; 0x24
 80068da:	931e      	str	r3, [sp, #120]	; 0x78
 80068dc:	f04f 33ff 	mov.w	r3, #4294967295
 80068e0:	2200      	movs	r2, #0
 80068e2:	9304      	str	r3, [sp, #16]
 80068e4:	4699      	mov	r9, r3
 80068e6:	2312      	movs	r3, #18
 80068e8:	921f      	str	r2, [sp, #124]	; 0x7c
 80068ea:	e784      	b.n	80067f6 <_dtoa_r+0x246>
 80068ec:	2301      	movs	r3, #1
 80068ee:	9309      	str	r3, [sp, #36]	; 0x24
 80068f0:	e7f4      	b.n	80068dc <_dtoa_r+0x32c>
 80068f2:	2301      	movs	r3, #1
 80068f4:	9304      	str	r3, [sp, #16]
 80068f6:	4699      	mov	r9, r3
 80068f8:	461a      	mov	r2, r3
 80068fa:	e7f5      	b.n	80068e8 <_dtoa_r+0x338>
 80068fc:	686a      	ldr	r2, [r5, #4]
 80068fe:	0049      	lsls	r1, r1, #1
 8006900:	3201      	adds	r2, #1
 8006902:	606a      	str	r2, [r5, #4]
 8006904:	e77b      	b.n	80067fe <_dtoa_r+0x24e>
 8006906:	2502      	movs	r5, #2
 8006908:	e7ac      	b.n	8006864 <_dtoa_r+0x2b4>
 800690a:	07f1      	lsls	r1, r6, #31
 800690c:	d508      	bpl.n	8006920 <_dtoa_r+0x370>
 800690e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006912:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006916:	f7f9 fde5 	bl	80004e4 <__aeabi_dmul>
 800691a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800691e:	3501      	adds	r5, #1
 8006920:	1076      	asrs	r6, r6, #1
 8006922:	3708      	adds	r7, #8
 8006924:	e79f      	b.n	8006866 <_dtoa_r+0x2b6>
 8006926:	f000 80a5 	beq.w	8006a74 <_dtoa_r+0x4c4>
 800692a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800692e:	f1cb 0600 	rsb	r6, fp, #0
 8006932:	4ba2      	ldr	r3, [pc, #648]	; (8006bbc <_dtoa_r+0x60c>)
 8006934:	f006 020f 	and.w	r2, r6, #15
 8006938:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800693c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006940:	f7f9 fdd0 	bl	80004e4 <__aeabi_dmul>
 8006944:	2502      	movs	r5, #2
 8006946:	2300      	movs	r3, #0
 8006948:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800694c:	4f9c      	ldr	r7, [pc, #624]	; (8006bc0 <_dtoa_r+0x610>)
 800694e:	1136      	asrs	r6, r6, #4
 8006950:	2e00      	cmp	r6, #0
 8006952:	f040 8084 	bne.w	8006a5e <_dtoa_r+0x4ae>
 8006956:	2b00      	cmp	r3, #0
 8006958:	d18d      	bne.n	8006876 <_dtoa_r+0x2c6>
 800695a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800695c:	2b00      	cmp	r3, #0
 800695e:	f000 808b 	beq.w	8006a78 <_dtoa_r+0x4c8>
 8006962:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006966:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800696a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800696e:	2200      	movs	r2, #0
 8006970:	4b94      	ldr	r3, [pc, #592]	; (8006bc4 <_dtoa_r+0x614>)
 8006972:	f7fa f829 	bl	80009c8 <__aeabi_dcmplt>
 8006976:	2800      	cmp	r0, #0
 8006978:	d07e      	beq.n	8006a78 <_dtoa_r+0x4c8>
 800697a:	f1b9 0f00 	cmp.w	r9, #0
 800697e:	d07b      	beq.n	8006a78 <_dtoa_r+0x4c8>
 8006980:	9b04      	ldr	r3, [sp, #16]
 8006982:	2b00      	cmp	r3, #0
 8006984:	dd37      	ble.n	80069f6 <_dtoa_r+0x446>
 8006986:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800698a:	2200      	movs	r2, #0
 800698c:	4b8e      	ldr	r3, [pc, #568]	; (8006bc8 <_dtoa_r+0x618>)
 800698e:	f7f9 fda9 	bl	80004e4 <__aeabi_dmul>
 8006992:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006996:	9e04      	ldr	r6, [sp, #16]
 8006998:	f10b 37ff 	add.w	r7, fp, #4294967295
 800699c:	3501      	adds	r5, #1
 800699e:	4628      	mov	r0, r5
 80069a0:	f7f9 fd3a 	bl	8000418 <__aeabi_i2d>
 80069a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80069a8:	f7f9 fd9c 	bl	80004e4 <__aeabi_dmul>
 80069ac:	4b87      	ldr	r3, [pc, #540]	; (8006bcc <_dtoa_r+0x61c>)
 80069ae:	2200      	movs	r2, #0
 80069b0:	f7f9 fbe6 	bl	8000180 <__adddf3>
 80069b4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80069b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80069ba:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 80069be:	950b      	str	r5, [sp, #44]	; 0x2c
 80069c0:	2e00      	cmp	r6, #0
 80069c2:	d15c      	bne.n	8006a7e <_dtoa_r+0x4ce>
 80069c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80069c8:	2200      	movs	r2, #0
 80069ca:	4b81      	ldr	r3, [pc, #516]	; (8006bd0 <_dtoa_r+0x620>)
 80069cc:	f7f9 fbd6 	bl	800017c <__aeabi_dsub>
 80069d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80069d2:	462b      	mov	r3, r5
 80069d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80069d8:	f7fa f814 	bl	8000a04 <__aeabi_dcmpgt>
 80069dc:	2800      	cmp	r0, #0
 80069de:	f040 82f7 	bne.w	8006fd0 <_dtoa_r+0xa20>
 80069e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80069e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80069e8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80069ec:	f7f9 ffec 	bl	80009c8 <__aeabi_dcmplt>
 80069f0:	2800      	cmp	r0, #0
 80069f2:	f040 82eb 	bne.w	8006fcc <_dtoa_r+0xa1c>
 80069f6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80069fa:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80069fe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	f2c0 8150 	blt.w	8006ca6 <_dtoa_r+0x6f6>
 8006a06:	f1bb 0f0e 	cmp.w	fp, #14
 8006a0a:	f300 814c 	bgt.w	8006ca6 <_dtoa_r+0x6f6>
 8006a0e:	4b6b      	ldr	r3, [pc, #428]	; (8006bbc <_dtoa_r+0x60c>)
 8006a10:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a18:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006a1c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	f280 80da 	bge.w	8006bd8 <_dtoa_r+0x628>
 8006a24:	f1b9 0f00 	cmp.w	r9, #0
 8006a28:	f300 80d6 	bgt.w	8006bd8 <_dtoa_r+0x628>
 8006a2c:	f040 82cd 	bne.w	8006fca <_dtoa_r+0xa1a>
 8006a30:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a34:	2200      	movs	r2, #0
 8006a36:	4b66      	ldr	r3, [pc, #408]	; (8006bd0 <_dtoa_r+0x620>)
 8006a38:	f7f9 fd54 	bl	80004e4 <__aeabi_dmul>
 8006a3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006a40:	f7f9 ffd6 	bl	80009f0 <__aeabi_dcmpge>
 8006a44:	464e      	mov	r6, r9
 8006a46:	464f      	mov	r7, r9
 8006a48:	2800      	cmp	r0, #0
 8006a4a:	f040 82a4 	bne.w	8006f96 <_dtoa_r+0x9e6>
 8006a4e:	9b06      	ldr	r3, [sp, #24]
 8006a50:	9a06      	ldr	r2, [sp, #24]
 8006a52:	1c5d      	adds	r5, r3, #1
 8006a54:	2331      	movs	r3, #49	; 0x31
 8006a56:	f10b 0b01 	add.w	fp, fp, #1
 8006a5a:	7013      	strb	r3, [r2, #0]
 8006a5c:	e29f      	b.n	8006f9e <_dtoa_r+0x9ee>
 8006a5e:	07f2      	lsls	r2, r6, #31
 8006a60:	d505      	bpl.n	8006a6e <_dtoa_r+0x4be>
 8006a62:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a66:	f7f9 fd3d 	bl	80004e4 <__aeabi_dmul>
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	3501      	adds	r5, #1
 8006a6e:	1076      	asrs	r6, r6, #1
 8006a70:	3708      	adds	r7, #8
 8006a72:	e76d      	b.n	8006950 <_dtoa_r+0x3a0>
 8006a74:	2502      	movs	r5, #2
 8006a76:	e770      	b.n	800695a <_dtoa_r+0x3aa>
 8006a78:	465f      	mov	r7, fp
 8006a7a:	464e      	mov	r6, r9
 8006a7c:	e78f      	b.n	800699e <_dtoa_r+0x3ee>
 8006a7e:	9a06      	ldr	r2, [sp, #24]
 8006a80:	4b4e      	ldr	r3, [pc, #312]	; (8006bbc <_dtoa_r+0x60c>)
 8006a82:	4432      	add	r2, r6
 8006a84:	9211      	str	r2, [sp, #68]	; 0x44
 8006a86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a88:	1e71      	subs	r1, r6, #1
 8006a8a:	2a00      	cmp	r2, #0
 8006a8c:	d048      	beq.n	8006b20 <_dtoa_r+0x570>
 8006a8e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8006a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a96:	2000      	movs	r0, #0
 8006a98:	494e      	ldr	r1, [pc, #312]	; (8006bd4 <_dtoa_r+0x624>)
 8006a9a:	f7f9 fe4d 	bl	8000738 <__aeabi_ddiv>
 8006a9e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006aa2:	f7f9 fb6b 	bl	800017c <__aeabi_dsub>
 8006aa6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006aaa:	9d06      	ldr	r5, [sp, #24]
 8006aac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ab0:	f7f9 ffc8 	bl	8000a44 <__aeabi_d2iz>
 8006ab4:	4606      	mov	r6, r0
 8006ab6:	f7f9 fcaf 	bl	8000418 <__aeabi_i2d>
 8006aba:	4602      	mov	r2, r0
 8006abc:	460b      	mov	r3, r1
 8006abe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ac2:	f7f9 fb5b 	bl	800017c <__aeabi_dsub>
 8006ac6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006aca:	3630      	adds	r6, #48	; 0x30
 8006acc:	f805 6b01 	strb.w	r6, [r5], #1
 8006ad0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ad4:	f7f9 ff78 	bl	80009c8 <__aeabi_dcmplt>
 8006ad8:	2800      	cmp	r0, #0
 8006ada:	d164      	bne.n	8006ba6 <_dtoa_r+0x5f6>
 8006adc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006ae0:	2000      	movs	r0, #0
 8006ae2:	4938      	ldr	r1, [pc, #224]	; (8006bc4 <_dtoa_r+0x614>)
 8006ae4:	f7f9 fb4a 	bl	800017c <__aeabi_dsub>
 8006ae8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006aec:	f7f9 ff6c 	bl	80009c8 <__aeabi_dcmplt>
 8006af0:	2800      	cmp	r0, #0
 8006af2:	f040 80b9 	bne.w	8006c68 <_dtoa_r+0x6b8>
 8006af6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006af8:	429d      	cmp	r5, r3
 8006afa:	f43f af7c 	beq.w	80069f6 <_dtoa_r+0x446>
 8006afe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006b02:	2200      	movs	r2, #0
 8006b04:	4b30      	ldr	r3, [pc, #192]	; (8006bc8 <_dtoa_r+0x618>)
 8006b06:	f7f9 fced 	bl	80004e4 <__aeabi_dmul>
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006b10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b14:	4b2c      	ldr	r3, [pc, #176]	; (8006bc8 <_dtoa_r+0x618>)
 8006b16:	f7f9 fce5 	bl	80004e4 <__aeabi_dmul>
 8006b1a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006b1e:	e7c5      	b.n	8006aac <_dtoa_r+0x4fc>
 8006b20:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8006b24:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006b28:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006b2c:	f7f9 fcda 	bl	80004e4 <__aeabi_dmul>
 8006b30:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006b34:	9d06      	ldr	r5, [sp, #24]
 8006b36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b3a:	f7f9 ff83 	bl	8000a44 <__aeabi_d2iz>
 8006b3e:	4606      	mov	r6, r0
 8006b40:	f7f9 fc6a 	bl	8000418 <__aeabi_i2d>
 8006b44:	4602      	mov	r2, r0
 8006b46:	460b      	mov	r3, r1
 8006b48:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b4c:	f7f9 fb16 	bl	800017c <__aeabi_dsub>
 8006b50:	3630      	adds	r6, #48	; 0x30
 8006b52:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006b54:	f805 6b01 	strb.w	r6, [r5], #1
 8006b58:	42ab      	cmp	r3, r5
 8006b5a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006b5e:	f04f 0200 	mov.w	r2, #0
 8006b62:	d124      	bne.n	8006bae <_dtoa_r+0x5fe>
 8006b64:	4b1b      	ldr	r3, [pc, #108]	; (8006bd4 <_dtoa_r+0x624>)
 8006b66:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006b6a:	f7f9 fb09 	bl	8000180 <__adddf3>
 8006b6e:	4602      	mov	r2, r0
 8006b70:	460b      	mov	r3, r1
 8006b72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b76:	f7f9 ff45 	bl	8000a04 <__aeabi_dcmpgt>
 8006b7a:	2800      	cmp	r0, #0
 8006b7c:	d174      	bne.n	8006c68 <_dtoa_r+0x6b8>
 8006b7e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006b82:	2000      	movs	r0, #0
 8006b84:	4913      	ldr	r1, [pc, #76]	; (8006bd4 <_dtoa_r+0x624>)
 8006b86:	f7f9 faf9 	bl	800017c <__aeabi_dsub>
 8006b8a:	4602      	mov	r2, r0
 8006b8c:	460b      	mov	r3, r1
 8006b8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b92:	f7f9 ff19 	bl	80009c8 <__aeabi_dcmplt>
 8006b96:	2800      	cmp	r0, #0
 8006b98:	f43f af2d 	beq.w	80069f6 <_dtoa_r+0x446>
 8006b9c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006ba0:	1e6a      	subs	r2, r5, #1
 8006ba2:	2b30      	cmp	r3, #48	; 0x30
 8006ba4:	d001      	beq.n	8006baa <_dtoa_r+0x5fa>
 8006ba6:	46bb      	mov	fp, r7
 8006ba8:	e04d      	b.n	8006c46 <_dtoa_r+0x696>
 8006baa:	4615      	mov	r5, r2
 8006bac:	e7f6      	b.n	8006b9c <_dtoa_r+0x5ec>
 8006bae:	4b06      	ldr	r3, [pc, #24]	; (8006bc8 <_dtoa_r+0x618>)
 8006bb0:	f7f9 fc98 	bl	80004e4 <__aeabi_dmul>
 8006bb4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006bb8:	e7bd      	b.n	8006b36 <_dtoa_r+0x586>
 8006bba:	bf00      	nop
 8006bbc:	0800a818 	.word	0x0800a818
 8006bc0:	0800a7f0 	.word	0x0800a7f0
 8006bc4:	3ff00000 	.word	0x3ff00000
 8006bc8:	40240000 	.word	0x40240000
 8006bcc:	401c0000 	.word	0x401c0000
 8006bd0:	40140000 	.word	0x40140000
 8006bd4:	3fe00000 	.word	0x3fe00000
 8006bd8:	9d06      	ldr	r5, [sp, #24]
 8006bda:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006bde:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006be2:	4630      	mov	r0, r6
 8006be4:	4639      	mov	r1, r7
 8006be6:	f7f9 fda7 	bl	8000738 <__aeabi_ddiv>
 8006bea:	f7f9 ff2b 	bl	8000a44 <__aeabi_d2iz>
 8006bee:	4680      	mov	r8, r0
 8006bf0:	f7f9 fc12 	bl	8000418 <__aeabi_i2d>
 8006bf4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006bf8:	f7f9 fc74 	bl	80004e4 <__aeabi_dmul>
 8006bfc:	4602      	mov	r2, r0
 8006bfe:	460b      	mov	r3, r1
 8006c00:	4630      	mov	r0, r6
 8006c02:	4639      	mov	r1, r7
 8006c04:	f7f9 faba 	bl	800017c <__aeabi_dsub>
 8006c08:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8006c0c:	f805 6b01 	strb.w	r6, [r5], #1
 8006c10:	9e06      	ldr	r6, [sp, #24]
 8006c12:	4602      	mov	r2, r0
 8006c14:	1bae      	subs	r6, r5, r6
 8006c16:	45b1      	cmp	r9, r6
 8006c18:	460b      	mov	r3, r1
 8006c1a:	d137      	bne.n	8006c8c <_dtoa_r+0x6dc>
 8006c1c:	f7f9 fab0 	bl	8000180 <__adddf3>
 8006c20:	4606      	mov	r6, r0
 8006c22:	460f      	mov	r7, r1
 8006c24:	4602      	mov	r2, r0
 8006c26:	460b      	mov	r3, r1
 8006c28:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c2c:	f7f9 fecc 	bl	80009c8 <__aeabi_dcmplt>
 8006c30:	b9c8      	cbnz	r0, 8006c66 <_dtoa_r+0x6b6>
 8006c32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c36:	4632      	mov	r2, r6
 8006c38:	463b      	mov	r3, r7
 8006c3a:	f7f9 febb 	bl	80009b4 <__aeabi_dcmpeq>
 8006c3e:	b110      	cbz	r0, 8006c46 <_dtoa_r+0x696>
 8006c40:	f018 0f01 	tst.w	r8, #1
 8006c44:	d10f      	bne.n	8006c66 <_dtoa_r+0x6b6>
 8006c46:	4651      	mov	r1, sl
 8006c48:	4620      	mov	r0, r4
 8006c4a:	f000 fd63 	bl	8007714 <_Bfree>
 8006c4e:	2300      	movs	r3, #0
 8006c50:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006c52:	702b      	strb	r3, [r5, #0]
 8006c54:	f10b 0301 	add.w	r3, fp, #1
 8006c58:	6013      	str	r3, [r2, #0]
 8006c5a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	f43f acec 	beq.w	800663a <_dtoa_r+0x8a>
 8006c62:	601d      	str	r5, [r3, #0]
 8006c64:	e4e9      	b.n	800663a <_dtoa_r+0x8a>
 8006c66:	465f      	mov	r7, fp
 8006c68:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006c6c:	1e6b      	subs	r3, r5, #1
 8006c6e:	2a39      	cmp	r2, #57	; 0x39
 8006c70:	d106      	bne.n	8006c80 <_dtoa_r+0x6d0>
 8006c72:	9a06      	ldr	r2, [sp, #24]
 8006c74:	429a      	cmp	r2, r3
 8006c76:	d107      	bne.n	8006c88 <_dtoa_r+0x6d8>
 8006c78:	2330      	movs	r3, #48	; 0x30
 8006c7a:	7013      	strb	r3, [r2, #0]
 8006c7c:	4613      	mov	r3, r2
 8006c7e:	3701      	adds	r7, #1
 8006c80:	781a      	ldrb	r2, [r3, #0]
 8006c82:	3201      	adds	r2, #1
 8006c84:	701a      	strb	r2, [r3, #0]
 8006c86:	e78e      	b.n	8006ba6 <_dtoa_r+0x5f6>
 8006c88:	461d      	mov	r5, r3
 8006c8a:	e7ed      	b.n	8006c68 <_dtoa_r+0x6b8>
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	4bb5      	ldr	r3, [pc, #724]	; (8006f64 <_dtoa_r+0x9b4>)
 8006c90:	f7f9 fc28 	bl	80004e4 <__aeabi_dmul>
 8006c94:	2200      	movs	r2, #0
 8006c96:	2300      	movs	r3, #0
 8006c98:	4606      	mov	r6, r0
 8006c9a:	460f      	mov	r7, r1
 8006c9c:	f7f9 fe8a 	bl	80009b4 <__aeabi_dcmpeq>
 8006ca0:	2800      	cmp	r0, #0
 8006ca2:	d09c      	beq.n	8006bde <_dtoa_r+0x62e>
 8006ca4:	e7cf      	b.n	8006c46 <_dtoa_r+0x696>
 8006ca6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ca8:	2a00      	cmp	r2, #0
 8006caa:	f000 8129 	beq.w	8006f00 <_dtoa_r+0x950>
 8006cae:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006cb0:	2a01      	cmp	r2, #1
 8006cb2:	f300 810e 	bgt.w	8006ed2 <_dtoa_r+0x922>
 8006cb6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006cb8:	2a00      	cmp	r2, #0
 8006cba:	f000 8106 	beq.w	8006eca <_dtoa_r+0x91a>
 8006cbe:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006cc2:	4645      	mov	r5, r8
 8006cc4:	9e08      	ldr	r6, [sp, #32]
 8006cc6:	9a07      	ldr	r2, [sp, #28]
 8006cc8:	2101      	movs	r1, #1
 8006cca:	441a      	add	r2, r3
 8006ccc:	4620      	mov	r0, r4
 8006cce:	4498      	add	r8, r3
 8006cd0:	9207      	str	r2, [sp, #28]
 8006cd2:	f000 fdfd 	bl	80078d0 <__i2b>
 8006cd6:	4607      	mov	r7, r0
 8006cd8:	2d00      	cmp	r5, #0
 8006cda:	dd0b      	ble.n	8006cf4 <_dtoa_r+0x744>
 8006cdc:	9b07      	ldr	r3, [sp, #28]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	dd08      	ble.n	8006cf4 <_dtoa_r+0x744>
 8006ce2:	42ab      	cmp	r3, r5
 8006ce4:	bfa8      	it	ge
 8006ce6:	462b      	movge	r3, r5
 8006ce8:	9a07      	ldr	r2, [sp, #28]
 8006cea:	eba8 0803 	sub.w	r8, r8, r3
 8006cee:	1aed      	subs	r5, r5, r3
 8006cf0:	1ad3      	subs	r3, r2, r3
 8006cf2:	9307      	str	r3, [sp, #28]
 8006cf4:	9b08      	ldr	r3, [sp, #32]
 8006cf6:	b1fb      	cbz	r3, 8006d38 <_dtoa_r+0x788>
 8006cf8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	f000 8104 	beq.w	8006f08 <_dtoa_r+0x958>
 8006d00:	2e00      	cmp	r6, #0
 8006d02:	dd11      	ble.n	8006d28 <_dtoa_r+0x778>
 8006d04:	4639      	mov	r1, r7
 8006d06:	4632      	mov	r2, r6
 8006d08:	4620      	mov	r0, r4
 8006d0a:	f000 fe77 	bl	80079fc <__pow5mult>
 8006d0e:	4652      	mov	r2, sl
 8006d10:	4601      	mov	r1, r0
 8006d12:	4607      	mov	r7, r0
 8006d14:	4620      	mov	r0, r4
 8006d16:	f000 fde4 	bl	80078e2 <__multiply>
 8006d1a:	4651      	mov	r1, sl
 8006d1c:	900a      	str	r0, [sp, #40]	; 0x28
 8006d1e:	4620      	mov	r0, r4
 8006d20:	f000 fcf8 	bl	8007714 <_Bfree>
 8006d24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d26:	469a      	mov	sl, r3
 8006d28:	9b08      	ldr	r3, [sp, #32]
 8006d2a:	1b9a      	subs	r2, r3, r6
 8006d2c:	d004      	beq.n	8006d38 <_dtoa_r+0x788>
 8006d2e:	4651      	mov	r1, sl
 8006d30:	4620      	mov	r0, r4
 8006d32:	f000 fe63 	bl	80079fc <__pow5mult>
 8006d36:	4682      	mov	sl, r0
 8006d38:	2101      	movs	r1, #1
 8006d3a:	4620      	mov	r0, r4
 8006d3c:	f000 fdc8 	bl	80078d0 <__i2b>
 8006d40:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006d42:	4606      	mov	r6, r0
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	f340 80e1 	ble.w	8006f0c <_dtoa_r+0x95c>
 8006d4a:	461a      	mov	r2, r3
 8006d4c:	4601      	mov	r1, r0
 8006d4e:	4620      	mov	r0, r4
 8006d50:	f000 fe54 	bl	80079fc <__pow5mult>
 8006d54:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006d56:	4606      	mov	r6, r0
 8006d58:	2b01      	cmp	r3, #1
 8006d5a:	f340 80da 	ble.w	8006f12 <_dtoa_r+0x962>
 8006d5e:	2300      	movs	r3, #0
 8006d60:	9308      	str	r3, [sp, #32]
 8006d62:	6933      	ldr	r3, [r6, #16]
 8006d64:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006d68:	6918      	ldr	r0, [r3, #16]
 8006d6a:	f000 fd63 	bl	8007834 <__hi0bits>
 8006d6e:	f1c0 0020 	rsb	r0, r0, #32
 8006d72:	9b07      	ldr	r3, [sp, #28]
 8006d74:	4418      	add	r0, r3
 8006d76:	f010 001f 	ands.w	r0, r0, #31
 8006d7a:	f000 80f0 	beq.w	8006f5e <_dtoa_r+0x9ae>
 8006d7e:	f1c0 0320 	rsb	r3, r0, #32
 8006d82:	2b04      	cmp	r3, #4
 8006d84:	f340 80e2 	ble.w	8006f4c <_dtoa_r+0x99c>
 8006d88:	9b07      	ldr	r3, [sp, #28]
 8006d8a:	f1c0 001c 	rsb	r0, r0, #28
 8006d8e:	4480      	add	r8, r0
 8006d90:	4405      	add	r5, r0
 8006d92:	4403      	add	r3, r0
 8006d94:	9307      	str	r3, [sp, #28]
 8006d96:	f1b8 0f00 	cmp.w	r8, #0
 8006d9a:	dd05      	ble.n	8006da8 <_dtoa_r+0x7f8>
 8006d9c:	4651      	mov	r1, sl
 8006d9e:	4642      	mov	r2, r8
 8006da0:	4620      	mov	r0, r4
 8006da2:	f000 fe79 	bl	8007a98 <__lshift>
 8006da6:	4682      	mov	sl, r0
 8006da8:	9b07      	ldr	r3, [sp, #28]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	dd05      	ble.n	8006dba <_dtoa_r+0x80a>
 8006dae:	4631      	mov	r1, r6
 8006db0:	461a      	mov	r2, r3
 8006db2:	4620      	mov	r0, r4
 8006db4:	f000 fe70 	bl	8007a98 <__lshift>
 8006db8:	4606      	mov	r6, r0
 8006dba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	f000 80d3 	beq.w	8006f68 <_dtoa_r+0x9b8>
 8006dc2:	4631      	mov	r1, r6
 8006dc4:	4650      	mov	r0, sl
 8006dc6:	f000 feb8 	bl	8007b3a <__mcmp>
 8006dca:	2800      	cmp	r0, #0
 8006dcc:	f280 80cc 	bge.w	8006f68 <_dtoa_r+0x9b8>
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	4651      	mov	r1, sl
 8006dd4:	220a      	movs	r2, #10
 8006dd6:	4620      	mov	r0, r4
 8006dd8:	f000 fcb3 	bl	8007742 <__multadd>
 8006ddc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006dde:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006de2:	4682      	mov	sl, r0
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	f000 81a9 	beq.w	800713c <_dtoa_r+0xb8c>
 8006dea:	2300      	movs	r3, #0
 8006dec:	4639      	mov	r1, r7
 8006dee:	220a      	movs	r2, #10
 8006df0:	4620      	mov	r0, r4
 8006df2:	f000 fca6 	bl	8007742 <__multadd>
 8006df6:	9b04      	ldr	r3, [sp, #16]
 8006df8:	4607      	mov	r7, r0
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	dc03      	bgt.n	8006e06 <_dtoa_r+0x856>
 8006dfe:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006e00:	2b02      	cmp	r3, #2
 8006e02:	f300 80b9 	bgt.w	8006f78 <_dtoa_r+0x9c8>
 8006e06:	2d00      	cmp	r5, #0
 8006e08:	dd05      	ble.n	8006e16 <_dtoa_r+0x866>
 8006e0a:	4639      	mov	r1, r7
 8006e0c:	462a      	mov	r2, r5
 8006e0e:	4620      	mov	r0, r4
 8006e10:	f000 fe42 	bl	8007a98 <__lshift>
 8006e14:	4607      	mov	r7, r0
 8006e16:	9b08      	ldr	r3, [sp, #32]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	f000 8110 	beq.w	800703e <_dtoa_r+0xa8e>
 8006e1e:	6879      	ldr	r1, [r7, #4]
 8006e20:	4620      	mov	r0, r4
 8006e22:	f000 fc43 	bl	80076ac <_Balloc>
 8006e26:	4605      	mov	r5, r0
 8006e28:	693a      	ldr	r2, [r7, #16]
 8006e2a:	f107 010c 	add.w	r1, r7, #12
 8006e2e:	3202      	adds	r2, #2
 8006e30:	0092      	lsls	r2, r2, #2
 8006e32:	300c      	adds	r0, #12
 8006e34:	f7fd fd3a 	bl	80048ac <memcpy>
 8006e38:	2201      	movs	r2, #1
 8006e3a:	4629      	mov	r1, r5
 8006e3c:	4620      	mov	r0, r4
 8006e3e:	f000 fe2b 	bl	8007a98 <__lshift>
 8006e42:	9707      	str	r7, [sp, #28]
 8006e44:	4607      	mov	r7, r0
 8006e46:	9b02      	ldr	r3, [sp, #8]
 8006e48:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8006e4c:	f003 0301 	and.w	r3, r3, #1
 8006e50:	9308      	str	r3, [sp, #32]
 8006e52:	4631      	mov	r1, r6
 8006e54:	4650      	mov	r0, sl
 8006e56:	f7ff fb1d 	bl	8006494 <quorem>
 8006e5a:	9907      	ldr	r1, [sp, #28]
 8006e5c:	4605      	mov	r5, r0
 8006e5e:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006e62:	4650      	mov	r0, sl
 8006e64:	f000 fe69 	bl	8007b3a <__mcmp>
 8006e68:	463a      	mov	r2, r7
 8006e6a:	9002      	str	r0, [sp, #8]
 8006e6c:	4631      	mov	r1, r6
 8006e6e:	4620      	mov	r0, r4
 8006e70:	f000 fe7d 	bl	8007b6e <__mdiff>
 8006e74:	68c3      	ldr	r3, [r0, #12]
 8006e76:	4602      	mov	r2, r0
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	f040 80e2 	bne.w	8007042 <_dtoa_r+0xa92>
 8006e7e:	4601      	mov	r1, r0
 8006e80:	9009      	str	r0, [sp, #36]	; 0x24
 8006e82:	4650      	mov	r0, sl
 8006e84:	f000 fe59 	bl	8007b3a <__mcmp>
 8006e88:	4603      	mov	r3, r0
 8006e8a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006e8c:	4611      	mov	r1, r2
 8006e8e:	4620      	mov	r0, r4
 8006e90:	9309      	str	r3, [sp, #36]	; 0x24
 8006e92:	f000 fc3f 	bl	8007714 <_Bfree>
 8006e96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	f040 80d4 	bne.w	8007046 <_dtoa_r+0xa96>
 8006e9e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006ea0:	2a00      	cmp	r2, #0
 8006ea2:	f040 80d0 	bne.w	8007046 <_dtoa_r+0xa96>
 8006ea6:	9a08      	ldr	r2, [sp, #32]
 8006ea8:	2a00      	cmp	r2, #0
 8006eaa:	f040 80cc 	bne.w	8007046 <_dtoa_r+0xa96>
 8006eae:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006eb2:	f000 80e8 	beq.w	8007086 <_dtoa_r+0xad6>
 8006eb6:	9b02      	ldr	r3, [sp, #8]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	dd01      	ble.n	8006ec0 <_dtoa_r+0x910>
 8006ebc:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8006ec0:	f108 0501 	add.w	r5, r8, #1
 8006ec4:	f888 9000 	strb.w	r9, [r8]
 8006ec8:	e06b      	b.n	8006fa2 <_dtoa_r+0x9f2>
 8006eca:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006ecc:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006ed0:	e6f7      	b.n	8006cc2 <_dtoa_r+0x712>
 8006ed2:	9b08      	ldr	r3, [sp, #32]
 8006ed4:	f109 36ff 	add.w	r6, r9, #4294967295
 8006ed8:	42b3      	cmp	r3, r6
 8006eda:	bfb7      	itett	lt
 8006edc:	9b08      	ldrlt	r3, [sp, #32]
 8006ede:	1b9e      	subge	r6, r3, r6
 8006ee0:	1af2      	sublt	r2, r6, r3
 8006ee2:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8006ee4:	bfbf      	itttt	lt
 8006ee6:	9608      	strlt	r6, [sp, #32]
 8006ee8:	189b      	addlt	r3, r3, r2
 8006eea:	930c      	strlt	r3, [sp, #48]	; 0x30
 8006eec:	2600      	movlt	r6, #0
 8006eee:	f1b9 0f00 	cmp.w	r9, #0
 8006ef2:	bfb9      	ittee	lt
 8006ef4:	eba8 0509 	sublt.w	r5, r8, r9
 8006ef8:	2300      	movlt	r3, #0
 8006efa:	4645      	movge	r5, r8
 8006efc:	464b      	movge	r3, r9
 8006efe:	e6e2      	b.n	8006cc6 <_dtoa_r+0x716>
 8006f00:	9e08      	ldr	r6, [sp, #32]
 8006f02:	4645      	mov	r5, r8
 8006f04:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006f06:	e6e7      	b.n	8006cd8 <_dtoa_r+0x728>
 8006f08:	9a08      	ldr	r2, [sp, #32]
 8006f0a:	e710      	b.n	8006d2e <_dtoa_r+0x77e>
 8006f0c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006f0e:	2b01      	cmp	r3, #1
 8006f10:	dc18      	bgt.n	8006f44 <_dtoa_r+0x994>
 8006f12:	9b02      	ldr	r3, [sp, #8]
 8006f14:	b9b3      	cbnz	r3, 8006f44 <_dtoa_r+0x994>
 8006f16:	9b03      	ldr	r3, [sp, #12]
 8006f18:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006f1c:	b9a3      	cbnz	r3, 8006f48 <_dtoa_r+0x998>
 8006f1e:	9b03      	ldr	r3, [sp, #12]
 8006f20:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006f24:	0d1b      	lsrs	r3, r3, #20
 8006f26:	051b      	lsls	r3, r3, #20
 8006f28:	b12b      	cbz	r3, 8006f36 <_dtoa_r+0x986>
 8006f2a:	9b07      	ldr	r3, [sp, #28]
 8006f2c:	f108 0801 	add.w	r8, r8, #1
 8006f30:	3301      	adds	r3, #1
 8006f32:	9307      	str	r3, [sp, #28]
 8006f34:	2301      	movs	r3, #1
 8006f36:	9308      	str	r3, [sp, #32]
 8006f38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	f47f af11 	bne.w	8006d62 <_dtoa_r+0x7b2>
 8006f40:	2001      	movs	r0, #1
 8006f42:	e716      	b.n	8006d72 <_dtoa_r+0x7c2>
 8006f44:	2300      	movs	r3, #0
 8006f46:	e7f6      	b.n	8006f36 <_dtoa_r+0x986>
 8006f48:	9b02      	ldr	r3, [sp, #8]
 8006f4a:	e7f4      	b.n	8006f36 <_dtoa_r+0x986>
 8006f4c:	f43f af23 	beq.w	8006d96 <_dtoa_r+0x7e6>
 8006f50:	9a07      	ldr	r2, [sp, #28]
 8006f52:	331c      	adds	r3, #28
 8006f54:	441a      	add	r2, r3
 8006f56:	4498      	add	r8, r3
 8006f58:	441d      	add	r5, r3
 8006f5a:	4613      	mov	r3, r2
 8006f5c:	e71a      	b.n	8006d94 <_dtoa_r+0x7e4>
 8006f5e:	4603      	mov	r3, r0
 8006f60:	e7f6      	b.n	8006f50 <_dtoa_r+0x9a0>
 8006f62:	bf00      	nop
 8006f64:	40240000 	.word	0x40240000
 8006f68:	f1b9 0f00 	cmp.w	r9, #0
 8006f6c:	dc33      	bgt.n	8006fd6 <_dtoa_r+0xa26>
 8006f6e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006f70:	2b02      	cmp	r3, #2
 8006f72:	dd30      	ble.n	8006fd6 <_dtoa_r+0xa26>
 8006f74:	f8cd 9010 	str.w	r9, [sp, #16]
 8006f78:	9b04      	ldr	r3, [sp, #16]
 8006f7a:	b963      	cbnz	r3, 8006f96 <_dtoa_r+0x9e6>
 8006f7c:	4631      	mov	r1, r6
 8006f7e:	2205      	movs	r2, #5
 8006f80:	4620      	mov	r0, r4
 8006f82:	f000 fbde 	bl	8007742 <__multadd>
 8006f86:	4601      	mov	r1, r0
 8006f88:	4606      	mov	r6, r0
 8006f8a:	4650      	mov	r0, sl
 8006f8c:	f000 fdd5 	bl	8007b3a <__mcmp>
 8006f90:	2800      	cmp	r0, #0
 8006f92:	f73f ad5c 	bgt.w	8006a4e <_dtoa_r+0x49e>
 8006f96:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006f98:	9d06      	ldr	r5, [sp, #24]
 8006f9a:	ea6f 0b03 	mvn.w	fp, r3
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	9307      	str	r3, [sp, #28]
 8006fa2:	4631      	mov	r1, r6
 8006fa4:	4620      	mov	r0, r4
 8006fa6:	f000 fbb5 	bl	8007714 <_Bfree>
 8006faa:	2f00      	cmp	r7, #0
 8006fac:	f43f ae4b 	beq.w	8006c46 <_dtoa_r+0x696>
 8006fb0:	9b07      	ldr	r3, [sp, #28]
 8006fb2:	b12b      	cbz	r3, 8006fc0 <_dtoa_r+0xa10>
 8006fb4:	42bb      	cmp	r3, r7
 8006fb6:	d003      	beq.n	8006fc0 <_dtoa_r+0xa10>
 8006fb8:	4619      	mov	r1, r3
 8006fba:	4620      	mov	r0, r4
 8006fbc:	f000 fbaa 	bl	8007714 <_Bfree>
 8006fc0:	4639      	mov	r1, r7
 8006fc2:	4620      	mov	r0, r4
 8006fc4:	f000 fba6 	bl	8007714 <_Bfree>
 8006fc8:	e63d      	b.n	8006c46 <_dtoa_r+0x696>
 8006fca:	2600      	movs	r6, #0
 8006fcc:	4637      	mov	r7, r6
 8006fce:	e7e2      	b.n	8006f96 <_dtoa_r+0x9e6>
 8006fd0:	46bb      	mov	fp, r7
 8006fd2:	4637      	mov	r7, r6
 8006fd4:	e53b      	b.n	8006a4e <_dtoa_r+0x49e>
 8006fd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fd8:	f8cd 9010 	str.w	r9, [sp, #16]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	f47f af12 	bne.w	8006e06 <_dtoa_r+0x856>
 8006fe2:	9d06      	ldr	r5, [sp, #24]
 8006fe4:	4631      	mov	r1, r6
 8006fe6:	4650      	mov	r0, sl
 8006fe8:	f7ff fa54 	bl	8006494 <quorem>
 8006fec:	9b06      	ldr	r3, [sp, #24]
 8006fee:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006ff2:	f805 9b01 	strb.w	r9, [r5], #1
 8006ff6:	9a04      	ldr	r2, [sp, #16]
 8006ff8:	1aeb      	subs	r3, r5, r3
 8006ffa:	429a      	cmp	r2, r3
 8006ffc:	f300 8081 	bgt.w	8007102 <_dtoa_r+0xb52>
 8007000:	9b06      	ldr	r3, [sp, #24]
 8007002:	2a01      	cmp	r2, #1
 8007004:	bfac      	ite	ge
 8007006:	189b      	addge	r3, r3, r2
 8007008:	3301      	addlt	r3, #1
 800700a:	4698      	mov	r8, r3
 800700c:	2300      	movs	r3, #0
 800700e:	9307      	str	r3, [sp, #28]
 8007010:	4651      	mov	r1, sl
 8007012:	2201      	movs	r2, #1
 8007014:	4620      	mov	r0, r4
 8007016:	f000 fd3f 	bl	8007a98 <__lshift>
 800701a:	4631      	mov	r1, r6
 800701c:	4682      	mov	sl, r0
 800701e:	f000 fd8c 	bl	8007b3a <__mcmp>
 8007022:	2800      	cmp	r0, #0
 8007024:	dc34      	bgt.n	8007090 <_dtoa_r+0xae0>
 8007026:	d102      	bne.n	800702e <_dtoa_r+0xa7e>
 8007028:	f019 0f01 	tst.w	r9, #1
 800702c:	d130      	bne.n	8007090 <_dtoa_r+0xae0>
 800702e:	4645      	mov	r5, r8
 8007030:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007034:	1e6a      	subs	r2, r5, #1
 8007036:	2b30      	cmp	r3, #48	; 0x30
 8007038:	d1b3      	bne.n	8006fa2 <_dtoa_r+0x9f2>
 800703a:	4615      	mov	r5, r2
 800703c:	e7f8      	b.n	8007030 <_dtoa_r+0xa80>
 800703e:	4638      	mov	r0, r7
 8007040:	e6ff      	b.n	8006e42 <_dtoa_r+0x892>
 8007042:	2301      	movs	r3, #1
 8007044:	e722      	b.n	8006e8c <_dtoa_r+0x8dc>
 8007046:	9a02      	ldr	r2, [sp, #8]
 8007048:	2a00      	cmp	r2, #0
 800704a:	db04      	blt.n	8007056 <_dtoa_r+0xaa6>
 800704c:	d128      	bne.n	80070a0 <_dtoa_r+0xaf0>
 800704e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007050:	bb32      	cbnz	r2, 80070a0 <_dtoa_r+0xaf0>
 8007052:	9a08      	ldr	r2, [sp, #32]
 8007054:	bb22      	cbnz	r2, 80070a0 <_dtoa_r+0xaf0>
 8007056:	2b00      	cmp	r3, #0
 8007058:	f77f af32 	ble.w	8006ec0 <_dtoa_r+0x910>
 800705c:	4651      	mov	r1, sl
 800705e:	2201      	movs	r2, #1
 8007060:	4620      	mov	r0, r4
 8007062:	f000 fd19 	bl	8007a98 <__lshift>
 8007066:	4631      	mov	r1, r6
 8007068:	4682      	mov	sl, r0
 800706a:	f000 fd66 	bl	8007b3a <__mcmp>
 800706e:	2800      	cmp	r0, #0
 8007070:	dc05      	bgt.n	800707e <_dtoa_r+0xace>
 8007072:	f47f af25 	bne.w	8006ec0 <_dtoa_r+0x910>
 8007076:	f019 0f01 	tst.w	r9, #1
 800707a:	f43f af21 	beq.w	8006ec0 <_dtoa_r+0x910>
 800707e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007082:	f47f af1b 	bne.w	8006ebc <_dtoa_r+0x90c>
 8007086:	2339      	movs	r3, #57	; 0x39
 8007088:	f108 0801 	add.w	r8, r8, #1
 800708c:	f808 3c01 	strb.w	r3, [r8, #-1]
 8007090:	4645      	mov	r5, r8
 8007092:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007096:	1e6a      	subs	r2, r5, #1
 8007098:	2b39      	cmp	r3, #57	; 0x39
 800709a:	d03a      	beq.n	8007112 <_dtoa_r+0xb62>
 800709c:	3301      	adds	r3, #1
 800709e:	e03f      	b.n	8007120 <_dtoa_r+0xb70>
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	f108 0501 	add.w	r5, r8, #1
 80070a6:	dd05      	ble.n	80070b4 <_dtoa_r+0xb04>
 80070a8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80070ac:	d0eb      	beq.n	8007086 <_dtoa_r+0xad6>
 80070ae:	f109 0901 	add.w	r9, r9, #1
 80070b2:	e707      	b.n	8006ec4 <_dtoa_r+0x914>
 80070b4:	9b06      	ldr	r3, [sp, #24]
 80070b6:	9a04      	ldr	r2, [sp, #16]
 80070b8:	1aeb      	subs	r3, r5, r3
 80070ba:	4293      	cmp	r3, r2
 80070bc:	46a8      	mov	r8, r5
 80070be:	f805 9c01 	strb.w	r9, [r5, #-1]
 80070c2:	d0a5      	beq.n	8007010 <_dtoa_r+0xa60>
 80070c4:	4651      	mov	r1, sl
 80070c6:	2300      	movs	r3, #0
 80070c8:	220a      	movs	r2, #10
 80070ca:	4620      	mov	r0, r4
 80070cc:	f000 fb39 	bl	8007742 <__multadd>
 80070d0:	9b07      	ldr	r3, [sp, #28]
 80070d2:	4682      	mov	sl, r0
 80070d4:	42bb      	cmp	r3, r7
 80070d6:	f04f 020a 	mov.w	r2, #10
 80070da:	f04f 0300 	mov.w	r3, #0
 80070de:	9907      	ldr	r1, [sp, #28]
 80070e0:	4620      	mov	r0, r4
 80070e2:	d104      	bne.n	80070ee <_dtoa_r+0xb3e>
 80070e4:	f000 fb2d 	bl	8007742 <__multadd>
 80070e8:	9007      	str	r0, [sp, #28]
 80070ea:	4607      	mov	r7, r0
 80070ec:	e6b1      	b.n	8006e52 <_dtoa_r+0x8a2>
 80070ee:	f000 fb28 	bl	8007742 <__multadd>
 80070f2:	2300      	movs	r3, #0
 80070f4:	9007      	str	r0, [sp, #28]
 80070f6:	220a      	movs	r2, #10
 80070f8:	4639      	mov	r1, r7
 80070fa:	4620      	mov	r0, r4
 80070fc:	f000 fb21 	bl	8007742 <__multadd>
 8007100:	e7f3      	b.n	80070ea <_dtoa_r+0xb3a>
 8007102:	4651      	mov	r1, sl
 8007104:	2300      	movs	r3, #0
 8007106:	220a      	movs	r2, #10
 8007108:	4620      	mov	r0, r4
 800710a:	f000 fb1a 	bl	8007742 <__multadd>
 800710e:	4682      	mov	sl, r0
 8007110:	e768      	b.n	8006fe4 <_dtoa_r+0xa34>
 8007112:	9b06      	ldr	r3, [sp, #24]
 8007114:	4293      	cmp	r3, r2
 8007116:	d105      	bne.n	8007124 <_dtoa_r+0xb74>
 8007118:	2331      	movs	r3, #49	; 0x31
 800711a:	9a06      	ldr	r2, [sp, #24]
 800711c:	f10b 0b01 	add.w	fp, fp, #1
 8007120:	7013      	strb	r3, [r2, #0]
 8007122:	e73e      	b.n	8006fa2 <_dtoa_r+0x9f2>
 8007124:	4615      	mov	r5, r2
 8007126:	e7b4      	b.n	8007092 <_dtoa_r+0xae2>
 8007128:	4b09      	ldr	r3, [pc, #36]	; (8007150 <_dtoa_r+0xba0>)
 800712a:	f7ff baa3 	b.w	8006674 <_dtoa_r+0xc4>
 800712e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007130:	2b00      	cmp	r3, #0
 8007132:	f47f aa7d 	bne.w	8006630 <_dtoa_r+0x80>
 8007136:	4b07      	ldr	r3, [pc, #28]	; (8007154 <_dtoa_r+0xba4>)
 8007138:	f7ff ba9c 	b.w	8006674 <_dtoa_r+0xc4>
 800713c:	9b04      	ldr	r3, [sp, #16]
 800713e:	2b00      	cmp	r3, #0
 8007140:	f73f af4f 	bgt.w	8006fe2 <_dtoa_r+0xa32>
 8007144:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007146:	2b02      	cmp	r3, #2
 8007148:	f77f af4b 	ble.w	8006fe2 <_dtoa_r+0xa32>
 800714c:	e714      	b.n	8006f78 <_dtoa_r+0x9c8>
 800714e:	bf00      	nop
 8007150:	0800a78e 	.word	0x0800a78e
 8007154:	0800a7d8 	.word	0x0800a7d8

08007158 <iswspace>:
 8007158:	28ff      	cmp	r0, #255	; 0xff
 800715a:	b510      	push	{r4, lr}
 800715c:	4604      	mov	r4, r0
 800715e:	d806      	bhi.n	800716e <iswspace+0x16>
 8007160:	f000 f81a 	bl	8007198 <__locale_ctype_ptr>
 8007164:	4420      	add	r0, r4
 8007166:	7840      	ldrb	r0, [r0, #1]
 8007168:	f000 0008 	and.w	r0, r0, #8
 800716c:	bd10      	pop	{r4, pc}
 800716e:	2000      	movs	r0, #0
 8007170:	bd10      	pop	{r4, pc}
	...

08007174 <__locale_mb_cur_max>:
 8007174:	4b04      	ldr	r3, [pc, #16]	; (8007188 <__locale_mb_cur_max+0x14>)
 8007176:	4a05      	ldr	r2, [pc, #20]	; (800718c <__locale_mb_cur_max+0x18>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	6a1b      	ldr	r3, [r3, #32]
 800717c:	2b00      	cmp	r3, #0
 800717e:	bf08      	it	eq
 8007180:	4613      	moveq	r3, r2
 8007182:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 8007186:	4770      	bx	lr
 8007188:	20000028 	.word	0x20000028
 800718c:	2000011c 	.word	0x2000011c

08007190 <__locale_ctype_ptr_l>:
 8007190:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8007194:	4770      	bx	lr
	...

08007198 <__locale_ctype_ptr>:
 8007198:	4b04      	ldr	r3, [pc, #16]	; (80071ac <__locale_ctype_ptr+0x14>)
 800719a:	4a05      	ldr	r2, [pc, #20]	; (80071b0 <__locale_ctype_ptr+0x18>)
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	6a1b      	ldr	r3, [r3, #32]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	bf08      	it	eq
 80071a4:	4613      	moveq	r3, r2
 80071a6:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 80071aa:	4770      	bx	lr
 80071ac:	20000028 	.word	0x20000028
 80071b0:	2000011c 	.word	0x2000011c

080071b4 <__localeconv_l>:
 80071b4:	30f0      	adds	r0, #240	; 0xf0
 80071b6:	4770      	bx	lr

080071b8 <_localeconv_r>:
 80071b8:	4b04      	ldr	r3, [pc, #16]	; (80071cc <_localeconv_r+0x14>)
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	6a18      	ldr	r0, [r3, #32]
 80071be:	4b04      	ldr	r3, [pc, #16]	; (80071d0 <_localeconv_r+0x18>)
 80071c0:	2800      	cmp	r0, #0
 80071c2:	bf08      	it	eq
 80071c4:	4618      	moveq	r0, r3
 80071c6:	30f0      	adds	r0, #240	; 0xf0
 80071c8:	4770      	bx	lr
 80071ca:	bf00      	nop
 80071cc:	20000028 	.word	0x20000028
 80071d0:	2000011c 	.word	0x2000011c

080071d4 <malloc>:
 80071d4:	4b02      	ldr	r3, [pc, #8]	; (80071e0 <malloc+0xc>)
 80071d6:	4601      	mov	r1, r0
 80071d8:	6818      	ldr	r0, [r3, #0]
 80071da:	f000 b803 	b.w	80071e4 <_malloc_r>
 80071de:	bf00      	nop
 80071e0:	20000028 	.word	0x20000028

080071e4 <_malloc_r>:
 80071e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071e8:	f101 040b 	add.w	r4, r1, #11
 80071ec:	2c16      	cmp	r4, #22
 80071ee:	4681      	mov	r9, r0
 80071f0:	d907      	bls.n	8007202 <_malloc_r+0x1e>
 80071f2:	f034 0407 	bics.w	r4, r4, #7
 80071f6:	d505      	bpl.n	8007204 <_malloc_r+0x20>
 80071f8:	230c      	movs	r3, #12
 80071fa:	f8c9 3000 	str.w	r3, [r9]
 80071fe:	2600      	movs	r6, #0
 8007200:	e131      	b.n	8007466 <_malloc_r+0x282>
 8007202:	2410      	movs	r4, #16
 8007204:	428c      	cmp	r4, r1
 8007206:	d3f7      	bcc.n	80071f8 <_malloc_r+0x14>
 8007208:	4648      	mov	r0, r9
 800720a:	f000 fa43 	bl	8007694 <__malloc_lock>
 800720e:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8007212:	4d9b      	ldr	r5, [pc, #620]	; (8007480 <_malloc_r+0x29c>)
 8007214:	d236      	bcs.n	8007284 <_malloc_r+0xa0>
 8007216:	f104 0208 	add.w	r2, r4, #8
 800721a:	442a      	add	r2, r5
 800721c:	6856      	ldr	r6, [r2, #4]
 800721e:	f1a2 0108 	sub.w	r1, r2, #8
 8007222:	428e      	cmp	r6, r1
 8007224:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8007228:	d102      	bne.n	8007230 <_malloc_r+0x4c>
 800722a:	68d6      	ldr	r6, [r2, #12]
 800722c:	42b2      	cmp	r2, r6
 800722e:	d010      	beq.n	8007252 <_malloc_r+0x6e>
 8007230:	6873      	ldr	r3, [r6, #4]
 8007232:	68f2      	ldr	r2, [r6, #12]
 8007234:	68b1      	ldr	r1, [r6, #8]
 8007236:	f023 0303 	bic.w	r3, r3, #3
 800723a:	60ca      	str	r2, [r1, #12]
 800723c:	4433      	add	r3, r6
 800723e:	6091      	str	r1, [r2, #8]
 8007240:	685a      	ldr	r2, [r3, #4]
 8007242:	f042 0201 	orr.w	r2, r2, #1
 8007246:	605a      	str	r2, [r3, #4]
 8007248:	4648      	mov	r0, r9
 800724a:	f000 fa29 	bl	80076a0 <__malloc_unlock>
 800724e:	3608      	adds	r6, #8
 8007250:	e109      	b.n	8007466 <_malloc_r+0x282>
 8007252:	3302      	adds	r3, #2
 8007254:	4a8b      	ldr	r2, [pc, #556]	; (8007484 <_malloc_r+0x2a0>)
 8007256:	692e      	ldr	r6, [r5, #16]
 8007258:	4611      	mov	r1, r2
 800725a:	4296      	cmp	r6, r2
 800725c:	d06d      	beq.n	800733a <_malloc_r+0x156>
 800725e:	6870      	ldr	r0, [r6, #4]
 8007260:	f020 0003 	bic.w	r0, r0, #3
 8007264:	1b07      	subs	r7, r0, r4
 8007266:	2f0f      	cmp	r7, #15
 8007268:	dd47      	ble.n	80072fa <_malloc_r+0x116>
 800726a:	1933      	adds	r3, r6, r4
 800726c:	f044 0401 	orr.w	r4, r4, #1
 8007270:	6074      	str	r4, [r6, #4]
 8007272:	616b      	str	r3, [r5, #20]
 8007274:	612b      	str	r3, [r5, #16]
 8007276:	60da      	str	r2, [r3, #12]
 8007278:	609a      	str	r2, [r3, #8]
 800727a:	f047 0201 	orr.w	r2, r7, #1
 800727e:	605a      	str	r2, [r3, #4]
 8007280:	5037      	str	r7, [r6, r0]
 8007282:	e7e1      	b.n	8007248 <_malloc_r+0x64>
 8007284:	0a63      	lsrs	r3, r4, #9
 8007286:	d02a      	beq.n	80072de <_malloc_r+0xfa>
 8007288:	2b04      	cmp	r3, #4
 800728a:	d812      	bhi.n	80072b2 <_malloc_r+0xce>
 800728c:	09a3      	lsrs	r3, r4, #6
 800728e:	3338      	adds	r3, #56	; 0x38
 8007290:	1c5a      	adds	r2, r3, #1
 8007292:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8007296:	6856      	ldr	r6, [r2, #4]
 8007298:	f1a2 0008 	sub.w	r0, r2, #8
 800729c:	4286      	cmp	r6, r0
 800729e:	d006      	beq.n	80072ae <_malloc_r+0xca>
 80072a0:	6872      	ldr	r2, [r6, #4]
 80072a2:	f022 0203 	bic.w	r2, r2, #3
 80072a6:	1b11      	subs	r1, r2, r4
 80072a8:	290f      	cmp	r1, #15
 80072aa:	dd1c      	ble.n	80072e6 <_malloc_r+0x102>
 80072ac:	3b01      	subs	r3, #1
 80072ae:	3301      	adds	r3, #1
 80072b0:	e7d0      	b.n	8007254 <_malloc_r+0x70>
 80072b2:	2b14      	cmp	r3, #20
 80072b4:	d801      	bhi.n	80072ba <_malloc_r+0xd6>
 80072b6:	335b      	adds	r3, #91	; 0x5b
 80072b8:	e7ea      	b.n	8007290 <_malloc_r+0xac>
 80072ba:	2b54      	cmp	r3, #84	; 0x54
 80072bc:	d802      	bhi.n	80072c4 <_malloc_r+0xe0>
 80072be:	0b23      	lsrs	r3, r4, #12
 80072c0:	336e      	adds	r3, #110	; 0x6e
 80072c2:	e7e5      	b.n	8007290 <_malloc_r+0xac>
 80072c4:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80072c8:	d802      	bhi.n	80072d0 <_malloc_r+0xec>
 80072ca:	0be3      	lsrs	r3, r4, #15
 80072cc:	3377      	adds	r3, #119	; 0x77
 80072ce:	e7df      	b.n	8007290 <_malloc_r+0xac>
 80072d0:	f240 5254 	movw	r2, #1364	; 0x554
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d804      	bhi.n	80072e2 <_malloc_r+0xfe>
 80072d8:	0ca3      	lsrs	r3, r4, #18
 80072da:	337c      	adds	r3, #124	; 0x7c
 80072dc:	e7d8      	b.n	8007290 <_malloc_r+0xac>
 80072de:	233f      	movs	r3, #63	; 0x3f
 80072e0:	e7d6      	b.n	8007290 <_malloc_r+0xac>
 80072e2:	237e      	movs	r3, #126	; 0x7e
 80072e4:	e7d4      	b.n	8007290 <_malloc_r+0xac>
 80072e6:	2900      	cmp	r1, #0
 80072e8:	68f1      	ldr	r1, [r6, #12]
 80072ea:	db04      	blt.n	80072f6 <_malloc_r+0x112>
 80072ec:	68b3      	ldr	r3, [r6, #8]
 80072ee:	60d9      	str	r1, [r3, #12]
 80072f0:	608b      	str	r3, [r1, #8]
 80072f2:	18b3      	adds	r3, r6, r2
 80072f4:	e7a4      	b.n	8007240 <_malloc_r+0x5c>
 80072f6:	460e      	mov	r6, r1
 80072f8:	e7d0      	b.n	800729c <_malloc_r+0xb8>
 80072fa:	2f00      	cmp	r7, #0
 80072fc:	616a      	str	r2, [r5, #20]
 80072fe:	612a      	str	r2, [r5, #16]
 8007300:	db05      	blt.n	800730e <_malloc_r+0x12a>
 8007302:	4430      	add	r0, r6
 8007304:	6843      	ldr	r3, [r0, #4]
 8007306:	f043 0301 	orr.w	r3, r3, #1
 800730a:	6043      	str	r3, [r0, #4]
 800730c:	e79c      	b.n	8007248 <_malloc_r+0x64>
 800730e:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8007312:	d244      	bcs.n	800739e <_malloc_r+0x1ba>
 8007314:	2201      	movs	r2, #1
 8007316:	08c0      	lsrs	r0, r0, #3
 8007318:	1087      	asrs	r7, r0, #2
 800731a:	fa02 f707 	lsl.w	r7, r2, r7
 800731e:	686a      	ldr	r2, [r5, #4]
 8007320:	3001      	adds	r0, #1
 8007322:	433a      	orrs	r2, r7
 8007324:	606a      	str	r2, [r5, #4]
 8007326:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 800732a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800732e:	3a08      	subs	r2, #8
 8007330:	60f2      	str	r2, [r6, #12]
 8007332:	60b7      	str	r7, [r6, #8]
 8007334:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8007338:	60fe      	str	r6, [r7, #12]
 800733a:	2001      	movs	r0, #1
 800733c:	109a      	asrs	r2, r3, #2
 800733e:	fa00 f202 	lsl.w	r2, r0, r2
 8007342:	6868      	ldr	r0, [r5, #4]
 8007344:	4282      	cmp	r2, r0
 8007346:	f200 809f 	bhi.w	8007488 <_malloc_r+0x2a4>
 800734a:	4202      	tst	r2, r0
 800734c:	d106      	bne.n	800735c <_malloc_r+0x178>
 800734e:	f023 0303 	bic.w	r3, r3, #3
 8007352:	0052      	lsls	r2, r2, #1
 8007354:	4202      	tst	r2, r0
 8007356:	f103 0304 	add.w	r3, r3, #4
 800735a:	d0fa      	beq.n	8007352 <_malloc_r+0x16e>
 800735c:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8007360:	46e0      	mov	r8, ip
 8007362:	469e      	mov	lr, r3
 8007364:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8007368:	4546      	cmp	r6, r8
 800736a:	d153      	bne.n	8007414 <_malloc_r+0x230>
 800736c:	f10e 0e01 	add.w	lr, lr, #1
 8007370:	f01e 0f03 	tst.w	lr, #3
 8007374:	f108 0808 	add.w	r8, r8, #8
 8007378:	d1f4      	bne.n	8007364 <_malloc_r+0x180>
 800737a:	0798      	lsls	r0, r3, #30
 800737c:	d179      	bne.n	8007472 <_malloc_r+0x28e>
 800737e:	686b      	ldr	r3, [r5, #4]
 8007380:	ea23 0302 	bic.w	r3, r3, r2
 8007384:	606b      	str	r3, [r5, #4]
 8007386:	6868      	ldr	r0, [r5, #4]
 8007388:	0052      	lsls	r2, r2, #1
 800738a:	4282      	cmp	r2, r0
 800738c:	d87c      	bhi.n	8007488 <_malloc_r+0x2a4>
 800738e:	2a00      	cmp	r2, #0
 8007390:	d07a      	beq.n	8007488 <_malloc_r+0x2a4>
 8007392:	4673      	mov	r3, lr
 8007394:	4202      	tst	r2, r0
 8007396:	d1e1      	bne.n	800735c <_malloc_r+0x178>
 8007398:	3304      	adds	r3, #4
 800739a:	0052      	lsls	r2, r2, #1
 800739c:	e7fa      	b.n	8007394 <_malloc_r+0x1b0>
 800739e:	0a42      	lsrs	r2, r0, #9
 80073a0:	2a04      	cmp	r2, #4
 80073a2:	d815      	bhi.n	80073d0 <_malloc_r+0x1ec>
 80073a4:	0982      	lsrs	r2, r0, #6
 80073a6:	3238      	adds	r2, #56	; 0x38
 80073a8:	1c57      	adds	r7, r2, #1
 80073aa:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 80073ae:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 80073b2:	45be      	cmp	lr, r7
 80073b4:	d126      	bne.n	8007404 <_malloc_r+0x220>
 80073b6:	2001      	movs	r0, #1
 80073b8:	1092      	asrs	r2, r2, #2
 80073ba:	fa00 f202 	lsl.w	r2, r0, r2
 80073be:	6868      	ldr	r0, [r5, #4]
 80073c0:	4310      	orrs	r0, r2
 80073c2:	6068      	str	r0, [r5, #4]
 80073c4:	f8c6 e00c 	str.w	lr, [r6, #12]
 80073c8:	60b7      	str	r7, [r6, #8]
 80073ca:	f8ce 6008 	str.w	r6, [lr, #8]
 80073ce:	e7b3      	b.n	8007338 <_malloc_r+0x154>
 80073d0:	2a14      	cmp	r2, #20
 80073d2:	d801      	bhi.n	80073d8 <_malloc_r+0x1f4>
 80073d4:	325b      	adds	r2, #91	; 0x5b
 80073d6:	e7e7      	b.n	80073a8 <_malloc_r+0x1c4>
 80073d8:	2a54      	cmp	r2, #84	; 0x54
 80073da:	d802      	bhi.n	80073e2 <_malloc_r+0x1fe>
 80073dc:	0b02      	lsrs	r2, r0, #12
 80073de:	326e      	adds	r2, #110	; 0x6e
 80073e0:	e7e2      	b.n	80073a8 <_malloc_r+0x1c4>
 80073e2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80073e6:	d802      	bhi.n	80073ee <_malloc_r+0x20a>
 80073e8:	0bc2      	lsrs	r2, r0, #15
 80073ea:	3277      	adds	r2, #119	; 0x77
 80073ec:	e7dc      	b.n	80073a8 <_malloc_r+0x1c4>
 80073ee:	f240 5754 	movw	r7, #1364	; 0x554
 80073f2:	42ba      	cmp	r2, r7
 80073f4:	bf9a      	itte	ls
 80073f6:	0c82      	lsrls	r2, r0, #18
 80073f8:	327c      	addls	r2, #124	; 0x7c
 80073fa:	227e      	movhi	r2, #126	; 0x7e
 80073fc:	e7d4      	b.n	80073a8 <_malloc_r+0x1c4>
 80073fe:	68bf      	ldr	r7, [r7, #8]
 8007400:	45be      	cmp	lr, r7
 8007402:	d004      	beq.n	800740e <_malloc_r+0x22a>
 8007404:	687a      	ldr	r2, [r7, #4]
 8007406:	f022 0203 	bic.w	r2, r2, #3
 800740a:	4290      	cmp	r0, r2
 800740c:	d3f7      	bcc.n	80073fe <_malloc_r+0x21a>
 800740e:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 8007412:	e7d7      	b.n	80073c4 <_malloc_r+0x1e0>
 8007414:	6870      	ldr	r0, [r6, #4]
 8007416:	68f7      	ldr	r7, [r6, #12]
 8007418:	f020 0003 	bic.w	r0, r0, #3
 800741c:	eba0 0a04 	sub.w	sl, r0, r4
 8007420:	f1ba 0f0f 	cmp.w	sl, #15
 8007424:	dd10      	ble.n	8007448 <_malloc_r+0x264>
 8007426:	68b2      	ldr	r2, [r6, #8]
 8007428:	1933      	adds	r3, r6, r4
 800742a:	f044 0401 	orr.w	r4, r4, #1
 800742e:	6074      	str	r4, [r6, #4]
 8007430:	60d7      	str	r7, [r2, #12]
 8007432:	60ba      	str	r2, [r7, #8]
 8007434:	f04a 0201 	orr.w	r2, sl, #1
 8007438:	616b      	str	r3, [r5, #20]
 800743a:	612b      	str	r3, [r5, #16]
 800743c:	60d9      	str	r1, [r3, #12]
 800743e:	6099      	str	r1, [r3, #8]
 8007440:	605a      	str	r2, [r3, #4]
 8007442:	f846 a000 	str.w	sl, [r6, r0]
 8007446:	e6ff      	b.n	8007248 <_malloc_r+0x64>
 8007448:	f1ba 0f00 	cmp.w	sl, #0
 800744c:	db0f      	blt.n	800746e <_malloc_r+0x28a>
 800744e:	4430      	add	r0, r6
 8007450:	6843      	ldr	r3, [r0, #4]
 8007452:	f043 0301 	orr.w	r3, r3, #1
 8007456:	6043      	str	r3, [r0, #4]
 8007458:	f856 3f08 	ldr.w	r3, [r6, #8]!
 800745c:	4648      	mov	r0, r9
 800745e:	60df      	str	r7, [r3, #12]
 8007460:	60bb      	str	r3, [r7, #8]
 8007462:	f000 f91d 	bl	80076a0 <__malloc_unlock>
 8007466:	4630      	mov	r0, r6
 8007468:	b003      	add	sp, #12
 800746a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800746e:	463e      	mov	r6, r7
 8007470:	e77a      	b.n	8007368 <_malloc_r+0x184>
 8007472:	f85c 0908 	ldr.w	r0, [ip], #-8
 8007476:	3b01      	subs	r3, #1
 8007478:	4584      	cmp	ip, r0
 800747a:	f43f af7e 	beq.w	800737a <_malloc_r+0x196>
 800747e:	e782      	b.n	8007386 <_malloc_r+0x1a2>
 8007480:	20000288 	.word	0x20000288
 8007484:	20000290 	.word	0x20000290
 8007488:	f8d5 b008 	ldr.w	fp, [r5, #8]
 800748c:	f8db 6004 	ldr.w	r6, [fp, #4]
 8007490:	f026 0603 	bic.w	r6, r6, #3
 8007494:	42b4      	cmp	r4, r6
 8007496:	d803      	bhi.n	80074a0 <_malloc_r+0x2bc>
 8007498:	1b33      	subs	r3, r6, r4
 800749a:	2b0f      	cmp	r3, #15
 800749c:	f300 8095 	bgt.w	80075ca <_malloc_r+0x3e6>
 80074a0:	4a4f      	ldr	r2, [pc, #316]	; (80075e0 <_malloc_r+0x3fc>)
 80074a2:	eb0b 0306 	add.w	r3, fp, r6
 80074a6:	6817      	ldr	r7, [r2, #0]
 80074a8:	4a4e      	ldr	r2, [pc, #312]	; (80075e4 <_malloc_r+0x400>)
 80074aa:	3710      	adds	r7, #16
 80074ac:	6811      	ldr	r1, [r2, #0]
 80074ae:	4427      	add	r7, r4
 80074b0:	3101      	adds	r1, #1
 80074b2:	d005      	beq.n	80074c0 <_malloc_r+0x2dc>
 80074b4:	494c      	ldr	r1, [pc, #304]	; (80075e8 <_malloc_r+0x404>)
 80074b6:	3901      	subs	r1, #1
 80074b8:	440f      	add	r7, r1
 80074ba:	3101      	adds	r1, #1
 80074bc:	4249      	negs	r1, r1
 80074be:	400f      	ands	r7, r1
 80074c0:	4639      	mov	r1, r7
 80074c2:	4648      	mov	r0, r9
 80074c4:	9201      	str	r2, [sp, #4]
 80074c6:	9300      	str	r3, [sp, #0]
 80074c8:	f000 fcd8 	bl	8007e7c <_sbrk_r>
 80074cc:	f1b0 3fff 	cmp.w	r0, #4294967295
 80074d0:	4680      	mov	r8, r0
 80074d2:	d055      	beq.n	8007580 <_malloc_r+0x39c>
 80074d4:	9b00      	ldr	r3, [sp, #0]
 80074d6:	9a01      	ldr	r2, [sp, #4]
 80074d8:	4283      	cmp	r3, r0
 80074da:	d901      	bls.n	80074e0 <_malloc_r+0x2fc>
 80074dc:	45ab      	cmp	fp, r5
 80074de:	d14f      	bne.n	8007580 <_malloc_r+0x39c>
 80074e0:	4842      	ldr	r0, [pc, #264]	; (80075ec <_malloc_r+0x408>)
 80074e2:	4543      	cmp	r3, r8
 80074e4:	6801      	ldr	r1, [r0, #0]
 80074e6:	4682      	mov	sl, r0
 80074e8:	eb07 0e01 	add.w	lr, r7, r1
 80074ec:	f8c0 e000 	str.w	lr, [r0]
 80074f0:	493f      	ldr	r1, [pc, #252]	; (80075f0 <_malloc_r+0x40c>)
 80074f2:	d113      	bne.n	800751c <_malloc_r+0x338>
 80074f4:	420b      	tst	r3, r1
 80074f6:	d111      	bne.n	800751c <_malloc_r+0x338>
 80074f8:	68ab      	ldr	r3, [r5, #8]
 80074fa:	443e      	add	r6, r7
 80074fc:	f046 0601 	orr.w	r6, r6, #1
 8007500:	605e      	str	r6, [r3, #4]
 8007502:	4a3c      	ldr	r2, [pc, #240]	; (80075f4 <_malloc_r+0x410>)
 8007504:	f8da 3000 	ldr.w	r3, [sl]
 8007508:	6811      	ldr	r1, [r2, #0]
 800750a:	428b      	cmp	r3, r1
 800750c:	bf88      	it	hi
 800750e:	6013      	strhi	r3, [r2, #0]
 8007510:	4a39      	ldr	r2, [pc, #228]	; (80075f8 <_malloc_r+0x414>)
 8007512:	6811      	ldr	r1, [r2, #0]
 8007514:	428b      	cmp	r3, r1
 8007516:	bf88      	it	hi
 8007518:	6013      	strhi	r3, [r2, #0]
 800751a:	e031      	b.n	8007580 <_malloc_r+0x39c>
 800751c:	6810      	ldr	r0, [r2, #0]
 800751e:	3001      	adds	r0, #1
 8007520:	bf1b      	ittet	ne
 8007522:	eba8 0303 	subne.w	r3, r8, r3
 8007526:	4473      	addne	r3, lr
 8007528:	f8c2 8000 	streq.w	r8, [r2]
 800752c:	f8ca 3000 	strne.w	r3, [sl]
 8007530:	f018 0007 	ands.w	r0, r8, #7
 8007534:	bf1c      	itt	ne
 8007536:	f1c0 0008 	rsbne	r0, r0, #8
 800753a:	4480      	addne	r8, r0
 800753c:	4b2a      	ldr	r3, [pc, #168]	; (80075e8 <_malloc_r+0x404>)
 800753e:	4447      	add	r7, r8
 8007540:	4418      	add	r0, r3
 8007542:	400f      	ands	r7, r1
 8007544:	1bc7      	subs	r7, r0, r7
 8007546:	4639      	mov	r1, r7
 8007548:	4648      	mov	r0, r9
 800754a:	f000 fc97 	bl	8007e7c <_sbrk_r>
 800754e:	1c43      	adds	r3, r0, #1
 8007550:	bf04      	itt	eq
 8007552:	4640      	moveq	r0, r8
 8007554:	2700      	moveq	r7, #0
 8007556:	f8da 3000 	ldr.w	r3, [sl]
 800755a:	eba0 0008 	sub.w	r0, r0, r8
 800755e:	443b      	add	r3, r7
 8007560:	4407      	add	r7, r0
 8007562:	f047 0701 	orr.w	r7, r7, #1
 8007566:	45ab      	cmp	fp, r5
 8007568:	f8c5 8008 	str.w	r8, [r5, #8]
 800756c:	f8ca 3000 	str.w	r3, [sl]
 8007570:	f8c8 7004 	str.w	r7, [r8, #4]
 8007574:	d0c5      	beq.n	8007502 <_malloc_r+0x31e>
 8007576:	2e0f      	cmp	r6, #15
 8007578:	d810      	bhi.n	800759c <_malloc_r+0x3b8>
 800757a:	2301      	movs	r3, #1
 800757c:	f8c8 3004 	str.w	r3, [r8, #4]
 8007580:	68ab      	ldr	r3, [r5, #8]
 8007582:	685a      	ldr	r2, [r3, #4]
 8007584:	f022 0203 	bic.w	r2, r2, #3
 8007588:	4294      	cmp	r4, r2
 800758a:	eba2 0304 	sub.w	r3, r2, r4
 800758e:	d801      	bhi.n	8007594 <_malloc_r+0x3b0>
 8007590:	2b0f      	cmp	r3, #15
 8007592:	dc1a      	bgt.n	80075ca <_malloc_r+0x3e6>
 8007594:	4648      	mov	r0, r9
 8007596:	f000 f883 	bl	80076a0 <__malloc_unlock>
 800759a:	e630      	b.n	80071fe <_malloc_r+0x1a>
 800759c:	2205      	movs	r2, #5
 800759e:	f8db 3004 	ldr.w	r3, [fp, #4]
 80075a2:	3e0c      	subs	r6, #12
 80075a4:	f026 0607 	bic.w	r6, r6, #7
 80075a8:	f003 0301 	and.w	r3, r3, #1
 80075ac:	4333      	orrs	r3, r6
 80075ae:	f8cb 3004 	str.w	r3, [fp, #4]
 80075b2:	2e0f      	cmp	r6, #15
 80075b4:	eb0b 0306 	add.w	r3, fp, r6
 80075b8:	605a      	str	r2, [r3, #4]
 80075ba:	609a      	str	r2, [r3, #8]
 80075bc:	d9a1      	bls.n	8007502 <_malloc_r+0x31e>
 80075be:	f10b 0108 	add.w	r1, fp, #8
 80075c2:	4648      	mov	r0, r9
 80075c4:	f001 ff26 	bl	8009414 <_free_r>
 80075c8:	e79b      	b.n	8007502 <_malloc_r+0x31e>
 80075ca:	68ae      	ldr	r6, [r5, #8]
 80075cc:	f044 0201 	orr.w	r2, r4, #1
 80075d0:	f043 0301 	orr.w	r3, r3, #1
 80075d4:	4434      	add	r4, r6
 80075d6:	6072      	str	r2, [r6, #4]
 80075d8:	60ac      	str	r4, [r5, #8]
 80075da:	6063      	str	r3, [r4, #4]
 80075dc:	e634      	b.n	8007248 <_malloc_r+0x64>
 80075de:	bf00      	nop
 80075e0:	20000f08 	.word	0x20000f08
 80075e4:	20000690 	.word	0x20000690
 80075e8:	00000080 	.word	0x00000080
 80075ec:	20000ed8 	.word	0x20000ed8
 80075f0:	0000007f 	.word	0x0000007f
 80075f4:	20000f00 	.word	0x20000f00
 80075f8:	20000f04 	.word	0x20000f04

080075fc <_mbrtowc_r>:
 80075fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80075fe:	9d08      	ldr	r5, [sp, #32]
 8007600:	4606      	mov	r6, r0
 8007602:	4617      	mov	r7, r2
 8007604:	4c10      	ldr	r4, [pc, #64]	; (8007648 <_mbrtowc_r+0x4c>)
 8007606:	b9a2      	cbnz	r2, 8007632 <_mbrtowc_r+0x36>
 8007608:	6823      	ldr	r3, [r4, #0]
 800760a:	4a10      	ldr	r2, [pc, #64]	; (800764c <_mbrtowc_r+0x50>)
 800760c:	6a1b      	ldr	r3, [r3, #32]
 800760e:	9500      	str	r5, [sp, #0]
 8007610:	2b00      	cmp	r3, #0
 8007612:	bf08      	it	eq
 8007614:	4613      	moveq	r3, r2
 8007616:	4639      	mov	r1, r7
 8007618:	f8d3 40e4 	ldr.w	r4, [r3, #228]	; 0xe4
 800761c:	2301      	movs	r3, #1
 800761e:	4a0c      	ldr	r2, [pc, #48]	; (8007650 <_mbrtowc_r+0x54>)
 8007620:	47a0      	blx	r4
 8007622:	1c43      	adds	r3, r0, #1
 8007624:	bf01      	itttt	eq
 8007626:	2300      	moveq	r3, #0
 8007628:	602b      	streq	r3, [r5, #0]
 800762a:	238a      	moveq	r3, #138	; 0x8a
 800762c:	6033      	streq	r3, [r6, #0]
 800762e:	b003      	add	sp, #12
 8007630:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007632:	6824      	ldr	r4, [r4, #0]
 8007634:	4f05      	ldr	r7, [pc, #20]	; (800764c <_mbrtowc_r+0x50>)
 8007636:	6a24      	ldr	r4, [r4, #32]
 8007638:	9500      	str	r5, [sp, #0]
 800763a:	2c00      	cmp	r4, #0
 800763c:	bf08      	it	eq
 800763e:	463c      	moveq	r4, r7
 8007640:	f8d4 40e4 	ldr.w	r4, [r4, #228]	; 0xe4
 8007644:	e7ec      	b.n	8007620 <_mbrtowc_r+0x24>
 8007646:	bf00      	nop
 8007648:	20000028 	.word	0x20000028
 800764c:	2000011c 	.word	0x2000011c
 8007650:	0800a7ee 	.word	0x0800a7ee

08007654 <__ascii_mbtowc>:
 8007654:	b082      	sub	sp, #8
 8007656:	b901      	cbnz	r1, 800765a <__ascii_mbtowc+0x6>
 8007658:	a901      	add	r1, sp, #4
 800765a:	b142      	cbz	r2, 800766e <__ascii_mbtowc+0x1a>
 800765c:	b14b      	cbz	r3, 8007672 <__ascii_mbtowc+0x1e>
 800765e:	7813      	ldrb	r3, [r2, #0]
 8007660:	600b      	str	r3, [r1, #0]
 8007662:	7812      	ldrb	r2, [r2, #0]
 8007664:	1c10      	adds	r0, r2, #0
 8007666:	bf18      	it	ne
 8007668:	2001      	movne	r0, #1
 800766a:	b002      	add	sp, #8
 800766c:	4770      	bx	lr
 800766e:	4610      	mov	r0, r2
 8007670:	e7fb      	b.n	800766a <__ascii_mbtowc+0x16>
 8007672:	f06f 0001 	mvn.w	r0, #1
 8007676:	e7f8      	b.n	800766a <__ascii_mbtowc+0x16>

08007678 <memchr>:
 8007678:	b510      	push	{r4, lr}
 800767a:	b2c9      	uxtb	r1, r1
 800767c:	4402      	add	r2, r0
 800767e:	4290      	cmp	r0, r2
 8007680:	4603      	mov	r3, r0
 8007682:	d101      	bne.n	8007688 <memchr+0x10>
 8007684:	2000      	movs	r0, #0
 8007686:	bd10      	pop	{r4, pc}
 8007688:	781c      	ldrb	r4, [r3, #0]
 800768a:	3001      	adds	r0, #1
 800768c:	428c      	cmp	r4, r1
 800768e:	d1f6      	bne.n	800767e <memchr+0x6>
 8007690:	4618      	mov	r0, r3
 8007692:	bd10      	pop	{r4, pc}

08007694 <__malloc_lock>:
 8007694:	4801      	ldr	r0, [pc, #4]	; (800769c <__malloc_lock+0x8>)
 8007696:	f002 ba97 	b.w	8009bc8 <__retarget_lock_acquire_recursive>
 800769a:	bf00      	nop
 800769c:	20001650 	.word	0x20001650

080076a0 <__malloc_unlock>:
 80076a0:	4801      	ldr	r0, [pc, #4]	; (80076a8 <__malloc_unlock+0x8>)
 80076a2:	f002 ba92 	b.w	8009bca <__retarget_lock_release_recursive>
 80076a6:	bf00      	nop
 80076a8:	20001650 	.word	0x20001650

080076ac <_Balloc>:
 80076ac:	b570      	push	{r4, r5, r6, lr}
 80076ae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80076b0:	4604      	mov	r4, r0
 80076b2:	460e      	mov	r6, r1
 80076b4:	b93d      	cbnz	r5, 80076c6 <_Balloc+0x1a>
 80076b6:	2010      	movs	r0, #16
 80076b8:	f7ff fd8c 	bl	80071d4 <malloc>
 80076bc:	6260      	str	r0, [r4, #36]	; 0x24
 80076be:	6045      	str	r5, [r0, #4]
 80076c0:	6085      	str	r5, [r0, #8]
 80076c2:	6005      	str	r5, [r0, #0]
 80076c4:	60c5      	str	r5, [r0, #12]
 80076c6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80076c8:	68eb      	ldr	r3, [r5, #12]
 80076ca:	b183      	cbz	r3, 80076ee <_Balloc+0x42>
 80076cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80076ce:	68db      	ldr	r3, [r3, #12]
 80076d0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80076d4:	b9b8      	cbnz	r0, 8007706 <_Balloc+0x5a>
 80076d6:	2101      	movs	r1, #1
 80076d8:	fa01 f506 	lsl.w	r5, r1, r6
 80076dc:	1d6a      	adds	r2, r5, #5
 80076de:	0092      	lsls	r2, r2, #2
 80076e0:	4620      	mov	r0, r4
 80076e2:	f001 fe14 	bl	800930e <_calloc_r>
 80076e6:	b160      	cbz	r0, 8007702 <_Balloc+0x56>
 80076e8:	6046      	str	r6, [r0, #4]
 80076ea:	6085      	str	r5, [r0, #8]
 80076ec:	e00e      	b.n	800770c <_Balloc+0x60>
 80076ee:	2221      	movs	r2, #33	; 0x21
 80076f0:	2104      	movs	r1, #4
 80076f2:	4620      	mov	r0, r4
 80076f4:	f001 fe0b 	bl	800930e <_calloc_r>
 80076f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80076fa:	60e8      	str	r0, [r5, #12]
 80076fc:	68db      	ldr	r3, [r3, #12]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d1e4      	bne.n	80076cc <_Balloc+0x20>
 8007702:	2000      	movs	r0, #0
 8007704:	bd70      	pop	{r4, r5, r6, pc}
 8007706:	6802      	ldr	r2, [r0, #0]
 8007708:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800770c:	2300      	movs	r3, #0
 800770e:	6103      	str	r3, [r0, #16]
 8007710:	60c3      	str	r3, [r0, #12]
 8007712:	bd70      	pop	{r4, r5, r6, pc}

08007714 <_Bfree>:
 8007714:	b570      	push	{r4, r5, r6, lr}
 8007716:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007718:	4606      	mov	r6, r0
 800771a:	460d      	mov	r5, r1
 800771c:	b93c      	cbnz	r4, 800772e <_Bfree+0x1a>
 800771e:	2010      	movs	r0, #16
 8007720:	f7ff fd58 	bl	80071d4 <malloc>
 8007724:	6270      	str	r0, [r6, #36]	; 0x24
 8007726:	6044      	str	r4, [r0, #4]
 8007728:	6084      	str	r4, [r0, #8]
 800772a:	6004      	str	r4, [r0, #0]
 800772c:	60c4      	str	r4, [r0, #12]
 800772e:	b13d      	cbz	r5, 8007740 <_Bfree+0x2c>
 8007730:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007732:	686a      	ldr	r2, [r5, #4]
 8007734:	68db      	ldr	r3, [r3, #12]
 8007736:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800773a:	6029      	str	r1, [r5, #0]
 800773c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007740:	bd70      	pop	{r4, r5, r6, pc}

08007742 <__multadd>:
 8007742:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007746:	461f      	mov	r7, r3
 8007748:	4606      	mov	r6, r0
 800774a:	460c      	mov	r4, r1
 800774c:	2300      	movs	r3, #0
 800774e:	690d      	ldr	r5, [r1, #16]
 8007750:	f101 0e14 	add.w	lr, r1, #20
 8007754:	f8de 0000 	ldr.w	r0, [lr]
 8007758:	3301      	adds	r3, #1
 800775a:	b281      	uxth	r1, r0
 800775c:	fb02 7101 	mla	r1, r2, r1, r7
 8007760:	0c00      	lsrs	r0, r0, #16
 8007762:	0c0f      	lsrs	r7, r1, #16
 8007764:	fb02 7000 	mla	r0, r2, r0, r7
 8007768:	b289      	uxth	r1, r1
 800776a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800776e:	429d      	cmp	r5, r3
 8007770:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007774:	f84e 1b04 	str.w	r1, [lr], #4
 8007778:	dcec      	bgt.n	8007754 <__multadd+0x12>
 800777a:	b1d7      	cbz	r7, 80077b2 <__multadd+0x70>
 800777c:	68a3      	ldr	r3, [r4, #8]
 800777e:	429d      	cmp	r5, r3
 8007780:	db12      	blt.n	80077a8 <__multadd+0x66>
 8007782:	6861      	ldr	r1, [r4, #4]
 8007784:	4630      	mov	r0, r6
 8007786:	3101      	adds	r1, #1
 8007788:	f7ff ff90 	bl	80076ac <_Balloc>
 800778c:	4680      	mov	r8, r0
 800778e:	6922      	ldr	r2, [r4, #16]
 8007790:	f104 010c 	add.w	r1, r4, #12
 8007794:	3202      	adds	r2, #2
 8007796:	0092      	lsls	r2, r2, #2
 8007798:	300c      	adds	r0, #12
 800779a:	f7fd f887 	bl	80048ac <memcpy>
 800779e:	4621      	mov	r1, r4
 80077a0:	4630      	mov	r0, r6
 80077a2:	f7ff ffb7 	bl	8007714 <_Bfree>
 80077a6:	4644      	mov	r4, r8
 80077a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80077ac:	3501      	adds	r5, #1
 80077ae:	615f      	str	r7, [r3, #20]
 80077b0:	6125      	str	r5, [r4, #16]
 80077b2:	4620      	mov	r0, r4
 80077b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080077b8 <__s2b>:
 80077b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077bc:	4615      	mov	r5, r2
 80077be:	2209      	movs	r2, #9
 80077c0:	461f      	mov	r7, r3
 80077c2:	3308      	adds	r3, #8
 80077c4:	460c      	mov	r4, r1
 80077c6:	fb93 f3f2 	sdiv	r3, r3, r2
 80077ca:	4606      	mov	r6, r0
 80077cc:	2201      	movs	r2, #1
 80077ce:	2100      	movs	r1, #0
 80077d0:	429a      	cmp	r2, r3
 80077d2:	db20      	blt.n	8007816 <__s2b+0x5e>
 80077d4:	4630      	mov	r0, r6
 80077d6:	f7ff ff69 	bl	80076ac <_Balloc>
 80077da:	9b08      	ldr	r3, [sp, #32]
 80077dc:	2d09      	cmp	r5, #9
 80077de:	6143      	str	r3, [r0, #20]
 80077e0:	f04f 0301 	mov.w	r3, #1
 80077e4:	6103      	str	r3, [r0, #16]
 80077e6:	dd19      	ble.n	800781c <__s2b+0x64>
 80077e8:	f104 0909 	add.w	r9, r4, #9
 80077ec:	46c8      	mov	r8, r9
 80077ee:	442c      	add	r4, r5
 80077f0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80077f4:	4601      	mov	r1, r0
 80077f6:	3b30      	subs	r3, #48	; 0x30
 80077f8:	220a      	movs	r2, #10
 80077fa:	4630      	mov	r0, r6
 80077fc:	f7ff ffa1 	bl	8007742 <__multadd>
 8007800:	45a0      	cmp	r8, r4
 8007802:	d1f5      	bne.n	80077f0 <__s2b+0x38>
 8007804:	f1a5 0408 	sub.w	r4, r5, #8
 8007808:	444c      	add	r4, r9
 800780a:	1b2d      	subs	r5, r5, r4
 800780c:	1963      	adds	r3, r4, r5
 800780e:	42bb      	cmp	r3, r7
 8007810:	db07      	blt.n	8007822 <__s2b+0x6a>
 8007812:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007816:	0052      	lsls	r2, r2, #1
 8007818:	3101      	adds	r1, #1
 800781a:	e7d9      	b.n	80077d0 <__s2b+0x18>
 800781c:	340a      	adds	r4, #10
 800781e:	2509      	movs	r5, #9
 8007820:	e7f3      	b.n	800780a <__s2b+0x52>
 8007822:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007826:	4601      	mov	r1, r0
 8007828:	3b30      	subs	r3, #48	; 0x30
 800782a:	220a      	movs	r2, #10
 800782c:	4630      	mov	r0, r6
 800782e:	f7ff ff88 	bl	8007742 <__multadd>
 8007832:	e7eb      	b.n	800780c <__s2b+0x54>

08007834 <__hi0bits>:
 8007834:	0c02      	lsrs	r2, r0, #16
 8007836:	0412      	lsls	r2, r2, #16
 8007838:	4603      	mov	r3, r0
 800783a:	b9b2      	cbnz	r2, 800786a <__hi0bits+0x36>
 800783c:	0403      	lsls	r3, r0, #16
 800783e:	2010      	movs	r0, #16
 8007840:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007844:	bf04      	itt	eq
 8007846:	021b      	lsleq	r3, r3, #8
 8007848:	3008      	addeq	r0, #8
 800784a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800784e:	bf04      	itt	eq
 8007850:	011b      	lsleq	r3, r3, #4
 8007852:	3004      	addeq	r0, #4
 8007854:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007858:	bf04      	itt	eq
 800785a:	009b      	lsleq	r3, r3, #2
 800785c:	3002      	addeq	r0, #2
 800785e:	2b00      	cmp	r3, #0
 8007860:	db06      	blt.n	8007870 <__hi0bits+0x3c>
 8007862:	005b      	lsls	r3, r3, #1
 8007864:	d503      	bpl.n	800786e <__hi0bits+0x3a>
 8007866:	3001      	adds	r0, #1
 8007868:	4770      	bx	lr
 800786a:	2000      	movs	r0, #0
 800786c:	e7e8      	b.n	8007840 <__hi0bits+0xc>
 800786e:	2020      	movs	r0, #32
 8007870:	4770      	bx	lr

08007872 <__lo0bits>:
 8007872:	6803      	ldr	r3, [r0, #0]
 8007874:	4601      	mov	r1, r0
 8007876:	f013 0207 	ands.w	r2, r3, #7
 800787a:	d00b      	beq.n	8007894 <__lo0bits+0x22>
 800787c:	07da      	lsls	r2, r3, #31
 800787e:	d423      	bmi.n	80078c8 <__lo0bits+0x56>
 8007880:	0798      	lsls	r0, r3, #30
 8007882:	bf49      	itett	mi
 8007884:	085b      	lsrmi	r3, r3, #1
 8007886:	089b      	lsrpl	r3, r3, #2
 8007888:	2001      	movmi	r0, #1
 800788a:	600b      	strmi	r3, [r1, #0]
 800788c:	bf5c      	itt	pl
 800788e:	600b      	strpl	r3, [r1, #0]
 8007890:	2002      	movpl	r0, #2
 8007892:	4770      	bx	lr
 8007894:	b298      	uxth	r0, r3
 8007896:	b9a8      	cbnz	r0, 80078c4 <__lo0bits+0x52>
 8007898:	2010      	movs	r0, #16
 800789a:	0c1b      	lsrs	r3, r3, #16
 800789c:	f013 0fff 	tst.w	r3, #255	; 0xff
 80078a0:	bf04      	itt	eq
 80078a2:	0a1b      	lsreq	r3, r3, #8
 80078a4:	3008      	addeq	r0, #8
 80078a6:	071a      	lsls	r2, r3, #28
 80078a8:	bf04      	itt	eq
 80078aa:	091b      	lsreq	r3, r3, #4
 80078ac:	3004      	addeq	r0, #4
 80078ae:	079a      	lsls	r2, r3, #30
 80078b0:	bf04      	itt	eq
 80078b2:	089b      	lsreq	r3, r3, #2
 80078b4:	3002      	addeq	r0, #2
 80078b6:	07da      	lsls	r2, r3, #31
 80078b8:	d402      	bmi.n	80078c0 <__lo0bits+0x4e>
 80078ba:	085b      	lsrs	r3, r3, #1
 80078bc:	d006      	beq.n	80078cc <__lo0bits+0x5a>
 80078be:	3001      	adds	r0, #1
 80078c0:	600b      	str	r3, [r1, #0]
 80078c2:	4770      	bx	lr
 80078c4:	4610      	mov	r0, r2
 80078c6:	e7e9      	b.n	800789c <__lo0bits+0x2a>
 80078c8:	2000      	movs	r0, #0
 80078ca:	4770      	bx	lr
 80078cc:	2020      	movs	r0, #32
 80078ce:	4770      	bx	lr

080078d0 <__i2b>:
 80078d0:	b510      	push	{r4, lr}
 80078d2:	460c      	mov	r4, r1
 80078d4:	2101      	movs	r1, #1
 80078d6:	f7ff fee9 	bl	80076ac <_Balloc>
 80078da:	2201      	movs	r2, #1
 80078dc:	6144      	str	r4, [r0, #20]
 80078de:	6102      	str	r2, [r0, #16]
 80078e0:	bd10      	pop	{r4, pc}

080078e2 <__multiply>:
 80078e2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078e6:	4614      	mov	r4, r2
 80078e8:	690a      	ldr	r2, [r1, #16]
 80078ea:	6923      	ldr	r3, [r4, #16]
 80078ec:	4689      	mov	r9, r1
 80078ee:	429a      	cmp	r2, r3
 80078f0:	bfbe      	ittt	lt
 80078f2:	460b      	movlt	r3, r1
 80078f4:	46a1      	movlt	r9, r4
 80078f6:	461c      	movlt	r4, r3
 80078f8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80078fc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007900:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8007904:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007908:	eb07 060a 	add.w	r6, r7, sl
 800790c:	429e      	cmp	r6, r3
 800790e:	bfc8      	it	gt
 8007910:	3101      	addgt	r1, #1
 8007912:	f7ff fecb 	bl	80076ac <_Balloc>
 8007916:	f100 0514 	add.w	r5, r0, #20
 800791a:	462b      	mov	r3, r5
 800791c:	2200      	movs	r2, #0
 800791e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007922:	4543      	cmp	r3, r8
 8007924:	d316      	bcc.n	8007954 <__multiply+0x72>
 8007926:	f104 0214 	add.w	r2, r4, #20
 800792a:	f109 0114 	add.w	r1, r9, #20
 800792e:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8007932:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007936:	9301      	str	r3, [sp, #4]
 8007938:	9c01      	ldr	r4, [sp, #4]
 800793a:	4613      	mov	r3, r2
 800793c:	4294      	cmp	r4, r2
 800793e:	d80c      	bhi.n	800795a <__multiply+0x78>
 8007940:	2e00      	cmp	r6, #0
 8007942:	dd03      	ble.n	800794c <__multiply+0x6a>
 8007944:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007948:	2b00      	cmp	r3, #0
 800794a:	d054      	beq.n	80079f6 <__multiply+0x114>
 800794c:	6106      	str	r6, [r0, #16]
 800794e:	b003      	add	sp, #12
 8007950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007954:	f843 2b04 	str.w	r2, [r3], #4
 8007958:	e7e3      	b.n	8007922 <__multiply+0x40>
 800795a:	f8b3 a000 	ldrh.w	sl, [r3]
 800795e:	3204      	adds	r2, #4
 8007960:	f1ba 0f00 	cmp.w	sl, #0
 8007964:	d020      	beq.n	80079a8 <__multiply+0xc6>
 8007966:	46ae      	mov	lr, r5
 8007968:	4689      	mov	r9, r1
 800796a:	f04f 0c00 	mov.w	ip, #0
 800796e:	f859 4b04 	ldr.w	r4, [r9], #4
 8007972:	f8be b000 	ldrh.w	fp, [lr]
 8007976:	b2a3      	uxth	r3, r4
 8007978:	fb0a b303 	mla	r3, sl, r3, fp
 800797c:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8007980:	f8de 4000 	ldr.w	r4, [lr]
 8007984:	4463      	add	r3, ip
 8007986:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800798a:	fb0a c40b 	mla	r4, sl, fp, ip
 800798e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007992:	b29b      	uxth	r3, r3
 8007994:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007998:	454f      	cmp	r7, r9
 800799a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800799e:	f84e 3b04 	str.w	r3, [lr], #4
 80079a2:	d8e4      	bhi.n	800796e <__multiply+0x8c>
 80079a4:	f8ce c000 	str.w	ip, [lr]
 80079a8:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 80079ac:	f1b9 0f00 	cmp.w	r9, #0
 80079b0:	d01f      	beq.n	80079f2 <__multiply+0x110>
 80079b2:	46ae      	mov	lr, r5
 80079b4:	468c      	mov	ip, r1
 80079b6:	f04f 0a00 	mov.w	sl, #0
 80079ba:	682b      	ldr	r3, [r5, #0]
 80079bc:	f8bc 4000 	ldrh.w	r4, [ip]
 80079c0:	f8be b002 	ldrh.w	fp, [lr, #2]
 80079c4:	b29b      	uxth	r3, r3
 80079c6:	fb09 b404 	mla	r4, r9, r4, fp
 80079ca:	44a2      	add	sl, r4
 80079cc:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 80079d0:	f84e 3b04 	str.w	r3, [lr], #4
 80079d4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80079d8:	f8be 4000 	ldrh.w	r4, [lr]
 80079dc:	0c1b      	lsrs	r3, r3, #16
 80079de:	fb09 4303 	mla	r3, r9, r3, r4
 80079e2:	4567      	cmp	r7, ip
 80079e4:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 80079e8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80079ec:	d8e6      	bhi.n	80079bc <__multiply+0xda>
 80079ee:	f8ce 3000 	str.w	r3, [lr]
 80079f2:	3504      	adds	r5, #4
 80079f4:	e7a0      	b.n	8007938 <__multiply+0x56>
 80079f6:	3e01      	subs	r6, #1
 80079f8:	e7a2      	b.n	8007940 <__multiply+0x5e>
	...

080079fc <__pow5mult>:
 80079fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a00:	4615      	mov	r5, r2
 8007a02:	f012 0203 	ands.w	r2, r2, #3
 8007a06:	4606      	mov	r6, r0
 8007a08:	460f      	mov	r7, r1
 8007a0a:	d007      	beq.n	8007a1c <__pow5mult+0x20>
 8007a0c:	4c21      	ldr	r4, [pc, #132]	; (8007a94 <__pow5mult+0x98>)
 8007a0e:	3a01      	subs	r2, #1
 8007a10:	2300      	movs	r3, #0
 8007a12:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007a16:	f7ff fe94 	bl	8007742 <__multadd>
 8007a1a:	4607      	mov	r7, r0
 8007a1c:	10ad      	asrs	r5, r5, #2
 8007a1e:	d035      	beq.n	8007a8c <__pow5mult+0x90>
 8007a20:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007a22:	b93c      	cbnz	r4, 8007a34 <__pow5mult+0x38>
 8007a24:	2010      	movs	r0, #16
 8007a26:	f7ff fbd5 	bl	80071d4 <malloc>
 8007a2a:	6270      	str	r0, [r6, #36]	; 0x24
 8007a2c:	6044      	str	r4, [r0, #4]
 8007a2e:	6084      	str	r4, [r0, #8]
 8007a30:	6004      	str	r4, [r0, #0]
 8007a32:	60c4      	str	r4, [r0, #12]
 8007a34:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007a38:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007a3c:	b94c      	cbnz	r4, 8007a52 <__pow5mult+0x56>
 8007a3e:	f240 2171 	movw	r1, #625	; 0x271
 8007a42:	4630      	mov	r0, r6
 8007a44:	f7ff ff44 	bl	80078d0 <__i2b>
 8007a48:	2300      	movs	r3, #0
 8007a4a:	4604      	mov	r4, r0
 8007a4c:	f8c8 0008 	str.w	r0, [r8, #8]
 8007a50:	6003      	str	r3, [r0, #0]
 8007a52:	f04f 0800 	mov.w	r8, #0
 8007a56:	07eb      	lsls	r3, r5, #31
 8007a58:	d50a      	bpl.n	8007a70 <__pow5mult+0x74>
 8007a5a:	4639      	mov	r1, r7
 8007a5c:	4622      	mov	r2, r4
 8007a5e:	4630      	mov	r0, r6
 8007a60:	f7ff ff3f 	bl	80078e2 <__multiply>
 8007a64:	4681      	mov	r9, r0
 8007a66:	4639      	mov	r1, r7
 8007a68:	4630      	mov	r0, r6
 8007a6a:	f7ff fe53 	bl	8007714 <_Bfree>
 8007a6e:	464f      	mov	r7, r9
 8007a70:	106d      	asrs	r5, r5, #1
 8007a72:	d00b      	beq.n	8007a8c <__pow5mult+0x90>
 8007a74:	6820      	ldr	r0, [r4, #0]
 8007a76:	b938      	cbnz	r0, 8007a88 <__pow5mult+0x8c>
 8007a78:	4622      	mov	r2, r4
 8007a7a:	4621      	mov	r1, r4
 8007a7c:	4630      	mov	r0, r6
 8007a7e:	f7ff ff30 	bl	80078e2 <__multiply>
 8007a82:	6020      	str	r0, [r4, #0]
 8007a84:	f8c0 8000 	str.w	r8, [r0]
 8007a88:	4604      	mov	r4, r0
 8007a8a:	e7e4      	b.n	8007a56 <__pow5mult+0x5a>
 8007a8c:	4638      	mov	r0, r7
 8007a8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a92:	bf00      	nop
 8007a94:	0800a8e0 	.word	0x0800a8e0

08007a98 <__lshift>:
 8007a98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a9c:	460c      	mov	r4, r1
 8007a9e:	4607      	mov	r7, r0
 8007aa0:	4616      	mov	r6, r2
 8007aa2:	6923      	ldr	r3, [r4, #16]
 8007aa4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007aa8:	eb0a 0903 	add.w	r9, sl, r3
 8007aac:	6849      	ldr	r1, [r1, #4]
 8007aae:	68a3      	ldr	r3, [r4, #8]
 8007ab0:	f109 0501 	add.w	r5, r9, #1
 8007ab4:	42ab      	cmp	r3, r5
 8007ab6:	db31      	blt.n	8007b1c <__lshift+0x84>
 8007ab8:	4638      	mov	r0, r7
 8007aba:	f7ff fdf7 	bl	80076ac <_Balloc>
 8007abe:	2200      	movs	r2, #0
 8007ac0:	4680      	mov	r8, r0
 8007ac2:	4611      	mov	r1, r2
 8007ac4:	f100 0314 	add.w	r3, r0, #20
 8007ac8:	4552      	cmp	r2, sl
 8007aca:	db2a      	blt.n	8007b22 <__lshift+0x8a>
 8007acc:	6920      	ldr	r0, [r4, #16]
 8007ace:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007ad2:	f104 0114 	add.w	r1, r4, #20
 8007ad6:	f016 021f 	ands.w	r2, r6, #31
 8007ada:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8007ade:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8007ae2:	d022      	beq.n	8007b2a <__lshift+0x92>
 8007ae4:	2000      	movs	r0, #0
 8007ae6:	f1c2 0c20 	rsb	ip, r2, #32
 8007aea:	680e      	ldr	r6, [r1, #0]
 8007aec:	4096      	lsls	r6, r2
 8007aee:	4330      	orrs	r0, r6
 8007af0:	f843 0b04 	str.w	r0, [r3], #4
 8007af4:	f851 0b04 	ldr.w	r0, [r1], #4
 8007af8:	458e      	cmp	lr, r1
 8007afa:	fa20 f00c 	lsr.w	r0, r0, ip
 8007afe:	d8f4      	bhi.n	8007aea <__lshift+0x52>
 8007b00:	6018      	str	r0, [r3, #0]
 8007b02:	b108      	cbz	r0, 8007b08 <__lshift+0x70>
 8007b04:	f109 0502 	add.w	r5, r9, #2
 8007b08:	3d01      	subs	r5, #1
 8007b0a:	4638      	mov	r0, r7
 8007b0c:	f8c8 5010 	str.w	r5, [r8, #16]
 8007b10:	4621      	mov	r1, r4
 8007b12:	f7ff fdff 	bl	8007714 <_Bfree>
 8007b16:	4640      	mov	r0, r8
 8007b18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b1c:	3101      	adds	r1, #1
 8007b1e:	005b      	lsls	r3, r3, #1
 8007b20:	e7c8      	b.n	8007ab4 <__lshift+0x1c>
 8007b22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8007b26:	3201      	adds	r2, #1
 8007b28:	e7ce      	b.n	8007ac8 <__lshift+0x30>
 8007b2a:	3b04      	subs	r3, #4
 8007b2c:	f851 2b04 	ldr.w	r2, [r1], #4
 8007b30:	458e      	cmp	lr, r1
 8007b32:	f843 2f04 	str.w	r2, [r3, #4]!
 8007b36:	d8f9      	bhi.n	8007b2c <__lshift+0x94>
 8007b38:	e7e6      	b.n	8007b08 <__lshift+0x70>

08007b3a <__mcmp>:
 8007b3a:	6903      	ldr	r3, [r0, #16]
 8007b3c:	690a      	ldr	r2, [r1, #16]
 8007b3e:	b530      	push	{r4, r5, lr}
 8007b40:	1a9b      	subs	r3, r3, r2
 8007b42:	d10c      	bne.n	8007b5e <__mcmp+0x24>
 8007b44:	0092      	lsls	r2, r2, #2
 8007b46:	3014      	adds	r0, #20
 8007b48:	3114      	adds	r1, #20
 8007b4a:	1884      	adds	r4, r0, r2
 8007b4c:	4411      	add	r1, r2
 8007b4e:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007b52:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007b56:	4295      	cmp	r5, r2
 8007b58:	d003      	beq.n	8007b62 <__mcmp+0x28>
 8007b5a:	d305      	bcc.n	8007b68 <__mcmp+0x2e>
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	4618      	mov	r0, r3
 8007b60:	bd30      	pop	{r4, r5, pc}
 8007b62:	42a0      	cmp	r0, r4
 8007b64:	d3f3      	bcc.n	8007b4e <__mcmp+0x14>
 8007b66:	e7fa      	b.n	8007b5e <__mcmp+0x24>
 8007b68:	f04f 33ff 	mov.w	r3, #4294967295
 8007b6c:	e7f7      	b.n	8007b5e <__mcmp+0x24>

08007b6e <__mdiff>:
 8007b6e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b72:	460d      	mov	r5, r1
 8007b74:	4607      	mov	r7, r0
 8007b76:	4611      	mov	r1, r2
 8007b78:	4628      	mov	r0, r5
 8007b7a:	4614      	mov	r4, r2
 8007b7c:	f7ff ffdd 	bl	8007b3a <__mcmp>
 8007b80:	1e06      	subs	r6, r0, #0
 8007b82:	d108      	bne.n	8007b96 <__mdiff+0x28>
 8007b84:	4631      	mov	r1, r6
 8007b86:	4638      	mov	r0, r7
 8007b88:	f7ff fd90 	bl	80076ac <_Balloc>
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	6146      	str	r6, [r0, #20]
 8007b90:	6103      	str	r3, [r0, #16]
 8007b92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b96:	bfa4      	itt	ge
 8007b98:	4623      	movge	r3, r4
 8007b9a:	462c      	movge	r4, r5
 8007b9c:	4638      	mov	r0, r7
 8007b9e:	6861      	ldr	r1, [r4, #4]
 8007ba0:	bfa6      	itte	ge
 8007ba2:	461d      	movge	r5, r3
 8007ba4:	2600      	movge	r6, #0
 8007ba6:	2601      	movlt	r6, #1
 8007ba8:	f7ff fd80 	bl	80076ac <_Balloc>
 8007bac:	f04f 0c00 	mov.w	ip, #0
 8007bb0:	60c6      	str	r6, [r0, #12]
 8007bb2:	692b      	ldr	r3, [r5, #16]
 8007bb4:	6926      	ldr	r6, [r4, #16]
 8007bb6:	f104 0214 	add.w	r2, r4, #20
 8007bba:	f105 0914 	add.w	r9, r5, #20
 8007bbe:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8007bc2:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007bc6:	f100 0114 	add.w	r1, r0, #20
 8007bca:	f852 ab04 	ldr.w	sl, [r2], #4
 8007bce:	f859 5b04 	ldr.w	r5, [r9], #4
 8007bd2:	fa1f f38a 	uxth.w	r3, sl
 8007bd6:	4463      	add	r3, ip
 8007bd8:	b2ac      	uxth	r4, r5
 8007bda:	1b1b      	subs	r3, r3, r4
 8007bdc:	0c2c      	lsrs	r4, r5, #16
 8007bde:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8007be2:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8007be6:	b29b      	uxth	r3, r3
 8007be8:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8007bec:	45c8      	cmp	r8, r9
 8007bee:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8007bf2:	4696      	mov	lr, r2
 8007bf4:	f841 4b04 	str.w	r4, [r1], #4
 8007bf8:	d8e7      	bhi.n	8007bca <__mdiff+0x5c>
 8007bfa:	45be      	cmp	lr, r7
 8007bfc:	d305      	bcc.n	8007c0a <__mdiff+0x9c>
 8007bfe:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8007c02:	b18b      	cbz	r3, 8007c28 <__mdiff+0xba>
 8007c04:	6106      	str	r6, [r0, #16]
 8007c06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c0a:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007c0e:	b2a2      	uxth	r2, r4
 8007c10:	4462      	add	r2, ip
 8007c12:	1413      	asrs	r3, r2, #16
 8007c14:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007c18:	b292      	uxth	r2, r2
 8007c1a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007c1e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007c22:	f841 2b04 	str.w	r2, [r1], #4
 8007c26:	e7e8      	b.n	8007bfa <__mdiff+0x8c>
 8007c28:	3e01      	subs	r6, #1
 8007c2a:	e7e8      	b.n	8007bfe <__mdiff+0x90>

08007c2c <__ulp>:
 8007c2c:	4b10      	ldr	r3, [pc, #64]	; (8007c70 <__ulp+0x44>)
 8007c2e:	400b      	ands	r3, r1
 8007c30:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	dd02      	ble.n	8007c3e <__ulp+0x12>
 8007c38:	2000      	movs	r0, #0
 8007c3a:	4619      	mov	r1, r3
 8007c3c:	4770      	bx	lr
 8007c3e:	425b      	negs	r3, r3
 8007c40:	151b      	asrs	r3, r3, #20
 8007c42:	2b13      	cmp	r3, #19
 8007c44:	f04f 0000 	mov.w	r0, #0
 8007c48:	f04f 0100 	mov.w	r1, #0
 8007c4c:	dc04      	bgt.n	8007c58 <__ulp+0x2c>
 8007c4e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8007c52:	fa42 f103 	asr.w	r1, r2, r3
 8007c56:	4770      	bx	lr
 8007c58:	2201      	movs	r2, #1
 8007c5a:	3b14      	subs	r3, #20
 8007c5c:	2b1e      	cmp	r3, #30
 8007c5e:	bfce      	itee	gt
 8007c60:	4613      	movgt	r3, r2
 8007c62:	f1c3 031f 	rsble	r3, r3, #31
 8007c66:	fa02 f303 	lslle.w	r3, r2, r3
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	4770      	bx	lr
 8007c6e:	bf00      	nop
 8007c70:	7ff00000 	.word	0x7ff00000

08007c74 <__b2d>:
 8007c74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c78:	6907      	ldr	r7, [r0, #16]
 8007c7a:	f100 0914 	add.w	r9, r0, #20
 8007c7e:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8007c82:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8007c86:	f1a7 0804 	sub.w	r8, r7, #4
 8007c8a:	4630      	mov	r0, r6
 8007c8c:	f7ff fdd2 	bl	8007834 <__hi0bits>
 8007c90:	f1c0 0320 	rsb	r3, r0, #32
 8007c94:	280a      	cmp	r0, #10
 8007c96:	600b      	str	r3, [r1, #0]
 8007c98:	491e      	ldr	r1, [pc, #120]	; (8007d14 <__b2d+0xa0>)
 8007c9a:	dc17      	bgt.n	8007ccc <__b2d+0x58>
 8007c9c:	45c1      	cmp	r9, r8
 8007c9e:	bf28      	it	cs
 8007ca0:	2200      	movcs	r2, #0
 8007ca2:	f1c0 0e0b 	rsb	lr, r0, #11
 8007ca6:	fa26 f30e 	lsr.w	r3, r6, lr
 8007caa:	bf38      	it	cc
 8007cac:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8007cb0:	ea43 0501 	orr.w	r5, r3, r1
 8007cb4:	f100 0315 	add.w	r3, r0, #21
 8007cb8:	fa06 f303 	lsl.w	r3, r6, r3
 8007cbc:	fa22 f20e 	lsr.w	r2, r2, lr
 8007cc0:	ea43 0402 	orr.w	r4, r3, r2
 8007cc4:	4620      	mov	r0, r4
 8007cc6:	4629      	mov	r1, r5
 8007cc8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ccc:	45c1      	cmp	r9, r8
 8007cce:	bf3a      	itte	cc
 8007cd0:	f1a7 0808 	subcc.w	r8, r7, #8
 8007cd4:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8007cd8:	2200      	movcs	r2, #0
 8007cda:	f1b0 030b 	subs.w	r3, r0, #11
 8007cde:	d015      	beq.n	8007d0c <__b2d+0x98>
 8007ce0:	409e      	lsls	r6, r3
 8007ce2:	f1c3 0720 	rsb	r7, r3, #32
 8007ce6:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 8007cea:	fa22 f107 	lsr.w	r1, r2, r7
 8007cee:	45c8      	cmp	r8, r9
 8007cf0:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 8007cf4:	ea46 0501 	orr.w	r5, r6, r1
 8007cf8:	bf94      	ite	ls
 8007cfa:	2100      	movls	r1, #0
 8007cfc:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8007d00:	fa02 f003 	lsl.w	r0, r2, r3
 8007d04:	40f9      	lsrs	r1, r7
 8007d06:	ea40 0401 	orr.w	r4, r0, r1
 8007d0a:	e7db      	b.n	8007cc4 <__b2d+0x50>
 8007d0c:	ea46 0501 	orr.w	r5, r6, r1
 8007d10:	4614      	mov	r4, r2
 8007d12:	e7d7      	b.n	8007cc4 <__b2d+0x50>
 8007d14:	3ff00000 	.word	0x3ff00000

08007d18 <__d2b>:
 8007d18:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007d1c:	461c      	mov	r4, r3
 8007d1e:	2101      	movs	r1, #1
 8007d20:	4690      	mov	r8, r2
 8007d22:	9e08      	ldr	r6, [sp, #32]
 8007d24:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007d26:	f7ff fcc1 	bl	80076ac <_Balloc>
 8007d2a:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8007d2e:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8007d32:	4607      	mov	r7, r0
 8007d34:	bb34      	cbnz	r4, 8007d84 <__d2b+0x6c>
 8007d36:	9201      	str	r2, [sp, #4]
 8007d38:	f1b8 0f00 	cmp.w	r8, #0
 8007d3c:	d027      	beq.n	8007d8e <__d2b+0x76>
 8007d3e:	a802      	add	r0, sp, #8
 8007d40:	f840 8d08 	str.w	r8, [r0, #-8]!
 8007d44:	f7ff fd95 	bl	8007872 <__lo0bits>
 8007d48:	9900      	ldr	r1, [sp, #0]
 8007d4a:	b1f0      	cbz	r0, 8007d8a <__d2b+0x72>
 8007d4c:	9a01      	ldr	r2, [sp, #4]
 8007d4e:	f1c0 0320 	rsb	r3, r0, #32
 8007d52:	fa02 f303 	lsl.w	r3, r2, r3
 8007d56:	430b      	orrs	r3, r1
 8007d58:	40c2      	lsrs	r2, r0
 8007d5a:	617b      	str	r3, [r7, #20]
 8007d5c:	9201      	str	r2, [sp, #4]
 8007d5e:	9b01      	ldr	r3, [sp, #4]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	bf14      	ite	ne
 8007d64:	2102      	movne	r1, #2
 8007d66:	2101      	moveq	r1, #1
 8007d68:	61bb      	str	r3, [r7, #24]
 8007d6a:	6139      	str	r1, [r7, #16]
 8007d6c:	b1c4      	cbz	r4, 8007da0 <__d2b+0x88>
 8007d6e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8007d72:	4404      	add	r4, r0
 8007d74:	6034      	str	r4, [r6, #0]
 8007d76:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007d7a:	6028      	str	r0, [r5, #0]
 8007d7c:	4638      	mov	r0, r7
 8007d7e:	b002      	add	sp, #8
 8007d80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d84:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007d88:	e7d5      	b.n	8007d36 <__d2b+0x1e>
 8007d8a:	6179      	str	r1, [r7, #20]
 8007d8c:	e7e7      	b.n	8007d5e <__d2b+0x46>
 8007d8e:	a801      	add	r0, sp, #4
 8007d90:	f7ff fd6f 	bl	8007872 <__lo0bits>
 8007d94:	2101      	movs	r1, #1
 8007d96:	9b01      	ldr	r3, [sp, #4]
 8007d98:	6139      	str	r1, [r7, #16]
 8007d9a:	617b      	str	r3, [r7, #20]
 8007d9c:	3020      	adds	r0, #32
 8007d9e:	e7e5      	b.n	8007d6c <__d2b+0x54>
 8007da0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007da4:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8007da8:	6030      	str	r0, [r6, #0]
 8007daa:	6918      	ldr	r0, [r3, #16]
 8007dac:	f7ff fd42 	bl	8007834 <__hi0bits>
 8007db0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007db4:	e7e1      	b.n	8007d7a <__d2b+0x62>

08007db6 <__ratio>:
 8007db6:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007dba:	4688      	mov	r8, r1
 8007dbc:	4669      	mov	r1, sp
 8007dbe:	4681      	mov	r9, r0
 8007dc0:	f7ff ff58 	bl	8007c74 <__b2d>
 8007dc4:	460d      	mov	r5, r1
 8007dc6:	4604      	mov	r4, r0
 8007dc8:	a901      	add	r1, sp, #4
 8007dca:	4640      	mov	r0, r8
 8007dcc:	f7ff ff52 	bl	8007c74 <__b2d>
 8007dd0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007dd4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007dd8:	9e00      	ldr	r6, [sp, #0]
 8007dda:	1a9a      	subs	r2, r3, r2
 8007ddc:	9b01      	ldr	r3, [sp, #4]
 8007dde:	1af3      	subs	r3, r6, r3
 8007de0:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	bfd6      	itet	le
 8007de8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007dec:	eb05 5503 	addgt.w	r5, r5, r3, lsl #20
 8007df0:	eb01 5103 	addle.w	r1, r1, r3, lsl #20
 8007df4:	4602      	mov	r2, r0
 8007df6:	460b      	mov	r3, r1
 8007df8:	4620      	mov	r0, r4
 8007dfa:	4629      	mov	r1, r5
 8007dfc:	f7f8 fc9c 	bl	8000738 <__aeabi_ddiv>
 8007e00:	b002      	add	sp, #8
 8007e02:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}

08007e06 <__copybits>:
 8007e06:	3901      	subs	r1, #1
 8007e08:	b510      	push	{r4, lr}
 8007e0a:	1149      	asrs	r1, r1, #5
 8007e0c:	6914      	ldr	r4, [r2, #16]
 8007e0e:	3101      	adds	r1, #1
 8007e10:	f102 0314 	add.w	r3, r2, #20
 8007e14:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007e18:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007e1c:	42a3      	cmp	r3, r4
 8007e1e:	4602      	mov	r2, r0
 8007e20:	d303      	bcc.n	8007e2a <__copybits+0x24>
 8007e22:	2300      	movs	r3, #0
 8007e24:	428a      	cmp	r2, r1
 8007e26:	d305      	bcc.n	8007e34 <__copybits+0x2e>
 8007e28:	bd10      	pop	{r4, pc}
 8007e2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e2e:	f840 2b04 	str.w	r2, [r0], #4
 8007e32:	e7f3      	b.n	8007e1c <__copybits+0x16>
 8007e34:	f842 3b04 	str.w	r3, [r2], #4
 8007e38:	e7f4      	b.n	8007e24 <__copybits+0x1e>

08007e3a <__any_on>:
 8007e3a:	f100 0214 	add.w	r2, r0, #20
 8007e3e:	6900      	ldr	r0, [r0, #16]
 8007e40:	114b      	asrs	r3, r1, #5
 8007e42:	4298      	cmp	r0, r3
 8007e44:	b510      	push	{r4, lr}
 8007e46:	db11      	blt.n	8007e6c <__any_on+0x32>
 8007e48:	dd0a      	ble.n	8007e60 <__any_on+0x26>
 8007e4a:	f011 011f 	ands.w	r1, r1, #31
 8007e4e:	d007      	beq.n	8007e60 <__any_on+0x26>
 8007e50:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007e54:	fa24 f001 	lsr.w	r0, r4, r1
 8007e58:	fa00 f101 	lsl.w	r1, r0, r1
 8007e5c:	428c      	cmp	r4, r1
 8007e5e:	d10b      	bne.n	8007e78 <__any_on+0x3e>
 8007e60:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007e64:	4293      	cmp	r3, r2
 8007e66:	d803      	bhi.n	8007e70 <__any_on+0x36>
 8007e68:	2000      	movs	r0, #0
 8007e6a:	bd10      	pop	{r4, pc}
 8007e6c:	4603      	mov	r3, r0
 8007e6e:	e7f7      	b.n	8007e60 <__any_on+0x26>
 8007e70:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007e74:	2900      	cmp	r1, #0
 8007e76:	d0f5      	beq.n	8007e64 <__any_on+0x2a>
 8007e78:	2001      	movs	r0, #1
 8007e7a:	bd10      	pop	{r4, pc}

08007e7c <_sbrk_r>:
 8007e7c:	b538      	push	{r3, r4, r5, lr}
 8007e7e:	2300      	movs	r3, #0
 8007e80:	4c05      	ldr	r4, [pc, #20]	; (8007e98 <_sbrk_r+0x1c>)
 8007e82:	4605      	mov	r5, r0
 8007e84:	4608      	mov	r0, r1
 8007e86:	6023      	str	r3, [r4, #0]
 8007e88:	f002 f83c 	bl	8009f04 <_sbrk>
 8007e8c:	1c43      	adds	r3, r0, #1
 8007e8e:	d102      	bne.n	8007e96 <_sbrk_r+0x1a>
 8007e90:	6823      	ldr	r3, [r4, #0]
 8007e92:	b103      	cbz	r3, 8007e96 <_sbrk_r+0x1a>
 8007e94:	602b      	str	r3, [r5, #0]
 8007e96:	bd38      	pop	{r3, r4, r5, pc}
 8007e98:	20001648 	.word	0x20001648

08007e9c <__sccl>:
 8007e9c:	b570      	push	{r4, r5, r6, lr}
 8007e9e:	780b      	ldrb	r3, [r1, #0]
 8007ea0:	1e44      	subs	r4, r0, #1
 8007ea2:	2b5e      	cmp	r3, #94	; 0x5e
 8007ea4:	bf13      	iteet	ne
 8007ea6:	1c4a      	addne	r2, r1, #1
 8007ea8:	1c8a      	addeq	r2, r1, #2
 8007eaa:	784b      	ldrbeq	r3, [r1, #1]
 8007eac:	2100      	movne	r1, #0
 8007eae:	bf08      	it	eq
 8007eb0:	2101      	moveq	r1, #1
 8007eb2:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8007eb6:	f804 1f01 	strb.w	r1, [r4, #1]!
 8007eba:	42a5      	cmp	r5, r4
 8007ebc:	d1fb      	bne.n	8007eb6 <__sccl+0x1a>
 8007ebe:	b913      	cbnz	r3, 8007ec6 <__sccl+0x2a>
 8007ec0:	3a01      	subs	r2, #1
 8007ec2:	4610      	mov	r0, r2
 8007ec4:	bd70      	pop	{r4, r5, r6, pc}
 8007ec6:	f081 0401 	eor.w	r4, r1, #1
 8007eca:	4611      	mov	r1, r2
 8007ecc:	54c4      	strb	r4, [r0, r3]
 8007ece:	780d      	ldrb	r5, [r1, #0]
 8007ed0:	1c4a      	adds	r2, r1, #1
 8007ed2:	2d2d      	cmp	r5, #45	; 0x2d
 8007ed4:	d006      	beq.n	8007ee4 <__sccl+0x48>
 8007ed6:	2d5d      	cmp	r5, #93	; 0x5d
 8007ed8:	d0f3      	beq.n	8007ec2 <__sccl+0x26>
 8007eda:	b90d      	cbnz	r5, 8007ee0 <__sccl+0x44>
 8007edc:	460a      	mov	r2, r1
 8007ede:	e7f0      	b.n	8007ec2 <__sccl+0x26>
 8007ee0:	462b      	mov	r3, r5
 8007ee2:	e7f2      	b.n	8007eca <__sccl+0x2e>
 8007ee4:	784e      	ldrb	r6, [r1, #1]
 8007ee6:	2e5d      	cmp	r6, #93	; 0x5d
 8007ee8:	d0fa      	beq.n	8007ee0 <__sccl+0x44>
 8007eea:	42b3      	cmp	r3, r6
 8007eec:	dcf8      	bgt.n	8007ee0 <__sccl+0x44>
 8007eee:	3102      	adds	r1, #2
 8007ef0:	3301      	adds	r3, #1
 8007ef2:	429e      	cmp	r6, r3
 8007ef4:	54c4      	strb	r4, [r0, r3]
 8007ef6:	dcfb      	bgt.n	8007ef0 <__sccl+0x54>
 8007ef8:	e7e9      	b.n	8007ece <__sccl+0x32>
	...

08007efc <nanf>:
 8007efc:	4800      	ldr	r0, [pc, #0]	; (8007f00 <nanf+0x4>)
 8007efe:	4770      	bx	lr
 8007f00:	7fc00000 	.word	0x7fc00000

08007f04 <sulp>:
 8007f04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f08:	460f      	mov	r7, r1
 8007f0a:	4690      	mov	r8, r2
 8007f0c:	f7ff fe8e 	bl	8007c2c <__ulp>
 8007f10:	4604      	mov	r4, r0
 8007f12:	460d      	mov	r5, r1
 8007f14:	f1b8 0f00 	cmp.w	r8, #0
 8007f18:	d011      	beq.n	8007f3e <sulp+0x3a>
 8007f1a:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8007f1e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	dd0b      	ble.n	8007f3e <sulp+0x3a>
 8007f26:	2400      	movs	r4, #0
 8007f28:	051b      	lsls	r3, r3, #20
 8007f2a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007f2e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007f32:	4622      	mov	r2, r4
 8007f34:	462b      	mov	r3, r5
 8007f36:	f7f8 fad5 	bl	80004e4 <__aeabi_dmul>
 8007f3a:	4604      	mov	r4, r0
 8007f3c:	460d      	mov	r5, r1
 8007f3e:	4620      	mov	r0, r4
 8007f40:	4629      	mov	r1, r5
 8007f42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08007f48 <_strtod_l>:
 8007f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f4c:	4699      	mov	r9, r3
 8007f4e:	2300      	movs	r3, #0
 8007f50:	b09f      	sub	sp, #124	; 0x7c
 8007f52:	4680      	mov	r8, r0
 8007f54:	4648      	mov	r0, r9
 8007f56:	460c      	mov	r4, r1
 8007f58:	9215      	str	r2, [sp, #84]	; 0x54
 8007f5a:	931a      	str	r3, [sp, #104]	; 0x68
 8007f5c:	f7ff f92a 	bl	80071b4 <__localeconv_l>
 8007f60:	4607      	mov	r7, r0
 8007f62:	6800      	ldr	r0, [r0, #0]
 8007f64:	f7f8 f8fe 	bl	8000164 <strlen>
 8007f68:	f04f 0a00 	mov.w	sl, #0
 8007f6c:	4605      	mov	r5, r0
 8007f6e:	f04f 0b00 	mov.w	fp, #0
 8007f72:	9419      	str	r4, [sp, #100]	; 0x64
 8007f74:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007f76:	781a      	ldrb	r2, [r3, #0]
 8007f78:	2a0d      	cmp	r2, #13
 8007f7a:	d833      	bhi.n	8007fe4 <_strtod_l+0x9c>
 8007f7c:	2a09      	cmp	r2, #9
 8007f7e:	d237      	bcs.n	8007ff0 <_strtod_l+0xa8>
 8007f80:	2a00      	cmp	r2, #0
 8007f82:	d03f      	beq.n	8008004 <_strtod_l+0xbc>
 8007f84:	2300      	movs	r3, #0
 8007f86:	9309      	str	r3, [sp, #36]	; 0x24
 8007f88:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8007f8a:	7833      	ldrb	r3, [r6, #0]
 8007f8c:	2b30      	cmp	r3, #48	; 0x30
 8007f8e:	f040 8101 	bne.w	8008194 <_strtod_l+0x24c>
 8007f92:	7873      	ldrb	r3, [r6, #1]
 8007f94:	2b58      	cmp	r3, #88	; 0x58
 8007f96:	d001      	beq.n	8007f9c <_strtod_l+0x54>
 8007f98:	2b78      	cmp	r3, #120	; 0x78
 8007f9a:	d16b      	bne.n	8008074 <_strtod_l+0x12c>
 8007f9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f9e:	f8cd 9008 	str.w	r9, [sp, #8]
 8007fa2:	9301      	str	r3, [sp, #4]
 8007fa4:	ab1a      	add	r3, sp, #104	; 0x68
 8007fa6:	9300      	str	r3, [sp, #0]
 8007fa8:	4aaa      	ldr	r2, [pc, #680]	; (8008254 <_strtod_l+0x30c>)
 8007faa:	ab1b      	add	r3, sp, #108	; 0x6c
 8007fac:	a919      	add	r1, sp, #100	; 0x64
 8007fae:	4640      	mov	r0, r8
 8007fb0:	f001 fb36 	bl	8009620 <__gethex>
 8007fb4:	f010 0407 	ands.w	r4, r0, #7
 8007fb8:	4605      	mov	r5, r0
 8007fba:	d005      	beq.n	8007fc8 <_strtod_l+0x80>
 8007fbc:	2c06      	cmp	r4, #6
 8007fbe:	d12b      	bne.n	8008018 <_strtod_l+0xd0>
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	3601      	adds	r6, #1
 8007fc4:	9619      	str	r6, [sp, #100]	; 0x64
 8007fc6:	9309      	str	r3, [sp, #36]	; 0x24
 8007fc8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	f040 859d 	bne.w	8008b0a <_strtod_l+0xbc2>
 8007fd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fd2:	b1e3      	cbz	r3, 800800e <_strtod_l+0xc6>
 8007fd4:	4652      	mov	r2, sl
 8007fd6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007fda:	4610      	mov	r0, r2
 8007fdc:	4619      	mov	r1, r3
 8007fde:	b01f      	add	sp, #124	; 0x7c
 8007fe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fe4:	2a2b      	cmp	r2, #43	; 0x2b
 8007fe6:	d006      	beq.n	8007ff6 <_strtod_l+0xae>
 8007fe8:	2a2d      	cmp	r2, #45	; 0x2d
 8007fea:	d013      	beq.n	8008014 <_strtod_l+0xcc>
 8007fec:	2a20      	cmp	r2, #32
 8007fee:	d1c9      	bne.n	8007f84 <_strtod_l+0x3c>
 8007ff0:	3301      	adds	r3, #1
 8007ff2:	9319      	str	r3, [sp, #100]	; 0x64
 8007ff4:	e7be      	b.n	8007f74 <_strtod_l+0x2c>
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	9209      	str	r2, [sp, #36]	; 0x24
 8007ffa:	1c5a      	adds	r2, r3, #1
 8007ffc:	9219      	str	r2, [sp, #100]	; 0x64
 8007ffe:	785b      	ldrb	r3, [r3, #1]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d1c1      	bne.n	8007f88 <_strtod_l+0x40>
 8008004:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008006:	9419      	str	r4, [sp, #100]	; 0x64
 8008008:	2b00      	cmp	r3, #0
 800800a:	f040 857c 	bne.w	8008b06 <_strtod_l+0xbbe>
 800800e:	4652      	mov	r2, sl
 8008010:	465b      	mov	r3, fp
 8008012:	e7e2      	b.n	8007fda <_strtod_l+0x92>
 8008014:	2201      	movs	r2, #1
 8008016:	e7ef      	b.n	8007ff8 <_strtod_l+0xb0>
 8008018:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800801a:	b13a      	cbz	r2, 800802c <_strtod_l+0xe4>
 800801c:	2135      	movs	r1, #53	; 0x35
 800801e:	a81c      	add	r0, sp, #112	; 0x70
 8008020:	f7ff fef1 	bl	8007e06 <__copybits>
 8008024:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008026:	4640      	mov	r0, r8
 8008028:	f7ff fb74 	bl	8007714 <_Bfree>
 800802c:	3c01      	subs	r4, #1
 800802e:	2c04      	cmp	r4, #4
 8008030:	d808      	bhi.n	8008044 <_strtod_l+0xfc>
 8008032:	e8df f004 	tbb	[pc, r4]
 8008036:	030c      	.short	0x030c
 8008038:	1a17      	.short	0x1a17
 800803a:	0c          	.byte	0x0c
 800803b:	00          	.byte	0x00
 800803c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8008040:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 8008044:	0729      	lsls	r1, r5, #28
 8008046:	d5bf      	bpl.n	8007fc8 <_strtod_l+0x80>
 8008048:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800804c:	e7bc      	b.n	8007fc8 <_strtod_l+0x80>
 800804e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008050:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008052:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008056:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800805a:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 800805e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008062:	e7ef      	b.n	8008044 <_strtod_l+0xfc>
 8008064:	f8df b1f8 	ldr.w	fp, [pc, #504]	; 8008260 <_strtod_l+0x318>
 8008068:	e7ec      	b.n	8008044 <_strtod_l+0xfc>
 800806a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800806e:	f04f 3aff 	mov.w	sl, #4294967295
 8008072:	e7e7      	b.n	8008044 <_strtod_l+0xfc>
 8008074:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008076:	1c5a      	adds	r2, r3, #1
 8008078:	9219      	str	r2, [sp, #100]	; 0x64
 800807a:	785b      	ldrb	r3, [r3, #1]
 800807c:	2b30      	cmp	r3, #48	; 0x30
 800807e:	d0f9      	beq.n	8008074 <_strtod_l+0x12c>
 8008080:	2b00      	cmp	r3, #0
 8008082:	d0a1      	beq.n	8007fc8 <_strtod_l+0x80>
 8008084:	2301      	movs	r3, #1
 8008086:	9308      	str	r3, [sp, #32]
 8008088:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800808a:	220a      	movs	r2, #10
 800808c:	930a      	str	r3, [sp, #40]	; 0x28
 800808e:	2300      	movs	r3, #0
 8008090:	9305      	str	r3, [sp, #20]
 8008092:	9306      	str	r3, [sp, #24]
 8008094:	9304      	str	r3, [sp, #16]
 8008096:	9819      	ldr	r0, [sp, #100]	; 0x64
 8008098:	7806      	ldrb	r6, [r0, #0]
 800809a:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800809e:	b2d9      	uxtb	r1, r3
 80080a0:	2909      	cmp	r1, #9
 80080a2:	d979      	bls.n	8008198 <_strtod_l+0x250>
 80080a4:	462a      	mov	r2, r5
 80080a6:	6839      	ldr	r1, [r7, #0]
 80080a8:	f7fc fc74 	bl	8004994 <strncmp>
 80080ac:	2800      	cmp	r0, #0
 80080ae:	f000 8085 	beq.w	80081bc <_strtod_l+0x274>
 80080b2:	2000      	movs	r0, #0
 80080b4:	4633      	mov	r3, r6
 80080b6:	4602      	mov	r2, r0
 80080b8:	4601      	mov	r1, r0
 80080ba:	9d04      	ldr	r5, [sp, #16]
 80080bc:	2b65      	cmp	r3, #101	; 0x65
 80080be:	d002      	beq.n	80080c6 <_strtod_l+0x17e>
 80080c0:	2b45      	cmp	r3, #69	; 0x45
 80080c2:	f040 80ef 	bne.w	80082a4 <_strtod_l+0x35c>
 80080c6:	b925      	cbnz	r5, 80080d2 <_strtod_l+0x18a>
 80080c8:	b910      	cbnz	r0, 80080d0 <_strtod_l+0x188>
 80080ca:	9b08      	ldr	r3, [sp, #32]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d099      	beq.n	8008004 <_strtod_l+0xbc>
 80080d0:	2500      	movs	r5, #0
 80080d2:	9c19      	ldr	r4, [sp, #100]	; 0x64
 80080d4:	1c63      	adds	r3, r4, #1
 80080d6:	9319      	str	r3, [sp, #100]	; 0x64
 80080d8:	7863      	ldrb	r3, [r4, #1]
 80080da:	2b2b      	cmp	r3, #43	; 0x2b
 80080dc:	f000 80cf 	beq.w	800827e <_strtod_l+0x336>
 80080e0:	2b2d      	cmp	r3, #45	; 0x2d
 80080e2:	f000 80d2 	beq.w	800828a <_strtod_l+0x342>
 80080e6:	2600      	movs	r6, #0
 80080e8:	9607      	str	r6, [sp, #28]
 80080ea:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 80080ee:	2e09      	cmp	r6, #9
 80080f0:	f200 80d7 	bhi.w	80082a2 <_strtod_l+0x35a>
 80080f4:	2b30      	cmp	r3, #48	; 0x30
 80080f6:	f000 80ca 	beq.w	800828e <_strtod_l+0x346>
 80080fa:	f1a3 0631 	sub.w	r6, r3, #49	; 0x31
 80080fe:	2e08      	cmp	r6, #8
 8008100:	f200 80d0 	bhi.w	80082a4 <_strtod_l+0x35c>
 8008104:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8008108:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800810a:	f04f 0c0a 	mov.w	ip, #10
 800810e:	461f      	mov	r7, r3
 8008110:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008112:	1c5e      	adds	r6, r3, #1
 8008114:	9619      	str	r6, [sp, #100]	; 0x64
 8008116:	785b      	ldrb	r3, [r3, #1]
 8008118:	f1a3 0930 	sub.w	r9, r3, #48	; 0x30
 800811c:	f1b9 0f09 	cmp.w	r9, #9
 8008120:	f240 80ba 	bls.w	8008298 <_strtod_l+0x350>
 8008124:	1bf6      	subs	r6, r6, r7
 8008126:	2e08      	cmp	r6, #8
 8008128:	f644 691f 	movw	r9, #19999	; 0x4e1f
 800812c:	dc02      	bgt.n	8008134 <_strtod_l+0x1ec>
 800812e:	45f1      	cmp	r9, lr
 8008130:	bfa8      	it	ge
 8008132:	46f1      	movge	r9, lr
 8008134:	9e07      	ldr	r6, [sp, #28]
 8008136:	b10e      	cbz	r6, 800813c <_strtod_l+0x1f4>
 8008138:	f1c9 0900 	rsb	r9, r9, #0
 800813c:	2d00      	cmp	r5, #0
 800813e:	f040 80d7 	bne.w	80082f0 <_strtod_l+0x3a8>
 8008142:	2800      	cmp	r0, #0
 8008144:	f47f af40 	bne.w	8007fc8 <_strtod_l+0x80>
 8008148:	9a08      	ldr	r2, [sp, #32]
 800814a:	2a00      	cmp	r2, #0
 800814c:	f47f af3c 	bne.w	8007fc8 <_strtod_l+0x80>
 8008150:	2900      	cmp	r1, #0
 8008152:	f47f af57 	bne.w	8008004 <_strtod_l+0xbc>
 8008156:	2b4e      	cmp	r3, #78	; 0x4e
 8008158:	f000 80ad 	beq.w	80082b6 <_strtod_l+0x36e>
 800815c:	f300 80a5 	bgt.w	80082aa <_strtod_l+0x362>
 8008160:	2b49      	cmp	r3, #73	; 0x49
 8008162:	f47f af4f 	bne.w	8008004 <_strtod_l+0xbc>
 8008166:	493c      	ldr	r1, [pc, #240]	; (8008258 <_strtod_l+0x310>)
 8008168:	a819      	add	r0, sp, #100	; 0x64
 800816a:	f001 fc8a 	bl	8009a82 <__match>
 800816e:	2800      	cmp	r0, #0
 8008170:	f43f af48 	beq.w	8008004 <_strtod_l+0xbc>
 8008174:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008176:	4939      	ldr	r1, [pc, #228]	; (800825c <_strtod_l+0x314>)
 8008178:	3b01      	subs	r3, #1
 800817a:	a819      	add	r0, sp, #100	; 0x64
 800817c:	9319      	str	r3, [sp, #100]	; 0x64
 800817e:	f001 fc80 	bl	8009a82 <__match>
 8008182:	b910      	cbnz	r0, 800818a <_strtod_l+0x242>
 8008184:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008186:	3301      	adds	r3, #1
 8008188:	9319      	str	r3, [sp, #100]	; 0x64
 800818a:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 8008260 <_strtod_l+0x318>
 800818e:	f04f 0a00 	mov.w	sl, #0
 8008192:	e719      	b.n	8007fc8 <_strtod_l+0x80>
 8008194:	2300      	movs	r3, #0
 8008196:	e776      	b.n	8008086 <_strtod_l+0x13e>
 8008198:	9904      	ldr	r1, [sp, #16]
 800819a:	3001      	adds	r0, #1
 800819c:	2908      	cmp	r1, #8
 800819e:	bfd5      	itete	le
 80081a0:	9906      	ldrle	r1, [sp, #24]
 80081a2:	9905      	ldrgt	r1, [sp, #20]
 80081a4:	fb02 3301 	mlale	r3, r2, r1, r3
 80081a8:	fb02 3301 	mlagt	r3, r2, r1, r3
 80081ac:	bfd4      	ite	le
 80081ae:	9306      	strle	r3, [sp, #24]
 80081b0:	9305      	strgt	r3, [sp, #20]
 80081b2:	9b04      	ldr	r3, [sp, #16]
 80081b4:	9019      	str	r0, [sp, #100]	; 0x64
 80081b6:	3301      	adds	r3, #1
 80081b8:	9304      	str	r3, [sp, #16]
 80081ba:	e76c      	b.n	8008096 <_strtod_l+0x14e>
 80081bc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80081be:	195a      	adds	r2, r3, r5
 80081c0:	9219      	str	r2, [sp, #100]	; 0x64
 80081c2:	9a04      	ldr	r2, [sp, #16]
 80081c4:	5d5b      	ldrb	r3, [r3, r5]
 80081c6:	2a00      	cmp	r2, #0
 80081c8:	d154      	bne.n	8008274 <_strtod_l+0x32c>
 80081ca:	4610      	mov	r0, r2
 80081cc:	2b30      	cmp	r3, #48	; 0x30
 80081ce:	d02a      	beq.n	8008226 <_strtod_l+0x2de>
 80081d0:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80081d4:	2a08      	cmp	r2, #8
 80081d6:	f200 849d 	bhi.w	8008b14 <_strtod_l+0xbcc>
 80081da:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80081dc:	920a      	str	r2, [sp, #40]	; 0x28
 80081de:	4602      	mov	r2, r0
 80081e0:	2000      	movs	r0, #0
 80081e2:	4605      	mov	r5, r0
 80081e4:	3b30      	subs	r3, #48	; 0x30
 80081e6:	f100 0101 	add.w	r1, r0, #1
 80081ea:	d011      	beq.n	8008210 <_strtod_l+0x2c8>
 80081ec:	440a      	add	r2, r1
 80081ee:	260a      	movs	r6, #10
 80081f0:	4629      	mov	r1, r5
 80081f2:	eb00 0c05 	add.w	ip, r0, r5
 80081f6:	4561      	cmp	r1, ip
 80081f8:	d11b      	bne.n	8008232 <_strtod_l+0x2ea>
 80081fa:	4428      	add	r0, r5
 80081fc:	2808      	cmp	r0, #8
 80081fe:	f100 0501 	add.w	r5, r0, #1
 8008202:	dc2f      	bgt.n	8008264 <_strtod_l+0x31c>
 8008204:	210a      	movs	r1, #10
 8008206:	9806      	ldr	r0, [sp, #24]
 8008208:	fb01 3300 	mla	r3, r1, r0, r3
 800820c:	9306      	str	r3, [sp, #24]
 800820e:	2100      	movs	r1, #0
 8008210:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008212:	1c58      	adds	r0, r3, #1
 8008214:	9019      	str	r0, [sp, #100]	; 0x64
 8008216:	4608      	mov	r0, r1
 8008218:	785b      	ldrb	r3, [r3, #1]
 800821a:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800821e:	2909      	cmp	r1, #9
 8008220:	d9e0      	bls.n	80081e4 <_strtod_l+0x29c>
 8008222:	2101      	movs	r1, #1
 8008224:	e74a      	b.n	80080bc <_strtod_l+0x174>
 8008226:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008228:	3001      	adds	r0, #1
 800822a:	1c5a      	adds	r2, r3, #1
 800822c:	9219      	str	r2, [sp, #100]	; 0x64
 800822e:	785b      	ldrb	r3, [r3, #1]
 8008230:	e7cc      	b.n	80081cc <_strtod_l+0x284>
 8008232:	3101      	adds	r1, #1
 8008234:	f101 3eff 	add.w	lr, r1, #4294967295
 8008238:	f1be 0f08 	cmp.w	lr, #8
 800823c:	dc03      	bgt.n	8008246 <_strtod_l+0x2fe>
 800823e:	9f06      	ldr	r7, [sp, #24]
 8008240:	4377      	muls	r7, r6
 8008242:	9706      	str	r7, [sp, #24]
 8008244:	e7d7      	b.n	80081f6 <_strtod_l+0x2ae>
 8008246:	2910      	cmp	r1, #16
 8008248:	bfde      	ittt	le
 800824a:	9f05      	ldrle	r7, [sp, #20]
 800824c:	4377      	mulle	r7, r6
 800824e:	9705      	strle	r7, [sp, #20]
 8008250:	e7d1      	b.n	80081f6 <_strtod_l+0x2ae>
 8008252:	bf00      	nop
 8008254:	0800a8ec 	.word	0x0800a8ec
 8008258:	0800a761 	.word	0x0800a761
 800825c:	0800a7db 	.word	0x0800a7db
 8008260:	7ff00000 	.word	0x7ff00000
 8008264:	2d10      	cmp	r5, #16
 8008266:	bfdf      	itttt	le
 8008268:	210a      	movle	r1, #10
 800826a:	9805      	ldrle	r0, [sp, #20]
 800826c:	fb01 3300 	mlale	r3, r1, r0, r3
 8008270:	9305      	strle	r3, [sp, #20]
 8008272:	e7cc      	b.n	800820e <_strtod_l+0x2c6>
 8008274:	4602      	mov	r2, r0
 8008276:	9d04      	ldr	r5, [sp, #16]
 8008278:	e7cf      	b.n	800821a <_strtod_l+0x2d2>
 800827a:	2101      	movs	r1, #1
 800827c:	e724      	b.n	80080c8 <_strtod_l+0x180>
 800827e:	2300      	movs	r3, #0
 8008280:	9307      	str	r3, [sp, #28]
 8008282:	1ca3      	adds	r3, r4, #2
 8008284:	9319      	str	r3, [sp, #100]	; 0x64
 8008286:	78a3      	ldrb	r3, [r4, #2]
 8008288:	e72f      	b.n	80080ea <_strtod_l+0x1a2>
 800828a:	2301      	movs	r3, #1
 800828c:	e7f8      	b.n	8008280 <_strtod_l+0x338>
 800828e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008290:	1c5e      	adds	r6, r3, #1
 8008292:	9619      	str	r6, [sp, #100]	; 0x64
 8008294:	785b      	ldrb	r3, [r3, #1]
 8008296:	e72d      	b.n	80080f4 <_strtod_l+0x1ac>
 8008298:	fb0c 3e0e 	mla	lr, ip, lr, r3
 800829c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80082a0:	e736      	b.n	8008110 <_strtod_l+0x1c8>
 80082a2:	9419      	str	r4, [sp, #100]	; 0x64
 80082a4:	f04f 0900 	mov.w	r9, #0
 80082a8:	e748      	b.n	800813c <_strtod_l+0x1f4>
 80082aa:	2b69      	cmp	r3, #105	; 0x69
 80082ac:	f43f af5b 	beq.w	8008166 <_strtod_l+0x21e>
 80082b0:	2b6e      	cmp	r3, #110	; 0x6e
 80082b2:	f47f aea7 	bne.w	8008004 <_strtod_l+0xbc>
 80082b6:	498c      	ldr	r1, [pc, #560]	; (80084e8 <_strtod_l+0x5a0>)
 80082b8:	a819      	add	r0, sp, #100	; 0x64
 80082ba:	f001 fbe2 	bl	8009a82 <__match>
 80082be:	2800      	cmp	r0, #0
 80082c0:	f43f aea0 	beq.w	8008004 <_strtod_l+0xbc>
 80082c4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80082c6:	781b      	ldrb	r3, [r3, #0]
 80082c8:	2b28      	cmp	r3, #40	; 0x28
 80082ca:	d10e      	bne.n	80082ea <_strtod_l+0x3a2>
 80082cc:	aa1c      	add	r2, sp, #112	; 0x70
 80082ce:	4987      	ldr	r1, [pc, #540]	; (80084ec <_strtod_l+0x5a4>)
 80082d0:	a819      	add	r0, sp, #100	; 0x64
 80082d2:	f001 fbe9 	bl	8009aa8 <__hexnan>
 80082d6:	2805      	cmp	r0, #5
 80082d8:	d107      	bne.n	80082ea <_strtod_l+0x3a2>
 80082da:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80082dc:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 80082e0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80082e4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80082e8:	e66e      	b.n	8007fc8 <_strtod_l+0x80>
 80082ea:	f8df b210 	ldr.w	fp, [pc, #528]	; 80084fc <_strtod_l+0x5b4>
 80082ee:	e74e      	b.n	800818e <_strtod_l+0x246>
 80082f0:	9b04      	ldr	r3, [sp, #16]
 80082f2:	462c      	mov	r4, r5
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	bf08      	it	eq
 80082f8:	462b      	moveq	r3, r5
 80082fa:	2d10      	cmp	r5, #16
 80082fc:	bfa8      	it	ge
 80082fe:	2410      	movge	r4, #16
 8008300:	9806      	ldr	r0, [sp, #24]
 8008302:	eba9 0902 	sub.w	r9, r9, r2
 8008306:	9304      	str	r3, [sp, #16]
 8008308:	f7f8 f876 	bl	80003f8 <__aeabi_ui2d>
 800830c:	2c09      	cmp	r4, #9
 800830e:	4682      	mov	sl, r0
 8008310:	468b      	mov	fp, r1
 8008312:	dd13      	ble.n	800833c <_strtod_l+0x3f4>
 8008314:	4b76      	ldr	r3, [pc, #472]	; (80084f0 <_strtod_l+0x5a8>)
 8008316:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800831a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800831e:	f7f8 f8e1 	bl	80004e4 <__aeabi_dmul>
 8008322:	4606      	mov	r6, r0
 8008324:	9805      	ldr	r0, [sp, #20]
 8008326:	460f      	mov	r7, r1
 8008328:	f7f8 f866 	bl	80003f8 <__aeabi_ui2d>
 800832c:	4602      	mov	r2, r0
 800832e:	460b      	mov	r3, r1
 8008330:	4630      	mov	r0, r6
 8008332:	4639      	mov	r1, r7
 8008334:	f7f7 ff24 	bl	8000180 <__adddf3>
 8008338:	4682      	mov	sl, r0
 800833a:	468b      	mov	fp, r1
 800833c:	2d0f      	cmp	r5, #15
 800833e:	dc36      	bgt.n	80083ae <_strtod_l+0x466>
 8008340:	f1b9 0f00 	cmp.w	r9, #0
 8008344:	f43f ae40 	beq.w	8007fc8 <_strtod_l+0x80>
 8008348:	dd24      	ble.n	8008394 <_strtod_l+0x44c>
 800834a:	f1b9 0f16 	cmp.w	r9, #22
 800834e:	dc0b      	bgt.n	8008368 <_strtod_l+0x420>
 8008350:	4652      	mov	r2, sl
 8008352:	465b      	mov	r3, fp
 8008354:	4d66      	ldr	r5, [pc, #408]	; (80084f0 <_strtod_l+0x5a8>)
 8008356:	eb05 09c9 	add.w	r9, r5, r9, lsl #3
 800835a:	e9d9 0100 	ldrd	r0, r1, [r9]
 800835e:	f7f8 f8c1 	bl	80004e4 <__aeabi_dmul>
 8008362:	4682      	mov	sl, r0
 8008364:	468b      	mov	fp, r1
 8008366:	e62f      	b.n	8007fc8 <_strtod_l+0x80>
 8008368:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800836c:	4599      	cmp	r9, r3
 800836e:	dc1e      	bgt.n	80083ae <_strtod_l+0x466>
 8008370:	4c5f      	ldr	r4, [pc, #380]	; (80084f0 <_strtod_l+0x5a8>)
 8008372:	f1c5 050f 	rsb	r5, r5, #15
 8008376:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800837a:	eba9 0505 	sub.w	r5, r9, r5
 800837e:	4652      	mov	r2, sl
 8008380:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008384:	465b      	mov	r3, fp
 8008386:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800838a:	f7f8 f8ab 	bl	80004e4 <__aeabi_dmul>
 800838e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008392:	e7e4      	b.n	800835e <_strtod_l+0x416>
 8008394:	f119 0f16 	cmn.w	r9, #22
 8008398:	db09      	blt.n	80083ae <_strtod_l+0x466>
 800839a:	4d55      	ldr	r5, [pc, #340]	; (80084f0 <_strtod_l+0x5a8>)
 800839c:	4650      	mov	r0, sl
 800839e:	eba5 09c9 	sub.w	r9, r5, r9, lsl #3
 80083a2:	e9d9 2300 	ldrd	r2, r3, [r9]
 80083a6:	4659      	mov	r1, fp
 80083a8:	f7f8 f9c6 	bl	8000738 <__aeabi_ddiv>
 80083ac:	e7d9      	b.n	8008362 <_strtod_l+0x41a>
 80083ae:	1b2c      	subs	r4, r5, r4
 80083b0:	444c      	add	r4, r9
 80083b2:	2c00      	cmp	r4, #0
 80083b4:	dd73      	ble.n	800849e <_strtod_l+0x556>
 80083b6:	f014 030f 	ands.w	r3, r4, #15
 80083ba:	d00a      	beq.n	80083d2 <_strtod_l+0x48a>
 80083bc:	494c      	ldr	r1, [pc, #304]	; (80084f0 <_strtod_l+0x5a8>)
 80083be:	4652      	mov	r2, sl
 80083c0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80083c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80083c8:	465b      	mov	r3, fp
 80083ca:	f7f8 f88b 	bl	80004e4 <__aeabi_dmul>
 80083ce:	4682      	mov	sl, r0
 80083d0:	468b      	mov	fp, r1
 80083d2:	f034 040f 	bics.w	r4, r4, #15
 80083d6:	d054      	beq.n	8008482 <_strtod_l+0x53a>
 80083d8:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
 80083dc:	dd27      	ble.n	800842e <_strtod_l+0x4e6>
 80083de:	f04f 0900 	mov.w	r9, #0
 80083e2:	f8cd 9010 	str.w	r9, [sp, #16]
 80083e6:	f8cd 901c 	str.w	r9, [sp, #28]
 80083ea:	f8cd 9018 	str.w	r9, [sp, #24]
 80083ee:	2322      	movs	r3, #34	; 0x22
 80083f0:	f04f 0a00 	mov.w	sl, #0
 80083f4:	f8df b108 	ldr.w	fp, [pc, #264]	; 8008500 <_strtod_l+0x5b8>
 80083f8:	f8c8 3000 	str.w	r3, [r8]
 80083fc:	9b07      	ldr	r3, [sp, #28]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	f43f ade2 	beq.w	8007fc8 <_strtod_l+0x80>
 8008404:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008406:	4640      	mov	r0, r8
 8008408:	f7ff f984 	bl	8007714 <_Bfree>
 800840c:	9906      	ldr	r1, [sp, #24]
 800840e:	4640      	mov	r0, r8
 8008410:	f7ff f980 	bl	8007714 <_Bfree>
 8008414:	9904      	ldr	r1, [sp, #16]
 8008416:	4640      	mov	r0, r8
 8008418:	f7ff f97c 	bl	8007714 <_Bfree>
 800841c:	9907      	ldr	r1, [sp, #28]
 800841e:	4640      	mov	r0, r8
 8008420:	f7ff f978 	bl	8007714 <_Bfree>
 8008424:	4649      	mov	r1, r9
 8008426:	4640      	mov	r0, r8
 8008428:	f7ff f974 	bl	8007714 <_Bfree>
 800842c:	e5cc      	b.n	8007fc8 <_strtod_l+0x80>
 800842e:	2300      	movs	r3, #0
 8008430:	4650      	mov	r0, sl
 8008432:	4659      	mov	r1, fp
 8008434:	461f      	mov	r7, r3
 8008436:	4e2f      	ldr	r6, [pc, #188]	; (80084f4 <_strtod_l+0x5ac>)
 8008438:	1124      	asrs	r4, r4, #4
 800843a:	2c01      	cmp	r4, #1
 800843c:	dc24      	bgt.n	8008488 <_strtod_l+0x540>
 800843e:	b10b      	cbz	r3, 8008444 <_strtod_l+0x4fc>
 8008440:	4682      	mov	sl, r0
 8008442:	468b      	mov	fp, r1
 8008444:	4b2b      	ldr	r3, [pc, #172]	; (80084f4 <_strtod_l+0x5ac>)
 8008446:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800844a:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800844e:	4652      	mov	r2, sl
 8008450:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008454:	465b      	mov	r3, fp
 8008456:	f7f8 f845 	bl	80004e4 <__aeabi_dmul>
 800845a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800845e:	468b      	mov	fp, r1
 8008460:	460a      	mov	r2, r1
 8008462:	0d1b      	lsrs	r3, r3, #20
 8008464:	4924      	ldr	r1, [pc, #144]	; (80084f8 <_strtod_l+0x5b0>)
 8008466:	051b      	lsls	r3, r3, #20
 8008468:	428b      	cmp	r3, r1
 800846a:	4682      	mov	sl, r0
 800846c:	d8b7      	bhi.n	80083de <_strtod_l+0x496>
 800846e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008472:	428b      	cmp	r3, r1
 8008474:	bf86      	itte	hi
 8008476:	f04f 3aff 	movhi.w	sl, #4294967295
 800847a:	f8df b088 	ldrhi.w	fp, [pc, #136]	; 8008504 <_strtod_l+0x5bc>
 800847e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8008482:	2300      	movs	r3, #0
 8008484:	9305      	str	r3, [sp, #20]
 8008486:	e070      	b.n	800856a <_strtod_l+0x622>
 8008488:	07e2      	lsls	r2, r4, #31
 800848a:	d504      	bpl.n	8008496 <_strtod_l+0x54e>
 800848c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008490:	f7f8 f828 	bl	80004e4 <__aeabi_dmul>
 8008494:	2301      	movs	r3, #1
 8008496:	3701      	adds	r7, #1
 8008498:	1064      	asrs	r4, r4, #1
 800849a:	3608      	adds	r6, #8
 800849c:	e7cd      	b.n	800843a <_strtod_l+0x4f2>
 800849e:	d0f0      	beq.n	8008482 <_strtod_l+0x53a>
 80084a0:	4264      	negs	r4, r4
 80084a2:	f014 020f 	ands.w	r2, r4, #15
 80084a6:	d00a      	beq.n	80084be <_strtod_l+0x576>
 80084a8:	4b11      	ldr	r3, [pc, #68]	; (80084f0 <_strtod_l+0x5a8>)
 80084aa:	4650      	mov	r0, sl
 80084ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80084b0:	4659      	mov	r1, fp
 80084b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084b6:	f7f8 f93f 	bl	8000738 <__aeabi_ddiv>
 80084ba:	4682      	mov	sl, r0
 80084bc:	468b      	mov	fp, r1
 80084be:	1124      	asrs	r4, r4, #4
 80084c0:	d0df      	beq.n	8008482 <_strtod_l+0x53a>
 80084c2:	2c1f      	cmp	r4, #31
 80084c4:	dd20      	ble.n	8008508 <_strtod_l+0x5c0>
 80084c6:	f04f 0900 	mov.w	r9, #0
 80084ca:	f8cd 9010 	str.w	r9, [sp, #16]
 80084ce:	f8cd 901c 	str.w	r9, [sp, #28]
 80084d2:	f8cd 9018 	str.w	r9, [sp, #24]
 80084d6:	2322      	movs	r3, #34	; 0x22
 80084d8:	f04f 0a00 	mov.w	sl, #0
 80084dc:	f04f 0b00 	mov.w	fp, #0
 80084e0:	f8c8 3000 	str.w	r3, [r8]
 80084e4:	e78a      	b.n	80083fc <_strtod_l+0x4b4>
 80084e6:	bf00      	nop
 80084e8:	0800a769 	.word	0x0800a769
 80084ec:	0800a900 	.word	0x0800a900
 80084f0:	0800a818 	.word	0x0800a818
 80084f4:	0800a7f0 	.word	0x0800a7f0
 80084f8:	7ca00000 	.word	0x7ca00000
 80084fc:	fff80000 	.word	0xfff80000
 8008500:	7ff00000 	.word	0x7ff00000
 8008504:	7fefffff 	.word	0x7fefffff
 8008508:	f014 0310 	ands.w	r3, r4, #16
 800850c:	bf18      	it	ne
 800850e:	236a      	movne	r3, #106	; 0x6a
 8008510:	4650      	mov	r0, sl
 8008512:	9305      	str	r3, [sp, #20]
 8008514:	4659      	mov	r1, fp
 8008516:	2300      	movs	r3, #0
 8008518:	4e9f      	ldr	r6, [pc, #636]	; (8008798 <_strtod_l+0x850>)
 800851a:	2c00      	cmp	r4, #0
 800851c:	f300 8109 	bgt.w	8008732 <_strtod_l+0x7ea>
 8008520:	b10b      	cbz	r3, 8008526 <_strtod_l+0x5de>
 8008522:	4682      	mov	sl, r0
 8008524:	468b      	mov	fp, r1
 8008526:	9b05      	ldr	r3, [sp, #20]
 8008528:	b1bb      	cbz	r3, 800855a <_strtod_l+0x612>
 800852a:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800852e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008532:	2b00      	cmp	r3, #0
 8008534:	4659      	mov	r1, fp
 8008536:	dd10      	ble.n	800855a <_strtod_l+0x612>
 8008538:	2b1f      	cmp	r3, #31
 800853a:	f340 8104 	ble.w	8008746 <_strtod_l+0x7fe>
 800853e:	2b34      	cmp	r3, #52	; 0x34
 8008540:	bfd8      	it	le
 8008542:	f04f 32ff 	movle.w	r2, #4294967295
 8008546:	f04f 0a00 	mov.w	sl, #0
 800854a:	bfcf      	iteee	gt
 800854c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8008550:	3b20      	suble	r3, #32
 8008552:	fa02 f303 	lslle.w	r3, r2, r3
 8008556:	ea03 0b01 	andle.w	fp, r3, r1
 800855a:	2200      	movs	r2, #0
 800855c:	2300      	movs	r3, #0
 800855e:	4650      	mov	r0, sl
 8008560:	4659      	mov	r1, fp
 8008562:	f7f8 fa27 	bl	80009b4 <__aeabi_dcmpeq>
 8008566:	2800      	cmp	r0, #0
 8008568:	d1ad      	bne.n	80084c6 <_strtod_l+0x57e>
 800856a:	9b06      	ldr	r3, [sp, #24]
 800856c:	9a04      	ldr	r2, [sp, #16]
 800856e:	9300      	str	r3, [sp, #0]
 8008570:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008572:	462b      	mov	r3, r5
 8008574:	4640      	mov	r0, r8
 8008576:	f7ff f91f 	bl	80077b8 <__s2b>
 800857a:	9007      	str	r0, [sp, #28]
 800857c:	2800      	cmp	r0, #0
 800857e:	f43f af2e 	beq.w	80083de <_strtod_l+0x496>
 8008582:	f1b9 0f00 	cmp.w	r9, #0
 8008586:	f1c9 0300 	rsb	r3, r9, #0
 800858a:	bfa8      	it	ge
 800858c:	2300      	movge	r3, #0
 800858e:	930e      	str	r3, [sp, #56]	; 0x38
 8008590:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
 8008594:	f04f 0900 	mov.w	r9, #0
 8008598:	930f      	str	r3, [sp, #60]	; 0x3c
 800859a:	f8cd 9010 	str.w	r9, [sp, #16]
 800859e:	9b07      	ldr	r3, [sp, #28]
 80085a0:	4640      	mov	r0, r8
 80085a2:	6859      	ldr	r1, [r3, #4]
 80085a4:	f7ff f882 	bl	80076ac <_Balloc>
 80085a8:	9006      	str	r0, [sp, #24]
 80085aa:	2800      	cmp	r0, #0
 80085ac:	f43f af1f 	beq.w	80083ee <_strtod_l+0x4a6>
 80085b0:	9b07      	ldr	r3, [sp, #28]
 80085b2:	300c      	adds	r0, #12
 80085b4:	691a      	ldr	r2, [r3, #16]
 80085b6:	f103 010c 	add.w	r1, r3, #12
 80085ba:	3202      	adds	r2, #2
 80085bc:	0092      	lsls	r2, r2, #2
 80085be:	f7fc f975 	bl	80048ac <memcpy>
 80085c2:	ab1c      	add	r3, sp, #112	; 0x70
 80085c4:	9301      	str	r3, [sp, #4]
 80085c6:	ab1b      	add	r3, sp, #108	; 0x6c
 80085c8:	9300      	str	r3, [sp, #0]
 80085ca:	4652      	mov	r2, sl
 80085cc:	465b      	mov	r3, fp
 80085ce:	4640      	mov	r0, r8
 80085d0:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80085d4:	f7ff fba0 	bl	8007d18 <__d2b>
 80085d8:	901a      	str	r0, [sp, #104]	; 0x68
 80085da:	2800      	cmp	r0, #0
 80085dc:	f43f af07 	beq.w	80083ee <_strtod_l+0x4a6>
 80085e0:	2101      	movs	r1, #1
 80085e2:	4640      	mov	r0, r8
 80085e4:	f7ff f974 	bl	80078d0 <__i2b>
 80085e8:	9004      	str	r0, [sp, #16]
 80085ea:	4603      	mov	r3, r0
 80085ec:	2800      	cmp	r0, #0
 80085ee:	f43f aefe 	beq.w	80083ee <_strtod_l+0x4a6>
 80085f2:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80085f4:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80085f6:	2d00      	cmp	r5, #0
 80085f8:	bfab      	itete	ge
 80085fa:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80085fc:	9b0f      	ldrlt	r3, [sp, #60]	; 0x3c
 80085fe:	195e      	addge	r6, r3, r5
 8008600:	1b5c      	sublt	r4, r3, r5
 8008602:	9b05      	ldr	r3, [sp, #20]
 8008604:	bfa8      	it	ge
 8008606:	9c0f      	ldrge	r4, [sp, #60]	; 0x3c
 8008608:	eba5 0503 	sub.w	r5, r5, r3
 800860c:	4415      	add	r5, r2
 800860e:	4b63      	ldr	r3, [pc, #396]	; (800879c <_strtod_l+0x854>)
 8008610:	f105 35ff 	add.w	r5, r5, #4294967295
 8008614:	bfb8      	it	lt
 8008616:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8008618:	429d      	cmp	r5, r3
 800861a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800861e:	f280 80a4 	bge.w	800876a <_strtod_l+0x822>
 8008622:	1b5b      	subs	r3, r3, r5
 8008624:	2b1f      	cmp	r3, #31
 8008626:	eba2 0203 	sub.w	r2, r2, r3
 800862a:	f04f 0701 	mov.w	r7, #1
 800862e:	f300 8091 	bgt.w	8008754 <_strtod_l+0x80c>
 8008632:	2500      	movs	r5, #0
 8008634:	fa07 f303 	lsl.w	r3, r7, r3
 8008638:	9314      	str	r3, [sp, #80]	; 0x50
 800863a:	18b7      	adds	r7, r6, r2
 800863c:	9b05      	ldr	r3, [sp, #20]
 800863e:	42be      	cmp	r6, r7
 8008640:	4414      	add	r4, r2
 8008642:	441c      	add	r4, r3
 8008644:	4633      	mov	r3, r6
 8008646:	bfa8      	it	ge
 8008648:	463b      	movge	r3, r7
 800864a:	42a3      	cmp	r3, r4
 800864c:	bfa8      	it	ge
 800864e:	4623      	movge	r3, r4
 8008650:	2b00      	cmp	r3, #0
 8008652:	bfc2      	ittt	gt
 8008654:	1aff      	subgt	r7, r7, r3
 8008656:	1ae4      	subgt	r4, r4, r3
 8008658:	1af6      	subgt	r6, r6, r3
 800865a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800865c:	b1bb      	cbz	r3, 800868e <_strtod_l+0x746>
 800865e:	461a      	mov	r2, r3
 8008660:	9904      	ldr	r1, [sp, #16]
 8008662:	4640      	mov	r0, r8
 8008664:	f7ff f9ca 	bl	80079fc <__pow5mult>
 8008668:	9004      	str	r0, [sp, #16]
 800866a:	2800      	cmp	r0, #0
 800866c:	f43f aebf 	beq.w	80083ee <_strtod_l+0x4a6>
 8008670:	4601      	mov	r1, r0
 8008672:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008674:	4640      	mov	r0, r8
 8008676:	f7ff f934 	bl	80078e2 <__multiply>
 800867a:	9008      	str	r0, [sp, #32]
 800867c:	2800      	cmp	r0, #0
 800867e:	f43f aeb6 	beq.w	80083ee <_strtod_l+0x4a6>
 8008682:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008684:	4640      	mov	r0, r8
 8008686:	f7ff f845 	bl	8007714 <_Bfree>
 800868a:	9b08      	ldr	r3, [sp, #32]
 800868c:	931a      	str	r3, [sp, #104]	; 0x68
 800868e:	2f00      	cmp	r7, #0
 8008690:	dc6f      	bgt.n	8008772 <_strtod_l+0x82a>
 8008692:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008694:	2b00      	cmp	r3, #0
 8008696:	d175      	bne.n	8008784 <_strtod_l+0x83c>
 8008698:	2c00      	cmp	r4, #0
 800869a:	dd08      	ble.n	80086ae <_strtod_l+0x766>
 800869c:	4622      	mov	r2, r4
 800869e:	9906      	ldr	r1, [sp, #24]
 80086a0:	4640      	mov	r0, r8
 80086a2:	f7ff f9f9 	bl	8007a98 <__lshift>
 80086a6:	9006      	str	r0, [sp, #24]
 80086a8:	2800      	cmp	r0, #0
 80086aa:	f43f aea0 	beq.w	80083ee <_strtod_l+0x4a6>
 80086ae:	2e00      	cmp	r6, #0
 80086b0:	dd08      	ble.n	80086c4 <_strtod_l+0x77c>
 80086b2:	4632      	mov	r2, r6
 80086b4:	9904      	ldr	r1, [sp, #16]
 80086b6:	4640      	mov	r0, r8
 80086b8:	f7ff f9ee 	bl	8007a98 <__lshift>
 80086bc:	9004      	str	r0, [sp, #16]
 80086be:	2800      	cmp	r0, #0
 80086c0:	f43f ae95 	beq.w	80083ee <_strtod_l+0x4a6>
 80086c4:	9a06      	ldr	r2, [sp, #24]
 80086c6:	991a      	ldr	r1, [sp, #104]	; 0x68
 80086c8:	4640      	mov	r0, r8
 80086ca:	f7ff fa50 	bl	8007b6e <__mdiff>
 80086ce:	4681      	mov	r9, r0
 80086d0:	2800      	cmp	r0, #0
 80086d2:	f43f ae8c 	beq.w	80083ee <_strtod_l+0x4a6>
 80086d6:	2400      	movs	r4, #0
 80086d8:	68c3      	ldr	r3, [r0, #12]
 80086da:	9904      	ldr	r1, [sp, #16]
 80086dc:	60c4      	str	r4, [r0, #12]
 80086de:	9308      	str	r3, [sp, #32]
 80086e0:	f7ff fa2b 	bl	8007b3a <__mcmp>
 80086e4:	42a0      	cmp	r0, r4
 80086e6:	da5b      	bge.n	80087a0 <_strtod_l+0x858>
 80086e8:	9b08      	ldr	r3, [sp, #32]
 80086ea:	b9f3      	cbnz	r3, 800872a <_strtod_l+0x7e2>
 80086ec:	f1ba 0f00 	cmp.w	sl, #0
 80086f0:	d11b      	bne.n	800872a <_strtod_l+0x7e2>
 80086f2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80086f6:	b9c3      	cbnz	r3, 800872a <_strtod_l+0x7e2>
 80086f8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80086fc:	0d1b      	lsrs	r3, r3, #20
 80086fe:	051b      	lsls	r3, r3, #20
 8008700:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008704:	d911      	bls.n	800872a <_strtod_l+0x7e2>
 8008706:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800870a:	b91b      	cbnz	r3, 8008714 <_strtod_l+0x7cc>
 800870c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008710:	2b01      	cmp	r3, #1
 8008712:	dd0a      	ble.n	800872a <_strtod_l+0x7e2>
 8008714:	4649      	mov	r1, r9
 8008716:	2201      	movs	r2, #1
 8008718:	4640      	mov	r0, r8
 800871a:	f7ff f9bd 	bl	8007a98 <__lshift>
 800871e:	9904      	ldr	r1, [sp, #16]
 8008720:	4681      	mov	r9, r0
 8008722:	f7ff fa0a 	bl	8007b3a <__mcmp>
 8008726:	2800      	cmp	r0, #0
 8008728:	dc6b      	bgt.n	8008802 <_strtod_l+0x8ba>
 800872a:	9b05      	ldr	r3, [sp, #20]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d175      	bne.n	800881c <_strtod_l+0x8d4>
 8008730:	e668      	b.n	8008404 <_strtod_l+0x4bc>
 8008732:	07e2      	lsls	r2, r4, #31
 8008734:	d504      	bpl.n	8008740 <_strtod_l+0x7f8>
 8008736:	e9d6 2300 	ldrd	r2, r3, [r6]
 800873a:	f7f7 fed3 	bl	80004e4 <__aeabi_dmul>
 800873e:	2301      	movs	r3, #1
 8008740:	1064      	asrs	r4, r4, #1
 8008742:	3608      	adds	r6, #8
 8008744:	e6e9      	b.n	800851a <_strtod_l+0x5d2>
 8008746:	f04f 32ff 	mov.w	r2, #4294967295
 800874a:	fa02 f303 	lsl.w	r3, r2, r3
 800874e:	ea03 0a0a 	and.w	sl, r3, sl
 8008752:	e702      	b.n	800855a <_strtod_l+0x612>
 8008754:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8008758:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800875c:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8008760:	35e2      	adds	r5, #226	; 0xe2
 8008762:	fa07 f505 	lsl.w	r5, r7, r5
 8008766:	9714      	str	r7, [sp, #80]	; 0x50
 8008768:	e767      	b.n	800863a <_strtod_l+0x6f2>
 800876a:	2301      	movs	r3, #1
 800876c:	2500      	movs	r5, #0
 800876e:	9314      	str	r3, [sp, #80]	; 0x50
 8008770:	e763      	b.n	800863a <_strtod_l+0x6f2>
 8008772:	463a      	mov	r2, r7
 8008774:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008776:	4640      	mov	r0, r8
 8008778:	f7ff f98e 	bl	8007a98 <__lshift>
 800877c:	901a      	str	r0, [sp, #104]	; 0x68
 800877e:	2800      	cmp	r0, #0
 8008780:	d187      	bne.n	8008692 <_strtod_l+0x74a>
 8008782:	e634      	b.n	80083ee <_strtod_l+0x4a6>
 8008784:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008786:	9906      	ldr	r1, [sp, #24]
 8008788:	4640      	mov	r0, r8
 800878a:	f7ff f937 	bl	80079fc <__pow5mult>
 800878e:	9006      	str	r0, [sp, #24]
 8008790:	2800      	cmp	r0, #0
 8008792:	d181      	bne.n	8008698 <_strtod_l+0x750>
 8008794:	e62b      	b.n	80083ee <_strtod_l+0x4a6>
 8008796:	bf00      	nop
 8008798:	0800a918 	.word	0x0800a918
 800879c:	fffffc02 	.word	0xfffffc02
 80087a0:	f040 8086 	bne.w	80088b0 <_strtod_l+0x968>
 80087a4:	9a08      	ldr	r2, [sp, #32]
 80087a6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80087aa:	b332      	cbz	r2, 80087fa <_strtod_l+0x8b2>
 80087ac:	4aac      	ldr	r2, [pc, #688]	; (8008a60 <_strtod_l+0xb18>)
 80087ae:	4659      	mov	r1, fp
 80087b0:	4293      	cmp	r3, r2
 80087b2:	d152      	bne.n	800885a <_strtod_l+0x912>
 80087b4:	9b05      	ldr	r3, [sp, #20]
 80087b6:	4650      	mov	r0, sl
 80087b8:	b1d3      	cbz	r3, 80087f0 <_strtod_l+0x8a8>
 80087ba:	4aaa      	ldr	r2, [pc, #680]	; (8008a64 <_strtod_l+0xb1c>)
 80087bc:	f04f 34ff 	mov.w	r4, #4294967295
 80087c0:	400a      	ands	r2, r1
 80087c2:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80087c6:	d816      	bhi.n	80087f6 <_strtod_l+0x8ae>
 80087c8:	0d12      	lsrs	r2, r2, #20
 80087ca:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80087ce:	fa04 f303 	lsl.w	r3, r4, r3
 80087d2:	4283      	cmp	r3, r0
 80087d4:	d141      	bne.n	800885a <_strtod_l+0x912>
 80087d6:	4aa4      	ldr	r2, [pc, #656]	; (8008a68 <_strtod_l+0xb20>)
 80087d8:	4291      	cmp	r1, r2
 80087da:	d102      	bne.n	80087e2 <_strtod_l+0x89a>
 80087dc:	3301      	adds	r3, #1
 80087de:	f43f ae06 	beq.w	80083ee <_strtod_l+0x4a6>
 80087e2:	4ba0      	ldr	r3, [pc, #640]	; (8008a64 <_strtod_l+0xb1c>)
 80087e4:	f04f 0a00 	mov.w	sl, #0
 80087e8:	400b      	ands	r3, r1
 80087ea:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80087ee:	e79c      	b.n	800872a <_strtod_l+0x7e2>
 80087f0:	f04f 33ff 	mov.w	r3, #4294967295
 80087f4:	e7ed      	b.n	80087d2 <_strtod_l+0x88a>
 80087f6:	4623      	mov	r3, r4
 80087f8:	e7eb      	b.n	80087d2 <_strtod_l+0x88a>
 80087fa:	bb73      	cbnz	r3, 800885a <_strtod_l+0x912>
 80087fc:	f1ba 0f00 	cmp.w	sl, #0
 8008800:	d12b      	bne.n	800885a <_strtod_l+0x912>
 8008802:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008806:	9a05      	ldr	r2, [sp, #20]
 8008808:	0d1b      	lsrs	r3, r3, #20
 800880a:	051b      	lsls	r3, r3, #20
 800880c:	b1e2      	cbz	r2, 8008848 <_strtod_l+0x900>
 800880e:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008812:	dc19      	bgt.n	8008848 <_strtod_l+0x900>
 8008814:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
 8008818:	f77f ae5d 	ble.w	80084d6 <_strtod_l+0x58e>
 800881c:	4b93      	ldr	r3, [pc, #588]	; (8008a6c <_strtod_l+0xb24>)
 800881e:	4650      	mov	r0, sl
 8008820:	930d      	str	r3, [sp, #52]	; 0x34
 8008822:	2300      	movs	r3, #0
 8008824:	930c      	str	r3, [sp, #48]	; 0x30
 8008826:	4659      	mov	r1, fp
 8008828:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800882c:	f7f7 fe5a 	bl	80004e4 <__aeabi_dmul>
 8008830:	4682      	mov	sl, r0
 8008832:	468b      	mov	fp, r1
 8008834:	2900      	cmp	r1, #0
 8008836:	f47f ade5 	bne.w	8008404 <_strtod_l+0x4bc>
 800883a:	2800      	cmp	r0, #0
 800883c:	f47f ade2 	bne.w	8008404 <_strtod_l+0x4bc>
 8008840:	2322      	movs	r3, #34	; 0x22
 8008842:	f8c8 3000 	str.w	r3, [r8]
 8008846:	e5dd      	b.n	8008404 <_strtod_l+0x4bc>
 8008848:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800884c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008850:	f04f 3aff 	mov.w	sl, #4294967295
 8008854:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008858:	e767      	b.n	800872a <_strtod_l+0x7e2>
 800885a:	b19d      	cbz	r5, 8008884 <_strtod_l+0x93c>
 800885c:	ea15 0f0b 	tst.w	r5, fp
 8008860:	f43f af63 	beq.w	800872a <_strtod_l+0x7e2>
 8008864:	9b08      	ldr	r3, [sp, #32]
 8008866:	9a05      	ldr	r2, [sp, #20]
 8008868:	4650      	mov	r0, sl
 800886a:	4659      	mov	r1, fp
 800886c:	b173      	cbz	r3, 800888c <_strtod_l+0x944>
 800886e:	f7ff fb49 	bl	8007f04 <sulp>
 8008872:	4602      	mov	r2, r0
 8008874:	460b      	mov	r3, r1
 8008876:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800887a:	f7f7 fc81 	bl	8000180 <__adddf3>
 800887e:	4682      	mov	sl, r0
 8008880:	468b      	mov	fp, r1
 8008882:	e752      	b.n	800872a <_strtod_l+0x7e2>
 8008884:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008886:	ea13 0f0a 	tst.w	r3, sl
 800888a:	e7e9      	b.n	8008860 <_strtod_l+0x918>
 800888c:	f7ff fb3a 	bl	8007f04 <sulp>
 8008890:	4602      	mov	r2, r0
 8008892:	460b      	mov	r3, r1
 8008894:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008898:	f7f7 fc70 	bl	800017c <__aeabi_dsub>
 800889c:	2200      	movs	r2, #0
 800889e:	2300      	movs	r3, #0
 80088a0:	4682      	mov	sl, r0
 80088a2:	468b      	mov	fp, r1
 80088a4:	f7f8 f886 	bl	80009b4 <__aeabi_dcmpeq>
 80088a8:	2800      	cmp	r0, #0
 80088aa:	f47f ae14 	bne.w	80084d6 <_strtod_l+0x58e>
 80088ae:	e73c      	b.n	800872a <_strtod_l+0x7e2>
 80088b0:	9904      	ldr	r1, [sp, #16]
 80088b2:	4648      	mov	r0, r9
 80088b4:	f7ff fa7f 	bl	8007db6 <__ratio>
 80088b8:	2200      	movs	r2, #0
 80088ba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80088be:	4606      	mov	r6, r0
 80088c0:	460f      	mov	r7, r1
 80088c2:	f7f8 f88b 	bl	80009dc <__aeabi_dcmple>
 80088c6:	2800      	cmp	r0, #0
 80088c8:	d070      	beq.n	80089ac <_strtod_l+0xa64>
 80088ca:	9b08      	ldr	r3, [sp, #32]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d043      	beq.n	8008958 <_strtod_l+0xa10>
 80088d0:	2600      	movs	r6, #0
 80088d2:	4f67      	ldr	r7, [pc, #412]	; (8008a70 <_strtod_l+0xb28>)
 80088d4:	4d66      	ldr	r5, [pc, #408]	; (8008a70 <_strtod_l+0xb28>)
 80088d6:	4b63      	ldr	r3, [pc, #396]	; (8008a64 <_strtod_l+0xb1c>)
 80088d8:	ea0b 0303 	and.w	r3, fp, r3
 80088dc:	9314      	str	r3, [sp, #80]	; 0x50
 80088de:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80088e0:	4b64      	ldr	r3, [pc, #400]	; (8008a74 <_strtod_l+0xb2c>)
 80088e2:	429a      	cmp	r2, r3
 80088e4:	f040 80ce 	bne.w	8008a84 <_strtod_l+0xb3c>
 80088e8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80088ec:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80088f0:	4650      	mov	r0, sl
 80088f2:	4659      	mov	r1, fp
 80088f4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80088f8:	f7ff f998 	bl	8007c2c <__ulp>
 80088fc:	4602      	mov	r2, r0
 80088fe:	460b      	mov	r3, r1
 8008900:	4630      	mov	r0, r6
 8008902:	4639      	mov	r1, r7
 8008904:	f7f7 fdee 	bl	80004e4 <__aeabi_dmul>
 8008908:	4652      	mov	r2, sl
 800890a:	465b      	mov	r3, fp
 800890c:	f7f7 fc38 	bl	8000180 <__adddf3>
 8008910:	4a54      	ldr	r2, [pc, #336]	; (8008a64 <_strtod_l+0xb1c>)
 8008912:	4b59      	ldr	r3, [pc, #356]	; (8008a78 <_strtod_l+0xb30>)
 8008914:	400a      	ands	r2, r1
 8008916:	429a      	cmp	r2, r3
 8008918:	4682      	mov	sl, r0
 800891a:	d95d      	bls.n	80089d8 <_strtod_l+0xa90>
 800891c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800891e:	f103 7354 	add.w	r3, r3, #55574528	; 0x3500000
 8008922:	429a      	cmp	r2, r3
 8008924:	d103      	bne.n	800892e <_strtod_l+0x9e6>
 8008926:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008928:	3301      	adds	r3, #1
 800892a:	f43f ad60 	beq.w	80083ee <_strtod_l+0x4a6>
 800892e:	f04f 3aff 	mov.w	sl, #4294967295
 8008932:	f8df b134 	ldr.w	fp, [pc, #308]	; 8008a68 <_strtod_l+0xb20>
 8008936:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008938:	4640      	mov	r0, r8
 800893a:	f7fe feeb 	bl	8007714 <_Bfree>
 800893e:	9906      	ldr	r1, [sp, #24]
 8008940:	4640      	mov	r0, r8
 8008942:	f7fe fee7 	bl	8007714 <_Bfree>
 8008946:	9904      	ldr	r1, [sp, #16]
 8008948:	4640      	mov	r0, r8
 800894a:	f7fe fee3 	bl	8007714 <_Bfree>
 800894e:	4649      	mov	r1, r9
 8008950:	4640      	mov	r0, r8
 8008952:	f7fe fedf 	bl	8007714 <_Bfree>
 8008956:	e622      	b.n	800859e <_strtod_l+0x656>
 8008958:	f1ba 0f00 	cmp.w	sl, #0
 800895c:	d118      	bne.n	8008990 <_strtod_l+0xa48>
 800895e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008962:	b9e3      	cbnz	r3, 800899e <_strtod_l+0xa56>
 8008964:	2200      	movs	r2, #0
 8008966:	4b42      	ldr	r3, [pc, #264]	; (8008a70 <_strtod_l+0xb28>)
 8008968:	4630      	mov	r0, r6
 800896a:	4639      	mov	r1, r7
 800896c:	f7f8 f82c 	bl	80009c8 <__aeabi_dcmplt>
 8008970:	b9c8      	cbnz	r0, 80089a6 <_strtod_l+0xa5e>
 8008972:	2200      	movs	r2, #0
 8008974:	4b41      	ldr	r3, [pc, #260]	; (8008a7c <_strtod_l+0xb34>)
 8008976:	4630      	mov	r0, r6
 8008978:	4639      	mov	r1, r7
 800897a:	f7f7 fdb3 	bl	80004e4 <__aeabi_dmul>
 800897e:	4604      	mov	r4, r0
 8008980:	460d      	mov	r5, r1
 8008982:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8008986:	9416      	str	r4, [sp, #88]	; 0x58
 8008988:	9317      	str	r3, [sp, #92]	; 0x5c
 800898a:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 800898e:	e7a2      	b.n	80088d6 <_strtod_l+0x98e>
 8008990:	f1ba 0f01 	cmp.w	sl, #1
 8008994:	d103      	bne.n	800899e <_strtod_l+0xa56>
 8008996:	f1bb 0f00 	cmp.w	fp, #0
 800899a:	f43f ad9c 	beq.w	80084d6 <_strtod_l+0x58e>
 800899e:	2600      	movs	r6, #0
 80089a0:	4f37      	ldr	r7, [pc, #220]	; (8008a80 <_strtod_l+0xb38>)
 80089a2:	2400      	movs	r4, #0
 80089a4:	e796      	b.n	80088d4 <_strtod_l+0x98c>
 80089a6:	9c08      	ldr	r4, [sp, #32]
 80089a8:	4d34      	ldr	r5, [pc, #208]	; (8008a7c <_strtod_l+0xb34>)
 80089aa:	e7ea      	b.n	8008982 <_strtod_l+0xa3a>
 80089ac:	4b33      	ldr	r3, [pc, #204]	; (8008a7c <_strtod_l+0xb34>)
 80089ae:	2200      	movs	r2, #0
 80089b0:	4630      	mov	r0, r6
 80089b2:	4639      	mov	r1, r7
 80089b4:	f7f7 fd96 	bl	80004e4 <__aeabi_dmul>
 80089b8:	9b08      	ldr	r3, [sp, #32]
 80089ba:	4604      	mov	r4, r0
 80089bc:	460d      	mov	r5, r1
 80089be:	b933      	cbnz	r3, 80089ce <_strtod_l+0xa86>
 80089c0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80089c4:	9010      	str	r0, [sp, #64]	; 0x40
 80089c6:	9311      	str	r3, [sp, #68]	; 0x44
 80089c8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80089cc:	e783      	b.n	80088d6 <_strtod_l+0x98e>
 80089ce:	4602      	mov	r2, r0
 80089d0:	460b      	mov	r3, r1
 80089d2:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80089d6:	e7f7      	b.n	80089c8 <_strtod_l+0xa80>
 80089d8:	f101 7b54 	add.w	fp, r1, #55574528	; 0x3500000
 80089dc:	9b05      	ldr	r3, [sp, #20]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d1a9      	bne.n	8008936 <_strtod_l+0x9ee>
 80089e2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80089e6:	0d1b      	lsrs	r3, r3, #20
 80089e8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80089ea:	051b      	lsls	r3, r3, #20
 80089ec:	429a      	cmp	r2, r3
 80089ee:	465e      	mov	r6, fp
 80089f0:	d1a1      	bne.n	8008936 <_strtod_l+0x9ee>
 80089f2:	4629      	mov	r1, r5
 80089f4:	4620      	mov	r0, r4
 80089f6:	f7f8 f825 	bl	8000a44 <__aeabi_d2iz>
 80089fa:	f7f7 fd0d 	bl	8000418 <__aeabi_i2d>
 80089fe:	460b      	mov	r3, r1
 8008a00:	4602      	mov	r2, r0
 8008a02:	4629      	mov	r1, r5
 8008a04:	4620      	mov	r0, r4
 8008a06:	f7f7 fbb9 	bl	800017c <__aeabi_dsub>
 8008a0a:	9b08      	ldr	r3, [sp, #32]
 8008a0c:	4604      	mov	r4, r0
 8008a0e:	460d      	mov	r5, r1
 8008a10:	b933      	cbnz	r3, 8008a20 <_strtod_l+0xad8>
 8008a12:	f1ba 0f00 	cmp.w	sl, #0
 8008a16:	d103      	bne.n	8008a20 <_strtod_l+0xad8>
 8008a18:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008a1c:	2e00      	cmp	r6, #0
 8008a1e:	d06c      	beq.n	8008afa <_strtod_l+0xbb2>
 8008a20:	a30b      	add	r3, pc, #44	; (adr r3, 8008a50 <_strtod_l+0xb08>)
 8008a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a26:	4620      	mov	r0, r4
 8008a28:	4629      	mov	r1, r5
 8008a2a:	f7f7 ffcd 	bl	80009c8 <__aeabi_dcmplt>
 8008a2e:	2800      	cmp	r0, #0
 8008a30:	f47f ace8 	bne.w	8008404 <_strtod_l+0x4bc>
 8008a34:	a308      	add	r3, pc, #32	; (adr r3, 8008a58 <_strtod_l+0xb10>)
 8008a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a3a:	4620      	mov	r0, r4
 8008a3c:	4629      	mov	r1, r5
 8008a3e:	f7f7 ffe1 	bl	8000a04 <__aeabi_dcmpgt>
 8008a42:	2800      	cmp	r0, #0
 8008a44:	f43f af77 	beq.w	8008936 <_strtod_l+0x9ee>
 8008a48:	e4dc      	b.n	8008404 <_strtod_l+0x4bc>
 8008a4a:	bf00      	nop
 8008a4c:	f3af 8000 	nop.w
 8008a50:	94a03595 	.word	0x94a03595
 8008a54:	3fdfffff 	.word	0x3fdfffff
 8008a58:	35afe535 	.word	0x35afe535
 8008a5c:	3fe00000 	.word	0x3fe00000
 8008a60:	000fffff 	.word	0x000fffff
 8008a64:	7ff00000 	.word	0x7ff00000
 8008a68:	7fefffff 	.word	0x7fefffff
 8008a6c:	39500000 	.word	0x39500000
 8008a70:	3ff00000 	.word	0x3ff00000
 8008a74:	7fe00000 	.word	0x7fe00000
 8008a78:	7c9fffff 	.word	0x7c9fffff
 8008a7c:	3fe00000 	.word	0x3fe00000
 8008a80:	bff00000 	.word	0xbff00000
 8008a84:	9b05      	ldr	r3, [sp, #20]
 8008a86:	b313      	cbz	r3, 8008ace <_strtod_l+0xb86>
 8008a88:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008a8a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008a8e:	d81e      	bhi.n	8008ace <_strtod_l+0xb86>
 8008a90:	a325      	add	r3, pc, #148	; (adr r3, 8008b28 <_strtod_l+0xbe0>)
 8008a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a96:	4620      	mov	r0, r4
 8008a98:	4629      	mov	r1, r5
 8008a9a:	f7f7 ff9f 	bl	80009dc <__aeabi_dcmple>
 8008a9e:	b190      	cbz	r0, 8008ac6 <_strtod_l+0xb7e>
 8008aa0:	4629      	mov	r1, r5
 8008aa2:	4620      	mov	r0, r4
 8008aa4:	f7f7 fff6 	bl	8000a94 <__aeabi_d2uiz>
 8008aa8:	2800      	cmp	r0, #0
 8008aaa:	bf08      	it	eq
 8008aac:	2001      	moveq	r0, #1
 8008aae:	f7f7 fca3 	bl	80003f8 <__aeabi_ui2d>
 8008ab2:	9b08      	ldr	r3, [sp, #32]
 8008ab4:	4604      	mov	r4, r0
 8008ab6:	460d      	mov	r5, r1
 8008ab8:	b9d3      	cbnz	r3, 8008af0 <_strtod_l+0xba8>
 8008aba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008abe:	9012      	str	r0, [sp, #72]	; 0x48
 8008ac0:	9313      	str	r3, [sp, #76]	; 0x4c
 8008ac2:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8008ac6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008ac8:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8008acc:	1a9f      	subs	r7, r3, r2
 8008ace:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008ad2:	f7ff f8ab 	bl	8007c2c <__ulp>
 8008ad6:	4602      	mov	r2, r0
 8008ad8:	460b      	mov	r3, r1
 8008ada:	4630      	mov	r0, r6
 8008adc:	4639      	mov	r1, r7
 8008ade:	f7f7 fd01 	bl	80004e4 <__aeabi_dmul>
 8008ae2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008ae6:	f7f7 fb4b 	bl	8000180 <__adddf3>
 8008aea:	4682      	mov	sl, r0
 8008aec:	468b      	mov	fp, r1
 8008aee:	e775      	b.n	80089dc <_strtod_l+0xa94>
 8008af0:	4602      	mov	r2, r0
 8008af2:	460b      	mov	r3, r1
 8008af4:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8008af8:	e7e3      	b.n	8008ac2 <_strtod_l+0xb7a>
 8008afa:	a30d      	add	r3, pc, #52	; (adr r3, 8008b30 <_strtod_l+0xbe8>)
 8008afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b00:	f7f7 ff62 	bl	80009c8 <__aeabi_dcmplt>
 8008b04:	e79d      	b.n	8008a42 <_strtod_l+0xafa>
 8008b06:	2300      	movs	r3, #0
 8008b08:	9309      	str	r3, [sp, #36]	; 0x24
 8008b0a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008b0c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008b0e:	6013      	str	r3, [r2, #0]
 8008b10:	f7ff ba5e 	b.w	8007fd0 <_strtod_l+0x88>
 8008b14:	2b65      	cmp	r3, #101	; 0x65
 8008b16:	f04f 0200 	mov.w	r2, #0
 8008b1a:	f43f abae 	beq.w	800827a <_strtod_l+0x332>
 8008b1e:	4615      	mov	r5, r2
 8008b20:	2101      	movs	r1, #1
 8008b22:	f7ff bacd 	b.w	80080c0 <_strtod_l+0x178>
 8008b26:	bf00      	nop
 8008b28:	ffc00000 	.word	0xffc00000
 8008b2c:	41dfffff 	.word	0x41dfffff
 8008b30:	94a03595 	.word	0x94a03595
 8008b34:	3fcfffff 	.word	0x3fcfffff

08008b38 <_strtod_r>:
 8008b38:	4b05      	ldr	r3, [pc, #20]	; (8008b50 <_strtod_r+0x18>)
 8008b3a:	b410      	push	{r4}
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	4c05      	ldr	r4, [pc, #20]	; (8008b54 <_strtod_r+0x1c>)
 8008b40:	6a1b      	ldr	r3, [r3, #32]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	bf08      	it	eq
 8008b46:	4623      	moveq	r3, r4
 8008b48:	bc10      	pop	{r4}
 8008b4a:	f7ff b9fd 	b.w	8007f48 <_strtod_l>
 8008b4e:	bf00      	nop
 8008b50:	20000028 	.word	0x20000028
 8008b54:	2000011c 	.word	0x2000011c

08008b58 <_strtol_l.isra.0>:
 8008b58:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b5c:	4680      	mov	r8, r0
 8008b5e:	4689      	mov	r9, r1
 8008b60:	4692      	mov	sl, r2
 8008b62:	461f      	mov	r7, r3
 8008b64:	468b      	mov	fp, r1
 8008b66:	465d      	mov	r5, fp
 8008b68:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008b6a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008b6e:	f7fe fb0f 	bl	8007190 <__locale_ctype_ptr_l>
 8008b72:	4420      	add	r0, r4
 8008b74:	7846      	ldrb	r6, [r0, #1]
 8008b76:	f016 0608 	ands.w	r6, r6, #8
 8008b7a:	d10b      	bne.n	8008b94 <_strtol_l.isra.0+0x3c>
 8008b7c:	2c2d      	cmp	r4, #45	; 0x2d
 8008b7e:	d10b      	bne.n	8008b98 <_strtol_l.isra.0+0x40>
 8008b80:	2601      	movs	r6, #1
 8008b82:	782c      	ldrb	r4, [r5, #0]
 8008b84:	f10b 0502 	add.w	r5, fp, #2
 8008b88:	b167      	cbz	r7, 8008ba4 <_strtol_l.isra.0+0x4c>
 8008b8a:	2f10      	cmp	r7, #16
 8008b8c:	d114      	bne.n	8008bb8 <_strtol_l.isra.0+0x60>
 8008b8e:	2c30      	cmp	r4, #48	; 0x30
 8008b90:	d00a      	beq.n	8008ba8 <_strtol_l.isra.0+0x50>
 8008b92:	e011      	b.n	8008bb8 <_strtol_l.isra.0+0x60>
 8008b94:	46ab      	mov	fp, r5
 8008b96:	e7e6      	b.n	8008b66 <_strtol_l.isra.0+0xe>
 8008b98:	2c2b      	cmp	r4, #43	; 0x2b
 8008b9a:	bf04      	itt	eq
 8008b9c:	782c      	ldrbeq	r4, [r5, #0]
 8008b9e:	f10b 0502 	addeq.w	r5, fp, #2
 8008ba2:	e7f1      	b.n	8008b88 <_strtol_l.isra.0+0x30>
 8008ba4:	2c30      	cmp	r4, #48	; 0x30
 8008ba6:	d127      	bne.n	8008bf8 <_strtol_l.isra.0+0xa0>
 8008ba8:	782b      	ldrb	r3, [r5, #0]
 8008baa:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008bae:	2b58      	cmp	r3, #88	; 0x58
 8008bb0:	d14b      	bne.n	8008c4a <_strtol_l.isra.0+0xf2>
 8008bb2:	2710      	movs	r7, #16
 8008bb4:	786c      	ldrb	r4, [r5, #1]
 8008bb6:	3502      	adds	r5, #2
 8008bb8:	2e00      	cmp	r6, #0
 8008bba:	bf0c      	ite	eq
 8008bbc:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8008bc0:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	fbb1 fef7 	udiv	lr, r1, r7
 8008bca:	4610      	mov	r0, r2
 8008bcc:	fb07 1c1e 	mls	ip, r7, lr, r1
 8008bd0:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8008bd4:	2b09      	cmp	r3, #9
 8008bd6:	d811      	bhi.n	8008bfc <_strtol_l.isra.0+0xa4>
 8008bd8:	461c      	mov	r4, r3
 8008bda:	42a7      	cmp	r7, r4
 8008bdc:	dd1d      	ble.n	8008c1a <_strtol_l.isra.0+0xc2>
 8008bde:	1c53      	adds	r3, r2, #1
 8008be0:	d007      	beq.n	8008bf2 <_strtol_l.isra.0+0x9a>
 8008be2:	4586      	cmp	lr, r0
 8008be4:	d316      	bcc.n	8008c14 <_strtol_l.isra.0+0xbc>
 8008be6:	d101      	bne.n	8008bec <_strtol_l.isra.0+0x94>
 8008be8:	45a4      	cmp	ip, r4
 8008bea:	db13      	blt.n	8008c14 <_strtol_l.isra.0+0xbc>
 8008bec:	2201      	movs	r2, #1
 8008bee:	fb00 4007 	mla	r0, r0, r7, r4
 8008bf2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008bf6:	e7eb      	b.n	8008bd0 <_strtol_l.isra.0+0x78>
 8008bf8:	270a      	movs	r7, #10
 8008bfa:	e7dd      	b.n	8008bb8 <_strtol_l.isra.0+0x60>
 8008bfc:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8008c00:	2b19      	cmp	r3, #25
 8008c02:	d801      	bhi.n	8008c08 <_strtol_l.isra.0+0xb0>
 8008c04:	3c37      	subs	r4, #55	; 0x37
 8008c06:	e7e8      	b.n	8008bda <_strtol_l.isra.0+0x82>
 8008c08:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8008c0c:	2b19      	cmp	r3, #25
 8008c0e:	d804      	bhi.n	8008c1a <_strtol_l.isra.0+0xc2>
 8008c10:	3c57      	subs	r4, #87	; 0x57
 8008c12:	e7e2      	b.n	8008bda <_strtol_l.isra.0+0x82>
 8008c14:	f04f 32ff 	mov.w	r2, #4294967295
 8008c18:	e7eb      	b.n	8008bf2 <_strtol_l.isra.0+0x9a>
 8008c1a:	1c53      	adds	r3, r2, #1
 8008c1c:	d108      	bne.n	8008c30 <_strtol_l.isra.0+0xd8>
 8008c1e:	2322      	movs	r3, #34	; 0x22
 8008c20:	4608      	mov	r0, r1
 8008c22:	f8c8 3000 	str.w	r3, [r8]
 8008c26:	f1ba 0f00 	cmp.w	sl, #0
 8008c2a:	d107      	bne.n	8008c3c <_strtol_l.isra.0+0xe4>
 8008c2c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c30:	b106      	cbz	r6, 8008c34 <_strtol_l.isra.0+0xdc>
 8008c32:	4240      	negs	r0, r0
 8008c34:	f1ba 0f00 	cmp.w	sl, #0
 8008c38:	d00c      	beq.n	8008c54 <_strtol_l.isra.0+0xfc>
 8008c3a:	b122      	cbz	r2, 8008c46 <_strtol_l.isra.0+0xee>
 8008c3c:	3d01      	subs	r5, #1
 8008c3e:	f8ca 5000 	str.w	r5, [sl]
 8008c42:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c46:	464d      	mov	r5, r9
 8008c48:	e7f9      	b.n	8008c3e <_strtol_l.isra.0+0xe6>
 8008c4a:	2430      	movs	r4, #48	; 0x30
 8008c4c:	2f00      	cmp	r7, #0
 8008c4e:	d1b3      	bne.n	8008bb8 <_strtol_l.isra.0+0x60>
 8008c50:	2708      	movs	r7, #8
 8008c52:	e7b1      	b.n	8008bb8 <_strtol_l.isra.0+0x60>
 8008c54:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008c58 <_strtol_r>:
 8008c58:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008c5a:	4c06      	ldr	r4, [pc, #24]	; (8008c74 <_strtol_r+0x1c>)
 8008c5c:	4d06      	ldr	r5, [pc, #24]	; (8008c78 <_strtol_r+0x20>)
 8008c5e:	6824      	ldr	r4, [r4, #0]
 8008c60:	6a24      	ldr	r4, [r4, #32]
 8008c62:	2c00      	cmp	r4, #0
 8008c64:	bf08      	it	eq
 8008c66:	462c      	moveq	r4, r5
 8008c68:	9400      	str	r4, [sp, #0]
 8008c6a:	f7ff ff75 	bl	8008b58 <_strtol_l.isra.0>
 8008c6e:	b003      	add	sp, #12
 8008c70:	bd30      	pop	{r4, r5, pc}
 8008c72:	bf00      	nop
 8008c74:	20000028 	.word	0x20000028
 8008c78:	2000011c 	.word	0x2000011c

08008c7c <_strtoll_l.isra.0>:
 8008c7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c80:	4688      	mov	r8, r1
 8008c82:	4693      	mov	fp, r2
 8008c84:	461f      	mov	r7, r3
 8008c86:	4689      	mov	r9, r1
 8008c88:	b087      	sub	sp, #28
 8008c8a:	9005      	str	r0, [sp, #20]
 8008c8c:	464d      	mov	r5, r9
 8008c8e:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008c90:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008c94:	f7fe fa7c 	bl	8007190 <__locale_ctype_ptr_l>
 8008c98:	4420      	add	r0, r4
 8008c9a:	7846      	ldrb	r6, [r0, #1]
 8008c9c:	f016 0608 	ands.w	r6, r6, #8
 8008ca0:	d10b      	bne.n	8008cba <_strtoll_l.isra.0+0x3e>
 8008ca2:	2c2d      	cmp	r4, #45	; 0x2d
 8008ca4:	d10b      	bne.n	8008cbe <_strtoll_l.isra.0+0x42>
 8008ca6:	2601      	movs	r6, #1
 8008ca8:	782c      	ldrb	r4, [r5, #0]
 8008caa:	f109 0502 	add.w	r5, r9, #2
 8008cae:	b167      	cbz	r7, 8008cca <_strtoll_l.isra.0+0x4e>
 8008cb0:	2f10      	cmp	r7, #16
 8008cb2:	d114      	bne.n	8008cde <_strtoll_l.isra.0+0x62>
 8008cb4:	2c30      	cmp	r4, #48	; 0x30
 8008cb6:	d00a      	beq.n	8008cce <_strtoll_l.isra.0+0x52>
 8008cb8:	e011      	b.n	8008cde <_strtoll_l.isra.0+0x62>
 8008cba:	46a9      	mov	r9, r5
 8008cbc:	e7e6      	b.n	8008c8c <_strtoll_l.isra.0+0x10>
 8008cbe:	2c2b      	cmp	r4, #43	; 0x2b
 8008cc0:	bf04      	itt	eq
 8008cc2:	782c      	ldrbeq	r4, [r5, #0]
 8008cc4:	f109 0502 	addeq.w	r5, r9, #2
 8008cc8:	e7f1      	b.n	8008cae <_strtoll_l.isra.0+0x32>
 8008cca:	2c30      	cmp	r4, #48	; 0x30
 8008ccc:	d144      	bne.n	8008d58 <_strtoll_l.isra.0+0xdc>
 8008cce:	782b      	ldrb	r3, [r5, #0]
 8008cd0:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008cd4:	2b58      	cmp	r3, #88	; 0x58
 8008cd6:	d170      	bne.n	8008dba <_strtoll_l.isra.0+0x13e>
 8008cd8:	2710      	movs	r7, #16
 8008cda:	786c      	ldrb	r4, [r5, #1]
 8008cdc:	3502      	adds	r5, #2
 8008cde:	2e00      	cmp	r6, #0
 8008ce0:	d03c      	beq.n	8008d5c <_strtoll_l.isra.0+0xe0>
 8008ce2:	f04f 0a00 	mov.w	sl, #0
 8008ce6:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 8008cea:	463a      	mov	r2, r7
 8008cec:	17fb      	asrs	r3, r7, #31
 8008cee:	4650      	mov	r0, sl
 8008cf0:	4649      	mov	r1, r9
 8008cf2:	e9cd 2300 	strd	r2, r3, [sp]
 8008cf6:	f7f7 ff3d 	bl	8000b74 <__aeabi_uldivmod>
 8008cfa:	17fb      	asrs	r3, r7, #31
 8008cfc:	9204      	str	r2, [sp, #16]
 8008cfe:	4650      	mov	r0, sl
 8008d00:	463a      	mov	r2, r7
 8008d02:	4649      	mov	r1, r9
 8008d04:	f7f7 ff36 	bl	8000b74 <__aeabi_uldivmod>
 8008d08:	2300      	movs	r3, #0
 8008d0a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d0e:	2000      	movs	r0, #0
 8008d10:	2100      	movs	r1, #0
 8008d12:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 8008d16:	2a09      	cmp	r2, #9
 8008d18:	d825      	bhi.n	8008d66 <_strtoll_l.isra.0+0xea>
 8008d1a:	4614      	mov	r4, r2
 8008d1c:	42a7      	cmp	r7, r4
 8008d1e:	dd31      	ble.n	8008d84 <_strtoll_l.isra.0+0x108>
 8008d20:	1c5a      	adds	r2, r3, #1
 8008d22:	d016      	beq.n	8008d52 <_strtoll_l.isra.0+0xd6>
 8008d24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008d28:	428b      	cmp	r3, r1
 8008d2a:	bf08      	it	eq
 8008d2c:	4282      	cmpeq	r2, r0
 8008d2e:	d326      	bcc.n	8008d7e <_strtoll_l.isra.0+0x102>
 8008d30:	d102      	bne.n	8008d38 <_strtoll_l.isra.0+0xbc>
 8008d32:	9b04      	ldr	r3, [sp, #16]
 8008d34:	42a3      	cmp	r3, r4
 8008d36:	db22      	blt.n	8008d7e <_strtoll_l.isra.0+0x102>
 8008d38:	9b00      	ldr	r3, [sp, #0]
 8008d3a:	9a01      	ldr	r2, [sp, #4]
 8008d3c:	434b      	muls	r3, r1
 8008d3e:	fb00 3302 	mla	r3, r0, r2, r3
 8008d42:	9a00      	ldr	r2, [sp, #0]
 8008d44:	fba2 0100 	umull	r0, r1, r2, r0
 8008d48:	4419      	add	r1, r3
 8008d4a:	2301      	movs	r3, #1
 8008d4c:	1900      	adds	r0, r0, r4
 8008d4e:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 8008d52:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008d56:	e7dc      	b.n	8008d12 <_strtoll_l.isra.0+0x96>
 8008d58:	270a      	movs	r7, #10
 8008d5a:	e7c0      	b.n	8008cde <_strtoll_l.isra.0+0x62>
 8008d5c:	f04f 3aff 	mov.w	sl, #4294967295
 8008d60:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8008d64:	e7c1      	b.n	8008cea <_strtoll_l.isra.0+0x6e>
 8008d66:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 8008d6a:	2a19      	cmp	r2, #25
 8008d6c:	d801      	bhi.n	8008d72 <_strtoll_l.isra.0+0xf6>
 8008d6e:	3c37      	subs	r4, #55	; 0x37
 8008d70:	e7d4      	b.n	8008d1c <_strtoll_l.isra.0+0xa0>
 8008d72:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 8008d76:	2a19      	cmp	r2, #25
 8008d78:	d804      	bhi.n	8008d84 <_strtoll_l.isra.0+0x108>
 8008d7a:	3c57      	subs	r4, #87	; 0x57
 8008d7c:	e7ce      	b.n	8008d1c <_strtoll_l.isra.0+0xa0>
 8008d7e:	f04f 33ff 	mov.w	r3, #4294967295
 8008d82:	e7e6      	b.n	8008d52 <_strtoll_l.isra.0+0xd6>
 8008d84:	1c5a      	adds	r2, r3, #1
 8008d86:	d10a      	bne.n	8008d9e <_strtoll_l.isra.0+0x122>
 8008d88:	2322      	movs	r3, #34	; 0x22
 8008d8a:	9a05      	ldr	r2, [sp, #20]
 8008d8c:	4650      	mov	r0, sl
 8008d8e:	6013      	str	r3, [r2, #0]
 8008d90:	4649      	mov	r1, r9
 8008d92:	f1bb 0f00 	cmp.w	fp, #0
 8008d96:	d10a      	bne.n	8008dae <_strtoll_l.isra.0+0x132>
 8008d98:	b007      	add	sp, #28
 8008d9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d9e:	b116      	cbz	r6, 8008da6 <_strtoll_l.isra.0+0x12a>
 8008da0:	4240      	negs	r0, r0
 8008da2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008da6:	f1bb 0f00 	cmp.w	fp, #0
 8008daa:	d0f5      	beq.n	8008d98 <_strtoll_l.isra.0+0x11c>
 8008dac:	b11b      	cbz	r3, 8008db6 <_strtoll_l.isra.0+0x13a>
 8008dae:	3d01      	subs	r5, #1
 8008db0:	f8cb 5000 	str.w	r5, [fp]
 8008db4:	e7f0      	b.n	8008d98 <_strtoll_l.isra.0+0x11c>
 8008db6:	4645      	mov	r5, r8
 8008db8:	e7fa      	b.n	8008db0 <_strtoll_l.isra.0+0x134>
 8008dba:	2430      	movs	r4, #48	; 0x30
 8008dbc:	2f00      	cmp	r7, #0
 8008dbe:	d18e      	bne.n	8008cde <_strtoll_l.isra.0+0x62>
 8008dc0:	2708      	movs	r7, #8
 8008dc2:	e78c      	b.n	8008cde <_strtoll_l.isra.0+0x62>

08008dc4 <_strtoll_r>:
 8008dc4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008dc6:	4c06      	ldr	r4, [pc, #24]	; (8008de0 <_strtoll_r+0x1c>)
 8008dc8:	4d06      	ldr	r5, [pc, #24]	; (8008de4 <_strtoll_r+0x20>)
 8008dca:	6824      	ldr	r4, [r4, #0]
 8008dcc:	6a24      	ldr	r4, [r4, #32]
 8008dce:	2c00      	cmp	r4, #0
 8008dd0:	bf08      	it	eq
 8008dd2:	462c      	moveq	r4, r5
 8008dd4:	9400      	str	r4, [sp, #0]
 8008dd6:	f7ff ff51 	bl	8008c7c <_strtoll_l.isra.0>
 8008dda:	b003      	add	sp, #12
 8008ddc:	bd30      	pop	{r4, r5, pc}
 8008dde:	bf00      	nop
 8008de0:	20000028 	.word	0x20000028
 8008de4:	2000011c 	.word	0x2000011c

08008de8 <_strtoul_l.isra.0>:
 8008de8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008dec:	4680      	mov	r8, r0
 8008dee:	4689      	mov	r9, r1
 8008df0:	4692      	mov	sl, r2
 8008df2:	461e      	mov	r6, r3
 8008df4:	460f      	mov	r7, r1
 8008df6:	463d      	mov	r5, r7
 8008df8:	9808      	ldr	r0, [sp, #32]
 8008dfa:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008dfe:	f7fe f9c7 	bl	8007190 <__locale_ctype_ptr_l>
 8008e02:	4420      	add	r0, r4
 8008e04:	7843      	ldrb	r3, [r0, #1]
 8008e06:	f013 0308 	ands.w	r3, r3, #8
 8008e0a:	d10a      	bne.n	8008e22 <_strtoul_l.isra.0+0x3a>
 8008e0c:	2c2d      	cmp	r4, #45	; 0x2d
 8008e0e:	d10a      	bne.n	8008e26 <_strtoul_l.isra.0+0x3e>
 8008e10:	2301      	movs	r3, #1
 8008e12:	782c      	ldrb	r4, [r5, #0]
 8008e14:	1cbd      	adds	r5, r7, #2
 8008e16:	b15e      	cbz	r6, 8008e30 <_strtoul_l.isra.0+0x48>
 8008e18:	2e10      	cmp	r6, #16
 8008e1a:	d113      	bne.n	8008e44 <_strtoul_l.isra.0+0x5c>
 8008e1c:	2c30      	cmp	r4, #48	; 0x30
 8008e1e:	d009      	beq.n	8008e34 <_strtoul_l.isra.0+0x4c>
 8008e20:	e010      	b.n	8008e44 <_strtoul_l.isra.0+0x5c>
 8008e22:	462f      	mov	r7, r5
 8008e24:	e7e7      	b.n	8008df6 <_strtoul_l.isra.0+0xe>
 8008e26:	2c2b      	cmp	r4, #43	; 0x2b
 8008e28:	bf04      	itt	eq
 8008e2a:	782c      	ldrbeq	r4, [r5, #0]
 8008e2c:	1cbd      	addeq	r5, r7, #2
 8008e2e:	e7f2      	b.n	8008e16 <_strtoul_l.isra.0+0x2e>
 8008e30:	2c30      	cmp	r4, #48	; 0x30
 8008e32:	d125      	bne.n	8008e80 <_strtoul_l.isra.0+0x98>
 8008e34:	782a      	ldrb	r2, [r5, #0]
 8008e36:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8008e3a:	2a58      	cmp	r2, #88	; 0x58
 8008e3c:	d14a      	bne.n	8008ed4 <_strtoul_l.isra.0+0xec>
 8008e3e:	2610      	movs	r6, #16
 8008e40:	786c      	ldrb	r4, [r5, #1]
 8008e42:	3502      	adds	r5, #2
 8008e44:	f04f 31ff 	mov.w	r1, #4294967295
 8008e48:	fbb1 f1f6 	udiv	r1, r1, r6
 8008e4c:	2700      	movs	r7, #0
 8008e4e:	fb06 fe01 	mul.w	lr, r6, r1
 8008e52:	4638      	mov	r0, r7
 8008e54:	ea6f 0e0e 	mvn.w	lr, lr
 8008e58:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 8008e5c:	2a09      	cmp	r2, #9
 8008e5e:	d811      	bhi.n	8008e84 <_strtoul_l.isra.0+0x9c>
 8008e60:	4614      	mov	r4, r2
 8008e62:	42a6      	cmp	r6, r4
 8008e64:	dd1d      	ble.n	8008ea2 <_strtoul_l.isra.0+0xba>
 8008e66:	2f00      	cmp	r7, #0
 8008e68:	db18      	blt.n	8008e9c <_strtoul_l.isra.0+0xb4>
 8008e6a:	4281      	cmp	r1, r0
 8008e6c:	d316      	bcc.n	8008e9c <_strtoul_l.isra.0+0xb4>
 8008e6e:	d101      	bne.n	8008e74 <_strtoul_l.isra.0+0x8c>
 8008e70:	45a6      	cmp	lr, r4
 8008e72:	db13      	blt.n	8008e9c <_strtoul_l.isra.0+0xb4>
 8008e74:	2701      	movs	r7, #1
 8008e76:	fb00 4006 	mla	r0, r0, r6, r4
 8008e7a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008e7e:	e7eb      	b.n	8008e58 <_strtoul_l.isra.0+0x70>
 8008e80:	260a      	movs	r6, #10
 8008e82:	e7df      	b.n	8008e44 <_strtoul_l.isra.0+0x5c>
 8008e84:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 8008e88:	2a19      	cmp	r2, #25
 8008e8a:	d801      	bhi.n	8008e90 <_strtoul_l.isra.0+0xa8>
 8008e8c:	3c37      	subs	r4, #55	; 0x37
 8008e8e:	e7e8      	b.n	8008e62 <_strtoul_l.isra.0+0x7a>
 8008e90:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 8008e94:	2a19      	cmp	r2, #25
 8008e96:	d804      	bhi.n	8008ea2 <_strtoul_l.isra.0+0xba>
 8008e98:	3c57      	subs	r4, #87	; 0x57
 8008e9a:	e7e2      	b.n	8008e62 <_strtoul_l.isra.0+0x7a>
 8008e9c:	f04f 37ff 	mov.w	r7, #4294967295
 8008ea0:	e7eb      	b.n	8008e7a <_strtoul_l.isra.0+0x92>
 8008ea2:	2f00      	cmp	r7, #0
 8008ea4:	da09      	bge.n	8008eba <_strtoul_l.isra.0+0xd2>
 8008ea6:	2322      	movs	r3, #34	; 0x22
 8008ea8:	f04f 30ff 	mov.w	r0, #4294967295
 8008eac:	f8c8 3000 	str.w	r3, [r8]
 8008eb0:	f1ba 0f00 	cmp.w	sl, #0
 8008eb4:	d107      	bne.n	8008ec6 <_strtoul_l.isra.0+0xde>
 8008eb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008eba:	b103      	cbz	r3, 8008ebe <_strtoul_l.isra.0+0xd6>
 8008ebc:	4240      	negs	r0, r0
 8008ebe:	f1ba 0f00 	cmp.w	sl, #0
 8008ec2:	d00c      	beq.n	8008ede <_strtoul_l.isra.0+0xf6>
 8008ec4:	b127      	cbz	r7, 8008ed0 <_strtoul_l.isra.0+0xe8>
 8008ec6:	3d01      	subs	r5, #1
 8008ec8:	f8ca 5000 	str.w	r5, [sl]
 8008ecc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ed0:	464d      	mov	r5, r9
 8008ed2:	e7f9      	b.n	8008ec8 <_strtoul_l.isra.0+0xe0>
 8008ed4:	2430      	movs	r4, #48	; 0x30
 8008ed6:	2e00      	cmp	r6, #0
 8008ed8:	d1b4      	bne.n	8008e44 <_strtoul_l.isra.0+0x5c>
 8008eda:	2608      	movs	r6, #8
 8008edc:	e7b2      	b.n	8008e44 <_strtoul_l.isra.0+0x5c>
 8008ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08008ee4 <_strtoul_r>:
 8008ee4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008ee6:	4c06      	ldr	r4, [pc, #24]	; (8008f00 <_strtoul_r+0x1c>)
 8008ee8:	4d06      	ldr	r5, [pc, #24]	; (8008f04 <_strtoul_r+0x20>)
 8008eea:	6824      	ldr	r4, [r4, #0]
 8008eec:	6a24      	ldr	r4, [r4, #32]
 8008eee:	2c00      	cmp	r4, #0
 8008ef0:	bf08      	it	eq
 8008ef2:	462c      	moveq	r4, r5
 8008ef4:	9400      	str	r4, [sp, #0]
 8008ef6:	f7ff ff77 	bl	8008de8 <_strtoul_l.isra.0>
 8008efa:	b003      	add	sp, #12
 8008efc:	bd30      	pop	{r4, r5, pc}
 8008efe:	bf00      	nop
 8008f00:	20000028 	.word	0x20000028
 8008f04:	2000011c 	.word	0x2000011c

08008f08 <_strtoull_l.isra.0>:
 8008f08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f0c:	4688      	mov	r8, r1
 8008f0e:	4691      	mov	r9, r2
 8008f10:	461f      	mov	r7, r3
 8008f12:	468b      	mov	fp, r1
 8008f14:	b085      	sub	sp, #20
 8008f16:	9003      	str	r0, [sp, #12]
 8008f18:	465d      	mov	r5, fp
 8008f1a:	980e      	ldr	r0, [sp, #56]	; 0x38
 8008f1c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008f20:	f7fe f936 	bl	8007190 <__locale_ctype_ptr_l>
 8008f24:	4420      	add	r0, r4
 8008f26:	7846      	ldrb	r6, [r0, #1]
 8008f28:	f016 0608 	ands.w	r6, r6, #8
 8008f2c:	d10b      	bne.n	8008f46 <_strtoull_l.isra.0+0x3e>
 8008f2e:	2c2d      	cmp	r4, #45	; 0x2d
 8008f30:	d10b      	bne.n	8008f4a <_strtoull_l.isra.0+0x42>
 8008f32:	2601      	movs	r6, #1
 8008f34:	782c      	ldrb	r4, [r5, #0]
 8008f36:	f10b 0502 	add.w	r5, fp, #2
 8008f3a:	b167      	cbz	r7, 8008f56 <_strtoull_l.isra.0+0x4e>
 8008f3c:	2f10      	cmp	r7, #16
 8008f3e:	d114      	bne.n	8008f6a <_strtoull_l.isra.0+0x62>
 8008f40:	2c30      	cmp	r4, #48	; 0x30
 8008f42:	d00a      	beq.n	8008f5a <_strtoull_l.isra.0+0x52>
 8008f44:	e011      	b.n	8008f6a <_strtoull_l.isra.0+0x62>
 8008f46:	46ab      	mov	fp, r5
 8008f48:	e7e6      	b.n	8008f18 <_strtoull_l.isra.0+0x10>
 8008f4a:	2c2b      	cmp	r4, #43	; 0x2b
 8008f4c:	bf04      	itt	eq
 8008f4e:	782c      	ldrbeq	r4, [r5, #0]
 8008f50:	f10b 0502 	addeq.w	r5, fp, #2
 8008f54:	e7f1      	b.n	8008f3a <_strtoull_l.isra.0+0x32>
 8008f56:	2c30      	cmp	r4, #48	; 0x30
 8008f58:	d141      	bne.n	8008fde <_strtoull_l.isra.0+0xd6>
 8008f5a:	782b      	ldrb	r3, [r5, #0]
 8008f5c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008f60:	2b58      	cmp	r3, #88	; 0x58
 8008f62:	d16c      	bne.n	800903e <_strtoull_l.isra.0+0x136>
 8008f64:	2710      	movs	r7, #16
 8008f66:	786c      	ldrb	r4, [r5, #1]
 8008f68:	3502      	adds	r5, #2
 8008f6a:	ea4f 7be7 	mov.w	fp, r7, asr #31
 8008f6e:	463a      	mov	r2, r7
 8008f70:	465b      	mov	r3, fp
 8008f72:	f04f 30ff 	mov.w	r0, #4294967295
 8008f76:	f04f 31ff 	mov.w	r1, #4294967295
 8008f7a:	f7f7 fdfb 	bl	8000b74 <__aeabi_uldivmod>
 8008f7e:	463a      	mov	r2, r7
 8008f80:	e9cd 0100 	strd	r0, r1, [sp]
 8008f84:	465b      	mov	r3, fp
 8008f86:	f04f 30ff 	mov.w	r0, #4294967295
 8008f8a:	f04f 31ff 	mov.w	r1, #4294967295
 8008f8e:	f7f7 fdf1 	bl	8000b74 <__aeabi_uldivmod>
 8008f92:	46ba      	mov	sl, r7
 8008f94:	4694      	mov	ip, r2
 8008f96:	2300      	movs	r3, #0
 8008f98:	2000      	movs	r0, #0
 8008f9a:	2100      	movs	r1, #0
 8008f9c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8008fa0:	f1be 0f09 	cmp.w	lr, #9
 8008fa4:	d81d      	bhi.n	8008fe2 <_strtoull_l.isra.0+0xda>
 8008fa6:	4674      	mov	r4, lr
 8008fa8:	42a7      	cmp	r7, r4
 8008faa:	dd2b      	ble.n	8009004 <_strtoull_l.isra.0+0xfc>
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	db26      	blt.n	8008ffe <_strtoull_l.isra.0+0xf6>
 8008fb0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008fb4:	428b      	cmp	r3, r1
 8008fb6:	bf08      	it	eq
 8008fb8:	4282      	cmpeq	r2, r0
 8008fba:	d320      	bcc.n	8008ffe <_strtoull_l.isra.0+0xf6>
 8008fbc:	d101      	bne.n	8008fc2 <_strtoull_l.isra.0+0xba>
 8008fbe:	45a4      	cmp	ip, r4
 8008fc0:	db1d      	blt.n	8008ffe <_strtoull_l.isra.0+0xf6>
 8008fc2:	fb0a f301 	mul.w	r3, sl, r1
 8008fc6:	fb00 330b 	mla	r3, r0, fp, r3
 8008fca:	fbaa 0100 	umull	r0, r1, sl, r0
 8008fce:	4419      	add	r1, r3
 8008fd0:	2301      	movs	r3, #1
 8008fd2:	1900      	adds	r0, r0, r4
 8008fd4:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 8008fd8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008fdc:	e7de      	b.n	8008f9c <_strtoull_l.isra.0+0x94>
 8008fde:	270a      	movs	r7, #10
 8008fe0:	e7c3      	b.n	8008f6a <_strtoull_l.isra.0+0x62>
 8008fe2:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8008fe6:	f1be 0f19 	cmp.w	lr, #25
 8008fea:	d801      	bhi.n	8008ff0 <_strtoull_l.isra.0+0xe8>
 8008fec:	3c37      	subs	r4, #55	; 0x37
 8008fee:	e7db      	b.n	8008fa8 <_strtoull_l.isra.0+0xa0>
 8008ff0:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8008ff4:	f1be 0f19 	cmp.w	lr, #25
 8008ff8:	d804      	bhi.n	8009004 <_strtoull_l.isra.0+0xfc>
 8008ffa:	3c57      	subs	r4, #87	; 0x57
 8008ffc:	e7d4      	b.n	8008fa8 <_strtoull_l.isra.0+0xa0>
 8008ffe:	f04f 33ff 	mov.w	r3, #4294967295
 8009002:	e7e9      	b.n	8008fd8 <_strtoull_l.isra.0+0xd0>
 8009004:	2b00      	cmp	r3, #0
 8009006:	da0c      	bge.n	8009022 <_strtoull_l.isra.0+0x11a>
 8009008:	2322      	movs	r3, #34	; 0x22
 800900a:	9a03      	ldr	r2, [sp, #12]
 800900c:	f04f 30ff 	mov.w	r0, #4294967295
 8009010:	6013      	str	r3, [r2, #0]
 8009012:	f04f 31ff 	mov.w	r1, #4294967295
 8009016:	f1b9 0f00 	cmp.w	r9, #0
 800901a:	d10a      	bne.n	8009032 <_strtoull_l.isra.0+0x12a>
 800901c:	b005      	add	sp, #20
 800901e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009022:	b116      	cbz	r6, 800902a <_strtoull_l.isra.0+0x122>
 8009024:	4240      	negs	r0, r0
 8009026:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800902a:	f1b9 0f00 	cmp.w	r9, #0
 800902e:	d0f5      	beq.n	800901c <_strtoull_l.isra.0+0x114>
 8009030:	b11b      	cbz	r3, 800903a <_strtoull_l.isra.0+0x132>
 8009032:	3d01      	subs	r5, #1
 8009034:	f8c9 5000 	str.w	r5, [r9]
 8009038:	e7f0      	b.n	800901c <_strtoull_l.isra.0+0x114>
 800903a:	4645      	mov	r5, r8
 800903c:	e7fa      	b.n	8009034 <_strtoull_l.isra.0+0x12c>
 800903e:	2430      	movs	r4, #48	; 0x30
 8009040:	2f00      	cmp	r7, #0
 8009042:	d192      	bne.n	8008f6a <_strtoull_l.isra.0+0x62>
 8009044:	2708      	movs	r7, #8
 8009046:	e790      	b.n	8008f6a <_strtoull_l.isra.0+0x62>

08009048 <_strtoull_r>:
 8009048:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800904a:	4c06      	ldr	r4, [pc, #24]	; (8009064 <_strtoull_r+0x1c>)
 800904c:	4d06      	ldr	r5, [pc, #24]	; (8009068 <_strtoull_r+0x20>)
 800904e:	6824      	ldr	r4, [r4, #0]
 8009050:	6a24      	ldr	r4, [r4, #32]
 8009052:	2c00      	cmp	r4, #0
 8009054:	bf08      	it	eq
 8009056:	462c      	moveq	r4, r5
 8009058:	9400      	str	r4, [sp, #0]
 800905a:	f7ff ff55 	bl	8008f08 <_strtoull_l.isra.0>
 800905e:	b003      	add	sp, #12
 8009060:	bd30      	pop	{r4, r5, pc}
 8009062:	bf00      	nop
 8009064:	20000028 	.word	0x20000028
 8009068:	2000011c 	.word	0x2000011c

0800906c <__ssprint_r>:
 800906c:	6893      	ldr	r3, [r2, #8]
 800906e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009072:	4681      	mov	r9, r0
 8009074:	460c      	mov	r4, r1
 8009076:	4617      	mov	r7, r2
 8009078:	2b00      	cmp	r3, #0
 800907a:	d060      	beq.n	800913e <__ssprint_r+0xd2>
 800907c:	f04f 0b00 	mov.w	fp, #0
 8009080:	465e      	mov	r6, fp
 8009082:	f8d2 a000 	ldr.w	sl, [r2]
 8009086:	b356      	cbz	r6, 80090de <__ssprint_r+0x72>
 8009088:	68a3      	ldr	r3, [r4, #8]
 800908a:	429e      	cmp	r6, r3
 800908c:	d344      	bcc.n	8009118 <__ssprint_r+0xac>
 800908e:	89a2      	ldrh	r2, [r4, #12]
 8009090:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009094:	d03e      	beq.n	8009114 <__ssprint_r+0xa8>
 8009096:	2302      	movs	r3, #2
 8009098:	6825      	ldr	r5, [r4, #0]
 800909a:	6921      	ldr	r1, [r4, #16]
 800909c:	eba5 0801 	sub.w	r8, r5, r1
 80090a0:	6965      	ldr	r5, [r4, #20]
 80090a2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80090a6:	fb95 f5f3 	sdiv	r5, r5, r3
 80090aa:	f108 0301 	add.w	r3, r8, #1
 80090ae:	4433      	add	r3, r6
 80090b0:	429d      	cmp	r5, r3
 80090b2:	bf38      	it	cc
 80090b4:	461d      	movcc	r5, r3
 80090b6:	0553      	lsls	r3, r2, #21
 80090b8:	d546      	bpl.n	8009148 <__ssprint_r+0xdc>
 80090ba:	4629      	mov	r1, r5
 80090bc:	4648      	mov	r0, r9
 80090be:	f7fe f891 	bl	80071e4 <_malloc_r>
 80090c2:	b998      	cbnz	r0, 80090ec <__ssprint_r+0x80>
 80090c4:	230c      	movs	r3, #12
 80090c6:	f8c9 3000 	str.w	r3, [r9]
 80090ca:	89a3      	ldrh	r3, [r4, #12]
 80090cc:	f04f 30ff 	mov.w	r0, #4294967295
 80090d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80090d4:	81a3      	strh	r3, [r4, #12]
 80090d6:	2300      	movs	r3, #0
 80090d8:	60bb      	str	r3, [r7, #8]
 80090da:	607b      	str	r3, [r7, #4]
 80090dc:	e031      	b.n	8009142 <__ssprint_r+0xd6>
 80090de:	f8da b000 	ldr.w	fp, [sl]
 80090e2:	f8da 6004 	ldr.w	r6, [sl, #4]
 80090e6:	f10a 0a08 	add.w	sl, sl, #8
 80090ea:	e7cc      	b.n	8009086 <__ssprint_r+0x1a>
 80090ec:	4642      	mov	r2, r8
 80090ee:	6921      	ldr	r1, [r4, #16]
 80090f0:	9001      	str	r0, [sp, #4]
 80090f2:	f7fb fbdb 	bl	80048ac <memcpy>
 80090f6:	89a2      	ldrh	r2, [r4, #12]
 80090f8:	9b01      	ldr	r3, [sp, #4]
 80090fa:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 80090fe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009102:	81a2      	strh	r2, [r4, #12]
 8009104:	6123      	str	r3, [r4, #16]
 8009106:	4443      	add	r3, r8
 8009108:	6023      	str	r3, [r4, #0]
 800910a:	4633      	mov	r3, r6
 800910c:	6165      	str	r5, [r4, #20]
 800910e:	eba5 0508 	sub.w	r5, r5, r8
 8009112:	60a5      	str	r5, [r4, #8]
 8009114:	429e      	cmp	r6, r3
 8009116:	d200      	bcs.n	800911a <__ssprint_r+0xae>
 8009118:	4633      	mov	r3, r6
 800911a:	461a      	mov	r2, r3
 800911c:	4659      	mov	r1, fp
 800911e:	6820      	ldr	r0, [r4, #0]
 8009120:	9301      	str	r3, [sp, #4]
 8009122:	f000 fd53 	bl	8009bcc <memmove>
 8009126:	68a2      	ldr	r2, [r4, #8]
 8009128:	9b01      	ldr	r3, [sp, #4]
 800912a:	1ad2      	subs	r2, r2, r3
 800912c:	60a2      	str	r2, [r4, #8]
 800912e:	6822      	ldr	r2, [r4, #0]
 8009130:	4413      	add	r3, r2
 8009132:	6023      	str	r3, [r4, #0]
 8009134:	68bb      	ldr	r3, [r7, #8]
 8009136:	1b9e      	subs	r6, r3, r6
 8009138:	60be      	str	r6, [r7, #8]
 800913a:	2e00      	cmp	r6, #0
 800913c:	d1cf      	bne.n	80090de <__ssprint_r+0x72>
 800913e:	2000      	movs	r0, #0
 8009140:	6078      	str	r0, [r7, #4]
 8009142:	b003      	add	sp, #12
 8009144:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009148:	462a      	mov	r2, r5
 800914a:	4648      	mov	r0, r9
 800914c:	f000 fd58 	bl	8009c00 <_realloc_r>
 8009150:	4603      	mov	r3, r0
 8009152:	2800      	cmp	r0, #0
 8009154:	d1d6      	bne.n	8009104 <__ssprint_r+0x98>
 8009156:	6921      	ldr	r1, [r4, #16]
 8009158:	4648      	mov	r0, r9
 800915a:	f000 f95b 	bl	8009414 <_free_r>
 800915e:	e7b1      	b.n	80090c4 <__ssprint_r+0x58>

08009160 <_sungetc_r>:
 8009160:	b538      	push	{r3, r4, r5, lr}
 8009162:	1c4b      	adds	r3, r1, #1
 8009164:	4614      	mov	r4, r2
 8009166:	d103      	bne.n	8009170 <_sungetc_r+0x10>
 8009168:	f04f 35ff 	mov.w	r5, #4294967295
 800916c:	4628      	mov	r0, r5
 800916e:	bd38      	pop	{r3, r4, r5, pc}
 8009170:	8993      	ldrh	r3, [r2, #12]
 8009172:	b2cd      	uxtb	r5, r1
 8009174:	f023 0320 	bic.w	r3, r3, #32
 8009178:	8193      	strh	r3, [r2, #12]
 800917a:	6b53      	ldr	r3, [r2, #52]	; 0x34
 800917c:	6852      	ldr	r2, [r2, #4]
 800917e:	b18b      	cbz	r3, 80091a4 <_sungetc_r+0x44>
 8009180:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009182:	429a      	cmp	r2, r3
 8009184:	da08      	bge.n	8009198 <_sungetc_r+0x38>
 8009186:	6823      	ldr	r3, [r4, #0]
 8009188:	1e5a      	subs	r2, r3, #1
 800918a:	6022      	str	r2, [r4, #0]
 800918c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8009190:	6863      	ldr	r3, [r4, #4]
 8009192:	3301      	adds	r3, #1
 8009194:	6063      	str	r3, [r4, #4]
 8009196:	e7e9      	b.n	800916c <_sungetc_r+0xc>
 8009198:	4621      	mov	r1, r4
 800919a:	f000 f872 	bl	8009282 <__submore>
 800919e:	2800      	cmp	r0, #0
 80091a0:	d0f1      	beq.n	8009186 <_sungetc_r+0x26>
 80091a2:	e7e1      	b.n	8009168 <_sungetc_r+0x8>
 80091a4:	6921      	ldr	r1, [r4, #16]
 80091a6:	6823      	ldr	r3, [r4, #0]
 80091a8:	b151      	cbz	r1, 80091c0 <_sungetc_r+0x60>
 80091aa:	4299      	cmp	r1, r3
 80091ac:	d208      	bcs.n	80091c0 <_sungetc_r+0x60>
 80091ae:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80091b2:	428d      	cmp	r5, r1
 80091b4:	d104      	bne.n	80091c0 <_sungetc_r+0x60>
 80091b6:	3b01      	subs	r3, #1
 80091b8:	3201      	adds	r2, #1
 80091ba:	6023      	str	r3, [r4, #0]
 80091bc:	6062      	str	r2, [r4, #4]
 80091be:	e7d5      	b.n	800916c <_sungetc_r+0xc>
 80091c0:	63e3      	str	r3, [r4, #60]	; 0x3c
 80091c2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80091c6:	6363      	str	r3, [r4, #52]	; 0x34
 80091c8:	2303      	movs	r3, #3
 80091ca:	63a3      	str	r3, [r4, #56]	; 0x38
 80091cc:	4623      	mov	r3, r4
 80091ce:	6422      	str	r2, [r4, #64]	; 0x40
 80091d0:	f803 5f46 	strb.w	r5, [r3, #70]!
 80091d4:	6023      	str	r3, [r4, #0]
 80091d6:	2301      	movs	r3, #1
 80091d8:	e7dc      	b.n	8009194 <_sungetc_r+0x34>

080091da <__ssrefill_r>:
 80091da:	b510      	push	{r4, lr}
 80091dc:	460c      	mov	r4, r1
 80091de:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80091e0:	b169      	cbz	r1, 80091fe <__ssrefill_r+0x24>
 80091e2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80091e6:	4299      	cmp	r1, r3
 80091e8:	d001      	beq.n	80091ee <__ssrefill_r+0x14>
 80091ea:	f000 f913 	bl	8009414 <_free_r>
 80091ee:	2000      	movs	r0, #0
 80091f0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80091f2:	6360      	str	r0, [r4, #52]	; 0x34
 80091f4:	6063      	str	r3, [r4, #4]
 80091f6:	b113      	cbz	r3, 80091fe <__ssrefill_r+0x24>
 80091f8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80091fa:	6023      	str	r3, [r4, #0]
 80091fc:	bd10      	pop	{r4, pc}
 80091fe:	6923      	ldr	r3, [r4, #16]
 8009200:	f04f 30ff 	mov.w	r0, #4294967295
 8009204:	6023      	str	r3, [r4, #0]
 8009206:	2300      	movs	r3, #0
 8009208:	6063      	str	r3, [r4, #4]
 800920a:	89a3      	ldrh	r3, [r4, #12]
 800920c:	f043 0320 	orr.w	r3, r3, #32
 8009210:	81a3      	strh	r3, [r4, #12]
 8009212:	bd10      	pop	{r4, pc}

08009214 <_sfread_r>:
 8009214:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009218:	4615      	mov	r5, r2
 800921a:	435d      	muls	r5, r3
 800921c:	4682      	mov	sl, r0
 800921e:	4691      	mov	r9, r2
 8009220:	4698      	mov	r8, r3
 8009222:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8009224:	d029      	beq.n	800927a <_sfread_r+0x66>
 8009226:	460f      	mov	r7, r1
 8009228:	462e      	mov	r6, r5
 800922a:	f04f 0b00 	mov.w	fp, #0
 800922e:	6863      	ldr	r3, [r4, #4]
 8009230:	429e      	cmp	r6, r3
 8009232:	d80c      	bhi.n	800924e <_sfread_r+0x3a>
 8009234:	4632      	mov	r2, r6
 8009236:	6821      	ldr	r1, [r4, #0]
 8009238:	4638      	mov	r0, r7
 800923a:	f7fb fb37 	bl	80048ac <memcpy>
 800923e:	6863      	ldr	r3, [r4, #4]
 8009240:	6825      	ldr	r5, [r4, #0]
 8009242:	1b9b      	subs	r3, r3, r6
 8009244:	4435      	add	r5, r6
 8009246:	6025      	str	r5, [r4, #0]
 8009248:	6063      	str	r3, [r4, #4]
 800924a:	4645      	mov	r5, r8
 800924c:	e015      	b.n	800927a <_sfread_r+0x66>
 800924e:	461a      	mov	r2, r3
 8009250:	6821      	ldr	r1, [r4, #0]
 8009252:	4638      	mov	r0, r7
 8009254:	9301      	str	r3, [sp, #4]
 8009256:	f7fb fb29 	bl	80048ac <memcpy>
 800925a:	9b01      	ldr	r3, [sp, #4]
 800925c:	6822      	ldr	r2, [r4, #0]
 800925e:	4621      	mov	r1, r4
 8009260:	441a      	add	r2, r3
 8009262:	e884 0804 	stmia.w	r4, {r2, fp}
 8009266:	4650      	mov	r0, sl
 8009268:	441f      	add	r7, r3
 800926a:	1af6      	subs	r6, r6, r3
 800926c:	f7ff ffb5 	bl	80091da <__ssrefill_r>
 8009270:	2800      	cmp	r0, #0
 8009272:	d0dc      	beq.n	800922e <_sfread_r+0x1a>
 8009274:	1bad      	subs	r5, r5, r6
 8009276:	fbb5 f5f9 	udiv	r5, r5, r9
 800927a:	4628      	mov	r0, r5
 800927c:	b003      	add	sp, #12
 800927e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009282 <__submore>:
 8009282:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009286:	460c      	mov	r4, r1
 8009288:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800928a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800928e:	4299      	cmp	r1, r3
 8009290:	d11c      	bne.n	80092cc <__submore+0x4a>
 8009292:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009296:	f7fd ffa5 	bl	80071e4 <_malloc_r>
 800929a:	b918      	cbnz	r0, 80092a4 <__submore+0x22>
 800929c:	f04f 30ff 	mov.w	r0, #4294967295
 80092a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80092a8:	63a3      	str	r3, [r4, #56]	; 0x38
 80092aa:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80092ae:	6360      	str	r0, [r4, #52]	; 0x34
 80092b0:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 80092b4:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80092b8:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 80092bc:	7043      	strb	r3, [r0, #1]
 80092be:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80092c2:	7003      	strb	r3, [r0, #0]
 80092c4:	6020      	str	r0, [r4, #0]
 80092c6:	2000      	movs	r0, #0
 80092c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092cc:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80092ce:	0077      	lsls	r7, r6, #1
 80092d0:	463a      	mov	r2, r7
 80092d2:	f000 fc95 	bl	8009c00 <_realloc_r>
 80092d6:	4605      	mov	r5, r0
 80092d8:	2800      	cmp	r0, #0
 80092da:	d0df      	beq.n	800929c <__submore+0x1a>
 80092dc:	eb00 0806 	add.w	r8, r0, r6
 80092e0:	4601      	mov	r1, r0
 80092e2:	4632      	mov	r2, r6
 80092e4:	4640      	mov	r0, r8
 80092e6:	f7fb fae1 	bl	80048ac <memcpy>
 80092ea:	f8c4 8000 	str.w	r8, [r4]
 80092ee:	6365      	str	r5, [r4, #52]	; 0x34
 80092f0:	63a7      	str	r7, [r4, #56]	; 0x38
 80092f2:	e7e8      	b.n	80092c6 <__submore+0x44>

080092f4 <__ascii_wctomb>:
 80092f4:	b149      	cbz	r1, 800930a <__ascii_wctomb+0x16>
 80092f6:	2aff      	cmp	r2, #255	; 0xff
 80092f8:	bf8b      	itete	hi
 80092fa:	238a      	movhi	r3, #138	; 0x8a
 80092fc:	700a      	strbls	r2, [r1, #0]
 80092fe:	6003      	strhi	r3, [r0, #0]
 8009300:	2001      	movls	r0, #1
 8009302:	bf88      	it	hi
 8009304:	f04f 30ff 	movhi.w	r0, #4294967295
 8009308:	4770      	bx	lr
 800930a:	4608      	mov	r0, r1
 800930c:	4770      	bx	lr

0800930e <_calloc_r>:
 800930e:	b510      	push	{r4, lr}
 8009310:	4351      	muls	r1, r2
 8009312:	f7fd ff67 	bl	80071e4 <_malloc_r>
 8009316:	4604      	mov	r4, r0
 8009318:	b198      	cbz	r0, 8009342 <_calloc_r+0x34>
 800931a:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800931e:	f022 0203 	bic.w	r2, r2, #3
 8009322:	3a04      	subs	r2, #4
 8009324:	2a24      	cmp	r2, #36	; 0x24
 8009326:	d81b      	bhi.n	8009360 <_calloc_r+0x52>
 8009328:	2a13      	cmp	r2, #19
 800932a:	d917      	bls.n	800935c <_calloc_r+0x4e>
 800932c:	2100      	movs	r1, #0
 800932e:	2a1b      	cmp	r2, #27
 8009330:	6001      	str	r1, [r0, #0]
 8009332:	6041      	str	r1, [r0, #4]
 8009334:	d807      	bhi.n	8009346 <_calloc_r+0x38>
 8009336:	f100 0308 	add.w	r3, r0, #8
 800933a:	2200      	movs	r2, #0
 800933c:	601a      	str	r2, [r3, #0]
 800933e:	605a      	str	r2, [r3, #4]
 8009340:	609a      	str	r2, [r3, #8]
 8009342:	4620      	mov	r0, r4
 8009344:	bd10      	pop	{r4, pc}
 8009346:	2a24      	cmp	r2, #36	; 0x24
 8009348:	6081      	str	r1, [r0, #8]
 800934a:	60c1      	str	r1, [r0, #12]
 800934c:	bf11      	iteee	ne
 800934e:	f100 0310 	addne.w	r3, r0, #16
 8009352:	6101      	streq	r1, [r0, #16]
 8009354:	f100 0318 	addeq.w	r3, r0, #24
 8009358:	6141      	streq	r1, [r0, #20]
 800935a:	e7ee      	b.n	800933a <_calloc_r+0x2c>
 800935c:	4603      	mov	r3, r0
 800935e:	e7ec      	b.n	800933a <_calloc_r+0x2c>
 8009360:	2100      	movs	r1, #0
 8009362:	f7fb faae 	bl	80048c2 <memset>
 8009366:	e7ec      	b.n	8009342 <_calloc_r+0x34>

08009368 <_malloc_trim_r>:
 8009368:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800936c:	4689      	mov	r9, r1
 800936e:	4f25      	ldr	r7, [pc, #148]	; (8009404 <_malloc_trim_r+0x9c>)
 8009370:	4606      	mov	r6, r0
 8009372:	f7fe f98f 	bl	8007694 <__malloc_lock>
 8009376:	68bb      	ldr	r3, [r7, #8]
 8009378:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8009410 <_malloc_trim_r+0xa8>
 800937c:	685d      	ldr	r5, [r3, #4]
 800937e:	f1a8 0411 	sub.w	r4, r8, #17
 8009382:	f025 0503 	bic.w	r5, r5, #3
 8009386:	eba4 0409 	sub.w	r4, r4, r9
 800938a:	442c      	add	r4, r5
 800938c:	fbb4 f4f8 	udiv	r4, r4, r8
 8009390:	3c01      	subs	r4, #1
 8009392:	fb08 f404 	mul.w	r4, r8, r4
 8009396:	4544      	cmp	r4, r8
 8009398:	da05      	bge.n	80093a6 <_malloc_trim_r+0x3e>
 800939a:	4630      	mov	r0, r6
 800939c:	f7fe f980 	bl	80076a0 <__malloc_unlock>
 80093a0:	2000      	movs	r0, #0
 80093a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80093a6:	2100      	movs	r1, #0
 80093a8:	4630      	mov	r0, r6
 80093aa:	f7fe fd67 	bl	8007e7c <_sbrk_r>
 80093ae:	68bb      	ldr	r3, [r7, #8]
 80093b0:	442b      	add	r3, r5
 80093b2:	4298      	cmp	r0, r3
 80093b4:	d1f1      	bne.n	800939a <_malloc_trim_r+0x32>
 80093b6:	4261      	negs	r1, r4
 80093b8:	4630      	mov	r0, r6
 80093ba:	f7fe fd5f 	bl	8007e7c <_sbrk_r>
 80093be:	3001      	adds	r0, #1
 80093c0:	d110      	bne.n	80093e4 <_malloc_trim_r+0x7c>
 80093c2:	2100      	movs	r1, #0
 80093c4:	4630      	mov	r0, r6
 80093c6:	f7fe fd59 	bl	8007e7c <_sbrk_r>
 80093ca:	68ba      	ldr	r2, [r7, #8]
 80093cc:	1a83      	subs	r3, r0, r2
 80093ce:	2b0f      	cmp	r3, #15
 80093d0:	dde3      	ble.n	800939a <_malloc_trim_r+0x32>
 80093d2:	490d      	ldr	r1, [pc, #52]	; (8009408 <_malloc_trim_r+0xa0>)
 80093d4:	f043 0301 	orr.w	r3, r3, #1
 80093d8:	6809      	ldr	r1, [r1, #0]
 80093da:	6053      	str	r3, [r2, #4]
 80093dc:	1a40      	subs	r0, r0, r1
 80093de:	490b      	ldr	r1, [pc, #44]	; (800940c <_malloc_trim_r+0xa4>)
 80093e0:	6008      	str	r0, [r1, #0]
 80093e2:	e7da      	b.n	800939a <_malloc_trim_r+0x32>
 80093e4:	68bb      	ldr	r3, [r7, #8]
 80093e6:	4a09      	ldr	r2, [pc, #36]	; (800940c <_malloc_trim_r+0xa4>)
 80093e8:	1b2d      	subs	r5, r5, r4
 80093ea:	f045 0501 	orr.w	r5, r5, #1
 80093ee:	605d      	str	r5, [r3, #4]
 80093f0:	6813      	ldr	r3, [r2, #0]
 80093f2:	4630      	mov	r0, r6
 80093f4:	1b1c      	subs	r4, r3, r4
 80093f6:	6014      	str	r4, [r2, #0]
 80093f8:	f7fe f952 	bl	80076a0 <__malloc_unlock>
 80093fc:	2001      	movs	r0, #1
 80093fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009402:	bf00      	nop
 8009404:	20000288 	.word	0x20000288
 8009408:	20000690 	.word	0x20000690
 800940c:	20000ed8 	.word	0x20000ed8
 8009410:	00000080 	.word	0x00000080

08009414 <_free_r>:
 8009414:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009418:	4604      	mov	r4, r0
 800941a:	4688      	mov	r8, r1
 800941c:	2900      	cmp	r1, #0
 800941e:	f000 80ab 	beq.w	8009578 <_free_r+0x164>
 8009422:	f7fe f937 	bl	8007694 <__malloc_lock>
 8009426:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800942a:	4d54      	ldr	r5, [pc, #336]	; (800957c <_free_r+0x168>)
 800942c:	f022 0001 	bic.w	r0, r2, #1
 8009430:	f1a8 0308 	sub.w	r3, r8, #8
 8009434:	181f      	adds	r7, r3, r0
 8009436:	68a9      	ldr	r1, [r5, #8]
 8009438:	687e      	ldr	r6, [r7, #4]
 800943a:	428f      	cmp	r7, r1
 800943c:	f026 0603 	bic.w	r6, r6, #3
 8009440:	f002 0201 	and.w	r2, r2, #1
 8009444:	d11b      	bne.n	800947e <_free_r+0x6a>
 8009446:	4430      	add	r0, r6
 8009448:	b93a      	cbnz	r2, 800945a <_free_r+0x46>
 800944a:	f858 2c08 	ldr.w	r2, [r8, #-8]
 800944e:	1a9b      	subs	r3, r3, r2
 8009450:	6899      	ldr	r1, [r3, #8]
 8009452:	4410      	add	r0, r2
 8009454:	68da      	ldr	r2, [r3, #12]
 8009456:	60ca      	str	r2, [r1, #12]
 8009458:	6091      	str	r1, [r2, #8]
 800945a:	f040 0201 	orr.w	r2, r0, #1
 800945e:	605a      	str	r2, [r3, #4]
 8009460:	60ab      	str	r3, [r5, #8]
 8009462:	4b47      	ldr	r3, [pc, #284]	; (8009580 <_free_r+0x16c>)
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	4298      	cmp	r0, r3
 8009468:	d304      	bcc.n	8009474 <_free_r+0x60>
 800946a:	4b46      	ldr	r3, [pc, #280]	; (8009584 <_free_r+0x170>)
 800946c:	4620      	mov	r0, r4
 800946e:	6819      	ldr	r1, [r3, #0]
 8009470:	f7ff ff7a 	bl	8009368 <_malloc_trim_r>
 8009474:	4620      	mov	r0, r4
 8009476:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800947a:	f7fe b911 	b.w	80076a0 <__malloc_unlock>
 800947e:	607e      	str	r6, [r7, #4]
 8009480:	2a00      	cmp	r2, #0
 8009482:	d139      	bne.n	80094f8 <_free_r+0xe4>
 8009484:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8009488:	f105 0e08 	add.w	lr, r5, #8
 800948c:	1a5b      	subs	r3, r3, r1
 800948e:	4408      	add	r0, r1
 8009490:	6899      	ldr	r1, [r3, #8]
 8009492:	4571      	cmp	r1, lr
 8009494:	d032      	beq.n	80094fc <_free_r+0xe8>
 8009496:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800949a:	f8c1 e00c 	str.w	lr, [r1, #12]
 800949e:	f8ce 1008 	str.w	r1, [lr, #8]
 80094a2:	19b9      	adds	r1, r7, r6
 80094a4:	6849      	ldr	r1, [r1, #4]
 80094a6:	07c9      	lsls	r1, r1, #31
 80094a8:	d40a      	bmi.n	80094c0 <_free_r+0xac>
 80094aa:	4430      	add	r0, r6
 80094ac:	68b9      	ldr	r1, [r7, #8]
 80094ae:	bb3a      	cbnz	r2, 8009500 <_free_r+0xec>
 80094b0:	4e35      	ldr	r6, [pc, #212]	; (8009588 <_free_r+0x174>)
 80094b2:	42b1      	cmp	r1, r6
 80094b4:	d124      	bne.n	8009500 <_free_r+0xec>
 80094b6:	2201      	movs	r2, #1
 80094b8:	616b      	str	r3, [r5, #20]
 80094ba:	612b      	str	r3, [r5, #16]
 80094bc:	60d9      	str	r1, [r3, #12]
 80094be:	6099      	str	r1, [r3, #8]
 80094c0:	f040 0101 	orr.w	r1, r0, #1
 80094c4:	6059      	str	r1, [r3, #4]
 80094c6:	5018      	str	r0, [r3, r0]
 80094c8:	2a00      	cmp	r2, #0
 80094ca:	d1d3      	bne.n	8009474 <_free_r+0x60>
 80094cc:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80094d0:	d21a      	bcs.n	8009508 <_free_r+0xf4>
 80094d2:	2201      	movs	r2, #1
 80094d4:	08c0      	lsrs	r0, r0, #3
 80094d6:	1081      	asrs	r1, r0, #2
 80094d8:	408a      	lsls	r2, r1
 80094da:	6869      	ldr	r1, [r5, #4]
 80094dc:	3001      	adds	r0, #1
 80094de:	430a      	orrs	r2, r1
 80094e0:	606a      	str	r2, [r5, #4]
 80094e2:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 80094e6:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 80094ea:	3a08      	subs	r2, #8
 80094ec:	60da      	str	r2, [r3, #12]
 80094ee:	6099      	str	r1, [r3, #8]
 80094f0:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 80094f4:	60cb      	str	r3, [r1, #12]
 80094f6:	e7bd      	b.n	8009474 <_free_r+0x60>
 80094f8:	2200      	movs	r2, #0
 80094fa:	e7d2      	b.n	80094a2 <_free_r+0x8e>
 80094fc:	2201      	movs	r2, #1
 80094fe:	e7d0      	b.n	80094a2 <_free_r+0x8e>
 8009500:	68fe      	ldr	r6, [r7, #12]
 8009502:	60ce      	str	r6, [r1, #12]
 8009504:	60b1      	str	r1, [r6, #8]
 8009506:	e7db      	b.n	80094c0 <_free_r+0xac>
 8009508:	0a42      	lsrs	r2, r0, #9
 800950a:	2a04      	cmp	r2, #4
 800950c:	d813      	bhi.n	8009536 <_free_r+0x122>
 800950e:	0982      	lsrs	r2, r0, #6
 8009510:	3238      	adds	r2, #56	; 0x38
 8009512:	1c51      	adds	r1, r2, #1
 8009514:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8009518:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 800951c:	428e      	cmp	r6, r1
 800951e:	d124      	bne.n	800956a <_free_r+0x156>
 8009520:	2001      	movs	r0, #1
 8009522:	1092      	asrs	r2, r2, #2
 8009524:	fa00 f202 	lsl.w	r2, r0, r2
 8009528:	6868      	ldr	r0, [r5, #4]
 800952a:	4302      	orrs	r2, r0
 800952c:	606a      	str	r2, [r5, #4]
 800952e:	60de      	str	r6, [r3, #12]
 8009530:	6099      	str	r1, [r3, #8]
 8009532:	60b3      	str	r3, [r6, #8]
 8009534:	e7de      	b.n	80094f4 <_free_r+0xe0>
 8009536:	2a14      	cmp	r2, #20
 8009538:	d801      	bhi.n	800953e <_free_r+0x12a>
 800953a:	325b      	adds	r2, #91	; 0x5b
 800953c:	e7e9      	b.n	8009512 <_free_r+0xfe>
 800953e:	2a54      	cmp	r2, #84	; 0x54
 8009540:	d802      	bhi.n	8009548 <_free_r+0x134>
 8009542:	0b02      	lsrs	r2, r0, #12
 8009544:	326e      	adds	r2, #110	; 0x6e
 8009546:	e7e4      	b.n	8009512 <_free_r+0xfe>
 8009548:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800954c:	d802      	bhi.n	8009554 <_free_r+0x140>
 800954e:	0bc2      	lsrs	r2, r0, #15
 8009550:	3277      	adds	r2, #119	; 0x77
 8009552:	e7de      	b.n	8009512 <_free_r+0xfe>
 8009554:	f240 5154 	movw	r1, #1364	; 0x554
 8009558:	428a      	cmp	r2, r1
 800955a:	bf9a      	itte	ls
 800955c:	0c82      	lsrls	r2, r0, #18
 800955e:	327c      	addls	r2, #124	; 0x7c
 8009560:	227e      	movhi	r2, #126	; 0x7e
 8009562:	e7d6      	b.n	8009512 <_free_r+0xfe>
 8009564:	6889      	ldr	r1, [r1, #8]
 8009566:	428e      	cmp	r6, r1
 8009568:	d004      	beq.n	8009574 <_free_r+0x160>
 800956a:	684a      	ldr	r2, [r1, #4]
 800956c:	f022 0203 	bic.w	r2, r2, #3
 8009570:	4290      	cmp	r0, r2
 8009572:	d3f7      	bcc.n	8009564 <_free_r+0x150>
 8009574:	68ce      	ldr	r6, [r1, #12]
 8009576:	e7da      	b.n	800952e <_free_r+0x11a>
 8009578:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800957c:	20000288 	.word	0x20000288
 8009580:	20000694 	.word	0x20000694
 8009584:	20000f08 	.word	0x20000f08
 8009588:	20000290 	.word	0x20000290

0800958c <rshift>:
 800958c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800958e:	6906      	ldr	r6, [r0, #16]
 8009590:	114b      	asrs	r3, r1, #5
 8009592:	42b3      	cmp	r3, r6
 8009594:	f100 0514 	add.w	r5, r0, #20
 8009598:	da2b      	bge.n	80095f2 <rshift+0x66>
 800959a:	f011 011f 	ands.w	r1, r1, #31
 800959e:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 80095a2:	eb05 0283 	add.w	r2, r5, r3, lsl #2
 80095a6:	d108      	bne.n	80095ba <rshift+0x2e>
 80095a8:	4629      	mov	r1, r5
 80095aa:	42b2      	cmp	r2, r6
 80095ac:	460b      	mov	r3, r1
 80095ae:	d210      	bcs.n	80095d2 <rshift+0x46>
 80095b0:	f852 3b04 	ldr.w	r3, [r2], #4
 80095b4:	f841 3b04 	str.w	r3, [r1], #4
 80095b8:	e7f7      	b.n	80095aa <rshift+0x1e>
 80095ba:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 80095be:	462b      	mov	r3, r5
 80095c0:	f1c1 0e20 	rsb	lr, r1, #32
 80095c4:	3204      	adds	r2, #4
 80095c6:	40cc      	lsrs	r4, r1
 80095c8:	42b2      	cmp	r2, r6
 80095ca:	d308      	bcc.n	80095de <rshift+0x52>
 80095cc:	601c      	str	r4, [r3, #0]
 80095ce:	b104      	cbz	r4, 80095d2 <rshift+0x46>
 80095d0:	3304      	adds	r3, #4
 80095d2:	1b5b      	subs	r3, r3, r5
 80095d4:	109b      	asrs	r3, r3, #2
 80095d6:	6103      	str	r3, [r0, #16]
 80095d8:	b903      	cbnz	r3, 80095dc <rshift+0x50>
 80095da:	6143      	str	r3, [r0, #20]
 80095dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80095de:	6817      	ldr	r7, [r2, #0]
 80095e0:	fa07 f70e 	lsl.w	r7, r7, lr
 80095e4:	433c      	orrs	r4, r7
 80095e6:	f843 4b04 	str.w	r4, [r3], #4
 80095ea:	f852 4b04 	ldr.w	r4, [r2], #4
 80095ee:	40cc      	lsrs	r4, r1
 80095f0:	e7ea      	b.n	80095c8 <rshift+0x3c>
 80095f2:	462b      	mov	r3, r5
 80095f4:	e7ed      	b.n	80095d2 <rshift+0x46>

080095f6 <__hexdig_fun>:
 80095f6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80095fa:	2b09      	cmp	r3, #9
 80095fc:	d802      	bhi.n	8009604 <__hexdig_fun+0xe>
 80095fe:	3820      	subs	r0, #32
 8009600:	b2c0      	uxtb	r0, r0
 8009602:	4770      	bx	lr
 8009604:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009608:	2b05      	cmp	r3, #5
 800960a:	d801      	bhi.n	8009610 <__hexdig_fun+0x1a>
 800960c:	3847      	subs	r0, #71	; 0x47
 800960e:	e7f7      	b.n	8009600 <__hexdig_fun+0xa>
 8009610:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009614:	2b05      	cmp	r3, #5
 8009616:	d801      	bhi.n	800961c <__hexdig_fun+0x26>
 8009618:	3827      	subs	r0, #39	; 0x27
 800961a:	e7f1      	b.n	8009600 <__hexdig_fun+0xa>
 800961c:	2000      	movs	r0, #0
 800961e:	4770      	bx	lr

08009620 <__gethex>:
 8009620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009624:	b08b      	sub	sp, #44	; 0x2c
 8009626:	9002      	str	r0, [sp, #8]
 8009628:	9816      	ldr	r0, [sp, #88]	; 0x58
 800962a:	468a      	mov	sl, r1
 800962c:	4690      	mov	r8, r2
 800962e:	9306      	str	r3, [sp, #24]
 8009630:	f7fd fdc0 	bl	80071b4 <__localeconv_l>
 8009634:	6803      	ldr	r3, [r0, #0]
 8009636:	f04f 0b00 	mov.w	fp, #0
 800963a:	4618      	mov	r0, r3
 800963c:	9303      	str	r3, [sp, #12]
 800963e:	f7f6 fd91 	bl	8000164 <strlen>
 8009642:	9b03      	ldr	r3, [sp, #12]
 8009644:	9001      	str	r0, [sp, #4]
 8009646:	4403      	add	r3, r0
 8009648:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800964c:	9307      	str	r3, [sp, #28]
 800964e:	f8da 3000 	ldr.w	r3, [sl]
 8009652:	3302      	adds	r3, #2
 8009654:	461f      	mov	r7, r3
 8009656:	f813 0b01 	ldrb.w	r0, [r3], #1
 800965a:	2830      	cmp	r0, #48	; 0x30
 800965c:	d06c      	beq.n	8009738 <__gethex+0x118>
 800965e:	f7ff ffca 	bl	80095f6 <__hexdig_fun>
 8009662:	4604      	mov	r4, r0
 8009664:	2800      	cmp	r0, #0
 8009666:	d16a      	bne.n	800973e <__gethex+0x11e>
 8009668:	9a01      	ldr	r2, [sp, #4]
 800966a:	9903      	ldr	r1, [sp, #12]
 800966c:	4638      	mov	r0, r7
 800966e:	f7fb f991 	bl	8004994 <strncmp>
 8009672:	2800      	cmp	r0, #0
 8009674:	d166      	bne.n	8009744 <__gethex+0x124>
 8009676:	9b01      	ldr	r3, [sp, #4]
 8009678:	5cf8      	ldrb	r0, [r7, r3]
 800967a:	18fe      	adds	r6, r7, r3
 800967c:	f7ff ffbb 	bl	80095f6 <__hexdig_fun>
 8009680:	2800      	cmp	r0, #0
 8009682:	d062      	beq.n	800974a <__gethex+0x12a>
 8009684:	4633      	mov	r3, r6
 8009686:	7818      	ldrb	r0, [r3, #0]
 8009688:	461f      	mov	r7, r3
 800968a:	2830      	cmp	r0, #48	; 0x30
 800968c:	f103 0301 	add.w	r3, r3, #1
 8009690:	d0f9      	beq.n	8009686 <__gethex+0x66>
 8009692:	f7ff ffb0 	bl	80095f6 <__hexdig_fun>
 8009696:	fab0 f580 	clz	r5, r0
 800969a:	4634      	mov	r4, r6
 800969c:	f04f 0b01 	mov.w	fp, #1
 80096a0:	096d      	lsrs	r5, r5, #5
 80096a2:	463a      	mov	r2, r7
 80096a4:	4616      	mov	r6, r2
 80096a6:	7830      	ldrb	r0, [r6, #0]
 80096a8:	3201      	adds	r2, #1
 80096aa:	f7ff ffa4 	bl	80095f6 <__hexdig_fun>
 80096ae:	2800      	cmp	r0, #0
 80096b0:	d1f8      	bne.n	80096a4 <__gethex+0x84>
 80096b2:	9a01      	ldr	r2, [sp, #4]
 80096b4:	9903      	ldr	r1, [sp, #12]
 80096b6:	4630      	mov	r0, r6
 80096b8:	f7fb f96c 	bl	8004994 <strncmp>
 80096bc:	b950      	cbnz	r0, 80096d4 <__gethex+0xb4>
 80096be:	b954      	cbnz	r4, 80096d6 <__gethex+0xb6>
 80096c0:	9b01      	ldr	r3, [sp, #4]
 80096c2:	18f4      	adds	r4, r6, r3
 80096c4:	4622      	mov	r2, r4
 80096c6:	4616      	mov	r6, r2
 80096c8:	7830      	ldrb	r0, [r6, #0]
 80096ca:	3201      	adds	r2, #1
 80096cc:	f7ff ff93 	bl	80095f6 <__hexdig_fun>
 80096d0:	2800      	cmp	r0, #0
 80096d2:	d1f8      	bne.n	80096c6 <__gethex+0xa6>
 80096d4:	b10c      	cbz	r4, 80096da <__gethex+0xba>
 80096d6:	1ba4      	subs	r4, r4, r6
 80096d8:	00a4      	lsls	r4, r4, #2
 80096da:	7833      	ldrb	r3, [r6, #0]
 80096dc:	2b50      	cmp	r3, #80	; 0x50
 80096de:	d001      	beq.n	80096e4 <__gethex+0xc4>
 80096e0:	2b70      	cmp	r3, #112	; 0x70
 80096e2:	d140      	bne.n	8009766 <__gethex+0x146>
 80096e4:	7873      	ldrb	r3, [r6, #1]
 80096e6:	2b2b      	cmp	r3, #43	; 0x2b
 80096e8:	d035      	beq.n	8009756 <__gethex+0x136>
 80096ea:	2b2d      	cmp	r3, #45	; 0x2d
 80096ec:	d02f      	beq.n	800974e <__gethex+0x12e>
 80096ee:	f04f 0900 	mov.w	r9, #0
 80096f2:	1c71      	adds	r1, r6, #1
 80096f4:	7808      	ldrb	r0, [r1, #0]
 80096f6:	f7ff ff7e 	bl	80095f6 <__hexdig_fun>
 80096fa:	1e43      	subs	r3, r0, #1
 80096fc:	b2db      	uxtb	r3, r3
 80096fe:	2b18      	cmp	r3, #24
 8009700:	d831      	bhi.n	8009766 <__gethex+0x146>
 8009702:	f1a0 0210 	sub.w	r2, r0, #16
 8009706:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800970a:	f7ff ff74 	bl	80095f6 <__hexdig_fun>
 800970e:	1e43      	subs	r3, r0, #1
 8009710:	b2db      	uxtb	r3, r3
 8009712:	2b18      	cmp	r3, #24
 8009714:	d922      	bls.n	800975c <__gethex+0x13c>
 8009716:	f1b9 0f00 	cmp.w	r9, #0
 800971a:	d000      	beq.n	800971e <__gethex+0xfe>
 800971c:	4252      	negs	r2, r2
 800971e:	4414      	add	r4, r2
 8009720:	f8ca 1000 	str.w	r1, [sl]
 8009724:	b30d      	cbz	r5, 800976a <__gethex+0x14a>
 8009726:	f1bb 0f00 	cmp.w	fp, #0
 800972a:	bf14      	ite	ne
 800972c:	2700      	movne	r7, #0
 800972e:	2706      	moveq	r7, #6
 8009730:	4638      	mov	r0, r7
 8009732:	b00b      	add	sp, #44	; 0x2c
 8009734:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009738:	f10b 0b01 	add.w	fp, fp, #1
 800973c:	e78a      	b.n	8009654 <__gethex+0x34>
 800973e:	2500      	movs	r5, #0
 8009740:	462c      	mov	r4, r5
 8009742:	e7ae      	b.n	80096a2 <__gethex+0x82>
 8009744:	463e      	mov	r6, r7
 8009746:	2501      	movs	r5, #1
 8009748:	e7c7      	b.n	80096da <__gethex+0xba>
 800974a:	4604      	mov	r4, r0
 800974c:	e7fb      	b.n	8009746 <__gethex+0x126>
 800974e:	f04f 0901 	mov.w	r9, #1
 8009752:	1cb1      	adds	r1, r6, #2
 8009754:	e7ce      	b.n	80096f4 <__gethex+0xd4>
 8009756:	f04f 0900 	mov.w	r9, #0
 800975a:	e7fa      	b.n	8009752 <__gethex+0x132>
 800975c:	230a      	movs	r3, #10
 800975e:	fb03 0202 	mla	r2, r3, r2, r0
 8009762:	3a10      	subs	r2, #16
 8009764:	e7cf      	b.n	8009706 <__gethex+0xe6>
 8009766:	4631      	mov	r1, r6
 8009768:	e7da      	b.n	8009720 <__gethex+0x100>
 800976a:	4629      	mov	r1, r5
 800976c:	1bf3      	subs	r3, r6, r7
 800976e:	3b01      	subs	r3, #1
 8009770:	2b07      	cmp	r3, #7
 8009772:	dc49      	bgt.n	8009808 <__gethex+0x1e8>
 8009774:	9802      	ldr	r0, [sp, #8]
 8009776:	f7fd ff99 	bl	80076ac <_Balloc>
 800977a:	f04f 0b00 	mov.w	fp, #0
 800977e:	4605      	mov	r5, r0
 8009780:	46da      	mov	sl, fp
 8009782:	9b01      	ldr	r3, [sp, #4]
 8009784:	f100 0914 	add.w	r9, r0, #20
 8009788:	f1c3 0301 	rsb	r3, r3, #1
 800978c:	f8cd 9010 	str.w	r9, [sp, #16]
 8009790:	9308      	str	r3, [sp, #32]
 8009792:	42b7      	cmp	r7, r6
 8009794:	d33b      	bcc.n	800980e <__gethex+0x1ee>
 8009796:	9804      	ldr	r0, [sp, #16]
 8009798:	f840 ab04 	str.w	sl, [r0], #4
 800979c:	eba0 0009 	sub.w	r0, r0, r9
 80097a0:	1080      	asrs	r0, r0, #2
 80097a2:	6128      	str	r0, [r5, #16]
 80097a4:	0147      	lsls	r7, r0, #5
 80097a6:	4650      	mov	r0, sl
 80097a8:	f7fe f844 	bl	8007834 <__hi0bits>
 80097ac:	f8d8 6000 	ldr.w	r6, [r8]
 80097b0:	1a3f      	subs	r7, r7, r0
 80097b2:	42b7      	cmp	r7, r6
 80097b4:	dd64      	ble.n	8009880 <__gethex+0x260>
 80097b6:	1bbf      	subs	r7, r7, r6
 80097b8:	4639      	mov	r1, r7
 80097ba:	4628      	mov	r0, r5
 80097bc:	f7fe fb3d 	bl	8007e3a <__any_on>
 80097c0:	4682      	mov	sl, r0
 80097c2:	b178      	cbz	r0, 80097e4 <__gethex+0x1c4>
 80097c4:	f04f 0a01 	mov.w	sl, #1
 80097c8:	1e7b      	subs	r3, r7, #1
 80097ca:	1159      	asrs	r1, r3, #5
 80097cc:	f003 021f 	and.w	r2, r3, #31
 80097d0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80097d4:	fa0a f202 	lsl.w	r2, sl, r2
 80097d8:	420a      	tst	r2, r1
 80097da:	d003      	beq.n	80097e4 <__gethex+0x1c4>
 80097dc:	4553      	cmp	r3, sl
 80097de:	dc46      	bgt.n	800986e <__gethex+0x24e>
 80097e0:	f04f 0a02 	mov.w	sl, #2
 80097e4:	4639      	mov	r1, r7
 80097e6:	4628      	mov	r0, r5
 80097e8:	f7ff fed0 	bl	800958c <rshift>
 80097ec:	443c      	add	r4, r7
 80097ee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80097f2:	429c      	cmp	r4, r3
 80097f4:	dd52      	ble.n	800989c <__gethex+0x27c>
 80097f6:	4629      	mov	r1, r5
 80097f8:	9802      	ldr	r0, [sp, #8]
 80097fa:	f7fd ff8b 	bl	8007714 <_Bfree>
 80097fe:	2300      	movs	r3, #0
 8009800:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009802:	27a3      	movs	r7, #163	; 0xa3
 8009804:	6013      	str	r3, [r2, #0]
 8009806:	e793      	b.n	8009730 <__gethex+0x110>
 8009808:	3101      	adds	r1, #1
 800980a:	105b      	asrs	r3, r3, #1
 800980c:	e7b0      	b.n	8009770 <__gethex+0x150>
 800980e:	1e73      	subs	r3, r6, #1
 8009810:	9305      	str	r3, [sp, #20]
 8009812:	9a07      	ldr	r2, [sp, #28]
 8009814:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009818:	4293      	cmp	r3, r2
 800981a:	d018      	beq.n	800984e <__gethex+0x22e>
 800981c:	f1bb 0f20 	cmp.w	fp, #32
 8009820:	d107      	bne.n	8009832 <__gethex+0x212>
 8009822:	9b04      	ldr	r3, [sp, #16]
 8009824:	f8c3 a000 	str.w	sl, [r3]
 8009828:	f04f 0a00 	mov.w	sl, #0
 800982c:	46d3      	mov	fp, sl
 800982e:	3304      	adds	r3, #4
 8009830:	9304      	str	r3, [sp, #16]
 8009832:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009836:	f7ff fede 	bl	80095f6 <__hexdig_fun>
 800983a:	f000 000f 	and.w	r0, r0, #15
 800983e:	fa00 f00b 	lsl.w	r0, r0, fp
 8009842:	ea4a 0a00 	orr.w	sl, sl, r0
 8009846:	f10b 0b04 	add.w	fp, fp, #4
 800984a:	9b05      	ldr	r3, [sp, #20]
 800984c:	e00d      	b.n	800986a <__gethex+0x24a>
 800984e:	9b05      	ldr	r3, [sp, #20]
 8009850:	9a08      	ldr	r2, [sp, #32]
 8009852:	4413      	add	r3, r2
 8009854:	429f      	cmp	r7, r3
 8009856:	d8e1      	bhi.n	800981c <__gethex+0x1fc>
 8009858:	4618      	mov	r0, r3
 800985a:	9a01      	ldr	r2, [sp, #4]
 800985c:	9903      	ldr	r1, [sp, #12]
 800985e:	9309      	str	r3, [sp, #36]	; 0x24
 8009860:	f7fb f898 	bl	8004994 <strncmp>
 8009864:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009866:	2800      	cmp	r0, #0
 8009868:	d1d8      	bne.n	800981c <__gethex+0x1fc>
 800986a:	461e      	mov	r6, r3
 800986c:	e791      	b.n	8009792 <__gethex+0x172>
 800986e:	1eb9      	subs	r1, r7, #2
 8009870:	4628      	mov	r0, r5
 8009872:	f7fe fae2 	bl	8007e3a <__any_on>
 8009876:	2800      	cmp	r0, #0
 8009878:	d0b2      	beq.n	80097e0 <__gethex+0x1c0>
 800987a:	f04f 0a03 	mov.w	sl, #3
 800987e:	e7b1      	b.n	80097e4 <__gethex+0x1c4>
 8009880:	da09      	bge.n	8009896 <__gethex+0x276>
 8009882:	1bf7      	subs	r7, r6, r7
 8009884:	4629      	mov	r1, r5
 8009886:	463a      	mov	r2, r7
 8009888:	9802      	ldr	r0, [sp, #8]
 800988a:	f7fe f905 	bl	8007a98 <__lshift>
 800988e:	4605      	mov	r5, r0
 8009890:	1be4      	subs	r4, r4, r7
 8009892:	f100 0914 	add.w	r9, r0, #20
 8009896:	f04f 0a00 	mov.w	sl, #0
 800989a:	e7a8      	b.n	80097ee <__gethex+0x1ce>
 800989c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80098a0:	4284      	cmp	r4, r0
 80098a2:	da6b      	bge.n	800997c <__gethex+0x35c>
 80098a4:	1b04      	subs	r4, r0, r4
 80098a6:	42a6      	cmp	r6, r4
 80098a8:	dc2e      	bgt.n	8009908 <__gethex+0x2e8>
 80098aa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80098ae:	2b02      	cmp	r3, #2
 80098b0:	d022      	beq.n	80098f8 <__gethex+0x2d8>
 80098b2:	2b03      	cmp	r3, #3
 80098b4:	d024      	beq.n	8009900 <__gethex+0x2e0>
 80098b6:	2b01      	cmp	r3, #1
 80098b8:	d115      	bne.n	80098e6 <__gethex+0x2c6>
 80098ba:	42a6      	cmp	r6, r4
 80098bc:	d113      	bne.n	80098e6 <__gethex+0x2c6>
 80098be:	2e01      	cmp	r6, #1
 80098c0:	dc0b      	bgt.n	80098da <__gethex+0x2ba>
 80098c2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80098c6:	9a06      	ldr	r2, [sp, #24]
 80098c8:	2762      	movs	r7, #98	; 0x62
 80098ca:	6013      	str	r3, [r2, #0]
 80098cc:	2301      	movs	r3, #1
 80098ce:	612b      	str	r3, [r5, #16]
 80098d0:	f8c9 3000 	str.w	r3, [r9]
 80098d4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80098d6:	601d      	str	r5, [r3, #0]
 80098d8:	e72a      	b.n	8009730 <__gethex+0x110>
 80098da:	1e71      	subs	r1, r6, #1
 80098dc:	4628      	mov	r0, r5
 80098de:	f7fe faac 	bl	8007e3a <__any_on>
 80098e2:	2800      	cmp	r0, #0
 80098e4:	d1ed      	bne.n	80098c2 <__gethex+0x2a2>
 80098e6:	4629      	mov	r1, r5
 80098e8:	9802      	ldr	r0, [sp, #8]
 80098ea:	f7fd ff13 	bl	8007714 <_Bfree>
 80098ee:	2300      	movs	r3, #0
 80098f0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80098f2:	2750      	movs	r7, #80	; 0x50
 80098f4:	6013      	str	r3, [r2, #0]
 80098f6:	e71b      	b.n	8009730 <__gethex+0x110>
 80098f8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d0e1      	beq.n	80098c2 <__gethex+0x2a2>
 80098fe:	e7f2      	b.n	80098e6 <__gethex+0x2c6>
 8009900:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009902:	2b00      	cmp	r3, #0
 8009904:	d1dd      	bne.n	80098c2 <__gethex+0x2a2>
 8009906:	e7ee      	b.n	80098e6 <__gethex+0x2c6>
 8009908:	1e67      	subs	r7, r4, #1
 800990a:	f1ba 0f00 	cmp.w	sl, #0
 800990e:	d132      	bne.n	8009976 <__gethex+0x356>
 8009910:	b127      	cbz	r7, 800991c <__gethex+0x2fc>
 8009912:	4639      	mov	r1, r7
 8009914:	4628      	mov	r0, r5
 8009916:	f7fe fa90 	bl	8007e3a <__any_on>
 800991a:	4682      	mov	sl, r0
 800991c:	2301      	movs	r3, #1
 800991e:	117a      	asrs	r2, r7, #5
 8009920:	f007 071f 	and.w	r7, r7, #31
 8009924:	fa03 f707 	lsl.w	r7, r3, r7
 8009928:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800992c:	4621      	mov	r1, r4
 800992e:	421f      	tst	r7, r3
 8009930:	f04f 0702 	mov.w	r7, #2
 8009934:	4628      	mov	r0, r5
 8009936:	bf18      	it	ne
 8009938:	f04a 0a02 	orrne.w	sl, sl, #2
 800993c:	1b36      	subs	r6, r6, r4
 800993e:	f7ff fe25 	bl	800958c <rshift>
 8009942:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8009946:	f1ba 0f00 	cmp.w	sl, #0
 800994a:	d045      	beq.n	80099d8 <__gethex+0x3b8>
 800994c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009950:	2b02      	cmp	r3, #2
 8009952:	d015      	beq.n	8009980 <__gethex+0x360>
 8009954:	2b03      	cmp	r3, #3
 8009956:	d017      	beq.n	8009988 <__gethex+0x368>
 8009958:	2b01      	cmp	r3, #1
 800995a:	d109      	bne.n	8009970 <__gethex+0x350>
 800995c:	f01a 0f02 	tst.w	sl, #2
 8009960:	d006      	beq.n	8009970 <__gethex+0x350>
 8009962:	f8d9 3000 	ldr.w	r3, [r9]
 8009966:	ea4a 0a03 	orr.w	sl, sl, r3
 800996a:	f01a 0f01 	tst.w	sl, #1
 800996e:	d10e      	bne.n	800998e <__gethex+0x36e>
 8009970:	f047 0710 	orr.w	r7, r7, #16
 8009974:	e030      	b.n	80099d8 <__gethex+0x3b8>
 8009976:	f04f 0a01 	mov.w	sl, #1
 800997a:	e7cf      	b.n	800991c <__gethex+0x2fc>
 800997c:	2701      	movs	r7, #1
 800997e:	e7e2      	b.n	8009946 <__gethex+0x326>
 8009980:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009982:	f1c3 0301 	rsb	r3, r3, #1
 8009986:	9315      	str	r3, [sp, #84]	; 0x54
 8009988:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800998a:	2b00      	cmp	r3, #0
 800998c:	d0f0      	beq.n	8009970 <__gethex+0x350>
 800998e:	2000      	movs	r0, #0
 8009990:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8009994:	f105 0314 	add.w	r3, r5, #20
 8009998:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800999c:	eb03 010a 	add.w	r1, r3, sl
 80099a0:	681a      	ldr	r2, [r3, #0]
 80099a2:	f1b2 3fff 	cmp.w	r2, #4294967295
 80099a6:	d01c      	beq.n	80099e2 <__gethex+0x3c2>
 80099a8:	3201      	adds	r2, #1
 80099aa:	601a      	str	r2, [r3, #0]
 80099ac:	2f02      	cmp	r7, #2
 80099ae:	f105 0314 	add.w	r3, r5, #20
 80099b2:	d138      	bne.n	8009a26 <__gethex+0x406>
 80099b4:	f8d8 2000 	ldr.w	r2, [r8]
 80099b8:	3a01      	subs	r2, #1
 80099ba:	4296      	cmp	r6, r2
 80099bc:	d10a      	bne.n	80099d4 <__gethex+0x3b4>
 80099be:	2201      	movs	r2, #1
 80099c0:	1171      	asrs	r1, r6, #5
 80099c2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80099c6:	f006 061f 	and.w	r6, r6, #31
 80099ca:	fa02 f606 	lsl.w	r6, r2, r6
 80099ce:	421e      	tst	r6, r3
 80099d0:	bf18      	it	ne
 80099d2:	4617      	movne	r7, r2
 80099d4:	f047 0720 	orr.w	r7, r7, #32
 80099d8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80099da:	601d      	str	r5, [r3, #0]
 80099dc:	9b06      	ldr	r3, [sp, #24]
 80099de:	601c      	str	r4, [r3, #0]
 80099e0:	e6a6      	b.n	8009730 <__gethex+0x110>
 80099e2:	f843 0b04 	str.w	r0, [r3], #4
 80099e6:	4299      	cmp	r1, r3
 80099e8:	d8da      	bhi.n	80099a0 <__gethex+0x380>
 80099ea:	68ab      	ldr	r3, [r5, #8]
 80099ec:	4599      	cmp	r9, r3
 80099ee:	db12      	blt.n	8009a16 <__gethex+0x3f6>
 80099f0:	6869      	ldr	r1, [r5, #4]
 80099f2:	9802      	ldr	r0, [sp, #8]
 80099f4:	3101      	adds	r1, #1
 80099f6:	f7fd fe59 	bl	80076ac <_Balloc>
 80099fa:	4683      	mov	fp, r0
 80099fc:	692a      	ldr	r2, [r5, #16]
 80099fe:	f105 010c 	add.w	r1, r5, #12
 8009a02:	3202      	adds	r2, #2
 8009a04:	0092      	lsls	r2, r2, #2
 8009a06:	300c      	adds	r0, #12
 8009a08:	f7fa ff50 	bl	80048ac <memcpy>
 8009a0c:	4629      	mov	r1, r5
 8009a0e:	9802      	ldr	r0, [sp, #8]
 8009a10:	f7fd fe80 	bl	8007714 <_Bfree>
 8009a14:	465d      	mov	r5, fp
 8009a16:	692b      	ldr	r3, [r5, #16]
 8009a18:	1c5a      	adds	r2, r3, #1
 8009a1a:	612a      	str	r2, [r5, #16]
 8009a1c:	2201      	movs	r2, #1
 8009a1e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8009a22:	615a      	str	r2, [r3, #20]
 8009a24:	e7c2      	b.n	80099ac <__gethex+0x38c>
 8009a26:	692a      	ldr	r2, [r5, #16]
 8009a28:	4591      	cmp	r9, r2
 8009a2a:	da0b      	bge.n	8009a44 <__gethex+0x424>
 8009a2c:	2101      	movs	r1, #1
 8009a2e:	4628      	mov	r0, r5
 8009a30:	f7ff fdac 	bl	800958c <rshift>
 8009a34:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009a38:	3401      	adds	r4, #1
 8009a3a:	429c      	cmp	r4, r3
 8009a3c:	f73f aedb 	bgt.w	80097f6 <__gethex+0x1d6>
 8009a40:	2701      	movs	r7, #1
 8009a42:	e7c7      	b.n	80099d4 <__gethex+0x3b4>
 8009a44:	f016 061f 	ands.w	r6, r6, #31
 8009a48:	d0fa      	beq.n	8009a40 <__gethex+0x420>
 8009a4a:	449a      	add	sl, r3
 8009a4c:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8009a50:	f7fd fef0 	bl	8007834 <__hi0bits>
 8009a54:	f1c6 0620 	rsb	r6, r6, #32
 8009a58:	42b0      	cmp	r0, r6
 8009a5a:	dbe7      	blt.n	8009a2c <__gethex+0x40c>
 8009a5c:	e7f0      	b.n	8009a40 <__gethex+0x420>

08009a5e <L_shift>:
 8009a5e:	f1c2 0208 	rsb	r2, r2, #8
 8009a62:	0092      	lsls	r2, r2, #2
 8009a64:	b570      	push	{r4, r5, r6, lr}
 8009a66:	f1c2 0620 	rsb	r6, r2, #32
 8009a6a:	6843      	ldr	r3, [r0, #4]
 8009a6c:	6804      	ldr	r4, [r0, #0]
 8009a6e:	fa03 f506 	lsl.w	r5, r3, r6
 8009a72:	432c      	orrs	r4, r5
 8009a74:	40d3      	lsrs	r3, r2
 8009a76:	6004      	str	r4, [r0, #0]
 8009a78:	f840 3f04 	str.w	r3, [r0, #4]!
 8009a7c:	4288      	cmp	r0, r1
 8009a7e:	d3f4      	bcc.n	8009a6a <L_shift+0xc>
 8009a80:	bd70      	pop	{r4, r5, r6, pc}

08009a82 <__match>:
 8009a82:	b530      	push	{r4, r5, lr}
 8009a84:	6803      	ldr	r3, [r0, #0]
 8009a86:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009a8a:	3301      	adds	r3, #1
 8009a8c:	b914      	cbnz	r4, 8009a94 <__match+0x12>
 8009a8e:	6003      	str	r3, [r0, #0]
 8009a90:	2001      	movs	r0, #1
 8009a92:	bd30      	pop	{r4, r5, pc}
 8009a94:	781a      	ldrb	r2, [r3, #0]
 8009a96:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009a9a:	2d19      	cmp	r5, #25
 8009a9c:	bf98      	it	ls
 8009a9e:	3220      	addls	r2, #32
 8009aa0:	42a2      	cmp	r2, r4
 8009aa2:	d0f0      	beq.n	8009a86 <__match+0x4>
 8009aa4:	2000      	movs	r0, #0
 8009aa6:	bd30      	pop	{r4, r5, pc}

08009aa8 <__hexnan>:
 8009aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009aac:	2500      	movs	r5, #0
 8009aae:	680b      	ldr	r3, [r1, #0]
 8009ab0:	4682      	mov	sl, r0
 8009ab2:	115f      	asrs	r7, r3, #5
 8009ab4:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8009ab8:	f013 031f 	ands.w	r3, r3, #31
 8009abc:	bf18      	it	ne
 8009abe:	3704      	addne	r7, #4
 8009ac0:	1f3e      	subs	r6, r7, #4
 8009ac2:	4690      	mov	r8, r2
 8009ac4:	46b1      	mov	r9, r6
 8009ac6:	4634      	mov	r4, r6
 8009ac8:	46ab      	mov	fp, r5
 8009aca:	b087      	sub	sp, #28
 8009acc:	6801      	ldr	r1, [r0, #0]
 8009ace:	9302      	str	r3, [sp, #8]
 8009ad0:	f847 5c04 	str.w	r5, [r7, #-4]
 8009ad4:	9501      	str	r5, [sp, #4]
 8009ad6:	784a      	ldrb	r2, [r1, #1]
 8009ad8:	1c4b      	adds	r3, r1, #1
 8009ada:	9303      	str	r3, [sp, #12]
 8009adc:	b342      	cbz	r2, 8009b30 <__hexnan+0x88>
 8009ade:	4610      	mov	r0, r2
 8009ae0:	9105      	str	r1, [sp, #20]
 8009ae2:	9204      	str	r2, [sp, #16]
 8009ae4:	f7ff fd87 	bl	80095f6 <__hexdig_fun>
 8009ae8:	2800      	cmp	r0, #0
 8009aea:	d143      	bne.n	8009b74 <__hexnan+0xcc>
 8009aec:	9a04      	ldr	r2, [sp, #16]
 8009aee:	9905      	ldr	r1, [sp, #20]
 8009af0:	2a20      	cmp	r2, #32
 8009af2:	d818      	bhi.n	8009b26 <__hexnan+0x7e>
 8009af4:	9b01      	ldr	r3, [sp, #4]
 8009af6:	459b      	cmp	fp, r3
 8009af8:	dd13      	ble.n	8009b22 <__hexnan+0x7a>
 8009afa:	454c      	cmp	r4, r9
 8009afc:	d206      	bcs.n	8009b0c <__hexnan+0x64>
 8009afe:	2d07      	cmp	r5, #7
 8009b00:	dc04      	bgt.n	8009b0c <__hexnan+0x64>
 8009b02:	462a      	mov	r2, r5
 8009b04:	4649      	mov	r1, r9
 8009b06:	4620      	mov	r0, r4
 8009b08:	f7ff ffa9 	bl	8009a5e <L_shift>
 8009b0c:	4544      	cmp	r4, r8
 8009b0e:	d944      	bls.n	8009b9a <__hexnan+0xf2>
 8009b10:	2300      	movs	r3, #0
 8009b12:	f1a4 0904 	sub.w	r9, r4, #4
 8009b16:	f844 3c04 	str.w	r3, [r4, #-4]
 8009b1a:	461d      	mov	r5, r3
 8009b1c:	464c      	mov	r4, r9
 8009b1e:	f8cd b004 	str.w	fp, [sp, #4]
 8009b22:	9903      	ldr	r1, [sp, #12]
 8009b24:	e7d7      	b.n	8009ad6 <__hexnan+0x2e>
 8009b26:	2a29      	cmp	r2, #41	; 0x29
 8009b28:	d14a      	bne.n	8009bc0 <__hexnan+0x118>
 8009b2a:	3102      	adds	r1, #2
 8009b2c:	f8ca 1000 	str.w	r1, [sl]
 8009b30:	f1bb 0f00 	cmp.w	fp, #0
 8009b34:	d044      	beq.n	8009bc0 <__hexnan+0x118>
 8009b36:	454c      	cmp	r4, r9
 8009b38:	d206      	bcs.n	8009b48 <__hexnan+0xa0>
 8009b3a:	2d07      	cmp	r5, #7
 8009b3c:	dc04      	bgt.n	8009b48 <__hexnan+0xa0>
 8009b3e:	462a      	mov	r2, r5
 8009b40:	4649      	mov	r1, r9
 8009b42:	4620      	mov	r0, r4
 8009b44:	f7ff ff8b 	bl	8009a5e <L_shift>
 8009b48:	4544      	cmp	r4, r8
 8009b4a:	d928      	bls.n	8009b9e <__hexnan+0xf6>
 8009b4c:	4643      	mov	r3, r8
 8009b4e:	f854 2b04 	ldr.w	r2, [r4], #4
 8009b52:	42a6      	cmp	r6, r4
 8009b54:	f843 2b04 	str.w	r2, [r3], #4
 8009b58:	d2f9      	bcs.n	8009b4e <__hexnan+0xa6>
 8009b5a:	2200      	movs	r2, #0
 8009b5c:	f843 2b04 	str.w	r2, [r3], #4
 8009b60:	429e      	cmp	r6, r3
 8009b62:	d2fb      	bcs.n	8009b5c <__hexnan+0xb4>
 8009b64:	6833      	ldr	r3, [r6, #0]
 8009b66:	b91b      	cbnz	r3, 8009b70 <__hexnan+0xc8>
 8009b68:	4546      	cmp	r6, r8
 8009b6a:	d127      	bne.n	8009bbc <__hexnan+0x114>
 8009b6c:	2301      	movs	r3, #1
 8009b6e:	6033      	str	r3, [r6, #0]
 8009b70:	2005      	movs	r0, #5
 8009b72:	e026      	b.n	8009bc2 <__hexnan+0x11a>
 8009b74:	3501      	adds	r5, #1
 8009b76:	2d08      	cmp	r5, #8
 8009b78:	f10b 0b01 	add.w	fp, fp, #1
 8009b7c:	dd06      	ble.n	8009b8c <__hexnan+0xe4>
 8009b7e:	4544      	cmp	r4, r8
 8009b80:	d9cf      	bls.n	8009b22 <__hexnan+0x7a>
 8009b82:	2300      	movs	r3, #0
 8009b84:	2501      	movs	r5, #1
 8009b86:	f844 3c04 	str.w	r3, [r4, #-4]
 8009b8a:	3c04      	subs	r4, #4
 8009b8c:	6822      	ldr	r2, [r4, #0]
 8009b8e:	f000 000f 	and.w	r0, r0, #15
 8009b92:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009b96:	6020      	str	r0, [r4, #0]
 8009b98:	e7c3      	b.n	8009b22 <__hexnan+0x7a>
 8009b9a:	2508      	movs	r5, #8
 8009b9c:	e7c1      	b.n	8009b22 <__hexnan+0x7a>
 8009b9e:	9b02      	ldr	r3, [sp, #8]
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d0df      	beq.n	8009b64 <__hexnan+0xbc>
 8009ba4:	f04f 32ff 	mov.w	r2, #4294967295
 8009ba8:	f1c3 0320 	rsb	r3, r3, #32
 8009bac:	fa22 f303 	lsr.w	r3, r2, r3
 8009bb0:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8009bb4:	401a      	ands	r2, r3
 8009bb6:	f847 2c04 	str.w	r2, [r7, #-4]
 8009bba:	e7d3      	b.n	8009b64 <__hexnan+0xbc>
 8009bbc:	3e04      	subs	r6, #4
 8009bbe:	e7d1      	b.n	8009b64 <__hexnan+0xbc>
 8009bc0:	2004      	movs	r0, #4
 8009bc2:	b007      	add	sp, #28
 8009bc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009bc8 <__retarget_lock_acquire_recursive>:
 8009bc8:	4770      	bx	lr

08009bca <__retarget_lock_release_recursive>:
 8009bca:	4770      	bx	lr

08009bcc <memmove>:
 8009bcc:	4288      	cmp	r0, r1
 8009bce:	b510      	push	{r4, lr}
 8009bd0:	eb01 0302 	add.w	r3, r1, r2
 8009bd4:	d803      	bhi.n	8009bde <memmove+0x12>
 8009bd6:	1e42      	subs	r2, r0, #1
 8009bd8:	4299      	cmp	r1, r3
 8009bda:	d10c      	bne.n	8009bf6 <memmove+0x2a>
 8009bdc:	bd10      	pop	{r4, pc}
 8009bde:	4298      	cmp	r0, r3
 8009be0:	d2f9      	bcs.n	8009bd6 <memmove+0xa>
 8009be2:	1881      	adds	r1, r0, r2
 8009be4:	1ad2      	subs	r2, r2, r3
 8009be6:	42d3      	cmn	r3, r2
 8009be8:	d100      	bne.n	8009bec <memmove+0x20>
 8009bea:	bd10      	pop	{r4, pc}
 8009bec:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009bf0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8009bf4:	e7f7      	b.n	8009be6 <memmove+0x1a>
 8009bf6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009bfa:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009bfe:	e7eb      	b.n	8009bd8 <memmove+0xc>

08009c00 <_realloc_r>:
 8009c00:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c04:	4682      	mov	sl, r0
 8009c06:	460c      	mov	r4, r1
 8009c08:	b929      	cbnz	r1, 8009c16 <_realloc_r+0x16>
 8009c0a:	4611      	mov	r1, r2
 8009c0c:	b003      	add	sp, #12
 8009c0e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c12:	f7fd bae7 	b.w	80071e4 <_malloc_r>
 8009c16:	9201      	str	r2, [sp, #4]
 8009c18:	f7fd fd3c 	bl	8007694 <__malloc_lock>
 8009c1c:	9a01      	ldr	r2, [sp, #4]
 8009c1e:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8009c22:	f102 080b 	add.w	r8, r2, #11
 8009c26:	f1b8 0f16 	cmp.w	r8, #22
 8009c2a:	f1a4 0908 	sub.w	r9, r4, #8
 8009c2e:	f025 0603 	bic.w	r6, r5, #3
 8009c32:	d90a      	bls.n	8009c4a <_realloc_r+0x4a>
 8009c34:	f038 0807 	bics.w	r8, r8, #7
 8009c38:	d509      	bpl.n	8009c4e <_realloc_r+0x4e>
 8009c3a:	230c      	movs	r3, #12
 8009c3c:	2700      	movs	r7, #0
 8009c3e:	f8ca 3000 	str.w	r3, [sl]
 8009c42:	4638      	mov	r0, r7
 8009c44:	b003      	add	sp, #12
 8009c46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c4a:	f04f 0810 	mov.w	r8, #16
 8009c4e:	4590      	cmp	r8, r2
 8009c50:	d3f3      	bcc.n	8009c3a <_realloc_r+0x3a>
 8009c52:	45b0      	cmp	r8, r6
 8009c54:	f340 8148 	ble.w	8009ee8 <_realloc_r+0x2e8>
 8009c58:	4ba9      	ldr	r3, [pc, #676]	; (8009f00 <_realloc_r+0x300>)
 8009c5a:	eb09 0106 	add.w	r1, r9, r6
 8009c5e:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8009c62:	469b      	mov	fp, r3
 8009c64:	4571      	cmp	r1, lr
 8009c66:	684b      	ldr	r3, [r1, #4]
 8009c68:	d005      	beq.n	8009c76 <_realloc_r+0x76>
 8009c6a:	f023 0001 	bic.w	r0, r3, #1
 8009c6e:	4408      	add	r0, r1
 8009c70:	6840      	ldr	r0, [r0, #4]
 8009c72:	07c7      	lsls	r7, r0, #31
 8009c74:	d447      	bmi.n	8009d06 <_realloc_r+0x106>
 8009c76:	f023 0303 	bic.w	r3, r3, #3
 8009c7a:	4571      	cmp	r1, lr
 8009c7c:	eb06 0703 	add.w	r7, r6, r3
 8009c80:	d119      	bne.n	8009cb6 <_realloc_r+0xb6>
 8009c82:	f108 0010 	add.w	r0, r8, #16
 8009c86:	4287      	cmp	r7, r0
 8009c88:	db3f      	blt.n	8009d0a <_realloc_r+0x10a>
 8009c8a:	eba7 0708 	sub.w	r7, r7, r8
 8009c8e:	eb09 0308 	add.w	r3, r9, r8
 8009c92:	f047 0701 	orr.w	r7, r7, #1
 8009c96:	f8cb 3008 	str.w	r3, [fp, #8]
 8009c9a:	605f      	str	r7, [r3, #4]
 8009c9c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8009ca0:	4650      	mov	r0, sl
 8009ca2:	f003 0301 	and.w	r3, r3, #1
 8009ca6:	ea43 0308 	orr.w	r3, r3, r8
 8009caa:	f844 3c04 	str.w	r3, [r4, #-4]
 8009cae:	f7fd fcf7 	bl	80076a0 <__malloc_unlock>
 8009cb2:	4627      	mov	r7, r4
 8009cb4:	e7c5      	b.n	8009c42 <_realloc_r+0x42>
 8009cb6:	45b8      	cmp	r8, r7
 8009cb8:	dc27      	bgt.n	8009d0a <_realloc_r+0x10a>
 8009cba:	68cb      	ldr	r3, [r1, #12]
 8009cbc:	688a      	ldr	r2, [r1, #8]
 8009cbe:	60d3      	str	r3, [r2, #12]
 8009cc0:	609a      	str	r2, [r3, #8]
 8009cc2:	eba7 0008 	sub.w	r0, r7, r8
 8009cc6:	280f      	cmp	r0, #15
 8009cc8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8009ccc:	eb09 0207 	add.w	r2, r9, r7
 8009cd0:	f240 810c 	bls.w	8009eec <_realloc_r+0x2ec>
 8009cd4:	f003 0301 	and.w	r3, r3, #1
 8009cd8:	eb09 0108 	add.w	r1, r9, r8
 8009cdc:	ea43 0308 	orr.w	r3, r3, r8
 8009ce0:	f040 0001 	orr.w	r0, r0, #1
 8009ce4:	f8c9 3004 	str.w	r3, [r9, #4]
 8009ce8:	6048      	str	r0, [r1, #4]
 8009cea:	6853      	ldr	r3, [r2, #4]
 8009cec:	3108      	adds	r1, #8
 8009cee:	f043 0301 	orr.w	r3, r3, #1
 8009cf2:	6053      	str	r3, [r2, #4]
 8009cf4:	4650      	mov	r0, sl
 8009cf6:	f7ff fb8d 	bl	8009414 <_free_r>
 8009cfa:	4650      	mov	r0, sl
 8009cfc:	f7fd fcd0 	bl	80076a0 <__malloc_unlock>
 8009d00:	f109 0708 	add.w	r7, r9, #8
 8009d04:	e79d      	b.n	8009c42 <_realloc_r+0x42>
 8009d06:	2300      	movs	r3, #0
 8009d08:	4619      	mov	r1, r3
 8009d0a:	07e8      	lsls	r0, r5, #31
 8009d0c:	f100 8085 	bmi.w	8009e1a <_realloc_r+0x21a>
 8009d10:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8009d14:	eba9 0505 	sub.w	r5, r9, r5
 8009d18:	6868      	ldr	r0, [r5, #4]
 8009d1a:	f020 0003 	bic.w	r0, r0, #3
 8009d1e:	4430      	add	r0, r6
 8009d20:	2900      	cmp	r1, #0
 8009d22:	d077      	beq.n	8009e14 <_realloc_r+0x214>
 8009d24:	4571      	cmp	r1, lr
 8009d26:	d151      	bne.n	8009dcc <_realloc_r+0x1cc>
 8009d28:	4403      	add	r3, r0
 8009d2a:	f108 0110 	add.w	r1, r8, #16
 8009d2e:	428b      	cmp	r3, r1
 8009d30:	db70      	blt.n	8009e14 <_realloc_r+0x214>
 8009d32:	462f      	mov	r7, r5
 8009d34:	68ea      	ldr	r2, [r5, #12]
 8009d36:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8009d3a:	60ca      	str	r2, [r1, #12]
 8009d3c:	6091      	str	r1, [r2, #8]
 8009d3e:	1f32      	subs	r2, r6, #4
 8009d40:	2a24      	cmp	r2, #36	; 0x24
 8009d42:	d83c      	bhi.n	8009dbe <_realloc_r+0x1be>
 8009d44:	2a13      	cmp	r2, #19
 8009d46:	d937      	bls.n	8009db8 <_realloc_r+0x1b8>
 8009d48:	6821      	ldr	r1, [r4, #0]
 8009d4a:	2a1b      	cmp	r2, #27
 8009d4c:	60a9      	str	r1, [r5, #8]
 8009d4e:	6861      	ldr	r1, [r4, #4]
 8009d50:	60e9      	str	r1, [r5, #12]
 8009d52:	d81c      	bhi.n	8009d8e <_realloc_r+0x18e>
 8009d54:	f105 0210 	add.w	r2, r5, #16
 8009d58:	f104 0108 	add.w	r1, r4, #8
 8009d5c:	6808      	ldr	r0, [r1, #0]
 8009d5e:	6010      	str	r0, [r2, #0]
 8009d60:	6848      	ldr	r0, [r1, #4]
 8009d62:	6050      	str	r0, [r2, #4]
 8009d64:	6889      	ldr	r1, [r1, #8]
 8009d66:	6091      	str	r1, [r2, #8]
 8009d68:	eba3 0308 	sub.w	r3, r3, r8
 8009d6c:	eb05 0208 	add.w	r2, r5, r8
 8009d70:	f043 0301 	orr.w	r3, r3, #1
 8009d74:	f8cb 2008 	str.w	r2, [fp, #8]
 8009d78:	6053      	str	r3, [r2, #4]
 8009d7a:	686b      	ldr	r3, [r5, #4]
 8009d7c:	f003 0301 	and.w	r3, r3, #1
 8009d80:	ea43 0308 	orr.w	r3, r3, r8
 8009d84:	606b      	str	r3, [r5, #4]
 8009d86:	4650      	mov	r0, sl
 8009d88:	f7fd fc8a 	bl	80076a0 <__malloc_unlock>
 8009d8c:	e759      	b.n	8009c42 <_realloc_r+0x42>
 8009d8e:	68a1      	ldr	r1, [r4, #8]
 8009d90:	2a24      	cmp	r2, #36	; 0x24
 8009d92:	6129      	str	r1, [r5, #16]
 8009d94:	68e1      	ldr	r1, [r4, #12]
 8009d96:	bf18      	it	ne
 8009d98:	f105 0218 	addne.w	r2, r5, #24
 8009d9c:	6169      	str	r1, [r5, #20]
 8009d9e:	bf09      	itett	eq
 8009da0:	6922      	ldreq	r2, [r4, #16]
 8009da2:	f104 0110 	addne.w	r1, r4, #16
 8009da6:	61aa      	streq	r2, [r5, #24]
 8009da8:	6960      	ldreq	r0, [r4, #20]
 8009daa:	bf02      	ittt	eq
 8009dac:	f105 0220 	addeq.w	r2, r5, #32
 8009db0:	f104 0118 	addeq.w	r1, r4, #24
 8009db4:	61e8      	streq	r0, [r5, #28]
 8009db6:	e7d1      	b.n	8009d5c <_realloc_r+0x15c>
 8009db8:	463a      	mov	r2, r7
 8009dba:	4621      	mov	r1, r4
 8009dbc:	e7ce      	b.n	8009d5c <_realloc_r+0x15c>
 8009dbe:	4621      	mov	r1, r4
 8009dc0:	4638      	mov	r0, r7
 8009dc2:	9301      	str	r3, [sp, #4]
 8009dc4:	f7ff ff02 	bl	8009bcc <memmove>
 8009dc8:	9b01      	ldr	r3, [sp, #4]
 8009dca:	e7cd      	b.n	8009d68 <_realloc_r+0x168>
 8009dcc:	18c7      	adds	r7, r0, r3
 8009dce:	45b8      	cmp	r8, r7
 8009dd0:	dc20      	bgt.n	8009e14 <_realloc_r+0x214>
 8009dd2:	68cb      	ldr	r3, [r1, #12]
 8009dd4:	688a      	ldr	r2, [r1, #8]
 8009dd6:	60d3      	str	r3, [r2, #12]
 8009dd8:	609a      	str	r2, [r3, #8]
 8009dda:	4628      	mov	r0, r5
 8009ddc:	68eb      	ldr	r3, [r5, #12]
 8009dde:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8009de2:	60d3      	str	r3, [r2, #12]
 8009de4:	609a      	str	r2, [r3, #8]
 8009de6:	1f32      	subs	r2, r6, #4
 8009de8:	2a24      	cmp	r2, #36	; 0x24
 8009dea:	d843      	bhi.n	8009e74 <_realloc_r+0x274>
 8009dec:	2a13      	cmp	r2, #19
 8009dee:	d93f      	bls.n	8009e70 <_realloc_r+0x270>
 8009df0:	6823      	ldr	r3, [r4, #0]
 8009df2:	2a1b      	cmp	r2, #27
 8009df4:	60ab      	str	r3, [r5, #8]
 8009df6:	6863      	ldr	r3, [r4, #4]
 8009df8:	60eb      	str	r3, [r5, #12]
 8009dfa:	d824      	bhi.n	8009e46 <_realloc_r+0x246>
 8009dfc:	f105 0010 	add.w	r0, r5, #16
 8009e00:	f104 0308 	add.w	r3, r4, #8
 8009e04:	681a      	ldr	r2, [r3, #0]
 8009e06:	6002      	str	r2, [r0, #0]
 8009e08:	685a      	ldr	r2, [r3, #4]
 8009e0a:	6042      	str	r2, [r0, #4]
 8009e0c:	689b      	ldr	r3, [r3, #8]
 8009e0e:	6083      	str	r3, [r0, #8]
 8009e10:	46a9      	mov	r9, r5
 8009e12:	e756      	b.n	8009cc2 <_realloc_r+0xc2>
 8009e14:	4580      	cmp	r8, r0
 8009e16:	4607      	mov	r7, r0
 8009e18:	dddf      	ble.n	8009dda <_realloc_r+0x1da>
 8009e1a:	4611      	mov	r1, r2
 8009e1c:	4650      	mov	r0, sl
 8009e1e:	f7fd f9e1 	bl	80071e4 <_malloc_r>
 8009e22:	4607      	mov	r7, r0
 8009e24:	2800      	cmp	r0, #0
 8009e26:	d0ae      	beq.n	8009d86 <_realloc_r+0x186>
 8009e28:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8009e2c:	f1a0 0208 	sub.w	r2, r0, #8
 8009e30:	f023 0301 	bic.w	r3, r3, #1
 8009e34:	444b      	add	r3, r9
 8009e36:	429a      	cmp	r2, r3
 8009e38:	d120      	bne.n	8009e7c <_realloc_r+0x27c>
 8009e3a:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8009e3e:	f027 0703 	bic.w	r7, r7, #3
 8009e42:	4437      	add	r7, r6
 8009e44:	e73d      	b.n	8009cc2 <_realloc_r+0xc2>
 8009e46:	68a3      	ldr	r3, [r4, #8]
 8009e48:	2a24      	cmp	r2, #36	; 0x24
 8009e4a:	612b      	str	r3, [r5, #16]
 8009e4c:	68e3      	ldr	r3, [r4, #12]
 8009e4e:	bf18      	it	ne
 8009e50:	f105 0018 	addne.w	r0, r5, #24
 8009e54:	616b      	str	r3, [r5, #20]
 8009e56:	bf09      	itett	eq
 8009e58:	6923      	ldreq	r3, [r4, #16]
 8009e5a:	f104 0310 	addne.w	r3, r4, #16
 8009e5e:	61ab      	streq	r3, [r5, #24]
 8009e60:	6962      	ldreq	r2, [r4, #20]
 8009e62:	bf02      	ittt	eq
 8009e64:	f105 0020 	addeq.w	r0, r5, #32
 8009e68:	f104 0318 	addeq.w	r3, r4, #24
 8009e6c:	61ea      	streq	r2, [r5, #28]
 8009e6e:	e7c9      	b.n	8009e04 <_realloc_r+0x204>
 8009e70:	4623      	mov	r3, r4
 8009e72:	e7c7      	b.n	8009e04 <_realloc_r+0x204>
 8009e74:	4621      	mov	r1, r4
 8009e76:	f7ff fea9 	bl	8009bcc <memmove>
 8009e7a:	e7c9      	b.n	8009e10 <_realloc_r+0x210>
 8009e7c:	1f32      	subs	r2, r6, #4
 8009e7e:	2a24      	cmp	r2, #36	; 0x24
 8009e80:	d82e      	bhi.n	8009ee0 <_realloc_r+0x2e0>
 8009e82:	2a13      	cmp	r2, #19
 8009e84:	d929      	bls.n	8009eda <_realloc_r+0x2da>
 8009e86:	6823      	ldr	r3, [r4, #0]
 8009e88:	2a1b      	cmp	r2, #27
 8009e8a:	6003      	str	r3, [r0, #0]
 8009e8c:	6863      	ldr	r3, [r4, #4]
 8009e8e:	6043      	str	r3, [r0, #4]
 8009e90:	d80e      	bhi.n	8009eb0 <_realloc_r+0x2b0>
 8009e92:	f100 0308 	add.w	r3, r0, #8
 8009e96:	f104 0208 	add.w	r2, r4, #8
 8009e9a:	6811      	ldr	r1, [r2, #0]
 8009e9c:	6019      	str	r1, [r3, #0]
 8009e9e:	6851      	ldr	r1, [r2, #4]
 8009ea0:	6059      	str	r1, [r3, #4]
 8009ea2:	6892      	ldr	r2, [r2, #8]
 8009ea4:	609a      	str	r2, [r3, #8]
 8009ea6:	4621      	mov	r1, r4
 8009ea8:	4650      	mov	r0, sl
 8009eaa:	f7ff fab3 	bl	8009414 <_free_r>
 8009eae:	e76a      	b.n	8009d86 <_realloc_r+0x186>
 8009eb0:	68a3      	ldr	r3, [r4, #8]
 8009eb2:	2a24      	cmp	r2, #36	; 0x24
 8009eb4:	6083      	str	r3, [r0, #8]
 8009eb6:	68e3      	ldr	r3, [r4, #12]
 8009eb8:	bf18      	it	ne
 8009eba:	f104 0210 	addne.w	r2, r4, #16
 8009ebe:	60c3      	str	r3, [r0, #12]
 8009ec0:	bf09      	itett	eq
 8009ec2:	6923      	ldreq	r3, [r4, #16]
 8009ec4:	f100 0310 	addne.w	r3, r0, #16
 8009ec8:	6103      	streq	r3, [r0, #16]
 8009eca:	6961      	ldreq	r1, [r4, #20]
 8009ecc:	bf02      	ittt	eq
 8009ece:	f100 0318 	addeq.w	r3, r0, #24
 8009ed2:	f104 0218 	addeq.w	r2, r4, #24
 8009ed6:	6141      	streq	r1, [r0, #20]
 8009ed8:	e7df      	b.n	8009e9a <_realloc_r+0x29a>
 8009eda:	4603      	mov	r3, r0
 8009edc:	4622      	mov	r2, r4
 8009ede:	e7dc      	b.n	8009e9a <_realloc_r+0x29a>
 8009ee0:	4621      	mov	r1, r4
 8009ee2:	f7ff fe73 	bl	8009bcc <memmove>
 8009ee6:	e7de      	b.n	8009ea6 <_realloc_r+0x2a6>
 8009ee8:	4637      	mov	r7, r6
 8009eea:	e6ea      	b.n	8009cc2 <_realloc_r+0xc2>
 8009eec:	f003 0301 	and.w	r3, r3, #1
 8009ef0:	431f      	orrs	r7, r3
 8009ef2:	f8c9 7004 	str.w	r7, [r9, #4]
 8009ef6:	6853      	ldr	r3, [r2, #4]
 8009ef8:	f043 0301 	orr.w	r3, r3, #1
 8009efc:	6053      	str	r3, [r2, #4]
 8009efe:	e6fc      	b.n	8009cfa <_realloc_r+0xfa>
 8009f00:	20000288 	.word	0x20000288

08009f04 <_sbrk>:
 8009f04:	4b04      	ldr	r3, [pc, #16]	; (8009f18 <_sbrk+0x14>)
 8009f06:	4602      	mov	r2, r0
 8009f08:	6819      	ldr	r1, [r3, #0]
 8009f0a:	b909      	cbnz	r1, 8009f10 <_sbrk+0xc>
 8009f0c:	4903      	ldr	r1, [pc, #12]	; (8009f1c <_sbrk+0x18>)
 8009f0e:	6019      	str	r1, [r3, #0]
 8009f10:	6818      	ldr	r0, [r3, #0]
 8009f12:	4402      	add	r2, r0
 8009f14:	601a      	str	r2, [r3, #0]
 8009f16:	4770      	bx	lr
 8009f18:	20000f0c 	.word	0x20000f0c
 8009f1c:	20001658 	.word	0x20001658

08009f20 <_init>:
 8009f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f22:	bf00      	nop
 8009f24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f26:	bc08      	pop	{r3}
 8009f28:	469e      	mov	lr, r3
 8009f2a:	4770      	bx	lr

08009f2c <_fini>:
 8009f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f2e:	bf00      	nop
 8009f30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f32:	bc08      	pop	{r3}
 8009f34:	469e      	mov	lr, r3
 8009f36:	4770      	bx	lr
