// Seed: 3564654573
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input wire id_0
    , id_3,
    input tri  id_1
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_3[1] = id_1;
endmodule
module module_2 #(
    parameter id_1 = 32'd8
) (
    output tri0 id_0,
    output wor  _id_1,
    output tri  id_2
);
  parameter id_4 = 1 - -1;
  logic [-1 'h0 : id_1  ? "" : id_1] id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5,
      id_4,
      id_5
  );
  assign id_0 = -1;
endmodule
