
Generated by Fabric Compiler ( version 2019.1-patch2 <build 42169> ) at Sat Nov 14 18:39:49 2020

Timing analysis mode : single corner

Clock Report:                                                                                       
****************************************************************************************************
Clock                         Period                 Waveform               Type                Load
----------------------------------------------------------------------------------------------------
sys_clk                       20.000                   {0 10}           Declared                 129
coms_pclk                     10.000                    {0 5}           Declared                4258
video_pll|clkout0_inferred_clock
                            1000.000                  {0 500}           Declared                 313
pll_50_400|clkout3_inferred_clock
                            1000.000                  {0 500}           Declared                 667
pll_50_400|clkout1_inferred_clock
                            1000.000                  {0 500}           Declared                 109
ipsl_phy_io_Z5|IOCLK_DIV_inferred_clock
                            1000.000                  {0 500}           Declared                   1
ipsl_phy_io_Z5|buffer_dqs_clk_regional_inferred_clock[0]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|ioclk_01_inferred_clock
                            1000.000                  {0 500}           Declared                  19
ipsl_phy_io_Z5|buffer_dqs_clk_regional_inferred_clock[1]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_dqs_clk_regional_inferred_clock[2]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_dqs_clk_regional_inferred_clock[3]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|ioclk_02_inferred_clock
                            1000.000                  {0 500}           Declared                   2
ipsl_phy_io_Z5|buffer_dqs_clk_regional_inferred_clock[4]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|dqs0_clk_r_inferred_clock
                            1000.000                  {0 500}           Declared                  10
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[2]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|dqs_clkw290_0_inferred_clock
                            1000.000                  {0 500}           Declared                   9
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[3]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|dqs_90_0_inferred_clock
                            1000.000                  {0 500}           Declared                   8
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[4]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[5]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[6]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[7]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[9]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|dqs_clkw_0_inferred_clock
                            1000.000                  {0 500}           Declared                   1
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[10]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[11]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[12]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|dqs_ca_clk_r_01_inferred_clock
                            1000.000                  {0 500}           Declared                   9
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[17]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|dqs_clkw_ca_01_inferred_clock
                            1000.000                  {0 500}           Declared                   9
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[18]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[19]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[20]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[21]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[22]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[23]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[24]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[25]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[27]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|dqs_90_1_inferred_clock
                            1000.000                  {0 500}           Declared                   8
ipsl_phy_io_Z5|dqs1_clk_r_inferred_clock
                            1000.000                  {0 500}           Declared                  10
ipsl_phy_io_Z5|dqs_clkw290_1_inferred_clock
                            1000.000                  {0 500}           Declared                   9
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[28]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[29]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[31]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|dqs_clkw_1_inferred_clock
                            1000.000                  {0 500}           Declared                   1
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[32]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[33]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[34]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[35]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[36]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[37]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|dqs_ca_clk_r_03_inferred_clock
                            1000.000                  {0 500}           Declared                  12
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[40]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|dqs_clkw_ca_03_inferred_clock
                            1000.000                  {0 500}           Declared                  12
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[41]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[42]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[43]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[44]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[45]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[46]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[47]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[48]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[49]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[51]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[52]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|dqs_ca_clk_r_04_inferred_clock
                            1000.000                  {0 500}           Declared                   5
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[55]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|dqs_clkw_ca_04_inferred_clock
                            1000.000                  {0 500}           Declared                   5
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[56]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[57]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[58]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[59]
                            1000.000                  {0 500}           Declared                   0
ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock
                            1000.000                  {0 500}           Declared                   8
video_pll|clkout1_inferred_clock
                            1000.000                  {0 500}           Declared                  49
====================================================================================================

Clock Groups:                                                                                       
****************************************************************************************************
Clock Group                      Group Type                                                   clocks
----------------------------------------------------------------------------------------------------
Inferred_clkgroup_0            asynchronous                         video_pll|clkout0_inferred_clock
Inferred_clkgroup_1            asynchronous                        pll_50_400|clkout3_inferred_clock
Inferred_clkgroup_2            asynchronous                        pll_50_400|clkout1_inferred_clock
Inferred_clkgroup_3            asynchronous                  ipsl_phy_io_Z5|IOCLK_DIV_inferred_clock
Inferred_clkgroup_4            asynchronous ipsl_phy_io_Z5|buffer_dqs_clk_regional_inferred_clock[0]
Inferred_clkgroup_5            asynchronous                   ipsl_phy_io_Z5|ioclk_01_inferred_clock
Inferred_clkgroup_6            asynchronous ipsl_phy_io_Z5|buffer_dqs_clk_regional_inferred_clock[1]
Inferred_clkgroup_7            asynchronous ipsl_phy_io_Z5|buffer_dqs_clk_regional_inferred_clock[2]
Inferred_clkgroup_8            asynchronous ipsl_phy_io_Z5|buffer_dqs_clk_regional_inferred_clock[3]
Inferred_clkgroup_9            asynchronous                   ipsl_phy_io_Z5|ioclk_02_inferred_clock
Inferred_clkgroup_10           asynchronous ipsl_phy_io_Z5|buffer_dqs_clk_regional_inferred_clock[4]
Inferred_clkgroup_11           asynchronous                 ipsl_phy_io_Z5|dqs0_clk_r_inferred_clock
Inferred_clkgroup_12           asynchronous          ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[2]
Inferred_clkgroup_13           asynchronous              ipsl_phy_io_Z5|dqs_clkw290_0_inferred_clock
Inferred_clkgroup_14           asynchronous          ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[3]
Inferred_clkgroup_15           asynchronous                   ipsl_phy_io_Z5|dqs_90_0_inferred_clock
Inferred_clkgroup_16           asynchronous          ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[4]
Inferred_clkgroup_17           asynchronous          ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[5]
Inferred_clkgroup_18           asynchronous          ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[6]
Inferred_clkgroup_19           asynchronous          ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[7]
Inferred_clkgroup_20           asynchronous          ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[9]
Inferred_clkgroup_21           asynchronous                 ipsl_phy_io_Z5|dqs_clkw_0_inferred_clock
Inferred_clkgroup_22           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[10]
Inferred_clkgroup_23           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[11]
Inferred_clkgroup_24           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[12]
Inferred_clkgroup_25           asynchronous            ipsl_phy_io_Z5|dqs_ca_clk_r_01_inferred_clock
Inferred_clkgroup_26           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[17]
Inferred_clkgroup_27           asynchronous             ipsl_phy_io_Z5|dqs_clkw_ca_01_inferred_clock
Inferred_clkgroup_28           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[18]
Inferred_clkgroup_29           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[19]
Inferred_clkgroup_30           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[20]
Inferred_clkgroup_31           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[21]
Inferred_clkgroup_32           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[22]
Inferred_clkgroup_33           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[23]
Inferred_clkgroup_34           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[24]
Inferred_clkgroup_35           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[25]
Inferred_clkgroup_36           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[27]
Inferred_clkgroup_37           asynchronous                   ipsl_phy_io_Z5|dqs_90_1_inferred_clock
Inferred_clkgroup_38           asynchronous                 ipsl_phy_io_Z5|dqs1_clk_r_inferred_clock
Inferred_clkgroup_39           asynchronous              ipsl_phy_io_Z5|dqs_clkw290_1_inferred_clock
Inferred_clkgroup_40           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[28]
Inferred_clkgroup_41           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[29]
Inferred_clkgroup_42           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[31]
Inferred_clkgroup_43           asynchronous                 ipsl_phy_io_Z5|dqs_clkw_1_inferred_clock
Inferred_clkgroup_44           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[32]
Inferred_clkgroup_45           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[33]
Inferred_clkgroup_46           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[34]
Inferred_clkgroup_47           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[35]
Inferred_clkgroup_48           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[36]
Inferred_clkgroup_49           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[37]
Inferred_clkgroup_50           asynchronous            ipsl_phy_io_Z5|dqs_ca_clk_r_03_inferred_clock
Inferred_clkgroup_51           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[40]
Inferred_clkgroup_52           asynchronous             ipsl_phy_io_Z5|dqs_clkw_ca_03_inferred_clock
Inferred_clkgroup_53           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[41]
Inferred_clkgroup_54           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[42]
Inferred_clkgroup_55           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[43]
Inferred_clkgroup_56           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[44]
Inferred_clkgroup_57           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[45]
Inferred_clkgroup_58           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[46]
Inferred_clkgroup_59           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[47]
Inferred_clkgroup_60           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[48]
Inferred_clkgroup_61           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[49]
Inferred_clkgroup_62           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[51]
Inferred_clkgroup_63           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[52]
Inferred_clkgroup_64           asynchronous            ipsl_phy_io_Z5|dqs_ca_clk_r_04_inferred_clock
Inferred_clkgroup_65           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[55]
Inferred_clkgroup_66           asynchronous             ipsl_phy_io_Z5|dqs_clkw_ca_04_inferred_clock
Inferred_clkgroup_67           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[56]
Inferred_clkgroup_68           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[57]
Inferred_clkgroup_69           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[58]
Inferred_clkgroup_70           asynchronous         ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[59]
Inferred_clkgroup_71           asynchronous  ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock
Inferred_clkgroup_72           asynchronous                         video_pll|clkout1_inferred_clock
====================================================================================================

Performance Summary:                                                                                
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated          Clock
Clocks                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
sys_clk                      50.000 MHz     131.874 MHz         20.000          7.583         12.417
coms_pclk                   100.000 MHz     129.483 MHz         10.000          7.723          2.277
video_pll|clkout0_inferred_clock
                              1.000 MHz      84.581 MHz       1000.000         11.823        988.177
pll_50_400|clkout3_inferred_clock
                              1.000 MHz       6.607 MHz       1000.000        151.361        848.639
pll_50_400|clkout1_inferred_clock
                              1.000 MHz      92.132 MHz       1000.000         10.854        989.146
ipsl_phy_io_Z5|ioclk_01_inferred_clock
                              1.000 MHz    1552.795 MHz       1000.000          0.644        999.356
video_pll|clkout1_inferred_clock
                              1.000 MHz     369.004 MHz       1000.000          2.710        997.290
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/lut_index_Z[7]/opit_0_inv_L5Q/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[2]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.997       4.997                          

CLMA_146_312/CLK                                         0.000       4.997 r      i2c_config_m0/lut_index_Z[7]/opit_0_inv_L5Q/CLK
CLMA_146_312/Q1                   tco                    0.284       5.281 r      i2c_config_m0/lut_index_Z[7]/opit_0_inv_L5Q/Q
                                  net (fanout=181)       2.076       7.357        lut_index[7]      
CLMS_102_321/L7OUT                td                     0.667       8.024 r      lut_ov5640_rgb565_1024_768_m0/lut_data_10_10/LUT7_inst_perm/L7OUT
                                  net (fanout=1)         0.000       8.024        lut_ov5640_rgb565_1024_768_m0/lut_data_10_10/ntL7OUT
CLMA_102_320/Y3                   td                     0.411       8.435 r      lut_ov5640_rgb565_1024_768_m0/lut_data_10_10/LUT8_inst_perm/Z
                                  net (fanout=1)         0.719       9.154        lut_ov5640_rgb565_1024_768_m0/lut_data_10_10_Z
CLMS_114_321/Y1                   td                     0.233       9.387 r      lut_ov5640_rgb565_1024_768_m0/lut_data_1ien20_2tri10_0_iv_i/gateop_perm/Z
                                  net (fanout=1)         0.780      10.167        i2c_config_m0/nt_lut_data_1_10ro
CLMA_130_312/Y1                   td                     0.233      10.400 r      i2c_config_m0/i2c_master_top_m0/txr_7_1_i_m2[2]/gateop_perm/Z
                                  net (fanout=1)         0.663      11.063        i2c_config_m0/i2c_master_top_m0/N_1524
CLMS_142_313/Y0                   td                     0.248      11.311 r      i2c_config_m0/i2c_master_top_m0/txr_7_2_i_m2[2]/gateop_perm/Z
                                  net (fanout=1)         0.951      12.262        i2c_config_m0/i2c_master_top_m0/N_92
CLMA_138_313/C1                                                            r      i2c_config_m0/i2c_master_top_m0/txr[2]/opit_0_inv_L5Q_perm/L1

Data arrival time                                                   12.262        Logic Levels: 6   
                                                                                  Logic: 2.076ns(28.575%), Route: 5.189ns(71.425%)
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                             20.000      20.000 r                        
Clock network delay (propagated)                         4.997      24.997                          

CLMA_138_313/CLK                                                    24.997 r      i2c_config_m0/i2c_master_top_m0/txr[2]/opit_0_inv_L5Q_perm/CLK
Setup time                                              -0.318      24.679                          

Data required time                                                  24.679                          
----------------------------------------------------------------------------------------------------
Data required time                                                  24.679                          
Data arrival time                                                  -12.262                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                         12.417                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/lut_index_Z[7]/opit_0_inv_L5Q/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.997       4.997                          

CLMA_146_312/CLK                                         0.000       4.997 r      i2c_config_m0/lut_index_Z[7]/opit_0_inv_L5Q/CLK
CLMA_146_312/Q1                   tco                    0.284       5.281 r      i2c_config_m0/lut_index_Z[7]/opit_0_inv_L5Q/Q
                                  net (fanout=181)       2.033       7.314        lut_index[7]      
CLMA_118_337/L7OUT                td                     0.654       7.968 r      lut_ov5640_rgb565_1024_768_m0/lut_data_10_13/LUT7_inst_perm/L7OUT
                                  net (fanout=1)         0.000       7.968        lut_ov5640_rgb565_1024_768_m0/lut_data_10_13/ntL7OUT
CLMA_118_336/Y3                   td                     0.411       8.379 r      lut_ov5640_rgb565_1024_768_m0/lut_data_10_13/LUT8_inst_perm/Z
                                  net (fanout=1)         0.977       9.356        lut_ov5640_rgb565_1024_768_m0/lut_data_10_13_Z
CLMA_126_304/Y1                   td                     0.233       9.589 r      lut_ov5640_rgb565_1024_768_m0/lut_data_1ien26_2tri13_0_iv/gateop_perm/Z
                                  net (fanout=1)         0.889      10.478        i2c_config_m0/nt_lut_data_1_13ro
CLMA_126_296/Y2                   td                     0.353      10.831 r      i2c_config_m0/i2c_master_top_m0/txr_7_1_i_m2[5]/gateop_perm/Z
                                  net (fanout=1)         1.029      11.860        i2c_config_m0/i2c_master_top_m0/N_1521
CLMA_138_316/A0                                                            r      i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_L5Q_perm/L0

Data arrival time                                                   11.860        Logic Levels: 5   
                                                                                  Logic: 1.935ns(28.195%), Route: 4.928ns(71.805%)
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                             20.000      20.000 r                        
Clock network delay (propagated)                         4.997      24.997                          

CLMA_138_316/CLK                                                    24.997 r      i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_L5Q_perm/CLK
Setup time                                              -0.219      24.778                          

Data required time                                                  24.778                          
----------------------------------------------------------------------------------------------------
Data required time                                                  24.778                          
Data arrival time                                                  -11.860                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                         12.918                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/lut_index_Z[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[0]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.997       4.997                          

CLMA_146_321/CLK                                         0.000       4.997 r      i2c_config_m0/lut_index_Z[6]/opit_0_inv_L5Q_perm/CLK
CLMA_146_321/Q2                   tco                    0.284       5.281 r      i2c_config_m0/lut_index_Z[6]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=181)       1.879       7.160        lut_index[6]      
CLMA_98_345/L7OUT                 td                     0.657       7.817 r      lut_ov5640_rgb565_1024_768_m0/lut_data_11_16/LUT7_inst_perm/L7OUT
                                  net (fanout=1)         0.000       7.817        lut_ov5640_rgb565_1024_768_m0/lut_data_11_16/ntL7OUT
CLMA_98_344/Y3                    td                     0.411       8.228 r      lut_ov5640_rgb565_1024_768_m0/lut_data_11_16/LUT8_inst_perm/Z
                                  net (fanout=1)         0.975       9.203        lut_ov5640_rgb565_1024_768_m0/lut_data_11_16_Z
CLMA_114_324/Y1                   td                     0.233       9.436 r      lut_ov5640_rgb565_1024_768_m0/lut_data_1ien32_2tri16_0_iv_i/gateop_perm/Z
                                  net (fanout=1)         1.182      10.618        i2c_config_m0/nt_lut_data_1_16ro
CLMA_130_304/Y0                   td                     0.248      10.866 r      i2c_config_m0/i2c_master_top_m0/txr_7_1_i_m2[0]/gateop_perm/Z
                                  net (fanout=1)         0.684      11.550        i2c_config_m0/i2c_master_top_m0/N_1526
CLMA_138_316/C0                                                            r      i2c_config_m0/i2c_master_top_m0/txr[0]/opit_0_inv_L5Q_perm/L0

Data arrival time                                                   11.550        Logic Levels: 5   
                                                                                  Logic: 1.833ns(27.972%), Route: 4.720ns(72.028%)
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                             20.000      20.000 r                        
Clock network delay (propagated)                         4.997      24.997                          

CLMA_138_316/CLK                                                    24.997 r      i2c_config_m0/i2c_master_top_m0/txr[0]/opit_0_inv_L5Q_perm/CLK
Setup time                                              -0.223      24.774                          

Data required time                                                  24.774                          
----------------------------------------------------------------------------------------------------
Data required time                                                  24.774                          
Data arrival time                                                  -11.550                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                         13.224                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA/opit_0_inv_L5Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.997       4.997                          

CLMA_146_256/CLK                                         0.000       4.997 r      i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA/opit_0_inv_L5Q_perm/CLK
CLMA_146_256/Q2                   tco                    0.285       5.282 f      i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA/opit_0_inv_L5Q_perm/Q
                                  net (fanout=4)         0.474       5.756        i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_Z
CLMS_142_265/M3                                                            f      i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA/opit_0_inv/D

Data arrival time                                                    5.756        Logic Levels: 1   
                                                                                  Logic: 0.285ns(37.549%), Route: 0.474ns(62.451%)
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.997       4.997                          

CLMS_142_265/CLK                                                     4.997 r      i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA/opit_0_inv/CLK
Hold time                                                0.461       5.458                          

Data required time                                                   5.458                          
----------------------------------------------------------------------------------------------------
Data required time                                                   5.458                          
Data arrival time                                                   -5.756                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.298                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[7]/opit_0/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[8]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.997       4.997                          

CLMA_146_305/CLK                                         0.000       4.997 r      i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[7]/opit_0/CLK
CLMA_146_305/Q3                   tco                    0.281       5.278 f      i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[7]/opit_0/Q
                                  net (fanout=2)         0.173       5.451        i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state [7]
CLMA_146_305/M2                                                            f      i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[8]/opit_0/D

Data arrival time                                                    5.451        Logic Levels: 1   
                                                                                  Logic: 0.281ns(61.894%), Route: 0.173ns(38.106%)
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.997       4.997                          

CLMA_146_305/CLK                                                     4.997 r      i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[8]/opit_0/CLK
Hold time                                               -0.028       4.969                          

Data required time                                                   4.969                          
----------------------------------------------------------------------------------------------------
Data required time                                                   4.969                          
Data arrival time                                                   -5.451                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.482                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[11]/opit_0/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[12]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.975       4.975                          

CLMA_146_233/CLK                                         0.000       4.975 r      i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[11]/opit_0/CLK
CLMA_146_233/Q2                   tco                    0.285       5.260 f      i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[11]/opit_0/Q
                                  net (fanout=3)         0.173       5.433        i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state [11]
CLMA_146_233/M0                                                            f      i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[12]/opit_0/D

Data arrival time                                                    5.433        Logic Levels: 1   
                                                                                  Logic: 0.285ns(62.227%), Route: 0.173ns(37.773%)
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.975       4.975                          

CLMA_146_233/CLK                                                     4.975 r      i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[12]/opit_0/CLK
Hold time                                               -0.027       4.948                          

Data required time                                                   4.948                          
----------------------------------------------------------------------------------------------------
Data required time                                                   4.948                          
Data arrival time                                                   -5.433                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.485                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/x_cnt[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos_8_16bit_m0/h_data0[258][10]/opit_0_inv/CE
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         4.509       4.509                          

CLMA_82_260/CLK                                          0.000       4.509 r      cmos_8_16bit_m0/x_cnt[3]/opit_0_inv_L5Q_perm/CLK
CLMA_82_260/Q3                    tco                    0.281       4.790 r      cmos_8_16bit_m0/x_cnt[3]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=111)       0.972       5.762        cmos_8_16bit_m0/g0_0/n2
CLMS_78_249/Y1                    td                     0.233       5.995 r      cmos_8_16bit_m0/h_data2_dec_lo10_2/gateop_perm/Z
                                  net (fanout=12)        2.543       8.538        cmos_8_16bit_m0/h_data2_dec_lo10/n0
CLMA_54_252/Y1                    td                     0.494       9.032 r      cmos_8_16bit_m0/h_data0[34]_0_sqmuxa_8/gateop_perm/Z
                                  net (fanout=4)         0.495       9.527        cmos_8_16bit_m0/h_data0[66]_0_sqmuxa/n1
CLMS_54_249/Y3                    td                     0.356       9.883 r      cmos_8_16bit_m0/h_data0[258]_0_sqmuxa/gateop_perm/Z
                                  net (fanout=16)        1.971      11.854        cmos_8_16bit_m0/h_data0[258][9]/n2
CLMA_42_229/CE                                                             r      cmos_8_16bit_m0/h_data0[258][10]/opit_0_inv/CE

Data arrival time                                                   11.854        Logic Levels: 4   
                                                                                  Logic: 1.364ns(18.570%), Route: 5.981ns(81.430%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                           10.000      10.000 r                        
Clock network delay (propagated)                         4.487      14.487                          

CLMA_42_229/CLK                                                     14.487 r      cmos_8_16bit_m0/h_data0[258][10]/opit_0_inv/CLK
Setup time                                              -0.356      14.131                          

Data required time                                                  14.131                          
----------------------------------------------------------------------------------------------------
Data required time                                                  14.131                          
Data arrival time                                                  -11.854                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          2.277                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/x_cnt[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos_8_16bit_m0/h_data0[258][12]/opit_0_inv/CE
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         4.509       4.509                          

CLMA_82_260/CLK                                          0.000       4.509 r      cmos_8_16bit_m0/x_cnt[3]/opit_0_inv_L5Q_perm/CLK
CLMA_82_260/Q3                    tco                    0.281       4.790 r      cmos_8_16bit_m0/x_cnt[3]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=111)       0.972       5.762        cmos_8_16bit_m0/g0_0/n2
CLMS_78_249/Y1                    td                     0.233       5.995 r      cmos_8_16bit_m0/h_data2_dec_lo10_2/gateop_perm/Z
                                  net (fanout=12)        2.543       8.538        cmos_8_16bit_m0/h_data2_dec_lo10/n0
CLMA_54_252/Y1                    td                     0.494       9.032 r      cmos_8_16bit_m0/h_data0[34]_0_sqmuxa_8/gateop_perm/Z
                                  net (fanout=4)         0.495       9.527        cmos_8_16bit_m0/h_data0[66]_0_sqmuxa/n1
CLMS_54_249/Y3                    td                     0.356       9.883 r      cmos_8_16bit_m0/h_data0[258]_0_sqmuxa/gateop_perm/Z
                                  net (fanout=16)        1.971      11.854        cmos_8_16bit_m0/h_data0[258][9]/n2
CLMA_42_229/CE                                                             r      cmos_8_16bit_m0/h_data0[258][12]/opit_0_inv/CE

Data arrival time                                                   11.854        Logic Levels: 4   
                                                                                  Logic: 1.364ns(18.570%), Route: 5.981ns(81.430%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                           10.000      10.000 r                        
Clock network delay (propagated)                         4.487      14.487                          

CLMA_42_229/CLK                                                     14.487 r      cmos_8_16bit_m0/h_data0[258][12]/opit_0_inv/CLK
Setup time                                              -0.356      14.131                          

Data required time                                                  14.131                          
----------------------------------------------------------------------------------------------------
Data required time                                                  14.131                          
Data arrival time                                                  -11.854                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          2.277                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/x_cnt[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos_8_16bit_m0/h_data0[258][13]/opit_0_inv/CE
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         4.509       4.509                          

CLMA_82_260/CLK                                          0.000       4.509 r      cmos_8_16bit_m0/x_cnt[3]/opit_0_inv_L5Q_perm/CLK
CLMA_82_260/Q3                    tco                    0.281       4.790 r      cmos_8_16bit_m0/x_cnt[3]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=111)       0.972       5.762        cmos_8_16bit_m0/g0_0/n2
CLMS_78_249/Y1                    td                     0.233       5.995 r      cmos_8_16bit_m0/h_data2_dec_lo10_2/gateop_perm/Z
                                  net (fanout=12)        2.543       8.538        cmos_8_16bit_m0/h_data2_dec_lo10/n0
CLMA_54_252/Y1                    td                     0.494       9.032 r      cmos_8_16bit_m0/h_data0[34]_0_sqmuxa_8/gateop_perm/Z
                                  net (fanout=4)         0.495       9.527        cmos_8_16bit_m0/h_data0[66]_0_sqmuxa/n1
CLMS_54_249/Y3                    td                     0.356       9.883 r      cmos_8_16bit_m0/h_data0[258]_0_sqmuxa/gateop_perm/Z
                                  net (fanout=16)        1.971      11.854        cmos_8_16bit_m0/h_data0[258][9]/n2
CLMA_42_229/CE                                                             r      cmos_8_16bit_m0/h_data0[258][13]/opit_0_inv/CE

Data arrival time                                                   11.854        Logic Levels: 4   
                                                                                  Logic: 1.364ns(18.570%), Route: 5.981ns(81.430%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                           10.000      10.000 r                        
Clock network delay (propagated)                         4.487      14.487                          

CLMA_42_229/CLK                                                     14.487 r      cmos_8_16bit_m0/h_data0[258][13]/opit_0_inv/CLK
Setup time                                              -0.356      14.131                          

Data required time                                                  14.131                          
----------------------------------------------------------------------------------------------------
Data required time                                                  14.131                          
Data arrival time                                                  -11.854                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          2.277                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[11]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         4.487       4.487                          

CLMS_66_173/CLK                                          0.000       4.487 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/CLK
CLMS_66_173/Q1                    tco                    0.285       4.772 f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/Q
                                  net (fanout=1)         0.174       4.946        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/wrptr1 [11]
CLMS_66_173/M1                                                             f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[11]/opit_0/D

Data arrival time                                                    4.946        Logic Levels: 1   
                                                                                  Logic: 0.285ns(62.092%), Route: 0.174ns(37.908%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         4.487       4.487                          

CLMS_66_173/CLK                                                      4.487 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[11]/opit_0/CLK
Hold time                                                0.461       4.948                          

Data required time                                                   4.948                          
----------------------------------------------------------------------------------------------------
Data required time                                                   4.948                          
Data arrival time                                                   -4.946                          
----------------------------------------------------------------------------------------------------
Slack (VIOLATED)                                                    -0.002                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[9]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         4.487       4.487                          

CLMS_66_173/CLK                                          0.000       4.487 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
CLMS_66_173/Q0                    tco                    0.285       4.772 f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/Q
                                  net (fanout=1)         0.188       4.960        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/wrptr1 [9]
CLMS_66_173/CD                                                             f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[9]/opit_0/D

Data arrival time                                                    4.960        Logic Levels: 1   
                                                                                  Logic: 0.285ns(60.254%), Route: 0.188ns(39.746%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         4.487       4.487                          

CLMS_66_173/CLK                                                      4.487 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[9]/opit_0/CLK
Hold time                                                0.461       4.948                          

Data required time                                                   4.948                          
----------------------------------------------------------------------------------------------------
Data required time                                                   4.948                          
Data arrival time                                                   -4.960                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.012                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/x_cnt[5]/opit_0_inv_L5Q/CLK
Endpoint    : cmos_8_16bit_m0/h_data2_rams11_0_h_data2_rams11_0_0/gateop/M0
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         4.509       4.509                          

CLMA_82_260/CLK                                          0.000       4.509 r      cmos_8_16bit_m0/x_cnt[5]/opit_0_inv_L5Q/CLK
CLMA_82_260/Q0                    tco                    0.285       4.794 f      cmos_8_16bit_m0/x_cnt[5]/opit_0_inv_L5Q/Q
                                  net (fanout=368)       0.280       5.074        cmos_8_16bit_m0/g0_0/n0
CLMS_86_261/M0                                                             f      cmos_8_16bit_m0/h_data2_rams11_0_h_data2_rams11_0_0/gateop/M0

Data arrival time                                                    5.074        Logic Levels: 1   
                                                                                  Logic: 0.285ns(50.442%), Route: 0.280ns(49.558%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         4.509       4.509                          

CLMS_86_261/CLK                                                      4.509 r      cmos_8_16bit_m0/h_data2_rams11_0_h_data2_rams11_0_0/gateop/WCLK
Hold time                                                0.461       4.970                          

Data required time                                                   4.970                          
----------------------------------------------------------------------------------------------------
Data required time                                                   4.970                          
Data arrival time                                                   -5.074                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.104                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/n1q_m[3]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : video_pll|clkout0_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMA_30_321/CLK                                          0.000       3.069 r      dvi_encoder_m0/encg/n1q_m[3]/opit_0_L5Q_perm/CLK
CLMA_30_321/Q0                    tco                    0.284       3.353 r      dvi_encoder_m0/encg/n1q_m[3]/opit_0_L5Q_perm/Q
                                  net (fanout=5)         1.508       4.861        dvi_encoder_m0/encg/n1q_m [3]
CLMA_50_304/Y1                    td                     0.233       5.094 r      dvi_encoder_m0/encg/un4_decision2_3/gateop_perm/Z
                                  net (fanout=1)         0.330       5.424        dvi_encoder_m0/encg/un4_decision2_3_Z
CLMA_54_304/Y1                    td                     0.181       5.605 r      dvi_encoder_m0/encg/un4_decision2_NE/gateop_perm/Z
                                  net (fanout=1)         2.033       7.638        dvi_encoder_m0/encg/decision2/n4
CLMS_78_337/Y1                    td                     0.233       7.871 r      dvi_encoder_m0/encg/decision2/gateop_perm/Z
                                  net (fanout=7)         0.771       8.642        dvi_encoder_m0/encg/decision2_Z
CLMA_86_324/Y1                    td                     0.491       9.133 r      dvi_encoder_m0/encg/cnt_3_sqmuxa/gateop_perm/Z
                                  net (fanout=9)         0.723       9.856        dvi_encoder_m0/encg/n1q_m_m[0]/n1
CLMA_78_316/Y0                    td                     0.248      10.104 r      dvi_encoder_m0/encg/un1_n1q_m_iv_0[1]/gateop_perm/Z
                                  net (fanout=1)         1.513      11.617        dvi_encoder_m0/encg/un1_n1q_m_iv_0 [1]
CLMA_66_304/Y2                    td                     0.250      11.867 r      dvi_encoder_m0/encg/un10_4_cry_1_cco/gateop_perm/Z
                                  net (fanout=1)         1.391      13.258        dvi_encoder_m0/encg/un10_4_cry_1/n2
CLMS_78_349/Y3                    td                     0.731      13.989 r      dvi_encoder_m0/encg/un10_4_cry_1/gateop_A2/Y1
                                  net (fanout=2)         0.302      14.291        dvi_encoder_m0/encg/un10_4_Z [2]
CLMA_78_348/COUT                  td                     0.397      14.688 r      dvi_encoder_m0/encg/cnt[2]/opit_0_inv_A2Q21/Cout
                                  net (fanout=1)         0.000      14.688        dvi_encoder_m0/encg/un10_cry_3/n6
CLMA_78_352/CIN                                                            r      dvi_encoder_m0/encg/cnt[4]/opit_0_inv_A2Q21/Cin

Data arrival time                                                   14.688        Logic Levels: 9   
                                                                                  Logic: 3.048ns(26.233%), Route: 8.571ns(73.767%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         3.069    1003.069                          

CLMA_78_352/CLK                                                   1003.069 r      dvi_encoder_m0/encg/cnt[4]/opit_0_inv_A2Q21/CLK
Setup time                                              -0.204    1002.865                          

Data required time                                                1002.865                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.865                          
Data arrival time                                                  -14.688                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        988.177                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/n1q_m[3]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[4]/opit_0_inv_A2Q21/I11
Path Group  : video_pll|clkout0_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMA_30_321/CLK                                          0.000       3.069 r      dvi_encoder_m0/encg/n1q_m[3]/opit_0_L5Q_perm/CLK
CLMA_30_321/Q0                    tco                    0.284       3.353 r      dvi_encoder_m0/encg/n1q_m[3]/opit_0_L5Q_perm/Q
                                  net (fanout=5)         1.508       4.861        dvi_encoder_m0/encg/n1q_m [3]
CLMA_50_304/Y1                    td                     0.233       5.094 r      dvi_encoder_m0/encg/un4_decision2_3/gateop_perm/Z
                                  net (fanout=1)         0.330       5.424        dvi_encoder_m0/encg/un4_decision2_3_Z
CLMA_54_304/Y1                    td                     0.181       5.605 r      dvi_encoder_m0/encg/un4_decision2_NE/gateop_perm/Z
                                  net (fanout=1)         2.033       7.638        dvi_encoder_m0/encg/decision2/n4
CLMS_78_337/Y1                    td                     0.233       7.871 r      dvi_encoder_m0/encg/decision2/gateop_perm/Z
                                  net (fanout=7)         0.771       8.642        dvi_encoder_m0/encg/decision2_Z
CLMA_86_324/Y1                    td                     0.491       9.133 r      dvi_encoder_m0/encg/cnt_3_sqmuxa/gateop_perm/Z
                                  net (fanout=9)         0.723       9.856        dvi_encoder_m0/encg/n1q_m_m[0]/n1
CLMA_78_316/Y0                    td                     0.248      10.104 r      dvi_encoder_m0/encg/un1_n1q_m_iv_0[1]/gateop_perm/Z
                                  net (fanout=1)         1.513      11.617        dvi_encoder_m0/encg/un1_n1q_m_iv_0 [1]
CLMA_66_304/Y2                    td                     0.250      11.867 r      dvi_encoder_m0/encg/un10_4_cry_1_cco/gateop_perm/Z
                                  net (fanout=1)         1.391      13.258        dvi_encoder_m0/encg/un10_4_cry_1/n2
CLMS_78_349/COUT                  td                     0.531      13.789 r      dvi_encoder_m0/encg/un10_4_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000      13.789        dvi_encoder_m0/encg/un10_4_cry_2_Z
CLMS_78_353/Y1                    td                     0.349      14.138 r      dvi_encoder_m0/encg/un10_4_cry_3/gateop_A2/Y1
                                  net (fanout=2)         0.302      14.440        dvi_encoder_m0/encg/un10_s_4/n4
CLMA_78_352/B1                                                             r      dvi_encoder_m0/encg/cnt[4]/opit_0_inv_A2Q21/I11

Data arrival time                                                   14.440        Logic Levels: 9   
                                                                                  Logic: 2.800ns(24.624%), Route: 8.571ns(75.376%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         3.069    1003.069                          

CLMA_78_352/CLK                                                   1003.069 r      dvi_encoder_m0/encg/cnt[4]/opit_0_inv_A2Q21/CLK
Setup time                                              -0.323    1002.746                          

Data required time                                                1002.746                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.746                          
Data arrival time                                                  -14.440                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        988.306                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/n1q_m[3]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[4]/opit_0_inv_A2Q21/I01
Path Group  : video_pll|clkout0_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMA_30_321/CLK                                          0.000       3.069 r      dvi_encoder_m0/encg/n1q_m[3]/opit_0_L5Q_perm/CLK
CLMA_30_321/Q0                    tco                    0.284       3.353 r      dvi_encoder_m0/encg/n1q_m[3]/opit_0_L5Q_perm/Q
                                  net (fanout=5)         1.508       4.861        dvi_encoder_m0/encg/n1q_m [3]
CLMA_50_304/Y1                    td                     0.233       5.094 r      dvi_encoder_m0/encg/un4_decision2_3/gateop_perm/Z
                                  net (fanout=1)         0.330       5.424        dvi_encoder_m0/encg/un4_decision2_3_Z
CLMA_54_304/Y1                    td                     0.181       5.605 r      dvi_encoder_m0/encg/un4_decision2_NE/gateop_perm/Z
                                  net (fanout=1)         2.033       7.638        dvi_encoder_m0/encg/decision2/n4
CLMS_78_337/Y1                    td                     0.233       7.871 r      dvi_encoder_m0/encg/decision2/gateop_perm/Z
                                  net (fanout=7)         0.771       8.642        dvi_encoder_m0/encg/decision2_Z
CLMA_86_324/Y1                    td                     0.491       9.133 r      dvi_encoder_m0/encg/cnt_3_sqmuxa/gateop_perm/Z
                                  net (fanout=9)         0.723       9.856        dvi_encoder_m0/encg/n1q_m_m[0]/n1
CLMA_78_316/Y0                    td                     0.248      10.104 r      dvi_encoder_m0/encg/un1_n1q_m_iv_0[1]/gateop_perm/Z
                                  net (fanout=1)         1.513      11.617        dvi_encoder_m0/encg/un1_n1q_m_iv_0 [1]
CLMA_66_304/Y2                    td                     0.250      11.867 r      dvi_encoder_m0/encg/un10_4_cry_1_cco/gateop_perm/Z
                                  net (fanout=1)         1.391      13.258        dvi_encoder_m0/encg/un10_4_cry_1/n2
CLMS_78_349/COUT                  td                     0.531      13.789 r      dvi_encoder_m0/encg/un10_4_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000      13.789        dvi_encoder_m0/encg/un10_4_cry_2_Z
CLMS_78_353/Y0                    td                     0.239      14.028 r      dvi_encoder_m0/encg/un10_4_cry_3/gateop_A2/Y0
                                  net (fanout=2)         0.302      14.330        dvi_encoder_m0/encg/un10_4_Z [3]
CLMA_78_352/A1                                                             r      dvi_encoder_m0/encg/cnt[4]/opit_0_inv_A2Q21/I01

Data arrival time                                                   14.330        Logic Levels: 9   
                                                                                  Logic: 2.690ns(23.888%), Route: 8.571ns(76.112%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         3.069    1003.069                          

CLMA_78_352/CLK                                                   1003.069 r      dvi_encoder_m0/encg/cnt[4]/opit_0_inv_A2Q21/CLK
Setup time                                              -0.320    1002.749                          

Data required time                                                1002.749                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.749                          
Data arrival time                                                  -14.330                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        988.419                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[7]/opit_0/D
Path Group  : video_pll|clkout0_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMS_10_289/CLK                                          0.000       3.069 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
CLMS_10_289/Q2                    tco                    0.285       3.354 f      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/Q
                                  net (fanout=1)         0.188       3.542        frame_read_write_m0/read_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/rwptr1 [7]
CLMS_10_289/CD                                                             f      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[7]/opit_0/D

Data arrival time                                                    3.542        Logic Levels: 1   
                                                                                  Logic: 0.285ns(60.254%), Route: 0.188ns(39.746%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMS_10_289/CLK                                                      3.069 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[7]/opit_0/CLK
Hold time                                                0.461       3.530                          

Data required time                                                   3.530                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.530                          
Data arrival time                                                   -3.542                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.012                          
====================================================================================================

====================================================================================================

Startpoint  : Char_Pic_Disply_inst/vout_data[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/din_q[2]/opit_0/D
Path Group  : video_pll|clkout0_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMA_78_356/CLK                                          0.000       3.069 r      Char_Pic_Disply_inst/vout_data[18]/opit_0_inv_L5Q_perm/CLK
CLMA_78_356/Q0                    tco                    0.285       3.354 f      Char_Pic_Disply_inst/vout_data[18]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=4)         0.313       3.667        char_data[18]     
CLMS_78_353/M0                                                             f      dvi_encoder_m0/encg/din_q[2]/opit_0/D

Data arrival time                                                    3.667        Logic Levels: 1   
                                                                                  Logic: 0.285ns(47.659%), Route: 0.313ns(52.341%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMS_78_353/CLK                                                      3.069 r      dvi_encoder_m0/encg/din_q[2]/opit_0/CLK
Hold time                                                0.461       3.530                          

Data required time                                                   3.530                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.530                          
Data arrival time                                                   -3.667                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.137                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/vout_data_r[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : timing_gen_xy_inst/i_data_d0[9]/opit_0/D
Path Group  : video_pll|clkout0_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMA_102_324/CLK                                         0.000       3.069 r      video_timing_data_m0/vout_data_r[9]/opit_0_inv_L5Q_perm/CLK
CLMA_102_324/Q2                   tco                    0.285       3.354 f      video_timing_data_m0/vout_data_r[9]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=1)         0.328       3.682        timing_data[9]    
CLMS_102_333/M2                                                            f      timing_gen_xy_inst/i_data_d0[9]/opit_0/D

Data arrival time                                                    3.682        Logic Levels: 1   
                                                                                  Logic: 0.285ns(46.493%), Route: 0.328ns(53.507%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMS_102_333/CLK                                                     3.069 r      timing_gen_xy_inst/i_data_d0[9]/opit_0/CLK
Hold time                                                0.461       3.530                          

Data required time                                                   3.530                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.530                          
Data arrival time                                                   -3.682                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.152                          
====================================================================================================

====================================================================================================

Startpoint  : image_process_m0/write_read_len[7]/opit_0_inv_A2Q21/CLK
Endpoint    : image_process_m0/rd_burst_addr[0]/opit_0_inv_L5Q_perm/L4
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_66_124/CLK                                          0.000       2.589 r      image_process_m0/write_read_len[7]/opit_0_inv_A2Q21/CLK
CLMA_66_124/Q1                    tco                    0.284       2.873 r      image_process_m0/write_read_len[7]/opit_0_inv_A2Q21/Q1
                                  net (fanout=8)         1.895       4.768        image_process_m0/un22[7]/n0
APM_110_160/P[1]                  td                     2.593       7.361 r      image_process_m0/un1_write_read_len_1_0_26_0_.DSP_GUT/gopapm/P[1]
                                  net (fanout=1)         1.066       8.427        image_process_m0/dsp_join_kb_230 [2]
CLMS_114_149/COUT                 td                     0.531       8.958 r      image_process_m0/trans_x_temp.trans_x_temp_cry_2/gateop_A2/Cout
                                  net (fanout=1)         0.000       8.958        image_process_m0/trans_x_temp_cry_3
                                                         0.074       9.032 r      image_process_m0/trans_x_temp.trans_x_temp_cry_4/gateop_A2/Cout
                                                         0.000       9.032        image_process_m0/trans_x_temp_cry_5
CLMS_114_153/COUT                 td                     0.074       9.106 r      image_process_m0/trans_x_temp.trans_x_temp_cry_6/gateop_A2/Cout
                                  net (fanout=1)         0.000       9.106        image_process_m0/trans_x_temp_cry_7
                                                         0.074       9.180 r      image_process_m0/trans_x_temp.trans_x_temp_cry_8/gateop_A2/Cout
                                                         0.000       9.180        image_process_m0/trans_x_temp_cry_9
CLMS_114_157/COUT                 td                     0.074       9.254 r      image_process_m0/trans_x_temp.trans_x_temp_cry_10/gateop_A2/Cout
                                  net (fanout=1)         0.000       9.254        image_process_m0/trans_x_temp_cry_11
                                                         0.074       9.328 r      image_process_m0/trans_x_temp.trans_x_temp_cry_12/gateop_A2/Cout
                                                         0.000       9.328        image_process_m0/trans_x_temp_cry_13
CLMS_114_161/COUT                 td                     0.074       9.402 r      image_process_m0/trans_x_temp.trans_x_temp_cry_14/gateop_A2/Cout
                                  net (fanout=1)         0.000       9.402        image_process_m0/trans_x_temp_cry_15
                                                         0.074       9.476 r      image_process_m0/trans_x_temp.trans_x_temp_cry_16/gateop_A2/Cout
                                                         0.000       9.476        image_process_m0/trans_x_temp_cry_17
CLMS_114_165/COUT                 td                     0.074       9.550 r      image_process_m0/trans_x_temp.trans_x_temp_cry_18/gateop_A2/Cout
                                  net (fanout=1)         0.000       9.550        image_process_m0/trans_x_temp_cry_19
                                                         0.074       9.624 r      image_process_m0/trans_x_temp.trans_x_temp_cry_20/gateop_A2/Cout
                                                         0.000       9.624        image_process_m0/trans_x_temp_cry_21
CLMS_114_169/COUT                 td                     0.074       9.698 r      image_process_m0/trans_x_temp.trans_x_temp_cry_22/gateop_A2/Cout
                                  net (fanout=1)         0.000       9.698        image_process_m0/trans_x_temp_cry_23
                                                         0.074       9.772 r      image_process_m0/trans_x_temp.trans_x_temp_cry_24/gateop_A2/Cout
                                                         0.000       9.772        image_process_m0/trans_x_temp_cry_25
CLMS_114_173/COUT                 td                     0.074       9.846 r      image_process_m0/trans_x_temp.trans_x_temp_cry_26/gateop_A2/Cout
                                  net (fanout=1)         0.000       9.846        image_process_m0/trans_x_temp_cry_27
CLMS_114_177/Y0                   td                     0.239      10.085 r      image_process_m0/trans_x_temp.trans_x_temp_s_28/gateop/Y
                                  net (fanout=23)        1.108      11.193        image_process_m0/div_m0/temp_a_5/n0
                                                         0.479      11.672 r      image_process_m0/div_m0/_l0.un1_a_cry_0_cin/gateop_A2/Cout
                                                         0.000      11.672        image_process_m0/div_m0/un1_a_cry_0
CLMA_118_121/COUT                 td                     0.074      11.746 r      image_process_m0/div_m0/_l0.un1_a_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000      11.746        image_process_m0/div_m0/un1_a_cry_2
                                                         0.074      11.820 r      image_process_m0/div_m0/_l0.un1_a_cry_3/gateop_A2/Cout
                                                         0.000      11.820        image_process_m0/div_m0/un1_a_cry_4
CLMA_118_125/COUT                 td                     0.074      11.894 r      image_process_m0/div_m0/_l0.un1_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      11.894        image_process_m0/div_m0/un1_a_cry_6
                                                         0.074      11.968 r      image_process_m0/div_m0/_l0.un1_a_cry_7/gateop_A2/Cout
                                                         0.000      11.968        image_process_m0/div_m0/un1_a_cry_8
CLMA_118_129/COUT                 td                     0.074      12.042 r      image_process_m0/div_m0/_l0.un1_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      12.042        image_process_m0/div_m0/un1_a_cry_10
                                                         0.074      12.116 r      image_process_m0/div_m0/_l0.un1_a_cry_11/gateop_A2/Cout
                                                         0.000      12.116        image_process_m0/div_m0/un1_a_cry_12
CLMA_118_133/COUT                 td                     0.074      12.190 r      image_process_m0/div_m0/_l0.un1_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      12.190        image_process_m0/div_m0/un1_a_cry_14
                                                         0.074      12.264 r      image_process_m0/div_m0/_l0.un1_a_cry_15/gateop_A2/Cout
                                                         0.000      12.264        image_process_m0/div_m0/un1_a_cry_16
CLMA_118_137/Y3                   td                     0.489      12.753 r      image_process_m0/div_m0/_l0.un1_a_cry_17/gateop_A2/Y1
                                  net (fanout=10)        1.461      14.214        n141              
                                                         0.479      14.693 r      image_process_m0/div_m0/un18_temp_a_cry_1_cin/gateop_A2/Cout
                                                         0.000      14.693        image_process_m0/div_m0/un18_temp_a_cry_1_Z
CLMA_146_189/COUT                 td                     0.074      14.767 r      image_process_m0/div_m0/un18_temp_a_cry_2/gateop_A2/Cout
                                  net (fanout=1)         0.000      14.767        image_process_m0/div_m0/un18_temp_a_cry_3_Z
                                                         0.074      14.841 r      image_process_m0/div_m0/un18_temp_a_cry_4/gateop_A2/Cout
                                                         0.000      14.841        image_process_m0/div_m0/un18_temp_a_cry_5_Z
CLMA_146_193/COUT                 td                     0.074      14.915 r      image_process_m0/div_m0/un18_temp_a_cry_6/gateop_A2/Cout
                                  net (fanout=1)         0.000      14.915        image_process_m0/div_m0/un18_temp_a_cry_7_Z
                                                         0.074      14.989 r      image_process_m0/div_m0/un18_temp_a_cry_8/gateop_A2/Cout
                                                         0.000      14.989        image_process_m0/div_m0/un18_temp_a_cry_9_Z
CLMA_146_197/COUT                 td                     0.074      15.063 r      image_process_m0/div_m0/un18_temp_a_cry_10/gateop_A2/Cout
                                  net (fanout=1)         0.000      15.063        image_process_m0/div_m0/un18_temp_a_cry_11_Z
                                                         0.074      15.137 r      image_process_m0/div_m0/un18_temp_a_cry_12/gateop_A2/Cout
                                                         0.000      15.137        image_process_m0/div_m0/un18_temp_a_cry_13_Z
CLMA_146_201/COUT                 td                     0.074      15.211 r      image_process_m0/div_m0/un18_temp_a_cry_14/gateop_A2/Cout
                                  net (fanout=1)         0.000      15.211        image_process_m0/div_m0/un18_temp_a_cry_15_Z
                                                         0.074      15.285 r      image_process_m0/div_m0/un18_temp_a_cry_16/gateop_A2/Cout
                                                         0.000      15.285        image_process_m0/div_m0/un18_temp_a_cry_17_Z
CLMA_146_205/COUT                 td                     0.074      15.359 r      image_process_m0/div_m0/un18_temp_a_cry_18/gateop_A2/Cout
                                  net (fanout=1)         0.000      15.359        image_process_m0/div_m0/un18_temp_a_cry_19_Z
                                                         0.074      15.433 r      image_process_m0/div_m0/un18_temp_a_cry_20/gateop_A2/Cout
                                                         0.000      15.433        image_process_m0/div_m0/un18_temp_a_cry_21_Z
CLMA_146_209/COUT                 td                     0.074      15.507 r      image_process_m0/div_m0/un18_temp_a_cry_22/gateop_A2/Cout
                                  net (fanout=1)         0.000      15.507        image_process_m0/div_m0/un18_temp_a_cry_23_Z
                                                         0.074      15.581 r      image_process_m0/div_m0/un18_temp_a_cry_24/gateop_A2/Cout
                                                         0.000      15.581        image_process_m0/div_m0/un18_temp_a_cry_25_Z
CLMA_146_213/COUT                 td                     0.074      15.655 r      image_process_m0/div_m0/un18_temp_a_cry_26/gateop_A2/Cout
                                  net (fanout=1)         0.000      15.655        image_process_m0/div_m0/un18_temp_a_cry_27_Z
                                                         0.074      15.729 r      image_process_m0/div_m0/un18_temp_a_cry_28/gateop_A2/Cout
                                                         0.000      15.729        image_process_m0/div_m0/un18_temp_a_cry_29_Z
CLMA_146_217/COUT                 td                     0.074      15.803 r      image_process_m0/div_m0/un18_temp_a_cry_30/gateop_A2/Cout
                                  net (fanout=1)         0.000      15.803        image_process_m0/div_m0/un18_temp_a_cry_31_Z
CLMA_146_221/Y1                   td                     0.349      16.152 r      image_process_m0/div_m0/un18_temp_a_cry_32/gateop_A2/Y1
                                  net (fanout=3)         2.048      18.200        image_process_m0/div_m0/temp_a_11[2]/n1
CLMS_126_125/Y0                   td                     0.248      18.448 r      image_process_m0/div_m0/_l2.un1_a_cry_2_cco/gateop_perm/Z
                                  net (fanout=1)         1.299      19.747        image_process_m0/div_m0/un1_a_cry_2_cco_1
CLMA_98_144/COUT                  td                     0.533      20.280 r      image_process_m0/div_m0/_l2.un1_a_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000      20.280        image_process_m0/div_m0/un1_a_cry_2_1
                                                         0.074      20.354 r      image_process_m0/div_m0/_l2.un1_a_cry_3/gateop_A2/Cout
                                                         0.000      20.354        image_process_m0/div_m0/un1_a_cry_4_1
CLMA_98_148/COUT                  td                     0.074      20.428 r      image_process_m0/div_m0/_l2.un1_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      20.428        image_process_m0/div_m0/un1_a_cry_6_1
                                                         0.074      20.502 r      image_process_m0/div_m0/_l2.un1_a_cry_7/gateop_A2/Cout
                                                         0.000      20.502        image_process_m0/div_m0/un1_a_cry_8_1
CLMA_98_152/COUT                  td                     0.074      20.576 r      image_process_m0/div_m0/_l2.un1_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      20.576        image_process_m0/div_m0/un1_a_cry_10_1
                                                         0.074      20.650 r      image_process_m0/div_m0/_l2.un1_a_cry_11/gateop_A2/Cout
                                                         0.000      20.650        image_process_m0/div_m0/un1_a_cry_12_1
CLMA_98_156/COUT                  td                     0.074      20.724 r      image_process_m0/div_m0/_l2.un1_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      20.724        image_process_m0/div_m0/un1_a_cry_14_1
                                                         0.074      20.798 r      image_process_m0/div_m0/_l2.un1_a_cry_15/gateop_A2/Cout
                                                         0.000      20.798        image_process_m0/div_m0/un1_a_cry_16_1
CLMA_98_160/Y3                    td                     0.489      21.287 r      image_process_m0/div_m0/_l2.un1_a_cry_17/gateop_A2/Y1
                                  net (fanout=9)         0.950      22.237        n143              
CLMA_118_152/Y2                   td                     0.515      22.752 r      image_process_m0/div_m0/temp_a_11[2]/gateop_perm/Z
                                  net (fanout=6)         1.406      24.158        image_process_m0/div_m0/temp_a_17[4]/n0
                                                         0.585      24.743 r      image_process_m0/div_m0/_l3.un1_a_cry_3/gateop_A2/Cout
                                                         0.000      24.743        image_process_m0/div_m0/un1_a_cry_4_2
CLMS_142_193/COUT                 td                     0.074      24.817 r      image_process_m0/div_m0/_l3.un1_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      24.817        image_process_m0/div_m0/un1_a_cry_6_2
                                                         0.074      24.891 r      image_process_m0/div_m0/_l3.un1_a_cry_7/gateop_A2/Cout
                                                         0.000      24.891        image_process_m0/div_m0/un1_a_cry_8_2
CLMS_142_197/COUT                 td                     0.074      24.965 r      image_process_m0/div_m0/_l3.un1_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      24.965        image_process_m0/div_m0/un1_a_cry_10_2
                                                         0.074      25.039 r      image_process_m0/div_m0/_l3.un1_a_cry_11/gateop_A2/Cout
                                                         0.000      25.039        image_process_m0/div_m0/un1_a_cry_12_2
CLMS_142_201/COUT                 td                     0.074      25.113 r      image_process_m0/div_m0/_l3.un1_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      25.113        image_process_m0/div_m0/un1_a_cry_14_2
                                                         0.074      25.187 r      image_process_m0/div_m0/_l3.un1_a_cry_15/gateop_A2/Cout
                                                         0.000      25.187        image_process_m0/div_m0/un1_a_cry_16_2
CLMS_142_205/Y3                   td                     0.489      25.676 r      image_process_m0/div_m0/_l3.un1_a_cry_17/gateop_A2/Y1
                                  net (fanout=11)        1.389      27.065        n144              
CLMA_118_156/Y3                   td                     0.233      27.298 r      image_process_m0/div_m0/temp_a_14[1]/gateop_perm/Z
                                  net (fanout=4)         1.146      28.444        image_process_m0/div_m0/temp_a_17[2]/n0
CLMA_130_188/COUT                 td                     0.533      28.977 r      image_process_m0/div_m0/_l4.un1_a_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000      28.977        image_process_m0/div_m0/un1_a_cry_2_3
                                                         0.074      29.051 r      image_process_m0/div_m0/_l4.un1_a_cry_3/gateop_A2/Cout
                                                         0.000      29.051        image_process_m0/div_m0/un1_a_cry_4_3
CLMA_130_192/COUT                 td                     0.074      29.125 r      image_process_m0/div_m0/_l4.un1_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      29.125        image_process_m0/div_m0/un1_a_cry_6_3
                                                         0.074      29.199 r      image_process_m0/div_m0/_l4.un1_a_cry_7/gateop_A2/Cout
                                                         0.000      29.199        image_process_m0/div_m0/un1_a_cry_8_3
CLMA_130_196/COUT                 td                     0.074      29.273 r      image_process_m0/div_m0/_l4.un1_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      29.273        image_process_m0/div_m0/un1_a_cry_10_3
                                                         0.074      29.347 r      image_process_m0/div_m0/_l4.un1_a_cry_11/gateop_A2/Cout
                                                         0.000      29.347        image_process_m0/div_m0/un1_a_cry_12_3
CLMA_130_200/COUT                 td                     0.074      29.421 r      image_process_m0/div_m0/_l4.un1_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      29.421        image_process_m0/div_m0/un1_a_cry_14_3
                                                         0.074      29.495 r      image_process_m0/div_m0/_l4.un1_a_cry_15/gateop_A2/Cout
                                                         0.000      29.495        image_process_m0/div_m0/un1_a_cry_16_3
CLMA_130_204/Y3                   td                     0.489      29.984 r      image_process_m0/div_m0/_l4.un1_a_cry_17/gateop_A2/Y1
                                  net (fanout=9)         1.120      31.104        n145              
CLMS_126_169/Y2                   td                     0.250      31.354 r      image_process_m0/div_m0/temp_a_17[0]/gateop_perm/Z
                                  net (fanout=6)         1.017      32.371        image_process_m0/div_m0/temp_a_23[2]/n0
CLMA_126_172/COUT                 td                     0.531      32.902 r      image_process_m0/div_m0/_l5.un1_a_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000      32.902        image_process_m0/div_m0/un1_a_cry_2_4
                                                         0.074      32.976 r      image_process_m0/div_m0/_l5.un1_a_cry_3/gateop_A2/Cout
                                                         0.000      32.976        image_process_m0/div_m0/un1_a_cry_4_4
CLMA_126_176/COUT                 td                     0.074      33.050 r      image_process_m0/div_m0/_l5.un1_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      33.050        image_process_m0/div_m0/un1_a_cry_6_4
                                                         0.074      33.124 r      image_process_m0/div_m0/_l5.un1_a_cry_7/gateop_A2/Cout
                                                         0.000      33.124        image_process_m0/div_m0/un1_a_cry_8_4
CLMA_126_180/COUT                 td                     0.074      33.198 r      image_process_m0/div_m0/_l5.un1_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      33.198        image_process_m0/div_m0/un1_a_cry_10_4
                                                         0.074      33.272 r      image_process_m0/div_m0/_l5.un1_a_cry_11/gateop_A2/Cout
                                                         0.000      33.272        image_process_m0/div_m0/un1_a_cry_12_4
CLMA_126_188/COUT                 td                     0.074      33.346 r      image_process_m0/div_m0/_l5.un1_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      33.346        image_process_m0/div_m0/un1_a_cry_14_4
                                                         0.074      33.420 r      image_process_m0/div_m0/_l5.un1_a_cry_15/gateop_A2/Cout
                                                         0.000      33.420        image_process_m0/div_m0/un1_a_cry_16_4
CLMA_126_192/Y3                   td                     0.489      33.909 r      image_process_m0/div_m0/_l5.un1_a_cry_17/gateop_A2/Y1
                                  net (fanout=21)        1.854      35.763        n146              
                                                         0.479      36.242 r      image_process_m0/div_m0/un68_temp_a_cry_1_cin/gateop_A2/Cout
                                                         0.000      36.242        image_process_m0/div_m0/un68_temp_a_cry_1_Z
CLMS_86_129/COUT                  td                     0.074      36.316 r      image_process_m0/div_m0/un68_temp_a_cry_2/gateop_A2/Cout
                                  net (fanout=1)         0.000      36.316        image_process_m0/div_m0/un68_temp_a_cry_3_Z
                                                         0.074      36.390 r      image_process_m0/div_m0/un68_temp_a_cry_4/gateop_A2/Cout
                                                         0.000      36.390        image_process_m0/div_m0/un68_temp_a_cry_5_Z
CLMS_86_133/COUT                  td                     0.074      36.464 r      image_process_m0/div_m0/un68_temp_a_cry_6/gateop_A2/Cout
                                  net (fanout=1)         0.000      36.464        image_process_m0/div_m0/un68_temp_a_cry_7_Z
                                                         0.074      36.538 r      image_process_m0/div_m0/un68_temp_a_cry_8/gateop_A2/Cout
                                                         0.000      36.538        image_process_m0/div_m0/un68_temp_a_cry_9_Z
CLMS_86_137/COUT                  td                     0.074      36.612 r      image_process_m0/div_m0/un68_temp_a_cry_10/gateop_A2/Cout
                                  net (fanout=1)         0.000      36.612        image_process_m0/div_m0/un68_temp_a_cry_11_Z
                                                         0.074      36.686 r      image_process_m0/div_m0/un68_temp_a_cry_12/gateop_A2/Cout
                                                         0.000      36.686        image_process_m0/div_m0/un68_temp_a_cry_13_Z
CLMS_86_141/COUT                  td                     0.074      36.760 r      image_process_m0/div_m0/un68_temp_a_cry_14/gateop_A2/Cout
                                  net (fanout=1)         0.000      36.760        image_process_m0/div_m0/un68_temp_a_cry_15_Z
                                                         0.074      36.834 r      image_process_m0/div_m0/un68_temp_a_cry_16/gateop_A2/Cout
                                                         0.000      36.834        image_process_m0/div_m0/un68_temp_a_cry_17_Z
CLMS_86_145/COUT                  td                     0.074      36.908 r      image_process_m0/div_m0/un68_temp_a_cry_18/gateop_A2/Cout
                                  net (fanout=1)         0.000      36.908        image_process_m0/div_m0/un68_temp_a_cry_19_Z
                                                         0.074      36.982 r      image_process_m0/div_m0/un68_temp_a_cry_20/gateop_A2/Cout
                                                         0.000      36.982        image_process_m0/div_m0/un68_temp_a_cry_21_Z
CLMS_86_149/COUT                  td                     0.074      37.056 r      image_process_m0/div_m0/un68_temp_a_cry_22/gateop_A2/Cout
                                  net (fanout=1)         0.000      37.056        image_process_m0/div_m0/un68_temp_a_cry_23_Z
                                                         0.074      37.130 r      image_process_m0/div_m0/un68_temp_a_cry_24/gateop_A2/Cout
                                                         0.000      37.130        image_process_m0/div_m0/un68_temp_a_cry_25_Z
CLMS_86_153/COUT                  td                     0.074      37.204 r      image_process_m0/div_m0/un68_temp_a_cry_26/gateop_A2/Cout
                                  net (fanout=1)         0.000      37.204        image_process_m0/div_m0/un68_temp_a_cry_27_Z
                                                         0.074      37.278 r      image_process_m0/div_m0/un68_temp_a_cry_28/gateop_A2/Cout
                                                         0.000      37.278        image_process_m0/div_m0/un68_temp_a_cry_29_Z
CLMS_86_157/COUT                  td                     0.074      37.352 r      image_process_m0/div_m0/un68_temp_a_cry_30/gateop_A2/Cout
                                  net (fanout=1)         0.000      37.352        image_process_m0/div_m0/un68_temp_a_cry_31_Z
                                                         0.074      37.426 r      image_process_m0/div_m0/un68_temp_a_cry_32/gateop_A2/Cout
                                                         0.000      37.426        image_process_m0/div_m0/un68_temp_a_cry_33_Z
CLMS_86_161/Y3                    td                     0.489      37.915 r      image_process_m0/div_m0/un68_temp_a_cry_34/gateop_A2/Y1
                                  net (fanout=1)         0.983      38.898        image_process_m0/div_m0/temp_a_23[3]/n2
CLMA_118_160/Y2                   td                     0.189      39.087 r      image_process_m0/div_m0/temp_a_23[3]/gateop_perm/Z
                                  net (fanout=5)         1.634      40.721        image_process_m0/div_m0/temp_a_29[5]/n0
                                                         0.479      41.200 r      image_process_m0/div_m0/_l7.un1_a_cry_3/gateop_A2/Cout
                                                         0.000      41.200        image_process_m0/div_m0/un1_a_cry_4_6
CLMA_146_192/COUT                 td                     0.074      41.274 r      image_process_m0/div_m0/_l7.un1_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      41.274        image_process_m0/div_m0/un1_a_cry_6_6
                                                         0.074      41.348 r      image_process_m0/div_m0/_l7.un1_a_cry_7/gateop_A2/Cout
                                                         0.000      41.348        image_process_m0/div_m0/un1_a_cry_8_6
CLMA_146_196/COUT                 td                     0.074      41.422 r      image_process_m0/div_m0/_l7.un1_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      41.422        image_process_m0/div_m0/un1_a_cry_10_6
                                                         0.074      41.496 r      image_process_m0/div_m0/_l7.un1_a_cry_11/gateop_A2/Cout
                                                         0.000      41.496        image_process_m0/div_m0/un1_a_cry_12_6
CLMA_146_200/COUT                 td                     0.074      41.570 r      image_process_m0/div_m0/_l7.un1_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      41.570        image_process_m0/div_m0/un1_a_cry_14_6
                                                         0.074      41.644 r      image_process_m0/div_m0/_l7.un1_a_cry_15/gateop_A2/Cout
                                                         0.000      41.644        image_process_m0/div_m0/un1_a_cry_16_6
CLMA_146_204/Y3                   td                     0.489      42.133 r      image_process_m0/div_m0/_l7.un1_a_cry_17/gateop_A2/Y1
                                  net (fanout=26)        2.045      44.178        n148              
CLMS_114_141/Y2                   td                     0.353      44.531 r      image_process_m0/div_m0/_l8.un1_a_cry_3_cco/gateop_perm/Z
                                  net (fanout=1)         0.868      45.399        image_process_m0/div_m0/un1_a_cry_3_cco
                                                         0.585      45.984 r      image_process_m0/div_m0/_l8.un1_a_cry_3/gateop_A2/Cout
                                                         0.000      45.984        image_process_m0/div_m0/un1_a_cry_4_7
CLMA_118_136/COUT                 td                     0.074      46.058 r      image_process_m0/div_m0/_l8.un1_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      46.058        image_process_m0/div_m0/un1_a_cry_6_7
                                                         0.074      46.132 r      image_process_m0/div_m0/_l8.un1_a_cry_7/gateop_A2/Cout
                                                         0.000      46.132        image_process_m0/div_m0/un1_a_cry_8_7
CLMA_118_140/COUT                 td                     0.074      46.206 r      image_process_m0/div_m0/_l8.un1_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      46.206        image_process_m0/div_m0/un1_a_cry_10_7
                                                         0.074      46.280 r      image_process_m0/div_m0/_l8.un1_a_cry_11/gateop_A2/Cout
                                                         0.000      46.280        image_process_m0/div_m0/un1_a_cry_12_7
CLMA_118_144/COUT                 td                     0.074      46.354 r      image_process_m0/div_m0/_l8.un1_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      46.354        image_process_m0/div_m0/un1_a_cry_14_7
                                                         0.074      46.428 r      image_process_m0/div_m0/_l8.un1_a_cry_15/gateop_A2/Cout
                                                         0.000      46.428        image_process_m0/div_m0/un1_a_cry_16_7
CLMA_118_148/Y3                   td                     0.489      46.917 r      image_process_m0/div_m0/_l8.un1_a_cry_17/gateop_A2/Y1
                                  net (fanout=10)        1.128      48.045        n149              
CLMA_130_161/Y1                   td                     0.181      48.226 r      image_process_m0/div_m0/temp_a_29[3]/gateop_perm/Z
                                  net (fanout=4)         1.202      49.428        image_process_m0/div_m0/temp_a_29[3]/n5
                                                         0.479      49.907 r      image_process_m0/div_m0/_l9.un1_a_cry_3/gateop_A2/Cout
                                                         0.000      49.907        image_process_m0/div_m0/un1_a_cry_4_8
CLMA_114_140/COUT                 td                     0.074      49.981 r      image_process_m0/div_m0/_l9.un1_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      49.981        image_process_m0/div_m0/un1_a_cry_6_8
                                                         0.074      50.055 r      image_process_m0/div_m0/_l9.un1_a_cry_7/gateop_A2/Cout
                                                         0.000      50.055        image_process_m0/div_m0/un1_a_cry_8_8
CLMA_114_144/COUT                 td                     0.074      50.129 r      image_process_m0/div_m0/_l9.un1_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      50.129        image_process_m0/div_m0/un1_a_cry_10_8
                                                         0.074      50.203 r      image_process_m0/div_m0/_l9.un1_a_cry_11/gateop_A2/Cout
                                                         0.000      50.203        image_process_m0/div_m0/un1_a_cry_12_8
CLMA_114_148/COUT                 td                     0.074      50.277 r      image_process_m0/div_m0/_l9.un1_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      50.277        image_process_m0/div_m0/un1_a_cry_14_8
                                                         0.074      50.351 r      image_process_m0/div_m0/_l9.un1_a_cry_15/gateop_A2/Cout
                                                         0.000      50.351        image_process_m0/div_m0/un1_a_cry_16_8
CLMA_114_152/Y3                   td                     0.489      50.840 r      image_process_m0/div_m0/_l9.un1_a_cry_17/gateop_A2/Y1
                                  net (fanout=74)        1.481      52.321        n150              
CLMA_102_192/Y0                   td                     0.482      52.803 r      image_process_m0/div_m0/temp_a_32[37]/gateop_perm/Z
                                  net (fanout=4)         1.622      54.425        image_process_m0/div_m0/temp_a_35[38]/n0
                                                         0.446      54.871 r      image_process_m0/div_m0/un108_temp_a_cry_7/gateop_A2/Cout
                                                         0.000      54.871        image_process_m0/div_m0/un108_temp_a_cry_8_Z
CLMA_134_204/COUT                 td                     0.074      54.945 r      image_process_m0/div_m0/un108_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      54.945        image_process_m0/div_m0/un108_temp_a_cry_10_Z
                                                         0.074      55.019 r      image_process_m0/div_m0/un108_temp_a_cry_11_0/gateop_A2/Cout
                                                         0.000      55.019        image_process_m0/div_m0/un108_temp_a_cry_12_Z
CLMA_134_208/COUT                 td                     0.074      55.093 r      image_process_m0/div_m0/un108_temp_a_cry_13_0/gateop_A2/Cout
                                  net (fanout=1)         0.000      55.093        image_process_m0/div_m0/un108_temp_a_cry_14_Z
                                                         0.074      55.167 r      image_process_m0/div_m0/un108_temp_a_cry_15_0/gateop_A2/Cout
                                                         0.000      55.167        image_process_m0/div_m0/un108_temp_a_cry_16_Z
CLMA_134_212/COUT                 td                     0.074      55.241 r      image_process_m0/div_m0/un108_temp_a_cry_17_0/gateop_A2/Cout
                                  net (fanout=1)         0.000      55.241        image_process_m0/div_m0/un108_temp_a_cry_18_Z
                                                         0.074      55.315 r      image_process_m0/div_m0/un108_temp_a_cry_19_0/gateop_A2/Cout
                                                         0.000      55.315        image_process_m0/div_m0/un108_temp_a_cry_20
CLMA_134_216/COUT                 td                     0.074      55.389 r      image_process_m0/div_m0/un108_temp_a_cry_21_0/gateop_A2/Cout
                                  net (fanout=1)         0.000      55.389        image_process_m0/div_m0/un108_temp_a_cry_22
                                                         0.074      55.463 r      image_process_m0/div_m0/un108_temp_a_cry_23_0/gateop_A2/Cout
                                                         0.000      55.463        image_process_m0/div_m0/un108_temp_a_cry_24
CLMA_134_220/COUT                 td                     0.074      55.537 r      image_process_m0/div_m0/un108_temp_a_cry_25_0/gateop_A2/Cout
                                  net (fanout=1)         0.000      55.537        image_process_m0/div_m0/un108_temp_a_cry_26
CLMA_134_224/Y0                   td                     0.239      55.776 r      image_process_m0/div_m0/un108_temp_a_cry_27_0/gateop_A2/Y0
                                  net (fanout=2)         3.037      58.813        image_process_m0/div_m0/temp_a_35[58]/n0
CLMA_118_248/Y1                   td                     0.358      59.171 r      image_process_m0/div_m0/temp_a_35[58]/gateop_perm/Z
                                  net (fanout=3)         0.627      59.798        image_process_m0/div_m0/temp_a_38[59]/n0
                                                         0.479      60.277 r      image_process_m0/div_m0/_l11.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000      60.277        image_process_m0/div_m0/un1_temp_a_cry_28_20
CLMS_134_253/COUT                 td                     0.074      60.351 r      image_process_m0/div_m0/_l11.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000      60.351        image_process_m0/div_m0/un1_temp_a_cry_30_20
CLMS_134_257/Y0                   td                     0.239      60.590 r      image_process_m0/div_m0/_l11.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=54)        3.151      63.741        n152              
CLMS_114_229/Y1                   td                     0.233      63.974 r      image_process_m0/div_m0/_l12.un1_temp_a_cry_15_cco/gateop_perm/Z
                                  net (fanout=1)         1.317      65.291        image_process_m0/div_m0/un1_temp_a_cry_15_cco_4
                                                         0.585      65.876 r      image_process_m0/div_m0/_l12.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000      65.876        image_process_m0/div_m0/un1_temp_a_cry_16_4
CLMA_146_232/COUT                 td                     0.074      65.950 r      image_process_m0/div_m0/_l12.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000      65.950        image_process_m0/div_m0/un1_temp_a_cry_18_4
                                                         0.074      66.024 r      image_process_m0/div_m0/_l12.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000      66.024        image_process_m0/div_m0/un1_temp_a_cry_20_4
CLMA_146_236/COUT                 td                     0.074      66.098 r      image_process_m0/div_m0/_l12.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000      66.098        image_process_m0/div_m0/un1_temp_a_cry_22_4
                                                         0.074      66.172 r      image_process_m0/div_m0/_l12.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000      66.172        image_process_m0/div_m0/un1_temp_a_cry_24_4
CLMA_146_240/COUT                 td                     0.074      66.246 r      image_process_m0/div_m0/_l12.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000      66.246        image_process_m0/div_m0/un1_temp_a_cry_26_4
                                                         0.074      66.320 r      image_process_m0/div_m0/_l12.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000      66.320        image_process_m0/div_m0/un1_temp_a_cry_28_4
CLMA_146_244/COUT                 td                     0.074      66.394 r      image_process_m0/div_m0/_l12.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000      66.394        image_process_m0/div_m0/un1_temp_a_cry_30_4
CLMA_146_248/Y0                   td                     0.239      66.633 r      image_process_m0/div_m0/_l12.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=49)        1.414      68.047        n153              
CLMA_114_216/Y3                   td                     0.356      68.403 r      image_process_m0/div_m0/temp_a_41[39]/gateop_perm/Z
                                  net (fanout=4)         1.343      69.746        image_process_m0/div_m0/temp_a_44[40]/n0
CLMS_142_225/COUT                 td                     0.531      70.277 r      image_process_m0/div_m0/_l13.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      70.277        image_process_m0/div_m0/un1_temp_a_cry_10_5
                                                         0.074      70.351 r      image_process_m0/div_m0/_l13.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000      70.351        image_process_m0/div_m0/un1_temp_a_cry_12_5
CLMS_142_229/COUT                 td                     0.074      70.425 r      image_process_m0/div_m0/_l13.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      70.425        image_process_m0/div_m0/un1_temp_a_cry_14_5
                                                         0.074      70.499 r      image_process_m0/div_m0/_l13.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000      70.499        image_process_m0/div_m0/un1_temp_a_cry_16_5
CLMS_142_233/COUT                 td                     0.074      70.573 r      image_process_m0/div_m0/_l13.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000      70.573        image_process_m0/div_m0/un1_temp_a_cry_18_5
                                                         0.074      70.647 r      image_process_m0/div_m0/_l13.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000      70.647        image_process_m0/div_m0/un1_temp_a_cry_20_5
CLMS_142_237/COUT                 td                     0.074      70.721 r      image_process_m0/div_m0/_l13.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000      70.721        image_process_m0/div_m0/un1_temp_a_cry_22_5
                                                         0.074      70.795 r      image_process_m0/div_m0/_l13.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000      70.795        image_process_m0/div_m0/un1_temp_a_cry_24_5
CLMS_142_241/COUT                 td                     0.074      70.869 r      image_process_m0/div_m0/_l13.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000      70.869        image_process_m0/div_m0/un1_temp_a_cry_26_5
                                                         0.074      70.943 r      image_process_m0/div_m0/_l13.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000      70.943        image_process_m0/div_m0/un1_temp_a_cry_28_5
CLMS_142_245/COUT                 td                     0.074      71.017 r      image_process_m0/div_m0/_l13.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000      71.017        image_process_m0/div_m0/un1_temp_a_cry_30_5
CLMS_142_249/Y0                   td                     0.239      71.256 r      image_process_m0/div_m0/_l13.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=47)        1.476      72.732        n154              
CLMA_118_216/Y1                   td                     0.494      73.226 r      image_process_m0/div_m0/temp_a_44[37]/gateop/Z
                                  net (fanout=4)         1.723      74.949        image_process_m0/div_m0/temp_a_47[38]/n0
                                                         0.585      75.534 r      image_process_m0/div_m0/_l14.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000      75.534        image_process_m0/div_m0/un1_temp_a_cry_8_6
CLMA_126_224/COUT                 td                     0.074      75.608 r      image_process_m0/div_m0/_l14.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      75.608        image_process_m0/div_m0/un1_temp_a_cry_10_6
                                                         0.074      75.682 r      image_process_m0/div_m0/_l14.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000      75.682        image_process_m0/div_m0/un1_temp_a_cry_12_6
CLMA_126_228/COUT                 td                     0.074      75.756 r      image_process_m0/div_m0/_l14.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      75.756        image_process_m0/div_m0/un1_temp_a_cry_14_6
                                                         0.074      75.830 r      image_process_m0/div_m0/_l14.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000      75.830        image_process_m0/div_m0/un1_temp_a_cry_16_6
CLMA_126_232/COUT                 td                     0.074      75.904 r      image_process_m0/div_m0/_l14.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000      75.904        image_process_m0/div_m0/un1_temp_a_cry_18_6
                                                         0.074      75.978 r      image_process_m0/div_m0/_l14.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000      75.978        image_process_m0/div_m0/un1_temp_a_cry_20_6
CLMA_126_236/COUT                 td                     0.074      76.052 r      image_process_m0/div_m0/_l14.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000      76.052        image_process_m0/div_m0/un1_temp_a_cry_22_6
                                                         0.074      76.126 r      image_process_m0/div_m0/_l14.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000      76.126        image_process_m0/div_m0/un1_temp_a_cry_24_6
CLMA_126_240/COUT                 td                     0.074      76.200 r      image_process_m0/div_m0/_l14.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000      76.200        image_process_m0/div_m0/un1_temp_a_cry_26_6
                                                         0.074      76.274 r      image_process_m0/div_m0/_l14.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000      76.274        image_process_m0/div_m0/un1_temp_a_cry_28_6
CLMA_126_244/COUT                 td                     0.074      76.348 r      image_process_m0/div_m0/_l14.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000      76.348        image_process_m0/div_m0/un1_temp_a_cry_30_6
CLMA_126_248/Y0                   td                     0.239      76.587 r      image_process_m0/div_m0/_l14.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=45)        1.689      78.276        n155              
CLMA_134_188/Y0                   td                     0.187      78.463 r      image_process_m0/div_m0/temp_a_47[35]/gateop_perm/Z
                                  net (fanout=4)         1.083      79.546        image_process_m0/div_m0/temp_a_50[36]/n0
CLMS_114_197/COUT                 td                     0.531      80.077 r      image_process_m0/div_m0/_l15.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      80.077        image_process_m0/div_m0/un1_temp_a_cry_6_7
                                                         0.074      80.151 r      image_process_m0/div_m0/_l15.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000      80.151        image_process_m0/div_m0/un1_temp_a_cry_8_7
CLMS_114_201/COUT                 td                     0.074      80.225 r      image_process_m0/div_m0/_l15.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      80.225        image_process_m0/div_m0/un1_temp_a_cry_10_7
                                                         0.074      80.299 r      image_process_m0/div_m0/_l15.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000      80.299        image_process_m0/div_m0/un1_temp_a_cry_12_7
CLMS_114_205/COUT                 td                     0.074      80.373 r      image_process_m0/div_m0/_l15.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      80.373        image_process_m0/div_m0/un1_temp_a_cry_14_7
                                                         0.074      80.447 r      image_process_m0/div_m0/_l15.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000      80.447        image_process_m0/div_m0/un1_temp_a_cry_16_7
CLMS_114_209/COUT                 td                     0.074      80.521 r      image_process_m0/div_m0/_l15.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000      80.521        image_process_m0/div_m0/un1_temp_a_cry_18_7
                                                         0.074      80.595 r      image_process_m0/div_m0/_l15.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000      80.595        image_process_m0/div_m0/un1_temp_a_cry_20_7
CLMS_114_213/COUT                 td                     0.074      80.669 r      image_process_m0/div_m0/_l15.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000      80.669        image_process_m0/div_m0/un1_temp_a_cry_22_7
                                                         0.074      80.743 r      image_process_m0/div_m0/_l15.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000      80.743        image_process_m0/div_m0/un1_temp_a_cry_24_7
CLMS_114_217/COUT                 td                     0.074      80.817 r      image_process_m0/div_m0/_l15.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000      80.817        image_process_m0/div_m0/un1_temp_a_cry_26_7
                                                         0.074      80.891 r      image_process_m0/div_m0/_l15.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000      80.891        image_process_m0/div_m0/un1_temp_a_cry_28_7
CLMS_114_221/COUT                 td                     0.074      80.965 r      image_process_m0/div_m0/_l15.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000      80.965        image_process_m0/div_m0/un1_temp_a_cry_30_7
CLMS_114_225/Y0                   td                     0.239      81.204 r      image_process_m0/div_m0/_l15.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=43)        1.641      82.845        n156              
CLMA_118_189/Y1                   td                     0.491      83.336 r      image_process_m0/div_m0/temp_a_50[43]/gateop_perm/Z
                                  net (fanout=4)         0.903      84.239        image_process_m0/div_m0/temp_a_53[44]/n0
CLMA_114_168/COUT                 td                     0.531      84.770 r      image_process_m0/div_m0/_l16.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      84.770        image_process_m0/div_m0/un1_temp_a_cry_14_8
                                                         0.074      84.844 r      image_process_m0/div_m0/_l16.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000      84.844        image_process_m0/div_m0/un1_temp_a_cry_16_8
CLMA_114_172/COUT                 td                     0.074      84.918 r      image_process_m0/div_m0/_l16.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000      84.918        image_process_m0/div_m0/un1_temp_a_cry_18_8
                                                         0.074      84.992 r      image_process_m0/div_m0/_l16.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000      84.992        image_process_m0/div_m0/un1_temp_a_cry_20_8
CLMA_114_176/COUT                 td                     0.074      85.066 r      image_process_m0/div_m0/_l16.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000      85.066        image_process_m0/div_m0/un1_temp_a_cry_22_8
                                                         0.074      85.140 r      image_process_m0/div_m0/_l16.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000      85.140        image_process_m0/div_m0/un1_temp_a_cry_24_8
CLMA_114_180/COUT                 td                     0.074      85.214 r      image_process_m0/div_m0/_l16.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000      85.214        image_process_m0/div_m0/un1_temp_a_cry_26_8
                                                         0.074      85.288 r      image_process_m0/div_m0/_l16.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000      85.288        image_process_m0/div_m0/un1_temp_a_cry_28_8
CLMA_114_188/COUT                 td                     0.074      85.362 r      image_process_m0/div_m0/_l16.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000      85.362        image_process_m0/div_m0/un1_temp_a_cry_30_8
CLMA_114_192/Y0                   td                     0.239      85.601 r      image_process_m0/div_m0/_l16.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=45)        1.212      86.813        n157              
CLMA_106_153/Y1                   td                     0.233      87.046 r      image_process_m0/div_m0/temp_a_53[32]/gateop_perm/Z
                                  net (fanout=4)         1.606      88.652        image_process_m0/div_m0/temp_a_56[33]/n0
CLMA_86_140/COUT                  td                     0.533      89.185 r      image_process_m0/div_m0/_l17.un1_temp_a_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000      89.185        image_process_m0/div_m0/un1_temp_a_cry_2_9
                                                         0.074      89.259 r      image_process_m0/div_m0/_l17.un1_temp_a_cry_3/gateop_A2/Cout
                                                         0.000      89.259        image_process_m0/div_m0/un1_temp_a_cry_4_9
CLMA_86_144/COUT                  td                     0.074      89.333 r      image_process_m0/div_m0/_l17.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      89.333        image_process_m0/div_m0/un1_temp_a_cry_6_9
                                                         0.074      89.407 r      image_process_m0/div_m0/_l17.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000      89.407        image_process_m0/div_m0/un1_temp_a_cry_8_9
CLMA_86_148/COUT                  td                     0.074      89.481 r      image_process_m0/div_m0/_l17.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      89.481        image_process_m0/div_m0/un1_temp_a_cry_10_9
                                                         0.074      89.555 r      image_process_m0/div_m0/_l17.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000      89.555        image_process_m0/div_m0/un1_temp_a_cry_12_9
CLMA_86_152/COUT                  td                     0.074      89.629 r      image_process_m0/div_m0/_l17.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      89.629        image_process_m0/div_m0/un1_temp_a_cry_14_9
                                                         0.074      89.703 r      image_process_m0/div_m0/_l17.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000      89.703        image_process_m0/div_m0/un1_temp_a_cry_16_9
CLMA_86_156/COUT                  td                     0.074      89.777 r      image_process_m0/div_m0/_l17.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000      89.777        image_process_m0/div_m0/un1_temp_a_cry_18_9
                                                         0.074      89.851 r      image_process_m0/div_m0/_l17.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000      89.851        image_process_m0/div_m0/un1_temp_a_cry_20_9
CLMA_86_160/COUT                  td                     0.074      89.925 r      image_process_m0/div_m0/_l17.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000      89.925        image_process_m0/div_m0/un1_temp_a_cry_22_9
                                                         0.074      89.999 r      image_process_m0/div_m0/_l17.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000      89.999        image_process_m0/div_m0/un1_temp_a_cry_24_9
CLMA_86_164/COUT                  td                     0.074      90.073 r      image_process_m0/div_m0/_l17.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000      90.073        image_process_m0/div_m0/un1_temp_a_cry_26_9
                                                         0.074      90.147 r      image_process_m0/div_m0/_l17.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000      90.147        image_process_m0/div_m0/un1_temp_a_cry_28_9
CLMA_86_168/COUT                  td                     0.074      90.221 r      image_process_m0/div_m0/_l17.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000      90.221        image_process_m0/div_m0/un1_temp_a_cry_30_9
CLMA_86_172/Y0                    td                     0.239      90.460 r      image_process_m0/div_m0/_l17.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=43)        1.074      91.534        n158              
CLMA_82_148/Y0                    td                     0.248      91.782 r      image_process_m0/div_m0/temp_a_56[32]/gateop_perm/Z
                                  net (fanout=4)         0.764      92.546        image_process_m0/div_m0/temp_a_59[33]/n0
CLMA_90_137/COUT                  td                     0.533      93.079 r      image_process_m0/div_m0/_l18.un1_temp_a_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000      93.079        image_process_m0/div_m0/un1_temp_a_cry_2_10
                                                         0.074      93.153 r      image_process_m0/div_m0/_l18.un1_temp_a_cry_3/gateop_A2/Cout
                                                         0.000      93.153        image_process_m0/div_m0/un1_temp_a_cry_4_10
CLMA_90_141/COUT                  td                     0.074      93.227 r      image_process_m0/div_m0/_l18.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      93.227        image_process_m0/div_m0/un1_temp_a_cry_6_10
                                                         0.074      93.301 r      image_process_m0/div_m0/_l18.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000      93.301        image_process_m0/div_m0/un1_temp_a_cry_8_10
CLMA_90_145/COUT                  td                     0.074      93.375 r      image_process_m0/div_m0/_l18.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      93.375        image_process_m0/div_m0/un1_temp_a_cry_10_10
                                                         0.074      93.449 r      image_process_m0/div_m0/_l18.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000      93.449        image_process_m0/div_m0/un1_temp_a_cry_12_10
CLMA_90_149/COUT                  td                     0.074      93.523 r      image_process_m0/div_m0/_l18.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      93.523        image_process_m0/div_m0/un1_temp_a_cry_14_10
                                                         0.074      93.597 r      image_process_m0/div_m0/_l18.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000      93.597        image_process_m0/div_m0/un1_temp_a_cry_16_10
CLMA_90_153/COUT                  td                     0.074      93.671 r      image_process_m0/div_m0/_l18.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000      93.671        image_process_m0/div_m0/un1_temp_a_cry_18_10
                                                         0.074      93.745 r      image_process_m0/div_m0/_l18.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000      93.745        image_process_m0/div_m0/un1_temp_a_cry_20_10
CLMA_90_157/COUT                  td                     0.074      93.819 r      image_process_m0/div_m0/_l18.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000      93.819        image_process_m0/div_m0/un1_temp_a_cry_22_10
                                                         0.074      93.893 r      image_process_m0/div_m0/_l18.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000      93.893        image_process_m0/div_m0/un1_temp_a_cry_24_10
CLMA_90_161/COUT                  td                     0.074      93.967 r      image_process_m0/div_m0/_l18.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000      93.967        image_process_m0/div_m0/un1_temp_a_cry_26_10
                                                         0.074      94.041 r      image_process_m0/div_m0/_l18.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000      94.041        image_process_m0/div_m0/un1_temp_a_cry_28_10
CLMA_90_165/COUT                  td                     0.074      94.115 r      image_process_m0/div_m0/_l18.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000      94.115        image_process_m0/div_m0/un1_temp_a_cry_30_10
CLMA_90_169/Y0                    td                     0.239      94.354 r      image_process_m0/div_m0/_l18.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=45)        1.099      95.453        n159              
CLMA_106_136/Y0                   td                     0.248      95.701 r      image_process_m0/div_m0/temp_a_59[34]/gateop_perm/Z
                                  net (fanout=4)         1.275      96.976        image_process_m0/div_m0/temp_a_62[35]/n0
                                                         0.479      97.455 r      image_process_m0/div_m0/_l19.un1_temp_a_cry_3/gateop_A2/Cout
                                                         0.000      97.455        image_process_m0/div_m0/un1_temp_a_cry_4_11
CLMA_70_140/COUT                  td                     0.074      97.529 r      image_process_m0/div_m0/_l19.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      97.529        image_process_m0/div_m0/un1_temp_a_cry_6_11
                                                         0.074      97.603 r      image_process_m0/div_m0/_l19.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000      97.603        image_process_m0/div_m0/un1_temp_a_cry_8_11
CLMA_70_144/COUT                  td                     0.074      97.677 r      image_process_m0/div_m0/_l19.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      97.677        image_process_m0/div_m0/un1_temp_a_cry_10_11
                                                         0.074      97.751 r      image_process_m0/div_m0/_l19.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000      97.751        image_process_m0/div_m0/un1_temp_a_cry_12_11
CLMA_70_148/COUT                  td                     0.074      97.825 r      image_process_m0/div_m0/_l19.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      97.825        image_process_m0/div_m0/un1_temp_a_cry_14_11
                                                         0.074      97.899 r      image_process_m0/div_m0/_l19.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000      97.899        image_process_m0/div_m0/un1_temp_a_cry_16_11
CLMA_70_152/COUT                  td                     0.074      97.973 r      image_process_m0/div_m0/_l19.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000      97.973        image_process_m0/div_m0/un1_temp_a_cry_18_11
                                                         0.074      98.047 r      image_process_m0/div_m0/_l19.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000      98.047        image_process_m0/div_m0/un1_temp_a_cry_20_11
CLMA_70_156/COUT                  td                     0.074      98.121 r      image_process_m0/div_m0/_l19.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000      98.121        image_process_m0/div_m0/un1_temp_a_cry_22_11
                                                         0.074      98.195 r      image_process_m0/div_m0/_l19.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000      98.195        image_process_m0/div_m0/un1_temp_a_cry_24_11
CLMA_70_160/COUT                  td                     0.074      98.269 r      image_process_m0/div_m0/_l19.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000      98.269        image_process_m0/div_m0/un1_temp_a_cry_26_11
                                                         0.074      98.343 r      image_process_m0/div_m0/_l19.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000      98.343        image_process_m0/div_m0/un1_temp_a_cry_28_11
CLMA_70_164/COUT                  td                     0.074      98.417 r      image_process_m0/div_m0/_l19.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000      98.417        image_process_m0/div_m0/un1_temp_a_cry_30_11
CLMA_70_168/Y0                    td                     0.239      98.656 r      image_process_m0/div_m0/_l19.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=45)        0.735      99.391        n160              
CLMA_78_160/Y0                    td                     0.248      99.639 r      image_process_m0/div_m0/temp_a_62[37]/gateop_perm/Z
                                  net (fanout=5)         1.852     101.491        image_process_m0/div_m0/temp_a_65[38]/n0
                                                         0.585     102.076 r      image_process_m0/div_m0/_l20.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000     102.076        image_process_m0/div_m0/un1_temp_a_cry_8_12
CLMA_26_160/COUT                  td                     0.074     102.150 r      image_process_m0/div_m0/_l20.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000     102.150        image_process_m0/div_m0/un1_temp_a_cry_10_12
                                                         0.074     102.224 r      image_process_m0/div_m0/_l20.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000     102.224        image_process_m0/div_m0/un1_temp_a_cry_12_12
CLMA_26_164/COUT                  td                     0.074     102.298 r      image_process_m0/div_m0/_l20.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000     102.298        image_process_m0/div_m0/un1_temp_a_cry_14_12
                                                         0.074     102.372 r      image_process_m0/div_m0/_l20.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000     102.372        image_process_m0/div_m0/un1_temp_a_cry_16_12
CLMA_26_168/COUT                  td                     0.074     102.446 r      image_process_m0/div_m0/_l20.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000     102.446        image_process_m0/div_m0/un1_temp_a_cry_18_12
                                                         0.074     102.520 r      image_process_m0/div_m0/_l20.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000     102.520        image_process_m0/div_m0/un1_temp_a_cry_20_12
CLMA_26_172/COUT                  td                     0.074     102.594 r      image_process_m0/div_m0/_l20.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     102.594        image_process_m0/div_m0/un1_temp_a_cry_22_12
                                                         0.074     102.668 r      image_process_m0/div_m0/_l20.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     102.668        image_process_m0/div_m0/un1_temp_a_cry_24_12
CLMA_26_176/COUT                  td                     0.074     102.742 r      image_process_m0/div_m0/_l20.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     102.742        image_process_m0/div_m0/un1_temp_a_cry_26_12
                                                         0.074     102.816 r      image_process_m0/div_m0/_l20.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     102.816        image_process_m0/div_m0/un1_temp_a_cry_28_12
CLMA_26_180/COUT                  td                     0.074     102.890 r      image_process_m0/div_m0/_l20.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     102.890        image_process_m0/div_m0/un1_temp_a_cry_30_12
CLMA_26_188/Y0                    td                     0.239     103.129 r      image_process_m0/div_m0/_l20.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=54)        1.268     104.397        n161              
CLMS_54_157/Y0                    td                     0.248     104.645 r      image_process_m0/div_m0/temp_a_65[33]/gateop_perm/Z
                                  net (fanout=4)         0.853     105.498        image_process_m0/div_m0/temp_a_68[34]/n0
                                                         0.446     105.944 r      image_process_m0/div_m0/un218_temp_a_cry_3/gateop_A2/Cout
                                                         0.000     105.944        image_process_m0/div_m0/un218_temp_a_cry_4_Z
CLMA_54_168/COUT                  td                     0.074     106.018 r      image_process_m0/div_m0/un218_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000     106.018        image_process_m0/div_m0/un218_temp_a_cry_6_Z
                                                         0.074     106.092 r      image_process_m0/div_m0/un218_temp_a_cry_7/gateop_A2/Cout
                                                         0.000     106.092        image_process_m0/div_m0/un218_temp_a_cry_8_Z
CLMA_54_172/COUT                  td                     0.074     106.166 r      image_process_m0/div_m0/un218_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000     106.166        image_process_m0/div_m0/un218_temp_a_cry_10_Z
                                                         0.074     106.240 r      image_process_m0/div_m0/un218_temp_a_cry_11/gateop_A2/Cout
                                                         0.000     106.240        image_process_m0/div_m0/un218_temp_a_cry_12_Z
CLMA_54_176/COUT                  td                     0.074     106.314 r      image_process_m0/div_m0/un218_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000     106.314        image_process_m0/div_m0/un218_temp_a_cry_14_Z
                                                         0.074     106.388 r      image_process_m0/div_m0/un218_temp_a_cry_15/gateop_A2/Cout
                                                         0.000     106.388        image_process_m0/div_m0/un218_temp_a_cry_16_Z
CLMA_54_180/COUT                  td                     0.074     106.462 r      image_process_m0/div_m0/un218_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000     106.462        image_process_m0/div_m0/un218_temp_a_cry_18_Z
                                                         0.074     106.536 r      image_process_m0/div_m0/un218_temp_a_cry_19/gateop_A2/Cout
                                                         0.000     106.536        image_process_m0/div_m0/un218_temp_a_cry_20_Z
CLMA_54_188/COUT                  td                     0.074     106.610 r      image_process_m0/div_m0/un218_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     106.610        image_process_m0/div_m0/un218_temp_a_cry_22_Z
                                                         0.074     106.684 r      image_process_m0/div_m0/un218_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     106.684        image_process_m0/div_m0/un218_temp_a_cry_24_Z
CLMA_54_192/COUT                  td                     0.074     106.758 r      image_process_m0/div_m0/un218_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     106.758        image_process_m0/div_m0/un218_temp_a_cry_26_Z
CLMA_54_196/Y1                    td                     0.349     107.107 r      image_process_m0/div_m0/un218_temp_a_cry_27/gateop_A2/Y1
                                  net (fanout=2)         1.849     108.956        image_process_m0/div_m0/temp_a_68[59]/n1
CLMA_50_208/Y0                    td                     0.187     109.143 r      image_process_m0/div_m0/temp_a_68[59]/gateop_perm/Z
                                  net (fanout=2)         1.421     110.564        image_process_m0/div_m0/temp_a_71[60]/n0
CLMA_38_204/COUT                  td                     0.531     111.095 r      image_process_m0/div_m0/_l22.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     111.095        image_process_m0/div_m0/un1_temp_a_cry_30_14
CLMA_38_208/Y0                    td                     0.239     111.334 r      image_process_m0/div_m0/_l22.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=47)        1.792     113.126        n163              
CLMA_38_164/Y0                    td                     0.248     113.374 r      image_process_m0/div_m0/temp_a_71[33]/gateop_perm/Z
                                  net (fanout=4)         0.848     114.222        image_process_m0/div_m0/temp_a_74[34]/n0
                                                         0.585     114.807 r      image_process_m0/div_m0/_l23.un1_temp_a_cry_3/gateop_A2/Cout
                                                         0.000     114.807        image_process_m0/div_m0/un1_temp_a_cry_4_15
CLMS_38_177/COUT                  td                     0.074     114.881 r      image_process_m0/div_m0/_l23.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000     114.881        image_process_m0/div_m0/un1_temp_a_cry_6_15
                                                         0.074     114.955 r      image_process_m0/div_m0/_l23.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000     114.955        image_process_m0/div_m0/un1_temp_a_cry_8_15
CLMS_38_181/COUT                  td                     0.074     115.029 r      image_process_m0/div_m0/_l23.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000     115.029        image_process_m0/div_m0/un1_temp_a_cry_10_15
                                                         0.074     115.103 r      image_process_m0/div_m0/_l23.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000     115.103        image_process_m0/div_m0/un1_temp_a_cry_12_15
CLMS_38_189/COUT                  td                     0.074     115.177 r      image_process_m0/div_m0/_l23.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000     115.177        image_process_m0/div_m0/un1_temp_a_cry_14_15
                                                         0.074     115.251 r      image_process_m0/div_m0/_l23.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000     115.251        image_process_m0/div_m0/un1_temp_a_cry_16_15
CLMS_38_193/COUT                  td                     0.074     115.325 r      image_process_m0/div_m0/_l23.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000     115.325        image_process_m0/div_m0/un1_temp_a_cry_18_15
                                                         0.074     115.399 r      image_process_m0/div_m0/_l23.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000     115.399        image_process_m0/div_m0/un1_temp_a_cry_20_15
CLMS_38_197/COUT                  td                     0.074     115.473 r      image_process_m0/div_m0/_l23.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     115.473        image_process_m0/div_m0/un1_temp_a_cry_22_15
                                                         0.074     115.547 r      image_process_m0/div_m0/_l23.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     115.547        image_process_m0/div_m0/un1_temp_a_cry_24_15
CLMS_38_201/COUT                  td                     0.074     115.621 r      image_process_m0/div_m0/_l23.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     115.621        image_process_m0/div_m0/un1_temp_a_cry_26_15
                                                         0.074     115.695 r      image_process_m0/div_m0/_l23.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     115.695        image_process_m0/div_m0/un1_temp_a_cry_28_15
CLMS_38_205/COUT                  td                     0.074     115.769 r      image_process_m0/div_m0/_l23.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     115.769        image_process_m0/div_m0/un1_temp_a_cry_30_15
CLMS_38_209/Y0                    td                     0.239     116.008 r      image_process_m0/div_m0/_l23.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=45)        1.237     117.245        n164              
CLMS_26_161/Y2                    td                     0.485     117.730 r      image_process_m0/div_m0/temp_a_74[34]/gateop_perm/Z
                                  net (fanout=4)         0.861     118.591        image_process_m0/div_m0/temp_a_77[35]/n0
                                                         0.479     119.070 r      image_process_m0/div_m0/_l24.un1_temp_a_cry_3/gateop_A2/Cout
                                                         0.000     119.070        image_process_m0/div_m0/un1_temp_a_cry_4_16
CLMS_26_173/COUT                  td                     0.074     119.144 r      image_process_m0/div_m0/_l24.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000     119.144        image_process_m0/div_m0/un1_temp_a_cry_6_16
                                                         0.074     119.218 r      image_process_m0/div_m0/_l24.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000     119.218        image_process_m0/div_m0/un1_temp_a_cry_8_16
CLMS_26_177/COUT                  td                     0.074     119.292 r      image_process_m0/div_m0/_l24.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000     119.292        image_process_m0/div_m0/un1_temp_a_cry_10_16
                                                         0.074     119.366 r      image_process_m0/div_m0/_l24.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000     119.366        image_process_m0/div_m0/un1_temp_a_cry_12_16
CLMS_26_181/COUT                  td                     0.074     119.440 r      image_process_m0/div_m0/_l24.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000     119.440        image_process_m0/div_m0/un1_temp_a_cry_14_16
                                                         0.074     119.514 r      image_process_m0/div_m0/_l24.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000     119.514        image_process_m0/div_m0/un1_temp_a_cry_16_16
CLMS_26_189/COUT                  td                     0.074     119.588 r      image_process_m0/div_m0/_l24.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000     119.588        image_process_m0/div_m0/un1_temp_a_cry_18_16
                                                         0.074     119.662 r      image_process_m0/div_m0/_l24.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000     119.662        image_process_m0/div_m0/un1_temp_a_cry_20_16
CLMS_26_193/COUT                  td                     0.074     119.736 r      image_process_m0/div_m0/_l24.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     119.736        image_process_m0/div_m0/un1_temp_a_cry_22_16
                                                         0.074     119.810 r      image_process_m0/div_m0/_l24.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     119.810        image_process_m0/div_m0/un1_temp_a_cry_24_16
CLMS_26_197/COUT                  td                     0.074     119.884 r      image_process_m0/div_m0/_l24.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     119.884        image_process_m0/div_m0/un1_temp_a_cry_26_16
                                                         0.074     119.958 r      image_process_m0/div_m0/_l24.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     119.958        image_process_m0/div_m0/un1_temp_a_cry_28_16
CLMS_26_201/COUT                  td                     0.074     120.032 r      image_process_m0/div_m0/_l24.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     120.032        image_process_m0/div_m0/un1_temp_a_cry_30_16
CLMS_26_205/Y0                    td                     0.239     120.271 r      image_process_m0/div_m0/_l24.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=43)        0.604     120.875        n165              
CLMA_22_188/Y0                    td                     0.248     121.123 r      image_process_m0/div_m0/temp_a_77[34]/gateop_perm/Z
                                  net (fanout=4)         1.444     122.567        image_process_m0/div_m0/temp_a_80[35]/n0
                                                         0.479     123.046 r      image_process_m0/div_m0/_l25.un1_temp_a_cry_3/gateop_A2/Cout
                                                         0.000     123.046        image_process_m0/div_m0/un1_temp_a_cry_4_17
CLMA_10_196/COUT                  td                     0.074     123.120 r      image_process_m0/div_m0/_l25.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000     123.120        image_process_m0/div_m0/un1_temp_a_cry_6_17
                                                         0.074     123.194 r      image_process_m0/div_m0/_l25.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000     123.194        image_process_m0/div_m0/un1_temp_a_cry_8_17
CLMA_10_200/COUT                  td                     0.074     123.268 r      image_process_m0/div_m0/_l25.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000     123.268        image_process_m0/div_m0/un1_temp_a_cry_10_17
                                                         0.074     123.342 r      image_process_m0/div_m0/_l25.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000     123.342        image_process_m0/div_m0/un1_temp_a_cry_12_17
CLMA_10_204/COUT                  td                     0.074     123.416 r      image_process_m0/div_m0/_l25.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000     123.416        image_process_m0/div_m0/un1_temp_a_cry_14_17
                                                         0.074     123.490 r      image_process_m0/div_m0/_l25.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000     123.490        image_process_m0/div_m0/un1_temp_a_cry_16_17
CLMA_10_208/COUT                  td                     0.074     123.564 r      image_process_m0/div_m0/_l25.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000     123.564        image_process_m0/div_m0/un1_temp_a_cry_18_17
                                                         0.074     123.638 r      image_process_m0/div_m0/_l25.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000     123.638        image_process_m0/div_m0/un1_temp_a_cry_20_17
CLMA_10_212/COUT                  td                     0.074     123.712 r      image_process_m0/div_m0/_l25.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     123.712        image_process_m0/div_m0/un1_temp_a_cry_22_17
                                                         0.074     123.786 r      image_process_m0/div_m0/_l25.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     123.786        image_process_m0/div_m0/un1_temp_a_cry_24_17
CLMA_10_216/COUT                  td                     0.074     123.860 r      image_process_m0/div_m0/_l25.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     123.860        image_process_m0/div_m0/un1_temp_a_cry_26_17
                                                         0.074     123.934 r      image_process_m0/div_m0/_l25.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     123.934        image_process_m0/div_m0/un1_temp_a_cry_28_17
CLMA_10_220/COUT                  td                     0.074     124.008 r      image_process_m0/div_m0/_l25.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     124.008        image_process_m0/div_m0/un1_temp_a_cry_30_17
CLMA_10_224/Y0                    td                     0.239     124.247 r      image_process_m0/div_m0/_l25.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=45)        1.993     126.240        n166              
CLMS_10_189/Y2                    td                     0.250     126.490 r      image_process_m0/div_m0/temp_a_80[34]/gateop_perm/Z
                                  net (fanout=4)         1.072     127.562        image_process_m0/div_m0/temp_a_83[35]/n0
                                                         0.479     128.041 r      image_process_m0/div_m0/_l26.un1_temp_a_cry_3/gateop_A2/Cout
                                                         0.000     128.041        image_process_m0/div_m0/un1_temp_a_cry_4_18
CLMA_26_204/COUT                  td                     0.074     128.115 r      image_process_m0/div_m0/_l26.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000     128.115        image_process_m0/div_m0/un1_temp_a_cry_6_18
                                                         0.074     128.189 r      image_process_m0/div_m0/_l26.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000     128.189        image_process_m0/div_m0/un1_temp_a_cry_8_18
CLMA_26_208/COUT                  td                     0.074     128.263 r      image_process_m0/div_m0/_l26.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000     128.263        image_process_m0/div_m0/un1_temp_a_cry_10_18
                                                         0.074     128.337 r      image_process_m0/div_m0/_l26.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000     128.337        image_process_m0/div_m0/un1_temp_a_cry_12_18
CLMA_26_212/COUT                  td                     0.074     128.411 r      image_process_m0/div_m0/_l26.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000     128.411        image_process_m0/div_m0/un1_temp_a_cry_14_18
                                                         0.074     128.485 r      image_process_m0/div_m0/_l26.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000     128.485        image_process_m0/div_m0/un1_temp_a_cry_16_18
CLMA_26_216/COUT                  td                     0.074     128.559 r      image_process_m0/div_m0/_l26.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000     128.559        image_process_m0/div_m0/un1_temp_a_cry_18_18
                                                         0.074     128.633 r      image_process_m0/div_m0/_l26.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000     128.633        image_process_m0/div_m0/un1_temp_a_cry_20_18
CLMA_26_220/COUT                  td                     0.074     128.707 r      image_process_m0/div_m0/_l26.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     128.707        image_process_m0/div_m0/un1_temp_a_cry_22_18
                                                         0.074     128.781 r      image_process_m0/div_m0/_l26.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     128.781        image_process_m0/div_m0/un1_temp_a_cry_24_18
CLMA_26_224/COUT                  td                     0.074     128.855 r      image_process_m0/div_m0/_l26.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     128.855        image_process_m0/div_m0/un1_temp_a_cry_26_18
                                                         0.074     128.929 r      image_process_m0/div_m0/_l26.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     128.929        image_process_m0/div_m0/un1_temp_a_cry_28_18
CLMA_26_228/COUT                  td                     0.074     129.003 r      image_process_m0/div_m0/_l26.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     129.003        image_process_m0/div_m0/un1_temp_a_cry_30_18
CLMA_26_232/Y0                    td                     0.239     129.242 r      image_process_m0/div_m0/_l26.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=43)        1.608     130.850        n167              
CLMA_22_196/Y0                    td                     0.187     131.037 r      image_process_m0/div_m0/temp_a_83[32]/gateop_perm/Z
                                  net (fanout=4)         1.263     132.300        image_process_m0/div_m0/temp_a_86[33]/n0
CLMA_22_213/COUT                  td                     0.397     132.697 r      image_process_m0/div_m0/un278_temp_a_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000     132.697        image_process_m0/div_m0/un278_temp_a_cry_2_Z
                                                         0.074     132.771 r      image_process_m0/div_m0/un278_temp_a_cry_3/gateop_A2/Cout
                                                         0.000     132.771        image_process_m0/div_m0/un278_temp_a_cry_4_Z
CLMA_22_217/COUT                  td                     0.074     132.845 r      image_process_m0/div_m0/un278_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000     132.845        image_process_m0/div_m0/un278_temp_a_cry_6_Z
                                                         0.074     132.919 r      image_process_m0/div_m0/un278_temp_a_cry_7/gateop_A2/Cout
                                                         0.000     132.919        image_process_m0/div_m0/un278_temp_a_cry_8_Z
CLMA_22_221/COUT                  td                     0.074     132.993 r      image_process_m0/div_m0/un278_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000     132.993        image_process_m0/div_m0/un278_temp_a_cry_10_Z
                                                         0.074     133.067 r      image_process_m0/div_m0/un278_temp_a_cry_11/gateop_A2/Cout
                                                         0.000     133.067        image_process_m0/div_m0/un278_temp_a_cry_12_Z
CLMA_22_225/COUT                  td                     0.074     133.141 r      image_process_m0/div_m0/un278_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000     133.141        image_process_m0/div_m0/un278_temp_a_cry_14_Z
                                                         0.074     133.215 r      image_process_m0/div_m0/un278_temp_a_cry_15/gateop_A2/Cout
                                                         0.000     133.215        image_process_m0/div_m0/un278_temp_a_cry_16_Z
CLMA_22_229/COUT                  td                     0.074     133.289 r      image_process_m0/div_m0/un278_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000     133.289        image_process_m0/div_m0/un278_temp_a_cry_18_Z
CLMA_22_233/Y0                    td                     0.239     133.528 r      image_process_m0/div_m0/un278_temp_a_cry_19/gateop_A2/Y0
                                  net (fanout=2)         2.429     135.957        image_process_m0/div_m0/temp_a_86[50]/n1
CLMA_38_228/Y2                    td                     0.485     136.442 r      image_process_m0/div_m0/temp_a_86[50]/gateop_perm/Z
                                  net (fanout=3)         1.166     137.608        image_process_m0/div_m0/temp_a_89[51]/n0
                                                         0.479     138.087 r      image_process_m0/div_m0/_l28.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000     138.087        image_process_m0/div_m0/un1_temp_a_cry_20_0
CLMS_18_245/COUT                  td                     0.074     138.161 r      image_process_m0/div_m0/_l28.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     138.161        image_process_m0/div_m0/un1_temp_a_cry_22_0
                                                         0.074     138.235 r      image_process_m0/div_m0/_l28.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     138.235        image_process_m0/div_m0/un1_temp_a_cry_24_0
CLMS_18_249/COUT                  td                     0.074     138.309 r      image_process_m0/div_m0/_l28.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     138.309        image_process_m0/div_m0/un1_temp_a_cry_26_0
                                                         0.074     138.383 r      image_process_m0/div_m0/_l28.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     138.383        image_process_m0/div_m0/un1_temp_a_cry_28_0
CLMS_18_253/COUT                  td                     0.074     138.457 r      image_process_m0/div_m0/_l28.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     138.457        image_process_m0/div_m0/un1_temp_a_cry_30_0
CLMS_18_257/Y0                    td                     0.239     138.696 r      image_process_m0/div_m0/_l28.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=44)        1.315     140.011        n169              
CLMS_38_277/Y1                    td                     0.358     140.369 r      image_process_m0/div_m0/temp_a_89[56]/gateop_perm/Z
                                  net (fanout=3)         1.130     141.499        image_process_m0/div_m0/temp_a_92[57]/n0
CLMS_10_265/COUT                  td                     0.533     142.032 r      image_process_m0/div_m0/_l29.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     142.032        image_process_m0/div_m0/un1_temp_a_cry_26_1
                                                         0.074     142.106 r      image_process_m0/div_m0/_l29.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     142.106        image_process_m0/div_m0/un1_temp_a_cry_28_1
CLMS_10_269/COUT                  td                     0.074     142.180 r      image_process_m0/div_m0/_l29.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     142.180        image_process_m0/div_m0/un1_temp_a_cry_30_1
CLMS_10_273/Y0                    td                     0.239     142.419 r      image_process_m0/div_m0/_l29.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=43)        1.087     143.506        n170              
CLMA_18_244/Y0                    td                     0.187     143.693 r      image_process_m0/div_m0/temp_a_92[32]/gateop_perm/Z
                                  net (fanout=4)         1.044     144.737        image_process_m0/div_m0/temp_a_92[32]/n3
CLMA_22_245/COUT                  td                     0.533     145.270 r      image_process_m0/div_m0/_l30.un1_temp_a_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000     145.270        image_process_m0/div_m0/un1_temp_a_cry_2_2
                                                         0.074     145.344 r      image_process_m0/div_m0/_l30.un1_temp_a_cry_3/gateop_A2/Cout
                                                         0.000     145.344        image_process_m0/div_m0/un1_temp_a_cry_4_2
CLMA_22_249/COUT                  td                     0.074     145.418 r      image_process_m0/div_m0/_l30.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000     145.418        image_process_m0/div_m0/un1_temp_a_cry_6_2
                                                         0.074     145.492 r      image_process_m0/div_m0/_l30.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000     145.492        image_process_m0/div_m0/un1_temp_a_cry_8_2
CLMA_22_253/COUT                  td                     0.074     145.566 r      image_process_m0/div_m0/_l30.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000     145.566        image_process_m0/div_m0/un1_temp_a_cry_10_2
                                                         0.074     145.640 r      image_process_m0/div_m0/_l30.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000     145.640        image_process_m0/div_m0/un1_temp_a_cry_12_2
CLMA_22_257/COUT                  td                     0.074     145.714 r      image_process_m0/div_m0/_l30.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000     145.714        image_process_m0/div_m0/un1_temp_a_cry_14_2
                                                         0.074     145.788 r      image_process_m0/div_m0/_l30.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000     145.788        image_process_m0/div_m0/un1_temp_a_cry_16_2
CLMA_22_261/COUT                  td                     0.074     145.862 r      image_process_m0/div_m0/_l30.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000     145.862        image_process_m0/div_m0/un1_temp_a_cry_18_2
                                                         0.074     145.936 r      image_process_m0/div_m0/_l30.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000     145.936        image_process_m0/div_m0/un1_temp_a_cry_20_2
CLMA_22_265/COUT                  td                     0.074     146.010 r      image_process_m0/div_m0/_l30.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     146.010        image_process_m0/div_m0/un1_temp_a_cry_22_2
                                                         0.074     146.084 r      image_process_m0/div_m0/_l30.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     146.084        image_process_m0/div_m0/un1_temp_a_cry_24_2
CLMA_22_269/COUT                  td                     0.074     146.158 r      image_process_m0/div_m0/_l30.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     146.158        image_process_m0/div_m0/un1_temp_a_cry_26_2
                                                         0.074     146.232 r      image_process_m0/div_m0/_l30.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     146.232        image_process_m0/div_m0/un1_temp_a_cry_28_2
CLMA_22_273/COUT                  td                     0.074     146.306 r      image_process_m0/div_m0/_l30.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     146.306        image_process_m0/div_m0/un1_temp_a_cry_30_2
CLMA_22_277/Y0                    td                     0.239     146.545 r      image_process_m0/div_m0/_l30.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=32)        2.686     149.231        n171              
CLMS_38_249/Y1                    td                     0.491     149.722 r      image_process_m0/div_m0/_l31.un1_temp_a_cry_4_cco/gateop_perm/Z
                                  net (fanout=1)         0.809     150.531        image_process_m0/div_m0/un1_temp_a_cry_4_cco
                                                         0.479     151.010 r      image_process_m0/div_m0/_l31.un1_temp_a_cry_3/gateop_A2/Cout
                                                         0.000     151.010        image_process_m0/div_m0/un1_temp_a_cry_4_3
CLMA_38_244/COUT                  td                     0.074     151.084 r      image_process_m0/div_m0/_l31.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000     151.084        image_process_m0/div_m0/un1_temp_a_cry_6_3
                                                         0.074     151.158 r      image_process_m0/div_m0/_l31.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000     151.158        image_process_m0/div_m0/un1_temp_a_cry_8_3
CLMA_38_248/COUT                  td                     0.074     151.232 r      image_process_m0/div_m0/_l31.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000     151.232        image_process_m0/div_m0/un1_temp_a_cry_10_3
                                                         0.074     151.306 r      image_process_m0/div_m0/_l31.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000     151.306        image_process_m0/div_m0/un1_temp_a_cry_12_3
CLMA_38_252/COUT                  td                     0.074     151.380 r      image_process_m0/div_m0/_l31.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000     151.380        image_process_m0/div_m0/un1_temp_a_cry_14_3
                                                         0.074     151.454 r      image_process_m0/div_m0/_l31.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000     151.454        image_process_m0/div_m0/un1_temp_a_cry_16_3
CLMA_38_256/COUT                  td                     0.074     151.528 r      image_process_m0/div_m0/_l31.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000     151.528        image_process_m0/div_m0/un1_temp_a_cry_18_3
                                                         0.074     151.602 r      image_process_m0/div_m0/_l31.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000     151.602        image_process_m0/div_m0/un1_temp_a_cry_20_3
CLMA_38_260/COUT                  td                     0.074     151.676 r      image_process_m0/div_m0/_l31.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     151.676        image_process_m0/div_m0/un1_temp_a_cry_22_3
                                                         0.074     151.750 r      image_process_m0/div_m0/_l31.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     151.750        image_process_m0/div_m0/un1_temp_a_cry_24_3
CLMA_38_264/COUT                  td                     0.074     151.824 r      image_process_m0/div_m0/_l31.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     151.824        image_process_m0/div_m0/un1_temp_a_cry_26_3
                                                         0.074     151.898 r      image_process_m0/div_m0/_l31.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     151.898        image_process_m0/div_m0/un1_temp_a_cry_28_3
CLMA_38_268/COUT                  td                     0.074     151.972 r      image_process_m0/div_m0/_l31.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     151.972        image_process_m0/div_m0/un1_temp_a_cry_30_3
CLMA_38_272/Y0                    td                     0.239     152.211 r      image_process_m0/div_m0/_l31.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=1)         1.598     153.809        n172              
CLMA_26_196/B4                                                             r      image_process_m0/rd_burst_addr[0]/opit_0_inv_L5Q_perm/L4

Data arrival time                                                  153.809        Logic Levels: 238 
                                                                                  Logic: 62.100ns(41.066%), Route: 89.120ns(58.934%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.589    1002.589                          

CLMA_26_196/CLK                                                   1002.589 r      image_process_m0/rd_burst_addr[0]/opit_0_inv_L5Q_perm/CLK
Setup time                                              -0.141    1002.448                          

Data required time                                                1002.448                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.448                          
Data arrival time                                                 -153.809                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        848.639                          
====================================================================================================

====================================================================================================

Startpoint  : image_process_m0/write_read_len[3]/opit_0_inv_A2Q21/CLK
Endpoint    : image_process_m0/rd_burst_addr[24]/opit_0_inv_A2Q21/I12
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_66_120/CLK                                          0.000       2.589 r      image_process_m0/write_read_len[3]/opit_0_inv_A2Q21/CLK
CLMA_66_120/Q0                    tco                    0.284       2.873 r      image_process_m0/write_read_len[3]/opit_0_inv_A2Q21/Q0
                                  net (fanout=8)         1.830       4.703        image_process_m0/un17lto8/n2
APM_110_88/P[2]                   td                     2.593       7.296 r      image_process_m0/un1_write_read_len_2_0_17_0_.DSP_GUT/gopapm/P[2]
                                  net (fanout=1)         1.200       8.496        image_process_m0/trans_z_temp_cry_1/n2
CLMA_130_80/COUT                  td                     0.531       9.027 r      image_process_m0/trans_z_temp_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000       9.027        image_process_m0/trans_z_temp_cry_2_Z
                                                         0.074       9.101 r      image_process_m0/trans_z_temp_cry_3/gateop_A2/Cout
                                                         0.000       9.101        image_process_m0/trans_z_temp_cry_4_Z
CLMA_130_84/COUT                  td                     0.074       9.175 r      image_process_m0/trans_z_temp_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000       9.175        image_process_m0/trans_z_temp_cry_6_Z
                                                         0.074       9.249 r      image_process_m0/trans_z_temp_cry_7/gateop_A2/Cout
                                                         0.000       9.249        image_process_m0/trans_z_temp_cry_8_Z
CLMA_130_88/COUT                  td                     0.074       9.323 r      image_process_m0/trans_z_temp_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000       9.323        image_process_m0/trans_z_temp_cry_10_Z
                                                         0.074       9.397 r      image_process_m0/trans_z_temp_cry_11/gateop_A2/Cout
                                                         0.000       9.397        image_process_m0/trans_z_temp_cry_12_Z
CLMA_130_92/Y3                    td                     0.489       9.886 r      image_process_m0/trans_z_temp_cry_13/gateop_A2/Y1
                                  net (fanout=152)       2.617      12.503        image_process_m0/dsp_join_kb_79 [15]
                                                         0.585      13.088 r      image_process_m0/div_m1/_l0.un1_a_cry_15/gateop_A2/Cout
                                                         0.000      13.088        image_process_m0/div_m1/un1_a_cry_16
CLMS_94_157/Y3                    td                     0.489      13.577 r      image_process_m0/div_m1/_l0.un1_a_cry_17/gateop_A2/Y1
                                  net (fanout=10)        2.009      15.586        n173              
CLMA_54_116/Y0                    td                     0.187      15.773 r      image_process_m0/div_m1/_l1.un1_a_cry_1_cco/gateop_perm/Z
                                  net (fanout=1)         0.837      16.610        image_process_m0/div_m1/un1_a_cry_1_cco_4
CLMA_78_112/COUT                  td                     0.531      17.141 r      image_process_m0/div_m1/_l1.un1_a_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000      17.141        image_process_m0/div_m1/un1_a_cry_2_0
                                                         0.074      17.215 r      image_process_m0/div_m1/_l1.un1_a_cry_3/gateop_A2/Cout
                                                         0.000      17.215        image_process_m0/div_m1/un1_a_cry_4_0
CLMA_78_116/COUT                  td                     0.074      17.289 r      image_process_m0/div_m1/_l1.un1_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      17.289        image_process_m0/div_m1/un1_a_cry_6_0
                                                         0.074      17.363 r      image_process_m0/div_m1/_l1.un1_a_cry_7/gateop_A2/Cout
                                                         0.000      17.363        image_process_m0/div_m1/un1_a_cry_8_0
CLMA_78_120/COUT                  td                     0.074      17.437 r      image_process_m0/div_m1/_l1.un1_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      17.437        image_process_m0/div_m1/un1_a_cry_10_0
                                                         0.074      17.511 r      image_process_m0/div_m1/_l1.un1_a_cry_11/gateop_A2/Cout
                                                         0.000      17.511        image_process_m0/div_m1/un1_a_cry_12_0
CLMA_78_124/COUT                  td                     0.074      17.585 r      image_process_m0/div_m1/_l1.un1_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      17.585        image_process_m0/div_m1/un1_a_cry_14_0
                                                         0.074      17.659 r      image_process_m0/div_m1/_l1.un1_a_cry_15/gateop_A2/Cout
                                                         0.000      17.659        image_process_m0/div_m1/un1_a_cry_16_0
CLMA_78_128/Y3                    td                     0.489      18.148 r      image_process_m0/div_m1/_l1.un1_a_cry_17/gateop_A2/Y1
                                  net (fanout=13)        0.716      18.864        n174              
CLMS_86_121/Y0                    td                     0.248      19.112 r      image_process_m0/div_m1/_l2.un1_a_cry_1_cco/gateop_perm/Z
                                  net (fanout=1)         0.484      19.596        image_process_m0/div_m1/un1_a_cry_1_cco_3
CLMA_90_120/COUT                  td                     0.531      20.127 r      image_process_m0/div_m1/_l2.un1_a_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000      20.127        image_process_m0/div_m1/un1_a_cry_2_1
                                                         0.074      20.201 r      image_process_m0/div_m1/_l2.un1_a_cry_3/gateop_A2/Cout
                                                         0.000      20.201        image_process_m0/div_m1/un1_a_cry_4_1
CLMA_90_124/COUT                  td                     0.074      20.275 r      image_process_m0/div_m1/_l2.un1_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      20.275        image_process_m0/div_m1/un1_a_cry_6_1
                                                         0.074      20.349 r      image_process_m0/div_m1/_l2.un1_a_cry_7/gateop_A2/Cout
                                                         0.000      20.349        image_process_m0/div_m1/un1_a_cry_8_1
CLMA_90_128/COUT                  td                     0.074      20.423 r      image_process_m0/div_m1/_l2.un1_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      20.423        image_process_m0/div_m1/un1_a_cry_10_1
                                                         0.074      20.497 r      image_process_m0/div_m1/_l2.un1_a_cry_11/gateop_A2/Cout
                                                         0.000      20.497        image_process_m0/div_m1/un1_a_cry_12_1
CLMA_90_132/COUT                  td                     0.074      20.571 r      image_process_m0/div_m1/_l2.un1_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      20.571        image_process_m0/div_m1/un1_a_cry_14_1
                                                         0.074      20.645 r      image_process_m0/div_m1/_l2.un1_a_cry_15/gateop_A2/Cout
                                                         0.000      20.645        image_process_m0/div_m1/un1_a_cry_16_1
CLMA_90_136/Y3                    td                     0.489      21.134 r      image_process_m0/div_m1/_l2.un1_a_cry_17/gateop_A2/Y1
                                  net (fanout=9)         1.381      22.515        n175              
CLMA_70_125/Y0                    td                     0.187      22.702 r      image_process_m0/div_m1/temp_a_11[0]/gateop_perm/Z
                                  net (fanout=5)         0.980      23.682        image_process_m0/div_m1/temp_a_17[2]/n0
CLMA_90_117/COUT                  td                     0.531      24.213 r      image_process_m0/div_m1/_l3.un1_a_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000      24.213        image_process_m0/div_m1/un1_a_cry_2_2
                                                         0.074      24.287 r      image_process_m0/div_m1/_l3.un1_a_cry_3/gateop_A2/Cout
                                                         0.000      24.287        image_process_m0/div_m1/un1_a_cry_4_2
CLMA_90_121/COUT                  td                     0.074      24.361 r      image_process_m0/div_m1/_l3.un1_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      24.361        image_process_m0/div_m1/un1_a_cry_6_2
                                                         0.074      24.435 r      image_process_m0/div_m1/_l3.un1_a_cry_7/gateop_A2/Cout
                                                         0.000      24.435        image_process_m0/div_m1/un1_a_cry_8_2
CLMA_90_125/COUT                  td                     0.074      24.509 r      image_process_m0/div_m1/_l3.un1_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      24.509        image_process_m0/div_m1/un1_a_cry_10_2
                                                         0.074      24.583 r      image_process_m0/div_m1/_l3.un1_a_cry_11/gateop_A2/Cout
                                                         0.000      24.583        image_process_m0/div_m1/un1_a_cry_12_2
CLMA_90_129/COUT                  td                     0.074      24.657 r      image_process_m0/div_m1/_l3.un1_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      24.657        image_process_m0/div_m1/un1_a_cry_14_2
                                                         0.074      24.731 r      image_process_m0/div_m1/_l3.un1_a_cry_15/gateop_A2/Cout
                                                         0.000      24.731        image_process_m0/div_m1/un1_a_cry_16_2
CLMA_90_133/Y3                    td                     0.489      25.220 r      image_process_m0/div_m1/_l3.un1_a_cry_17/gateop_A2/Y1
                                  net (fanout=17)        0.567      25.787        n176              
CLMA_82_133/Y1                    td                     0.181      25.968 r      image_process_m0/div_m1/_l4.un1_a_cry_2_cco/gateop_perm/Z
                                  net (fanout=1)         1.279      27.247        image_process_m0/div_m1/un1_a_cry_2_cco_1
CLMS_54_137/COUT                  td                     0.533      27.780 r      image_process_m0/div_m1/_l4.un1_a_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000      27.780        image_process_m0/div_m1/un1_a_cry_2_3
                                                         0.074      27.854 r      image_process_m0/div_m1/_l4.un1_a_cry_3/gateop_A2/Cout
                                                         0.000      27.854        image_process_m0/div_m1/un1_a_cry_4_3
CLMS_54_141/COUT                  td                     0.074      27.928 r      image_process_m0/div_m1/_l4.un1_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      27.928        image_process_m0/div_m1/un1_a_cry_6_3
                                                         0.074      28.002 r      image_process_m0/div_m1/_l4.un1_a_cry_7/gateop_A2/Cout
                                                         0.000      28.002        image_process_m0/div_m1/un1_a_cry_8_3
CLMS_54_145/COUT                  td                     0.074      28.076 r      image_process_m0/div_m1/_l4.un1_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      28.076        image_process_m0/div_m1/un1_a_cry_10_3
                                                         0.074      28.150 r      image_process_m0/div_m1/_l4.un1_a_cry_11/gateop_A2/Cout
                                                         0.000      28.150        image_process_m0/div_m1/un1_a_cry_12_3
CLMS_54_149/COUT                  td                     0.074      28.224 r      image_process_m0/div_m1/_l4.un1_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      28.224        image_process_m0/div_m1/un1_a_cry_14_3
                                                         0.074      28.298 r      image_process_m0/div_m1/_l4.un1_a_cry_15/gateop_A2/Cout
                                                         0.000      28.298        image_process_m0/div_m1/un1_a_cry_16_3
CLMS_54_153/Y3                    td                     0.489      28.787 r      image_process_m0/div_m1/_l4.un1_a_cry_17/gateop_A2/Y1
                                  net (fanout=10)        1.540      30.327        n177              
CLMA_98_128/Y0                    td                     0.248      30.575 r      image_process_m0/div_m1/temp_a_17[2]/gateop_perm/Z
                                  net (fanout=5)         1.429      32.004        image_process_m0/div_m1/temp_a_23[4]/n0
                                                         0.585      32.589 r      image_process_m0/div_m1/_l5.un1_a_cry_3/gateop_A2/Cout
                                                         0.000      32.589        image_process_m0/div_m1/un1_a_cry_4_4
CLMA_82_141/COUT                  td                     0.074      32.663 r      image_process_m0/div_m1/_l5.un1_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      32.663        image_process_m0/div_m1/un1_a_cry_6_4
                                                         0.074      32.737 r      image_process_m0/div_m1/_l5.un1_a_cry_7/gateop_A2/Cout
                                                         0.000      32.737        image_process_m0/div_m1/un1_a_cry_8_4
CLMA_82_145/COUT                  td                     0.074      32.811 r      image_process_m0/div_m1/_l5.un1_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      32.811        image_process_m0/div_m1/un1_a_cry_10_4
                                                         0.074      32.885 r      image_process_m0/div_m1/_l5.un1_a_cry_11/gateop_A2/Cout
                                                         0.000      32.885        image_process_m0/div_m1/un1_a_cry_12_4
CLMA_82_149/COUT                  td                     0.074      32.959 r      image_process_m0/div_m1/_l5.un1_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      32.959        image_process_m0/div_m1/un1_a_cry_14_4
                                                         0.074      33.033 r      image_process_m0/div_m1/_l5.un1_a_cry_15/gateop_A2/Cout
                                                         0.000      33.033        image_process_m0/div_m1/un1_a_cry_16_4
CLMA_82_153/Y3                    td                     0.489      33.522 r      image_process_m0/div_m1/_l5.un1_a_cry_17/gateop_A2/Y1
                                  net (fanout=21)        1.138      34.660        n178              
CLMA_98_128/Y1                    td                     0.233      34.893 r      image_process_m0/div_m1/_l6.un1_a_cry_6_cco/gateop_perm/Z
                                  net (fanout=1)         1.591      36.484        image_process_m0/div_m1/un1_a_cry_6_cco_0
CLMS_46_137/COUT                  td                     0.533      37.017 r      image_process_m0/div_m1/_l6.un1_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      37.017        image_process_m0/div_m1/un1_a_cry_6_5
                                                         0.074      37.091 r      image_process_m0/div_m1/_l6.un1_a_cry_7/gateop_A2/Cout
                                                         0.000      37.091        image_process_m0/div_m1/un1_a_cry_8_5
CLMS_46_141/COUT                  td                     0.074      37.165 r      image_process_m0/div_m1/_l6.un1_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      37.165        image_process_m0/div_m1/un1_a_cry_10_5
                                                         0.074      37.239 r      image_process_m0/div_m1/_l6.un1_a_cry_11/gateop_A2/Cout
                                                         0.000      37.239        image_process_m0/div_m1/un1_a_cry_12_5
CLMS_46_145/COUT                  td                     0.074      37.313 r      image_process_m0/div_m1/_l6.un1_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      37.313        image_process_m0/div_m1/un1_a_cry_14_5
                                                         0.074      37.387 r      image_process_m0/div_m1/_l6.un1_a_cry_15/gateop_A2/Cout
                                                         0.000      37.387        image_process_m0/div_m1/un1_a_cry_16_5
CLMS_46_149/Y3                    td                     0.489      37.876 r      image_process_m0/div_m1/_l6.un1_a_cry_17/gateop_A2/Y1
                                  net (fanout=9)         2.779      40.655        n179              
                                                         0.479      41.134 r      image_process_m0/div_m1/un78_temp_a_cry_1_cin/gateop_A2/Cout
                                                         0.000      41.134        image_process_m0/div_m1/un78_temp_a_cry_1_Z
CLMA_130_104/COUT                 td                     0.074      41.208 r      image_process_m0/div_m1/un78_temp_a_cry_2/gateop_A2/Cout
                                  net (fanout=1)         0.000      41.208        image_process_m0/div_m1/un78_temp_a_cry_3_Z
                                                         0.074      41.282 r      image_process_m0/div_m1/un78_temp_a_cry_4/gateop_A2/Cout
                                                         0.000      41.282        image_process_m0/div_m1/un78_temp_a_cry_5_Z
CLMA_130_108/COUT                 td                     0.074      41.356 r      image_process_m0/div_m1/un78_temp_a_cry_6/gateop_A2/Cout
                                  net (fanout=1)         0.000      41.356        image_process_m0/div_m1/un78_temp_a_cry_7_Z
                                                         0.074      41.430 r      image_process_m0/div_m1/un78_temp_a_cry_8/gateop_A2/Cout
                                                         0.000      41.430        image_process_m0/div_m1/un78_temp_a_cry_9_Z
CLMA_130_112/COUT                 td                     0.074      41.504 r      image_process_m0/div_m1/un78_temp_a_cry_10/gateop_A2/Cout
                                  net (fanout=1)         0.000      41.504        image_process_m0/div_m1/un78_temp_a_cry_11_Z
                                                         0.074      41.578 r      image_process_m0/div_m1/un78_temp_a_cry_12/gateop_A2/Cout
                                                         0.000      41.578        image_process_m0/div_m1/un78_temp_a_cry_13_Z
CLMA_130_116/COUT                 td                     0.074      41.652 r      image_process_m0/div_m1/un78_temp_a_cry_14/gateop_A2/Cout
                                  net (fanout=1)         0.000      41.652        image_process_m0/div_m1/un78_temp_a_cry_15_Z
                                                         0.074      41.726 r      image_process_m0/div_m1/un78_temp_a_cry_16/gateop_A2/Cout
                                                         0.000      41.726        image_process_m0/div_m1/un78_temp_a_cry_17_Z
CLMA_130_120/COUT                 td                     0.074      41.800 r      image_process_m0/div_m1/un78_temp_a_cry_18/gateop_A2/Cout
                                  net (fanout=1)         0.000      41.800        image_process_m0/div_m1/un78_temp_a_cry_19_Z
                                                         0.074      41.874 r      image_process_m0/div_m1/un78_temp_a_cry_20/gateop_A2/Cout
                                                         0.000      41.874        image_process_m0/div_m1/un78_temp_a_cry_21_Z
CLMA_130_124/COUT                 td                     0.074      41.948 r      image_process_m0/div_m1/un78_temp_a_cry_22/gateop_A2/Cout
                                  net (fanout=1)         0.000      41.948        image_process_m0/div_m1/un78_temp_a_cry_23_Z
                                                         0.074      42.022 r      image_process_m0/div_m1/un78_temp_a_cry_24/gateop_A2/Cout
                                                         0.000      42.022        image_process_m0/div_m1/un78_temp_a_cry_25_Z
CLMA_130_128/COUT                 td                     0.074      42.096 r      image_process_m0/div_m1/un78_temp_a_cry_26/gateop_A2/Cout
                                  net (fanout=1)         0.000      42.096        image_process_m0/div_m1/un78_temp_a_cry_27_Z
                                                         0.074      42.170 r      image_process_m0/div_m1/un78_temp_a_cry_28/gateop_A2/Cout
                                                         0.000      42.170        image_process_m0/div_m1/un78_temp_a_cry_29_Z
CLMA_130_132/COUT                 td                     0.074      42.244 r      image_process_m0/div_m1/un78_temp_a_cry_30/gateop_A2/Cout
                                  net (fanout=1)         0.000      42.244        image_process_m0/div_m1/un78_temp_a_cry_31_Z
CLMA_130_136/Y0                   td                     0.239      42.483 r      image_process_m0/div_m1/un78_temp_a_cry_32/gateop_A2/Y0
                                  net (fanout=3)         2.087      44.570        image_process_m0/div_m1/temp_a_29[1]/n1
CLMA_82_113/Y3                    td                     0.356      44.926 r      image_process_m0/div_m1/_l8.un1_a_cry_1_cco/gateop_perm/Z
                                  net (fanout=1)         0.723      45.649        image_process_m0/div_m1/un1_a_cry_1_cco
CLMS_66_121/COUT                  td                     0.531      46.180 r      image_process_m0/div_m1/_l8.un1_a_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000      46.180        image_process_m0/div_m1/un1_a_cry_2_7
                                                         0.074      46.254 r      image_process_m0/div_m1/_l8.un1_a_cry_3/gateop_A2/Cout
                                                         0.000      46.254        image_process_m0/div_m1/un1_a_cry_4_7
CLMS_66_125/COUT                  td                     0.074      46.328 r      image_process_m0/div_m1/_l8.un1_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      46.328        image_process_m0/div_m1/un1_a_cry_6_7
                                                         0.074      46.402 r      image_process_m0/div_m1/_l8.un1_a_cry_7/gateop_A2/Cout
                                                         0.000      46.402        image_process_m0/div_m1/un1_a_cry_8_7
CLMS_66_129/COUT                  td                     0.074      46.476 r      image_process_m0/div_m1/_l8.un1_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      46.476        image_process_m0/div_m1/un1_a_cry_10_7
                                                         0.074      46.550 r      image_process_m0/div_m1/_l8.un1_a_cry_11/gateop_A2/Cout
                                                         0.000      46.550        image_process_m0/div_m1/un1_a_cry_12_7
CLMS_66_133/COUT                  td                     0.074      46.624 r      image_process_m0/div_m1/_l8.un1_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      46.624        image_process_m0/div_m1/un1_a_cry_14_7
                                                         0.074      46.698 r      image_process_m0/div_m1/_l8.un1_a_cry_15/gateop_A2/Cout
                                                         0.000      46.698        image_process_m0/div_m1/un1_a_cry_16_7
CLMS_66_137/Y3                    td                     0.489      47.187 r      image_process_m0/div_m1/_l8.un1_a_cry_17/gateop_A2/Y1
                                  net (fanout=9)         1.160      48.347        n181              
CLMA_82_108/Y0                    td                     0.482      48.829 r      image_process_m0/div_m1/temp_a_29[5]/gateop_perm/Z
                                  net (fanout=4)         1.102      49.931        image_process_m0/div_m1/temp_a_29[5]/n5
CLMA_58_105/COUT                  td                     0.533      50.464 r      image_process_m0/div_m1/_l9.un1_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      50.464        image_process_m0/div_m1/un1_a_cry_6_8
                                                         0.074      50.538 r      image_process_m0/div_m1/_l9.un1_a_cry_7/gateop_A2/Cout
                                                         0.000      50.538        image_process_m0/div_m1/un1_a_cry_8_8
CLMA_58_109/COUT                  td                     0.074      50.612 r      image_process_m0/div_m1/_l9.un1_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      50.612        image_process_m0/div_m1/un1_a_cry_10_8
                                                         0.074      50.686 r      image_process_m0/div_m1/_l9.un1_a_cry_11/gateop_A2/Cout
                                                         0.000      50.686        image_process_m0/div_m1/un1_a_cry_12_8
CLMA_58_113/COUT                  td                     0.074      50.760 r      image_process_m0/div_m1/_l9.un1_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      50.760        image_process_m0/div_m1/un1_a_cry_14_8
                                                         0.074      50.834 r      image_process_m0/div_m1/_l9.un1_a_cry_15/gateop_A2/Cout
                                                         0.000      50.834        image_process_m0/div_m1/un1_a_cry_16_8
CLMA_58_117/Y3                    td                     0.489      51.323 r      image_process_m0/div_m1/_l9.un1_a_cry_17/gateop_A2/Y1
                                  net (fanout=73)        1.822      53.145        n182              
CLMA_90_64/Y1                     td                     0.233      53.378 r      image_process_m0/div_m1/temp_a_32[39]/gateop_perm/Z
                                  net (fanout=4)         1.404      54.782        image_process_m0/div_m1/temp_a_35[40]/n0
CLMS_54_77/COUT                   td                     0.531      55.313 r      image_process_m0/div_m1/_l10.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      55.313        image_process_m0/div_m1/un1_temp_a_cry_10_19
                                                         0.074      55.387 r      image_process_m0/div_m1/_l10.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000      55.387        image_process_m0/div_m1/un1_temp_a_cry_12_19
CLMS_54_81/COUT                   td                     0.074      55.461 r      image_process_m0/div_m1/_l10.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      55.461        image_process_m0/div_m1/un1_temp_a_cry_14_19
                                                         0.074      55.535 r      image_process_m0/div_m1/_l10.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000      55.535        image_process_m0/div_m1/un1_temp_a_cry_16_19
CLMS_54_85/COUT                   td                     0.074      55.609 r      image_process_m0/div_m1/_l10.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000      55.609        image_process_m0/div_m1/un1_temp_a_cry_18_19
                                                         0.074      55.683 r      image_process_m0/div_m1/_l10.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000      55.683        image_process_m0/div_m1/un1_temp_a_cry_20_19
CLMS_54_89/COUT                   td                     0.074      55.757 r      image_process_m0/div_m1/_l10.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000      55.757        image_process_m0/div_m1/un1_temp_a_cry_22_19
                                                         0.074      55.831 r      image_process_m0/div_m1/_l10.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000      55.831        image_process_m0/div_m1/un1_temp_a_cry_24_19
CLMS_54_93/COUT                   td                     0.074      55.905 r      image_process_m0/div_m1/_l10.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000      55.905        image_process_m0/div_m1/un1_temp_a_cry_26_19
                                                         0.074      55.979 r      image_process_m0/div_m1/_l10.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000      55.979        image_process_m0/div_m1/un1_temp_a_cry_28_19
CLMS_54_97/COUT                   td                     0.074      56.053 r      image_process_m0/div_m1/_l10.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000      56.053        image_process_m0/div_m1/un1_temp_a_cry_30_19
CLMS_54_101/Y0                    td                     0.239      56.292 r      image_process_m0/div_m1/_l10.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=42)        1.459      57.751        n183              
CLMA_70_52/Y0                     td                     0.248      57.999 r      image_process_m0/div_m1/temp_a_35[31]/gateop_perm/Z
                                  net (fanout=4)         1.200      59.199        image_process_m0/div_m1/temp_a_38[32]/n0
CLMA_66_44/COUT                   td                     0.531      59.730 r      image_process_m0/div_m1/_l11.un1_temp_a_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000      59.730        image_process_m0/div_m1/un1_temp_a_cry_2_20
                                                         0.074      59.804 r      image_process_m0/div_m1/_l11.un1_temp_a_cry_3/gateop_A2/Cout
                                                         0.000      59.804        image_process_m0/div_m1/un1_temp_a_cry_4_20
CLMA_66_48/COUT                   td                     0.074      59.878 r      image_process_m0/div_m1/_l11.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      59.878        image_process_m0/div_m1/un1_temp_a_cry_6_20
                                                         0.074      59.952 r      image_process_m0/div_m1/_l11.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000      59.952        image_process_m0/div_m1/un1_temp_a_cry_8_20
CLMA_66_52/COUT                   td                     0.074      60.026 r      image_process_m0/div_m1/_l11.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      60.026        image_process_m0/div_m1/un1_temp_a_cry_10_20
                                                         0.074      60.100 r      image_process_m0/div_m1/_l11.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000      60.100        image_process_m0/div_m1/un1_temp_a_cry_12_20
CLMA_66_56/COUT                   td                     0.074      60.174 r      image_process_m0/div_m1/_l11.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      60.174        image_process_m0/div_m1/un1_temp_a_cry_14_20
                                                         0.074      60.248 r      image_process_m0/div_m1/_l11.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000      60.248        image_process_m0/div_m1/un1_temp_a_cry_16_20
CLMA_66_64/COUT                   td                     0.074      60.322 r      image_process_m0/div_m1/_l11.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000      60.322        image_process_m0/div_m1/un1_temp_a_cry_18_20
                                                         0.074      60.396 r      image_process_m0/div_m1/_l11.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000      60.396        image_process_m0/div_m1/un1_temp_a_cry_20_20
CLMA_66_68/COUT                   td                     0.074      60.470 r      image_process_m0/div_m1/_l11.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000      60.470        image_process_m0/div_m1/un1_temp_a_cry_22_20
                                                         0.074      60.544 r      image_process_m0/div_m1/_l11.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000      60.544        image_process_m0/div_m1/un1_temp_a_cry_24_20
CLMA_66_72/COUT                   td                     0.074      60.618 r      image_process_m0/div_m1/_l11.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000      60.618        image_process_m0/div_m1/un1_temp_a_cry_26_20
                                                         0.074      60.692 r      image_process_m0/div_m1/_l11.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000      60.692        image_process_m0/div_m1/un1_temp_a_cry_28_20
CLMA_66_76/COUT                   td                     0.074      60.766 r      image_process_m0/div_m1/_l11.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000      60.766        image_process_m0/div_m1/un1_temp_a_cry_30_20
CLMA_66_80/Y0                     td                     0.239      61.005 r      image_process_m0/div_m1/_l11.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=53)        1.782      62.787        n184              
CLMA_42_45/Y1                     td                     0.181      62.968 r      image_process_m0/div_m1/_l12.un1_temp_a_cry_11_cco/gateop_perm/Z
                                  net (fanout=1)         0.748      63.716        image_process_m0/div_m1/un1_temp_a_cry_11_cco_0
                                                         0.585      64.301 r      image_process_m0/div_m1/_l12.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000      64.301        image_process_m0/div_m1/un1_temp_a_cry_12_4
CLMS_66_45/COUT                   td                     0.074      64.375 r      image_process_m0/div_m1/_l12.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      64.375        image_process_m0/div_m1/un1_temp_a_cry_14_4
                                                         0.074      64.449 r      image_process_m0/div_m1/_l12.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000      64.449        image_process_m0/div_m1/un1_temp_a_cry_16_4
CLMS_66_49/COUT                   td                     0.074      64.523 r      image_process_m0/div_m1/_l12.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000      64.523        image_process_m0/div_m1/un1_temp_a_cry_18_4
                                                         0.074      64.597 r      image_process_m0/div_m1/_l12.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000      64.597        image_process_m0/div_m1/un1_temp_a_cry_20_4
CLMS_66_53/COUT                   td                     0.074      64.671 r      image_process_m0/div_m1/_l12.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000      64.671        image_process_m0/div_m1/un1_temp_a_cry_22_4
                                                         0.074      64.745 r      image_process_m0/div_m1/_l12.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000      64.745        image_process_m0/div_m1/un1_temp_a_cry_24_4
CLMS_66_57/COUT                   td                     0.074      64.819 r      image_process_m0/div_m1/_l12.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000      64.819        image_process_m0/div_m1/un1_temp_a_cry_26_4
                                                         0.074      64.893 r      image_process_m0/div_m1/_l12.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000      64.893        image_process_m0/div_m1/un1_temp_a_cry_28_4
CLMS_66_65/COUT                   td                     0.074      64.967 r      image_process_m0/div_m1/_l12.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000      64.967        image_process_m0/div_m1/un1_temp_a_cry_30_4
CLMS_66_69/Y0                     td                     0.239      65.206 r      image_process_m0/div_m1/_l12.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=48)        1.821      67.027        n185              
CLMA_58_17/Y1                     td                     0.233      67.260 r      image_process_m0/div_m1/temp_a_41[33]/gateop_perm/Z
                                  net (fanout=4)         1.013      68.273        image_process_m0/div_m1/temp_a_44[34]/n0
                                                         0.585      68.858 r      image_process_m0/div_m1/_l13.un1_temp_a_cry_3/gateop_A2/Cout
                                                         0.000      68.858        image_process_m0/div_m1/un1_temp_a_cry_4_5
CLMA_50_9/COUT                    td                     0.074      68.932 r      image_process_m0/div_m1/_l13.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      68.932        image_process_m0/div_m1/un1_temp_a_cry_6_5
                                                         0.074      69.006 r      image_process_m0/div_m1/_l13.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000      69.006        image_process_m0/div_m1/un1_temp_a_cry_8_5
CLMA_50_13/COUT                   td                     0.074      69.080 r      image_process_m0/div_m1/_l13.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      69.080        image_process_m0/div_m1/un1_temp_a_cry_10_5
                                                         0.074      69.154 r      image_process_m0/div_m1/_l13.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000      69.154        image_process_m0/div_m1/un1_temp_a_cry_12_5
CLMA_50_17/COUT                   td                     0.074      69.228 r      image_process_m0/div_m1/_l13.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      69.228        image_process_m0/div_m1/un1_temp_a_cry_14_5
                                                         0.074      69.302 r      image_process_m0/div_m1/_l13.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000      69.302        image_process_m0/div_m1/un1_temp_a_cry_16_5
CLMA_50_21/COUT                   td                     0.074      69.376 r      image_process_m0/div_m1/_l13.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000      69.376        image_process_m0/div_m1/un1_temp_a_cry_18_5
                                                         0.074      69.450 r      image_process_m0/div_m1/_l13.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000      69.450        image_process_m0/div_m1/un1_temp_a_cry_20_5
CLMA_50_25/COUT                   td                     0.074      69.524 r      image_process_m0/div_m1/_l13.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000      69.524        image_process_m0/div_m1/un1_temp_a_cry_22_5
                                                         0.074      69.598 r      image_process_m0/div_m1/_l13.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000      69.598        image_process_m0/div_m1/un1_temp_a_cry_24_5
CLMA_50_29/COUT                   td                     0.074      69.672 r      image_process_m0/div_m1/_l13.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000      69.672        image_process_m0/div_m1/un1_temp_a_cry_26_5
                                                         0.074      69.746 r      image_process_m0/div_m1/_l13.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000      69.746        image_process_m0/div_m1/un1_temp_a_cry_28_5
CLMA_50_33/COUT                   td                     0.074      69.820 r      image_process_m0/div_m1/_l13.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000      69.820        image_process_m0/div_m1/un1_temp_a_cry_30_5
CLMA_50_37/Y0                     td                     0.239      70.059 r      image_process_m0/div_m1/_l13.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=46)        1.092      71.151        n186              
CLMA_46_4/Y2                      td                     0.250      71.401 r      image_process_m0/div_m1/temp_a_44[33]/gateop_perm/Z
                                  net (fanout=4)         1.121      72.522        image_process_m0/div_m1/temp_a_47[34]/n0
                                                         0.585      73.107 r      image_process_m0/div_m1/_l14.un1_temp_a_cry_3/gateop_A2/Cout
                                                         0.000      73.107        image_process_m0/div_m1/un1_temp_a_cry_4_6
CLMA_26_4/COUT                    td                     0.074      73.181 r      image_process_m0/div_m1/_l14.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      73.181        image_process_m0/div_m1/un1_temp_a_cry_6_6
                                                         0.074      73.255 r      image_process_m0/div_m1/_l14.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000      73.255        image_process_m0/div_m1/un1_temp_a_cry_8_6
CLMA_26_8/COUT                    td                     0.074      73.329 r      image_process_m0/div_m1/_l14.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      73.329        image_process_m0/div_m1/un1_temp_a_cry_10_6
                                                         0.074      73.403 r      image_process_m0/div_m1/_l14.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000      73.403        image_process_m0/div_m1/un1_temp_a_cry_12_6
CLMA_26_12/COUT                   td                     0.074      73.477 r      image_process_m0/div_m1/_l14.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      73.477        image_process_m0/div_m1/un1_temp_a_cry_14_6
                                                         0.074      73.551 r      image_process_m0/div_m1/_l14.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000      73.551        image_process_m0/div_m1/un1_temp_a_cry_16_6
CLMA_26_16/COUT                   td                     0.074      73.625 r      image_process_m0/div_m1/_l14.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000      73.625        image_process_m0/div_m1/un1_temp_a_cry_18_6
                                                         0.074      73.699 r      image_process_m0/div_m1/_l14.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000      73.699        image_process_m0/div_m1/un1_temp_a_cry_20_6
CLMA_26_20/COUT                   td                     0.074      73.773 r      image_process_m0/div_m1/_l14.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000      73.773        image_process_m0/div_m1/un1_temp_a_cry_22_6
                                                         0.074      73.847 r      image_process_m0/div_m1/_l14.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000      73.847        image_process_m0/div_m1/un1_temp_a_cry_24_6
CLMA_26_24/COUT                   td                     0.074      73.921 r      image_process_m0/div_m1/_l14.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000      73.921        image_process_m0/div_m1/un1_temp_a_cry_26_6
                                                         0.074      73.995 r      image_process_m0/div_m1/_l14.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000      73.995        image_process_m0/div_m1/un1_temp_a_cry_28_6
CLMA_26_28/COUT                   td                     0.074      74.069 r      image_process_m0/div_m1/_l14.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000      74.069        image_process_m0/div_m1/un1_temp_a_cry_30_6
CLMA_26_32/Y0                     td                     0.239      74.308 r      image_process_m0/div_m1/_l14.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=44)        1.441      75.749        n187              
CLMA_54_0/Y0                      td                     0.248      75.997 r      image_process_m0/div_m1/temp_a_47[32]/gateop_perm/Z
                                  net (fanout=4)         1.000      76.997        image_process_m0/div_m1/temp_a_50[33]/n0
CLMA_78_0/COUT                    td                     0.533      77.530 r      image_process_m0/div_m1/_l15.un1_temp_a_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000      77.530        image_process_m0/div_m1/un1_temp_a_cry_2_7
                                                         0.074      77.604 r      image_process_m0/div_m1/_l15.un1_temp_a_cry_3/gateop_A2/Cout
                                                         0.000      77.604        image_process_m0/div_m1/un1_temp_a_cry_4_7
CLMA_78_4/COUT                    td                     0.074      77.678 r      image_process_m0/div_m1/_l15.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      77.678        image_process_m0/div_m1/un1_temp_a_cry_6_7
                                                         0.074      77.752 r      image_process_m0/div_m1/_l15.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000      77.752        image_process_m0/div_m1/un1_temp_a_cry_8_7
CLMA_78_8/COUT                    td                     0.074      77.826 r      image_process_m0/div_m1/_l15.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      77.826        image_process_m0/div_m1/un1_temp_a_cry_10_7
                                                         0.074      77.900 r      image_process_m0/div_m1/_l15.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000      77.900        image_process_m0/div_m1/un1_temp_a_cry_12_7
CLMA_78_12/COUT                   td                     0.074      77.974 r      image_process_m0/div_m1/_l15.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      77.974        image_process_m0/div_m1/un1_temp_a_cry_14_7
                                                         0.074      78.048 r      image_process_m0/div_m1/_l15.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000      78.048        image_process_m0/div_m1/un1_temp_a_cry_16_7
CLMA_78_16/COUT                   td                     0.074      78.122 r      image_process_m0/div_m1/_l15.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000      78.122        image_process_m0/div_m1/un1_temp_a_cry_18_7
                                                         0.074      78.196 r      image_process_m0/div_m1/_l15.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000      78.196        image_process_m0/div_m1/un1_temp_a_cry_20_7
CLMA_78_20/COUT                   td                     0.074      78.270 r      image_process_m0/div_m1/_l15.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000      78.270        image_process_m0/div_m1/un1_temp_a_cry_22_7
                                                         0.074      78.344 r      image_process_m0/div_m1/_l15.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000      78.344        image_process_m0/div_m1/un1_temp_a_cry_24_7
CLMA_78_24/COUT                   td                     0.074      78.418 r      image_process_m0/div_m1/_l15.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000      78.418        image_process_m0/div_m1/un1_temp_a_cry_26_7
                                                         0.074      78.492 r      image_process_m0/div_m1/_l15.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000      78.492        image_process_m0/div_m1/un1_temp_a_cry_28_7
CLMA_78_28/COUT                   td                     0.074      78.566 r      image_process_m0/div_m1/_l15.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000      78.566        image_process_m0/div_m1/un1_temp_a_cry_30_7
CLMA_78_32/Y0                     td                     0.239      78.805 r      image_process_m0/div_m1/_l15.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=42)        1.358      80.163        n188              
CLMA_58_5/Y1                      td                     0.233      80.396 r      image_process_m0/div_m1/temp_a_50[39]/gateop_perm/Z
                                  net (fanout=4)         1.575      81.971        image_process_m0/div_m1/temp_a_53[40]/n0
CLMA_106_8/COUT                   td                     0.531      82.502 r      image_process_m0/div_m1/_l16.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      82.502        image_process_m0/div_m1/un1_temp_a_cry_10_8
                                                         0.074      82.576 r      image_process_m0/div_m1/_l16.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000      82.576        image_process_m0/div_m1/un1_temp_a_cry_12_8
CLMA_106_12/COUT                  td                     0.074      82.650 r      image_process_m0/div_m1/_l16.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      82.650        image_process_m0/div_m1/un1_temp_a_cry_14_8
                                                         0.074      82.724 r      image_process_m0/div_m1/_l16.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000      82.724        image_process_m0/div_m1/un1_temp_a_cry_16_8
CLMA_106_16/COUT                  td                     0.074      82.798 r      image_process_m0/div_m1/_l16.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000      82.798        image_process_m0/div_m1/un1_temp_a_cry_18_8
                                                         0.074      82.872 r      image_process_m0/div_m1/_l16.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000      82.872        image_process_m0/div_m1/un1_temp_a_cry_20_8
CLMA_106_20/COUT                  td                     0.074      82.946 r      image_process_m0/div_m1/_l16.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000      82.946        image_process_m0/div_m1/un1_temp_a_cry_22_8
                                                         0.074      83.020 r      image_process_m0/div_m1/_l16.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000      83.020        image_process_m0/div_m1/un1_temp_a_cry_24_8
CLMA_106_24/COUT                  td                     0.074      83.094 r      image_process_m0/div_m1/_l16.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000      83.094        image_process_m0/div_m1/un1_temp_a_cry_26_8
                                                         0.074      83.168 r      image_process_m0/div_m1/_l16.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000      83.168        image_process_m0/div_m1/un1_temp_a_cry_28_8
CLMA_106_28/COUT                  td                     0.074      83.242 r      image_process_m0/div_m1/_l16.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000      83.242        image_process_m0/div_m1/un1_temp_a_cry_30_8
CLMA_106_32/Y0                    td                     0.239      83.481 r      image_process_m0/div_m1/_l16.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=44)        1.635      85.116        n189              
CLMS_78_5/Y0                      td                     0.248      85.364 r      image_process_m0/div_m1/temp_a_53[36]/gateop_perm/Z
                                  net (fanout=4)         0.984      86.348        image_process_m0/div_m1/temp_a_56[37]/n0
CLMA_102_4/COUT                   td                     0.533      86.881 r      image_process_m0/div_m1/_l17.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      86.881        image_process_m0/div_m1/un1_temp_a_cry_6_9
                                                         0.074      86.955 r      image_process_m0/div_m1/_l17.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000      86.955        image_process_m0/div_m1/un1_temp_a_cry_8_9
CLMA_102_8/COUT                   td                     0.074      87.029 r      image_process_m0/div_m1/_l17.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      87.029        image_process_m0/div_m1/un1_temp_a_cry_10_9
                                                         0.074      87.103 r      image_process_m0/div_m1/_l17.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000      87.103        image_process_m0/div_m1/un1_temp_a_cry_12_9
CLMA_102_12/COUT                  td                     0.074      87.177 r      image_process_m0/div_m1/_l17.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      87.177        image_process_m0/div_m1/un1_temp_a_cry_14_9
                                                         0.074      87.251 r      image_process_m0/div_m1/_l17.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000      87.251        image_process_m0/div_m1/un1_temp_a_cry_16_9
CLMA_102_16/COUT                  td                     0.074      87.325 r      image_process_m0/div_m1/_l17.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000      87.325        image_process_m0/div_m1/un1_temp_a_cry_18_9
                                                         0.074      87.399 r      image_process_m0/div_m1/_l17.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000      87.399        image_process_m0/div_m1/un1_temp_a_cry_20_9
CLMA_102_20/COUT                  td                     0.074      87.473 r      image_process_m0/div_m1/_l17.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000      87.473        image_process_m0/div_m1/un1_temp_a_cry_22_9
                                                         0.074      87.547 r      image_process_m0/div_m1/_l17.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000      87.547        image_process_m0/div_m1/un1_temp_a_cry_24_9
CLMA_102_24/COUT                  td                     0.074      87.621 r      image_process_m0/div_m1/_l17.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000      87.621        image_process_m0/div_m1/un1_temp_a_cry_26_9
                                                         0.074      87.695 r      image_process_m0/div_m1/_l17.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000      87.695        image_process_m0/div_m1/un1_temp_a_cry_28_9
CLMA_102_28/COUT                  td                     0.074      87.769 r      image_process_m0/div_m1/_l17.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000      87.769        image_process_m0/div_m1/un1_temp_a_cry_30_9
CLMA_102_32/Y0                    td                     0.239      88.008 r      image_process_m0/div_m1/_l17.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=43)        1.077      89.085        n190              
CLMA_94_4/Y1                      td                     0.233      89.318 r      image_process_m0/div_m1/temp_a_56[32]/gateop_perm/Z
                                  net (fanout=4)         0.923      90.241        image_process_m0/div_m1/temp_a_59[33]/n0
CLMA_118_4/COUT                   td                     0.533      90.774 r      image_process_m0/div_m1/_l18.un1_temp_a_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000      90.774        image_process_m0/div_m1/un1_temp_a_cry_2_10
                                                         0.074      90.848 r      image_process_m0/div_m1/_l18.un1_temp_a_cry_3/gateop_A2/Cout
                                                         0.000      90.848        image_process_m0/div_m1/un1_temp_a_cry_4_10
CLMA_118_8/COUT                   td                     0.074      90.922 r      image_process_m0/div_m1/_l18.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      90.922        image_process_m0/div_m1/un1_temp_a_cry_6_10
                                                         0.074      90.996 r      image_process_m0/div_m1/_l18.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000      90.996        image_process_m0/div_m1/un1_temp_a_cry_8_10
CLMA_118_12/COUT                  td                     0.074      91.070 r      image_process_m0/div_m1/_l18.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      91.070        image_process_m0/div_m1/un1_temp_a_cry_10_10
                                                         0.074      91.144 r      image_process_m0/div_m1/_l18.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000      91.144        image_process_m0/div_m1/un1_temp_a_cry_12_10
CLMA_118_16/COUT                  td                     0.074      91.218 r      image_process_m0/div_m1/_l18.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      91.218        image_process_m0/div_m1/un1_temp_a_cry_14_10
                                                         0.074      91.292 r      image_process_m0/div_m1/_l18.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000      91.292        image_process_m0/div_m1/un1_temp_a_cry_16_10
CLMA_118_20/COUT                  td                     0.074      91.366 r      image_process_m0/div_m1/_l18.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000      91.366        image_process_m0/div_m1/un1_temp_a_cry_18_10
                                                         0.074      91.440 r      image_process_m0/div_m1/_l18.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000      91.440        image_process_m0/div_m1/un1_temp_a_cry_20_10
CLMA_118_24/COUT                  td                     0.074      91.514 r      image_process_m0/div_m1/_l18.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000      91.514        image_process_m0/div_m1/un1_temp_a_cry_22_10
                                                         0.074      91.588 r      image_process_m0/div_m1/_l18.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000      91.588        image_process_m0/div_m1/un1_temp_a_cry_24_10
CLMA_118_28/COUT                  td                     0.074      91.662 r      image_process_m0/div_m1/_l18.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000      91.662        image_process_m0/div_m1/un1_temp_a_cry_26_10
                                                         0.074      91.736 r      image_process_m0/div_m1/_l18.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000      91.736        image_process_m0/div_m1/un1_temp_a_cry_28_10
CLMA_118_32/COUT                  td                     0.074      91.810 r      image_process_m0/div_m1/_l18.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000      91.810        image_process_m0/div_m1/un1_temp_a_cry_30_10
CLMA_118_36/Y0                    td                     0.239      92.049 r      image_process_m0/div_m1/_l18.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=45)        0.964      93.013        n191              
CLMA_106_9/Y1                     td                     0.491      93.504 r      image_process_m0/div_m1/temp_a_59[36]/gateop_perm/Z
                                  net (fanout=4)         1.306      94.810        image_process_m0/div_m1/temp_a_62[37]/n0
CLMA_130_5/COUT                   td                     0.533      95.343 r      image_process_m0/div_m1/_l19.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      95.343        image_process_m0/div_m1/un1_temp_a_cry_6_11
                                                         0.074      95.417 r      image_process_m0/div_m1/_l19.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000      95.417        image_process_m0/div_m1/un1_temp_a_cry_8_11
CLMA_130_9/COUT                   td                     0.074      95.491 r      image_process_m0/div_m1/_l19.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      95.491        image_process_m0/div_m1/un1_temp_a_cry_10_11
                                                         0.074      95.565 r      image_process_m0/div_m1/_l19.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000      95.565        image_process_m0/div_m1/un1_temp_a_cry_12_11
CLMA_130_13/COUT                  td                     0.074      95.639 r      image_process_m0/div_m1/_l19.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      95.639        image_process_m0/div_m1/un1_temp_a_cry_14_11
                                                         0.074      95.713 r      image_process_m0/div_m1/_l19.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000      95.713        image_process_m0/div_m1/un1_temp_a_cry_16_11
CLMA_130_17/COUT                  td                     0.074      95.787 r      image_process_m0/div_m1/_l19.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000      95.787        image_process_m0/div_m1/un1_temp_a_cry_18_11
                                                         0.074      95.861 r      image_process_m0/div_m1/_l19.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000      95.861        image_process_m0/div_m1/un1_temp_a_cry_20_11
CLMA_130_21/COUT                  td                     0.074      95.935 r      image_process_m0/div_m1/_l19.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000      95.935        image_process_m0/div_m1/un1_temp_a_cry_22_11
                                                         0.074      96.009 r      image_process_m0/div_m1/_l19.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000      96.009        image_process_m0/div_m1/un1_temp_a_cry_24_11
CLMA_130_25/COUT                  td                     0.074      96.083 r      image_process_m0/div_m1/_l19.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000      96.083        image_process_m0/div_m1/un1_temp_a_cry_26_11
                                                         0.074      96.157 r      image_process_m0/div_m1/_l19.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000      96.157        image_process_m0/div_m1/un1_temp_a_cry_28_11
CLMA_130_29/COUT                  td                     0.074      96.231 r      image_process_m0/div_m1/_l19.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000      96.231        image_process_m0/div_m1/un1_temp_a_cry_30_11
CLMA_130_33/Y0                    td                     0.239      96.470 r      image_process_m0/div_m1/_l19.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=45)        1.147      97.617        n192              
CLMA_114_4/Y1                     td                     0.233      97.850 r      image_process_m0/div_m1/temp_a_62[32]/gateop_perm/Z
                                  net (fanout=4)         0.894      98.744        image_process_m0/div_m1/temp_a_65[33]/n0
CLMA_98_0/COUT                    td                     0.533      99.277 r      image_process_m0/div_m1/_l20.un1_temp_a_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000      99.277        image_process_m0/div_m1/un1_temp_a_cry_2_12
                                                         0.074      99.351 r      image_process_m0/div_m1/_l20.un1_temp_a_cry_3/gateop_A2/Cout
                                                         0.000      99.351        image_process_m0/div_m1/un1_temp_a_cry_4_12
CLMA_98_4/COUT                    td                     0.074      99.425 r      image_process_m0/div_m1/_l20.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      99.425        image_process_m0/div_m1/un1_temp_a_cry_6_12
                                                         0.074      99.499 r      image_process_m0/div_m1/_l20.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000      99.499        image_process_m0/div_m1/un1_temp_a_cry_8_12
CLMA_98_8/COUT                    td                     0.074      99.573 r      image_process_m0/div_m1/_l20.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      99.573        image_process_m0/div_m1/un1_temp_a_cry_10_12
                                                         0.074      99.647 r      image_process_m0/div_m1/_l20.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000      99.647        image_process_m0/div_m1/un1_temp_a_cry_12_12
CLMA_98_12/COUT                   td                     0.074      99.721 r      image_process_m0/div_m1/_l20.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      99.721        image_process_m0/div_m1/un1_temp_a_cry_14_12
                                                         0.074      99.795 r      image_process_m0/div_m1/_l20.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000      99.795        image_process_m0/div_m1/un1_temp_a_cry_16_12
CLMA_98_16/COUT                   td                     0.074      99.869 r      image_process_m0/div_m1/_l20.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000      99.869        image_process_m0/div_m1/un1_temp_a_cry_18_12
                                                         0.074      99.943 r      image_process_m0/div_m1/_l20.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000      99.943        image_process_m0/div_m1/un1_temp_a_cry_20_12
CLMA_98_20/COUT                   td                     0.074     100.017 r      image_process_m0/div_m1/_l20.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     100.017        image_process_m0/div_m1/un1_temp_a_cry_22_12
                                                         0.074     100.091 r      image_process_m0/div_m1/_l20.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     100.091        image_process_m0/div_m1/un1_temp_a_cry_24_12
CLMA_98_24/COUT                   td                     0.074     100.165 r      image_process_m0/div_m1/_l20.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     100.165        image_process_m0/div_m1/un1_temp_a_cry_26_12
                                                         0.074     100.239 r      image_process_m0/div_m1/_l20.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     100.239        image_process_m0/div_m1/un1_temp_a_cry_28_12
CLMA_98_28/COUT                   td                     0.074     100.313 r      image_process_m0/div_m1/_l20.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     100.313        image_process_m0/div_m1/un1_temp_a_cry_30_12
CLMA_98_32/Y0                     td                     0.239     100.552 r      image_process_m0/div_m1/_l20.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=54)        1.187     101.739        n193              
CLMS_114_9/Y1                     td                     0.233     101.972 r      image_process_m0/div_m1/temp_a_65[34]/gateop_perm/Z
                                  net (fanout=4)         0.941     102.913        image_process_m0/div_m1/temp_a_68[35]/n0
                                                         0.479     103.392 r      image_process_m0/div_m1/_l21.un1_temp_a_cry_3/gateop_A2/Cout
                                                         0.000     103.392        image_process_m0/div_m1/un1_temp_a_cry_4_13
CLMA_126_4/COUT                   td                     0.074     103.466 r      image_process_m0/div_m1/_l21.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000     103.466        image_process_m0/div_m1/un1_temp_a_cry_6_13
                                                         0.074     103.540 r      image_process_m0/div_m1/_l21.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000     103.540        image_process_m0/div_m1/un1_temp_a_cry_8_13
CLMA_126_8/COUT                   td                     0.074     103.614 r      image_process_m0/div_m1/_l21.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000     103.614        image_process_m0/div_m1/un1_temp_a_cry_10_13
                                                         0.074     103.688 r      image_process_m0/div_m1/_l21.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000     103.688        image_process_m0/div_m1/un1_temp_a_cry_12_13
CLMA_126_12/COUT                  td                     0.074     103.762 r      image_process_m0/div_m1/_l21.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000     103.762        image_process_m0/div_m1/un1_temp_a_cry_14_13
                                                         0.074     103.836 r      image_process_m0/div_m1/_l21.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000     103.836        image_process_m0/div_m1/un1_temp_a_cry_16_13
CLMA_126_16/COUT                  td                     0.074     103.910 r      image_process_m0/div_m1/_l21.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000     103.910        image_process_m0/div_m1/un1_temp_a_cry_18_13
                                                         0.074     103.984 r      image_process_m0/div_m1/_l21.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000     103.984        image_process_m0/div_m1/un1_temp_a_cry_20_13
CLMA_126_20/COUT                  td                     0.074     104.058 r      image_process_m0/div_m1/_l21.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     104.058        image_process_m0/div_m1/un1_temp_a_cry_22_13
                                                         0.074     104.132 r      image_process_m0/div_m1/_l21.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     104.132        image_process_m0/div_m1/un1_temp_a_cry_24_13
CLMA_126_24/COUT                  td                     0.074     104.206 r      image_process_m0/div_m1/_l21.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     104.206        image_process_m0/div_m1/un1_temp_a_cry_26_13
                                                         0.074     104.280 r      image_process_m0/div_m1/_l21.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     104.280        image_process_m0/div_m1/un1_temp_a_cry_28_13
CLMA_126_28/COUT                  td                     0.074     104.354 r      image_process_m0/div_m1/_l21.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     104.354        image_process_m0/div_m1/un1_temp_a_cry_30_13
CLMA_126_32/Y0                    td                     0.239     104.593 r      image_process_m0/div_m1/_l21.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=49)        0.984     105.577        n194              
CLMA_118_21/Y2                    td                     0.353     105.930 r      image_process_m0/div_m1/temp_a_68[37]/gateop_perm/Z
                                  net (fanout=4)         0.911     106.841        image_process_m0/div_m1/temp_a_71[38]/n0
                                                         0.585     107.426 r      image_process_m0/div_m1/_l22.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000     107.426        image_process_m0/div_m1/un1_temp_a_cry_8_14
CLMS_126_29/COUT                  td                     0.074     107.500 r      image_process_m0/div_m1/_l22.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000     107.500        image_process_m0/div_m1/un1_temp_a_cry_10_14
                                                         0.074     107.574 r      image_process_m0/div_m1/_l22.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000     107.574        image_process_m0/div_m1/un1_temp_a_cry_12_14
CLMS_126_33/COUT                  td                     0.074     107.648 r      image_process_m0/div_m1/_l22.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000     107.648        image_process_m0/div_m1/un1_temp_a_cry_14_14
                                                         0.074     107.722 r      image_process_m0/div_m1/_l22.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000     107.722        image_process_m0/div_m1/un1_temp_a_cry_16_14
CLMS_126_37/COUT                  td                     0.074     107.796 r      image_process_m0/div_m1/_l22.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000     107.796        image_process_m0/div_m1/un1_temp_a_cry_18_14
                                                         0.074     107.870 r      image_process_m0/div_m1/_l22.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000     107.870        image_process_m0/div_m1/un1_temp_a_cry_20_14
CLMS_126_41/COUT                  td                     0.074     107.944 r      image_process_m0/div_m1/_l22.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     107.944        image_process_m0/div_m1/un1_temp_a_cry_22_14
                                                         0.074     108.018 r      image_process_m0/div_m1/_l22.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     108.018        image_process_m0/div_m1/un1_temp_a_cry_24_14
CLMS_126_45/COUT                  td                     0.074     108.092 r      image_process_m0/div_m1/_l22.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     108.092        image_process_m0/div_m1/un1_temp_a_cry_26_14
                                                         0.074     108.166 r      image_process_m0/div_m1/_l22.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     108.166        image_process_m0/div_m1/un1_temp_a_cry_28_14
CLMS_126_49/COUT                  td                     0.074     108.240 r      image_process_m0/div_m1/_l22.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     108.240        image_process_m0/div_m1/un1_temp_a_cry_30_14
CLMS_126_53/Y0                    td                     0.239     108.479 r      image_process_m0/div_m1/_l22.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=47)        0.689     109.168        n195              
CLMA_126_36/Y0                    td                     0.248     109.416 r      image_process_m0/div_m1/temp_a_71[34]/gateop_perm/Z
                                  net (fanout=4)         0.977     110.393        image_process_m0/div_m1/temp_a_74[35]/n0
                                                         0.479     110.872 r      image_process_m0/div_m1/_l23.un1_temp_a_cry_3/gateop_A2/Cout
                                                         0.000     110.872        image_process_m0/div_m1/un1_temp_a_cry_4_15
CLMA_130_36/COUT                  td                     0.074     110.946 r      image_process_m0/div_m1/_l23.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000     110.946        image_process_m0/div_m1/un1_temp_a_cry_6_15
                                                         0.074     111.020 r      image_process_m0/div_m1/_l23.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000     111.020        image_process_m0/div_m1/un1_temp_a_cry_8_15
CLMA_130_40/COUT                  td                     0.074     111.094 r      image_process_m0/div_m1/_l23.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000     111.094        image_process_m0/div_m1/un1_temp_a_cry_10_15
                                                         0.074     111.168 r      image_process_m0/div_m1/_l23.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000     111.168        image_process_m0/div_m1/un1_temp_a_cry_12_15
CLMA_130_44/COUT                  td                     0.074     111.242 r      image_process_m0/div_m1/_l23.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000     111.242        image_process_m0/div_m1/un1_temp_a_cry_14_15
                                                         0.074     111.316 r      image_process_m0/div_m1/_l23.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000     111.316        image_process_m0/div_m1/un1_temp_a_cry_16_15
CLMA_130_48/COUT                  td                     0.074     111.390 r      image_process_m0/div_m1/_l23.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000     111.390        image_process_m0/div_m1/un1_temp_a_cry_18_15
                                                         0.074     111.464 r      image_process_m0/div_m1/_l23.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000     111.464        image_process_m0/div_m1/un1_temp_a_cry_20_15
CLMA_130_52/COUT                  td                     0.074     111.538 r      image_process_m0/div_m1/_l23.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     111.538        image_process_m0/div_m1/un1_temp_a_cry_22_15
                                                         0.074     111.612 r      image_process_m0/div_m1/_l23.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     111.612        image_process_m0/div_m1/un1_temp_a_cry_24_15
CLMA_130_56/COUT                  td                     0.074     111.686 r      image_process_m0/div_m1/_l23.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     111.686        image_process_m0/div_m1/un1_temp_a_cry_26_15
                                                         0.074     111.760 r      image_process_m0/div_m1/_l23.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     111.760        image_process_m0/div_m1/un1_temp_a_cry_28_15
CLMA_130_64/COUT                  td                     0.074     111.834 r      image_process_m0/div_m1/_l23.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     111.834        image_process_m0/div_m1/un1_temp_a_cry_30_15
CLMA_130_68/Y0                    td                     0.239     112.073 r      image_process_m0/div_m1/_l23.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=45)        1.724     113.797        n196              
CLMA_90_41/Y0                     td                     0.187     113.984 r      image_process_m0/div_m1/temp_a_74[33]/gateop_perm/Z
                                  net (fanout=4)         1.404     115.388        image_process_m0/div_m1/temp_a_77[34]/n0
                                                         0.585     115.973 r      image_process_m0/div_m1/_l24.un1_temp_a_cry_3/gateop_A2/Cout
                                                         0.000     115.973        image_process_m0/div_m1/un1_temp_a_cry_4_16
CLMA_50_36/COUT                   td                     0.074     116.047 r      image_process_m0/div_m1/_l24.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000     116.047        image_process_m0/div_m1/un1_temp_a_cry_6_16
                                                         0.074     116.121 r      image_process_m0/div_m1/_l24.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000     116.121        image_process_m0/div_m1/un1_temp_a_cry_8_16
CLMA_50_40/COUT                   td                     0.074     116.195 r      image_process_m0/div_m1/_l24.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000     116.195        image_process_m0/div_m1/un1_temp_a_cry_10_16
                                                         0.074     116.269 r      image_process_m0/div_m1/_l24.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000     116.269        image_process_m0/div_m1/un1_temp_a_cry_12_16
CLMA_50_44/COUT                   td                     0.074     116.343 r      image_process_m0/div_m1/_l24.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000     116.343        image_process_m0/div_m1/un1_temp_a_cry_14_16
                                                         0.074     116.417 r      image_process_m0/div_m1/_l24.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000     116.417        image_process_m0/div_m1/un1_temp_a_cry_16_16
CLMA_50_48/COUT                   td                     0.074     116.491 r      image_process_m0/div_m1/_l24.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000     116.491        image_process_m0/div_m1/un1_temp_a_cry_18_16
                                                         0.074     116.565 r      image_process_m0/div_m1/_l24.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000     116.565        image_process_m0/div_m1/un1_temp_a_cry_20_16
CLMA_50_52/COUT                   td                     0.074     116.639 r      image_process_m0/div_m1/_l24.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     116.639        image_process_m0/div_m1/un1_temp_a_cry_22_16
                                                         0.074     116.713 r      image_process_m0/div_m1/_l24.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     116.713        image_process_m0/div_m1/un1_temp_a_cry_24_16
CLMA_50_56/COUT                   td                     0.074     116.787 r      image_process_m0/div_m1/_l24.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     116.787        image_process_m0/div_m1/un1_temp_a_cry_26_16
                                                         0.074     116.861 r      image_process_m0/div_m1/_l24.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     116.861        image_process_m0/div_m1/un1_temp_a_cry_28_16
CLMA_50_64/COUT                   td                     0.074     116.935 r      image_process_m0/div_m1/_l24.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     116.935        image_process_m0/div_m1/un1_temp_a_cry_30_16
CLMA_50_68/Y0                     td                     0.239     117.174 r      image_process_m0/div_m1/_l24.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=43)        1.536     118.710        n197              
CLMA_82_40/Y0                     td                     0.248     118.958 r      image_process_m0/div_m1/temp_a_77[35]/gateop_perm/Z
                                  net (fanout=4)         0.922     119.880        image_process_m0/div_m1/temp_a_80[36]/n0
CLMA_94_44/COUT                   td                     0.531     120.411 r      image_process_m0/div_m1/_l25.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000     120.411        image_process_m0/div_m1/un1_temp_a_cry_6_17
                                                         0.074     120.485 r      image_process_m0/div_m1/_l25.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000     120.485        image_process_m0/div_m1/un1_temp_a_cry_8_17
CLMA_94_48/COUT                   td                     0.074     120.559 r      image_process_m0/div_m1/_l25.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000     120.559        image_process_m0/div_m1/un1_temp_a_cry_10_17
                                                         0.074     120.633 r      image_process_m0/div_m1/_l25.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000     120.633        image_process_m0/div_m1/un1_temp_a_cry_12_17
CLMA_94_52/COUT                   td                     0.074     120.707 r      image_process_m0/div_m1/_l25.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000     120.707        image_process_m0/div_m1/un1_temp_a_cry_14_17
                                                         0.074     120.781 r      image_process_m0/div_m1/_l25.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000     120.781        image_process_m0/div_m1/un1_temp_a_cry_16_17
CLMA_94_56/COUT                   td                     0.074     120.855 r      image_process_m0/div_m1/_l25.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000     120.855        image_process_m0/div_m1/un1_temp_a_cry_18_17
                                                         0.074     120.929 r      image_process_m0/div_m1/_l25.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000     120.929        image_process_m0/div_m1/un1_temp_a_cry_20_17
CLMA_94_64/COUT                   td                     0.074     121.003 r      image_process_m0/div_m1/_l25.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     121.003        image_process_m0/div_m1/un1_temp_a_cry_22_17
                                                         0.074     121.077 r      image_process_m0/div_m1/_l25.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     121.077        image_process_m0/div_m1/un1_temp_a_cry_24_17
CLMA_94_68/COUT                   td                     0.074     121.151 r      image_process_m0/div_m1/_l25.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     121.151        image_process_m0/div_m1/un1_temp_a_cry_26_17
                                                         0.074     121.225 r      image_process_m0/div_m1/_l25.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     121.225        image_process_m0/div_m1/un1_temp_a_cry_28_17
CLMA_94_72/COUT                   td                     0.074     121.299 r      image_process_m0/div_m1/_l25.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     121.299        image_process_m0/div_m1/un1_temp_a_cry_30_17
CLMA_94_76/Y0                     td                     0.239     121.538 r      image_process_m0/div_m1/_l25.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=45)        1.015     122.553        n198              
CLMA_114_48/Y0                    td                     0.351     122.904 r      image_process_m0/div_m1/temp_a_80[43]/gateop_perm/Z
                                  net (fanout=4)         1.328     124.232        image_process_m0/div_m1/temp_a_83[44]/n0
CLMS_86_81/COUT                   td                     0.531     124.763 r      image_process_m0/div_m1/_l26.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000     124.763        image_process_m0/div_m1/un1_temp_a_cry_14_18
                                                         0.074     124.837 r      image_process_m0/div_m1/_l26.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000     124.837        image_process_m0/div_m1/un1_temp_a_cry_16_18
CLMS_86_85/COUT                   td                     0.074     124.911 r      image_process_m0/div_m1/_l26.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000     124.911        image_process_m0/div_m1/un1_temp_a_cry_18_18
                                                         0.074     124.985 r      image_process_m0/div_m1/_l26.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000     124.985        image_process_m0/div_m1/un1_temp_a_cry_20_18
CLMS_86_89/COUT                   td                     0.074     125.059 r      image_process_m0/div_m1/_l26.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     125.059        image_process_m0/div_m1/un1_temp_a_cry_22_18
                                                         0.074     125.133 r      image_process_m0/div_m1/_l26.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     125.133        image_process_m0/div_m1/un1_temp_a_cry_24_18
CLMS_86_93/COUT                   td                     0.074     125.207 r      image_process_m0/div_m1/_l26.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     125.207        image_process_m0/div_m1/un1_temp_a_cry_26_18
                                                         0.074     125.281 r      image_process_m0/div_m1/_l26.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     125.281        image_process_m0/div_m1/un1_temp_a_cry_28_18
CLMS_86_97/COUT                   td                     0.074     125.355 r      image_process_m0/div_m1/_l26.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     125.355        image_process_m0/div_m1/un1_temp_a_cry_30_18
CLMS_86_101/Y0                    td                     0.239     125.594 r      image_process_m0/div_m1/_l26.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=43)        1.446     127.040        n199              
CLMA_126_72/Y0                    td                     0.248     127.288 r      image_process_m0/div_m1/temp_a_83[37]/gateop_perm/Z
                                  net (fanout=4)         0.813     128.101        image_process_m0/div_m1/temp_a_86[38]/n0
                                                         0.585     128.686 r      image_process_m0/div_m1/_l27.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000     128.686        image_process_m0/div_m1/un1_temp_a_cry_8
CLMA_118_89/COUT                  td                     0.074     128.760 r      image_process_m0/div_m1/_l27.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000     128.760        image_process_m0/div_m1/un1_temp_a_cry_10
                                                         0.074     128.834 r      image_process_m0/div_m1/_l27.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000     128.834        image_process_m0/div_m1/un1_temp_a_cry_12
CLMA_118_93/COUT                  td                     0.074     128.908 r      image_process_m0/div_m1/_l27.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000     128.908        image_process_m0/div_m1/un1_temp_a_cry_14
                                                         0.074     128.982 r      image_process_m0/div_m1/_l27.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000     128.982        image_process_m0/div_m1/un1_temp_a_cry_16
CLMA_118_97/COUT                  td                     0.074     129.056 r      image_process_m0/div_m1/_l27.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000     129.056        image_process_m0/div_m1/un1_temp_a_cry_18
                                                         0.074     129.130 r      image_process_m0/div_m1/_l27.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000     129.130        image_process_m0/div_m1/un1_temp_a_cry_20
CLMA_118_101/COUT                 td                     0.074     129.204 r      image_process_m0/div_m1/_l27.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     129.204        image_process_m0/div_m1/un1_temp_a_cry_22
                                                         0.074     129.278 r      image_process_m0/div_m1/_l27.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     129.278        image_process_m0/div_m1/un1_temp_a_cry_24
CLMA_118_105/COUT                 td                     0.074     129.352 r      image_process_m0/div_m1/_l27.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     129.352        image_process_m0/div_m1/un1_temp_a_cry_26
                                                         0.074     129.426 r      image_process_m0/div_m1/_l27.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     129.426        image_process_m0/div_m1/un1_temp_a_cry_28
CLMA_118_109/COUT                 td                     0.074     129.500 r      image_process_m0/div_m1/_l27.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     129.500        image_process_m0/div_m1/un1_temp_a_cry_30
CLMA_118_113/Y0                   td                     0.239     129.739 r      image_process_m0/div_m1/_l27.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=46)        1.339     131.078        n200              
CLMA_106_76/Y0                    td                     0.248     131.326 r      image_process_m0/div_m1/temp_a_86[33]/gateop_perm/Z
                                  net (fanout=4)         1.048     132.374        image_process_m0/div_m1/temp_a_89[34]/n0
                                                         0.585     132.959 r      image_process_m0/div_m1/_l28.un1_temp_a_cry_3/gateop_A2/Cout
                                                         0.000     132.959        image_process_m0/div_m1/un1_temp_a_cry_4_0
CLMA_126_84/COUT                  td                     0.074     133.033 r      image_process_m0/div_m1/_l28.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000     133.033        image_process_m0/div_m1/un1_temp_a_cry_6_0
                                                         0.074     133.107 r      image_process_m0/div_m1/_l28.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000     133.107        image_process_m0/div_m1/un1_temp_a_cry_8_0
CLMA_126_88/COUT                  td                     0.074     133.181 r      image_process_m0/div_m1/_l28.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000     133.181        image_process_m0/div_m1/un1_temp_a_cry_10_0
                                                         0.074     133.255 r      image_process_m0/div_m1/_l28.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000     133.255        image_process_m0/div_m1/un1_temp_a_cry_12_0
CLMA_126_92/COUT                  td                     0.074     133.329 r      image_process_m0/div_m1/_l28.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000     133.329        image_process_m0/div_m1/un1_temp_a_cry_14_0
                                                         0.074     133.403 r      image_process_m0/div_m1/_l28.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000     133.403        image_process_m0/div_m1/un1_temp_a_cry_16_0
CLMA_126_96/COUT                  td                     0.074     133.477 r      image_process_m0/div_m1/_l28.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000     133.477        image_process_m0/div_m1/un1_temp_a_cry_18_0
                                                         0.074     133.551 r      image_process_m0/div_m1/_l28.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000     133.551        image_process_m0/div_m1/un1_temp_a_cry_20_0
CLMA_126_100/COUT                 td                     0.074     133.625 r      image_process_m0/div_m1/_l28.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     133.625        image_process_m0/div_m1/un1_temp_a_cry_22_0
                                                         0.074     133.699 r      image_process_m0/div_m1/_l28.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     133.699        image_process_m0/div_m1/un1_temp_a_cry_24_0
CLMA_126_104/COUT                 td                     0.074     133.773 r      image_process_m0/div_m1/_l28.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     133.773        image_process_m0/div_m1/un1_temp_a_cry_26_0
                                                         0.074     133.847 r      image_process_m0/div_m1/_l28.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     133.847        image_process_m0/div_m1/un1_temp_a_cry_28_0
CLMA_126_108/COUT                 td                     0.074     133.921 r      image_process_m0/div_m1/_l28.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     133.921        image_process_m0/div_m1/un1_temp_a_cry_30_0
CLMA_126_112/Y0                   td                     0.239     134.160 r      image_process_m0/div_m1/_l28.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=44)        1.364     135.524        n201              
CLMA_102_84/Y0                    td                     0.478     136.002 r      image_process_m0/div_m1/temp_a_89[35]/gateop_perm/Z
                                  net (fanout=4)         1.300     137.302        image_process_m0/div_m1/temp_a_92[36]/n0
CLMA_114_92/COUT                  td                     0.531     137.833 r      image_process_m0/div_m1/_l29.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000     137.833        image_process_m0/div_m1/un1_temp_a_cry_6_1
                                                         0.074     137.907 r      image_process_m0/div_m1/_l29.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000     137.907        image_process_m0/div_m1/un1_temp_a_cry_8_1
CLMA_114_96/COUT                  td                     0.074     137.981 r      image_process_m0/div_m1/_l29.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000     137.981        image_process_m0/div_m1/un1_temp_a_cry_10_1
                                                         0.074     138.055 r      image_process_m0/div_m1/_l29.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000     138.055        image_process_m0/div_m1/un1_temp_a_cry_12_1
CLMA_114_100/COUT                 td                     0.074     138.129 r      image_process_m0/div_m1/_l29.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000     138.129        image_process_m0/div_m1/un1_temp_a_cry_14_1
                                                         0.074     138.203 r      image_process_m0/div_m1/_l29.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000     138.203        image_process_m0/div_m1/un1_temp_a_cry_16_1
CLMA_114_104/COUT                 td                     0.074     138.277 r      image_process_m0/div_m1/_l29.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000     138.277        image_process_m0/div_m1/un1_temp_a_cry_18_1
                                                         0.074     138.351 r      image_process_m0/div_m1/_l29.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000     138.351        image_process_m0/div_m1/un1_temp_a_cry_20_1
CLMA_114_108/COUT                 td                     0.074     138.425 r      image_process_m0/div_m1/_l29.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     138.425        image_process_m0/div_m1/un1_temp_a_cry_22_1
                                                         0.074     138.499 r      image_process_m0/div_m1/_l29.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     138.499        image_process_m0/div_m1/un1_temp_a_cry_24_1
CLMA_114_112/COUT                 td                     0.074     138.573 r      image_process_m0/div_m1/_l29.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     138.573        image_process_m0/div_m1/un1_temp_a_cry_26_1
                                                         0.074     138.647 r      image_process_m0/div_m1/_l29.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     138.647        image_process_m0/div_m1/un1_temp_a_cry_28_1
CLMA_114_116/COUT                 td                     0.074     138.721 r      image_process_m0/div_m1/_l29.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     138.721        image_process_m0/div_m1/un1_temp_a_cry_30_1
CLMA_114_120/Y0                   td                     0.239     138.960 r      image_process_m0/div_m1/_l29.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=43)        1.614     140.574        n202              
CLMA_90_97/Y0                     td                     0.248     140.822 r      image_process_m0/div_m1/temp_a_92[45]/gateop_perm/Z
                                  net (fanout=4)         1.220     142.042        image_process_m0/div_m1/temp_a_92[45]/n3
                                                         0.585     142.627 r      image_process_m0/div_m1/_l30.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000     142.627        image_process_m0/div_m1/un1_temp_a_cry_16_2
CLMS_126_101/COUT                 td                     0.074     142.701 r      image_process_m0/div_m1/_l30.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000     142.701        image_process_m0/div_m1/un1_temp_a_cry_18_2
                                                         0.074     142.775 r      image_process_m0/div_m1/_l30.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000     142.775        image_process_m0/div_m1/un1_temp_a_cry_20_2
CLMS_126_105/COUT                 td                     0.074     142.849 r      image_process_m0/div_m1/_l30.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     142.849        image_process_m0/div_m1/un1_temp_a_cry_22_2
                                                         0.074     142.923 r      image_process_m0/div_m1/_l30.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     142.923        image_process_m0/div_m1/un1_temp_a_cry_24_2
CLMS_126_109/COUT                 td                     0.074     142.997 r      image_process_m0/div_m1/_l30.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     142.997        image_process_m0/div_m1/un1_temp_a_cry_26_2
                                                         0.074     143.071 r      image_process_m0/div_m1/_l30.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     143.071        image_process_m0/div_m1/un1_temp_a_cry_28_2
CLMS_126_113/COUT                 td                     0.074     143.145 r      image_process_m0/div_m1/_l30.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     143.145        image_process_m0/div_m1/un1_temp_a_cry_30_2
CLMS_126_117/Y0                   td                     0.239     143.384 r      image_process_m0/div_m1/_l30.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=32)        1.349     144.733        n203              
CLMA_106_80/Y1                    td                     0.233     144.966 r      image_process_m0/div_m1/_l31.un1_temp_a_cry_6_cco/gateop_perm/Z
                                  net (fanout=1)         1.392     146.358        image_process_m0/div_m1/un1_temp_a_cry_6_cco
CLMA_130_85/COUT                  td                     0.533     146.891 r      image_process_m0/div_m1/_l31.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000     146.891        image_process_m0/div_m1/un1_temp_a_cry_6_3
                                                         0.074     146.965 r      image_process_m0/div_m1/_l31.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000     146.965        image_process_m0/div_m1/un1_temp_a_cry_8_3
CLMA_130_89/COUT                  td                     0.074     147.039 r      image_process_m0/div_m1/_l31.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000     147.039        image_process_m0/div_m1/un1_temp_a_cry_10_3
                                                         0.074     147.113 r      image_process_m0/div_m1/_l31.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000     147.113        image_process_m0/div_m1/un1_temp_a_cry_12_3
CLMA_130_93/COUT                  td                     0.074     147.187 r      image_process_m0/div_m1/_l31.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000     147.187        image_process_m0/div_m1/un1_temp_a_cry_14_3
                                                         0.074     147.261 r      image_process_m0/div_m1/_l31.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000     147.261        image_process_m0/div_m1/un1_temp_a_cry_16_3
CLMA_130_97/COUT                  td                     0.074     147.335 r      image_process_m0/div_m1/_l31.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000     147.335        image_process_m0/div_m1/un1_temp_a_cry_18_3
                                                         0.074     147.409 r      image_process_m0/div_m1/_l31.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000     147.409        image_process_m0/div_m1/un1_temp_a_cry_20_3
CLMA_130_101/COUT                 td                     0.074     147.483 r      image_process_m0/div_m1/_l31.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     147.483        image_process_m0/div_m1/un1_temp_a_cry_22_3
                                                         0.074     147.557 r      image_process_m0/div_m1/_l31.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     147.557        image_process_m0/div_m1/un1_temp_a_cry_24_3
CLMA_130_105/COUT                 td                     0.074     147.631 r      image_process_m0/div_m1/_l31.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     147.631        image_process_m0/div_m1/un1_temp_a_cry_26_3
                                                         0.074     147.705 r      image_process_m0/div_m1/_l31.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     147.705        image_process_m0/div_m1/un1_temp_a_cry_28_3
CLMA_130_109/COUT                 td                     0.074     147.779 r      image_process_m0/div_m1/_l31.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     147.779        image_process_m0/div_m1/un1_temp_a_cry_30_3
CLMA_130_113/Y0                   td                     0.239     148.018 r      image_process_m0/div_m1/_l31.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=1)         0.793     148.811        n204              
                                                         0.479     149.290 r      image_process_m0/un1_wr_burst_addr_start_1_4_cry_0_0_cin/gateop_A2/Cout
                                                         0.000     149.290        image_process_m0/un1_wr_burst_addr_start_1_4_cry_0_0_Z
CLMS_114_105/COUT                 td                     0.074     149.364 r      image_process_m0/un1_wr_burst_addr_start_1_4_cry_1_0/gateop_A2/Cout
                                  net (fanout=1)         0.000     149.364        image_process_m0/un1_wr_burst_addr_start_1_4_cry_2
                                                         0.074     149.438 r      image_process_m0/un1_wr_burst_addr_start_1_4_cry_3_0/gateop_A2/Cout
                                                         0.000     149.438        image_process_m0/un1_wr_burst_addr_start_1_4_cry_4
CLMS_114_109/COUT                 td                     0.074     149.512 r      image_process_m0/un1_wr_burst_addr_start_1_4_cry_5_0/gateop_A2/Cout
                                  net (fanout=1)         0.000     149.512        image_process_m0/un1_wr_burst_addr_start_1_4_cry_6_0_Z
                                                         0.074     149.586 r      image_process_m0/un1_wr_burst_addr_start_1_4_cry_7_0/gateop_A2/Cout
                                                         0.000     149.586        image_process_m0/un1_wr_burst_addr_start_1_4_cry_8_0_Z
CLMS_114_113/COUT                 td                     0.074     149.660 r      image_process_m0/un1_wr_burst_addr_start_1_4_cry_9_0/gateop_A2/Cout
                                  net (fanout=1)         0.000     149.660        image_process_m0/un1_wr_burst_addr_start_1_4_cry_10_0_Z
                                                         0.074     149.734 r      image_process_m0/un1_wr_burst_addr_start_1_4_cry_11_0/gateop_A2/Cout
                                                         0.000     149.734        image_process_m0/un1_wr_burst_addr_start_1_4_cry_12
CLMS_114_117/Y3                   td                     0.489     150.223 r      image_process_m0/un1_wr_burst_addr_start_1_4_cry_13_0/gateop_A2/Y1
                                  net (fanout=1)         1.089     151.312        image_process_m0/un1_wr_burst_addr_start_1_4 [24]
CLMA_94_104/Y0                    td                     0.248     151.560 r      image_process_m0/un1_wr_burst_addr_start_1_axb_24/gateop_perm/Z
                                  net (fanout=1)         0.900     152.460        image_process_m0/un1_wr_burst_addr_start_1_s_24/n2
CLMA_78_108/D2                                                             r      image_process_m0/rd_burst_addr[24]/opit_0_inv_A2Q21/I12

Data arrival time                                                  152.460        Logic Levels: 257 
                                                                                  Logic: 65.371ns(43.618%), Route: 84.500ns(56.382%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.589    1002.589                          

CLMA_78_108/CLK                                                   1002.589 r      image_process_m0/rd_burst_addr[24]/opit_0_inv_A2Q21/CLK
Setup time                                              -0.449    1002.140                          

Data required time                                                1002.140                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.140                          
Data arrival time                                                 -152.460                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        849.680                          
====================================================================================================

====================================================================================================

Startpoint  : image_process_m0/write_read_len[3]/opit_0_inv_A2Q21/CLK
Endpoint    : image_process_m0/rd_burst_addr[24]/opit_0_inv_A2Q21/Cin
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_66_120/CLK                                          0.000       2.589 r      image_process_m0/write_read_len[3]/opit_0_inv_A2Q21/CLK
CLMA_66_120/Q0                    tco                    0.284       2.873 r      image_process_m0/write_read_len[3]/opit_0_inv_A2Q21/Q0
                                  net (fanout=8)         1.830       4.703        image_process_m0/un17lto8/n2
APM_110_88/P[2]                   td                     2.593       7.296 r      image_process_m0/un1_write_read_len_2_0_17_0_.DSP_GUT/gopapm/P[2]
                                  net (fanout=1)         1.200       8.496        image_process_m0/trans_z_temp_cry_1/n2
CLMA_130_80/COUT                  td                     0.531       9.027 r      image_process_m0/trans_z_temp_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000       9.027        image_process_m0/trans_z_temp_cry_2_Z
                                                         0.074       9.101 r      image_process_m0/trans_z_temp_cry_3/gateop_A2/Cout
                                                         0.000       9.101        image_process_m0/trans_z_temp_cry_4_Z
CLMA_130_84/COUT                  td                     0.074       9.175 r      image_process_m0/trans_z_temp_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000       9.175        image_process_m0/trans_z_temp_cry_6_Z
                                                         0.074       9.249 r      image_process_m0/trans_z_temp_cry_7/gateop_A2/Cout
                                                         0.000       9.249        image_process_m0/trans_z_temp_cry_8_Z
CLMA_130_88/COUT                  td                     0.074       9.323 r      image_process_m0/trans_z_temp_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000       9.323        image_process_m0/trans_z_temp_cry_10_Z
                                                         0.074       9.397 r      image_process_m0/trans_z_temp_cry_11/gateop_A2/Cout
                                                         0.000       9.397        image_process_m0/trans_z_temp_cry_12_Z
CLMA_130_92/Y3                    td                     0.489       9.886 r      image_process_m0/trans_z_temp_cry_13/gateop_A2/Y1
                                  net (fanout=152)       2.617      12.503        image_process_m0/dsp_join_kb_79 [15]
                                                         0.585      13.088 r      image_process_m0/div_m1/_l0.un1_a_cry_15/gateop_A2/Cout
                                                         0.000      13.088        image_process_m0/div_m1/un1_a_cry_16
CLMS_94_157/Y3                    td                     0.489      13.577 r      image_process_m0/div_m1/_l0.un1_a_cry_17/gateop_A2/Y1
                                  net (fanout=10)        2.009      15.586        n173              
CLMA_54_116/Y0                    td                     0.187      15.773 r      image_process_m0/div_m1/_l1.un1_a_cry_1_cco/gateop_perm/Z
                                  net (fanout=1)         0.837      16.610        image_process_m0/div_m1/un1_a_cry_1_cco_4
CLMA_78_112/COUT                  td                     0.531      17.141 r      image_process_m0/div_m1/_l1.un1_a_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000      17.141        image_process_m0/div_m1/un1_a_cry_2_0
                                                         0.074      17.215 r      image_process_m0/div_m1/_l1.un1_a_cry_3/gateop_A2/Cout
                                                         0.000      17.215        image_process_m0/div_m1/un1_a_cry_4_0
CLMA_78_116/COUT                  td                     0.074      17.289 r      image_process_m0/div_m1/_l1.un1_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      17.289        image_process_m0/div_m1/un1_a_cry_6_0
                                                         0.074      17.363 r      image_process_m0/div_m1/_l1.un1_a_cry_7/gateop_A2/Cout
                                                         0.000      17.363        image_process_m0/div_m1/un1_a_cry_8_0
CLMA_78_120/COUT                  td                     0.074      17.437 r      image_process_m0/div_m1/_l1.un1_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      17.437        image_process_m0/div_m1/un1_a_cry_10_0
                                                         0.074      17.511 r      image_process_m0/div_m1/_l1.un1_a_cry_11/gateop_A2/Cout
                                                         0.000      17.511        image_process_m0/div_m1/un1_a_cry_12_0
CLMA_78_124/COUT                  td                     0.074      17.585 r      image_process_m0/div_m1/_l1.un1_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      17.585        image_process_m0/div_m1/un1_a_cry_14_0
                                                         0.074      17.659 r      image_process_m0/div_m1/_l1.un1_a_cry_15/gateop_A2/Cout
                                                         0.000      17.659        image_process_m0/div_m1/un1_a_cry_16_0
CLMA_78_128/Y3                    td                     0.489      18.148 r      image_process_m0/div_m1/_l1.un1_a_cry_17/gateop_A2/Y1
                                  net (fanout=13)        0.716      18.864        n174              
CLMS_86_121/Y0                    td                     0.248      19.112 r      image_process_m0/div_m1/_l2.un1_a_cry_1_cco/gateop_perm/Z
                                  net (fanout=1)         0.484      19.596        image_process_m0/div_m1/un1_a_cry_1_cco_3
CLMA_90_120/COUT                  td                     0.531      20.127 r      image_process_m0/div_m1/_l2.un1_a_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000      20.127        image_process_m0/div_m1/un1_a_cry_2_1
                                                         0.074      20.201 r      image_process_m0/div_m1/_l2.un1_a_cry_3/gateop_A2/Cout
                                                         0.000      20.201        image_process_m0/div_m1/un1_a_cry_4_1
CLMA_90_124/COUT                  td                     0.074      20.275 r      image_process_m0/div_m1/_l2.un1_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      20.275        image_process_m0/div_m1/un1_a_cry_6_1
                                                         0.074      20.349 r      image_process_m0/div_m1/_l2.un1_a_cry_7/gateop_A2/Cout
                                                         0.000      20.349        image_process_m0/div_m1/un1_a_cry_8_1
CLMA_90_128/COUT                  td                     0.074      20.423 r      image_process_m0/div_m1/_l2.un1_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      20.423        image_process_m0/div_m1/un1_a_cry_10_1
                                                         0.074      20.497 r      image_process_m0/div_m1/_l2.un1_a_cry_11/gateop_A2/Cout
                                                         0.000      20.497        image_process_m0/div_m1/un1_a_cry_12_1
CLMA_90_132/COUT                  td                     0.074      20.571 r      image_process_m0/div_m1/_l2.un1_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      20.571        image_process_m0/div_m1/un1_a_cry_14_1
                                                         0.074      20.645 r      image_process_m0/div_m1/_l2.un1_a_cry_15/gateop_A2/Cout
                                                         0.000      20.645        image_process_m0/div_m1/un1_a_cry_16_1
CLMA_90_136/Y3                    td                     0.489      21.134 r      image_process_m0/div_m1/_l2.un1_a_cry_17/gateop_A2/Y1
                                  net (fanout=9)         1.381      22.515        n175              
CLMA_70_125/Y0                    td                     0.187      22.702 r      image_process_m0/div_m1/temp_a_11[0]/gateop_perm/Z
                                  net (fanout=5)         0.980      23.682        image_process_m0/div_m1/temp_a_17[2]/n0
CLMA_90_117/COUT                  td                     0.531      24.213 r      image_process_m0/div_m1/_l3.un1_a_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000      24.213        image_process_m0/div_m1/un1_a_cry_2_2
                                                         0.074      24.287 r      image_process_m0/div_m1/_l3.un1_a_cry_3/gateop_A2/Cout
                                                         0.000      24.287        image_process_m0/div_m1/un1_a_cry_4_2
CLMA_90_121/COUT                  td                     0.074      24.361 r      image_process_m0/div_m1/_l3.un1_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      24.361        image_process_m0/div_m1/un1_a_cry_6_2
                                                         0.074      24.435 r      image_process_m0/div_m1/_l3.un1_a_cry_7/gateop_A2/Cout
                                                         0.000      24.435        image_process_m0/div_m1/un1_a_cry_8_2
CLMA_90_125/COUT                  td                     0.074      24.509 r      image_process_m0/div_m1/_l3.un1_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      24.509        image_process_m0/div_m1/un1_a_cry_10_2
                                                         0.074      24.583 r      image_process_m0/div_m1/_l3.un1_a_cry_11/gateop_A2/Cout
                                                         0.000      24.583        image_process_m0/div_m1/un1_a_cry_12_2
CLMA_90_129/COUT                  td                     0.074      24.657 r      image_process_m0/div_m1/_l3.un1_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      24.657        image_process_m0/div_m1/un1_a_cry_14_2
                                                         0.074      24.731 r      image_process_m0/div_m1/_l3.un1_a_cry_15/gateop_A2/Cout
                                                         0.000      24.731        image_process_m0/div_m1/un1_a_cry_16_2
CLMA_90_133/Y3                    td                     0.489      25.220 r      image_process_m0/div_m1/_l3.un1_a_cry_17/gateop_A2/Y1
                                  net (fanout=17)        0.567      25.787        n176              
CLMA_82_133/Y1                    td                     0.181      25.968 r      image_process_m0/div_m1/_l4.un1_a_cry_2_cco/gateop_perm/Z
                                  net (fanout=1)         1.279      27.247        image_process_m0/div_m1/un1_a_cry_2_cco_1
CLMS_54_137/COUT                  td                     0.533      27.780 r      image_process_m0/div_m1/_l4.un1_a_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000      27.780        image_process_m0/div_m1/un1_a_cry_2_3
                                                         0.074      27.854 r      image_process_m0/div_m1/_l4.un1_a_cry_3/gateop_A2/Cout
                                                         0.000      27.854        image_process_m0/div_m1/un1_a_cry_4_3
CLMS_54_141/COUT                  td                     0.074      27.928 r      image_process_m0/div_m1/_l4.un1_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      27.928        image_process_m0/div_m1/un1_a_cry_6_3
                                                         0.074      28.002 r      image_process_m0/div_m1/_l4.un1_a_cry_7/gateop_A2/Cout
                                                         0.000      28.002        image_process_m0/div_m1/un1_a_cry_8_3
CLMS_54_145/COUT                  td                     0.074      28.076 r      image_process_m0/div_m1/_l4.un1_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      28.076        image_process_m0/div_m1/un1_a_cry_10_3
                                                         0.074      28.150 r      image_process_m0/div_m1/_l4.un1_a_cry_11/gateop_A2/Cout
                                                         0.000      28.150        image_process_m0/div_m1/un1_a_cry_12_3
CLMS_54_149/COUT                  td                     0.074      28.224 r      image_process_m0/div_m1/_l4.un1_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      28.224        image_process_m0/div_m1/un1_a_cry_14_3
                                                         0.074      28.298 r      image_process_m0/div_m1/_l4.un1_a_cry_15/gateop_A2/Cout
                                                         0.000      28.298        image_process_m0/div_m1/un1_a_cry_16_3
CLMS_54_153/Y3                    td                     0.489      28.787 r      image_process_m0/div_m1/_l4.un1_a_cry_17/gateop_A2/Y1
                                  net (fanout=10)        1.540      30.327        n177              
CLMA_98_128/Y0                    td                     0.248      30.575 r      image_process_m0/div_m1/temp_a_17[2]/gateop_perm/Z
                                  net (fanout=5)         1.429      32.004        image_process_m0/div_m1/temp_a_23[4]/n0
                                                         0.585      32.589 r      image_process_m0/div_m1/_l5.un1_a_cry_3/gateop_A2/Cout
                                                         0.000      32.589        image_process_m0/div_m1/un1_a_cry_4_4
CLMA_82_141/COUT                  td                     0.074      32.663 r      image_process_m0/div_m1/_l5.un1_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      32.663        image_process_m0/div_m1/un1_a_cry_6_4
                                                         0.074      32.737 r      image_process_m0/div_m1/_l5.un1_a_cry_7/gateop_A2/Cout
                                                         0.000      32.737        image_process_m0/div_m1/un1_a_cry_8_4
CLMA_82_145/COUT                  td                     0.074      32.811 r      image_process_m0/div_m1/_l5.un1_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      32.811        image_process_m0/div_m1/un1_a_cry_10_4
                                                         0.074      32.885 r      image_process_m0/div_m1/_l5.un1_a_cry_11/gateop_A2/Cout
                                                         0.000      32.885        image_process_m0/div_m1/un1_a_cry_12_4
CLMA_82_149/COUT                  td                     0.074      32.959 r      image_process_m0/div_m1/_l5.un1_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      32.959        image_process_m0/div_m1/un1_a_cry_14_4
                                                         0.074      33.033 r      image_process_m0/div_m1/_l5.un1_a_cry_15/gateop_A2/Cout
                                                         0.000      33.033        image_process_m0/div_m1/un1_a_cry_16_4
CLMA_82_153/Y3                    td                     0.489      33.522 r      image_process_m0/div_m1/_l5.un1_a_cry_17/gateop_A2/Y1
                                  net (fanout=21)        1.138      34.660        n178              
CLMA_98_128/Y1                    td                     0.233      34.893 r      image_process_m0/div_m1/_l6.un1_a_cry_6_cco/gateop_perm/Z
                                  net (fanout=1)         1.591      36.484        image_process_m0/div_m1/un1_a_cry_6_cco_0
CLMS_46_137/COUT                  td                     0.533      37.017 r      image_process_m0/div_m1/_l6.un1_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      37.017        image_process_m0/div_m1/un1_a_cry_6_5
                                                         0.074      37.091 r      image_process_m0/div_m1/_l6.un1_a_cry_7/gateop_A2/Cout
                                                         0.000      37.091        image_process_m0/div_m1/un1_a_cry_8_5
CLMS_46_141/COUT                  td                     0.074      37.165 r      image_process_m0/div_m1/_l6.un1_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      37.165        image_process_m0/div_m1/un1_a_cry_10_5
                                                         0.074      37.239 r      image_process_m0/div_m1/_l6.un1_a_cry_11/gateop_A2/Cout
                                                         0.000      37.239        image_process_m0/div_m1/un1_a_cry_12_5
CLMS_46_145/COUT                  td                     0.074      37.313 r      image_process_m0/div_m1/_l6.un1_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      37.313        image_process_m0/div_m1/un1_a_cry_14_5
                                                         0.074      37.387 r      image_process_m0/div_m1/_l6.un1_a_cry_15/gateop_A2/Cout
                                                         0.000      37.387        image_process_m0/div_m1/un1_a_cry_16_5
CLMS_46_149/Y3                    td                     0.489      37.876 r      image_process_m0/div_m1/_l6.un1_a_cry_17/gateop_A2/Y1
                                  net (fanout=9)         2.779      40.655        n179              
                                                         0.479      41.134 r      image_process_m0/div_m1/un78_temp_a_cry_1_cin/gateop_A2/Cout
                                                         0.000      41.134        image_process_m0/div_m1/un78_temp_a_cry_1_Z
CLMA_130_104/COUT                 td                     0.074      41.208 r      image_process_m0/div_m1/un78_temp_a_cry_2/gateop_A2/Cout
                                  net (fanout=1)         0.000      41.208        image_process_m0/div_m1/un78_temp_a_cry_3_Z
                                                         0.074      41.282 r      image_process_m0/div_m1/un78_temp_a_cry_4/gateop_A2/Cout
                                                         0.000      41.282        image_process_m0/div_m1/un78_temp_a_cry_5_Z
CLMA_130_108/COUT                 td                     0.074      41.356 r      image_process_m0/div_m1/un78_temp_a_cry_6/gateop_A2/Cout
                                  net (fanout=1)         0.000      41.356        image_process_m0/div_m1/un78_temp_a_cry_7_Z
                                                         0.074      41.430 r      image_process_m0/div_m1/un78_temp_a_cry_8/gateop_A2/Cout
                                                         0.000      41.430        image_process_m0/div_m1/un78_temp_a_cry_9_Z
CLMA_130_112/COUT                 td                     0.074      41.504 r      image_process_m0/div_m1/un78_temp_a_cry_10/gateop_A2/Cout
                                  net (fanout=1)         0.000      41.504        image_process_m0/div_m1/un78_temp_a_cry_11_Z
                                                         0.074      41.578 r      image_process_m0/div_m1/un78_temp_a_cry_12/gateop_A2/Cout
                                                         0.000      41.578        image_process_m0/div_m1/un78_temp_a_cry_13_Z
CLMA_130_116/COUT                 td                     0.074      41.652 r      image_process_m0/div_m1/un78_temp_a_cry_14/gateop_A2/Cout
                                  net (fanout=1)         0.000      41.652        image_process_m0/div_m1/un78_temp_a_cry_15_Z
                                                         0.074      41.726 r      image_process_m0/div_m1/un78_temp_a_cry_16/gateop_A2/Cout
                                                         0.000      41.726        image_process_m0/div_m1/un78_temp_a_cry_17_Z
CLMA_130_120/COUT                 td                     0.074      41.800 r      image_process_m0/div_m1/un78_temp_a_cry_18/gateop_A2/Cout
                                  net (fanout=1)         0.000      41.800        image_process_m0/div_m1/un78_temp_a_cry_19_Z
                                                         0.074      41.874 r      image_process_m0/div_m1/un78_temp_a_cry_20/gateop_A2/Cout
                                                         0.000      41.874        image_process_m0/div_m1/un78_temp_a_cry_21_Z
CLMA_130_124/COUT                 td                     0.074      41.948 r      image_process_m0/div_m1/un78_temp_a_cry_22/gateop_A2/Cout
                                  net (fanout=1)         0.000      41.948        image_process_m0/div_m1/un78_temp_a_cry_23_Z
                                                         0.074      42.022 r      image_process_m0/div_m1/un78_temp_a_cry_24/gateop_A2/Cout
                                                         0.000      42.022        image_process_m0/div_m1/un78_temp_a_cry_25_Z
CLMA_130_128/COUT                 td                     0.074      42.096 r      image_process_m0/div_m1/un78_temp_a_cry_26/gateop_A2/Cout
                                  net (fanout=1)         0.000      42.096        image_process_m0/div_m1/un78_temp_a_cry_27_Z
                                                         0.074      42.170 r      image_process_m0/div_m1/un78_temp_a_cry_28/gateop_A2/Cout
                                                         0.000      42.170        image_process_m0/div_m1/un78_temp_a_cry_29_Z
CLMA_130_132/COUT                 td                     0.074      42.244 r      image_process_m0/div_m1/un78_temp_a_cry_30/gateop_A2/Cout
                                  net (fanout=1)         0.000      42.244        image_process_m0/div_m1/un78_temp_a_cry_31_Z
CLMA_130_136/Y0                   td                     0.239      42.483 r      image_process_m0/div_m1/un78_temp_a_cry_32/gateop_A2/Y0
                                  net (fanout=3)         2.087      44.570        image_process_m0/div_m1/temp_a_29[1]/n1
CLMA_82_113/Y3                    td                     0.356      44.926 r      image_process_m0/div_m1/_l8.un1_a_cry_1_cco/gateop_perm/Z
                                  net (fanout=1)         0.723      45.649        image_process_m0/div_m1/un1_a_cry_1_cco
CLMS_66_121/COUT                  td                     0.531      46.180 r      image_process_m0/div_m1/_l8.un1_a_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000      46.180        image_process_m0/div_m1/un1_a_cry_2_7
                                                         0.074      46.254 r      image_process_m0/div_m1/_l8.un1_a_cry_3/gateop_A2/Cout
                                                         0.000      46.254        image_process_m0/div_m1/un1_a_cry_4_7
CLMS_66_125/COUT                  td                     0.074      46.328 r      image_process_m0/div_m1/_l8.un1_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      46.328        image_process_m0/div_m1/un1_a_cry_6_7
                                                         0.074      46.402 r      image_process_m0/div_m1/_l8.un1_a_cry_7/gateop_A2/Cout
                                                         0.000      46.402        image_process_m0/div_m1/un1_a_cry_8_7
CLMS_66_129/COUT                  td                     0.074      46.476 r      image_process_m0/div_m1/_l8.un1_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      46.476        image_process_m0/div_m1/un1_a_cry_10_7
                                                         0.074      46.550 r      image_process_m0/div_m1/_l8.un1_a_cry_11/gateop_A2/Cout
                                                         0.000      46.550        image_process_m0/div_m1/un1_a_cry_12_7
CLMS_66_133/COUT                  td                     0.074      46.624 r      image_process_m0/div_m1/_l8.un1_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      46.624        image_process_m0/div_m1/un1_a_cry_14_7
                                                         0.074      46.698 r      image_process_m0/div_m1/_l8.un1_a_cry_15/gateop_A2/Cout
                                                         0.000      46.698        image_process_m0/div_m1/un1_a_cry_16_7
CLMS_66_137/Y3                    td                     0.489      47.187 r      image_process_m0/div_m1/_l8.un1_a_cry_17/gateop_A2/Y1
                                  net (fanout=9)         1.160      48.347        n181              
CLMA_82_108/Y0                    td                     0.482      48.829 r      image_process_m0/div_m1/temp_a_29[5]/gateop_perm/Z
                                  net (fanout=4)         1.102      49.931        image_process_m0/div_m1/temp_a_29[5]/n5
CLMA_58_105/COUT                  td                     0.533      50.464 r      image_process_m0/div_m1/_l9.un1_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      50.464        image_process_m0/div_m1/un1_a_cry_6_8
                                                         0.074      50.538 r      image_process_m0/div_m1/_l9.un1_a_cry_7/gateop_A2/Cout
                                                         0.000      50.538        image_process_m0/div_m1/un1_a_cry_8_8
CLMA_58_109/COUT                  td                     0.074      50.612 r      image_process_m0/div_m1/_l9.un1_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      50.612        image_process_m0/div_m1/un1_a_cry_10_8
                                                         0.074      50.686 r      image_process_m0/div_m1/_l9.un1_a_cry_11/gateop_A2/Cout
                                                         0.000      50.686        image_process_m0/div_m1/un1_a_cry_12_8
CLMA_58_113/COUT                  td                     0.074      50.760 r      image_process_m0/div_m1/_l9.un1_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      50.760        image_process_m0/div_m1/un1_a_cry_14_8
                                                         0.074      50.834 r      image_process_m0/div_m1/_l9.un1_a_cry_15/gateop_A2/Cout
                                                         0.000      50.834        image_process_m0/div_m1/un1_a_cry_16_8
CLMA_58_117/Y3                    td                     0.489      51.323 r      image_process_m0/div_m1/_l9.un1_a_cry_17/gateop_A2/Y1
                                  net (fanout=73)        1.822      53.145        n182              
CLMA_90_64/Y1                     td                     0.233      53.378 r      image_process_m0/div_m1/temp_a_32[39]/gateop_perm/Z
                                  net (fanout=4)         1.404      54.782        image_process_m0/div_m1/temp_a_35[40]/n0
CLMS_54_77/COUT                   td                     0.531      55.313 r      image_process_m0/div_m1/_l10.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      55.313        image_process_m0/div_m1/un1_temp_a_cry_10_19
                                                         0.074      55.387 r      image_process_m0/div_m1/_l10.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000      55.387        image_process_m0/div_m1/un1_temp_a_cry_12_19
CLMS_54_81/COUT                   td                     0.074      55.461 r      image_process_m0/div_m1/_l10.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      55.461        image_process_m0/div_m1/un1_temp_a_cry_14_19
                                                         0.074      55.535 r      image_process_m0/div_m1/_l10.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000      55.535        image_process_m0/div_m1/un1_temp_a_cry_16_19
CLMS_54_85/COUT                   td                     0.074      55.609 r      image_process_m0/div_m1/_l10.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000      55.609        image_process_m0/div_m1/un1_temp_a_cry_18_19
                                                         0.074      55.683 r      image_process_m0/div_m1/_l10.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000      55.683        image_process_m0/div_m1/un1_temp_a_cry_20_19
CLMS_54_89/COUT                   td                     0.074      55.757 r      image_process_m0/div_m1/_l10.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000      55.757        image_process_m0/div_m1/un1_temp_a_cry_22_19
                                                         0.074      55.831 r      image_process_m0/div_m1/_l10.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000      55.831        image_process_m0/div_m1/un1_temp_a_cry_24_19
CLMS_54_93/COUT                   td                     0.074      55.905 r      image_process_m0/div_m1/_l10.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000      55.905        image_process_m0/div_m1/un1_temp_a_cry_26_19
                                                         0.074      55.979 r      image_process_m0/div_m1/_l10.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000      55.979        image_process_m0/div_m1/un1_temp_a_cry_28_19
CLMS_54_97/COUT                   td                     0.074      56.053 r      image_process_m0/div_m1/_l10.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000      56.053        image_process_m0/div_m1/un1_temp_a_cry_30_19
CLMS_54_101/Y0                    td                     0.239      56.292 r      image_process_m0/div_m1/_l10.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=42)        1.459      57.751        n183              
CLMA_70_52/Y0                     td                     0.248      57.999 r      image_process_m0/div_m1/temp_a_35[31]/gateop_perm/Z
                                  net (fanout=4)         1.200      59.199        image_process_m0/div_m1/temp_a_38[32]/n0
CLMA_66_44/COUT                   td                     0.531      59.730 r      image_process_m0/div_m1/_l11.un1_temp_a_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000      59.730        image_process_m0/div_m1/un1_temp_a_cry_2_20
                                                         0.074      59.804 r      image_process_m0/div_m1/_l11.un1_temp_a_cry_3/gateop_A2/Cout
                                                         0.000      59.804        image_process_m0/div_m1/un1_temp_a_cry_4_20
CLMA_66_48/COUT                   td                     0.074      59.878 r      image_process_m0/div_m1/_l11.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      59.878        image_process_m0/div_m1/un1_temp_a_cry_6_20
                                                         0.074      59.952 r      image_process_m0/div_m1/_l11.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000      59.952        image_process_m0/div_m1/un1_temp_a_cry_8_20
CLMA_66_52/COUT                   td                     0.074      60.026 r      image_process_m0/div_m1/_l11.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      60.026        image_process_m0/div_m1/un1_temp_a_cry_10_20
                                                         0.074      60.100 r      image_process_m0/div_m1/_l11.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000      60.100        image_process_m0/div_m1/un1_temp_a_cry_12_20
CLMA_66_56/COUT                   td                     0.074      60.174 r      image_process_m0/div_m1/_l11.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      60.174        image_process_m0/div_m1/un1_temp_a_cry_14_20
                                                         0.074      60.248 r      image_process_m0/div_m1/_l11.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000      60.248        image_process_m0/div_m1/un1_temp_a_cry_16_20
CLMA_66_64/COUT                   td                     0.074      60.322 r      image_process_m0/div_m1/_l11.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000      60.322        image_process_m0/div_m1/un1_temp_a_cry_18_20
                                                         0.074      60.396 r      image_process_m0/div_m1/_l11.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000      60.396        image_process_m0/div_m1/un1_temp_a_cry_20_20
CLMA_66_68/COUT                   td                     0.074      60.470 r      image_process_m0/div_m1/_l11.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000      60.470        image_process_m0/div_m1/un1_temp_a_cry_22_20
                                                         0.074      60.544 r      image_process_m0/div_m1/_l11.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000      60.544        image_process_m0/div_m1/un1_temp_a_cry_24_20
CLMA_66_72/COUT                   td                     0.074      60.618 r      image_process_m0/div_m1/_l11.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000      60.618        image_process_m0/div_m1/un1_temp_a_cry_26_20
                                                         0.074      60.692 r      image_process_m0/div_m1/_l11.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000      60.692        image_process_m0/div_m1/un1_temp_a_cry_28_20
CLMA_66_76/COUT                   td                     0.074      60.766 r      image_process_m0/div_m1/_l11.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000      60.766        image_process_m0/div_m1/un1_temp_a_cry_30_20
CLMA_66_80/Y0                     td                     0.239      61.005 r      image_process_m0/div_m1/_l11.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=53)        1.782      62.787        n184              
CLMA_42_45/Y1                     td                     0.181      62.968 r      image_process_m0/div_m1/_l12.un1_temp_a_cry_11_cco/gateop_perm/Z
                                  net (fanout=1)         0.748      63.716        image_process_m0/div_m1/un1_temp_a_cry_11_cco_0
                                                         0.585      64.301 r      image_process_m0/div_m1/_l12.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000      64.301        image_process_m0/div_m1/un1_temp_a_cry_12_4
CLMS_66_45/COUT                   td                     0.074      64.375 r      image_process_m0/div_m1/_l12.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      64.375        image_process_m0/div_m1/un1_temp_a_cry_14_4
                                                         0.074      64.449 r      image_process_m0/div_m1/_l12.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000      64.449        image_process_m0/div_m1/un1_temp_a_cry_16_4
CLMS_66_49/COUT                   td                     0.074      64.523 r      image_process_m0/div_m1/_l12.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000      64.523        image_process_m0/div_m1/un1_temp_a_cry_18_4
                                                         0.074      64.597 r      image_process_m0/div_m1/_l12.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000      64.597        image_process_m0/div_m1/un1_temp_a_cry_20_4
CLMS_66_53/COUT                   td                     0.074      64.671 r      image_process_m0/div_m1/_l12.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000      64.671        image_process_m0/div_m1/un1_temp_a_cry_22_4
                                                         0.074      64.745 r      image_process_m0/div_m1/_l12.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000      64.745        image_process_m0/div_m1/un1_temp_a_cry_24_4
CLMS_66_57/COUT                   td                     0.074      64.819 r      image_process_m0/div_m1/_l12.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000      64.819        image_process_m0/div_m1/un1_temp_a_cry_26_4
                                                         0.074      64.893 r      image_process_m0/div_m1/_l12.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000      64.893        image_process_m0/div_m1/un1_temp_a_cry_28_4
CLMS_66_65/COUT                   td                     0.074      64.967 r      image_process_m0/div_m1/_l12.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000      64.967        image_process_m0/div_m1/un1_temp_a_cry_30_4
CLMS_66_69/Y0                     td                     0.239      65.206 r      image_process_m0/div_m1/_l12.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=48)        1.821      67.027        n185              
CLMA_58_17/Y1                     td                     0.233      67.260 r      image_process_m0/div_m1/temp_a_41[33]/gateop_perm/Z
                                  net (fanout=4)         1.013      68.273        image_process_m0/div_m1/temp_a_44[34]/n0
                                                         0.585      68.858 r      image_process_m0/div_m1/_l13.un1_temp_a_cry_3/gateop_A2/Cout
                                                         0.000      68.858        image_process_m0/div_m1/un1_temp_a_cry_4_5
CLMA_50_9/COUT                    td                     0.074      68.932 r      image_process_m0/div_m1/_l13.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      68.932        image_process_m0/div_m1/un1_temp_a_cry_6_5
                                                         0.074      69.006 r      image_process_m0/div_m1/_l13.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000      69.006        image_process_m0/div_m1/un1_temp_a_cry_8_5
CLMA_50_13/COUT                   td                     0.074      69.080 r      image_process_m0/div_m1/_l13.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      69.080        image_process_m0/div_m1/un1_temp_a_cry_10_5
                                                         0.074      69.154 r      image_process_m0/div_m1/_l13.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000      69.154        image_process_m0/div_m1/un1_temp_a_cry_12_5
CLMA_50_17/COUT                   td                     0.074      69.228 r      image_process_m0/div_m1/_l13.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      69.228        image_process_m0/div_m1/un1_temp_a_cry_14_5
                                                         0.074      69.302 r      image_process_m0/div_m1/_l13.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000      69.302        image_process_m0/div_m1/un1_temp_a_cry_16_5
CLMA_50_21/COUT                   td                     0.074      69.376 r      image_process_m0/div_m1/_l13.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000      69.376        image_process_m0/div_m1/un1_temp_a_cry_18_5
                                                         0.074      69.450 r      image_process_m0/div_m1/_l13.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000      69.450        image_process_m0/div_m1/un1_temp_a_cry_20_5
CLMA_50_25/COUT                   td                     0.074      69.524 r      image_process_m0/div_m1/_l13.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000      69.524        image_process_m0/div_m1/un1_temp_a_cry_22_5
                                                         0.074      69.598 r      image_process_m0/div_m1/_l13.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000      69.598        image_process_m0/div_m1/un1_temp_a_cry_24_5
CLMA_50_29/COUT                   td                     0.074      69.672 r      image_process_m0/div_m1/_l13.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000      69.672        image_process_m0/div_m1/un1_temp_a_cry_26_5
                                                         0.074      69.746 r      image_process_m0/div_m1/_l13.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000      69.746        image_process_m0/div_m1/un1_temp_a_cry_28_5
CLMA_50_33/COUT                   td                     0.074      69.820 r      image_process_m0/div_m1/_l13.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000      69.820        image_process_m0/div_m1/un1_temp_a_cry_30_5
CLMA_50_37/Y0                     td                     0.239      70.059 r      image_process_m0/div_m1/_l13.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=46)        1.092      71.151        n186              
CLMA_46_4/Y2                      td                     0.250      71.401 r      image_process_m0/div_m1/temp_a_44[33]/gateop_perm/Z
                                  net (fanout=4)         1.121      72.522        image_process_m0/div_m1/temp_a_47[34]/n0
                                                         0.585      73.107 r      image_process_m0/div_m1/_l14.un1_temp_a_cry_3/gateop_A2/Cout
                                                         0.000      73.107        image_process_m0/div_m1/un1_temp_a_cry_4_6
CLMA_26_4/COUT                    td                     0.074      73.181 r      image_process_m0/div_m1/_l14.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      73.181        image_process_m0/div_m1/un1_temp_a_cry_6_6
                                                         0.074      73.255 r      image_process_m0/div_m1/_l14.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000      73.255        image_process_m0/div_m1/un1_temp_a_cry_8_6
CLMA_26_8/COUT                    td                     0.074      73.329 r      image_process_m0/div_m1/_l14.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      73.329        image_process_m0/div_m1/un1_temp_a_cry_10_6
                                                         0.074      73.403 r      image_process_m0/div_m1/_l14.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000      73.403        image_process_m0/div_m1/un1_temp_a_cry_12_6
CLMA_26_12/COUT                   td                     0.074      73.477 r      image_process_m0/div_m1/_l14.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      73.477        image_process_m0/div_m1/un1_temp_a_cry_14_6
                                                         0.074      73.551 r      image_process_m0/div_m1/_l14.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000      73.551        image_process_m0/div_m1/un1_temp_a_cry_16_6
CLMA_26_16/COUT                   td                     0.074      73.625 r      image_process_m0/div_m1/_l14.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000      73.625        image_process_m0/div_m1/un1_temp_a_cry_18_6
                                                         0.074      73.699 r      image_process_m0/div_m1/_l14.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000      73.699        image_process_m0/div_m1/un1_temp_a_cry_20_6
CLMA_26_20/COUT                   td                     0.074      73.773 r      image_process_m0/div_m1/_l14.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000      73.773        image_process_m0/div_m1/un1_temp_a_cry_22_6
                                                         0.074      73.847 r      image_process_m0/div_m1/_l14.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000      73.847        image_process_m0/div_m1/un1_temp_a_cry_24_6
CLMA_26_24/COUT                   td                     0.074      73.921 r      image_process_m0/div_m1/_l14.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000      73.921        image_process_m0/div_m1/un1_temp_a_cry_26_6
                                                         0.074      73.995 r      image_process_m0/div_m1/_l14.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000      73.995        image_process_m0/div_m1/un1_temp_a_cry_28_6
CLMA_26_28/COUT                   td                     0.074      74.069 r      image_process_m0/div_m1/_l14.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000      74.069        image_process_m0/div_m1/un1_temp_a_cry_30_6
CLMA_26_32/Y0                     td                     0.239      74.308 r      image_process_m0/div_m1/_l14.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=44)        1.441      75.749        n187              
CLMA_54_0/Y0                      td                     0.248      75.997 r      image_process_m0/div_m1/temp_a_47[32]/gateop_perm/Z
                                  net (fanout=4)         1.000      76.997        image_process_m0/div_m1/temp_a_50[33]/n0
CLMA_78_0/COUT                    td                     0.533      77.530 r      image_process_m0/div_m1/_l15.un1_temp_a_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000      77.530        image_process_m0/div_m1/un1_temp_a_cry_2_7
                                                         0.074      77.604 r      image_process_m0/div_m1/_l15.un1_temp_a_cry_3/gateop_A2/Cout
                                                         0.000      77.604        image_process_m0/div_m1/un1_temp_a_cry_4_7
CLMA_78_4/COUT                    td                     0.074      77.678 r      image_process_m0/div_m1/_l15.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      77.678        image_process_m0/div_m1/un1_temp_a_cry_6_7
                                                         0.074      77.752 r      image_process_m0/div_m1/_l15.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000      77.752        image_process_m0/div_m1/un1_temp_a_cry_8_7
CLMA_78_8/COUT                    td                     0.074      77.826 r      image_process_m0/div_m1/_l15.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      77.826        image_process_m0/div_m1/un1_temp_a_cry_10_7
                                                         0.074      77.900 r      image_process_m0/div_m1/_l15.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000      77.900        image_process_m0/div_m1/un1_temp_a_cry_12_7
CLMA_78_12/COUT                   td                     0.074      77.974 r      image_process_m0/div_m1/_l15.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      77.974        image_process_m0/div_m1/un1_temp_a_cry_14_7
                                                         0.074      78.048 r      image_process_m0/div_m1/_l15.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000      78.048        image_process_m0/div_m1/un1_temp_a_cry_16_7
CLMA_78_16/COUT                   td                     0.074      78.122 r      image_process_m0/div_m1/_l15.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000      78.122        image_process_m0/div_m1/un1_temp_a_cry_18_7
                                                         0.074      78.196 r      image_process_m0/div_m1/_l15.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000      78.196        image_process_m0/div_m1/un1_temp_a_cry_20_7
CLMA_78_20/COUT                   td                     0.074      78.270 r      image_process_m0/div_m1/_l15.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000      78.270        image_process_m0/div_m1/un1_temp_a_cry_22_7
                                                         0.074      78.344 r      image_process_m0/div_m1/_l15.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000      78.344        image_process_m0/div_m1/un1_temp_a_cry_24_7
CLMA_78_24/COUT                   td                     0.074      78.418 r      image_process_m0/div_m1/_l15.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000      78.418        image_process_m0/div_m1/un1_temp_a_cry_26_7
                                                         0.074      78.492 r      image_process_m0/div_m1/_l15.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000      78.492        image_process_m0/div_m1/un1_temp_a_cry_28_7
CLMA_78_28/COUT                   td                     0.074      78.566 r      image_process_m0/div_m1/_l15.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000      78.566        image_process_m0/div_m1/un1_temp_a_cry_30_7
CLMA_78_32/Y0                     td                     0.239      78.805 r      image_process_m0/div_m1/_l15.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=42)        1.358      80.163        n188              
CLMA_58_5/Y1                      td                     0.233      80.396 r      image_process_m0/div_m1/temp_a_50[39]/gateop_perm/Z
                                  net (fanout=4)         1.575      81.971        image_process_m0/div_m1/temp_a_53[40]/n0
CLMA_106_8/COUT                   td                     0.531      82.502 r      image_process_m0/div_m1/_l16.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      82.502        image_process_m0/div_m1/un1_temp_a_cry_10_8
                                                         0.074      82.576 r      image_process_m0/div_m1/_l16.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000      82.576        image_process_m0/div_m1/un1_temp_a_cry_12_8
CLMA_106_12/COUT                  td                     0.074      82.650 r      image_process_m0/div_m1/_l16.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      82.650        image_process_m0/div_m1/un1_temp_a_cry_14_8
                                                         0.074      82.724 r      image_process_m0/div_m1/_l16.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000      82.724        image_process_m0/div_m1/un1_temp_a_cry_16_8
CLMA_106_16/COUT                  td                     0.074      82.798 r      image_process_m0/div_m1/_l16.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000      82.798        image_process_m0/div_m1/un1_temp_a_cry_18_8
                                                         0.074      82.872 r      image_process_m0/div_m1/_l16.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000      82.872        image_process_m0/div_m1/un1_temp_a_cry_20_8
CLMA_106_20/COUT                  td                     0.074      82.946 r      image_process_m0/div_m1/_l16.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000      82.946        image_process_m0/div_m1/un1_temp_a_cry_22_8
                                                         0.074      83.020 r      image_process_m0/div_m1/_l16.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000      83.020        image_process_m0/div_m1/un1_temp_a_cry_24_8
CLMA_106_24/COUT                  td                     0.074      83.094 r      image_process_m0/div_m1/_l16.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000      83.094        image_process_m0/div_m1/un1_temp_a_cry_26_8
                                                         0.074      83.168 r      image_process_m0/div_m1/_l16.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000      83.168        image_process_m0/div_m1/un1_temp_a_cry_28_8
CLMA_106_28/COUT                  td                     0.074      83.242 r      image_process_m0/div_m1/_l16.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000      83.242        image_process_m0/div_m1/un1_temp_a_cry_30_8
CLMA_106_32/Y0                    td                     0.239      83.481 r      image_process_m0/div_m1/_l16.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=44)        1.635      85.116        n189              
CLMS_78_5/Y0                      td                     0.248      85.364 r      image_process_m0/div_m1/temp_a_53[36]/gateop_perm/Z
                                  net (fanout=4)         0.984      86.348        image_process_m0/div_m1/temp_a_56[37]/n0
CLMA_102_4/COUT                   td                     0.533      86.881 r      image_process_m0/div_m1/_l17.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      86.881        image_process_m0/div_m1/un1_temp_a_cry_6_9
                                                         0.074      86.955 r      image_process_m0/div_m1/_l17.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000      86.955        image_process_m0/div_m1/un1_temp_a_cry_8_9
CLMA_102_8/COUT                   td                     0.074      87.029 r      image_process_m0/div_m1/_l17.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      87.029        image_process_m0/div_m1/un1_temp_a_cry_10_9
                                                         0.074      87.103 r      image_process_m0/div_m1/_l17.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000      87.103        image_process_m0/div_m1/un1_temp_a_cry_12_9
CLMA_102_12/COUT                  td                     0.074      87.177 r      image_process_m0/div_m1/_l17.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      87.177        image_process_m0/div_m1/un1_temp_a_cry_14_9
                                                         0.074      87.251 r      image_process_m0/div_m1/_l17.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000      87.251        image_process_m0/div_m1/un1_temp_a_cry_16_9
CLMA_102_16/COUT                  td                     0.074      87.325 r      image_process_m0/div_m1/_l17.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000      87.325        image_process_m0/div_m1/un1_temp_a_cry_18_9
                                                         0.074      87.399 r      image_process_m0/div_m1/_l17.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000      87.399        image_process_m0/div_m1/un1_temp_a_cry_20_9
CLMA_102_20/COUT                  td                     0.074      87.473 r      image_process_m0/div_m1/_l17.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000      87.473        image_process_m0/div_m1/un1_temp_a_cry_22_9
                                                         0.074      87.547 r      image_process_m0/div_m1/_l17.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000      87.547        image_process_m0/div_m1/un1_temp_a_cry_24_9
CLMA_102_24/COUT                  td                     0.074      87.621 r      image_process_m0/div_m1/_l17.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000      87.621        image_process_m0/div_m1/un1_temp_a_cry_26_9
                                                         0.074      87.695 r      image_process_m0/div_m1/_l17.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000      87.695        image_process_m0/div_m1/un1_temp_a_cry_28_9
CLMA_102_28/COUT                  td                     0.074      87.769 r      image_process_m0/div_m1/_l17.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000      87.769        image_process_m0/div_m1/un1_temp_a_cry_30_9
CLMA_102_32/Y0                    td                     0.239      88.008 r      image_process_m0/div_m1/_l17.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=43)        1.077      89.085        n190              
CLMA_94_4/Y1                      td                     0.233      89.318 r      image_process_m0/div_m1/temp_a_56[32]/gateop_perm/Z
                                  net (fanout=4)         0.923      90.241        image_process_m0/div_m1/temp_a_59[33]/n0
CLMA_118_4/COUT                   td                     0.533      90.774 r      image_process_m0/div_m1/_l18.un1_temp_a_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000      90.774        image_process_m0/div_m1/un1_temp_a_cry_2_10
                                                         0.074      90.848 r      image_process_m0/div_m1/_l18.un1_temp_a_cry_3/gateop_A2/Cout
                                                         0.000      90.848        image_process_m0/div_m1/un1_temp_a_cry_4_10
CLMA_118_8/COUT                   td                     0.074      90.922 r      image_process_m0/div_m1/_l18.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      90.922        image_process_m0/div_m1/un1_temp_a_cry_6_10
                                                         0.074      90.996 r      image_process_m0/div_m1/_l18.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000      90.996        image_process_m0/div_m1/un1_temp_a_cry_8_10
CLMA_118_12/COUT                  td                     0.074      91.070 r      image_process_m0/div_m1/_l18.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      91.070        image_process_m0/div_m1/un1_temp_a_cry_10_10
                                                         0.074      91.144 r      image_process_m0/div_m1/_l18.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000      91.144        image_process_m0/div_m1/un1_temp_a_cry_12_10
CLMA_118_16/COUT                  td                     0.074      91.218 r      image_process_m0/div_m1/_l18.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      91.218        image_process_m0/div_m1/un1_temp_a_cry_14_10
                                                         0.074      91.292 r      image_process_m0/div_m1/_l18.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000      91.292        image_process_m0/div_m1/un1_temp_a_cry_16_10
CLMA_118_20/COUT                  td                     0.074      91.366 r      image_process_m0/div_m1/_l18.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000      91.366        image_process_m0/div_m1/un1_temp_a_cry_18_10
                                                         0.074      91.440 r      image_process_m0/div_m1/_l18.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000      91.440        image_process_m0/div_m1/un1_temp_a_cry_20_10
CLMA_118_24/COUT                  td                     0.074      91.514 r      image_process_m0/div_m1/_l18.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000      91.514        image_process_m0/div_m1/un1_temp_a_cry_22_10
                                                         0.074      91.588 r      image_process_m0/div_m1/_l18.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000      91.588        image_process_m0/div_m1/un1_temp_a_cry_24_10
CLMA_118_28/COUT                  td                     0.074      91.662 r      image_process_m0/div_m1/_l18.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000      91.662        image_process_m0/div_m1/un1_temp_a_cry_26_10
                                                         0.074      91.736 r      image_process_m0/div_m1/_l18.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000      91.736        image_process_m0/div_m1/un1_temp_a_cry_28_10
CLMA_118_32/COUT                  td                     0.074      91.810 r      image_process_m0/div_m1/_l18.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000      91.810        image_process_m0/div_m1/un1_temp_a_cry_30_10
CLMA_118_36/Y0                    td                     0.239      92.049 r      image_process_m0/div_m1/_l18.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=45)        0.964      93.013        n191              
CLMA_106_9/Y1                     td                     0.491      93.504 r      image_process_m0/div_m1/temp_a_59[36]/gateop_perm/Z
                                  net (fanout=4)         1.306      94.810        image_process_m0/div_m1/temp_a_62[37]/n0
CLMA_130_5/COUT                   td                     0.533      95.343 r      image_process_m0/div_m1/_l19.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      95.343        image_process_m0/div_m1/un1_temp_a_cry_6_11
                                                         0.074      95.417 r      image_process_m0/div_m1/_l19.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000      95.417        image_process_m0/div_m1/un1_temp_a_cry_8_11
CLMA_130_9/COUT                   td                     0.074      95.491 r      image_process_m0/div_m1/_l19.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      95.491        image_process_m0/div_m1/un1_temp_a_cry_10_11
                                                         0.074      95.565 r      image_process_m0/div_m1/_l19.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000      95.565        image_process_m0/div_m1/un1_temp_a_cry_12_11
CLMA_130_13/COUT                  td                     0.074      95.639 r      image_process_m0/div_m1/_l19.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      95.639        image_process_m0/div_m1/un1_temp_a_cry_14_11
                                                         0.074      95.713 r      image_process_m0/div_m1/_l19.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000      95.713        image_process_m0/div_m1/un1_temp_a_cry_16_11
CLMA_130_17/COUT                  td                     0.074      95.787 r      image_process_m0/div_m1/_l19.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000      95.787        image_process_m0/div_m1/un1_temp_a_cry_18_11
                                                         0.074      95.861 r      image_process_m0/div_m1/_l19.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000      95.861        image_process_m0/div_m1/un1_temp_a_cry_20_11
CLMA_130_21/COUT                  td                     0.074      95.935 r      image_process_m0/div_m1/_l19.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000      95.935        image_process_m0/div_m1/un1_temp_a_cry_22_11
                                                         0.074      96.009 r      image_process_m0/div_m1/_l19.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000      96.009        image_process_m0/div_m1/un1_temp_a_cry_24_11
CLMA_130_25/COUT                  td                     0.074      96.083 r      image_process_m0/div_m1/_l19.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000      96.083        image_process_m0/div_m1/un1_temp_a_cry_26_11
                                                         0.074      96.157 r      image_process_m0/div_m1/_l19.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000      96.157        image_process_m0/div_m1/un1_temp_a_cry_28_11
CLMA_130_29/COUT                  td                     0.074      96.231 r      image_process_m0/div_m1/_l19.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000      96.231        image_process_m0/div_m1/un1_temp_a_cry_30_11
CLMA_130_33/Y0                    td                     0.239      96.470 r      image_process_m0/div_m1/_l19.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=45)        1.147      97.617        n192              
CLMA_114_4/Y1                     td                     0.233      97.850 r      image_process_m0/div_m1/temp_a_62[32]/gateop_perm/Z
                                  net (fanout=4)         0.894      98.744        image_process_m0/div_m1/temp_a_65[33]/n0
CLMA_98_0/COUT                    td                     0.533      99.277 r      image_process_m0/div_m1/_l20.un1_temp_a_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000      99.277        image_process_m0/div_m1/un1_temp_a_cry_2_12
                                                         0.074      99.351 r      image_process_m0/div_m1/_l20.un1_temp_a_cry_3/gateop_A2/Cout
                                                         0.000      99.351        image_process_m0/div_m1/un1_temp_a_cry_4_12
CLMA_98_4/COUT                    td                     0.074      99.425 r      image_process_m0/div_m1/_l20.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000      99.425        image_process_m0/div_m1/un1_temp_a_cry_6_12
                                                         0.074      99.499 r      image_process_m0/div_m1/_l20.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000      99.499        image_process_m0/div_m1/un1_temp_a_cry_8_12
CLMA_98_8/COUT                    td                     0.074      99.573 r      image_process_m0/div_m1/_l20.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000      99.573        image_process_m0/div_m1/un1_temp_a_cry_10_12
                                                         0.074      99.647 r      image_process_m0/div_m1/_l20.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000      99.647        image_process_m0/div_m1/un1_temp_a_cry_12_12
CLMA_98_12/COUT                   td                     0.074      99.721 r      image_process_m0/div_m1/_l20.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000      99.721        image_process_m0/div_m1/un1_temp_a_cry_14_12
                                                         0.074      99.795 r      image_process_m0/div_m1/_l20.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000      99.795        image_process_m0/div_m1/un1_temp_a_cry_16_12
CLMA_98_16/COUT                   td                     0.074      99.869 r      image_process_m0/div_m1/_l20.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000      99.869        image_process_m0/div_m1/un1_temp_a_cry_18_12
                                                         0.074      99.943 r      image_process_m0/div_m1/_l20.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000      99.943        image_process_m0/div_m1/un1_temp_a_cry_20_12
CLMA_98_20/COUT                   td                     0.074     100.017 r      image_process_m0/div_m1/_l20.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     100.017        image_process_m0/div_m1/un1_temp_a_cry_22_12
                                                         0.074     100.091 r      image_process_m0/div_m1/_l20.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     100.091        image_process_m0/div_m1/un1_temp_a_cry_24_12
CLMA_98_24/COUT                   td                     0.074     100.165 r      image_process_m0/div_m1/_l20.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     100.165        image_process_m0/div_m1/un1_temp_a_cry_26_12
                                                         0.074     100.239 r      image_process_m0/div_m1/_l20.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     100.239        image_process_m0/div_m1/un1_temp_a_cry_28_12
CLMA_98_28/COUT                   td                     0.074     100.313 r      image_process_m0/div_m1/_l20.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     100.313        image_process_m0/div_m1/un1_temp_a_cry_30_12
CLMA_98_32/Y0                     td                     0.239     100.552 r      image_process_m0/div_m1/_l20.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=54)        1.187     101.739        n193              
CLMS_114_9/Y1                     td                     0.233     101.972 r      image_process_m0/div_m1/temp_a_65[34]/gateop_perm/Z
                                  net (fanout=4)         0.941     102.913        image_process_m0/div_m1/temp_a_68[35]/n0
                                                         0.479     103.392 r      image_process_m0/div_m1/_l21.un1_temp_a_cry_3/gateop_A2/Cout
                                                         0.000     103.392        image_process_m0/div_m1/un1_temp_a_cry_4_13
CLMA_126_4/COUT                   td                     0.074     103.466 r      image_process_m0/div_m1/_l21.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000     103.466        image_process_m0/div_m1/un1_temp_a_cry_6_13
                                                         0.074     103.540 r      image_process_m0/div_m1/_l21.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000     103.540        image_process_m0/div_m1/un1_temp_a_cry_8_13
CLMA_126_8/COUT                   td                     0.074     103.614 r      image_process_m0/div_m1/_l21.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000     103.614        image_process_m0/div_m1/un1_temp_a_cry_10_13
                                                         0.074     103.688 r      image_process_m0/div_m1/_l21.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000     103.688        image_process_m0/div_m1/un1_temp_a_cry_12_13
CLMA_126_12/COUT                  td                     0.074     103.762 r      image_process_m0/div_m1/_l21.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000     103.762        image_process_m0/div_m1/un1_temp_a_cry_14_13
                                                         0.074     103.836 r      image_process_m0/div_m1/_l21.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000     103.836        image_process_m0/div_m1/un1_temp_a_cry_16_13
CLMA_126_16/COUT                  td                     0.074     103.910 r      image_process_m0/div_m1/_l21.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000     103.910        image_process_m0/div_m1/un1_temp_a_cry_18_13
                                                         0.074     103.984 r      image_process_m0/div_m1/_l21.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000     103.984        image_process_m0/div_m1/un1_temp_a_cry_20_13
CLMA_126_20/COUT                  td                     0.074     104.058 r      image_process_m0/div_m1/_l21.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     104.058        image_process_m0/div_m1/un1_temp_a_cry_22_13
                                                         0.074     104.132 r      image_process_m0/div_m1/_l21.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     104.132        image_process_m0/div_m1/un1_temp_a_cry_24_13
CLMA_126_24/COUT                  td                     0.074     104.206 r      image_process_m0/div_m1/_l21.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     104.206        image_process_m0/div_m1/un1_temp_a_cry_26_13
                                                         0.074     104.280 r      image_process_m0/div_m1/_l21.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     104.280        image_process_m0/div_m1/un1_temp_a_cry_28_13
CLMA_126_28/COUT                  td                     0.074     104.354 r      image_process_m0/div_m1/_l21.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     104.354        image_process_m0/div_m1/un1_temp_a_cry_30_13
CLMA_126_32/Y0                    td                     0.239     104.593 r      image_process_m0/div_m1/_l21.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=49)        0.984     105.577        n194              
CLMA_118_21/Y2                    td                     0.353     105.930 r      image_process_m0/div_m1/temp_a_68[37]/gateop_perm/Z
                                  net (fanout=4)         0.911     106.841        image_process_m0/div_m1/temp_a_71[38]/n0
                                                         0.585     107.426 r      image_process_m0/div_m1/_l22.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000     107.426        image_process_m0/div_m1/un1_temp_a_cry_8_14
CLMS_126_29/COUT                  td                     0.074     107.500 r      image_process_m0/div_m1/_l22.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000     107.500        image_process_m0/div_m1/un1_temp_a_cry_10_14
                                                         0.074     107.574 r      image_process_m0/div_m1/_l22.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000     107.574        image_process_m0/div_m1/un1_temp_a_cry_12_14
CLMS_126_33/COUT                  td                     0.074     107.648 r      image_process_m0/div_m1/_l22.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000     107.648        image_process_m0/div_m1/un1_temp_a_cry_14_14
                                                         0.074     107.722 r      image_process_m0/div_m1/_l22.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000     107.722        image_process_m0/div_m1/un1_temp_a_cry_16_14
CLMS_126_37/COUT                  td                     0.074     107.796 r      image_process_m0/div_m1/_l22.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000     107.796        image_process_m0/div_m1/un1_temp_a_cry_18_14
                                                         0.074     107.870 r      image_process_m0/div_m1/_l22.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000     107.870        image_process_m0/div_m1/un1_temp_a_cry_20_14
CLMS_126_41/COUT                  td                     0.074     107.944 r      image_process_m0/div_m1/_l22.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     107.944        image_process_m0/div_m1/un1_temp_a_cry_22_14
                                                         0.074     108.018 r      image_process_m0/div_m1/_l22.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     108.018        image_process_m0/div_m1/un1_temp_a_cry_24_14
CLMS_126_45/COUT                  td                     0.074     108.092 r      image_process_m0/div_m1/_l22.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     108.092        image_process_m0/div_m1/un1_temp_a_cry_26_14
                                                         0.074     108.166 r      image_process_m0/div_m1/_l22.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     108.166        image_process_m0/div_m1/un1_temp_a_cry_28_14
CLMS_126_49/COUT                  td                     0.074     108.240 r      image_process_m0/div_m1/_l22.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     108.240        image_process_m0/div_m1/un1_temp_a_cry_30_14
CLMS_126_53/Y0                    td                     0.239     108.479 r      image_process_m0/div_m1/_l22.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=47)        0.689     109.168        n195              
CLMA_126_36/Y0                    td                     0.248     109.416 r      image_process_m0/div_m1/temp_a_71[34]/gateop_perm/Z
                                  net (fanout=4)         0.977     110.393        image_process_m0/div_m1/temp_a_74[35]/n0
                                                         0.479     110.872 r      image_process_m0/div_m1/_l23.un1_temp_a_cry_3/gateop_A2/Cout
                                                         0.000     110.872        image_process_m0/div_m1/un1_temp_a_cry_4_15
CLMA_130_36/COUT                  td                     0.074     110.946 r      image_process_m0/div_m1/_l23.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000     110.946        image_process_m0/div_m1/un1_temp_a_cry_6_15
                                                         0.074     111.020 r      image_process_m0/div_m1/_l23.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000     111.020        image_process_m0/div_m1/un1_temp_a_cry_8_15
CLMA_130_40/COUT                  td                     0.074     111.094 r      image_process_m0/div_m1/_l23.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000     111.094        image_process_m0/div_m1/un1_temp_a_cry_10_15
                                                         0.074     111.168 r      image_process_m0/div_m1/_l23.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000     111.168        image_process_m0/div_m1/un1_temp_a_cry_12_15
CLMA_130_44/COUT                  td                     0.074     111.242 r      image_process_m0/div_m1/_l23.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000     111.242        image_process_m0/div_m1/un1_temp_a_cry_14_15
                                                         0.074     111.316 r      image_process_m0/div_m1/_l23.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000     111.316        image_process_m0/div_m1/un1_temp_a_cry_16_15
CLMA_130_48/COUT                  td                     0.074     111.390 r      image_process_m0/div_m1/_l23.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000     111.390        image_process_m0/div_m1/un1_temp_a_cry_18_15
                                                         0.074     111.464 r      image_process_m0/div_m1/_l23.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000     111.464        image_process_m0/div_m1/un1_temp_a_cry_20_15
CLMA_130_52/COUT                  td                     0.074     111.538 r      image_process_m0/div_m1/_l23.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     111.538        image_process_m0/div_m1/un1_temp_a_cry_22_15
                                                         0.074     111.612 r      image_process_m0/div_m1/_l23.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     111.612        image_process_m0/div_m1/un1_temp_a_cry_24_15
CLMA_130_56/COUT                  td                     0.074     111.686 r      image_process_m0/div_m1/_l23.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     111.686        image_process_m0/div_m1/un1_temp_a_cry_26_15
                                                         0.074     111.760 r      image_process_m0/div_m1/_l23.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     111.760        image_process_m0/div_m1/un1_temp_a_cry_28_15
CLMA_130_64/COUT                  td                     0.074     111.834 r      image_process_m0/div_m1/_l23.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     111.834        image_process_m0/div_m1/un1_temp_a_cry_30_15
CLMA_130_68/Y0                    td                     0.239     112.073 r      image_process_m0/div_m1/_l23.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=45)        1.724     113.797        n196              
CLMA_90_41/Y0                     td                     0.187     113.984 r      image_process_m0/div_m1/temp_a_74[33]/gateop_perm/Z
                                  net (fanout=4)         1.404     115.388        image_process_m0/div_m1/temp_a_77[34]/n0
                                                         0.585     115.973 r      image_process_m0/div_m1/_l24.un1_temp_a_cry_3/gateop_A2/Cout
                                                         0.000     115.973        image_process_m0/div_m1/un1_temp_a_cry_4_16
CLMA_50_36/COUT                   td                     0.074     116.047 r      image_process_m0/div_m1/_l24.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000     116.047        image_process_m0/div_m1/un1_temp_a_cry_6_16
                                                         0.074     116.121 r      image_process_m0/div_m1/_l24.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000     116.121        image_process_m0/div_m1/un1_temp_a_cry_8_16
CLMA_50_40/COUT                   td                     0.074     116.195 r      image_process_m0/div_m1/_l24.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000     116.195        image_process_m0/div_m1/un1_temp_a_cry_10_16
                                                         0.074     116.269 r      image_process_m0/div_m1/_l24.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000     116.269        image_process_m0/div_m1/un1_temp_a_cry_12_16
CLMA_50_44/COUT                   td                     0.074     116.343 r      image_process_m0/div_m1/_l24.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000     116.343        image_process_m0/div_m1/un1_temp_a_cry_14_16
                                                         0.074     116.417 r      image_process_m0/div_m1/_l24.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000     116.417        image_process_m0/div_m1/un1_temp_a_cry_16_16
CLMA_50_48/COUT                   td                     0.074     116.491 r      image_process_m0/div_m1/_l24.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000     116.491        image_process_m0/div_m1/un1_temp_a_cry_18_16
                                                         0.074     116.565 r      image_process_m0/div_m1/_l24.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000     116.565        image_process_m0/div_m1/un1_temp_a_cry_20_16
CLMA_50_52/COUT                   td                     0.074     116.639 r      image_process_m0/div_m1/_l24.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     116.639        image_process_m0/div_m1/un1_temp_a_cry_22_16
                                                         0.074     116.713 r      image_process_m0/div_m1/_l24.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     116.713        image_process_m0/div_m1/un1_temp_a_cry_24_16
CLMA_50_56/COUT                   td                     0.074     116.787 r      image_process_m0/div_m1/_l24.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     116.787        image_process_m0/div_m1/un1_temp_a_cry_26_16
                                                         0.074     116.861 r      image_process_m0/div_m1/_l24.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     116.861        image_process_m0/div_m1/un1_temp_a_cry_28_16
CLMA_50_64/COUT                   td                     0.074     116.935 r      image_process_m0/div_m1/_l24.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     116.935        image_process_m0/div_m1/un1_temp_a_cry_30_16
CLMA_50_68/Y0                     td                     0.239     117.174 r      image_process_m0/div_m1/_l24.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=43)        1.536     118.710        n197              
CLMA_82_40/Y0                     td                     0.248     118.958 r      image_process_m0/div_m1/temp_a_77[35]/gateop_perm/Z
                                  net (fanout=4)         0.922     119.880        image_process_m0/div_m1/temp_a_80[36]/n0
CLMA_94_44/COUT                   td                     0.531     120.411 r      image_process_m0/div_m1/_l25.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000     120.411        image_process_m0/div_m1/un1_temp_a_cry_6_17
                                                         0.074     120.485 r      image_process_m0/div_m1/_l25.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000     120.485        image_process_m0/div_m1/un1_temp_a_cry_8_17
CLMA_94_48/COUT                   td                     0.074     120.559 r      image_process_m0/div_m1/_l25.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000     120.559        image_process_m0/div_m1/un1_temp_a_cry_10_17
                                                         0.074     120.633 r      image_process_m0/div_m1/_l25.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000     120.633        image_process_m0/div_m1/un1_temp_a_cry_12_17
CLMA_94_52/COUT                   td                     0.074     120.707 r      image_process_m0/div_m1/_l25.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000     120.707        image_process_m0/div_m1/un1_temp_a_cry_14_17
                                                         0.074     120.781 r      image_process_m0/div_m1/_l25.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000     120.781        image_process_m0/div_m1/un1_temp_a_cry_16_17
CLMA_94_56/COUT                   td                     0.074     120.855 r      image_process_m0/div_m1/_l25.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000     120.855        image_process_m0/div_m1/un1_temp_a_cry_18_17
                                                         0.074     120.929 r      image_process_m0/div_m1/_l25.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000     120.929        image_process_m0/div_m1/un1_temp_a_cry_20_17
CLMA_94_64/COUT                   td                     0.074     121.003 r      image_process_m0/div_m1/_l25.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     121.003        image_process_m0/div_m1/un1_temp_a_cry_22_17
                                                         0.074     121.077 r      image_process_m0/div_m1/_l25.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     121.077        image_process_m0/div_m1/un1_temp_a_cry_24_17
CLMA_94_68/COUT                   td                     0.074     121.151 r      image_process_m0/div_m1/_l25.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     121.151        image_process_m0/div_m1/un1_temp_a_cry_26_17
                                                         0.074     121.225 r      image_process_m0/div_m1/_l25.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     121.225        image_process_m0/div_m1/un1_temp_a_cry_28_17
CLMA_94_72/COUT                   td                     0.074     121.299 r      image_process_m0/div_m1/_l25.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     121.299        image_process_m0/div_m1/un1_temp_a_cry_30_17
CLMA_94_76/Y0                     td                     0.239     121.538 r      image_process_m0/div_m1/_l25.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=45)        1.015     122.553        n198              
CLMA_114_48/Y0                    td                     0.351     122.904 r      image_process_m0/div_m1/temp_a_80[43]/gateop_perm/Z
                                  net (fanout=4)         1.328     124.232        image_process_m0/div_m1/temp_a_83[44]/n0
CLMS_86_81/COUT                   td                     0.531     124.763 r      image_process_m0/div_m1/_l26.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000     124.763        image_process_m0/div_m1/un1_temp_a_cry_14_18
                                                         0.074     124.837 r      image_process_m0/div_m1/_l26.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000     124.837        image_process_m0/div_m1/un1_temp_a_cry_16_18
CLMS_86_85/COUT                   td                     0.074     124.911 r      image_process_m0/div_m1/_l26.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000     124.911        image_process_m0/div_m1/un1_temp_a_cry_18_18
                                                         0.074     124.985 r      image_process_m0/div_m1/_l26.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000     124.985        image_process_m0/div_m1/un1_temp_a_cry_20_18
CLMS_86_89/COUT                   td                     0.074     125.059 r      image_process_m0/div_m1/_l26.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     125.059        image_process_m0/div_m1/un1_temp_a_cry_22_18
                                                         0.074     125.133 r      image_process_m0/div_m1/_l26.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     125.133        image_process_m0/div_m1/un1_temp_a_cry_24_18
CLMS_86_93/COUT                   td                     0.074     125.207 r      image_process_m0/div_m1/_l26.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     125.207        image_process_m0/div_m1/un1_temp_a_cry_26_18
                                                         0.074     125.281 r      image_process_m0/div_m1/_l26.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     125.281        image_process_m0/div_m1/un1_temp_a_cry_28_18
CLMS_86_97/COUT                   td                     0.074     125.355 r      image_process_m0/div_m1/_l26.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     125.355        image_process_m0/div_m1/un1_temp_a_cry_30_18
CLMS_86_101/Y0                    td                     0.239     125.594 r      image_process_m0/div_m1/_l26.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=43)        1.446     127.040        n199              
CLMA_126_72/Y0                    td                     0.248     127.288 r      image_process_m0/div_m1/temp_a_83[37]/gateop_perm/Z
                                  net (fanout=4)         0.813     128.101        image_process_m0/div_m1/temp_a_86[38]/n0
                                                         0.585     128.686 r      image_process_m0/div_m1/_l27.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000     128.686        image_process_m0/div_m1/un1_temp_a_cry_8
CLMA_118_89/COUT                  td                     0.074     128.760 r      image_process_m0/div_m1/_l27.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000     128.760        image_process_m0/div_m1/un1_temp_a_cry_10
                                                         0.074     128.834 r      image_process_m0/div_m1/_l27.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000     128.834        image_process_m0/div_m1/un1_temp_a_cry_12
CLMA_118_93/COUT                  td                     0.074     128.908 r      image_process_m0/div_m1/_l27.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000     128.908        image_process_m0/div_m1/un1_temp_a_cry_14
                                                         0.074     128.982 r      image_process_m0/div_m1/_l27.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000     128.982        image_process_m0/div_m1/un1_temp_a_cry_16
CLMA_118_97/COUT                  td                     0.074     129.056 r      image_process_m0/div_m1/_l27.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000     129.056        image_process_m0/div_m1/un1_temp_a_cry_18
                                                         0.074     129.130 r      image_process_m0/div_m1/_l27.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000     129.130        image_process_m0/div_m1/un1_temp_a_cry_20
CLMA_118_101/COUT                 td                     0.074     129.204 r      image_process_m0/div_m1/_l27.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     129.204        image_process_m0/div_m1/un1_temp_a_cry_22
                                                         0.074     129.278 r      image_process_m0/div_m1/_l27.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     129.278        image_process_m0/div_m1/un1_temp_a_cry_24
CLMA_118_105/COUT                 td                     0.074     129.352 r      image_process_m0/div_m1/_l27.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     129.352        image_process_m0/div_m1/un1_temp_a_cry_26
                                                         0.074     129.426 r      image_process_m0/div_m1/_l27.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     129.426        image_process_m0/div_m1/un1_temp_a_cry_28
CLMA_118_109/COUT                 td                     0.074     129.500 r      image_process_m0/div_m1/_l27.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     129.500        image_process_m0/div_m1/un1_temp_a_cry_30
CLMA_118_113/Y0                   td                     0.239     129.739 r      image_process_m0/div_m1/_l27.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=46)        1.339     131.078        n200              
CLMA_106_76/Y0                    td                     0.248     131.326 r      image_process_m0/div_m1/temp_a_86[33]/gateop_perm/Z
                                  net (fanout=4)         1.048     132.374        image_process_m0/div_m1/temp_a_89[34]/n0
                                                         0.585     132.959 r      image_process_m0/div_m1/_l28.un1_temp_a_cry_3/gateop_A2/Cout
                                                         0.000     132.959        image_process_m0/div_m1/un1_temp_a_cry_4_0
CLMA_126_84/COUT                  td                     0.074     133.033 r      image_process_m0/div_m1/_l28.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000     133.033        image_process_m0/div_m1/un1_temp_a_cry_6_0
                                                         0.074     133.107 r      image_process_m0/div_m1/_l28.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000     133.107        image_process_m0/div_m1/un1_temp_a_cry_8_0
CLMA_126_88/COUT                  td                     0.074     133.181 r      image_process_m0/div_m1/_l28.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000     133.181        image_process_m0/div_m1/un1_temp_a_cry_10_0
                                                         0.074     133.255 r      image_process_m0/div_m1/_l28.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000     133.255        image_process_m0/div_m1/un1_temp_a_cry_12_0
CLMA_126_92/COUT                  td                     0.074     133.329 r      image_process_m0/div_m1/_l28.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000     133.329        image_process_m0/div_m1/un1_temp_a_cry_14_0
                                                         0.074     133.403 r      image_process_m0/div_m1/_l28.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000     133.403        image_process_m0/div_m1/un1_temp_a_cry_16_0
CLMA_126_96/COUT                  td                     0.074     133.477 r      image_process_m0/div_m1/_l28.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000     133.477        image_process_m0/div_m1/un1_temp_a_cry_18_0
                                                         0.074     133.551 r      image_process_m0/div_m1/_l28.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000     133.551        image_process_m0/div_m1/un1_temp_a_cry_20_0
CLMA_126_100/COUT                 td                     0.074     133.625 r      image_process_m0/div_m1/_l28.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     133.625        image_process_m0/div_m1/un1_temp_a_cry_22_0
                                                         0.074     133.699 r      image_process_m0/div_m1/_l28.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     133.699        image_process_m0/div_m1/un1_temp_a_cry_24_0
CLMA_126_104/COUT                 td                     0.074     133.773 r      image_process_m0/div_m1/_l28.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     133.773        image_process_m0/div_m1/un1_temp_a_cry_26_0
                                                         0.074     133.847 r      image_process_m0/div_m1/_l28.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     133.847        image_process_m0/div_m1/un1_temp_a_cry_28_0
CLMA_126_108/COUT                 td                     0.074     133.921 r      image_process_m0/div_m1/_l28.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     133.921        image_process_m0/div_m1/un1_temp_a_cry_30_0
CLMA_126_112/Y0                   td                     0.239     134.160 r      image_process_m0/div_m1/_l28.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=44)        1.364     135.524        n201              
CLMA_102_84/Y0                    td                     0.478     136.002 r      image_process_m0/div_m1/temp_a_89[35]/gateop_perm/Z
                                  net (fanout=4)         1.300     137.302        image_process_m0/div_m1/temp_a_92[36]/n0
CLMA_114_92/COUT                  td                     0.531     137.833 r      image_process_m0/div_m1/_l29.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000     137.833        image_process_m0/div_m1/un1_temp_a_cry_6_1
                                                         0.074     137.907 r      image_process_m0/div_m1/_l29.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000     137.907        image_process_m0/div_m1/un1_temp_a_cry_8_1
CLMA_114_96/COUT                  td                     0.074     137.981 r      image_process_m0/div_m1/_l29.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000     137.981        image_process_m0/div_m1/un1_temp_a_cry_10_1
                                                         0.074     138.055 r      image_process_m0/div_m1/_l29.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000     138.055        image_process_m0/div_m1/un1_temp_a_cry_12_1
CLMA_114_100/COUT                 td                     0.074     138.129 r      image_process_m0/div_m1/_l29.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000     138.129        image_process_m0/div_m1/un1_temp_a_cry_14_1
                                                         0.074     138.203 r      image_process_m0/div_m1/_l29.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000     138.203        image_process_m0/div_m1/un1_temp_a_cry_16_1
CLMA_114_104/COUT                 td                     0.074     138.277 r      image_process_m0/div_m1/_l29.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000     138.277        image_process_m0/div_m1/un1_temp_a_cry_18_1
                                                         0.074     138.351 r      image_process_m0/div_m1/_l29.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000     138.351        image_process_m0/div_m1/un1_temp_a_cry_20_1
CLMA_114_108/COUT                 td                     0.074     138.425 r      image_process_m0/div_m1/_l29.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     138.425        image_process_m0/div_m1/un1_temp_a_cry_22_1
                                                         0.074     138.499 r      image_process_m0/div_m1/_l29.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     138.499        image_process_m0/div_m1/un1_temp_a_cry_24_1
CLMA_114_112/COUT                 td                     0.074     138.573 r      image_process_m0/div_m1/_l29.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     138.573        image_process_m0/div_m1/un1_temp_a_cry_26_1
                                                         0.074     138.647 r      image_process_m0/div_m1/_l29.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     138.647        image_process_m0/div_m1/un1_temp_a_cry_28_1
CLMA_114_116/COUT                 td                     0.074     138.721 r      image_process_m0/div_m1/_l29.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     138.721        image_process_m0/div_m1/un1_temp_a_cry_30_1
CLMA_114_120/Y0                   td                     0.239     138.960 r      image_process_m0/div_m1/_l29.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=43)        1.614     140.574        n202              
CLMA_90_97/Y0                     td                     0.248     140.822 r      image_process_m0/div_m1/temp_a_92[45]/gateop_perm/Z
                                  net (fanout=4)         1.220     142.042        image_process_m0/div_m1/temp_a_92[45]/n3
                                                         0.585     142.627 r      image_process_m0/div_m1/_l30.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000     142.627        image_process_m0/div_m1/un1_temp_a_cry_16_2
CLMS_126_101/COUT                 td                     0.074     142.701 r      image_process_m0/div_m1/_l30.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000     142.701        image_process_m0/div_m1/un1_temp_a_cry_18_2
                                                         0.074     142.775 r      image_process_m0/div_m1/_l30.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000     142.775        image_process_m0/div_m1/un1_temp_a_cry_20_2
CLMS_126_105/COUT                 td                     0.074     142.849 r      image_process_m0/div_m1/_l30.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     142.849        image_process_m0/div_m1/un1_temp_a_cry_22_2
                                                         0.074     142.923 r      image_process_m0/div_m1/_l30.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     142.923        image_process_m0/div_m1/un1_temp_a_cry_24_2
CLMS_126_109/COUT                 td                     0.074     142.997 r      image_process_m0/div_m1/_l30.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     142.997        image_process_m0/div_m1/un1_temp_a_cry_26_2
                                                         0.074     143.071 r      image_process_m0/div_m1/_l30.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     143.071        image_process_m0/div_m1/un1_temp_a_cry_28_2
CLMS_126_113/COUT                 td                     0.074     143.145 r      image_process_m0/div_m1/_l30.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     143.145        image_process_m0/div_m1/un1_temp_a_cry_30_2
CLMS_126_117/Y0                   td                     0.239     143.384 r      image_process_m0/div_m1/_l30.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=32)        1.349     144.733        n203              
CLMA_106_80/Y1                    td                     0.233     144.966 r      image_process_m0/div_m1/_l31.un1_temp_a_cry_6_cco/gateop_perm/Z
                                  net (fanout=1)         1.392     146.358        image_process_m0/div_m1/un1_temp_a_cry_6_cco
CLMA_130_85/COUT                  td                     0.533     146.891 r      image_process_m0/div_m1/_l31.un1_temp_a_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000     146.891        image_process_m0/div_m1/un1_temp_a_cry_6_3
                                                         0.074     146.965 r      image_process_m0/div_m1/_l31.un1_temp_a_cry_7/gateop_A2/Cout
                                                         0.000     146.965        image_process_m0/div_m1/un1_temp_a_cry_8_3
CLMA_130_89/COUT                  td                     0.074     147.039 r      image_process_m0/div_m1/_l31.un1_temp_a_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000     147.039        image_process_m0/div_m1/un1_temp_a_cry_10_3
                                                         0.074     147.113 r      image_process_m0/div_m1/_l31.un1_temp_a_cry_11/gateop_A2/Cout
                                                         0.000     147.113        image_process_m0/div_m1/un1_temp_a_cry_12_3
CLMA_130_93/COUT                  td                     0.074     147.187 r      image_process_m0/div_m1/_l31.un1_temp_a_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000     147.187        image_process_m0/div_m1/un1_temp_a_cry_14_3
                                                         0.074     147.261 r      image_process_m0/div_m1/_l31.un1_temp_a_cry_15/gateop_A2/Cout
                                                         0.000     147.261        image_process_m0/div_m1/un1_temp_a_cry_16_3
CLMA_130_97/COUT                  td                     0.074     147.335 r      image_process_m0/div_m1/_l31.un1_temp_a_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000     147.335        image_process_m0/div_m1/un1_temp_a_cry_18_3
                                                         0.074     147.409 r      image_process_m0/div_m1/_l31.un1_temp_a_cry_19/gateop_A2/Cout
                                                         0.000     147.409        image_process_m0/div_m1/un1_temp_a_cry_20_3
CLMA_130_101/COUT                 td                     0.074     147.483 r      image_process_m0/div_m1/_l31.un1_temp_a_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000     147.483        image_process_m0/div_m1/un1_temp_a_cry_22_3
                                                         0.074     147.557 r      image_process_m0/div_m1/_l31.un1_temp_a_cry_23/gateop_A2/Cout
                                                         0.000     147.557        image_process_m0/div_m1/un1_temp_a_cry_24_3
CLMA_130_105/COUT                 td                     0.074     147.631 r      image_process_m0/div_m1/_l31.un1_temp_a_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000     147.631        image_process_m0/div_m1/un1_temp_a_cry_26_3
                                                         0.074     147.705 r      image_process_m0/div_m1/_l31.un1_temp_a_cry_27/gateop_A2/Cout
                                                         0.000     147.705        image_process_m0/div_m1/un1_temp_a_cry_28_3
CLMA_130_109/COUT                 td                     0.074     147.779 r      image_process_m0/div_m1/_l31.un1_temp_a_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000     147.779        image_process_m0/div_m1/un1_temp_a_cry_30_3
CLMA_130_113/Y0                   td                     0.239     148.018 r      image_process_m0/div_m1/_l31.un1_temp_a_cry_31/gateop_perm/Y
                                  net (fanout=1)         0.793     148.811        n204              
                                                         0.479     149.290 r      image_process_m0/un1_wr_burst_addr_start_1_4_cry_0_0_cin/gateop_A2/Cout
                                                         0.000     149.290        image_process_m0/un1_wr_burst_addr_start_1_4_cry_0_0_Z
CLMS_114_105/COUT                 td                     0.074     149.364 r      image_process_m0/un1_wr_burst_addr_start_1_4_cry_1_0/gateop_A2/Cout
                                  net (fanout=1)         0.000     149.364        image_process_m0/un1_wr_burst_addr_start_1_4_cry_2
                                                         0.074     149.438 r      image_process_m0/un1_wr_burst_addr_start_1_4_cry_3_0/gateop_A2/Cout
                                                         0.000     149.438        image_process_m0/un1_wr_burst_addr_start_1_4_cry_4
CLMS_114_109/Y3                   td                     0.489     149.927 r      image_process_m0/un1_wr_burst_addr_start_1_4_cry_5_0/gateop_A2/Y1
                                  net (fanout=2)         1.393     151.320        image_process_m0/un1_wr_burst_addr_start_1_4 [16]
CLMA_78_100/COUT                  td                     0.397     151.717 r      image_process_m0/rd_burst_addr[16]/opit_0_inv_A2Q21/Cout
                                  net (fanout=1)         0.000     151.717        image_process_m0/un1_wr_burst_addr_start_1_cry_16
                                                         0.074     151.791 r      image_process_m0/rd_burst_addr[18]/opit_0_inv_A2Q21/Cout
                                                         0.000     151.791        image_process_m0/un1_wr_burst_addr_start_1_cry_18
CLMA_78_104/COUT                  td                     0.074     151.865 r      image_process_m0/rd_burst_addr[20]/opit_0_inv_A2Q21/Cout
                                  net (fanout=1)         0.000     151.865        image_process_m0/un1_wr_burst_addr_start_1_cry_20
                                                         0.074     151.939 f      image_process_m0/rd_burst_addr[22]/opit_0_inv_A2Q21/Cout
                                                         0.000     151.939        image_process_m0/un1_wr_burst_addr_start_1_cry_22
                                                                           f      image_process_m0/rd_burst_addr[24]/opit_0_inv_A2Q21/Cin

Data arrival time                                                  151.939        Logic Levels: 256 
                                                                                  Logic: 65.446ns(43.821%), Route: 83.904ns(56.179%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.589    1002.589                          

CLMA_78_108/CLK                                                   1002.589 r      image_process_m0/rd_burst_addr[24]/opit_0_inv_A2Q21/CLK
Setup time                                              -0.224    1002.365                          

Data required time                                                1002.365                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.365                          
Data arrival time                                                 -151.939                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        850.426                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d1/opit_0_inv/D
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMS_18_221/CLK                                          0.000       2.589 r      frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK
CLMS_18_221/Q2                    tco                    0.285       2.874 f      frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/Q
                                  net (fanout=1)         0.173       3.047        frame_read_write_m0/frame_fifo_read_m0/read_req_d0_Z
CLMS_18_221/M2                                                             f      frame_read_write_m0/frame_fifo_read_m0/read_req_d1/opit_0_inv/D

Data arrival time                                                    3.047        Logic Levels: 1   
                                                                                  Logic: 0.285ns(62.227%), Route: 0.173ns(37.773%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMS_18_221/CLK                                                      2.589 r      frame_read_write_m0/frame_fifo_read_m0/read_req_d1/opit_0_inv/CLK
Hold time                                                0.461       3.050                          

Data required time                                                   3.050                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.050                          
Data arrival time                                                   -3.047                          
----------------------------------------------------------------------------------------------------
Slack (VIOLATED)                                                    -0.003                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[2]/opit_0/D
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.611       2.611                          

CLMS_10_285/CLK                                          0.000       2.611 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
CLMS_10_285/Q1                    tco                    0.285       2.896 f      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/Q
                                  net (fanout=1)         0.173       3.069        frame_read_write_m0/read_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/wrptr1 [2]
CLMS_10_285/M0                                                             f      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[2]/opit_0/D

Data arrival time                                                    3.069        Logic Levels: 1   
                                                                                  Logic: 0.285ns(62.227%), Route: 0.173ns(37.773%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.611       2.611                          

CLMS_10_285/CLK                                                      2.611 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[2]/opit_0/CLK
Hold time                                                0.461       3.072                          

Data required time                                                   3.072                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.072                          
Data arrival time                                                   -3.069                          
----------------------------------------------------------------------------------------------------
Slack (VIOLATED)                                                    -0.003                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/read_req_d1/opit_0_inv/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d2/opit_0_inv/D
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMS_18_221/CLK                                          0.000       2.589 r      frame_read_write_m0/frame_fifo_read_m0/read_req_d1/opit_0_inv/CLK
CLMS_18_221/Q1                    tco                    0.285       2.874 f      frame_read_write_m0/frame_fifo_read_m0/read_req_d1/opit_0_inv/Q
                                  net (fanout=1)         0.174       3.048        frame_read_write_m0/frame_fifo_read_m0/read_req_d1_Z
CLMS_18_221/M0                                                             f      frame_read_write_m0/frame_fifo_read_m0/read_req_d2/opit_0_inv/D

Data arrival time                                                    3.048        Logic Levels: 1   
                                                                                  Logic: 0.285ns(62.092%), Route: 0.174ns(37.908%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMS_18_221/CLK                                                      2.589 r      frame_read_write_m0/frame_fifo_read_m0/read_req_d2/opit_0_inv/CLK
Hold time                                                0.461       3.050                          

Data required time                                                   3.050                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.050                          
Data arrival time                                                   -3.048                          
----------------------------------------------------------------------------------------------------
Slack (VIOLATED)                                                    -0.002                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PWRITE
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_50_72/CLK                                           0.000       2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
CLMA_50_72/Q0                     tco                    0.284       2.873 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=78)        2.398       5.271        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [1]
CLMA_58_116/Y3                    td                     0.233       5.504 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite_0_0/gateop_perm/Z
                                  net (fanout=1)         0.301       5.805        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/n4
CLMA_58_116/Y2                    td                     0.250       6.055 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/gateop_perm/Z
                                  net (fanout=48)        1.985       8.040        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/un2_pwrite
CLMA_26_80/Y1                     td                     0.233       8.273 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_pwrite/gateop_perm/Z
                                  net (fanout=1)         1.470       9.743        u_ipsl_hmemc_top/ddrc_pwrite
HMEMC_16_1/SRB_IOL2_TX_DATA[0]                                             r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PWRITE

Data arrival time                                                    9.743        Logic Levels: 4   
                                                                                  Logic: 1.000ns(13.978%), Route: 6.154ns(86.022%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.589    1002.589                          

HMEMC_16_1/SRB_IOL4_CLK_SYS                                       1002.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
Setup time                                              -3.700     998.889                          

Data required time                                                 998.889                          
----------------------------------------------------------------------------------------------------
Data required time                                                 998.889                          
Data arrival time                                                   -9.743                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        989.146                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PWDATA[4]
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_42_76/CLK                                           0.000       2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[4]/opit_0_inv_L5Q_perm/CLK
CLMA_42_76/Q0                     tco                    0.284       2.873 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[4]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=107)       2.707       5.580        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [4]
CLMS_114_125/Y6AB                 td                     0.488       6.068 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/data_21_4/LUT6_inst_perm/Z
                                  net (fanout=1)         0.937       7.005        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/data_21_4_Z
CLMA_98_121/Y0                    td                     0.248       7.253 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/data_24mux_iv[0]/gateop_perm/Z
                                  net (fanout=1)         1.344       8.597        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/data_2 [7]
CLMS_66_101/Y0                    td                     0.248       8.845 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_pwdata_cZ[4]/gateop_perm/Z
                                  net (fanout=1)         2.194      11.039        u_ipsl_hmemc_top/ddrc_pwdata [4]
HMEMC_16_1/SRB_IOL4_TS_CTRL[3]                                             r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PWDATA[4]

Data arrival time                                                   11.039        Logic Levels: 4   
                                                                                  Logic: 1.268ns(15.006%), Route: 7.182ns(84.994%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.589    1002.589                          

HMEMC_16_1/SRB_IOL4_CLK_SYS                                       1002.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
Setup time                                              -1.048    1001.541                          

Data required time                                                1001.541                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.541                          
Data arrival time                                                  -11.039                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        990.502                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PADDR[8]
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_50_72/CLK                                           0.000       2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
CLMA_50_72/Q0                     tco                    0.284       2.873 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=78)        2.398       5.271        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [1]
CLMA_58_116/Y3                    td                     0.233       5.504 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite_0_0/gateop_perm/Z
                                  net (fanout=1)         0.301       5.805        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/n4
CLMA_58_116/Y2                    td                     0.250       6.055 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/gateop_perm/Z
                                  net (fanout=48)        1.228       7.283        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/un2_pwrite
CLMA_70_93/Y0                     td                     0.248       7.531 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_paddr_cZ[8]/gateop_perm/Z
                                  net (fanout=1)         2.400       9.931        u_ipsl_hmemc_top/ddrc_paddr [8]
HMEMC_16_1/SRB_IOL4_TX_DATA[0]                                             r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PADDR[8]

Data arrival time                                                    9.931        Logic Levels: 4   
                                                                                  Logic: 1.015ns(13.825%), Route: 6.327ns(86.175%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.589    1002.589                          

HMEMC_16_1/SRB_IOL4_CLK_SYS                                       1002.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
Setup time                                              -2.119    1000.470                          

Data required time                                                1000.470                          
----------------------------------------------------------------------------------------------------
Data required time                                                1000.470                          
Data arrival time                                                   -9.931                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        990.539                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/D
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMS_46_125/CLK                                          0.000       2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/opit_0_inv/CLK
CLMS_46_125/Q3                    tco                    0.281       2.870 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/opit_0_inv/Q
                                  net (fanout=1)         0.173       3.043        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [0]
CLMS_46_125/M1                                                             f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/D

Data arrival time                                                    3.043        Logic Levels: 1   
                                                                                  Logic: 0.281ns(61.894%), Route: 0.173ns(38.106%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMS_46_125/CLK                                                      2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/CLK
Hold time                                                0.461       3.050                          

Data required time                                                   3.050                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.050                          
Data arrival time                                                   -3.043                          
----------------------------------------------------------------------------------------------------
Slack (VIOLATED)                                                    -0.007                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[1]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/D
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMS_46_125/CLK                                          0.000       2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[1]/opit_0_inv/CLK
CLMS_46_125/Q0                    tco                    0.285       2.874 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[1]/opit_0_inv/Q
                                  net (fanout=1)         0.173       3.047        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [1]
CLMS_46_125/M2                                                             f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/D

Data arrival time                                                    3.047        Logic Levels: 1   
                                                                                  Logic: 0.285ns(62.227%), Route: 0.173ns(37.773%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMS_46_125/CLK                                                      2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/CLK
Hold time                                                0.461       3.050                          

Data required time                                                   3.050                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.050                          
Data arrival time                                                   -3.047                          
----------------------------------------------------------------------------------------------------
Slack (VIOLATED)                                                    -0.003                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/D
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMS_46_65/CLK                                           0.000       2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/CLK
CLMS_46_65/Q0                     tco                    0.285       2.874 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/Q
                                  net (fanout=1)         0.173       3.047        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/dll_lock_d [0]
CLMS_46_65/M2                                                              f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/D

Data arrival time                                                    3.047        Logic Levels: 1   
                                                                                  Logic: 0.285ns(62.227%), Route: 0.173ns(37.773%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMS_46_65/CLK                                                       2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/CLK
Hold time                                                0.461       3.050                          

Data required time                                                   3.050                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.050                          
Data arrival time                                                   -3.047                          
----------------------------------------------------------------------------------------------------
Slack (VIOLATED)                                                    -0.003                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : ipsl_phy_io_Z5|ioclk_01_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z5|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.074       0.074                          

DQSL_6_24/CLK_IO                                         0.000       0.074 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[0]          tco                    0.533       0.607 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                  net (fanout=8)         0.000       0.607        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [0]
IOL_7_10/IFIFO_RADDR[0]                                                    f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

Data arrival time                                                    0.607        Logic Levels: 1   
                                                                                  Logic: 0.533ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z5|ioclk_01_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         0.101    1000.101                          

IOL_7_10/CLK_IO                                                   1000.101 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Setup time                                              -0.138     999.963                          

Data required time                                                 999.963                          
----------------------------------------------------------------------------------------------------
Data required time                                                 999.963                          
Data arrival time                                                   -0.607                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        999.356                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : ipsl_phy_io_Z5|ioclk_01_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z5|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.074       0.074                          

DQSL_6_24/CLK_IO                                         0.000       0.074 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[1]          tco                    0.533       0.607 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                  net (fanout=8)         0.000       0.607        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [1]
IOL_7_10/IFIFO_RADDR[1]                                                    f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

Data arrival time                                                    0.607        Logic Levels: 1   
                                                                                  Logic: 0.533ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z5|ioclk_01_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         0.101    1000.101                          

IOL_7_10/CLK_IO                                                   1000.101 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Setup time                                              -0.138     999.963                          

Data required time                                                 999.963                          
----------------------------------------------------------------------------------------------------
Data required time                                                 999.963                          
Data arrival time                                                   -0.607                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        999.356                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : ipsl_phy_io_Z5|ioclk_01_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z5|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.074       0.074                          

DQSL_6_24/CLK_IO                                         0.000       0.074 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[2]          tco                    0.533       0.607 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                  net (fanout=8)         0.000       0.607        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [2]
IOL_7_10/IFIFO_RADDR[2]                                                    f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

Data arrival time                                                    0.607        Logic Levels: 1   
                                                                                  Logic: 0.533ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z5|ioclk_01_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         0.101    1000.101                          

IOL_7_10/CLK_IO                                                   1000.101 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Setup time                                              -0.138     999.963                          

Data required time                                                 999.963                          
----------------------------------------------------------------------------------------------------
Data required time                                                 999.963                          
Data arrival time                                                   -0.607                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        999.356                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : ipsl_phy_io_Z5|ioclk_01_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z5|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.074       0.074                          

DQSL_6_24/CLK_IO                                         0.000       0.074 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[0]          tco                    0.533       0.607 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                  net (fanout=8)         0.000       0.607        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [0]
IOL_7_10/IFIFO_RADDR[0]                                                    f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

Data arrival time                                                    0.607        Logic Levels: 1   
                                                                                  Logic: 0.533ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z5|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.101       0.101                          

IOL_7_10/CLK_IO                                                      0.101 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Hold time                                               -0.098       0.003                          

Data required time                                                   0.003                          
----------------------------------------------------------------------------------------------------
Data required time                                                   0.003                          
Data arrival time                                                   -0.607                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.604                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : ipsl_phy_io_Z5|ioclk_01_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z5|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.074       0.074                          

DQSL_6_24/CLK_IO                                         0.000       0.074 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[1]          tco                    0.533       0.607 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                  net (fanout=8)         0.000       0.607        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [1]
IOL_7_10/IFIFO_RADDR[1]                                                    f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

Data arrival time                                                    0.607        Logic Levels: 1   
                                                                                  Logic: 0.533ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z5|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.101       0.101                          

IOL_7_10/CLK_IO                                                      0.101 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Hold time                                               -0.098       0.003                          

Data required time                                                   0.003                          
----------------------------------------------------------------------------------------------------
Data required time                                                   0.003                          
Data arrival time                                                   -0.607                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.604                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : ipsl_phy_io_Z5|ioclk_01_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z5|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.074       0.074                          

DQSL_6_24/CLK_IO                                         0.000       0.074 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[2]          tco                    0.533       0.607 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                  net (fanout=8)         0.000       0.607        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [2]
IOL_7_10/IFIFO_RADDR[2]                                                    f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

Data arrival time                                                    0.607        Logic Levels: 1   
                                                                                  Logic: 0.533ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z5|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.101       0.101                          

IOL_7_10/CLK_IO                                                      0.101 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Hold time                                               -0.098       0.003                          

Data required time                                                   0.003                          
----------------------------------------------------------------------------------------------------
Data required time                                                   0.003                          
Data arrival time                                                   -0.607                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.604                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q_perm/L0
Path Group  : video_pll|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMA_130_333/CLK                                         0.000       3.069 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK
CLMA_130_333/Q1                   tco                    0.284       3.353 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/Q
                                  net (fanout=39)        2.203       5.556        dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [2]
CLMA_82_365/C0                                                             r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q_perm/L0

Data arrival time                                                    5.556        Logic Levels: 1   
                                                                                  Logic: 0.284ns(11.419%), Route: 2.203ns(88.581%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         3.069    1003.069                          

CLMA_82_365/CLK                                                   1003.069 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q_perm/CLK
Setup time                                              -0.223    1002.846                          

Data required time                                                1002.846                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.846                          
Data arrival time                                                   -5.556                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.290                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[1]/opit_0_L5Q_perm/L0
Path Group  : video_pll|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMA_130_333/CLK                                         0.000       3.069 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK
CLMA_130_333/Q1                   tco                    0.284       3.353 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/Q
                                  net (fanout=39)        2.203       5.556        dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [2]
CLMA_82_365/D0                                                             r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[1]/opit_0_L5Q_perm/L0

Data arrival time                                                    5.556        Logic Levels: 1   
                                                                                  Logic: 0.284ns(11.419%), Route: 2.203ns(88.581%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         3.069    1003.069                          

CLMA_82_365/CLK                                                   1003.069 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[1]/opit_0_L5Q_perm/CLK
Setup time                                              -0.197    1002.872                          

Data required time                                                1002.872                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.872                          
Data arrival time                                                   -5.556                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.316                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/opit_0_L5Q_perm/L3
Path Group  : video_pll|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMA_130_333/CLK                                         0.000       3.069 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK
CLMA_130_333/Q1                   tco                    0.284       3.353 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/Q
                                  net (fanout=39)        1.867       5.220        dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [2]
CLMS_86_361/B3                                                             r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/opit_0_L5Q_perm/L3

Data arrival time                                                    5.220        Logic Levels: 1   
                                                                                  Logic: 0.284ns(13.203%), Route: 1.867ns(86.797%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         3.069    1003.069                          

CLMS_86_361/CLK                                                   1003.069 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/opit_0_L5Q_perm/CLK
Setup time                                              -0.453    1002.616                          

Data required time                                                1002.616                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.616                          
Data arrival time                                                   -5.220                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.396                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0/D
Path Group  : video_pll|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMA_146_313/CLK                                         0.000       3.069 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/CLK
CLMA_146_313/Q3                   tco                    0.281       3.350 f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/Q
                                  net (fanout=1)         0.312       3.662        dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [1]
CLMS_142_313/M2                                                            f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0/D

Data arrival time                                                    3.662        Logic Levels: 1   
                                                                                  Logic: 0.281ns(47.386%), Route: 0.312ns(52.614%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMS_142_313/CLK                                                     3.069 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0/CLK
Hold time                                                0.461       3.530                          

Data required time                                                   3.530                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.530                          
Data arrival time                                                   -3.662                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.132                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[1]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[0]/opit_0/D
Path Group  : video_pll|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMA_146_313/CLK                                         0.000       3.069 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[1]/opit_0/CLK
CLMA_146_313/Q1                   tco                    0.285       3.354 f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[1]/opit_0/Q
                                  net (fanout=1)         0.345       3.699        dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l [1]
CLMS_142_313/M0                                                            f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[0]/opit_0/D

Data arrival time                                                    3.699        Logic Levels: 1   
                                                                                  Logic: 0.285ns(45.238%), Route: 0.345ns(54.762%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMS_142_313/CLK                                                     3.069 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[0]/opit_0/CLK
Hold time                                                0.461       3.530                          

Data required time                                                   3.530                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.530                          
Data arrival time                                                   -3.699                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.169                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/D
Path Group  : video_pll|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMA_146_313/CLK                                         0.000       3.069 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/CLK
CLMA_146_313/Q2                   tco                    0.285       3.354 f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/Q
                                  net (fanout=1)         0.173       3.527        dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [2]
CLMA_146_313/M3                                                            f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/D

Data arrival time                                                    3.527        Logic Levels: 1   
                                                                                  Logic: 0.285ns(62.227%), Route: 0.173ns(37.773%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMA_146_313/CLK                                                     3.069 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/CLK
Hold time                                               -0.028       3.041                          

Data required time                                                   3.041                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.041                          
Data arrival time                                                   -3.527                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.486                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_42_77/CLK                                           0.000       2.589 r      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
CLMA_42_77/Q0                     tco                    0.284       2.873 r      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                  net (fanout=43)        2.452       5.325        frame_read_write_m0/write_fifo_aclr
CLMA_78_156/RSCO                  td                     0.161       5.486 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RSOUT
                                  net (fanout=1)         0.000       5.486        n275              
CLMA_78_160/RSCO                  td                     0.120       5.606 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/RSOUT
                                  net (fanout=2)         0.000       5.606        n274              
CLMA_78_164/RSCO                  td                     0.120       5.726 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RSOUT
                                  net (fanout=4)         0.000       5.726        n273              
CLMA_78_168/RSCI                                                           r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS

Data arrival time                                                    5.726        Logic Levels: 4   
                                                                                  Logic: 0.685ns(21.836%), Route: 2.452ns(78.164%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.589    1002.589                          

CLMA_78_168/CLK                                                   1002.589 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Recovery time                                           -0.745    1001.844                          

Data required time                                                1001.844                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.844                          
Data arrival time                                                   -5.726                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        996.118                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/RS
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_42_77/CLK                                           0.000       2.589 r      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
CLMA_42_77/Q0                     tco                    0.284       2.873 r      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                  net (fanout=43)        2.452       5.325        frame_read_write_m0/write_fifo_aclr
CLMA_78_156/RSCO                  td                     0.161       5.486 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RSOUT
                                  net (fanout=1)         0.000       5.486        n275              
CLMA_78_160/RSCO                  td                     0.120       5.606 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/RSOUT
                                  net (fanout=2)         0.000       5.606        n274              
CLMA_78_164/RSCO                  td                     0.120       5.726 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RSOUT
                                  net (fanout=4)         0.000       5.726        n273              
CLMA_78_168/RSCI                                                           r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/RS

Data arrival time                                                    5.726        Logic Levels: 4   
                                                                                  Logic: 0.685ns(21.836%), Route: 2.452ns(78.164%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.589    1002.589                          

CLMA_78_168/CLK                                                   1002.589 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Recovery time                                           -0.745    1001.844                          

Data required time                                                1001.844                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.844                          
Data arrival time                                                   -5.726                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        996.118                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_42_77/CLK                                           0.000       2.589 r      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
CLMA_42_77/Q0                     tco                    0.284       2.873 r      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                  net (fanout=43)        2.452       5.325        frame_read_write_m0/write_fifo_aclr
CLMA_78_156/RSCO                  td                     0.161       5.486 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RSOUT
                                  net (fanout=1)         0.000       5.486        n275              
CLMA_78_160/RSCO                  td                     0.120       5.606 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/RSOUT
                                  net (fanout=2)         0.000       5.606        n274              
CLMA_78_164/RSCO                  td                     0.120       5.726 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RSOUT
                                  net (fanout=4)         0.000       5.726        n273              
CLMA_78_168/RSCI                                                           r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS

Data arrival time                                                    5.726        Logic Levels: 4   
                                                                                  Logic: 0.685ns(21.836%), Route: 2.452ns(78.164%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.589    1002.589                          

CLMA_78_168/CLK                                                   1002.589 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Recovery time                                           -0.745    1001.844                          

Data required time                                                1001.844                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.844                          
Data arrival time                                                   -5.726                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        996.118                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/RS
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.611       2.611                          

CLMA_22_281/CLK                                          0.000       2.611 r      frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
CLMA_22_281/Q1                    tco                    0.285       2.896 f      frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                  net (fanout=56)        0.416       3.312        frame_read_write_m0/read_fifo_aclr
CLMA_26_288/RSCO                  td                     0.175       3.487 f      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       3.487        n108              
CLMA_26_292/RSCI                                                           f      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/RS

Data arrival time                                                    3.487        Logic Levels: 2   
                                                                                  Logic: 0.460ns(52.511%), Route: 0.416ns(47.489%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.611       2.611                          

CLMA_26_292/CLK                                                      2.611 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/CLK
Removal time                                             0.833       3.444                          

Data required time                                                   3.444                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.444                          
Data arrival time                                                   -3.487                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.043                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q21/RS
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.611       2.611                          

CLMA_22_281/CLK                                          0.000       2.611 r      frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
CLMA_22_281/Q1                    tco                    0.285       2.896 f      frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                  net (fanout=56)        0.416       3.312        frame_read_write_m0/read_fifo_aclr
CLMA_26_288/RSCO                  td                     0.175       3.487 f      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       3.487        n108              
CLMA_26_292/RSCI                                                           f      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q21/RS

Data arrival time                                                    3.487        Logic Levels: 2   
                                                                                  Logic: 0.460ns(52.511%), Route: 0.416ns(47.489%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.611       2.611                          

CLMA_26_292/CLK                                                      2.611 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q21/CLK
Removal time                                             0.833       3.444                          

Data required time                                                   3.444                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.444                          
Data arrival time                                                   -3.487                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.043                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[1]/opit_0/RS
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.611       2.611                          

CLMA_22_281/CLK                                          0.000       2.611 r      frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
CLMA_22_281/Q1                    tco                    0.285       2.896 f      frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                  net (fanout=56)        0.362       3.258        frame_read_write_m0/read_fifo_aclr
CLMA_18_284/RSCO                  td                     0.175       3.433 f      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[0]/opit_0/RSOUT
                                  net (fanout=4)         0.000       3.433        n94               
CLMA_18_288/RSCO                  td                     0.118       3.551 f      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/RSOUT
                                  net (fanout=6)         0.000       3.551        n93               
CLMA_18_292/RSCI                                                           f      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[1]/opit_0/RS

Data arrival time                                                    3.551        Logic Levels: 3   
                                                                                  Logic: 0.578ns(61.489%), Route: 0.362ns(38.511%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.611       2.611                          

CLMA_18_292/CLK                                                      2.611 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[1]/opit_0/CLK
Removal time                                             0.833       3.444                          

Data required time                                                   3.444                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.444                          
Data arrival time                                                   -3.551                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.107                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[6]/opit_0_inv/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_50_77/CLK                                           0.000       2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_50_77/Q0                     tco                    0.284       2.873 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=56)        1.381       4.254        u_ipsl_hmemc_top/global_reset
CLMA_54_128/RSCO                  td                     0.175       4.429 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step[0]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       4.429        n1657             
CLMA_54_132/RSCI                                                           f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[6]/opit_0_inv/RS

Data arrival time                                                    4.429        Logic Levels: 2   
                                                                                  Logic: 0.459ns(24.946%), Route: 1.381ns(75.054%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.589    1002.589                          

CLMA_54_132/CLK                                                   1002.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[6]/opit_0_inv/CLK
Recovery time                                           -0.833    1001.756                          

Data required time                                                1001.756                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.756                          
Data arrival time                                                   -4.429                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.327                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[7]/opit_0_inv/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_50_77/CLK                                           0.000       2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_50_77/Q0                     tco                    0.284       2.873 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=56)        1.381       4.254        u_ipsl_hmemc_top/global_reset
CLMA_54_128/RSCO                  td                     0.175       4.429 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step[0]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       4.429        n1657             
CLMA_54_132/RSCI                                                           f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[7]/opit_0_inv/RS

Data arrival time                                                    4.429        Logic Levels: 2   
                                                                                  Logic: 0.459ns(24.946%), Route: 1.381ns(75.054%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.589    1002.589                          

CLMA_54_132/CLK                                                   1002.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[7]/opit_0_inv/CLK
Recovery time                                           -0.833    1001.756                          

Data required time                                                1001.756                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.756                          
Data arrival time                                                   -4.429                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.327                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[7]/opit_0_inv/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_50_77/CLK                                           0.000       2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_50_77/Q0                     tco                    0.284       2.873 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=56)        1.381       4.254        u_ipsl_hmemc_top/global_reset
CLMA_54_128/RSCO                  td                     0.175       4.429 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step[0]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       4.429        n1657             
CLMA_54_132/RSCI                                                           f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[7]/opit_0_inv/RS

Data arrival time                                                    4.429        Logic Levels: 2   
                                                                                  Logic: 0.459ns(24.946%), Route: 1.381ns(75.054%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.589    1002.589                          

CLMA_54_132/CLK                                                   1002.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[7]/opit_0_inv/CLK
Recovery time                                           -0.833    1001.756                          

Data required time                                                1001.756                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.756                          
Data arrival time                                                   -4.429                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.327                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_50_77/CLK                                           0.000       2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_50_77/Q0                     tco                    0.285       2.874 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=56)        0.362       3.236        u_ipsl_hmemc_top/global_reset
CLMA_50_81/RSCO                   td                     0.161       3.397 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       3.397        n1650             
CLMA_50_85/RSCI                                                            r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/RS

Data arrival time                                                    3.397        Logic Levels: 2   
                                                                                  Logic: 0.446ns(55.198%), Route: 0.362ns(44.802%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_50_85/CLK                                                       2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/CLK
Removal time                                             0.745       3.334                          

Data required time                                                   3.334                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.334                          
Data arrival time                                                   -3.397                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.063                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/state[1]/opit_0_inv_L5Q_perm/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_50_77/CLK                                           0.000       2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_50_77/Q0                     tco                    0.285       2.874 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=56)        0.362       3.236        u_ipsl_hmemc_top/global_reset
CLMA_50_81/RSCO                   td                     0.161       3.397 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       3.397        n1650             
CLMA_50_85/RSCI                                                            r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/state[1]/opit_0_inv_L5Q_perm/RS

Data arrival time                                                    3.397        Logic Levels: 2   
                                                                                  Logic: 0.446ns(55.198%), Route: 0.362ns(44.802%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_50_85/CLK                                                       2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/state[1]/opit_0_inv_L5Q_perm/CLK
Removal time                                             0.745       3.334                          

Data required time                                                   3.334                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.334                          
Data arrival time                                                   -3.397                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.063                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/state[0]/opit_0_inv_L5Q_perm/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_50_77/CLK                                           0.000       2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_50_77/Q0                     tco                    0.285       2.874 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=56)        0.362       3.236        u_ipsl_hmemc_top/global_reset
CLMA_50_81/RSCO                   td                     0.161       3.397 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       3.397        n1650             
CLMA_50_85/RSCI                                                            r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/state[0]/opit_0_inv_L5Q_perm/RS

Data arrival time                                                    3.397        Logic Levels: 2   
                                                                                  Logic: 0.446ns(55.198%), Route: 0.362ns(44.802%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_50_85/CLK                                                       2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/state[0]/opit_0_inv_L5Q_perm/CLK
Removal time                                             0.745       3.334                          

Data required time                                                   3.334                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.334                          
Data arrival time                                                   -3.397                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.063                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_href (port)
Endpoint    : cmos_8_16bit_m0/h_data0[100][15]/opit_0_inv/CE
Path Group  : 
Path Type   : max
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------


H14                                                      0.000       0.000 r      cmos_href (port)  
                                  net (fanout=1)         0.033       0.033        nt_cmos_href      
IOBD_152_226/DIN                  td                     1.265       1.298 r      cmos_href_ibuf/opit_0/O
                                  net (fanout=1)         0.000       1.298        cmos_href_ibuf/ntD
IOL_151_226/RX_DATA_DD            td                     0.127       1.425 r      cmos_href_ibuf/opit_1/OUT
                                  net (fanout=14)        2.383       3.808        cmos_href_c       
CLMA_78_268/Y0                    td                     0.351       4.159 r      cmos_8_16bit_m0/pdata_o_2_sqmuxa_1/gateop/Z
                                  net (fanout=47)        0.748       4.907        cmos_8_16bit_m0/un1_h_data1_1
CLMA_70_261/Y0                    td                     0.478       5.385 r      cmos_8_16bit_m0/h_data0[226]_0_sqmuxa_0_a2_0/gateop_perm/Z
                                  net (fanout=15)        2.469       7.854        cmos_8_16bit_m0/N_8831
CLMS_66_213/Y2                    td                     0.353       8.207 r      cmos_8_16bit_m0/h_data0[100]_0_sqmuxa_0_a2/gateop_perm/Z
                                  net (fanout=16)        1.725       9.932        cmos_8_16bit_m0/h_data0[100][9]/n2
CLMA_42_176/CE                                                             r      cmos_8_16bit_m0/h_data0[100][15]/opit_0_inv/CE

Data arrival time                                                    9.932        Logic Levels: 5   
                                                                                  Logic: 2.574ns(25.916%), Route: 7.358ns(74.084%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : cmos_8_16bit_m0/h_data0[112][14]/opit_0_inv/RS
Path Group  : 
Path Type   : max
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------


U12                                                      0.000       0.000 r      rst_n (port)      
                                  net (fanout=1)         0.145       0.145        nt_rst_n          
IOBD_152_106/DIN                  td                     1.265       1.410 r      rst_n_ibuf/opit_0/O
                                  net (fanout=1)         0.000       1.410        rst_n_ibuf/ntD    
IOL_151_106/RX_DATA_DD            td                     0.127       1.537 r      rst_n_ibuf/opit_1/OUT
                                  net (fanout=856)       7.079       8.616        rst_n_c           
CLMA_70_240/RSCO                  td                     0.175       8.791 f      cmos_8_16bit_m0/h_data0[368][15]/opit_0_inv/RSOUT
                                  net (fanout=5)         0.000       8.791        n1407             
CLMA_70_244/RSCO                  td                     0.118       8.909 f      cmos_8_16bit_m0/h_data0[304][12]/opit_0_inv/RSOUT
                                  net (fanout=1)         0.000       8.909        n1406             
CLMA_70_248/RSCO                  td                     0.118       9.027 f      cmos_8_16bit_m0/pdata_o_ret_34[8]/opit_0_inv_L7Q_perm/RSOUT
                                  net (fanout=5)         0.000       9.027        n1405             
CLMA_70_252/RSCO                  td                     0.118       9.145 f      cmos_8_16bit_m0/h_data0[176][15]/opit_0_inv/RSOUT
                                  net (fanout=6)         0.000       9.145        n1404             
CLMA_70_256/RSCO                  td                     0.118       9.263 f      cmos_8_16bit_m0/h_data0[144][15]/opit_0_inv/RSOUT
                                  net (fanout=3)         0.000       9.263        n1403             
CLMA_70_260/RSCO                  td                     0.118       9.381 f      cmos_8_16bit_m0/h_data0[432][13]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       9.381        n1402             
CLMA_70_264/RSCO                  td                     0.118       9.499 f      cmos_8_16bit_m0/h_data0[368][14]/opit_0_inv/RSOUT
                                  net (fanout=1)         0.000       9.499        n1401             
CLMA_70_268/RSCO                  td                     0.118       9.617 f      cmos_8_16bit_m0/h_data0[320][15]/opit_0_inv/RSOUT
                                  net (fanout=2)         0.000       9.617        n1400             
CLMA_70_272/RSCO                  td                     0.118       9.735 f      cmos_8_16bit_m0/h_data0[220][14]/opit_0_inv/RSOUT
                                  net (fanout=5)         0.000       9.735        n1399             
CLMA_70_276/RSCO                  td                     0.118       9.853 f      cmos_8_16bit_m0/h_data0[252][15]/opit_0_inv/RSOUT
                                  net (fanout=2)         0.000       9.853        n1398             
CLMA_70_280/RSCI                                                           f      cmos_8_16bit_m0/h_data0[112][14]/opit_0_inv/RS

Data arrival time                                                    9.853        Logic Levels: 12  
                                                                                  Logic: 2.629ns(26.682%), Route: 7.224ns(73.318%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : cmos_8_16bit_m0/h_data0[112][0]/opit_0_inv/RS
Path Group  : 
Path Type   : max
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------


U12                                                      0.000       0.000 r      rst_n (port)      
                                  net (fanout=1)         0.145       0.145        nt_rst_n          
IOBD_152_106/DIN                  td                     1.265       1.410 r      rst_n_ibuf/opit_0/O
                                  net (fanout=1)         0.000       1.410        rst_n_ibuf/ntD    
IOL_151_106/RX_DATA_DD            td                     0.127       1.537 r      rst_n_ibuf/opit_1/OUT
                                  net (fanout=856)       7.079       8.616        rst_n_c           
CLMA_70_240/RSCO                  td                     0.175       8.791 f      cmos_8_16bit_m0/h_data0[368][15]/opit_0_inv/RSOUT
                                  net (fanout=5)         0.000       8.791        n1407             
CLMA_70_244/RSCO                  td                     0.118       8.909 f      cmos_8_16bit_m0/h_data0[304][12]/opit_0_inv/RSOUT
                                  net (fanout=1)         0.000       8.909        n1406             
CLMA_70_248/RSCO                  td                     0.118       9.027 f      cmos_8_16bit_m0/pdata_o_ret_34[8]/opit_0_inv_L7Q_perm/RSOUT
                                  net (fanout=5)         0.000       9.027        n1405             
CLMA_70_252/RSCO                  td                     0.118       9.145 f      cmos_8_16bit_m0/h_data0[176][15]/opit_0_inv/RSOUT
                                  net (fanout=6)         0.000       9.145        n1404             
CLMA_70_256/RSCO                  td                     0.118       9.263 f      cmos_8_16bit_m0/h_data0[144][15]/opit_0_inv/RSOUT
                                  net (fanout=3)         0.000       9.263        n1403             
CLMA_70_260/RSCO                  td                     0.118       9.381 f      cmos_8_16bit_m0/h_data0[432][13]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       9.381        n1402             
CLMA_70_264/RSCO                  td                     0.118       9.499 f      cmos_8_16bit_m0/h_data0[368][14]/opit_0_inv/RSOUT
                                  net (fanout=1)         0.000       9.499        n1401             
CLMA_70_268/RSCO                  td                     0.118       9.617 f      cmos_8_16bit_m0/h_data0[320][15]/opit_0_inv/RSOUT
                                  net (fanout=2)         0.000       9.617        n1400             
CLMA_70_272/RSCO                  td                     0.118       9.735 f      cmos_8_16bit_m0/h_data0[220][14]/opit_0_inv/RSOUT
                                  net (fanout=5)         0.000       9.735        n1399             
CLMA_70_276/RSCO                  td                     0.118       9.853 f      cmos_8_16bit_m0/h_data0[252][15]/opit_0_inv/RSOUT
                                  net (fanout=2)         0.000       9.853        n1398             
CLMA_70_280/RSCI                                                           f      cmos_8_16bit_m0/h_data0[112][0]/opit_0_inv/RS

Data arrival time                                                    9.853        Logic Levels: 12  
                                                                                  Logic: 2.629ns(26.682%), Route: 7.224ns(73.318%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : 
Path Type   : min
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------


R6                                                       0.000       0.000 f      pad_dq_ch0[2] (port)
                                  net (fanout=1)         0.034       0.034        nt_pad_dq_ch0[2]  
IOBD_0_14/DIN                     td                     0.667       0.701 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_05_dut/opit_0/O
                                  net (fanout=1)         0.000       0.701        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_05_dut/ntI
IOL_7_14/DI                                                                f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

Data arrival time                                                    0.701        Logic Levels: 1   
                                                                                  Logic: 0.667ns(95.150%), Route: 0.034ns(4.850%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : 
Path Type   : min
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------


T6                                                       0.000       0.000 f      pad_dq_ch0[1] (port)
                                  net (fanout=1)         0.035       0.035        nt_pad_dq_ch0[1]  
IOBS_0_13/DIN                     td                     0.667       0.702 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_04_dut/opit_0/O
                                  net (fanout=1)         0.000       0.702        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_04_dut/ntI
IOL_7_13/DI                                                                f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

Data arrival time                                                    0.702        Logic Levels: 1   
                                                                                  Logic: 0.667ns(95.014%), Route: 0.035ns(4.986%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : 
Path Type   : min
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------


P6                                                       0.000       0.000 f      pad_dq_ch0[7] (port)
                                  net (fanout=1)         0.036       0.036        nt_pad_dq_ch0[7]  
IOBS_0_37/DIN                     td                     0.667       0.703 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_12_dut/opit_0/O
                                  net (fanout=1)         0.000       0.703        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_12_dut/ntI
IOL_7_37/DI                                                                f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

Data arrival time                                                    0.703        Logic Levels: 1   
                                                                                  Logic: 0.667ns(94.879%), Route: 0.036ns(5.121%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
8.164       9.908           1.744           Low Pulse Width   IOL_151_210/CLK_SYS     cmos_sda_iobuf/opit_1_ioq/SYSCLK
8.164       9.908           1.744           Low Pulse Width   IOL_151_209/CLK_SYS     cmos_scl_iobuf/opit_1_ioq/SYSCLK
8.348       10.092          1.744           High Pulse Width  IOL_151_209/CLK_SYS     cmos_scl_iobuf/opit_1_ioq/SYSCLK
====================================================================================================

{coms_pclk} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
3.508       4.914           1.406           Low Pulse Width   DRM_62_268/CLKA[0]      cmos_8_16bit_m0/h_data2_h_data2_0_0/iGopDrm/CLKA[0]
3.680       5.086           1.406           High Pulse Width  DRM_62_268/CLKA[0]      cmos_8_16bit_m0/h_data2_h_data2_0_0/iGopDrm/CLKA[0]
3.872       4.904           1.032           Low Pulse Width   DRM_62_164/CLKA[0]      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{video_pll|clkout0_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
498.935     499.967         1.032           High Pulse Width  DRM_62_248/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
498.935     499.967         1.032           High Pulse Width  DRM_34_248/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_16i_16o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
498.935     499.967         1.032           High Pulse Width  DRM_122_268/CLKB[0]     Char_Pic_Disply_inst/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{pll_50_400|clkout3_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
495.957     499.981         4.024           High Pulse Width  HMEMC_16_1/SRB_IOL28_CLK_SYS
                                                                                      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_2
495.995     500.019         4.024           Low Pulse Width   HMEMC_16_1/SRB_IOL28_CLK_SYS
                                                                                      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_2
496.244     499.981         3.737           High Pulse Width  HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
====================================================================================================

{pll_50_400|clkout1_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
495.094     499.981         4.887           High Pulse Width  HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
495.132     500.019         4.887           Low Pulse Width   HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
499.499     499.981         0.482           High Pulse Width  CLMS_38_69/CLK          u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_init_start/opit_0_inv/CLK
====================================================================================================

{ipsl_phy_io_Z5|IOCLK_DIV_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
498.069     500.000         1.931           High Pulse Width  HMEMC_16_1/CLK_PLL      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/DDRPHY_CLKIN
498.069     500.000         1.931           Low Pulse Width   HMEMC_16_1/CLK_PLL      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/DDRPHY_CLKIN
====================================================================================================

{ipsl_phy_io_Z5|ioclk_01_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.019     499.999         0.980           High Pulse Width  DQSL_6_24/CLK_IO        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
499.019     499.999         0.980           High Pulse Width  DQSL_6_96/CLK_IO        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut/opit_0/IOCLK
499.019     499.999         0.980           High Pulse Width  DQSL_6_52/CLK_IO        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut/opit_0/IOCLK
====================================================================================================

{ipsl_phy_io_Z5|ioclk_02_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.019     499.999         0.980           High Pulse Width  DQSL_6_148/CLK_IO       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut/opit_0/IOCLK
499.019     499.999         0.980           High Pulse Width  DQSL_6_176/CLK_IO       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut/opit_0/IOCLK
499.021     500.001         0.980           Low Pulse Width   DQSL_6_148/CLK_IO       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut/opit_0/IOCLK
====================================================================================================

{ipsl_phy_io_Z5|dqs0_clk_r_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.163     500.000         0.837           High Pulse Width  IOL_7_22/CLK_R          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk1.iob_08_09_dut/opit_2_O/SERCLK
499.163     500.000         0.837           Low Pulse Width   IOL_7_22/CLK_R          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk1.iob_08_09_dut/opit_2_O/SERCLK
499.163     500.000         0.837           High Pulse Width  IOL_7_9/CLK_R           u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_02_dut/opit_1_IOL/SERCLK
====================================================================================================

{ipsl_phy_io_Z5|dqs_clkw290_0_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.018     500.000         0.982           High Pulse Width  IOL_7_9/WCLK_DEL        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_02_dut/opit_1_IOL/TCLK
499.018     500.000         0.982           Low Pulse Width   IOL_7_9/WCLK_DEL        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_02_dut/opit_1_IOL/TCLK
499.018     500.000         0.982           High Pulse Width  IOL_7_10/WCLK_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/TCLK
====================================================================================================

{ipsl_phy_io_Z5|dqs_90_0_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.018     500.000         0.982           High Pulse Width  IOL_7_10/DQSI_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/ICLK
499.018     500.000         0.982           Low Pulse Width   IOL_7_10/DQSI_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/ICLK
499.018     500.000         0.982           High Pulse Width  IOL_7_13/DQSI_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr4_dut/gateop_inv_IO/ICLK
====================================================================================================

{ipsl_phy_io_Z5|dqs_clkw_0_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.018     500.000         0.982           High Pulse Width  IOL_7_22/WCLK           u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk1.iob_08_09_dut/opit_2_O/TCLK
499.018     500.000         0.982           Low Pulse Width   IOL_7_22/WCLK           u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk1.iob_08_09_dut/opit_2_O/TCLK
====================================================================================================

{ipsl_phy_io_Z5|dqs_ca_clk_r_01_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.163     500.000         0.837           High Pulse Width  IOL_7_46/CLK_R          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_16_17_dut/opit_3_IOL/SERCLK
499.163     500.000         0.837           Low Pulse Width   IOL_7_46/CLK_R          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_16_17_dut/opit_3_IOL/SERCLK
499.163     500.000         0.837           High Pulse Width  IOL_7_49/CLK_R          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_18_dut/opit_1_IOL/SERCLK
====================================================================================================

{ipsl_phy_io_Z5|dqs_clkw_ca_01_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.018     500.000         0.982           High Pulse Width  IOL_7_46/WCLK           u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_16_17_dut/opit_3_IOL/TCLK
499.018     500.000         0.982           Low Pulse Width   IOL_7_46/WCLK           u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_16_17_dut/opit_3_IOL/TCLK
499.018     500.000         0.982           High Pulse Width  IOL_7_49/WCLK           u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_18_dut/opit_1_IOL/TCLK
====================================================================================================

{ipsl_phy_io_Z5|dqs_90_1_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.018     500.000         0.982           High Pulse Width  IOL_7_86/DQSI_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr27_dut/gateop_inv_IO/ICLK
499.018     500.000         0.982           Low Pulse Width   IOL_7_86/DQSI_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr27_dut/gateop_inv_IO/ICLK
499.018     500.000         0.982           High Pulse Width  IOL_7_89/DQSI_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr28_dut/gateop_inv_IO/ICLK
====================================================================================================

{ipsl_phy_io_Z5|dqs1_clk_r_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.163     500.000         0.837           High Pulse Width  IOL_7_102/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk2.iob_30_31_dut/opit_2_O/SERCLK
499.163     500.000         0.837           Low Pulse Width   IOL_7_102/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk2.iob_30_31_dut/opit_2_O/SERCLK
499.163     500.000         0.837           High Pulse Width  IOL_7_114/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_37_dut/opit_1_IOL/SERCLK
====================================================================================================

{ipsl_phy_io_Z5|dqs_clkw290_1_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.018     500.000         0.982           High Pulse Width  IOL_7_114/WCLK_DEL      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_37_dut/opit_1_IOL/TCLK
499.018     500.000         0.982           Low Pulse Width   IOL_7_114/WCLK_DEL      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_37_dut/opit_1_IOL/TCLK
499.018     500.000         0.982           High Pulse Width  IOL_7_86/WCLK_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr27_dut/gateop_inv_IO/TCLK
====================================================================================================

{ipsl_phy_io_Z5|dqs_clkw_1_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.018     500.000         0.982           High Pulse Width  IOL_7_102/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk2.iob_30_31_dut/opit_2_O/TCLK
499.018     500.000         0.982           Low Pulse Width   IOL_7_102/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk2.iob_30_31_dut/opit_2_O/TCLK
====================================================================================================

{ipsl_phy_io_Z5|dqs_ca_clk_r_03_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.163     500.000         0.837           High Pulse Width  IOL_7_129/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_40_dut/opit_1_IOL/SERCLK
499.163     500.000         0.837           Low Pulse Width   IOL_7_129/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_40_dut/opit_1_IOL/SERCLK
499.163     500.000         0.837           High Pulse Width  IOL_7_130/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_41_dut/opit_1_IOL/SERCLK
====================================================================================================

{ipsl_phy_io_Z5|dqs_clkw_ca_03_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.018     500.000         0.982           High Pulse Width  IOL_7_129/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_40_dut/opit_1_IOL/TCLK
499.018     500.000         0.982           Low Pulse Width   IOL_7_129/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_40_dut/opit_1_IOL/TCLK
499.018     500.000         0.982           High Pulse Width  IOL_7_130/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_41_dut/opit_1_IOL/TCLK
====================================================================================================

{ipsl_phy_io_Z5|dqs_ca_clk_r_04_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.163     500.000         0.837           High Pulse Width  IOL_7_166/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_55_dut/opit_1_IOL/SERCLK
499.163     500.000         0.837           Low Pulse Width   IOL_7_166/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_55_dut/opit_1_IOL/SERCLK
499.163     500.000         0.837           High Pulse Width  IOL_7_169/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_56_dut/opit_1_IOL/SERCLK
====================================================================================================

{ipsl_phy_io_Z5|dqs_clkw_ca_04_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.018     500.000         0.982           High Pulse Width  IOL_7_166/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_55_dut/opit_1_IOL/TCLK
499.018     500.000         0.982           Low Pulse Width   IOL_7_166/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_55_dut/opit_1_IOL/TCLK
499.018     500.000         0.982           High Pulse Width  IOL_7_169/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_56_dut/opit_1_IOL/TCLK
====================================================================================================

{ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.289     499.771         0.482           High Pulse Width  CLMA_54_128/CLK         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step[0]/opit_0_inv/CLK
499.318     499.800         0.482           High Pulse Width  CLMA_42_129/CLK         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step_0[0]/opit_0_inv/CLK
499.318     499.800         0.482           High Pulse Width  CLMA_42_129/CLK         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step[6]/opit_0_inv/CLK
====================================================================================================

{video_pll|clkout1_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
498.223     499.967         1.744           High Pulse Width  IOL_151_298/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL/SYSCLK
498.223     499.967         1.744           High Pulse Width  IOL_151_321/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/SYSCLK
498.223     499.967         1.744           High Pulse Width  IOL_151_322/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/opit_1_IOL/SYSCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
Flow Command: report_timing 
Peak memory: 534,224,896 bytes
Total CPU  time to report_timing completion : 16.391 sec
Total real time to report_timing completion : 19.000 sec
