// Seed: 4054156337
module module_0 (
    input tri   id_0,
    input wand  id_1,
    input wire  id_2,
    input uwire id_3,
    input uwire id_4,
    input tri1  id_5,
    input wor   id_6,
    input tri0  id_7,
    input uwire id_8,
    input uwire id_9,
    input wand  id_10
);
  assign id_12[1] = id_7;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    input supply0 id_2,
    output wand id_3,
    input uwire id_4,
    output supply0 id_5,
    input wire id_6,
    input tri0 id_7,
    input wor id_8,
    output tri1 id_9,
    output supply1 id_10
);
  logic [7:0] id_12;
  assign id_12[1 : ""] = 1;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_8,
      id_8,
      id_6,
      id_7,
      id_4,
      id_7,
      id_1,
      id_8,
      id_2
  );
endmodule
