
---------- Begin Simulation Statistics ----------
final_tick                               2369532268500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 210884                       # Simulator instruction rate (inst/s)
host_mem_usage                                4535664                       # Number of bytes of host memory used
host_op_rate                                   355954                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8936.81                       # Real time elapsed on the host
host_tick_rate                              265143085                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1884629235                       # Number of instructions simulated
sim_ops                                    3181089701                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.369532                       # Number of seconds simulated
sim_ticks                                2369532268500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                 243                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect              125                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              374                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                21                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups            243                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses             222                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    374                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           88                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   53143514                       # Number of instructions committed
system.cpu0.committedOps                     96594012                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              3.962126                       # CPI: cycles per instruction
system.cpu0.discardedOps                     22939730                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                   18570989                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       102704                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    7150845                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        12306                       # TLB misses on write requests
system.cpu0.dtb2.rdAccesses                         0                       # TLB accesses on read requests
system.cpu0.dtb2.rdMisses                           0                       # TLB misses on read requests
system.cpu0.dtb2.wrAccesses                         0                       # TLB accesses on write requests
system.cpu0.dtb2.wrMisses                           0                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                32                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       54995089                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.252390                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                   22577622                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          576                       # TLB misses on write requests
system.cpu0.numCycles                       210561305                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             955527      0.99%      0.99% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               66802966     69.16%     70.15% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 28338      0.03%     70.18% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                 180688      0.19%     70.36% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd              2844057      2.94%     73.31% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     73.31% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2560      0.00%     73.31% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     73.31% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     73.31% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     73.31% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     73.31% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     73.31% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                 29022      0.03%     73.34% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     73.34% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu               1924906      1.99%     75.33% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                  7668      0.01%     75.34% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                110496      0.11%     75.46% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc               174137      0.18%     75.64% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     75.64% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     75.64% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                6473      0.01%     75.64% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     75.64% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     75.64% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     75.64% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd           513465      0.53%     76.17% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     76.17% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp            34194      0.04%     76.21% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt          2007728      2.08%     78.29% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv            77415      0.08%     78.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     78.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult          631084      0.65%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::MemRead               9678988     10.02%     89.04% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              4823744      4.99%     94.04% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead          4158453      4.31%     98.34% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         1602103      1.66%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                96594012                       # Class of committed instruction
system.cpu0.tickCycles                      155566216                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                  125                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                  63                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               58                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              134                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             63                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              63                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    134                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                 1831485721                       # Number of instructions committed
system.cpu1.committedOps                   3084495689                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.587552                       # CPI: cycles per instruction
system.cpu1.discardedOps                    616727289                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                  608458362                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                      5717860                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  288575505                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                      2826797                       # TLB misses on write requests
system.cpu1.dtb2.rdAccesses                         0                       # TLB accesses on read requests
system.cpu1.dtb2.rdMisses                           0                       # TLB misses on read requests
system.cpu1.dtb2.wrAccesses                         0                       # TLB accesses on write requests
system.cpu1.dtb2.wrMisses                           0                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                      614174192                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.386466                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                  581587092                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          162                       # TLB misses on write requests
system.cpu1.numCycles                      4739064537                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass            2420281      0.08%      0.08% # Class of committed instruction
system.cpu1.op_class_0::IntAlu             2322415191     75.29%     75.37% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  1916      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1923      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  268      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  208      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   972      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1218      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1690      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1310      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 327      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::MemRead             521828978     16.92%     92.29% # Class of committed instruction
system.cpu1.op_class_0::MemWrite            235076910      7.62%     99.91% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead          1099080      0.04%     99.95% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         1645411      0.05%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total              3084495689                       # Class of committed instruction
system.cpu1.tickCycles                     4124890345                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   59                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3130752                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6294756                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     19656868                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       137461                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     39315775                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         137463                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2369532268500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1745397                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1802140                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1328612                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1418607                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1418607                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1745397                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9458760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9458760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9458760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    317833216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    317833216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               317833216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3164004                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3164004    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3164004                       # Request fanout histogram
system.membus.reqLayer4.occupancy         14262661000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        17154036000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.pwrStateResidencyTicks::ON   2369532268500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2369532268500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     22476060                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        22476060                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     22476060                       # number of overall hits
system.cpu0.icache.overall_hits::total       22476060                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       101562                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        101562                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       101562                       # number of overall misses
system.cpu0.icache.overall_misses::total       101562                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   3482668000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   3482668000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   3482668000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   3482668000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     22577622                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     22577622                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     22577622                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     22577622                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004498                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004498                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004498                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004498                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 34291.053741                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 34291.053741                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 34291.053741                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 34291.053741                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       101050                       # number of writebacks
system.cpu0.icache.writebacks::total           101050                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       101562                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       101562                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       101562                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       101562                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   3381106000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   3381106000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   3381106000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   3381106000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004498                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004498                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004498                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004498                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 33291.053741                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 33291.053741                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 33291.053741                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 33291.053741                       # average overall mshr miss latency
system.cpu0.icache.replacements                101050                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     22476060                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       22476060                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       101562                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       101562                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   3482668000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   3482668000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     22577622                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     22577622                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004498                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004498                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 34291.053741                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 34291.053741                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       101562                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       101562                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   3381106000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   3381106000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004498                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004498                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 33291.053741                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 33291.053741                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2369532268500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.990823                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           22577622                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           101562                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           222.303834                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   511.990823                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999982                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        180722538                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       180722538                       # Number of data accesses
system.cpu0.dtb2.walker.pwrStateResidencyTicks::UNDEFINED 2369532268500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2369532268500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2369532268500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2369532268500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2369532268500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2369532268500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2369532268500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     23032413                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23032413                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     23042865                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23042865                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1219541                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1219541                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1235893                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1235893                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  38429988996                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  38429988996                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  38429988996                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  38429988996                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     24251954                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24251954                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     24278758                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24278758                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.050286                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.050286                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.050904                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.050904                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31511.846667                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31511.846667                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31094.915981                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31094.915981                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         3018                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               33                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    91.454545                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       710664                       # number of writebacks
system.cpu0.dcache.writebacks::total           710664                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       155363                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       155363                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       155363                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       155363                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1064178                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1064178                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1076617                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1076617                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  32204602500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  32204602500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  32970227500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  32970227500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.043880                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.043880                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044344                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044344                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 30262.420854                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30262.420854                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 30623.915004                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30623.915004                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1076105                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     17010160                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       17010160                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       814646                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       814646                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  25142380500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  25142380500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     17824806                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     17824806                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.045703                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.045703                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30862.952129                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30862.952129                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        20628                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        20628                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       794018                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       794018                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  23685333500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  23685333500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.044546                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.044546                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 29829.718596                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29829.718596                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      6022253                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6022253                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       404895                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       404895                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  13287608496                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  13287608496                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      6427148                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6427148                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.062998                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.062998                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32817.418086                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32817.418086                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       134735                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       134735                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       270160                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       270160                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   8519269000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8519269000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.042034                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.042034                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 31534.161238                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31534.161238                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data        10452                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        10452                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data        16352                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        16352                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data        26804                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        26804                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.610058                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.610058                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data        12439                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        12439                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    765625000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    765625000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.464073                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.464073                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 61550.365785                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 61550.365785                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2369532268500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.988451                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           24119482                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1076617                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.403029                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   511.988451                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        195306681                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       195306681                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2369532268500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::ON   2369532268500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2369532268500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    581583018                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       581583018                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    581583018                       # number of overall hits
system.cpu1.icache.overall_hits::total      581583018                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4074                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4074                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4074                       # number of overall misses
system.cpu1.icache.overall_misses::total         4074                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    204175500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    204175500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    204175500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    204175500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    581587092                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    581587092                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    581587092                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    581587092                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000007                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000007                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 50116.715758                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50116.715758                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 50116.715758                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50116.715758                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3561                       # number of writebacks
system.cpu1.icache.writebacks::total             3561                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4074                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4074                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4074                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4074                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    200102500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    200102500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    200102500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    200102500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 49116.961217                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49116.961217                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 49116.961217                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49116.961217                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3561                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    581583018                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      581583018                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4074                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4074                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    204175500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    204175500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    581587092                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    581587092                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 50116.715758                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50116.715758                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4074                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4074                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    200102500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    200102500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 49116.961217                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49116.961217                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2369532268500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.991588                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          581587091                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4073                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         142790.839921                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.991588                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999984                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       4652700809                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      4652700809                       # Number of data accesses
system.cpu1.dtb2.walker.pwrStateResidencyTicks::UNDEFINED 2369532268500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2369532268500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2369532268500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2369532268500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2369532268500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2369532268500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2369532268500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    808935166                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       808935166                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    809036494                       # number of overall hits
system.cpu1.dcache.overall_hits::total      809036494                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     18907948                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      18907948                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     19076432                       # number of overall misses
system.cpu1.dcache.overall_misses::total     19076432                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 486169698480                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 486169698480                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 486169698480                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 486169698480                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    827843114                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    827843114                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    828112926                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    828112926                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.022840                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022840                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.023036                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.023036                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 25712.451636                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 25712.451636                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 25485.357979                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 25485.357979                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        90478                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              481                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   188.103950                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      9340391                       # number of writebacks
system.cpu1.dcache.writebacks::total          9340391                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       540127                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       540127                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       540127                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       540127                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     18367821                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     18367821                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     18476659                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     18476659                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 434052052500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 434052052500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 440170677500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 440170677500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.022188                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.022188                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.022312                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.022312                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 23631.112939                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23631.112939                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 23823.066578                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23823.066578                       # average overall mshr miss latency
system.cpu1.dcache.replacements              18476147                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    576945785                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      576945785                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     14174670                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     14174670                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 293138980480                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 293138980480                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    591120455                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    591120455                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.023979                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.023979                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 20680.480073                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 20680.480073                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         4437                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         4437                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14170233                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14170233                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 278584474500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 278584474500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.023972                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023972                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 19659.837245                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19659.837245                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    231989381                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     231989381                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4733278                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4733278                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 193030718000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 193030718000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    236722659                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    236722659                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019995                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.019995                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 40781.614348                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 40781.614348                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       535690                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       535690                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4197588                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4197588                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 155467578000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 155467578000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.017732                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.017732                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 37037.360027                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 37037.360027                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data       101328                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       101328                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data       168484                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       168484                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data       269812                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       269812                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.624450                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.624450                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data       108838                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       108838                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data   6118625000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   6118625000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.403385                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.403385                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 56217.727264                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 56217.727264                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2369532268500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.989277                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          827513153                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         18476659                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            44.786947                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           188500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   511.989277                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999979                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          474                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       6643380067                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      6643380067                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2369532268500                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 2369532268500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               71717                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              792361                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1874                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            15628955                       # number of demand (read+write) hits
system.l2.demand_hits::total                 16494907                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              71717                       # number of overall hits
system.l2.overall_hits::.cpu0.data             792361                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1874                       # number of overall hits
system.l2.overall_hits::.cpu1.data           15628955                       # number of overall hits
system.l2.overall_hits::total                16494907                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             29845                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            284256                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2200                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2847704                       # number of demand (read+write) misses
system.l2.demand_misses::total                3164005                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            29845                       # number of overall misses
system.l2.overall_misses::.cpu0.data           284256                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2200                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2847704                       # number of overall misses
system.l2.overall_misses::total               3164005                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2472295500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  23005383000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    174284000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 248146336000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     273798298500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2472295500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  23005383000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    174284000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 248146336000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    273798298500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          101562                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1076617                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4074                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        18476659                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             19658912                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         101562                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1076617                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4074                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       18476659                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            19658912                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.293860                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.264027                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.540010                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.154124                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.160945                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.293860                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.264027                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.540010                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.154124                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.160945                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82837.845535                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 80931.917004                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst        79220                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 87139.090299                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86535.355823                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82837.845535                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 80931.917004                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst        79220                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 87139.090299                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86535.355823                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1802140                       # number of writebacks
system.l2.writebacks::total                   1802140                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst        29845                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       284256                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2200                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2847704                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3164005                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        29845                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       284256                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2200                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2847704                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3164005                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2173845500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  20162823000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    152294000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 219669296000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 242158258500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2173845500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  20162823000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    152294000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 219669296000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 242158258500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.293860                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.264027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.540010                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.154124                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.160945                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.293860                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.264027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.540010                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.154124                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.160945                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72837.845535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 70931.917004                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 69224.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 77139.090299                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76535.358983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72837.845535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 70931.917004                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 69224.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 77139.090299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76535.358983                       # average overall mshr miss latency
system.l2.replacements                        3212273                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10051055                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10051055                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10051055                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10051055                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       104611                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           104611                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       104611                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       104611                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        55942                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         55942                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data           193532                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          2855609                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3049141                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          76628                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1341979                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1418607                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6074773500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 119099840000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  125174613500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       270160                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4197588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4467748                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.283639                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.319702                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.317522                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 79276.158845                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 88749.406660                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88237.696205                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        76628                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1341979                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1418607                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5308493500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 105680050000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 110988543500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.283639                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.319702                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.317522                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 69276.158845                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78749.406660                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78237.696205                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         71717                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1874                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              73591                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        29845                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2200                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            32045                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2472295500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    174284000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2646579500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       101562                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4074                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         105636                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.293860                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.540010                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.303353                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82837.845535                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst        79220                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82589.467936                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        29845                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2200                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        32045                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2173845500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    152294000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2326139500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.293860                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.540010                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.303353                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72837.845535                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 69224.545455                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72589.779997                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       598829                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     12773346                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          13372175                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       207628                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1505725                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1713353                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  16930609500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 129046496000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 145977105500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       806457                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14279071                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15085528                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.257457                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.105450                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.113576                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81542.997573                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85703.894137                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85199.667261                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       207628                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1505725                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1713353                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  14854329500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 113989246000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 128843575500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.257457                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.105450                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.113576                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71542.997573                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 75703.894137                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75199.667261                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2369532268500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32602.831305                       # Cycle average of tags in use
system.l2.tags.total_refs                    39259824                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3245041                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.098406                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1172.868447                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      740.208779                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     2181.592724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       25.904402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    28482.256952                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.035793                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.022589                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.066577                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.869210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994959                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          804                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5786                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2685                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        23344                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 317771177                       # Number of tag accesses
system.l2.tags.data_accesses                317771177                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2369532268500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1910080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      18192384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        140736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     182253056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          202496256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1910080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       140736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2050816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    115336960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       115336960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          29845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         284256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2199                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2847704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3164004                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1802140                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1802140                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           806100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data          7677627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            59394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         76915203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              85458324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       806100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        59394                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           865494                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       48674990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             48674990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       48674990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          806100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data         7677627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           59394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        76915203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            134133314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1801895.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     29845.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    276031.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2845073.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.112895456500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       105249                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       105249                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8607032                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1699605                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3164004                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1802140                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3164004                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1802140                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10856                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   245                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            192631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            196788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            196296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            191411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            190399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            191430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            186108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            210149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            205817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            196516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           211982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           189293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           208720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           208099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           188182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           189327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            112471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            114528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            114573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            110425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            108611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            111637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            106881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            121361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            115335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            109827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           114826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           111041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           111838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           116242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           112422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           109858                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  52840275000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15765740000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            111961800000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16757.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35507.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1528817                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  836606                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3164004                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1802140                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2920219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  225537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  55626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  57424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  93494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 105994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 106595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 106929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 106668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 107069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 106544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 106661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 106626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 106502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 106555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 106247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 106461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 105654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 105477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 105265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2589592                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    122.458827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    89.063605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   160.963366                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1878370     72.54%     72.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       470358     18.16%     90.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        93882      3.63%     94.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        42239      1.63%     95.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        26622      1.03%     96.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15857      0.61%     97.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11371      0.44%     98.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12168      0.47%     98.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        38725      1.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2589592                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       105249                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.958793                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.263827                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    214.100252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       105213     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           21      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-51199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        105249                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       105249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.120125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.088232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.044021                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            47454     45.09%     45.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1762      1.67%     46.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            52204     49.60%     96.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3633      3.45%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              162      0.15%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               29      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        105249                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              201801472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  694784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               115320064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               202496256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            115336960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        85.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        48.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     85.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     48.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2369532188000                       # Total gap between requests
system.mem_ctrls.avgGap                     477137.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1910080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     17665984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       140736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    182084672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    115320064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 806100.016189756338                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 7455473.063121951185                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 59394.000187678816                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 76844141.107758030295                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 48667859.700852178037                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        29845                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       284256                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2199                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2847704                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1802140                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    949155500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   8552084250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     62166250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 102398394000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 55457319795250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31802.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     30085.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     28270.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     35958.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  30773036.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    47.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9321548460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4954501530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11409263040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4705250580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     187048474080.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     452630506560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     528737859360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1198807403610                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        505.925756                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1369978133750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  79123720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 920430414750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9168202680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4873000110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11104213680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4700542140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     187048474080.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     453819853170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     527736304320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1198450590180                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.775172                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1367352932000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  79123720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 923055616500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2369532268500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          15191163                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11853195                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       104611                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10911330                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4467748                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4467748                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        105636                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15085528                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       304174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3229339                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        11708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     55429465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              58974686                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     12967168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    114385984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       488576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1780291200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1908132928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3212273                       # Total snoops (count)
system.tol2bus.snoopTraffic                 115336960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         22871185                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006011                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.077298                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               22733709     99.40%     99.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 137474      0.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           22871185                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        29813553500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       27715412649                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           6110498                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1615699948                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         152442800                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
