INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:37:52 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.455ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.600ns period=13.200ns})
  Destination:            addf1/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.600ns period=13.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.200ns  (clk rise@13.200ns - clk rise@0.000ns)
  Data Path Delay:        9.301ns  (logic 2.408ns (25.890%)  route 6.893ns (74.110%))
  Logic Levels:           18  (CARRY4=5 LUT2=2 LUT3=3 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 13.683 - 13.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2777, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X22Y114        FDCE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y114        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_reg/Q
                         net (fo=19, routed)          0.508     1.270    lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q
    SLICE_X21Y115        LUT4 (Prop_lut4_I0_O)        0.043     1.313 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_i_7__0/O
                         net (fo=1, routed)           0.000     1.313    lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_i_7__0_n_0
    SLICE_X21Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.570 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     1.570    lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_reg_i_3__0_n_0
    SLICE_X21Y116        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     1.677 f  lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_reg_i_4__0/O[2]
                         net (fo=5, routed)           0.270     1.948    lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_reg_i_4__0_n_5
    SLICE_X20Y116        LUT3 (Prop_lut3_I1_O)        0.118     2.066 r  lsq3/handshake_lsq_lsq3_core/dataReg[31]_i_7__0/O
                         net (fo=33, routed)          0.752     2.817    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/oldest_entry_allocated_per_port_4
    SLICE_X48Y117        LUT6 (Prop_lut6_I5_O)        0.043     2.860 r  lsq3/handshake_lsq_lsq3_core/dataReg[24]_i_3__0/O
                         net (fo=1, routed)           0.337     3.197    lsq3/handshake_lsq_lsq3_core/dataReg[24]_i_3__0_n_0
    SLICE_X48Y117        LUT6 (Prop_lut6_I5_O)        0.043     3.240 r  lsq3/handshake_lsq_lsq3_core/dataReg[24]_i_1__0/O
                         net (fo=2, routed)           0.854     4.094    load3/data_tehb/dataReg_reg[31]_2[24]
    SLICE_X42Y105        LUT3 (Prop_lut3_I0_O)        0.048     4.142 r  load3/data_tehb/ltOp_carry__2_i_21/O
                         net (fo=9, routed)           0.636     4.778    load3/data_tehb/control/ltOp_carry__2_i_29__0_1[1]
    SLICE_X41Y98         LUT4 (Prop_lut4_I0_O)        0.138     4.916 f  load3/data_tehb/control/ltOp_carry__2_i_32__0/O
                         net (fo=1, routed)           0.220     5.136    load3/data_tehb/control/ltOp_carry__2_i_32__0_n_0
    SLICE_X41Y98         LUT5 (Prop_lut5_I4_O)        0.129     5.265 r  load3/data_tehb/control/ltOp_carry__2_i_28__0/O
                         net (fo=2, routed)           0.552     5.817    load3/data_tehb/control/addf1/ieee2nfloat_0/eqOp0_in
    SLICE_X38Y95         LUT6 (Prop_lut6_I4_O)        0.043     5.860 f  load3/data_tehb/control/ltOp_carry__2_i_11__0/O
                         net (fo=9, routed)           0.232     6.092    mulf1/operator/RoundingAdder/X[10]
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.047     6.139 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.247     6.385    addf1/operator/ltOp_carry__3_0[3]
    SLICE_X41Y94         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.268     6.653 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.653    addf1/operator/ltOp_carry__2_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     6.780 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=95, routed)          0.353     7.133    addf1/operator/CO[0]
    SLICE_X40Y96         LUT2 (Prop_lut2_I0_O)        0.130     7.263 r  addf1/operator/i__carry_i_4__0/O
                         net (fo=1, routed)           0.293     7.556    addf1/operator/p_1_in[0]
    SLICE_X41Y96         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.300     7.856 r  addf1/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.415     8.271    addf1/operator/RightShifterComponent/O[3]
    SLICE_X39Y96         LUT6 (Prop_lut6_I0_O)        0.120     8.391 r  addf1/operator/RightShifterComponent/ps_c1[4]_i_2__0/O
                         net (fo=5, routed)           0.318     8.709    addf1/operator/RightShifterComponent/ps_c1[4]_i_2__0_n_0
    SLICE_X39Y96         LUT3 (Prop_lut3_I0_O)        0.053     8.762 r  addf1/operator/RightShifterComponent/ps_c1[4]_i_1__0/O
                         net (fo=21, routed)          0.515     9.277    addf1/operator/RightShifterComponent/_inferred__1/i__carry__0
    SLICE_X35Y95         LUT2 (Prop_lut2_I0_O)        0.140     9.417 r  addf1/operator/RightShifterComponent/level4_c1[24]_i_1/O
                         net (fo=7, routed)           0.392     9.809    addf1/operator/RightShifterComponent/level4_c1[24]_i_1_n_0
    SLICE_X36Y93         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.200    13.200 r  
                                                      0.000    13.200 r  clk (IN)
                         net (fo=2777, unset)         0.483    13.683    addf1/operator/RightShifterComponent/clk
    SLICE_X36Y93         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000    13.683    
                         clock uncertainty           -0.035    13.647    
    SLICE_X36Y93         FDRE (Setup_fdre_C_R)       -0.383    13.264    addf1/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                         13.264    
                         arrival time                          -9.809    
  -------------------------------------------------------------------
                         slack                                  3.455    




