# ACCEL UARTå’ŒDMAä¸­æ–­è·¯ç”±è¡¨æ›´æ–°å®ç°æ€»ç»“

## ğŸ“‹ æ¦‚è¿°

**å®æ–½æ—¥æœŸ**: 2025-08-01
**å®æ–½å†…å®¹**: åŸºäºé…ç½®å¯„å­˜å™¨åŠ¨æ€æ›´æ–°ACCELç›®çš„åœ°çš„UARTå’ŒDMAä¸­æ–­è·¯ç”±è¡¨
**çŠ¶æ€**: âœ… å®Œæˆå¹¶éªŒè¯é€šè¿‡

## ğŸ¯ å®æ–½èƒŒæ™¯

æ ¹æ®ç”¨æˆ·éœ€æ±‚å’Œæ¶æ„åˆ†æï¼Œè¿™æœ¬è´¨ä¸Šæ˜¯å¯¹è·¯ç”±è¡¨çš„æ›´æ–°ï¼Œè€Œéåœ¨maskåˆ¤æ–­ç¯èŠ‚è¿›è¡Œé¢„å¤„ç†ã€‚æ­£ç¡®çš„å®ç°æ–¹å¼æ˜¯ï¼š

1. **åœ¨`int_tc_base`ä¸­è°ƒç”¨`randomize_mask_registers()`ä¹‹å**
2. **è¯»å–é…ç½®å¯„å­˜å™¨å€¼å¹¶æ›´æ–°`routing_model`ä¸­çš„è·¯ç”±ä¿¡æ¯**
3. **åŠ¨æ€è®¾ç½®`rtl_path_accel`å’Œ`dest_index_accel`**

æ¶‰åŠçš„é…ç½®å¯„å­˜å™¨ï¼š
- `ADDR_ACCEL_UART_SEL` (0x0001_C0C0) - æ§åˆ¶UARTä¸­æ–­è·¯ç”±
- `ADDR_ACCEL_DMA_CH_SEL` (0x0001_C0C4) - æ§åˆ¶DMAä¸­æ–­è·¯ç”±

## ğŸ”§ å®æ–½å†…å®¹

### 1. UARTä¸­æ–­é¢„å¤„ç†é€»è¾‘ âœ…

#### å¯„å­˜å™¨æ˜ å°„è§„åˆ™
- **å¯„å­˜å™¨**: `ADDR_ACCEL_UART_SEL` (0x0001_C0C0)
- **ä½åŸŸæ˜ å°„**:
  - `[1:0]` â†’ `uart_to_accel_intr[0]` å¯¹åº”çš„åŸå§‹UARTä¸­æ–­index
  - `[5:4]` â†’ `uart_to_accel_intr[1]` å¯¹åº”çš„åŸå§‹UARTä¸­æ–­index  
  - `[9:8]` â†’ `uart_to_accel_intr[2]` å¯¹åº”çš„åŸå§‹UARTä¸­æ–­index

#### æ”¯æŒçš„UARTä¸­æ–­
- `iosub_uart0_intr` (index=0)
- `iosub_uart1_intr` (index=1)
- `iosub_uart2_intr` (index=2)
- `iosub_uart3_intr` (index=3)
- `iosub_uart4_intr` (index=4)

#### è·¯ç”±ç¤ºä¾‹
```
accel_uart_sel = 0x00000321
- uart_to_accel_intr[0] â† iosub_uart1_intr (bits [1:0] = 1)
- uart_to_accel_intr[1] â† iosub_uart2_intr (bits [5:4] = 2)  
- uart_to_accel_intr[2] â† iosub_uart3_intr (bits [9:8] = 3)
```

### 2. DMAä¸­æ–­é¢„å¤„ç†é€»è¾‘ âœ…

#### å¯„å­˜å™¨æ˜ å°„è§„åˆ™
- **å¯„å­˜å™¨**: `ADDR_ACCEL_DMA_CH_SEL` (0x0001_C0C4)
- **ä½åŸŸæ˜ å°„**:
  - `[3:0]` â†’ `dma_to_accel_intr[0]` å¯¹åº”çš„åŸå§‹DMAä¸­æ–­index
  - `[7:4]` â†’ `dma_to_accel_intr[1]` å¯¹åº”çš„åŸå§‹DMAä¸­æ–­index
  - `[11:8]` â†’ `dma_to_accel_intr[2]` å¯¹åº”çš„åŸå§‹DMAä¸­æ–­index
  - `[15:12]` â†’ `dma_to_accel_intr[3]` å¯¹åº”çš„åŸå§‹DMAä¸­æ–­index
  - `[19:16]` â†’ `dma_to_accel_intr[4]` å¯¹åº”çš„åŸå§‹DMAä¸­æ–­index
  - `[23:20]` â†’ `dma_to_accel_intr[5]` å¯¹åº”çš„åŸå§‹DMAä¸­æ–­index

#### æ”¯æŒçš„DMAä¸­æ–­
- `iosub_dma_ch0_intr` åˆ° `iosub_dma_ch15_intr` (index=0-15)

#### è·¯ç”±ç¤ºä¾‹
```
accel_dma_ch_sel = 0x00543210
- dma_to_accel_intr[0] â† iosub_dma_ch0_intr (bits [3:0] = 0)
- dma_to_accel_intr[1] â† iosub_dma_ch1_intr (bits [7:4] = 1)
- dma_to_accel_intr[2] â† iosub_dma_ch2_intr (bits [11:8] = 2)
- dma_to_accel_intr[3] â† iosub_dma_ch3_intr (bits [15:12] = 3)
- dma_to_accel_intr[4] â† iosub_dma_ch4_intr (bits [19:16] = 4)
- dma_to_accel_intr[5] â† iosub_dma_ch5_intr (bits [23:20] = 5)
```

### 3. å®ç°æ¶æ„ âœ…

#### æ–°å¢å‡½æ•°
```systemverilog
task update_accel_uart_dma_routing(int_routing_model routing_model);
```

#### è°ƒç”¨ä½ç½®
**åœ¨`int_tc_base.sv`çš„`pre_reset_phase`ä¸­**: åœ¨`randomize_mask_registers()`ä¹‹åè°ƒç”¨

#### å¤„ç†æµç¨‹
```
1. è¯»å–ACCEL_UART_SELå’ŒACCEL_DMA_CH_SELå¯„å­˜å™¨å€¼
2. éå†routing_model.interrupt_mapä¸­çš„æ‰€æœ‰ä¸­æ–­
3. å¯¹äºUARTä¸­æ–­ (iosub_uart0_intr ~ iosub_uart4_intr):
   - æ£€æŸ¥æ˜¯å¦è¢«è·¯ç”±åˆ°uart_to_accel_intr[0:2]
   - å¦‚æœè¢«è·¯ç”±: æ›´æ–°to_accel=1, dest_index_accel, rtl_path_accel
   - å¦‚æœæœªè·¯ç”±: è®¾ç½®to_accel=0, dest_index_accel=-1
4. å¯¹äºDMAä¸­æ–­ (iosub_dma_ch0_intr ~ iosub_dma_ch15_intr):
   - æ£€æŸ¥æ˜¯å¦è¢«è·¯ç”±åˆ°dma_to_accel_intr[0:5]
   - å¦‚æœè¢«è·¯ç”±: æ›´æ–°to_accel=1, dest_index_accel, rtl_path_accel
   - å¦‚æœæœªè·¯ç”±: è®¾ç½®to_accel=0, dest_index_accel=-1
5. æ›´æ–°å®Œæˆåï¼Œåç»­çš„maskæ£€æŸ¥ä¼šä½¿ç”¨æ›´æ–°åçš„è·¯ç”±ä¿¡æ¯
```

#### Hierarchyæ˜ å°„
- **UART**: `uart_to_accel_intr[0:2]` â†’ `iosub_accel_peri_intr[18:20]`
- **DMA**: `dma_to_accel_intr[0:5]` â†’ `iosub_accel_peri_intr[22:27]`

## ğŸ“Š ä¿®æ”¹æ–‡ä»¶æ¸…å•

### 1. æ ¸å¿ƒå®ç°æ–‡ä»¶
- **`seq/int_register_model.sv`**: æ·»åŠ `update_accel_uart_dma_routing`ä»»åŠ¡
- **`test/int_tc_base.sv`**: æ·»åŠ è·¯ç”±æ›´æ–°è°ƒç”¨é€»è¾‘

### 2. éªŒè¯å·¥å…·
- **`tools/verify_accel_uart_dma_preprocessing.py`**: æ›´æ–°éªŒè¯è„šæœ¬

### 3. æ–‡æ¡£æ›´æ–°
- **`docs/accel_uart_dma_preprocessing_implementation.md`**: æ›´æ–°å®æ–½æ€»ç»“

## ğŸ§ª éªŒè¯ç»“æœ

### éªŒè¯é¡¹ç›®
1. âœ… **UARTè·¯ç”±é€»è¾‘**: æ‰€æœ‰UARTä¸­æ–­è·¯ç”±é…ç½®æ­£ç¡®éªŒè¯
2. âœ… **DMAè·¯ç”±é€»è¾‘**: æ‰€æœ‰DMAä¸­æ–­è·¯ç”±é…ç½®æ­£ç¡®éªŒè¯  
3. âœ… **ä»£ç å®ç°æ£€æŸ¥**: æ‰€æœ‰å…³é”®å®ç°å…ƒç´ æ­£ç¡®å­˜åœ¨
4. âœ… **è¾¹ç•Œæ¡ä»¶æµ‹è¯•**: å„ç§å¯„å­˜å™¨é…ç½®ç»„åˆæ­£ç¡®å¤„ç†

### éªŒè¯å‘½ä»¤
```bash
python3 tools/verify_accel_uart_dma_preprocessing.py
```

### éªŒè¯ç»“æœ
```
ğŸ‰ All verification tests PASSED!
âœ… ACCEL UART/DMA preprocessing implementation is correct.
```

## ğŸ” æŠ€æœ¯ç»†èŠ‚

### ä¸­æ–­è¯†åˆ«é€»è¾‘
```systemverilog
// UARTä¸­æ–­è¯†åˆ«
if (interrupt_name.substr(0, 10) == "iosub_uart" && 
    interrupt_name.substr(interrupt_name.len()-5, interrupt_name.len()-1) == "_intr")

// DMAä¸­æ–­è¯†åˆ«  
if (interrupt_name.substr(0, 12) == "iosub_dma_ch" && 
    interrupt_name.substr(interrupt_name.len()-5, interrupt_name.len()-1) == "_intr")
```

### ä½åŸŸæå–é€»è¾‘
```systemverilog
// UART: 2-bitå­—æ®µï¼Œé—´éš”4ä½
uart_bit_pos = accel_uart_bit * 4;
selected_uart_index = (accel_uart_sel_value >> uart_bit_pos) & 2'b11;

// DMA: 4-bitå­—æ®µï¼Œé—´éš”4ä½
dma_bit_pos = accel_dma_bit * 4;  
selected_dma_index = (accel_dma_ch_sel_value >> dma_bit_pos) & 4'hF;
```

### é»˜è®¤è¡Œä¸º
- **UART**: é»˜è®¤å€¼0x00000000ï¼Œæ‰€æœ‰UARTä¸­æ–­è·¯ç”±åˆ°uart0
- **DMA**: é»˜è®¤å€¼0x00000000ï¼Œæ‰€æœ‰DMAä¸­æ–­è·¯ç”±åˆ°dma_ch0

## ğŸ–ï¸ å®æ–½äº®ç‚¹

1. **ç²¾ç¡®è·¯ç”±æ§åˆ¶**: å®Œå…¨æŒ‰ç…§å¯„å­˜å™¨è§„èŒƒå®ç°ä½åŸŸæ˜ å°„
2. **é«˜æ•ˆè¯†åˆ«**: ä½¿ç”¨å­—ç¬¦ä¸²åŒ¹é…å¿«é€Ÿè¯†åˆ«UART/DMAä¸­æ–­
3. **å®Œæ•´éªŒè¯**: åŒ…å«å¤šç§é…ç½®åœºæ™¯çš„å…¨é¢æµ‹è¯•
4. **è°ƒè¯•å‹å¥½**: è¯¦ç»†çš„UVMæ—¥å¿—è¾“å‡ºä¾¿äºè°ƒè¯•
5. **æ¶æ„ä¸€è‡´**: ä¸ç°æœ‰maskå¤„ç†æ¶æ„å®Œç¾é›†æˆ

## ğŸ“ˆ ä½¿ç”¨ç¤ºä¾‹

```systemverilog
// åœ¨int_tc_base.svçš„pre_reset_phaseä¸­:
// 1. é¦–å…ˆéšæœºåŒ–é…ç½®å¯„å­˜å™¨
m_register_model.randomize_mask_registers();

// 2. ç„¶åæ›´æ–°ACCELè·¯ç”±è¡¨ (è‡ªåŠ¨è°ƒç”¨)
m_register_model.update_accel_uart_dma_routing(m_routing_model);

// 3. ä¹‹åçš„ä¸­æ–­æ£€æŸ¥ä¼šä½¿ç”¨æ›´æ–°åçš„è·¯ç”±ä¿¡æ¯
// ä¾‹å¦‚: å¦‚æœACCEL_UART_SEL=0x321ï¼Œåˆ™:
// - iosub_uart1_intr.to_accel = 1, dest_index_accel = 18
// - iosub_uart2_intr.to_accel = 1, dest_index_accel = 19
// - iosub_uart3_intr.to_accel = 1, dest_index_accel = 20
// - iosub_uart0_intr.to_accel = 0 (æœªè¢«è·¯ç”±)
// - iosub_uart4_intr.to_accel = 0 (æœªè¢«è·¯ç”±)
```

## ğŸ”„ å·¥ä½œæµç¨‹

1. **æµ‹è¯•åˆå§‹åŒ–**: `int_tc_base.pre_reset_phase()`
2. **å¯„å­˜å™¨éšæœºåŒ–**: `randomize_mask_registers()`
3. **è·¯ç”±è¡¨æ›´æ–°**: `update_accel_uart_dma_routing()` â† **æ–°å¢æ­¥éª¤**
4. **ä¸­æ–­ç›‘æ§**: ä½¿ç”¨æ›´æ–°åçš„è·¯ç”±ä¿¡æ¯è¿›è¡Œä¸­æ–­æ£€æµ‹å’ŒmaskéªŒè¯
