

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_loop_norm'
================================================================
* Date:           Wed Oct  8 15:53:30 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1036|     1036|  10.360 us|  10.360 us|  1036|  1036|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_norm  |     1034|     1034|        12|          1|          1|  1024|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      32|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      20|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     222|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     222|     152|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_42_32_1_1_U83  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln231_fu_268_p2   |         +|   0|  0|  18|          11|           1|
    |icmp_ln231_fu_262_p2  |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  32|          23|          15|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_13    |   9|          2|   11|         22|
    |i_fu_84                  |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_fu_84                            |  11|   0|   11|          0|
    |lshr_ln235_1_reg_394               |   7|   0|    7|          0|
    |tmp_s_reg_403                      |  32|   0|   32|          0|
    |trunc_ln233_reg_389                |   2|   0|    2|          0|
    |trunc_ln235_reg_399                |   3|   0|    3|          0|
    |trunc_ln_reg_408                   |  16|   0|   16|          0|
    |lshr_ln235_1_reg_394               |  64|  32|    7|          0|
    |trunc_ln235_reg_399                |  64|  32|    3|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 222|  64|  104|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|                                       RTL Ports                                      | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+--------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_clk                                                                                |   in|    1|  ap_ctrl_hs|                                    activation_accelerator_Pipeline_loop_norm|  return value|
|ap_rst                                                                                |   in|    1|  ap_ctrl_hs|                                    activation_accelerator_Pipeline_loop_norm|  return value|
|ap_start                                                                              |   in|    1|  ap_ctrl_hs|                                    activation_accelerator_Pipeline_loop_norm|  return value|
|ap_done                                                                               |  out|    1|  ap_ctrl_hs|                                    activation_accelerator_Pipeline_loop_norm|  return value|
|ap_idle                                                                               |  out|    1|  ap_ctrl_hs|                                    activation_accelerator_Pipeline_loop_norm|  return value|
|ap_ready                                                                              |  out|    1|  ap_ctrl_hs|                                    activation_accelerator_Pipeline_loop_norm|  return value|
|grp_fu_1144_p_din0                                                                    |  out|   32|  ap_ctrl_hs|                                    activation_accelerator_Pipeline_loop_norm|  return value|
|grp_fu_1144_p_din1                                                                    |  out|   32|  ap_ctrl_hs|                                    activation_accelerator_Pipeline_loop_norm|  return value|
|grp_fu_1144_p_dout0                                                                   |   in|   32|  ap_ctrl_hs|                                    activation_accelerator_Pipeline_loop_norm|  return value|
|grp_fu_1144_p_ce                                                                      |  out|    1|  ap_ctrl_hs|                                    activation_accelerator_Pipeline_loop_norm|  return value|
|x_address0                                                                            |  out|    8|   ap_memory|                                                                            x|         array|
|x_ce0                                                                                 |  out|    1|   ap_memory|                                                                            x|         array|
|x_q0                                                                                  |   in|   32|   ap_memory|                                                                            x|         array|
|x_2_address0                                                                          |  out|    8|   ap_memory|                                                                          x_2|         array|
|x_2_ce0                                                                               |  out|    1|   ap_memory|                                                                          x_2|         array|
|x_2_q0                                                                                |   in|   32|   ap_memory|                                                                          x_2|         array|
|x_4_address0                                                                          |  out|    8|   ap_memory|                                                                          x_4|         array|
|x_4_ce0                                                                               |  out|    1|   ap_memory|                                                                          x_4|         array|
|x_4_q0                                                                                |   in|   32|   ap_memory|                                                                          x_4|         array|
|x_6_address0                                                                          |  out|    8|   ap_memory|                                                                          x_6|         array|
|x_6_ce0                                                                               |  out|    1|   ap_memory|                                                                          x_6|         array|
|x_6_q0                                                                                |   in|   32|   ap_memory|                                                                          x_6|         array|
|rms                                                                                   |   in|   32|     ap_none|                                                                          rms|        scalar|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0    |  out|    7|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0         |  out|    1|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0         |  out|    1|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0          |  out|   16|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
+--------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%rms_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %rms"   --->   Operation 16 'read' 'rms_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc15.i"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_13 = load i11 %i" [activation_accelerator.cpp:235]   --->   Operation 19 'load' 'i_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.94ns)   --->   "%icmp_ln231 = icmp_eq  i11 %i_13, i11 1024" [activation_accelerator.cpp:231]   --->   Operation 20 'icmp' 'icmp_ln231' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%add_ln231 = add i11 %i_13, i11 1" [activation_accelerator.cpp:231]   --->   Operation 22 'add' 'add_ln231' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln231 = br i1 %icmp_ln231, void %for.inc15.i.split, void %if.end69.loopexit.exitStub" [activation_accelerator.cpp:231]   --->   Operation 23 'br' 'br_ln231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %i_13, i32 2, i32 9" [activation_accelerator.cpp:233]   --->   Operation 24 'partselect' 'lshr_ln' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln233 = zext i8 %lshr_ln" [activation_accelerator.cpp:233]   --->   Operation 25 'zext' 'zext_ln233' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln233" [activation_accelerator.cpp:233]   --->   Operation 26 'getelementptr' 'x_addr' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln233" [activation_accelerator.cpp:233]   --->   Operation 27 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln233" [activation_accelerator.cpp:233]   --->   Operation 28 'getelementptr' 'x_4_addr' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln233" [activation_accelerator.cpp:233]   --->   Operation 29 'getelementptr' 'x_6_addr' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln233 = trunc i11 %i_13" [activation_accelerator.cpp:233]   --->   Operation 30 'trunc' 'trunc_ln233' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%x_load = load i8 %x_addr" [activation_accelerator.cpp:233]   --->   Operation 31 'load' 'x_load' <Predicate = (!icmp_ln231)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%x_2_load = load i8 %x_2_addr" [activation_accelerator.cpp:233]   --->   Operation 32 'load' 'x_2_load' <Predicate = (!icmp_ln231)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 33 [2/2] (1.23ns)   --->   "%x_4_load = load i8 %x_4_addr" [activation_accelerator.cpp:233]   --->   Operation 33 'load' 'x_4_load' <Predicate = (!icmp_ln231)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 34 [2/2] (1.23ns)   --->   "%x_6_load = load i8 %x_6_addr" [activation_accelerator.cpp:233]   --->   Operation 34 'load' 'x_6_load' <Predicate = (!icmp_ln231)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%lshr_ln235_1 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %i_13, i32 3, i32 9" [activation_accelerator.cpp:235]   --->   Operation 35 'partselect' 'lshr_ln235_1' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln235 = trunc i11 %i_13" [activation_accelerator.cpp:235]   --->   Operation 36 'trunc' 'trunc_ln235' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.44ns)   --->   "%switch_ln235 = switch i3 %trunc_ln235, void %arrayidx141.i.case.7, i3 0, void %arrayidx141.i.case.0, i3 1, void %arrayidx141.i.case.1, i3 2, void %arrayidx141.i.case.2, i3 3, void %arrayidx141.i.case.3, i3 4, void %arrayidx141.i.case.4, i3 5, void %arrayidx141.i.case.5, i3 6, void %arrayidx141.i.case.6" [activation_accelerator.cpp:235]   --->   Operation 37 'switch' 'switch_ln235' <Predicate = (!icmp_ln231)> <Delay = 0.44>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln231 = store i11 %add_ln231, i11 %i" [activation_accelerator.cpp:231]   --->   Operation 38 'store' 'store_ln231' <Predicate = (!icmp_ln231)> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln231 = br void %for.inc15.i" [activation_accelerator.cpp:231]   --->   Operation 39 'br' 'br_ln231' <Predicate = (!icmp_ln231)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 40 [1/2] (1.23ns)   --->   "%x_load = load i8 %x_addr" [activation_accelerator.cpp:233]   --->   Operation 40 'load' 'x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 41 [1/2] (1.23ns)   --->   "%x_2_load = load i8 %x_2_addr" [activation_accelerator.cpp:233]   --->   Operation 41 'load' 'x_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 42 [1/2] (1.23ns)   --->   "%x_4_load = load i8 %x_4_addr" [activation_accelerator.cpp:233]   --->   Operation 42 'load' 'x_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 43 [1/2] (1.23ns)   --->   "%x_6_load = load i8 %x_6_addr" [activation_accelerator.cpp:233]   --->   Operation 43 'load' 'x_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 44 [1/1] (0.52ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i2 %trunc_ln233" [activation_accelerator.cpp:233]   --->   Operation 44 'mux' 'tmp_s' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.05>
ST_3 : Operation 45 [9/9] (7.05ns)   --->   "%y_val = fdiv i32 %tmp_s, i32 %rms_read" [activation_accelerator.cpp:233]   --->   Operation 45 'fdiv' 'y_val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.05>
ST_4 : Operation 46 [8/9] (7.05ns)   --->   "%y_val = fdiv i32 %tmp_s, i32 %rms_read" [activation_accelerator.cpp:233]   --->   Operation 46 'fdiv' 'y_val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.05>
ST_5 : Operation 47 [7/9] (7.05ns)   --->   "%y_val = fdiv i32 %tmp_s, i32 %rms_read" [activation_accelerator.cpp:233]   --->   Operation 47 'fdiv' 'y_val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.05>
ST_6 : Operation 48 [6/9] (7.05ns)   --->   "%y_val = fdiv i32 %tmp_s, i32 %rms_read" [activation_accelerator.cpp:233]   --->   Operation 48 'fdiv' 'y_val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.05>
ST_7 : Operation 49 [5/9] (7.05ns)   --->   "%y_val = fdiv i32 %tmp_s, i32 %rms_read" [activation_accelerator.cpp:233]   --->   Operation 49 'fdiv' 'y_val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 50 [4/9] (7.05ns)   --->   "%y_val = fdiv i32 %tmp_s, i32 %rms_read" [activation_accelerator.cpp:233]   --->   Operation 50 'fdiv' 'y_val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 51 [3/9] (7.05ns)   --->   "%y_val = fdiv i32 %tmp_s, i32 %rms_read" [activation_accelerator.cpp:233]   --->   Operation 51 'fdiv' 'y_val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 52 [2/9] (7.05ns)   --->   "%y_val = fdiv i32 %tmp_s, i32 %rms_read" [activation_accelerator.cpp:233]   --->   Operation 52 'fdiv' 'y_val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.05>
ST_11 : Operation 53 [1/9] (7.05ns)   --->   "%y_val = fdiv i32 %tmp_s, i32 %rms_read" [activation_accelerator.cpp:233]   --->   Operation 53 'fdiv' 'y_val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln235 = bitcast i32 %y_val" [activation_accelerator.cpp:235]   --->   Operation 54 'bitcast' 'bitcast_ln235' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln235, i32 16, i32 31" [activation_accelerator.cpp:235]   --->   Operation 55 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 83 'ret' 'ret_ln0' <Predicate = (icmp_ln231)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.23>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln232 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [activation_accelerator.cpp:232]   --->   Operation 56 'specpipeline' 'specpipeline_ln232' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln231 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [activation_accelerator.cpp:231]   --->   Operation 57 'specloopname' 'specloopname_ln231' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i7 %lshr_ln235_1" [activation_accelerator.cpp:235]   --->   Operation 58 'zext' 'zext_ln235' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_48 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i64 0, i64 %zext_ln235" [activation_accelerator.cpp:235]   --->   Operation 59 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_48' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_49 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i64 0, i64 %zext_ln235" [activation_accelerator.cpp:235]   --->   Operation 60 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_50 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i64 0, i64 %zext_ln235" [activation_accelerator.cpp:235]   --->   Operation 61 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_50' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_51 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i64 0, i64 %zext_ln235" [activation_accelerator.cpp:235]   --->   Operation 62 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_52 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln235" [activation_accelerator.cpp:235]   --->   Operation 63 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_53 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln235" [activation_accelerator.cpp:235]   --->   Operation 64 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_53' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_54 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln235" [activation_accelerator.cpp:235]   --->   Operation 65 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_54' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_55 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln235" [activation_accelerator.cpp:235]   --->   Operation 66 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (1.23ns)   --->   "%store_ln235 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_54" [activation_accelerator.cpp:235]   --->   Operation 67 'store' 'store_ln235' <Predicate = (trunc_ln235 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln235 = br void %arrayidx141.i.exit" [activation_accelerator.cpp:235]   --->   Operation 68 'br' 'br_ln235' <Predicate = (trunc_ln235 == 6)> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (1.23ns)   --->   "%store_ln235 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_53" [activation_accelerator.cpp:235]   --->   Operation 69 'store' 'store_ln235' <Predicate = (trunc_ln235 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln235 = br void %arrayidx141.i.exit" [activation_accelerator.cpp:235]   --->   Operation 70 'br' 'br_ln235' <Predicate = (trunc_ln235 == 5)> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (1.23ns)   --->   "%store_ln235 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_52" [activation_accelerator.cpp:235]   --->   Operation 71 'store' 'store_ln235' <Predicate = (trunc_ln235 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln235 = br void %arrayidx141.i.exit" [activation_accelerator.cpp:235]   --->   Operation 72 'br' 'br_ln235' <Predicate = (trunc_ln235 == 4)> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (1.23ns)   --->   "%store_ln235 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_51" [activation_accelerator.cpp:235]   --->   Operation 73 'store' 'store_ln235' <Predicate = (trunc_ln235 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln235 = br void %arrayidx141.i.exit" [activation_accelerator.cpp:235]   --->   Operation 74 'br' 'br_ln235' <Predicate = (trunc_ln235 == 3)> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (1.23ns)   --->   "%store_ln235 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_50" [activation_accelerator.cpp:235]   --->   Operation 75 'store' 'store_ln235' <Predicate = (trunc_ln235 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln235 = br void %arrayidx141.i.exit" [activation_accelerator.cpp:235]   --->   Operation 76 'br' 'br_ln235' <Predicate = (trunc_ln235 == 2)> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (1.23ns)   --->   "%store_ln235 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_49" [activation_accelerator.cpp:235]   --->   Operation 77 'store' 'store_ln235' <Predicate = (trunc_ln235 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln235 = br void %arrayidx141.i.exit" [activation_accelerator.cpp:235]   --->   Operation 78 'br' 'br_ln235' <Predicate = (trunc_ln235 == 1)> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (1.23ns)   --->   "%store_ln235 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_48" [activation_accelerator.cpp:235]   --->   Operation 79 'store' 'store_ln235' <Predicate = (trunc_ln235 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln235 = br void %arrayidx141.i.exit" [activation_accelerator.cpp:235]   --->   Operation 80 'br' 'br_ln235' <Predicate = (trunc_ln235 == 0)> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (1.23ns)   --->   "%store_ln235 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_55" [activation_accelerator.cpp:235]   --->   Operation 81 'store' 'store_ln235' <Predicate = (trunc_ln235 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln235 = br void %arrayidx141.i.exit" [activation_accelerator.cpp:235]   --->   Operation 82 'br' 'br_ln235' <Predicate = (trunc_ln235 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rms]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                                                            (alloca           ) [ 0100000000000]
rms_read                                                                     (read             ) [ 0111111111110]
store_ln0                                                                    (store            ) [ 0000000000000]
br_ln0                                                                       (br               ) [ 0000000000000]
i_13                                                                         (load             ) [ 0000000000000]
icmp_ln231                                                                   (icmp             ) [ 0111111111110]
empty                                                                        (speclooptripcount) [ 0000000000000]
add_ln231                                                                    (add              ) [ 0000000000000]
br_ln231                                                                     (br               ) [ 0000000000000]
lshr_ln                                                                      (partselect       ) [ 0000000000000]
zext_ln233                                                                   (zext             ) [ 0000000000000]
x_addr                                                                       (getelementptr    ) [ 0110000000000]
x_2_addr                                                                     (getelementptr    ) [ 0110000000000]
x_4_addr                                                                     (getelementptr    ) [ 0110000000000]
x_6_addr                                                                     (getelementptr    ) [ 0110000000000]
trunc_ln233                                                                  (trunc            ) [ 0110000000000]
lshr_ln235_1                                                                 (partselect       ) [ 0111111111111]
trunc_ln235                                                                  (trunc            ) [ 0111111111111]
switch_ln235                                                                 (switch           ) [ 0000000000000]
store_ln231                                                                  (store            ) [ 0000000000000]
br_ln231                                                                     (br               ) [ 0000000000000]
x_load                                                                       (load             ) [ 0000000000000]
x_2_load                                                                     (load             ) [ 0000000000000]
x_4_load                                                                     (load             ) [ 0000000000000]
x_6_load                                                                     (load             ) [ 0000000000000]
tmp_s                                                                        (mux              ) [ 0101111111110]
y_val                                                                        (fdiv             ) [ 0000000000000]
bitcast_ln235                                                                (bitcast          ) [ 0000000000000]
trunc_ln                                                                     (partselect       ) [ 0100000000001]
specpipeline_ln232                                                           (specpipeline     ) [ 0000000000000]
specloopname_ln231                                                           (specloopname     ) [ 0000000000000]
zext_ln235                                                                   (zext             ) [ 0000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_48 (getelementptr    ) [ 0000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_49 (getelementptr    ) [ 0000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_50 (getelementptr    ) [ 0000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_51 (getelementptr    ) [ 0000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_52 (getelementptr    ) [ 0000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_53 (getelementptr    ) [ 0000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_54 (getelementptr    ) [ 0000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_55 (getelementptr    ) [ 0000000000000]
store_ln235                                                                  (store            ) [ 0000000000000]
br_ln235                                                                     (br               ) [ 0000000000000]
store_ln235                                                                  (store            ) [ 0000000000000]
br_ln235                                                                     (br               ) [ 0000000000000]
store_ln235                                                                  (store            ) [ 0000000000000]
br_ln235                                                                     (br               ) [ 0000000000000]
store_ln235                                                                  (store            ) [ 0000000000000]
br_ln235                                                                     (br               ) [ 0000000000000]
store_ln235                                                                  (store            ) [ 0000000000000]
br_ln235                                                                     (br               ) [ 0000000000000]
store_ln235                                                                  (store            ) [ 0000000000000]
br_ln235                                                                     (br               ) [ 0000000000000]
store_ln235                                                                  (store            ) [ 0000000000000]
br_ln235                                                                     (br               ) [ 0000000000000]
store_ln235                                                                  (store            ) [ 0000000000000]
br_ln235                                                                     (br               ) [ 0000000000000]
ret_ln0                                                                      (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rms">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rms"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4f32.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="rms_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rms_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="x_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="x_2_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="8" slack="0"/>
<pin id="105" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_2_addr/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="x_4_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="8" slack="0"/>
<pin id="112" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_4_addr/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="x_6_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="8" slack="0"/>
<pin id="119" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_6_addr/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2_load/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_4_load/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_6_load/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_48_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="7" slack="0"/>
<pin id="150" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_48/12 "/>
</bind>
</comp>

<comp id="153" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_49_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="7" slack="0"/>
<pin id="157" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_49/12 "/>
</bind>
</comp>

<comp id="160" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_50_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="7" slack="0"/>
<pin id="164" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_50/12 "/>
</bind>
</comp>

<comp id="167" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_51_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="7" slack="0"/>
<pin id="171" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_51/12 "/>
</bind>
</comp>

<comp id="174" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_52_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="7" slack="0"/>
<pin id="178" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_52/12 "/>
</bind>
</comp>

<comp id="181" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_53_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="7" slack="0"/>
<pin id="185" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_53/12 "/>
</bind>
</comp>

<comp id="188" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_54_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="7" slack="0"/>
<pin id="192" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_54/12 "/>
</bind>
</comp>

<comp id="195" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_55_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="7" slack="0"/>
<pin id="199" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_55/12 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln235_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="1"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln235/12 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln235_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="1"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln235/12 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln235_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="1"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln235/12 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln235_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="1"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln235/12 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln235_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="1"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln235/12 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln235_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="0"/>
<pin id="234" dir="0" index="1" bw="16" slack="1"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln235/12 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln235_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="7" slack="0"/>
<pin id="240" dir="0" index="1" bw="16" slack="1"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln235/12 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln235_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="7" slack="0"/>
<pin id="246" dir="0" index="1" bw="16" slack="1"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln235/12 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="0" index="1" bw="32" slack="2"/>
<pin id="253" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="y_val/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln0_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="11" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="i_13_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="0"/>
<pin id="261" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_13/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln231_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="11" slack="0"/>
<pin id="264" dir="0" index="1" bw="11" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln231/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln231_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="11" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln231/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="lshr_ln_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="11" slack="0"/>
<pin id="277" dir="0" index="2" bw="3" slack="0"/>
<pin id="278" dir="0" index="3" bw="5" slack="0"/>
<pin id="279" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln233_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln233/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="trunc_ln233_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="11" slack="0"/>
<pin id="294" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln233/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="lshr_ln235_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="0" index="1" bw="11" slack="0"/>
<pin id="299" dir="0" index="2" bw="3" slack="0"/>
<pin id="300" dir="0" index="3" bw="5" slack="0"/>
<pin id="301" dir="1" index="4" bw="7" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln235_1/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="trunc_ln235_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="11" slack="0"/>
<pin id="308" dir="1" index="1" bw="3" slack="11"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln235/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln231_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="11" slack="0"/>
<pin id="312" dir="0" index="1" bw="11" slack="0"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln231/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_s_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="0" index="2" bw="32" slack="0"/>
<pin id="319" dir="0" index="3" bw="32" slack="0"/>
<pin id="320" dir="0" index="4" bw="32" slack="0"/>
<pin id="321" dir="0" index="5" bw="2" slack="1"/>
<pin id="322" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="bitcast_ln235_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln235/11 "/>
</bind>
</comp>

<comp id="332" class="1004" name="trunc_ln_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="0" index="2" bw="6" slack="0"/>
<pin id="336" dir="0" index="3" bw="6" slack="0"/>
<pin id="337" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/11 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln235_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="7" slack="11"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln235/12 "/>
</bind>
</comp>

<comp id="353" class="1005" name="i_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="11" slack="0"/>
<pin id="355" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="360" class="1005" name="rms_read_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="2"/>
<pin id="362" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="rms_read "/>
</bind>
</comp>

<comp id="365" class="1005" name="icmp_ln231_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="10"/>
<pin id="367" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln231 "/>
</bind>
</comp>

<comp id="369" class="1005" name="x_addr_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="1"/>
<pin id="371" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="374" class="1005" name="x_2_addr_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="1"/>
<pin id="376" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_2_addr "/>
</bind>
</comp>

<comp id="379" class="1005" name="x_4_addr_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="1"/>
<pin id="381" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_4_addr "/>
</bind>
</comp>

<comp id="384" class="1005" name="x_6_addr_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="1"/>
<pin id="386" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_6_addr "/>
</bind>
</comp>

<comp id="389" class="1005" name="trunc_ln233_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="2" slack="1"/>
<pin id="391" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln233 "/>
</bind>
</comp>

<comp id="394" class="1005" name="lshr_ln235_1_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="7" slack="11"/>
<pin id="396" dir="1" index="1" bw="7" slack="11"/>
</pin_list>
<bind>
<opset="lshr_ln235_1 "/>
</bind>
</comp>

<comp id="399" class="1005" name="trunc_ln235_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="3" slack="11"/>
<pin id="401" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln235 "/>
</bind>
</comp>

<comp id="403" class="1005" name="tmp_s_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="408" class="1005" name="trunc_ln_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="1"/>
<pin id="410" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="46" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="46" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="46" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="46" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="94" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="101" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="108" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="115" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="46" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="46" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="46" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="46" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="46" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="46" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="24" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="46" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="188" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="181" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="174" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="167" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="160" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="153" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="146" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="195" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="258"><net_src comp="30" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="266"><net_src comp="259" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="32" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="259" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="38" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="40" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="259" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="42" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="44" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="287"><net_src comp="274" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="290"><net_src comp="284" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="291"><net_src comp="284" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="295"><net_src comp="259" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="48" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="259" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="50" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="44" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="309"><net_src comp="259" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="268" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="323"><net_src comp="66" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="122" pin="3"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="128" pin="3"/><net_sink comp="315" pin=2"/></net>

<net id="326"><net_src comp="134" pin="3"/><net_sink comp="315" pin=3"/></net>

<net id="327"><net_src comp="140" pin="3"/><net_sink comp="315" pin=4"/></net>

<net id="331"><net_src comp="250" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="68" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="328" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="340"><net_src comp="70" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="341"><net_src comp="72" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="345"><net_src comp="342" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="348"><net_src comp="342" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="349"><net_src comp="342" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="351"><net_src comp="342" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="356"><net_src comp="84" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="359"><net_src comp="353" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="363"><net_src comp="88" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="368"><net_src comp="262" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="94" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="377"><net_src comp="101" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="382"><net_src comp="108" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="387"><net_src comp="115" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="392"><net_src comp="292" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="315" pin=5"/></net>

<net id="397"><net_src comp="296" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="402"><net_src comp="306" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="315" pin="6"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="411"><net_src comp="332" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="414"><net_src comp="408" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="415"><net_src comp="408" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="416"><net_src comp="408" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="417"><net_src comp="408" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="418"><net_src comp="408" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="419"><net_src comp="408" pin="1"/><net_sink comp="244" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 | {12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 | {12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 | {12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 | {12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {12 }
 - Input state : 
	Port: activation_accelerator_Pipeline_loop_norm : x | {1 2 }
	Port: activation_accelerator_Pipeline_loop_norm : x_2 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_norm : x_4 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_norm : x_6 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_norm : rms | {1 }
	Port: activation_accelerator_Pipeline_loop_norm : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 | {}
	Port: activation_accelerator_Pipeline_loop_norm : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 | {}
	Port: activation_accelerator_Pipeline_loop_norm : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 | {}
	Port: activation_accelerator_Pipeline_loop_norm : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 | {}
	Port: activation_accelerator_Pipeline_loop_norm : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {}
	Port: activation_accelerator_Pipeline_loop_norm : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {}
	Port: activation_accelerator_Pipeline_loop_norm : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {}
	Port: activation_accelerator_Pipeline_loop_norm : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_13 : 1
		icmp_ln231 : 2
		add_ln231 : 2
		br_ln231 : 3
		lshr_ln : 2
		zext_ln233 : 3
		x_addr : 4
		x_2_addr : 4
		x_4_addr : 4
		x_6_addr : 4
		trunc_ln233 : 2
		x_load : 5
		x_2_load : 5
		x_4_load : 5
		x_6_load : 5
		lshr_ln235_1 : 2
		trunc_ln235 : 2
		switch_ln235 : 3
		store_ln231 : 3
	State 2
		tmp_s : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		bitcast_ln235 : 1
		trunc_ln : 2
	State 12
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_48 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_49 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_50 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_51 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_52 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_53 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_54 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_55 : 1
		store_ln235 : 2
		store_ln235 : 2
		store_ln235 : 2
		store_ln235 : 2
		store_ln235 : 2
		store_ln235 : 2
		store_ln235 : 2
		store_ln235 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    mux   |     tmp_s_fu_315    |    0    |    20   |
|----------|---------------------|---------|---------|
|    add   |   add_ln231_fu_268  |    0    |    18   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln231_fu_262  |    0    |    11   |
|----------|---------------------|---------|---------|
|   read   | rms_read_read_fu_88 |    0    |    0    |
|----------|---------------------|---------|---------|
|   fdiv   |      grp_fu_250     |    0    |    0    |
|----------|---------------------|---------|---------|
|          |    lshr_ln_fu_274   |    0    |    0    |
|partselect| lshr_ln235_1_fu_296 |    0    |    0    |
|          |   trunc_ln_fu_332   |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |  zext_ln233_fu_284  |    0    |    0    |
|          |  zext_ln235_fu_342  |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln233_fu_292 |    0    |    0    |
|          |  trunc_ln235_fu_306 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    49   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|      i_reg_353     |   11   |
| icmp_ln231_reg_365 |    1   |
|lshr_ln235_1_reg_394|    7   |
|  rms_read_reg_360  |   32   |
|    tmp_s_reg_403   |   32   |
| trunc_ln233_reg_389|    2   |
| trunc_ln235_reg_399|    3   |
|  trunc_ln_reg_408  |   16   |
|  x_2_addr_reg_374  |    8   |
|  x_4_addr_reg_379  |    8   |
|  x_6_addr_reg_384  |    8   |
|   x_addr_reg_369   |    8   |
+--------------------+--------+
|        Total       |   136  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_122 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_128 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_134 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_140 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   64   ||  1.708  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   49   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   136  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   136  |   85   |
+-----------+--------+--------+--------+
