info x 146 510 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VHDL
col x 17336 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
radix x 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 process_spi
term mark 17239 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;

var add 1 0 0 226 657 0 17336 20 10 10 2 2 0 0 0 0 clockInstd_logicRISING_EDGEclock
var add 2 7 0 100 658 0 17336 20 10 10 2 2 0 0 0 0 dataInstd_logic_vectorRISING_EDGEclock
var add 3 0 0 98 659 0 17336 20 10 10 2 2 0 0 0 0 resetInstd_logicRISING_EDGEclock
var add 4 0 0 98 660 0 17336 20 10 10 2 2 0 0 0 0 sel_spiInstd_logicRISING_EDGEclock
var add 5 0 0 98 661 0 17336 20 10 10 2 2 0 0 0 0 wrInstd_logicRISING_EDGEclock
var add 6 0 0 98 662 0 17336 20 10 10 2 2 0 0 0 0 MOSIOutstd_logicRISING_EDGEclock
var add 7 0 0 98 663 0 17336 20 10 10 2 2 0 0 0 0 nCSOutstd_logicRISING_EDGEclock
var add 8 0 0 98 664 0 17336 20 10 10 2 2 0 0 0 0 SCLKOutstd_logicRISING_EDGEclock
vdone xxx 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
npos xxx 84 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cell fill 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000000
cell fill 2 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11000011
cell fill 2 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11000011
cell fill 2 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11000011
cell fill 2 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11000011
cell fill 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 768 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 5 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 5 4096 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 5 4596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 5 4600 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 5 4840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 5 4844 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 5 4852 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 5 4860 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 5 5116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 6 1022 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 1278 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 6 1534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 1790 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 6 2046 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 2302 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 6 2558 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 3070 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 3582 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 254 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
time info 50 50 2 2 10 10 1 1 0 0 0 0 0 0 0 0 nsclock
font save -13 0 400 18 0 0 0 0 0 0 0 0 0 0 0 0 Times New Roman
src mod 0 1577143440 29636758 0 0 0 0 0 0 0 0 0 0 0 0 0 process_spi.vhf
utd false 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
com add 1 1 0 31 10 0 -67 0 0 0 0 0 0 0 0 0 Waveform created by
HDL Bencher 6.1i
Source = process_spi.vhf
Wed May 12 16:12:16 2004
com add 1 178 -687 -655 20 -3 -38 0 0 0 0 0 0 0 0 0 Double click on me to edit.
Click outside me to update
com add 1 15512 -37 -7 17 -13 -48 0 0 0 0 0 0 0 0 0 Double click on me to edit.
Click outside me to update
com add 1 15506 -5 26 18 -2 -37 0 0 0 0 0 0 0 0 0 Double click on me to edit.
Click outside me to update
com add 1 15507 -15 16 17 -17 -52 0 0 0 0 0 0 0 0 0 Double click on me to edit.
Click outside me to update
com add 1 15507 -533 -501 26 -7 -42 0 0 0 0 0 0 0 0 0 Double click on me to edit.
Click outside me to update
com add 1 15507 -533 -501 35 0 -35 0 0 0 0 0 0 0 0 0 Double click on me to edit.
Click outside me to update
com add 1 15506 -24 7 15 -7 -31 0 0 0 0 0 0 0 0 0 Double click on me to edit.
Click outside me to update
com add 1 15507 -190 -158 13 -17 -52 0 0 0 0 0 0 0 0 0 Double click on me to edit.
Click outside me to update
com add 1 15508 -196 -165 13 -12 -47 0 0 0 0 0 0 0 0 0 Double click on me to edit.
Click outside me to update
com add 1 51 -207 -175 10 -7 -42 0 0 0 0 0 0 0 0 0 Double click on me to edit.
Click outside me to update
type info 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 sizeVECTORDOWNTO
type info 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RAM_CTRLBITDOWNTO
type info -2147483647 2147483647 0 0 0 0 0 0 0 0 0 0 0 0 0 0 integerINTEGERTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STD_ULOGIC_VECTORVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit_VectorVECTORDOWNTO
type info 19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPT_BUSVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STD_LOGIC_VECTORVECTORDOWNTO
type info 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 mybyteVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 unsignedVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FIR_CTRLVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STD_ULOGICBITDOWNTO
type info -2147483647 2147483647 2 0 0 0 0 0 0 0 0 0 0 0 0 0 characterINTEGERTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BUS_WWVECTORDOWNTO
type info 31 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 byteVECTORDOWNTO
type info 31 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 qqBITDOWNTO
type info 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 memvVECTORDOWNTO
type info 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 machine_cycle_statesBITDOWNTO
type info 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logic_vevtorBITDOWNTO
type info 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logicBITDOWNTO
type info 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LPARA_RECBITDOWNTO
type info 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1BITDOWNTO
type info 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 vlbit_1dBITDOWNTO
type info 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RAM_READ_STRATUSBITDOWNTO
type info 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BitBITDOWNTO
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `LOG2_MAX_CLOCK_FACTOR4
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 sep_did10
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `C_WRITE4
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STREAM_ADRS_WIDTH9
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 c_no_override0
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 c_add0
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `F_ASSERT2
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `C_READ5
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `FDEPTH4
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `RES5
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `N5
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `IF23
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 c_override0
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `Q25
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `s44
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `IF12
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 c_unsigned0
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `s00
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `IF01
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 c_clear0
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 AD_BUS_WIDTH32
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `C_NOP7
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `FWIDTH32
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 numaddr3
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `BR00
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `D10
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 c_reg0
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REF_CUNT_WIDTH0
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `DATA_WIDTH15
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `s33
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `s22
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 AD_WIDTH0
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPT_DATA_WIDTH20
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `C_ACTIVE3
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `TCKO0
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `C_REFRSH1
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `C_P_CHRG2
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `C_L_MODE0
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `F_IDLE1
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LINE_num8
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 c_signed0
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `state_delay6
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 440
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `TEMPLATE_BITS134
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `s11
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `BITS_PER_CHAR8
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `F_DEASSERT4
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `OD4
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 width4
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `FCWIDTH2
opt vhdl87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
NumClocks x 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
clock_1 name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 clock
Zoom_level x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5.06250000000000
