// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.2
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module FAST_t_opr_16_7_0_1080_1920_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_mask_data_stream_0_V_din,
        p_mask_data_stream_0_V_full_n,
        p_mask_data_stream_0_V_write
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [11:0] p_src_rows_V_read;
input  [11:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
output  [7:0] p_mask_data_stream_0_V_din;
input   p_mask_data_stream_0_V_full_n;
output   p_mask_data_stream_0_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_mask_data_stream_0_V_write;
reg    ap_done_reg = 1'b0;
reg   [1:0] ap_CS_fsm = 2'b00;
reg   [11:0] t_V_4_reg_495;
reg    ap_sig_bdd_40;
wire   [12:0] op2_assign_fu_515_p2;
reg   [12:0] op2_assign_reg_4830;
wire   [12:0] op2_assign_1_fu_521_p2;
reg   [12:0] op2_assign_1_reg_4835;
wire   [11:0] i_V_fu_536_p2;
reg   [11:0] i_V_reg_4843;
wire   [0:0] not_fu_542_p2;
reg   [0:0] not_reg_4848;
wire   [0:0] tmp_1_fu_531_p2;
wire   [0:0] notlhs_fu_547_p2;
reg   [0:0] notlhs_reg_4853;
wire   [0:0] rev4_fu_558_p2;
reg   [0:0] rev4_reg_4858;
wire   [0:0] not2_fu_564_p2;
reg   [0:0] not2_reg_4863;
wire   [0:0] icmp_fu_580_p2;
reg   [0:0] icmp_reg_4868;
wire   [0:0] tmp_3_fu_590_p2;
reg   [0:0] tmp_3_reg_4873;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg   [0:0] or_cond_reg_4882;
reg    ap_sig_bdd_81;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_reg_ppiten_pp0_it15 = 1'b0;
reg    ap_reg_ppiten_pp0_it16 = 1'b0;
reg    ap_reg_ppiten_pp0_it17 = 1'b0;
reg    ap_reg_ppiten_pp0_it18 = 1'b0;
reg    ap_reg_ppiten_pp0_it19 = 1'b0;
reg    ap_reg_ppiten_pp0_it20 = 1'b0;
reg    ap_reg_ppiten_pp0_it21 = 1'b0;
reg    ap_reg_ppiten_pp0_it22 = 1'b0;
reg    ap_reg_ppiten_pp0_it23 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_4873_pp0_it23;
reg   [0:0] or_cond7_reg_4949;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_4949_pp0_it23;
reg    ap_sig_bdd_138;
reg    ap_reg_ppiten_pp0_it24 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_4873_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_4873_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_4873_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_4873_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_4873_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_4873_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_4873_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_4873_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_4873_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_4873_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_4873_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_4873_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_4873_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_4873_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_4873_pp0_it15;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_4873_pp0_it16;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_4873_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_4873_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_4873_pp0_it19;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_4873_pp0_it20;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_4873_pp0_it21;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_4873_pp0_it22;
wire   [11:0] j_V_fu_595_p2;
wire   [0:0] or_cond_fu_606_p2;
reg   [0:0] ap_reg_ppstg_or_cond_reg_4882_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond_reg_4882_pp0_it2;
reg   [10:0] k_buf_val_0_addr_reg_4886;
reg   [10:0] k_buf_val_1_addr_reg_4892;
reg   [10:0] k_buf_val_2_addr_reg_4898;
reg   [10:0] k_buf_val_3_addr_reg_4904;
reg   [10:0] k_buf_val_4_addr_reg_4910;
reg   [10:0] k_buf_val_5_addr_reg_4916;
reg   [10:0] core_buf_val_0_V_addr_reg_4922;
reg   [10:0] ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it1;
reg   [10:0] ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it2;
reg   [10:0] ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it3;
reg   [10:0] ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it4;
reg   [10:0] ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it5;
reg   [10:0] ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it6;
reg   [10:0] ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it7;
reg   [10:0] ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it8;
reg   [10:0] ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it9;
reg   [10:0] ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it10;
reg   [10:0] ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it11;
reg   [10:0] ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it12;
reg   [10:0] ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it13;
reg   [10:0] ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it14;
reg   [10:0] ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it15;
reg   [10:0] ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it16;
reg   [10:0] ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it17;
reg   [10:0] ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it18;
reg   [10:0] ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it19;
reg   [10:0] ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it20;
reg   [10:0] ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it21;
reg   [10:0] core_buf_val_1_V_addr_reg_4928;
reg   [10:0] ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it1;
reg   [10:0] ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it2;
reg   [10:0] ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it3;
reg   [10:0] ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it4;
reg   [10:0] ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it5;
reg   [10:0] ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it6;
reg   [10:0] ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it7;
reg   [10:0] ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it8;
reg   [10:0] ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it9;
reg   [10:0] ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it10;
reg   [10:0] ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it11;
reg   [10:0] ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it12;
reg   [10:0] ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it13;
reg   [10:0] ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it14;
reg   [10:0] ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it15;
reg   [10:0] ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it16;
reg   [10:0] ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it17;
reg   [10:0] ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it18;
reg   [10:0] ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it19;
reg   [10:0] ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it20;
reg   [10:0] ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it21;
reg   [10:0] ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it22;
wire   [0:0] notrhs_fu_627_p2;
reg   [0:0] notrhs_reg_4934;
reg   [0:0] ap_reg_ppstg_notrhs_reg_4934_pp0_it1;
reg   [0:0] ap_reg_ppstg_notrhs_reg_4934_pp0_it2;
reg   [0:0] ap_reg_ppstg_notrhs_reg_4934_pp0_it3;
reg   [0:0] ap_reg_ppstg_notrhs_reg_4934_pp0_it4;
reg   [0:0] ap_reg_ppstg_notrhs_reg_4934_pp0_it5;
reg   [0:0] ap_reg_ppstg_notrhs_reg_4934_pp0_it6;
reg   [0:0] ap_reg_ppstg_notrhs_reg_4934_pp0_it7;
reg   [0:0] ap_reg_ppstg_notrhs_reg_4934_pp0_it8;
reg   [0:0] ap_reg_ppstg_notrhs_reg_4934_pp0_it9;
reg   [0:0] ap_reg_ppstg_notrhs_reg_4934_pp0_it10;
reg   [0:0] ap_reg_ppstg_notrhs_reg_4934_pp0_it11;
reg   [0:0] ap_reg_ppstg_notrhs_reg_4934_pp0_it12;
reg   [0:0] ap_reg_ppstg_notrhs_reg_4934_pp0_it13;
reg   [0:0] ap_reg_ppstg_notrhs_reg_4934_pp0_it14;
reg   [0:0] ap_reg_ppstg_notrhs_reg_4934_pp0_it15;
wire   [0:0] not_or_cond1_fu_644_p2;
reg   [0:0] not_or_cond1_reg_4939;
reg   [0:0] ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it1;
reg   [0:0] ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it2;
reg   [0:0] ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it3;
reg   [0:0] ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it4;
reg   [0:0] ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it5;
reg   [0:0] ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it6;
reg   [0:0] ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it7;
reg   [0:0] ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it8;
reg   [0:0] ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it9;
reg   [0:0] ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it10;
reg   [0:0] ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it11;
reg   [0:0] ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it12;
reg   [0:0] ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it13;
reg   [0:0] ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it14;
reg   [0:0] ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it15;
reg   [0:0] ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it16;
reg   [0:0] ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it17;
reg   [0:0] ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it18;
reg   [0:0] ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it19;
reg   [0:0] ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it20;
reg   [0:0] ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it21;
reg   [0:0] ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it22;
wire   [0:0] tmp21_fu_655_p2;
reg   [0:0] tmp21_reg_4944;
reg   [0:0] ap_reg_ppstg_tmp21_reg_4944_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp21_reg_4944_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp21_reg_4944_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp21_reg_4944_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp21_reg_4944_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp21_reg_4944_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp21_reg_4944_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp21_reg_4944_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp21_reg_4944_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp21_reg_4944_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp21_reg_4944_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp21_reg_4944_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp21_reg_4944_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp21_reg_4944_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp21_reg_4944_pp0_it15;
reg   [0:0] ap_reg_ppstg_tmp21_reg_4944_pp0_it16;
reg   [0:0] ap_reg_ppstg_tmp21_reg_4944_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp21_reg_4944_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp21_reg_4944_pp0_it19;
reg   [0:0] ap_reg_ppstg_tmp21_reg_4944_pp0_it20;
reg   [0:0] ap_reg_ppstg_tmp21_reg_4944_pp0_it21;
wire   [0:0] or_cond7_fu_676_p2;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_4949_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_4949_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_4949_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_4949_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_4949_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_4949_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_4949_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_4949_pp0_it8;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_4949_pp0_it9;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_4949_pp0_it10;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_4949_pp0_it11;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_4949_pp0_it12;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_4949_pp0_it13;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_4949_pp0_it14;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_4949_pp0_it15;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_4949_pp0_it16;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_4949_pp0_it17;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_4949_pp0_it18;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_4949_pp0_it19;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_4949_pp0_it20;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_4949_pp0_it21;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_4949_pp0_it22;
reg   [7:0] win_val_0_3_2_reg_4953;
reg   [7:0] ap_reg_ppstg_win_val_0_3_2_reg_4953_pp0_it2;
reg   [7:0] win_val_1_4_2_reg_4958;
reg   [7:0] ap_reg_ppstg_win_val_1_4_2_reg_4958_pp0_it2;
reg   [7:0] win_val_2_5_2_reg_4963;
reg   [7:0] ap_reg_ppstg_win_val_2_5_2_reg_4963_pp0_it2;
reg   [7:0] win_val_3_2_2_reg_4968;
reg   [7:0] ap_reg_ppstg_win_val_3_2_2_reg_4968_pp0_it2;
reg   [7:0] win_val_4_5_2_reg_4973;
reg   [7:0] ap_reg_ppstg_win_val_4_5_2_reg_4973_pp0_it2;
reg   [7:0] win_val_5_4_2_reg_4978;
reg   [7:0] ap_reg_ppstg_win_val_5_4_2_reg_4978_pp0_it2;
reg   [7:0] win_val_6_2_1_reg_4983;
reg   [7:0] ap_reg_ppstg_win_val_6_2_1_reg_4983_pp0_it2;
wire   [8:0] tmp_28_cast_fu_844_p1;
reg   [8:0] tmp_28_cast_reg_4988;
reg   [8:0] ap_reg_ppstg_tmp_28_cast_reg_4988_pp0_it3;
wire   [8:0] vt2_fu_852_p2;
reg   [8:0] vt2_reg_5000;
reg   [8:0] ap_reg_ppstg_vt2_reg_5000_pp0_it3;
reg   [8:0] ap_reg_ppstg_vt2_reg_5000_pp0_it4;
reg   [8:0] ap_reg_ppstg_vt2_reg_5000_pp0_it5;
reg   [8:0] ap_reg_ppstg_vt2_reg_5000_pp0_it6;
reg   [8:0] ap_reg_ppstg_vt2_reg_5000_pp0_it7;
reg   [8:0] ap_reg_ppstg_vt2_reg_5000_pp0_it8;
reg   [8:0] ap_reg_ppstg_vt2_reg_5000_pp0_it9;
reg   [8:0] ap_reg_ppstg_vt2_reg_5000_pp0_it10;
reg   [8:0] ap_reg_ppstg_vt2_reg_5000_pp0_it11;
reg   [8:0] ap_reg_ppstg_vt2_reg_5000_pp0_it12;
reg   [8:0] ap_reg_ppstg_vt2_reg_5000_pp0_it13;
wire   [8:0] vt1_2_fu_862_p2;
reg   [8:0] vt1_2_reg_5014;
reg   [8:0] ap_reg_ppstg_vt1_2_reg_5014_pp0_it3;
reg   [8:0] ap_reg_ppstg_vt1_2_reg_5014_pp0_it4;
reg   [8:0] ap_reg_ppstg_vt1_2_reg_5014_pp0_it5;
reg   [8:0] ap_reg_ppstg_vt1_2_reg_5014_pp0_it6;
reg   [8:0] ap_reg_ppstg_vt1_2_reg_5014_pp0_it7;
reg   [8:0] ap_reg_ppstg_vt1_2_reg_5014_pp0_it8;
reg   [8:0] ap_reg_ppstg_vt1_2_reg_5014_pp0_it9;
reg   [8:0] ap_reg_ppstg_vt1_2_reg_5014_pp0_it10;
reg   [8:0] ap_reg_ppstg_vt1_2_reg_5014_pp0_it11;
reg   [8:0] ap_reg_ppstg_vt1_2_reg_5014_pp0_it12;
reg   [8:0] ap_reg_ppstg_vt1_2_reg_5014_pp0_it13;
reg   [8:0] ap_reg_ppstg_vt1_2_reg_5014_pp0_it14;
wire   [8:0] vt1_4_fu_872_p2;
reg   [8:0] vt1_4_reg_5028;
reg   [8:0] ap_reg_ppstg_vt1_4_reg_5028_pp0_it3;
reg   [8:0] ap_reg_ppstg_vt1_4_reg_5028_pp0_it4;
reg   [8:0] ap_reg_ppstg_vt1_4_reg_5028_pp0_it5;
reg   [8:0] ap_reg_ppstg_vt1_4_reg_5028_pp0_it6;
reg   [8:0] ap_reg_ppstg_vt1_4_reg_5028_pp0_it7;
wire   [8:0] vt1_6_fu_882_p2;
reg   [8:0] vt1_6_reg_5042;
reg   [8:0] ap_reg_ppstg_vt1_6_reg_5042_pp0_it3;
reg   [8:0] ap_reg_ppstg_vt1_6_reg_5042_pp0_it4;
reg   [8:0] ap_reg_ppstg_vt1_6_reg_5042_pp0_it5;
reg   [8:0] ap_reg_ppstg_vt1_6_reg_5042_pp0_it6;
reg   [8:0] ap_reg_ppstg_vt1_6_reg_5042_pp0_it7;
reg   [8:0] ap_reg_ppstg_vt1_6_reg_5042_pp0_it8;
reg   [8:0] ap_reg_ppstg_vt1_6_reg_5042_pp0_it9;
reg   [8:0] ap_reg_ppstg_vt1_6_reg_5042_pp0_it10;
reg   [8:0] ap_reg_ppstg_vt1_6_reg_5042_pp0_it11;
reg   [8:0] ap_reg_ppstg_vt1_6_reg_5042_pp0_it12;
reg   [8:0] ap_reg_ppstg_vt1_6_reg_5042_pp0_it13;
reg   [8:0] ap_reg_ppstg_vt1_6_reg_5042_pp0_it14;
reg   [8:0] ap_reg_ppstg_vt1_6_reg_5042_pp0_it15;
reg   [8:0] ap_reg_ppstg_vt1_6_reg_5042_pp0_it16;
wire   [8:0] vt1_8_fu_892_p2;
reg   [8:0] vt1_8_reg_5056;
reg   [8:0] ap_reg_ppstg_vt1_8_reg_5056_pp0_it3;
reg   [8:0] ap_reg_ppstg_vt1_8_reg_5056_pp0_it4;
reg   [8:0] ap_reg_ppstg_vt1_8_reg_5056_pp0_it5;
reg   [8:0] ap_reg_ppstg_vt1_8_reg_5056_pp0_it6;
reg   [8:0] ap_reg_ppstg_vt1_8_reg_5056_pp0_it7;
reg   [8:0] ap_reg_ppstg_vt1_8_reg_5056_pp0_it8;
reg   [8:0] ap_reg_ppstg_vt1_8_reg_5056_pp0_it9;
wire   [8:0] vt1_10_fu_902_p2;
reg   [8:0] vt1_10_reg_5070;
reg   [8:0] ap_reg_ppstg_vt1_10_reg_5070_pp0_it3;
reg   [8:0] ap_reg_ppstg_vt1_10_reg_5070_pp0_it4;
reg   [8:0] ap_reg_ppstg_vt1_10_reg_5070_pp0_it5;
reg   [8:0] ap_reg_ppstg_vt1_10_reg_5070_pp0_it6;
reg   [8:0] ap_reg_ppstg_vt1_10_reg_5070_pp0_it7;
reg   [8:0] ap_reg_ppstg_vt1_10_reg_5070_pp0_it8;
reg   [8:0] ap_reg_ppstg_vt1_10_reg_5070_pp0_it9;
reg   [8:0] ap_reg_ppstg_vt1_10_reg_5070_pp0_it10;
reg   [8:0] ap_reg_ppstg_vt1_10_reg_5070_pp0_it11;
reg   [8:0] ap_reg_ppstg_vt1_10_reg_5070_pp0_it12;
reg   [8:0] ap_reg_ppstg_vt1_10_reg_5070_pp0_it13;
reg   [8:0] ap_reg_ppstg_vt1_10_reg_5070_pp0_it14;
reg   [8:0] ap_reg_ppstg_vt1_10_reg_5070_pp0_it15;
reg   [8:0] ap_reg_ppstg_vt1_10_reg_5070_pp0_it16;
reg   [8:0] ap_reg_ppstg_vt1_10_reg_5070_pp0_it17;
reg   [8:0] ap_reg_ppstg_vt1_10_reg_5070_pp0_it18;
wire   [8:0] vt1_12_fu_912_p2;
reg   [8:0] vt1_12_reg_5084;
reg   [8:0] ap_reg_ppstg_vt1_12_reg_5084_pp0_it3;
reg   [8:0] ap_reg_ppstg_vt1_12_reg_5084_pp0_it4;
reg   [8:0] ap_reg_ppstg_vt1_12_reg_5084_pp0_it5;
reg   [8:0] ap_reg_ppstg_vt1_12_reg_5084_pp0_it6;
reg   [8:0] ap_reg_ppstg_vt1_12_reg_5084_pp0_it7;
reg   [8:0] ap_reg_ppstg_vt1_12_reg_5084_pp0_it8;
reg   [8:0] ap_reg_ppstg_vt1_12_reg_5084_pp0_it9;
reg   [8:0] ap_reg_ppstg_vt1_12_reg_5084_pp0_it10;
reg   [8:0] ap_reg_ppstg_vt1_12_reg_5084_pp0_it11;
wire   [8:0] vt1_14_fu_922_p2;
reg   [8:0] vt1_14_reg_5098;
reg   [8:0] ap_reg_ppstg_vt1_14_reg_5098_pp0_it3;
reg   [8:0] ap_reg_ppstg_vt1_14_reg_5098_pp0_it4;
reg   [8:0] ap_reg_ppstg_vt1_14_reg_5098_pp0_it5;
reg   [8:0] ap_reg_ppstg_vt1_14_reg_5098_pp0_it6;
reg   [8:0] ap_reg_ppstg_vt1_14_reg_5098_pp0_it7;
reg   [8:0] ap_reg_ppstg_vt1_14_reg_5098_pp0_it8;
reg   [8:0] ap_reg_ppstg_vt1_14_reg_5098_pp0_it9;
reg   [8:0] ap_reg_ppstg_vt1_14_reg_5098_pp0_it10;
reg   [8:0] ap_reg_ppstg_vt1_14_reg_5098_pp0_it11;
reg   [8:0] ap_reg_ppstg_vt1_14_reg_5098_pp0_it12;
reg   [8:0] ap_reg_ppstg_vt1_14_reg_5098_pp0_it13;
reg   [8:0] ap_reg_ppstg_vt1_14_reg_5098_pp0_it14;
reg   [8:0] ap_reg_ppstg_vt1_14_reg_5098_pp0_it15;
reg   [8:0] ap_reg_ppstg_vt1_14_reg_5098_pp0_it16;
reg   [8:0] ap_reg_ppstg_vt1_14_reg_5098_pp0_it17;
reg   [8:0] ap_reg_ppstg_vt1_14_reg_5098_pp0_it18;
reg   [8:0] ap_reg_ppstg_vt1_14_reg_5098_pp0_it19;
reg   [8:0] ap_reg_ppstg_vt1_14_reg_5098_pp0_it20;
wire   [0:0] tmp_48_1_fu_928_p2;
reg   [0:0] tmp_48_1_reg_5112;
wire   [0:0] tmp_53_1_fu_934_p2;
reg   [0:0] tmp_53_1_reg_5117;
wire   [0:0] tmp_48_3_fu_940_p2;
reg   [0:0] tmp_48_3_reg_5122;
wire   [0:0] tmp_53_3_fu_946_p2;
reg   [0:0] tmp_53_3_reg_5127;
wire   [0:0] tmp_48_5_fu_952_p2;
reg   [0:0] tmp_48_5_reg_5132;
wire   [0:0] tmp_53_5_fu_958_p2;
reg   [0:0] tmp_53_5_reg_5137;
wire   [0:0] tmp_48_7_fu_964_p2;
reg   [0:0] tmp_48_7_reg_5142;
wire   [0:0] tmp_53_7_fu_970_p2;
reg   [0:0] tmp_53_7_reg_5147;
wire   [8:0] flag_d_17_1_fu_1156_p3;
reg   [8:0] flag_d_17_1_reg_5152;
reg   [8:0] ap_reg_ppstg_flag_d_17_1_reg_5152_pp0_it4;
reg   [8:0] ap_reg_ppstg_flag_d_17_1_reg_5152_pp0_it5;
wire   [8:0] flag_d_17_2_fu_1161_p3;
reg   [8:0] flag_d_17_2_reg_5158;
reg   [8:0] ap_reg_ppstg_flag_d_17_2_reg_5158_pp0_it4;
reg   [8:0] ap_reg_ppstg_flag_d_17_2_reg_5158_pp0_it5;
wire   [8:0] flag_d_23_1_fu_1186_p3;
reg   [8:0] flag_d_23_1_reg_5164;
reg   [8:0] ap_reg_ppstg_flag_d_23_1_reg_5164_pp0_it4;
wire   [8:0] flag_d_23_2_fu_1191_p3;
reg   [8:0] flag_d_23_2_reg_5170;
reg   [8:0] ap_reg_ppstg_flag_d_23_2_reg_5170_pp0_it4;
wire   [8:0] flag_d_min4_i_i_load_s_fu_1202_p3;
reg   [8:0] flag_d_min4_i_i_load_s_reg_5176;
reg   [8:0] ap_reg_ppstg_flag_d_min4_i_i_load_s_reg_5176_pp0_it4;
reg   [8:0] ap_reg_ppstg_flag_d_min4_i_i_load_s_reg_5176_pp0_it5;
reg   [8:0] ap_reg_ppstg_flag_d_min4_i_i_load_s_reg_5176_pp0_it6;
wire   [8:0] flag_d_max4_i_i_load_s_fu_1216_p3;
reg   [8:0] flag_d_max4_i_i_load_s_reg_5184;
reg   [8:0] ap_reg_ppstg_flag_d_max4_i_i_load_s_reg_5184_pp0_it4;
reg   [8:0] ap_reg_ppstg_flag_d_max4_i_i_load_s_reg_5184_pp0_it5;
reg   [8:0] ap_reg_ppstg_flag_d_max4_i_i_load_s_reg_5184_pp0_it6;
wire   [8:0] flag_d_min4_i_i_load_3_fu_1230_p3;
reg   [8:0] flag_d_min4_i_i_load_3_reg_5192;
reg   [8:0] ap_reg_ppstg_flag_d_min4_i_i_load_3_reg_5192_pp0_it4;
reg   [8:0] ap_reg_ppstg_flag_d_min4_i_i_load_3_reg_5192_pp0_it5;
reg   [8:0] ap_reg_ppstg_flag_d_min4_i_i_load_3_reg_5192_pp0_it6;
wire   [8:0] flag_d_max4_i_i_load_3_fu_1244_p3;
reg   [8:0] flag_d_max4_i_i_load_3_reg_5200;
reg   [8:0] ap_reg_ppstg_flag_d_max4_i_i_load_3_reg_5200_pp0_it4;
reg   [8:0] ap_reg_ppstg_flag_d_max4_i_i_load_3_reg_5200_pp0_it5;
reg   [8:0] ap_reg_ppstg_flag_d_max4_i_i_load_3_reg_5200_pp0_it6;
wire   [8:0] flag_d_min4_i_i_load_5_fu_1258_p3;
reg   [8:0] flag_d_min4_i_i_load_5_reg_5208;
reg   [8:0] ap_reg_ppstg_flag_d_min4_i_i_load_5_reg_5208_pp0_it4;
reg   [8:0] ap_reg_ppstg_flag_d_min4_i_i_load_5_reg_5208_pp0_it5;
reg   [8:0] ap_reg_ppstg_flag_d_min4_i_i_load_5_reg_5208_pp0_it6;
wire   [8:0] flag_d_max4_i_i_load_5_fu_1272_p3;
reg   [8:0] flag_d_max4_i_i_load_5_reg_5216;
reg   [8:0] ap_reg_ppstg_flag_d_max4_i_i_load_5_reg_5216_pp0_it4;
reg   [8:0] ap_reg_ppstg_flag_d_max4_i_i_load_5_reg_5216_pp0_it5;
reg   [8:0] ap_reg_ppstg_flag_d_max4_i_i_load_5_reg_5216_pp0_it6;
wire   [8:0] vt1_fu_1308_p2;
reg   [8:0] vt1_reg_5224;
reg   [8:0] ap_reg_ppstg_vt1_reg_5224_pp0_it5;
wire   [8:0] vt2_2_fu_1317_p2;
reg   [8:0] vt2_2_reg_5238;
reg   [8:0] ap_reg_ppstg_vt2_2_reg_5238_pp0_it5;
reg   [8:0] ap_reg_ppstg_vt2_2_reg_5238_pp0_it6;
wire   [8:0] vt2_4_fu_1326_p2;
reg   [8:0] vt2_4_reg_5252;
reg   [8:0] ap_reg_ppstg_vt2_4_reg_5252_pp0_it5;
reg   [8:0] ap_reg_ppstg_vt2_4_reg_5252_pp0_it6;
reg   [8:0] ap_reg_ppstg_vt2_4_reg_5252_pp0_it7;
reg   [8:0] ap_reg_ppstg_vt2_4_reg_5252_pp0_it8;
reg   [8:0] ap_reg_ppstg_vt2_4_reg_5252_pp0_it9;
reg   [8:0] ap_reg_ppstg_vt2_4_reg_5252_pp0_it10;
reg   [8:0] ap_reg_ppstg_vt2_4_reg_5252_pp0_it11;
reg   [8:0] ap_reg_ppstg_vt2_4_reg_5252_pp0_it12;
reg   [8:0] ap_reg_ppstg_vt2_4_reg_5252_pp0_it13;
reg   [8:0] ap_reg_ppstg_vt2_4_reg_5252_pp0_it14;
reg   [8:0] ap_reg_ppstg_vt2_4_reg_5252_pp0_it15;
wire   [8:0] vt2_6_fu_1335_p2;
reg   [8:0] vt2_6_reg_5266;
reg   [8:0] ap_reg_ppstg_vt2_6_reg_5266_pp0_it5;
reg   [8:0] ap_reg_ppstg_vt2_6_reg_5266_pp0_it6;
reg   [8:0] ap_reg_ppstg_vt2_6_reg_5266_pp0_it7;
reg   [8:0] ap_reg_ppstg_vt2_6_reg_5266_pp0_it8;
wire   [8:0] vt2_8_fu_1344_p2;
reg   [8:0] vt2_8_reg_5282;
reg   [8:0] ap_reg_ppstg_vt2_8_reg_5282_pp0_it5;
reg   [8:0] ap_reg_ppstg_vt2_8_reg_5282_pp0_it6;
reg   [8:0] ap_reg_ppstg_vt2_8_reg_5282_pp0_it7;
reg   [8:0] ap_reg_ppstg_vt2_8_reg_5282_pp0_it8;
reg   [8:0] ap_reg_ppstg_vt2_8_reg_5282_pp0_it9;
reg   [8:0] ap_reg_ppstg_vt2_8_reg_5282_pp0_it10;
reg   [8:0] ap_reg_ppstg_vt2_8_reg_5282_pp0_it11;
reg   [8:0] ap_reg_ppstg_vt2_8_reg_5282_pp0_it12;
reg   [8:0] ap_reg_ppstg_vt2_8_reg_5282_pp0_it13;
reg   [8:0] ap_reg_ppstg_vt2_8_reg_5282_pp0_it14;
reg   [8:0] ap_reg_ppstg_vt2_8_reg_5282_pp0_it15;
reg   [8:0] ap_reg_ppstg_vt2_8_reg_5282_pp0_it16;
reg   [8:0] ap_reg_ppstg_vt2_8_reg_5282_pp0_it17;
wire   [8:0] vt2_10_fu_1353_p2;
reg   [8:0] vt2_10_reg_5298;
reg   [8:0] ap_reg_ppstg_vt2_10_reg_5298_pp0_it5;
reg   [8:0] ap_reg_ppstg_vt2_10_reg_5298_pp0_it6;
reg   [8:0] ap_reg_ppstg_vt2_10_reg_5298_pp0_it7;
reg   [8:0] ap_reg_ppstg_vt2_10_reg_5298_pp0_it8;
reg   [8:0] ap_reg_ppstg_vt2_10_reg_5298_pp0_it9;
reg   [8:0] ap_reg_ppstg_vt2_10_reg_5298_pp0_it10;
wire   [8:0] vt2_12_fu_1362_p2;
reg   [8:0] vt2_12_reg_5314;
reg   [8:0] ap_reg_ppstg_vt2_12_reg_5314_pp0_it5;
reg   [8:0] ap_reg_ppstg_vt2_12_reg_5314_pp0_it6;
reg   [8:0] ap_reg_ppstg_vt2_12_reg_5314_pp0_it7;
reg   [8:0] ap_reg_ppstg_vt2_12_reg_5314_pp0_it8;
reg   [8:0] ap_reg_ppstg_vt2_12_reg_5314_pp0_it9;
reg   [8:0] ap_reg_ppstg_vt2_12_reg_5314_pp0_it10;
reg   [8:0] ap_reg_ppstg_vt2_12_reg_5314_pp0_it11;
reg   [8:0] ap_reg_ppstg_vt2_12_reg_5314_pp0_it12;
reg   [8:0] ap_reg_ppstg_vt2_12_reg_5314_pp0_it13;
reg   [8:0] ap_reg_ppstg_vt2_12_reg_5314_pp0_it14;
reg   [8:0] ap_reg_ppstg_vt2_12_reg_5314_pp0_it15;
reg   [8:0] ap_reg_ppstg_vt2_12_reg_5314_pp0_it16;
reg   [8:0] ap_reg_ppstg_vt2_12_reg_5314_pp0_it17;
reg   [8:0] ap_reg_ppstg_vt2_12_reg_5314_pp0_it18;
reg   [8:0] ap_reg_ppstg_vt2_12_reg_5314_pp0_it19;
wire   [8:0] vt2_14_fu_1371_p2;
reg   [8:0] vt2_14_reg_5330;
reg   [8:0] ap_reg_ppstg_vt2_14_reg_5330_pp0_it5;
reg   [8:0] ap_reg_ppstg_vt2_14_reg_5330_pp0_it6;
reg   [8:0] ap_reg_ppstg_vt2_14_reg_5330_pp0_it7;
reg   [8:0] ap_reg_ppstg_vt2_14_reg_5330_pp0_it8;
reg   [8:0] ap_reg_ppstg_vt2_14_reg_5330_pp0_it9;
reg   [8:0] ap_reg_ppstg_vt2_14_reg_5330_pp0_it10;
reg   [8:0] ap_reg_ppstg_vt2_14_reg_5330_pp0_it11;
reg   [8:0] ap_reg_ppstg_vt2_14_reg_5330_pp0_it12;
wire   [0:0] tmp_48_9_fu_1376_p2;
reg   [0:0] tmp_48_9_reg_5346;
wire   [0:0] tmp_53_9_fu_1382_p2;
reg   [0:0] tmp_53_9_reg_5351;
wire   [8:0] flag_d_min8_i_i_load_fu_1392_p3;
reg   [8:0] flag_d_min8_i_i_load_reg_5356;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_reg_5356_pp0_it5;
wire   [8:0] flag_d_max8_i_i_load_fu_1402_p3;
reg   [8:0] flag_d_max8_i_i_load_reg_5365;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_reg_5365_pp0_it5;
wire   [0:0] tmp_39_fu_1408_p2;
reg   [0:0] tmp_39_reg_5374;
wire   [0:0] tmp_43_fu_1414_p2;
reg   [0:0] tmp_43_reg_5380;
wire   [0:0] tmp_33_fu_1420_p2;
reg   [0:0] tmp_33_reg_5386;
wire   [0:0] sel_tmp2_fu_1436_p2;
reg   [0:0] sel_tmp2_reg_5391;
wire   [0:0] tmp_37_1_fu_1442_p2;
reg   [0:0] tmp_37_1_reg_5396;
wire   [0:0] sel_tmp10_fu_1458_p2;
reg   [0:0] sel_tmp10_reg_5401;
wire   [0:0] tmp_37_2_fu_1464_p2;
reg   [0:0] tmp_37_2_reg_5406;
wire   [0:0] sel_tmp18_fu_1480_p2;
reg   [0:0] sel_tmp18_reg_5411;
wire   [0:0] tmp_37_3_fu_1486_p2;
reg   [0:0] tmp_37_3_reg_5416;
wire   [0:0] tmp_38_3_fu_1491_p2;
reg   [0:0] tmp_38_3_reg_5422;
wire   [0:0] tmp_37_4_fu_1496_p2;
reg   [0:0] tmp_37_4_reg_5427;
wire   [0:0] tmp_38_4_fu_1501_p2;
reg   [0:0] tmp_38_4_reg_5433;
wire   [0:0] tmp_37_5_fu_1506_p2;
reg   [0:0] tmp_37_5_reg_5438;
wire   [0:0] tmp_37_6_fu_1511_p2;
reg   [0:0] tmp_37_6_reg_5444;
wire   [8:0] flag_d_9_1_fu_1516_p3;
reg   [8:0] flag_d_9_1_reg_5450;
wire   [8:0] flag_d_9_2_fu_1521_p3;
reg   [8:0] flag_d_9_2_reg_5456;
wire   [0:0] tmp_48_s_fu_1526_p2;
reg   [0:0] tmp_48_s_reg_5462;
wire   [0:0] tmp_53_s_fu_1530_p2;
reg   [0:0] tmp_53_s_reg_5467;
wire   [0:0] tmp_48_2_fu_1534_p2;
reg   [0:0] tmp_48_2_reg_5472;
wire   [0:0] tmp_53_2_fu_1538_p2;
reg   [0:0] tmp_53_2_reg_5477;
wire   [0:0] tmp_48_4_fu_1542_p2;
reg   [0:0] tmp_48_4_reg_5482;
wire   [0:0] tmp_53_4_fu_1546_p2;
reg   [0:0] tmp_53_4_reg_5487;
wire   [8:0] flag_d_min4_i_i_load_7_fu_1555_p3;
reg   [8:0] flag_d_min4_i_i_load_7_reg_5492;
reg   [8:0] ap_reg_ppstg_flag_d_min4_i_i_load_7_reg_5492_pp0_it6;
wire   [8:0] flag_d_max4_i_i_load_7_fu_1567_p3;
reg   [8:0] flag_d_max4_i_i_load_7_reg_5500;
reg   [8:0] ap_reg_ppstg_flag_d_max4_i_i_load_7_reg_5500_pp0_it6;
wire   [0:0] brmerge_fu_1585_p2;
reg   [0:0] brmerge_reg_5508;
wire   [8:0] p_mux_fu_1590_p3;
reg   [8:0] p_mux_reg_5513;
wire   [0:0] tmp_41_fu_1597_p2;
reg   [0:0] tmp_41_reg_5518;
wire   [0:0] brmerge16_fu_1612_p2;
reg   [0:0] brmerge16_reg_5524;
wire   [8:0] p_mux1_fu_1617_p3;
reg   [8:0] p_mux1_reg_5529;
wire   [0:0] tmp_45_fu_1624_p2;
reg   [0:0] tmp_45_reg_5534;
wire   [1:0] vt1_1_fu_1631_p3;
reg   [1:0] vt1_1_reg_5540;
reg   [1:0] ap_reg_ppstg_vt1_1_reg_5540_pp0_it7;
reg   [1:0] ap_reg_ppstg_vt1_1_reg_5540_pp0_it8;
reg   [1:0] ap_reg_ppstg_vt1_1_reg_5540_pp0_it9;
wire   [0:0] tmp_35_fu_1638_p2;
reg   [0:0] tmp_35_reg_5546;
wire   [0:0] tmp_36_fu_1643_p2;
reg   [0:0] tmp_36_reg_5552;
wire   [1:0] vt1_9_fu_1702_p3;
reg   [1:0] vt1_9_reg_5557;
wire   [1:0] vt1_11_fu_1729_p3;
reg   [1:0] vt1_11_reg_5562;
wire   [1:0] vt1_13_fu_1756_p3;
reg   [1:0] vt1_13_reg_5569;
wire   [0:0] tmp_37_7_fu_1764_p2;
reg   [0:0] tmp_37_7_reg_5576;
wire   [0:0] sel_tmp50_fu_1780_p2;
reg   [0:0] sel_tmp50_reg_5581;
wire   [0:0] or_cond1_fu_1798_p2;
reg   [0:0] or_cond1_reg_5586;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5586_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5586_pp0_it8;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5586_pp0_it9;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5586_pp0_it10;
wire   [0:0] or_cond2_fu_1816_p2;
reg   [0:0] or_cond2_reg_5592;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_5592_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_5592_pp0_it8;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_5592_pp0_it9;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_5592_pp0_it10;
wire   [0:0] tmp_41_2_not_fu_1822_p2;
reg   [0:0] tmp_41_2_not_reg_5599;
wire   [0:0] tmp_42_2_fu_1828_p2;
reg   [0:0] tmp_42_2_reg_5605;
wire   [0:0] tmp_41_3_not_fu_1834_p2;
reg   [0:0] tmp_41_3_not_reg_5611;
wire   [0:0] tmp_42_3_fu_1840_p2;
reg   [0:0] tmp_42_3_reg_5617;
wire   [0:0] not_or_cond16_demorgan_fu_1846_p2;
reg   [0:0] not_or_cond16_demorgan_reg_5623;
reg   [0:0] ap_reg_ppstg_not_or_cond16_demorgan_reg_5623_pp0_it7;
reg   [0:0] ap_reg_ppstg_not_or_cond16_demorgan_reg_5623_pp0_it8;
reg   [0:0] ap_reg_ppstg_not_or_cond16_demorgan_reg_5623_pp0_it9;
reg   [0:0] ap_reg_ppstg_not_or_cond16_demorgan_reg_5623_pp0_it10;
reg   [0:0] ap_reg_ppstg_not_or_cond16_demorgan_reg_5623_pp0_it11;
wire   [0:0] not_or_cond2_demorgan_fu_1852_p2;
reg   [0:0] not_or_cond2_demorgan_reg_5628;
reg   [0:0] ap_reg_ppstg_not_or_cond2_demorgan_reg_5628_pp0_it7;
reg   [0:0] ap_reg_ppstg_not_or_cond2_demorgan_reg_5628_pp0_it8;
reg   [0:0] ap_reg_ppstg_not_or_cond2_demorgan_reg_5628_pp0_it9;
reg   [0:0] ap_reg_ppstg_not_or_cond2_demorgan_reg_5628_pp0_it10;
reg   [0:0] ap_reg_ppstg_not_or_cond2_demorgan_reg_5628_pp0_it11;
wire   [8:0] flag_d_min4_i_i_load_9_fu_1893_p3;
reg   [8:0] flag_d_min4_i_i_load_9_reg_5633;
wire   [8:0] flag_d_max4_i_i_load_9_fu_1905_p3;
reg   [8:0] flag_d_max4_i_i_load_9_reg_5641;
wire   [8:0] flag_d_min4_i_i_load_1_fu_1918_p3;
reg   [8:0] flag_d_min4_i_i_load_1_reg_5649;
wire   [8:0] flag_d_max4_i_i_load_1_fu_1932_p3;
reg   [8:0] flag_d_max4_i_i_load_1_reg_5657;
wire   [8:0] flag_d_min4_i_i_load_2_fu_1946_p3;
reg   [8:0] flag_d_min4_i_i_load_2_reg_5665;
wire   [8:0] flag_d_max4_i_i_load_2_fu_1960_p3;
reg   [8:0] flag_d_max4_i_i_load_2_reg_5673;
wire   [8:0] flag_d_min4_i_i_load_4_fu_1973_p3;
reg   [8:0] flag_d_min4_i_i_load_4_reg_5681;
wire   [8:0] flag_d_max4_i_i_load_4_fu_1985_p3;
reg   [8:0] flag_d_max4_i_i_load_4_reg_5689;
wire   [8:0] flag_d_min8_i_i_load_1_fu_1996_p3;
reg   [8:0] flag_d_min8_i_i_load_1_reg_5697;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_1_reg_5697_pp0_it7;
wire   [8:0] flag_d_max8_i_i_load_1_fu_2006_p3;
reg   [8:0] flag_d_max8_i_i_load_1_reg_5706;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_1_reg_5706_pp0_it7;
wire   [0:0] brmerge1_fu_2028_p2;
reg   [0:0] brmerge1_reg_5715;
wire   [8:0] a0_1_0_mux_fu_2033_p3;
reg   [8:0] a0_1_0_mux_reg_5720;
wire   [0:0] tmp_61_1_fu_2040_p2;
reg   [0:0] tmp_61_1_reg_5725;
wire   [0:0] brmerge17_fu_2061_p2;
reg   [0:0] brmerge17_reg_5731;
wire   [8:0] b0_1_0_mux_fu_2066_p3;
reg   [8:0] b0_1_0_mux_reg_5736;
wire   [0:0] tmp_67_1_fu_2073_p2;
reg   [0:0] tmp_67_1_reg_5741;
wire   [1:0] vt2_1_fu_2091_p3;
reg   [1:0] vt2_1_reg_5747;
wire   [0:0] tmp_43_1_fu_2099_p2;
reg   [0:0] tmp_43_1_reg_5752;
wire   [0:0] sel_tmp14_fu_2115_p2;
reg   [0:0] sel_tmp14_reg_5757;
wire   [0:0] tmp_43_2_fu_2121_p2;
reg   [0:0] tmp_43_2_reg_5762;
wire   [0:0] sel_tmp22_fu_2137_p2;
reg   [0:0] sel_tmp22_reg_5767;
wire   [0:0] tmp_43_3_fu_2143_p2;
reg   [0:0] tmp_43_3_reg_5772;
wire   [0:0] tmp_45_3_fu_2148_p2;
reg   [0:0] tmp_45_3_reg_5778;
wire   [0:0] or_cond3_fu_2163_p2;
reg   [0:0] or_cond3_reg_5783;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_5783_pp0_it8;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_5783_pp0_it9;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_5783_pp0_it10;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_5783_pp0_it11;
wire   [0:0] or_cond4_fu_2171_p2;
reg   [0:0] or_cond4_reg_5788;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5788_pp0_it8;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5788_pp0_it9;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5788_pp0_it10;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5788_pp0_it11;
wire   [0:0] or_cond8_fu_2184_p2;
reg   [0:0] or_cond8_reg_5793;
reg   [0:0] ap_reg_ppstg_or_cond8_reg_5793_pp0_it8;
reg   [0:0] ap_reg_ppstg_or_cond8_reg_5793_pp0_it9;
reg   [0:0] ap_reg_ppstg_or_cond8_reg_5793_pp0_it10;
reg   [0:0] ap_reg_ppstg_or_cond8_reg_5793_pp0_it11;
reg   [0:0] ap_reg_ppstg_or_cond8_reg_5793_pp0_it12;
wire   [0:0] not_or_cond8_demorgan_fu_2227_p2;
reg   [0:0] not_or_cond8_demorgan_reg_5798;
reg   [0:0] ap_reg_ppstg_not_or_cond8_demorgan_reg_5798_pp0_it8;
reg   [0:0] ap_reg_ppstg_not_or_cond8_demorgan_reg_5798_pp0_it9;
reg   [0:0] ap_reg_ppstg_not_or_cond8_demorgan_reg_5798_pp0_it10;
reg   [0:0] ap_reg_ppstg_not_or_cond8_demorgan_reg_5798_pp0_it11;
reg   [0:0] ap_reg_ppstg_not_or_cond8_demorgan_reg_5798_pp0_it12;
wire   [0:0] or_cond9_fu_2242_p2;
reg   [0:0] or_cond9_reg_5803;
reg   [0:0] ap_reg_ppstg_or_cond9_reg_5803_pp0_it8;
reg   [0:0] ap_reg_ppstg_or_cond9_reg_5803_pp0_it9;
reg   [0:0] ap_reg_ppstg_or_cond9_reg_5803_pp0_it10;
reg   [0:0] ap_reg_ppstg_or_cond9_reg_5803_pp0_it11;
reg   [0:0] ap_reg_ppstg_or_cond9_reg_5803_pp0_it12;
wire   [2:0] count_fu_2262_p3;
reg   [2:0] count_reg_5808;
wire   [0:0] or_cond10_fu_2281_p2;
reg   [0:0] or_cond10_reg_5813;
wire   [0:0] not_or_cond_demorgan_fu_2287_p2;
reg   [0:0] not_or_cond_demorgan_reg_5818;
reg   [0:0] ap_reg_ppstg_not_or_cond_demorgan_reg_5818_pp0_it8;
reg   [0:0] ap_reg_ppstg_not_or_cond_demorgan_reg_5818_pp0_it9;
reg   [0:0] ap_reg_ppstg_not_or_cond_demorgan_reg_5818_pp0_it10;
reg   [0:0] ap_reg_ppstg_not_or_cond_demorgan_reg_5818_pp0_it11;
reg   [0:0] ap_reg_ppstg_not_or_cond_demorgan_reg_5818_pp0_it12;
reg   [0:0] ap_reg_ppstg_not_or_cond_demorgan_reg_5818_pp0_it13;
wire   [0:0] tmp_41_7_not_fu_2293_p2;
reg   [0:0] tmp_41_7_not_reg_5823;
wire   [0:0] tmp_42_7_fu_2299_p2;
reg   [0:0] tmp_42_7_reg_5829;
wire   [0:0] not_or_cond3_demorgan_fu_2305_p2;
reg   [0:0] not_or_cond3_demorgan_reg_5835;
reg   [0:0] ap_reg_ppstg_not_or_cond3_demorgan_reg_5835_pp0_it8;
reg   [0:0] ap_reg_ppstg_not_or_cond3_demorgan_reg_5835_pp0_it9;
reg   [0:0] ap_reg_ppstg_not_or_cond3_demorgan_reg_5835_pp0_it10;
reg   [0:0] ap_reg_ppstg_not_or_cond3_demorgan_reg_5835_pp0_it11;
wire   [0:0] not_or_cond4_demorgan_fu_2309_p2;
reg   [0:0] not_or_cond4_demorgan_reg_5840;
reg   [0:0] ap_reg_ppstg_not_or_cond4_demorgan_reg_5840_pp0_it8;
reg   [0:0] ap_reg_ppstg_not_or_cond4_demorgan_reg_5840_pp0_it9;
reg   [0:0] ap_reg_ppstg_not_or_cond4_demorgan_reg_5840_pp0_it10;
reg   [0:0] ap_reg_ppstg_not_or_cond4_demorgan_reg_5840_pp0_it11;
reg   [0:0] ap_reg_ppstg_not_or_cond4_demorgan_reg_5840_pp0_it12;
wire   [0:0] not_or_cond9_demorgan_fu_2313_p2;
reg   [0:0] not_or_cond9_demorgan_reg_5845;
reg   [0:0] ap_reg_ppstg_not_or_cond9_demorgan_reg_5845_pp0_it8;
reg   [0:0] ap_reg_ppstg_not_or_cond9_demorgan_reg_5845_pp0_it9;
reg   [0:0] ap_reg_ppstg_not_or_cond9_demorgan_reg_5845_pp0_it10;
reg   [0:0] ap_reg_ppstg_not_or_cond9_demorgan_reg_5845_pp0_it11;
reg   [0:0] ap_reg_ppstg_not_or_cond9_demorgan_reg_5845_pp0_it12;
reg   [0:0] ap_reg_ppstg_not_or_cond9_demorgan_reg_5845_pp0_it13;
wire   [8:0] flag_d_min8_i_i_load_2_fu_2323_p3;
reg   [8:0] flag_d_min8_i_i_load_2_reg_5850;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_2_reg_5850_pp0_it8;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_2_reg_5850_pp0_it9;
wire   [8:0] flag_d_max8_i_i_load_2_fu_2333_p3;
reg   [8:0] flag_d_max8_i_i_load_2_reg_5860;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_2_reg_5860_pp0_it8;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_2_reg_5860_pp0_it9;
wire   [8:0] flag_d_min8_i_i_load_3_fu_2343_p3;
reg   [8:0] flag_d_min8_i_i_load_3_reg_5870;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_3_reg_5870_pp0_it8;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_3_reg_5870_pp0_it9;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_3_reg_5870_pp0_it10;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_3_reg_5870_pp0_it11;
wire   [8:0] flag_d_max8_i_i_load_3_fu_2353_p3;
reg   [8:0] flag_d_max8_i_i_load_3_reg_5880;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_3_reg_5880_pp0_it8;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_3_reg_5880_pp0_it9;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_3_reg_5880_pp0_it10;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_3_reg_5880_pp0_it11;
wire   [8:0] flag_d_min8_i_i_load_4_fu_2363_p3;
reg   [8:0] flag_d_min8_i_i_load_4_reg_5890;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_4_reg_5890_pp0_it8;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_4_reg_5890_pp0_it9;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_4_reg_5890_pp0_it10;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_4_reg_5890_pp0_it11;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_4_reg_5890_pp0_it12;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_4_reg_5890_pp0_it13;
wire   [8:0] flag_d_max8_i_i_load_4_fu_2373_p3;
reg   [8:0] flag_d_max8_i_i_load_4_reg_5900;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_4_reg_5900_pp0_it8;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_4_reg_5900_pp0_it9;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_4_reg_5900_pp0_it10;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_4_reg_5900_pp0_it11;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_4_reg_5900_pp0_it12;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_4_reg_5900_pp0_it13;
wire   [8:0] flag_d_min8_i_i_load_5_fu_2383_p3;
reg   [8:0] flag_d_min8_i_i_load_5_reg_5910;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_5_reg_5910_pp0_it8;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_5_reg_5910_pp0_it9;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_5_reg_5910_pp0_it10;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_5_reg_5910_pp0_it11;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_5_reg_5910_pp0_it12;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_5_reg_5910_pp0_it13;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_5_reg_5910_pp0_it14;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_5_reg_5910_pp0_it15;
wire   [8:0] flag_d_max8_i_i_load_5_fu_2393_p3;
reg   [8:0] flag_d_max8_i_i_load_5_reg_5920;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_5_reg_5920_pp0_it8;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_5_reg_5920_pp0_it9;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_5_reg_5920_pp0_it10;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_5_reg_5920_pp0_it11;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_5_reg_5920_pp0_it12;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_5_reg_5920_pp0_it13;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_5_reg_5920_pp0_it14;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_5_reg_5920_pp0_it15;
wire   [8:0] flag_d_min8_i_i_load_6_fu_2403_p3;
reg   [8:0] flag_d_min8_i_i_load_6_reg_5930;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it8;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it9;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it10;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it11;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it12;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it13;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it14;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it15;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it16;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it17;
wire   [8:0] flag_d_max8_i_i_load_6_fu_2413_p3;
reg   [8:0] flag_d_max8_i_i_load_6_reg_5940;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it8;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it9;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it10;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it11;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it12;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it13;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it14;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it15;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it16;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it17;
wire   [8:0] flag_d_min8_i_i_load_7_fu_2423_p3;
reg   [8:0] flag_d_min8_i_i_load_7_reg_5950;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it8;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it9;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it10;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it11;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it12;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it13;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it14;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it15;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it16;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it17;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it18;
reg   [8:0] ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it19;
wire   [8:0] flag_d_max8_i_i_load_7_fu_2433_p3;
reg   [8:0] flag_d_max8_i_i_load_7_reg_5960;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it8;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it9;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it10;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it11;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it12;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it13;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it14;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it15;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it16;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it17;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it18;
reg   [8:0] ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it19;
wire   [0:0] brmerge2_fu_2455_p2;
reg   [0:0] brmerge2_reg_5970;
wire   [8:0] a0_2_0_mux_fu_2460_p3;
reg   [8:0] a0_2_0_mux_reg_5975;
wire   [0:0] tmp_71_1_fu_2467_p2;
reg   [0:0] tmp_71_1_reg_5980;
wire   [0:0] brmerge18_fu_2487_p2;
reg   [0:0] brmerge18_reg_5986;
wire   [8:0] b0_2_0_mux_fu_2492_p3;
reg   [8:0] b0_2_0_mux_reg_5991;
wire   [0:0] tmp_73_1_fu_2499_p2;
reg   [0:0] tmp_73_1_reg_5996;
wire   [1:0] vt2_7_fu_2536_p3;
reg   [1:0] vt2_7_reg_6002;
wire   [0:0] tmp_43_4_fu_2544_p2;
reg   [0:0] tmp_43_4_reg_6007;
wire   [0:0] sel_tmp35_fu_2560_p2;
reg   [0:0] sel_tmp35_reg_6012;
wire   [0:0] tmp_43_5_fu_2566_p2;
reg   [0:0] tmp_43_5_reg_6017;
wire   [0:0] sel_tmp41_fu_2582_p2;
reg   [0:0] sel_tmp41_reg_6022;
wire   [0:0] tmp_43_6_fu_2588_p2;
reg   [0:0] tmp_43_6_reg_6027;
wire   [0:0] tmp_45_6_fu_2593_p2;
reg   [0:0] tmp_45_6_reg_6033;
wire   [0:0] tmp_44_7_fu_2618_p2;
reg   [0:0] tmp_44_7_reg_6038;
wire   [0:0] not_or_cond5_demorgan_fu_2624_p2;
reg   [0:0] not_or_cond5_demorgan_reg_6043;
wire   [3:0] count_2_fu_2628_p3;
reg   [3:0] count_2_reg_6048;
wire   [0:0] not_or_cond6_demorgan_fu_2659_p2;
reg   [0:0] not_or_cond6_demorgan_reg_6053;
wire   [3:0] count_4_fu_2665_p3;
reg   [3:0] count_4_reg_6058;
wire   [0:0] or_cond13_fu_2685_p2;
reg   [0:0] or_cond13_reg_6064;
wire   [0:0] not_or_cond7_demorgan_fu_2691_p2;
reg   [0:0] not_or_cond7_demorgan_reg_6069;
wire   [0:0] tmp_41_10_not_fu_2697_p2;
reg   [0:0] tmp_41_10_not_reg_6074;
wire   [0:0] tmp_42_s_fu_2703_p2;
reg   [0:0] tmp_42_s_reg_6080;
wire   [0:0] brmerge3_fu_2725_p2;
reg   [0:0] brmerge3_reg_6086;
wire   [8:0] a0_1_1_mux_fu_2730_p3;
reg   [8:0] a0_1_1_mux_reg_6091;
wire   [0:0] tmp_61_2_fu_2737_p2;
reg   [0:0] tmp_61_2_reg_6096;
wire   [0:0] brmerge19_fu_2757_p2;
reg   [0:0] brmerge19_reg_6102;
wire   [8:0] b0_1_1_mux_fu_2762_p3;
reg   [8:0] b0_1_1_mux_reg_6107;
wire   [0:0] tmp_67_2_fu_2769_p2;
reg   [0:0] tmp_67_2_reg_6112;
wire   [1:0] vt2_13_fu_2806_p3;
reg   [1:0] vt2_13_reg_6118;
wire   [0:0] tmp_43_7_fu_2814_p2;
reg   [0:0] tmp_43_7_reg_6123;
wire   [0:0] sel_tmp53_fu_2830_p2;
reg   [0:0] sel_tmp53_reg_6128;
wire   [0:0] not_or_cond5_fu_2836_p2;
reg   [0:0] not_or_cond5_reg_6133;
reg   [0:0] ap_reg_ppstg_not_or_cond5_reg_6133_pp0_it10;
reg   [0:0] ap_reg_ppstg_not_or_cond5_reg_6133_pp0_it11;
reg   [0:0] ap_reg_ppstg_not_or_cond5_reg_6133_pp0_it12;
reg   [0:0] ap_reg_ppstg_not_or_cond5_reg_6133_pp0_it13;
wire   [0:0] iscorner_9_fu_2878_p2;
reg   [0:0] iscorner_9_reg_6138;
wire   [0:0] iscorner_s_fu_2926_p2;
reg   [0:0] iscorner_s_reg_6143;
wire   [0:0] tmp_44_1_fu_2957_p2;
reg   [0:0] tmp_44_1_reg_6148;
wire   [0:0] not_or_cond11_demorgan_fu_2963_p2;
reg   [0:0] not_or_cond11_demorgan_reg_6153;
wire   [3:0] count_8_fu_2969_p3;
reg   [3:0] count_8_reg_6158;
wire   [0:0] or_cond16_fu_2989_p2;
reg   [0:0] or_cond16_reg_6164;
wire   [0:0] not_or_cond12_demorgan_fu_2995_p2;
reg   [0:0] not_or_cond12_demorgan_reg_6169;
wire   [0:0] tmp_41_13_not_fu_3001_p2;
reg   [0:0] tmp_41_13_not_reg_6174;
wire   [0:0] tmp_42_12_fu_3007_p2;
reg   [0:0] tmp_42_12_reg_6180;
wire   [0:0] tmp6_fu_3013_p2;
reg   [0:0] tmp6_reg_6186;
reg   [0:0] ap_reg_ppstg_tmp6_reg_6186_pp0_it10;
wire   [0:0] brmerge4_fu_3035_p2;
reg   [0:0] brmerge4_reg_6191;
wire   [8:0] a0_2_1_mux_fu_3040_p3;
reg   [8:0] a0_2_1_mux_reg_6196;
wire   [0:0] tmp_71_2_fu_3047_p2;
reg   [0:0] tmp_71_2_reg_6201;
wire   [0:0] brmerge20_fu_3067_p2;
reg   [0:0] brmerge20_reg_6207;
wire   [8:0] b0_2_1_mux_fu_3072_p3;
reg   [8:0] b0_2_1_mux_reg_6212;
wire   [0:0] tmp_73_2_fu_3079_p2;
reg   [0:0] tmp_73_2_reg_6217;
wire   [0:0] iscorner_1_fu_3098_p2;
reg   [0:0] iscorner_1_reg_6223;
wire   [0:0] iscorner_3_fu_3128_p2;
reg   [0:0] iscorner_3_reg_6228;
wire   [0:0] iscorner_5_fu_3161_p2;
reg   [0:0] iscorner_5_reg_6233;
wire   [4:0] count_16_cast_fu_3175_p1;
reg   [4:0] count_16_cast_reg_6238;
wire   [0:0] not_or_cond14_demorgan_fu_3202_p2;
reg   [0:0] not_or_cond14_demorgan_reg_6243;
wire   [4:0] count_13_fu_3208_p3;
reg   [4:0] count_13_reg_6248;
wire   [0:0] or_cond19_fu_3226_p2;
reg   [0:0] or_cond19_reg_6254;
wire   [0:0] not_or_cond15_demorgan_fu_3232_p2;
reg   [0:0] not_or_cond15_demorgan_reg_6259;
wire   [0:0] tmp8_fu_3238_p2;
reg   [0:0] tmp8_reg_6264;
wire   [0:0] brmerge5_fu_3258_p2;
reg   [0:0] brmerge5_reg_6269;
wire   [8:0] a0_1_2_mux_fu_3263_p3;
reg   [8:0] a0_1_2_mux_reg_6274;
wire   [0:0] tmp_61_3_fu_3270_p2;
reg   [0:0] tmp_61_3_reg_6279;
wire   [0:0] brmerge21_fu_3290_p2;
reg   [0:0] brmerge21_reg_6285;
wire   [8:0] b0_1_2_mux_fu_3295_p3;
reg   [8:0] b0_1_2_mux_reg_6290;
wire   [0:0] tmp_67_3_fu_3302_p2;
reg   [0:0] tmp_67_3_reg_6295;
wire   [0:0] tmp_44_6_fu_3356_p2;
reg   [0:0] tmp_44_6_reg_6301;
wire   [4:0] count_16_fu_3368_p3;
reg   [4:0] count_16_reg_6306;
wire   [4:0] count_17_fu_3375_p3;
reg   [4:0] count_17_reg_6311;
wire   [0:0] tmp3_fu_3396_p2;
reg   [0:0] tmp3_reg_6317;
reg   [0:0] ap_reg_ppstg_tmp3_reg_6317_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp3_reg_6317_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp3_reg_6317_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp3_reg_6317_pp0_it15;
wire   [0:0] tmp13_fu_3401_p2;
reg   [0:0] tmp13_reg_6322;
reg   [0:0] ap_reg_ppstg_tmp13_reg_6322_pp0_it12;
wire   [0:0] brmerge6_fu_3423_p2;
reg   [0:0] brmerge6_reg_6327;
wire   [8:0] a0_2_2_mux_fu_3428_p3;
reg   [8:0] a0_2_2_mux_reg_6332;
wire   [0:0] tmp_71_3_fu_3435_p2;
reg   [0:0] tmp_71_3_reg_6337;
wire   [0:0] brmerge22_fu_3455_p2;
reg   [0:0] brmerge22_reg_6343;
wire   [8:0] b0_2_2_mux_fu_3460_p3;
reg   [8:0] b0_2_2_mux_reg_6348;
wire   [0:0] tmp_73_3_fu_3467_p2;
reg   [0:0] tmp_73_3_reg_6353;
wire   [0:0] iscorner_2_fu_3476_p2;
reg   [0:0] iscorner_2_reg_6359;
wire   [0:0] iscorner_10_fu_3491_p2;
reg   [0:0] iscorner_10_reg_6364;
wire   [0:0] iscorner_11_fu_3522_p2;
reg   [0:0] iscorner_11_reg_6369;
wire   [0:0] tmp_44_12_fu_3535_p2;
reg   [0:0] tmp_44_12_reg_6374;
wire   [4:0] count_20_fu_3541_p3;
reg   [4:0] count_20_reg_6379;
wire   [0:0] brmerge7_fu_3564_p2;
reg   [0:0] brmerge7_reg_6385;
wire   [8:0] a0_1_3_mux_fu_3569_p3;
reg   [8:0] a0_1_3_mux_reg_6390;
wire   [0:0] tmp_61_4_fu_3576_p2;
reg   [0:0] tmp_61_4_reg_6395;
wire   [0:0] brmerge23_fu_3596_p2;
reg   [0:0] brmerge23_reg_6401;
wire   [8:0] b0_1_3_mux_fu_3601_p3;
reg   [8:0] b0_1_3_mux_reg_6406;
wire   [0:0] tmp_67_4_fu_3608_p2;
reg   [0:0] tmp_67_4_reg_6411;
wire   [0:0] iscorner_12_fu_3622_p2;
reg   [0:0] iscorner_12_reg_6417;
wire   [0:0] iscorner_13_fu_3647_p2;
reg   [0:0] iscorner_13_reg_6422;
wire   [0:0] tmp_44_14_fu_3660_p2;
reg   [0:0] tmp_44_14_reg_6427;
wire   [4:0] count_23_fu_3666_p3;
reg   [4:0] count_23_reg_6432;
wire   [0:0] tmp12_fu_3682_p2;
reg   [0:0] tmp12_reg_6438;
reg   [0:0] ap_reg_ppstg_tmp12_reg_6438_pp0_it14;
wire   [0:0] brmerge8_fu_3703_p2;
reg   [0:0] brmerge8_reg_6443;
wire   [8:0] a0_2_3_mux_fu_3708_p3;
reg   [8:0] a0_2_3_mux_reg_6448;
wire   [0:0] tmp_71_4_fu_3715_p2;
reg   [0:0] tmp_71_4_reg_6453;
wire   [0:0] brmerge24_fu_3735_p2;
reg   [0:0] brmerge24_reg_6459;
wire   [8:0] b0_2_3_mux_fu_3740_p3;
reg   [8:0] b0_2_3_mux_reg_6464;
wire   [0:0] tmp_73_4_fu_3747_p2;
reg   [0:0] tmp_73_4_reg_6469;
wire   [0:0] iscorner_14_fu_3761_p2;
reg   [0:0] iscorner_14_reg_6475;
wire   [0:0] iscorner_15_fu_3786_p2;
reg   [0:0] iscorner_15_reg_6480;
wire   [0:0] iscorner_16_fu_3803_p2;
reg   [0:0] iscorner_16_reg_6485;
wire   [0:0] tmp17_fu_3809_p2;
reg   [0:0] tmp17_reg_6490;
wire   [0:0] brmerge9_fu_3829_p2;
reg   [0:0] brmerge9_reg_6495;
wire   [8:0] a0_1_4_mux_fu_3834_p3;
reg   [8:0] a0_1_4_mux_reg_6500;
wire   [0:0] tmp_61_5_fu_3841_p2;
reg   [0:0] tmp_61_5_reg_6505;
wire   [0:0] brmerge25_fu_3861_p2;
reg   [0:0] brmerge25_reg_6511;
wire   [8:0] b0_1_4_mux_fu_3866_p3;
reg   [8:0] b0_1_4_mux_reg_6516;
wire   [0:0] tmp_67_5_fu_3873_p2;
reg   [0:0] tmp_67_5_reg_6521;
wire   [0:0] tmp11_fu_3891_p2;
reg   [0:0] tmp11_reg_6527;
wire   [0:0] brmerge10_fu_3912_p2;
reg   [0:0] brmerge10_reg_6532;
wire   [8:0] a0_2_4_mux_fu_3917_p3;
reg   [8:0] a0_2_4_mux_reg_6537;
wire   [0:0] tmp_71_5_fu_3924_p2;
reg   [0:0] tmp_71_5_reg_6542;
wire   [0:0] brmerge26_fu_3944_p2;
reg   [0:0] brmerge26_reg_6548;
wire   [8:0] b0_2_4_mux_fu_3949_p3;
reg   [8:0] b0_2_4_mux_reg_6553;
wire   [0:0] tmp_73_5_fu_3956_p2;
reg   [0:0] tmp_73_5_reg_6558;
wire   [0:0] brmerge11_fu_3980_p2;
reg   [0:0] brmerge11_reg_6564;
wire   [8:0] a0_1_5_mux_fu_3985_p3;
reg   [8:0] a0_1_5_mux_reg_6569;
wire   [0:0] tmp_61_6_fu_3992_p2;
reg   [0:0] tmp_61_6_reg_6574;
wire   [0:0] brmerge27_fu_4012_p2;
reg   [0:0] brmerge27_reg_6580;
wire   [8:0] b0_1_5_mux_fu_4017_p3;
reg   [8:0] b0_1_5_mux_reg_6585;
wire   [0:0] tmp_67_6_fu_4024_p2;
reg   [0:0] tmp_67_6_reg_6590;
wire   [0:0] sel_tmp54_fu_4033_p2;
reg   [0:0] sel_tmp54_reg_6596;
reg   [0:0] ap_reg_ppstg_sel_tmp54_reg_6596_pp0_it17;
reg   [0:0] ap_reg_ppstg_sel_tmp54_reg_6596_pp0_it18;
reg   [0:0] ap_reg_ppstg_sel_tmp54_reg_6596_pp0_it19;
reg   [0:0] ap_reg_ppstg_sel_tmp54_reg_6596_pp0_it20;
reg   [0:0] ap_reg_ppstg_sel_tmp54_reg_6596_pp0_it21;
reg   [0:0] ap_reg_ppstg_sel_tmp54_reg_6596_pp0_it22;
wire   [0:0] brmerge12_fu_4054_p2;
reg   [0:0] brmerge12_reg_6601;
wire   [8:0] a0_2_5_mux_fu_4059_p3;
reg   [8:0] a0_2_5_mux_reg_6606;
wire   [0:0] tmp_71_6_fu_4066_p2;
reg   [0:0] tmp_71_6_reg_6611;
wire   [0:0] brmerge28_fu_4086_p2;
reg   [0:0] brmerge28_reg_6617;
wire   [8:0] b0_2_5_mux_fu_4091_p3;
reg   [8:0] b0_2_5_mux_reg_6622;
wire   [0:0] tmp_73_6_fu_4098_p2;
reg   [0:0] tmp_73_6_reg_6627;
wire   [0:0] brmerge13_fu_4118_p2;
reg   [0:0] brmerge13_reg_6633;
wire   [8:0] a0_1_6_mux_fu_4123_p3;
reg   [8:0] a0_1_6_mux_reg_6638;
wire   [0:0] tmp_61_7_fu_4130_p2;
reg   [0:0] tmp_61_7_reg_6643;
wire   [0:0] brmerge29_fu_4150_p2;
reg   [0:0] brmerge29_reg_6649;
wire   [8:0] b0_1_6_mux_fu_4155_p3;
reg   [8:0] b0_1_6_mux_reg_6654;
wire   [0:0] tmp_67_7_fu_4162_p2;
reg   [0:0] tmp_67_7_reg_6659;
wire   [0:0] brmerge14_fu_4182_p2;
reg   [0:0] brmerge14_reg_6665;
wire   [8:0] a0_2_6_mux_fu_4187_p3;
reg   [8:0] a0_2_6_mux_reg_6670;
wire   [0:0] tmp_71_7_fu_4194_p2;
reg   [0:0] tmp_71_7_reg_6675;
wire   [0:0] brmerge30_fu_4214_p2;
reg   [0:0] brmerge30_reg_6681;
wire   [8:0] b0_2_6_mux_fu_4219_p3;
reg   [8:0] b0_2_6_mux_reg_6686;
wire   [0:0] tmp_73_7_fu_4226_p2;
reg   [0:0] tmp_73_7_reg_6691;
wire   [0:0] brmerge15_fu_4246_p2;
reg   [0:0] brmerge15_reg_6697;
wire   [8:0] a0_1_7_mux_fu_4251_p3;
reg   [8:0] a0_1_7_mux_reg_6702;
wire   [0:0] brmerge31_fu_4274_p2;
reg   [0:0] brmerge31_reg_6707;
wire   [8:0] b0_1_7_mux_fu_4279_p3;
reg   [8:0] b0_1_7_mux_reg_6712;
wire   [8:0] flag_d_23_fu_4286_p3;
reg   [8:0] flag_d_23_reg_6717;
wire   [8:0] tmp_4_fu_4296_p2;
reg   [8:0] tmp_4_reg_6722;
wire   [0:0] slt_fu_4302_p2;
reg   [0:0] slt_reg_6727;
reg   [15:0] core_win_val_1_1_V_1_reg_6732;
wire   [8:0] phitmp_fu_4336_p2;
reg   [8:0] phitmp_reg_6741;
wire   [0:0] or_cond6_fu_4348_p2;
reg   [0:0] or_cond6_reg_6746;
wire   [0:0] iscorner_17_fu_4353_p2;
reg   [0:0] iscorner_17_reg_6752;
wire   [0:0] tmp_76_1_fu_4359_p2;
reg   [0:0] tmp_76_1_reg_6757;
wire   [0:0] tmp_76_2_fu_4365_p2;
reg   [0:0] tmp_76_2_reg_6762;
wire   [0:0] not15_i_fu_4371_p2;
reg   [0:0] not15_i_reg_6767;
wire   [0:0] tmp_79_2_fu_4429_p2;
reg   [0:0] tmp_79_2_reg_6772;
wire   [0:0] tmp22_fu_4464_p2;
reg   [0:0] tmp22_reg_6777;
wire   [0:0] tmp27_fu_4470_p2;
reg   [0:0] tmp27_reg_6782;
wire   [0:0] tmp29_fu_4476_p2;
reg   [0:0] tmp29_reg_6787;
wire   [10:0] k_buf_val_0_address0;
reg    k_buf_val_0_ce0;
wire   [7:0] k_buf_val_0_q0;
wire   [10:0] k_buf_val_0_address1;
reg    k_buf_val_0_ce1;
reg    k_buf_val_0_we1;
wire   [7:0] k_buf_val_0_d1;
wire   [10:0] k_buf_val_1_address0;
reg    k_buf_val_1_ce0;
wire   [7:0] k_buf_val_1_q0;
wire   [10:0] k_buf_val_1_address1;
reg    k_buf_val_1_ce1;
reg    k_buf_val_1_we1;
wire   [7:0] k_buf_val_1_d1;
wire   [10:0] k_buf_val_2_address0;
reg    k_buf_val_2_ce0;
wire   [7:0] k_buf_val_2_q0;
wire   [10:0] k_buf_val_2_address1;
reg    k_buf_val_2_ce1;
reg    k_buf_val_2_we1;
wire   [7:0] k_buf_val_2_d1;
wire   [10:0] k_buf_val_3_address0;
reg    k_buf_val_3_ce0;
wire   [7:0] k_buf_val_3_q0;
wire   [10:0] k_buf_val_3_address1;
reg    k_buf_val_3_ce1;
reg    k_buf_val_3_we1;
wire   [7:0] k_buf_val_3_d1;
wire   [10:0] k_buf_val_4_address0;
reg    k_buf_val_4_ce0;
wire   [7:0] k_buf_val_4_q0;
wire   [10:0] k_buf_val_4_address1;
reg    k_buf_val_4_ce1;
reg    k_buf_val_4_we1;
wire   [7:0] k_buf_val_4_d1;
wire   [10:0] k_buf_val_5_address0;
reg    k_buf_val_5_ce0;
wire   [7:0] k_buf_val_5_q0;
wire   [10:0] k_buf_val_5_address1;
reg    k_buf_val_5_ce1;
reg    k_buf_val_5_we1;
wire   [7:0] k_buf_val_5_d1;
wire   [10:0] core_buf_val_0_V_address0;
reg    core_buf_val_0_V_ce0;
wire   [8:0] core_buf_val_0_V_q0;
wire   [10:0] core_buf_val_0_V_address1;
reg    core_buf_val_0_V_ce1;
reg    core_buf_val_0_V_we1;
wire   [8:0] core_buf_val_0_V_d1;
wire   [10:0] core_buf_val_1_V_address0;
reg    core_buf_val_1_V_ce0;
wire   [8:0] core_buf_val_1_V_q0;
wire   [10:0] core_buf_val_1_V_address1;
reg    core_buf_val_1_V_ce1;
reg    core_buf_val_1_V_we1;
wire   [8:0] core_buf_val_1_V_d1;
reg   [11:0] t_V_reg_484;
wire   [63:0] p_s_fu_611_p1;
wire   [63:0] retval_i_fu_621_p1;
reg   [15:0] core_win_val_0_1_V_fu_114;
reg   [15:0] core_win_val_0_2_V_fu_118;
wire   [15:0] core_win_val_0_2_V_2_fu_4317_p1;
reg   [15:0] core_win_val_1_1_V_fu_122;
reg   [15:0] core_win_val_1_2_V_fu_126;
wire   [15:0] core_win_val_1_2_V_2_fu_4321_p1;
reg   [15:0] core_win_val_2_1_V_fu_130;
reg   [15:0] core_win_val_2_2_V_fu_134;
wire   [15:0] core_win_val_2_2_V_2_cast_fu_4415_p1;
reg   [7:0] win_val_0_2_fu_138;
reg   [7:0] win_val_0_3_fu_142;
reg   [7:0] win_val_0_4_fu_146;
reg   [7:0] win_val_0_5_fu_150;
reg   [7:0] win_val_0_6_fu_154;
reg   [7:0] win_val_1_1_fu_158;
reg   [7:0] win_val_1_2_fu_162;
reg   [7:0] win_val_1_3_fu_166;
reg   [7:0] win_val_1_4_fu_170;
reg   [7:0] win_val_1_5_fu_174;
reg   [7:0] win_val_1_6_fu_178;
reg   [7:0] win_val_2_0_fu_182;
reg   [7:0] win_val_2_1_fu_186;
reg   [7:0] win_val_2_2_fu_190;
reg   [7:0] win_val_2_3_fu_194;
reg   [7:0] win_val_2_4_fu_198;
reg   [7:0] win_val_2_5_fu_202;
reg   [7:0] win_val_2_6_fu_206;
reg   [7:0] win_val_3_0_fu_210;
reg   [7:0] win_val_3_1_fu_214;
reg   [7:0] win_val_3_2_fu_218;
reg   [7:0] win_val_3_3_fu_222;
reg   [7:0] win_val_3_4_fu_226;
reg   [7:0] win_val_3_5_fu_230;
reg   [7:0] win_val_3_6_fu_234;
reg   [7:0] win_val_4_0_fu_238;
reg   [7:0] win_val_4_1_fu_242;
reg   [7:0] win_val_4_2_fu_246;
reg   [7:0] win_val_4_3_fu_250;
reg   [7:0] win_val_4_4_fu_254;
reg   [7:0] win_val_4_5_fu_258;
reg   [7:0] win_val_4_6_fu_262;
reg   [7:0] win_val_5_1_fu_266;
reg   [7:0] win_val_5_2_fu_270;
reg   [7:0] win_val_5_3_fu_274;
reg   [7:0] win_val_5_4_fu_278;
reg   [7:0] win_val_5_5_fu_282;
reg   [7:0] win_val_5_6_fu_286;
reg   [7:0] win_val_6_2_fu_290;
reg   [7:0] win_val_6_3_fu_294;
reg   [7:0] win_val_6_4_fu_298;
reg   [7:0] win_val_6_5_fu_302;
reg   [7:0] win_val_6_6_fu_306;
wire   [8:0] core_win_val_2_2_V_2_fu_4407_p3;
wire   [12:0] rows_cast_fu_507_p1;
wire   [12:0] cols_cast_fu_511_p1;
wire   [12:0] tmp_cast_fu_527_p1;
wire   [0:0] ult_fu_553_p2;
wire   [9:0] tr_fu_570_p4;
wire   [12:0] tmp_2_cast_fu_586_p1;
wire   [0:0] not6_fu_601_p2;
wire   [0:0] ult2_fu_633_p2;
wire   [0:0] rev5_fu_638_p2;
wire   [0:0] not5_fu_649_p2;
wire   [9:0] tr2_fu_660_p4;
wire   [0:0] icmp2_fu_670_p2;
wire   [8:0] tmp_34_cast_fu_848_p1;
wire   [8:0] tmp_31_1_cast_fu_858_p1;
wire   [8:0] tmp_31_2_cast_fu_868_p1;
wire   [8:0] tmp_31_3_cast_fu_878_p1;
wire   [8:0] tmp_31_4_cast_fu_888_p1;
wire   [8:0] tmp_31_5_cast_fu_898_p1;
wire   [8:0] tmp_31_6_cast_fu_908_p1;
wire   [8:0] tmp_31_7_cast_fu_918_p1;
wire   [8:0] flag_d_19_1_fu_1166_p3;
wire   [0:0] tmp_52_1_fu_1196_p2;
wire   [8:0] flag_d_19_2_fu_1171_p3;
wire   [0:0] tmp_58_1_fu_1210_p2;
wire   [8:0] flag_d_21_1_fu_1176_p3;
wire   [0:0] tmp_52_3_fu_1224_p2;
wire   [8:0] flag_d_21_2_fu_1181_p3;
wire   [0:0] tmp_58_3_fu_1238_p2;
wire   [0:0] tmp_52_5_fu_1252_p2;
wire   [0:0] tmp_58_5_fu_1266_p2;
wire   [8:0] tmp_31_cast_fu_1304_p1;
wire   [8:0] tmp_34_1_cast_fu_1313_p1;
wire   [8:0] tmp_34_2_cast_fu_1322_p1;
wire   [8:0] tmp_34_3_cast_fu_1331_p1;
wire   [8:0] tmp_34_4_cast_fu_1340_p1;
wire   [8:0] tmp_34_5_cast_fu_1349_p1;
wire   [8:0] tmp_34_6_cast_fu_1358_p1;
wire   [8:0] tmp_34_7_cast_fu_1367_p1;
wire   [0:0] tmp_57_1_fu_1388_p2;
wire   [0:0] tmp_62_1_fu_1398_p2;
wire   [0:0] tmp_34_fu_1425_p2;
wire   [0:0] sel_tmp1_fu_1430_p2;
wire   [0:0] tmp_38_1_fu_1447_p2;
wire   [0:0] sel_tmp9_fu_1452_p2;
wire   [0:0] tmp_38_2_fu_1469_p2;
wire   [0:0] sel_tmp17_fu_1474_p2;
wire   [0:0] tmp_52_7_fu_1550_p2;
wire   [0:0] tmp_58_7_fu_1562_p2;
wire   [8:0] a_fu_1574_p3;
wire   [0:0] tmp_40_fu_1579_p2;
wire   [8:0] b_fu_1601_p3;
wire   [0:0] tmp_44_fu_1606_p2;
wire   [1:0] sel_tmp_fu_1628_p1;
wire   [1:0] sel_tmp8_fu_1648_p1;
wire   [1:0] sel_tmp16_fu_1658_p1;
wire   [0:0] sel_tmp25_fu_1671_p2;
wire   [0:0] sel_tmp26_fu_1676_p2;
wire   [1:0] sel_tmp24_fu_1668_p1;
wire   [0:0] sel_tmp31_fu_1692_p2;
wire   [0:0] sel_tmp32_fu_1697_p2;
wire   [1:0] sel_tmp30_fu_1689_p1;
wire   [0:0] tmp_38_5_fu_1710_p2;
wire   [0:0] sel_tmp37_fu_1718_p2;
wire   [0:0] sel_tmp38_fu_1723_p2;
wire   [1:0] sel_tmp36_fu_1715_p1;
wire   [0:0] tmp_38_6_fu_1737_p2;
wire   [0:0] sel_tmp43_fu_1745_p2;
wire   [0:0] sel_tmp44_fu_1750_p2;
wire   [1:0] sel_tmp42_fu_1742_p1;
wire   [0:0] tmp_38_7_fu_1769_p2;
wire   [0:0] sel_tmp49_fu_1774_p2;
wire   [1:0] vt1_3_fu_1651_p3;
wire   [0:0] tmp_37_fu_1792_p2;
wire   [0:0] tmp_41_0_not_fu_1786_p2;
wire   [1:0] vt1_5_fu_1661_p3;
wire   [0:0] tmp_42_1_fu_1810_p2;
wire   [0:0] tmp_41_1_not_fu_1804_p2;
wire   [1:0] vt1_7_fu_1681_p3;
wire   [8:0] flag_d_11_1_fu_1858_p3;
wire   [0:0] tmp_52_9_fu_1888_p2;
wire   [8:0] flag_d_11_2_fu_1863_p3;
wire   [0:0] tmp_58_9_fu_1900_p2;
wire   [8:0] flag_d_13_1_fu_1868_p3;
wire   [0:0] tmp_52_s_fu_1912_p2;
wire   [8:0] flag_d_13_2_fu_1873_p3;
wire   [0:0] tmp_58_s_fu_1926_p2;
wire   [8:0] flag_d_15_1_fu_1878_p3;
wire   [0:0] tmp_52_2_fu_1940_p2;
wire   [8:0] flag_d_15_2_fu_1883_p3;
wire   [0:0] tmp_58_2_fu_1954_p2;
wire   [0:0] tmp_52_4_fu_1968_p2;
wire   [0:0] tmp_58_4_fu_1980_p2;
wire   [0:0] tmp_57_3_fu_1992_p2;
wire   [0:0] tmp_62_3_fu_2002_p2;
wire   [8:0] a_1_fu_2017_p3;
wire   [8:0] flag_d_16_fu_2012_p3;
wire   [0:0] tmp_42_fu_2022_p2;
wire   [8:0] b_1_fu_2050_p3;
wire   [8:0] flag_d_16_2_fu_2045_p3;
wire   [0:0] tmp_46_fu_2055_p2;
wire   [0:0] sel_tmp5_fu_2081_p2;
wire   [0:0] sel_tmp6_fu_2086_p2;
wire   [1:0] sel_tmp4_fu_2078_p1;
wire   [0:0] tmp_45_1_fu_2104_p2;
wire   [0:0] sel_tmp13_fu_2109_p2;
wire   [0:0] tmp_45_2_fu_2126_p2;
wire   [0:0] sel_tmp21_fu_2131_p2;
wire   [1:0] sel_tmp48_fu_2153_p1;
wire   [0:0] tmp_42_4_fu_2179_p2;
wire   [0:0] tmp_41_4_not_fu_2175_p2;
wire   [0:0] tmp_38_fu_2167_p2;
wire   [2:0] count_be_0_op_op_fu_2190_p3;
wire   [0:0] tmp_48_fu_2213_p2;
wire   [2:0] count_op_fu_2205_p3;
wire   [2:0] phitmp1_op_fu_2197_p3;
wire   [0:0] tmp_42_5_fu_2237_p2;
wire   [0:0] tmp_41_5_not_fu_2233_p2;
wire   [0:0] tmp_49_fu_2256_p2;
wire   [2:0] count_3_cast_fu_2248_p3;
wire   [2:0] phitmp2_fu_2219_p3;
wire   [1:0] vt1_15_fu_2156_p3;
wire   [0:0] tmp_42_6_fu_2275_p2;
wire   [0:0] tmp_41_6_not_fu_2270_p2;
wire   [0:0] tmp_57_5_fu_2319_p2;
wire   [0:0] tmp_62_5_fu_2329_p2;
wire   [0:0] tmp_57_7_fu_2339_p2;
wire   [0:0] tmp_62_7_fu_2349_p2;
wire   [0:0] tmp_57_9_fu_2359_p2;
wire   [0:0] tmp_62_9_fu_2369_p2;
wire   [0:0] tmp_57_s_fu_2379_p2;
wire   [0:0] tmp_62_s_fu_2389_p2;
wire   [0:0] tmp_57_2_fu_2399_p2;
wire   [0:0] tmp_62_2_fu_2409_p2;
wire   [0:0] tmp_57_4_fu_2419_p2;
wire   [0:0] tmp_62_4_fu_2429_p2;
wire   [8:0] a_2_fu_2444_p3;
wire   [8:0] flag_d_9_fu_2439_p3;
wire   [0:0] tmp_68_1_fu_2449_p2;
wire   [8:0] b_2_fu_2476_p3;
wire   [8:0] flag_d_9_4_fu_2471_p3;
wire   [0:0] tmp_69_1_fu_2481_p2;
wire   [1:0] sel_tmp12_fu_2503_p1;
wire   [1:0] sel_tmp20_fu_2513_p1;
wire   [0:0] sel_tmp28_fu_2526_p2;
wire   [0:0] sel_tmp29_fu_2531_p2;
wire   [1:0] sel_tmp27_fu_2523_p1;
wire   [0:0] tmp_45_4_fu_2549_p2;
wire   [0:0] sel_tmp34_fu_2554_p2;
wire   [0:0] tmp_45_5_fu_2571_p2;
wire   [0:0] sel_tmp40_fu_2576_p2;
wire   [3:0] count_4_cast_fu_2598_p1;
wire   [3:0] phitmp3_fu_2601_p2;
wire   [3:0] count_1_fu_2607_p3;
wire   [0:0] or_cond11_fu_2614_p2;
wire   [1:0] vt2_3_fu_2506_p3;
wire   [0:0] tmp_41_8_not_fu_2636_p2;
wire   [0:0] tmp_42_8_fu_2641_p2;
wire   [0:0] or_cond12_fu_2647_p2;
wire   [3:0] phitmp4_fu_2653_p2;
wire   [1:0] vt2_5_fu_2516_p3;
wire   [0:0] tmp_41_9_not_fu_2673_p2;
wire   [0:0] tmp_42_9_fu_2679_p2;
wire   [8:0] a_3_fu_2714_p3;
wire   [8:0] flag_d_18_fu_2709_p3;
wire   [0:0] tmp_74_1_fu_2719_p2;
wire   [8:0] b_3_fu_2746_p3;
wire   [8:0] flag_d_18_2_fu_2741_p3;
wire   [0:0] tmp_77_1_fu_2751_p2;
wire   [1:0] sel_tmp33_fu_2773_p1;
wire   [1:0] sel_tmp39_fu_2783_p1;
wire   [0:0] sel_tmp46_fu_2796_p2;
wire   [0:0] sel_tmp47_fu_2801_p2;
wire   [1:0] sel_tmp45_fu_2793_p1;
wire   [0:0] tmp_45_7_fu_2819_p2;
wire   [0:0] sel_tmp52_fu_2824_p2;
wire   [3:0] count_3_fu_2846_p2;
wire   [0:0] tmp_44_8_fu_2851_p2;
wire   [0:0] not_or_cond6_fu_2857_p2;
wire   [0:0] tmp_44_9_fu_2868_p2;
wire   [0:0] not_or_cond7_fu_2873_p2;
wire   [3:0] count_5_fu_2884_p3;
wire   [4:0] count_10_cast_fu_2890_p1;
wire   [4:0] count_6_fu_2898_p2;
wire   [0:0] not_or_cond10_demorgan_fu_2916_p2;
wire   [0:0] tmp_44_s_fu_2904_p2;
wire   [0:0] not_or_cond10_fu_2920_p2;
wire   [0:0] or_cond14_fu_2894_p2;
wire   [3:0] phitmp5_fu_2910_p2;
wire   [1:0] vt2_9_fu_2776_p3;
wire   [0:0] tmp_41_11_not_fu_2940_p2;
wire   [0:0] tmp_42_10_fu_2945_p2;
wire   [3:0] count_7_fu_2932_p3;
wire   [0:0] or_cond15_fu_2951_p2;
wire   [1:0] vt2_11_fu_2786_p3;
wire   [0:0] tmp_41_12_not_fu_2977_p2;
wire   [0:0] tmp_42_11_fu_2983_p2;
wire   [0:0] iscorner_4_fu_2841_p2;
wire   [0:0] iscorner_7_fu_2862_p2;
wire   [8:0] a_4_fu_3024_p3;
wire   [8:0] flag_d_11_fu_3019_p3;
wire   [0:0] tmp_68_2_fu_3029_p2;
wire   [8:0] b_4_fu_3056_p3;
wire   [8:0] flag_d_11_4_fu_3051_p3;
wire   [0:0] tmp_69_2_fu_3061_p2;
wire   [1:0] sel_tmp51_fu_3083_p1;
wire   [0:0] not_or_cond11_fu_3093_p2;
wire   [4:0] count_13_cast_fu_3103_p1;
wire   [4:0] count_9_fu_3106_p2;
wire   [0:0] tmp_44_2_fu_3112_p2;
wire   [0:0] not_or_cond12_fu_3123_p2;
wire   [3:0] phitmp6_fu_3118_p2;
wire   [3:0] count_10_fu_3134_p3;
wire   [0:0] not_or_cond13_demorgan_fu_3151_p2;
wire   [0:0] tmp_44_3_fu_3145_p2;
wire   [0:0] not_or_cond13_fu_3155_p2;
wire   [0:0] or_cond17_fu_3141_p2;
wire   [3:0] count_11_fu_3167_p3;
wire   [1:0] vt2_15_fu_3086_p3;
wire   [0:0] tmp_41_14_not_fu_3179_p2;
wire   [0:0] tmp_42_13_fu_3184_p2;
wire   [0:0] or_cond18_fu_3190_p2;
wire   [4:0] phitmp7_fu_3196_p2;
wire   [0:0] tmp_41_15_not_fu_3216_p2;
wire   [0:0] tmp_42_14_fu_3221_p2;
wire   [8:0] a_5_fu_3247_p3;
wire   [8:0] flag_d_20_fu_3242_p3;
wire   [0:0] tmp_74_2_fu_3252_p2;
wire   [8:0] b_5_fu_3279_p3;
wire   [8:0] flag_d_20_2_fu_3274_p3;
wire   [0:0] tmp_77_2_fu_3284_p2;
wire   [4:0] count_12_fu_3306_p2;
wire   [0:0] tmp_44_4_fu_3311_p2;
wire   [0:0] not_or_cond14_fu_3317_p2;
wire   [0:0] tmp_44_5_fu_3328_p2;
wire   [0:0] not_or_cond15_fu_3333_p2;
wire   [4:0] count_14_fu_3344_p3;
wire   [4:0] count_15_fu_3350_p2;
wire   [4:0] phitmp8_fu_3362_p2;
wire   [0:0] tmp10_fu_3382_p2;
wire   [0:0] tmp9_fu_3386_p2;
wire   [0:0] tmp7_fu_3391_p2;
wire   [0:0] iscorner_6_fu_3322_p2;
wire   [0:0] iscorner_8_fu_3338_p2;
wire   [8:0] a_6_fu_3412_p3;
wire   [8:0] flag_d_13_fu_3407_p3;
wire   [0:0] tmp_68_3_fu_3417_p2;
wire   [8:0] b_6_fu_3444_p3;
wire   [8:0] flag_d_13_4_fu_3439_p3;
wire   [0:0] tmp_69_3_fu_3449_p2;
wire   [0:0] not_or_cond16_fu_3471_p2;
wire   [0:0] tmp_44_10_fu_3481_p2;
wire   [0:0] not_or_cond2_fu_3486_p2;
wire   [5:0] count_22_cast_fu_3497_p1;
wire   [5:0] count_18_fu_3500_p2;
wire   [0:0] tmp_44_11_fu_3506_p2;
wire   [0:0] not_or_cond3_fu_3517_p2;
wire   [4:0] phitmp9_fu_3512_p2;
wire   [4:0] count_19_fu_3528_p3;
wire   [8:0] a_7_fu_3553_p3;
wire   [8:0] flag_d_22_fu_3548_p3;
wire   [0:0] tmp_74_3_fu_3558_p2;
wire   [8:0] b_7_fu_3585_p3;
wire   [8:0] flag_d_22_2_fu_3580_p3;
wire   [0:0] tmp_77_3_fu_3590_p2;
wire   [0:0] not_or_cond4_fu_3617_p2;
wire   [5:0] count_25_cast_fu_3627_p1;
wire   [5:0] count_21_fu_3630_p2;
wire   [0:0] tmp_44_13_fu_3636_p2;
wire   [0:0] not_or_cond8_fu_3612_p2;
wire   [4:0] phitmp1_fu_3642_p2;
wire   [4:0] count_22_fu_3653_p3;
wire   [0:0] tmp15_fu_3673_p2;
wire   [0:0] tmp14_fu_3677_p2;
wire   [8:0] a_8_fu_3692_p3;
wire   [8:0] flag_d_15_fu_3687_p3;
wire   [0:0] tmp_68_4_fu_3697_p2;
wire   [8:0] b_8_fu_3724_p3;
wire   [8:0] flag_d_15_4_fu_3719_p3;
wire   [0:0] tmp_69_4_fu_3729_p2;
wire   [0:0] not_or_cond9_fu_3756_p2;
wire   [5:0] count_28_cast_fu_3766_p1;
wire   [5:0] count_24_fu_3769_p2;
wire   [0:0] tmp_44_15_fu_3775_p2;
wire   [0:0] not_or_cond_fu_3751_p2;
wire   [4:0] phitmp10_fu_3781_p2;
wire   [0:0] tmp2_fu_3798_p2;
wire   [0:0] tmp_44_16_fu_3792_p2;
wire   [8:0] a_9_fu_3818_p3;
wire   [8:0] flag_d_24_fu_3813_p3;
wire   [0:0] tmp_74_4_fu_3823_p2;
wire   [8:0] b_9_fu_3850_p3;
wire   [8:0] flag_d_24_2_fu_3845_p3;
wire   [0:0] tmp_77_4_fu_3855_p2;
wire   [0:0] tmp19_fu_3877_p2;
wire   [0:0] tmp18_fu_3881_p2;
wire   [0:0] tmp16_fu_3886_p2;
wire   [8:0] a_10_fu_3901_p3;
wire   [8:0] flag_d_17_fu_3896_p3;
wire   [0:0] tmp_68_5_fu_3906_p2;
wire   [8:0] b_10_fu_3933_p3;
wire   [8:0] flag_d_17_4_fu_3928_p3;
wire   [0:0] tmp_69_5_fu_3938_p2;
wire   [8:0] a_11_fu_3969_p3;
wire   [8:0] flag_d_10_fu_3964_p3;
wire   [0:0] tmp_74_5_fu_3974_p2;
wire   [8:0] b_11_fu_4001_p3;
wire   [8:0] flag_d_10_2_fu_3996_p3;
wire   [0:0] tmp_77_5_fu_4006_p2;
wire   [0:0] iscorner_fu_3960_p2;
wire   [0:0] tmp20_fu_4028_p2;
wire   [8:0] a_12_fu_4043_p3;
wire   [8:0] flag_d_19_fu_4038_p3;
wire   [0:0] tmp_68_6_fu_4048_p2;
wire   [8:0] b_12_fu_4075_p3;
wire   [8:0] flag_d_19_4_fu_4070_p3;
wire   [0:0] tmp_69_6_fu_4080_p2;
wire   [8:0] a_13_fu_4107_p3;
wire   [8:0] flag_d_12_fu_4102_p3;
wire   [0:0] tmp_74_6_fu_4112_p2;
wire   [8:0] b_13_fu_4139_p3;
wire   [8:0] flag_d_12_2_fu_4134_p3;
wire   [0:0] tmp_77_6_fu_4144_p2;
wire   [8:0] a_14_fu_4171_p3;
wire   [8:0] flag_d_21_fu_4166_p3;
wire   [0:0] tmp_68_7_fu_4176_p2;
wire   [8:0] b_14_fu_4203_p3;
wire   [8:0] flag_d_21_4_fu_4198_p3;
wire   [0:0] tmp_69_7_fu_4208_p2;
wire   [8:0] a_15_fu_4235_p3;
wire   [8:0] flag_d_14_fu_4230_p3;
wire   [0:0] tmp_74_7_fu_4240_p2;
wire   [8:0] b_15_fu_4263_p3;
wire   [8:0] flag_d_14_2_fu_4258_p3;
wire   [0:0] tmp_77_7_fu_4268_p2;
wire   [8:0] flag_d_23_4_fu_4291_p3;
wire   [0:0] rev_fu_4325_p2;
wire   [8:0] max_i_i_fu_4330_p3;
wire   [0:0] not4_fu_4342_p2;
wire   [15:0] tmp_76_2_fu_4365_p1;
wire   [15:0] not15_i_fu_4371_p1;
wire   [8:0] core_2_fu_4401_p3;
wire   [15:0] tmp_79_2_fu_4429_p1;
wire   [0:0] not_i_fu_4434_p2;
wire   [0:0] sel_tmp55_fu_4439_p2;
wire   [0:0] tmp25_fu_4455_p2;
wire   [0:0] tmp24_fu_4459_p2;
wire   [0:0] tmp23_fu_4449_p2;
wire   [0:0] tmp_47_fu_4419_p2;
wire   [0:0] tmp_79_1_fu_4424_p2;
wire   [0:0] sel_tmp113_demorgan_fu_4444_p2;
wire   [0:0] tmp28_fu_4495_p2;
wire   [0:0] tmp26_fu_4499_p2;
wire   [0:0] d_val_0_fu_4504_p2;
reg   [1:0] ap_NS_fsm;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 2'b00;
parameter    ap_ST_st2_fsm_1 = 2'b1;
parameter    ap_ST_pp0_stg0_fsm_2 = 2'b10;
parameter    ap_ST_st28_fsm_3 = 2'b11;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv13_4 = 13'b100;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv12_5 = 12'b101;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv12_7 = 12'b111;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv9_14 = 9'b10100;
parameter    ap_const_lv9_1EC = 9'b111101100;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv3_7 = 3'b111;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv5_8 = 5'b1000;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv6_8 = 6'b1000;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv9_1FF = 9'b111111111;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_true = 1'b1;


FAST_t_opr_16_7_0_1080_1920_s_k_buf_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_val_0_address0 ),
    .ce0( k_buf_val_0_ce0 ),
    .q0( k_buf_val_0_q0 ),
    .address1( k_buf_val_0_address1 ),
    .ce1( k_buf_val_0_ce1 ),
    .we1( k_buf_val_0_we1 ),
    .d1( k_buf_val_0_d1 )
);

FAST_t_opr_16_7_0_1080_1920_s_k_buf_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_val_1_address0 ),
    .ce0( k_buf_val_1_ce0 ),
    .q0( k_buf_val_1_q0 ),
    .address1( k_buf_val_1_address1 ),
    .ce1( k_buf_val_1_ce1 ),
    .we1( k_buf_val_1_we1 ),
    .d1( k_buf_val_1_d1 )
);

FAST_t_opr_16_7_0_1080_1920_s_k_buf_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_val_2_address0 ),
    .ce0( k_buf_val_2_ce0 ),
    .q0( k_buf_val_2_q0 ),
    .address1( k_buf_val_2_address1 ),
    .ce1( k_buf_val_2_ce1 ),
    .we1( k_buf_val_2_we1 ),
    .d1( k_buf_val_2_d1 )
);

FAST_t_opr_16_7_0_1080_1920_s_k_buf_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_val_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_val_3_address0 ),
    .ce0( k_buf_val_3_ce0 ),
    .q0( k_buf_val_3_q0 ),
    .address1( k_buf_val_3_address1 ),
    .ce1( k_buf_val_3_ce1 ),
    .we1( k_buf_val_3_we1 ),
    .d1( k_buf_val_3_d1 )
);

FAST_t_opr_16_7_0_1080_1920_s_k_buf_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_val_4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_val_4_address0 ),
    .ce0( k_buf_val_4_ce0 ),
    .q0( k_buf_val_4_q0 ),
    .address1( k_buf_val_4_address1 ),
    .ce1( k_buf_val_4_ce1 ),
    .we1( k_buf_val_4_we1 ),
    .d1( k_buf_val_4_d1 )
);

FAST_t_opr_16_7_0_1080_1920_s_k_buf_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_val_5_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_val_5_address0 ),
    .ce0( k_buf_val_5_ce0 ),
    .q0( k_buf_val_5_q0 ),
    .address1( k_buf_val_5_address1 ),
    .ce1( k_buf_val_5_ce1 ),
    .we1( k_buf_val_5_we1 ),
    .d1( k_buf_val_5_d1 )
);

FAST_t_opr_16_7_0_1080_1920_s_core_buf_val_0_V #(
    .DataWidth( 9 ),
    .AddressRange( 1927 ),
    .AddressWidth( 11 ))
core_buf_val_0_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( core_buf_val_0_V_address0 ),
    .ce0( core_buf_val_0_V_ce0 ),
    .q0( core_buf_val_0_V_q0 ),
    .address1( core_buf_val_0_V_address1 ),
    .ce1( core_buf_val_0_V_ce1 ),
    .we1( core_buf_val_0_V_we1 ),
    .d1( core_buf_val_0_V_d1 )
);

FAST_t_opr_16_7_0_1080_1920_s_core_buf_val_0_V #(
    .DataWidth( 9 ),
    .AddressRange( 1927 ),
    .AddressWidth( 11 ))
core_buf_val_1_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( core_buf_val_1_V_address0 ),
    .ce0( core_buf_val_1_V_ce0 ),
    .q0( core_buf_val_1_V_q0 ),
    .address1( core_buf_val_1_V_address1 ),
    .ce1( core_buf_val_1_V_ce1 ),
    .we1( core_buf_val_1_V_we1 ),
    .d1( core_buf_val_1_V_d1 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_1_fu_531_p2 == ap_const_lv1_0))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & (ap_const_lv1_0 == tmp_3_fu_590_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_1_fu_531_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_1_fu_531_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_1_fu_531_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_1_fu_531_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it12 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_1_fu_531_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it13 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_1_fu_531_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it14 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_1_fu_531_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it15 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_1_fu_531_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it16 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_1_fu_531_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it17 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_1_fu_531_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it18 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_1_fu_531_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it19 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it19
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_1_fu_531_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_1_fu_531_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it20 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it20
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_1_fu_531_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it21 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it21
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_1_fu_531_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it22 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it22
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
            ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_1_fu_531_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it23 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it23
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
            ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_1_fu_531_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it24 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it24
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it22) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
            ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
        end else if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_1_fu_531_p2 == ap_const_lv1_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it22)))) begin
            ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_1_fu_531_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_1_fu_531_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_1_fu_531_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_1_fu_531_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_1_fu_531_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_1_fu_531_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_1_fu_531_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == tmp_3_fu_590_p2))) begin
        t_V_4_reg_495 <= j_V_fu_595_p2;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_1_fu_531_p2 == ap_const_lv1_0))) begin
        t_V_4_reg_495 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st28_fsm_3 == ap_CS_fsm)) begin
        t_V_reg_484 <= i_V_reg_4843;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~ap_sig_bdd_40)) begin
        t_V_reg_484 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_4873_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it5))) begin
        a0_1_0_mux_reg_5720 <= a0_1_0_mux_fu_2033_p3;
        b0_1_0_mux_reg_5736 <= b0_1_0_mux_fu_2066_p3;
        brmerge17_reg_5731 <= brmerge17_fu_2061_p2;
        brmerge1_reg_5715 <= brmerge1_fu_2028_p2;
        flag_d_max4_i_i_load_1_reg_5657 <= flag_d_max4_i_i_load_1_fu_1932_p3;
        flag_d_max4_i_i_load_2_reg_5673 <= flag_d_max4_i_i_load_2_fu_1960_p3;
        flag_d_max4_i_i_load_4_reg_5689 <= flag_d_max4_i_i_load_4_fu_1985_p3;
        flag_d_max4_i_i_load_9_reg_5641 <= flag_d_max4_i_i_load_9_fu_1905_p3;
        flag_d_max8_i_i_load_1_reg_5706 <= flag_d_max8_i_i_load_1_fu_2006_p3;
        flag_d_min4_i_i_load_1_reg_5649 <= flag_d_min4_i_i_load_1_fu_1918_p3;
        flag_d_min4_i_i_load_2_reg_5665 <= flag_d_min4_i_i_load_2_fu_1946_p3;
        flag_d_min4_i_i_load_4_reg_5681 <= flag_d_min4_i_i_load_4_fu_1973_p3;
        flag_d_min4_i_i_load_9_reg_5633 <= flag_d_min4_i_i_load_9_fu_1893_p3;
        flag_d_min8_i_i_load_1_reg_5697 <= flag_d_min8_i_i_load_1_fu_1996_p3;
        not_or_cond16_demorgan_reg_5623 <= not_or_cond16_demorgan_fu_1846_p2;
        not_or_cond2_demorgan_reg_5628 <= not_or_cond2_demorgan_fu_1852_p2;
        or_cond1_reg_5586 <= or_cond1_fu_1798_p2;
        or_cond2_reg_5592 <= or_cond2_fu_1816_p2;
        sel_tmp50_reg_5581 <= sel_tmp50_fu_1780_p2;
        tmp_35_reg_5546 <= tmp_35_fu_1638_p2;
        tmp_36_reg_5552 <= tmp_36_fu_1643_p2;
        tmp_37_7_reg_5576 <= tmp_37_7_fu_1764_p2;
        tmp_41_2_not_reg_5599 <= tmp_41_2_not_fu_1822_p2;
        tmp_41_3_not_reg_5611 <= tmp_41_3_not_fu_1834_p2;
        tmp_42_2_reg_5605 <= tmp_42_2_fu_1828_p2;
        tmp_42_3_reg_5617 <= tmp_42_3_fu_1840_p2;
        tmp_61_1_reg_5725 <= tmp_61_1_fu_2040_p2;
        tmp_67_1_reg_5741 <= tmp_67_1_fu_2073_p2;
        vt1_11_reg_5562 <= vt1_11_fu_1729_p3;
        vt1_13_reg_5569 <= vt1_13_fu_1756_p3;
        vt1_1_reg_5540 <= vt1_1_fu_1631_p3;
        vt1_9_reg_5557 <= vt1_9_fu_1702_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_4873_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it7))) begin
        a0_1_1_mux_reg_6091 <= a0_1_1_mux_fu_2730_p3;
        b0_1_1_mux_reg_6107 <= b0_1_1_mux_fu_2762_p3;
        brmerge19_reg_6102 <= brmerge19_fu_2757_p2;
        brmerge3_reg_6086 <= brmerge3_fu_2725_p2;
        count_2_reg_6048 <= count_2_fu_2628_p3;
        count_4_reg_6058 <= count_4_fu_2665_p3;
        not_or_cond5_demorgan_reg_6043 <= not_or_cond5_demorgan_fu_2624_p2;
        not_or_cond6_demorgan_reg_6053 <= not_or_cond6_demorgan_fu_2659_p2;
        not_or_cond7_demorgan_reg_6069 <= not_or_cond7_demorgan_fu_2691_p2;
        or_cond13_reg_6064 <= or_cond13_fu_2685_p2;
        sel_tmp35_reg_6012 <= sel_tmp35_fu_2560_p2;
        sel_tmp41_reg_6022 <= sel_tmp41_fu_2582_p2;
        tmp_41_10_not_reg_6074 <= tmp_41_10_not_fu_2697_p2;
        tmp_42_s_reg_6080 <= tmp_42_s_fu_2703_p2;
        tmp_43_4_reg_6007 <= tmp_43_4_fu_2544_p2;
        tmp_43_5_reg_6017 <= tmp_43_5_fu_2566_p2;
        tmp_43_6_reg_6027 <= tmp_43_6_fu_2588_p2;
        tmp_44_7_reg_6038 <= tmp_44_7_fu_2618_p2;
        tmp_45_6_reg_6033 <= tmp_45_6_fu_2593_p2;
        tmp_61_2_reg_6096 <= tmp_61_2_fu_2737_p2;
        tmp_67_2_reg_6112 <= tmp_67_2_fu_2769_p2;
        vt2_7_reg_6002 <= vt2_7_fu_2536_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_4873_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it9))) begin
        a0_1_2_mux_reg_6274 <= a0_1_2_mux_fu_3263_p3;
        b0_1_2_mux_reg_6290 <= b0_1_2_mux_fu_3295_p3;
        brmerge21_reg_6285 <= brmerge21_fu_3290_p2;
        brmerge5_reg_6269 <= brmerge5_fu_3258_p2;
        count_13_reg_6248 <= count_13_fu_3208_p3;
        count_16_cast_reg_6238[0] <= count_16_cast_fu_3175_p1[0];
count_16_cast_reg_6238[1] <= count_16_cast_fu_3175_p1[1];
count_16_cast_reg_6238[2] <= count_16_cast_fu_3175_p1[2];
count_16_cast_reg_6238[3] <= count_16_cast_fu_3175_p1[3];
        iscorner_1_reg_6223 <= iscorner_1_fu_3098_p2;
        iscorner_3_reg_6228 <= iscorner_3_fu_3128_p2;
        iscorner_5_reg_6233 <= iscorner_5_fu_3161_p2;
        not_or_cond14_demorgan_reg_6243 <= not_or_cond14_demorgan_fu_3202_p2;
        not_or_cond15_demorgan_reg_6259 <= not_or_cond15_demorgan_fu_3232_p2;
        or_cond19_reg_6254 <= or_cond19_fu_3226_p2;
        tmp8_reg_6264 <= tmp8_fu_3238_p2;
        tmp_61_3_reg_6279 <= tmp_61_3_fu_3270_p2;
        tmp_67_3_reg_6295 <= tmp_67_3_fu_3302_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_4873_pp0_it11) & (ap_const_lv1_0 == ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it11))) begin
        a0_1_3_mux_reg_6390 <= a0_1_3_mux_fu_3569_p3;
        b0_1_3_mux_reg_6406 <= b0_1_3_mux_fu_3601_p3;
        brmerge23_reg_6401 <= brmerge23_fu_3596_p2;
        brmerge7_reg_6385 <= brmerge7_fu_3564_p2;
        count_20_reg_6379 <= count_20_fu_3541_p3;
        iscorner_10_reg_6364 <= iscorner_10_fu_3491_p2;
        iscorner_11_reg_6369 <= iscorner_11_fu_3522_p2;
        iscorner_2_reg_6359 <= iscorner_2_fu_3476_p2;
        tmp_44_12_reg_6374 <= tmp_44_12_fu_3535_p2;
        tmp_61_4_reg_6395 <= tmp_61_4_fu_3576_p2;
        tmp_67_4_reg_6411 <= tmp_67_4_fu_3608_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_4873_pp0_it13) & (ap_const_lv1_0 == ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it13))) begin
        a0_1_4_mux_reg_6500 <= a0_1_4_mux_fu_3834_p3;
        b0_1_4_mux_reg_6516 <= b0_1_4_mux_fu_3866_p3;
        brmerge25_reg_6511 <= brmerge25_fu_3861_p2;
        brmerge9_reg_6495 <= brmerge9_fu_3829_p2;
        iscorner_14_reg_6475 <= iscorner_14_fu_3761_p2;
        iscorner_15_reg_6480 <= iscorner_15_fu_3786_p2;
        iscorner_16_reg_6485 <= iscorner_16_fu_3803_p2;
        tmp17_reg_6490 <= tmp17_fu_3809_p2;
        tmp_61_5_reg_6505 <= tmp_61_5_fu_3841_p2;
        tmp_67_5_reg_6521 <= tmp_67_5_fu_3873_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_4873_pp0_it15) & (ap_const_lv1_0 == ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it15))) begin
        a0_1_5_mux_reg_6569 <= a0_1_5_mux_fu_3985_p3;
        b0_1_5_mux_reg_6585 <= b0_1_5_mux_fu_4017_p3;
        brmerge11_reg_6564 <= brmerge11_fu_3980_p2;
        brmerge27_reg_6580 <= brmerge27_fu_4012_p2;
        sel_tmp54_reg_6596 <= sel_tmp54_fu_4033_p2;
        tmp_61_6_reg_6574 <= tmp_61_6_fu_3992_p2;
        tmp_67_6_reg_6590 <= tmp_67_6_fu_4024_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_4873_pp0_it17) & ~(ap_const_lv1_0 == ap_reg_ppstg_sel_tmp54_reg_6596_pp0_it17) & (ap_const_lv1_0 == ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it17))) begin
        a0_1_6_mux_reg_6638 <= a0_1_6_mux_fu_4123_p3;
        b0_1_6_mux_reg_6654 <= b0_1_6_mux_fu_4155_p3;
        brmerge13_reg_6633 <= brmerge13_fu_4118_p2;
        brmerge29_reg_6649 <= brmerge29_fu_4150_p2;
        tmp_61_7_reg_6643 <= tmp_61_7_fu_4130_p2;
        tmp_67_7_reg_6659 <= tmp_67_7_fu_4162_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it20) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_4873_pp0_it19) & ~(ap_const_lv1_0 == ap_reg_ppstg_sel_tmp54_reg_6596_pp0_it19) & (ap_const_lv1_0 == ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it19))) begin
        a0_1_7_mux_reg_6702 <= a0_1_7_mux_fu_4251_p3;
        b0_1_7_mux_reg_6712 <= b0_1_7_mux_fu_4279_p3;
        brmerge15_reg_6697 <= brmerge15_fu_4246_p2;
        brmerge31_reg_6707 <= brmerge31_fu_4274_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_4873_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it6))) begin
        a0_2_0_mux_reg_5975 <= a0_2_0_mux_fu_2460_p3;
        b0_2_0_mux_reg_5991 <= b0_2_0_mux_fu_2492_p3;
        brmerge18_reg_5986 <= brmerge18_fu_2487_p2;
        brmerge2_reg_5970 <= brmerge2_fu_2455_p2;
        count_reg_5808 <= count_fu_2262_p3;
        flag_d_max8_i_i_load_2_reg_5860 <= flag_d_max8_i_i_load_2_fu_2333_p3;
        flag_d_max8_i_i_load_3_reg_5880 <= flag_d_max8_i_i_load_3_fu_2353_p3;
        flag_d_max8_i_i_load_4_reg_5900 <= flag_d_max8_i_i_load_4_fu_2373_p3;
        flag_d_max8_i_i_load_5_reg_5920 <= flag_d_max8_i_i_load_5_fu_2393_p3;
        flag_d_max8_i_i_load_6_reg_5940 <= flag_d_max8_i_i_load_6_fu_2413_p3;
        flag_d_max8_i_i_load_7_reg_5960 <= flag_d_max8_i_i_load_7_fu_2433_p3;
        flag_d_min8_i_i_load_2_reg_5850 <= flag_d_min8_i_i_load_2_fu_2323_p3;
        flag_d_min8_i_i_load_3_reg_5870 <= flag_d_min8_i_i_load_3_fu_2343_p3;
        flag_d_min8_i_i_load_4_reg_5890 <= flag_d_min8_i_i_load_4_fu_2363_p3;
        flag_d_min8_i_i_load_5_reg_5910 <= flag_d_min8_i_i_load_5_fu_2383_p3;
        flag_d_min8_i_i_load_6_reg_5930 <= flag_d_min8_i_i_load_6_fu_2403_p3;
        flag_d_min8_i_i_load_7_reg_5950 <= flag_d_min8_i_i_load_7_fu_2423_p3;
        not_or_cond3_demorgan_reg_5835 <= not_or_cond3_demorgan_fu_2305_p2;
        not_or_cond4_demorgan_reg_5840 <= not_or_cond4_demorgan_fu_2309_p2;
        not_or_cond8_demorgan_reg_5798 <= not_or_cond8_demorgan_fu_2227_p2;
        not_or_cond9_demorgan_reg_5845 <= not_or_cond9_demorgan_fu_2313_p2;
        not_or_cond_demorgan_reg_5818 <= not_or_cond_demorgan_fu_2287_p2;
        or_cond10_reg_5813 <= or_cond10_fu_2281_p2;
        or_cond3_reg_5783 <= or_cond3_fu_2163_p2;
        or_cond4_reg_5788 <= or_cond4_fu_2171_p2;
        or_cond8_reg_5793 <= or_cond8_fu_2184_p2;
        or_cond9_reg_5803 <= or_cond9_fu_2242_p2;
        sel_tmp14_reg_5757 <= sel_tmp14_fu_2115_p2;
        sel_tmp22_reg_5767 <= sel_tmp22_fu_2137_p2;
        tmp_41_7_not_reg_5823 <= tmp_41_7_not_fu_2293_p2;
        tmp_42_7_reg_5829 <= tmp_42_7_fu_2299_p2;
        tmp_43_1_reg_5752 <= tmp_43_1_fu_2099_p2;
        tmp_43_2_reg_5762 <= tmp_43_2_fu_2121_p2;
        tmp_43_3_reg_5772 <= tmp_43_3_fu_2143_p2;
        tmp_45_3_reg_5778 <= tmp_45_3_fu_2148_p2;
        tmp_71_1_reg_5980 <= tmp_71_1_fu_2467_p2;
        tmp_73_1_reg_5996 <= tmp_73_1_fu_2499_p2;
        vt2_1_reg_5747 <= vt2_1_fu_2091_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_4873_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it8))) begin
        a0_2_1_mux_reg_6196 <= a0_2_1_mux_fu_3040_p3;
        b0_2_1_mux_reg_6212 <= b0_2_1_mux_fu_3072_p3;
        brmerge20_reg_6207 <= brmerge20_fu_3067_p2;
        brmerge4_reg_6191 <= brmerge4_fu_3035_p2;
        count_8_reg_6158 <= count_8_fu_2969_p3;
        iscorner_9_reg_6138 <= iscorner_9_fu_2878_p2;
        iscorner_s_reg_6143 <= iscorner_s_fu_2926_p2;
        not_or_cond11_demorgan_reg_6153 <= not_or_cond11_demorgan_fu_2963_p2;
        not_or_cond12_demorgan_reg_6169 <= not_or_cond12_demorgan_fu_2995_p2;
        not_or_cond5_reg_6133 <= not_or_cond5_fu_2836_p2;
        or_cond16_reg_6164 <= or_cond16_fu_2989_p2;
        sel_tmp53_reg_6128 <= sel_tmp53_fu_2830_p2;
        tmp6_reg_6186 <= tmp6_fu_3013_p2;
        tmp_41_13_not_reg_6174 <= tmp_41_13_not_fu_3001_p2;
        tmp_42_12_reg_6180 <= tmp_42_12_fu_3007_p2;
        tmp_43_7_reg_6123 <= tmp_43_7_fu_2814_p2;
        tmp_44_1_reg_6148 <= tmp_44_1_fu_2957_p2;
        tmp_71_2_reg_6201 <= tmp_71_2_fu_3047_p2;
        tmp_73_2_reg_6217 <= tmp_73_2_fu_3079_p2;
        vt2_13_reg_6118 <= vt2_13_fu_2806_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_4873_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it10))) begin
        a0_2_2_mux_reg_6332 <= a0_2_2_mux_fu_3428_p3;
        b0_2_2_mux_reg_6348 <= b0_2_2_mux_fu_3460_p3;
        brmerge22_reg_6343 <= brmerge22_fu_3455_p2;
        brmerge6_reg_6327 <= brmerge6_fu_3423_p2;
        count_16_reg_6306 <= count_16_fu_3368_p3;
        count_17_reg_6311 <= count_17_fu_3375_p3;
        tmp13_reg_6322 <= tmp13_fu_3401_p2;
        tmp3_reg_6317 <= tmp3_fu_3396_p2;
        tmp_44_6_reg_6301 <= tmp_44_6_fu_3356_p2;
        tmp_71_3_reg_6337 <= tmp_71_3_fu_3435_p2;
        tmp_73_3_reg_6353 <= tmp_73_3_fu_3467_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it13) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_4873_pp0_it12) & (ap_const_lv1_0 == ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it12))) begin
        a0_2_3_mux_reg_6448 <= a0_2_3_mux_fu_3708_p3;
        b0_2_3_mux_reg_6464 <= b0_2_3_mux_fu_3740_p3;
        brmerge24_reg_6459 <= brmerge24_fu_3735_p2;
        brmerge8_reg_6443 <= brmerge8_fu_3703_p2;
        count_23_reg_6432 <= count_23_fu_3666_p3;
        iscorner_12_reg_6417 <= iscorner_12_fu_3622_p2;
        iscorner_13_reg_6422 <= iscorner_13_fu_3647_p2;
        tmp12_reg_6438 <= tmp12_fu_3682_p2;
        tmp_44_14_reg_6427 <= tmp_44_14_fu_3660_p2;
        tmp_71_4_reg_6453 <= tmp_71_4_fu_3715_p2;
        tmp_73_4_reg_6469 <= tmp_73_4_fu_3747_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it15) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_4873_pp0_it14) & (ap_const_lv1_0 == ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it14))) begin
        a0_2_4_mux_reg_6537 <= a0_2_4_mux_fu_3917_p3;
        b0_2_4_mux_reg_6553 <= b0_2_4_mux_fu_3949_p3;
        brmerge10_reg_6532 <= brmerge10_fu_3912_p2;
        brmerge26_reg_6548 <= brmerge26_fu_3944_p2;
        tmp11_reg_6527 <= tmp11_fu_3891_p2;
        tmp_71_5_reg_6542 <= tmp_71_5_fu_3924_p2;
        tmp_73_5_reg_6558 <= tmp_73_5_fu_3956_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_4873_pp0_it16) & ~(ap_const_lv1_0 == sel_tmp54_reg_6596) & (ap_const_lv1_0 == ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it16))) begin
        a0_2_5_mux_reg_6606 <= a0_2_5_mux_fu_4059_p3;
        b0_2_5_mux_reg_6622 <= b0_2_5_mux_fu_4091_p3;
        brmerge12_reg_6601 <= brmerge12_fu_4054_p2;
        brmerge28_reg_6617 <= brmerge28_fu_4086_p2;
        tmp_71_6_reg_6611 <= tmp_71_6_fu_4066_p2;
        tmp_73_6_reg_6627 <= tmp_73_6_fu_4098_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it19) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_4873_pp0_it18) & ~(ap_const_lv1_0 == ap_reg_ppstg_sel_tmp54_reg_6596_pp0_it18) & (ap_const_lv1_0 == ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it18))) begin
        a0_2_6_mux_reg_6670 <= a0_2_6_mux_fu_4187_p3;
        b0_2_6_mux_reg_6686 <= b0_2_6_mux_fu_4219_p3;
        brmerge14_reg_6665 <= brmerge14_fu_4182_p2;
        brmerge30_reg_6681 <= brmerge30_fu_4214_p2;
        tmp_71_7_reg_6675 <= tmp_71_7_fu_4194_p2;
        tmp_73_7_reg_6691 <= tmp_73_7_fu_4226_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
        ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it1 <= core_buf_val_0_V_addr_reg_4922;
        ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it10 <= ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it9;
        ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it11 <= ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it10;
        ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it12 <= ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it11;
        ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it13 <= ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it12;
        ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it14 <= ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it13;
        ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it15 <= ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it14;
        ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it16 <= ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it15;
        ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it17 <= ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it16;
        ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it18 <= ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it17;
        ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it19 <= ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it18;
        ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it2 <= ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it1;
        ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it20 <= ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it19;
        ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it21 <= ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it20;
        ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it3 <= ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it2;
        ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it4 <= ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it3;
        ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it5 <= ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it4;
        ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it6 <= ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it5;
        ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it7 <= ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it6;
        ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it8 <= ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it7;
        ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it9 <= ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it8;
        ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it1 <= core_buf_val_1_V_addr_reg_4928;
        ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it10 <= ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it9;
        ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it11 <= ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it10;
        ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it12 <= ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it11;
        ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it13 <= ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it12;
        ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it14 <= ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it13;
        ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it15 <= ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it14;
        ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it16 <= ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it15;
        ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it17 <= ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it16;
        ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it18 <= ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it17;
        ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it19 <= ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it18;
        ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it2 <= ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it1;
        ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it20 <= ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it19;
        ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it21 <= ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it20;
        ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it22 <= ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it21;
        ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it3 <= ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it2;
        ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it4 <= ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it3;
        ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it5 <= ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it4;
        ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it6 <= ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it5;
        ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it7 <= ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it6;
        ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it8 <= ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it7;
        ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it9 <= ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it8;
        ap_reg_ppstg_flag_d_17_1_reg_5152_pp0_it4 <= flag_d_17_1_reg_5152;
        ap_reg_ppstg_flag_d_17_1_reg_5152_pp0_it5 <= ap_reg_ppstg_flag_d_17_1_reg_5152_pp0_it4;
        ap_reg_ppstg_flag_d_17_2_reg_5158_pp0_it4 <= flag_d_17_2_reg_5158;
        ap_reg_ppstg_flag_d_17_2_reg_5158_pp0_it5 <= ap_reg_ppstg_flag_d_17_2_reg_5158_pp0_it4;
        ap_reg_ppstg_flag_d_23_1_reg_5164_pp0_it4 <= flag_d_23_1_reg_5164;
        ap_reg_ppstg_flag_d_23_2_reg_5170_pp0_it4 <= flag_d_23_2_reg_5170;
        ap_reg_ppstg_flag_d_max4_i_i_load_3_reg_5200_pp0_it4 <= flag_d_max4_i_i_load_3_reg_5200;
        ap_reg_ppstg_flag_d_max4_i_i_load_3_reg_5200_pp0_it5 <= ap_reg_ppstg_flag_d_max4_i_i_load_3_reg_5200_pp0_it4;
        ap_reg_ppstg_flag_d_max4_i_i_load_3_reg_5200_pp0_it6 <= ap_reg_ppstg_flag_d_max4_i_i_load_3_reg_5200_pp0_it5;
        ap_reg_ppstg_flag_d_max4_i_i_load_5_reg_5216_pp0_it4 <= flag_d_max4_i_i_load_5_reg_5216;
        ap_reg_ppstg_flag_d_max4_i_i_load_5_reg_5216_pp0_it5 <= ap_reg_ppstg_flag_d_max4_i_i_load_5_reg_5216_pp0_it4;
        ap_reg_ppstg_flag_d_max4_i_i_load_5_reg_5216_pp0_it6 <= ap_reg_ppstg_flag_d_max4_i_i_load_5_reg_5216_pp0_it5;
        ap_reg_ppstg_flag_d_max4_i_i_load_7_reg_5500_pp0_it6 <= flag_d_max4_i_i_load_7_reg_5500;
        ap_reg_ppstg_flag_d_max4_i_i_load_s_reg_5184_pp0_it4 <= flag_d_max4_i_i_load_s_reg_5184;
        ap_reg_ppstg_flag_d_max4_i_i_load_s_reg_5184_pp0_it5 <= ap_reg_ppstg_flag_d_max4_i_i_load_s_reg_5184_pp0_it4;
        ap_reg_ppstg_flag_d_max4_i_i_load_s_reg_5184_pp0_it6 <= ap_reg_ppstg_flag_d_max4_i_i_load_s_reg_5184_pp0_it5;
        ap_reg_ppstg_flag_d_max8_i_i_load_1_reg_5706_pp0_it7 <= flag_d_max8_i_i_load_1_reg_5706;
        ap_reg_ppstg_flag_d_max8_i_i_load_2_reg_5860_pp0_it8 <= flag_d_max8_i_i_load_2_reg_5860;
        ap_reg_ppstg_flag_d_max8_i_i_load_2_reg_5860_pp0_it9 <= ap_reg_ppstg_flag_d_max8_i_i_load_2_reg_5860_pp0_it8;
        ap_reg_ppstg_flag_d_max8_i_i_load_3_reg_5880_pp0_it10 <= ap_reg_ppstg_flag_d_max8_i_i_load_3_reg_5880_pp0_it9;
        ap_reg_ppstg_flag_d_max8_i_i_load_3_reg_5880_pp0_it11 <= ap_reg_ppstg_flag_d_max8_i_i_load_3_reg_5880_pp0_it10;
        ap_reg_ppstg_flag_d_max8_i_i_load_3_reg_5880_pp0_it8 <= flag_d_max8_i_i_load_3_reg_5880;
        ap_reg_ppstg_flag_d_max8_i_i_load_3_reg_5880_pp0_it9 <= ap_reg_ppstg_flag_d_max8_i_i_load_3_reg_5880_pp0_it8;
        ap_reg_ppstg_flag_d_max8_i_i_load_4_reg_5900_pp0_it10 <= ap_reg_ppstg_flag_d_max8_i_i_load_4_reg_5900_pp0_it9;
        ap_reg_ppstg_flag_d_max8_i_i_load_4_reg_5900_pp0_it11 <= ap_reg_ppstg_flag_d_max8_i_i_load_4_reg_5900_pp0_it10;
        ap_reg_ppstg_flag_d_max8_i_i_load_4_reg_5900_pp0_it12 <= ap_reg_ppstg_flag_d_max8_i_i_load_4_reg_5900_pp0_it11;
        ap_reg_ppstg_flag_d_max8_i_i_load_4_reg_5900_pp0_it13 <= ap_reg_ppstg_flag_d_max8_i_i_load_4_reg_5900_pp0_it12;
        ap_reg_ppstg_flag_d_max8_i_i_load_4_reg_5900_pp0_it8 <= flag_d_max8_i_i_load_4_reg_5900;
        ap_reg_ppstg_flag_d_max8_i_i_load_4_reg_5900_pp0_it9 <= ap_reg_ppstg_flag_d_max8_i_i_load_4_reg_5900_pp0_it8;
        ap_reg_ppstg_flag_d_max8_i_i_load_5_reg_5920_pp0_it10 <= ap_reg_ppstg_flag_d_max8_i_i_load_5_reg_5920_pp0_it9;
        ap_reg_ppstg_flag_d_max8_i_i_load_5_reg_5920_pp0_it11 <= ap_reg_ppstg_flag_d_max8_i_i_load_5_reg_5920_pp0_it10;
        ap_reg_ppstg_flag_d_max8_i_i_load_5_reg_5920_pp0_it12 <= ap_reg_ppstg_flag_d_max8_i_i_load_5_reg_5920_pp0_it11;
        ap_reg_ppstg_flag_d_max8_i_i_load_5_reg_5920_pp0_it13 <= ap_reg_ppstg_flag_d_max8_i_i_load_5_reg_5920_pp0_it12;
        ap_reg_ppstg_flag_d_max8_i_i_load_5_reg_5920_pp0_it14 <= ap_reg_ppstg_flag_d_max8_i_i_load_5_reg_5920_pp0_it13;
        ap_reg_ppstg_flag_d_max8_i_i_load_5_reg_5920_pp0_it15 <= ap_reg_ppstg_flag_d_max8_i_i_load_5_reg_5920_pp0_it14;
        ap_reg_ppstg_flag_d_max8_i_i_load_5_reg_5920_pp0_it8 <= flag_d_max8_i_i_load_5_reg_5920;
        ap_reg_ppstg_flag_d_max8_i_i_load_5_reg_5920_pp0_it9 <= ap_reg_ppstg_flag_d_max8_i_i_load_5_reg_5920_pp0_it8;
        ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it10 <= ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it9;
        ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it11 <= ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it10;
        ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it12 <= ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it11;
        ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it13 <= ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it12;
        ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it14 <= ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it13;
        ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it15 <= ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it14;
        ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it16 <= ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it15;
        ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it17 <= ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it16;
        ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it8 <= flag_d_max8_i_i_load_6_reg_5940;
        ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it9 <= ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it8;
        ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it10 <= ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it9;
        ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it11 <= ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it10;
        ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it12 <= ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it11;
        ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it13 <= ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it12;
        ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it14 <= ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it13;
        ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it15 <= ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it14;
        ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it16 <= ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it15;
        ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it17 <= ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it16;
        ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it18 <= ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it17;
        ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it19 <= ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it18;
        ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it8 <= flag_d_max8_i_i_load_7_reg_5960;
        ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it9 <= ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it8;
        ap_reg_ppstg_flag_d_max8_i_i_load_reg_5365_pp0_it5 <= flag_d_max8_i_i_load_reg_5365;
        ap_reg_ppstg_flag_d_min4_i_i_load_3_reg_5192_pp0_it4 <= flag_d_min4_i_i_load_3_reg_5192;
        ap_reg_ppstg_flag_d_min4_i_i_load_3_reg_5192_pp0_it5 <= ap_reg_ppstg_flag_d_min4_i_i_load_3_reg_5192_pp0_it4;
        ap_reg_ppstg_flag_d_min4_i_i_load_3_reg_5192_pp0_it6 <= ap_reg_ppstg_flag_d_min4_i_i_load_3_reg_5192_pp0_it5;
        ap_reg_ppstg_flag_d_min4_i_i_load_5_reg_5208_pp0_it4 <= flag_d_min4_i_i_load_5_reg_5208;
        ap_reg_ppstg_flag_d_min4_i_i_load_5_reg_5208_pp0_it5 <= ap_reg_ppstg_flag_d_min4_i_i_load_5_reg_5208_pp0_it4;
        ap_reg_ppstg_flag_d_min4_i_i_load_5_reg_5208_pp0_it6 <= ap_reg_ppstg_flag_d_min4_i_i_load_5_reg_5208_pp0_it5;
        ap_reg_ppstg_flag_d_min4_i_i_load_7_reg_5492_pp0_it6 <= flag_d_min4_i_i_load_7_reg_5492;
        ap_reg_ppstg_flag_d_min4_i_i_load_s_reg_5176_pp0_it4 <= flag_d_min4_i_i_load_s_reg_5176;
        ap_reg_ppstg_flag_d_min4_i_i_load_s_reg_5176_pp0_it5 <= ap_reg_ppstg_flag_d_min4_i_i_load_s_reg_5176_pp0_it4;
        ap_reg_ppstg_flag_d_min4_i_i_load_s_reg_5176_pp0_it6 <= ap_reg_ppstg_flag_d_min4_i_i_load_s_reg_5176_pp0_it5;
        ap_reg_ppstg_flag_d_min8_i_i_load_1_reg_5697_pp0_it7 <= flag_d_min8_i_i_load_1_reg_5697;
        ap_reg_ppstg_flag_d_min8_i_i_load_2_reg_5850_pp0_it8 <= flag_d_min8_i_i_load_2_reg_5850;
        ap_reg_ppstg_flag_d_min8_i_i_load_2_reg_5850_pp0_it9 <= ap_reg_ppstg_flag_d_min8_i_i_load_2_reg_5850_pp0_it8;
        ap_reg_ppstg_flag_d_min8_i_i_load_3_reg_5870_pp0_it10 <= ap_reg_ppstg_flag_d_min8_i_i_load_3_reg_5870_pp0_it9;
        ap_reg_ppstg_flag_d_min8_i_i_load_3_reg_5870_pp0_it11 <= ap_reg_ppstg_flag_d_min8_i_i_load_3_reg_5870_pp0_it10;
        ap_reg_ppstg_flag_d_min8_i_i_load_3_reg_5870_pp0_it8 <= flag_d_min8_i_i_load_3_reg_5870;
        ap_reg_ppstg_flag_d_min8_i_i_load_3_reg_5870_pp0_it9 <= ap_reg_ppstg_flag_d_min8_i_i_load_3_reg_5870_pp0_it8;
        ap_reg_ppstg_flag_d_min8_i_i_load_4_reg_5890_pp0_it10 <= ap_reg_ppstg_flag_d_min8_i_i_load_4_reg_5890_pp0_it9;
        ap_reg_ppstg_flag_d_min8_i_i_load_4_reg_5890_pp0_it11 <= ap_reg_ppstg_flag_d_min8_i_i_load_4_reg_5890_pp0_it10;
        ap_reg_ppstg_flag_d_min8_i_i_load_4_reg_5890_pp0_it12 <= ap_reg_ppstg_flag_d_min8_i_i_load_4_reg_5890_pp0_it11;
        ap_reg_ppstg_flag_d_min8_i_i_load_4_reg_5890_pp0_it13 <= ap_reg_ppstg_flag_d_min8_i_i_load_4_reg_5890_pp0_it12;
        ap_reg_ppstg_flag_d_min8_i_i_load_4_reg_5890_pp0_it8 <= flag_d_min8_i_i_load_4_reg_5890;
        ap_reg_ppstg_flag_d_min8_i_i_load_4_reg_5890_pp0_it9 <= ap_reg_ppstg_flag_d_min8_i_i_load_4_reg_5890_pp0_it8;
        ap_reg_ppstg_flag_d_min8_i_i_load_5_reg_5910_pp0_it10 <= ap_reg_ppstg_flag_d_min8_i_i_load_5_reg_5910_pp0_it9;
        ap_reg_ppstg_flag_d_min8_i_i_load_5_reg_5910_pp0_it11 <= ap_reg_ppstg_flag_d_min8_i_i_load_5_reg_5910_pp0_it10;
        ap_reg_ppstg_flag_d_min8_i_i_load_5_reg_5910_pp0_it12 <= ap_reg_ppstg_flag_d_min8_i_i_load_5_reg_5910_pp0_it11;
        ap_reg_ppstg_flag_d_min8_i_i_load_5_reg_5910_pp0_it13 <= ap_reg_ppstg_flag_d_min8_i_i_load_5_reg_5910_pp0_it12;
        ap_reg_ppstg_flag_d_min8_i_i_load_5_reg_5910_pp0_it14 <= ap_reg_ppstg_flag_d_min8_i_i_load_5_reg_5910_pp0_it13;
        ap_reg_ppstg_flag_d_min8_i_i_load_5_reg_5910_pp0_it15 <= ap_reg_ppstg_flag_d_min8_i_i_load_5_reg_5910_pp0_it14;
        ap_reg_ppstg_flag_d_min8_i_i_load_5_reg_5910_pp0_it8 <= flag_d_min8_i_i_load_5_reg_5910;
        ap_reg_ppstg_flag_d_min8_i_i_load_5_reg_5910_pp0_it9 <= ap_reg_ppstg_flag_d_min8_i_i_load_5_reg_5910_pp0_it8;
        ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it10 <= ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it9;
        ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it11 <= ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it10;
        ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it12 <= ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it11;
        ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it13 <= ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it12;
        ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it14 <= ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it13;
        ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it15 <= ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it14;
        ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it16 <= ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it15;
        ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it17 <= ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it16;
        ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it8 <= flag_d_min8_i_i_load_6_reg_5930;
        ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it9 <= ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it8;
        ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it10 <= ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it9;
        ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it11 <= ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it10;
        ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it12 <= ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it11;
        ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it13 <= ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it12;
        ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it14 <= ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it13;
        ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it15 <= ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it14;
        ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it16 <= ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it15;
        ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it17 <= ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it16;
        ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it18 <= ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it17;
        ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it19 <= ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it18;
        ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it8 <= flag_d_min8_i_i_load_7_reg_5950;
        ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it9 <= ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it8;
        ap_reg_ppstg_flag_d_min8_i_i_load_reg_5356_pp0_it5 <= flag_d_min8_i_i_load_reg_5356;
        ap_reg_ppstg_not_or_cond16_demorgan_reg_5623_pp0_it10 <= ap_reg_ppstg_not_or_cond16_demorgan_reg_5623_pp0_it9;
        ap_reg_ppstg_not_or_cond16_demorgan_reg_5623_pp0_it11 <= ap_reg_ppstg_not_or_cond16_demorgan_reg_5623_pp0_it10;
        ap_reg_ppstg_not_or_cond16_demorgan_reg_5623_pp0_it7 <= not_or_cond16_demorgan_reg_5623;
        ap_reg_ppstg_not_or_cond16_demorgan_reg_5623_pp0_it8 <= ap_reg_ppstg_not_or_cond16_demorgan_reg_5623_pp0_it7;
        ap_reg_ppstg_not_or_cond16_demorgan_reg_5623_pp0_it9 <= ap_reg_ppstg_not_or_cond16_demorgan_reg_5623_pp0_it8;
        ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it1 <= not_or_cond1_reg_4939;
        ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it10 <= ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it9;
        ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it11 <= ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it10;
        ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it12 <= ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it11;
        ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it13 <= ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it12;
        ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it14 <= ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it13;
        ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it15 <= ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it14;
        ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it16 <= ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it15;
        ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it17 <= ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it16;
        ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it18 <= ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it17;
        ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it19 <= ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it18;
        ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it2 <= ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it1;
        ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it20 <= ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it19;
        ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it21 <= ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it20;
        ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it22 <= ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it21;
        ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it3 <= ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it2;
        ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it4 <= ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it3;
        ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it5 <= ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it4;
        ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it6 <= ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it5;
        ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it7 <= ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it6;
        ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it8 <= ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it7;
        ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it9 <= ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it8;
        ap_reg_ppstg_not_or_cond2_demorgan_reg_5628_pp0_it10 <= ap_reg_ppstg_not_or_cond2_demorgan_reg_5628_pp0_it9;
        ap_reg_ppstg_not_or_cond2_demorgan_reg_5628_pp0_it11 <= ap_reg_ppstg_not_or_cond2_demorgan_reg_5628_pp0_it10;
        ap_reg_ppstg_not_or_cond2_demorgan_reg_5628_pp0_it7 <= not_or_cond2_demorgan_reg_5628;
        ap_reg_ppstg_not_or_cond2_demorgan_reg_5628_pp0_it8 <= ap_reg_ppstg_not_or_cond2_demorgan_reg_5628_pp0_it7;
        ap_reg_ppstg_not_or_cond2_demorgan_reg_5628_pp0_it9 <= ap_reg_ppstg_not_or_cond2_demorgan_reg_5628_pp0_it8;
        ap_reg_ppstg_not_or_cond3_demorgan_reg_5835_pp0_it10 <= ap_reg_ppstg_not_or_cond3_demorgan_reg_5835_pp0_it9;
        ap_reg_ppstg_not_or_cond3_demorgan_reg_5835_pp0_it11 <= ap_reg_ppstg_not_or_cond3_demorgan_reg_5835_pp0_it10;
        ap_reg_ppstg_not_or_cond3_demorgan_reg_5835_pp0_it8 <= not_or_cond3_demorgan_reg_5835;
        ap_reg_ppstg_not_or_cond3_demorgan_reg_5835_pp0_it9 <= ap_reg_ppstg_not_or_cond3_demorgan_reg_5835_pp0_it8;
        ap_reg_ppstg_not_or_cond4_demorgan_reg_5840_pp0_it10 <= ap_reg_ppstg_not_or_cond4_demorgan_reg_5840_pp0_it9;
        ap_reg_ppstg_not_or_cond4_demorgan_reg_5840_pp0_it11 <= ap_reg_ppstg_not_or_cond4_demorgan_reg_5840_pp0_it10;
        ap_reg_ppstg_not_or_cond4_demorgan_reg_5840_pp0_it12 <= ap_reg_ppstg_not_or_cond4_demorgan_reg_5840_pp0_it11;
        ap_reg_ppstg_not_or_cond4_demorgan_reg_5840_pp0_it8 <= not_or_cond4_demorgan_reg_5840;
        ap_reg_ppstg_not_or_cond4_demorgan_reg_5840_pp0_it9 <= ap_reg_ppstg_not_or_cond4_demorgan_reg_5840_pp0_it8;
        ap_reg_ppstg_not_or_cond5_reg_6133_pp0_it10 <= not_or_cond5_reg_6133;
        ap_reg_ppstg_not_or_cond5_reg_6133_pp0_it11 <= ap_reg_ppstg_not_or_cond5_reg_6133_pp0_it10;
        ap_reg_ppstg_not_or_cond5_reg_6133_pp0_it12 <= ap_reg_ppstg_not_or_cond5_reg_6133_pp0_it11;
        ap_reg_ppstg_not_or_cond5_reg_6133_pp0_it13 <= ap_reg_ppstg_not_or_cond5_reg_6133_pp0_it12;
        ap_reg_ppstg_not_or_cond8_demorgan_reg_5798_pp0_it10 <= ap_reg_ppstg_not_or_cond8_demorgan_reg_5798_pp0_it9;
        ap_reg_ppstg_not_or_cond8_demorgan_reg_5798_pp0_it11 <= ap_reg_ppstg_not_or_cond8_demorgan_reg_5798_pp0_it10;
        ap_reg_ppstg_not_or_cond8_demorgan_reg_5798_pp0_it12 <= ap_reg_ppstg_not_or_cond8_demorgan_reg_5798_pp0_it11;
        ap_reg_ppstg_not_or_cond8_demorgan_reg_5798_pp0_it8 <= not_or_cond8_demorgan_reg_5798;
        ap_reg_ppstg_not_or_cond8_demorgan_reg_5798_pp0_it9 <= ap_reg_ppstg_not_or_cond8_demorgan_reg_5798_pp0_it8;
        ap_reg_ppstg_not_or_cond9_demorgan_reg_5845_pp0_it10 <= ap_reg_ppstg_not_or_cond9_demorgan_reg_5845_pp0_it9;
        ap_reg_ppstg_not_or_cond9_demorgan_reg_5845_pp0_it11 <= ap_reg_ppstg_not_or_cond9_demorgan_reg_5845_pp0_it10;
        ap_reg_ppstg_not_or_cond9_demorgan_reg_5845_pp0_it12 <= ap_reg_ppstg_not_or_cond9_demorgan_reg_5845_pp0_it11;
        ap_reg_ppstg_not_or_cond9_demorgan_reg_5845_pp0_it13 <= ap_reg_ppstg_not_or_cond9_demorgan_reg_5845_pp0_it12;
        ap_reg_ppstg_not_or_cond9_demorgan_reg_5845_pp0_it8 <= not_or_cond9_demorgan_reg_5845;
        ap_reg_ppstg_not_or_cond9_demorgan_reg_5845_pp0_it9 <= ap_reg_ppstg_not_or_cond9_demorgan_reg_5845_pp0_it8;
        ap_reg_ppstg_not_or_cond_demorgan_reg_5818_pp0_it10 <= ap_reg_ppstg_not_or_cond_demorgan_reg_5818_pp0_it9;
        ap_reg_ppstg_not_or_cond_demorgan_reg_5818_pp0_it11 <= ap_reg_ppstg_not_or_cond_demorgan_reg_5818_pp0_it10;
        ap_reg_ppstg_not_or_cond_demorgan_reg_5818_pp0_it12 <= ap_reg_ppstg_not_or_cond_demorgan_reg_5818_pp0_it11;
        ap_reg_ppstg_not_or_cond_demorgan_reg_5818_pp0_it13 <= ap_reg_ppstg_not_or_cond_demorgan_reg_5818_pp0_it12;
        ap_reg_ppstg_not_or_cond_demorgan_reg_5818_pp0_it8 <= not_or_cond_demorgan_reg_5818;
        ap_reg_ppstg_not_or_cond_demorgan_reg_5818_pp0_it9 <= ap_reg_ppstg_not_or_cond_demorgan_reg_5818_pp0_it8;
        ap_reg_ppstg_notrhs_reg_4934_pp0_it1 <= notrhs_reg_4934;
        ap_reg_ppstg_notrhs_reg_4934_pp0_it10 <= ap_reg_ppstg_notrhs_reg_4934_pp0_it9;
        ap_reg_ppstg_notrhs_reg_4934_pp0_it11 <= ap_reg_ppstg_notrhs_reg_4934_pp0_it10;
        ap_reg_ppstg_notrhs_reg_4934_pp0_it12 <= ap_reg_ppstg_notrhs_reg_4934_pp0_it11;
        ap_reg_ppstg_notrhs_reg_4934_pp0_it13 <= ap_reg_ppstg_notrhs_reg_4934_pp0_it12;
        ap_reg_ppstg_notrhs_reg_4934_pp0_it14 <= ap_reg_ppstg_notrhs_reg_4934_pp0_it13;
        ap_reg_ppstg_notrhs_reg_4934_pp0_it15 <= ap_reg_ppstg_notrhs_reg_4934_pp0_it14;
        ap_reg_ppstg_notrhs_reg_4934_pp0_it2 <= ap_reg_ppstg_notrhs_reg_4934_pp0_it1;
        ap_reg_ppstg_notrhs_reg_4934_pp0_it3 <= ap_reg_ppstg_notrhs_reg_4934_pp0_it2;
        ap_reg_ppstg_notrhs_reg_4934_pp0_it4 <= ap_reg_ppstg_notrhs_reg_4934_pp0_it3;
        ap_reg_ppstg_notrhs_reg_4934_pp0_it5 <= ap_reg_ppstg_notrhs_reg_4934_pp0_it4;
        ap_reg_ppstg_notrhs_reg_4934_pp0_it6 <= ap_reg_ppstg_notrhs_reg_4934_pp0_it5;
        ap_reg_ppstg_notrhs_reg_4934_pp0_it7 <= ap_reg_ppstg_notrhs_reg_4934_pp0_it6;
        ap_reg_ppstg_notrhs_reg_4934_pp0_it8 <= ap_reg_ppstg_notrhs_reg_4934_pp0_it7;
        ap_reg_ppstg_notrhs_reg_4934_pp0_it9 <= ap_reg_ppstg_notrhs_reg_4934_pp0_it8;
        ap_reg_ppstg_or_cond1_reg_5586_pp0_it10 <= ap_reg_ppstg_or_cond1_reg_5586_pp0_it9;
        ap_reg_ppstg_or_cond1_reg_5586_pp0_it7 <= or_cond1_reg_5586;
        ap_reg_ppstg_or_cond1_reg_5586_pp0_it8 <= ap_reg_ppstg_or_cond1_reg_5586_pp0_it7;
        ap_reg_ppstg_or_cond1_reg_5586_pp0_it9 <= ap_reg_ppstg_or_cond1_reg_5586_pp0_it8;
        ap_reg_ppstg_or_cond2_reg_5592_pp0_it10 <= ap_reg_ppstg_or_cond2_reg_5592_pp0_it9;
        ap_reg_ppstg_or_cond2_reg_5592_pp0_it7 <= or_cond2_reg_5592;
        ap_reg_ppstg_or_cond2_reg_5592_pp0_it8 <= ap_reg_ppstg_or_cond2_reg_5592_pp0_it7;
        ap_reg_ppstg_or_cond2_reg_5592_pp0_it9 <= ap_reg_ppstg_or_cond2_reg_5592_pp0_it8;
        ap_reg_ppstg_or_cond3_reg_5783_pp0_it10 <= ap_reg_ppstg_or_cond3_reg_5783_pp0_it9;
        ap_reg_ppstg_or_cond3_reg_5783_pp0_it11 <= ap_reg_ppstg_or_cond3_reg_5783_pp0_it10;
        ap_reg_ppstg_or_cond3_reg_5783_pp0_it8 <= or_cond3_reg_5783;
        ap_reg_ppstg_or_cond3_reg_5783_pp0_it9 <= ap_reg_ppstg_or_cond3_reg_5783_pp0_it8;
        ap_reg_ppstg_or_cond4_reg_5788_pp0_it10 <= ap_reg_ppstg_or_cond4_reg_5788_pp0_it9;
        ap_reg_ppstg_or_cond4_reg_5788_pp0_it11 <= ap_reg_ppstg_or_cond4_reg_5788_pp0_it10;
        ap_reg_ppstg_or_cond4_reg_5788_pp0_it8 <= or_cond4_reg_5788;
        ap_reg_ppstg_or_cond4_reg_5788_pp0_it9 <= ap_reg_ppstg_or_cond4_reg_5788_pp0_it8;
        ap_reg_ppstg_or_cond7_reg_4949_pp0_it1 <= or_cond7_reg_4949;
        ap_reg_ppstg_or_cond7_reg_4949_pp0_it10 <= ap_reg_ppstg_or_cond7_reg_4949_pp0_it9;
        ap_reg_ppstg_or_cond7_reg_4949_pp0_it11 <= ap_reg_ppstg_or_cond7_reg_4949_pp0_it10;
        ap_reg_ppstg_or_cond7_reg_4949_pp0_it12 <= ap_reg_ppstg_or_cond7_reg_4949_pp0_it11;
        ap_reg_ppstg_or_cond7_reg_4949_pp0_it13 <= ap_reg_ppstg_or_cond7_reg_4949_pp0_it12;
        ap_reg_ppstg_or_cond7_reg_4949_pp0_it14 <= ap_reg_ppstg_or_cond7_reg_4949_pp0_it13;
        ap_reg_ppstg_or_cond7_reg_4949_pp0_it15 <= ap_reg_ppstg_or_cond7_reg_4949_pp0_it14;
        ap_reg_ppstg_or_cond7_reg_4949_pp0_it16 <= ap_reg_ppstg_or_cond7_reg_4949_pp0_it15;
        ap_reg_ppstg_or_cond7_reg_4949_pp0_it17 <= ap_reg_ppstg_or_cond7_reg_4949_pp0_it16;
        ap_reg_ppstg_or_cond7_reg_4949_pp0_it18 <= ap_reg_ppstg_or_cond7_reg_4949_pp0_it17;
        ap_reg_ppstg_or_cond7_reg_4949_pp0_it19 <= ap_reg_ppstg_or_cond7_reg_4949_pp0_it18;
        ap_reg_ppstg_or_cond7_reg_4949_pp0_it2 <= ap_reg_ppstg_or_cond7_reg_4949_pp0_it1;
        ap_reg_ppstg_or_cond7_reg_4949_pp0_it20 <= ap_reg_ppstg_or_cond7_reg_4949_pp0_it19;
        ap_reg_ppstg_or_cond7_reg_4949_pp0_it21 <= ap_reg_ppstg_or_cond7_reg_4949_pp0_it20;
        ap_reg_ppstg_or_cond7_reg_4949_pp0_it22 <= ap_reg_ppstg_or_cond7_reg_4949_pp0_it21;
        ap_reg_ppstg_or_cond7_reg_4949_pp0_it23 <= ap_reg_ppstg_or_cond7_reg_4949_pp0_it22;
        ap_reg_ppstg_or_cond7_reg_4949_pp0_it3 <= ap_reg_ppstg_or_cond7_reg_4949_pp0_it2;
        ap_reg_ppstg_or_cond7_reg_4949_pp0_it4 <= ap_reg_ppstg_or_cond7_reg_4949_pp0_it3;
        ap_reg_ppstg_or_cond7_reg_4949_pp0_it5 <= ap_reg_ppstg_or_cond7_reg_4949_pp0_it4;
        ap_reg_ppstg_or_cond7_reg_4949_pp0_it6 <= ap_reg_ppstg_or_cond7_reg_4949_pp0_it5;
        ap_reg_ppstg_or_cond7_reg_4949_pp0_it7 <= ap_reg_ppstg_or_cond7_reg_4949_pp0_it6;
        ap_reg_ppstg_or_cond7_reg_4949_pp0_it8 <= ap_reg_ppstg_or_cond7_reg_4949_pp0_it7;
        ap_reg_ppstg_or_cond7_reg_4949_pp0_it9 <= ap_reg_ppstg_or_cond7_reg_4949_pp0_it8;
        ap_reg_ppstg_or_cond8_reg_5793_pp0_it10 <= ap_reg_ppstg_or_cond8_reg_5793_pp0_it9;
        ap_reg_ppstg_or_cond8_reg_5793_pp0_it11 <= ap_reg_ppstg_or_cond8_reg_5793_pp0_it10;
        ap_reg_ppstg_or_cond8_reg_5793_pp0_it12 <= ap_reg_ppstg_or_cond8_reg_5793_pp0_it11;
        ap_reg_ppstg_or_cond8_reg_5793_pp0_it8 <= or_cond8_reg_5793;
        ap_reg_ppstg_or_cond8_reg_5793_pp0_it9 <= ap_reg_ppstg_or_cond8_reg_5793_pp0_it8;
        ap_reg_ppstg_or_cond9_reg_5803_pp0_it10 <= ap_reg_ppstg_or_cond9_reg_5803_pp0_it9;
        ap_reg_ppstg_or_cond9_reg_5803_pp0_it11 <= ap_reg_ppstg_or_cond9_reg_5803_pp0_it10;
        ap_reg_ppstg_or_cond9_reg_5803_pp0_it12 <= ap_reg_ppstg_or_cond9_reg_5803_pp0_it11;
        ap_reg_ppstg_or_cond9_reg_5803_pp0_it8 <= or_cond9_reg_5803;
        ap_reg_ppstg_or_cond9_reg_5803_pp0_it9 <= ap_reg_ppstg_or_cond9_reg_5803_pp0_it8;
        ap_reg_ppstg_or_cond_reg_4882_pp0_it1 <= or_cond_reg_4882;
        ap_reg_ppstg_or_cond_reg_4882_pp0_it2 <= ap_reg_ppstg_or_cond_reg_4882_pp0_it1;
        ap_reg_ppstg_sel_tmp54_reg_6596_pp0_it17 <= sel_tmp54_reg_6596;
        ap_reg_ppstg_sel_tmp54_reg_6596_pp0_it18 <= ap_reg_ppstg_sel_tmp54_reg_6596_pp0_it17;
        ap_reg_ppstg_sel_tmp54_reg_6596_pp0_it19 <= ap_reg_ppstg_sel_tmp54_reg_6596_pp0_it18;
        ap_reg_ppstg_sel_tmp54_reg_6596_pp0_it20 <= ap_reg_ppstg_sel_tmp54_reg_6596_pp0_it19;
        ap_reg_ppstg_sel_tmp54_reg_6596_pp0_it21 <= ap_reg_ppstg_sel_tmp54_reg_6596_pp0_it20;
        ap_reg_ppstg_sel_tmp54_reg_6596_pp0_it22 <= ap_reg_ppstg_sel_tmp54_reg_6596_pp0_it21;
        ap_reg_ppstg_tmp12_reg_6438_pp0_it14 <= tmp12_reg_6438;
        ap_reg_ppstg_tmp13_reg_6322_pp0_it12 <= tmp13_reg_6322;
        ap_reg_ppstg_tmp21_reg_4944_pp0_it1 <= tmp21_reg_4944;
        ap_reg_ppstg_tmp21_reg_4944_pp0_it10 <= ap_reg_ppstg_tmp21_reg_4944_pp0_it9;
        ap_reg_ppstg_tmp21_reg_4944_pp0_it11 <= ap_reg_ppstg_tmp21_reg_4944_pp0_it10;
        ap_reg_ppstg_tmp21_reg_4944_pp0_it12 <= ap_reg_ppstg_tmp21_reg_4944_pp0_it11;
        ap_reg_ppstg_tmp21_reg_4944_pp0_it13 <= ap_reg_ppstg_tmp21_reg_4944_pp0_it12;
        ap_reg_ppstg_tmp21_reg_4944_pp0_it14 <= ap_reg_ppstg_tmp21_reg_4944_pp0_it13;
        ap_reg_ppstg_tmp21_reg_4944_pp0_it15 <= ap_reg_ppstg_tmp21_reg_4944_pp0_it14;
        ap_reg_ppstg_tmp21_reg_4944_pp0_it16 <= ap_reg_ppstg_tmp21_reg_4944_pp0_it15;
        ap_reg_ppstg_tmp21_reg_4944_pp0_it17 <= ap_reg_ppstg_tmp21_reg_4944_pp0_it16;
        ap_reg_ppstg_tmp21_reg_4944_pp0_it18 <= ap_reg_ppstg_tmp21_reg_4944_pp0_it17;
        ap_reg_ppstg_tmp21_reg_4944_pp0_it19 <= ap_reg_ppstg_tmp21_reg_4944_pp0_it18;
        ap_reg_ppstg_tmp21_reg_4944_pp0_it2 <= ap_reg_ppstg_tmp21_reg_4944_pp0_it1;
        ap_reg_ppstg_tmp21_reg_4944_pp0_it20 <= ap_reg_ppstg_tmp21_reg_4944_pp0_it19;
        ap_reg_ppstg_tmp21_reg_4944_pp0_it21 <= ap_reg_ppstg_tmp21_reg_4944_pp0_it20;
        ap_reg_ppstg_tmp21_reg_4944_pp0_it3 <= ap_reg_ppstg_tmp21_reg_4944_pp0_it2;
        ap_reg_ppstg_tmp21_reg_4944_pp0_it4 <= ap_reg_ppstg_tmp21_reg_4944_pp0_it3;
        ap_reg_ppstg_tmp21_reg_4944_pp0_it5 <= ap_reg_ppstg_tmp21_reg_4944_pp0_it4;
        ap_reg_ppstg_tmp21_reg_4944_pp0_it6 <= ap_reg_ppstg_tmp21_reg_4944_pp0_it5;
        ap_reg_ppstg_tmp21_reg_4944_pp0_it7 <= ap_reg_ppstg_tmp21_reg_4944_pp0_it6;
        ap_reg_ppstg_tmp21_reg_4944_pp0_it8 <= ap_reg_ppstg_tmp21_reg_4944_pp0_it7;
        ap_reg_ppstg_tmp21_reg_4944_pp0_it9 <= ap_reg_ppstg_tmp21_reg_4944_pp0_it8;
        ap_reg_ppstg_tmp3_reg_6317_pp0_it12 <= tmp3_reg_6317;
        ap_reg_ppstg_tmp3_reg_6317_pp0_it13 <= ap_reg_ppstg_tmp3_reg_6317_pp0_it12;
        ap_reg_ppstg_tmp3_reg_6317_pp0_it14 <= ap_reg_ppstg_tmp3_reg_6317_pp0_it13;
        ap_reg_ppstg_tmp3_reg_6317_pp0_it15 <= ap_reg_ppstg_tmp3_reg_6317_pp0_it14;
        ap_reg_ppstg_tmp6_reg_6186_pp0_it10 <= tmp6_reg_6186;
        ap_reg_ppstg_tmp_28_cast_reg_4988_pp0_it3[0] <= tmp_28_cast_reg_4988[0];
ap_reg_ppstg_tmp_28_cast_reg_4988_pp0_it3[1] <= tmp_28_cast_reg_4988[1];
ap_reg_ppstg_tmp_28_cast_reg_4988_pp0_it3[2] <= tmp_28_cast_reg_4988[2];
ap_reg_ppstg_tmp_28_cast_reg_4988_pp0_it3[3] <= tmp_28_cast_reg_4988[3];
ap_reg_ppstg_tmp_28_cast_reg_4988_pp0_it3[4] <= tmp_28_cast_reg_4988[4];
ap_reg_ppstg_tmp_28_cast_reg_4988_pp0_it3[5] <= tmp_28_cast_reg_4988[5];
ap_reg_ppstg_tmp_28_cast_reg_4988_pp0_it3[6] <= tmp_28_cast_reg_4988[6];
ap_reg_ppstg_tmp_28_cast_reg_4988_pp0_it3[7] <= tmp_28_cast_reg_4988[7];
        ap_reg_ppstg_tmp_3_reg_4873_pp0_it1 <= tmp_3_reg_4873;
        ap_reg_ppstg_tmp_3_reg_4873_pp0_it10 <= ap_reg_ppstg_tmp_3_reg_4873_pp0_it9;
        ap_reg_ppstg_tmp_3_reg_4873_pp0_it11 <= ap_reg_ppstg_tmp_3_reg_4873_pp0_it10;
        ap_reg_ppstg_tmp_3_reg_4873_pp0_it12 <= ap_reg_ppstg_tmp_3_reg_4873_pp0_it11;
        ap_reg_ppstg_tmp_3_reg_4873_pp0_it13 <= ap_reg_ppstg_tmp_3_reg_4873_pp0_it12;
        ap_reg_ppstg_tmp_3_reg_4873_pp0_it14 <= ap_reg_ppstg_tmp_3_reg_4873_pp0_it13;
        ap_reg_ppstg_tmp_3_reg_4873_pp0_it15 <= ap_reg_ppstg_tmp_3_reg_4873_pp0_it14;
        ap_reg_ppstg_tmp_3_reg_4873_pp0_it16 <= ap_reg_ppstg_tmp_3_reg_4873_pp0_it15;
        ap_reg_ppstg_tmp_3_reg_4873_pp0_it17 <= ap_reg_ppstg_tmp_3_reg_4873_pp0_it16;
        ap_reg_ppstg_tmp_3_reg_4873_pp0_it18 <= ap_reg_ppstg_tmp_3_reg_4873_pp0_it17;
        ap_reg_ppstg_tmp_3_reg_4873_pp0_it19 <= ap_reg_ppstg_tmp_3_reg_4873_pp0_it18;
        ap_reg_ppstg_tmp_3_reg_4873_pp0_it2 <= ap_reg_ppstg_tmp_3_reg_4873_pp0_it1;
        ap_reg_ppstg_tmp_3_reg_4873_pp0_it20 <= ap_reg_ppstg_tmp_3_reg_4873_pp0_it19;
        ap_reg_ppstg_tmp_3_reg_4873_pp0_it21 <= ap_reg_ppstg_tmp_3_reg_4873_pp0_it20;
        ap_reg_ppstg_tmp_3_reg_4873_pp0_it22 <= ap_reg_ppstg_tmp_3_reg_4873_pp0_it21;
        ap_reg_ppstg_tmp_3_reg_4873_pp0_it23 <= ap_reg_ppstg_tmp_3_reg_4873_pp0_it22;
        ap_reg_ppstg_tmp_3_reg_4873_pp0_it3 <= ap_reg_ppstg_tmp_3_reg_4873_pp0_it2;
        ap_reg_ppstg_tmp_3_reg_4873_pp0_it4 <= ap_reg_ppstg_tmp_3_reg_4873_pp0_it3;
        ap_reg_ppstg_tmp_3_reg_4873_pp0_it5 <= ap_reg_ppstg_tmp_3_reg_4873_pp0_it4;
        ap_reg_ppstg_tmp_3_reg_4873_pp0_it6 <= ap_reg_ppstg_tmp_3_reg_4873_pp0_it5;
        ap_reg_ppstg_tmp_3_reg_4873_pp0_it7 <= ap_reg_ppstg_tmp_3_reg_4873_pp0_it6;
        ap_reg_ppstg_tmp_3_reg_4873_pp0_it8 <= ap_reg_ppstg_tmp_3_reg_4873_pp0_it7;
        ap_reg_ppstg_tmp_3_reg_4873_pp0_it9 <= ap_reg_ppstg_tmp_3_reg_4873_pp0_it8;
        ap_reg_ppstg_vt1_10_reg_5070_pp0_it10 <= ap_reg_ppstg_vt1_10_reg_5070_pp0_it9;
        ap_reg_ppstg_vt1_10_reg_5070_pp0_it11 <= ap_reg_ppstg_vt1_10_reg_5070_pp0_it10;
        ap_reg_ppstg_vt1_10_reg_5070_pp0_it12 <= ap_reg_ppstg_vt1_10_reg_5070_pp0_it11;
        ap_reg_ppstg_vt1_10_reg_5070_pp0_it13 <= ap_reg_ppstg_vt1_10_reg_5070_pp0_it12;
        ap_reg_ppstg_vt1_10_reg_5070_pp0_it14 <= ap_reg_ppstg_vt1_10_reg_5070_pp0_it13;
        ap_reg_ppstg_vt1_10_reg_5070_pp0_it15 <= ap_reg_ppstg_vt1_10_reg_5070_pp0_it14;
        ap_reg_ppstg_vt1_10_reg_5070_pp0_it16 <= ap_reg_ppstg_vt1_10_reg_5070_pp0_it15;
        ap_reg_ppstg_vt1_10_reg_5070_pp0_it17 <= ap_reg_ppstg_vt1_10_reg_5070_pp0_it16;
        ap_reg_ppstg_vt1_10_reg_5070_pp0_it18 <= ap_reg_ppstg_vt1_10_reg_5070_pp0_it17;
        ap_reg_ppstg_vt1_10_reg_5070_pp0_it3 <= vt1_10_reg_5070;
        ap_reg_ppstg_vt1_10_reg_5070_pp0_it4 <= ap_reg_ppstg_vt1_10_reg_5070_pp0_it3;
        ap_reg_ppstg_vt1_10_reg_5070_pp0_it5 <= ap_reg_ppstg_vt1_10_reg_5070_pp0_it4;
        ap_reg_ppstg_vt1_10_reg_5070_pp0_it6 <= ap_reg_ppstg_vt1_10_reg_5070_pp0_it5;
        ap_reg_ppstg_vt1_10_reg_5070_pp0_it7 <= ap_reg_ppstg_vt1_10_reg_5070_pp0_it6;
        ap_reg_ppstg_vt1_10_reg_5070_pp0_it8 <= ap_reg_ppstg_vt1_10_reg_5070_pp0_it7;
        ap_reg_ppstg_vt1_10_reg_5070_pp0_it9 <= ap_reg_ppstg_vt1_10_reg_5070_pp0_it8;
        ap_reg_ppstg_vt1_12_reg_5084_pp0_it10 <= ap_reg_ppstg_vt1_12_reg_5084_pp0_it9;
        ap_reg_ppstg_vt1_12_reg_5084_pp0_it11 <= ap_reg_ppstg_vt1_12_reg_5084_pp0_it10;
        ap_reg_ppstg_vt1_12_reg_5084_pp0_it3 <= vt1_12_reg_5084;
        ap_reg_ppstg_vt1_12_reg_5084_pp0_it4 <= ap_reg_ppstg_vt1_12_reg_5084_pp0_it3;
        ap_reg_ppstg_vt1_12_reg_5084_pp0_it5 <= ap_reg_ppstg_vt1_12_reg_5084_pp0_it4;
        ap_reg_ppstg_vt1_12_reg_5084_pp0_it6 <= ap_reg_ppstg_vt1_12_reg_5084_pp0_it5;
        ap_reg_ppstg_vt1_12_reg_5084_pp0_it7 <= ap_reg_ppstg_vt1_12_reg_5084_pp0_it6;
        ap_reg_ppstg_vt1_12_reg_5084_pp0_it8 <= ap_reg_ppstg_vt1_12_reg_5084_pp0_it7;
        ap_reg_ppstg_vt1_12_reg_5084_pp0_it9 <= ap_reg_ppstg_vt1_12_reg_5084_pp0_it8;
        ap_reg_ppstg_vt1_14_reg_5098_pp0_it10 <= ap_reg_ppstg_vt1_14_reg_5098_pp0_it9;
        ap_reg_ppstg_vt1_14_reg_5098_pp0_it11 <= ap_reg_ppstg_vt1_14_reg_5098_pp0_it10;
        ap_reg_ppstg_vt1_14_reg_5098_pp0_it12 <= ap_reg_ppstg_vt1_14_reg_5098_pp0_it11;
        ap_reg_ppstg_vt1_14_reg_5098_pp0_it13 <= ap_reg_ppstg_vt1_14_reg_5098_pp0_it12;
        ap_reg_ppstg_vt1_14_reg_5098_pp0_it14 <= ap_reg_ppstg_vt1_14_reg_5098_pp0_it13;
        ap_reg_ppstg_vt1_14_reg_5098_pp0_it15 <= ap_reg_ppstg_vt1_14_reg_5098_pp0_it14;
        ap_reg_ppstg_vt1_14_reg_5098_pp0_it16 <= ap_reg_ppstg_vt1_14_reg_5098_pp0_it15;
        ap_reg_ppstg_vt1_14_reg_5098_pp0_it17 <= ap_reg_ppstg_vt1_14_reg_5098_pp0_it16;
        ap_reg_ppstg_vt1_14_reg_5098_pp0_it18 <= ap_reg_ppstg_vt1_14_reg_5098_pp0_it17;
        ap_reg_ppstg_vt1_14_reg_5098_pp0_it19 <= ap_reg_ppstg_vt1_14_reg_5098_pp0_it18;
        ap_reg_ppstg_vt1_14_reg_5098_pp0_it20 <= ap_reg_ppstg_vt1_14_reg_5098_pp0_it19;
        ap_reg_ppstg_vt1_14_reg_5098_pp0_it3 <= vt1_14_reg_5098;
        ap_reg_ppstg_vt1_14_reg_5098_pp0_it4 <= ap_reg_ppstg_vt1_14_reg_5098_pp0_it3;
        ap_reg_ppstg_vt1_14_reg_5098_pp0_it5 <= ap_reg_ppstg_vt1_14_reg_5098_pp0_it4;
        ap_reg_ppstg_vt1_14_reg_5098_pp0_it6 <= ap_reg_ppstg_vt1_14_reg_5098_pp0_it5;
        ap_reg_ppstg_vt1_14_reg_5098_pp0_it7 <= ap_reg_ppstg_vt1_14_reg_5098_pp0_it6;
        ap_reg_ppstg_vt1_14_reg_5098_pp0_it8 <= ap_reg_ppstg_vt1_14_reg_5098_pp0_it7;
        ap_reg_ppstg_vt1_14_reg_5098_pp0_it9 <= ap_reg_ppstg_vt1_14_reg_5098_pp0_it8;
        ap_reg_ppstg_vt1_1_reg_5540_pp0_it7 <= vt1_1_reg_5540;
        ap_reg_ppstg_vt1_1_reg_5540_pp0_it8 <= ap_reg_ppstg_vt1_1_reg_5540_pp0_it7;
        ap_reg_ppstg_vt1_1_reg_5540_pp0_it9 <= ap_reg_ppstg_vt1_1_reg_5540_pp0_it8;
        ap_reg_ppstg_vt1_2_reg_5014_pp0_it10 <= ap_reg_ppstg_vt1_2_reg_5014_pp0_it9;
        ap_reg_ppstg_vt1_2_reg_5014_pp0_it11 <= ap_reg_ppstg_vt1_2_reg_5014_pp0_it10;
        ap_reg_ppstg_vt1_2_reg_5014_pp0_it12 <= ap_reg_ppstg_vt1_2_reg_5014_pp0_it11;
        ap_reg_ppstg_vt1_2_reg_5014_pp0_it13 <= ap_reg_ppstg_vt1_2_reg_5014_pp0_it12;
        ap_reg_ppstg_vt1_2_reg_5014_pp0_it14 <= ap_reg_ppstg_vt1_2_reg_5014_pp0_it13;
        ap_reg_ppstg_vt1_2_reg_5014_pp0_it3 <= vt1_2_reg_5014;
        ap_reg_ppstg_vt1_2_reg_5014_pp0_it4 <= ap_reg_ppstg_vt1_2_reg_5014_pp0_it3;
        ap_reg_ppstg_vt1_2_reg_5014_pp0_it5 <= ap_reg_ppstg_vt1_2_reg_5014_pp0_it4;
        ap_reg_ppstg_vt1_2_reg_5014_pp0_it6 <= ap_reg_ppstg_vt1_2_reg_5014_pp0_it5;
        ap_reg_ppstg_vt1_2_reg_5014_pp0_it7 <= ap_reg_ppstg_vt1_2_reg_5014_pp0_it6;
        ap_reg_ppstg_vt1_2_reg_5014_pp0_it8 <= ap_reg_ppstg_vt1_2_reg_5014_pp0_it7;
        ap_reg_ppstg_vt1_2_reg_5014_pp0_it9 <= ap_reg_ppstg_vt1_2_reg_5014_pp0_it8;
        ap_reg_ppstg_vt1_4_reg_5028_pp0_it3 <= vt1_4_reg_5028;
        ap_reg_ppstg_vt1_4_reg_5028_pp0_it4 <= ap_reg_ppstg_vt1_4_reg_5028_pp0_it3;
        ap_reg_ppstg_vt1_4_reg_5028_pp0_it5 <= ap_reg_ppstg_vt1_4_reg_5028_pp0_it4;
        ap_reg_ppstg_vt1_4_reg_5028_pp0_it6 <= ap_reg_ppstg_vt1_4_reg_5028_pp0_it5;
        ap_reg_ppstg_vt1_4_reg_5028_pp0_it7 <= ap_reg_ppstg_vt1_4_reg_5028_pp0_it6;
        ap_reg_ppstg_vt1_6_reg_5042_pp0_it10 <= ap_reg_ppstg_vt1_6_reg_5042_pp0_it9;
        ap_reg_ppstg_vt1_6_reg_5042_pp0_it11 <= ap_reg_ppstg_vt1_6_reg_5042_pp0_it10;
        ap_reg_ppstg_vt1_6_reg_5042_pp0_it12 <= ap_reg_ppstg_vt1_6_reg_5042_pp0_it11;
        ap_reg_ppstg_vt1_6_reg_5042_pp0_it13 <= ap_reg_ppstg_vt1_6_reg_5042_pp0_it12;
        ap_reg_ppstg_vt1_6_reg_5042_pp0_it14 <= ap_reg_ppstg_vt1_6_reg_5042_pp0_it13;
        ap_reg_ppstg_vt1_6_reg_5042_pp0_it15 <= ap_reg_ppstg_vt1_6_reg_5042_pp0_it14;
        ap_reg_ppstg_vt1_6_reg_5042_pp0_it16 <= ap_reg_ppstg_vt1_6_reg_5042_pp0_it15;
        ap_reg_ppstg_vt1_6_reg_5042_pp0_it3 <= vt1_6_reg_5042;
        ap_reg_ppstg_vt1_6_reg_5042_pp0_it4 <= ap_reg_ppstg_vt1_6_reg_5042_pp0_it3;
        ap_reg_ppstg_vt1_6_reg_5042_pp0_it5 <= ap_reg_ppstg_vt1_6_reg_5042_pp0_it4;
        ap_reg_ppstg_vt1_6_reg_5042_pp0_it6 <= ap_reg_ppstg_vt1_6_reg_5042_pp0_it5;
        ap_reg_ppstg_vt1_6_reg_5042_pp0_it7 <= ap_reg_ppstg_vt1_6_reg_5042_pp0_it6;
        ap_reg_ppstg_vt1_6_reg_5042_pp0_it8 <= ap_reg_ppstg_vt1_6_reg_5042_pp0_it7;
        ap_reg_ppstg_vt1_6_reg_5042_pp0_it9 <= ap_reg_ppstg_vt1_6_reg_5042_pp0_it8;
        ap_reg_ppstg_vt1_8_reg_5056_pp0_it3 <= vt1_8_reg_5056;
        ap_reg_ppstg_vt1_8_reg_5056_pp0_it4 <= ap_reg_ppstg_vt1_8_reg_5056_pp0_it3;
        ap_reg_ppstg_vt1_8_reg_5056_pp0_it5 <= ap_reg_ppstg_vt1_8_reg_5056_pp0_it4;
        ap_reg_ppstg_vt1_8_reg_5056_pp0_it6 <= ap_reg_ppstg_vt1_8_reg_5056_pp0_it5;
        ap_reg_ppstg_vt1_8_reg_5056_pp0_it7 <= ap_reg_ppstg_vt1_8_reg_5056_pp0_it6;
        ap_reg_ppstg_vt1_8_reg_5056_pp0_it8 <= ap_reg_ppstg_vt1_8_reg_5056_pp0_it7;
        ap_reg_ppstg_vt1_8_reg_5056_pp0_it9 <= ap_reg_ppstg_vt1_8_reg_5056_pp0_it8;
        ap_reg_ppstg_vt1_reg_5224_pp0_it5 <= vt1_reg_5224;
        ap_reg_ppstg_vt2_10_reg_5298_pp0_it10 <= ap_reg_ppstg_vt2_10_reg_5298_pp0_it9;
        ap_reg_ppstg_vt2_10_reg_5298_pp0_it5 <= vt2_10_reg_5298;
        ap_reg_ppstg_vt2_10_reg_5298_pp0_it6 <= ap_reg_ppstg_vt2_10_reg_5298_pp0_it5;
        ap_reg_ppstg_vt2_10_reg_5298_pp0_it7 <= ap_reg_ppstg_vt2_10_reg_5298_pp0_it6;
        ap_reg_ppstg_vt2_10_reg_5298_pp0_it8 <= ap_reg_ppstg_vt2_10_reg_5298_pp0_it7;
        ap_reg_ppstg_vt2_10_reg_5298_pp0_it9 <= ap_reg_ppstg_vt2_10_reg_5298_pp0_it8;
        ap_reg_ppstg_vt2_12_reg_5314_pp0_it10 <= ap_reg_ppstg_vt2_12_reg_5314_pp0_it9;
        ap_reg_ppstg_vt2_12_reg_5314_pp0_it11 <= ap_reg_ppstg_vt2_12_reg_5314_pp0_it10;
        ap_reg_ppstg_vt2_12_reg_5314_pp0_it12 <= ap_reg_ppstg_vt2_12_reg_5314_pp0_it11;
        ap_reg_ppstg_vt2_12_reg_5314_pp0_it13 <= ap_reg_ppstg_vt2_12_reg_5314_pp0_it12;
        ap_reg_ppstg_vt2_12_reg_5314_pp0_it14 <= ap_reg_ppstg_vt2_12_reg_5314_pp0_it13;
        ap_reg_ppstg_vt2_12_reg_5314_pp0_it15 <= ap_reg_ppstg_vt2_12_reg_5314_pp0_it14;
        ap_reg_ppstg_vt2_12_reg_5314_pp0_it16 <= ap_reg_ppstg_vt2_12_reg_5314_pp0_it15;
        ap_reg_ppstg_vt2_12_reg_5314_pp0_it17 <= ap_reg_ppstg_vt2_12_reg_5314_pp0_it16;
        ap_reg_ppstg_vt2_12_reg_5314_pp0_it18 <= ap_reg_ppstg_vt2_12_reg_5314_pp0_it17;
        ap_reg_ppstg_vt2_12_reg_5314_pp0_it19 <= ap_reg_ppstg_vt2_12_reg_5314_pp0_it18;
        ap_reg_ppstg_vt2_12_reg_5314_pp0_it5 <= vt2_12_reg_5314;
        ap_reg_ppstg_vt2_12_reg_5314_pp0_it6 <= ap_reg_ppstg_vt2_12_reg_5314_pp0_it5;
        ap_reg_ppstg_vt2_12_reg_5314_pp0_it7 <= ap_reg_ppstg_vt2_12_reg_5314_pp0_it6;
        ap_reg_ppstg_vt2_12_reg_5314_pp0_it8 <= ap_reg_ppstg_vt2_12_reg_5314_pp0_it7;
        ap_reg_ppstg_vt2_12_reg_5314_pp0_it9 <= ap_reg_ppstg_vt2_12_reg_5314_pp0_it8;
        ap_reg_ppstg_vt2_14_reg_5330_pp0_it10 <= ap_reg_ppstg_vt2_14_reg_5330_pp0_it9;
        ap_reg_ppstg_vt2_14_reg_5330_pp0_it11 <= ap_reg_ppstg_vt2_14_reg_5330_pp0_it10;
        ap_reg_ppstg_vt2_14_reg_5330_pp0_it12 <= ap_reg_ppstg_vt2_14_reg_5330_pp0_it11;
        ap_reg_ppstg_vt2_14_reg_5330_pp0_it5 <= vt2_14_reg_5330;
        ap_reg_ppstg_vt2_14_reg_5330_pp0_it6 <= ap_reg_ppstg_vt2_14_reg_5330_pp0_it5;
        ap_reg_ppstg_vt2_14_reg_5330_pp0_it7 <= ap_reg_ppstg_vt2_14_reg_5330_pp0_it6;
        ap_reg_ppstg_vt2_14_reg_5330_pp0_it8 <= ap_reg_ppstg_vt2_14_reg_5330_pp0_it7;
        ap_reg_ppstg_vt2_14_reg_5330_pp0_it9 <= ap_reg_ppstg_vt2_14_reg_5330_pp0_it8;
        ap_reg_ppstg_vt2_2_reg_5238_pp0_it5 <= vt2_2_reg_5238;
        ap_reg_ppstg_vt2_2_reg_5238_pp0_it6 <= ap_reg_ppstg_vt2_2_reg_5238_pp0_it5;
        ap_reg_ppstg_vt2_4_reg_5252_pp0_it10 <= ap_reg_ppstg_vt2_4_reg_5252_pp0_it9;
        ap_reg_ppstg_vt2_4_reg_5252_pp0_it11 <= ap_reg_ppstg_vt2_4_reg_5252_pp0_it10;
        ap_reg_ppstg_vt2_4_reg_5252_pp0_it12 <= ap_reg_ppstg_vt2_4_reg_5252_pp0_it11;
        ap_reg_ppstg_vt2_4_reg_5252_pp0_it13 <= ap_reg_ppstg_vt2_4_reg_5252_pp0_it12;
        ap_reg_ppstg_vt2_4_reg_5252_pp0_it14 <= ap_reg_ppstg_vt2_4_reg_5252_pp0_it13;
        ap_reg_ppstg_vt2_4_reg_5252_pp0_it15 <= ap_reg_ppstg_vt2_4_reg_5252_pp0_it14;
        ap_reg_ppstg_vt2_4_reg_5252_pp0_it5 <= vt2_4_reg_5252;
        ap_reg_ppstg_vt2_4_reg_5252_pp0_it6 <= ap_reg_ppstg_vt2_4_reg_5252_pp0_it5;
        ap_reg_ppstg_vt2_4_reg_5252_pp0_it7 <= ap_reg_ppstg_vt2_4_reg_5252_pp0_it6;
        ap_reg_ppstg_vt2_4_reg_5252_pp0_it8 <= ap_reg_ppstg_vt2_4_reg_5252_pp0_it7;
        ap_reg_ppstg_vt2_4_reg_5252_pp0_it9 <= ap_reg_ppstg_vt2_4_reg_5252_pp0_it8;
        ap_reg_ppstg_vt2_6_reg_5266_pp0_it5 <= vt2_6_reg_5266;
        ap_reg_ppstg_vt2_6_reg_5266_pp0_it6 <= ap_reg_ppstg_vt2_6_reg_5266_pp0_it5;
        ap_reg_ppstg_vt2_6_reg_5266_pp0_it7 <= ap_reg_ppstg_vt2_6_reg_5266_pp0_it6;
        ap_reg_ppstg_vt2_6_reg_5266_pp0_it8 <= ap_reg_ppstg_vt2_6_reg_5266_pp0_it7;
        ap_reg_ppstg_vt2_8_reg_5282_pp0_it10 <= ap_reg_ppstg_vt2_8_reg_5282_pp0_it9;
        ap_reg_ppstg_vt2_8_reg_5282_pp0_it11 <= ap_reg_ppstg_vt2_8_reg_5282_pp0_it10;
        ap_reg_ppstg_vt2_8_reg_5282_pp0_it12 <= ap_reg_ppstg_vt2_8_reg_5282_pp0_it11;
        ap_reg_ppstg_vt2_8_reg_5282_pp0_it13 <= ap_reg_ppstg_vt2_8_reg_5282_pp0_it12;
        ap_reg_ppstg_vt2_8_reg_5282_pp0_it14 <= ap_reg_ppstg_vt2_8_reg_5282_pp0_it13;
        ap_reg_ppstg_vt2_8_reg_5282_pp0_it15 <= ap_reg_ppstg_vt2_8_reg_5282_pp0_it14;
        ap_reg_ppstg_vt2_8_reg_5282_pp0_it16 <= ap_reg_ppstg_vt2_8_reg_5282_pp0_it15;
        ap_reg_ppstg_vt2_8_reg_5282_pp0_it17 <= ap_reg_ppstg_vt2_8_reg_5282_pp0_it16;
        ap_reg_ppstg_vt2_8_reg_5282_pp0_it5 <= vt2_8_reg_5282;
        ap_reg_ppstg_vt2_8_reg_5282_pp0_it6 <= ap_reg_ppstg_vt2_8_reg_5282_pp0_it5;
        ap_reg_ppstg_vt2_8_reg_5282_pp0_it7 <= ap_reg_ppstg_vt2_8_reg_5282_pp0_it6;
        ap_reg_ppstg_vt2_8_reg_5282_pp0_it8 <= ap_reg_ppstg_vt2_8_reg_5282_pp0_it7;
        ap_reg_ppstg_vt2_8_reg_5282_pp0_it9 <= ap_reg_ppstg_vt2_8_reg_5282_pp0_it8;
        ap_reg_ppstg_vt2_reg_5000_pp0_it10 <= ap_reg_ppstg_vt2_reg_5000_pp0_it9;
        ap_reg_ppstg_vt2_reg_5000_pp0_it11 <= ap_reg_ppstg_vt2_reg_5000_pp0_it10;
        ap_reg_ppstg_vt2_reg_5000_pp0_it12 <= ap_reg_ppstg_vt2_reg_5000_pp0_it11;
        ap_reg_ppstg_vt2_reg_5000_pp0_it13 <= ap_reg_ppstg_vt2_reg_5000_pp0_it12;
        ap_reg_ppstg_vt2_reg_5000_pp0_it3 <= vt2_reg_5000;
        ap_reg_ppstg_vt2_reg_5000_pp0_it4 <= ap_reg_ppstg_vt2_reg_5000_pp0_it3;
        ap_reg_ppstg_vt2_reg_5000_pp0_it5 <= ap_reg_ppstg_vt2_reg_5000_pp0_it4;
        ap_reg_ppstg_vt2_reg_5000_pp0_it6 <= ap_reg_ppstg_vt2_reg_5000_pp0_it5;
        ap_reg_ppstg_vt2_reg_5000_pp0_it7 <= ap_reg_ppstg_vt2_reg_5000_pp0_it6;
        ap_reg_ppstg_vt2_reg_5000_pp0_it8 <= ap_reg_ppstg_vt2_reg_5000_pp0_it7;
        ap_reg_ppstg_vt2_reg_5000_pp0_it9 <= ap_reg_ppstg_vt2_reg_5000_pp0_it8;
        ap_reg_ppstg_win_val_0_3_2_reg_4953_pp0_it2 <= win_val_0_3_2_reg_4953;
        ap_reg_ppstg_win_val_1_4_2_reg_4958_pp0_it2 <= win_val_1_4_2_reg_4958;
        ap_reg_ppstg_win_val_2_5_2_reg_4963_pp0_it2 <= win_val_2_5_2_reg_4963;
        ap_reg_ppstg_win_val_3_2_2_reg_4968_pp0_it2 <= win_val_3_2_2_reg_4968;
        ap_reg_ppstg_win_val_4_5_2_reg_4973_pp0_it2 <= win_val_4_5_2_reg_4973;
        ap_reg_ppstg_win_val_5_4_2_reg_4978_pp0_it2 <= win_val_5_4_2_reg_4978;
        ap_reg_ppstg_win_val_6_2_1_reg_4983_pp0_it2 <= win_val_6_2_1_reg_4983;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_4873_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it4))) begin
        brmerge16_reg_5524 <= brmerge16_fu_1612_p2;
        brmerge_reg_5508 <= brmerge_fu_1585_p2;
        flag_d_9_1_reg_5450 <= flag_d_9_1_fu_1516_p3;
        flag_d_9_2_reg_5456 <= flag_d_9_2_fu_1521_p3;
        flag_d_max4_i_i_load_7_reg_5500 <= flag_d_max4_i_i_load_7_fu_1567_p3;
        flag_d_min4_i_i_load_7_reg_5492 <= flag_d_min4_i_i_load_7_fu_1555_p3;
        p_mux1_reg_5529 <= p_mux1_fu_1617_p3;
        p_mux_reg_5513 <= p_mux_fu_1590_p3;
        sel_tmp10_reg_5401 <= sel_tmp10_fu_1458_p2;
        sel_tmp18_reg_5411 <= sel_tmp18_fu_1480_p2;
        sel_tmp2_reg_5391 <= sel_tmp2_fu_1436_p2;
        tmp_33_reg_5386 <= tmp_33_fu_1420_p2;
        tmp_37_1_reg_5396 <= tmp_37_1_fu_1442_p2;
        tmp_37_2_reg_5406 <= tmp_37_2_fu_1464_p2;
        tmp_37_3_reg_5416 <= tmp_37_3_fu_1486_p2;
        tmp_37_4_reg_5427 <= tmp_37_4_fu_1496_p2;
        tmp_37_5_reg_5438 <= tmp_37_5_fu_1506_p2;
        tmp_37_6_reg_5444 <= tmp_37_6_fu_1511_p2;
        tmp_38_3_reg_5422 <= tmp_38_3_fu_1491_p2;
        tmp_38_4_reg_5433 <= tmp_38_4_fu_1501_p2;
        tmp_41_reg_5518 <= tmp_41_fu_1597_p2;
        tmp_45_reg_5534 <= tmp_45_fu_1624_p2;
        tmp_48_2_reg_5472 <= tmp_48_2_fu_1534_p2;
        tmp_48_4_reg_5482 <= tmp_48_4_fu_1542_p2;
        tmp_48_s_reg_5462 <= tmp_48_s_fu_1526_p2;
        tmp_53_2_reg_5477 <= tmp_53_2_fu_1538_p2;
        tmp_53_4_reg_5487 <= tmp_53_4_fu_1546_p2;
        tmp_53_s_reg_5467 <= tmp_53_s_fu_1530_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == tmp_3_fu_590_p2))) begin
        core_buf_val_0_V_addr_reg_4922 <= retval_i_fu_621_p1;
        core_buf_val_1_V_addr_reg_4928 <= retval_i_fu_621_p1;
        not_or_cond1_reg_4939 <= not_or_cond1_fu_644_p2;
        notrhs_reg_4934 <= notrhs_fu_627_p2;
        or_cond7_reg_4949 <= or_cond7_fu_676_p2;
        or_cond_reg_4882 <= or_cond_fu_606_p2;
        tmp21_reg_4944 <= tmp21_fu_655_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it22) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_4873_pp0_it21))) begin
        core_win_val_0_1_V_fu_114 <= core_win_val_0_2_V_fu_118;
        core_win_val_0_2_V_fu_118 <= core_win_val_0_2_V_2_fu_4317_p1;
        core_win_val_1_2_V_fu_126 <= core_win_val_1_2_V_2_fu_4321_p1;
        iscorner_17_reg_6752 <= iscorner_17_fu_4353_p2;
        not15_i_reg_6767 <= not15_i_fu_4371_p2;
        or_cond6_reg_6746 <= or_cond6_fu_4348_p2;
        tmp_76_1_reg_6757 <= tmp_76_1_fu_4359_p2;
        tmp_76_2_reg_6762 <= tmp_76_2_fu_4365_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it22) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
        core_win_val_1_1_V_1_reg_6732 <= core_win_val_1_2_V_fu_126;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it23) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_4873_pp0_it22))) begin
        core_win_val_1_1_V_fu_122 <= core_win_val_1_1_V_1_reg_6732;
        core_win_val_2_1_V_fu_130 <= core_win_val_2_2_V_fu_134;
        core_win_val_2_2_V_fu_134 <= core_win_val_2_2_V_2_cast_fu_4415_p1;
        tmp22_reg_6777 <= tmp22_fu_4464_p2;
        tmp27_reg_6782 <= tmp27_fu_4470_p2;
        tmp29_reg_6787 <= tmp29_fu_4476_p2;
        tmp_79_2_reg_6772 <= tmp_79_2_fu_4429_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_4873_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it2))) begin
        flag_d_17_1_reg_5152 <= flag_d_17_1_fu_1156_p3;
        flag_d_17_2_reg_5158 <= flag_d_17_2_fu_1161_p3;
        flag_d_23_1_reg_5164 <= flag_d_23_1_fu_1186_p3;
        flag_d_23_2_reg_5170 <= flag_d_23_2_fu_1191_p3;
        flag_d_max4_i_i_load_3_reg_5200 <= flag_d_max4_i_i_load_3_fu_1244_p3;
        flag_d_max4_i_i_load_5_reg_5216 <= flag_d_max4_i_i_load_5_fu_1272_p3;
        flag_d_max4_i_i_load_s_reg_5184 <= flag_d_max4_i_i_load_s_fu_1216_p3;
        flag_d_min4_i_i_load_3_reg_5192 <= flag_d_min4_i_i_load_3_fu_1230_p3;
        flag_d_min4_i_i_load_5_reg_5208 <= flag_d_min4_i_i_load_5_fu_1258_p3;
        flag_d_min4_i_i_load_s_reg_5176 <= flag_d_min4_i_i_load_s_fu_1202_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it21) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_4873_pp0_it20) & ~(ap_const_lv1_0 == ap_reg_ppstg_sel_tmp54_reg_6596_pp0_it20) & (ap_const_lv1_0 == ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it20))) begin
        flag_d_23_reg_6717 <= flag_d_23_fu_4286_p3;
        slt_reg_6727 <= slt_fu_4302_p2;
        tmp_4_reg_6722 <= tmp_4_fu_4296_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_4873_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it3))) begin
        flag_d_max8_i_i_load_reg_5365 <= flag_d_max8_i_i_load_fu_1402_p3;
        flag_d_min8_i_i_load_reg_5356 <= flag_d_min8_i_i_load_fu_1392_p3;
        tmp_39_reg_5374 <= tmp_39_fu_1408_p2;
        tmp_43_reg_5380 <= tmp_43_fu_1414_p2;
        tmp_48_9_reg_5346 <= tmp_48_9_fu_1376_p2;
        tmp_53_9_reg_5351 <= tmp_53_9_fu_1382_p2;
        vt1_reg_5224 <= vt1_fu_1308_p2;
        vt2_10_reg_5298 <= vt2_10_fu_1353_p2;
        vt2_12_reg_5314 <= vt2_12_fu_1362_p2;
        vt2_14_reg_5330 <= vt2_14_fu_1371_p2;
        vt2_2_reg_5238 <= vt2_2_fu_1317_p2;
        vt2_4_reg_5252 <= vt2_4_fu_1326_p2;
        vt2_6_reg_5266 <= vt2_6_fu_1335_p2;
        vt2_8_reg_5282 <= vt2_8_fu_1344_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        i_V_reg_4843 <= i_V_fu_536_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_1_fu_531_p2 == ap_const_lv1_0))) begin
        icmp_reg_4868 <= icmp_fu_580_p2;
        not2_reg_4863 <= not2_fu_564_p2;
        not_reg_4848 <= not_fu_542_p2;
        notlhs_reg_4853 <= notlhs_fu_547_p2;
        rev4_reg_4858 <= rev4_fu_558_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == tmp_3_fu_590_p2) & ~(ap_const_lv1_0 == or_cond_fu_606_p2))) begin
        k_buf_val_0_addr_reg_4886 <= p_s_fu_611_p1;
        k_buf_val_1_addr_reg_4892 <= p_s_fu_611_p1;
        k_buf_val_2_addr_reg_4898 <= p_s_fu_611_p1;
        k_buf_val_3_addr_reg_4904 <= p_s_fu_611_p1;
        k_buf_val_4_addr_reg_4910 <= p_s_fu_611_p1;
        k_buf_val_5_addr_reg_4916 <= p_s_fu_611_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~ap_sig_bdd_40)) begin
        op2_assign_1_reg_4835 <= op2_assign_1_fu_521_p2;
        op2_assign_reg_4830 <= op2_assign_fu_515_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it22) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_4873_pp0_it21) & ~(ap_const_lv1_0 == ap_reg_ppstg_sel_tmp54_reg_6596_pp0_it21) & (ap_const_lv1_0 == ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it21))) begin
        phitmp_reg_6741 <= phitmp_fu_4336_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_4873_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it1))) begin
        tmp_28_cast_reg_4988[0] <= tmp_28_cast_fu_844_p1[0];
tmp_28_cast_reg_4988[1] <= tmp_28_cast_fu_844_p1[1];
tmp_28_cast_reg_4988[2] <= tmp_28_cast_fu_844_p1[2];
tmp_28_cast_reg_4988[3] <= tmp_28_cast_fu_844_p1[3];
tmp_28_cast_reg_4988[4] <= tmp_28_cast_fu_844_p1[4];
tmp_28_cast_reg_4988[5] <= tmp_28_cast_fu_844_p1[5];
tmp_28_cast_reg_4988[6] <= tmp_28_cast_fu_844_p1[6];
tmp_28_cast_reg_4988[7] <= tmp_28_cast_fu_844_p1[7];
        tmp_48_1_reg_5112 <= tmp_48_1_fu_928_p2;
        tmp_48_3_reg_5122 <= tmp_48_3_fu_940_p2;
        tmp_48_5_reg_5132 <= tmp_48_5_fu_952_p2;
        tmp_48_7_reg_5142 <= tmp_48_7_fu_964_p2;
        tmp_53_1_reg_5117 <= tmp_53_1_fu_934_p2;
        tmp_53_3_reg_5127 <= tmp_53_3_fu_946_p2;
        tmp_53_5_reg_5137 <= tmp_53_5_fu_958_p2;
        tmp_53_7_reg_5147 <= tmp_53_7_fu_970_p2;
        vt1_10_reg_5070 <= vt1_10_fu_902_p2;
        vt1_12_reg_5084 <= vt1_12_fu_912_p2;
        vt1_14_reg_5098 <= vt1_14_fu_922_p2;
        vt1_2_reg_5014 <= vt1_2_fu_862_p2;
        vt1_4_reg_5028 <= vt1_4_fu_872_p2;
        vt1_6_reg_5042 <= vt1_6_fu_882_p2;
        vt1_8_reg_5056 <= vt1_8_fu_892_p2;
        vt2_reg_5000 <= vt2_fu_852_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
        tmp_3_reg_4873 <= tmp_3_fu_590_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_4873_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_4882_pp0_it2))) begin
        win_val_0_2_fu_138 <= win_val_0_3_fu_142;
        win_val_0_3_fu_142 <= ap_reg_ppstg_win_val_0_3_2_reg_4953_pp0_it2;
        win_val_1_1_fu_158 <= win_val_1_2_fu_162;
        win_val_1_2_fu_162 <= win_val_1_3_fu_166;
        win_val_1_3_fu_166 <= win_val_1_4_fu_170;
        win_val_1_4_fu_170 <= ap_reg_ppstg_win_val_1_4_2_reg_4958_pp0_it2;
        win_val_2_0_fu_182 <= win_val_2_1_fu_186;
        win_val_2_1_fu_186 <= win_val_2_2_fu_190;
        win_val_2_2_fu_190 <= win_val_2_3_fu_194;
        win_val_2_3_fu_194 <= win_val_2_4_fu_198;
        win_val_2_4_fu_198 <= win_val_2_5_fu_202;
        win_val_2_5_fu_202 <= ap_reg_ppstg_win_val_2_5_2_reg_4963_pp0_it2;
        win_val_3_0_fu_210 <= win_val_3_1_fu_214;
        win_val_3_1_fu_214 <= win_val_3_2_fu_218;
        win_val_3_2_fu_218 <= ap_reg_ppstg_win_val_3_2_2_reg_4968_pp0_it2;
        win_val_4_0_fu_238 <= win_val_4_1_fu_242;
        win_val_4_1_fu_242 <= win_val_4_2_fu_246;
        win_val_4_2_fu_246 <= win_val_4_3_fu_250;
        win_val_4_3_fu_250 <= win_val_4_4_fu_254;
        win_val_4_4_fu_254 <= win_val_4_5_fu_258;
        win_val_4_5_fu_258 <= ap_reg_ppstg_win_val_4_5_2_reg_4973_pp0_it2;
        win_val_5_1_fu_266 <= win_val_5_2_fu_270;
        win_val_5_2_fu_270 <= win_val_5_3_fu_274;
        win_val_5_3_fu_274 <= win_val_5_4_fu_278;
        win_val_5_4_fu_278 <= ap_reg_ppstg_win_val_5_4_2_reg_4978_pp0_it2;
        win_val_6_2_fu_290 <= ap_reg_ppstg_win_val_6_2_1_reg_4983_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
        win_val_0_3_2_reg_4953 <= win_val_0_4_fu_146;
        win_val_1_4_2_reg_4958 <= win_val_1_5_fu_174;
        win_val_2_5_2_reg_4963 <= win_val_2_6_fu_206;
        win_val_3_2_2_reg_4968 <= win_val_3_3_fu_222;
        win_val_4_5_2_reg_4973 <= win_val_4_6_fu_262;
        win_val_5_4_2_reg_4978 <= win_val_5_5_fu_282;
        win_val_6_2_1_reg_4983 <= win_val_6_3_fu_294;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_reg_4873) & ~(ap_const_lv1_0 == or_cond_reg_4882) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
        win_val_0_4_fu_146 <= win_val_0_5_fu_150;
        win_val_0_5_fu_150 <= win_val_0_6_fu_154;
        win_val_0_6_fu_154 <= k_buf_val_0_q0;
        win_val_1_5_fu_174 <= win_val_1_6_fu_178;
        win_val_1_6_fu_178 <= k_buf_val_1_q0;
        win_val_2_6_fu_206 <= k_buf_val_2_q0;
        win_val_3_3_fu_222 <= win_val_3_4_fu_226;
        win_val_3_4_fu_226 <= win_val_3_5_fu_230;
        win_val_3_5_fu_230 <= win_val_3_6_fu_234;
        win_val_3_6_fu_234 <= k_buf_val_3_q0;
        win_val_4_6_fu_262 <= k_buf_val_4_q0;
        win_val_5_5_fu_282 <= win_val_5_6_fu_286;
        win_val_5_6_fu_286 <= k_buf_val_5_q0;
        win_val_6_3_fu_294 <= win_val_6_4_fu_298;
        win_val_6_4_fu_298 <= win_val_6_5_fu_302;
        win_val_6_5_fu_302 <= win_val_6_6_fu_306;
        win_val_6_6_fu_306 <= p_src_data_stream_0_V_dout;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_CS_fsm or tmp_1_fu_531_p2)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_1_fu_531_p2 == ap_const_lv1_0)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or tmp_1_fu_531_p2)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_1_fu_531_p2 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// core_buf_val_0_V_ce0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_81 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it21 or ap_sig_bdd_138 or ap_reg_ppiten_pp0_it24 or ap_reg_ppstg_tmp_3_reg_4873_pp0_it20)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it21) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_4873_pp0_it20))) begin
        core_buf_val_0_V_ce0 = ap_const_logic_1;
    end else begin
        core_buf_val_0_V_ce0 = ap_const_logic_0;
    end
end

/// core_buf_val_0_V_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_81 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it22 or ap_sig_bdd_138 or ap_reg_ppiten_pp0_it24 or ap_reg_ppstg_tmp_3_reg_4873_pp0_it21)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it22) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_4873_pp0_it21))) begin
        core_buf_val_0_V_ce1 = ap_const_logic_1;
    end else begin
        core_buf_val_0_V_ce1 = ap_const_logic_0;
    end
end

/// core_buf_val_0_V_we1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_81 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it22 or ap_sig_bdd_138 or ap_reg_ppiten_pp0_it24 or ap_reg_ppstg_tmp_3_reg_4873_pp0_it21)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it22) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_4873_pp0_it21))) begin
        core_buf_val_0_V_we1 = ap_const_logic_1;
    end else begin
        core_buf_val_0_V_we1 = ap_const_logic_0;
    end
end

/// core_buf_val_1_V_ce0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_81 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it21 or ap_sig_bdd_138 or ap_reg_ppiten_pp0_it24 or ap_reg_ppstg_tmp_3_reg_4873_pp0_it20)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it21) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_4873_pp0_it20))) begin
        core_buf_val_1_V_ce0 = ap_const_logic_1;
    end else begin
        core_buf_val_1_V_ce0 = ap_const_logic_0;
    end
end

/// core_buf_val_1_V_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_81 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it23 or ap_sig_bdd_138 or ap_reg_ppiten_pp0_it24 or ap_reg_ppstg_tmp_3_reg_4873_pp0_it22)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it23) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_4873_pp0_it22))) begin
        core_buf_val_1_V_ce1 = ap_const_logic_1;
    end else begin
        core_buf_val_1_V_ce1 = ap_const_logic_0;
    end
end

/// core_buf_val_1_V_we1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_81 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it23 or ap_sig_bdd_138 or ap_reg_ppiten_pp0_it24 or ap_reg_ppstg_tmp_3_reg_4873_pp0_it22)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it23) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_4873_pp0_it22))) begin
        core_buf_val_1_V_we1 = ap_const_logic_1;
    end else begin
        core_buf_val_1_V_we1 = ap_const_logic_0;
    end
end

/// k_buf_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_3_fu_590_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_81 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_138 or ap_reg_ppiten_pp0_it24 or or_cond_fu_606_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == tmp_3_fu_590_p2) & ~(ap_const_lv1_0 == or_cond_fu_606_p2))) begin
        k_buf_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_4873 or or_cond_reg_4882 or ap_sig_bdd_81 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_138 or ap_reg_ppiten_pp0_it24)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_reg_4873) & ~(ap_const_lv1_0 == or_cond_reg_4882) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
        k_buf_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_val_0_we1 assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_4873 or or_cond_reg_4882 or ap_sig_bdd_81 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_138 or ap_reg_ppiten_pp0_it24)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_reg_4873) & ~(ap_const_lv1_0 == or_cond_reg_4882) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
        k_buf_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_3_fu_590_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_81 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_138 or ap_reg_ppiten_pp0_it24 or or_cond_fu_606_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == tmp_3_fu_590_p2) & ~(ap_const_lv1_0 == or_cond_fu_606_p2))) begin
        k_buf_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_4873 or or_cond_reg_4882 or ap_sig_bdd_81 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_138 or ap_reg_ppiten_pp0_it24)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_reg_4873) & ~(ap_const_lv1_0 == or_cond_reg_4882) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
        k_buf_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_val_1_we1 assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_4873 or or_cond_reg_4882 or ap_sig_bdd_81 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_138 or ap_reg_ppiten_pp0_it24)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_reg_4873) & ~(ap_const_lv1_0 == or_cond_reg_4882) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
        k_buf_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_3_fu_590_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_81 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_138 or ap_reg_ppiten_pp0_it24 or or_cond_fu_606_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == tmp_3_fu_590_p2) & ~(ap_const_lv1_0 == or_cond_fu_606_p2))) begin
        k_buf_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_4873 or or_cond_reg_4882 or ap_sig_bdd_81 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_138 or ap_reg_ppiten_pp0_it24)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_reg_4873) & ~(ap_const_lv1_0 == or_cond_reg_4882) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
        k_buf_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_val_2_we1 assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_4873 or or_cond_reg_4882 or ap_sig_bdd_81 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_138 or ap_reg_ppiten_pp0_it24)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_reg_4873) & ~(ap_const_lv1_0 == or_cond_reg_4882) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
        k_buf_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_val_3_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_3_fu_590_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_81 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_138 or ap_reg_ppiten_pp0_it24 or or_cond_fu_606_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == tmp_3_fu_590_p2) & ~(ap_const_lv1_0 == or_cond_fu_606_p2))) begin
        k_buf_val_3_ce0 = ap_const_logic_1;
    end else begin
        k_buf_val_3_ce0 = ap_const_logic_0;
    end
end

/// k_buf_val_3_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_4873 or or_cond_reg_4882 or ap_sig_bdd_81 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_138 or ap_reg_ppiten_pp0_it24)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_reg_4873) & ~(ap_const_lv1_0 == or_cond_reg_4882) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
        k_buf_val_3_ce1 = ap_const_logic_1;
    end else begin
        k_buf_val_3_ce1 = ap_const_logic_0;
    end
end

/// k_buf_val_3_we1 assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_4873 or or_cond_reg_4882 or ap_sig_bdd_81 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_138 or ap_reg_ppiten_pp0_it24)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_reg_4873) & ~(ap_const_lv1_0 == or_cond_reg_4882) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
        k_buf_val_3_we1 = ap_const_logic_1;
    end else begin
        k_buf_val_3_we1 = ap_const_logic_0;
    end
end

/// k_buf_val_4_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_3_fu_590_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_81 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_138 or ap_reg_ppiten_pp0_it24 or or_cond_fu_606_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == tmp_3_fu_590_p2) & ~(ap_const_lv1_0 == or_cond_fu_606_p2))) begin
        k_buf_val_4_ce0 = ap_const_logic_1;
    end else begin
        k_buf_val_4_ce0 = ap_const_logic_0;
    end
end

/// k_buf_val_4_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_4873 or or_cond_reg_4882 or ap_sig_bdd_81 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_138 or ap_reg_ppiten_pp0_it24)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_reg_4873) & ~(ap_const_lv1_0 == or_cond_reg_4882) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
        k_buf_val_4_ce1 = ap_const_logic_1;
    end else begin
        k_buf_val_4_ce1 = ap_const_logic_0;
    end
end

/// k_buf_val_4_we1 assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_4873 or or_cond_reg_4882 or ap_sig_bdd_81 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_138 or ap_reg_ppiten_pp0_it24)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_reg_4873) & ~(ap_const_lv1_0 == or_cond_reg_4882) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
        k_buf_val_4_we1 = ap_const_logic_1;
    end else begin
        k_buf_val_4_we1 = ap_const_logic_0;
    end
end

/// k_buf_val_5_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_3_fu_590_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_81 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_138 or ap_reg_ppiten_pp0_it24 or or_cond_fu_606_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_lv1_0 == tmp_3_fu_590_p2) & ~(ap_const_lv1_0 == or_cond_fu_606_p2))) begin
        k_buf_val_5_ce0 = ap_const_logic_1;
    end else begin
        k_buf_val_5_ce0 = ap_const_logic_0;
    end
end

/// k_buf_val_5_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_4873 or or_cond_reg_4882 or ap_sig_bdd_81 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_138 or ap_reg_ppiten_pp0_it24)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_reg_4873) & ~(ap_const_lv1_0 == or_cond_reg_4882) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
        k_buf_val_5_ce1 = ap_const_logic_1;
    end else begin
        k_buf_val_5_ce1 = ap_const_logic_0;
    end
end

/// k_buf_val_5_we1 assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_4873 or or_cond_reg_4882 or ap_sig_bdd_81 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_138 or ap_reg_ppiten_pp0_it24)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_reg_4873) & ~(ap_const_lv1_0 == or_cond_reg_4882) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
        k_buf_val_5_we1 = ap_const_logic_1;
    end else begin
        k_buf_val_5_we1 = ap_const_logic_0;
    end
end

/// p_mask_data_stream_0_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_81 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_3_reg_4873_pp0_it23 or ap_reg_ppstg_or_cond7_reg_4949_pp0_it23 or ap_sig_bdd_138 or ap_reg_ppiten_pp0_it24)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_4873_pp0_it23) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_4949_pp0_it23) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
        p_mask_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        p_mask_data_stream_0_V_write = ap_const_logic_0;
    end
end

/// p_src_data_stream_0_V_read assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_4873 or or_cond_reg_4882 or ap_sig_bdd_81 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_138 or ap_reg_ppiten_pp0_it24)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_reg_4873) & ~(ap_const_lv1_0 == or_cond_reg_4882) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))))) begin
        p_src_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_0_V_read = ap_const_logic_0;
    end
end
always @ (ap_CS_fsm or ap_sig_bdd_40 or tmp_1_fu_531_p2 or ap_sig_bdd_81 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it22 or ap_reg_ppiten_pp0_it23 or ap_sig_bdd_138 or ap_reg_ppiten_pp0_it24)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~ap_sig_bdd_40) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if ((tmp_1_fu_531_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        ap_ST_pp0_stg0_fsm_2 : 
            if (~((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it23) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it22))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it23) & ~((ap_sig_bdd_81 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_138 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it22))) begin
                ap_NS_fsm = ap_ST_st28_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        ap_ST_st28_fsm_3 : 
            ap_NS_fsm = ap_ST_st2_fsm_1;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign a0_1_0_mux_fu_2033_p3 = ((tmp_42_fu_2022_p2)? flag_d_16_fu_2012_p3: ap_reg_ppstg_flag_d_min8_i_i_load_reg_5356_pp0_it5);
assign a0_1_1_mux_fu_2730_p3 = ((tmp_74_1_fu_2719_p2)? flag_d_18_fu_2709_p3: ap_reg_ppstg_flag_d_min8_i_i_load_1_reg_5697_pp0_it7);
assign a0_1_2_mux_fu_3263_p3 = ((tmp_74_2_fu_3252_p2)? flag_d_20_fu_3242_p3: ap_reg_ppstg_flag_d_min8_i_i_load_2_reg_5850_pp0_it9);
assign a0_1_3_mux_fu_3569_p3 = ((tmp_74_3_fu_3558_p2)? flag_d_22_fu_3548_p3: ap_reg_ppstg_flag_d_min8_i_i_load_3_reg_5870_pp0_it11);
assign a0_1_4_mux_fu_3834_p3 = ((tmp_74_4_fu_3823_p2)? flag_d_24_fu_3813_p3: ap_reg_ppstg_flag_d_min8_i_i_load_4_reg_5890_pp0_it13);
assign a0_1_5_mux_fu_3985_p3 = ((tmp_74_5_fu_3974_p2)? flag_d_10_fu_3964_p3: ap_reg_ppstg_flag_d_min8_i_i_load_5_reg_5910_pp0_it15);
assign a0_1_6_mux_fu_4123_p3 = ((tmp_74_6_fu_4112_p2)? flag_d_12_fu_4102_p3: ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it17);
assign a0_1_7_mux_fu_4251_p3 = ((tmp_74_7_fu_4240_p2)? flag_d_14_fu_4230_p3: ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it19);
assign a0_2_0_mux_fu_2460_p3 = ((tmp_68_1_fu_2449_p2)? flag_d_9_fu_2439_p3: flag_d_min8_i_i_load_1_reg_5697);
assign a0_2_1_mux_fu_3040_p3 = ((tmp_68_2_fu_3029_p2)? flag_d_11_fu_3019_p3: ap_reg_ppstg_flag_d_min8_i_i_load_2_reg_5850_pp0_it8);
assign a0_2_2_mux_fu_3428_p3 = ((tmp_68_3_fu_3417_p2)? flag_d_13_fu_3407_p3: ap_reg_ppstg_flag_d_min8_i_i_load_3_reg_5870_pp0_it10);
assign a0_2_3_mux_fu_3708_p3 = ((tmp_68_4_fu_3697_p2)? flag_d_15_fu_3687_p3: ap_reg_ppstg_flag_d_min8_i_i_load_4_reg_5890_pp0_it12);
assign a0_2_4_mux_fu_3917_p3 = ((tmp_68_5_fu_3906_p2)? flag_d_17_fu_3896_p3: ap_reg_ppstg_flag_d_min8_i_i_load_5_reg_5910_pp0_it14);
assign a0_2_5_mux_fu_4059_p3 = ((tmp_68_6_fu_4048_p2)? flag_d_19_fu_4038_p3: ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it16);
assign a0_2_6_mux_fu_4187_p3 = ((tmp_68_7_fu_4176_p2)? flag_d_21_fu_4166_p3: ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it18);
assign a_10_fu_3901_p3 = ((tmp_61_5_reg_6505)? ap_reg_ppstg_flag_d_min8_i_i_load_5_reg_5910_pp0_it14: ap_reg_ppstg_vt2_4_reg_5252_pp0_it14);
assign a_11_fu_3969_p3 = ((tmp_71_5_reg_6542)? ap_reg_ppstg_flag_d_min8_i_i_load_5_reg_5910_pp0_it15: ap_reg_ppstg_vt1_6_reg_5042_pp0_it15);
assign a_12_fu_4043_p3 = ((tmp_61_6_reg_6574)? ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it16: ap_reg_ppstg_vt2_8_reg_5282_pp0_it16);
assign a_13_fu_4107_p3 = ((tmp_71_6_reg_6611)? ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it17: ap_reg_ppstg_vt1_10_reg_5070_pp0_it17);
assign a_14_fu_4171_p3 = ((tmp_61_7_reg_6643)? ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it18: ap_reg_ppstg_vt2_12_reg_5314_pp0_it18);
assign a_15_fu_4235_p3 = ((tmp_71_7_reg_6675)? ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it19: ap_reg_ppstg_vt1_14_reg_5098_pp0_it19);
assign a_1_fu_2017_p3 = ((tmp_41_reg_5518)? ap_reg_ppstg_flag_d_min8_i_i_load_reg_5356_pp0_it5: ap_reg_ppstg_vt2_2_reg_5238_pp0_it5);
assign a_2_fu_2444_p3 = ((tmp_61_1_reg_5725)? flag_d_min8_i_i_load_1_reg_5697: ap_reg_ppstg_vt1_4_reg_5028_pp0_it6);
assign a_3_fu_2714_p3 = ((tmp_71_1_reg_5980)? ap_reg_ppstg_flag_d_min8_i_i_load_1_reg_5697_pp0_it7: ap_reg_ppstg_vt2_6_reg_5266_pp0_it7);
assign a_4_fu_3024_p3 = ((tmp_61_2_reg_6096)? ap_reg_ppstg_flag_d_min8_i_i_load_2_reg_5850_pp0_it8: ap_reg_ppstg_vt1_8_reg_5056_pp0_it8);
assign a_5_fu_3247_p3 = ((tmp_71_2_reg_6201)? ap_reg_ppstg_flag_d_min8_i_i_load_2_reg_5850_pp0_it9: ap_reg_ppstg_vt2_10_reg_5298_pp0_it9);
assign a_6_fu_3412_p3 = ((tmp_61_3_reg_6279)? ap_reg_ppstg_flag_d_min8_i_i_load_3_reg_5870_pp0_it10: ap_reg_ppstg_vt1_12_reg_5084_pp0_it10);
assign a_7_fu_3553_p3 = ((tmp_71_3_reg_6337)? ap_reg_ppstg_flag_d_min8_i_i_load_3_reg_5870_pp0_it11: ap_reg_ppstg_vt2_14_reg_5330_pp0_it11);
assign a_8_fu_3692_p3 = ((tmp_61_4_reg_6395)? ap_reg_ppstg_flag_d_min8_i_i_load_4_reg_5890_pp0_it12: ap_reg_ppstg_vt2_reg_5000_pp0_it12);
assign a_9_fu_3818_p3 = ((tmp_71_4_reg_6453)? ap_reg_ppstg_flag_d_min8_i_i_load_4_reg_5890_pp0_it13: ap_reg_ppstg_vt1_2_reg_5014_pp0_it13);
assign a_fu_1574_p3 = ((tmp_39_reg_5374)? flag_d_min8_i_i_load_reg_5356: vt1_reg_5224);

/// ap_sig_bdd_138 assign process. ///
always @ (p_mask_data_stream_0_V_full_n or ap_reg_ppstg_tmp_3_reg_4873_pp0_it23 or ap_reg_ppstg_or_cond7_reg_4949_pp0_it23)
begin
    ap_sig_bdd_138 = ((p_mask_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_4873_pp0_it23) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_4949_pp0_it23));
end

/// ap_sig_bdd_40 assign process. ///
always @ (ap_start or ap_done_reg)
begin
    ap_sig_bdd_40 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_81 assign process. ///
always @ (p_src_data_stream_0_V_empty_n or tmp_3_reg_4873 or or_cond_reg_4882)
begin
    ap_sig_bdd_81 = ((p_src_data_stream_0_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_3_reg_4873) & ~(ap_const_lv1_0 == or_cond_reg_4882));
end
assign b0_1_0_mux_fu_2066_p3 = ((tmp_46_fu_2055_p2)? flag_d_16_2_fu_2045_p3: ap_reg_ppstg_flag_d_max8_i_i_load_reg_5365_pp0_it5);
assign b0_1_1_mux_fu_2762_p3 = ((tmp_77_1_fu_2751_p2)? flag_d_18_2_fu_2741_p3: ap_reg_ppstg_flag_d_max8_i_i_load_1_reg_5706_pp0_it7);
assign b0_1_2_mux_fu_3295_p3 = ((tmp_77_2_fu_3284_p2)? flag_d_20_2_fu_3274_p3: ap_reg_ppstg_flag_d_max8_i_i_load_2_reg_5860_pp0_it9);
assign b0_1_3_mux_fu_3601_p3 = ((tmp_77_3_fu_3590_p2)? flag_d_22_2_fu_3580_p3: ap_reg_ppstg_flag_d_max8_i_i_load_3_reg_5880_pp0_it11);
assign b0_1_4_mux_fu_3866_p3 = ((tmp_77_4_fu_3855_p2)? flag_d_24_2_fu_3845_p3: ap_reg_ppstg_flag_d_max8_i_i_load_4_reg_5900_pp0_it13);
assign b0_1_5_mux_fu_4017_p3 = ((tmp_77_5_fu_4006_p2)? flag_d_10_2_fu_3996_p3: ap_reg_ppstg_flag_d_max8_i_i_load_5_reg_5920_pp0_it15);
assign b0_1_6_mux_fu_4155_p3 = ((tmp_77_6_fu_4144_p2)? flag_d_12_2_fu_4134_p3: ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it17);
assign b0_1_7_mux_fu_4279_p3 = ((tmp_77_7_fu_4268_p2)? flag_d_14_2_fu_4258_p3: ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it19);
assign b0_2_0_mux_fu_2492_p3 = ((tmp_69_1_fu_2481_p2)? flag_d_9_4_fu_2471_p3: flag_d_max8_i_i_load_1_reg_5706);
assign b0_2_1_mux_fu_3072_p3 = ((tmp_69_2_fu_3061_p2)? flag_d_11_4_fu_3051_p3: ap_reg_ppstg_flag_d_max8_i_i_load_2_reg_5860_pp0_it8);
assign b0_2_2_mux_fu_3460_p3 = ((tmp_69_3_fu_3449_p2)? flag_d_13_4_fu_3439_p3: ap_reg_ppstg_flag_d_max8_i_i_load_3_reg_5880_pp0_it10);
assign b0_2_3_mux_fu_3740_p3 = ((tmp_69_4_fu_3729_p2)? flag_d_15_4_fu_3719_p3: ap_reg_ppstg_flag_d_max8_i_i_load_4_reg_5900_pp0_it12);
assign b0_2_4_mux_fu_3949_p3 = ((tmp_69_5_fu_3938_p2)? flag_d_17_4_fu_3928_p3: ap_reg_ppstg_flag_d_max8_i_i_load_5_reg_5920_pp0_it14);
assign b0_2_5_mux_fu_4091_p3 = ((tmp_69_6_fu_4080_p2)? flag_d_19_4_fu_4070_p3: ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it16);
assign b0_2_6_mux_fu_4219_p3 = ((tmp_69_7_fu_4208_p2)? flag_d_21_4_fu_4198_p3: ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it18);
assign b_10_fu_3933_p3 = ((tmp_67_5_reg_6521)? ap_reg_ppstg_flag_d_max8_i_i_load_5_reg_5920_pp0_it14: ap_reg_ppstg_vt2_4_reg_5252_pp0_it14);
assign b_11_fu_4001_p3 = ((tmp_73_5_reg_6558)? ap_reg_ppstg_flag_d_max8_i_i_load_5_reg_5920_pp0_it15: ap_reg_ppstg_vt1_6_reg_5042_pp0_it15);
assign b_12_fu_4075_p3 = ((tmp_67_6_reg_6590)? ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it16: ap_reg_ppstg_vt2_8_reg_5282_pp0_it16);
assign b_13_fu_4139_p3 = ((tmp_73_6_reg_6627)? ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it17: ap_reg_ppstg_vt1_10_reg_5070_pp0_it17);
assign b_14_fu_4203_p3 = ((tmp_67_7_reg_6659)? ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it18: ap_reg_ppstg_vt2_12_reg_5314_pp0_it18);
assign b_15_fu_4263_p3 = ((tmp_73_7_reg_6691)? ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it19: ap_reg_ppstg_vt1_14_reg_5098_pp0_it19);
assign b_1_fu_2050_p3 = ((tmp_45_reg_5534)? ap_reg_ppstg_flag_d_max8_i_i_load_reg_5365_pp0_it5: ap_reg_ppstg_vt2_2_reg_5238_pp0_it5);
assign b_2_fu_2476_p3 = ((tmp_67_1_reg_5741)? flag_d_max8_i_i_load_1_reg_5706: ap_reg_ppstg_vt1_4_reg_5028_pp0_it6);
assign b_3_fu_2746_p3 = ((tmp_73_1_reg_5996)? ap_reg_ppstg_flag_d_max8_i_i_load_1_reg_5706_pp0_it7: ap_reg_ppstg_vt2_6_reg_5266_pp0_it7);
assign b_4_fu_3056_p3 = ((tmp_67_2_reg_6112)? ap_reg_ppstg_flag_d_max8_i_i_load_2_reg_5860_pp0_it8: ap_reg_ppstg_vt1_8_reg_5056_pp0_it8);
assign b_5_fu_3279_p3 = ((tmp_73_2_reg_6217)? ap_reg_ppstg_flag_d_max8_i_i_load_2_reg_5860_pp0_it9: ap_reg_ppstg_vt2_10_reg_5298_pp0_it9);
assign b_6_fu_3444_p3 = ((tmp_67_3_reg_6295)? ap_reg_ppstg_flag_d_max8_i_i_load_3_reg_5880_pp0_it10: ap_reg_ppstg_vt1_12_reg_5084_pp0_it10);
assign b_7_fu_3585_p3 = ((tmp_73_3_reg_6353)? ap_reg_ppstg_flag_d_max8_i_i_load_3_reg_5880_pp0_it11: ap_reg_ppstg_vt2_14_reg_5330_pp0_it11);
assign b_8_fu_3724_p3 = ((tmp_67_4_reg_6411)? ap_reg_ppstg_flag_d_max8_i_i_load_4_reg_5900_pp0_it12: ap_reg_ppstg_vt2_reg_5000_pp0_it12);
assign b_9_fu_3850_p3 = ((tmp_73_4_reg_6469)? ap_reg_ppstg_flag_d_max8_i_i_load_4_reg_5900_pp0_it13: ap_reg_ppstg_vt1_2_reg_5014_pp0_it13);
assign b_fu_1601_p3 = ((tmp_43_reg_5380)? flag_d_max8_i_i_load_reg_5365: vt1_reg_5224);
assign brmerge10_fu_3912_p2 = (tmp_68_5_fu_3906_p2 | tmp_61_5_reg_6505);
assign brmerge11_fu_3980_p2 = (tmp_74_5_fu_3974_p2 | tmp_71_5_reg_6542);
assign brmerge12_fu_4054_p2 = (tmp_68_6_fu_4048_p2 | tmp_61_6_reg_6574);
assign brmerge13_fu_4118_p2 = (tmp_74_6_fu_4112_p2 | tmp_71_6_reg_6611);
assign brmerge14_fu_4182_p2 = (tmp_68_7_fu_4176_p2 | tmp_61_7_reg_6643);
assign brmerge15_fu_4246_p2 = (tmp_74_7_fu_4240_p2 | tmp_71_7_reg_6675);
assign brmerge16_fu_1612_p2 = (tmp_44_fu_1606_p2 | tmp_43_reg_5380);
assign brmerge17_fu_2061_p2 = (tmp_46_fu_2055_p2 | tmp_45_reg_5534);
assign brmerge18_fu_2487_p2 = (tmp_69_1_fu_2481_p2 | tmp_67_1_reg_5741);
assign brmerge19_fu_2757_p2 = (tmp_77_1_fu_2751_p2 | tmp_73_1_reg_5996);
assign brmerge1_fu_2028_p2 = (tmp_42_fu_2022_p2 | tmp_41_reg_5518);
assign brmerge20_fu_3067_p2 = (tmp_69_2_fu_3061_p2 | tmp_67_2_reg_6112);
assign brmerge21_fu_3290_p2 = (tmp_77_2_fu_3284_p2 | tmp_73_2_reg_6217);
assign brmerge22_fu_3455_p2 = (tmp_69_3_fu_3449_p2 | tmp_67_3_reg_6295);
assign brmerge23_fu_3596_p2 = (tmp_77_3_fu_3590_p2 | tmp_73_3_reg_6353);
assign brmerge24_fu_3735_p2 = (tmp_69_4_fu_3729_p2 | tmp_67_4_reg_6411);
assign brmerge25_fu_3861_p2 = (tmp_77_4_fu_3855_p2 | tmp_73_4_reg_6469);
assign brmerge26_fu_3944_p2 = (tmp_69_5_fu_3938_p2 | tmp_67_5_reg_6521);
assign brmerge27_fu_4012_p2 = (tmp_77_5_fu_4006_p2 | tmp_73_5_reg_6558);
assign brmerge28_fu_4086_p2 = (tmp_69_6_fu_4080_p2 | tmp_67_6_reg_6590);
assign brmerge29_fu_4150_p2 = (tmp_77_6_fu_4144_p2 | tmp_73_6_reg_6627);
assign brmerge2_fu_2455_p2 = (tmp_68_1_fu_2449_p2 | tmp_61_1_reg_5725);
assign brmerge30_fu_4214_p2 = (tmp_69_7_fu_4208_p2 | tmp_67_7_reg_6659);
assign brmerge31_fu_4274_p2 = (tmp_77_7_fu_4268_p2 | tmp_73_7_reg_6691);
assign brmerge3_fu_2725_p2 = (tmp_74_1_fu_2719_p2 | tmp_71_1_reg_5980);
assign brmerge4_fu_3035_p2 = (tmp_68_2_fu_3029_p2 | tmp_61_2_reg_6096);
assign brmerge5_fu_3258_p2 = (tmp_74_2_fu_3252_p2 | tmp_71_2_reg_6201);
assign brmerge6_fu_3423_p2 = (tmp_68_3_fu_3417_p2 | tmp_61_3_reg_6279);
assign brmerge7_fu_3564_p2 = (tmp_74_3_fu_3558_p2 | tmp_71_3_reg_6337);
assign brmerge8_fu_3703_p2 = (tmp_68_4_fu_3697_p2 | tmp_61_4_reg_6395);
assign brmerge9_fu_3829_p2 = (tmp_74_4_fu_3823_p2 | tmp_71_4_reg_6453);
assign brmerge_fu_1585_p2 = (tmp_40_fu_1579_p2 | tmp_39_reg_5374);
assign cols_cast_fu_511_p1 = $unsigned(p_src_cols_V_read);
assign core_2_fu_4401_p3 = ((ap_reg_ppstg_sel_tmp54_reg_6596_pp0_it22)? phitmp_reg_6741: ap_const_lv9_0);
assign core_buf_val_0_V_address0 = ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it20;
assign core_buf_val_0_V_address1 = ap_reg_ppstg_core_buf_val_0_V_addr_reg_4922_pp0_it21;
assign core_buf_val_0_V_d1 = core_buf_val_1_V_q0;
assign core_buf_val_1_V_address0 = ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it20;
assign core_buf_val_1_V_address1 = ap_reg_ppstg_core_buf_val_1_V_addr_reg_4928_pp0_it22;
assign core_buf_val_1_V_d1 = core_win_val_2_2_V_2_fu_4407_p3;
assign core_win_val_0_2_V_2_fu_4317_p1 = $signed(core_buf_val_0_V_q0);
assign core_win_val_1_2_V_2_fu_4321_p1 = $signed(core_buf_val_1_V_q0);
assign core_win_val_2_2_V_2_cast_fu_4415_p1 = $signed(core_win_val_2_2_V_2_fu_4407_p3);
assign core_win_val_2_2_V_2_fu_4407_p3 = ((ap_reg_ppstg_not_or_cond1_reg_4939_pp0_it22)? ap_const_lv9_0: core_2_fu_4401_p3);
assign count_10_cast_fu_2890_p1 = $unsigned(count_5_fu_2884_p3);
assign count_10_fu_3134_p3 = ((or_cond16_reg_6164)? ap_const_lv4_2: phitmp6_fu_3118_p2);
assign count_11_fu_3167_p3 = ((or_cond17_fu_3141_p2)? ap_const_lv4_1: count_10_fu_3134_p3);
assign count_12_fu_3306_p2 = (count_16_cast_reg_6238 + ap_const_lv5_1);
assign count_13_cast_fu_3103_p1 = $unsigned(count_8_reg_6158);
assign count_13_fu_3208_p3 = ((or_cond18_fu_3190_p2)? ap_const_lv5_2: phitmp7_fu_3196_p2);
assign count_14_fu_3344_p3 = ((or_cond19_reg_6254)? ap_const_lv5_1: count_13_reg_6248);
assign count_15_fu_3350_p2 = (count_14_fu_3344_p3 + ap_const_lv5_1);
assign count_16_cast_fu_3175_p1 = $unsigned(count_11_fu_3167_p3);
assign count_16_fu_3368_p3 = ((ap_reg_ppstg_or_cond1_reg_5586_pp0_it10)? ap_const_lv5_2: phitmp8_fu_3362_p2);
assign count_17_fu_3375_p3 = ((ap_reg_ppstg_or_cond2_reg_5592_pp0_it10)? ap_const_lv5_1: count_16_fu_3368_p3);
assign count_18_fu_3500_p2 = (count_22_cast_fu_3497_p1 + ap_const_lv6_1);
assign count_19_fu_3528_p3 = ((ap_reg_ppstg_or_cond3_reg_5783_pp0_it11)? ap_const_lv5_2: phitmp9_fu_3512_p2);
assign count_1_fu_2607_p3 = ((or_cond10_reg_5813)? ap_const_lv4_2: phitmp3_fu_2601_p2);
assign count_20_fu_3541_p3 = ((ap_reg_ppstg_or_cond4_reg_5788_pp0_it11)? ap_const_lv5_1: count_19_fu_3528_p3);
assign count_21_fu_3630_p2 = (count_25_cast_fu_3627_p1 + ap_const_lv6_1);
assign count_22_cast_fu_3497_p1 = $unsigned(count_17_reg_6311);
assign count_22_fu_3653_p3 = ((ap_reg_ppstg_or_cond8_reg_5793_pp0_it12)? ap_const_lv5_2: phitmp1_fu_3642_p2);
assign count_23_fu_3666_p3 = ((ap_reg_ppstg_or_cond9_reg_5803_pp0_it12)? ap_const_lv5_1: count_22_fu_3653_p3);
assign count_24_fu_3769_p2 = (count_28_cast_fu_3766_p1 + ap_const_lv6_1);
assign count_25_cast_fu_3627_p1 = $unsigned(count_20_reg_6379);
assign count_28_cast_fu_3766_p1 = $unsigned(count_23_reg_6432);
assign count_2_fu_2628_p3 = ((or_cond11_fu_2614_p2)? ap_const_lv4_1: count_1_fu_2607_p3);
assign count_3_cast_fu_2248_p3 = ((or_cond9_fu_2242_p2)? ap_const_lv3_1: ap_const_lv3_2);
assign count_3_fu_2846_p2 = (count_2_reg_6048 + ap_const_lv4_1);
assign count_4_cast_fu_2598_p1 = $unsigned(count_reg_5808);
assign count_4_fu_2665_p3 = ((or_cond12_fu_2647_p2)? ap_const_lv4_2: phitmp4_fu_2653_p2);
assign count_5_fu_2884_p3 = ((or_cond13_reg_6064)? ap_const_lv4_1: count_4_reg_6058);
assign count_6_fu_2898_p2 = (count_10_cast_fu_2890_p1 + ap_const_lv5_1);
assign count_7_fu_2932_p3 = ((or_cond14_fu_2894_p2)? ap_const_lv4_2: phitmp5_fu_2910_p2);
assign count_8_fu_2969_p3 = ((or_cond15_fu_2951_p2)? ap_const_lv4_1: count_7_fu_2932_p3);
assign count_9_fu_3106_p2 = (count_13_cast_fu_3103_p1 + ap_const_lv5_1);
assign count_be_0_op_op_fu_2190_p3 = ((or_cond2_reg_5592)? ap_const_lv3_5: ap_const_lv3_6);
assign count_fu_2262_p3 = ((tmp_49_fu_2256_p2)? count_3_cast_fu_2248_p3: phitmp2_fu_2219_p3);
assign count_op_fu_2205_p3 = ((or_cond4_fu_2171_p2)? ap_const_lv3_3: ap_const_lv3_4);
assign d_val_0_fu_4504_p2 = (tmp26_fu_4499_p2 & tmp22_reg_6777);
assign flag_d_10_2_fu_3996_p3 = ((brmerge26_reg_6548)? b0_2_4_mux_reg_6553: ap_reg_ppstg_vt2_4_reg_5252_pp0_it15);
assign flag_d_10_fu_3964_p3 = ((brmerge10_reg_6532)? a0_2_4_mux_reg_6537: ap_reg_ppstg_vt2_4_reg_5252_pp0_it15);
assign flag_d_11_1_fu_1858_p3 = ((tmp_48_s_reg_5462)? ap_reg_ppstg_vt2_6_reg_5266_pp0_it5: ap_reg_ppstg_vt2_8_reg_5282_pp0_it5);
assign flag_d_11_2_fu_1863_p3 = ((tmp_53_s_reg_5467)? ap_reg_ppstg_vt2_6_reg_5266_pp0_it5: ap_reg_ppstg_vt2_8_reg_5282_pp0_it5);
assign flag_d_11_4_fu_3051_p3 = ((brmerge19_reg_6102)? b0_1_1_mux_reg_6107: ap_reg_ppstg_vt2_6_reg_5266_pp0_it8);
assign flag_d_11_fu_3019_p3 = ((brmerge3_reg_6086)? a0_1_1_mux_reg_6091: ap_reg_ppstg_vt2_6_reg_5266_pp0_it8);
assign flag_d_12_2_fu_4134_p3 = ((brmerge28_reg_6617)? b0_2_5_mux_reg_6622: ap_reg_ppstg_vt2_8_reg_5282_pp0_it17);
assign flag_d_12_fu_4102_p3 = ((brmerge12_reg_6601)? a0_2_5_mux_reg_6606: ap_reg_ppstg_vt2_8_reg_5282_pp0_it17);
assign flag_d_13_1_fu_1868_p3 = ((tmp_48_2_reg_5472)? ap_reg_ppstg_vt2_10_reg_5298_pp0_it5: ap_reg_ppstg_vt2_12_reg_5314_pp0_it5);
assign flag_d_13_2_fu_1873_p3 = ((tmp_53_2_reg_5477)? ap_reg_ppstg_vt2_10_reg_5298_pp0_it5: ap_reg_ppstg_vt2_12_reg_5314_pp0_it5);
assign flag_d_13_4_fu_3439_p3 = ((brmerge21_reg_6285)? b0_1_2_mux_reg_6290: ap_reg_ppstg_vt2_10_reg_5298_pp0_it10);
assign flag_d_13_fu_3407_p3 = ((brmerge5_reg_6269)? a0_1_2_mux_reg_6274: ap_reg_ppstg_vt2_10_reg_5298_pp0_it10);
assign flag_d_14_2_fu_4258_p3 = ((brmerge30_reg_6681)? b0_2_6_mux_reg_6686: ap_reg_ppstg_vt2_12_reg_5314_pp0_it19);
assign flag_d_14_fu_4230_p3 = ((brmerge14_reg_6665)? a0_2_6_mux_reg_6670: ap_reg_ppstg_vt2_12_reg_5314_pp0_it19);
assign flag_d_15_1_fu_1878_p3 = ((tmp_48_4_reg_5482)? ap_reg_ppstg_vt2_14_reg_5330_pp0_it5: ap_reg_ppstg_vt1_reg_5224_pp0_it5);
assign flag_d_15_2_fu_1883_p3 = ((tmp_53_4_reg_5487)? ap_reg_ppstg_vt2_14_reg_5330_pp0_it5: ap_reg_ppstg_vt1_reg_5224_pp0_it5);
assign flag_d_15_4_fu_3719_p3 = ((brmerge23_reg_6401)? b0_1_3_mux_reg_6406: ap_reg_ppstg_vt2_14_reg_5330_pp0_it12);
assign flag_d_15_fu_3687_p3 = ((brmerge7_reg_6385)? a0_1_3_mux_reg_6390: ap_reg_ppstg_vt2_14_reg_5330_pp0_it12);
assign flag_d_16_2_fu_2045_p3 = ((brmerge16_reg_5524)? p_mux1_reg_5529: ap_reg_ppstg_vt1_reg_5224_pp0_it5);
assign flag_d_16_fu_2012_p3 = ((brmerge_reg_5508)? p_mux_reg_5513: ap_reg_ppstg_vt1_reg_5224_pp0_it5);
assign flag_d_17_1_fu_1156_p3 = ((tmp_48_1_reg_5112)? vt1_2_reg_5014: vt1_4_reg_5028);
assign flag_d_17_2_fu_1161_p3 = ((tmp_53_1_reg_5117)? vt1_2_reg_5014: vt1_4_reg_5028);
assign flag_d_17_4_fu_3928_p3 = ((brmerge25_reg_6511)? b0_1_4_mux_reg_6516: ap_reg_ppstg_vt1_2_reg_5014_pp0_it14);
assign flag_d_17_fu_3896_p3 = ((brmerge9_reg_6495)? a0_1_4_mux_reg_6500: ap_reg_ppstg_vt1_2_reg_5014_pp0_it14);
assign flag_d_18_2_fu_2741_p3 = ((brmerge18_reg_5986)? b0_2_0_mux_reg_5991: ap_reg_ppstg_vt1_4_reg_5028_pp0_it7);
assign flag_d_18_fu_2709_p3 = ((brmerge2_reg_5970)? a0_2_0_mux_reg_5975: ap_reg_ppstg_vt1_4_reg_5028_pp0_it7);
assign flag_d_19_1_fu_1166_p3 = ((tmp_48_3_reg_5122)? vt1_6_reg_5042: vt1_8_reg_5056);
assign flag_d_19_2_fu_1171_p3 = ((tmp_53_3_reg_5127)? vt1_6_reg_5042: vt1_8_reg_5056);
assign flag_d_19_4_fu_4070_p3 = ((brmerge27_reg_6580)? b0_1_5_mux_reg_6585: ap_reg_ppstg_vt1_6_reg_5042_pp0_it16);
assign flag_d_19_fu_4038_p3 = ((brmerge11_reg_6564)? a0_1_5_mux_reg_6569: ap_reg_ppstg_vt1_6_reg_5042_pp0_it16);
assign flag_d_20_2_fu_3274_p3 = ((brmerge20_reg_6207)? b0_2_1_mux_reg_6212: ap_reg_ppstg_vt1_8_reg_5056_pp0_it9);
assign flag_d_20_fu_3242_p3 = ((brmerge4_reg_6191)? a0_2_1_mux_reg_6196: ap_reg_ppstg_vt1_8_reg_5056_pp0_it9);
assign flag_d_21_1_fu_1176_p3 = ((tmp_48_5_reg_5132)? vt1_10_reg_5070: vt1_12_reg_5084);
assign flag_d_21_2_fu_1181_p3 = ((tmp_53_5_reg_5137)? vt1_10_reg_5070: vt1_12_reg_5084);
assign flag_d_21_4_fu_4198_p3 = ((brmerge29_reg_6649)? b0_1_6_mux_reg_6654: ap_reg_ppstg_vt1_10_reg_5070_pp0_it18);
assign flag_d_21_fu_4166_p3 = ((brmerge13_reg_6633)? a0_1_6_mux_reg_6638: ap_reg_ppstg_vt1_10_reg_5070_pp0_it18);
assign flag_d_22_2_fu_3580_p3 = ((brmerge22_reg_6343)? b0_2_2_mux_reg_6348: ap_reg_ppstg_vt1_12_reg_5084_pp0_it11);
assign flag_d_22_fu_3548_p3 = ((brmerge6_reg_6327)? a0_2_2_mux_reg_6332: ap_reg_ppstg_vt1_12_reg_5084_pp0_it11);
assign flag_d_23_1_fu_1186_p3 = ((tmp_48_7_reg_5142)? vt1_14_reg_5098: vt2_reg_5000);
assign flag_d_23_2_fu_1191_p3 = ((tmp_53_7_reg_5147)? vt1_14_reg_5098: vt2_reg_5000);
assign flag_d_23_4_fu_4291_p3 = ((brmerge31_reg_6707)? b0_1_7_mux_reg_6712: ap_reg_ppstg_vt1_14_reg_5098_pp0_it20);
assign flag_d_23_fu_4286_p3 = ((brmerge15_reg_6697)? a0_1_7_mux_reg_6702: ap_reg_ppstg_vt1_14_reg_5098_pp0_it20);
assign flag_d_24_2_fu_3845_p3 = ((brmerge24_reg_6459)? b0_2_3_mux_reg_6464: ap_reg_ppstg_vt2_reg_5000_pp0_it13);
assign flag_d_24_fu_3813_p3 = ((brmerge8_reg_6443)? a0_2_3_mux_reg_6448: ap_reg_ppstg_vt2_reg_5000_pp0_it13);
assign flag_d_9_1_fu_1516_p3 = ((tmp_48_9_reg_5346)? vt2_2_reg_5238: vt2_4_reg_5252);
assign flag_d_9_2_fu_1521_p3 = ((tmp_53_9_reg_5351)? vt2_2_reg_5238: vt2_4_reg_5252);
assign flag_d_9_4_fu_2471_p3 = ((brmerge17_reg_5731)? b0_1_0_mux_reg_5736: ap_reg_ppstg_vt2_2_reg_5238_pp0_it6);
assign flag_d_9_fu_2439_p3 = ((brmerge1_reg_5715)? a0_1_0_mux_reg_5720: ap_reg_ppstg_vt2_2_reg_5238_pp0_it6);
assign flag_d_max4_i_i_load_1_fu_1932_p3 = ((tmp_58_s_fu_1926_p2)? flag_d_11_2_fu_1863_p3: flag_d_13_2_fu_1873_p3);
assign flag_d_max4_i_i_load_2_fu_1960_p3 = ((tmp_58_2_fu_1954_p2)? flag_d_13_2_fu_1873_p3: flag_d_15_2_fu_1883_p3);
assign flag_d_max4_i_i_load_3_fu_1244_p3 = ((tmp_58_3_fu_1238_p2)? flag_d_19_2_fu_1171_p3: flag_d_21_2_fu_1181_p3);
assign flag_d_max4_i_i_load_4_fu_1985_p3 = ((tmp_58_4_fu_1980_p2)? flag_d_15_2_fu_1883_p3: ap_reg_ppstg_flag_d_17_2_reg_5158_pp0_it5);
assign flag_d_max4_i_i_load_5_fu_1272_p3 = ((tmp_58_5_fu_1266_p2)? flag_d_21_2_fu_1181_p3: flag_d_23_2_fu_1191_p3);
assign flag_d_max4_i_i_load_7_fu_1567_p3 = ((tmp_58_7_fu_1562_p2)? ap_reg_ppstg_flag_d_23_2_reg_5170_pp0_it4: flag_d_9_2_fu_1521_p3);
assign flag_d_max4_i_i_load_9_fu_1905_p3 = ((tmp_58_9_fu_1900_p2)? flag_d_9_2_reg_5456: flag_d_11_2_fu_1863_p3);
assign flag_d_max4_i_i_load_s_fu_1216_p3 = ((tmp_58_1_fu_1210_p2)? flag_d_17_2_fu_1161_p3: flag_d_19_2_fu_1171_p3);
assign flag_d_max8_i_i_load_1_fu_2006_p3 = ((tmp_62_3_fu_2002_p2)? ap_reg_ppstg_flag_d_max4_i_i_load_3_reg_5200_pp0_it5: flag_d_max4_i_i_load_7_reg_5500);
assign flag_d_max8_i_i_load_2_fu_2333_p3 = ((tmp_62_5_fu_2329_p2)? ap_reg_ppstg_flag_d_max4_i_i_load_5_reg_5216_pp0_it6: flag_d_max4_i_i_load_9_reg_5641);
assign flag_d_max8_i_i_load_3_fu_2353_p3 = ((tmp_62_7_fu_2349_p2)? ap_reg_ppstg_flag_d_max4_i_i_load_7_reg_5500_pp0_it6: flag_d_max4_i_i_load_1_reg_5657);
assign flag_d_max8_i_i_load_4_fu_2373_p3 = ((tmp_62_9_fu_2369_p2)? flag_d_max4_i_i_load_9_reg_5641: flag_d_max4_i_i_load_2_reg_5673);
assign flag_d_max8_i_i_load_5_fu_2393_p3 = ((tmp_62_s_fu_2389_p2)? flag_d_max4_i_i_load_1_reg_5657: flag_d_max4_i_i_load_4_reg_5689);
assign flag_d_max8_i_i_load_6_fu_2413_p3 = ((tmp_62_2_fu_2409_p2)? flag_d_max4_i_i_load_2_reg_5673: ap_reg_ppstg_flag_d_max4_i_i_load_s_reg_5184_pp0_it6);
assign flag_d_max8_i_i_load_7_fu_2433_p3 = ((tmp_62_4_fu_2429_p2)? flag_d_max4_i_i_load_4_reg_5689: ap_reg_ppstg_flag_d_max4_i_i_load_3_reg_5200_pp0_it6);
assign flag_d_max8_i_i_load_fu_1402_p3 = ((tmp_62_1_fu_1398_p2)? flag_d_max4_i_i_load_s_reg_5184: flag_d_max4_i_i_load_5_reg_5216);
assign flag_d_min4_i_i_load_1_fu_1918_p3 = ((tmp_52_s_fu_1912_p2)? flag_d_11_1_fu_1858_p3: flag_d_13_1_fu_1868_p3);
assign flag_d_min4_i_i_load_2_fu_1946_p3 = ((tmp_52_2_fu_1940_p2)? flag_d_13_1_fu_1868_p3: flag_d_15_1_fu_1878_p3);
assign flag_d_min4_i_i_load_3_fu_1230_p3 = ((tmp_52_3_fu_1224_p2)? flag_d_19_1_fu_1166_p3: flag_d_21_1_fu_1176_p3);
assign flag_d_min4_i_i_load_4_fu_1973_p3 = ((tmp_52_4_fu_1968_p2)? flag_d_15_1_fu_1878_p3: ap_reg_ppstg_flag_d_17_1_reg_5152_pp0_it5);
assign flag_d_min4_i_i_load_5_fu_1258_p3 = ((tmp_52_5_fu_1252_p2)? flag_d_21_1_fu_1176_p3: flag_d_23_1_fu_1186_p3);
assign flag_d_min4_i_i_load_7_fu_1555_p3 = ((tmp_52_7_fu_1550_p2)? ap_reg_ppstg_flag_d_23_1_reg_5164_pp0_it4: flag_d_9_1_fu_1516_p3);
assign flag_d_min4_i_i_load_9_fu_1893_p3 = ((tmp_52_9_fu_1888_p2)? flag_d_9_1_reg_5450: flag_d_11_1_fu_1858_p3);
assign flag_d_min4_i_i_load_s_fu_1202_p3 = ((tmp_52_1_fu_1196_p2)? flag_d_17_1_fu_1156_p3: flag_d_19_1_fu_1166_p3);
assign flag_d_min8_i_i_load_1_fu_1996_p3 = ((tmp_57_3_fu_1992_p2)? ap_reg_ppstg_flag_d_min4_i_i_load_3_reg_5192_pp0_it5: flag_d_min4_i_i_load_7_reg_5492);
assign flag_d_min8_i_i_load_2_fu_2323_p3 = ((tmp_57_5_fu_2319_p2)? ap_reg_ppstg_flag_d_min4_i_i_load_5_reg_5208_pp0_it6: flag_d_min4_i_i_load_9_reg_5633);
assign flag_d_min8_i_i_load_3_fu_2343_p3 = ((tmp_57_7_fu_2339_p2)? ap_reg_ppstg_flag_d_min4_i_i_load_7_reg_5492_pp0_it6: flag_d_min4_i_i_load_1_reg_5649);
assign flag_d_min8_i_i_load_4_fu_2363_p3 = ((tmp_57_9_fu_2359_p2)? flag_d_min4_i_i_load_9_reg_5633: flag_d_min4_i_i_load_2_reg_5665);
assign flag_d_min8_i_i_load_5_fu_2383_p3 = ((tmp_57_s_fu_2379_p2)? flag_d_min4_i_i_load_1_reg_5649: flag_d_min4_i_i_load_4_reg_5681);
assign flag_d_min8_i_i_load_6_fu_2403_p3 = ((tmp_57_2_fu_2399_p2)? flag_d_min4_i_i_load_2_reg_5665: ap_reg_ppstg_flag_d_min4_i_i_load_s_reg_5176_pp0_it6);
assign flag_d_min8_i_i_load_7_fu_2423_p3 = ((tmp_57_4_fu_2419_p2)? flag_d_min4_i_i_load_4_reg_5681: ap_reg_ppstg_flag_d_min4_i_i_load_3_reg_5192_pp0_it6);
assign flag_d_min8_i_i_load_fu_1392_p3 = ((tmp_57_1_fu_1388_p2)? flag_d_min4_i_i_load_s_reg_5176: flag_d_min4_i_i_load_5_reg_5208);
assign i_V_fu_536_p2 = (t_V_reg_484 + ap_const_lv12_1);
assign icmp2_fu_670_p2 = (tr2_fu_660_p4 == ap_const_lv10_0? 1'b1: 1'b0);
assign icmp_fu_580_p2 = (tr_fu_570_p4 == ap_const_lv10_0? 1'b1: 1'b0);
assign iscorner_10_fu_3491_p2 = (tmp_44_10_fu_3481_p2 & not_or_cond2_fu_3486_p2);
assign iscorner_11_fu_3522_p2 = (tmp_44_11_fu_3506_p2 & not_or_cond3_fu_3517_p2);
assign iscorner_12_fu_3622_p2 = (tmp_44_12_reg_6374 & not_or_cond4_fu_3617_p2);
assign iscorner_13_fu_3647_p2 = (tmp_44_13_fu_3636_p2 & not_or_cond8_fu_3612_p2);
assign iscorner_14_fu_3761_p2 = (tmp_44_14_reg_6427 & not_or_cond9_fu_3756_p2);
assign iscorner_15_fu_3786_p2 = (tmp_44_15_fu_3775_p2 & not_or_cond_fu_3751_p2);
assign iscorner_16_fu_3803_p2 = (tmp2_fu_3798_p2 & tmp_44_16_fu_3792_p2);
assign iscorner_17_fu_4353_p2 = ($signed(core_win_val_1_2_V_fu_126) > $signed(core_win_val_0_1_V_fu_114)? 1'b1: 1'b0);
assign iscorner_1_fu_3098_p2 = (tmp_44_1_reg_6148 & not_or_cond11_fu_3093_p2);
assign iscorner_2_fu_3476_p2 = (tmp_44_6_reg_6301 & not_or_cond16_fu_3471_p2);
assign iscorner_3_fu_3128_p2 = (tmp_44_2_fu_3112_p2 & not_or_cond12_fu_3123_p2);
assign iscorner_4_fu_2841_p2 = (tmp_44_7_reg_6038 & not_or_cond5_fu_2836_p2);
assign iscorner_5_fu_3161_p2 = (tmp_44_3_fu_3145_p2 & not_or_cond13_fu_3155_p2);
assign iscorner_6_fu_3322_p2 = (tmp_44_4_fu_3311_p2 & not_or_cond14_fu_3317_p2);
assign iscorner_7_fu_2862_p2 = (tmp_44_8_fu_2851_p2 & not_or_cond6_fu_2857_p2);
assign iscorner_8_fu_3338_p2 = (tmp_44_5_fu_3328_p2 & not_or_cond15_fu_3333_p2);
assign iscorner_9_fu_2878_p2 = (tmp_44_9_fu_2868_p2 & not_or_cond7_fu_2873_p2);
assign iscorner_fu_3960_p2 = (tmp11_reg_6527 | ap_reg_ppstg_tmp3_reg_6317_pp0_it15);
assign iscorner_s_fu_2926_p2 = (tmp_44_s_fu_2904_p2 & not_or_cond10_fu_2920_p2);
assign j_V_fu_595_p2 = (t_V_4_reg_495 + ap_const_lv12_1);
assign k_buf_val_0_address0 = p_s_fu_611_p1;
assign k_buf_val_0_address1 = k_buf_val_0_addr_reg_4886;
assign k_buf_val_0_d1 = k_buf_val_1_q0;
assign k_buf_val_1_address0 = p_s_fu_611_p1;
assign k_buf_val_1_address1 = k_buf_val_1_addr_reg_4892;
assign k_buf_val_1_d1 = k_buf_val_2_q0;
assign k_buf_val_2_address0 = p_s_fu_611_p1;
assign k_buf_val_2_address1 = k_buf_val_2_addr_reg_4898;
assign k_buf_val_2_d1 = k_buf_val_3_q0;
assign k_buf_val_3_address0 = p_s_fu_611_p1;
assign k_buf_val_3_address1 = k_buf_val_3_addr_reg_4904;
assign k_buf_val_3_d1 = k_buf_val_4_q0;
assign k_buf_val_4_address0 = p_s_fu_611_p1;
assign k_buf_val_4_address1 = k_buf_val_4_addr_reg_4910;
assign k_buf_val_4_d1 = k_buf_val_5_q0;
assign k_buf_val_5_address0 = p_s_fu_611_p1;
assign k_buf_val_5_address1 = k_buf_val_5_addr_reg_4916;
assign k_buf_val_5_d1 = p_src_data_stream_0_V_dout;
assign max_i_i_fu_4330_p3 = ((rev_fu_4325_p2)? tmp_4_reg_6722: flag_d_23_reg_6717);
assign not15_i_fu_4371_p1 = $signed(core_buf_val_1_V_q0);
assign not15_i_fu_4371_p2 = ($signed(core_win_val_1_2_V_fu_126) > $signed(not15_i_fu_4371_p1)? 1'b1: 1'b0);
assign not2_fu_564_p2 = (t_V_reg_484 < ap_const_lv12_7? 1'b1: 1'b0);
assign not4_fu_4342_p2 = (core_win_val_1_2_V_fu_126 == ap_const_lv16_0? 1'b1: 1'b0);
assign not5_fu_649_p2 = (t_V_4_reg_495 < ap_const_lv12_7? 1'b1: 1'b0);
assign not6_fu_601_p2 = (t_V_4_reg_495 < p_src_cols_V_read? 1'b1: 1'b0);
assign not_fu_542_p2 = (t_V_reg_484 < p_src_rows_V_read? 1'b1: 1'b0);
assign not_i_fu_4434_p2 = ($signed(core_win_val_1_1_V_1_reg_6732) > $signed(core_win_val_1_1_V_fu_122)? 1'b1: 1'b0);
assign not_or_cond10_demorgan_fu_2916_p2 = (tmp_41_10_not_reg_6074 | tmp_42_s_reg_6080);
assign not_or_cond10_fu_2920_p2 = (not_or_cond10_demorgan_fu_2916_p2 ^ ap_const_lv1_1);
assign not_or_cond11_demorgan_fu_2963_p2 = (tmp_41_11_not_fu_2940_p2 | tmp_42_10_fu_2945_p2);
assign not_or_cond11_fu_3093_p2 = (not_or_cond11_demorgan_reg_6153 ^ ap_const_lv1_1);
assign not_or_cond12_demorgan_fu_2995_p2 = (tmp_41_12_not_fu_2977_p2 | tmp_42_11_fu_2983_p2);
assign not_or_cond12_fu_3123_p2 = (not_or_cond12_demorgan_reg_6169 ^ ap_const_lv1_1);
assign not_or_cond13_demorgan_fu_3151_p2 = (tmp_41_13_not_reg_6174 | tmp_42_12_reg_6180);
assign not_or_cond13_fu_3155_p2 = (not_or_cond13_demorgan_fu_3151_p2 ^ ap_const_lv1_1);
assign not_or_cond14_demorgan_fu_3202_p2 = (tmp_41_14_not_fu_3179_p2 | tmp_42_13_fu_3184_p2);
assign not_or_cond14_fu_3317_p2 = (not_or_cond14_demorgan_reg_6243 ^ ap_const_lv1_1);
assign not_or_cond15_demorgan_fu_3232_p2 = (tmp_41_15_not_fu_3216_p2 | tmp_42_14_fu_3221_p2);
assign not_or_cond15_fu_3333_p2 = (not_or_cond15_demorgan_reg_6259 ^ ap_const_lv1_1);
assign not_or_cond16_demorgan_fu_1846_p2 = (tmp_37_fu_1792_p2 | tmp_41_0_not_fu_1786_p2);
assign not_or_cond16_fu_3471_p2 = (ap_reg_ppstg_not_or_cond16_demorgan_reg_5623_pp0_it11 ^ ap_const_lv1_1);
assign not_or_cond1_fu_644_p2 = (rev5_fu_638_p2 | rev4_reg_4858);
assign not_or_cond2_demorgan_fu_1852_p2 = (tmp_42_1_fu_1810_p2 | tmp_41_1_not_fu_1804_p2);
assign not_or_cond2_fu_3486_p2 = (ap_reg_ppstg_not_or_cond2_demorgan_reg_5628_pp0_it11 ^ ap_const_lv1_1);
assign not_or_cond3_demorgan_fu_2305_p2 = (tmp_42_2_reg_5605 | tmp_41_2_not_reg_5599);
assign not_or_cond3_fu_3517_p2 = (ap_reg_ppstg_not_or_cond3_demorgan_reg_5835_pp0_it11 ^ ap_const_lv1_1);
assign not_or_cond4_demorgan_fu_2309_p2 = (tmp_42_3_reg_5617 | tmp_41_3_not_reg_5611);
assign not_or_cond4_fu_3617_p2 = (ap_reg_ppstg_not_or_cond4_demorgan_reg_5840_pp0_it12 ^ ap_const_lv1_1);
assign not_or_cond5_demorgan_fu_2624_p2 = (tmp_42_7_reg_5829 | tmp_41_7_not_reg_5823);
assign not_or_cond5_fu_2836_p2 = (not_or_cond5_demorgan_reg_6043 ^ ap_const_lv1_1);
assign not_or_cond6_demorgan_fu_2659_p2 = (tmp_41_8_not_fu_2636_p2 | tmp_42_8_fu_2641_p2);
assign not_or_cond6_fu_2857_p2 = (not_or_cond6_demorgan_reg_6053 ^ ap_const_lv1_1);
assign not_or_cond7_demorgan_fu_2691_p2 = (tmp_41_9_not_fu_2673_p2 | tmp_42_9_fu_2679_p2);
assign not_or_cond7_fu_2873_p2 = (not_or_cond7_demorgan_reg_6069 ^ ap_const_lv1_1);
assign not_or_cond8_demorgan_fu_2227_p2 = (tmp_42_4_fu_2179_p2 | tmp_41_4_not_fu_2175_p2);
assign not_or_cond8_fu_3612_p2 = (ap_reg_ppstg_not_or_cond8_demorgan_reg_5798_pp0_it12 ^ ap_const_lv1_1);
assign not_or_cond9_demorgan_fu_2313_p2 = (tmp_42_5_fu_2237_p2 | tmp_41_5_not_fu_2233_p2);
assign not_or_cond9_fu_3756_p2 = (ap_reg_ppstg_not_or_cond9_demorgan_reg_5845_pp0_it13 ^ ap_const_lv1_1);
assign not_or_cond_demorgan_fu_2287_p2 = (tmp_42_6_fu_2275_p2 | tmp_41_6_not_fu_2270_p2);
assign not_or_cond_fu_3751_p2 = (ap_reg_ppstg_not_or_cond_demorgan_reg_5818_pp0_it13 ^ ap_const_lv1_1);
assign notlhs_fu_547_p2 = (t_V_reg_484 > ap_const_lv12_5? 1'b1: 1'b0);
assign notrhs_fu_627_p2 = (t_V_4_reg_495 > ap_const_lv12_5? 1'b1: 1'b0);
assign op2_assign_1_fu_521_p2 = (cols_cast_fu_511_p1 + ap_const_lv13_4);
assign op2_assign_fu_515_p2 = (rows_cast_fu_507_p1 + ap_const_lv13_4);
assign or_cond10_fu_2281_p2 = (tmp_42_6_fu_2275_p2 | tmp_41_6_not_fu_2270_p2);
assign or_cond11_fu_2614_p2 = (tmp_42_7_reg_5829 | tmp_41_7_not_reg_5823);
assign or_cond12_fu_2647_p2 = (tmp_41_8_not_fu_2636_p2 | tmp_42_8_fu_2641_p2);
assign or_cond13_fu_2685_p2 = (tmp_41_9_not_fu_2673_p2 | tmp_42_9_fu_2679_p2);
assign or_cond14_fu_2894_p2 = (tmp_41_10_not_reg_6074 | tmp_42_s_reg_6080);
assign or_cond15_fu_2951_p2 = (tmp_41_11_not_fu_2940_p2 | tmp_42_10_fu_2945_p2);
assign or_cond16_fu_2989_p2 = (tmp_41_12_not_fu_2977_p2 | tmp_42_11_fu_2983_p2);
assign or_cond17_fu_3141_p2 = (tmp_41_13_not_reg_6174 | tmp_42_12_reg_6180);
assign or_cond18_fu_3190_p2 = (tmp_41_14_not_fu_3179_p2 | tmp_42_13_fu_3184_p2);
assign or_cond19_fu_3226_p2 = (tmp_41_15_not_fu_3216_p2 | tmp_42_14_fu_3221_p2);
assign or_cond1_fu_1798_p2 = (tmp_37_fu_1792_p2 | tmp_41_0_not_fu_1786_p2);
assign or_cond2_fu_1816_p2 = (tmp_42_1_fu_1810_p2 | tmp_41_1_not_fu_1804_p2);
assign or_cond3_fu_2163_p2 = (tmp_42_2_reg_5605 | tmp_41_2_not_reg_5599);
assign or_cond4_fu_2171_p2 = (tmp_42_3_reg_5617 | tmp_41_3_not_reg_5611);
assign or_cond6_fu_4348_p2 = (ap_reg_ppstg_tmp21_reg_4944_pp0_it21 | not4_fu_4342_p2);
assign or_cond7_fu_676_p2 = (icmp_reg_4868 | icmp2_fu_670_p2);
assign or_cond8_fu_2184_p2 = (tmp_42_4_fu_2179_p2 | tmp_41_4_not_fu_2175_p2);
assign or_cond9_fu_2242_p2 = (tmp_42_5_fu_2237_p2 | tmp_41_5_not_fu_2233_p2);
assign or_cond_fu_606_p2 = (not_reg_4848 & not6_fu_601_p2);
assign p_mask_data_stream_0_V_din = $signed(d_val_0_fu_4504_p2);
assign p_mux1_fu_1617_p3 = ((tmp_44_fu_1606_p2)? ap_const_lv9_1EC: flag_d_max8_i_i_load_reg_5365);
assign p_mux_fu_1590_p3 = ((tmp_40_fu_1579_p2)? ap_const_lv9_14: flag_d_min8_i_i_load_reg_5356);
assign p_s_fu_611_p1 = $unsigned(t_V_4_reg_495);
assign phitmp10_fu_3781_p2 = (count_23_reg_6432 + ap_const_lv5_2);
assign phitmp1_fu_3642_p2 = (count_20_reg_6379 + ap_const_lv5_2);
assign phitmp1_op_fu_2197_p3 = ((tmp_38_fu_2167_p2)? count_be_0_op_op_fu_2190_p3: ap_const_lv3_7);
assign phitmp2_fu_2219_p3 = ((tmp_48_fu_2213_p2)? count_op_fu_2205_p3: phitmp1_op_fu_2197_p3);
assign phitmp3_fu_2601_p2 = (count_4_cast_fu_2598_p1 + ap_const_lv4_2);
assign phitmp4_fu_2653_p2 = (count_2_fu_2628_p3 + ap_const_lv4_2);
assign phitmp5_fu_2910_p2 = (count_5_fu_2884_p3 + ap_const_lv4_2);
assign phitmp6_fu_3118_p2 = (count_8_reg_6158 + ap_const_lv4_2);
assign phitmp7_fu_3196_p2 = (count_16_cast_fu_3175_p1 + ap_const_lv5_2);
assign phitmp8_fu_3362_p2 = (count_14_fu_3344_p3 + ap_const_lv5_2);
assign phitmp9_fu_3512_p2 = (count_17_reg_6311 + ap_const_lv5_2);
assign phitmp_fu_4336_p2 = (max_i_i_fu_4330_p3 + ap_const_lv9_1FF);
assign retval_i_fu_621_p1 = $unsigned(t_V_4_reg_495);
assign rev4_fu_558_p2 = (ult_fu_553_p2 ^ ap_const_lv1_1);
assign rev5_fu_638_p2 = (ult2_fu_633_p2 ^ ap_const_lv1_1);
assign rev_fu_4325_p2 = (slt_reg_6727 ^ ap_const_lv1_1);
assign rows_cast_fu_507_p1 = $unsigned(p_src_rows_V_read);
assign sel_tmp10_fu_1458_p2 = (tmp_38_1_fu_1447_p2 & sel_tmp9_fu_1452_p2);
assign sel_tmp113_demorgan_fu_4444_p2 = (or_cond6_reg_6746 | not_i_fu_4434_p2);
assign sel_tmp12_fu_2503_p1 = $unsigned(tmp_43_1_reg_5752);
assign sel_tmp13_fu_2109_p2 = (tmp_43_1_fu_2099_p2 ^ ap_const_lv1_1);
assign sel_tmp14_fu_2115_p2 = (tmp_45_1_fu_2104_p2 & sel_tmp13_fu_2109_p2);
assign sel_tmp16_fu_1658_p1 = $unsigned(tmp_37_2_reg_5406);
assign sel_tmp17_fu_1474_p2 = (tmp_37_2_fu_1464_p2 ^ ap_const_lv1_1);
assign sel_tmp18_fu_1480_p2 = (tmp_38_2_fu_1469_p2 & sel_tmp17_fu_1474_p2);
assign sel_tmp1_fu_1430_p2 = (tmp_33_fu_1420_p2 ^ ap_const_lv1_1);
assign sel_tmp20_fu_2513_p1 = $unsigned(tmp_43_2_reg_5762);
assign sel_tmp21_fu_2131_p2 = (tmp_43_2_fu_2121_p2 ^ ap_const_lv1_1);
assign sel_tmp22_fu_2137_p2 = (tmp_45_2_fu_2126_p2 & sel_tmp21_fu_2131_p2);
assign sel_tmp24_fu_1668_p1 = $unsigned(tmp_37_3_reg_5416);
assign sel_tmp25_fu_1671_p2 = (tmp_37_3_reg_5416 ^ ap_const_lv1_1);
assign sel_tmp26_fu_1676_p2 = (tmp_38_3_reg_5422 & sel_tmp25_fu_1671_p2);
assign sel_tmp27_fu_2523_p1 = $unsigned(tmp_43_3_reg_5772);
assign sel_tmp28_fu_2526_p2 = (tmp_43_3_reg_5772 ^ ap_const_lv1_1);
assign sel_tmp29_fu_2531_p2 = (tmp_45_3_reg_5778 & sel_tmp28_fu_2526_p2);
assign sel_tmp2_fu_1436_p2 = (tmp_34_fu_1425_p2 & sel_tmp1_fu_1430_p2);
assign sel_tmp30_fu_1689_p1 = $unsigned(tmp_37_4_reg_5427);
assign sel_tmp31_fu_1692_p2 = (tmp_37_4_reg_5427 ^ ap_const_lv1_1);
assign sel_tmp32_fu_1697_p2 = (tmp_38_4_reg_5433 & sel_tmp31_fu_1692_p2);
assign sel_tmp33_fu_2773_p1 = $unsigned(tmp_43_4_reg_6007);
assign sel_tmp34_fu_2554_p2 = (tmp_43_4_fu_2544_p2 ^ ap_const_lv1_1);
assign sel_tmp35_fu_2560_p2 = (tmp_45_4_fu_2549_p2 & sel_tmp34_fu_2554_p2);
assign sel_tmp36_fu_1715_p1 = $unsigned(tmp_37_5_reg_5438);
assign sel_tmp37_fu_1718_p2 = (tmp_37_5_reg_5438 ^ ap_const_lv1_1);
assign sel_tmp38_fu_1723_p2 = (tmp_38_5_fu_1710_p2 & sel_tmp37_fu_1718_p2);
assign sel_tmp39_fu_2783_p1 = $unsigned(tmp_43_5_reg_6017);
assign sel_tmp40_fu_2576_p2 = (tmp_43_5_fu_2566_p2 ^ ap_const_lv1_1);
assign sel_tmp41_fu_2582_p2 = (tmp_45_5_fu_2571_p2 & sel_tmp40_fu_2576_p2);
assign sel_tmp42_fu_1742_p1 = $unsigned(tmp_37_6_reg_5444);
assign sel_tmp43_fu_1745_p2 = (tmp_37_6_reg_5444 ^ ap_const_lv1_1);
assign sel_tmp44_fu_1750_p2 = (tmp_38_6_fu_1737_p2 & sel_tmp43_fu_1745_p2);
assign sel_tmp45_fu_2793_p1 = $unsigned(tmp_43_6_reg_6027);
assign sel_tmp46_fu_2796_p2 = (tmp_43_6_reg_6027 ^ ap_const_lv1_1);
assign sel_tmp47_fu_2801_p2 = (tmp_45_6_reg_6033 & sel_tmp46_fu_2796_p2);
assign sel_tmp48_fu_2153_p1 = $unsigned(tmp_37_7_reg_5576);
assign sel_tmp49_fu_1774_p2 = (tmp_37_7_fu_1764_p2 ^ ap_const_lv1_1);
assign sel_tmp4_fu_2078_p1 = $unsigned(tmp_35_reg_5546);
assign sel_tmp50_fu_1780_p2 = (tmp_38_7_fu_1769_p2 & sel_tmp49_fu_1774_p2);
assign sel_tmp51_fu_3083_p1 = $unsigned(tmp_43_7_reg_6123);
assign sel_tmp52_fu_2824_p2 = (tmp_43_7_fu_2814_p2 ^ ap_const_lv1_1);
assign sel_tmp53_fu_2830_p2 = (tmp_45_7_fu_2819_p2 & sel_tmp52_fu_2824_p2);
assign sel_tmp54_fu_4033_p2 = (tmp20_fu_4028_p2 & ap_reg_ppstg_notrhs_reg_4934_pp0_it15);
assign sel_tmp55_fu_4439_p2 = (or_cond6_reg_6746 ^ ap_const_lv1_1);
assign sel_tmp5_fu_2081_p2 = (tmp_35_reg_5546 ^ ap_const_lv1_1);
assign sel_tmp6_fu_2086_p2 = (tmp_36_reg_5552 & sel_tmp5_fu_2081_p2);
assign sel_tmp8_fu_1648_p1 = $unsigned(tmp_37_1_reg_5396);
assign sel_tmp9_fu_1452_p2 = (tmp_37_1_fu_1442_p2 ^ ap_const_lv1_1);
assign sel_tmp_fu_1628_p1 = $unsigned(tmp_33_reg_5386);
assign slt_fu_4302_p2 = ($signed(tmp_4_fu_4296_p2) < $signed(flag_d_23_fu_4286_p3)? 1'b1: 1'b0);
assign tmp10_fu_3382_p2 = (iscorner_3_reg_6228 | iscorner_5_reg_6233);
assign tmp11_fu_3891_p2 = (tmp16_fu_3886_p2 | ap_reg_ppstg_tmp12_reg_6438_pp0_it14);
assign tmp12_fu_3682_p2 = (tmp14_fu_3677_p2 | ap_reg_ppstg_tmp13_reg_6322_pp0_it12);
assign tmp13_fu_3401_p2 = (iscorner_6_fu_3322_p2 | iscorner_8_fu_3338_p2);
assign tmp14_fu_3677_p2 = (tmp15_fu_3673_p2 | iscorner_2_reg_6359);
assign tmp15_fu_3673_p2 = (iscorner_10_reg_6364 | iscorner_11_reg_6369);
assign tmp16_fu_3886_p2 = (tmp18_fu_3881_p2 | tmp17_reg_6490);
assign tmp17_fu_3809_p2 = (iscorner_12_reg_6417 | iscorner_13_reg_6422);
assign tmp18_fu_3881_p2 = (tmp19_fu_3877_p2 | iscorner_14_reg_6475);
assign tmp19_fu_3877_p2 = (iscorner_15_reg_6480 | iscorner_16_reg_6485);
assign tmp20_fu_4028_p2 = (notlhs_reg_4853 & iscorner_fu_3960_p2);
assign tmp21_fu_655_p2 = (not2_reg_4863 | not5_fu_649_p2);
assign tmp22_fu_4464_p2 = (tmp24_fu_4459_p2 & tmp23_fu_4449_p2);
assign tmp23_fu_4449_p2 = (not_i_fu_4434_p2 & sel_tmp55_fu_4439_p2);
assign tmp24_fu_4459_p2 = (tmp25_fu_4455_p2 & iscorner_17_reg_6752);
assign tmp25_fu_4455_p2 = (tmp_76_1_reg_6757 & tmp_76_2_reg_6762);
assign tmp26_fu_4499_p2 = (tmp28_fu_4495_p2 & tmp27_reg_6782);
assign tmp27_fu_4470_p2 = (tmp_47_fu_4419_p2 & tmp_79_1_fu_4424_p2);
assign tmp28_fu_4495_p2 = (tmp29_reg_6787 & tmp_79_2_reg_6772);
assign tmp29_fu_4476_p2 = (not15_i_reg_6767 & sel_tmp113_demorgan_fu_4444_p2);
assign tmp2_fu_3798_p2 = (not_or_cond_fu_3751_p2 & ap_reg_ppstg_not_or_cond5_reg_6133_pp0_it13);
assign tmp3_fu_3396_p2 = (tmp7_fu_3391_p2 | ap_reg_ppstg_tmp6_reg_6186_pp0_it10);
assign tmp6_fu_3013_p2 = (iscorner_4_fu_2841_p2 | iscorner_7_fu_2862_p2);
assign tmp7_fu_3391_p2 = (tmp9_fu_3386_p2 | tmp8_reg_6264);
assign tmp8_fu_3238_p2 = (iscorner_9_reg_6138 | iscorner_s_reg_6143);
assign tmp9_fu_3386_p2 = (tmp10_fu_3382_p2 | iscorner_1_reg_6223);
assign tmp_1_fu_531_p2 = (tmp_cast_fu_527_p1 < op2_assign_reg_4830? 1'b1: 1'b0);
assign tmp_28_cast_fu_844_p1 = $unsigned(win_val_3_3_fu_222);
assign tmp_2_cast_fu_586_p1 = $unsigned(t_V_4_reg_495);
assign tmp_31_1_cast_fu_858_p1 = $unsigned(win_val_0_4_fu_146);
assign tmp_31_2_cast_fu_868_p1 = $unsigned(win_val_1_5_fu_174);
assign tmp_31_3_cast_fu_878_p1 = $unsigned(win_val_2_6_fu_206);
assign tmp_31_4_cast_fu_888_p1 = $unsigned(win_val_3_6_fu_234);
assign tmp_31_5_cast_fu_898_p1 = $unsigned(win_val_4_6_fu_262);
assign tmp_31_6_cast_fu_908_p1 = $unsigned(win_val_5_5_fu_282);
assign tmp_31_7_cast_fu_918_p1 = $unsigned(win_val_6_4_fu_298);
assign tmp_31_cast_fu_1304_p1 = $unsigned(win_val_0_3_fu_142);
assign tmp_33_fu_1420_p2 = ($signed(vt1_reg_5224) > $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_34_1_cast_fu_1313_p1 = $unsigned(win_val_6_2_fu_290);
assign tmp_34_2_cast_fu_1322_p1 = $unsigned(win_val_5_1_fu_266);
assign tmp_34_3_cast_fu_1331_p1 = $unsigned(win_val_4_0_fu_238);
assign tmp_34_4_cast_fu_1340_p1 = $unsigned(win_val_3_0_fu_210);
assign tmp_34_5_cast_fu_1349_p1 = $unsigned(win_val_2_0_fu_182);
assign tmp_34_6_cast_fu_1358_p1 = $unsigned(win_val_1_1_fu_158);
assign tmp_34_7_cast_fu_1367_p1 = $unsigned(win_val_0_2_fu_138);
assign tmp_34_cast_fu_848_p1 = $unsigned(win_val_6_3_fu_294);
assign tmp_34_fu_1425_p2 = ($signed(vt1_reg_5224) < $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_35_fu_1638_p2 = ($signed(ap_reg_ppstg_vt2_reg_5000_pp0_it5) > $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_36_fu_1643_p2 = ($signed(ap_reg_ppstg_vt2_reg_5000_pp0_it5) < $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_37_1_fu_1442_p2 = ($signed(ap_reg_ppstg_vt1_2_reg_5014_pp0_it4) > $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_37_2_fu_1464_p2 = ($signed(ap_reg_ppstg_vt1_4_reg_5028_pp0_it4) > $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_37_3_fu_1486_p2 = ($signed(ap_reg_ppstg_vt1_6_reg_5042_pp0_it4) > $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_37_4_fu_1496_p2 = ($signed(ap_reg_ppstg_vt1_8_reg_5056_pp0_it4) > $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_37_5_fu_1506_p2 = ($signed(ap_reg_ppstg_vt1_10_reg_5070_pp0_it4) > $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_37_6_fu_1511_p2 = ($signed(ap_reg_ppstg_vt1_12_reg_5084_pp0_it4) > $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_37_7_fu_1764_p2 = ($signed(ap_reg_ppstg_vt1_14_reg_5098_pp0_it5) > $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_37_fu_1792_p2 = (vt1_3_fu_1651_p3 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_38_1_fu_1447_p2 = ($signed(ap_reg_ppstg_vt1_2_reg_5014_pp0_it4) < $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_38_2_fu_1469_p2 = ($signed(ap_reg_ppstg_vt1_4_reg_5028_pp0_it4) < $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_38_3_fu_1491_p2 = ($signed(ap_reg_ppstg_vt1_6_reg_5042_pp0_it4) < $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_38_4_fu_1501_p2 = ($signed(ap_reg_ppstg_vt1_8_reg_5056_pp0_it4) < $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_38_5_fu_1710_p2 = ($signed(ap_reg_ppstg_vt1_10_reg_5070_pp0_it5) < $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_38_6_fu_1737_p2 = ($signed(ap_reg_ppstg_vt1_12_reg_5084_pp0_it5) < $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_38_7_fu_1769_p2 = ($signed(ap_reg_ppstg_vt1_14_reg_5098_pp0_it5) < $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_38_fu_2167_p2 = (or_cond2_reg_5592 | or_cond1_reg_5586);
assign tmp_39_fu_1408_p2 = ($signed(vt1_fu_1308_p2) > $signed(flag_d_min8_i_i_load_fu_1392_p3)? 1'b1: 1'b0);
assign tmp_3_fu_590_p2 = (tmp_2_cast_fu_586_p1 < op2_assign_1_reg_4835? 1'b1: 1'b0);
assign tmp_40_fu_1579_p2 = ($signed(a_fu_1574_p3) < $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_41_0_not_fu_1786_p2 = (vt1_1_fu_1631_p3 != vt1_3_fu_1651_p3? 1'b1: 1'b0);
assign tmp_41_10_not_fu_2697_p2 = (vt2_5_fu_2516_p3 != vt2_7_fu_2536_p3? 1'b1: 1'b0);
assign tmp_41_11_not_fu_2940_p2 = (vt2_7_reg_6002 != vt2_9_fu_2776_p3? 1'b1: 1'b0);
assign tmp_41_12_not_fu_2977_p2 = (vt2_9_fu_2776_p3 != vt2_11_fu_2786_p3? 1'b1: 1'b0);
assign tmp_41_13_not_fu_3001_p2 = (vt2_11_fu_2786_p3 != vt2_13_fu_2806_p3? 1'b1: 1'b0);
assign tmp_41_14_not_fu_3179_p2 = (vt2_13_reg_6118 != vt2_15_fu_3086_p3? 1'b1: 1'b0);
assign tmp_41_15_not_fu_3216_p2 = (vt2_15_fu_3086_p3 != ap_reg_ppstg_vt1_1_reg_5540_pp0_it9? 1'b1: 1'b0);
assign tmp_41_1_not_fu_1804_p2 = (vt1_3_fu_1651_p3 != vt1_5_fu_1661_p3? 1'b1: 1'b0);
assign tmp_41_2_not_fu_1822_p2 = (vt1_5_fu_1661_p3 != vt1_7_fu_1681_p3? 1'b1: 1'b0);
assign tmp_41_3_not_fu_1834_p2 = (vt1_7_fu_1681_p3 != vt1_9_fu_1702_p3? 1'b1: 1'b0);
assign tmp_41_4_not_fu_2175_p2 = (vt1_9_reg_5557 != vt1_11_reg_5562? 1'b1: 1'b0);
assign tmp_41_5_not_fu_2233_p2 = (vt1_11_reg_5562 != vt1_13_reg_5569? 1'b1: 1'b0);
assign tmp_41_6_not_fu_2270_p2 = (vt1_13_reg_5569 != vt1_15_fu_2156_p3? 1'b1: 1'b0);
assign tmp_41_7_not_fu_2293_p2 = (vt1_15_fu_2156_p3 != vt2_1_fu_2091_p3? 1'b1: 1'b0);
assign tmp_41_8_not_fu_2636_p2 = (vt2_1_reg_5747 != vt2_3_fu_2506_p3? 1'b1: 1'b0);
assign tmp_41_9_not_fu_2673_p2 = (vt2_3_fu_2506_p3 != vt2_5_fu_2516_p3? 1'b1: 1'b0);
assign tmp_41_fu_1597_p2 = ($signed(vt2_2_reg_5238) > $signed(flag_d_min8_i_i_load_reg_5356)? 1'b1: 1'b0);
assign tmp_42_10_fu_2945_p2 = (vt2_9_fu_2776_p3 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_42_11_fu_2983_p2 = (vt2_11_fu_2786_p3 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_42_12_fu_3007_p2 = (vt2_13_fu_2806_p3 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_42_13_fu_3184_p2 = (vt2_15_fu_3086_p3 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_42_14_fu_3221_p2 = (ap_reg_ppstg_vt1_1_reg_5540_pp0_it9 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_42_1_fu_1810_p2 = (vt1_5_fu_1661_p3 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_42_2_fu_1828_p2 = (vt1_7_fu_1681_p3 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_42_3_fu_1840_p2 = (vt1_9_fu_1702_p3 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_42_4_fu_2179_p2 = (vt1_11_reg_5562 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_42_5_fu_2237_p2 = (vt1_13_reg_5569 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_42_6_fu_2275_p2 = (vt1_15_fu_2156_p3 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_42_7_fu_2299_p2 = (vt2_1_fu_2091_p3 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_42_8_fu_2641_p2 = (vt2_3_fu_2506_p3 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_42_9_fu_2679_p2 = (vt2_5_fu_2516_p3 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_42_fu_2022_p2 = ($signed(a_1_fu_2017_p3) < $signed(flag_d_16_fu_2012_p3)? 1'b1: 1'b0);
assign tmp_42_s_fu_2703_p2 = (vt2_7_fu_2536_p3 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_43_1_fu_2099_p2 = ($signed(ap_reg_ppstg_vt2_2_reg_5238_pp0_it6) > $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_43_2_fu_2121_p2 = ($signed(ap_reg_ppstg_vt2_4_reg_5252_pp0_it6) > $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_43_3_fu_2143_p2 = ($signed(ap_reg_ppstg_vt2_6_reg_5266_pp0_it6) > $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_43_4_fu_2544_p2 = ($signed(ap_reg_ppstg_vt2_8_reg_5282_pp0_it7) > $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_43_5_fu_2566_p2 = ($signed(ap_reg_ppstg_vt2_10_reg_5298_pp0_it7) > $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_43_6_fu_2588_p2 = ($signed(ap_reg_ppstg_vt2_12_reg_5314_pp0_it7) > $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_43_7_fu_2814_p2 = ($signed(ap_reg_ppstg_vt2_14_reg_5330_pp0_it8) > $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_43_fu_1414_p2 = ($signed(vt1_fu_1308_p2) < $signed(flag_d_max8_i_i_load_fu_1402_p3)? 1'b1: 1'b0);
assign tmp_44_10_fu_3481_p2 = (count_16_reg_6306 > ap_const_lv5_8? 1'b1: 1'b0);
assign tmp_44_11_fu_3506_p2 = (count_18_fu_3500_p2 > ap_const_lv6_8? 1'b1: 1'b0);
assign tmp_44_12_fu_3535_p2 = (count_19_fu_3528_p3 > ap_const_lv5_8? 1'b1: 1'b0);
assign tmp_44_13_fu_3636_p2 = (count_21_fu_3630_p2 > ap_const_lv6_8? 1'b1: 1'b0);
assign tmp_44_14_fu_3660_p2 = (count_22_fu_3653_p3 > ap_const_lv5_8? 1'b1: 1'b0);
assign tmp_44_15_fu_3775_p2 = (count_24_fu_3769_p2 > ap_const_lv6_8? 1'b1: 1'b0);
assign tmp_44_16_fu_3792_p2 = (phitmp10_fu_3781_p2 > ap_const_lv5_8? 1'b1: 1'b0);
assign tmp_44_1_fu_2957_p2 = (count_7_fu_2932_p3 > ap_const_lv4_8? 1'b1: 1'b0);
assign tmp_44_2_fu_3112_p2 = (count_9_fu_3106_p2 > ap_const_lv5_8? 1'b1: 1'b0);
assign tmp_44_3_fu_3145_p2 = (count_10_fu_3134_p3 > ap_const_lv4_8? 1'b1: 1'b0);
assign tmp_44_4_fu_3311_p2 = (count_12_fu_3306_p2 > ap_const_lv5_8? 1'b1: 1'b0);
assign tmp_44_5_fu_3328_p2 = (count_13_reg_6248 > ap_const_lv5_8? 1'b1: 1'b0);
assign tmp_44_6_fu_3356_p2 = (count_15_fu_3350_p2 > ap_const_lv5_8? 1'b1: 1'b0);
assign tmp_44_7_fu_2618_p2 = (count_1_fu_2607_p3 > ap_const_lv4_8? 1'b1: 1'b0);
assign tmp_44_8_fu_2851_p2 = (count_3_fu_2846_p2 > ap_const_lv4_8? 1'b1: 1'b0);
assign tmp_44_9_fu_2868_p2 = (count_4_reg_6058 > ap_const_lv4_8? 1'b1: 1'b0);
assign tmp_44_fu_1606_p2 = ($signed(b_fu_1601_p3) > $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_44_s_fu_2904_p2 = (count_6_fu_2898_p2 > ap_const_lv5_8? 1'b1: 1'b0);
assign tmp_45_1_fu_2104_p2 = ($signed(ap_reg_ppstg_vt2_2_reg_5238_pp0_it6) < $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_45_2_fu_2126_p2 = ($signed(ap_reg_ppstg_vt2_4_reg_5252_pp0_it6) < $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_45_3_fu_2148_p2 = ($signed(ap_reg_ppstg_vt2_6_reg_5266_pp0_it6) < $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_45_4_fu_2549_p2 = ($signed(ap_reg_ppstg_vt2_8_reg_5282_pp0_it7) < $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_45_5_fu_2571_p2 = ($signed(ap_reg_ppstg_vt2_10_reg_5298_pp0_it7) < $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_45_6_fu_2593_p2 = ($signed(ap_reg_ppstg_vt2_12_reg_5314_pp0_it7) < $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_45_7_fu_2819_p2 = ($signed(ap_reg_ppstg_vt2_14_reg_5330_pp0_it8) < $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_45_fu_1624_p2 = ($signed(vt2_2_reg_5238) < $signed(flag_d_max8_i_i_load_reg_5365)? 1'b1: 1'b0);
assign tmp_46_fu_2055_p2 = ($signed(b_1_fu_2050_p3) > $signed(flag_d_16_2_fu_2045_p3)? 1'b1: 1'b0);
assign tmp_47_fu_4419_p2 = ($signed(core_win_val_1_1_V_1_reg_6732) > $signed(core_win_val_2_1_V_fu_130)? 1'b1: 1'b0);
assign tmp_48_1_fu_928_p2 = ($signed(vt1_2_fu_862_p2) < $signed(vt1_4_fu_872_p2)? 1'b1: 1'b0);
assign tmp_48_2_fu_1534_p2 = ($signed(vt2_10_reg_5298) < $signed(vt2_12_reg_5314)? 1'b1: 1'b0);
assign tmp_48_3_fu_940_p2 = ($signed(vt1_6_fu_882_p2) < $signed(vt1_8_fu_892_p2)? 1'b1: 1'b0);
assign tmp_48_4_fu_1542_p2 = ($signed(vt2_14_reg_5330) < $signed(vt1_reg_5224)? 1'b1: 1'b0);
assign tmp_48_5_fu_952_p2 = ($signed(vt1_10_fu_902_p2) < $signed(vt1_12_fu_912_p2)? 1'b1: 1'b0);
assign tmp_48_7_fu_964_p2 = ($signed(vt1_14_fu_922_p2) < $signed(vt2_fu_852_p2)? 1'b1: 1'b0);
assign tmp_48_9_fu_1376_p2 = ($signed(vt2_2_fu_1317_p2) < $signed(vt2_4_fu_1326_p2)? 1'b1: 1'b0);
assign tmp_48_fu_2213_p2 = (or_cond4_fu_2171_p2 | or_cond3_fu_2163_p2);
assign tmp_48_s_fu_1526_p2 = ($signed(vt2_6_reg_5266) < $signed(vt2_8_reg_5282)? 1'b1: 1'b0);
assign tmp_49_fu_2256_p2 = (or_cond9_fu_2242_p2 | or_cond8_fu_2184_p2);
assign tmp_4_fu_4296_p2 = (ap_const_lv9_0 - flag_d_23_4_fu_4291_p3);
assign tmp_52_1_fu_1196_p2 = ($signed(flag_d_17_1_fu_1156_p3) < $signed(flag_d_19_1_fu_1166_p3)? 1'b1: 1'b0);
assign tmp_52_2_fu_1940_p2 = ($signed(flag_d_13_1_fu_1868_p3) < $signed(flag_d_15_1_fu_1878_p3)? 1'b1: 1'b0);
assign tmp_52_3_fu_1224_p2 = ($signed(flag_d_19_1_fu_1166_p3) < $signed(flag_d_21_1_fu_1176_p3)? 1'b1: 1'b0);
assign tmp_52_4_fu_1968_p2 = ($signed(flag_d_15_1_fu_1878_p3) < $signed(ap_reg_ppstg_flag_d_17_1_reg_5152_pp0_it5)? 1'b1: 1'b0);
assign tmp_52_5_fu_1252_p2 = ($signed(flag_d_21_1_fu_1176_p3) < $signed(flag_d_23_1_fu_1186_p3)? 1'b1: 1'b0);
assign tmp_52_7_fu_1550_p2 = ($signed(ap_reg_ppstg_flag_d_23_1_reg_5164_pp0_it4) < $signed(flag_d_9_1_fu_1516_p3)? 1'b1: 1'b0);
assign tmp_52_9_fu_1888_p2 = ($signed(flag_d_9_1_reg_5450) < $signed(flag_d_11_1_fu_1858_p3)? 1'b1: 1'b0);
assign tmp_52_s_fu_1912_p2 = ($signed(flag_d_11_1_fu_1858_p3) < $signed(flag_d_13_1_fu_1868_p3)? 1'b1: 1'b0);
assign tmp_53_1_fu_934_p2 = ($signed(vt1_2_fu_862_p2) > $signed(vt1_4_fu_872_p2)? 1'b1: 1'b0);
assign tmp_53_2_fu_1538_p2 = ($signed(vt2_10_reg_5298) > $signed(vt2_12_reg_5314)? 1'b1: 1'b0);
assign tmp_53_3_fu_946_p2 = ($signed(vt1_6_fu_882_p2) > $signed(vt1_8_fu_892_p2)? 1'b1: 1'b0);
assign tmp_53_4_fu_1546_p2 = ($signed(vt2_14_reg_5330) > $signed(vt1_reg_5224)? 1'b1: 1'b0);
assign tmp_53_5_fu_958_p2 = ($signed(vt1_10_fu_902_p2) > $signed(vt1_12_fu_912_p2)? 1'b1: 1'b0);
assign tmp_53_7_fu_970_p2 = ($signed(vt1_14_fu_922_p2) > $signed(vt2_fu_852_p2)? 1'b1: 1'b0);
assign tmp_53_9_fu_1382_p2 = ($signed(vt2_2_fu_1317_p2) > $signed(vt2_4_fu_1326_p2)? 1'b1: 1'b0);
assign tmp_53_s_fu_1530_p2 = ($signed(vt2_6_reg_5266) > $signed(vt2_8_reg_5282)? 1'b1: 1'b0);
assign tmp_57_1_fu_1388_p2 = ($signed(flag_d_min4_i_i_load_s_reg_5176) < $signed(flag_d_min4_i_i_load_5_reg_5208)? 1'b1: 1'b0);
assign tmp_57_2_fu_2399_p2 = ($signed(flag_d_min4_i_i_load_2_reg_5665) < $signed(ap_reg_ppstg_flag_d_min4_i_i_load_s_reg_5176_pp0_it6)? 1'b1: 1'b0);
assign tmp_57_3_fu_1992_p2 = ($signed(ap_reg_ppstg_flag_d_min4_i_i_load_3_reg_5192_pp0_it5) < $signed(flag_d_min4_i_i_load_7_reg_5492)? 1'b1: 1'b0);
assign tmp_57_4_fu_2419_p2 = ($signed(flag_d_min4_i_i_load_4_reg_5681) < $signed(ap_reg_ppstg_flag_d_min4_i_i_load_3_reg_5192_pp0_it6)? 1'b1: 1'b0);
assign tmp_57_5_fu_2319_p2 = ($signed(ap_reg_ppstg_flag_d_min4_i_i_load_5_reg_5208_pp0_it6) < $signed(flag_d_min4_i_i_load_9_reg_5633)? 1'b1: 1'b0);
assign tmp_57_7_fu_2339_p2 = ($signed(ap_reg_ppstg_flag_d_min4_i_i_load_7_reg_5492_pp0_it6) < $signed(flag_d_min4_i_i_load_1_reg_5649)? 1'b1: 1'b0);
assign tmp_57_9_fu_2359_p2 = ($signed(flag_d_min4_i_i_load_9_reg_5633) < $signed(flag_d_min4_i_i_load_2_reg_5665)? 1'b1: 1'b0);
assign tmp_57_s_fu_2379_p2 = ($signed(flag_d_min4_i_i_load_1_reg_5649) < $signed(flag_d_min4_i_i_load_4_reg_5681)? 1'b1: 1'b0);
assign tmp_58_1_fu_1210_p2 = ($signed(flag_d_17_2_fu_1161_p3) > $signed(flag_d_19_2_fu_1171_p3)? 1'b1: 1'b0);
assign tmp_58_2_fu_1954_p2 = ($signed(flag_d_13_2_fu_1873_p3) > $signed(flag_d_15_2_fu_1883_p3)? 1'b1: 1'b0);
assign tmp_58_3_fu_1238_p2 = ($signed(flag_d_19_2_fu_1171_p3) > $signed(flag_d_21_2_fu_1181_p3)? 1'b1: 1'b0);
assign tmp_58_4_fu_1980_p2 = ($signed(flag_d_15_2_fu_1883_p3) > $signed(ap_reg_ppstg_flag_d_17_2_reg_5158_pp0_it5)? 1'b1: 1'b0);
assign tmp_58_5_fu_1266_p2 = ($signed(flag_d_21_2_fu_1181_p3) > $signed(flag_d_23_2_fu_1191_p3)? 1'b1: 1'b0);
assign tmp_58_7_fu_1562_p2 = ($signed(ap_reg_ppstg_flag_d_23_2_reg_5170_pp0_it4) > $signed(flag_d_9_2_fu_1521_p3)? 1'b1: 1'b0);
assign tmp_58_9_fu_1900_p2 = ($signed(flag_d_9_2_reg_5456) > $signed(flag_d_11_2_fu_1863_p3)? 1'b1: 1'b0);
assign tmp_58_s_fu_1926_p2 = ($signed(flag_d_11_2_fu_1863_p3) > $signed(flag_d_13_2_fu_1873_p3)? 1'b1: 1'b0);
assign tmp_61_1_fu_2040_p2 = ($signed(ap_reg_ppstg_vt1_4_reg_5028_pp0_it5) > $signed(flag_d_min8_i_i_load_1_fu_1996_p3)? 1'b1: 1'b0);
assign tmp_61_2_fu_2737_p2 = ($signed(ap_reg_ppstg_vt1_8_reg_5056_pp0_it7) > $signed(flag_d_min8_i_i_load_2_reg_5850)? 1'b1: 1'b0);
assign tmp_61_3_fu_3270_p2 = ($signed(ap_reg_ppstg_vt1_12_reg_5084_pp0_it9) > $signed(ap_reg_ppstg_flag_d_min8_i_i_load_3_reg_5870_pp0_it9)? 1'b1: 1'b0);
assign tmp_61_4_fu_3576_p2 = ($signed(ap_reg_ppstg_vt2_reg_5000_pp0_it11) > $signed(ap_reg_ppstg_flag_d_min8_i_i_load_4_reg_5890_pp0_it11)? 1'b1: 1'b0);
assign tmp_61_5_fu_3841_p2 = ($signed(ap_reg_ppstg_vt2_4_reg_5252_pp0_it13) > $signed(ap_reg_ppstg_flag_d_min8_i_i_load_5_reg_5910_pp0_it13)? 1'b1: 1'b0);
assign tmp_61_6_fu_3992_p2 = ($signed(ap_reg_ppstg_vt2_8_reg_5282_pp0_it15) > $signed(ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it15)? 1'b1: 1'b0);
assign tmp_61_7_fu_4130_p2 = ($signed(ap_reg_ppstg_vt2_12_reg_5314_pp0_it17) > $signed(ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it17)? 1'b1: 1'b0);
assign tmp_62_1_fu_1398_p2 = ($signed(flag_d_max4_i_i_load_s_reg_5184) > $signed(flag_d_max4_i_i_load_5_reg_5216)? 1'b1: 1'b0);
assign tmp_62_2_fu_2409_p2 = ($signed(flag_d_max4_i_i_load_2_reg_5673) > $signed(ap_reg_ppstg_flag_d_max4_i_i_load_s_reg_5184_pp0_it6)? 1'b1: 1'b0);
assign tmp_62_3_fu_2002_p2 = ($signed(ap_reg_ppstg_flag_d_max4_i_i_load_3_reg_5200_pp0_it5) > $signed(flag_d_max4_i_i_load_7_reg_5500)? 1'b1: 1'b0);
assign tmp_62_4_fu_2429_p2 = ($signed(flag_d_max4_i_i_load_4_reg_5689) > $signed(ap_reg_ppstg_flag_d_max4_i_i_load_3_reg_5200_pp0_it6)? 1'b1: 1'b0);
assign tmp_62_5_fu_2329_p2 = ($signed(ap_reg_ppstg_flag_d_max4_i_i_load_5_reg_5216_pp0_it6) > $signed(flag_d_max4_i_i_load_9_reg_5641)? 1'b1: 1'b0);
assign tmp_62_7_fu_2349_p2 = ($signed(ap_reg_ppstg_flag_d_max4_i_i_load_7_reg_5500_pp0_it6) > $signed(flag_d_max4_i_i_load_1_reg_5657)? 1'b1: 1'b0);
assign tmp_62_9_fu_2369_p2 = ($signed(flag_d_max4_i_i_load_9_reg_5641) > $signed(flag_d_max4_i_i_load_2_reg_5673)? 1'b1: 1'b0);
assign tmp_62_s_fu_2389_p2 = ($signed(flag_d_max4_i_i_load_1_reg_5657) > $signed(flag_d_max4_i_i_load_4_reg_5689)? 1'b1: 1'b0);
assign tmp_67_1_fu_2073_p2 = ($signed(ap_reg_ppstg_vt1_4_reg_5028_pp0_it5) < $signed(flag_d_max8_i_i_load_1_fu_2006_p3)? 1'b1: 1'b0);
assign tmp_67_2_fu_2769_p2 = ($signed(ap_reg_ppstg_vt1_8_reg_5056_pp0_it7) < $signed(flag_d_max8_i_i_load_2_reg_5860)? 1'b1: 1'b0);
assign tmp_67_3_fu_3302_p2 = ($signed(ap_reg_ppstg_vt1_12_reg_5084_pp0_it9) < $signed(ap_reg_ppstg_flag_d_max8_i_i_load_3_reg_5880_pp0_it9)? 1'b1: 1'b0);
assign tmp_67_4_fu_3608_p2 = ($signed(ap_reg_ppstg_vt2_reg_5000_pp0_it11) < $signed(ap_reg_ppstg_flag_d_max8_i_i_load_4_reg_5900_pp0_it11)? 1'b1: 1'b0);
assign tmp_67_5_fu_3873_p2 = ($signed(ap_reg_ppstg_vt2_4_reg_5252_pp0_it13) < $signed(ap_reg_ppstg_flag_d_max8_i_i_load_5_reg_5920_pp0_it13)? 1'b1: 1'b0);
assign tmp_67_6_fu_4024_p2 = ($signed(ap_reg_ppstg_vt2_8_reg_5282_pp0_it15) < $signed(ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it15)? 1'b1: 1'b0);
assign tmp_67_7_fu_4162_p2 = ($signed(ap_reg_ppstg_vt2_12_reg_5314_pp0_it17) < $signed(ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it17)? 1'b1: 1'b0);
assign tmp_68_1_fu_2449_p2 = ($signed(a_2_fu_2444_p3) < $signed(flag_d_9_fu_2439_p3)? 1'b1: 1'b0);
assign tmp_68_2_fu_3029_p2 = ($signed(a_4_fu_3024_p3) < $signed(flag_d_11_fu_3019_p3)? 1'b1: 1'b0);
assign tmp_68_3_fu_3417_p2 = ($signed(a_6_fu_3412_p3) < $signed(flag_d_13_fu_3407_p3)? 1'b1: 1'b0);
assign tmp_68_4_fu_3697_p2 = ($signed(a_8_fu_3692_p3) < $signed(flag_d_15_fu_3687_p3)? 1'b1: 1'b0);
assign tmp_68_5_fu_3906_p2 = ($signed(a_10_fu_3901_p3) < $signed(flag_d_17_fu_3896_p3)? 1'b1: 1'b0);
assign tmp_68_6_fu_4048_p2 = ($signed(a_12_fu_4043_p3) < $signed(flag_d_19_fu_4038_p3)? 1'b1: 1'b0);
assign tmp_68_7_fu_4176_p2 = ($signed(a_14_fu_4171_p3) < $signed(flag_d_21_fu_4166_p3)? 1'b1: 1'b0);
assign tmp_69_1_fu_2481_p2 = ($signed(b_2_fu_2476_p3) > $signed(flag_d_9_4_fu_2471_p3)? 1'b1: 1'b0);
assign tmp_69_2_fu_3061_p2 = ($signed(b_4_fu_3056_p3) > $signed(flag_d_11_4_fu_3051_p3)? 1'b1: 1'b0);
assign tmp_69_3_fu_3449_p2 = ($signed(b_6_fu_3444_p3) > $signed(flag_d_13_4_fu_3439_p3)? 1'b1: 1'b0);
assign tmp_69_4_fu_3729_p2 = ($signed(b_8_fu_3724_p3) > $signed(flag_d_15_4_fu_3719_p3)? 1'b1: 1'b0);
assign tmp_69_5_fu_3938_p2 = ($signed(b_10_fu_3933_p3) > $signed(flag_d_17_4_fu_3928_p3)? 1'b1: 1'b0);
assign tmp_69_6_fu_4080_p2 = ($signed(b_12_fu_4075_p3) > $signed(flag_d_19_4_fu_4070_p3)? 1'b1: 1'b0);
assign tmp_69_7_fu_4208_p2 = ($signed(b_14_fu_4203_p3) > $signed(flag_d_21_4_fu_4198_p3)? 1'b1: 1'b0);
assign tmp_71_1_fu_2467_p2 = ($signed(ap_reg_ppstg_vt2_6_reg_5266_pp0_it6) > $signed(flag_d_min8_i_i_load_1_reg_5697)? 1'b1: 1'b0);
assign tmp_71_2_fu_3047_p2 = ($signed(ap_reg_ppstg_vt2_10_reg_5298_pp0_it8) > $signed(ap_reg_ppstg_flag_d_min8_i_i_load_2_reg_5850_pp0_it8)? 1'b1: 1'b0);
assign tmp_71_3_fu_3435_p2 = ($signed(ap_reg_ppstg_vt2_14_reg_5330_pp0_it10) > $signed(ap_reg_ppstg_flag_d_min8_i_i_load_3_reg_5870_pp0_it10)? 1'b1: 1'b0);
assign tmp_71_4_fu_3715_p2 = ($signed(ap_reg_ppstg_vt1_2_reg_5014_pp0_it12) > $signed(ap_reg_ppstg_flag_d_min8_i_i_load_4_reg_5890_pp0_it12)? 1'b1: 1'b0);
assign tmp_71_5_fu_3924_p2 = ($signed(ap_reg_ppstg_vt1_6_reg_5042_pp0_it14) > $signed(ap_reg_ppstg_flag_d_min8_i_i_load_5_reg_5910_pp0_it14)? 1'b1: 1'b0);
assign tmp_71_6_fu_4066_p2 = ($signed(ap_reg_ppstg_vt1_10_reg_5070_pp0_it16) > $signed(ap_reg_ppstg_flag_d_min8_i_i_load_6_reg_5930_pp0_it16)? 1'b1: 1'b0);
assign tmp_71_7_fu_4194_p2 = ($signed(ap_reg_ppstg_vt1_14_reg_5098_pp0_it18) > $signed(ap_reg_ppstg_flag_d_min8_i_i_load_7_reg_5950_pp0_it18)? 1'b1: 1'b0);
assign tmp_73_1_fu_2499_p2 = ($signed(ap_reg_ppstg_vt2_6_reg_5266_pp0_it6) < $signed(flag_d_max8_i_i_load_1_reg_5706)? 1'b1: 1'b0);
assign tmp_73_2_fu_3079_p2 = ($signed(ap_reg_ppstg_vt2_10_reg_5298_pp0_it8) < $signed(ap_reg_ppstg_flag_d_max8_i_i_load_2_reg_5860_pp0_it8)? 1'b1: 1'b0);
assign tmp_73_3_fu_3467_p2 = ($signed(ap_reg_ppstg_vt2_14_reg_5330_pp0_it10) < $signed(ap_reg_ppstg_flag_d_max8_i_i_load_3_reg_5880_pp0_it10)? 1'b1: 1'b0);
assign tmp_73_4_fu_3747_p2 = ($signed(ap_reg_ppstg_vt1_2_reg_5014_pp0_it12) < $signed(ap_reg_ppstg_flag_d_max8_i_i_load_4_reg_5900_pp0_it12)? 1'b1: 1'b0);
assign tmp_73_5_fu_3956_p2 = ($signed(ap_reg_ppstg_vt1_6_reg_5042_pp0_it14) < $signed(ap_reg_ppstg_flag_d_max8_i_i_load_5_reg_5920_pp0_it14)? 1'b1: 1'b0);
assign tmp_73_6_fu_4098_p2 = ($signed(ap_reg_ppstg_vt1_10_reg_5070_pp0_it16) < $signed(ap_reg_ppstg_flag_d_max8_i_i_load_6_reg_5940_pp0_it16)? 1'b1: 1'b0);
assign tmp_73_7_fu_4226_p2 = ($signed(ap_reg_ppstg_vt1_14_reg_5098_pp0_it18) < $signed(ap_reg_ppstg_flag_d_max8_i_i_load_7_reg_5960_pp0_it18)? 1'b1: 1'b0);
assign tmp_74_1_fu_2719_p2 = ($signed(a_3_fu_2714_p3) < $signed(flag_d_18_fu_2709_p3)? 1'b1: 1'b0);
assign tmp_74_2_fu_3252_p2 = ($signed(a_5_fu_3247_p3) < $signed(flag_d_20_fu_3242_p3)? 1'b1: 1'b0);
assign tmp_74_3_fu_3558_p2 = ($signed(a_7_fu_3553_p3) < $signed(flag_d_22_fu_3548_p3)? 1'b1: 1'b0);
assign tmp_74_4_fu_3823_p2 = ($signed(a_9_fu_3818_p3) < $signed(flag_d_24_fu_3813_p3)? 1'b1: 1'b0);
assign tmp_74_5_fu_3974_p2 = ($signed(a_11_fu_3969_p3) < $signed(flag_d_10_fu_3964_p3)? 1'b1: 1'b0);
assign tmp_74_6_fu_4112_p2 = ($signed(a_13_fu_4107_p3) < $signed(flag_d_12_fu_4102_p3)? 1'b1: 1'b0);
assign tmp_74_7_fu_4240_p2 = ($signed(a_15_fu_4235_p3) < $signed(flag_d_14_fu_4230_p3)? 1'b1: 1'b0);
assign tmp_76_1_fu_4359_p2 = ($signed(core_win_val_1_2_V_fu_126) > $signed(core_win_val_0_2_V_fu_118)? 1'b1: 1'b0);
assign tmp_76_2_fu_4365_p1 = $signed(core_buf_val_0_V_q0);
assign tmp_76_2_fu_4365_p2 = ($signed(core_win_val_1_2_V_fu_126) > $signed(tmp_76_2_fu_4365_p1)? 1'b1: 1'b0);
assign tmp_77_1_fu_2751_p2 = ($signed(b_3_fu_2746_p3) > $signed(flag_d_18_2_fu_2741_p3)? 1'b1: 1'b0);
assign tmp_77_2_fu_3284_p2 = ($signed(b_5_fu_3279_p3) > $signed(flag_d_20_2_fu_3274_p3)? 1'b1: 1'b0);
assign tmp_77_3_fu_3590_p2 = ($signed(b_7_fu_3585_p3) > $signed(flag_d_22_2_fu_3580_p3)? 1'b1: 1'b0);
assign tmp_77_4_fu_3855_p2 = ($signed(b_9_fu_3850_p3) > $signed(flag_d_24_2_fu_3845_p3)? 1'b1: 1'b0);
assign tmp_77_5_fu_4006_p2 = ($signed(b_11_fu_4001_p3) > $signed(flag_d_10_2_fu_3996_p3)? 1'b1: 1'b0);
assign tmp_77_6_fu_4144_p2 = ($signed(b_13_fu_4139_p3) > $signed(flag_d_12_2_fu_4134_p3)? 1'b1: 1'b0);
assign tmp_77_7_fu_4268_p2 = ($signed(b_15_fu_4263_p3) > $signed(flag_d_14_2_fu_4258_p3)? 1'b1: 1'b0);
assign tmp_79_1_fu_4424_p2 = ($signed(core_win_val_1_1_V_1_reg_6732) > $signed(core_win_val_2_2_V_fu_134)? 1'b1: 1'b0);
assign tmp_79_2_fu_4429_p1 = $signed(core_win_val_2_2_V_2_fu_4407_p3);
assign tmp_79_2_fu_4429_p2 = ($signed(core_win_val_1_1_V_1_reg_6732) > $signed(tmp_79_2_fu_4429_p1)? 1'b1: 1'b0);
assign tmp_cast_fu_527_p1 = $unsigned(t_V_reg_484);
assign tr2_fu_660_p4 = {{t_V_4_reg_495[ap_const_lv32_B : ap_const_lv32_2]}};
assign tr_fu_570_p4 = {{t_V_reg_484[ap_const_lv32_B : ap_const_lv32_2]}};
assign ult2_fu_633_p2 = (t_V_4_reg_495 < p_src_cols_V_read? 1'b1: 1'b0);
assign ult_fu_553_p2 = (t_V_reg_484 < p_src_rows_V_read? 1'b1: 1'b0);
assign vt1_10_fu_902_p2 = (tmp_28_cast_fu_844_p1 - tmp_31_5_cast_fu_898_p1);
assign vt1_11_fu_1729_p3 = ((sel_tmp38_fu_1723_p2)? ap_const_lv2_2: sel_tmp36_fu_1715_p1);
assign vt1_12_fu_912_p2 = (tmp_28_cast_fu_844_p1 - tmp_31_6_cast_fu_908_p1);
assign vt1_13_fu_1756_p3 = ((sel_tmp44_fu_1750_p2)? ap_const_lv2_2: sel_tmp42_fu_1742_p1);
assign vt1_14_fu_922_p2 = (tmp_28_cast_fu_844_p1 - tmp_31_7_cast_fu_918_p1);
assign vt1_15_fu_2156_p3 = ((sel_tmp50_reg_5581)? ap_const_lv2_2: sel_tmp48_fu_2153_p1);
assign vt1_1_fu_1631_p3 = ((sel_tmp2_reg_5391)? ap_const_lv2_2: sel_tmp_fu_1628_p1);
assign vt1_2_fu_862_p2 = (tmp_28_cast_fu_844_p1 - tmp_31_1_cast_fu_858_p1);
assign vt1_3_fu_1651_p3 = ((sel_tmp10_reg_5401)? ap_const_lv2_2: sel_tmp8_fu_1648_p1);
assign vt1_4_fu_872_p2 = (tmp_28_cast_fu_844_p1 - tmp_31_2_cast_fu_868_p1);
assign vt1_5_fu_1661_p3 = ((sel_tmp18_reg_5411)? ap_const_lv2_2: sel_tmp16_fu_1658_p1);
assign vt1_6_fu_882_p2 = (tmp_28_cast_fu_844_p1 - tmp_31_3_cast_fu_878_p1);
assign vt1_7_fu_1681_p3 = ((sel_tmp26_fu_1676_p2)? ap_const_lv2_2: sel_tmp24_fu_1668_p1);
assign vt1_8_fu_892_p2 = (tmp_28_cast_fu_844_p1 - tmp_31_4_cast_fu_888_p1);
assign vt1_9_fu_1702_p3 = ((sel_tmp32_fu_1697_p2)? ap_const_lv2_2: sel_tmp30_fu_1689_p1);
assign vt1_fu_1308_p2 = (ap_reg_ppstg_tmp_28_cast_reg_4988_pp0_it3 - tmp_31_cast_fu_1304_p1);
assign vt2_10_fu_1353_p2 = (ap_reg_ppstg_tmp_28_cast_reg_4988_pp0_it3 - tmp_34_5_cast_fu_1349_p1);
assign vt2_11_fu_2786_p3 = ((sel_tmp41_reg_6022)? ap_const_lv2_2: sel_tmp39_fu_2783_p1);
assign vt2_12_fu_1362_p2 = (ap_reg_ppstg_tmp_28_cast_reg_4988_pp0_it3 - tmp_34_6_cast_fu_1358_p1);
assign vt2_13_fu_2806_p3 = ((sel_tmp47_fu_2801_p2)? ap_const_lv2_2: sel_tmp45_fu_2793_p1);
assign vt2_14_fu_1371_p2 = (ap_reg_ppstg_tmp_28_cast_reg_4988_pp0_it3 - tmp_34_7_cast_fu_1367_p1);
assign vt2_15_fu_3086_p3 = ((sel_tmp53_reg_6128)? ap_const_lv2_2: sel_tmp51_fu_3083_p1);
assign vt2_1_fu_2091_p3 = ((sel_tmp6_fu_2086_p2)? ap_const_lv2_2: sel_tmp4_fu_2078_p1);
assign vt2_2_fu_1317_p2 = (ap_reg_ppstg_tmp_28_cast_reg_4988_pp0_it3 - tmp_34_1_cast_fu_1313_p1);
assign vt2_3_fu_2506_p3 = ((sel_tmp14_reg_5757)? ap_const_lv2_2: sel_tmp12_fu_2503_p1);
assign vt2_4_fu_1326_p2 = (ap_reg_ppstg_tmp_28_cast_reg_4988_pp0_it3 - tmp_34_2_cast_fu_1322_p1);
assign vt2_5_fu_2516_p3 = ((sel_tmp22_reg_5767)? ap_const_lv2_2: sel_tmp20_fu_2513_p1);
assign vt2_6_fu_1335_p2 = (ap_reg_ppstg_tmp_28_cast_reg_4988_pp0_it3 - tmp_34_3_cast_fu_1331_p1);
assign vt2_7_fu_2536_p3 = ((sel_tmp29_fu_2531_p2)? ap_const_lv2_2: sel_tmp27_fu_2523_p1);
assign vt2_8_fu_1344_p2 = (ap_reg_ppstg_tmp_28_cast_reg_4988_pp0_it3 - tmp_34_4_cast_fu_1340_p1);
assign vt2_9_fu_2776_p3 = ((sel_tmp35_reg_6012)? ap_const_lv2_2: sel_tmp33_fu_2773_p1);
assign vt2_fu_852_p2 = (tmp_28_cast_fu_844_p1 - tmp_34_cast_fu_848_p1);
always @ (posedge ap_clk)
begin
    tmp_28_cast_reg_4988[8] <= 1'b0;
    ap_reg_ppstg_tmp_28_cast_reg_4988_pp0_it3[8] <= 1'b0;
    count_16_cast_reg_6238[4] <= 1'b0;
end



endmodule //FAST_t_opr_16_7_0_1080_1920_s

