# Single-Cycle-MIPS

Microprocessor without Interlocked Pipeline Stages (MIPS) is a widely used instruction set architecture. In this project, weâ€™re going to implement the single-cycle MIPS architecture using Verilog.

Inline-style: 
![image](https://github.com/zytyz/Single-Cycle-MIPS/tree/master/img/MIPS.png "MIPS architecture")


