// Seed: 3344462385
module module_0 (
    output logic id_0,
    input  tri1  id_1,
    input  logic id_2
);
  assign id_0 = id_1[1] ^ 1;
endmodule
