#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x15e94f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15c3160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x15dbc50 .functor NOT 1, L_0x1611f70, C4<0>, C4<0>, C4<0>;
L_0x16115c0 .functor XOR 5, L_0x1611ba0, L_0x1611cd0, C4<00000>, C4<00000>;
L_0x1611e60 .functor XOR 5, L_0x16115c0, L_0x1611dc0, C4<00000>, C4<00000>;
v0x160df20_0 .net *"_ivl_10", 4 0, L_0x1611dc0;  1 drivers
v0x160e020_0 .net *"_ivl_12", 4 0, L_0x1611e60;  1 drivers
v0x160e100_0 .net *"_ivl_2", 4 0, L_0x1611b00;  1 drivers
v0x160e1c0_0 .net *"_ivl_4", 4 0, L_0x1611ba0;  1 drivers
v0x160e2a0_0 .net *"_ivl_6", 4 0, L_0x1611cd0;  1 drivers
v0x160e3d0_0 .net *"_ivl_8", 4 0, L_0x16115c0;  1 drivers
v0x160e4b0_0 .var "clk", 0 0;
v0x160e550_0 .var/2u "stats1", 159 0;
v0x160e610_0 .var/2u "strobe", 0 0;
v0x160e760_0 .net "sum_dut", 4 0, L_0x1611970;  1 drivers
v0x160e820_0 .net "sum_ref", 4 0, L_0x160ef30;  1 drivers
v0x160e8c0_0 .net "tb_match", 0 0, L_0x1611f70;  1 drivers
v0x160e960_0 .net "tb_mismatch", 0 0, L_0x15dbc50;  1 drivers
v0x160ea20_0 .net "x", 3 0, v0x160a370_0;  1 drivers
v0x160eae0_0 .net "y", 3 0, v0x160a430_0;  1 drivers
L_0x1611b00 .concat [ 5 0 0 0], L_0x160ef30;
L_0x1611ba0 .concat [ 5 0 0 0], L_0x160ef30;
L_0x1611cd0 .concat [ 5 0 0 0], L_0x1611970;
L_0x1611dc0 .concat [ 5 0 0 0], L_0x160ef30;
L_0x1611f70 .cmp/eeq 5, L_0x1611b00, L_0x1611e60;
S_0x15e7140 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x15c3160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x15cda20_0 .net *"_ivl_0", 4 0, L_0x160ec20;  1 drivers
L_0x7fd4c2cde018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15e4540_0 .net *"_ivl_3", 0 0, L_0x7fd4c2cde018;  1 drivers
v0x15d06e0_0 .net *"_ivl_4", 4 0, L_0x160edb0;  1 drivers
L_0x7fd4c2cde060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15cd6d0_0 .net *"_ivl_7", 0 0, L_0x7fd4c2cde060;  1 drivers
v0x1609d00_0 .net "sum", 4 0, L_0x160ef30;  alias, 1 drivers
v0x1609e30_0 .net "x", 3 0, v0x160a370_0;  alias, 1 drivers
v0x1609f10_0 .net "y", 3 0, v0x160a430_0;  alias, 1 drivers
L_0x160ec20 .concat [ 4 1 0 0], v0x160a370_0, L_0x7fd4c2cde018;
L_0x160edb0 .concat [ 4 1 0 0], v0x160a430_0, L_0x7fd4c2cde060;
L_0x160ef30 .arith/sum 5, L_0x160ec20, L_0x160edb0;
S_0x160a070 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x15c3160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x160a290_0 .net "clk", 0 0, v0x160e4b0_0;  1 drivers
v0x160a370_0 .var "x", 3 0;
v0x160a430_0 .var "y", 3 0;
E_0x15d7020/0 .event negedge, v0x160a290_0;
E_0x15d7020/1 .event posedge, v0x160a290_0;
E_0x15d7020 .event/or E_0x15d7020/0, E_0x15d7020/1;
S_0x160a510 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x15c3160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x160d700_0 .net *"_ivl_43", 0 0, L_0x1611850;  1 drivers
v0x160d800_0 .net "carry", 3 0, L_0x1611630;  1 drivers
v0x160d8e0_0 .net "sum", 4 0, L_0x1611970;  alias, 1 drivers
v0x160d9a0_0 .net "sum_bits", 3 0, L_0x1611520;  1 drivers
v0x160da80_0 .net "x", 3 0, v0x160a370_0;  alias, 1 drivers
v0x160db90_0 .net "y", 3 0, v0x160a430_0;  alias, 1 drivers
L_0x160f630 .part v0x160a370_0, 0, 1;
L_0x160f760 .part v0x160a430_0, 0, 1;
L_0x160fe90 .part v0x160a370_0, 1, 1;
L_0x160ffc0 .part v0x160a430_0, 1, 1;
L_0x1610120 .part L_0x1611630, 0, 1;
L_0x16107c0 .part v0x160a370_0, 2, 1;
L_0x1610930 .part v0x160a430_0, 2, 1;
L_0x1610a60 .part L_0x1611630, 1, 1;
L_0x1611140 .part v0x160a370_0, 3, 1;
L_0x1611270 .part v0x160a430_0, 3, 1;
L_0x1611480 .part L_0x1611630, 2, 1;
L_0x1611520 .concat8 [ 1 1 1 1], L_0x160f070, L_0x160f990, L_0x16102c0, L_0x1610c50;
L_0x1611630 .concat8 [ 1 1 1 1], L_0x160f520, L_0x160fd80, L_0x16106b0, L_0x1611030;
L_0x1611850 .part L_0x1611630, 3, 1;
L_0x1611970 .concat [ 4 1 0 0], L_0x1611520, L_0x1611850;
S_0x160a6f0 .scope module, "adder1" "full_adder" 4 12, 4 21 0, S_0x160a510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x15eaee0 .functor XOR 1, L_0x160f630, L_0x160f760, C4<0>, C4<0>;
L_0x7fd4c2cde0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x160f070 .functor XOR 1, L_0x15eaee0, L_0x7fd4c2cde0a8, C4<0>, C4<0>;
L_0x160f130 .functor AND 1, L_0x160f630, L_0x160f760, C4<1>, C4<1>;
L_0x160f270 .functor AND 1, L_0x160f760, L_0x7fd4c2cde0a8, C4<1>, C4<1>;
L_0x160f360 .functor OR 1, L_0x160f130, L_0x160f270, C4<0>, C4<0>;
L_0x160f470 .functor AND 1, L_0x160f630, L_0x7fd4c2cde0a8, C4<1>, C4<1>;
L_0x160f520 .functor OR 1, L_0x160f360, L_0x160f470, C4<0>, C4<0>;
v0x160a980_0 .net *"_ivl_0", 0 0, L_0x15eaee0;  1 drivers
v0x160aa80_0 .net *"_ivl_10", 0 0, L_0x160f470;  1 drivers
v0x160ab60_0 .net *"_ivl_4", 0 0, L_0x160f130;  1 drivers
v0x160ac50_0 .net *"_ivl_6", 0 0, L_0x160f270;  1 drivers
v0x160ad30_0 .net *"_ivl_8", 0 0, L_0x160f360;  1 drivers
v0x160ae60_0 .net "a", 0 0, L_0x160f630;  1 drivers
v0x160af20_0 .net "b", 0 0, L_0x160f760;  1 drivers
v0x160afe0_0 .net "cin", 0 0, L_0x7fd4c2cde0a8;  1 drivers
v0x160b0a0_0 .net "cout", 0 0, L_0x160f520;  1 drivers
v0x160b160_0 .net "sum", 0 0, L_0x160f070;  1 drivers
S_0x160b2c0 .scope module, "adder2" "full_adder" 4 13, 4 21 0, S_0x160a510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x160f920 .functor XOR 1, L_0x160fe90, L_0x160ffc0, C4<0>, C4<0>;
L_0x160f990 .functor XOR 1, L_0x160f920, L_0x1610120, C4<0>, C4<0>;
L_0x160fa30 .functor AND 1, L_0x160fe90, L_0x160ffc0, C4<1>, C4<1>;
L_0x160fad0 .functor AND 1, L_0x160ffc0, L_0x1610120, C4<1>, C4<1>;
L_0x160fbc0 .functor OR 1, L_0x160fa30, L_0x160fad0, C4<0>, C4<0>;
L_0x160fcd0 .functor AND 1, L_0x160fe90, L_0x1610120, C4<1>, C4<1>;
L_0x160fd80 .functor OR 1, L_0x160fbc0, L_0x160fcd0, C4<0>, C4<0>;
v0x160b520_0 .net *"_ivl_0", 0 0, L_0x160f920;  1 drivers
v0x160b600_0 .net *"_ivl_10", 0 0, L_0x160fcd0;  1 drivers
v0x160b6e0_0 .net *"_ivl_4", 0 0, L_0x160fa30;  1 drivers
v0x160b7d0_0 .net *"_ivl_6", 0 0, L_0x160fad0;  1 drivers
v0x160b8b0_0 .net *"_ivl_8", 0 0, L_0x160fbc0;  1 drivers
v0x160b9e0_0 .net "a", 0 0, L_0x160fe90;  1 drivers
v0x160baa0_0 .net "b", 0 0, L_0x160ffc0;  1 drivers
v0x160bb60_0 .net "cin", 0 0, L_0x1610120;  1 drivers
v0x160bc20_0 .net "cout", 0 0, L_0x160fd80;  1 drivers
v0x160bd70_0 .net "sum", 0 0, L_0x160f990;  1 drivers
S_0x160bed0 .scope module, "adder3" "full_adder" 4 14, 4 21 0, S_0x160a510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1610250 .functor XOR 1, L_0x16107c0, L_0x1610930, C4<0>, C4<0>;
L_0x16102c0 .functor XOR 1, L_0x1610250, L_0x1610a60, C4<0>, C4<0>;
L_0x1610360 .functor AND 1, L_0x16107c0, L_0x1610930, C4<1>, C4<1>;
L_0x1610400 .functor AND 1, L_0x1610930, L_0x1610a60, C4<1>, C4<1>;
L_0x16104f0 .functor OR 1, L_0x1610360, L_0x1610400, C4<0>, C4<0>;
L_0x1610600 .functor AND 1, L_0x16107c0, L_0x1610a60, C4<1>, C4<1>;
L_0x16106b0 .functor OR 1, L_0x16104f0, L_0x1610600, C4<0>, C4<0>;
v0x160c140_0 .net *"_ivl_0", 0 0, L_0x1610250;  1 drivers
v0x160c220_0 .net *"_ivl_10", 0 0, L_0x1610600;  1 drivers
v0x160c300_0 .net *"_ivl_4", 0 0, L_0x1610360;  1 drivers
v0x160c3f0_0 .net *"_ivl_6", 0 0, L_0x1610400;  1 drivers
v0x160c4d0_0 .net *"_ivl_8", 0 0, L_0x16104f0;  1 drivers
v0x160c600_0 .net "a", 0 0, L_0x16107c0;  1 drivers
v0x160c6c0_0 .net "b", 0 0, L_0x1610930;  1 drivers
v0x160c780_0 .net "cin", 0 0, L_0x1610a60;  1 drivers
v0x160c840_0 .net "cout", 0 0, L_0x16106b0;  1 drivers
v0x160c990_0 .net "sum", 0 0, L_0x16102c0;  1 drivers
S_0x160caf0 .scope module, "adder4" "full_adder" 4 15, 4 21 0, S_0x160a510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1610be0 .functor XOR 1, L_0x1611140, L_0x1611270, C4<0>, C4<0>;
L_0x1610c50 .functor XOR 1, L_0x1610be0, L_0x1611480, C4<0>, C4<0>;
L_0x1610cc0 .functor AND 1, L_0x1611140, L_0x1611270, C4<1>, C4<1>;
L_0x1610d80 .functor AND 1, L_0x1611270, L_0x1611480, C4<1>, C4<1>;
L_0x1610e70 .functor OR 1, L_0x1610cc0, L_0x1610d80, C4<0>, C4<0>;
L_0x1610f80 .functor AND 1, L_0x1611140, L_0x1611480, C4<1>, C4<1>;
L_0x1611030 .functor OR 1, L_0x1610e70, L_0x1610f80, C4<0>, C4<0>;
v0x160cd30_0 .net *"_ivl_0", 0 0, L_0x1610be0;  1 drivers
v0x160ce30_0 .net *"_ivl_10", 0 0, L_0x1610f80;  1 drivers
v0x160cf10_0 .net *"_ivl_4", 0 0, L_0x1610cc0;  1 drivers
v0x160d000_0 .net *"_ivl_6", 0 0, L_0x1610d80;  1 drivers
v0x160d0e0_0 .net *"_ivl_8", 0 0, L_0x1610e70;  1 drivers
v0x160d210_0 .net "a", 0 0, L_0x1611140;  1 drivers
v0x160d2d0_0 .net "b", 0 0, L_0x1611270;  1 drivers
v0x160d390_0 .net "cin", 0 0, L_0x1611480;  1 drivers
v0x160d450_0 .net "cout", 0 0, L_0x1611030;  1 drivers
v0x160d5a0_0 .net "sum", 0 0, L_0x1610c50;  1 drivers
S_0x160dd20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x15c3160;
 .timescale -12 -12;
E_0x15d74d0 .event anyedge, v0x160e610_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x160e610_0;
    %nor/r;
    %assign/vec4 v0x160e610_0, 0;
    %wait E_0x15d74d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x160a070;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15d7020;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x160a430_0, 0;
    %assign/vec4 v0x160a370_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x15c3160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x160e4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x160e610_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x15c3160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x160e4b0_0;
    %inv;
    %store/vec4 v0x160e4b0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x15c3160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x160a290_0, v0x160e960_0, v0x160ea20_0, v0x160eae0_0, v0x160e820_0, v0x160e760_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x15c3160;
T_5 ;
    %load/vec4 v0x160e550_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x160e550_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x160e550_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x160e550_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x160e550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x160e550_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x160e550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x15c3160;
T_6 ;
    %wait E_0x15d7020;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x160e550_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x160e550_0, 4, 32;
    %load/vec4 v0x160e8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x160e550_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x160e550_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x160e550_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x160e550_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x160e820_0;
    %load/vec4 v0x160e820_0;
    %load/vec4 v0x160e760_0;
    %xor;
    %load/vec4 v0x160e820_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x160e550_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x160e550_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x160e550_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x160e550_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth1/human/m2014_q4j/iter0/response1/top_module.sv";
