// Seed: 381857461
module module_0 (
    output supply0 id_0,
    input wor id_1,
    output tri1 id_2
    , id_6,
    output wand id_3,
    input tri0 id_4
);
  static logic id_7;
  ;
  assign module_1.id_1 = 0;
  always begin : LABEL_0
    id_7 <= id_6;
  end
  wire id_8;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    output wire id_2,
    output tri1 id_3,
    input uwire id_4,
    input wire id_5
    , id_16,
    output wand id_6,
    output tri0 id_7,
    input tri0 id_8,
    output wor id_9,
    input wand id_10,
    output tri0 id_11,
    input supply1 id_12,
    output tri1 id_13,
    output logic id_14
);
  always @(1) id_14 <= id_7++;
  and primCall (id_13, id_16, id_10, id_8, id_12, id_4);
  module_0 modCall_1 (
      id_6,
      id_10,
      id_2,
      id_3,
      id_1
  );
endmodule
