// Seed: 2947038946
`default_nettype id_7
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    input id_3,
    output logic id_4,
    output id_5,
    input logic id_6,
    input id_7
);
  generate
    assign id_4 = 1'd0 !== id_6;
  endgenerate
endmodule
