

================================================================
== Synthesis Summary Report of 'find'
================================================================
+ General Information: 
    * Date:           Tue Dec 10 15:21:43 2024
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        HLS_Learning
    * Solution:       solution2 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |       Modules      | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |          |           |     |
    |       & Loops      | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +--------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ find              |     -|  1.91|       17|  170.000|         -|       18|     -|        no|     -|   -|  25 (~0%)|  192 (~0%)|    -|
    | o VITIS_LOOP_13_1  |    II|  7.30|       15|  150.000|         6|        4|     3|       yes|     -|   -|         -|          -|    -|
    +--------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_FIFO
+-----------+-----------+------------+
| Interface | Direction | Data Width |
+-----------+-----------+------------+
| IN_VEC    | out       | 8          |
| OUT_VEC   | out       | 8          |
+-----------+-----------+------------+

* Other Ports
+-------+---------+-----------+----------+
| Port  | Mode    | Direction | Bitwidth |
+-------+---------+-----------+----------+
| val_r | ap_none | in        | 8        |
+-------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------+
| Argument | Direction | Datatype    |
+----------+-----------+-------------+
| val      | in        | ap_uint<8>  |
| IN_VEC   | in        | ap_uint<8>* |
| OUT_VEC  | out       | ap_uint<8>* |
+----------+-----------+-------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| val      | val_r        | port      |
| IN_VEC   | IN_VEC       | interface |
| OUT_VEC  | OUT_VEC      | interface |
+----------+--------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.


================================================================
== Bind Op Report
================================================================
+----------------------+-----+--------+----------+-----+--------+---------+
| Name                 | DSP | Pragma | Variable | Op  | Impl   | Latency |
+----------------------+-----+--------+----------+-----+--------+---------+
| + find               | 0   |        |          |     |        |         |
|   add_ln13_fu_110_p2 | -   |        | add_ln13 | add | fabric | 0       |
+----------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------+------------------------------+
| Type      | Options                   | Location                     |
+-----------+---------------------------+------------------------------+
| interface | mode=AP_FIFO port=IN_VEC  | main.cpp:10 in find, IN_VEC  |
| interface | mode=AP_FIFO port=OUT_VEC | main.cpp:11 in find, OUT_VEC |
| pipeline  |                           | main.cpp:15 in find          |
| unroll    | factor=4                  | main.cpp:16 in find          |
+-----------+---------------------------+------------------------------+


