<h1 align="center">Hi ğŸ‘‹, I'm Suresh Gadi</h1>
<h3 align="center">ECE Undergraduate | ASIC Design & Verification Enthusiast</h3>

<p align="center">
  <a href="https://www.linkedin.com/in/suresh-gadi-6201a0293/" target="_blank">
    <img alt="LinkedIn" src="https://img.shields.io/badge/LinkedIn-blue?logo=linkedin&logoColor=white">
  </a>
</p>

---

### ğŸ§‘â€ğŸ“ About Me

- Pre-final year ECE student @ **Aditya University** | CGPA: **9.24**
- Focused on **RTL Design**, **Functional Verification**, and **ASIC Flow**
- Experienced with **Verilog**, **SystemVerilog**, and key **EDA tools** (Xcelium, Vivado, ModelSim)
- Actively learning **industry-standard protocols** used in SoCs

---

### ğŸ”§ Skills

**HDLs & Programming:** Verilog, SystemVerilog, C, Python  
**EDA Tools:** Xcelium, Genus, Virtuoso, Vivado, ModelSim, Quartus  
**Focus Areas:**  
- RTL Design & Simulation  
- Functional Verification (basic UVM exposure)  
- FPGA-based prototyping  
- Low-power & timing-aware design

**Protocols (Learning/Working On):**  
- AMBA (APB, AHB, AXI)  
- UART, SPI, I2C  
- PCIe (beginner level)

---

### ğŸš€ Projects

#### ğŸ” Password Locking System (Verilog)
- Secure login, alarm on failure, password change support  
- Fully testbenched with real-time login tracking  

#### ğŸ“¡ APB Protocol Verification (3-Register Slave)
- Verified full APB phases: IDLE â†’ SETUP â†’ ACCESS  
- Read/write, reset, invalid access handling  
- Modular testbench  
- ğŸ“ˆ Top **19/120** teams based on design quality  

---

### ğŸ¯ Interests

- ASIC Front-End Design  
- Digital Logic Verification  
- Protocol Understanding & IP Validation  
- CDC & Reset-Aware Verification  
- SoC-Level Integration

---

### ğŸ“Š GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=suresh2327&show_icons=true&theme=radical" />
  <br/>
  <img src="https://streak-stats.demolab.com/?user=suresh2327&theme=radical" />
  <br/>
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=suresh2327&layout=compact&theme=radical" />
</p>

---

<p align="center"><strong>Design. Verify. Optimize. Repeat. ğŸš€</strong></p>
