{"Source Block": ["hdl/projects/fmcadc5/vc707/system_top.v@241:251@HdlIdDef", "  wire              spi_clk;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              rx_ref_clk_0;\n  wire              rx_ref_clk_1;\n  wire              rx_sysref;\n  wire              rx_sync_0;\n  wire              rx_sync_1;\n  wire              adc_clk;\n  wire              adc_valid_0;\n  wire              adc_enable_0;\n"], "Clone Blocks": [["hdl/projects/fmcadc5/vc707/system_top.v@243:253", "  wire              spi_miso;\n  wire              rx_ref_clk_0;\n  wire              rx_ref_clk_1;\n  wire              rx_sysref;\n  wire              rx_sync_0;\n  wire              rx_sync_1;\n  wire              adc_clk;\n  wire              adc_valid_0;\n  wire              adc_enable_0;\n  wire    [255:0]   adc_data_0;\n  wire              adc_valid_1;\n"], ["hdl/projects/fmcadc5/vc707/system_top.v@239:249", "  wire    [ 63:0]   gpio_t;\n  wire    [  7:0]   spi_csn;\n  wire              spi_clk;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              rx_ref_clk_0;\n  wire              rx_ref_clk_1;\n  wire              rx_sysref;\n  wire              rx_sync_0;\n  wire              rx_sync_1;\n  wire              adc_clk;\n"], ["hdl/projects/ad6676evb/zc706/system_top.v@178:188", "  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            adc_clk;\n  wire            adc_enable_a;\n"], ["hdl/projects/fmcadc5/vc707/system_top.v@240:250", "  wire    [  7:0]   spi_csn;\n  wire              spi_clk;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              rx_ref_clk_0;\n  wire              rx_ref_clk_1;\n  wire              rx_sysref;\n  wire              rx_sync_0;\n  wire              rx_sync_1;\n  wire              adc_clk;\n  wire              adc_valid_0;\n"], ["hdl/projects/fmcomms1/kc705/system_top.v@205:215", "  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            dac_clk;\n  wire            dac_valid_0;\n  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n"], ["hdl/projects/fmcadc5/vc707/system_top.v@238:248", "  wire    [ 63:0]   gpio_o;\n  wire    [ 63:0]   gpio_t;\n  wire    [  7:0]   spi_csn;\n  wire              spi_clk;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              rx_ref_clk_0;\n  wire              rx_ref_clk_1;\n  wire              rx_sysref;\n  wire              rx_sync_0;\n  wire              rx_sync_1;\n"], ["hdl/projects/fmcomms1/vc707/system_top.v@197:207", "  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            dac_clk;\n  wire            dac_valid_0;\n  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n"], ["hdl/projects/fmcadc5/vc707/system_top.v@244:254", "  wire              rx_ref_clk_0;\n  wire              rx_ref_clk_1;\n  wire              rx_sysref;\n  wire              rx_sync_0;\n  wire              rx_sync_1;\n  wire              adc_clk;\n  wire              adc_valid_0;\n  wire              adc_enable_0;\n  wire    [255:0]   adc_data_0;\n  wire              adc_valid_1;\n  wire              adc_enable_1;\n"], ["hdl/projects/fmcadc5/vc707/system_top.v@242:252", "  wire              spi_mosi;\n  wire              spi_miso;\n  wire              rx_ref_clk_0;\n  wire              rx_ref_clk_1;\n  wire              rx_sysref;\n  wire              rx_sync_0;\n  wire              rx_sync_1;\n  wire              adc_clk;\n  wire              adc_valid_0;\n  wire              adc_enable_0;\n  wire    [255:0]   adc_data_0;\n"]], "Diff Content": {"Delete": [[246, "  wire              rx_sysref;\n"]], "Add": [[246, "  wire              rx_sysref_s;\n"]]}}