WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2528613 heartbeat IPC: 3.95474 cumulative IPC: 3.95474 (Simulation time: 0 hr 0 min 17 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2528614 cumulative IPC: 3.95474 (Simulation time: 0 hr 0 min 17 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2528614 (Simulation time: 0 hr 0 min 17 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 10148727 heartbeat IPC: 1.31232 cumulative IPC: 1.31232 (Simulation time: 0 hr 0 min 48 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 18033611 heartbeat IPC: 1.26825 cumulative IPC: 1.28991 (Simulation time: 0 hr 1 min 19 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 26020931 heartbeat IPC: 1.25199 cumulative IPC: 1.27702 (Simulation time: 0 hr 1 min 49 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 33934199 heartbeat IPC: 1.26371 cumulative IPC: 1.27366 (Simulation time: 0 hr 2 min 20 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 41950457 heartbeat IPC: 1.24747 cumulative IPC: 1.26834 (Simulation time: 0 hr 2 min 50 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 39421844 cumulative IPC: 1.26834 (Simulation time: 0 hr 2 min 50 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 39421844 (Simulation time: 0 hr 2 min 50 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/641.leela_s-149B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.26834 instructions: 50000000 cycles: 39421844
CPU 0 Branch Prediction Accuracy: 87.5016% MPKI: 21.1486 Average ROB Occupancy at Mispredict: 14.9188
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.104881
BRANCH_INDIRECT: 0.0134001
BRANCH_CONDITIONAL: 20.9887
BRANCH_DIRECT_CALL: 0.00596001
BRANCH_INDIRECT_CALL: 0.00360001
BRANCH_RETURN: 0.0321001

LLC TOTAL       ACCESS:     136121  HIT:     110888  MISS:      25233
LLC LOAD         ACCESS:      55053  HIT:      37334  MISS:      17719
LLC RFO          ACCESS:      34347  HIT:      26964  MISS:       7383
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:      46486  HIT:      46486  MISS:          0
LLC TRANSLATION  ACCESS:        235  HIT:        104  MISS:        131
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 187.755 cycles
cpu0_DTLB TOTAL       ACCESS:   13580738  HIT:   13541215  MISS:      39523
cpu0_DTLB LOAD         ACCESS:   13580738  HIT:   13541215  MISS:      39523
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.65886 cycles
cpu0_ITLB TOTAL       ACCESS:    2087739  HIT:    2086919  MISS:        820
cpu0_ITLB LOAD         ACCESS:    2087739  HIT:    2086919  MISS:        820
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 18.2757 cycles
cpu0_L1D TOTAL       ACCESS:   16605228  HIT:   15524665  MISS:    1080563
cpu0_L1D LOAD         ACCESS:    9738932  HIT:    9276764  MISS:     462168
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    6865412  HIT:    6247715  MISS:     617697
cpu0_L1D TRANSLATION  ACCESS:        884  HIT:        186  MISS:        698
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 7.81626 cycles
cpu0_L1I TOTAL       ACCESS:    2356847  HIT:    2335850  MISS:      20997
cpu0_L1I LOAD         ACCESS:    2356847  HIT:    2335850  MISS:      20997
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 13.2523 cycles
cpu0_L2C TOTAL       ACCESS:     301088  HIT:     211443  MISS:      89645
cpu0_L2C LOAD         ACCESS:     137702  HIT:      82649  MISS:      55053
cpu0_L2C RFO          ACCESS:      66251  HIT:      31904  MISS:      34347
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:      96770  HIT:      96760  MISS:         10
cpu0_L2C TRANSLATION  ACCESS:        365  HIT:        130  MISS:        235
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 73.1506 cycles
cpu0_STLB TOTAL       ACCESS:      20438  HIT:      19888  MISS:        550
cpu0_STLB LOAD         ACCESS:      20438  HIT:      19888  MISS:        550
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 278.848 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      19153
  ROW_BUFFER_MISS:       6080
 AVG DBUS CONGESTED CYCLE:    3.95684
 WQ ROW_BUFFER_HIT:          6
  ROW_BUFFER_MISS:         96  FULL:          0
