\doxysection{s\+\_\+sim\+\_\+wire Struct Reference}
\hypertarget{structs__sim__wire}{}\label{structs__sim__wire}\index{s\_sim\_wire@{s\_sim\_wire}}


{\ttfamily \#include $<$Components\+Struct.\+h$>$}



Collaboration diagram for s\+\_\+sim\+\_\+wire\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=155pt]{structs__sim__wire__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{QString}} \mbox{\hyperlink{structs__sim__wire_a7407391f2ef72f5b98204f4cc502c6c0}{name}}
\begin{DoxyCompactList}\small\item\em Wire name. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_sysc_add__pv}{int}} \mbox{\hyperlink{structs__sim__wire_ac3136006e077afc117f6a0649f50d1e5}{width}}
\begin{DoxyCompactList}\small\item\em Wire width. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_sysc_add__pv}{QString}} \mbox{\hyperlink{structs__sim__wire_a7c70d6803cbe0355333f5d7dc5e5391e}{connected\+\_\+to}}
\begin{DoxyCompactList}\small\item\em Connected to. \end{DoxyCompactList}\item 
\mbox{\hyperlink{structs__parse__error}{s\+\_\+parse\+\_\+error}} \mbox{\hyperlink{structs__sim__wire_a969d33d44429d62791666e7881a7719b}{error}}
\begin{DoxyCompactList}\small\item\em Error. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\Hypertarget{structs__sim__wire_a7c70d6803cbe0355333f5d7dc5e5391e}\label{structs__sim__wire_a7c70d6803cbe0355333f5d7dc5e5391e} 
\index{s\_sim\_wire@{s\_sim\_wire}!connected\_to@{connected\_to}}
\index{connected\_to@{connected\_to}!s\_sim\_wire@{s\_sim\_wire}}
\doxysubsubsection{\texorpdfstring{connected\_to}{connected\_to}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{QString}} s\+\_\+sim\+\_\+wire\+::connected\+\_\+to}



Connected to. 

\Hypertarget{structs__sim__wire_a969d33d44429d62791666e7881a7719b}\label{structs__sim__wire_a969d33d44429d62791666e7881a7719b} 
\index{s\_sim\_wire@{s\_sim\_wire}!error@{error}}
\index{error@{error}!s\_sim\_wire@{s\_sim\_wire}}
\doxysubsubsection{\texorpdfstring{error}{error}}
{\footnotesize\ttfamily \mbox{\hyperlink{structs__parse__error}{s\+\_\+parse\+\_\+error}} s\+\_\+sim\+\_\+wire\+::error}



Error. 

\Hypertarget{structs__sim__wire_a7407391f2ef72f5b98204f4cc502c6c0}\label{structs__sim__wire_a7407391f2ef72f5b98204f4cc502c6c0} 
\index{s\_sim\_wire@{s\_sim\_wire}!name@{name}}
\index{name@{name}!s\_sim\_wire@{s\_sim\_wire}}
\doxysubsubsection{\texorpdfstring{name}{name}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{QString}} s\+\_\+sim\+\_\+wire\+::name}



Wire name. 

\Hypertarget{structs__sim__wire_ac3136006e077afc117f6a0649f50d1e5}\label{structs__sim__wire_ac3136006e077afc117f6a0649f50d1e5} 
\index{s\_sim\_wire@{s\_sim\_wire}!width@{width}}
\index{width@{width}!s\_sim\_wire@{s\_sim\_wire}}
\doxysubsubsection{\texorpdfstring{width}{width}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{int}} s\+\_\+sim\+\_\+wire\+::width}



Wire width. 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+BJRODIER/\+Documents/\+QT\+\_\+\+REPO/\+QT\+\_\+\+VHDL\+\_\+simulator/code/\+Qt\+\_\+\+VHDL\+\_\+\+SVG\+\_\+proj/parser\+\_\+linker/\mbox{\hyperlink{_components_struct_8h}{Components\+Struct.\+h}}\end{DoxyCompactItemize}
