		   TOP LAYOUT ERRORS RESULTS: CLEAN

		   #### #     #####   ##   #   #
		  #     #     #      #  #  ##  #
		  #     #     ####  ###### # # #
		  #     #     #     #    # #  ##
		   #### ##### ##### #    # #   #

===========================================================================

Library name:    tarea_2
Structure name:  compleja_def
Generated by:    IC Validator RHEL64 U-2022.12-SP4.9133772 2023/08/28
Runset name:     /mnt/vol_NFS_rh003/Est_VLSI_I_2024/Cordero_Matamoros_I_2024_vlsi/tarea_2/synopsys_custom/compleja_def.icv.drc/xt018_1243_DRC_LP5MOS_MET4_METMID_METTHK.drc.rs
User name:       Cordero_Matamoros_I_2024_vlsi
Time started:    2024/04/28 08:31:19PM
Time ended:      2024/04/28 08:31:31PM

Called as: icv -f openaccess -i tarea_2 -c compleja_def -oa_view layout -oa_lib_defs /mnt/vol_NFS_rh003/Est_VLSI_I_2024/Cordero_Matamoros_I_2024_vlsi/tarea_2/lib.defs -oa_layer_map /mnt/vol_NFS_rh003/Est_VLSI_I_2024/Cordero_Matamoros_I_2024_vlsi/tarea_2/strmInOut.layertable -I /mnt/vol_NFS_rh003/Est_VLSI_I_2024/Cordero_Matamoros_I_2024_vlsi/tarea_2/./ICValidator -oa_dm6 -I /mnt/vol_synopsys2023/pdks/xfab/design/xkit/xt018/synopsys/v12_1/ICValidator/v12_1_1 -vue /mnt/vol_NFS_rh003/Est_VLSI_I_2024/Cordero_Matamoros_I_2024_vlsi/tarea_2/synopsys_custom/compleja_def.icv.drc/xt018_1243_DRC_LP5MOS_MET4_METMID_METTHK.drc.rs

