Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2.1 (lin64) Build 1302555 Wed Aug  5 13:06:02 MDT 2015
| Date         : Wed Dec  9 21:13:47 2015
| Host         : Lappytoppy running 64-bit Linux Mint 17.2 Rafaela
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 224 register/latch pins with no clock driven by root clock pin: system_i/CLK_DIV_0/U0/CLK_out_int_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: system_i/CLK_DIV_1/U0/CLK_out_int_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.774        0.000                      0                 3654        0.051        0.000                      0                 3654        4.020        0.000                       0                  2005  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
BCLK        {0.000 217.486}      434.972         2.299           
B_CLK       {0.000 217.486}      434.972         2.299           
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 3.333}        6.666           150.015         
clk_fpga_2  {0.000 40.769}       81.538          12.264          
s_axi_aclk  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.774        0.000                      0                 3340        0.051        0.000                      0                 3340        4.020        0.000                       0                  1798  
clk_fpga_2         78.777        0.000                      0                    2        0.296        0.000                      0                    2       40.269        0.000                       0                     3  
s_axi_aclk          5.749        0.000                      0                  271        0.059        0.000                      0                  271        4.500        0.000                       0                   204  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
s_axi_aclk    clk_fpga_0          7.618        0.000                      0                    6        0.289        0.000                      0                    6  
clk_fpga_0    s_axi_aclk          4.688        0.000                      0                   92        0.351        0.000                      0                   92  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.774ns  (required time - arrival time)
  Source:                 system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 3.065ns (50.061%)  route 3.058ns (49.939%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.679     2.987    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X10Y39         FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.478     3.465 f  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=3, routed)           1.192     4.657    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.296     4.953 f  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=2, routed)           0.607     5.561    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_1
    SLICE_X10Y44         LUT6 (Prop_lut6_I4_O)        0.124     5.685 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.761     6.446    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.570 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.570    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.120 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.120    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.454 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_4/O[1]
                         net (fo=1, routed)           0.496     7.951    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[5]
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.303     8.254 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2/O
                         net (fo=1, routed)           0.000     8.254    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.787 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.787    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_3_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.110 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.110    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_1_n_0
    SLICE_X8Y41          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.506    12.698    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y41          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.231    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X8Y41          FDRE (Setup_fdre_C_D)        0.109    12.884    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  3.774    

Slack (MET) :             3.782ns  (required time - arrival time)
  Source:                 system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 3.057ns (49.996%)  route 3.058ns (50.004%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.679     2.987    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X10Y39         FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.478     3.465 f  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=3, routed)           1.192     4.657    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.296     4.953 f  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=2, routed)           0.607     5.561    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_1
    SLICE_X10Y44         LUT6 (Prop_lut6_I4_O)        0.124     5.685 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.761     6.446    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.570 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.570    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.120 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.120    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.454 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_4/O[1]
                         net (fo=1, routed)           0.496     7.951    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[5]
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.303     8.254 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2/O
                         net (fo=1, routed)           0.000     8.254    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.787 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.787    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_3_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.102 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     9.102    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_i_1_n_0
    SLICE_X8Y41          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.506    12.698    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y41          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.231    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X8Y41          FDRE (Setup_fdre_C_D)        0.109    12.884    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  3.782    

Slack (MET) :             3.858ns  (required time - arrival time)
  Source:                 system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 2.981ns (49.366%)  route 3.058ns (50.634%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.679     2.987    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X10Y39         FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.478     3.465 f  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=3, routed)           1.192     4.657    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.296     4.953 f  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=2, routed)           0.607     5.561    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_1
    SLICE_X10Y44         LUT6 (Prop_lut6_I4_O)        0.124     5.685 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.761     6.446    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.570 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.570    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.120 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.120    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.454 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_4/O[1]
                         net (fo=1, routed)           0.496     7.951    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[5]
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.303     8.254 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2/O
                         net (fo=1, routed)           0.000     8.254    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.787 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.787    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_3_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.026 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     9.026    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]_i_1_n_0
    SLICE_X8Y41          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.506    12.698    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y41          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.231    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X8Y41          FDRE (Setup_fdre_C_D)        0.109    12.884    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  3.858    

Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 2.961ns (49.198%)  route 3.058ns (50.802%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.679     2.987    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X10Y39         FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.478     3.465 f  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=3, routed)           1.192     4.657    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.296     4.953 f  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=2, routed)           0.607     5.561    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_1
    SLICE_X10Y44         LUT6 (Prop_lut6_I4_O)        0.124     5.685 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.761     6.446    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.570 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.570    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.120 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.120    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.454 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_4/O[1]
                         net (fo=1, routed)           0.496     7.951    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[5]
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.303     8.254 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2/O
                         net (fo=1, routed)           0.000     8.254    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.787 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.787    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_3_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.006 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     9.006    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_0
    SLICE_X8Y41          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.506    12.698    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y41          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.231    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X8Y41          FDRE (Setup_fdre_C_D)        0.109    12.884    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  3.878    

Slack (MET) :             3.911ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 1.080ns (22.267%)  route 3.770ns (77.733%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.681     2.989    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X13Y43         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.456     3.445 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=49, routed)          1.377     4.822    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X16Y47         LUT3 (Prop_lut3_I0_O)        0.146     4.968 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.590     5.558    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_3_n_0
    SLICE_X16Y44         LUT6 (Prop_lut6_I4_O)        0.328     5.886 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           1.020     6.906    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wready
    SLICE_X10Y44         LUT2 (Prop_lut2_I1_O)        0.150     7.056 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.784     7.839    system_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.589    12.781    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.231    13.012    
                         clock uncertainty           -0.154    12.858    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -1.107    11.751    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.751    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                  3.911    

Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 2.852ns (48.261%)  route 3.058ns (51.739%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.679     2.987    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X10Y39         FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.478     3.465 f  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=3, routed)           1.192     4.657    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.296     4.953 f  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=2, routed)           0.607     5.561    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_1
    SLICE_X10Y44         LUT6 (Prop_lut6_I4_O)        0.124     5.685 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.761     6.446    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.570 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.570    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.120 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.120    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.454 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_4/O[1]
                         net (fo=1, routed)           0.496     7.951    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[5]
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.303     8.254 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2/O
                         net (fo=1, routed)           0.000     8.254    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.897 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.897    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]_i_1_n_0
    SLICE_X8Y40          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.505    12.697    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y40          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.231    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X8Y40          FDRE (Setup_fdre_C_D)        0.109    12.883    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                  3.986    

Slack (MET) :             4.039ns  (required time - arrival time)
  Source:                 system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.857ns  (logic 2.667ns (45.534%)  route 3.190ns (54.466%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.679     2.987    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X10Y39         FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.478     3.465 f  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=3, routed)           1.192     4.657    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.296     4.953 f  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=2, routed)           0.607     5.561    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_1
    SLICE_X10Y44         LUT6 (Prop_lut6_I4_O)        0.124     5.685 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.761     6.446    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.570 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.570    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.210 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/O[3]
                         net (fo=1, routed)           0.629     7.839    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[3]
    SLICE_X8Y39          LUT5 (Prop_lut5_I4_O)        0.306     8.145 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2/O
                         net (fo=1, routed)           0.000     8.145    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.521 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.521    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_3_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.844 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.844    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_1_n_0
    SLICE_X8Y40          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.505    12.697    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y40          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.231    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X8Y40          FDRE (Setup_fdre_C_D)        0.109    12.883    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                  4.039    

Slack (MET) :             4.051ns  (required time - arrival time)
  Source:                 system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 2.787ns (47.686%)  route 3.058ns (52.314%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.679     2.987    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X10Y39         FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.478     3.465 f  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=3, routed)           1.192     4.657    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.296     4.953 f  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=2, routed)           0.607     5.561    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_1
    SLICE_X10Y44         LUT6 (Prop_lut6_I4_O)        0.124     5.685 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.761     6.446    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.570 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.570    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.120 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.120    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.454 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_4/O[1]
                         net (fo=1, routed)           0.496     7.951    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[5]
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.303     8.254 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2/O
                         net (fo=1, routed)           0.000     8.254    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.832 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.832    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]_i_1_n_0
    SLICE_X8Y40          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.505    12.697    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y40          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.231    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X8Y40          FDRE (Setup_fdre_C_D)        0.109    12.883    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                  4.051    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[3].GEN_POS_EDGE_DETECT.irpt_dly1_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 0.580ns (11.197%)  route 4.600ns (88.803%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.669     2.977    system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y58         FDRE                                         r  system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          2.700     6.133    system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X13Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.257 r  system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/alarm_reg[8]_i_1/O
                         net (fo=134, routed)         1.900     8.157    system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/reset2ip_reset
    SLICE_X16Y72         FDSE                                         r  system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[3].GEN_POS_EDGE_DETECT.irpt_dly1_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.476    12.668    system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X16Y72         FDSE                                         r  system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[3].GEN_POS_EDGE_DETECT.irpt_dly1_reg/C
                         clock pessimism              0.230    12.898    
                         clock uncertainty           -0.154    12.744    
    SLICE_X16Y72         FDSE (Setup_fdse_C_S)       -0.524    12.220    system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[3].GEN_POS_EDGE_DETECT.irpt_dly1_reg
  -------------------------------------------------------------------
                         required time                         12.220    
                         arrival time                          -8.157    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 2.563ns (44.550%)  route 3.190ns (55.450%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.679     2.987    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X10Y39         FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.478     3.465 f  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=3, routed)           1.192     4.657    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.296     4.953 f  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=2, routed)           0.607     5.561    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_1
    SLICE_X10Y44         LUT6 (Prop_lut6_I4_O)        0.124     5.685 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.761     6.446    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.570 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.570    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.210 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/O[3]
                         net (fo=1, routed)           0.629     7.839    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[3]
    SLICE_X8Y39          LUT5 (Prop_lut5_I4_O)        0.306     8.145 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2/O
                         net (fo=1, routed)           0.000     8.145    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.521 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.521    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_3_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.740 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.740    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X8Y40          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.505    12.697    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y40          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.231    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X8Y40          FDRE (Setup_fdre_C_D)        0.109    12.883    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                  4.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/w_pipe/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/slv_reg2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.209ns (47.820%)  route 0.228ns (52.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.567     0.907    system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/w_pipe/aclk
    SLICE_X10Y49         FDRE                                         r  system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/w_pipe/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.071 r  system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/w_pipe/m_payload_i_reg[26]/Q
                         net (fo=4, routed)           0.228     1.300    system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/s_axi_wdata[26]
    SLICE_X10Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.345 r  system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/slv_reg2[26]_i_1/O
                         net (fo=1, routed)           0.000     1.345    system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/slv_reg2[26]_i_1_n_0
    SLICE_X10Y53         FDRE                                         r  system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/slv_reg2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.833     1.203    system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X10Y53         FDRE                                         r  system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/slv_reg2_reg[26]/C
                         clock pessimism             -0.029     1.174    
    SLICE_X10Y53         FDRE (Hold_fdre_C_D)         0.120     1.294    system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/slv_reg2_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/axi_rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (41.998%)  route 0.226ns (58.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.565     0.906    system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X8Y52          FDRE                                         r  system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/axi_rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/axi_rdata_reg[21]/Q
                         net (fo=1, routed)           0.226     1.296    system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/r_pipe/UNCONN_IN[21]
    SLICE_X11Y48         FDRE                                         r  system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.835     1.205    system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/r_pipe/aclk
    SLICE_X11Y48         FDRE                                         r  system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[21]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X11Y48         FDRE (Hold_fdre_C_D)         0.066     1.242    system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.752%)  route 0.186ns (59.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.582     0.923    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.186     1.237    system_i/processing_system7_0/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.893     1.263    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                     -0.053     1.181    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.328%)  route 0.258ns (64.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.561     0.902    system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X18Y53         FDRE                                         r  system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.258     1.301    system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/r_pipe/UNCONN_IN[31]
    SLICE_X17Y48         FDRE                                         r  system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.832     1.202    system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/r_pipe/aclk
    SLICE_X17Y48         FDRE                                         r  system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[31]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X17Y48         FDRE (Hold_fdre_C_D)         0.070     1.243    system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/SWs_4Bits/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SWs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.741%)  route 0.254ns (64.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.560     0.900    system_i/SWs_4Bits/U0/s_axi_aclk
    SLICE_X23Y43         FDRE                                         r  system_i/SWs_4Bits/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/SWs_4Bits/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.254     1.295    system_i/SWs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[28][0]
    SLICE_X21Y41         FDRE                                         r  system_i/SWs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.829     1.199    system_i/SWs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y41         FDRE                                         r  system_i/SWs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y41         FDRE (Hold_fdre_C_D)         0.070     1.235    system_i/SWs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.031%)  route 0.240ns (62.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.582     0.923    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.240     1.303    system_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.893     1.263    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.210ns (44.479%)  route 0.262ns (55.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.582     0.923    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[20]/Q
                         net (fo=1, routed)           0.262     1.349    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[20]
    SLICE_X0Y49          LUT3 (Prop_lut3_I2_O)        0.046     1.395 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[20]_i_1/O
                         net (fo=1, routed)           0.000     1.395    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[20]
    SLICE_X0Y49          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.852     1.222    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[20]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.131     1.324    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/skid_buffer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/m_payload_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.084%)  route 0.226ns (51.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.565     0.906    system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/aclk
    SLICE_X6Y50          FDRE                                         r  system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/skid_buffer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/skid_buffer_reg[24]/Q
                         net (fo=1, routed)           0.226     1.295    system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/skid_buffer_reg_n_0_[24]
    SLICE_X7Y49          LUT3 (Prop_lut3_I1_O)        0.045     1.340 r  system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/m_payload_i[24]_i_1/O
                         net (fo=1, routed)           0.000     1.340    system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/skid_buffer[24]
    SLICE_X7Y49          FDRE                                         r  system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/m_payload_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.835     1.205    system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/aclk
    SLICE_X7Y49          FDRE                                         r  system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/m_payload_i_reg[24]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.091     1.267    system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/m_payload_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/slv_reg3_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.345%)  route 0.253ns (57.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.562     0.903    system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X15Y50         FDRE                                         r  system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/slv_reg3_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/slv_reg3_reg[18]/Q
                         net (fo=2, routed)           0.253     1.297    system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/slv_reg3[18]
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.342 r  system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.342    system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/reg_data_out[18]
    SLICE_X14Y49         FDRE                                         r  system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.832     1.202    system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X14Y49         FDRE                                         r  system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.091     1.264    system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/slv_reg0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.515%)  route 0.251ns (57.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.564     0.905    system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X15Y49         FDRE                                         r  system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/slv_reg0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/slv_reg0_reg[15]/Q
                         net (fo=2, routed)           0.251     1.297    system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/slv_reg0[15]
    SLICE_X14Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.342 r  system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     1.342    system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/reg_data_out[15]
    SLICE_X14Y50         FDRE                                         r  system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.831     1.201    system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X14Y50         FDRE                                         r  system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.092     1.264    system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0      system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8    system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8    system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y38   system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y38   system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y38   system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y38   system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X17Y38   system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y37   system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y43    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y43    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y44    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y44    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y45   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y45   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y45   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y45   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y44    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y44    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y42    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y42    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y42    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y42    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y43    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y44    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y45   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y45   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y44    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y44    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       78.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.777ns  (required time - arrival time)
  Source:                 system_i/CLK_DIV_0/U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/CLK_DIV_0/U0/CLK_out_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (clk_fpga_2 rise@81.538ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.718ns (45.831%)  route 0.849ns (54.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 84.216 - 81.538 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.659     2.967    system_i/CLK_DIV_0/U0/CLK_in
    SLICE_X22Y52         FDRE                                         r  system_i/CLK_DIV_0/U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.419     3.386 r  system_i/CLK_DIV_0/U0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.849     4.235    system_i/CLK_DIV_0/U0/cnt
    SLICE_X22Y52         LUT3 (Prop_lut3_I1_O)        0.299     4.534 r  system_i/CLK_DIV_0/U0/CLK_out_int_i_1/O
                         net (fo=1, routed)           0.000     4.534    system_i/CLK_DIV_0/U0/CLK_out_int_i_1_n_0
    SLICE_X22Y52         FDRE                                         r  system_i/CLK_DIV_0/U0/CLK_out_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     81.538    81.538 r  
    PS7_X0Y0             PS7                          0.000    81.538 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    82.639    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.730 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.486    84.216    system_i/CLK_DIV_0/U0/CLK_in
    SLICE_X22Y52         FDRE                                         r  system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
                         clock pessimism              0.289    84.505    
                         clock uncertainty           -1.224    83.281    
    SLICE_X22Y52         FDRE (Setup_fdre_C_D)        0.029    83.310    system_i/CLK_DIV_0/U0/CLK_out_int_reg
  -------------------------------------------------------------------
                         required time                         83.310    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                 78.777    

Slack (MET) :             78.795ns  (required time - arrival time)
  Source:                 system_i/CLK_DIV_0/U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/CLK_DIV_0/U0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (clk_fpga_2 rise@81.538ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.746ns (46.782%)  route 0.849ns (53.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 84.216 - 81.538 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.659     2.967    system_i/CLK_DIV_0/U0/CLK_in
    SLICE_X22Y52         FDRE                                         r  system_i/CLK_DIV_0/U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.419     3.386 f  system_i/CLK_DIV_0/U0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.849     4.235    system_i/CLK_DIV_0/U0/cnt
    SLICE_X22Y52         LUT2 (Prop_lut2_I0_O)        0.327     4.562 r  system_i/CLK_DIV_0/U0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.562    system_i/CLK_DIV_0/U0/cnt[0]_i_1_n_0
    SLICE_X22Y52         FDRE                                         r  system_i/CLK_DIV_0/U0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     81.538    81.538 r  
    PS7_X0Y0             PS7                          0.000    81.538 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    82.639    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.730 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.486    84.216    system_i/CLK_DIV_0/U0/CLK_in
    SLICE_X22Y52         FDRE                                         r  system_i/CLK_DIV_0/U0/cnt_reg[0]/C
                         clock pessimism              0.289    84.505    
                         clock uncertainty           -1.224    83.281    
    SLICE_X22Y52         FDRE (Setup_fdre_C_D)        0.075    83.356    system_i/CLK_DIV_0/U0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         83.356    
                         arrival time                          -4.562    
  -------------------------------------------------------------------
                         slack                                 78.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/CLK_DIV_0/U0/CLK_out_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.124%)  route 0.201ns (51.876%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.559     0.900    system_i/CLK_DIV_0/U0/CLK_in
    SLICE_X22Y52         FDRE                                         r  system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/CLK_DIV_0/U0/CLK_out_int_reg/Q
                         net (fo=4, routed)           0.201     1.241    system_i/CLK_DIV_0/U0/CLK_out
    SLICE_X22Y52         LUT3 (Prop_lut3_I0_O)        0.045     1.286 r  system_i/CLK_DIV_0/U0/CLK_out_int_i_1/O
                         net (fo=1, routed)           0.000     1.286    system_i/CLK_DIV_0/U0/CLK_out_int_i_1_n_0
    SLICE_X22Y52         FDRE                                         r  system_i/CLK_DIV_0/U0/CLK_out_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.828     1.198    system_i/CLK_DIV_0/U0/CLK_in
    SLICE_X22Y52         FDRE                                         r  system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
                         clock pessimism             -0.298     0.900    
    SLICE_X22Y52         FDRE (Hold_fdre_C_D)         0.091     0.991    system_i/CLK_DIV_0/U0/CLK_out_int_reg
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 system_i/CLK_DIV_0/U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/CLK_DIV_0/U0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.226ns (44.434%)  route 0.283ns (55.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.559     0.900    system_i/CLK_DIV_0/U0/CLK_in
    SLICE_X22Y52         FDRE                                         r  system_i/CLK_DIV_0/U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.128     1.028 f  system_i/CLK_DIV_0/U0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.283     1.310    system_i/CLK_DIV_0/U0/cnt
    SLICE_X22Y52         LUT2 (Prop_lut2_I0_O)        0.098     1.408 r  system_i/CLK_DIV_0/U0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.408    system_i/CLK_DIV_0/U0/cnt[0]_i_1_n_0
    SLICE_X22Y52         FDRE                                         r  system_i/CLK_DIV_0/U0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.828     1.198    system_i/CLK_DIV_0/U0/CLK_in
    SLICE_X22Y52         FDRE                                         r  system_i/CLK_DIV_0/U0/cnt_reg[0]/C
                         clock pessimism             -0.298     0.900    
    SLICE_X22Y52         FDRE (Hold_fdre_C_D)         0.107     1.007    system_i/CLK_DIV_0/U0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.402    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 40.769 }
Period(ns):         81.538
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         81.538      79.383     BUFGCTRL_X0Y1  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         81.538      80.538     SLICE_X22Y52   system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         81.538      80.538     SLICE_X22Y52   system_i/CLK_DIV_0/U0/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         40.769      40.269     SLICE_X22Y52   system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         40.769      40.269     SLICE_X22Y52   system_i/CLK_DIV_0/U0/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         40.769      40.269     SLICE_X22Y52   system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         40.769      40.269     SLICE_X22Y52   system_i/CLK_DIV_0/U0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         40.769      40.269     SLICE_X22Y52   system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         40.769      40.269     SLICE_X22Y52   system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         40.769      40.269     SLICE_X22Y52   system_i/CLK_DIV_0/U0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         40.769      40.269     SLICE_X22Y52   system_i/CLK_DIV_0/U0/cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_axi_aclk
  To Clock:  s_axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack        5.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 2.454ns (61.773%)  route 1.519ns (38.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.715     1.715    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      2.454     4.169 r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DOADO[25]
                         net (fo=1, routed)           1.519     5.688    system_i/Jaxc_I2S_1/U0/slave/doutb[25]
    SLICE_X24Y34         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.489    11.489    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X24Y34         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[25]/C
                         clock pessimism              0.014    11.503    
                         clock uncertainty           -0.035    11.468    
    SLICE_X24Y34         FDRE (Setup_fdre_C_D)       -0.031    11.437    system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[25]
  -------------------------------------------------------------------
                         required time                         11.437    
                         arrival time                          -5.688    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 2.454ns (62.744%)  route 1.457ns (37.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.715     1.715    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     4.169 r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DOADO[9]
                         net (fo=1, routed)           1.457     5.627    system_i/Jaxc_I2S_1/U0/slave/doutb[9]
    SLICE_X22Y34         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.489    11.489    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X22Y34         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[9]/C
                         clock pessimism              0.014    11.503    
                         clock uncertainty           -0.035    11.468    
    SLICE_X22Y34         FDRE (Setup_fdre_C_D)       -0.081    11.387    system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[9]
  -------------------------------------------------------------------
                         required time                         11.387    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             5.871ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.133ns (31.739%)  route 2.437ns (68.261%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.667     1.667    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X6Y28          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.478     2.145 r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]/Q
                         net (fo=6, routed)           1.145     3.290    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg__0[4]
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.324     3.614 f  system_i/Jaxc_I2S_1/U0/slave/int_out_i_3/O
                         net (fo=2, routed)           0.707     4.320    system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out_reg[5]
    SLICE_X6Y29          LUT6 (Prop_lut6_I2_O)        0.331     4.651 r  system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out[7]_i_1/O
                         net (fo=8, routed)           0.586     5.237    system_i/Jaxc_I2S_1/U0/slave/req_sample_n_1
    SLICE_X6Y28          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.494    11.494    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X6Y28          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[0]/C
                         clock pessimism              0.173    11.667    
                         clock uncertainty           -0.035    11.632    
    SLICE_X6Y28          FDRE (Setup_fdre_C_R)       -0.524    11.108    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[0]
  -------------------------------------------------------------------
                         required time                         11.108    
                         arrival time                          -5.237    
  -------------------------------------------------------------------
                         slack                                  5.871    

Slack (MET) :             5.871ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.133ns (31.739%)  route 2.437ns (68.261%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.667     1.667    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X6Y28          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.478     2.145 r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]/Q
                         net (fo=6, routed)           1.145     3.290    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg__0[4]
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.324     3.614 f  system_i/Jaxc_I2S_1/U0/slave/int_out_i_3/O
                         net (fo=2, routed)           0.707     4.320    system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out_reg[5]
    SLICE_X6Y29          LUT6 (Prop_lut6_I2_O)        0.331     4.651 r  system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out[7]_i_1/O
                         net (fo=8, routed)           0.586     5.237    system_i/Jaxc_I2S_1/U0/slave/req_sample_n_1
    SLICE_X6Y28          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.494    11.494    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X6Y28          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/C
                         clock pessimism              0.173    11.667    
                         clock uncertainty           -0.035    11.632    
    SLICE_X6Y28          FDRE (Setup_fdre_C_R)       -0.524    11.108    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]
  -------------------------------------------------------------------
                         required time                         11.108    
                         arrival time                          -5.237    
  -------------------------------------------------------------------
                         slack                                  5.871    

Slack (MET) :             5.871ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.133ns (31.739%)  route 2.437ns (68.261%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.667     1.667    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X6Y28          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.478     2.145 r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]/Q
                         net (fo=6, routed)           1.145     3.290    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg__0[4]
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.324     3.614 f  system_i/Jaxc_I2S_1/U0/slave/int_out_i_3/O
                         net (fo=2, routed)           0.707     4.320    system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out_reg[5]
    SLICE_X6Y29          LUT6 (Prop_lut6_I2_O)        0.331     4.651 r  system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out[7]_i_1/O
                         net (fo=8, routed)           0.586     5.237    system_i/Jaxc_I2S_1/U0/slave/req_sample_n_1
    SLICE_X6Y28          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.494    11.494    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X6Y28          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]/C
                         clock pessimism              0.173    11.667    
                         clock uncertainty           -0.035    11.632    
    SLICE_X6Y28          FDRE (Setup_fdre_C_R)       -0.524    11.108    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]
  -------------------------------------------------------------------
                         required time                         11.108    
                         arrival time                          -5.237    
  -------------------------------------------------------------------
                         slack                                  5.871    

Slack (MET) :             5.871ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.133ns (31.739%)  route 2.437ns (68.261%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.667     1.667    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X6Y28          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.478     2.145 r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]/Q
                         net (fo=6, routed)           1.145     3.290    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg__0[4]
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.324     3.614 f  system_i/Jaxc_I2S_1/U0/slave/int_out_i_3/O
                         net (fo=2, routed)           0.707     4.320    system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out_reg[5]
    SLICE_X6Y29          LUT6 (Prop_lut6_I2_O)        0.331     4.651 r  system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out[7]_i_1/O
                         net (fo=8, routed)           0.586     5.237    system_i/Jaxc_I2S_1/U0/slave/req_sample_n_1
    SLICE_X6Y28          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.494    11.494    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X6Y28          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[5]/C
                         clock pessimism              0.173    11.667    
                         clock uncertainty           -0.035    11.632    
    SLICE_X6Y28          FDRE (Setup_fdre_C_R)       -0.524    11.108    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[5]
  -------------------------------------------------------------------
                         required time                         11.108    
                         arrival time                          -5.237    
  -------------------------------------------------------------------
                         slack                                  5.871    

Slack (MET) :             5.871ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.133ns (31.739%)  route 2.437ns (68.261%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.667     1.667    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X6Y28          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.478     2.145 r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]/Q
                         net (fo=6, routed)           1.145     3.290    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg__0[4]
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.324     3.614 f  system_i/Jaxc_I2S_1/U0/slave/int_out_i_3/O
                         net (fo=2, routed)           0.707     4.320    system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out_reg[5]
    SLICE_X6Y29          LUT6 (Prop_lut6_I2_O)        0.331     4.651 r  system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out[7]_i_1/O
                         net (fo=8, routed)           0.586     5.237    system_i/Jaxc_I2S_1/U0/slave/req_sample_n_1
    SLICE_X6Y28          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.494    11.494    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X6Y28          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[6]/C
                         clock pessimism              0.173    11.667    
                         clock uncertainty           -0.035    11.632    
    SLICE_X6Y28          FDRE (Setup_fdre_C_R)       -0.524    11.108    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[6]
  -------------------------------------------------------------------
                         required time                         11.108    
                         arrival time                          -5.237    
  -------------------------------------------------------------------
                         slack                                  5.871    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 2.454ns (64.969%)  route 1.323ns (35.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.715     1.715    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     4.169 r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DOADO[18]
                         net (fo=1, routed)           1.323     5.493    system_i/Jaxc_I2S_1/U0/slave/doutb[18]
    SLICE_X22Y29         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.484    11.484    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X22Y29         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[18]/C
                         clock pessimism              0.014    11.498    
                         clock uncertainty           -0.035    11.463    
    SLICE_X22Y29         FDRE (Setup_fdre_C_D)       -0.067    11.396    system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[18]
  -------------------------------------------------------------------
                         required time                         11.396    
                         arrival time                          -5.493    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 1.133ns (32.248%)  route 2.380ns (67.752%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.667     1.667    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X6Y28          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.478     2.145 r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]/Q
                         net (fo=6, routed)           1.145     3.290    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg__0[4]
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.324     3.614 f  system_i/Jaxc_I2S_1/U0/slave/int_out_i_3/O
                         net (fo=2, routed)           0.707     4.320    system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out_reg[5]
    SLICE_X6Y29          LUT6 (Prop_lut6_I2_O)        0.331     4.651 r  system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out[7]_i_1/O
                         net (fo=8, routed)           0.529     5.180    system_i/Jaxc_I2S_1/U0/slave/req_sample_n_1
    SLICE_X6Y29          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.495    11.495    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X6Y29          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[7]/C
                         clock pessimism              0.150    11.645    
                         clock uncertainty           -0.035    11.610    
    SLICE_X6Y29          FDRE (Setup_fdre_C_R)       -0.524    11.086    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[7]
  -------------------------------------------------------------------
                         required time                         11.086    
                         arrival time                          -5.180    
  -------------------------------------------------------------------
                         slack                                  5.905    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.133ns (31.739%)  route 2.437ns (68.261%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.667     1.667    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X6Y28          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.478     2.145 r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]/Q
                         net (fo=6, routed)           1.145     3.290    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg__0[4]
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.324     3.614 f  system_i/Jaxc_I2S_1/U0/slave/int_out_i_3/O
                         net (fo=2, routed)           0.707     4.320    system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out_reg[5]
    SLICE_X6Y29          LUT6 (Prop_lut6_I2_O)        0.331     4.651 r  system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out[7]_i_1/O
                         net (fo=8, routed)           0.586     5.237    system_i/Jaxc_I2S_1/U0/slave/req_sample_n_1
    SLICE_X7Y28          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.494    11.494    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X7Y28          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[1]/C
                         clock pessimism              0.151    11.645    
                         clock uncertainty           -0.035    11.610    
    SLICE_X7Y28          FDRE (Setup_fdre_C_R)       -0.429    11.181    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[1]
  -------------------------------------------------------------------
                         required time                         11.181    
                         arrival time                          -5.237    
  -------------------------------------------------------------------
                         slack                                  5.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.559     0.559    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X6Y31          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164     0.723 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[18]/Q
                         net (fo=1, routed)           0.106     0.829    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[18]
    RAMB36_X0Y6          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[18]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.867     0.867    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKBWRCLK
                         clock pessimism             -0.252     0.615    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[18])
                                                      0.155     0.770    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.559     0.559    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X6Y31          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164     0.723 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[22]/Q
                         net (fo=1, routed)           0.106     0.829    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[22]
    RAMB36_X0Y6          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[22]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.867     0.867    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKBWRCLK
                         clock pessimism             -0.252     0.615    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[22])
                                                      0.155     0.770    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.203%)  route 0.158ns (52.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.560     0.560    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X7Y32          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[5]/Q
                         net (fo=1, routed)           0.158     0.858    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y6          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.867     0.867    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKBWRCLK
                         clock pessimism             -0.252     0.615    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.798    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.561     0.561    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X6Y33          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.164     0.725 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[17]/Q
                         net (fo=1, routed)           0.106     0.831    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[17]
    RAMB36_X0Y6          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[17]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.867     0.867    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKBWRCLK
                         clock pessimism             -0.252     0.615    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[17])
                                                      0.155     0.770    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.136%)  route 0.158ns (52.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.560     0.560    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X7Y32          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[7]/Q
                         net (fo=1, routed)           0.158     0.859    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y6          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.867     0.867    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKBWRCLK
                         clock pessimism             -0.252     0.615    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.798    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.944%)  route 0.147ns (51.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.559     0.559    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X7Y31          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     0.700 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[1]/Q
                         net (fo=1, routed)           0.147     0.847    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y6          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.867     0.867    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKBWRCLK
                         clock pessimism             -0.252     0.615    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.155     0.770    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.853%)  route 0.110ns (46.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.559     0.559    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X7Y31          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.128     0.687 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[4]/Q
                         net (fo=1, routed)           0.110     0.796    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y6          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.867     0.867    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKBWRCLK
                         clock pessimism             -0.252     0.615    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.101     0.716    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/new_input_sample/clk_a_buffer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.492%)  route 0.241ns (59.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.559     0.559    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X16Y34         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[7]/Q
                         net (fo=1, routed)           0.241     0.964    system_i/Jaxc_I2S_1/U0/slave/new_input_sample/Sample_in_buf_reg[63][7]
    SLICE_X22Y33         FDCE                                         r  system_i/Jaxc_I2S_1/U0/slave/new_input_sample/clk_a_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.821     0.821    system_i/Jaxc_I2S_1/U0/slave/new_input_sample/s_axi_aclk
    SLICE_X22Y33         FDCE                                         r  system_i/Jaxc_I2S_1/U0/slave/new_input_sample/clk_a_buffer_reg[7]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X22Y33         FDCE (Hold_fdce_C_D)         0.066     0.882    system_i/Jaxc_I2S_1/U0/slave/new_input_sample/clk_a_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (53.903%)  route 0.109ns (46.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.562     0.562    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X7Y34          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.128     0.690 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[31]/Q
                         net (fo=1, routed)           0.109     0.799    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[31]
    RAMB36_X0Y6          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[31]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.867     0.867    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKBWRCLK
                         clock pessimism             -0.252     0.615    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[31])
                                                      0.102     0.717    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.654%)  route 0.111ns (46.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.562     0.562    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X7Y34          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.128     0.690 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[29]/Q
                         net (fo=1, routed)           0.111     0.800    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[29]
    RAMB36_X0Y6          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[29]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.867     0.867    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKBWRCLK
                         clock pessimism             -0.252     0.615    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[29])
                                                      0.102     0.717    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_axi_aclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/Jaxc_I2S_1/U0/s_axi_aclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6   system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6   system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y35  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y35  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y35  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y36  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y35  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X15Y35  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y30   system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y31  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y35  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y35  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y35  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y35  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y35  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y35  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y36  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y36  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y34   system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y34   system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y35  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y30  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y35  system_i/Jaxc_I2S_1/U0/slave/crnt_reg[axi_bvalid]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y35  system_i/Jaxc_I2S_1/U0/slave/crnt_reg[axi_wready]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X16Y29  system_i/Jaxc_I2S_1/U0/slave/new_input_sample/clk_a_buffer_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y33  system_i/Jaxc_I2S_1/U0/slave/new_input_sample/clk_a_buffer_reg[57]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y33  system_i/Jaxc_I2S_1/U0/slave/new_input_sample/clk_a_buffer_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y35  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y35  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y35  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_axi_aclk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.618ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.580ns (16.916%)  route 2.849ns (83.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.671     1.671    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X15Y35         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.456     2.127 r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/Q
                         net (fo=2, routed)           2.849     4.976    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_axi_wready
    SLICE_X15Y38         LUT5 (Prop_lut5_I2_O)        0.124     5.100 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_i_1__0/O
                         net (fo=1, routed)           0.000     5.100    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_i_1__0_n_0
    SLICE_X15Y38         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.498    12.690    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X15Y38         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_reg/C
                         clock pessimism              0.150    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X15Y38         FDRE (Setup_fdre_C_D)        0.032    12.718    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                          -5.100    
  -------------------------------------------------------------------
                         slack                                  7.618    

Slack (MET) :             7.620ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 0.580ns (16.930%)  route 2.846ns (83.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.671     1.671    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X15Y35         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.456     2.127 f  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/Q
                         net (fo=2, routed)           2.846     4.973    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_axi_wready
    SLICE_X15Y38         LUT4 (Prop_lut4_I1_O)        0.124     5.097 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_i_1__0/O
                         net (fo=1, routed)           0.000     5.097    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_i_1__0_n_0
    SLICE_X15Y38         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.498    12.690    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X15Y38         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
                         clock pessimism              0.150    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X15Y38         FDRE (Setup_fdre_C_D)        0.031    12.717    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                          -5.097    
  -------------------------------------------------------------------
                         slack                                  7.620    

Slack (MET) :             7.887ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.642ns (20.317%)  route 2.518ns (79.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.669     1.669    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X16Y35         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDRE (Prop_fdre_C_Q)         0.518     2.187 f  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/Q
                         net (fo=2, routed)           2.518     4.705    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_axi_bvalid
    SLICE_X17Y40         LUT5 (Prop_lut5_I4_O)        0.124     4.829 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_i_1__1/O
                         net (fo=1, routed)           0.000     4.829    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_i_1__1_n_0
    SLICE_X17Y40         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.498    12.690    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/aclk
    SLICE_X17Y40         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg/C
                         clock pessimism              0.149    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X17Y40         FDRE (Setup_fdre_C_D)        0.031    12.716    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         12.716    
                         arrival time                          -4.829    
  -------------------------------------------------------------------
                         slack                                  7.887    

Slack (MET) :             7.889ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.642ns (20.342%)  route 2.514ns (79.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.669     1.669    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X16Y35         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDRE (Prop_fdre_C_Q)         0.518     2.187 r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/Q
                         net (fo=2, routed)           2.514     4.701    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_axi_bvalid
    SLICE_X17Y40         LUT4 (Prop_lut4_I3_O)        0.124     4.825 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_i_1__1/O
                         net (fo=1, routed)           0.000     4.825    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_i_1__1_n_0
    SLICE_X17Y40         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.498    12.690    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/aclk
    SLICE_X17Y40         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg/C
                         clock pessimism              0.149    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X17Y40         FDRE (Setup_fdre_C_D)        0.029    12.714    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                          -4.825    
  -------------------------------------------------------------------
                         slack                                  7.889    

Slack (MET) :             8.345ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 0.642ns (24.143%)  route 2.017ns (75.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.676     1.676    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X12Y36         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518     2.194 f  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/Q
                         net (fo=2, routed)           2.017     4.211    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_axi_awready
    SLICE_X15Y38         LUT4 (Prop_lut4_I1_O)        0.124     4.335 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_i_1/O
                         net (fo=1, routed)           0.000     4.335    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_i_1_n_0
    SLICE_X15Y38         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.498    12.690    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X15Y38         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
                         clock pessimism              0.115    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X15Y38         FDRE (Setup_fdre_C_D)        0.029    12.680    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                  8.345    

Slack (MET) :             8.516ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 0.642ns (25.782%)  route 1.848ns (74.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.676     1.676    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X12Y36         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518     2.194 r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/Q
                         net (fo=2, routed)           1.848     4.042    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_axi_awready
    SLICE_X15Y38         LUT5 (Prop_lut5_I2_O)        0.124     4.166 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_i_1/O
                         net (fo=1, routed)           0.000     4.166    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_i_1_n_0
    SLICE_X15Y38         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.498    12.690    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X15Y38         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_reg/C
                         clock pessimism              0.115    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X15Y38         FDRE (Setup_fdre_C_D)        0.031    12.682    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                          -4.166    
  -------------------------------------------------------------------
                         slack                                  8.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.518ns (24.939%)  route 1.559ns (75.061%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.502     1.502    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X12Y36         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.418     1.920 r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/Q
                         net (fo=2, routed)           1.559     3.479    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_axi_awready
    SLICE_X15Y38         LUT5 (Prop_lut5_I2_O)        0.100     3.579 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_i_1/O
                         net (fo=1, routed)           0.000     3.579    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_i_1_n_0
    SLICE_X15Y38         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.673     2.981    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X15Y38         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_reg/C
                         clock pessimism             -0.115     2.866    
                         clock uncertainty            0.154     3.021    
    SLICE_X15Y38         FDRE (Hold_fdre_C_D)         0.270     3.291    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -3.291    
                         arrival time                           3.579    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.209ns (19.189%)  route 0.880ns (80.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.562     0.562    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X12Y36         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.164     0.726 f  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/Q
                         net (fo=2, routed)           0.880     1.606    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_axi_awready
    SLICE_X15Y38         LUT4 (Prop_lut4_I1_O)        0.045     1.651 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_i_1/O
                         net (fo=1, routed)           0.000     1.651    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_i_1_n_0
    SLICE_X15Y38         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.829     1.199    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X15Y38         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
                         clock pessimism             -0.233     0.966    
                         clock uncertainty            0.154     1.120    
    SLICE_X15Y38         FDRE (Hold_fdre_C_D)         0.091     1.211    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.209ns (16.393%)  route 1.066ns (83.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.559     0.559    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X16Y35         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/Q
                         net (fo=2, routed)           1.066     1.789    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_axi_bvalid
    SLICE_X17Y40         LUT4 (Prop_lut4_I3_O)        0.045     1.834 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_i_1__1/O
                         net (fo=1, routed)           0.000     1.834    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_i_1__1_n_0
    SLICE_X17Y40         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.830     1.200    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/aclk
    SLICE_X17Y40         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg/C
                         clock pessimism             -0.252     0.948    
                         clock uncertainty            0.154     1.102    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.091     1.193    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.209ns (16.380%)  route 1.067ns (83.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.559     0.559    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X16Y35         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDRE (Prop_fdre_C_Q)         0.164     0.723 f  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/Q
                         net (fo=2, routed)           1.067     1.790    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_axi_bvalid
    SLICE_X17Y40         LUT5 (Prop_lut5_I4_O)        0.045     1.835 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_i_1__1/O
                         net (fo=1, routed)           0.000     1.835    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_i_1__1_n_0
    SLICE_X17Y40         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.830     1.200    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/aclk
    SLICE_X17Y40         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg/C
                         clock pessimism             -0.252     0.948    
                         clock uncertainty            0.154     1.102    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.092     1.194    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.186ns (12.829%)  route 1.264ns (87.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.559     0.559    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X15Y35         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/Q
                         net (fo=2, routed)           1.264     1.963    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_axi_wready
    SLICE_X15Y38         LUT4 (Prop_lut4_I1_O)        0.045     2.008 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_i_1__0/O
                         net (fo=1, routed)           0.000     2.008    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_i_1__0_n_0
    SLICE_X15Y38         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.829     1.199    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X15Y38         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
                         clock pessimism             -0.252     0.947    
                         clock uncertainty            0.154     1.101    
    SLICE_X15Y38         FDRE (Hold_fdre_C_D)         0.092     1.193    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.186ns (12.821%)  route 1.265ns (87.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.559     0.559    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X15Y35         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/Q
                         net (fo=2, routed)           1.265     1.964    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_axi_wready
    SLICE_X15Y38         LUT5 (Prop_lut5_I2_O)        0.045     2.009 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_i_1__0/O
                         net (fo=1, routed)           0.000     2.009    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_i_1__0_n_0
    SLICE_X15Y38         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.829     1.199    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X15Y38         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_reg/C
                         clock pessimism             -0.252     0.947    
                         clock uncertainty            0.154     1.101    
    SLICE_X15Y38         FDRE (Hold_fdre_C_D)         0.092     1.193    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.817    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  s_axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack        4.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.580ns (16.026%)  route 3.039ns (83.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.673     2.981    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X15Y38         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/Q
                         net (fo=6, routed)           1.897     5.334    system_i/Jaxc_I2S_1/U0/slave/s_axi_wvalid
    SLICE_X11Y34         LUT4 (Prop_lut4_I1_O)        0.124     5.458 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1/O
                         net (fo=32, routed)          1.142     6.600    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1_n_0
    SLICE_X6Y31          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.496    11.496    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X6Y31          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[12]/C
                         clock pessimism              0.115    11.611    
                         clock uncertainty           -0.154    11.457    
    SLICE_X6Y31          FDRE (Setup_fdre_C_CE)      -0.169    11.288    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         11.288    
                         arrival time                          -6.600    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.580ns (16.026%)  route 3.039ns (83.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.673     2.981    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X15Y38         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/Q
                         net (fo=6, routed)           1.897     5.334    system_i/Jaxc_I2S_1/U0/slave/s_axi_wvalid
    SLICE_X11Y34         LUT4 (Prop_lut4_I1_O)        0.124     5.458 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1/O
                         net (fo=32, routed)          1.142     6.600    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1_n_0
    SLICE_X6Y31          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.496    11.496    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X6Y31          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[18]/C
                         clock pessimism              0.115    11.611    
                         clock uncertainty           -0.154    11.457    
    SLICE_X6Y31          FDRE (Setup_fdre_C_CE)      -0.169    11.288    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[18]
  -------------------------------------------------------------------
                         required time                         11.288    
                         arrival time                          -6.600    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.580ns (16.026%)  route 3.039ns (83.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.673     2.981    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X15Y38         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/Q
                         net (fo=6, routed)           1.897     5.334    system_i/Jaxc_I2S_1/U0/slave/s_axi_wvalid
    SLICE_X11Y34         LUT4 (Prop_lut4_I1_O)        0.124     5.458 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1/O
                         net (fo=32, routed)          1.142     6.600    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1_n_0
    SLICE_X6Y31          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.496    11.496    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X6Y31          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[20]/C
                         clock pessimism              0.115    11.611    
                         clock uncertainty           -0.154    11.457    
    SLICE_X6Y31          FDRE (Setup_fdre_C_CE)      -0.169    11.288    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[20]
  -------------------------------------------------------------------
                         required time                         11.288    
                         arrival time                          -6.600    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.580ns (16.026%)  route 3.039ns (83.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.673     2.981    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X15Y38         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/Q
                         net (fo=6, routed)           1.897     5.334    system_i/Jaxc_I2S_1/U0/slave/s_axi_wvalid
    SLICE_X11Y34         LUT4 (Prop_lut4_I1_O)        0.124     5.458 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1/O
                         net (fo=32, routed)          1.142     6.600    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1_n_0
    SLICE_X6Y31          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.496    11.496    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X6Y31          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[22]/C
                         clock pessimism              0.115    11.611    
                         clock uncertainty           -0.154    11.457    
    SLICE_X6Y31          FDRE (Setup_fdre_C_CE)      -0.169    11.288    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[22]
  -------------------------------------------------------------------
                         required time                         11.288    
                         arrival time                          -6.600    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.580ns (16.026%)  route 3.039ns (83.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.673     2.981    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X15Y38         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/Q
                         net (fo=6, routed)           1.897     5.334    system_i/Jaxc_I2S_1/U0/slave/s_axi_wvalid
    SLICE_X11Y34         LUT4 (Prop_lut4_I1_O)        0.124     5.458 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1/O
                         net (fo=32, routed)          1.142     6.600    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1_n_0
    SLICE_X6Y31          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.496    11.496    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X6Y31          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[26]/C
                         clock pessimism              0.115    11.611    
                         clock uncertainty           -0.154    11.457    
    SLICE_X6Y31          FDRE (Setup_fdre_C_CE)      -0.169    11.288    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[26]
  -------------------------------------------------------------------
                         required time                         11.288    
                         arrival time                          -6.600    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.580ns (16.026%)  route 3.039ns (83.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.673     2.981    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X15Y38         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/Q
                         net (fo=6, routed)           1.897     5.334    system_i/Jaxc_I2S_1/U0/slave/s_axi_wvalid
    SLICE_X11Y34         LUT4 (Prop_lut4_I1_O)        0.124     5.458 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1/O
                         net (fo=32, routed)          1.142     6.600    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1_n_0
    SLICE_X6Y31          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.496    11.496    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X6Y31          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[28]/C
                         clock pessimism              0.115    11.611    
                         clock uncertainty           -0.154    11.457    
    SLICE_X6Y31          FDRE (Setup_fdre_C_CE)      -0.169    11.288    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[28]
  -------------------------------------------------------------------
                         required time                         11.288    
                         arrival time                          -6.600    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.580ns (16.026%)  route 3.039ns (83.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.673     2.981    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X15Y38         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/Q
                         net (fo=6, routed)           1.897     5.334    system_i/Jaxc_I2S_1/U0/slave/s_axi_wvalid
    SLICE_X11Y34         LUT4 (Prop_lut4_I1_O)        0.124     5.458 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1/O
                         net (fo=32, routed)          1.142     6.600    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1_n_0
    SLICE_X6Y31          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.496    11.496    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X6Y31          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[6]/C
                         clock pessimism              0.115    11.611    
                         clock uncertainty           -0.154    11.457    
    SLICE_X6Y31          FDRE (Setup_fdre_C_CE)      -0.169    11.288    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         11.288    
                         arrival time                          -6.600    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.834ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.580ns (16.878%)  route 2.856ns (83.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.673     2.981    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X15Y38         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/Q
                         net (fo=6, routed)           1.897     5.334    system_i/Jaxc_I2S_1/U0/slave/s_axi_wvalid
    SLICE_X11Y34         LUT4 (Prop_lut4_I1_O)        0.124     5.458 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1/O
                         net (fo=32, routed)          0.959     6.417    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1_n_0
    SLICE_X7Y31          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.496    11.496    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X7Y31          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[10]/C
                         clock pessimism              0.115    11.611    
                         clock uncertainty           -0.154    11.457    
    SLICE_X7Y31          FDRE (Setup_fdre_C_CE)      -0.205    11.252    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         11.252    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                  4.834    

Slack (MET) :             4.834ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.580ns (16.878%)  route 2.856ns (83.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.673     2.981    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X15Y38         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/Q
                         net (fo=6, routed)           1.897     5.334    system_i/Jaxc_I2S_1/U0/slave/s_axi_wvalid
    SLICE_X11Y34         LUT4 (Prop_lut4_I1_O)        0.124     5.458 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1/O
                         net (fo=32, routed)          0.959     6.417    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1_n_0
    SLICE_X7Y31          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.496    11.496    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X7Y31          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[1]/C
                         clock pessimism              0.115    11.611    
                         clock uncertainty           -0.154    11.457    
    SLICE_X7Y31          FDRE (Setup_fdre_C_CE)      -0.205    11.252    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         11.252    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                  4.834    

Slack (MET) :             4.834ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.580ns (16.878%)  route 2.856ns (83.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.673     2.981    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X15Y38         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/Q
                         net (fo=6, routed)           1.897     5.334    system_i/Jaxc_I2S_1/U0/slave/s_axi_wvalid
    SLICE_X11Y34         LUT4 (Prop_lut4_I1_O)        0.124     5.458 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1/O
                         net (fo=32, routed)          0.959     6.417    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1_n_0
    SLICE_X7Y31          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.496    11.496    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X7Y31          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[24]/C
                         clock pessimism              0.115    11.611    
                         clock uncertainty           -0.154    11.457    
    SLICE_X7Y31          FDRE (Setup_fdre_C_CE)      -0.205    11.252    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[24]
  -------------------------------------------------------------------
                         required time                         11.252    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                  4.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.560     0.900    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X9Y32          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.116     1.157    system_i/Jaxc_I2S_1/U0/slave/s_axi_awaddr[0]
    SLICE_X6Y32          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.826     0.826    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X6Y32          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[0]/C
                         clock pessimism             -0.233     0.593    
                         clock uncertainty            0.154     0.747    
    SLICE_X6Y32          FDRE (Hold_fdre_C_D)         0.059     0.806    system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.562     0.902    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X7Y35          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.110     1.154    system_i/Jaxc_I2S_1/U0/slave/s_axi_wdata[29]
    SLICE_X7Y34          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.828     0.828    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X7Y34          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[29]/C
                         clock pessimism             -0.252     0.576    
                         clock uncertainty            0.154     0.730    
    SLICE_X7Y34          FDRE (Hold_fdre_C_D)         0.071     0.801    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.560     0.900    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X8Y32          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.164     1.064 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.116     1.180    system_i/Jaxc_I2S_1/U0/slave/s_axi_awaddr[6]
    SLICE_X7Y32          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.826     0.826    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X7Y32          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[6]/C
                         clock pessimism             -0.233     0.593    
                         clock uncertainty            0.154     0.747    
    SLICE_X7Y32          FDRE (Hold_fdre_C_D)         0.070     0.817    system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.560     0.900    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X8Y32          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.164     1.064 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.116     1.180    system_i/Jaxc_I2S_1/U0/slave/s_axi_awaddr[5]
    SLICE_X7Y32          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.826     0.826    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X7Y32          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[5]/C
                         clock pessimism             -0.233     0.593    
                         clock uncertainty            0.154     0.747    
    SLICE_X7Y32          FDRE (Hold_fdre_C_D)         0.066     0.813    system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.486%)  route 0.112ns (40.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.560     0.900    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X8Y32          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.164     1.064 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.112     1.176    system_i/Jaxc_I2S_1/U0/slave/s_axi_awaddr[4]
    SLICE_X7Y32          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.826     0.826    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X7Y32          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[4]/C
                         clock pessimism             -0.233     0.593    
                         clock uncertainty            0.154     0.747    
    SLICE_X7Y32          FDRE (Hold_fdre_C_D)         0.046     0.793    system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.458%)  route 0.169ns (54.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.560     0.900    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X9Y32          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.169     1.211    system_i/Jaxc_I2S_1/U0/slave/s_axi_awaddr[8]
    SLICE_X7Y32          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.826     0.826    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X7Y32          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[8]/C
                         clock pessimism             -0.233     0.593    
                         clock uncertainty            0.154     0.747    
    SLICE_X7Y32          FDRE (Hold_fdre_C_D)         0.075     0.822    system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.778%)  route 0.119ns (48.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.562     0.902    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X7Y35          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.128     1.030 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.119     1.150    system_i/Jaxc_I2S_1/U0/slave/s_axi_wdata[8]
    SLICE_X7Y34          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.828     0.828    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X7Y34          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[8]/C
                         clock pessimism             -0.252     0.576    
                         clock uncertainty            0.154     0.730    
    SLICE_X7Y34          FDRE (Hold_fdre_C_D)         0.025     0.755    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.848%)  route 0.119ns (48.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.562     0.902    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X7Y35          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.128     1.030 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.119     1.149    system_i/Jaxc_I2S_1/U0/slave/s_axi_wdata[3]
    SLICE_X7Y33          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.827     0.827    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X7Y33          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[3]/C
                         clock pessimism             -0.252     0.575    
                         clock uncertainty            0.154     0.729    
    SLICE_X7Y33          FDRE (Hold_fdre_C_D)         0.016     0.745    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.562     0.902    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X7Y35          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.170     1.214    system_i/Jaxc_I2S_1/U0/slave/s_axi_wdata[31]
    SLICE_X7Y34          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.828     0.828    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X7Y34          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[31]/C
                         clock pessimism             -0.252     0.576    
                         clock uncertainty            0.154     0.730    
    SLICE_X7Y34          FDRE (Hold_fdre_C_D)         0.076     0.806    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.371%)  route 0.177ns (55.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.560     0.900    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X9Y32          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.177     1.218    system_i/Jaxc_I2S_1/U0/slave/s_axi_awaddr[1]
    SLICE_X6Y32          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.826     0.826    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X6Y32          FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[1]/C
                         clock pessimism             -0.233     0.593    
                         clock uncertainty            0.154     0.747    
    SLICE_X6Y32          FDRE (Hold_fdre_C_D)         0.052     0.799    system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.420    





