#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Oct 13 20:43:38 2023
# Process ID: 311036
# Current directory: D:/github/LTC2264_decoder/ltc2264_adc_proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent301900 D:\github\LTC2264_decoder\ltc2264_adc_proj\ltc2264_adc_test.xpr
# Log file: D:/github/LTC2264_decoder/ltc2264_adc_proj/vivado.log
# Journal file: D:/github/LTC2264_decoder/ltc2264_adc_proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/github/LTC2264_decoder/ltc2264_adc_proj/ltc2264_adc_test.xpr
INFO: [Project 1-313] Project file moved from 'D:/fpga_work/ltc2264_adc_test' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1064.188 ; gain = 0.000
open_bd_design {D:/github/LTC2264_decoder/ltc2264_adc_proj/ltc2264_adc_test.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_200M
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:adcDecodeLVDS:1.0 - adcDecodeLVDS_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /adcDecodeLVDS_0/clk_sys(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /adcDecodeLVDS_0/clk_ser_dbg(undef) and /clk_wiz_0/clk_in1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /adcDecodeLVDS_0/clk_par(undef)
Successfully read diagram <design_1> from BD file <D:/github/LTC2264_decoder/ltc2264_adc_proj/ltc2264_adc_test.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1587.520 ; gain = 6.484
regenerate_bd_layout
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 13 20:44:48 2023...
