#Fabric Core Inserter Project File
#Generated by Fabric Inserter (version 2022.2-SP1-Lite build 132640) at Mon Nov 13 13:39:38 2023
Project.type=inserter
Project.device.designInputFile=E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/synthesize/hdmi_ddr_ov5640_top_syn.adf
Project.device.ScanChain=1
Project.device.UserJtag=0
Project.Architecture=1 1 1 
Project.unit.dimension=1
Project.unit<0>.clockChannel=core_clk
Project.unit<0>.clockEdge=Rising
Project.unit<0>.ramType=1
Project.unit<0>.dataDepth=512
Project.unit<0>.dataEqualsTrigger=true
Project.unit<0>.enablePowerOnInitData=false
Project.unit<0>.enableStorageQualification=false
Project.unit<0>.triggerSequencerLevels=1
Project.unit<0>.enableMultiWindow=false
Project.unit<0>.triggerPortCount=1
Project.unit<0>.triggerChannel<0><0>=fram_buf/rd_buf/rd_cell2/doing
Project.unit<0>.triggerChannel<0><1>=fram_buf/rd_buf/rd_cell2/read_en
Project.unit<0>.triggerChannel<0><2>=fram_buf/rd_buf/rd_cell2/rd_addr[0]
Project.unit<0>.triggerChannel<0><3>=fram_buf/rd_buf/rd_cell2/rd_addr[1]
Project.unit<0>.triggerChannel<0><4>=fram_buf/rd_buf/rd_cell2/rd_addr[2]
Project.unit<0>.triggerChannel<0><5>=fram_buf/rd_buf/rd_cell2/rd_addr[3]
Project.unit<0>.triggerChannel<0><6>=fram_buf/rd_buf/rd_cell2/rd_addr[4]
Project.unit<0>.triggerChannel<0><7>=fram_buf/rd_buf/rd_cell2/rd_addr[5]
Project.unit<0>.triggerChannel<0><8>=fram_buf/rd_buf/rd_cell2/rd_addr[6]
Project.unit<0>.triggerChannel<0><9>=fram_buf/rd_buf/rd_cell2/rd_addr[7]
Project.unit<0>.triggerChannel<0><10>=fram_buf/rd_buf/rd_cell2/rd_addr[8]
Project.unit<0>.triggerChannel<0><11>=fram_buf/rd_buf/rd_cell2/rd_addr[9]
Project.unit<0>.triggerChannel<0><12>=fram_buf/rd_buf/rd_cell2/rd_addr[10]
Project.unit<0>.triggerChannel<0><13>=fram_buf/rd_buf/rd_cell2/rd_addr[11]
Project.unit<0>.triggerChannel<0><14>=fram_buf/rd_buf/rd_cell2/rd_data_raw[16]
Project.unit<0>.triggerChannel<0><15>=fram_buf/rd_buf/rd_cell2/rd_data_raw[17]
Project.unit<0>.triggerChannel<0><16>=fram_buf/rd_buf/rd_cell2/rd_data_raw[18]
Project.unit<0>.triggerChannel<0><17>=fram_buf/rd_buf/rd_cell2/rd_data_raw[19]
Project.unit<0>.triggerChannel<0><18>=fram_buf/rd_buf/rd_cell2/rd_data_raw[20]
Project.unit<0>.triggerChannel<0><19>=fram_buf/rd_buf/rd_cell2/rd_data_raw[21]
Project.unit<0>.triggerChannel<0><20>=fram_buf/rd_buf/rd_cell2/rd_data_raw[22]
Project.unit<0>.triggerChannel<0><21>=fram_buf/rd_buf/rd_cell2/rd_data_raw[23]
Project.unit<0>.triggerChannel<0><22>=fram_buf/rd_buf/rd_cell2/rd_data_raw[24]
Project.unit<0>.triggerChannel<0><23>=fram_buf/rd_buf/rd_cell2/rd_data_raw[25]
Project.unit<0>.triggerChannel<0><24>=fram_buf/rd_buf/rd_cell2/rd_data_raw[26]
Project.unit<0>.triggerChannel<0><25>=fram_buf/rd_buf/rd_cell2/rd_data_raw[27]
Project.unit<0>.triggerChannel<0><26>=fram_buf/rd_buf/rd_cell2/rd_data_raw[28]
Project.unit<0>.triggerChannel<0><27>=fram_buf/rd_buf/rd_cell2/rd_data_raw[29]
Project.unit<0>.triggerChannel<0><28>=fram_buf/rd_buf/rd_cell2/rd_data_raw[30]
Project.unit<0>.triggerChannel<0><29>=fram_buf/rd_buf/rd_cell2/rd_data_raw[31]
Project.unit<0>.triggerChannel<0><30>=fram_buf/rd_buf/rd_cell2/rd_data_raw[0]
Project.unit<0>.triggerChannel<0><31>=fram_buf/rd_buf/rd_cell2/rd_data_raw[1]
Project.unit<0>.triggerChannel<0><32>=fram_buf/rd_buf/rd_cell2/rd_data_raw[2]
Project.unit<0>.triggerChannel<0><33>=fram_buf/rd_buf/rd_cell2/rd_data_raw[3]
Project.unit<0>.triggerChannel<0><34>=fram_buf/rd_buf/rd_cell2/rd_data_raw[4]
Project.unit<0>.triggerChannel<0><35>=fram_buf/rd_buf/rd_cell2/rd_data_raw[5]
Project.unit<0>.triggerChannel<0><36>=fram_buf/rd_buf/rd_cell2/rd_data_raw[6]
Project.unit<0>.triggerChannel<0><37>=fram_buf/rd_buf/rd_cell2/rd_data_raw[7]
Project.unit<0>.triggerChannel<0><38>=fram_buf/rd_buf/rd_cell2/rd_data_raw[8]
Project.unit<0>.triggerChannel<0><39>=fram_buf/rd_buf/rd_cell2/rd_data_raw[9]
Project.unit<0>.triggerChannel<0><40>=fram_buf/rd_buf/rd_cell2/rd_data_raw[10]
Project.unit<0>.triggerChannel<0><41>=fram_buf/rd_buf/rd_cell2/rd_data_raw[11]
Project.unit<0>.triggerChannel<0><42>=fram_buf/rd_buf/rd_cell2/rd_data_raw[12]
Project.unit<0>.triggerChannel<0><43>=fram_buf/rd_buf/rd_cell2/rd_data_raw[13]
Project.unit<0>.triggerChannel<0><44>=fram_buf/rd_buf/rd_cell2/rd_data_raw[14]
Project.unit<0>.triggerChannel<0><45>=fram_buf/rd_buf/rd_cell2/rd_data_raw[15]
Project.unit<0>.triggerChannel<0><46>=fram_buf/rd_buf/rd_cell2/wr_addr[0]
Project.unit<0>.triggerChannel<0><47>=fram_buf/rd_buf/rd_cell2/wr_addr[1]
Project.unit<0>.triggerChannel<0><48>=fram_buf/rd_buf/rd_cell2/wr_addr[2]
Project.unit<0>.triggerChannel<0><49>=fram_buf/rd_buf/rd_cell2/wr_addr[3]
Project.unit<0>.triggerChannel<0><50>=fram_buf/rd_buf/rd_cell2/wr_addr[4]
Project.unit<0>.triggerChannel<0><51>=fram_buf/rd_buf/rd_cell2/wr_addr[5]
Project.unit<0>.triggerChannel<0><52>=fram_buf/rd_buf/rd_cell2/wr_addr[6]
Project.unit<0>.triggerChannel<0><53>=fram_buf/rd_buf/rd_cell2/wr_addr[7]
Project.unit<0>.triggerChannel<0><54>=fram_buf/rd_buf/rd_cell2/wr_addr[8]
Project.unit<0>.triggerChannel<0><55>=fram_buf/rd_buf/rd_cell1/rd_en_1d
Project.unit<0>.triggerChannel<0><56>=fram_buf/rd_buf/rd_cell1/read_en
Project.unit<0>.triggerChannel<0><57>=fram_buf/rd_buf/rd_cell1/wr_en_1d
Project.unit<0>.triggerChannel<0><58>=fram_buf/rd_buf/rd_cell1/wr_en_2d
Project.unit<0>.triggerChannel<0><59>=fram_buf/rd_buf/rd_cell1/wr_en_3d
Project.unit<0>.triggerChannel<0><60>=fram_buf/rd_buf/rd_cell1/wr_fsync_1d
Project.unit<0>.triggerChannel<0><61>=fram_buf/rd_buf/rd_cell1/wr_fsync_2d
Project.unit<0>.triggerChannel<0><62>=fram_buf/rd_buf/rd_cell1/wr_fsync_3d
Project.unit<0>.triggerChannel<0><63>=fram_buf/rd_buf/rd_cell1/rd_addr[0]
Project.unit<0>.triggerChannel<0><64>=fram_buf/rd_buf/rd_cell1/rd_addr[1]
Project.unit<0>.triggerChannel<0><65>=fram_buf/rd_buf/rd_cell1/rd_addr[2]
Project.unit<0>.triggerChannel<0><66>=fram_buf/rd_buf/rd_cell1/rd_addr[3]
Project.unit<0>.triggerChannel<0><67>=fram_buf/rd_buf/rd_cell1/rd_addr[4]
Project.unit<0>.triggerChannel<0><68>=fram_buf/rd_buf/rd_cell1/rd_addr[5]
Project.unit<0>.triggerChannel<0><69>=fram_buf/rd_buf/rd_cell1/rd_addr[6]
Project.unit<0>.triggerChannel<0><70>=fram_buf/rd_buf/rd_cell1/rd_addr[7]
Project.unit<0>.triggerChannel<0><71>=fram_buf/rd_buf/rd_cell1/rd_addr[8]
Project.unit<0>.triggerChannel<0><72>=fram_buf/rd_buf/rd_cell1/rd_addr[9]
Project.unit<0>.triggerChannel<0><73>=fram_buf/rd_buf/rd_cell1/rd_addr[10]
Project.unit<0>.triggerChannel<0><74>=fram_buf/rd_buf/rd_cell1/rd_addr[11]
Project.unit<0>.triggerChannel<0><75>=fram_buf/rd_buf/rd_cell1/wr_line[0]
Project.unit<0>.triggerChannel<0><76>=fram_buf/rd_buf/rd_cell1/wr_line[1]
Project.unit<0>.triggerChannel<0><77>=fram_buf/rd_buf/rd_cell1/wr_line[2]
Project.unit<0>.triggerChannel<0><78>=fram_buf/rd_buf/rd_cell1/wr_line[3]
Project.unit<0>.triggerChannel<0><79>=fram_buf/rd_buf/rd_cell1/wr_line[4]
Project.unit<0>.triggerChannel<0><80>=fram_buf/rd_buf/rd_cell1/wr_line[5]
Project.unit<0>.triggerChannel<0><81>=fram_buf/rd_buf/rd_cell1/wr_line[6]
Project.unit<0>.triggerChannel<0><82>=fram_buf/rd_buf/rd_cell1/wr_line[7]
Project.unit<0>.triggerChannel<0><83>=fram_buf/rd_buf/rd_cell1/wr_line[8]
Project.unit<0>.triggerChannel<0><84>=fram_buf/rd_buf/rd_cell1/wr_line[9]
Project.unit<0>.triggerChannel<0><85>=fram_buf/rd_buf/rd_cell1/wr_line[10]
Project.unit<0>.triggerChannel<0><86>=fram_buf/rd_buf/rd_cell1/wr_line[11]
Project.unit<0>.triggerChannel<0><87>=fram_buf/rd_buf/rd_cell1/wr_addr[0]
Project.unit<0>.triggerChannel<0><88>=fram_buf/rd_buf/rd_cell1/wr_addr[1]
Project.unit<0>.triggerChannel<0><89>=fram_buf/rd_buf/rd_cell1/wr_addr[2]
Project.unit<0>.triggerChannel<0><90>=fram_buf/rd_buf/rd_cell1/wr_addr[3]
Project.unit<0>.triggerChannel<0><91>=fram_buf/rd_buf/rd_cell1/wr_addr[4]
Project.unit<0>.triggerChannel<0><92>=fram_buf/rd_buf/rd_cell1/wr_addr[5]
Project.unit<0>.triggerChannel<0><93>=fram_buf/rd_buf/rd_cell1/wr_addr[6]
Project.unit<0>.triggerChannel<0><94>=fram_buf/rd_buf/rd_cell1/wr_addr[7]
Project.unit<0>.triggerChannel<0><95>=fram_buf/rd_buf/rd_cell1/wr_addr[8]
Project.unit<0>.triggerChannel<0><96>=fram_buf/rd_buf/rd_cell1/rd_data_raw[16]
Project.unit<0>.triggerChannel<0><97>=fram_buf/rd_buf/rd_cell1/rd_data_raw[17]
Project.unit<0>.triggerChannel<0><98>=fram_buf/rd_buf/rd_cell1/rd_data_raw[18]
Project.unit<0>.triggerChannel<0><99>=fram_buf/rd_buf/rd_cell1/rd_data_raw[19]
Project.unit<0>.triggerChannel<0><100>=fram_buf/rd_buf/rd_cell1/rd_data_raw[20]
Project.unit<0>.triggerChannel<0><101>=fram_buf/rd_buf/rd_cell1/rd_data_raw[21]
Project.unit<0>.triggerChannel<0><102>=fram_buf/rd_buf/rd_cell1/rd_data_raw[22]
Project.unit<0>.triggerChannel<0><103>=fram_buf/rd_buf/rd_cell1/rd_data_raw[23]
Project.unit<0>.triggerChannel<0><104>=fram_buf/rd_buf/rd_cell1/rd_data_raw[24]
Project.unit<0>.triggerChannel<0><105>=fram_buf/rd_buf/rd_cell1/rd_data_raw[25]
Project.unit<0>.triggerChannel<0><106>=fram_buf/rd_buf/rd_cell1/rd_data_raw[26]
Project.unit<0>.triggerChannel<0><107>=fram_buf/rd_buf/rd_cell1/rd_data_raw[27]
Project.unit<0>.triggerChannel<0><108>=fram_buf/rd_buf/rd_cell1/rd_data_raw[28]
Project.unit<0>.triggerChannel<0><109>=fram_buf/rd_buf/rd_cell1/rd_data_raw[29]
Project.unit<0>.triggerChannel<0><110>=fram_buf/rd_buf/rd_cell1/rd_data_raw[30]
Project.unit<0>.triggerChannel<0><111>=fram_buf/rd_buf/rd_cell1/rd_data_raw[31]
Project.unit<0>.triggerChannel<0><112>=fram_buf/rd_buf/rd_cell1/rd_data_raw[0]
Project.unit<0>.triggerChannel<0><113>=fram_buf/rd_buf/rd_cell1/rd_data_raw[1]
Project.unit<0>.triggerChannel<0><114>=fram_buf/rd_buf/rd_cell1/rd_data_raw[2]
Project.unit<0>.triggerChannel<0><115>=fram_buf/rd_buf/rd_cell1/rd_data_raw[3]
Project.unit<0>.triggerChannel<0><116>=fram_buf/rd_buf/rd_cell1/rd_data_raw[4]
Project.unit<0>.triggerChannel<0><117>=fram_buf/rd_buf/rd_cell1/rd_data_raw[5]
Project.unit<0>.triggerChannel<0><118>=fram_buf/rd_buf/rd_cell1/rd_data_raw[6]
Project.unit<0>.triggerChannel<0><119>=fram_buf/rd_buf/rd_cell1/rd_data_raw[7]
Project.unit<0>.triggerChannel<0><120>=fram_buf/rd_buf/rd_cell1/rd_data_raw[8]
Project.unit<0>.triggerChannel<0><121>=fram_buf/rd_buf/rd_cell1/rd_data_raw[9]
Project.unit<0>.triggerChannel<0><122>=fram_buf/rd_buf/rd_cell1/rd_data_raw[10]
Project.unit<0>.triggerChannel<0><123>=fram_buf/rd_buf/rd_cell1/rd_data_raw[11]
Project.unit<0>.triggerChannel<0><124>=fram_buf/rd_buf/rd_cell1/rd_data_raw[12]
Project.unit<0>.triggerChannel<0><125>=fram_buf/rd_buf/rd_cell1/rd_data_raw[13]
Project.unit<0>.triggerChannel<0><126>=fram_buf/rd_buf/rd_cell1/rd_data_raw[14]
Project.unit<0>.triggerChannel<0><127>=fram_buf/rd_buf/rd_cell1/rd_data_raw[15]
Project.unit<0>.triggerChannel<0><128>=fram_buf/wr_buf/wr_cell1/rd_en_1d
Project.unit<0>.triggerChannel<0><129>=fram_buf/wr_buf/wr_cell1/rd_fsync_2d
Project.unit<0>.triggerChannel<0><130>=fram_buf/wr_buf/wr_cell1/rd_fsync_3d
Project.unit<0>.triggerChannel<0><131>=fram_buf/wr_buf/wr_cell1/rd_fsync_1d
Project.unit<0>.triggerChannel<0><132>=fram_buf/wr_buf/wr_cell1/rd_pulse
Project.unit<0>.triggerChannel<0><133>=fram_buf/wr_buf/wr_cell1/rd_pulse_1d
Project.unit<0>.triggerChannel<0><134>=fram_buf/wr_buf/wr_cell1/rd_pulse_2d
Project.unit<0>.triggerChannel<0><135>=fram_buf/wr_buf/wr_cell1/rd_pulse_3d
Project.unit<0>.triggerChannel<0><136>=fram_buf/wr_buf/wr_cell1/rd_rst
Project.unit<0>.triggerChannel<0><137>=fram_buf/wr_buf/wr_cell1/rd_trig
Project.unit<0>.triggerChannel<0><138>=fram_buf/wr_buf/wr_cell1/wirq_en
Project.unit<0>.triggerChannel<0><139>=fram_buf/wr_buf/wr_cell1/wr_enable
Project.unit<0>.triggerChannel<0><140>=fram_buf/wr_buf/wr_cell1/wr_fsync_1d
Project.unit<0>.triggerChannel<0><141>=fram_buf/wr_buf/wr_cell1/wr_rst
Project.unit<0>.triggerChannel<0><142>=fram_buf/wr_buf/wr_cell1/write_en
Project.unit<0>.triggerChannel<0><143>=fram_buf/wr_buf/wr_cell1/rd_addr[0]
Project.unit<0>.triggerChannel<0><144>=fram_buf/wr_buf/wr_cell1/rd_addr[1]
Project.unit<0>.triggerChannel<0><145>=fram_buf/wr_buf/wr_cell1/rd_addr[2]
Project.unit<0>.triggerChannel<0><146>=fram_buf/wr_buf/wr_cell1/rd_addr[3]
Project.unit<0>.triggerChannel<0><147>=fram_buf/wr_buf/wr_cell1/rd_addr[4]
Project.unit<0>.triggerChannel<0><148>=fram_buf/wr_buf/wr_cell1/rd_addr[5]
Project.unit<0>.triggerChannel<0><149>=fram_buf/wr_buf/wr_cell1/rd_addr[6]
Project.unit<0>.triggerChannel<0><150>=fram_buf/wr_buf/wr_cell1/rd_addr[7]
Project.unit<0>.triggerChannel<0><151>=fram_buf/wr_buf/wr_cell1/rd_addr[8]
Project.unit<0>.triggerChannel<0><152>=fram_buf/wr_buf/wr_cell1/rd_addr[9]
Project.unit<0>.triggerChannel<0><153>=fram_buf/wr_buf/wr_cell2/rd_addr[0]
Project.unit<0>.triggerChannel<0><154>=fram_buf/wr_buf/wr_cell2/rd_addr[1]
Project.unit<0>.triggerChannel<0><155>=fram_buf/wr_buf/wr_cell2/rd_addr[2]
Project.unit<0>.triggerChannel<0><156>=fram_buf/wr_buf/wr_cell2/rd_addr[3]
Project.unit<0>.triggerChannel<0><157>=fram_buf/wr_buf/wr_cell2/rd_addr[4]
Project.unit<0>.triggerChannel<0><158>=fram_buf/wr_buf/wr_cell2/rd_addr[5]
Project.unit<0>.triggerChannel<0><159>=fram_buf/wr_buf/wr_cell2/rd_addr[6]
Project.unit<0>.triggerChannel<0><160>=fram_buf/wr_buf/wr_cell2/rd_addr[7]
Project.unit<0>.triggerChannel<0><161>=fram_buf/wr_buf/wr_cell2/rd_addr[8]
Project.unit<0>.triggerChannel<0><162>=fram_buf/wr_buf/wr_cell2/rd_addr[9]
Project.unit<0>.triggerChannel<0><163>=fram_buf/wr_buf/wr_cell2/wr_addr[0]
Project.unit<0>.triggerChannel<0><164>=fram_buf/wr_buf/wr_cell2/wr_addr[1]
Project.unit<0>.triggerChannel<0><165>=fram_buf/wr_buf/wr_cell2/wr_addr[2]
Project.unit<0>.triggerChannel<0><166>=fram_buf/wr_buf/wr_cell2/wr_addr[3]
Project.unit<0>.triggerChannel<0><167>=fram_buf/wr_buf/wr_cell2/wr_addr[4]
Project.unit<0>.triggerChannel<0><168>=fram_buf/wr_buf/wr_cell2/wr_addr[5]
Project.unit<0>.triggerChannel<0><169>=fram_buf/wr_buf/wr_cell2/wr_addr[6]
Project.unit<0>.triggerChannel<0><170>=fram_buf/wr_buf/wr_cell2/wr_addr[7]
Project.unit<0>.triggerChannel<0><171>=fram_buf/wr_buf/wr_cell2/wr_addr[8]
Project.unit<0>.triggerChannel<0><172>=fram_buf/wr_buf/wr_cell2/wr_addr[9]
Project.unit<0>.triggerChannel<0><173>=fram_buf/wr_buf/wr_cell2/wr_addr[10]
Project.unit<0>.triggerChannel<0><174>=fram_buf/wr_buf/wr_cell2/wr_addr[11]
Project.unit<0>.triggerChannel<0><175>=fram_buf/wr_buf/wr_cell2/wr_addr[12]
Project.unit<0>.triggerChannel<0><176>=fram_buf/wr_buf/wr_cell2/x_cnt[0]
Project.unit<0>.triggerChannel<0><177>=fram_buf/wr_buf/wr_cell2/x_cnt[1]
Project.unit<0>.triggerChannel<0><178>=fram_buf/wr_buf/wr_cell2/x_cnt[2]
Project.unit<0>.triggerChannel<0><179>=fram_buf/wr_buf/wr_cell2/x_cnt[3]
Project.unit<0>.triggerChannel<0><180>=fram_buf/wr_buf/wr_cell2/x_cnt[4]
Project.unit<0>.triggerChannel<0><181>=fram_buf/wr_buf/wr_cell2/x_cnt[5]
Project.unit<0>.triggerChannel<0><182>=fram_buf/wr_buf/wr_cell2/x_cnt[6]
Project.unit<0>.triggerChannel<0><183>=fram_buf/wr_buf/wr_cell2/x_cnt[7]
Project.unit<0>.triggerChannel<0><184>=fram_buf/wr_buf/wr_cell2/x_cnt[8]
Project.unit<0>.triggerChannel<0><185>=fram_buf/wr_buf/wr_cell2/x_cnt[9]
Project.unit<0>.triggerChannel<0><186>=fram_buf/wr_buf/wr_cell2/x_cnt[10]
Project.unit<0>.triggerChannel<0><187>=fram_buf/wr_buf/wr_cell2/x_cnt[11]
Project.unit<0>.triggerChannel<0><188>=fram_buf/wr_buf/wr_cell2/rd_addr[0]
Project.unit<0>.triggerChannel<0><189>=fram_buf/wr_buf/wr_cell2/rd_addr[1]
Project.unit<0>.triggerChannel<0><190>=fram_buf/wr_buf/wr_cell2/rd_addr[2]
Project.unit<0>.triggerChannel<0><191>=fram_buf/wr_buf/wr_cell2/rd_addr[3]
Project.unit<0>.triggerChannel<0><192>=fram_buf/wr_buf/wr_cell2/rd_addr[4]
Project.unit<0>.triggerChannel<0><193>=fram_buf/wr_buf/wr_cell2/rd_addr[5]
Project.unit<0>.triggerChannel<0><194>=fram_buf/wr_buf/wr_cell2/rd_addr[6]
Project.unit<0>.triggerChannel<0><195>=fram_buf/wr_buf/wr_cell2/rd_addr[7]
Project.unit<0>.triggerChannel<0><196>=fram_buf/wr_buf/wr_cell2/rd_addr[8]
Project.unit<0>.triggerChannel<0><197>=fram_buf/wr_buf/wr_cell2/rd_addr[9]
Project.unit<0>.triggerChannel<0><198>=fram_buf/wr_buf/wr_cell2/wr_addr[0]
Project.unit<0>.triggerChannel<0><199>=fram_buf/wr_buf/wr_cell2/wr_addr[1]
Project.unit<0>.triggerChannel<0><200>=fram_buf/wr_buf/wr_cell2/wr_addr[2]
Project.unit<0>.triggerChannel<0><201>=fram_buf/wr_buf/wr_cell2/wr_addr[3]
Project.unit<0>.triggerChannel<0><202>=fram_buf/wr_buf/wr_cell2/wr_addr[4]
Project.unit<0>.triggerChannel<0><203>=fram_buf/wr_buf/wr_cell2/wr_addr[5]
Project.unit<0>.triggerChannel<0><204>=fram_buf/wr_buf/wr_cell2/wr_addr[6]
Project.unit<0>.triggerChannel<0><205>=fram_buf/wr_buf/wr_cell2/wr_addr[7]
Project.unit<0>.triggerChannel<0><206>=fram_buf/wr_buf/wr_cell2/wr_addr[8]
Project.unit<0>.triggerChannel<0><207>=fram_buf/wr_buf/wr_cell2/wr_addr[9]
Project.unit<0>.triggerChannel<0><208>=fram_buf/wr_buf/wr_cell2/wr_addr[10]
Project.unit<0>.triggerChannel<0><209>=fram_buf/wr_buf/wr_cell2/wr_addr[11]
Project.unit<0>.triggerChannel<0><210>=fram_buf/wr_buf/wr_cell2/wr_addr[12]
Project.unit<0>.triggerChannel<0><211>=fram_buf/wr_buf/wr_cell2/x_cnt[0]
Project.unit<0>.triggerChannel<0><212>=fram_buf/wr_buf/wr_cell2/x_cnt[1]
Project.unit<0>.triggerChannel<0><213>=fram_buf/wr_buf/wr_cell2/x_cnt[2]
Project.unit<0>.triggerChannel<0><214>=fram_buf/wr_buf/wr_cell2/x_cnt[3]
Project.unit<0>.triggerChannel<0><215>=fram_buf/wr_buf/wr_cell2/x_cnt[4]
Project.unit<0>.triggerChannel<0><216>=fram_buf/wr_buf/wr_cell2/x_cnt[5]
Project.unit<0>.triggerChannel<0><217>=fram_buf/wr_buf/wr_cell2/x_cnt[6]
Project.unit<0>.triggerChannel<0><218>=fram_buf/wr_buf/wr_cell2/x_cnt[7]
Project.unit<0>.triggerChannel<0><219>=fram_buf/wr_buf/wr_cell2/x_cnt[8]
Project.unit<0>.triggerChannel<0><220>=fram_buf/wr_buf/wr_cell2/x_cnt[9]
Project.unit<0>.triggerChannel<0><221>=fram_buf/wr_buf/wr_cell2/x_cnt[10]
Project.unit<0>.triggerChannel<0><222>=fram_buf/wr_buf/wr_cell2/x_cnt[11]
Project.unit<0>.triggerChannel<0><223>=fram_buf/wr_buf/wr_cell2/rd_en_1d
Project.unit<0>.triggerChannel<0><224>=fram_buf/wr_buf/wr_cell2/rd_fsync_1d
Project.unit<0>.triggerChannel<0><225>=fram_buf/wr_buf/wr_cell2/rd_fsync_2d
Project.unit<0>.triggerChannel<0><226>=fram_buf/wr_buf/wr_cell2/rd_fsync_3d
Project.unit<0>.triggerChannel<0><227>=fram_buf/wr_buf/wr_cell2/rd_pulse
Project.unit<0>.triggerChannel<0><228>=fram_buf/wr_buf/wr_cell2/rd_pulse_1d
Project.unit<0>.triggerChannel<0><229>=fram_buf/wr_buf/wr_cell2/rd_pulse_2d
Project.unit<0>.triggerChannel<0><230>=fram_buf/wr_buf/wr_cell2/rd_pulse_3d
Project.unit<0>.triggerChannel<0><231>=fram_buf/wr_buf/wr_cell2/rd_rst
Project.unit<0>.triggerChannel<0><232>=fram_buf/wr_buf/wr_cell2/rd_trig
Project.unit<0>.triggerChannel<0><233>=fram_buf/wr_buf/wr_cell2/wirq_en
Project.unit<0>.triggerChannel<0><234>=fram_buf/wr_buf/wr_cell2/wr_enable
Project.unit<0>.triggerChannel<0><235>=fram_buf/wr_buf/wr_cell2/wr_rst
Project.unit<0>.triggerMatchCount<0>=1
Project.unit<0>.triggerMatchCountWidth<0>=0
Project.unit<0>.triggerMatchType<0>=1
Project.unit<0>.triggerPortIsData<0>=true
Project.unit<0>.triggerPortWidth<0>=236
Project.unit<0>.triggerBus<0><2><13>=fram_buf/rd_buf/rd_cell2/rd_addr
Project.unit<0>.triggerBus<0><14><29>=fram_buf/rd_buf/rd_cell2/rd_data_raw
Project.unit<0>.triggerBus<0><30><45>=fram_buf/rd_buf/rd_cell2/rd_data_raw(1)
Project.unit<0>.triggerBus<0><46><54>=fram_buf/rd_buf/rd_cell2/wr_addr
Project.unit<0>.triggerBus<0><63><74>=fram_buf/rd_buf/rd_cell1/rd_addr
Project.unit<0>.triggerBus<0><75><86>=fram_buf/rd_buf/rd_cell1/wr_line
Project.unit<0>.triggerBus<0><87><95>=fram_buf/rd_buf/rd_cell1/wr_addr
Project.unit<0>.triggerBus<0><96><111>=fram_buf/rd_buf/rd_cell1/rd_data_raw
Project.unit<0>.triggerBus<0><112><127>=fram_buf/rd_buf/rd_cell1/rd_data_raw(1)
Project.unit<0>.triggerBus<0><143><152>=fram_buf/wr_buf/wr_cell1/rd_addr
Project.unit<0>.triggerBus<0><153><162>=fram_buf/wr_buf/wr_cell2/rd_addr
Project.unit<0>.triggerBus<0><163><175>=fram_buf/wr_buf/wr_cell2/wr_addr
Project.unit<0>.triggerBus<0><176><187>=fram_buf/wr_buf/wr_cell2/x_cnt
Project.unit<0>.triggerBus<0><188><197>=fram_buf/wr_buf/wr_cell2/rd_addr(1)
Project.unit<0>.triggerBus<0><198><210>=fram_buf/wr_buf/wr_cell2/wr_addr(1)
Project.unit<0>.triggerBus<0><211><222>=fram_buf/wr_buf/wr_cell2/x_cnt(1)
Project.unit<0>.busInserter<0><2/3/4/5/6/7/8/9/10/11/12/13>=fram_buf/rd_buf/rd_cell2/rd_addr
Project.unit<0>.busInserter<1><14/15/16/17/18/19/20/21/22/23/24/25/26/27/28/29>=fram_buf/rd_buf/rd_cell2/rd_data_raw
Project.unit<0>.busInserter<2><30/31/32/33/34/35/36/37/38/39/40/41/42/43/44/45>=fram_buf/rd_buf/rd_cell2/rd_data_raw(1)
Project.unit<0>.busInserter<3><46/47/48/49/50/51/52/53/54>=fram_buf/rd_buf/rd_cell2/wr_addr
Project.unit<0>.busInserter<4><63/64/65/66/67/68/69/70/71/72/73/74>=fram_buf/rd_buf/rd_cell1/rd_addr
Project.unit<0>.busInserter<5><75/76/77/78/79/80/81/82/83/84/85/86>=fram_buf/rd_buf/rd_cell1/wr_line
Project.unit<0>.busInserter<6><87/88/89/90/91/92/93/94/95>=fram_buf/rd_buf/rd_cell1/wr_addr
Project.unit<0>.busInserter<7><96/97/98/99/100/101/102/103/104/105/106/107/108/109/110/111>=fram_buf/rd_buf/rd_cell1/rd_data_raw
Project.unit<0>.busInserter<8><112/113/114/115/116/117/118/119/120/121/122/123/124/125/126/127>=fram_buf/rd_buf/rd_cell1/rd_data_raw(1)
Project.unit<0>.busInserter<9><143/144/145/146/147/148/149/150/151/152>=fram_buf/wr_buf/wr_cell1/rd_addr
Project.unit<0>.busInserter<10><153/154/155/156/157/158/159/160/161/162>=fram_buf/wr_buf/wr_cell2/rd_addr
Project.unit<0>.busInserter<11><163/164/165/166/167/168/169/170/171/172/173/174/175>=fram_buf/wr_buf/wr_cell2/wr_addr
Project.unit<0>.busInserter<12><176/177/178/179/180/181/182/183/184/185/186/187>=fram_buf/wr_buf/wr_cell2/x_cnt
Project.unit<0>.busInserter<13><188/189/190/191/192/193/194/195/196/197>=fram_buf/wr_buf/wr_cell2/rd_addr(1)
Project.unit<0>.busInserter<14><198/199/200/201/202/203/204/205/206/207/208/209/210>=fram_buf/wr_buf/wr_cell2/wr_addr(1)
Project.unit<0>.busInserter<15><211/212/213/214/215/216/217/218/219/220/221/222>=fram_buf/wr_buf/wr_cell2/x_cnt(1)
