// Seed: 1663964151
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_11 = id_11;
  wire id_12;
  id_13(
      1'h0, 1, id_5
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_2;
  always id_4 <= id_4;
  uwire id_6, id_7 = 1, id_8;
  always_latch id_6 = 1;
  assign id_5 = id_1;
  module_0(
      id_8, id_6, id_6, id_1, id_7, id_7, id_6, id_7, id_7, id_1
  );
endmodule
