// Seed: 3470418494
module module_0 (
    output tri id_0,
    input wand id_1,
    input tri1 id_2,
    output wor id_3
    , id_11,
    input tri id_4
    , id_12,
    input supply1 id_5,
    input supply0 id_6,
    output supply1 id_7,
    input wand id_8,
    input wire id_9
);
  assign id_3 = id_8 - ("");
endmodule
module module_1 (
    output tri   id_0,
    input  wire  id_1,
    output uwire id_2,
    input  tri   id_3,
    input  wand  id_4,
    input  wire  id_5,
    output tri1  id_6,
    input  tri0  id_7
    , id_15,
    output wor   id_8,
    input  wor   id_9,
    output tri   id_10,
    input  uwire id_11,
    output tri0  id_12,
    input  wor   id_13
);
  wire id_16, id_17, id_18;
  module_0(
      id_0, id_11, id_4, id_2, id_13, id_13, id_4, id_10, id_11, id_5
  );
endmodule
