

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1'
================================================================
* Date:           Fri Mar 10 17:23:23 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  7.580 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_337_1  |        ?|        ?|         3|          3|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     183|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      84|    -|
|Register         |        -|    -|     160|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     160|     267|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln344_2_fu_217_p2   |         +|   0|  0|  19|          12|          12|
    |ctr_4_fu_205_p2         |         +|   0|  0|  39|          32|           1|
    |pos_6_fu_160_p2         |         +|   0|  0|  17|          10|           1|
    |pos_7_fu_176_p2         |         +|   0|  0|  17|          10|           2|
    |pos_8_fu_138_p2         |         +|   0|  0|  39|          32|           2|
    |and_ln337_fu_150_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln337_1_fu_144_p2  |      icmp|   0|  0|  18|          32|          10|
    |icmp_ln337_fu_132_p2    |      icmp|   0|  0|  15|          24|           1|
    |icmp_ln343_fu_199_p2    |      icmp|   0|  0|  15|          23|          14|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 183|         177|          46|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  17|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |buf_r_address0               |  13|          3|   10|         30|
    |ctr_fu_50                    |   9|          2|   32|         64|
    |pos_fu_46                    |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  84|         19|   79|        170|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |buf_load_11_reg_295          |   8|   0|    8|          0|
    |buf_load_reg_290             |   8|   0|    8|          0|
    |ctr_3_reg_261                |  32|   0|   32|          0|
    |ctr_fu_50                    |  32|   0|   32|          0|
    |empty_reg_275                |  10|   0|   10|          0|
    |pos_8_reg_267                |  32|   0|   32|          0|
    |pos_fu_46                    |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 160|   0|  160|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                           Source Object                          |    C Type    |
+----------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1|  return value|
|buf_r_address0  |  out|   10|   ap_memory|                                                             buf_r|         array|
|buf_r_ce0       |  out|    1|   ap_memory|                                                             buf_r|         array|
|buf_r_q0        |   in|    8|   ap_memory|                                                             buf_r|         array|
|buf_r_address1  |  out|   10|   ap_memory|                                                             buf_r|         array|
|buf_r_ce1       |  out|    1|   ap_memory|                                                             buf_r|         array|
|buf_r_q1        |   in|    8|   ap_memory|                                                             buf_r|         array|
|zext_ln344_3    |   in|   12|     ap_none|                                                      zext_ln344_3|        scalar|
|a_address0      |  out|   12|   ap_memory|                                                                 a|         array|
|a_ce0           |  out|    1|   ap_memory|                                                                 a|         array|
|a_we0           |  out|    1|   ap_memory|                                                                 a|         array|
|a_d0            |  out|   23|   ap_memory|                                                                 a|         array|
|ctr_out         |  out|   32|      ap_vld|                                                           ctr_out|       pointer|
|ctr_out_ap_vld  |  out|    1|      ap_vld|                                                           ctr_out|       pointer|
+----------------+-----+-----+------------+------------------------------------------------------------------+--------------+

