TimeQuest Timing Analyzer report for MIPS32
Fri Sep 12 22:41:52 2014
Quartus II 64-Bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clock1'
 13. Slow Model Hold: 'clock1'
 14. Slow Model Minimum Pulse Width: 'clock1'
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Fast Model Setup Summary
 18. Fast Model Hold Summary
 19. Fast Model Recovery Summary
 20. Fast Model Removal Summary
 21. Fast Model Minimum Pulse Width Summary
 22. Fast Model Setup: 'clock1'
 23. Fast Model Hold: 'clock1'
 24. Fast Model Minimum Pulse Width: 'clock1'
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Multicorner Timing Analysis Summary
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Setup Transfers
 31. Hold Transfers
 32. Report TCCS
 33. Report RSKM
 34. Unconstrained Paths
 35. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name      ; MIPS32                                            ;
; Device Family      ; Cyclone II                                        ;
; Device Name        ; EP2C70F672C6                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
;     3-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; MIPS32.sdc    ; OK     ; Fri Sep 12 22:41:52 2014 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clock1     ; Base ; 80.000 ; 12.5 MHz  ; 0.000 ; 40.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clk } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 71.56 MHz ; 71.56 MHz       ; clock1     ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; clock1 ; 66.025 ; 0.000         ;
+--------+--------+---------------+


+--------------------------------+
; Slow Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; clock1 ; 0.391 ; 0.000         ;
+--------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; clock1 ; 37.873 ; 0.000                ;
+--------+--------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock1'                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 66.025 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]                                                               ; clock1       ; clock1      ; 80.000       ; -0.029     ; 13.982     ;
; 66.142 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]                                                               ; clock1       ; clock1      ; 80.000       ; 0.003      ; 13.897     ;
; 66.151 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27]                                                               ; clock1       ; clock1      ; 80.000       ; -0.025     ; 13.860     ;
; 66.208 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]                                                               ; clock1       ; clock1      ; 80.000       ; 0.010      ; 13.838     ;
; 66.319 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[14]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]                                                               ; clock1       ; clock1      ; 80.000       ; -0.029     ; 13.688     ;
; 66.370 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[16]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]                                                               ; clock1       ; clock1      ; 80.000       ; -0.027     ; 13.639     ;
; 66.416 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]                                                               ; clock1       ; clock1      ; 80.000       ; -0.028     ; 13.592     ;
; 66.436 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[14]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]                                                               ; clock1       ; clock1      ; 80.000       ; 0.003      ; 13.603     ;
; 66.445 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[14]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27]                                                               ; clock1       ; clock1      ; 80.000       ; -0.025     ; 13.566     ;
; 66.487 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[16]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]                                                               ; clock1       ; clock1      ; 80.000       ; 0.005      ; 13.554     ;
; 66.491 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[19]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]                                                               ; clock1       ; clock1      ; 80.000       ; -0.028     ; 13.517     ;
; 66.496 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[16]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27]                                                               ; clock1       ; clock1      ; 80.000       ; -0.023     ; 13.517     ;
; 66.502 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[14]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]                                                               ; clock1       ; clock1      ; 80.000       ; 0.010      ; 13.544     ;
; 66.533 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]                                                               ; clock1       ; clock1      ; 80.000       ; 0.004      ; 13.507     ;
; 66.537 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[12]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]                                                               ; clock1       ; clock1      ; 80.000       ; -0.029     ; 13.470     ;
; 66.542 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27]                                                               ; clock1       ; clock1      ; 80.000       ; -0.024     ; 13.470     ;
; 66.543 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[16]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]                                                               ; clock1       ; clock1      ; 80.000       ; -0.027     ; 13.466     ;
; 66.553 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[16]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]                                                               ; clock1       ; clock1      ; 80.000       ; 0.012      ; 13.495     ;
; 66.572 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29]                                                               ; clock1       ; clock1      ; 80.000       ; -0.027     ; 13.437     ;
; 66.588 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[17]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]                                                               ; clock1       ; clock1      ; 80.000       ; -0.027     ; 13.421     ;
; 66.599 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]                                                               ; clock1       ; clock1      ; 80.000       ; 0.011      ; 13.448     ;
; 66.608 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[19]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]                                                               ; clock1       ; clock1      ; 80.000       ; 0.004      ; 13.432     ;
; 66.615 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[13]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]                                                               ; clock1       ; clock1      ; 80.000       ; -0.031     ; 13.390     ;
; 66.617 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[19]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27]                                                               ; clock1       ; clock1      ; 80.000       ; -0.024     ; 13.395     ;
; 66.649 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[26]                                                               ; clock1       ; clock1      ; 80.000       ; -0.027     ; 13.360     ;
; 66.654 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[12]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]                                                               ; clock1       ; clock1      ; 80.000       ; 0.003      ; 13.385     ;
; 66.658 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[17]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]                                                               ; clock1       ; clock1      ; 80.000       ; -0.028     ; 13.350     ;
; 66.660 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[16]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]                                                               ; clock1       ; clock1      ; 80.000       ; 0.005      ; 13.381     ;
; 66.663 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[18]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]                                                               ; clock1       ; clock1      ; 80.000       ; -0.027     ; 13.346     ;
; 66.663 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[12]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27]                                                               ; clock1       ; clock1      ; 80.000       ; -0.025     ; 13.348     ;
; 66.669 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[16]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27]                                                               ; clock1       ; clock1      ; 80.000       ; -0.023     ; 13.344     ;
; 66.674 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[19]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]                                                               ; clock1       ; clock1      ; 80.000       ; 0.011      ; 13.373     ;
; 66.705 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegWrite_EX           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]                                                               ; clock1       ; clock1      ; 80.000       ; -0.031     ; 13.300     ;
; 66.705 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[17]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]                                                               ; clock1       ; clock1      ; 80.000       ; 0.005      ; 13.336     ;
; 66.714 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[17]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27]                                                               ; clock1       ; clock1      ; 80.000       ; -0.023     ; 13.299     ;
; 66.720 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[12]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]                                                               ; clock1       ; clock1      ; 80.000       ; 0.010      ; 13.326     ;
; 66.726 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[16]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]                                                               ; clock1       ; clock1      ; 80.000       ; 0.012      ; 13.322     ;
; 66.732 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[14] ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]                                                               ; clock1       ; clock1      ; 80.000       ; -0.028     ; 13.276     ;
; 66.732 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[13]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]                                                               ; clock1       ; clock1      ; 80.000       ; 0.001      ; 13.305     ;
; 66.741 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[13]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27]                                                               ; clock1       ; clock1      ; 80.000       ; -0.027     ; 13.268     ;
; 66.771 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[17]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]                                                               ; clock1       ; clock1      ; 80.000       ; 0.012      ; 13.277     ;
; 66.775 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[17]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]                                                               ; clock1       ; clock1      ; 80.000       ; 0.004      ; 13.265     ;
; 66.780 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[18]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]                                                               ; clock1       ; clock1      ; 80.000       ; 0.005      ; 13.261     ;
; 66.784 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[17]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27]                                                               ; clock1       ; clock1      ; 80.000       ; -0.024     ; 13.228     ;
; 66.789 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[18]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27]                                                               ; clock1       ; clock1      ; 80.000       ; -0.023     ; 13.224     ;
; 66.797 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[19]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]                                                               ; clock1       ; clock1      ; 80.000       ; -0.027     ; 13.212     ;
; 66.798 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[13]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]                                                               ; clock1       ; clock1      ; 80.000       ; 0.008      ; 13.246     ;
; 66.820 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[11]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]                                                               ; clock1       ; clock1      ; 80.000       ; -0.029     ; 13.187     ;
; 66.822 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegWrite_EX           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]                                                               ; clock1       ; clock1      ; 80.000       ; 0.001      ; 13.215     ;
; 66.831 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegWrite_EX           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27]                                                               ; clock1       ; clock1      ; 80.000       ; -0.027     ; 13.178     ;
; 66.841 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[17]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]                                                               ; clock1       ; clock1      ; 80.000       ; 0.011      ; 13.206     ;
; 66.846 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[18]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]                                                               ; clock1       ; clock1      ; 80.000       ; 0.012      ; 13.202     ;
; 66.849 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[14] ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]                                                               ; clock1       ; clock1      ; 80.000       ; 0.004      ; 13.191     ;
; 66.852 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[15]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]                                                               ; clock1       ; clock1      ; 80.000       ; -0.026     ; 13.158     ;
; 66.855 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[25]                                                               ; clock1       ; clock1      ; 80.000       ; -0.027     ; 13.154     ;
; 66.858 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[14] ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27]                                                               ; clock1       ; clock1      ; 80.000       ; -0.024     ; 13.154     ;
; 66.860 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[21]                                                               ; clock1       ; clock1      ; 80.000       ; -0.025     ; 13.151     ;
; 66.866 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[14]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29]                                                               ; clock1       ; clock1      ; 80.000       ; -0.027     ; 13.143     ;
; 66.888 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegWrite_EX           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]                                                               ; clock1       ; clock1      ; 80.000       ; 0.008      ; 13.156     ;
; 66.907 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[12] ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]                                                               ; clock1       ; clock1      ; 80.000       ; -0.029     ; 13.100     ;
; 66.914 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[19]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]                                                               ; clock1       ; clock1      ; 80.000       ; 0.005      ; 13.127     ;
; 66.915 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[14] ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]                                                               ; clock1       ; clock1      ; 80.000       ; 0.011      ; 13.132     ;
; 66.917 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[16]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29]                                                               ; clock1       ; clock1      ; 80.000       ; -0.025     ; 13.094     ;
; 66.923 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[19]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27]                                                               ; clock1       ; clock1      ; 80.000       ; -0.023     ; 13.090     ;
; 66.937 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[11]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]                                                               ; clock1       ; clock1      ; 80.000       ; 0.003      ; 13.102     ;
; 66.941 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[24]                                                               ; clock1       ; clock1      ; 80.000       ; -0.027     ; 13.068     ;
; 66.943 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[14]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[26]                                                               ; clock1       ; clock1      ; 80.000       ; -0.027     ; 13.066     ;
; 66.944 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[20]                                                               ; clock1       ; clock1      ; 80.000       ; -0.025     ; 13.067     ;
; 66.946 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[11]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27]                                                               ; clock1       ; clock1      ; 80.000       ; -0.025     ; 13.065     ;
; 66.957 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[24]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]                                                               ; clock1       ; clock1      ; 80.000       ; -0.031     ; 13.048     ;
; 66.963 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29]                                                               ; clock1       ; clock1      ; 80.000       ; -0.026     ; 13.047     ;
; 66.969 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[15]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]                                                               ; clock1       ; clock1      ; 80.000       ; 0.006      ; 13.073     ;
; 66.978 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[15]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27]                                                               ; clock1       ; clock1      ; 80.000       ; -0.022     ; 13.036     ;
; 66.980 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[19]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]                                                               ; clock1       ; clock1      ; 80.000       ; 0.012      ; 13.068     ;
; 66.994 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[16]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[26]                                                               ; clock1       ; clock1      ; 80.000       ; -0.025     ; 13.017     ;
; 67.003 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[11]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]                                                               ; clock1       ; clock1      ; 80.000       ; 0.010      ; 13.043     ;
; 67.024 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[12] ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]                                                               ; clock1       ; clock1      ; 80.000       ; 0.003      ; 13.015     ;
; 67.033 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[12] ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27]                                                               ; clock1       ; clock1      ; 80.000       ; -0.025     ; 12.978     ;
; 67.035 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[15]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]                                                               ; clock1       ; clock1      ; 80.000       ; 0.013      ; 13.014     ;
; 67.038 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[19]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29]                                                               ; clock1       ; clock1      ; 80.000       ; -0.026     ; 12.972     ;
; 67.040 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[26]                                                               ; clock1       ; clock1      ; 80.000       ; -0.026     ; 12.970     ;
; 67.074 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[24]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]                                                               ; clock1       ; clock1      ; 80.000       ; 0.001      ; 12.963     ;
; 67.080 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[13] ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]                                                               ; clock1       ; clock1      ; 80.000       ; -0.029     ; 12.927     ;
; 67.083 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[24]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27]                                                               ; clock1       ; clock1      ; 80.000       ; -0.027     ; 12.926     ;
; 67.084 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[12]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29]                                                               ; clock1       ; clock1      ; 80.000       ; -0.027     ; 12.925     ;
; 67.090 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[12] ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]                                                               ; clock1       ; clock1      ; 80.000       ; 0.010      ; 12.956     ;
; 67.090 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[16]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29]                                                               ; clock1       ; clock1      ; 80.000       ; -0.025     ; 12.921     ;
; 67.115 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[19]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[26]                                                               ; clock1       ; clock1      ; 80.000       ; -0.026     ; 12.895     ;
; 67.123 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[23]                                                               ; clock1       ; clock1      ; 80.000       ; -0.027     ; 12.886     ;
; 67.135 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[17]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29]                                                               ; clock1       ; clock1      ; 80.000       ; -0.025     ; 12.876     ;
; 67.140 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[24]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]                                                               ; clock1       ; clock1      ; 80.000       ; 0.008      ; 12.904     ;
; 67.149 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[14]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[25]                                                               ; clock1       ; clock1      ; 80.000       ; -0.027     ; 12.860     ;
; 67.154 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[14]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[21]                                                               ; clock1       ; clock1      ; 80.000       ; -0.025     ; 12.857     ;
; 67.161 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[12]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[26]                                                               ; clock1       ; clock1      ; 80.000       ; -0.027     ; 12.848     ;
; 67.162 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[13]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29]                                                               ; clock1       ; clock1      ; 80.000       ; -0.029     ; 12.845     ;
; 67.164 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[19]                                                               ; clock1       ; clock1      ; 80.000       ; -0.025     ; 12.847     ;
; 67.167 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[16]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[26]                                                               ; clock1       ; clock1      ; 80.000       ; -0.025     ; 12.844     ;
; 67.172 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]    ; MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ram_block1a8~portb_address_reg0  ; clock1       ; clock1      ; 80.000       ; 0.081      ; 12.874     ;
; 67.188 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]    ; MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ram_block1a24~portb_address_reg0 ; clock1       ; clock1      ; 80.000       ; 0.081      ; 12.858     ;
; 67.189 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]    ; MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ram_block1a10~portb_address_reg0 ; clock1       ; clock1      ; 80.000       ; 0.083      ; 12.859     ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock1'                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; IF_PC_Reg:IF_PC_Reg|PC_IF[0]                                      ; IF_PC_Reg:IF_PC_Reg|PC_IF[0]                                      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.657      ;
; 0.515 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[2] ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[2]  ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.781      ;
; 0.519 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[3] ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[3]  ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[0] ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[0]  ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.786      ;
; 0.531 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemWrite_EX             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemWrite_MEM          ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.797      ;
; 0.534 ; IF_PC_Reg:IF_PC_Reg|PC_IF[0]                                      ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]         ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.800      ;
; 0.537 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[7]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[15]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.803      ;
; 0.656 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[1] ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[1]  ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.922      ;
; 0.667 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[22]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.933      ;
; 0.669 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[4]       ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[4]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.935      ;
; 0.670 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemWrite_MEM          ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[0]       ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.936      ;
; 0.670 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14]      ; IF_PC_Reg:IF_PC_Reg|PC_IF[16]                                     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.936      ;
; 0.673 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                      ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[0]       ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.939      ;
; 0.676 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[0]       ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]                                      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.942      ;
; 0.678 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[2]       ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.944      ;
; 0.678 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[0]     ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[0]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.944      ;
; 0.707 ; IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]        ; clock1       ; clock1      ; 0.000        ; -0.001     ; 0.972      ;
; 0.730 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[5]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[11]      ; clock1       ; clock1      ; 0.000        ; 0.003      ; 0.999      ;
; 0.790 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[17]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[3]       ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.056      ;
; 0.791 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[71]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[30]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.057      ;
; 0.792 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[29]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[9]       ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.058      ;
; 0.793 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[63]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[26]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.059      ;
; 0.794 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[67]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[28]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.060      ;
; 0.796 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[13]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]       ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.062      ;
; 0.804 ; IF_PC_Reg:IF_PC_Reg|PC_IF[15]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]        ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.070      ;
; 0.810 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[27]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[8]       ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.076      ;
; 0.823 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[5]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[5]       ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.089      ;
; 0.823 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[23]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[23]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.089      ;
; 0.825 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]       ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[0]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.091      ;
; 0.828 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]         ; IF_PC_Reg:IF_PC_Reg|PC_IF[0]                                      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.094      ;
; 0.831 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[13]   ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[13]    ; clock1       ; clock1      ; 0.000        ; 0.002      ; 1.099      ;
; 0.839 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegWrite_EX             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|RegWrite_MEM          ; clock1       ; clock1      ; 0.000        ; -0.002     ; 1.103      ;
; 0.851 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]        ; IF_PC_Reg:IF_PC_Reg|PC_IF[28]                                     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.117      ;
; 0.860 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[2]     ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[2]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.126      ;
; 0.861 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|RegWrite_MEM          ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|RegWrite_WB           ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.127      ;
; 0.867 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[19]   ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[19]    ; clock1       ; clock1      ; 0.000        ; -0.001     ; 1.132      ;
; 0.872 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[18]   ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.138      ;
; 0.872 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[28]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.138      ;
; 0.874 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[11]   ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[11]    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.140      ;
; 0.875 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[23]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[23]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.141      ;
; 0.879 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[16]      ; clock1       ; clock1      ; 0.000        ; 0.001      ; 1.146      ;
; 0.924 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[26]    ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[73]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.190      ;
; 0.928 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[14]    ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[49]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.194      ;
; 0.931 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[4] ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[4]  ; clock1       ; clock1      ; 0.000        ; -0.002     ; 1.195      ;
; 0.931 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[15]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[2]       ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.197      ;
; 0.932 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[0]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[21]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.198      ;
; 0.933 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[8]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[37]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.199      ;
; 0.935 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[17]    ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[55]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.201      ;
; 0.936 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[12]    ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[45]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.202      ;
; 0.937 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[1]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[23]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.203      ;
; 0.937 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[11]    ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[43]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.203      ;
; 0.946 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[9]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[9]       ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.212      ;
; 0.948 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[11]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]       ; clock1       ; clock1      ; 0.000        ; -0.002     ; 1.212      ;
; 0.953 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[26]     ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[63]          ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.219      ;
; 0.955 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[9]      ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[29]          ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.221      ;
; 0.955 ; IF_PC_Reg:IF_PC_Reg|PC_IF[11]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]        ; clock1       ; clock1      ; 0.000        ; -0.002     ; 1.219      ;
; 0.959 ; IF_PC_Reg:IF_PC_Reg|PC_IF[21]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]        ; clock1       ; clock1      ; 0.000        ; -0.001     ; 1.224      ;
; 0.963 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Read_Data_WB[23]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[23]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.229      ;
; 0.964 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[31]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[10]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.230      ;
; 0.968 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[3]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[7]       ; clock1       ; clock1      ; 0.000        ; 0.003      ; 1.237      ;
; 0.975 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemRead_EX              ; clock1       ; clock1      ; 0.000        ; 0.002      ; 1.243      ;
; 0.980 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]             ; clock1       ; clock1      ; 0.000        ; 0.002      ; 1.248      ;
; 0.981 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemWrite_EX             ; clock1       ; clock1      ; 0.000        ; 0.002      ; 1.249      ;
; 0.982 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]      ; clock1       ; clock1      ; 0.000        ; 0.002      ; 1.250      ;
; 0.986 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[19]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[4]       ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.252      ;
; 0.986 ; IF_PC_Reg:IF_PC_Reg|PC_IF[14]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]        ; clock1       ; clock1      ; 0.000        ; -0.002     ; 1.250      ;
; 0.987 ; IF_PC_Reg:IF_PC_Reg|PC_IF[10]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]        ; clock1       ; clock1      ; 0.000        ; -0.002     ; 1.251      ;
; 0.990 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]                                      ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]         ; clock1       ; clock1      ; 0.000        ; -0.002     ; 1.254      ;
; 0.990 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[27]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[8]       ; clock1       ; clock1      ; 0.000        ; -0.001     ; 1.255      ;
; 0.990 ; IF_PC_Reg:IF_PC_Reg|PC_IF[12]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]        ; clock1       ; clock1      ; 0.000        ; -0.002     ; 1.254      ;
; 0.991 ; IF_PC_Reg:IF_PC_Reg|PC_IF[17]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[17]        ; clock1       ; clock1      ; 0.000        ; -0.001     ; 1.256      ;
; 0.991 ; IF_PC_Reg:IF_PC_Reg|PC_IF[22]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]        ; clock1       ; clock1      ; 0.000        ; -0.001     ; 1.256      ;
; 0.992 ; IF_PC_Reg:IF_PC_Reg|PC_IF[29]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]        ; clock1       ; clock1      ; 0.000        ; -0.001     ; 1.257      ;
; 0.992 ; IF_PC_Reg:IF_PC_Reg|PC_IF[30]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]        ; clock1       ; clock1      ; 0.000        ; -0.001     ; 1.257      ;
; 0.995 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[25]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[7]       ; clock1       ; clock1      ; 0.000        ; 0.001      ; 1.262      ;
; 0.996 ; IF_PC_Reg:IF_PC_Reg|PC_IF[8]                                      ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]         ; clock1       ; clock1      ; 0.000        ; -0.002     ; 1.260      ;
; 0.997 ; IF_PC_Reg:IF_PC_Reg|PC_IF[9]                                      ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]         ; clock1       ; clock1      ; 0.000        ; -0.002     ; 1.261      ;
; 0.998 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[4]  ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[9]           ; clock1       ; clock1      ; 0.000        ; 0.003      ; 1.267      ;
; 1.004 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[9]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[19]      ; clock1       ; clock1      ; 0.000        ; -0.033     ; 1.237      ;
; 1.007 ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                      ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]         ; clock1       ; clock1      ; 0.000        ; -0.002     ; 1.271      ;
; 1.011 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[4] ; clock1       ; clock1      ; 0.000        ; -0.007     ; 1.270      ;
; 1.013 ; IF_PC_Reg:IF_PC_Reg|PC_IF[13]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]        ; clock1       ; clock1      ; 0.000        ; -0.002     ; 1.277      ;
; 1.026 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[20]   ; clock1       ; clock1      ; 0.000        ; -0.004     ; 1.288      ;
; 1.037 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[2] ; clock1       ; clock1      ; 0.000        ; -0.006     ; 1.297      ;
; 1.059 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[45]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[17]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.325      ;
; 1.063 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[49]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[19]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.329      ;
; 1.070 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[16]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[16]    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.336      ;
; 1.075 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[29]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[29]    ; clock1       ; clock1      ; 0.000        ; 0.004      ; 1.345      ;
; 1.077 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[4]       ; IF_PC_Reg:IF_PC_Reg|PC_IF[6]                                      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.343      ;
; 1.077 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Read_Data_WB[1]       ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[23]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.343      ;
; 1.086 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[24]      ; clock1       ; clock1      ; 0.000        ; 0.003      ; 1.355      ;
; 1.093 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[33]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[11]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.359      ;
; 1.093 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]        ; IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                     ; clock1       ; clock1      ; 0.000        ; 0.001      ; 1.360      ;
; 1.095 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]             ; clock1       ; clock1      ; 0.000        ; 0.002      ; 1.363      ;
; 1.096 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[15]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[15]    ; clock1       ; clock1      ; 0.000        ; -0.002     ; 1.360      ;
; 1.097 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[19]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[19]      ; clock1       ; clock1      ; 0.000        ; 0.003      ; 1.366      ;
; 1.098 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[29]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[9]       ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.364      ;
; 1.098 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemRead_EX              ; clock1       ; clock1      ; 0.000        ; -0.001     ; 1.363      ;
; 1.099 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[19]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[19]    ; clock1       ; clock1      ; 0.000        ; 0.001      ; 1.366      ;
; 1.101 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[24]     ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[59]          ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.367      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock1'                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_we_reg       ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_we_reg       ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MemWrite_MEM ; clock1     ; 8.867 ; 8.867 ; Rise       ; clock1          ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MemWrite_MEM ; clock1     ; 8.867 ; 8.867 ; Rise       ; clock1          ;
+--------------+------------+-------+-------+------------+-----------------+


+---------------------------------+
; Fast Model Setup Summary        ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; clock1 ; 74.056 ; 0.000         ;
+--------+--------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; clock1 ; 0.215 ; 0.000         ;
+--------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; clock1 ; 37.873 ; 0.000                ;
+--------+--------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock1'                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 74.056 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[8]                                                                      ; clock1       ; clock1      ; 80.000       ; -0.060     ; 5.916      ;
; 74.056 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[8]                                                                      ; clock1       ; clock1      ; 80.000       ; -0.060     ; 5.916      ;
; 74.056 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg2 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[8]                                                                      ; clock1       ; clock1      ; 80.000       ; -0.060     ; 5.916      ;
; 74.056 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg3 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[8]                                                                      ; clock1       ; clock1      ; 80.000       ; -0.060     ; 5.916      ;
; 74.056 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[8]                                                                      ; clock1       ; clock1      ; 80.000       ; -0.060     ; 5.916      ;
; 74.084 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[8]                                                                      ; clock1       ; clock1      ; 80.000       ; -0.062     ; 5.886      ;
; 74.084 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[8]                                                                      ; clock1       ; clock1      ; 80.000       ; -0.062     ; 5.886      ;
; 74.084 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg2 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[8]                                                                      ; clock1       ; clock1      ; 80.000       ; -0.062     ; 5.886      ;
; 74.084 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg3 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[8]                                                                      ; clock1       ; clock1      ; 80.000       ; -0.062     ; 5.886      ;
; 74.084 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[8]                                                                      ; clock1       ; clock1      ; 80.000       ; -0.062     ; 5.886      ;
; 74.117 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]                                                            ; MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ram_block1a8~portb_address_reg0  ; clock1       ; clock1      ; 80.000       ; 0.058      ; 5.940      ;
; 74.128 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]                                                            ; MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ram_block1a10~portb_address_reg0 ; clock1       ; clock1      ; 80.000       ; 0.059      ; 5.930      ;
; 74.135 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]                                                            ; MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ram_block1a24~portb_address_reg0 ; clock1       ; clock1      ; 80.000       ; 0.059      ; 5.923      ;
; 74.159 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg3      ; clock1       ; clock1      ; 80.000       ; 0.002      ; 5.842      ;
; 74.159 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg3      ; clock1       ; clock1      ; 80.000       ; 0.002      ; 5.842      ;
; 74.159 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg3      ; clock1       ; clock1      ; 80.000       ; 0.002      ; 5.842      ;
; 74.159 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg3      ; clock1       ; clock1      ; 80.000       ; 0.002      ; 5.842      ;
; 74.159 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg3      ; clock1       ; clock1      ; 80.000       ; 0.002      ; 5.842      ;
; 74.187 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg3      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.812      ;
; 74.187 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg3      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.812      ;
; 74.187 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg3      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.812      ;
; 74.187 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg3      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.812      ;
; 74.187 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg3      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.812      ;
; 74.242 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]                                                            ; MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ram_block1a2~portb_address_reg0  ; clock1       ; clock1      ; 80.000       ; 0.043      ; 5.800      ;
; 74.246 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]                                                            ; MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ram_block1a0~portb_address_reg0  ; clock1       ; clock1      ; 80.000       ; 0.045      ; 5.798      ;
; 74.266 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]                                                            ; MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ram_block1a20~portb_address_reg0 ; clock1       ; clock1      ; 80.000       ; 0.044      ; 5.777      ;
; 74.277 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[2]                                                                      ; clock1       ; clock1      ; 80.000       ; -0.058     ; 5.697      ;
; 74.277 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]                                                            ; MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ram_block1a28~portb_address_reg0 ; clock1       ; clock1      ; 80.000       ; 0.042      ; 5.764      ;
; 74.277 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[2]                                                                      ; clock1       ; clock1      ; 80.000       ; -0.058     ; 5.697      ;
; 74.277 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg2 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[2]                                                                      ; clock1       ; clock1      ; 80.000       ; -0.058     ; 5.697      ;
; 74.277 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg3 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[2]                                                                      ; clock1       ; clock1      ; 80.000       ; -0.058     ; 5.697      ;
; 74.277 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[2]                                                                      ; clock1       ; clock1      ; 80.000       ; -0.058     ; 5.697      ;
; 74.279 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                 ; clock1       ; clock1      ; 80.000       ; -0.057     ; 5.696      ;
; 74.279 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                 ; clock1       ; clock1      ; 80.000       ; -0.057     ; 5.696      ;
; 74.279 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                 ; clock1       ; clock1      ; 80.000       ; -0.057     ; 5.696      ;
; 74.279 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                 ; clock1       ; clock1      ; 80.000       ; -0.057     ; 5.696      ;
; 74.279 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                 ; clock1       ; clock1      ; 80.000       ; -0.057     ; 5.696      ;
; 74.289 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]                                                            ; MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ram_block1a2~portb_address_reg9  ; clock1       ; clock1      ; 80.000       ; 0.043      ; 5.753      ;
; 74.289 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[16]                                                          ; MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ram_block1a8~portb_address_reg0  ; clock1       ; clock1      ; 80.000       ; 0.060      ; 5.770      ;
; 74.293 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]                                                            ; MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ram_block1a8~portb_address_reg9  ; clock1       ; clock1      ; 80.000       ; 0.058      ; 5.764      ;
; 74.297 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]                                                            ; MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ram_block1a0~portb_address_reg9  ; clock1       ; clock1      ; 80.000       ; 0.045      ; 5.747      ;
; 74.300 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[16]                                                          ; MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ram_block1a10~portb_address_reg0 ; clock1       ; clock1      ; 80.000       ; 0.061      ; 5.760      ;
; 74.305 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[2]                                                                      ; clock1       ; clock1      ; 80.000       ; -0.060     ; 5.667      ;
; 74.305 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[2]                                                                      ; clock1       ; clock1      ; 80.000       ; -0.060     ; 5.667      ;
; 74.305 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg2 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[2]                                                                      ; clock1       ; clock1      ; 80.000       ; -0.060     ; 5.667      ;
; 74.305 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg3 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[2]                                                                      ; clock1       ; clock1      ; 80.000       ; -0.060     ; 5.667      ;
; 74.305 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[2]                                                                      ; clock1       ; clock1      ; 80.000       ; -0.060     ; 5.667      ;
; 74.307 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.692      ;
; 74.307 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[16]                                                          ; MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ram_block1a24~portb_address_reg0 ; clock1       ; clock1      ; 80.000       ; 0.061      ; 5.753      ;
; 74.307 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                 ; clock1       ; clock1      ; 80.000       ; -0.059     ; 5.666      ;
; 74.307 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.692      ;
; 74.307 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.692      ;
; 74.307 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.692      ;
; 74.307 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.692      ;
; 74.307 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                 ; clock1       ; clock1      ; 80.000       ; -0.059     ; 5.666      ;
; 74.307 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                 ; clock1       ; clock1      ; 80.000       ; -0.059     ; 5.666      ;
; 74.307 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                 ; clock1       ; clock1      ; 80.000       ; -0.059     ; 5.666      ;
; 74.307 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                 ; clock1       ; clock1      ; 80.000       ; -0.059     ; 5.666      ;
; 74.308 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[14]                                                          ; MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ram_block1a8~portb_address_reg0  ; clock1       ; clock1      ; 80.000       ; 0.058      ; 5.749      ;
; 74.313 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]                                                            ; MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ram_block1a20~portb_address_reg9 ; clock1       ; clock1      ; 80.000       ; 0.044      ; 5.730      ;
; 74.316 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4      ; clock1       ; clock1      ; 80.000       ; 0.002      ; 5.685      ;
; 74.316 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4      ; clock1       ; clock1      ; 80.000       ; 0.002      ; 5.685      ;
; 74.316 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4      ; clock1       ; clock1      ; 80.000       ; 0.002      ; 5.685      ;
; 74.316 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4      ; clock1       ; clock1      ; 80.000       ; 0.002      ; 5.685      ;
; 74.316 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4      ; clock1       ; clock1      ; 80.000       ; 0.002      ; 5.685      ;
; 74.317 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]                                                            ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[0]                                                                ; clock1       ; clock1      ; 80.000       ; 0.001      ; 5.716      ;
; 74.318 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg1      ; clock1       ; clock1      ; 80.000       ; 0.002      ; 5.683      ;
; 74.318 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg1      ; clock1       ; clock1      ; 80.000       ; 0.002      ; 5.683      ;
; 74.318 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg1      ; clock1       ; clock1      ; 80.000       ; 0.002      ; 5.683      ;
; 74.318 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg1      ; clock1       ; clock1      ; 80.000       ; 0.002      ; 5.683      ;
; 74.318 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg1      ; clock1       ; clock1      ; 80.000       ; 0.002      ; 5.683      ;
; 74.319 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[14]                                                          ; MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ram_block1a10~portb_address_reg0 ; clock1       ; clock1      ; 80.000       ; 0.059      ; 5.739      ;
; 74.326 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[14]                                                          ; MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ram_block1a24~portb_address_reg0 ; clock1       ; clock1      ; 80.000       ; 0.059      ; 5.732      ;
; 74.332 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]                                                            ; MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ram_block1a8~portb_address_reg0  ; clock1       ; clock1      ; 80.000       ; 0.059      ; 5.726      ;
; 74.335 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4      ; clock1       ; clock1      ; 80.000       ; -0.002     ; 5.662      ;
; 74.335 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4      ; clock1       ; clock1      ; 80.000       ; -0.002     ; 5.662      ;
; 74.335 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4      ; clock1       ; clock1      ; 80.000       ; -0.002     ; 5.662      ;
; 74.335 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4      ; clock1       ; clock1      ; 80.000       ; -0.002     ; 5.662      ;
; 74.335 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4      ; clock1       ; clock1      ; 80.000       ; -0.002     ; 5.662      ;
; 74.343 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]                                                            ; MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ram_block1a10~portb_address_reg0 ; clock1       ; clock1      ; 80.000       ; 0.060      ; 5.716      ;
; 74.344 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.655      ;
; 74.344 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[19]                                                            ; MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ram_block1a8~portb_address_reg0  ; clock1       ; clock1      ; 80.000       ; 0.059      ; 5.714      ;
; 74.344 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.655      ;
; 74.344 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.655      ;
; 74.344 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.655      ;
; 74.344 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.655      ;
; 74.346 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg1      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.653      ;
; 74.346 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg1      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.653      ;
; 74.346 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg1      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.653      ;
; 74.346 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg1      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.653      ;
; 74.346 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg1      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.653      ;
; 74.350 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]                                                            ; MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ram_block1a24~portb_address_reg0 ; clock1       ; clock1      ; 80.000       ; 0.060      ; 5.709      ;
; 74.355 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[19]                                                            ; MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ram_block1a10~portb_address_reg0 ; clock1       ; clock1      ; 80.000       ; 0.060      ; 5.704      ;
; 74.362 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[19]                                                            ; MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ram_block1a24~portb_address_reg0 ; clock1       ; clock1      ; 80.000       ; 0.060      ; 5.697      ;
; 74.370 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg0      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.629      ;
; 74.370 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg0      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.629      ;
; 74.370 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg0      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.629      ;
; 74.370 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg0      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.629      ;
; 74.370 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg0      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.629      ;
; 74.393 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]                                                            ; MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ram_block1a10~portb_address_reg9 ; clock1       ; clock1      ; 80.000       ; 0.059      ; 5.665      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock1'                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; IF_PC_Reg:IF_PC_Reg|PC_IF[0]                                      ; IF_PC_Reg:IF_PC_Reg|PC_IF[0]                                      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[2] ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[2]  ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.388      ;
; 0.239 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[3] ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[3]  ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[0] ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[0]  ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.392      ;
; 0.244 ; IF_PC_Reg:IF_PC_Reg|PC_IF[0]                                      ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]         ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.396      ;
; 0.248 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemWrite_EX             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemWrite_MEM          ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[7]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[15]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.400      ;
; 0.298 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                      ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[0]       ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.450      ;
; 0.322 ; IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]        ; clock1       ; clock1      ; 0.000        ; -0.001     ; 0.473      ;
; 0.323 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[1] ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[1]  ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.475      ;
; 0.327 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[22]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[4]       ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[4]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemWrite_MEM          ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[0]       ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14]      ; IF_PC_Reg:IF_PC_Reg|PC_IF[16]                                     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.481      ;
; 0.333 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[0]       ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]                                      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.485      ;
; 0.334 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[0]     ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[0]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.486      ;
; 0.335 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[5]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[11]      ; clock1       ; clock1      ; 0.000        ; 0.003      ; 0.490      ;
; 0.336 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[2]       ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.488      ;
; 0.361 ; IF_PC_Reg:IF_PC_Reg|PC_IF[15]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]        ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.513      ;
; 0.375 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]         ; IF_PC_Reg:IF_PC_Reg|PC_IF[0]                                      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.527      ;
; 0.381 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[17]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[3]       ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.533      ;
; 0.382 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[71]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[30]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.534      ;
; 0.384 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[29]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[9]       ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.536      ;
; 0.384 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[63]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[26]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.536      ;
; 0.384 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[67]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[28]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.536      ;
; 0.387 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[13]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]       ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.539      ;
; 0.394 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[27]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[8]       ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.546      ;
; 0.397 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[5]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[5]       ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.549      ;
; 0.398 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[23]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[23]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.550      ;
; 0.407 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]       ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[0]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.559      ;
; 0.412 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[13]   ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[13]    ; clock1       ; clock1      ; 0.000        ; 0.001      ; 0.565      ;
; 0.413 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegWrite_EX             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|RegWrite_MEM          ; clock1       ; clock1      ; 0.000        ; -0.001     ; 0.564      ;
; 0.413 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]        ; IF_PC_Reg:IF_PC_Reg|PC_IF[28]                                     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.565      ;
; 0.417 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|RegWrite_MEM          ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|RegWrite_WB           ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.569      ;
; 0.417 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[2]     ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[2]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.569      ;
; 0.420 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[4] ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[4]  ; clock1       ; clock1      ; 0.000        ; -0.001     ; 0.571      ;
; 0.420 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[28]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.572      ;
; 0.421 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[18]   ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.573      ;
; 0.422 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[19]   ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[19]    ; clock1       ; clock1      ; 0.000        ; -0.001     ; 0.573      ;
; 0.422 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[11]   ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[11]    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.574      ;
; 0.425 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[23]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[23]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.577      ;
; 0.428 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[16]      ; clock1       ; clock1      ; 0.000        ; -0.001     ; 0.579      ;
; 0.430 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Read_Data_WB[23]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[23]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.582      ;
; 0.435 ; IF_PC_Reg:IF_PC_Reg|PC_IF[11]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]        ; clock1       ; clock1      ; 0.000        ; -0.001     ; 0.586      ;
; 0.437 ; IF_PC_Reg:IF_PC_Reg|PC_IF[21]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]        ; clock1       ; clock1      ; 0.000        ; -0.001     ; 0.588      ;
; 0.439 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[15]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[2]       ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.591      ;
; 0.441 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[3]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[7]       ; clock1       ; clock1      ; 0.000        ; 0.003      ; 0.596      ;
; 0.441 ; IF_PC_Reg:IF_PC_Reg|PC_IF[10]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]        ; clock1       ; clock1      ; 0.000        ; -0.001     ; 0.592      ;
; 0.441 ; IF_PC_Reg:IF_PC_Reg|PC_IF[14]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]        ; clock1       ; clock1      ; 0.000        ; -0.001     ; 0.592      ;
; 0.443 ; IF_PC_Reg:IF_PC_Reg|PC_IF[12]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]        ; clock1       ; clock1      ; 0.000        ; -0.001     ; 0.594      ;
; 0.443 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[9]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[9]       ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.595      ;
; 0.444 ; IF_PC_Reg:IF_PC_Reg|PC_IF[17]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[17]        ; clock1       ; clock1      ; 0.000        ; -0.001     ; 0.595      ;
; 0.444 ; IF_PC_Reg:IF_PC_Reg|PC_IF[29]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]        ; clock1       ; clock1      ; 0.000        ; -0.001     ; 0.595      ;
; 0.445 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]                                      ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]         ; clock1       ; clock1      ; 0.000        ; -0.001     ; 0.596      ;
; 0.445 ; IF_PC_Reg:IF_PC_Reg|PC_IF[22]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]        ; clock1       ; clock1      ; 0.000        ; -0.001     ; 0.596      ;
; 0.446 ; IF_PC_Reg:IF_PC_Reg|PC_IF[30]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]        ; clock1       ; clock1      ; 0.000        ; -0.001     ; 0.597      ;
; 0.447 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.599      ;
; 0.447 ; IF_PC_Reg:IF_PC_Reg|PC_IF[8]                                      ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]         ; clock1       ; clock1      ; 0.000        ; -0.001     ; 0.598      ;
; 0.447 ; IF_PC_Reg:IF_PC_Reg|PC_IF[9]                                      ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]         ; clock1       ; clock1      ; 0.000        ; -0.001     ; 0.598      ;
; 0.449 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemRead_EX              ; clock1       ; clock1      ; 0.000        ; 0.001      ; 0.602      ;
; 0.449 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[4]  ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[9]           ; clock1       ; clock1      ; 0.000        ; 0.004      ; 0.605      ;
; 0.449 ; IF_PC_Reg:IF_PC_Reg|PC_IF[13]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]        ; clock1       ; clock1      ; 0.000        ; -0.001     ; 0.600      ;
; 0.452 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]             ; clock1       ; clock1      ; 0.000        ; 0.001      ; 0.605      ;
; 0.453 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemWrite_EX             ; clock1       ; clock1      ; 0.000        ; 0.001      ; 0.606      ;
; 0.455 ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                      ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]         ; clock1       ; clock1      ; 0.000        ; -0.001     ; 0.606      ;
; 0.456 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[31]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[10]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.608      ;
; 0.457 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[11]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]       ; clock1       ; clock1      ; 0.000        ; -0.001     ; 0.608      ;
; 0.463 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[26]    ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[73]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.615      ;
; 0.464 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[14]    ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[49]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.616      ;
; 0.466 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[0]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[21]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.618      ;
; 0.467 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[19]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[4]       ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.619      ;
; 0.468 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[8]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[37]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.620      ;
; 0.469 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[12]    ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[45]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.621      ;
; 0.469 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[17]    ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[55]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.621      ;
; 0.470 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[1]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[23]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.622      ;
; 0.470 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[11]    ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[43]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.622      ;
; 0.470 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[27]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[8]       ; clock1       ; clock1      ; 0.000        ; -0.001     ; 0.621      ;
; 0.471 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[20]   ; clock1       ; clock1      ; 0.000        ; -0.003     ; 0.620      ;
; 0.473 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[25]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[7]       ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.625      ;
; 0.478 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[2] ; clock1       ; clock1      ; 0.000        ; -0.006     ; 0.624      ;
; 0.480 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[9]      ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[29]          ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.632      ;
; 0.482 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[26]     ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[63]          ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.634      ;
; 0.484 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[9]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[19]      ; clock1       ; clock1      ; 0.000        ; -0.035     ; 0.601      ;
; 0.485 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[4] ; clock1       ; clock1      ; 0.000        ; -0.007     ; 0.630      ;
; 0.498 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[45]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[17]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemRead_EX              ; clock1       ; clock1      ; 0.000        ; -0.002     ; 0.648      ;
; 0.499 ; IF_PC_Reg:IF_PC_Reg|PC_IF[15]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]        ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]             ; clock1       ; clock1      ; 0.000        ; 0.001      ; 0.652      ;
; 0.501 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[49]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[19]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.653      ;
; 0.501 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Read_Data_WB[1]       ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[23]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.653      ;
; 0.508 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[33]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[11]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.660      ;
; 0.510 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[29]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[9]       ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.662      ;
; 0.511 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[29]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[29]    ; clock1       ; clock1      ; 0.000        ; 0.003      ; 0.666      ;
; 0.512 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[4]       ; IF_PC_Reg:IF_PC_Reg|PC_IF[6]                                      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.664      ;
; 0.514 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[53]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[21]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.666      ;
; 0.516 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[16]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[16]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.668      ;
; 0.517 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[24]      ; clock1       ; clock1      ; 0.000        ; 0.002      ; 0.671      ;
; 0.517 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[21]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[5]       ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.669      ;
; 0.520 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[16]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[16]    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.672      ;
; 0.521 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[15]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[15]    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.673      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock1'                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_we_reg       ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_we_reg       ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MemWrite_MEM ; clock1     ; 4.852 ; 4.852 ; Rise       ; clock1          ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MemWrite_MEM ; clock1     ; 4.852 ; 4.852 ; Rise       ; clock1          ;
+--------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 66.025 ; 0.215 ; N/A      ; N/A     ; 37.873              ;
;  clock1          ; 66.025 ; 0.215 ; N/A      ; N/A     ; 37.873              ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clock1          ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MemWrite_MEM ; clock1     ; 8.867 ; 8.867 ; Rise       ; clock1          ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MemWrite_MEM ; clock1     ; 4.852 ; 4.852 ; Rise       ; clock1          ;
+--------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock1     ; clock1   ; 3056823  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock1     ; clock1   ; 3056823  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Fri Sep 12 22:41:50 2014
Info: Command: quartus_sta MIPS32 -c MIPS32
Info: qsta_default_script.tcl version: #4
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches.
Info (332104): Reading SDC File: 'MIPS32.sdc'
Warning (332060): Node: EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 66.025
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    66.025         0.000 clock1 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clock1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 37.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    37.873         0.000 clock1 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 66.025
    Info (332115): -to_clock [get_clocks {clock1}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 66.025 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]
    Info (332115): To Node      : EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]
    Info (332115): Launch Clock : clock1
    Info (332115): Latch Clock  : clock1
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.897      2.897  R        clock network delay
    Info (332115):      3.147      0.250     uTco  ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]
    Info (332115):      3.147      0.000 FF  CELL  ID_EX_Pipeline_Stage|Instruction_EX[20]|regout
    Info (332115):      4.800      1.653 FF    IC  Hazard_Handling_Unit|ForwardB_EX~2|dataa
    Info (332115):      5.237      0.437 FF  CELL  Hazard_Handling_Unit|ForwardB_EX~2|combout
    Info (332115):      5.502      0.265 FF    IC  Hazard_Handling_Unit|ForwardB_EX~3|dataa
    Info (332115):      5.912      0.410 FF  CELL  Hazard_Handling_Unit|ForwardB_EX~3|combout
    Info (332115):      6.182      0.270 FF    IC  EX_ALU_Mux|ALU_Data_2_EX[16]~1|datac
    Info (332115):      6.457      0.275 FR  CELL  EX_ALU_Mux|ALU_Data_2_EX[16]~1|combout
    Info (332115):      7.289      0.832 RR    IC  EX_ALU_Mux|ALU_Data_2_EX[2]~62|dataa
    Info (332115):      7.727      0.438 RR  CELL  EX_ALU_Mux|ALU_Data_2_EX[2]~62|combout
    Info (332115):      7.978      0.251 RR    IC  EX_ALU_Mux|ALU_Data_2_EX[2]~63|datad
    Info (332115):      8.128      0.150 RR  CELL  EX_ALU_Mux|ALU_Data_2_EX[2]~63|combout
    Info (332115):      9.102      0.974 RR    IC  EX_ALU|Mult0|auto_generated|mac_mult5|datab[2]
    Info (332115):     11.781      2.679 RR  CELL  EX_ALU|Mult0|auto_generated|mac_mult5|dataout[6]
    Info (332115):     11.781      0.000 RR    IC  EX_ALU|Mult0|auto_generated|mac_out6|dataa[6]
    Info (332115):     12.005      0.224 RR  CELL  EX_ALU|Mult0|auto_generated|mac_out6|dataout[6]
    Info (332115):     12.975      0.970 RR    IC  EX_ALU|Mult0|auto_generated|op_2~4|datab
    Info (332115):     13.368      0.393 RR  CELL  EX_ALU|Mult0|auto_generated|op_2~4|cout
    Info (332115):     13.368      0.000 RR    IC  EX_ALU|Mult0|auto_generated|op_2~6|cin
    Info (332115):     13.439      0.071 RF  CELL  EX_ALU|Mult0|auto_generated|op_2~6|cout
    Info (332115):     13.439      0.000 FF    IC  EX_ALU|Mult0|auto_generated|op_2~8|cin
    Info (332115):     13.510      0.071 FR  CELL  EX_ALU|Mult0|auto_generated|op_2~8|cout
    Info (332115):     13.510      0.000 RR    IC  EX_ALU|Mult0|auto_generated|op_2~10|cin
    Info (332115):     13.920      0.410 RR  CELL  EX_ALU|Mult0|auto_generated|op_2~10|combout
    Info (332115):     14.375      0.455 RR    IC  EX_ALU|Mult0|auto_generated|op_1~10|dataa
    Info (332115):     14.879      0.504 RF  CELL  EX_ALU|Mult0|auto_generated|op_1~10|cout
    Info (332115):     14.879      0.000 FF    IC  EX_ALU|Mult0|auto_generated|op_1~12|cin
    Info (332115):     14.950      0.071 FR  CELL  EX_ALU|Mult0|auto_generated|op_1~12|cout
    Info (332115):     14.950      0.000 RR    IC  EX_ALU|Mult0|auto_generated|op_1~14|cin
    Info (332115):     15.021      0.071 RF  CELL  EX_ALU|Mult0|auto_generated|op_1~14|cout
    Info (332115):     15.021      0.000 FF    IC  EX_ALU|Mult0|auto_generated|op_1~16|cin
    Info (332115):     15.092      0.071 FR  CELL  EX_ALU|Mult0|auto_generated|op_1~16|cout
    Info (332115):     15.092      0.000 RR    IC  EX_ALU|Mult0|auto_generated|op_1~18|cin
    Info (332115):     15.163      0.071 RF  CELL  EX_ALU|Mult0|auto_generated|op_1~18|cout
    Info (332115):     15.163      0.000 FF    IC  EX_ALU|Mult0|auto_generated|op_1~20|cin
    Info (332115):     15.234      0.071 FR  CELL  EX_ALU|Mult0|auto_generated|op_1~20|cout
    Info (332115):     15.234      0.000 RR    IC  EX_ALU|Mult0|auto_generated|op_1~22|cin
    Info (332115):     15.305      0.071 RF  CELL  EX_ALU|Mult0|auto_generated|op_1~22|cout
    Info (332115):     15.305      0.000 FF    IC  EX_ALU|Mult0|auto_generated|op_1~24|cin
    Info (332115):     15.376      0.071 FR  CELL  EX_ALU|Mult0|auto_generated|op_1~24|cout
    Info (332115):     15.376      0.000 RR    IC  EX_ALU|Mult0|auto_generated|op_1~26|cin
    Info (332115):     15.786      0.410 RR  CELL  EX_ALU|Mult0|auto_generated|op_1~26|combout
    Info (332115):     16.645      0.859 RR    IC  EX_ALU|Mux0~4|datad
    Info (332115):     16.795      0.150 RR  CELL  EX_ALU|Mux0~4|combout
    Info (332115):     16.795      0.000 RR    IC  EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]|datain
    Info (332115):     16.879      0.084 RR  CELL  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     80.000     80.000           latch edge time
    Info (332115):     82.868      2.868  R        clock network delay
    Info (332115):     82.904      0.036     uTsu  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]
    Info (332115): 
    Info (332115): Data Arrival Time  :    16.879
    Info (332115): Data Required Time :    82.904
    Info (332115): Slack              :    66.025 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391
    Info (332115): -to_clock [get_clocks {clock1}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.391 
    Info (332115): ===================================================================
    Info (332115): From Node    : IF_PC_Reg:IF_PC_Reg|PC_IF[0]
    Info (332115): To Node      : IF_PC_Reg:IF_PC_Reg|PC_IF[0]
    Info (332115): Launch Clock : clock1
    Info (332115): Latch Clock  : clock1
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.889      2.889  R        clock network delay
    Info (332115):      3.139      0.250     uTco  IF_PC_Reg:IF_PC_Reg|PC_IF[0]
    Info (332115):      3.139      0.000 RR  CELL  IF_PC_Reg|PC_IF[0]|regout
    Info (332115):      3.139      0.000 RR    IC  IF_PC_Mux|Next_PC_IF[0]~0|datac
    Info (332115):      3.462      0.323 RR  CELL  IF_PC_Mux|Next_PC_IF[0]~0|combout
    Info (332115):      3.462      0.000 RR    IC  IF_PC_Reg|PC_IF[0]|datain
    Info (332115):      3.546      0.084 RR  CELL  IF_PC_Reg:IF_PC_Reg|PC_IF[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.889      2.889  R        clock network delay
    Info (332115):      3.155      0.266      uTh  IF_PC_Reg:IF_PC_Reg|PC_IF[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.546
    Info (332115): Data Required Time :     3.155
    Info (332115): Slack              :     0.391 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.873
    Info (332113): Targets: [get_clocks {clock1}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 37.873 
    Info (332113): ===================================================================
    Info (332113): Node             : ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): Clock            : clock1
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           Clk
    Info (332113):      0.989      0.989 RR  CELL  Clk|combout
    Info (332113):      1.103      0.114 RR    IC  Clk~clkctrl|inclk[0]
    Info (332113):      1.103      0.000 RR  CELL  Clk~clkctrl|outclk
    Info (332113):      2.287      1.184 RR    IC  ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):      2.948      0.661 RR  CELL  ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     40.000     40.000           launch edge time
    Info (332113):     40.000      0.000           source latency
    Info (332113):     40.000      0.000           Clk
    Info (332113):     40.989      0.989 FF  CELL  Clk|combout
    Info (332113):     41.103      0.114 FF    IC  Clk~clkctrl|inclk[0]
    Info (332113):     41.103      0.000 FF  CELL  Clk~clkctrl|outclk
    Info (332113):     42.287      1.184 FF    IC  ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):     42.948      0.661 FF  CELL  ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.127
    Info (332113): Actual Width     :    40.000
    Info (332113): Slack            :    37.873
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Fast Model
Warning (332060): Node: EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 74.056
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    74.056         0.000 clock1 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 37.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    37.873         0.000 clock1 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 74.056
    Info (332115): -to_clock [get_clocks {clock1}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 74.056 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg0
    Info (332115): To Node      : ID_Registers:ID_Registers|Register_File_rtl_0_bypass[8]
    Info (332115): Launch Clock : clock1
    Info (332115): Latch Clock  : clock1
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.868      1.868  R        clock network delay
    Info (332115):      1.990      0.122     uTco  ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg0
    Info (332115):      3.904      1.914 RR  CELL  ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0|portbdataout[19]
    Info (332115):      4.700      0.796 RR    IC  ID_Registers|Read_Data_2_ID[19]~38|datad
    Info (332115):      4.759      0.059 RR  CELL  ID_Registers|Read_Data_2_ID[19]~38|combout
    Info (332115):      4.866      0.107 RR    IC  ID_Registers|Read_Data_2_ID[19]~39|datab
    Info (332115):      5.046      0.180 RR  CELL  ID_Registers|Read_Data_2_ID[19]~39|combout
    Info (332115):      5.602      0.556 RR    IC  ID_Read_data_Mux|Equal0~15|datab
    Info (332115):      5.777      0.175 RR  CELL  ID_Read_data_Mux|Equal0~15|combout
    Info (332115):      5.892      0.115 RR    IC  MEM_Branch_AND|PCSrc_MEM~6|datad
    Info (332115):      5.951      0.059 RF  CELL  MEM_Branch_AND|PCSrc_MEM~6|combout
    Info (332115):      6.060      0.109 FF    IC  MEM_Branch_AND|PCSrc_MEM~10|datab
    Info (332115):      6.240      0.180 FF  CELL  MEM_Branch_AND|PCSrc_MEM~10|combout
    Info (332115):      6.419      0.179 FF    IC  MEM_Branch_AND|PCSrc_MEM|datad
    Info (332115):      6.478      0.059 FF  CELL  MEM_Branch_AND|PCSrc_MEM|combout
    Info (332115):      6.583      0.105 FF    IC  IF_Instruction_Memory|Instruction_IF[22]~25|datad
    Info (332115):      6.642      0.059 FR  CELL  IF_Instruction_Memory|Instruction_IF[22]~25|combout
    Info (332115):      7.213      0.571 RR    IC  IF_Instruction_Memory|Instruction_IF[24]~29|datad
    Info (332115):      7.272      0.059 RR  CELL  IF_Instruction_Memory|Instruction_IF[24]~29|combout
    Info (332115):      7.599      0.327 RR    IC  ID_Registers|Register_File_rtl_0_bypass[8]|sdata
    Info (332115):      7.784      0.185 RR  CELL  ID_Registers:ID_Registers|Register_File_rtl_0_bypass[8]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     80.000     80.000           latch edge time
    Info (332115):     81.808      1.808  R        clock network delay
    Info (332115):     81.840      0.032     uTsu  ID_Registers:ID_Registers|Register_File_rtl_0_bypass[8]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.784
    Info (332115): Data Required Time :    81.840
    Info (332115): Slack              :    74.056 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215
    Info (332115): -to_clock [get_clocks {clock1}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.215 
    Info (332115): ===================================================================
    Info (332115): From Node    : IF_PC_Reg:IF_PC_Reg|PC_IF[0]
    Info (332115): To Node      : IF_PC_Reg:IF_PC_Reg|PC_IF[0]
    Info (332115): Launch Clock : clock1
    Info (332115): Latch Clock  : clock1
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.805      1.805  R        clock network delay
    Info (332115):      1.946      0.141     uTco  IF_PC_Reg:IF_PC_Reg|PC_IF[0]
    Info (332115):      1.946      0.000 RR  CELL  IF_PC_Reg|PC_IF[0]|regout
    Info (332115):      1.946      0.000 RR    IC  IF_PC_Mux|Next_PC_IF[0]~0|datac
    Info (332115):      2.130      0.184 RR  CELL  IF_PC_Mux|Next_PC_IF[0]~0|combout
    Info (332115):      2.130      0.000 RR    IC  IF_PC_Reg|PC_IF[0]|datain
    Info (332115):      2.172      0.042 RR  CELL  IF_PC_Reg:IF_PC_Reg|PC_IF[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.805      1.805  R        clock network delay
    Info (332115):      1.957      0.152      uTh  IF_PC_Reg:IF_PC_Reg|PC_IF[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.172
    Info (332115): Data Required Time :     1.957
    Info (332115): Slack              :     0.215 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.873
    Info (332113): Targets: [get_clocks {clock1}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 37.873 
    Info (332113): ===================================================================
    Info (332113): Node             : ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): Clock            : clock1
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           Clk
    Info (332113):      0.571      0.571 RR  CELL  Clk|combout
    Info (332113):      0.640      0.069 RR    IC  Clk~clkctrl|inclk[0]
    Info (332113):      0.640      0.000 RR  CELL  Clk~clkctrl|outclk
    Info (332113):      1.439      0.799 RR    IC  ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):      1.866      0.427 RR  CELL  ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     40.000     40.000           launch edge time
    Info (332113):     40.000      0.000           source latency
    Info (332113):     40.000      0.000           Clk
    Info (332113):     40.571      0.571 FF  CELL  Clk|combout
    Info (332113):     40.640      0.069 FF    IC  Clk~clkctrl|inclk[0]
    Info (332113):     40.640      0.000 FF  CELL  Clk~clkctrl|outclk
    Info (332113):     41.439      0.799 FF    IC  ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):     41.866      0.427 FF  CELL  ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.127
    Info (332113): Actual Width     :    40.000
    Info (332113): Slack            :    37.873
    Info (332113): ===================================================================
    Info (332113): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 409 megabytes
    Info: Processing ended: Fri Sep 12 22:41:52 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


