Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sun Jun 10 22:13:46 2018
| Host         : mtlcad running 64-bit Red Hat Enterprise Linux Server release 6.9 (Santiago)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2364 register/latch pins with no clock driven by root clock pin: clock_divider_inst/clk_track_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8855 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 9 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.792        0.000                      0                    9        0.152        0.000                      0                    9        2.100        0.000                       0                    10  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_n  {0.000 2.500}        5.000           200.000         
clk_p  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_n               3.537        0.000                      0                    9        0.152        0.000                      0                    9        2.100        0.000                       0                    10  
clk_p               3.537        0.000                      0                    9        0.152        0.000                      0                    9        2.100        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_p         clk_n               0.792        0.000                      0                    9        2.422        0.000                      0                    9  
clk_n         clk_p               0.792        0.000                      0                    9        2.422        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_n
  To Clock:  clk_n

Setup :            0  Failing Endpoints,  Worst Slack        3.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_n rise@5.000ns - clk_n rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.314ns (21.303%)  route 1.160ns (78.697%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 8.743 - 5.000 ) 
    Source Clock Delay      (SCD):    4.127ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     4.127    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.228     4.355 r  clock_divider_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.678     5.032    clock_divider_inst/count[0]
    SLICE_X111Y201       LUT5 (Prop_lut5_I1_O)        0.043     5.075 f  clock_divider_inst/count[7]_i_2/O
                         net (fo=3, routed)           0.482     5.558    clock_divider_inst/count[7]_i_2_n_0
    SLICE_X110Y201       LUT5 (Prop_lut5_I2_O)        0.043     5.601 r  clock_divider_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000     5.601    clock_divider_inst/count[5]_i_1_n_0
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      5.000     5.000 r  
    E18                                               0.000     5.000 r  clk_n (IN)
                         net (fo=0)                   0.000     5.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     5.851 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     8.743    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.363     9.106    
                         clock uncertainty           -0.035     9.070    
    SLICE_X110Y201       FDRE (Setup_fdre_C_D)        0.067     9.137    clock_divider_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                          -5.601    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.555ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_n rise@5.000ns - clk_n rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.318ns (21.516%)  route 1.160ns (78.484%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 8.743 - 5.000 ) 
    Source Clock Delay      (SCD):    4.127ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     4.127    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.228     4.355 r  clock_divider_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.678     5.032    clock_divider_inst/count[0]
    SLICE_X111Y201       LUT5 (Prop_lut5_I1_O)        0.043     5.075 f  clock_divider_inst/count[7]_i_2/O
                         net (fo=3, routed)           0.482     5.558    clock_divider_inst/count[7]_i_2_n_0
    SLICE_X110Y201       LUT4 (Prop_lut4_I1_O)        0.047     5.605 r  clock_divider_inst/count[6]_i_1/O
                         net (fo=1, routed)           0.000     5.605    clock_divider_inst/count[6]_i_1_n_0
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      5.000     5.000 r  
    E18                                               0.000     5.000 r  clk_n (IN)
                         net (fo=0)                   0.000     5.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     5.851 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     8.743    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.363     9.106    
                         clock uncertainty           -0.035     9.070    
    SLICE_X110Y201       FDRE (Setup_fdre_C_D)        0.089     9.159    clock_divider_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.159    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                  3.555    

Slack (MET) :             3.686ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_n rise@5.000ns - clk_n rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.278ns (23.649%)  route 0.898ns (76.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 8.743 - 5.000 ) 
    Source Clock Delay      (SCD):    4.127ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     4.127    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.228     4.355 r  clock_divider_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.678     5.032    clock_divider_inst/count[0]
    SLICE_X111Y201       LUT5 (Prop_lut5_I2_O)        0.050     5.082 r  clock_divider_inst/count[4]_i_1/O
                         net (fo=1, routed)           0.220     5.302    clock_divider_inst/count[4]_i_1_n_0
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      5.000     5.000 r  
    E18                                               0.000     5.000 r  clk_n (IN)
                         net (fo=0)                   0.000     5.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     5.851 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     8.743    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.363     9.106    
                         clock uncertainty           -0.035     9.070    
    SLICE_X110Y201       FDRE (Setup_fdre_C_D)       -0.082     8.988    clock_divider_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.988    
                         arrival time                          -5.302    
  -------------------------------------------------------------------
                         slack                                  3.686    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_n rise@5.000ns - clk_n rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.314ns (25.241%)  route 0.930ns (74.759%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 8.743 - 5.000 ) 
    Source Clock Delay      (SCD):    4.127ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     4.127    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.228     4.355 f  clock_divider_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.678     5.032    clock_divider_inst/count[0]
    SLICE_X111Y201       LUT5 (Prop_lut5_I1_O)        0.043     5.075 r  clock_divider_inst/count[7]_i_2/O
                         net (fo=3, routed)           0.252     5.328    clock_divider_inst/count[7]_i_2_n_0
    SLICE_X110Y201       LUT4 (Prop_lut4_I2_O)        0.043     5.371 r  clock_divider_inst/count[7]_i_1/O
                         net (fo=1, routed)           0.000     5.371    clock_divider_inst/count[7]_i_1_n_0
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      5.000     5.000 r  
    E18                                               0.000     5.000 r  clk_n (IN)
                         net (fo=0)                   0.000     5.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     5.851 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     8.743    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.363     9.106    
                         clock uncertainty           -0.035     9.070    
    SLICE_X110Y201       FDRE (Setup_fdre_C_D)        0.068     9.138    clock_divider_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.138    
                         arrival time                          -5.371    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/clk_track_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_n rise@5.000ns - clk_n rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.349ns (29.919%)  route 0.818ns (70.082%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 8.743 - 5.000 ) 
    Source Clock Delay      (SCD):    4.127ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     4.127    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y201       FDRE (Prop_fdre_C_Q)         0.263     4.390 r  clock_divider_inst/count_reg[7]/Q
                         net (fo=3, routed)           0.502     4.891    clock_divider_inst/count[7]
    SLICE_X110Y201       LUT5 (Prop_lut5_I4_O)        0.043     4.934 r  clock_divider_inst/count[2]_i_2/O
                         net (fo=2, routed)           0.316     5.250    clock_divider_inst/count[2]_i_2_n_0
    SLICE_X111Y201       LUT5 (Prop_lut5_I0_O)        0.043     5.293 r  clock_divider_inst/clk_track_i_1/O
                         net (fo=1, routed)           0.000     5.293    clock_divider_inst/clk_track_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/clk_track_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      5.000     5.000 r  
    E18                                               0.000     5.000 r  clk_n (IN)
                         net (fo=0)                   0.000     5.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     5.851 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     8.743    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/clk_track_reg/C  (IS_INVERTED)
                         clock pessimism              0.363     9.106    
                         clock uncertainty           -0.035     9.070    
    SLICE_X111Y201       FDRE (Setup_fdre_C_D)        0.038     9.108    clock_divider_inst/clk_track_reg
  -------------------------------------------------------------------
                         required time                          9.108    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.830ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_n rise@5.000ns - clk_n rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.358ns (30.455%)  route 0.818ns (69.545%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 8.743 - 5.000 ) 
    Source Clock Delay      (SCD):    4.127ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     4.127    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y201       FDRE (Prop_fdre_C_Q)         0.263     4.390 r  clock_divider_inst/count_reg[7]/Q
                         net (fo=3, routed)           0.502     4.891    clock_divider_inst/count[7]
    SLICE_X110Y201       LUT5 (Prop_lut5_I4_O)        0.043     4.934 r  clock_divider_inst/count[2]_i_2/O
                         net (fo=2, routed)           0.316     5.250    clock_divider_inst/count[2]_i_2_n_0
    SLICE_X111Y201       LUT4 (Prop_lut4_I3_O)        0.052     5.302 r  clock_divider_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000     5.302    clock_divider_inst/count[2]_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      5.000     5.000 r  
    E18                                               0.000     5.000 r  clk_n (IN)
                         net (fo=0)                   0.000     5.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     5.851 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     8.743    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.363     9.106    
                         clock uncertainty           -0.035     9.070    
    SLICE_X111Y201       FDRE (Setup_fdre_C_D)        0.062     9.132    clock_divider_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.132    
                         arrival time                          -5.302    
  -------------------------------------------------------------------
                         slack                                  3.830    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_n rise@5.000ns - clk_n rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.271ns (32.551%)  route 0.562ns (67.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 8.743 - 5.000 ) 
    Source Clock Delay      (SCD):    4.127ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     4.127    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.228     4.355 r  clock_divider_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.562     4.916    clock_divider_inst/count[0]
    SLICE_X111Y201       LUT2 (Prop_lut2_I1_O)        0.043     4.959 r  clock_divider_inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000     4.959    clock_divider_inst/count[1]_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      5.000     5.000 r  
    E18                                               0.000     5.000 r  clk_n (IN)
                         net (fo=0)                   0.000     5.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     5.851 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     8.743    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.384     9.127    
                         clock uncertainty           -0.035     9.091    
    SLICE_X111Y201       FDRE (Setup_fdre_C_D)        0.037     9.128    clock_divider_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.128    
                         arrival time                          -4.959    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.182ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_n rise@5.000ns - clk_n rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.283ns (33.509%)  route 0.562ns (66.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 8.743 - 5.000 ) 
    Source Clock Delay      (SCD):    4.127ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     4.127    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.228     4.355 r  clock_divider_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.562     4.916    clock_divider_inst/count[0]
    SLICE_X111Y201       LUT4 (Prop_lut4_I1_O)        0.055     4.971 r  clock_divider_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000     4.971    clock_divider_inst/count[3]_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      5.000     5.000 r  
    E18                                               0.000     5.000 r  clk_n (IN)
                         net (fo=0)                   0.000     5.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     5.851 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     8.743    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.384     9.127    
                         clock uncertainty           -0.035     9.091    
    SLICE_X111Y201       FDRE (Setup_fdre_C_D)        0.062     9.153    clock_divider_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -4.971    
  -------------------------------------------------------------------
                         slack                                  4.182    

Slack (MET) :             4.448ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_n rise@5.000ns - clk_n rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.271ns (48.875%)  route 0.283ns (51.125%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 8.743 - 5.000 ) 
    Source Clock Delay      (SCD):    4.127ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     4.127    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.228     4.355 f  clock_divider_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.283     4.638    clock_divider_inst/count[0]
    SLICE_X111Y201       LUT1 (Prop_lut1_I0_O)        0.043     4.681 r  clock_divider_inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.681    clock_divider_inst/count[0]_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      5.000     5.000 r  
    E18                                               0.000     5.000 r  clk_n (IN)
                         net (fo=0)                   0.000     5.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     5.851 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     8.743    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.384     9.127    
                         clock uncertainty           -0.035     9.091    
    SLICE_X111Y201       FDRE (Setup_fdre_C_D)        0.038     9.129    clock_divider_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.129    
                         arrival time                          -4.681    
  -------------------------------------------------------------------
                         slack                                  4.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clock_divider_inst/count_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_n rise@0.000ns - clk_n rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.176ns (71.939%)  route 0.069ns (28.061%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     0.436 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.526     1.900    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y201       FDRE (Prop_fdre_C_Q)         0.112     2.012 r  clock_divider_inst/count_reg[6]/Q
                         net (fo=4, routed)           0.069     2.081    clock_divider_inst/count[6]
    SLICE_X110Y201       LUT4 (Prop_lut4_I1_O)        0.064     2.145 r  clock_divider_inst/count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.145    clock_divider_inst/count[7]_i_1_n_0
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     0.518 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.731     2.260    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.360     1.900    
    SLICE_X110Y201       FDRE (Hold_fdre_C_D)         0.093     1.993    clock_divider_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 clock_divider_inst/count_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_n rise@0.000ns - clk_n rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.150ns (49.074%)  route 0.156ns (50.926%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     0.436 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.526     1.900    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y201       FDRE (Prop_fdre_C_Q)         0.123     2.023 r  clock_divider_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.156     2.179    clock_divider_inst/count[5]
    SLICE_X110Y201       LUT4 (Prop_lut4_I0_O)        0.027     2.206 r  clock_divider_inst/count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.206    clock_divider_inst/count[6]_i_1_n_0
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     0.518 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.731     2.260    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.360     1.900    
    SLICE_X110Y201       FDRE (Hold_fdre_C_D)         0.102     2.002    clock_divider_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 clock_divider_inst/clk_track_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/clk_track_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_n rise@0.000ns - clk_n rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.135ns (49.688%)  route 0.137ns (50.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     0.436 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.526     1.900    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/clk_track_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.107     2.007 r  clock_divider_inst/clk_track_reg/Q
                         net (fo=2, routed)           0.137     2.144    clock_divider_inst/clk_out
    SLICE_X111Y201       LUT5 (Prop_lut5_I4_O)        0.028     2.172 r  clock_divider_inst/clk_track_i_1/O
                         net (fo=1, routed)           0.000     2.172    clock_divider_inst/clk_track_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/clk_track_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     0.518 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.731     2.260    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/clk_track_reg/C  (IS_INVERTED)
                         clock pessimism             -0.360     1.900    
    SLICE_X111Y201       FDRE (Hold_fdre_C_D)         0.068     1.968    clock_divider_inst/clk_track_reg
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 clock_divider_inst/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_n rise@0.000ns - clk_n rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.135ns (47.961%)  route 0.146ns (52.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     0.436 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.526     1.900    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.107     2.007 f  clock_divider_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.146     2.154    clock_divider_inst/count[0]
    SLICE_X111Y201       LUT1 (Prop_lut1_I0_O)        0.028     2.182 r  clock_divider_inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.182    clock_divider_inst/count[0]_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     0.518 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.731     2.260    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.360     1.900    
    SLICE_X111Y201       FDRE (Hold_fdre_C_D)         0.069     1.969    clock_divider_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 clock_divider_inst/count_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_n rise@0.000ns - clk_n rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.151ns (49.240%)  route 0.156ns (50.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     0.436 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.526     1.900    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y201       FDRE (Prop_fdre_C_Q)         0.123     2.023 r  clock_divider_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.156     2.179    clock_divider_inst/count[5]
    SLICE_X110Y201       LUT5 (Prop_lut5_I3_O)        0.028     2.207 r  clock_divider_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.207    clock_divider_inst/count[5]_i_1_n_0
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     0.518 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.731     2.260    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.360     1.900    
    SLICE_X110Y201       FDRE (Hold_fdre_C_D)         0.093     1.993    clock_divider_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 clock_divider_inst/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_n rise@0.000ns - clk_n rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.140ns (47.129%)  route 0.157ns (52.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     0.436 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.526     1.900    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.107     2.007 r  clock_divider_inst/count_reg[1]/Q
                         net (fo=7, routed)           0.157     2.164    clock_divider_inst/count[1]
    SLICE_X111Y201       LUT4 (Prop_lut4_I2_O)        0.033     2.197 r  clock_divider_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.197    clock_divider_inst/count[3]_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     0.518 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.731     2.260    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.360     1.900    
    SLICE_X111Y201       FDRE (Hold_fdre_C_D)         0.083     1.983    clock_divider_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 clock_divider_inst/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_n rise@0.000ns - clk_n rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.135ns (46.224%)  route 0.157ns (53.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     0.436 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.526     1.900    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.107     2.007 r  clock_divider_inst/count_reg[1]/Q
                         net (fo=7, routed)           0.157     2.164    clock_divider_inst/count[1]
    SLICE_X111Y201       LUT2 (Prop_lut2_I0_O)        0.028     2.192 r  clock_divider_inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.192    clock_divider_inst/count[1]_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     0.518 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.731     2.260    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.360     1.900    
    SLICE_X111Y201       FDRE (Hold_fdre_C_D)         0.068     1.968    clock_divider_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 clock_divider_inst/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_n rise@0.000ns - clk_n rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.166ns (50.685%)  route 0.162ns (49.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     0.436 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.526     1.900    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.098     1.998 r  clock_divider_inst/count_reg[2]/Q
                         net (fo=7, routed)           0.162     2.160    clock_divider_inst/count[2]
    SLICE_X111Y201       LUT4 (Prop_lut4_I2_O)        0.068     2.228 r  clock_divider_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.228    clock_divider_inst/count[2]_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     0.518 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.731     2.260    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.360     1.900    
    SLICE_X111Y201       FDRE (Hold_fdre_C_D)         0.083     1.983    clock_divider_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 clock_divider_inst/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_n rise@0.000ns - clk_n rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.170%)  route 0.207ns (55.830%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     0.436 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.526     1.900    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.098     1.998 r  clock_divider_inst/count_reg[3]/Q
                         net (fo=5, routed)           0.101     2.099    clock_divider_inst/count[3]
    SLICE_X111Y201       LUT5 (Prop_lut5_I0_O)        0.066     2.165 r  clock_divider_inst/count[4]_i_1/O
                         net (fo=1, routed)           0.106     2.271    clock_divider_inst/count[4]_i_1_n_0
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     0.518 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.731     2.260    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.349     1.911    
    SLICE_X110Y201       FDRE (Hold_fdre_C_D)         0.004     1.915    clock_divider_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.356    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_n
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_n }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.409         5.000       3.592      BUFGCTRL_X0Y16  clk_in_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X111Y201  clock_divider_inst/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X111Y201  clock_divider_inst/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X110Y201  clock_divider_inst/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X110Y201  clock_divider_inst/count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X111Y201  clock_divider_inst/clk_track_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X111Y201  clock_divider_inst/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X111Y201  clock_divider_inst/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X110Y201  clock_divider_inst/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X110Y201  clock_divider_inst/count_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X111Y201  clock_divider_inst/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X111Y201  clock_divider_inst/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X110Y201  clock_divider_inst/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X110Y201  clock_divider_inst/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X111Y201  clock_divider_inst/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X111Y201  clock_divider_inst/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X110Y201  clock_divider_inst/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X110Y201  clock_divider_inst/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X111Y201  clock_divider_inst/clk_track_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X111Y201  clock_divider_inst/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X111Y201  clock_divider_inst/clk_track_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X111Y201  clock_divider_inst/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X111Y201  clock_divider_inst/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X111Y201  clock_divider_inst/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X111Y201  clock_divider_inst/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X110Y201  clock_divider_inst/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X110Y201  clock_divider_inst/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X110Y201  clock_divider_inst/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X110Y201  clock_divider_inst/count_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X111Y201  clock_divider_inst/clk_track_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :            0  Failing Endpoints,  Worst Slack        3.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p fall@7.500ns - clk_p fall@2.500ns)
  Data Path Delay:        1.474ns  (logic 0.314ns (21.303%)  route 1.160ns (78.697%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 11.243 - 7.500 ) 
    Source Clock Delay      (SCD):    4.127ns = ( 6.627 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     6.627    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.228     6.855 r  clock_divider_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.678     7.532    clock_divider_inst/count[0]
    SLICE_X111Y201       LUT5 (Prop_lut5_I1_O)        0.043     7.575 f  clock_divider_inst/count[7]_i_2/O
                         net (fo=3, routed)           0.482     8.058    clock_divider_inst/count[7]_i_2_n_0
    SLICE_X110Y201       LUT5 (Prop_lut5_I2_O)        0.043     8.101 r  clock_divider_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000     8.101    clock_divider_inst/count[5]_i_1_n_0
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      7.500     7.500 f  
    E19                                               0.000     7.500 f  clk_p (IN)
                         net (fo=0)                   0.000     7.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.351 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075    11.243    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.363    11.606    
                         clock uncertainty           -0.035    11.570    
    SLICE_X110Y201       FDRE (Setup_fdre_C_D)        0.067    11.637    clock_divider_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         11.637    
                         arrival time                          -8.101    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.555ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p fall@7.500ns - clk_p fall@2.500ns)
  Data Path Delay:        1.478ns  (logic 0.318ns (21.516%)  route 1.160ns (78.484%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 11.243 - 7.500 ) 
    Source Clock Delay      (SCD):    4.127ns = ( 6.627 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     6.627    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.228     6.855 r  clock_divider_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.678     7.532    clock_divider_inst/count[0]
    SLICE_X111Y201       LUT5 (Prop_lut5_I1_O)        0.043     7.575 f  clock_divider_inst/count[7]_i_2/O
                         net (fo=3, routed)           0.482     8.058    clock_divider_inst/count[7]_i_2_n_0
    SLICE_X110Y201       LUT4 (Prop_lut4_I1_O)        0.047     8.105 r  clock_divider_inst/count[6]_i_1/O
                         net (fo=1, routed)           0.000     8.105    clock_divider_inst/count[6]_i_1_n_0
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      7.500     7.500 f  
    E19                                               0.000     7.500 f  clk_p (IN)
                         net (fo=0)                   0.000     7.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.351 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075    11.243    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.363    11.606    
                         clock uncertainty           -0.035    11.570    
    SLICE_X110Y201       FDRE (Setup_fdre_C_D)        0.089    11.659    clock_divider_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                         11.659    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                  3.555    

Slack (MET) :             3.686ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p fall@7.500ns - clk_p fall@2.500ns)
  Data Path Delay:        1.176ns  (logic 0.278ns (23.649%)  route 0.898ns (76.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 11.243 - 7.500 ) 
    Source Clock Delay      (SCD):    4.127ns = ( 6.627 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     6.627    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.228     6.855 r  clock_divider_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.678     7.532    clock_divider_inst/count[0]
    SLICE_X111Y201       LUT5 (Prop_lut5_I2_O)        0.050     7.582 r  clock_divider_inst/count[4]_i_1/O
                         net (fo=1, routed)           0.220     7.802    clock_divider_inst/count[4]_i_1_n_0
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      7.500     7.500 f  
    E19                                               0.000     7.500 f  clk_p (IN)
                         net (fo=0)                   0.000     7.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.351 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075    11.243    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.363    11.606    
                         clock uncertainty           -0.035    11.570    
    SLICE_X110Y201       FDRE (Setup_fdre_C_D)       -0.082    11.488    clock_divider_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.488    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                  3.686    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p fall@7.500ns - clk_p fall@2.500ns)
  Data Path Delay:        1.244ns  (logic 0.314ns (25.241%)  route 0.930ns (74.759%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 11.243 - 7.500 ) 
    Source Clock Delay      (SCD):    4.127ns = ( 6.627 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     6.627    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.228     6.855 f  clock_divider_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.678     7.532    clock_divider_inst/count[0]
    SLICE_X111Y201       LUT5 (Prop_lut5_I1_O)        0.043     7.575 r  clock_divider_inst/count[7]_i_2/O
                         net (fo=3, routed)           0.252     7.828    clock_divider_inst/count[7]_i_2_n_0
    SLICE_X110Y201       LUT4 (Prop_lut4_I2_O)        0.043     7.871 r  clock_divider_inst/count[7]_i_1/O
                         net (fo=1, routed)           0.000     7.871    clock_divider_inst/count[7]_i_1_n_0
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      7.500     7.500 f  
    E19                                               0.000     7.500 f  clk_p (IN)
                         net (fo=0)                   0.000     7.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.351 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075    11.243    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.363    11.606    
                         clock uncertainty           -0.035    11.570    
    SLICE_X110Y201       FDRE (Setup_fdre_C_D)        0.068    11.638    clock_divider_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         11.638    
                         arrival time                          -7.871    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/clk_track_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p fall@7.500ns - clk_p fall@2.500ns)
  Data Path Delay:        1.167ns  (logic 0.349ns (29.918%)  route 0.818ns (70.081%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 11.243 - 7.500 ) 
    Source Clock Delay      (SCD):    4.127ns = ( 6.627 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     6.627    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y201       FDRE (Prop_fdre_C_Q)         0.263     6.890 r  clock_divider_inst/count_reg[7]/Q
                         net (fo=3, routed)           0.502     7.391    clock_divider_inst/count[7]
    SLICE_X110Y201       LUT5 (Prop_lut5_I4_O)        0.043     7.434 r  clock_divider_inst/count[2]_i_2/O
                         net (fo=2, routed)           0.316     7.750    clock_divider_inst/count[2]_i_2_n_0
    SLICE_X111Y201       LUT5 (Prop_lut5_I0_O)        0.043     7.793 r  clock_divider_inst/clk_track_i_1/O
                         net (fo=1, routed)           0.000     7.793    clock_divider_inst/clk_track_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/clk_track_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      7.500     7.500 f  
    E19                                               0.000     7.500 f  clk_p (IN)
                         net (fo=0)                   0.000     7.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.351 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075    11.243    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/clk_track_reg/C  (IS_INVERTED)
                         clock pessimism              0.363    11.606    
                         clock uncertainty           -0.035    11.570    
    SLICE_X111Y201       FDRE (Setup_fdre_C_D)        0.038    11.608    clock_divider_inst/clk_track_reg
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                          -7.793    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.830ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p fall@7.500ns - clk_p fall@2.500ns)
  Data Path Delay:        1.176ns  (logic 0.358ns (30.455%)  route 0.818ns (69.545%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 11.243 - 7.500 ) 
    Source Clock Delay      (SCD):    4.127ns = ( 6.627 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     6.627    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y201       FDRE (Prop_fdre_C_Q)         0.263     6.890 r  clock_divider_inst/count_reg[7]/Q
                         net (fo=3, routed)           0.502     7.391    clock_divider_inst/count[7]
    SLICE_X110Y201       LUT5 (Prop_lut5_I4_O)        0.043     7.434 r  clock_divider_inst/count[2]_i_2/O
                         net (fo=2, routed)           0.316     7.750    clock_divider_inst/count[2]_i_2_n_0
    SLICE_X111Y201       LUT4 (Prop_lut4_I3_O)        0.052     7.802 r  clock_divider_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000     7.802    clock_divider_inst/count[2]_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      7.500     7.500 f  
    E19                                               0.000     7.500 f  clk_p (IN)
                         net (fo=0)                   0.000     7.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.351 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075    11.243    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.363    11.606    
                         clock uncertainty           -0.035    11.570    
    SLICE_X111Y201       FDRE (Setup_fdre_C_D)        0.062    11.632    clock_divider_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.632    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                  3.830    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p fall@7.500ns - clk_p fall@2.500ns)
  Data Path Delay:        0.833ns  (logic 0.271ns (32.551%)  route 0.562ns (67.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 11.243 - 7.500 ) 
    Source Clock Delay      (SCD):    4.127ns = ( 6.627 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     6.627    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.228     6.855 r  clock_divider_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.562     7.416    clock_divider_inst/count[0]
    SLICE_X111Y201       LUT2 (Prop_lut2_I1_O)        0.043     7.459 r  clock_divider_inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000     7.459    clock_divider_inst/count[1]_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      7.500     7.500 f  
    E19                                               0.000     7.500 f  clk_p (IN)
                         net (fo=0)                   0.000     7.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.351 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075    11.243    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.384    11.627    
                         clock uncertainty           -0.035    11.591    
    SLICE_X111Y201       FDRE (Setup_fdre_C_D)        0.037    11.628    clock_divider_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.628    
                         arrival time                          -7.459    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.182ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p fall@7.500ns - clk_p fall@2.500ns)
  Data Path Delay:        0.845ns  (logic 0.283ns (33.509%)  route 0.562ns (66.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 11.243 - 7.500 ) 
    Source Clock Delay      (SCD):    4.127ns = ( 6.627 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     6.627    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.228     6.855 r  clock_divider_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.562     7.416    clock_divider_inst/count[0]
    SLICE_X111Y201       LUT4 (Prop_lut4_I1_O)        0.055     7.471 r  clock_divider_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000     7.471    clock_divider_inst/count[3]_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      7.500     7.500 f  
    E19                                               0.000     7.500 f  clk_p (IN)
                         net (fo=0)                   0.000     7.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.351 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075    11.243    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.384    11.627    
                         clock uncertainty           -0.035    11.591    
    SLICE_X111Y201       FDRE (Setup_fdre_C_D)        0.062    11.653    clock_divider_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.653    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                  4.182    

Slack (MET) :             4.448ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p fall@7.500ns - clk_p fall@2.500ns)
  Data Path Delay:        0.554ns  (logic 0.271ns (48.875%)  route 0.283ns (51.125%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 11.243 - 7.500 ) 
    Source Clock Delay      (SCD):    4.127ns = ( 6.627 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     6.627    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.228     6.855 f  clock_divider_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.283     7.138    clock_divider_inst/count[0]
    SLICE_X111Y201       LUT1 (Prop_lut1_I0_O)        0.043     7.181 r  clock_divider_inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     7.181    clock_divider_inst/count[0]_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      7.500     7.500 f  
    E19                                               0.000     7.500 f  clk_p (IN)
                         net (fo=0)                   0.000     7.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.351 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075    11.243    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.384    11.627    
                         clock uncertainty           -0.035    11.591    
    SLICE_X111Y201       FDRE (Setup_fdre_C_D)        0.038    11.629    clock_divider_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.629    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                  4.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clock_divider_inst/count_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p fall@2.500ns - clk_p fall@2.500ns)
  Data Path Delay:        0.245ns  (logic 0.176ns (71.939%)  route 0.069ns (28.061%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns = ( 4.760 - 2.500 ) 
    Source Clock Delay      (SCD):    1.900ns = ( 4.400 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     2.936 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.526     4.400    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y201       FDRE (Prop_fdre_C_Q)         0.112     4.512 r  clock_divider_inst/count_reg[6]/Q
                         net (fo=4, routed)           0.069     4.581    clock_divider_inst/count[6]
    SLICE_X110Y201       LUT4 (Prop_lut4_I1_O)        0.064     4.645 r  clock_divider_inst/count[7]_i_1/O
                         net (fo=1, routed)           0.000     4.645    clock_divider_inst/count[7]_i_1_n_0
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.731     4.760    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.360     4.400    
    SLICE_X110Y201       FDRE (Hold_fdre_C_D)         0.093     4.493    clock_divider_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.493    
                         arrival time                           4.645    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 clock_divider_inst/count_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p fall@2.500ns - clk_p fall@2.500ns)
  Data Path Delay:        0.306ns  (logic 0.150ns (49.074%)  route 0.156ns (50.926%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns = ( 4.760 - 2.500 ) 
    Source Clock Delay      (SCD):    1.900ns = ( 4.400 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     2.936 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.526     4.400    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y201       FDRE (Prop_fdre_C_Q)         0.123     4.523 r  clock_divider_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.156     4.679    clock_divider_inst/count[5]
    SLICE_X110Y201       LUT4 (Prop_lut4_I0_O)        0.027     4.706 r  clock_divider_inst/count[6]_i_1/O
                         net (fo=1, routed)           0.000     4.706    clock_divider_inst/count[6]_i_1_n_0
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.731     4.760    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.360     4.400    
    SLICE_X110Y201       FDRE (Hold_fdre_C_D)         0.102     4.502    clock_divider_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.502    
                         arrival time                           4.706    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 clock_divider_inst/clk_track_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/clk_track_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p fall@2.500ns - clk_p fall@2.500ns)
  Data Path Delay:        0.272ns  (logic 0.135ns (49.688%)  route 0.137ns (50.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns = ( 4.760 - 2.500 ) 
    Source Clock Delay      (SCD):    1.900ns = ( 4.400 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     2.936 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.526     4.400    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/clk_track_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.107     4.507 r  clock_divider_inst/clk_track_reg/Q
                         net (fo=2, routed)           0.137     4.644    clock_divider_inst/clk_out
    SLICE_X111Y201       LUT5 (Prop_lut5_I4_O)        0.028     4.672 r  clock_divider_inst/clk_track_i_1/O
                         net (fo=1, routed)           0.000     4.672    clock_divider_inst/clk_track_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/clk_track_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.731     4.760    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/clk_track_reg/C  (IS_INVERTED)
                         clock pessimism             -0.360     4.400    
    SLICE_X111Y201       FDRE (Hold_fdre_C_D)         0.068     4.468    clock_divider_inst/clk_track_reg
  -------------------------------------------------------------------
                         required time                         -4.468    
                         arrival time                           4.672    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 clock_divider_inst/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p fall@2.500ns - clk_p fall@2.500ns)
  Data Path Delay:        0.281ns  (logic 0.135ns (47.961%)  route 0.146ns (52.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns = ( 4.760 - 2.500 ) 
    Source Clock Delay      (SCD):    1.900ns = ( 4.400 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     2.936 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.526     4.400    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.107     4.507 f  clock_divider_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.146     4.654    clock_divider_inst/count[0]
    SLICE_X111Y201       LUT1 (Prop_lut1_I0_O)        0.028     4.682 r  clock_divider_inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.682    clock_divider_inst/count[0]_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.731     4.760    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.360     4.400    
    SLICE_X111Y201       FDRE (Hold_fdre_C_D)         0.069     4.469    clock_divider_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.469    
                         arrival time                           4.682    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 clock_divider_inst/count_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p fall@2.500ns - clk_p fall@2.500ns)
  Data Path Delay:        0.307ns  (logic 0.151ns (49.240%)  route 0.156ns (50.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns = ( 4.760 - 2.500 ) 
    Source Clock Delay      (SCD):    1.900ns = ( 4.400 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     2.936 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.526     4.400    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y201       FDRE (Prop_fdre_C_Q)         0.123     4.523 r  clock_divider_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.156     4.679    clock_divider_inst/count[5]
    SLICE_X110Y201       LUT5 (Prop_lut5_I3_O)        0.028     4.707 r  clock_divider_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000     4.707    clock_divider_inst/count[5]_i_1_n_0
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.731     4.760    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.360     4.400    
    SLICE_X110Y201       FDRE (Hold_fdre_C_D)         0.093     4.493    clock_divider_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.493    
                         arrival time                           4.707    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 clock_divider_inst/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p fall@2.500ns - clk_p fall@2.500ns)
  Data Path Delay:        0.297ns  (logic 0.140ns (47.129%)  route 0.157ns (52.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns = ( 4.760 - 2.500 ) 
    Source Clock Delay      (SCD):    1.900ns = ( 4.400 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     2.936 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.526     4.400    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.107     4.507 r  clock_divider_inst/count_reg[1]/Q
                         net (fo=7, routed)           0.157     4.664    clock_divider_inst/count[1]
    SLICE_X111Y201       LUT4 (Prop_lut4_I2_O)        0.033     4.697 r  clock_divider_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000     4.697    clock_divider_inst/count[3]_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.731     4.760    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.360     4.400    
    SLICE_X111Y201       FDRE (Hold_fdre_C_D)         0.083     4.483    clock_divider_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.483    
                         arrival time                           4.697    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 clock_divider_inst/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p fall@2.500ns - clk_p fall@2.500ns)
  Data Path Delay:        0.292ns  (logic 0.135ns (46.224%)  route 0.157ns (53.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns = ( 4.760 - 2.500 ) 
    Source Clock Delay      (SCD):    1.900ns = ( 4.400 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     2.936 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.526     4.400    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.107     4.507 r  clock_divider_inst/count_reg[1]/Q
                         net (fo=7, routed)           0.157     4.664    clock_divider_inst/count[1]
    SLICE_X111Y201       LUT2 (Prop_lut2_I0_O)        0.028     4.692 r  clock_divider_inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000     4.692    clock_divider_inst/count[1]_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.731     4.760    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.360     4.400    
    SLICE_X111Y201       FDRE (Hold_fdre_C_D)         0.068     4.468    clock_divider_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.468    
                         arrival time                           4.692    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 clock_divider_inst/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p fall@2.500ns - clk_p fall@2.500ns)
  Data Path Delay:        0.328ns  (logic 0.166ns (50.685%)  route 0.162ns (49.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns = ( 4.760 - 2.500 ) 
    Source Clock Delay      (SCD):    1.900ns = ( 4.400 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     2.936 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.526     4.400    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.098     4.498 r  clock_divider_inst/count_reg[2]/Q
                         net (fo=7, routed)           0.162     4.660    clock_divider_inst/count[2]
    SLICE_X111Y201       LUT4 (Prop_lut4_I2_O)        0.068     4.728 r  clock_divider_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000     4.728    clock_divider_inst/count[2]_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.731     4.760    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.360     4.400    
    SLICE_X111Y201       FDRE (Hold_fdre_C_D)         0.083     4.483    clock_divider_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.483    
                         arrival time                           4.728    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 clock_divider_inst/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p fall@2.500ns - clk_p fall@2.500ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.170%)  route 0.207ns (55.830%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns = ( 4.760 - 2.500 ) 
    Source Clock Delay      (SCD):    1.900ns = ( 4.400 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     2.936 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.526     4.400    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.098     4.498 r  clock_divider_inst/count_reg[3]/Q
                         net (fo=5, routed)           0.101     4.599    clock_divider_inst/count[3]
    SLICE_X111Y201       LUT5 (Prop_lut5_I0_O)        0.066     4.665 r  clock_divider_inst/count[4]_i_1/O
                         net (fo=1, routed)           0.106     4.771    clock_divider_inst/count[4]_i_1_n_0
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.731     4.760    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.349     4.411    
    SLICE_X110Y201       FDRE (Hold_fdre_C_D)         0.004     4.415    clock_divider_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.415    
                         arrival time                           4.771    
  -------------------------------------------------------------------
                         slack                                  0.356    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.409         5.000       3.592      BUFGCTRL_X0Y16  clk_in_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X111Y201  clock_divider_inst/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X111Y201  clock_divider_inst/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X110Y201  clock_divider_inst/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X110Y201  clock_divider_inst/count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X111Y201  clock_divider_inst/clk_track_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X111Y201  clock_divider_inst/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X111Y201  clock_divider_inst/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X110Y201  clock_divider_inst/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X110Y201  clock_divider_inst/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X111Y201  clock_divider_inst/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X111Y201  clock_divider_inst/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X110Y201  clock_divider_inst/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X110Y201  clock_divider_inst/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X111Y201  clock_divider_inst/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X111Y201  clock_divider_inst/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X110Y201  clock_divider_inst/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X110Y201  clock_divider_inst/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X111Y201  clock_divider_inst/clk_track_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X111Y201  clock_divider_inst/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X111Y201  clock_divider_inst/clk_track_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X111Y201  clock_divider_inst/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X111Y201  clock_divider_inst/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X111Y201  clock_divider_inst/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X111Y201  clock_divider_inst/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X110Y201  clock_divider_inst/count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X110Y201  clock_divider_inst/count_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X110Y201  clock_divider_inst/count_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X110Y201  clock_divider_inst/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X111Y201  clock_divider_inst/clk_track_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_n

Setup :            0  Failing Endpoints,  Worst Slack        0.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.422ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_n rise@5.000ns - clk_p fall@2.500ns)
  Data Path Delay:        1.474ns  (logic 0.314ns (21.303%)  route 1.160ns (78.697%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 8.743 - 5.000 ) 
    Source Clock Delay      (SCD):    4.127ns = ( 6.627 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     6.627    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.228     6.855 r  clock_divider_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.678     7.532    clock_divider_inst/count[0]
    SLICE_X111Y201       LUT5 (Prop_lut5_I1_O)        0.043     7.575 f  clock_divider_inst/count[7]_i_2/O
                         net (fo=3, routed)           0.482     8.058    clock_divider_inst/count[7]_i_2_n_0
    SLICE_X110Y201       LUT5 (Prop_lut5_I2_O)        0.043     8.101 r  clock_divider_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000     8.101    clock_divider_inst/count[5]_i_1_n_0
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      5.000     5.000 r  
    E18                                               0.000     5.000 r  clk_n (IN)
                         net (fo=0)                   0.000     5.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     5.851 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     8.743    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.118     8.861    
                         clock uncertainty           -0.035     8.826    
    SLICE_X110Y201       FDRE (Setup_fdre_C_D)        0.067     8.893    clock_divider_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.893    
                         arrival time                          -8.101    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_n rise@5.000ns - clk_p fall@2.500ns)
  Data Path Delay:        1.478ns  (logic 0.318ns (21.516%)  route 1.160ns (78.484%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 8.743 - 5.000 ) 
    Source Clock Delay      (SCD):    4.127ns = ( 6.627 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     6.627    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.228     6.855 r  clock_divider_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.678     7.532    clock_divider_inst/count[0]
    SLICE_X111Y201       LUT5 (Prop_lut5_I1_O)        0.043     7.575 f  clock_divider_inst/count[7]_i_2/O
                         net (fo=3, routed)           0.482     8.058    clock_divider_inst/count[7]_i_2_n_0
    SLICE_X110Y201       LUT4 (Prop_lut4_I1_O)        0.047     8.105 r  clock_divider_inst/count[6]_i_1/O
                         net (fo=1, routed)           0.000     8.105    clock_divider_inst/count[6]_i_1_n_0
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      5.000     5.000 r  
    E18                                               0.000     5.000 r  clk_n (IN)
                         net (fo=0)                   0.000     5.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     5.851 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     8.743    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.118     8.861    
                         clock uncertainty           -0.035     8.826    
    SLICE_X110Y201       FDRE (Setup_fdre_C_D)        0.089     8.915    clock_divider_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.915    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_n rise@5.000ns - clk_p fall@2.500ns)
  Data Path Delay:        1.176ns  (logic 0.278ns (23.649%)  route 0.898ns (76.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 8.743 - 5.000 ) 
    Source Clock Delay      (SCD):    4.127ns = ( 6.627 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     6.627    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.228     6.855 r  clock_divider_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.678     7.532    clock_divider_inst/count[0]
    SLICE_X111Y201       LUT5 (Prop_lut5_I2_O)        0.050     7.582 r  clock_divider_inst/count[4]_i_1/O
                         net (fo=1, routed)           0.220     7.802    clock_divider_inst/count[4]_i_1_n_0
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      5.000     5.000 r  
    E18                                               0.000     5.000 r  clk_n (IN)
                         net (fo=0)                   0.000     5.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     5.851 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     8.743    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.118     8.861    
                         clock uncertainty           -0.035     8.826    
    SLICE_X110Y201       FDRE (Setup_fdre_C_D)       -0.082     8.744    clock_divider_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.744    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_n rise@5.000ns - clk_p fall@2.500ns)
  Data Path Delay:        1.244ns  (logic 0.314ns (25.241%)  route 0.930ns (74.759%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 8.743 - 5.000 ) 
    Source Clock Delay      (SCD):    4.127ns = ( 6.627 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     6.627    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.228     6.855 f  clock_divider_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.678     7.532    clock_divider_inst/count[0]
    SLICE_X111Y201       LUT5 (Prop_lut5_I1_O)        0.043     7.575 r  clock_divider_inst/count[7]_i_2/O
                         net (fo=3, routed)           0.252     7.828    clock_divider_inst/count[7]_i_2_n_0
    SLICE_X110Y201       LUT4 (Prop_lut4_I2_O)        0.043     7.871 r  clock_divider_inst/count[7]_i_1/O
                         net (fo=1, routed)           0.000     7.871    clock_divider_inst/count[7]_i_1_n_0
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      5.000     5.000 r  
    E18                                               0.000     5.000 r  clk_n (IN)
                         net (fo=0)                   0.000     5.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     5.851 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     8.743    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.118     8.861    
                         clock uncertainty           -0.035     8.826    
    SLICE_X110Y201       FDRE (Setup_fdre_C_D)        0.068     8.894    clock_divider_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.894    
                         arrival time                          -7.871    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/clk_track_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_n rise@5.000ns - clk_p fall@2.500ns)
  Data Path Delay:        1.167ns  (logic 0.349ns (29.918%)  route 0.818ns (70.081%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 8.743 - 5.000 ) 
    Source Clock Delay      (SCD):    4.127ns = ( 6.627 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     6.627    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y201       FDRE (Prop_fdre_C_Q)         0.263     6.890 r  clock_divider_inst/count_reg[7]/Q
                         net (fo=3, routed)           0.502     7.391    clock_divider_inst/count[7]
    SLICE_X110Y201       LUT5 (Prop_lut5_I4_O)        0.043     7.434 r  clock_divider_inst/count[2]_i_2/O
                         net (fo=2, routed)           0.316     7.750    clock_divider_inst/count[2]_i_2_n_0
    SLICE_X111Y201       LUT5 (Prop_lut5_I0_O)        0.043     7.793 r  clock_divider_inst/clk_track_i_1/O
                         net (fo=1, routed)           0.000     7.793    clock_divider_inst/clk_track_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/clk_track_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      5.000     5.000 r  
    E18                                               0.000     5.000 r  clk_n (IN)
                         net (fo=0)                   0.000     5.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     5.851 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     8.743    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/clk_track_reg/C  (IS_INVERTED)
                         clock pessimism              0.118     8.861    
                         clock uncertainty           -0.035     8.826    
    SLICE_X111Y201       FDRE (Setup_fdre_C_D)        0.038     8.864    clock_divider_inst/clk_track_reg
  -------------------------------------------------------------------
                         required time                          8.864    
                         arrival time                          -7.793    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_n rise@5.000ns - clk_p fall@2.500ns)
  Data Path Delay:        1.176ns  (logic 0.358ns (30.455%)  route 0.818ns (69.545%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 8.743 - 5.000 ) 
    Source Clock Delay      (SCD):    4.127ns = ( 6.627 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     6.627    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y201       FDRE (Prop_fdre_C_Q)         0.263     6.890 r  clock_divider_inst/count_reg[7]/Q
                         net (fo=3, routed)           0.502     7.391    clock_divider_inst/count[7]
    SLICE_X110Y201       LUT5 (Prop_lut5_I4_O)        0.043     7.434 r  clock_divider_inst/count[2]_i_2/O
                         net (fo=2, routed)           0.316     7.750    clock_divider_inst/count[2]_i_2_n_0
    SLICE_X111Y201       LUT4 (Prop_lut4_I3_O)        0.052     7.802 r  clock_divider_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000     7.802    clock_divider_inst/count[2]_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      5.000     5.000 r  
    E18                                               0.000     5.000 r  clk_n (IN)
                         net (fo=0)                   0.000     5.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     5.851 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     8.743    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.118     8.861    
                         clock uncertainty           -0.035     8.826    
    SLICE_X111Y201       FDRE (Setup_fdre_C_D)        0.062     8.888    clock_divider_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_n rise@5.000ns - clk_p fall@2.500ns)
  Data Path Delay:        0.833ns  (logic 0.271ns (32.551%)  route 0.562ns (67.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 8.743 - 5.000 ) 
    Source Clock Delay      (SCD):    4.127ns = ( 6.627 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     6.627    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.228     6.855 r  clock_divider_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.562     7.416    clock_divider_inst/count[0]
    SLICE_X111Y201       LUT2 (Prop_lut2_I1_O)        0.043     7.459 r  clock_divider_inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000     7.459    clock_divider_inst/count[1]_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      5.000     5.000 r  
    E18                                               0.000     5.000 r  clk_n (IN)
                         net (fo=0)                   0.000     5.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     5.851 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     8.743    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.139     8.882    
                         clock uncertainty           -0.035     8.847    
    SLICE_X111Y201       FDRE (Setup_fdre_C_D)        0.037     8.884    clock_divider_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.884    
                         arrival time                          -7.459    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_n rise@5.000ns - clk_p fall@2.500ns)
  Data Path Delay:        0.845ns  (logic 0.283ns (33.509%)  route 0.562ns (66.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 8.743 - 5.000 ) 
    Source Clock Delay      (SCD):    4.127ns = ( 6.627 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     6.627    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.228     6.855 r  clock_divider_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.562     7.416    clock_divider_inst/count[0]
    SLICE_X111Y201       LUT4 (Prop_lut4_I1_O)        0.055     7.471 r  clock_divider_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000     7.471    clock_divider_inst/count[3]_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      5.000     5.000 r  
    E18                                               0.000     5.000 r  clk_n (IN)
                         net (fo=0)                   0.000     5.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     5.851 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     8.743    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.139     8.882    
                         clock uncertainty           -0.035     8.847    
    SLICE_X111Y201       FDRE (Setup_fdre_C_D)        0.062     8.909    clock_divider_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_n rise@5.000ns - clk_p fall@2.500ns)
  Data Path Delay:        0.554ns  (logic 0.271ns (48.875%)  route 0.283ns (51.125%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 8.743 - 5.000 ) 
    Source Clock Delay      (SCD):    4.127ns = ( 6.627 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     6.627    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.228     6.855 f  clock_divider_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.283     7.138    clock_divider_inst/count[0]
    SLICE_X111Y201       LUT1 (Prop_lut1_I0_O)        0.043     7.181 r  clock_divider_inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     7.181    clock_divider_inst/count[0]_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      5.000     5.000 r  
    E18                                               0.000     5.000 r  clk_n (IN)
                         net (fo=0)                   0.000     5.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     5.851 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     8.743    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.139     8.882    
                         clock uncertainty           -0.035     8.847    
    SLICE_X111Y201       FDRE (Setup_fdre_C_D)        0.038     8.885    clock_divider_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.885    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                  1.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.422ns  (arrival time - required time)
  Source:                 clock_divider_inst/count_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_n rise@0.000ns - clk_p fall@2.500ns)
  Data Path Delay:        0.395ns  (logic 0.292ns (73.989%)  route 0.103ns (26.011%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.127ns
    Source Clock Delay      (SCD):    3.743ns = ( 6.243 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     3.351 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     6.243    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y201       FDRE (Prop_fdre_C_Q)         0.192     6.435 r  clock_divider_inst/count_reg[6]/Q
                         net (fo=4, routed)           0.103     6.538    clock_divider_inst/count[6]
    SLICE_X110Y201       LUT4 (Prop_lut4_I1_O)        0.100     6.638 r  clock_divider_inst/count[7]_i_1/O
                         net (fo=1, routed)           0.000     6.638    clock_divider_inst/count[7]_i_1_n_0
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     4.127    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.139     3.988    
                         clock uncertainty            0.035     4.023    
    SLICE_X110Y201       FDRE (Hold_fdre_C_D)         0.193     4.216    clock_divider_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.216    
                         arrival time                           6.638    
  -------------------------------------------------------------------
                         slack                                  2.422    

Slack (MET) :             2.509ns  (arrival time - required time)
  Source:                 clock_divider_inst/clk_track_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/clk_track_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_n rise@0.000ns - clk_p fall@2.500ns)
  Data Path Delay:        0.448ns  (logic 0.218ns (48.694%)  route 0.230ns (51.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.127ns
    Source Clock Delay      (SCD):    3.743ns = ( 6.243 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     3.351 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     6.243    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/clk_track_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.182     6.425 r  clock_divider_inst/clk_track_reg/Q
                         net (fo=2, routed)           0.230     6.655    clock_divider_inst/clk_out
    SLICE_X111Y201       LUT5 (Prop_lut5_I4_O)        0.036     6.691 r  clock_divider_inst/clk_track_i_1/O
                         net (fo=1, routed)           0.000     6.691    clock_divider_inst/clk_track_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/clk_track_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     4.127    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/clk_track_reg/C  (IS_INVERTED)
                         clock pessimism             -0.139     3.988    
                         clock uncertainty            0.035     4.023    
    SLICE_X111Y201       FDRE (Hold_fdre_C_D)         0.159     4.182    clock_divider_inst/clk_track_reg
  -------------------------------------------------------------------
                         required time                         -4.182    
                         arrival time                           6.691    
  -------------------------------------------------------------------
                         slack                                  2.509    

Slack (MET) :             2.514ns  (arrival time - required time)
  Source:                 clock_divider_inst/count_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_n rise@0.000ns - clk_p fall@2.500ns)
  Data Path Delay:        0.306ns  (logic 0.150ns (49.074%)  route 0.156ns (50.926%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.900ns = ( 4.400 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     2.936 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.526     4.400    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y201       FDRE (Prop_fdre_C_Q)         0.123     4.523 r  clock_divider_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.156     4.679    clock_divider_inst/count[5]
    SLICE_X110Y201       LUT4 (Prop_lut4_I0_O)        0.027     4.706 r  clock_divider_inst/count[6]_i_1/O
                         net (fo=1, routed)           0.000     4.706    clock_divider_inst/count[6]_i_1_n_0
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     0.518 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.731     2.260    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.205     2.055    
                         clock uncertainty            0.035     2.090    
    SLICE_X110Y201       FDRE (Hold_fdre_C_D)         0.102     2.192    clock_divider_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           4.706    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             2.520ns  (arrival time - required time)
  Source:                 clock_divider_inst/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_n rise@0.000ns - clk_p fall@2.500ns)
  Data Path Delay:        0.459ns  (logic 0.218ns (47.445%)  route 0.241ns (52.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.127ns
    Source Clock Delay      (SCD):    3.743ns = ( 6.243 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     3.351 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     6.243    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.182     6.425 f  clock_divider_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.241     6.667    clock_divider_inst/count[0]
    SLICE_X111Y201       LUT1 (Prop_lut1_I0_O)        0.036     6.703 r  clock_divider_inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.703    clock_divider_inst/count[0]_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     4.127    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.139     3.988    
                         clock uncertainty            0.035     4.023    
    SLICE_X111Y201       FDRE (Hold_fdre_C_D)         0.159     4.182    clock_divider_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.182    
                         arrival time                           6.703    
  -------------------------------------------------------------------
                         slack                                  2.520    

Slack (MET) :             2.524ns  (arrival time - required time)
  Source:                 clock_divider_inst/count_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_n rise@0.000ns - clk_p fall@2.500ns)
  Data Path Delay:        0.307ns  (logic 0.151ns (49.240%)  route 0.156ns (50.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.900ns = ( 4.400 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     2.936 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.526     4.400    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y201       FDRE (Prop_fdre_C_Q)         0.123     4.523 r  clock_divider_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.156     4.679    clock_divider_inst/count[5]
    SLICE_X110Y201       LUT5 (Prop_lut5_I3_O)        0.028     4.707 r  clock_divider_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000     4.707    clock_divider_inst/count[5]_i_1_n_0
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     0.518 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.731     2.260    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.205     2.055    
                         clock uncertainty            0.035     2.090    
    SLICE_X110Y201       FDRE (Hold_fdre_C_D)         0.093     2.183    clock_divider_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           4.707    
  -------------------------------------------------------------------
                         slack                                  2.524    

Slack (MET) :             2.524ns  (arrival time - required time)
  Source:                 clock_divider_inst/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_n rise@0.000ns - clk_p fall@2.500ns)
  Data Path Delay:        0.297ns  (logic 0.140ns (47.129%)  route 0.157ns (52.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.900ns = ( 4.400 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     2.936 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.526     4.400    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.107     4.507 r  clock_divider_inst/count_reg[1]/Q
                         net (fo=7, routed)           0.157     4.664    clock_divider_inst/count[1]
    SLICE_X111Y201       LUT4 (Prop_lut4_I2_O)        0.033     4.697 r  clock_divider_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000     4.697    clock_divider_inst/count[3]_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     0.518 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.731     2.260    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.205     2.055    
                         clock uncertainty            0.035     2.090    
    SLICE_X111Y201       FDRE (Hold_fdre_C_D)         0.083     2.173    clock_divider_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           4.697    
  -------------------------------------------------------------------
                         slack                                  2.524    

Slack (MET) :             2.525ns  (arrival time - required time)
  Source:                 clock_divider_inst/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_n rise@0.000ns - clk_p fall@2.500ns)
  Data Path Delay:        0.463ns  (logic 0.218ns (47.078%)  route 0.245ns (52.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.127ns
    Source Clock Delay      (SCD):    3.743ns = ( 6.243 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     3.351 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     6.243    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.182     6.425 r  clock_divider_inst/count_reg[1]/Q
                         net (fo=7, routed)           0.245     6.670    clock_divider_inst/count[1]
    SLICE_X111Y201       LUT2 (Prop_lut2_I0_O)        0.036     6.706 r  clock_divider_inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.706    clock_divider_inst/count[1]_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     4.127    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.139     3.988    
                         clock uncertainty            0.035     4.023    
    SLICE_X111Y201       FDRE (Hold_fdre_C_D)         0.158     4.181    clock_divider_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.181    
                         arrival time                           6.706    
  -------------------------------------------------------------------
                         slack                                  2.525    

Slack (MET) :             2.554ns  (arrival time - required time)
  Source:                 clock_divider_inst/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_n rise@0.000ns - clk_p fall@2.500ns)
  Data Path Delay:        0.328ns  (logic 0.166ns (50.685%)  route 0.162ns (49.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.900ns = ( 4.400 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     2.936 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.526     4.400    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.098     4.498 r  clock_divider_inst/count_reg[2]/Q
                         net (fo=7, routed)           0.162     4.660    clock_divider_inst/count[2]
    SLICE_X111Y201       LUT4 (Prop_lut4_I2_O)        0.068     4.728 r  clock_divider_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000     4.728    clock_divider_inst/count[2]_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     0.518 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.731     2.260    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.205     2.055    
                         clock uncertainty            0.035     2.090    
    SLICE_X111Y201       FDRE (Hold_fdre_C_D)         0.083     2.173    clock_divider_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           4.728    
  -------------------------------------------------------------------
                         slack                                  2.554    

Slack (MET) :             2.666ns  (arrival time - required time)
  Source:                 clock_divider_inst/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_n
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_n rise@0.000ns - clk_p fall@2.500ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.170%)  route 0.207ns (55.830%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.900ns = ( 4.400 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     2.936 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.526     4.400    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.098     4.498 r  clock_divider_inst/count_reg[3]/Q
                         net (fo=5, routed)           0.101     4.599    clock_divider_inst/count[3]
    SLICE_X111Y201       LUT5 (Prop_lut5_I0_O)        0.066     4.665 r  clock_divider_inst/count[4]_i_1/O
                         net (fo=1, routed)           0.106     4.771    clock_divider_inst/count[4]_i_1_n_0
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     0.518 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.731     2.260    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.194     2.066    
                         clock uncertainty            0.035     2.101    
    SLICE_X110Y201       FDRE (Hold_fdre_C_D)         0.004     2.105    clock_divider_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           4.771    
  -------------------------------------------------------------------
                         slack                                  2.666    





---------------------------------------------------------------------------------------------------
From Clock:  clk_n
  To Clock:  clk_p

Setup :            0  Failing Endpoints,  Worst Slack        0.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.422ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_p fall@2.500ns - clk_n rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.314ns (21.303%)  route 1.160ns (78.697%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 6.243 - 2.500 ) 
    Source Clock Delay      (SCD):    4.127ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     4.127    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.228     4.355 r  clock_divider_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.678     5.032    clock_divider_inst/count[0]
    SLICE_X111Y201       LUT5 (Prop_lut5_I1_O)        0.043     5.075 f  clock_divider_inst/count[7]_i_2/O
                         net (fo=3, routed)           0.482     5.558    clock_divider_inst/count[7]_i_2_n_0
    SLICE_X110Y201       LUT5 (Prop_lut5_I2_O)        0.043     5.601 r  clock_divider_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000     5.601    clock_divider_inst/count[5]_i_1_n_0
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     3.351 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     6.243    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.118     6.361    
                         clock uncertainty           -0.035     6.326    
    SLICE_X110Y201       FDRE (Setup_fdre_C_D)        0.067     6.393    clock_divider_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          6.393    
                         arrival time                          -5.601    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_p fall@2.500ns - clk_n rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.318ns (21.516%)  route 1.160ns (78.484%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 6.243 - 2.500 ) 
    Source Clock Delay      (SCD):    4.127ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     4.127    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.228     4.355 r  clock_divider_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.678     5.032    clock_divider_inst/count[0]
    SLICE_X111Y201       LUT5 (Prop_lut5_I1_O)        0.043     5.075 f  clock_divider_inst/count[7]_i_2/O
                         net (fo=3, routed)           0.482     5.558    clock_divider_inst/count[7]_i_2_n_0
    SLICE_X110Y201       LUT4 (Prop_lut4_I1_O)        0.047     5.605 r  clock_divider_inst/count[6]_i_1/O
                         net (fo=1, routed)           0.000     5.605    clock_divider_inst/count[6]_i_1_n_0
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     3.351 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     6.243    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.118     6.361    
                         clock uncertainty           -0.035     6.326    
    SLICE_X110Y201       FDRE (Setup_fdre_C_D)        0.089     6.415    clock_divider_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          6.415    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_p fall@2.500ns - clk_n rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.278ns (23.649%)  route 0.898ns (76.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 6.243 - 2.500 ) 
    Source Clock Delay      (SCD):    4.127ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     4.127    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.228     4.355 r  clock_divider_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.678     5.032    clock_divider_inst/count[0]
    SLICE_X111Y201       LUT5 (Prop_lut5_I2_O)        0.050     5.082 r  clock_divider_inst/count[4]_i_1/O
                         net (fo=1, routed)           0.220     5.302    clock_divider_inst/count[4]_i_1_n_0
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     3.351 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     6.243    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.118     6.361    
                         clock uncertainty           -0.035     6.326    
    SLICE_X110Y201       FDRE (Setup_fdre_C_D)       -0.082     6.244    clock_divider_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          6.244    
                         arrival time                          -5.302    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_p fall@2.500ns - clk_n rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.314ns (25.241%)  route 0.930ns (74.759%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 6.243 - 2.500 ) 
    Source Clock Delay      (SCD):    4.127ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     4.127    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.228     4.355 f  clock_divider_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.678     5.032    clock_divider_inst/count[0]
    SLICE_X111Y201       LUT5 (Prop_lut5_I1_O)        0.043     5.075 r  clock_divider_inst/count[7]_i_2/O
                         net (fo=3, routed)           0.252     5.328    clock_divider_inst/count[7]_i_2_n_0
    SLICE_X110Y201       LUT4 (Prop_lut4_I2_O)        0.043     5.371 r  clock_divider_inst/count[7]_i_1/O
                         net (fo=1, routed)           0.000     5.371    clock_divider_inst/count[7]_i_1_n_0
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     3.351 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     6.243    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.118     6.361    
                         clock uncertainty           -0.035     6.326    
    SLICE_X110Y201       FDRE (Setup_fdre_C_D)        0.068     6.394    clock_divider_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          6.394    
                         arrival time                          -5.371    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/clk_track_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_p fall@2.500ns - clk_n rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.349ns (29.919%)  route 0.818ns (70.082%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 6.243 - 2.500 ) 
    Source Clock Delay      (SCD):    4.127ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     4.127    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y201       FDRE (Prop_fdre_C_Q)         0.263     4.390 r  clock_divider_inst/count_reg[7]/Q
                         net (fo=3, routed)           0.502     4.891    clock_divider_inst/count[7]
    SLICE_X110Y201       LUT5 (Prop_lut5_I4_O)        0.043     4.934 r  clock_divider_inst/count[2]_i_2/O
                         net (fo=2, routed)           0.316     5.250    clock_divider_inst/count[2]_i_2_n_0
    SLICE_X111Y201       LUT5 (Prop_lut5_I0_O)        0.043     5.293 r  clock_divider_inst/clk_track_i_1/O
                         net (fo=1, routed)           0.000     5.293    clock_divider_inst/clk_track_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/clk_track_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     3.351 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     6.243    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/clk_track_reg/C  (IS_INVERTED)
                         clock pessimism              0.118     6.361    
                         clock uncertainty           -0.035     6.326    
    SLICE_X111Y201       FDRE (Setup_fdre_C_D)        0.038     6.364    clock_divider_inst/clk_track_reg
  -------------------------------------------------------------------
                         required time                          6.364    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_p fall@2.500ns - clk_n rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.358ns (30.455%)  route 0.818ns (69.545%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 6.243 - 2.500 ) 
    Source Clock Delay      (SCD):    4.127ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     4.127    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y201       FDRE (Prop_fdre_C_Q)         0.263     4.390 r  clock_divider_inst/count_reg[7]/Q
                         net (fo=3, routed)           0.502     4.891    clock_divider_inst/count[7]
    SLICE_X110Y201       LUT5 (Prop_lut5_I4_O)        0.043     4.934 r  clock_divider_inst/count[2]_i_2/O
                         net (fo=2, routed)           0.316     5.250    clock_divider_inst/count[2]_i_2_n_0
    SLICE_X111Y201       LUT4 (Prop_lut4_I3_O)        0.052     5.302 r  clock_divider_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000     5.302    clock_divider_inst/count[2]_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     3.351 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     6.243    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.118     6.361    
                         clock uncertainty           -0.035     6.326    
    SLICE_X111Y201       FDRE (Setup_fdre_C_D)        0.062     6.388    clock_divider_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          6.388    
                         arrival time                          -5.302    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_p fall@2.500ns - clk_n rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.271ns (32.551%)  route 0.562ns (67.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 6.243 - 2.500 ) 
    Source Clock Delay      (SCD):    4.127ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     4.127    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.228     4.355 r  clock_divider_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.562     4.916    clock_divider_inst/count[0]
    SLICE_X111Y201       LUT2 (Prop_lut2_I1_O)        0.043     4.959 r  clock_divider_inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000     4.959    clock_divider_inst/count[1]_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     3.351 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     6.243    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.139     6.382    
                         clock uncertainty           -0.035     6.347    
    SLICE_X111Y201       FDRE (Setup_fdre_C_D)        0.037     6.384    clock_divider_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          6.384    
                         arrival time                          -4.959    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_p fall@2.500ns - clk_n rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.283ns (33.509%)  route 0.562ns (66.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 6.243 - 2.500 ) 
    Source Clock Delay      (SCD):    4.127ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     4.127    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.228     4.355 r  clock_divider_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.562     4.916    clock_divider_inst/count[0]
    SLICE_X111Y201       LUT4 (Prop_lut4_I1_O)        0.055     4.971 r  clock_divider_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000     4.971    clock_divider_inst/count[3]_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     3.351 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     6.243    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.139     6.382    
                         clock uncertainty           -0.035     6.347    
    SLICE_X111Y201       FDRE (Setup_fdre_C_D)        0.062     6.409    clock_divider_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          6.409    
                         arrival time                          -4.971    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 clock_divider_inst/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_p fall@2.500ns - clk_n rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.271ns (48.875%)  route 0.283ns (51.125%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 6.243 - 2.500 ) 
    Source Clock Delay      (SCD):    4.127ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      0.000     0.000 r  
    E18                                               0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     4.127    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.228     4.355 f  clock_divider_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.283     4.638    clock_divider_inst/count[0]
    SLICE_X111Y201       LUT1 (Prop_lut1_I0_O)        0.043     4.681 r  clock_divider_inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.681    clock_divider_inst/count[0]_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     3.351 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     6.243    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.139     6.382    
                         clock uncertainty           -0.035     6.347    
    SLICE_X111Y201       FDRE (Setup_fdre_C_D)        0.038     6.385    clock_divider_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          6.385    
                         arrival time                          -4.681    
  -------------------------------------------------------------------
                         slack                                  1.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.422ns  (arrival time - required time)
  Source:                 clock_divider_inst/count_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_p fall@2.500ns - clk_n rise@5.000ns)
  Data Path Delay:        0.395ns  (logic 0.292ns (73.989%)  route 0.103ns (26.011%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.127ns = ( 6.627 - 2.500 ) 
    Source Clock Delay      (SCD):    3.743ns = ( 8.743 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      5.000     5.000 r  
    E18                                               0.000     5.000 r  clk_n (IN)
                         net (fo=0)                   0.000     5.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     5.851 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     8.743    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y201       FDRE (Prop_fdre_C_Q)         0.192     8.935 r  clock_divider_inst/count_reg[6]/Q
                         net (fo=4, routed)           0.103     9.038    clock_divider_inst/count[6]
    SLICE_X110Y201       LUT4 (Prop_lut4_I1_O)        0.100     9.138 r  clock_divider_inst/count[7]_i_1/O
                         net (fo=1, routed)           0.000     9.138    clock_divider_inst/count[7]_i_1_n_0
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     6.627    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.139     6.488    
                         clock uncertainty            0.035     6.523    
    SLICE_X110Y201       FDRE (Hold_fdre_C_D)         0.193     6.716    clock_divider_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.716    
                         arrival time                           9.138    
  -------------------------------------------------------------------
                         slack                                  2.422    

Slack (MET) :             2.509ns  (arrival time - required time)
  Source:                 clock_divider_inst/clk_track_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/clk_track_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_p fall@2.500ns - clk_n rise@5.000ns)
  Data Path Delay:        0.448ns  (logic 0.218ns (48.694%)  route 0.230ns (51.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.127ns = ( 6.627 - 2.500 ) 
    Source Clock Delay      (SCD):    3.743ns = ( 8.743 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      5.000     5.000 r  
    E18                                               0.000     5.000 r  clk_n (IN)
                         net (fo=0)                   0.000     5.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     5.851 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     8.743    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/clk_track_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.182     8.925 r  clock_divider_inst/clk_track_reg/Q
                         net (fo=2, routed)           0.230     9.155    clock_divider_inst/clk_out
    SLICE_X111Y201       LUT5 (Prop_lut5_I4_O)        0.036     9.191 r  clock_divider_inst/clk_track_i_1/O
                         net (fo=1, routed)           0.000     9.191    clock_divider_inst/clk_track_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/clk_track_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     6.627    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/clk_track_reg/C  (IS_INVERTED)
                         clock pessimism             -0.139     6.488    
                         clock uncertainty            0.035     6.523    
    SLICE_X111Y201       FDRE (Hold_fdre_C_D)         0.159     6.682    clock_divider_inst/clk_track_reg
  -------------------------------------------------------------------
                         required time                         -6.682    
                         arrival time                           9.191    
  -------------------------------------------------------------------
                         slack                                  2.509    

Slack (MET) :             2.514ns  (arrival time - required time)
  Source:                 clock_divider_inst/count_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_p fall@2.500ns - clk_n rise@5.000ns)
  Data Path Delay:        0.306ns  (logic 0.150ns (49.074%)  route 0.156ns (50.926%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns = ( 4.760 - 2.500 ) 
    Source Clock Delay      (SCD):    1.900ns = ( 6.900 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      5.000     5.000 r  
    E18                                               0.000     5.000 r  clk_n (IN)
                         net (fo=0)                   0.000     5.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     5.436 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     6.348    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.374 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.526     6.900    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y201       FDRE (Prop_fdre_C_Q)         0.123     7.023 r  clock_divider_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.156     7.179    clock_divider_inst/count[5]
    SLICE_X110Y201       LUT4 (Prop_lut4_I0_O)        0.027     7.206 r  clock_divider_inst/count[6]_i_1/O
                         net (fo=1, routed)           0.000     7.206    clock_divider_inst/count[6]_i_1_n_0
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.731     4.760    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.205     4.555    
                         clock uncertainty            0.035     4.590    
    SLICE_X110Y201       FDRE (Hold_fdre_C_D)         0.102     4.692    clock_divider_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.692    
                         arrival time                           7.206    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             2.520ns  (arrival time - required time)
  Source:                 clock_divider_inst/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_p fall@2.500ns - clk_n rise@5.000ns)
  Data Path Delay:        0.459ns  (logic 0.218ns (47.445%)  route 0.241ns (52.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.127ns = ( 6.627 - 2.500 ) 
    Source Clock Delay      (SCD):    3.743ns = ( 8.743 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      5.000     5.000 r  
    E18                                               0.000     5.000 r  clk_n (IN)
                         net (fo=0)                   0.000     5.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     5.851 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     8.743    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.182     8.925 f  clock_divider_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.241     9.167    clock_divider_inst/count[0]
    SLICE_X111Y201       LUT1 (Prop_lut1_I0_O)        0.036     9.203 r  clock_divider_inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     9.203    clock_divider_inst/count[0]_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     6.627    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.139     6.488    
                         clock uncertainty            0.035     6.523    
    SLICE_X111Y201       FDRE (Hold_fdre_C_D)         0.159     6.682    clock_divider_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.682    
                         arrival time                           9.203    
  -------------------------------------------------------------------
                         slack                                  2.520    

Slack (MET) :             2.524ns  (arrival time - required time)
  Source:                 clock_divider_inst/count_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_p fall@2.500ns - clk_n rise@5.000ns)
  Data Path Delay:        0.307ns  (logic 0.151ns (49.240%)  route 0.156ns (50.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns = ( 4.760 - 2.500 ) 
    Source Clock Delay      (SCD):    1.900ns = ( 6.900 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      5.000     5.000 r  
    E18                                               0.000     5.000 r  clk_n (IN)
                         net (fo=0)                   0.000     5.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     5.436 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     6.348    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.374 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.526     6.900    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y201       FDRE (Prop_fdre_C_Q)         0.123     7.023 r  clock_divider_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.156     7.179    clock_divider_inst/count[5]
    SLICE_X110Y201       LUT5 (Prop_lut5_I3_O)        0.028     7.207 r  clock_divider_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000     7.207    clock_divider_inst/count[5]_i_1_n_0
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.731     4.760    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.205     4.555    
                         clock uncertainty            0.035     4.590    
    SLICE_X110Y201       FDRE (Hold_fdre_C_D)         0.093     4.683    clock_divider_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.683    
                         arrival time                           7.207    
  -------------------------------------------------------------------
                         slack                                  2.524    

Slack (MET) :             2.524ns  (arrival time - required time)
  Source:                 clock_divider_inst/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_p fall@2.500ns - clk_n rise@5.000ns)
  Data Path Delay:        0.297ns  (logic 0.140ns (47.129%)  route 0.157ns (52.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns = ( 4.760 - 2.500 ) 
    Source Clock Delay      (SCD):    1.900ns = ( 6.900 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      5.000     5.000 r  
    E18                                               0.000     5.000 r  clk_n (IN)
                         net (fo=0)                   0.000     5.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     5.436 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     6.348    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.374 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.526     6.900    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.107     7.007 r  clock_divider_inst/count_reg[1]/Q
                         net (fo=7, routed)           0.157     7.164    clock_divider_inst/count[1]
    SLICE_X111Y201       LUT4 (Prop_lut4_I2_O)        0.033     7.197 r  clock_divider_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000     7.197    clock_divider_inst/count[3]_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.731     4.760    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.205     4.555    
                         clock uncertainty            0.035     4.590    
    SLICE_X111Y201       FDRE (Hold_fdre_C_D)         0.083     4.673    clock_divider_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.673    
                         arrival time                           7.197    
  -------------------------------------------------------------------
                         slack                                  2.524    

Slack (MET) :             2.525ns  (arrival time - required time)
  Source:                 clock_divider_inst/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_p fall@2.500ns - clk_n rise@5.000ns)
  Data Path Delay:        0.463ns  (logic 0.218ns (47.078%)  route 0.245ns (52.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.127ns = ( 6.627 - 2.500 ) 
    Source Clock Delay      (SCD):    3.743ns = ( 8.743 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      5.000     5.000 r  
    E18                                               0.000     5.000 r  clk_n (IN)
                         net (fo=0)                   0.000     5.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     5.851 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.075     8.743    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.182     8.925 r  clock_divider_inst/count_reg[1]/Q
                         net (fo=7, routed)           0.245     9.170    clock_divider_inst/count[1]
    SLICE_X111Y201       LUT2 (Prop_lut2_I0_O)        0.036     9.206 r  clock_divider_inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.206    clock_divider_inst/count[1]_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           1.214     6.627    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.139     6.488    
                         clock uncertainty            0.035     6.523    
    SLICE_X111Y201       FDRE (Hold_fdre_C_D)         0.158     6.681    clock_divider_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.681    
                         arrival time                           9.206    
  -------------------------------------------------------------------
                         slack                                  2.525    

Slack (MET) :             2.554ns  (arrival time - required time)
  Source:                 clock_divider_inst/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_p fall@2.500ns - clk_n rise@5.000ns)
  Data Path Delay:        0.328ns  (logic 0.166ns (50.685%)  route 0.162ns (49.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns = ( 4.760 - 2.500 ) 
    Source Clock Delay      (SCD):    1.900ns = ( 6.900 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      5.000     5.000 r  
    E18                                               0.000     5.000 r  clk_n (IN)
                         net (fo=0)                   0.000     5.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     5.436 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     6.348    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.374 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.526     6.900    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.098     6.998 r  clock_divider_inst/count_reg[2]/Q
                         net (fo=7, routed)           0.162     7.160    clock_divider_inst/count[2]
    SLICE_X111Y201       LUT4 (Prop_lut4_I2_O)        0.068     7.228 r  clock_divider_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000     7.228    clock_divider_inst/count[2]_i_1_n_0
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.731     4.760    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.205     4.555    
                         clock uncertainty            0.035     4.590    
    SLICE_X111Y201       FDRE (Hold_fdre_C_D)         0.083     4.673    clock_divider_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.673    
                         arrival time                           7.228    
  -------------------------------------------------------------------
                         slack                                  2.554    

Slack (MET) :             2.666ns  (arrival time - required time)
  Source:                 clock_divider_inst/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_n'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_inst/count_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_p fall@2.500ns - clk_n rise@5.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.170%)  route 0.207ns (55.830%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns = ( 4.760 - 2.500 ) 
    Source Clock Delay      (SCD):    1.900ns = ( 6.900 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n rise edge)      5.000     5.000 r  
    E18                                               0.000     5.000 r  clk_n (IN)
                         net (fo=0)                   0.000     5.000    clk_n
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     5.436 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     6.348    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.374 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.526     6.900    clock_divider_inst/CLK
    SLICE_X111Y201       FDRE                                         r  clock_divider_inst/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y201       FDRE (Prop_fdre_C_Q)         0.098     6.998 r  clock_divider_inst/count_reg[3]/Q
                         net (fo=5, routed)           0.101     7.099    clock_divider_inst/count[3]
    SLICE_X111Y201       LUT5 (Prop_lut5_I0_O)        0.066     7.165 r  clock_divider_inst/count[4]_i_1/O
                         net (fo=1, routed)           0.106     7.271    clock_divider_inst/count[4]_i_1_n_0
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p fall edge)      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 f  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 f  clk_in_BUFG_inst/O
                         net (fo=9, routed)           0.731     4.760    clock_divider_inst/CLK
    SLICE_X110Y201       FDRE                                         r  clock_divider_inst/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.194     4.566    
                         clock uncertainty            0.035     4.601    
    SLICE_X110Y201       FDRE (Hold_fdre_C_D)         0.004     4.605    clock_divider_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.605    
                         arrival time                           7.271    
  -------------------------------------------------------------------
                         slack                                  2.666    





