@verdi rc file Version 1.0
[General]
saveDB = TRUE
relativePath = FALSE
saveSingleView = FALSE
saveNWaveWinId = 
VerdiVersion = Verdi_P-2019.06
[KeyNote]
Line1 = Automatic Backup 0
Line2 = Save Open Database Information: Yes
Line3 = Path Option: Absolute Paths
Line4 = Windows Option: All Windows
[OneSearch]
isExisted = FALSE
[PartialView.1]
Title = "Flatten Window"
Gate0 = "BB.BB(@1):Always1#Always3:134:140:Reg" 1500 1500 "IH_next_score[7:0]" "CKR_clk" "ARL_rst_n" "ROH_score[7:0]"
globalInfo = "DebussyLib" 0 0 1 0 0 0 0 0 0 0 0 0 0
[TestBench]
ConstrViewShow = 0
InherViewShow = 0
FSDBMsgShow = 0
AnnotationShow = 0
Console = FALSE
powerDumped = 0
[hb]
viewport = 0 0 1920 1009 0 0 228 898
activeNode = "BB"
activeScope = "BB"
activeFile = "/RAID2/COURSE/iclab/iclab143/Lab02/Exercise/01_RTL/BB.v"
interactiveMode = False
viewType = Source
simulatorMode = False
sourceBeginLine = 107
baMode = False
srcLineNum = True
AutoWrap = True
IdentifyFalseLogic = False
syncSignal = False
traceMode = Hierarchical
showTraceInSchema = True
paMode = False
funcMode = False
powerAwareAnnot = True
amsAnnot = True
traceCrossHier = True
DnDtraceCrossHierOnly = True
traceIncTopPort = False
leadingZero = False
signalPane = False
Scope1 = "BB"
Scope2 = "TESTBED"
Scope3 = "TESTBED.u_PATTERN"
sdfCheckUndef = FALSE
simFlow = FALSE
[hb.design]
importCmd = "/RAID2/COURSE/iclab/iclab143/Lab02/Exercise/01_RTL/BB.v" "-f" "/RAID2/COURSE/iclab/iclab143/Lab02/Exercise/01_RTL/filelist.f" "/RAID2/COURSE/iclab/iclab143/Lab02/Exercise/01_RTL/PATTERN.v" "/RAID2/COURSE/iclab/iclab143/Lab02/Exercise/01_RTL/TESTBED.v" "-s\
v" 
workPath = /RAID2/COURSE/iclab/iclab143/Lab02/Exercise/01_RTL
invokeDir = /RAID2/COURSE/iclab/iclab143/Lab02/Exercise/01_RTL
[hb.sourceTab.1]
scope = BB
File = /RAID2/COURSE/iclab/iclab143/Lab02/Exercise/01_RTL/BB.v
Line = 108
[schematics.0]
viewport = 0 27 1592 879
viewbbox = -9836 -4656 34336 18130
design = . "BB" DebussyLib
schmaticId = 5
partial = False
partialHier = False
annotData = AnnotData.0
locatorSession = Locator.0
display_port_name = False
display_pin_name = False
display_instance_name = False
display_local_net_name = False
display_complete_name = False
display_entity_name = True
display_arch_name = True
display_module_name = True
display_high_contrast = False
display_back_annotation = False
display_back_annotation_in_Line = False
display_param_list = False
auto_fit_select_set = False
pre_select = True
show_full_name = False
display_short_name = True
display_preselect_tip = False
append_view_obj = True
cmdToolbar = True
msgToolbar = True
traceMode = Hierarchical
originate_from = from_import_scope
full_hier_partial_dis = False
detail_rtl = False
hide_extraneous_bus = True
hierFlatten = False
instrument_cell = False
gcc_level = False
PG_pin = True
power_signal = True
power_domain = True
brighten_power_color = False
sdc_annot = False
hier_flatten_view = False
auto_collapse_paths = True
group_paths = False
locator = True
align_locator_right = False
all_hier_ports = False
VCST_path_type = 0
verdi_type_wnd = False
line_up_registers = False
through_net = True
interface_element = True
run-time_interface_element = True
magnifier = False
highlight_incomplete_net = False
quick_trace_2_point = False
show_pass_through_net = False
Scope0 = . "BB" -9836 -4656 34336 18130
[schematics.1]
viewport = 0 27 1592 879
viewbbox = -1563 825 7063 5275
design = . "" DebussyLib
schmaticId = 6
partial = True
partialHier = False
partialSessionFile = PartialView.1
annotData = AnnotData.1
locatorSession = Locator.1
display_port_name = False
display_pin_name = False
display_instance_name = False
display_local_net_name = False
display_complete_name = False
display_entity_name = True
display_arch_name = True
display_module_name = True
display_high_contrast = False
display_back_annotation = False
display_back_annotation_in_Line = False
display_param_list = False
auto_fit_select_set = False
pre_select = True
show_full_name = False
display_short_name = True
display_preselect_tip = False
append_view_obj = True
cmdToolbar = True
msgToolbar = True
traceMode = Hierarchical
originate_from = from_import_flatten
full_hier_partial_dis = False
detail_rtl = True
hide_extraneous_bus = True
hierFlatten = False
instrument_cell = False
gcc_level = False
PG_pin = True
power_signal = True
power_domain = True
brighten_power_color = False
sdc_annot = False
hier_flatten_view = False
auto_collapse_paths = True
group_paths = False
locator = True
align_locator_right = False
all_hier_ports = False
VCST_path_type = 0
verdi_type_wnd = False
line_up_registers = False
through_net = True
interface_element = True
run-time_interface_element = True
magnifier = False
highlight_incomplete_net = False
quick_trace_2_point = False
show_pass_through_net = False
