$date
	Tue Nov 04 17:32:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_leaky_relu $end
$var wire 1 ! out_valid $end
$var wire 8 " out_data [7:0] $end
$var reg 1 # clk $end
$var reg 8 $ in_data [7:0] $end
$var reg 1 % in_valid $end
$var reg 1 & rst $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 8 ' in_data [7:0] $end
$var wire 1 % in_valid $end
$var wire 1 & rst $end
$var parameter 32 ( A_DEN $end
$var parameter 32 ) A_NUM $end
$var parameter 32 * DATA_W $end
$var parameter 32 + FRAC $end
$var reg 8 , out_data [7:0] $end
$var reg 1 ! out_valid $end
$var reg 16 - prod [15:0] $end
$var reg 16 . scaled [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 +
b1000 *
b1 )
b100 (
$end
#0
$dumpvars
bx .
bx -
bx ,
b0 '
1&
0%
b0 $
0#
bx "
x!
$end
#5000
0!
b0 "
b0 ,
1#
#10000
0#
#15000
1#
#20000
0#
b10000 $
b10000 '
1%
0&
#25000
1!
b10000 "
b10000 ,
1#
#30000
0#
b11000 $
b11000 '
#35000
b11000 "
b11000 ,
1#
#40000
0#
b11110000 $
b11110000 '
#45000
b11111100 "
b11111100 ,
b1111111111111100 .
b1111111111110000 -
1#
#50000
0#
b11101000 $
b11101000 '
#55000
b11111010 "
b11111010 ,
b1111111111111010 .
b1111111111101000 -
1#
#60000
0#
0%
#65000
0!
1#
#70000
0#
#75000
1#
#80000
0#
#85000
1#
#90000
0#
#95000
1#
#100000
0#
#105000
1#
#110000
0#
