PPA Report for shift_right_pipeline.v (Module: shift_right_pipeline)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 12
FF Count: 36
IO Count: 21
Cell Count: 110

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 984.25 MHz
Reg-to-Reg Critical Path Delay: 0.868 ns

POWER METRICS:
-------------
Total Power Consumption: 0.454 W
