Classic Timing Analyzer report for mem
Thu Oct 03 00:20:08 2019
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                           ; To                                                                                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.091 ns                                       ; DATA_IN[3]                                                                                     ; lpm_dff_1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 13.270 ns                                      ; lpm_dff_1:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                ; DATA_OUT[1]                                                                                    ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 2.324 ns                                       ; DATA_IN[0]                                                                                     ; lpm_dff_1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_to_write:inst8|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; lpm_counter_to_write:inst8|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                ;                                                                                                ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                           ; To                                                                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_to_write:inst8|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; lpm_counter_to_write:inst8|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_to_write:inst8|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; lpm_counter_to_write:inst8|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_to_write:inst8|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; lpm_counter_to_write:inst8|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_to_write:inst8|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; lpm_counter_to_write:inst8|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_to_write:inst8|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; lpm_counter_to_write:inst8|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_to_write:inst8|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; lpm_counter_to_write:inst8|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                         ;
+-------+--------------+------------+------------+-------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                              ; To Clock ;
+-------+--------------+------------+------------+-------------------------------------------------+----------+
; N/A   ; None         ; 0.091 ns   ; DATA_IN[3] ; lpm_dff_1:inst5|lpm_ff:lpm_ff_component|dffs[3] ; clk      ;
; N/A   ; None         ; -0.123 ns  ; DATA_IN[3] ; lpm_dff_1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; clk      ;
; N/A   ; None         ; -0.141 ns  ; DATA_IN[3] ; lpm_dff_1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; clk      ;
; N/A   ; None         ; -0.152 ns  ; DATA_IN[3] ; lpm_dff_1:inst4|lpm_ff:lpm_ff_component|dffs[3] ; clk      ;
; N/A   ; None         ; -0.332 ns  ; DATA_IN[4] ; lpm_dff_1:inst5|lpm_ff:lpm_ff_component|dffs[4] ; clk      ;
; N/A   ; None         ; -0.345 ns  ; DATA_IN[0] ; lpm_dff_1:inst5|lpm_ff:lpm_ff_component|dffs[0] ; clk      ;
; N/A   ; None         ; -0.382 ns  ; DATA_IN[1] ; lpm_dff_1:inst5|lpm_ff:lpm_ff_component|dffs[1] ; clk      ;
; N/A   ; None         ; -0.462 ns  ; DATA_IN[0] ; lpm_dff_1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; clk      ;
; N/A   ; None         ; -0.477 ns  ; DATA_IN[0] ; lpm_dff_1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; clk      ;
; N/A   ; None         ; -0.534 ns  ; DATA_IN[2] ; lpm_dff_1:inst5|lpm_ff:lpm_ff_component|dffs[2] ; clk      ;
; N/A   ; None         ; -0.539 ns  ; DATA_IN[2] ; lpm_dff_1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; clk      ;
; N/A   ; None         ; -0.540 ns  ; DATA_IN[6] ; lpm_dff_1:inst3|lpm_ff:lpm_ff_component|dffs[6] ; clk      ;
; N/A   ; None         ; -0.553 ns  ; DATA_IN[2] ; lpm_dff_1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; clk      ;
; N/A   ; None         ; -0.553 ns  ; DATA_IN[6] ; lpm_dff_1:inst4|lpm_ff:lpm_ff_component|dffs[6] ; clk      ;
; N/A   ; None         ; -0.556 ns  ; DATA_IN[1] ; lpm_dff_1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; clk      ;
; N/A   ; None         ; -0.560 ns  ; DATA_IN[5] ; lpm_dff_1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; clk      ;
; N/A   ; None         ; -0.567 ns  ; DATA_IN[1] ; lpm_dff_1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; clk      ;
; N/A   ; None         ; -0.569 ns  ; DATA_IN[0] ; lpm_dff_1:inst4|lpm_ff:lpm_ff_component|dffs[0] ; clk      ;
; N/A   ; None         ; -0.581 ns  ; DATA_IN[4] ; lpm_dff_1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; clk      ;
; N/A   ; None         ; -0.590 ns  ; DATA_IN[5] ; lpm_dff_1:inst4|lpm_ff:lpm_ff_component|dffs[5] ; clk      ;
; N/A   ; None         ; -0.599 ns  ; DATA_IN[4] ; lpm_dff_1:inst3|lpm_ff:lpm_ff_component|dffs[4] ; clk      ;
; N/A   ; None         ; -0.600 ns  ; DATA_IN[7] ; lpm_dff_1:inst5|lpm_ff:lpm_ff_component|dffs[7] ; clk      ;
; N/A   ; None         ; -0.637 ns  ; DATA_IN[5] ; lpm_dff_1:inst5|lpm_ff:lpm_ff_component|dffs[5] ; clk      ;
; N/A   ; None         ; -0.751 ns  ; DATA_IN[6] ; lpm_dff_1:inst5|lpm_ff:lpm_ff_component|dffs[6] ; clk      ;
; N/A   ; None         ; -0.783 ns  ; DATA_IN[2] ; lpm_dff_1:inst4|lpm_ff:lpm_ff_component|dffs[2] ; clk      ;
; N/A   ; None         ; -0.798 ns  ; DATA_IN[7] ; lpm_dff_1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; clk      ;
; N/A   ; None         ; -0.825 ns  ; DATA_IN[3] ; lpm_dff_1:inst2|lpm_ff:lpm_ff_component|dffs[3] ; clk      ;
; N/A   ; None         ; -0.831 ns  ; DATA_IN[6] ; lpm_dff_1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; clk      ;
; N/A   ; None         ; -0.906 ns  ; DATA_IN[1] ; lpm_dff_1:inst4|lpm_ff:lpm_ff_component|dffs[1] ; clk      ;
; N/A   ; None         ; -0.917 ns  ; DATA_IN[7] ; lpm_dff_1:inst3|lpm_ff:lpm_ff_component|dffs[7] ; clk      ;
; N/A   ; None         ; -0.918 ns  ; DATA_IN[3] ; lpm_dff_1:inst1|lpm_ff:lpm_ff_component|dffs[3] ; clk      ;
; N/A   ; None         ; -0.929 ns  ; DATA_IN[7] ; lpm_dff_1:inst4|lpm_ff:lpm_ff_component|dffs[7] ; clk      ;
; N/A   ; None         ; -0.942 ns  ; DATA_IN[4] ; lpm_dff_1:inst4|lpm_ff:lpm_ff_component|dffs[4] ; clk      ;
; N/A   ; None         ; -0.948 ns  ; DATA_IN[5] ; lpm_dff_1:inst3|lpm_ff:lpm_ff_component|dffs[5] ; clk      ;
; N/A   ; None         ; -1.306 ns  ; DATA_IN[1] ; lpm_dff_1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; clk      ;
; N/A   ; None         ; -1.399 ns  ; DATA_IN[1] ; lpm_dff_1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; clk      ;
; N/A   ; None         ; -1.550 ns  ; DATA_IN[6] ; lpm_dff_1:inst2|lpm_ff:lpm_ff_component|dffs[6] ; clk      ;
; N/A   ; None         ; -1.590 ns  ; DATA_IN[7] ; lpm_dff_1:inst2|lpm_ff:lpm_ff_component|dffs[7] ; clk      ;
; N/A   ; None         ; -1.615 ns  ; DATA_IN[4] ; lpm_dff_1:inst1|lpm_ff:lpm_ff_component|dffs[4] ; clk      ;
; N/A   ; None         ; -1.623 ns  ; DATA_IN[2] ; lpm_dff_1:inst1|lpm_ff:lpm_ff_component|dffs[2] ; clk      ;
; N/A   ; None         ; -1.623 ns  ; DATA_IN[4] ; lpm_dff_1:inst2|lpm_ff:lpm_ff_component|dffs[4] ; clk      ;
; N/A   ; None         ; -1.631 ns  ; DATA_IN[2] ; lpm_dff_1:inst2|lpm_ff:lpm_ff_component|dffs[2] ; clk      ;
; N/A   ; None         ; -1.699 ns  ; DATA_IN[7] ; lpm_dff_1:inst1|lpm_ff:lpm_ff_component|dffs[7] ; clk      ;
; N/A   ; None         ; -1.736 ns  ; DATA_IN[5] ; lpm_dff_1:inst1|lpm_ff:lpm_ff_component|dffs[5] ; clk      ;
; N/A   ; None         ; -1.743 ns  ; DATA_IN[5] ; lpm_dff_1:inst2|lpm_ff:lpm_ff_component|dffs[5] ; clk      ;
; N/A   ; None         ; -1.744 ns  ; DATA_IN[6] ; lpm_dff_1:inst1|lpm_ff:lpm_ff_component|dffs[6] ; clk      ;
; N/A   ; None         ; -1.815 ns  ; DATA_IN[0] ; lpm_dff_1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; clk      ;
; N/A   ; None         ; -1.823 ns  ; DATA_IN[0] ; lpm_dff_1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; clk      ;
+-------+--------------+------------+------------+-------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                           ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                           ; To          ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 13.270 ns  ; lpm_dff_1:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                ; DATA_OUT[1] ; clk        ;
; N/A   ; None         ; 13.142 ns  ; lpm_dff_1:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                ; DATA_OUT[1] ; clk        ;
; N/A   ; None         ; 12.629 ns  ; lpm_dff_1:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                ; DATA_OUT[4] ; clk        ;
; N/A   ; None         ; 12.044 ns  ; lpm_dff_1:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                ; DATA_OUT[7] ; clk        ;
; N/A   ; None         ; 11.953 ns  ; lpm_dff_1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                ; DATA_OUT[1] ; clk        ;
; N/A   ; None         ; 11.934 ns  ; lpm_dff_1:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                ; DATA_OUT[4] ; clk        ;
; N/A   ; None         ; 11.828 ns  ; lpm_dff_1:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                ; DATA_OUT[7] ; clk        ;
; N/A   ; None         ; 11.821 ns  ; lpm_dff_1:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                ; DATA_OUT[7] ; clk        ;
; N/A   ; None         ; 11.820 ns  ; lpm_dff_1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                 ; DATA_OUT[7] ; clk        ;
; N/A   ; None         ; 11.741 ns  ; lpm_dff_1:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                ; DATA_OUT[3] ; clk        ;
; N/A   ; None         ; 11.662 ns  ; lpm_dff_1:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                ; DATA_OUT[3] ; clk        ;
; N/A   ; None         ; 11.373 ns  ; lpm_dff_1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                ; DATA_OUT[0] ; clk        ;
; N/A   ; None         ; 11.274 ns  ; lpm_dff_1:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                ; DATA_OUT[2] ; clk        ;
; N/A   ; None         ; 11.214 ns  ; lpm_dff_1:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                ; DATA_OUT[1] ; clk        ;
; N/A   ; None         ; 11.205 ns  ; lpm_dff_1:inst5|lpm_ff:lpm_ff_component|dffs[7]                                                ; DATA_OUT[7] ; clk        ;
; N/A   ; None         ; 11.194 ns  ; lpm_dff_1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                ; DATA_OUT[0] ; clk        ;
; N/A   ; None         ; 11.069 ns  ; lpm_dff_1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                ; DATA_OUT[7] ; clk        ;
; N/A   ; None         ; 10.991 ns  ; lpm_dff_1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                 ; DATA_OUT[1] ; clk        ;
; N/A   ; None         ; 10.980 ns  ; lpm_dff_1:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                ; DATA_OUT[2] ; clk        ;
; N/A   ; None         ; 10.659 ns  ; lpm_dff_1:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                ; DATA_OUT[1] ; clk        ;
; N/A   ; None         ; 10.648 ns  ; lpm_dff_1:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                ; DATA_OUT[6] ; clk        ;
; N/A   ; None         ; 10.592 ns  ; lpm_dff_1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                ; DATA_OUT[5] ; clk        ;
; N/A   ; None         ; 10.586 ns  ; lpm_dff_1:inst|lpm_ff:lpm_ff_component|dffs[5]                                                 ; DATA_OUT[5] ; clk        ;
; N/A   ; None         ; 10.545 ns  ; lpm_dff_1:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                ; DATA_OUT[5] ; clk        ;
; N/A   ; None         ; 10.532 ns  ; lpm_dff_1:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                ; DATA_OUT[5] ; clk        ;
; N/A   ; None         ; 10.487 ns  ; lpm_dff_1:inst5|lpm_ff:lpm_ff_component|dffs[4]                                                ; DATA_OUT[4] ; clk        ;
; N/A   ; None         ; 10.444 ns  ; lpm_dff_1:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                ; DATA_OUT[6] ; clk        ;
; N/A   ; None         ; 10.429 ns  ; lpm_dff_1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                ; DATA_OUT[3] ; clk        ;
; N/A   ; None         ; 10.142 ns  ; lpm_dff_1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                 ; DATA_OUT[6] ; clk        ;
; N/A   ; None         ; 9.936 ns   ; lpm_dff_1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                ; DATA_OUT[0] ; clk        ;
; N/A   ; None         ; 9.892 ns   ; lpm_dff_1:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                ; DATA_OUT[3] ; clk        ;
; N/A   ; None         ; 9.890 ns   ; lpm_dff_1:inst5|lpm_ff:lpm_ff_component|dffs[5]                                                ; DATA_OUT[5] ; clk        ;
; N/A   ; None         ; 9.880 ns   ; lpm_dff_1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                ; DATA_OUT[2] ; clk        ;
; N/A   ; None         ; 9.869 ns   ; lpm_dff_1:inst5|lpm_ff:lpm_ff_component|dffs[6]                                                ; DATA_OUT[6] ; clk        ;
; N/A   ; None         ; 9.790 ns   ; lpm_dff_1:inst|lpm_ff:lpm_ff_component|dffs[4]                                                 ; DATA_OUT[4] ; clk        ;
; N/A   ; None         ; 9.771 ns   ; lpm_dff_1:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                ; DATA_OUT[4] ; clk        ;
; N/A   ; None         ; 9.770 ns   ; lpm_dff_1:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                ; DATA_OUT[5] ; clk        ;
; N/A   ; None         ; 9.620 ns   ; lpm_dff_1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                 ; DATA_OUT[2] ; clk        ;
; N/A   ; None         ; 9.618 ns   ; lpm_dff_1:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                ; DATA_OUT[0] ; clk        ;
; N/A   ; None         ; 9.599 ns   ; lpm_dff_1:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                ; DATA_OUT[6] ; clk        ;
; N/A   ; None         ; 9.587 ns   ; lpm_dff_1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                 ; DATA_OUT[0] ; clk        ;
; N/A   ; None         ; 9.547 ns   ; lpm_dff_1:inst|lpm_ff:lpm_ff_component|dffs[3]                                                 ; DATA_OUT[3] ; clk        ;
; N/A   ; None         ; 9.508 ns   ; lpm_dff_1:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                ; DATA_OUT[2] ; clk        ;
; N/A   ; None         ; 9.281 ns   ; lpm_dff_1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                ; DATA_OUT[6] ; clk        ;
; N/A   ; None         ; 9.232 ns   ; lpm_dff_1:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                ; DATA_OUT[3] ; clk        ;
; N/A   ; None         ; 9.215 ns   ; lpm_dff_1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                ; DATA_OUT[4] ; clk        ;
; N/A   ; None         ; 8.976 ns   ; lpm_dff_1:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                ; DATA_OUT[0] ; clk        ;
; N/A   ; None         ; 8.951 ns   ; lpm_dff_1:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                ; DATA_OUT[2] ; clk        ;
; N/A   ; None         ; 8.738 ns   ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; DATA_OUT[1] ; clk        ;
; N/A   ; None         ; 8.704 ns   ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; DATA_OUT[1] ; clk        ;
; N/A   ; None         ; 8.456 ns   ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; DATA_OUT[1] ; clk        ;
; N/A   ; None         ; 8.061 ns   ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; DATA_OUT[7] ; clk        ;
; N/A   ; None         ; 8.017 ns   ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; DATA_OUT[7] ; clk        ;
; N/A   ; None         ; 7.682 ns   ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; DATA_OUT[7] ; clk        ;
; N/A   ; None         ; 7.292 ns   ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; DATA_OUT[3] ; clk        ;
; N/A   ; None         ; 7.240 ns   ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; DATA_OUT[4] ; clk        ;
; N/A   ; None         ; 7.210 ns   ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; DATA_OUT[3] ; clk        ;
; N/A   ; None         ; 7.170 ns   ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; DATA_OUT[6] ; clk        ;
; N/A   ; None         ; 7.164 ns   ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; DATA_OUT[4] ; clk        ;
; N/A   ; None         ; 7.107 ns   ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; DATA_OUT[6] ; clk        ;
; N/A   ; None         ; 7.084 ns   ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; DATA_OUT[3] ; clk        ;
; N/A   ; None         ; 7.025 ns   ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; DATA_OUT[0] ; clk        ;
; N/A   ; None         ; 7.002 ns   ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; DATA_OUT[4] ; clk        ;
; N/A   ; None         ; 6.949 ns   ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; DATA_OUT[2] ; clk        ;
; N/A   ; None         ; 6.902 ns   ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; DATA_OUT[0] ; clk        ;
; N/A   ; None         ; 6.889 ns   ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; DATA_OUT[6] ; clk        ;
; N/A   ; None         ; 6.887 ns   ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; DATA_OUT[2] ; clk        ;
; N/A   ; None         ; 6.749 ns   ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; DATA_OUT[2] ; clk        ;
; N/A   ; None         ; 6.739 ns   ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; DATA_OUT[5] ; clk        ;
; N/A   ; None         ; 6.694 ns   ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; DATA_OUT[0] ; clk        ;
; N/A   ; None         ; 6.596 ns   ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; DATA_OUT[5] ; clk        ;
; N/A   ; None         ; 6.360 ns   ; lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; DATA_OUT[5] ; clk        ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------+-------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                ;
+---------------+-------------+-----------+------------+-------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                              ; To Clock ;
+---------------+-------------+-----------+------------+-------------------------------------------------+----------+
; N/A           ; None        ; 2.324 ns  ; DATA_IN[0] ; lpm_dff_1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; clk      ;
; N/A           ; None        ; 2.309 ns  ; DATA_IN[0] ; lpm_dff_1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; clk      ;
; N/A           ; None        ; 2.244 ns  ; DATA_IN[5] ; lpm_dff_1:inst2|lpm_ff:lpm_ff_component|dffs[5] ; clk      ;
; N/A           ; None        ; 2.238 ns  ; DATA_IN[6] ; lpm_dff_1:inst1|lpm_ff:lpm_ff_component|dffs[6] ; clk      ;
; N/A           ; None        ; 2.230 ns  ; DATA_IN[5] ; lpm_dff_1:inst1|lpm_ff:lpm_ff_component|dffs[5] ; clk      ;
; N/A           ; None        ; 2.193 ns  ; DATA_IN[7] ; lpm_dff_1:inst1|lpm_ff:lpm_ff_component|dffs[7] ; clk      ;
; N/A           ; None        ; 2.132 ns  ; DATA_IN[2] ; lpm_dff_1:inst2|lpm_ff:lpm_ff_component|dffs[2] ; clk      ;
; N/A           ; None        ; 2.124 ns  ; DATA_IN[4] ; lpm_dff_1:inst2|lpm_ff:lpm_ff_component|dffs[4] ; clk      ;
; N/A           ; None        ; 2.117 ns  ; DATA_IN[2] ; lpm_dff_1:inst1|lpm_ff:lpm_ff_component|dffs[2] ; clk      ;
; N/A           ; None        ; 2.109 ns  ; DATA_IN[4] ; lpm_dff_1:inst1|lpm_ff:lpm_ff_component|dffs[4] ; clk      ;
; N/A           ; None        ; 2.091 ns  ; DATA_IN[7] ; lpm_dff_1:inst2|lpm_ff:lpm_ff_component|dffs[7] ; clk      ;
; N/A           ; None        ; 2.051 ns  ; DATA_IN[6] ; lpm_dff_1:inst2|lpm_ff:lpm_ff_component|dffs[6] ; clk      ;
; N/A           ; None        ; 1.893 ns  ; DATA_IN[1] ; lpm_dff_1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; clk      ;
; N/A           ; None        ; 1.807 ns  ; DATA_IN[1] ; lpm_dff_1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; clk      ;
; N/A           ; None        ; 1.449 ns  ; DATA_IN[5] ; lpm_dff_1:inst3|lpm_ff:lpm_ff_component|dffs[5] ; clk      ;
; N/A           ; None        ; 1.435 ns  ; DATA_IN[4] ; lpm_dff_1:inst4|lpm_ff:lpm_ff_component|dffs[4] ; clk      ;
; N/A           ; None        ; 1.422 ns  ; DATA_IN[7] ; lpm_dff_1:inst4|lpm_ff:lpm_ff_component|dffs[7] ; clk      ;
; N/A           ; None        ; 1.418 ns  ; DATA_IN[7] ; lpm_dff_1:inst3|lpm_ff:lpm_ff_component|dffs[7] ; clk      ;
; N/A           ; None        ; 1.412 ns  ; DATA_IN[3] ; lpm_dff_1:inst1|lpm_ff:lpm_ff_component|dffs[3] ; clk      ;
; N/A           ; None        ; 1.399 ns  ; DATA_IN[1] ; lpm_dff_1:inst4|lpm_ff:lpm_ff_component|dffs[1] ; clk      ;
; N/A           ; None        ; 1.326 ns  ; DATA_IN[3] ; lpm_dff_1:inst2|lpm_ff:lpm_ff_component|dffs[3] ; clk      ;
; N/A           ; None        ; 1.322 ns  ; DATA_IN[6] ; lpm_dff_1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; clk      ;
; N/A           ; None        ; 1.289 ns  ; DATA_IN[7] ; lpm_dff_1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; clk      ;
; N/A           ; None        ; 1.276 ns  ; DATA_IN[2] ; lpm_dff_1:inst4|lpm_ff:lpm_ff_component|dffs[2] ; clk      ;
; N/A           ; None        ; 1.244 ns  ; DATA_IN[6] ; lpm_dff_1:inst5|lpm_ff:lpm_ff_component|dffs[6] ; clk      ;
; N/A           ; None        ; 1.130 ns  ; DATA_IN[5] ; lpm_dff_1:inst5|lpm_ff:lpm_ff_component|dffs[5] ; clk      ;
; N/A           ; None        ; 1.100 ns  ; DATA_IN[4] ; lpm_dff_1:inst3|lpm_ff:lpm_ff_component|dffs[4] ; clk      ;
; N/A           ; None        ; 1.093 ns  ; DATA_IN[7] ; lpm_dff_1:inst5|lpm_ff:lpm_ff_component|dffs[7] ; clk      ;
; N/A           ; None        ; 1.083 ns  ; DATA_IN[5] ; lpm_dff_1:inst4|lpm_ff:lpm_ff_component|dffs[5] ; clk      ;
; N/A           ; None        ; 1.072 ns  ; DATA_IN[4] ; lpm_dff_1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; clk      ;
; N/A           ; None        ; 1.068 ns  ; DATA_IN[1] ; lpm_dff_1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; clk      ;
; N/A           ; None        ; 1.062 ns  ; DATA_IN[0] ; lpm_dff_1:inst4|lpm_ff:lpm_ff_component|dffs[0] ; clk      ;
; N/A           ; None        ; 1.054 ns  ; DATA_IN[2] ; lpm_dff_1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; clk      ;
; N/A           ; None        ; 1.051 ns  ; DATA_IN[5] ; lpm_dff_1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; clk      ;
; N/A           ; None        ; 1.047 ns  ; DATA_IN[1] ; lpm_dff_1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; clk      ;
; N/A           ; None        ; 1.046 ns  ; DATA_IN[6] ; lpm_dff_1:inst4|lpm_ff:lpm_ff_component|dffs[6] ; clk      ;
; N/A           ; None        ; 1.041 ns  ; DATA_IN[6] ; lpm_dff_1:inst3|lpm_ff:lpm_ff_component|dffs[6] ; clk      ;
; N/A           ; None        ; 1.030 ns  ; DATA_IN[2] ; lpm_dff_1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; clk      ;
; N/A           ; None        ; 1.027 ns  ; DATA_IN[2] ; lpm_dff_1:inst5|lpm_ff:lpm_ff_component|dffs[2] ; clk      ;
; N/A           ; None        ; 0.978 ns  ; DATA_IN[0] ; lpm_dff_1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; clk      ;
; N/A           ; None        ; 0.953 ns  ; DATA_IN[0] ; lpm_dff_1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; clk      ;
; N/A           ; None        ; 0.875 ns  ; DATA_IN[1] ; lpm_dff_1:inst5|lpm_ff:lpm_ff_component|dffs[1] ; clk      ;
; N/A           ; None        ; 0.838 ns  ; DATA_IN[0] ; lpm_dff_1:inst5|lpm_ff:lpm_ff_component|dffs[0] ; clk      ;
; N/A           ; None        ; 0.825 ns  ; DATA_IN[4] ; lpm_dff_1:inst5|lpm_ff:lpm_ff_component|dffs[4] ; clk      ;
; N/A           ; None        ; 0.645 ns  ; DATA_IN[3] ; lpm_dff_1:inst4|lpm_ff:lpm_ff_component|dffs[3] ; clk      ;
; N/A           ; None        ; 0.642 ns  ; DATA_IN[3] ; lpm_dff_1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; clk      ;
; N/A           ; None        ; 0.614 ns  ; DATA_IN[3] ; lpm_dff_1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; clk      ;
; N/A           ; None        ; 0.402 ns  ; DATA_IN[3] ; lpm_dff_1:inst5|lpm_ff:lpm_ff_component|dffs[3] ; clk      ;
+---------------+-------------+-----------+------------+-------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Oct 03 00:20:08 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mem -c mem --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "lpm_decode_6:inst7|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3]" as buffer
    Info: Detected gated clock "lpm_decode_6:inst7|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3]" as buffer
    Info: Detected gated clock "lpm_decode_6:inst7|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]" as buffer
    Info: Detected gated clock "lpm_decode_6:inst7|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]" as buffer
    Info: Detected gated clock "lpm_decode_6:inst7|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]" as buffer
    Info: Detected gated clock "lpm_decode_6:inst7|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]" as buffer
    Info: Detected ripple clock "lpm_counter_to_write:inst8|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "lpm_counter_to_write:inst8|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "lpm_counter_to_write:inst8|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]" as buffer
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]" and destination register "lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.715 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y6_N17; Fanout = 19; REG Node = 'lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X30_Y6_N16; Fanout = 2; COMB Node = 'lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X30_Y6_N18; Fanout = 1; COMB Node = 'lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 0.618 ns; Loc. = LCCOMB_X30_Y6_N20; Fanout = 1; COMB Node = 'lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita2'
            Info: 5: + IC(0.000 ns) + CELL(0.097 ns) = 0.715 ns; Loc. = LCFF_X30_Y6_N21; Fanout = 14; REG Node = 'lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]'
            Info: Total cell delay = 0.715 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.472 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X30_Y6_N21; Fanout = 14; REG Node = 'lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]'
                Info: Total cell delay = 1.472 ns ( 59.55 % )
                Info: Total interconnect delay = 1.000 ns ( 40.45 % )
            Info: - Longest clock path from clock "clk" to source register is 2.472 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X30_Y6_N17; Fanout = 19; REG Node = 'lpm_counter_to_read:inst10|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
                Info: Total cell delay = 1.472 ns ( 59.55 % )
                Info: Total interconnect delay = 1.000 ns ( 40.45 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "lpm_dff_1:inst5|lpm_ff:lpm_ff_component|dffs[3]" (data pin = "DATA_IN[3]", clock pin = "clk") is 0.091 ns
    Info: + Longest pin to register delay is 5.820 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_V21; Fanout = 6; PIN Node = 'DATA_IN[3]'
        Info: 2: + IC(4.681 ns) + CELL(0.309 ns) = 5.820 ns; Loc. = LCFF_X30_Y6_N27; Fanout = 1; REG Node = 'lpm_dff_1:inst5|lpm_ff:lpm_ff_component|dffs[3]'
        Info: Total cell delay = 1.139 ns ( 19.57 % )
        Info: Total interconnect delay = 4.681 ns ( 80.43 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 5.819 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.624 ns) + CELL(0.712 ns) = 3.190 ns; Loc. = LCFF_X19_Y26_N1; Fanout = 8; REG Node = 'lpm_counter_to_write:inst8|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
        Info: 3: + IC(0.240 ns) + CELL(0.053 ns) = 3.483 ns; Loc. = LCCOMB_X19_Y26_N14; Fanout = 1; COMB Node = 'lpm_decode_6:inst7|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3]'
        Info: 4: + IC(1.082 ns) + CELL(0.000 ns) = 4.565 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'lpm_decode_6:inst7|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3]~clkctrl'
        Info: 5: + IC(0.636 ns) + CELL(0.618 ns) = 5.819 ns; Loc. = LCFF_X30_Y6_N27; Fanout = 1; REG Node = 'lpm_dff_1:inst5|lpm_ff:lpm_ff_component|dffs[3]'
        Info: Total cell delay = 2.237 ns ( 38.44 % )
        Info: Total interconnect delay = 3.582 ns ( 61.56 % )
Info: tco from clock "clk" to destination pin "DATA_OUT[1]" through register "lpm_dff_1:inst1|lpm_ff:lpm_ff_component|dffs[1]" is 13.270 ns
    Info: + Longest clock path from clock "clk" to source register is 7.163 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.624 ns) + CELL(0.712 ns) = 3.190 ns; Loc. = LCFF_X19_Y26_N5; Fanout = 7; REG Node = 'lpm_counter_to_write:inst8|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]'
        Info: 3: + IC(0.281 ns) + CELL(0.272 ns) = 3.743 ns; Loc. = LCCOMB_X19_Y26_N20; Fanout = 1; COMB Node = 'lpm_decode_6:inst7|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]'
        Info: 4: + IC(2.131 ns) + CELL(0.000 ns) = 5.874 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'lpm_decode_6:inst7|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl'
        Info: 5: + IC(0.671 ns) + CELL(0.618 ns) = 7.163 ns; Loc. = LCFF_X31_Y6_N31; Fanout = 1; REG Node = 'lpm_dff_1:inst1|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 2.456 ns ( 34.29 % )
        Info: Total interconnect delay = 4.707 ns ( 65.71 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 6.013 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y6_N31; Fanout = 1; REG Node = 'lpm_dff_1:inst1|lpm_ff:lpm_ff_component|dffs[1]'
        Info: 2: + IC(0.332 ns) + CELL(0.228 ns) = 0.560 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 1; COMB Node = 'lpm_mux_6:inst9|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|l3_w1_n0_mux_dataout~0'
        Info: 3: + IC(0.865 ns) + CELL(0.357 ns) = 1.782 ns; Loc. = LCCOMB_X33_Y4_N20; Fanout = 1; COMB Node = 'lpm_mux_6:inst9|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|l3_w1_n0_mux_dataout~1'
        Info: 4: + IC(2.087 ns) + CELL(2.144 ns) = 6.013 ns; Loc. = PIN_U19; Fanout = 0; PIN Node = 'DATA_OUT[1]'
        Info: Total cell delay = 2.729 ns ( 45.38 % )
        Info: Total interconnect delay = 3.284 ns ( 54.62 % )
Info: th for register "lpm_dff_1:inst2|lpm_ff:lpm_ff_component|dffs[0]" (data pin = "DATA_IN[0]", clock pin = "clk") is 2.324 ns
    Info: + Longest clock path from clock "clk" to destination register is 7.077 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.624 ns) + CELL(0.712 ns) = 3.190 ns; Loc. = LCFF_X19_Y26_N3; Fanout = 8; REG Node = 'lpm_counter_to_write:inst8|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]'
        Info: 3: + IC(0.292 ns) + CELL(0.272 ns) = 3.754 ns; Loc. = LCCOMB_X19_Y26_N18; Fanout = 1; COMB Node = 'lpm_decode_6:inst7|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]'
        Info: 4: + IC(2.057 ns) + CELL(0.000 ns) = 5.811 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'lpm_decode_6:inst7|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]~clkctrl'
        Info: 5: + IC(0.648 ns) + CELL(0.618 ns) = 7.077 ns; Loc. = LCFF_X31_Y6_N1; Fanout = 1; REG Node = 'lpm_dff_1:inst2|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 2.456 ns ( 34.70 % )
        Info: Total interconnect delay = 4.621 ns ( 65.30 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.902 ns
        Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_R5; Fanout = 6; PIN Node = 'DATA_IN[0]'
        Info: 2: + IC(3.894 ns) + CELL(0.053 ns) = 4.747 ns; Loc. = LCCOMB_X31_Y6_N0; Fanout = 1; COMB Node = 'lpm_dff_1:inst2|lpm_ff:lpm_ff_component|dffs[0]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.902 ns; Loc. = LCFF_X31_Y6_N1; Fanout = 1; REG Node = 'lpm_dff_1:inst2|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.008 ns ( 20.56 % )
        Info: Total interconnect delay = 3.894 ns ( 79.44 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Thu Oct 03 00:20:08 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


