{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1496083974927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496083974932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 19:52:54 2017 " "Processing started: Mon May 29 19:52:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496083974932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496083974932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off baseClock -c baseClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off baseClock -c baseClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496083974932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1496083975298 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1496083975298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freqDivider-Behavioral " "Found design unit 1: freqDivider-Behavioral" {  } { { "freqDivider.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/freqDivider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496083984517 ""} { "Info" "ISGN_ENTITY_NAME" "1 freqDivider " "Found entity 1: freqDivider" {  } { { "freqDivider.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/freqDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496083984517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496083984517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Bin7SegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496083984518 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496083984518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496083984518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin2BCD-Behavioral " "Found design unit 1: Bin2BCD-Behavioral" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Bin2BCD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496083984519 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD " "Found entity 1: Bin2BCD" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Bin2BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496083984519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496083984519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock-Behavioral " "Found design unit 1: Clock-Behavioral" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496083984521 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496083984521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496083984521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-v1 " "Found design unit 1: debouncer-v1" {  } { { "debouncer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/debouncer.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496083984522 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/debouncer.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496083984522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496083984522 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Clock " "Elaborating entity \"Clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1496083984562 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW Clock.vhd(469) " "VHDL Process Statement warning at Clock.vhd(469): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 469 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496083984567 "|Clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cur_sel Clock.vhd(469) " "VHDL Process Statement warning at Clock.vhd(469): signal \"cur_sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 469 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496083984567 "|Clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h2Dis Clock.vhd(473) " "VHDL Process Statement warning at Clock.vhd(473): signal \"h2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 473 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496083984567 "|Clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h2Dis1 Clock.vhd(474) " "VHDL Process Statement warning at Clock.vhd(474): signal \"h2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 474 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496083984568 "|Clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW Clock.vhd(478) " "VHDL Process Statement warning at Clock.vhd(478): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 478 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496083984568 "|Clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cur_sel Clock.vhd(478) " "VHDL Process Statement warning at Clock.vhd(478): signal \"cur_sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 478 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496083984568 "|Clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m2Dis Clock.vhd(482) " "VHDL Process Statement warning at Clock.vhd(482): signal \"m2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 482 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496083984568 "|Clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m2Dis1 Clock.vhd(483) " "VHDL Process Statement warning at Clock.vhd(483): signal \"m2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 483 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496083984568 "|Clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW Clock.vhd(487) " "VHDL Process Statement warning at Clock.vhd(487): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 487 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496083984568 "|Clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cur_sel Clock.vhd(487) " "VHDL Process Statement warning at Clock.vhd(487): signal \"cur_sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 487 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496083984568 "|Clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2Dis Clock.vhd(491) " "VHDL Process Statement warning at Clock.vhd(491): signal \"s2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 491 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496083984568 "|Clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2Dis1 Clock.vhd(492) " "VHDL Process Statement warning at Clock.vhd(492): signal \"s2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 492 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496083984568 "|Clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW Clock.vhd(496) " "VHDL Process Statement warning at Clock.vhd(496): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 496 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496083984569 "|Clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "am Clock.vhd(498) " "VHDL Process Statement warning at Clock.vhd(498): signal \"am\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 498 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496083984569 "|Clock"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[5\] Clock.vhd(33) " "Using initial value X (don't care) for net \"LEDG\[5\]\" at Clock.vhd(33)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 33 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496083984571 "|Clock"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[3\] Clock.vhd(33) " "Using initial value X (don't care) for net \"LEDG\[3\]\" at Clock.vhd(33)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 33 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496083984571 "|Clock"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[1\] Clock.vhd(33) " "Using initial value X (don't care) for net \"LEDG\[1\]\" at Clock.vhd(33)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 33 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496083984571 "|Clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin2BCD Bin2BCD:bin2BCD A:behavioral " "Elaborating entity \"Bin2BCD\" using architecture \"A:behavioral\" for hierarchy \"Bin2BCD:bin2BCD\"" {  } { { "Clock.vhd" "bin2BCD" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 49 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496083984611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:b7segH A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegDecoder:b7segH\"" {  } { { "Clock.vhd" "b7segH" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 60 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496083984613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "freqDivider freqDivider:freqDiv A:behavioral " "Elaborating entity \"freqDivider\" using architecture \"A:behavioral\" for hierarchy \"freqDivider:freqDiv\"" {  } { { "Clock.vhd" "freqDiv" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 85 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496083984615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "freqDivider freqDivider:freqDiv2 A:behavioral " "Elaborating entity \"freqDivider\" using architecture \"A:behavioral\" for hierarchy \"freqDivider:freqDiv2\"" {  } { { "Clock.vhd" "freqDiv2" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 90 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496083984616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "debouncer debouncer:db0 A:v1 " "Elaborating entity \"debouncer\" using architecture \"A:v1\" for hierarchy \"debouncer:db0\"" {  } { { "Clock.vhd" "db0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 95 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496083984617 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:bin2BCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:bin2BCD\|Mod0\"" {  } { { "Bin2BCD.vhd" "Mod0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Bin2BCD.vhd" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496083985345 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:bin2BCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:bin2BCD\|Div0\"" {  } { { "Bin2BCD.vhd" "Div0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Bin2BCD.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496083985345 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:bin2BCD\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:bin2BCD\|Mod1\"" {  } { { "Bin2BCD.vhd" "Mod1" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Bin2BCD.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496083985345 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:bin2BCD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:bin2BCD\|Div1\"" {  } { { "Bin2BCD.vhd" "Div1" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Bin2BCD.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496083985345 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:bin2BCD\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:bin2BCD\|Mod2\"" {  } { { "Bin2BCD.vhd" "Mod2" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Bin2BCD.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496083985345 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:bin2BCD\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:bin2BCD\|Div2\"" {  } { { "Bin2BCD.vhd" "Div2" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Bin2BCD.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496083985345 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1496083985345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin2BCD:bin2BCD\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Bin2BCD:bin2BCD\|lpm_divide:Mod0\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Bin2BCD.vhd" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496083985385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin2BCD:bin2BCD\|lpm_divide:Mod0 " "Instantiated megafunction \"Bin2BCD:bin2BCD\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496083985385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496083985385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496083985385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496083985385 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Bin2BCD.vhd" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496083985385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/db/lpm_divide_q9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496083985427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496083985427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496083985439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496083985439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/db/alt_u_div_i4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496083985455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496083985455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496083985500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496083985500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496083985544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496083985544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin2BCD:bin2BCD\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Bin2BCD:bin2BCD\|lpm_divide:Div0\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Bin2BCD.vhd" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496083985551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin2BCD:bin2BCD\|lpm_divide:Div0 " "Instantiated megafunction \"Bin2BCD:bin2BCD\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496083985552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496083985552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496083985552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496083985552 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Bin2BCD.vhd" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496083985552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/db/lpm_divide_jhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496083985594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496083985594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496083985607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496083985607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496083985622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496083985622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin2BCD:bin2BCD\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"Bin2BCD:bin2BCD\|lpm_divide:Mod2\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Bin2BCD.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496083985642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin2BCD:bin2BCD\|lpm_divide:Mod2 " "Instantiated megafunction \"Bin2BCD:bin2BCD\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496083985642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496083985642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496083985642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496083985642 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Bin2BCD.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496083985642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin2BCD:bin2BCD\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"Bin2BCD:bin2BCD\|lpm_divide:Div2\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Bin2BCD.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496083985651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin2BCD:bin2BCD\|lpm_divide:Div2 " "Instantiated megafunction \"Bin2BCD:bin2BCD\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496083985651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496083985651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496083985651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496083985651 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Bin2BCD.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496083985651 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1496083986263 "|Clock|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1496083986263 "|Clock|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1496083986263 "|Clock|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1496083986263 "|Clock|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1496083986263 "|Clock|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1496083986263 "|Clock|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1496083986263 "|Clock|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1496083986263 "|Clock|LEDG[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1496083986263 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1496083986385 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1496083987543 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496083987543 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496083987628 "|Clock|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase2/Clock.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496083987628 "|Clock|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1496083987628 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "726 " "Implemented 726 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1496083987628 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1496083987628 ""} { "Info" "ICUT_CUT_TM_LCELLS" "654 " "Implemented 654 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1496083987628 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1496083987628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496083987680 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 29 19:53:07 2017 " "Processing ended: Mon May 29 19:53:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496083987680 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496083987680 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496083987680 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1496083987680 ""}
