

================================================================
== Vivado HLS Report for 'f_sum'
================================================================
* Date:           Mon Dec 10 15:19:42 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls8Bit16Quant
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.244|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2161|  6721|  2161|  6721|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2160|  6720|  27 ~ 84 |          -|          -|    80|    no    |
        | + Loop 1.1  |    12|    60|  3 ~ 15  |          -|          -|     4|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 60
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	28  / (!exitcond & b5)
	15  / (!exitcond & !b5 & tmp_51)
	27  / (!exitcond & !b5 & !tmp_51)
	51  / (exitcond & b4)
	41  / (exitcond & !b4 & tmp_45)
	50  / (exitcond & !b4 & !tmp_45)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	40  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	27  / true
40 --> 
	14  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	60  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	50  / true
60 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%i7 = alloca i32"   --->   Operation 61 'alloca' 'i7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.75ns)   --->   "store i32 0, i32* %i7"   --->   Operation 62 'store' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 63 [1/1] (1.66ns)   --->   "br label %1" [../Desktop/quantTest/sum.c:234]   --->   Operation 63 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.30>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%indvars_iv1 = phi i7 [ %indvars_iv_next2, %._crit_edge5 ], [ 0, %0 ]" [../Desktop/quantTest/sum.c:234]   --->   Operation 64 'phi' 'indvars_iv1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%indvars_iv = phi i9 [ %indvars_iv_next, %._crit_edge5 ], [ 4, %0 ]" [../Desktop/quantTest/sum.c:234]   --->   Operation 65 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%iy = phi i7 [ %i, %._crit_edge5 ], [ 0, %0 ]"   --->   Operation 66 'phi' 'iy' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%b4 = phi i1 [ false, %._crit_edge5 ], [ true, %0 ]"   --->   Operation 67 'phi' 'b4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%ix = phi i10 [ %ix_6, %._crit_edge5 ], [ -1, %0 ]"   --->   Operation 68 'phi' 'ix' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.46ns)   --->   "%exitcond1 = icmp eq i7 %iy, -48" [../Desktop/quantTest/sum.c:234]   --->   Operation 69 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 80, i64 80, i64 80)"   --->   Operation 70 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.03ns)   --->   "%indvars_iv_next2 = add i7 %indvars_iv1, 1" [../Desktop/quantTest/sum.c:234]   --->   Operation 71 'add' 'indvars_iv_next2' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %15, label %2" [../Desktop/quantTest/sum.c:234]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp = trunc i10 %ix to i9" [../Desktop/quantTest/sum.c:235]   --->   Operation 73 'trunc' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 74 [11/11] (3.30ns)   --->   "%tmp_31 = urem i7 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:237]   --->   Operation 74 'urem' 'tmp_31' <Predicate = (!exitcond1)> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (2.12ns)   --->   "%ix_6 = add i10 5, %ix" [../Desktop/quantTest/sum.c:236]   --->   Operation 75 'add' 'ix_6' <Predicate = (!exitcond1)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "ret void" [../Desktop/quantTest/sum.c:292]   --->   Operation 76 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.30>
ST_3 : Operation 77 [10/11] (3.30ns)   --->   "%tmp_31 = urem i7 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:237]   --->   Operation 77 'urem' 'tmp_31' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.30>
ST_4 : Operation 78 [9/11] (3.30ns)   --->   "%tmp_31 = urem i7 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:237]   --->   Operation 78 'urem' 'tmp_31' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.30>
ST_5 : Operation 79 [8/11] (3.30ns)   --->   "%tmp_31 = urem i7 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:237]   --->   Operation 79 'urem' 'tmp_31' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.30>
ST_6 : Operation 80 [7/11] (3.30ns)   --->   "%tmp_31 = urem i7 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:237]   --->   Operation 80 'urem' 'tmp_31' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.30>
ST_7 : Operation 81 [6/11] (3.30ns)   --->   "%tmp_31 = urem i7 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:237]   --->   Operation 81 'urem' 'tmp_31' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.30>
ST_8 : Operation 82 [5/11] (3.30ns)   --->   "%tmp_31 = urem i7 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:237]   --->   Operation 82 'urem' 'tmp_31' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.30>
ST_9 : Operation 83 [4/11] (3.30ns)   --->   "%tmp_31 = urem i7 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:237]   --->   Operation 83 'urem' 'tmp_31' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.30>
ST_10 : Operation 84 [1/1] (2.11ns)   --->   "%ixstart_cast = add i9 1, %tmp" [../Desktop/quantTest/sum.c:235]   --->   Operation 84 'add' 'ixstart_cast' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [3/11] (3.30ns)   --->   "%tmp_31 = urem i7 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:237]   --->   Operation 85 'urem' 'tmp_31' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.18>
ST_11 : Operation 86 [2/11] (3.30ns)   --->   "%tmp_31 = urem i7 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:237]   --->   Operation 86 'urem' 'tmp_31' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%zext_cast = zext i9 %ixstart_cast to i20" [../Desktop/quantTest/sum.c:237]   --->   Operation 87 'zext' 'zext_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (7.18ns)   --->   "%mul = mul i20 656, %zext_cast" [../Desktop/quantTest/sum.c:237]   --->   Operation 88 'mul' 'mul' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 7.76>
ST_12 : Operation 89 [1/11] (3.30ns)   --->   "%tmp_31 = urem i7 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:237]   --->   Operation 89 'urem' 'tmp_31' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp_65 = shl i7 %tmp_31, 4" [../Desktop/quantTest/sum.c:237]   --->   Operation 90 'shl' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp_76 = call i6 @_ssdm_op_PartSelect.i6.i20.i32.i32(i20 %mul, i32 14, i32 19)" [../Desktop/quantTest/sum.c:237]   --->   Operation 91 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp_99_cast = sext i6 %tmp_76 to i7" [../Desktop/quantTest/sum.c:237]   --->   Operation 92 'sext' 'tmp_99_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (2.03ns) (out node of the LUT)   --->   "%tmp_s = add i7 %tmp_65, %tmp_99_cast" [../Desktop/quantTest/sum.c:237]   --->   Operation 93 'add' 'tmp_s' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_40 = zext i7 %tmp_s to i64" [../Desktop/quantTest/sum.c:237]   --->   Operation 94 'zext' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%X_addr = getelementptr [400 x i1]* %X, i64 0, i64 %tmp_40" [../Desktop/quantTest/sum.c:237]   --->   Operation 95 'getelementptr' 'X_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [2/2] (2.43ns)   --->   "%s = load i1* %X_addr, align 1" [../Desktop/quantTest/sum.c:237]   --->   Operation 96 'load' 's' <Predicate = true> <Delay = 2.43> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 80> <RAM>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 97 [1/2] (2.43ns)   --->   "%s = load i1* %X_addr, align 1" [../Desktop/quantTest/sum.c:237]   --->   Operation 97 'load' 's' <Predicate = true> <Delay = 2.43> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 80> <RAM>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%s11_cast = zext i1 %s to i64" [../Desktop/quantTest/sum.c:238]   --->   Operation 98 'zext' 's11_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (1.66ns)   --->   "br label %3" [../Desktop/quantTest/sum.c:246]   --->   Operation 99 'br' <Predicate = true> <Delay = 1.66>

State 14 <SV = 13> <Delay = 7.68>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%s_1 = phi i64 [ %s11_cast, %2 ], [ %s_2, %._crit_edge ]"   --->   Operation 100 'phi' 's_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%ixstart = phi i32 [ 0, %2 ], [ %ixstart_5, %._crit_edge ]" [../Desktop/quantTest/sum.c:253]   --->   Operation 101 'phi' 'ixstart' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%ix_1 = phi i9 [ %ixstart_cast, %2 ], [ %ix_7, %._crit_edge ]"   --->   Operation 102 'phi' 'ix_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%b5 = phi i1 [ true, %2 ], [ false, %._crit_edge ]"   --->   Operation 103 'phi' 'b5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (1.58ns)   --->   "%exitcond = icmp eq i9 %ix_1, %indvars_iv" [../Desktop/quantTest/sum.c:246]   --->   Operation 104 'icmp' 'exitcond' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 105 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %10, label %4" [../Desktop/quantTest/sum.c:246]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (2.11ns)   --->   "%ix_7 = add i9 %ix_1, 1" [../Desktop/quantTest/sum.c:247]   --->   Operation 107 'add' 'ix_7' <Predicate = (!exitcond)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %b5, label %5, label %6" [../Desktop/quantTest/sum.c:251]   --->   Operation 108 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (2.43ns)   --->   "%tmp_51 = icmp sgt i32 %ixstart, 2147483567" [../Desktop/quantTest/sum.c:254]   --->   Operation 109 'icmp' 'tmp_51' <Predicate = (!exitcond & !b5)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %tmp_51, label %7, label %8" [../Desktop/quantTest/sum.c:254]   --->   Operation 110 'br' <Predicate = (!exitcond & !b5)> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (2.70ns)   --->   "%ixstart_11 = add nsw i32 %ixstart, 80" [../Desktop/quantTest/sum.c:257]   --->   Operation 111 'add' 'ixstart_11' <Predicate = (!exitcond & !b5 & !tmp_51)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [1/1] (2.43ns)   --->   "%tmp_57 = icmp sgt i32 %ixstart_11, 399" [../Desktop/quantTest/sum.c:258]   --->   Operation 112 'icmp' 'tmp_57' <Predicate = (!exitcond & !b5 & !tmp_51)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 113 [1/1] (1.75ns)   --->   "br i1 %tmp_57, label %9, label %._crit_edge" [../Desktop/quantTest/sum.c:258]   --->   Operation 113 'br' <Predicate = (!exitcond & !b5 & !tmp_51)> <Delay = 1.75>
ST_14 : Operation 114 [1/1] (2.70ns)   --->   "%ixstart_12 = add nsw i32 %ixstart, -304" [../Desktop/quantTest/sum.c:259]   --->   Operation 114 'add' 'ixstart_12' <Predicate = (!exitcond & !b5 & !tmp_51 & tmp_57)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 115 [1/1] (2.43ns)   --->   "%tmp_59 = icmp sgt i32 %ixstart_12, 79" [../Desktop/quantTest/sum.c:260]   --->   Operation 115 'icmp' 'tmp_59' <Predicate = (!exitcond & !b5 & !tmp_51 & tmp_57)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 116 [1/1] (2.70ns)   --->   "%ixstart_13 = add nsw i32 %ixstart, -383" [../Desktop/quantTest/sum.c:261]   --->   Operation 116 'add' 'ixstart_13' <Predicate = (!exitcond & !b5 & !tmp_51 & tmp_57)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [1/1] (0.79ns)   --->   "%p_s = select i1 %tmp_59, i32 %ixstart_13, i32 %ixstart_12" [../Desktop/quantTest/sum.c:260]   --->   Operation 117 'select' 'p_s' <Predicate = (!exitcond & !b5 & !tmp_51 & tmp_57)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 118 [1/1] (1.75ns)   --->   "br label %._crit_edge" [../Desktop/quantTest/sum.c:263]   --->   Operation 118 'br' <Predicate = (!exitcond & !b5 & !tmp_51 & tmp_57)> <Delay = 1.75>
ST_14 : Operation 119 [13/13] (3.45ns)   --->   "%tmp_54 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 119 'urem' 'tmp_54' <Predicate = (!exitcond & !b5 & tmp_51)> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [13/13] (3.45ns)   --->   "%tmp_47 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 120 'urem' 'tmp_47' <Predicate = (!exitcond & b5)> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %b4, label %11, label %12" [../Desktop/quantTest/sum.c:278]   --->   Operation 121 'br' <Predicate = (exitcond)> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%i7_load = load i32* %i7" [../Desktop/quantTest/sum.c:281]   --->   Operation 122 'load' 'i7_load' <Predicate = (exitcond & !b4)> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (2.43ns)   --->   "%tmp_45 = icmp sgt i32 %i7_load, 2147483631" [../Desktop/quantTest/sum.c:281]   --->   Operation 123 'icmp' 'tmp_45' <Predicate = (exitcond & !b4)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %tmp_45, label %13, label %14" [../Desktop/quantTest/sum.c:281]   --->   Operation 124 'br' <Predicate = (exitcond & !b4)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (2.70ns)   --->   "%i23_2 = add nsw i32 %i7_load, 16" [../Desktop/quantTest/sum.c:284]   --->   Operation 125 'add' 'i23_2' <Predicate = (exitcond & !b4 & !tmp_45)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (2.43ns)   --->   "%tmp_53 = icmp sgt i32 %i23_2, 79" [../Desktop/quantTest/sum.c:285]   --->   Operation 126 'icmp' 'tmp_53' <Predicate = (exitcond & !b4 & !tmp_45)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 127 [1/1] (2.70ns)   --->   "%i23_3 = add nsw i32 %i7_load, -63" [../Desktop/quantTest/sum.c:286]   --->   Operation 127 'add' 'i23_3' <Predicate = (exitcond & !b4 & !tmp_45)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (0.79ns)   --->   "%p_3 = select i1 %tmp_53, i32 %i23_3, i32 %i23_2" [../Desktop/quantTest/sum.c:285]   --->   Operation 128 'select' 'p_3' <Predicate = (exitcond & !b4 & !tmp_45)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 129 [1/1] (1.75ns)   --->   "store i32 %p_3, i32* %i7" [../Desktop/quantTest/sum.c:285]   --->   Operation 129 'store' <Predicate = (exitcond & !b4 & !tmp_45)> <Delay = 1.75>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "br label %._crit_edge5"   --->   Operation 130 'br' <Predicate = (exitcond & !b4 & !tmp_45)> <Delay = 0.00>
ST_14 : Operation 131 [11/11] (3.30ns)   --->   "%tmp_52 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:282]   --->   Operation 131 'urem' 'tmp_52' <Predicate = (exitcond & !b4 & tmp_45)> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 132 [11/11] (3.30ns)   --->   "%tmp_43 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:280]   --->   Operation 132 'urem' 'tmp_43' <Predicate = (exitcond & b4)> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.18>
ST_15 : Operation 133 [12/13] (3.45ns)   --->   "%tmp_54 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 133 'urem' 'tmp_54' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%zext4_cast = zext i9 %ix_7 to i20" [../Desktop/quantTest/sum.c:255]   --->   Operation 134 'zext' 'zext4_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (7.18ns)   --->   "%mul3 = mul i20 820, %zext4_cast" [../Desktop/quantTest/sum.c:255]   --->   Operation 135 'mul' 'mul3' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_45_cast = call i7 @_ssdm_op_PartSelect.i7.i20.i32.i32(i20 %mul3, i32 12, i32 18)" [../Desktop/quantTest/sum.c:255]   --->   Operation 136 'partselect' 'tmp_45_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (7.18ns)   --->   "%mul9 = mul i20 656, %zext4_cast" [../Desktop/quantTest/sum.c:255]   --->   Operation 137 'mul' 'mul9' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_89 = call i6 @_ssdm_op_PartSelect.i6.i20.i32.i32(i20 %mul9, i32 14, i32 19)" [../Desktop/quantTest/sum.c:255]   --->   Operation 138 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 3.45>
ST_16 : Operation 139 [11/13] (3.45ns)   --->   "%tmp_54 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 139 'urem' 'tmp_54' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 140 [11/11] (3.30ns)   --->   "%tmp_46 = urem i7 %tmp_45_cast, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 140 'urem' 'tmp_46' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.45>
ST_17 : Operation 141 [10/13] (3.45ns)   --->   "%tmp_54 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 141 'urem' 'tmp_54' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 142 [10/11] (3.30ns)   --->   "%tmp_46 = urem i7 %tmp_45_cast, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 142 'urem' 'tmp_46' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.45>
ST_18 : Operation 143 [9/13] (3.45ns)   --->   "%tmp_54 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 143 'urem' 'tmp_54' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 144 [9/11] (3.30ns)   --->   "%tmp_46 = urem i7 %tmp_45_cast, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 144 'urem' 'tmp_46' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.45>
ST_19 : Operation 145 [8/13] (3.45ns)   --->   "%tmp_54 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 145 'urem' 'tmp_54' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 146 [8/11] (3.30ns)   --->   "%tmp_46 = urem i7 %tmp_45_cast, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 146 'urem' 'tmp_46' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.45>
ST_20 : Operation 147 [7/13] (3.45ns)   --->   "%tmp_54 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 147 'urem' 'tmp_54' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 148 [7/11] (3.30ns)   --->   "%tmp_46 = urem i7 %tmp_45_cast, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 148 'urem' 'tmp_46' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.45>
ST_21 : Operation 149 [6/13] (3.45ns)   --->   "%tmp_54 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 149 'urem' 'tmp_54' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 150 [6/11] (3.30ns)   --->   "%tmp_46 = urem i7 %tmp_45_cast, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 150 'urem' 'tmp_46' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.45>
ST_22 : Operation 151 [5/13] (3.45ns)   --->   "%tmp_54 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 151 'urem' 'tmp_54' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 152 [5/11] (3.30ns)   --->   "%tmp_46 = urem i7 %tmp_45_cast, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 152 'urem' 'tmp_46' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.45>
ST_23 : Operation 153 [4/13] (3.45ns)   --->   "%tmp_54 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 153 'urem' 'tmp_54' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 154 [4/11] (3.30ns)   --->   "%tmp_46 = urem i7 %tmp_45_cast, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 154 'urem' 'tmp_46' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.45>
ST_24 : Operation 155 [3/13] (3.45ns)   --->   "%tmp_54 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 155 'urem' 'tmp_54' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 156 [3/11] (3.30ns)   --->   "%tmp_46 = urem i7 %tmp_45_cast, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 156 'urem' 'tmp_46' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.45>
ST_25 : Operation 157 [2/13] (3.45ns)   --->   "%tmp_54 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 157 'urem' 'tmp_54' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 158 [2/11] (3.30ns)   --->   "%tmp_46 = urem i7 %tmp_45_cast, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 158 'urem' 'tmp_46' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.09>
ST_26 : Operation 159 [1/13] (3.45ns)   --->   "%tmp_54 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 159 'urem' 'tmp_54' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_86 = trunc i9 %tmp_54 to i4" [../Desktop/quantTest/sum.c:255]   --->   Operation 160 'trunc' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_87 = trunc i9 %tmp_54 to i3" [../Desktop/quantTest/sum.c:255]   --->   Operation 161 'trunc' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_44 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_87, i2 0)" [../Desktop/quantTest/sum.c:255]   --->   Operation 162 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 163 [1/11] (3.30ns)   --->   "%tmp_46 = urem i7 %tmp_45_cast, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 163 'urem' 'tmp_46' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_88 = trunc i7 %tmp_46 to i4" [../Desktop/quantTest/sum.c:255]   --->   Operation 164 'trunc' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 165 [1/1] (1.77ns)   --->   "%tmp2 = add i4 %tmp_88, %tmp_86" [../Desktop/quantTest/sum.c:255]   --->   Operation 165 'add' 'tmp2' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 166 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i4 %tmp2 to i5" [../Desktop/quantTest/sum.c:255]   --->   Operation 166 'zext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 167 [1/1] (1.86ns)   --->   "%tmp_55 = add i5 %tmp_44, %tmp2_cast" [../Desktop/quantTest/sum.c:255]   --->   Operation 167 'add' 'tmp_55' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.30>
ST_27 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_56 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_55, i4 0)" [../Desktop/quantTest/sum.c:255]   --->   Operation 168 'bitconcatenate' 'tmp_56' <Predicate = (!b5 & tmp_51)> <Delay = 0.00>
ST_27 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_49 = sext i6 %tmp_89 to i9" [../Desktop/quantTest/sum.c:255]   --->   Operation 169 'sext' 'tmp_49' <Predicate = (!b5 & tmp_51)> <Delay = 0.00>
ST_27 : Operation 170 [1/1] (2.11ns)   --->   "%ixstart_10 = add i9 %tmp_49, %tmp_56" [../Desktop/quantTest/sum.c:255]   --->   Operation 170 'add' 'ixstart_10' <Predicate = (!b5 & tmp_51)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 171 [1/1] (0.00ns)   --->   "%ixstart_15_cast = zext i9 %ixstart_10 to i32" [../Desktop/quantTest/sum.c:255]   --->   Operation 171 'zext' 'ixstart_15_cast' <Predicate = (!b5 & tmp_51)> <Delay = 0.00>
ST_27 : Operation 172 [1/1] (1.75ns)   --->   "br label %._crit_edge" [../Desktop/quantTest/sum.c:256]   --->   Operation 172 'br' <Predicate = (!b5 & tmp_51)> <Delay = 1.75>
ST_27 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_50 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_48, i4 0)" [../Desktop/quantTest/sum.c:253]   --->   Operation 173 'bitconcatenate' 'tmp_50' <Predicate = (b5)> <Delay = 0.00>
ST_27 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_41 = sext i6 %tmp_83 to i9" [../Desktop/quantTest/sum.c:253]   --->   Operation 174 'sext' 'tmp_41' <Predicate = (b5)> <Delay = 0.00>
ST_27 : Operation 175 [1/1] (2.11ns)   --->   "%ixstart_9 = add i9 %tmp_41, %tmp_50" [../Desktop/quantTest/sum.c:253]   --->   Operation 175 'add' 'ixstart_9' <Predicate = (b5)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 176 [1/1] (0.00ns)   --->   "%ixstart_14_cast = zext i9 %ixstart_9 to i32" [../Desktop/quantTest/sum.c:253]   --->   Operation 176 'zext' 'ixstart_14_cast' <Predicate = (b5)> <Delay = 0.00>
ST_27 : Operation 177 [1/1] (1.75ns)   --->   "br label %._crit_edge" [../Desktop/quantTest/sum.c:254]   --->   Operation 177 'br' <Predicate = (b5)> <Delay = 1.75>
ST_27 : Operation 178 [1/1] (0.00ns)   --->   "%ixstart_5 = phi i32 [ %ixstart_14_cast, %5 ], [ %ixstart_15_cast, %7 ], [ %p_s, %9 ], [ %ixstart_11, %8 ]"   --->   Operation 178 'phi' 'ixstart_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_60 = sext i32 %ixstart_5 to i64" [../Desktop/quantTest/sum.c:266]   --->   Operation 179 'sext' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 180 [1/1] (0.00ns)   --->   "%X_addr_3 = getelementptr [400 x i1]* %X, i64 0, i64 %tmp_60" [../Desktop/quantTest/sum.c:266]   --->   Operation 180 'getelementptr' 'X_addr_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 181 [2/2] (2.43ns)   --->   "%X_load = load i1* %X_addr_3, align 1" [../Desktop/quantTest/sum.c:266]   --->   Operation 181 'load' 'X_load' <Predicate = true> <Delay = 2.43> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 80> <RAM>

State 28 <SV = 14> <Delay = 7.18>
ST_28 : Operation 182 [12/13] (3.45ns)   --->   "%tmp_47 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 182 'urem' 'tmp_47' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 183 [1/1] (0.00ns)   --->   "%zext5_cast = zext i9 %ix_7 to i20" [../Desktop/quantTest/sum.c:253]   --->   Operation 183 'zext' 'zext5_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 184 [1/1] (7.18ns)   --->   "%mul6 = mul i20 820, %zext5_cast" [../Desktop/quantTest/sum.c:253]   --->   Operation 184 'mul' 'mul6' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_37_cast = call i7 @_ssdm_op_PartSelect.i7.i20.i32.i32(i20 %mul6, i32 12, i32 18)" [../Desktop/quantTest/sum.c:253]   --->   Operation 185 'partselect' 'tmp_37_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 186 [1/1] (7.18ns)   --->   "%mul4 = mul i20 656, %zext5_cast" [../Desktop/quantTest/sum.c:253]   --->   Operation 186 'mul' 'mul4' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_83 = call i6 @_ssdm_op_PartSelect.i6.i20.i32.i32(i20 %mul4, i32 14, i32 19)" [../Desktop/quantTest/sum.c:253]   --->   Operation 187 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>

State 29 <SV = 15> <Delay = 3.45>
ST_29 : Operation 188 [11/13] (3.45ns)   --->   "%tmp_47 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 188 'urem' 'tmp_47' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 189 [11/11] (3.30ns)   --->   "%tmp_38 = urem i7 %tmp_37_cast, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 189 'urem' 'tmp_38' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 16> <Delay = 3.45>
ST_30 : Operation 190 [10/13] (3.45ns)   --->   "%tmp_47 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 190 'urem' 'tmp_47' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 191 [10/11] (3.30ns)   --->   "%tmp_38 = urem i7 %tmp_37_cast, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 191 'urem' 'tmp_38' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 17> <Delay = 3.45>
ST_31 : Operation 192 [9/13] (3.45ns)   --->   "%tmp_47 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 192 'urem' 'tmp_47' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 193 [9/11] (3.30ns)   --->   "%tmp_38 = urem i7 %tmp_37_cast, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 193 'urem' 'tmp_38' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 18> <Delay = 3.45>
ST_32 : Operation 194 [8/13] (3.45ns)   --->   "%tmp_47 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 194 'urem' 'tmp_47' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 195 [8/11] (3.30ns)   --->   "%tmp_38 = urem i7 %tmp_37_cast, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 195 'urem' 'tmp_38' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 19> <Delay = 3.45>
ST_33 : Operation 196 [7/13] (3.45ns)   --->   "%tmp_47 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 196 'urem' 'tmp_47' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 197 [7/11] (3.30ns)   --->   "%tmp_38 = urem i7 %tmp_37_cast, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 197 'urem' 'tmp_38' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 20> <Delay = 3.45>
ST_34 : Operation 198 [6/13] (3.45ns)   --->   "%tmp_47 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 198 'urem' 'tmp_47' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 199 [6/11] (3.30ns)   --->   "%tmp_38 = urem i7 %tmp_37_cast, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 199 'urem' 'tmp_38' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 21> <Delay = 3.45>
ST_35 : Operation 200 [5/13] (3.45ns)   --->   "%tmp_47 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 200 'urem' 'tmp_47' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 201 [5/11] (3.30ns)   --->   "%tmp_38 = urem i7 %tmp_37_cast, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 201 'urem' 'tmp_38' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 22> <Delay = 3.45>
ST_36 : Operation 202 [4/13] (3.45ns)   --->   "%tmp_47 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 202 'urem' 'tmp_47' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 203 [4/11] (3.30ns)   --->   "%tmp_38 = urem i7 %tmp_37_cast, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 203 'urem' 'tmp_38' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 23> <Delay = 3.45>
ST_37 : Operation 204 [3/13] (3.45ns)   --->   "%tmp_47 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 204 'urem' 'tmp_47' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 205 [3/11] (3.30ns)   --->   "%tmp_38 = urem i7 %tmp_37_cast, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 205 'urem' 'tmp_38' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 24> <Delay = 3.45>
ST_38 : Operation 206 [2/13] (3.45ns)   --->   "%tmp_47 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 206 'urem' 'tmp_47' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 207 [2/11] (3.30ns)   --->   "%tmp_38 = urem i7 %tmp_37_cast, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 207 'urem' 'tmp_38' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 25> <Delay = 7.09>
ST_39 : Operation 208 [1/13] (3.45ns)   --->   "%tmp_47 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 208 'urem' 'tmp_47' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_80 = trunc i9 %tmp_47 to i4" [../Desktop/quantTest/sum.c:253]   --->   Operation 209 'trunc' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_81 = trunc i9 %tmp_47 to i3" [../Desktop/quantTest/sum.c:253]   --->   Operation 210 'trunc' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_36 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_81, i2 0)" [../Desktop/quantTest/sum.c:253]   --->   Operation 211 'bitconcatenate' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 212 [1/11] (3.30ns)   --->   "%tmp_38 = urem i7 %tmp_37_cast, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 212 'urem' 'tmp_38' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_82 = trunc i7 %tmp_38 to i4" [../Desktop/quantTest/sum.c:253]   --->   Operation 213 'trunc' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 214 [1/1] (1.77ns)   --->   "%tmp1 = add i4 %tmp_82, %tmp_80" [../Desktop/quantTest/sum.c:253]   --->   Operation 214 'add' 'tmp1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 215 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i4 %tmp1 to i5" [../Desktop/quantTest/sum.c:253]   --->   Operation 215 'zext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 216 [1/1] (1.86ns)   --->   "%tmp_48 = add i5 %tmp_36, %tmp1_cast" [../Desktop/quantTest/sum.c:253]   --->   Operation 216 'add' 'tmp_48' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 27> <Delay = 6.98>
ST_40 : Operation 217 [1/2] (2.43ns)   --->   "%X_load = load i1* %X_addr_3, align 1" [../Desktop/quantTest/sum.c:266]   --->   Operation 217 'load' 'X_load' <Predicate = true> <Delay = 2.43> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 80> <RAM>
ST_40 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_61 = zext i1 %X_load to i64" [../Desktop/quantTest/sum.c:266]   --->   Operation 218 'zext' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_62 = zext i1 %X_load to i35" [../Desktop/quantTest/sum.c:266]   --->   Operation 219 'zext' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_90 = trunc i64 %s_1 to i35" [../Desktop/quantTest/sum.c:238]   --->   Operation 220 'trunc' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_63 = zext i1 %X_load to i34" [../Desktop/quantTest/sum.c:266]   --->   Operation 221 'zext' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_91 = trunc i64 %s_1 to i34" [../Desktop/quantTest/sum.c:238]   --->   Operation 222 'trunc' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 223 [1/1] (3.56ns)   --->   "%s_9 = add nsw i64 %tmp_61, %s_1" [../Desktop/quantTest/sum.c:266]   --->   Operation 223 'add' 's_9' <Predicate = true> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 224 [1/1] (2.74ns)   --->   "%s_10 = add i34 %tmp_91, %tmp_63" [../Desktop/quantTest/sum.c:266]   --->   Operation 224 'add' 's_10' <Predicate = true> <Delay = 2.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 225 [1/1] (2.76ns)   --->   "%s_12_cast = add i35 %tmp_90, %tmp_62" [../Desktop/quantTest/sum.c:266]   --->   Operation 225 'add' 's_12_cast' <Predicate = true> <Delay = 2.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node s_2)   --->   "%tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %s_12_cast, i32 34)" [../Desktop/quantTest/sum.c:267]   --->   Operation 226 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node s_2)   --->   "%s_3 = or i64 %s_9, -17179869184" [../Desktop/quantTest/sum.c:268]   --->   Operation 227 'or' 's_3' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node s_2)   --->   "%s_14_cast = zext i34 %s_10 to i64" [../Desktop/quantTest/sum.c:270]   --->   Operation 228 'zext' 's_14_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 229 [1/1] (0.98ns) (out node of the LUT)   --->   "%s_2 = select i1 %tmp_92, i64 %s_3, i64 %s_14_cast" [../Desktop/quantTest/sum.c:267]   --->   Operation 229 'select' 's_2' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 230 [1/1] (0.00ns)   --->   "br label %3" [../Desktop/quantTest/sum.c:246]   --->   Operation 230 'br' <Predicate = true> <Delay = 0.00>

State 41 <SV = 14> <Delay = 3.30>
ST_41 : Operation 231 [10/11] (3.30ns)   --->   "%tmp_52 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:282]   --->   Operation 231 'urem' 'tmp_52' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 15> <Delay = 3.30>
ST_42 : Operation 232 [9/11] (3.30ns)   --->   "%tmp_52 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:282]   --->   Operation 232 'urem' 'tmp_52' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 16> <Delay = 3.30>
ST_43 : Operation 233 [8/11] (3.30ns)   --->   "%tmp_52 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:282]   --->   Operation 233 'urem' 'tmp_52' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 17> <Delay = 3.30>
ST_44 : Operation 234 [7/11] (3.30ns)   --->   "%tmp_52 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:282]   --->   Operation 234 'urem' 'tmp_52' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 18> <Delay = 3.30>
ST_45 : Operation 235 [6/11] (3.30ns)   --->   "%tmp_52 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:282]   --->   Operation 235 'urem' 'tmp_52' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 19> <Delay = 3.30>
ST_46 : Operation 236 [5/11] (3.30ns)   --->   "%tmp_52 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:282]   --->   Operation 236 'urem' 'tmp_52' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 20> <Delay = 3.30>
ST_47 : Operation 237 [4/11] (3.30ns)   --->   "%tmp_52 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:282]   --->   Operation 237 'urem' 'tmp_52' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 21> <Delay = 3.30>
ST_48 : Operation 238 [3/11] (3.30ns)   --->   "%tmp_52 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:282]   --->   Operation 238 'urem' 'tmp_52' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 22> <Delay = 3.30>
ST_49 : Operation 239 [2/11] (3.30ns)   --->   "%tmp_52 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:282]   --->   Operation 239 'urem' 'tmp_52' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 23> <Delay = 8.24>
ST_50 : Operation 240 [1/11] (3.30ns)   --->   "%tmp_52 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:282]   --->   Operation 240 'urem' 'tmp_52' <Predicate = (!b4 & tmp_45)> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node i23_1)   --->   "%tmp_84 = shl i7 %tmp_52, 4" [../Desktop/quantTest/sum.c:282]   --->   Operation 241 'shl' 'tmp_84' <Predicate = (!b4 & tmp_45)> <Delay = 0.00>
ST_50 : Operation 242 [1/1] (0.00ns)   --->   "%zext2_cast = zext i7 %iy to i16" [../Desktop/quantTest/sum.c:282]   --->   Operation 242 'zext' 'zext2_cast' <Predicate = (!b4 & tmp_45)> <Delay = 0.00>
ST_50 : Operation 243 [1/1] (4.46ns)   --->   "%mul2 = mul i16 205, %zext2_cast" [../Desktop/quantTest/sum.c:282]   --->   Operation 243 'mul' 'mul2' <Predicate = (!b4 & tmp_45)> <Delay = 4.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node i23_1)   --->   "%tmp_85 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %mul2, i32 10, i32 15)" [../Desktop/quantTest/sum.c:282]   --->   Operation 244 'partselect' 'tmp_85' <Predicate = (!b4 & tmp_45)> <Delay = 0.00>
ST_50 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node i23_1)   --->   "%tmp_42 = sext i6 %tmp_85 to i7" [../Desktop/quantTest/sum.c:282]   --->   Operation 245 'sext' 'tmp_42' <Predicate = (!b4 & tmp_45)> <Delay = 0.00>
ST_50 : Operation 246 [1/1] (2.03ns) (out node of the LUT)   --->   "%i23_1 = add i7 %tmp_84, %tmp_42" [../Desktop/quantTest/sum.c:282]   --->   Operation 246 'add' 'i23_1' <Predicate = (!b4 & tmp_45)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 247 [1/1] (0.00ns)   --->   "%i23_1_cast = zext i7 %i23_1 to i32" [../Desktop/quantTest/sum.c:282]   --->   Operation 247 'zext' 'i23_1_cast' <Predicate = (!b4 & tmp_45)> <Delay = 0.00>
ST_50 : Operation 248 [1/1] (1.75ns)   --->   "store i32 %i23_1_cast, i32* %i7" [../Desktop/quantTest/sum.c:282]   --->   Operation 248 'store' <Predicate = (!b4 & tmp_45)> <Delay = 1.75>
ST_50 : Operation 249 [1/1] (0.00ns)   --->   "br label %._crit_edge5" [../Desktop/quantTest/sum.c:283]   --->   Operation 249 'br' <Predicate = (!b4 & tmp_45)> <Delay = 0.00>
ST_50 : Operation 250 [1/11] (3.30ns)   --->   "%tmp_43 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:280]   --->   Operation 250 'urem' 'tmp_43' <Predicate = (b4)> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node i23)   --->   "%tmp_78 = shl i7 %tmp_43, 4" [../Desktop/quantTest/sum.c:280]   --->   Operation 251 'shl' 'tmp_78' <Predicate = (b4)> <Delay = 0.00>
ST_50 : Operation 252 [1/1] (0.00ns)   --->   "%zext1_cast = zext i7 %iy to i16" [../Desktop/quantTest/sum.c:280]   --->   Operation 252 'zext' 'zext1_cast' <Predicate = (b4)> <Delay = 0.00>
ST_50 : Operation 253 [1/1] (4.46ns)   --->   "%mul1 = mul i16 205, %zext1_cast" [../Desktop/quantTest/sum.c:280]   --->   Operation 253 'mul' 'mul1' <Predicate = (b4)> <Delay = 4.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node i23)   --->   "%tmp_79 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %mul1, i32 10, i32 15)" [../Desktop/quantTest/sum.c:280]   --->   Operation 254 'partselect' 'tmp_79' <Predicate = (b4)> <Delay = 0.00>
ST_50 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node i23)   --->   "%tmp_34 = sext i6 %tmp_79 to i7" [../Desktop/quantTest/sum.c:280]   --->   Operation 255 'sext' 'tmp_34' <Predicate = (b4)> <Delay = 0.00>
ST_50 : Operation 256 [1/1] (2.03ns) (out node of the LUT)   --->   "%i23 = add i7 %tmp_78, %tmp_34" [../Desktop/quantTest/sum.c:280]   --->   Operation 256 'add' 'i23' <Predicate = (b4)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 257 [1/1] (0.00ns)   --->   "%i23_cast = zext i7 %i23 to i32" [../Desktop/quantTest/sum.c:280]   --->   Operation 257 'zext' 'i23_cast' <Predicate = (b4)> <Delay = 0.00>
ST_50 : Operation 258 [1/1] (1.75ns)   --->   "store i32 %i23_cast, i32* %i7" [../Desktop/quantTest/sum.c:280]   --->   Operation 258 'store' <Predicate = (b4)> <Delay = 1.75>
ST_50 : Operation 259 [1/1] (0.00ns)   --->   "br label %._crit_edge5" [../Desktop/quantTest/sum.c:281]   --->   Operation 259 'br' <Predicate = (b4)> <Delay = 0.00>
ST_50 : Operation 260 [1/1] (2.03ns)   --->   "%i = add i7 %iy, 1" [../Desktop/quantTest/sum.c:234]   --->   Operation 260 'add' 'i' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 261 [1/1] (2.11ns)   --->   "%indvars_iv_next = add i9 %indvars_iv, 5" [../Desktop/quantTest/sum.c:234]   --->   Operation 261 'add' 'indvars_iv_next' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 14> <Delay = 3.30>
ST_51 : Operation 262 [10/11] (3.30ns)   --->   "%tmp_43 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:280]   --->   Operation 262 'urem' 'tmp_43' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 15> <Delay = 3.30>
ST_52 : Operation 263 [9/11] (3.30ns)   --->   "%tmp_43 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:280]   --->   Operation 263 'urem' 'tmp_43' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 16> <Delay = 3.30>
ST_53 : Operation 264 [8/11] (3.30ns)   --->   "%tmp_43 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:280]   --->   Operation 264 'urem' 'tmp_43' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 17> <Delay = 3.30>
ST_54 : Operation 265 [7/11] (3.30ns)   --->   "%tmp_43 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:280]   --->   Operation 265 'urem' 'tmp_43' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 18> <Delay = 3.30>
ST_55 : Operation 266 [6/11] (3.30ns)   --->   "%tmp_43 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:280]   --->   Operation 266 'urem' 'tmp_43' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 19> <Delay = 3.30>
ST_56 : Operation 267 [5/11] (3.30ns)   --->   "%tmp_43 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:280]   --->   Operation 267 'urem' 'tmp_43' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 20> <Delay = 3.30>
ST_57 : Operation 268 [4/11] (3.30ns)   --->   "%tmp_43 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:280]   --->   Operation 268 'urem' 'tmp_43' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 21> <Delay = 3.30>
ST_58 : Operation 269 [3/11] (3.30ns)   --->   "%tmp_43 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:280]   --->   Operation 269 'urem' 'tmp_43' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 22> <Delay = 3.30>
ST_59 : Operation 270 [2/11] (3.30ns)   --->   "%tmp_43 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:280]   --->   Operation 270 'urem' 'tmp_43' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 24> <Delay = 3.25>
ST_60 : Operation 271 [1/1] (0.00ns)   --->   "%i7_load_1 = load i32* %i7" [../Desktop/quantTest/sum.c:290]   --->   Operation 271 'load' 'i7_load_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_58 = sext i32 %i7_load_1 to i64" [../Desktop/quantTest/sum.c:290]   --->   Operation 272 'sext' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 273 [1/1] (0.00ns)   --->   "%Y_addr = getelementptr [80 x i64]* %Y, i64 0, i64 %tmp_58" [../Desktop/quantTest/sum.c:290]   --->   Operation 273 'getelementptr' 'Y_addr' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 274 [1/1] (3.25ns)   --->   "store i64 %s_1, i64* %Y_addr, align 8" [../Desktop/quantTest/sum.c:290]   --->   Operation 274 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 80> <RAM>
ST_60 : Operation 275 [1/1] (0.00ns)   --->   "br label %1" [../Desktop/quantTest/sum.c:234]   --->   Operation 275 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i7               (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111]
StgValue_62      (store            ) [ 0000000000000000000000000000000000000000000000000000000000000]
StgValue_63      (br               ) [ 0111111111111111111111111111111111111111111111111111111111111]
indvars_iv1      (phi              ) [ 0011111111111000000000000000000000000000000000000000000000000]
indvars_iv       (phi              ) [ 0011111111111111111111111111111111111111111111111111111111110]
iy               (phi              ) [ 0011111111111111111111111111111111111111111111111111111111110]
b4               (phi              ) [ 0011111111111111111111111111111111111111111111111111111111110]
ix               (phi              ) [ 0010000000000000000000000000000000000000000000000000000000000]
exitcond1        (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111]
empty            (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000]
indvars_iv_next2 (add              ) [ 0111111111111111111111111111111111111111111111111111111111111]
StgValue_72      (br               ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp              (trunc            ) [ 0001111111100000000000000000000000000000000000000000000000000]
ix_6             (add              ) [ 0111111111111111111111111111111111111111111111111111111111111]
StgValue_76      (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000]
ixstart_cast     (add              ) [ 0000000000011111111111111111111111111111100000000000000000000]
zext_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
mul              (mul              ) [ 0000000000001000000000000000000000000000000000000000000000000]
tmp_31           (urem             ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_65           (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_76           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_99_cast      (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_s            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_40           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
X_addr           (getelementptr    ) [ 0000000000000100000000000000000000000000000000000000000000000]
s                (load             ) [ 0000000000000000000000000000000000000000000000000000000000000]
s11_cast         (zext             ) [ 0011111111111111111111111111111111111111111111111111111111111]
StgValue_99      (br               ) [ 0011111111111111111111111111111111111111111111111111111111111]
s_1              (phi              ) [ 0000000000000011111111111111111111111111111111111111111111111]
ixstart          (phi              ) [ 0000000000000010000000000000000000000000000000000000000000000]
ix_1             (phi              ) [ 0000000000000010000000000000000000000000000000000000000000000]
b5               (phi              ) [ 0011111111111111111111111111111111111111111111111111111111111]
exitcond         (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111]
empty_38         (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000]
StgValue_106     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000]
ix_7             (add              ) [ 0011111111111111111111111111111111111111111111111111111111111]
StgValue_108     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_51           (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111]
StgValue_110     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000]
ixstart_11       (add              ) [ 0011111111111111111111111111111111111111111111111111111111111]
tmp_57           (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111]
StgValue_113     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111]
ixstart_12       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_59           (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000]
ixstart_13       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
p_s              (select           ) [ 0011111111111111111111111111111111111111111111111111111111111]
StgValue_118     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111]
StgValue_121     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000]
i7_load          (load             ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_45           (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111]
StgValue_124     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000]
i23_2            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_53           (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000]
i23_3            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
p_3              (select           ) [ 0000000000000000000000000000000000000000000000000000000000000]
StgValue_129     (store            ) [ 0000000000000000000000000000000000000000000000000000000000000]
StgValue_130     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000]
zext4_cast       (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
mul3             (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_45_cast      (partselect       ) [ 0000000000000000111111111110000000000000000000000000000000000]
mul9             (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_89           (partselect       ) [ 0011111111111110111111111111111111111111111111111111111111111]
tmp_54           (urem             ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_86           (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_87           (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_44           (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_46           (urem             ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_88           (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp2             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp2_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_55           (add              ) [ 0011111111111110000000000001111111111111111111111111111111111]
tmp_56           (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_49           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
ixstart_10       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
ixstart_15_cast  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
StgValue_172     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_50           (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_41           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
ixstart_9        (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
ixstart_14_cast  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
StgValue_177     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000]
ixstart_5        (phi              ) [ 0011111111111111111111111111111111111111111111111111111111111]
tmp_60           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
X_addr_3         (getelementptr    ) [ 0000000000000000000000000000000000000000100000000000000000000]
zext5_cast       (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
mul6             (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_37_cast      (partselect       ) [ 0000000000000000000000000000011111111111000000000000000000000]
mul4             (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_83           (partselect       ) [ 0011111111111111111111111111011111111111111111111111111111111]
tmp_47           (urem             ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_80           (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_81           (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_36           (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_38           (urem             ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_82           (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp1             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp1_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_48           (add              ) [ 0011111111111111111111111111000000000000111111111111111111111]
X_load           (load             ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_61           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_62           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_90           (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_63           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_91           (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000]
s_9              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
s_10             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
s_12_cast        (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_92           (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000]
s_3              (or               ) [ 0000000000000000000000000000000000000000000000000000000000000]
s_14_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
s_2              (select           ) [ 0011111111111111111111111111111111111111111111111111111111111]
StgValue_230     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111]
tmp_52           (urem             ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_84           (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000]
zext2_cast       (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
mul2             (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_85           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_42           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
i23_1            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
i23_1_cast       (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
StgValue_248     (store            ) [ 0000000000000000000000000000000000000000000000000000000000000]
StgValue_249     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_43           (urem             ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_78           (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000]
zext1_cast       (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
mul1             (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_79           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_34           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
i23              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000]
i23_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
StgValue_258     (store            ) [ 0000000000000000000000000000000000000000000000000000000000000]
StgValue_259     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000]
i                (add              ) [ 0110000000000000000000000000000000000000000000000000000000001]
indvars_iv_next  (add              ) [ 0110000000000000000000000000000000000000000000000000000000001]
i7_load_1        (load             ) [ 0000000000000000000000000000000000000000000000000000000000000]
tmp_58           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000]
Y_addr           (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000]
StgValue_274     (store            ) [ 0000000000000000000000000000000000000000000000000000000000000]
StgValue_275     (br               ) [ 0111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i35.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="i7_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i7/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="X_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="7" slack="0"/>
<pin id="104" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr/12 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="9" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s/12 X_load/27 "/>
</bind>
</comp>

<comp id="113" class="1004" name="X_addr_3_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr_3/27 "/>
</bind>
</comp>

<comp id="121" class="1004" name="Y_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="32" slack="0"/>
<pin id="125" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Y_addr/60 "/>
</bind>
</comp>

<comp id="128" class="1004" name="StgValue_274_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="7" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="11"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_274/60 "/>
</bind>
</comp>

<comp id="134" class="1005" name="indvars_iv1_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="1"/>
<pin id="136" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv1 (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvars_iv1_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="0"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="1" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv1/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="indvars_iv_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="9" slack="1"/>
<pin id="148" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="indvars_iv_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="9" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="4" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="9" slack="12"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/2 "/>
</bind>
</comp>

<comp id="158" class="1005" name="iy_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="1"/>
<pin id="160" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="iy (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="iy_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="1" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iy/2 "/>
</bind>
</comp>

<comp id="170" class="1005" name="b4_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="b4 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="b4_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="1" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b4/2 "/>
</bind>
</comp>

<comp id="184" class="1005" name="ix_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="1"/>
<pin id="186" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ix (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="ix_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="0"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="1" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix/2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="s_1_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="11"/>
<pin id="197" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="s_1 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="s_1_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="64" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="64" slack="11"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_1/14 "/>
</bind>
</comp>

<comp id="206" class="1005" name="ixstart_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ixstart (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="ixstart_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="32" slack="1"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ixstart/14 "/>
</bind>
</comp>

<comp id="217" class="1005" name="ix_1_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="219" dir="1" index="1" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opset="ix_1 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="ix_1_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="9" slack="4"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="9" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_1/14 "/>
</bind>
</comp>

<comp id="226" class="1005" name="b5_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="b5 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="b5_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="1" slack="1"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b5/14 "/>
</bind>
</comp>

<comp id="240" class="1005" name="ixstart_5_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ixstart_5 (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="ixstart_5_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="9" slack="0"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="9" slack="0"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="4" bw="32" slack="13"/>
<pin id="250" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="6" bw="32" slack="13"/>
<pin id="252" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ixstart_5/27 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="0"/>
<pin id="257" dir="0" index="1" bw="4" slack="0"/>
<pin id="258" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_54/14 tmp_47/14 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="13"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i7_load/14 i7_load_1/60 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="7" slack="12"/>
<pin id="265" dir="0" index="1" bw="4" slack="0"/>
<pin id="266" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_52/14 tmp_43/14 "/>
</bind>
</comp>

<comp id="269" class="1004" name="StgValue_62_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_62/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="exitcond1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="0" index="1" bw="7" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="indvars_iv_next2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="7" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next2/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="10" slack="0"/>
<pin id="288" dir="1" index="1" bw="9" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="0" index="1" bw="4" slack="0"/>
<pin id="293" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_31/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="ix_6_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="0" index="1" bw="10" slack="0"/>
<pin id="299" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix_6/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="ixstart_cast_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="9" slack="8"/>
<pin id="305" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ixstart_cast/10 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_cast_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="9" slack="1"/>
<pin id="309" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_cast/11 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_65_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="0" index="1" bw="4" slack="0"/>
<pin id="313" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_65/12 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_76_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="6" slack="0"/>
<pin id="318" dir="0" index="1" bw="20" slack="1"/>
<pin id="319" dir="0" index="2" bw="5" slack="0"/>
<pin id="320" dir="0" index="3" bw="6" slack="0"/>
<pin id="321" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_76/12 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_99_cast_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="6" slack="0"/>
<pin id="327" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_99_cast/12 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_s_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="7" slack="0"/>
<pin id="331" dir="0" index="1" bw="6" slack="0"/>
<pin id="332" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/12 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_40_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="7" slack="0"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40/12 "/>
</bind>
</comp>

<comp id="340" class="1004" name="s11_cast_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="s11_cast/13 "/>
</bind>
</comp>

<comp id="344" class="1004" name="exitcond_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="9" slack="0"/>
<pin id="346" dir="0" index="1" bw="9" slack="12"/>
<pin id="347" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/14 "/>
</bind>
</comp>

<comp id="350" class="1004" name="ix_7_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="9" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix_7/14 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_51_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_51/14 "/>
</bind>
</comp>

<comp id="363" class="1004" name="ixstart_11_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="8" slack="0"/>
<pin id="366" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ixstart_11/14 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_57_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="10" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_57/14 "/>
</bind>
</comp>

<comp id="375" class="1004" name="ixstart_12_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="10" slack="0"/>
<pin id="378" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ixstart_12/14 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_59_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="8" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_59/14 "/>
</bind>
</comp>

<comp id="387" class="1004" name="ixstart_13_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="10" slack="0"/>
<pin id="390" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ixstart_13/14 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_s_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="0" index="2" bw="32" slack="0"/>
<pin id="397" dir="1" index="3" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/14 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_45_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_45/14 "/>
</bind>
</comp>

<comp id="407" class="1004" name="i23_2_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="6" slack="0"/>
<pin id="410" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i23_2/14 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_53_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="8" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_53/14 "/>
</bind>
</comp>

<comp id="419" class="1004" name="i23_3_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="7" slack="0"/>
<pin id="422" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i23_3/14 "/>
</bind>
</comp>

<comp id="425" class="1004" name="p_3_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="0" index="2" bw="32" slack="0"/>
<pin id="429" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_3/14 "/>
</bind>
</comp>

<comp id="433" class="1004" name="StgValue_129_store_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="13"/>
<pin id="436" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_129/14 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext4_cast_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="9" slack="1"/>
<pin id="440" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext4_cast/15 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_45_cast_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="7" slack="0"/>
<pin id="443" dir="0" index="1" bw="20" slack="0"/>
<pin id="444" dir="0" index="2" bw="5" slack="0"/>
<pin id="445" dir="0" index="3" bw="6" slack="0"/>
<pin id="446" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_45_cast/15 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_89_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="0"/>
<pin id="452" dir="0" index="1" bw="20" slack="0"/>
<pin id="453" dir="0" index="2" bw="5" slack="0"/>
<pin id="454" dir="0" index="3" bw="6" slack="0"/>
<pin id="455" dir="1" index="4" bw="6" slack="12"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_89/15 "/>
</bind>
</comp>

<comp id="459" class="1004" name="grp_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="7" slack="1"/>
<pin id="461" dir="0" index="1" bw="4" slack="0"/>
<pin id="462" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_46/16 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_86_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="4" slack="0"/>
<pin id="466" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_86/26 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_87_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="0"/>
<pin id="470" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_87/26 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_44_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="5" slack="0"/>
<pin id="474" dir="0" index="1" bw="3" slack="0"/>
<pin id="475" dir="0" index="2" bw="1" slack="0"/>
<pin id="476" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_44/26 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_88_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="0"/>
<pin id="482" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_88/26 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="0"/>
<pin id="486" dir="0" index="1" bw="4" slack="0"/>
<pin id="487" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/26 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp2_cast_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="0"/>
<pin id="492" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/26 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_55_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="5" slack="0"/>
<pin id="496" dir="0" index="1" bw="4" slack="0"/>
<pin id="497" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_55/26 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_56_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="9" slack="0"/>
<pin id="502" dir="0" index="1" bw="5" slack="1"/>
<pin id="503" dir="0" index="2" bw="1" slack="0"/>
<pin id="504" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_56/27 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_49_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="6" slack="12"/>
<pin id="509" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_49/27 "/>
</bind>
</comp>

<comp id="510" class="1004" name="ixstart_10_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="6" slack="0"/>
<pin id="512" dir="0" index="1" bw="9" slack="0"/>
<pin id="513" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ixstart_10/27 "/>
</bind>
</comp>

<comp id="516" class="1004" name="ixstart_15_cast_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="9" slack="0"/>
<pin id="518" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ixstart_15_cast/27 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_50_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="9" slack="0"/>
<pin id="523" dir="0" index="1" bw="5" slack="1"/>
<pin id="524" dir="0" index="2" bw="1" slack="0"/>
<pin id="525" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_50/27 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_41_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="6" slack="12"/>
<pin id="530" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_41/27 "/>
</bind>
</comp>

<comp id="531" class="1004" name="ixstart_9_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="6" slack="0"/>
<pin id="533" dir="0" index="1" bw="9" slack="0"/>
<pin id="534" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ixstart_9/27 "/>
</bind>
</comp>

<comp id="537" class="1004" name="ixstart_14_cast_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="9" slack="0"/>
<pin id="539" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ixstart_14_cast/27 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_60_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_60/27 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext5_cast_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="9" slack="1"/>
<pin id="549" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext5_cast/28 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_37_cast_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="7" slack="0"/>
<pin id="552" dir="0" index="1" bw="20" slack="0"/>
<pin id="553" dir="0" index="2" bw="5" slack="0"/>
<pin id="554" dir="0" index="3" bw="6" slack="0"/>
<pin id="555" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37_cast/28 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_83_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="6" slack="0"/>
<pin id="561" dir="0" index="1" bw="20" slack="0"/>
<pin id="562" dir="0" index="2" bw="5" slack="0"/>
<pin id="563" dir="0" index="3" bw="6" slack="0"/>
<pin id="564" dir="1" index="4" bw="6" slack="12"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_83/28 "/>
</bind>
</comp>

<comp id="568" class="1004" name="grp_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="7" slack="1"/>
<pin id="570" dir="0" index="1" bw="4" slack="0"/>
<pin id="571" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_38/29 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_80_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="4" slack="0"/>
<pin id="575" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_80/39 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_81_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="4" slack="0"/>
<pin id="579" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_81/39 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_36_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="5" slack="0"/>
<pin id="583" dir="0" index="1" bw="3" slack="0"/>
<pin id="584" dir="0" index="2" bw="1" slack="0"/>
<pin id="585" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_36/39 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_82_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="4" slack="0"/>
<pin id="591" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_82/39 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="4" slack="0"/>
<pin id="595" dir="0" index="1" bw="4" slack="0"/>
<pin id="596" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/39 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp1_cast_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="4" slack="0"/>
<pin id="601" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/39 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_48_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="5" slack="0"/>
<pin id="605" dir="0" index="1" bw="4" slack="0"/>
<pin id="606" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_48/39 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_61_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_61/40 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_62_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_62/40 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_90_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="64" slack="14"/>
<pin id="619" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_90/40 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_63_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_63/40 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_91_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="64" slack="14"/>
<pin id="627" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_91/40 "/>
</bind>
</comp>

<comp id="629" class="1004" name="s_9_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="64" slack="14"/>
<pin id="632" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_9/40 "/>
</bind>
</comp>

<comp id="635" class="1004" name="s_10_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="34" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_10/40 "/>
</bind>
</comp>

<comp id="641" class="1004" name="s_12_cast_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="35" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_12_cast/40 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_92_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="35" slack="0"/>
<pin id="650" dir="0" index="2" bw="7" slack="0"/>
<pin id="651" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_92/40 "/>
</bind>
</comp>

<comp id="655" class="1004" name="s_3_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="64" slack="0"/>
<pin id="657" dir="0" index="1" bw="35" slack="0"/>
<pin id="658" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="s_3/40 "/>
</bind>
</comp>

<comp id="661" class="1004" name="s_14_cast_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="34" slack="0"/>
<pin id="663" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="s_14_cast/40 "/>
</bind>
</comp>

<comp id="665" class="1004" name="s_2_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="64" slack="0"/>
<pin id="668" dir="0" index="2" bw="34" slack="0"/>
<pin id="669" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_2/40 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_84_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="4" slack="0"/>
<pin id="675" dir="0" index="1" bw="4" slack="0"/>
<pin id="676" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_84/50 "/>
</bind>
</comp>

<comp id="679" class="1004" name="zext2_cast_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="7" slack="22"/>
<pin id="681" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext2_cast/50 "/>
</bind>
</comp>

<comp id="683" class="1004" name="mul2_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="9" slack="0"/>
<pin id="685" dir="0" index="1" bw="7" slack="0"/>
<pin id="686" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul2/50 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_85_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="6" slack="0"/>
<pin id="691" dir="0" index="1" bw="16" slack="0"/>
<pin id="692" dir="0" index="2" bw="5" slack="0"/>
<pin id="693" dir="0" index="3" bw="5" slack="0"/>
<pin id="694" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_85/50 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_42_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="6" slack="0"/>
<pin id="701" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_42/50 "/>
</bind>
</comp>

<comp id="703" class="1004" name="i23_1_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="7" slack="0"/>
<pin id="705" dir="0" index="1" bw="6" slack="0"/>
<pin id="706" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i23_1/50 "/>
</bind>
</comp>

<comp id="709" class="1004" name="i23_1_cast_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="7" slack="0"/>
<pin id="711" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i23_1_cast/50 "/>
</bind>
</comp>

<comp id="713" class="1004" name="StgValue_248_store_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="7" slack="0"/>
<pin id="715" dir="0" index="1" bw="32" slack="23"/>
<pin id="716" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_248/50 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_78_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="4" slack="0"/>
<pin id="720" dir="0" index="1" bw="4" slack="0"/>
<pin id="721" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_78/50 "/>
</bind>
</comp>

<comp id="724" class="1004" name="zext1_cast_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="7" slack="22"/>
<pin id="726" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext1_cast/50 "/>
</bind>
</comp>

<comp id="728" class="1004" name="mul1_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="9" slack="0"/>
<pin id="730" dir="0" index="1" bw="7" slack="0"/>
<pin id="731" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul1/50 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_79_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="6" slack="0"/>
<pin id="736" dir="0" index="1" bw="16" slack="0"/>
<pin id="737" dir="0" index="2" bw="5" slack="0"/>
<pin id="738" dir="0" index="3" bw="5" slack="0"/>
<pin id="739" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_79/50 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_34_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="6" slack="0"/>
<pin id="746" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_34/50 "/>
</bind>
</comp>

<comp id="748" class="1004" name="i23_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="7" slack="0"/>
<pin id="750" dir="0" index="1" bw="6" slack="0"/>
<pin id="751" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i23/50 "/>
</bind>
</comp>

<comp id="754" class="1004" name="i23_cast_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="7" slack="0"/>
<pin id="756" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i23_cast/50 "/>
</bind>
</comp>

<comp id="758" class="1004" name="StgValue_258_store_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="7" slack="0"/>
<pin id="760" dir="0" index="1" bw="32" slack="23"/>
<pin id="761" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_258/50 "/>
</bind>
</comp>

<comp id="763" class="1004" name="i_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="7" slack="22"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/50 "/>
</bind>
</comp>

<comp id="769" class="1004" name="indvars_iv_next_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="9" slack="22"/>
<pin id="771" dir="0" index="1" bw="4" slack="0"/>
<pin id="772" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next/50 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_58_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="0"/>
<pin id="777" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_58/60 "/>
</bind>
</comp>

<comp id="780" class="1007" name="mul_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="20" slack="0"/>
<pin id="782" dir="0" index="1" bw="9" slack="0"/>
<pin id="783" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/11 "/>
</bind>
</comp>

<comp id="786" class="1007" name="mul3_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="20" slack="0"/>
<pin id="788" dir="0" index="1" bw="9" slack="0"/>
<pin id="789" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul3/15 "/>
</bind>
</comp>

<comp id="793" class="1007" name="mul9_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="20" slack="0"/>
<pin id="795" dir="0" index="1" bw="9" slack="0"/>
<pin id="796" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul9/15 "/>
</bind>
</comp>

<comp id="800" class="1007" name="mul6_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="20" slack="0"/>
<pin id="802" dir="0" index="1" bw="9" slack="0"/>
<pin id="803" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul6/28 "/>
</bind>
</comp>

<comp id="807" class="1007" name="mul4_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="20" slack="0"/>
<pin id="809" dir="0" index="1" bw="9" slack="0"/>
<pin id="810" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul4/28 "/>
</bind>
</comp>

<comp id="814" class="1005" name="i7_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="0"/>
<pin id="816" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i7 "/>
</bind>
</comp>

<comp id="826" class="1005" name="indvars_iv_next2_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="7" slack="0"/>
<pin id="828" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv_next2 "/>
</bind>
</comp>

<comp id="831" class="1005" name="tmp_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="9" slack="8"/>
<pin id="833" dir="1" index="1" bw="9" slack="8"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="836" class="1005" name="ix_6_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="10" slack="0"/>
<pin id="838" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="ix_6 "/>
</bind>
</comp>

<comp id="841" class="1005" name="ixstart_cast_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="9" slack="1"/>
<pin id="843" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ixstart_cast "/>
</bind>
</comp>

<comp id="847" class="1005" name="mul_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="20" slack="1"/>
<pin id="849" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="852" class="1005" name="X_addr_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="9" slack="1"/>
<pin id="854" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="X_addr "/>
</bind>
</comp>

<comp id="857" class="1005" name="s11_cast_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="64" slack="1"/>
<pin id="859" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s11_cast "/>
</bind>
</comp>

<comp id="865" class="1005" name="ix_7_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="9" slack="0"/>
<pin id="867" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="ix_7 "/>
</bind>
</comp>

<comp id="873" class="1005" name="tmp_51_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="13"/>
<pin id="875" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="877" class="1005" name="ixstart_11_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="13"/>
<pin id="879" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="ixstart_11 "/>
</bind>
</comp>

<comp id="885" class="1005" name="p_s_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="13"/>
<pin id="887" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="890" class="1005" name="tmp_45_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="10"/>
<pin id="892" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="894" class="1005" name="tmp_45_cast_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="7" slack="1"/>
<pin id="896" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45_cast "/>
</bind>
</comp>

<comp id="899" class="1005" name="tmp_89_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="6" slack="12"/>
<pin id="901" dir="1" index="1" bw="6" slack="12"/>
</pin_list>
<bind>
<opset="tmp_89 "/>
</bind>
</comp>

<comp id="904" class="1005" name="tmp_55_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="5" slack="1"/>
<pin id="906" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_55 "/>
</bind>
</comp>

<comp id="909" class="1005" name="X_addr_3_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="9" slack="1"/>
<pin id="911" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="X_addr_3 "/>
</bind>
</comp>

<comp id="914" class="1005" name="tmp_37_cast_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="7" slack="1"/>
<pin id="916" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37_cast "/>
</bind>
</comp>

<comp id="919" class="1005" name="tmp_83_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="6" slack="12"/>
<pin id="921" dir="1" index="1" bw="6" slack="12"/>
</pin_list>
<bind>
<opset="tmp_83 "/>
</bind>
</comp>

<comp id="924" class="1005" name="tmp_48_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="5" slack="1"/>
<pin id="926" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="929" class="1005" name="s_2_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="64" slack="1"/>
<pin id="931" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_2 "/>
</bind>
</comp>

<comp id="934" class="1005" name="i_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="7" slack="1"/>
<pin id="936" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="939" class="1005" name="indvars_iv_next_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="9" slack="1"/>
<pin id="941" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="42" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="42" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="113" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="42" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="157"><net_src comp="150" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="169"><net_src comp="162" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="170" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="170" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="183"><net_src comp="175" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="198"><net_src comp="195" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="205"><net_src comp="199" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="229"><net_src comp="14" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="12" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="226" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="226" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="239"><net_src comp="231" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="243"><net_src comp="240" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="254"><net_src comp="244" pin="8"/><net_sink comp="240" pin=0"/></net>

<net id="259"><net_src comp="58" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="158" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="26" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="6" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="162" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="18" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="138" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="24" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="188" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="138" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="26" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="28" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="188" pin="4"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="30" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="314"><net_src comp="290" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="34" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="36" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="38" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="324"><net_src comp="40" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="328"><net_src comp="316" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="310" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="325" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="329" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="343"><net_src comp="107" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="220" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="146" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="220" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="30" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="356"><net_src comp="350" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="361"><net_src comp="210" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="46" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="210" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="48" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="363" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="50" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="210" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="52" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="375" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="54" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="210" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="56" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="381" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="387" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="375" pin="2"/><net_sink comp="393" pin=2"/></net>

<net id="405"><net_src comp="260" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="60" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="260" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="62" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="54" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="260" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="64" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="430"><net_src comp="413" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="419" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="407" pin="2"/><net_sink comp="425" pin=2"/></net>

<net id="437"><net_src comp="425" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="447"><net_src comp="68" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="70" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="449"><net_src comp="72" pin="0"/><net_sink comp="441" pin=3"/></net>

<net id="456"><net_src comp="36" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="38" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="458"><net_src comp="40" pin="0"/><net_sink comp="450" pin=3"/></net>

<net id="463"><net_src comp="26" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="255" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="255" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="477"><net_src comp="74" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="468" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="76" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="483"><net_src comp="459" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="480" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="464" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="472" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="490" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="505"><net_src comp="78" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="80" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="514"><net_src comp="507" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="500" pin="3"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="526"><net_src comp="78" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="80" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="535"><net_src comp="528" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="521" pin="3"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="531" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="545"><net_src comp="244" pin="8"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="556"><net_src comp="68" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="70" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="558"><net_src comp="72" pin="0"/><net_sink comp="550" pin=3"/></net>

<net id="565"><net_src comp="36" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="38" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="567"><net_src comp="40" pin="0"/><net_sink comp="559" pin=3"/></net>

<net id="572"><net_src comp="26" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="576"><net_src comp="255" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="255" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="586"><net_src comp="74" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="577" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="76" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="592"><net_src comp="568" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="589" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="573" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="602"><net_src comp="593" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="607"><net_src comp="581" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="599" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="612"><net_src comp="107" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="107" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="195" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="107" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="195" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="609" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="195" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="625" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="621" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="617" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="613" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="652"><net_src comp="82" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="641" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="84" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="659"><net_src comp="629" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="86" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="664"><net_src comp="635" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="670"><net_src comp="647" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="655" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="661" pin="1"/><net_sink comp="665" pin=2"/></net>

<net id="677"><net_src comp="263" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="34" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="682"><net_src comp="158" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="687"><net_src comp="88" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="679" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="695"><net_src comp="90" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="683" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="697"><net_src comp="92" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="698"><net_src comp="94" pin="0"/><net_sink comp="689" pin=3"/></net>

<net id="702"><net_src comp="689" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="707"><net_src comp="673" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="699" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="712"><net_src comp="703" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="717"><net_src comp="709" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="722"><net_src comp="263" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="34" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="727"><net_src comp="158" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="732"><net_src comp="88" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="724" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="740"><net_src comp="90" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="728" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="742"><net_src comp="92" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="743"><net_src comp="94" pin="0"/><net_sink comp="734" pin=3"/></net>

<net id="747"><net_src comp="734" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="752"><net_src comp="718" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="744" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="757"><net_src comp="748" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="762"><net_src comp="754" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="767"><net_src comp="158" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="24" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="773"><net_src comp="146" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="58" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="778"><net_src comp="260" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="784"><net_src comp="32" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="307" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="790"><net_src comp="66" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="438" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="792"><net_src comp="786" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="797"><net_src comp="32" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="438" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="799"><net_src comp="793" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="804"><net_src comp="66" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="547" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="806"><net_src comp="800" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="811"><net_src comp="32" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="547" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="813"><net_src comp="807" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="817"><net_src comp="96" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="820"><net_src comp="814" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="821"><net_src comp="814" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="822"><net_src comp="814" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="829"><net_src comp="280" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="834"><net_src comp="286" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="839"><net_src comp="296" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="844"><net_src comp="302" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="850"><net_src comp="780" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="855"><net_src comp="100" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="860"><net_src comp="340" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="868"><net_src comp="350" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="870"><net_src comp="865" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="871"><net_src comp="865" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="872"><net_src comp="865" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="876"><net_src comp="357" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="880"><net_src comp="363" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="244" pin=6"/></net>

<net id="888"><net_src comp="393" pin="3"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="244" pin=4"/></net>

<net id="893"><net_src comp="401" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="897"><net_src comp="441" pin="4"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="902"><net_src comp="450" pin="4"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="907"><net_src comp="494" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="912"><net_src comp="113" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="917"><net_src comp="550" pin="4"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="922"><net_src comp="559" pin="4"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="927"><net_src comp="603" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="932"><net_src comp="665" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="937"><net_src comp="763" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="942"><net_src comp="769" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="150" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Y | {60 }
 - Input state : 
	Port: f_sum : X | {12 13 27 40 }
  - Chain level:
	State 1
		StgValue_62 : 1
	State 2
		exitcond1 : 1
		indvars_iv_next2 : 1
		StgValue_72 : 2
		tmp : 1
		tmp_31 : 1
		ix_6 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		mul : 1
	State 12
		tmp_65 : 1
		tmp_99_cast : 1
		tmp_s : 2
		tmp_40 : 3
		X_addr : 4
		s : 5
	State 13
		s11_cast : 1
	State 14
		exitcond : 1
		StgValue_106 : 2
		ix_7 : 1
		StgValue_108 : 1
		tmp_51 : 1
		StgValue_110 : 2
		ixstart_11 : 1
		tmp_57 : 2
		StgValue_113 : 3
		ixstart_12 : 1
		tmp_59 : 2
		ixstart_13 : 1
		p_s : 3
		tmp_54 : 2
		tmp_47 : 2
		tmp_45 : 1
		StgValue_124 : 2
		i23_2 : 1
		tmp_53 : 2
		i23_3 : 1
		p_3 : 3
		StgValue_129 : 4
	State 15
		mul3 : 1
		tmp_45_cast : 2
		mul9 : 1
		tmp_89 : 2
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		tmp_86 : 1
		tmp_87 : 1
		tmp_44 : 2
		tmp_88 : 1
		tmp2 : 2
		tmp2_cast : 3
		tmp_55 : 4
	State 27
		ixstart_10 : 1
		ixstart_15_cast : 2
		ixstart_9 : 1
		ixstart_14_cast : 2
		ixstart_5 : 3
		tmp_60 : 4
		X_addr_3 : 5
		X_load : 6
	State 28
		mul6 : 1
		tmp_37_cast : 2
		mul4 : 1
		tmp_83 : 2
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
		tmp_80 : 1
		tmp_81 : 1
		tmp_36 : 2
		tmp_82 : 1
		tmp1 : 2
		tmp1_cast : 3
		tmp_48 : 4
	State 40
		tmp_61 : 1
		tmp_62 : 1
		tmp_63 : 1
		s_9 : 2
		s_10 : 2
		s_12_cast : 2
		tmp_92 : 3
		s_3 : 3
		s_14_cast : 3
		s_2 : 4
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
		tmp_84 : 1
		mul2 : 1
		tmp_85 : 2
		tmp_42 : 3
		i23_1 : 4
		i23_1_cast : 5
		StgValue_248 : 6
		tmp_78 : 1
		mul1 : 1
		tmp_79 : 2
		tmp_34 : 3
		i23 : 4
		i23_cast : 5
		StgValue_258 : 6
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
		tmp_58 : 1
		Y_addr : 2
		StgValue_274 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_255       |    0    |   118   |    60   |
|          |        grp_fu_263       |    0    |    94   |    39   |
|   urem   |        grp_fu_290       |    0    |    94   |    39   |
|          |        grp_fu_459       |    0    |    94   |    39   |
|          |        grp_fu_568       |    0    |    94   |    39   |
|----------|-------------------------|---------|---------|---------|
|          | indvars_iv_next2_fu_280 |    0    |    0    |    15   |
|          |       ix_6_fu_296       |    0    |    0    |    17   |
|          |   ixstart_cast_fu_302   |    0    |    0    |    16   |
|          |       tmp_s_fu_329      |    0    |    0    |    15   |
|          |       ix_7_fu_350       |    0    |    0    |    16   |
|          |    ixstart_11_fu_363    |    0    |    0    |    39   |
|          |    ixstart_12_fu_375    |    0    |    0    |    39   |
|          |    ixstart_13_fu_387    |    0    |    0    |    39   |
|          |       i23_2_fu_407      |    0    |    0    |    39   |
|          |       i23_3_fu_419      |    0    |    0    |    39   |
|          |       tmp2_fu_484       |    0    |    0    |    13   |
|    add   |      tmp_55_fu_494      |    0    |    0    |    15   |
|          |    ixstart_10_fu_510    |    0    |    0    |    16   |
|          |     ixstart_9_fu_531    |    0    |    0    |    16   |
|          |       tmp1_fu_593       |    0    |    0    |    13   |
|          |      tmp_48_fu_603      |    0    |    0    |    15   |
|          |        s_9_fu_629       |    0    |    0    |    71   |
|          |       s_10_fu_635       |    0    |    0    |    41   |
|          |     s_12_cast_fu_641    |    0    |    0    |    42   |
|          |       i23_1_fu_703      |    0    |    0    |    15   |
|          |        i23_fu_748       |    0    |    0    |    15   |
|          |         i_fu_763        |    0    |    0    |    15   |
|          |  indvars_iv_next_fu_769 |    0    |    0    |    16   |
|----------|-------------------------|---------|---------|---------|
|          |        p_s_fu_393       |    0    |    0    |    32   |
|  select  |        p_3_fu_425       |    0    |    0    |    32   |
|          |        s_2_fu_665       |    0    |    0    |    64   |
|----------|-------------------------|---------|---------|---------|
|          |     exitcond1_fu_274    |    0    |    0    |    11   |
|          |     exitcond_fu_344     |    0    |    0    |    13   |
|          |      tmp_51_fu_357      |    0    |    0    |    18   |
|   icmp   |      tmp_57_fu_369      |    0    |    0    |    18   |
|          |      tmp_59_fu_381      |    0    |    0    |    18   |
|          |      tmp_45_fu_401      |    0    |    0    |    18   |
|          |      tmp_53_fu_413      |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|          |       mul2_fu_683       |    0    |    0    |    51   |
|          |       mul1_fu_728       |    0    |    0    |    51   |
|          |        mul_fu_780       |    1    |    0    |    0    |
|    mul   |       mul3_fu_786       |    1    |    0    |    0    |
|          |       mul9_fu_793       |    1    |    0    |    0    |
|          |       mul6_fu_800       |    1    |    0    |    0    |
|          |       mul4_fu_807       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_286       |    0    |    0    |    0    |
|          |      tmp_86_fu_464      |    0    |    0    |    0    |
|          |      tmp_87_fu_468      |    0    |    0    |    0    |
|          |      tmp_88_fu_480      |    0    |    0    |    0    |
|   trunc  |      tmp_80_fu_573      |    0    |    0    |    0    |
|          |      tmp_81_fu_577      |    0    |    0    |    0    |
|          |      tmp_82_fu_589      |    0    |    0    |    0    |
|          |      tmp_90_fu_617      |    0    |    0    |    0    |
|          |      tmp_91_fu_625      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     zext_cast_fu_307    |    0    |    0    |    0    |
|          |      tmp_40_fu_335      |    0    |    0    |    0    |
|          |     s11_cast_fu_340     |    0    |    0    |    0    |
|          |    zext4_cast_fu_438    |    0    |    0    |    0    |
|          |     tmp2_cast_fu_490    |    0    |    0    |    0    |
|          |  ixstart_15_cast_fu_516 |    0    |    0    |    0    |
|          |  ixstart_14_cast_fu_537 |    0    |    0    |    0    |
|          |    zext5_cast_fu_547    |    0    |    0    |    0    |
|   zext   |     tmp1_cast_fu_599    |    0    |    0    |    0    |
|          |      tmp_61_fu_609      |    0    |    0    |    0    |
|          |      tmp_62_fu_613      |    0    |    0    |    0    |
|          |      tmp_63_fu_621      |    0    |    0    |    0    |
|          |     s_14_cast_fu_661    |    0    |    0    |    0    |
|          |    zext2_cast_fu_679    |    0    |    0    |    0    |
|          |    i23_1_cast_fu_709    |    0    |    0    |    0    |
|          |    zext1_cast_fu_724    |    0    |    0    |    0    |
|          |     i23_cast_fu_754     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      tmp_65_fu_310      |    0    |    0    |    0    |
|    shl   |      tmp_84_fu_673      |    0    |    0    |    0    |
|          |      tmp_78_fu_718      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      tmp_76_fu_316      |    0    |    0    |    0    |
|          |    tmp_45_cast_fu_441   |    0    |    0    |    0    |
|          |      tmp_89_fu_450      |    0    |    0    |    0    |
|partselect|    tmp_37_cast_fu_550   |    0    |    0    |    0    |
|          |      tmp_83_fu_559      |    0    |    0    |    0    |
|          |      tmp_85_fu_689      |    0    |    0    |    0    |
|          |      tmp_79_fu_734      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    tmp_99_cast_fu_325   |    0    |    0    |    0    |
|          |      tmp_49_fu_507      |    0    |    0    |    0    |
|          |      tmp_41_fu_528      |    0    |    0    |    0    |
|   sext   |      tmp_60_fu_542      |    0    |    0    |    0    |
|          |      tmp_42_fu_699      |    0    |    0    |    0    |
|          |      tmp_34_fu_744      |    0    |    0    |    0    |
|          |      tmp_58_fu_775      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      tmp_44_fu_472      |    0    |    0    |    0    |
|bitconcatenate|      tmp_56_fu_500      |    0    |    0    |    0    |
|          |      tmp_50_fu_521      |    0    |    0    |    0    |
|          |      tmp_36_fu_581      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|      tmp_92_fu_647      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|    or    |        s_3_fu_655       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    5    |   494   |   1137  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    X_addr_3_reg_909    |    9   |
|     X_addr_reg_852     |    9   |
|       b4_reg_170       |    1   |
|       b5_reg_226       |    1   |
|       i7_reg_814       |   32   |
|        i_reg_934       |    7   |
|   indvars_iv1_reg_134  |    7   |
|indvars_iv_next2_reg_826|    7   |
| indvars_iv_next_reg_939|    9   |
|   indvars_iv_reg_146   |    9   |
|      ix_1_reg_217      |    9   |
|      ix_6_reg_836      |   10   |
|      ix_7_reg_865      |    9   |
|       ix_reg_184       |   10   |
|   ixstart_11_reg_877   |   32   |
|    ixstart_5_reg_240   |   32   |
|  ixstart_cast_reg_841  |    9   |
|     ixstart_reg_206    |   32   |
|       iy_reg_158       |    7   |
|       mul_reg_847      |   20   |
|       p_s_reg_885      |   32   |
|    s11_cast_reg_857    |   64   |
|       s_1_reg_195      |   64   |
|       s_2_reg_929      |   64   |
|   tmp_37_cast_reg_914  |    7   |
|   tmp_45_cast_reg_894  |    7   |
|     tmp_45_reg_890     |    1   |
|     tmp_48_reg_924     |    5   |
|     tmp_51_reg_873     |    1   |
|     tmp_55_reg_904     |    5   |
|     tmp_83_reg_919     |    6   |
|     tmp_89_reg_899     |    6   |
|       tmp_reg_831      |    9   |
+------------------------+--------+
|          Total         |   532  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_107  |  p0  |   4  |   9  |   36   ||    21   |
| indvars_iv1_reg_134 |  p0  |   2  |   7  |   14   ||    9    |
|  indvars_iv_reg_146 |  p0  |   2  |   9  |   18   ||    9    |
|      iy_reg_158     |  p0  |   2  |   7  |   14   ||    9    |
|      b4_reg_170     |  p0  |   3  |   1  |    3   ||    9    |
|      b5_reg_226     |  p0  |   3  |   1  |    3   ||    9    |
|      grp_fu_255     |  p0  |   2  |   9  |   18   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   106  ||  11.827 ||    75   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   494  |  1137  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   75   |
|  Register |    -   |    -   |   532  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   11   |  1026  |  1212  |
+-----------+--------+--------+--------+--------+
