
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//gettext_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004012b0 <.init>:
  4012b0:	stp	x29, x30, [sp, #-16]!
  4012b4:	mov	x29, sp
  4012b8:	bl	401cc4 <ferror@plt+0x694>
  4012bc:	ldp	x29, x30, [sp], #16
  4012c0:	ret

Disassembly of section .plt:

00000000004012d0 <mbrtowc@plt-0x20>:
  4012d0:	stp	x16, x30, [sp, #-16]!
  4012d4:	adrp	x16, 417000 <ferror@plt+0x159d0>
  4012d8:	ldr	x17, [x16, #4088]
  4012dc:	add	x16, x16, #0xff8
  4012e0:	br	x17
  4012e4:	nop
  4012e8:	nop
  4012ec:	nop

00000000004012f0 <mbrtowc@plt>:
  4012f0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4012f4:	ldr	x17, [x16]
  4012f8:	add	x16, x16, #0x0
  4012fc:	br	x17

0000000000401300 <memcpy@plt>:
  401300:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401304:	ldr	x17, [x16, #8]
  401308:	add	x16, x16, #0x8
  40130c:	br	x17

0000000000401310 <memmove@plt>:
  401310:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401314:	ldr	x17, [x16, #16]
  401318:	add	x16, x16, #0x10
  40131c:	br	x17

0000000000401320 <strlen@plt>:
  401320:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401324:	ldr	x17, [x16, #24]
  401328:	add	x16, x16, #0x18
  40132c:	br	x17

0000000000401330 <fputs@plt>:
  401330:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401334:	ldr	x17, [x16, #32]
  401338:	add	x16, x16, #0x20
  40133c:	br	x17

0000000000401340 <exit@plt>:
  401340:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401344:	ldr	x17, [x16, #40]
  401348:	add	x16, x16, #0x28
  40134c:	br	x17

0000000000401350 <error@plt>:
  401350:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401354:	ldr	x17, [x16, #48]
  401358:	add	x16, x16, #0x30
  40135c:	br	x17

0000000000401360 <strnlen@plt>:
  401360:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401364:	ldr	x17, [x16, #56]
  401368:	add	x16, x16, #0x38
  40136c:	br	x17

0000000000401370 <iconv_close@plt>:
  401370:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401374:	ldr	x17, [x16, #64]
  401378:	add	x16, x16, #0x40
  40137c:	br	x17

0000000000401380 <sprintf@plt>:
  401380:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401384:	ldr	x17, [x16, #72]
  401388:	add	x16, x16, #0x48
  40138c:	br	x17

0000000000401390 <__cxa_atexit@plt>:
  401390:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401394:	ldr	x17, [x16, #80]
  401398:	add	x16, x16, #0x50
  40139c:	br	x17

00000000004013a0 <fputc@plt>:
  4013a0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4013a4:	ldr	x17, [x16, #88]
  4013a8:	add	x16, x16, #0x58
  4013ac:	br	x17

00000000004013b0 <iswcntrl@plt>:
  4013b0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4013b4:	ldr	x17, [x16, #96]
  4013b8:	add	x16, x16, #0x60
  4013bc:	br	x17

00000000004013c0 <fclose@plt>:
  4013c0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4013c4:	ldr	x17, [x16, #104]
  4013c8:	add	x16, x16, #0x68
  4013cc:	br	x17

00000000004013d0 <iswspace@plt>:
  4013d0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4013d4:	ldr	x17, [x16, #112]
  4013d8:	add	x16, x16, #0x70
  4013dc:	br	x17

00000000004013e0 <nl_langinfo@plt>:
  4013e0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4013e4:	ldr	x17, [x16, #120]
  4013e8:	add	x16, x16, #0x78
  4013ec:	br	x17

00000000004013f0 <malloc@plt>:
  4013f0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4013f4:	ldr	x17, [x16, #128]
  4013f8:	add	x16, x16, #0x80
  4013fc:	br	x17

0000000000401400 <wcwidth@plt>:
  401400:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401404:	ldr	x17, [x16, #136]
  401408:	add	x16, x16, #0x88
  40140c:	br	x17

0000000000401410 <strncmp@plt>:
  401410:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401414:	ldr	x17, [x16, #144]
  401418:	add	x16, x16, #0x90
  40141c:	br	x17

0000000000401420 <bindtextdomain@plt>:
  401420:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401424:	ldr	x17, [x16, #152]
  401428:	add	x16, x16, #0x98
  40142c:	br	x17

0000000000401430 <__libc_start_main@plt>:
  401430:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401434:	ldr	x17, [x16, #160]
  401438:	add	x16, x16, #0xa0
  40143c:	br	x17

0000000000401440 <memset@plt>:
  401440:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401444:	ldr	x17, [x16, #168]
  401448:	add	x16, x16, #0xa8
  40144c:	br	x17

0000000000401450 <calloc@plt>:
  401450:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401454:	ldr	x17, [x16, #176]
  401458:	add	x16, x16, #0xb0
  40145c:	br	x17

0000000000401460 <realloc@plt>:
  401460:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401464:	ldr	x17, [x16, #184]
  401468:	add	x16, x16, #0xb8
  40146c:	br	x17

0000000000401470 <strdup@plt>:
  401470:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401474:	ldr	x17, [x16, #192]
  401478:	add	x16, x16, #0xc0
  40147c:	br	x17

0000000000401480 <strrchr@plt>:
  401480:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401484:	ldr	x17, [x16, #200]
  401488:	add	x16, x16, #0xc8
  40148c:	br	x17

0000000000401490 <__gmon_start__@plt>:
  401490:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401494:	ldr	x17, [x16, #208]
  401498:	add	x16, x16, #0xd0
  40149c:	br	x17

00000000004014a0 <abort@plt>:
  4014a0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4014a4:	ldr	x17, [x16, #216]
  4014a8:	add	x16, x16, #0xd8
  4014ac:	br	x17

00000000004014b0 <mbsinit@plt>:
  4014b0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4014b4:	ldr	x17, [x16, #224]
  4014b8:	add	x16, x16, #0xe0
  4014bc:	br	x17

00000000004014c0 <memcmp@plt>:
  4014c0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4014c4:	ldr	x17, [x16, #232]
  4014c8:	add	x16, x16, #0xe8
  4014cc:	br	x17

00000000004014d0 <textdomain@plt>:
  4014d0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4014d4:	ldr	x17, [x16, #240]
  4014d8:	add	x16, x16, #0xf0
  4014dc:	br	x17

00000000004014e0 <getopt_long@plt>:
  4014e0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4014e4:	ldr	x17, [x16, #248]
  4014e8:	add	x16, x16, #0xf8
  4014ec:	br	x17

00000000004014f0 <strcmp@plt>:
  4014f0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4014f4:	ldr	x17, [x16, #256]
  4014f8:	add	x16, x16, #0x100
  4014fc:	br	x17

0000000000401500 <basename@plt>:
  401500:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401504:	ldr	x17, [x16, #264]
  401508:	add	x16, x16, #0x108
  40150c:	br	x17

0000000000401510 <iconv@plt>:
  401510:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401514:	ldr	x17, [x16, #272]
  401518:	add	x16, x16, #0x110
  40151c:	br	x17

0000000000401520 <__ctype_b_loc@plt>:
  401520:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401524:	ldr	x17, [x16, #280]
  401528:	add	x16, x16, #0x118
  40152c:	br	x17

0000000000401530 <free@plt>:
  401530:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401534:	ldr	x17, [x16, #288]
  401538:	add	x16, x16, #0x120
  40153c:	br	x17

0000000000401540 <__ctype_get_mb_cur_max@plt>:
  401540:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401544:	ldr	x17, [x16, #296]
  401548:	add	x16, x16, #0x128
  40154c:	br	x17

0000000000401550 <strchr@plt>:
  401550:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401554:	ldr	x17, [x16, #304]
  401558:	add	x16, x16, #0x130
  40155c:	br	x17

0000000000401560 <fwrite@plt>:
  401560:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401564:	ldr	x17, [x16, #312]
  401568:	add	x16, x16, #0x138
  40156c:	br	x17

0000000000401570 <fflush@plt>:
  401570:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401574:	ldr	x17, [x16, #320]
  401578:	add	x16, x16, #0x140
  40157c:	br	x17

0000000000401580 <iconv_open@plt>:
  401580:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401584:	ldr	x17, [x16, #328]
  401588:	add	x16, x16, #0x148
  40158c:	br	x17

0000000000401590 <memchr@plt>:
  401590:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401594:	ldr	x17, [x16, #336]
  401598:	add	x16, x16, #0x150
  40159c:	br	x17

00000000004015a0 <iswalnum@plt>:
  4015a0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4015a4:	ldr	x17, [x16, #344]
  4015a8:	add	x16, x16, #0x158
  4015ac:	br	x17

00000000004015b0 <dcgettext@plt>:
  4015b0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4015b4:	ldr	x17, [x16, #352]
  4015b8:	add	x16, x16, #0x160
  4015bc:	br	x17

00000000004015c0 <printf@plt>:
  4015c0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4015c4:	ldr	x17, [x16, #360]
  4015c8:	add	x16, x16, #0x168
  4015cc:	br	x17

00000000004015d0 <__assert_fail@plt>:
  4015d0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4015d4:	ldr	x17, [x16, #368]
  4015d8:	add	x16, x16, #0x170
  4015dc:	br	x17

00000000004015e0 <__errno_location@plt>:
  4015e0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4015e4:	ldr	x17, [x16, #376]
  4015e8:	add	x16, x16, #0x178
  4015ec:	br	x17

00000000004015f0 <getenv@plt>:
  4015f0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4015f4:	ldr	x17, [x16, #384]
  4015f8:	add	x16, x16, #0x180
  4015fc:	br	x17

0000000000401600 <putchar@plt>:
  401600:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401604:	ldr	x17, [x16, #392]
  401608:	add	x16, x16, #0x188
  40160c:	br	x17

0000000000401610 <fprintf@plt>:
  401610:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401614:	ldr	x17, [x16, #400]
  401618:	add	x16, x16, #0x190
  40161c:	br	x17

0000000000401620 <setlocale@plt>:
  401620:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401624:	ldr	x17, [x16, #408]
  401628:	add	x16, x16, #0x198
  40162c:	br	x17

0000000000401630 <ferror@plt>:
  401630:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401634:	ldr	x17, [x16, #416]
  401638:	add	x16, x16, #0x1a0
  40163c:	br	x17

Disassembly of section .text:

0000000000401640 <.text>:
  401640:	stp	x29, x30, [sp, #-144]!
  401644:	mov	x29, sp
  401648:	stp	x19, x20, [sp, #16]
  40164c:	mov	x19, x1
  401650:	mov	w20, w0
  401654:	adrp	x0, 405000 <ferror@plt+0x39d0>
  401658:	add	x0, x0, #0x8d8
  40165c:	stp	x21, x22, [sp, #32]
  401660:	mov	w22, #0x0                   	// #0
  401664:	mov	w21, #0x0                   	// #0
  401668:	stp	x23, x24, [sp, #48]
  40166c:	adrp	x23, 405000 <ferror@plt+0x39d0>
  401670:	add	x23, x23, #0x8f8
  401674:	stp	x25, x26, [sp, #64]
  401678:	adrp	x25, 405000 <ferror@plt+0x39d0>
  40167c:	stp	x27, x28, [sp, #80]
  401680:	bl	4015f0 <getenv@plt>
  401684:	adrp	x27, 418000 <ferror@plt+0x169d0>
  401688:	str	x0, [sp, #104]
  40168c:	adrp	x0, 405000 <ferror@plt+0x39d0>
  401690:	add	x0, x0, #0x8e8
  401694:	bl	4015f0 <getenv@plt>
  401698:	mov	x1, x0
  40169c:	add	x26, x27, #0x1f1
  4016a0:	ldr	x0, [x19]
  4016a4:	str	x1, [sp, #136]
  4016a8:	mov	w1, #0x1                   	// #1
  4016ac:	strb	w1, [x27, #497]
  4016b0:	strb	wzr, [x26, #1]
  4016b4:	mov	w28, #0x0                   	// #0
  4016b8:	strb	w1, [sp, #127]
  4016bc:	bl	402338 <ferror@plt+0xd08>
  4016c0:	mov	w0, #0x6                   	// #6
  4016c4:	adrp	x1, 405000 <ferror@plt+0x39d0>
  4016c8:	add	x1, x1, #0xc60
  4016cc:	bl	401620 <setlocale@plt>
  4016d0:	add	x0, x25, #0x8b0
  4016d4:	str	xzr, [sp, #112]
  4016d8:	mov	x1, x0
  4016dc:	str	x0, [sp, #128]
  4016e0:	mov	x0, x23
  4016e4:	bl	401420 <bindtextdomain@plt>
  4016e8:	mov	x0, x23
  4016ec:	bl	4014d0 <textdomain@plt>
  4016f0:	adrp	x0, 402000 <ferror@plt+0x9d0>
  4016f4:	add	x0, x0, #0x58
  4016f8:	bl	405860 <ferror@plt+0x4230>
  4016fc:	adrp	x3, 406000 <ferror@plt+0x49d0>
  401700:	adrp	x2, 405000 <ferror@plt+0x39d0>
  401704:	add	x25, x3, #0x58
  401708:	add	x24, x2, #0x930
  40170c:	b	401724 <ferror@plt+0xf4>
  401710:	cmp	w0, #0x65
  401714:	b.eq	4018d0 <ferror@plt+0x2a0>  // b.none
  401718:	cmp	w0, #0x68
  40171c:	b.ne	401878 <ferror@plt+0x248>  // b.any
  401720:	mov	w21, #0x1                   	// #1
  401724:	mov	x3, x25
  401728:	mov	x2, x24
  40172c:	mov	x1, x19
  401730:	mov	w0, w20
  401734:	mov	x4, #0x0                   	// #0
  401738:	bl	4014e0 <getopt_long@plt>
  40173c:	cmn	w0, #0x1
  401740:	b.eq	401788 <ferror@plt+0x158>  // b.none
  401744:	cmp	w0, #0x64
  401748:	b.eq	4018c0 <ferror@plt+0x290>  // b.none
  40174c:	b.le	401848 <ferror@plt+0x218>
  401750:	cmp	w0, #0x6e
  401754:	b.eq	4018b8 <ferror@plt+0x288>  // b.none
  401758:	b.le	401710 <ferror@plt+0xe0>
  40175c:	cmp	w0, #0x73
  401760:	b.ne	401878 <ferror@plt+0x248>  // b.any
  401764:	mov	x3, x25
  401768:	mov	x2, x24
  40176c:	mov	x1, x19
  401770:	mov	w0, w20
  401774:	mov	x4, #0x0                   	// #0
  401778:	mov	w22, #0x1                   	// #1
  40177c:	bl	4014e0 <getopt_long@plt>
  401780:	cmn	w0, #0x1
  401784:	b.ne	401744 <ferror@plt+0x114>  // b.any
  401788:	cbnz	w28, 401a88 <ferror@plt+0x458>
  40178c:	cbnz	w21, 4018dc <ferror@plt+0x2ac>
  401790:	adrp	x21, 418000 <ferror@plt+0x169d0>
  401794:	ldr	w0, [x21, #472]
  401798:	cbnz	w22, 401b10 <ferror@plt+0x4e0>
  40179c:	sub	w0, w20, w0
  4017a0:	cmp	w0, #0x1
  4017a4:	b.eq	4017ec <ferror@plt+0x1bc>  // b.none
  4017a8:	cmp	w0, #0x2
  4017ac:	b.eq	4017d8 <ferror@plt+0x1a8>  // b.none
  4017b0:	cbz	w0, 401c10 <ferror@plt+0x5e0>
  4017b4:	mov	w2, #0x5                   	// #5
  4017b8:	adrp	x1, 405000 <ferror@plt+0x39d0>
  4017bc:	mov	x0, #0x0                   	// #0
  4017c0:	add	x1, x1, #0xff8
  4017c4:	bl	4015b0 <dcgettext@plt>
  4017c8:	mov	x2, x0
  4017cc:	mov	w1, #0x0                   	// #0
  4017d0:	mov	w0, #0x1                   	// #1
  4017d4:	bl	401350 <error@plt>
  4017d8:	ldr	w0, [x21, #472]
  4017dc:	add	w1, w0, #0x1
  4017e0:	str	w1, [x21, #472]
  4017e4:	ldr	x0, [x19, w0, sxtw #3]
  4017e8:	str	x0, [sp, #104]
  4017ec:	ldr	w0, [x21, #472]
  4017f0:	ldrb	w1, [x26, #1]
  4017f4:	add	w2, w0, #0x1
  4017f8:	str	w2, [x21, #472]
  4017fc:	ldr	x19, [x19, w0, sxtw #3]
  401800:	cbnz	w1, 401c00 <ferror@plt+0x5d0>
  401804:	ldr	x0, [sp, #104]
  401808:	cbz	x0, 401bbc <ferror@plt+0x58c>
  40180c:	ldrb	w0, [x0]
  401810:	cbz	w0, 401bbc <ferror@plt+0x58c>
  401814:	ldr	x0, [sp, #136]
  401818:	cbz	x0, 401824 <ferror@plt+0x1f4>
  40181c:	ldrb	w0, [x0]
  401820:	cbnz	w0, 401c54 <ferror@plt+0x624>
  401824:	ldr	x1, [sp, #112]
  401828:	cbz	x1, 401c40 <ferror@plt+0x610>
  40182c:	ldr	x0, [sp, #104]
  401830:	mov	x2, x19
  401834:	bl	401fb0 <ferror@plt+0x980>
  401838:	adrp	x1, 418000 <ferror@plt+0x169d0>
  40183c:	ldr	x1, [x1, #480]
  401840:	bl	401330 <fputs@plt>
  401844:	b	401bb4 <ferror@plt+0x584>
  401848:	cmp	w0, #0x56
  40184c:	b.eq	4018b0 <ferror@plt+0x280>  // b.none
  401850:	b.le	40186c <ferror@plt+0x23c>
  401854:	cmp	w0, #0x63
  401858:	b.ne	401878 <ferror@plt+0x248>  // b.any
  40185c:	adrp	x0, 418000 <ferror@plt+0x169d0>
  401860:	ldr	x0, [x0, #464]
  401864:	str	x0, [sp, #112]
  401868:	b	401724 <ferror@plt+0xf4>
  40186c:	cbz	w0, 401724 <ferror@plt+0xf4>
  401870:	cmp	w0, #0x45
  401874:	b.eq	401724 <ferror@plt+0xf4>  // b.none
  401878:	adrp	x0, 418000 <ferror@plt+0x169d0>
  40187c:	mov	w2, #0x5                   	// #5
  401880:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401884:	add	x1, x1, #0x908
  401888:	ldr	x19, [x0, #456]
  40188c:	mov	x0, #0x0                   	// #0
  401890:	bl	4015b0 <dcgettext@plt>
  401894:	mov	x1, x0
  401898:	adrp	x2, 418000 <ferror@plt+0x169d0>
  40189c:	mov	x0, x19
  4018a0:	ldr	x2, [x2, #504]
  4018a4:	bl	401610 <fprintf@plt>
  4018a8:	mov	w0, #0x1                   	// #1
  4018ac:	bl	401340 <exit@plt>
  4018b0:	mov	w28, #0x1                   	// #1
  4018b4:	b	401724 <ferror@plt+0xf4>
  4018b8:	strb	wzr, [x26]
  4018bc:	b	401724 <ferror@plt+0xf4>
  4018c0:	adrp	x0, 418000 <ferror@plt+0x169d0>
  4018c4:	ldr	x0, [x0, #464]
  4018c8:	str	x0, [sp, #104]
  4018cc:	b	401724 <ferror@plt+0xf4>
  4018d0:	ldrb	w0, [sp, #127]
  4018d4:	strb	w0, [x26, #1]
  4018d8:	b	401724 <ferror@plt+0xf4>
  4018dc:	mov	w2, #0x5                   	// #5
  4018e0:	adrp	x1, 405000 <ferror@plt+0x39d0>
  4018e4:	mov	x0, #0x0                   	// #0
  4018e8:	add	x1, x1, #0xa90
  4018ec:	bl	4015b0 <dcgettext@plt>
  4018f0:	adrp	x1, 418000 <ferror@plt+0x169d0>
  4018f4:	ldr	x2, [x1, #504]
  4018f8:	mov	x1, x2
  4018fc:	bl	4015c0 <printf@plt>
  401900:	mov	w0, #0xa                   	// #10
  401904:	bl	401600 <putchar@plt>
  401908:	adrp	x1, 405000 <ferror@plt+0x39d0>
  40190c:	add	x1, x1, #0xae0
  401910:	mov	w2, #0x5                   	// #5
  401914:	mov	x0, #0x0                   	// #0
  401918:	bl	4015b0 <dcgettext@plt>
  40191c:	bl	4015c0 <printf@plt>
  401920:	mov	w0, #0xa                   	// #10
  401924:	bl	401600 <putchar@plt>
  401928:	adrp	x1, 405000 <ferror@plt+0x39d0>
  40192c:	add	x1, x1, #0xb20
  401930:	mov	w2, #0x5                   	// #5
  401934:	mov	x0, #0x0                   	// #0
  401938:	bl	4015b0 <dcgettext@plt>
  40193c:	bl	4015c0 <printf@plt>
  401940:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401944:	add	x1, x1, #0xb70
  401948:	mov	w2, #0x5                   	// #5
  40194c:	mov	x0, #0x0                   	// #0
  401950:	bl	4015b0 <dcgettext@plt>
  401954:	bl	4015c0 <printf@plt>
  401958:	adrp	x1, 405000 <ferror@plt+0x39d0>
  40195c:	add	x1, x1, #0xba8
  401960:	mov	w2, #0x5                   	// #5
  401964:	mov	x0, #0x0                   	// #0
  401968:	bl	4015b0 <dcgettext@plt>
  40196c:	bl	4015c0 <printf@plt>
  401970:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401974:	add	x1, x1, #0xbf0
  401978:	mov	w2, #0x5                   	// #5
  40197c:	mov	x0, #0x0                   	// #0
  401980:	bl	4015b0 <dcgettext@plt>
  401984:	bl	4015c0 <printf@plt>
  401988:	adrp	x1, 405000 <ferror@plt+0x39d0>
  40198c:	add	x1, x1, #0xc28
  401990:	mov	w2, #0x5                   	// #5
  401994:	mov	x0, #0x0                   	// #0
  401998:	bl	4015b0 <dcgettext@plt>
  40199c:	bl	4015c0 <printf@plt>
  4019a0:	adrp	x1, 405000 <ferror@plt+0x39d0>
  4019a4:	add	x1, x1, #0xc68
  4019a8:	mov	w2, #0x5                   	// #5
  4019ac:	mov	x0, #0x0                   	// #0
  4019b0:	bl	4015b0 <dcgettext@plt>
  4019b4:	bl	4015c0 <printf@plt>
  4019b8:	mov	w0, #0xa                   	// #10
  4019bc:	bl	401600 <putchar@plt>
  4019c0:	adrp	x1, 405000 <ferror@plt+0x39d0>
  4019c4:	add	x1, x1, #0xce8
  4019c8:	mov	w2, #0x5                   	// #5
  4019cc:	mov	x0, #0x0                   	// #0
  4019d0:	bl	4015b0 <dcgettext@plt>
  4019d4:	bl	4015c0 <printf@plt>
  4019d8:	adrp	x1, 405000 <ferror@plt+0x39d0>
  4019dc:	add	x1, x1, #0xd00
  4019e0:	mov	w2, #0x5                   	// #5
  4019e4:	mov	x0, #0x0                   	// #0
  4019e8:	bl	4015b0 <dcgettext@plt>
  4019ec:	bl	4015c0 <printf@plt>
  4019f0:	adrp	x1, 405000 <ferror@plt+0x39d0>
  4019f4:	add	x1, x1, #0xd38
  4019f8:	mov	w2, #0x5                   	// #5
  4019fc:	mov	x0, #0x0                   	// #0
  401a00:	bl	4015b0 <dcgettext@plt>
  401a04:	bl	4015c0 <printf@plt>
  401a08:	mov	w0, #0xa                   	// #10
  401a0c:	bl	401600 <putchar@plt>
  401a10:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401a14:	add	x1, x1, #0xd80
  401a18:	mov	w2, #0x5                   	// #5
  401a1c:	mov	x0, #0x0                   	// #0
  401a20:	bl	4015b0 <dcgettext@plt>
  401a24:	mov	x19, x0
  401a28:	adrp	x0, 405000 <ferror@plt+0x39d0>
  401a2c:	add	x0, x0, #0xf60
  401a30:	bl	4015f0 <getenv@plt>
  401a34:	cmp	x0, #0x0
  401a38:	ldr	x0, [sp, #128]
  401a3c:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401a40:	add	x1, x1, #0x8c8
  401a44:	csel	x1, x1, x0, ne  // ne = any
  401a48:	mov	x0, x19
  401a4c:	bl	4015c0 <printf@plt>
  401a50:	mov	w0, #0xa                   	// #10
  401a54:	bl	401600 <putchar@plt>
  401a58:	mov	w2, #0x5                   	// #5
  401a5c:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401a60:	mov	x0, #0x0                   	// #0
  401a64:	add	x1, x1, #0xf70
  401a68:	bl	4015b0 <dcgettext@plt>
  401a6c:	adrp	x2, 405000 <ferror@plt+0x39d0>
  401a70:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401a74:	add	x2, x2, #0xfb0
  401a78:	add	x1, x1, #0xfc8
  401a7c:	bl	4015c0 <printf@plt>
  401a80:	mov	w0, #0x0                   	// #0
  401a84:	bl	401340 <exit@plt>
  401a88:	adrp	x0, 418000 <ferror@plt+0x169d0>
  401a8c:	ldr	x0, [x0, #504]
  401a90:	bl	401500 <basename@plt>
  401a94:	mov	x1, x0
  401a98:	adrp	x3, 405000 <ferror@plt+0x39d0>
  401a9c:	add	x3, x3, #0x940
  401aa0:	mov	x2, x23
  401aa4:	adrp	x0, 405000 <ferror@plt+0x39d0>
  401aa8:	add	x0, x0, #0x948
  401aac:	bl	4015c0 <printf@plt>
  401ab0:	mov	w2, #0x5                   	// #5
  401ab4:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401ab8:	mov	x0, #0x0                   	// #0
  401abc:	add	x1, x1, #0x958
  401ac0:	bl	4015b0 <dcgettext@plt>
  401ac4:	adrp	x2, 405000 <ferror@plt+0x39d0>
  401ac8:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401acc:	add	x2, x2, #0xa38
  401ad0:	add	x1, x1, #0xa60
  401ad4:	bl	4015c0 <printf@plt>
  401ad8:	mov	w2, #0x5                   	// #5
  401adc:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401ae0:	mov	x0, #0x0                   	// #0
  401ae4:	add	x1, x1, #0xa70
  401ae8:	bl	4015b0 <dcgettext@plt>
  401aec:	mov	x19, x0
  401af0:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401af4:	add	x0, x1, #0xa80
  401af8:	bl	402c28 <ferror@plt+0x15f8>
  401afc:	mov	x1, x0
  401b00:	mov	x0, x19
  401b04:	bl	4015c0 <printf@plt>
  401b08:	mov	w0, #0x0                   	// #0
  401b0c:	bl	401340 <exit@plt>
  401b10:	cmp	w20, w0
  401b14:	b.le	401bac <ferror@plt+0x57c>
  401b18:	ldr	x0, [sp, #104]
  401b1c:	cbz	x0, 401b38 <ferror@plt+0x508>
  401b20:	ldrb	w0, [x0]
  401b24:	cbz	w0, 401c38 <ferror@plt+0x608>
  401b28:	ldr	x0, [sp, #136]
  401b2c:	cbz	x0, 401b38 <ferror@plt+0x508>
  401b30:	ldrb	w0, [x0]
  401b34:	cbnz	w0, 401c64 <ferror@plt+0x634>
  401b38:	adrp	x21, 418000 <ferror@plt+0x169d0>
  401b3c:	adrp	x22, 418000 <ferror@plt+0x169d0>
  401b40:	add	x21, x21, #0x1e0
  401b44:	add	x22, x22, #0x1d8
  401b48:	b	401b64 <ferror@plt+0x534>
  401b4c:	ldr	x1, [x21]
  401b50:	mov	w0, #0x20                  	// #32
  401b54:	bl	4013a0 <fputc@plt>
  401b58:	ldr	w0, [x22]
  401b5c:	cmp	w0, w20
  401b60:	b.ge	401bac <ferror@plt+0x57c>  // b.tcont
  401b64:	ldr	w0, [x22]
  401b68:	ldrb	w1, [x26, #1]
  401b6c:	add	w2, w0, #0x1
  401b70:	ldr	x0, [x19, w0, sxtw #3]
  401b74:	str	w2, [x22]
  401b78:	cbnz	w1, 401bd0 <ferror@plt+0x5a0>
  401b7c:	ldr	x3, [sp, #104]
  401b80:	cbz	x3, 401b98 <ferror@plt+0x568>
  401b84:	ldr	x1, [sp, #112]
  401b88:	cbz	x1, 401bd8 <ferror@plt+0x5a8>
  401b8c:	mov	x2, x0
  401b90:	mov	x0, x3
  401b94:	bl	401fb0 <ferror@plt+0x980>
  401b98:	ldr	x1, [x21]
  401b9c:	bl	401330 <fputs@plt>
  401ba0:	ldr	w0, [x22]
  401ba4:	cmp	w0, w20
  401ba8:	b.lt	401b4c <ferror@plt+0x51c>  // b.tstop
  401bac:	ldrb	w0, [x27, #497]
  401bb0:	cbnz	w0, 401bec <ferror@plt+0x5bc>
  401bb4:	mov	w0, #0x0                   	// #0
  401bb8:	bl	401340 <exit@plt>
  401bbc:	adrp	x1, 418000 <ferror@plt+0x169d0>
  401bc0:	mov	x0, x19
  401bc4:	ldr	x1, [x1, #480]
  401bc8:	bl	401330 <fputs@plt>
  401bcc:	b	401bb4 <ferror@plt+0x584>
  401bd0:	bl	401d80 <ferror@plt+0x750>
  401bd4:	b	401b7c <ferror@plt+0x54c>
  401bd8:	mov	x1, x0
  401bdc:	mov	w2, #0x5                   	// #5
  401be0:	ldr	x0, [sp, #104]
  401be4:	bl	4015b0 <dcgettext@plt>
  401be8:	b	401b98 <ferror@plt+0x568>
  401bec:	adrp	x1, 418000 <ferror@plt+0x169d0>
  401bf0:	mov	w0, #0xa                   	// #10
  401bf4:	ldr	x1, [x1, #480]
  401bf8:	bl	4013a0 <fputc@plt>
  401bfc:	b	401bb4 <ferror@plt+0x584>
  401c00:	mov	x0, x19
  401c04:	bl	401d80 <ferror@plt+0x750>
  401c08:	mov	x19, x0
  401c0c:	b	401804 <ferror@plt+0x1d4>
  401c10:	mov	w2, #0x5                   	// #5
  401c14:	adrp	x1, 406000 <ferror@plt+0x49d0>
  401c18:	mov	x0, #0x0                   	// #0
  401c1c:	add	x1, x1, #0x10
  401c20:	bl	4015b0 <dcgettext@plt>
  401c24:	mov	x2, x0
  401c28:	mov	w1, #0x0                   	// #0
  401c2c:	mov	w0, #0x1                   	// #1
  401c30:	bl	401350 <error@plt>
  401c34:	b	4017ec <ferror@plt+0x1bc>
  401c38:	str	xzr, [sp, #104]
  401c3c:	b	401b38 <ferror@plt+0x508>
  401c40:	ldr	x0, [sp, #104]
  401c44:	mov	x1, x19
  401c48:	mov	w2, #0x5                   	// #5
  401c4c:	bl	4015b0 <dcgettext@plt>
  401c50:	b	401838 <ferror@plt+0x208>
  401c54:	ldr	x0, [sp, #104]
  401c58:	ldr	x1, [sp, #136]
  401c5c:	bl	401420 <bindtextdomain@plt>
  401c60:	b	401824 <ferror@plt+0x1f4>
  401c64:	ldr	x0, [sp, #104]
  401c68:	ldr	x1, [sp, #136]
  401c6c:	bl	401420 <bindtextdomain@plt>
  401c70:	b	401b38 <ferror@plt+0x508>
  401c74:	mov	x29, #0x0                   	// #0
  401c78:	mov	x30, #0x0                   	// #0
  401c7c:	mov	x5, x0
  401c80:	ldr	x1, [sp]
  401c84:	add	x2, sp, #0x8
  401c88:	mov	x6, sp
  401c8c:	movz	x0, #0x0, lsl #48
  401c90:	movk	x0, #0x0, lsl #32
  401c94:	movk	x0, #0x40, lsl #16
  401c98:	movk	x0, #0x1640
  401c9c:	movz	x3, #0x0, lsl #48
  401ca0:	movk	x3, #0x0, lsl #32
  401ca4:	movk	x3, #0x40, lsl #16
  401ca8:	movk	x3, #0x57d8
  401cac:	movz	x4, #0x0, lsl #48
  401cb0:	movk	x4, #0x0, lsl #32
  401cb4:	movk	x4, #0x40, lsl #16
  401cb8:	movk	x4, #0x5858
  401cbc:	bl	401430 <__libc_start_main@plt>
  401cc0:	bl	4014a0 <abort@plt>
  401cc4:	adrp	x0, 417000 <ferror@plt+0x159d0>
  401cc8:	ldr	x0, [x0, #4064]
  401ccc:	cbz	x0, 401cd4 <ferror@plt+0x6a4>
  401cd0:	b	401490 <__gmon_start__@plt>
  401cd4:	ret
  401cd8:	adrp	x0, 418000 <ferror@plt+0x169d0>
  401cdc:	add	x0, x0, #0x1c0
  401ce0:	adrp	x1, 418000 <ferror@plt+0x169d0>
  401ce4:	add	x1, x1, #0x1c0
  401ce8:	cmp	x1, x0
  401cec:	b.eq	401d04 <ferror@plt+0x6d4>  // b.none
  401cf0:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401cf4:	ldr	x1, [x1, #2184]
  401cf8:	cbz	x1, 401d04 <ferror@plt+0x6d4>
  401cfc:	mov	x16, x1
  401d00:	br	x16
  401d04:	ret
  401d08:	adrp	x0, 418000 <ferror@plt+0x169d0>
  401d0c:	add	x0, x0, #0x1c0
  401d10:	adrp	x1, 418000 <ferror@plt+0x169d0>
  401d14:	add	x1, x1, #0x1c0
  401d18:	sub	x1, x1, x0
  401d1c:	lsr	x2, x1, #63
  401d20:	add	x1, x2, x1, asr #3
  401d24:	cmp	xzr, x1, asr #1
  401d28:	asr	x1, x1, #1
  401d2c:	b.eq	401d44 <ferror@plt+0x714>  // b.none
  401d30:	adrp	x2, 405000 <ferror@plt+0x39d0>
  401d34:	ldr	x2, [x2, #2192]
  401d38:	cbz	x2, 401d44 <ferror@plt+0x714>
  401d3c:	mov	x16, x2
  401d40:	br	x16
  401d44:	ret
  401d48:	stp	x29, x30, [sp, #-32]!
  401d4c:	mov	x29, sp
  401d50:	str	x19, [sp, #16]
  401d54:	adrp	x19, 418000 <ferror@plt+0x169d0>
  401d58:	ldrb	w0, [x19, #496]
  401d5c:	cbnz	w0, 401d6c <ferror@plt+0x73c>
  401d60:	bl	401cd8 <ferror@plt+0x6a8>
  401d64:	mov	w0, #0x1                   	// #1
  401d68:	strb	w0, [x19, #496]
  401d6c:	ldr	x19, [sp, #16]
  401d70:	ldp	x29, x30, [sp], #32
  401d74:	ret
  401d78:	b	401d08 <ferror@plt+0x6d8>
  401d7c:	nop
  401d80:	stp	x29, x30, [sp, #-48]!
  401d84:	mov	x29, sp
  401d88:	stp	x19, x20, [sp, #16]
  401d8c:	mov	x20, x0
  401d90:	stp	x21, x22, [sp, #32]
  401d94:	adrp	x21, 405000 <ferror@plt+0x39d0>
  401d98:	mov	x22, x0
  401d9c:	add	x21, x21, #0x898
  401da0:	ldrb	w2, [x20]
  401da4:	mov	x19, x20
  401da8:	mov	x0, x21
  401dac:	add	x20, x20, #0x1
  401db0:	cmp	w2, #0x0
  401db4:	cset	w1, ne  // ne = any
  401db8:	cmp	w2, #0x5c
  401dbc:	csel	w1, w1, wzr, ne  // ne = any
  401dc0:	cbnz	w1, 401da0 <ferror@plt+0x770>
  401dc4:	cbz	w2, 401e98 <ferror@plt+0x868>
  401dc8:	ldrb	w1, [x19, #1]
  401dcc:	cbz	w1, 401e98 <ferror@plt+0x868>
  401dd0:	bl	401550 <strchr@plt>
  401dd4:	cbz	x0, 401da0 <ferror@plt+0x770>
  401dd8:	mov	x0, x22
  401ddc:	bl	401320 <strlen@plt>
  401de0:	bl	4035d8 <ferror@plt+0x1fa8>
  401de4:	mov	x21, x0
  401de8:	sub	x2, x19, x22
  401dec:	mov	x1, x22
  401df0:	add	x20, x0, x2
  401df4:	bl	401300 <memcpy@plt>
  401df8:	adrp	x3, 418000 <ferror@plt+0x169d0>
  401dfc:	mov	w0, #0x0                   	// #0
  401e00:	mov	w12, #0xc                   	// #12
  401e04:	mov	w11, #0x5c                  	// #92
  401e08:	ldrb	w4, [x3, #497]
  401e0c:	mov	w10, #0x9                   	// #9
  401e10:	mov	w9, #0xb                   	// #11
  401e14:	mov	w8, #0xa                   	// #10
  401e18:	mov	w7, #0xd                   	// #13
  401e1c:	mov	w6, #0x7                   	// #7
  401e20:	mov	w5, #0x8                   	// #8
  401e24:	nop
  401e28:	ldrb	w1, [x19, #1]
  401e2c:	cmp	w1, #0x66
  401e30:	b.eq	401f6c <ferror@plt+0x93c>  // b.none
  401e34:	b.hi	401edc <ferror@plt+0x8ac>  // b.pmore
  401e38:	cmp	w1, #0x61
  401e3c:	b.eq	401f78 <ferror@plt+0x948>  // b.none
  401e40:	b.ls	401eac <ferror@plt+0x87c>  // b.plast
  401e44:	cmp	w1, #0x62
  401e48:	b.eq	401f84 <ferror@plt+0x954>  // b.none
  401e4c:	cmp	w1, #0x63
  401e50:	b.ne	401ebc <ferror@plt+0x88c>  // b.any
  401e54:	add	x19, x19, #0x2
  401e58:	mov	w4, #0x0                   	// #0
  401e5c:	mov	w0, #0x1                   	// #1
  401e60:	ldrb	w1, [x19]
  401e64:	cmp	w1, #0x5c
  401e68:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  401e6c:	b.eq	401e84 <ferror@plt+0x854>  // b.none
  401e70:	strb	w1, [x20], #1
  401e74:	ldrb	w1, [x19, #1]!
  401e78:	cmp	w1, #0x5c
  401e7c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  401e80:	b.ne	401e70 <ferror@plt+0x840>  // b.any
  401e84:	cbnz	w1, 401e28 <ferror@plt+0x7f8>
  401e88:	cbz	w0, 401e90 <ferror@plt+0x860>
  401e8c:	strb	w4, [x3, #497]
  401e90:	mov	x22, x21
  401e94:	strb	wzr, [x20]
  401e98:	mov	x0, x22
  401e9c:	ldp	x19, x20, [sp, #16]
  401ea0:	ldp	x21, x22, [sp, #32]
  401ea4:	ldp	x29, x30, [sp], #48
  401ea8:	ret
  401eac:	cmp	w1, #0x37
  401eb0:	b.hi	401ec8 <ferror@plt+0x898>  // b.pmore
  401eb4:	cmp	w1, #0x2f
  401eb8:	b.hi	401f30 <ferror@plt+0x900>  // b.pmore
  401ebc:	add	x19, x19, #0x1
  401ec0:	strb	w11, [x20]
  401ec4:	b	401e60 <ferror@plt+0x830>
  401ec8:	cmp	w1, #0x5c
  401ecc:	b.ne	401ebc <ferror@plt+0x88c>  // b.any
  401ed0:	add	x19, x19, #0x2
  401ed4:	strb	w1, [x20]
  401ed8:	b	401e60 <ferror@plt+0x830>
  401edc:	cmp	w1, #0x74
  401ee0:	b.eq	401f18 <ferror@plt+0x8e8>  // b.none
  401ee4:	b.ls	401efc <ferror@plt+0x8cc>  // b.plast
  401ee8:	cmp	w1, #0x76
  401eec:	b.ne	401ebc <ferror@plt+0x88c>  // b.any
  401ef0:	add	x19, x19, #0x2
  401ef4:	strb	w9, [x20], #1
  401ef8:	b	401e60 <ferror@plt+0x830>
  401efc:	cmp	w1, #0x6e
  401f00:	b.eq	401f24 <ferror@plt+0x8f4>  // b.none
  401f04:	cmp	w1, #0x72
  401f08:	b.ne	401ebc <ferror@plt+0x88c>  // b.any
  401f0c:	add	x19, x19, #0x2
  401f10:	strb	w7, [x20], #1
  401f14:	b	401e60 <ferror@plt+0x830>
  401f18:	add	x19, x19, #0x2
  401f1c:	strb	w10, [x20], #1
  401f20:	b	401e60 <ferror@plt+0x830>
  401f24:	add	x19, x19, #0x2
  401f28:	strb	w8, [x20], #1
  401f2c:	b	401e60 <ferror@plt+0x830>
  401f30:	ldrb	w2, [x19, #2]
  401f34:	sub	w1, w1, #0x30
  401f38:	sub	w2, w2, #0x30
  401f3c:	and	w13, w2, #0xff
  401f40:	cmp	w13, #0x7
  401f44:	b.hi	401f90 <ferror@plt+0x960>  // b.pmore
  401f48:	ldrb	w13, [x19, #3]
  401f4c:	add	w1, w2, w1, lsl #3
  401f50:	sub	w2, w13, #0x30
  401f54:	and	w13, w2, #0xff
  401f58:	cmp	w13, #0x7
  401f5c:	b.ls	401f9c <ferror@plt+0x96c>  // b.plast
  401f60:	add	x19, x19, #0x3
  401f64:	strb	w1, [x20]
  401f68:	b	401e60 <ferror@plt+0x830>
  401f6c:	add	x19, x19, #0x2
  401f70:	strb	w12, [x20], #1
  401f74:	b	401e60 <ferror@plt+0x830>
  401f78:	add	x19, x19, #0x2
  401f7c:	strb	w6, [x20], #1
  401f80:	b	401e60 <ferror@plt+0x830>
  401f84:	add	x19, x19, #0x2
  401f88:	strb	w5, [x20], #1
  401f8c:	b	401e60 <ferror@plt+0x830>
  401f90:	add	x19, x19, #0x2
  401f94:	strb	w1, [x20]
  401f98:	b	401e60 <ferror@plt+0x830>
  401f9c:	add	w1, w2, w1, lsl #3
  401fa0:	add	x19, x19, #0x4
  401fa4:	strb	w1, [x20]
  401fa8:	b	401e60 <ferror@plt+0x830>
  401fac:	nop
  401fb0:	stp	x29, x30, [sp, #-64]!
  401fb4:	mov	x29, sp
  401fb8:	stp	x19, x20, [sp, #16]
  401fbc:	mov	x19, x2
  401fc0:	stp	x21, x22, [sp, #32]
  401fc4:	mov	x22, x1
  401fc8:	stp	x23, x24, [sp, #48]
  401fcc:	mov	x23, x0
  401fd0:	mov	x0, x1
  401fd4:	bl	401320 <strlen@plt>
  401fd8:	mov	x20, x0
  401fdc:	add	x24, x20, #0x1
  401fe0:	mov	x0, x19
  401fe4:	bl	401320 <strlen@plt>
  401fe8:	add	x21, x0, #0x1
  401fec:	add	x3, x24, x21
  401ff0:	mov	x1, x22
  401ff4:	add	x3, x3, #0xf
  401ff8:	mov	x2, x20
  401ffc:	and	x3, x3, #0xfffffffffffffff0
  402000:	sub	sp, sp, x3
  402004:	mov	x0, sp
  402008:	bl	401300 <memcpy@plt>
  40200c:	mov	w3, #0x4                   	// #4
  402010:	add	x0, sp, x24
  402014:	mov	x2, x21
  402018:	mov	x1, x19
  40201c:	strb	w3, [sp, x20]
  402020:	bl	401300 <memcpy@plt>
  402024:	mov	x1, sp
  402028:	mov	x0, x23
  40202c:	mov	w2, #0x5                   	// #5
  402030:	bl	4015b0 <dcgettext@plt>
  402034:	cmp	sp, x0
  402038:	mov	sp, x29
  40203c:	csel	x0, x0, x19, ne  // ne = any
  402040:	ldp	x19, x20, [sp, #16]
  402044:	ldp	x21, x22, [sp, #32]
  402048:	ldp	x23, x24, [sp, #48]
  40204c:	ldp	x29, x30, [sp], #64
  402050:	ret
  402054:	nop
  402058:	stp	x29, x30, [sp, #-32]!
  40205c:	adrp	x0, 418000 <ferror@plt+0x169d0>
  402060:	mov	x29, sp
  402064:	ldr	x0, [x0, #480]
  402068:	stp	x19, x20, [sp, #16]
  40206c:	bl	402220 <ferror@plt+0xbf0>
  402070:	mov	w20, w0
  402074:	bl	4015e0 <__errno_location@plt>
  402078:	mov	x19, x0
  40207c:	cbnz	w20, 4020c4 <ferror@plt+0xa94>
  402080:	adrp	x20, 418000 <ferror@plt+0x169d0>
  402084:	ldr	x0, [x20, #456]
  402088:	str	wzr, [x19]
  40208c:	bl	401630 <ferror@plt>
  402090:	cbnz	w0, 402100 <ferror@plt+0xad0>
  402094:	ldr	x0, [x20, #456]
  402098:	bl	401570 <fflush@plt>
  40209c:	cbnz	w0, 402100 <ferror@plt+0xad0>
  4020a0:	ldr	x0, [x20, #456]
  4020a4:	bl	4013c0 <fclose@plt>
  4020a8:	cbz	w0, 4020b8 <ferror@plt+0xa88>
  4020ac:	ldr	w0, [x19]
  4020b0:	cmp	w0, #0x9
  4020b4:	b.ne	4020f8 <ferror@plt+0xac8>  // b.any
  4020b8:	ldp	x19, x20, [sp, #16]
  4020bc:	ldp	x29, x30, [sp], #32
  4020c0:	ret
  4020c4:	ldr	w20, [x19]
  4020c8:	mov	w2, #0x5                   	// #5
  4020cc:	adrp	x1, 406000 <ferror@plt+0x49d0>
  4020d0:	mov	x0, #0x0                   	// #0
  4020d4:	add	x1, x1, #0x118
  4020d8:	bl	4015b0 <dcgettext@plt>
  4020dc:	mov	w1, w20
  4020e0:	mov	x3, x0
  4020e4:	adrp	x2, 406000 <ferror@plt+0x49d0>
  4020e8:	mov	w0, #0x1                   	// #1
  4020ec:	add	x2, x2, #0x128
  4020f0:	bl	401350 <error@plt>
  4020f4:	b	402080 <ferror@plt+0xa50>
  4020f8:	mov	w0, #0x1                   	// #1
  4020fc:	bl	401340 <exit@plt>
  402100:	ldr	x0, [x20, #456]
  402104:	bl	4013c0 <fclose@plt>
  402108:	mov	w0, #0x1                   	// #1
  40210c:	bl	401340 <exit@plt>
  402110:	stp	x29, x30, [sp, #-48]!
  402114:	adrp	x1, 418000 <ferror@plt+0x169d0>
  402118:	mov	x29, sp
  40211c:	stp	x19, x20, [sp, #16]
  402120:	mov	x19, x0
  402124:	ldr	x0, [x1, #480]
  402128:	stp	x21, x22, [sp, #32]
  40212c:	cmp	x19, x0
  402130:	b.eq	402170 <ferror@plt+0xb40>  // b.none
  402134:	bl	4015e0 <__errno_location@plt>
  402138:	mov	x20, x0
  40213c:	mov	x0, x19
  402140:	str	wzr, [x20]
  402144:	bl	401630 <ferror@plt>
  402148:	cbnz	w0, 40219c <ferror@plt+0xb6c>
  40214c:	mov	x0, x19
  402150:	bl	4013c0 <fclose@plt>
  402154:	cbnz	w0, 4021d4 <ferror@plt+0xba4>
  402158:	mov	w21, #0x0                   	// #0
  40215c:	mov	w0, w21
  402160:	ldp	x19, x20, [sp, #16]
  402164:	ldp	x21, x22, [sp, #32]
  402168:	ldp	x29, x30, [sp], #48
  40216c:	ret
  402170:	adrp	x0, 418000 <ferror@plt+0x169d0>
  402174:	ldrb	w1, [x0, #499]
  402178:	cbnz	w1, 402158 <ferror@plt+0xb28>
  40217c:	mov	w1, #0x1                   	// #1
  402180:	strb	w1, [x0, #499]
  402184:	bl	4015e0 <__errno_location@plt>
  402188:	mov	x20, x0
  40218c:	mov	x0, x19
  402190:	str	wzr, [x20]
  402194:	bl	401630 <ferror@plt>
  402198:	cbz	w0, 40214c <ferror@plt+0xb1c>
  40219c:	mov	x0, x19
  4021a0:	bl	401570 <fflush@plt>
  4021a4:	cbz	w0, 4021f4 <ferror@plt+0xbc4>
  4021a8:	ldr	w22, [x20]
  4021ac:	cmp	w22, #0x20
  4021b0:	csetm	w21, ne  // ne = any
  4021b4:	mov	x0, x19
  4021b8:	bl	4013c0 <fclose@plt>
  4021bc:	str	w22, [x20]
  4021c0:	mov	w0, w21
  4021c4:	ldp	x19, x20, [sp, #16]
  4021c8:	ldp	x21, x22, [sp, #32]
  4021cc:	ldp	x29, x30, [sp], #48
  4021d0:	ret
  4021d4:	ldr	w0, [x20]
  4021d8:	ldp	x19, x20, [sp, #16]
  4021dc:	cmp	w0, #0x20
  4021e0:	csetm	w21, ne  // ne = any
  4021e4:	mov	w0, w21
  4021e8:	ldp	x21, x22, [sp, #32]
  4021ec:	ldp	x29, x30, [sp], #48
  4021f0:	ret
  4021f4:	mov	x1, x19
  4021f8:	bl	4013a0 <fputc@plt>
  4021fc:	cmn	w0, #0x1
  402200:	b.eq	4021a8 <ferror@plt+0xb78>  // b.none
  402204:	mov	x0, x19
  402208:	bl	401570 <fflush@plt>
  40220c:	mov	w22, w0
  402210:	cbnz	w0, 4021a8 <ferror@plt+0xb78>
  402214:	mov	w21, #0xffffffff            	// #-1
  402218:	str	wzr, [x20]
  40221c:	b	4021b4 <ferror@plt+0xb84>
  402220:	stp	x29, x30, [sp, #-48]!
  402224:	adrp	x1, 418000 <ferror@plt+0x169d0>
  402228:	mov	x29, sp
  40222c:	stp	x19, x20, [sp, #16]
  402230:	mov	x19, x0
  402234:	ldr	x0, [x1, #480]
  402238:	stp	x21, x22, [sp, #32]
  40223c:	cmp	x19, x0
  402240:	b.eq	4022d0 <ferror@plt+0xca0>  // b.none
  402244:	bl	4015e0 <__errno_location@plt>
  402248:	mov	x20, x0
  40224c:	mov	x0, x19
  402250:	str	wzr, [x20]
  402254:	bl	401630 <ferror@plt>
  402258:	cbnz	w0, 4022fc <ferror@plt+0xccc>
  40225c:	mov	x0, x19
  402260:	bl	401570 <fflush@plt>
  402264:	cbz	w0, 402294 <ferror@plt+0xc64>
  402268:	ldr	w22, [x20]
  40226c:	cmp	w22, #0x20
  402270:	csetm	w21, ne  // ne = any
  402274:	mov	x0, x19
  402278:	bl	4013c0 <fclose@plt>
  40227c:	str	w22, [x20]
  402280:	mov	w0, w21
  402284:	ldp	x19, x20, [sp, #16]
  402288:	ldp	x21, x22, [sp, #32]
  40228c:	ldp	x29, x30, [sp], #48
  402290:	ret
  402294:	mov	x0, x19
  402298:	bl	4013c0 <fclose@plt>
  40229c:	cbz	w0, 4022b8 <ferror@plt+0xc88>
  4022a0:	ldr	w0, [x20]
  4022a4:	cmp	w0, #0x9
  4022a8:	b.eq	4022b8 <ferror@plt+0xc88>  // b.none
  4022ac:	cmp	w0, #0x20
  4022b0:	csetm	w21, ne  // ne = any
  4022b4:	b	402280 <ferror@plt+0xc50>
  4022b8:	mov	w21, #0x0                   	// #0
  4022bc:	mov	w0, w21
  4022c0:	ldp	x19, x20, [sp, #16]
  4022c4:	ldp	x21, x22, [sp, #32]
  4022c8:	ldp	x29, x30, [sp], #48
  4022cc:	ret
  4022d0:	adrp	x0, 418000 <ferror@plt+0x169d0>
  4022d4:	ldrb	w1, [x0, #499]
  4022d8:	cbnz	w1, 4022b8 <ferror@plt+0xc88>
  4022dc:	mov	w1, #0x1                   	// #1
  4022e0:	strb	w1, [x0, #499]
  4022e4:	bl	4015e0 <__errno_location@plt>
  4022e8:	mov	x20, x0
  4022ec:	mov	x0, x19
  4022f0:	str	wzr, [x20]
  4022f4:	bl	401630 <ferror@plt>
  4022f8:	cbz	w0, 40225c <ferror@plt+0xc2c>
  4022fc:	mov	x0, x19
  402300:	bl	401570 <fflush@plt>
  402304:	cbnz	w0, 402268 <ferror@plt+0xc38>
  402308:	mov	x1, x19
  40230c:	bl	4013a0 <fputc@plt>
  402310:	cmn	w0, #0x1
  402314:	b.eq	402268 <ferror@plt+0xc38>  // b.none
  402318:	mov	x0, x19
  40231c:	bl	401570 <fflush@plt>
  402320:	mov	w22, w0
  402324:	cbnz	w0, 402268 <ferror@plt+0xc38>
  402328:	mov	w21, #0xffffffff            	// #-1
  40232c:	str	wzr, [x20]
  402330:	b	402274 <ferror@plt+0xc44>
  402334:	nop
  402338:	stp	x29, x30, [sp, #-48]!
  40233c:	mov	x29, sp
  402340:	stp	x19, x20, [sp, #16]
  402344:	cbz	x0, 40241c <ferror@plt+0xdec>
  402348:	mov	x19, x0
  40234c:	mov	w1, #0x2f                  	// #47
  402350:	bl	401480 <strrchr@plt>
  402354:	mov	x20, x0
  402358:	cbz	x0, 4023bc <ferror@plt+0xd8c>
  40235c:	str	x21, [sp, #32]
  402360:	add	x21, x0, #0x1
  402364:	sub	x0, x21, x19
  402368:	cmp	x0, #0x6
  40236c:	b.le	4023d8 <ferror@plt+0xda8>
  402370:	adrp	x1, 406000 <ferror@plt+0x49d0>
  402374:	sub	x0, x20, #0x6
  402378:	add	x1, x1, #0x168
  40237c:	mov	x2, #0x7                   	// #7
  402380:	bl	401410 <strncmp@plt>
  402384:	cbnz	w0, 4023d8 <ferror@plt+0xda8>
  402388:	ldrb	w0, [x20, #1]
  40238c:	cmp	w0, #0x6c
  402390:	b.ne	4023f8 <ferror@plt+0xdc8>  // b.any
  402394:	ldrb	w0, [x21, #1]
  402398:	cmp	w0, #0x74
  40239c:	b.ne	4023f8 <ferror@plt+0xdc8>  // b.any
  4023a0:	ldrb	w0, [x21, #2]
  4023a4:	cmp	w0, #0x2d
  4023a8:	b.ne	4023f8 <ferror@plt+0xdc8>  // b.any
  4023ac:	adrp	x0, 418000 <ferror@plt+0x169d0>
  4023b0:	add	x19, x20, #0x4
  4023b4:	ldr	x21, [sp, #32]
  4023b8:	str	x19, [x0, #488]
  4023bc:	adrp	x1, 418000 <ferror@plt+0x169d0>
  4023c0:	adrp	x0, 418000 <ferror@plt+0x169d0>
  4023c4:	str	x19, [x1, #504]
  4023c8:	str	x19, [x0, #448]
  4023cc:	ldp	x19, x20, [sp, #16]
  4023d0:	ldp	x29, x30, [sp], #48
  4023d4:	ret
  4023d8:	adrp	x1, 418000 <ferror@plt+0x169d0>
  4023dc:	adrp	x0, 418000 <ferror@plt+0x169d0>
  4023e0:	ldr	x21, [sp, #32]
  4023e4:	str	x19, [x1, #504]
  4023e8:	str	x19, [x0, #448]
  4023ec:	ldp	x19, x20, [sp, #16]
  4023f0:	ldp	x29, x30, [sp], #48
  4023f4:	ret
  4023f8:	adrp	x1, 418000 <ferror@plt+0x169d0>
  4023fc:	adrp	x0, 418000 <ferror@plt+0x169d0>
  402400:	mov	x19, x21
  402404:	str	x19, [x1, #504]
  402408:	str	x19, [x0, #448]
  40240c:	ldp	x19, x20, [sp, #16]
  402410:	ldr	x21, [sp, #32]
  402414:	ldp	x29, x30, [sp], #48
  402418:	ret
  40241c:	adrp	x3, 418000 <ferror@plt+0x169d0>
  402420:	mov	x2, #0x37                  	// #55
  402424:	mov	x1, #0x1                   	// #1
  402428:	adrp	x0, 406000 <ferror@plt+0x49d0>
  40242c:	ldr	x3, [x3, #456]
  402430:	add	x0, x0, #0x130
  402434:	str	x21, [sp, #32]
  402438:	bl	401560 <fwrite@plt>
  40243c:	bl	4014a0 <abort@plt>
  402440:	stp	x29, x30, [sp, #-16]!
  402444:	adrp	x3, 406000 <ferror@plt+0x49d0>
  402448:	adrp	x1, 406000 <ferror@plt+0x49d0>
  40244c:	mov	x29, sp
  402450:	adrp	x0, 406000 <ferror@plt+0x49d0>
  402454:	add	x3, x3, #0x1e8
  402458:	add	x1, x1, #0x170
  40245c:	add	x0, x0, #0x180
  402460:	mov	w2, #0xb3                  	// #179
  402464:	bl	4015d0 <__assert_fail@plt>
  402468:	stp	x29, x30, [sp, #-224]!
  40246c:	mov	x29, sp
  402470:	stp	x19, x20, [sp, #16]
  402474:	mov	x19, x0
  402478:	mov	x0, x1
  40247c:	mov	w1, #0x2                   	// #2
  402480:	stp	x25, x26, [sp, #64]
  402484:	str	x27, [sp, #80]
  402488:	bl	403038 <ferror@plt+0x1a08>
  40248c:	ldrb	w1, [x19]
  402490:	mov	x25, x0
  402494:	cbz	w1, 40279c <ferror@plt+0x116c>
  402498:	add	x26, sp, #0xc4
  40249c:	stp	x21, x22, [sp, #32]
  4024a0:	stp	x23, x24, [sp, #48]
  4024a4:	add	x24, sp, #0x84
  4024a8:	b	402504 <ferror@plt+0xed4>
  4024ac:	mov	x0, x25
  4024b0:	bl	401320 <strlen@plt>
  4024b4:	cmp	x20, x19
  4024b8:	mov	x19, x0
  4024bc:	b.ls	4024d4 <ferror@plt+0xea4>  // b.plast
  4024c0:	bl	401520 <__ctype_b_loc@plt>
  4024c4:	ldurb	w1, [x20, #-1]
  4024c8:	ldr	x0, [x0]
  4024cc:	ldrh	w0, [x0, x1, lsl #1]
  4024d0:	tbnz	w0, #3, 4024f0 <ferror@plt+0xec0>
  4024d4:	ldrb	w19, [x20, x19]
  4024d8:	cbz	w19, 402ba8 <ferror@plt+0x1578>
  4024dc:	bl	401520 <__ctype_b_loc@plt>
  4024e0:	ubfiz	x19, x19, #1, #8
  4024e4:	ldr	x0, [x0]
  4024e8:	ldrh	w0, [x0, x19]
  4024ec:	tbz	w0, #3, 402ba8 <ferror@plt+0x1578>
  4024f0:	ldrb	w0, [x20]
  4024f4:	cbz	w0, 402794 <ferror@plt+0x1164>
  4024f8:	ldrb	w0, [x20, #1]
  4024fc:	add	x19, x20, #0x1
  402500:	cbz	w0, 402794 <ferror@plt+0x1164>
  402504:	mov	x1, x25
  402508:	mov	x0, x19
  40250c:	bl	404408 <ferror@plt+0x2dd8>
  402510:	mov	x20, x0
  402514:	cbz	x0, 402794 <ferror@plt+0x1164>
  402518:	bl	401540 <__ctype_get_mb_cur_max@plt>
  40251c:	cmp	x0, #0x1
  402520:	b.ls	4024ac <ferror@plt+0xe7c>  // b.plast
  402524:	strb	wzr, [sp, #96]
  402528:	cmp	x20, x19
  40252c:	stur	xzr, [sp, #100]
  402530:	add	x21, sp, #0x64
  402534:	strb	wzr, [sp, #108]
  402538:	str	x19, [sp, #112]
  40253c:	b.ls	402a10 <ferror@plt+0x13e0>  // b.plast
  402540:	adrp	x22, 406000 <ferror@plt+0x49d0>
  402544:	add	x22, x22, #0x250
  402548:	mov	w23, #0x1                   	// #1
  40254c:	nop
  402550:	ldrb	w0, [sp, #96]
  402554:	cbnz	w0, 4028c8 <ferror@plt+0x1298>
  402558:	ldrb	w1, [x19]
  40255c:	ubfx	x0, x1, #5, #3
  402560:	ldr	w0, [x22, x0, lsl #2]
  402564:	lsr	w0, w0, w1
  402568:	tbz	w0, #0, 4028b8 <ferror@plt+0x1288>
  40256c:	mov	x0, #0x1                   	// #1
  402570:	str	x0, [sp, #120]
  402574:	ldrb	w27, [x19]
  402578:	strb	w0, [sp, #108]
  40257c:	strb	w0, [sp, #128]
  402580:	str	w27, [sp, #132]
  402584:	cbz	w27, 402c24 <ferror@plt+0x15f4>
  402588:	ldr	x19, [sp, #112]
  40258c:	strb	wzr, [sp, #108]
  402590:	ldr	x0, [sp, #120]
  402594:	ldrb	w1, [sp, #128]
  402598:	add	x19, x19, x0
  40259c:	str	x19, [sp, #112]
  4025a0:	cmp	x19, x20
  4025a4:	b.cc	402550 <ferror@plt+0xf20>  // b.lo, b.ul, b.last
  4025a8:	cbz	w1, 402a10 <ferror@plt+0x13e0>
  4025ac:	mov	w0, w27
  4025b0:	bl	4015a0 <iswalnum@plt>
  4025b4:	cmp	w0, #0x0
  4025b8:	cset	w27, eq  // eq = none
  4025bc:	strb	wzr, [sp, #160]
  4025c0:	adrp	x22, 406000 <ferror@plt+0x49d0>
  4025c4:	strb	wzr, [sp, #96]
  4025c8:	mov	x19, x25
  4025cc:	ldrb	w0, [sp, #160]
  4025d0:	add	x22, x22, #0x250
  4025d4:	stur	xzr, [sp, #100]
  4025d8:	add	x23, sp, #0xa4
  4025dc:	strb	wzr, [sp, #108]
  4025e0:	mov	w21, #0x1                   	// #1
  4025e4:	str	x20, [sp, #112]
  4025e8:	stur	xzr, [sp, #164]
  4025ec:	strb	wzr, [sp, #172]
  4025f0:	str	x25, [sp, #176]
  4025f4:	cbnz	w0, 402698 <ferror@plt+0x1068>
  4025f8:	ldrb	w1, [x19]
  4025fc:	ubfx	x0, x1, #5, #3
  402600:	ldr	w0, [x22, x0, lsl #2]
  402604:	lsr	w0, w0, w1
  402608:	tbz	w0, #0, 4028a4 <ferror@plt+0x1274>
  40260c:	mov	x0, #0x1                   	// #1
  402610:	str	x0, [sp, #184]
  402614:	ldrb	w1, [x19]
  402618:	strb	w0, [sp, #172]
  40261c:	strb	w0, [sp, #192]
  402620:	str	w1, [sp, #196]
  402624:	cbz	w1, 4027c0 <ferror@plt+0x1190>
  402628:	ldrb	w0, [sp, #96]
  40262c:	ldr	x19, [sp, #112]
  402630:	cbnz	w0, 402844 <ferror@plt+0x1214>
  402634:	ldrb	w1, [x19]
  402638:	ubfx	x0, x1, #5, #3
  40263c:	ldr	w0, [x22, x0, lsl #2]
  402640:	lsr	w0, w0, w1
  402644:	tbz	w0, #0, 402834 <ferror@plt+0x1204>
  402648:	mov	x0, #0x1                   	// #1
  40264c:	str	x0, [sp, #120]
  402650:	ldrb	w1, [x19]
  402654:	strb	w0, [sp, #108]
  402658:	strb	w0, [sp, #128]
  40265c:	mov	w19, w1
  402660:	str	w1, [sp, #132]
  402664:	cbz	w19, 402c24 <ferror@plt+0x15f4>
  402668:	ldr	x19, [sp, #112]
  40266c:	strb	wzr, [sp, #108]
  402670:	ldr	x1, [sp, #120]
  402674:	strb	wzr, [sp, #172]
  402678:	ldr	x0, [sp, #176]
  40267c:	add	x19, x19, x1
  402680:	ldr	x1, [sp, #184]
  402684:	str	x19, [sp, #112]
  402688:	add	x19, x0, x1
  40268c:	ldrb	w0, [sp, #160]
  402690:	str	x19, [sp, #176]
  402694:	cbz	w0, 4025f8 <ferror@plt+0xfc8>
  402698:	bl	401540 <__ctype_get_mb_cur_max@plt>
  40269c:	mov	x1, x0
  4026a0:	mov	x0, x19
  4026a4:	bl	402fd8 <ferror@plt+0x19a8>
  4026a8:	mov	x3, x23
  4026ac:	mov	x2, x0
  4026b0:	mov	x1, x19
  4026b4:	mov	x0, x26
  4026b8:	bl	4037e0 <ferror@plt+0x21b0>
  4026bc:	str	x0, [sp, #184]
  4026c0:	cmn	x0, #0x1
  4026c4:	b.eq	40293c <ferror@plt+0x130c>  // b.none
  4026c8:	cmn	x0, #0x2
  4026cc:	b.eq	402968 <ferror@plt+0x1338>  // b.none
  4026d0:	cbz	x0, 402984 <ferror@plt+0x1354>
  4026d4:	ldr	w19, [sp, #196]
  4026d8:	mov	x0, x23
  4026dc:	strb	w21, [sp, #192]
  4026e0:	bl	4014b0 <mbsinit@plt>
  4026e4:	ldrb	w1, [sp, #108]
  4026e8:	cbz	w0, 4026f0 <ferror@plt+0x10c0>
  4026ec:	strb	wzr, [sp, #160]
  4026f0:	strb	w21, [sp, #172]
  4026f4:	cbz	w19, 402710 <ferror@plt+0x10e0>
  4026f8:	cbz	w1, 402628 <ferror@plt+0xff8>
  4026fc:	ldrb	w0, [sp, #128]
  402700:	cbz	w0, 402668 <ferror@plt+0x1038>
  402704:	ldr	w19, [sp, #132]
  402708:	cbnz	w19, 402668 <ferror@plt+0x1038>
  40270c:	b	402c24 <ferror@plt+0x15f4>
  402710:	cbz	w1, 4027c0 <ferror@plt+0x1190>
  402714:	ldrb	w0, [sp, #128]
  402718:	ldr	w19, [sp, #132]
  40271c:	cbnz	w0, 402800 <ferror@plt+0x11d0>
  402720:	ldrb	w0, [sp, #128]
  402724:	cbz	w0, 402808 <ferror@plt+0x11d8>
  402728:	mov	w0, w19
  40272c:	bl	4015a0 <iswalnum@plt>
  402730:	cbz	w0, 402808 <ferror@plt+0x11d8>
  402734:	nop
  402738:	strb	wzr, [sp, #96]
  40273c:	adrp	x1, 406000 <ferror@plt+0x49d0>
  402740:	stur	xzr, [sp, #100]
  402744:	add	x1, x1, #0x250
  402748:	strb	wzr, [sp, #108]
  40274c:	add	x19, sp, #0x64
  402750:	str	x20, [sp, #112]
  402754:	ldrb	w2, [x20]
  402758:	ubfx	x0, x2, #5, #3
  40275c:	ldr	w0, [x1, x0, lsl #2]
  402760:	lsr	w0, w0, w2
  402764:	tbz	w0, #0, 402acc <ferror@plt+0x149c>
  402768:	mov	x1, #0x1                   	// #1
  40276c:	str	x1, [sp, #120]
  402770:	ldrb	w0, [x20]
  402774:	strb	w1, [sp, #128]
  402778:	mov	w19, w0
  40277c:	str	w0, [sp, #132]
  402780:	cbz	w19, 402bd4 <ferror@plt+0x15a4>
  402784:	ldr	x19, [sp, #120]
  402788:	add	x19, x20, x19
  40278c:	ldrb	w0, [x19]
  402790:	cbnz	w0, 402504 <ferror@plt+0xed4>
  402794:	ldp	x21, x22, [sp, #32]
  402798:	ldp	x23, x24, [sp, #48]
  40279c:	mov	w27, #0x0                   	// #0
  4027a0:	mov	x0, x25
  4027a4:	bl	401530 <free@plt>
  4027a8:	mov	w0, w27
  4027ac:	ldp	x19, x20, [sp, #16]
  4027b0:	ldp	x25, x26, [sp, #64]
  4027b4:	ldr	x27, [sp, #80]
  4027b8:	ldp	x29, x30, [sp], #224
  4027bc:	ret
  4027c0:	ldrb	w0, [sp, #96]
  4027c4:	ldr	x19, [sp, #112]
  4027c8:	cbnz	w0, 402a50 <ferror@plt+0x1420>
  4027cc:	ldrb	w1, [x19]
  4027d0:	adrp	x0, 406000 <ferror@plt+0x49d0>
  4027d4:	add	x0, x0, #0x250
  4027d8:	ubfx	x2, x1, #5, #3
  4027dc:	ldr	w0, [x0, x2, lsl #2]
  4027e0:	lsr	w0, w0, w1
  4027e4:	tbz	w0, #0, 402a3c <ferror@plt+0x140c>
  4027e8:	mov	x0, #0x1                   	// #1
  4027ec:	str	x0, [sp, #120]
  4027f0:	ldrb	w19, [x19]
  4027f4:	strb	w0, [sp, #108]
  4027f8:	strb	w0, [sp, #128]
  4027fc:	str	w19, [sp, #132]
  402800:	cbnz	w19, 402720 <ferror@plt+0x10f0>
  402804:	nop
  402808:	cbz	w27, 402738 <ferror@plt+0x1108>
  40280c:	mov	x0, x25
  402810:	ldp	x21, x22, [sp, #32]
  402814:	ldp	x23, x24, [sp, #48]
  402818:	bl	401530 <free@plt>
  40281c:	mov	w0, w27
  402820:	ldp	x19, x20, [sp, #16]
  402824:	ldp	x25, x26, [sp, #64]
  402828:	ldr	x27, [sp, #80]
  40282c:	ldp	x29, x30, [sp], #224
  402830:	ret
  402834:	add	x0, sp, #0x64
  402838:	bl	4014b0 <mbsinit@plt>
  40283c:	cbz	w0, 402be4 <ferror@plt+0x15b4>
  402840:	strb	w21, [sp, #96]
  402844:	bl	401540 <__ctype_get_mb_cur_max@plt>
  402848:	mov	x1, x0
  40284c:	mov	x0, x19
  402850:	bl	402fd8 <ferror@plt+0x19a8>
  402854:	mov	x1, x19
  402858:	mov	x2, x0
  40285c:	add	x3, sp, #0x64
  402860:	mov	x0, x24
  402864:	bl	4037e0 <ferror@plt+0x21b0>
  402868:	str	x0, [sp, #120]
  40286c:	cmn	x0, #0x1
  402870:	b.eq	402954 <ferror@plt+0x1324>  // b.none
  402874:	cmn	x0, #0x2
  402878:	b.eq	4029c0 <ferror@plt+0x1390>  // b.none
  40287c:	cbz	x0, 4029d8 <ferror@plt+0x13a8>
  402880:	ldr	w19, [sp, #132]
  402884:	add	x0, sp, #0x64
  402888:	strb	w21, [sp, #128]
  40288c:	bl	4014b0 <mbsinit@plt>
  402890:	cbz	w0, 402898 <ferror@plt+0x1268>
  402894:	strb	wzr, [sp, #96]
  402898:	strb	w21, [sp, #108]
  40289c:	cbnz	w19, 402668 <ferror@plt+0x1038>
  4028a0:	b	402c24 <ferror@plt+0x15f4>
  4028a4:	mov	x0, x23
  4028a8:	bl	4014b0 <mbsinit@plt>
  4028ac:	cbz	w0, 402be4 <ferror@plt+0x15b4>
  4028b0:	strb	w21, [sp, #160]
  4028b4:	b	402698 <ferror@plt+0x1068>
  4028b8:	mov	x0, x21
  4028bc:	bl	4014b0 <mbsinit@plt>
  4028c0:	cbz	w0, 402be4 <ferror@plt+0x15b4>
  4028c4:	strb	w23, [sp, #96]
  4028c8:	bl	401540 <__ctype_get_mb_cur_max@plt>
  4028cc:	mov	x1, x0
  4028d0:	mov	x0, x19
  4028d4:	bl	402fd8 <ferror@plt+0x19a8>
  4028d8:	mov	x3, x21
  4028dc:	mov	x2, x0
  4028e0:	mov	x1, x19
  4028e4:	mov	x0, x24
  4028e8:	bl	4037e0 <ferror@plt+0x21b0>
  4028ec:	str	x0, [sp, #120]
  4028f0:	cmn	x0, #0x1
  4028f4:	b.eq	4029f8 <ferror@plt+0x13c8>  // b.none
  4028f8:	cmn	x0, #0x2
  4028fc:	b.eq	402a18 <ferror@plt+0x13e8>  // b.none
  402900:	cbnz	x0, 402a34 <ferror@plt+0x1404>
  402904:	ldr	x19, [sp, #112]
  402908:	mov	x0, #0x1                   	// #1
  40290c:	str	x0, [sp, #120]
  402910:	ldrb	w0, [x19]
  402914:	cbnz	w0, 402c04 <ferror@plt+0x15d4>
  402918:	ldr	w27, [sp, #132]
  40291c:	cbnz	w27, 4029a0 <ferror@plt+0x1370>
  402920:	mov	x0, x21
  402924:	strb	w23, [sp, #128]
  402928:	bl	4014b0 <mbsinit@plt>
  40292c:	cbz	w0, 402934 <ferror@plt+0x1304>
  402930:	strb	wzr, [sp, #96]
  402934:	strb	w23, [sp, #108]
  402938:	b	402584 <ferror@plt+0xf54>
  40293c:	mov	x0, #0x1                   	// #1
  402940:	ldrb	w1, [sp, #108]
  402944:	strb	w0, [sp, #172]
  402948:	str	x0, [sp, #184]
  40294c:	strb	wzr, [sp, #192]
  402950:	b	4026f8 <ferror@plt+0x10c8>
  402954:	mov	x0, #0x1                   	// #1
  402958:	str	x0, [sp, #120]
  40295c:	strb	wzr, [sp, #128]
  402960:	ldr	x19, [sp, #112]
  402964:	b	40266c <ferror@plt+0x103c>
  402968:	ldr	x0, [sp, #176]
  40296c:	bl	401320 <strlen@plt>
  402970:	strb	w21, [sp, #172]
  402974:	ldrb	w1, [sp, #108]
  402978:	str	x0, [sp, #184]
  40297c:	strb	wzr, [sp, #192]
  402980:	b	4026f8 <ferror@plt+0x10c8>
  402984:	ldr	x0, [sp, #176]
  402988:	mov	x1, #0x1                   	// #1
  40298c:	str	x1, [sp, #184]
  402990:	ldrb	w0, [x0]
  402994:	cbnz	w0, 402c04 <ferror@plt+0x15d4>
  402998:	ldr	w19, [sp, #196]
  40299c:	cbz	w19, 4026d8 <ferror@plt+0x10a8>
  4029a0:	adrp	x3, 406000 <ferror@plt+0x49d0>
  4029a4:	adrp	x1, 406000 <ferror@plt+0x49d0>
  4029a8:	adrp	x0, 406000 <ferror@plt+0x49d0>
  4029ac:	add	x3, x3, #0x1e8
  4029b0:	add	x1, x1, #0x170
  4029b4:	add	x0, x0, #0x180
  4029b8:	mov	w2, #0xb3                  	// #179
  4029bc:	bl	4015d0 <__assert_fail@plt>
  4029c0:	ldr	x19, [sp, #112]
  4029c4:	mov	x0, x19
  4029c8:	bl	401320 <strlen@plt>
  4029cc:	str	x0, [sp, #120]
  4029d0:	strb	wzr, [sp, #128]
  4029d4:	b	40266c <ferror@plt+0x103c>
  4029d8:	ldr	x19, [sp, #112]
  4029dc:	mov	x0, #0x1                   	// #1
  4029e0:	str	x0, [sp, #120]
  4029e4:	ldrb	w0, [x19]
  4029e8:	cbnz	w0, 402c04 <ferror@plt+0x15d4>
  4029ec:	ldr	w19, [sp, #132]
  4029f0:	cbz	w19, 402884 <ferror@plt+0x1254>
  4029f4:	b	4029a0 <ferror@plt+0x1370>
  4029f8:	mov	x0, #0x1                   	// #1
  4029fc:	ldr	w27, [sp, #132]
  402a00:	str	x0, [sp, #120]
  402a04:	strb	wzr, [sp, #128]
  402a08:	ldr	x19, [sp, #112]
  402a0c:	b	40258c <ferror@plt+0xf5c>
  402a10:	mov	w27, #0x1                   	// #1
  402a14:	b	4025bc <ferror@plt+0xf8c>
  402a18:	ldr	x19, [sp, #112]
  402a1c:	mov	x0, x19
  402a20:	bl	401320 <strlen@plt>
  402a24:	ldr	w27, [sp, #132]
  402a28:	str	x0, [sp, #120]
  402a2c:	strb	wzr, [sp, #128]
  402a30:	b	40258c <ferror@plt+0xf5c>
  402a34:	ldr	w27, [sp, #132]
  402a38:	b	402920 <ferror@plt+0x12f0>
  402a3c:	add	x0, sp, #0x64
  402a40:	bl	4014b0 <mbsinit@plt>
  402a44:	cbz	w0, 402be4 <ferror@plt+0x15b4>
  402a48:	mov	w0, #0x1                   	// #1
  402a4c:	strb	w0, [sp, #96]
  402a50:	bl	401540 <__ctype_get_mb_cur_max@plt>
  402a54:	mov	x1, x0
  402a58:	mov	x0, x19
  402a5c:	bl	402fd8 <ferror@plt+0x19a8>
  402a60:	mov	x1, x19
  402a64:	mov	x2, x0
  402a68:	add	x3, sp, #0x64
  402a6c:	mov	x0, x24
  402a70:	bl	4037e0 <ferror@plt+0x21b0>
  402a74:	str	x0, [sp, #120]
  402a78:	cmn	x0, #0x1
  402a7c:	b.eq	402b3c <ferror@plt+0x150c>  // b.none
  402a80:	cmn	x0, #0x2
  402a84:	b.eq	402b60 <ferror@plt+0x1530>  // b.none
  402a88:	cbnz	x0, 402b90 <ferror@plt+0x1560>
  402a8c:	ldr	x0, [sp, #112]
  402a90:	mov	x1, #0x1                   	// #1
  402a94:	str	x1, [sp, #120]
  402a98:	ldrb	w0, [x0]
  402a9c:	cbnz	w0, 402c04 <ferror@plt+0x15d4>
  402aa0:	ldr	w19, [sp, #132]
  402aa4:	cbnz	w19, 402b38 <ferror@plt+0x1508>
  402aa8:	mov	w21, #0x1                   	// #1
  402aac:	add	x0, sp, #0x64
  402ab0:	strb	w21, [sp, #128]
  402ab4:	bl	4014b0 <mbsinit@plt>
  402ab8:	cbz	w0, 402ac0 <ferror@plt+0x1490>
  402abc:	strb	wzr, [sp, #96]
  402ac0:	strb	w21, [sp, #108]
  402ac4:	cbz	w19, 402808 <ferror@plt+0x11d8>
  402ac8:	b	402720 <ferror@plt+0x10f0>
  402acc:	mov	x0, x19
  402ad0:	bl	4014b0 <mbsinit@plt>
  402ad4:	cbz	w0, 402be4 <ferror@plt+0x15b4>
  402ad8:	mov	w0, #0x1                   	// #1
  402adc:	strb	w0, [sp, #96]
  402ae0:	bl	401540 <__ctype_get_mb_cur_max@plt>
  402ae4:	mov	x1, x0
  402ae8:	mov	x0, x20
  402aec:	bl	402fd8 <ferror@plt+0x19a8>
  402af0:	mov	x3, x19
  402af4:	mov	x2, x0
  402af8:	mov	x1, x20
  402afc:	mov	x0, x24
  402b00:	bl	4037e0 <ferror@plt+0x21b0>
  402b04:	str	x0, [sp, #120]
  402b08:	cmn	x0, #0x1
  402b0c:	b.eq	402b54 <ferror@plt+0x1524>  // b.none
  402b10:	cmn	x0, #0x2
  402b14:	b.eq	402b80 <ferror@plt+0x1550>  // b.none
  402b18:	cbnz	x0, 402b98 <ferror@plt+0x1568>
  402b1c:	ldr	x0, [sp, #112]
  402b20:	mov	x1, #0x1                   	// #1
  402b24:	str	x1, [sp, #120]
  402b28:	ldrb	w0, [x0]
  402b2c:	cbnz	w0, 402c04 <ferror@plt+0x15d4>
  402b30:	ldr	w19, [sp, #132]
  402b34:	cbz	w19, 402b9c <ferror@plt+0x156c>
  402b38:	bl	402440 <ferror@plt+0xe10>
  402b3c:	mov	x0, #0x1                   	// #1
  402b40:	ldr	w19, [sp, #132]
  402b44:	strb	w0, [sp, #108]
  402b48:	str	x0, [sp, #120]
  402b4c:	strb	wzr, [sp, #128]
  402b50:	b	402720 <ferror@plt+0x10f0>
  402b54:	mov	x0, #0x1                   	// #1
  402b58:	str	x0, [sp, #120]
  402b5c:	b	402784 <ferror@plt+0x1154>
  402b60:	ldr	x0, [sp, #112]
  402b64:	bl	401320 <strlen@plt>
  402b68:	ldr	w19, [sp, #132]
  402b6c:	mov	w1, #0x1                   	// #1
  402b70:	strb	w1, [sp, #108]
  402b74:	str	x0, [sp, #120]
  402b78:	strb	wzr, [sp, #128]
  402b7c:	b	402720 <ferror@plt+0x10f0>
  402b80:	ldr	x0, [sp, #112]
  402b84:	bl	401320 <strlen@plt>
  402b88:	str	x0, [sp, #120]
  402b8c:	b	402784 <ferror@plt+0x1154>
  402b90:	ldr	w19, [sp, #132]
  402b94:	b	402aa8 <ferror@plt+0x1478>
  402b98:	ldr	w19, [sp, #132]
  402b9c:	mov	w0, #0x1                   	// #1
  402ba0:	strb	w0, [sp, #128]
  402ba4:	b	402780 <ferror@plt+0x1150>
  402ba8:	mov	x0, x25
  402bac:	mov	w27, #0x1                   	// #1
  402bb0:	ldp	x21, x22, [sp, #32]
  402bb4:	ldp	x23, x24, [sp, #48]
  402bb8:	bl	401530 <free@plt>
  402bbc:	mov	w0, w27
  402bc0:	ldp	x19, x20, [sp, #16]
  402bc4:	ldp	x25, x26, [sp, #64]
  402bc8:	ldr	x27, [sp, #80]
  402bcc:	ldp	x29, x30, [sp], #224
  402bd0:	ret
  402bd4:	mov	w27, #0x0                   	// #0
  402bd8:	ldp	x21, x22, [sp, #32]
  402bdc:	ldp	x23, x24, [sp, #48]
  402be0:	b	4027a0 <ferror@plt+0x1170>
  402be4:	adrp	x3, 406000 <ferror@plt+0x49d0>
  402be8:	adrp	x1, 406000 <ferror@plt+0x49d0>
  402bec:	adrp	x0, 406000 <ferror@plt+0x49d0>
  402bf0:	add	x3, x3, #0x1e8
  402bf4:	add	x1, x1, #0x170
  402bf8:	add	x0, x0, #0x198
  402bfc:	mov	w2, #0x96                  	// #150
  402c00:	bl	4015d0 <__assert_fail@plt>
  402c04:	adrp	x3, 406000 <ferror@plt+0x49d0>
  402c08:	adrp	x1, 406000 <ferror@plt+0x49d0>
  402c0c:	adrp	x0, 406000 <ferror@plt+0x49d0>
  402c10:	add	x3, x3, #0x1e8
  402c14:	add	x1, x1, #0x170
  402c18:	add	x0, x0, #0x1b0
  402c1c:	mov	w2, #0xb2                  	// #178
  402c20:	bl	4015d0 <__assert_fail@plt>
  402c24:	bl	4014a0 <abort@plt>
  402c28:	stp	x29, x30, [sp, #-48]!
  402c2c:	mov	w2, #0x5                   	// #5
  402c30:	mov	x29, sp
  402c34:	stp	x19, x20, [sp, #16]
  402c38:	mov	x19, x0
  402c3c:	mov	x1, x19
  402c40:	mov	x0, #0x0                   	// #0
  402c44:	bl	4015b0 <dcgettext@plt>
  402c48:	mov	x20, x0
  402c4c:	cmp	x19, x0
  402c50:	b.eq	402c64 <ferror@plt+0x1634>  // b.none
  402c54:	mov	x1, x19
  402c58:	bl	402468 <ferror@plt+0xe38>
  402c5c:	tst	w0, #0xff
  402c60:	b.eq	402c74 <ferror@plt+0x1644>  // b.none
  402c64:	mov	x0, x20
  402c68:	ldp	x19, x20, [sp, #16]
  402c6c:	ldp	x29, x30, [sp], #48
  402c70:	ret
  402c74:	mov	x0, x20
  402c78:	str	x21, [sp, #32]
  402c7c:	bl	401320 <strlen@plt>
  402c80:	mov	x21, x0
  402c84:	mov	x0, x19
  402c88:	bl	401320 <strlen@plt>
  402c8c:	add	x0, x21, x0
  402c90:	add	x0, x0, #0x4
  402c94:	bl	4035d8 <ferror@plt+0x1fa8>
  402c98:	mov	x2, x20
  402c9c:	mov	x3, x19
  402ca0:	mov	x20, x0
  402ca4:	adrp	x1, 406000 <ferror@plt+0x49d0>
  402ca8:	add	x1, x1, #0x1c8
  402cac:	bl	401380 <sprintf@plt>
  402cb0:	mov	x0, x20
  402cb4:	ldp	x19, x20, [sp, #16]
  402cb8:	ldr	x21, [sp, #32]
  402cbc:	ldp	x29, x30, [sp], #48
  402cc0:	ret
  402cc4:	nop
  402cc8:	stp	x29, x30, [sp, #-80]!
  402ccc:	mov	w2, #0x5                   	// #5
  402cd0:	mov	x29, sp
  402cd4:	stp	x19, x20, [sp, #16]
  402cd8:	mov	x19, x1
  402cdc:	mov	x1, x0
  402ce0:	stp	x21, x22, [sp, #32]
  402ce4:	mov	x21, x0
  402ce8:	mov	x0, #0x0                   	// #0
  402cec:	stp	x23, x24, [sp, #48]
  402cf0:	adrp	x22, 406000 <ferror@plt+0x49d0>
  402cf4:	add	x22, x22, #0x1d0
  402cf8:	stp	x25, x26, [sp, #64]
  402cfc:	bl	4015b0 <dcgettext@plt>
  402d00:	mov	x20, x0
  402d04:	bl	403938 <ferror@plt+0x2308>
  402d08:	mov	x26, x0
  402d0c:	mov	x1, x22
  402d10:	bl	403860 <ferror@plt+0x2230>
  402d14:	cbnz	w0, 402dd8 <ferror@plt+0x17a8>
  402d18:	mov	x1, x21
  402d1c:	mov	x0, x20
  402d20:	bl	4014f0 <strcmp@plt>
  402d24:	cbz	x19, 402db4 <ferror@plt+0x1784>
  402d28:	mov	x24, x19
  402d2c:	mov	x23, x19
  402d30:	mov	x22, #0x0                   	// #0
  402d34:	cbz	w0, 402f70 <ferror@plt+0x1940>
  402d38:	mov	x1, x21
  402d3c:	mov	x0, x20
  402d40:	mov	x21, #0x0                   	// #0
  402d44:	bl	402468 <ferror@plt+0xe38>
  402d48:	tst	w0, #0xff
  402d4c:	b.ne	402d8c <ferror@plt+0x175c>  // b.any
  402d50:	cbz	x23, 402d68 <ferror@plt+0x1738>
  402d54:	mov	x1, x23
  402d58:	mov	x0, x20
  402d5c:	bl	402468 <ferror@plt+0xe38>
  402d60:	tst	w0, #0xff
  402d64:	b.ne	402d80 <ferror@plt+0x1750>  // b.any
  402d68:	cbz	x24, 402ec8 <ferror@plt+0x1898>
  402d6c:	mov	x1, x24
  402d70:	mov	x0, x20
  402d74:	bl	402468 <ferror@plt+0xe38>
  402d78:	tst	w0, #0xff
  402d7c:	b.eq	402ec8 <ferror@plt+0x1898>  // b.none
  402d80:	cbz	x21, 402d8c <ferror@plt+0x175c>
  402d84:	mov	x0, x21
  402d88:	bl	401530 <free@plt>
  402d8c:	cbz	x22, 402d98 <ferror@plt+0x1768>
  402d90:	mov	x0, x22
  402d94:	bl	401530 <free@plt>
  402d98:	mov	x0, x20
  402d9c:	ldp	x19, x20, [sp, #16]
  402da0:	ldp	x21, x22, [sp, #32]
  402da4:	ldp	x23, x24, [sp, #48]
  402da8:	ldp	x25, x26, [sp, #64]
  402dac:	ldp	x29, x30, [sp], #80
  402db0:	ret
  402db4:	cbnz	w0, 402ea4 <ferror@plt+0x1874>
  402db8:	mov	x20, x21
  402dbc:	mov	x0, x20
  402dc0:	ldp	x19, x20, [sp, #16]
  402dc4:	ldp	x21, x22, [sp, #32]
  402dc8:	ldp	x23, x24, [sp, #48]
  402dcc:	ldp	x25, x26, [sp, #64]
  402dd0:	ldp	x29, x30, [sp], #80
  402dd4:	ret
  402dd8:	mov	x2, x26
  402ddc:	mov	x1, x22
  402de0:	mov	x0, x19
  402de4:	bl	4037a0 <ferror@plt+0x2170>
  402de8:	mov	x23, x0
  402dec:	mov	x0, x26
  402df0:	bl	401320 <strlen@plt>
  402df4:	mov	x25, x0
  402df8:	add	x0, x0, #0xb
  402dfc:	bl	4035d8 <ferror@plt+0x1fa8>
  402e00:	mov	x1, x26
  402e04:	mov	x24, x0
  402e08:	mov	x2, x25
  402e0c:	bl	401300 <memcpy@plt>
  402e10:	adrp	x3, 406000 <ferror@plt+0x49d0>
  402e14:	add	x3, x3, #0x1d8
  402e18:	add	x4, x24, x25
  402e1c:	mov	x1, x22
  402e20:	mov	x2, x24
  402e24:	mov	x0, x19
  402e28:	ldr	x5, [x3]
  402e2c:	str	x5, [x24, x25]
  402e30:	ldur	w3, [x3, #7]
  402e34:	stur	w3, [x4, #7]
  402e38:	bl	4037a0 <ferror@plt+0x2170>
  402e3c:	mov	x19, x0
  402e40:	mov	x0, x24
  402e44:	bl	401530 <free@plt>
  402e48:	cbz	x19, 402f48 <ferror@plt+0x1918>
  402e4c:	mov	x0, x19
  402e50:	mov	w1, #0x3f                  	// #63
  402e54:	bl	401550 <strchr@plt>
  402e58:	cbz	x0, 402f04 <ferror@plt+0x18d4>
  402e5c:	mov	x0, x19
  402e60:	bl	401530 <free@plt>
  402e64:	mov	x1, x21
  402e68:	mov	x0, x20
  402e6c:	cbz	x23, 402f78 <ferror@plt+0x1948>
  402e70:	bl	4014f0 <strcmp@plt>
  402e74:	cbz	w0, 402f68 <ferror@plt+0x1938>
  402e78:	mov	x1, x21
  402e7c:	mov	x0, x20
  402e80:	mov	x21, x23
  402e84:	bl	402468 <ferror@plt+0xe38>
  402e88:	tst	w0, #0xff
  402e8c:	b.ne	402fc4 <ferror@plt+0x1994>  // b.any
  402e90:	mov	x19, x23
  402e94:	mov	x24, #0x0                   	// #0
  402e98:	mov	x22, #0x0                   	// #0
  402e9c:	cbnz	x23, 402d54 <ferror@plt+0x1724>
  402ea0:	b	402d68 <ferror@plt+0x1738>
  402ea4:	mov	x1, x21
  402ea8:	mov	x0, x20
  402eac:	bl	402468 <ferror@plt+0xe38>
  402eb0:	tst	w0, #0xff
  402eb4:	b.ne	402d98 <ferror@plt+0x1768>  // b.any
  402eb8:	mov	x19, x21
  402ebc:	mov	x22, #0x0                   	// #0
  402ec0:	mov	x21, #0x0                   	// #0
  402ec4:	nop
  402ec8:	mov	x0, x20
  402ecc:	bl	401320 <strlen@plt>
  402ed0:	mov	x23, x0
  402ed4:	mov	x0, x19
  402ed8:	bl	401320 <strlen@plt>
  402edc:	add	x0, x23, x0
  402ee0:	add	x0, x0, #0x4
  402ee4:	bl	4035d8 <ferror@plt+0x1fa8>
  402ee8:	mov	x2, x20
  402eec:	mov	x3, x19
  402ef0:	mov	x20, x0
  402ef4:	adrp	x1, 406000 <ferror@plt+0x49d0>
  402ef8:	add	x1, x1, #0x1c8
  402efc:	bl	401380 <sprintf@plt>
  402f00:	b	402d80 <ferror@plt+0x1750>
  402f04:	mov	x1, x21
  402f08:	mov	x0, x20
  402f0c:	bl	4014f0 <strcmp@plt>
  402f10:	cbz	x23, 402f8c <ferror@plt+0x195c>
  402f14:	cbnz	w0, 402f98 <ferror@plt+0x1968>
  402f18:	cmp	x23, x19
  402f1c:	b.eq	402f68 <ferror@plt+0x1938>  // b.none
  402f20:	mov	x0, x19
  402f24:	mov	x20, x23
  402f28:	bl	401530 <free@plt>
  402f2c:	mov	x0, x20
  402f30:	ldp	x19, x20, [sp, #16]
  402f34:	ldp	x21, x22, [sp, #32]
  402f38:	ldp	x23, x24, [sp, #48]
  402f3c:	ldp	x25, x26, [sp, #64]
  402f40:	ldp	x29, x30, [sp], #80
  402f44:	ret
  402f48:	mov	x1, x21
  402f4c:	mov	x0, x20
  402f50:	bl	4014f0 <strcmp@plt>
  402f54:	cbnz	x23, 402e74 <ferror@plt+0x1844>
  402f58:	mov	x19, x21
  402f5c:	mov	x24, #0x0                   	// #0
  402f60:	mov	x22, #0x0                   	// #0
  402f64:	b	402d34 <ferror@plt+0x1704>
  402f68:	mov	x20, x23
  402f6c:	b	402d98 <ferror@plt+0x1768>
  402f70:	mov	x20, x19
  402f74:	b	402d98 <ferror@plt+0x1768>
  402f78:	mov	x19, x21
  402f7c:	mov	x24, #0x0                   	// #0
  402f80:	mov	x22, #0x0                   	// #0
  402f84:	bl	4014f0 <strcmp@plt>
  402f88:	b	402d34 <ferror@plt+0x1704>
  402f8c:	mov	x24, x19
  402f90:	mov	x22, x19
  402f94:	b	402d34 <ferror@plt+0x1704>
  402f98:	mov	x1, x21
  402f9c:	mov	x0, x20
  402fa0:	bl	402468 <ferror@plt+0xe38>
  402fa4:	tst	w0, #0xff
  402fa8:	b.ne	402fcc <ferror@plt+0x199c>  // b.any
  402fac:	mov	x24, x19
  402fb0:	mov	x22, x19
  402fb4:	mov	x21, x23
  402fb8:	mov	x19, x23
  402fbc:	cbnz	x23, 402d54 <ferror@plt+0x1724>
  402fc0:	b	402d68 <ferror@plt+0x1738>
  402fc4:	mov	x22, #0x0                   	// #0
  402fc8:	b	402d80 <ferror@plt+0x1750>
  402fcc:	mov	x21, x23
  402fd0:	mov	x22, x19
  402fd4:	b	402d84 <ferror@plt+0x1754>
  402fd8:	stp	x29, x30, [sp, #-32]!
  402fdc:	mov	x2, x1
  402fe0:	mov	x29, sp
  402fe4:	stp	x19, x20, [sp, #16]
  402fe8:	mov	x19, x0
  402fec:	mov	x20, x1
  402ff0:	mov	w1, #0x0                   	// #0
  402ff4:	bl	401590 <memchr@plt>
  402ff8:	sub	x19, x0, x19
  402ffc:	cmp	x0, #0x0
  403000:	csinc	x0, x20, x19, eq  // eq = none
  403004:	ldp	x19, x20, [sp, #16]
  403008:	ldp	x29, x30, [sp], #32
  40300c:	ret
  403010:	stp	x29, x30, [sp, #-16]!
  403014:	adrp	x3, 406000 <ferror@plt+0x49d0>
  403018:	adrp	x1, 406000 <ferror@plt+0x49d0>
  40301c:	mov	x29, sp
  403020:	adrp	x0, 406000 <ferror@plt+0x49d0>
  403024:	add	x3, x3, #0x210
  403028:	add	x1, x1, #0x200
  40302c:	add	x0, x0, #0x180
  403030:	mov	w2, #0xaa                  	// #170
  403034:	bl	4015d0 <__assert_fail@plt>
  403038:	stp	x29, x30, [sp, #-176]!
  40303c:	mov	x29, sp
  403040:	stp	x21, x22, [sp, #32]
  403044:	mov	w22, w1
  403048:	bl	401470 <strdup@plt>
  40304c:	stp	x19, x20, [sp, #16]
  403050:	cbz	x0, 403514 <ferror@plt+0x1ee4>
  403054:	mov	x20, x0
  403058:	bl	401540 <__ctype_get_mb_cur_max@plt>
  40305c:	cmp	x0, #0x1
  403060:	b.ls	403234 <ferror@plt+0x1c04>  // b.plast
  403064:	cbnz	w22, 403308 <ferror@plt+0x1cd8>
  403068:	mov	x0, x20
  40306c:	stp	x27, x28, [sp, #80]
  403070:	mov	x19, x20
  403074:	str	x20, [sp, #128]
  403078:	bl	401320 <strlen@plt>
  40307c:	add	x27, x20, x0
  403080:	str	x27, [sp, #104]
  403084:	strb	wzr, [sp, #112]
  403088:	cmp	x27, x20
  40308c:	stur	xzr, [sp, #116]
  403090:	mov	w22, #0x0                   	// #0
  403094:	strb	wzr, [sp, #124]
  403098:	b.ls	403178 <ferror@plt+0x1b48>  // b.plast
  40309c:	stp	x23, x24, [sp, #48]
  4030a0:	adrp	x24, 406000 <ferror@plt+0x49d0>
  4030a4:	mov	w23, #0x1                   	// #1
  4030a8:	add	x24, x24, #0x250
  4030ac:	stp	x25, x26, [sp, #64]
  4030b0:	add	x26, sp, #0x74
  4030b4:	b	4030e8 <ferror@plt+0x1ab8>
  4030b8:	ldrb	w0, [sp, #144]
  4030bc:	mov	w22, #0x1                   	// #1
  4030c0:	cbz	w0, 4030d4 <ferror@plt+0x1aa4>
  4030c4:	ldr	w0, [sp, #148]
  4030c8:	bl	4013d0 <iswspace@plt>
  4030cc:	cmp	w0, #0x0
  4030d0:	cset	w22, eq  // eq = none
  4030d4:	add	x19, x28, x21
  4030d8:	strb	wzr, [sp, #124]
  4030dc:	str	x19, [sp, #128]
  4030e0:	cmp	x19, x27
  4030e4:	b.cs	403168 <ferror@plt+0x1b38>  // b.hs, b.nlast
  4030e8:	ldrb	w0, [sp, #112]
  4030ec:	cbnz	w0, 4031a0 <ferror@plt+0x1b70>
  4030f0:	ldrb	w1, [x19]
  4030f4:	ubfx	x0, x1, #5, #3
  4030f8:	ldr	w0, [x24, x0, lsl #2]
  4030fc:	lsr	w0, w0, w1
  403100:	tbz	w0, #0, 403190 <ferror@plt+0x1b60>
  403104:	mov	x0, #0x1                   	// #1
  403108:	str	x0, [sp, #136]
  40310c:	ldr	x28, [sp, #128]
  403110:	mov	x21, x0
  403114:	ldrb	w1, [x19]
  403118:	strb	w0, [sp, #144]
  40311c:	str	w1, [sp, #148]
  403120:	strb	w23, [sp, #124]
  403124:	cbz	w22, 4030b8 <ferror@plt+0x1a88>
  403128:	cmp	w22, #0x1
  40312c:	b.eq	403210 <ferror@plt+0x1be0>  // b.none
  403130:	cmp	w22, #0x2
  403134:	b.ne	403300 <ferror@plt+0x1cd0>  // b.any
  403138:	ldrb	w0, [sp, #144]
  40313c:	cbz	w0, 403300 <ferror@plt+0x1cd0>
  403140:	ldr	w0, [sp, #148]
  403144:	add	x19, x28, x21
  403148:	bl	4013d0 <iswspace@plt>
  40314c:	strb	wzr, [sp, #124]
  403150:	str	x19, [sp, #128]
  403154:	cmp	w0, #0x0
  403158:	csinc	w22, w22, wzr, ne  // ne = any
  40315c:	cmp	x19, x27
  403160:	b.cc	4030e8 <ferror@plt+0x1ab8>  // b.lo, b.ul, b.last
  403164:	nop
  403168:	cmp	w22, #0x2
  40316c:	b.eq	403404 <ferror@plt+0x1dd4>  // b.none
  403170:	ldp	x23, x24, [sp, #48]
  403174:	ldp	x25, x26, [sp, #64]
  403178:	ldp	x27, x28, [sp, #80]
  40317c:	mov	x0, x20
  403180:	ldp	x19, x20, [sp, #16]
  403184:	ldp	x21, x22, [sp, #32]
  403188:	ldp	x29, x30, [sp], #176
  40318c:	ret
  403190:	mov	x0, x26
  403194:	bl	4014b0 <mbsinit@plt>
  403198:	cbz	w0, 403528 <ferror@plt+0x1ef8>
  40319c:	strb	w23, [sp, #112]
  4031a0:	add	x0, sp, #0x68
  4031a4:	sub	x2, x27, x19
  4031a8:	mov	x1, x19
  4031ac:	add	x3, sp, #0x74
  4031b0:	add	x0, x0, #0x2c
  4031b4:	bl	4037e0 <ferror@plt+0x21b0>
  4031b8:	str	x0, [sp, #136]
  4031bc:	mov	x21, x0
  4031c0:	cmn	x0, #0x1
  4031c4:	ldr	x19, [sp, #128]
  4031c8:	b.eq	4032d0 <ferror@plt+0x1ca0>  // b.none
  4031cc:	cmn	x0, #0x2
  4031d0:	mov	x28, x19
  4031d4:	b.eq	4032ec <ferror@plt+0x1cbc>  // b.none
  4031d8:	cbnz	x0, 4031f4 <ferror@plt+0x1bc4>
  4031dc:	mov	x21, #0x1                   	// #1
  4031e0:	str	x21, [sp, #136]
  4031e4:	ldrb	w0, [x19]
  4031e8:	cbnz	w0, 40354c <ferror@plt+0x1f1c>
  4031ec:	ldr	w0, [sp, #148]
  4031f0:	cbnz	w0, 4034dc <ferror@plt+0x1eac>
  4031f4:	add	x0, sp, #0x74
  4031f8:	strb	w23, [sp, #144]
  4031fc:	bl	4014b0 <mbsinit@plt>
  403200:	ldr	x27, [sp, #104]
  403204:	cbz	w0, 403120 <ferror@plt+0x1af0>
  403208:	strb	wzr, [sp, #112]
  40320c:	b	403120 <ferror@plt+0x1af0>
  403210:	ldrb	w0, [sp, #144]
  403214:	cbz	w0, 4030d4 <ferror@plt+0x1aa4>
  403218:	ldr	w0, [sp, #148]
  40321c:	bl	4013d0 <iswspace@plt>
  403220:	cmp	w0, #0x0
  403224:	mov	w1, #0x2                   	// #2
  403228:	csel	x25, x25, x19, eq  // eq = none
  40322c:	csel	w22, w22, w1, eq  // eq = none
  403230:	b	4030d4 <ferror@plt+0x1aa4>
  403234:	cbz	w22, 403284 <ferror@plt+0x1c54>
  403238:	ldrb	w19, [x20]
  40323c:	cbz	w19, 40350c <ferror@plt+0x1edc>
  403240:	bl	401520 <__ctype_b_loc@plt>
  403244:	mov	x21, x20
  403248:	ldr	x1, [x0]
  40324c:	b	403258 <ferror@plt+0x1c28>
  403250:	ldrb	w19, [x21, #1]!
  403254:	cbz	w19, 403264 <ferror@plt+0x1c34>
  403258:	ubfiz	x19, x19, #1, #8
  40325c:	ldrh	w0, [x1, x19]
  403260:	tbnz	w0, #13, 403250 <ferror@plt+0x1c20>
  403264:	mov	x0, x21
  403268:	bl	401320 <strlen@plt>
  40326c:	mov	x1, x21
  403270:	add	x2, x0, #0x1
  403274:	mov	x0, x20
  403278:	bl	401310 <memmove@plt>
  40327c:	cmp	w22, #0x1
  403280:	b.eq	40317c <ferror@plt+0x1b4c>  // b.none
  403284:	mov	x0, x20
  403288:	bl	401320 <strlen@plt>
  40328c:	sub	x19, x0, #0x1
  403290:	adds	x19, x20, x19
  403294:	b.cs	40317c <ferror@plt+0x1b4c>  // b.hs, b.nlast
  403298:	bl	401520 <__ctype_b_loc@plt>
  40329c:	ldr	x1, [x0]
  4032a0:	b	4032b0 <ferror@plt+0x1c80>
  4032a4:	strb	wzr, [x19], #-1
  4032a8:	cmp	x20, x19
  4032ac:	b.hi	40317c <ferror@plt+0x1b4c>  // b.pmore
  4032b0:	ldrb	w0, [x19]
  4032b4:	ldrh	w0, [x1, x0, lsl #1]
  4032b8:	tbnz	w0, #13, 4032a4 <ferror@plt+0x1c74>
  4032bc:	mov	x0, x20
  4032c0:	ldp	x19, x20, [sp, #16]
  4032c4:	ldp	x21, x22, [sp, #32]
  4032c8:	ldp	x29, x30, [sp], #176
  4032cc:	ret
  4032d0:	mov	x0, #0x1                   	// #1
  4032d4:	mov	x28, x19
  4032d8:	mov	x21, x0
  4032dc:	str	x0, [sp, #136]
  4032e0:	strb	wzr, [sp, #144]
  4032e4:	ldr	x27, [sp, #104]
  4032e8:	b	403120 <ferror@plt+0x1af0>
  4032ec:	ldr	x27, [sp, #104]
  4032f0:	strb	wzr, [sp, #144]
  4032f4:	sub	x21, x27, x19
  4032f8:	str	x21, [sp, #136]
  4032fc:	b	403120 <ferror@plt+0x1af0>
  403300:	mov	w22, #0x1                   	// #1
  403304:	b	4030d4 <ferror@plt+0x1aa4>
  403308:	mov	x0, x20
  40330c:	str	x20, [sp, #128]
  403310:	bl	401320 <strlen@plt>
  403314:	add	x21, x20, x0
  403318:	str	x21, [sp, #104]
  40331c:	mov	x19, x20
  403320:	strb	wzr, [sp, #112]
  403324:	cmp	x21, x20
  403328:	stur	xzr, [sp, #116]
  40332c:	strb	wzr, [sp, #124]
  403330:	b.ls	40344c <ferror@plt+0x1e1c>  // b.plast
  403334:	stp	x23, x24, [sp, #48]
  403338:	adrp	x23, 406000 <ferror@plt+0x49d0>
  40333c:	mov	w24, #0x1                   	// #1
  403340:	add	x23, x23, #0x250
  403344:	stp	x25, x26, [sp, #64]
  403348:	add	x26, sp, #0x74
  40334c:	b	4033a8 <ferror@plt+0x1d78>
  403350:	ldrb	w1, [x19]
  403354:	ubfx	x0, x1, #5, #3
  403358:	ldr	w0, [x23, x0, lsl #2]
  40335c:	lsr	w0, w0, w1
  403360:	tbz	w0, #0, 403418 <ferror@plt+0x1de8>
  403364:	mov	x0, #0x1                   	// #1
  403368:	str	x0, [sp, #136]
  40336c:	ldrb	w1, [x19]
  403370:	strb	w0, [sp, #124]
  403374:	mov	w21, w1
  403378:	strb	w0, [sp, #144]
  40337c:	str	w1, [sp, #148]
  403380:	mov	w0, w21
  403384:	bl	4013d0 <iswspace@plt>
  403388:	cbz	w0, 4034e0 <ferror@plt+0x1eb0>
  40338c:	ldr	x0, [sp, #136]
  403390:	strb	wzr, [sp, #124]
  403394:	ldr	x21, [sp, #104]
  403398:	add	x19, x19, x0
  40339c:	str	x19, [sp, #128]
  4033a0:	cmp	x19, x21
  4033a4:	b.cs	4034e0 <ferror@plt+0x1eb0>  // b.hs, b.nlast
  4033a8:	ldrb	w0, [sp, #112]
  4033ac:	cbz	w0, 403350 <ferror@plt+0x1d20>
  4033b0:	add	x0, sp, #0x68
  4033b4:	sub	x2, x21, x19
  4033b8:	mov	x1, x19
  4033bc:	add	x3, sp, #0x74
  4033c0:	add	x0, x0, #0x2c
  4033c4:	bl	4037e0 <ferror@plt+0x21b0>
  4033c8:	str	x0, [sp, #136]
  4033cc:	cmn	x0, #0x1
  4033d0:	b.eq	403480 <ferror@plt+0x1e50>  // b.none
  4033d4:	cmn	x0, #0x2
  4033d8:	ldr	x19, [sp, #128]
  4033dc:	b.eq	40342c <ferror@plt+0x1dfc>  // b.none
  4033e0:	cbz	x0, 4034c0 <ferror@plt+0x1e90>
  4033e4:	ldr	w21, [sp, #148]
  4033e8:	add	x0, sp, #0x74
  4033ec:	strb	w24, [sp, #144]
  4033f0:	bl	4014b0 <mbsinit@plt>
  4033f4:	cbz	w0, 4033fc <ferror@plt+0x1dcc>
  4033f8:	strb	wzr, [sp, #112]
  4033fc:	strb	w24, [sp, #124]
  403400:	b	403380 <ferror@plt+0x1d50>
  403404:	strb	wzr, [x25]
  403408:	ldp	x23, x24, [sp, #48]
  40340c:	ldp	x25, x26, [sp, #64]
  403410:	ldp	x27, x28, [sp, #80]
  403414:	b	40317c <ferror@plt+0x1b4c>
  403418:	mov	x0, x26
  40341c:	bl	4014b0 <mbsinit@plt>
  403420:	cbz	w0, 403524 <ferror@plt+0x1ef4>
  403424:	strb	w24, [sp, #112]
  403428:	b	4033b0 <ferror@plt+0x1d80>
  40342c:	ldp	x23, x24, [sp, #48]
  403430:	mov	w1, #0x1                   	// #1
  403434:	ldp	x25, x26, [sp, #64]
  403438:	strb	w1, [sp, #124]
  40343c:	ldr	x0, [sp, #104]
  403440:	strb	wzr, [sp, #144]
  403444:	sub	x0, x0, x19
  403448:	str	x0, [sp, #136]
  40344c:	mov	x0, x19
  403450:	bl	401320 <strlen@plt>
  403454:	mov	x1, x19
  403458:	add	x2, x0, #0x1
  40345c:	mov	x0, x20
  403460:	bl	401310 <memmove@plt>
  403464:	cmp	w22, #0x1
  403468:	b.ne	403068 <ferror@plt+0x1a38>  // b.any
  40346c:	mov	x0, x20
  403470:	ldp	x19, x20, [sp, #16]
  403474:	ldp	x21, x22, [sp, #32]
  403478:	ldp	x29, x30, [sp], #176
  40347c:	ret
  403480:	ldr	x19, [sp, #128]
  403484:	mov	x0, #0x1                   	// #1
  403488:	strb	w0, [sp, #124]
  40348c:	str	x0, [sp, #136]
  403490:	mov	x0, x19
  403494:	strb	wzr, [sp, #144]
  403498:	bl	401320 <strlen@plt>
  40349c:	mov	x1, x19
  4034a0:	add	x2, x0, #0x1
  4034a4:	mov	x0, x20
  4034a8:	ldp	x23, x24, [sp, #48]
  4034ac:	ldp	x25, x26, [sp, #64]
  4034b0:	bl	401310 <memmove@plt>
  4034b4:	cmp	w22, #0x1
  4034b8:	b.eq	40346c <ferror@plt+0x1e3c>  // b.none
  4034bc:	b	403068 <ferror@plt+0x1a38>
  4034c0:	mov	x0, #0x1                   	// #1
  4034c4:	str	x0, [sp, #136]
  4034c8:	ldrb	w0, [x19]
  4034cc:	cbnz	w0, 403548 <ferror@plt+0x1f18>
  4034d0:	ldr	w21, [sp, #148]
  4034d4:	cbz	w21, 4033e8 <ferror@plt+0x1db8>
  4034d8:	stp	x27, x28, [sp, #80]
  4034dc:	bl	403010 <ferror@plt+0x19e0>
  4034e0:	mov	x0, x19
  4034e4:	bl	401320 <strlen@plt>
  4034e8:	mov	x1, x19
  4034ec:	add	x2, x0, #0x1
  4034f0:	mov	x0, x20
  4034f4:	ldp	x23, x24, [sp, #48]
  4034f8:	ldp	x25, x26, [sp, #64]
  4034fc:	bl	401310 <memmove@plt>
  403500:	cmp	w22, #0x1
  403504:	b.eq	40346c <ferror@plt+0x1e3c>  // b.none
  403508:	b	403068 <ferror@plt+0x1a38>
  40350c:	mov	x21, x20
  403510:	b	403264 <ferror@plt+0x1c34>
  403514:	stp	x23, x24, [sp, #48]
  403518:	stp	x25, x26, [sp, #64]
  40351c:	stp	x27, x28, [sp, #80]
  403520:	bl	403570 <ferror@plt+0x1f40>
  403524:	stp	x27, x28, [sp, #80]
  403528:	adrp	x3, 406000 <ferror@plt+0x49d0>
  40352c:	adrp	x1, 406000 <ferror@plt+0x49d0>
  403530:	adrp	x0, 406000 <ferror@plt+0x49d0>
  403534:	add	x3, x3, #0x210
  403538:	add	x1, x1, #0x200
  40353c:	add	x0, x0, #0x198
  403540:	mov	w2, #0x8e                  	// #142
  403544:	bl	4015d0 <__assert_fail@plt>
  403548:	stp	x27, x28, [sp, #80]
  40354c:	adrp	x3, 406000 <ferror@plt+0x49d0>
  403550:	adrp	x1, 406000 <ferror@plt+0x49d0>
  403554:	adrp	x0, 406000 <ferror@plt+0x49d0>
  403558:	add	x3, x3, #0x210
  40355c:	add	x1, x1, #0x200
  403560:	add	x0, x0, #0x1b0
  403564:	mov	w2, #0xa9                  	// #169
  403568:	bl	4015d0 <__assert_fail@plt>
  40356c:	nop
  403570:	stp	x29, x30, [sp, #-32]!
  403574:	adrp	x0, 418000 <ferror@plt+0x169d0>
  403578:	mov	w2, #0x5                   	// #5
  40357c:	mov	x29, sp
  403580:	adrp	x1, 406000 <ferror@plt+0x49d0>
  403584:	add	x1, x1, #0x228
  403588:	str	x19, [sp, #16]
  40358c:	ldr	w19, [x0, #440]
  403590:	mov	x0, #0x0                   	// #0
  403594:	bl	4015b0 <dcgettext@plt>
  403598:	mov	x2, x0
  40359c:	mov	w1, #0x0                   	// #0
  4035a0:	mov	w0, w19
  4035a4:	bl	401350 <error@plt>
  4035a8:	mov	w0, #0x1                   	// #1
  4035ac:	bl	401340 <exit@plt>
  4035b0:	stp	x29, x30, [sp, #-16]!
  4035b4:	mov	x29, sp
  4035b8:	cbnz	x0, 4035d0 <ferror@plt+0x1fa0>
  4035bc:	mov	x0, #0x1                   	// #1
  4035c0:	bl	4013f0 <malloc@plt>
  4035c4:	cbz	x0, 4035d0 <ferror@plt+0x1fa0>
  4035c8:	ldp	x29, x30, [sp], #16
  4035cc:	ret
  4035d0:	bl	403570 <ferror@plt+0x1f40>
  4035d4:	nop
  4035d8:	stp	x29, x30, [sp, #-32]!
  4035dc:	mov	x29, sp
  4035e0:	str	x19, [sp, #16]
  4035e4:	mov	x19, x0
  4035e8:	bl	4013f0 <malloc@plt>
  4035ec:	cbz	x0, 4035fc <ferror@plt+0x1fcc>
  4035f0:	ldr	x19, [sp, #16]
  4035f4:	ldp	x29, x30, [sp], #32
  4035f8:	ret
  4035fc:	mov	x0, x19
  403600:	ldr	x19, [sp, #16]
  403604:	ldp	x29, x30, [sp], #32
  403608:	b	4035b0 <ferror@plt+0x1f80>
  40360c:	nop
  403610:	stp	x29, x30, [sp, #-32]!
  403614:	umulh	x2, x0, x1
  403618:	mov	x29, sp
  40361c:	str	x19, [sp, #16]
  403620:	cbnz	x2, 403640 <ferror@plt+0x2010>
  403624:	mul	x19, x0, x1
  403628:	mov	x0, x19
  40362c:	bl	4013f0 <malloc@plt>
  403630:	cbz	x0, 403644 <ferror@plt+0x2014>
  403634:	ldr	x19, [sp, #16]
  403638:	ldp	x29, x30, [sp], #32
  40363c:	ret
  403640:	bl	403570 <ferror@plt+0x1f40>
  403644:	mov	x0, x19
  403648:	ldr	x19, [sp, #16]
  40364c:	ldp	x29, x30, [sp], #32
  403650:	b	4035b0 <ferror@plt+0x1f80>
  403654:	nop
  403658:	stp	x29, x30, [sp, #-32]!
  40365c:	mov	x29, sp
  403660:	str	x19, [sp, #16]
  403664:	mov	x19, x0
  403668:	bl	4013f0 <malloc@plt>
  40366c:	mov	x3, x0
  403670:	cbz	x0, 403690 <ferror@plt+0x2060>
  403674:	mov	x2, x19
  403678:	mov	x0, x3
  40367c:	mov	w1, #0x0                   	// #0
  403680:	bl	401440 <memset@plt>
  403684:	ldr	x19, [sp, #16]
  403688:	ldp	x29, x30, [sp], #32
  40368c:	ret
  403690:	mov	x0, x19
  403694:	bl	4035b0 <ferror@plt+0x1f80>
  403698:	mov	x3, x0
  40369c:	b	403674 <ferror@plt+0x2044>
  4036a0:	stp	x29, x30, [sp, #-32]!
  4036a4:	mov	x29, sp
  4036a8:	str	x19, [sp, #16]
  4036ac:	mov	x19, x0
  4036b0:	bl	401450 <calloc@plt>
  4036b4:	cbz	x0, 4036c4 <ferror@plt+0x2094>
  4036b8:	ldr	x19, [sp, #16]
  4036bc:	ldp	x29, x30, [sp], #32
  4036c0:	ret
  4036c4:	mov	x0, x19
  4036c8:	ldr	x19, [sp, #16]
  4036cc:	ldp	x29, x30, [sp], #32
  4036d0:	b	4035b0 <ferror@plt+0x1f80>
  4036d4:	nop
  4036d8:	stp	x29, x30, [sp, #-32]!
  4036dc:	mov	x29, sp
  4036e0:	str	x19, [sp, #16]
  4036e4:	mov	x19, x1
  4036e8:	cbz	x0, 403700 <ferror@plt+0x20d0>
  4036ec:	bl	401460 <realloc@plt>
  4036f0:	cbz	x0, 40370c <ferror@plt+0x20dc>
  4036f4:	ldr	x19, [sp, #16]
  4036f8:	ldp	x29, x30, [sp], #32
  4036fc:	ret
  403700:	mov	x0, x1
  403704:	bl	4013f0 <malloc@plt>
  403708:	cbnz	x0, 4036f4 <ferror@plt+0x20c4>
  40370c:	mov	x0, x19
  403710:	ldr	x19, [sp, #16]
  403714:	ldp	x29, x30, [sp], #32
  403718:	b	4035b0 <ferror@plt+0x1f80>
  40371c:	nop
  403720:	stp	x29, x30, [sp, #-32]!
  403724:	mov	x29, sp
  403728:	str	x19, [sp, #16]
  40372c:	bl	405078 <ferror@plt+0x3a48>
  403730:	mov	w19, w0
  403734:	tbnz	w0, #31, 403748 <ferror@plt+0x2118>
  403738:	mov	w0, w19
  40373c:	ldr	x19, [sp, #16]
  403740:	ldp	x29, x30, [sp], #32
  403744:	ret
  403748:	bl	4015e0 <__errno_location@plt>
  40374c:	ldr	w0, [x0]
  403750:	cmp	w0, #0xc
  403754:	b.ne	403738 <ferror@plt+0x2108>  // b.any
  403758:	bl	403570 <ferror@plt+0x1f40>
  40375c:	nop
  403760:	stp	x29, x30, [sp, #-32]!
  403764:	mov	x29, sp
  403768:	str	x19, [sp, #16]
  40376c:	bl	4052a8 <ferror@plt+0x3c78>
  403770:	mov	x19, x0
  403774:	cbz	x0, 403788 <ferror@plt+0x2158>
  403778:	mov	x0, x19
  40377c:	ldr	x19, [sp, #16]
  403780:	ldp	x29, x30, [sp], #32
  403784:	ret
  403788:	bl	4015e0 <__errno_location@plt>
  40378c:	ldr	w0, [x0]
  403790:	cmp	w0, #0xc
  403794:	b.ne	403778 <ferror@plt+0x2148>  // b.any
  403798:	bl	403570 <ferror@plt+0x1f40>
  40379c:	nop
  4037a0:	stp	x29, x30, [sp, #-32]!
  4037a4:	mov	x29, sp
  4037a8:	str	x19, [sp, #16]
  4037ac:	bl	405470 <ferror@plt+0x3e40>
  4037b0:	mov	x19, x0
  4037b4:	cbz	x0, 4037c8 <ferror@plt+0x2198>
  4037b8:	mov	x0, x19
  4037bc:	ldr	x19, [sp, #16]
  4037c0:	ldp	x29, x30, [sp], #32
  4037c4:	ret
  4037c8:	bl	4015e0 <__errno_location@plt>
  4037cc:	ldr	w0, [x0]
  4037d0:	cmp	w0, #0xc
  4037d4:	b.ne	4037b8 <ferror@plt+0x2188>  // b.any
  4037d8:	bl	403570 <ferror@plt+0x1f40>
  4037dc:	nop
  4037e0:	stp	x29, x30, [sp, #-64]!
  4037e4:	cmp	x0, #0x0
  4037e8:	add	x4, sp, #0x3c
  4037ec:	mov	x29, sp
  4037f0:	stp	x19, x20, [sp, #16]
  4037f4:	csel	x19, x4, x0, eq  // eq = none
  4037f8:	mov	x20, x2
  4037fc:	mov	x0, x19
  403800:	str	x21, [sp, #32]
  403804:	mov	x21, x1
  403808:	bl	4012f0 <mbrtowc@plt>
  40380c:	cmp	x20, #0x0
  403810:	mov	x20, x0
  403814:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  403818:	b.hi	403830 <ferror@plt+0x2200>  // b.pmore
  40381c:	mov	x0, x20
  403820:	ldp	x19, x20, [sp, #16]
  403824:	ldr	x21, [sp, #32]
  403828:	ldp	x29, x30, [sp], #64
  40382c:	ret
  403830:	mov	w0, #0x0                   	// #0
  403834:	bl	4038d8 <ferror@plt+0x22a8>
  403838:	tst	w0, #0xff
  40383c:	b.ne	40381c <ferror@plt+0x21ec>  // b.any
  403840:	ldrb	w0, [x21]
  403844:	mov	x20, #0x1                   	// #1
  403848:	str	w0, [x19]
  40384c:	mov	x0, x20
  403850:	ldp	x19, x20, [sp, #16]
  403854:	ldr	x21, [sp, #32]
  403858:	ldp	x29, x30, [sp], #64
  40385c:	ret
  403860:	cmp	x0, x1
  403864:	b.eq	4038cc <ferror@plt+0x229c>  // b.none
  403868:	mov	x4, #0x0                   	// #0
  40386c:	nop
  403870:	ldrb	w3, [x0, x4]
  403874:	ldrb	w2, [x1, x4]
  403878:	sub	w6, w3, #0x41
  40387c:	mov	w5, w3
  403880:	cmp	w6, #0x19
  403884:	sub	w7, w2, #0x41
  403888:	mov	w6, w2
  40388c:	b.hi	4038c0 <ferror@plt+0x2290>  // b.pmore
  403890:	add	w5, w3, #0x20
  403894:	cmp	w7, #0x19
  403898:	and	w3, w5, #0xff
  40389c:	b.hi	4038ac <ferror@plt+0x227c>  // b.pmore
  4038a0:	add	w6, w2, #0x20
  4038a4:	and	w2, w6, #0xff
  4038a8:	cbz	w5, 4038b8 <ferror@plt+0x2288>
  4038ac:	add	x4, x4, #0x1
  4038b0:	cmp	w3, w2
  4038b4:	b.eq	403870 <ferror@plt+0x2240>  // b.none
  4038b8:	sub	w0, w5, w6
  4038bc:	ret
  4038c0:	cmp	w7, #0x19
  4038c4:	b.hi	4038a8 <ferror@plt+0x2278>  // b.pmore
  4038c8:	b	4038a0 <ferror@plt+0x2270>
  4038cc:	mov	w0, #0x0                   	// #0
  4038d0:	ret
  4038d4:	nop
  4038d8:	stp	x29, x30, [sp, #-16]!
  4038dc:	mov	x1, #0x0                   	// #0
  4038e0:	mov	x29, sp
  4038e4:	bl	401620 <setlocale@plt>
  4038e8:	mov	w1, #0x1                   	// #1
  4038ec:	cbz	x0, 403910 <ferror@plt+0x22e0>
  4038f0:	ldrb	w1, [x0]
  4038f4:	cmp	w1, #0x43
  4038f8:	b.eq	40391c <ferror@plt+0x22ec>  // b.none
  4038fc:	adrp	x1, 406000 <ferror@plt+0x49d0>
  403900:	add	x1, x1, #0x240
  403904:	bl	4014f0 <strcmp@plt>
  403908:	cmp	w0, #0x0
  40390c:	cset	w1, ne  // ne = any
  403910:	mov	w0, w1
  403914:	ldp	x29, x30, [sp], #16
  403918:	ret
  40391c:	ldrb	w2, [x0, #1]
  403920:	mov	w1, #0x0                   	// #0
  403924:	cbnz	w2, 4038fc <ferror@plt+0x22cc>
  403928:	mov	w0, w1
  40392c:	ldp	x29, x30, [sp], #16
  403930:	ret
  403934:	nop
  403938:	stp	x29, x30, [sp, #-16]!
  40393c:	mov	w0, #0xe                   	// #14
  403940:	mov	x29, sp
  403944:	bl	4013e0 <nl_langinfo@plt>
  403948:	cbz	x0, 403968 <ferror@plt+0x2338>
  40394c:	ldrb	w2, [x0]
  403950:	adrp	x1, 406000 <ferror@plt+0x49d0>
  403954:	add	x1, x1, #0x248
  403958:	cmp	w2, #0x0
  40395c:	csel	x0, x1, x0, eq  // eq = none
  403960:	ldp	x29, x30, [sp], #16
  403964:	ret
  403968:	ldp	x29, x30, [sp], #16
  40396c:	adrp	x0, 406000 <ferror@plt+0x49d0>
  403970:	add	x0, x0, #0x248
  403974:	ret
  403978:	stp	x29, x30, [sp, #-32]!
  40397c:	mov	x29, sp
  403980:	str	x19, [sp, #16]
  403984:	mov	w19, w0
  403988:	bl	401400 <wcwidth@plt>
  40398c:	tbz	w0, #31, 4039a0 <ferror@plt+0x2370>
  403990:	mov	w0, w19
  403994:	bl	4013b0 <iswcntrl@plt>
  403998:	cmp	w0, #0x0
  40399c:	cset	w0, eq  // eq = none
  4039a0:	ldr	x19, [sp, #16]
  4039a4:	ldp	x29, x30, [sp], #32
  4039a8:	ret
  4039ac:	nop
  4039b0:	stp	x29, x30, [sp, #-32]!
  4039b4:	mov	x29, sp
  4039b8:	stp	x19, x20, [sp, #16]
  4039bc:	mov	x20, x0
  4039c0:	mov	x0, x1
  4039c4:	mov	x19, x1
  4039c8:	ldr	x2, [x1, #8]
  4039cc:	ldr	x1, [x0], #24
  4039d0:	cmp	x1, x0
  4039d4:	b.eq	403a00 <ferror@plt+0x23d0>  // b.none
  4039d8:	str	x1, [x20]
  4039dc:	ldrb	w0, [x19, #16]
  4039e0:	str	x2, [x20, #8]
  4039e4:	strb	w0, [x20, #16]
  4039e8:	cbz	w0, 4039f4 <ferror@plt+0x23c4>
  4039ec:	ldr	w0, [x19, #20]
  4039f0:	str	w0, [x20, #20]
  4039f4:	ldp	x19, x20, [sp, #16]
  4039f8:	ldp	x29, x30, [sp], #32
  4039fc:	ret
  403a00:	add	x3, x20, #0x18
  403a04:	mov	x0, x3
  403a08:	bl	401300 <memcpy@plt>
  403a0c:	ldr	x2, [x19, #8]
  403a10:	str	x0, [x20]
  403a14:	b	4039dc <ferror@plt+0x23ac>
  403a18:	ubfx	x2, x0, #5, #3
  403a1c:	adrp	x1, 406000 <ferror@plt+0x49d0>
  403a20:	add	x1, x1, #0x250
  403a24:	ldr	w1, [x1, x2, lsl #2]
  403a28:	lsr	w0, w1, w0
  403a2c:	and	w0, w0, #0x1
  403a30:	ret
  403a34:	nop
  403a38:	stp	x29, x30, [sp, #-48]!
  403a3c:	cmp	xzr, x2, lsr #61
  403a40:	mov	x29, sp
  403a44:	stp	x19, x20, [sp, #16]
  403a48:	mov	x19, x1
  403a4c:	cset	x1, ne  // ne = any
  403a50:	stp	x21, x22, [sp, #32]
  403a54:	tbnz	x2, #60, 403b5c <ferror@plt+0x252c>
  403a58:	cbnz	x1, 403b5c <ferror@plt+0x252c>
  403a5c:	mov	x20, x0
  403a60:	lsl	x0, x2, #3
  403a64:	mov	x21, x2
  403a68:	mov	x22, x3
  403a6c:	cmp	x0, #0xfa0
  403a70:	b.hi	403b54 <ferror@plt+0x2524>  // b.pmore
  403a74:	add	x0, x0, #0x2e
  403a78:	and	x0, x0, #0xfffffffffffffff0
  403a7c:	sub	sp, sp, x0
  403a80:	add	x1, sp, #0x1f
  403a84:	and	x0, x1, #0xffffffffffffffe0
  403a88:	cbz	x0, 403b5c <ferror@plt+0x252c>
  403a8c:	mov	x1, #0x1                   	// #1
  403a90:	str	x1, [x0, #8]
  403a94:	cmp	x21, #0x2
  403a98:	b.ls	403ae8 <ferror@plt+0x24b8>  // b.plast
  403a9c:	sub	x7, x19, #0x1
  403aa0:	mov	x4, #0x0                   	// #0
  403aa4:	mov	x6, #0x2                   	// #2
  403aa8:	ldrb	w1, [x7, x6]
  403aac:	ldrb	w2, [x19, x4]
  403ab0:	cmp	w2, w1
  403ab4:	b.eq	403ad0 <ferror@plt+0x24a0>  // b.none
  403ab8:	cbz	x4, 403b80 <ferror@plt+0x2550>
  403abc:	ldr	x5, [x0, x4, lsl #3]
  403ac0:	sub	x4, x4, x5
  403ac4:	ldrb	w5, [x19, x4]
  403ac8:	cmp	w5, w1
  403acc:	b.ne	403ab8 <ferror@plt+0x2488>  // b.any
  403ad0:	add	x4, x4, #0x1
  403ad4:	sub	x1, x6, x4
  403ad8:	str	x1, [x0, x6, lsl #3]
  403adc:	add	x6, x6, #0x1
  403ae0:	cmp	x21, x6
  403ae4:	b.ne	403aa8 <ferror@plt+0x2478>  // b.any
  403ae8:	str	xzr, [x22]
  403aec:	ldrb	w4, [x20]
  403af0:	cbz	w4, 403b38 <ferror@plt+0x2508>
  403af4:	mov	x5, x20
  403af8:	mov	x1, #0x0                   	// #0
  403afc:	b	403b18 <ferror@plt+0x24e8>
  403b00:	cbz	x1, 403b74 <ferror@plt+0x2544>
  403b04:	ldr	x2, [x0, x1, lsl #3]
  403b08:	add	x20, x20, x2
  403b0c:	sub	x1, x1, x2
  403b10:	ldrb	w4, [x5]
  403b14:	cbz	w4, 403b38 <ferror@plt+0x2508>
  403b18:	ldrb	w6, [x19, x1]
  403b1c:	cmp	w6, w4
  403b20:	b.ne	403b00 <ferror@plt+0x24d0>  // b.any
  403b24:	add	x1, x1, #0x1
  403b28:	add	x5, x5, #0x1
  403b2c:	cmp	x21, x1
  403b30:	b.ne	403b10 <ferror@plt+0x24e0>  // b.any
  403b34:	str	x20, [x22]
  403b38:	bl	4055c0 <ferror@plt+0x3f90>
  403b3c:	mov	sp, x29
  403b40:	mov	w0, #0x1                   	// #1
  403b44:	ldp	x19, x20, [sp, #16]
  403b48:	ldp	x21, x22, [sp, #32]
  403b4c:	ldp	x29, x30, [sp], #48
  403b50:	ret
  403b54:	bl	405578 <ferror@plt+0x3f48>
  403b58:	cbnz	x0, 403a8c <ferror@plt+0x245c>
  403b5c:	mov	sp, x29
  403b60:	mov	w0, #0x0                   	// #0
  403b64:	ldp	x19, x20, [sp, #16]
  403b68:	ldp	x21, x22, [sp, #32]
  403b6c:	ldp	x29, x30, [sp], #48
  403b70:	ret
  403b74:	add	x20, x20, #0x1
  403b78:	add	x5, x5, #0x1
  403b7c:	b	403b10 <ferror@plt+0x24e0>
  403b80:	mov	x4, #0x0                   	// #0
  403b84:	str	x6, [x0, x6, lsl #3]
  403b88:	b	403adc <ferror@plt+0x24ac>
  403b8c:	nop
  403b90:	stp	x29, x30, [sp, #-16]!
  403b94:	adrp	x3, 406000 <ferror@plt+0x49d0>
  403b98:	adrp	x1, 406000 <ferror@plt+0x49d0>
  403b9c:	mov	x29, sp
  403ba0:	adrp	x0, 406000 <ferror@plt+0x49d0>
  403ba4:	add	x3, x3, #0x270
  403ba8:	add	x1, x1, #0x170
  403bac:	add	x0, x0, #0x180
  403bb0:	mov	w2, #0xb3                  	// #179
  403bb4:	bl	4015d0 <__assert_fail@plt>
  403bb8:	stp	x29, x30, [sp, #-304]!
  403bbc:	mov	x29, sp
  403bc0:	stp	x19, x20, [sp, #16]
  403bc4:	mov	x19, x1
  403bc8:	stp	x21, x22, [sp, #32]
  403bcc:	stp	x23, x24, [sp, #48]
  403bd0:	mov	x24, x0
  403bd4:	mov	x0, x1
  403bd8:	stp	x25, x26, [sp, #64]
  403bdc:	stp	x27, x28, [sp, #80]
  403be0:	str	x2, [x29, #104]
  403be4:	bl	4055e8 <ferror@plt+0x3fb8>
  403be8:	mov	x1, #0x38                  	// #56
  403bec:	mov	x22, x0
  403bf0:	umulh	x0, x0, x1
  403bf4:	mul	x1, x22, x1
  403bf8:	cmp	x0, #0x0
  403bfc:	cset	x0, ne  // ne = any
  403c00:	tbnz	x1, #63, 403f98 <ferror@plt+0x2968>
  403c04:	cbnz	x0, 403f98 <ferror@plt+0x2968>
  403c08:	lsl	x0, x22, #3
  403c0c:	sub	x0, x0, x22
  403c10:	lsl	x0, x0, #3
  403c14:	cmp	x0, #0xfa0
  403c18:	b.hi	403fbc <ferror@plt+0x298c>  // b.pmore
  403c1c:	add	x0, x0, #0x2e
  403c20:	and	x0, x0, #0xfffffffffffffff0
  403c24:	sub	sp, sp, x0
  403c28:	add	x20, sp, #0x1f
  403c2c:	and	x20, x20, #0xffffffffffffffe0
  403c30:	cbz	x20, 403f98 <ferror@plt+0x2968>
  403c34:	strb	wzr, [x29, #112]
  403c38:	add	x21, x22, x22, lsl #1
  403c3c:	stur	xzr, [x29, #116]
  403c40:	adrp	x25, 406000 <ferror@plt+0x49d0>
  403c44:	ldrb	w0, [x29, #112]
  403c48:	add	x26, x29, #0x74
  403c4c:	strb	wzr, [x29, #124]
  403c50:	add	x21, x20, x21, lsl #4
  403c54:	str	x19, [x29, #128]
  403c58:	add	x25, x25, #0x250
  403c5c:	mov	x27, x20
  403c60:	cbnz	w0, 403ce4 <ferror@plt+0x26b4>
  403c64:	nop
  403c68:	ldrb	w1, [x19]
  403c6c:	ubfx	x0, x1, #5, #3
  403c70:	ldr	w0, [x25, x0, lsl #2]
  403c74:	lsr	w0, w0, w1
  403c78:	tbz	w0, #0, 403fc8 <ferror@plt+0x2998>
  403c7c:	mov	x0, #0x1                   	// #1
  403c80:	str	x0, [x29, #136]
  403c84:	ldrb	w1, [x19]
  403c88:	strb	w0, [x29, #124]
  403c8c:	strb	w0, [x29, #144]
  403c90:	mov	w19, w1
  403c94:	str	w1, [x29, #148]
  403c98:	cbz	w19, 403d48 <ferror@plt+0x2718>
  403c9c:	mov	w3, #0x1                   	// #1
  403ca0:	ldp	x1, x2, [x29, #128]
  403ca4:	add	x0, x29, #0x98
  403ca8:	cmp	x1, x0
  403cac:	b.eq	403fe0 <ferror@plt+0x29b0>  // b.none
  403cb0:	str	x1, [x27]
  403cb4:	str	x2, [x27, #8]
  403cb8:	strb	w3, [x27, #16]
  403cbc:	cbz	w3, 403cc8 <ferror@plt+0x2698>
  403cc0:	ldr	w0, [x29, #148]
  403cc4:	str	w0, [x27, #20]
  403cc8:	ldr	x19, [x29, #128]
  403ccc:	strb	wzr, [x29, #124]
  403cd0:	ldrb	w0, [x29, #112]
  403cd4:	add	x27, x27, #0x30
  403cd8:	add	x19, x19, x2
  403cdc:	str	x19, [x29, #128]
  403ce0:	cbz	w0, 403c68 <ferror@plt+0x2638>
  403ce4:	bl	401540 <__ctype_get_mb_cur_max@plt>
  403ce8:	mov	x1, x0
  403cec:	mov	x0, x19
  403cf0:	bl	402fd8 <ferror@plt+0x19a8>
  403cf4:	mov	x2, x0
  403cf8:	add	x0, x29, #0x70
  403cfc:	mov	x1, x19
  403d00:	add	x3, x29, #0x74
  403d04:	add	x0, x0, #0x24
  403d08:	bl	4037e0 <ferror@plt+0x21b0>
  403d0c:	str	x0, [x29, #136]
  403d10:	cmn	x0, #0x1
  403d14:	b.eq	403ffc <ferror@plt+0x29cc>  // b.none
  403d18:	cmn	x0, #0x2
  403d1c:	b.eq	404014 <ferror@plt+0x29e4>  // b.none
  403d20:	cbz	x0, 404034 <ferror@plt+0x2a04>
  403d24:	ldr	w19, [x29, #148]
  403d28:	mov	w28, #0x1                   	// #1
  403d2c:	add	x0, x29, #0x74
  403d30:	strb	w28, [x29, #144]
  403d34:	bl	4014b0 <mbsinit@plt>
  403d38:	cbz	w0, 403d40 <ferror@plt+0x2710>
  403d3c:	strb	wzr, [x29, #112]
  403d40:	strb	w28, [x29, #124]
  403d44:	cbnz	w19, 403c9c <ferror@plt+0x266c>
  403d48:	mov	x0, #0x1                   	// #1
  403d4c:	str	x0, [x21, #8]
  403d50:	cmp	x22, #0x2
  403d54:	add	x25, x20, #0x30
  403d58:	mov	x19, #0x0                   	// #0
  403d5c:	mov	x27, #0x2                   	// #2
  403d60:	b.ls	403de4 <ferror@plt+0x27b4>  // b.plast
  403d64:	nop
  403d68:	ldrb	w0, [x25, #16]
  403d6c:	cbnz	w0, 404080 <ferror@plt+0x2a50>
  403d70:	add	x1, x19, x19, lsl #1
  403d74:	ldr	x26, [x25, #8]
  403d78:	lsl	x1, x1, #4
  403d7c:	add	x0, x20, x1
  403d80:	ldr	x0, [x0, #8]
  403d84:	cmp	x26, x0
  403d88:	b.eq	403db4 <ferror@plt+0x2784>  // b.none
  403d8c:	nop
  403d90:	cbz	x19, 4040a8 <ferror@plt+0x2a78>
  403d94:	ldr	x0, [x21, x19, lsl #3]
  403d98:	sub	x19, x19, x0
  403d9c:	add	x1, x19, x19, lsl #1
  403da0:	lsl	x1, x1, #4
  403da4:	add	x0, x20, x1
  403da8:	ldr	x0, [x0, #8]
  403dac:	cmp	x26, x0
  403db0:	b.ne	403d90 <ferror@plt+0x2760>  // b.any
  403db4:	ldr	x1, [x20, x1]
  403db8:	mov	x2, x26
  403dbc:	ldr	x0, [x25]
  403dc0:	bl	4014c0 <memcmp@plt>
  403dc4:	cbnz	w0, 403d90 <ferror@plt+0x2760>
  403dc8:	add	x19, x19, #0x1
  403dcc:	sub	x0, x27, x19
  403dd0:	str	x0, [x21, x27, lsl #3]
  403dd4:	add	x27, x27, #0x1
  403dd8:	add	x25, x25, #0x30
  403ddc:	cmp	x22, x27
  403de0:	b.ne	403d68 <ferror@plt+0x2738>  // b.any
  403de4:	ldr	x1, [x29, #104]
  403de8:	strb	wzr, [x29, #176]
  403dec:	stur	xzr, [x29, #180]
  403df0:	add	x27, x29, #0xf4
  403df4:	strb	wzr, [x29, #188]
  403df8:	add	x26, x29, #0xb4
  403dfc:	str	xzr, [x1]
  403e00:	mov	w0, #0x0                   	// #0
  403e04:	str	x24, [x29, #192]
  403e08:	mov	x23, #0x0                   	// #0
  403e0c:	strb	wzr, [x29, #240]
  403e10:	mov	w25, #0x1                   	// #1
  403e14:	stur	xzr, [x29, #244]
  403e18:	strb	wzr, [x29, #252]
  403e1c:	str	x24, [x29, #256]
  403e20:	cbz	w0, 404258 <ferror@plt+0x2c28>
  403e24:	ldrb	w0, [x29, #272]
  403e28:	cbnz	w0, 40436c <ferror@plt+0x2d3c>
  403e2c:	add	x0, x23, x23, lsl #1
  403e30:	add	x0, x20, x0, lsl #4
  403e34:	ldr	x1, [x0, #8]
  403e38:	ldr	x19, [x29, #264]
  403e3c:	cmp	x1, x19
  403e40:	b.eq	4040b4 <ferror@plt+0x2a84>  // b.none
  403e44:	cbnz	x23, 40413c <ferror@plt+0x2b0c>
  403e48:	ldrb	w0, [x29, #188]
  403e4c:	cbnz	w0, 404358 <ferror@plt+0x2d28>
  403e50:	ldrb	w0, [x29, #176]
  403e54:	ldr	x19, [x29, #192]
  403e58:	cbnz	w0, 4042bc <ferror@plt+0x2c8c>
  403e5c:	ldrb	w1, [x19]
  403e60:	adrp	x0, 406000 <ferror@plt+0x49d0>
  403e64:	add	x0, x0, #0x250
  403e68:	ubfx	x2, x1, #5, #3
  403e6c:	ldr	w0, [x0, x2, lsl #2]
  403e70:	lsr	w0, w0, w1
  403e74:	tbz	w0, #0, 4042ac <ferror@plt+0x2c7c>
  403e78:	mov	x0, #0x1                   	// #1
  403e7c:	str	x0, [x29, #200]
  403e80:	ldrb	w1, [x19]
  403e84:	strb	w0, [x29, #188]
  403e88:	strb	w0, [x29, #208]
  403e8c:	mov	w19, w1
  403e90:	str	w1, [x29, #212]
  403e94:	cbz	w19, 4041b8 <ferror@plt+0x2b88>
  403e98:	ldr	x19, [x29, #192]
  403e9c:	strb	wzr, [x29, #188]
  403ea0:	ldr	x0, [x29, #200]
  403ea4:	strb	wzr, [x29, #252]
  403ea8:	ldr	x24, [x29, #256]
  403eac:	add	x19, x19, x0
  403eb0:	ldr	x0, [x29, #264]
  403eb4:	str	x19, [x29, #192]
  403eb8:	add	x24, x24, x0
  403ebc:	ldrb	w0, [x29, #240]
  403ec0:	str	x24, [x29, #256]
  403ec4:	cbz	w0, 4040ec <ferror@plt+0x2abc>
  403ec8:	bl	401540 <__ctype_get_mb_cur_max@plt>
  403ecc:	mov	x1, x0
  403ed0:	mov	x0, x24
  403ed4:	bl	402fd8 <ferror@plt+0x19a8>
  403ed8:	mov	x2, x0
  403edc:	add	x0, x29, #0xf0
  403ee0:	mov	x1, x24
  403ee4:	add	x3, x29, #0xf4
  403ee8:	add	x0, x0, #0x24
  403eec:	bl	4037e0 <ferror@plt+0x21b0>
  403ef0:	str	x0, [x29, #264]
  403ef4:	cmn	x0, #0x1
  403ef8:	b.eq	404298 <ferror@plt+0x2c68>  // b.none
  403efc:	cmn	x0, #0x2
  403f00:	b.eq	404320 <ferror@plt+0x2cf0>  // b.none
  403f04:	cbz	x0, 404338 <ferror@plt+0x2d08>
  403f08:	ldr	w19, [x29, #276]
  403f0c:	add	x0, x29, #0xf4
  403f10:	strb	w25, [x29, #272]
  403f14:	bl	4014b0 <mbsinit@plt>
  403f18:	cbz	w0, 403f20 <ferror@plt+0x28f0>
  403f1c:	strb	wzr, [x29, #240]
  403f20:	strb	w25, [x29, #252]
  403f24:	cbz	w19, 403f6c <ferror@plt+0x293c>
  403f28:	add	x0, x23, x23, lsl #1
  403f2c:	add	x0, x20, x0, lsl #4
  403f30:	ldrb	w1, [x0, #16]
  403f34:	cbz	w1, 403e34 <ferror@plt+0x2804>
  403f38:	ldr	w0, [x0, #20]
  403f3c:	cmp	w0, w19
  403f40:	b.ne	403e44 <ferror@plt+0x2814>  // b.any
  403f44:	ldp	x24, x19, [x29, #256]
  403f48:	strb	wzr, [x29, #252]
  403f4c:	add	x23, x23, #0x1
  403f50:	cmp	x22, x23
  403f54:	add	x24, x24, x19
  403f58:	str	x24, [x29, #256]
  403f5c:	b.ne	4040e4 <ferror@plt+0x2ab4>  // b.any
  403f60:	ldr	x1, [x29, #104]
  403f64:	ldr	x0, [x29, #192]
  403f68:	str	x0, [x1]
  403f6c:	mov	x0, x20
  403f70:	bl	4055c0 <ferror@plt+0x3f90>
  403f74:	mov	sp, x29
  403f78:	mov	w0, #0x1                   	// #1
  403f7c:	ldp	x19, x20, [sp, #16]
  403f80:	ldp	x21, x22, [sp, #32]
  403f84:	ldp	x23, x24, [sp, #48]
  403f88:	ldp	x25, x26, [sp, #64]
  403f8c:	ldp	x27, x28, [sp, #80]
  403f90:	ldp	x29, x30, [sp], #304
  403f94:	ret
  403f98:	mov	sp, x29
  403f9c:	mov	w0, #0x0                   	// #0
  403fa0:	ldp	x19, x20, [sp, #16]
  403fa4:	ldp	x21, x22, [sp, #32]
  403fa8:	ldp	x23, x24, [sp, #48]
  403fac:	ldp	x25, x26, [sp, #64]
  403fb0:	ldp	x27, x28, [sp, #80]
  403fb4:	ldp	x29, x30, [sp], #304
  403fb8:	ret
  403fbc:	bl	405578 <ferror@plt+0x3f48>
  403fc0:	mov	x20, x0
  403fc4:	b	403c30 <ferror@plt+0x2600>
  403fc8:	mov	x0, x26
  403fcc:	bl	4014b0 <mbsinit@plt>
  403fd0:	cbz	w0, 4043c8 <ferror@plt+0x2d98>
  403fd4:	mov	w0, #0x1                   	// #1
  403fd8:	strb	w0, [x29, #112]
  403fdc:	b	403ce4 <ferror@plt+0x26b4>
  403fe0:	add	x4, x27, #0x18
  403fe4:	mov	x0, x4
  403fe8:	bl	401300 <memcpy@plt>
  403fec:	ldrb	w3, [x29, #144]
  403ff0:	ldr	x2, [x29, #136]
  403ff4:	str	x0, [x27]
  403ff8:	b	403cb4 <ferror@plt+0x2684>
  403ffc:	mov	x0, #0x1                   	// #1
  404000:	mov	w3, #0x0                   	// #0
  404004:	strb	w0, [x29, #124]
  404008:	str	x0, [x29, #136]
  40400c:	strb	wzr, [x29, #144]
  404010:	b	403ca0 <ferror@plt+0x2670>
  404014:	ldr	x0, [x29, #128]
  404018:	bl	401320 <strlen@plt>
  40401c:	str	x0, [x29, #136]
  404020:	mov	w1, #0x1                   	// #1
  404024:	mov	w3, #0x0                   	// #0
  404028:	strb	w1, [x29, #124]
  40402c:	strb	wzr, [x29, #144]
  404030:	b	403ca0 <ferror@plt+0x2670>
  404034:	ldr	x0, [x29, #128]
  404038:	mov	x1, #0x1                   	// #1
  40403c:	str	x1, [x29, #136]
  404040:	ldrb	w0, [x0]
  404044:	cbnz	w0, 4043e8 <ferror@plt+0x2db8>
  404048:	ldr	w19, [x29, #148]
  40404c:	cbz	w19, 403d28 <ferror@plt+0x26f8>
  404050:	bl	403b90 <ferror@plt+0x2560>
  404054:	ldr	x0, [x1, #8]
  404058:	ldr	x2, [x25, #8]
  40405c:	cmp	x2, x0
  404060:	b.ne	404074 <ferror@plt+0x2a44>  // b.any
  404064:	ldr	x1, [x1]
  404068:	ldr	x0, [x25]
  40406c:	bl	4014c0 <memcmp@plt>
  404070:	cbz	w0, 403dc8 <ferror@plt+0x2798>
  404074:	cbz	x19, 4040a8 <ferror@plt+0x2a78>
  404078:	ldr	x0, [x21, x19, lsl #3]
  40407c:	sub	x19, x19, x0
  404080:	add	x1, x19, x19, lsl #1
  404084:	add	x1, x20, x1, lsl #4
  404088:	ldrb	w0, [x1, #16]
  40408c:	cbz	w0, 404054 <ferror@plt+0x2a24>
  404090:	ldr	w0, [x1, #20]
  404094:	ldr	w1, [x25, #20]
  404098:	cmp	w1, w0
  40409c:	b.eq	403dc8 <ferror@plt+0x2798>  // b.none
  4040a0:	cbnz	x19, 404078 <ferror@plt+0x2a48>
  4040a4:	nop
  4040a8:	mov	x19, #0x0                   	// #0
  4040ac:	str	x27, [x21, x27, lsl #3]
  4040b0:	b	403dd4 <ferror@plt+0x27a4>
  4040b4:	ldr	x0, [x0]
  4040b8:	mov	x2, x19
  4040bc:	ldr	x24, [x29, #256]
  4040c0:	mov	x1, x24
  4040c4:	bl	4014c0 <memcmp@plt>
  4040c8:	cbnz	w0, 403e44 <ferror@plt+0x2814>
  4040cc:	add	x24, x24, x19
  4040d0:	strb	wzr, [x29, #252]
  4040d4:	str	x24, [x29, #256]
  4040d8:	add	x23, x23, #0x1
  4040dc:	cmp	x22, x23
  4040e0:	b.eq	403f60 <ferror@plt+0x2930>  // b.none
  4040e4:	ldrb	w0, [x29, #240]
  4040e8:	cbnz	w0, 403ec8 <ferror@plt+0x2898>
  4040ec:	ldrb	w2, [x24]
  4040f0:	adrp	x1, 406000 <ferror@plt+0x49d0>
  4040f4:	add	x1, x1, #0x250
  4040f8:	ubfx	x0, x2, #5, #3
  4040fc:	ldr	w0, [x1, x0, lsl #2]
  404100:	lsr	w0, w0, w2
  404104:	tbz	w0, #0, 404128 <ferror@plt+0x2af8>
  404108:	mov	x0, #0x1                   	// #1
  40410c:	str	x0, [x29, #264]
  404110:	ldrb	w1, [x24]
  404114:	strb	w0, [x29, #252]
  404118:	mov	w19, w1
  40411c:	strb	w0, [x29, #272]
  404120:	str	w1, [x29, #276]
  404124:	b	403f24 <ferror@plt+0x28f4>
  404128:	mov	x0, x27
  40412c:	bl	4014b0 <mbsinit@plt>
  404130:	cbz	w0, 4043c8 <ferror@plt+0x2d98>
  404134:	strb	w25, [x29, #240]
  404138:	b	403ec8 <ferror@plt+0x2898>
  40413c:	ldr	x24, [x21, x23, lsl #3]
  404140:	sub	x28, x23, x24
  404144:	cbz	x24, 404250 <ferror@plt+0x2c20>
  404148:	ldrb	w0, [x29, #188]
  40414c:	cbz	w0, 404374 <ferror@plt+0x2d44>
  404150:	ldrb	w0, [x29, #208]
  404154:	cbnz	w0, 4041bc <ferror@plt+0x2b8c>
  404158:	ldr	x19, [x29, #192]
  40415c:	strb	wzr, [x29, #188]
  404160:	ldr	x0, [x29, #200]
  404164:	subs	x24, x24, #0x1
  404168:	add	x19, x19, x0
  40416c:	str	x19, [x29, #192]
  404170:	b.eq	40424c <ferror@plt+0x2c1c>  // b.none
  404174:	ldrb	w0, [x29, #176]
  404178:	cbnz	w0, 4041d8 <ferror@plt+0x2ba8>
  40417c:	ldrb	w2, [x19]
  404180:	adrp	x1, 406000 <ferror@plt+0x49d0>
  404184:	add	x1, x1, #0x250
  404188:	ubfx	x0, x2, #5, #3
  40418c:	ldr	w0, [x1, x0, lsl #2]
  404190:	lsr	w0, w0, w2
  404194:	tbz	w0, #0, 4041c8 <ferror@plt+0x2b98>
  404198:	mov	x0, #0x1                   	// #1
  40419c:	str	x0, [x29, #200]
  4041a0:	ldrb	w1, [x19]
  4041a4:	strb	w0, [x29, #188]
  4041a8:	strb	w0, [x29, #208]
  4041ac:	mov	w19, w1
  4041b0:	str	w1, [x29, #212]
  4041b4:	cbnz	w19, 404158 <ferror@plt+0x2b28>
  4041b8:	bl	4014a0 <abort@plt>
  4041bc:	ldr	w19, [x29, #212]
  4041c0:	cbnz	w19, 404158 <ferror@plt+0x2b28>
  4041c4:	b	4041b8 <ferror@plt+0x2b88>
  4041c8:	mov	x0, x26
  4041cc:	bl	4014b0 <mbsinit@plt>
  4041d0:	cbz	w0, 4043c8 <ferror@plt+0x2d98>
  4041d4:	strb	w25, [x29, #176]
  4041d8:	bl	401540 <__ctype_get_mb_cur_max@plt>
  4041dc:	mov	x1, x0
  4041e0:	mov	x0, x19
  4041e4:	bl	402fd8 <ferror@plt+0x19a8>
  4041e8:	mov	x2, x0
  4041ec:	add	x0, x29, #0xb0
  4041f0:	mov	x1, x19
  4041f4:	add	x3, x29, #0xb4
  4041f8:	add	x0, x0, #0x24
  4041fc:	bl	4037e0 <ferror@plt+0x21b0>
  404200:	str	x0, [x29, #200]
  404204:	cmn	x0, #0x1
  404208:	b.eq	40423c <ferror@plt+0x2c0c>  // b.none
  40420c:	cmn	x0, #0x2
  404210:	b.eq	404260 <ferror@plt+0x2c30>  // b.none
  404214:	cbz	x0, 404278 <ferror@plt+0x2c48>
  404218:	ldr	w19, [x29, #212]
  40421c:	add	x0, x29, #0xb4
  404220:	strb	w25, [x29, #208]
  404224:	bl	4014b0 <mbsinit@plt>
  404228:	cbz	w0, 404230 <ferror@plt+0x2c00>
  40422c:	strb	wzr, [x29, #176]
  404230:	strb	w25, [x29, #188]
  404234:	cbnz	w19, 404158 <ferror@plt+0x2b28>
  404238:	b	4041b8 <ferror@plt+0x2b88>
  40423c:	mov	x0, #0x1                   	// #1
  404240:	str	x0, [x29, #200]
  404244:	strb	wzr, [x29, #208]
  404248:	b	404158 <ferror@plt+0x2b28>
  40424c:	mov	x23, x28
  404250:	ldrb	w0, [x29, #252]
  404254:	cbnz	w0, 403e24 <ferror@plt+0x27f4>
  404258:	ldr	x24, [x29, #256]
  40425c:	b	4040e4 <ferror@plt+0x2ab4>
  404260:	ldr	x19, [x29, #192]
  404264:	mov	x0, x19
  404268:	bl	401320 <strlen@plt>
  40426c:	str	x0, [x29, #200]
  404270:	strb	wzr, [x29, #208]
  404274:	b	40415c <ferror@plt+0x2b2c>
  404278:	ldr	x19, [x29, #192]
  40427c:	mov	x0, #0x1                   	// #1
  404280:	str	x0, [x29, #200]
  404284:	ldrb	w0, [x19]
  404288:	cbnz	w0, 4043e8 <ferror@plt+0x2db8>
  40428c:	ldr	w19, [x29, #212]
  404290:	cbz	w19, 40421c <ferror@plt+0x2bec>
  404294:	bl	403b90 <ferror@plt+0x2560>
  404298:	mov	x0, #0x1                   	// #1
  40429c:	strb	w0, [x29, #252]
  4042a0:	str	x0, [x29, #264]
  4042a4:	strb	wzr, [x29, #272]
  4042a8:	b	403e2c <ferror@plt+0x27fc>
  4042ac:	mov	x0, x26
  4042b0:	bl	4014b0 <mbsinit@plt>
  4042b4:	cbz	w0, 4043c8 <ferror@plt+0x2d98>
  4042b8:	strb	w25, [x29, #176]
  4042bc:	bl	401540 <__ctype_get_mb_cur_max@plt>
  4042c0:	mov	x1, x0
  4042c4:	mov	x0, x19
  4042c8:	bl	402fd8 <ferror@plt+0x19a8>
  4042cc:	mov	x2, x0
  4042d0:	add	x0, x29, #0xb0
  4042d4:	mov	x1, x19
  4042d8:	add	x3, x29, #0xb4
  4042dc:	add	x0, x0, #0x24
  4042e0:	bl	4037e0 <ferror@plt+0x21b0>
  4042e4:	str	x0, [x29, #200]
  4042e8:	cmn	x0, #0x1
  4042ec:	b.eq	40437c <ferror@plt+0x2d4c>  // b.none
  4042f0:	cmn	x0, #0x2
  4042f4:	b.eq	404390 <ferror@plt+0x2d60>  // b.none
  4042f8:	cbz	x0, 4043a8 <ferror@plt+0x2d78>
  4042fc:	ldr	w19, [x29, #212]
  404300:	add	x0, x29, #0xb4
  404304:	strb	w25, [x29, #208]
  404308:	bl	4014b0 <mbsinit@plt>
  40430c:	cbz	w0, 404314 <ferror@plt+0x2ce4>
  404310:	strb	wzr, [x29, #176]
  404314:	strb	w25, [x29, #188]
  404318:	cbnz	w19, 403e98 <ferror@plt+0x2868>
  40431c:	b	4041b8 <ferror@plt+0x2b88>
  404320:	ldr	x0, [x29, #256]
  404324:	bl	401320 <strlen@plt>
  404328:	strb	w25, [x29, #252]
  40432c:	str	x0, [x29, #264]
  404330:	strb	wzr, [x29, #272]
  404334:	b	403e2c <ferror@plt+0x27fc>
  404338:	ldr	x24, [x29, #256]
  40433c:	mov	x0, #0x1                   	// #1
  404340:	str	x0, [x29, #264]
  404344:	ldrb	w0, [x24]
  404348:	cbnz	w0, 4043e8 <ferror@plt+0x2db8>
  40434c:	ldr	w19, [x29, #276]
  404350:	cbz	w19, 403f0c <ferror@plt+0x28dc>
  404354:	bl	403b90 <ferror@plt+0x2560>
  404358:	ldrb	w0, [x29, #208]
  40435c:	cbz	w0, 403e98 <ferror@plt+0x2868>
  404360:	ldr	w19, [x29, #212]
  404364:	cbnz	w19, 403e98 <ferror@plt+0x2868>
  404368:	b	4041b8 <ferror@plt+0x2b88>
  40436c:	ldr	w19, [x29, #276]
  404370:	b	403f24 <ferror@plt+0x28f4>
  404374:	ldr	x19, [x29, #192]
  404378:	b	404174 <ferror@plt+0x2b44>
  40437c:	mov	x0, #0x1                   	// #1
  404380:	str	x0, [x29, #200]
  404384:	strb	wzr, [x29, #208]
  404388:	ldr	x19, [x29, #192]
  40438c:	b	403e9c <ferror@plt+0x286c>
  404390:	ldr	x19, [x29, #192]
  404394:	mov	x0, x19
  404398:	bl	401320 <strlen@plt>
  40439c:	str	x0, [x29, #200]
  4043a0:	strb	wzr, [x29, #208]
  4043a4:	b	403e9c <ferror@plt+0x286c>
  4043a8:	ldr	x19, [x29, #192]
  4043ac:	mov	x0, #0x1                   	// #1
  4043b0:	str	x0, [x29, #200]
  4043b4:	ldrb	w0, [x19]
  4043b8:	cbnz	w0, 4043e8 <ferror@plt+0x2db8>
  4043bc:	ldr	w19, [x29, #212]
  4043c0:	cbz	w19, 404300 <ferror@plt+0x2cd0>
  4043c4:	bl	403b90 <ferror@plt+0x2560>
  4043c8:	adrp	x3, 406000 <ferror@plt+0x49d0>
  4043cc:	adrp	x1, 406000 <ferror@plt+0x49d0>
  4043d0:	adrp	x0, 406000 <ferror@plt+0x49d0>
  4043d4:	add	x3, x3, #0x270
  4043d8:	add	x1, x1, #0x170
  4043dc:	add	x0, x0, #0x198
  4043e0:	mov	w2, #0x96                  	// #150
  4043e4:	bl	4015d0 <__assert_fail@plt>
  4043e8:	adrp	x3, 406000 <ferror@plt+0x49d0>
  4043ec:	adrp	x1, 406000 <ferror@plt+0x49d0>
  4043f0:	adrp	x0, 406000 <ferror@plt+0x49d0>
  4043f4:	add	x3, x3, #0x270
  4043f8:	add	x1, x1, #0x170
  4043fc:	add	x0, x0, #0x1b0
  404400:	mov	w2, #0xb2                  	// #178
  404404:	bl	4015d0 <__assert_fail@plt>
  404408:	stp	x29, x30, [sp, #-448]!
  40440c:	mov	x29, sp
  404410:	stp	x21, x22, [sp, #32]
  404414:	mov	x21, x0
  404418:	stp	x23, x24, [sp, #48]
  40441c:	mov	x24, x1
  404420:	bl	401540 <__ctype_get_mb_cur_max@plt>
  404424:	cmp	x0, #0x1
  404428:	b.hi	40455c <ferror@plt+0x2f2c>  // b.pmore
  40442c:	ldrb	w23, [x24]
  404430:	mov	x0, x21
  404434:	cbz	w23, 404500 <ferror@plt+0x2ed0>
  404438:	ldrb	w0, [x21]
  40443c:	cbz	w0, 404548 <ferror@plt+0x2f18>
  404440:	mov	x22, #0x0                   	// #0
  404444:	mov	x2, #0x0                   	// #0
  404448:	mov	w0, #0x1                   	// #1
  40444c:	stp	x19, x20, [sp, #16]
  404450:	stp	x25, x26, [sp, #64]
  404454:	mov	x25, x24
  404458:	mov	x26, #0x0                   	// #0
  40445c:	b	4044b0 <ferror@plt+0x2e80>
  404460:	cbz	x25, 404480 <ferror@plt+0x2e50>
  404464:	mov	x0, x25
  404468:	sub	x1, x19, x26
  40446c:	bl	401360 <strnlen@plt>
  404470:	add	x25, x25, x0
  404474:	ldrb	w0, [x25]
  404478:	cbnz	w0, 40485c <ferror@plt+0x322c>
  40447c:	mov	x26, x19
  404480:	mov	x0, x24
  404484:	bl	401320 <strlen@plt>
  404488:	add	x3, sp, #0x180
  40448c:	mov	x2, x0
  404490:	mov	x1, x24
  404494:	mov	x0, x20
  404498:	bl	403a38 <ferror@plt+0x2408>
  40449c:	ands	w0, w0, #0xff
  4044a0:	b.ne	404ff0 <ferror@plt+0x39c0>  // b.any
  4044a4:	mov	x25, #0x0                   	// #0
  4044a8:	mov	x21, x20
  4044ac:	mov	x2, x19
  4044b0:	mov	x20, x21
  4044b4:	add	x22, x22, #0x1
  4044b8:	add	x19, x2, #0x1
  4044bc:	ldrb	w1, [x20], #1
  4044c0:	cmp	w1, w23
  4044c4:	b.eq	404510 <ferror@plt+0x2ee0>  // b.none
  4044c8:	ldrb	w1, [x20]
  4044cc:	cbz	w1, 404540 <ferror@plt+0x2f10>
  4044d0:	cmp	x22, #0x9
  4044d4:	cset	w1, hi  // hi = pmore
  4044d8:	ands	w21, w0, w1
  4044dc:	b.eq	4044a8 <ferror@plt+0x2e78>  // b.none
  4044e0:	add	x0, x22, x22, lsl #2
  4044e4:	cmp	x19, x0
  4044e8:	b.cs	404460 <ferror@plt+0x2e30>  // b.hs, b.nlast
  4044ec:	mov	w0, w21
  4044f0:	b	4044a8 <ferror@plt+0x2e78>
  4044f4:	ldp	x19, x20, [sp, #16]
  4044f8:	mov	x0, x21
  4044fc:	ldp	x25, x26, [sp, #64]
  404500:	ldp	x21, x22, [sp, #32]
  404504:	ldp	x23, x24, [sp, #48]
  404508:	ldp	x29, x30, [sp], #448
  40450c:	ret
  404510:	ldrb	w1, [x24, #1]
  404514:	cbz	w1, 4044f4 <ferror@plt+0x2ec4>
  404518:	sub	x4, x21, x2
  40451c:	sub	x3, x24, x2
  404520:	b	404538 <ferror@plt+0x2f08>
  404524:	add	x19, x19, #0x1
  404528:	cmp	w2, w1
  40452c:	b.ne	4044c8 <ferror@plt+0x2e98>  // b.any
  404530:	ldrb	w1, [x3, x19]
  404534:	cbz	w1, 4044f4 <ferror@plt+0x2ec4>
  404538:	ldrb	w2, [x4, x19]
  40453c:	cbnz	w2, 404524 <ferror@plt+0x2ef4>
  404540:	ldp	x19, x20, [sp, #16]
  404544:	ldp	x25, x26, [sp, #64]
  404548:	mov	x0, #0x0                   	// #0
  40454c:	ldp	x21, x22, [sp, #32]
  404550:	ldp	x23, x24, [sp, #48]
  404554:	ldp	x29, x30, [sp], #448
  404558:	ret
  40455c:	stp	x19, x20, [sp, #16]
  404560:	adrp	x23, 406000 <ferror@plt+0x49d0>
  404564:	add	x23, x23, #0x250
  404568:	ldrb	w1, [x24]
  40456c:	add	x19, sp, #0x84
  404570:	strb	wzr, [sp, #128]
  404574:	stur	xzr, [sp, #132]
  404578:	ubfx	x0, x1, #5, #3
  40457c:	strb	wzr, [sp, #140]
  404580:	str	x24, [sp, #144]
  404584:	ldr	w0, [x23, x0, lsl #2]
  404588:	lsr	w0, w0, w1
  40458c:	tbz	w0, #0, 404e2c <ferror@plt+0x37fc>
  404590:	mov	x0, #0x1                   	// #1
  404594:	strb	w0, [sp, #140]
  404598:	str	x0, [sp, #152]
  40459c:	mov	w19, w1
  4045a0:	strb	w0, [sp, #160]
  4045a4:	str	w1, [sp, #164]
  4045a8:	cbz	w19, 404868 <ferror@plt+0x3238>
  4045ac:	stp	x25, x26, [sp, #64]
  4045b0:	stp	x27, x28, [sp, #80]
  4045b4:	mov	w0, #0x1                   	// #1
  4045b8:	str	w0, [sp, #116]
  4045bc:	add	x0, sp, #0x200
  4045c0:	strb	wzr, [sp, #256]
  4045c4:	add	x27, sp, #0x144
  4045c8:	str	xzr, [sp, #120]
  4045cc:	add	x25, sp, #0x184
  4045d0:	stur	xzr, [x0, #-252]
  4045d4:	mov	x22, x21
  4045d8:	ldrb	w0, [sp, #256]
  4045dc:	add	x20, sp, #0x100
  4045e0:	strb	wzr, [sp, #192]
  4045e4:	mov	x26, #0x0                   	// #0
  4045e8:	stur	xzr, [sp, #196]
  4045ec:	mov	x19, #0x0                   	// #0
  4045f0:	strb	wzr, [sp, #204]
  4045f4:	str	x24, [sp, #208]
  4045f8:	strb	wzr, [sp, #268]
  4045fc:	str	x21, [sp, #272]
  404600:	cbnz	w0, 4048b0 <ferror@plt+0x3280>
  404604:	nop
  404608:	ldrb	w1, [x22]
  40460c:	ubfx	x0, x1, #5, #3
  404610:	ldr	w0, [x23, x0, lsl #2]
  404614:	lsr	w0, w0, w1
  404618:	tbz	w0, #0, 404ad4 <ferror@plt+0x34a4>
  40461c:	mov	x0, #0x1                   	// #1
  404620:	str	x0, [sp, #280]
  404624:	ldrb	w1, [x22]
  404628:	strb	w0, [sp, #268]
  40462c:	mov	w22, w1
  404630:	strb	w0, [sp, #288]
  404634:	str	w1, [sp, #292]
  404638:	cbz	w22, 404994 <ferror@plt+0x3364>
  40463c:	cmp	x26, #0x9
  404640:	ldr	w1, [sp, #116]
  404644:	cset	w0, hi  // hi = pmore
  404648:	ands	w0, w1, w0
  40464c:	b.eq	404acc <ferror@plt+0x349c>  // b.none
  404650:	add	x1, x26, x26, lsl #2
  404654:	cmp	x19, x1
  404658:	b.cs	404af8 <ferror@plt+0x34c8>  // b.hs, b.nlast
  40465c:	add	x19, x19, #0x1
  404660:	str	w0, [sp, #116]
  404664:	ldrb	w0, [sp, #160]
  404668:	cbz	w0, 404a10 <ferror@plt+0x33e0>
  40466c:	ldr	w0, [sp, #164]
  404670:	ldr	w1, [sp, #292]
  404674:	cmp	w1, w0
  404678:	b.ne	404890 <ferror@plt+0x3260>  // b.any
  40467c:	ldrb	w6, [x24]
  404680:	ldp	x2, x0, [sp, #272]
  404684:	str	x0, [sp, #344]
  404688:	ldp	x4, x5, [sp, #256]
  40468c:	ubfx	x0, x6, #5, #3
  404690:	ldr	x1, [sp, #344]
  404694:	stp	x4, x5, [sp, #320]
  404698:	ldr	w0, [x23, x0, lsl #2]
  40469c:	add	x1, x1, x2
  4046a0:	strb	wzr, [sp, #384]
  4046a4:	strb	wzr, [sp, #396]
  4046a8:	str	x24, [sp, #400]
  4046ac:	lsr	w0, w0, w6
  4046b0:	ldp	x4, x5, [sp, #288]
  4046b4:	str	xzr, [x25]
  4046b8:	ldp	x2, x3, [sp, #304]
  4046bc:	strb	wzr, [sp, #332]
  4046c0:	str	x1, [sp, #336]
  4046c4:	stp	x4, x5, [sp, #352]
  4046c8:	stp	x2, x3, [sp, #368]
  4046cc:	tbz	w0, #0, 404db4 <ferror@plt+0x3784>
  4046d0:	mov	x0, #0x1                   	// #1
  4046d4:	mov	w28, w6
  4046d8:	mov	x22, x0
  4046dc:	strb	w0, [sp, #396]
  4046e0:	str	x0, [sp, #408]
  4046e4:	strb	w0, [sp, #416]
  4046e8:	str	w6, [sp, #420]
  4046ec:	cbz	w28, 405070 <ferror@plt+0x3a40>
  4046f0:	ldr	x20, [sp, #400]
  4046f4:	add	x0, sp, #0x1a4
  4046f8:	str	x0, [sp, #104]
  4046fc:	add	x28, x20, x22
  404700:	ldrb	w0, [sp, #384]
  404704:	add	x19, x19, #0x1
  404708:	strb	wzr, [sp, #396]
  40470c:	mov	w22, #0x1                   	// #1
  404710:	str	x28, [sp, #400]
  404714:	mov	x20, #0x1                   	// #1
  404718:	cbnz	w0, 4047e0 <ferror@plt+0x31b0>
  40471c:	nop
  404720:	ldrb	w1, [x28]
  404724:	ubfx	x0, x1, #5, #3
  404728:	ldr	w0, [x23, x0, lsl #2]
  40472c:	lsr	w0, w0, w1
  404730:	tbz	w0, #0, 4049c4 <ferror@plt+0x3394>
  404734:	str	x20, [sp, #408]
  404738:	ldrb	w0, [x28]
  40473c:	strb	w20, [sp, #396]
  404740:	strb	w20, [sp, #416]
  404744:	mov	w28, w0
  404748:	str	w0, [sp, #420]
  40474c:	cbz	w28, 40483c <ferror@plt+0x320c>
  404750:	ldrb	w0, [sp, #332]
  404754:	cbnz	w0, 4049b4 <ferror@plt+0x3384>
  404758:	ldrb	w0, [sp, #320]
  40475c:	ldr	x28, [sp, #336]
  404760:	cbnz	w0, 404938 <ferror@plt+0x3308>
  404764:	ldrb	w1, [x28]
  404768:	ubfx	x0, x1, #5, #3
  40476c:	ldr	w0, [x23, x0, lsl #2]
  404770:	lsr	w0, w0, w1
  404774:	tbz	w0, #0, 404928 <ferror@plt+0x32f8>
  404778:	str	x20, [sp, #344]
  40477c:	ldrb	w0, [x28]
  404780:	strb	w20, [sp, #332]
  404784:	mov	w28, w0
  404788:	strb	w20, [sp, #352]
  40478c:	str	w0, [sp, #356]
  404790:	cbz	w28, 404994 <ferror@plt+0x3364>
  404794:	ldrb	w0, [sp, #416]
  404798:	cbz	w0, 404880 <ferror@plt+0x3250>
  40479c:	ldr	w0, [sp, #420]
  4047a0:	cmp	w0, w28
  4047a4:	cset	w0, ne  // ne = any
  4047a8:	add	x1, x19, #0x1
  4047ac:	cbnz	w0, 404890 <ferror@plt+0x3260>
  4047b0:	mov	x19, x1
  4047b4:	strb	wzr, [sp, #332]
  4047b8:	ldp	x0, x1, [sp, #336]
  4047bc:	strb	wzr, [sp, #396]
  4047c0:	ldr	x4, [sp, #400]
  4047c4:	add	x0, x0, x1
  4047c8:	str	x0, [sp, #336]
  4047cc:	ldr	x1, [sp, #408]
  4047d0:	ldrb	w0, [sp, #384]
  4047d4:	add	x28, x4, x1
  4047d8:	str	x28, [sp, #400]
  4047dc:	cbz	w0, 404720 <ferror@plt+0x30f0>
  4047e0:	bl	401540 <__ctype_get_mb_cur_max@plt>
  4047e4:	mov	x1, x0
  4047e8:	mov	x0, x28
  4047ec:	bl	402fd8 <ferror@plt+0x19a8>
  4047f0:	mov	x2, x0
  4047f4:	mov	x3, x25
  4047f8:	ldr	x0, [sp, #104]
  4047fc:	mov	x1, x28
  404800:	bl	4037e0 <ferror@plt+0x21b0>
  404804:	str	x0, [sp, #408]
  404808:	cmn	x0, #0x1
  40480c:	b.eq	404a28 <ferror@plt+0x33f8>  // b.none
  404810:	cmn	x0, #0x2
  404814:	b.eq	404a38 <ferror@plt+0x3408>  // b.none
  404818:	cbz	x0, 404a78 <ferror@plt+0x3448>
  40481c:	ldr	w28, [sp, #420]
  404820:	mov	x0, x25
  404824:	strb	w22, [sp, #416]
  404828:	bl	4014b0 <mbsinit@plt>
  40482c:	cbz	w0, 404834 <ferror@plt+0x3204>
  404830:	strb	wzr, [sp, #384]
  404834:	strb	w22, [sp, #396]
  404838:	cbnz	w28, 404750 <ferror@plt+0x3120>
  40483c:	ldp	x19, x20, [sp, #16]
  404840:	ldp	x21, x22, [sp, #32]
  404844:	ldp	x23, x24, [sp, #48]
  404848:	ldp	x25, x26, [sp, #64]
  40484c:	ldp	x27, x28, [sp, #80]
  404850:	ldr	x0, [sp, #272]
  404854:	ldp	x29, x30, [sp], #448
  404858:	ret
  40485c:	mov	w0, w21
  404860:	mov	x26, x19
  404864:	b	4044a8 <ferror@plt+0x2e78>
  404868:	mov	x0, x21
  40486c:	ldp	x19, x20, [sp, #16]
  404870:	b	404500 <ferror@plt+0x2ed0>
  404874:	strb	w20, [sp, #332]
  404878:	str	x20, [sp, #344]
  40487c:	strb	wzr, [sp, #352]
  404880:	ldr	x2, [sp, #344]
  404884:	ldr	x0, [sp, #408]
  404888:	cmp	x2, x0
  40488c:	b.eq	404910 <ferror@plt+0x32e0>  // b.none
  404890:	ldp	x22, x20, [sp, #272]
  404894:	add	x22, x22, x20
  404898:	ldrb	w0, [sp, #256]
  40489c:	add	x26, x26, #0x1
  4048a0:	strb	wzr, [sp, #268]
  4048a4:	add	x20, sp, #0x100
  4048a8:	str	x22, [sp, #272]
  4048ac:	cbz	w0, 404608 <ferror@plt+0x2fd8>
  4048b0:	bl	401540 <__ctype_get_mb_cur_max@plt>
  4048b4:	mov	x1, x0
  4048b8:	mov	x0, x22
  4048bc:	bl	402fd8 <ferror@plt+0x19a8>
  4048c0:	mov	x1, x22
  4048c4:	mov	x2, x0
  4048c8:	add	x3, x20, #0x4
  4048cc:	add	x0, x20, #0x24
  4048d0:	bl	4037e0 <ferror@plt+0x21b0>
  4048d4:	str	x0, [sp, #280]
  4048d8:	cmn	x0, #0x1
  4048dc:	b.eq	4049d8 <ferror@plt+0x33a8>  // b.none
  4048e0:	cmn	x0, #0x2
  4048e4:	b.eq	404d78 <ferror@plt+0x3748>  // b.none
  4048e8:	cbz	x0, 404d94 <ferror@plt+0x3764>
  4048ec:	ldr	w22, [sp, #292]
  4048f0:	add	x0, x20, #0x4
  4048f4:	mov	w20, #0x1                   	// #1
  4048f8:	strb	w20, [sp, #288]
  4048fc:	bl	4014b0 <mbsinit@plt>
  404900:	cbz	w0, 404908 <ferror@plt+0x32d8>
  404904:	strb	wzr, [sp, #256]
  404908:	strb	w20, [sp, #268]
  40490c:	b	404638 <ferror@plt+0x3008>
  404910:	ldr	x0, [sp, #336]
  404914:	ldr	x1, [sp, #400]
  404918:	bl	4014c0 <memcmp@plt>
  40491c:	cmp	w0, #0x0
  404920:	cset	w0, ne  // ne = any
  404924:	b	4047a8 <ferror@plt+0x3178>
  404928:	mov	x0, x27
  40492c:	bl	4014b0 <mbsinit@plt>
  404930:	cbz	w0, 405008 <ferror@plt+0x39d8>
  404934:	strb	w22, [sp, #320]
  404938:	bl	401540 <__ctype_get_mb_cur_max@plt>
  40493c:	mov	x1, x0
  404940:	mov	x0, x28
  404944:	bl	402fd8 <ferror@plt+0x19a8>
  404948:	mov	x3, x27
  40494c:	mov	x2, x0
  404950:	mov	x1, x28
  404954:	add	x0, sp, #0x164
  404958:	bl	4037e0 <ferror@plt+0x21b0>
  40495c:	str	x0, [sp, #344]
  404960:	cmn	x0, #0x1
  404964:	b.eq	404874 <ferror@plt+0x3244>  // b.none
  404968:	cmn	x0, #0x2
  40496c:	b.eq	404a50 <ferror@plt+0x3420>  // b.none
  404970:	cbz	x0, 404a94 <ferror@plt+0x3464>
  404974:	ldr	w28, [sp, #356]
  404978:	mov	x0, x27
  40497c:	strb	w22, [sp, #352]
  404980:	bl	4014b0 <mbsinit@plt>
  404984:	cbz	w0, 40498c <ferror@plt+0x335c>
  404988:	strb	wzr, [sp, #320]
  40498c:	strb	w22, [sp, #332]
  404990:	cbnz	w28, 404794 <ferror@plt+0x3164>
  404994:	mov	x0, #0x0                   	// #0
  404998:	ldp	x19, x20, [sp, #16]
  40499c:	ldp	x21, x22, [sp, #32]
  4049a0:	ldp	x23, x24, [sp, #48]
  4049a4:	ldp	x25, x26, [sp, #64]
  4049a8:	ldp	x27, x28, [sp, #80]
  4049ac:	ldp	x29, x30, [sp], #448
  4049b0:	ret
  4049b4:	ldrb	w0, [sp, #352]
  4049b8:	cbz	w0, 404880 <ferror@plt+0x3250>
  4049bc:	ldr	w28, [sp, #356]
  4049c0:	b	404790 <ferror@plt+0x3160>
  4049c4:	mov	x0, x25
  4049c8:	bl	4014b0 <mbsinit@plt>
  4049cc:	cbz	w0, 405008 <ferror@plt+0x39d8>
  4049d0:	strb	w22, [sp, #384]
  4049d4:	b	4047e0 <ferror@plt+0x31b0>
  4049d8:	mov	x0, #0x1                   	// #1
  4049dc:	strb	w0, [sp, #268]
  4049e0:	str	x0, [sp, #280]
  4049e4:	strb	wzr, [sp, #288]
  4049e8:	cmp	x26, #0x9
  4049ec:	ldr	w1, [sp, #116]
  4049f0:	cset	w0, hi  // hi = pmore
  4049f4:	ands	w0, w1, w0
  4049f8:	b.eq	404af0 <ferror@plt+0x34c0>  // b.none
  4049fc:	add	x1, x26, x26, lsl #2
  404a00:	cmp	x19, x1
  404a04:	b.cs	404af8 <ferror@plt+0x34c8>  // b.hs, b.nlast
  404a08:	add	x19, x19, #0x1
  404a0c:	str	w0, [sp, #116]
  404a10:	ldr	x0, [sp, #152]
  404a14:	ldr	x20, [sp, #280]
  404a18:	cmp	x20, x0
  404a1c:	b.eq	404ab0 <ferror@plt+0x3480>  // b.none
  404a20:	ldr	x22, [sp, #272]
  404a24:	b	404894 <ferror@plt+0x3264>
  404a28:	strb	w20, [sp, #396]
  404a2c:	str	x20, [sp, #408]
  404a30:	strb	wzr, [sp, #416]
  404a34:	b	404750 <ferror@plt+0x3120>
  404a38:	ldr	x0, [sp, #400]
  404a3c:	bl	401320 <strlen@plt>
  404a40:	strb	w22, [sp, #396]
  404a44:	str	x0, [sp, #408]
  404a48:	strb	wzr, [sp, #416]
  404a4c:	b	404750 <ferror@plt+0x3120>
  404a50:	ldr	x0, [sp, #336]
  404a54:	bl	401320 <strlen@plt>
  404a58:	str	x0, [sp, #344]
  404a5c:	ldr	x0, [sp, #408]
  404a60:	strb	w22, [sp, #332]
  404a64:	ldr	x2, [sp, #344]
  404a68:	strb	wzr, [sp, #352]
  404a6c:	cmp	x2, x0
  404a70:	b.ne	404890 <ferror@plt+0x3260>  // b.any
  404a74:	b	404910 <ferror@plt+0x32e0>
  404a78:	ldr	x0, [sp, #400]
  404a7c:	str	x20, [sp, #408]
  404a80:	ldrb	w0, [x0]
  404a84:	cbnz	w0, 40503c <ferror@plt+0x3a0c>
  404a88:	ldr	w28, [sp, #420]
  404a8c:	cbz	w28, 404820 <ferror@plt+0x31f0>
  404a90:	bl	403b90 <ferror@plt+0x2560>
  404a94:	ldr	x0, [sp, #336]
  404a98:	str	x20, [sp, #344]
  404a9c:	ldrb	w0, [x0]
  404aa0:	cbnz	w0, 40503c <ferror@plt+0x3a0c>
  404aa4:	ldr	w28, [sp, #356]
  404aa8:	cbz	w28, 404978 <ferror@plt+0x3348>
  404aac:	bl	403b90 <ferror@plt+0x2560>
  404ab0:	ldr	x1, [sp, #144]
  404ab4:	mov	x2, x20
  404ab8:	ldr	x22, [sp, #272]
  404abc:	mov	x0, x22
  404ac0:	bl	4014c0 <memcmp@plt>
  404ac4:	cbnz	w0, 404894 <ferror@plt+0x3264>
  404ac8:	b	40467c <ferror@plt+0x304c>
  404acc:	add	x19, x19, #0x1
  404ad0:	b	404664 <ferror@plt+0x3034>
  404ad4:	add	x20, sp, #0x100
  404ad8:	add	x0, x20, #0x4
  404adc:	bl	4014b0 <mbsinit@plt>
  404ae0:	cbz	w0, 405008 <ferror@plt+0x39d8>
  404ae4:	mov	w0, #0x1                   	// #1
  404ae8:	strb	w0, [sp, #256]
  404aec:	b	4048b0 <ferror@plt+0x3280>
  404af0:	add	x19, x19, #0x1
  404af4:	b	404a10 <ferror@plt+0x33e0>
  404af8:	ldr	x0, [sp, #120]
  404afc:	subs	x22, x19, x0
  404b00:	ldrb	w0, [sp, #204]
  404b04:	b.eq	404fdc <ferror@plt+0x39ac>  // b.none
  404b08:	cbz	w0, 404ebc <ferror@plt+0x388c>
  404b0c:	ldrb	w0, [sp, #224]
  404b10:	cbnz	w0, 404d6c <ferror@plt+0x373c>
  404b14:	ldrb	w1, [sp, #192]
  404b18:	ldr	x20, [sp, #208]
  404b1c:	strb	wzr, [sp, #204]
  404b20:	ldr	x0, [sp, #216]
  404b24:	subs	x22, x22, #0x1
  404b28:	add	x20, x20, x0
  404b2c:	str	x20, [sp, #208]
  404b30:	mov	x3, x20
  404b34:	b.eq	404c48 <ferror@plt+0x3618>  // b.none
  404b38:	add	x28, sp, #0xc0
  404b3c:	cbnz	w1, 404bac <ferror@plt+0x357c>
  404b40:	ldrb	w2, [x20]
  404b44:	ubfx	x0, x2, #5, #3
  404b48:	ldr	w0, [x23, x0, lsl #2]
  404b4c:	lsr	w0, w0, w2
  404b50:	tbz	w0, #0, 404b94 <ferror@plt+0x3564>
  404b54:	mov	x0, #0x1                   	// #1
  404b58:	str	x0, [sp, #216]
  404b5c:	ldrb	w2, [x20]
  404b60:	strb	w0, [sp, #204]
  404b64:	strb	w0, [sp, #224]
  404b68:	str	w2, [sp, #228]
  404b6c:	cbnz	w2, 404b1c <ferror@plt+0x34ec>
  404b70:	add	x2, sp, #0x180
  404b74:	mov	x1, x24
  404b78:	mov	x0, x21
  404b7c:	bl	403bb8 <ferror@plt+0x2588>
  404b80:	ands	w0, w0, #0xff
  404b84:	str	w0, [sp, #116]
  404b88:	b.ne	40505c <ferror@plt+0x3a2c>  // b.any
  404b8c:	ldrb	w1, [sp, #288]
  404b90:	b	404d04 <ferror@plt+0x36d4>
  404b94:	add	x28, sp, #0xc0
  404b98:	add	x0, x28, #0x4
  404b9c:	bl	4014b0 <mbsinit@plt>
  404ba0:	cbz	w0, 405008 <ferror@plt+0x39d8>
  404ba4:	mov	w0, #0x1                   	// #1
  404ba8:	strb	w0, [sp, #192]
  404bac:	bl	401540 <__ctype_get_mb_cur_max@plt>
  404bb0:	mov	x1, x0
  404bb4:	mov	x0, x20
  404bb8:	bl	402fd8 <ferror@plt+0x19a8>
  404bbc:	mov	x1, x20
  404bc0:	mov	x2, x0
  404bc4:	add	x3, x28, #0x4
  404bc8:	add	x0, x28, #0x24
  404bcc:	bl	4037e0 <ferror@plt+0x21b0>
  404bd0:	str	x0, [sp, #216]
  404bd4:	cmn	x0, #0x1
  404bd8:	b.eq	404c14 <ferror@plt+0x35e4>  // b.none
  404bdc:	cmn	x0, #0x2
  404be0:	b.eq	404d18 <ferror@plt+0x36e8>  // b.none
  404be4:	cbz	x0, 404d4c <ferror@plt+0x371c>
  404be8:	ldr	w1, [sp, #228]
  404bec:	add	x0, x28, #0x4
  404bf0:	mov	w20, #0x1                   	// #1
  404bf4:	str	w1, [sp, #104]
  404bf8:	strb	w20, [sp, #224]
  404bfc:	bl	4014b0 <mbsinit@plt>
  404c00:	ldr	w1, [sp, #104]
  404c04:	cbnz	w0, 404d34 <ferror@plt+0x3704>
  404c08:	strb	w20, [sp, #204]
  404c0c:	cbnz	w1, 404b14 <ferror@plt+0x34e4>
  404c10:	b	404b70 <ferror@plt+0x3540>
  404c14:	mov	x0, #0x1                   	// #1
  404c18:	str	x0, [sp, #216]
  404c1c:	ldr	x20, [sp, #208]
  404c20:	strb	wzr, [sp, #204]
  404c24:	ldr	x0, [sp, #216]
  404c28:	strb	wzr, [sp, #224]
  404c2c:	ldrb	w1, [sp, #192]
  404c30:	subs	x22, x22, #0x1
  404c34:	add	x20, x20, x0
  404c38:	str	x20, [sp, #208]
  404c3c:	mov	x3, x20
  404c40:	b.ne	404b38 <ferror@plt+0x3508>  // b.any
  404c44:	nop
  404c48:	add	x28, sp, #0xc0
  404c4c:	cbnz	w1, 404c84 <ferror@plt+0x3654>
  404c50:	ldrb	w1, [x3]
  404c54:	ubfx	x0, x1, #5, #3
  404c58:	ldr	w0, [x23, x0, lsl #2]
  404c5c:	lsr	w0, w0, w1
  404c60:	tbnz	w0, #0, 404f24 <ferror@plt+0x38f4>
  404c64:	add	x28, sp, #0xc0
  404c68:	str	x3, [sp, #104]
  404c6c:	add	x0, x28, #0x4
  404c70:	bl	4014b0 <mbsinit@plt>
  404c74:	cbz	w0, 405008 <ferror@plt+0x39d8>
  404c78:	ldr	x3, [sp, #104]
  404c7c:	mov	w0, #0x1                   	// #1
  404c80:	strb	w0, [sp, #192]
  404c84:	str	x3, [sp, #104]
  404c88:	bl	401540 <__ctype_get_mb_cur_max@plt>
  404c8c:	ldr	x3, [sp, #104]
  404c90:	mov	x1, x0
  404c94:	mov	x0, x3
  404c98:	bl	402fd8 <ferror@plt+0x19a8>
  404c9c:	mov	x2, x0
  404ca0:	ldr	x3, [sp, #104]
  404ca4:	add	x0, x28, #0x24
  404ca8:	mov	x1, x3
  404cac:	add	x3, x28, #0x4
  404cb0:	bl	4037e0 <ferror@plt+0x21b0>
  404cb4:	str	x0, [sp, #216]
  404cb8:	cmn	x0, #0x1
  404cbc:	b.eq	404fa8 <ferror@plt+0x3978>  // b.none
  404cc0:	cmn	x0, #0x2
  404cc4:	b.eq	404f6c <ferror@plt+0x393c>  // b.none
  404cc8:	cbz	x0, 404fbc <ferror@plt+0x398c>
  404ccc:	ldr	w1, [sp, #228]
  404cd0:	add	x0, x28, #0x4
  404cd4:	mov	w20, #0x1                   	// #1
  404cd8:	str	w1, [sp, #104]
  404cdc:	strb	w20, [sp, #224]
  404ce0:	bl	4014b0 <mbsinit@plt>
  404ce4:	ldr	w1, [sp, #104]
  404ce8:	cbz	w0, 404cf0 <ferror@plt+0x36c0>
  404cec:	strb	wzr, [sp, #192]
  404cf0:	strb	w20, [sp, #204]
  404cf4:	cbz	w1, 404b70 <ferror@plt+0x3540>
  404cf8:	ldrb	w1, [sp, #288]
  404cfc:	mov	w0, #0x1                   	// #1
  404d00:	str	w0, [sp, #116]
  404d04:	str	x19, [sp, #120]
  404d08:	add	x0, x19, #0x1
  404d0c:	mov	x19, x0
  404d10:	cbnz	w1, 404664 <ferror@plt+0x3034>
  404d14:	b	404a10 <ferror@plt+0x33e0>
  404d18:	ldr	x20, [sp, #208]
  404d1c:	mov	x0, x20
  404d20:	bl	401320 <strlen@plt>
  404d24:	ldrb	w1, [sp, #192]
  404d28:	str	x0, [sp, #216]
  404d2c:	strb	wzr, [sp, #224]
  404d30:	b	404b1c <ferror@plt+0x34ec>
  404d34:	strb	wzr, [sp, #192]
  404d38:	strb	w20, [sp, #204]
  404d3c:	cbz	w1, 404b70 <ferror@plt+0x3540>
  404d40:	mov	w1, #0x0                   	// #0
  404d44:	ldr	x20, [sp, #208]
  404d48:	b	404b1c <ferror@plt+0x34ec>
  404d4c:	ldr	x20, [sp, #208]
  404d50:	mov	x0, #0x1                   	// #1
  404d54:	str	x0, [sp, #216]
  404d58:	ldrb	w0, [x20]
  404d5c:	cbnz	w0, 40503c <ferror@plt+0x3a0c>
  404d60:	ldr	w1, [sp, #228]
  404d64:	cbz	w1, 404bec <ferror@plt+0x35bc>
  404d68:	bl	403b90 <ferror@plt+0x2560>
  404d6c:	ldr	w0, [sp, #228]
  404d70:	cbnz	w0, 404b14 <ferror@plt+0x34e4>
  404d74:	b	404b70 <ferror@plt+0x3540>
  404d78:	ldr	x0, [sp, #272]
  404d7c:	bl	401320 <strlen@plt>
  404d80:	str	x0, [sp, #280]
  404d84:	mov	w1, #0x1                   	// #1
  404d88:	strb	w1, [sp, #268]
  404d8c:	strb	wzr, [sp, #288]
  404d90:	b	4049e8 <ferror@plt+0x33b8>
  404d94:	ldr	x22, [sp, #272]
  404d98:	mov	x0, #0x1                   	// #1
  404d9c:	str	x0, [sp, #280]
  404da0:	ldrb	w0, [x22]
  404da4:	cbnz	w0, 40503c <ferror@plt+0x3a0c>
  404da8:	ldr	w22, [sp, #292]
  404dac:	cbz	w22, 4048f0 <ferror@plt+0x32c0>
  404db0:	bl	403b90 <ferror@plt+0x2560>
  404db4:	mov	x0, x25
  404db8:	bl	4014b0 <mbsinit@plt>
  404dbc:	cbz	w0, 405008 <ferror@plt+0x39d8>
  404dc0:	mov	w0, #0x1                   	// #1
  404dc4:	strb	w0, [sp, #384]
  404dc8:	bl	401540 <__ctype_get_mb_cur_max@plt>
  404dcc:	mov	x1, x0
  404dd0:	mov	x0, x24
  404dd4:	bl	402fd8 <ferror@plt+0x19a8>
  404dd8:	mov	x3, x25
  404ddc:	mov	x2, x0
  404de0:	mov	x1, x24
  404de4:	add	x0, sp, #0x1a4
  404de8:	bl	4037e0 <ferror@plt+0x21b0>
  404dec:	str	x0, [sp, #408]
  404df0:	mov	x22, x0
  404df4:	cmn	x0, #0x1
  404df8:	b.eq	404ea4 <ferror@plt+0x3874>  // b.none
  404dfc:	cmn	x0, #0x2
  404e00:	b.eq	404ee4 <ferror@plt+0x38b4>  // b.none
  404e04:	cbz	x0, 404f00 <ferror@plt+0x38d0>
  404e08:	ldr	w28, [sp, #420]
  404e0c:	mov	w20, #0x1                   	// #1
  404e10:	mov	x0, x25
  404e14:	strb	w20, [sp, #416]
  404e18:	bl	4014b0 <mbsinit@plt>
  404e1c:	cbz	w0, 404e24 <ferror@plt+0x37f4>
  404e20:	strb	wzr, [sp, #384]
  404e24:	strb	w20, [sp, #396]
  404e28:	b	4046ec <ferror@plt+0x30bc>
  404e2c:	mov	x0, x19
  404e30:	bl	4014b0 <mbsinit@plt>
  404e34:	cbz	w0, 405000 <ferror@plt+0x39d0>
  404e38:	mov	w20, #0x1                   	// #1
  404e3c:	strb	w20, [sp, #128]
  404e40:	bl	401540 <__ctype_get_mb_cur_max@plt>
  404e44:	mov	x1, x0
  404e48:	mov	x0, x24
  404e4c:	bl	402fd8 <ferror@plt+0x19a8>
  404e50:	mov	x3, x19
  404e54:	mov	x2, x0
  404e58:	mov	x1, x24
  404e5c:	add	x0, sp, #0xa4
  404e60:	bl	4037e0 <ferror@plt+0x21b0>
  404e64:	str	x0, [sp, #152]
  404e68:	cmn	x0, #0x1
  404e6c:	b.eq	404ec8 <ferror@plt+0x3898>  // b.none
  404e70:	cmn	x0, #0x2
  404e74:	b.eq	404f88 <ferror@plt+0x3958>  // b.none
  404e78:	cbnz	x0, 404f44 <ferror@plt+0x3914>
  404e7c:	ldr	x0, [sp, #144]
  404e80:	mov	x1, #0x1                   	// #1
  404e84:	str	x1, [sp, #152]
  404e88:	ldrb	w0, [x0]
  404e8c:	cbnz	w0, 405034 <ferror@plt+0x3a04>
  404e90:	ldr	w19, [sp, #164]
  404e94:	cbz	w19, 404f48 <ferror@plt+0x3918>
  404e98:	stp	x25, x26, [sp, #64]
  404e9c:	stp	x27, x28, [sp, #80]
  404ea0:	bl	403b90 <ferror@plt+0x2560>
  404ea4:	mov	x0, #0x1                   	// #1
  404ea8:	mov	x22, x0
  404eac:	str	x0, [sp, #408]
  404eb0:	strb	wzr, [sp, #416]
  404eb4:	ldr	x20, [sp, #400]
  404eb8:	b	4046f4 <ferror@plt+0x30c4>
  404ebc:	ldrb	w1, [sp, #192]
  404ec0:	ldr	x20, [sp, #208]
  404ec4:	b	404b38 <ferror@plt+0x3508>
  404ec8:	mov	x0, #0x1                   	// #1
  404ecc:	stp	x25, x26, [sp, #64]
  404ed0:	stp	x27, x28, [sp, #80]
  404ed4:	strb	w0, [sp, #140]
  404ed8:	str	x0, [sp, #152]
  404edc:	strb	wzr, [sp, #160]
  404ee0:	b	4045b4 <ferror@plt+0x2f84>
  404ee4:	ldr	x20, [sp, #400]
  404ee8:	mov	x0, x20
  404eec:	bl	401320 <strlen@plt>
  404ef0:	mov	x22, x0
  404ef4:	str	x0, [sp, #408]
  404ef8:	strb	wzr, [sp, #416]
  404efc:	b	4046f4 <ferror@plt+0x30c4>
  404f00:	ldr	x20, [sp, #400]
  404f04:	mov	x4, #0x1                   	// #1
  404f08:	str	x4, [sp, #408]
  404f0c:	ldrb	w0, [x20]
  404f10:	cbnz	w0, 40503c <ferror@plt+0x3a0c>
  404f14:	ldr	w28, [sp, #420]
  404f18:	cbnz	w28, 404a90 <ferror@plt+0x3460>
  404f1c:	mov	x22, x4
  404f20:	b	404e0c <ferror@plt+0x37dc>
  404f24:	mov	x0, #0x1                   	// #1
  404f28:	str	x0, [sp, #216]
  404f2c:	ldrb	w2, [x3]
  404f30:	strb	w0, [sp, #204]
  404f34:	mov	w1, w2
  404f38:	strb	w0, [sp, #224]
  404f3c:	str	w2, [sp, #228]
  404f40:	b	404cf4 <ferror@plt+0x36c4>
  404f44:	ldr	w19, [sp, #164]
  404f48:	mov	w20, #0x1                   	// #1
  404f4c:	add	x0, sp, #0x84
  404f50:	strb	w20, [sp, #160]
  404f54:	bl	4014b0 <mbsinit@plt>
  404f58:	cbz	w0, 404f60 <ferror@plt+0x3930>
  404f5c:	strb	wzr, [sp, #128]
  404f60:	strb	w20, [sp, #140]
  404f64:	cbnz	w19, 4045ac <ferror@plt+0x2f7c>
  404f68:	b	404868 <ferror@plt+0x3238>
  404f6c:	ldr	x0, [sp, #208]
  404f70:	bl	401320 <strlen@plt>
  404f74:	str	x0, [sp, #216]
  404f78:	mov	w1, #0x1                   	// #1
  404f7c:	strb	w1, [sp, #204]
  404f80:	strb	wzr, [sp, #224]
  404f84:	b	404cf8 <ferror@plt+0x36c8>
  404f88:	ldr	x0, [sp, #144]
  404f8c:	stp	x25, x26, [sp, #64]
  404f90:	stp	x27, x28, [sp, #80]
  404f94:	bl	401320 <strlen@plt>
  404f98:	strb	w20, [sp, #140]
  404f9c:	str	x0, [sp, #152]
  404fa0:	strb	wzr, [sp, #160]
  404fa4:	b	4045b4 <ferror@plt+0x2f84>
  404fa8:	mov	x0, #0x1                   	// #1
  404fac:	strb	w0, [sp, #204]
  404fb0:	str	x0, [sp, #216]
  404fb4:	strb	wzr, [sp, #224]
  404fb8:	b	404cf8 <ferror@plt+0x36c8>
  404fbc:	ldr	x20, [sp, #208]
  404fc0:	mov	x0, #0x1                   	// #1
  404fc4:	str	x0, [sp, #216]
  404fc8:	ldrb	w0, [x20]
  404fcc:	cbnz	w0, 40503c <ferror@plt+0x3a0c>
  404fd0:	ldr	w1, [sp, #228]
  404fd4:	cbz	w1, 404cd0 <ferror@plt+0x36a0>
  404fd8:	bl	403b90 <ferror@plt+0x2560>
  404fdc:	cbz	w0, 405028 <ferror@plt+0x39f8>
  404fe0:	ldrb	w0, [sp, #224]
  404fe4:	ldr	w1, [sp, #228]
  404fe8:	cbz	w0, 404cf8 <ferror@plt+0x36c8>
  404fec:	b	404cf4 <ferror@plt+0x36c4>
  404ff0:	ldp	x19, x20, [sp, #16]
  404ff4:	ldp	x25, x26, [sp, #64]
  404ff8:	ldr	x0, [sp, #384]
  404ffc:	b	404500 <ferror@plt+0x2ed0>
  405000:	stp	x25, x26, [sp, #64]
  405004:	stp	x27, x28, [sp, #80]
  405008:	adrp	x3, 406000 <ferror@plt+0x49d0>
  40500c:	adrp	x1, 406000 <ferror@plt+0x49d0>
  405010:	adrp	x0, 406000 <ferror@plt+0x49d0>
  405014:	add	x3, x3, #0x270
  405018:	add	x1, x1, #0x170
  40501c:	add	x0, x0, #0x198
  405020:	mov	w2, #0x96                  	// #150
  405024:	bl	4015d0 <__assert_fail@plt>
  405028:	ldrb	w1, [sp, #192]
  40502c:	ldr	x3, [sp, #208]
  405030:	b	404c48 <ferror@plt+0x3618>
  405034:	stp	x25, x26, [sp, #64]
  405038:	stp	x27, x28, [sp, #80]
  40503c:	adrp	x3, 406000 <ferror@plt+0x49d0>
  405040:	adrp	x1, 406000 <ferror@plt+0x49d0>
  405044:	adrp	x0, 406000 <ferror@plt+0x49d0>
  405048:	add	x3, x3, #0x270
  40504c:	add	x1, x1, #0x170
  405050:	add	x0, x0, #0x1b0
  405054:	mov	w2, #0xb2                  	// #178
  405058:	bl	4015d0 <__assert_fail@plt>
  40505c:	ldp	x19, x20, [sp, #16]
  405060:	ldp	x25, x26, [sp, #64]
  405064:	ldp	x27, x28, [sp, #80]
  405068:	ldr	x0, [sp, #384]
  40506c:	b	404500 <ferror@plt+0x2ed0>
  405070:	bl	4014a0 <abort@plt>
  405074:	nop
  405078:	mov	x12, #0x1080                	// #4224
  40507c:	sub	sp, sp, x12
  405080:	stp	x29, x30, [sp]
  405084:	mov	x29, sp
  405088:	stp	x19, x20, [sp, #16]
  40508c:	add	x19, sp, #0x80
  405090:	mov	x20, #0x0                   	// #0
  405094:	stp	x21, x22, [sp, #32]
  405098:	mov	x21, x2
  40509c:	add	x22, sp, #0x78
  4050a0:	stp	x23, x24, [sp, #48]
  4050a4:	mov	x24, x1
  4050a8:	mov	x1, #0x0                   	// #0
  4050ac:	stp	x25, x26, [sp, #64]
  4050b0:	mov	x26, x0
  4050b4:	mov	x0, x2
  4050b8:	mov	x2, #0x0                   	// #0
  4050bc:	stp	x27, x28, [sp, #80]
  4050c0:	mov	x27, x3
  4050c4:	mov	x28, x4
  4050c8:	mov	x3, #0x0                   	// #0
  4050cc:	mov	x4, #0x0                   	// #0
  4050d0:	bl	401510 <iconv@plt>
  4050d4:	stp	x26, x24, [sp, #96]
  4050d8:	add	x23, sp, #0x70
  4050dc:	cbz	x24, 405134 <ferror@plt+0x3b04>
  4050e0:	mov	x25, #0x1000                	// #4096
  4050e4:	b	4050f8 <ferror@plt+0x3ac8>
  4050e8:	ldp	x1, x0, [sp, #104]
  4050ec:	sub	x0, x0, x19
  4050f0:	add	x20, x20, x0
  4050f4:	cbz	x1, 405134 <ferror@plt+0x3b04>
  4050f8:	mov	x4, x22
  4050fc:	mov	x3, x23
  405100:	add	x2, sp, #0x68
  405104:	add	x1, sp, #0x60
  405108:	mov	x0, x21
  40510c:	stp	x19, x25, [sp, #112]
  405110:	bl	401510 <iconv@plt>
  405114:	cmn	x0, #0x1
  405118:	b.ne	4050e8 <ferror@plt+0x3ab8>  // b.any
  40511c:	bl	4015e0 <__errno_location@plt>
  405120:	ldr	w0, [x0]
  405124:	cmp	w0, #0x7
  405128:	b.eq	4050e8 <ferror@plt+0x3ab8>  // b.none
  40512c:	cmp	w0, #0x16
  405130:	b.ne	405298 <ferror@plt+0x3c68>  // b.any
  405134:	mov	x5, #0x1000                	// #4096
  405138:	mov	x4, x22
  40513c:	mov	x3, x23
  405140:	mov	x0, x21
  405144:	mov	x2, #0x0                   	// #0
  405148:	mov	x1, #0x0                   	// #0
  40514c:	stp	x19, x5, [sp, #112]
  405150:	bl	401510 <iconv@plt>
  405154:	cmn	x0, #0x1
  405158:	b.eq	405298 <ferror@plt+0x3c68>  // b.none
  40515c:	ldr	x0, [sp, #112]
  405160:	sub	x0, x0, x19
  405164:	adds	x20, x0, x20
  405168:	b.eq	405250 <ferror@plt+0x3c20>  // b.none
  40516c:	ldr	x25, [x27]
  405170:	cbz	x25, 40522c <ferror@plt+0x3bfc>
  405174:	ldr	x0, [x28]
  405178:	cmp	x0, x20
  40517c:	b.cc	40522c <ferror@plt+0x3bfc>  // b.lo, b.ul, b.last
  405180:	mov	x0, x21
  405184:	mov	x4, #0x0                   	// #0
  405188:	mov	x3, #0x0                   	// #0
  40518c:	mov	x2, #0x0                   	// #0
  405190:	mov	x1, #0x0                   	// #0
  405194:	bl	401510 <iconv@plt>
  405198:	stp	x26, x24, [sp, #104]
  40519c:	stp	x25, x20, [sp, #120]
  4051a0:	cbz	x24, 4051d0 <ferror@plt+0x3ba0>
  4051a4:	nop
  4051a8:	mov	x4, x19
  4051ac:	mov	x3, x22
  4051b0:	mov	x2, x23
  4051b4:	add	x1, sp, #0x68
  4051b8:	mov	x0, x21
  4051bc:	bl	401510 <iconv@plt>
  4051c0:	cmn	x0, #0x1
  4051c4:	b.eq	40525c <ferror@plt+0x3c2c>  // b.none
  4051c8:	ldr	x24, [sp, #112]
  4051cc:	cbnz	x24, 4051a8 <ferror@plt+0x3b78>
  4051d0:	mov	x4, x19
  4051d4:	mov	x3, x22
  4051d8:	mov	x0, x21
  4051dc:	mov	x2, #0x0                   	// #0
  4051e0:	mov	x1, #0x0                   	// #0
  4051e4:	bl	401510 <iconv@plt>
  4051e8:	cmn	x0, #0x1
  4051ec:	b.eq	40526c <ferror@plt+0x3c3c>  // b.none
  4051f0:	ldr	x0, [sp, #128]
  4051f4:	cbnz	x0, 4052a0 <ferror@plt+0x3c70>
  4051f8:	str	x25, [x27]
  4051fc:	mov	w19, #0x0                   	// #0
  405200:	str	x20, [x28]
  405204:	mov	w0, w19
  405208:	mov	x12, #0x1080                	// #4224
  40520c:	ldp	x29, x30, [sp]
  405210:	ldp	x19, x20, [sp, #16]
  405214:	ldp	x21, x22, [sp, #32]
  405218:	ldp	x23, x24, [sp, #48]
  40521c:	ldp	x25, x26, [sp, #64]
  405220:	ldp	x27, x28, [sp, #80]
  405224:	add	sp, sp, x12
  405228:	ret
  40522c:	mov	x0, x20
  405230:	bl	4013f0 <malloc@plt>
  405234:	mov	x25, x0
  405238:	cbnz	x0, 405180 <ferror@plt+0x3b50>
  40523c:	bl	4015e0 <__errno_location@plt>
  405240:	mov	w19, #0xffffffff            	// #-1
  405244:	mov	w1, #0xc                   	// #12
  405248:	str	w1, [x0]
  40524c:	b	405204 <ferror@plt+0x3bd4>
  405250:	mov	w19, #0x0                   	// #0
  405254:	str	xzr, [x28]
  405258:	b	405204 <ferror@plt+0x3bd4>
  40525c:	bl	4015e0 <__errno_location@plt>
  405260:	ldr	w0, [x0]
  405264:	cmp	w0, #0x16
  405268:	b.eq	4051d0 <ferror@plt+0x3ba0>  // b.none
  40526c:	ldr	x0, [x27]
  405270:	mov	w19, #0xffffffff            	// #-1
  405274:	cmp	x0, x25
  405278:	b.eq	405204 <ferror@plt+0x3bd4>  // b.none
  40527c:	bl	4015e0 <__errno_location@plt>
  405280:	mov	x20, x0
  405284:	mov	x0, x25
  405288:	ldr	w21, [x20]
  40528c:	bl	401530 <free@plt>
  405290:	str	w21, [x20]
  405294:	b	405204 <ferror@plt+0x3bd4>
  405298:	mov	w19, #0xffffffff            	// #-1
  40529c:	b	405204 <ferror@plt+0x3bd4>
  4052a0:	bl	4014a0 <abort@plt>
  4052a4:	nop
  4052a8:	stp	x29, x30, [sp, #-96]!
  4052ac:	mov	x29, sp
  4052b0:	stp	x19, x20, [sp, #16]
  4052b4:	stp	x21, x22, [sp, #32]
  4052b8:	stp	x23, x24, [sp, #48]
  4052bc:	mov	x23, x1
  4052c0:	str	x0, [sp, #64]
  4052c4:	bl	401320 <strlen@plt>
  4052c8:	mov	x19, x0
  4052cc:	mov	x0, #0xfffffff             	// #268435455
  4052d0:	cmp	x19, x0
  4052d4:	str	x19, [sp, #72]
  4052d8:	lsl	x0, x19, #4
  4052dc:	csel	x19, x0, x19, ls  // ls = plast
  4052e0:	add	x21, x19, #0x1
  4052e4:	mov	x0, x21
  4052e8:	bl	4013f0 <malloc@plt>
  4052ec:	mov	x22, x0
  4052f0:	cbz	x0, 405460 <ferror@plt+0x3e30>
  4052f4:	mov	x0, x23
  4052f8:	mov	x4, #0x0                   	// #0
  4052fc:	mov	x3, #0x0                   	// #0
  405300:	mov	x2, #0x0                   	// #0
  405304:	mov	x1, #0x0                   	// #0
  405308:	bl	401510 <iconv@plt>
  40530c:	stp	x22, x19, [sp, #80]
  405310:	b	405368 <ferror@plt+0x3d38>
  405314:	bl	4015e0 <__errno_location@plt>
  405318:	mov	x24, x0
  40531c:	mov	x1, x19
  405320:	mov	x0, x22
  405324:	ldr	w2, [x24]
  405328:	cmp	w2, #0x16
  40532c:	b.eq	4053dc <ferror@plt+0x3dac>  // b.none
  405330:	cmp	w2, #0x7
  405334:	b.ne	40543c <ferror@plt+0x3e0c>  // b.any
  405338:	ldr	x20, [sp, #80]
  40533c:	cmp	x21, x21, lsl #1
  405340:	mov	x21, x19
  405344:	sub	x20, x20, x22
  405348:	b.cs	405434 <ferror@plt+0x3e04>  // b.hs, b.nlast
  40534c:	sub	x19, x19, #0x1
  405350:	bl	401460 <realloc@plt>
  405354:	cbz	x0, 405434 <ferror@plt+0x3e04>
  405358:	mov	x22, x0
  40535c:	sub	x19, x19, x20
  405360:	add	x20, x0, x20
  405364:	stp	x20, x19, [sp, #80]
  405368:	add	x4, sp, #0x58
  40536c:	add	x3, sp, #0x50
  405370:	add	x2, sp, #0x48
  405374:	add	x1, sp, #0x40
  405378:	mov	x0, x23
  40537c:	lsl	x19, x21, #1
  405380:	bl	401510 <iconv@plt>
  405384:	cmn	x0, #0x1
  405388:	b.eq	405314 <ferror@plt+0x3ce4>  // b.none
  40538c:	b	4053dc <ferror@plt+0x3dac>
  405390:	bl	4015e0 <__errno_location@plt>
  405394:	mov	x24, x0
  405398:	mov	x1, x19
  40539c:	mov	x0, x22
  4053a0:	ldr	w2, [x24]
  4053a4:	cmp	w2, #0x7
  4053a8:	b.ne	40543c <ferror@plt+0x3e0c>  // b.any
  4053ac:	ldr	x20, [sp, #80]
  4053b0:	cmp	x21, x21, lsl #1
  4053b4:	mov	x21, x19
  4053b8:	sub	x20, x20, x22
  4053bc:	b.cs	405434 <ferror@plt+0x3e04>  // b.hs, b.nlast
  4053c0:	sub	x19, x19, #0x1
  4053c4:	bl	401460 <realloc@plt>
  4053c8:	cbz	x0, 405434 <ferror@plt+0x3e04>
  4053cc:	mov	x22, x0
  4053d0:	sub	x19, x19, x20
  4053d4:	add	x20, x0, x20
  4053d8:	stp	x20, x19, [sp, #80]
  4053dc:	add	x4, sp, #0x58
  4053e0:	add	x3, sp, #0x50
  4053e4:	mov	x0, x23
  4053e8:	mov	x2, #0x0                   	// #0
  4053ec:	mov	x1, #0x0                   	// #0
  4053f0:	lsl	x19, x21, #1
  4053f4:	bl	401510 <iconv@plt>
  4053f8:	cmn	x0, #0x1
  4053fc:	b.eq	405390 <ferror@plt+0x3d60>  // b.none
  405400:	ldr	x0, [sp, #80]
  405404:	add	x1, x0, #0x1
  405408:	str	x1, [sp, #80]
  40540c:	strb	wzr, [x0]
  405410:	ldr	x1, [sp, #80]
  405414:	sub	x1, x1, x22
  405418:	cmp	x21, x1
  40541c:	b.ls	405448 <ferror@plt+0x3e18>  // b.plast
  405420:	mov	x0, x22
  405424:	bl	401460 <realloc@plt>
  405428:	cmp	x0, #0x0
  40542c:	csel	x22, x22, x0, eq  // eq = none
  405430:	b	405448 <ferror@plt+0x3e18>
  405434:	mov	w0, #0xc                   	// #12
  405438:	str	w0, [x24]
  40543c:	mov	x0, x22
  405440:	mov	x22, #0x0                   	// #0
  405444:	bl	401530 <free@plt>
  405448:	mov	x0, x22
  40544c:	ldp	x19, x20, [sp, #16]
  405450:	ldp	x21, x22, [sp, #32]
  405454:	ldp	x23, x24, [sp, #48]
  405458:	ldp	x29, x30, [sp], #96
  40545c:	ret
  405460:	bl	4015e0 <__errno_location@plt>
  405464:	mov	w1, #0xc                   	// #12
  405468:	str	w1, [x0]
  40546c:	b	405448 <ferror@plt+0x3e18>
  405470:	stp	x29, x30, [sp, #-48]!
  405474:	mov	x29, sp
  405478:	stp	x19, x20, [sp, #16]
  40547c:	mov	x19, x0
  405480:	ldrb	w0, [x0]
  405484:	cbz	w0, 4054a8 <ferror@plt+0x3e78>
  405488:	str	x21, [sp, #32]
  40548c:	mov	x21, x1
  405490:	mov	x20, x2
  405494:	mov	x1, x2
  405498:	mov	x0, x21
  40549c:	bl	403860 <ferror@plt+0x2230>
  4054a0:	cbnz	w0, 4054c8 <ferror@plt+0x3e98>
  4054a4:	ldr	x21, [sp, #32]
  4054a8:	mov	x0, x19
  4054ac:	bl	401470 <strdup@plt>
  4054b0:	mov	x19, x0
  4054b4:	cbz	x0, 405564 <ferror@plt+0x3f34>
  4054b8:	mov	x0, x19
  4054bc:	ldp	x19, x20, [sp, #16]
  4054c0:	ldp	x29, x30, [sp], #48
  4054c4:	ret
  4054c8:	mov	x0, x20
  4054cc:	mov	x1, x21
  4054d0:	bl	401580 <iconv_open@plt>
  4054d4:	mov	x20, x0
  4054d8:	cmn	x0, #0x1
  4054dc:	b.eq	405514 <ferror@plt+0x3ee4>  // b.none
  4054e0:	mov	x0, x19
  4054e4:	mov	x1, x20
  4054e8:	bl	4052a8 <ferror@plt+0x3c78>
  4054ec:	mov	x19, x0
  4054f0:	cbz	x0, 405520 <ferror@plt+0x3ef0>
  4054f4:	mov	x0, x20
  4054f8:	bl	401370 <iconv_close@plt>
  4054fc:	tbnz	w0, #31, 405540 <ferror@plt+0x3f10>
  405500:	mov	x0, x19
  405504:	ldp	x19, x20, [sp, #16]
  405508:	ldr	x21, [sp, #32]
  40550c:	ldp	x29, x30, [sp], #48
  405510:	ret
  405514:	mov	x19, #0x0                   	// #0
  405518:	ldr	x21, [sp, #32]
  40551c:	b	4054b8 <ferror@plt+0x3e88>
  405520:	bl	4015e0 <__errno_location@plt>
  405524:	mov	x21, x0
  405528:	mov	x0, x20
  40552c:	ldr	w20, [x21]
  405530:	bl	401370 <iconv_close@plt>
  405534:	str	w20, [x21]
  405538:	ldr	x21, [sp, #32]
  40553c:	b	4054b8 <ferror@plt+0x3e88>
  405540:	bl	4015e0 <__errno_location@plt>
  405544:	mov	x20, x0
  405548:	mov	x0, x19
  40554c:	mov	x19, #0x0                   	// #0
  405550:	ldr	w21, [x20]
  405554:	bl	401530 <free@plt>
  405558:	str	w21, [x20]
  40555c:	ldr	x21, [sp, #32]
  405560:	b	4054b8 <ferror@plt+0x3e88>
  405564:	bl	4015e0 <__errno_location@plt>
  405568:	mov	w1, #0xc                   	// #12
  40556c:	str	w1, [x0]
  405570:	b	4054b8 <ferror@plt+0x3e88>
  405574:	nop
  405578:	adds	x0, x0, #0x20
  40557c:	b.cs	4055b4 <ferror@plt+0x3f84>  // b.hs, b.nlast
  405580:	stp	x29, x30, [sp, #-16]!
  405584:	mov	x29, sp
  405588:	bl	4013f0 <malloc@plt>
  40558c:	mov	x1, x0
  405590:	mov	x0, #0x0                   	// #0
  405594:	cbz	x1, 4055ac <ferror@plt+0x3f7c>
  405598:	add	x0, x1, #0x10
  40559c:	and	x0, x0, #0xffffffffffffffe0
  4055a0:	add	x0, x0, #0x10
  4055a4:	sub	x1, x0, x1
  4055a8:	sturb	w1, [x0, #-1]
  4055ac:	ldp	x29, x30, [sp], #16
  4055b0:	ret
  4055b4:	mov	x0, #0x0                   	// #0
  4055b8:	ret
  4055bc:	nop
  4055c0:	tst	x0, #0xf
  4055c4:	b.ne	4055dc <ferror@plt+0x3fac>  // b.any
  4055c8:	tbnz	w0, #4, 4055d0 <ferror@plt+0x3fa0>
  4055cc:	ret
  4055d0:	ldurb	w1, [x0, #-1]
  4055d4:	sub	x0, x0, x1
  4055d8:	b	401530 <free@plt>
  4055dc:	stp	x29, x30, [sp, #-16]!
  4055e0:	mov	x29, sp
  4055e4:	bl	4014a0 <abort@plt>
  4055e8:	stp	x29, x30, [sp, #-128]!
  4055ec:	mov	x29, sp
  4055f0:	stp	x19, x20, [sp, #16]
  4055f4:	mov	x19, x0
  4055f8:	bl	401540 <__ctype_get_mb_cur_max@plt>
  4055fc:	cmp	x0, #0x1
  405600:	b.hi	405620 <ferror@plt+0x3ff0>  // b.pmore
  405604:	mov	x0, x19
  405608:	bl	401320 <strlen@plt>
  40560c:	mov	x20, x0
  405610:	mov	x0, x20
  405614:	ldp	x19, x20, [sp, #16]
  405618:	ldp	x29, x30, [sp], #128
  40561c:	ret
  405620:	strb	wzr, [sp, #64]
  405624:	mov	x20, #0x0                   	// #0
  405628:	stp	x21, x22, [sp, #32]
  40562c:	adrp	x21, 406000 <ferror@plt+0x49d0>
  405630:	ldrb	w0, [sp, #64]
  405634:	str	x23, [sp, #48]
  405638:	add	x21, x21, #0x250
  40563c:	stur	xzr, [sp, #68]
  405640:	add	x23, sp, #0x44
  405644:	strb	wzr, [sp, #76]
  405648:	mov	w22, #0x1                   	// #1
  40564c:	str	x19, [sp, #80]
  405650:	cbnz	w0, 4056a8 <ferror@plt+0x4078>
  405654:	nop
  405658:	ldrb	w1, [x19]
  40565c:	ubfx	x0, x1, #5, #3
  405660:	ldr	w0, [x21, x0, lsl #2]
  405664:	lsr	w0, w0, w1
  405668:	tbz	w0, #0, 40571c <ferror@plt+0x40ec>
  40566c:	mov	x1, #0x1                   	// #1
  405670:	str	x1, [sp, #88]
  405674:	ldrb	w0, [x19]
  405678:	strb	w1, [sp, #96]
  40567c:	mov	w19, w0
  405680:	str	w0, [sp, #100]
  405684:	cbz	w19, 405704 <ferror@plt+0x40d4>
  405688:	ldr	x19, [sp, #80]
  40568c:	strb	wzr, [sp, #76]
  405690:	ldr	x0, [sp, #88]
  405694:	add	x20, x20, #0x1
  405698:	add	x19, x19, x0
  40569c:	ldrb	w0, [sp, #64]
  4056a0:	str	x19, [sp, #80]
  4056a4:	cbz	w0, 405658 <ferror@plt+0x4028>
  4056a8:	bl	401540 <__ctype_get_mb_cur_max@plt>
  4056ac:	mov	x1, x0
  4056b0:	mov	x0, x19
  4056b4:	bl	402fd8 <ferror@plt+0x19a8>
  4056b8:	mov	x2, x0
  4056bc:	add	x0, sp, #0x40
  4056c0:	mov	x1, x19
  4056c4:	add	x3, sp, #0x44
  4056c8:	add	x0, x0, #0x24
  4056cc:	bl	4037e0 <ferror@plt+0x21b0>
  4056d0:	str	x0, [sp, #88]
  4056d4:	cmn	x0, #0x1
  4056d8:	b.eq	405730 <ferror@plt+0x4100>  // b.none
  4056dc:	cmn	x0, #0x2
  4056e0:	b.eq	405744 <ferror@plt+0x4114>  // b.none
  4056e4:	cbz	x0, 40575c <ferror@plt+0x412c>
  4056e8:	ldr	w19, [sp, #100]
  4056ec:	add	x0, sp, #0x44
  4056f0:	strb	w22, [sp, #96]
  4056f4:	bl	4014b0 <mbsinit@plt>
  4056f8:	cbz	w0, 405684 <ferror@plt+0x4054>
  4056fc:	strb	wzr, [sp, #64]
  405700:	cbnz	w19, 405688 <ferror@plt+0x4058>
  405704:	mov	x0, x20
  405708:	ldp	x19, x20, [sp, #16]
  40570c:	ldp	x21, x22, [sp, #32]
  405710:	ldr	x23, [sp, #48]
  405714:	ldp	x29, x30, [sp], #128
  405718:	ret
  40571c:	mov	x0, x23
  405720:	bl	4014b0 <mbsinit@plt>
  405724:	cbz	w0, 405798 <ferror@plt+0x4168>
  405728:	strb	w22, [sp, #64]
  40572c:	b	4056a8 <ferror@plt+0x4078>
  405730:	mov	x0, #0x1                   	// #1
  405734:	str	x0, [sp, #88]
  405738:	strb	wzr, [sp, #96]
  40573c:	ldr	x19, [sp, #80]
  405740:	b	40568c <ferror@plt+0x405c>
  405744:	ldr	x19, [sp, #80]
  405748:	mov	x0, x19
  40574c:	bl	401320 <strlen@plt>
  405750:	str	x0, [sp, #88]
  405754:	strb	wzr, [sp, #96]
  405758:	b	40568c <ferror@plt+0x405c>
  40575c:	ldr	x19, [sp, #80]
  405760:	mov	x0, #0x1                   	// #1
  405764:	str	x0, [sp, #88]
  405768:	ldrb	w0, [x19]
  40576c:	cbnz	w0, 4057b8 <ferror@plt+0x4188>
  405770:	ldr	w19, [sp, #100]
  405774:	cbz	w19, 4056ec <ferror@plt+0x40bc>
  405778:	adrp	x3, 406000 <ferror@plt+0x49d0>
  40577c:	adrp	x1, 406000 <ferror@plt+0x49d0>
  405780:	adrp	x0, 406000 <ferror@plt+0x49d0>
  405784:	add	x3, x3, #0x288
  405788:	add	x1, x1, #0x170
  40578c:	add	x0, x0, #0x180
  405790:	mov	w2, #0xb3                  	// #179
  405794:	bl	4015d0 <__assert_fail@plt>
  405798:	adrp	x3, 406000 <ferror@plt+0x49d0>
  40579c:	adrp	x1, 406000 <ferror@plt+0x49d0>
  4057a0:	adrp	x0, 406000 <ferror@plt+0x49d0>
  4057a4:	add	x3, x3, #0x288
  4057a8:	add	x1, x1, #0x170
  4057ac:	add	x0, x0, #0x198
  4057b0:	mov	w2, #0x96                  	// #150
  4057b4:	bl	4015d0 <__assert_fail@plt>
  4057b8:	adrp	x3, 406000 <ferror@plt+0x49d0>
  4057bc:	adrp	x1, 406000 <ferror@plt+0x49d0>
  4057c0:	adrp	x0, 406000 <ferror@plt+0x49d0>
  4057c4:	add	x3, x3, #0x288
  4057c8:	add	x1, x1, #0x170
  4057cc:	add	x0, x0, #0x1b0
  4057d0:	mov	w2, #0xb2                  	// #178
  4057d4:	bl	4015d0 <__assert_fail@plt>
  4057d8:	stp	x29, x30, [sp, #-64]!
  4057dc:	mov	x29, sp
  4057e0:	stp	x19, x20, [sp, #16]
  4057e4:	adrp	x20, 417000 <ferror@plt+0x159d0>
  4057e8:	add	x20, x20, #0xdf0
  4057ec:	stp	x21, x22, [sp, #32]
  4057f0:	adrp	x21, 417000 <ferror@plt+0x159d0>
  4057f4:	add	x21, x21, #0xde8
  4057f8:	sub	x20, x20, x21
  4057fc:	mov	w22, w0
  405800:	stp	x23, x24, [sp, #48]
  405804:	mov	x23, x1
  405808:	mov	x24, x2
  40580c:	bl	4012b0 <mbrtowc@plt-0x40>
  405810:	cmp	xzr, x20, asr #3
  405814:	b.eq	405840 <ferror@plt+0x4210>  // b.none
  405818:	asr	x20, x20, #3
  40581c:	mov	x19, #0x0                   	// #0
  405820:	ldr	x3, [x21, x19, lsl #3]
  405824:	mov	x2, x24
  405828:	add	x19, x19, #0x1
  40582c:	mov	x1, x23
  405830:	mov	w0, w22
  405834:	blr	x3
  405838:	cmp	x20, x19
  40583c:	b.ne	405820 <ferror@plt+0x41f0>  // b.any
  405840:	ldp	x19, x20, [sp, #16]
  405844:	ldp	x21, x22, [sp, #32]
  405848:	ldp	x23, x24, [sp, #48]
  40584c:	ldp	x29, x30, [sp], #64
  405850:	ret
  405854:	nop
  405858:	ret
  40585c:	nop
  405860:	adrp	x2, 418000 <ferror@plt+0x169d0>
  405864:	mov	x1, #0x0                   	// #0
  405868:	ldr	x2, [x2, #432]
  40586c:	b	401390 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405870 <.fini>:
  405870:	stp	x29, x30, [sp, #-16]!
  405874:	mov	x29, sp
  405878:	ldp	x29, x30, [sp], #16
  40587c:	ret
