COMMENT ---System Centroid--- This file is a internal script file generated by schmian.
LANGUAGE VHDL
MODULE Register32bits
FILENAME ""
BIRTHDAY 2015-12-20 ¿ÀÈÄ 7:47:45

1 ENTITY Register32bits
2 PORT DataOut [31:0] out std_logic_vector
3 PORT sel in std_logic
4 PORT DataIn [31:0] in std_logic_vector
5 PORT clk in std_logic
6 PORT rst in std_logic
7 PORT DataOutN [31:0] out std_logic_vector
