[11:26:12.843] <TB2>     INFO: *** Welcome to pxar ***
[11:26:12.843] <TB2>     INFO: *** Today: 2016/07/11
[11:26:12.850] <TB2>     INFO: *** Version: b2a7-dirty
[11:26:12.850] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C15.dat
[11:26:12.851] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:26:12.851] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//defaultMaskFile.dat
[11:26:12.851] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters_C15.dat
[11:26:12.928] <TB2>     INFO:         clk: 4
[11:26:12.928] <TB2>     INFO:         ctr: 4
[11:26:12.928] <TB2>     INFO:         sda: 19
[11:26:12.928] <TB2>     INFO:         tin: 9
[11:26:12.928] <TB2>     INFO:         level: 15
[11:26:12.928] <TB2>     INFO:         triggerdelay: 0
[11:26:12.929] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[11:26:12.929] <TB2>     INFO: Log level: DEBUG
[11:26:12.939] <TB2>     INFO: Found DTB DTB_WWXLHF
[11:26:12.946] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[11:26:12.949] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[11:26:12.952] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[11:26:14.513] <TB2>     INFO: DUT info: 
[11:26:14.513] <TB2>     INFO: The DUT currently contains the following objects:
[11:26:14.513] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[11:26:14.513] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[11:26:14.513] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[11:26:14.513] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[11:26:14.513] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:14.513] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:14.513] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:14.513] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:14.513] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:14.513] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:14.513] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:14.513] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:14.513] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:14.513] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:14.513] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:14.513] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:14.513] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:14.513] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:14.513] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:14.513] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:14.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[11:26:14.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:26:14.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:26:14.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:26:14.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[11:26:14.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[11:26:14.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:26:14.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[11:26:14.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[11:26:14.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:26:14.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[11:26:14.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[11:26:14.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:26:14.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:26:14.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:26:14.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[11:26:14.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[11:26:14.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[11:26:14.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[11:26:14.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[11:26:14.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[11:26:14.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[11:26:14.515] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[11:26:14.517] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28499968
[11:26:14.517] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1e1df90
[11:26:14.517] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1d92770
[11:26:14.517] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fe23dd94010
[11:26:14.517] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fe243fff510
[11:26:14.517] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28565504 fPxarMemory = 0x7fe23dd94010
[11:26:14.518] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 373mA
[11:26:14.519] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 466.3mA
[11:26:14.519] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.2 C
[11:26:14.519] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[11:26:14.920] <TB2>     INFO: enter 'restricted' command line mode
[11:26:14.920] <TB2>     INFO: enter test to run
[11:26:14.920] <TB2>     INFO:   test: FPIXTest no parameter change
[11:26:14.920] <TB2>     INFO:   running: fpixtest
[11:26:14.920] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[11:26:14.924] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[11:26:14.924] <TB2>     INFO: ######################################################################
[11:26:14.924] <TB2>     INFO: PixTestFPIXTest::doTest()
[11:26:14.924] <TB2>     INFO: ######################################################################
[11:26:14.928] <TB2>     INFO: ######################################################################
[11:26:14.928] <TB2>     INFO: PixTestPretest::doTest()
[11:26:14.928] <TB2>     INFO: ######################################################################
[11:26:14.930] <TB2>     INFO:    ----------------------------------------------------------------------
[11:26:14.930] <TB2>     INFO:    PixTestPretest::programROC() 
[11:26:14.931] <TB2>     INFO:    ----------------------------------------------------------------------
[11:26:32.949] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[11:26:32.949] <TB2>     INFO: IA differences per ROC:  17.7 18.5 18.5 17.7 17.7 18.5 18.5 20.9 18.5 17.7 18.5 19.3 19.3 19.3 17.7 18.5
[11:26:33.020] <TB2>     INFO:    ----------------------------------------------------------------------
[11:26:33.020] <TB2>     INFO:    PixTestPretest::checkIdig() 
[11:26:33.020] <TB2>     INFO:    ----------------------------------------------------------------------
[11:26:34.276] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 2.4 mA
[11:26:34.782] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[11:26:35.283] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[11:26:35.785] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[11:26:36.286] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[11:26:36.788] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[11:26:37.294] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[11:26:37.797] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[11:26:38.302] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[11:26:38.803] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[11:26:39.305] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[11:26:39.807] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[11:26:40.308] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[11:26:40.810] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[11:26:41.312] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[11:26:41.814] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[11:26:42.067] <TB2>     INFO: Idig [mA/ROC]: 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 
[11:26:42.067] <TB2>     INFO: Test took 9050 ms.
[11:26:42.067] <TB2>     INFO: PixTestPretest::checkIdig() done.
[11:26:42.096] <TB2>     INFO:    ----------------------------------------------------------------------
[11:26:42.096] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[11:26:42.096] <TB2>     INFO:    ----------------------------------------------------------------------
[11:26:42.199] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 69.2812 mA
[11:26:42.300] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 22.3188 mA
[11:26:42.401] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  88 Ia 24.7188 mA
[11:26:42.502] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  85 Ia 23.9188 mA
[11:26:42.603] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.1188 mA
[11:26:42.704] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  83 Ia 24.7188 mA
[11:26:42.805] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  80 Ia 24.7188 mA
[11:26:42.906] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  77 Ia 23.1188 mA
[11:26:43.006] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  82 Ia 24.7188 mA
[11:26:43.107] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  79 Ia 23.9188 mA
[11:26:43.208] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.1188 mA
[11:26:43.309] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  83 Ia 24.7188 mA
[11:26:43.410] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  80 Ia 23.9188 mA
[11:26:43.512] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.3188 mA
[11:26:43.613] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  88 Ia 24.7188 mA
[11:26:43.714] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  85 Ia 24.7188 mA
[11:26:43.815] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  82 Ia 23.9188 mA
[11:26:43.917] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.3188 mA
[11:26:44.017] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  88 Ia 24.7188 mA
[11:26:44.118] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  85 Ia 24.7188 mA
[11:26:44.218] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  82 Ia 23.1188 mA
[11:26:44.320] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  87 Ia 24.7188 mA
[11:26:44.421] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  84 Ia 23.9188 mA
[11:26:44.523] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.1188 mA
[11:26:44.624] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  83 Ia 24.7188 mA
[11:26:44.724] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  80 Ia 24.7188 mA
[11:26:44.825] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  77 Ia 22.3188 mA
[11:26:44.926] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  87 Ia 25.5188 mA
[11:26:45.027] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  79 Ia 23.1188 mA
[11:26:45.131] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  84 Ia 24.7188 mA
[11:26:45.231] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  81 Ia 24.7188 mA
[11:26:45.332] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  78 Ia 23.1188 mA
[11:26:45.432] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  83 Ia 24.7188 mA
[11:26:45.534] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  80 Ia 23.9188 mA
[11:26:45.637] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.1188 mA
[11:26:45.738] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  83 Ia 24.7188 mA
[11:26:45.838] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  80 Ia 23.9188 mA
[11:26:45.940] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 24.7188 mA
[11:26:46.041] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  75 Ia 24.7188 mA
[11:26:46.141] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  72 Ia 23.9188 mA
[11:26:46.243] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.1188 mA
[11:26:46.345] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  83 Ia 24.7188 mA
[11:26:46.445] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  80 Ia 23.9188 mA
[11:26:46.546] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.3188 mA
[11:26:46.647] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  88 Ia 23.9188 mA
[11:26:46.748] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.1188 mA
[11:26:46.848] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  83 Ia 24.7188 mA
[11:26:46.949] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  80 Ia 23.9188 mA
[11:26:47.050] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.9188 mA
[11:26:47.152] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.9188 mA
[11:26:47.254] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.9188 mA
[11:26:47.356] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.3188 mA
[11:26:47.457] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  88 Ia 23.9188 mA
[11:26:47.559] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.1188 mA
[11:26:47.660] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  83 Ia 24.7188 mA
[11:26:47.761] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  80 Ia 23.9188 mA
[11:26:47.789] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  85
[11:26:47.789] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  79
[11:26:47.789] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  80
[11:26:47.790] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  82
[11:26:47.790] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  84
[11:26:47.790] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  80
[11:26:47.790] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  80
[11:26:47.790] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  72
[11:26:47.790] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  80
[11:26:47.790] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  88
[11:26:47.790] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  80
[11:26:47.790] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  78
[11:26:47.790] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  78
[11:26:47.790] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  78
[11:26:47.790] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  88
[11:26:47.791] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  80
[11:26:49.624] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 390.7 mA = 24.4187 mA/ROC
[11:26:49.624] <TB2>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  19.3  20.9  20.1  20.1  20.1  20.1  20.1  20.1  20.1  20.1  20.1  20.1  20.1
[11:26:49.659] <TB2>     INFO:    ----------------------------------------------------------------------
[11:26:49.659] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[11:26:49.659] <TB2>     INFO:    ----------------------------------------------------------------------
[11:26:49.796] <TB2>     INFO: Expecting 231680 events.
[11:26:57.909] <TB2>     INFO: 231680 events read in total (7396ms).
[11:26:58.061] <TB2>     INFO: Test took 8399ms.
[11:26:58.262] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 88 and Delta(CalDel) = 60
[11:26:58.267] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 101 and Delta(CalDel) = 58
[11:26:58.271] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 100 and Delta(CalDel) = 62
[11:26:58.274] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 105 and Delta(CalDel) = 59
[11:26:58.278] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 96 and Delta(CalDel) = 63
[11:26:58.281] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 89 and Delta(CalDel) = 60
[11:26:58.285] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 73 and Delta(CalDel) = 61
[11:26:58.289] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 102 and Delta(CalDel) = 62
[11:26:58.292] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 105 and Delta(CalDel) = 60
[11:26:58.296] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 89 and Delta(CalDel) = 54
[11:26:58.300] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 92 and Delta(CalDel) = 60
[11:26:58.304] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 91 and Delta(CalDel) = 58
[11:26:58.307] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 100 and Delta(CalDel) = 65
[11:26:58.311] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 101 and Delta(CalDel) = 62
[11:26:58.314] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 107 and Delta(CalDel) = 57
[11:26:58.318] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 90 and Delta(CalDel) = 63
[11:26:58.365] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[11:26:58.397] <TB2>     INFO:    ----------------------------------------------------------------------
[11:26:58.397] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[11:26:58.397] <TB2>     INFO:    ----------------------------------------------------------------------
[11:26:58.537] <TB2>     INFO: Expecting 231680 events.
[11:27:06.823] <TB2>     INFO: 231680 events read in total (7571ms).
[11:27:06.829] <TB2>     INFO: Test took 8428ms.
[11:27:06.853] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30
[11:27:07.166] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 108 +/- 29.5
[11:27:07.170] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 29
[11:27:07.173] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 113 +/- 29.5
[11:27:07.177] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 31
[11:27:07.181] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 29
[11:27:07.184] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31
[11:27:07.188] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 31
[11:27:07.191] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30
[11:27:07.198] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 28.5
[11:27:07.201] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30
[11:27:07.205] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 29.5
[11:27:07.209] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[11:27:07.212] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30.5
[11:27:07.216] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 29.5
[11:27:07.220] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 149 +/- 31.5
[11:27:07.260] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[11:27:07.260] <TB2>     INFO: CalDel:      131   108   120   113   141   121   138   133   132   114   128   129   143   132   126   149
[11:27:07.260] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    56    51    51    51
[11:27:07.265] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C0.dat
[11:27:07.265] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C1.dat
[11:27:07.265] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C2.dat
[11:27:07.265] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C3.dat
[11:27:07.265] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C4.dat
[11:27:07.266] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C5.dat
[11:27:07.266] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C6.dat
[11:27:07.266] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C7.dat
[11:27:07.266] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C8.dat
[11:27:07.266] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C9.dat
[11:27:07.266] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C10.dat
[11:27:07.266] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C11.dat
[11:27:07.267] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C12.dat
[11:27:07.267] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C13.dat
[11:27:07.267] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C14.dat
[11:27:07.267] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C15.dat
[11:27:07.272] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//tbmParameters_C0a.dat
[11:27:07.273] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:27:07.273] <TB2>     INFO: PixTestPretest::doTest() done, duration: 52 seconds
[11:27:07.273] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[11:27:07.361] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[11:27:07.361] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[11:27:07.361] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[11:27:07.361] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[11:27:07.363] <TB2>     INFO: ######################################################################
[11:27:07.364] <TB2>     INFO: PixTestTiming::doTest()
[11:27:07.364] <TB2>     INFO: ######################################################################
[11:27:07.364] <TB2>     INFO:    ----------------------------------------------------------------------
[11:27:07.364] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[11:27:07.364] <TB2>     INFO:    ----------------------------------------------------------------------
[11:27:07.364] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[11:27:09.259] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[11:27:11.533] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[11:27:13.806] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[11:27:16.079] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[11:27:18.353] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[11:27:20.626] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[11:27:22.903] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[11:27:25.178] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[11:27:26.697] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[11:27:28.970] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[11:27:31.243] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[11:27:33.516] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[11:27:35.791] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[11:27:38.064] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[11:27:40.337] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[11:27:42.610] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[11:27:44.134] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[11:27:45.653] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[11:27:47.173] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[11:27:48.696] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[11:27:50.220] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[11:27:51.739] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[11:27:53.259] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[11:27:54.780] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[11:27:56.302] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[11:27:57.824] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[11:27:59.346] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[11:28:00.868] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[11:28:02.391] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[11:28:03.914] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[11:28:05.436] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[11:28:06.959] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[11:28:08.480] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[11:28:09.002] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[11:28:11.524] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[11:28:15.219] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[11:28:16.740] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[11:28:18.262] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[11:28:19.783] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[11:28:21.304] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[11:28:23.579] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[11:28:25.852] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[11:28:28.125] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[11:28:30.400] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[11:28:32.674] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[11:28:34.948] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[11:28:37.223] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[11:28:39.501] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[11:28:41.773] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[11:28:44.046] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[11:28:46.319] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[11:28:48.593] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[11:28:50.869] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[11:28:53.142] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[11:28:55.416] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[11:28:57.692] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[11:28:59.965] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[11:29:02.238] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[11:29:04.511] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[11:29:06.784] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[11:29:09.059] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[11:29:11.332] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[11:29:13.606] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[11:29:15.884] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[11:29:18.157] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[11:29:20.430] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[11:29:22.703] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[11:29:24.978] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[11:29:27.251] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[11:29:29.525] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[11:29:31.799] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[11:29:34.074] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[11:29:36.348] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[11:29:38.622] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[11:29:40.895] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[11:29:43.169] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[11:29:45.444] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[11:29:47.718] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[11:29:49.991] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[11:29:52.265] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[11:29:53.789] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[11:29:55.309] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[11:29:56.829] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[11:29:58.350] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[11:29:59.870] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[11:30:01.390] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[11:30:02.911] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[11:30:04.431] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[11:30:05.954] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[11:30:07.667] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[11:30:09.189] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[11:30:10.711] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[11:30:12.233] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[11:30:13.754] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[11:30:15.275] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[11:30:16.799] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[11:30:18.320] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[11:30:19.842] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[11:30:21.366] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[11:30:22.887] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[11:30:24.410] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[11:30:25.931] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[11:30:27.452] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[11:30:28.973] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[11:30:31.247] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[11:30:33.521] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[11:30:35.795] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[11:30:38.068] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[11:30:40.341] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[11:30:42.616] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[11:30:44.889] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[11:30:47.162] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[11:30:49.435] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[11:30:51.709] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[11:30:53.987] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[11:30:56.260] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[11:30:58.535] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[11:31:00.808] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[11:31:03.082] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[11:31:05.360] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[11:31:07.633] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[11:31:09.905] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[11:31:12.179] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[11:31:14.453] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[11:31:16.726] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[11:31:18.002] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[11:31:21.290] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[11:31:23.949] <TB2>     INFO: TBM Phase Settings: 240
[11:31:23.949] <TB2>     INFO: 400MHz Phase: 4
[11:31:23.949] <TB2>     INFO: 160MHz Phase: 7
[11:31:23.949] <TB2>     INFO: Functional Phase Area: 5
[11:31:23.954] <TB2>     INFO: Test took 256590 ms.
[11:31:23.954] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[11:31:23.954] <TB2>     INFO:    ----------------------------------------------------------------------
[11:31:23.954] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[11:31:23.954] <TB2>     INFO:    ----------------------------------------------------------------------
[11:31:23.954] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[11:31:25.095] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[11:31:28.871] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[11:31:32.647] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[11:31:36.423] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[11:31:40.198] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[11:31:43.975] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[11:31:47.753] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[11:31:51.153] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[11:31:52.674] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[11:31:54.195] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[11:31:55.715] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[11:31:57.236] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[11:31:58.757] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[11:32:00.277] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[11:32:01.799] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[11:32:03.320] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[11:32:04.839] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[11:32:06.359] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[11:32:07.879] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[11:32:09.398] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[11:32:10.918] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[11:32:12.438] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[11:32:13.961] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[11:32:15.481] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[11:32:16.000] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[11:32:18.521] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[11:32:20.794] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[11:32:23.068] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[11:32:25.343] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[11:32:27.615] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[11:32:29.890] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[11:32:31.411] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[11:32:32.931] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[11:32:34.452] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[11:32:36.727] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[11:32:38.001] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[11:32:41.275] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[11:32:43.552] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[11:32:45.825] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[11:32:47.346] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[11:32:48.866] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[11:32:50.386] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[11:32:52.660] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[11:32:54.934] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[11:32:57.210] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[11:32:59.483] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[11:33:01.757] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[11:33:03.278] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[11:33:04.797] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[11:33:06.319] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[11:33:08.592] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[11:33:10.865] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[11:33:13.140] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[11:33:15.414] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[11:33:17.688] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[11:33:19.208] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[11:33:20.727] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[11:33:22.249] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[11:33:23.769] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[11:33:25.288] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[11:33:26.808] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[11:33:28.329] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[11:33:29.849] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[11:33:31.751] <TB2>     INFO: ROC Delay Settings: 228
[11:33:31.751] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[11:33:31.751] <TB2>     INFO: ROC Port 0 Delay: 4
[11:33:31.751] <TB2>     INFO: ROC Port 1 Delay: 4
[11:33:31.751] <TB2>     INFO: Functional ROC Area: 4
[11:33:31.756] <TB2>     INFO: Test took 127802 ms.
[11:33:31.756] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[11:33:31.757] <TB2>     INFO:    ----------------------------------------------------------------------
[11:33:31.757] <TB2>     INFO:    PixTestTiming::TimingTest()
[11:33:31.757] <TB2>     INFO:    ----------------------------------------------------------------------
[11:33:32.897] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4608 4608 4608 4608 4608 4608 4608 4608 e062 c000 a101 80c0 4608 4608 4608 4608 4608 4608 4608 4609 e062 c000 
[11:33:32.897] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4608 4608 4608 4608 4609 4608 4608 4608 e022 c000 a102 8000 4609 4609 4609 4609 4608 4609 4609 460b e022 c000 
[11:33:32.897] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4608 4608 4609 4609 4608 4608 4608 4608 e022 c000 a103 8040 460b 460b 460b 460b 460a 460b 460b 4609 e022 c000 
[11:33:32.897] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[11:33:47.413] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:33:47.413] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[11:34:01.795] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:34:01.795] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[11:34:15.973] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:34:15.973] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[11:34:30.104] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:34:30.104] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[11:34:44.815] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:34:44.815] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[11:34:59.201] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:34:59.201] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[11:35:13.254] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:35:13.254] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[11:35:27.321] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:35:27.321] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[11:35:41.376] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:35:41.376] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[11:35:55.486] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:35:55.865] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:35:55.878] <TB2>     INFO: Decoding statistics:
[11:35:55.878] <TB2>     INFO:   General information:
[11:35:55.878] <TB2>     INFO: 	 16bit words read:         240000000
[11:35:55.878] <TB2>     INFO: 	 valid events total:       20000000
[11:35:55.878] <TB2>     INFO: 	 empty events:             20000000
[11:35:55.878] <TB2>     INFO: 	 valid events with pixels: 0
[11:35:55.878] <TB2>     INFO: 	 valid pixel hits:         0
[11:35:55.878] <TB2>     INFO:   Event errors: 	           0
[11:35:55.878] <TB2>     INFO: 	 start marker:             0
[11:35:55.878] <TB2>     INFO: 	 stop marker:              0
[11:35:55.878] <TB2>     INFO: 	 overflow:                 0
[11:35:55.878] <TB2>     INFO: 	 invalid 5bit words:       0
[11:35:55.878] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[11:35:55.878] <TB2>     INFO:   TBM errors: 		           0
[11:35:55.878] <TB2>     INFO: 	 flawed TBM headers:       0
[11:35:55.878] <TB2>     INFO: 	 flawed TBM trailers:      0
[11:35:55.878] <TB2>     INFO: 	 event ID mismatches:      0
[11:35:55.878] <TB2>     INFO:   ROC errors: 		           0
[11:35:55.878] <TB2>     INFO: 	 missing ROC header(s):    0
[11:35:55.878] <TB2>     INFO: 	 misplaced readback start: 0
[11:35:55.878] <TB2>     INFO:   Pixel decoding errors:	   0
[11:35:55.878] <TB2>     INFO: 	 pixel data incomplete:    0
[11:35:55.878] <TB2>     INFO: 	 pixel address:            0
[11:35:55.878] <TB2>     INFO: 	 pulse height fill bit:    0
[11:35:55.879] <TB2>     INFO: 	 buffer corruption:        0
[11:35:55.879] <TB2>     INFO:    ----------------------------------------------------------------------
[11:35:55.879] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[11:35:55.879] <TB2>     INFO:    ----------------------------------------------------------------------
[11:35:55.879] <TB2>     INFO:    ----------------------------------------------------------------------
[11:35:55.879] <TB2>     INFO:    Read back bit status: 1
[11:35:55.879] <TB2>     INFO:    ----------------------------------------------------------------------
[11:35:55.879] <TB2>     INFO:    ----------------------------------------------------------------------
[11:35:55.879] <TB2>     INFO:    Timings are good!
[11:35:55.879] <TB2>     INFO:    ----------------------------------------------------------------------
[11:35:55.879] <TB2>     INFO: Test took 144122 ms.
[11:35:55.879] <TB2>     INFO: PixTestTiming::TimingTest() done.
[11:35:55.879] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//tbmParameters_C0a.dat
[11:35:55.879] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:35:55.879] <TB2>     INFO: PixTestTiming::doTest took 528518 ms.
[11:35:55.879] <TB2>     INFO: PixTestTiming::doTest() done
[11:35:55.879] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[11:35:55.879] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[11:35:55.879] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[11:35:55.879] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[11:35:55.879] <TB2>     INFO: Write out ROCDelayScan3_V0
[11:35:55.880] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[11:35:55.880] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[11:35:56.232] <TB2>     INFO: ######################################################################
[11:35:56.232] <TB2>     INFO: PixTestAlive::doTest()
[11:35:56.232] <TB2>     INFO: ######################################################################
[11:35:56.235] <TB2>     INFO:    ----------------------------------------------------------------------
[11:35:56.235] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:35:56.235] <TB2>     INFO:    ----------------------------------------------------------------------
[11:35:56.237] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:35:56.583] <TB2>     INFO: Expecting 41600 events.
[11:36:00.689] <TB2>     INFO: 41600 events read in total (3391ms).
[11:36:00.690] <TB2>     INFO: Test took 4453ms.
[11:36:00.698] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:36:00.698] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66397
[11:36:00.698] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[11:36:01.074] <TB2>     INFO: PixTestAlive::aliveTest() done
[11:36:01.074] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    1    7   51  103    1    0    0    0    0    0    0    0
[11:36:01.074] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    3   23   51  113    1    0    0    0    0    0    0    0
[11:36:01.077] <TB2>     INFO:    ----------------------------------------------------------------------
[11:36:01.077] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:36:01.077] <TB2>     INFO:    ----------------------------------------------------------------------
[11:36:01.079] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:36:01.426] <TB2>     INFO: Expecting 41600 events.
[11:36:04.376] <TB2>     INFO: 41600 events read in total (2236ms).
[11:36:04.377] <TB2>     INFO: Test took 3298ms.
[11:36:04.377] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:36:04.377] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[11:36:04.377] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[11:36:04.377] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[11:36:04.782] <TB2>     INFO: PixTestAlive::maskTest() done
[11:36:04.782] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[11:36:04.785] <TB2>     INFO:    ----------------------------------------------------------------------
[11:36:04.785] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:36:04.785] <TB2>     INFO:    ----------------------------------------------------------------------
[11:36:04.786] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:36:05.130] <TB2>     INFO: Expecting 41600 events.
[11:36:09.212] <TB2>     INFO: 41600 events read in total (3367ms).
[11:36:09.213] <TB2>     INFO: Test took 4427ms.
[11:36:09.221] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:36:09.221] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66398
[11:36:09.221] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[11:36:09.596] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[11:36:09.596] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[11:36:09.596] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[11:36:09.596] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[11:36:09.604] <TB2>     INFO: ######################################################################
[11:36:09.604] <TB2>     INFO: PixTestTrim::doTest()
[11:36:09.604] <TB2>     INFO: ######################################################################
[11:36:09.607] <TB2>     INFO:    ----------------------------------------------------------------------
[11:36:09.607] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[11:36:09.607] <TB2>     INFO:    ----------------------------------------------------------------------
[11:36:09.686] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[11:36:09.687] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[11:36:09.792] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:36:09.792] <TB2>     INFO:     run 1 of 1
[11:36:09.793] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:36:10.135] <TB2>     INFO: Expecting 5025280 events.
[11:36:55.156] <TB2>     INFO: 1393368 events read in total (44301ms).
[11:37:39.246] <TB2>     INFO: 2765984 events read in total (88391ms).
[11:38:23.528] <TB2>     INFO: 4147880 events read in total (132674ms).
[11:38:51.948] <TB2>     INFO: 5025280 events read in total (161093ms).
[11:38:51.995] <TB2>     INFO: Test took 162202ms.
[11:38:52.058] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:38:52.191] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:38:53.581] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:38:54.973] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:38:56.330] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:38:57.740] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:38:59.109] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:39:00.444] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:39:01.756] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:39:03.084] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:39:04.440] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:39:05.831] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:39:07.230] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:39:08.590] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:39:09.934] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:39:11.335] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:39:12.704] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:39:14.078] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 227205120
[11:39:14.082] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.2145 minThrLimit = 93.2022 minThrNLimit = 118.457 -> result = 93.2145 -> 93
[11:39:14.083] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.4146 minThrLimit = 97.4107 minThrNLimit = 122.693 -> result = 97.4146 -> 97
[11:39:14.083] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.5701 minThrLimit = 95.5439 minThrNLimit = 118.006 -> result = 95.5701 -> 95
[11:39:14.084] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.208 minThrLimit = 103.201 minThrNLimit = 128.668 -> result = 103.208 -> 103
[11:39:14.084] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.338 minThrLimit = 100.18 minThrNLimit = 121.118 -> result = 100.338 -> 100
[11:39:14.084] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.8036 minThrLimit = 96.7558 minThrNLimit = 118.055 -> result = 96.8036 -> 96
[11:39:14.085] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.3965 minThrLimit = 91.3812 minThrNLimit = 113.829 -> result = 91.3965 -> 91
[11:39:14.085] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.0111 minThrLimit = 95.0099 minThrNLimit = 120.272 -> result = 95.0111 -> 95
[11:39:14.086] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.3623 minThrLimit = 89.3567 minThrNLimit = 116.544 -> result = 89.3623 -> 89
[11:39:14.086] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.4785 minThrLimit = 94.4734 minThrNLimit = 120.801 -> result = 94.4785 -> 94
[11:39:14.087] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.3539 minThrLimit = 94.3476 minThrNLimit = 122.154 -> result = 94.3539 -> 94
[11:39:14.087] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.151 minThrLimit = 86.1427 minThrNLimit = 112.528 -> result = 86.151 -> 86
[11:39:14.087] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.4873 minThrLimit = 99.4412 minThrNLimit = 117.939 -> result = 99.4873 -> 99
[11:39:14.088] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.311 minThrLimit = 100.311 minThrNLimit = 126.269 -> result = 100.311 -> 100
[11:39:14.088] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.1904 minThrLimit = 95.1822 minThrNLimit = 119.616 -> result = 95.1904 -> 95
[11:39:14.089] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.2112 minThrLimit = 93.1982 minThrNLimit = 120.068 -> result = 93.2112 -> 93
[11:39:14.089] <TB2>     INFO: ROC 0 VthrComp = 93
[11:39:14.089] <TB2>     INFO: ROC 1 VthrComp = 97
[11:39:14.089] <TB2>     INFO: ROC 2 VthrComp = 95
[11:39:14.089] <TB2>     INFO: ROC 3 VthrComp = 103
[11:39:14.089] <TB2>     INFO: ROC 4 VthrComp = 100
[11:39:14.089] <TB2>     INFO: ROC 5 VthrComp = 96
[11:39:14.089] <TB2>     INFO: ROC 6 VthrComp = 91
[11:39:14.090] <TB2>     INFO: ROC 7 VthrComp = 95
[11:39:14.090] <TB2>     INFO: ROC 8 VthrComp = 89
[11:39:14.090] <TB2>     INFO: ROC 9 VthrComp = 94
[11:39:14.090] <TB2>     INFO: ROC 10 VthrComp = 94
[11:39:14.090] <TB2>     INFO: ROC 11 VthrComp = 86
[11:39:14.090] <TB2>     INFO: ROC 12 VthrComp = 99
[11:39:14.090] <TB2>     INFO: ROC 13 VthrComp = 100
[11:39:14.090] <TB2>     INFO: ROC 14 VthrComp = 95
[11:39:14.090] <TB2>     INFO: ROC 15 VthrComp = 93
[11:39:14.090] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[11:39:14.090] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[11:39:14.112] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:39:14.112] <TB2>     INFO:     run 1 of 1
[11:39:14.112] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:39:14.464] <TB2>     INFO: Expecting 5025280 events.
[11:39:51.609] <TB2>     INFO: 884488 events read in total (36431ms).
[11:40:26.806] <TB2>     INFO: 1766880 events read in total (71628ms).
[11:41:02.415] <TB2>     INFO: 2648720 events read in total (107238ms).
[11:41:37.862] <TB2>     INFO: 3522256 events read in total (142684ms).
[11:42:13.438] <TB2>     INFO: 4390792 events read in total (178260ms).
[11:42:39.650] <TB2>     INFO: 5025280 events read in total (204472ms).
[11:42:39.735] <TB2>     INFO: Test took 205624ms.
[11:42:39.921] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:42:40.317] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:42:41.875] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:42:43.456] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:42:45.028] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:42:46.627] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:42:48.297] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:42:50.004] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:42:51.700] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:42:53.397] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:42:55.062] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:42:56.697] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:42:58.269] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:42:59.828] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:43:01.442] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:43:03.016] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:43:04.604] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:43:06.231] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 244436992
[11:43:06.235] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 53.9835 for pixel 21/70 mean/min/max = 43.9028/33.4929/54.3128
[11:43:06.236] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.8999 for pixel 24/3 mean/min/max = 44.8695/31.7192/58.0198
[11:43:06.236] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.1067 for pixel 14/57 mean/min/max = 44.4368/32.7271/56.1465
[11:43:06.236] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 61.247 for pixel 5/0 mean/min/max = 46.2812/31.2834/61.279
[11:43:06.237] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 64.7518 for pixel 29/1 mean/min/max = 47.249/29.342/65.156
[11:43:06.237] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 65.9696 for pixel 1/1 mean/min/max = 46.4312/26.1892/66.6733
[11:43:06.238] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 70.4333 for pixel 4/1 mean/min/max = 47.5589/24.6841/70.4336
[11:43:06.238] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 74.82 for pixel 51/75 mean/min/max = 47.5773/20.2973/74.8573
[11:43:06.238] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 61.3782 for pixel 48/0 mean/min/max = 45.9154/30.3259/61.5049
[11:43:06.239] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.6505 for pixel 10/0 mean/min/max = 45.2603/32.7094/57.8111
[11:43:06.239] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 54.9753 for pixel 22/79 mean/min/max = 44.0277/32.8079/55.2476
[11:43:06.240] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.0473 for pixel 0/20 mean/min/max = 44.3216/32.1942/56.4491
[11:43:06.240] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 60.3704 for pixel 19/8 mean/min/max = 45.8588/31.2493/60.4684
[11:43:06.240] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.3699 for pixel 51/29 mean/min/max = 43.6245/31.7823/55.4668
[11:43:06.241] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 54.4807 for pixel 18/3 mean/min/max = 43.7602/32.8835/54.637
[11:43:06.241] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 54.2622 for pixel 51/57 mean/min/max = 43.7226/33.141/54.3042
[11:43:06.241] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:06.375] <TB2>     INFO: Expecting 411648 events.
[11:43:14.125] <TB2>     INFO: 411648 events read in total (7035ms).
[11:43:14.141] <TB2>     INFO: Expecting 411648 events.
[11:43:21.840] <TB2>     INFO: 411648 events read in total (7046ms).
[11:43:21.850] <TB2>     INFO: Expecting 411648 events.
[11:43:29.452] <TB2>     INFO: 411648 events read in total (6962ms).
[11:43:29.471] <TB2>     INFO: Expecting 411648 events.
[11:43:37.028] <TB2>     INFO: 411648 events read in total (6905ms).
[11:43:37.041] <TB2>     INFO: Expecting 411648 events.
[11:43:44.634] <TB2>     INFO: 411648 events read in total (6928ms).
[11:43:44.649] <TB2>     INFO: Expecting 411648 events.
[11:43:52.259] <TB2>     INFO: 411648 events read in total (6953ms).
[11:43:52.277] <TB2>     INFO: Expecting 411648 events.
[11:43:59.760] <TB2>     INFO: 411648 events read in total (6823ms).
[11:43:59.780] <TB2>     INFO: Expecting 411648 events.
[11:44:07.255] <TB2>     INFO: 411648 events read in total (6815ms).
[11:44:07.275] <TB2>     INFO: Expecting 411648 events.
[11:44:14.785] <TB2>     INFO: 411648 events read in total (6843ms).
[11:44:14.812] <TB2>     INFO: Expecting 411648 events.
[11:44:22.456] <TB2>     INFO: 411648 events read in total (6990ms).
[11:44:22.483] <TB2>     INFO: Expecting 411648 events.
[11:44:30.182] <TB2>     INFO: 411648 events read in total (7053ms).
[11:44:30.211] <TB2>     INFO: Expecting 411648 events.
[11:44:37.899] <TB2>     INFO: 411648 events read in total (7044ms).
[11:44:37.929] <TB2>     INFO: Expecting 411648 events.
[11:44:45.538] <TB2>     INFO: 411648 events read in total (6967ms).
[11:44:45.572] <TB2>     INFO: Expecting 411648 events.
[11:44:53.215] <TB2>     INFO: 411648 events read in total (7004ms).
[11:44:53.254] <TB2>     INFO: Expecting 411648 events.
[11:45:00.924] <TB2>     INFO: 411648 events read in total (7036ms).
[11:45:00.962] <TB2>     INFO: Expecting 411648 events.
[11:45:08.598] <TB2>     INFO: 411648 events read in total (7007ms).
[11:45:08.640] <TB2>     INFO: Test took 122399ms.
[11:45:09.131] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1371 < 35 for itrim = 93; old thr = 34.7731 ... break
[11:45:09.174] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1644 < 35 for itrim+1 = 107; old thr = 34.894 ... break
[11:45:09.210] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3422 < 35 for itrim+1 = 98; old thr = 34.8772 ... break
[11:45:09.230] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.105 < 35 for itrim = 98; old thr = 33.9513 ... break
[11:45:09.256] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.8903 < 35 for itrim = 119; old thr = 33.7703 ... break
[11:45:09.279] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2701 < 35 for itrim = 117; old thr = 34.5299 ... break
[11:45:09.299] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2974 < 35 for itrim = 111; old thr = 33.7046 ... break
[11:45:09.302] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5427 < 35 for itrim = 93; old thr = 34.1059 ... break
[11:45:09.332] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1265 < 35 for itrim = 95; old thr = 33.4997 ... break
[11:45:09.363] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3273 < 35 for itrim = 101; old thr = 34.1912 ... break
[11:45:09.404] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5319 < 35 for itrim+1 = 89; old thr = 34.8454 ... break
[11:45:09.441] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.151 < 35 for itrim+1 = 98; old thr = 34.1136 ... break
[11:45:09.466] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6988 < 35 for itrim = 95; old thr = 34.2334 ... break
[11:45:09.500] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4761 < 35 for itrim+1 = 88; old thr = 34.9934 ... break
[11:45:09.545] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2432 < 35 for itrim = 96; old thr = 33.9286 ... break
[11:45:09.585] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.371 < 35 for itrim+1 = 91; old thr = 34.997 ... break
[11:45:09.661] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[11:45:09.672] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:45:09.673] <TB2>     INFO:     run 1 of 1
[11:45:09.673] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:45:10.018] <TB2>     INFO: Expecting 5025280 events.
[11:45:46.040] <TB2>     INFO: 872528 events read in total (35307ms).
[11:46:21.312] <TB2>     INFO: 1743136 events read in total (70579ms).
[11:46:56.742] <TB2>     INFO: 2613728 events read in total (106009ms).
[11:47:31.910] <TB2>     INFO: 3474840 events read in total (141177ms).
[11:48:07.157] <TB2>     INFO: 4331256 events read in total (176424ms).
[11:48:35.757] <TB2>     INFO: 5025280 events read in total (205024ms).
[11:48:35.850] <TB2>     INFO: Test took 206177ms.
[11:48:36.037] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:48:36.428] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:48:37.958] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:48:39.493] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:48:41.033] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:48:42.616] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:48:44.265] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:48:45.941] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:48:47.603] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:48:49.263] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:48:50.906] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:48:52.495] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:48:54.037] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:48:55.560] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:48:57.138] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:48:58.662] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:49:00.212] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:49:01.758] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258064384
[11:49:01.760] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 5.500000 .. 146.866702
[11:49:01.839] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 5 .. 156 (-1/-1) hits flags = 528 (plus default)
[11:49:01.850] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:49:01.850] <TB2>     INFO:     run 1 of 1
[11:49:01.851] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:49:02.201] <TB2>     INFO: Expecting 5058560 events.
[11:49:38.260] <TB2>     INFO: 862496 events read in total (35344ms).
[11:50:13.284] <TB2>     INFO: 1725376 events read in total (70368ms).
[11:50:48.516] <TB2>     INFO: 2588480 events read in total (105600ms).
[11:51:22.787] <TB2>     INFO: 3449576 events read in total (139871ms).
[11:51:57.970] <TB2>     INFO: 4307760 events read in total (175054ms).
[11:52:28.333] <TB2>     INFO: 5058560 events read in total (205417ms).
[11:52:28.427] <TB2>     INFO: Test took 206576ms.
[11:52:28.618] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:52:29.043] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:52:30.695] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:52:32.349] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:52:34.018] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:52:35.719] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:52:37.490] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:52:39.279] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:52:41.139] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:52:42.909] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:52:44.676] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:52:46.399] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:52:48.065] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:52:49.700] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:52:51.380] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:52:53.028] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:52:54.684] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:52:56.397] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 261795840
[11:52:56.482] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.036473 .. 130.087129
[11:52:56.562] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 140 (-1/-1) hits flags = 528 (plus default)
[11:52:56.574] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:52:56.574] <TB2>     INFO:     run 1 of 1
[11:52:56.574] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:52:56.926] <TB2>     INFO: Expecting 4526080 events.
[11:53:33.285] <TB2>     INFO: 873616 events read in total (35645ms).
[11:54:09.229] <TB2>     INFO: 1747280 events read in total (71589ms).
[11:54:43.661] <TB2>     INFO: 2620680 events read in total (106021ms).
[11:55:20.153] <TB2>     INFO: 3493368 events read in total (142513ms).
[11:55:55.135] <TB2>     INFO: 4365432 events read in total (177496ms).
[11:56:02.130] <TB2>     INFO: 4526080 events read in total (184490ms).
[11:56:02.206] <TB2>     INFO: Test took 185632ms.
[11:56:02.392] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:56:02.768] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:56:04.408] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:56:06.009] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:56:07.623] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:56:09.254] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:56:10.921] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:56:12.593] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:56:14.262] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:56:15.918] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:56:17.573] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:56:19.200] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:56:20.798] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:56:22.370] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:56:23.998] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:56:25.598] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:56:27.199] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:56:28.807] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 261959680
[11:56:28.887] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.460344 .. 120.325825
[11:56:28.964] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 130 (-1/-1) hits flags = 528 (plus default)
[11:56:28.975] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:56:28.975] <TB2>     INFO:     run 1 of 1
[11:56:28.975] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:56:29.333] <TB2>     INFO: Expecting 3927040 events.
[11:57:04.431] <TB2>     INFO: 855016 events read in total (34384ms).
[11:57:39.458] <TB2>     INFO: 1709840 events read in total (69411ms).
[11:58:14.497] <TB2>     INFO: 2564232 events read in total (104450ms).
[11:58:49.396] <TB2>     INFO: 3418352 events read in total (139349ms).
[11:59:10.692] <TB2>     INFO: 3927040 events read in total (160646ms).
[11:59:10.753] <TB2>     INFO: Test took 161778ms.
[11:59:10.906] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:59:11.223] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:59:12.770] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:59:14.346] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:59:15.915] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:59:17.499] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:59:19.106] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:59:20.733] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:59:22.347] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:59:23.942] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:59:25.578] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:59:27.189] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:59:28.755] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:59:30.317] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:59:31.903] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:59:33.468] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:59:35.027] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:59:36.603] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 280780800
[11:59:36.690] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.616956 .. 116.834095
[11:59:36.767] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 126 (-1/-1) hits flags = 528 (plus default)
[11:59:36.778] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:59:36.778] <TB2>     INFO:     run 1 of 1
[11:59:36.778] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:59:37.125] <TB2>     INFO: Expecting 3727360 events.
[12:00:11.788] <TB2>     INFO: 851376 events read in total (33948ms).
[12:00:46.503] <TB2>     INFO: 1702480 events read in total (68663ms).
[12:01:21.770] <TB2>     INFO: 2553424 events read in total (103931ms).
[12:01:56.299] <TB2>     INFO: 3404264 events read in total (138459ms).
[12:02:09.951] <TB2>     INFO: 3727360 events read in total (152111ms).
[12:02:10.011] <TB2>     INFO: Test took 153234ms.
[12:02:10.153] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:02:10.453] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:02:11.920] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:02:13.391] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:02:14.870] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:02:16.356] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:02:17.858] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:02:19.369] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:02:20.870] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:02:22.350] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:02:23.857] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:02:25.351] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:02:26.815] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:02:28.275] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:02:29.764] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:02:31.234] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:02:32.707] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:02:34.187] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294404096
[12:02:34.271] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[12:02:34.271] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[12:02:34.283] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:02:34.283] <TB2>     INFO:     run 1 of 1
[12:02:34.283] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:02:34.633] <TB2>     INFO: Expecting 1364480 events.
[12:03:16.130] <TB2>     INFO: 1075728 events read in total (40782ms).
[12:03:27.448] <TB2>     INFO: 1364480 events read in total (52100ms).
[12:03:27.471] <TB2>     INFO: Test took 53188ms.
[12:03:27.507] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:03:27.599] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:03:28.634] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:03:29.678] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:03:30.675] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:03:31.649] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:03:32.692] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:03:33.688] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:03:34.645] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:03:35.613] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:03:36.835] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:03:37.893] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:03:38.862] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:03:39.835] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:03:40.804] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:03:41.777] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:03:42.746] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:03:43.719] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 319983616
[12:03:43.756] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C0.dat
[12:03:43.756] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C1.dat
[12:03:43.756] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C2.dat
[12:03:43.756] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C3.dat
[12:03:43.756] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C4.dat
[12:03:43.756] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C5.dat
[12:03:43.757] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C6.dat
[12:03:43.757] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C7.dat
[12:03:43.757] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C8.dat
[12:03:43.757] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C9.dat
[12:03:43.757] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C10.dat
[12:03:43.757] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C11.dat
[12:03:43.757] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C12.dat
[12:03:43.757] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C13.dat
[12:03:43.757] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C14.dat
[12:03:43.757] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C15.dat
[12:03:43.758] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C0.dat
[12:03:43.766] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C1.dat
[12:03:43.774] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C2.dat
[12:03:43.781] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C3.dat
[12:03:43.788] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C4.dat
[12:03:43.795] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C5.dat
[12:03:43.802] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C6.dat
[12:03:43.810] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C7.dat
[12:03:43.817] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C8.dat
[12:03:43.824] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C9.dat
[12:03:43.831] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C10.dat
[12:03:43.838] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C11.dat
[12:03:43.846] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C12.dat
[12:03:43.855] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C13.dat
[12:03:43.862] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C14.dat
[12:03:43.870] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C15.dat
[12:03:43.877] <TB2>     INFO: PixTestTrim::trimTest() done
[12:03:43.877] <TB2>     INFO: vtrim:      93 107  98  98 119 117 111  93  95 101  89  98  95  88  96  91 
[12:03:43.877] <TB2>     INFO: vthrcomp:   93  97  95 103 100  96  91  95  89  94  94  86  99 100  95  93 
[12:03:43.877] <TB2>     INFO: vcal mean:  35.00  34.97  34.92  35.02  35.00  35.02  34.74  34.40  35.04  34.87  34.92  34.92  34.95  34.94  34.98  34.97 
[12:03:43.877] <TB2>     INFO: vcal RMS:    0.80   0.81   0.83   0.95   1.16   1.23   3.38   5.10   1.21   0.87   0.78   0.83   0.90   0.83   0.79   0.79 
[12:03:43.877] <TB2>     INFO: bits mean:  10.04   9.46   9.81   8.65   9.16   9.74   9.02   8.17   9.03   9.20   9.27   9.66   9.83   9.90  10.04   9.67 
[12:03:43.877] <TB2>     INFO: bits RMS:    2.35   2.84   2.55   2.99   2.66   2.52   2.68   3.11   2.65   2.82   2.81   2.76   2.60   2.69   2.48   2.58 
[12:03:43.894] <TB2>     INFO:    ----------------------------------------------------------------------
[12:03:43.894] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[12:03:43.894] <TB2>     INFO:    ----------------------------------------------------------------------
[12:03:43.900] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[12:03:43.900] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[12:03:43.911] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:03:43.911] <TB2>     INFO:     run 1 of 1
[12:03:43.913] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:03:44.259] <TB2>     INFO: Expecting 4160000 events.
[12:04:31.099] <TB2>     INFO: 1138675 events read in total (46125ms).
[12:05:16.964] <TB2>     INFO: 2263460 events read in total (91990ms).
[12:06:02.535] <TB2>     INFO: 3374385 events read in total (137562ms).
[12:06:36.375] <TB2>     INFO: 4160000 events read in total (171401ms).
[12:06:36.512] <TB2>     INFO: Test took 172599ms.
[12:06:36.815] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:06:37.388] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:06:40.917] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:06:43.518] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:06:45.551] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:06:47.608] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:06:50.081] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:06:52.134] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:06:54.233] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:06:56.289] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:06:58.425] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:07:00.386] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:07:02.306] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:07:04.261] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:07:06.178] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:07:08.112] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:07:10.006] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:07:11.908] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 307404800
[12:07:11.909] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[12:07:11.982] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[12:07:11.982] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 241 (-1/-1) hits flags = 528 (plus default)
[12:07:11.993] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:07:11.993] <TB2>     INFO:     run 1 of 1
[12:07:11.993] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:07:12.336] <TB2>     INFO: Expecting 5033600 events.
[12:07:55.950] <TB2>     INFO: 1018745 events read in total (42899ms).
[12:08:38.813] <TB2>     INFO: 2030240 events read in total (85762ms).
[12:09:24.257] <TB2>     INFO: 3035505 events read in total (131207ms).
[12:10:06.827] <TB2>     INFO: 4034060 events read in total (173776ms).
[12:10:48.424] <TB2>     INFO: 5033600 events read in total (215373ms).
[12:10:48.511] <TB2>     INFO: Test took 216519ms.
[12:10:48.719] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:10:49.178] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:10:51.420] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:10:53.650] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:10:55.886] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:10:58.186] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:11:00.460] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:11:02.747] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:11:05.043] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:11:07.349] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:11:09.572] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:11:11.761] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:11:13.896] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:11:15.968] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:11:18.130] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:11:20.205] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:11:22.319] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:11:24.446] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 293675008
[12:11:24.447] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[12:11:24.520] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[12:11:24.520] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 248 (-1/-1) hits flags = 528 (plus default)
[12:11:24.532] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:11:24.532] <TB2>     INFO:     run 1 of 1
[12:11:24.532] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:11:24.881] <TB2>     INFO: Expecting 5179200 events.
[12:12:08.716] <TB2>     INFO: 1009240 events read in total (43120ms).
[12:12:51.234] <TB2>     INFO: 2011275 events read in total (85638ms).
[12:13:33.857] <TB2>     INFO: 3007780 events read in total (128261ms).
[12:14:16.370] <TB2>     INFO: 3998140 events read in total (170774ms).
[12:14:59.060] <TB2>     INFO: 4987080 events read in total (213464ms).
[12:15:07.496] <TB2>     INFO: 5179200 events read in total (221900ms).
[12:15:07.578] <TB2>     INFO: Test took 223046ms.
[12:15:07.791] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:15:08.271] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:15:10.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:15:12.548] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:15:14.673] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:15:16.884] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:15:19.173] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:15:21.504] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:15:23.828] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:15:26.171] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:15:28.454] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:15:30.682] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:15:32.840] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:15:34.949] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:15:37.175] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:15:39.293] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:15:41.467] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:15:43.657] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 293675008
[12:15:43.658] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[12:15:43.735] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[12:15:43.735] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 255 (-1/-1) hits flags = 528 (plus default)
[12:15:43.747] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:15:43.747] <TB2>     INFO:     run 1 of 1
[12:15:43.747] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:15:44.105] <TB2>     INFO: Expecting 5324800 events.
[12:16:27.659] <TB2>     INFO: 999575 events read in total (42840ms).
[12:17:10.360] <TB2>     INFO: 1992735 events read in total (85541ms).
[12:17:53.011] <TB2>     INFO: 2981335 events read in total (128192ms).
[12:18:35.437] <TB2>     INFO: 3963065 events read in total (170618ms).
[12:19:18.099] <TB2>     INFO: 4943670 events read in total (213281ms).
[12:19:34.890] <TB2>     INFO: 5324800 events read in total (230071ms).
[12:19:34.980] <TB2>     INFO: Test took 231234ms.
[12:19:35.205] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:19:35.705] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:19:37.877] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:19:40.024] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:19:42.164] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:19:44.406] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:19:46.743] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:19:49.102] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:19:51.438] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:19:53.820] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:19:56.114] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:19:58.343] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:20:00.511] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:20:02.652] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:20:04.870] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:20:06.996] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:20:09.160] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:20:11.338] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 293675008
[12:20:11.339] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[12:20:11.412] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[12:20:11.412] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 255 (-1/-1) hits flags = 528 (plus default)
[12:20:11.423] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:20:11.423] <TB2>     INFO:     run 1 of 1
[12:20:11.423] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:20:11.768] <TB2>     INFO: Expecting 5324800 events.
[12:20:55.144] <TB2>     INFO: 999475 events read in total (42661ms).
[12:21:37.831] <TB2>     INFO: 1992545 events read in total (85348ms).
[12:22:20.386] <TB2>     INFO: 2980760 events read in total (127903ms).
[12:23:02.771] <TB2>     INFO: 3962290 events read in total (170288ms).
[12:23:45.156] <TB2>     INFO: 4942700 events read in total (212673ms).
[12:24:01.844] <TB2>     INFO: 5324800 events read in total (229361ms).
[12:24:01.941] <TB2>     INFO: Test took 230518ms.
[12:24:02.176] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:24:02.659] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:24:04.855] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:24:07.017] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:24:09.174] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:24:11.426] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:24:13.773] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:24:16.139] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:24:18.514] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:24:20.905] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:24:23.215] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:24:25.465] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:24:27.657] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:24:29.791] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:24:32.035] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:24:34.181] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:24:36.357] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:24:38.568] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 293675008
[12:24:38.570] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.43857, thr difference RMS: 1.50687
[12:24:38.570] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.3066, thr difference RMS: 1.77961
[12:24:38.570] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.26457, thr difference RMS: 1.6003
[12:24:38.571] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 10.7506, thr difference RMS: 1.41188
[12:24:38.571] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.68575, thr difference RMS: 1.57522
[12:24:38.571] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.86805, thr difference RMS: 1.7838
[12:24:38.571] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.64176, thr difference RMS: 2.11266
[12:24:38.572] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.69781, thr difference RMS: 2.35818
[12:24:38.572] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.25697, thr difference RMS: 1.66252
[12:24:38.572] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.53051, thr difference RMS: 1.66144
[12:24:38.573] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.05392, thr difference RMS: 1.44516
[12:24:38.573] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.47064, thr difference RMS: 1.27388
[12:24:38.573] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 11.5008, thr difference RMS: 1.52865
[12:24:38.574] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.5534, thr difference RMS: 1.5232
[12:24:38.574] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.61339, thr difference RMS: 1.61956
[12:24:38.574] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.63438, thr difference RMS: 1.48667
[12:24:38.575] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.53713, thr difference RMS: 1.486
[12:24:38.575] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.3094, thr difference RMS: 1.77001
[12:24:38.575] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.28587, thr difference RMS: 1.58985
[12:24:38.575] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 10.6658, thr difference RMS: 1.4047
[12:24:38.575] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.68603, thr difference RMS: 1.5593
[12:24:38.576] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.81468, thr difference RMS: 1.77579
[12:24:38.576] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.58752, thr difference RMS: 2.12308
[12:24:38.576] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.6407, thr difference RMS: 2.34317
[12:24:38.576] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.3337, thr difference RMS: 1.69136
[12:24:38.576] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.57204, thr difference RMS: 1.66178
[12:24:38.577] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.10833, thr difference RMS: 1.43221
[12:24:38.577] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.54032, thr difference RMS: 1.2669
[12:24:38.577] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 11.6914, thr difference RMS: 1.59424
[12:24:38.577] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.63989, thr difference RMS: 1.52812
[12:24:38.577] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.56645, thr difference RMS: 1.63292
[12:24:38.578] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.68937, thr difference RMS: 1.5118
[12:24:38.579] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.74908, thr difference RMS: 1.47916
[12:24:38.579] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.36362, thr difference RMS: 1.78137
[12:24:38.579] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.4098, thr difference RMS: 1.59859
[12:24:38.579] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 10.7362, thr difference RMS: 1.42736
[12:24:38.579] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.78504, thr difference RMS: 1.55348
[12:24:38.580] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.934, thr difference RMS: 1.79054
[12:24:38.580] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.9005, thr difference RMS: 2.1438
[12:24:38.580] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.63874, thr difference RMS: 2.30343
[12:24:38.581] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.52072, thr difference RMS: 1.65731
[12:24:38.581] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.56561, thr difference RMS: 1.64384
[12:24:38.581] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.25524, thr difference RMS: 1.4512
[12:24:38.581] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.7066, thr difference RMS: 1.24818
[12:24:38.581] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 12.1413, thr difference RMS: 1.70855
[12:24:38.582] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.81321, thr difference RMS: 1.52955
[12:24:38.582] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.55392, thr difference RMS: 1.62082
[12:24:38.582] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.81592, thr difference RMS: 1.4809
[12:24:38.582] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.89964, thr difference RMS: 1.46663
[12:24:38.583] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.37827, thr difference RMS: 1.77287
[12:24:38.583] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.40851, thr difference RMS: 1.57627
[12:24:38.583] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.5854, thr difference RMS: 1.42006
[12:24:38.584] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.84732, thr difference RMS: 1.55016
[12:24:38.584] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.9591, thr difference RMS: 1.75797
[12:24:38.584] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.00608, thr difference RMS: 2.14844
[12:24:38.585] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.63334, thr difference RMS: 2.32421
[12:24:38.585] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.6066, thr difference RMS: 1.67291
[12:24:38.585] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.58282, thr difference RMS: 1.63977
[12:24:38.585] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.39664, thr difference RMS: 1.40745
[12:24:38.586] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.84277, thr difference RMS: 1.22916
[12:24:38.586] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 12.0254, thr difference RMS: 1.64731
[12:24:38.586] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.01443, thr difference RMS: 1.5131
[12:24:38.586] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.59704, thr difference RMS: 1.63158
[12:24:38.587] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.92004, thr difference RMS: 1.45741
[12:24:38.699] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[12:24:38.703] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2909 seconds
[12:24:38.703] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[12:24:39.411] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[12:24:39.412] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[12:24:39.415] <TB2>     INFO: ######################################################################
[12:24:39.415] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[12:24:39.415] <TB2>     INFO: ######################################################################
[12:24:39.416] <TB2>     INFO:    ----------------------------------------------------------------------
[12:24:39.416] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[12:24:39.416] <TB2>     INFO:    ----------------------------------------------------------------------
[12:24:39.416] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[12:24:39.427] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[12:24:39.427] <TB2>     INFO:     run 1 of 1
[12:24:39.427] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:24:39.773] <TB2>     INFO: Expecting 59072000 events.
[12:25:09.062] <TB2>     INFO: 1073200 events read in total (28575ms).
[12:25:37.554] <TB2>     INFO: 2142200 events read in total (57067ms).
[12:26:06.035] <TB2>     INFO: 3212200 events read in total (85548ms).
[12:26:34.563] <TB2>     INFO: 4282800 events read in total (114076ms).
[12:27:03.107] <TB2>     INFO: 5351400 events read in total (142620ms).
[12:27:31.680] <TB2>     INFO: 6421800 events read in total (171193ms).
[12:28:00.165] <TB2>     INFO: 7492200 events read in total (199678ms).
[12:28:28.623] <TB2>     INFO: 8560400 events read in total (228136ms).
[12:28:57.048] <TB2>     INFO: 9631200 events read in total (256561ms).
[12:29:25.597] <TB2>     INFO: 10701600 events read in total (285110ms).
[12:29:53.990] <TB2>     INFO: 11770200 events read in total (313503ms).
[12:30:22.497] <TB2>     INFO: 12840800 events read in total (342010ms).
[12:30:50.000] <TB2>     INFO: 13911000 events read in total (370513ms).
[12:31:19.540] <TB2>     INFO: 14979800 events read in total (399053ms).
[12:31:47.995] <TB2>     INFO: 16052600 events read in total (427508ms).
[12:32:16.457] <TB2>     INFO: 17121000 events read in total (455970ms).
[12:32:44.984] <TB2>     INFO: 18189600 events read in total (484497ms).
[12:33:13.538] <TB2>     INFO: 19261800 events read in total (513051ms).
[12:33:41.971] <TB2>     INFO: 20330400 events read in total (541484ms).
[12:34:10.509] <TB2>     INFO: 21398800 events read in total (570022ms).
[12:34:38.993] <TB2>     INFO: 22471400 events read in total (598506ms).
[12:35:07.506] <TB2>     INFO: 23540000 events read in total (627019ms).
[12:35:36.014] <TB2>     INFO: 24608200 events read in total (655527ms).
[12:36:04.203] <TB2>     INFO: 25680400 events read in total (683716ms).
[12:36:32.640] <TB2>     INFO: 26749200 events read in total (712153ms).
[12:37:01.053] <TB2>     INFO: 27817400 events read in total (740566ms).
[12:37:29.602] <TB2>     INFO: 28889400 events read in total (769115ms).
[12:37:57.933] <TB2>     INFO: 29958000 events read in total (797447ms).
[12:38:26.380] <TB2>     INFO: 31025800 events read in total (825893ms).
[12:38:54.839] <TB2>     INFO: 32096800 events read in total (854352ms).
[12:39:22.860] <TB2>     INFO: 33166400 events read in total (882373ms).
[12:39:51.300] <TB2>     INFO: 34234600 events read in total (910813ms).
[12:40:19.743] <TB2>     INFO: 35305600 events read in total (939256ms).
[12:40:48.285] <TB2>     INFO: 36375600 events read in total (967798ms).
[12:41:16.026] <TB2>     INFO: 37443600 events read in total (995539ms).
[12:41:44.417] <TB2>     INFO: 38513200 events read in total (1023930ms).
[12:42:12.945] <TB2>     INFO: 39584000 events read in total (1052458ms).
[12:42:41.366] <TB2>     INFO: 40652000 events read in total (1080879ms).
[12:43:09.802] <TB2>     INFO: 41721800 events read in total (1109315ms).
[12:43:38.412] <TB2>     INFO: 42792800 events read in total (1137925ms).
[12:44:07.036] <TB2>     INFO: 43860600 events read in total (1166549ms).
[12:44:35.577] <TB2>     INFO: 44928600 events read in total (1195090ms).
[12:45:04.157] <TB2>     INFO: 46000000 events read in total (1223670ms).
[12:45:32.651] <TB2>     INFO: 47068400 events read in total (1252164ms).
[12:46:01.202] <TB2>     INFO: 48136600 events read in total (1280715ms).
[12:46:29.281] <TB2>     INFO: 49205600 events read in total (1308794ms).
[12:46:56.660] <TB2>     INFO: 50275200 events read in total (1336173ms).
[12:47:25.204] <TB2>     INFO: 51342600 events read in total (1364717ms).
[12:47:53.606] <TB2>     INFO: 52410200 events read in total (1393119ms).
[12:48:22.308] <TB2>     INFO: 53478600 events read in total (1421821ms).
[12:48:50.831] <TB2>     INFO: 54548800 events read in total (1450344ms).
[12:49:18.381] <TB2>     INFO: 55616800 events read in total (1477894ms).
[12:49:45.533] <TB2>     INFO: 56683600 events read in total (1505046ms).
[12:50:12.820] <TB2>     INFO: 57750800 events read in total (1532333ms).
[12:50:41.419] <TB2>     INFO: 58821800 events read in total (1560932ms).
[12:50:48.378] <TB2>     INFO: 59072000 events read in total (1567891ms).
[12:50:48.404] <TB2>     INFO: Test took 1568977ms.
[12:50:48.466] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:50:48.611] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:50:48.611] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[12:50:49.783] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:50:49.784] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[12:50:50.936] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:50:50.936] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[12:50:52.104] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:50:52.104] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[12:50:53.286] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:50:53.286] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[12:50:54.487] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:50:54.487] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[12:50:55.716] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:50:55.716] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[12:50:56.956] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:50:56.956] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[12:50:58.209] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:50:58.209] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[12:50:59.412] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:50:59.412] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[12:51:00.597] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:51:00.597] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[12:51:01.781] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:51:01.781] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[12:51:02.953] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:51:02.953] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[12:51:04.140] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:51:04.140] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[12:51:05.297] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:51:05.297] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[12:51:06.481] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:51:06.481] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[12:51:07.657] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 495431680
[12:51:07.690] <TB2>     INFO: PixTestScurves::scurves() done 
[12:51:07.690] <TB2>     INFO: Vcal mean:  35.04  35.08  35.07  35.16  35.24  35.32  34.91  34.96  35.24  35.02  34.96  35.02  35.07  35.02  35.05  35.04 
[12:51:07.690] <TB2>     INFO: Vcal RMS:    0.66   0.69   0.70   0.82   1.03   1.15   2.83   4.84   1.05   0.72   0.63   0.70   0.78   0.68   0.67   0.62 
[12:51:07.690] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[12:51:07.766] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[12:51:07.766] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[12:51:07.766] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[12:51:07.766] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[12:51:07.766] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[12:51:07.767] <TB2>     INFO: ######################################################################
[12:51:07.767] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[12:51:07.767] <TB2>     INFO: ######################################################################
[12:51:07.770] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:51:08.114] <TB2>     INFO: Expecting 41600 events.
[12:51:12.215] <TB2>     INFO: 41600 events read in total (3371ms).
[12:51:12.215] <TB2>     INFO: Test took 4445ms.
[12:51:12.223] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:51:12.223] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66495
[12:51:12.223] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 29, 0] has eff 8/10
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 29, 0]
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 36, 0] has eff 0/10
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 36, 0]
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 39, 0] has eff 9/10
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 39, 0]
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 41, 0] has eff 0/10
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 41, 0]
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 42, 0] has eff 0/10
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 42, 0]
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 43, 0] has eff 0/10
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 43, 0]
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 44, 0] has eff 0/10
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 44, 0]
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 46, 0] has eff 0/10
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 46, 0]
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 48, 0] has eff 0/10
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 48, 0]
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 49, 0] has eff 0/10
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 49, 0]
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 1, 0] has eff 0/10
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 1, 0]
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 2, 0] has eff 0/10
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 2, 0]
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 3, 0] has eff 0/10
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 3, 0]
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 4, 0] has eff 0/10
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 4, 0]
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 5, 0] has eff 0/10
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 5, 0]
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 6, 0] has eff 0/10
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 6, 0]
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 7, 0] has eff 0/10
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 7, 0]
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 8, 0] has eff 0/10
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 8, 0]
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 9, 0] has eff 0/10
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 9, 0]
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 10, 0] has eff 0/10
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 10, 0]
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 11, 0] has eff 0/10
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 11, 0]
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 12, 0] has eff 0/10
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 12, 0]
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 13, 0] has eff 0/10
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 13, 0]
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 14, 0] has eff 0/10
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 14, 0]
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 15, 0] has eff 0/10
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 15, 0]
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 16, 0] has eff 0/10
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 16, 0]
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 17, 0] has eff 0/10
[12:51:12.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 17, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 18, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 18, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 19, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 19, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 20, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 20, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 21, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 21, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 22, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 22, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 23, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 23, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 24, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 24, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 25, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 25, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 26, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 26, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 27, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 27, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 28, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 28, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 29, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 29, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 30, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 30, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 31, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 31, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 32, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 32, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 33, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 33, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 34, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 34, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 35, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 35, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 36, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 36, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 37, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 37, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 38, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 38, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 39, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 39, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 40, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 40, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 41, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 41, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 42, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 42, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 43, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 43, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 44, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 44, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 45, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 45, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 46, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 46, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 47, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 47, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 48, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 48, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 49, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 49, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 50, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 50, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 0] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 0]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 1] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 1]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 2] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 2]
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 3] has eff 0/10
[12:51:12.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 3]
[12:51:12.230] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 5] has eff 0/10
[12:51:12.230] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 5]
[12:51:12.230] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 30] has eff 8/10
[12:51:12.230] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 30]
[12:51:12.230] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 34] has eff 8/10
[12:51:12.230] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 34]
[12:51:12.230] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 79] has eff 0/10
[12:51:12.230] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 79]
[12:51:12.230] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 79] has eff 0/10
[12:51:12.230] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 79]
[12:51:12.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 69
[12:51:12.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[12:51:12.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[12:51:12.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[12:51:12.572] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[12:51:12.919] <TB2>     INFO: Expecting 41600 events.
[12:51:17.052] <TB2>     INFO: 41600 events read in total (3418ms).
[12:51:17.052] <TB2>     INFO: Test took 4480ms.
[12:51:17.060] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:51:17.060] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66534
[12:51:17.060] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[12:51:17.064] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 158.753
[12:51:17.064] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,8] phvalue 159
[12:51:17.065] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.783
[12:51:17.065] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[12:51:17.065] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.952
[12:51:17.065] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 174
[12:51:17.065] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.736
[12:51:17.065] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 186
[12:51:17.065] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.533
[12:51:17.065] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 175
[12:51:17.065] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.01
[12:51:17.065] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[12:51:17.065] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.238
[12:51:17.065] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[12:51:17.066] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.129
[12:51:17.066] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[12:51:17.066] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.722
[12:51:17.066] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[12:51:17.066] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.196
[12:51:17.066] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 167
[12:51:17.066] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.126
[12:51:17.066] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[12:51:17.066] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.523
[12:51:17.066] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,34] phvalue 163
[12:51:17.066] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.82
[12:51:17.066] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[12:51:17.067] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.849
[12:51:17.067] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[12:51:17.067] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.407
[12:51:17.067] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[12:51:17.067] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.047
[12:51:17.067] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[12:51:17.067] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[12:51:17.067] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[12:51:17.067] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[12:51:17.151] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[12:51:17.496] <TB2>     INFO: Expecting 41600 events.
[12:51:21.650] <TB2>     INFO: 41600 events read in total (3438ms).
[12:51:21.651] <TB2>     INFO: Test took 4500ms.
[12:51:21.659] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:51:21.659] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66446
[12:51:21.659] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[12:51:21.663] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[12:51:21.664] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 51minph_roc = 0
[12:51:21.664] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.2128
[12:51:21.664] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 55
[12:51:21.664] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.9602
[12:51:21.664] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 73
[12:51:21.664] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.7747
[12:51:21.664] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,67] phvalue 67
[12:51:21.664] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.9556
[12:51:21.664] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,24] phvalue 77
[12:51:21.665] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.4069
[12:51:21.665] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 68
[12:51:21.665] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.9715
[12:51:21.665] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,12] phvalue 83
[12:51:21.665] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.9509
[12:51:21.665] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 92
[12:51:21.665] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.4621
[12:51:21.665] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 70
[12:51:21.665] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.1371
[12:51:21.665] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 76
[12:51:21.665] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.2389
[12:51:21.665] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 67
[12:51:21.666] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.4761
[12:51:21.666] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [18 ,66] phvalue 87
[12:51:21.666] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.3397
[12:51:21.666] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,8] phvalue 55
[12:51:21.666] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.3849
[12:51:21.666] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 70
[12:51:21.666] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.8007
[12:51:21.666] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 70
[12:51:21.666] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.9641
[12:51:21.666] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,30] phvalue 73
[12:51:21.667] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.1671
[12:51:21.667] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 90
[12:51:21.668] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 0 0
[12:51:22.068] <TB2>     INFO: Expecting 2560 events.
[12:51:23.029] <TB2>     INFO: 2560 events read in total (246ms).
[12:51:23.029] <TB2>     INFO: Test took 1361ms.
[12:51:23.030] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:51:23.030] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 1 1
[12:51:23.536] <TB2>     INFO: Expecting 2560 events.
[12:51:24.497] <TB2>     INFO: 2560 events read in total (246ms).
[12:51:24.497] <TB2>     INFO: Test took 1467ms.
[12:51:24.497] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:51:24.498] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 67, 2 2
[12:51:25.005] <TB2>     INFO: Expecting 2560 events.
[12:51:25.963] <TB2>     INFO: 2560 events read in total (243ms).
[12:51:25.964] <TB2>     INFO: Test took 1466ms.
[12:51:25.964] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:51:25.964] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 24, 3 3
[12:51:26.471] <TB2>     INFO: Expecting 2560 events.
[12:51:27.430] <TB2>     INFO: 2560 events read in total (244ms).
[12:51:27.430] <TB2>     INFO: Test took 1466ms.
[12:51:27.431] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:51:27.431] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 4 4
[12:51:27.938] <TB2>     INFO: Expecting 2560 events.
[12:51:28.896] <TB2>     INFO: 2560 events read in total (243ms).
[12:51:28.896] <TB2>     INFO: Test took 1465ms.
[12:51:28.897] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:51:28.897] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 12, 5 5
[12:51:29.404] <TB2>     INFO: Expecting 2560 events.
[12:51:30.361] <TB2>     INFO: 2560 events read in total (242ms).
[12:51:30.361] <TB2>     INFO: Test took 1464ms.
[12:51:30.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:51:30.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 6 6
[12:51:30.870] <TB2>     INFO: Expecting 2560 events.
[12:51:31.828] <TB2>     INFO: 2560 events read in total (243ms).
[12:51:31.828] <TB2>     INFO: Test took 1466ms.
[12:51:31.829] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:51:31.829] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 7 7
[12:51:32.337] <TB2>     INFO: Expecting 2560 events.
[12:51:33.295] <TB2>     INFO: 2560 events read in total (244ms).
[12:51:33.296] <TB2>     INFO: Test took 1467ms.
[12:51:33.296] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:51:33.296] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 8 8
[12:51:33.806] <TB2>     INFO: Expecting 2560 events.
[12:51:34.764] <TB2>     INFO: 2560 events read in total (244ms).
[12:51:34.764] <TB2>     INFO: Test took 1468ms.
[12:51:34.764] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:51:34.764] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 9 9
[12:51:35.272] <TB2>     INFO: Expecting 2560 events.
[12:51:36.231] <TB2>     INFO: 2560 events read in total (244ms).
[12:51:36.231] <TB2>     INFO: Test took 1467ms.
[12:51:36.231] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:51:36.231] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 18, 66, 10 10
[12:51:36.739] <TB2>     INFO: Expecting 2560 events.
[12:51:37.698] <TB2>     INFO: 2560 events read in total (244ms).
[12:51:37.698] <TB2>     INFO: Test took 1466ms.
[12:51:37.698] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:51:37.698] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 8, 11 11
[12:51:38.206] <TB2>     INFO: Expecting 2560 events.
[12:51:39.163] <TB2>     INFO: 2560 events read in total (242ms).
[12:51:39.163] <TB2>     INFO: Test took 1465ms.
[12:51:39.164] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:51:39.164] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 12 12
[12:51:39.671] <TB2>     INFO: Expecting 2560 events.
[12:51:40.628] <TB2>     INFO: 2560 events read in total (242ms).
[12:51:40.628] <TB2>     INFO: Test took 1464ms.
[12:51:40.628] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:51:40.628] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 13 13
[12:51:41.136] <TB2>     INFO: Expecting 2560 events.
[12:51:42.092] <TB2>     INFO: 2560 events read in total (242ms).
[12:51:42.093] <TB2>     INFO: Test took 1464ms.
[12:51:42.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:51:42.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 30, 14 14
[12:51:42.600] <TB2>     INFO: Expecting 2560 events.
[12:51:43.556] <TB2>     INFO: 2560 events read in total (242ms).
[12:51:43.557] <TB2>     INFO: Test took 1464ms.
[12:51:43.557] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:51:43.557] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 15 15
[12:51:44.064] <TB2>     INFO: Expecting 2560 events.
[12:51:45.021] <TB2>     INFO: 2560 events read in total (242ms).
[12:51:45.021] <TB2>     INFO: Test took 1464ms.
[12:51:45.021] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:51:45.021] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[12:51:45.021] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[12:51:45.021] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC2
[12:51:45.022] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[12:51:45.022] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC4
[12:51:45.022] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 28 on ROC5
[12:51:45.022] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 26 on ROC6
[12:51:45.022] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC7
[12:51:45.022] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[12:51:45.022] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[12:51:45.022] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[12:51:45.022] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[12:51:45.022] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[12:51:45.022] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[12:51:45.022] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[12:51:45.022] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[12:51:45.024] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:51:45.532] <TB2>     INFO: Expecting 655360 events.
[12:51:57.013] <TB2>     INFO: 655360 events read in total (10767ms).
[12:51:57.024] <TB2>     INFO: Expecting 655360 events.
[12:52:08.557] <TB2>     INFO: 655360 events read in total (10970ms).
[12:52:08.573] <TB2>     INFO: Expecting 655360 events.
[12:52:20.336] <TB2>     INFO: 655360 events read in total (11216ms).
[12:52:20.356] <TB2>     INFO: Expecting 655360 events.
[12:52:31.792] <TB2>     INFO: 655360 events read in total (10888ms).
[12:52:31.816] <TB2>     INFO: Expecting 655360 events.
[12:52:43.615] <TB2>     INFO: 655360 events read in total (11251ms).
[12:52:43.642] <TB2>     INFO: Expecting 655360 events.
[12:52:55.343] <TB2>     INFO: 655360 events read in total (11157ms).
[12:52:55.375] <TB2>     INFO: Expecting 655360 events.
[12:53:07.188] <TB2>     INFO: 655360 events read in total (11274ms).
[12:53:07.225] <TB2>     INFO: Expecting 655360 events.
[12:53:18.973] <TB2>     INFO: 655360 events read in total (11218ms).
[12:53:19.013] <TB2>     INFO: Expecting 655360 events.
[12:53:30.810] <TB2>     INFO: 655360 events read in total (11266ms).
[12:53:30.855] <TB2>     INFO: Expecting 655360 events.
[12:53:42.697] <TB2>     INFO: 655360 events read in total (11315ms).
[12:53:42.749] <TB2>     INFO: Expecting 655360 events.
[12:53:54.444] <TB2>     INFO: 655360 events read in total (11169ms).
[12:53:54.498] <TB2>     INFO: Expecting 655360 events.
[12:54:06.322] <TB2>     INFO: 655360 events read in total (11298ms).
[12:54:06.379] <TB2>     INFO: Expecting 655360 events.
[12:54:18.371] <TB2>     INFO: 655360 events read in total (11465ms).
[12:54:18.432] <TB2>     INFO: Expecting 655360 events.
[12:54:29.882] <TB2>     INFO: 655360 events read in total (10924ms).
[12:54:29.950] <TB2>     INFO: Expecting 655360 events.
[12:54:41.387] <TB2>     INFO: 655360 events read in total (10911ms).
[12:54:41.536] <TB2>     INFO: Expecting 655360 events.
[12:54:52.967] <TB2>     INFO: 655360 events read in total (10904ms).
[12:54:53.048] <TB2>     INFO: Test took 188024ms.
[12:54:53.144] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:54:53.449] <TB2>     INFO: Expecting 655360 events.
[12:55:04.977] <TB2>     INFO: 655360 events read in total (10813ms).
[12:55:04.988] <TB2>     INFO: Expecting 655360 events.
[12:55:16.357] <TB2>     INFO: 655360 events read in total (10803ms).
[12:55:16.372] <TB2>     INFO: Expecting 655360 events.
[12:55:27.701] <TB2>     INFO: 655360 events read in total (10763ms).
[12:55:27.720] <TB2>     INFO: Expecting 655360 events.
[12:55:39.095] <TB2>     INFO: 655360 events read in total (10811ms).
[12:55:39.118] <TB2>     INFO: Expecting 655360 events.
[12:55:50.379] <TB2>     INFO: 655360 events read in total (10707ms).
[12:55:50.408] <TB2>     INFO: Expecting 655360 events.
[12:56:01.696] <TB2>     INFO: 655360 events read in total (10727ms).
[12:56:01.729] <TB2>     INFO: Expecting 655360 events.
[12:56:12.902] <TB2>     INFO: 655360 events read in total (10613ms).
[12:56:12.938] <TB2>     INFO: Expecting 655360 events.
[12:56:24.109] <TB2>     INFO: 655360 events read in total (10603ms).
[12:56:24.157] <TB2>     INFO: Expecting 655360 events.
[12:56:35.482] <TB2>     INFO: 655360 events read in total (10774ms).
[12:56:35.526] <TB2>     INFO: Expecting 655360 events.
[12:56:47.008] <TB2>     INFO: 655360 events read in total (10939ms).
[12:56:47.057] <TB2>     INFO: Expecting 655360 events.
[12:56:58.750] <TB2>     INFO: 655360 events read in total (11157ms).
[12:56:58.802] <TB2>     INFO: Expecting 655360 events.
[12:57:10.218] <TB2>     INFO: 655360 events read in total (10886ms).
[12:57:10.276] <TB2>     INFO: Expecting 655360 events.
[12:57:21.656] <TB2>     INFO: 655360 events read in total (10853ms).
[12:57:21.883] <TB2>     INFO: Expecting 655360 events.
[12:57:33.543] <TB2>     INFO: 655360 events read in total (11133ms).
[12:57:33.737] <TB2>     INFO: Expecting 655360 events.
[12:57:45.408] <TB2>     INFO: 655360 events read in total (11144ms).
[12:57:45.479] <TB2>     INFO: Expecting 655360 events.
[12:57:56.854] <TB2>     INFO: 655360 events read in total (10848ms).
[12:57:57.014] <TB2>     INFO: Test took 183870ms.
[12:57:57.184] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:57:57.185] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[12:57:57.185] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:57:57.185] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[12:57:57.185] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:57:57.186] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[12:57:57.186] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:57:57.186] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[12:57:57.186] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:57:57.187] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[12:57:57.187] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:57:57.187] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[12:57:57.187] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:57:57.187] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[12:57:57.187] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:57:57.188] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[12:57:57.188] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:57:57.188] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[12:57:57.188] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:57:57.189] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[12:57:57.189] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:57:57.189] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[12:57:57.189] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:57:57.189] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[12:57:57.189] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:57:57.190] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[12:57:57.190] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:57:57.190] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[12:57:57.190] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:57:57.191] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[12:57:57.191] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:57:57.191] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[12:57:57.191] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:57:57.198] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:57:57.206] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:57:57.213] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:57:57.220] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:57:57.227] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:57:57.234] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:57:57.241] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:57:57.249] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:57:57.255] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:57:57.262] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:57:57.269] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:57:57.276] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:57:57.283] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:57:57.290] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:57:57.298] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:57:57.305] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[12:57:57.335] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C0.dat
[12:57:57.335] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C1.dat
[12:57:57.335] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C2.dat
[12:57:57.335] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C3.dat
[12:57:57.336] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C4.dat
[12:57:57.336] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C5.dat
[12:57:57.336] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C6.dat
[12:57:57.336] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C7.dat
[12:57:57.336] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C8.dat
[12:57:57.336] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C9.dat
[12:57:57.336] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C10.dat
[12:57:57.336] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C11.dat
[12:57:57.336] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C12.dat
[12:57:57.336] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C13.dat
[12:57:57.337] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C14.dat
[12:57:57.337] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C15.dat
[12:57:57.682] <TB2>     INFO: Expecting 41600 events.
[12:58:01.489] <TB2>     INFO: 41600 events read in total (3092ms).
[12:58:01.490] <TB2>     INFO: Test took 4150ms.
[12:58:02.138] <TB2>     INFO: Expecting 41600 events.
[12:58:05.911] <TB2>     INFO: 41600 events read in total (3058ms).
[12:58:05.912] <TB2>     INFO: Test took 4115ms.
[12:58:06.559] <TB2>     INFO: Expecting 41600 events.
[12:58:10.374] <TB2>     INFO: 41600 events read in total (3100ms).
[12:58:10.374] <TB2>     INFO: Test took 4155ms.
[12:58:10.680] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:10.812] <TB2>     INFO: Expecting 2560 events.
[12:58:11.769] <TB2>     INFO: 2560 events read in total (242ms).
[12:58:11.770] <TB2>     INFO: Test took 1090ms.
[12:58:11.772] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:12.278] <TB2>     INFO: Expecting 2560 events.
[12:58:13.235] <TB2>     INFO: 2560 events read in total (242ms).
[12:58:13.236] <TB2>     INFO: Test took 1464ms.
[12:58:13.238] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:13.745] <TB2>     INFO: Expecting 2560 events.
[12:58:14.702] <TB2>     INFO: 2560 events read in total (242ms).
[12:58:14.702] <TB2>     INFO: Test took 1465ms.
[12:58:14.704] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:15.211] <TB2>     INFO: Expecting 2560 events.
[12:58:16.168] <TB2>     INFO: 2560 events read in total (242ms).
[12:58:16.169] <TB2>     INFO: Test took 1465ms.
[12:58:16.171] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:16.678] <TB2>     INFO: Expecting 2560 events.
[12:58:17.635] <TB2>     INFO: 2560 events read in total (242ms).
[12:58:17.635] <TB2>     INFO: Test took 1464ms.
[12:58:17.637] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:18.144] <TB2>     INFO: Expecting 2560 events.
[12:58:19.102] <TB2>     INFO: 2560 events read in total (243ms).
[12:58:19.102] <TB2>     INFO: Test took 1465ms.
[12:58:19.106] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:19.612] <TB2>     INFO: Expecting 2560 events.
[12:58:20.569] <TB2>     INFO: 2560 events read in total (242ms).
[12:58:20.569] <TB2>     INFO: Test took 1463ms.
[12:58:20.571] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:21.078] <TB2>     INFO: Expecting 2560 events.
[12:58:22.035] <TB2>     INFO: 2560 events read in total (242ms).
[12:58:22.036] <TB2>     INFO: Test took 1465ms.
[12:58:22.038] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:22.545] <TB2>     INFO: Expecting 2560 events.
[12:58:23.502] <TB2>     INFO: 2560 events read in total (242ms).
[12:58:23.503] <TB2>     INFO: Test took 1465ms.
[12:58:23.504] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:24.012] <TB2>     INFO: Expecting 2560 events.
[12:58:24.969] <TB2>     INFO: 2560 events read in total (242ms).
[12:58:24.969] <TB2>     INFO: Test took 1465ms.
[12:58:24.971] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:25.478] <TB2>     INFO: Expecting 2560 events.
[12:58:26.435] <TB2>     INFO: 2560 events read in total (242ms).
[12:58:26.436] <TB2>     INFO: Test took 1465ms.
[12:58:26.438] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:26.945] <TB2>     INFO: Expecting 2560 events.
[12:58:27.902] <TB2>     INFO: 2560 events read in total (242ms).
[12:58:27.902] <TB2>     INFO: Test took 1464ms.
[12:58:27.904] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:28.411] <TB2>     INFO: Expecting 2560 events.
[12:58:29.368] <TB2>     INFO: 2560 events read in total (242ms).
[12:58:29.369] <TB2>     INFO: Test took 1465ms.
[12:58:29.371] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:29.878] <TB2>     INFO: Expecting 2560 events.
[12:58:30.835] <TB2>     INFO: 2560 events read in total (242ms).
[12:58:30.835] <TB2>     INFO: Test took 1465ms.
[12:58:30.837] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:31.344] <TB2>     INFO: Expecting 2560 events.
[12:58:32.301] <TB2>     INFO: 2560 events read in total (242ms).
[12:58:32.302] <TB2>     INFO: Test took 1465ms.
[12:58:32.304] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:32.811] <TB2>     INFO: Expecting 2560 events.
[12:58:33.769] <TB2>     INFO: 2560 events read in total (243ms).
[12:58:33.769] <TB2>     INFO: Test took 1465ms.
[12:58:33.771] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:34.278] <TB2>     INFO: Expecting 2560 events.
[12:58:35.236] <TB2>     INFO: 2560 events read in total (243ms).
[12:58:35.236] <TB2>     INFO: Test took 1465ms.
[12:58:35.238] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:35.745] <TB2>     INFO: Expecting 2560 events.
[12:58:36.703] <TB2>     INFO: 2560 events read in total (243ms).
[12:58:36.703] <TB2>     INFO: Test took 1465ms.
[12:58:36.705] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:37.213] <TB2>     INFO: Expecting 2560 events.
[12:58:38.170] <TB2>     INFO: 2560 events read in total (242ms).
[12:58:38.170] <TB2>     INFO: Test took 1465ms.
[12:58:38.172] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:38.679] <TB2>     INFO: Expecting 2560 events.
[12:58:39.637] <TB2>     INFO: 2560 events read in total (243ms).
[12:58:39.638] <TB2>     INFO: Test took 1466ms.
[12:58:39.640] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:40.146] <TB2>     INFO: Expecting 2560 events.
[12:58:41.104] <TB2>     INFO: 2560 events read in total (243ms).
[12:58:41.104] <TB2>     INFO: Test took 1465ms.
[12:58:41.106] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:41.613] <TB2>     INFO: Expecting 2560 events.
[12:58:42.571] <TB2>     INFO: 2560 events read in total (243ms).
[12:58:42.571] <TB2>     INFO: Test took 1465ms.
[12:58:42.573] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:43.081] <TB2>     INFO: Expecting 2560 events.
[12:58:44.038] <TB2>     INFO: 2560 events read in total (242ms).
[12:58:44.038] <TB2>     INFO: Test took 1465ms.
[12:58:44.040] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:44.547] <TB2>     INFO: Expecting 2560 events.
[12:58:45.505] <TB2>     INFO: 2560 events read in total (243ms).
[12:58:45.505] <TB2>     INFO: Test took 1465ms.
[12:58:45.507] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:46.014] <TB2>     INFO: Expecting 2560 events.
[12:58:46.972] <TB2>     INFO: 2560 events read in total (243ms).
[12:58:46.972] <TB2>     INFO: Test took 1465ms.
[12:58:46.974] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:47.481] <TB2>     INFO: Expecting 2560 events.
[12:58:48.439] <TB2>     INFO: 2560 events read in total (243ms).
[12:58:48.439] <TB2>     INFO: Test took 1465ms.
[12:58:48.441] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:48.948] <TB2>     INFO: Expecting 2560 events.
[12:58:49.906] <TB2>     INFO: 2560 events read in total (243ms).
[12:58:49.907] <TB2>     INFO: Test took 1466ms.
[12:58:49.909] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:50.416] <TB2>     INFO: Expecting 2560 events.
[12:58:51.373] <TB2>     INFO: 2560 events read in total (242ms).
[12:58:51.373] <TB2>     INFO: Test took 1464ms.
[12:58:51.375] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:51.882] <TB2>     INFO: Expecting 2560 events.
[12:58:52.839] <TB2>     INFO: 2560 events read in total (242ms).
[12:58:52.840] <TB2>     INFO: Test took 1465ms.
[12:58:52.842] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:53.349] <TB2>     INFO: Expecting 2560 events.
[12:58:54.306] <TB2>     INFO: 2560 events read in total (242ms).
[12:58:54.307] <TB2>     INFO: Test took 1466ms.
[12:58:54.309] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:54.815] <TB2>     INFO: Expecting 2560 events.
[12:58:55.773] <TB2>     INFO: 2560 events read in total (243ms).
[12:58:55.774] <TB2>     INFO: Test took 1465ms.
[12:58:55.776] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:56.283] <TB2>     INFO: Expecting 2560 events.
[12:58:57.240] <TB2>     INFO: 2560 events read in total (242ms).
[12:58:57.241] <TB2>     INFO: Test took 1465ms.
[12:58:58.255] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 470 seconds
[12:58:58.256] <TB2>     INFO: PH scale (per ROC):    76  78  80  79  75  74  67  70  85  78  84  80  63  78  85  79
[12:58:58.256] <TB2>     INFO: PH offset (per ROC):  191 175 177 173 184 170 164 181 170 179 160 189 186 178 171 160
[12:58:58.425] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[12:58:58.428] <TB2>     INFO: ######################################################################
[12:58:58.428] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[12:58:58.428] <TB2>     INFO: ######################################################################
[12:58:58.428] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[12:58:58.441] <TB2>     INFO: scanning low vcal = 10
[12:58:58.783] <TB2>     INFO: Expecting 41600 events.
[12:59:02.492] <TB2>     INFO: 41600 events read in total (2994ms).
[12:59:02.492] <TB2>     INFO: Test took 4051ms.
[12:59:02.493] <TB2>     INFO: scanning low vcal = 20
[12:59:03.001] <TB2>     INFO: Expecting 41600 events.
[12:59:06.707] <TB2>     INFO: 41600 events read in total (2992ms).
[12:59:06.708] <TB2>     INFO: Test took 4215ms.
[12:59:06.709] <TB2>     INFO: scanning low vcal = 30
[12:59:07.216] <TB2>     INFO: Expecting 41600 events.
[12:59:10.945] <TB2>     INFO: 41600 events read in total (3014ms).
[12:59:10.946] <TB2>     INFO: Test took 4237ms.
[12:59:10.948] <TB2>     INFO: scanning low vcal = 40
[12:59:11.446] <TB2>     INFO: Expecting 41600 events.
[12:59:15.643] <TB2>     INFO: 41600 events read in total (3482ms).
[12:59:15.644] <TB2>     INFO: Test took 4696ms.
[12:59:15.647] <TB2>     INFO: scanning low vcal = 50
[12:59:16.067] <TB2>     INFO: Expecting 41600 events.
[12:59:20.304] <TB2>     INFO: 41600 events read in total (3522ms).
[12:59:20.305] <TB2>     INFO: Test took 4658ms.
[12:59:20.308] <TB2>     INFO: scanning low vcal = 60
[12:59:20.729] <TB2>     INFO: Expecting 41600 events.
[12:59:24.960] <TB2>     INFO: 41600 events read in total (3516ms).
[12:59:24.961] <TB2>     INFO: Test took 4653ms.
[12:59:24.964] <TB2>     INFO: scanning low vcal = 70
[12:59:25.387] <TB2>     INFO: Expecting 41600 events.
[12:59:29.621] <TB2>     INFO: 41600 events read in total (3519ms).
[12:59:29.621] <TB2>     INFO: Test took 4657ms.
[12:59:29.625] <TB2>     INFO: scanning low vcal = 80
[12:59:30.046] <TB2>     INFO: Expecting 41600 events.
[12:59:34.289] <TB2>     INFO: 41600 events read in total (3528ms).
[12:59:34.289] <TB2>     INFO: Test took 4664ms.
[12:59:34.293] <TB2>     INFO: scanning low vcal = 90
[12:59:34.713] <TB2>     INFO: Expecting 41600 events.
[12:59:38.949] <TB2>     INFO: 41600 events read in total (3521ms).
[12:59:38.950] <TB2>     INFO: Test took 4657ms.
[12:59:38.954] <TB2>     INFO: scanning low vcal = 100
[12:59:39.374] <TB2>     INFO: Expecting 41600 events.
[12:59:43.740] <TB2>     INFO: 41600 events read in total (3651ms).
[12:59:43.740] <TB2>     INFO: Test took 4786ms.
[12:59:43.744] <TB2>     INFO: scanning low vcal = 110
[12:59:44.165] <TB2>     INFO: Expecting 41600 events.
[12:59:48.397] <TB2>     INFO: 41600 events read in total (3517ms).
[12:59:48.397] <TB2>     INFO: Test took 4653ms.
[12:59:48.400] <TB2>     INFO: scanning low vcal = 120
[12:59:48.822] <TB2>     INFO: Expecting 41600 events.
[12:59:53.057] <TB2>     INFO: 41600 events read in total (3520ms).
[12:59:53.058] <TB2>     INFO: Test took 4658ms.
[12:59:53.061] <TB2>     INFO: scanning low vcal = 130
[12:59:53.483] <TB2>     INFO: Expecting 41600 events.
[12:59:57.713] <TB2>     INFO: 41600 events read in total (3515ms).
[12:59:57.714] <TB2>     INFO: Test took 4653ms.
[12:59:57.717] <TB2>     INFO: scanning low vcal = 140
[12:59:58.139] <TB2>     INFO: Expecting 41600 events.
[13:00:02.369] <TB2>     INFO: 41600 events read in total (3515ms).
[13:00:02.370] <TB2>     INFO: Test took 4653ms.
[13:00:02.373] <TB2>     INFO: scanning low vcal = 150
[13:00:02.796] <TB2>     INFO: Expecting 41600 events.
[13:00:07.026] <TB2>     INFO: 41600 events read in total (3515ms).
[13:00:07.027] <TB2>     INFO: Test took 4654ms.
[13:00:07.030] <TB2>     INFO: scanning low vcal = 160
[13:00:07.453] <TB2>     INFO: Expecting 41600 events.
[13:00:11.685] <TB2>     INFO: 41600 events read in total (3517ms).
[13:00:11.686] <TB2>     INFO: Test took 4656ms.
[13:00:11.689] <TB2>     INFO: scanning low vcal = 170
[13:00:12.110] <TB2>     INFO: Expecting 41600 events.
[13:00:16.343] <TB2>     INFO: 41600 events read in total (3518ms).
[13:00:16.344] <TB2>     INFO: Test took 4655ms.
[13:00:16.349] <TB2>     INFO: scanning low vcal = 180
[13:00:16.769] <TB2>     INFO: Expecting 41600 events.
[13:00:21.001] <TB2>     INFO: 41600 events read in total (3517ms).
[13:00:21.002] <TB2>     INFO: Test took 4653ms.
[13:00:21.005] <TB2>     INFO: scanning low vcal = 190
[13:00:21.428] <TB2>     INFO: Expecting 41600 events.
[13:00:25.667] <TB2>     INFO: 41600 events read in total (3524ms).
[13:00:25.668] <TB2>     INFO: Test took 4663ms.
[13:00:25.671] <TB2>     INFO: scanning low vcal = 200
[13:00:26.093] <TB2>     INFO: Expecting 41600 events.
[13:00:30.324] <TB2>     INFO: 41600 events read in total (3516ms).
[13:00:30.325] <TB2>     INFO: Test took 4654ms.
[13:00:30.328] <TB2>     INFO: scanning low vcal = 210
[13:00:30.750] <TB2>     INFO: Expecting 41600 events.
[13:00:34.979] <TB2>     INFO: 41600 events read in total (3514ms).
[13:00:34.980] <TB2>     INFO: Test took 4652ms.
[13:00:34.984] <TB2>     INFO: scanning low vcal = 220
[13:00:35.405] <TB2>     INFO: Expecting 41600 events.
[13:00:39.637] <TB2>     INFO: 41600 events read in total (3517ms).
[13:00:39.638] <TB2>     INFO: Test took 4654ms.
[13:00:39.641] <TB2>     INFO: scanning low vcal = 230
[13:00:40.062] <TB2>     INFO: Expecting 41600 events.
[13:00:44.294] <TB2>     INFO: 41600 events read in total (3517ms).
[13:00:44.295] <TB2>     INFO: Test took 4653ms.
[13:00:44.298] <TB2>     INFO: scanning low vcal = 240
[13:00:44.719] <TB2>     INFO: Expecting 41600 events.
[13:00:48.949] <TB2>     INFO: 41600 events read in total (3515ms).
[13:00:48.949] <TB2>     INFO: Test took 4651ms.
[13:00:48.953] <TB2>     INFO: scanning low vcal = 250
[13:00:49.375] <TB2>     INFO: Expecting 41600 events.
[13:00:53.604] <TB2>     INFO: 41600 events read in total (3514ms).
[13:00:53.605] <TB2>     INFO: Test took 4652ms.
[13:00:53.609] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[13:00:54.031] <TB2>     INFO: Expecting 41600 events.
[13:00:58.265] <TB2>     INFO: 41600 events read in total (3519ms).
[13:00:58.266] <TB2>     INFO: Test took 4657ms.
[13:00:58.269] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[13:00:58.691] <TB2>     INFO: Expecting 41600 events.
[13:01:02.923] <TB2>     INFO: 41600 events read in total (3517ms).
[13:01:02.923] <TB2>     INFO: Test took 4654ms.
[13:01:02.927] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[13:01:03.348] <TB2>     INFO: Expecting 41600 events.
[13:01:07.587] <TB2>     INFO: 41600 events read in total (3524ms).
[13:01:07.588] <TB2>     INFO: Test took 4661ms.
[13:01:07.592] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[13:01:08.012] <TB2>     INFO: Expecting 41600 events.
[13:01:12.250] <TB2>     INFO: 41600 events read in total (3523ms).
[13:01:12.250] <TB2>     INFO: Test took 4658ms.
[13:01:12.254] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[13:01:12.675] <TB2>     INFO: Expecting 41600 events.
[13:01:16.904] <TB2>     INFO: 41600 events read in total (3514ms).
[13:01:16.905] <TB2>     INFO: Test took 4651ms.
[13:01:17.439] <TB2>     INFO: PixTestGainPedestal::measure() done 
[13:01:17.441] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[13:01:17.442] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[13:01:17.442] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[13:01:17.442] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[13:01:17.442] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[13:01:17.442] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[13:01:17.442] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[13:01:17.443] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[13:01:17.443] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[13:01:17.443] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[13:01:17.443] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[13:01:17.443] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[13:01:17.443] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[13:01:17.444] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[13:01:17.444] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[13:01:17.444] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[13:01:55.779] <TB2>     INFO: PixTestGainPedestal::fit() done
[13:01:55.779] <TB2>     INFO: non-linearity mean:  0.954 0.953 0.965 0.961 0.968 0.960 0.959 0.955 0.962 0.959 0.957 0.954 0.955 0.963 0.960 0.957
[13:01:55.779] <TB2>     INFO: non-linearity RMS:   0.007 0.007 0.005 0.005 0.006 0.007 0.009 0.012 0.006 0.006 0.005 0.007 0.006 0.005 0.006 0.005
[13:01:55.779] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[13:01:55.801] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[13:01:55.824] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[13:01:55.846] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[13:01:55.868] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[13:01:55.891] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[13:01:55.913] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[13:01:55.936] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[13:01:55.958] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[13:01:55.981] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[13:01:56.003] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[13:01:56.025] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[13:01:56.048] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[13:01:56.070] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[13:01:56.093] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[13:01:56.115] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-13_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[13:01:56.137] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[13:01:56.137] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[13:01:56.145] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[13:01:56.145] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[13:01:56.148] <TB2>     INFO: ######################################################################
[13:01:56.148] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[13:01:56.148] <TB2>     INFO: ######################################################################
[13:01:56.150] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[13:01:56.162] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:01:56.162] <TB2>     INFO:     run 1 of 1
[13:01:56.162] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:01:56.503] <TB2>     INFO: Expecting 3120000 events.
[13:02:44.677] <TB2>     INFO: 1268025 events read in total (47459ms).
[13:03:31.589] <TB2>     INFO: 2522730 events read in total (94371ms).
[13:03:53.978] <TB2>     INFO: 3120000 events read in total (116760ms).
[13:03:54.018] <TB2>     INFO: Test took 117856ms.
[13:03:54.091] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:03:54.239] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:03:55.665] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:03:57.144] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:03:58.579] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:04:00.086] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:04:01.561] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:04:02.999] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:04:04.394] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:04:05.824] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:04:07.244] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:04:08.698] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:04:10.161] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:04:11.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:04:12.995] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:04:14.524] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:04:15.992] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:04:17.438] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 334761984
[13:04:17.470] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[13:04:17.470] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.8952, RMS = 1.02125
[13:04:17.470] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:04:17.470] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[13:04:17.470] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.0889, RMS = 0.954312
[13:04:17.470] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[13:04:17.471] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[13:04:17.471] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.132, RMS = 1.78699
[13:04:17.471] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[13:04:17.471] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[13:04:17.471] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.6557, RMS = 1.70633
[13:04:17.471] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[13:04:17.472] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[13:04:17.472] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8851, RMS = 1.22079
[13:04:17.472] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:04:17.472] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[13:04:17.472] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4172, RMS = 1.26144
[13:04:17.472] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:04:17.473] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[13:04:17.473] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.4476, RMS = 1.93721
[13:04:17.473] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[13:04:17.473] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[13:04:17.473] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.7999, RMS = 2.09073
[13:04:17.473] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[13:04:17.475] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[13:04:17.475] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8975, RMS = 1.54065
[13:04:17.475] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[13:04:17.475] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[13:04:17.475] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7937, RMS = 1.71593
[13:04:17.475] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[13:04:17.476] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[13:04:17.476] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0226, RMS = 1.37698
[13:04:17.476] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[13:04:17.476] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[13:04:17.476] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3001, RMS = 1.34505
[13:04:17.476] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[13:04:17.477] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[13:04:17.477] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6822, RMS = 1.40903
[13:04:17.477] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[13:04:17.477] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[13:04:17.477] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.8838, RMS = 1.39732
[13:04:17.477] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[13:04:17.478] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[13:04:17.478] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.8191, RMS = 1.71637
[13:04:17.478] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[13:04:17.478] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[13:04:17.478] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.7946, RMS = 1.75105
[13:04:17.479] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[13:04:17.480] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[13:04:17.480] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.2663, RMS = 1.51896
[13:04:17.480] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:04:17.480] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[13:04:17.480] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4946, RMS = 1.57969
[13:04:17.480] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:04:17.481] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[13:04:17.481] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.2435, RMS = 1.18938
[13:04:17.481] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:04:17.481] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[13:04:17.481] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.783, RMS = 1.50568
[13:04:17.481] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:04:17.482] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[13:04:17.482] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0328, RMS = 1.14031
[13:04:17.482] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:04:17.482] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[13:04:17.482] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4438, RMS = 1.29623
[13:04:17.482] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:04:17.483] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[13:04:17.483] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.3656, RMS = 1.61234
[13:04:17.483] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:04:17.483] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[13:04:17.483] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.0002, RMS = 2.03393
[13:04:17.483] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[13:04:17.485] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[13:04:17.485] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.999, RMS = 1.5193
[13:04:17.485] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[13:04:17.485] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[13:04:17.485] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3549, RMS = 1.5931
[13:04:17.485] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[13:04:17.486] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[13:04:17.486] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.2804, RMS = 1.50982
[13:04:17.486] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[13:04:17.486] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[13:04:17.486] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.2967, RMS = 1.42157
[13:04:17.486] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[13:04:17.487] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[13:04:17.487] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.2903, RMS = 1.12356
[13:04:17.487] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[13:04:17.487] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[13:04:17.487] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.4892, RMS = 1.01736
[13:04:17.487] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:04:17.488] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[13:04:17.489] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8579, RMS = 1.52983
[13:04:17.489] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:04:17.489] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[13:04:17.489] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.1819, RMS = 1.70705
[13:04:17.489] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:04:17.492] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 141 seconds
[13:04:17.492] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    7   25   35   36   83   11    1    2    0    7    2    1    0
[13:04:17.492] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[13:04:17.589] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[13:04:17.590] <TB2>     INFO: enter test to run
[13:04:17.590] <TB2>     INFO:   test:  no parameter change
[13:04:17.590] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 393.1mA
[13:04:17.591] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 469.5mA
[13:04:17.591] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.2 C
[13:04:17.591] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[13:04:18.084] <TB2>    QUIET: Connection to board 141 closed.
[13:04:18.085] <TB2>     INFO: pXar: this is the end, my friend
[13:04:18.085] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
