Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jun 10 20:53:15 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_FlagGame_timing_summary_routed.rpt -pb top_FlagGame_timing_summary_routed.pb -rpx top_FlagGame_timing_summary_routed.rpx -warn_on_violation
| Design       : top_FlagGame
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (554)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1084)
5. checking no_input_delay (13)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (32)

1. checking no_clock (554)
--------------------------
 There are 74 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: u_OV7670_SCCB_core/U_tick_gen_/tick_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/pclk_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/d0_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/d1_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/r_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1084)
---------------------------------------------------
 There are 1084 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (32)
-----------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.125       -3.071                      3                 1171        0.052        0.000                      0                 1171        4.500        0.000                       0                   625  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.125       -3.071                      3                 1152        0.052        0.000                      0                 1152        4.500        0.000                       0                   625  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.077        0.000                      0                   19        1.269        0.000                      0                   19  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            3  Failing Endpoints,  Worst Slack       -1.125ns,  Total Violation       -3.071ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.125ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.540ns  (logic 4.026ns (38.198%)  route 6.514ns (61.802%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.550     5.071    u_game/u_FlagGame/clk
    SLICE_X49Y24         FDCE                                         r  u_game/u_FlagGame/game_score_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  u_game/u_FlagGame/game_score_reg[8]/Q
                         net (fo=31, routed)          1.048     6.575    u_game/u_FlagGame/game_score_reg[11]_0[0]
    SLICE_X50Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.699 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_2_comp/O
                         net (fo=2, routed)           0.650     7.349    u_game/u_FlagGame/game_score_reg[4]_0[2]
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.473 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.473    u_Text_display/u_Text_score/hundreds0__1_carry__2_1[2]
    SLICE_X52Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.853 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.853    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.168 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/O[3]
                         net (fo=16, routed)          0.866     9.035    u_Text_display/u_Text_score/O[1]
    SLICE_X53Y28         LUT4 (Prop_lut4_I2_O)        0.307     9.342 r  u_Text_display/u_Text_score/hundreds0__50_carry_i_6/O
                         net (fo=1, routed)           0.000     9.342    u_Text_display/u_Text_score/hundreds0__50_carry_i_6_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.892 r  u_Text_display/u_Text_score/hundreds0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     9.892    u_Text_display/u_Text_score/hundreds0__50_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.226 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/O[1]
                         net (fo=3, routed)           0.762    10.987    u_game/u_FlagGame/hundreds0__75_carry__1[1]
    SLICE_X54Y29         LUT4 (Prop_lut4_I2_O)        0.303    11.290 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.290    u_Text_display/u_Text_score/data_reg_i_24[0]
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.803 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=8, routed)           0.672    12.476    u_Text_display/u_Text_score/u_font/data_reg_8[0]
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.124    12.600 r  u_Text_display/u_Text_score/u_font/data_reg_i_24/O
                         net (fo=4, routed)           0.363    12.963    u_Text_display/u_Text_score/u_font/game_score_reg[13]_5
    SLICE_X54Y30         LUT5 (Prop_lut5_I2_O)        0.124    13.087 r  u_Text_display/u_Text_score/u_font/data_reg_i_34/O
                         net (fo=4, routed)           0.484    13.571    u_Text_display/u_Text_score/u_font/hundreds0__263[3]
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.695 r  u_Text_display/u_Text_score/u_font/data_reg_i_31/O
                         net (fo=3, routed)           0.668    14.363    u_Text_display/u_Text_score/u_font/data_reg_i_31_n_0
    SLICE_X51Y30         LUT6 (Prop_lut6_I3_O)        0.124    14.487 r  u_Text_display/u_Text_score/u_font/data_reg_i_17_comp/O
                         net (fo=2, routed)           0.423    14.910    u_Text_display/u_Text_score/u_font/game_score_reg[13]
    SLICE_X49Y29         LUT6 (Prop_lut6_I2_O)        0.124    15.034 r  u_Text_display/u_Text_score/u_font/data_reg_i_2/O
                         net (fo=1, routed)           0.577    15.611    u_Text_display/u_Text_score/u_font/data_reg_i_2_n_0
    RAMB18_X1Y13         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.487    14.828    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X1Y13         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.088    
                         clock uncertainty           -0.035    15.052    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.486    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                         -15.611    
  -------------------------------------------------------------------
                         slack                                 -1.125    

Slack (VIOLATED) :        -1.000ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.415ns  (logic 4.026ns (38.656%)  route 6.389ns (61.344%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.550     5.071    u_game/u_FlagGame/clk
    SLICE_X49Y24         FDCE                                         r  u_game/u_FlagGame/game_score_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  u_game/u_FlagGame/game_score_reg[8]/Q
                         net (fo=31, routed)          1.048     6.575    u_game/u_FlagGame/game_score_reg[11]_0[0]
    SLICE_X50Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.699 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_2_comp/O
                         net (fo=2, routed)           0.650     7.349    u_game/u_FlagGame/game_score_reg[4]_0[2]
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.473 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.473    u_Text_display/u_Text_score/hundreds0__1_carry__2_1[2]
    SLICE_X52Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.853 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.853    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.168 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/O[3]
                         net (fo=16, routed)          0.866     9.035    u_Text_display/u_Text_score/O[1]
    SLICE_X53Y28         LUT4 (Prop_lut4_I2_O)        0.307     9.342 r  u_Text_display/u_Text_score/hundreds0__50_carry_i_6/O
                         net (fo=1, routed)           0.000     9.342    u_Text_display/u_Text_score/hundreds0__50_carry_i_6_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.892 r  u_Text_display/u_Text_score/hundreds0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     9.892    u_Text_display/u_Text_score/hundreds0__50_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.226 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/O[1]
                         net (fo=3, routed)           0.762    10.987    u_game/u_FlagGame/hundreds0__75_carry__1[1]
    SLICE_X54Y29         LUT4 (Prop_lut4_I2_O)        0.303    11.290 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.290    u_Text_display/u_Text_score/data_reg_i_24[0]
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.803 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=8, routed)           0.672    12.476    u_Text_display/u_Text_score/u_font/data_reg_8[0]
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.124    12.600 r  u_Text_display/u_Text_score/u_font/data_reg_i_24/O
                         net (fo=4, routed)           0.363    12.963    u_Text_display/u_Text_score/u_font/game_score_reg[13]_5
    SLICE_X54Y30         LUT5 (Prop_lut5_I2_O)        0.124    13.087 r  u_Text_display/u_Text_score/u_font/data_reg_i_34/O
                         net (fo=4, routed)           0.484    13.571    u_Text_display/u_Text_score/u_font/hundreds0__263[3]
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.695 r  u_Text_display/u_Text_score/u_font/data_reg_i_31/O
                         net (fo=3, routed)           0.668    14.363    u_Text_display/u_Text_score/u_font/data_reg_i_31_n_0
    SLICE_X51Y30         LUT6 (Prop_lut6_I3_O)        0.124    14.487 r  u_Text_display/u_Text_score/u_font/data_reg_i_17_comp/O
                         net (fo=2, routed)           0.276    14.763    u_game/u_FlagGame/data_reg
    SLICE_X51Y30         LUT5 (Prop_lut5_I2_O)        0.124    14.887 r  u_game/u_FlagGame/data_reg_i_3/O
                         net (fo=1, routed)           0.599    15.486    u_Text_display/u_Text_score/u_font/data_reg_2[5]
    RAMB18_X1Y13         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.487    14.828    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X1Y13         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.088    
                         clock uncertainty           -0.035    15.052    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.486    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                         -15.486    
  -------------------------------------------------------------------
                         slack                                 -1.000    

Slack (VIOLATED) :        -0.947ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.362ns  (logic 4.026ns (38.854%)  route 6.336ns (61.146%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.550     5.071    u_game/u_FlagGame/clk
    SLICE_X49Y24         FDCE                                         r  u_game/u_FlagGame/game_score_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  u_game/u_FlagGame/game_score_reg[8]/Q
                         net (fo=31, routed)          1.048     6.575    u_game/u_FlagGame/game_score_reg[11]_0[0]
    SLICE_X50Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.699 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_2_comp/O
                         net (fo=2, routed)           0.650     7.349    u_game/u_FlagGame/game_score_reg[4]_0[2]
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.473 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.473    u_Text_display/u_Text_score/hundreds0__1_carry__2_1[2]
    SLICE_X52Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.853 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.853    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.168 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/O[3]
                         net (fo=16, routed)          0.866     9.035    u_Text_display/u_Text_score/O[1]
    SLICE_X53Y28         LUT4 (Prop_lut4_I2_O)        0.307     9.342 r  u_Text_display/u_Text_score/hundreds0__50_carry_i_6/O
                         net (fo=1, routed)           0.000     9.342    u_Text_display/u_Text_score/hundreds0__50_carry_i_6_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.892 r  u_Text_display/u_Text_score/hundreds0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     9.892    u_Text_display/u_Text_score/hundreds0__50_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.226 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/O[1]
                         net (fo=3, routed)           0.762    10.987    u_game/u_FlagGame/hundreds0__75_carry__1[1]
    SLICE_X54Y29         LUT4 (Prop_lut4_I2_O)        0.303    11.290 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.290    u_Text_display/u_Text_score/data_reg_i_24[0]
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.803 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=8, routed)           0.672    12.476    u_Text_display/u_Text_score/u_font/data_reg_8[0]
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.124    12.600 r  u_Text_display/u_Text_score/u_font/data_reg_i_24/O
                         net (fo=4, routed)           0.363    12.963    u_Text_display/u_Text_score/u_font/game_score_reg[13]_5
    SLICE_X54Y30         LUT5 (Prop_lut5_I2_O)        0.124    13.087 r  u_Text_display/u_Text_score/u_font/data_reg_i_34/O
                         net (fo=4, routed)           0.484    13.571    u_Text_display/u_Text_score/u_font/hundreds0__263[3]
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.695 r  u_Text_display/u_Text_score/u_font/data_reg_i_31/O
                         net (fo=3, routed)           0.604    14.299    u_Text_display/u_Text_score/u_font/data_reg_i_31_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I3_O)        0.124    14.423 r  u_Text_display/u_Text_score/u_font/data_reg_i_12_comp/O
                         net (fo=1, routed)           0.287    14.711    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/data_reg_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124    14.835 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/data_reg_i_1_comp/O
                         net (fo=1, routed)           0.598    15.433    u_Text_display/u_Text_score/u_font/data_reg_2[6]
    RAMB18_X1Y13         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.487    14.828    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X1Y13         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.088    
                         clock uncertainty           -0.035    15.052    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.486    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                         -15.433    
  -------------------------------------------------------------------
                         slack                                 -0.947    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.031ns  (logic 3.654ns (40.459%)  route 5.377ns (59.541%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.550     5.071    u_game/u_FlagGame/clk
    SLICE_X49Y24         FDCE                                         r  u_game/u_FlagGame/game_score_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  u_game/u_FlagGame/game_score_reg[8]/Q
                         net (fo=31, routed)          1.048     6.575    u_game/u_FlagGame/game_score_reg[11]_0[0]
    SLICE_X50Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.699 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_2_comp/O
                         net (fo=2, routed)           0.650     7.349    u_game/u_FlagGame/game_score_reg[4]_0[2]
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.473 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.473    u_Text_display/u_Text_score/hundreds0__1_carry__2_1[2]
    SLICE_X52Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.853 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.853    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.168 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/O[3]
                         net (fo=16, routed)          0.866     9.035    u_Text_display/u_Text_score/O[1]
    SLICE_X53Y28         LUT4 (Prop_lut4_I2_O)        0.307     9.342 r  u_Text_display/u_Text_score/hundreds0__50_carry_i_6/O
                         net (fo=1, routed)           0.000     9.342    u_Text_display/u_Text_score/hundreds0__50_carry_i_6_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.892 r  u_Text_display/u_Text_score/hundreds0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     9.892    u_Text_display/u_Text_score/hundreds0__50_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.226 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/O[1]
                         net (fo=3, routed)           0.762    10.987    u_game/u_FlagGame/hundreds0__75_carry__1[1]
    SLICE_X54Y29         LUT4 (Prop_lut4_I2_O)        0.303    11.290 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.290    u_Text_display/u_Text_score/data_reg_i_24[0]
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.803 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=8, routed)           0.672    12.476    u_Text_display/u_Text_score/u_font/data_reg_8[0]
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.124    12.600 r  u_Text_display/u_Text_score/u_font/data_reg_i_24/O
                         net (fo=4, routed)           0.578    13.178    u_game/u_FlagGame/data_reg_9
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    13.302 r  u_game/u_FlagGame/data_reg_i_4/O
                         net (fo=1, routed)           0.801    14.103    u_Text_display/u_Text_score/u_font/data_reg_2[4]
    RAMB18_X1Y13         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.487    14.828    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X1Y13         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.088    
                         clock uncertainty           -0.035    15.052    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.486    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                         -14.103    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_U_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.950ns  (logic 4.021ns (44.927%)  route 4.929ns (55.073%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.612     5.133    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X0Y9          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.005 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.070    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.495 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.603    10.098    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X28Y30         LUT6 (Prop_lut6_I3_O)        0.124    10.222 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaBlue_OBUF[2]_inst_i_3/O
                         net (fo=8, routed)           1.153    11.375    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[2]
    SLICE_X45Y26         LUT2 (Prop_lut2_I1_O)        0.150    11.525 r  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_12/O
                         net (fo=1, routed)           0.844    12.370    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_12_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I5_O)        0.326    12.696 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.513    13.208    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X46Y27         LUT3 (Prop_lut3_I1_O)        0.124    13.332 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count[0]_i_1/O
                         net (fo=32, routed)          0.750    14.083    u_game/u_color_find/red_flag_U_count
    SLICE_X44Y24         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.431    14.772    u_game/u_color_find/clk
    SLICE_X44Y24         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[0]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X44Y24         FDCE (Setup_fdce_C_CE)      -0.205    14.720    u_game/u_color_find/red_flag_U_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -14.083    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_U_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.950ns  (logic 4.021ns (44.927%)  route 4.929ns (55.073%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.612     5.133    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X0Y9          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.005 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.070    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.495 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.603    10.098    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X28Y30         LUT6 (Prop_lut6_I3_O)        0.124    10.222 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaBlue_OBUF[2]_inst_i_3/O
                         net (fo=8, routed)           1.153    11.375    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[2]
    SLICE_X45Y26         LUT2 (Prop_lut2_I1_O)        0.150    11.525 r  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_12/O
                         net (fo=1, routed)           0.844    12.370    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_12_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I5_O)        0.326    12.696 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.513    13.208    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X46Y27         LUT3 (Prop_lut3_I1_O)        0.124    13.332 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count[0]_i_1/O
                         net (fo=32, routed)          0.750    14.083    u_game/u_color_find/red_flag_U_count
    SLICE_X44Y24         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.431    14.772    u_game/u_color_find/clk
    SLICE_X44Y24         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[1]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X44Y24         FDCE (Setup_fdce_C_CE)      -0.205    14.720    u_game/u_color_find/red_flag_U_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -14.083    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_U_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.950ns  (logic 4.021ns (44.927%)  route 4.929ns (55.073%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.612     5.133    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X0Y9          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.005 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.070    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.495 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.603    10.098    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X28Y30         LUT6 (Prop_lut6_I3_O)        0.124    10.222 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaBlue_OBUF[2]_inst_i_3/O
                         net (fo=8, routed)           1.153    11.375    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[2]
    SLICE_X45Y26         LUT2 (Prop_lut2_I1_O)        0.150    11.525 r  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_12/O
                         net (fo=1, routed)           0.844    12.370    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_12_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I5_O)        0.326    12.696 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.513    13.208    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X46Y27         LUT3 (Prop_lut3_I1_O)        0.124    13.332 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count[0]_i_1/O
                         net (fo=32, routed)          0.750    14.083    u_game/u_color_find/red_flag_U_count
    SLICE_X44Y24         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.431    14.772    u_game/u_color_find/clk
    SLICE_X44Y24         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[2]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X44Y24         FDCE (Setup_fdce_C_CE)      -0.205    14.720    u_game/u_color_find/red_flag_U_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -14.083    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_U_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.950ns  (logic 4.021ns (44.927%)  route 4.929ns (55.073%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.612     5.133    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X0Y9          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.005 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.070    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.495 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.603    10.098    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X28Y30         LUT6 (Prop_lut6_I3_O)        0.124    10.222 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaBlue_OBUF[2]_inst_i_3/O
                         net (fo=8, routed)           1.153    11.375    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[2]
    SLICE_X45Y26         LUT2 (Prop_lut2_I1_O)        0.150    11.525 r  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_12/O
                         net (fo=1, routed)           0.844    12.370    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_12_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I5_O)        0.326    12.696 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.513    13.208    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X46Y27         LUT3 (Prop_lut3_I1_O)        0.124    13.332 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count[0]_i_1/O
                         net (fo=32, routed)          0.750    14.083    u_game/u_color_find/red_flag_U_count
    SLICE_X44Y24         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.431    14.772    u_game/u_color_find/clk
    SLICE_X44Y24         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[3]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X44Y24         FDCE (Setup_fdce_C_CE)      -0.205    14.720    u_game/u_color_find/red_flag_U_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -14.083    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_D_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.949ns  (logic 4.021ns (44.935%)  route 4.928ns (55.065%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.612     5.133    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X0Y9          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.005 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.070    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.495 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.603    10.098    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X28Y30         LUT6 (Prop_lut6_I3_O)        0.124    10.222 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaBlue_OBUF[2]_inst_i_3/O
                         net (fo=8, routed)           1.153    11.375    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[2]
    SLICE_X45Y26         LUT2 (Prop_lut2_I1_O)        0.150    11.525 r  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_12/O
                         net (fo=1, routed)           0.844    12.370    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_12_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I5_O)        0.326    12.696 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.503    13.198    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X46Y27         LUT4 (Prop_lut4_I2_O)        0.124    13.322 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.759    14.081    u_game/u_color_find/red_flag_D_count
    SLICE_X43Y23         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.432    14.773    u_game/u_color_find/clk
    SLICE_X43Y23         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[0]/C
                         clock pessimism              0.188    14.961    
                         clock uncertainty           -0.035    14.926    
    SLICE_X43Y23         FDCE (Setup_fdce_C_CE)      -0.205    14.721    u_game/u_color_find/red_flag_D_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -14.081    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_D_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.949ns  (logic 4.021ns (44.935%)  route 4.928ns (55.065%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.612     5.133    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X0Y9          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.005 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.070    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.495 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.603    10.098    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X28Y30         LUT6 (Prop_lut6_I3_O)        0.124    10.222 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaBlue_OBUF[2]_inst_i_3/O
                         net (fo=8, routed)           1.153    11.375    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[2]
    SLICE_X45Y26         LUT2 (Prop_lut2_I1_O)        0.150    11.525 r  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_12/O
                         net (fo=1, routed)           0.844    12.370    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_12_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I5_O)        0.326    12.696 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.503    13.198    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X46Y27         LUT4 (Prop_lut4_I2_O)        0.124    13.322 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.759    14.081    u_game/u_color_find/red_flag_D_count
    SLICE_X43Y23         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.432    14.773    u_game/u_color_find/clk
    SLICE_X43Y23         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[1]/C
                         clock pessimism              0.188    14.961    
                         clock uncertainty           -0.035    14.926    
    SLICE_X43Y23         FDCE (Setup_fdce_C_CE)      -0.205    14.721    u_game/u_color_find/red_flag_D_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -14.081    
  -------------------------------------------------------------------
                         slack                                  0.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_xorshift/z_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/y_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.249ns (54.726%)  route 0.206ns (45.274%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.562     1.445    u_game/u_PRNG/u_xorshift/clk
    SLICE_X42Y50         FDPE                                         r  u_game/u_PRNG/u_xorshift/z_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDPE (Prop_fdpe_C_Q)         0.148     1.593 r  u_game/u_PRNG/u_xorshift/z_reg[14]/Q
                         net (fo=1, routed)           0.206     1.799    u_game/u_PRNG/u_ButtonPushTimeCounter/y_reg[15][14]
    SLICE_X42Y47         LUT4 (Prop_lut4_I3_O)        0.101     1.900 r  u_game/u_PRNG/u_ButtonPushTimeCounter/y[14]_i_1/O
                         net (fo=1, routed)           0.000     1.900    u_game/u_PRNG/u_xorshift/y_reg[15]_1[14]
    SLICE_X42Y47         FDPE                                         r  u_game/u_PRNG/u_xorshift/y_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.834     1.961    u_game/u_PRNG/u_xorshift/clk
    SLICE_X42Y47         FDPE                                         r  u_game/u_PRNG/u_xorshift/y_reg[14]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X42Y47         FDPE (Hold_fdpe_C_D)         0.131     1.848    u_game/u_PRNG/u_xorshift/y_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/z_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.226ns (46.486%)  route 0.260ns (53.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.562     1.445    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X41Y50         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  u_game/u_PRNG/u_sys_counter/count_reg[31]/Q
                         net (fo=2, routed)           0.260     1.833    u_game/u_PRNG/u_ButtonPushTimeCounter/z_reg[15][31]
    SLICE_X41Y46         LUT4 (Prop_lut4_I1_O)        0.098     1.931 r  u_game/u_PRNG/u_ButtonPushTimeCounter/z[15]_i_1/O
                         net (fo=1, routed)           0.000     1.931    u_game/u_PRNG/u_xorshift/D[15]
    SLICE_X41Y46         FDPE                                         r  u_game/u_PRNG/u_xorshift/z_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.833     1.960    u_game/u_PRNG/u_xorshift/clk
    SLICE_X41Y46         FDPE                                         r  u_game/u_PRNG/u_xorshift/z_reg[15]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X41Y46         FDPE (Hold_fdpe_C_D)         0.107     1.823    u_game/u_PRNG/u_xorshift/z_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_xorshift/x_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/w_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.209ns (43.815%)  route 0.268ns (56.185%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.562     1.445    u_game/u_PRNG/u_xorshift/clk
    SLICE_X42Y50         FDPE                                         r  u_game/u_PRNG/u_xorshift/x_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.609 r  u_game/u_PRNG/u_xorshift/x_reg[14]/Q
                         net (fo=4, routed)           0.268     1.877    u_game/u_PRNG/u_xorshift/x[14]
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.922 r  u_game/u_PRNG/u_xorshift/w[25]_i_1/O
                         net (fo=1, routed)           0.000     1.922    u_game/u_PRNG/u_xorshift/w[25]_i_1_n_0
    SLICE_X41Y48         FDCE                                         r  u_game/u_PRNG/u_xorshift/w_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.834     1.961    u_game/u_PRNG/u_xorshift/clk
    SLICE_X41Y48         FDCE                                         r  u_game/u_PRNG/u_xorshift/w_reg[25]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X41Y48         FDCE (Hold_fdce_C_D)         0.092     1.809    u_game/u_PRNG/u_xorshift/w_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/z_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.183ns (37.082%)  route 0.311ns (62.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.562     1.445    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X41Y50         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  u_game/u_PRNG/u_sys_counter/count_reg[27]/Q
                         net (fo=2, routed)           0.311     1.897    u_game/u_PRNG/u_ButtonPushTimeCounter/z_reg[15][27]
    SLICE_X44Y49         LUT4 (Prop_lut4_I1_O)        0.042     1.939 r  u_game/u_PRNG/u_ButtonPushTimeCounter/z[11]_i_1/O
                         net (fo=1, routed)           0.000     1.939    u_game/u_PRNG/u_xorshift/D[11]
    SLICE_X44Y49         FDPE                                         r  u_game/u_PRNG/u_xorshift/z_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.835     1.962    u_game/u_PRNG/u_xorshift/clk
    SLICE_X44Y49         FDPE                                         r  u_game/u_PRNG/u_xorshift/z_reg[11]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X44Y49         FDPE (Hold_fdpe_C_D)         0.107     1.825    u_game/u_PRNG/u_xorshift/z_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/y_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.185ns (36.079%)  route 0.328ns (63.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.564     1.447    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X41Y47         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  u_game/u_PRNG/u_sys_counter/count_reg[12]/Q
                         net (fo=2, routed)           0.328     1.916    u_game/u_PRNG/u_ButtonPushTimeCounter/z_reg[15][12]
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.044     1.960 r  u_game/u_PRNG/u_ButtonPushTimeCounter/y[12]_i_1/O
                         net (fo=1, routed)           0.000     1.960    u_game/u_PRNG/u_xorshift/y_reg[15]_1[12]
    SLICE_X42Y50         FDCE                                         r  u_game/u_PRNG/u_xorshift/y_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.832     1.959    u_game/u_PRNG/u_xorshift/clk
    SLICE_X42Y50         FDCE                                         r  u_game/u_PRNG/u_xorshift/y_reg[12]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDCE (Hold_fdce_C_D)         0.131     1.846    u_game/u_PRNG/u_xorshift/y_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_xorshift/y_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/x_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.247ns (48.862%)  route 0.259ns (51.138%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.564     1.447    u_game/u_PRNG/u_xorshift/clk
    SLICE_X42Y47         FDPE                                         r  u_game/u_PRNG/u_xorshift/y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.148     1.595 r  u_game/u_PRNG/u_xorshift/y_reg[9]/Q
                         net (fo=1, routed)           0.259     1.854    u_game/u_PRNG/u_ButtonPushTimeCounter/x_reg[15][9]
    SLICE_X42Y50         LUT4 (Prop_lut4_I3_O)        0.099     1.953 r  u_game/u_PRNG/u_ButtonPushTimeCounter/x[9]_i_1/O
                         net (fo=1, routed)           0.000     1.953    u_game/u_PRNG/u_xorshift/x_reg[15]_0[9]
    SLICE_X42Y50         FDPE                                         r  u_game/u_PRNG/u_xorshift/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.832     1.959    u_game/u_PRNG/u_xorshift/clk
    SLICE_X42Y50         FDPE                                         r  u_game/u_PRNG/u_xorshift/x_reg[9]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDPE (Hold_fdpe_C_D)         0.121     1.836    u_game/u_PRNG/u_xorshift/x_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_xorshift/x_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/w_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.564     1.447    u_game/u_PRNG/u_xorshift/clk
    SLICE_X39Y47         FDCE                                         r  u_game/u_PRNG/u_xorshift/x_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  u_game/u_PRNG/u_xorshift/x_reg[29]/Q
                         net (fo=2, routed)           0.065     1.653    u_game/u_PRNG/u_xorshift/x[29]
    SLICE_X38Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.698 r  u_game/u_PRNG/u_xorshift/w[21]_i_1/O
                         net (fo=1, routed)           0.000     1.698    u_game/u_PRNG/u_xorshift/w[21]_i_1_n_0
    SLICE_X38Y47         FDPE                                         r  u_game/u_PRNG/u_xorshift/w_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.833     1.960    u_game/u_PRNG/u_xorshift/clk
    SLICE_X38Y47         FDPE                                         r  u_game/u_PRNG/u_xorshift/w_reg[21]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X38Y47         FDPE (Hold_fdpe_C_D)         0.121     1.581    u_game/u_PRNG/u_xorshift/w_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/x_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.226ns (46.486%)  route 0.260ns (53.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.562     1.445    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X41Y50         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  u_game/u_PRNG/u_sys_counter/count_reg[31]/Q
                         net (fo=2, routed)           0.260     1.833    u_game/u_PRNG/u_ButtonPushTimeCounter/z_reg[15][31]
    SLICE_X41Y46         LUT4 (Prop_lut4_I1_O)        0.098     1.931 r  u_game/u_PRNG/u_ButtonPushTimeCounter/x[15]_i_1/O
                         net (fo=1, routed)           0.000     1.931    u_game/u_PRNG/u_xorshift/x_reg[15]_0[15]
    SLICE_X41Y46         FDCE                                         r  u_game/u_PRNG/u_xorshift/x_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.833     1.960    u_game/u_PRNG/u_xorshift/clk
    SLICE_X41Y46         FDCE                                         r  u_game/u_PRNG/u_xorshift/x_reg[15]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X41Y46         FDCE (Hold_fdce_C_D)         0.092     1.808    u_game/u_PRNG/u_xorshift/x_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/w_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.203%)  route 0.328ns (63.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.564     1.447    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X41Y47         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  u_game/u_PRNG/u_sys_counter/count_reg[12]/Q
                         net (fo=2, routed)           0.328     1.916    u_game/u_PRNG/u_ButtonPushTimeCounter/z_reg[15][12]
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.961 r  u_game/u_PRNG/u_ButtonPushTimeCounter/w[12]_i_1/O
                         net (fo=1, routed)           0.000     1.961    u_game/u_PRNG/u_xorshift/w_reg[15]_1[9]
    SLICE_X42Y50         FDPE                                         r  u_game/u_PRNG/u_xorshift/w_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.832     1.959    u_game/u_PRNG/u_xorshift/clk
    SLICE_X42Y50         FDPE                                         r  u_game/u_PRNG/u_xorshift/w_reg[12]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDPE (Hold_fdpe_C_D)         0.120     1.835    u_game/u_PRNG/u_xorshift/w_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/z_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.187ns (35.208%)  route 0.344ns (64.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.562     1.445    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X41Y50         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  u_game/u_PRNG/u_sys_counter/count_reg[26]/Q
                         net (fo=2, routed)           0.344     1.930    u_game/u_PRNG/u_ButtonPushTimeCounter/z_reg[15][26]
    SLICE_X38Y49         LUT4 (Prop_lut4_I1_O)        0.046     1.976 r  u_game/u_PRNG/u_ButtonPushTimeCounter/z[10]_i_1/O
                         net (fo=1, routed)           0.000     1.976    u_game/u_PRNG/u_xorshift/D[10]
    SLICE_X38Y49         FDPE                                         r  u_game/u_PRNG/u_xorshift/z_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.833     1.960    u_game/u_PRNG/u_xorshift/clk
    SLICE_X38Y49         FDPE                                         r  u_game/u_PRNG/u_xorshift/z_reg[10]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X38Y49         FDPE (Hold_fdpe_C_D)         0.131     1.847    u_game/u_PRNG/u_xorshift/z_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_7/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y34  u_fndController/U_Clk_Div_1Khz/tick_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y39  u_game/u_sound_card/music/duration_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y39  u_game/u_sound_card/music/duration_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y40  u_game/u_sound_card/music/duration_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y40  u_game/u_sound_card/music/duration_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y39  u_game/u_sound_card/music/duration_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y39  u_game/u_sound_card/music/duration_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y39  u_game/u_sound_card/music/note_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y41  u_game/u_sound_card/tone/dcnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y41  u_game/u_sound_card/tone/dcnt_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y23  u_game/u_color_find/USER_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y23  u_game/u_color_find/USER_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y17  u_game/u_color_find/blue_flag_D_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y103  u_OV7670_VGA_Display/U_OV7670_Clk_Gen/p_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y103  u_OV7670_VGA_Display/U_OV7670_Clk_Gen/p_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y103  u_OV7670_VGA_Display/U_OV7670_Clk_Gen/pclk_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y34  u_fndController/U_Clk_Div_1Khz/div_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y34  u_fndController/U_Clk_Div_1Khz/div_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y34  u_fndController/U_Clk_Div_1Khz/div_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y34  u_fndController/U_Clk_Div_1Khz/div_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[1]_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.642ns (14.462%)  route 3.797ns (85.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.558     5.079    u_game/u_FlagGame/clk
    SLICE_X38Y34         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.853     6.451    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.124     6.575 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          2.944     9.518    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y24         FDCE                                         f  u_game/u_FlagGame/game_score_reg[1]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.435    14.776    u_game/u_FlagGame/clk
    SLICE_X51Y24         FDCE                                         r  u_game/u_FlagGame/game_score_reg[1]_replica/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X51Y24         FDCE (Recov_fdce_C_CLR)     -0.405    14.596    u_game/u_FlagGame/game_score_reg[1]_replica
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[7]_replica_1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.642ns (14.462%)  route 3.797ns (85.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.558     5.079    u_game/u_FlagGame/clk
    SLICE_X38Y34         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.853     6.451    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.124     6.575 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          2.944     9.518    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y24         FDCE                                         f  u_game/u_FlagGame/game_score_reg[7]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.435    14.776    u_game/u_FlagGame/clk
    SLICE_X51Y24         FDCE                                         r  u_game/u_FlagGame/game_score_reg[7]_replica_1/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X51Y24         FDCE (Recov_fdce_C_CLR)     -0.405    14.596    u_game/u_FlagGame/game_score_reg[7]_replica_1
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.642ns (14.462%)  route 3.797ns (85.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.558     5.079    u_game/u_FlagGame/clk
    SLICE_X38Y34         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.853     6.451    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.124     6.575 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          2.944     9.518    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y24         FDCE                                         f  u_game/u_FlagGame/game_score_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.435    14.776    u_game/u_FlagGame/clk
    SLICE_X51Y24         FDCE                                         r  u_game/u_FlagGame/game_score_reg[9]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X51Y24         FDCE (Recov_fdce_C_CLR)     -0.405    14.596    u_game/u_FlagGame/game_score_reg[9]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.642ns (14.965%)  route 3.648ns (85.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.558     5.079    u_game/u_FlagGame/clk
    SLICE_X38Y34         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.853     6.451    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.124     6.575 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          2.795     9.369    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y24         FDCE                                         f  u_game/u_FlagGame/game_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.435    14.776    u_game/u_FlagGame/clk
    SLICE_X53Y24         FDCE                                         r  u_game/u_FlagGame/game_score_reg[1]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X53Y24         FDCE (Recov_fdce_C_CLR)     -0.405    14.596    u_game/u_FlagGame/game_score_reg[1]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.642ns (14.989%)  route 3.641ns (85.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.558     5.079    u_game/u_FlagGame/clk
    SLICE_X38Y34         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.853     6.451    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.124     6.575 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          2.788     9.362    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y28         FDCE                                         f  u_game/u_FlagGame/game_score_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.440    14.781    u_game/u_FlagGame/clk
    SLICE_X53Y28         FDCE                                         r  u_game/u_FlagGame/game_score_reg[11]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.601    u_game/u_FlagGame/game_score_reg[11]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.362    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.642ns (15.118%)  route 3.605ns (84.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.558     5.079    u_game/u_FlagGame/clk
    SLICE_X38Y34         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.853     6.451    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.124     6.575 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          2.751     9.326    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.438    14.779    u_game/u_FlagGame/clk
    SLICE_X51Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[4]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X51Y27         FDCE (Recov_fdce_C_CLR)     -0.405    14.599    u_game/u_FlagGame/game_score_reg[4]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.642ns (15.118%)  route 3.605ns (84.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.558     5.079    u_game/u_FlagGame/clk
    SLICE_X38Y34         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.853     6.451    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.124     6.575 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          2.751     9.326    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.438    14.779    u_game/u_FlagGame/clk
    SLICE_X51Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[7]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X51Y27         FDCE (Recov_fdce_C_CLR)     -0.405    14.599    u_game/u_FlagGame/game_score_reg[7]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.385ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.642ns (15.539%)  route 3.490ns (84.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.558     5.079    u_game/u_FlagGame/clk
    SLICE_X38Y34         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.853     6.451    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.124     6.575 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          2.636     9.211    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y25         FDCE                                         f  u_game/u_FlagGame/game_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.435    14.776    u_game/u_FlagGame/clk
    SLICE_X53Y25         FDCE                                         r  u_game/u_FlagGame/game_score_reg[3]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X53Y25         FDCE (Recov_fdce_C_CLR)     -0.405    14.596    u_game/u_FlagGame/game_score_reg[3]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.385    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.642ns (16.095%)  route 3.347ns (83.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.558     5.079    u_game/u_FlagGame/clk
    SLICE_X38Y34         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.853     6.451    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.124     6.575 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          2.493     9.068    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X49Y24         FDCE                                         f  u_game/u_FlagGame/game_score_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.434    14.775    u_game/u_FlagGame/clk
    SLICE_X49Y24         FDCE                                         r  u_game/u_FlagGame/game_score_reg[10]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X49Y24         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    u_game/u_FlagGame/game_score_reg[10]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.642ns (16.095%)  route 3.347ns (83.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.558     5.079    u_game/u_FlagGame/clk
    SLICE_X38Y34         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.853     6.451    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.124     6.575 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          2.493     9.068    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X49Y24         FDCE                                         f  u_game/u_FlagGame/game_score_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.434    14.775    u_game/u_FlagGame/clk
    SLICE_X49Y24         FDCE                                         r  u_game/u_FlagGame/game_score_reg[8]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X49Y24         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    u_game/u_FlagGame/game_score_reg[8]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  5.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.269ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.209ns (17.280%)  route 1.000ns (82.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.559     1.442    u_game/u_FlagGame/clk
    SLICE_X38Y34         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDPE (Prop_fdpe_C_Q)         0.164     1.606 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.169     1.775    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X38Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.820 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          0.832     2.652    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X49Y29         FDCE                                         f  u_game/u_FlagGame/game_score_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.825     1.952    u_game/u_FlagGame/clk
    SLICE_X49Y29         FDCE                                         r  u_game/u_FlagGame/game_score_reg[12]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X49Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    u_game/u_FlagGame/game_score_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.209ns (16.072%)  route 1.091ns (83.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.559     1.442    u_game/u_FlagGame/clk
    SLICE_X38Y34         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDPE (Prop_fdpe_C_Q)         0.164     1.606 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.169     1.775    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X38Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.820 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          0.923     2.743    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y28         FDCE                                         f  u_game/u_FlagGame/game_score_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.825     1.952    u_game/u_FlagGame/clk
    SLICE_X51Y28         FDCE                                         r  u_game/u_FlagGame/game_score_reg[13]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X51Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    u_game/u_FlagGame/game_score_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.209ns (16.072%)  route 1.091ns (83.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.559     1.442    u_game/u_FlagGame/clk
    SLICE_X38Y34         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDPE (Prop_fdpe_C_Q)         0.164     1.606 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.169     1.775    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X38Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.820 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          0.923     2.743    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y28         FDCE                                         f  u_game/u_FlagGame/game_score_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.825     1.952    u_game/u_FlagGame/clk
    SLICE_X51Y28         FDCE                                         r  u_game/u_FlagGame/game_score_reg[5]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X51Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    u_game/u_FlagGame/game_score_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.381ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[7]_replica_2/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.209ns (15.517%)  route 1.138ns (84.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.559     1.442    u_game/u_FlagGame/clk
    SLICE_X38Y34         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDPE (Prop_fdpe_C_Q)         0.164     1.606 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.169     1.775    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X38Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.820 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          0.969     2.789    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X50Y29         FDCE                                         f  u_game/u_FlagGame/game_score_reg[7]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.826     1.953    u_game/u_FlagGame/clk
    SLICE_X50Y29         FDCE                                         r  u_game/u_FlagGame/game_score_reg[7]_replica_2/C
                         clock pessimism             -0.478     1.475    
    SLICE_X50Y29         FDCE (Remov_fdce_C_CLR)     -0.067     1.408    u_game/u_FlagGame/game_score_reg[7]_replica_2
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.423ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.209ns (15.372%)  route 1.151ns (84.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.559     1.442    u_game/u_FlagGame/clk
    SLICE_X38Y34         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDPE (Prop_fdpe_C_Q)         0.164     1.606 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.169     1.775    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X38Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.820 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          0.982     2.802    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y26         FDCE                                         f  u_game/u_FlagGame/game_score_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.822     1.949    u_game/u_FlagGame/clk
    SLICE_X51Y26         FDCE                                         r  u_game/u_FlagGame/game_score_reg[6]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X51Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.379    u_game/u_FlagGame/game_score_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.423ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[7]_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.209ns (15.372%)  route 1.151ns (84.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.559     1.442    u_game/u_FlagGame/clk
    SLICE_X38Y34         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDPE (Prop_fdpe_C_Q)         0.164     1.606 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.169     1.775    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X38Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.820 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          0.982     2.802    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y26         FDCE                                         f  u_game/u_FlagGame/game_score_reg[7]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.822     1.949    u_game/u_FlagGame/clk
    SLICE_X51Y26         FDCE                                         r  u_game/u_FlagGame/game_score_reg[7]_replica/C
                         clock pessimism             -0.478     1.471    
    SLICE_X51Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.379    u_game/u_FlagGame/game_score_reg[7]_replica
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.471ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.209ns (14.599%)  route 1.223ns (85.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.559     1.442    u_game/u_FlagGame/clk
    SLICE_X38Y34         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDPE (Prop_fdpe_C_Q)         0.164     1.606 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.169     1.775    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X38Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.820 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          1.054     2.874    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X50Y25         FDCE                                         f  u_game/u_FlagGame/game_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.821     1.948    u_game/u_FlagGame/clk
    SLICE_X50Y25         FDCE                                         r  u_game/u_FlagGame/game_score_reg[0]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X50Y25         FDCE (Remov_fdce_C_CLR)     -0.067     1.403    u_game/u_FlagGame/game_score_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.496ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.209ns (14.599%)  route 1.223ns (85.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.559     1.442    u_game/u_FlagGame/clk
    SLICE_X38Y34         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDPE (Prop_fdpe_C_Q)         0.164     1.606 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.169     1.775    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X38Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.820 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          1.054     2.874    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y25         FDCE                                         f  u_game/u_FlagGame/game_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.821     1.948    u_game/u_FlagGame/clk
    SLICE_X51Y25         FDCE                                         r  u_game/u_FlagGame/game_score_reg[2]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X51Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.378    u_game/u_FlagGame/game_score_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.496ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[3]_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.209ns (14.599%)  route 1.223ns (85.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.559     1.442    u_game/u_FlagGame/clk
    SLICE_X38Y34         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDPE (Prop_fdpe_C_Q)         0.164     1.606 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.169     1.775    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X38Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.820 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          1.054     2.874    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y25         FDCE                                         f  u_game/u_FlagGame/game_score_reg[3]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.821     1.948    u_game/u_FlagGame/clk
    SLICE_X51Y25         FDCE                                         r  u_game/u_FlagGame/game_score_reg[3]_replica/C
                         clock pessimism             -0.478     1.470    
    SLICE_X51Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.378    u_game/u_FlagGame/game_score_reg[3]_replica
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.510ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.209ns (14.464%)  route 1.236ns (85.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.559     1.442    u_game/u_FlagGame/clk
    SLICE_X38Y34         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDPE (Prop_fdpe_C_Q)         0.164     1.606 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.169     1.775    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X38Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.820 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          1.067     2.887    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X49Y24         FDCE                                         f  u_game/u_FlagGame/game_score_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.820     1.947    u_game/u_FlagGame/clk
    SLICE_X49Y24         FDCE                                         r  u_game/u_FlagGame/game_score_reg[10]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X49Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.377    u_game/u_FlagGame/game_score_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  1.510    





