Information: Updating design information... (UID-85)
Warning: Design 'DLX_ADDR_SIZE32_DATA_SIZE32_IR_SIZE32_OPC_SIZE6_REGADDR_SIZE5_STACKBUS_WIDTH4' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : DLX_ADDR_SIZE32_DATA_SIZE32_IR_SIZE32_OPC_SIZE6_REGADDR_SIZE5_STACKBUS_WIDTH4
Version: F-2011.09-SP3
Date   : Fri Sep 13 19:07:50 2019
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DLX_Datapath/IR_EXMEM_reg[20]
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: DLX_ControlUnit/ALUop2_reg[2]
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX_ADDR_SIZE32_DATA_SIZE32_IR_SIZE32_OPC_SIZE6_REGADDR_SIZE5_STACKBUS_WIDTH4
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  DLX_Datapath/IR_EXMEM_reg[20]/CK (DFFR_X1)              0.00 #     0.05 r
  DLX_Datapath/IR_EXMEM_reg[20]/QN (DFFR_X1)              0.08       0.13 f
  DLX_Datapath/U1967/ZN (INV_X1)                          0.04       0.17 r
  DLX_Datapath/HazardDetUnit/IR_EXMEM[20] (hdu_dlx_IR_SIZE32)
                                                          0.00       0.17 r
  DLX_Datapath/HazardDetUnit/U101/ZN (NAND2_X1)           0.03       0.20 f
  DLX_Datapath/HazardDetUnit/U105/ZN (NOR2_X1)            0.04       0.24 r
  DLX_Datapath/HazardDetUnit/U4/ZN (XNOR2_X1)             0.03       0.27 f
  DLX_Datapath/HazardDetUnit/U97/ZN (AND2_X1)             0.04       0.31 f
  DLX_Datapath/HazardDetUnit/U121/Z (XOR2_X1)             0.07       0.39 f
  DLX_Datapath/HazardDetUnit/U124/ZN (NOR3_X1)            0.05       0.44 r
  DLX_Datapath/HazardDetUnit/U271/ZN (AND2_X1)            0.05       0.49 r
  DLX_Datapath/HazardDetUnit/U193/ZN (AOI22_X1)           0.03       0.52 f
  DLX_Datapath/HazardDetUnit/U178/ZN (NOR2_X1)            0.06       0.58 r
  DLX_Datapath/HazardDetUnit/BJ_regA_MUX (hdu_dlx_IR_SIZE32)
                                                          0.00       0.58 r
  DLX_Datapath/U1995/Z (CLKBUF_X3)                        0.07       0.65 r
  DLX_Datapath/U826/Z (MUX2_X1)                           0.08       0.73 f
  DLX_Datapath/BrancJump_logic/REG_A[11] (bj_logic_MEM_SIZE32_OPC_SIZE6_ADDR_SIZE32_DATA_SIZE32)
                                                          0.00       0.73 f
  DLX_Datapath/BrancJump_logic/U517/ZN (NOR2_X1)          0.04       0.78 r
  DLX_Datapath/BrancJump_logic/U275/ZN (AND4_X1)          0.06       0.84 r
  DLX_Datapath/BrancJump_logic/U310/ZN (AND2_X1)          0.04       0.88 r
  DLX_Datapath/BrancJump_logic/U286/ZN (AND2_X1)          0.05       0.93 r
  DLX_Datapath/BrancJump_logic/U398/Z (MUX2_X1)           0.08       1.01 f
  DLX_Datapath/BrancJump_logic/U587/ZN (OAI21_X1)         0.04       1.04 r
  DLX_Datapath/BrancJump_logic/U589/ZN (NAND2_X1)         0.03       1.08 f
  DLX_Datapath/BrancJump_logic/U15/ZN (NAND3_X1)          0.04       1.12 r
  DLX_Datapath/BrancJump_logic/flush_IFID (bj_logic_MEM_SIZE32_OPC_SIZE6_ADDR_SIZE32_DATA_SIZE32)
                                                          0.00       1.12 r
  DLX_Datapath/misprediction_CU (DATAPATH_ADDR_SIZE32_DATA_SIZE32_IR_SIZE32_OPC_SIZE6_REGADDR_SIZE5_STACKBUS_WIDTH4)
                                                          0.00       1.12 r
  DLX_ControlUnit/misprediction (dlx_cu_MEM_SIZE62_CW_SIZE30_IR_SIZE32)
                                                          0.00       1.12 r
  DLX_ControlUnit/U5/ZN (OR2_X1)                          0.05       1.16 r
  DLX_ControlUnit/U63/ZN (NOR2_X1)                        0.03       1.19 f
  DLX_ControlUnit/U293/ZN (AOI22_X1)                      0.06       1.25 r
  DLX_ControlUnit/U294/ZN (OAI21_X1)                      0.04       1.29 f
  DLX_ControlUnit/U295/ZN (NOR2_X1)                       0.04       1.33 r
  DLX_ControlUnit/U74/ZN (NAND2_X1)                       0.03       1.35 f
  DLX_ControlUnit/U73/ZN (OR2_X1)                         0.05       1.40 f
  DLX_ControlUnit/ALUop2_reg[2]/D (DFFR_X1)               0.01       1.41 f
  data arrival time                                                  1.41

  clock Clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.05       1.30
  clock uncertainty                                      -0.05       1.25
  DLX_ControlUnit/ALUop2_reg[2]/CK (DFFR_X1)              0.00       1.25 r
  library setup time                                     -0.03       1.22
  data required time                                                 1.22
  --------------------------------------------------------------------------
  data required time                                                 1.22
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.19


1
