/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.10
Build    : 1.2.12
Hash     : 6f00985
Date     : Oct  1 2024
Type     : Engineering
Log Time   : Tue Oct  1 20:41:06 2024 GMT
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.10
Build    : 1.2.12
Hash     : 6f00985
Date     : Oct  1 2024
Type     : Engineering
Log Time   : Tue Oct  1 20:41:06 2024 GMT
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.10
Build    : 1.2.12
Hash     : 6f00985
Date     : Oct  1 2024
Type     : Engineering
Log Time   : Tue Oct  1 20:41:06 2024 GMT

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/

 Yosys 0.44 (git sha1 7a4a3768c, g++ 11.2.1 -fPIC -O3)

-- Executing script file `/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/hmac/run_1/synth_1_1/analysis/hmac_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_FAB'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\MIPI_RX'.
Generating RTLIL representation for module `\MIPI_TX'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_FAB'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Successfully finished Verilog frontend.
Warning: Using synlig as yosys plugin is deprecated. It is recommended to build synlig as standalone binary.

2. Executing SystemVerilog frontend.
[INF:CM0023] Creating log file "/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/hmac/run_1/synth_1_1/analysis/slpp_all/surelog.log".
[INF:CP0300] Compilation...
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_pkg.sv:8:1: Compile package "prim_secded_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg_pkg.sv:5:1: Compile package "prim_subreg_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_util_pkg.sv:9:1: Compile package "prim_util_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/pwrmgr_reg_pkg.sv:7:1: Compile package "pwrmgr_reg_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/pwrmgr_pkg.sv:8:1: Compile package "pwrmgr_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_ram_1p_pkg.sv:6:1: Compile package "prim_ram_1p_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_mubi_pkg.sv:13:1: Compile package "prim_mubi_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_pkg.sv:11:1: Compile package "prim_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:17:1: Compile package "prim_cipher_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_alert_pkg.sv:5:1: Compile package "prim_alert_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_count_pkg.sv:8:1: Compile package "prim_count_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/jtag_pkg.sv:6:1: Compile package "jtag_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/entropy_src_pkg.sv:7:1: Compile package "entropy_src_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/edn_pkg.sv:7:1: Compile package "edn_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/top_pkg.sv:6:1: Compile package "top_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/flash_ctrl_reg_pkg.sv:7:1: Compile package "flash_ctrl_reg_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/flash_ctrl_pkg.sv:8:1: Compile package "flash_ctrl_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/flash_phy_pkg.sv:8:1: Compile package "flash_phy_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_pkg.sv:7:1: Compile package "hmac_reg_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:6:1: Compile package "hmac_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/lc_ctrl_pkg.sv:6:1: Compile package "lc_ctrl_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/otp_ctrl_reg_pkg.sv:7:1: Compile package "otp_ctrl_reg_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/otp_ctrl_pkg.sv:6:1: Compile package "otp_ctrl_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_pkg.sv:6:1: Compile package "tlul_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/ast_pkg.sv:12:1: Compile package "ast_pkg".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:9:1: Compile module "work@hmac".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:7:1: Compile module "work@hmac_core".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:8:1: Compile module "work@hmac_reg_top".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_alert_sender.sv:32:1: Compile module "work@prim_alert_sender".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_buf.sv:16:1: Compile module "work@prim_buf".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_diff_decode.sv:19:1: Compile module "work@prim_diff_decode".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:6:1: Compile module "work@prim_fifo_sync".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_flop_2sync.sv:13:1: Compile module "work@prim_flop_2sync".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_generic_buf.sv:6:1: Compile module "work@prim_generic_buf".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_generic_flop.sv:7:1: Compile module "work@prim_generic_flop".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_generic_flop_2sync.sv:9:1: Compile module "work@prim_generic_flop_2sync".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_intr_hw.sv:10:1: Compile module "work@prim_intr_hw".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:8:1: Compile module "work@prim_packer".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_inv_39_32_dec.sv:7:1: Compile module "work@prim_secded_inv_39_32_dec".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_inv_39_32_enc.sv:7:1: Compile module "work@prim_secded_inv_39_32_enc".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_inv_64_57_dec.sv:7:1: Compile module "work@prim_secded_inv_64_57_dec".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_inv_64_57_enc.sv:7:1: Compile module "work@prim_secded_inv_64_57_enc".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:7:1: Compile module "work@prim_subreg".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg_ext.sv:7:1: Compile module "work@prim_subreg_ext".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:8:1: Compile module "work@sha2".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:9:1: Compile module "work@sha2_pad".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:10:1: Compile module "work@tlul_adapter_reg".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:13:1: Compile module "work@tlul_adapter_sram".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_cmd_intg_chk.sv:3:1: Compile module "work@tlul_cmd_intg_chk".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_data_integ_dec.sv:10:1: Compile module "work@tlul_data_integ_dec".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_data_integ_enc.sv:10:1: Compile module "work@tlul_data_integ_enc".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_err.sv:7:1: Compile module "work@tlul_err".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_err_resp.sv:6:1: Compile module "work@tlul_err_resp".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_fifo_sync.sv:9:1: Compile module "work@tlul_fifo_sync".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_rsp_intg_gen.sv:9:1: Compile module "work@tlul_rsp_intg_gen".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:35:1: Compile module "work@tlul_socket_1n".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:41:17: Implicit port type (wire) for "sha_message_length".
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:21:27: Implicit port type (wire) for "wready",
there are 3 more instances of this message.
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_intr_hw.sv:24:23: Implicit port type (wire) for "hw2reg_intr_state_de_o",
there are 1 more instances of this message.
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:19:27: Implicit port type (wire) for "ready_o".
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_fifo_sync.sv:24:29: Implicit port type (wire) for "spare_req_o",
there are 1 more instances of this message.
[INF:EL0526] Design Elaboration...
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:136:34: Compile generate block "work@hmac.gen_key_digest[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:136:34: Compile generate block "work@hmac.gen_key_digest[1]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:136:34: Compile generate block "work@hmac.gen_key_digest[2]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:136:34: Compile generate block "work@hmac.gen_key_digest[3]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:136:34: Compile generate block "work@hmac.gen_key_digest[4]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:136:34: Compile generate block "work@hmac.gen_key_digest[5]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:136:34: Compile generate block "work@hmac.gen_key_digest[6]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:136:34: Compile generate block "work@hmac.gen_key_digest[7]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_intr_hw.sv:39:24: Compile generate block "work@hmac.intr_hw_hmac_done.gen_flop_intr_output".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_intr_hw.sv:39:24: Compile generate block "work@hmac.intr_hw_fifo_empty.gen_flop_intr_output".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_intr_hw.sv:39:24: Compile generate block "work@hmac.intr_hw_hmac_err.gen_flop_intr_output".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:48:12: Compile generate block "work@hmac.u_msg_fifo.gen_normal_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:122:14: Compile generate block "work@hmac.u_msg_fifo.gen_normal_fifo.gen_depth_gt1".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:132:23: Compile generate block "work@hmac.u_msg_fifo.gen_normal_fifo.gen_pass".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:140:36: Compile generate block "work@hmac.u_msg_fifo.gen_normal_fifo.gen_output_zero".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:172:12: Compile generate block "work@hmac.u_tlul_adapter.gen_no_wordwidthadapt".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:206:12: Compile generate block "work@hmac.u_tlul_adapter.gen_writes_allowed".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:210:23: Compile generate block "work@hmac.u_tlul_adapter.gen_no_reads".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:48:12: Compile generate block "work@hmac.u_tlul_adapter.u_reqfifo.gen_normal_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:114:21: Compile generate block "work@hmac.u_tlul_adapter.u_reqfifo.gen_normal_fifo.gen_depth_eq1".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:135:14: Compile generate block "work@hmac.u_tlul_adapter.u_reqfifo.gen_normal_fifo.gen_nopass".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:140:36: Compile generate block "work@hmac.u_tlul_adapter.u_reqfifo.gen_normal_fifo.gen_output_zero".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:48:12: Compile generate block "work@hmac.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:114:21: Compile generate block "work@hmac.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.gen_depth_eq1".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:135:14: Compile generate block "work@hmac.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.gen_nopass".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:140:36: Compile generate block "work@hmac.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.gen_output_zero".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:48:12: Compile generate block "work@hmac.u_tlul_adapter.u_rspfifo.gen_normal_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:114:21: Compile generate block "work@hmac.u_tlul_adapter.u_rspfifo.gen_normal_fifo.gen_depth_eq1".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:132:23: Compile generate block "work@hmac.u_tlul_adapter.u_rspfifo.gen_normal_fifo.gen_pass".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:140:36: Compile generate block "work@hmac.u_tlul_adapter.u_rspfifo.gen_normal_fifo.gen_output_zero".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_rsp_intg_gen.sv:19:25: Compile generate block "work@hmac.u_reg.u_rsp_intg_gen.gen_rsp_intg".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_rsp_intg_gen.sv:34:26: Compile generate block "work@hmac.u_reg.u_rsp_intg_gen.gen_data_intg".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:32:19: Compile generate block "work@hmac.u_reg.u_socket.fifo_h.reqfifo.gen_passthru_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:32:19: Compile generate block "work@hmac.u_reg.u_socket.fifo_h.rspfifo.gen_passthru_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:124:36: Compile generate block "work@hmac.u_reg.u_socket.gen_u_o[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:124:36: Compile generate block "work@hmac.u_reg.u_socket.gen_u_o[1]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:172:38: Compile generate block "work@hmac.u_reg.u_socket.gen_u_o_d_ready[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:172:38: Compile generate block "work@hmac.u_reg.u_socket.gen_u_o_d_ready[1]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:172:38: Compile generate block "work@hmac.u_reg.u_socket.gen_u_o_d_ready[2]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:177:36: Compile generate block "work@hmac.u_reg.u_socket.gen_dfifo[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:32:19: Compile generate block "work@hmac.u_reg.u_socket.gen_dfifo[0].fifo_d.reqfifo.gen_passthru_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:32:19: Compile generate block "work@hmac.u_reg.u_socket.gen_dfifo[0].fifo_d.rspfifo.gen_passthru_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:177:36: Compile generate block "work@hmac.u_reg.u_socket.gen_dfifo[1]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:32:19: Compile generate block "work@hmac.u_reg.u_socket.gen_dfifo[1].fifo_d.reqfifo.gen_passthru_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:32:19: Compile generate block "work@hmac.u_reg.u_socket.gen_dfifo[1].fifo_d.rspfifo.gen_passthru_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:60:12: Compile generate block "work@hmac.u_reg.u_intr_state_hmac_done.gen_hw".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:60:12: Compile generate block "work@hmac.u_reg.u_intr_state_fifo_empty.gen_hw".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:60:12: Compile generate block "work@hmac.u_reg.u_intr_state_hmac_err.gen_hw".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:60:12: Compile generate block "work@hmac.u_reg.u_intr_enable_hmac_done.gen_hw".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:60:12: Compile generate block "work@hmac.u_reg.u_intr_enable_fifo_empty.gen_hw".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:60:12: Compile generate block "work@hmac.u_reg.u_intr_enable_hmac_err.gen_hw".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:60:12: Compile generate block "work@hmac.u_reg.u_err_code.gen_hw".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:60:12: Compile generate block "work@hmac.u_reg.u_msg_length_lower.gen_hw".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:60:12: Compile generate block "work@hmac.u_reg.u_msg_length_upper.gen_hw".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:460:42: Compile generate block "work@hmac.gen_alert_tx[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_diff_decode.sv:44:16: Compile generate block "work@hmac.gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_flop_2sync.sv:28:10: Compile generate block "work@hmac.gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.i_sync_p.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_flop_2sync.sv:28:10: Compile generate block "work@hmac.gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.i_sync_n.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_diff_decode.sv:44:16: Compile generate block "work@hmac.gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_flop_2sync.sv:28:10: Compile generate block "work@hmac.gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.i_sync_p.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_flop_2sync.sv:28:10: Compile generate block "work@hmac.gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.i_sync_n.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_buf.sv:30:10: Compile generate block "work@hmac.gen_alert_tx[0].u_prim_alert_sender.u_prim_buf_p.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_buf.sv:30:10: Compile generate block "work@hmac.gen_alert_tx[0].u_prim_alert_sender.u_prim_buf_n.gen_generic".
[NTE:EL0503] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:9:1: Top level module "work@hmac".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 9.
[NTE:EL0510] Nb instances: 98.
[NTE:EL0511] Nb leaf instances: 32.
[INF:UH0706] Creating UHDM Model...
[INF:UH0707] Elaborating UHDM...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 10
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_util_pkg.sv:34: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_mubi_pkg.sv:80: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_mubi_pkg.sv:106: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_mubi_pkg.sv:209: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_mubi_pkg.sv:235: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_mubi_pkg.sv:338: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_mubi_pkg.sv:364: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_mubi_pkg.sv:467: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_mubi_pkg.sv:493: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:71: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:82: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:293: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:304: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:315: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:328: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:337: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:346: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:355: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:364: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:373: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:382: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:391: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/flash_ctrl_pkg.sv:553: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:128: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:322: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:488: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:185: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:253: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:53: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:87: Post-decrementation operations are handled as pre-decrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:97: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:112: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:116: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:122: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:144: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:156: Post-incrementation operations are handled as pre-incrementation.
Generating RTLIL representation for module `$paramod\prim_subreg_ext\DW=32'00000000000000000000000000100000'.
Generating RTLIL representation for module `$paramod$ea92c57bef3f40a89a443343a492a179dbf37ad4\prim_subreg'.
Generating RTLIL representation for module `$paramod\prim_subreg_ext\DW=32'00000000000000000000000000000101'.
Generating RTLIL representation for module `$paramod\prim_subreg_ext\DW=32'00000000000000000000000000000001'.
Generating RTLIL representation for module `$paramod$112511bfd0dccda09976f1ed3a15d1c8d45112d4\prim_subreg'.
Generating RTLIL representation for module `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err_resp'.
Generating RTLIL representation for module `$paramod$646fa55f9b7bebcb5be2033e8c08591be734ddee\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod$d5239cbf0f9f81968e5a1c94a3dd59e367f6fe56\tlul_fifo_sync'.
Generating RTLIL representation for module `$paramod\prim_diff_decode\AsyncOn=1'1'.
Generating RTLIL representation for module `$paramod$a15eb3e9e7e337a1d68c13676510cc99e563cdd3\prim_buf'.
Generating RTLIL representation for module `$paramod$7e00d363ce130de0a5a3e36d8a0ef795833e2889\prim_subreg'.
Generating RTLIL representation for module `$paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender'.
Generating RTLIL representation for module `\sha2'.
Generating RTLIL representation for module `$paramod\prim_generic_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'1'.
Generating RTLIL representation for module `\hmac'.
Generating RTLIL representation for module `$paramod\prim_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'1'.
Generating RTLIL representation for module `$paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg'.
Generating RTLIL representation for module `$paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'0'.
Generating RTLIL representation for module `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer'.
Generating RTLIL representation for module `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_cmd_intg_chk'.
Generating RTLIL representation for module `$paramod\prim_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'0'.
Generating RTLIL representation for module `$paramod\prim_generic_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'0'.
Generating RTLIL representation for module `$paramod$91b42a8809de2239ea0cf37c85a35692b6ed4dcf\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod\prim_intr_hw\Width=32'00000000000000000000000000000001\FlopOutput=1'1'.
Generating RTLIL representation for module `$paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram'.
Generating RTLIL representation for module `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err'.
Generating RTLIL representation for module `\hmac_core'.
Warning: reg '\sel_msglen' is assigned in a continuous assignment at /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:179.10-179.67.
Generating RTLIL representation for module `$paramod$8c366539076fe5d51a273a0a2b1698a0634ec537\tlul_fifo_sync'.
Generating RTLIL representation for module `$paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'1'.
Generating RTLIL representation for module `$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top'.
Generating RTLIL representation for module `$paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen'.
Generating RTLIL representation for module `\sha2_pad'.
/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:83: Warning: Range select [127:124] out of bounds on signal `\fifo_rdata': Setting all 4 result bits to undef.
/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:84: Warning: Range select [127:124] out of bounds on signal `\fifo_rdata': Setting all 4 result bits to undef.
/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:85: Warning: Range select [127:124] out of bounds on signal `\fifo_rdata': Setting all 4 result bits to undef.
Generating RTLIL representation for module `\prim_secded_inv_64_57_dec'.
Generating RTLIL representation for module `$paramod$157fd562ecf13236aab0b57a331ba1b94345c11d\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_dec'.
Generating RTLIL representation for module `\prim_secded_inv_39_32_dec'.
Generating RTLIL representation for module `\prim_generic_buf'.
Generating RTLIL representation for module `\prim_secded_inv_64_57_enc'.
Generating RTLIL representation for module `$paramod$58742bab91a003d79034aeb644264cbb951eb306\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_enc'.
Generating RTLIL representation for module `\prim_secded_inv_39_32_enc'.
Generating RTLIL representation for module `$paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n'.

-- Running command `hierarchy -top hmac' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \hmac
Used module:     $paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top
Used module:         $paramod$ea92c57bef3f40a89a443343a492a179dbf37ad4\prim_subreg
Used module:         $paramod\prim_subreg_ext\DW=32'00000000000000000000000000100000
Used module:         $paramod\prim_subreg_ext\DW=32'00000000000000000000000000000101
Used module:         $paramod\prim_subreg_ext\DW=32'00000000000000000000000000000001
Used module:         $paramod$7e00d363ce130de0a5a3e36d8a0ef795833e2889\prim_subreg
Used module:         $paramod$112511bfd0dccda09976f1ed3a15d1c8d45112d4\prim_subreg
Used module:         $paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg
Used module:             $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err
Used module:         $paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n
Used module:             $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err_resp
Used module:             $paramod$d5239cbf0f9f81968e5a1c94a3dd59e367f6fe56\tlul_fifo_sync
Used module:                 $paramod$646fa55f9b7bebcb5be2033e8c08591be734ddee\prim_fifo_sync
Used module:                 $paramod$58742bab91a003d79034aeb644264cbb951eb306\prim_fifo_sync
Used module:             $paramod$8c366539076fe5d51a273a0a2b1698a0634ec537\tlul_fifo_sync
Used module:                 $paramod$157fd562ecf13236aab0b57a331ba1b94345c11d\prim_fifo_sync
Used module:                 $paramod$91b42a8809de2239ea0cf37c85a35692b6ed4dcf\prim_fifo_sync
Used module:         $paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen
Used module:             $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_cmd_intg_chk
Used module:             $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Used module:     \sha2
Used module:         \sha2_pad
Used module:     \hmac_core
Used module:     $paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer
Used module:     $paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram
Used module:         $paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync
Used module:         $paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync
Used module:         $paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync
Used module:     $paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync
Used module:     $paramod\prim_intr_hw\Width=32'00000000000000000000000000000001\FlopOutput=1'1
Used module:     $paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender
Used module:         $paramod$a15eb3e9e7e337a1d68c13676510cc99e563cdd3\prim_buf
Used module:             \prim_generic_buf
Used module:         $paramod\prim_diff_decode\AsyncOn=1'1
Used module:             $paramod\prim_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'1
Used module:                 $paramod\prim_generic_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'1
Used module:                     $paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'1
Used module:             $paramod\prim_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'0
Used module:                 $paramod\prim_generic_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'0
Used module:                     $paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'0

3.2. Analyzing design hierarchy..
Top module:  \hmac
Used module:     $paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top
Used module:         $paramod$ea92c57bef3f40a89a443343a492a179dbf37ad4\prim_subreg
Used module:         $paramod\prim_subreg_ext\DW=32'00000000000000000000000000100000
Used module:         $paramod\prim_subreg_ext\DW=32'00000000000000000000000000000101
Used module:         $paramod\prim_subreg_ext\DW=32'00000000000000000000000000000001
Used module:         $paramod$7e00d363ce130de0a5a3e36d8a0ef795833e2889\prim_subreg
Used module:         $paramod$112511bfd0dccda09976f1ed3a15d1c8d45112d4\prim_subreg
Used module:         $paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg
Used module:             $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err
Used module:         $paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n
Used module:             $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err_resp
Used module:             $paramod$d5239cbf0f9f81968e5a1c94a3dd59e367f6fe56\tlul_fifo_sync
Used module:                 $paramod$646fa55f9b7bebcb5be2033e8c08591be734ddee\prim_fifo_sync
Used module:                 $paramod$58742bab91a003d79034aeb644264cbb951eb306\prim_fifo_sync
Used module:             $paramod$8c366539076fe5d51a273a0a2b1698a0634ec537\tlul_fifo_sync
Used module:                 $paramod$157fd562ecf13236aab0b57a331ba1b94345c11d\prim_fifo_sync
Used module:                 $paramod$91b42a8809de2239ea0cf37c85a35692b6ed4dcf\prim_fifo_sync
Used module:         $paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen
Used module:             $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_cmd_intg_chk
Used module:             $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Used module:     \sha2
Used module:         \sha2_pad
Used module:     \hmac_core
Used module:     $paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer
Used module:     $paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram
Used module:         $paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync
Used module:         $paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync
Used module:         $paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync
Used module:     $paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync
Used module:     $paramod\prim_intr_hw\Width=32'00000000000000000000000000000001\FlopOutput=1'1
Used module:     $paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender
Used module:         $paramod$a15eb3e9e7e337a1d68c13676510cc99e563cdd3\prim_buf
Used module:             \prim_generic_buf
Used module:         $paramod\prim_diff_decode\AsyncOn=1'1
Used module:             $paramod\prim_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'1
Used module:                 $paramod\prim_generic_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'1
Used module:                     $paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'1
Used module:             $paramod\prim_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'0
Used module:                 $paramod\prim_generic_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'0
Used module:                     $paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'0
Removed 0 unused modules.
Warning: Resizing cell port $paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.gen_rsp_intg.u_rsp_gen.data_i from 6 bits to 57 bits.
Warning: Resizing cell port $paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.u_socket.dev_select_i from 1 bits to 2 bits.
Warning: Resizing cell port $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_cmd_intg_chk.u_chk.data_i from 50 bits to 64 bits.
Warning: Resizing cell port hmac.u_sha2.digest from 256 bits to 32 bits.

Dumping file hier_info.json ...
 Process module "$paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\\prim_fifo_sync"
 Process module "$paramod$112511bfd0dccda09976f1ed3a15d1c8d45112d4\\prim_subreg"
 Process module "$paramod$157fd562ecf13236aab0b57a331ba1b94345c11d\\prim_fifo_sync"
 Process module "$paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\\prim_alert_sender"
 Process module "$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\\prim_packer"
 Process module "$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\\tlul_rsp_intg_gen"
 Process module "$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\\hmac_reg_top"
 Process module "$paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\\tlul_socket_1n"
 Process module "$paramod$58742bab91a003d79034aeb644264cbb951eb306\\prim_fifo_sync"
 Process module "$paramod$646fa55f9b7bebcb5be2033e8c08591be734ddee\\prim_fifo_sync"
 Process module "$paramod$7e00d363ce130de0a5a3e36d8a0ef795833e2889\\prim_subreg"
 Process module "$paramod$8c366539076fe5d51a273a0a2b1698a0634ec537\\tlul_fifo_sync"
 Process module "$paramod$91b42a8809de2239ea0cf37c85a35692b6ed4dcf\\prim_fifo_sync"
 Process module "$paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\\prim_fifo_sync"
 Process module "$paramod$a15eb3e9e7e337a1d68c13676510cc99e563cdd3\\prim_buf"
 Process module "$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\\tlul_adapter_sram"
 Process module "$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\\tlul_cmd_intg_chk"
 Process module "$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\\tlul_data_integ_dec"
 Process module "$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\\tlul_data_integ_enc"
 Process module "$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\\tlul_err"
 Process module "$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\\tlul_err_resp"
 Process module "$paramod$b652f3dfdeef7584c496ced680b0643f32807516\\tlul_adapter_reg"
 Process module "$paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\\prim_fifo_sync"
 Process module "$paramod$d5239cbf0f9f81968e5a1c94a3dd59e367f6fe56\\tlul_fifo_sync"
 Process module "$paramod$ea92c57bef3f40a89a443343a492a179dbf37ad4\\prim_subreg"
 Process module "$paramod$f519e51f824927b1da80ae7de12f65225cc31206\\prim_fifo_sync"
 Process module "$paramod\\prim_diff_decode\\AsyncOn=1'1"
 Process module "$paramod\\prim_flop_2sync\\Width=s32'00000000000000000000000000000001\\ResetValue=1'0"
 Process module "$paramod\\prim_flop_2sync\\Width=s32'00000000000000000000000000000001\\ResetValue=1'1"
 Process module "$paramod\\prim_generic_flop\\Width=s32'00000000000000000000000000000001\\ResetValue=1'0"
 Process module "$paramod\\prim_generic_flop\\Width=s32'00000000000000000000000000000001\\ResetValue=1'1"
 Process module "$paramod\\prim_generic_flop_2sync\\Width=s32'00000000000000000000000000000001\\ResetValue=1'0"
 Process module "$paramod\\prim_generic_flop_2sync\\Width=s32'00000000000000000000000000000001\\ResetValue=1'1"
 Process module "$paramod\\prim_intr_hw\\Width=32'00000000000000000000000000000001\\FlopOutput=1'1"
 Process module "$paramod\\prim_subreg_ext\\DW=32'00000000000000000000000000000001"
 Process module "$paramod\\prim_subreg_ext\\DW=32'00000000000000000000000000000101"
 Process module "$paramod\\prim_subreg_ext\\DW=32'00000000000000000000000000100000"
 Process module "hmac_core"
 Process module "prim_generic_buf"
 Process module "prim_secded_inv_39_32_dec"
 Process module "prim_secded_inv_39_32_enc"
 Process module "prim_secded_inv_64_57_dec"
 Process module "prim_secded_inv_64_57_enc"
 Process module "sha2"
 Process module "sha2_pad"
Dumping file port_info.json ...

Warnings: 43 unique messages, 45 total
End of script. Logfile hash: a31f120628, CPU: user 14.84s system 0.68s, MEM: 990.51 MB peak
Yosys 0.44 (git sha1 7a4a3768c, g++ 11.2.1 -fPIC -O3)
Time spent: 98% 2x read_systemverilog (15 sec), 0% 1x analyze (0 sec), ...
