; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "/home/runner/work/mooneye-gb/mooneye-gb/tests/build/acceptance/gpu/intr_2_mode0_scx7_timing_nops.gb".

[labels]
0001:4bf4 print_load_font
0001:4c01 print_string
0001:4c0b print_a
0001:4c15 print_newline
0001:4c20 print_digit
0001:4c2d print_regs
0001:4c36 _print_sl_data0
0001:4c3c _print_sl_out0
0001:4c49 _print_sl_data1
0001:4c4f _print_sl_out1
0001:4c61 _print_sl_data2
0001:4c67 _print_sl_out2
0001:4c74 _print_sl_data3
0001:4c7a _print_sl_out3
0001:4c8c _print_sl_data4
0001:4c92 _print_sl_out4
0001:4c9f _print_sl_data5
0001:4ca5 _print_sl_out5
0001:4cb7 _print_sl_data6
0001:4cbd _print_sl_out6
0001:4cca _print_sl_data7
0001:4cd0 _print_sl_out7
0001:4000 font
0000:c000 regs_save
0000:c000 regs_save.f
0000:c001 regs_save.a
0000:c002 regs_save.c
0000:c003 regs_save.b
0000:c004 regs_save.e
0000:c005 regs_save.d
0000:c006 regs_save.l
0000:c007 regs_save.h
0000:c008 regs_flags
0000:c009 regs_assert
0000:c009 regs_assert.f
0000:c00a regs_assert.a
0000:c00b regs_assert.c
0000:c00c regs_assert.b
0000:c00d regs_assert.e
0000:c00e regs_assert.d
0000:c00f regs_assert.l
0000:c010 regs_assert.h
0000:c011 memdump_len
0000:c012 memdump_addr
0001:47f0 memcpy
0001:47f9 memset
0001:4802 clear_vram
0001:480d reset_screen
0001:481a process_results
0001:481f _wait_ly_0
0001:4825 _wait_ly_1
0001:4841 _wait_ly_2
0001:4847 _wait_ly_3
0001:485d _print_results_halt_0
0001:4861 _process_results_cb
0001:486c _print_sl_data8
0001:4876 _print_sl_out8
0001:4890 _print_sl_data9
0001:489b _print_sl_out9
0001:48b3 _print_sl_data10
0001:48bf _print_sl_out10
0001:48c0 dump_mem
0001:48d0 _wait_ly_4
0001:48d6 _wait_ly_5
0001:48f2 _dump_mem_line
0001:491d _check_asserts
0001:492b _print_sl_data11
0001:492e _print_sl_out11
0001:493a _print_sl_data12
0001:493c _print_sl_out12
0001:4944 _print_sl_data13
0001:4947 _print_sl_out13
0001:4951 __check_assert_fail0
0001:495c _print_sl_data14
0001:495f _print_sl_out14
0001:4962 __check_assert_ok0
0001:496a _print_sl_data15
0001:496f _print_sl_out15
0001:4971 __check_assert_skip0
0001:4979 _print_sl_data16
0001:4981 _print_sl_out16
0001:4981 __check_assert_out0
0001:498d _print_sl_data17
0001:498f _print_sl_out17
0001:4997 _print_sl_data18
0001:499a _print_sl_out18
0001:49a4 __check_assert_fail1
0001:49af _print_sl_data19
0001:49b2 _print_sl_out19
0001:49b5 __check_assert_ok1
0001:49bd _print_sl_data20
0001:49c2 _print_sl_out20
0001:49c4 __check_assert_skip1
0001:49cc _print_sl_data21
0001:49d4 _print_sl_out21
0001:49d4 __check_assert_out1
0001:49df _print_sl_data22
0001:49e2 _print_sl_out22
0001:49ee _print_sl_data23
0001:49f0 _print_sl_out23
0001:49f8 _print_sl_data24
0001:49fb _print_sl_out24
0001:4a05 __check_assert_fail2
0001:4a10 _print_sl_data25
0001:4a13 _print_sl_out25
0001:4a16 __check_assert_ok2
0001:4a1e _print_sl_data26
0001:4a23 _print_sl_out26
0001:4a25 __check_assert_skip2
0001:4a2d _print_sl_data27
0001:4a35 _print_sl_out27
0001:4a35 __check_assert_out2
0001:4a41 _print_sl_data28
0001:4a43 _print_sl_out28
0001:4a4b _print_sl_data29
0001:4a4e _print_sl_out29
0001:4a58 __check_assert_fail3
0001:4a63 _print_sl_data30
0001:4a66 _print_sl_out30
0001:4a69 __check_assert_ok3
0001:4a71 _print_sl_data31
0001:4a76 _print_sl_out31
0001:4a78 __check_assert_skip3
0001:4a80 _print_sl_data32
0001:4a88 _print_sl_out32
0001:4a88 __check_assert_out3
0001:4a93 _print_sl_data33
0001:4a96 _print_sl_out33
0001:4aa2 _print_sl_data34
0001:4aa4 _print_sl_out34
0001:4aac _print_sl_data35
0001:4aaf _print_sl_out35
0001:4ab9 __check_assert_fail4
0001:4ac4 _print_sl_data36
0001:4ac7 _print_sl_out36
0001:4aca __check_assert_ok4
0001:4ad2 _print_sl_data37
0001:4ad7 _print_sl_out37
0001:4ad9 __check_assert_skip4
0001:4ae1 _print_sl_data38
0001:4ae9 _print_sl_out38
0001:4ae9 __check_assert_out4
0001:4af5 _print_sl_data39
0001:4af7 _print_sl_out39
0001:4aff _print_sl_data40
0001:4b02 _print_sl_out40
0001:4b0c __check_assert_fail5
0001:4b17 _print_sl_data41
0001:4b1a _print_sl_out41
0001:4b1d __check_assert_ok5
0001:4b25 _print_sl_data42
0001:4b2a _print_sl_out42
0001:4b2c __check_assert_skip5
0001:4b34 _print_sl_data43
0001:4b3c _print_sl_out43
0001:4b3c __check_assert_out5
0001:4b47 _print_sl_data44
0001:4b4a _print_sl_out44
0001:4b56 _print_sl_data45
0001:4b58 _print_sl_out45
0001:4b60 _print_sl_data46
0001:4b63 _print_sl_out46
0001:4b6d __check_assert_fail6
0001:4b78 _print_sl_data47
0001:4b7b _print_sl_out47
0001:4b7e __check_assert_ok6
0001:4b86 _print_sl_data48
0001:4b8b _print_sl_out48
0001:4b8d __check_assert_skip6
0001:4b95 _print_sl_data49
0001:4b9d _print_sl_out49
0001:4b9d __check_assert_out6
0001:4ba9 _print_sl_data50
0001:4bab _print_sl_out50
0001:4bb3 _print_sl_data51
0001:4bb6 _print_sl_out51
0001:4bc0 __check_assert_fail7
0001:4bcb _print_sl_data52
0001:4bce _print_sl_out52
0001:4bd1 __check_assert_ok7
0001:4bd9 _print_sl_data53
0001:4bde _print_sl_out53
0001:4be0 __check_assert_skip7
0001:4be8 _print_sl_data54
0001:4bf0 _print_sl_out54
0001:4bf0 __check_assert_out7
0000:0151 _wait_ly_6
0000:0157 _wait_ly_7
0000:0226 setup_and_wait_mode2
0000:0226 _wait_ly_8
0000:0a19 setup_and_wait_mode2_before_int
0000:0a19 _wait_ly_9
0000:0e68 setup_and_wait_mode2_after_int
0000:0e68 _wait_ly_10
0000:12b8 fail_halt
0000:12bd _wait_ly_11
0000:12c3 _wait_ly_12
0000:12df _wait_ly_13
0000:12e5 _wait_ly_14
0000:12fb _print_results_halt_1
0000:12ff _test_failure_cb_0
0000:1307 _print_sl_data55
0000:1312 _print_sl_out55
