From b6b94195ad5c6be6225715180a1b29cb5f61f9e8 Mon Sep 17 00:00:00 2001
From: Ricardo Pardini <ricardo@pardini.net>
Date: Thu, 4 Aug 2022 21:49:10 +0200
Subject: Feiteng Documentation/devicetree/bindings/interrupt-controller

Feiteng Documentation/devicetree/bindings/interrupt-controller
---
 Documentation/devicetree/bindings/interrupt-controller/phytium,d2000-ixic.txt | 29 ++++++++++
 1 file changed, 29 insertions(+)

diff --git a/Documentation/devicetree/bindings/interrupt-controller/phytium,d2000-ixic.txt b/Documentation/devicetree/bindings/interrupt-controller/phytium,d2000-ixic.txt
new file mode 100644
index 000000000000..02fd7ce3b5b9
--- /dev/null
+++ b/Documentation/devicetree/bindings/interrupt-controller/phytium,d2000-ixic.txt
@@ -0,0 +1,29 @@
+Phytium INTx interrupt controller (IXIC)
+
+This is a psuedo interrupt controller to handle PCI legacy interrupt on
+Phytium D2000 and FT-2000/4C SoC, which sits between the PCI INTx devices
+and the GIC and forwards the 4 INTx input signals to 4 adjacent GICv3 SPIs.
+
+Required properties:
+
+- compatible		: "phytium,d2000-ixic"
+			  "phytium,ft2004c-ixic"
+- reg			: Specifies two regions of the register set, which
+			  are called 'ctr' and 'hpb'.
+- interrupt-controller	: Identifies the node as an interrupt controller.
+- #interrupt-cells	: Specifies the number of cells needed to encode an
+			  interrupt source. The value must be 3.
+- intx-spi-base		: The SPI number of the first SPI of the 4 adjacent
+			  ones the IXIC forwards its interrupts to.
+
+Example:
+	ixic: interrupt-controller@29000000 {
+		compatible = "phytium,d2000-ixic";
+		reg-names = "ctr", "hpb";
+		reg = <0x0 0x29000000 0x0 0x00060000>,
+		      <0x0 0x29100000 0x0 0x00002000>;
+		interrupt-controller;
+		interrupt-parent = <&gic>;
+		#interrupt-cells = <3>;
+		intx-spi-base = <28>;
+	};
-- 
Armbian

