[INF:CM0023] Creating log file ../../../build/regression/YosysEth/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[ERR:PP0101] udp_complete_64_top.v:317: Cannot open include file "verilog-ethernet/rtl/udp_complete_64.v".

[ERR:PP0101] udp_complete_64_top.v:318: Cannot open include file "verilog-ethernet/rtl/udp_64.v".

[ERR:PP0101] udp_complete_64_top.v:319: Cannot open include file "verilog-ethernet/rtl/ip_complete_64.v".

[ERR:PP0101] udp_complete_64_top.v:320: Cannot open include file "verilog-ethernet/rtl/ip_arb_mux.v".

[ERR:PP0101] udp_complete_64_top.v:321: Cannot open include file "verilog-ethernet/rtl/../lib/axis/rtl/arbiter.v".

[ERR:PP0101] udp_complete_64_top.v:322: Cannot open include file "verilog-ethernet/rtl/arp_64.v".

[ERR:PP0101] udp_complete_64_top.v:323: Cannot open include file "verilog-ethernet/rtl/ip_64.v".

[ERR:PP0101] udp_complete_64_top.v:324: Cannot open include file "verilog-ethernet/rtl/eth_arb_mux.v".

[ERR:PP0101] udp_complete_64_top.v:325: Cannot open include file "verilog-ethernet/rtl/udp_checksum_gen_64.v".

[ERR:PP0101] udp_complete_64_top.v:326: Cannot open include file "verilog-ethernet/rtl/udp_ip_tx_64.v".

[ERR:PP0101] udp_complete_64_top.v:327: Cannot open include file "verilog-ethernet/rtl/udp_ip_rx_64.v".

[ERR:PP0101] udp_complete_64_top.v:328: Cannot open include file "verilog-ethernet/lib/axis/rtl/axis_fifo.v".

[ERR:PP0101] udp_complete_64_top.v:329: Cannot open include file "verilog-ethernet/rtl/ip_eth_tx_64.v".

[ERR:PP0101] udp_complete_64_top.v:330: Cannot open include file "verilog-ethernet/rtl/ip_eth_rx_64.v".

[ERR:PP0101] udp_complete_64_top.v:331: Cannot open include file "verilog-ethernet/rtl/arp_cache.v".

[ERR:PP0101] udp_complete_64_top.v:332: Cannot open include file "verilog-ethernet/rtl/arp_eth_tx_64.v".

[ERR:PP0101] udp_complete_64_top.v:333: Cannot open include file "verilog-ethernet/rtl/arp_eth_rx_64.v".

[ERR:PP0101] udp_complete_64_top.v:334: Cannot open include file "verilog-ethernet/lib/axis/rtl/priority_encoder.v".

[ERR:PP0101] udp_complete_64_top.v:335: Cannot open include file "verilog-ethernet/rtl/lfsr.v".

[WRN:PA0205] udp_complete_64_top.v:1:1: No timescale set for "udp_complete_64_top".

[INF:CP0300] Compilation...

[INF:CP0303] udp_complete_64_top.v:1:1: Compile module "work@udp_complete_64_top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] udp_complete_64_top.v:1:1: Top level module "work@udp_complete_64_top".

[WRN:EL0500] udp_complete_64_top.v:170:1: Cannot find a module definition for "work@udp_complete_64_top::udp_complete_64".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../../build/regression/YosysEth/slpp_unit/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 19
[WARNING] : 4
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysEth/udp_complete_64_top.v | ${SURELOG_DIR}/build/regression/YosysEth/roundtrip/udp_complete_64_top_000.v | 297 | 315 | 

