Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Jul  7 14:43:47 2025
| Host         : fpga running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_drc -file fpga_drc_routed.rpt -pb fpga_drc_routed.pb -rpx fpga_drc_routed.rpx
| Design       : fpga
| Device       : xc7vx690tffg1761-3
| Speed File   : -3
| Design State : Routed
------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 32
+-----------+----------+----------------------------+------------+
| Rule      | Severity | Description                | Violations |
+-----------+----------+----------------------------+------------+
| CHECK-3   | Warning  | Report rule limit reached  | 1          |
| REQP-1839 | Warning  | RAMB36 async control check | 10         |
| REQP-1840 | Warning  | RAMB18 async control check | 20         |
| RTSTAT-10 | Warning  | No routable loads          | 1          |
+-----------+----------+----------------------------+------------+

2. REPORT DETAILS
-----------------
CHECK-3#1 Warning
Report rule limit reached  
REQP-1840 rule limit reached: 20 violations have been found.
Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 core_inst/llr_input_inst/fifo_reg_0 has an input control pin core_inst/llr_input_inst/fifo_reg_0/ENARDEN (net: core_inst/llr_input_inst/fifo_reg_0_ENARDEN_cooolgate_en_sig_22) which is driven by a register (sync_reset_ldpc_inst/sync_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 core_inst/llr_input_inst/fifo_reg_0 has an input control pin core_inst/llr_input_inst/fifo_reg_0/ENBWREN (net: core_inst/llr_input_inst/fifo_reg_0_i_2_n_0) which is driven by a register (sync_reset_ldpc_inst/sync_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#3 Warning
RAMB36 async control check  
The RAMB36E1 core_inst/llr_input_inst/fifo_reg_0 has an input control pin core_inst/llr_input_inst/fifo_reg_0/RSTRAMB (net: core_inst/llr_input_inst/lopt) which is driven by a register (sync_reset_ldpc_inst/sync_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#4 Warning
RAMB36 async control check  
The RAMB36E1 core_inst/llr_input_inst/fifo_reg_0 has an input control pin core_inst/llr_input_inst/fifo_reg_0/RSTREGB (net: core_inst/llr_input_inst/fifo_reg_0_i_3_n_0) which is driven by a register (sync_reset_ldpc_inst/sync_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#5 Warning
RAMB36 async control check  
The RAMB36E1 core_inst/llr_input_inst/fifo_reg_0 has an input control pin core_inst/llr_input_inst/fifo_reg_0/WEA[0] (net: core_inst/llr_input_inst/WEA[0]) which is driven by a register (sync_reset_ldpc_inst/sync_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#6 Warning
RAMB36 async control check  
The RAMB36E1 core_inst/llr_input_inst/fifo_reg_1 has an input control pin core_inst/llr_input_inst/fifo_reg_1/ENARDEN (net: core_inst/llr_input_inst/fifo_reg_1_ENARDEN_cooolgate_en_sig_23) which is driven by a register (sync_reset_ldpc_inst/sync_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#7 Warning
RAMB36 async control check  
The RAMB36E1 core_inst/llr_input_inst/fifo_reg_1 has an input control pin core_inst/llr_input_inst/fifo_reg_1/ENBWREN (net: core_inst/llr_input_inst/fifo_reg_0_i_2_n_0) which is driven by a register (sync_reset_ldpc_inst/sync_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#8 Warning
RAMB36 async control check  
The RAMB36E1 core_inst/llr_input_inst/fifo_reg_1 has an input control pin core_inst/llr_input_inst/fifo_reg_1/RSTRAMB (net: core_inst/llr_input_inst/lopt) which is driven by a register (sync_reset_ldpc_inst/sync_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#9 Warning
RAMB36 async control check  
The RAMB36E1 core_inst/llr_input_inst/fifo_reg_1 has an input control pin core_inst/llr_input_inst/fifo_reg_1/RSTREGB (net: core_inst/llr_input_inst/fifo_reg_0_i_3_n_0) which is driven by a register (sync_reset_ldpc_inst/sync_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#10 Warning
RAMB36 async control check  
The RAMB36E1 core_inst/llr_input_inst/fifo_reg_1 has an input control pin core_inst/llr_input_inst/fifo_reg_1/WEA[0] (net: core_inst/llr_input_inst/WEA[0]) which is driven by a register (sync_reset_ldpc_inst/sync_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#1 Warning
RAMB18 async control check  
The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[10] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[5]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_countLayer_not_empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#2 Warning
RAMB18 async control check  
The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[10] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[5]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_dataSel_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#3 Warning
RAMB18 async control check  
The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[10] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[5]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_iterDone_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#4 Warning
RAMB18 async control check  
The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[10] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[5]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_iterInd_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#5 Warning
RAMB18 async control check  
The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[10] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[5]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_rdAddrFinal_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#6 Warning
RAMB18 async control check  
The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[10] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[5]) which is driven by a register (ram_reg_i_15) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#7 Warning
RAMB18 async control check  
The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[10] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[5]) which is driven by a register (ram_reg_i_16) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#8 Warning
RAMB18 async control check  
The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[11] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[6]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_countLayer_not_empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#9 Warning
RAMB18 async control check  
The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[11] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[6]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_dataSel_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#10 Warning
RAMB18 async control check  
The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[11] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[6]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_iterDone_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#11 Warning
RAMB18 async control check  
The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[11] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[6]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_iterInd_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#12 Warning
RAMB18 async control check  
The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[11] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[6]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_rdAddrFinal_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#13 Warning
RAMB18 async control check  
The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[11] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[6]) which is driven by a register (ram_reg_i_15) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#14 Warning
RAMB18 async control check  
The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[11] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[6]) which is driven by a register (ram_reg_i_16) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#15 Warning
RAMB18 async control check  
The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[9] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[4]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_countLayer_not_empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#16 Warning
RAMB18 async control check  
The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[9] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[4]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_dataSel_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#17 Warning
RAMB18 async control check  
The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[9] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[4]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_iterDone_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#18 Warning
RAMB18 async control check  
The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[9] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[4]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_iterInd_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#19 Warning
RAMB18 async control check  
The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[9] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[4]) which is driven by a register (ram_reg_i_15) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#20 Warning
RAMB18 async control check  
The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[9] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[4]) which is driven by a register (ram_reg_i_16) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
72 net(s) have no routable loads. The problem bus(es) and/or net(s) are sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txc_reg2[7:0], sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg2[63:0].
Related violations: <none>


