{"sha": "0060d7d71ec248c1aadc82783d1a3ef29b30b6ba", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MDA2MGQ3ZDcxZWMyNDhjMWFhZGM4Mjc4M2QxYTNlZjI5YjMwYjZiYQ==", "commit": {"author": {"name": "Richard Sandiford", "email": "richard.sandiford@arm.com", "date": "2015-04-28T07:46:40Z"}, "committer": {"name": "Richard Sandiford", "email": "rsandifo@gcc.gnu.org", "date": "2015-04-28T07:46:40Z"}, "message": "gensupport.c (std_preds): Add missing codes to address_operand entry.\n\ngcc/\n\t* gensupport.c (std_preds): Add missing codes to address_operand entry.\n\nFrom-SVN: r222511", "tree": {"sha": "a51e410f38b623f76c49c57b7fe31a486db04d60", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/a51e410f38b623f76c49c57b7fe31a486db04d60"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/0060d7d71ec248c1aadc82783d1a3ef29b30b6ba", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0060d7d71ec248c1aadc82783d1a3ef29b30b6ba", "html_url": "https://github.com/Rust-GCC/gccrs/commit/0060d7d71ec248c1aadc82783d1a3ef29b30b6ba", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0060d7d71ec248c1aadc82783d1a3ef29b30b6ba/comments", "author": {"login": "rsandifo-arm", "id": 28043039, "node_id": "MDQ6VXNlcjI4MDQzMDM5", "avatar_url": "https://avatars.githubusercontent.com/u/28043039?v=4", "gravatar_id": "", "url": "https://api.github.com/users/rsandifo-arm", "html_url": "https://github.com/rsandifo-arm", "followers_url": "https://api.github.com/users/rsandifo-arm/followers", "following_url": "https://api.github.com/users/rsandifo-arm/following{/other_user}", "gists_url": "https://api.github.com/users/rsandifo-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/rsandifo-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/rsandifo-arm/subscriptions", "organizations_url": "https://api.github.com/users/rsandifo-arm/orgs", "repos_url": "https://api.github.com/users/rsandifo-arm/repos", "events_url": "https://api.github.com/users/rsandifo-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/rsandifo-arm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "85ebc1938f831130e98e8b0865cb172487254818", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/85ebc1938f831130e98e8b0865cb172487254818", "html_url": "https://github.com/Rust-GCC/gccrs/commit/85ebc1938f831130e98e8b0865cb172487254818"}], "stats": {"total": 7, "additions": 6, "deletions": 1}, "files": [{"sha": "66d86d9532bc393f51db08f0b34497ce943659f5", "filename": "gcc/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0060d7d71ec248c1aadc82783d1a3ef29b30b6ba/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0060d7d71ec248c1aadc82783d1a3ef29b30b6ba/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=0060d7d71ec248c1aadc82783d1a3ef29b30b6ba", "patch": "@@ -1,3 +1,7 @@\n+2015-04-28  Richard Sandiford  <richard.sandiford@arm.com>\n+\n+\t* gensupport.c (std_preds): Add missing codes to address_operand entry.\n+\n 2015-04-28  Richard Biener  <rguenther@suse.de>\n \n \tPR tree-optimization/65851"}, {"sha": "77a72865e7caca9fb63c90067b876914b867fab1", "filename": "gcc/gensupport.c", "status": "modified", "additions": 2, "deletions": 1, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0060d7d71ec248c1aadc82783d1a3ef29b30b6ba/gcc%2Fgensupport.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0060d7d71ec248c1aadc82783d1a3ef29b30b6ba/gcc%2Fgensupport.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fgensupport.c?ref=0060d7d71ec248c1aadc82783d1a3ef29b30b6ba", "patch": "@@ -2800,7 +2800,8 @@ struct std_pred_table\n \n static const struct std_pred_table std_preds[] = {\n   {\"general_operand\", false, true, {SUBREG, REG, MEM}},\n-  {\"address_operand\", true, true, {SUBREG, REG, MEM, PLUS, MINUS, MULT}},\n+  {\"address_operand\", true, true, {SUBREG, REG, MEM, PLUS, MINUS, MULT,\n+\t\t\t\t   ZERO_EXTEND, SIGN_EXTEND, AND}},\n   {\"register_operand\", false, false, {SUBREG, REG}},\n   {\"pmode_register_operand\", true, false, {SUBREG, REG}},\n   {\"scratch_operand\", false, false, {SCRATCH, REG}},"}]}