
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {D:/cd/thiet ke he thong va vi mach/dual_port_RAM_with_asynchronous_read/pa.fromHdl.tcl}
# create_project -name dual_port_RAM_with_asynchronous_read -dir "D:/cd/thiet ke he thong va vi mach/dual_port_RAM_with_asynchronous_read/planAhead_run_1" -part xc7a100tcsg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "xilinx_dual_port_ram_async.ucf" [current_fileset -constrset]
Adding file 'D:/cd/thiet ke he thong va vi mach/dual_port_RAM_with_asynchronous_read/xilinx_dual_port_ram_async.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {xilinx_dual_port_ram_async.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top xilinx_dual_port_ram_async $srcset
# add_files [list {xilinx_dual_port_ram_async.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc7a100tcsg324-3
Using Verific elaboration
Parsing VHDL file "D:/xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/cd/thiet ke he thong va vi mach/dual_port_RAM_with_asynchronous_read/xilinx_dual_port_ram_async.v" into library work
Loading clock regions from D:/xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from D:/xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from D:/xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from D:/xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : D:/xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [D:/cd/thiet ke he thong va vi mach/dual_port_RAM_with_asynchronous_read/xilinx_dual_port_ram_async.ucf]
Finished Parsing UCF File [D:/cd/thiet ke he thong va vi mach/dual_port_RAM_with_asynchronous_read/xilinx_dual_port_ram_async.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: a8956e53
open_rtl_design: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 1111.582 ; gain = 463.133
update_compile_order -fileset sim_1
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Jul 04 03:44:34 2021...
INFO: [Common 17-83] Releasing license: PlanAhead
