# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ALU_8bits.srcs/sources_1/new/ALU_8bits.vhd" \
"../../../../ALU_8bits.srcs/sim_1/new/Test_ALU_8bits.vhd" \

# Do not sort compile order
nosort
