<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_datamover_axi_wrap_0_0_synth_1" LaunchDir="/home/yosimoto/u-tokyo/hardware-lab/eval_datamover_axi/eval_datamover_axi.runs/design_1_datamover_axi_wrap_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_blk_mem_gen_0_0_synth_1" LaunchDir="/home/yosimoto/u-tokyo/hardware-lab/eval_datamover_axi/eval_datamover_axi.runs/design_1_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_c_shift_ram_0_0_synth_1" LaunchDir="/home/yosimoto/u-tokyo/hardware-lab/eval_datamover_axi/eval_datamover_axi.runs/design_1_c_shift_ram_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xlconstant_0_0_synth_1" LaunchDir="/home/yosimoto/u-tokyo/hardware-lab/eval_datamover_axi/eval_datamover_axi.runs/design_1_xlconstant_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xlconstant_1_0_synth_1" LaunchDir="/home/yosimoto/u-tokyo/hardware-lab/eval_datamover_axi/eval_datamover_axi.runs/design_1_xlconstant_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_bram_ctrl_0_0_synth_1" LaunchDir="/home/yosimoto/u-tokyo/hardware-lab/eval_datamover_axi/eval_datamover_axi.runs/design_1_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_blk_mem_gen_1_0_synth_1" LaunchDir="/home/yosimoto/u-tokyo/hardware-lab/eval_datamover_axi/eval_datamover_axi.runs/design_1_blk_mem_gen_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_sim_clk_gen_0_0_synth_1" LaunchDir="/home/yosimoto/u-tokyo/hardware-lab/eval_datamover_axi/eval_datamover_axi.runs/design_1_sim_clk_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>

