{
    "_comment": [
        "Copyright: Copyright (C) 2012-2016 Netronome Systems, Inc.  All rights reserved.",
        "Changeset Desc: c40185e20ecf"
    ],
    "maps": {
        "cdn_pcie_ctrl_client_PF4.cdn_pcie_ctrl_client_PF4_addrmap_cl": {
            "0x00000000": {
                "altname": "I_PCIE_BASE",
                "name": "i_pcie_base",
                "ptr": "cdn_pcie_ctrl_client_PF4.regf_pcie_base_cl",
                "type": "regmap"
            },
            "0x00000080": {
                "altname": "I_POWER_MGMT_CAP_STRUCT",
                "name": "i_power_mgmt_cap_struct",
                "ptr": "cdn_pcie_ctrl_client_PF4.regf_power_mgmt_cap_struct_cl",
                "type": "regmap"
            },
            "0x00000090": {
                "altname": "I_MSI_CAP_STRUCT",
                "name": "i_MSI_cap_struct",
                "ptr": "cdn_pcie_ctrl_client_PF4.regf_MSI_cap_struct_cl",
                "type": "regmap"
            },
            "0x000000b0": {
                "altname": "I_MSIX_CAP_STRUCT",
                "name": "i_MSIX_cap_struct",
                "ptr": "cdn_pcie_ctrl_client_PF4.regf_MSIX_cap_struct_cl",
                "type": "regmap"
            },
            "0x000000c0": {
                "altname": "I_PCIE_CAP_STRUCT",
                "name": "i_PCIE_cap_struct",
                "ptr": "cdn_pcie_ctrl_client_PF4.regf_PCIE_cap_struct_cl",
                "type": "regmap"
            },
            "0x00000100": {
                "altname": "I_AER_CAP_STRUCT",
                "name": "i_AER_cap_struct",
                "ptr": "cdn_pcie_ctrl_client_PF4.regf_AER_cap_struct_cl",
                "type": "regmap"
            },
            "0x00000140": {
                "altname": "I_ARI_CAP_STRUCT",
                "name": "i_ARI_cap_struct",
                "ptr": "cdn_pcie_ctrl_client_PF4.regf_ARI_cap_struct_pf4_cl",
                "type": "regmap"
            },
            "0x00000150": {
                "altname": "I_DEVICE_SERIAL_NUM_CAP_STRUCT",
                "name": "i_device_serial_num_cap_struct",
                "ptr": "cdn_pcie_ctrl_client_PF4.regf_device_serial_num_cap_struct_cl",
                "type": "regmap"
            },
            "0x00000180": {
                "altname": "I_RESIZABLE_BAR_CAP_STRUCT",
                "name": "i_resizable_BAR_cap_struct",
                "ptr": "cdn_pcie_ctrl_client_PF4.regf_resizable_BAR_cap_struct_cl",
                "type": "regmap"
            },
            "0x00000200": {
                "altname": "I_SRIOV_CAP_STRUCT",
                "name": "i_SRIOV_cap_struct",
                "ptr": "cdn_pcie_ctrl_client_PF4.regf_SRIOV_cap_struct_pf4_cl",
                "type": "regmap"
            },
            "0x00000274": {
                "altname": "I_TPH_CAP_STRUCT",
                "name": "i_TPH_cap_struct",
                "ptr": "cdn_pcie_ctrl_client_PF4.regf_TPH_cap_struct_cl",
                "type": "regmap"
            },
            "0x00000400": {
                "altname": "I_REGF_VSEC_STRUCT",
                "name": "i_regf_VSEC_struct",
                "ptr": "cdn_pcie_ctrl_client_PF4.regf_VSEC_struct_cl",
                "type": "regmap"
            }
        },
        "cdn_pcie_ctrl_client_PF4.regf_AER_cap_struct_cl": {
            "0x00000000": {
                "altname": "I_AER_ENHANCED_CAP_HDR",
                "name": "i_AER_enhanced_cap_hdr",
                "ptr": "cdn_pcie_ctrl_client_PF4.AER_enhanced_cap_hdr_cl",
                "type": "reg"
            },
            "0x00000004": {
                "altname": "I_UNCORR_ERR_STATUS",
                "name": "i_uncorr_err_status",
                "ptr": "cdn_pcie_ctrl_client_PF4.uncorr_err_status_cl",
                "type": "reg"
            },
            "0x00000008": {
                "altname": "I_UNCORR_ERR_MASK",
                "name": "i_uncorr_err_mask",
                "ptr": "cdn_pcie_ctrl_client_PF4.uncorr_err_mask_cl",
                "type": "reg"
            },
            "0x0000000c": {
                "altname": "I_UNCORR_ERR_SEVERITY",
                "name": "i_uncorr_err_severity",
                "ptr": "cdn_pcie_ctrl_client_PF4.uncorr_err_severity_cl",
                "type": "reg"
            },
            "0x00000010": {
                "altname": "I_CORR_ERR_STATUS",
                "name": "i_corr_err_status",
                "ptr": "cdn_pcie_ctrl_client_PF4.corr_err_status_cl",
                "type": "reg"
            },
            "0x00000014": {
                "altname": "I_CORR_ERR_MASK",
                "name": "i_corr_err_mask",
                "ptr": "cdn_pcie_ctrl_client_PF4.corr_err_mask_cl",
                "type": "reg"
            },
            "0x00000018": {
                "altname": "I_ADVCD_ERR_CAP_CTRL",
                "name": "i_advcd_err_cap_ctrl",
                "ptr": "cdn_pcie_ctrl_client_PF4.advcd_err_cap_ctrl_cl",
                "type": "reg"
            },
            "0x0000001c": {
                "altname": "I_HDR_LOG_0",
                "name": "i_hdr_log_0",
                "ptr": "cdn_pcie_ctrl_client_PF4.hdr_log_0_cl",
                "type": "reg"
            },
            "0x00000020": {
                "altname": "I_HDR_LOG_1",
                "name": "i_hdr_log_1",
                "ptr": "cdn_pcie_ctrl_client_PF4.hdr_log_1_cl",
                "type": "reg"
            },
            "0x00000024": {
                "altname": "I_HDR_LOG_2",
                "name": "i_hdr_log_2",
                "ptr": "cdn_pcie_ctrl_client_PF4.hdr_log_2_cl",
                "type": "reg"
            },
            "0x00000028": {
                "altname": "I_HDR_LOG_3",
                "name": "i_hdr_log_3",
                "ptr": "cdn_pcie_ctrl_client_PF4.hdr_log_3_cl",
                "type": "reg"
            },
            "0x0000002c": {
                "altname": "RSVD_04B_04D%d",
                "name": "rsvd_04B_04D_%d",
                "offinc1": "0x00000004",
                "ptr": "cdn_pcie_ctrl_client_PF4.PF_generic_reserved_reg_cl",
                "repeat1": 3,
                "type": "reg"
            }
        },
        "cdn_pcie_ctrl_client_PF4.regf_ARI_cap_struct_pf4_cl": {
            "0x00000000": {
                "altname": "I_ARI_EXT_CAP_HDR",
                "name": "i_ARI_ext_cap_hdr",
                "ptr": "cdn_pcie_ctrl_client_PF4.ARI_ext_cap_hdr_cl",
                "type": "reg"
            },
            "0x00000004": {
                "altname": "I_ARI_CAP_AND_CTRL",
                "name": "i_ARI_cap_and_ctrl",
                "ptr": "cdn_pcie_ctrl_client_PF4.ARI_cap_and_ctrl_pf4_cl",
                "type": "reg"
            },
            "0x00000008": {
                "altname": "RSVD_052_053%d",
                "name": "rsvd_052_053_%d",
                "offinc1": "0x00000004",
                "ptr": "cdn_pcie_ctrl_client_PF4.PF_generic_reserved_reg_cl",
                "repeat1": 2,
                "type": "reg"
            }
        },
        "cdn_pcie_ctrl_client_PF4.regf_MSIX_cap_struct_cl": {
            "0x00000000": {
                "altname": "I_MSIX_CTRL",
                "name": "i_msix_ctrl",
                "ptr": "cdn_pcie_ctrl_client_PF4.msix_ctrl_cl",
                "type": "reg"
            },
            "0x00000004": {
                "altname": "I_MSIX_TBL_OFFSET",
                "name": "i_msix_tbl_offset",
                "ptr": "cdn_pcie_ctrl_client_PF4.msix_tbl_offset_cl",
                "type": "reg"
            },
            "0x00000008": {
                "altname": "I_MSIX_PENDING_INTRPT",
                "name": "i_msix_pending_intrpt",
                "ptr": "cdn_pcie_ctrl_client_PF4.msix_pending_intrpt_cl",
                "type": "reg"
            },
            "0x0000000c": {
                "altname": "RSVD_02F",
                "name": "rsvd_02F",
                "ptr": "cdn_pcie_ctrl_client_PF4.PF_generic_reserved_reg_cl",
                "type": "reg"
            }
        },
        "cdn_pcie_ctrl_client_PF4.regf_MSI_cap_struct_cl": {
            "0x00000000": {
                "altname": "I_MSI_CTRL_REG",
                "name": "i_msi_ctrl_reg",
                "ptr": "cdn_pcie_ctrl_client_PF4.msi_ctrl_reg_cl",
                "type": "reg"
            },
            "0x00000004": {
                "altname": "I_MSI_MSG_LOW_ADDR",
                "name": "i_msi_msg_low_addr",
                "ptr": "cdn_pcie_ctrl_client_PF4.msi_msg_low_addr_cl",
                "type": "reg"
            },
            "0x00000008": {
                "altname": "I_MSI_MSG_HI_ADDR",
                "name": "i_msi_msg_hi_addr",
                "ptr": "cdn_pcie_ctrl_client_PF4.msi_msg_hi_addr_cl",
                "type": "reg"
            },
            "0x0000000c": {
                "altname": "I_MSI_MSG_DATA",
                "name": "i_msi_msg_data",
                "ptr": "cdn_pcie_ctrl_client_PF4.msi_msg_data_cl",
                "type": "reg"
            },
            "0x00000010": {
                "altname": "I_MSI_MASK",
                "name": "i_msi_mask",
                "ptr": "cdn_pcie_ctrl_client_PF4.msi_mask_cl",
                "type": "reg"
            },
            "0x00000014": {
                "altname": "I_MSI_PENDING_BITS",
                "name": "i_msi_pending_bits",
                "ptr": "cdn_pcie_ctrl_client_PF4.msi_pending_bits_cl",
                "type": "reg"
            },
            "0x00000018": {
                "altname": "RSVD_02A_02B%d",
                "name": "rsvd_02A_02B_%d",
                "offinc1": "0x00000004",
                "ptr": "cdn_pcie_ctrl_client_PF4.PF_generic_reserved_reg_cl",
                "repeat1": 2,
                "type": "reg"
            }
        },
        "cdn_pcie_ctrl_client_PF4.regf_PCIE_cap_struct_cl": {
            "0x00000000": {
                "altname": "I_PCIE_CAP_LIST",
                "name": "i_pcie_cap_list",
                "ptr": "cdn_pcie_ctrl_client_PF4.pcie_cap_list_cl",
                "type": "reg"
            },
            "0x00000004": {
                "altname": "I_PCIE_DEV_CAP",
                "name": "i_pcie_dev_cap",
                "ptr": "cdn_pcie_ctrl_client_PF4.pcie_dev_cap_cl",
                "type": "reg"
            },
            "0x00000008": {
                "altname": "I_PCIE_DEV_CTRL_STATUS",
                "name": "i_pcie_dev_ctrl_status",
                "ptr": "cdn_pcie_ctrl_client_PF4.pcie_dev_ctrl_status_cl",
                "type": "reg"
            },
            "0x0000000c": {
                "altname": "I_LINK_CAP",
                "name": "i_link_cap",
                "ptr": "cdn_pcie_ctrl_client_PF4.link_cap_cl",
                "type": "reg"
            },
            "0x00000010": {
                "altname": "I_LINK_CTRL_STATUS",
                "name": "i_link_ctrl_status",
                "ptr": "cdn_pcie_ctrl_client_PF4.link_ctrl_status_cl",
                "type": "reg"
            },
            "0x00000014": {
                "altname": "RSVD_035",
                "name": "rsvd_035",
                "ptr": "cdn_pcie_ctrl_client_PF4.PF_generic_reserved_reg_cl",
                "type": "reg"
            },
            "0x00000018": {
                "altname": "RSVD_036",
                "name": "rsvd_036",
                "ptr": "cdn_pcie_ctrl_client_PF4.PF_generic_reserved_reg_cl",
                "type": "reg"
            },
            "0x0000001c": {
                "altname": "RSVD_037_038%d",
                "name": "rsvd_037_038_%d",
                "offinc1": "0x00000004",
                "ptr": "cdn_pcie_ctrl_client_PF4.PF_generic_reserved_reg_cl",
                "repeat1": 2,
                "type": "reg"
            },
            "0x00000024": {
                "altname": "I_PCIE_DEV_CAP_2",
                "name": "i_pcie_dev_cap_2",
                "ptr": "cdn_pcie_ctrl_client_PF4.pcie_dev_cap_2_cl",
                "type": "reg"
            },
            "0x00000028": {
                "altname": "I_PCIE_DEV_CTRL_STATUS_2",
                "name": "i_pcie_dev_ctrl_status_2",
                "ptr": "cdn_pcie_ctrl_client_PF4.pcie_dev_ctrl_status_2_cl",
                "type": "reg"
            },
            "0x0000002c": {
                "altname": "I_LINK_CAP_2_REG",
                "name": "i_link_cap_2_reg",
                "ptr": "cdn_pcie_ctrl_client_PF4.link_cap_2_reg_cl",
                "type": "reg"
            },
            "0x00000030": {
                "altname": "I_LINK_CTRL_STATUS_2",
                "name": "i_link_ctrl_status_2",
                "ptr": "cdn_pcie_ctrl_client_PF4.link_ctrl_status_2_cl",
                "type": "reg"
            },
            "0x00000034": {
                "altname": "RSVD_03D_03F%d",
                "name": "rsvd_03D_03F_%d",
                "offinc1": "0x00000004",
                "ptr": "cdn_pcie_ctrl_client_PF4.PF_generic_reserved_reg_cl",
                "repeat1": 3,
                "type": "reg"
            }
        },
        "cdn_pcie_ctrl_client_PF4.regf_SRIOV_cap_struct_pf4_cl": {
            "0x00000000": {
                "altname": "I_SRIOV_EXT_CAP_HEADER_REG",
                "name": "i_SRIOV_ext_cap_header_reg",
                "ptr": "cdn_pcie_ctrl_client_PF4.SRIOV_ext_cap_header_reg_cl",
                "type": "reg"
            },
            "0x00000004": {
                "altname": "I_SRIOV_CAP_REG",
                "name": "i_SRIOV_cap_reg",
                "ptr": "cdn_pcie_ctrl_client_PF4.SRIOV_cap_reg_cl",
                "type": "reg"
            },
            "0x00000008": {
                "altname": "I_SRIOV_CTRL_STATUS_REG",
                "name": "i_SRIOV_ctrl_status_reg",
                "ptr": "cdn_pcie_ctrl_client_PF4.SRIOV_ctrl_status_reg_cl",
                "type": "reg"
            },
            "0x0000000c": {
                "altname": "I_INITIAL_TOTAL_VFS_REG",
                "name": "i_initial_total_VFs_reg",
                "ptr": "cdn_pcie_ctrl_client_PF4.initial_total_VFs_reg_cl",
                "type": "reg"
            },
            "0x00000010": {
                "altname": "I_FUNC_DEP_LINK_NUMVFS_REG",
                "name": "i_func_dep_link_numVFs_reg",
                "ptr": "cdn_pcie_ctrl_client_PF4.func_dep_link_numVFs_reg_pf4_cl",
                "type": "reg"
            },
            "0x00000014": {
                "altname": "I_VF_OFFSET_STRIDE_REG",
                "name": "i_VF_offset_stride_reg",
                "ptr": "cdn_pcie_ctrl_client_PF4.VF_offset_stride_reg_pf4_cl",
                "type": "reg"
            },
            "0x00000018": {
                "altname": "I_VF_DEVICE_ID_REG",
                "name": "i_VF_device_id_reg",
                "ptr": "cdn_pcie_ctrl_client_PF4.VF_device_id_reg_cl",
                "type": "reg"
            },
            "0x0000001c": {
                "altname": "I_SUPPORTED_PAGE_SIZE_REG",
                "name": "i_supported_page_size_reg",
                "ptr": "cdn_pcie_ctrl_client_PF4.supported_page_size_reg_cl",
                "type": "reg"
            },
            "0x00000020": {
                "altname": "I_SYSTEM_PAGE_SIZE_REG",
                "name": "i_system_page_size_reg",
                "ptr": "cdn_pcie_ctrl_client_PF4.system_page_size_reg_cl",
                "type": "reg"
            },
            "0x00000024": {
                "altname": "I_VF_BAR_0_REG",
                "name": "i_VF_BAR_0_reg",
                "ptr": "cdn_pcie_ctrl_client_PF4.VF_BAR_0_reg_cl",
                "type": "reg"
            },
            "0x00000028": {
                "altname": "I_VF_BAR_1_REG",
                "name": "i_VF_BAR_1_reg",
                "ptr": "cdn_pcie_ctrl_client_PF4.VF_BAR_1_reg_cl",
                "type": "reg"
            },
            "0x0000002c": {
                "altname": "I_VF_BAR_2_REG",
                "name": "i_VF_BAR_2_reg",
                "ptr": "cdn_pcie_ctrl_client_PF4.VF_BAR_2_reg_cl",
                "type": "reg"
            },
            "0x00000030": {
                "altname": "I_VF_BAR_3_REG",
                "name": "i_VF_BAR_3_reg",
                "ptr": "cdn_pcie_ctrl_client_PF4.VF_BAR_3_reg_cl",
                "type": "reg"
            },
            "0x00000034": {
                "altname": "I_VF_BAR_4_REG",
                "name": "i_VF_BAR_4_reg",
                "ptr": "cdn_pcie_ctrl_client_PF4.VF_BAR_4_reg_cl",
                "type": "reg"
            },
            "0x00000038": {
                "altname": "I_VF_BAR_5_REG",
                "name": "i_VF_BAR_5_reg",
                "ptr": "cdn_pcie_ctrl_client_PF4.VF_BAR_5_reg_cl",
                "type": "reg"
            },
            "0x0000003c": {
                "altname": "I_VF_MIGRATION_STATE_ARR_OFFSET_REG",
                "name": "i_VF_migration_state_arr_offset_reg",
                "ptr": "cdn_pcie_ctrl_client_PF4.VF_migration_state_arr_offset_reg_cl",
                "type": "reg"
            },
            "0x00000040": {
                "altname": "RSVD_090_09C%d",
                "name": "rsvd_090_09C_%d",
                "offinc1": "0x00000004",
                "ptr": "cdn_pcie_ctrl_client_PF4.PF_generic_reserved_reg_cl",
                "repeat1": 13,
                "type": "reg"
            }
        },
        "cdn_pcie_ctrl_client_PF4.regf_TPH_cap_struct_cl": {
            "0x00000000": {
                "altname": "I_TPH_REQ_EXT_CAP_HEADER_REG",
                "name": "i_TPH_req_ext_cap_header_reg",
                "ptr": "cdn_pcie_ctrl_client_PF4.TPH_req_ext_cap_header_reg_cl",
                "type": "reg"
            },
            "0x00000004": {
                "altname": "I_TPH_REQ_CAP_REG",
                "name": "i_TPH_req_cap_reg",
                "ptr": "cdn_pcie_ctrl_client_PF4.TPH_req_cap_reg_cl",
                "type": "reg"
            },
            "0x00000008": {
                "altname": "I_TPH_REQ_CTRL_REG",
                "name": "i_TPH_req_ctrl_reg",
                "ptr": "cdn_pcie_ctrl_client_PF4.TPH_req_ctrl_reg_cl",
                "type": "reg"
            },
            "0x0000000c": {
                "altname": "I_TPH_TAB_0",
                "name": "i_TPH_tab_0",
                "ptr": "cdn_pcie_ctrl_client_PF4.TPH_st_table_cl",
                "type": "reg"
            },
            "0x00000010": {
                "altname": "I_TPH_TAB_1",
                "name": "i_TPH_tab_1",
                "ptr": "cdn_pcie_ctrl_client_PF4.TPH_st_table_cl",
                "type": "reg"
            },
            "0x00000014": {
                "altname": "I_TPH_TAB_2",
                "name": "i_TPH_tab_2",
                "ptr": "cdn_pcie_ctrl_client_PF4.TPH_st_table_cl",
                "type": "reg"
            },
            "0x00000018": {
                "altname": "I_TPH_TAB_3",
                "name": "i_TPH_tab_3",
                "ptr": "cdn_pcie_ctrl_client_PF4.TPH_st_table_cl",
                "type": "reg"
            },
            "0x0000001c": {
                "altname": "I_TPH_TAB_4",
                "name": "i_TPH_tab_4",
                "ptr": "cdn_pcie_ctrl_client_PF4.TPH_st_table_cl",
                "type": "reg"
            },
            "0x00000020": {
                "altname": "I_TPH_TAB_5",
                "name": "i_TPH_tab_5",
                "ptr": "cdn_pcie_ctrl_client_PF4.TPH_st_table_cl",
                "type": "reg"
            },
            "0x00000024": {
                "altname": "I_TPH_TAB_6",
                "name": "i_TPH_tab_6",
                "ptr": "cdn_pcie_ctrl_client_PF4.TPH_st_table_cl",
                "type": "reg"
            },
            "0x00000028": {
                "altname": "I_TPH_TAB_7",
                "name": "i_TPH_tab_7",
                "ptr": "cdn_pcie_ctrl_client_PF4.TPH_st_table_cl",
                "type": "reg"
            },
            "0x0000002c": {
                "altname": "I_TPH_TAB_8",
                "name": "i_TPH_tab_8",
                "ptr": "cdn_pcie_ctrl_client_PF4.TPH_st_table_cl",
                "type": "reg"
            },
            "0x00000030": {
                "altname": "I_TPH_TAB_9",
                "name": "i_TPH_tab_9",
                "ptr": "cdn_pcie_ctrl_client_PF4.TPH_st_table_cl",
                "type": "reg"
            },
            "0x00000034": {
                "altname": "I_TPH_TAB_10",
                "name": "i_TPH_tab_10",
                "ptr": "cdn_pcie_ctrl_client_PF4.TPH_st_table_cl",
                "type": "reg"
            },
            "0x00000038": {
                "altname": "I_TPH_TAB_11",
                "name": "i_TPH_tab_11",
                "ptr": "cdn_pcie_ctrl_client_PF4.TPH_st_table_cl",
                "type": "reg"
            },
            "0x0000003c": {
                "altname": "I_TPH_TAB_12",
                "name": "i_TPH_tab_12",
                "ptr": "cdn_pcie_ctrl_client_PF4.TPH_st_table_cl",
                "type": "reg"
            },
            "0x00000040": {
                "altname": "I_TPH_TAB_13",
                "name": "i_TPH_tab_13",
                "ptr": "cdn_pcie_ctrl_client_PF4.TPH_st_table_cl",
                "type": "reg"
            },
            "0x00000044": {
                "altname": "I_TPH_TAB_14",
                "name": "i_TPH_tab_14",
                "ptr": "cdn_pcie_ctrl_client_PF4.TPH_st_table_cl",
                "type": "reg"
            },
            "0x00000048": {
                "altname": "I_TPH_TAB_15",
                "name": "i_TPH_tab_15",
                "ptr": "cdn_pcie_ctrl_client_PF4.TPH_st_table_cl",
                "type": "reg"
            }
        },
        "cdn_pcie_ctrl_client_PF4.regf_VSEC_struct_cl": {
            "0x00000000": {
                "altname": "I_VSEC_HEADER_REG",
                "name": "i_vsec_header_reg",
                "ptr": "cdn_pcie_ctrl_client_PF4.vsec_header_reg_cl",
                "type": "reg"
            },
            "0x00000004": {
                "altname": "I_VENDOR_SPECIFIC_HEADER_REG",
                "name": "i_vendor_specific_header_reg",
                "ptr": "cdn_pcie_ctrl_client_PF4.vendor_specific_header_reg_cl",
                "type": "reg"
            },
            "0x00000008": {
                "altname": "I_VENDOR_SPECIFIC_CONTROL_REG",
                "name": "i_vendor_specific_control_reg",
                "ptr": "cdn_pcie_ctrl_client_PF4.vendor_specific_control_reg_cl",
                "type": "reg"
            },
            "0x0000000c": {
                "altname": "I_VENDOR_SPECIFIC_DATA_REG0",
                "name": "i_vendor_specific_data_reg0",
                "ptr": "cdn_pcie_ctrl_client_PF4.vendor_specific_data_reg0_cl",
                "type": "reg"
            }
        },
        "cdn_pcie_ctrl_client_PF4.regf_device_serial_num_cap_struct_cl": {
            "0x00000000": {
                "altname": "I_DEV_SER_NUM_CAP_HDR",
                "name": "i_dev_ser_num_cap_hdr",
                "ptr": "cdn_pcie_ctrl_client_PF4.dev_ser_num_cap_hdr_cl",
                "type": "reg"
            },
            "0x00000004": {
                "altname": "I_DEV_SER_NUM_0",
                "name": "i_dev_ser_num_0",
                "ptr": "cdn_pcie_ctrl_client_PF4.dev_ser_num_0_cl",
                "type": "reg"
            },
            "0x00000008": {
                "altname": "I_DEV_SER_NUM_1",
                "name": "i_dev_ser_num_1",
                "ptr": "cdn_pcie_ctrl_client_PF4.dev_ser_num_1_cl",
                "type": "reg"
            },
            "0x0000000c": {
                "altname": "RSVD_057",
                "name": "rsvd_057",
                "ptr": "cdn_pcie_ctrl_client_PF4.PF_generic_reserved_reg_cl",
                "type": "reg"
            }
        },
        "cdn_pcie_ctrl_client_PF4.regf_pcie_base_cl": {
            "0x00000000": {
                "altname": "I_VENDOR_ID_DEVICE_ID",
                "name": "i_vendor_id_device_id",
                "ptr": "cdn_pcie_ctrl_client_PF4.vendor_id_device_id_cl",
                "type": "reg"
            },
            "0x00000004": {
                "altname": "I_COMMAND_STATUS",
                "name": "i_command_status",
                "ptr": "cdn_pcie_ctrl_client_PF4.command_status_cl",
                "type": "reg"
            },
            "0x00000008": {
                "altname": "I_REVISION_ID_CLASS_CODE",
                "name": "i_revision_id_class_code",
                "ptr": "cdn_pcie_ctrl_client_PF4.revision_id_class_code_cl",
                "type": "reg"
            },
            "0x0000000c": {
                "altname": "I_BIST_HEADER_LATENCY_CACHE_LINE",
                "name": "i_bist_header_latency_cache_line",
                "ptr": "cdn_pcie_ctrl_client_PF4.bist_header_latency_cache_line_cl",
                "type": "reg"
            },
            "0x00000010": {
                "altname": "I_BASE_ADDR_0",
                "name": "i_base_addr_0",
                "ptr": "cdn_pcie_ctrl_client_PF4.base_addr_0_cl",
                "type": "reg"
            },
            "0x00000014": {
                "altname": "I_BASE_ADDR_1",
                "name": "i_base_addr_1",
                "ptr": "cdn_pcie_ctrl_client_PF4.base_addr_1_cl",
                "type": "reg"
            },
            "0x00000018": {
                "altname": "I_BASE_ADDR_2",
                "name": "i_base_addr_2",
                "ptr": "cdn_pcie_ctrl_client_PF4.base_addr_2_cl",
                "type": "reg"
            },
            "0x0000001c": {
                "altname": "I_BASE_ADDR_3",
                "name": "i_base_addr_3",
                "ptr": "cdn_pcie_ctrl_client_PF4.base_addr_3_cl",
                "type": "reg"
            },
            "0x00000020": {
                "altname": "I_BASE_ADDR_4",
                "name": "i_base_addr_4",
                "ptr": "cdn_pcie_ctrl_client_PF4.base_addr_4_cl",
                "type": "reg"
            },
            "0x00000024": {
                "altname": "I_BASE_ADDR_5",
                "name": "i_base_addr_5",
                "ptr": "cdn_pcie_ctrl_client_PF4.base_addr_5_cl",
                "type": "reg"
            },
            "0x00000028": {
                "altname": "RSVD_0A",
                "name": "rsvd_0A",
                "ptr": "cdn_pcie_ctrl_client_PF4.PF_generic_reserved_reg_cl",
                "type": "reg"
            },
            "0x0000002c": {
                "altname": "I_SUBSYSTEM_VENDOR_ID_SUBSYSTEM_I",
                "name": "i_subsystem_vendor_id_subsystem_i",
                "ptr": "cdn_pcie_ctrl_client_PF4.subsystem_vendor_id_subsystem_id_cl",
                "type": "reg"
            },
            "0x00000030": {
                "altname": "I_EXPAN_ROM_BASE_ADDR",
                "name": "i_expan_rom_base_addr",
                "ptr": "cdn_pcie_ctrl_client_PF4.expan_rom_base_addr_cl",
                "type": "reg"
            },
            "0x00000034": {
                "altname": "I_CAPABILITIES_POINTER",
                "name": "i_capabilities_pointer",
                "ptr": "cdn_pcie_ctrl_client_PF4.capabilities_pointer_cl",
                "type": "reg"
            },
            "0x00000038": {
                "altname": "RSVD_0E",
                "name": "rsvd_0E",
                "ptr": "cdn_pcie_ctrl_client_PF4.PF_generic_reserved_reg_cl",
                "type": "reg"
            },
            "0x0000003c": {
                "altname": "I_INTRPT_LINE_INTRPT_PIN",
                "name": "i_intrpt_line_intrpt_pin",
                "ptr": "cdn_pcie_ctrl_client_PF4.intrpt_line_intrpt_pin_cl",
                "type": "reg"
            }
        },
        "cdn_pcie_ctrl_client_PF4.regf_power_mgmt_cap_struct_cl": {
            "0x00000000": {
                "altname": "I_PWR_MGMT_CAP",
                "name": "i_pwr_mgmt_cap",
                "ptr": "cdn_pcie_ctrl_client_PF4.pwr_mgmt_cap_cl",
                "type": "reg"
            },
            "0x00000004": {
                "altname": "I_PWR_MGMT_CTRL_STAT_REP",
                "name": "i_pwr_mgmt_ctrl_stat_rep",
                "ptr": "cdn_pcie_ctrl_client_PF4.pwr_mgmt_ctrl_stat_rep_cl",
                "type": "reg"
            },
            "0x00000008": {
                "altname": "RSVD_022_023%d",
                "name": "rsvd_022_023_%d",
                "offinc1": "0x00000004",
                "ptr": "cdn_pcie_ctrl_client_PF4.PF_generic_reserved_reg_cl",
                "repeat1": 2,
                "type": "reg"
            }
        },
        "cdn_pcie_ctrl_client_PF4.regf_resizable_BAR_cap_struct_cl": {
            "0x00000000": {
                "altname": "I_RESIZE_BAR_EXT_CAP_HDR",
                "name": "i_resize_BAR_ext_cap_hdr",
                "ptr": "cdn_pcie_ctrl_client_PF4.resize_BAR_ext_cap_hdr_cl",
                "type": "reg"
            },
            "0x00000004": {
                "altname": "I_RESIZE_BAR_CAP_0",
                "name": "i_resize_BAR_cap_0",
                "ptr": "cdn_pcie_ctrl_client_PF4.resize_BAR_cap_0_cl",
                "type": "reg"
            },
            "0x00000008": {
                "altname": "I_RESIZE_BAR_CTRL_0",
                "name": "i_resize_BAR_ctrl_0",
                "ptr": "cdn_pcie_ctrl_client_PF4.resize_BAR_ctrl_0_cl",
                "type": "reg"
            },
            "0x0000000c": {
                "altname": "I_RESIZE_BAR_CAP_1",
                "name": "i_resize_BAR_cap_1",
                "ptr": "cdn_pcie_ctrl_client_PF4.resize_BAR_cap_1_cl",
                "type": "reg"
            },
            "0x00000010": {
                "altname": "I_RESIZE_BAR_CTRL_1",
                "name": "i_resize_BAR_ctrl_1",
                "ptr": "cdn_pcie_ctrl_client_PF4.resize_BAR_ctrl_1_cl",
                "type": "reg"
            },
            "0x00000014": {
                "altname": "I_RESIZE_BAR_CAP_2",
                "name": "i_resize_BAR_cap_2",
                "ptr": "cdn_pcie_ctrl_client_PF4.resize_BAR_cap_2_cl",
                "type": "reg"
            },
            "0x00000018": {
                "altname": "I_RESIZE_BAR_CTRL_2",
                "name": "i_resize_BAR_ctrl_2",
                "ptr": "cdn_pcie_ctrl_client_PF4.resize_BAR_ctrl_2_cl",
                "type": "reg"
            },
            "0x0000001c": {
                "altname": "I_RESIZE_BAR_CAP_3",
                "name": "i_resize_BAR_cap_3",
                "ptr": "cdn_pcie_ctrl_client_PF4.resize_BAR_cap_3_cl",
                "type": "reg"
            },
            "0x00000020": {
                "altname": "I_RESIZE_BAR_CTRL_3",
                "name": "i_resize_BAR_ctrl_3",
                "ptr": "cdn_pcie_ctrl_client_PF4.resize_BAR_ctrl_3_cl",
                "type": "reg"
            },
            "0x00000024": {
                "altname": "I_RESIZE_BAR_CAP_4",
                "name": "i_resize_BAR_cap_4",
                "ptr": "cdn_pcie_ctrl_client_PF4.resize_BAR_cap_4_cl",
                "type": "reg"
            },
            "0x00000028": {
                "altname": "I_RESIZE_BAR_CTRL_4",
                "name": "i_resize_BAR_ctrl_4",
                "ptr": "cdn_pcie_ctrl_client_PF4.resize_BAR_ctrl_4_cl",
                "type": "reg"
            },
            "0x0000002c": {
                "altname": "I_RESIZE_BAR_CAP_5",
                "name": "i_resize_BAR_cap_5",
                "ptr": "cdn_pcie_ctrl_client_PF4.resize_BAR_cap_5_cl",
                "type": "reg"
            },
            "0x00000030": {
                "altname": "I_RESIZE_BAR_CTRL_5",
                "name": "i_resize_BAR_ctrl_5",
                "ptr": "cdn_pcie_ctrl_client_PF4.resize_BAR_ctrl_5_cl",
                "type": "reg"
            }
        }
    },
    "regs": {
        "cdn_pcie_ctrl_client_PF4.AER_enhanced_cap_hdr_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 20,
                    "bit_msb": 31,
                    "description": "Next Capability Offset: Indicates offset to the next PCI Express capability structure. The default next pointer value is dynamic and is dependent on whether the strap or LMI bits are set.",
                    "mode": "RW",
                    "name": "NCO"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Capability Version: Specifies the SIG assigned value for the version of the capability structure. This field is set by default to 4'h2, but can be modified from the local management bus.",
                    "mode": "RW",
                    "name": "CV"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "PCI Express Extended Capability ID: This field is hardwired to the Capability ID assigned by PCI SIG to the PCI Express AER Extended Capability Structure (0001 hex).",
                    "mode": "RO",
                    "name": "PEECI"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.ARI_cap_and_ctrl_pf4_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 31,
                    "description": "ARI Control Register: ARI Control Register not implemented in this Controller. This field is hardwired to 0.",
                    "mode": "RO",
                    "name": "ACR"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Next Function: Points to the next Physical Function in the device. This field is set by default to point to the next Physical Function, 0 for last Function. It can be rewritten from the local management bus.",
                    "mode": "RW",
                    "name": "NF"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "ACS Function Groups Capability: Relevant only when ACS Capability is supported. This field is hardwired to 0.",
                    "mode": "RO",
                    "name": "AFGC"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "MFVC Function Groups Capability: Set when device supports arbitration at the Function Group-level. This field is hardwired to 0.",
                    "mode": "RO",
                    "name": "MFGC"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.ARI_ext_cap_hdr_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 20,
                    "bit_msb": 31,
                    "description": "Next Capability Offset: Indicates offset to the next PCI Express capability structure. The default next pointer value is dynamic and is dependent on whether the strap or LMI bits are set.",
                    "mode": "RW",
                    "name": "ARINCO"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Capability Version: Specifies the SIG-assigned value for the version of the capability structure. This field is set to 1 by default, but can be modified independently for each Function from the local management bus",
                    "mode": "RW",
                    "name": "ARICV"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "PCI Express Extended Capability ID: This field is hardwired to the Capability ID assigned by PCI-SIG to the ARI Extended Capability (000E hex).",
                    "mode": "RO",
                    "name": "PECID"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.PF_generic_reserved_reg_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "RSVD"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.SRIOV_cap_reg_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 2,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R0"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "ARI Capable Hierarchy Preserved: A 1 in this bit position indicates that the ARI Capable Hierarchy bit in the SR-IOV Control Register is preserved across certain power state transitions (see the PCI-SIG Single Root IO Virtualization and Sharing Specifications, Version 1.1, Section 3.3.3.5 for details). This bit is set to 1 by default, but can be modified from the local management bus.",
                    "mode": "RO",
                    "name": "ACHP"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "VF Migration Capable: Set when the Controller supports VF migration. Hardwired to 0.",
                    "mode": "RO",
                    "name": "VFMC"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.SRIOV_ctrl_status_reg_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 31,
                    "description": "SRIOV Status Register: Not implemented.",
                    "mode": "RO",
                    "name": "SSR"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 15,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R1"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "ARI Capable Hierarchy: This bit enables the ARI mode for Virtual Functions.  ARI Capable Hierarchy is only present in the lowest numbered PF which is enabled (for example PF0) and affects all PFs of the Device. ARI Capable Hierarchy is Read Only Zero in other PFs of a Device.",
                    "mode": "RO",
                    "name": "ARIE"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "VF Memory Space Enable: This bit must be set to allow access to the memory space of the VFs associated with this PF.",
                    "mode": "RW",
                    "name": "VFMSE"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "VF Migration Interrupt Enable: Not supported. Hardwired to 0",
                    "mode": "RW",
                    "name": "VFMIE"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "VF Migration Enable: Not supported. Hardwired to 0",
                    "mode": "RW",
                    "name": "VFME"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "VF Enable: This bit must be set to enable the VFs associated with this PF.",
                    "mode": "RW",
                    "name": "VFE"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.SRIOV_ext_cap_header_reg_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 20,
                    "bit_msb": 31,
                    "description": "Next Capability Offset: Indicates offset to the next PCI Express capability structure. The default next pointer value is dynamic and is dependent on whether the strap or LMI bits are set.",
                    "mode": "RW",
                    "name": "NCO"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Capability Version: Specifies the SIG-assigned value for the version of the capability structure. This field is set by default to 1, but can be modified independently for each Function from the local management bus.",
                    "mode": "RW",
                    "name": "CV"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "PCI Express Extended Capability ID: This field is hardwired to the Capability ID assigned by PCI-SIG to the SR-IOV Extended Capability Structure (0010 hex).",
                    "mode": "RO",
                    "name": "PECID"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.TPH_req_cap_reg_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 27,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R2"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 26,
                    "description": "ST Table Size: Specifies the number of entries in the Steering Tag Table (0 = 1 entry, 1 = 2 entries, and so on). Max limit is 64 entries when the ST Table is located in the TPH Requester Capability Structure, and 2048 entries when located in the MSI-X table. Each entry is 16 bits long. This field can be modified from the local management bus.",
                    "mode": "RW",
                    "name": "STS"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 15,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R1"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 10,
                    "description": "ST Table Location: The setting of this field indicates if a Steering Tag Table is implemented for this Function, and its location if present. (00 = ST Table not present, 01 = ST Table in the  TPH Requester Capability Structure, 10 = ST values stored in the MSI-X Table in client RAM,  11 = reserved.). This field can be modified from the local management bus.",
                    "mode": "RW",
                    "name": "STL"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "Extended TPH Requester Supported: When set to 1, indicates that the Function is capable of generating requests with a TPH TLP Prefix. ",
                    "mode": "RO",
                    "name": "ERS"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 7,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R0"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Device-Specific Mode Supported:  A setting of 1 indicates that the Function supports the Device- Specific Mode for TPH Steering Tag generation. In this mode, the Steering Tags are supplied by the client for each request through the HAL master interface. The client typically chooses the Steering Tag values from the ST Table, but is not required to do so. This bit is set to 1 by default, but can be modified from the local management bus.",
                    "mode": "RW",
                    "name": "DSMS"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Interrupt Vector Mode Supported: A setting of 1 indicates that the Function supports the Interrupt Vector Mode for TPH Steering Tag generation. In the Interrupt Vector Mode, Steering Tags are attached to MSI/MSI-X interrupt requests. The Steering Tag for each interrupt request is selected by the MSI/MSI-X interrupt vector number. This bit is set to 1 by default, but can be modified from the local management bus. ",
                    "mode": "RW",
                    "name": "IVMS"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "No ST Mode Supported: When set to 1, indicates that this Function supports the 'No ST Mode' for the generation of TPH Steering Tags. In the No ST Mode, the device must use a Steering Tag value of 0 for all requests. This bit is hardwired to 1, as all TPH Requesters are required to support the No ST Mode of operation.",
                    "mode": "RO",
                    "name": "NSM"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.TPH_req_ctrl_reg_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 10,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R10"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 9,
                    "description": "TPH Requester Enable: When set , the Function is allowed to generate requests with Transaction Processing Hints. Defined Encodings are: 00b - Function operating as a Requester is not permitted to issue Requests with TPH or Extended TPH. 01b - Function operating as a Requester is permitted to issue Requests with TPH and is not permitted to issue Requests with Extended TPH. 10b - Reserved. 11b - Function operating as a Requester is permitted to issue Requests with TPH and Extended TPH.",
                    "mode": "RW",
                    "name": "CRE"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 2,
                    "description": "ST Mode: This field selects the ST mode (000 = No Steering Tag Mode, 001 = Interrupt Vector Mode, 010 = Device-Specific Mode, other values are reserved). The TPH_ST_MODE output of the Controller reflects the setting of this register field. This field can also be written from the local management bus.",
                    "mode": "RW",
                    "name": "CSM"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.TPH_req_ext_cap_header_reg_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 20,
                    "bit_msb": 31,
                    "description": "Next Capability Offset: Indicates offset to the next PCI Express capability structure. The default next pointer value is dynamic and is dependent on whether the strap or LMI bits are set.",
                    "mode": "RW",
                    "name": "NCO"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Capability Version: Specifies the SIG assigned value for the version of the capability structure. This field is set by default to 1, but can be modified independently for each PF from the local management bus.",
                    "mode": "RW",
                    "name": "CV"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "PCI Express Extended Capability ID: This field is hardwired to the Capability ID assigned by PCI SIG to the TPH Requester Capability.",
                    "mode": "RO",
                    "name": "PECID"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.TPH_st_table_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "ST Upper 1: This field is used for the upper 8 bits of the second Steering Tag when Extended TPH Requester support is enabled.",
                    "mode": "RO",
                    "name": "STU1"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "ST Lower 1: Lower 8 bits of the second Steering Tag. This is the 8-bit Steering Tag sent out in requests.",
                    "mode": "RW",
                    "name": "STL1"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "ST Upper 0: This field is used for the upper 8 bits of the first Steering Tag when Extended TPH Requester support is enabled. ",
                    "mode": "RO",
                    "name": "STU0"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "ST Lower 0: Lower 8 bits of the first Steering Tag. This is the 8-bit Steering Tag sent out in requests.",
                    "mode": "RW",
                    "name": "STL0"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.VF_BAR_0_reg_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 22,
                    "bit_msb": 31,
                    "description": "Base Address - RW part: This field defines the base address of the memory address range. The number of implemented bits in this field determines the BAR aperture configured in BAR Configuration Registers of the associated  Physical Function.",
                    "mode": "RW",
                    "name": "BAMRW"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 21,
                    "description": "Base Address - RO part: This field defines the base address of the memory address range. The number of implemented bits in this field determines the BAR aperture configured in BAR Configuration Registers of the associated  Physical Function. All other bits are not writeable, and are read as 0's.",
                    "mode": "RO",
                    "name": "BAMR0"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 7,
                    "description": "Reserved: These bits are hardwired to 0",
                    "mode": "RO",
                    "name": "R8"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Prefetchability: When the BAR is used to define a memory address range, this field declares whether data from the address range is prefetchable (0 = non-prefetchable, 1 = prefetchable). The value read in this field is determined by the setting of BAR Configuration Registers of  the associated Physical Function",
                    "mode": "RO",
                    "name": "P0"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Size: When the BAR is used to define a memory address range, this field indicates whether the address range is 32-bit or 64-bit (0 = 32-bit, 1 = 64 bit). For 64-bit address ranges, the value in BAR 1 is treated as a continuation of the base address in BAR 0.  The value read in  this field is determined by the setting of BAR Configuration Registers of the associated  Physical Function.",
                    "mode": "RO",
                    "name": "S0"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Reserved: This bit is hardwired to 0 for both memory and I/O BARs.",
                    "mode": "RO",
                    "name": "R7"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Memory Space Indicator: Specifies whether this BAR defines a memory address range or an I/O address range (0 = memory, 1 = I/O). The value read in this field is determined by the setting of BAR  Configuration Registers of the associated Physical Function",
                    "mode": "RO",
                    "name": "MSI"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.VF_BAR_1_reg_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Base Address - RW part: This field defines the base address of the memory address range. The number of implemented bits in this field determines the BAR aperture setting of BAR Configuration Registers of  the associated Physical Function. All other bits are not writeable, and are read as 0's.",
                    "mode": "RW",
                    "name": "BAMRW"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.VF_BAR_2_reg_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 22,
                    "bit_msb": 31,
                    "description": "Base Address - RW part: This field defines the base address of the memory address range. The number of implemented bits in this field determines the BAR aperture configured in BAR Configuration Registers of the associated  Physical Function.",
                    "mode": "RW",
                    "name": "BAMRW"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 21,
                    "description": "Base Address - RO part: This field defines the base address of the memory address range. The number of implemented bits in this field determines the BAR aperture configured in BAR Configuration Registers of the associated  Physical Function. All other bits are not writeable, and are read as 0's.",
                    "mode": "RO",
                    "name": "BAMR0"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 7,
                    "description": "Reserved: These bits are hardwired to 0",
                    "mode": "RO",
                    "name": "R8"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Prefetchability: When the BAR is used to define a memory address range, this field declares whether data from the address range is prefetchable (0 = non-prefetchable, 1 = prefetchable). The value read in this field is determined by the setting of BAR Configuration Registers of  the associated Physical Function",
                    "mode": "RO",
                    "name": "P0"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Size: When the BAR is used to define a memory address range, this field indicates whether the address range is 32-bit or 64-bit (0 = 32-bit, 1 = 64 bit). For 64-bit address ranges, the value in BAR 3 is treated as a continuation of the base address in BAR 2.  The value read in  this field is determined by the setting of BAR Configuration Registers of the associated  Physical Function.",
                    "mode": "RO",
                    "name": "S0"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Reserved: This bit is hardwired to 0 for both memory and I/O BARs.",
                    "mode": "RO",
                    "name": "R7"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Memory Space Indicator: Specifies whether this BAR defines a memory address range or an I/O address range (0 = memory, 1 = I/O). The value read in this field is determined by the setting of BAR  Configuration Registers of the associated Physical Function",
                    "mode": "RO",
                    "name": "MSI"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.VF_BAR_3_reg_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Base Address - RW part: This field defines the base address of the memory address range. The number of implemented bits in this field determines the BAR aperture setting of BAR Configuration Registers of  the associated Physical Function. All other bits are not writeable, and are read as 0's.",
                    "mode": "RW",
                    "name": "BAMRW"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.VF_BAR_4_reg_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 22,
                    "bit_msb": 31,
                    "description": "Base Address - RW part: This field defines the base address of the memory address range. The number of implemented bits in this field determines the BAR aperture configured in BAR Configuration Registers of the associated  Physical Function.",
                    "mode": "RW",
                    "name": "BAMRW"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 21,
                    "description": "Base Address - RO part: This field defines the base address of the memory address range. The number of implemented bits in this field determines the BAR aperture configured in BAR Configuration Registers of the associated  Physical Function. All other bits are not writeable, and are read as 0's.",
                    "mode": "RO",
                    "name": "BAMR0"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 7,
                    "description": "Reserved: These bits are hardwired to 0",
                    "mode": "RO",
                    "name": "R8"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Prefetchability: When the BAR is used to define a memory address range, this field declares whether data from the address range is prefetchable (0 = non-prefetchable, 1 = prefetchable). The value read in this field is determined by the setting of BAR Configuration Registers of  the associated Physical Function",
                    "mode": "RO",
                    "name": "P0"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Size: When the BAR is used to define a memory address range, this field indicates whether the address range is 32-bit or 64-bit (0 = 32-bit, 1 = 64 bit). For 64-bit address ranges, the value in BAR 5 is treated as a continuation of the base address in BAR 4.  The value read in  this field is determined by the setting of BAR Configuration Registers of the associated  Physical Function.",
                    "mode": "RO",
                    "name": "S0"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Reserved: This bit is hardwired to 0 for both memory and I/O BARs.",
                    "mode": "RO",
                    "name": "R7"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Memory Space Indicator: Specifies whether this BAR defines a memory address range or an I/O address range (0 = memory, 1 = I/O). The value read in this field is determined by the setting of BAR  Configuration Registers of the associated Physical Function",
                    "mode": "RO",
                    "name": "MSI"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.VF_BAR_5_reg_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Base Address - RW part: This field defines the base address of the memory address range. The number of implemented bits in this field determines the BAR aperture setting of BAR Configuration Registers of  the associated Physical Function. All other bits are not writeable, and are read as 0's.",
                    "mode": "RW",
                    "name": "BAMRW"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.VF_device_id_reg_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 31,
                    "description": "VF Device ID: VF device id assigned to the device. Its default value is specified in reg_defaults.h, but can be re-written independently for each PF from the local management bus.",
                    "mode": "RW",
                    "name": "VFDI"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R2"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.VF_migration_state_arr_offset_reg_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "NA",
                    "mode": "RO",
                    "name": "MSAOR"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.VF_offset_stride_reg_pf4_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 31,
                    "description": "VF Stride: Stride value used to assign RIDs for VFs. The stride value is hardwired to 1 for all Physical Functions.",
                    "mode": "RO",
                    "name": "VFS"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "First VF Offset: Offset of First VF relative to its PF. This field can be re-written independently for each PF from the local management bus. Please see the `define den_db_Fx_VF_ADDR_OFFSET values (where x is the function number) for default values of each function in the reg_defaults.v files.",
                    "mode": "RW",
                    "name": "FVFO"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.advcd_err_cap_ctrl_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 12,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R18"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 11,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R11"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "Multiple Header Recording Enable: Setting this bit enables the Function to log multiple error headers in its Header Log Registers. It is hardwired to 0",
                    "mode": "RO",
                    "name": "MHRE"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "Multiple Header Recording Capable: This bit is set when the Function has the capability to log more than one error header in its Header Log Registers. It is hardwired to 0.",
                    "mode": "RO",
                    "name": "MHRC"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "Enable ECRC Check: Setting this bit enables ECRC checking on the receive side of the Controller. This bit is writable from the local management bus. STICKY. ",
                    "mode": "RW",
                    "name": "EEC"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "ECRC Check Capability: This read-only bit indicates to the software that the device is capable of checking ECRC in packets received from the link. This bit is writable from the local management bus.",
                    "mode": "RW",
                    "name": "ECC"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Enable ECRC Generation: Setting this bit enables the ECRC generation on the transmit side of the Controller. This bit is writable from the local management bus. STICKY. ",
                    "mode": "RW",
                    "name": "EEG"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "ECRC Generation Capability: This read-only bit indicates to the software that the device is capable of generating ECRC in packets transmitted on the link. This bit is writable from the local management bus.",
                    "mode": "RW",
                    "name": "EGC"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 4,
                    "description": "First Error Pointer: This is a 5-bit pointer to the bit position in the Uncorrectable Error Status Register corresponding to the error that was detected first. When there are multiple bits set in the Uncorrectable Error Status Register, this field informs the software which error was observed first. To prevent the field from being overwritten before software was able to read it, this field is not updated while the status bit pointed by it in the Uncorrectable Error Status Register remains set. After the software clears this status bit, a subsequent error condition that sets any bit in the Uncorrectable Error Status Register will update the First Error Pointer. Any uncorrectable error type, including the special cases where the error is reported using an ERR_COR message, will set the First Error Pointer (assuming the software has reset the error pointed by it in the Uncorrectable Error Status Register). STICKY.",
                    "mode": "RO",
                    "name": "FER"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.base_addr_0_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Base Address - RW part: This field defines the base address of the memory address range. The number of implemented bits in this field determines the BAR aperture configured in BAR Configuration Registers of the associated  Physical Function.",
                    "mode": "RW",
                    "name": "BAMRW"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 23,
                    "description": "Base Address - RO part: This field defines the base address of the memory address range. The number of implemented bits in this field determines the BAR aperture configured in BAR Configuration Registers of the associated  Physical Function. All other bits are not writeable, and are read as 0's.",
                    "mode": "RO",
                    "name": "BAMR0"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 7,
                    "description": "Reserved: These bits are hardwired to 0",
                    "mode": "RO",
                    "name": "R8"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Prefetchability: When the BAR is used to define a memory address range, this field declares whether data from the address range is prefetchable (0 = non-prefetchable, 1 = prefetchable). The value read in this field is determined by the setting of BAR Configuration Registers of  the associated Physical Function",
                    "mode": "RO",
                    "name": "P0"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Size: When the BAR is used to define a memory address range, this field indicates whether the address range is 32-bit or 64-bit (0 = 32-bit, 1 = 64 bit). For 64-bit address ranges, the value in BAR 1 is treated as a continuation of the base address in BAR 0.  The value read in  this field is determined by the setting of BAR Configuration Registers of the associated  Physical Function.",
                    "mode": "RO",
                    "name": "S0"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Reserved: This bit is hardwired to 0 for both memory and I/O BARs.",
                    "mode": "RO",
                    "name": "R7"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Memory Space Indicator: Specifies whether this BAR defines a memory address range or an I/O address range (0 = memory, 1 = I/O). The value read in this field is determined by the setting of BAR  Configuration Registers of the associated Physical Function",
                    "mode": "RO",
                    "name": "MSI0"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.base_addr_1_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Base Address - RW part: This field defines the base address of the memory address range. The number of implemented bits in this field determines the BAR aperture setting of BAR Configuration Registers of  the associated Physical Function. All other bits are not writeable, and are read as 0's.",
                    "mode": "RW",
                    "name": "BAMRW"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.base_addr_2_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Base Address - RW part: This field defines the base address of the memory address range. The number of implemented bits in this field determines the BAR aperture configured in BAR Configuration Registers of the associated  Physical Function.",
                    "mode": "RW",
                    "name": "BAMRW"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 23,
                    "description": "Base Address - RO part: This field defines the base address of the memory address range. The number of implemented bits in this field determines the BAR aperture configured in BAR Configuration Registers of the associated  Physical Function. All other bits are not writeable, and are read as 0's.",
                    "mode": "RO",
                    "name": "BAMR0"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 7,
                    "description": "Reserved: These bits are hardwired to 0",
                    "mode": "RO",
                    "name": "R8"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Prefetchability: When the BAR is used to define a memory address range, this field declares whether data from the address range is prefetchable (0 = non-prefetchable, 1 = prefetchable). The value read in this field is determined by the setting of BAR Configuration Registers of  the associated Physical Function",
                    "mode": "RO",
                    "name": "P0"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Size: When the BAR is used to define a memory address range, this field indicates whether the address range is 32-bit or 64-bit (0 = 32-bit, 1 = 64 bit). For 64-bit address ranges, the value in BAR 3 is treated as a continuation of the base address in BAR 2.  The value read in  this field is determined by the setting of BAR Configuration Registers of the associated  Physical Function.",
                    "mode": "RO",
                    "name": "S0"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Reserved: This bit is hardwired to 0 for both memory and I/O BARs.",
                    "mode": "RO",
                    "name": "R7"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Memory Space Indicator: Specifies whether this BAR defines a memory address range or an I/O address range (0 = memory, 1 = I/O). The value read in this field is determined by the setting of BAR  Configuration Registers of the associated Physical Function",
                    "mode": "RO",
                    "name": "MSI0"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.base_addr_3_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Base Address - RW part: This field defines the base address of the memory address range. The number of implemented bits in this field determines the BAR aperture setting of BAR Configuration Registers of  the associated Physical Function. All other bits are not writeable, and are read as 0's.",
                    "mode": "RW",
                    "name": "BAMRW"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.base_addr_4_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Base Address - RW part: This field defines the base address of the memory address range. The number of implemented bits in this field determines the BAR aperture configured in BAR Configuration Registers of the associated  Physical Function.",
                    "mode": "RW",
                    "name": "BAMRW"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 23,
                    "description": "Base Address - RO part: This field defines the base address of the memory address range. The number of implemented bits in this field determines the BAR aperture configured in BAR Configuration Registers of the associated  Physical Function. All other bits are not writeable, and are read as 0's.",
                    "mode": "RO",
                    "name": "BAMR0"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 7,
                    "description": "Reserved: These bits are hardwired to 0",
                    "mode": "RO",
                    "name": "R8"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Prefetchability: When the BAR is used to define a memory address range, this field declares whether data from the address range is prefetchable (0 = non-prefetchable, 1 = prefetchable). The value read in this field is determined by the setting of BAR Configuration Registers of  the associated Physical Function",
                    "mode": "RO",
                    "name": "P0"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Size: When the BAR is used to define a memory address range, this field indicates whether the address range is 32-bit or 64-bit (0 = 32-bit, 1 = 64 bit). For 64-bit address ranges, the value in BAR 5 is treated as a continuation of the base address in BAR 4.  The value read in  this field is determined by the setting of BAR Configuration Registers of the associated  Physical Function.",
                    "mode": "RO",
                    "name": "S0"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Reserved: This bit is hardwired to 0 for both memory and I/O BARs.",
                    "mode": "RO",
                    "name": "R7"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Memory Space Indicator: Specifies whether this BAR defines a memory address range or an I/O address range (0 = memory, 1 = I/O). The value read in this field is determined by the setting of BAR  Configuration Registers of the associated Physical Function",
                    "mode": "RO",
                    "name": "MSI0"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.base_addr_5_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Base Address - RW part: This field defines the base address of the memory address range. The number of implemented bits in this field determines the BAR aperture setting of BAR Configuration Registers of  the associated Physical Function. All other bits are not writeable, and are read as 0's.",
                    "mode": "RW",
                    "name": "BAMRW"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.bist_header_latency_cache_line_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "BIST Register: BIST control register.It can be accessed using local management bus. This is a sticky field.",
                    "mode": "RW",
                    "name": "BR"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 23,
                    "description": "Device Type:  Identifies whether the device supports a single Function or multiple Functions. This bit is read as 0 when only Function 0 has been enabled in the Physical Function Configuration Register (in the local management block), and as 1 when more than one Function has been enabled.",
                    "mode": "RO",
                    "name": "DT"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 22,
                    "description": "Header Type: Identifies format of header. This field is hardwired to 0.",
                    "mode": "RO",
                    "name": "HT"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Latency Timer: This is an unused field and is hardwired to 0.",
                    "mode": "RO",
                    "name": "LT"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Cache Line Size: Cache Line Size Register defined in PCI Specifications 3.0. This field can be read or written, both from the link and from the local management bus, but its value is not used.",
                    "mode": "RW",
                    "name": "CLS"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.capabilities_pointer_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 8,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R15"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Capabilities Pointer: Contains pointer to the first PCI Capability Structure. This field is set by default to the value defined in the RTL file reg_defaults.h. It can be re-written independently for every Function from the local management bus.",
                    "mode": "RW",
                    "name": "CP"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.command_status_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Detected Parity Error: This bit is set when the Controller has received a poisoned TLP. The Parity Error Response enable bit (bit 6) has no effect on the setting of this bit. This field can also be cleared from the local management bus by writing a 1 into this bit position.",
                    "mode": "W1C",
                    "name": "DPE"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "Signaled System Error: If the SERR enable bit is 1, this bit is set when the Controller has sent out a fatal or non-fatal error message on the link to the Root Complex. If the SERR enable bit is 0, this bit remains 0. This field can also be cleared from the local management bus by writing a 1 into this bit position.",
                    "mode": "W1C",
                    "name": "SSE"
                },
                {
                    "bit_lsb": 29,
                    "bit_msb": 29,
                    "description": "Received Master Abort:  This bit is set when the Controller has received a completion from the link with the Unsupported Request status. This field can also be cleared from the local management bus by writing a 1 into this bit position",
                    "mode": "W1C",
                    "name": "RMA"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 28,
                    "description": "Received Target Abort: This bit is set when the Controller has received a completion from the link with the Completer Abort status. This field can also be cleared from the local management bus by writing a 1 into this bit position",
                    "mode": "W1C",
                    "name": "RTA"
                },
                {
                    "bit_lsb": 27,
                    "bit_msb": 27,
                    "description": "Signaled Target Abort: This bit is set when the Controller has sent a completion to the link with the Completer Abort status. This field can also be cleared from the local management bus by writing a 1 into this bit position.",
                    "mode": "W1C",
                    "name": "STA"
                },
                {
                    "bit_lsb": 25,
                    "bit_msb": 26,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R6"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 24,
                    "description": "Master Data Parity Error: When the Parity Error Response enable bit is 1, the Controller sets this bit when it detects the following error conditions: (i) The Controller receives a poisoned completion from the link in response to a request. (ii) The Controller sends out a poisoned write request on the link (this may be because an underflow occurred during the packet transfer at the host interface of the Controller.). This bit remains 0 when the Parity Error Response enable bit is 0. This field can also be cleared from the local management bus by writing a 1 into this bit position.",
                    "mode": "W1C",
                    "name": "MDPE"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 23,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R5"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Capabilities List: Indicates the presence of PCI Extended Capabilities registers. This bit is hardwired to 1.",
                    "mode": "RO",
                    "name": "CL"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "Interrupt Status: This bit is valid only when the Controller is configured to support legacy interrupts. Indicates that the Controller has a pending interrupt, that is, the Controller has sent an Assert_INTx message but has not transmitted a corresponding Deassert_INTx message.",
                    "mode": "RO",
                    "name": "IS"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 18,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R4"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 15,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R3"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "INTx Message Disabled: Enables or disables the transmission of INTx Assert and De-assert messages from the Controller. Setting this bit to 1 disables generation of INTx assert/de-assert messages in the Controller. This field can be written from the local management bus.  ",
                    "mode": "RW",
                    "name": "IMD"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R2"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "SERR Enable: Enables the reporting of fatal and non-fatal errors detected by the Controller to the Root Complex. This field can be written from the local management bus.",
                    "mode": "RW",
                    "name": "SE"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R1"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Parity Error Response Enable: When this bit is 1, the Controller sets the Master Data Parity Error status bit when it detects the following error conditions: (i) The Controller receives a poisoned completion from the link in response to a request. (ii) The Controller sends out a poisoned write request on the link (this may be because an underflow occurred during the packet transfer at the host interface of the Controller.). When this bit is 0, the Master Data Parity Error status bit is never set. This field can be written from the local management bus.",
                    "mode": "RW",
                    "name": "PERE"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 5,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R0"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Bus-Master Enable: Enables the device to issue memory and I/O requests from this Function. This field can be written from the local management bus.",
                    "mode": "RW",
                    "name": "BE"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Mem-Space Enable: Enables memory accesses through the Controller for this PCI Function. This field can be written from the local management bus.",
                    "mode": "RW",
                    "name": "MSE"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "IO-Space Enable: Enables IO accesses through the Controller for this PCI Function. This field can be written from the local management bus.",
                    "mode": "RW",
                    "name": "ISE"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.corr_err_mask_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R17"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Header Log Overflow Mask: This bit, when set, masks the generation of error messages in response to a Header Log register overflow. STICKY.",
                    "mode": "RW",
                    "name": "HLOM"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 14,
                    "description": "Corrected Internal Error Mask: This bit, when set, masks the generation of error messages in response to a corrected internal error condition. STICKY.",
                    "mode": "RW",
                    "name": "CIEM"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "Advisory Non-Fatal Error Mask: This bit, when set, masks the generation of error messages in response to an uncorrectable error occur, which is determined to belong to one of the special cases (as described in Section 6.2.3.2.4 of the PCI Express 2.0 Specifications). STICKY.",
                    "mode": "RW",
                    "name": "ANFEM"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "Replay Timer Timeout Mask: This bit, when set, masks the generation of error messages in response to a Replay Timer timeout event. STICKY.",
                    "mode": "RW",
                    "name": "RTTM"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 11,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R16"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "Replay Number Rollover Mask: This bit, when set, masks the generation of error messages in response to a Replay Number Rollover event. STICKY.",
                    "mode": "RW",
                    "name": "RNRM"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Bad DLLP Mask: This bit, when set, masks the generation of error messages in response to a 'Bad DLLP' received. STICKY.",
                    "mode": "RW",
                    "name": "BDM"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Bad TLP Mask: This bit, when set, masks the generation of error messages in response to a 'Bad TLP' received. STICKY.",
                    "mode": "RW",
                    "name": "BTM"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 5,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R15"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Receiver Error Mask: This bit, when set, masks the generation of error messages in response to the Physical Layer errors STICKY.",
                    "mode": "RW",
                    "name": "REM"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.corr_err_status_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R14"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Header Log Overflow Status: This bit is set on a Header Log Register overflow, that is, when the header could not be logged in the Header Log Register because it is occupied by a previous header. STICKY.",
                    "mode": "W1C",
                    "name": "HLOS"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 14,
                    "description": "Corrected Internal Error Status: This bit is set when the Controller has detected an internal correctable error condition (a correctable ECC error while reading from any of the RAMs). This bit is also set in response to the client signaling an internal error through the input CORRECTABLE_ERROR_IN. This error is not Function-specific. STICKY.",
                    "mode": "W1C",
                    "name": "CIES"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "Advisory Non-Fatal Error Status: This bit is set when an uncorrectable error occurs, which is determined to belong to one of the special cases described in Section 6.2.3.2.4 of the PCI Express 2.0 Specifications. This causes the Controller to generate an ERR_COR message in place of an ERR_NONFATAL message. STICKY.",
                    "mode": "W1C",
                    "name": "ANFES"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "Replay Timer Timeout Status: This bit is set when the replay timer in the Data Link Layer of the Controller times out, causing the Controller to retransmit a TLP. This error is not Function-specific. STICKY.",
                    "mode": "W1C",
                    "name": "RTTS"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 11,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R13"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "Replay Number Rollover Status: This bit is set when the replay count rolls over after three re-transmissions of a TLP at the Data Link Layer of the Controller. This error is not Function-specific STICKY.",
                    "mode": "W1C",
                    "name": "RNRS"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Bad DLLP Status: This bit is set when an LCRC error is detected in a received DLLP, and no errors were detected by the Physical Layer. This error is not Function-specific. STICKY.",
                    "mode": "W1C",
                    "name": "BDS"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Bad TP Status: This bit is set when an error is detected in a received TLP by the Data Link Layer of the Controller. The conditions causing this error are: (i) An LCRC error (ii) The packet terminates with EDB symbol, but its LCRC field does not equal the inverted value of the calculated CRC. This error is not Function-specific. STICKY.",
                    "mode": "W1C",
                    "name": "BTS"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 5,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R12"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Receiver Error Status: This bit is set when an error is detected in the receive side of the Physical Layer of the Controller (e.g. a bit error or coding violation).  This bit is set upon any of the following errors: (1) PHY reported 8B10B error, Disparity Error, Elastic Buffer Overflow Error, Underflow Error (2) GEN3 TLP, DLLP Framing Errors (3) OS Block Received Without EDS (4) Data Block Received After EDS (5) Illegal OS Block After EDS (6) OS Block Received After SKIP OS (7) OS Block Received After SDS (8) Sync Header Error (9) Loss of Gen3 Block Alignment This error is not Function-specific. STICKY.",
                    "mode": "W1C",
                    "name": "RES"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.dev_ser_num_0_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Device Serial Number, Doubleword 0: This field contains the first 32 bits of the device's serial number.",
                    "mode": "RO",
                    "name": "DSND0"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.dev_ser_num_1_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Device Serial Number, Doubleword 1: This field contains the last 32 bits of the device's serial number.",
                    "mode": "RO",
                    "name": "DSND1"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.dev_ser_num_cap_hdr_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 20,
                    "bit_msb": 31,
                    "description": "Next Capability Offset: Indicates offset to the next PCI Express capability structure. The default next pointer value is dynamic and is dependent on whether the strap or LMI bits are set.",
                    "mode": "RW",
                    "name": "SNNCO"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Capability Version: Specifies the SIG assigned value for the version of the capability structure. This field is set by default to 1, but can be modified from the local management bus by writing into Function 0 from the local management bus.",
                    "mode": "RO",
                    "name": "DSNCV"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "PCI Express Extended Capability ID: This field is hardwired to the Capability ID assigned by PCI SIG to the PCI Express Device Serial Number Capability (0001 hex).",
                    "mode": "RO",
                    "name": "PECID"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.expan_rom_base_addr_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 12,
                    "bit_msb": 31,
                    "description": "ROM Base Address: Defines the base address and range of the expansion ROM address space. The number of writeable bits in this field determines the size of the range (BAR aperture). All other bits are not writeable, and are read as 0's. ",
                    "mode": "RW",
                    "name": "RBARW"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 11,
                    "description": "ROM Base Address: Defines the base address and range of the expansion ROM address space. The number of writeable bits in this field determines the size of the range (BAR aperture). All other bits are not writeable, and are read as 0's. ",
                    "mode": "RO",
                    "name": "RBARO"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 7,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R14"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Address Decode Enable: This bit must be set to 1 by the configuration software to enable the expansion ROM. This bit can also be written from the local management bus.",
                    "mode": "RW",
                    "name": "ADE"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.func_dep_link_numVFs_reg_pf4_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Function Dependency Link: This field is used to specify dependencies between PFs. It  can be modified independently for each Function from the local management bus. Please see the `define den_db_Fx_SR_IOV_FUNCTION_DEPENDENCY_LINK values (where x is the function number) for default values of each function in the reg_defaults.v files.",
                    "mode": "RW",
                    "name": "FDL"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "NumVFs: This field must be set by the software to the number of VFs that it wants to enable for each PF. This field can be changed only when the VF Enable bit in the SR-IOV Control Register is 0. Its value should not exceed the setting of TotalVFs for the corresponding Physical Function. This field can also be written from the local management bus.",
                    "mode": "RW",
                    "name": "NVF"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.hdr_log_0_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Header DWORD 0: First DWORD of captured TLP header STICKY.",
                    "mode": "RO",
                    "name": "HD0"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.hdr_log_1_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Header DWORD 1: Second DWORD of captured TLP header STICKY.",
                    "mode": "RO",
                    "name": "HD1"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.hdr_log_2_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Header DWORD 2: Third DWORD of captured TLP header STICKY.",
                    "mode": "RO",
                    "name": "HD2"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.hdr_log_3_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Header DWORD 3: Fourth DWORD of captured TLP header STICKY.",
                    "mode": "RO",
                    "name": "HD3"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.initial_total_VFs_reg_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 24,
                    "description": "Total VFs: This field contains the total number of VFs per PF. Its default setting is identical to that of InitialVFs. This field can be modified using local management registers.",
                    "mode": "RW",
                    "name": "TVF"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 8,
                    "description": "Initial VFs: This field contains the initial number of VFs configured for each PF. This field can be modified using local management registers. Please see the `define den_db_PFx_TOTAL_VF_COUNT values (where x is the function number) for default values of each function in the reg_defaults.v files.",
                    "mode": "RW",
                    "name": "IVF"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.intrpt_line_intrpt_pin_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 11,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R16"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 10,
                    "description": "Interrupt Pin Register: Identifies the interrupt input (A, B, C, D) to which this Functions interrupt output is connected to (01 = INTA, 02 = INTB, 03 = INTC, 04 = INTD). The assignment of interrupt inputs to Functions is fixed when the Controller is configured. This field can be re-written independently for each Function from the local management bus. Please see the `define macros den_db_Fx_INTR_PIN values (where x is the function number) for default values of each function in the reg_defaults.v files.",
                    "mode": "RW",
                    "name": "IPR"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Interrupt Line Register: Identifies the IRQx input of the interrupt controller at the Root Complex that is activated by this Functions interrupt (00 = IRQ0, ... , 0F = IRQ15, FF = unknown or not connected). This field is writable from the local management bus. Please see the `define macros den_db_Fx_INTR_LINE values (where x is the function number) for default values of each function in the reg_defaults.v files.",
                    "mode": "RW",
                    "name": "ILR"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.link_cap_2_reg_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R5"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 23,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R4"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 22,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R3"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 18,
                    "description": "Lower SKP OS Reception Supported Speeds Vector: If this field is non-zero, it indicates that the Port, when operating at the indicated speed(s) supports SRIS and also supports receiving SKP OS at the rate defined for SRNS while running in SRIS.",
                    "mode": "RO",
                    "name": "LSORSSV"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 15,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R2"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 11,
                    "description": "Lower SKP OS Generation Supported Speeds Vector: If this field is non-zero, it indicates that the Port, when operating at the indicated speed(s) supports SRIS and also supports software control of the SKP Ordered Set transmission scheduling rate.",
                    "mode": "RO",
                    "name": "LSOGSSV"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 8,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R1"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 3,
                    "description": "Supported Link Speeds Vector: This field indicates the supported link speeds of the Controller. For each bit, a value of 1 indicates that the corresponding link speed is supported,  while a value of 0 indicates that the corresponding speed is not supported.  The bits corresponding to various link speeds are: Bit 1 = Link Speed 2.5 GT/s, Bit 2 = Link Speed 5 GT/s, Bit 3 = Link Speed 8 GT/s.  This field is hardwired to 0001 (2.5 GT/s)   when the PCIE_GENERATION_SEL strap pins of the Controller are set to 0, 0011 (2.5 and 5 GT/s) when the strap is set to 1  , and 0111 (2.5, 5, and 8 GT/s) when the strap pin is set to 10  For PF0, this field can be written through the LM interface.  ",
                    "mode": "RO",
                    "name": "SLSV"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.link_cap_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Port Number: Specifies the port number assigned to the PCI Express link connected to this device.",
                    "mode": "RO",
                    "name": "PN"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 23,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R5"
                },
                {
                    "bit_lsb": 22,
                    "bit_msb": 22,
                    "description": "ASPM Optionality Compliance: Setting this bit indicates that the device supports the ASPM Optionality feature. It can be turned off by writing a 0 to this bit position through the local management bus.",
                    "mode": "RW",
                    "name": "AOC"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "Link Bandwidth Notification Capability: A value of 1b indicates support for the Link Bandwidth Notification status and interrupt mechanisms. Reserved for Endpoint.",
                    "mode": "RO",
                    "name": "LBNC"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Data Link Layer Active Reporting Capability: Set to 1 if the device is capable of reporting that the DL Control and Management State Machine has reached the DL_Active state. This bit is hardwired to 0, as this version of the Controller does not support the feature.",
                    "mode": "RO",
                    "name": "DLLARC"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "Surprise Down Error Reporting Capability: Indicates the capability of the device to report a Surprise Down error condition. This bit is hardwired to 0, as this version of the Controller does not support the feature.",
                    "mode": "RO",
                    "name": "SDERC"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Clock Power Management: Indicates that the device supports removal of referenc clocks. It is set by default to the value of the define in reg_defaults.h. It can be re-written independently for each function from the local management bus.",
                    "mode": "RW",
                    "name": "CPM"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 17,
                    "description": "L1 Exit Latency: Specifies the exit latency from L1 state. This parameter is dependent on the Physical Layer implementation. It is set by default to the value define in reg_defaults.h. It can be re-written independently for each Function from the local management bus.",
                    "mode": "RW",
                    "name": "L1EL"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 14,
                    "description": "L0S Exit Latency: Specifies the time required for the device to transition from L0S to L0. This parameter is dependent on the Physical Layer implementation. It is set by default to the value define in reg_defaults.h. It can be re-written independently for each Function from the local management bus.",
                    "mode": "RW",
                    "name": "L0SEL"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 11,
                    "description": "Active State Power Management: Indicates the level of ASPM support provided by the device. This field can be re-written independently for each Function from the local management bus. When SRIS is enabled in local management register bit, L0s capability is not supported and is forced low.",
                    "mode": "RW",
                    "name": "ASPM"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 9,
                    "description": "Maximum Link Width: Indicates the maximum number of lanes supported by the device. This field is hardwired based on the setting of the LANE_COUNT_IN strap input.",
                    "mode": "RO",
                    "name": "MLW"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Maximum Link Speed: Indicates the maximum speed supported by the link. (2.5 GT/s, 5 GT/s, 8 GT/s per lane). This field is hardwired to 0001 (2.5GT/s) when the strap input PCIE_GENERATION_SEL is set to 0, to 0010 (5 GT/s) when the strap is set to 1, and to 0011 (8 GT/s) when the strap input is set to 10. ",
                    "mode": "RO",
                    "name": "MLS"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.link_ctrl_status_2_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 22,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R21"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "Link Equalization Request 8.0 GT/s: This bit can be set by the software running on the EndPoint to force the Endpoint  to perform link equalization for 8.0 GT/s. Setting this bit causes the LTSSM of the Controller to enter  the Recovery state and request its link partner to perform equalization. This bit is  cleared when the LTSSM enters the Recovery.Equalization state. It can also be cleared  by writing a 1 to this bit position by the host, or writing a 0 from the LMI. STICKY.",
                    "mode": "RO",
                    "name": "LE"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Equalization 8.0 GT/s Phase 3 Successful: This bit, when set to 1, indicates that the Phase 3 of the Transmitter Equalization  procedure has completed successfully for 8.0 GT/s. STICKY.",
                    "mode": "RO",
                    "name": "EP3S"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "Equalization 8.0 GT/s Phase 2 Successful: This bit, when set to 1, indicates that the Phase 2 of the Transmitter Equalization  procedure has completed successfully for 8.0 GT/s. STICKY.",
                    "mode": "RO",
                    "name": "EP2S"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Equalization 8.0 GT/s Phase 1 Successful: This bit, when set to 1, indicates that the Phase 1 of the Transmitter Equalization  procedure has completed successfully for 8.0 GT/s. STICKY.",
                    "mode": "RO",
                    "name": "EP1S"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "Equalization 8.0 GT/s Complete: This bit, when set to 1, indicates that the Transmitter Equalization procedure has  completed for 8.0 GT/s. STICKY.",
                    "mode": "RO",
                    "name": "EQC"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "Current De-Emphasis Level: This status bit indicates the current operating de-emphasis level of the transmitter (0 = -6 dB, 1 = -3.5 dB).This field is undefined when link is not at Gen2 speed. ",
                    "mode": "RO",
                    "name": "CDEL"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 15,
                    "description": "Compliance De-Emphasis: This bit sets the de-emphasis level (for 5 GT/s operation) or the Transmitter Preset level (for 8 GT/s operation) when the LTSSM enters the Polling.Compliance state because of software setting the Enter Compliance bit in this register. It is used only when the link is running at 5 GT/s or 8 GT/s.  At 5 GT/s, the only valid setting are 0 (-6 dB) and 1 (-3.5 dB). STICKY.",
                    "mode": "RO",
                    "name": "CDE"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 11,
                    "description": "Compliance SOS: When this bit is set to 1, the device will transmit SKP ordered sets between compliance patterns. STICKY.",
                    "mode": "RO",
                    "name": "CS"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "Enter Modified Compliance: This field is intended for debug and compliance testing purposes only. If this bit is set to 1, the device will transmit the Modified Compliance Pattern when the LTSSM enters the Polling. Compliance substate.  Note: Setting this bit alone will not cause the LTSSM to enter Polling.Compliance.  The Enter Compliance bit must also be set and a Hot Reset needs to be initiated by Host to enter Polling.Compliance.  STICKY.",
                    "mode": "RO",
                    "name": "EMC"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 9,
                    "description": "Transmit Margin: This field is intended for debug and compliance testing purposes only. It controls the non-de-emphasized voltage level at the transmitter outputs. Its encodings are: 000: Normal operating range. 001: 800 - 1200 mV for full swing and 400 - 700 mV for half swing. 010 - 111: See PCI Express Base Specification 2.0. This field is reset to 0 when the LTSSM enters the Polling.Configuration substate during link training. STICKY.",
                    "mode": "RO",
                    "name": "TM"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Selectable De-emphasis: This bit selects the de-emphasis level when the Controller is operating at 5 GT/s (0 = -6 dB, 1 = -3.5 dB). This is reserved for Endpoints.",
                    "mode": "RO",
                    "name": "SDE"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Hardware Autonomous Speed Disable: When this bit is set, the LTSSM is prevented from changing the operating speed of the link, other than reducing the speed to correct unreliable operation of the link. STICKY",
                    "mode": "RO",
                    "name": "HASD"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Enter Compliance: This bit is used to force the Endpoint device to enter the Compliance mode. Software sets this bit to 1 and initiates a hot reset to force the device into the Compliance mode. The target speed for the Compliance mode is determined by the Target Link Speed field of this register. STICKY.",
                    "mode": "RO",
                    "name": "EC"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Target Link Speed: For an upstream component, this field sets an upper limit on Link operational speed during reconfiguration. Additionally for both upstream and downstream components, this field sets the target speed when the software forces the link into Compliance mode by setting the Enter Compliance bit in this register (0001 = 2.5 GT/s, 0010 = 5 GT/s, 0011 = 8 GT/s).  The default value of this field is 0001 (2.5 GT/s) when the PCIE_GENERATION_SEL strap pins of the Controller are set to 0, 0010 (5 GT/s) when the strap is set to 1, 0011 (8 GT/s) when the strap pin is set to 10. These bits are STICKY.",
                    "mode": "RO",
                    "name": "TLS"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.link_ctrl_status_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Link Autonomous Bandwidth Status: This bit is Set by hardware to indicate that hardware has autonomously changed Link speed or width, without the Port transitioning through DL_Down status, for reasons other than to attempt to correct unreliable Link operation. This triggers an interrupt to be generated through PHY_INTERRUPT_OUT if enabled. Hardwired to 0 if Link Bandwidth Notification Capability is 0. Not applicable to Endpoints where field is hardwired to 0.",
                    "mode": "W1C",
                    "name": "LABS"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "Link Bandwidth Management Status: This bit is Set by hardware to indicate that either link training has completed following write to retrain link bit, or when HW has changed link speed or width to attempt to correct unreliable link operation. This triggers an interrupt to be generated through PHY_INTERRUPT_OUT if enabled. Hardwired to 0 if Link Bandwidth Notification Capability is 0. Not applicable to Endpoints where field is hardwired to 0.",
                    "mode": "W1C",
                    "name": "LBMS"
                },
                {
                    "bit_lsb": 29,
                    "bit_msb": 29,
                    "description": "Data Link Layer Active: Indicates the status of the Data Link Layer. Set to 1 when the DL Control and Management State Machine has reached the DL_Active state. This bit is hardwired to 0 in this version of the Controller.",
                    "mode": "RO",
                    "name": "DLLA"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 28,
                    "description": "Slot Clock Configuration: This bit indicates that the component uses the same physical reference clock that the platform provides on the connector. If the device uses an independent clock irrespective of the presence of a reference clock on the connector, this bit must be clear. For PF0, this bit can also be written from the local management bus. ",
                    "mode": "RO",
                    "name": "SCC"
                },
                {
                    "bit_lsb": 27,
                    "bit_msb": 27,
                    "description": "Link Training Status: This read-only bit indicates that the Physical Layer LTSSM is in the Configuration or Recovery state, or that 1b was written to the Retrain Link bit but Link training has not yet begun. Hardware clears this bit when the LTSSM exits the Configuration/Recovery state. Not applicable to Endpoints where field is hardwired to 0.",
                    "mode": "RO",
                    "name": "LTS"
                },
                {
                    "bit_lsb": 26,
                    "bit_msb": 26,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R8"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 25,
                    "description": "Negotiated Link Width: Set at the end of link training to the actual link width negotiated between the two sides.  Value is undefined if this regsiters is accessed before link training. ",
                    "mode": "RO",
                    "name": "NLW"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Negotiated Link Speed: Negotiated link speed of the device. The only supported speed ids are 2.5 GT/s per lane (0001),5 GT/s per lane (0010),8 GT/s per lane (0011). ",
                    "mode": "RO",
                    "name": "NLS"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 15,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R15_12"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 11,
                    "description": "Link Autonomous Bandwidth Interrupt Enable: When Set, this bit enables the generation of an interrupt to indicate that the Link Autonomous Bandwidth Status bit has been Set. This enables an interrupt to be generated through PHY_INTERRUPT_OUT if triggered. Hardwired to 0 if Link Bandwidth Notification Capability is 0. Not applicable to Endpoints where field is hardwired to 0.",
                    "mode": "RO",
                    "name": "LABIE"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "Link Bandwidth Management Interrupt Enable: When Set, this bit enables the generation of an interrupt to  indicate that the Link Bandwidth Management Status bit has been Set. This enables an interrupt to be generated through PHY_INTERRUPT_OUT if triggered. Hardwired to 0 if Link Bandwidth Notification Capability is 0. Not applicable to Endpoints where field is hardwired to 0.",
                    "mode": "RO",
                    "name": "LBMIE"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "Hardware Autonomous Width Disable: When this bit is set, the local application must not request to change the operating width of the link, other than attempting to correct unreliable Link operation by reducing Link width.",
                    "mode": "RO",
                    "name": "HAWD"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "Enable Clock Power Management: When this bit is set to 1, the device may use the CLKREQ# pin on the PCIe connector to power manage the Link clock. This bit is writeable only when the Clock Power Management bit in the Link Capability Register is set to 1. ",
                    "mode": "RW",
                    "name": "ECPM"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Extended Synch: Set to 1 to extend the sequence of ordered sets transmitted while exiting from the L0S state.",
                    "mode": "RW",
                    "name": "ES"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Common Clock Configuration: A value of 0 indicates that the reference clock of this device is asynchronous to that of the upstream device. A value of 1 indicates that the reference clock is common.",
                    "mode": "RW",
                    "name": "CCC"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Retrain Link: Setting this bit to 1 causes the LTSSM to initiate link training.  Reserved for Endpoint mode. This bit always reads as 0",
                    "mode": "RO",
                    "name": "RL"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Link Disable: Writing a 1 to this bit position causes the LTSSM to go to the Disable Link state. The LTSSM stays in the Disable Link state while this bit is set.Reserved for Endpoint mode.",
                    "mode": "RO",
                    "name": "LD"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Read Completion Boundary: Indicates the Read Completion Boundary of the Root Port connected to this Endpoint (0 = 64 bytes, 1 = 128 bytes). This field can be written from the local management bus with the input signal MGMT_TYPE1_CONFIG_REG_ACCESS high.",
                    "mode": "RW",
                    "name": "RCB"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R6"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 1,
                    "description": "Active State Power Management Control: Controls the level of ASPM support on the PCI Express link associated with this Function. The valid setting are 00: ASPM disabled 01: L0s entry enabled, L1 disabled 10: L1 entry enabled, L0s disabled 11: Both L0s and L1 enabled. ",
                    "mode": "RW",
                    "name": "ASPMC"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.msi_ctrl_reg_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 25,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R0"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 24,
                    "description": "MSI masking capable: can be modified using localmanagement interface ",
                    "mode": "RW",
                    "name": "MC"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 23,
                    "description": "64-Bit Address Capable: Set to 1 to indicate that the device is capable of generating 64-bit addresses for MSI messages.Can be modified using local management interface",
                    "mode": "RW",
                    "name": "BAC64"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 22,
                    "description": "Multiple Message Enable: Encodes the number of distinct messages that the Controller is programmed to generate for this Function (000 = 1, 001 = 2, 010 = 4, 011 = 8, 100 = 16, 101 = 32). This setting must be based on the number of interrupt inputs of the Controller that are actually used by this Function. This field can be written from the local management bus.",
                    "mode": "RW",
                    "name": "MME"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 19,
                    "description": "Multiple Message Capable: Encodes the number of distinct messages that the Controller is capable of generating for this Function (000 = 1, 001 = 2, 010 = 4, 011 = 8, 100 = 16, 101 = 32). Thus, this field defines the number of the interrupt vectors for this Function. The Controller allows up to 32 distinct messages, but the setting of this field must be based on the number of interrupt inputs of the Controller that are actually used by the client. For example, if the client logic uses 8 of the 32 distinct MSI interrupt inputs of the Controller for this Function, then the value of this field must be set to 011. This field can be written from the local management bus. Please see the `define den_db_Fx_MSI_MULTIPLE_MSG_CAPABLE values (where x is the function number) for default values of each function in the reg_defaults.v files.",
                    "mode": "RW",
                    "name": "MMC"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "MSI Enable: Set by the configuration program to enable the MSI feature. This field can also be written from the local management bus.",
                    "mode": "RW",
                    "name": "ME"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Capabilities Pointer: Pointer to the next PCI Capability Structure. This can be modified from the local management bus. This field can be written from the local management bus.",
                    "mode": "RW",
                    "name": "CP1"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Capability ID: Specifies that the capability structure is for MSI. Hardwired to 05 hex.",
                    "mode": "RO",
                    "name": "CID1"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.msi_mask_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 1,
                    "bit_msb": 31,
                    "description": "Reserved: Please note that if the Multiple Message Capable field is changed from the local management bus, then  the width of this field also changes correspondingly",
                    "mode": "RO",
                    "name": "R0"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "MSI Mask: Mask bits for MSI interrupts.  The Multiple Message Capable field of the MSI Control Register specifies the number of  distinct interrupts for the Function, which determines the number of valid mask bits. Please note that if the Multiple Message Capable field is changed from the local management bus, then  the width of the MSI Mask field also changes correspondingly",
                    "mode": "RW",
                    "name": "MM"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.msi_msg_data_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 31,
                    "description": "Reserved: Hardwired to 0",
                    "mode": "RO",
                    "name": "R2"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "Message Data: Message data to be used for this Function. This field can also be written from the local management bus.",
                    "mode": "RW",
                    "name": "MD"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.msi_msg_hi_addr_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Message Address High: Contains bits 63:32 of the 64-bit address to be used in MSI Messages. A value of 0 specifies that 32-bit addresses are to be used in the messages. This field can also be written from the local management bus.",
                    "mode": "RW",
                    "name": "MAH"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.msi_msg_low_addr_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 2,
                    "bit_msb": 31,
                    "description": "Message Address Low: Lower bits of the address to be used in MSI messages. This field can also be written from the local management bus.",
                    "mode": "RW",
                    "name": "MAL"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 1,
                    "description": "Reserved: The two lower bits of the address are hardwired to 0 to align the address on a double-word boundary.",
                    "mode": "RO",
                    "name": "R1"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.msi_pending_bits_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 1,
                    "bit_msb": 31,
                    "description": "Reserved: Please note that if the Multiple Message Capable field is changed from the local management bus, then  the width of this field also changes correspondingly",
                    "mode": "RO",
                    "name": "R0"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "MSI Pending Bits: Pending bits for MSI interrupts.   A read from the location returns the state of the MSI_PENDING_STATUS_IN inputs of the Controller.  The Multiple Message Capable field of the MSI Control Register specifies the number of  distinct interrupts for the Function, which determines the number of valid pending bits. Please note that if the Multiple Message Capable field is changed from the local management bus, then  the width of the MSI Pending Bits field also changes correspondingly",
                    "mode": "RO",
                    "name": "MP"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.msix_ctrl_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "MSI-X Enable: Set by the configuration program to enable the MSI-X feature. This field can also be written from the local management bus.",
                    "mode": "RW",
                    "name": "MSIXE"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "Function Mask: This bit serves as a global mask to all the interrupt conditions associated with this Function. When this bit is set, the Controller will not send out MSI-X messages from this Function. This field can also be written from the local management bus.",
                    "mode": "RW",
                    "name": "FM"
                },
                {
                    "bit_lsb": 27,
                    "bit_msb": 29,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R0"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 26,
                    "description": "MSI-X Table Size: Specifies the size of the MSI-X Table, that is, the number of interrupt vectors defined for the Function. The programmed value is 1 minus the size of the table (that is, this field is set to 0 if the table size is 1.). It can be re-written independently for each Function from the local management bus. Please see the `define den_db_Fx_MSIX_TABLE_SIZE values (where x is the function number) for default values of each function in the reg_defaults.v files.",
                    "mode": "RW",
                    "name": "MSIXTS"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Capabilities Pointer: Contains pointer to the next PCI Capability Structure. This is set to point to the PCI Express Capability Structure at 30 hex. This can be rewritten independently for each Function from the local management bus.",
                    "mode": "RW",
                    "name": "CP"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Capability ID: Identifies that the capability structure is for MSI-X. This field is set by default to 11 hex. It can be rewritten independently for each Function from the local management bus.",
                    "mode": "RW",
                    "name": "CID"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.msix_pending_intrpt_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 3,
                    "bit_msb": 31,
                    "description": "PBA Offset: Offset of the memory address where the PBA is located, relative to the selected BAR. The three least significant bits of the address are omitted, as the addresses are QWORD aligned. Please see the `define den_db_Fx_MSIX_PBA_OFFSET values (where x is the function number) for default values of each function in the reg_defaults.v files.",
                    "mode": "RW",
                    "name": "PBAO"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 2,
                    "description": "BAR Indicator Register: Identifies the BAR corresponding to the memory address range where the PBA Structure is located (000 = BAR 0, 001 = BAR 1, ... , 101 = BAR 5). The value programmed must be the same as the BAR Indicator configured in the MSI-X Table Offset Register.Identifies the BAR corresponding to the memory address range where the PBA Structure is located (000 = BAR 0, 001 = BAR 1, ... , 101 = BAR 5). The value programmed must be the same as the BAR Indicator configured in the MSI-X Table Offset Register. Please see the `define den_db_Fx_MSIX_PBA_BIR values (where x is the function number) for default values of each function in the reg_defaults.v files.",
                    "mode": "RW",
                    "name": "BARI1"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.msix_tbl_offset_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 3,
                    "bit_msb": 31,
                    "description": "Table Offset: Offset of the memory address where the MSI-X Table is located, relative to the selected BAR. The three least significant bits of the address are omitted, as the addresses are QWORD aligned. Please see the `define den_db_Fx_MSIX_TABLE_OFFSET values (where x is the function number) for default values of each function in the reg_defaults.v files.",
                    "mode": "RW",
                    "name": "TO"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 2,
                    "description": "BAR Indicator Register: Identifies the BAR corresponding to the memory address range where the MSI-X Table is located (000 = BAR 0, 001 = BAR 1, ... , 101 = BAR 5). Please see the `define den_db_Fx_MSIX_TABLE_BIR values (where x is the function number) for default values of each function in the reg_defaults.v files.",
                    "mode": "RW",
                    "name": "BARI"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.pcie_cap_list_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R0"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "TCS Routing Supported: When set to 1, this bit indicates that the device supports routing of Trusted Configuration Requests. Not valid for Endpoints. Hardwired to 0.",
                    "mode": "RO",
                    "name": "TRS"
                },
                {
                    "bit_lsb": 25,
                    "bit_msb": 29,
                    "description": "Interrupt Message Number: Identifies the MSI or MSI-X interrupt vector for the interrupt message generated corresponding to the status bits in the Slot Status Register, Root Status Register, or this capability structure. This field must be defined based on the chosen interrupt mode - MSI or MSI-X. This field is hardwired to 0.",
                    "mode": "RO",
                    "name": "IMN"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 24,
                    "description": "Slot Status: Set to 1 when the link connected to a slot. Hardwired to 0.",
                    "mode": "RO",
                    "name": "SS"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 23,
                    "description": "Device Type: Indicates the type of device implementing this Function. This field is hardwired to 0 in the EP mode.",
                    "mode": "RO",
                    "name": "DT"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Capability Version: Identifies the version number of the capability structure.  This field is set to 2 by default to indicate that the Controller is compatible to PCI Express Base Specification Revision 3.0. This field can be modified through local management interface.",
                    "mode": "RO",
                    "name": "PCV"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Next Capability Pointer: Points to the next PCI capability structure. Set to 0 because this is the last capability structure.",
                    "mode": "RO",
                    "name": "NCP"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Capability ID: Specifies Capability ID assigned by PCI SIG for this structure. This field is hardwired to 10 hex.",
                    "mode": "RO",
                    "name": "CID"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.pcie_dev_cap_2_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R14"
                },
                {
                    "bit_lsb": 22,
                    "bit_msb": 23,
                    "description": "Max End-End TLP Prefixes: Indicates the maximum number of End-End TLP Prefixes supported by the Function. The supported  values are: 01b 1 End-End TLP Prefix 10b 2 End-End TLP Prefixes",
                    "mode": "RO",
                    "name": "MEEP"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "End-End TLP Prefix Supported: Indicates whether the Function supports End-End TLP Prefixes. A 1 in this field indicates that  the Function supports receiving TLPs containing End-End TLP Prefixes.",
                    "mode": "RO",
                    "name": "EEPS"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Extended Format Field Supported: Indicates that the Function supports the 3-bit definition of the Fmt field in the TLP header.  This bit is hardwired to 1 for all Functions.",
                    "mode": "RO",
                    "name": "EXFS"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 19,
                    "description": "OBFF Supported: A 1 in this bit position indicates that the Function supports the Optimized Buffer Flush/Fill (OBFF) capability using message signaling.",
                    "mode": "RO",
                    "name": "OPFFS"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 17,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R13"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "TPH Completer Supported: These bits, when set, indicate that the Function is capable of serving as a completer for requests with Transaction Processing Hints (TPH). It can be turned off for all Physical Functions by writing into PF 0. Defined Encodings are: 00b TPH and Extended TPH Completer not supported. 01b TPH Completer supported Extended TPH Completer not supported. 10b Reserved. 11b Both TPH and Extended TPH Completer supported.  Extended Streering tag is not selected in this configuration. only bit 0 is writtable from client side. ",
                    "mode": "RO",
                    "name": "TCS"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 11,
                    "description": "LTR Mechanism Supported: A 1 in this bit position indicates that the Function supports the Latency Tolerance Reporting (LTR) Capability. This bit is set to 1 by default, but can be turned off for all Physical Functions by writing into PF 0.",
                    "mode": "RO",
                    "name": "LMS"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R12"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "128-Bit CAS Atomic Op Completer Supported: A 1 in this bit position indicates that the Function supports completer capability for the Compare-and- Swap (CAS) Atomic Operation with 128-bit operands. This bit is set to 1 by default, but can be overwritten independently for each Function from the local management bus.",
                    "mode": "RO",
                    "name": "BAOCS128"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "64-Bit Atomic Op Completer Supported: A 1 in this bit position indicates that the Function supports completer capability for 64-bit Atomic Operations. This bit is set to 1 by default, but can be overwritten independently for each Function from the local management bus.",
                    "mode": "RO",
                    "name": "BAOCS64"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "32-Bit Atomic Op Completer Supported: A 1 in this bit position indicates that the Function supports completer capability for 32-bit Atomic Operations. This bit is set to 1 by default, but can be overwritten independently for each Function from the local management bus.",
                    "mode": "RO",
                    "name": "BAOCS32"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "OP routing supported: Atomic OP routing supported.",
                    "mode": "RO",
                    "name": "OPRS"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "ARI forwarding support: ARI forwarding supported.",
                    "mode": "RO",
                    "name": "AFS"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Completion Timeout Disable Supported: A 1 in this field indicates that the associated Function supports the capability to turn off its Completion timeout. This bit is set to 1 by default, but can be re-written independently for each Function from the local management bus.",
                    "mode": "RW",
                    "name": "CTDS"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Completion Timeout Ranges: Specifies the Completion Timeout values supported by the device. This field is set by default to 0010 (10 ms - 250 ms). The actual timeout values are in two programmable local management registers, which allow the timeout settings of the two sub-ranges within Range B to be programmed independently.",
                    "mode": "RW",
                    "name": "CTR"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.pcie_dev_cap_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 29,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R3"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 28,
                    "description": "FLR Capable: Set when device has Function-Level Reset capability. It is set by default to 1. It can be re-written independently for each Function from the local management bus.",
                    "mode": "RW",
                    "name": "FC"
                },
                {
                    "bit_lsb": 26,
                    "bit_msb": 27,
                    "description": "Captured Power Limit Scale: Specifies the scale used by Slot Power Limit Value. It is set by default to the value define in reg_defaults.h. It can be re-written independently for each Function from the local management bus.",
                    "mode": "RW",
                    "name": "CPLS"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 25,
                    "description": "Captured Slot Power Limit Value: Specifies upper limit on power supplied by slot. It is set by default to the value define in reg_defaults.h. It can be re-written independently for each Function from the local management bus.",
                    "mode": "RW",
                    "name": "CSPLV"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 17,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R2"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Role-Based Error Reporting: Enables role-based error reporting. It is hardwired to 1.It can be re-written independently for each Function from the local management bus.",
                    "mode": "RW",
                    "name": "RBER"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 14,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R1"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 11,
                    "description": "Acceptable L1 Latency: Specifies acceptable latency that the Endpoint can tolerate while transitioning from L1 to L0. It is set by default to the value define in reg_defaults.h. It can be re-written independently for each Function from the local management bus.",
                    "mode": "RW",
                    "name": "AL1SL"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 8,
                    "description": "Acceptable L0S Latency: Specifies acceptable latency that the Endpoint can tolerate while transitioning from L0S to L0. It is set by default to the value define in reg_defaults.h. It can be re-written independently for each Function from the local management bus.",
                    "mode": "RW",
                    "name": "AL0SL"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Extended Tag Field Supported:  Set when device allows the tag field to be extended from 5 to 8 bits. It can be  rewritten independently for each Function from the local management bus.",
                    "mode": "RW",
                    "name": "ETFS"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 4,
                    "description": "Phantom Functions Supported: This field is used to extend the tag field by combining unused Function bits with the tag bits. This field is hardwired to 00 to disable this feature.",
                    "mode": "RO",
                    "name": "PFS"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 2,
                    "description": "Max Payload Size: Specifies maximum payload size supported by the device.",
                    "mode": "RW",
                    "name": "MPS"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.pcie_dev_ctrl_status_2_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 15,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R18"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 14,
                    "description": "OBFF Enable: Enables the Optimized Buffer Flush/Fill (OBFF) capability in the device. This field is implemented only in PF 0. Valid settings are 00 (disabled), 01 (Variation A) and 10 (Variation B). This field can also be written from the local management bus. RW if OBFF capability is  supported, RO otherwise.",
                    "mode": "RO",
                    "name": "OBFFE"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 12,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R17"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "LTR Mechanism Enable: This must be set to 1 to enable the Latency Tolerance Reporting Mechanism. This bit is implemented only in PF 0. Its default value is 1, but can be modified from the local management bus. This bit is read-only in PF 1.",
                    "mode": "RO",
                    "name": "LTRME"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "IDO Completion Enable: When this bit is 1, the Function is allowed to set the ID-based Ordering (IDO) Attribute bit in the Completions it generates.",
                    "mode": "RW",
                    "name": "IDOCE"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "IDO Request Enable: When this bit is 1, the Function is allowed to set the ID-based Ordering (IDO) Attribute bit in the requests it generates.",
                    "mode": "RW",
                    "name": "IDORE"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R16"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Atomic Op Requester Enable: This bit must be set to enable the generation of Atomic Op Requests from the Function. If the client logic attempts to send an Atomic Op for a Function for which this bit is not set, logic in the Controller will nullify the TLP on its way to the link.  This bit can also be written from the local management bus. ",
                    "mode": "RW",
                    "name": "AORE"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "ARI forwarding enable: ARI forwarding enable",
                    "mode": "RO",
                    "name": "AFE"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Completion Timeout Disable: Setting this bit disables Completion Timeout in the device. This bit can also be written from the local management bus.",
                    "mode": "RW",
                    "name": "CTD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Completion Timeout Value: Specifies the Completion Timeout value for the device. Allowable values are 0101 (sub-range 1) and 0110 (sub-range 2). The corresponding timeout values are stored in the local management registers Completion Timeout Interval Registers 0 and 1, respectively. Value of 0selects completion timeout from Completion-Timeout-Interval-Registers-0 in local managementregister.",
                    "mode": "RW",
                    "name": "CTV"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.pcie_dev_ctrl_status_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 22,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R4"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "Transaction Pending: Indicates if any of the Non-Posted requests issued by the Function are still pending.",
                    "mode": "RO",
                    "name": "TP"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Aux Power Detected: Set when auxiliary power is detected by the device. This is an unused field.",
                    "mode": "RO",
                    "name": "APD"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "Unsupported Request Detected: Set to 1 by the Controller when it receives an unsupported request, regardless of whether its reporting is enabled or not.",
                    "mode": "W1C",
                    "name": "URD"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Fatal Error Detected: Set to 1 by the Controller when it detects a fatal error, regardless of whether error reporting is enabled or not, and regardless of whether the error is masked.",
                    "mode": "W1C",
                    "name": "FED"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "Non-Fatal Error Detected: Set to 1 by the Controller when it detects a non-fatal error, regardless of whether error reporting is enabled or not, and regardless of whether the error is masked.",
                    "mode": "W1C",
                    "name": "NFED"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "Correctable Error Detected: Set to 1 by the Controller when it detects a correctable error, regardless of whether error reporting is enabled or not, and regardless of whether the error is masked.",
                    "mode": "W1C",
                    "name": "CED"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Function-Level Reset: Writing a 1 into this bit position generates a Function-Level Reset for the selected Function. This bit reads as 0.",
                    "mode": "RW",
                    "name": "FLR"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 14,
                    "description": "Max Read Request Size: Specifies the maximum size allowed in read requests generated by the device.",
                    "mode": "RW",
                    "name": "MRRS"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 11,
                    "description": "Enable No Snoop: When set to 1, the device is allowed to set the No Snoop bit in initiated transactions in which cache coherency is not needed.",
                    "mode": "RW",
                    "name": "ENS"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "Enable Aux Power: Used only when device used aux power. This field is hardwired to 0.",
                    "mode": "RO",
                    "name": "EAP"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "Enable Phantom Functions: This field is hardwired to 0 as the Controller does not support this feature.",
                    "mode": "RO",
                    "name": "EPH"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "Extended Tag Field Enable: Enables the extension of the tag field from 5 to 8 bits.",
                    "mode": "RW",
                    "name": "ETFE"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 7,
                    "description": "Max Payload Size: Specifies the maximum TLP payload size configured. The device must be able to receive a TLP of this maximum size, and should not generate TLPs larger than this value. The configuration program sets this field based on the maximum payload size in the Device Capabilities Register, and the capability of the other side.",
                    "mode": "RW",
                    "name": "MPS"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Enable Relaxed Ordering: When set, this bit indicates that the device is allowed to set the Relaxed Ordering bit in the Attributes field of transactions initiated from it, when the transactions do not require Strong Ordering.",
                    "mode": "RW",
                    "name": "ERO"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Enable Unsupported Request Reporting: Enables the sending of error messages by the Controller on receiving unsupported requests.",
                    "mode": "RW",
                    "name": "EURR"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Enable Fatal Error Reporting: Enables the sending of ERR_FATAL messages by the Controller on the detection of fatal errors.",
                    "mode": "RW",
                    "name": "EFER"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Enable Non-Fatal Error Reporting: Enables the sending of ERR_NONFATAL messages by the Controller on the detection of non-fatal errors.",
                    "mode": "RW",
                    "name": "ENFER"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Enable Correctable Error Reporting: Enables the sending of ERR_COR messages by the Controller on the detection of correctable errors.",
                    "mode": "RW",
                    "name": "ECER"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.pwr_mgmt_cap_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "PME Support for D3(cold) State: Indicates whether the Function is capable of sending PME messages when in the D3cold state. Because the device does not have aux power, this bit is hardwired to 0.",
                    "mode": "RO",
                    "name": "PSDCS"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "PME Support for D3(hot) Statue: Indicates whether the Function is capable of sending PME messages when in the D3hot state. This bit is set to 1 by default, but can be modified from the local management bus by writing into Function 0. All other Functions assume the value set in Function 0s Power Management Capabilities Register.",
                    "mode": "RW",
                    "name": "PSDHS"
                },
                {
                    "bit_lsb": 29,
                    "bit_msb": 29,
                    "description": "PME Support for D2 State: Indicates whether the Function is capable of sending PME messages when in the D2 state. This bit is hardwired to 0 because D2 state is not supported.",
                    "mode": "RO",
                    "name": "PSD2S"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 28,
                    "description": "PME Support for D1 State: Indicates whether the Function is capable of sending PME messages when in the D1 state. This bit can be modified from the local management bus by writing into Function 0. All other Functions assume the value set in Function 0s Power Management Capabilities Register.",
                    "mode": "RW",
                    "name": "PSD1S"
                },
                {
                    "bit_lsb": 27,
                    "bit_msb": 27,
                    "description": "PME Support for D0 State: Indicates whether the Function is capable of sending PME messages when in the D0 state. This bit is set to 1 by default, but can be modified from the local management bus by writing into Function 0. All other Functions assume the value set in Function 0s Power Management Capabilities Register.",
                    "mode": "RW",
                    "name": "PSD0S"
                },
                {
                    "bit_lsb": 26,
                    "bit_msb": 26,
                    "description": "D2 Support: Set if the Function supports the D2 power state. Currently hardwired to 0.",
                    "mode": "RO",
                    "name": "D2S"
                },
                {
                    "bit_lsb": 25,
                    "bit_msb": 25,
                    "description": "D1 Support: Set if the Function supports the D1 power state. This bit can be modified from  the local management bus by writing into Function 0. All other Functions assume the value set in Function 0s Power Management Capabilities Register.",
                    "mode": "RW",
                    "name": "D1S"
                },
                {
                    "bit_lsb": 22,
                    "bit_msb": 24,
                    "description": "Max Current Required from Aux Power Supply: Specifies the maximum current drawn by the device from the aux power source in the D3cold state. This field is not implemented in devices not supporting PME notification when in the D3cold state, and is therefore hardwired to 0.",
                    "mode": "RO",
                    "name": "MCRAPS"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "Device Specific Initialization Bit: This bit, when set, indicates that the device requires additional configuration steps beyond setting up its PCI configuration space, to bring it to the D0 active state from the D0 uninitialized state. This bit is hardwired to 0.",
                    "mode": "RO",
                    "name": "DSI"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R0"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "PME Clock: Not applicable to PCI Express. This bit is hardwired to 0.",
                    "mode": "RO",
                    "name": "PC"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 18,
                    "description": "Version ID: Indicates the version of the PCI Bus Power Management Specifications that the Function implements. This field is set by default to 011 (Version 1.2). It can be re-written independently for each Function from the local management bus.",
                    "mode": "RW",
                    "name": "VID"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Capabilities Pointer: Contains pointer to the next PCI Capability Structure. The Controller sets it to the value defined in the RTL file reg_defaults.h. This field can be re-written independently for each Function  from the local management bus.",
                    "mode": "RW",
                    "name": "CP"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Capability ID: Identifies that the capability structure is for Power Management. This field is set by default to 01 hex. It can be re-written independently for each Function from the local management bus.",
                    "mode": "RW",
                    "name": "CID"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.pwr_mgmt_ctrl_stat_rep_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Data Register: This optional register is not implemented in the Cadence PCIe Controller. This field is hardwired to 0.",
                    "mode": "RO",
                    "name": "DR"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R1"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "PME Status: When PME notification is enabled, writing a 1 into this bit position from the local management bus sets this bit and causes the Controller to send a PME message from the associated Function. When the Root Complex processes this message, it will turn off this bit by writing a 1 into this bit position through a Config Write. This bit can be set or cleared from the local management bus, by writing a 1 or 0, respectively. It can only be cleared from the configuration path (by writing a 1). This is a sticky field.",
                    "mode": "RW",
                    "name": "PMES"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 14,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R2"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "PME Enable: Setting this bit enables the notification of PME events from the associated Function. This bit can be set also by writing into this register from the local management bus. This is a sticky field.",
                    "mode": "RW",
                    "name": "PE"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 7,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R3"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "No Soft Reset: When this bit is set to 1, the Function will maintain all its state in the PM state D3hot. The software is not required to re-initialize the Function registers on the transition back to D0. This bit is set to 1 by default, but can be modified independently for each PF from the local management bus.",
                    "mode": "RW",
                    "name": "NSR"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R4"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 1,
                    "description": "Power State: Indicates the power state this Function is currently in. This field can be read by the software to monitor the current power state, or can be written to cause a transition to a new state. The valid settings are 00 (state D0), 01 (state D1) and 11 (state D3hot). The software should not write any other value into this field. This field can also be written from the local management bus independently for each Function.",
                    "mode": "RW",
                    "name": "PS"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.resize_BAR_cap_0_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R1"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 23,
                    "description": "Aperture 512G: Indicates that the BAR aperture can be set to 512G.",
                    "mode": "RO",
                    "name": "A512G"
                },
                {
                    "bit_lsb": 22,
                    "bit_msb": 22,
                    "description": "Aperture 256G: Indicates that the BAR aperture can be set to 256G.",
                    "mode": "RO",
                    "name": "A256G"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "Aperture 128G: Indicates that the BAR aperture can be set to 128G.",
                    "mode": "RO",
                    "name": "A128G"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Aperture 64G: Indicates that the BAR aperture can be set to 64G.",
                    "mode": "RO",
                    "name": "A64G"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "Aperture 32G: Indicates that the BAR aperture can be set to 32G.",
                    "mode": "RO",
                    "name": "A32G"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Aperture 16G: Indicates that the BAR aperture can be set to 16G.",
                    "mode": "RO",
                    "name": "A16G"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "Aperture 8G: Indicates that the BAR aperture can be set to 8G.",
                    "mode": "RO",
                    "name": "A8G"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "Aperture 4G: Indicates that the BAR aperture can be set to 4G.",
                    "mode": "RO",
                    "name": "A4G"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Aperture 2G: Indicates that the BAR aperture can be set to 2G.",
                    "mode": "RO",
                    "name": "A2G"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 14,
                    "description": "Aperture 1G: Indicates that the BAR aperture can be set to 1G.",
                    "mode": "RO",
                    "name": "A1G"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "Aperture 512M: Indicates that the BAR aperture can be set to 512M.",
                    "mode": "RO",
                    "name": "A512M"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "Aperture 256M: Indicates that the BAR aperture can be set to 256M.",
                    "mode": "RO",
                    "name": "A256M"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 11,
                    "description": "Aperture 128M: Indicates that the BAR aperture can be set to 128M.",
                    "mode": "RO",
                    "name": "A128M"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "Aperture 64M: Indicates that the BAR aperture can be set to 64M.",
                    "mode": "RO",
                    "name": "A64M"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "Aperture 32M: Indicates that the BAR aperture can be set to 32M.",
                    "mode": "RO",
                    "name": "A32M"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "Aperture 16M: Indicates that the BAR aperture can be set to 16M.",
                    "mode": "RO",
                    "name": "A16M"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Aperture 8M: Indicates that the BAR aperture can be set to 8M.",
                    "mode": "RO",
                    "name": "A8M"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Aperture 4M: Indicates that the BAR aperture can be set to 4M.",
                    "mode": "RO",
                    "name": "A4M"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Aperture 2M: Indicates that the BAR aperture can be set to 2M.",
                    "mode": "RO",
                    "name": "A2M"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Aperture 1M: Indicates that the BAR aperture can be set to 1M.",
                    "mode": "RO",
                    "name": "A1M"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R0"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.resize_BAR_cap_1_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R1"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 23,
                    "description": "Aperture 512G: Indicates that the BAR aperture can be set to 512G.",
                    "mode": "RO",
                    "name": "A512G"
                },
                {
                    "bit_lsb": 22,
                    "bit_msb": 22,
                    "description": "Aperture 256G: Indicates that the BAR aperture can be set to 256G.",
                    "mode": "RO",
                    "name": "A256G"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "Aperture 128G: Indicates that the BAR aperture can be set to 128G.",
                    "mode": "RO",
                    "name": "A128G"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Aperture 64G: Indicates that the BAR aperture can be set to 64G.",
                    "mode": "RO",
                    "name": "A64G"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "Aperture 32G: Indicates that the BAR aperture can be set to 32G.",
                    "mode": "RO",
                    "name": "A32G"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Aperture 16G: Indicates that the BAR aperture can be set to 16G.",
                    "mode": "RO",
                    "name": "A16G"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "Aperture 8G: Indicates that the BAR aperture can be set to 8G.",
                    "mode": "RO",
                    "name": "A8G"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "Aperture 4G: Indicates that the BAR aperture can be set to 4G.",
                    "mode": "RO",
                    "name": "A4G"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Aperture 2G: Indicates that the BAR aperture can be set to 2G.",
                    "mode": "RO",
                    "name": "A2G"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 14,
                    "description": "Aperture 1G: Indicates that the BAR aperture can be set to 1G.",
                    "mode": "RO",
                    "name": "A1G"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "Aperture 512M: Indicates that the BAR aperture can be set to 512M.",
                    "mode": "RO",
                    "name": "A512M"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "Aperture 256M: Indicates that the BAR aperture can be set to 256M.",
                    "mode": "RO",
                    "name": "A256M"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 11,
                    "description": "Aperture 128M: Indicates that the BAR aperture can be set to 128M.",
                    "mode": "RO",
                    "name": "A128M"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "Aperture 64M: Indicates that the BAR aperture can be set to 64M.",
                    "mode": "RO",
                    "name": "A64M"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "Aperture 32M: Indicates that the BAR aperture can be set to 32M.",
                    "mode": "RO",
                    "name": "A32M"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "Aperture 16M: Indicates that the BAR aperture can be set to 16M.",
                    "mode": "RO",
                    "name": "A16M"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Aperture 8M: Indicates that the BAR aperture can be set to 8M.",
                    "mode": "RO",
                    "name": "A8M"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Aperture 4M: Indicates that the BAR aperture can be set to 4M.",
                    "mode": "RO",
                    "name": "A4M"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Aperture 2M: Indicates that the BAR aperture can be set to 2M.",
                    "mode": "RO",
                    "name": "A2M"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Aperture 1M: Indicates that the BAR aperture can be set to 1M.",
                    "mode": "RO",
                    "name": "A1M"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R0"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.resize_BAR_cap_2_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R1"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 23,
                    "description": "Aperture 512G: Indicates that the BAR aperture can be set to 512G.",
                    "mode": "RO",
                    "name": "A512G"
                },
                {
                    "bit_lsb": 22,
                    "bit_msb": 22,
                    "description": "Aperture 256G: Indicates that the BAR aperture can be set to 256G.",
                    "mode": "RO",
                    "name": "A256G"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "Aperture 128G: Indicates that the BAR aperture can be set to 128G.",
                    "mode": "RO",
                    "name": "A128G"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Aperture 64G: Indicates that the BAR aperture can be set to 64G.",
                    "mode": "RO",
                    "name": "A64G"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "Aperture 32G: Indicates that the BAR aperture can be set to 32G.",
                    "mode": "RO",
                    "name": "A32G"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Aperture 16G: Indicates that the BAR aperture can be set to 16G.",
                    "mode": "RO",
                    "name": "A16G"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "Aperture 8G: Indicates that the BAR aperture can be set to 8G.",
                    "mode": "RO",
                    "name": "A8G"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "Aperture 4G: Indicates that the BAR aperture can be set to 4G.",
                    "mode": "RO",
                    "name": "A4G"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Aperture 2G: Indicates that the BAR aperture can be set to 2G.",
                    "mode": "RO",
                    "name": "A2G"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 14,
                    "description": "Aperture 1G: Indicates that the BAR aperture can be set to 1G.",
                    "mode": "RO",
                    "name": "A1G"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "Aperture 512M: Indicates that the BAR aperture can be set to 512M.",
                    "mode": "RO",
                    "name": "A512M"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "Aperture 256M: Indicates that the BAR aperture can be set to 256M.",
                    "mode": "RO",
                    "name": "A256M"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 11,
                    "description": "Aperture 128M: Indicates that the BAR aperture can be set to 128M.",
                    "mode": "RO",
                    "name": "A128M"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "Aperture 64M: Indicates that the BAR aperture can be set to 64M.",
                    "mode": "RO",
                    "name": "A64M"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "Aperture 32M: Indicates that the BAR aperture can be set to 32M.",
                    "mode": "RO",
                    "name": "A32M"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "Aperture 16M: Indicates that the BAR aperture can be set to 16M.",
                    "mode": "RO",
                    "name": "A16M"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Aperture 8M: Indicates that the BAR aperture can be set to 8M.",
                    "mode": "RO",
                    "name": "A8M"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Aperture 4M: Indicates that the BAR aperture can be set to 4M.",
                    "mode": "RO",
                    "name": "A4M"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Aperture 2M: Indicates that the BAR aperture can be set to 2M.",
                    "mode": "RO",
                    "name": "A2M"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Aperture 1M: Indicates that the BAR aperture can be set to 1M.",
                    "mode": "RO",
                    "name": "A1M"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R0"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.resize_BAR_cap_3_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R1"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 23,
                    "description": "Aperture 512G: Indicates that the BAR aperture can be set to 512G.",
                    "mode": "RO",
                    "name": "A512G"
                },
                {
                    "bit_lsb": 22,
                    "bit_msb": 22,
                    "description": "Aperture 256G: Indicates that the BAR aperture can be set to 256G.",
                    "mode": "RO",
                    "name": "A256G"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "Aperture 128G: Indicates that the BAR aperture can be set to 128G.",
                    "mode": "RO",
                    "name": "A128G"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Aperture 64G: Indicates that the BAR aperture can be set to 64G.",
                    "mode": "RO",
                    "name": "A64G"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "Aperture 32G: Indicates that the BAR aperture can be set to 32G.",
                    "mode": "RO",
                    "name": "A32G"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Aperture 16G: Indicates that the BAR aperture can be set to 16G.",
                    "mode": "RO",
                    "name": "A16G"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "Aperture 8G: Indicates that the BAR aperture can be set to 8G.",
                    "mode": "RO",
                    "name": "A8G"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "Aperture 4G: Indicates that the BAR aperture can be set to 4G.",
                    "mode": "RO",
                    "name": "A4G"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Aperture 2G: Indicates that the BAR aperture can be set to 2G.",
                    "mode": "RO",
                    "name": "A2G"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 14,
                    "description": "Aperture 1G: Indicates that the BAR aperture can be set to 1G.",
                    "mode": "RO",
                    "name": "A1G"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "Aperture 512M: Indicates that the BAR aperture can be set to 512M.",
                    "mode": "RO",
                    "name": "A512M"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "Aperture 256M: Indicates that the BAR aperture can be set to 256M.",
                    "mode": "RO",
                    "name": "A256M"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 11,
                    "description": "Aperture 128M: Indicates that the BAR aperture can be set to 128M.",
                    "mode": "RO",
                    "name": "A128M"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "Aperture 64M: Indicates that the BAR aperture can be set to 64M.",
                    "mode": "RO",
                    "name": "A64M"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "Aperture 32M: Indicates that the BAR aperture can be set to 32M.",
                    "mode": "RO",
                    "name": "A32M"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "Aperture 16M: Indicates that the BAR aperture can be set to 16M.",
                    "mode": "RO",
                    "name": "A16M"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Aperture 8M: Indicates that the BAR aperture can be set to 8M.",
                    "mode": "RO",
                    "name": "A8M"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Aperture 4M: Indicates that the BAR aperture can be set to 4M.",
                    "mode": "RO",
                    "name": "A4M"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Aperture 2M: Indicates that the BAR aperture can be set to 2M.",
                    "mode": "RO",
                    "name": "A2M"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Aperture 1M: Indicates that the BAR aperture can be set to 1M.",
                    "mode": "RO",
                    "name": "A1M"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R0"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.resize_BAR_cap_4_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R1"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 23,
                    "description": "Aperture 512G: Indicates that the BAR aperture can be set to 512G.",
                    "mode": "RO",
                    "name": "A512G"
                },
                {
                    "bit_lsb": 22,
                    "bit_msb": 22,
                    "description": "Aperture 256G: Indicates that the BAR aperture can be set to 256G.",
                    "mode": "RO",
                    "name": "A256G"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "Aperture 128G: Indicates that the BAR aperture can be set to 128G.",
                    "mode": "RO",
                    "name": "A128G"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Aperture 64G: Indicates that the BAR aperture can be set to 64G.",
                    "mode": "RO",
                    "name": "A64G"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "Aperture 32G: Indicates that the BAR aperture can be set to 32G.",
                    "mode": "RO",
                    "name": "A32G"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Aperture 16G: Indicates that the BAR aperture can be set to 16G.",
                    "mode": "RO",
                    "name": "A16G"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "Aperture 8G: Indicates that the BAR aperture can be set to 8G.",
                    "mode": "RO",
                    "name": "A8G"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "Aperture 4G: Indicates that the BAR aperture can be set to 4G.",
                    "mode": "RO",
                    "name": "A4G"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Aperture 2G: Indicates that the BAR aperture can be set to 2G.",
                    "mode": "RO",
                    "name": "A2G"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 14,
                    "description": "Aperture 1G: Indicates that the BAR aperture can be set to 1G.",
                    "mode": "RO",
                    "name": "A1G"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "Aperture 512M: Indicates that the BAR aperture can be set to 512M.",
                    "mode": "RO",
                    "name": "A512M"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "Aperture 256M: Indicates that the BAR aperture can be set to 256M.",
                    "mode": "RO",
                    "name": "A256M"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 11,
                    "description": "Aperture 128M: Indicates that the BAR aperture can be set to 128M.",
                    "mode": "RO",
                    "name": "A128M"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "Aperture 64M: Indicates that the BAR aperture can be set to 64M.",
                    "mode": "RO",
                    "name": "A64M"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "Aperture 32M: Indicates that the BAR aperture can be set to 32M.",
                    "mode": "RO",
                    "name": "A32M"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "Aperture 16M: Indicates that the BAR aperture can be set to 16M.",
                    "mode": "RO",
                    "name": "A16M"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Aperture 8M: Indicates that the BAR aperture can be set to 8M.",
                    "mode": "RO",
                    "name": "A8M"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Aperture 4M: Indicates that the BAR aperture can be set to 4M.",
                    "mode": "RO",
                    "name": "A4M"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Aperture 2M: Indicates that the BAR aperture can be set to 2M.",
                    "mode": "RO",
                    "name": "A2M"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Aperture 1M: Indicates that the BAR aperture can be set to 1M.",
                    "mode": "RO",
                    "name": "A1M"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R0"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.resize_BAR_cap_5_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R1"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 23,
                    "description": "Aperture 512G: Indicates that the BAR aperture can be set to 512G.",
                    "mode": "RO",
                    "name": "A512G"
                },
                {
                    "bit_lsb": 22,
                    "bit_msb": 22,
                    "description": "Aperture 256G: Indicates that the BAR aperture can be set to 256G.",
                    "mode": "RO",
                    "name": "A256G"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "Aperture 128G: Indicates that the BAR aperture can be set to 128G.",
                    "mode": "RO",
                    "name": "A128G"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Aperture 64G: Indicates that the BAR aperture can be set to 64G.",
                    "mode": "RO",
                    "name": "A64G"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "Aperture 32G: Indicates that the BAR aperture can be set to 32G.",
                    "mode": "RO",
                    "name": "A32G"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Aperture 16G: Indicates that the BAR aperture can be set to 16G.",
                    "mode": "RO",
                    "name": "A16G"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "Aperture 8G: Indicates that the BAR aperture can be set to 8G.",
                    "mode": "RO",
                    "name": "A8G"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "Aperture 4G: Indicates that the BAR aperture can be set to 4G.",
                    "mode": "RO",
                    "name": "A4G"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Aperture 2G: Indicates that the BAR aperture can be set to 2G.",
                    "mode": "RO",
                    "name": "A2G"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 14,
                    "description": "Aperture 1G: Indicates that the BAR aperture can be set to 1G.",
                    "mode": "RO",
                    "name": "A1G"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "Aperture 512M: Indicates that the BAR aperture can be set to 512M.",
                    "mode": "RO",
                    "name": "A512M"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "Aperture 256M: Indicates that the BAR aperture can be set to 256M.",
                    "mode": "RO",
                    "name": "A256M"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 11,
                    "description": "Aperture 128M: Indicates that the BAR aperture can be set to 128M.",
                    "mode": "RO",
                    "name": "A128M"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "Aperture 64M: Indicates that the BAR aperture can be set to 64M.",
                    "mode": "RO",
                    "name": "A64M"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "Aperture 32M: Indicates that the BAR aperture can be set to 32M.",
                    "mode": "RO",
                    "name": "A32M"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "Aperture 16M: Indicates that the BAR aperture can be set to 16M.",
                    "mode": "RO",
                    "name": "A16M"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Aperture 8M: Indicates that the BAR aperture can be set to 8M.",
                    "mode": "RO",
                    "name": "A8M"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Aperture 4M: Indicates that the BAR aperture can be set to 4M.",
                    "mode": "RO",
                    "name": "A4M"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Aperture 2M: Indicates that the BAR aperture can be set to 2M.",
                    "mode": "RO",
                    "name": "A2M"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Aperture 1M: Indicates that the BAR aperture can be set to 1M.",
                    "mode": "RO",
                    "name": "A1M"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R0"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.resize_BAR_ctrl_0_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 13,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R3"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 12,
                    "description": "BAR Size: When the Resizable BAR Capability is enabled for the Physical Function, this field controls the BAR aperture for the first BAR of the PF (0 = 1M, 1 = 2M, ... , 12 = 4G). This  field can be modified independently for each PF from the local management bus.",
                    "mode": "RO",
                    "name": "BARS"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 7,
                    "description": "Resizable BAR Count: Specifies the number of BARs that can be configured through the Resizable BAR Capability Structure for this PF. This field can be modified independently for each PF from the  local management bus. Please see the `define den_db_Fx_RESIZABLE_BAR_COUNT values (where x is the function number) for default values of each function in the reg_defaults.v files.",
                    "mode": "RO",
                    "name": "RBARC"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 4,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R2"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 2,
                    "description": "BAR Index: Specifies the index of the BAR controlled by this register. This field can be modified independently for each PF from the local management bus. Please see the `define den_db_Fx_RESIZABLE_BAR_CONTROL_REG0_BAR_INDEX values (where x is the function number) for default values of each function in the reg_defaults.v files.",
                    "mode": "RO",
                    "name": "BARI"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.resize_BAR_ctrl_1_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 13,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R3"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 12,
                    "description": "BAR Size: When the Resizable BAR Capability is enabled for the Physical Function, this field controls the BAR aperture for the first BAR of the PF (0 = 1M, 1 = 2M, ... , 12 = 4G). This  field can be modified independently for each PF from the local management bus.",
                    "mode": "RO",
                    "name": "BARS"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 7,
                    "description": "Resizable BAR Count: Specifies the number of BARs that can be configured through the Resizable BAR Capability Structure for this PF. This field can be modified independently for each PF from the  local management bus. Please see the `define den_db_Fx_RESIZABLE_BAR_COUNT values (where x is the function number) for default values of each function in the reg_defaults.v files.",
                    "mode": "RO",
                    "name": "RBARC"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 4,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R2"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 2,
                    "description": "BAR Index: Specifies the index of the BAR controlled by this register. This field can be modified independently for each PF from the local management bus. Please see the `define den_db_Fx_RESIZABLE_BAR_CONTROL_REG0_BAR_INDEX values (where x is the function number) for default values of each function in the reg_defaults.v files.",
                    "mode": "RO",
                    "name": "BARI"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.resize_BAR_ctrl_2_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 13,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R3"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 12,
                    "description": "BAR Size: When the Resizable BAR Capability is enabled for the Physical Function, this field controls the BAR aperture for the first BAR of the PF (0 = 1M, 1 = 2M, ... , 12 = 4G). This  field can be modified independently for each PF from the local management bus.",
                    "mode": "RO",
                    "name": "BARS"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 7,
                    "description": "Resizable BAR Count: Specifies the number of BARs that can be configured through the Resizable BAR Capability Structure for this PF. This field can be modified independently for each PF from the  local management bus. Please see the `define den_db_Fx_RESIZABLE_BAR_COUNT values (where x is the function number) for default values of each function in the reg_defaults.v files.",
                    "mode": "RO",
                    "name": "RBARC"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 4,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R2"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 2,
                    "description": "BAR Index: Specifies the index of the BAR controlled by this register. This field can be modified independently for each PF from the local management bus. Please see the `define den_db_Fx_RESIZABLE_BAR_CONTROL_REG0_BAR_INDEX values (where x is the function number) for default values of each function in the reg_defaults.v files.",
                    "mode": "RO",
                    "name": "BARI"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.resize_BAR_ctrl_3_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 13,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R3"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 12,
                    "description": "BAR Size: When the Resizable BAR Capability is enabled for the Physical Function, this field controls the BAR aperture for the first BAR of the PF (0 = 1M, 1 = 2M, ... , 12 = 4G). This  field can be modified independently for each PF from the local management bus.",
                    "mode": "RO",
                    "name": "BARS"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 7,
                    "description": "Resizable BAR Count: Specifies the number of BARs that can be configured through the Resizable BAR Capability Structure for this PF. This field can be modified independently for each PF from the  local management bus. Please see the `define den_db_Fx_RESIZABLE_BAR_COUNT values (where x is the function number) for default values of each function in the reg_defaults.v files.",
                    "mode": "RO",
                    "name": "RBARC"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 4,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R2"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 2,
                    "description": "BAR Index: Specifies the index of the BAR controlled by this register. This field can be modified independently for each PF from the local management bus. Please see the `define den_db_Fx_RESIZABLE_BAR_CONTROL_REG0_BAR_INDEX values (where x is the function number) for default values of each function in the reg_defaults.v files.",
                    "mode": "RO",
                    "name": "BARI"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.resize_BAR_ctrl_4_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 13,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R3"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 12,
                    "description": "BAR Size: When the Resizable BAR Capability is enabled for the Physical Function, this field controls the BAR aperture for the first BAR of the PF (0 = 1M, 1 = 2M, ... , 12 = 4G). This  field can be modified independently for each PF from the local management bus.",
                    "mode": "RO",
                    "name": "BARS"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 7,
                    "description": "Resizable BAR Count: Specifies the number of BARs that can be configured through the Resizable BAR Capability Structure for this PF. This field can be modified independently for each PF from the  local management bus. Please see the `define den_db_Fx_RESIZABLE_BAR_COUNT values (where x is the function number) for default values of each function in the reg_defaults.v files.",
                    "mode": "RO",
                    "name": "RBARC"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 4,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R2"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 2,
                    "description": "BAR Index: Specifies the index of the BAR controlled by this register. This field can be modified independently for each PF from the local management bus. Please see the `define den_db_Fx_RESIZABLE_BAR_CONTROL_REG0_BAR_INDEX values (where x is the function number) for default values of each function in the reg_defaults.v files.",
                    "mode": "RO",
                    "name": "BARI"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.resize_BAR_ctrl_5_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 13,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R3"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 12,
                    "description": "BAR Size: When the Resizable BAR Capability is enabled for the Physical Function, this field controls the BAR aperture for the first BAR of the PF (0 = 1M, 1 = 2M, ... , 12 = 4G). This  field can be modified independently for each PF from the local management bus.",
                    "mode": "RO",
                    "name": "BARS"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 7,
                    "description": "Resizable BAR Count: Specifies the number of BARs that can be configured through the Resizable BAR Capability Structure for this PF. This field can be modified independently for each PF from the  local management bus. Please see the `define den_db_Fx_RESIZABLE_BAR_COUNT values (where x is the function number) for default values of each function in the reg_defaults.v files.",
                    "mode": "RO",
                    "name": "RBARC"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 4,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R2"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 2,
                    "description": "BAR Index: Specifies the index of the BAR controlled by this register. This field can be modified independently for each PF from the local management bus. Please see the `define den_db_Fx_RESIZABLE_BAR_CONTROL_REG0_BAR_INDEX values (where x is the function number) for default values of each function in the reg_defaults.v files.",
                    "mode": "RO",
                    "name": "BARI"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.resize_BAR_ext_cap_hdr_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 20,
                    "bit_msb": 31,
                    "description": "Next Capability Offset: Indicates offset to the next PCI Express capability structure. The default next pointer value is dynamic and is dependent on whether the strap or LMI bits are set.",
                    "mode": "RO",
                    "name": "NCO"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Capability Version: Specifies the SIG assigned value for the version of the capability structure. This field is set by default to 1, but can be modified from the local management bus.",
                    "mode": "RO",
                    "name": "CV"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "PCI Express Extended Capability ID: This field is hardwired to the Capability ID assigned by PCI SIG to the Resizable BAR Capability (0015 hex).",
                    "mode": "RO",
                    "name": "PECID"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.revision_id_class_code_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Class Code: Identifies the function of the device. On power-up, the Controller sets it to the value defined in the RTL file reg_defaults.h. This field can be rewritten independently for each Function from the local management bus",
                    "mode": "RW",
                    "name": "CC"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Sub-Class Code: Identifies a sub-category within the selected function. On power-up, the Controller sets it to the value defined in the RTL file reg_defaults.h. This field can be re-written independently for each Function from the local management bus.",
                    "mode": "RW",
                    "name": "SCC"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Programming Interface Byte: Identifies the register set layout of the device. On power-up, the Controller sets it to the value defined in the RTL file reg_defaults.h. This field can be re-written independently for each Function from the local management bus.",
                    "mode": "RW",
                    "name": "PIB"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Revision ID: Assigned by the manufacturer of the device to identify the revision number of the device. On power-up, the Controller sets it to the value defined in the RTL file reg_defaults.h. This field can be re-written independently for each Function from the local management bus.",
                    "mode": "RW",
                    "name": "RID"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.subsystem_vendor_id_subsystem_id_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 31,
                    "description": "Subsystem ID: Specifies the Subsystem ID assigned by the manufacturer of the device. On power-up, the Controller sets it to the value defined in the RTL file reg_defaults.h. This field can be re-written independently for each Function from the local management bus.",
                    "mode": "RW",
                    "name": "SID"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "Subsystem Vendor ID: Specifies the Subsystem Vendor ID assigned by the PCI SIG to the manufacturer of the device.On power-up, the Controller sets it to the value defined in the RTL file reg_defaults.h. This field can be rewritten independently for each Function from the local management bus.",
                    "mode": "RW",
                    "name": "SVID"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.supported_page_size_reg_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R0"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "Page Sizes: Page sizes supported by the device (one bit for each page size). The Controller implements only bits 15:0 of this register. The default value of this field is specified in reg_defaults.h, but can be re-written independently for each PF from the local management bus.",
                    "mode": "RW",
                    "name": "PS"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.system_page_size_reg_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R0"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "System Page Size: This field must be programmed by software to the current page size in use. TheController implements only bits 15:0 of this register. This field can also be written from the local management bus.",
                    "mode": "RW",
                    "name": "SPS"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.uncorr_err_mask_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 23,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R7"
                },
                {
                    "bit_lsb": 22,
                    "bit_msb": 22,
                    "description": "Uncorrectable Internal Error Mask: This bit is set to mask the reporting of internal errors. STICKY.",
                    "mode": "RW",
                    "name": "UIEM"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R6"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Unsupported Request Error Mask: This bit is set to mask the reporting of unexpected requests received from the link. STICKY.",
                    "mode": "RW",
                    "name": "UREM"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "ECRC Error Mask: This bit is set to mask the reporting of ECRC errors. STICKY.",
                    "mode": "RW",
                    "name": "EEM"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Malformed TLP Mask: This bit is set to mask the reporting of malformed TLPs received from the link. STICKY.",
                    "mode": "RW",
                    "name": "MTM"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "Receiver Overflow Mask: This bit is set to mask the reporting of violations of receive credit. STICKY.",
                    "mode": "RW",
                    "name": "ROM"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "Unexpected Completion Mask: This bit is set to mask the reporting of unexpected Completions received by the Controller. STICKY.",
                    "mode": "RW",
                    "name": "UCM"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Completer Abort Mask: This bit is set to mask the reporting of the Controller sending a Completer Abort. STICKY.",
                    "mode": "RW",
                    "name": "CAM"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 14,
                    "description": "Completion Timeout Mask: This bit is set to mask the reporting of Completion Timeouts. STICKY.",
                    "mode": "RW",
                    "name": "CTM"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "Flow Control Protocol Error Mask: This bit is set to mask the reporting of Flow Control Protocol Errors. STICKY.",
                    "mode": "RW",
                    "name": "FCPEM"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "Poisoned TLP Mask: This bit is set to mask the reporting of a Poisoned TLP. STICKY.",
                    "mode": "RW",
                    "name": "PTM"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 11,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R5"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Data Link Protocol Error Mask: This bit is set to mask the reporting of Data Link Protocol Errors. STICKY.",
                    "mode": "RW",
                    "name": "DLPEM"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R4"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.uncorr_err_severity_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 23,
                    "bit_msb": 31,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R12"
                },
                {
                    "bit_lsb": 22,
                    "bit_msb": 22,
                    "description": "Uncorrectable Internal Error Severity: Severity of internal errors (0 = Non-Fatal, 1 = Fatal). STICKY.",
                    "mode": "RW",
                    "name": "UIES"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R11"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Unsupported Requeset Error Severity: Severity of unexpected requests received from the link (0 = Non-Fatal, 1 = Fatal). STICKY.",
                    "mode": "RW",
                    "name": "URES"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "ECRC Error Severity: Severity of ECRC errors (0 = Non-Fatal, 1 = Fatal). STICKY.",
                    "mode": "RW",
                    "name": "EES"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Malformed TLP Severity: Severity of malformed TLPs received from the link (0 = Non- Fatal, 1 = Fatal). STICKY.",
                    "mode": "RW",
                    "name": "MTS"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "Receiver Overflow Severity: Severity of receive credit violations (0 = Non-Fatal, 1 = Fatal). STICKY.",
                    "mode": "RW",
                    "name": "ROS"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "Unexpected Completion Severity: Severity of unexpected Completions received by the Controller (0 = Non-Fatal, 1 = Fatal). STICKY.",
                    "mode": "RW",
                    "name": "UCS"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Completer Abort Severity: Severity of sending a Completer Abort (0 = Non-Fatal, 1 = Fatal). STICKY.",
                    "mode": "RW",
                    "name": "CAS"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 14,
                    "description": "Completion Timeout Severity: Severity of Completion Timeouts (0 = Non-Fatal, 1 = Fatal). STICKY.",
                    "mode": "RW",
                    "name": "CTS"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "Flow Control Protocol Error Severity: Severity of Flow Control Protocol Errors (0 = Non-Fatal, 1 = Fatal). STICKY.",
                    "mode": "RW",
                    "name": "FCPES"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "Poisoned TLP Severity: Severity of a Poisoned TLP error (0 = Non-Fatal, 1 = Fatal). STICKY.",
                    "mode": "RW",
                    "name": "PTS"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 11,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R10"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Surprise Down Error Severity: hard coded to 1",
                    "mode": "RO",
                    "name": "SDES"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Data Link Protocol Error Severity: Severity of Data Link Protocol Errors (0 = Non-Fatal, 1 = Fatal). STICKY.",
                    "mode": "RW",
                    "name": "DLPER"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R8"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.uncorr_err_status_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 23,
                    "bit_msb": 31,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R3"
                },
                {
                    "bit_lsb": 22,
                    "bit_msb": 22,
                    "description": "Uncorrectable Internal Error Status: This bit is set when the Controller has detected an internal uncorrectable error (HAL parity error or an uncorrectable ECC error while reading from any of the RAMs). This bit is also set in response to the client signaling an internal error through the input UNCORRECTABLE_ERROR_IN. This error is not Function-specific. This error is considered fatal by default, and is reported by sending an ERR_FATAL message. STICKY.",
                    "mode": "W1C",
                    "name": "UIE"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R2"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Unsupported Request Error Status: This bit is set when the Controller has received a request from the link that it does not support. This error is not Function-specific. This error is considered non-fatal by default. In the special case described in Sections 6.2.3.2.4.1 of the PCI Express Specifications, the error is reported by sending an ERR_COR message. In all other cases, the error is reported by sending an ERR_NONFATAL message. The header of the received request that caused the error is logged in the Header Log Registers. STICKY.",
                    "mode": "W1C",
                    "name": "URES"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "ECRC Error Status: This bit is set when the Controller has detected an ECRC error in a received TLP. This error is not Function-specific. The header of the received TLP with error is logged in the Header Log Registers. STICKY.",
                    "mode": "W1C",
                    "name": "EES"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Malformed TLP Status: This bit is set when the Controller receives a malformed TLP from the link. This error is not Function-specific. This error is considered fatal by default, and is reported by sending an ERR_FATAL message. The header of the received TLP with error is logged in the Header Log Registers. STICKY.",
                    "mode": "W1C",
                    "name": "MTS"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "Receiver Overflow Status: This bit is set when the Controller receives a TLP in violation of the receive credit currently available. This error is not Function-specific. STICKY.",
                    "mode": "W1C",
                    "name": "ROS"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "Unexpected Completion Status: This bit is set when the Controller has received an unexpected Completion packet from the link. This error is not Function-specific. STICKY.",
                    "mode": "W1C",
                    "name": "UCS"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Completer Abort Status: This bit is set when the Controller has returned the Completer Abort (CA) status to a request received from the link. This error is Function-specific. The header of the received request that caused the error is logged in the Header Log Registers. STICKY.",
                    "mode": "W1C",
                    "name": "CAS"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 14,
                    "description": "Completion Timeout Status: This bit is set when the completion timer associated with an outstanding request times out. This error is Function-specific. This error is considered non-fatal by default. STICKY.",
                    "mode": "W1C",
                    "name": "CTS"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "Flow Control Protocol Error Status: This bit is set when certain violations of the flow control protocol are detected by the Controller. See Section 2.6.1 for details. This error is not Function-specific STICKY.",
                    "mode": "W1C",
                    "name": "FCPES"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "Poisoned TLP Status: This bit is set when the Controller receives a poisoned TLP from the link. This error is Function-specific. This error is considered non-fatal by default. The error is reported by sending an ERR_NONFATAL message. The header of the received TLP with error is logged in the Header Log Registers. STICKY.",
                    "mode": "W1C",
                    "name": "PTS"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 11,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R1"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Data Link Protocol Error Status: This bit is set when the Controller receives an Ack or Nak DLLP whose sequence number does not correspond to that of an unacknowledged TLP or that of the last acknowledged TLP (for details, refer to PCI Express Base Specification 1.1, Section 3.5.2). This error is not Function-specific, and is reported by Function 0. STICKY.",
                    "mode": "W1C",
                    "name": "DLPES"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Reserved: Reserved",
                    "mode": "RO",
                    "name": "R0"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.vendor_id_device_id_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 31,
                    "description": "Device ID: Device ID assigned by the manufacturer of the device. On power-up, the Controller sets it to the value defined in the RTL file reg_defaults.h. This field can be rewritten independently for each Function from the local management bus.",
                    "mode": "RW",
                    "name": "DID"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "Vendor ID: This is the Vendor ID assigned by PCI SIG to the manufacturer of the device.On power-up, the Controller sets it to the value defined in the RTL file reg_defaults.h. This field can be rewritten independently for each Function from the local management bus.",
                    "mode": "RW",
                    "name": "VID"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.vendor_specific_control_reg_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 9,
                    "bit_msb": 31,
                    "description": "VSEC Control Out: The state of these bits drive the output pins Fx_VSEC_CONTROL_OUT ( where x is the function number). These are implemented as register bits that can be read and written by the host through a Config transaction, or via the local management interface.",
                    "mode": "RW",
                    "name": "VSEC_COUT"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "Host-Triggered Interrupt: The state of this bit drives the output pins Fx_VSEC_INTERRUPT_OUT ( where x is the function number). It can be used by the host to signal a software-driven interrupt to the application logic outside the Controller. This bit may be read and written by the host through a Config transaction, or via the local management interface.",
                    "mode": "RW",
                    "name": "HTI"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "VSEC Control In: The 8-bit value read from this field of PFx reflects the setting of Fx_VSEC_CONTROL_IN[7:0] input to the Controller. This field can also be read from the local management bus",
                    "mode": "RO",
                    "name": "VSEC_CIN"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.vendor_specific_data_reg0_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "General-Purpose Data: These bits are implemented as register bits that can be read and written by the host through a Config transaction, or via the local management interface. Their use is application-dependent.",
                    "mode": "RW",
                    "name": "GPD"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.vendor_specific_header_reg_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 20,
                    "bit_msb": 31,
                    "description": "VSEC Length: Total byte count (in hex format) of the VSEC structure, including the Vendor-Specific Capability Header, the Vendor-Specific Header and the Vendor-Specific registers. This field can be written from the local management bus independently or each PF.",
                    "mode": "RW",
                    "name": "VL"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "VSEC Revision: Vendor-defined version number for the VSEC structure. This field can be written from the local management bus independently or each PF.",
                    "mode": "RW",
                    "name": "VR"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "VSEC ID: This field contains a vendor defined ID number that indicates the nature and format of the information in the Vendor-Specific Capability Structure. This field can be written from the local management bus independently or each PF.",
                    "mode": "RW",
                    "name": "VI"
                }
            ]
        },
        "cdn_pcie_ctrl_client_PF4.vsec_header_reg_cl": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 20,
                    "bit_msb": 31,
                    "description": "Next Capability Offset: Indicates offset to the next PCI Express capability structure. The default next pointer value is dynamic and is dependent on whether the strap or LMI bits are set.",
                    "mode": "RW",
                    "name": "NCO"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Capability Version: Specifies the SIG assigned value for the version of the capability structure. This field is set by default to 1, but can be modified independently for each PF from the local management bus.",
                    "mode": "RW",
                    "name": "CV"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "PCI Express Extended Capability ID: This field is hardwired to the Capability ID assigned by PCI SIG to the Vendor-Specific Extended Capability. ",
                    "mode": "RW",
                    "name": "PECI"
                }
            ]
        }
    }
}