/**************************************************************************
 *                                                                        *
 *            Copyright (C) 1996-1998, Silicon Graphics, Inc.             *
 *                                                                        *
 *  These coded instructions, statements, and computer programs  contain  *
 *  unpublished  proprietary  information of Silicon Graphics, Inc., and  *
 *  are protected by Federal copyright law.  They  may  not be disclosed  *
 *  to  third  parties  or copied or duplicated in any form, in whole or  *
 *  in part, without the prior written consent of Silicon Graphics, Inc.  *
 *                                                                        *
 **************************************************************************/



/**************************************************************************
 *                                                                        *
 * WARNING!!!  WARNING!!!  WARNING!!!  WARNING!!!  WARNING!!!  WARNING!!! *
 *                                                                        *
 * This file is created by an automated script. Any changes made          *
 * manually to this  file will be lost.					  *
 *                                                                        *
 *               DO NOT EDIT THIS FILE MANUALLY			          *
 *                                                                        *
 **************************************************************************/



#ifndef __SYS_SN_SN1_SNACPIREGS_H__
#define __SYS_SN_SN1_SNACPIREGS_H__



#define    PI_CPU_PROTECT            0x000000    /* CPU Protection          */
#define    PI_PROT_OVRRD             0x000008    /*
                                                  * Clear CPU Protection
                                                  * bit in
                                                  */
#define    PI_IO_PROTECT             0x000010    /* CPU_PROTECT             */
#define    PI_REGION_PRESENT         0x000018    /*
                                                  * Interrupt Pending
                                                  * Protection for IO
                                                  * access
                                                  */
#define    PI_CPU_NUM                0x000020    /* Region present          */
#define    PI_CALAIS_SIZE            0x000028    /* CPU Number ID           */
#define    PI_MAX_CRB_TIMEOUT        0x000030    /* Cached Alias Size       */
#define    PI_CRB_SFACTOR            0x000038    /* Maximum Timeout for CRB */
#define    PI_CPU_PRESENT_A          0x000040    /*
                                                  * Scale Factor for CRB
                                                  * Timeout
                                                  */
#define    PI_CPU_PRESENT_B          0x000048    /* CPU Present A           */
#define    PI_CPU_ENABLE_A           0x000050    /* CPU Present B           */
#define    PI_CPU_ENABLE_B           0x000058    /* CPU Enable A            */
#define    PI_UNUSED0                0x010060    /* CPU Enable B            */
#define    PI_UNUSED1                0x020068    /* Unused A                */
#define    PI_NMI_A                  0x000070    /* Unused B                */
#define    PI_NMI_B                  0x000078    /*
                                                  * Non-maskable Interrupt
                                                  * to CPU A
                                                  */
#define    PI_SOFTRESET              0x000080    /*
                                                  * Non-maskable Interrupt
                                                  * to CPU B
                                                  */
#define    PI_INT_PEND0_MOD          0x000090    /*
                                                  * SoftReset to CPU A and
                                                  * B
                                                  */
#define    PI_INT_PEND1_MOD          0x000090    /*
                                                  * Interrupt Pending 0
                                                  * Modify
                                                  */
#define    PI_INT_PEND0              0x000098    /*
                                                  * Interrupt Pending 1
                                                  * Modify
                                                  */
#define    PI_INT_PEND1              0x0000A0    /* Interrupt Pending 0     */
#define    PI_INT_MASK0_A            0x0000A8    /* Interrupt Pending 1     */
#define    PI_INT_MASK1_A            0x0000B0    /*
                                                  * Interrupt Mask 0 for
                                                  * CPU A
                                                  */
#define    PI_INT_MASK0_B            0x0000B8    /*
                                                  * Interrupt Mask 1 for
                                                  * CPU A
                                                  */
#define    PI_INT_MASK1_B            0x0000C0    /*
                                                  * Interrupt Mask 0 for
                                                  * CPU B
                                                  */
#define    PI_CC_PEND_SET_A          0x0000C8    /*
                                                  * Interrupt Mask 1 for
                                                  * CPU B
                                                  */
#define    PI_CC_PEND_SET_B          0x0000D0    /*
                                                  * CC Interrupt Pending
                                                  * for CPU A
                                                  */
#define    PI_CC_PEND_CLR_A          0x0000D8    /*
                                                  * CC Interrupt Pending
                                                  * for CPU B
                                                  */
#define    PI_CC_PEND_CLR_B          0x0000E0    /*
                                                  * CPU to CPU Interrupt
                                                  * Pend-ing Clear for CPU
                                                  * A
                                                  */
#define    PI_CC_MASK                0x0000E8    /*
                                                  * CPU to CPU Interrupt
                                                  * Pend-ing Clear for CPU
                                                  * B
                                                  */
#define    PI_RT_COUNT               0x030100    /* Mask of both CC_PENDs   */
#define    PI_RT_COMPARE_A           0x000108    /* Real Time Counter       */
#define    PI_RT_COMPARE_B           0x000110    /* Real Time Compare A     */
#define    PI_PROFILE_COMPARE        0x000118    /* Real Time Compare B     */
#define    PI_RT_INT_PEND_A          0x000120    /* Profiling Compare       */
#define    PI_RT_INT_PEND_B          0x000128    /* RT interrupt pending    */
#define    PI_PROF_INT_PEND_A        0x000130    /* RT interrupt pending    */
#define    PI_PROF_INT_PEND_B        0x000138    /*
                                                  * Profiling interrupt
                                                  * pending
                                                  */
#define    PI_RT_INT_EN_A            0x000140    /*
                                                  * Profiling interrupt
                                                  * pending
                                                  */
#define    PI_RT_INT_EN_B            0x000148    /* RT Interrupt Enable     */
#define    PI_PROF_INT_EN_A          0x000150    /* RT Interrupt Enable     */
#define    PI_PROF_INT_EN_B          0x000158    /*
                                                  * Profiling Interrupt
                                                  * Enable
                                                  */
#define    PI_RT_LOCAL_CTRL          0x000160    /*
                                                  * Profiling Interrupt
                                                  * Enable
                                                  */
#define    PI_RT_FILTER_CTRL         0x000168    /* RT Control              */
#define    PI_UNUSED2_0              0x000200    /* GCLK Filter Control     */
#define    PI_UNUSED2_1              0x000208    
#define    PI_UNUSED2_2              0x000210    
#define    PI_UNUSED2_3              0x000218    
#define    PI_UNUSED2_4              0x000220    
#define    PI_UNUSED2_5              0x000228    
#define    PI_UNUSED2_6              0x000230    
#define    PI_UNUSED2_7              0x000238    
#define    PI_UNUSED2_8              0x000240    
#define    PI_UNUSED2_9              0x000248    
#define    PI_UNUSED2_10             0x000250    
#define    PI_UNUSED2_11             0x000258    
#define    PI_UNUSED2_12             0x000260    
#define    PI_UNUSED2_13             0x000268    
#define    PI_UNUSED2_14             0x000270    
#define    PI_UNUSED2_15             0x000278    
#define    PI_UNUSED2_16             0x000280    
#define    PI_UNUSED2_17             0x000288    
#define    PI_UNUSED2_18             0x000290    
#define    PI_UNUSED2_19             0x000298    
#define    PI_UNUSED2_20             0x0002A0    
#define    PI_UNUSED2_21             0x0002A8    
#define    PI_UNUSED2_22             0x0002B0    
#define    PI_UNUSED2_23             0x0002B8    
#define    PI_UNUSED2_24             0x0002C0    
#define    PI_UNUSED2_25             0x0002C8    
#define    PI_UNUSED2_26             0x0002D0    
#define    PI_UNUSED2_27             0x0002D8    
#define    PI_UNUSED2_28             0x0002E0    
#define    PI_UNUSED2_29             0x0002E8    
#define    PI_UNUSED2_30             0x0002F0    
#define    PI_UNUSED2_31             0x0002F8    
#define    PI_GFX_PAGE_A             0x000300    /* Unused                  */
#define    PI_GFX_CREDIT_CNTR_A      0x000308    /* Graphics Page           */
#define    PI_GFX_BIAS_A             0x000310    /* Graphics Credit Counter */
#define    PI_GFX_INT_CNTR_A         0x000318    /* Beast BIAS              */
#define    PI_GFX_INT_CMP_A          0x000320    /*
                                                  * Graphics Interrupt
                                                  * Counter
                                                  */
#define    PI_GFX_PAGE_B             0x000328    /*
                                                  * Graphics Interrupt
                                                  * Compare
                                                  */
#define    PI_GFX_CREDIT_CNTR_B      0x000330    /* Graphics Page           */
#define    PI_GFX_BIAS_B             0x000338    /* Graphics Credit Counter */
#define    PI_GFX_INT_CNTR_B         0x000340    /* Beast BIAS              */
#define    PI_GFX_INT_CMP_B          0x000348    /*
                                                  * Graphics Interrupt
                                                  * Counter
                                                  */
#define    PI_ERR_INT_PEND           0x000400    /*
                                                  * Graphics Interrupt
                                                  * Compare
                                                  */
#define    PI_ERR_INT_MASK_A         0x000408    /* Error Interrupt Pending */
#define    PI_ERR_INT_MASK_B         0x000410    /*
                                                  * Error Interrupt Mask
                                                  * CPU_A
                                                  */
#define    PI_ERR_STACK_ADDR_A       0x000418    /*
                                                  * Error Interrupt Mask
                                                  * CPU_B
                                                  */
#define    PI_ERR_STACK_ADDR_B       0x000420    /*
                                                  * Error Stack Address
                                                  * Pointer
                                                  */
#define    PI_ERR_STACK_SIZE         0x000428    /*
                                                  * Error Stack Address
                                                  * Pointer
                                                  */
#define    PI_ERR_STATUS0_A          0x000430    /* Error Stack Size        */
#define    PI_ERR_STATUS0_A_CLR      0x000438    /* Error Status 0          */
#define    PI_ERR_STATUS1_A          0x000440    /* Error Status 0          */
#define    PI_ERR_STATUS1_A_CLR      0x000448    /* Error Status 1          */
#define    PI_ERR_STATUS0_B          0x000450    /* Error Status 1          */
#define    PI_ERR_STATUS0_B_CLR      0x000458    /* Error Status 0          */
#define    PI_ERR_STATUS1_B          0x000460    /* Error Status 0          */
#define    PI_ERR_STATUS1_B_CLR      0x000468    /* Error Status 1          */
#define    PI_SPOOL_CMP_A            0x000470    /* Error Status 1          */
#define    PI_SPOOL_CMP_B            0x000478    /* Spool Compare           */
#define    PI_CRB_TIMEOUT_A          0x000480    /* Spool Compare           */
#define    PI_CRB_TIMEOUT_B          0x000488    /*
                                                  * CRB entries which have
                                                  * timed out but are still
                                                  * valid
                                                  */
#define    PI_ERRCHK_EN              0x000490    /*
                                                  * CRB entries which have
                                                  * timed out but are still
                                                  * valid
                                                  */
#define    PI_UNUSED3                0x000498    /*
                                                  * enables sysad/cmd/state
                                                  * error checking
                                                  */
#define    PI_UNUSED4                0x0004A0    /*
                                                  * consecutive NACK
                                                  * counter
                                                  */
#define    PI_NACK_CNT_A             0x0004A8    /*
                                                  * consecutive NACK
                                                  * counter
                                                  */
#define    PI_NACK_CNT_B             0x0004B0    /* NACK count compare      */
#define    PI_NACK_CMP               0x0004B8    /* Request Control CPU_A   */
#define    PI_REQ_CTL_A              0x0004C0    /* Request Control CPU_B   */
#define    PI_REG_CTL_B              0x0004C8    /*
                                                  * Credit control for
                                                  * CPU_A
                                                  */
#define    PI_CREDIT_A               0x0004D0    /*
                                                  * Credit control for
                                                  * CPU_B
                                                  */
#define    PI_CREDIT_B               0x0004D8    /* Unused                  */
#define    PI_UNUSED5_0              0x0004E0    /*
                                                  * Processor LLP
                                                  * parameters
                                                  */
#define    PI_UNUSED5_1              0x0004E8    
#define    PI_UNUSED5_2              0x0004F0    
#define    PI_UNUSED5_3              0x0004F8    
#define    PI_LLP_PARAM              0x000500    /*
                                                  * Processor LLP error
                                                  * Status
                                                  */
#define    PI_UNUSED6                0x000508    /*
                                                  * Processor LLP error
                                                  * Status
                                                  */
#define    PI_LLP_ERROR_STATUS_A     0x000510    /*
                                                  * Seq/Rel Consistency
                                                  * control cpu A
                                                  */
#define    PI_LLP_ERROR_STATUS_B     0x000518    /*
                                                  * Seq/Rel Consistency
                                                  * control cpu B
                                                  */
#define    PI_CONSISTENCY_A          0x040000    /* Performance Select      */
#define    PI_CONSISTENCY_B          0x044008    /* Performance Select      */
#define    PI_PER_SEL_A              0x048000    /* Performance Count       */
#define    PI_PER_SEL_B              0x04C008    /* Performance Count       */
#define    PI_PERF_COUNT_A           0x048010    /* CRB State registers     */
#define    PI_PERF_COUNT_B           0x04C018    /*
                                                  * Causes Access Error On
                                                  * Read
                                                  */
#define    PI_CRB_STATE_0            0x0CB000    /*
                                                  * Note: All accesses to
                                                  * PI registers must be
                                                  * double-word.
                                                  */
#define    PI_CRB_STATE_1            0x0CB008    
#define    PI_CRB_STATE_2            0x0CB010    
#define    PI_CRB_STATE_3            0x0CB018    
#define    PI_CRB_STATE_4            0x0CB020    
#define    PI_CRB_STATE_5            0x0CB028    
#define    PI_CRB_STATE_6            0x0CB030    
#define    PI_CRB_STATE_7            0x0CB038    
#define    PI_CRB_STATE_8            0x0CB040    
#define    PI_CRB_STATE_9            0x0CB048    
#define    PI_CRB_STATE_10           0x0CB050    
#define    PI_CRB_STATE_11           0x0CB058    
#define    PI_CRB_STATE_12           0x0CB060    
#define    PI_CRB_STATE_13           0x0CB068    
#define    PI_CRB_STATE_14           0x0CB070    
#define    PI_CRB_STATE_15           0x0CB078    
#define    PI_CRB_STATE_16           0x0CB080    
#define    PI_CRB_STATE_17           0x0CB088    
#define    PI_CRB_STATE_18           0x0CB090    
#define    PI_CRB_STATE_19           0x0CB098    
#define    PI_CRB_STATE_20           0x0CB0A0    
#define    PI_CRB_STATE_21           0x0CB0A8    
#define    PI_CRB_STATE_22           0x0CB0B0    
#define    PI_CRB_STATE_23           0x0CB0B8    
#define    PI_CRB_STATE_24           0x0CB0C0    
#define    PI_CRB_STATE_25           0x0CB0C8    
#define    PI_CRB_STATE_26           0x0CB0D0    
#define    PI_CRB_STATE_27           0x0CB0D8    
#define    PI_CRB_STATE_28           0x0CB0E0    
#define    PI_CRB_STATE_29           0x0CB0E8    
#define    PI_CRB_STATE_30           0x0CB0F0    
#define    PI_CRB_STATE_31           0x0CB0F8    
#define    PI_CRB_STATE_32           0x0CB100    
#define    PI_CRB_STATE_33           0x0CB108    
#define    PI_CRB_STATE_34           0x0CB110    
#define    PI_CRB_STATE_35           0x0CB118    
#define    PI_CRB_STATE_36           0x0CB120    
#define    PI_CRB_STATE_37           0x0CB128    
#define    PI_CRB_STATE_38           0x0CB130    
#define    PI_CRB_STATE_39           0x0CB138    
#define    PI_CRB_STATE_40           0x0CB140    
#define    PI_CRB_STATE_41           0x0CB148    
#define    PI_CRB_STATE_42           0x0CB150    
#define    PI_CRB_STATE_43           0x0CB158    
#define    PI_CRB_STATE_44           0x0CB160    
#define    PI_CRB_STATE_45           0x0CB168    
#define    PI_CRB_STATE_46           0x0CB170    
#define    PI_CRB_STATE_47           0x0CB178    
#define    PI_CRB_STATE_48           0x0CB180    
#define    PI_CRB_STATE_49           0x0CB188    
#define    PI_CRB_STATE_50           0x0CB190    
#define    PI_CRB_STATE_51           0x0CB198    
#define    PI_CRB_STATE_52           0x0CB1A0    
#define    PI_CRB_STATE_53           0x0CB1A8    
#define    PI_CRB_STATE_54           0x0CB1B0    
#define    PI_CRB_STATE_55           0x0CB1B8    
#define    PI_CRB_STATE_56           0x0CB1C0    
#define    PI_CRB_STATE_57           0x0CB1C8    
#define    PI_CRB_STATE_58           0x0CB1D0    
#define    PI_CRB_STATE_59           0x0CB1D8    
#define    PI_CRB_STATE_60           0x0CB1E0    
#define    PI_CRB_STATE_61           0x0CB1E8    
#define    PI_CRB_STATE_62           0x0CB1F0    
#define    PI_CRB_STATE_63           0x0CB1F8    
#define    PI_CRB_STATE_64           0x0CB200    
#define    PI_CRB_STATE_65           0x0CB208    
#define    PI_CRB_STATE_66           0x0CB210    
#define    PI_CRB_STATE_67           0x0CB218    
#define    PI_CRB_STATE_68           0x0CB220    
#define    PI_CRB_STATE_69           0x0CB228    
#define    PI_CRB_STATE_70           0x0CB230    
#define    PI_CRB_STATE_71           0x0CB238    
#define    PI_CRB_STATE_72           0x0CB240    
#define    PI_CRB_STATE_73           0x0CB248    
#define    PI_CRB_STATE_74           0x0CB250    
#define    PI_CRB_STATE_75           0x0CB258    
#define    PI_CRB_STATE_76           0x0CB260    
#define    PI_CRB_STATE_77           0x0CB268    
#define    PI_CRB_STATE_78           0x0CB270    
#define    PI_CRB_STATE_79           0x0CB278    
#define    PI_CRB_STATE_80           0x0CB280    
#define    PI_CRB_STATE_81           0x0CB288    
#define    PI_CRB_STATE_82           0x0CB290    
#define    PI_CRB_STATE_83           0x0CB298    
#define    PI_CRB_STATE_84           0x0CB2A0    
#define    PI_CRB_STATE_85           0x0CB2A8    
#define    PI_CRB_STATE_86           0x0CB2B0    
#define    PI_CRB_STATE_87           0x0CB2B8    
#define    PI_CRB_STATE_88           0x0CB2C0    
#define    PI_CRB_STATE_89           0x0CB2C8    
#define    PI_CRB_STATE_90           0x0CB2D0    
#define    PI_CRB_STATE_91           0x0CB2D8    
#define    PI_CRB_STATE_92           0x0CB2E0    
#define    PI_CRB_STATE_93           0x0CB2E8    
#define    PI_CRB_STATE_94           0x0CB2F0    
#define    PI_CRB_STATE_95           0x0CB2F8    
#define    PI_CRB_STATE_96           0x0CB300    
#define    PI_CRB_STATE_97           0x0CB308    
#define    PI_CRB_STATE_98           0x0CB310    
#define    PI_CRB_STATE_99           0x0CB318    
#define    PI_CRB_STATE_100          0x0CB320    
#define    PI_CRB_STATE_101          0x0CB328    
#define    PI_CRB_STATE_102          0x0CB330    
#define    PI_CRB_STATE_103          0x0CB338    
#define    PI_CRB_STATE_104          0x0CB340    
#define    PI_CRB_STATE_105          0x0CB348    
#define    PI_CRB_STATE_106          0x0CB350    
#define    PI_CRB_STATE_107          0x0CB358    
#define    PI_CRB_STATE_108          0x0CB360    
#define    PI_CRB_STATE_109          0x0CB368    
#define    PI_CRB_STATE_110          0x0CB370    
#define    PI_CRB_STATE_111          0x0CB378    
#define    PI_CRB_STATE_112          0x0CB380    
#define    PI_CRB_STATE_113          0x0CB388    
#define    PI_CRB_STATE_114          0x0CB390    
#define    PI_CRB_STATE_115          0x0CB398    
#define    PI_CRB_STATE_116          0x0CB3A0    
#define    PI_CRB_STATE_117          0x0CB3A8    
#define    PI_CRB_STATE_118          0x0CB3B0    
#define    PI_CRB_STATE_119          0x0CB3B8    
#define    PI_CRB_STATE_120          0x0CB3C0    
#define    PI_CRB_STATE_121          0x0CB3C8    
#define    PI_CRB_STATE_122          0x0CB3D0    
#define    PI_CRB_STATE_123          0x0CB3D8    
#define    PI_CRB_STATE_124          0x0CB3E0    
#define    PI_CRB_STATE_125          0x0CB3E8    
#define    PI_CRB_STATE_126          0x0CB3F0    
#define    PI_CRB_STATE_127          0x0CB3F8    
#define    PI_CRB_STATE_128          0x0CB400    
#define    PI_CRB_STATE_129          0x0CB408    
#define    PI_CRB_STATE_130          0x0CB410    
#define    PI_CRB_STATE_131          0x0CB418    
#define    PI_CRB_STATE_132          0x0CB420    
#define    PI_CRB_STATE_133          0x0CB428    
#define    PI_CRB_STATE_134          0x0CB430    
#define    PI_CRB_STATE_135          0x0CB438    
#define    PI_CRB_STATE_136          0x0CB440    
#define    PI_CRB_STATE_137          0x0CB448    
#define    PI_CRB_STATE_138          0x0CB450    
#define    PI_CRB_STATE_139          0x0CB458    
#define    PI_CRB_STATE_140          0x0CB460    
#define    PI_CRB_STATE_141          0x0CB468    
#define    PI_CRB_STATE_142          0x0CB470    
#define    PI_CRB_STATE_143          0x0CB478    
#define    PI_CRB_STATE_144          0x0CB480    
#define    PI_CRB_STATE_145          0x0CB488    
#define    PI_CRB_STATE_146          0x0CB490    
#define    PI_CRB_STATE_147          0x0CB498    
#define    PI_CRB_STATE_148          0x0CB4A0    
#define    PI_CRB_STATE_149          0x0CB4A8    
#define    PI_CRB_STATE_150          0x0CB4B0    
#define    PI_CRB_STATE_151          0x0CB4B8    
#define    PI_CRB_STATE_152          0x0CB4C0    
#define    PI_CRB_STATE_153          0x0CB4C8    
#define    PI_CRB_STATE_154          0x0CB4D0    
#define    PI_CRB_STATE_155          0x0CB4D8    
#define    PI_CRB_STATE_156          0x0CB4E0    
#define    PI_CRB_STATE_157          0x0CB4E8    
#define    PI_CRB_STATE_158          0x0CB4F0    
#define    PI_CRB_STATE_159          0x0CB4F8    
#define    PI_CRB_STATE_160          0x0CB500    
#define    PI_CRB_STATE_161          0x0CB508    
#define    PI_CRB_STATE_162          0x0CB510    
#define    PI_CRB_STATE_163          0x0CB518    
#define    PI_CRB_STATE_164          0x0CB520    
#define    PI_CRB_STATE_165          0x0CB528    
#define    PI_CRB_STATE_166          0x0CB530    
#define    PI_CRB_STATE_167          0x0CB538    
#define    PI_CRB_STATE_168          0x0CB540    
#define    PI_CRB_STATE_169          0x0CB548    
#define    PI_CRB_STATE_170          0x0CB550    
#define    PI_CRB_STATE_171          0x0CB558    
#define    PI_CRB_STATE_172          0x0CB560    
#define    PI_CRB_STATE_173          0x0CB568    
#define    PI_CRB_STATE_174          0x0CB570    
#define    PI_CRB_STATE_175          0x0CB578    
#define    PI_CRB_STATE_176          0x0CB580    
#define    PI_CRB_STATE_177          0x0CB588    
#define    PI_CRB_STATE_178          0x0CB590    
#define    PI_CRB_STATE_179          0x0CB598    
#define    PI_CRB_STATE_180          0x0CB5A0    
#define    PI_CRB_STATE_181          0x0CB5A8    
#define    PI_CRB_STATE_182          0x0CB5B0    
#define    PI_CRB_STATE_183          0x0CB5B8    
#define    PI_CRB_STATE_184          0x0CB5C0    
#define    PI_CRB_STATE_185          0x0CB5C8    
#define    PI_CRB_STATE_186          0x0CB5D0    
#define    PI_CRB_STATE_187          0x0CB5D8    
#define    PI_CRB_STATE_188          0x0CB5E0    
#define    PI_CRB_STATE_189          0x0CB5E8    
#define    PI_CRB_STATE_190          0x0CB5F0    
#define    PI_CRB_STATE_191          0x0CB5F8    
#define    PI_CRB_STATE_192          0x0CB600    
#define    PI_CRB_STATE_193          0x0CB608    
#define    PI_CRB_STATE_194          0x0CB610    
#define    PI_CRB_STATE_195          0x0CB618    
#define    PI_CRB_STATE_196          0x0CB620    
#define    PI_CRB_STATE_197          0x0CB628    
#define    PI_CRB_STATE_198          0x0CB630    
#define    PI_CRB_STATE_199          0x0CB638    
#define    PI_CRB_STATE_200          0x0CB640    
#define    PI_CRB_STATE_201          0x0CB648    
#define    PI_CRB_STATE_202          0x0CB650    
#define    PI_CRB_STATE_203          0x0CB658    
#define    PI_CRB_STATE_204          0x0CB660    
#define    PI_CRB_STATE_205          0x0CB668    
#define    PI_CRB_STATE_206          0x0CB670    
#define    PI_CRB_STATE_207          0x0CB678    
#define    PI_CRB_STATE_208          0x0CB680    
#define    PI_CRB_STATE_209          0x0CB688    
#define    PI_CRB_STATE_210          0x0CB690    
#define    PI_CRB_STATE_211          0x0CB698    
#define    PI_CRB_STATE_212          0x0CB6A0    
#define    PI_CRB_STATE_213          0x0CB6A8    
#define    PI_CRB_STATE_214          0x0CB6B0    
#define    PI_CRB_STATE_215          0x0CB6B8    
#define    PI_CRB_STATE_216          0x0CB6C0    
#define    PI_CRB_STATE_217          0x0CB6C8    
#define    PI_CRB_STATE_218          0x0CB6D0    
#define    PI_CRB_STATE_219          0x0CB6D8    
#define    PI_CRB_STATE_220          0x0CB6E0    
#define    PI_CRB_STATE_221          0x0CB6E8    
#define    PI_CRB_STATE_222          0x0CB6F0    
#define    PI_CRB_STATE_223          0x0CB6F8    
#define    PI_CRB_STATE_224          0x0CB700    
#define    PI_CRB_STATE_225          0x0CB708    
#define    PI_CRB_STATE_226          0x0CB710    
#define    PI_CRB_STATE_227          0x0CB718    
#define    PI_CRB_STATE_228          0x0CB720    
#define    PI_CRB_STATE_229          0x0CB728    
#define    PI_CRB_STATE_230          0x0CB730    
#define    PI_CRB_STATE_231          0x0CB738    
#define    PI_CRB_STATE_232          0x0CB740    
#define    PI_CRB_STATE_233          0x0CB748    
#define    PI_CRB_STATE_234          0x0CB750    
#define    PI_CRB_STATE_235          0x0CB758    
#define    PI_CRB_STATE_236          0x0CB760    
#define    PI_CRB_STATE_237          0x0CB768    
#define    PI_CRB_STATE_238          0x0CB770    
#define    PI_CRB_STATE_239          0x0CB778    
#define    PI_CRB_STATE_240          0x0CB780    
#define    PI_CRB_STATE_241          0x0CB788    
#define    PI_CRB_STATE_242          0x0CB790    
#define    PI_CRB_STATE_243          0x0CB798    
#define    PI_CRB_STATE_244          0x0CB7A0    
#define    PI_CRB_STATE_245          0x0CB7A8    
#define    PI_CRB_STATE_246          0x0CB7B0    
#define    PI_CRB_STATE_247          0x0CB7B8    
#define    PI_CRB_STATE_248          0x0CB7C0    
#define    PI_CRB_STATE_249          0x0CB7C8    
#define    PI_CRB_STATE_250          0x0CB7D0    
#define    PI_CRB_STATE_251          0x0CB7D8    
#define    PI_CRB_STATE_252          0x0CB7E0    
#define    PI_CRB_STATE_253          0x0CB7E8    
#define    PI_CRB_STATE_254          0x0CB7F0    
#define    PI_CRB_STATE_255          0x0CB7F8    
#define    PI_CRB_STATE_256          0x0CB800    
#define    PI_CRB_STATE_257          0x0CB808    
#define    PI_CRB_STATE_258          0x0CB810    
#define    PI_CRB_STATE_259          0x0CB818    
#define    PI_CRB_STATE_260          0x0CB820    
#define    PI_CRB_STATE_261          0x0CB828    
#define    PI_CRB_STATE_262          0x0CB830    
#define    PI_CRB_STATE_263          0x0CB838    
#define    PI_CRB_STATE_264          0x0CB840    
#define    PI_CRB_STATE_265          0x0CB848    
#define    PI_CRB_STATE_266          0x0CB850    
#define    PI_CRB_STATE_267          0x0CB858    
#define    PI_CRB_STATE_268          0x0CB860    
#define    PI_CRB_STATE_269          0x0CB868    
#define    PI_CRB_STATE_270          0x0CB870    
#define    PI_CRB_STATE_271          0x0CB878    
#define    PI_CRB_STATE_272          0x0CB880    
#define    PI_CRB_STATE_273          0x0CB888    
#define    PI_CRB_STATE_274          0x0CB890    
#define    PI_CRB_STATE_275          0x0CB898    
#define    PI_CRB_STATE_276          0x0CB8A0    
#define    PI_CRB_STATE_277          0x0CB8A8    
#define    PI_CRB_STATE_278          0x0CB8B0    
#define    PI_CRB_STATE_279          0x0CB8B8    
#define    PI_CRB_STATE_280          0x0CB8C0    
#define    PI_CRB_STATE_281          0x0CB8C8    
#define    PI_CRB_STATE_282          0x0CB8D0    
#define    PI_CRB_STATE_283          0x0CB8D8    
#define    PI_CRB_STATE_284          0x0CB8E0    
#define    PI_CRB_STATE_285          0x0CB8E8    
#define    PI_CRB_STATE_286          0x0CB8F0    
#define    PI_CRB_STATE_287          0x0CB8F8    
#define    PI_CRB_STATE_288          0x0CB900    
#define    PI_CRB_STATE_289          0x0CB908    
#define    PI_CRB_STATE_290          0x0CB910    
#define    PI_CRB_STATE_291          0x0CB918    
#define    PI_CRB_STATE_292          0x0CB920    
#define    PI_CRB_STATE_293          0x0CB928    
#define    PI_CRB_STATE_294          0x0CB930    
#define    PI_CRB_STATE_295          0x0CB938    
#define    PI_CRB_STATE_296          0x0CB940    
#define    PI_CRB_STATE_297          0x0CB948    
#define    PI_CRB_STATE_298          0x0CB950    
#define    PI_CRB_STATE_299          0x0CB958    
#define    PI_CRB_STATE_300          0x0CB960    
#define    PI_CRB_STATE_301          0x0CB968    
#define    PI_CRB_STATE_302          0x0CB970    
#define    PI_CRB_STATE_303          0x0CB978    
#define    PI_CRB_STATE_304          0x0CB980    
#define    PI_CRB_STATE_305          0x0CB988    
#define    PI_CRB_STATE_306          0x0CB990    
#define    PI_CRB_STATE_307          0x0CB998    
#define    PI_CRB_STATE_308          0x0CB9A0    
#define    PI_CRB_STATE_309          0x0CB9A8    
#define    PI_CRB_STATE_310          0x0CB9B0    
#define    PI_CRB_STATE_311          0x0CB9B8    
#define    PI_CRB_STATE_312          0x0CB9C0    
#define    PI_CRB_STATE_313          0x0CB9C8    
#define    PI_CRB_STATE_314          0x0CB9D0    
#define    PI_CRB_STATE_315          0x0CB9D8    
#define    PI_CRB_STATE_316          0x0CB9E0    
#define    PI_CRB_STATE_317          0x0CB9E8    
#define    PI_CRB_STATE_318          0x0CB9F0    
#define    PI_CRB_STATE_319          0x0CB9F8    
#define    PI_CRB_STATE_320          0x0CBA00    
#define    PI_CRB_STATE_321          0x0CBA08    
#define    PI_CRB_STATE_322          0x0CBA10    
#define    PI_CRB_STATE_323          0x0CBA18    
#define    PI_CRB_STATE_324          0x0CBA20    
#define    PI_CRB_STATE_325          0x0CBA28    
#define    PI_CRB_STATE_326          0x0CBA30    
#define    PI_CRB_STATE_327          0x0CBA38    
#define    PI_CRB_STATE_328          0x0CBA40    
#define    PI_CRB_STATE_329          0x0CBA48    
#define    PI_CRB_STATE_330          0x0CBA50    
#define    PI_CRB_STATE_331          0x0CBA58    
#define    PI_CRB_STATE_332          0x0CBA60    
#define    PI_CRB_STATE_333          0x0CBA68    
#define    PI_CRB_STATE_334          0x0CBA70    
#define    PI_CRB_STATE_335          0x0CBA78    
#define    PI_CRB_STATE_336          0x0CBA80    
#define    PI_CRB_STATE_337          0x0CBA88    
#define    PI_CRB_STATE_338          0x0CBA90    
#define    PI_CRB_STATE_339          0x0CBA98    
#define    PI_CRB_STATE_340          0x0CBAA0    
#define    PI_CRB_STATE_341          0x0CBAA8    
#define    PI_CRB_STATE_342          0x0CBAB0    
#define    PI_CRB_STATE_343          0x0CBAB8    
#define    PI_CRB_STATE_344          0x0CBAC0    
#define    PI_CRB_STATE_345          0x0CBAC8    
#define    PI_CRB_STATE_346          0x0CBAD0    
#define    PI_CRB_STATE_347          0x0CBAD8    
#define    PI_CRB_STATE_348          0x0CBAE0    
#define    PI_CRB_STATE_349          0x0CBAE8    
#define    PI_CRB_STATE_350          0x0CBAF0    
#define    PI_CRB_STATE_351          0x0CBAF8    
#define    PI_CRB_STATE_352          0x0CBB00    
#define    PI_CRB_STATE_353          0x0CBB08    
#define    PI_CRB_STATE_354          0x0CBB10    
#define    PI_CRB_STATE_355          0x0CBB18    
#define    PI_CRB_STATE_356          0x0CBB20    
#define    PI_CRB_STATE_357          0x0CBB28    
#define    PI_CRB_STATE_358          0x0CBB30    
#define    PI_CRB_STATE_359          0x0CBB38    
#define    PI_CRB_STATE_360          0x0CBB40    
#define    PI_CRB_STATE_361          0x0CBB48    
#define    PI_CRB_STATE_362          0x0CBB50    
#define    PI_CRB_STATE_363          0x0CBB58    
#define    PI_CRB_STATE_364          0x0CBB60    
#define    PI_CRB_STATE_365          0x0CBB68    
#define    PI_CRB_STATE_366          0x0CBB70    
#define    PI_CRB_STATE_367          0x0CBB78    
#define    PI_CRB_STATE_368          0x0CBB80    
#define    PI_CRB_STATE_369          0x0CBB88    
#define    PI_CRB_STATE_370          0x0CBB90    
#define    PI_CRB_STATE_371          0x0CBB98    
#define    PI_CRB_STATE_372          0x0CBBA0    
#define    PI_CRB_STATE_373          0x0CBBA8    
#define    PI_CRB_STATE_374          0x0CBBB0    
#define    PI_CRB_STATE_375          0x0CBBB8    
#define    PI_CRB_STATE_376          0x0CBBC0    
#define    PI_CRB_STATE_377          0x0CBBC8    
#define    PI_CRB_STATE_378          0x0CBBD0    
#define    PI_CRB_STATE_379          0x0CBBD8    
#define    PI_CRB_STATE_380          0x0CBBE0    
#define    PI_CRB_STATE_381          0x0CBBE8    
#define    PI_CRB_STATE_382          0x0CBBF0    
#define    PI_CRB_STATE_383          0x0CBBF8    
#define    PI_CRB_STATE_384          0x0CBC00    
#define    PI_CRB_STATE_385          0x0CBC08    
#define    PI_CRB_STATE_386          0x0CBC10    
#define    PI_CRB_STATE_387          0x0CBC18    
#define    PI_CRB_STATE_388          0x0CBC20    
#define    PI_CRB_STATE_389          0x0CBC28    
#define    PI_CRB_STATE_390          0x0CBC30    
#define    PI_CRB_STATE_391          0x0CBC38    
#define    PI_CRB_STATE_392          0x0CBC40    
#define    PI_CRB_STATE_393          0x0CBC48    
#define    PI_CRB_STATE_394          0x0CBC50    
#define    PI_CRB_STATE_395          0x0CBC58    
#define    PI_CRB_STATE_396          0x0CBC60    
#define    PI_CRB_STATE_397          0x0CBC68    
#define    PI_CRB_STATE_398          0x0CBC70    
#define    PI_CRB_STATE_399          0x0CBC78    
#define    PI_CRB_STATE_400          0x0CBC80    
#define    PI_CRB_STATE_401          0x0CBC88    
#define    PI_CRB_STATE_402          0x0CBC90    
#define    PI_CRB_STATE_403          0x0CBC98    
#define    PI_CRB_STATE_404          0x0CBCA0    
#define    PI_CRB_STATE_405          0x0CBCA8    
#define    PI_CRB_STATE_406          0x0CBCB0    
#define    PI_CRB_STATE_407          0x0CBCB8    
#define    PI_CRB_STATE_408          0x0CBCC0    
#define    PI_CRB_STATE_409          0x0CBCC8    
#define    PI_CRB_STATE_410          0x0CBCD0    
#define    PI_CRB_STATE_411          0x0CBCD8    
#define    PI_CRB_STATE_412          0x0CBCE0    
#define    PI_CRB_STATE_413          0x0CBCE8    
#define    PI_CRB_STATE_414          0x0CBCF0    
#define    PI_CRB_STATE_415          0x0CBCF8    
#define    PI_CRB_STATE_416          0x0CBD00    
#define    PI_CRB_STATE_417          0x0CBD08    
#define    PI_CRB_STATE_418          0x0CBD10    
#define    PI_CRB_STATE_419          0x0CBD18    
#define    PI_CRB_STATE_420          0x0CBD20    
#define    PI_CRB_STATE_421          0x0CBD28    
#define    PI_CRB_STATE_422          0x0CBD30    
#define    PI_CRB_STATE_423          0x0CBD38    
#define    PI_CRB_STATE_424          0x0CBD40    
#define    PI_CRB_STATE_425          0x0CBD48    
#define    PI_CRB_STATE_426          0x0CBD50    
#define    PI_CRB_STATE_427          0x0CBD58    
#define    PI_CRB_STATE_428          0x0CBD60    
#define    PI_CRB_STATE_429          0x0CBD68    
#define    PI_CRB_STATE_430          0x0CBD70    
#define    PI_CRB_STATE_431          0x0CBD78    
#define    PI_CRB_STATE_432          0x0CBD80    
#define    PI_CRB_STATE_433          0x0CBD88    
#define    PI_CRB_STATE_434          0x0CBD90    
#define    PI_CRB_STATE_435          0x0CBD98    
#define    PI_CRB_STATE_436          0x0CBDA0    
#define    PI_CRB_STATE_437          0x0CBDA8    
#define    PI_CRB_STATE_438          0x0CBDB0    
#define    PI_CRB_STATE_439          0x0CBDB8    
#define    PI_CRB_STATE_440          0x0CBDC0    
#define    PI_CRB_STATE_441          0x0CBDC8    
#define    PI_CRB_STATE_442          0x0CBDD0    
#define    PI_CRB_STATE_443          0x0CBDD8    
#define    PI_CRB_STATE_444          0x0CBDE0    
#define    PI_CRB_STATE_445          0x0CBDE8    
#define    PI_CRB_STATE_446          0x0CBDF0    
#define    PI_CRB_STATE_447          0x0CBDF8    
#define    PI_CRB_STATE_448          0x0CBE00    
#define    PI_CRB_STATE_449          0x0CBE08    
#define    PI_CRB_STATE_450          0x0CBE10    
#define    PI_CRB_STATE_451          0x0CBE18    
#define    PI_CRB_STATE_452          0x0CBE20    
#define    PI_CRB_STATE_453          0x0CBE28    
#define    PI_CRB_STATE_454          0x0CBE30    
#define    PI_CRB_STATE_455          0x0CBE38    
#define    PI_CRB_STATE_456          0x0CBE40    
#define    PI_CRB_STATE_457          0x0CBE48    
#define    PI_CRB_STATE_458          0x0CBE50    
#define    PI_CRB_STATE_459          0x0CBE58    
#define    PI_CRB_STATE_460          0x0CBE60    
#define    PI_CRB_STATE_461          0x0CBE68    
#define    PI_CRB_STATE_462          0x0CBE70    
#define    PI_CRB_STATE_463          0x0CBE78    
#define    PI_CRB_STATE_464          0x0CBE80    
#define    PI_CRB_STATE_465          0x0CBE88    
#define    PI_CRB_STATE_466          0x0CBE90    
#define    PI_CRB_STATE_467          0x0CBE98    
#define    PI_CRB_STATE_468          0x0CBEA0    
#define    PI_CRB_STATE_469          0x0CBEA8    
#define    PI_CRB_STATE_470          0x0CBEB0    
#define    PI_CRB_STATE_471          0x0CBEB8    
#define    PI_CRB_STATE_472          0x0CBEC0    
#define    PI_CRB_STATE_473          0x0CBEC8    
#define    PI_CRB_STATE_474          0x0CBED0    
#define    PI_CRB_STATE_475          0x0CBED8    
#define    PI_CRB_STATE_476          0x0CBEE0    
#define    PI_CRB_STATE_477          0x0CBEE8    
#define    PI_CRB_STATE_478          0x0CBEF0    
#define    PI_CRB_STATE_479          0x0CBEF8    
#define    PI_CRB_STATE_480          0x0CBF00    
#define    PI_CRB_STATE_481          0x0CBF08    
#define    PI_CRB_STATE_482          0x0CBF10    
#define    PI_CRB_STATE_483          0x0CBF18    
#define    PI_CRB_STATE_484          0x0CBF20    
#define    PI_CRB_STATE_485          0x0CBF28    
#define    PI_CRB_STATE_486          0x0CBF30    
#define    PI_CRB_STATE_487          0x0CBF38    
#define    PI_CRB_STATE_488          0x0CBF40    
#define    PI_CRB_STATE_489          0x0CBF48    
#define    PI_CRB_STATE_490          0x0CBF50    
#define    PI_CRB_STATE_491          0x0CBF58    
#define    PI_CRB_STATE_492          0x0CBF60    
#define    PI_CRB_STATE_493          0x0CBF68    
#define    PI_CRB_STATE_494          0x0CBF70    
#define    PI_CRB_STATE_495          0x0CBF78    
#define    PI_CRB_STATE_496          0x0CBF80    
#define    PI_CRB_STATE_497          0x0CBF88    
#define    PI_CRB_STATE_498          0x0CBF90    
#define    PI_CRB_STATE_499          0x0CBF98    
#define    PI_CRB_STATE_500          0x0CBFA0    
#define    PI_CRB_STATE_501          0x0CBFA8    
#define    PI_CRB_STATE_502          0x0CBFB0    
#define    PI_CRB_STATE_503          0x0CBFB8    
#define    PI_CRB_STATE_504          0x0CBFC0    
#define    PI_CRB_STATE_505          0x0CBFC8    
#define    PI_CRB_STATE_506          0x0CBFD0    
#define    PI_CRB_STATE_507          0x0CBFD8    
#define    PI_CRB_STATE_508          0x0CBFE0    
#define    PI_CRB_STATE_509          0x0CBFE8    
#define    PI_CRB_STATE_510          0x0CBFF0    
#define    PI_ACCESS_ERROR           0x0FFFF0    /* 2.1.1 Interrupt Level   */


#ifdef _LANGUAGE_C

typedef union pi_cpu_protect_u {
	__uint64_t	cpu_protect_regval;
	struct  {
		__uint64_t	cp_cpu_protect            :	64;
	} cpu_protect_fld_s;
} pi_cpu_protect_u_t;


typedef union pi_prot_ovrrd_u {
	__uint64_t	prot_ovrrd_regval;
	struct  {
		__uint64_t	po_prot_ovrrd             :	64;
	} prot_ovrrd_fld_s;
} pi_prot_ovrrd_u_t;


typedef union pi_io_protect_u {
	__uint64_t	io_protect_regval;
	struct  {
		__uint64_t	ip_io_protect             :	64;
	} io_protect_fld_s;
} pi_io_protect_u_t;


typedef union pi_region_present_u {
	__uint64_t	region_present_regval;
	struct  {
		__uint64_t	rp_region_present         :	64;
	} region_present_fld_s;
} pi_region_present_u_t;


typedef union pi_cpu_num_u {
	__uint64_t	cpu_num_regval;
	struct  {
		__uint64_t	cn_rsvd_0                 :	63;
		__uint64_t	cn_cpu_num                :	 1;
	} cpu_num_fld_s;
} pi_cpu_num_u_t;


typedef union pi_calias_size_u {
	__uint64_t	calias_size_regval;
	struct  {
		__uint64_t	cs_rsvd_0                 :	60;
		__uint64_t	cs_calias_size            :	 4;
	} calias_size_fld_s;
} pi_calias_size_u_t;


typedef union pi_max_crb_timeout_u {
	__uint64_t	max_crb_timeout_regval;
	struct  {
		__uint64_t	mct_rsvd_0                :	56;
		__uint64_t	mct_max_timeout           :	 8;
	} max_crb_timeout_fld_s;
} pi_max_crb_timeout_u_t;


typedef union pi_crb_sfactor_u {
	__uint64_t	crb_sfactor_regval;
	struct  {
		__uint64_t	cs_rsvd_0                 :	40;
		__uint64_t	cs_sfactor                :	24;
	} crb_sfactor_fld_s;
} pi_crb_sfactor_u_t;


typedef union pi_cpu_present_a_u {
	__uint64_t	cpu_present_a_regval;
	struct  {
		__uint64_t	cpa_rsvd_0                :	63;
		__uint64_t	cpa_cpu_present_a         :	 1;
	} cpu_present_a_fld_s;
} pi_cpu_present_a_u_t;


typedef union pi_cpu_present_b_u {
	__uint64_t	cpu_present_b_regval;
	struct  {
		__uint64_t	cpb_rsvd_0                :	63;
		__uint64_t	cpb_cpu_present_b         :	 1;
	} cpu_present_b_fld_s;
} pi_cpu_present_b_u_t;


typedef union pi_cpu_enable_a_u {
	__uint64_t	cpu_enable_a_regval;
	struct  {
		__uint64_t	cea_rsvd_0                :	63;
		__uint64_t	cea_cpu_enable_a          :	 1;
	} cpu_enable_a_fld_s;
} pi_cpu_enable_a_u_t;


typedef union pi_cpu_enable_b_u {
	__uint64_t	cpu_enable_b_regval;
	struct  {
		__uint64_t	ceb_rsvd_0                :	63;
		__uint64_t	ceb_cpu_enable_b          :	 1;
	} cpu_enable_b_fld_s;
} pi_cpu_enable_b_u_t;


typedef union pi_nmi_a_u {
	__uint64_t	nmi_a_regval;
	struct  {
		__uint64_t	na_nmicpu_a               :	64;
	} nmi_a_fld_s;
} pi_nmi_a_u_t;


typedef union pi_nmi_b_u {
	__uint64_t	nmi_b_regval;
	struct  {
		__uint64_t	nb_nmicpu_b               :	64;
	} nmi_b_fld_s;
} pi_nmi_b_u_t;


typedef union pi_softreset_u {
	__uint64_t	softreset_regval;
	struct  {
		__uint64_t	s_rsvd_0                  :	63;
		__uint64_t	s_softreset               :	 1;
	} softreset_fld_s;
} pi_softreset_u_t;


typedef union pi_int_pend0_mod_u {
	__uint64_t	int_pend0_mod_regval;
	struct  {
		__uint64_t	ipm_rsvd_0                :	57;
		__uint64_t	ipm_set                   :	 1;
		__uint64_t	ipm_intr                  :	 6;
	} int_pend0_mod_fld_s;
} pi_int_pend0_mod_u_t;


typedef union pi_int_pend1_mod_u {
	__uint64_t	int_pend1_mod_regval;
	struct  {
		__uint64_t	ipm_rsvd_0                :	57;
		__uint64_t	ipm_set                   :	 1;
		__uint64_t	ipm_intr                  :	 6;
	} int_pend1_mod_fld_s;
} pi_int_pend1_mod_u_t;


typedef union pi_int_pend0_u {
	__uint64_t	int_pend0_regval;
	struct  {
		__uint64_t	ip_int_pend               :	57;
		__uint64_t	ip_or_cc_pend_b           :	 1;
		__uint64_t	ip_or_cc_pend_a           :	 1;
		__uint64_t	ip_uart_ucntrl            :	 1;
		__uint64_t	ip_pagemigration          :	 1;
		__uint64_t	ip_gfx_int_b              :	 1;
		__uint64_t	ip_gfx_int_a              :	 1;
		__uint64_t	ip_int_pend_6             :	 1;
	} int_pend0_fld_s;
} pi_int_pend0_u_t;


typedef union pi_int_pend1_u {
	__uint64_t	int_pend1_regval;
	struct  {
		__uint64_t	ip_system_shutdwn         :	 1;
		__uint64_t	ip_ni_error               :	 1;
		__uint64_t	ip_md_corr_error          :	 1;
		__uint64_t	ip_sys_cor_err_b          :	 1;
		__uint64_t	ip_sys_cor_err_a          :	 1;
		__uint64_t	ip_rtc_drop_out           :	 1;
		__uint64_t	ip_int_pend1              :	58;
	} int_pend1_fld_s;
} pi_int_pend1_u_t;


typedef union pi_int_mask0_a_u {
	__uint64_t	int_mask0_a_regval;
	struct  {
		__uint64_t	ima_int_mask0             :	58;
		__uint64_t	ima_ccp_mask_b            :	 1;
		__uint64_t	ima_ccp_mask_a            :	 1;
		__uint64_t	ima_int_mask0_2           :	 4;
	} int_mask0_a_fld_s;
} pi_int_mask0_a_u_t;


typedef union pi_int_mask1_a_u {
	__uint64_t	int_mask1_a_regval;
	struct  {
		__uint64_t	ima_int_mask1             :	64;
	} int_mask1_a_fld_s;
} pi_int_mask1_a_u_t;


typedef union pi_int_mask0_b_u {
	__uint64_t	int_mask0_b_regval;
	struct  {
		__uint64_t	imb_int_mask0             :	58;
		__uint64_t	imb_ccp_mask_b            :	 1;
		__uint64_t	imb_ccp_mask_a            :	 1;
		__uint64_t	imb_int_mask0_2           :	 4;
	} int_mask0_b_fld_s;
} pi_int_mask0_b_u_t;


typedef union pi_int_mask1_b_u {
	__uint64_t	int_mask1_b_regval;
	struct  {
		__uint64_t	imb_int_mask1             :	64;
	} int_mask1_b_fld_s;
} pi_int_mask1_b_u_t;


typedef union pi_cc_pend_set_a_u {
	__uint64_t	cc_pend_set_a_regval;
	struct  {
		__uint64_t	cpsa_cc_pend_a            :	64;
	} cc_pend_set_a_fld_s;
} pi_cc_pend_set_a_u_t;


typedef union pi_cc_pend_set_b_u {
	__uint64_t	cc_pend_set_b_regval;
	struct  {
		__uint64_t	cpsb_cc_pend_b            :	64;
	} cc_pend_set_b_fld_s;
} pi_cc_pend_set_b_u_t;


typedef union pi_cc_pend_clr_a_u {
	__uint64_t	cc_pend_clr_a_regval;
	struct  {
		__uint64_t	cpca_cc_pend_a            :	64;
	} cc_pend_clr_a_fld_s;
} pi_cc_pend_clr_a_u_t;


typedef union pi_cc_pend_clr_b_u {
	__uint64_t	cc_pend_clr_b_regval;
	struct  {
		__uint64_t	cpcb_cc_pend_b            :	64;
	} cc_pend_clr_b_fld_s;
} pi_cc_pend_clr_b_u_t;


typedef union pi_cc_mask_u {
	__uint64_t	cc_mask_regval;
	struct  {
		__uint64_t	cm_cc_mask                :	64;
	} cc_mask_fld_s;
} pi_cc_mask_u_t;


typedef union pi_rt_counter_u {
	__uint64_t	rt_counter_regval;
	struct  {
		__uint64_t	rc_rsvd_0                 :	 9;
		__uint64_t	rc_count                  :	55;
	} rt_counter_fld_s;
} pi_rt_counter_u_t;


typedef union pi_rt_compare_a_u {
	__uint64_t	rt_compare_a_regval;
	struct  {
		__uint64_t	rca_rsvd_0                :	 9;
		__uint64_t	rca_rt_compare_a          :	55;
	} rt_compare_a_fld_s;
} pi_rt_compare_a_u_t;


typedef union pi_rt_compare_b_u {
	__uint64_t	rt_compare_b_regval;
	struct  {
		__uint64_t	rcb_rsvd_0                :	 9;
		__uint64_t	rcb_rt_compare_b          :	55;
	} rt_compare_b_fld_s;
} pi_rt_compare_b_u_t;


typedef union pi_profile_compare_u {
	__uint64_t	profile_compare_regval;
	struct  {
		__uint64_t	pc_rsvd_0                 :	32;
		__uint64_t	pc_profile_compare        :	32;
	} profile_compare_fld_s;
} pi_profile_compare_u_t;


typedef union pi_rt_int_pend_a_u {
	__uint64_t	rt_int_pend_a_regval;
	struct  {
		__uint64_t	ripa_rsvd_0               :	63;
		__uint64_t	ripa_rtc_int_pend_a       :	 1;
	} rt_int_pend_a_fld_s;
} pi_rt_int_pend_a_u_t;


typedef union pi_rt_int_pend_b_u {
	__uint64_t	rt_int_pend_b_regval;
	struct  {
		__uint64_t	ripb_rsvd_0               :	63;
		__uint64_t	ripb_rtc_int_pend_b       :	 1;
	} rt_int_pend_b_fld_s;
} pi_rt_int_pend_b_u_t;


typedef union pi_prof_int_pend_a_u {
	__uint64_t	prof_int_pend_a_regval;
	struct  {
		__uint64_t	pipa_rsvd_0               :	63;
		__uint64_t	pipa_prof_int_pend_a      :	 1;
	} prof_int_pend_a_fld_s;
} pi_prof_int_pend_a_u_t;


typedef union pi_prof_int_pend_b_u {
	__uint64_t	prof_int_pend_b_regval;
	struct  {
		__uint64_t	pipb_rsvd_0               :	63;
		__uint64_t	pipb_prof_int_pend_b      :	 1;
	} prof_int_pend_b_fld_s;
} pi_prof_int_pend_b_u_t;


typedef union pi_rtc_int_en_a_u {
	__uint64_t	rtc_int_en_a_regval;
	struct  {
		__uint64_t	riea_rsvd_0               :	63;
		__uint64_t	riea_rtc_int_en_a         :	 1;
	} rtc_int_en_a_fld_s;
} pi_rtc_int_en_a_u_t;


typedef union pi_rtc_int_en_b_u {
	__uint64_t	rtc_int_en_b_regval;
	struct  {
		__uint64_t	rieb_rsvd_0               :	63;
		__uint64_t	rieb_rtc_int_en_b         :	 1;
	} rtc_int_en_b_fld_s;
} pi_rtc_int_en_b_u_t;


typedef union pi_prof_int_en_a_u {
	__uint64_t	prof_int_en_a_regval;
	struct  {
		__uint64_t	piea_rsvd_0               :	63;
		__uint64_t	piea_prof_int_en_a        :	 1;
	} prof_int_en_a_fld_s;
} pi_prof_int_en_a_u_t;


typedef union pi_prof_int_en_b_u {
	__uint64_t	prof_int_en_b_regval;
	struct  {
		__uint64_t	pieb_rsvd_0               :	63;
		__uint64_t	pieb_prof_int_en_b        :	 1;
	} prof_int_en_b_fld_s;
} pi_prof_int_en_b_u_t;


typedef union pi_rt_local_ctrl_u {
	__uint64_t	rt_local_ctrl_regval;
	struct  {
		__uint64_t	rlc_rsvd_0                :	47;
		__uint64_t	rlc_use_internal          :	 1;
		__uint64_t	rlc_gclk                  :	 1;
		__uint64_t	rlc_gclk_counter          :	 7;
		__uint64_t	rlc_max_count             :	 7;
		__uint64_t	rlc_gclk_enable           :	 1;
	} rt_local_ctrl_fld_s;
} pi_rt_local_ctrl_u_t;


typedef union pi_rt_filter_ctrl_u {
	__uint64_t	rt_filter_ctrl_regval;
	struct  {
		__uint64_t	rfc_rsvd_0                :	23;
		__uint64_t	rfc_error_counter         :	10;
		__uint64_t	rfc_dropout_count         :	10;
		__uint64_t	rfc_dropout_counter       :	10;
		__uint64_t	rfc_mask_enable           :	 1;
		__uint64_t	rfc_mask_counter          :	 8;
		__uint64_t	rfc_offset                :	 2;
	} rt_filter_ctrl_fld_s;
} pi_rt_filter_ctrl_u_t;


typedef union pi_gfx_page_a_u {
	__uint64_t	gfx_page_a_regval;
	struct  {
		__uint64_t	gpa_rsvd_0                :	19;
		__uint64_t	gpa_en_gfx_page           :	 1;
		__uint64_t	gpa_gfx_page_addr         :	27;
		__uint64_t	gpa_rsvd_1                :	16;
		__uint64_t	gpa_gfx_credit_mode       :	 1;
	} gfx_page_a_fld_s;
} pi_gfx_page_a_u_t;


typedef union pi_gfx_credit_cntr_a_u {
	__uint64_t	gfx_credit_cntr_a_regval;
	struct  {
		__uint64_t	gcca_rsvd_0               :	52;
		__uint64_t	gcca_gfx_credit_cntr      :	12;
	} gfx_credit_cntr_a_fld_s;
} pi_gfx_credit_cntr_a_u_t;


typedef union pi_gfx_bias_a_u {
	__uint64_t	gfx_bias_a_regval;
	struct  {
		__uint64_t	gba_rsvd_0                :	52;
		__uint64_t	gba_gfx_bias              :	12;
	} gfx_bias_a_fld_s;
} pi_gfx_bias_a_u_t;


typedef union pi_gfx_int_cntr_a_u {
	__uint64_t	gfx_int_cntr_a_regval;
	struct  {
		__uint64_t	gica_rsvd_0               :	38;
		__uint64_t	gica_gfx_int_cntr         :	26;
	} gfx_int_cntr_a_fld_s;
} pi_gfx_int_cntr_a_u_t;


typedef union pi_gfx_int_cmp_a_u {
	__uint64_t	gfx_int_cmp_a_regval;
	struct  {
		__uint64_t	gica_rsvd_0               :	38;
		__uint64_t	gica_gfx_int_cmp          :	26;
	} gfx_int_cmp_a_fld_s;
} pi_gfx_int_cmp_a_u_t;


typedef union pi_gfx_page_b_u {
	__uint64_t	gfx_page_b_regval;
	struct  {
		__uint64_t	gpb_rsvd_0                :	19;
		__uint64_t	gpb_en_gfx_page           :	 1;
		__uint64_t	gpb_gfx_page_addr         :	27;
		__uint64_t	gpb_rsvd_1                :	16;
		__uint64_t	gpb_gfx_credit_mode       :	 1;
	} gfx_page_b_fld_s;
} pi_gfx_page_b_u_t;


typedef union pi_gfx_credit_cntr_b_u {
	__uint64_t	gfx_credit_cntr_b_regval;
	struct  {
		__uint64_t	gccb_rsvd_0               :	52;
		__uint64_t	gccb_gfx_credit_cntr      :	12;
	} gfx_credit_cntr_b_fld_s;
} pi_gfx_credit_cntr_b_u_t;


typedef union pi_gfx_bias_b_u {
	__uint64_t	gfx_bias_b_regval;
	struct  {
		__uint64_t	gbb_rsvd_0                :	52;
		__uint64_t	gbb_gfx_bias              :	12;
	} gfx_bias_b_fld_s;
} pi_gfx_bias_b_u_t;


typedef union pi_gfx_int_cntr_b_u {
	__uint64_t	gfx_int_cntr_b_regval;
	struct  {
		__uint64_t	gicb_rsvd_0               :	38;
		__uint64_t	gicb_gfx_int_cntr         :	26;
	} gfx_int_cntr_b_fld_s;
} pi_gfx_int_cntr_b_u_t;


typedef union pi_gfx_int_cmp_b_u {
	__uint64_t	gfx_int_cmp_b_regval;
	struct  {
		__uint64_t	gicb_rsvd_0               :	38;
		__uint64_t	gicb_gfx_int_cmp          :	26;
	} gfx_int_cmp_b_fld_s;
} pi_gfx_int_cmp_b_u_t;


typedef union pi_err_int_pend_u {
	__uint64_t	err_int_pend_regval;
	struct  {
		__uint64_t	eip_rsvd_0                :	39;
		__uint64_t	eip_md_uncorr             :	 1;
		__uint64_t	eip_cpu_a_uncorr_ecache   :	 1;
		__uint64_t	eip_cpu_b_uncorr_ecache   :	 1;
		__uint64_t	eip_cpu_a_uncac_uce       :	 1;
		__uint64_t	eip_cpu_b_uncac_uce       :	 1;
		__uint64_t	eip_cpu_a_spool_err       :	 1;
		__uint64_t	eip_cpu_b_spool_err       :	 1;
		__uint64_t	eip_unused                :	10;
		__uint64_t	eip_cpu_a_wrb_werr        :	 1;
		__uint64_t	eip_cpu_b_wrb_werr        :	 1;
		__uint64_t	eip_cpu_a_wrb_terr        :	 1;
		__uint64_t	eip_cpu_b_wrb_terr        :	 1;
		__uint64_t	eip_cpu_a_spur_msg        :	 1;
		__uint64_t	eip_cpu_b_spur_msg        :	 1;
		__uint64_t	eip_cpu_a_spl_cmp         :	 1;
		__uint64_t	eip_cpu_b_spl_cmp         :	 1;
	} err_int_pend_fld_s;
} pi_err_int_pend_u_t;


typedef union pi_err_int_mask_a_u {
	__uint64_t	err_int_mask_a_regval;
	struct  {
		__uint64_t	eima_rsvd_0               :	39;
		__uint64_t	eima_err_int_mask_a       :	25;
	} err_int_mask_a_fld_s;
} pi_err_int_mask_a_u_t;


typedef union pi_err_int_mask_b_u {
	__uint64_t	err_int_mask_b_regval;
	struct  {
		__uint64_t	eimb_rsvd_0               :	39;
		__uint64_t	eimb_err_int_mask_b       :	25;
	} err_int_mask_b_fld_s;
} pi_err_int_mask_b_u_t;


typedef union pi_err_stack_addr_a_u {
	__uint64_t	err_stack_addr_a_regval;
	struct  {
		__uint64_t	esaa_rsvd_0               :	31;
		__uint64_t	esaa_addr                 :	30;
		__uint64_t	esaa_rsvd_1               :	 3;
	} err_stack_addr_a_fld_s;
} pi_err_stack_addr_a_u_t;


typedef union pi_err_stack_addr_b_u {
	__uint64_t	err_stack_addr_b_regval;
	struct  {
		__uint64_t	esab_rsvd_0               :	31;
		__uint64_t	esab_addr                 :	30;
		__uint64_t	esab_rsvd_1               :	 3;
	} err_stack_addr_b_fld_s;
} pi_err_stack_addr_b_u_t;


typedef union pi_err_stack_size_u {
	__uint64_t	err_stack_size_regval;
	struct  {
		__uint64_t	ess_rsvd_0                :	61;
		__uint64_t	ess_size                  :	 3;
	} err_stack_size_fld_s;
} pi_err_stack_size_u_t;


typedef union pi_err_stack_format_u {
	__uint64_t	err_stack_format_regval;
	struct  {
		__uint64_t	esf_rrb_wrb               :	 1;
		__uint64_t	esf_error_type            :	 3;
		__uint64_t	esf_reserved              :	 3;
		__uint64_t	esf_crb_status            :	10;
		__uint64_t	esf_address               :	47;
	} err_stack_format_fld_s;
} pi_err_stack_format_u_t;


typedef union pi_err_status0_a_u {
	__uint64_t	err_status0_a_regval;
	struct  {
		__uint64_t	esa_rrb_wrb               :	 1;
		__uint64_t	esa_error_type            :	 3;
		__uint64_t	esa_reserved              :	 3;
		__uint64_t	esa_crb_status            :	10;
		__uint64_t	esa_address               :	47;
	} err_status0_a_fld_s;
} pi_err_status0_a_u_t;


typedef union pi_err_status1_a_u {
	__uint64_t	err_status1_a_regval;
	struct  {
		__uint64_t	esa_cmd                   :	 4;
		__uint64_t	esa_source                :	13;
		__uint64_t	esa_supplmental           :	13;
		__uint64_t	esa_inval_count           :	13;
		__uint64_t	esa_reserved              :	 3;
		__uint64_t	esa_crb_num               :	 3;
		__uint64_t	esa_over_run              :	 1;
		__uint64_t	esa_spurious              :	 1;
		__uint64_t	esa_spool_count           :	13;
	} err_status1_a_fld_s;
} pi_err_status1_a_u_t;


typedef union pi_spool_cmp_a_u {
	__uint64_t	spool_cmp_a_regval;
	struct  {
		__uint64_t	sca_rsvd_0                :	51;
		__uint64_t	sca_spool_cmp_a           :	13;
	} spool_cmp_a_fld_s;
} pi_spool_cmp_a_u_t;


typedef union pi_spool_cmp_b_u {
	__uint64_t	spool_cmp_b_regval;
	struct  {
		__uint64_t	scb_rsvd_0                :	51;
		__uint64_t	scb_spool_cmp_b           :	13;
	} spool_cmp_b_fld_s;
} pi_spool_cmp_b_u_t;


typedef union pi_crb_timeout_a_u {
	__uint64_t	crb_timeout_a_regval;
	struct  {
		__uint64_t	cta_rsvd_0                :	48;
		__uint64_t	cta_cpu_awrb7thru0        :	 8;
		__uint64_t	cta_cpu_arrb7thru0        :	 8;
	} crb_timeout_a_fld_s;
} pi_crb_timeout_a_u_t;


typedef union pi_crb_timeout_b_u {
	__uint64_t	crb_timeout_b_regval;
	struct  {
		__uint64_t	ctb_rsvd_0                :	48;
		__uint64_t	ctb_cpu_bwrb7thru0        :	 8;
		__uint64_t	ctb_cpu_brrb7thru0        :	 8;
	} crb_timeout_b_fld_s;
} pi_crb_timeout_b_u_t;


typedef union pi_nack_cnt_a_u {
	__uint64_t	nack_cnt_a_regval;
	struct  {
		__uint64_t	nca_rsvd_0                :	43;
		__uint64_t	nca_cnt_en_a              :	 1;
		__uint64_t	nca_nack_cnt_a            :	20;
	} nack_cnt_a_fld_s;
} pi_nack_cnt_a_u_t;


typedef union pi_nack_cnt_b_u {
	__uint64_t	nack_cnt_b_regval;
	struct  {
		__uint64_t	ncb_rsvd_0                :	43;
		__uint64_t	ncb_cnt_en_b              :	 1;
		__uint64_t	ncb_nack_cnt_b            :	20;
	} nack_cnt_b_fld_s;
} pi_nack_cnt_b_u_t;


typedef union pi_nack_cmp_u {
	__uint64_t	nack_cmp_regval;
	struct  {
		__uint64_t	nc_rsvd_0                 :	44;
		__uint64_t	nc_nack_cmp               :	20;
	} nack_cmp_fld_s;
} pi_nack_cmp_u_t;


typedef union pi_req_ctl_a_u {
	__uint64_t	req_ctl_a_regval;
	struct  {
		__uint64_t	rca_rsvd_0                :	62;
		__uint64_t	rca_spec_read             :	 1;
		__uint64_t	rca_loc_req               :	 1;
	} req_ctl_a_fld_s;
} pi_req_ctl_a_u_t;


typedef union pi_req_ctl_b_u {
	__uint64_t	req_ctl_b_regval;
	struct  {
		__uint64_t	rcb_rsvd_0                :	62;
		__uint64_t	rcb_spec_read             :	 1;
		__uint64_t	rcb_loc_req               :	 1;
	} req_ctl_b_fld_s;
} pi_req_ctl_b_u_t;


typedef union pi_request_credit_a_u {
	__uint64_t	request_credit_a_regval;
	struct  {
		__uint64_t	rca_rsvd_0                :	52;
		__uint64_t	rca_resp_data_credit      :	 2;
		__uint64_t	rca_io_wrt_req_credit     :	 2;
		__uint64_t	rca_wrt_req_credit        :	 4;
		__uint64_t	rca_rd_req_credit         :	 4;
	} request_credit_a_fld_s;
} pi_request_credit_a_u_t;


typedef union pi_request_credit_b_u {
	__uint64_t	request_credit_b_regval;
	struct  {
		__uint64_t	rcb_rsvd_0                :	52;
		__uint64_t	rcb_resp_data_credit      :	 2;
		__uint64_t	rcb_io_wrt_req_credit     :	 2;
		__uint64_t	rcb_wrt_req_credit        :	 4;
		__uint64_t	rcb_rd_req_credit         :	 4;
	} request_credit_b_fld_s;
} pi_request_credit_b_u_t;


typedef union pi_llp_param_u {
	__uint64_t	llp_param_regval;
	struct  {
		__uint64_t	lp_rsvd_0                 :	48;
		__uint64_t	lp_max_proc_pkt           :	 5;
		__uint64_t	lp_llp_data_err           :	 1;
		__uint64_t	lp_llp_errchk_en          :	 1;
		__uint64_t	lp_llp_retry_en           :	 1;
		__uint64_t	lp_max_retry              :	 8;
	} llp_param_fld_s;
} pi_llp_param_u_t;


typedef union pi_llp_status_a_u {
	__uint64_t	llp_status_a_regval;
	struct  {
		__uint64_t	lsa_rsvd_0                :	14;
		__uint64_t	lsa_link_died             :	 1;
		__uint64_t	lsa_link_alive            :	 1;
		__uint64_t	lsa_sn_error              :	16;
		__uint64_t	lsa_cb_error              :	16;
		__uint64_t	lsa_retry_count           :	16;
	} llp_status_a_fld_s;
} pi_llp_status_a_u_t;


typedef union pi_llp_status_b_u {
	__uint64_t	llp_status_b_regval;
	struct  {
		__uint64_t	lsb_rsvd_0                :	14;
		__uint64_t	lsb_link_died             :	 1;
		__uint64_t	lsb_link_alive            :	 1;
		__uint64_t	lsb_sn_error              :	16;
		__uint64_t	lsb_cb_error              :	16;
		__uint64_t	lsb_retry_count           :	16;
	} llp_status_b_fld_s;
} pi_llp_status_b_u_t;


typedef union pi_perf_sel_a_u {
	__uint64_t	perf_sel_a_regval;
	struct  {
		__uint64_t	psa_rsvd_0                :	61;
		__uint64_t	psa_en_perf_cnt           :	 1;
		__uint64_t	psa_perf_sel              :	 2;
	} perf_sel_a_fld_s;
} pi_perf_sel_a_u_t;


typedef union pi_perf_sel_b_u {
	__uint64_t	perf_sel_b_regval;
	struct  {
		__uint64_t	psb_rsvd_0                :	61;
		__uint64_t	psb_en_perf_cnt           :	 1;
		__uint64_t	psb_perf_sel              :	 2;
	} perf_sel_b_fld_s;
} pi_perf_sel_b_u_t;


typedef union pi_perf_count_b_u {
	__uint64_t	perf_count_b_regval;
	struct  {
		__uint64_t	pcb_rsvd_0                :	24;
		__uint64_t	pcb_event_latency         :	24;
		__uint64_t	pcb_event_count           :	16;
	} perf_count_b_fld_s;
} pi_perf_count_b_u_t;


typedef union pi_perf_count_a_u {
	__uint64_t	perf_count_a_regval;
	struct  {
		__uint64_t	pca_rsvd_0                :	24;
		__uint64_t	pca_event_latency         :	24;
		__uint64_t	pca_event_count           :	16;
	} perf_count_a_fld_s;
} pi_perf_count_a_u_t;


typedef union pi_consistency_a_u {
	__uint64_t	consistency_a_regval;
	struct  {
		__uint64_t	ca_rsvd_0                 :	63;
		__uint64_t	ca_consistency            :	 1;
	} consistency_a_fld_s;
} pi_consistency_a_u_t;


typedef union pi_consistency_b_u {
	__uint64_t	consistency_b_regval;
	struct  {
		__uint64_t	cb_rsvd_0                 :	63;
		__uint64_t	cb_consistency            :	 1;
	} consistency_b_fld_s;
} pi_consistency_b_u_t;


typedef union pi_address_space_u {
	__uint64_t	address_space_regval;
	struct  {
		__uint64_t	cb_rsvd_0                 :	64;
	} address_space_fld_s;
} pi_address_space_u_t;




#endif /* _LANGUAGE_C */




#endif  /* __SYS_SN_SN1_SNACPIREGS_H__ */
