EESchema-LIBRARY Version 2.3  Date: Thu Nov  4 21:27:38 2010
#
# CC2400
#
DEF CC2400 U 0 40 Y Y 1 F N
F0 "U" 0 100 60 H V C CNN
F1 "CC2400" 0 -100 60 H V C CNN
DRAW
S -1050 1050 1050 -1050 0 1 0 N
X VCO_GUARD 1 -1350 550 300 R 50 50 1 1 W
X AVDD_VCO 2 -1350 450 300 R 50 50 1 1 W
X AVDD_PRE 3 -1350 350 300 R 50 50 1 1 W
X AVDD_RF1 4 -1350 250 300 R 50 50 1 1 W
X GND 5 -1350 150 300 R 50 50 1 1 W
X RF_P 6 -1350 50 300 R 50 50 1 1 B
X TXRX_SWITCH 7 -1350 -50 300 R 50 50 1 1 O
X RF_N 8 -1350 -150 300 R 50 50 1 1 B
X GND 9 -1350 -250 300 R 50 50 1 1 W
X AVDD_SW 10 -1350 -350 300 R 50 50 1 1 W
X BT/GR 20 150 -1350 300 U 50 50 1 1 I
X DCLK/FIFO 30 1350 -50 300 L 50 50 1 1 O
X NC 40 250 1350 300 D 50 50 1 1 I
X NC 11 -1350 -450 300 R 50 50 1 1 P
X GIO1 21 250 -1350 300 U 50 50 1 1 B
X CSn 31 1350 50 300 L 50 50 1 1 I
X AVDD_XOSC 41 150 1350 300 D 50 50 1 1 W
X NC 12 -1350 -550 300 R 50 50 1 1 I
X DGND 22 350 -1350 300 U 50 50 1 1 W
X SCLK 32 1350 150 300 L 50 50 1 1 I
X XOSC16_Q2 42 50 1350 300 D 50 50 1 1 O
X NC 13 -550 -1350 300 U 50 50 1 1 I
X DSUB_PADS 23 450 -1350 300 U 50 50 1 1 W
X SI 33 1350 250 300 L 50 50 1 1 I
X XOSC16_Q1 43 -50 1350 300 D 50 50 1 1 I
X AVDD_RF2 14 -450 -1350 300 U 50 50 1 1 W
X DSUB_CORE 24 550 -1350 300 U 50 50 1 1 W
X SO 34 1350 350 300 L 50 50 1 1 O
X AVDD_IF1 44 -150 1350 300 D 50 50 1 1 W
X AVDD_IF2 15 -350 -1350 300 U 50 50 1 1 W
X DVDD3.3 25 1350 -550 300 L 50 50 1 1 W
X GIO6 35 1350 450 300 L 50 50 1 1 O
X R_BIAS 45 -250 1350 300 D 50 50 1 1 O
X AVDD_ADC 16 -250 -1350 300 U 50 50 1 1 W
X DVDD1.8 26 1350 -450 300 L 50 50 1 1 W
X NC 36 1350 550 300 L 50 50 1 1 I
X ATEST2 46 -350 1350 300 D 50 50 1 1 B
X DVDD_ADC 17 -150 -1350 300 U 50 50 1 1 W
X RX 27 1350 -350 300 L 50 50 1 1 I
X NC 37 550 1350 300 D 50 50 1 1 I
X ATEST1 47 -450 1350 300 D 50 50 1 1 B
X DGND_GUARD 18 -50 -1350 300 U 50 50 1 1 W
X TX 28 1350 -250 300 L 50 50 1 1 B
X NC 38 450 1350 300 D 50 50 1 1 I
X AVDD_CHP 48 -550 1350 300 D 50 50 1 1 W
X GUARD 19 50 -1350 300 U 50 50 1 1 W
X DIO/PKT 29 1350 -150 300 L 50 50 1 1 B
X NC 39 350 1350 300 D 50 50 1 1 I
X AGND 49 950 -1350 300 U 50 50 1 1 W
ENDDRAW
ENDDEF
#
# LPC175X
#
DEF LPC175X U 0 40 Y Y 1 F N
F0 "U" 0 100 60 H V C CNN
F1 "LPC175X" 0 -100 60 H V C CNN
DRAW
S -2200 2200 2200 -2200 0 1 0 N
X TDO/SWO 1 -2500 950 300 R 50 50 1 1 O
X TDI 2 -2500 850 300 R 50 50 1 1 I
X TMS/SWDIO 3 -2500 750 300 R 50 50 1 1 B
X TRST 4 -2500 650 300 R 50 50 1 1 I
X TCK/SWDCLK 5 -2500 550 300 R 50 50 1 1 I
X P0[26]/AD0[3]/AOUT/RXD3 6 -2500 450 300 R 50 50 1 1 B
X P0[25]/AD0[2]/I2SRX_SDA/TXD3 7 -2500 350 300 R 50 50 1 1 B
X VDDA 8 -2500 250 300 R 50 50 1 1 W
X VSSA 9 -2500 150 300 R 50 50 1 1 W
X VREFP 10 -2500 50 300 R 50 50 1 1 I
X XTAL2 20 -2500 -950 300 R 50 50 1 1 O
X P1[24]/MCI2/PWM1[5]/MOSI0 30 -50 -2500 300 U 50 50 1 1 B
X P0[11]/RXD2/SCL2/MAT3[1] 40 950 -2500 300 U 50 50 1 1 B
X P2[8]/TD2/TXD2 50 2500 -50 300 L 50 50 1 1 B
X P2[0]/PWM1[1]/TXD1 60 2500 950 300 L 50 50 1 1 B
X P1[14]/ENET_RX_ER 70 50 2500 300 D 50 50 1 1 B
X P0[3]/RXD0/AD0[6] 80 -950 2500 300 D 50 50 1 1 B
X RSTOUT 11 -2500 -50 300 R 50 50 1 1 O
X VDD(3V3) 21 -950 -2500 300 U 50 50 1 1 W
X P1[25]/MCOA1/MAT1[1] 31 50 -2500 300 U 50 50 1 1 B
X P2[10]/EINT0/NMI 41 2500 -950 300 L 50 50 1 1 B
X P2[7]/RD2/RTS1 51 2500 50 300 L 50 50 1 1 B
X P0[9]/I2STX_SDA/MOSI1/MAT2[3] 61 950 2500 300 D 50 50 1 1 B
X P1[10]/ENET_RXD1 71 -50 2500 300 D 50 50 1 1 B
X VREFN 12 -2500 -150 300 R 50 50 1 1 I
X P0[29]/USB_D+ 22 -850 -2500 300 U 50 50 1 1 B
X P1[26]/MCOB1/PWM1[6]/CAP0[0] 32 150 -2500 300 U 50 50 1 1 B
X VDD(3V3) 42 2500 -850 300 L 50 50 1 1 W
X P2[6]/PCAP1[0]/RI1/TRACECLK 52 2500 150 300 L 50 50 1 1 B
X P0[8]/I2STX_WS/MISO1/MAT2[2] 62 850 2500 300 D 50 50 1 1 B
X P1[9]/ENET_RXD0 72 -150 2500 300 D 50 50 1 1 B
X RTCX1 13 -2500 -250 300 R 50 50 1 1 I
X P0[30]/USB_D- 23 -750 -2500 300 U 50 50 1 1 B
X VSS 33 250 -2500 300 U 50 50 1 1 W
X VSS 43 2500 -750 300 L 50 50 1 1 W
X P2[5]/PWM1[6]/DTR1/TRACEDATA[0] 53 2500 250 300 L 50 50 1 1 B
X P0[7]/I2STX_CLK/SCK1/MAT2[1] 63 750 2500 300 D 50 50 1 1 B
X P1[8]/ENET_CRS 73 -250 2500 300 D 50 50 1 1 B
X RESET 14 -2500 -350 300 R 50 50 1 1 I
X VSS 24 -650 -2500 300 U 50 50 1 1 W
X VDD(REG)(3V3) 34 350 -2500 300 U 50 50 1 1 W
X P0[22]/RTS1/TD1 44 2500 -650 300 L 50 50 1 1 B
X P2[4]/PWM1[5]/DSR1/TRACEDATA[1] 54 2500 350 300 L 50 50 1 1 B
X P0[6]/I2SRX_SDA/SSEL1/MAT2[0] 64 650 2500 300 D 50 50 1 1 B
X P1[4]/ENET_TX_EN 74 -350 2500 300 D 50 50 1 1 B
X RTCX2 15 -2500 -450 300 R 50 50 1 1 O
X P1[18]/USB_UP_LED/PWM1[1]/CAP1[0] 25 -550 -2500 300 U 50 50 1 1 B
X P1[28]/MCOA2/PCAP1[0]/MAT0[0] 35 450 -2500 300 U 50 50 1 1 B
X P0[18]/DCD1/MOSI0/MOSI 45 2500 -550 300 L 50 50 1 1 B
X P2[3]/PWM1[4]/DCD1/TRACEDATA[2] 55 2500 450 300 L 50 50 1 1 B
X P4[28]/RX_MCLK/MAT2[0]/TXD3 65 550 2500 300 D 50 50 1 1 B
X P1[1]/ENET_TXD1 75 -450 2500 300 D 50 50 1 1 B
X VBAT 16 -2500 -550 300 R 50 50 1 1 W
X P1[19]/MCOA0/USB_PPWR/CAP1[1] 26 -450 -2500 300 U 50 50 1 1 B
X P1[29]/MCOB2/PCAP1[1]/MAT0[1] 36 550 -2500 300 U 50 50 1 1 B
X P0[17]/CTS1/MISO0/MISO 46 2500 -450 300 L 50 50 1 1 B
X VDD(3V3) 56 2500 550 300 L 50 50 1 1 W
X VSS 66 450 2500 300 D 50 50 1 1 W
X P1[0]/ENET_TXD0 76 -550 2500 300 D 50 50 1 1 B
X P1[31]/SCK1/AD0[5] 17 -2500 -650 300 R 50 50 1 1 B
X P1[20]/MCI0/PWM1[2]/SCK0 27 -350 -2500 300 U 50 50 1 1 B
X P0[0]/RD1/TXD3/SDA1 37 650 -2500 300 U 50 50 1 1 B
X P0[15]/TXD1/SCK0/SCK 47 2500 -350 300 L 50 50 1 1 B
X VSS 57 2500 650 300 L 50 50 1 1 W
X VDD(REG)(3V3) 67 350 2500 300 D 50 50 1 1 W
X VDD(3V3) 77 -650 2500 300 D 50 50 1 1 W
X P1[30]/VBUS/AD0[4] 18 -2500 -750 300 R 50 50 1 1 B
X P1[22]/MCOB0/USB_PWRD/MAT1[0] 28 -250 -2500 300 U 50 50 1 1 B
X P0[1]/TD1/RXD3/SCL1 38 750 -2500 300 U 50 50 1 1 B
X P0[16]/RXD1/SSEL0/SSEL 48 2500 -250 300 L 50 50 1 1 B
X P2[2]/PWM1[3]/CTS1/TRACEDATA[3] 58 2500 750 300 L 50 50 1 1 B
X P4[29]/TX_MCLK/MAT2[1]/RXD3 68 250 2500 300 D 50 50 1 1 B
X VSS 78 -750 2500 300 D 50 50 1 1 W
X XTAL1 19 -2500 -850 300 R 50 50 1 1 I
X P1[23]/MCI1/PWM1[4]/MISO0 29 -150 -2500 300 U 50 50 1 1 B
X P0[10]/TXD2/SDA2/MAT3[0] 39 850 -2500 300 U 50 50 1 1 B
X P2[9]/USB_CONNECT/RXD2 49 2500 -150 300 L 50 50 1 1 B
X P2[1]/PWM1[2]/RXD1 59 2500 850 300 L 50 50 1 1 B
X P1[15]/ENET_REF_CLK 69 150 2500 300 D 50 50 1 1 B
X P0[2]/TXD0/AD0[7] 79 -850 2500 300 D 50 50 1 1 B
ENDDRAW
ENDDEF
#
#End Library
