m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/sim
vadder
Z1 DXx6 sv_std 3 std 0 22 WmjPaeP=7F5?QFXzJ>D[Q2
Z2 !s110 1519766676
!i10b 1
!s100 ijVXn`j8gkb?JEem_D[5R0
IKDe_=I3R4_zR`96>;c>h=3
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 adder_sv_unit
S1
R0
Z4 w1519766653
8/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/adder.sv
F/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/adder.sv
L0 3
Z5 OL;L;10.4c;61
r1
!s85 0
31
Z6 !s108 1519766676.000000
Z7 !s107 /users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/RISC_V.sv|/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/Datapath.sv|/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/Controller.sv|/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/RegFile.sv|/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/alu.sv|/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/ALUController.sv|/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/instructionmemory.sv|/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/datamemory.sv|/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/mux2.sv|/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/imm_Gen.sv|/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/flopr.sv|/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/adder.sv|
Z8 !s90 -quiet|-64|-sv|-f|/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/rtl.cfg|
!i113 0
Z9 o-quiet -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
valu
R1
R2
!i10b 1
!s100 G4AOmG@WRn27:VmY4mWC10
ICJE@TO@6h;U23;T:I[TBc3
R3
!s105 alu_sv_unit
S1
R0
R4
8/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/alu.sv
F/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/alu.sv
Z10 L0 23
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
vALUController
R1
R2
!i10b 1
!s100 RGR02:?QERFdf8[:kbQaN2
IAjbEBX`gb`?zLd^h5mXPT0
R3
!s105 ALUController_sv_unit
S1
R0
R4
8/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/ALUController.sv
F/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/ALUController.sv
R10
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
n@a@l@u@controller
vController
R1
R2
!i10b 1
!s100 i0JFUHmPdcRoceJWAVzj<0
INM=k2c1Ok[mU4=A]Gf<P[1
R3
!s105 Controller_sv_unit
S1
R0
R4
8/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/Controller.sv
F/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/Controller.sv
Z11 L0 22
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
n@controller
vdatamemory
R1
R2
!i10b 1
!s100 jnZAR?6OKKaNBcUbK:ocM3
IXFhmXW7c:ODX6D77Wi>7d3
R3
!s105 datamemory_sv_unit
S1
R0
R4
8/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/datamemory.sv
F/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/datamemory.sv
L0 3
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
vDatapath
R1
R2
!i10b 1
!s100 @;U^D1l70KSjk]^lM9fG@2
InT8FgHSV8::Tz74=l3W>?1
R3
!s105 Datapath_sv_unit
S1
R0
R4
8/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/Datapath.sv
F/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/Datapath.sv
R11
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
n@datapath
vflopr
R1
R2
!i10b 1
!s100 B6BS^>`X=WIeQVmG9i5VI0
Ida5JWz7X5:IKhe16D]Go]2
R3
!s105 flopr_sv_unit
S1
R0
R4
8/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/flopr.sv
F/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/flopr.sv
R10
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
vimm_Gen
R1
R2
!i10b 1
!s100 @eKd=60YlgS^b@R?IeS[13
IYz8cnam]EKXDI`X_WKW`Y0
R3
!s105 imm_Gen_sv_unit
S1
R0
R4
8/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/imm_Gen.sv
F/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/imm_Gen.sv
R10
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
nimm_@gen
vinstructionmemory
R1
R2
!i10b 1
!s100 3QMG<ZYz9HLMc`SoFCT4@3
I@XDVZcBJMg1gc0WAfc`2N1
R3
!s105 instructionmemory_sv_unit
S1
R0
R4
8/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/instructionmemory.sv
F/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/instructionmemory.sv
R10
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
vmux2
R1
R2
!i10b 1
!s100 @X6>V^M3YMfab:XdY67SE1
IT`>2]eZQe4BP>0LKNOHU`1
R3
!s105 mux2_sv_unit
S1
R0
R4
8/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/mux2.sv
F/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/mux2.sv
R10
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
vRegFile
R1
R2
!i10b 1
!s100 lM^JlUE`^QTgNX4[TfoTD1
IVOg6E46g327`k:RgMdBKo1
R3
!s105 RegFile_sv_unit
S1
R0
R4
8/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/RegFile.sv
F/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/RegFile.sv
L0 3
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
n@reg@file
vriscv
R1
R2
!i10b 1
!s100 a1ENRz6n<mVhKO^o1L_JH1
I50]DDoCN2nzfPLE4K3k5D2
R3
!s105 RISC_V_sv_unit
S1
R0
R4
8/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/RISC_V.sv
F/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/design/RISC_V.sv
L0 3
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
vtb_top
R1
R2
!i10b 1
!s100 LV;mOZ`7WEY@A5TIDeWE=2
IjlY?NMca;HZNWi5F^GDHe1
R3
!s105 tb_top_sv_unit
S1
R0
w1519666134
8/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/verif/tb_top.sv
F/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/verif/tb_top.sv
L0 3
R5
r1
!s85 0
31
R6
!s107 /users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/verif/tb_top.sv|
!s90 -quiet|-64|-sv|-f|/users/ugrad/2017/fall/junbaih/CSE132L/project/single_cycle_processor/verif/tb.cfg|-work|work|
!i113 0
o-quiet -sv -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Ttb_top_opt
R2
V@j7DlK>Q69;4K7go4`7G>3
04 6 4 work tb_top fast 0
o-quiet +acc -work work
ntb_top_opt
OL;O;10.4c;61
