Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 26 12:53:58 2024
| Host         : AutPC2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file zedpi_sys_wrapper_timing_summary_routed.rpt -pb zedpi_sys_wrapper_timing_summary_routed.pb -rpx zedpi_sys_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zedpi_sys_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.311        0.000                      0                 1553        0.077        0.000                      0                 1553        4.020        0.000                       0                   663  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.311        0.000                      0                 1553        0.077        0.000                      0                 1553        4.020        0.000                       0                   663  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0/C[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.130ns  (logic 4.581ns (64.251%)  route 2.549ns (35.749%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.651     2.945    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/Q
                         net (fo=2, routed)           0.890     4.254    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/Q[6]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[6]_P[1])
                                                      4.014     8.268 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0/P[1]
                         net (fo=1, routed)           0.872     9.140    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0_n_104
    SLICE_X36Y85         LUT4 (Prop_lut4_I2_O)        0.148     9.288 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0_i_31/O
                         net (fo=3, routed)           0.787    10.075    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0_i_31_n_0
    DSP48_X2Y36          DSP48E1                                      r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0/C[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.568    12.747    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/s00_axi_aclk
    DSP48_X2Y36          DSP48E1                                      r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0/CLK
                         clock pessimism              0.229    12.977    
                         clock uncertainty           -0.154    12.822    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_C[1])
                                                     -0.437    12.385    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0
  -------------------------------------------------------------------
                         required time                         12.385    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.516ns  (required time - arrival time)
  Source:                 zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.129ns  (logic 4.557ns (63.925%)  route 2.572ns (36.075%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.651     2.945    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/Q
                         net (fo=2, routed)           0.890     4.254    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/Q[6]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      4.014     8.268 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0/P[0]
                         net (fo=1, routed)           0.768     9.036    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0_n_105
    SLICE_X36Y85         LUT2 (Prop_lut2_I1_O)        0.124     9.160 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0_i_32/O
                         net (fo=3, routed)           0.914    10.074    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0_i_32_n_0
    DSP48_X2Y36          DSP48E1                                      r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.568    12.747    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/s00_axi_aclk
    DSP48_X2Y36          DSP48E1                                      r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0/CLK
                         clock pessimism              0.229    12.977    
                         clock uncertainty           -0.154    12.822    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_C[0])
                                                     -0.233    12.589    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                         -10.074    
  -------------------------------------------------------------------
                         slack                                  2.516    

Slack (MET) :             2.522ns  (required time - arrival time)
  Source:                 zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 4.581ns (65.519%)  route 2.411ns (34.481%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.651     2.945    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/Q
                         net (fo=2, routed)           0.890     4.254    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/Q[6]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[6]_P[1])
                                                      4.014     8.268 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0/P[1]
                         net (fo=1, routed)           0.872     9.140    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0_n_104
    SLICE_X36Y85         LUT4 (Prop_lut4_I2_O)        0.148     9.288 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0_i_31/O
                         net (fo=3, routed)           0.649     9.937    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0_i_31_n_0
    SLICE_X37Y88         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.476    12.655    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/s00_axi_aclk
    SLICE_X37Y88         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ_reg[1]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)       -0.271    12.459    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ_reg[1]
  -------------------------------------------------------------------
                         required time                         12.459    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                  2.522    

Slack (MET) :             2.549ns  (required time - arrival time)
  Source:                 zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0/C[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 4.557ns (64.226%)  route 2.538ns (35.774%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.651     2.945    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/Q
                         net (fo=2, routed)           0.890     4.254    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/Q[6]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      4.014     8.268 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0/P[8]
                         net (fo=1, routed)           0.799     9.067    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0_n_97
    SLICE_X36Y87         LUT5 (Prop_lut5_I4_O)        0.124     9.191 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0_i_24/O
                         net (fo=3, routed)           0.850    10.040    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0_i_24_n_0
    DSP48_X2Y36          DSP48E1                                      r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0/C[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.568    12.747    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/s00_axi_aclk
    DSP48_X2Y36          DSP48E1                                      r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0/CLK
                         clock pessimism              0.229    12.977    
                         clock uncertainty           -0.154    12.822    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_C[8])
                                                     -0.233    12.589    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                  2.549    

Slack (MET) :             2.611ns  (required time - arrival time)
  Source:                 zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.033ns  (logic 4.557ns (64.794%)  route 2.476ns (35.206%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.651     2.945    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/Q
                         net (fo=2, routed)           0.890     4.254    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/Q[6]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[6]_P[7])
                                                      4.014     8.268 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0/P[7]
                         net (fo=1, routed)           0.768     9.036    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0_n_98
    SLICE_X37Y86         LUT5 (Prop_lut5_I4_O)        0.124     9.160 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0_i_25/O
                         net (fo=3, routed)           0.818     9.978    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0_i_25_n_0
    DSP48_X2Y36          DSP48E1                                      r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.568    12.747    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/s00_axi_aclk
    DSP48_X2Y36          DSP48E1                                      r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0/CLK
                         clock pessimism              0.229    12.977    
                         clock uncertainty           -0.154    12.822    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_C[7])
                                                     -0.233    12.589    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0/C[29]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 4.557ns (64.896%)  route 2.465ns (35.104%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.651     2.945    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/Q
                         net (fo=2, routed)           0.890     4.254    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/Q[6]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[6]_P[29])
                                                      4.014     8.268 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0/P[29]
                         net (fo=1, routed)           0.816     9.084    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0_n_76
    SLICE_X36Y87         LUT5 (Prop_lut5_I4_O)        0.124     9.208 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0_i_3/O
                         net (fo=3, routed)           0.759     9.967    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0_i_3_n_0
    DSP48_X2Y36          DSP48E1                                      r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0/C[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.568    12.747    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/s00_axi_aclk
    DSP48_X2Y36          DSP48E1                                      r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0/CLK
                         clock pessimism              0.229    12.977    
                         clock uncertainty           -0.154    12.822    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_C[29])
                                                     -0.233    12.589    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.644ns  (required time - arrival time)
  Source:                 zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0/C[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 4.557ns (65.095%)  route 2.444ns (34.905%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.651     2.945    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/Q
                         net (fo=2, routed)           0.890     4.254    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/Q[6]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[6]_P[25])
                                                      4.014     8.268 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0/P[25]
                         net (fo=1, routed)           0.780     9.048    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0_n_80
    SLICE_X37Y86         LUT5 (Prop_lut5_I4_O)        0.124     9.172 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0_i_7/O
                         net (fo=3, routed)           0.773     9.946    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0_i_7_n_0
    DSP48_X2Y36          DSP48E1                                      r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0/C[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.568    12.747    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/s00_axi_aclk
    DSP48_X2Y36          DSP48E1                                      r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0/CLK
                         clock pessimism              0.229    12.977    
                         clock uncertainty           -0.154    12.822    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_C[25])
                                                     -0.233    12.589    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  2.644    

Slack (MET) :             2.650ns  (required time - arrival time)
  Source:                 zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0/C[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.995ns  (logic 4.557ns (65.148%)  route 2.438ns (34.852%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.651     2.945    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/Q
                         net (fo=2, routed)           0.890     4.254    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/Q[6]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[6]_P[22])
                                                      4.014     8.268 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0/P[22]
                         net (fo=1, routed)           0.784     9.052    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0_n_83
    SLICE_X37Y85         LUT5 (Prop_lut5_I4_O)        0.124     9.176 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0_i_10/O
                         net (fo=3, routed)           0.764     9.940    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0_i_10_n_0
    DSP48_X2Y36          DSP48E1                                      r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0/C[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.568    12.747    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/s00_axi_aclk
    DSP48_X2Y36          DSP48E1                                      r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0/CLK
                         clock pessimism              0.229    12.977    
                         clock uncertainty           -0.154    12.822    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_C[22])
                                                     -0.233    12.589    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                  2.650    

Slack (MET) :             2.653ns  (required time - arrival time)
  Source:                 zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0/C[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.991ns  (logic 4.557ns (65.182%)  route 2.434ns (34.818%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.651     2.945    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/Q
                         net (fo=2, routed)           0.890     4.254    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/Q[6]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[6]_P[28])
                                                      4.014     8.268 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0/P[28]
                         net (fo=1, routed)           0.770     9.038    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0_n_77
    SLICE_X37Y87         LUT5 (Prop_lut5_I4_O)        0.124     9.162 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0_i_4/O
                         net (fo=3, routed)           0.775     9.936    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0_i_4_n_0
    DSP48_X2Y36          DSP48E1                                      r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0/C[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.568    12.747    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/s00_axi_aclk
    DSP48_X2Y36          DSP48E1                                      r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0/CLK
                         clock pessimism              0.229    12.977    
                         clock uncertainty           -0.154    12.822    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_C[28])
                                                     -0.233    12.589    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  2.653    

Slack (MET) :             2.654ns  (required time - arrival time)
  Source:                 zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 4.557ns (64.131%)  route 2.549ns (35.868%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.651     2.945    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/Q
                         net (fo=2, routed)           0.890     4.254    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/Q[6]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[6]_P[29])
                                                      4.014     8.268 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0/P[29]
                         net (fo=1, routed)           0.816     9.084    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0_n_76
    SLICE_X36Y87         LUT5 (Prop_lut5_I4_O)        0.124     9.208 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0_i_3/O
                         net (fo=3, routed)           0.843    10.051    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0_i_3_n_0
    SLICE_X36Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.478    12.657    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/s00_axi_aclk
    SLICE_X36Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ_reg[29]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X36Y91         FDRE (Setup_fdre_C_D)       -0.027    12.705    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ_reg[29]
  -------------------------------------------------------------------
                         required time                         12.705    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                  2.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.557     0.893    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.112     1.169    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X34Y92         SRLC32E                                      r  zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.824     1.190    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.557     0.893    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.113     1.170    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X34Y90         SRLC32E                                      r  zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.824     1.190    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.922%)  route 0.123ns (49.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.576     0.912    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y96         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[22]/Q
                         net (fo=1, routed)           0.123     1.163    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X26Y95         SRLC32E                                      r  zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.843     1.209    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.075    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.894%)  route 0.173ns (55.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.659     0.995    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.173     1.309    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y102        SRL16E                                       r  zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.930     1.296    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y102        SRL16E                                       r  zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.268     1.028    
    SLICE_X26Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.211    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 zedpi_sys_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedpi_sys_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.991%)  route 0.202ns (52.009%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.639     0.975    zedpi_sys_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X37Y100        FDRE                                         r  zedpi_sys_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  zedpi_sys_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.202     1.318    zedpi_sys_i/rst_ps7_0_100M/U0/SEQ/seq_cnt[3]
    SLICE_X37Y99         LUT4 (Prop_lut4_I2_O)        0.045     1.363 r  zedpi_sys_i/rst_ps7_0_100M/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.363    zedpi_sys_i/rst_ps7_0_100M/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X37Y99         FDRE                                         r  zedpi_sys_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.825     1.191    zedpi_sys_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X37Y99         FDRE                                         r  zedpi_sys_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.091     1.247    zedpi_sys_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.384%)  route 0.118ns (45.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.576     0.912    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y96         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[27]/Q
                         net (fo=1, routed)           0.118     1.171    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X26Y96         SRLC32E                                      r  zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.843     1.209    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y96         SRLC32E                                      r  zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.054    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.573     0.909    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y93         FDRE                                         r  zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.056     1.105    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X27Y93         FDRE                                         r  zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.843     1.209    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y93         FDRE                                         r  zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism             -0.300     0.909    
    SLICE_X27Y93         FDRE (Hold_fdre_C_D)         0.078     0.987    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.573     0.909    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y93         FDRE                                         r  zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.056     1.105    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X27Y93         FDRE                                         r  zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.843     1.209    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y93         FDRE                                         r  zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.300     0.909    
    SLICE_X27Y93         FDRE (Hold_fdre_C_D)         0.076     0.985    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.576     0.912    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y96         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.176     1.229    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X30Y96         SRLC32E                                      r  zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.844     1.210    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.285     0.925    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zedpi_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedpi_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.641     0.977    zedpi_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y101        FDRE                                         r  zedpi_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  zedpi_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.174    zedpi_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X33Y101        FDRE                                         r  zedpi_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.912     1.278    zedpi_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y101        FDRE                                         r  zedpi_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.301     0.977    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.075     1.052    zedpi_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X30Y97    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y91    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y90    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y91    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y97    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y97    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y97    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y97    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y92    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    zedpi_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            zedpi_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.258ns  (logic 0.124ns (9.855%)  route 1.134ns (90.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.134     1.134    zedpi_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X33Y101        LUT1 (Prop_lut1_I0_O)        0.124     1.258 r  zedpi_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.258    zedpi_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X33Y101        FDRE                                         r  zedpi_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.654     2.833    zedpi_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y101        FDRE                                         r  zedpi_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            zedpi_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.519ns  (logic 0.045ns (8.666%)  route 0.474ns (91.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.474     0.474    zedpi_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X33Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.519 r  zedpi_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.519    zedpi_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X33Y101        FDRE                                         r  zedpi_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.912     1.278    zedpi_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y101        FDRE                                         r  zedpi_sys_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zLED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.472ns  (logic 3.958ns (37.796%)  route 6.514ns (62.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.650     2.944    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y90         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q
                         net (fo=1, routed)           6.514     9.914    zLED_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.502    13.416 r  zLED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.416    zLED[7]
    U14                                                               r  zLED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zLED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.399ns  (logic 4.049ns (43.078%)  route 5.350ns (56.922%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.650     2.944    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=1, routed)           5.350     8.812    zLED_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531    12.343 r  zLED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.343    zLED[2]
    U22                                                               r  zLED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zLED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.318ns  (logic 3.993ns (42.851%)  route 5.325ns (57.149%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.650     2.944    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y90         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=1, routed)           5.325     8.725    zLED_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.537    12.262 r  zLED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.262    zLED[4]
    V22                                                               r  zLED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zLED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.310ns  (logic 4.040ns (43.399%)  route 5.269ns (56.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.650     2.944    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=1, routed)           5.269     8.731    zLED_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522    12.254 r  zLED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.254    zLED[0]
    T22                                                               r  zLED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zLED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.181ns  (logic 3.987ns (43.428%)  route 5.194ns (56.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.650     2.944    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y90         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=1, routed)           5.194     8.594    zLED_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         3.531    12.125 r  zLED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.125    zLED[5]
    W22                                                               r  zLED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zLED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.102ns  (logic 3.968ns (43.600%)  route 5.133ns (56.400%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.650     2.944    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y90         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=1, routed)           5.133     8.533    zLED_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         3.512    12.046 r  zLED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.046    zLED[6]
    U19                                                               r  zLED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zLED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.012ns  (logic 4.032ns (44.739%)  route 4.980ns (55.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.650     2.944    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=1, routed)           4.980     8.442    zLED_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514    11.956 r  zLED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.956    zLED[1]
    T21                                                               r  zLED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zLED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.435ns  (logic 4.048ns (47.989%)  route 4.387ns (52.011%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.650     2.944    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=1, routed)           4.387     7.849    zLED_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530    11.379 r  zLED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.379    zLED[3]
    U21                                                               r  zLED[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zLED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.931ns  (logic 1.395ns (47.590%)  route 1.536ns (52.410%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.557     0.893    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=1, routed)           1.536     2.593    zLED_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.231     3.823 r  zLED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.823    zLED[3]
    U21                                                               r  zLED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zLED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.321ns  (logic 1.379ns (41.520%)  route 1.942ns (58.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.557     0.893    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=1, routed)           1.942     2.998    zLED_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     4.213 r  zLED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.213    zLED[1]
    T21                                                               r  zLED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zLED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.364ns  (logic 1.354ns (40.263%)  route 2.009ns (59.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.557     0.893    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y90         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=1, routed)           2.009     3.043    zLED_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         1.213     4.256 r  zLED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.256    zLED[6]
    U19                                                               r  zLED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zLED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.417ns  (logic 1.373ns (40.182%)  route 2.044ns (59.818%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.557     0.893    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y90         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=1, routed)           2.044     3.077    zLED_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         1.232     4.309 r  zLED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.309    zLED[5]
    W22                                                               r  zLED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zLED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.460ns  (logic 1.387ns (40.099%)  route 2.072ns (59.901%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.557     0.893    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=1, routed)           2.072     3.129    zLED_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     4.352 r  zLED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.352    zLED[0]
    T22                                                               r  zLED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zLED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.460ns  (logic 1.379ns (39.848%)  route 2.081ns (60.152%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.557     0.893    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y90         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=1, routed)           2.081     3.115    zLED_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         1.238     4.352 r  zLED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.352    zLED[4]
    V22                                                               r  zLED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zLED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.499ns  (logic 1.396ns (39.893%)  route 2.103ns (60.107%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.557     0.893    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=1, routed)           2.103     3.160    zLED_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     4.392 r  zLED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.392    zLED[2]
    U22                                                               r  zLED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zLED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.992ns  (logic 1.344ns (33.669%)  route 2.648ns (66.331%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.557     0.893    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y90         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q
                         net (fo=1, routed)           2.648     3.682    zLED_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         1.203     4.885 r  zLED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.885    zLED[7]
    U14                                                               r  zLED[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zSwitch[6]
                            (input port)
  Destination:            zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.985ns  (logic 1.063ns (17.764%)  route 4.922ns (82.236%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  zSwitch[6] (IN)
                         net (fo=0)                   0.000     0.000    zSwitch[6]
    H17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  zSwitch_IBUF[6]_inst/O
                         net (fo=1, routed)           4.922     5.861    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/zSwitch[6]
    SLICE_X34Y91         LUT5 (Prop_lut5_I4_O)        0.124     5.985 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     5.985    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X34Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.479     2.658    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C

Slack:                    inf
  Source:                 zPushB[0]
                            (input port)
  Destination:            zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.857ns  (logic 1.057ns (18.049%)  route 4.800ns (81.951%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  zPushB[0] (IN)
                         net (fo=0)                   0.000     0.000    zPushB[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  zPushB_IBUF[0]_inst/O
                         net (fo=1, routed)           4.800     5.733    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/zPushB[0]
    SLICE_X32Y91         LUT5 (Prop_lut5_I4_O)        0.124     5.857 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     5.857    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X32Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.478     2.657    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C

Slack:                    inf
  Source:                 zPushB[1]
                            (input port)
  Destination:            zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.788ns  (logic 1.082ns (18.689%)  route 4.707ns (81.311%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  zPushB[1] (IN)
                         net (fo=0)                   0.000     0.000    zPushB[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  zPushB_IBUF[1]_inst/O
                         net (fo=1, routed)           4.707     5.664    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/zPushB[1]
    SLICE_X32Y91         LUT5 (Prop_lut5_I4_O)        0.124     5.788 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     5.788    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X32Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.478     2.657    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C

Slack:                    inf
  Source:                 zPushB[4]
                            (input port)
  Destination:            zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.645ns  (logic 1.079ns (19.107%)  route 4.566ns (80.893%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  zPushB[4] (IN)
                         net (fo=0)                   0.000     0.000    zPushB[4]
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  zPushB_IBUF[4]_inst/O
                         net (fo=1, routed)           4.566     5.521    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/zPushB[4]
    SLICE_X32Y91         LUT5 (Prop_lut5_I4_O)        0.124     5.645 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     5.645    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X32Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.478     2.657    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C

Slack:                    inf
  Source:                 zPushB[3]
                            (input port)
  Destination:            zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.434ns  (logic 1.068ns (19.663%)  route 4.365ns (80.337%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  zPushB[3] (IN)
                         net (fo=0)                   0.000     0.000    zPushB[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  zPushB_IBUF[3]_inst/O
                         net (fo=1, routed)           4.365     5.310    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/zPushB[3]
    SLICE_X34Y91         LUT5 (Prop_lut5_I4_O)        0.124     5.434 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     5.434    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X34Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.479     2.658    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C

Slack:                    inf
  Source:                 zSwitch[4]
                            (input port)
  Destination:            zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.345ns  (logic 1.043ns (19.511%)  route 4.302ns (80.489%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                               0.000     0.000 r  zSwitch[4] (IN)
                         net (fo=0)                   0.000     0.000    zSwitch[4]
    H19                  IBUF (Prop_ibuf_I_O)         0.919     0.919 r  zSwitch_IBUF[4]_inst/O
                         net (fo=1, routed)           4.302     5.221    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/zSwitch[4]
    SLICE_X35Y92         LUT5 (Prop_lut5_I4_O)        0.124     5.345 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     5.345    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X35Y92         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.479     2.658    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C

Slack:                    inf
  Source:                 zPushB[2]
                            (input port)
  Destination:            zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.144ns  (logic 1.100ns (21.378%)  route 4.045ns (78.622%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  zPushB[2] (IN)
                         net (fo=0)                   0.000     0.000    zPushB[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  zPushB_IBUF[2]_inst/O
                         net (fo=1, routed)           4.045     5.020    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/zPushB[2]
    SLICE_X32Y91         LUT5 (Prop_lut5_I4_O)        0.124     5.144 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     5.144    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X32Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.478     2.657    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C

Slack:                    inf
  Source:                 zSwitch[3]
                            (input port)
  Destination:            zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.092ns  (logic 1.113ns (21.863%)  route 3.978ns (78.137%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  zSwitch[3] (IN)
                         net (fo=0)                   0.000     0.000    zSwitch[3]
    F21                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  zSwitch_IBUF[3]_inst/O
                         net (fo=1, routed)           3.978     4.968    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/zSwitch[3]
    SLICE_X35Y92         LUT5 (Prop_lut5_I4_O)        0.124     5.092 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     5.092    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X35Y92         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.479     2.658    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C

Slack:                    inf
  Source:                 zSwitch[2]
                            (input port)
  Destination:            zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.005ns  (logic 1.065ns (21.280%)  route 3.940ns (78.720%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  zSwitch[2] (IN)
                         net (fo=0)                   0.000     0.000    zSwitch[2]
    H22                  IBUF (Prop_ibuf_I_O)         0.941     0.941 r  zSwitch_IBUF[2]_inst/O
                         net (fo=1, routed)           3.940     4.881    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/zSwitch[2]
    SLICE_X35Y92         LUT5 (Prop_lut5_I4_O)        0.124     5.005 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     5.005    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X35Y92         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.479     2.658    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C

Slack:                    inf
  Source:                 zSwitch[5]
                            (input port)
  Destination:            zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.000ns  (logic 1.058ns (21.168%)  route 3.941ns (78.832%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  zSwitch[5] (IN)
                         net (fo=0)                   0.000     0.000    zSwitch[5]
    H18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  zSwitch_IBUF[5]_inst/O
                         net (fo=1, routed)           3.941     4.876    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/zSwitch[5]
    SLICE_X32Y92         LUT5 (Prop_lut5_I4_O)        0.124     5.000 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     5.000    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X32Y92         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         1.478     2.657    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y92         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zSwitch[7]
                            (input port)
  Destination:            zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.814ns  (logic 0.230ns (12.675%)  route 1.584ns (87.325%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  zSwitch[7] (IN)
                         net (fo=0)                   0.000     0.000    zSwitch[7]
    M15                  IBUF (Prop_ibuf_I_O)         0.185     0.185 r  zSwitch_IBUF[7]_inst/O
                         net (fo=1, routed)           1.584     1.769    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/zSwitch[7]
    SLICE_X34Y91         LUT5 (Prop_lut5_I4_O)        0.045     1.814 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     1.814    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X34Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.824     1.190    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C

Slack:                    inf
  Source:                 zSwitch[1]
                            (input port)
  Destination:            zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.834ns  (logic 0.228ns (12.449%)  route 1.606ns (87.551%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  zSwitch[1] (IN)
                         net (fo=0)                   0.000     0.000    zSwitch[1]
    G22                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  zSwitch_IBUF[1]_inst/O
                         net (fo=1, routed)           1.606     1.789    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/zSwitch[1]
    SLICE_X34Y91         LUT5 (Prop_lut5_I4_O)        0.045     1.834 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     1.834    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X34Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.824     1.190    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C

Slack:                    inf
  Source:                 zSwitch[0]
                            (input port)
  Destination:            zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.972ns  (logic 0.246ns (12.451%)  route 1.727ns (87.549%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  zSwitch[0] (IN)
                         net (fo=0)                   0.000     0.000    zSwitch[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  zSwitch_IBUF[0]_inst/O
                         net (fo=1, routed)           1.727     1.927    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/zSwitch[0]
    SLICE_X35Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.972 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.972    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X35Y92         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.824     1.190    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C

Slack:                    inf
  Source:                 zSwitch[5]
                            (input port)
  Destination:            zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.975ns  (logic 0.208ns (10.557%)  route 1.766ns (89.443%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  zSwitch[5] (IN)
                         net (fo=0)                   0.000     0.000    zSwitch[5]
    H18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  zSwitch_IBUF[5]_inst/O
                         net (fo=1, routed)           1.766     1.930    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/zSwitch[5]
    SLICE_X32Y92         LUT5 (Prop_lut5_I4_O)        0.045     1.975 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     1.975    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X32Y92         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.824     1.190    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y92         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C

Slack:                    inf
  Source:                 zSwitch[2]
                            (input port)
  Destination:            zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.998ns  (logic 0.215ns (10.766%)  route 1.783ns (89.234%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  zSwitch[2] (IN)
                         net (fo=0)                   0.000     0.000    zSwitch[2]
    H22                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  zSwitch_IBUF[2]_inst/O
                         net (fo=1, routed)           1.783     1.953    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/zSwitch[2]
    SLICE_X35Y92         LUT5 (Prop_lut5_I4_O)        0.045     1.998 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.998    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X35Y92         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.824     1.190    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C

Slack:                    inf
  Source:                 zSwitch[3]
                            (input port)
  Destination:            zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.058ns  (logic 0.263ns (12.768%)  route 1.795ns (87.232%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  zSwitch[3] (IN)
                         net (fo=0)                   0.000     0.000    zSwitch[3]
    F21                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  zSwitch_IBUF[3]_inst/O
                         net (fo=1, routed)           1.795     2.013    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/zSwitch[3]
    SLICE_X35Y92         LUT5 (Prop_lut5_I4_O)        0.045     2.058 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     2.058    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X35Y92         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.824     1.190    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C

Slack:                    inf
  Source:                 zSwitch[4]
                            (input port)
  Destination:            zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.124ns  (logic 0.193ns (9.091%)  route 1.931ns (90.909%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                               0.000     0.000 r  zSwitch[4] (IN)
                         net (fo=0)                   0.000     0.000    zSwitch[4]
    H19                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  zSwitch_IBUF[4]_inst/O
                         net (fo=1, routed)           1.931     2.079    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/zSwitch[4]
    SLICE_X35Y92         LUT5 (Prop_lut5_I4_O)        0.045     2.124 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     2.124    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X35Y92         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.824     1.190    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C

Slack:                    inf
  Source:                 zPushB[2]
                            (input port)
  Destination:            zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.125ns  (logic 0.249ns (11.740%)  route 1.876ns (88.260%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  zPushB[2] (IN)
                         net (fo=0)                   0.000     0.000    zPushB[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  zPushB_IBUF[2]_inst/O
                         net (fo=1, routed)           1.876     2.080    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/zPushB[2]
    SLICE_X32Y91         LUT5 (Prop_lut5_I4_O)        0.045     2.125 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     2.125    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X32Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.824     1.190    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C

Slack:                    inf
  Source:                 zPushB[3]
                            (input port)
  Destination:            zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.227ns  (logic 0.218ns (9.811%)  route 2.008ns (90.189%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  zPushB[3] (IN)
                         net (fo=0)                   0.000     0.000    zPushB[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  zPushB_IBUF[3]_inst/O
                         net (fo=1, routed)           2.008     2.182    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/zPushB[3]
    SLICE_X34Y91         LUT5 (Prop_lut5_I4_O)        0.045     2.227 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     2.227    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X34Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.824     1.190    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C

Slack:                    inf
  Source:                 zPushB[4]
                            (input port)
  Destination:            zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.289ns  (logic 0.228ns (9.983%)  route 2.060ns (90.017%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  zPushB[4] (IN)
                         net (fo=0)                   0.000     0.000    zPushB[4]
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  zPushB_IBUF[4]_inst/O
                         net (fo=1, routed)           2.060     2.244    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/zPushB[4]
    SLICE_X32Y91         LUT5 (Prop_lut5_I4_O)        0.045     2.289 r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     2.289    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X32Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedpi_sys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedpi_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedpi_sys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=665, routed)         0.824     1.190    zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y91         FDRE                                         r  zedpi_sys_i/pictrlip_0/U0/pictrlip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C





