Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date         : Sat Apr 11 13:44:57 2015
| Host         : njord running 64-bit Debian GNU/Linux 8.0 (jessie)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   174 |
| Minimum Number of register sites lost to control set restrictions |   407 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             262 |          101 |
| No           | No                    | Yes                    |             118 |           43 |
| No           | Yes                   | No                     |             248 |           76 |
| Yes          | No                    | No                     |             746 |          177 |
| Yes          | No                    | Yes                    |            1358 |          630 |
| Yes          | Yes                   | No                     |             205 |           71 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                                                               Enable Signal                                                                                                               |                                                                                                                    Set/Reset Signal                                                                                                                   | Slice Load Count | Bel Load Count |
+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/O1                                                                                                                   | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                          | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                          | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                  | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                  | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                         | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                      |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                         | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                      |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                               | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                               | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/O4                                                                                                                             | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                           | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                           | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 |                2 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                           | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                        |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                           | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1              |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                           | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                           | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1              |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                           | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                     |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                          |                                                                                                                                                                                                                                                       |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                           | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                           | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                           | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                      |                2 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O3[0]                                                                                                                                                                   | system_i/axi_btns/U0/bus2ip_reset                                                                                                                                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O3[0]                                                                                                                                                                    | system_i/axi_sws/U0/bus2ip_reset                                                                                                                                                                                                                      |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                           | system_i/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                           | system_i/axi_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                           | system_i/axi_sws/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                          |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13                                                                                                                              | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O1                                                                                                                                           |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O14[0]                                                                                                                           |                                                                                                                                                                                                                                                       |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12                                                                                                                              |                                                                                                                                                                                                                                                       |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12                                                                                                                              | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O3                                                                                                                                           |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/n_0_axi_rdata[23]_i_1                                                                                                                                                                         |                                                                                                                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                           | system_i/axi_btns/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11[0]                                                                                                                           |                                                                                                                                                                                                                                                       |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13                                                                                                                              |                                                                                                                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]              |                                                                                                                                                                                                                                                       |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                           | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                           | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                 |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                           | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                                          | system_i/axi_sws/U0/bus2ip_reset                                                                                                                                                                                                                      |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/m01_regslice/inst/r_pipe/n_0_m_payload_i[31]_i_1__0                                                                                                                                 |                                                                                                                                                                                                                                                       |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/r_pipe/n_0_m_payload_i[31]_i_1__0                                                                                                                                 |                                                                                                                                                                                                                                                       |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                                         | system_i/axi_btns/U0/bus2ip_reset                                                                                                                                                                                                                     |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i       |                                                                                                                                                                                                                                                       |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                             | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i  |                                                                                                                                                                                                                                                       |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]         |                                                                                                                                                                                                                                                       |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_mmu/inst/n_0_gen_write.w_cnt[5]_i_1                                                                                                                                                          | system_i/processing_system7_0_axi_periph/s00_mmu/inst/decerr_slave_inst/O1                                                                                                                                                                            |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw_pipe/O7[0]                                                                                                                                                   | system_i/processing_system7_0_axi_periph/s00_mmu/inst/decerr_slave_inst/O1                                                                                                                                                                            |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_mmu/inst/register_slice_inst/ar_pipe/E[0]                                                                                                                                                    | system_i/processing_system7_0_axi_periph/s00_mmu/inst/decerr_slave_inst/O1                                                                                                                                                                            |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/O7[0]                                                                                                | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/speed_controller_inst/E[0]                                                                                                                                 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                           | system_i/processing_system7_0_axi_periph/s00_mmu/inst/register_slice_inst/ar_pipe/SR[0]                                                                                                                                                               |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/m01_regslice/inst/aw_pipe/n_0_m_payload_i[8]_i_1                                                                                                                                    |                                                                                                                                                                                                                                                       |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/aw_pipe/n_0_m_payload_i[8]_i_1                                                                                                                                    |                                                                                                                                                                                                                                                       |                1 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_bus2ip_addr_i[8]_i_1                                                                                                                                                           | system_i/axi_sws/U0/bus2ip_reset                                                                                                                                                                                                                      |                3 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_bus2ip_addr_i[8]_i_1                                                                                                                                                          | system_i/axi_btns/U0/bus2ip_reset                                                                                                                                                                                                                     |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/m01_regslice/inst/ar_pipe/n_0_m_payload_i[8]_i_1__0                                                                                                                                 |                                                                                                                                                                                                                                                       |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                           | system_i/processing_system7_0_axi_periph/s00_mmu/inst/decerr_slave_inst/O1                                                                                                                                                                            |                3 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/ar_pipe/n_0_m_payload_i[8]_i_1__0                                                                                                                                 |                                                                                                                                                                                                                                                       |                1 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                   | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                           |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/sel                                                                                                                                                                                     | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/n_0_speed_in[7]_i_1                                                                                                                                                                           |                                                                                                                                                                                                                                                       |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]              |                                                                                                                                                                                                                                                       |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/m01_regslice/inst/w_pipe/n_0_m_payload_i[31]_i_1                                                                                                                                    |                                                                                                                                                                                                                                                       |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/n_0_gen_axi.read_cnt[7]_i_1                                                                                                                 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                      |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                           | system_i/axi_mem_intercon/xbar/inst/gen_master_slots[1].reg_slice_mi/reset                                                                                                                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/w_pipe/n_0_m_payload_i[31]_i_1                                                                                                                                    |                                                                                                                                                                                                                                                       |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         |                                                                                                                                                                                                                                                       |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                           | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                                                                                                                      |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]             | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                      |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]        | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                 |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]              | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                     |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0] | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                           | system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/r_pipe/SR[0]                                                                                                                                                                  |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                           | system_i/processing_system7_0_axi_periph/m01_couplers/m01_regslice/inst/r_pipe/SR[0]                                                                                                                                                                  |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                           | system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/r_pipe/SR[0]                                                                                                                                                                  |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                        |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                           | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                   |                5 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                      |                4 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O16                                                                                                                              |                                                                                                                                                                                                                                                       |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O14                                                                                                                              |                                                                                                                                                                                                                                                       |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                             |                                                                                                                                                                                                                                                       |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O12[0]                                                                                                                           |                                                                                                                                                                                                                                                       |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                             |                                                                                                                                                                                                                                                       |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O13[0]                                                                                                                           |                                                                                                                                                                                                                                                       |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/speed_controller_inst/I7[0]                                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |                3 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/speed_controller_inst/I6[0]                                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |                2 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                       |                                                                                                                                                                                                                                                       |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/ar_pipe/n_0_m_payload_i[31]_i_1__1                                                                                                                                |                                                                                                                                                                                                                                                       |                4 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/O2                                                                                                                                              |                                                                                                                                                                                                                                                       |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                          |                                                                                                                                                                                                                                                       |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                  | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |                5 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                  | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |                6 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/aw_pipe/n_0_m_payload_i[31]_i_1                                                                                                                                   |                                                                                                                                                                                                                                                       |                7 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                             | system_i/axi_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                            |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                            | system_i/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                           |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O2                                                                                                                               |                                                                                                                                                                                                                                                       |                4 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/n_0_axi_rdata[23]_i_1                                                                                                                                                                         | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |                7 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/speed_controller_inst/n_0_round_time_ctr[0]_i_1                                                                                                            | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |                6 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/speed_controller_inst/p_1_in                                                                                                                               | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |                4 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[10][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               13 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[13][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               10 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[14][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               11 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[12][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               10 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[11][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               12 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[19][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               14 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[15][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               10 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[16][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               12 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[17][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               12 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[18][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               13 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/r_pipe/n_0_m_payload_i[31]_i_1__2                                                                                                                                 |                                                                                                                                                                                                                                                       |                9 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[0][0][7]_i_1                                                                                                                 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               12 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/w_pipe/n_0_m_payload_i[31]_i_1__0                                                                                                                                 |                                                                                                                                                                                                                                                       |                4 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[9][0][7]_i_1                                                                                                                 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               10 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[8][0][7]_i_1                                                                                                                 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               13 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[7][0][7]_i_1                                                                                                                 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               12 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[6][0][7]_i_1                                                                                                                 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               11 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[5][0][7]_i_1                                                                                                                 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               11 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[4][0][7]_i_1                                                                                                                 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               12 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/strip0/pixel_reg[2]0                                                                                                                                       |                                                                                                                                                                                                                                                       |                5 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/n_0_d_in_ps[23]_i_1                                                                                                                                                                           |                                                                                                                                                                                                                                                       |                7 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[1][0][7]_i_1                                                                                                                 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               15 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[48][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |                6 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[47][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               15 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[46][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               12 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[45][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               13 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[44][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               12 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[43][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               12 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[42][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               12 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[41][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               11 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[40][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               12 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[3][0][7]_i_1                                                                                                                 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               13 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[39][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               14 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[38][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               12 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[37][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               10 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[36][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               14 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[35][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               14 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[34][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               10 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[20][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               12 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[21][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               13 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[22][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               13 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[23][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               12 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[24][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               12 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[25][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               12 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[26][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               11 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[27][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               11 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[28][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               12 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[29][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               11 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[2][0][7]_i_1                                                                                                                 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               10 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[30][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               10 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[31][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               11 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[32][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               13 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/n_0_strip0[33][0][7]_i_1                                                                                                                | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               14 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                       |                6 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                         |                                                                                                                                                                                                                                                       |                7 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                  | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                   |               12 |             30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                           | system_i/axi_btns/U0/bus2ip_reset                                                                                                                                                                                                                     |                9 |             31 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                           | system_i/axi_sws/U0/bus2ip_reset                                                                                                                                                                                                                      |                9 |             31 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw_pipe/n_0_m_payload_i[31]_i_1                                                                                                                                 |                                                                                                                                                                                                                                                       |               12 |             31 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_mmu/inst/register_slice_inst/ar_pipe/n_0_m_payload_i[31]_i_1__0                                                                                                                              |                                                                                                                                                                                                                                                       |               10 |             31 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/globe_inst/display_controller_inst/column_reader_inst/send                                                                                                                                    | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               10 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                          |                                                                                                                                                                                                                                                       |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                       |               15 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                          |                                                                                                                                                                                                                                                       |                8 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/O2                                                                                                                                              |                                                                                                                                                                                                                                                       |                9 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O17[0]                                                                                                                           |                                                                                                                                                                                                                                                       |                8 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/O2                                                                                                                                             |                                                                                                                                                                                                                                                       |               13 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/O2                                                                                                                                             |                                                                                                                                                                                                                                                       |               10 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O15[0]                                                                                                                           |                                                                                                                                                                                                                                                       |               10 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                           | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                 |               23 |             73 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                           | system_i/globe_0/U0/globe_v2_0_S00_AXI_inst/pwm_0/rst                                                                                                                                                                                                 |               32 |             99 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                       |               86 |            222 |
+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


