0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1656940630,verilog,,,,blk_mem_gen_0,,,,,,,,
C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.gen/sources_1/ip/div_gen_0/sim/div_gen_0.vhd,1656940631,vhdl,,,,div_gen_0,,,,,,,,
C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd,1657117342,vhdl,,,,top_pivot_tb,,,,,,,,
C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd,1657113111,vhdl,,,,divider_32,,,,,,,,
C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/dsp.vhd,1657554732,vhdl,,,,dsp,,,,,,,,
C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/ip_pivot.vhd,1657910704,vhdl,,,,ip_pivot,,,,,,,,
C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/top_pivot.vhd,1658079219,vhdl,,,,top_pivot,,,,,,,,
