// Seed: 1347175800
module module_0 (
    output tri id_0,
    input wand id_1,
    output wire id_2,
    output supply0 id_3
);
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd26,
    parameter id_13 = 32'd69,
    parameter id_14 = 32'd77,
    parameter id_3  = 32'd40,
    parameter id_8  = 32'd15
) (
    output supply0 id_0,
    input wire id_1,
    input wand id_2,
    input wire _id_3[1  ?  id_11 : id_14 : -1]
    , id_16,
    input uwire id_4,
    input uwire id_5[id_13  /  1 : id_8],
    output tri1 id_6,
    output supply0 id_7,
    input tri _id_8,
    output tri1 id_9,
    input supply0 id_10,
    input tri _id_11,
    input uwire id_12[1  ?  id_13  .  id_11 : 1 : id_11],
    input supply0 _id_13,
    input tri _id_14
);
  logic id_17 = {id_5, id_14, -1'd0 - id_17 && id_17};
  parameter id_18 = 1;
  assign id_7 = id_17;
  wire [1 : id_3] id_19;
  wire id_20, id_21;
  bit id_22 = id_22, id_23 = -1'b0;
  wire  id_24;
  logic id_25;
  ;
  always id_23 = 1;
  wire id_26;
  ;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_6,
      id_7
  );
  always $unsigned(77);
  ;
endmodule
