<html>
<head>
<meta charset="UTF-8">
<title>Translating-verilog-to-svex</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=SV____TRANSLATING-VERILOG-TO-SVEX">Click for Translating-verilog-to-svex in the Full Manual</a></h3>

<p>How to parse Verilog files and translate them into an svex design</p> 
<p>The first step in analyzing a design is to read it in.</p> 
 
<p>The basic function to read and parse a Verilog design is <a href="VL____VL-LOAD.html">vl::vl-load</a>. 
The following form shows how to read our ALU design from the file 
"alu.v".</p> 
 
<pre class="code">(<a href="ACL2____DEFCONSTS.html">defconsts</a>
 (*alu-vl-design* state)
 (<a href="ACL2____B_A2.html">b*</a>
    (((<a href="ACL2____MV.html">mv</a> loadresult state)
      (<a href="VL____VL-LOAD.html">vl::vl-load</a> (<a href="VL____MAKE-VL-LOADCONFIG.html">vl::make-vl-loadconfig</a> :start-files '("alu16.v")
                                           :search-path '("lib")))))
    (<a href="ACL2____MV.html">mv</a> (<a href="VL____VL-LOADRESULT-_E3DESIGN.html">vl::vl-loadresult-&gt;design</a> loadresult)
        state)))</pre> 
 
<p>To specify what file(s) to load, we build a <a href="VL____VL-LOADCONFIG.html">vl::vl-loadconfig</a> object. 
Here we have provided a starting file to read as well as a search path, from 
which we need to load the <span class="v">flop</span> module.  <a href="VL____VL-LOAD.html">Vl::vl-load</a> produces a <a href="VL____VL-LOADRESULT.html">vl::vl-loadresult</a> structure, one field of which is the representation of the 
design, which is the part we're interested in.</p> 
 
<p>Before we go on and translate this into an svex design, we might want to see 
whether there were any errors in parsing:</p> 
 
<pre class="code">(cw-unformatted (<a href="VL____VL-REPORTCARD-TO-STRING.html">vl::vl-reportcard-to-string</a>
                     (<a href="VL____VL-DESIGN-REPORTCARD.html">vl::vl-design-reportcard</a> *alu-vl-design*)))</pre> 
 
<p>This prints the design's "reportcard", the list of warnings about each 
module.  At this point, because our ALU module is well-formed and VL has no 
trouble parsing it, this doesn't print anything.</p> 
 
<p>The <span class="v">*alu-vl-design*</span> is basically a Verilog parse tree; we want to translate 
this into an svex module hierarchy.  We can do this using <a href="VL____VL-DESIGN-_E3SV-DESIGN.html">vl::vl-design-&gt;sv-design</a>:</p> 
 
<pre class="code">(<a href="ACL2____DEFCONSTS.html">defconsts</a>
     (*alu-svex-design* *alu-simplified-good*
                        *alu-simplified-bad*)
     (<a href="ACL2____B_A2.html">b*</a> (((<a href="ACL2____MV.html">mv</a> errmsg svex-design good bad)
           (<a href="VL____VL-DESIGN-_E3SV-DESIGN.html">vl::vl-design-&gt;sv-design</a> "alu16" *alu-vl-design*
                                     (<a href="VL____MAKE-VL-SIMPCONFIG.html">vl::make-vl-simpconfig</a>))))
         (<a href="COMMON-LISP____AND.html">and</a> errmsg (<a href="ACL2____RAISE.html">raise</a> "~@0~%" errmsg))
         (<a href="ACL2____MV.html">mv</a> svex-design good bad)))</pre> 
 
<p>This runs a series of Verilog to Verilog transforms on the parse tree to 
simplify it, and finally transforms the simplified hierarchy into an svex 
design.  It returns the resulting svex design, an object of type <a href="SV____DESIGN.html">design</a>, as well as two additional Verilog designs: the portion of the 
original design that survived the simplification process, and the portion that 
failed for one reason or another.  You can view pretty-printed versions of 
these:</p> 
 
<pre class="code">(cw-unformatted
 (<a href="VL____VL-PPS-MODULELIST.html">vl::vl-pps-modulelist</a> (<a href="VL____VL-DESIGN-_E3MODS.html">vl::vl-design-&gt;mods</a> *alu-simplified-bad*)))</pre> 
 
<p>doesn't print anything because our module was OK, whereas</p> 
 
<pre class="code">(cw-unformatted (<a href="VL____VL-PPS-MODULELIST.html">vl::vl-pps-modulelist</a>
                     (<a href="VL____VL-DESIGN-_E3MODS.html">vl::vl-design-&gt;mods</a> *alu-simplified-good*)))</pre> 
 
<p>prints out a module similar to the original alu16 module.  You can also 
print its warnings:</p> 
 
<pre class="code">(cw-unformatted
     (<a href="VL____VL-REPORTCARD-TO-STRING.html">vl::vl-reportcard-to-string</a>
          (<a href="VL____VL-DESIGN-REPORTCARD.html">vl::vl-design-reportcard</a> *alu-simplified-good*)))</pre> 
 
<p>The svex design <span class="v">*alu-svex-design*</span> is an object of type <a href="SV____DESIGN.html">design</a>, and this is a small enough design that you can print it in 
full:</p> 
 
<pre class="code">(<a href="ACL2____WITHOUT-EVISC.html">without-evisc</a> *alu-svex-design*)</pre> 
 
<p>To continue the ALU example, next see <a href="SV____STVS-AND-TESTING.html">stvs-and-testing</a>.</p>
</body>
</html>
