#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Feb 15 17:13:02 2024
# Process ID: 17092
# Current directory: C:/Users/liams/Documents/GitHub/ECE3829-Lab3/ECE3829-Lab3.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: C:/Users/liams/Documents/GitHub/ECE3829-Lab3/ECE3829-Lab3.runs/synth_1/Top.vds
# Journal file: C:/Users/liams/Documents/GitHub/ECE3829-Lab3/ECE3829-Lab3.runs/synth_1\vivado.jou
# Running On: SNOW-XPS, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 34014 MB
#-----------------------------------------------------------
source Top.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 484.320 ; gain = 178.688
Command: read_checkpoint -auto_incremental -incremental C:/Users/liams/Documents/GitHub/ECE3829-Lab3/ECE3829-Lab3.srcs/utils_1/imports/synth_1/Top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/liams/Documents/GitHub/ECE3829-Lab3/ECE3829-Lab3.srcs/utils_1/imports/synth_1/Top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21704
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1331.586 ; gain = 440.965
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/liams/Documents/GitHub/ECE3829-Lab3/ECE3829-Lab3.srcs/sources_1/new/Top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/liams/Documents/GitHub/ECE3829-Lab3/ECE3829-Lab3.runs/synth_1/.Xil/Vivado-17092-SNOW-XPS/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/liams/Documents/GitHub/ECE3829-Lab3/ECE3829-Lab3.runs/synth_1/.Xil/Vivado-17092-SNOW-XPS/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'LightSensor' [C:/Users/liams/Documents/GitHub/ECE3829-Lab3/ECE3829-Lab3.srcs/sources_1/new/LightSensor.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'LightSensor' (0#1) [C:/Users/liams/Documents/GitHub/ECE3829-Lab3/ECE3829-Lab3.srcs/sources_1/new/LightSensor.sv:4]
INFO: [Synth 8-6157] synthesizing module 'SevenSegmentDisplay' [C:/Users/liams/Documents/GitHub/ECE3829-Lab3/ECE3829-Lab3.srcs/sources_1/new/SevenSegmentDisplay.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/liams/Documents/GitHub/ECE3829-Lab3/ECE3829-Lab3.srcs/sources_1/new/SevenSegmentDisplay.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegmentDisplay' (0#1) [C:/Users/liams/Documents/GitHub/ECE3829-Lab3/ECE3829-Lab3.srcs/sources_1/new/SevenSegmentDisplay.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Top' (0#1) [C:/Users/liams/Documents/GitHub/ECE3829-Lab3/ECE3829-Lab3.srcs/sources_1/new/Top.sv:3]
WARNING: [Synth 8-6014] Unused sequential element sample_trig_counter_reg was removed.  [C:/Users/liams/Documents/GitHub/ECE3829-Lab3/ECE3829-Lab3.srcs/sources_1/new/LightSensor.sv:28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1440.297 ; gain = 549.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1440.297 ; gain = 549.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1440.297 ; gain = 549.676
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1440.297 ; gain = 0.000
