
*** Running vivado
    with args -log mb_preset_state_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_preset_state_0_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source mb_preset_state_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_preset_state_0_0
Command: synth_design -top mb_preset_state_0_0 -part xc7a200tfbg676-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9756
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1878.977 ; gain = 408.883
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_preset_state_0_0' [c:/Users/guanxian/Desktop/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_state_0_0/synth/mb_preset_state_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'state' [C:/Users/guanxian/Desktop/xilinx-ac701-2022.2/xilinx-ac701-2022.2.srcs/sources_1/new/state.v:2]
INFO: [Synth 8-6155] done synthesizing module 'state' (0#1) [C:/Users/guanxian/Desktop/xilinx-ac701-2022.2/xilinx-ac701-2022.2.srcs/sources_1/new/state.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mb_preset_state_0_0' (0#1) [c:/Users/guanxian/Desktop/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_state_0_0/synth/mb_preset_state_0_0.v:53]
WARNING: [Synth 8-7137] Register vhdr_reg in module state has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/guanxian/Desktop/xilinx-ac701-2022.2/xilinx-ac701-2022.2.srcs/sources_1/new/state.v:48]
WARNING: [Synth 8-7137] Register tlength_reg in module state has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/guanxian/Desktop/xilinx-ac701-2022.2/xilinx-ac701-2022.2.srcs/sources_1/new/state.v:49]
WARNING: [Synth 8-7137] Register id_reg in module state has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/guanxian/Desktop/xilinx-ac701-2022.2/xilinx-ac701-2022.2.srcs/sources_1/new/state.v:50]
WARNING: [Synth 8-7137] Register offset_reg in module state has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/guanxian/Desktop/xilinx-ac701-2022.2/xilinx-ac701-2022.2.srcs/sources_1/new/state.v:51]
WARNING: [Synth 8-7137] Register ttl_reg in module state has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/guanxian/Desktop/xilinx-ac701-2022.2/xilinx-ac701-2022.2.srcs/sources_1/new/state.v:52]
WARNING: [Synth 8-7137] Register protocol_reg in module state has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/guanxian/Desktop/xilinx-ac701-2022.2/xilinx-ac701-2022.2.srcs/sources_1/new/state.v:53]
WARNING: [Synth 8-7137] Register headerchecksum_reg in module state has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/guanxian/Desktop/xilinx-ac701-2022.2/xilinx-ac701-2022.2.srcs/sources_1/new/state.v:54]
WARNING: [Synth 8-7137] Register sourceip_reg in module state has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/guanxian/Desktop/xilinx-ac701-2022.2/xilinx-ac701-2022.2.srcs/sources_1/new/state.v:55]
WARNING: [Synth 8-7137] Register desip_reg in module state has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/guanxian/Desktop/xilinx-ac701-2022.2/xilinx-ac701-2022.2.srcs/sources_1/new/state.v:56]
WARNING: [Synth 8-7137] Register sourceport_reg in module state has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/guanxian/Desktop/xilinx-ac701-2022.2/xilinx-ac701-2022.2.srcs/sources_1/new/state.v:57]
WARNING: [Synth 8-7137] Register desport_reg in module state has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/guanxian/Desktop/xilinx-ac701-2022.2/xilinx-ac701-2022.2.srcs/sources_1/new/state.v:58]
WARNING: [Synth 8-7137] Register UDP_length_reg in module state has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/guanxian/Desktop/xilinx-ac701-2022.2/xilinx-ac701-2022.2.srcs/sources_1/new/state.v:59]
WARNING: [Synth 8-7137] Register UDP_checksum_reg in module state has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/guanxian/Desktop/xilinx-ac701-2022.2/xilinx-ac701-2022.2.srcs/sources_1/new/state.v:60]
WARNING: [Synth 8-7137] Register TCP_seq_reg in module state has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/guanxian/Desktop/xilinx-ac701-2022.2/xilinx-ac701-2022.2.srcs/sources_1/new/state.v:61]
WARNING: [Synth 8-7137] Register TCP_ack_reg in module state has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/guanxian/Desktop/xilinx-ac701-2022.2/xilinx-ac701-2022.2.srcs/sources_1/new/state.v:62]
WARNING: [Synth 8-7137] Register flags_reg in module state has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/guanxian/Desktop/xilinx-ac701-2022.2/xilinx-ac701-2022.2.srcs/sources_1/new/state.v:63]
WARNING: [Synth 8-7137] Register window_reg in module state has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/guanxian/Desktop/xilinx-ac701-2022.2/xilinx-ac701-2022.2.srcs/sources_1/new/state.v:64]
WARNING: [Synth 8-7137] Register TCP_checksum_reg in module state has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/guanxian/Desktop/xilinx-ac701-2022.2/xilinx-ac701-2022.2.srcs/sources_1/new/state.v:65]
WARNING: [Synth 8-7137] Register pointer_reg in module state has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/guanxian/Desktop/xilinx-ac701-2022.2/xilinx-ac701-2022.2.srcs/sources_1/new/state.v:66]
WARNING: [Synth 8-7137] Register data_reg in module state has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/guanxian/Desktop/xilinx-ac701-2022.2/xilinx-ac701-2022.2.srcs/sources_1/new/state.v:67]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1980.086 ; gain = 509.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1980.086 ; gain = 509.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1980.086 ; gain = 509.992
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1980.086 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2061.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2061.824 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2061.824 ; gain = 591.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2061.824 ; gain = 591.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2061.824 ; gain = 591.730
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'nxt_state_reg' in module 'state'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                            00000 |                            00000
                 iSTATE3 |                            00001 |                            00010
                 iSTATE5 |                            00010 |                            00001
                iSTATE14 |                            00011 |                            00100
                 iSTATE2 |                            00100 |                            00011
                iSTATE13 |                            00101 |                            00101
                iSTATE10 |                            00110 |                            00110
                 iSTATE9 |                            00111 |                            00111
                iSTATE12 |                            01000 |                            01000
                iSTATE11 |                            01001 |                            01001
                 iSTATE8 |                            01010 |                            01010
                 iSTATE6 |                            01011 |                            01011
                 iSTATE0 |                            01100 |                            01101
                  iSTATE |                            01101 |                            01110
                iSTATE15 |                            01110 |                            01111
                 iSTATE4 |                            01111 |                            10000
                 iSTATE1 |                            10000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'nxt_state_reg' using encoding 'sequential' in module 'state'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2061.824 ; gain = 591.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 13    
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	  17 Input   32 Bit        Muxes := 10    
	   2 Input   16 Bit        Muxes := 1     
	  17 Input   16 Bit        Muxes := 13    
	  17 Input    8 Bit        Muxes := 2     
	  17 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 18    
	   2 Input    1 Bit        Muxes := 1     
	  17 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2061.824 ; gain = 591.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2061.824 ; gain = 591.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2061.824 ; gain = 591.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2061.824 ; gain = 591.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2061.824 ; gain = 591.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2061.824 ; gain = 591.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2061.824 ; gain = 591.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2061.824 ; gain = 591.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2061.824 ; gain = 591.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2061.824 ; gain = 591.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    30|
|2     |LUT1   |     1|
|3     |LUT2   |    11|
|4     |LUT3   |    25|
|5     |LUT4   |    56|
|6     |LUT5   |    17|
|7     |LUT6   |   178|
|8     |FDCE   |    39|
|9     |FDRE   |   369|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2061.824 ; gain = 591.730
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2061.824 ; gain = 509.992
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2061.824 ; gain = 591.730
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2061.824 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2061.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7e50cc97
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 2061.824 ; gain = 1022.887
INFO: [Common 17-1381] The checkpoint 'C:/Users/guanxian/Desktop/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/mb_preset_state_0_0_synth_1/mb_preset_state_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP mb_preset_state_0_0, cache-ID = 13ee3f36191b3738
INFO: [Common 17-1381] The checkpoint 'C:/Users/guanxian/Desktop/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/mb_preset_state_0_0_synth_1/mb_preset_state_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_preset_state_0_0_utilization_synth.rpt -pb mb_preset_state_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar  7 11:36:49 2023...
