IP Upgrade report for soc_system
Fri May 26 00:25:44 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. Failed Upgrade IP Components
  5. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------+
; IP Upgrade Summary                                                         ;
+------------------------------+---------------------------------------------+
; IP Components Upgrade Status ; Passed - Fri May 26 00:25:44 2017           ;
; Quartus Prime Version        ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                ; soc_system                                  ;
; Top-level Entity Name        ; ghrd                                        ;
; Family                       ; Cyclone V                                   ;
+------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                                   ;
+-------------+------------------------------+---------+----------------------------------+--------------------------------+----------------------------------+---------+
; Entity Name ; Component Name               ; Version ; Original Source File             ; Generation File Path           ; New Source File                  ; Message ;
+-------------+------------------------------+---------+----------------------------------+--------------------------------+----------------------------------+---------+
; hps_reset   ; In-System Sources and Probes ; 16.1    ; ip/altsource_probe/hps_reset.qip ; ip/altsource_probe/hps_reset.v ; ip/altsource_probe/hps_reset.qip ;         ;
+-------------+------------------------------+---------+----------------------------------+--------------------------------+----------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Failed Upgrade IP Components                                                                                                                                        ;
+-------------+----------------+---------+-------------------------------------+----------------------+-----------------+---------------------------------------------+
; Entity Name ; Component Name ; Version ; Original Source File                ; Generation File Path ; New Source File ; Message                                     ;
+-------------+----------------+---------+-------------------------------------+----------------------+-----------------+---------------------------------------------+
; soc_system  ; Qsys           ; 16.1    ; soc_system/synthesis/soc_system.qip ; soc_system.qsys      ;                 ; Error upgrading Qsys file "soc_system.qsys" ;
+-------------+----------------+---------+-------------------------------------+----------------------+-----------------+---------------------------------------------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "soc_system.qsys" to "soc_system.BAK.qsys"
Info (11902): Backing up file "soc_system/synthesis/soc_system.v" to "soc_system.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "soc_system.qsys"
Info: 2017.05.26.00:23:47 Info: Starting to upgrade the IP cores in the Qsys system
Info: 2017.05.26.00:23:47 Info: Finished upgrading the ip cores
Info: 2017.05.26.00:24:01 Info: Saving generation log to /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system
Info: 2017.05.26.00:24:01 Info: Starting: Create simulation model
Info: 2017.05.26.00:24:01 Info: Loading fpga-rtl
Info: 2017.05.26.00:24:01 Info: Reading input file
Info: 2017.05.26.00:24:01 Info: Adding MYOControl_0 [MYOControl 1.0]
Info: 2017.05.26.00:24:01 Info: Parameterizing module MYOControl_0
Info: 2017.05.26.00:24:01 Info: Adding MYOControl_1 [MYOControl 1.0]
Info: 2017.05.26.00:24:01 Info: Parameterizing module MYOControl_1
Info: 2017.05.26.00:24:01 Info: Adding adc_0 [altera_up_avalon_adc 17.0]
Info: 2017.05.26.00:24:01 Info: Parameterizing module adc_0
Info: 2017.05.26.00:24:01 Info: Adding clk_0 [clock_source 17.0]
Info: 2017.05.26.00:24:01 Info: Parameterizing module clk_0
Info: 2017.05.26.00:24:01 Info: Adding fpga_only_master [altera_jtag_avalon_master 17.0]
Info: 2017.05.26.00:24:01 Info: Parameterizing module fpga_only_master
Info: 2017.05.26.00:24:01 Info: Adding hps_0 [altera_hps 17.0]
Info: 2017.05.26.00:24:01 Info: Parameterizing module hps_0
Info: 2017.05.26.00:24:01 Info: Adding hps_only_master [altera_jtag_avalon_master 17.0]
Info: 2017.05.26.00:24:01 Info: Parameterizing module hps_only_master
Info: 2017.05.26.00:24:01 Info: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Info: 2017.05.26.00:24:01 Info: Parameterizing module intr_capturer_0
Info: 2017.05.26.00:24:01 Info: Adding jtag_uart [altera_avalon_jtag_uart 17.0]
Info: 2017.05.26.00:24:01 Info: Parameterizing module jtag_uart
Info: 2017.05.26.00:24:01 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.0]
Info: 2017.05.26.00:24:01 Info: Parameterizing module onchip_memory2_0
Info: 2017.05.26.00:24:01 Info: Adding pio_led [altera_avalon_pio 17.0]
Info: 2017.05.26.00:24:01 Info: Parameterizing module pio_led
Info: 2017.05.26.00:24:01 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 17.0]
Info: 2017.05.26.00:24:01 Info: Parameterizing module sysid_qsys
Info: 2017.05.26.00:24:01 Info: Building connections
Info: 2017.05.26.00:24:01 Info: Parameterizing connections
Info: 2017.05.26.00:24:01 Info: Validating
Info: 2017.05.26.00:24:07 Info: Done reading input file
Info: 2017.05.26.00:24:08 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: 2017.05.26.00:24:08 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2017.05.26.00:24:08 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2017.05.26.00:24:08 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2017.05.26.00:24:08 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2017.05.26.00:24:08 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: 2017.05.26.00:24:10 Info: soc_system: Generating soc_system "soc_system" for SIM_VERILOG
Info: 2017.05.26.00:24:13 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Warning: 2017.05.26.00:24:14 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: 2017.05.26.00:24:14 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: 2017.05.26.00:24:14 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: 2017.05.26.00:24:14 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Error: 2017.05.26.00:24:17 Error: MYOControl_0: MYOControl does not support generation for Verilog Simulation. Generation is available for: Quartus Synthesis.
Error: 2017.05.26.00:24:17 Error: Generation stopped, 17 or more modules remaining
Info: 2017.05.26.00:24:17 Info: soc_system: Done "soc_system" with 15 modules, 1 files
Error: 2017.05.26.00:24:17 Error: qsys-generate failed with exit code 1: 2 Errors, 6 Warnings
Info: 2017.05.26.00:24:17 Info: Finished: Create simulation model
Info: 2017.05.26.00:24:17 Info: Starting: Create Modelsim Project.
Info: 2017.05.26.00:24:17 Info: sim-script-gen --spd=/home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/soc_system.spd --output-directory=/home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/simulation
Info: 2017.05.26.00:24:17 Info: Doing: ip-make-simscript --spd=/home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/soc_system.spd --output-directory=/home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/simulation
Info: 2017.05.26.00:24:17 Info: Generating the following file(s) for MODELSIM simulator in /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/simulation
Info: 2017.05.26.00:24:17 Info:     mentor
Info: 2017.05.26.00:24:17 Info: Generating the following file(s) for VCS simulator in /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/simulation
Info: 2017.05.26.00:24:17 Info:     synopsys/vcs
Info: 2017.05.26.00:24:17 Info: Generating the following file(s) for VCSMX simulator in /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/simulation
Info: 2017.05.26.00:24:17 Info:     synopsys/vcsmx
Info: 2017.05.26.00:24:17 Info:     synopsys/vcsmx
Info: 2017.05.26.00:24:17 Info: Generating the following file(s) for NCSIM simulator in /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/simulation
Info: 2017.05.26.00:24:17 Info:     cadence
Info: 2017.05.26.00:24:17 Info:     cadence
Info: 2017.05.26.00:24:17 Info:     cadence
Info: 2017.05.26.00:24:17 Info: Generating the following file(s) for RIVIERA simulator in /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/simulation
Info: 2017.05.26.00:24:17 Info:     aldec
Info: 2017.05.26.00:24:17 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/simulation
Info: 2017.05.26.00:24:17 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2017.05.26.00:24:17 Info: Finished: Create Modelsim Project.
Info: 2017.05.26.00:24:17 Info: Starting: Create block symbol file (.bsf)
Info: 2017.05.26.00:24:17 Info: Loading fpga-rtl
Info: 2017.05.26.00:24:17 Info: Reading input file
Info: 2017.05.26.00:24:17 Info: Adding MYOControl_0 [MYOControl 1.0]
Info: 2017.05.26.00:24:17 Info: Parameterizing module MYOControl_0
Info: 2017.05.26.00:24:17 Info: Adding MYOControl_1 [MYOControl 1.0]
Info: 2017.05.26.00:24:17 Info: Parameterizing module MYOControl_1
Info: 2017.05.26.00:24:17 Info: Adding adc_0 [altera_up_avalon_adc 17.0]
Info: 2017.05.26.00:24:17 Info: Parameterizing module adc_0
Info: 2017.05.26.00:24:17 Info: Adding clk_0 [clock_source 17.0]
Info: 2017.05.26.00:24:17 Info: Parameterizing module clk_0
Info: 2017.05.26.00:24:17 Info: Adding fpga_only_master [altera_jtag_avalon_master 17.0]
Info: 2017.05.26.00:24:17 Info: Parameterizing module fpga_only_master
Info: 2017.05.26.00:24:17 Info: Adding hps_0 [altera_hps 17.0]
Info: 2017.05.26.00:24:17 Info: Parameterizing module hps_0
Info: 2017.05.26.00:24:17 Info: Adding hps_only_master [altera_jtag_avalon_master 17.0]
Info: 2017.05.26.00:24:17 Info: Parameterizing module hps_only_master
Info: 2017.05.26.00:24:17 Info: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Info: 2017.05.26.00:24:17 Info: Parameterizing module intr_capturer_0
Info: 2017.05.26.00:24:17 Info: Adding jtag_uart [altera_avalon_jtag_uart 17.0]
Info: 2017.05.26.00:24:17 Info: Parameterizing module jtag_uart
Info: 2017.05.26.00:24:17 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.0]
Info: 2017.05.26.00:24:17 Info: Parameterizing module onchip_memory2_0
Info: 2017.05.26.00:24:17 Info: Adding pio_led [altera_avalon_pio 17.0]
Info: 2017.05.26.00:24:17 Info: Parameterizing module pio_led
Info: 2017.05.26.00:24:17 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 17.0]
Info: 2017.05.26.00:24:17 Info: Parameterizing module sysid_qsys
Info: 2017.05.26.00:24:17 Info: Building connections
Info: 2017.05.26.00:24:17 Info: Parameterizing connections
Info: 2017.05.26.00:24:17 Info: Validating
Info: 2017.05.26.00:24:22 Info: Done reading input file
Info: 2017.05.26.00:24:24 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: 2017.05.26.00:24:24 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2017.05.26.00:24:24 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2017.05.26.00:24:24 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2017.05.26.00:24:24 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2017.05.26.00:24:24 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: 2017.05.26.00:24:24 Info: qsys-generate succeeded.
Info: 2017.05.26.00:24:24 Info: Finished: Create block symbol file (.bsf)
Info: 2017.05.26.00:24:24 Info:
Info: 2017.05.26.00:24:24 Info: Starting: Create HDL design files for synthesis
Info: 2017.05.26.00:24:24 Info: Loading fpga-rtl
Info: 2017.05.26.00:24:24 Info: Reading input file
Info: 2017.05.26.00:24:24 Info: Adding MYOControl_0 [MYOControl 1.0]
Info: 2017.05.26.00:24:24 Info: Parameterizing module MYOControl_0
Info: 2017.05.26.00:24:24 Info: Adding MYOControl_1 [MYOControl 1.0]
Info: 2017.05.26.00:24:24 Info: Parameterizing module MYOControl_1
Info: 2017.05.26.00:24:24 Info: Adding adc_0 [altera_up_avalon_adc 17.0]
Info: 2017.05.26.00:24:24 Info: Parameterizing module adc_0
Info: 2017.05.26.00:24:24 Info: Adding clk_0 [clock_source 17.0]
Info: 2017.05.26.00:24:24 Info: Parameterizing module clk_0
Info: 2017.05.26.00:24:24 Info: Adding fpga_only_master [altera_jtag_avalon_master 17.0]
Info: 2017.05.26.00:24:24 Info: Parameterizing module fpga_only_master
Info: 2017.05.26.00:24:24 Info: Adding hps_0 [altera_hps 17.0]
Info: 2017.05.26.00:24:24 Info: Parameterizing module hps_0
Info: 2017.05.26.00:24:24 Info: Adding hps_only_master [altera_jtag_avalon_master 17.0]
Info: 2017.05.26.00:24:24 Info: Parameterizing module hps_only_master
Info: 2017.05.26.00:24:24 Info: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Info: 2017.05.26.00:24:24 Info: Parameterizing module intr_capturer_0
Info: 2017.05.26.00:24:24 Info: Adding jtag_uart [altera_avalon_jtag_uart 17.0]
Info: 2017.05.26.00:24:24 Info: Parameterizing module jtag_uart
Info: 2017.05.26.00:24:24 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.0]
Info: 2017.05.26.00:24:24 Info: Parameterizing module onchip_memory2_0
Info: 2017.05.26.00:24:24 Info: Adding pio_led [altera_avalon_pio 17.0]
Info: 2017.05.26.00:24:24 Info: Parameterizing module pio_led
Info: 2017.05.26.00:24:24 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 17.0]
Info: 2017.05.26.00:24:24 Info: Parameterizing module sysid_qsys
Info: 2017.05.26.00:24:24 Info: Building connections
Info: 2017.05.26.00:24:24 Info: Parameterizing connections
Info: 2017.05.26.00:24:24 Info: Validating
Info: 2017.05.26.00:24:30 Info: Done reading input file
Info: 2017.05.26.00:24:31 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: 2017.05.26.00:24:31 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2017.05.26.00:24:31 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2017.05.26.00:24:31 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2017.05.26.00:24:31 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2017.05.26.00:24:31 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: 2017.05.26.00:24:47 Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: 2017.05.26.00:24:50 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Warning: 2017.05.26.00:24:50 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: 2017.05.26.00:24:50 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: 2017.05.26.00:24:50 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: 2017.05.26.00:24:50 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: 2017.05.26.00:24:53 Info: MYOControl_0: "soc_system" instantiated MYOControl "MYOControl_0"
Info: 2017.05.26.00:24:53 Info: adc_0: Starting Generation of ADC Controller for DE-series Board
Info: 2017.05.26.00:24:53 Info: adc_0: /home/roboy/intelFPGA/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v /tmp/alt7311_4917839747237470043.dir/0003_sopcgen
Info: 2017.05.26.00:24:55 Info: adc_0: "soc_system" instantiated altera_up_avalon_adc "adc_0"
Info: 2017.05.26.00:24:55 Info: fpga_only_master: "soc_system" instantiated altera_jtag_avalon_master "fpga_only_master"
Info: 2017.05.26.00:24:55 Info: hps_0: "Running  for module: hps_0"
Info: 2017.05.26.00:24:55 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: 2017.05.26.00:24:56 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2017.05.26.00:24:56 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2017.05.26.00:24:56 Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: 2017.05.26.00:24:56 Info: intr_capturer_0: "soc_system" instantiated intr_capturer "intr_capturer_0"
Info: 2017.05.26.00:24:56 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: 2017.05.26.00:24:56 Info: jtag_uart:   Generation command is [exec /home/roboy/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/roboy/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/roboy/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/roboy/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/roboy/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/roboy/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/roboy/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/roboy/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt7311_4917839747237470043.dir/0007_jtag_uart_gen/ --quartus_dir=/home/roboy/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_4917839747237470043.dir/0007_jtag_uart_gen/
Info: 2017.05.26.00:24:57 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: 2017.05.26.00:24:57 Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: 2017.05.26.00:24:57 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'
Info: 2017.05.26.00:24:57 Info: onchip_memory2_0:   Generation command is [exec /home/roboy/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/roboy/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/roboy/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/roboy/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/roboy/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/roboy/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/roboy/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/roboy/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt7311_4917839747237470043.dir/0008_onchip_memory2_0_gen/ --quartus_dir=/home/roboy/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_4917839747237470043.dir/0008_onchip_memory2_0_gen/
Info: 2017.05.26.00:24:57 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'
Info: 2017.05.26.00:24:57 Info: onchip_memory2_0: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: 2017.05.26.00:24:57 Info: pio_led: Starting RTL generation for module 'soc_system_pio_led'
Info: 2017.05.26.00:24:57 Info: pio_led:   Generation command is [exec /home/roboy/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/roboy/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/roboy/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/roboy/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/roboy/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/roboy/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/roboy/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/roboy/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_led --dir=/tmp/alt7311_4917839747237470043.dir/0009_pio_led_gen/ --quartus_dir=/home/roboy/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_4917839747237470043.dir/0009_pio_led_gen/
Info: 2017.05.26.00:24:57 Info: pio_led: Done RTL generation for module 'soc_system_pio_led'
Info: 2017.05.26.00:24:57 Info: pio_led: "soc_system" instantiated altera_avalon_pio "pio_led"
Info: 2017.05.26.00:24:57 Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: 2017.05.26.00:24:57 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2017.05.26.00:24:57 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2017.05.26.00:24:57 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2017.05.26.00:24:58 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2017.05.26.00:24:58 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2017.05.26.00:24:58 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2017.05.26.00:24:58 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2017.05.26.00:24:58 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2017.05.26.00:24:58 Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2017.05.26.00:24:58 Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: 2017.05.26.00:24:58 Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: 2017.05.26.00:24:58 Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: 2017.05.26.00:24:58 Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: 2017.05.26.00:24:58 Info: jtag_phy_embedded_in_jtag_master: "fpga_only_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: 2017.05.26.00:24:58 Info: timing_adt: "fpga_only_master" instantiated timing_adapter "timing_adt"
Info: 2017.05.26.00:24:58 Info: fifo: "fpga_only_master" instantiated altera_avalon_sc_fifo "fifo"
Info: 2017.05.26.00:24:58 Info: b2p: "fpga_only_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: 2017.05.26.00:24:58 Info: p2b: "fpga_only_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: 2017.05.26.00:24:58 Info: transacto: "fpga_only_master" instantiated altera_avalon_packets_to_master "transacto"
Info: 2017.05.26.00:24:58 Info: b2p_adapter: "fpga_only_master" instantiated channel_adapter "b2p_adapter"
Info: 2017.05.26.00:24:58 Info: p2b_adapter: "fpga_only_master" instantiated channel_adapter "p2b_adapter"
Info: 2017.05.26.00:24:58 Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: 2017.05.26.00:24:58 Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: 2017.05.26.00:24:58 Info: fpga_only_master_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "fpga_only_master_master_translator"
Info: 2017.05.26.00:24:58 Info: onchip_memory2_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info: 2017.05.26.00:24:58 Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: 2017.05.26.00:24:58 Info: fpga_only_master_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "fpga_only_master_master_agent"
Info: 2017.05.26.00:24:58 Info: onchip_memory2_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_agent"
Info: 2017.05.26.00:24:58 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2017.05.26.00:24:58 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2017.05.26.00:24:58 Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: 2017.05.26.00:24:58 Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: 2017.05.26.00:24:58 Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: 2017.05.26.00:24:58 Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: 2017.05.26.00:24:58 Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: 2017.05.26.00:24:58 Info: fpga_only_master_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "fpga_only_master_master_limiter"
Info: 2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules
Info: 2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules
Info: 2017.05.26.00:24:58 Info: onchip_memory2_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "onchip_memory2_0_s1_burst_adapter"
Info: 2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules
Info: 2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules
Info: 2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules
Info: 2017.05.26.00:24:58 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2017.05.26.00:24:58 Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: 2017.05.26.00:24:58 Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: 2017.05.26.00:24:58 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2017.05.26.00:24:58 Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: 2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules
Info: 2017.05.26.00:24:58 Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: 2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules
Info: 2017.05.26.00:24:58 Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: 2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules
Info: 2017.05.26.00:24:58 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2017.05.26.00:24:58 Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: 2017.05.26.00:24:58 Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: 2017.05.26.00:24:58 Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: 2017.05.26.00:24:58 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules
Info: 2017.05.26.00:24:58 Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: 2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules
Info: 2017.05.26.00:24:58 Info: rsp_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info: 2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules
Info: 2017.05.26.00:24:58 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter"
Info: 2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules
Info: 2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules
Info: 2017.05.26.00:24:58 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2017.05.26.00:24:58 Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: 2017.05.26.00:24:58 Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_1" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: 2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules
Info: 2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules
Info: 2017.05.26.00:24:58 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules
Info: 2017.05.26.00:24:58 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: 2017.05.26.00:24:59 Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: 2017.05.26.00:24:59 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2017.05.26.00:24:59 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2017.05.26.00:24:59 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules
Info: 2017.05.26.00:24:59 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2017.05.26.00:24:59 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2017.05.26.00:24:59 Info: Reusing file /home/roboy/workspace/myoFPGA/fpga-rtl/soc_system/synthesis/submodules
Info: 2017.05.26.00:25:17 Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: 2017.05.26.00:25:17 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2017.05.26.00:25:17 Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: 2017.05.26.00:25:17 Info: soc_system: Done "soc_system" with 66 modules, 133 files
Info: 2017.05.26.00:25:17 Info: qsys-generate succeeded.
Info: 2017.05.26.00:25:17 Info: Finished: Create HDL design files for synthesis
Info (11904): Restoring file "soc_system.BAK.qsys" to "soc_system.qsys"
Error (14923): Error upgrading Qsys file "soc_system.qsys"
Info (11902): Backing up file "ip/altsource_probe/hps_reset.v" to "ip/altsource_probe/hps_reset.BAK.v"
Info (11837): Started upgrading IP component In-System Sources and Probes with file "ip/altsource_probe/hps_reset.v"
Error (11890): Unable to automatically upgrade Qsys component. Please manually upgrade "soc_system.qsys" in Qsys
Info (11131): Completed upgrading IP component In-System Sources and Probes with file "ip/altsource_probe/hps_reset.v"
Error (23031): Evaluation of Tcl script /home/roboy/intelFPGA/17.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful
Error: Quartus Prime Shell was unsuccessful. 6 errors, 16 warnings
    Error: Peak virtual memory: 1073 megabytes
    Error: Processing ended: Fri May 26 00:25:50 2017
    Error: Elapsed time: 00:02:26
    Error: Total CPU time (on all processors): 00:04:21


