Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[09:08:59.019961] Configured Lic search path (21.01-s002): 5280@ip-10-70-133-150.il-central-1.compute.internal

Version: 21.15-s080_1, built Fri Sep 23 05:57:55 PDT 2022
Options: 
Date:    Wed Feb 12 09:08:59 2025
Host:    ip-10-70-165-27.il-central-1.compute.internal (x86_64 w/Linux 4.14.355-275.570.amzn2.x86_64) (1core*2cpus*1physical cpu*Intel(R) Xeon(R) Platinum 8375C CPU @ 2.90GHz 55296KB) (8009452KB)
PID:     933
OS:      CentOS Linux release 7.9.2009 (Core)

*** Stack limited to 512 MB. This run may fail due to lack of stack space. ***


[09:08:59.307723] Periodic Lic check successful
[09:08:59.307736] Feature usage summary:
[09:08:59.307736] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (14 seconds elapsed).

WARNING: This version of the tool is 872 days old.
@genus:root: 1> #ORIGINAL set design(TOPLEVEL) "<your_DUT_name>"
@genus:root: 2> set debug_file "debug.txt"
debug.txt
@genus:root: 3> set design(TOPLEVEL) "lp_riscv_top"
lp_riscv_top
@genus:root: 4> set runtype "synthesis"
synthesis
@genus:root: 5> 
@genus:root: 5> # Variables
@genus:root: 6> set mmmc_or_simple "simple"; # "simple" - using "read_libs"
simple
@genus:root: 7> # "mmmc"   - using "read_mmmc"
@genus:root: 8> set phys_synth_type "none" ;  # "none"   - don't read any physical data
none
@genus:root: 9> # "lef"    - only read lef and qrctech files
@genus:root: 10> # "floorplan"    - read in a def of the floorplan
@genus:root: 11> 
@genus:root: 11> 
@genus:root: 11> # Load general procedures
@genus:root: 12> source ../scripts/procedures.tcl -quiet
@genus:root: 13> 
@genus:root: 13> enics_start_stage "start"
*****************************************
*****************************************
**   ENICSINFO: Starting stage start   **
*****************************************
*****************************************
ENICSINFO: Current time is: 12/02/2025 09:09
ENICSINFO: This session is running on Hostname : ip-10-70-165-27.il-central-1.compute.internal
ENICSINFO: The log file is genus.log3 and the command file is genus.cmd3
ENICSINFO: ----------------------------------
@genus:root: 14> 
@genus:root: 14> # Load the specific definitions for this project
@genus:root: 15> source ../inputs/$design(TOPLEVEL).defines -quiet
@genus:root: 16> 
@genus:root: 16> # Load general settings
@genus:root: 17> source ../scripts/settings.tcl -quiet
  Setting attribute of root '/': 'source_verbose' = true
  Setting attribute of root '/': 'information_level' = 9
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
  Setting attribute of root '/': 'detailed_sdc_messages' = true
@genus:root: 18> 
@genus:root: 18> # Load the library paths and definitions for this technology
@genus:root: 19> source ../libraries/libraries.$TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'design_process_node' = 65
@genus:root: 20> source ../libraries/libraries.$SC_TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'route_design_with_via_in_pin' = true
@genus:root: 21> source ../libraries/libraries.$SRAM_TECHNOLOGY.tcl -quiet
@genus:root: 22> if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    source ../libraries/libraries.$IO_TECHNOLOGY.tcl -quiet
}
@genus:root: 23> 
@genus:root: 23> 
@genus:root: 23> #############################################
@genus:root: 24> #       Print values to debug file
@genus:root: 25> #############################################
@genus:root: 26> set var_list {runtype mmmc_or_simple phys_synth_type}
runtype mmmc_or_simple phys_synth_type
@genus:root: 27> set dic_list {paths tech tech_files design}
paths tech tech_files design
@genus:root: 28> enics_print_debug_data w $debug_file "after everything was loaded" $var_list $dic_list
@genus:root: 29> 
@genus:root: 29> ##########################
@genus:root: 30> # Read Libraries
@genus:root: 31> ##########################
@genus:root: 32> enics_start_stage "init_design"
***********************************************
***********************************************
**   ENICSINFO: Starting stage init_design   **
***********************************************
***********************************************
ENICSINFO: Current time is: 12/02/2025 09:09
ENICSINFO: ----------------------------------
@genus:root: 33> 
@genus:root: 33> # Suppress messages
@genus:root: 34> enics_message "Suppressing the following messages that are reported due to the library definitions:"
ENICSINFO: Suppressing the following messages that are reported due to the library definitions:
@genus:root: 35> enics_message "$tech(LIB_SUPPRESS_MESSAGES_GENUS)"
ENICSINFO: LBR-9 LBR-76 LBR-40 LBR-436 LBR-170 LBR-415 LBR-41 LBR-72 LBR-518 LBR-518 WSDF-201
@genus:root: 36> suppress_messages $tech(LIB_SUPPRESS_MESSAGES_GENUS)
  Setting attribute of message 'LBR-9': 'max_print' = 0
  Setting attribute of message 'LBR-76': 'max_print' = 0
  Setting attribute of message 'LBR-40': 'max_print' = 0
  Setting attribute of message 'LBR-436': 'max_print' = 0
  Setting attribute of message 'LBR-170': 'max_print' = 0
  Setting attribute of message 'LBR-415': 'max_print' = 0
  Setting attribute of message 'LBR-41': 'max_print' = 0
  Setting attribute of message 'LBR-72': 'max_print' = 0
  Setting attribute of message 'LBR-518': 'max_print' = 0
  Setting attribute of message 'LBR-518': 'max_print' = 0
  Setting attribute of message 'WSDF-201': 'max_print' = 0
@genus:root: 37> 
@genus:root: 37> if {$mmmc_or_simple=="mmmc"} {
    enics_message "Loading MMMC File"
    read_mmmc $design(mmmc_view_file)
} else {
    enics_message "Reading library definitions (without MMMC Flow)"
    set_db init_lib_search_path $paths(LIB_paths) 
    suppress_messages $tech(LIB_SUPPRESS_MESSAGES_GENUS)
    suppress_messages "LBR-38"; # A message that shouldn't appear in MMMC Flow
    read_libs $tech_files(ALL_WC_LIBS)
}
ENICSINFO: Reading library definitions (without MMMC Flow)
  Setting attribute of root '/': 'init_lib_search_path' = /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/
  Setting attribute of message 'LBR-9': 'max_print' = 0
  Setting attribute of message 'LBR-76': 'max_print' = 0
  Setting attribute of message 'LBR-40': 'max_print' = 0
  Setting attribute of message 'LBR-436': 'max_print' = 0
  Setting attribute of message 'LBR-170': 'max_print' = 0
  Setting attribute of message 'LBR-415': 'max_print' = 0
  Setting attribute of message 'LBR-41': 'max_print' = 0
  Setting attribute of message 'LBR-72': 'max_print' = 0
  Setting attribute of message 'LBR-518': 'max_print' = 0
  Setting attribute of message 'LBR-518': 'max_print' = 0
  Setting attribute of message 'WSDF-201': 'max_print' = 0
  Setting attribute of message 'LBR-38': 'max_print' = 0

Threads Configured:2

Reading library /project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../mem_gen/SP_16384X32/M32/sp_hde_16384_m32_ss_1p08v_1p08v_125c.libInfo    : Appending library. [LBR-3]
        : Appending library 'USERLIB_ss_1p08v_1p08v_125c' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../mem_gen/SP_16384X32/M32/sp_hde_16384_m32_ss_1p08v_1p08v_125c.lib)
        : Appending libraries will overwrite some of the characteristics of the library.

  Message Summary for Library all 6 libraries:
  ********************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 18
  An unsupported construct was detected in this library. [LBR-40]: 354
  Appending library. [LBR-3]: 1
  ********************************************
 
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../mem_gen/SP_32768X32/M32/sp_hde_32768_m32_ss_1p08v_1p08v_125c.lib'
            Reading file '/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../mem_gen/SP_16384X32/M32/sp_hde_16384_m32_ss_1p08v_1p08v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/TSMCHOME_fe/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.080000, 125.000000) in library 'sp_hde_16384_m32_ss_1p08v_1p08v_125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 3.000000, 125.000000) in library 'tpdn65lpnv2od3wc.lib'.
        Cell 'PRCUT' has no outputs.
        Cell 'PRCUT' has no outputs.
@genus:root: 38> 
@genus:root: 38> 
@genus:root: 38> ############################
@genus:root: 39> # Physical Synthesis Setup
@genus:root: 40> ############################
@genus:root: 41> if {$phys_synth_type == "none"} {
   enics_message "Physical Synthesis is disabled"
   #read_qrc $tech_files(QRCTECH_FILE_WC)
} else {
    # Suppress messages
    enics_message "Suppressing the following messages that are reported due to the LEF definitions:" 
    enics_message "$tech(LEF_SUPPRESS_MESSAGES_GENUS)"
    suppress_messages $tech(LEF_SUPPRESS_MESSAGES_GENUS)
    enics_message "Loading the library abstracts"
    read_physical -lef $tech_files(ALL_LEFS)
    if {$phys_synth_type == "floorplan"} { 
        # You need to read a .def file for the floorplan to enable physical synthesis 
        enics_message "Loading the floorplan def"
        read_def $design(floorplan_def)
    }
}
ENICSINFO: Physical Synthesis is disabled
@genus:root: 42> 
@genus:root: 42> enics_message "Suppressing the following messages that are design specific"
ENICSINFO: Suppressing the following messages that are design specific
@genus:root: 43> enics_message "$design(DESIGN_SUPPRESS_MESSAGES_GENUS)"
ENICSINFO: ST-110 ST-112 CFM-5 CFM-1 CDFG-250 CWD-19 CWD-36 CDFG-771 CDFG-472
@genus:root: 44> suppress_messages $design(DESIGN_SUPPRESS_MESSAGES_GENUS)
  Setting attribute of message 'ST-110': 'max_print' = 0
  Setting attribute of message 'ST-112': 'max_print' = 0
  Setting attribute of message 'CFM-5': 'max_print' = 0
  Setting attribute of message 'CFM-1': 'max_print' = 0
  Setting attribute of message 'CDFG-250': 'max_print' = 0
  Setting attribute of message 'CWD-19': 'max_print' = 0
  Setting attribute of message 'CWD-36': 'max_print' = 0
  Setting attribute of message 'CDFG-771': 'max_print' = 0
  Setting attribute of message 'CDFG-472': 'max_print' = 0
@genus:root: 45> 
@genus:root: 45> ##########################
@genus:root: 46> # Read RTL
@genus:root: 47> ##########################
@genus:root: 48> enics_start_stage "read_rtl"
********************************************
********************************************
**   ENICSINFO: Starting stage read_rtl   **
********************************************
********************************************
ENICSINFO: Current time is: 12/02/2025 09:09
  Setting attribute of root '/': 'opt_new_inst_prefix' = read_rtl_opt_inst_
  Setting attribute of root '/': 'opt_new_net_prefix' = read_rtl_opt_inst_
ENICSINFO: ----------------------------------
@genus:root: 49> 
@genus:root: 49> set_db init_hdl_search_path $design(hdl_search_paths)
  Setting attribute of root '/': 'init_hdl_search_path' = . /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/include
1 {. /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/include}
@genus:root: 50> read_hdl -language sv -f $design(read_hdl_list)
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/include/riscv_defines.sv'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/alu_div.sv'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/alu.sv'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/components/cluster_clock_gating.sv'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/compressed_decoder.sv'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/controller.sv'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/cs_registers.sv'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/debug_unit.sv'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/decoder.sv'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/exc_controller.sv'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/ex_stage.sv'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/hwloop_controller.sv'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/hwloop_regs.sv'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/id_stage.sv'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/if_stage.sv'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/load_store_unit.sv'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/mult.sv'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_L0_buffer.sv'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/register_file_ff.sv'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/include/riscv_config.sv'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/riscv_core.sv'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/include/riscv_config.sv'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/sram_sp_instr_wrap.v'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/sram_sp_data_wrap.v'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/sram_sp_16384x32_m16_be_wrap.v'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/sram_sp_16384x32_m32_be_wrap.v'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/sram_sp_8192x32_m32_be_wrap.v'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/sram_sp_8192x32_m16_be_wrap.v'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/sram_sp_8192x32_m8_be_wrap.v'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/sram_sp_32768x32_m32_be_wrap.v'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/lp_riscv.v'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/ioring.v'
            Reading Verilog file '../libraries/dummy_pcorner.v'
            Reading Verilog file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/lp_riscv_top.v'
@genus:root: 51> 
@genus:root: 51> if {$mmmc_or_simple=="mmmc"} {
    enics_message "Running init_design in an MMMC flow"
    init_design
}
@genus:root: 52> 
@genus:root: 52> ##########################
@genus:root: 53> # Elaborate
@genus:root: 54> ##########################
@genus:root: 55> enics_start_stage "elaborate"
*********************************************
*********************************************
**   ENICSINFO: Starting stage elaborate   **
*********************************************
*********************************************
ENICSINFO: Current time is: 12/02/2025 09:09
  Setting attribute of root '/': 'opt_new_inst_prefix' = elaborate_opt_inst_
  Setting attribute of root '/': 'opt_new_net_prefix' = elaborate_opt_inst_
ENICSINFO: ----------------------------------
@genus:root: 56> elaborate $design(TOPLEVEL) ;#-update
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDFCIN_X1M_A9TR'.
        : Setting the 'timing_sense' to non_unate.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDFCIN_X1M_A9TR'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'ADDFCIN_X1M_A9TR'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDFCIN_X1P4M_A9TR'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDFCIN_X1P4M_A9TR'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'ADDFCIN_X1P4M_A9TR'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDFCIN_X2M_A9TR'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDFCIN_X2M_A9TR'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'ADDFCIN_X2M_A9TR'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'SUM' in libcell 'ADDFH_X1M_A9TR'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDFH_X1M_A9TR'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'ADDFH_X1M_A9TR'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'SUM' in libcell 'ADDFH_X1P4M_A9TR'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDFH_X1P4M_A9TR'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'ADDFH_X1P4M_A9TR'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'SUM' in libcell 'ADDFH_X2M_A9TR'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDFH_X2M_A9TR'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'ADDFH_X2M_A9TR'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDF_X1M_A9TR'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDF_X1M_A9TR'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-162'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDH_X1M_A9TR' is 'neg_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDH_X1M_A9TR' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDH_X1M_A9TR' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDH_X1M_A9TR' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDH_X1P4M_A9TR' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDH_X1P4M_A9TR' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDH_X1P4M_A9TR' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDH_X1P4M_A9TR' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDH_X2M_A9TR' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDH_X2M_A9TR' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDH_X2M_A9TR' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDH_X2M_A9TR' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX2_X0P5B_A9TR' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX2_X0P5B_A9TR' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX2_X0P5M_A9TR' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX2_X0P5M_A9TR' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX2_X0P7B_A9TR' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX2_X0P7B_A9TR' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX2_X0P7M_A9TR' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX2_X0P7M_A9TR' is 'pos_unate', but unateness determined from function is 'non_unate'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-155'.
  Libraries have 1950 usable logic and 582 usable sequential lib-cells.
                  INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'lp_riscv_top' from file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/lp_riscv_top.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'lp_riscv_top' with default parameters value.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ioring' from file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/ioring.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'hs_tielow' from file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/ioring.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'hs_tiehigh' from file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/ioring.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'PCORNER' from file '../libraries/dummy_pcorner.v'.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'PCORNER' in file '../libraries/dummy_pcorner.v' on line 3.
        : A logic abstract is an unresolved reference with defined port names and directions. It is inferred from an empty Verilog or VHDL design, or when the 'black_box' pragma or 'blackbox' hdl_arch attribute is specified. Use 'set_db init_blackbox_for_undefined false' (in CUI mode) or 'set_attribute init_blackbox_for_undefined false /' (in legacy mode) to treat an empty module as a defined module.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'VSS' of instance 'i_VSSIO_3' of module 'PVSS3CDG' inside module 'ioring' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/ioring.v' on line 169.
        : Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'VDDPST' of instance 'i_VDDIO_4' of module 'PVDD2POC' inside module 'ioring' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/ioring.v' on line 170.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'VDD' of instance 'i_VDDCORE_5' of module 'PVDD1CDG' inside module 'ioring' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/ioring.v' on line 171.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'VDD' of instance 'i_VDDCORE_11' of module 'PVDD1CDG' inside module 'ioring' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/ioring.v' on line 172.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'VDDPST' of instance 'i_VDDIO_12' of module 'PVDD2CDG' inside module 'ioring' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/ioring.v' on line 173.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'VSS' of instance 'i_VSSIO_13' of module 'PVSS3CDG' inside module 'ioring' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/ioring.v' on line 174.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'VSS' of instance 'i_VSSIO_19' of module 'PVSS3CDG' inside module 'ioring' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/ioring.v' on line 175.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'VDDPST' of instance 'i_VDDIO_20' of module 'PVDD2CDG' inside module 'ioring' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/ioring.v' on line 176.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'VDD' of instance 'i_VDDCORE_21' of module 'PVDD1CDG' inside module 'ioring' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/ioring.v' on line 177.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'VSS' of instance 'i_VSSIO_27' of module 'PVSS3CDG' inside module 'ioring' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/ioring.v' on line 178.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'VDDPST' of instance 'i_VDDIO_28' of module 'PVDD2CDG' inside module 'ioring' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/ioring.v' on line 179.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'VDD' of instance 'i_VDDCORE_29' of module 'PVDD1CDG' inside module 'ioring' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/ioring.v' on line 180.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'VSS' of instance 'i_VSSIO_35' of module 'PVSS3CDG' inside module 'ioring' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/ioring.v' on line 181.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'VDDPST' of instance 'i_VDDIO_36' of module 'PVDD2CDG' inside module 'ioring' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/ioring.v' on line 182.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'VDD' of instance 'i_VDDCORE_37' of module 'PVDD1CDG' inside module 'ioring' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/ioring.v' on line 183.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'VSS' of instance 'i_VSSIO_43' of module 'PVSS3CDG' inside module 'ioring' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/ioring.v' on line 184.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'VDDPST' of instance 'i_VDDIO_44' of module 'PVDD2CDG' inside module 'ioring' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/ioring.v' on line 185.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'VDD' of instance 'i_VDDCORE_45' of module 'PVDD1CDG' inside module 'ioring' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/ioring.v' on line 186.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'VSS' of instance 'i_VSSIO_51' of module 'PVSS3CDG' inside module 'ioring' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/ioring.v' on line 187.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'VDDPST' of instance 'i_VDDIO_52' of module 'PVDD2CDG' inside module 'ioring' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/ioring.v' on line 188.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'ELABUTL-132'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16' from file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/lp_riscv.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'cluster_id_i_sampled' [6] doesn't match the width of right hand side [5] in assignment in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/lp_riscv.v' on line 131.
        : Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_core_N_EXT_PERF_COUNTERS16_INSTR_RDATA_WIDTH32_SUPPORT_COMPRESS0' from file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/riscv_core.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'cluster_clock_gating' from file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/components/cluster_clock_gating.sv'.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'clk_en' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/components/cluster_clock_gating.sv' on line 13, column 15.
        : Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI) to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'(LUI) or 'set_db hdl_latch_keep_feedback true'(CUI) to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_SUPPORT_COMPRESS0' from file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/if_stage.sv'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'WAIT' [1] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/if_stage.sv' on line 97.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'IDLE' [1] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/if_stage.sv' on line 97.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'WAIT' [1] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/if_stage.sv' on line 97.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'IDLE' [1] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/if_stage.sv' on line 97.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'exc_pc' [32] doesn't match the width of right hand side [1] in assignment in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/if_stage.sv' on line 123.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'fetch_addr_n' [32] doesn't match the width of right hand side [1] in assignment in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/if_stage.sv' on line 139.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_prefetch_buffer' from file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'IDLE' [2] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 296.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'WAIT_GNT' [2] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 296.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'WAIT_RVALID' [2] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 296.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'WAIT_ABORTED' [2] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 296.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'HWLP_NONE' [2] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 297.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'HWLP_IN' [2] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 297.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'HWLP_FETCHING' [2] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 297.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'HWLP_DONE' [2] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 297.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'IDLE' [2] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 296.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'WAIT_GNT' [2] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 296.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'WAIT_RVALID' [2] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 296.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'WAIT_ABORTED' [2] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 296.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'HWLP_NONE' [2] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 297.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-372'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_fetch_fifo' from file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv'.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'addr_int[3]' in module 'riscv_fetch_fifo' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 56.
        : Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'addr_int[2]' in module 'riscv_fetch_fifo' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 56.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'addr_n[3]' in module 'riscv_fetch_fifo' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 56.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'addr_n[2]' in module 'riscv_fetch_fifo' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 56.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'addr_Q[3]' in module 'riscv_fetch_fifo' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 56.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'addr_Q[2]' in module 'riscv_fetch_fifo' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 56.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 76.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 76.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 205.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 203.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 217.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 203.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 209.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 198.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-concat%' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 217.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-concat%' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 203.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-concat%' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 209.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-concat%' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 198.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 489.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 489.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_prefetch_buffer' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/prefetch_buffer.sv' on line 361.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_hwloop_controller_N_REGS2' from file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/hwloop_controller.sv'.
Info    : Skip related conditional write and read sequence. [CDFG-773]
        : For variable 'hwlp_targ_addr_o' in Module 'riscv_hwloop_controller_N_REGS2' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/hwloop_controller.sv' on line 87.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/if_stage.sv' on line 127.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/if_stage.sv' on line 126.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/if_stage.sv' on line 128.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/if_stage.sv' on line 126.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/if_stage.sv' on line 129.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/if_stage.sv' on line 126.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/if_stage.sv' on line 142.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/if_stage.sv' on line 126.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/if_stage.sv' on line 338.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/if_stage.sv' on line 223.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/if_stage.sv' on line 352.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/if_stage.sv' on line 223.
Info    : Unused module input port. [CDFG-500]
        : Input port 'dbg_jump_req_i' is not used in module 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_SUPPORT_COMPRESS0' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/if_stage.sv' on line 83.
        : (In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_id_stage_N_HWLP2' from file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/id_stage.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_register_file' from file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/register_file_ff.sv'.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/register_file_ff.sv' on line 93.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/register_file_ff.sv' on line 93.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/register_file_ff.sv' on line 93.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/register_file_ff.sv' on line 93.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/register_file_ff.sv' on line 93.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/register_file_ff.sv' on line 93.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/register_file_ff.sv' on line 93.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/register_file_ff.sv' on line 93.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/register_file_ff.sv' on line 93.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/register_file_ff.sv' on line 93.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/register_file_ff.sv' on line 93.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/register_file_ff.sv' on line 93.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/register_file_ff.sv' on line 93.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/register_file_ff.sv' on line 93.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-738'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-739'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'test_en_i' is not used in module 'riscv_register_file' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/register_file_ff.sv' on line 33.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_decoder' from file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/decoder.sv'.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_decoder' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/decoder.sv' on line 636.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_decoder' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/decoder.sv' on line 352.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_decoder' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/decoder.sv' on line 476.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_decoder' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/decoder.sv' on line 645.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_decoder' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/decoder.sv' on line 659.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_decoder' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/decoder.sv' on line 621.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_decoder' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/decoder.sv' on line 473.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_decoder' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/decoder.sv' on line 288.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_decoder' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/decoder.sv' on line 335.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_decoder' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/decoder.sv' on line 692.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_decoder' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/decoder.sv' on line 282.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_decoder' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/decoder.sv' on line 325.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_decoder' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/decoder.sv' on line 282.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_decoder' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/decoder.sv' on line 832.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_decoder' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/decoder.sv' on line 288.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_decoder' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/decoder.sv' on line 343.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_decoder' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/decoder.sv' on line 692.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_decoder' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/decoder.sv' on line 832.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_decoder' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/decoder.sv' on line 288.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-769'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_controller' from file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/controller.sv'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'rega_used_i' is not used in module 'riscv_controller' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/controller.sv' on line 44.
Info    : Unused module input port. [CDFG-500]
        : Input port 'regb_used_i' is not used in module 'riscv_controller' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/controller.sv' on line 45.
Info    : Unused module input port. [CDFG-500]
        : Input port 'regc_used_i' is not used in module 'riscv_controller' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/controller.sv' on line 46.
Info    : Unused module input port. [CDFG-500]
        : Input port 'instr_rdata_i' is not used in module 'riscv_controller' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/controller.sv' on line 50.
Info    : Unused module input port. [CDFG-500]
        : Input port 'regfile_waddr_ex_i' is not used in module 'riscv_controller' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/controller.sv' on line 88.
Info    : Unused module input port. [CDFG-500]
        : Input port 'regfile_waddr_wb_i' is not used in module 'riscv_controller' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/controller.sv' on line 90.
Info    : Unused module input port. [CDFG-500]
        : Input port 'regfile_alu_waddr_fw_i' is not used in module 'riscv_controller' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/controller.sv' on line 92.
Info    : Unused module input port. [CDFG-500]
        : Input port 'if_valid_i' is not used in module 'riscv_controller' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/controller.sv' on line 122.
Info    : Unused module input port. [CDFG-500]
        : Input port 'wb_valid_i' is not used in module 'riscv_controller' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/controller.sv' on line 124.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_exc_controller' from file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/exc_controller.sv'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'eret_insn_i' is not used in module 'riscv_exc_controller' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/exc_controller.sv' on line 50.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_hwloop_regs_N_REGS2' from file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/hwloop_regs.sv'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'if_ready_i' is not used in module 'riscv_id_stage_N_HWLP2' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/id_stage.sv' on line 84.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_ex_stage' from file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/ex_stage.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_alu' from file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/alu.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'alu_popcnt' from file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/alu.sv'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'ELAB-2'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:GB/decoder/b2' is invalid for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 789 in the file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/alu.sv' because the constraint '1' on the synthetic operator pin 'A' does not match the actual pin value 'bound'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_signed'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_signed'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_signed'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_signed'.
Info    : Sign mismatch in assignment. [CDFG-373]
        : Assignment has unsigned left hand side 'short_mac' and signed right hand side in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/mult.sv' on line 104.
Info    : Sign mismatch in assignment. [CDFG-373]
        : Assignment has unsigned left hand side 'short_result' and signed right hand side in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/mult.sv' on line 107.
Info    : Sign mismatch in assignment. [CDFG-373]
        : Assignment has unsigned left hand side 'int_result' and signed right hand side in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/mult.sv' on line 204.
Info    : Sign mismatch in assignment. [CDFG-373]
        : Assignment has unsigned left hand side 'dot_char_mul[0]' and signed right hand side in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/mult.sv' on line 235.
Info    : Sign mismatch in assignment. [CDFG-373]
        : Assignment has unsigned left hand side 'dot_char_mul[1]' and signed right hand side in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/mult.sv' on line 236.
Info    : Sign mismatch in assignment. [CDFG-373]
        : Assignment has unsigned left hand side 'dot_char_mul[2]' and signed right hand side in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/mult.sv' on line 237.
Info    : Sign mismatch in assignment. [CDFG-373]
        : Assignment has unsigned left hand side 'dot_char_mul[3]' and signed right hand side in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/mult.sv' on line 238.
Info    : Sign mismatch in assignment. [CDFG-373]
        : Assignment has unsigned left hand side 'dot_char_result' and signed right hand side in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/mult.sv' on line 241.
Info    : Sign mismatch in assignment. [CDFG-373]
        : Assignment has unsigned left hand side 'dot_short_mul[0]' and signed right hand side in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/mult.sv' on line 251.
Info    : Sign mismatch in assignment. [CDFG-373]
        : Assignment has unsigned left hand side 'dot_short_mul[1]' and signed right hand side in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/mult.sv' on line 252.
Info    : Sign mismatch in assignment. [CDFG-373]
        : Assignment has unsigned left hand side 'dot_short_result' and signed right hand side in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/mult.sv' on line 254.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=32 B=32 Z=32) at line 204 in the file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/mult.sv' because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=9 B=9 Z=18) at line 235 in the file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/mult.sv' because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=17 B=17 Z=34) at line 104 in the file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/mult.sv' because the 'avoid' attribute on the binding is set to 'true'.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'pccr_index' in module 'riscv_cs_registers_N_EXT_CNT16' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/cs_registers.sv' on line 117.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'pccr_all_sel' in module 'riscv_cs_registers_N_EXT_CNT16' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/cs_registers.sv' on line 118.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ds_addr_sel_0' is not used in module 'sram_sp_data_wrap' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/soc/sram_sp_data_wrap.v' on line 8.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'sel_nodes' in module 'alu_ff' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/alu.sv' on line 967, column 75, hid = 0.
        : The undriven signal handling can be controlled by setting the attribute 'hdl_unconnected_value' before syn_generic command.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'sel_nodes' in module 'alu_ff' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/alu.sv' on line 967, column 75, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'sel_nodes' in module 'alu_ff' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/alu.sv' on line 967, column 75, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'sel_nodes' in module 'alu_ff' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/alu.sv' on line 967, column 75, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'sel_nodes' in module 'alu_ff' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/alu.sv' on line 967, column 75, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'sel_nodes' in module 'alu_ff' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/alu.sv' on line 967, column 75, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'sel_nodes' in module 'alu_ff' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/alu.sv' on line 967, column 75, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'sel_nodes' in module 'alu_ff' in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../sourcecode/rtl/riscv-master/alu.sv' on line 967, column 75, hid = 0.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'PAD_IRAM_PROG_ADDR_BYTE' in module 'ioring'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'PAD_IRAM_PROG_WR' in module 'ioring'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'PAD_EXT_PERF_COUNTERS_5' in module 'ioring'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'PAD_EXT_PERF_COUNTERS_6' in module 'ioring'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'PAD_EXT_PERF_COUNTERS_0' in module 'ioring'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'PAD_EXT_PERF_COUNTERS_1' in module 'ioring'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'PAD_EXT_PERF_COUNTERS_2' in module 'ioring'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'PAD_EXT_PERF_COUNTERS_3' in module 'ioring'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'PAD_EXT_PERF_COUNTERS_4' in module 'ioring'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'PAD_EXT_PERF_COUNTERS_7' in module 'ioring'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'PAD_EXT_PERF_COUNTERS_8' in module 'ioring'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'PAD_EXT_PERF_COUNTERS_9' in module 'ioring'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'PAD_EXT_PERF_COUNTERS_10' in module 'ioring'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'PAD_EXT_PERF_COUNTERS_11' in module 'ioring'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'PAD_EXT_PERF_COUNTERS_12' in module 'ioring'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'PAD_EXT_PERF_COUNTERS_13' in module 'ioring'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'PAD_EXT_PERF_COUNTERS_14' in module 'ioring'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'PAD_EXT_PERF_COUNTERS_15' in module 'ioring'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'PAD_RST_N' in module 'ioring'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'PAD_CLK' in module 'ioring'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG2G-622'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'lp_riscv_top'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         1.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: lp_riscv_top, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.004s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: lp_riscv_top, recur: true)
Completed clip the non-user hierarchies (accepts: 2, rejects: 0, runtime: 0.038s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         4.00 | 
| hlo_clip           |       2 |       0 |        38.00 | 
---------------------------------------------------------
        Applying wireload models.
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
design:lp_riscv_top
@genus:root: 57> 
@genus:root: 57> enics_start_stage "post_elaboration"
****************************************************
****************************************************
**   ENICSINFO: Starting stage post_elaboration   **
****************************************************
****************************************************
ENICSINFO: Current time is: 12/02/2025 09:09
  Setting attribute of root '/': 'opt_new_inst_prefix' = post_elaboration_opt_inst_
  Setting attribute of root '/': 'opt_new_net_prefix' = post_elaboration_opt_inst_
ENICSINFO: ----------------------------------
@genus:root: 58> enics_message "Checking design post elaboration"
ENICSINFO: Checking design post elaboration
@genus:root: 59> check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'lp_riscv_top'

design 'lp_riscv_top' has the following empty module(s)
PCORNER
Total number of empty modules in design 'lp_riscv_top' : 1

  Done Checking the design.
@genus:root: 60> check_design -all > $design(synthesis_reports)/post_elaboration/check_design_post_elab.rpt


 No LEF file read in.
@genus:root: 61> if {[check_design -status]} {
    Puts "ENICSINFO: ############# There is an issue with check_design. You better look at it! ###########"
}
@genus:root: 62> #save elaborated design
@genus:root: 63> write_design -base_name $design(export_dir)/post_elaboartion/$design(TOPLEVEL)
(write_design): Writing Genus content. Constraint interface is 'smsc'
Warning : The design is not fully mapped. [PHYS-93]
        : The original design intent derived from the RTL may no longer be available upon restoration.
Exporting design data for 'lp_riscv_top' to /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/post_elaboartion/lp_riscv_top...
%# Begin write_design (02/12 09:09:39, mem=5014.24M)
Info    : Generating design database. [PHYS-90]
        : Writing netlist: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/post_elaboartion/lp_riscv_top.v
        : The database contains all the files required to restore the design in the specified application.
Warning : Detected a logic abstract in the design. [VRO-14]
        : The name of the logic abstract module is 'PCORNER'.
        : A logic abstract is an unresolved reference with defined port names and directions. By default, such modules are written in the netlist. Use '::legacy::set_attribute write_vlog_empty_module_for_logic_abstract false /' to prevent writing empty modules in the netlist for a logic abstract.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/post_elaboartion/lp_riscv_top.metrics.json
Info    : Generating design database. [PHYS-90]
        : Writing write_script: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/post_elaboartion/lp_riscv_top.g
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode multi-corner file: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/post_elaboartion/lp_riscv_top.mmmc.tcl
File /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/post_elaboartion/lp_riscv_top.mmmc.tcl has been written.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:02).
Info: file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/post_elaboartion/lp_riscv_top.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/post_elaboartion/lp_riscv_top.default_emulate_constraint_mode.sdc has been written
Info    : Generating design database. [PHYS-90]
        : Writing 1-pass LEC data to Innovus: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/post_elaboartion/lp_riscv_top.lec.taf.gz
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Genus: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/post_elaboartion/lp_riscv_top.genus_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Genus(TM) Synthesis Solution setup file: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/post_elaboartion/lp_riscv_top.genus_setup.tcl
** To load the database source /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/post_elaboartion/lp_riscv_top.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'lp_riscv_top' (command execution time mm:ss cpu = 00:02, real = 00:08).
.
%# End write_design (02/12 09:09:47, total cpu=08:00:02, real=08:00:08, peak res=933.30M, current mem=5021.24M)
@genus:root: 64> 
@genus:root: 64> # Read in a floorplan for physical synthesis
@genus:root: 65> # read_def $design(floorplan_def)
@genus:root: 66> 
@genus:root: 66> ##########################
@genus:root: 67> # read constraints
@genus:root: 68> ##########################
@genus:root: 69> enics_message "Reading SDC"
ENICSINFO: Reading SDC
@genus:root: 70> read_sdc $design(functional_sdc) -stop_on_errors
            Reading file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../inputs/lp_riscv_top.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      4 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.03)
 "current_design"           - successful      2 , failed      0 (runtime  0.01)
 "get_ports"                - successful      3 , failed      0 (runtime  0.00)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_case_analysis"        - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.04)
 "set_dont_touch"           - successful      1 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.00)
 "set_ideal_network"        - successful      2 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      2 , failed      0 (runtime  0.05)
 "set_max_delay"            - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@genus:root: 71> enics_message "Checking timing intent (lint) after loading SDC"
ENICSINFO: Checking timing intent (lint) after loading SDC
@genus:root: 72> check_timing_intent
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Feb 12 2025  09:09:49 am
  Module:                 lp_riscv_top
  Technology libraries:   sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 1
                          USERLIB_ss_1p08v_1p08v_125c 1.1
                          tpdn65lpnv2od3wc 200a
  Operating conditions:   ss_typical_max_0p90v_125c (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

hnet:lp_riscv_top/PAD_CLK
hnet:lp_riscv_top/PAD_CLOCK_EN
hnet:lp_riscv_top/PAD_EXT_PERF_COUNTERS_0
  ... 31 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Timing exceptions with no effect

The following timing exceptions are not currently affecting timing in the       
design.  Either no paths in the design satisfy the exception's path             
specification, or all paths that satisfy the path specification also satisfy an 
exception with a higher priority.  You can improve runtime and memory usage by  
removing these exceptions if they are not truly needed.  To see if there is a   
path in the design that satisfies the path specification for an exception, or   
to see what other exception is overriding an exception because of priority, use 
the command:                                                                    
  report timing -paths [eval [::legacy::get_attribute paths <exception>]]

exception:lp_riscv_top/lp_riscv_top.sdc_line_17
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                      34
 Timing exceptions with no effect                                 1
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         35

@genus:root: 73> check_timing_intent -verbose > $design(synthesis_reports)/post_elaboration/check_timing_post_elab.rpt
@genus:root: 74> 
@genus:root: 74> ###################################################################################
@genus:root: 75> ## Define cost groups (reg2reg, in2reg, reg2out, in2out)
@genus:root: 76> ###################################################################################
@genus:root: 77> enics_default_cost_groups
reg2reg in2reg reg2out in2out
@genus:root: 78> enics_report_timing $design(synthesis_reports)
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing arrivals and requireds.
@genus:root: 79> 
@genus:root: 79> ################################
@genus:root: 80> # clock gating settings
@genus:root: 81> ################################
@genus:root: 82> set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_min_flops 8
  Setting attribute of design 'lp_riscv_top': 'lp_clock_gating_min_flops' = 8
1 8
@genus:root: 83> set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_style latch
  Setting attribute of design 'lp_riscv_top': 'lp_clock_gating_style' = latch
1 latch
@genus:root: 84> 
@genus:root: 84> ##########################
@genus:root: 85> #     Synthesize
@genus:root: 86> ##########################
@genus:root: 87> enics_start_stage "synthesis"
*********************************************
*********************************************
**   ENICSINFO: Starting stage synthesis   **
*********************************************
*********************************************
ENICSINFO: Current time is: 12/02/2025 09:09
  Setting attribute of root '/': 'opt_new_inst_prefix' = synthesis_opt_inst_
  Setting attribute of root '/': 'opt_new_net_prefix' = synthesis_opt_inst_
ENICSINFO: ----------------------------------
@genus:root: 88> 
@genus:root: 88> # Set Synthesis Efforts
@genus:root: 89> set_db syn_generic_effort low
  Setting attribute of root '/': 'syn_generic_effort' = low
1 low
@genus:root: 90> set_db syn_map_effort low
  Setting attribute of root '/': 'syn_map_effort' = low
1 low
@genus:root: 91> set_db syn_opt_effort low
  Setting attribute of root '/': 'syn_opt_effort' = low
1 low
@genus:root: 92> 
@genus:root: 92> # Don't use scan cells
@genus:root: 93> enics_message "Setting Don't Use on scan flip flops"
ENICSINFO: Setting Don't Use on scan flip flops
@genus:root: 94> foreach cell [get_db lib_cells -if {.scan_enable_pins!=""}] {set_db $cell .avoid true}
  Setting attribute of lib_cell 'A2SDFFQN_X0P5M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'A2SDFFQN_X1M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'A2SDFFQN_X2M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'A2SDFFQN_X3M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'A2SDFFQ_X0P5M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'A2SDFFQ_X1M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'A2SDFFQ_X2M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'A2SDFFQ_X3M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'A2SDFFQ_X4M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'ESDFFQN_X0P5M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'ESDFFQN_X1M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'ESDFFQN_X2M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'ESDFFQN_X3M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'ESDFFQ_X0P5M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'ESDFFQ_X1M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'ESDFFQ_X2M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'ESDFFQ_X3M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'M2SDFFQN_X0P5M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'M2SDFFQN_X1M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'M2SDFFQN_X2M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'M2SDFFQN_X3M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'M2SDFFQ_X0P5M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'M2SDFFQ_X1M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'M2SDFFQ_X2M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'M2SDFFQ_X3M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'M2SDFFQ_X4M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNQ_X1M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNQ_X2M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNQ_X3M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNRPQ_X1M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNRPQ_X2M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNRPQ_X3M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNSQ_X1M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNSQ_X2M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNSQ_X3M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNSRPQ_X1M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNSRPQ_X2M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNSRPQ_X3M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFQN_X0P5M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFQN_X1M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFQN_X2M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFQN_X3M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFQ_X0P5M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFQ_X1M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFQ_X2M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFQ_X3M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFQ_X4M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFRPQN_X0P5M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFRPQN_X1M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFRPQN_X2M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFRPQN_X3M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFRPQ_X0P5M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFRPQ_X1M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFRPQ_X2M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFRPQ_X3M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFRPQ_X4M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSQN_X0P5M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSQN_X1M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSQN_X2M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSQN_X3M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSQ_X0P5M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSQ_X1M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSQ_X2M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSQ_X3M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSQ_X4M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSRPQ_X0P5M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSRPQ_X1M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSRPQ_X2M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSRPQ_X3M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSRPQ_X4M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFYQ_X1M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFYQ_X2M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFYQ_X3M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'SDFFYQ_X4M_A9TR': 'avoid' = true
  Setting attribute of lib_cell 'A2SDFFQN_X0P5M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'A2SDFFQN_X1M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'A2SDFFQN_X2M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'A2SDFFQN_X3M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'A2SDFFQ_X0P5M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'A2SDFFQ_X1M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'A2SDFFQ_X2M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'A2SDFFQ_X3M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'A2SDFFQ_X4M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'ESDFFQN_X0P5M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'ESDFFQN_X1M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'ESDFFQN_X2M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'ESDFFQN_X3M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'ESDFFQ_X0P5M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'ESDFFQ_X1M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'ESDFFQ_X2M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'ESDFFQ_X3M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'M2SDFFQN_X0P5M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'M2SDFFQN_X1M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'M2SDFFQN_X2M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'M2SDFFQN_X3M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'M2SDFFQ_X0P5M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'M2SDFFQ_X1M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'M2SDFFQ_X2M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'M2SDFFQ_X3M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'M2SDFFQ_X4M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNQ_X1M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNQ_X2M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNQ_X3M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNRPQ_X1M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNRPQ_X2M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNRPQ_X3M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNSQ_X1M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNSQ_X2M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNSQ_X3M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNSRPQ_X1M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNSRPQ_X2M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNSRPQ_X3M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFQN_X0P5M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFQN_X1M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFQN_X2M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFQN_X3M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFQ_X0P5M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFQ_X1M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFQ_X2M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFQ_X3M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFQ_X4M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFRPQN_X0P5M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFRPQN_X1M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFRPQN_X2M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFRPQN_X3M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFRPQ_X0P5M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFRPQ_X1M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFRPQ_X2M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFRPQ_X3M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFRPQ_X4M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSQN_X0P5M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSQN_X1M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSQN_X2M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSQN_X3M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSQ_X0P5M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSQ_X1M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSQ_X2M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSQ_X3M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSQ_X4M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSRPQ_X0P5M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSRPQ_X1M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSRPQ_X2M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSRPQ_X3M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSRPQ_X4M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFYQ_X1M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFYQ_X2M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFYQ_X3M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'SDFFYQ_X4M_A9TL': 'avoid' = true
  Setting attribute of lib_cell 'A2SDFFQN_X0P5M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'A2SDFFQN_X1M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'A2SDFFQN_X2M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'A2SDFFQN_X3M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'A2SDFFQ_X0P5M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'A2SDFFQ_X1M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'A2SDFFQ_X2M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'A2SDFFQ_X3M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'A2SDFFQ_X4M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'ESDFFQN_X0P5M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'ESDFFQN_X1M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'ESDFFQN_X2M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'ESDFFQN_X3M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'ESDFFQ_X0P5M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'ESDFFQ_X1M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'ESDFFQ_X2M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'ESDFFQ_X3M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'M2SDFFQN_X0P5M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'M2SDFFQN_X1M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'M2SDFFQN_X2M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'M2SDFFQN_X3M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'M2SDFFQ_X0P5M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'M2SDFFQ_X1M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'M2SDFFQ_X2M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'M2SDFFQ_X3M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'M2SDFFQ_X4M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNQ_X1M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNQ_X2M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNQ_X3M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNRPQ_X1M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNRPQ_X2M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNRPQ_X3M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNSQ_X1M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNSQ_X2M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNSQ_X3M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNSRPQ_X1M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNSRPQ_X2M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFNSRPQ_X3M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFQN_X0P5M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFQN_X1M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFQN_X2M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFQN_X3M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFQ_X0P5M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFQ_X1M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFQ_X2M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFQ_X3M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFQ_X4M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFRPQN_X0P5M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFRPQN_X1M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFRPQN_X2M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFRPQN_X3M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFRPQ_X0P5M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFRPQ_X1M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFRPQ_X2M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFRPQ_X3M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFRPQ_X4M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSQN_X0P5M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSQN_X1M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSQN_X2M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSQN_X3M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSQ_X0P5M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSQ_X1M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSQ_X2M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSQ_X3M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSQ_X4M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSRPQ_X0P5M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSRPQ_X1M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSRPQ_X2M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSRPQ_X3M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFSRPQ_X4M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFYQ_X1M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFYQ_X2M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFYQ_X3M_A9TH': 'avoid' = true
  Setting attribute of lib_cell 'SDFFYQ_X4M_A9TH': 'avoid' = true
@genus:root: 95> 
@genus:root: 95> if {$phys_synth_type == "floorplan"} {
    # Synthesize to generics and place generics in floorplan
    enics_start_stage "syn_generic"
    syn_generic -physical
    # Map to technology
    enics_start_stage "technology_mapping"
    syn_map -physical
    enics_report_timing $design(synthesis_reports) 
    # Post synthesis optimization
    enics_start_stage "post_syn_opt"
    syn_opt -physical
} else {
    # Synthesize to generics (non physical-aware)
    enics_start_stage "syn_generic"
    syn_generic 
    # Map to technology (non physical-aware)
    enics_start_stage "technology_mapping"
    syn_map 
    enics_report_timing $design(synthesis_reports)
    enics_start_stage "post_syn_opt"
    if {$phys_synth_type == "lef"} {
        syn_opt -physical
    } else {
        syn_opt 
    }
}
***********************************************
***********************************************
**   ENICSINFO: Starting stage syn_generic   **
***********************************************
***********************************************
ENICSINFO: Current time is: 12/02/2025 09:09
  Setting attribute of root '/': 'opt_new_inst_prefix' = syn_generic_opt_inst_
  Setting attribute of root '/': 'opt_new_net_prefix' = syn_generic_opt_inst_
ENICSINFO: ----------------------------------
  Libraries have 1950 usable logic and 372 usable sequential lib-cells.
      Running additional step before syn_gen...

Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'sel_nodes' in module 'alu_ff'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven signal.

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 91.7 ps std_slew: 30.4 ps std_load: 3.9 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: lp_riscv_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.020s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        20.00 | 
------------------------------------------------------
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 14 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'lp_riscv/ds_addr_sel_0_reg[0]', 'lp_riscv/ds_addr_sel_0_reg[1]', 
'lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[0]', 
'lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[1]', 
'lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[2]', 
'lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[3]', 
'lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[4]', 
'lp_riscv/i_riscv_core/debug_unit_i/dbg_cause_q_reg[5]', 
'lp_riscv/i_riscv_core/debug_unit_i/dbg_ssth_q_reg', 
'lp_riscv/i_riscv_core/debug_unit_i/pc_tracking_fsm_cs_reg[0]', 
'lp_riscv/i_riscv_core/debug_unit_i/pc_tracking_fsm_cs_reg[1]', 
'lp_riscv/i_riscv_core/debug_unit_i/rdata_sel_q_reg[0]', 
'lp_riscv/i_riscv_core/debug_unit_i/rdata_sel_q_reg[1]', 
'lp_riscv/i_riscv_core/debug_unit_i/rdata_sel_q_reg[2]'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 36 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'lp_riscv/g17', 'lp_riscv/i_riscv_core/debug_unit_i/ctl_273_22', 
'lp_riscv/i_riscv_core/debug_unit_i/ctl_addr_q_273_22', 
'lp_riscv/i_riscv_core/debug_unit_i/ctl_rdata_sel_q_271_11', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_cause_n_353_11', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_cause_n_357_37', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_cause_n_361_15', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_rdata_271_11', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_rdata_273_22', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_rdata_273_64', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_rdata_303_22', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_ssth_n_353_11', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_ssth_n_357_37', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_ssth_n_361_15', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_ssth_n_362_17', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_debug_rdata_o_321_11', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_npc_int_421_18', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_pc_tracking_fsm_ns_421_18', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_pc_tracking_fsm_ns_436_13', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_pc_tracking_fsm_ns_446_9', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_pc_tracking_fsm_ns_449_11', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_pc_tracking_fsm_ns_450_13', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_pc_tracking_fsm_ns_454_20', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_pc_tracking_fsm_ns_456_13', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_ppc_int_421_18', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_rdata_sel_n_138_9', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_rdata_sel_n_139_11', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_rdata_sel_n_221_13', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_rdata_sel_n_225_15', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_rdata_sel_n_232_24', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_rdata_sel_n_248_19', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_ssth_clear_138_9', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_ssth_clear_139_11', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_ssth_clear_143_13', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_ssth_clear_161_24', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_ssth_clear_165_28'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lp_riscv/irq_i_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lp_riscv/irq_i_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lp_riscv/irq_i_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lp_riscv/irq_i_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lp_riscv/irq_i_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lp_riscv/irq_i_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lp_riscv/irq_i_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lp_riscv/irq_i_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lp_riscv/irq_i_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lp_riscv/irq_i_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lp_riscv/irq_i_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lp_riscv/irq_i_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lp_riscv/irq_i_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lp_riscv/irq_i_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lp_riscv/irq_i_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lp_riscv/irq_i_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lp_riscv/irq_i_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lp_riscv/irq_i_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lp_riscv/irq_i_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lp_riscv/irq_i_reg[19]'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-12'.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-32' truncated to length 4096 from 4338
        : By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. However, this may dramatically increase the size of the log file.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 95 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'lp_riscv/cluster_id_i_sampled_reg[0]', 
'lp_riscv/cluster_id_i_sampled_reg[1]', 
'lp_riscv/cluster_id_i_sampled_reg[2]', 
'lp_riscv/cluster_id_i_sampled_reg[3]', 
'lp_riscv/cluster_id_i_sampled_reg[4]', 
'lp_riscv/cluster_id_i_sampled_reg[5]', 
'lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[2]', 
'lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[3]', 
'lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[4]', 
'lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[5]', 
'lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[6]', 
'lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[7]', 
'lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[8]', 
'lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[9]', 
'lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[10]', 
'lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[11]', 
'lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[12]', 
'lp_riscv/i_riscv_core/debug_unit_i/addr_q_reg[13]', 
'lp_riscv/i_riscv_core/debug_unit_i/jump_req_q_reg', 
'lp_riscv/i_riscv_core/debug_unit_i/regfile_rreq_q_reg', 
'lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[0]', 
'lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[1]', 
'lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[2]', 
'lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[3]', 
'lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[4]', 
'lp_riscv/i_riscv_core/debug_unit_i/settings_q_reg[5]', 
'lp_riscv/i_riscv_core/debug_unit_i/state_q_reg[0]', 
'lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[0]', 
'lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[1]', 
'lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[2]', 
'lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[3]', 
'lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[4]', 
'lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[5]', 
'lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[6]', 
'lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[7]', 
'lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[8]', 
'lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[9]', 
'lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[10]', 
'lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[11]', 
'lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[12]', 
'lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[13]', 
'lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[14]', 
'lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[15]', 
'lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[16]', 
'lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[17]', 
'lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[18]', 
'lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[19]', 
'lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[20]', 
'lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[21]', 
'lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[22]', 
'lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[23]', 
'lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[24]', 
'lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[25]', 
'lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[26]', 
'lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[27]', 
'lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[28]', 
'lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[29]', 
'lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[30]', 
'lp_riscv/i_riscv_core/debug_unit_i/wdata_q_reg[31]', 
'lp_riscv/i_riscv_core/id_stage_i/data_reg_offset_ex_o_reg[0]', 
'lp_riscv/i_riscv_core/id_stage_i/data_reg_offset_ex_o_reg[1]', 
'lp_riscv/i_riscv_core/if_stage_i/illegal_c_insn_id_o_reg', 
'lp_riscv/i_riscv_core/if_stage_i/is_compressed_id_o_reg', 
'lp_riscv/irq_i_reg[0]', 'lp_riscv/irq_i_reg[1]', 'lp_riscv/irq_i_reg[2]', 
'lp_riscv/irq_i_reg[3]', 'lp_riscv/irq_i_reg[4]', 'lp_riscv/irq_i_reg[5]', 
'lp_riscv/irq_i_reg[6]', 'lp_riscv/irq_i_reg[7]', 'lp_riscv/irq_i_reg[8]', 
'lp_riscv/irq_i_reg[9]', 'lp_riscv/irq_i_reg[10]', 
'lp_riscv/irq_i_reg[11]', 'lp_riscv/irq_i_reg[12]', 
'lp_riscv/irq_i_reg[13]', 'lp_riscv/irq_i_reg[14]', 
'lp_riscv/irq_i_reg[15]', 'lp_riscv/irq_i_reg[16]', 
'lp_riscv/irq_i_reg[17]', 'lp_riscv/irq_i_reg[18]', 
'lp_riscv/irq_i_reg[19]', 'lp_riscv/irq_i_reg[20]', 
'lp_riscv/irq_i_reg[21]', 'lp_riscv/irq_i_reg[2
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 23 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'lp_riscv/i_riscv_core/debug_unit_i/ctl_debug_addr_i_161_24', 
'lp_riscv/i_riscv_core/debug_unit_i/ctl_debug_addr_i_165_28', 
'lp_riscv/i_riscv_core/debug_unit_i/ctl_debug_addr_i_199_30', 
'lp_riscv/i_riscv_core/debug_unit_i/ctl_debug_addr_i_232_24', 
'lp_riscv/i_riscv_core/debug_unit_i/ctl_debug_req_i_138_67', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_csr_req_n_150_17', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_halt_161_24', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_halt_165_28', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_halt_169_25', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_resume_161_24', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_resume_165_28', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_dbg_resume_175_25', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_jump_req_n_161_24', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_jump_req_n_198_19', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_jump_req_n_199_30', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_regfile_rreq_n_232_24', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_regfile_rreq_n_248_19', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_regfile_wreq_161_24', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_regfile_wreq_209_19', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_settings_n_161_24', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_settings_n_165_28', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_stall_ns_375_13', 
'lp_riscv/i_riscv_core/debug_unit_i/mux_state_n_138_9'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'lp_riscv/i_riscv_core/cs_registers_i/mux_hwlp_regid_o_202_20', 
'lp_riscv/i_riscv_core/cs_registers_i/mux_hwlp_regid_o_203_20', 
'lp_riscv/i_riscv_core/cs_registers_i/mux_hwlp_we_o_198_20', 
'lp_riscv/i_riscv_core/cs_registers_i/mux_hwlp_we_o_199_20', 
'lp_riscv/i_riscv_core/cs_registers_i/mux_hwlp_we_o_200_20', 
'lp_riscv/i_riscv_core/cs_registers_i/mux_hwlp_we_o_201_20', 
'lp_riscv/i_riscv_core/cs_registers_i/mux_hwlp_we_o_202_20', 
'lp_riscv/i_riscv_core/cs_registers_i/mux_hwlp_we_o_203_20', 
'lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/mux_BRegEn_S_133_12', 
'lp_riscv/i_riscv_core/ex_stage_i/alu_i/div_i/mux_LoadEn_S_133_12', 
'lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_exc_ack_o_290_17', 
'lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_exc_save_id_o_290_17', 
'lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_exc_save_if_o_250_13', 
'lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_halt_if_o_453_15', 
'lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_pc_mux_o_250_13', 
'lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_pc_set_o_250_13', 
'lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_pc_set_o_290_17', 
'lp_riscv/i_riscv_core/id_stage_i/decoder_i/mux_regfile_alu_we_221_34', 
'lp_riscv/i_riscv_core/id_stage_i/exc_controller_i/mux_save_cause_o_188_13', 
'lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_NS_474_12', 
'lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_NS_501_17', 
'lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_NS_543_15', 
'lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_fetch_is_hwlp_447_27', 
'lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_fetch_is_hwlp_468_34', 
'lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_fifo_clear_382_13', 
'lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_fifo_clear_396_15', 
'lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_fifo_valid_521_15', 
'lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_instr_req_o_443_19', 
'lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_instr_req_o_492_15', 
'lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_instr_req_o_539_13', 
'lp_riscv/i_riscv_core/load_store_unit_i/mux_NS_383_18', 
'lp_riscv/i_riscv_core/load_store_unit_i/mux_lsu_ready_ex_o_380_17'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'lp_riscv_top' to generic gates using 'low' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:00:46) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:09:53 (Feb12) |  930.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: lp_riscv_top, recur: true)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3'.
          Accepted mux data reorder optimization in module riscv_load_store_unit for instance(s): mux_data_wdata_153_11
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'lp_riscv/i_riscv_core/load_store_unit_i/sub_150_44', 
'lp_riscv/i_riscv_core/load_store_unit_i/to_be_deleted'.
Completed mux data reorder optimization (accepts: 1, rejects: 0, runtime: 0.139s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       1 |       0 |       139.00 | 
------------------------------------------------------
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_exc_save_id_o_276_44', 
'lp_riscv/i_riscv_core/load_store_unit_i/mux_lsu_ready_ex_o_377_15'.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: lp_riscv_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.014s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        14.00 | 
------------------------------------------------------
Info    : Combinational hierarchical instances are merged. [GLO-46]
        : Combinational hierarchical instances that have less than or equal to 10 cells are merged. Please use the 'comb_seq_merge_message_threshold' root attribute to see the affected instances.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: lp_riscv_top, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 180, runtime: 0.094s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: lp_riscv_top, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: lp_riscv_top, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: lp_riscv_top, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.002s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: lp_riscv_top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.003s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: lp_riscv_top, recur: true)
          Accepted mux input consolidation in module riscv_decoder for instance(s): mux_mult_signed_mode_o_612_147
          Accepted mux input consolidation in module riscv_decoder for instance(s): mux_mult_sel_subword_o_612_148
Completed mux input consolidation (accepts: 2, rejects: 0, runtime: 0.009s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: lp_riscv_top, recur: true)
          Accepted constant-data mux optimization in module riscv_id_stage_N_HWLP2 for instance(s): sub_388_53
Completed constant-data mux optimization (accepts: 1, rejects: 0, runtime: 0.290s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: lp_riscv_top, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.107s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: lp_riscv_top, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.003s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: lp_riscv_top, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.012s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: lp_riscv_top, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 16, runtime: 0.029s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: lp_riscv_top, recur: true)
Completed identity transform (accepts: 0, rejects: 3, runtime: 0.016s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: lp_riscv_top, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: lp_riscv_top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.004s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: lp_riscv_top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.007s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: lp_riscv_top, recur: true)
          Accepted optimize datapath elements in module lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16 for instance(s): eq_141_36
          Accepted optimize datapath elements in module riscv_cs_registers_N_EXT_CNT16 for instance(s): neq_376_48
Completed optimize datapath elements (accepts: 2, rejects: 0, runtime: 0.004s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: lp_riscv_top, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: lp_riscv_top, recur: true)
Completed clip mux common data inputs (accepts: 2, rejects: 0, runtime: 0.012s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: lp_riscv_top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |     180 |        94.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         1.00 | 
| hlo_mux_decode            |       0 |       0 |         1.00 | 
| hlo_chop_mux              |       0 |       0 |         2.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         3.00 | 
| hlo_mux_consolidation     |       2 |       0 |         9.00 | 
| hlo_constant_mux_opt      |       1 |       0 |       290.00 | 
| hlo_inequality_transform  |       0 |       0 |       107.00 | 
| hlo_reconv_opt            |       0 |       0 |         3.00 | 
| hlo_restructure           |       0 |       0 |        12.00 | 
| hlo_common_select_muxopto |       0 |      16 |        29.00 | 
| hlo_identity_transform    |       0 |       3 |        16.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         1.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         4.00 | 
| hlo_mux_consolidation     |       0 |       0 |         7.00 | 
| hlo_optimize_datapath     |       2 |       0 |         4.00 | 
| hlo_datapath_recast       |       0 |       0 |         1.00 | 
| hlo_clip_mux_input        |       2 |       0 |        12.00 | 
| hlo_clip                  |       0 |       0 |         1.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         1.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 4
Number of non-ctl's : 12
mux_967_35 mux_967_38 mux_967_40 mux_967_44 mux_967_46 mux_967_50 mux_967_52 mux_967_75 mux_977_36 mux_977_42 mux_977_60 mux_977_62 
SOP DEBUG : Module= alu_ff, Cluster= ctl_967_34, ctl= 12, Non-ctl= 12
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_967_34.
Number of non-ctl's : 7
g107 g108 mux_cmbsop_shuffle_byte_sel[3]_596_22 mux_cmp_signed_346_15 mux_shuffle_reg0_sel_533_22 mux_shuffle_reg_sel_533_22 mux_shuffle_reg_sel_536_26 
SOP DEBUG : Module= riscv_alu, Cluster= ctl_596_22, ctl= 4, Non-ctl= 7
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_596_22.
Number of non-ctl's : 16
g29 g34 g35 g36 g37 g43 g47 g48 mux_ARegEn_S_128_11 mux_BRegEn_S_128_11 mux_LoadEn_S_128_11 mux_OutVld_SO_128_11 mux_ResRegEn_S_128_11 mux_State_SN_128_11 mux_ARegEn_S_133_50 mux_OutVld_SO_133_52 
SOP DEBUG : Module= riscv_alu_div, Cluster= ctl_State_SP_128_11, ctl= 3, Non-ctl= 16
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_State_SP_128_11.
Number of non-ctl's : 51
g58 g60 g61 g71 g72 g73 g75 g79 g148 g149 g150 g151 g152 g153 g154 g155 mux_cmbsop_ctrl_busy_o_188_18 mux_ctrl_fsm_ns_188_18 mux_exc_ack_o_188_18 mux_exc_restore_id_o_188_18 mux_exc_save_id_o_188_18 mux_exc_save_if_o_188_18 mux_halt_id_o_188_18 mux_halt_if_o_188_18 mux_is_decoding_o_188_18 mux_jump_done_188_18 mux_pc_mux_o_188_18 mux_pc_set_o_188_18 mux_halt_if_o_188_81 mux_ctrl_fsm_ns_452_178 mux_halt_if_o_452_200 mux_ctrl_fsm_ns_453_180 mux_ctrl_fsm_ns_460_182 mux_halt_if_o_325_198 mux_exc_ack_o_250_184 mux_exc_ack_o_268_186 mux_exc_restore_id_o_268_190 mux_halt_if_o_268_194 mux_is_decoding_o_268_202 mux_pc_set_o_268_208 mux_exc_ack_o_276_188 mux_pc_set_o_276_210 mux_exc_restore_id_o_305_192 mux_pc_set_o_305_214 mux_halt_if_o_318_196 mux_is_decoding_o_353_204 mux_pc_mux_o_375_206 mux_pc_set_o_353_218 mux_pc_set_o_375_220 mux_pc_set_o_280_212 mux_pc_set_o_309_216 
SOP DEBUG : Module= riscv_controller, Cluster= ctl_188_69, ctl= 25, Non-ctl= 51
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_188_69.
Number of non-ctl's : 5
mux_cmbsop_is_pcer_336_20 mux_is_pccr_335_147 mux_is_pcer_335_151 mux_is_pcmr_335_153 mux_is_pccr_353_149 
SOP DEBUG : Module= riscv_cs_registers_N_EXT_CNT16, Cluster= ctl_336_20, ctl= 5, Non-ctl= 5
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_336_20.
Number of non-ctl's : 2
g74 mux_csr_we_int_241_18 
SOP DEBUG : Module= riscv_cs_registers_N_EXT_CNT16, Cluster= ctl_csr_op_i_241_18, ctl= 1, Non-ctl= 2
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_csr_op_i_241_18.
Number of non-ctl's : 1
mux_hwlp_regid_o_201_155 
SOP DEBUG : Module= riscv_cs_registers_N_EXT_CNT16, Cluster= g154, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster g154.
Number of non-ctl's : 2
mux_csr_we_o_138_9 mux_debug_gnt_o_138_9 
SOP DEBUG : Module= riscv_debug_unit, Cluster= ctl_debug_req_i_138_9, ctl= 2, Non-ctl= 2
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_debug_req_i_138_9.
Number of non-ctl's : 8
g41 g60 g61 g68 g69 mux_dbg_req_o_353_11 mux_debug_halted_o_353_11 mux_stall_ns_353_11 
SOP DEBUG : Module= riscv_debug_unit, Cluster= ctl_stall_cs_353_11, ctl= 1, Non-ctl= 8
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_stall_cs_353_11.
Number of non-ctl's : 196
mux_cmbsop_jump_target_mux_sel_o_186_18 mux_regfile_alu_we_186_31 g5 g6 g7 g8 g10 g11 g12 g13 g17 g21 g27 g32 g34 g35 g36 g39 g40 g41 g42 g45 g47 g48 g49 g50 g52 g53 g59 g65 g69 g80 g81 g85 g90 g93 g116 g117 g118 g119 g121 g122 g123 g124 g125 g127 g131 g132 g133 g134 g135 g137 g138 g140 g141 g142 g143 g144 g145 mux_alu_op_a_mux_sel_o_186_18 mux_alu_op_a_mux_sel_o_832_34 mux_alu_op_b_mux_sel_o_186_18 mux_alu_op_b_mux_sel_o_288_31 mux_alu_op_b_mux_sel_o_343_34 mux_alu_op_b_mux_sel_o_708_22 mux_alu_op_b_mux_sel_o_832_34 mux_alu_operator_o_186_18 mux_alu_operator_o_407_184 mux_alu_operator_o_612_188 mux_alu_operator_o_645_13 mux_alu_operator_o_659_13 mux_alu_vec_mode_o_186_18 mux_alu_vec_mode_o_683_13 mux_bmask_a_mux_o_186_18 mux_bmask_a_mux_o_438_13 mux_bmask_b_mux_o_186_18 mux_bmask_b_mux_o_438_13 mux_cmbsop_alu_operator_o_235_22 mux_cmbsop_alu_operator_o_422_17 mux_cmbsop_alu_operator_o_445_24 mux_cmbsop_alu_operator_o_476_18 mux_cmbsop_alu_operator_o_708_22 mux_cmbsop_csr_op_882_24 mux_cmbsop_data_type_o_300_22 mux_cmbsop_ecall_insn_o_835_24 mux_cmbsop_hwloop_we_905_22 mux_cmbsop_mult_imm_mux_o_612_15 mux_csr_access_o_186_18 mux_csr_access_o_832_34 mux_csr_op_186_18 mux_data_load_event_o_186_18 mux_data_load_event_o_365_34 mux_data_req_186_18 mux_data_sign_extension_o_186_18 mux_data_sign_extension_o_343_34 mux_data_type_o_186_18 mux_data_type_o_335_22 mux_data_type_o_352_24 mux_data_we_o_186_18 mux_ebrk_insn_186_18 mux_ecall_insn_o_186_18 mux_eret_insn_186_18 mux_hwloop_cnt_mux_sel_o_186_18 mux_hwloop_start_mux_sel_o_186_18 mux_hwloop_target_mux_sel_o_186_18 mux_hwloop_we_186_18 mux_illegal_insn_o_186_18 mux_illegal_insn_o_352_24 mux_illegal_insn_o_368_34 mux_illegal_insn_o_407_204 mux_imm_a_mux_sel_o_186_18 mux_imm_a_mux_sel_o_832_34 mux_imm_b_mux_sel_o_186_18 mux_imm_b_mux_sel_o_288_31 mux_jump_in_id_186_18 mux_mult_dot_en_o_186_18 mux_mult_dot_signed_o_186_18 mux_mult_imm_mux_o_186_18 mux_mult_int_en_o_186_18 mux_mult_operator_o_186_18 mux_mult_operator_o_612_222 mux_mult_operator_o_621_17 mux_mult_operator_o_636_17 mux_mult_operator_o_683_13 mux_mult_sel_subword_o_186_18 mux_mult_signed_mode_o_186_18 mux_pipe_flush_186_18 mux_prepost_useincr_o_186_18 mux_prepost_useincr_o_282_32 mux_prepost_useincr_o_325_32 mux_rega_used_o_186_18 mux_rega_used_o_832_34 mux_regb_used_o_186_18 mux_regb_used_o_343_34 mux_regb_used_o_473_15 mux_regb_used_o_476_18 mux_regb_used_o_692_13 mux_regb_used_o_708_22 mux_regc_mux_o_186_18 mux_regc_mux_o_288_31 mux_regc_used_o_186_18 mux_regc_used_o_288_31 mux_regfile_alu_waddr_sel_o_186_18 mux_regfile_alu_waddr_sel_o_282_32 mux_regfile_alu_waddr_sel_o_325_32 mux_regfile_alu_we_186_18 mux_regfile_alu_we_282_32 mux_regfile_alu_we_325_32 mux_scalar_replication_o_186_18 mux_scalar_replication_o_692_13 mux_scalar_replication_o_708_22 mux_regb_used_o_476_83 mux_regb_used_o_708_88 mux_990_150 mux_991_152 mux_992_154 mux_993_156 mux_994_158 mux_995_160 mux_996_162 mux_997_164 mux_998_166 mux_alu_op_a_mux_sel_o_438_168 mux_alu_op_b_mux_sel_o_438_172 mux_alu_operator_o_438_186 mux_alu_vec_mode_o_438_190 mux_illegal_insn_o_438_208 mux_imm_b_mux_sel_o_438_212 mux_mult_int_en_o_438_218 mux_mult_operator_o_438_220 mux_mult_signed_mode_o_438_224 mux_rega_used_o_438_230 mux_regb_used_o_438_232 mux_regc_mux_o_438_234 mux_regc_used_o_438_236 mux_alu_op_a_mux_sel_o_966_170 mux_alu_op_b_mux_sel_o_966_178 mux_alu_op_c_mux_sel_o_966_180 mux_imm_b_mux_sel_o_966_214 mux_prepost_useincr_o_966_228 mux_regfile_alu_we_966_240 mux_scalar_replication_o_966_242 mux_alu_op_b_mux_sel_o_692_174 mux_alu_op_b_mux_sel_o_695_176 mux_alu_op_c_mux_sel_o_984_182 mux_csr_op_832_192 mux_ebrk_insn_832_196 mux_ecall_insn_o_832_198 mux_eret_insn_832_200 mux_illegal_insn_o_832_210 mux_pipe_flush_832_226 mux_regfile_alu_we_832_238 mux_data_type_o_343_194 mux_illegal_insn_o_221_202 mux_jump_in_id_221_216 mux_illegal_insn_o_417_206 
SOP DEBUG : Module= riscv_decoder, Cluster= ctl_186_18, ctl= 97, Non-ctl= 196
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_186_18.
Number of non-ctl's : 1
cmo_mux_7105 
SOP DEBUG : Module= riscv_id_stage_N_HWLP2, Cluster= g7104, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster g7104.
Number of non-ctl's : 11
mux_data_be_100_17 mux_data_be_109_17 mux_data_be_122_17 mux_data_be_137_15 mux_data_be_95_118 mux_data_misaligned_o_447_126 mux_data_be_98_120 mux_data_be_120_122 mux_data_misaligned_o_445_124 mux_data_misaligned_o_450_128 mux_data_misaligned_o_455_130 
SOP DEBUG : Module= riscv_load_store_unit, Cluster= ctl_data_addr_int_100_17, ctl= 11, Non-ctl= 11
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_data_addr_int_100_17.
Number of non-ctl's : 0

SOP DEBUG : Module= riscv_mult, Cluster= ctl_127_11, ctl= 1, Non-ctl= 0
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_127_11.
Number of non-ctl's : 20
g35 g42 mux_fifo_clear_361_18 mux_fifo_hwlp_361_18 mux_hwlp_NS_361_18 mux_hwlp_masked_361_18 mux_addr_valid_443_94 mux_fetch_is_hwlp_443_102 mux_addr_valid_465_96 mux_addr_valid_534_100 mux_fetch_is_hwlp_465_104 mux_fifo_clear_411_112 mux_addr_valid_468_98 mux_fifo_clear_363_106 mux_fifo_clear_371_108 mux_fifo_clear_390_110 mux_fifo_valid_489_114 mux_instr_req_o_489_120 mux_fifo_valid_492_116 mux_instr_req_o_431_118 
SOP DEBUG : Module= riscv_prefetch_buffer, Cluster= ctl_hwlp_CS_361_18, ctl= 15, Non-ctl= 20
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_hwlp_CS_361_18.
Number of non-ctl's : 1
mux_NS_451_92 
SOP DEBUG : Module= riscv_prefetch_buffer, Cluster= g91, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster g91.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 18 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'lp_riscv/iram_prog_addr_reg[0][0]', 'lp_riscv/iram_prog_addr_reg[0][1]', 
'lp_riscv/iram_prog_addr_reg[2][0]', 'lp_riscv/iram_prog_addr_reg[2][1]', 
'lp_riscv/iram_prog_addr_reg[2][2]', 'lp_riscv/iram_prog_addr_reg[2][3]', 
'lp_riscv/iram_prog_addr_reg[2][4]', 'lp_riscv/iram_prog_addr_reg[2][5]', 
'lp_riscv/iram_prog_addr_reg[2][6]', 'lp_riscv/iram_prog_addr_reg[2][7]', 
'lp_riscv/iram_prog_addr_reg[3][0]', 'lp_riscv/iram_prog_addr_reg[3][1]', 
'lp_riscv/iram_prog_addr_reg[3][2]', 'lp_riscv/iram_prog_addr_reg[3][3]', 
'lp_riscv/iram_prog_addr_reg[3][4]', 'lp_riscv/iram_prog_addr_reg[3][5]', 
'lp_riscv/iram_prog_addr_reg[3][6]', 'lp_riscv/iram_prog_addr_reg[3][7]'.
              Info: total 471 bmuxes found, 307 are converted to onehot form, and 164 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'lp_riscv_top':
          live_trim(25) sop(15) mux_reduce(2) output_trim(3) 
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'cs_registers_i' in module 'riscv_core_N_EXT_PERF_COUNTERS16_INSTR_RDATA_WIDTH32_SUPPORT_COMPRESS0' is ungrouped to improve datapath connectivity.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_popcnt_i' in module 'riscv_alu' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'div_i' in module 'riscv_alu' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_i' in module 'riscv_ex_stage' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'mult_i' in module 'riscv_ex_stage' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ex_stage_i' in module 'riscv_core_N_EXT_PERF_COUNTERS16_INSTR_RDATA_WIDTH32_SUPPORT_COMPRESS0' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'controller_i' in module 'riscv_id_stage_N_HWLP2' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'exc_controller_i' in module 'riscv_id_stage_N_HWLP2' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'hwloop_regs_i' in module 'riscv_id_stage_N_HWLP2' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'registers_i' in module 'riscv_id_stage_N_HWLP2' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'id_stage_i' in module 'riscv_core_N_EXT_PERF_COUNTERS16_INSTR_RDATA_WIDTH32_SUPPORT_COMPRESS0' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'hwloop_controller_i' in module 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_SUPPORT_COMPRESS0' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'fifo_i' in module 'riscv_prefetch_buffer' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'prefetch_32.prefetch_buffer_i' in module 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_SUPPORT_COMPRESS0' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'if_stage_i' in module 'riscv_core_N_EXT_PERF_COUNTERS16_INSTR_RDATA_WIDTH32_SUPPORT_COMPRESS0' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'load_store_unit_i' in module 'riscv_core_N_EXT_PERF_COUNTERS16_INSTR_RDATA_WIDTH32_SUPPORT_COMPRESS0' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'i_riscv_core' in module 'lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'iccm_ram_wrapper' in module 'lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16' is ungrouped to improve datapath connectivity.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'lp_riscv_top'.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_i_riscv_core_cs_registers_i_mux_mepc_n_193_20' in design 'CDN_DP_region_6_0'.
	The following set of mux instances are merged ( i_riscv_core_cs_registers_i_mux_mepc_n_193_20 i_riscv_core_cs_registers_i_mux_exc_cause_n_195_20 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_i_riscv_core_ex_stage_i_alu_i_mux_655_32' in design 'CDN_DP_region_6_0'.
	The following set of mux instances are merged ( i_riscv_core_ex_stage_i_alu_i_mux_655_32 i_riscv_core_ex_stage_i_alu_i_mux_656_32 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_i_riscv_core_ex_stage_i_alu_i_mux_668_32' in design 'CDN_DP_region_6_0'.
	The following set of mux instances are merged ( i_riscv_core_ex_stage_i_alu_i_mux_668_32 i_riscv_core_ex_stage_i_alu_i_mux_669_32 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_i_riscv_core_ex_stage_i_mult_i_mux_110_30' in design 'CDN_DP_region_6_0'.
	The following set of mux instances are merged ( i_riscv_core_ex_stage_i_mult_i_mux_110_30 i_riscv_core_ex_stage_i_mult_i_mux_111_30 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_i_riscv_core_ex_stage_i_alu_i_div_i_mux_178_23' in design 'CDN_DP_region_6_0'.
	The following set of instances are flattened ( i_riscv_core_ex_stage_i_alu_i_div_i_mux_178_23 i_riscv_core_ex_stage_i_alu_i_div_i_mux_100_25 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_i_riscv_core_ex_stage_i_alu_i_mux_245_26' in design 'CDN_DP_region_6_0'.
	The following set of instances are flattened ( i_riscv_core_ex_stage_i_alu_i_mux_245_26 i_riscv_core_ex_stage_i_alu_i_mux_246_28 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_i_riscv_core_ex_stage_i_alu_i_mux_shift_right_result_291_12' in design 'CDN_DP_region_6_0'.
	The following set of instances are flattened ( i_riscv_core_ex_stage_i_alu_i_mux_shift_right_result_291_12 i_riscv_core_ex_stage_i_alu_i_mux_shift_right_result_293_28 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_i_riscv_core_if_stage_i_hwloop_controller_i_mux_pc_is_end_addr_64_10' in design 'CDN_DP_region_6_0'.
	The following set of instances are flattened ( i_riscv_core_if_stage_i_hwloop_controller_i_mux_pc_is_end_addr_64_10 i_riscv_core_if_stage_i_hwloop_controller_i_mux_pc_is_end_addr_65_9 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_i_riscv_core_if_stage_i_hwloop_controller_i_mux_pc_is_end_addr_64_26' in design 'CDN_DP_region_6_0'.
	The following set of instances are flattened ( i_riscv_core_if_stage_i_hwloop_controller_i_mux_pc_is_end_addr_64_26 i_riscv_core_if_stage_i_hwloop_controller_i_mux_pc_is_end_addr_65_39 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_i_riscv_core_ex_stage_i_mux_111_35' in design 'CDN_DP_region_6_0'.
	The following set of instances are flattened ( i_riscv_core_ex_stage_i_mux_111_35 i_riscv_core_ex_stage_i_mult_i_mux_result_o_270_18 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_i_riscv_core_ex_stage_i_alu_i_mux_shift_right_result_256_10' in design 'CDN_DP_region_6_0'.
	The following set of instances are flattened ( i_riscv_core_ex_stage_i_alu_i_mux_shift_right_result_256_10 F_i_riscv_core_ex_stage_i_alu_i_mux_shift_right_result_291_12 ).

    MaxCSA: Not creating MaxCSA config for CDN_DP_region_6_0, number of outputs (2002) exceeds limit (1000)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_6_0'
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 7 datapath macros in module 'CDN_DP_region_6_0_c1' to a form more suitable for further optimization.
      Timing csa_tree...
        Done timing csa_tree.
      Timing add_unsigned_205...
        Done timing add_unsigned_205.
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing decrement_unsigned...
        Done timing decrement_unsigned.
      Timing increment_unsigned_209...
        Done timing increment_unsigned_209.
      Timing decrement_unsigned_211...
        Done timing decrement_unsigned_211.
      Timing csa_tree_215...
        Done timing csa_tree_215.
      Timing add_signed_carry...
        Done timing add_signed_carry.
      Timing csa_tree_554...
        Done timing csa_tree_554.
      Timing csa_tree_880...
        Done timing csa_tree_880.
      Timing add_signed_carry_1071...
        Done timing add_signed_carry_1071.
      Timing csa_tree_1073...
        Done timing csa_tree_1073.
      Timing csa_tree_1401...
        Done timing csa_tree_1401.
      Timing add_unsigned_carry...
        Done timing add_unsigned_carry.
      Timing add_signed_carry_1432...
        Done timing add_signed_carry_1432.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_6_0_c1' to a form more suitable for further optimization.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_6_0_c1 in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16':
	  (final_adder_i_riscv_core_ex_stage_i_mult_i_add_254_96, final_adder_i_riscv_core_ex_stage_i_mult_i_add_204_63, final_adder_i_riscv_core_ex_stage_i_mult_i_add_241_81)

      Timing addsub_unsigned_1482...
        Done timing addsub_unsigned_1482.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_6_0_c1 in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16':
	  (i_riscv_core_ex_stage_i_alu_i_div_i_sub_100_68, i_riscv_core_ex_stage_i_alu_i_div_i_add_100_46)

      Timing addsub_unsigned_1493...
        Done timing addsub_unsigned_1493.
      Timing sub_unsigned_1496...
        Done timing sub_unsigned_1496.
      Timing addsub_unsigned_1502...
        Done timing addsub_unsigned_1502.
      Timing add_unsigned_1511...
        Done timing add_unsigned_1511.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_6_0_c1 in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16':
	  (i_riscv_core_id_stage_i_add_456_37, i_riscv_core_id_stage_i_add_455_37)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_6_0_c1 in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16':
	  (i_riscv_core_id_stage_i_add_503_49, i_riscv_core_id_stage_i_add_499_38, i_riscv_core_id_stage_i_add_500_38)

Number of non-ctl's : 2
g7936 i_riscv_core_cs_registers_i_mux_csr_wdata_int_241_18 
SOP DEBUG : Module= CDN_DP_region_6_0_c1, Cluster= i_riscv_core_cs_registers_i_ctl_csr_op_i_241_18_create, ctl= 1, Non-ctl= 2
Selected impl_type 4 (factored_form (optimized)) for sop cluster i_riscv_core_cs_registers_i_ctl_csr_op_i_241_18_create.
Number of non-ctl's : 1
i_riscv_core_ex_stage_i_mult_i_mux_cmbsop_mulh_active_127_11 
SOP DEBUG : Module= CDN_DP_region_6_0_c1, Cluster= i_riscv_core_ex_stage_i_mult_i_ctl_127_11_create, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster i_riscv_core_ex_stage_i_mult_i_ctl_127_11_create.
      Timing decrement_unsigned_2079...
        Done timing decrement_unsigned_2079.
      Timing decrement_unsigned_1816_2080...
        Done timing decrement_unsigned_1816_2080.
      Timing gt_unsigned_rtlopto_model_2082...
        Done timing gt_unsigned_rtlopto_model_2082.
      Timing gt_signed_3_rtlopto_model_2083...
        Done timing gt_signed_3_rtlopto_model_2083.
      Timing lt_signed_rtlopto_model_2084...
        Done timing lt_signed_rtlopto_model_2084.
      Timing increment_unsigned_2085...
        Done timing increment_unsigned_2085.
      Timing increment_unsigned_1982_2086...
        Done timing increment_unsigned_1982_2086.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 7 datapath macros in module 'CDN_DP_region_6_0_c2' to a form more suitable for further optimization.
      Timing increment_unsigned_2118...
        Done timing increment_unsigned_2118.
      Timing decrement_unsigned_2120...
        Done timing decrement_unsigned_2120.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_6_0_c2' to a form more suitable for further optimization.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_6_0_c2 in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16':
	  (final_adder_i_riscv_core_ex_stage_i_mult_i_add_254_96, final_adder_i_riscv_core_ex_stage_i_mult_i_add_204_63, final_adder_i_riscv_core_ex_stage_i_mult_i_add_241_81)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_6_0_c2 in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16':
	  (i_riscv_core_ex_stage_i_alu_i_div_i_sub_100_68, i_riscv_core_ex_stage_i_alu_i_div_i_add_100_46)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_6_0_c2 in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16':
	  (i_riscv_core_id_stage_i_add_456_37, i_riscv_core_id_stage_i_add_455_37)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_6_0_c2 in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16':
	  (i_riscv_core_id_stage_i_add_503_49, i_riscv_core_id_stage_i_add_499_38, i_riscv_core_id_stage_i_add_500_38)

Number of non-ctl's : 2
g7936 i_riscv_core_cs_registers_i_mux_csr_wdata_int_241_18 
SOP DEBUG : Module= CDN_DP_region_6_0_c2, Cluster= i_riscv_core_cs_registers_i_ctl_csr_op_i_241_18_create, ctl= 1, Non-ctl= 2
Selected impl_type 4 (factored_form (optimized)) for sop cluster i_riscv_core_cs_registers_i_ctl_csr_op_i_241_18_create.
Number of non-ctl's : 1
i_riscv_core_ex_stage_i_mult_i_mux_cmbsop_mulh_active_127_11 
SOP DEBUG : Module= CDN_DP_region_6_0_c2, Cluster= i_riscv_core_ex_stage_i_mult_i_ctl_127_11_create, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster i_riscv_core_ex_stage_i_mult_i_ctl_127_11_create.
      Timing decrement_unsigned_3755...
        Done timing decrement_unsigned_3755.
      Timing decrement_unsigned_3653_3756...
        Done timing decrement_unsigned_3653_3756.
      Timing decrement_unsigned_1816_3757...
        Done timing decrement_unsigned_1816_3757.
      Timing gt_unsigned_rtlopto_model_3759...
        Done timing gt_unsigned_rtlopto_model_3759.
      Timing gt_signed_3_rtlopto_model_3760...
        Done timing gt_signed_3_rtlopto_model_3760.
      Timing lt_signed_rtlopto_model_3761...
        Done timing lt_signed_rtlopto_model_3761.
      Timing increment_unsigned_3762...
        Done timing increment_unsigned_3762.
      Timing increment_unsigned_2118_3763...
        Done timing increment_unsigned_2118_3763.
      Timing increment_unsigned_1982_3764...
        Done timing increment_unsigned_1982_3764.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_i_riscv_core_cs_registers_i_mux_PCCR_n[0]_379_17' in design 'CDN_DP_region_6_0_c2'.
	The following set of instances are flattened ( i_riscv_core_cs_registers_i_mux_PCCR_n[0]_379_17 i_riscv_core_cs_registers_i_mux_PCCR_n[0]_380_20 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_i_riscv_core_id_stage_i_mux_480_25' in design 'CDN_DP_region_6_0_c2'.
	The following set of instances are flattened ( i_riscv_core_id_stage_i_mux_480_25 i_riscv_core_id_stage_i_mux_hwloop_start_int_463_11 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_i_riscv_core_if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_mux_addr_n[0]_192_21' in design 'CDN_DP_region_6_0_c2'.
	The following set of instances are flattened ( i_riscv_core_if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_mux_addr_n[0]_192_21 i_riscv_core_if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_mux_addr_n[0]_195_11 i_riscv_core_if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_mux_addr_n[0]_200_13 i_riscv_core_if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_mux_addr_n[0]_212_15 ).

Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 7 datapath macros in module 'CDN_DP_region_6_0_c3' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_6_0_c3' to a form more suitable for further optimization.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_6_0_c3 in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16':
	  (final_adder_i_riscv_core_ex_stage_i_mult_i_add_254_96, final_adder_i_riscv_core_ex_stage_i_mult_i_add_204_63, final_adder_i_riscv_core_ex_stage_i_mult_i_add_241_81)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_6_0_c3 in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16':
	  (i_riscv_core_ex_stage_i_alu_i_div_i_sub_100_68, i_riscv_core_ex_stage_i_alu_i_div_i_add_100_46)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_6_0_c3 in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16':
	  (i_riscv_core_id_stage_i_add_456_37, i_riscv_core_id_stage_i_add_455_37)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_6_0_c3 in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16':
	  (i_riscv_core_id_stage_i_add_503_49, i_riscv_core_id_stage_i_add_499_38, i_riscv_core_id_stage_i_add_500_38)

Number of non-ctl's : 2
g7936 i_riscv_core_cs_registers_i_mux_csr_wdata_int_241_18 
SOP DEBUG : Module= CDN_DP_region_6_0_c3, Cluster= i_riscv_core_cs_registers_i_ctl_csr_op_i_241_18_create, ctl= 1, Non-ctl= 2
Selected impl_type 4 (factored_form (optimized)) for sop cluster i_riscv_core_cs_registers_i_ctl_csr_op_i_241_18_create.
Number of non-ctl's : 1
i_riscv_core_ex_stage_i_mult_i_mux_cmbsop_mulh_active_127_11 
SOP DEBUG : Module= CDN_DP_region_6_0_c3, Cluster= i_riscv_core_ex_stage_i_mult_i_ctl_127_11_create, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster i_riscv_core_ex_stage_i_mult_i_ctl_127_11_create.
      Timing decrement_unsigned_5644...
        Done timing decrement_unsigned_5644.
      Timing decrement_unsigned_1816_5645...
        Done timing decrement_unsigned_1816_5645.
      Timing gt_unsigned_rtlopto_model_5647...
        Done timing gt_unsigned_rtlopto_model_5647.
      Timing gt_signed_3_rtlopto_model_5648...
        Done timing gt_signed_3_rtlopto_model_5648.
      Timing lt_signed_rtlopto_model_5649...
        Done timing lt_signed_rtlopto_model_5649.
      Timing increment_unsigned_5650...
        Done timing increment_unsigned_5650.
      Timing increment_unsigned_1982_5651...
        Done timing increment_unsigned_1982_5651.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_i_riscv_core_cs_registers_i_mux_PCCR_n[0]_379_17' in design 'CDN_DP_region_6_0_c3'.
	The following set of instances are flattened ( i_riscv_core_cs_registers_i_mux_PCCR_n[0]_379_17 i_riscv_core_cs_registers_i_mux_PCCR_n[0]_380_20 ).

Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 7 datapath macros in module 'CDN_DP_region_6_0_c4' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_6_0_c4' to a form more suitable for further optimization.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_6_0_c4 in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16':
	  (final_adder_i_riscv_core_ex_stage_i_mult_i_add_254_96, final_adder_i_riscv_core_ex_stage_i_mult_i_add_204_63, final_adder_i_riscv_core_ex_stage_i_mult_i_add_241_81)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_6_0_c4 in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16':
	  (i_riscv_core_ex_stage_i_alu_i_div_i_sub_100_68, i_riscv_core_ex_stage_i_alu_i_div_i_add_100_46)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_6_0_c4 in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16':
	  (i_riscv_core_id_stage_i_add_456_37, i_riscv_core_id_stage_i_add_455_37)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_6_0_c4 in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16':
	  (i_riscv_core_id_stage_i_add_503_49, i_riscv_core_id_stage_i_add_499_38, i_riscv_core_id_stage_i_add_500_38)

Number of non-ctl's : 2
g7936 i_riscv_core_cs_registers_i_mux_csr_wdata_int_241_18 
SOP DEBUG : Module= CDN_DP_region_6_0_c4, Cluster= i_riscv_core_cs_registers_i_ctl_csr_op_i_241_18_create, ctl= 1, Non-ctl= 2
Selected impl_type 4 (factored_form (optimized)) for sop cluster i_riscv_core_cs_registers_i_ctl_csr_op_i_241_18_create.
Number of non-ctl's : 1
i_riscv_core_ex_stage_i_mult_i_mux_cmbsop_mulh_active_127_11 
SOP DEBUG : Module= CDN_DP_region_6_0_c4, Cluster= i_riscv_core_ex_stage_i_mult_i_ctl_127_11_create, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster i_riscv_core_ex_stage_i_mult_i_ctl_127_11_create.
      Timing decrement_unsigned_7328...
        Done timing decrement_unsigned_7328.
      Timing decrement_unsigned_3653_7329...
        Done timing decrement_unsigned_3653_7329.
      Timing decrement_unsigned_1816_7330...
        Done timing decrement_unsigned_1816_7330.
      Timing gt_unsigned_rtlopto_model_7332...
        Done timing gt_unsigned_rtlopto_model_7332.
      Timing gt_signed_3_rtlopto_model_7333...
        Done timing gt_signed_3_rtlopto_model_7333.
      Timing lt_signed_rtlopto_model_7334...
        Done timing lt_signed_rtlopto_model_7334.
      Timing increment_unsigned_7335...
        Done timing increment_unsigned_7335.
      Timing increment_unsigned_2118_7336...
        Done timing increment_unsigned_2118_7336.
      Timing increment_unsigned_1982_7337...
        Done timing increment_unsigned_1982_7337.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_i_riscv_core_cs_registers_i_mux_PCCR_n[0]_379_17' in design 'CDN_DP_region_6_0_c4'.
	The following set of instances are flattened ( i_riscv_core_cs_registers_i_mux_PCCR_n[0]_379_17 i_riscv_core_cs_registers_i_mux_PCCR_n[0]_380_20 ).

Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 7 datapath macros in module 'CDN_DP_region_6_0_c5' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_6_0_c5' to a form more suitable for further optimization.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_6_0_c5 in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16':
	  (final_adder_i_riscv_core_ex_stage_i_mult_i_add_254_96, final_adder_i_riscv_core_ex_stage_i_mult_i_add_204_63, final_adder_i_riscv_core_ex_stage_i_mult_i_add_241_81)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_6_0_c5 in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16':
	  (i_riscv_core_ex_stage_i_alu_i_div_i_sub_100_68, i_riscv_core_ex_stage_i_alu_i_div_i_add_100_46)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_6_0_c5 in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16':
	  (i_riscv_core_id_stage_i_add_456_37, i_riscv_core_id_stage_i_add_455_37)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_6_0_c5 in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16':
	  (i_riscv_core_id_stage_i_add_503_49, i_riscv_core_id_stage_i_add_499_38, i_riscv_core_id_stage_i_add_500_38)

Number of non-ctl's : 2
g7936 i_riscv_core_cs_registers_i_mux_csr_wdata_int_241_18 
SOP DEBUG : Module= CDN_DP_region_6_0_c5, Cluster= i_riscv_core_cs_registers_i_ctl_csr_op_i_241_18_create, ctl= 1, Non-ctl= 2
Selected impl_type 4 (factored_form (optimized)) for sop cluster i_riscv_core_cs_registers_i_ctl_csr_op_i_241_18_create.
Number of non-ctl's : 1
i_riscv_core_ex_stage_i_mult_i_mux_cmbsop_mulh_active_127_11 
SOP DEBUG : Module= CDN_DP_region_6_0_c5, Cluster= i_riscv_core_ex_stage_i_mult_i_ctl_127_11_create, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster i_riscv_core_ex_stage_i_mult_i_ctl_127_11_create.
      Timing decrement_unsigned_9014...
        Done timing decrement_unsigned_9014.
      Timing decrement_unsigned_3653_9015...
        Done timing decrement_unsigned_3653_9015.
      Timing decrement_unsigned_1816_9016...
        Done timing decrement_unsigned_1816_9016.
      Timing gt_unsigned_rtlopto_model_9018...
        Done timing gt_unsigned_rtlopto_model_9018.
      Timing gt_signed_3_rtlopto_model_9019...
        Done timing gt_signed_3_rtlopto_model_9019.
      Timing lt_signed_rtlopto_model_9020...
        Done timing lt_signed_rtlopto_model_9020.
      Timing increment_unsigned_9021...
        Done timing increment_unsigned_9021.
      Timing increment_unsigned_2118_9022...
        Done timing increment_unsigned_2118_9022.
      Timing increment_unsigned_1982_9023...
        Done timing increment_unsigned_1982_9023.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_i_riscv_core_cs_registers_i_mux_PCCR_n[0]_379_17' in design 'CDN_DP_region_6_0_c5'.
	The following set of instances are flattened ( i_riscv_core_cs_registers_i_mux_PCCR_n[0]_379_17 i_riscv_core_cs_registers_i_mux_PCCR_n[0]_380_20 ).

Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 7 datapath macros in module 'CDN_DP_region_6_0_c6' to a form more suitable for further optimization.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=32 B=32 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
      Timing mult_signed...
        Done timing mult_signed.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=17 B=17 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
      Timing mult_signed_9416...
        Done timing mult_signed_9416.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'RTLOPT-30'.
      Timing csa_tree_48794...
        Done timing csa_tree_48794.
      Timing add_signed...
        Done timing add_signed.
      Timing csa_tree_48923...
        Done timing csa_tree_48923.
      Timing csa_tree_49187...
        Done timing csa_tree_49187.
      Timing add_signed_49244...
        Done timing add_signed_49244.
      Timing csa_tree_49248...
        Done timing csa_tree_49248.
      Timing add_signed_49340...
        Done timing add_signed_49340.
      Timing mux_49345...
        Done timing mux_49345.
      Timing csa_tree_49354...
        Done timing csa_tree_49354.
      Timing add_signed_49424...
        Done timing add_signed_49424.
      Timing mux_49426...
        Done timing mux_49426.
      Timing csa_tree_49432...
        Done timing csa_tree_49432.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 4 datapath macros in module 'CDN_DP_region_6_0_c6' to a form more suitable for further optimization.
Number of non-ctl's : 2
g7936 i_riscv_core_cs_registers_i_mux_csr_wdata_int_241_18 
SOP DEBUG : Module= CDN_DP_region_6_0_c6, Cluster= i_riscv_core_cs_registers_i_ctl_csr_op_i_241_18_create, ctl= 1, Non-ctl= 2
Selected impl_type 4 (factored_form (optimized)) for sop cluster i_riscv_core_cs_registers_i_ctl_csr_op_i_241_18_create.
Number of non-ctl's : 1
i_riscv_core_ex_stage_i_mult_i_mux_cmbsop_mulh_active_127_11 
SOP DEBUG : Module= CDN_DP_region_6_0_c6, Cluster= i_riscv_core_ex_stage_i_mult_i_ctl_127_11_create, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster i_riscv_core_ex_stage_i_mult_i_ctl_127_11_create.
      Timing decrement_unsigned_50100...
        Done timing decrement_unsigned_50100.
      Timing decrement_unsigned_1816_50101...
        Done timing decrement_unsigned_1816_50101.
      Timing gt_unsigned_rtlopto_model_50103...
        Done timing gt_unsigned_rtlopto_model_50103.
      Timing gt_signed_3_rtlopto_model_50104...
        Done timing gt_signed_3_rtlopto_model_50104.
      Timing lt_signed_rtlopto_model_50105...
        Done timing lt_signed_rtlopto_model_50105.
      Timing increment_unsigned_50106...
        Done timing increment_unsigned_50106.
      Timing increment_unsigned_1982_50107...
        Done timing increment_unsigned_1982_50107.
CDN_DP_region_6_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_6_0_c0 in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16: area: 163984906919 ,dp = 170 mux = 500 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_6_0_c1 in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16: area: 147146952856 ,dp = 72 mux = 498 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_6_0_c2 in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16: area: 146271543384 ,dp = 71 mux = 492 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_6_0_c3 in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16: area: 146916376254 ,dp = 72 mux = 497 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_6_0_c4 in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16: area: 146711202159 ,dp = 71 mux = 496 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_6_0_c5 in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16: area: 146711202159 ,dp = 71 mux = 496 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_6_0_c6 in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16: area: 145073717477 ,dp = 77 mux = 507 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_6_0_c6 in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16: area: 145073717477 ,dp = 77 mux = 507 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 145073717477.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_6_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area     163984906919       147146952856       146271543384       146916376254       146711202159       146711202159       145073717477  
##>            WNS          +727.20            +782.40            +782.40            +782.40            +782.40            +782.40            +468.10  
##>            TNS                0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  8                  8                  8                  8                  8                 11  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  5                  5                  5                  5                  5                 10  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                 11                  8                 10                  8                  8                 30  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_6_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START           163984906919 (      )    107374909.60 (        )             0 (        )              
##> datapath_rewrite_one_def       START           163984906919 ( +0.00)    107374909.60 (   +0.00)             0 (       0)              
##>  rewrite                       START           163984906919 ( +0.00)    107374909.60 (   +0.00)             0 (       0)              (na,csaa) constant_mux_add_rtl --> shift_add_before_mux_to
##>                                  END           163988814997 ( +0.00)    107374909.60 (   +0.00)             0 (       0)           0  
##>  rewrite                       START           163984906919 ( -0.00)    107374909.60 (   +0.00)             0 (       0)              (na,csaa) constant_mux_add_rtl --> shift_add_before_mux_to
##>                                  END           164236977950 ( +0.15)    107374909.60 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START           163984906919 ( -0.15)    107374909.60 (   +0.00)             0 (       0)              
##>                                  END           163705479342 ( -0.17)    107374909.60 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START           163705479342 ( +0.00)    107374909.60 (   +0.00)             0 (       0)              
##>                                  END           163705479342 ( +0.00)    107374909.60 (   +0.00)             0 (       0)           0  
##>  rewrite                       START           163705479342 ( +0.00)    107374909.60 (   +0.00)             0 (       0)              (na,csaa) and_en_v2 --> en_mux
##>                                  END           163832491877 ( +0.08)    107374909.60 (   +0.00)             0 (       0)           0  
##>  rewrite                       START           163705479342 ( -0.08)    107374909.60 (   +0.00)             0 (       0)              (a,csaa) dec_with_select --> dec_ci
##>                                  END           163672260679 ( -0.02)    107374909.60 (   +0.00)             0 (       0)           0  
##>  rewrite                       START           163672260679 ( +0.00)    107374909.60 (   +0.00)             0 (       0)              (a,csaa) inc_with_select --> inc_ci
##>                                  END           163428005804 ( -0.15)    107374909.60 (   +0.00)             0 (       0)           0  
##>  rewrite                       START           163428005804 ( +0.00)    107374909.60 (   +0.00)             0 (       0)              (a,csaa) add_c_with_select_version1 --> add_c_with_select_version2
##>                                  END           163300993269 ( -0.08)    107374909.60 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START           163300993269 ( +0.00)    107374909.60 (   +0.00)             0 (       0)              
##>                                  END           163300993269 ( +0.00)    107374909.60 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START           163300993269 ( +0.00)    107374909.60 (   +0.00)             0 (       0)              
##>                                  END           163300993269 ( +0.00)    107374909.60 (   +0.00)             0 (       0)           0  
##>  rewrite                       START           163300993269 ( +0.00)    107374909.60 (   +0.00)             0 (       0)              (a,csaa) dissolve_1bit_const_2x1mux_from --> dissolve_1bit_const_2x1mux_to
##>                                  END           163293177113 ( -0.00)    107374909.60 (   +0.00)             0 (       0)           0  
##>  rewrite                       START           163293177113 ( +0.00)    107374909.60 (   +0.00)             0 (       0)              (a,csaa) dissolve_1bit_const_2x1mux_from --> dissolve_1bit_const_2x1mux_to
##>                                  END           163287314996 ( -0.00)    107374909.60 (   +0.00)             0 (       0)           0  
##>  rewrite                       START           163287314996 ( +0.00)    107374909.60 (   +0.00)             0 (       0)              (a,csaa) dissolve_1bit_const_2x1mux_from --> dissolve_1bit_const_2x1mux_to
##>                                  END           163281452879 ( -0.00)    107374909.60 (   +0.00)             0 (       0)           0  
##>  rewrite                       START           163281452879 ( +0.00)    107374909.60 (   +0.00)             0 (       0)              (a,csaa) dissolve_1bit_const_2x1mux_from --> dissolve_1bit_const_2x1mux_to
##>                                  END           163275590762 ( -0.00)    107374909.60 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START           163275590762 ( +0.00)    107374909.60 (   +0.00)             0 (       0)              
##>                                  END           163269728645 ( -0.00)    107374909.60 (   +0.00)             0 (       0)           0  
##>                                  END           163269728645 ( -0.44)    107374909.60 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START           163269728645 ( +0.00)    107374909.60 (   +0.00)             0 (       0)              
##>                                  END           144100606055 (-11.74)    107374856.60 (  -53.00)             0 (       0)          19  
##> csa_opto                       START           144100606055 ( +0.00)    214748364.70 (+107373508.10)             0 (       0)              
##>                                  END           146804996031 ( +1.88)    214748364.70 (   +0.00)             0 (       0)           1  
##>                                  END           146804996031 (-10.48)    214748364.70 (+107373455.10)             0 (       0)          21  
##>canonicalize_by_names           START           146804996031 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           146804996031 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START           146804996031 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> rewrite                        START           146804996031 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (a,ar) signed_adder_with_extra_input_bits_from --> signed_adder_with_extra_input_bits_to
##>                                  END           146804996031 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START           146804996031 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (a,ar) signed_adder_with_extra_input_bits_from --> signed_adder_with_extra_input_bits_to
##>                                  END           146787409680 ( -0.01)    214748364.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START           146787409680 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (a,ar) signed_adder_with_extra_input_bits_from --> signed_adder_with_extra_input_bits_to
##>                                  END           146769823329 ( -0.01)    214748364.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START           146769823329 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (a,ar) csa_add_and_inc_v2 --> csa_add_ci
##>                                  END           146740512744 ( -0.02)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END           146740512744 ( -0.04)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START           146740512744 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           146740512744 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START           146740512744 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           146740512744 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START           146740512744 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           146740512744 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START           146740512744 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           146740512744 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START           146740512744 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START           146740512744 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           146740512744 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END           146740512744 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START           146740512744 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           146740512744 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START           146740512744 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           146457177089 ( -0.19)    214748364.70 (   +0.00)             0 (       0)           1  
##>createMaxCarrySave              START           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           1  
##>createMaxCarrySave              START           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END           146457177089 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START           146011656197 ( -0.30)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           145198775973 ( -0.56)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START           145198775973 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           145220270402 ( +0.01)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START           145220270402 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           145091303828 ( -0.09)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START           145091303828 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START           145091303828 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           145091303828 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END           145091303828 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START           145073717477 ( -0.01)      468.10 (-214747896.60)             0 (       0)              
##>                                  END           145073717477 ( +0.00)      468.10 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_6_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_6_0_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(11), factoring(0), sharing(10), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Prepare netlist for verification ...
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'stall_cs_reg[0]' and 'stall_cs_reg[1]' in 'riscv_debug_unit' have been merged.
        : To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 1 sequential instance. 
Following instance is deleted as they do not drive any primary output:
'lp_riscv/i_riscv_core_debug_unit_i/stall_cs_reg[1]'.
              Prepare netlist for verification Done.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'lp_riscv_top'.
      Removing temporary intermediate hierarchies under lp_riscv_top
Number of big hc bmuxes after = 4
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: lp_riscv_top, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: lp_riscv_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.085s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         1.00 | 
| hlo_mux_reorder     |       0 |       0 |        85.00 | 
----------------------------------------------------------
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'lp_riscv/i_riscv_core_debug_unit_i/stall_cs_reg[0]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
              Optimizing muxes in design 'lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16'.
              Optimizing muxes in design 'CDN_CARRYSAVE_MUX_GROUP'.
              Optimizing muxes in design 'CDN_CARRYSAVE_MUX_GROUP_3865'.
              Optimizing muxes in design 'CDN_CARRYSAVE_MUX_GROUP_3866'.
              Optimizing muxes in design 'CDN_CARRYSAVE_MUX_GROUP_3867'.
              Optimizing muxes in design 'CDN_CARRYSAVE_MUX_GROUP_3868'.
              Optimizing muxes in design 'CDN_CARRYSAVE_MUX_GROUP_3869'.
              Optimizing muxes in design 'CDN_CARRYSAVE_MUX_GROUP_3870'.
              Optimizing muxes in design 'CDN_CARRYSAVE_MUX_GROUP_3871'.
              Optimizing muxes in design 'riscv_debug_unit'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 1 sequential instance. 
Following instance is deleted as they do not drive any primary output:
'lp_riscv/i_riscv_core_debug_unit_i/stall_cs_reg[0]'.
              Optimizing muxes in design 'riscv_decoder'.
              Post blast muxes in design 'lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16'.
              Post blast muxes in design 'CDN_CARRYSAVE_MUX_GROUP'.
              Post blast muxes in design 'CDN_CARRYSAVE_MUX_GROUP_3865'.
              Post blast muxes in design 'CDN_CARRYSAVE_MUX_GROUP_3866'.
              Post blast muxes in design 'CDN_CARRYSAVE_MUX_GROUP_3867'.
              Post blast muxes in design 'CDN_CARRYSAVE_MUX_GROUP_3868'.
              Post blast muxes in design 'CDN_CARRYSAVE_MUX_GROUP_3869'.
              Post blast muxes in design 'riscv_decoder'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: lp_riscv_top, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.759s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |       759.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                 Message Text                   |
--------------------------------------------------------------------------------
| CDFG-331    |Warning |    1 |Detected a logic abstract.                      |
|             |        |      |A logic abstract is an unresolved reference     |
|             |        |      | with defined port names and directions. It is  |
|             |        |      | inferred from an empty Verilog or VHDL design, |
|             |        |      | or when the 'black_box' pragma or 'blackbox'   |
|             |        |      | hdl_arch attribute is specified. Use 'set_db   |
|             |        |      | init_blackbox_for_undefined false'             |
|             |        |      | (in CUI mode)                                  |
|             |        |      | or 'set_attribute init_blackbox_for_undefined  |
|             |        |      | false /' (in legacy mode)                      |
|             |        |      | to treat an empty module as a defined module.  |
| CDFG-372    |Info    |  186 |Bitwidth mismatch in assignment.                |
|             |        |      |Review and make sure the mismatch is            |
|             |        |      | unintentional. Genus can possibly issue        |
|             |        |      | bitwidth mismatch warning for explicit         |
|             |        |      | assignments present in RTL as-well-as for      |
|             |        |      | implicit assignments inferred by the tool. For |
|             |        |      | example, in case of enum declaration without   |
|             |        |      | value, the tool will implicitly assign value   |
|             |        |      | to the enum variables. It also issues the      |
|             |        |      | warning for any bitwidth mismatch that appears |
|             |        |      | in this implicit assignment.                   |
| CDFG-373    |Info    |   11 |Sign mismatch in assignment.                    |
| CDFG-500    |Info    |   14 |Unused module input port.                       |
|             |        |      |(In port definition within the module, the inpu |
|             |        |      | t port is not used in any assignment           |
|             |        |      | statements or conditional expressions for      |
|             |        |      | decision statements.                           |
| CDFG-508    |Warning |    8 |Removing unused register.                       |
|             |        |      |Genus removes the flip-flop or latch inferred   |
|             |        |      | for an unused signal or variable. To preserve  |
|             |        |      | the flip-flop or latch, set the                |
|             |        |      | hdl_preserve_unused_registers attribute to     |
|             |        |      | true or use a pragma in the RTL.               |
| CDFG-738    |Info    |  236 |Common subexpression eliminated.                |
| CDFG-739    |Info    |  236 |Common subexpression kept.                      |
| CDFG-769    |Info    |   68 |Identified sum-of-products logic to be          |
|             |        |      | optimized during syn_generic.                  |
| CDFG-773    |Info    |    1 |Skip related conditional write and read         |
|             |        |      | sequence.                                      |
| CDFG-818    |Warning |    1 |Using default parameter value for module        |
|             |        |      | elaboration.                                   |
| CDFG2G-616  |Info    |    1 |Latch inferred. Check and revisit your RTL if   |
|             |        |      | this is not the intended behavior.             |
|             |        |      |Use the attributes 'set_attribute               |
|             |        |      | hdl_error_on_latch true'(LUI)                  |
|             |        |      | or 'set_db hdl_error_on_latch true' (CUI)      |
|             |        |      | to issue an error when a latch is inferred.    |
|             |        |      | Use the attributes 'set_attributes             |
|             |        |      | hdl_latch_keep_feedback true'(LUI)             |
|             |        |      | or 'set_db hdl_latch_keep_feedback true'(CUI)  |
|             |        |      | to infer combinational logic rather than a     |
|             |        |      | latch in case a variable is explicitly         |
|             |        |      | assigned to itself.                            |
| CDFG2G-622  |Warning |   34 |Signal or variable has multiple drivers.        |
|             |        |      |This may cause simulation mismatches between    |
|             |        |      | the original and synthesized designs.          |
| CWD-21      |Info    |    6 |Skipping an invalid binding for a subprogram    |
|             |        |      | call.                                          |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                      |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                 |
| DPOPT-3     |Info    |    1 |Implementing datapath configurations.           |
| DPOPT-4     |Info    |    1 |Done implementing datapath configurations.      |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                   |
| DPOPT-10    |Info    |   17 |Optimized a mux chain.                          |
| ELAB-1      |Info    |    1 |Elaborating Design.                             |
| ELAB-2      |Info    |   30 |Elaborating Subdesign.                          |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                        |
| ELABUTL-125 |Warning |    8 |Undriven signal detected.                       |
|             |        |      |The undriven signal handling can be controlled  |
|             |        |      | by setting the attribute                       |
|             |        |      | 'hdl_unconnected_value' before syn_generic     |
|             |        |      | command.                                       |
| ELABUTL-130 |Info    |    1 |Undriven signal detected.                       |
|             |        |      |The 'hdl_unconnected_value' attribute controls  |
|             |        |      | treatment of undriven signal.                  |
| ELABUTL-132 |Info    |   35 |Unused instance port.                           |
|             |        |      |Please check the reported scenario of           |
|             |        |      | unconnected instance port to ensure that it    |
|             |        |      | matches the design intent.                     |
| GB-6        |Info    |    4 |A datapath component has been ungrouped.        |
| GLO-12      |Info    |   95 |Replacing a flip-flop with a logic constant 0.  |
|             |        |      |To prevent this optimization, set the           |
|             |        |      | 'optimize_constant_0_flops' root attribute to  |
|             |        |      | 'false' or 'optimize_constant_0_seq' instance  |
|             |        |      | attribute to 'false'. You can also see the     |
|             |        |      | complete list of deleted sequential with       |
|             |        |      | command 'report sequential -deleted'           |
|             |        |      | (on Reason 'constant0').                       |
| GLO-32      |Info    |    5 |Deleting sequential instances not driving any   |
|             |        |      | primary outputs.                               |
|             |        |      |Optimizations such as constant propagation or   |
|             |        |      | redundancy removal could change the            |
|             |        |      | connections so an instance does not drive any  |
|             |        |      | primary outputs anymore. To see the list of    |
|             |        |      | deleted sequential, set the                    |
|             |        |      | 'information_level' attribute to 2 or above.   |
|             |        |      | If the message is truncated set the message    |
|             |        |      | attribute 'truncate' to false to see the       |
|             |        |      | complete list.                                 |
| GLO-34      |Info    |    6 |Deleting instances not driving any primary      |
|             |        |      | outputs.                                       |
|             |        |      |Optimizations such as constant propagation or   |
|             |        |      | redundancy removal could change the            |
|             |        |      | connections so a hierarchical instance does    |
|             |        |      | not drive any primary outputs anymore. To see  |
|             |        |      | the list of deleted hierarchical instances,    |
|             |        |      | set the 'information_level' attribute to 2 or  |
|             |        |      | above. If the message is truncated set the     |
|             |        |      | message attribute 'truncate' to false to see   |
|             |        |      | the complete list. To prevent this             |
|             |        |      | optimization, set the 'delete_unloaded_insts'  |
|             |        |      | root/subdesign attribute to 'false' or         |
|             |        |      | 'preserve' instance attribute to 'true'.       |
| GLO-42      |Info    |    1 |Equivalent sequential instances have been       |
|             |        |      | merged.                                        |
|             |        |      |To prevent merging of sequential instances, set |
|             |        |      | the 'optimize_merge_flops' and                 |
|             |        |      | 'optimize_merge_latches' root attributes to    |
|             |        |      | 'false' or the 'optimize_merge_seq' instance   |
|             |        |      | attribute to 'false'.                          |
| GLO-45      |Info    |    1 |Replacing the synchronous part of an always     |
|             |        |      | feeding back flip-flop with a logic constant.  |
|             |        |      |To prevent this optimization, set               |
|             |        |      | 'optimize_constant_feedback_seqs' root         |
|             |        |      | attribute to 'false'. The instance attribute   |
|             |        |      | 'optimize_constant_feedback_seq' controls this |
|             |        |      | optimization.                                  |
| GLO-46      |Info    |    1 |Combinational hierarchical instances are        |
|             |        |      | merged.                                        |
| GLO-51      |Info    |   18 |Hierarchical instance automatically ungrouped.  |
|             |        |      |Hierarchical instances can be automatically     |
|             |        |      | ungrouped to allow for better area or timing   |
|             |        |      | optimization. To prevent this ungroup, set the |
|             |        |      | root-level attribute 'auto_ungroup' to 'none'. |
|             |        |      | You can also prevent individual ungroup with   |
|             |        |      | setting the attribute 'ungroup_ok' of          |
|             |        |      | instances or modules to 'false'.               |
| LBR-3       |Info    |    1 |Appending library.                              |
|             |        |      |Appending libraries will overwrite some of the  |
|             |        |      | characteristics of the library.                |
| LBR-155     |Info    |  405 |Mismatch in unateness between 'timing_sense'    |
|             |        |      | attribute and the function.                    |
|             |        |      |The 'timing_sense' attribute will be respected. |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message |
|             |        |      | to 10 if information_level is less than 9.     |
| LBR-162     |Info    |  760 |Both 'pos_unate' and 'neg_unate' timing_sense   |
|             |        |      | arcs have been processed.                      |
|             |        |      |Setting the 'timing_sense' to non_unate.        |
| LBR-412     |Info    |    5 |Created nominal operating condition.            |
|             |        |      |The nominal operating condition is represented, |
|             |        |      | either by the nominal PVT values specified in  |
|             |        |      | the library source                             |
|             |        |      | (via nom_process,nom_voltage and nom_temperatu |
|             |        |      | re respectively)                               |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).  |
| MESG-6      |Warning |    1 |Message truncated because it exceeds the        |
|             |        |      | maximum length of 4096 characters.             |
|             |        |      |By default messages are limited to 4096         |
|             |        |      | characters. All characters after the 4096      |
|             |        |      | character limit are truncated. To remove this  |
|             |        |      | limit, set the message attribute 'truncate' to |
|             |        |      | 'false'. However, this may dramatically        |
|             |        |      | increase the size of the log file.             |
| PHYS-90     |Info    |    7 |Generating design database.                     |
|             |        |      |The database contains all the files required to |
|             |        |      | restore the design in the specified            |
|             |        |      | application.                                   |
| PHYS-93     |Warning |    1 |The design is not fully mapped.                 |
|             |        |      |The original design intent derived from the RTL |
|             |        |      | may no longer be available upon restoration.   |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.    |
| RTLOPT-30   |Info    |   28 |Accepted resource sharing opportunity.          |
| RTLOPT-40   |Info    |   12 |Transformed datapath macro.                     |
| SYNTH-1     |Info    |    1 |Synthesizing.                                   |
| TIM-1000    |Info    |    1 |Multimode clock gating check is disabled.       |
--------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 372 sequential usable cells
      Mapping 'lp_riscv_top'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
        : The requested number of cpus are not available on machine.
Info    : Attempting to launch a super-threading server. [ST-120]
        : Attempting to Launch server 1 of 2.
        : The tool is entering super-threading mode and is launching a CPU server process.  This is enabled by the root attribute 'super_thread_servers' or 'auto_super_thread'.
            : The server is process '2006' on this host.
Info    : Super thread servers are launched successfully. [ST-128]
        : 8 out of 2 super thread servers are launched. Minimum 1 active super thread server is required.
                  Distributing load-lib jobs for hosts : localhost_1_0
                  Sent load lib to server 'localhost_1_0'.
                  Library loading done successfully on server 'localhost_1_0'.
                  Forking 'localhost_1_0' to obtain other background server.
Info    : Super thread servers are launched successfully. [ST-128]
        : 2 out of 2 super thread servers are launched. Minimum 1 active super thread server is required.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'dccm_ram_0' in module 'sram_sp_data_wrap' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'iccm_ram_wrapper_iccm_ram_0' in module 'lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'iccm_ram_wrapper_iccm_ram_1' in module 'lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'i_riscv_core_debug_unit_i' in module 'lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'i_riscv_core_core_clock_gate_i' in module 'lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'dccm_ram_wrapper' in module 'lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16' would be automatically ungrouped.
Multi-threaded constant propagation [1|0] ...
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lp_riscv/i_riscv_core_id_stage_i_exc_controller_i_cause_int_q_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lp_riscv/i_riscv_core_id_stage_i_exc_controller_i_cause_int_q_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lp_riscv/i_riscv_core_id_stage_i_exc_controller_i_cause_int_q_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lp_riscv/i_riscv_core_id_stage_i_exc_controller_i_pc_mux_int_q_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lp_riscv/i_riscv_core_debug_unit_i_csr_req_q_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lp_riscv/i_riscv_core_debug_unit_i_debug_rvalid_o_reg'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'addinc_i_riscv_core_ex_stage_i_alu_i_add_825_36' of datapath component 'add_signed_carry_1432'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'dec_SUB_UNS_OP' of datapath component 'decrement_unsigned_50100'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'final_adder_i_riscv_core_ex_stage_i_alu_i_sub_746_35' of datapath component 'add_unsigned_1980'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'i_riscv_core_ex_stage_i_alu_i_sub_745_30' of datapath component 'sub_unsigned_2918'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'i_riscv_core_ex_stage_i_alu_i_gt_365_35_I1' of datapath component 'gt_signed_3_rtlopto_model_50104'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'i_riscv_core_ex_stage_i_alu_i_gt_365_35_I2' of datapath component 'gt_signed_3_rtlopto_model_50104'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'i_riscv_core_ex_stage_i_alu_i_gt_365_35_I3' of datapath component 'gt_signed_3_rtlopto_model_50104'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'i_riscv_core_ex_stage_i_alu_i_gt_365_35_I4' of datapath component 'gt_signed_3_rtlopto_model_50104'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'i_riscv_core_ex_stage_i_alu_i_sra_278_77' of datapath component 'arith_shift_right_vlog_signed_1501_3'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'i_riscv_core_ex_stage_i_alu_i_sra_277_77' of datapath component 'arith_shift_right_vlog_signed_1501_3'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'i_riscv_core_ex_stage_i_alu_i_sra_276_77' of datapath component 'arith_shift_right_vlog_signed_1501_3'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'i_riscv_core_ex_stage_i_alu_i_sra_275_77' of datapath component 'arith_shift_right_vlog_signed_1501_3'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'i_riscv_core_ex_stage_i_alu_i_srl_285_58' of datapath component 'shift_right_vlog_unsigned_1605_3'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'i_riscv_core_ex_stage_i_alu_i_srl_284_58' of datapath component 'shift_right_vlog_unsigned_1605_3'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'i_riscv_core_ex_stage_i_alu_i_srl_283_58' of datapath component 'shift_right_vlog_unsigned_1605_3'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'i_riscv_core_ex_stage_i_alu_i_srl_282_58' of datapath component 'shift_right_vlog_unsigned_1605_3'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 6 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'lp_riscv/i_riscv_core_debug_unit_i_csr_req_q_reg', 
'lp_riscv/i_riscv_core_debug_unit_i_debug_rvalid_o_reg', 
'lp_riscv/i_riscv_core_id_stage_i_exc_controller_i_cause_int_q_reg[2]', 
'lp_riscv/i_riscv_core_id_stage_i_exc_controller_i_cause_int_q_reg[4]', 
'lp_riscv/i_riscv_core_id_stage_i_exc_controller_i_cause_int_q_reg[5]', 
'lp_riscv/i_riscv_core_id_stage_i_exc_controller_i_pc_mux_int_q_reg[1]'.
Inserting clock-gating logic .....
        
        New clock gate fanout statistics
        =================================================
        Fanout Size           Num CGs     Total FFs 
        -------------------------------------------------
        4 to 15                   5       40
        16 to 63                 49       1583
        64 to 255                 4       427
        =================================================

Info    : Could not find any user created clock-gating module. [POPT-12]
        : Looking for Integrated clock-gating cell in library.
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        2050		 94%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             6		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         131		  6%
Total flip-flops                        2187		100%
Total CG Modules                        58
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
        : This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.
    Automatically cost grouped 116 clock gate paths.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'i_riscv_core_id_stage_i_exc_controller_i_cause_int_q_reg[3]' and 'i_riscv_core_id_stage_i_exc_controller_i_pc_mux_int_q_reg[0]' in 'lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16' have been merged.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 1 sequential instance. 
Following instance is deleted as they do not drive any primary output:
'lp_riscv/i_riscv_core_id_stage_i_exc_controller_i_pc_mux_int_q_reg[0]'.
        Rebuilding component 'csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group_2094' based on context...
        Rebuilding component 'csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group_13' based on context...
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) lp_riscv_top...
          Done structuring (delay-based) lp_riscv_top
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) logic partition in riscv_decoder...
          Done structuring (delay-based) logic partition in riscv_decoder
        Mapping logic partition in riscv_decoder...
          Structuring (delay-based) logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16...
          Done structuring (delay-based) logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16
        Mapping logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16...
          Structuring (delay-based) logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16...
          Done structuring (delay-based) logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16
        Mapping logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16...
        Distributing super-thread jobs: cb_part add_unsigned_1511 WALLACE_CSA_DUMMY_OP_group_5 gt_unsigned_rtlopto_model_50103 add_unsigned_2896 sub_unsigned_2914
          Sending 'cb_part' to server 'localhost_1_0'...
            Sent 'cb_part' to server 'localhost_1_0'.
          Sending 'add_unsigned_1511' to server 'localhost_1_1'...
            Sent 'add_unsigned_1511' to server 'localhost_1_1'.
          Received 'add_unsigned_1511' from server 'localhost_1_1'. (1460 ms elapsed)
          Sending 'WALLACE_CSA_DUMMY_OP_group_5' to server 'localhost_1_1'...
            Sent 'WALLACE_CSA_DUMMY_OP_group_5' to server 'localhost_1_1'.
          Received 'WALLACE_CSA_DUMMY_OP_group_5' from server 'localhost_1_1'. (444 ms elapsed)
          Sending 'gt_unsigned_rtlopto_model_50103' to server 'localhost_1_1'...
            Sent 'gt_unsigned_rtlopto_model_50103' to server 'localhost_1_1'.
          Received 'gt_unsigned_rtlopto_model_50103' from server 'localhost_1_1'. (347 ms elapsed)
          Sending 'add_unsigned_2896' to server 'localhost_1_1'...
            Sent 'add_unsigned_2896' to server 'localhost_1_1'.
          Received 'cb_part' from server 'localhost_1_0'. (2481 ms elapsed)
          Structuring (delay-based) cb_part...
          Done structuring (delay-based) cb_part
        Mapping component cb_part...
          Structuring (delay-based) add_unsigned_1511...
          Done structuring (delay-based) add_unsigned_1511
        Mapping component add_unsigned_1511...
          Structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_5...
          Done structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_5
        Mapping component WALLACE_CSA_DUMMY_OP_group_5...
          Structuring (delay-based) gt_unsigned_rtlopto_model_50103...
          Done structuring (delay-based) gt_unsigned_rtlopto_model_50103
        Mapping component gt_unsigned_rtlopto_model_50103...
          Sending 'sub_unsigned_2914' to server 'localhost_1_0'...
            Sent 'sub_unsigned_2914' to server 'localhost_1_0'.
          Received 'add_unsigned_2896' from server 'localhost_1_1'. (304 ms elapsed)
          Structuring (delay-based) add_unsigned_2896...
          Done structuring (delay-based) add_unsigned_2896
        Mapping component add_unsigned_2896...
          Received 'sub_unsigned_2914' from server 'localhost_1_0'. (149 ms elapsed)
          Structuring (delay-based) sub_unsigned_2914...
          Done structuring (delay-based) sub_unsigned_2914
        Mapping component sub_unsigned_2914...
        Rebalancing component 'i_riscv_core_ex_stage_i_alu_i_sll_789_39'...
        Rebalancing component 'csa_tree_i_riscv_core_ex_stage_i_mult_i_mul_252_57_Y_i_riscv_core_ex_stage_i_mult_i_mul_204_87_Y_i_riscv_core_ex_stage_i_mult_i_mul_236_55'...
        Rebalancing component 'csa_tree_i_riscv_core_ex_stage_i_mult_i_mul_238_55'...
        Distributing super-thread jobs: csa_tree_48923 csa_tree_48794 csa_tree_49187 shift_left_vlog_unsigned_rtlopto_model_2041
          Sending 'csa_tree_48923' to server 'localhost_1_0'...
            Sent 'csa_tree_48923' to server 'localhost_1_0'.
          Sending 'csa_tree_48794' to server 'localhost_1_1'...
            Sent 'csa_tree_48794' to server 'localhost_1_1'.
          Received 'csa_tree_48794' from server 'localhost_1_1'. (3282 ms elapsed)
          Sending 'csa_tree_49187' to server 'localhost_1_1'...
            Sent 'csa_tree_49187' to server 'localhost_1_1'.
          Received 'csa_tree_49187' from server 'localhost_1_1'. (861 ms elapsed)
          Sending 'shift_left_vlog_unsigned_rtlopto_model_2041' to server 'localhost_1_1'...
            Sent 'shift_left_vlog_unsigned_rtlopto_model_2041' to server 'localhost_1_1'.
          Received 'shift_left_vlog_unsigned_rtlopto_model_2041' from server 'localhost_1_1'. (531 ms elapsed)
          Received 'csa_tree_48923' from server 'localhost_1_0'. (6165 ms elapsed)
          Structuring (delay-based) csa_tree_48923...
          Done structuring (delay-based) csa_tree_48923
        Mapping component csa_tree_48923...
          Structuring (delay-based) csa_tree_48794...
          Done structuring (delay-based) csa_tree_48794
        Mapping component csa_tree_48794...
          Structuring (delay-based) csa_tree_49187...
          Done structuring (delay-based) csa_tree_49187
        Mapping component csa_tree_49187...
          Structuring (delay-based) shift_left_vlog_unsigned_rtlopto_model_2041...
          Done structuring (delay-based) shift_left_vlog_unsigned_rtlopto_model_2041
        Mapping component shift_left_vlog_unsigned_rtlopto_model_2041...
        Rebalancing component 'ADD_TC_OP413'...
        Rebalancing component 'ADD_TC_OP414'...
        Distributing super-thread jobs: cb_part_4020 add_signed_49505_3568 add_signed_49505
          Sending 'cb_part_4020' to server 'localhost_1_0'...
            Sent 'cb_part_4020' to server 'localhost_1_0'.
          Sending 'add_signed_49505_3568' to server 'localhost_1_1'...
            Sent 'add_signed_49505_3568' to server 'localhost_1_1'.
          Received 'add_signed_49505_3568' from server 'localhost_1_1'. (413 ms elapsed)
          Sending 'add_signed_49505' to server 'localhost_1_1'...
            Sent 'add_signed_49505' to server 'localhost_1_1'.
          Received 'add_signed_49505' from server 'localhost_1_1'. (405 ms elapsed)
          Received 'cb_part_4020' from server 'localhost_1_0'. (1173 ms elapsed)
          Structuring (delay-based) cb_part_4020...
          Done structuring (delay-based) cb_part_4020
        Mapping component cb_part_4020...
          Structuring (delay-based) add_signed_49505_3568...
          Done structuring (delay-based) add_signed_49505_3568
        Mapping component add_signed_49505_3568...
          Structuring (delay-based) add_signed_49505...
          Done structuring (delay-based) add_signed_49505
        Mapping component add_signed_49505...
          Structuring (delay-based) logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16...
          Done structuring (delay-based) logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16
        Mapping logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16...
        Rebalancing component 'csa_tree_i_riscv_core_ex_stage_i_mult_i_add_240_81'...
        Rebalancing component 'csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_groupi'...
        Distributing super-thread jobs: csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group_2094 csa_tree_49248 add_unsigned_3080 add_unsigned_972_7 lt_signed_rtlopto_model_50105 alu_ff
          Sending 'csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group_2094' to server 'localhost_1_0'...
            Sent 'csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group_2094' to server 'localhost_1_0'.
          Sending 'csa_tree_49248' to server 'localhost_1_1'...
            Sent 'csa_tree_49248' to server 'localhost_1_1'.
          Received 'csa_tree_49248' from server 'localhost_1_1'. (1518 ms elapsed)
          Sending 'add_unsigned_3080' to server 'localhost_1_1'...
            Sent 'add_unsigned_3080' to server 'localhost_1_1'.
          Received 'add_unsigned_3080' from server 'localhost_1_1'. (755 ms elapsed)
          Sending 'add_unsigned_972_7' to server 'localhost_1_1'...
            Sent 'add_unsigned_972_7' to server 'localhost_1_1'.
          Received 'add_unsigned_972_7' from server 'localhost_1_1'. (583 ms elapsed)
          Sending 'lt_signed_rtlopto_model_50105' to server 'localhost_1_1'...
            Sent 'lt_signed_rtlopto_model_50105' to server 'localhost_1_1'.
          Received 'lt_signed_rtlopto_model_50105' from server 'localhost_1_1'. (324 ms elapsed)
          Sending 'alu_ff' to server 'localhost_1_1'...
            Sent 'alu_ff' to server 'localhost_1_1'.
          Received 'alu_ff' from server 'localhost_1_1'. (312 ms elapsed)
          Received 'csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group_2094' from server 'localhost_1_0'. (4031 ms elapsed)
          Structuring (delay-based) logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16...
          Done structuring (delay-based) logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16
        Mapping logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16...
          Structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3866...
          Done structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3866
        Mapping logic partition in CDN_CARRYSAVE_MUX_GROUP_3866...
          Structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3865...
          Done structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3865
        Mapping logic partition in CDN_CARRYSAVE_MUX_GROUP_3865...
          Structuring (delay-based) csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group_2094...
          Done structuring (delay-based) csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group_2094
        Mapping component csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group_2094...
          Structuring (delay-based) csa_tree_49248...
          Done structuring (delay-based) csa_tree_49248
        Mapping component csa_tree_49248...
          Structuring (delay-based) add_unsigned_3080...
          Done structuring (delay-based) add_unsigned_3080
        Mapping component add_unsigned_3080...
          Structuring (delay-based) add_unsigned_972_7...
          Done structuring (delay-based) add_unsigned_972_7
        Mapping component add_unsigned_972_7...
          Structuring (delay-based) lt_signed_rtlopto_model_50105...
          Done structuring (delay-based) lt_signed_rtlopto_model_50105
        Mapping component lt_signed_rtlopto_model_50105...
          Structuring (delay-based) alu_ff...
          Done structuring (delay-based) alu_ff
        Mapping component alu_ff...
          Structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3868...
          Done structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3868
        Mapping logic partition in CDN_CARRYSAVE_MUX_GROUP_3868...
          Structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3867...
          Done structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3867
        Mapping logic partition in CDN_CARRYSAVE_MUX_GROUP_3867...
          Structuring (delay-based) logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16...
          Done structuring (delay-based) logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16
        Mapping logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16...
          Structuring (delay-based) logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16...
          Done structuring (delay-based) logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16
        Mapping logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16...
        Rebalancing component 'i_riscv_core_ex_stage_i_mult_i_sra_107_120'...
        Distributing super-thread jobs: cb_part_4027 csa_tree_49354 add_unsigned_2510 arith_shift_right_vlog_signed_1378_rtlopto_model_160
          Sending 'cb_part_4027' to server 'localhost_1_0'...
            Sent 'cb_part_4027' to server 'localhost_1_0'.
          Sending 'csa_tree_49354' to server 'localhost_1_1'...
            Sent 'csa_tree_49354' to server 'localhost_1_1'.
          Received 'csa_tree_49354' from server 'localhost_1_1'. (1198 ms elapsed)
          Sending 'add_unsigned_2510' to server 'localhost_1_1'...
            Sent 'add_unsigned_2510' to server 'localhost_1_1'.
          Received 'cb_part_4027' from server 'localhost_1_0'. (1320 ms elapsed)
          Structuring (delay-based) cb_part_4027...
          Done structuring (delay-based) cb_part_4027
        Mapping component cb_part_4027...
          Structuring (delay-based) csa_tree_49354...
          Done structuring (delay-based) csa_tree_49354
        Mapping component csa_tree_49354...
          Sending 'arith_shift_right_vlog_signed_1378_rtlopto_model_160' to server 'localhost_1_0'...
            Sent 'arith_shift_right_vlog_signed_1378_rtlopto_model_160' to server 'localhost_1_0'.
          Received 'add_unsigned_2510' from server 'localhost_1_1'. (748 ms elapsed)
          Structuring (delay-based) add_unsigned_2510...
          Done structuring (delay-based) add_unsigned_2510
        Mapping component add_unsigned_2510...
          Received 'arith_shift_right_vlog_signed_1378_rtlopto_model_160' from server 'localhost_1_0'. (628 ms elapsed)
          Structuring (delay-based) arith_shift_right_vlog_signed_1378_rtlopto_model_160...
          Done structuring (delay-based) arith_shift_right_vlog_signed_1378_rtlopto_model_160
        Mapping component arith_shift_right_vlog_signed_1378_rtlopto_model_160...
        Rebalancing component 'ADD_TC_OP'...
        Distributing super-thread jobs: cb_part_4036 add_signed_49501
          Sending 'cb_part_4036' to server 'localhost_1_0'...
            Sent 'cb_part_4036' to server 'localhost_1_0'.
          Sending 'add_signed_49501' to server 'localhost_1_1'...
            Sent 'add_signed_49501' to server 'localhost_1_1'.
          Received 'add_signed_49501' from server 'localhost_1_1'. (431 ms elapsed)
          Received 'cb_part_4036' from server 'localhost_1_0'. (700 ms elapsed)
          Structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP...
          Done structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP
        Mapping logic partition in CDN_CARRYSAVE_MUX_GROUP...
          Structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3871...
          Done structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3871
        Mapping logic partition in CDN_CARRYSAVE_MUX_GROUP_3871...
          Structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3870...
          Done structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3870
        Mapping logic partition in CDN_CARRYSAVE_MUX_GROUP_3870...
          Structuring (delay-based) cb_part_4036...
          Done structuring (delay-based) cb_part_4036
        Mapping component cb_part_4036...
          Structuring (delay-based) add_signed_49501...
          Done structuring (delay-based) add_signed_49501
        Mapping component add_signed_49501...
          Structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3869...
          Done structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3869
        Mapping logic partition in CDN_CARRYSAVE_MUX_GROUP_3869...
        Rebalancing component 'csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_groupi'...
        Distributing super-thread jobs: cb_part_4038 csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group_13 cb_part_4044
          Sending 'cb_part_4038' to server 'localhost_1_0'...
            Sent 'cb_part_4038' to server 'localhost_1_0'.
          Sending 'csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group_13' to server 'localhost_1_1'...
            Sent 'csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group_13' to server 'localhost_1_1'.
          Received 'csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group_13' from server 'localhost_1_1'. (1633 ms elapsed)
          Sending 'cb_part_4044' to server 'localhost_1_1'...
            Sent 'cb_part_4044' to server 'localhost_1_1'.
          Received 'cb_part_4044' from server 'localhost_1_1'. (456 ms elapsed)
          Received 'cb_part_4038' from server 'localhost_1_0'. (2361 ms elapsed)
          Structuring (delay-based) logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16...
          Done structuring (delay-based) logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16
        Mapping logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16...
          Structuring (delay-based) cb_part_4038...
          Done structuring (delay-based) cb_part_4038
        Mapping component cb_part_4038...
          Structuring (delay-based) csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group_13...
          Done structuring (delay-based) csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group_13
        Mapping component csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group_13...
          Structuring (delay-based) cb_part_4044...
          Done structuring (delay-based) cb_part_4044
        Mapping component cb_part_4044...
          Structuring (delay-based) logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16...
          Done structuring (delay-based) logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16
        Mapping logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16...
          Structuring (delay-based) logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16...
          Done structuring (delay-based) logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16
        Mapping logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16...
        Rebalancing component 'i_riscv_core_ex_stage_i_alu_i_sra_292_63'...
        Rebalancing component 'i_riscv_core_ex_stage_i_alu_i_srl_266_58'...
        Rebalancing component 'i_riscv_core_ex_stage_i_alu_i_srl_294_63'...
        Rebalancing component 'i_riscv_core_ex_stage_i_alu_i_sra_261_77'...
        Rebalancing component 'i_riscv_core_ex_stage_i_alu_i_srl_296_63'...
        Rebalancing component 'i_riscv_core_ex_stage_i_alu_i_srl_267_58'...
        Rebalancing component 'i_riscv_core_ex_stage_i_alu_i_sra_262_77'...
        Distributing super-thread jobs: add_unsigned_972_7_3545 shift_right_vlog_unsigned_2331 shift_right_vlog_unsigned_1206 arith_shift_right_vlog_signed_1845
          Sending 'add_unsigned_972_7_3545' to server 'localhost_1_0'...
            Sent 'add_unsigned_972_7_3545' to server 'localhost_1_0'.
          Sending 'shift_right_vlog_unsigned_2331' to server 'localhost_1_1'...
            Sent 'shift_right_vlog_unsigned_2331' to server 'localhost_1_1'.
          Received 'shift_right_vlog_unsigned_2331' from server 'localhost_1_1'. (661 ms elapsed)
          Sending 'shift_right_vlog_unsigned_1206' to server 'localhost_1_1'...
            Sent 'shift_right_vlog_unsigned_1206' to server 'localhost_1_1'.
          Received 'add_unsigned_972_7_3545' from server 'localhost_1_0'. (968 ms elapsed)
          Sending 'arith_shift_right_vlog_signed_1845' to server 'localhost_1_0'...
            Sent 'arith_shift_right_vlog_signed_1845' to server 'localhost_1_0'.
          Received 'shift_right_vlog_unsigned_1206' from server 'localhost_1_1'. (572 ms elapsed)
          Received 'arith_shift_right_vlog_signed_1845' from server 'localhost_1_0'. (551 ms elapsed)
          Structuring (delay-based) increment_unsigned_50106...
          Done structuring (delay-based) increment_unsigned_50106
        Mapping component increment_unsigned_50106...
          Structuring (delay-based) increment_unsigned_1982_50107...
          Done structuring (delay-based) increment_unsigned_1982_50107
        Mapping component increment_unsigned_1982_50107...
          Structuring (delay-based) decrement_unsigned_1816_50101...
          Done structuring (delay-based) decrement_unsigned_1816_50101
        Mapping component decrement_unsigned_1816_50101...
          Structuring (delay-based) shift_right_vlog_unsigned_1...
          Done structuring (delay-based) shift_right_vlog_unsigned_1
        Mapping component shift_right_vlog_unsigned_1...
          Structuring (delay-based) logic partition in riscv_decoder...
          Done structuring (delay-based) logic partition in riscv_decoder
        Mapping logic partition in riscv_decoder...
          Structuring (delay-based) arith_shift_right_vlog_signed_1...
          Done structuring (delay-based) arith_shift_right_vlog_signed_1
        Mapping component arith_shift_right_vlog_signed_1...
          Structuring (delay-based) shift_right_vlog_unsigned_1_3484...
          Done structuring (delay-based) shift_right_vlog_unsigned_1_3484
        Mapping component shift_right_vlog_unsigned_1_3484...
          Structuring (delay-based) arith_shift_right_vlog_signed_1_3501...
          Done structuring (delay-based) arith_shift_right_vlog_signed_1_3501
        Mapping component arith_shift_right_vlog_signed_1_3501...
          Structuring (delay-based) add_unsigned_972_7_3545...
          Done structuring (delay-based) add_unsigned_972_7_3545
        Mapping component add_unsigned_972_7_3545...
          Structuring (delay-based) shift_right_vlog_unsigned_2331...
          Done structuring (delay-based) shift_right_vlog_unsigned_2331
        Mapping component shift_right_vlog_unsigned_2331...
          Structuring (delay-based) shift_right_vlog_unsigned_1206...
          Done structuring (delay-based) shift_right_vlog_unsigned_1206
        Mapping component shift_right_vlog_unsigned_1206...
          Structuring (delay-based) arith_shift_right_vlog_signed_1845...
          Done structuring (delay-based) arith_shift_right_vlog_signed_1845
        Mapping component arith_shift_right_vlog_signed_1845...
        Distributing super-thread jobs: cb_part_4049
          Sending 'cb_part_4049' to server 'localhost_1_0'...
            Sent 'cb_part_4049' to server 'localhost_1_0'.
          Received 'cb_part_4049' from server 'localhost_1_0'. (15635 ms elapsed)
          Structuring (delay-based) cb_part_4049...
          Done structuring (delay-based) cb_part_4049
        Mapping component cb_part_4049...
        Distributing super-thread jobs: addsub_unsigned_1482
          Sending 'addsub_unsigned_1482' to server 'localhost_1_0'...
            Sent 'addsub_unsigned_1482' to server 'localhost_1_0'.
          Received 'addsub_unsigned_1482' from server 'localhost_1_0'. (402 ms elapsed)
          Structuring (delay-based) addsub_unsigned_1482...
          Done structuring (delay-based) addsub_unsigned_1482
        Mapping component addsub_unsigned_1482...
        Distributing super-thread jobs: cb_seq
          Sending 'cb_seq' to server 'localhost_1_0'...
            Sent 'cb_seq' to server 'localhost_1_0'.
          Received 'cb_seq' from server 'localhost_1_0'. (2910 ms elapsed)
          Structuring (delay-based) cb_seq...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                   Message Text                     |
--------------------------------------------------------------------------------
| GB-6    |Info    |   16 |A datapath component has been ungrouped.            |
| GLO-12  |Info    |    6 |Replacing a flip-flop with a logic constant 0.      |
|         |        |      |To prevent this optimization, set the               |
|         |        |      | 'optimize_constant_0_flops' root attribute to      |
|         |        |      | 'false' or 'optimize_constant_0_seq' instance      |
|         |        |      | attribute to 'false'. You can also see the         |
|         |        |      | complete list of deleted sequential with command   |
|         |        |      | 'report sequential -deleted'                       |
|         |        |      | (on Reason 'constant0').                           |
| GLO-32  |Info    |    2 |Deleting sequential instances not driving any       |
|         |        |      | primary outputs.                                   |
|         |        |      |Optimizations such as constant propagation or       |
|         |        |      | redundancy removal could change the connections so |
|         |        |      | an instance does not drive any primary outputs     |
|         |        |      | anymore. To see the list of deleted sequential,    |
|         |        |      | set the 'information_level' attribute to 2 or      |
|         |        |      | above. If the message is truncated set the message |
|         |        |      | attribute 'truncate' to false to see the complete  |
|         |        |      | list.                                              |
| GLO-42  |Info    |    1 |Equivalent sequential instances have been merged.   |
|         |        |      |To prevent merging of sequential instances, set the |
|         |        |      | 'optimize_merge_flops' and                         |
|         |        |      | 'optimize_merge_latches' root attributes to        |
|         |        |      | 'false' or the 'optimize_merge_seq' instance       |
|         |        |      | attribute to 'false'.                              |
| GLO-51  |Info    |    6 |Hierarchical instance automatically ungrouped.      |
|         |        |      |Hierarchical instances can be automatically         |
|         |        |      | ungrouped to allow for better area or timing       |
|         |        |      | optimization. To prevent this ungroup, set the     |
|         |        |      | root-level attribute 'auto_ungroup' to 'none'. You |
|         |        |      | can also prevent individual ungroup with setting   |
|         |        |      | the attribute 'ungroup_ok' of instances or modules |
|         |        |      | to 'false'.                                        |
| POPT-12 |Info    |    1 |Could not find any user created clock-gating        |
|         |        |      | module.                                            |
|         |        |      |Looking for Integrated clock-gating cell in         |
|         |        |      | library.                                           |
| POPT-96 |Info    |    1 |One or more cost groups were automatically created  |
|         |        |      | for clock gate enable paths.                       |
|         |        |      |This feature can be disabled by setting the         |
|         |        |      | attribute lp_clock_gating_auto_cost_grouping       |
|         |        |      | false.                                             |
| ST-120  |Info    |    1 |Attempting to launch a super-threading server.      |
|         |        |      |The tool is entering super-threading mode and is    |
|         |        |      | launching a CPU server process.  This is enabled   |
|         |        |      | by the root attribute 'super_thread_servers' or    |
|         |        |      | 'auto_super_thread'.                               |
| ST-128  |Info    |    2 |Super thread servers are launched successfully.     |
| ST-136  |Warning |    1 |Not obtained requested number of super thread       |
|         |        |      | servers.                                           |
|         |        |      |The requested number of cpus are not available on   |
|         |        |      | machine.                                           |
--------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack:    74 ps
Target path end-point (Port: lp_riscv_top/PAD_DONE_FLAG)

           Pin                      Type         Fanout  Load  Arrival   
                                                         (fF)    (ps)    
-------------------------------------------------------------------------
(clock CLK)                <<<  launch                               0 R 
lp_riscv
  cb_seqi
    done_flag_reg/clk                                                    
    done_flag_reg/q        (u)  unmapped_d_flop       1   42.7           
  cb_seqi/done_flag 
lp_riscv/done_flag 
i_ioring/done_flag_from_core 
  i_DONE_FLAG/I                                                          
  i_DONE_FLAG/PAD          (P)  PDUW1216SCDG          1 5565.5           
i_ioring/PAD_DONE_FLAG 
PAD_DONE_FLAG              <<<  interconnect                             
                                out port                                 
(lp_riscv_top.sdc_line_16)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                     capture                           6300 R 
                                uncertainty                              
-------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : lp_riscv/cb_seqi/done_flag_reg/clk
End-point    : PAD_DONE_FLAG

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1414ps.
 
Cost Group 'reg2reg' target slack:   183 ps
Target path end-point (Pin: lp_riscv/i_riscv_core_id_stage_i_mult_operand_b_ex_o_reg[25]/d)

                           Pin                                        Type          Fanout Load Arrival   
                                                                                           (fF)   (ps)    
----------------------------------------------------------------------------------------------------------
(clock CLK)                                                 <<<  launch                               0 R 
lp_riscv
  cb_seqi
    i_riscv_core_id_stage_i_mult_operator_ex_o_reg[1]/clk                                                 
    i_riscv_core_id_stage_i_mult_operator_ex_o_reg[1]/q     (u)  unmapped_d_flop         4 16.0           
  cb_seqi/g42942_in_0 
  cb_parti/cb_seqi_g42942_in_0 
    g48766/in_1                                                                                           
    g48766/z                                                (u)  unmapped_or2            2  8.0           
    g48747/in_0                                                                                           
    g48747/z                                                (u)  unmapped_complex2      96 40.0           
    g48630/in_0                                                                                           
    g48630/z                                                (u)  unmapped_or2            1  4.0           
    g48631/in_1                                                                                           
    g48631/z                                                (u)  unmapped_nand2          1  3.8           
    g48297/in_0                                                                                           
    g48297/z                                                (u)  unmapped_complex2       1  4.0           
    g48299/in_1                                                                                           
    g48299/z                                                (u)  unmapped_nand3         71 34.2           
  cb_parti/csa_tree_i_riscv_core_ex_stage_i_mult_i_mul_252_57_Y_i_riscv_core_ex_stage_i_mult_i_mul_204_87_Y_i_riscv_core_ex_stage_i_mult_i_mul_236_55_in_1[1] 
  csa_tree_i_riscv_core_ex_stage_i_mult_i_mul_252_57_Y_i_riscv_core_ex_stage_i_mult_i_mul_204_87_Y_i_riscv_core_ex_stage_i_mult_i_mul_236_55/in_1[1] 
    g9488/in_1                                                                                            
    g9488/z                                                 (u)  unmapped_complex2       1  4.0           
    g9489/in_1                                                                                            
    g9489/z                                                 (u)  unmapped_nand2         33 22.8           
    g8584/in_0                                                                                            
    g8584/z                                                 (u)  unmapped_complex2      31 22.8           
    g7857/in_1                                                                                            
    g7857/z                                                 (u)  unmapped_complex2       1  3.8           
    g7858/in_1                                                                                            
    g7858/z                                                 (u)  unmapped_nand2          4 16.0           
    g7569/in_1                                                                                            
    g7569/z                                                 (u)  unmapped_complex2       1  3.8           
    g7570/in_1                                                                                            
    g7570/z                                                 (u)  unmapped_nand2          2  8.0           
    g6804/in_0                                                                                            
    g6804/z                                                 (u)  unmapped_complex2       1  4.0           
    g6805/in_1                                                                                            
    g6805/z                                                 (u)  unmapped_nand2          4 15.2           
    g6213/in_1                                                                                            
    g6213/z                                                 (u)  unmapped_complex2       1  4.0           
    g6214/in_1                                                                                            
    g6214/z                                                 (u)  unmapped_nand2          4 15.2           
  csa_tree_i_riscv_core_ex_stage_i_mult_i_mul_252_57_Y_i_riscv_core_ex_stage_i_mult_i_mul_204_87_Y_i_riscv_core_ex_stage_i_mult_i_mul_236_55/out_1[7] 
  ADD_TC_OP414/B[7] 
    g658/in_1                                                                                             
    g658/z                                                  (u)  unmapped_or2            3 11.4           
    g644/in_1                                                                                             
    g644/z                                                  (u)  unmapped_nand2          2  8.0           
    g593/in_0                                                                                             
    g593/z                                                  (u)  unmapped_complex2       1  4.0           
    g582/in_1                                                                                             
    g582/z                                                  (u)  unmapped_complex2       1  3.8           
    g557/in_0                                                                                             
    g557/z                                                  (u)  unmapped_complex2      10 38.0           
    g546/in_1                                                                                             
    g546/z                                                  (u)  unmapped_nand2          1  4.0           
    g270/in_1                                                                                             
    g270/z                                                  (u)  unmapped_nand2          2  7.6           
    g517/in_0                                                                                             
    g517/z                                                  (u)  unmapped_or2            1  3.8           
    g518/in_1                                                                                             
    g518/z                                                  (u)  unmapped_nand2          4 16.0           
  ADD_TC_OP414/Z[9] 
  csa_tree_i_riscv_core_ex_stage_i_mult_i_add_240_81/in_3[9] 
    g967/in_0                                                                                             
    g967/z                                                  (u)  unmapped_or2            1  4.0           
    g1318/in_0                                                                                            
    g1318/z                                                 (u)  unmapped_nand2          1  3.8           
    g1320/in_0                                                                                            
    g1320/z                                                 (u)  unmapped_nand2          4 16.0           
    g1274/in_1                                                                                            
    g1274/z                                                 (u)  unmapped_complex2       1  3.8           
    g1275/in_1                                                                                            
    g1275/z                                                 (u)  unmapped_nand2          2  8.0           
    g1154/in_0                                                                                            
    g1154/z                                                 (u)  unmapped_complex2       1  4.0           
    g1155/in_1                                                                                            
    g1155/z                                                 (u)  unmapped_nand2          1  3.8           
  csa_tree_i_riscv_core_ex_stage_i_mult_i_add_240_81/out_1[10] 
  CDN_CARRYSAVE_MUX_GROUPi10025/csa_tree_i_riscv_core_ex_stage_i_mult_i_add_240_81_out_1[10] 
    cdn_pp_marker10045/in 
    cdn_pp_marker10045/out 
    mux_ctl_0xi/cdn_pp_marker10045_out 
      g10158/in_1                                                                                         
      g10158/z                                              (u)  unmapped_nand2          1  4.0           
      g10159/in_1                                                                                         
      g10159/z                                              (u)  unmapped_nand2          4 15.2           
    mux_ctl_0xi/csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_39_Y_i_riscv_core_ex_stage_i_mult_i_add_254_62_Y_i_riscv_core_ex_stage_i_mult_i_add_241_54_in_3[10] 
  CDN_CARRYSAVE_MUX_GROUPi10025/csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_39_Y_i_riscv_core_ex_stage_i_mult_i_add_254_62_Y_i_riscv_core_ex_stage_i_mult_i_add_241_54_in_3[10] 
  csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_39_Y_i_riscv_core_ex_stage_i_mult_i_add_254_62_Y_i_riscv_core_ex_stage_i_mult_i_add_241_54/in_3[10] 
    g753/in_1                                                                                             
    g753/z                                                  (u)  unmapped_or2            1  3.8           
    g1351/in_0                                                                                            
    g1351/z                                                 (u)  unmapped_nand2          1  4.0           
    g1353/in_0                                                                                            
    g1353/z                                                 (u)  unmapped_nand2          3 11.4           
    g1115/in_1                                                                                            
    g1115/z                                                 (u)  unmapped_complex2       1  4.0           
    g1116/in_1                                                                                            
    g1116/z                                                 (u)  unmapped_nand2          2  7.6           
    g1070/in_0                                                                                            
    g1070/z                                                 (u)  unmapped_complex2       1  3.8           
    g1071/in_1                                                                                            
    g1071/z                                                 (u)  unmapped_nand2          3 12.0           
  csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_39_Y_i_riscv_core_ex_stage_i_mult_i_add_254_62_Y_i_riscv_core_ex_stage_i_mult_i_add_241_54/out_1[11] 
  ADD_TC_OP/B[11] 
    g713/in_1                                                                                             
    g713/z                                                  (u)  unmapped_or2            3 12.0           
    g694/in_1                                                                                             
    g694/z                                                  (u)  unmapped_nand2          2  7.6           
    g644/in_0                                                                                             
    g644/z                                                  (u)  unmapped_complex2       1  3.8           
    g627/in_1                                                                                             
    g627/z                                                  (u)  unmapped_complex2       5 20.0           
    g619/in_1                                                                                             
    g619/z                                                  (u)  unmapped_complex2       1  3.8           
    g611/in_0                                                                                             
    g611/z                                                  (u)  unmapped_complex2       1  4.0           
    g575/in_0                                                                                             
    g575/z                                                  (u)  unmapped_complex2       6 24.0           
    g550/in_1                                                                                             
    g550/z                                                  (u)  unmapped_nand2          1  3.8           
    g329/in_1                                                                                             
    g329/z                                                  (u)  unmapped_nand2          2  8.0           
    g539/in_0                                                                                             
    g539/z                                                  (u)  unmapped_or2            1  4.0           
    g540/in_1                                                                                             
    g540/z                                                  (u)  unmapped_nand2          1  3.8           
  ADD_TC_OP/Z[17] 
  CDN_CARRYSAVE_MUX_GROUPi10026/ADD_TC_OP_Z[17] 
    mux_ctl_0xi/ADD_TC_OP_Z[17] 
      g10163/in_1                                                                                         
      g10163/z                                              (u)  unmapped_nand2          1  4.0           
      g10164/in_2                                                                                         
      g10164/z                                              (u)  unmapped_nand3          4 15.2           
    mux_ctl_0xi/csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_groupi_in_2[17] 
  CDN_CARRYSAVE_MUX_GROUPi10026/csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_groupi_in_2[17] 
  csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_groupi/in_2[17] 
    g1784/in_1                                                                                            
    g1784/z                                                 (u)  unmapped_complex2       1  4.0           
    g1785/in_1                                                                                            
    g1785/z                                                 (u)  unmapped_nand2          2  7.6           
    g1702/in_1                                                                                            
    g1702/z                                                 (u)  unmapped_or2            3 11.4           
    g1673/in_1                                                                                            
    g1673/z                                                 (u)  unmapped_complex2       1  4.0           
    g1624/in_0                                                                                            
    g1624/z                                                 (u)  unmapped_nand2          2  7.6           
    g1598/in_1                                                                                            
    g1598/z                                                 (u)  unmapped_complex2       1  4.0           
    g1597/in_0                                                                                            
    g1597/z                                                 (u)  unmapped_nand3          3 11.4           
    g1584/in_1                                                                                            
    g1584/z                                                 (u)  unmapped_complex2       1  4.0           
    g1574/in_2                                                                                            
    g1574/z                                                 (u)  unmapped_nand4          6 22.8           
    g1529/in_0                                                                                            
    g1529/z                                                 (u)  unmapped_complex2       2  7.6           
    g1463/in_0                                                                                            
    g1463/z                                                 (u)  unmapped_nand2          1  4.0           
    g1464/in_1                                                                                            
    g1464/z                                                 (u)  unmapped_nand2          2  7.6           
    g1427/in_0                                                                                            
    g1427/z                                                 (u)  unmapped_or2            1  3.8           
    g1428/in_1                                                                                            
    g1428/z                                                 (u)  unmapped_nand2          1  4.0           
  csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_groupi/out_0[25] 
  cb_parti48111/csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_groupi_out_0[25] 
    g61574/in_1                                                                                           
    g61574/z                                                (u)  unmapped_nand2          1  3.8           
    g61576/in_8                                                                                           
    g61576/z                                                (u)  unmapped_nand10         1  4.0           
    g50333/in_1                                                                                           
    g50333/z                                                (u)  unmapped_or2           34 24.0           
    g58234/in_1                                                                                           
    g58234/z                                                (u)  unmapped_complex2       1  3.8           
    g58235/in_3                                                                                           
    g58235/z                                                (u)  unmapped_complex4       3 12.0           
    g54964/in_1                                                                                           
    g54964/z                                                (u)  unmapped_complex2       1  3.8           
    g54973/in_0                                                                                           
    g54973/z                                                (u)  unmapped_nand9          3 12.0           
  cb_parti48111/cb_seqi_i_riscv_core_id_stage_i_mux_607_46_g40297_z 
  cb_seqi/i_riscv_core_id_stage_i_mux_607_46_g40297_z 
    i_riscv_core_id_stage_i_mult_operand_b_ex_o_reg[25]/d   <<<  unmapped_d_flop                          
    i_riscv_core_id_stage_i_mult_operand_b_ex_o_reg[25]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                                                      capture                           6300 R 
                                                                 uncertainty                              
----------------------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : lp_riscv/cb_seqi/i_riscv_core_id_stage_i_mult_operator_ex_o_reg[1]/clk
End-point    : lp_riscv/cb_seqi/i_riscv_core_id_stage_i_mult_operand_b_ex_o_reg[25]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1230ps.
 
Cost Group 'in2reg' target slack:   182 ps
Target path end-point (Pin: lp_riscv/i_riscv_core_if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_rdata_Q_reg[0][15]/d)

                                         Pin                                                          Type          Fanout  Load  Arrival   
                                                                                                                            (fF)    (ps)    
--------------------------------------------------------------------------------------------------------------------------------------------
(clock CLK)                                                                               <<<    launch                                 0 R 
(lp_riscv_top.sdc_line_14_15_1)                                                                  ext delay                                  
PAD_FETCH_EN                                                                                     in port                 1 2782.8           
i_ioring/PAD_FETCH_EN 
  i_FETCH_EN/PAD                                                                                                                            
  i_FETCH_EN/C                                                                          (u) (P)  PDDW1216SCDG            8   30.4           
i_ioring/fetch_en_to_core 
lp_riscv/fetch_enable_i 
  cb_parti48111/fetch_enable_i 
    g69230/in_1                                                                                                                             
    g69230/z                                                                              (u)    unmapped_or2            2    7.6           
    g66174/in_3                                                                                                                             
    g66174/z                                                                              (u)    unmapped_complex5       1    4.0           
    g65469/in_0                                                                                                                             
    g65469/z                                                                              (u)    unmapped_nand2          1    3.8           
    g61753/in_1                                                                                                                             
    g61753/z                                                                              (u)    unmapped_complex4       4   16.0           
    g61295/in_0                                                                                                                             
    g61295/z                                                                              (u)    unmapped_complex4       4   16.0           
    g61199/in_1                                                                                                                             
    g61199/z                                                                              (u)    unmapped_complex2       8   32.0           
    g60745/in_1                                                                                                                             
    g60745/z                                                                              (u)    unmapped_or2            4   16.0           
    g60556/in_1                                                                                                                             
    g60556/z                                                                              (u)    unmapped_or2            2    8.0           
    g69229/in_1                                                                                                                             
    g69229/z                                                                              (u)    unmapped_or2            1    4.0           
    g60496/in_1                                                                                                                             
    g60496/z                                                                              (u)    unmapped_nand2         31   22.8           
    g60385/in_1                                                                                                                             
    g60385/z                                                                              (u)    unmapped_complex2      68   34.2           
    g59627/in_1                                                                                                                             
    g59627/z                                                                              (u)    unmapped_nand2         34   24.0           
    g57685/in_2                                                                                                                             
    g57685/z                                                                              (u)    unmapped_nand3         14   53.2           
    g55761/in_0                                                                                                                             
    g55761/z                                                                              (u)    unmapped_complex2       1    3.8           
    g55764/in_1                                                                                                                             
    g55764/z                                                                              (u)    unmapped_nand4          1    4.0           
  cb_parti48111/cb_seqi_i_riscv_core_if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_mux_rdata_n[0]_192_21_g40520_z 
  cb_seqi/i_riscv_core_if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_mux_rdata_n[0]_192_21_g40520_z 
    i_riscv_core_if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_rdata_Q_reg[0][15]/d     <<<    unmapped_d_flop                            
    i_riscv_core_if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_rdata_Q_reg[0][15]/clk          setup                                      
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                                                                                      capture                             6300 R 
                                                                                                 uncertainty                                
--------------------------------------------------------------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : PAD_FETCH_EN
End-point    : lp_riscv/cb_seqi/i_riscv_core_if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_rdata_Q_reg[0][15]/d

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 2463ps.
 
Cost Group 'cg_enable_group_CLK' target slack:   179 ps
Target path end-point (Pin: lp_riscv/RC_CG_HIER_INST10/RC_CGIC_INST/E (PREICG_X0P5B_A9TR/E))

                          Pin                                          Type          Fanout Load Arrival   
                                                                                            (fF)   (ps)    
-----------------------------------------------------------------------------------------------------------
(clock CLK)                                                <<<    launch                               0 R 
lp_riscv
  cb_seqi
    i_riscv_core_id_stage_i_alu_operator_ex_o_reg[1]/clk                                                   
    i_riscv_core_id_stage_i_alu_operator_ex_o_reg[1]/q     (u)    unmapped_d_flop        12 45.6           
  cb_seqi/g30185_in_0 
  cb_parti48090/cb_seqi_g30185_in_0 
    g42932/in_0                                                                                            
    g42932/z                                               (u)    unmapped_not           12 48.0           
  cb_parti48090/g43694_in_1 
  cb_parti48099/cb_parti_g43694_in_1 
    g48818/in_1                                                                                            
    g48818/z                                               (u)    unmapped_complex2       2  8.0           
    g48814/in_1                                                                                            
    g48814/z                                               (u)    unmapped_complex2       1  4.0           
    g48716/in_0                                                                                            
    g48716/z                                               (u)    unmapped_nand2          1  3.8           
    g48718/in_1                                                                                            
    g48718/z                                               (u)    unmapped_nand3          4 16.0           
    g48683/in_0                                                                                            
    g48683/z                                               (u)    unmapped_complex2       4 16.0           
    g48621/in_0                                                                                            
    g48621/z                                               (u)    unmapped_or2            2  8.0           
    g48613/in_1                                                                                            
    g48613/z                                               (u)    unmapped_complex2       1  4.0           
    g48597/in_0                                                                                            
    g48597/z                                               (u)    unmapped_nand2          1  3.8           
    g48599/in_0                                                                                            
    g48599/z                                               (u)    unmapped_nand2          2  8.0           
    g48590/in_0                                                                                            
    g48590/z                                               (u)    unmapped_or2            1  4.0           
    g48591/in_1                                                                                            
    g48591/z                                               (u)    unmapped_nand2          2  7.6           
    g48586/in_1                                                                                            
    g48586/z                                               (u)    unmapped_complex2       1  4.0           
    g48587/in_1                                                                                            
    g48587/z                                               (u)    unmapped_nand2          1  3.8           
    g48584/in_0                                                                                            
    g48584/z                                               (u)    unmapped_complex2       1  4.0           
    g48585/in_1                                                                                            
    g48585/z                                               (u)    unmapped_nand2          2  7.6           
    g48580/in_1                                                                                            
    g48580/z                                               (u)    unmapped_nand2          1  4.0           
    g48583/in_0                                                                                            
    g48583/z                                               (u)    unmapped_nand3          5 19.0           
    g48270/in_1                                                                                            
    g48270/z                                               (u)    unmapped_or2            2  7.6           
    g48576/in_1                                                                                            
    g48576/z                                               (u)    unmapped_complex2       1  4.0           
    g48579/in_3                                                                                            
    g48579/z                                               (u)    unmapped_nand6          3 11.4           
    g48571/in_0                                                                                            
    g48571/z                                               (u)    unmapped_nand2          3 12.0           
    g48569/in_0                                                                                            
    g48569/z                                               (u)    unmapped_nand2          2  7.6           
    g48568/in_1                                                                                            
    g48568/z                                               (u)    unmapped_or2            4 15.2           
    g48567/in_1                                                                                            
    g48567/z                                               (u)    unmapped_complex2       5 19.0           
    g48566/in_2                                                                                            
    g48566/z                                               (u)    unmapped_complex4      10 38.0           
  cb_parti48099/i_riscv_core_id_stage_i_decoder_i_deassert_we_i 
  i_riscv_core_id_stage_i_decoder_i/deassert_we_i 
    cb_parti/deassert_we_i 
      g3473/in_1                                                                                           
      g3473/z                                              (u)    unmapped_nor2           8 32.0           
    cb_parti/eret_insn_o 
  i_riscv_core_id_stage_i_decoder_i/eret_insn_o 
  cb_parti48111/i_riscv_core_id_stage_i_decoder_i_eret_insn_o 
    g68737/in_0                                                                                            
    g68737/z                                               (u)    unmapped_complex3       2  7.6           
    g64835/in_0                                                                                            
    g64835/z                                               (u)    unmapped_complex2       1  3.8           
    g64836/in_4                                                                                            
    g64836/z                                               (u)    unmapped_nand5          4 20.0           
    g64496/in_1                                                                                            
    g64496/z                                               (u)    unmapped_complex2      13 60.0           
    g64410/in_1                                                                                            
    g64410/z                                               (u)    unmapped_complex2       2  7.6           
    g60737/in_1                                                                                            
    g60737/z                                               (u)    unmapped_nand3          7 28.0           
    g60539/in_1                                                                                            
    g60539/z                                               (u)    unmapped_complex3       2  7.6           
    g60424/in_1                                                                                            
    g60424/z                                               (u)    unmapped_complex2       1  3.8           
    g60425/in_1                                                                                            
    g60425/z                                               (u)    unmapped_nand2          1  4.0           
    g59853/in_0                                                                                            
    g59853/z                                               (u)    unmapped_nand2          1  3.8           
    g59854/in_1                                                                                            
    g59854/z                                               (u)    unmapped_nand2          1  4.0           
    g59453/in_2                                                                                            
    g59453/z                                               (u)    unmapped_complex3       1  4.0           
    g56859/in_0                                                                                            
    g56859/z                                               (u)    unmapped_nand3          1  1.0           
  cb_parti48111/RC_CG_HIER_INST10_enable 
  RC_CG_HIER_INST10/enable 
    RC_CGIC_INST/E                                       <<< (P)  PREICG_X0P5B_A9TR                        
    RC_CGIC_INST/CK                                               setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                                                       capture                           6300 R 
                                                                  uncertainty                              
-----------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Start-point  : lp_riscv/cb_seqi/i_riscv_core_id_stage_i_alu_operator_ex_o_reg[1]/clk
End-point    : lp_riscv/RC_CG_HIER_INST10/RC_CGIC_INST/E

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 2599ps.
 
Cost Group 'CLK' target slack:    90 ps
Target path end-point (Pin: lp_riscv/in)

                      Pin                                      Type        Fanout Load Arrival   
                                                                                  (fF)   (ps)    
-------------------------------------------------------------------------------------------------
(clock CLK)                                         <<<    launch                         3150 F 
lp_riscv
  cb_seqi
    i_riscv_core_core_clock_gate_i_clk_en_reg/ena                                                
    i_riscv_core_core_clock_gate_i_clk_en_reg/q     (u)    unmapped_latch       1  4.0           
  cb_seqi/cdn_pp_marker_in 
preserved pin                                     <<< (b)                                        
(clk_gating_check_1)                                       ext delay                             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                                                capture                        6300 R 
                                                           uncertainty                           
-------------------------------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Start-point  : lp_riscv/cb_seqi/i_riscv_core_core_clock_gate_i_clk_en_reg/ena
End-point    : preserved pin

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.

The global mapper estimates a slack for this path of 2046ps.
 
        ------------------------------------------------------------
                            Super-Thread Summary
          time in super-thread mode               : 74.93 sec
          foreground process active time          : 33.84 sec
          background processes total active time  : 56.71 sec
          approximate speedup                     : 1.21X
           * reported times are wall-clock (elapsed time),
             not CPU time
        ------------------------------------------------------------

+-----------+-----------------------------------------------+-----+----------------------+---------------------------+
|   Host    |                    Machine                    | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+-----------------------------------------------+-----+----------------------+---------------------------+
| localhost | ip-10-70-165-27.il-central-1.compute.internal |  2  |        2214.9        |          2214.9           |
+-----------+-----------------------------------------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_1 |      340.3 [1]       |          [1] [2]          |
| localhost_1_0 |      759.7 [3]       |         760.7 [3]         |
+---------------+----------------------+---------------------------+
[1] Memory is included in parent localhost_1_0.
[2] Peak physical memory is not available for forked background servers.
[3] Memory of child process is included.


Test connection status for design: lp_riscv_top
===============================================
Connected 0 out of 0 clock-gating instances.

State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                  2186        1        100.0
Excluded from State Retention    2186        1        100.0
    - Will not convert           2186        1        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded    2186        1        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------


+-----------+-----------------------------------------------+-----+----------------------+---------------------------+
|   Host    |                    Machine                    | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+-----------------------------------------------+-----+----------------------+---------------------------+
| localhost | ip-10-70-165-27.il-central-1.compute.internal |  1  |        2214.9        |          2214.9           |
+-----------+-----------------------------------------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |        759.7         |           760.7           |
+---------------+----------------------+---------------------------+

Info    : Using '2' number of super-threading servers using the attribute 'super_thread_servers' could have
          saved '17' more seconds during global map.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:lp_riscv_top/clk_gating_check_1'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'lp_riscv/g69095/in_1'.
        : Do the analysis and apply the case analysis on the pin whether you want to break the timing paths or not
PBS_Generic_Opt-Post - Elapsed_Time 195, CPU_Time 180.15429899999998
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:00:46) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:09:53 (Feb12) |  930.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:33(00:04:01) |  00:03:00(00:03:15) | 100.0(100.0) |    9:13:08 (Feb12) |   2.21 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:00:46) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:09:53 (Feb12) |  930.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:33(00:04:01) |  00:03:00(00:03:15) |  99.4( 99.5) |    9:13:08 (Feb12) |   2.21 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:34(00:04:02) |  00:00:01(00:00:01) |   0.6(  0.5) |    9:13:09 (Feb12) |   2.21 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            2         -         -     35864   2104650       930
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         1         -         -     40515   2076319      2214
##>G:Misc                             194
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      197
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'lp_riscv_top' to generic gates.
        Applying wireload models.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
******************************************************
******************************************************
**   ENICSINFO: Starting stage technology_mapping   **
******************************************************
******************************************************
ENICSINFO: Current time is: 12/02/2025 09:13
  Setting attribute of root '/': 'opt_new_inst_prefix' = technology_mapping_opt_inst_
  Setting attribute of root '/': 'opt_new_net_prefix' = technology_mapping_opt_inst_
ENICSINFO: ----------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 91.7 ps std_slew: 30.4 ps std_load: 3.9 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'lp_riscv_top' using 'low' effort.
Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 372 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:00:46) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:09:53 (Feb12) |  930.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:33(00:04:01) |  00:03:00(00:03:15) |  98.9( 99.0) |    9:13:08 (Feb12) |   2.21 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:34(00:04:02) |  00:00:01(00:00:01) |   0.5(  0.5) |    9:13:09 (Feb12) |   2.21 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:35(00:04:03) |  00:00:01(00:00:01) |   0.5(  0.5) |    9:13:10 (Feb12) |   2.18 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:00:46) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:09:53 (Feb12) |  930.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:33(00:04:01) |  00:03:00(00:03:15) |  98.4( 98.5) |    9:13:08 (Feb12) |   2.21 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:34(00:04:02) |  00:00:01(00:00:01) |   0.5(  0.5) |    9:13:09 (Feb12) |   2.21 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:35(00:04:03) |  00:00:01(00:00:01) |   0.5(  0.5) |    9:13:10 (Feb12) |   2.18 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:36(00:04:04) |  00:00:01(00:00:01) |   0.5(  0.5) |    9:13:11 (Feb12) |   2.18 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 372 sequential usable cells
      Mapping 'lp_riscv_top'...
        Preparing the circuit
          Pruning unused logic
Updating ST server settings
                  Forking 'localhost_1_0' to obtain other background server.
Info    : Super thread servers are launched successfully. [ST-128]
        : 2 out of 2 super thread servers are launched. Minimum 1 active super thread server is required.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) lp_riscv_top...
          Done structuring (delay-based) lp_riscv_top
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16...
          Done structuring (delay-based) logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16
        Mapping logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16...
        Rebalancing component 'i_riscv_core_ex_stage_i_alu_i_sll_789_39'...
        Distributing super-thread jobs: shift_left_vlog_unsigned_rtlopto_model_2041 WALLACE_CSA_DUMMY_OP_group_5 cb_part_5676 decrement_unsigned_1816_50101 add_unsigned_2896
          Sending 'shift_left_vlog_unsigned_rtlopto_model_2041' to server 'localhost_1_2'...
            Sent 'shift_left_vlog_unsigned_rtlopto_model_2041' to server 'localhost_1_2'.
          Sending 'WALLACE_CSA_DUMMY_OP_group_5' to server 'localhost_1_0'...
            Sent 'WALLACE_CSA_DUMMY_OP_group_5' to server 'localhost_1_0'.
          Received 'WALLACE_CSA_DUMMY_OP_group_5' from server 'localhost_1_0'. (497 ms elapsed)
          Sending 'cb_part_5676' to server 'localhost_1_0'...
            Sent 'cb_part_5676' to server 'localhost_1_0'.
          Received 'shift_left_vlog_unsigned_rtlopto_model_2041' from server 'localhost_1_2'. (548 ms elapsed)
          Sending 'decrement_unsigned_1816_50101' to server 'localhost_1_2'...
            Sent 'decrement_unsigned_1816_50101' to server 'localhost_1_2'.
          Received 'decrement_unsigned_1816_50101' from server 'localhost_1_2'. (319 ms elapsed)
          Sending 'add_unsigned_2896' to server 'localhost_1_2'...
            Sent 'add_unsigned_2896' to server 'localhost_1_2'.
          Received 'cb_part_5676' from server 'localhost_1_0'. (420 ms elapsed)
          Received 'add_unsigned_2896' from server 'localhost_1_2'. (183 ms elapsed)
          Structuring (delay-based) logic partition in add_unsigned_972_7...
          Done structuring (delay-based) logic partition in add_unsigned_972_7
        Mapping logic partition in add_unsigned_972_7...
          Structuring (delay-based) shift_left_vlog_unsigned_rtlopto_model_2041...
          Done structuring (delay-based) shift_left_vlog_unsigned_rtlopto_model_2041
        Mapping component shift_left_vlog_unsigned_rtlopto_model_2041...
          Structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_5...
          Done structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_5
        Mapping component WALLACE_CSA_DUMMY_OP_group_5...
          Structuring (delay-based) cb_part_5676...
          Done structuring (delay-based) cb_part_5676
        Mapping component cb_part_5676...
          Structuring (delay-based) decrement_unsigned_1816_50101...
          Done structuring (delay-based) decrement_unsigned_1816_50101
        Mapping component decrement_unsigned_1816_50101...
          Structuring (delay-based) add_unsigned_2896...
          Done structuring (delay-based) add_unsigned_2896
        Mapping component add_unsigned_2896...
        Distributing super-thread jobs: cb_part_5678
          Sending 'cb_part_5678' to server 'localhost_1_2'...
            Sent 'cb_part_5678' to server 'localhost_1_2'.
          Received 'cb_part_5678' from server 'localhost_1_2'. (2217 ms elapsed)
          Structuring (delay-based) cb_part_5678...
          Done structuring (delay-based) cb_part_5678
        Mapping component cb_part_5678...
        Rebalancing component 'csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_groupi'...
        Distributing super-thread jobs: csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group_2094 cb_part_5682 cb_part_5677 add_unsigned_3080
          Sending 'csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group_2094' to server 'localhost_1_2'...
            Sent 'csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group_2094' to server 'localhost_1_2'.
          Sending 'cb_part_5682' to server 'localhost_1_0'...
            Sent 'cb_part_5682' to server 'localhost_1_0'.
          Received 'cb_part_5682' from server 'localhost_1_0'. (1152 ms elapsed)
          Sending 'cb_part_5677' to server 'localhost_1_0'...
            Sent 'cb_part_5677' to server 'localhost_1_0'.
          Received 'cb_part_5677' from server 'localhost_1_0'. (896 ms elapsed)
          Sending 'add_unsigned_3080' to server 'localhost_1_0'...
            Sent 'add_unsigned_3080' to server 'localhost_1_0'.
          Received 'add_unsigned_3080' from server 'localhost_1_0'. (702 ms elapsed)
          Received 'csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group_2094' from server 'localhost_1_2'. (3663 ms elapsed)
          Structuring (delay-based) csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group_2094...
          Done structuring (delay-based) csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group_2094
        Mapping component csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group_2094...
          Structuring (delay-based) cb_part_5682...
          Done structuring (delay-based) cb_part_5682
        Mapping component cb_part_5682...
          Structuring (delay-based) cb_part_5677...
          Done structuring (delay-based) cb_part_5677
        Mapping component cb_part_5677...
          Structuring (delay-based) add_unsigned_3080...
          Done structuring (delay-based) add_unsigned_3080
        Mapping component add_unsigned_3080...
        Distributing super-thread jobs: add_unsigned_2510 add_unsigned_972_7_3545
          Sending 'add_unsigned_2510' to server 'localhost_1_2'...
            Sent 'add_unsigned_2510' to server 'localhost_1_2'.
          Sending 'add_unsigned_972_7_3545' to server 'localhost_1_0'...
            Sent 'add_unsigned_972_7_3545' to server 'localhost_1_0'.
          Received 'add_unsigned_972_7_3545' from server 'localhost_1_0'. (551 ms elapsed)
          Received 'add_unsigned_2510' from server 'localhost_1_2'. (572 ms elapsed)
          Structuring (delay-based) logic partition in riscv_decoder...
          Done structuring (delay-based) logic partition in riscv_decoder
        Mapping logic partition in riscv_decoder...
          Structuring (delay-based) gt_unsigned_rtlopto_model_50103...
          Done structuring (delay-based) gt_unsigned_rtlopto_model_50103
        Mapping component gt_unsigned_rtlopto_model_50103...
          Structuring (delay-based) alu_ff...
          Done structuring (delay-based) alu_ff
        Mapping component alu_ff...
          Structuring (delay-based) add_unsigned_2510...
          Done structuring (delay-based) add_unsigned_2510
        Mapping component add_unsigned_2510...
          Structuring (delay-based) add_unsigned_972_7_3545...
          Done structuring (delay-based) add_unsigned_972_7_3545
        Mapping component add_unsigned_972_7_3545...
        Distributing super-thread jobs: cb_part_5683
          Sending 'cb_part_5683' to server 'localhost_1_2'...
            Sent 'cb_part_5683' to server 'localhost_1_2'.
          Received 'cb_part_5683' from server 'localhost_1_2'. (2842 ms elapsed)
          Structuring (delay-based) cb_part_5683...
          Done structuring (delay-based) cb_part_5683
        Mapping component cb_part_5683...
        Rebalancing component 'i_riscv_core_ex_stage_i_alu_i_srl_267_58'...
        Rebalancing component 'i_riscv_core_ex_stage_i_mult_i_sra_107_120'...
        Rebalancing component 'i_riscv_core_ex_stage_i_alu_i_srl_296_63'...
        Rebalancing component 'i_riscv_core_ex_stage_i_alu_i_srl_294_63'...
        Rebalancing component 'i_riscv_core_ex_stage_i_alu_i_srl_266_58'...
        Rebalancing component 'i_riscv_core_ex_stage_i_alu_i_sra_292_63'...
        Rebalancing component 'csa_tree_i_riscv_core_ex_stage_i_mult_i_mul_252_57_Y_i_riscv_core_ex_stage_i_mult_i_mul_204_87_Y_i_riscv_core_ex_stage_i_mult_i_mul_236_55'...
        Rebalancing component 'i_riscv_core_ex_stage_i_alu_i_sra_262_77'...
        Rebalancing component 'i_riscv_core_ex_stage_i_alu_i_sra_261_77'...
        Distributing super-thread jobs: csa_tree_48923 csa_tree_48794 csa_tree_49187 addsub_unsigned_1482 arith_shift_right_vlog_signed_1378_rtlopto_model_160 cb_part_5681 shift_right_vlog_unsigned_2331 arith_shift_right_vlog_signed_1845 shift_right_vlog_unsigned_1206 add_unsigned_1511 increment_unsigned_50106 sub_unsigned_2914 increment_unsigned_1982_50107
          Sending 'csa_tree_48923' to server 'localhost_1_2'...
            Sent 'csa_tree_48923' to server 'localhost_1_2'.
          Sending 'csa_tree_48794' to server 'localhost_1_0'...
            Sent 'csa_tree_48794' to server 'localhost_1_0'.
          Received 'csa_tree_48794' from server 'localhost_1_0'. (3628 ms elapsed)
          Sending 'csa_tree_49187' to server 'localhost_1_0'...
            Sent 'csa_tree_49187' to server 'localhost_1_0'.
          Received 'csa_tree_49187' from server 'localhost_1_0'. (1079 ms elapsed)
          Sending 'addsub_unsigned_1482' to server 'localhost_1_0'...
            Sent 'addsub_unsigned_1482' to server 'localhost_1_0'.
          Received 'addsub_unsigned_1482' from server 'localhost_1_0'. (693 ms elapsed)
          Sending 'arith_shift_right_vlog_signed_1378_rtlopto_model_160' to server 'localhost_1_0'...
            Sent 'arith_shift_right_vlog_signed_1378_rtlopto_model_160' to server 'localhost_1_0'.
          Received 'arith_shift_right_vlog_signed_1378_rtlopto_model_160' from server 'localhost_1_0'. (727 ms elapsed)
          Sending 'cb_part_5681' to server 'localhost_1_0'...
            Sent 'cb_part_5681' to server 'localhost_1_0'.
          Received 'cb_part_5681' from server 'localhost_1_0'. (508 ms elapsed)
          Sending 'shift_right_vlog_unsigned_2331' to server 'localhost_1_0'...
            Sent 'shift_right_vlog_unsigned_2331' to server 'localhost_1_0'.
          Received 'csa_tree_48923' from server 'localhost_1_2'. (7277 ms elapsed)
          Sending 'arith_shift_right_vlog_signed_1845' to server 'localhost_1_2'...
            Sent 'arith_shift_right_vlog_signed_1845' to server 'localhost_1_2'.
          Received 'shift_right_vlog_unsigned_2331' from server 'localhost_1_0'. (603 ms elapsed)
          Sending 'shift_right_vlog_unsigned_1206' to server 'localhost_1_0'...
            Sent 'shift_right_vlog_unsigned_1206' to server 'localhost_1_0'.
          Received 'arith_shift_right_vlog_signed_1845' from server 'localhost_1_2'. (728 ms elapsed)
          Sending 'add_unsigned_1511' to server 'localhost_1_2'...
            Sent 'add_unsigned_1511' to server 'localhost_1_2'.
          Received 'shift_right_vlog_unsigned_1206' from server 'localhost_1_0'. (719 ms elapsed)
          Sending 'increment_unsigned_50106' to server 'localhost_1_0'...
            Sent 'increment_unsigned_50106' to server 'localhost_1_0'.
          Received 'add_unsigned_1511' from server 'localhost_1_2'. (327 ms elapsed)
          Sending 'sub_unsigned_2914' to server 'localhost_1_2'...
            Sent 'sub_unsigned_2914' to server 'localhost_1_2'.
          Received 'increment_unsigned_50106' from server 'localhost_1_0'. (291 ms elapsed)
          Sending 'increment_unsigned_1982_50107' to server 'localhost_1_0'...
            Sent 'increment_unsigned_1982_50107' to server 'localhost_1_0'.
          Received 'increment_unsigned_1982_50107' from server 'localhost_1_0'. (259 ms elapsed)
          Received 'sub_unsigned_2914' from server 'localhost_1_2'. (277 ms elapsed)
          Structuring (delay-based) shift_right_vlog_unsigned_1_3484...
          Done structuring (delay-based) shift_right_vlog_unsigned_1_3484
        Mapping component shift_right_vlog_unsigned_1_3484...
          Structuring (delay-based) shift_right_vlog_unsigned_1...
          Done structuring (delay-based) shift_right_vlog_unsigned_1
        Mapping component shift_right_vlog_unsigned_1...
          Structuring (delay-based) arith_shift_right_vlog_signed_1_3501...
          Done structuring (delay-based) arith_shift_right_vlog_signed_1_3501
        Mapping component arith_shift_right_vlog_signed_1_3501...
          Structuring (delay-based) arith_shift_right_vlog_signed_1...
          Done structuring (delay-based) arith_shift_right_vlog_signed_1
        Mapping component arith_shift_right_vlog_signed_1...
          Structuring (delay-based) csa_tree_48923...
          Done structuring (delay-based) csa_tree_48923
        Mapping component csa_tree_48923...
          Structuring (delay-based) csa_tree_48794...
          Done structuring (delay-based) csa_tree_48794
        Mapping component csa_tree_48794...
          Structuring (delay-based) csa_tree_49187...
          Done structuring (delay-based) csa_tree_49187
        Mapping component csa_tree_49187...
          Structuring (delay-based) addsub_unsigned_1482...
          Done structuring (delay-based) addsub_unsigned_1482
        Mapping component addsub_unsigned_1482...
          Structuring (delay-based) arith_shift_right_vlog_signed_1378_rtlopto_model_160...
          Done structuring (delay-based) arith_shift_right_vlog_signed_1378_rtlopto_model_160
        Mapping component arith_shift_right_vlog_signed_1378_rtlopto_model_160...
          Structuring (delay-based) cb_part_5681...
          Done structuring (delay-based) cb_part_5681
        Mapping component cb_part_5681...
          Structuring (delay-based) shift_right_vlog_unsigned_2331...
          Done structuring (delay-based) shift_right_vlog_unsigned_2331
        Mapping component shift_right_vlog_unsigned_2331...
          Structuring (delay-based) arith_shift_right_vlog_signed_1845...
          Done structuring (delay-based) arith_shift_right_vlog_signed_1845
        Mapping component arith_shift_right_vlog_signed_1845...
          Structuring (delay-based) shift_right_vlog_unsigned_1206...
          Done structuring (delay-based) shift_right_vlog_unsigned_1206
        Mapping component shift_right_vlog_unsigned_1206...
          Structuring (delay-based) add_unsigned_1511...
          Done structuring (delay-based) add_unsigned_1511
        Mapping component add_unsigned_1511...
          Structuring (delay-based) increment_unsigned_50106...
          Done structuring (delay-based) increment_unsigned_50106
        Mapping component increment_unsigned_50106...
          Structuring (delay-based) sub_unsigned_2914...
          Done structuring (delay-based) sub_unsigned_2914
        Mapping component sub_unsigned_2914...
          Structuring (delay-based) increment_unsigned_1982_50107...
          Done structuring (delay-based) increment_unsigned_1982_50107
        Mapping component increment_unsigned_1982_50107...
        Rebalancing component 'ADD_TC_OP413'...
        Rebalancing component 'ADD_TC_OP414'...
        Distributing super-thread jobs: add_signed_49505 add_signed_49505_3568 mux_ctl_0x_5663
          Sending 'add_signed_49505' to server 'localhost_1_2'...
            Sent 'add_signed_49505' to server 'localhost_1_2'.
          Sending 'add_signed_49505_3568' to server 'localhost_1_0'...
            Sent 'add_signed_49505_3568' to server 'localhost_1_0'.
          Received 'add_signed_49505' from server 'localhost_1_2'. (358 ms elapsed)
          Structuring (delay-based) add_signed_49505...
          Done structuring (delay-based) add_signed_49505
        Mapping component add_signed_49505...
          Sending 'mux_ctl_0x_5663' to server 'localhost_1_2'...
            Sent 'mux_ctl_0x_5663' to server 'localhost_1_2'.
          Received 'add_signed_49505_3568' from server 'localhost_1_0'. (424 ms elapsed)
          Structuring (delay-based) add_signed_49505_3568...
          Done structuring (delay-based) add_signed_49505_3568
        Mapping component add_signed_49505_3568...
          Received 'mux_ctl_0x_5663' from server 'localhost_1_2'. (155 ms elapsed)
          Structuring (delay-based) mux_ctl_0x_5663...
          Done structuring (delay-based) mux_ctl_0x_5663
        Mapping component mux_ctl_0x_5663...
        Rebalancing component 'csa_tree_i_riscv_core_ex_stage_i_mult_i_add_240_81'...
        Distributing super-thread jobs: csa_tree_49248
          Sending 'csa_tree_49248' to server 'localhost_1_2'...
            Sent 'csa_tree_49248' to server 'localhost_1_2'.
          Received 'csa_tree_49248' from server 'localhost_1_2'. (825 ms elapsed)
          Structuring (delay-based) csa_tree_49248...
          Done structuring (delay-based) csa_tree_49248
        Mapping component csa_tree_49248...
        Distributing super-thread jobs: mux_ctl_0x_5665
          Sending 'mux_ctl_0x_5665' to server 'localhost_1_2'...
            Sent 'mux_ctl_0x_5665' to server 'localhost_1_2'.
          Received 'mux_ctl_0x_5665' from server 'localhost_1_2'. (211 ms elapsed)
          Structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3868...
          Done structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3868
        Mapping logic partition in CDN_CARRYSAVE_MUX_GROUP_3868...
          Structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3866...
          Done structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3866
        Mapping logic partition in CDN_CARRYSAVE_MUX_GROUP_3866...
          Structuring (delay-based) mux_ctl_0x_5665...
          Done structuring (delay-based) mux_ctl_0x_5665
        Mapping component mux_ctl_0x_5665...
        Distributing super-thread jobs: csa_tree_49354
          Sending 'csa_tree_49354' to server 'localhost_1_2'...
            Sent 'csa_tree_49354' to server 'localhost_1_2'.
          Received 'csa_tree_49354' from server 'localhost_1_2'. (699 ms elapsed)
          Structuring (delay-based) csa_tree_49354...
          Done structuring (delay-based) csa_tree_49354
        Mapping component csa_tree_49354...
        Rebalancing component 'ADD_TC_OP'...
        Distributing super-thread jobs: add_signed_49501
          Sending 'add_signed_49501' to server 'localhost_1_2'...
            Sent 'add_signed_49501' to server 'localhost_1_2'.
          Received 'add_signed_49501' from server 'localhost_1_2'. (272 ms elapsed)
          Structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3870...
          Done structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3870
        Mapping logic partition in CDN_CARRYSAVE_MUX_GROUP_3870...
          Structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP...
          Done structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP
        Mapping logic partition in CDN_CARRYSAVE_MUX_GROUP...
          Structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3871...
          Done structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3871
        Mapping logic partition in CDN_CARRYSAVE_MUX_GROUP_3871...
          Structuring (delay-based) add_signed_49501...
          Done structuring (delay-based) add_signed_49501
        Mapping component add_signed_49501...
          Structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3869...
          Done structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3869
        Mapping logic partition in CDN_CARRYSAVE_MUX_GROUP_3869...
        Rebalancing component 'csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_groupi'...
        Distributing super-thread jobs: csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group_13
          Sending 'csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group_13' to server 'localhost_1_2'...
            Sent 'csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group_13' to server 'localhost_1_2'.
          Received 'csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group_13' from server 'localhost_1_2'. (892 ms elapsed)
          Structuring (delay-based) lt_signed_rtlopto_model_50105...
          Done structuring (delay-based) lt_signed_rtlopto_model_50105
        Mapping component lt_signed_rtlopto_model_50105...
          Structuring (delay-based) logic partition in riscv_decoder...
          Done structuring (delay-based) logic partition in riscv_decoder
        Mapping logic partition in riscv_decoder...
          Structuring (delay-based) csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group_13...
          Done structuring (delay-based) csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group_13
        Mapping component csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group_13...
        Distributing super-thread jobs: cb_seq
          Sending 'cb_seq' to server 'localhost_1_2'...
            Sent 'cb_seq' to server 'localhost_1_2'.
          Received 'cb_seq' from server 'localhost_1_2'. (17902 ms elapsed)
          Structuring (delay-based) cb_seq...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|    Id    |Sev  |Count |                    Message Text                      |
--------------------------------------------------------------------------------
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped.          |
| ST-128   |Info |    1 |Super thread servers are launched successfully.       |
| SYNTH-2  |Info |    1 |Done synthesizing.                                    |
| SYNTH-4  |Info |    1 |Mapping.                                              |
| TIM-501  |Info |    1 |Resetting the break_timing_paths attribute of a pin   |
|          |     |      | removes exceptions set on the pin.                   |
|          |     |      | break_timing_paths attribute has default value of    |
|          |     |      | false and can be reset to other values either false  |
|          |     |      | or clock_gating depends on the enable signal.        |
|          |     |      |Do the analysis and apply the case analysis on the    |
|          |     |      | pin whether you want to break the timing paths or    |
|          |     |      | not                                                  |
| TUI-58   |Info |    1 |Removed object.                                       |
--------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack:    74 ps
Target path end-point (Port: lp_riscv_top/PAD_DONE_FLAG)

           Pin                      Type         Fanout  Load  Arrival   
                                                         (fF)    (ps)    
-------------------------------------------------------------------------
(clock CLK)                <<<  launch                               0 R 
lp_riscv
  cb_seqi
    done_flag_reg/clk                                                    
    done_flag_reg/q        (u)  unmapped_d_flop       1   42.7           
  cb_seqi/done_flag 
lp_riscv/done_flag 
i_ioring/done_flag_from_core 
  i_DONE_FLAG/I                                                          
  i_DONE_FLAG/PAD          (P)  PDUW1216SCDG          1 5565.5           
i_ioring/PAD_DONE_FLAG 
PAD_DONE_FLAG              <<<  interconnect                             
                                out port                                 
(lp_riscv_top.sdc_line_16)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                     capture                           6300 R 
                                uncertainty                              
-------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : lp_riscv/cb_seqi/done_flag_reg/clk
End-point    : PAD_DONE_FLAG

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1414ps.
 
Cost Group 'reg2reg' target slack:   183 ps
Target path end-point (Pin: lp_riscv/i_riscv_core_id_stage_i_mult_operand_b_ex_o_reg[25]/d)

                           Pin                                        Type          Fanout Load Arrival   
                                                                                           (fF)   (ps)    
----------------------------------------------------------------------------------------------------------
(clock CLK)                                                 <<<  launch                               0 R 
lp_riscv
  cb_seqi
    i_riscv_core_id_stage_i_mult_operator_ex_o_reg[1]/clk                                                 
    i_riscv_core_id_stage_i_mult_operator_ex_o_reg[1]/q     (u)  unmapped_d_flop         4 16.0           
  cb_seqi/g48750_in_2 
  cb_parti71127/cb_seqi_g48750_in_2 
    g74817/in_3                                                                                           
    g74817/z                                                (u)  unmapped_complex4      37 28.0           
    g74506/in_0                                                                                           
    g74506/z                                                (u)  unmapped_complex2       2  8.0           
    g75295/in_0                                                                                           
    g75295/z                                                (u)  unmapped_complex2       9 36.0           
    g73921/in_0                                                                                           
    g73921/z                                                (u)  unmapped_nand2          6 22.8           
  cb_parti71127/csa_tree_i_riscv_core_ex_stage_i_mult_i_mul_237_55_Y_i_riscv_core_ex_stage_i_mult_i_mul_251_57_in_1[8] 
  csa_tree_i_riscv_core_ex_stage_i_mult_i_mul_237_55_Y_i_riscv_core_ex_stage_i_mult_i_mul_251_57/in_1[8] 
    g8344/in_0                                                                                            
    g8344/z                                                 (u)  unmapped_complex2       1  3.8           
    g8345/in_1                                                                                            
    g8345/z                                                 (u)  unmapped_nand2         18 72.0           
    g4149/in_1                                                                                            
    g4149/z                                                 (u)  unmapped_complex2      17 68.0           
    g7805/in_0                                                                                            
    g7805/z                                                 (u)  unmapped_complex2       1  4.0           
    g7806/in_1                                                                                            
    g7806/z                                                 (u)  unmapped_nand2          4 15.2           
    g6145/in_1                                                                                            
    g6145/z                                                 (u)  unmapped_or2            1  3.8           
    g7100/in_0                                                                                            
    g7100/z                                                 (u)  unmapped_nand2          1  4.0           
    g7102/in_0                                                                                            
    g7102/z                                                 (u)  unmapped_nand2          4 15.2           
    g6877/in_0                                                                                            
    g6877/z                                                 (u)  unmapped_complex2       1  3.8           
    g6878/in_1                                                                                            
    g6878/z                                                 (u)  unmapped_nand2          2  8.0           
    g6688/in_0                                                                                            
    g6688/z                                                 (u)  unmapped_complex2       1  4.0           
    g6689/in_1                                                                                            
    g6689/z                                                 (u)  unmapped_nand2          4 15.2           
    g6655/in_0                                                                                            
    g6655/z                                                 (u)  unmapped_complex2       1  3.8           
    g6656/in_1                                                                                            
    g6656/z                                                 (u)  unmapped_nand2          2  8.0           
    g6583/in_0                                                                                            
    g6583/z                                                 (u)  unmapped_complex2       1  4.0           
    g6584/in_1                                                                                            
    g6584/z                                                 (u)  unmapped_nand2          3 11.4           
  csa_tree_i_riscv_core_ex_stage_i_mult_i_mul_237_55_Y_i_riscv_core_ex_stage_i_mult_i_mul_251_57/out_1[11] 
  ADD_TC_OP413/B[11] 
    g654/in_1                                                                                             
    g654/z                                                  (u)  unmapped_or2            3 11.4           
    g640/in_1                                                                                             
    g640/z                                                  (u)  unmapped_nand2          2  8.0           
    g592/in_0                                                                                             
    g592/z                                                  (u)  unmapped_complex2       1  4.0           
    g584/in_1                                                                                             
    g584/z                                                  (u)  unmapped_complex2       5 19.0           
    g574/in_1                                                                                             
    g574/z                                                  (u)  unmapped_complex2       1  4.0           
    g564/in_1                                                                                             
    g564/z                                                  (u)  unmapped_complex2       1  3.8           
    g538/in_0                                                                                             
    g538/z                                                  (u)  unmapped_complex2       2  7.6           
    g529/in_0                                                                                             
    g529/z                                                  (u)  unmapped_or2            1  3.8           
    g530/in_1                                                                                             
    g530/z                                                  (u)  unmapped_nand2          4 16.0           
  ADD_TC_OP413/Z[14] 
  csa_tree_i_riscv_core_ex_stage_i_mult_i_add_240_81/in_2[14] 
    g1267/in_1                                                                                            
    g1267/z                                                 (u)  unmapped_complex2       1  3.8           
    g1268/in_1                                                                                            
    g1268/z                                                 (u)  unmapped_nand2          4 16.0           
    g1228/in_1                                                                                            
    g1228/z                                                 (u)  unmapped_complex2       1  3.8           
    g1229/in_1                                                                                            
    g1229/z                                                 (u)  unmapped_nand2          2  8.0           
    g1183/in_0                                                                                            
    g1183/z                                                 (u)  unmapped_complex2       1  4.0           
    g1184/in_1                                                                                            
    g1184/z                                                 (u)  unmapped_nand2          1  3.8           
  csa_tree_i_riscv_core_ex_stage_i_mult_i_add_240_81/out_1[14] 
  CDN_CARRYSAVE_MUX_GROUPi10025/csa_tree_i_riscv_core_ex_stage_i_mult_i_add_240_81_out_1[14] 
    cdn_pp_marker10266/in 
    cdn_pp_marker10266/out 
    mux_ctl_0xi/cdn_pp_marker10266_out 
      g10401/in_1                                                                                         
      g10401/z                                              (u)  unmapped_nand2          1  4.0           
      g10402/in_1                                                                                         
      g10402/z                                              (u)  unmapped_nand2          4 15.2           
    mux_ctl_0xi/csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_39_Y_i_riscv_core_ex_stage_i_mult_i_add_254_62_Y_i_riscv_core_ex_stage_i_mult_i_add_241_54_in_3[14] 
  CDN_CARRYSAVE_MUX_GROUPi10025/csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_39_Y_i_riscv_core_ex_stage_i_mult_i_add_254_62_Y_i_riscv_core_ex_stage_i_mult_i_add_241_54_in_3[14] 
  csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_39_Y_i_riscv_core_ex_stage_i_mult_i_add_254_62_Y_i_riscv_core_ex_stage_i_mult_i_add_241_54/in_3[14] 
    g2812/in_1                                                                                            
    g2812/z                                                 (u)  unmapped_complex2       1  4.0           
    g2813/in_1                                                                                            
    g2813/z                                                 (u)  unmapped_nand2          2  7.6           
    g2533/in_0                                                                                            
    g2533/z                                                 (u)  unmapped_complex2       1  3.8           
    g2534/in_1                                                                                            
    g2534/z                                                 (u)  unmapped_nand2          4 16.0           
    g2050/in_0                                                                                            
    g2050/z                                                 (u)  unmapped_or2            1  4.0           
    g2242/in_0                                                                                            
    g2242/z                                                 (u)  unmapped_nand2          1  3.8           
    g2244/in_0                                                                                            
    g2244/z                                                 (u)  unmapped_nand2          3 12.0           
  csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_39_Y_i_riscv_core_ex_stage_i_mult_i_add_254_62_Y_i_riscv_core_ex_stage_i_mult_i_add_241_54/out_0[15] 
  ADD_TC_OP/A[15] 
    g709/in_0                                                                                             
    g709/z                                                  (u)  unmapped_or2            3 12.0           
    g690/in_1                                                                                             
    g690/z                                                  (u)  unmapped_nand2          2  7.6           
    g662/in_1                                                                                             
    g662/z                                                  (u)  unmapped_or2            2  7.6           
    g619/in_0                                                                                             
    g619/z                                                  (u)  unmapped_complex2       1  3.8           
    g611/in_0                                                                                             
    g611/z                                                  (u)  unmapped_complex2       1  4.0           
    g575/in_0                                                                                             
    g575/z                                                  (u)  unmapped_complex2       6 24.0           
    g514/in_1                                                                                             
    g514/z                                                  (u)  unmapped_complex2       1  3.8           
    g549/in_1                                                                                             
    g549/z                                                  (u)  unmapped_complex2       2  8.0           
    g545/in_0                                                                                             
    g545/z                                                  (u)  unmapped_or2            1  4.0           
    g546/in_1                                                                                             
    g546/z                                                  (u)  unmapped_nand2          1  3.8           
  ADD_TC_OP/Z[20] 
  CDN_CARRYSAVE_MUX_GROUPi10026/ADD_TC_OP_Z[20] 
    mux_ctl_0xi/ADD_TC_OP_Z[20] 
      g10207/in_1                                                                                         
      g10207/z                                              (u)  unmapped_nand2         13 52.0           
      g10525/in_0                                                                                         
      g10525/z                                              (u)  unmapped_nand3          4 15.2           
    mux_ctl_0xi/csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_groupi_in_2[21] 
  CDN_CARRYSAVE_MUX_GROUPi10026/csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_groupi_in_2[21] 
  csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_groupi/in_2[21] 
    g1251/in_1                                                                                            
    g1251/z                                                 (u)  unmapped_or2            1  3.8           
    g1825/in_0                                                                                            
    g1825/z                                                 (u)  unmapped_nand2          1  4.0           
    g1827/in_0                                                                                            
    g1827/z                                                 (u)  unmapped_nand2          2  7.6           
    g1731/in_0                                                                                            
    g1731/z                                                 (u)  unmapped_or2            4 15.2           
    g1692/in_0                                                                                            
    g1692/z                                                 (u)  unmapped_nand2          2  8.0           
    g1623/in_1                                                                                            
    g1623/z                                                 (u)  unmapped_or2            2  8.0           
    g1590/in_0                                                                                            
    g1590/z                                                 (u)  unmapped_complex2       1  4.0           
    g1575/in_2                                                                                            
    g1575/z                                                 (u)  unmapped_nand4          6 22.8           
    g1528/in_0                                                                                            
    g1528/z                                                 (u)  unmapped_complex2       2  7.6           
    g1453/in_0                                                                                            
    g1453/z                                                 (u)  unmapped_nand2          1  4.0           
    g1454/in_1                                                                                            
    g1454/z                                                 (u)  unmapped_nand2          2  7.6           
    g1427/in_0                                                                                            
    g1427/z                                                 (u)  unmapped_or2            1  3.8           
    g1428/in_1                                                                                            
    g1428/z                                                 (u)  unmapped_nand2          1  4.0           
  csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_groupi/out_0[25] 
  cb_seqi/csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_groupi_out_0[25] 
    g61574/in_1                                                                                           
    g61574/z                                                (u)  unmapped_nand2          1  3.8           
    g89230/in_0                                                                                           
    g89230/z                                                (u)  unmapped_complex5      34 24.0           
    g89050/in_1                                                                                           
    g89050/z                                                (u)  unmapped_complex2       1  3.8           
    g89051/in_3                                                                                           
    g89051/z                                                (u)  unmapped_complex4       3 12.0           
    g84953/in_1                                                                                           
    g84953/z                                                (u)  unmapped_complex2       1  3.8           
    g85325/in_6                                                                                           
    g85325/z                                                (u)  unmapped_nand8          1  4.0           
    g85323/in_0                                                                                           
    g85323/z                                                (u)  unmapped_complex2       3 12.0           
    i_riscv_core_id_stage_i_mult_operand_b_ex_o_reg[25]/d   <<<  unmapped_d_flop                          
    i_riscv_core_id_stage_i_mult_operand_b_ex_o_reg[25]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                                                      capture                           6300 R 
                                                                 uncertainty                              
----------------------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : lp_riscv/cb_seqi/i_riscv_core_id_stage_i_mult_operator_ex_o_reg[1]/clk
End-point    : lp_riscv/cb_seqi/i_riscv_core_id_stage_i_mult_operand_b_ex_o_reg[25]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1042ps.
 
Cost Group 'in2reg' target slack:   183 ps
Target path end-point (Pin: lp_riscv/i_riscv_core_if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_rdata_Q_reg[0][15]/d)

                                         Pin                                                          Type          Fanout  Load  Arrival   
                                                                                                                            (fF)    (ps)    
--------------------------------------------------------------------------------------------------------------------------------------------
(clock CLK)                                                                               <<<    launch                                 0 R 
(lp_riscv_top.sdc_line_14_15_1)                                                                  ext delay                                  
PAD_FETCH_EN                                                                                     in port                 1 2782.8           
i_ioring/PAD_FETCH_EN 
  i_FETCH_EN/PAD                                                                                                                            
  i_FETCH_EN/C                                                                          (u) (P)  PDDW1216SCDG            8   30.4           
i_ioring/fetch_en_to_core 
lp_riscv/fetch_enable_i 
  cb_parti71127/fetch_enable_i 
    g69230/in_1                                                                                                                             
    g69230/z                                                                              (u)    unmapped_or2            2    7.6           
    g73773/in_2                                                                                                                             
    g73773/z                                                                              (u)    unmapped_complex5       1    4.0           
    g73562/in_0                                                                                                                             
    g73562/z                                                                              (u)    unmapped_nand2          1    3.8           
    g73144/in_1                                                                                                                             
    g73144/z                                                                              (u)    unmapped_complex4       5   20.0           
    g73114/in_0                                                                                                                             
    g73114/z                                                                              (u)    unmapped_complex4       4   16.0           
  cb_parti71127/cb_seqi_g61295_z 
  cb_seqi/g61295_z 
    g61199/in_0                                                                                                                             
    g61199/z                                                                              (u)    unmapped_complex2       8   32.0           
    g60745/in_1                                                                                                                             
    g60745/z                                                                              (u)    unmapped_or2            4   16.0           
    g60556/in_1                                                                                                                             
    g60556/z                                                                              (u)    unmapped_or2            2    8.0           
    g60494/in_1                                                                                                                             
    g60494/z                                                                              (u)    unmapped_complex2       2    8.0           
    g59875/in_0                                                                                                                             
    g59875/z                                                                              (u)    unmapped_complex2     133   45.6           
    g59614/in_0                                                                                                                             
    g59614/z                                                                              (u)    unmapped_complex2      20   80.0           
    g93961/in_0                                                                                                                             
    g93961/z                                                                              (u)    unmapped_or2           15   60.0           
    g90816/in_1                                                                                                                             
    g90816/z                                                                              (u)    unmapped_nand3         14   53.2           
    g55761/in_0                                                                                                                             
    g55761/z                                                                              (u)    unmapped_complex2       1    3.8           
    g90252/in_0                                                                                                                             
    g90252/z                                                                              (u)    unmapped_nand4          1    4.0           
    i_riscv_core_if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_rdata_Q_reg[0][15]/d     <<<    unmapped_d_flop                            
    i_riscv_core_if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_rdata_Q_reg[0][15]/clk          setup                                      
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                                                                                      capture                             6300 R 
                                                                                                 uncertainty                                
--------------------------------------------------------------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : PAD_FETCH_EN
End-point    : lp_riscv/cb_seqi/i_riscv_core_if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_rdata_Q_reg[0][15]/d

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 2454ps.
 
Cost Group 'cg_enable_group_CLK' target slack:   179 ps
Target path end-point (Pin: lp_riscv/RC_CG_HIER_INST10/RC_CGIC_INST/E (PREICG_X0P5B_A9TR/E))

                          Pin                                           Type          Fanout Load Arrival   
                                                                                             (fF)   (ps)    
------------------------------------------------------------------------------------------------------------
(clock CLK)                                                 <<<    launch                               0 R 
lp_riscv
  cb_seqi
    i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/clk                                                   
    i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/q     (u)    unmapped_d_flop        41 26.6           
  cb_seqi/ADD_UNS_OP2_A[0] 
  cb_parti71126/cb_seqi_ADD_UNS_OP2_A[0] 
    g73935/in_2                                                                                             
    g73935/z                                                (u)    unmapped_complex3       1  4.0           
    g73936/in_1                                                                                             
    g73936/z                                                (u)    unmapped_nand2          1  3.8           
    g73804/in_0                                                                                             
    g73804/z                                                (u)    unmapped_nand2          1  4.0           
    g73727/in_0                                                                                             
    g73727/z                                                (u)    unmapped_nand3          1  3.8           
    g73478/in_0                                                                                             
    g73478/z                                                (u)    unmapped_nand3          1  4.0           
    g73215/in_3                                                                                             
    g73215/z                                                (u)    unmapped_complex4       1  3.8           
    g73216/in_1                                                                                             
    g73216/z                                                (u)    unmapped_complex2       1  4.0           
    g72973/in_1                                                                                             
    g72973/z                                                (u)    unmapped_nand2          1  3.8           
    g72975/in_0                                                                                             
    g72975/z                                                (u)    unmapped_nand2          2  8.0           
    g72953/in_1                                                                                             
    g72953/z                                                (u)    unmapped_or2            1  4.0           
    g72954/in_1                                                                                             
    g72954/z                                                (u)    unmapped_nand2          2  7.6           
    g72859/in_1                                                                                             
    g72859/z                                                (u)    unmapped_complex2       1  4.0           
    g72918/in_1                                                                                             
    g72918/z                                                (u)    unmapped_nand2          1  3.8           
    g72919/in_1                                                                                             
    g72919/z                                                (u)    unmapped_complex2       1  4.0           
    g72916/in_1                                                                                             
    g72916/z                                                (u)    unmapped_nand2          1  3.8           
    g72917/in_1                                                                                             
    g72917/z                                                (u)    unmapped_complex2       4 16.0           
    g72915/in_0                                                                                             
    g72915/z                                                (u)    unmapped_nand3          5 19.0           
    g49995/in_1                                                                                             
    g49995/z                                                (u)    unmapped_or2            2  7.6           
    g50026/in_0                                                                                             
    g50026/z                                                (u)    unmapped_complex2       1  4.0           
    g72913/in_3                                                                                             
    g72913/z                                                (u)    unmapped_nand6          3 11.4           
    g50021/in_0                                                                                             
    g50021/z                                                (u)    unmapped_nand2          8 32.0           
    g50019/in_0                                                                                             
    g50019/z                                                (u)    unmapped_nand2          7 26.6           
    g50018/in_1                                                                                             
    g50018/z                                                (u)    unmapped_or2            4 15.2           
    g50017/in_0                                                                                             
    g50017/z                                                (u)    unmapped_complex2       5 19.0           
  cb_parti71126/cb_seqi_g50017_z 
  cb_parti71127/cb_parti_cb_seqi_g50017_z 
    g69064/in_1                                                                                             
    g69064/z                                                (u)    unmapped_complex2       3 11.4           
    g68183/in_0                                                                                             
    g68183/z                                                (u)    unmapped_nand2          3 12.0           
    g47292/in_1                                                                                             
    g47292/z                                                (u)    unmapped_or2            6 24.0           
    g73687/in_0                                                                                             
    g73687/z                                                (u)    unmapped_complex3       1  3.8           
    g73559/in_0                                                                                             
    g73559/z                                                (u)    unmapped_nand3          1  4.0           
    g73560/in_1                                                                                             
    g73560/z                                                (u)    unmapped_complex2       1  3.8           
    g73517/in_3                                                                                             
    g73517/z                                                (u)    unmapped_nand5          4 20.0           
    g64496/in_0                                                                                             
    g64496/z                                                (u)    unmapped_complex2      13 60.0           
    g64410/in_0                                                                                             
    g64410/z                                                (u)    unmapped_complex2       2  7.6           
    g73103/in_1                                                                                             
    g73103/z                                                (u)    unmapped_nand3          7 28.0           
    g73092/in_0                                                                                             
    g73092/z                                                (u)    unmapped_complex3       2  7.6           
    g73085/in_0                                                                                             
    g73085/z                                                (u)    unmapped_complex2       1  3.8           
    g73086/in_1                                                                                             
    g73086/z                                                (u)    unmapped_nand2          1  4.0           
    g73077/in_0                                                                                             
    g73077/z                                                (u)    unmapped_complex2       1  3.8           
    g73078/in_1                                                                                             
    g73078/z                                                (u)    unmapped_nand2          1  4.0           
    g73035/in_1                                                                                             
    g73035/z                                                (u)    unmapped_complex3       1  4.0           
    g73036/in_2                                                                                             
    g73036/z                                                (u)    unmapped_nand3          1  1.0           
  cb_parti71127/RC_CG_HIER_INST10_enable 
  RC_CG_HIER_INST10/enable 
    RC_CGIC_INST/E                                        <<< (P)  PREICG_X0P5B_A9TR                        
    RC_CGIC_INST/CK                                                setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                                                        capture                           6300 R 
                                                                   uncertainty                              
------------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Start-point  : lp_riscv/cb_seqi/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/clk
End-point    : lp_riscv/RC_CG_HIER_INST10/RC_CGIC_INST/E

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 2725ps.
 
Cost Group 'CLK' target slack:    90 ps
Target path end-point (Pin: lp_riscv/in)

                      Pin                                      Type        Fanout Load Arrival   
                                                                                  (fF)   (ps)    
-------------------------------------------------------------------------------------------------
(clock CLK)                                         <<<    launch                         3150 F 
lp_riscv
  cb_seqi
    i_riscv_core_core_clock_gate_i_clk_en_reg/ena                                                
    i_riscv_core_core_clock_gate_i_clk_en_reg/q     (u)    unmapped_latch       1  4.0           
  cb_seqi/cdn_pp_marker_in 
preserved pin                                     <<< (b)                                        
(clk_gating_check_2)                                       ext delay                             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                                                capture                        6300 R 
                                                           uncertainty                           
-------------------------------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Start-point  : lp_riscv/cb_seqi/i_riscv_core_core_clock_gate_i_clk_en_reg/ena
End-point    : preserved pin

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.

The global mapper estimates a slack for this path of 2046ps.
 
Multi-threaded Technology Mapping (2 threads per ST process, 2 of 2 CPUs usable)
        Distributing super-thread jobs: cb_seq
          Sending 'cb_seq' to server 'localhost_1_2'...
            Sent 'cb_seq' to server 'localhost_1_2'.
          Received 'cb_seq' from server 'localhost_1_2'. (42057 ms elapsed)
          Restructuring (delay-based) cb_seq...
          Done restructuring (delay-based) cb_seq
        Optimizing component cb_seq...
        Distributing super-thread jobs: csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group_13
          Sending 'csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group_13' to server 'localhost_1_2'...
            Sent 'csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group_13' to server 'localhost_1_2'.
          Received 'csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group_13' from server 'localhost_1_2'. (9392 ms elapsed)
          Restructuring (delay-based) logic partition in riscv_decoder...
          Done restructuring (delay-based) logic partition in riscv_decoder
        Optimizing logic partition in riscv_decoder...
          Restructuring (delay-based) lt_signed_rtlopto_model_50105...
          Done restructuring (delay-based) lt_signed_rtlopto_model_50105
        Optimizing component lt_signed_rtlopto_model_50105...
        Early Area Reclamation for lt_signed_rtlopto_model_50105 'very_fast' (slack=1341, area=193)...
                  			o_slack=1341,  bc_slack=0
          Restructuring (delay-based) lt_signed...
          Done restructuring (delay-based) lt_signed
        Optimizing component lt_signed...
          Restructuring (delay-based) lt_signed...
          Done restructuring (delay-based) lt_signed
        Optimizing component lt_signed...
          Restructuring (delay-based) csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group_13...
          Done restructuring (delay-based) csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group_13
        Optimizing component csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group_13...
        Early Area Reclamation for csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group_13 'very_fast' (slack=520, area=1323)...
                  			o_slack=520,  bc_slack=0
          Restructuring (delay-based) csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group...
          Done restructuring (delay-based) csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group
        Optimizing component csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group...
          Restructuring (delay-based) csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group...
          Done restructuring (delay-based) csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group
        Optimizing component csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group...
          Restructuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3869...
          Done restructuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3869
        Optimizing logic partition in CDN_CARRYSAVE_MUX_GROUP_3869...
        Distributing super-thread jobs: add_signed_49501
          Sending 'add_signed_49501' to server 'localhost_1_2'...
            Sent 'add_signed_49501' to server 'localhost_1_2'.
          Received 'add_signed_49501' from server 'localhost_1_2'. (2385 ms elapsed)
          Restructuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3870...
          Done restructuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3870
        Optimizing logic partition in CDN_CARRYSAVE_MUX_GROUP_3870...
          Restructuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP...
          Done restructuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP
        Optimizing logic partition in CDN_CARRYSAVE_MUX_GROUP...
          Restructuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3871...
          Done restructuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3871
        Optimizing logic partition in CDN_CARRYSAVE_MUX_GROUP_3871...
          Restructuring (delay-based) add_signed_49501...
          Done restructuring (delay-based) add_signed_49501
        Optimizing component add_signed_49501...
        Early Area Reclamation for add_signed_49501 'very_fast' (slack=473, area=404)...
                  			o_slack=473,  bc_slack=0
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
        Distributing super-thread jobs: csa_tree_49354
          Sending 'csa_tree_49354' to server 'localhost_1_2'...
            Sent 'csa_tree_49354' to server 'localhost_1_2'.
          Received 'csa_tree_49354' from server 'localhost_1_2'. (2048 ms elapsed)
          Restructuring (delay-based) csa_tree_49354...
          Done restructuring (delay-based) csa_tree_49354
        Optimizing component csa_tree_49354...
        Distributing super-thread jobs: mux_ctl_0x_5665
          Sending 'mux_ctl_0x_5665' to server 'localhost_1_2'...
            Sent 'mux_ctl_0x_5665' to server 'localhost_1_2'.
          Received 'mux_ctl_0x_5665' from server 'localhost_1_2'. (495 ms elapsed)
          Restructuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3868...
          Done restructuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3868
        Optimizing logic partition in CDN_CARRYSAVE_MUX_GROUP_3868...
          Restructuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3866...
          Done restructuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_3866
        Optimizing logic partition in CDN_CARRYSAVE_MUX_GROUP_3866...
          Restructuring (delay-based) mux_ctl_0x_5665...
          Done restructuring (delay-based) mux_ctl_0x_5665
        Optimizing component mux_ctl_0x_5665...
        Distributing super-thread jobs: csa_tree_49248
          Sending 'csa_tree_49248' to server 'localhost_1_2'...
            Sent 'csa_tree_49248' to server 'localhost_1_2'.
          Received 'csa_tree_49248' from server 'localhost_1_2'. (2867 ms elapsed)
          Restructuring (delay-based) csa_tree_49248...
          Done restructuring (delay-based) csa_tree_49248
        Optimizing component csa_tree_49248...
        Distributing super-thread jobs: add_signed_49505_3568 add_signed_49505 mux_ctl_0x_5663
          Sending 'add_signed_49505_3568' to server 'localhost_1_2'...
            Sent 'add_signed_49505_3568' to server 'localhost_1_2'.
          Sending 'add_signed_49505' to server 'localhost_1_0'...
            Sent 'add_signed_49505' to server 'localhost_1_0'.
          Received 'add_signed_49505' from server 'localhost_1_0'. (1367 ms elapsed)
          Sending 'mux_ctl_0x_5663' to server 'localhost_1_0'...
            Sent 'mux_ctl_0x_5663' to server 'localhost_1_0'.
          Received 'add_signed_49505_3568' from server 'localhost_1_2'. (1445 ms elapsed)
          Restructuring (delay-based) add_signed_49505_3568...
          Done restructuring (delay-based) add_signed_49505_3568
        Optimizing component add_signed_49505_3568...
          Restructuring (delay-based) add_signed_49505...
          Done restructuring (delay-based) add_signed_49505
        Optimizing component add_signed_49505...
          Received 'mux_ctl_0x_5663' from server 'localhost_1_0'. (444 ms elapsed)
          Restructuring (delay-based) mux_ctl_0x_5663...
          Done restructuring (delay-based) mux_ctl_0x_5663
        Optimizing component mux_ctl_0x_5663...
        Distributing super-thread jobs: csa_tree_48923 csa_tree_48794 csa_tree_49187 shift_right_vlog_unsigned_1206 arith_shift_right_vlog_signed_1378_rtlopto_model_160 addsub_unsigned_1482 arith_shift_right_vlog_signed_1845 shift_right_vlog_unsigned_2331 cb_part_5681 add_unsigned_1511 arith_shift_right_vlog_signed_1 arith_shift_right_vlog_signed_1_3501 shift_right_vlog_unsigned_1 shift_right_vlog_unsigned_1_3484 increment_unsigned_50106 sub_unsigned_2914 increment_unsigned_1982_50107
          Sending 'csa_tree_48923' to server 'localhost_1_2'...
            Sent 'csa_tree_48923' to server 'localhost_1_2'.
          Sending 'csa_tree_48794' to server 'localhost_1_0'...
            Sent 'csa_tree_48794' to server 'localhost_1_0'.
          Received 'csa_tree_48794' from server 'localhost_1_0'. (12205 ms elapsed)
          Sending 'csa_tree_49187' to server 'localhost_1_0'...
            Sent 'csa_tree_49187' to server 'localhost_1_0'.
          Received 'csa_tree_49187' from server 'localhost_1_0'. (2489 ms elapsed)
          Sending 'shift_right_vlog_unsigned_1206' to server 'localhost_1_0'...
            Sent 'shift_right_vlog_unsigned_1206' to server 'localhost_1_0'.
          Received 'shift_right_vlog_unsigned_1206' from server 'localhost_1_0'. (5371 ms elapsed)
          Sending 'arith_shift_right_vlog_signed_1378_rtlopto_model_160' to server 'localhost_1_0'...
            Sent 'arith_shift_right_vlog_signed_1378_rtlopto_model_160' to server 'localhost_1_0'.
          Received 'csa_tree_48923' from server 'localhost_1_2'. (24265 ms elapsed)
          Restructuring (delay-based) csa_tree_48923...
          Done restructuring (delay-based) csa_tree_48923
        Optimizing component csa_tree_48923...
          Restructuring (delay-based) csa_tree_48794...
          Done restructuring (delay-based) csa_tree_48794
        Optimizing component csa_tree_48794...
          Restructuring (delay-based) csa_tree_49187...
          Done restructuring (delay-based) csa_tree_49187
        Optimizing component csa_tree_49187...
          Restructuring (delay-based) shift_right_vlog_unsigned_1206...
          Done restructuring (delay-based) shift_right_vlog_unsigned_1206
        Optimizing component shift_right_vlog_unsigned_1206...
        Early Area Reclamation for shift_right_vlog_unsigned_1206 'very_fast' (slack=350, area=760)...
                  			o_slack=350,  bc_slack=0
          Restructuring (delay-based) shift_right_vlog_unsigned...
          Done restructuring (delay-based) shift_right_vlog_unsigned
        Optimizing component shift_right_vlog_unsigned...
          Sending 'addsub_unsigned_1482' to server 'localhost_1_2'...
            Sent 'addsub_unsigned_1482' to server 'localhost_1_2'.
          Received 'arith_shift_right_vlog_signed_1378_rtlopto_model_160' from server 'localhost_1_0'. (4759 ms elapsed)
          Restructuring (delay-based) arith_shift_right_vlog_signed_1378_rtlopto_model_160...
          Done restructuring (delay-based) arith_shift_right_vlog_signed_1378_rtlopto_model_160
        Optimizing component arith_shift_right_vlog_signed_1378_rtlopto_model_160...
        Early Area Reclamation for arith_shift_right_vlog_signed_1378_rtlopto_model_160 'very_fast' (slack=697, area=549)...
                  			o_slack=697,  bc_slack=0
          Restructuring (delay-based) arith_shift_right_vlog_signed...
          Done restructuring (delay-based) arith_shift_right_vlog_signed
        Optimizing component arith_shift_right_vlog_signed...
          Sending 'arith_shift_right_vlog_signed_1845' to server 'localhost_1_0'...
            Sent 'arith_shift_right_vlog_signed_1845' to server 'localhost_1_0'.
          Received 'arith_shift_right_vlog_signed_1845' from server 'localhost_1_0'. (4031 ms elapsed)
          Sending 'shift_right_vlog_unsigned_2331' to server 'localhost_1_0'...
            Sent 'shift_right_vlog_unsigned_2331' to server 'localhost_1_0'.
          Received 'addsub_unsigned_1482' from server 'localhost_1_2'. (6607 ms elapsed)
          Restructuring (delay-based) addsub_unsigned_1482...
          Done restructuring (delay-based) addsub_unsigned_1482
        Optimizing component addsub_unsigned_1482...
        Early Area Reclamation for addsub_unsigned_1482 'very_fast' (slack=1222, area=596)...
                  			o_slack=1222,  bc_slack=0
          Restructuring (delay-based) addsub_unsigned...
          Done restructuring (delay-based) addsub_unsigned
        Optimizing component addsub_unsigned...
          Restructuring (delay-based) addsub_unsigned...
          Done restructuring (delay-based) addsub_unsigned
        Optimizing component addsub_unsigned...
          Restructuring (delay-based) arith_shift_right_vlog_signed_1845...
          Done restructuring (delay-based) arith_shift_right_vlog_signed_1845
        Optimizing component arith_shift_right_vlog_signed_1845...
        Early Area Reclamation for arith_shift_right_vlog_signed_1845 'very_fast' (slack=438, area=654)...
                  			o_slack=438,  bc_slack=0
          Restructuring (delay-based) arith_shift_right_vlog_signed...
          Done restructuring (delay-based) arith_shift_right_vlog_signed
        Optimizing component arith_shift_right_vlog_signed...
          Sending 'cb_part_5681' to server 'localhost_1_2'...
            Sent 'cb_part_5681' to server 'localhost_1_2'.
          Received 'cb_part_5681' from server 'localhost_1_2'. (1543 ms elapsed)
          Sending 'add_unsigned_1511' to server 'localhost_1_2'...
            Sent 'add_unsigned_1511' to server 'localhost_1_2'.
          Received 'shift_right_vlog_unsigned_2331' from server 'localhost_1_0'. (4096 ms elapsed)
          Restructuring (delay-based) shift_right_vlog_unsigned_2331...
          Done restructuring (delay-based) shift_right_vlog_unsigned_2331
        Optimizing component shift_right_vlog_unsigned_2331...
        Early Area Reclamation for shift_right_vlog_unsigned_2331 'very_fast' (slack=393, area=591)...
                  			o_slack=393,  bc_slack=0
          Restructuring (delay-based) shift_right_vlog_unsigned...
          Done restructuring (delay-based) shift_right_vlog_unsigned
        Optimizing component shift_right_vlog_unsigned...
          Restructuring (delay-based) cb_part_5681...
          Done restructuring (delay-based) cb_part_5681
        Optimizing component cb_part_5681...
          Sending 'arith_shift_right_vlog_signed_1' to server 'localhost_1_0'...
            Sent 'arith_shift_right_vlog_signed_1' to server 'localhost_1_0'.
          Received 'arith_shift_right_vlog_signed_1' from server 'localhost_1_0'. (1546 ms elapsed)
          Sending 'arith_shift_right_vlog_signed_1_3501' to server 'localhost_1_0'...
            Sent 'arith_shift_right_vlog_signed_1_3501' to server 'localhost_1_0'.
          Received 'add_unsigned_1511' from server 'localhost_1_2'. (2011 ms elapsed)
          Restructuring (delay-based) add_unsigned_1511...
          Done restructuring (delay-based) add_unsigned_1511
        Optimizing component add_unsigned_1511...
        Early Area Reclamation for add_unsigned_1511 'very_fast' (slack=2472, area=264)...
                  			o_slack=2472,  bc_slack=0
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) arith_shift_right_vlog_signed_1...
          Done restructuring (delay-based) arith_shift_right_vlog_signed_1
        Optimizing component arith_shift_right_vlog_signed_1...
        Early Area Reclamation for arith_shift_right_vlog_signed_1 'very_fast' (slack=489, area=180)...
                  			o_slack=489,  bc_slack=0
          Restructuring (delay-based) arith_shift_right_vlog_signed...
          Done restructuring (delay-based) arith_shift_right_vlog_signed
        Optimizing component arith_shift_right_vlog_signed...
          Sending 'shift_right_vlog_unsigned_1' to server 'localhost_1_2'...
            Sent 'shift_right_vlog_unsigned_1' to server 'localhost_1_2'.
          Received 'arith_shift_right_vlog_signed_1_3501' from server 'localhost_1_0'. (1527 ms elapsed)
          Restructuring (delay-based) arith_shift_right_vlog_signed_1_3501...
          Done restructuring (delay-based) arith_shift_right_vlog_signed_1_3501
        Optimizing component arith_shift_right_vlog_signed_1_3501...
        Early Area Reclamation for arith_shift_right_vlog_signed_1_3501 'very_fast' (slack=447, area=162)...
                  			o_slack=447,  bc_slack=0
          Restructuring (delay-based) arith_shift_right_vlog_signed...
          Done restructuring (delay-based) arith_shift_right_vlog_signed
        Optimizing component arith_shift_right_vlog_signed...
          Sending 'shift_right_vlog_unsigned_1_3484' to server 'localhost_1_0'...
            Sent 'shift_right_vlog_unsigned_1_3484' to server 'localhost_1_0'.
          Received 'shift_right_vlog_unsigned_1' from server 'localhost_1_2'. (1540 ms elapsed)
          Restructuring (delay-based) shift_right_vlog_unsigned_1...
          Done restructuring (delay-based) shift_right_vlog_unsigned_1
        Optimizing component shift_right_vlog_unsigned_1...
        Early Area Reclamation for shift_right_vlog_unsigned_1 'very_fast' (slack=481, area=170)...
                  			o_slack=481,  bc_slack=0
          Restructuring (delay-based) shift_right_vlog_unsigned...
          Done restructuring (delay-based) shift_right_vlog_unsigned
        Optimizing component shift_right_vlog_unsigned...
          Sending 'increment_unsigned_50106' to server 'localhost_1_2'...
            Sent 'increment_unsigned_50106' to server 'localhost_1_2'.
          Received 'shift_right_vlog_unsigned_1_3484' from server 'localhost_1_0'. (1534 ms elapsed)
          Restructuring (delay-based) shift_right_vlog_unsigned_1_3484...
          Done restructuring (delay-based) shift_right_vlog_unsigned_1_3484
        Optimizing component shift_right_vlog_unsigned_1_3484...
        Early Area Reclamation for shift_right_vlog_unsigned_1_3484 'very_fast' (slack=431, area=157)...
                  			o_slack=431,  bc_slack=0
          Restructuring (delay-based) shift_right_vlog_unsigned...
          Done restructuring (delay-based) shift_right_vlog_unsigned
        Optimizing component shift_right_vlog_unsigned...
          Sending 'sub_unsigned_2914' to server 'localhost_1_0'...
            Sent 'sub_unsigned_2914' to server 'localhost_1_0'.
          Received 'increment_unsigned_50106' from server 'localhost_1_2'. (1256 ms elapsed)
          Restructuring (delay-based) increment_unsigned_50106...
          Done restructuring (delay-based) increment_unsigned_50106
        Optimizing component increment_unsigned_50106...
        Early Area Reclamation for increment_unsigned_50106 'very_fast' (slack=2944, area=190)...
                  			o_slack=2944,  bc_slack=0
          Restructuring (delay-based) increment_unsigned...
          Done restructuring (delay-based) increment_unsigned
        Optimizing component increment_unsigned...
          Sending 'increment_unsigned_1982_50107' to server 'localhost_1_2'...
            Sent 'increment_unsigned_1982_50107' to server 'localhost_1_2'.
          Received 'sub_unsigned_2914' from server 'localhost_1_0'. (1243 ms elapsed)
          Restructuring (delay-based) sub_unsigned_2914...
          Done restructuring (delay-based) sub_unsigned_2914
        Optimizing component sub_unsigned_2914...
        Early Area Reclamation for sub_unsigned_2914 'very_fast' (slack=1501, area=175)...
                  			o_slack=1501,  bc_slack=0
          Restructuring (delay-based) sub_unsigned...
          Done restructuring (delay-based) sub_unsigned
        Optimizing component sub_unsigned...
          Received 'increment_unsigned_1982_50107' from server 'localhost_1_2'. (1175 ms elapsed)
          Restructuring (delay-based) increment_unsigned_1982_50107...
          Done restructuring (delay-based) increment_unsigned_1982_50107
        Optimizing component increment_unsigned_1982_50107...
        Early Area Reclamation for increment_unsigned_1982_50107 'very_fast' (slack=3138, area=178)...
                  			o_slack=3138,  bc_slack=0
          Restructuring (delay-based) increment_unsigned...
          Done restructuring (delay-based) increment_unsigned
        Optimizing component increment_unsigned...
        Distributing super-thread jobs: cb_part_5683
          Sending 'cb_part_5683' to server 'localhost_1_2'...
            Sent 'cb_part_5683' to server 'localhost_1_2'.
          Received 'cb_part_5683' from server 'localhost_1_2'. (7945 ms elapsed)
          Restructuring (delay-based) cb_part_5683...
          Done restructuring (delay-based) cb_part_5683
        Optimizing component cb_part_5683...
        Distributing super-thread jobs: add_unsigned_2510 add_unsigned_972_7_3545
          Sending 'add_unsigned_2510' to server 'localhost_1_2'...
            Sent 'add_unsigned_2510' to server 'localhost_1_2'.
          Sending 'add_unsigned_972_7_3545' to server 'localhost_1_0'...
            Sent 'add_unsigned_972_7_3545' to server 'localhost_1_0'.
          Received 'add_unsigned_972_7_3545' from server 'localhost_1_0'. (3630 ms elapsed)
          Received 'add_unsigned_2510' from server 'localhost_1_2'. (5077 ms elapsed)
          Restructuring (delay-based) logic partition in riscv_decoder...
          Done restructuring (delay-based) logic partition in riscv_decoder
        Optimizing logic partition in riscv_decoder...
          Restructuring (delay-based) gt_unsigned_rtlopto_model_50103...
          Done restructuring (delay-based) gt_unsigned_rtlopto_model_50103
        Optimizing component gt_unsigned_rtlopto_model_50103...
        Early Area Reclamation for gt_unsigned_rtlopto_model_50103 'very_fast' (slack=811, area=195)...
                  			o_slack=811,  bc_slack=0
          Restructuring (delay-based) gt_unsigned...
          Done restructuring (delay-based) gt_unsigned
        Optimizing component gt_unsigned...
          Restructuring (delay-based) gt_unsigned...
          Done restructuring (delay-based) gt_unsigned
        Optimizing component gt_unsigned...
          Restructuring (delay-based) alu_ff...
          Done restructuring (delay-based) alu_ff
        Optimizing component alu_ff...
          Restructuring (delay-based) add_unsigned_2510...
          Done restructuring (delay-based) add_unsigned_2510
        Optimizing component add_unsigned_2510...
        Early Area Reclamation for add_unsigned_2510 'very_fast' (slack=185, area=647)...
                  			o_slack=185,  bc_slack=0
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned_972_7_3545...
          Done restructuring (delay-based) add_unsigned_972_7_3545
        Optimizing component add_unsigned_972_7_3545...
        Early Area Reclamation for add_unsigned_972_7_3545 'very_fast' (slack=2195, area=462)...
                  			o_slack=2195,  bc_slack=0
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
        Distributing super-thread jobs: csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group_2094 cb_part_5682 cb_part_5677 add_unsigned_3080
          Sending 'csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group_2094' to server 'localhost_1_2'...
            Sent 'csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group_2094' to server 'localhost_1_2'.
          Sending 'cb_part_5682' to server 'localhost_1_0'...
            Sent 'cb_part_5682' to server 'localhost_1_0'.
          Received 'cb_part_5682' from server 'localhost_1_0'. (2442 ms elapsed)
          Sending 'cb_part_5677' to server 'localhost_1_0'...
            Sent 'cb_part_5677' to server 'localhost_1_0'.
          Received 'cb_part_5677' from server 'localhost_1_0'. (1667 ms elapsed)
          Sending 'add_unsigned_3080' to server 'localhost_1_0'...
            Sent 'add_unsigned_3080' to server 'localhost_1_0'.
          Received 'add_unsigned_3080' from server 'localhost_1_0'. (2677 ms elapsed)
          Received 'csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group_2094' from server 'localhost_1_2'. (51746 ms elapsed)
          Restructuring (delay-based) csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group_2094...
          Done restructuring (delay-based) csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group_2094
        Optimizing component csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group_2094...
        Early Area Reclamation for csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group_2094 'very_fast' (slack=-27, area=3551)...
                  			o_slack=-27,  bc_slack=0
          Restructuring (delay-based) csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group...
          Done restructuring (delay-based) csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group
        Optimizing component csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group...
          Restructuring (delay-based) csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group...
          Done restructuring (delay-based) csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group
        Optimizing component csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group...
          Restructuring (delay-based) csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group...
          Done restructuring (delay-based) csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group
        Optimizing component csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group...
          Restructuring (delay-based) csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group...
          Done restructuring (delay-based) csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group
        Optimizing component csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group...
          Restructuring (delay-based) cb_part_5682...
          Done restructuring (delay-based) cb_part_5682
        Optimizing component cb_part_5682...
          Restructuring (delay-based) cb_part_5677...
          Done restructuring (delay-based) cb_part_5677
        Optimizing component cb_part_5677...
          Restructuring (delay-based) add_unsigned_3080...
          Done restructuring (delay-based) add_unsigned_3080
        Optimizing component add_unsigned_3080...
        Distributing super-thread jobs: cb_part_5678
          Sending 'cb_part_5678' to server 'localhost_1_2'...
            Sent 'cb_part_5678' to server 'localhost_1_2'.
          Received 'cb_part_5678' from server 'localhost_1_2'. (6422 ms elapsed)
          Restructuring (delay-based) cb_part_5678...
          Done restructuring (delay-based) cb_part_5678
        Optimizing component cb_part_5678...
        Distributing super-thread jobs: shift_left_vlog_unsigned_rtlopto_model_2041 WALLACE_CSA_DUMMY_OP_group_5 cb_part_5676 add_unsigned_2896 decrement_unsigned_1816_50101
          Sending 'shift_left_vlog_unsigned_rtlopto_model_2041' to server 'localhost_1_2'...
            Sent 'shift_left_vlog_unsigned_rtlopto_model_2041' to server 'localhost_1_2'.
          Sending 'WALLACE_CSA_DUMMY_OP_group_5' to server 'localhost_1_0'...
            Sent 'WALLACE_CSA_DUMMY_OP_group_5' to server 'localhost_1_0'.
          Received 'shift_left_vlog_unsigned_rtlopto_model_2041' from server 'localhost_1_2'. (2016 ms elapsed)
          Sending 'cb_part_5676' to server 'localhost_1_2'...
            Sent 'cb_part_5676' to server 'localhost_1_2'.
          Received 'cb_part_5676' from server 'localhost_1_2'. (1310 ms elapsed)
          Sending 'add_unsigned_2896' to server 'localhost_1_2'...
            Sent 'add_unsigned_2896' to server 'localhost_1_2'.
          Received 'WALLACE_CSA_DUMMY_OP_group_5' from server 'localhost_1_0'. (4364 ms elapsed)
          Sending 'decrement_unsigned_1816_50101' to server 'localhost_1_0'...
            Sent 'decrement_unsigned_1816_50101' to server 'localhost_1_0'.
          Received 'add_unsigned_2896' from server 'localhost_1_2'. (1144 ms elapsed)
          Received 'decrement_unsigned_1816_50101' from server 'localhost_1_0'. (715 ms elapsed)
          Restructuring (delay-based) logic partition in add_unsigned_972_7...
          Done restructuring (delay-based) logic partition in add_unsigned_972_7
        Optimizing logic partition in add_unsigned_972_7...
          Restructuring (delay-based) shift_left_vlog_unsigned_rtlopto_model_2041...
          Done restructuring (delay-based) shift_left_vlog_unsigned_rtlopto_model_2041
        Optimizing component shift_left_vlog_unsigned_rtlopto_model_2041...
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group_5...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group_5
        Optimizing component WALLACE_CSA_DUMMY_OP_group_5...
        Early Area Reclamation for WALLACE_CSA_DUMMY_OP_group_5 'very_fast' (slack=93, area=299)...
                  			o_slack=93,  bc_slack=0
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group
        Optimizing component WALLACE_CSA_DUMMY_OP_group...
          Restructuring (delay-based) cb_part_5676...
          Done restructuring (delay-based) cb_part_5676
        Optimizing component cb_part_5676...
          Restructuring (delay-based) add_unsigned_2896...
          Done restructuring (delay-based) add_unsigned_2896
        Optimizing component add_unsigned_2896...
        Early Area Reclamation for add_unsigned_2896 'very_fast' (slack=3372, area=177)...
                  			o_slack=3372,  bc_slack=0
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) decrement_unsigned_1816_50101...
          Done restructuring (delay-based) decrement_unsigned_1816_50101
        Optimizing component decrement_unsigned_1816_50101...
        Early Area Reclamation for decrement_unsigned_1816_50101 'very_fast' (slack=3264, area=186)...
                  			o_slack=3264,  bc_slack=0
          Restructuring (delay-based) decrement_unsigned...
          Done restructuring (delay-based) decrement_unsigned
        Optimizing component decrement_unsigned...
          Restructuring (delay-based) logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16...
          Done restructuring (delay-based) logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16
        Optimizing logic partition in lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16...
 
Global mapping timing result
============================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
                      Pin                                     Type        Fanout Load Slew Delay Arrival   
                                                                                 (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------------------
(clock CLK)                                               launch                                    3150 F 
lp_riscv
  cb_seqi
    i_riscv_core_core_clock_gate_i_clk_en_reg/GN                                         0    +0    3150 F 
    i_riscv_core_core_clock_gate_i_clk_en_reg/Q           LATNQ_X1M_A9TL       1  0.9   54  +138    3288 R 
  cb_seqi/cdn_pp_marker_in 
preserved pin                                    <<< (b)                                      +0    3288 R 
(clk_gating_check_2)                                      ext delay                           +0    3288 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                                               capture                                   6300 R 
                                                          uncertainty                       -125    6175 R 
-----------------------------------------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    2887ps 
Start-point  : lp_riscv/cb_seqi/i_riscv_core_core_clock_gate_i_clk_en_reg/GN
End-point    : preserved pin

(b) : Timing paths are broken.

           Pin                      Type         Fanout  Load  Slew Delay Arrival   
                                                         (fF)  (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock CLK)                     launch                                          0 R 
lp_riscv
  cb_seqi
    done_flag_reg/CK                                              0    +0       0 R 
    done_flag_reg/Q             DFFRPQ_X2M_A9TL       1   42.7  298  +424     424 R 
  cb_seqi/done_flag 
lp_riscv/done_flag 
i_ioring/done_flag_from_core 
  i_DONE_FLAG/I                                                        +0     424   
  i_DONE_FLAG/PAD          (P)  PDUW1216SCDG          1 5565.5  593 +2257    2680 R 
i_ioring/PAD_DONE_FLAG 
PAD_DONE_FLAG              <<<  interconnect                    593    +0    2680 R 
                                out port                               +0    2680 R 
(lp_riscv_top.sdc_line_16)      ext delay                           +1575    4255 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                     capture                                      6300 R 
                                uncertainty                          -125    6175 R 
------------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :    1920ps 
Start-point  : lp_riscv/cb_seqi/done_flag_reg/CK
End-point    : PAD_DONE_FLAG

(P) : Instance is preserved

                         Pin                                          Type          Fanout Load Slew Delay Arrival   
                                                                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------------------------------
(clock CLK)                                                      launch                                          0 R 
lp_riscv
  cb_seqi
    i_riscv_core_id_stage_i_alu_operator_ex_o_reg[2]/CK                                            0    +0       0 R 
    i_riscv_core_id_stage_i_alu_operator_ex_o_reg[2]/QN          DFFRPQN_X2M_A9TL        1  2.5   81  +235     235 F 
    g122692/A                                                                                           +0     235   
    g122692/Y                                                    INV_X2M_A9TL           17 39.9  275  +187     423 R 
  cb_seqi/g48946_in_3 
  cb_parti71126/cb_seqi_g48946_in_3 
    g77700/A                                                                                            +0     423   
    g77700/Y                                                     INV_X6M_A9TL            7 12.8   77   +71     494 F 
    g76985/A0                                                                                           +0     494   
    g76985/Y                                                     OAI21_X1M_A9TL          1  1.3   94   +93     587 R 
    g76866/B                                                                                            +0     587   
    g76866/Y                                                     NAND2_X1M_A9TL          1  1.1   44   +57     643 F 
    g76844/B0                                                                                           +0     643   
    g76844/Y                                                     AOI21_X1M_A9TL          4  5.0  189  +133     776 R 
    g76548/B                                                                                            +0     776   
    g76548/Y                                                     NAND2_X1M_A9TL          3  4.3  102  +112     889 F 
    g76394/B                                                                                            +0     889   
    g76394/Y                                                     NOR2_X1B_A9TL           1  2.4  103  +106     995 R 
    g76212/B                                                                                            +0     995   
    g76212/CON                                                   CGENI_X1M_A9TL          2  2.5   90   +97    1092 F 
    g76186/A                                                                                            +0    1092   
    g76186/Y                                                     NAND2XB_X1M_A9TL        1  1.4   66   +68    1160 R 
    g76177/B                                                                                            +0    1160   
    g76177/Y                                                     NAND2_X1A_A9TL          2  3.7   88   +82    1242 F 
    g76156/A0                                                                                           +0    1242   
    g76156/Y                                                     AOI2XB1_X2M_A9TL        1  2.2   73   +90    1332 R 
    g76126/A1                                                                                           +0    1332   
    g76126/Y                                                     OAI21_X1P4M_A9TL        1  2.4  100   +78    1410 F 
    g76115/B                                                                                            +0    1410   
    g76115/Y                                                     NAND2_X2M_A9TL          4  6.3   95   +97    1507 R 
    g76107/C0                                                                                           +0    1507   
    g76107/Y                                                     OAI211_X3M_A9TL         4  6.0   98   +84    1591 F 
    g76106/B                                                                                            +0    1591   
    g76106/Y                                                     NOR2_X1M_A9TL           2  2.5  117  +108    1699 R 
    g76103/A1                                                                                           +0    1699   
    g76103/Y                                                     OAI22_X1M_A9TL          1  1.1   84   +97    1796 F 
    g76101/B                                                                                            +0    1796   
    g76101/Y                                                     NOR2_X1B_A9TL           1  1.4   73   +84    1880 R 
    g76100/B                                                                                            +0    1880   
    g76100/Y                                                     NAND2_X1A_A9TL          3  5.0  116   +96    1976 F 
    g76099/B                                                                                            +0    1976   
    g76099/Y                                                     NAND2_X2M_A9TL          8 11.1  142  +128    2104 R 
    g76097/B                                                                                            +0    2104   
    g76097/Y                                                     NAND2_X1P4M_A9TL        6  7.4  105  +105    2209 F 
    g76095/B                                                                                            +0    2209   
    g76095/Y                                                     OR4_X1P4M_A9TL          4  6.4   98  +177    2386 F 
  cb_parti71126/cb_seqi_g50017_z 
  cb_parti71127/cb_parti_cb_seqi_g50017_z 
    g81180/A                                                                                            +0    2386   
    g81180/Y                                                     INV_X2M_A9TL            2  2.8   45   +51    2438 R 
    g80989/B                                                                                            +0    2438   
    g80989/Y                                                     NAND2_X1B_A9TL          3  3.6  109   +76    2513 F 
    g80792/A                                                                                            +0    2513   
    g80792/Y                                                     NAND2_X1M_A9TL          3  3.6  104  +101    2614 R 
    g80579/B                                                                                            +0    2614   
    g80579/Y                                                     NOR2_X1B_A9TL           5  6.6  182  +150    2764 F 
    g79815/A2                                                                                           +0    2764   
    g79815/Y                                                     OAI31_X1M_A9TL          1  1.2  140  +173    2937 R 
    g79764/A                                                                                            +0    2937   
    g79764/Y                                                     NOR2XB_X1M_A9TL         1  1.3   59   +69    3006 F 
    g79612/A1                                                                                           +0    3006   
    g79612/Y                                                     OAI211_X1M_A9TL         4  5.8  258  +193    3199 R 
    g79561/BN                                                                                           +0    3199   
    g79561/Y                                                     NAND2XB_X2M_A9TL       11 14.8  177  +245    3444 R 
    g79490/B                                                                                            +0    3444   
    g79490/Y                                                     AND2_X1M_A9TL           2  2.4   70  +150    3594 R 
    g79346/C                                                                                            +0    3594   
    g79346/Y                                                     OR3_X0P5M_A9TL          7  8.2  233  +230    3824 R 
    g79337/B                                                                                            +0    3824   
    g79337/Y                                                     NAND3XXB_X1M_A9TL       2  2.2  109  +123    3946 F 
    g79320/BN                                                                                           +0    3946   
    g79320/Y                                                     NAND2XB_X1M_A9TL        1  1.0   52  +131    4078 F 
    g79307/B                                                                                            +0    4078   
    g79307/Y                                                     AND2_X1M_A9TL           1  1.3   43  +111    4189 F 
    g79284/A1                                                                                           +0    4189   
    g79284/Y                                                     OAI211_X1M_A9TL         1  1.1  114  +106    4295 R 
    g79276/B0                                                                                           +0    4295   
    g79276/Y                                                     OAI211_X1M_A9TL         1  1.0   77   +86    4381 F 
  cb_parti71127/RC_CG_HIER_INST10_enable 
  RC_CG_HIER_INST10/enable 
    RC_CGIC_INST/E                                      <<< (P)  PREICG_X0P5B_A9TR                      +0    4381   
    RC_CGIC_INST/CK                                              setup                             0  +223    4605 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                                                      capture                                      6300 R 
                                                                 uncertainty                          -125    6175 R 
---------------------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    1570ps 
Start-point  : lp_riscv/cb_seqi/i_riscv_core_id_stage_i_alu_operator_ex_o_reg[2]/CK
End-point    : lp_riscv/RC_CG_HIER_INST10/RC_CGIC_INST/E

(P) : Instance is preserved

                                        Pin                                                     Type         Fanout  Load  Slew Delay Arrival   
                                                                                                                     (fF)  (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------------------------------------------------------------------
(clock CLK)                                                                                launch                                           0 R 
(lp_riscv_top.sdc_line_14_15_1)                                                            ext delay                            +1575    1575 R 
PAD_FETCH_EN                                                                               in port                1 2782.8  465   +71    1646 R 
i_ioring/PAD_FETCH_EN 
  i_FETCH_EN/PAD                                                                                                                   +0    1646   
  i_FETCH_EN/C                                                                        (P)  PDDW1216SCDG           5    7.4   53  +760    2406 R 
i_ioring/fetch_en_to_core 
lp_riscv/fetch_enable_i 
  cb_parti71127/fetch_enable_i 
    g80793/A1N                                                                                                                     +0    2406   
    g80793/Y                                                                               AOI2XB1_X1M_A9TL       3    3.2  142  +176    2582 R 
    g80079/C                                                                                                                       +0    2582   
    g80079/Y                                                                               NOR3_X1M_A9TL          1    1.1   82   +97    2679 F 
    g79389/A                                                                                                                       +0    2679   
    g79389/Y                                                                               OR4_X1M_A9TL           5    5.9  131  +188    2868 F 
    g79365/C                                                                                                                       +0    2868   
    g79365/Y                                                                               OR3_X0P5M_A9TL         4    4.4  108  +233    3100 F 
  cb_parti71127/cb_seqi_g61295_z 
  cb_seqi/g61295_z 
    g121808/A                                                                                                                      +0    3100   
    g121808/Y                                                                              NOR2XB_X1M_A9TL        6    8.2  263  +194    3294 R 
    g120664/A                                                                                                                      +0    3294   
    g120664/Y                                                                              NAND2_X1M_A9TL         4    4.1  127  +127    3421 F 
    g120255/BN                                                                                                                     +0    3421   
    g120255/Y                                                                              NAND2XB_X1M_A9TL       2    2.3  102  +151    3572 F 
    g120008/A                                                                                                                      +0    3572   
    g120008/Y                                                                              NOR2XB_X1M_A9TL        2    2.3  106   +98    3670 R 
    g119761/B                                                                                                                      +0    3670   
    g119761/Y                                                                              NOR2_X1B_A9TL          4    9.0  233  +180    3850 F 
    g119654/A                                                                                                                      +0    3850   
    g119654/Y                                                                              INV_X4B_A9TL           1    2.8   63   +63    3913 R 
    g119624/B                                                                                                                      +0    3913   
    g119624/Y                                                                              NAND2_X2A_A9TL        20   25.6  256  +161    4074 F 
    g119193/B                                                                                                                      +0    4074   
    g119193/Y                                                                              OR2_X1M_A9TL          15   20.3  209  +308    4383 F 
    g118730/B                                                                                                                      +0    4383   
    g118730/Y                                                                              NAND3_X2M_A9TL        14   19.5  292  +250    4632 R 
    g118550/A                                                                                                                      +0    4632   
    g118550/Y                                                                              INV_X2M_A9TL           1    1.3   64   +54    4686 F 
    g118059/A1                                                                                                                     +0    4686   
    g118059/Y                                                                              AOI22_X1M_A9TL         1    1.1   98  +112    4798 R 
    g117770/C0                                                                                                                     +0    4798   
    g117770/Y                                                                              OAI221_X1M_A9TL        1    1.1  109   +92    4890 F 
    i_riscv_core_if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_rdata_Q_reg[0][2]/D  <<<  DFFRPQN_X1M_A9TL                        +0    4890   
    i_riscv_core_if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_rdata_Q_reg[0][2]/CK      setup                              0  +108    4998 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                                                                                capture                                       6300 R 
                                                                                           uncertainty                           -125    6175 R 
------------------------------------------------------------------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :    1177ps 
Start-point  : PAD_FETCH_EN
End-point    : lp_riscv/cb_seqi/i_riscv_core_if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_rdata_Q_reg[0][2]/D

(P) : Instance is preserved

                           Pin                                         Type           Fanout Load Slew Delay Arrival   
                                                                                             (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------------------------------
(clock CLK)                                                     launch                                             0 R 
lp_riscv
  cb_seqi
    i_riscv_core_id_stage_i_mult_en_ex_o_reg/CK                                                      0    +0       0 R 
    i_riscv_core_id_stage_i_mult_en_ex_o_reg/Q                  DFFRPQ_X2M_A9TL           11 22.3  168  +350     350 R 
  cb_seqi/g48650_in_1 
  cb_parti71127/cb_seqi_g48650_in_1 
    g81140/A                                                                                              +0     350   
    g81140/Y                                                    INV_X6M_A9TL               4 16.2   59   +61     412 F 
    g80927/A                                                                                              +0     412   
    g80927/Y                                                    NOR2_X4M_A9TL              2 11.8  114   +90     501 R 
    g80801/A                                                                                              +0     501   
    g80801/Y                                                    NAND2_X4M_A9TL             2  8.0   60   +59     560 F 
    g80599/A                                                                                              +0     560   
    g80599/Y                                                    INV_X4M_A9TL               4 15.4   63   +62     623 R 
    g80592/A                                                                                              +0     623   
    g80592/Y                                                    INV_X4M_A9TL               1  3.9   25   +30     653 F 
    g80349/A                                                                                              +0     653   
    g80349/Y                                                    NOR2XB_X4M_A9TL            2 10.3  102   +73     726 R 
    g80104/A                                                                                              +0     726   
    g80104/Y                                                    NAND2XB_X6M_A9TL           5 33.1  102   +89     815 F 
    g79884/A                                                                                              +0     815   
    g79884/Y                                                    NAND2XB_X6M_A9TL          12 20.1  100   +93     908 R 
  cb_parti71127/csa_tree_i_riscv_core_ex_stage_i_mult_i_mul_237_55_Y_i_riscv_core_ex_stage_i_mult_i_mul_251_57_in_0[8] 
  csa_tree_i_riscv_core_ex_stage_i_mult_i_mul_237_55_Y_i_riscv_core_ex_stage_i_mult_i_mul_251_57/in_0[8] 
    g13287/A                                                                                              +0     908   
    g13287/Y                                                    NAND2_X1P4M_A9TL           1  2.0   51   +52     960 F 
    g13274/B0                                                                                             +0     960   
    g13274/Y                                                    OAI2XB1_X2M_A9TL           2  4.0  109   +65    1024 R 
    g12796/B0                                                                                             +0    1024   
    g12796/Y                                                    AOI22_X2M_A9TL             1  4.8  103   +79    1104 F 
    g12579/A                                                                                              +0    1104   
    g12579/CO                                                   ADDF_X2M_A9TL              2  6.7   85  +239    1343 F 
    g12573/A                                                                                              +0    1343   
    g12573/Y                                                    INV_X2M_A9TL               1  4.8   53   +58    1401 R 
    g12509/B                                                                                              +0    1401   
    g12509/CON                                                  CGENI_X2M_A9TL             2  6.4  104   +88    1488 F 
    g12445/B                                                                                              +0    1488   
    g12445/S                                                    ADDH_X1M_A9TL              2  6.6  114  +232    1720 R 
    g12444/A                                                                                              +0    1720   
    g12444/Y                                                    INV_X2M_A9TL               1  3.9   42   +47    1767 F 
    g12429/B                                                                                              +0    1767   
    g12429/Y                                                    MXIT2_X3M_A9TL             3  7.3  126   +83    1850 R 
  csa_tree_i_riscv_core_ex_stage_i_mult_i_mul_237_55_Y_i_riscv_core_ex_stage_i_mult_i_mul_251_57/out_1[12] 
  ADD_TC_OP413/B[12] 
    g815/B                                                                                                +0    1850   
    g815/Y                                                      NAND2_X2M_A9TL             3  5.3   80   +77    1926 F 
    g787/BN                                                                                               +0    1926   
    g787/Y                                                      NAND2XB_X2M_A9TL           1  3.7   52  +133    2060 F 
    g765/B                                                                                                +0    2060   
    g765/Y                                                      NAND2_X3A_A9TL             3  5.7   50   +53    2112 R 
    g713/CN                                                                                               +0    2112   
    g713/Y                                                      NAND3XXB_X4M_A9TL          1  6.0   91  +124    2237 R 
    g696/S0                                                                                               +0    2237   
    g696/Y                                                      MXIT2_X3M_A9TL             2  4.5   98   +82    2319 R 
  ADD_TC_OP413/Z[14] 
  csa_tree_i_riscv_core_ex_stage_i_mult_i_add_240_81/in_2[14] 
    g3806/A                                                                                               +0    2319   
    g3806/Y                                                     XNOR3_X1M_A9TL             2  5.4  111  +179    2498 F 
    g3784/S0                                                                                              +0    2498   
    g3784/Y                                                     MXIT2_X1M_A9TL             1  2.6  132  +101    2599 R 
    g3770/A                                                                                               +0    2599   
    g3770/Y                                                     XOR2_X1M_A9TL              1  2.2  153  +105    2704 R 
  csa_tree_i_riscv_core_ex_stage_i_mult_i_add_240_81/out_1[14] 
  CDN_CARRYSAVE_MUX_GROUPi10025/csa_tree_i_riscv_core_ex_stage_i_mult_i_add_240_81_out_1[14] 
    cdn_pp_marker10266/in 
    cdn_pp_marker10266/out 
    mux_ctl_0xi/cdn_pp_marker10266_out 
      g10682/A                                                                                            +0    2704   
      g10682/Y                                                  NAND2XB_X2M_A9TL           1  2.5   61   +57    2760 F 
      g10660/B0N                                                                                          +0    2760   
      g10660/Y                                                  AO21B_X2M_A9TL             1  4.4   68   +54    2814 R 
    mux_ctl_0xi/csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_39_Y_i_riscv_core_ex_stage_i_mult_i_add_254_62_Y_i_riscv_core_ex_stage_i_mult_i_add_241_54_in_3[14] 
  CDN_CARRYSAVE_MUX_GROUPi10025/csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_39_Y_i_riscv_core_ex_stage_i_mult_i_add_254_62_Y_i_riscv_core_ex_stage_i_mult_i_add_241_54_in_3[14] 
  csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_39_Y_i_riscv_core_ex_stage_i_mult_i_add_254_62_Y_i_riscv_core_ex_stage_i_mult_i_add_241_54/in_3[14] 
    g4262/A                                                                                               +0    2814   
    g4262/S                                                     ADDF_X1M_A9TL              1  4.3   97  +300    3115 F 
    g4165/A                                                                                               +0    3115   
    g4165/S                                                     ADDF_X1M_A9TL              3  7.6  140  +359    3474 R 
  csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_39_Y_i_riscv_core_ex_stage_i_mult_i_add_254_62_Y_i_riscv_core_ex_stage_i_mult_i_add_241_54/out_1[14] 
  ADD_TC_OP/B[14] 
    g803/A                                                                                                +0    3474   
    g803/Y                                                      INV_X2M_A9TL               1  4.4   50   +54    3528 F 
    g790/A                                                                                                +0    3528   
    g790/Y                                                      NAND2XB_X4M_A9TL           3  7.4   72   +57    3585 R 
    g749/B                                                                                                +0    3585   
    g749/Y                                                      NAND2_X4M_A9TL             2  5.1   44   +49    3634 F 
    g719/A                                                                                                +0    3634   
    g719/Y                                                      NOR2_X3M_A9TL              2  4.5   72   +63    3698 R 
    g711/A                                                                                                +0    3698   
    g711/Y                                                      NAND2XB_X2M_A9TL           1  3.6   51   +50    3748 F 
    g687/D                                                                                                +0    3748   
    g687/Y                                                      NAND4_X4A_A9TL             4  9.1  135  +111    3858 R 
    g677/C                                                                                                +0    3858   
    g677/Y                                                      NAND3_X2A_A9TL             1  3.8   73   +94    3952 F 
    g668/B                                                                                                +0    3952   
    g668/Y                                                      NAND3XXB_X4M_A9TL          1  6.0   91   +80    4032 R 
    g665/S0                                                                                               +0    4032   
    g665/Y                                                      MXIT2_X3M_A9TL             1  9.7  164  +100    4133 R 
  ADD_TC_OP/Z[20] 
  CDN_CARRYSAVE_MUX_GROUPi10026/ADD_TC_OP_Z[20] 
    mux_ctl_0xi/ADD_TC_OP_Z[20] 
      g10876/B                                                                                            +0    4133   
      g10876/Y                                                  NAND2_X8M_A9TL            13 25.8   78   +88    4220 F 
      g10833/B                                                                                            +0    4220   
      g10833/Y                                                  NAND3_X2A_A9TL             2  5.6  138  +110    4330 R 
    mux_ctl_0xi/csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_groupi_in_2[20] 
  CDN_CARRYSAVE_MUX_GROUPi10026/csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_groupi_in_2[20] 
  csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_groupi/in_2[20] 
    g4189/CI                                                                                              +0    4330   
    g4189/CO                                                    CGEN_X2M_A9TL              2  5.8   74  +164    4494 R 
    g4111/A                                                                                               +0    4494   
    g4111/Y                                                     NOR2_X3M_A9TL              2  5.2   65   +56    4550 F 
    g4097/A                                                                                               +0    4550   
    g4097/Y                                                     INV_X2M_A9TL               2  3.5   42   +47    4597 R 
    g4059/A                                                                                               +0    4597   
    g4059/Y                                                     NAND2_X2A_A9TL             2  5.5   70   +57    4654 F 
    g4019/B                                                                                               +0    4654   
    g4019/Y                                                     NOR2_X3B_A9TL              2  4.9   74   +79    4734 R 
    g3981/A                                                                                               +0    4734   
    g3981/Y                                                     NAND2_X2M_A9TL             1  3.8   55   +52    4786 F 
    g3974/B                                                                                               +0    4786   
    g3974/Y                                                     NAND3XXB_X4M_A9TL          6  9.6  114   +85    4871 R 
    g3917/A                                                                                               +0    4871   
    g3917/Y                                                     NOR2_X2M_A9TL              2  4.3   61   +70    4941 F 
    g3895/A0                                                                                              +0    4941   
    g3895/Y                                                     OAI2XB1_X2M_A9TL           1  2.6   87   +84    5024 R 
    g3888/A                                                                                               +0    5024   
    g3888/Y                                                     XOR2_X1M_A9TL              1  2.4  158   +94    5118 R 
  csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_groupi/out_0[25] 
  cb_seqi/csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_groupi_out_0[25] 
    g121284/A                                                                                             +0    5118   
    g121284/Y                                                   NAND2_X2A_A9TL             1  3.6   74   +72    5191 F 
    g115130/B                                                                                             +0    5191   
    g115130/Y                                                   NAND4XXXB_X4M_A9TL         4  9.2  155  +112    5302 R 
    g114963/B                                                                                             +0    5302   
    g114963/Y                                                   NAND2_X1A_A9TL             1  2.1   77   +87    5389 F 
    g113872/C0                                                                                            +0    5389   
    g113872/Y                                                   OAI211_X2M_A9TL            3  5.7  170   +96    5485 R 
    g112815/A1                                                                                            +0    5485   
    g112815/Y                                                   AOI21_X1M_A9TL             1  1.3  114   +95    5580 F 
    g112272/B                                                                                             +0    5580   
    g112272/Y                                                   NAND4XXXB_X1P4M_A9TL       3  3.7  164  +136    5716 R 
    i_riscv_core_id_stage_i_mult_operand_b_ex_o_reg[25]/D  <<<  DFFRPQ_X1M_A9TL                           +0    5716   
    i_riscv_core_id_stage_i_mult_operand_b_ex_o_reg[25]/CK      setup                                0  +115    5831 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                                                     capture                                         6300 R 
                                                                uncertainty                             -125    6175 R 
-----------------------------------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :     344ps 
Start-point  : lp_riscv/cb_seqi/i_riscv_core_id_stage_i_mult_en_ex_o_reg/CK
End-point    : lp_riscv/cb_seqi/i_riscv_core_id_stage_i_mult_operand_b_ex_o_reg[25]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map              1962751        0 

             Cost Group            Target    Slack    Diff.  Constr.
--------------------------------------------------------------------
                reg2reg               183      344              6300 
                 in2reg               183     1177              6300 
    cg_enable_group_CLK               179     1570              6300 
                reg2out                74     1920              6300 
                    CLK                90     2887              3150     (launch clock period: 6300)

 
Global incremental target info
==============================
Cost Group 'reg2out' target slack:    48 ps
Target path end-point (Port: lp_riscv_top/PAD_DONE_FLAG)

           Pin                      Type         Fanout  Load  Arrival   
                                                         (fF)    (ps)    
-------------------------------------------------------------------------
(clock CLK)                <<<  launch                               0 R 
lp_riscv
  cb_seqi
    done_flag_reg/CK                                                     
    done_flag_reg/Q             DFFRPQ_X2M_A9TL       1   42.7           
  cb_seqi/done_flag 
lp_riscv/done_flag 
i_ioring/done_flag_from_core 
  i_DONE_FLAG/I                                                          
  i_DONE_FLAG/PAD          (P)  PDUW1216SCDG          1 5565.5           
i_ioring/PAD_DONE_FLAG 
PAD_DONE_FLAG              <<<  interconnect                             
                                out port                                 
(lp_riscv_top.sdc_line_16)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                     capture                           6300 R 
                                uncertainty                              
-------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : lp_riscv/cb_seqi/done_flag_reg/CK
End-point    : PAD_DONE_FLAG

(P) : Instance is preserved

The global mapper estimates a slack for this path of 1202ps.
 
Cost Group 'reg2reg' target slack:   121 ps
Target path end-point (Pin: lp_riscv/i_riscv_core_id_stage_i_mult_operand_b_ex_o_reg[25]/D (DFFRPQ_X1M_A9TL/D))

                           Pin                                         Type           Fanout Load Arrival   
                                                                                             (fF)   (ps)    
------------------------------------------------------------------------------------------------------------
(clock CLK)                                                <<<  launch                                  0 R 
lp_riscv
  cb_seqi
    i_riscv_core_id_stage_i_mult_en_ex_o_reg/CK                                                             
    i_riscv_core_id_stage_i_mult_en_ex_o_reg/Q                  DFFRPQ_X2M_A9TL           11 22.3           
  cb_seqi/g48650_in_1 
  cb_parti71127/cb_seqi_g48650_in_1 
    g81140/A                                                                                                
    g81140/Y                                                    INV_X6M_A9TL               4 16.2           
    g80927/A                                                                                                
    g80927/Y                                                    NOR2_X4M_A9TL              2 11.8           
    g80801/A                                                                                                
    g80801/Y                                                    NAND2_X4M_A9TL             2  8.0           
    g80599/A                                                                                                
    g80599/Y                                                    INV_X4M_A9TL               4 15.4           
    g80592/A                                                                                                
    g80592/Y                                                    INV_X4M_A9TL               1  3.9           
    g80349/A                                                                                                
    g80349/Y                                                    NOR2XB_X4M_A9TL            2 10.3           
    g80104/A                                                                                                
    g80104/Y                                                    NAND2XB_X6M_A9TL           5 33.1           
    g79884/A                                                                                                
    g79884/Y                                                    NAND2XB_X6M_A9TL          12 20.1           
  cb_parti71127/csa_tree_i_riscv_core_ex_stage_i_mult_i_mul_237_55_Y_i_riscv_core_ex_stage_i_mult_i_mul_251_57_in_0[8] 
  csa_tree_i_riscv_core_ex_stage_i_mult_i_mul_237_55_Y_i_riscv_core_ex_stage_i_mult_i_mul_251_57/in_0[8] 
    g13287/A                                                                                                
    g13287/Y                                                    NAND2_X1P4M_A9TL           1  2.0           
    g13274/B0                                                                                               
    g13274/Y                                                    OAI2XB1_X2M_A9TL           2  4.0           
    g12796/B0                                                                                               
    g12796/Y                                                    AOI22_X2M_A9TL             1  4.8           
    g12579/A                                                                                                
    g12579/CO                                                   ADDF_X2M_A9TL              2  6.7           
    g12573/A                                                                                                
    g12573/Y                                                    INV_X2M_A9TL               1  4.8           
    g12509/B                                                                                                
    g12509/CON                                                  CGENI_X2M_A9TL             2  6.4           
    g12445/B                                                                                                
    g12445/S                                                    ADDH_X1M_A9TL              2  6.6           
    g12444/A                                                                                                
    g12444/Y                                                    INV_X2M_A9TL               1  3.9           
    g12429/B                                                                                                
    g12429/Y                                                    MXIT2_X3M_A9TL             3  7.3           
  csa_tree_i_riscv_core_ex_stage_i_mult_i_mul_237_55_Y_i_riscv_core_ex_stage_i_mult_i_mul_251_57/out_1[12] 
  ADD_TC_OP413/B[12] 
    g815/B                                                                                                  
    g815/Y                                                      NAND2_X2M_A9TL             3  5.3           
    g787/BN                                                                                                 
    g787/Y                                                      NAND2XB_X2M_A9TL           1  3.7           
    g765/B                                                                                                  
    g765/Y                                                      NAND2_X3A_A9TL             3  5.7           
    g713/CN                                                                                                 
    g713/Y                                                      NAND3XXB_X4M_A9TL          1  6.0           
    g696/S0                                                                                                 
    g696/Y                                                      MXIT2_X3M_A9TL             2  4.5           
  ADD_TC_OP413/Z[14] 
  csa_tree_i_riscv_core_ex_stage_i_mult_i_add_240_81/in_2[14] 
    g3806/A                                                                                                 
    g3806/Y                                                     XNOR3_X1M_A9TL             2  5.4           
    g3784/S0                                                                                                
    g3784/Y                                                     MXIT2_X1M_A9TL             1  2.6           
    g3770/A                                                                                                 
    g3770/Y                                                     XOR2_X1M_A9TL              1  2.2           
  csa_tree_i_riscv_core_ex_stage_i_mult_i_add_240_81/out_1[14] 
  CDN_CARRYSAVE_MUX_GROUPi10025/csa_tree_i_riscv_core_ex_stage_i_mult_i_add_240_81_out_1[14] 
    cdn_pp_marker10266/in 
    cdn_pp_marker10266/out 
    mux_ctl_0xi/cdn_pp_marker10266_out 
      g10682/A                                                                                              
      g10682/Y                                                  NAND2XB_X2M_A9TL           1  2.5           
      g10660/B0N                                                                                            
      g10660/Y                                                  AO21B_X2M_A9TL             1  4.4           
    mux_ctl_0xi/csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_39_Y_i_riscv_core_ex_stage_i_mult_i_add_254_62_Y_i_riscv_core_ex_stage_i_mult_i_add_241_54_in_3[14] 
  CDN_CARRYSAVE_MUX_GROUPi10025/csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_39_Y_i_riscv_core_ex_stage_i_mult_i_add_254_62_Y_i_riscv_core_ex_stage_i_mult_i_add_241_54_in_3[14] 
  csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_39_Y_i_riscv_core_ex_stage_i_mult_i_add_254_62_Y_i_riscv_core_ex_stage_i_mult_i_add_241_54/in_3[14] 
    g4262/A                                                                                                 
    g4262/S                                                     ADDF_X1M_A9TL              1  4.3           
    g4165/A                                                                                                 
    g4165/S                                                     ADDF_X1M_A9TL              3  7.6           
  csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_39_Y_i_riscv_core_ex_stage_i_mult_i_add_254_62_Y_i_riscv_core_ex_stage_i_mult_i_add_241_54/out_1[14] 
  ADD_TC_OP/B[14] 
    g803/A                                                                                                  
    g803/Y                                                      INV_X2M_A9TL               1  4.4           
    g790/A                                                                                                  
    g790/Y                                                      NAND2XB_X4M_A9TL           3  7.4           
    g749/B                                                                                                  
    g749/Y                                                      NAND2_X4M_A9TL             2  5.1           
    g719/A                                                                                                  
    g719/Y                                                      NOR2_X3M_A9TL              2  4.5           
    g711/A                                                                                                  
    g711/Y                                                      NAND2XB_X2M_A9TL           1  3.6           
    g687/D                                                                                                  
    g687/Y                                                      NAND4_X4A_A9TL             4  9.1           
    g677/C                                                                                                  
    g677/Y                                                      NAND3_X2A_A9TL             1  3.8           
    g668/B                                                                                                  
    g668/Y                                                      NAND3XXB_X4M_A9TL          1  6.0           
    g665/S0                                                                                                 
    g665/Y                                                      MXIT2_X3M_A9TL             1  9.7           
  ADD_TC_OP/Z[20] 
  CDN_CARRYSAVE_MUX_GROUPi10026/ADD_TC_OP_Z[20] 
    mux_ctl_0xi/ADD_TC_OP_Z[20] 
      g10876/B                                                                                              
      g10876/Y                                                  NAND2_X8M_A9TL            13 25.8           
      g10833/B                                                                                              
      g10833/Y                                                  NAND3_X2A_A9TL             2  5.6           
    mux_ctl_0xi/csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_groupi_in_2[20] 
  CDN_CARRYSAVE_MUX_GROUPi10026/csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_groupi_in_2[20] 
  csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_groupi/in_2[20] 
    g4189/CI                                                                                                
    g4189/CO                                                    CGEN_X2M_A9TL              2  5.8           
    g4111/A                                                                                                 
    g4111/Y                                                     NOR2_X3M_A9TL              2  5.2           
    g4097/A                                                                                                 
    g4097/Y                                                     INV_X2M_A9TL               2  3.5           
    g4059/A                                                                                                 
    g4059/Y                                                     NAND2_X2A_A9TL             2  5.5           
    g4019/B                                                                                                 
    g4019/Y                                                     NOR2_X3B_A9TL              2  4.9           
    g3981/A                                                                                                 
    g3981/Y                                                     NAND2_X2M_A9TL             1  3.8           
    g3974/B                                                                                                 
    g3974/Y                                                     NAND3XXB_X4M_A9TL          6  9.6           
    g3917/A                                                                                                 
    g3917/Y                                                     NOR2_X2M_A9TL              2  4.3           
    g3895/A0                                                                                                
    g3895/Y                                                     OAI2XB1_X2M_A9TL           1  2.6           
    g3888/A                                                                                                 
    g3888/Y                                                     XOR2_X1M_A9TL              1  2.4           
  csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_groupi/out_0[25] 
  cb_seqi/csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_groupi_out_0[25] 
    g121284/A                                                                                               
    g121284/Y                                                   NAND2_X2A_A9TL             1  3.6           
    g115130/B                                                                                               
    g115130/Y                                                   NAND4XXXB_X4M_A9TL         4  9.2           
    g114963/B                                                                                               
    g114963/Y                                                   NAND2_X1A_A9TL             1  2.1           
    g113872/C0                                                                                              
    g113872/Y                                                   OAI211_X2M_A9TL            3  5.7           
    g112815/A1                                                                                              
    g112815/Y                                                   AOI21_X1M_A9TL             1  1.3           
    g112272/B                                                                                               
    g112272/Y                                                   NAND4XXXB_X1P4M_A9TL       3  3.7           
    i_riscv_core_id_stage_i_mult_operand_b_ex_o_reg[25]/D  <<<  DFFRPQ_X1M_A9TL                             
    i_riscv_core_id_stage_i_mult_operand_b_ex_o_reg[25]/CK      setup                                       
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                                                     capture                              6300 R 
                                                                uncertainty                                 
------------------------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : lp_riscv/cb_seqi/i_riscv_core_id_stage_i_mult_en_ex_o_reg/CK
End-point    : lp_riscv/cb_seqi/i_riscv_core_id_stage_i_mult_operand_b_ex_o_reg[25]/D

The global mapper estimates a slack for this path of 275ps.
 
Cost Group 'in2reg' target slack:   121 ps
Target path end-point (Pin: lp_riscv/i_riscv_core_if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_rdata_Q_reg[0][2]/D (DFFRPQN_X1M_A9TL/D))

                                        Pin                                                     Type         Fanout  Load  Arrival   
                                                                                                                     (fF)    (ps)    
-------------------------------------------------------------------------------------------------------------------------------------
(clock CLK)                                                                           <<<  launch                                0 R 
(lp_riscv_top.sdc_line_14_15_1)                                                            ext delay                                 
PAD_FETCH_EN                                                                               in port                1 2782.8           
i_ioring/PAD_FETCH_EN 
  i_FETCH_EN/PAD                                                                                                                     
  i_FETCH_EN/C                                                                        (P)  PDDW1216SCDG           5    7.4           
i_ioring/fetch_en_to_core 
lp_riscv/fetch_enable_i 
  cb_parti71127/fetch_enable_i 
    g80793/A1N                                                                                                                       
    g80793/Y                                                                               AOI2XB1_X1M_A9TL       3    3.2           
    g80079/C                                                                                                                         
    g80079/Y                                                                               NOR3_X1M_A9TL          1    1.1           
    g79389/A                                                                                                                         
    g79389/Y                                                                               OR4_X1M_A9TL           5    5.9           
    g79365/C                                                                                                                         
    g79365/Y                                                                               OR3_X0P5M_A9TL         4    4.4           
  cb_parti71127/cb_seqi_g61295_z 
  cb_seqi/g61295_z 
    g121808/A                                                                                                                        
    g121808/Y                                                                              NOR2XB_X1M_A9TL        6    8.2           
    g120664/A                                                                                                                        
    g120664/Y                                                                              NAND2_X1M_A9TL         4    4.1           
    g120255/BN                                                                                                                       
    g120255/Y                                                                              NAND2XB_X1M_A9TL       2    2.3           
    g120008/A                                                                                                                        
    g120008/Y                                                                              NOR2XB_X1M_A9TL        2    2.3           
    g119761/B                                                                                                                        
    g119761/Y                                                                              NOR2_X1B_A9TL          4    9.0           
    g119654/A                                                                                                                        
    g119654/Y                                                                              INV_X4B_A9TL           1    2.8           
    g119624/B                                                                                                                        
    g119624/Y                                                                              NAND2_X2A_A9TL        20   25.6           
    g119193/B                                                                                                                        
    g119193/Y                                                                              OR2_X1M_A9TL          15   20.3           
    g118730/B                                                                                                                        
    g118730/Y                                                                              NAND3_X2M_A9TL        14   19.5           
    g118550/A                                                                                                                        
    g118550/Y                                                                              INV_X2M_A9TL           1    1.3           
    g118059/A1                                                                                                                       
    g118059/Y                                                                              AOI22_X1M_A9TL         1    1.1           
    g117770/C0                                                                                                                       
    g117770/Y                                                                              OAI221_X1M_A9TL        1    1.1           
    i_riscv_core_if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_rdata_Q_reg[0][2]/D  <<<  DFFRPQN_X1M_A9TL                          
    i_riscv_core_if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_rdata_Q_reg[0][2]/CK      setup                                     
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                                                                                capture                            6300 R 
                                                                                           uncertainty                               
-------------------------------------------------------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : PAD_FETCH_EN
End-point    : lp_riscv/cb_seqi/i_riscv_core_if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_rdata_Q_reg[0][2]/D

(P) : Instance is preserved

The global mapper estimates a slack for this path of 1060ps.
 
Cost Group 'cg_enable_group_CLK' target slack:   119 ps
Target path end-point (Pin: lp_riscv/RC_CG_HIER_INST10/RC_CGIC_INST/E (PREICG_X0P5B_A9TR/E))

                         Pin                                          Type          Fanout Load Arrival   
                                                                                           (fF)   (ps)    
----------------------------------------------------------------------------------------------------------
(clock CLK)                                               <<<    launch                               0 R 
lp_riscv
  cb_seqi
    i_riscv_core_id_stage_i_alu_operator_ex_o_reg[2]/CK                                                   
    i_riscv_core_id_stage_i_alu_operator_ex_o_reg[2]/QN          DFFRPQN_X2M_A9TL        1  2.5           
    g122692/A                                                                                             
    g122692/Y                                                    INV_X2M_A9TL           17 39.9           
  cb_seqi/g48946_in_3 
  cb_parti71126/cb_seqi_g48946_in_3 
    g77700/A                                                                                              
    g77700/Y                                                     INV_X6M_A9TL            7 12.8           
    g76985/A0                                                                                             
    g76985/Y                                                     OAI21_X1M_A9TL          1  1.3           
    g76866/B                                                                                              
    g76866/Y                                                     NAND2_X1M_A9TL          1  1.1           
    g76844/B0                                                                                             
    g76844/Y                                                     AOI21_X1M_A9TL          4  5.0           
    g76548/B                                                                                              
    g76548/Y                                                     NAND2_X1M_A9TL          3  4.3           
    g76394/B                                                                                              
    g76394/Y                                                     NOR2_X1B_A9TL           1  2.4           
    g76212/B                                                                                              
    g76212/CON                                                   CGENI_X1M_A9TL          2  2.5           
    g76186/A                                                                                              
    g76186/Y                                                     NAND2XB_X1M_A9TL        1  1.4           
    g76177/B                                                                                              
    g76177/Y                                                     NAND2_X1A_A9TL          2  3.7           
    g76156/A0                                                                                             
    g76156/Y                                                     AOI2XB1_X2M_A9TL        1  2.2           
    g76126/A1                                                                                             
    g76126/Y                                                     OAI21_X1P4M_A9TL        1  2.4           
    g76115/B                                                                                              
    g76115/Y                                                     NAND2_X2M_A9TL          4  6.3           
    g76107/C0                                                                                             
    g76107/Y                                                     OAI211_X3M_A9TL         4  6.0           
    g76106/B                                                                                              
    g76106/Y                                                     NOR2_X1M_A9TL           2  2.5           
    g76103/A1                                                                                             
    g76103/Y                                                     OAI22_X1M_A9TL          1  1.1           
    g76101/B                                                                                              
    g76101/Y                                                     NOR2_X1B_A9TL           1  1.4           
    g76100/B                                                                                              
    g76100/Y                                                     NAND2_X1A_A9TL          3  5.0           
    g76099/B                                                                                              
    g76099/Y                                                     NAND2_X2M_A9TL          8 11.1           
    g76097/B                                                                                              
    g76097/Y                                                     NAND2_X1P4M_A9TL        6  7.4           
    g76095/B                                                                                              
    g76095/Y                                                     OR4_X1P4M_A9TL          4  6.4           
  cb_parti71126/cb_seqi_g50017_z 
  cb_parti71127/cb_parti_cb_seqi_g50017_z 
    g81180/A                                                                                              
    g81180/Y                                                     INV_X2M_A9TL            2  2.8           
    g80989/B                                                                                              
    g80989/Y                                                     NAND2_X1B_A9TL          3  3.6           
    g80792/A                                                                                              
    g80792/Y                                                     NAND2_X1M_A9TL          3  3.6           
    g80579/B                                                                                              
    g80579/Y                                                     NOR2_X1B_A9TL           5  6.6           
    g79815/A2                                                                                             
    g79815/Y                                                     OAI31_X1M_A9TL          1  1.2           
    g79764/A                                                                                              
    g79764/Y                                                     NOR2XB_X1M_A9TL         1  1.3           
    g79612/A1                                                                                             
    g79612/Y                                                     OAI211_X1M_A9TL         4  5.8           
    g79561/BN                                                                                             
    g79561/Y                                                     NAND2XB_X2M_A9TL       11 14.8           
    g79490/B                                                                                              
    g79490/Y                                                     AND2_X1M_A9TL           2  2.4           
    g79346/C                                                                                              
    g79346/Y                                                     OR3_X0P5M_A9TL          7  8.2           
    g79337/B                                                                                              
    g79337/Y                                                     NAND3XXB_X1M_A9TL       2  2.2           
    g79320/BN                                                                                             
    g79320/Y                                                     NAND2XB_X1M_A9TL        1  1.0           
    g79307/B                                                                                              
    g79307/Y                                                     AND2_X1M_A9TL           1  1.3           
    g79284/A1                                                                                             
    g79284/Y                                                     OAI211_X1M_A9TL         1  1.1           
    g79276/B0                                                                                             
    g79276/Y                                                     OAI211_X1M_A9TL         1  1.0           
  cb_parti71127/RC_CG_HIER_INST10_enable 
  RC_CG_HIER_INST10/enable 
    RC_CGIC_INST/E                                      <<< (P)  PREICG_X0P5B_A9TR                        
    RC_CGIC_INST/CK                                              setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                                                      capture                           6300 R 
                                                                 uncertainty                              
----------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Start-point  : lp_riscv/cb_seqi/i_riscv_core_id_stage_i_alu_operator_ex_o_reg[2]/CK
End-point    : lp_riscv/RC_CG_HIER_INST10/RC_CGIC_INST/E

(P) : Instance is preserved

The global mapper estimates a slack for this path of 1461ps.
 
Cost Group 'CLK' target slack:    60 ps
Target path end-point (Pin: lp_riscv/in)

                      Pin                                     Type        Fanout Load Arrival   
                                                                                 (fF)   (ps)    
------------------------------------------------------------------------------------------------
(clock CLK)                                        <<<    launch                         3150 F 
lp_riscv
  cb_seqi
    i_riscv_core_core_clock_gate_i_clk_en_reg/GN                                                
    i_riscv_core_core_clock_gate_i_clk_en_reg/Q           LATNQ_X1M_A9TL       1  0.9           
  cb_seqi/cdn_pp_marker_in 
preserved pin                                    <<< (b)                                        
(clk_gating_check_2)                                      ext delay                             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                                               capture                        6300 R 
                                                          uncertainty                           
------------------------------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Start-point  : lp_riscv/cb_seqi/i_riscv_core_core_clock_gate_i_clk_en_reg/GN
End-point    : preserved pin

(b) : Timing paths are broken.

The global mapper estimates a slack for this path of 2021ps.
 
              Distributing super-thread jobs: cb_seq
                Sending 'cb_seq' to server 'localhost_1_2'...
                  Sent 'cb_seq' to server 'localhost_1_2'.
                Received 'cb_seq' from server 'localhost_1_2'. (16951 ms elapsed)
              Distributing super-thread jobs: csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group_13
                Sending 'csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group_13' to server 'localhost_1_2'...
                  Sent 'csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group_13' to server 'localhost_1_2'.
                Received 'csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_group_13' from server 'localhost_1_2'. (411 ms elapsed)
              Distributing super-thread jobs: csa_tree_49248
                Sending 'csa_tree_49248' to server 'localhost_1_2'...
                  Sent 'csa_tree_49248' to server 'localhost_1_2'.
                Received 'csa_tree_49248' from server 'localhost_1_2'. (214 ms elapsed)
              Distributing super-thread jobs: csa_tree_48923 csa_tree_48794 shift_right_vlog_unsigned_1206
                Sending 'csa_tree_48923' to server 'localhost_1_2'...
                  Sent 'csa_tree_48923' to server 'localhost_1_2'.
                Sending 'csa_tree_48794' to server 'localhost_1_0'...
                  Sent 'csa_tree_48794' to server 'localhost_1_0'.
                Received 'csa_tree_48794' from server 'localhost_1_0'. (3451 ms elapsed)
                Sending 'shift_right_vlog_unsigned_1206' to server 'localhost_1_0'...
                  Sent 'shift_right_vlog_unsigned_1206' to server 'localhost_1_0'.
                Received 'shift_right_vlog_unsigned_1206' from server 'localhost_1_0'. (1164 ms elapsed)
                Received 'csa_tree_48923' from server 'localhost_1_2'. (5249 ms elapsed)
              Distributing super-thread jobs: cb_part_5683
                Sending 'cb_part_5683' to server 'localhost_1_2'...
                  Sent 'cb_part_5683' to server 'localhost_1_2'.
                Received 'cb_part_5683' from server 'localhost_1_2'. (3477 ms elapsed)
              Distributing super-thread jobs: add_unsigned_2510
                Sending 'add_unsigned_2510' to server 'localhost_1_2'...
                  Sent 'add_unsigned_2510' to server 'localhost_1_2'.
                Received 'add_unsigned_2510' from server 'localhost_1_2'. (225 ms elapsed)
              Distributing super-thread jobs: csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group_2094 cb_part_5682 cb_part_5677 add_unsigned_3080
                Sending 'csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group_2094' to server 'localhost_1_2'...
                  Sent 'csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group_2094' to server 'localhost_1_2'.
                Sending 'cb_part_5682' to server 'localhost_1_0'...
                  Sent 'cb_part_5682' to server 'localhost_1_0'.
                Received 'cb_part_5682' from server 'localhost_1_0'. (397 ms elapsed)
                Sending 'cb_part_5677' to server 'localhost_1_0'...
                  Sent 'cb_part_5677' to server 'localhost_1_0'.
                Received 'cb_part_5677' from server 'localhost_1_0'. (313 ms elapsed)
                Sending 'add_unsigned_3080' to server 'localhost_1_0'...
                  Sent 'add_unsigned_3080' to server 'localhost_1_0'.
                Received 'add_unsigned_3080' from server 'localhost_1_0'. (795 ms elapsed)
                Received 'csa_tree_i_riscv_core_ex_stage_i_mult_i_add_104_86_group_2094' from server 'localhost_1_2'. (1790 ms elapsed)
              Distributing super-thread jobs: cb_part_5678
                Sending 'cb_part_5678' to server 'localhost_1_2'...
                  Sent 'cb_part_5678' to server 'localhost_1_2'.
                Received 'cb_part_5678' from server 'localhost_1_2'. (2504 ms elapsed)
              Distributing super-thread jobs: shift_left_vlog_unsigned_rtlopto_model_2041
                Sending 'shift_left_vlog_unsigned_rtlopto_model_2041' to server 'localhost_1_2'...
                  Sent 'shift_left_vlog_unsigned_rtlopto_model_2041' to server 'localhost_1_2'.
                Received 'shift_left_vlog_unsigned_rtlopto_model_2041' from server 'localhost_1_2'. (442 ms elapsed)
 
Global incremental timing result
================================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
                      Pin                                     Type        Fanout Load Slew Delay Arrival   
                                                                                 (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------------------
(clock CLK)                                               launch                                    3150 F 
lp_riscv
  cb_seqi
    i_riscv_core_core_clock_gate_i_clk_en_reg/GN                                         0    +0    3150 F 
    i_riscv_core_core_clock_gate_i_clk_en_reg/Q           LATNQ_X1M_A9TL       1  0.9   54  +138    3288 R 
  cb_seqi/cdn_pp_marker_in 
preserved pin                                    <<< (b)                                      +0    3288 R 
(clk_gating_check_2)                                      ext delay                           +0    3288 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                                               capture                                   6300 R 
                                                          uncertainty                       -125    6175 R 
-----------------------------------------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    2887ps 
Start-point  : lp_riscv/cb_seqi/i_riscv_core_core_clock_gate_i_clk_en_reg/GN
End-point    : preserved pin

(b) : Timing paths are broken.

           Pin                      Type         Fanout  Load  Slew Delay Arrival   
                                                         (fF)  (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock CLK)                     launch                                          0 R 
lp_riscv
  cb_seqi
    done_flag_reg/CK                                              0    +0       0 R 
    done_flag_reg/Q             DFFRPQ_X2M_A9TL       1   42.7  298  +424     424 R 
  cb_seqi/done_flag 
lp_riscv/done_flag 
i_ioring/done_flag_from_core 
  i_DONE_FLAG/I                                                        +0     424   
  i_DONE_FLAG/PAD          (P)  PDUW1216SCDG          1 5565.5  593 +2257    2680 R 
i_ioring/PAD_DONE_FLAG 
PAD_DONE_FLAG              <<<  interconnect                    593    +0    2680 R 
                                out port                               +0    2680 R 
(lp_riscv_top.sdc_line_16)      ext delay                           +1575    4255 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                     capture                                      6300 R 
                                uncertainty                          -125    6175 R 
------------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :    1920ps 
Start-point  : lp_riscv/cb_seqi/done_flag_reg/CK
End-point    : PAD_DONE_FLAG

(P) : Instance is preserved

                          Pin                                          Type          Fanout Load Slew Delay Arrival   
                                                                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------------------------------
(clock CLK)                                                       launch                                          0 R 
lp_riscv
  cb_seqi
    i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/CK                                            0    +0       0 R 
    i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/Q           DFFRPQ_X2M_A9TL        31 38.2  269  +408     408 R 
  cb_seqi/ADD_UNS_OP2_A[0] 
  cb_parti71126/cb_seqi_ADD_UNS_OP2_A[0] 
    g77695/A                                                                                             +0     408   
    g77695/Y                                                      INV_X1M_A9TL            4  4.8  109  +122     529 F 
    g76970/A0                                                                                            +0     529   
    g76970/Y                                                      OAI31_X1M_A9TL          1  1.3  143  +128     658 R 
    g76869/B                                                                                             +0     658   
    g76869/Y                                                      NAND2_X1M_A9TL          1  1.1   51   +66     723 F 
    g76588/C0                                                                                            +0     723   
    g76588/Y                                                      OAI211_X1M_A9TL         1  1.1  121   +64     788 R 
    g76291/C0                                                                                            +0     788   
    g76291/Y                                                      OAI211_X1M_A9TL         1  1.1   85   +81     868 F 
    g77813/A                                                                                             +0     868   
    g77813/Y                                                      NAND3XXB_X1M_A9TL       1  1.3   92   +78     947 R 
    g76236/B                                                                                             +0     947   
    g76236/Y                                                      NAND2_X1M_A9TL          1  2.5   69   +70    1017 F 
    g76212/A                                                                                             +0    1017   
    g76212/CON                                                    CGENI_X1M_A9TL          2  2.6  138  +121    1138 R 
    g76186/A                                                                                             +0    1138   
    g76186/Y                                                      NAND2XB_X1M_A9TL        1  1.3   62   +62    1200 F 
    g76177/B                                                                                             +0    1200   
    g76177/Y                                                      NAND2_X1A_A9TL          2  2.5   60   +63    1262 R 
    g76156/A0                                                                                            +0    1262   
    g76156/Y                                                      AOI2XB1_X1M_A9TL        1  1.3   69   +68    1330 F 
    g76126/A1                                                                                            +0    1330   
    g76126/Y                                                      OAI21_X1M_A9TL          1  1.9  113  +109    1439 R 
    g76115/B                                                                                             +0    1439   
    g76115/Y                                                      NAND2_X1P4M_A9TL        4  5.4   81   +85    1524 F 
    g76107/C0                                                                                            +0    1524   
    g76107/Y                                                      OAI211_X2M_A9TL         4  6.0  176  +100    1623 R 
    g76106/B                                                                                             +0    1623   
    g76106/Y                                                      NOR2_X1M_A9TL           2  2.5   90  +102    1725 F 
    g76104/A                                                                                             +0    1725   
    g76104/Y                                                      NAND2XB_X1M_A9TL        1  1.1   61   +64    1789 R 
    g76102/B0                                                                                            +0    1789   
    g76102/Y                                                      OAI21_X1M_A9TL          1  1.1   68   +58    1848 F 
    g76101/A                                                                                             +0    1848   
    g76101/Y                                                      NOR2_X1B_A9TL           1  1.4   73   +71    1919 R 
    g76100/B                                                                                             +0    1919   
    g76100/Y                                                      NAND2_X1A_A9TL          3  5.0  116   +96    2015 F 
    g76099/B                                                                                             +0    2015   
    g76099/Y                                                      NAND2_X2M_A9TL          8  9.8  130  +122    2137 R 
    g76097/B                                                                                             +0    2137   
    g76097/Y                                                      NAND2_X1A_A9TL          6  6.5  140  +127    2264 F 
    g76095/B                                                                                             +0    2264   
    g76095/Y                                                      OR4_X1M_A9TL            4  5.2  121  +206    2470 F 
    g76094/D                                                                                             +0    2470   
    g76094/Y                                                      OR4_X2M_A9TL           10 11.4  112  +192    2661 F 
  cb_parti71126/i_riscv_core_id_stage_i_decoder_i_deassert_we_i 
  i_riscv_core_id_stage_i_decoder_i/deassert_we_i 
    cb_parti/deassert_we_i 
      g5489/A                                                                                            +0    2661   
      g5489/Y                                                     NOR2_X1A_A9TL           7  8.6  274  +202    2863 R 
    cb_parti/eret_insn_o 
  i_riscv_core_id_stage_i_decoder_i/eret_insn_o 
  cb_parti71127/i_riscv_core_id_stage_i_decoder_i_eret_insn_o 
    g80773/B                                                                                             +0    2863   
    g80773/Y                                                      NAND3XXB_X1M_A9TL       2  2.4  119  +137    3000 F 
    g79849/A1                                                                                            +0    3000   
    g79849/Y                                                      OA211_X0P7M_A9TL        1  1.1   54  +193    3193 F 
    g79612/B0                                                                                            +0    3193   
    g79612/Y                                                      OAI211_X1M_A9TL         4  4.4  220  +115    3308 R 
    g79561/BN                                                                                            +0    3308   
    g79561/Y                                                      NAND2XB_X1M_A9TL       11 13.6  294  +288    3596 R 
    g79490/B                                                                                             +0    3596   
    g79490/Y                                                      AND2_X1M_A9TL           2  2.4   69  +177    3774 R 
    g79346/C                                                                                             +0    3774   
    g79346/Y                                                      OR3_X0P5M_A9TL          7  8.2  233  +230    4004 R 
    g79337/B                                                                                             +0    4004   
    g79337/Y                                                      NAND3XXB_X1M_A9TL       2  2.1  107  +121    4124 F 
    g79320/BN                                                                                            +0    4124   
    g79320/Y                                                      NAND2XB_X1M_A9TL        1  1.0   46  +130    4255 F 
    g79307/B                                                                                             +0    4255   
    g79307/Y                                                      AND2_X1M_A9TL           1  1.3   43  +109    4364 F 
    g79284/A1                                                                                            +0    4364   
    g79284/Y                                                      OAI211_X1M_A9TL         1  1.1  117  +106    4470 R 
    g79276/B0                                                                                            +0    4470   
    g79276/Y                                                      OAI211_X1M_A9TL         1  1.0   77   +87    4557 F 
  cb_parti71127/RC_CG_HIER_INST10_enable 
  RC_CG_HIER_INST10/enable 
    RC_CGIC_INST/E                                       <<< (P)  PREICG_X0P5B_A9TR                      +0    4557   
    RC_CGIC_INST/CK                                               setup                             0  +223    4780 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                                                       capture                                      6300 R 
                                                                  uncertainty                          -125    6175 R 
----------------------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_CLK' (path_group 'cg_enable_group_CLK')
Timing slack :    1395ps 
Start-point  : lp_riscv/cb_seqi/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/CK
End-point    : lp_riscv/RC_CG_HIER_INST10/RC_CGIC_INST/E

(P) : Instance is preserved

                                        Pin                                                     Type         Fanout  Load  Slew Delay Arrival   
                                                                                                                     (fF)  (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------------------------------------------------------------------
(clock CLK)                                                                                launch                                           0 R 
(lp_riscv_top.sdc_line_14_15_1)                                                            ext delay                            +1575    1575 F 
PAD_FETCH_EN                                                                               in port                1 2782.8  532   +88    1663 F 
i_ioring/PAD_FETCH_EN 
  i_FETCH_EN/PAD                                                                                                                   +0    1663   
  i_FETCH_EN/C                                                                        (P)  PDDW1216SCDG           5    5.3   39  +851    2514 F 
i_ioring/fetch_en_to_core 
lp_riscv/fetch_enable_i 
  cb_parti71127/fetch_enable_i 
    g80793/A1N                                                                                                                     +0    2514   
    g80793/Y                                                                               AOI2XB1_X1M_A9TL       3    3.2  136  +154    2668 F 
    g80079/C                                                                                                                       +0    2668   
    g80079/Y                                                                               NOR3_X1M_A9TL          1    1.1  116  +137    2805 R 
    g79389/A                                                                                                                       +0    2805   
    g79389/Y                                                                               OR4_X1M_A9TL           5    6.1  155  +178    2983 R 
    g79365/C                                                                                                                       +0    2983   
    g79365/Y                                                                               OR3_X0P5M_A9TL         4    4.6  144  +211    3195 R 
  cb_parti71127/cb_seqi_g61295_z 
  cb_seqi/g61295_z 
    g121808/A                                                                                                                      +0    3195   
    g121808/Y                                                                              NOR2XB_X1M_A9TL        6    7.1  138  +129    3324 F 
    g120664/A                                                                                                                      +0    3324   
    g120664/Y                                                                              NAND2_X1M_A9TL         4    4.2  128  +118    3442 R 
    g120255/BN                                                                                                                     +0    3442   
    g120255/Y                                                                              NAND2XB_X1M_A9TL       2    2.6   94  +145    3587 R 
    g120008/A                                                                                                                      +0    3587   
    g120008/Y                                                                              NOR2XB_X1M_A9TL        2    3.5   86   +80    3667 F 
    g119761/B                                                                                                                      +0    3667   
    g119761/Y                                                                              NOR2_X2A_A9TL         16   22.0  332  +234    3901 R 
    g119653/A                                                                                                                      +0    3901   
    g119653/Y                                                                              INV_X1M_A9TL          14   16.0  196  +214    4115 F 
    g119624/B                                                                                                                      +0    4115   
    g119624/Y                                                                              NAND2_X2A_A9TL        20   25.7  208  +193    4308 R 
    g119193/B                                                                                                                      +0    4308   
    g119193/Y                                                                              OR2_X1M_A9TL          15   20.4  295  +293    4601 R 
    g118730/B                                                                                                                      +0    4601   
    g118730/Y                                                                              NAND3_X2M_A9TL        14   18.2  258  +226    4828 F 
    g118550/A                                                                                                                      +0    4828   
    g118550/Y                                                                              INV_X1M_A9TL           1    1.3   84   +92    4920 R 
    g118059/A1                                                                                                                     +0    4920   
    g118059/Y                                                                              AOI22_X1M_A9TL         1    1.1   82   +79    4999 F 
    g117770/C0                                                                                                                     +0    4999   
    g117770/Y                                                                              OAI221_X1M_A9TL        1    1.2  162   +81    5080 R 
    i_riscv_core_if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_rdata_Q_reg[0][2]/D  <<<  DFFRPQN_X1M_A9TL                        +0    5080   
    i_riscv_core_if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_rdata_Q_reg[0][2]/CK      setup                              0  +124    5203 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                                                                                capture                                       6300 R 
                                                                                           uncertainty                           -125    6175 R 
------------------------------------------------------------------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :     972ps 
Start-point  : PAD_FETCH_EN
End-point    : lp_riscv/cb_seqi/i_riscv_core_if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_rdata_Q_reg[0][2]/D

(P) : Instance is preserved

                          Pin                                         Type           Fanout Load Slew Delay Arrival   
                                                                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------------------------------
(clock CLK)                                                    launch                                             0 R 
lp_riscv
  cb_seqi
    i_riscv_core_id_stage_i_mult_operator_ex_o_reg[1]/CK                                            0    +0       0 R 
    i_riscv_core_id_stage_i_mult_operator_ex_o_reg[1]/Q        DFFRPQ_X1M_A9TL            5 12.5  189  +369     369 R 
  cb_seqi/g48750_in_2 
  cb_parti71127/cb_seqi_g48750_in_2 
    g81127/A                                                                                             +0     369   
    g81127/Y                                                   INV_X1M_A9TL               3  6.5  101  +108     477 F 
    g80804/C                                                                                             +0     477   
    g80804/Y                                                   NAND3_X3M_A9TL             1  5.1   97  +103     580 R 
    g80636/A                                                                                             +0     580   
    g80636/Y                                                   INV_X4M_A9TL               4 10.6   43   +48     629 F 
    g80630/A                                                                                             +0     629   
    g80630/Y                                                   INV_X4M_A9TL              11 22.3   84   +69     697 R 
    g80631/A                                                                                             +0     697   
    g80631/Y                                                   INV_X4M_A9TL               4  6.4   33   +38     735 F 
    g79981/B                                                                                             +0     735   
    g79981/Y                                                   NAND3XXB_X2M_A9TL          1  3.3   94   +67     802 R 
    g79795/B                                                                                             +0     802   
    g79795/Y                                                   NAND3XXB_X3M_A9TL          4 13.2  128  +111     913 F 
  cb_parti71127/csa_tree_i_riscv_core_ex_stage_i_mult_i_mul_252_57_Y_i_riscv_core_ex_stage_i_mult_i_mul_204_87_Y_i_riscv_core_ex_stage_i_mult_i_mul_236_55_in_1[2] 
  csa_tree_i_riscv_core_ex_stage_i_mult_i_mul_252_57_Y_i_riscv_core_ex_stage_i_mult_i_mul_204_87_Y_i_riscv_core_ex_stage_i_mult_i_mul_236_55/in_1[2] 
    g20937/A                                                                                             +0     913   
    g20937/Y                                                   INV_X3M_A9TL               2  5.3   57   +63     976 R 
    g20689/A                                                                                             +0     976   
    g20689/Y                                                   MXIT2_X3M_A9TL             3  6.2   76   +64    1041 F 
    g20519/A                                                                                             +0    1041   
    g20519/Y                                                   INV_X2M_A9TL               1  3.7   45   +50    1091 R 
    g20425/B                                                                                             +0    1091   
    g20425/Y                                                   NAND2_X3M_A9TL             2  5.0   60   +46    1137 F 
    g20391/A                                                                                             +0    1137   
    g20391/Y                                                   INV_X3M_A9TL               9 12.5   68   +66    1203 R 
    g20390/A                                                                                             +0    1203   
    g20390/Y                                                   INV_X2M_A9TL               1  2.5   28   +34    1238 F 
    g20388/A                                                                                             +0    1238   
    g20388/Y                                                   INV_X2M_A9TL              16 20.2  145   +95    1332 R 
    g20204/B                                                                                             +0    1332   
    g20204/Y                                                   NAND2_X1A_A9TL             1  1.3   71   +75    1407 F 
    g20186/B0N                                                                                           +0    1407   
    g20186/Y                                                   AO21B_X1M_A9TL             1  3.3   84   +68    1475 R 
    g19615/B                                                                                             +0    1475   
    g19615/SUM                                                 ADDFH_X1M_A9TL             4  5.5  103  +265    1740 R 
  csa_tree_i_riscv_core_ex_stage_i_mult_i_mul_252_57_Y_i_riscv_core_ex_stage_i_mult_i_mul_204_87_Y_i_riscv_core_ex_stage_i_mult_i_mul_236_55/out_1[4] 
  ADD_TC_OP414/B[4] 
    g811/B                                                                                               +0    1740   
    g811/Y                                                     AND2_X2M_A9TL              2  7.8   77  +139    1879 R 
    g799/A                                                                                               +0    1879   
    g799/Y                                                     INV_X2M_A9TL               2  3.7   34   +40    1919 F 
    g788/A                                                                                               +0    1919   
    g788/Y                                                     NAND2_X1A_A9TL             1  1.0   41   +36    1955 R 
    g2/B                                                                                                 +0    1955   
    g2/Y                                                       XNOR2_X0P5M_A9TL           1  1.6  196  +131    2087 R 
  ADD_TC_OP414/Z[4] 
  csa_tree_i_riscv_core_ex_stage_i_mult_i_add_240_81/in_3[4] 
    g3808/CI                                                                                             +0    2087   
    g3808/SUM                                                  ADDFH_X1M_A9TL             1  1.3   54  +228    2315 F 
  csa_tree_i_riscv_core_ex_stage_i_mult_i_add_240_81/out_1[4] 
  CDN_CARRYSAVE_MUX_GROUPi10025/csa_tree_i_riscv_core_ex_stage_i_mult_i_add_240_81_out_1[4] 
    cdn_pp_marker10286/in 
    cdn_pp_marker10286/out 
    mux_ctl_0xi/cdn_pp_marker10286_out 
      g10674/B                                                                                           +0    2315   
      g10674/Y                                                 NAND2_X1B_A9TL             1  1.3   50   +49    2364 R 
      g10647/B0N                                                                                         +0    2364   
      g10647/Y                                                 AO21B_X1M_A9TL             1  4.3   99   +78    2443 F 
    mux_ctl_0xi/csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_39_Y_i_riscv_core_ex_stage_i_mult_i_add_254_62_Y_i_riscv_core_ex_stage_i_mult_i_add_241_54_in_3[4] 
  CDN_CARRYSAVE_MUX_GROUPi10025/csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_39_Y_i_riscv_core_ex_stage_i_mult_i_add_254_62_Y_i_riscv_core_ex_stage_i_mult_i_add_241_54_in_3[4] 
  csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_39_Y_i_riscv_core_ex_stage_i_mult_i_add_254_62_Y_i_riscv_core_ex_stage_i_mult_i_add_241_54/in_3[4] 
    g4264/A                                                                                              +0    2443   
    g4264/S                                                    ADDF_X1M_A9TL              2  2.2   72  +314    2756 R 
    g4299/B                                                                                              +0    2756   
    g4299/Y                                                    XOR2_X0P7M_A9TL            3  3.6  227  +159    2915 R 
  csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_39_Y_i_riscv_core_ex_stage_i_mult_i_add_254_62_Y_i_riscv_core_ex_stage_i_mult_i_add_241_54/out_1[4] 
  ADD_TC_OP/B[4] 
    g773/B                                                                                               +0    2915   
    g773/Y                                                     NOR2_X1A_A9TL              3  2.7   96  +113    3029 F 
    g707/CN                                                                                              +0    3029   
    g707/Y                                                     NAND3XXB_X1M_A9TL          2  2.6  132  +167    3196 F 
    g704/B                                                                                               +0    3196   
    g704/Y                                                     NAND2_X1A_A9TL             2  3.2   84   +93    3289 R 
    g701/A                                                                                               +0    3289   
    g701/Y                                                     NAND2XB_X1M_A9TL           1  1.2   49   +51    3341 F 
    g696/A                                                                                               +0    3341   
    g696/Y                                                     NAND2XB_X1M_A9TL           1  2.3   81   +64    3404 R 
    g693/A                                                                                               +0    3404   
    g693/Y                                                     XOR2_X0P7M_A9TL            1  1.2  146   +86    3490 R 
  ADD_TC_OP/Z[7] 
  CDN_CARRYSAVE_MUX_GROUPi10026/ADD_TC_OP_Z[7] 
    mux_ctl_0xi/ADD_TC_OP_Z[7] 
      g10881/A                                                                                           +0    3490   
      g10881/Y                                                 NAND2XB_X1M_A9TL           1  1.1   61   +60    3551 F 
      g10818/C0                                                                                          +0    3551   
      g10818/Y                                                 OAI211_X1M_A9TL            2  3.7  193  +102    3653 R 
    mux_ctl_0xi/csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_groupi_in_2[7] 
  CDN_CARRYSAVE_MUX_GROUPi10026/csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_groupi_in_2[7] 
  csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_groupi/in_2[7] 
    g4157/A                                                                                              +0    3653   
    g4157/Y                                                    XOR2_X0P7M_A9TL            2  2.4  191  +138    3790 R 
    g4060/B                                                                                              +0    3790   
    g4060/Y                                                    NOR2_X1B_A9TL              3  3.4  129  +141    3931 F 
    g4020/A                                                                                              +0    3931   
    g4020/Y                                                    NOR2_X1M_A9TL              2  2.4  114  +108    4039 R 
    g3954/A0                                                                                             +0    4039   
    g3954/Y                                                    AOI21_X1M_A9TL             1  1.2   67   +76    4115 F 
    g3949/A                                                                                              +0    4115   
    g3949/Y                                                    AND3_X1M_A9TL              3  4.7   70  +138    4253 F 
    g3947/B                                                                                              +0    4253   
    g3947/Y                                                    NOR2_X1A_A9TL              2  3.7  137  +118    4372 R 
    g3941/B                                                                                              +0    4372   
    g3941/Y                                                    NOR2_X1B_A9TL              2  3.5  122  +123    4494 F 
    g3933/A1                                                                                             +0    4494   
    g3933/Y                                                    OAI21_X1M_A9TL             1  2.5  130  +136    4631 R 
    g3926/A                                                                                              +0    4631   
    g3926/Y                                                    XNOR2_X0P7M_A9TL           1  1.2   70   +63    4694 F 
  csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_groupi/out_0[11] 
  cb_seqi/csa_tree_i_riscv_core_ex_stage_i_mult_i_add_204_63_Y_i_riscv_core_ex_stage_i_mult_i_add_254_96_Y_i_riscv_core_ex_stage_i_mult_i_add_241_81_groupi_out_0[11] 
    g115924/B0                                                                                           +0    4694   
    g115924/Y                                                  AOI222_X1M_A9TL            1  2.4  227  +201    4895 R 
    g115143/B0                                                                                           +0    4895   
    g115143/Y                                                  OA211_X2M_A9TL            19 24.5  184  +256    5150 R 
    g113496/B1                                                                                           +0    5150   
    g113496/Y                                                  OAI221_X1M_A9TL            1  1.0   96  +129    5279 F 
    g112983/A                                                                                            +0    5279   
    g112983/Y                                                  NOR3_X1M_A9TL              2  2.6  179  +140    5419 R 
    g112553/A1                                                                                           +0    5419   
    g112553/Y                                                  OAI211_X1M_A9TL            1  1.1   83  +114    5532 F 
    g112450/B0                                                                                           +0    5532   
    g112450/Y                                                  AOI211_X1M_A9TL            2  2.6  202  +162    5695 R 
    g112335/A1                                                                                           +0    5695   
    g112335/Y                                                  OAI211_X1M_A9TL            1  0.9   76  +116    5811 F 
    g112295/DN                                                                                           +0    5811   
    g112295/Y                                                  NAND4XXXB_X1P4M_A9TL       3  3.2  112  +176    5987 F 
    i_riscv_core_id_stage_i_mult_dot_op_b_ex_o_reg[27]/D  <<<  DFFRPQ_X1M_A9TL                           +0    5987   
    i_riscv_core_id_stage_i_mult_dot_op_b_ex_o_reg[27]/CK      setup                                0  +119    6106 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                                                    capture                                         6300 R 
                                                               uncertainty                             -125    6175 R 
----------------------------------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :      69ps 
Start-point  : lp_riscv/cb_seqi/i_riscv_core_id_stage_i_mult_operator_ex_o_reg[1]/CK
End-point    : lp_riscv/cb_seqi/i_riscv_core_id_stage_i_mult_dot_op_b_ex_o_reg[27]/D

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------
|  Id  |Sev  |Count |                 Message Text                  |
---------------------------------------------------------------------
| PA-7 |Info |   76 |Resetting power analysis results.              |
|      |     |      |All computed switching activities are removed. |
---------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr             1954402        0 

             Cost Group            Target    Slack    Diff.  Constr.
--------------------------------------------------------------------
                reg2reg               121       69              6300 
                 in2reg               121      972              6300 
    cg_enable_group_CLK               119     1395              6300 
                reg2out                48     1920              6300 
                    CLK                60     2887              3150     (launch clock period: 6300)


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
        ------------------------------------------------------------
                            Super-Thread Summary
          time in super-thread mode               : 284.52 sec
          foreground process active time          : 32.88 sec
          background processes total active time  : 321.65 sec
          approximate speedup                     : 1.25X
           * reported times are wall-clock (elapsed time),
             not CPU time
        ------------------------------------------------------------

+-----------+-----------------------------------------------+-----+----------------------+---------------------------+
|   Host    |                    Machine                    | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+-----------------------------------------------+-----+----------------------+---------------------------+
| localhost | ip-10-70-165-27.il-central-1.compute.internal |  2  |        2321.2        |          2322.7           |
+-----------+-----------------------------------------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_2 |      454.7 [1]       |          [1] [2]          |
| localhost_1_0 |      876.7 [3]       |         879.6 [3]         |
+---------------+----------------------+---------------------------+
[1] Memory is included in parent localhost_1_0.
[2] Peak physical memory is not available for forked background servers.
[3] Memory of child process is included.


Test connection status for design: lp_riscv_top
===============================================
Connected 0 out of 0 clock-gating instances.

State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                  2186        1        100.0
Excluded from State Retention    2186        1        100.0
    - Will not convert           2186        1        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded    2186        1        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

INFO: skipping constant propagation
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:lp_riscv_top/clk_gating_check_2'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'lp_riscv/g81027/B'.
PBS_Techmap-Global Mapping - Elapsed_Time 287, CPU_Time 273.85001900000003
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:00:46) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:09:53 (Feb12) |  930.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:33(00:04:01) |  00:03:00(00:03:15) |  39.4( 40.2) |    9:13:08 (Feb12) |   2.21 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:34(00:04:02) |  00:00:01(00:00:01) |   0.2(  0.2) |    9:13:09 (Feb12) |   2.21 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:35(00:04:03) |  00:00:01(00:00:01) |   0.2(  0.2) |    9:13:10 (Feb12) |   2.18 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:36(00:04:04) |  00:00:01(00:00:01) |   0.2(  0.2) |    9:13:11 (Feb12) |   2.18 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:10(00:08:51) |  00:04:33(00:04:47) |  59.9( 59.2) |    9:17:58 (Feb12) |   2.19 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Warning : Detected a logic abstract in the design. [VRO-14]
        : The name of the logic abstract module is 'PCORNER'.
        : A logic abstract is an unresolved reference with defined port names and directions. By default, such modules are written in the netlist. Use '::legacy::set_attribute write_vlog_empty_module_for_logic_abstract false /' to prevent writing empty modules in the netlist for a logic abstract.
Info    : Existing dofile found. Copied as fv/lp_riscv_top/rtl_to_fv_map.do~.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'CDN_CARRYSAVE_MUX_GROUPi' of datapath component 'CDN_CARRYSAVE_MUX_GROUP'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'CDN_CARRYSAVE_MUX_GROUPi10022' of datapath component 'CDN_CARRYSAVE_MUX_GROUP_3865'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'CDN_CARRYSAVE_MUX_GROUPi10023' of datapath component 'CDN_CARRYSAVE_MUX_GROUP_3866'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'CDN_CARRYSAVE_MUX_GROUPi10024' of datapath component 'CDN_CARRYSAVE_MUX_GROUP_3867'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'CDN_CARRYSAVE_MUX_GROUPi10025' of datapath component 'CDN_CARRYSAVE_MUX_GROUP_3868'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'CDN_CARRYSAVE_MUX_GROUPi10026' of datapath component 'CDN_CARRYSAVE_MUX_GROUP_3869'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'CDN_CARRYSAVE_MUX_GROUPi10027' of datapath component 'CDN_CARRYSAVE_MUX_GROUP_3870'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'CDN_CARRYSAVE_MUX_GROUPi10028' of datapath component 'CDN_CARRYSAVE_MUX_GROUP_3871'.
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 5, CPU_Time 4.923664999999971
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:00:46) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:09:53 (Feb12) |  930.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:33(00:04:01) |  00:03:00(00:03:15) |  39.0( 39.8) |    9:13:08 (Feb12) |   2.21 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:34(00:04:02) |  00:00:01(00:00:01) |   0.2(  0.2) |    9:13:09 (Feb12) |   2.21 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:35(00:04:03) |  00:00:01(00:00:01) |   0.2(  0.2) |    9:13:10 (Feb12) |   2.18 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:36(00:04:04) |  00:00:01(00:00:01) |   0.2(  0.2) |    9:13:11 (Feb12) |   2.18 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:10(00:08:51) |  00:04:33(00:04:47) |  59.3( 58.6) |    9:17:58 (Feb12) |   2.19 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:15(00:08:56) |  00:00:04(00:00:05) |   1.1(  1.0) |    9:18:03 (Feb12) |   2.19 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.936271999999974
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:00:46) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:09:53 (Feb12) |  930.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:33(00:04:01) |  00:03:00(00:03:15) |  38.9( 39.8) |    9:13:08 (Feb12) |   2.21 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:34(00:04:02) |  00:00:01(00:00:01) |   0.2(  0.2) |    9:13:09 (Feb12) |   2.21 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:35(00:04:03) |  00:00:01(00:00:01) |   0.2(  0.2) |    9:13:10 (Feb12) |   2.18 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:36(00:04:04) |  00:00:01(00:00:01) |   0.2(  0.2) |    9:13:11 (Feb12) |   2.18 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:10(00:08:51) |  00:04:33(00:04:47) |  59.2( 58.6) |    9:17:58 (Feb12) |   2.19 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:15(00:08:56) |  00:00:04(00:00:05) |   1.1(  1.0) |    9:18:03 (Feb12) |   2.19 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:16(00:08:56) |  00:00:00(00:00:00) |   0.2(  0.0) |    9:18:03 (Feb12) |   2.19 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:lp_riscv_top ... 

Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 116 clock gate paths.

Test connection status for design: lp_riscv_top
===============================================
Connected 0 out of 0 clock-gating instances.
  Decloning clock-gating logic from design:lp_riscv_top
Clock-gating declone status
===========================
Total number of clock-gating instances before: 58
Total number of clock-gating instances after : 58
Time taken by ConstProp Step: 00:00:03
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:lp_riscv_top/clk_gating_check_3'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'lp_riscv/g81027/B'.
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 3, CPU_Time 3.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:00:46) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:09:53 (Feb12) |  930.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:33(00:04:01) |  00:03:00(00:03:15) |  38.7( 39.6) |    9:13:08 (Feb12) |   2.21 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:34(00:04:02) |  00:00:01(00:00:01) |   0.2(  0.2) |    9:13:09 (Feb12) |   2.21 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:35(00:04:03) |  00:00:01(00:00:01) |   0.2(  0.2) |    9:13:10 (Feb12) |   2.18 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:36(00:04:04) |  00:00:01(00:00:01) |   0.2(  0.2) |    9:13:11 (Feb12) |   2.18 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:10(00:08:51) |  00:04:33(00:04:47) |  58.8( 58.2) |    9:17:58 (Feb12) |   2.19 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:15(00:08:56) |  00:00:04(00:00:05) |   1.1(  1.0) |    9:18:03 (Feb12) |   2.19 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:16(00:08:56) |  00:00:00(00:00:00) |   0.2(  0.0) |    9:18:03 (Feb12) |   2.19 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:19(00:08:59) |  00:00:03(00:00:03) |   0.6(  0.6) |    9:18:06 (Feb12) |   2.19 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf               1953785     -643   -232513     63514        0      730
            Worst cost_group: reg2reg, WNS: -643.9
            Path:
               lp_riscv/i_riscv_core_id_stage_i_alu_operator_ex_o_reg[2]/CK -->
                 lp_riscv/i_riscv_core_id_stage_i_alu_operand_b_ex_o_reg[28]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay              1953785     -643   -232513     63514        0      730
            Worst cost_group: reg2reg, WNS: -643.9
            Path:
               lp_riscv/i_riscv_core_id_stage_i_alu_operator_ex_o_reg[2]/CK -->
                 lp_riscv/i_riscv_core_id_stage_i_alu_operand_b_ex_o_reg[28]/D
 incr_delay              1953859        0         0     44014        0      730

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       161  (      139 /      141 )  3.66
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                1953859        0         0     44014        0      730

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 5, CPU_Time 3.935791999999992
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:00:46) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:09:53 (Feb12) |  930.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:33(00:04:01) |  00:03:00(00:03:15) |  38.3( 39.2) |    9:13:08 (Feb12) |   2.21 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:34(00:04:02) |  00:00:01(00:00:01) |   0.2(  0.2) |    9:13:09 (Feb12) |   2.21 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:35(00:04:03) |  00:00:01(00:00:01) |   0.2(  0.2) |    9:13:10 (Feb12) |   2.18 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:36(00:04:04) |  00:00:01(00:00:01) |   0.2(  0.2) |    9:13:11 (Feb12) |   2.18 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:10(00:08:51) |  00:04:33(00:04:47) |  58.3( 57.6) |    9:17:58 (Feb12) |   2.19 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:15(00:08:56) |  00:00:04(00:00:05) |   1.0(  1.0) |    9:18:03 (Feb12) |   2.19 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:16(00:08:56) |  00:00:00(00:00:00) |   0.2(  0.0) |    9:18:03 (Feb12) |   2.19 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:19(00:08:59) |  00:00:03(00:00:03) |   0.6(  0.6) |    9:18:06 (Feb12) |   2.19 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:23(00:09:04) |  00:00:03(00:00:05) |   0.8(  1.0) |    9:18:11 (Feb12) |   2.19 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:00:46) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:09:53 (Feb12) |  930.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:33(00:04:01) |  00:03:00(00:03:15) |  38.3( 39.2) |    9:13:08 (Feb12) |   2.21 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:34(00:04:02) |  00:00:01(00:00:01) |   0.2(  0.2) |    9:13:09 (Feb12) |   2.21 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:35(00:04:03) |  00:00:01(00:00:01) |   0.2(  0.2) |    9:13:10 (Feb12) |   2.18 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:36(00:04:04) |  00:00:01(00:00:01) |   0.2(  0.2) |    9:13:11 (Feb12) |   2.18 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:10(00:08:51) |  00:04:33(00:04:47) |  58.3( 57.6) |    9:17:58 (Feb12) |   2.19 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:15(00:08:56) |  00:00:04(00:00:05) |   1.0(  1.0) |    9:18:03 (Feb12) |   2.19 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:16(00:08:56) |  00:00:00(00:00:00) |   0.2(  0.0) |    9:18:03 (Feb12) |   2.19 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:19(00:08:59) |  00:00:03(00:00:03) |   0.6(  0.6) |    9:18:06 (Feb12) |   2.19 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:23(00:09:04) |  00:00:03(00:00:05) |   0.8(  1.0) |    9:18:11 (Feb12) |   2.19 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:23(00:09:04) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:18:11 (Feb12) |   2.19 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -     40515   2076319      2181
##>M:Pre Cleanup                        0         -         -     40515   2076319      2181
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      5         -         -     22946   1954401      2188
##>M:Const Prop                         0        69         0     22946   1954401      2188
##>M:Cleanup                            5         2         0     22763   1953859      2188
##>M:MBCI                               0         -         -     22763   1953859      2188
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                             291
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      301
##>========================================================================================

+-----------+-----------------------------------------------+-----+----------------------+---------------------------+
|   Host    |                    Machine                    | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+-----------------------------------------------+-----+----------------------+---------------------------+
| localhost | ip-10-70-165-27.il-central-1.compute.internal |  1  |        2188.1        |          2322.7           |
+-----------+-----------------------------------------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |        728.0         |           879.6           |
+---------------+----------------------+---------------------------+

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'lp_riscv_top'.
        Applying wireload models.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
************************************************
************************************************
**   ENICSINFO: Starting stage post_syn_opt   **
************************************************
************************************************
ENICSINFO: Current time is: 12/02/2025 09:18
  Setting attribute of root '/': 'opt_new_inst_prefix' = post_syn_opt_opt_inst_
  Setting attribute of root '/': 'opt_new_net_prefix' = post_syn_opt_opt_inst_
ENICSINFO: ----------------------------------
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'lp_riscv_top' using 'low' effort.
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 116 clock gate paths.

Test connection status for design: lp_riscv_top
===============================================
Connected 0 out of 0 clock-gating instances.
  Decloning clock-gating logic from design:lp_riscv_top
Forcing hierarchical CG on for clock_gating declone -hier
Info    : Clock-gating instances are decloned. [POPT-56]
        : New decloned instance is lp_riscv/RC_CG_DECLONE_HIER_INST 
            Old instances were:
           lp_riscv/RC_CG_HIER_INST12
           lp_riscv/RC_CG_HIER_INST56
        : See the Genus Low Power manual for more information on Clock-gating decloning.
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 114 clock gate paths.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 58
Total number of clock-gating instances after : 57
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt               1953853        0         0     44014        0      730
-------------------------------------------------------------------------------
 const_prop              1953850        0         0     11970        0      730
 simp_cc_inputs          1953424        0         0     11970        0      710
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay              1953424        0         0     11970        0      710

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                   Message Text                     |
--------------------------------------------------------------------------------
| CPI-506 |Warning |    1 |Command 'commit_power_intent' cannot proceed as     |
|         |        |      | there is no power intent loaded.                   |
| GB-6    |Info    |    8 |A datapath component has been ungrouped.            |
| PA-7    |Info    |    4 |Resetting power analysis results.                   |
|         |        |      |All computed switching activities are removed.      |
| POPT-56 |Info    |    1 |Clock-gating instances are decloned.                |
|         |        |      |See the Genus Low Power manual for more information |
|         |        |      | on Clock-gating decloning.                         |
| POPT-96 |Info    |    3 |One or more cost groups were automatically created  |
|         |        |      | for clock gate enable paths.                       |
|         |        |      |This feature can be disabled by setting the         |
|         |        |      | attribute lp_clock_gating_auto_cost_grouping       |
|         |        |      | false.                                             |
| SYNTH-5 |Info    |    1 |Done mapping.                                       |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                           |
| TIM-501 |Info    |    2 |Resetting the break_timing_paths attribute of a pin |
|         |        |      | removes exceptions set on the pin.                 |
|         |        |      | break_timing_paths attribute has default value of  |
|         |        |      | false and can be reset to other values either      |
|         |        |      | false or clock_gating depends on the enable        |
|         |        |      | signal.                                            |
|         |        |      |Do the analysis and apply the case analysis on the  |
|         |        |      | pin whether you want to break the timing paths or  |
|         |        |      | not                                                |
| TUI-58  |Info    |    2 |Removed object.                                     |
| TUI-295 |Warning |    2 |Cannot dedicate fully preserved or ILM module.      |
|         |        |      |Add 'set_attribute ui_respects_preserve false'      |
|         |        |      | (legacy_ui)                                        |
|         |        |      | or 'set_db ui_respects_preserve false' (common_ui) |
|         |        |      | , if you want to override this behavior for        |
|         |        |      | non-ILM modules.                                   |
| TUI-296 |Info    |    2 |The given (sub)design is already uniquified.        |
|         |        |      |Try running the 'edit_netlist uniquify' command on  |
|         |        |      | the parent hierarchy of this (sub)                 |
|         |        |      | design, if there exists any.                       |
| VRO-14  |Warning |    1 |Detected a logic abstract in the design.            |
|         |        |      |A logic abstract is an unresolved reference with    |
|         |        |      | defined port names and directions. By default,     |
|         |        |      | such modules are written in the netlist. Use       |
|         |        |      | '::legacy::set_attribute                           |
|         |        |      | write_vlog_empty_module_for_logic_abstract false   |
|         |        |      | /' to prevent writing empty modules in the netlist |
|         |        |      | for a logic abstract.                              |
--------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'lp_riscv_top'.
        Applying wireload models.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@genus:root: 96> 
@genus:root: 96> 
@genus:root: 96> 
@genus:root: 96> #############################
@genus:root: 97> #     Post Synthesis Reports
@genus:root: 98> #############################
@genus:root: 99> enics_report_timing $design(synthesis_reports)
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
@genus:root: 100> set post_synth_reports [list \
    report_area \
    report_gates \
    report_hierarchy \
    report_clock_gating \
    report_design_rules \
    report_dp \
    report_qor \
]
report_area report_gates report_hierarchy report_clock_gating report_design_rules report_dp report_qor
@genus:root: 101> foreach rpt $post_synth_reports {
    enics_message "$rpt" medium
    $rpt
    $rpt > "$design(synthesis_reports)/$this_run(stage)/${rpt}.rpt"
}

ENICSINFO: report_area
----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Feb 12 2025  09:18:27 am
  Module:                 lp_riscv_top
  Operating conditions:   ss_typical_max_0p90v_125c (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================

                 Instance                                        Module                        Cell Count   Cell Area  Net Area   Total Area  Wireload  
--------------------------------------------------------------------------------------------------------------------------------------------------------
lp_riscv_top                                                                                        22561 1953423.647     0.000  1953423.647 ForQA (S)  
  i_ioring                                 ioring                                                      64  384000.000     0.000   384000.000 ForQA (T)  
  lp_riscv                                 lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUN       22497 1569423.647     0.000  1569423.647 ForQA (T)  
    i_riscv_core_ex_stage_i_alu_i_alu_ff_i alu_ff                                                      93     215.640     0.000      215.640 ForQA (T)  
    i_riscv_core_id_stage_i_decoder_i      riscv_decoder                                              491     951.840     0.000      951.840 ForQA (T)  
  (S) = wireload was automatically selected
  (T) = wireload mode is 'top'

ENICSINFO: report_gates
-----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Feb 12 2025  09:18:28 am
  Module:                 lp_riscv_top
  Operating conditions:   ss_typical_max_0p90v_125c (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================

                                             
        Gate          Instances     Area                          Library                      
-----------------------------------------------------------------------------------------------
ADDFH_X1M_A9TL               16      178.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDFH_X2M_A9TL                4       47.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDF_X1M_A9TL               365     2890.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDF_X1P4M_A9TL               6       56.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDF_X2M_A9TL                 2       18.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDH_X1M_A9TH                 2        9.360    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
ADDH_X1M_A9TL                68      318.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X0P7M_A9TR               2        3.600    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AND2_X11M_A9TL                1       11.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X1M_A9TL               456      820.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X2M_A9TL                26       65.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X3M_A9TL                 3       11.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X4M_A9TL                 6       25.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X6M_A9TL                 3       18.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X8M_A9TL                 2       15.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X1M_A9TL                79      199.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X2M_A9TL                 5       21.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X4M_A9TL                 2       12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND4_X0P5M_A9TL             109      313.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND4_X1P4M_A9TL               9       55.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND4_X2M_A9TL                 1        6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X1M_A9TL               80      201.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X2M_A9TL               16       57.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X3M_A9TL                3       16.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X4M_A9TL                1        6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X1M_A9TL              246      619.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X2M_A9TL               72      259.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X3M_A9TL               11       59.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21_X0P5M_A9TL               1        2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21_X0P5M_A9TR               1        2.880    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AO21_X1M_A9TL                53      152.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO22_X0P7M_A9TL               9       29.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO22_X1M_A9TL               368     1192.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI211_X1M_A9TL             160      403.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI211_X1P4M_A9TL             2        7.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI211_X2M_A9TL               1        4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI211_X2M_A9TR               1        4.320    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AOI21B_X0P7M_A9TL             2        5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21B_X1M_A9TL              51      146.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21B_X2M_A9TL               2        8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21B_X3M_A9TL               2       11.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X0P7M_A9TL              6       12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X0P7M_A9TR              3        6.480    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AOI21_X1M_A9TL              579     1250.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X2M_A9TL               36      129.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X3M_A9TL                3       14.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X4M_A9TL                2       12.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI221_X0P7M_A9TL             1        3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI221_X1M_A9TL             127      411.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI222_X1M_A9TL              63      249.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI222_X2M_A9TL               1        6.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI22_X0P5M_A9TL             33       83.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI22_X0P7M_A9TL             24       60.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI22_X1M_A9TL             2631     6630.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI22_X2M_A9TL                3       12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI22_X3M_A9TL                2       12.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X0P7M_A9TL           12       34.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X1M_A9TL             72      207.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X1P4M_A9TL            1        4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X2M_A9TL             10       43.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X3M_A9TL              4       23.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X4M_A9TL              1        7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI31_X1M_A9TL               30       75.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI32_X1M_A9TL               50      144.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BMXIT_X1M_A9TL                1       10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X0P7M_A9TL               2        2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X0P7M_A9TR               2        2.880    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
BUFH_X1M_A9TL                56       80.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X1P4M_A9TL               2        4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X2M_A9TL                11       27.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X2P5M_A9TL               1        2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X3M_A9TL                31       89.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X4M_A9TL                 2        7.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X1M_A9TH                 11       15.840    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
BUF_X1P7M_A9TL                1        2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X2M_A9TL                  2        4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X2P5M_A9TL                1        2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENCIN_X1M_A9TL              7       50.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENI_X1M_A9TL              166      478.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENI_X2M_A9TL               11       59.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGEN_X1M_A9TL               197      709.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGEN_X1M_A9TR                 2        7.200    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
CGEN_X2M_A9TL                 1        3.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQN_X1M_A9TL            229     1896.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQN_X2M_A9TL              5       43.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQN_X3M_A9TL              4       38.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQ_X1M_A9TL            1856    16035.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQ_X2M_A9TL              85      765.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQ_X3M_A9TL               1        9.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQ_X4M_A9TL               1       10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFSQ_X1M_A9TL                3       27.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFSQ_X3M_A9TL                2       20.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X0P5B_A9TH               29       31.320    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
INV_X0P5B_A9TR                1        1.080    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
INV_X0P5M_A9TH                1        1.080    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
INV_X0P5M_A9TL                1        1.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X0P6M_A9TH                1        1.080    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
INV_X0P6M_A9TL                1        1.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X0P7M_A9TL              106      114.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X0P8M_A9TL                5        5.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X11M_A9TL                 5       28.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X11M_A9TR                 1        5.760    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
INV_X13B_A9TH                 2       13.680    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
INV_X1B_A9TL                 24       25.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1M_A9TL               1895     2046.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1P4M_A9TL                3        4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1P7M_A9TR                2        2.880    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
INV_X2B_A9TL                 20       28.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X2M_A9TL                464      668.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X2P5M_A9TL                3        6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X3B_A9TL                  5       10.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X3M_A9TL                103      222.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X3P5B_A9TL                2        5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X3P5M_A9TR                1        2.520    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
INV_X4B_A9TL                 16       40.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X4M_A9TL                125      315.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X5B_A9TL                  2        5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X5B_A9TR                  1        2.880    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
INV_X5M_A9TL                 43      123.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X6M_A9TL                  6       21.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X7P5B_A9TL                1        4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X7P5M_A9TL               13       56.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X7P5M_A9TR                1        4.320    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
INV_X9M_A9TL                  1        4.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
LATNQ_X1M_A9TL                1        4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MX2_X1M_A9TL                  3       12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MX2_X1P4B_A9TL                2       10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MX2_X1P4M_A9TL                2       10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MX2_X2B_A9TL                  1        5.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MX2_X2M_A9TL                  4       21.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X0P5M_A9TL            359     1163.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X0P7M_A9TL             17       61.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X1M_A9TL              127      457.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X1M_A9TR                2        7.200    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
MXIT2_X1P4M_A9TL              2       12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X2M_A9TL               43      278.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X3M_A9TL               25      189.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X0P5M_A9TL              21       75.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X0P7M_A9TL              49      176.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X1M_A9TL                 7       30.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X1M_A9TR                 1        4.320    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
MXT2_X1P4M_A9TL              33      166.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X2M_A9TL                 1        6.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X3M_A9TL                 6       49.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X4M_A9TL                 1        9.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X0P7M_A9TR             1        2.160    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2B_X1M_A9TL              88      190.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X2M_A9TL               8       23.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X3M_A9TL               1        3.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X8M_A9TL               1        8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X0P5M_A9TL           10       21.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X0P7M_A9TL            3        6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X1M_A9TL            238      514.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X2M_A9TL             44      126.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X3M_A9TL             16       63.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X4M_A9TL             10       46.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X6M_A9TL              2       13.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X8M_A9TL              1        8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X0P5M_A9TL              1        1.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X0P7B_A9TL             60       86.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X0P7M_A9TL            116      167.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1A_A9TL              621      894.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1B_A9TL              244      351.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1M_A9TL              917     1320.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1P4B_A9TL              1        2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1P4M_A9TL             84      181.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X2A_A9TL               63      158.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X2B_A9TL                2        5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X2M_A9TL               17       42.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X3A_A9TL               17       61.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X3M_A9TL                3       10.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4A_A9TL                8       34.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4B_A9TL                6       25.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4M_A9TL               17       67.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4M_A9TR                1        3.960    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2_X6A_A9TL                5       30.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X6M_A9TL                1        6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X8M_A9TL                5       37.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3B_X1M_A9TL              36       90.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3B_X2M_A9TL               3       11.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3B_X3M_A9TL               2       10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X1M_A9TL            88      221.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X1P4M_A9TL           6       21.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X2M_A9TL            20       79.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X3M_A9TL            15       75.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X4M_A9TL            11       67.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X6M_A9TL             1        9.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X1A_A9TL               59      127.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X1M_A9TL               58      125.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X1P4M_A9TL              1        3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X2A_A9TL                3        9.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X2A_A9TR                1        3.240    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND3_X2M_A9TL               29       93.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X3A_A9TL                1        4.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X3M_A9TL               12       56.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X4M_A9TL                3       17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X6A_A9TL                2       15.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4B_X0P7M_A9TR             1        2.880    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND4B_X1M_A9TL              30       86.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4XXXB_X1M_A9TL           37      106.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4XXXB_X1M_A9TR            4       11.520    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND4XXXB_X1P4M_A9TL          9       32.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4XXXB_X2M_A9TL           15       70.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4XXXB_X3M_A9TL            7       42.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X1A_A9TL               44      110.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X1M_A9TL              425     1071.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X1P4A_A9TL              3       10.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X2A_A9TL                2        7.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X3A_A9TL                9       51.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X3M_A9TL                1        5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X4A_A9TL                2       14.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X0P7M_A9TL              3        6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X1M_A9TL              111      239.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X2M_A9TL                6       17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X3M_A9TL                2        7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X0P5M_A9TL            20       43.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X0P7M_A9TL             4        8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X1M_A9TL              92      198.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X2M_A9TL              47      135.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X3M_A9TL              12       43.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X4M_A9TL               4       17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X6M_A9TL               2       12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X0P5B_A9TL               1        1.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X0P7A_A9TL               1        1.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X0P7B_A9TL              47       67.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1A_A9TL               305      439.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1B_A9TL               366      527.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1M_A9TL               239      344.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1P4A_A9TL              62      133.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1P4B_A9TL               1        2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1P4M_A9TL               9       19.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X2A_A9TL                40      100.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X2B_A9TL                 5       12.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X2M_A9TL                 5       12.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X3A_A9TL                16       51.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X3M_A9TL                 3        9.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X4A_A9TL                 9       35.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X4B_A9TL                 2        7.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X4M_A9TL                 8       31.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X6A_A9TL                 9       55.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X6B_A9TL                 1        6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X6M_A9TR                 2       12.240    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NOR2_X8A_A9TL                 1        7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X0P5A_A9TL               1        2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X1A_A9TL                33       71.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X1M_A9TL                85      183.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X2A_A9TL                 2        6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X2M_A9TL                 1        3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X2M_A9TR                 1        3.240    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NOR3_X4A_A9TL                 2       12.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X4M_A9TL                 1        6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X0P7M_A9TL             30       97.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X1M_A9TL                2        9.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X2M_A9TL                3       17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA21_X1M_A9TL                61      175.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA21_X2M_A9TL                 1        4.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA22_X1M_A9TL               211      683.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA22_X2M_A9TL                 1        5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X0P5M_A9TL             2        5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X1M_A9TL             396      997.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X1P4M_A9TL            12       47.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X2M_A9TL               8       34.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X3M_A9TL               2       12.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21B_X0P5M_A9TL             1        2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21B_X0P7M_A9TL             2        5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21B_X1M_A9TL              13       37.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X0P5M_A9TL              3        6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X1M_A9TL              393      848.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X1P4M_A9TL             13       42.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X2M_A9TL               11       39.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X3M_A9TL                7       32.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI221_X1M_A9TL             222      719.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI221_X1P4M_A9TL             2       10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI221_X2M_A9TL               1        5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI222_X1M_A9TL              46      182.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI22_X0P5M_A9TL              1        2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI22_X0P7M_A9TL            160      403.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI22_X1M_A9TL             1661     4185.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI22_X1P4M_A9TL             12       47.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI22_X2M_A9TL                3       12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X0P5M_A9TL          149      375.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X0P5M_A9TR            1        2.520    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OAI2XB1_X0P7M_A9TL            2        5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X1M_A9TL             38      109.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X1M_A9TR              1        2.880    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OAI2XB1_X1P4M_A9TL           19       68.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X2M_A9TL             12       51.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X3M_A9TL              4       23.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI31_X0P5M_A9TL              1        2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI31_X1M_A9TL              101      254.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI31_X1P4M_A9TL              1        3.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X0P5M_A9TH                1        1.800    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
OR2_X0P5M_A9TL              191      343.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X0P5M_A9TR                1        1.800    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OR2_X11M_A9TL                 1       12.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X1M_A9TL                 33       71.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X1P4M_A9TL               17       42.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X2M_A9TL                  5       16.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X3M_A9TL                  1        3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X6M_A9TL                  1        6.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X8M_A9TL                  1        9.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR3_X0P5M_A9TL               31       78.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR3_X1M_A9TL                  4       14.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR4_X1M_A9TL                 18       64.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR4_X1P4M_A9TL                2        7.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR4_X2M_A9TL                  2       11.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR6_X0P7M_A9TL               33      154.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR6_X1P4M_A9TL                3       20.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
PDDW1216CDG                   5    30000.000    tpdn65lpnv2od3wc                               
PDDW1216SCDG                 33   198000.000    tpdn65lpnv2od3wc                               
PDUW1216SCDG                  2    12000.000    tpdn65lpnv2od3wc                               
PREICG_X0P5B_A9TR            57      369.360    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
PVDD1CDG                      8    48000.000    tpdn65lpnv2od3wc                               
PVDD2CDG                      7    42000.000    tpdn65lpnv2od3wc                               
PVDD2POC                      1     6000.000    tpdn65lpnv2od3wc                               
PVSS3CDG                      8    48000.000    tpdn65lpnv2od3wc                               
XNOR2_X0P5M_A9TL             11       35.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X0P7M_A9TL            255      826.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X1M_A9TL               35      126.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X2M_A9TL                9       55.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X3M_A9TL                1        7.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR3_X0P5M_A9TL             43      263.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR3_X1M_A9TL               48      311.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR3_X1P4M_A9TL              1       10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR3_X3M_A9TL                7       98.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X0P7M_A9TL             581     1882.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X1M_A9TL                63      226.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X2M_A9TL                25      153.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X3M_A9TL                 8       63.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR3_X0P5M_A9TL              42      257.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR3_X1M_A9TL                 9       58.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR3_X1P4M_A9TL               1       10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR3_X3M_A9TL                 4       56.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
sp_hde_16384_m32              2   763076.062    USERLIB_ss_1p08v_1p08v_125c                    
sp_hde_32768_m32              1   736314.625    USERLIB_ss_1p08v_1p08v_125c                    
-----------------------------------------------------------------------------------------------
total                     22561  1953423.647                                                   


                    Library                    Instances     Area    Instances % 
---------------------------------------------------------------------------------
USERLIB_ss_1p08v_1p08v_125c                            3 1499390.688         0.0 
sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c        47      74.160         0.2 
sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c     22355   69484.680        99.1 
sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c        92     474.120         0.4 
tpdn65lpnv2od3wc                                      64  384000.000         0.3 

                                                          
            Type             Instances     Area    Area % 
----------------------------------------------------------
timing_model                        67 1883390.688   96.4 
sequential                        2187   18849.960    1.0 
inverter                          2884    3807.720    0.2 
buffer                             122     243.360    0.0 
clock_gating_integrated_cell        57     369.360    0.0 
logic_abstract                       4       0.000    0.0 
logic                            17244   46762.560    2.4 
physical_cells                       0       0.000    0.0 
----------------------------------------------------------
total                            22565 1953423.647  100.0 


ENICSINFO: report_hierarchy
---------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Feb 12 2025  09:18:28 am
  Module:                 lp_riscv_top
  Operating conditions:   ss_typical_max_0p90v_125c (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================

 
  Hierarchy Report Format : 
 
    level instance ( module ) <status>
 
    status :    preserve_<value> -- indicating preserve hierachy or inherited_preserve value
           :    blackbox --  indicating  unresolved instance
 
==================================================================

 0 lp_riscv_top
  1 i_ioring ( ioring ) preserve_true
     2 i_PCORNER_NE ( PCORNER ) preserve_true blackbox
     2 i_PCORNER_NW ( PCORNER ) preserve_true blackbox
     2 i_PCORNER_SE ( PCORNER ) preserve_true blackbox
     2 i_PCORNER_SW ( PCORNER ) preserve_true blackbox
     2 i_TIE_HIGH ( hs_tiehigh ) preserve_true
     2 i_TIE_LOW ( hs_tielow ) preserve_true
  1 lp_riscv ( lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUNTERS16 ) 
     2 RC_CG_HIER_INST0 ( RC_CG_MOD ) 
     2 RC_CG_HIER_INST1 ( RC_CG_MOD_1 ) 
     2 RC_CG_HIER_INST2 ( RC_CG_MOD_2 ) 
     2 RC_CG_HIER_INST3 ( RC_CG_MOD_3 ) 
     2 RC_CG_HIER_INST4 ( RC_CG_MOD_4 ) 
     2 RC_CG_HIER_INST5 ( RC_CG_MOD_5 ) 
     2 RC_CG_HIER_INST6 ( RC_CG_MOD_6 ) 
     2 RC_CG_HIER_INST7 ( RC_CG_MOD_7 ) 
     2 RC_CG_HIER_INST8 ( RC_CG_MOD_8 ) 
     2 RC_CG_HIER_INST9 ( RC_CG_MOD_9 ) 
     2 RC_CG_HIER_INST10 ( RC_CG_MOD_10 ) 
     2 RC_CG_HIER_INST11 ( RC_CG_MOD_11 ) 
     2 RC_CG_HIER_INST13 ( RC_CG_MOD_13 ) 
     2 RC_CG_HIER_INST14 ( RC_CG_MOD_14 ) 
     2 RC_CG_HIER_INST15 ( RC_CG_MOD_15 ) 
     2 RC_CG_HIER_INST16 ( RC_CG_MOD_16 ) 
     2 RC_CG_HIER_INST17 ( RC_CG_MOD_17 ) 
     2 RC_CG_HIER_INST18 ( RC_CG_MOD_18 ) 
     2 RC_CG_HIER_INST19 ( RC_CG_MOD_19 ) 
     2 RC_CG_HIER_INST20 ( RC_CG_MOD_20 ) 
     2 RC_CG_HIER_INST21 ( RC_CG_MOD_21 ) 
     2 RC_CG_HIER_INST22 ( RC_CG_MOD_22 ) 
     2 RC_CG_HIER_INST23 ( RC_CG_MOD_23 ) 
     2 RC_CG_HIER_INST24 ( RC_CG_MOD_24 ) 
     2 RC_CG_HIER_INST25 ( RC_CG_MOD_25 ) 
     2 RC_CG_HIER_INST26 ( RC_CG_MOD_26 ) 
     2 RC_CG_HIER_INST27 ( RC_CG_MOD_27 ) 
     2 RC_CG_HIER_INST28 ( RC_CG_MOD_28 ) 
     2 RC_CG_HIER_INST29 ( RC_CG_MOD_29 ) 
     2 RC_CG_HIER_INST30 ( RC_CG_MOD_30 ) 
     2 RC_CG_HIER_INST31 ( RC_CG_MOD_31 ) 
     2 RC_CG_HIER_INST32 ( RC_CG_MOD_32 ) 
     2 RC_CG_HIER_INST33 ( RC_CG_MOD_33 ) 
     2 RC_CG_HIER_INST34 ( RC_CG_MOD_34 ) 
     2 RC_CG_HIER_INST35 ( RC_CG_MOD_35 ) 
     2 RC_CG_HIER_INST36 ( RC_CG_MOD_36 ) 
     2 RC_CG_HIER_INST37 ( RC_CG_MOD_37 ) 
     2 RC_CG_HIER_INST38 ( RC_CG_MOD_38 ) 
     2 RC_CG_HIER_INST39 ( RC_CG_MOD_39 ) 
     2 RC_CG_HIER_INST40 ( RC_CG_MOD_40 ) 
     2 RC_CG_HIER_INST41 ( RC_CG_MOD_41 ) 
     2 RC_CG_HIER_INST42 ( RC_CG_MOD_42 ) 
     2 RC_CG_HIER_INST43 ( RC_CG_MOD_43 ) 
     2 RC_CG_HIER_INST44 ( RC_CG_MOD_44 ) 
     2 RC_CG_HIER_INST45 ( RC_CG_MOD_45 ) 
     2 RC_CG_HIER_INST46 ( RC_CG_MOD_46 ) 
     2 RC_CG_HIER_INST47 ( RC_CG_MOD_47 ) 
     2 RC_CG_HIER_INST48 ( RC_CG_MOD_48 ) 
     2 RC_CG_HIER_INST49 ( RC_CG_MOD_49 ) 
     2 RC_CG_HIER_INST50 ( RC_CG_MOD_50 ) 
     2 RC_CG_HIER_INST51 ( RC_CG_MOD_51 ) 
     2 RC_CG_HIER_INST52 ( RC_CG_MOD_52 ) 
     2 RC_CG_HIER_INST53 ( RC_CG_MOD_53 ) 
     2 RC_CG_HIER_INST54 ( RC_CG_MOD_54 ) 
     2 RC_CG_HIER_INST55 ( RC_CG_MOD_55 ) 
     2 RC_CG_HIER_INST57 ( RC_CG_MOD_57 ) 
     2 i_riscv_core_ex_stage_i_alu_i_alu_ff_i ( alu_ff ) 
     2 i_riscv_core_id_stage_i_decoder_i ( riscv_decoder ) 
     2 RC_CG_DECLONE_HIER_INST ( RC_CG_MOD_12 ) 

ENICSINFO: report_clock_gating
------------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Feb 12 2025  09:18:29 am
  Module:                 lp_riscv_top
  Operating conditions:   ss_typical_max_0p90v_125c (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================


Summary
-------
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : lp_riscv_top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
-----------------------------------------------------------------------------------------
                   Category                    Number     %    Average Toggle Saving %   
-----------------------------------------------------------------------------------------
 Total Clock Gating Instances                      57  100.00                         -  
-----------------------------------------------------------------------------------------
 RC Clock Gating Instances                         57  100.00                     92.88  
 Non-RC Clock Gating Instances                      0    0.00                      0.00  
-----------------------------------------------------------------------------------------
 RC Gated Flip-flops                             2050   93.78                     86.79  
 Non-RC Gated Flip-flops                            0    0.00                      0.00  
-----------------------------------------------------------------------------------------
 Total Gated Flip-flops                          2050   93.78                         -  
 Total Ungated Flip-flops                         136    6.22                         -  
 Enable signal is constant                          5    3.68                         -  
 Driven by a timing_model/Unresolved instance       1    0.74                         -  
 Register bank width too small                    130   95.59                         -  
-----------------------------------------------------------------------------------------
 Total Flip-flops                                2186  100.00                         -  
-----------------------------------------------------------------------------------------


Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     2186       2186     2050 (93.78%) 136 (6.22%) 
--------------------------------------------------------





ENICSINFO: report_design_rules
------------------------------
        Initializing DRC engine.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Feb 12 2025  09:18:35 am
  Module:                 lp_riscv_top
  Operating conditions:   ss_typical_max_0p90v_125c (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================

Max_transition design rule (violation total = 11970)
Pin                                                  Slew           Max     Violation
---------------------------------------------------------------------------------------
i_ioring/i_DONE_FLAG/PAD                              659           350           309
  --> Other violations on net                                 617
i_ioring/i_DONE_FLAG/PAD                              659           350           309
  --> Other violations on net                                 617
PAD_IRAM_PROG_WR (Primary Input)                      532           350           182
  --> Other violations on net                                 182
i_ioring/i_IRAM_PROG_WR/PAD                           532           350           182
  --> Other violations on net                                 182
PAD_EXT_PERF_COUNTERS_5 (Primary Input)               532           350           182
  --> Other violations on net                                 182
i_ioring/i_EXT_PERF_COUNTERS_5/PAD                    532           350           182
  --> Other violations on net                                 182
PAD_EXT_PERF_COUNTERS_6 (Primary Input)               532           350           182
  --> Other violations on net                                 182
i_ioring/i_EXT_PERF_COUNTERS_6/PAD                    532           350           182
  --> Other violations on net                                 182
PAD_EXT_PERF_COUNTERS_0 (Primary Input)               532           350           182
  --> Other violations on net                                 182
i_ioring/i_EXT_PERF_COUNTERS_0/PAD                    532           350           182
  --> Other violations on net                                 182
PAD_EXT_PERF_COUNTERS_1 (Primary Input)               532           350           182
  --> Other violations on net                                 182
i_ioring/i_EXT_PERF_COUNTERS_1/PAD                    532           350           182
  --> Other violations on net                                 182
PAD_EXT_PERF_COUNTERS_2 (Primary Input)               532           350           182
  --> Other violations on net                                 182
i_ioring/i_EXT_PERF_COUNTERS_2/PAD                    532           350           182
  --> Other violations on net                                 182
PAD_EXT_PERF_COUNTERS_3 (Primary Input)               532           350           182
  --> Other violations on net                                 182
i_ioring/i_EXT_PERF_COUNTERS_3/PAD                    532           350           182
  --> Other violations on net                                 182
PAD_EXT_PERF_COUNTERS_4 (Primary Input)               532           350           182
  --> Other violations on net                                 182
i_ioring/i_EXT_PERF_COUNTERS_4/PAD                    532           350           182
  --> Other violations on net                                 182
PAD_EXT_PERF_COUNTERS_7 (Primary Input)               532           350           182
  --> Other violations on net                                 182
i_ioring/i_EXT_PERF_COUNTERS_7/PAD                    532           350           182
  --> Other violations on net                                 182
PAD_EXT_PERF_COUNTERS_8 (Primary Input)               532           350           182
  --> Other violations on net                                 182
i_ioring/i_EXT_PERF_COUNTERS_8/PAD                    532           350           182
  --> Other violations on net                                 182
PAD_EXT_PERF_COUNTERS_9 (Primary Input)               532           350           182
  --> Other violations on net                                 182
i_ioring/i_EXT_PERF_COUNTERS_9/PAD                    532           350           182
  --> Other violations on net                                 182
PAD_EXT_PERF_COUNTERS_10 (Primary Input)              532           350           182
  --> Other violations on net                                 182
i_ioring/i_EXT_PERF_COUNTERS_10/PAD                   532           350           182
  --> Other violations on net                                 182
PAD_EXT_PERF_COUNTERS_11 (Primary Input)              532           350           182
  --> Other violations on net                                 182
i_ioring/i_EXT_PERF_COUNTERS_11/PAD                   532           350           182
  --> Other violations on net                                 182
PAD_EXT_PERF_COUNTERS_12 (Primary Input)              532           350           182
  --> Other violations on net                                 182
i_ioring/i_EXT_PERF_COUNTERS_12/PAD                   532           350           182
  --> Other violations on net                                 182
PAD_EXT_PERF_COUNTERS_13 (Primary Input)              532           350           182
  --> Other violations on net                                 182
i_ioring/i_EXT_PERF_COUNTERS_13/PAD                   532           350           182
  --> Other violations on net                                 182
PAD_IRAM_PROG_ADDR_BYTE (Primary Input)               532           350           182
  --> Other violations on net                                 182
i_ioring/i_IRAM_PROG_ADDR_BYTE/PAD                    532           350           182
  --> Other violations on net                                 182
PAD_EXT_PERF_COUNTERS_15 (Primary Input)              532           350           182
  --> Other violations on net                                 182
i_ioring/i_EXT_PERF_COUNTERS_15/PAD                   532           350           182
  --> Other violations on net                                 182
PAD_IRAM_PROG_DATA_BYTE (Primary Input)               532           350           182
  --> Other violations on net                                 182
i_ioring/i_IRAM_PROG_DATA_BYTE/PAD                    532           350           182
  --> Other violations on net                                 182
PAD_IRAM_PROG_BYTE_IDX_0 (Primary Input)              532           350           182
  --> Other violations on net                                 182
i_ioring/i_IRAM_PROG_BYTE_IDX_0/PAD                   532           350           182
  --> Other violations on net                                 182
PAD_IRAM_PROG_BYTE_IDX_1 (Primary Input)              532           350           182
  --> Other violations on net                                 182
i_ioring/i_IRAM_PROG_BYTE_IDX_1/PAD                   532           350           182
  --> Other violations on net                                 182
PAD_FETCH_EN (Primary Input)                          532           350           182
  --> Other violations on net                                 182
i_ioring/i_FETCH_EN/PAD                               532           350           182
  --> Other violations on net                                 182
PAD_IRAM_PROG_BYTE_0 (Primary Input)                  532           350           182
  --> Other violations on net                                 182
i_ioring/i_IRAM_PROG_BYTE_0/PAD                       532           350           182
  --> Other violations on net                                 182
PAD_IRAM_PROG_BYTE_1 (Primary Input)                  532           350           182
  --> Other violations on net                                 182
i_ioring/i_IRAM_PROG_BYTE_1/PAD                       532           350           182
  --> Other violations on net                                 182
PAD_IRAM_PROG_BYTE_2 (Primary Input)                  532           350           182
  --> Other violations on net                                 182
i_ioring/i_IRAM_PROG_BYTE_2/PAD                       532           350           182
  --> Other violations on net                                 182
PAD_IRAM_PROG_BYTE_3 (Primary Input)                  532           350           182
  --> Other violations on net                                 182
i_ioring/i_IRAM_PROG_BYTE_3/PAD                       532           350           182
  --> Other violations on net                                 182
PAD_IRAM_PROG_BYTE_4 (Primary Input)                  532           350           182
  --> Other violations on net                                 182
i_ioring/i_IRAM_PROG_BYTE_4/PAD                       532           350           182
  --> Other violations on net                                 182
PAD_IRAM_PROG_BYTE_5 (Primary Input)                  532           350           182
  --> Other violations on net                                 182
i_ioring/i_IRAM_PROG_BYTE_5/PAD                       532           350           182
  --> Other violations on net                                 182
PAD_IRAM_PROG_BYTE_6 (Primary Input)                  532           350           182
  --> Other violations on net                                 182
i_ioring/i_IRAM_PROG_BYTE_6/PAD                       532           350           182
  --> Other violations on net                                 182
PAD_IRAM_PROG_BYTE_7 (Primary Input)                  532           350           182
  --> Other violations on net                                 182
i_ioring/i_IRAM_PROG_BYTE_7/PAD                       532           350           182
  --> Other violations on net                                 182
PAD_EXT_PERF_COUNTERS_14 (Primary Input)              532           350           182
  --> Other violations on net                                 182
i_ioring/i_EXT_PERF_COUNTERS_14/PAD                   532           350           182
  --> Other violations on net                                 182
lp_riscv/drc_bufs123593/A                             356           350             6
  --> Other violations on net                                 118
lp_riscv/g112973/A1                                   356           350             6
  --> Other violations on net                                 118
lp_riscv/g113862/B1                                   356           350             6
  --> Other violations on net                                 118
lp_riscv/g114153/B1                                   356           350             6
  --> Other violations on net                                 118
lp_riscv/g114169/B1                                   356           350             6
  --> Other violations on net                                 118
lp_riscv/g114152/B1                                   356           350             6
  --> Other violations on net                                 118
lp_riscv/g114158/B1                                   356           350             6
  --> Other violations on net                                 118
lp_riscv/g114154/B1                                   356           350             6
  --> Other violations on net                                 118
lp_riscv/g114171/B1                                   356           350             6
  --> Other violations on net                                 118
lp_riscv/g114166/B1                                   356           350             6
  --> Other violations on net                                 118
lp_riscv/g114164/B1                                   356           350             6
  --> Other violations on net                                 118
lp_riscv/g114157/B1                                   356           350             6
  --> Other violations on net                                 118
lp_riscv/g114165/B1                                   356           350             6
  --> Other violations on net                                 118
lp_riscv/g114156/B1                                   356           350             6
  --> Other violations on net                                 118
lp_riscv/g114170/B1                                   356           350             6
  --> Other violations on net                                 118
lp_riscv/g114177/B1                                   356           350             6
  --> Other violations on net                                 118
lp_riscv/g114167/B1                                   356           350             6
  --> Other violations on net                                 118
lp_riscv/g114178/B1                                   356           350             6
  --> Other violations on net                                 118
lp_riscv/g114151/B1                                   356           350             6
  --> Other violations on net                                 118
lp_riscv/g118367/Y                                    356           350             6
  --> Other violations on net                                 118


Max_capacitance design rule: no violations.


Max_fanout design rule (violation total = 710.000)
Pin                                                                                                                                     Fanout           Max     Violation
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g77822/Y                                                                                                                       88.000        20.000        68.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g81464/Y                                                                                                                       45.000        20.000        25.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79399/Y                                                                                                                       43.000        20.000        23.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79400/Y                                                                                                                       40.000        20.000        20.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g79371/Y                                                                                                                       34.000        20.000        14.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77192/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79357/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77218/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77208/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77205/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77206/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77202/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77203/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77054/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g79566/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77193/Y                                                                                                                       32.000        20.000        12.000
lp_riscv/g77147/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g77147/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g77147/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g77147/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g77147/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g77147/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g77147/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g77147/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g77147/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g77147/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g77147/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g77147/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g77147/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g77147/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g77147/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g77147/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g77147/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g77147/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g77147/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g77147/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g77147/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g77147/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g77147/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g77147/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g77147/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g77147/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g77147/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g77147/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g77147/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g77147/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g77147/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g77147/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79321/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79321/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79321/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79321/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79321/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79321/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79321/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79321/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79321/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79321/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79321/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79321/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79321/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79321/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79321/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79321/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79321/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79321/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79321/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79321/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79321/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79321/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79321/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79321/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79321/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79321/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79321/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79321/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79321/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79321/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79321/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79321/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79570/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79570/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79570/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79570/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79570/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79570/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79570/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79570/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79570/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79570/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79570/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79570/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79570/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79570/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79570/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79570/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79570/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79570/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79570/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79570/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79570/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79570/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79570/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79570/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79570/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79570/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79570/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79570/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79570/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79570/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79570/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79570/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79285/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79285/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79285/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79285/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79285/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79285/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79285/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79285/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79285/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79285/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79285/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79285/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79285/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79285/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79285/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79285/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79285/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79285/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79285/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79285/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79285/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79285/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79285/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79285/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79285/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79285/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79285/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79285/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79285/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79285/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79285/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g79285/Y                                                                                                                       31.000        20.000        11.000
lp_riscv/g77119/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77119/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77119/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77119/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77119/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77119/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77119/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77119/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77119/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77119/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77119/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77119/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77119/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77119/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77119/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77119/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77119/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77119/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77119/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77119/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77119/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77119/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77119/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77119/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77119/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77119/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77119/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77119/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77119/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77119/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77119/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/Q                                                                            30.000        20.000        10.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/Q                                                                            30.000        20.000        10.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/Q                                                                            30.000        20.000        10.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/Q                                                                            30.000        20.000        10.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/Q                                                                            30.000        20.000        10.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/Q                                                                            30.000        20.000        10.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/Q                                                                            30.000        20.000        10.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/Q                                                                            30.000        20.000        10.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/Q                                                                            30.000        20.000        10.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/Q                                                                            30.000        20.000        10.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/Q                                                                            30.000        20.000        10.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/Q                                                                            30.000        20.000        10.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/Q                                                                            30.000        20.000        10.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/Q                                                                            30.000        20.000        10.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/Q                                                                            30.000        20.000        10.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/Q                                                                            30.000        20.000        10.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/Q                                                                            30.000        20.000        10.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/Q                                                                            30.000        20.000        10.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/Q                                                                            30.000        20.000        10.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/Q                                                                            30.000        20.000        10.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/Q                                                                            30.000        20.000        10.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/Q                                                                            30.000        20.000        10.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/Q                                                                            30.000        20.000        10.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/Q                                                                            30.000        20.000        10.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/Q                                                                            30.000        20.000        10.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/Q                                                                            30.000        20.000        10.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/Q                                                                            30.000        20.000        10.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/Q                                                                            30.000        20.000        10.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/Q                                                                            30.000        20.000        10.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/Q                                                                            30.000        20.000        10.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[0]/Q                                                                            30.000        20.000        10.000
lp_riscv/g79327/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79327/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79327/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79327/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79327/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79327/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79327/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79327/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79327/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79327/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79327/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79327/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79327/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79327/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79327/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79327/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79327/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79327/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79327/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79327/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79327/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79327/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79327/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79327/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79327/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79327/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79327/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79327/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79327/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79327/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79327/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79336/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79336/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79336/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79336/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79336/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79336/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79336/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79336/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79336/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79336/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79336/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79336/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79336/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79336/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79336/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79336/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79336/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79336/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79336/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79336/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79336/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79336/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79336/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79336/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79336/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79336/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79336/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79336/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79336/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79336/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g79336/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g71166/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g71166/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g71166/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g71166/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g71166/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g71166/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g71166/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g71166/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g71166/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g71166/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g71166/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g71166/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g71166/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g71166/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g71166/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g71166/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g71166/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g71166/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g71166/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g71166/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g71166/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g71166/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g71166/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g71166/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g71166/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g71166/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g71166/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g71166/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g71166/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g71166/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g71166/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77015/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77015/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77015/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77015/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77015/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77015/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77015/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77015/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77015/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77015/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77015/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77015/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77015/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77015/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77015/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77015/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77015/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77015/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77015/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77015/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77015/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77015/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77015/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77015/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77015/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77015/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77015/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77015/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77015/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77015/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77015/Y                                                                                                                       30.000        20.000        10.000
lp_riscv/g77161/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77161/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77161/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77161/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77161/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77161/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77161/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77161/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77161/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77161/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77161/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77161/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77161/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77161/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77161/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77161/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77161/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77161/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77161/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77161/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77161/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77161/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77161/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77161/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77161/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77161/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77161/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77161/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77161/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77161/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77304/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77304/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77304/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77304/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77304/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77304/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77304/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77304/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77304/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77304/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77304/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77304/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77304/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77304/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77304/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77304/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77304/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77304/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77304/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77304/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77304/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77304/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77304/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77304/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77304/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77304/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77304/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77304/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77304/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77304/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77154/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77154/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77154/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77154/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77154/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77154/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77154/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77154/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77154/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77154/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77154/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77154/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77154/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77154/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77154/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77154/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77154/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77154/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77154/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77154/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77154/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77154/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77154/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77154/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77154/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77154/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77154/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77154/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77154/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77154/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77097/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77097/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77097/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77097/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77097/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77097/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77097/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77097/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77097/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77097/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77097/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77097/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77097/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77097/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77097/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77097/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77097/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77097/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77097/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77097/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77097/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77097/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77097/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77097/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77097/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77097/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77097/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77097/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77097/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77097/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77104/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77104/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77104/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77104/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77104/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77104/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77104/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77104/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77104/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77104/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77104/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77104/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77104/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77104/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77104/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77104/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77104/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77104/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77104/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77104/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77104/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77104/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77104/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77104/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77104/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77104/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77104/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77104/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77104/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77104/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77043/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77043/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77043/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77043/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77043/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77043/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77043/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77043/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77043/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77043/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77043/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77043/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77043/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77043/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77043/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77043/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77043/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77043/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77043/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77043/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77043/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77043/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77043/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77043/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77043/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77043/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77043/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77043/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77043/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g77043/Y                                                                                                                       29.000        20.000         9.000
lp_riscv/g76962/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g76962/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g76962/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g76962/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g76962/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g76962/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g76962/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g76962/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g76962/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g76962/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g76962/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g76962/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g76962/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g76962/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g76962/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g76962/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g76962/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g76962/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g76962/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g76962/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g76962/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g76962/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g76962/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g76962/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g76962/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g76962/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g76962/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g76962/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g76962/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77177/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77177/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77177/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77177/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77177/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77177/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77177/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77177/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77177/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77177/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77177/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77177/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77177/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77177/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77177/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77177/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77177/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77177/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77177/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77177/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77177/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77177/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77177/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77177/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77177/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77177/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77177/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77177/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77177/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[3]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[3]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[3]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[3]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[3]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[3]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[3]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[3]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[3]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[3]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[3]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[3]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[3]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[3]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[3]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[3]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[3]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[3]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[3]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[3]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[3]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[3]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[3]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[3]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[3]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[3]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[3]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[3]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[3]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[5]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[5]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[5]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[5]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[5]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[5]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[5]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[5]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[5]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[5]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[5]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[5]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[5]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[5]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[5]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[5]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[5]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[5]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[5]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[5]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[5]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[5]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[5]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[5]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[5]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[5]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[5]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[5]/Q                                                                            28.000        20.000         8.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[5]/Q                                                                            28.000        20.000         8.000
lp_riscv/g77026/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77026/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77026/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77026/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77026/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77026/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77026/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77026/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77026/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77026/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77026/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77026/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77026/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77026/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77026/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77026/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77026/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77026/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77026/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77026/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77026/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77026/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77026/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77026/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77026/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77026/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77026/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77026/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77026/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77036/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77036/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77036/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77036/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77036/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77036/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77036/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77036/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77036/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77036/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77036/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77036/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77036/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77036/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77036/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77036/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77036/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77036/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77036/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77036/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77036/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77036/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77036/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77036/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77036/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77036/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77036/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77036/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g77036/Y                                                                                                                       28.000        20.000         8.000
lp_riscv/g81476/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g81476/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g81476/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g81476/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g81476/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g81476/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g81476/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g81476/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g81476/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g81476/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g81476/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g81476/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g81476/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g81476/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g81476/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g81476/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g81476/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g81476/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g81476/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g81476/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g81476/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g81476/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g81476/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g81476/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g81476/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g81476/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g81476/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g81476/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[6]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[6]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[6]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[6]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[6]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[6]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[6]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[6]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[6]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[6]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[6]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[6]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[6]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[6]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[6]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[6]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[6]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[6]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[6]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[6]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[6]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[6]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[6]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[6]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[6]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[6]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[6]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[6]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[7]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[7]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[7]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[7]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[7]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[7]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[7]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[7]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[7]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[7]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[7]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[7]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[7]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[7]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[7]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[7]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[7]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[7]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[7]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[7]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[7]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[7]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[7]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[7]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[7]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[7]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[7]/Q                                                                            27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[7]/Q                                                                            27.000        20.000         7.000
lp_riscv/g77169/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77169/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77169/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77169/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77169/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77169/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77169/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77169/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77169/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77169/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77169/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77169/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77169/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77169/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77169/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77169/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77169/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77169/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77169/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77169/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77169/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77169/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77169/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77169/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77169/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77169/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77169/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77169/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[14]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[14]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[14]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[14]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[14]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[14]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[14]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[14]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[14]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[14]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[14]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[14]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[14]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[14]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[14]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[14]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[14]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[14]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[14]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[14]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[14]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[14]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[14]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[14]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[14]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[14]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[14]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[14]/Q                                                                           27.000        20.000         7.000
lp_riscv/g122624/Y                                                                                                                      27.000        20.000         7.000
lp_riscv/g122624/Y                                                                                                                      27.000        20.000         7.000
lp_riscv/g122624/Y                                                                                                                      27.000        20.000         7.000
lp_riscv/g122624/Y                                                                                                                      27.000        20.000         7.000
lp_riscv/g122624/Y                                                                                                                      27.000        20.000         7.000
lp_riscv/g122624/Y                                                                                                                      27.000        20.000         7.000
lp_riscv/g122624/Y                                                                                                                      27.000        20.000         7.000
lp_riscv/g122624/Y                                                                                                                      27.000        20.000         7.000
lp_riscv/g122624/Y                                                                                                                      27.000        20.000         7.000
lp_riscv/g122624/Y                                                                                                                      27.000        20.000         7.000
lp_riscv/g122624/Y                                                                                                                      27.000        20.000         7.000
lp_riscv/g122624/Y                                                                                                                      27.000        20.000         7.000
lp_riscv/g122624/Y                                                                                                                      27.000        20.000         7.000
lp_riscv/g122624/Y                                                                                                                      27.000        20.000         7.000
lp_riscv/g122624/Y                                                                                                                      27.000        20.000         7.000
lp_riscv/g122624/Y                                                                                                                      27.000        20.000         7.000
lp_riscv/g122624/Y                                                                                                                      27.000        20.000         7.000
lp_riscv/g122624/Y                                                                                                                      27.000        20.000         7.000
lp_riscv/g122624/Y                                                                                                                      27.000        20.000         7.000
lp_riscv/g122624/Y                                                                                                                      27.000        20.000         7.000
lp_riscv/g122624/Y                                                                                                                      27.000        20.000         7.000
lp_riscv/g122624/Y                                                                                                                      27.000        20.000         7.000
lp_riscv/g122624/Y                                                                                                                      27.000        20.000         7.000
lp_riscv/g122624/Y                                                                                                                      27.000        20.000         7.000
lp_riscv/g122624/Y                                                                                                                      27.000        20.000         7.000
lp_riscv/g122624/Y                                                                                                                      27.000        20.000         7.000
lp_riscv/g122624/Y                                                                                                                      27.000        20.000         7.000
lp_riscv/g122624/Y                                                                                                                      27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[17]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[17]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[17]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[17]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[17]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[17]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[17]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[17]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[17]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[17]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[17]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[17]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[17]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[17]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[17]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[17]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[17]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[17]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[17]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[17]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[17]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[17]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[17]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[17]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[17]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[17]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[17]/Q                                                                           27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[17]/Q                                                                           27.000        20.000         7.000
lp_riscv/g77067/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77067/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77067/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77067/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77067/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77067/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77067/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77067/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77067/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77067/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77067/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77067/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77067/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77067/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77067/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77067/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77067/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77067/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77067/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77067/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77067/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77067/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77067/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77067/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77067/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77067/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77067/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/g77067/Y                                                                                                                       27.000        20.000         7.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[23]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[23]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[23]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[23]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[23]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[23]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[23]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[23]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[23]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[23]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[23]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[23]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[23]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[23]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[23]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[23]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[23]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[23]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[23]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[23]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[23]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[23]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[23]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[23]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[23]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[23]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[23]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[18]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[18]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[18]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[18]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[18]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[18]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[18]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[18]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[18]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[18]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[18]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[18]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[18]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[18]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[18]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[18]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[18]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[18]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[18]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[18]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[18]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[18]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[18]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[18]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[18]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[18]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[18]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[4]/Q                                                                            26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[4]/Q                                                                            26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[4]/Q                                                                            26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[4]/Q                                                                            26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[4]/Q                                                                            26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[4]/Q                                                                            26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[4]/Q                                                                            26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[4]/Q                                                                            26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[4]/Q                                                                            26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[4]/Q                                                                            26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[4]/Q                                                                            26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[4]/Q                                                                            26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[4]/Q                                                                            26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[4]/Q                                                                            26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[4]/Q                                                                            26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[4]/Q                                                                            26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[4]/Q                                                                            26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[4]/Q                                                                            26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[4]/Q                                                                            26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[4]/Q                                                                            26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[4]/Q                                                                            26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[4]/Q                                                                            26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[4]/Q                                                                            26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[4]/Q                                                                            26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[4]/Q                                                                            26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[4]/Q                                                                            26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[4]/Q                                                                            26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[25]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[25]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[25]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[25]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[25]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[25]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[25]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[25]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[25]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[25]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[25]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[25]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[25]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[25]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[25]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[25]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[25]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[25]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[25]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[25]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[25]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[25]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[25]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[25]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[25]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[25]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[25]/Q                                                                           26.000        20.000         6.000
lp_riscv/g122368/Y                                                                                                                      26.000        20.000         6.000
lp_riscv/g122368/Y                                                                                                                      26.000        20.000         6.000
lp_riscv/g122368/Y                                                                                                                      26.000        20.000         6.000
lp_riscv/g122368/Y                                                                                                                      26.000        20.000         6.000
lp_riscv/g122368/Y                                                                                                                      26.000        20.000         6.000
lp_riscv/g122368/Y                                                                                                                      26.000        20.000         6.000
lp_riscv/g122368/Y                                                                                                                      26.000        20.000         6.000
lp_riscv/g122368/Y                                                                                                                      26.000        20.000         6.000
lp_riscv/g122368/Y                                                                                                                      26.000        20.000         6.000
lp_riscv/g122368/Y                                                                                                                      26.000        20.000         6.000
lp_riscv/g122368/Y                                                                                                                      26.000        20.000         6.000
lp_riscv/g122368/Y                                                                                                                      26.000        20.000         6.000
lp_riscv/g122368/Y                                                                                                                      26.000        20.000         6.000
lp_riscv/g122368/Y                                                                                                                      26.000        20.000         6.000
lp_riscv/g122368/Y                                                                                                                      26.000        20.000         6.000
lp_riscv/g122368/Y                                                                                                                      26.000        20.000         6.000
lp_riscv/g122368/Y                                                                                                                      26.000        20.000         6.000
lp_riscv/g122368/Y                                                                                                                      26.000        20.000         6.000
lp_riscv/g122368/Y                                                                                                                      26.000        20.000         6.000
lp_riscv/g122368/Y                                                                                                                      26.000        20.000         6.000
lp_riscv/g122368/Y                                                                                                                      26.000        20.000         6.000
lp_riscv/g122368/Y                                                                                                                      26.000        20.000         6.000
lp_riscv/g122368/Y                                                                                                                      26.000        20.000         6.000
lp_riscv/g122368/Y                                                                                                                      26.000        20.000         6.000
lp_riscv/g122368/Y                                                                                                                      26.000        20.000         6.000
lp_riscv/g122368/Y                                                                                                                      26.000        20.000         6.000
lp_riscv/g122368/Y                                                                                                                      26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[20]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[20]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[20]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[20]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[20]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[20]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[20]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[20]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[20]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[20]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[20]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[20]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[20]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[20]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[20]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[20]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[20]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[20]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[20]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[20]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[20]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[20]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[20]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[20]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[20]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[20]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[20]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[11]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[11]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[11]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[11]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[11]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[11]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[11]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[11]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[11]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[11]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[11]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[11]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[11]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[11]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[11]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[11]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[11]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[11]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[11]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[11]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[11]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[11]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[11]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[11]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[11]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[11]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[11]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[30]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[30]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[30]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[30]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[30]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[30]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[30]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[30]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[30]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[30]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[30]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[30]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[30]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[30]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[30]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[30]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[30]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[30]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[30]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[30]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[30]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[30]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[30]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[30]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[30]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[30]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[30]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[22]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[22]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[22]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[22]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[22]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[22]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[22]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[22]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[22]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[22]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[22]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[22]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[22]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[22]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[22]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[22]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[22]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[22]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[22]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[22]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[22]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[22]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[22]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[22]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[22]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[22]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[22]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[28]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[28]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[28]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[28]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[28]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[28]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[28]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[28]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[28]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[28]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[28]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[28]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[28]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[28]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[28]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[28]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[28]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[28]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[28]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[28]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[28]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[28]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[28]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[28]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[28]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[28]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[28]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[31]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[31]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[31]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[31]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[31]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[31]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[31]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[31]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[31]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[31]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[31]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[31]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[31]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[31]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[31]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[31]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[31]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[31]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[31]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[31]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[31]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[31]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[31]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[31]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[31]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[31]/Q                                                                           26.000        20.000         6.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[31]/Q                                                                           26.000        20.000         6.000
lp_riscv/g77071/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g77071/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g77071/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g77071/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g77071/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g77071/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g77071/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g77071/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g77071/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g77071/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g77071/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g77071/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g77071/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g77071/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g77071/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g77071/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g77071/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g77071/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g77071/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g77071/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g77071/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g77071/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g77071/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g77071/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g77071/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g77071/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[2]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[2]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[2]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[2]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[2]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[2]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[2]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[2]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[2]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[2]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[2]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[2]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[2]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[2]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[2]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[2]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[2]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[2]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[2]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[2]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[2]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[2]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[2]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[2]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[2]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[2]/Q                                                                            25.000        20.000         5.000
lp_riscv/g122619/Y                                                                                                                      25.000        20.000         5.000
lp_riscv/g122619/Y                                                                                                                      25.000        20.000         5.000
lp_riscv/g122619/Y                                                                                                                      25.000        20.000         5.000
lp_riscv/g122619/Y                                                                                                                      25.000        20.000         5.000
lp_riscv/g122619/Y                                                                                                                      25.000        20.000         5.000
lp_riscv/g122619/Y                                                                                                                      25.000        20.000         5.000
lp_riscv/g122619/Y                                                                                                                      25.000        20.000         5.000
lp_riscv/g122619/Y                                                                                                                      25.000        20.000         5.000
lp_riscv/g122619/Y                                                                                                                      25.000        20.000         5.000
lp_riscv/g122619/Y                                                                                                                      25.000        20.000         5.000
lp_riscv/g122619/Y                                                                                                                      25.000        20.000         5.000
lp_riscv/g122619/Y                                                                                                                      25.000        20.000         5.000
lp_riscv/g122619/Y                                                                                                                      25.000        20.000         5.000
lp_riscv/g122619/Y                                                                                                                      25.000        20.000         5.000
lp_riscv/g122619/Y                                                                                                                      25.000        20.000         5.000
lp_riscv/g122619/Y                                                                                                                      25.000        20.000         5.000
lp_riscv/g122619/Y                                                                                                                      25.000        20.000         5.000
lp_riscv/g122619/Y                                                                                                                      25.000        20.000         5.000
lp_riscv/g122619/Y                                                                                                                      25.000        20.000         5.000
lp_riscv/g122619/Y                                                                                                                      25.000        20.000         5.000
lp_riscv/g122619/Y                                                                                                                      25.000        20.000         5.000
lp_riscv/g122619/Y                                                                                                                      25.000        20.000         5.000
lp_riscv/g122619/Y                                                                                                                      25.000        20.000         5.000
lp_riscv/g122619/Y                                                                                                                      25.000        20.000         5.000
lp_riscv/g122619/Y                                                                                                                      25.000        20.000         5.000
lp_riscv/g122619/Y                                                                                                                      25.000        20.000         5.000
lp_riscv/g79356/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g79356/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g79356/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g79356/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g79356/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g79356/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g79356/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g79356/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g79356/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g79356/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g79356/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g79356/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g79356/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g79356/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g79356/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g79356/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g79356/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g79356/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g79356/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g79356/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g79356/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g79356/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g79356/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g79356/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g79356/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/g79356/Y                                                                                                                       25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[8]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[8]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[8]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[8]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[8]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[8]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[8]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[8]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[8]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[8]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[8]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[8]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[8]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[8]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[8]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[8]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[8]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[8]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[8]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[8]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[8]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[8]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[8]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[8]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[8]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[8]/Q                                                                            25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[24]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[24]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[24]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[24]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[24]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[24]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[24]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[24]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[24]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[24]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[24]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[24]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[24]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[24]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[24]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[24]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[24]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[24]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[24]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[24]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[24]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[24]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[24]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[24]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[24]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[24]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[26]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[26]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[26]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[26]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[26]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[26]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[26]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[26]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[26]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[26]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[26]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[26]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[26]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[26]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[26]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[26]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[26]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[26]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[26]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[26]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[26]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[26]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[26]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[26]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[26]/Q                                                                           25.000        20.000         5.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[26]/Q                                                                           25.000        20.000         5.000
lp_riscv/g77087/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77087/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77087/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77087/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77087/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77087/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77087/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77087/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77087/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77087/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77087/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77087/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77087/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77087/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77087/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77087/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77087/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77087/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77087/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77087/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77087/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77087/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77087/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77087/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77087/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g122221/Y                                                                                                                      24.000        20.000         4.000
lp_riscv/g122221/Y                                                                                                                      24.000        20.000         4.000
lp_riscv/g122221/Y                                                                                                                      24.000        20.000         4.000
lp_riscv/g122221/Y                                                                                                                      24.000        20.000         4.000
lp_riscv/g122221/Y                                                                                                                      24.000        20.000         4.000
lp_riscv/g122221/Y                                                                                                                      24.000        20.000         4.000
lp_riscv/g122221/Y                                                                                                                      24.000        20.000         4.000
lp_riscv/g122221/Y                                                                                                                      24.000        20.000         4.000
lp_riscv/g122221/Y                                                                                                                      24.000        20.000         4.000
lp_riscv/g122221/Y                                                                                                                      24.000        20.000         4.000
lp_riscv/g122221/Y                                                                                                                      24.000        20.000         4.000
lp_riscv/g122221/Y                                                                                                                      24.000        20.000         4.000
lp_riscv/g122221/Y                                                                                                                      24.000        20.000         4.000
lp_riscv/g122221/Y                                                                                                                      24.000        20.000         4.000
lp_riscv/g122221/Y                                                                                                                      24.000        20.000         4.000
lp_riscv/g122221/Y                                                                                                                      24.000        20.000         4.000
lp_riscv/g122221/Y                                                                                                                      24.000        20.000         4.000
lp_riscv/g122221/Y                                                                                                                      24.000        20.000         4.000
lp_riscv/g122221/Y                                                                                                                      24.000        20.000         4.000
lp_riscv/g122221/Y                                                                                                                      24.000        20.000         4.000
lp_riscv/g122221/Y                                                                                                                      24.000        20.000         4.000
lp_riscv/g122221/Y                                                                                                                      24.000        20.000         4.000
lp_riscv/g122221/Y                                                                                                                      24.000        20.000         4.000
lp_riscv/g122221/Y                                                                                                                      24.000        20.000         4.000
lp_riscv/g122221/Y                                                                                                                      24.000        20.000         4.000
lp_riscv/g77060/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77060/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77060/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77060/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77060/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77060/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77060/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77060/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77060/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77060/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77060/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77060/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77060/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77060/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77060/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77060/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77060/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77060/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77060/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77060/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77060/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77060/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77060/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77060/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77060/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[19]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[19]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[19]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[19]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[19]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[19]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[19]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[19]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[19]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[19]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[19]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[19]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[19]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[19]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[19]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[19]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[19]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[19]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[19]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[19]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[19]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[19]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[19]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[19]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[19]/Q                                                                           24.000        20.000         4.000
lp_riscv/g77127/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77127/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77127/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77127/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77127/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77127/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77127/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77127/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77127/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77127/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77127/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77127/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77127/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77127/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77127/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77127/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77127/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77127/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77127/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77127/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77127/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77127/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77127/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77127/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77127/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[1]/Q                                                                            24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[1]/Q                                                                            24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[1]/Q                                                                            24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[1]/Q                                                                            24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[1]/Q                                                                            24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[1]/Q                                                                            24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[1]/Q                                                                            24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[1]/Q                                                                            24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[1]/Q                                                                            24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[1]/Q                                                                            24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[1]/Q                                                                            24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[1]/Q                                                                            24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[1]/Q                                                                            24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[1]/Q                                                                            24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[1]/Q                                                                            24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[1]/Q                                                                            24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[1]/Q                                                                            24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[1]/Q                                                                            24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[1]/Q                                                                            24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[1]/Q                                                                            24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[1]/Q                                                                            24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[1]/Q                                                                            24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[1]/Q                                                                            24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[1]/Q                                                                            24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[1]/Q                                                                            24.000        20.000         4.000
lp_riscv/g77112/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77112/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77112/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77112/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77112/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77112/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77112/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77112/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77112/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77112/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77112/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77112/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77112/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77112/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77112/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77112/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77112/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77112/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77112/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77112/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77112/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77112/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77112/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77112/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77112/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77079/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77079/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77079/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77079/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77079/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77079/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77079/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77079/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77079/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77079/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77079/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77079/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77079/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77079/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77079/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77079/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77079/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77079/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77079/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77079/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77079/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77079/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77079/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77079/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/g77079/Y                                                                                                                       24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[12]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[12]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[12]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[12]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[12]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[12]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[12]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[12]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[12]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[12]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[12]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[12]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[12]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[12]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[12]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[12]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[12]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[12]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[12]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[12]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[12]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[12]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[12]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[12]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[12]/Q                                                                           24.000        20.000         4.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[27]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[27]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[27]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[27]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[27]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[27]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[27]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[27]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[27]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[27]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[27]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[27]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[27]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[27]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[27]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[27]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[27]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[27]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[27]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[27]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[27]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[27]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[27]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[27]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[10]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[10]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[10]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[10]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[10]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[10]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[10]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[10]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[10]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[10]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[10]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[10]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[10]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[10]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[10]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[10]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[10]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[10]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[10]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[10]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[10]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[10]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[10]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[10]/Q                                                                           23.000        20.000         3.000
lp_riscv/i_riscv_core_if_stage_i_instr_rdata_id_o_reg[25]/Q                                                                             23.000        20.000         3.000
lp_riscv/i_riscv_core_if_stage_i_instr_rdata_id_o_reg[25]/Q                                                                             23.000        20.000         3.000
lp_riscv/i_riscv_core_if_stage_i_instr_rdata_id_o_reg[25]/Q                                                                             23.000        20.000         3.000
lp_riscv/i_riscv_core_if_stage_i_instr_rdata_id_o_reg[25]/Q                                                                             23.000        20.000         3.000
lp_riscv/i_riscv_core_if_stage_i_instr_rdata_id_o_reg[25]/Q                                                                             23.000        20.000         3.000
lp_riscv/i_riscv_core_if_stage_i_instr_rdata_id_o_reg[25]/Q                                                                             23.000        20.000         3.000
lp_riscv/i_riscv_core_if_stage_i_instr_rdata_id_o_reg[25]/Q                                                                             23.000        20.000         3.000
lp_riscv/i_riscv_core_if_stage_i_instr_rdata_id_o_reg[25]/Q                                                                             23.000        20.000         3.000
lp_riscv/i_riscv_core_if_stage_i_instr_rdata_id_o_reg[25]/Q                                                                             23.000        20.000         3.000
lp_riscv/i_riscv_core_if_stage_i_instr_rdata_id_o_reg[25]/Q                                                                             23.000        20.000         3.000
lp_riscv/i_riscv_core_if_stage_i_instr_rdata_id_o_reg[25]/Q                                                                             23.000        20.000         3.000
lp_riscv/i_riscv_core_if_stage_i_instr_rdata_id_o_reg[25]/Q                                                                             23.000        20.000         3.000
lp_riscv/i_riscv_core_if_stage_i_instr_rdata_id_o_reg[25]/Q                                                                             23.000        20.000         3.000
lp_riscv/i_riscv_core_if_stage_i_instr_rdata_id_o_reg[25]/Q                                                                             23.000        20.000         3.000
lp_riscv/i_riscv_core_if_stage_i_instr_rdata_id_o_reg[25]/Q                                                                             23.000        20.000         3.000
lp_riscv/i_riscv_core_if_stage_i_instr_rdata_id_o_reg[25]/Q                                                                             23.000        20.000         3.000
lp_riscv/i_riscv_core_if_stage_i_instr_rdata_id_o_reg[25]/Q                                                                             23.000        20.000         3.000
lp_riscv/i_riscv_core_if_stage_i_instr_rdata_id_o_reg[25]/Q                                                                             23.000        20.000         3.000
lp_riscv/i_riscv_core_if_stage_i_instr_rdata_id_o_reg[25]/Q                                                                             23.000        20.000         3.000
lp_riscv/i_riscv_core_if_stage_i_instr_rdata_id_o_reg[25]/Q                                                                             23.000        20.000         3.000
lp_riscv/i_riscv_core_if_stage_i_instr_rdata_id_o_reg[25]/Q                                                                             23.000        20.000         3.000
lp_riscv/i_riscv_core_if_stage_i_instr_rdata_id_o_reg[25]/Q                                                                             23.000        20.000         3.000
lp_riscv/i_riscv_core_if_stage_i_instr_rdata_id_o_reg[25]/Q                                                                             23.000        20.000         3.000
lp_riscv/i_riscv_core_if_stage_i_instr_rdata_id_o_reg[25]/Q                                                                             23.000        20.000         3.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_296_63_g1122/Y                                                                               23.000        20.000         3.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_296_63_g1122/Y                                                                               23.000        20.000         3.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_296_63_g1122/Y                                                                               23.000        20.000         3.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_296_63_g1122/Y                                                                               23.000        20.000         3.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_296_63_g1122/Y                                                                               23.000        20.000         3.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_296_63_g1122/Y                                                                               23.000        20.000         3.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_296_63_g1122/Y                                                                               23.000        20.000         3.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_296_63_g1122/Y                                                                               23.000        20.000         3.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_296_63_g1122/Y                                                                               23.000        20.000         3.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_296_63_g1122/Y                                                                               23.000        20.000         3.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_296_63_g1122/Y                                                                               23.000        20.000         3.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_296_63_g1122/Y                                                                               23.000        20.000         3.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_296_63_g1122/Y                                                                               23.000        20.000         3.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_296_63_g1122/Y                                                                               23.000        20.000         3.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_296_63_g1122/Y                                                                               23.000        20.000         3.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_296_63_g1122/Y                                                                               23.000        20.000         3.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_296_63_g1122/Y                                                                               23.000        20.000         3.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_296_63_g1122/Y                                                                               23.000        20.000         3.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_296_63_g1122/Y                                                                               23.000        20.000         3.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_296_63_g1122/Y                                                                               23.000        20.000         3.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_296_63_g1122/Y                                                                               23.000        20.000         3.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_296_63_g1122/Y                                                                               23.000        20.000         3.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_296_63_g1122/Y                                                                               23.000        20.000         3.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_296_63_g1122/Y                                                                               23.000        20.000         3.000
lp_riscv/g122629/Y                                                                                                                      23.000        20.000         3.000
lp_riscv/g122629/Y                                                                                                                      23.000        20.000         3.000
lp_riscv/g122629/Y                                                                                                                      23.000        20.000         3.000
lp_riscv/g122629/Y                                                                                                                      23.000        20.000         3.000
lp_riscv/g122629/Y                                                                                                                      23.000        20.000         3.000
lp_riscv/g122629/Y                                                                                                                      23.000        20.000         3.000
lp_riscv/g122629/Y                                                                                                                      23.000        20.000         3.000
lp_riscv/g122629/Y                                                                                                                      23.000        20.000         3.000
lp_riscv/g122629/Y                                                                                                                      23.000        20.000         3.000
lp_riscv/g122629/Y                                                                                                                      23.000        20.000         3.000
lp_riscv/g122629/Y                                                                                                                      23.000        20.000         3.000
lp_riscv/g122629/Y                                                                                                                      23.000        20.000         3.000
lp_riscv/g122629/Y                                                                                                                      23.000        20.000         3.000
lp_riscv/g122629/Y                                                                                                                      23.000        20.000         3.000
lp_riscv/g122629/Y                                                                                                                      23.000        20.000         3.000
lp_riscv/g122629/Y                                                                                                                      23.000        20.000         3.000
lp_riscv/g122629/Y                                                                                                                      23.000        20.000         3.000
lp_riscv/g122629/Y                                                                                                                      23.000        20.000         3.000
lp_riscv/g122629/Y                                                                                                                      23.000        20.000         3.000
lp_riscv/g122629/Y                                                                                                                      23.000        20.000         3.000
lp_riscv/g122629/Y                                                                                                                      23.000        20.000         3.000
lp_riscv/g122629/Y                                                                                                                      23.000        20.000         3.000
lp_riscv/g122629/Y                                                                                                                      23.000        20.000         3.000
lp_riscv/g122629/Y                                                                                                                      23.000        20.000         3.000
lp_riscv/g77137/Y                                                                                                                       23.000        20.000         3.000
lp_riscv/g77137/Y                                                                                                                       23.000        20.000         3.000
lp_riscv/g77137/Y                                                                                                                       23.000        20.000         3.000
lp_riscv/g77137/Y                                                                                                                       23.000        20.000         3.000
lp_riscv/g77137/Y                                                                                                                       23.000        20.000         3.000
lp_riscv/g77137/Y                                                                                                                       23.000        20.000         3.000
lp_riscv/g77137/Y                                                                                                                       23.000        20.000         3.000
lp_riscv/g77137/Y                                                                                                                       23.000        20.000         3.000
lp_riscv/g77137/Y                                                                                                                       23.000        20.000         3.000
lp_riscv/g77137/Y                                                                                                                       23.000        20.000         3.000
lp_riscv/g77137/Y                                                                                                                       23.000        20.000         3.000
lp_riscv/g77137/Y                                                                                                                       23.000        20.000         3.000
lp_riscv/g77137/Y                                                                                                                       23.000        20.000         3.000
lp_riscv/g77137/Y                                                                                                                       23.000        20.000         3.000
lp_riscv/g77137/Y                                                                                                                       23.000        20.000         3.000
lp_riscv/g77137/Y                                                                                                                       23.000        20.000         3.000
lp_riscv/g77137/Y                                                                                                                       23.000        20.000         3.000
lp_riscv/g77137/Y                                                                                                                       23.000        20.000         3.000
lp_riscv/g77137/Y                                                                                                                       23.000        20.000         3.000
lp_riscv/g77137/Y                                                                                                                       23.000        20.000         3.000
lp_riscv/g77137/Y                                                                                                                       23.000        20.000         3.000
lp_riscv/g77137/Y                                                                                                                       23.000        20.000         3.000
lp_riscv/g77137/Y                                                                                                                       23.000        20.000         3.000
lp_riscv/g77137/Y                                                                                                                       23.000        20.000         3.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[15]/Q                                                                           22.000        20.000         2.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[15]/Q                                                                           22.000        20.000         2.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[15]/Q                                                                           22.000        20.000         2.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[15]/Q                                                                           22.000        20.000         2.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[15]/Q                                                                           22.000        20.000         2.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[15]/Q                                                                           22.000        20.000         2.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[15]/Q                                                                           22.000        20.000         2.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[15]/Q                                                                           22.000        20.000         2.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[15]/Q                                                                           22.000        20.000         2.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[15]/Q                                                                           22.000        20.000         2.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[15]/Q                                                                           22.000        20.000         2.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[15]/Q                                                                           22.000        20.000         2.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[15]/Q                                                                           22.000        20.000         2.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[15]/Q                                                                           22.000        20.000         2.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[15]/Q                                                                           22.000        20.000         2.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[15]/Q                                                                           22.000        20.000         2.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[15]/Q                                                                           22.000        20.000         2.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[15]/Q                                                                           22.000        20.000         2.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[15]/Q                                                                           22.000        20.000         2.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[15]/Q                                                                           22.000        20.000         2.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[15]/Q                                                                           22.000        20.000         2.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[15]/Q                                                                           22.000        20.000         2.000
lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[15]/Q                                                                           22.000        20.000         2.000
lp_riscv/g122764/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122764/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122764/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122764/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122764/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122764/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122764/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122764/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122764/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122764/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122764/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122764/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122764/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122764/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122764/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122764/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122764/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122764/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122764/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122764/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122764/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122764/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122764/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122504/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122504/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122504/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122504/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122504/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122504/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122504/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122504/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122504/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122504/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122504/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122504/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122504/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122504/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122504/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122504/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122504/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122504/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122504/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122504/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122504/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122504/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/g122504/Y                                                                                                                      22.000        20.000         2.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_294_63_g2310/Y                                                                               22.000        20.000         2.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_294_63_g2310/Y                                                                               22.000        20.000         2.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_294_63_g2310/Y                                                                               22.000        20.000         2.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_294_63_g2310/Y                                                                               22.000        20.000         2.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_294_63_g2310/Y                                                                               22.000        20.000         2.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_294_63_g2310/Y                                                                               22.000        20.000         2.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_294_63_g2310/Y                                                                               22.000        20.000         2.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_294_63_g2310/Y                                                                               22.000        20.000         2.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_294_63_g2310/Y                                                                               22.000        20.000         2.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_294_63_g2310/Y                                                                               22.000        20.000         2.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_294_63_g2310/Y                                                                               22.000        20.000         2.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_294_63_g2310/Y                                                                               22.000        20.000         2.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_294_63_g2310/Y                                                                               22.000        20.000         2.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_294_63_g2310/Y                                                                               22.000        20.000         2.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_294_63_g2310/Y                                                                               22.000        20.000         2.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_294_63_g2310/Y                                                                               22.000        20.000         2.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_294_63_g2310/Y                                                                               22.000        20.000         2.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_294_63_g2310/Y                                                                               22.000        20.000         2.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_294_63_g2310/Y                                                                               22.000        20.000         2.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_294_63_g2310/Y                                                                               22.000        20.000         2.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_294_63_g2310/Y                                                                               22.000        20.000         2.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_294_63_g2310/Y                                                                               22.000        20.000         2.000
lp_riscv/i_riscv_core_ex_stage_i_alu_i_srl_294_63_g2310/Y                                                                               22.000        20.000         2.000
lp_riscv/i_riscv_core_id_stage_i_alu_operator_ex_o_reg[1]/Q                                                                             21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_alu_operator_ex_o_reg[1]/Q                                                                             21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_alu_operator_ex_o_reg[1]/Q                                                                             21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_alu_operator_ex_o_reg[1]/Q                                                                             21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_alu_operator_ex_o_reg[1]/Q                                                                             21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_alu_operator_ex_o_reg[1]/Q                                                                             21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_alu_operator_ex_o_reg[1]/Q                                                                             21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_alu_operator_ex_o_reg[1]/Q                                                                             21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_alu_operator_ex_o_reg[1]/Q                                                                             21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_alu_operator_ex_o_reg[1]/Q                                                                             21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_alu_operator_ex_o_reg[1]/Q                                                                             21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_alu_operator_ex_o_reg[1]/Q                                                                             21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_alu_operator_ex_o_reg[1]/Q                                                                             21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_alu_operator_ex_o_reg[1]/Q                                                                             21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_alu_operator_ex_o_reg[1]/Q                                                                             21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_alu_operator_ex_o_reg[1]/Q                                                                             21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_alu_operator_ex_o_reg[1]/Q                                                                             21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_alu_operator_ex_o_reg[1]/Q                                                                             21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_alu_operator_ex_o_reg[1]/Q                                                                             21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_alu_operator_ex_o_reg[1]/Q                                                                             21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_alu_operator_ex_o_reg[1]/Q                                                                             21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_alu_operator_ex_o_reg[1]/Q                                                                             21.000        20.000         1.000
lp_riscv/g71206/Y                                                                                                                       21.000        20.000         1.000
lp_riscv/g71206/Y                                                                                                                       21.000        20.000         1.000
lp_riscv/g71206/Y                                                                                                                       21.000        20.000         1.000
lp_riscv/g71206/Y                                                                                                                       21.000        20.000         1.000
lp_riscv/g71206/Y                                                                                                                       21.000        20.000         1.000
lp_riscv/g71206/Y                                                                                                                       21.000        20.000         1.000
lp_riscv/g71206/Y                                                                                                                       21.000        20.000         1.000
lp_riscv/g71206/Y                                                                                                                       21.000        20.000         1.000
lp_riscv/g71206/Y                                                                                                                       21.000        20.000         1.000
lp_riscv/g71206/Y                                                                                                                       21.000        20.000         1.000
lp_riscv/g71206/Y                                                                                                                       21.000        20.000         1.000
lp_riscv/g71206/Y                                                                                                                       21.000        20.000         1.000
lp_riscv/g71206/Y                                                                                                                       21.000        20.000         1.000
lp_riscv/g71206/Y                                                                                                                       21.000        20.000         1.000
lp_riscv/g71206/Y                                                                                                                       21.000        20.000         1.000
lp_riscv/g71206/Y                                                                                                                       21.000        20.000         1.000
lp_riscv/g71206/Y                                                                                                                       21.000        20.000         1.000
lp_riscv/g71206/Y                                                                                                                       21.000        20.000         1.000
lp_riscv/g71206/Y                                                                                                                       21.000        20.000         1.000
lp_riscv/g71206/Y                                                                                                                       21.000        20.000         1.000
lp_riscv/g71206/Y                                                                                                                       21.000        20.000         1.000
lp_riscv/g71206/Y                                                                                                                       21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_bmask_a_ex_o_reg[2]/Q                                                                                  21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_bmask_a_ex_o_reg[2]/Q                                                                                  21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_bmask_a_ex_o_reg[2]/Q                                                                                  21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_bmask_a_ex_o_reg[2]/Q                                                                                  21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_bmask_a_ex_o_reg[2]/Q                                                                                  21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_bmask_a_ex_o_reg[2]/Q                                                                                  21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_bmask_a_ex_o_reg[2]/Q                                                                                  21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_bmask_a_ex_o_reg[2]/Q                                                                                  21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_bmask_a_ex_o_reg[2]/Q                                                                                  21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_bmask_a_ex_o_reg[2]/Q                                                                                  21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_bmask_a_ex_o_reg[2]/Q                                                                                  21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_bmask_a_ex_o_reg[2]/Q                                                                                  21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_bmask_a_ex_o_reg[2]/Q                                                                                  21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_bmask_a_ex_o_reg[2]/Q                                                                                  21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_bmask_a_ex_o_reg[2]/Q                                                                                  21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_bmask_a_ex_o_reg[2]/Q                                                                                  21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_bmask_a_ex_o_reg[2]/Q                                                                                  21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_bmask_a_ex_o_reg[2]/Q                                                                                  21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_bmask_a_ex_o_reg[2]/Q                                                                                  21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_bmask_a_ex_o_reg[2]/Q                                                                                  21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_bmask_a_ex_o_reg[2]/Q                                                                                  21.000        20.000         1.000
lp_riscv/i_riscv_core_id_stage_i_bmask_a_ex_o_reg[2]/Q                                                                                  21.000        20.000         1.000




ENICSINFO: report_dp
--------------------
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
Command: report datapath 
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Feb 12 2025  09:18:35 am
  Module:                 lp_riscv_top
  Operating conditions:   ss_typical_max_0p90v_125c (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================


      Type        CellArea  Percentage 
---------------------------------------
datapath modules       0.00       0.00 
external muxes         0.00       0.00 
others           1953423.65     100.00 
---------------------------------------
total            1953423.65     100.00 

Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.

ENICSINFO: report_qor
---------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Feb 12 2025  09:18:35 am
  Module:                 lp_riscv_top
  Operating conditions:   ss_typical_max_0p90v_125c (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================

Timing
--------

Clock Period 
-------------
CLK   6300.0 


        Cost          Critical         Violating 
       Group         Path Slack  TNS     Paths   
-------------------------------------------------
cg_enable_group_CLK      1428.1   0.0          0 
CLK                      2886.6   0.0          0 
default                No paths   0.0            
in2out                 No paths   0.0            
in2reg                   1080.4   0.0          0 
reg2out                  1919.6   0.0          0 
reg2reg                     0.4   0.0          0 
-------------------------------------------------
Total                             0.0          0 

Instance Count
--------------
Leaf Instance Count             22561 
Physical Instance count             0 
Sequential Instance Count        2247 
Combinational Instance Count    20314 
Hierarchical Instance Count        67 

Area
----
Cell Area                          1953423.647
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    1953423.647
Net Area                           0.000
Total Area (Cell+Physical+Net)     1953423.647

Max Fanout                         423 (lp_riscv/RC_CG_HIER_INST0/test)
Min Fanout                         0 (rst_n_to_core)
Average Fanout                     2.7
Terms to net ratio                 3.7600
Terms to instance ratio            3.8803
Runtime                            528.4228199999999 seconds
Elapsed Runtime                    578 seconds
Genus peak memory usage            6895.97 
Innovus peak memory usage          no_value 
Hostname                           ip-10-70-165-27.il-central-1.compute.internal
@genus:root: 102> 
@genus:root: 102> #############################
@genus:root: 103> #   Exporting the Design
@genus:root: 104> #############################
@genus:root: 105> enics_start_stage "export_design"
*************************************************
*************************************************
**   ENICSINFO: Starting stage export_design   **
*************************************************
*************************************************
ENICSINFO: Current time is: 12/02/2025 09:18
  Setting attribute of root '/': 'opt_new_inst_prefix' = export_design_opt_inst_
  Setting attribute of root '/': 'opt_new_net_prefix' = export_design_opt_inst_
ENICSINFO: ----------------------------------
@genus:root: 106> enics_message "Exporting the design Database to $design(postsyn_db_base_name)"
ENICSINFO: Exporting the design Database to /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/post_synth/lp_riscv_top
@genus:root: 107> write_design -base_name $design(postsyn_db_base_name) -innovus -db
Warning : This command option will be obsolete in a next major release. [TUI-42]
        : option: '-db'
        : OBSOLETE write out Innovus DB file by invoking Innovus. This option can ONLY be used when '-innovus' is also used. Use 'write_db -common' for exchange with Innovus.
Warning : This command will be obsolete in a next major release. [TUI-37]
        : Option '-innovus' is being obsoleted. Use 'write_db -common' for saving design databases to operate with other Cadence tools. Use 'write_design' in future releases for saving files for operations with non-Cadence tools.

Warning : This command will be obsolete in a next major release. [TUI-37]
        : Option '-db' is being obsoleted. Use 'write_db -common' for saving design databases to operate with other Cadence tools. Use 'write_design' in future releases for saving files for operations with non-Cadence tools.

(write_design): Writing Innovus content. Constraint interface is: 'mmmc2'
(write_design): Writing Genus content. Constraint interface is 'smsc'
Exporting design data for 'lp_riscv_top' to /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/post_synth/lp_riscv_top...
%# Begin write_design (02/12 09:18:37, mem=5651.73M)
Info    : Generating design database. [PHYS-90]
        : Writing netlist: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/post_synth/lp_riscv_top.v
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/post_synth/lp_riscv_top.metrics.json
Warning : Detected a logic abstract in the design. [VRO-14]
        : The name of the logic abstract module is 'PCORNER'.
Info    : Generating design database. [PHYS-90]
        : Writing write_script: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/post_synth/lp_riscv_top.g
Info    : Generating design database. [PHYS-90]
        : Writing common preserve file for dont_touch and dont_use attribute settings across multiple objects, to be passed to Innovus: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/post_synth/lp_riscv_top.preserve.tcl
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode multi-corner file: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/post_synth/lp_riscv_top.mmmc.tcl
No loop breaker instances found (cdn_loop_breaker).
File /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/post_synth/lp_riscv_top.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:03).
Info: file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/post_synth/lp_riscv_top.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/post_synth/lp_riscv_top.default_emulate_constraint_mode.sdc has been written
Info    : Generating design database. [PHYS-90]
        : Writing Innovus mode: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/post_synth/lp_riscv_top.mode
Info    : Innovus executable found. [INVS-8] [launch_innovus]
        : Using the Innovus executable specified by the user path (/tools/cadence/INNOVUS/21.15/tools/bin/innovus)
        : The specified Innovus executable will be used for the Innovus batch jobs.
Info    : Generating design database. [PHYS-90]
        : Writing Timing Derate file: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/post_synth/lp_riscv_top.derate.tcl
Info    : Generating design database. [PHYS-90]
        : Writing NDR and minimum layer data files: '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/post_synth/lp_riscv_top.ndr.tcl' and '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/post_synth/lp_riscv_top.min_layer'

Number of user defined NDR nets found: 0

Number of NDR nets found: 0
Number of nets with minimum layer assignments: 0

Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Genus: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/post_synth/lp_riscv_top.genus_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Innovus: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/post_synth/lp_riscv_top.invs_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Innovus setup file: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/post_synth/lp_riscv_top.invs_setup.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Genus(TM) Synthesis Solution setup file: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/post_synth/lp_riscv_top.genus_setup.tcl
** To load the database source /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/post_synth/lp_riscv_top.invs_setup.tcl in an Innovus session.
** To load the database source /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/post_synth/lp_riscv_top.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'lp_riscv_top' (command execution time mm:ss cpu = 00:04, real = 00:14).
.
%# End write_design (02/12 09:18:51, total cpu=08:00:04, real=08:00:14, peak res=2322.70M, current mem=5654.73M)

Writing out Innovus DB by invoking Innovus...
%# Begin launch_innovus (02/12 09:18:51, mem=5654.73M)
Info    : An Innovus license will be checked out. [INVS-21] [launch_innovus]
        : A license will be checked out for the Innovus batch job. The license will be checked in when the job is finished.
Launching batch session (02/12/2025 09:18:51)...

Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
Options:	-init /project/tsmc65/users/saridav/ws/DVD25/hw7/dbs/post_synth/lp_riscv_top.write_invs_db.tcl -nowin -nolog -execute set_db source_verbose false -stylus 
Date:		Wed Feb 12 09:18:52 2025
Host:		ip-10-70-165-27.il-central-1.compute.internal (x86_64 w/Linux 4.14.355-275.570.amzn2.x86_64) (1core*2cpus*Intel(R) Xeon(R) Platinum 8375C CPU @ 2.90GHz 55296KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		[09:18:52.019913] Configured Lic search path (21.01-s002): 5280@ip-10-70-133-150.il-central-1.compute.internal

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.


Create and set the environment variable TMPDIR to /tmp/genus_temp_933_ip-10-70-165-27.il-central-1.compute.internal_saridav_GJsE95/innovus_temp_3294_ip-10-70-165-27.il-central-1.compute.internal_saridav_izzUQE.

The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.

**INFO:  MMMC transition support version v31-84 

[INFO] Loading PVS 23.11 fill procedures
**WARN: Tk package not loaded. The PVS fill DRC monitor is disabled.
#@ Processing -execute option
@innovus 1> set_db source_verbose false
#@ Processing -files option
@innovus 2> source /project/tsmc65/users/saridav/ws/DVD25/hw7/dbs/post_synth/lp_riscv_top.write_invs_db.tcl
Checking Innovus major version against Genus expectations ...
%# Begin Genus to Innovus Setup (02/12 09:19:16)
Reading default_emulate_libset_max timing library '/tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE9_A9TR'. The cell will only be used for analysis. (File /tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE8_A9TR'. The cell will only be used for analysis. (File /tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE65_A9TR'. The cell will only be used for analysis. (File /tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE32_A9TR'. The cell will only be used for analysis. (File /tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE17_A9TR'. The cell will only be used for analysis. (File /tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE128_A9TR'. The cell will only be used for analysis. (File /tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP8_A9TR'. The cell will only be used for analysis. (File /tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP6_A9TR'. The cell will only be used for analysis. (File /tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP65_A9TR'. The cell will only be used for analysis. (File /tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP32_A9TR'. The cell will only be used for analysis. (File /tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP17_A9TR'. The cell will only be used for analysis. (File /tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP128_A9TR'. The cell will only be used for analysis. (File /tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILL25CAPTIE61_A9TR'. The cell will only be used for analysis. (File /tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILL25CAPTIE31_A9TR'. The cell will only be used for analysis. (File /tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILL25CAPTIE14_A9TR'. The cell will only be used for analysis. (File /tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILL25CAPTIE127_A9TR'. The cell will only be used for analysis. (File /tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILL25CAPTIE11_A9TR'. The cell will only be used for analysis. (File /tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILL25CAP9_A9TR'. The cell will only be used for analysis. (File /tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILL25CAP61_A9TR'. The cell will only be used for analysis. (File /tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILL25CAP31_A9TR'. The cell will only be used for analysis. (File /tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib)
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 949 cells in library 'sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c' 
Reading default_emulate_libset_max timing library '/tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib' ...
Read 949 cells in library 'sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c' 
Reading default_emulate_libset_max timing library '/tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib' ...
Read 949 cells in library 'sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c' 
Reading default_emulate_libset_max timing library '/project/tsmc65/users/saridav/ws/DVD25/hw7/mem_gen/SP_32768X32/M32/sp_hde_32768_m32_ss_1p08v_1p08v_125c.lib' ...
Read 1 cells in library 'USERLIB_ss_1p08v_1p08v_125c' 
Reading default_emulate_libset_max timing library '/project/tsmc65/users/saridav/ws/DVD25/hw7/mem_gen/SP_16384X32/M32/sp_hde_16384_m32_ss_1p08v_1p08v_125c.lib' ...
**WARN: (TECHLIB-459):	Appending library 'USERLIB_ss_1p08v_1p08v_125c' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /project/tsmc65/users/saridav/ws/DVD25/hw7/mem_gen/SP_16384X32/M32/sp_hde_16384_m32_ss_1p08v_1p08v_125c.lib)
Read 1 cells in library 'USERLIB_ss_1p08v_1p08v_125c' 
Reading default_emulate_libset_max timing library '/tech/tsmc/65LP/dig_libs/ARM_FEONLY/TSMCHOME_fe/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib' ...
Read 47 cells in library 'tpdn65lpnv2od3wc' 
#% Begin Load netlist data ... (date=02/12 09:19:22, mem=901.4M)
*** Begin netlist parsing (mem=4622.1M) ***
Created 2896 new cells from 5 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/post_synth/lp_riscv_top.v'

*** Memory Usage v#1 (Current mem = 4622.074M, initial mem = 1492.215M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:01.0, mem=4622.1M) ***
#% End Load netlist data ... (date=02/12 09:19:23, total cpu=0:00:00.3, real=0:00:01.0, peak res=991.4M, current mem=991.4M)
Top level cell is lp_riscv_top.
Hooked 2896 DB cells to tlib cells.
1 empty module found.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell lp_riscv_top ...
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'PCORNER' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
*** Netlist is NOT unique.
**WARN: (IMPTRN-1100):	Cannot determine standard cell height.  Assume it 10 IGU.
**WARN: (IMPTRN-1101):	Could not determine power-rail locations in cells. Use default value GNDOnBtm.
**ERROR: (IMPREPO-102):	Instance i_ioring/i_CLK of the cell PDDW1216SCDG has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
**ERROR: (IMPREPO-102):	Instance i_ioring/i_CLOCK_EN of the cell PDDW1216SCDG has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
**ERROR: (IMPREPO-102):	Instance i_ioring/i_DONE_FLAG of the cell PDUW1216SCDG has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
**ERROR: (IMPREPO-102):	Instance i_ioring/i_EXT_PERF_COUNTERS_0 of the cell PDDW1216SCDG has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
**ERROR: (IMPREPO-102):	Instance i_ioring/i_EXT_PERF_COUNTERS_1 of the cell PDDW1216SCDG has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
**ERROR: (IMPREPO-102):	Instance i_ioring/i_EXT_PERF_COUNTERS_2 of the cell PDDW1216SCDG has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
**ERROR: (IMPREPO-102):	Instance i_ioring/i_EXT_PERF_COUNTERS_3 of the cell PDDW1216SCDG has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
**ERROR: (IMPREPO-102):	Instance i_ioring/i_EXT_PERF_COUNTERS_4 of the cell PDDW1216SCDG has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
**ERROR: (IMPREPO-102):	Instance i_ioring/i_EXT_PERF_COUNTERS_5 of the cell PDDW1216SCDG has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
**ERROR: (IMPREPO-102):	Instance i_ioring/i_EXT_PERF_COUNTERS_6 of the cell PDDW1216SCDG has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
**ERROR: (IMPREPO-102):	Instance i_ioring/i_EXT_PERF_COUNTERS_7 of the cell PDDW1216SCDG has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
**ERROR: (IMPREPO-102):	Instance i_ioring/i_EXT_PERF_COUNTERS_8 of the cell PDDW1216SCDG has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
**ERROR: (IMPREPO-102):	Instance i_ioring/i_EXT_PERF_COUNTERS_9 of the cell PDDW1216SCDG has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
**ERROR: (IMPREPO-102):	Instance i_ioring/i_EXT_PERF_COUNTERS_10 of the cell PDDW1216SCDG has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
**ERROR: (IMPREPO-102):	Instance i_ioring/i_EXT_PERF_COUNTERS_11 of the cell PDDW1216SCDG has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
**ERROR: (IMPREPO-102):	Instance i_ioring/i_EXT_PERF_COUNTERS_12 of the cell PDDW1216SCDG has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
**ERROR: (IMPREPO-102):	Instance i_ioring/i_EXT_PERF_COUNTERS_13 of the cell PDDW1216SCDG has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
**ERROR: (IMPREPO-102):	Instance i_ioring/i_EXT_PERF_COUNTERS_14 of the cell PDDW1216SCDG has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
**ERROR: (IMPREPO-102):	Instance i_ioring/i_EXT_PERF_COUNTERS_15 of the cell PDDW1216SCDG has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
**ERROR: (IMPREPO-102):	Instance i_ioring/i_FETCH_EN of the cell PDDW1216SCDG has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
**WARN: (EMS-27):	Message (IMPREPO-102) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
** info: there are 2961 modules.
** info: there are 22561 stdCell insts.
**ERROR: (IMPREPO-103):	There are 22561 instances (335 cells) with no dimension defined.

*** Memory Usage v#1 (Current mem = 4682.988M, initial mem = 1492.215M) ***
**ERROR: (IMPFP-1594):	No site specified. Check the LEF/OA file to make sure a site is specified for core cell.
Type 'man IMPFP-1594' for more detail.
**ERROR: (IMPSYC-1595):	No row created.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/post_synth/lp_riscv_top.default_emulate_constraint_mode.sdc' ...
Current (total cpu=0:00:23.1, real=0:00:32.0, peak res=1257.8M, current mem=1219.5M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/post_synth/lp_riscv_top.default_emulate_constraint_mode.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/post_synth/lp_riscv_top.default_emulate_constraint_mode.sdc, Line 10).

lp_riscv_top
INFO (CTE): Reading of timing constraints file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/post_synth/lp_riscv_top.default_emulate_constraint_mode.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1261.9M, current mem=1261.9M)
Current (total cpu=0:00:23.2, real=0:00:32.0, peak res=1261.9M, current mem=1261.9M)
Total number of combinational cells: 0
Total number of sequential cells: 0
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers:
Total number of usable buffers: 0
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters:
Total number of usable inverters: 0
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
**WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
Type 'man IMPOPT-3000' for more detail.
**WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
Type 'man IMPOPT-3001' for more detail.
%# Begin ::rcp::silent_eval (02/12 09:19:24, mem=4981.09M)
%# End ::rcp::silent_eval (02/12 09:19:25, total cpu=08:00:00, real=08:00:01, peak res=1264.90M, current mem=4981.09M)
(lp_riscv_top.mode_attributes.taf.gz): Summary count of attributes that could be applied
could_apply(design_process_node)          = 1
could_apply(opt_new_inst_prefix)          = 1
could_apply(opt_new_net_prefix)           = 1
could_apply(route_design_with_via_in_pin) = 1
could_apply(timing_report_fields)         = 1

[lp_riscv_top.mode_attributes.taf.gz]: applied 5 attributes with 0 problems.
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[lp_riscv_top.inst_attributes.taf.gz]: empty.
%# Begin rcp::load_min_layer_file (02/12 09:19:25, mem=4982.09M)
Read 0 nets
%# End rcp::load_min_layer_file (02/12 09:19:25, total cpu=08:00:00, real=08:00:00, peak res=1264.90M, current mem=4982.09M)
%# End Genus to Innovus Setup (02/12 09:19:25, real=08:00:09)
#% Begin save design ... (date=02/12 09:19:25, mem=1261.4M)
% Begin Save ccopt configuration ... (date=02/12 09:19:25, mem=1261.4M)
% End Save ccopt configuration ... (date=02/12 09:19:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1264.4M, current mem=1264.4M)
% Begin Save netlist data ... (date=02/12 09:19:25, mem=1264.4M)
Writing Binary DB to /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/post_synth/lp_riscv_top.stylus.enc.tmp/lp_riscv_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/12 09:19:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=1269.0M, current mem=1266.4M)
Saving symbol-table file ...
Saving congestion map file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/post_synth/lp_riscv_top.stylus.enc.tmp/lp_riscv_top.route.congmap.gz ...
% Begin Save AAE data ... (date=02/12 09:19:26, mem=1267.3M)
Saving AAE Data ...
% End Save AAE data ... (date=02/12 09:19:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1267.7M, current mem=1267.7M)
Saving preference file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/post_synth/lp_riscv_top.stylus.enc.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=02/12 09:19:27, mem=1275.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/12 09:19:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1278.3M, current mem=1278.3M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/12 09:19:27, mem=1278.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/12 09:19:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1279.1M, current mem=1279.1M)
% Begin Save routing data ... (date=02/12 09:19:27, mem=1279.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=4986.6M) ***
% End Save routing data ... (date=02/12 09:19:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1279.4M, current mem=1279.4M)
Saving property file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/post_synth/lp_riscv_top.stylus.enc.tmp/lp_riscv_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4989.6M) ***
Library not in memory.
% Begin Save power constraints data ... (date=02/12 09:19:28, mem=1283.0M)
% End Save power constraints data ... (date=02/12 09:19:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1283.0M, current mem=1283.0M)
Generated self-contained design lp_riscv_top.stylus.enc.tmp
#% End save design ... (date=02/12 09:19:28, total cpu=0:00:01.3, real=0:00:03.0, peak res=1305.8M, current mem=1286.1M)
*** Message Summary: 0 warning(s), 0 error(s)


*** Memory Usage v#1 (Current mem = 5014.863M, initial mem = 1492.215M) ***
*** Message Summary: 90 warning(s), 22564 error(s)

--- Ending "Innovus" (totcpu=0:00:24.8, real=0:00:36.0, mem=5014.9M) ---


Finished batch session (command execution time: real mm:ss 00:38).
%# End launch_innovus (02/12 09:19:29, total cpu=08:00:00, real=08:00:38, peak res=2983.40M, current mem=5654.73M)
Innovus DB successfully written out in directory - /project/tsmc65/users/saridav/ws/DVD25/hw7/dbs/post_synth
@genus:root: 108> enics_message "Writing the post synthesis netlist to $design(postsyn_netlist)"
ENICSINFO: Writing the post synthesis netlist to /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/lp_riscv_top.postsyn.v
@genus:root: 109> write_hdl > $design(postsyn_netlist)
Warning : Detected a logic abstract in the design. [VRO-14]
        : The name of the logic abstract module is 'PCORNER'.
@genus:root: 110> enics_message "Writing the post synthesis SDF"
ENICSINFO: Writing the post synthesis SDF
@genus:root: 111> mkdir -pv $design(export_dir)/post_synth
@genus:root: 112> write_sdf > $design(postsyn_sdf)
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
@genus:root: 113> quit

Lic Summary:
[09:53:44.283864] Cdslmd servers: ip-10-70-133-150
[09:53:44.283923] Feature usage summary:
[09:53:44.283923] Genus_Synthesis

Normal exit.