## ğŸ‘‹ Hi, I'm Adriel

Computer Engineering student focused on **SoC architecture, RTL design, and low-level systems development**.  
I work mainly with **SystemVerilog, FPGA-based design, C/C++, and Linux**.

---

## ğŸ§  Technical Focus

- ğŸ§© SoC Architecture & Computer Architecture
- âš™ï¸ RTL Design & Functional Verification (SystemVerilog)
- ğŸ§ª FPGA-Based Digital Systems
- ğŸ§µ Hardwareâ€“Software Co-Design
- ğŸ§ Low-Level Systems Programming (Linux, C/C++)

---

## ğŸ› ï¸ Tools & Technologies

| Category | Stack |
|--------|-------|
| RTL & HW | SystemVerilog, FPGA, ModelSim, Quartus |
| Systems | C, C++, Linux |
| Software | Python |
| Tooling | Git, CMake |

---

## ğŸš€ Featured Projects

### ğŸ”¹ Computer Engineering Recap (C++)
Modular simulation framework for computer architecture concepts including CPU pipelines, TLP processors, and cache systems.  
ğŸ‘‰ `C++ Â· Computer Architecture Â· Simulation`

### ğŸ”¹ Full-Stack Compiler & Runtime
End-to-end compiler with frontend, IR, backend, and runtime system.  
ğŸ‘‰ `Python Â· Compilers Â· LLVM-like pipeline`

### ğŸ”¹ FPGA Digital System (SystemVerilog)
FPGA-based system with VGA output, UART communication, and Scrum-based teamwork.  
ğŸ‘‰ `SystemVerilog Â· FPGA Â· RTL Verification`

---

## ğŸ“Š GitHub Stats

![Adriel's GitHub stats](https://github-readme-stats.vercel.app/api?username=Adriel23456&show_icons=true&theme=dark)

![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=Adriel23456&layout=compact&theme=dark)
