

================================================================
== Vivado HLS Report for 'CopImage220'
================================================================
* Date:           Sat Jun  4 16:23:25 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Sobel_SkLines
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.676|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_i)
3 --> 
	3  / (tmp_i_160)
	2  / (!tmp_i_160)

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %WIDTH, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %HEIGHT, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.83ns)   --->   "%HEIGHT_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %HEIGHT)"   --->   Operation 8 'read' 'HEIGHT_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (1.83ns)   --->   "%WIDTH_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %WIDTH)"   --->   Operation 9 'read' 'WIDTH_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.65ns)   --->   "br label %.loopexit" [Sobel_SkLines/src/CopImage.cpp:18]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.28>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_i = phi i31 [ 0, %entry ], [ %i, %.loopexit.loopexit ]"   --->   Operation 11 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_cast_i = zext i31 %i_i to i32" [Sobel_SkLines/src/CopImage.cpp:18]   --->   Operation 12 'zext' 'i_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.99ns)   --->   "%tmp_i = icmp slt i32 %i_cast_i, %HEIGHT_read" [Sobel_SkLines/src/CopImage.cpp:18]   --->   Operation 13 'icmp' 'tmp_i' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.00ns)   --->   "%i = add i31 %i_i, 1" [Sobel_SkLines/src/CopImage.cpp:18]   --->   Operation 14 'add' 'i' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.preheader.i.preheader, label %.exit" [Sobel_SkLines/src/CopImage.cpp:18]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.99ns)   --->   "%tmp_115_i = icmp ugt i31 %i_i, 215" [Sobel_SkLines/src/CopImage.cpp:22]   --->   Operation 16 'icmp' 'tmp_115_i' <Predicate = (tmp_i)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.99ns)   --->   "%tmp_116_i = icmp ult i31 %i_i, 396" [Sobel_SkLines/src/CopImage.cpp:22]   --->   Operation 17 'icmp' 'tmp_116_i' <Predicate = (tmp_i)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.28ns)   --->   "%tmp1 = and i1 %tmp_115_i, %tmp_116_i" [Sobel_SkLines/src/CopImage.cpp:22]   --->   Operation 18 'and' 'tmp1' <Predicate = (tmp_i)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.65ns)   --->   "br label %.preheader.i" [Sobel_SkLines/src/CopImage.cpp:19]   --->   Operation 19 'br' <Predicate = (tmp_i)> <Delay = 0.65>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 20 'ret' <Predicate = (!tmp_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.67>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%j_i = phi i31 [ %j, %._crit_edge.i ], [ 0, %.preheader.i.preheader ]"   --->   Operation 21 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%j_cast_i = zext i31 %j_i to i32" [Sobel_SkLines/src/CopImage.cpp:19]   --->   Operation 22 'zext' 'j_cast_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.99ns)   --->   "%tmp_i_160 = icmp slt i32 %j_cast_i, %WIDTH_read" [Sobel_SkLines/src/CopImage.cpp:19]   --->   Operation 23 'icmp' 'tmp_i_160' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (1.00ns)   --->   "%j = add i31 %j_i, 1" [Sobel_SkLines/src/CopImage.cpp:19]   --->   Operation 24 'add' 'j' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %tmp_i_160, label %0, label %.loopexit.loopexit" [Sobel_SkLines/src/CopImage.cpp:19]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_51_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Sobel_SkLines/src/CopImage.cpp:21]   --->   Operation 26 'specregionbegin' 'tmp_51_i' <Predicate = (tmp_i_160)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Sobel_SkLines/src/CopImage.cpp:21]   --->   Operation 27 'specprotocol' <Predicate = (tmp_i_160)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.83ns)   --->   "%tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_V)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Sobel_SkLines/src/CopImage.cpp:21]   --->   Operation 28 'read' 'tmp' <Predicate = (tmp_i_160)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_51_i)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Sobel_SkLines/src/CopImage.cpp:21]   --->   Operation 29 'specregionend' 'empty' <Predicate = (tmp_i_160)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.99ns)   --->   "%tmp_118_i = icmp ne i31 %j_i, 0" [Sobel_SkLines/src/CopImage.cpp:22]   --->   Operation 30 'icmp' 'tmp_118_i' <Predicate = (tmp_i_160)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.99ns)   --->   "%tmp_119_i = icmp ult i31 %j_i, 291" [Sobel_SkLines/src/CopImage.cpp:22]   --->   Operation 31 'icmp' 'tmp_119_i' <Predicate = (tmp_i_160)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_121_i)   --->   "%tmp2 = and i1 %tmp_119_i, %tmp_118_i" [Sobel_SkLines/src/CopImage.cpp:22]   --->   Operation 32 'and' 'tmp2' <Predicate = (tmp_i_160)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.28ns) (out node of the LUT)   --->   "%tmp_121_i = and i1 %tmp2, %tmp1" [Sobel_SkLines/src/CopImage.cpp:22]   --->   Operation 33 'and' 'tmp_121_i' <Predicate = (tmp_i_160)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %tmp_121_i, label %1, label %._crit_edge.i" [Sobel_SkLines/src/CopImage.cpp:22]   --->   Operation 34 'br' <Predicate = (tmp_i_160)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_52_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Sobel_SkLines/src/CopImage.cpp:23]   --->   Operation 35 'specregionbegin' 'tmp_52_i' <Predicate = (tmp_i_160 & tmp_121_i)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Sobel_SkLines/src/CopImage.cpp:23]   --->   Operation 36 'specprotocol' <Predicate = (tmp_i_160 & tmp_121_i)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_data_stream_V, i8 %tmp)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Sobel_SkLines/src/CopImage.cpp:23]   --->   Operation 37 'write' <Predicate = (tmp_i_160 & tmp_121_i)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_161 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_52_i)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Sobel_SkLines/src/CopImage.cpp:23]   --->   Operation 38 'specregionend' 'empty_161' <Predicate = (tmp_i_160 & tmp_121_i)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %._crit_edge.i" [Sobel_SkLines/src/CopImage.cpp:27]   --->   Operation 39 'br' <Predicate = (tmp_i_160 & tmp_121_i)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %.preheader.i" [Sobel_SkLines/src/CopImage.cpp:19]   --->   Operation 40 'br' <Predicate = (tmp_i_160)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 41 'br' <Predicate = (!tmp_i_160)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.84ns
The critical path consists of the following:
	fifo read on port 'HEIGHT' [9]  (1.84 ns)

 <State 2>: 1.28ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Sobel_SkLines/src/CopImage.cpp:18) [13]  (0 ns)
	'icmp' operation ('tmp_115_i', Sobel_SkLines/src/CopImage.cpp:22) [19]  (0.998 ns)
	'and' operation ('tmp1', Sobel_SkLines/src/CopImage.cpp:22) [21]  (0.287 ns)

 <State 3>: 3.68ns
The critical path consists of the following:
	fifo read on port 'src_data_stream_V' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Sobel_SkLines/src/CopImage.cpp:21) [32]  (1.84 ns)
	fifo write on port 'dst_data_stream_V' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Sobel_SkLines/src/CopImage.cpp:23) [42]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
