<dec f='llvm/llvm/lib/Target/Mips/MipsSubtarget.h' l='226' type='bool llvm::MipsSubtarget::enablePostRAScheduler() const'/>
<doc f='llvm/llvm/lib/Target/Mips/MipsSubtarget.h' l='225'>/// This overrides the PostRAScheduler bit in the SchedModel for each CPU.</doc>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='208' c='_ZNK4llvm19TargetSubtargetInfo21enablePostRASchedulerEv'/>
<def f='llvm/llvm/lib/Target/Mips/MipsSubtarget.cpp' l='225' type='bool llvm::MipsSubtarget::enablePostRAScheduler() const'/>
<doc f='llvm/llvm/lib/Target/Mips/MipsSubtarget.cpp' l='224'>/// This overrides the PostRAScheduler bit in the SchedModel for any CPU.</doc>
