{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "13", "@year": "2019", "@timestamp": "2019-10-13T22:19:16.000016-04:00", "@month": "10"}, "ait:date-sort": {"@day": "01", "@year": "2013", "@month": "10"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding": [{"xocs:funding-agency-acronym": "FP7", "xocs:funding-agency": "Seventh Framework Programme", "xocs:funding-id": "287759", "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/100011102", "xocs:funding-agency-country": "http://sws.geonames.org/6695072/"}, {"xocs:funding-agency-matched-string": "FCT", "xocs:funding-agency-acronym": "FCT", "xocs:funding-agency": "Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia", "xocs:funding-id": [{"$": "FCOMP-01-0124-FEDER-022682"}, {"$": "Incentivo/EEI/UI0127/2013"}, {"$": "PEst-C/EEI/UI0127/2011"}], "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/501100001871", "xocs:funding-agency-country": "http://sws.geonames.org/2264397/"}], "xocs:funding-addon-generated-timestamp": "2021-02-04T16:44:11.966992Z", "xocs:funding-text": "The authors would like to thank Ivor Horton for his very useful comments and suggestions and Artjom Rjabov for making some experiments in EPP. This research was supported by FEDER through the Operational Program Competitiveness Factors \u2013 COMPETE and National Funds through FCT \u2013 Foundation for Science and Technology in the context of the Projects FCOMP-01-0124-FEDER-022682 (FCT reference PEst-C/EEI/UI0127/2011) and Incentivo/EEI/UI0127/2013.", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"city-group": "Aveiro 3810-193", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "Department of Electronics, Telecommunications and Informatics"}, {"$": "IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "106595303"}, {"@afid": "60024825"}], "@dptid": "106595303"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, "citation-title": "Hardware implementations of software programs based on hierarchical finite state machine models", "abstracts": "Advances in microelectronic devices have dissolved the boundary between software and hardware. Faster hardware circuits that enable significantly greater parallelism to be achieved have encouraged recent research efforts into high-performance computation in electronic systems without the direct use of processing cores. Standard multi-core processors undoubtedly introduce a number of constraints, such as pre-defined operand sizes and instruction sets, and limits on concurrency and parallelism. This paper suggests a way to convert methods and functions that are defined in a general-purpose programming language into hardware implementations. Thus, conventional programming techniques such as function hierarchy, recursion, passing arguments and returning values can be entirely implemented in hardware modules that execute within a hierarchical finite state machine with extended capabilities. The resulting circuits have been found to be faster than their software alternatives and this conclusion is confirmed by numerous experiments in a variety of application areas. \u00a9 2013 Elsevier Ltd. All rights reserved.", "correspondence": {"affiliation": {"city-group": "Aveiro 3810-193", "country": "Portugal", "@country": "prt", "organization": [{"$": "Department of Electronics, Telecommunications and Informatics"}, {"$": "IEETA"}, {"$": "University of Aveiro"}]}, "person": {"ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}}, "citation-info": {"citation-type": {"@code": "ar"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"codencode": "CPEEB", "sourcetitle-abbrev": "Comput Electr Eng", "@country": "gbr", "issn": {"$": "00457906", "@type": "print"}, "volisspag": {"voliss": {"@volume": "39", "@issue": "7"}, "pagerange": {"@first": "2145", "@last": "2160"}}, "@type": "j", "publicationyear": {"@first": "2013"}, "sourcetitle": "Computers and Electrical Engineering", "@srcid": "18159", "publicationdate": {"month": "10", "year": "2013", "date-text": {"@xfab-added": "true", "$": "October 2013"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"classification-code": "605", "classification-description": "Small Tools and Hardware"}, {"classification-code": "713", "classification-description": "Electronic Circuits"}, {"classification-code": "714", "classification-description": "Electronic Components and Tubes"}, {"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}, {"classification-code": "723.1", "classification-description": "Computer Programming"}]}, {"@type": "GEOCLASS", "classification": {"classification-code": "Related Topics"}}, {"@type": "ASJC", "classification": [{"$": "2207"}, {"$": "1700"}, {"$": "2208"}]}, {"@type": "SUBJABBR", "classification": [{"$": "ENGI"}, {"$": "COMP"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2013 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "20", "@year": "2013", "@month": "08"}}, "itemidlist": {"itemid": [{"$": "52736177", "@idtype": "PUI"}, {"$": "20134316875522", "@idtype": "CPX"}, {"$": "84885601459", "@idtype": "SCP"}, {"$": "84885601459", "@idtype": "SGR"}], "ce:pii": "S0045790613002048", "ce:doi": "10.1016/j.compeleceng.2013.07.019"}}, "tail": {"bibliography": {"@refcount": "25", "reference": [{"ref-fulltext": "M. Santarini Zynq-7000 EPP sets stage for new era of innovations Xcell J 75 2011 [second quarter]", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Zynq-7000 EPP sets stage for new era of innovations"}, "refd-itemidlist": {"itemid": {"$": "84863053015", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@issue": "75"}}, "ref-text": "[second quarter]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Santarini", "ce:indexed-name": "Santarini M."}]}, "ref-sourcetitle": "Xcell J"}}, {"ref-fulltext": "Skliarova I, Sklyarov V. Recursion in reconfigurable computing: a survey of implementation approaches. In: Proceedings of the 19th international conference on field-programmable logic and applications - FPL'2009, 2009. p. 224-9.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Recursion in reconfigurable computing: A survey of implementation approaches"}, "refd-itemidlist": {"itemid": {"$": "70449926237", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "224", "@last": "229"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proceedings of the 19th International Conference on Field-programmable Logic and Applications - FPL'2009"}}, {"ref-fulltext": "Estrin G. Organization of computer systems - the fixed plus variable structure computer. In: Proceedings of western joint IRE-AIEE-ACM computer conference, 1960. p. 33-40.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "1960"}, "ref-title": {"ref-titletext": "Organization of computer systems - The fixed plus variable structure computer"}, "refd-itemidlist": {"itemid": {"$": "84959101495", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "33", "@last": "40"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Estrin", "ce:indexed-name": "Estrin G."}]}, "ref-sourcetitle": "Proceedings of Western Joint IRE-AIEE-ACM Computer Conference"}}, {"ref-fulltext": "Villarreal JR, Park A, Najjar WA, Halstead R. Designing modular hardware accelerators in C with ROCCC 2.0. In: Proceedings of the 18th annual international IEEE symposium on field-programmable custom computing machines - FCCM 2010, 2010. p. 127-34.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Designing modular hardware accelerators in C with ROCCC 2.0"}, "refd-itemidlist": {"itemid": {"$": "77954298772", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "127", "@last": "134"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.R.", "@_fa": "true", "ce:surname": "Villarreal", "ce:indexed-name": "Villarreal J.R."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Park", "ce:indexed-name": "Park A."}, {"@seq": "3", "ce:initials": "W.A.", "@_fa": "true", "ce:surname": "Najjar", "ce:indexed-name": "Najjar W.A."}, {"@seq": "4", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Halstead", "ce:indexed-name": "Halstead R."}]}, "ref-sourcetitle": "Proceedings of the 18th Annual International IEEE Symposium on Field-programmable Custom Computing Machines - FCCM 2010"}}, {"ref-fulltext": "K. Latif, A. Aziz, and A. Mahboob Optimal utilization of available reconfigurable hardware resources Comput Electr Eng 37 6 2011 1043 1057", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Optimal utilization of available reconfigurable hardware resources"}, "refd-itemidlist": {"itemid": {"$": "82655172411", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "37", "@issue": "6"}, "pagerange": {"@first": "1043", "@last": "1057"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Latif", "ce:indexed-name": "Latif K."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Aziz", "ce:indexed-name": "Aziz A."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Mahboob", "ce:indexed-name": "Mahboob A."}]}, "ref-sourcetitle": "Comput Electr Eng"}}, {"ref-fulltext": "S.M. Aziz A cycle-accurate transaction level SystemC model for a serial communication bus Comput Electr Eng 35 5 2009 790 802", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "A cycle-accurate transaction level SystemC model for a serial communication bus"}, "refd-itemidlist": {"itemid": {"$": "67849101679", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "35", "@issue": "5"}, "pagerange": {"@first": "790", "@last": "802"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.M.", "@_fa": "true", "ce:surname": "Aziz", "ce:indexed-name": "Aziz S.M."}]}, "ref-sourcetitle": "Comput Electr Eng"}}, {"ref-fulltext": "M. Sabaei, M. Dehghan, K. Faez, and M. Ahmadi A VHDL-based HW/SW cosimulation of communication systems Comput Electr Eng 27 2001 333 343", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2001"}, "ref-title": {"ref-titletext": "A VHDL-based HW/SW cosimulation of communication systems"}, "refd-itemidlist": {"itemid": {"$": "0035400728", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "27"}, "pagerange": {"@first": "333", "@last": "343"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Sabaei", "ce:indexed-name": "Sabaei M."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Dehghan", "ce:indexed-name": "Dehghan M."}, {"@seq": "3", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Faez", "ce:indexed-name": "Faez K."}, {"@seq": "4", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Ahmadi", "ce:indexed-name": "Ahmadi M."}]}, "ref-sourcetitle": "Comput Electr Eng"}}, {"ref-fulltext": "King M, Dave N, Arvind. Automatic generation of hardware/software interfaces. In: Proceedings of XVII international conference on architectural support for programming languages and operating systems, 2012. p. 325-36.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Arvind. Automatic generation of hardware/software interfaces"}, "refd-itemidlist": {"itemid": {"$": "84858779039", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "325", "@last": "336"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "King", "ce:indexed-name": "King M."}, {"@seq": "2", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Dave", "ce:indexed-name": "Dave N."}]}, "ref-sourcetitle": "Proceedings of XVII international conference on architectural support for programming languages and operating systems"}}, {"ref-fulltext": "Z. Guo, W. Najjar, and B. Buyukkurt Efficient hardware code generation for FPGAs ACM Trans Architec Code Optim 5 1 2008", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Efficient hardware code generation for FPGAs"}, "refd-itemidlist": {"itemid": {"$": "48849101834", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "5", "@issue": "1"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Guo", "ce:indexed-name": "Guo Z."}, {"@seq": "2", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Najjar", "ce:indexed-name": "Najjar W."}, {"@seq": "3", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Buyukkurt", "ce:indexed-name": "Buyukkurt B."}]}, "ref-sourcetitle": "ACM Trans Architec Code Optim"}}, {"ref-fulltext": "Berkeley Design Techn., in:c., An independent evaluation of high-level synthesis tools for Xilinx FPGAs, 2010. < http://www.xilinx.com/technology/ dsp/BDTI-techpaper.pdf >.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/technology/dsp/BDTI_techpaper.pdf", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84885629233", "@idtype": "SGR"}}, "ref-text": "Berkeley Design Techn., in:c., An independent evaluation of high-level synthesis tools for Xilinx FPGAs"}}, {"ref-fulltext": "T. Hollstein, and M. Glesner Advanced hardware/software co-design on reconfigurable network-on-chip based hyper-platforms Comput Electr Eng 33 4 2007 S.310 S.319", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "Advanced hardware/software co-design on reconfigurable network-on-chip based hyper-platforms"}, "refd-itemidlist": {"itemid": {"$": "34248569441", "@idtype": "SGR"}}, "ref-volisspag": {"pages": "310-S319", "voliss": {"@volume": "33", "@issue": "4"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Hollstein", "ce:indexed-name": "Hollstein T."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Glesner", "ce:indexed-name": "Glesner M."}]}, "ref-sourcetitle": "Comput Electr Eng"}}, {"ref-fulltext": "V. Sklyarov, and I. Skliarova Parallel processing in FPGA-based digital circuits and systems 2013 TUT Press", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "refd-itemidlist": {"itemid": {"$": "84885611286", "@idtype": "SGR"}}, "ref-text": "TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Parallel Processing in FPGA-based Digital Circuits and Systems"}}, {"ref-fulltext": "V. Sklyarov Reconfigurable models of finite state machines and their implementation in FPGAs J Syst Architec 47 2002 1043 1064", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "Reconfigurable models of finite state machines and their implementation in FPGAs"}, "refd-itemidlist": {"itemid": {"$": "0036684805", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "47"}, "pagerange": {"@first": "1043", "@last": "1064"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "J Syst Architec"}}, {"ref-fulltext": "Sklyarov V. Finite state machines with stack memory and their automatic design. In: Proceedings of USSR conference on computer-aided design of computers and systems, Part 2; 1983. p. 66-7 [in Russian].", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "1983"}, "ref-title": {"ref-titletext": "Finite state machines with stack memory and their automatic design"}, "refd-itemidlist": {"itemid": {"$": "84874123352", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "66", "@last": "67"}}, "ref-text": "[in Russian]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proceedings of USSR Conference on Computer-aided Design of Computers and Systems, Part 2"}}, {"ref-fulltext": "Neishaburi MH, Zilic Z. Hierarchical Trigger generation for post-silicon debugging. In: Proceedings of the international symposium on VLSI design, automation and, test - VLSI-DAT'2011, 2011. p. 1-4.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Hierarchical Trigger generation for post-silicon debugging"}, "refd-itemidlist": {"itemid": {"$": "79959498928", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1", "@last": "4"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.H.", "@_fa": "true", "ce:surname": "Neishaburi", "ce:indexed-name": "Neishaburi M.H."}, {"@seq": "2", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Zilic", "ce:indexed-name": "Zilic Z."}]}, "ref-sourcetitle": "Proceedings of the International Symposium on VLSI Design, Automation And, Test - VLSI-DAT'2011"}}, {"ref-fulltext": "Hu W, Zhang Q, Mao Y. Component-based hierarchical state machine - a reusable and flexible game AI technology. In: Proceedings of the 6th IEEE joint international conference on information technology and artificial intelligence - ITAIC, 2011. p. 319-24.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Component-based hierarchical state machine - A reusable and flexible game AI technology"}, "refd-itemidlist": {"itemid": {"$": "80054732687", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "319", "@last": "324"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Hu", "ce:indexed-name": "Hu W."}, {"@seq": "2", "ce:initials": "Q.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang Q."}, {"@seq": "3", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Mao", "ce:indexed-name": "Mao Y."}]}, "ref-sourcetitle": "Proceedings of the 6th IEEE Joint International Conference on Information Technology and Artificial Intelligence ITAIC"}}, {"ref-fulltext": "D. Mihhailov, V. Sklyarov, I. Skliarova, and A. Sudnitson Acceleration of recursive data sorting over tree-based structures Electron Electr Eng 7 113 2011 51 56", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Acceleration of recursive data sorting over tree-based structures"}, "refd-itemidlist": {"itemid": {"$": "80053029141", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "113"}, "pagerange": {"@first": "51", "@last": "56"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Electron Electr Eng"}}, {"ref-fulltext": "Ninos S, Dollas A. Modeling recursion data structures for FPGA-based implementation. In: Proceedings of the 18th international conference on field-programmable logic and applications - FPL'2008, 2008. p. 11-6.", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Modeling recursion data structures for FPGA-based implementation"}, "refd-itemidlist": {"itemid": {"$": "54949107023", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "11", "@last": "16"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Ninos", "ce:indexed-name": "Ninos S."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Dollas", "ce:indexed-name": "Dollas A."}]}, "ref-sourcetitle": "Proceedings of the 18th International Conference on Field-programmable Logic and Applications - FPL'2008"}}, {"ref-fulltext": "D.M. Mu\u00f1oz, C.H. Llanos, M. Ayala-Rinc\u00f3n, and R.H. van Els Distributed approach to group control of elevator systems using fuzzy logic and FPGA implementation of dispatching algorithms Eng Appl Artif Intell 21 2008 1309 1320", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Distributed approach to group control of elevator systems using fuzzy logic and FPGA implementation of dispatching algorithms"}, "refd-itemidlist": {"itemid": {"$": "54049117152", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "21"}, "pagerange": {"@first": "1309", "@last": "1320"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.M.", "@_fa": "true", "ce:surname": "Mu\u00f1oz", "ce:indexed-name": "Munoz D.M."}, {"@seq": "2", "ce:initials": "C.H.", "@_fa": "true", "ce:surname": "Llanos", "ce:indexed-name": "Llanos C.H."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Ayala-Rinc\u00f3n", "ce:indexed-name": "Ayala-Rincon M."}, {"@seq": "4", "ce:initials": "R.H.", "@_fa": "true", "ce:surname": "Van Els", "ce:indexed-name": "Van Els R.H."}]}, "ref-sourcetitle": "Eng Appl Artif Intell"}}, {"ref-fulltext": "D. Harel Statecharts: a visual formalism for complex systems Sci Comput Programm 8 1987 231 274", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "1987"}, "ref-title": {"ref-titletext": "Statecharts: A visual formalism for complex systems"}, "refd-itemidlist": {"itemid": {"$": "0023365727", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "8"}, "pagerange": {"@first": "231", "@last": "274"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Harel", "ce:indexed-name": "Harel D."}]}, "ref-sourcetitle": "Sci Comput Programm"}}, {"ref-fulltext": "Sklyarov V, Skliarova I, Pimentel B. FPGA-based implementation and comparison of recursive and iterative algorithms. In: Proceedings of the international conference on field-programmable logic and applications - FPL'05, 2005. p. 235-40.", "@id": "21", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-title": {"ref-titletext": "FPGA-based implementation and comparison of recursive and iterative algorithms"}, "refd-itemidlist": {"itemid": {"$": "33746910626", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "235", "@last": "240"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}]}, "ref-sourcetitle": "Proceedings of the International Conference on Field-programmable Logic and Applications - FPL'05"}}, {"ref-fulltext": "V. Sklyarov FPGA-based implementation of recursive algorithms Microprocess Microsyst 28 5-6 2004 197 211 [Special Issue on FPGAs: Applications and Designs]", "@id": "22", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "FPGA-based implementation of recursive algorithms"}, "refd-itemidlist": {"itemid": {"$": "2642529592", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "28", "@issue": "56"}, "pagerange": {"@first": "197", "@last": "211"}}, "ref-text": "[Special Issue on FPGAs: Applications and Designs]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Microprocess Microsyst"}}, {"ref-fulltext": "Xillybus, Xillybus Lite for Zynq-7000: easy FPGA registers with Linux. < http://xillybus.com/xillybus-lite >.", "@id": "23", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://xillybus.com/xillybus-lite", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84885619583", "@idtype": "SGR"}}, "ref-text": "Xillybus, Xillybus Lite for Zynq-7000: easy FPGA registers with Linux"}}, {"ref-fulltext": "A. Zakrevskij, Yu. Pottoson, and L. Cheremisiniva Combinatorial algorithms of discrete mathematics 2008 TUT Press Tallinn", "@id": "24", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "refd-itemidlist": {"itemid": {"$": "74349097269", "@idtype": "SGR"}}, "ref-text": "TUT Press Tallinn", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Zakrevskij", "ce:indexed-name": "Zakrevskij A."}, {"@seq": "2", "ce:initials": "Yu.", "@_fa": "true", "ce:surname": "Pottoson", "ce:indexed-name": "Pottoson Yu."}, {"@seq": "3", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Cheremisiniva", "ce:indexed-name": "Cheremisiniva L."}]}, "ref-sourcetitle": "Combinatorial Algorithms of Discrete Mathematics"}}, {"ref-fulltext": "R. Mueller, J. Teubner, and G. Alonso Sorting networks on FPGAs Int J Very Large Data Bases 21 1 2012 1 23", "@id": "25", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Sorting networks on FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84855866519", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "21", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "23"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "Int J Very Large Data Bases"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "j", "eid": "2-s2.0-84885601459", "dc:description": "Advances in microelectronic devices have dissolved the boundary between software and hardware. Faster hardware circuits that enable significantly greater parallelism to be achieved have encouraged recent research efforts into high-performance computation in electronic systems without the direct use of processing cores. Standard multi-core processors undoubtedly introduce a number of constraints, such as pre-defined operand sizes and instruction sets, and limits on concurrency and parallelism. This paper suggests a way to convert methods and functions that are defined in a general-purpose programming language into hardware implementations. Thus, conventional programming techniques such as function hierarchy, recursion, passing arguments and returning values can be entirely implemented in hardware modules that execute within a hierarchical finite state machine with extended capabilities. The resulting circuits have been found to be faster than their software alternatives and this conclusion is confirmed by numerous experiments in a variety of application areas. \u00a9 2013 Elsevier Ltd. All rights reserved.", "prism:coverDate": "2013-10-01", "prism:aggregationType": "Journal", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84885601459", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84885601459"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84885601459&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84885601459&origin=inward"}], "source-id": "18159", "pii": "S0045790613002048", "citedby-count": "10", "prism:volume": "39", "subtype": "ar", "dc:title": "Hardware implementations of software programs based on hierarchical finite state machine models", "openaccess": "0", "prism:issn": "00457906", "prism:issueIdentifier": "7", "subtypeDescription": "Article", "prism:publicationName": "Computers and Electrical Engineering", "prism:pageRange": "2145-2160", "prism:endingPage": "2160", "openaccessFlag": "false", "prism:doi": "10.1016/j.compeleceng.2013.07.019", "prism:startingPage": "2145", "dc:identifier": "SCOPUS_ID:84885601459"}, "idxterms": {"mainterm": [{"$": "Electronic systems", "@weight": "a", "@candidate": "n"}, {"$": "General-purpose programming language", "@weight": "a", "@candidate": "n"}, {"$": "Hardware implementations", "@weight": "a", "@candidate": "n"}, {"$": "Hierarchical finite state machines", "@weight": "a", "@candidate": "n"}, {"$": "Micro-electronic devices", "@weight": "a", "@candidate": "n"}, {"$": "Multi-core processor", "@weight": "a", "@candidate": "n"}, {"$": "Programming technique", "@weight": "a", "@candidate": "n"}, {"$": "Software and hardwares", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": null, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Control and Systems Engineering", "@code": "2207", "@abbrev": "ENGI"}, {"@_fa": "true", "$": "Computer Science (all)", "@code": "1700", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}}