# Grey_Code_Counter
The objective of this lab is to learn simple sequential logic circuit design and verification using schematic  capture and digital simulation tools. 
