============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 22 2025  05:39:06 pm
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                       Type               Fanout Load Slew Delay Arrival   
                                  (Domain)                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------
(clock clk)              launch                                                    0 R 
(fp.sdc_line_33_106_1)   ext delay                                      +500     500 R 
write_if_we              in port                           2  2.0    0    +0     500 R 
g215__1881/A2                                                             +0     500   
g215__1881/Z             AN2D0BWP16P90(timing)             3  2.8   38   +48     548 R 
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                          +0     548   
  g2486__7482/ZN         ND2D0BWP16P90(timing)             2  2.0   53   +50     598 F 
  g2471__4319/A3                                                          +0     598   
  g2471__4319/Z          OR3D0BWP16P90(timing)             6  5.4   72  +101     699 F 
  g2467/I                                                                 +0     699   
  g2467/ZN               INVSKND0P75BWP16P90(timing)       1  1.2   29   +42     741 R 
  g2462__7410/A1                                                          +0     741   
  g2462__7410/ZN         ND2D0BWP16P90(timing)             4  3.8   88   +69     810 F 
  g2452/I                                                                 +0     810   
  g2452/ZN               INVSKND0P75BWP16P90(timing)       1  1.2   33   +47     856 R 
  g2429__1666/A1                                                          +0     856   
  g2429__1666/Z          AN2D0BWP16P90(timing)             1  1.2   23   +48     905 R 
  RC_CG_HIER_INST15/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                          +0     905   
    RC_CGIC_INST/CP      setup                                       0   +60     965 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                2000 R 
---------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1035ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST15/RC_CGIC_INST/E

