{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662232463517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662232463518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 03 13:14:23 2022 " "Processing started: Sat Sep 03 13:14:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662232463518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232463518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema1 -c Problema1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema1 -c Problema1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232463519 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662232464550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662232464550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloxor.sv 1 1 " "Found 1 design units, including 1 entities, in source file moduloxor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloXOR " "Found entity 1: moduloXOR" {  } { { "moduloXOR.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloXOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662232480864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232480864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulosuma.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulosuma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloSuma " "Found entity 1: moduloSuma" {  } { { "moduloSuma.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloSuma.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662232480869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232480869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloshiftr.sv 1 1 " "Found 1 design units, including 1 entities, in source file moduloshiftr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloShiftR " "Found entity 1: moduloShiftR" {  } { { "moduloShiftR.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloShiftR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662232480874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232480874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloshiftl.sv 1 1 " "Found 1 design units, including 1 entities, in source file moduloshiftl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloShiftL " "Found entity 1: moduloShiftL" {  } { { "moduloShiftL.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloShiftL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662232480879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232480879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloresta.sv 1 1 " "Found 1 design units, including 1 entities, in source file moduloresta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloResta " "Found entity 1: moduloResta" {  } { { "moduloResta.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloResta.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662232480884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232480884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloor.sv 1 1 " "Found 1 design units, including 1 entities, in source file moduloor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloOR " "Found entity 1: moduloOR" {  } { { "moduloOR.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662232480889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232480889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulomultiplicacion.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulomultiplicacion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloMultiplicacion " "Found entity 1: moduloMultiplicacion" {  } { { "moduloMultiplicacion.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloMultiplicacion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662232480894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232480894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulomodulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulomodulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloModulo " "Found entity 1: moduloModulo" {  } { { "moduloModulo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloModulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662232480899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232480899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulodivision.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulodivision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloDivision " "Found entity 1: moduloDivision" {  } { { "moduloDivision.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDivision.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662232480903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232480903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulocontroloperaciones.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulocontroloperaciones.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloControlOperaciones " "Found entity 1: moduloControlOperaciones" {  } { { "moduloControlOperaciones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloControlOperaciones.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662232480908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232480908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloand.sv 1 1 " "Found 1 design units, including 1 entities, in source file moduloand.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloAND " "Found entity 1: moduloAND" {  } { { "moduloAND.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloAND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662232480913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232480913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662232480918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232480918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1 " "Found entity 1: Problema1" {  } { { "Problema1.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/Problema1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662232480922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232480922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulodisplayresultado.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulodisplayresultado.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloDisplayResultado " "Found entity 1: moduloDisplayResultado" {  } { { "moduloDisplayResultado.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDisplayResultado.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662232480926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232480926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulodisplaybanderas.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulodisplaybanderas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloDisplayBanderas " "Found entity 1: moduloDisplayBanderas" {  } { { "moduloDisplayBanderas.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDisplayBanderas.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662232480931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232480931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchproblema1.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchproblema1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestbenchProblema1 " "Found entity 1: TestbenchProblema1" {  } { { "TestbenchProblema1.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/TestbenchProblema1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662232480937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232480937 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Problema1 " "Elaborating entity \"Problema1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662232481112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU0 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU0\"" {  } { { "Problema1.sv" "ALU0" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/Problema1.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662232481115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloAND ALU:ALU0\|moduloAND:moduloAND0 " "Elaborating entity \"moduloAND\" for hierarchy \"ALU:ALU0\|moduloAND:moduloAND0\"" {  } { { "ALU.sv" "moduloAND0" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/ALU.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662232481118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloOR ALU:ALU0\|moduloOR:moduloOR0 " "Elaborating entity \"moduloOR\" for hierarchy \"ALU:ALU0\|moduloOR:moduloOR0\"" {  } { { "ALU.sv" "moduloOR0" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/ALU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662232481122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloXOR ALU:ALU0\|moduloXOR:moduloXOR0 " "Elaborating entity \"moduloXOR\" for hierarchy \"ALU:ALU0\|moduloXOR:moduloXOR0\"" {  } { { "ALU.sv" "moduloXOR0" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/ALU.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662232481125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloShiftL ALU:ALU0\|moduloShiftL:moduloShiftL0 " "Elaborating entity \"moduloShiftL\" for hierarchy \"ALU:ALU0\|moduloShiftL:moduloShiftL0\"" {  } { { "ALU.sv" "moduloShiftL0" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/ALU.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662232481127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloShiftR ALU:ALU0\|moduloShiftR:moduloShiftR0 " "Elaborating entity \"moduloShiftR\" for hierarchy \"ALU:ALU0\|moduloShiftR:moduloShiftR0\"" {  } { { "ALU.sv" "moduloShiftR0" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/ALU.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662232481129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloSuma ALU:ALU0\|moduloSuma:moduloSuma0 " "Elaborating entity \"moduloSuma\" for hierarchy \"ALU:ALU0\|moduloSuma:moduloSuma0\"" {  } { { "ALU.sv" "moduloSuma0" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/ALU.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662232481131 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultado moduloSuma.sv(5) " "Verilog HDL Always Construct warning at moduloSuma.sv(5): inferring latch(es) for variable \"resultado\", which holds its previous value in one or more paths through the always construct" {  } { { "moduloSuma.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloSuma.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1662232481133 "|Problema1|ALU:ALU0|moduloSuma:moduloSuma0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] moduloSuma.sv(9) " "Inferred latch for \"resultado\[0\]\" at moduloSuma.sv(9)" {  } { { "moduloSuma.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloSuma.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232481133 "|Problema1|ALU:ALU0|moduloSuma:moduloSuma0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] moduloSuma.sv(9) " "Inferred latch for \"resultado\[1\]\" at moduloSuma.sv(9)" {  } { { "moduloSuma.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloSuma.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232481133 "|Problema1|ALU:ALU0|moduloSuma:moduloSuma0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] moduloSuma.sv(9) " "Inferred latch for \"resultado\[2\]\" at moduloSuma.sv(9)" {  } { { "moduloSuma.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloSuma.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232481133 "|Problema1|ALU:ALU0|moduloSuma:moduloSuma0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] moduloSuma.sv(9) " "Inferred latch for \"resultado\[3\]\" at moduloSuma.sv(9)" {  } { { "moduloSuma.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloSuma.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232481133 "|Problema1|ALU:ALU0|moduloSuma:moduloSuma0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloResta ALU:ALU0\|moduloResta:moduloResta0 " "Elaborating entity \"moduloResta\" for hierarchy \"ALU:ALU0\|moduloResta:moduloResta0\"" {  } { { "ALU.sv" "moduloResta0" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/ALU.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662232481135 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultado moduloResta.sv(5) " "Verilog HDL Always Construct warning at moduloResta.sv(5): inferring latch(es) for variable \"resultado\", which holds its previous value in one or more paths through the always construct" {  } { { "moduloResta.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloResta.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1662232481137 "|Problema1|ALU:ALU0|moduloResta:moduloResta0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] moduloResta.sv(17) " "Inferred latch for \"resultado\[0\]\" at moduloResta.sv(17)" {  } { { "moduloResta.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloResta.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232481137 "|Problema1|ALU:ALU0|moduloResta:moduloResta0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] moduloResta.sv(17) " "Inferred latch for \"resultado\[1\]\" at moduloResta.sv(17)" {  } { { "moduloResta.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloResta.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232481137 "|Problema1|ALU:ALU0|moduloResta:moduloResta0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] moduloResta.sv(17) " "Inferred latch for \"resultado\[2\]\" at moduloResta.sv(17)" {  } { { "moduloResta.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloResta.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232481137 "|Problema1|ALU:ALU0|moduloResta:moduloResta0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] moduloResta.sv(17) " "Inferred latch for \"resultado\[3\]\" at moduloResta.sv(17)" {  } { { "moduloResta.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloResta.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232481137 "|Problema1|ALU:ALU0|moduloResta:moduloResta0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloMultiplicacion ALU:ALU0\|moduloMultiplicacion:moduloMultiplicacion0 " "Elaborating entity \"moduloMultiplicacion\" for hierarchy \"ALU:ALU0\|moduloMultiplicacion:moduloMultiplicacion0\"" {  } { { "ALU.sv" "moduloMultiplicacion0" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/ALU.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662232481138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloDivision ALU:ALU0\|moduloDivision:moduloDivision0 " "Elaborating entity \"moduloDivision\" for hierarchy \"ALU:ALU0\|moduloDivision:moduloDivision0\"" {  } { { "ALU.sv" "moduloDivision0" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/ALU.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662232481141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloModulo ALU:ALU0\|moduloModulo:moduloModulo0 " "Elaborating entity \"moduloModulo\" for hierarchy \"ALU:ALU0\|moduloModulo:moduloModulo0\"" {  } { { "ALU.sv" "moduloModulo0" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/ALU.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662232481143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloControlOperaciones ALU:ALU0\|moduloControlOperaciones:moduloControlOperaciones0 " "Elaborating entity \"moduloControlOperaciones\" for hierarchy \"ALU:ALU0\|moduloControlOperaciones:moduloControlOperaciones0\"" {  } { { "ALU.sv" "moduloControlOperaciones0" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/ALU.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662232481145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloDisplayBanderas ALU:ALU0\|moduloDisplayBanderas:moduloDisplayBanderas0 " "Elaborating entity \"moduloDisplayBanderas\" for hierarchy \"ALU:ALU0\|moduloDisplayBanderas:moduloDisplayBanderas0\"" {  } { { "ALU.sv" "moduloDisplayBanderas0" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/ALU.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662232481147 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N moduloDisplayBanderas.sv(7) " "Verilog HDL Always Construct warning at moduloDisplayBanderas.sv(7): inferring latch(es) for variable \"N\", which holds its previous value in one or more paths through the always construct" {  } { { "moduloDisplayBanderas.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDisplayBanderas.sv" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1662232481149 "|Problema1|ALU:ALU0|moduloDisplayBanderas:moduloDisplayBanderas0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C moduloDisplayBanderas.sv(7) " "Verilog HDL Always Construct warning at moduloDisplayBanderas.sv(7): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "moduloDisplayBanderas.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDisplayBanderas.sv" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1662232481149 "|Problema1|ALU:ALU0|moduloDisplayBanderas:moduloDisplayBanderas0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z moduloDisplayBanderas.sv(7) " "Verilog HDL Always Construct warning at moduloDisplayBanderas.sv(7): inferring latch(es) for variable \"Z\", which holds its previous value in one or more paths through the always construct" {  } { { "moduloDisplayBanderas.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDisplayBanderas.sv" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1662232481149 "|Problema1|ALU:ALU0|moduloDisplayBanderas:moduloDisplayBanderas0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z moduloDisplayBanderas.sv(7) " "Inferred latch for \"Z\" at moduloDisplayBanderas.sv(7)" {  } { { "moduloDisplayBanderas.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDisplayBanderas.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232481149 "|Problema1|ALU:ALU0|moduloDisplayBanderas:moduloDisplayBanderas0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C moduloDisplayBanderas.sv(7) " "Inferred latch for \"C\" at moduloDisplayBanderas.sv(7)" {  } { { "moduloDisplayBanderas.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDisplayBanderas.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232481149 "|Problema1|ALU:ALU0|moduloDisplayBanderas:moduloDisplayBanderas0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N moduloDisplayBanderas.sv(7) " "Inferred latch for \"N\" at moduloDisplayBanderas.sv(7)" {  } { { "moduloDisplayBanderas.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDisplayBanderas.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232481149 "|Problema1|ALU:ALU0|moduloDisplayBanderas:moduloDisplayBanderas0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloDisplayResultado moduloDisplayResultado:moduloDisplayResultado0 " "Elaborating entity \"moduloDisplayResultado\" for hierarchy \"moduloDisplayResultado:moduloDisplayResultado0\"" {  } { { "Problema1.sv" "moduloDisplayResultado0" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/Problema1.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662232481151 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "error moduloDisplayResultado.sv(11) " "Verilog HDL Always Construct warning at moduloDisplayResultado.sv(11): variable \"error\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDisplayResultado.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDisplayResultado.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662232481151 "|Problema1|moduloDisplayResultado:moduloDisplayResultado0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seleccionOperacion moduloDisplayResultado.sv(11) " "Verilog HDL Always Construct warning at moduloDisplayResultado.sv(11): variable \"seleccionOperacion\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDisplayResultado.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDisplayResultado.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662232481151 "|Problema1|moduloDisplayResultado:moduloDisplayResultado0"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|moduloSuma:moduloSuma0\|resultado\[0\] " "LATCH primitive \"ALU:ALU0\|moduloSuma:moduloSuma0\|resultado\[0\]\" is permanently enabled" {  } { { "moduloSuma.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloSuma.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662232481945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|moduloResta:moduloResta0\|resultado\[0\] " "LATCH primitive \"ALU:ALU0\|moduloResta:moduloResta0\|resultado\[0\]\" is permanently enabled" {  } { { "moduloResta.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloResta.sv" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662232481945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|moduloSuma:moduloSuma0\|resultado\[1\] " "LATCH primitive \"ALU:ALU0\|moduloSuma:moduloSuma0\|resultado\[1\]\" is permanently enabled" {  } { { "moduloSuma.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloSuma.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662232481945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|moduloResta:moduloResta0\|resultado\[1\] " "LATCH primitive \"ALU:ALU0\|moduloResta:moduloResta0\|resultado\[1\]\" is permanently enabled" {  } { { "moduloResta.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloResta.sv" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662232481945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|moduloSuma:moduloSuma0\|resultado\[2\] " "LATCH primitive \"ALU:ALU0\|moduloSuma:moduloSuma0\|resultado\[2\]\" is permanently enabled" {  } { { "moduloSuma.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloSuma.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662232481945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|moduloResta:moduloResta0\|resultado\[2\] " "LATCH primitive \"ALU:ALU0\|moduloResta:moduloResta0\|resultado\[2\]\" is permanently enabled" {  } { { "moduloResta.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloResta.sv" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662232481945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|moduloSuma:moduloSuma0\|resultado\[3\] " "LATCH primitive \"ALU:ALU0\|moduloSuma:moduloSuma0\|resultado\[3\]\" is permanently enabled" {  } { { "moduloSuma.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloSuma.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662232481946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|moduloResta:moduloResta0\|resultado\[3\] " "LATCH primitive \"ALU:ALU0\|moduloResta:moduloResta0\|resultado\[3\]\" is permanently enabled" {  } { { "moduloResta.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloResta.sv" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662232481946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|moduloDisplayBanderas:moduloDisplayBanderas0\|C " "LATCH primitive \"ALU:ALU0\|moduloDisplayBanderas:moduloDisplayBanderas0\|C\" is permanently enabled" {  } { { "moduloDisplayBanderas.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDisplayBanderas.sv" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662232481946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|moduloDisplayBanderas:moduloDisplayBanderas0\|N " "LATCH primitive \"ALU:ALU0\|moduloDisplayBanderas:moduloDisplayBanderas0\|N\" is permanently enabled" {  } { { "moduloDisplayBanderas.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDisplayBanderas.sv" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662232481949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|moduloDisplayBanderas:moduloDisplayBanderas0\|Z " "LATCH primitive \"ALU:ALU0\|moduloDisplayBanderas:moduloDisplayBanderas0\|Z\" is permanently enabled" {  } { { "moduloDisplayBanderas.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDisplayBanderas.sv" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662232481949 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:ALU0\|moduloModulo:moduloModulo0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:ALU0\|moduloModulo:moduloModulo0\|Mod0\"" {  } { { "moduloModulo.sv" "Mod0" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloModulo.sv" 5 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1662232481991 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:ALU0\|moduloDivision:moduloDivision0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:ALU0\|moduloDivision:moduloDivision0\|Div0\"" {  } { { "moduloDivision.sv" "Div0" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDivision.sv" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1662232481991 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1662232481991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU0\|moduloModulo:moduloModulo0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU:ALU0\|moduloModulo:moduloModulo0\|lpm_divide:Mod0\"" {  } { { "moduloModulo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloModulo.sv" 5 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662232482130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU0\|moduloModulo:moduloModulo0\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU:ALU0\|moduloModulo:moduloModulo0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662232482130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662232482130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662232482130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662232482130 ""}  } { { "moduloModulo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloModulo.sv" 5 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662232482130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_42m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_42m " "Found entity 1: lpm_divide_42m" {  } { { "db/lpm_divide_42m.tdf" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/db/lpm_divide_42m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662232482268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232482268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662232482312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232482312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kse " "Found entity 1: alt_u_div_kse" {  } { { "db/alt_u_div_kse.tdf" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/db/alt_u_div_kse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662232482350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232482350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU0\|moduloDivision:moduloDivision0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:ALU0\|moduloDivision:moduloDivision0\|lpm_divide:Div0\"" {  } { { "moduloDivision.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDivision.sv" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662232482366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU0\|moduloDivision:moduloDivision0\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:ALU0\|moduloDivision:moduloDivision0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662232482366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662232482366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662232482366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662232482366 ""}  } { { "moduloDivision.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDivision.sv" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662232482366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1am " "Found entity 1: lpm_divide_1am" {  } { { "db/lpm_divide_1am.tdf" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/db/lpm_divide_1am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662232482448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232482448 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "displayResultado0\[6\] VCC " "Pin \"displayResultado0\[6\]\" is stuck at VCC" {  } { { "Problema1.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/Problema1.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662232482838 "|Problema1|displayResultado0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "displayResultado1\[6\] VCC " "Pin \"displayResultado1\[6\]\" is stuck at VCC" {  } { { "Problema1.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/Problema1.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662232482838 "|Problema1|displayResultado1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "displayResultado2\[6\] VCC " "Pin \"displayResultado2\[6\]\" is stuck at VCC" {  } { { "Problema1.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/Problema1.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662232482838 "|Problema1|displayResultado2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1662232482838 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1662232482967 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1662232483616 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662232483616 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "186 " "Implemented 186 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1662232483772 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1662232483772 ""} { "Info" "ICUT_CUT_TM_LCELLS" "127 " "Implemented 127 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1662232483772 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1662232483772 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1662232483772 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662232483849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 03 13:14:43 2022 " "Processing ended: Sat Sep 03 13:14:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662232483849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662232483849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662232483849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662232483849 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1662232485720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662232485721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 03 13:14:45 2022 " "Processing started: Sat Sep 03 13:14:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662232485721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1662232485721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Problema1 -c Problema1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Problema1 -c Problema1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1662232485721 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1662232486011 ""}
{ "Info" "0" "" "Project  = Problema1" {  } {  } 0 0 "Project  = Problema1" 0 0 "Fitter" 0 0 1662232486013 ""}
{ "Info" "0" "" "Revision = Problema1" {  } {  } 0 0 "Revision = Problema1" 0 0 "Fitter" 0 0 1662232486013 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1662232486260 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1662232486261 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Problema1 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Problema1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1662232486284 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1662232486374 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1662232486374 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1662232487536 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1662232487575 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1662232487832 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 57 " "No exact pin location assignment(s) for 4 pins of 57 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1662232488289 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1662232508801 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662232509054 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1662232509062 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1662232509062 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1662232509063 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1662232509063 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1662232509064 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1662232509064 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1662232509064 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1662232509064 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1662232509064 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:22 " "Fitter preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662232509141 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Problema1.sdc " "Synopsys Design Constraints File file not found: 'Problema1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1662232520254 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1662232520255 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1662232520256 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1662232520258 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1662232520261 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1662232520261 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1662232520261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1662232520274 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1662232520552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662232526331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1662232557159 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1662232558118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662232558118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1662232560437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1662232567031 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1662232567031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1662232567579 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1662232567579 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1662232567579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662232567587 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.29 " "Total time spent on timing analysis during the Fitter is 0.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1662232570375 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1662232570436 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1662232571254 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1662232571254 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1662232572087 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662232577253 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/output_files/Problema1.fit.smsg " "Generated suppressed messages file C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/output_files/Problema1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1662232577877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6960 " "Peak virtual memory: 6960 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662232579095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 03 13:16:19 2022 " "Processing ended: Sat Sep 03 13:16:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662232579095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:34 " "Elapsed time: 00:01:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662232579095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:38 " "Total CPU time (on all processors): 00:04:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662232579095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1662232579095 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1662232581082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662232581083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 03 13:16:20 2022 " "Processing started: Sat Sep 03 13:16:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662232581083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1662232581083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Problema1 -c Problema1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Problema1 -c Problema1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1662232581083 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1662232582744 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1662232591732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662232592412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 03 13:16:32 2022 " "Processing ended: Sat Sep 03 13:16:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662232592412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662232592412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662232592412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1662232592412 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1662232593228 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1662232594547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662232594549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 03 13:16:33 2022 " "Processing started: Sat Sep 03 13:16:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662232594549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1662232594549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Problema1 -c Problema1 " "Command: quartus_sta Problema1 -c Problema1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1662232594549 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1662232594862 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1662232596254 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1662232596254 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662232596341 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662232596341 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Problema1.sdc " "Synopsys Design Constraints File file not found: 'Problema1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1662232597285 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1662232597285 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1662232597285 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1662232597286 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1662232597287 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1662232597287 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1662232597288 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1662232597309 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1662232597321 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662232597323 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662232597356 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662232597365 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662232597372 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662232597381 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662232597390 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1662232597400 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1662232597459 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1662232599257 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1662232599376 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1662232599376 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1662232599376 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1662232599377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662232599379 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662232599395 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662232599402 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662232599415 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662232599422 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662232599455 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1662232599493 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1662232599764 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1662232601164 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1662232601259 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1662232601260 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1662232601260 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1662232601261 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662232601267 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662232601273 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662232601280 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662232601285 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662232601315 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1662232601321 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1662232601619 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1662232601619 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1662232601619 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1662232601620 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662232601635 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662232601646 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662232601653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662232601659 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662232601667 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1662232604553 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1662232604558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5188 " "Peak virtual memory: 5188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662232604681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 03 13:16:44 2022 " "Processing ended: Sat Sep 03 13:16:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662232604681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662232604681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662232604681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1662232604681 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1662232606436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662232606437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 03 13:16:46 2022 " "Processing started: Sat Sep 03 13:16:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662232606437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1662232606437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Problema1 -c Problema1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Problema1 -c Problema1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1662232606437 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1662232608724 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Problema1.svo C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/simulation/modelsim/ simulation " "Generated file Problema1.svo in folder \"C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1662232608879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662232609025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 03 13:16:49 2022 " "Processing ended: Sat Sep 03 13:16:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662232609025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662232609025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662232609025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1662232609025 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 37 s " "Quartus Prime Full Compilation was successful. 0 errors, 37 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1662232609788 ""}
