

================================================================
== Vivado HLS Report for 'xilly_decprint'
================================================================
* Date:           Tue Oct  3 20:11:54 2017

* Version:        2017.2 (Build 1909853 on Wed Aug 09 16:50:22 MDT 2017)
* Project:        coprocess
* Solution:       example
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.33|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|    10|    no    |
        | + Loop 1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
	5  / (exitcond)
3 --> 
	4  / true
4 --> 
	4  / (!tmp)
	2  / (tmp)
5 --> 
	6  / true
6 --> 
	7  / (!tmp_i)
7 --> 
	7  / (!tmp_21)
	5  / (tmp_21)
* FSM state operations: 

 <State 1>: 2.32ns
ST_1: v (5)  [1/1] 0.00ns
:0  %v = alloca i32

ST_1: val_read (6)  [1/1] 0.00ns
:1  %val_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %val_r) nounwind

ST_1: out (7)  [1/1] 2.32ns  loc: coprocess/example/src/xilly_debug.c:33
:2  %out = alloca [11 x i8], align 1

ST_1: StgValue_11 (8)  [1/1] 1.59ns  loc: coprocess/example/src/xilly_debug.c:30
:3  store i32 %val_read, i32* %v

ST_1: StgValue_12 (9)  [1/1] 1.59ns  loc: coprocess/example/src/xilly_debug.c:38
:4  br label %1


 <State 2>: 3.25ns
ST_2: first (11)  [1/1] 0.00ns
:0  %first = phi i32 [ 9, %0 ], [ %first_1, %3 ]

ST_2: first_2 (12)  [1/1] 0.00ns
:1  %first_2 = phi i4 [ 0, %0 ], [ %i, %3 ]

ST_2: first_2_cast1 (13)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:38
:2  %first_2_cast1 = zext i4 %first_2 to i32

ST_2: exitcond (14)  [1/1] 3.10ns  loc: coprocess/example/src/xilly_debug.c:38
:3  %exitcond = icmp eq i4 %first_2, -6

ST_2: empty (15)  [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

ST_2: i (16)  [1/1] 2.35ns  loc: coprocess/example/src/xilly_debug.c:38
:5  %i = add i4 %first_2, 1

ST_2: StgValue_19 (17)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:38
:6  br i1 %exitcond, label %4, label %.preheader.preheader

ST_2: powers10_addr (19)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:40
.preheader.preheader:0  %powers10_addr = getelementptr [10 x i28]* @powers10, i32 0, i32 %first_2_cast1

ST_2: powers10_load (20)  [2/2] 3.25ns  loc: coprocess/example/src/xilly_debug.c:40
.preheader.preheader:1  %powers10_load = load i28* %powers10_addr, align 4

ST_2: tmp_19 (44)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:38
:0  %tmp_19 = trunc i32 %first to i5

ST_2: out_addr (45)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:51
:1  %out_addr = getelementptr inbounds [11 x i8]* %out, i32 0, i32 10

ST_2: StgValue_24 (46)  [1/1] 2.32ns  loc: coprocess/example/src/xilly_debug.c:51
:2  store i8 0, i8* %out_addr, align 1

ST_2: StgValue_25 (47)  [1/1] 1.59ns  loc: coprocess/example/src/xilly_debug.c:7->coprocess/example/src/xilly_debug.c:53
:3  br label %5


 <State 3>: 3.25ns
ST_3: powers10_load (20)  [1/2] 3.25ns  loc: coprocess/example/src/xilly_debug.c:40
.preheader.preheader:1  %powers10_load = load i28* %powers10_addr, align 4

ST_3: powers10_load_cast2 (21)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:40
.preheader.preheader:2  %powers10_load_cast2 = sext i28 %powers10_load to i30

ST_3: powers10_load_cast (22)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:40
.preheader.preheader:3  %powers10_load_cast = zext i30 %powers10_load_cast2 to i32

ST_3: StgValue_29 (23)  [1/1] 1.59ns  loc: coprocess/example/src/xilly_debug.c:40
.preheader.preheader:4  br label %.preheader


 <State 4>: 5.33ns
ST_4: x (25)  [1/1] 0.00ns
.preheader:0  %x = phi i8 [ %x_1, %2 ], [ 0, %.preheader.preheader ]

ST_4: v_load (26)  [1/1] 0.00ns
.preheader:1  %v_load = load i32* %v

ST_4: tmp (27)  [1/1] 3.26ns  loc: coprocess/example/src/xilly_debug.c:40
.preheader:2  %tmp = icmp ult i32 %v_load, %powers10_load_cast

ST_4: x_1 (28)  [1/1] 2.32ns  loc: coprocess/example/src/xilly_debug.c:42
.preheader:3  %x_1 = add i8 %x, 1

ST_4: StgValue_34 (29)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:40
.preheader:4  br i1 %tmp, label %3, label %2

ST_4: v_1 (31)  [1/1] 2.90ns  loc: coprocess/example/src/xilly_debug.c:41
:0  %v_1 = sub i32 %v_load, %powers10_load_cast

ST_4: StgValue_36 (32)  [1/1] 1.59ns  loc: coprocess/example/src/xilly_debug.c:41
:1  store i32 %v_1, i32* %v

ST_4: StgValue_37 (33)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:43
:2  br label %.preheader

ST_4: tmp_5 (35)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:45
:0  %tmp_5 = or i8 %x, 48

ST_4: out_addr_1 (36)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:45
:1  %out_addr_1 = getelementptr inbounds [11 x i8]* %out, i32 0, i32 %first_2_cast1

ST_4: StgValue_40 (37)  [1/1] 2.32ns  loc: coprocess/example/src/xilly_debug.c:45
:2  store i8 %tmp_5, i8* %out_addr_1, align 1

ST_4: tmp_6 (38)  [1/1] 2.91ns  loc: coprocess/example/src/xilly_debug.c:47
:3  %tmp_6 = icmp ne i8 %x, 0

ST_4: tmp_7 (39)  [1/1] 3.26ns  loc: coprocess/example/src/xilly_debug.c:47
:4  %tmp_7 = icmp sgt i32 %first, %first_2_cast1

ST_4: or_cond (40)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:47 (grouped into LUT with out node first_1)
:5  %or_cond = and i1 %tmp_6, %tmp_7

ST_4: first_1 (41)  [1/1] 2.07ns  loc: coprocess/example/src/xilly_debug.c:47 (out node of the LUT)
:6  %first_1 = select i1 %or_cond, i32 %first_2_cast1, i32 %first

ST_4: StgValue_45 (42)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:38
:7  br label %1


 <State 5>: 4.65ns
ST_5: p_0_rec_i (49)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:9->coprocess/example/src/xilly_debug.c:53
:0  %p_0_rec_i = phi i32 [ 0, %4 ], [ %p_rec_i, %6 ]

ST_5: tmp_20 (50)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:9->coprocess/example/src/xilly_debug.c:53
:1  %tmp_20 = trunc i32 %p_0_rec_i to i5

ST_5: sum_i (51)  [1/1] 2.33ns  loc: coprocess/example/src/xilly_debug.c:9->coprocess/example/src/xilly_debug.c:53
:2  %sum_i = add i5 %tmp_20, %tmp_19

ST_5: sum_i_cast (52)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:9->coprocess/example/src/xilly_debug.c:53
:3  %sum_i_cast = zext i5 %sum_i to i32

ST_5: out_addr_2 (53)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:9->coprocess/example/src/xilly_debug.c:53
:4  %out_addr_2 = getelementptr [11 x i8]* %out, i32 0, i32 %sum_i_cast

ST_5: out_load (54)  [2/2] 2.32ns  loc: coprocess/example/src/xilly_debug.c:7->coprocess/example/src/xilly_debug.c:53
:5  %out_load = load i8* %out_addr_2, align 1

ST_5: p_rec_i (56)  [1/1] 2.90ns  loc: coprocess/example/src/xilly_debug.c:9->coprocess/example/src/xilly_debug.c:53
:7  %p_rec_i = add i32 1, %p_0_rec_i


 <State 6>: 5.23ns
ST_6: out_load (54)  [1/2] 2.32ns  loc: coprocess/example/src/xilly_debug.c:7->coprocess/example/src/xilly_debug.c:53
:5  %out_load = load i8* %out_addr_2, align 1

ST_6: tmp_i (55)  [1/1] 2.91ns  loc: coprocess/example/src/xilly_debug.c:7->coprocess/example/src/xilly_debug.c:53
:6  %tmp_i = icmp eq i8 %out_load, 0

ST_6: StgValue_55 (57)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:7->coprocess/example/src/xilly_debug.c:53
:8  br i1 %tmp_i, label %xilly_puts.3.exit, label %.preheader.i.preheader

ST_6: StgValue_56 (59)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:8->coprocess/example/src/xilly_debug.c:53
.preheader.i.preheader:0  br label %.preheader.i

ST_6: StgValue_57 (68)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:54
xilly_puts.3.exit:0  ret void


 <State 7>: 0.00ns
ST_7: debug_ready_load (61)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:8->coprocess/example/src/xilly_debug.c:53
.preheader.i:0  %debug_ready_load = load volatile i8* @debug_ready, align 1

ST_7: tmp_21 (62)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:8->coprocess/example/src/xilly_debug.c:53
.preheader.i:1  %tmp_21 = trunc i8 %debug_ready_load to i1

ST_7: StgValue_60 (63)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:8->coprocess/example/src/xilly_debug.c:53
.preheader.i:2  br i1 %tmp_21, label %6, label %.preheader.i

ST_7: StgValue_61 (65)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:9->coprocess/example/src/xilly_debug.c:53
:0  store volatile i8 %out_load, i8* @debug_out, align 1

ST_7: StgValue_62 (66)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:10->coprocess/example/src/xilly_debug.c:53
:1  br label %5



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ val_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ powers10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ debug_ready]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=15; visibility=0; IO mode=ap_none:ce=0
Port [ debug_out]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=15; visibility=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v                   (alloca           ) [ 01111000]
val_read            (read             ) [ 00000000]
out                 (alloca           ) [ 00111111]
StgValue_11         (store            ) [ 00000000]
StgValue_12         (br               ) [ 01111000]
first               (phi              ) [ 00111000]
first_2             (phi              ) [ 00100000]
first_2_cast1       (zext             ) [ 00011000]
exitcond            (icmp             ) [ 00111000]
empty               (speclooptripcount) [ 00000000]
i                   (add              ) [ 01111000]
StgValue_19         (br               ) [ 00000000]
powers10_addr       (getelementptr    ) [ 00010000]
tmp_19              (trunc            ) [ 00000111]
out_addr            (getelementptr    ) [ 00000000]
StgValue_24         (store            ) [ 00000000]
StgValue_25         (br               ) [ 00111111]
powers10_load       (load             ) [ 00000000]
powers10_load_cast2 (sext             ) [ 00000000]
powers10_load_cast  (zext             ) [ 00001000]
StgValue_29         (br               ) [ 00111000]
x                   (phi              ) [ 00001000]
v_load              (load             ) [ 00000000]
tmp                 (icmp             ) [ 00111000]
x_1                 (add              ) [ 00111000]
StgValue_34         (br               ) [ 00000000]
v_1                 (sub              ) [ 00000000]
StgValue_36         (store            ) [ 00000000]
StgValue_37         (br               ) [ 00111000]
tmp_5               (or               ) [ 00000000]
out_addr_1          (getelementptr    ) [ 00000000]
StgValue_40         (store            ) [ 00000000]
tmp_6               (icmp             ) [ 00000000]
tmp_7               (icmp             ) [ 00000000]
or_cond             (and              ) [ 00000000]
first_1             (select           ) [ 01111000]
StgValue_45         (br               ) [ 01111000]
p_0_rec_i           (phi              ) [ 00000100]
tmp_20              (trunc            ) [ 00000000]
sum_i               (add              ) [ 00000000]
sum_i_cast          (zext             ) [ 00000000]
out_addr_2          (getelementptr    ) [ 00000010]
p_rec_i             (add              ) [ 00100111]
out_load            (load             ) [ 00000001]
tmp_i               (icmp             ) [ 00000111]
StgValue_55         (br               ) [ 00000000]
StgValue_56         (br               ) [ 00000000]
StgValue_57         (ret              ) [ 00000000]
debug_ready_load    (load             ) [ 00000000]
tmp_21              (trunc            ) [ 00000111]
StgValue_60         (br               ) [ 00000000]
StgValue_61         (store            ) [ 00000000]
StgValue_62         (br               ) [ 00100111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="val_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="powers10">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="powers10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="debug_ready">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_ready"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="debug_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="v_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="out_alloca_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="val_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="powers10_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="28" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="4" slack="0"/>
<pin id="52" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="powers10_addr/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="4" slack="0"/>
<pin id="57" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="58" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="powers10_load/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="out_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="5" slack="0"/>
<pin id="64" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="4" slack="0"/>
<pin id="69" dir="0" index="1" bw="8" slack="0"/>
<pin id="70" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_24/2 StgValue_40/4 out_load/5 "/>
</bind>
</comp>

<comp id="73" class="1004" name="out_addr_1_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="4" slack="2"/>
<pin id="77" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_1/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="out_addr_2_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="5" slack="0"/>
<pin id="84" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_2/5 "/>
</bind>
</comp>

<comp id="87" class="1005" name="first_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="1"/>
<pin id="89" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="first (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="first_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="5" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="32" slack="1"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first/2 "/>
</bind>
</comp>

<comp id="99" class="1005" name="first_2_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="1"/>
<pin id="101" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="first_2 (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="first_2_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="4" slack="0"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_2/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="x_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="1"/>
<pin id="112" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="x_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="1" slack="1"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="121" class="1005" name="p_0_rec_i_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_0_rec_i (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="p_0_rec_i_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="32" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_rec_i/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="StgValue_11_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_11/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="first_2_cast1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="first_2_cast1/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="exitcond_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="4" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="i_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_19_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="powers10_load_cast2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="28" slack="0"/>
<pin id="160" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="powers10_load_cast2/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="powers10_load_cast_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="28" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="powers10_load_cast/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="v_load_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="3"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="30" slack="1"/>
<pin id="172" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="x_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="v_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="30" slack="1"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="v_1/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="StgValue_36_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="3"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_36/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_5_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="7" slack="0"/>
<pin id="193" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_6_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_7_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="2"/>
<pin id="205" dir="0" index="1" bw="4" slack="2"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="or_cond_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="first_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="4" slack="2"/>
<pin id="217" dir="0" index="2" bw="32" slack="2"/>
<pin id="218" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="first_1/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_20_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="sum_i_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="0" index="1" bw="5" slack="1"/>
<pin id="228" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sum_i_cast_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_i_cast/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_rec_i_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_rec_i/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_i_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="debug_ready_load_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="debug_ready_load/7 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_21_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/7 "/>
</bind>
</comp>

<comp id="255" class="1004" name="StgValue_61_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="1"/>
<pin id="257" dir="0" index="1" bw="8" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_61/7 "/>
</bind>
</comp>

<comp id="260" class="1005" name="v_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="267" class="1005" name="first_2_cast1_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="2"/>
<pin id="269" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="first_2_cast1 "/>
</bind>
</comp>

<comp id="277" class="1005" name="i_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="282" class="1005" name="powers10_addr_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="1"/>
<pin id="284" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="powers10_addr "/>
</bind>
</comp>

<comp id="287" class="1005" name="tmp_19_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="5" slack="1"/>
<pin id="289" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="292" class="1005" name="powers10_load_cast_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="powers10_load_cast "/>
</bind>
</comp>

<comp id="301" class="1005" name="x_1_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="306" class="1005" name="first_1_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="first_1 "/>
</bind>
</comp>

<comp id="311" class="1005" name="out_addr_2_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="1"/>
<pin id="313" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_addr_2 "/>
</bind>
</comp>

<comp id="316" class="1005" name="p_rec_i_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_rec_i "/>
</bind>
</comp>

<comp id="321" class="1005" name="out_load_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="1"/>
<pin id="323" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="8" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="24" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="65"><net_src comp="24" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="71"><net_src comp="28" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="24" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="79"><net_src comp="73" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="85"><net_src comp="24" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="86"><net_src comp="80" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="98"><net_src comp="91" pin="4"/><net_sink comp="87" pin=0"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="42" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="103" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="146"><net_src comp="103" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="103" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="91" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="55" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="166" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="114" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="166" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="180" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="114" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="32" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="196"><net_src comp="190" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="201"><net_src comp="114" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="28" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="87" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="197" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="203" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="87" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="224"><net_src comp="125" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="225" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="239"><net_src comp="8" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="125" pin="4"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="67" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="28" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="4" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="6" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="34" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="270"><net_src comp="137" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="273"><net_src comp="267" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="280"><net_src comp="148" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="285"><net_src comp="48" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="290"><net_src comp="154" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="295"><net_src comp="162" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="304"><net_src comp="174" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="309"><net_src comp="214" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="314"><net_src comp="80" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="319"><net_src comp="235" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="324"><net_src comp="67" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="255" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: debug_out | {7 }
 - Input state : 
	Port: xilly_decprint : val_r | {1 }
	Port: xilly_decprint : powers10 | {2 3 }
	Port: xilly_decprint : debug_ready | {7 }
  - Chain level:
	State 1
	State 2
		first_2_cast1 : 1
		exitcond : 1
		i : 1
		StgValue_19 : 2
		powers10_addr : 2
		powers10_load : 3
		tmp_19 : 1
		StgValue_24 : 1
	State 3
		powers10_load_cast2 : 1
		powers10_load_cast : 2
	State 4
		tmp : 1
		x_1 : 1
		StgValue_34 : 2
		v_1 : 1
		StgValue_36 : 2
		tmp_5 : 1
		StgValue_40 : 1
		tmp_6 : 1
		or_cond : 2
		first_1 : 2
	State 5
		tmp_20 : 1
		sum_i : 2
		sum_i_cast : 3
		out_addr_2 : 4
		out_load : 5
		p_rec_i : 1
	State 6
		tmp_i : 1
		StgValue_55 : 2
	State 7
		tmp_21 : 1
		StgValue_60 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |          i_fu_148          |    17   |    9    |
|    add   |         x_1_fu_174         |    29   |    13   |
|          |        sum_i_fu_225        |    20   |    10   |
|          |       p_rec_i_fu_235       |   101   |    37   |
|----------|----------------------------|---------|---------|
|    sub   |         v_1_fu_180         |   101   |    37   |
|----------|----------------------------|---------|---------|
|          |       exitcond_fu_142      |    0    |    2    |
|          |         tmp_fu_169         |    0    |    16   |
|   icmp   |        tmp_6_fu_197        |    0    |    4    |
|          |        tmp_7_fu_203        |    0    |    16   |
|          |        tmp_i_fu_241        |    0    |    4    |
|----------|----------------------------|---------|---------|
|  select  |       first_1_fu_214       |    0    |    32   |
|----------|----------------------------|---------|---------|
|    and   |       or_cond_fu_208       |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   |     val_read_read_fu_42    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    first_2_cast1_fu_137    |    0    |    0    |
|   zext   |  powers10_load_cast_fu_162 |    0    |    0    |
|          |      sum_i_cast_fu_230     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_19_fu_154       |    0    |    0    |
|   trunc  |        tmp_20_fu_221       |    0    |    0    |
|          |        tmp_21_fu_251       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   | powers10_load_cast2_fu_158 |    0    |    0    |
|----------|----------------------------|---------|---------|
|    or    |        tmp_5_fu_190        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |   268   |   182   |
|----------|----------------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| out|    0   |   16   |    2   |
+----+--------+--------+--------+
|Total|    0   |   16   |    2   |
+----+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      first_1_reg_306     |   32   |
|   first_2_cast1_reg_267  |   32   |
|      first_2_reg_99      |    4   |
|       first_reg_87       |   32   |
|         i_reg_277        |    4   |
|    out_addr_2_reg_311    |    4   |
|     out_load_reg_321     |    8   |
|     p_0_rec_i_reg_121    |   32   |
|      p_rec_i_reg_316     |   32   |
|   powers10_addr_reg_282  |    4   |
|powers10_load_cast_reg_292|   32   |
|      tmp_19_reg_287      |    5   |
|         v_reg_260        |   32   |
|        x_1_reg_301       |    8   |
|         x_reg_110        |    8   |
+--------------------------+--------+
|           Total          |   269  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_67 |  p0  |   4  |   4  |   16   ||    21   |
| grp_access_fu_67 |  p1  |   2  |   8  |   16   ||    9    |
|   first_reg_87   |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   104  ||  6.722  ||    48   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |   268  |   182  |
|   Memory  |    0   |    -   |   16   |    2   |
|Multiplexer|    -   |    6   |    -   |   48   |
|  Register |    -   |    -   |   269  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    6   |   553  |   232  |
+-----------+--------+--------+--------+--------+
