{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 27 12:12:24 2015 " "Info: Processing started: Fri Feb 27 12:12:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off eight_bit_equal_port -c eight_bit_equal_port --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off eight_bit_equal_port -c eight_bit_equal_port --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "b\[5\] aeqb 12.577 ns Longest " "Info: Longest tpd from source pin \"b\[5\]\" to destination pin \"aeqb\" is 12.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns b\[5\] 1 PIN PIN_T7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 1; PIN Node = 'b\[5\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[5] } "NODE_NAME" } } { "eight_bit_equal_port.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab0_Comparator_Quartus/eight_bit_equal_port.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.766 ns) + CELL(0.275 ns) 6.873 ns aeqb~1 2 COMB LCCOMB_X32_Y15_N2 1 " "Info: 2: + IC(5.766 ns) + CELL(0.275 ns) = 6.873 ns; Loc. = LCCOMB_X32_Y15_N2; Fanout = 1; COMB Node = 'aeqb~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.041 ns" { b[5] aeqb~1 } "NODE_NAME" } } { "eight_bit_equal_port.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab0_Comparator_Quartus/eight_bit_equal_port.vhdl" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.420 ns) 7.537 ns aeqb~4 3 COMB LCCOMB_X32_Y15_N8 1 " "Info: 3: + IC(0.244 ns) + CELL(0.420 ns) = 7.537 ns; Loc. = LCCOMB_X32_Y15_N8; Fanout = 1; COMB Node = 'aeqb~4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { aeqb~1 aeqb~4 } "NODE_NAME" } } { "eight_bit_equal_port.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab0_Comparator_Quartus/eight_bit_equal_port.vhdl" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.222 ns) + CELL(2.818 ns) 12.577 ns aeqb 4 PIN PIN_AE23 0 " "Info: 4: + IC(2.222 ns) + CELL(2.818 ns) = 12.577 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'aeqb'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.040 ns" { aeqb~4 aeqb } "NODE_NAME" } } { "eight_bit_equal_port.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab0_Comparator_Quartus/eight_bit_equal_port.vhdl" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.345 ns ( 34.55 % ) " "Info: Total cell delay = 4.345 ns ( 34.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.232 ns ( 65.45 % ) " "Info: Total interconnect delay = 8.232 ns ( 65.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.577 ns" { b[5] aeqb~1 aeqb~4 aeqb } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "12.577 ns" { b[5] {} b[5]~combout {} aeqb~1 {} aeqb~4 {} aeqb {} } { 0.000ns 0.000ns 5.766ns 0.244ns 2.222ns } { 0.000ns 0.832ns 0.275ns 0.420ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 27 12:12:26 2015 " "Info: Processing ended: Fri Feb 27 12:12:26 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
