# 🏗️ Top-Level Testbench

This folder contains the **top-level SystemVerilog files** for running the UVM testbench.

**Contents:**
- `top.sv` – Instantiates the DUT, golden models, and AXI interfaces.
- `test/` – Contains UVM test classes, environment, agents, scoreboard, and coverage collector.

> This is the entry point for simulation.