* Z:\mnt\design.r\spice\examples\4218-12.asc
C1 N010 0 .1
M쬞1 N001 N003 OUT OUT Si4410DY
V1 IN 0 12
C2 OUT 0 330
C3 N005 0 .01
XU1 MP_01 IN N006 NC_02 N009 N010 0 OUT N004 N007 N006 NC_03 N008 NC_04 N001 IN LTC4218-12
R1 N001 IN .002
R2 OUT N007 20K
R3 N008 0 20K
R4 N003 N004 10
R5 N004 N005 1K
C4 N009 0 .1
S1 0 OUT N002 0 SHORT
V2 N002 0 PULSE(0 1 240m 1m 1m 10m)
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 600m startup
.model SHORT SW(Ron=10m Roff=1K Vt=.5 Vh=-.4)
.lib LTC4218-12.sub
.backanno
.end
