// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
// Date        : Fri Jun  2 20:53:47 2023
// Host        : INSPIRON-7370 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_ascon_ascon_core_0_2_sim_netlist.v
// Design      : design_ascon_ascon_core_0_2
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_add_constant
   (add_const_state,
    \state_out_reg[63] ,
    \state_out_reg[31] ,
    \state_out_reg[26] ,
    \state_out_reg[23] ,
    \state_out_reg[18] ,
    \state_out_reg[11] ,
    \state_out_reg[6] ,
    \state_out_reg[59] ,
    \state_out_reg[52] ,
    \state_out_reg[51] ,
    \state_out_reg[45] ,
    \state_out_reg[41] ,
    \state_out_reg[39] ,
    \state_out_reg[34] ,
    Q,
    \state_out_reg[36] ,
    \state_out_reg[40] ,
    \state_out_reg[44] ,
    \state_out_reg[48] ,
    \state_out_reg[52]_0 ,
    \state_out_reg[56] ,
    \state_out_reg[60] ,
    \state_out_reg[32] ,
    \state_out_reg[36]_0 ,
    \state_out_reg[40]_0 ,
    \state_out_reg[44]_0 ,
    \state_out_reg[52]_1 ,
    \state_out_reg[56]_0 ,
    S,
    state_out0_carry__12_0);
  output [62:0]add_const_state;
  output [0:0]\state_out_reg[63] ;
  output [2:0]\state_out_reg[31] ;
  output [1:0]\state_out_reg[26] ;
  output [2:0]\state_out_reg[23] ;
  output [2:0]\state_out_reg[18] ;
  output [0:0]\state_out_reg[11] ;
  output [1:0]\state_out_reg[6] ;
  output [3:0]\state_out_reg[59] ;
  output [0:0]\state_out_reg[52] ;
  output [2:0]\state_out_reg[51] ;
  output [1:0]\state_out_reg[45] ;
  output [0:0]\state_out_reg[41] ;
  output [1:0]\state_out_reg[39] ;
  output [0:0]\state_out_reg[34] ;
  input [63:0]Q;
  input [2:0]\state_out_reg[36] ;
  input [1:0]\state_out_reg[40] ;
  input [1:0]\state_out_reg[44] ;
  input [2:0]\state_out_reg[48] ;
  input [2:0]\state_out_reg[52]_0 ;
  input [2:0]\state_out_reg[56] ;
  input [1:0]\state_out_reg[60] ;
  input [1:0]\state_out_reg[32] ;
  input [2:0]\state_out_reg[36]_0 ;
  input [1:0]\state_out_reg[40]_0 ;
  input [3:0]\state_out_reg[44]_0 ;
  input [3:0]\state_out_reg[52]_1 ;
  input [0:0]\state_out_reg[56]_0 ;
  input [1:0]S;
  input [27:0]state_out0_carry__12_0;

  wire [63:0]Q;
  wire [1:0]S;
  wire [62:0]add_const_state;
  wire state_out0_carry__0_n_0;
  wire state_out0_carry__0_n_1;
  wire state_out0_carry__0_n_2;
  wire state_out0_carry__0_n_3;
  wire state_out0_carry__10_n_0;
  wire state_out0_carry__10_n_1;
  wire state_out0_carry__10_n_2;
  wire state_out0_carry__10_n_3;
  wire state_out0_carry__11_n_0;
  wire state_out0_carry__11_n_1;
  wire state_out0_carry__11_n_2;
  wire state_out0_carry__11_n_3;
  wire [27:0]state_out0_carry__12_0;
  wire state_out0_carry__12_n_0;
  wire state_out0_carry__12_n_1;
  wire state_out0_carry__12_n_2;
  wire state_out0_carry__12_n_3;
  wire state_out0_carry__13_n_0;
  wire state_out0_carry__13_n_1;
  wire state_out0_carry__13_n_2;
  wire state_out0_carry__13_n_3;
  wire state_out0_carry__14_n_2;
  wire state_out0_carry__14_n_3;
  wire state_out0_carry__1_n_0;
  wire state_out0_carry__1_n_1;
  wire state_out0_carry__1_n_2;
  wire state_out0_carry__1_n_3;
  wire state_out0_carry__2_n_0;
  wire state_out0_carry__2_n_1;
  wire state_out0_carry__2_n_2;
  wire state_out0_carry__2_n_3;
  wire state_out0_carry__3_n_0;
  wire state_out0_carry__3_n_1;
  wire state_out0_carry__3_n_2;
  wire state_out0_carry__3_n_3;
  wire state_out0_carry__4_n_0;
  wire state_out0_carry__4_n_1;
  wire state_out0_carry__4_n_2;
  wire state_out0_carry__4_n_3;
  wire state_out0_carry__5_n_0;
  wire state_out0_carry__5_n_1;
  wire state_out0_carry__5_n_2;
  wire state_out0_carry__5_n_3;
  wire state_out0_carry__6_n_0;
  wire state_out0_carry__6_n_1;
  wire state_out0_carry__6_n_2;
  wire state_out0_carry__6_n_3;
  wire state_out0_carry__7_n_0;
  wire state_out0_carry__7_n_1;
  wire state_out0_carry__7_n_2;
  wire state_out0_carry__7_n_3;
  wire state_out0_carry__8_n_0;
  wire state_out0_carry__8_n_1;
  wire state_out0_carry__8_n_2;
  wire state_out0_carry__8_n_3;
  wire state_out0_carry__9_n_0;
  wire state_out0_carry__9_n_1;
  wire state_out0_carry__9_n_2;
  wire state_out0_carry__9_n_3;
  wire state_out0_carry_n_0;
  wire state_out0_carry_n_1;
  wire state_out0_carry_n_2;
  wire state_out0_carry_n_3;
  wire [0:0]\state_out_reg[11] ;
  wire [2:0]\state_out_reg[18] ;
  wire [2:0]\state_out_reg[23] ;
  wire [1:0]\state_out_reg[26] ;
  wire [2:0]\state_out_reg[31] ;
  wire [1:0]\state_out_reg[32] ;
  wire [0:0]\state_out_reg[34] ;
  wire [2:0]\state_out_reg[36] ;
  wire [2:0]\state_out_reg[36]_0 ;
  wire [1:0]\state_out_reg[39] ;
  wire [1:0]\state_out_reg[40] ;
  wire [1:0]\state_out_reg[40]_0 ;
  wire [0:0]\state_out_reg[41] ;
  wire [1:0]\state_out_reg[44] ;
  wire [3:0]\state_out_reg[44]_0 ;
  wire [1:0]\state_out_reg[45] ;
  wire [2:0]\state_out_reg[48] ;
  wire [2:0]\state_out_reg[51] ;
  wire [0:0]\state_out_reg[52] ;
  wire [2:0]\state_out_reg[52]_0 ;
  wire [3:0]\state_out_reg[52]_1 ;
  wire [2:0]\state_out_reg[56] ;
  wire [0:0]\state_out_reg[56]_0 ;
  wire [3:0]\state_out_reg[59] ;
  wire [1:0]\state_out_reg[60] ;
  wire [0:0]\state_out_reg[63] ;
  wire [1:0]\state_out_reg[6] ;
  wire [2:2]NLW_state_out0_carry__14_CO_UNCONNECTED;
  wire [3:3]NLW_state_out0_carry__14_O_UNCONNECTED;

  CARRY4 state_out0_carry
       (.CI(1'b0),
        .CO({state_out0_carry_n_0,state_out0_carry_n_1,state_out0_carry_n_2,state_out0_carry_n_3}),
        .CYINIT(Q[0]),
        .DI(Q[4:1]),
        .O(add_const_state[3:0]),
        .S({\state_out_reg[36] [2:1],Q[2],\state_out_reg[36] [0]}));
  CARRY4 state_out0_carry__0
       (.CI(state_out0_carry_n_0),
        .CO({state_out0_carry__0_n_0,state_out0_carry__0_n_1,state_out0_carry__0_n_2,state_out0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[8:5]),
        .O(add_const_state[7:4]),
        .S({\state_out_reg[40] ,Q[6:5]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__0_i_1__6
       (.I0(state_out0_carry__12_0[2]),
        .O(\state_out_reg[11] ));
  CARRY4 state_out0_carry__1
       (.CI(state_out0_carry__0_n_0),
        .CO({state_out0_carry__1_n_0,state_out0_carry__1_n_1,state_out0_carry__1_n_2,state_out0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[12:9]),
        .O(add_const_state[11:8]),
        .S({\state_out_reg[44] [1],Q[11:10],\state_out_reg[44] [0]}));
  CARRY4 state_out0_carry__10
       (.CI(state_out0_carry__9_n_0),
        .CO({state_out0_carry__10_n_0,state_out0_carry__10_n_1,state_out0_carry__10_n_2,state_out0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(Q[48:45]),
        .O(add_const_state[47:44]),
        .S(Q[48:45]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__10_i_1__5
       (.I0(state_out0_carry__12_0[22]),
        .O(\state_out_reg[51] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__10_i_2__4
       (.I0(state_out0_carry__12_0[21]),
        .O(\state_out_reg[51] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__10_i_3__1
       (.I0(state_out0_carry__12_0[20]),
        .O(\state_out_reg[51] [0]));
  CARRY4 state_out0_carry__11
       (.CI(state_out0_carry__10_n_0),
        .CO({state_out0_carry__11_n_0,state_out0_carry__11_n_1,state_out0_carry__11_n_2,state_out0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI(Q[52:49]),
        .O(add_const_state[51:48]),
        .S(\state_out_reg[52]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__11_i_1__6
       (.I0(state_out0_carry__12_0[23]),
        .O(\state_out_reg[52] ));
  CARRY4 state_out0_carry__12
       (.CI(state_out0_carry__11_n_0),
        .CO({state_out0_carry__12_n_0,state_out0_carry__12_n_1,state_out0_carry__12_n_2,state_out0_carry__12_n_3}),
        .CYINIT(1'b0),
        .DI(Q[56:53]),
        .O(add_const_state[55:52]),
        .S({\state_out_reg[56]_0 ,Q[55:53]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__12_i_1__7
       (.I0(state_out0_carry__12_0[27]),
        .O(\state_out_reg[59] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__12_i_2__3
       (.I0(state_out0_carry__12_0[26]),
        .O(\state_out_reg[59] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__12_i_3__2
       (.I0(state_out0_carry__12_0[25]),
        .O(\state_out_reg[59] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__12_i_4__1
       (.I0(state_out0_carry__12_0[24]),
        .O(\state_out_reg[59] [0]));
  CARRY4 state_out0_carry__13
       (.CI(state_out0_carry__12_n_0),
        .CO({state_out0_carry__13_n_0,state_out0_carry__13_n_1,state_out0_carry__13_n_2,state_out0_carry__13_n_3}),
        .CYINIT(1'b0),
        .DI(Q[60:57]),
        .O(add_const_state[59:56]),
        .S(Q[60:57]));
  CARRY4 state_out0_carry__14
       (.CI(state_out0_carry__13_n_0),
        .CO({\state_out_reg[63] ,NLW_state_out0_carry__14_CO_UNCONNECTED[2],state_out0_carry__14_n_2,state_out0_carry__14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[63:61]}),
        .O({NLW_state_out0_carry__14_O_UNCONNECTED[3],add_const_state[62:60]}),
        .S({1'b1,S,Q[61]}));
  CARRY4 state_out0_carry__2
       (.CI(state_out0_carry__1_n_0),
        .CO({state_out0_carry__2_n_0,state_out0_carry__2_n_1,state_out0_carry__2_n_2,state_out0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[16:13]),
        .O(add_const_state[15:12]),
        .S({Q[16],\state_out_reg[48] }));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__2_i_1__7
       (.I0(state_out0_carry__12_0[5]),
        .O(\state_out_reg[18] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__2_i_2__7
       (.I0(state_out0_carry__12_0[4]),
        .O(\state_out_reg[18] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__2_i_3__3
       (.I0(state_out0_carry__12_0[3]),
        .O(\state_out_reg[18] [0]));
  CARRY4 state_out0_carry__3
       (.CI(state_out0_carry__2_n_0),
        .CO({state_out0_carry__3_n_0,state_out0_carry__3_n_1,state_out0_carry__3_n_2,state_out0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[20:17]),
        .O(add_const_state[19:16]),
        .S({\state_out_reg[52]_0 [2],Q[19],\state_out_reg[52]_0 [1:0]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__3_i_1__7
       (.I0(state_out0_carry__12_0[8]),
        .O(\state_out_reg[23] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__3_i_2__6
       (.I0(state_out0_carry__12_0[7]),
        .O(\state_out_reg[23] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__3_i_3__3
       (.I0(state_out0_carry__12_0[6]),
        .O(\state_out_reg[23] [0]));
  CARRY4 state_out0_carry__4
       (.CI(state_out0_carry__3_n_0),
        .CO({state_out0_carry__4_n_0,state_out0_carry__4_n_1,state_out0_carry__4_n_2,state_out0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[24:21]),
        .O(add_const_state[23:20]),
        .S({\state_out_reg[56] [2],Q[23],\state_out_reg[56] [1:0]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__4_i_1__7
       (.I0(state_out0_carry__12_0[10]),
        .O(\state_out_reg[26] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__4_i_2__4
       (.I0(state_out0_carry__12_0[9]),
        .O(\state_out_reg[26] [0]));
  CARRY4 state_out0_carry__5
       (.CI(state_out0_carry__4_n_0),
        .CO({state_out0_carry__5_n_0,state_out0_carry__5_n_1,state_out0_carry__5_n_2,state_out0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(Q[28:25]),
        .O(add_const_state[27:24]),
        .S({Q[28],\state_out_reg[60] [1],Q[26],\state_out_reg[60] [0]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__5_i_1__7
       (.I0(state_out0_carry__12_0[13]),
        .O(\state_out_reg[31] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__5_i_2__5
       (.I0(state_out0_carry__12_0[12]),
        .O(\state_out_reg[31] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__5_i_3__0
       (.I0(state_out0_carry__12_0[11]),
        .O(\state_out_reg[31] [0]));
  CARRY4 state_out0_carry__6
       (.CI(state_out0_carry__5_n_0),
        .CO({state_out0_carry__6_n_0,state_out0_carry__6_n_1,state_out0_carry__6_n_2,state_out0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(Q[32:29]),
        .O(add_const_state[31:28]),
        .S({\state_out_reg[32] [1],Q[31],\state_out_reg[32] [0],Q[29]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__6_i_1__7
       (.I0(state_out0_carry__12_0[14]),
        .O(\state_out_reg[34] ));
  CARRY4 state_out0_carry__7
       (.CI(state_out0_carry__6_n_0),
        .CO({state_out0_carry__7_n_0,state_out0_carry__7_n_1,state_out0_carry__7_n_2,state_out0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(Q[36:33]),
        .O(add_const_state[35:32]),
        .S({\state_out_reg[36]_0 [2:1],Q[34],\state_out_reg[36]_0 [0]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__7_i_1__6
       (.I0(state_out0_carry__12_0[16]),
        .O(\state_out_reg[39] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__7_i_2__4
       (.I0(state_out0_carry__12_0[15]),
        .O(\state_out_reg[39] [0]));
  CARRY4 state_out0_carry__8
       (.CI(state_out0_carry__7_n_0),
        .CO({state_out0_carry__8_n_0,state_out0_carry__8_n_1,state_out0_carry__8_n_2,state_out0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(Q[40:37]),
        .O(add_const_state[39:36]),
        .S({Q[40],\state_out_reg[40]_0 ,Q[37]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__8_i_1__7
       (.I0(state_out0_carry__12_0[17]),
        .O(\state_out_reg[41] ));
  CARRY4 state_out0_carry__9
       (.CI(state_out0_carry__8_n_0),
        .CO({state_out0_carry__9_n_0,state_out0_carry__9_n_1,state_out0_carry__9_n_2,state_out0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI(Q[44:41]),
        .O(add_const_state[43:40]),
        .S(\state_out_reg[44]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__9_i_1__7
       (.I0(state_out0_carry__12_0[19]),
        .O(\state_out_reg[45] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__9_i_2__6
       (.I0(state_out0_carry__12_0[18]),
        .O(\state_out_reg[45] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry_i_1__7
       (.I0(state_out0_carry__12_0[1]),
        .O(\state_out_reg[6] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry_i_2__4
       (.I0(state_out0_carry__12_0[0]),
        .O(\state_out_reg[6] [0]));
endmodule

(* ORIG_REF_NAME = "ascon_add_constant" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_add_constant_10
   (add_const_state,
    CO,
    \state_out_reg[56] ,
    \state_out_reg[52] ,
    \state_out_reg[44] ,
    \state_out_reg[39] ,
    \state_out_reg[36] ,
    \state_out_reg[32] ,
    \state_out_reg[27] ,
    \state_out_reg[24] ,
    \state_out_reg[20] ,
    \state_out_reg[15] ,
    \state_out_reg[12] ,
    \state_out_reg[8] ,
    \state_out_reg[4] ,
    \state_out_reg[96] ,
    \state_out_reg[36]_0 ,
    \state_out_reg[40] ,
    \state_out_reg[44]_0 ,
    \state_out_reg[48] ,
    \state_out_reg[52]_0 ,
    \state_out_reg[56]_0 ,
    \state_out_reg[60] ,
    \state_out_reg[32]_0 ,
    \state_out_reg[36]_1 ,
    \state_out_reg[40]_0 ,
    \state_out_reg[44]_1 ,
    \state_out_reg[52]_1 ,
    \state_out_reg[56]_1 ,
    \state_out_reg[60]_0 ,
    \state_out_reg[96]_0 ,
    Q);
  output [62:0]add_const_state;
  output [0:0]CO;
  output [0:0]\state_out_reg[56] ;
  output [3:0]\state_out_reg[52] ;
  output [3:0]\state_out_reg[44] ;
  output [1:0]\state_out_reg[39] ;
  output [2:0]\state_out_reg[36] ;
  output [1:0]\state_out_reg[32] ;
  output [1:0]\state_out_reg[27] ;
  output [2:0]\state_out_reg[24] ;
  output [2:0]\state_out_reg[20] ;
  output [2:0]\state_out_reg[15] ;
  output [1:0]\state_out_reg[12] ;
  output [1:0]\state_out_reg[8] ;
  output [2:0]\state_out_reg[4] ;
  input [63:0]\state_out_reg[96] ;
  input [1:0]\state_out_reg[36]_0 ;
  input [1:0]\state_out_reg[40] ;
  input [0:0]\state_out_reg[44]_0 ;
  input [2:0]\state_out_reg[48] ;
  input [0:0]\state_out_reg[52]_0 ;
  input [2:0]\state_out_reg[56]_0 ;
  input [1:0]\state_out_reg[60] ;
  input [1:0]\state_out_reg[32]_0 ;
  input [0:0]\state_out_reg[36]_1 ;
  input [1:0]\state_out_reg[40]_0 ;
  input [3:0]\state_out_reg[44]_1 ;
  input [3:0]\state_out_reg[52]_1 ;
  input [3:0]\state_out_reg[56]_1 ;
  input [1:0]\state_out_reg[60]_0 ;
  input [1:0]\state_out_reg[96]_0 ;
  input [33:0]Q;

  wire [0:0]CO;
  wire [33:0]Q;
  wire [62:0]add_const_state;
  wire state_out0_carry__0_n_0;
  wire state_out0_carry__0_n_1;
  wire state_out0_carry__0_n_2;
  wire state_out0_carry__0_n_3;
  wire state_out0_carry__10_n_0;
  wire state_out0_carry__10_n_1;
  wire state_out0_carry__10_n_2;
  wire state_out0_carry__10_n_3;
  wire state_out0_carry__11_n_0;
  wire state_out0_carry__11_n_1;
  wire state_out0_carry__11_n_2;
  wire state_out0_carry__11_n_3;
  wire state_out0_carry__12_n_0;
  wire state_out0_carry__12_n_1;
  wire state_out0_carry__12_n_2;
  wire state_out0_carry__12_n_3;
  wire state_out0_carry__13_n_0;
  wire state_out0_carry__13_n_1;
  wire state_out0_carry__13_n_2;
  wire state_out0_carry__13_n_3;
  wire state_out0_carry__14_n_2;
  wire state_out0_carry__14_n_3;
  wire state_out0_carry__1_n_0;
  wire state_out0_carry__1_n_1;
  wire state_out0_carry__1_n_2;
  wire state_out0_carry__1_n_3;
  wire state_out0_carry__2_n_0;
  wire state_out0_carry__2_n_1;
  wire state_out0_carry__2_n_2;
  wire state_out0_carry__2_n_3;
  wire state_out0_carry__3_n_0;
  wire state_out0_carry__3_n_1;
  wire state_out0_carry__3_n_2;
  wire state_out0_carry__3_n_3;
  wire state_out0_carry__4_n_0;
  wire state_out0_carry__4_n_1;
  wire state_out0_carry__4_n_2;
  wire state_out0_carry__4_n_3;
  wire state_out0_carry__5_n_0;
  wire state_out0_carry__5_n_1;
  wire state_out0_carry__5_n_2;
  wire state_out0_carry__5_n_3;
  wire state_out0_carry__6_n_0;
  wire state_out0_carry__6_n_1;
  wire state_out0_carry__6_n_2;
  wire state_out0_carry__6_n_3;
  wire state_out0_carry__7_n_0;
  wire state_out0_carry__7_n_1;
  wire state_out0_carry__7_n_2;
  wire state_out0_carry__7_n_3;
  wire state_out0_carry__8_n_0;
  wire state_out0_carry__8_n_1;
  wire state_out0_carry__8_n_2;
  wire state_out0_carry__8_n_3;
  wire state_out0_carry__9_n_0;
  wire state_out0_carry__9_n_1;
  wire state_out0_carry__9_n_2;
  wire state_out0_carry__9_n_3;
  wire state_out0_carry_n_0;
  wire state_out0_carry_n_1;
  wire state_out0_carry_n_2;
  wire state_out0_carry_n_3;
  wire [1:0]\state_out_reg[12] ;
  wire [2:0]\state_out_reg[15] ;
  wire [2:0]\state_out_reg[20] ;
  wire [2:0]\state_out_reg[24] ;
  wire [1:0]\state_out_reg[27] ;
  wire [1:0]\state_out_reg[32] ;
  wire [1:0]\state_out_reg[32]_0 ;
  wire [2:0]\state_out_reg[36] ;
  wire [1:0]\state_out_reg[36]_0 ;
  wire [0:0]\state_out_reg[36]_1 ;
  wire [1:0]\state_out_reg[39] ;
  wire [1:0]\state_out_reg[40] ;
  wire [1:0]\state_out_reg[40]_0 ;
  wire [3:0]\state_out_reg[44] ;
  wire [0:0]\state_out_reg[44]_0 ;
  wire [3:0]\state_out_reg[44]_1 ;
  wire [2:0]\state_out_reg[48] ;
  wire [2:0]\state_out_reg[4] ;
  wire [3:0]\state_out_reg[52] ;
  wire [0:0]\state_out_reg[52]_0 ;
  wire [3:0]\state_out_reg[52]_1 ;
  wire [0:0]\state_out_reg[56] ;
  wire [2:0]\state_out_reg[56]_0 ;
  wire [3:0]\state_out_reg[56]_1 ;
  wire [1:0]\state_out_reg[60] ;
  wire [1:0]\state_out_reg[60]_0 ;
  wire [1:0]\state_out_reg[8] ;
  wire [63:0]\state_out_reg[96] ;
  wire [1:0]\state_out_reg[96]_0 ;
  wire [2:2]NLW_state_out0_carry__14_CO_UNCONNECTED;
  wire [3:3]NLW_state_out0_carry__14_O_UNCONNECTED;

  CARRY4 state_out0_carry
       (.CI(1'b0),
        .CO({state_out0_carry_n_0,state_out0_carry_n_1,state_out0_carry_n_2,state_out0_carry_n_3}),
        .CYINIT(\state_out_reg[96] [0]),
        .DI(\state_out_reg[96] [4:1]),
        .O(add_const_state[3:0]),
        .S({\state_out_reg[36]_0 [1],\state_out_reg[96] [3],\state_out_reg[36]_0 [0],\state_out_reg[96] [1]}));
  CARRY4 state_out0_carry__0
       (.CI(state_out0_carry_n_0),
        .CO({state_out0_carry__0_n_0,state_out0_carry__0_n_1,state_out0_carry__0_n_2,state_out0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [8:5]),
        .O(add_const_state[7:4]),
        .S({\state_out_reg[40] ,\state_out_reg[96] [6:5]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__0_i_1__5
       (.I0(Q[4]),
        .O(\state_out_reg[8] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__0_i_2__3
       (.I0(Q[3]),
        .O(\state_out_reg[8] [0]));
  CARRY4 state_out0_carry__1
       (.CI(state_out0_carry__0_n_0),
        .CO({state_out0_carry__1_n_0,state_out0_carry__1_n_1,state_out0_carry__1_n_2,state_out0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [12:9]),
        .O(add_const_state[11:8]),
        .S({\state_out_reg[96] [12:10],\state_out_reg[44]_0 }));
  CARRY4 state_out0_carry__10
       (.CI(state_out0_carry__9_n_0),
        .CO({state_out0_carry__10_n_0,state_out0_carry__10_n_1,state_out0_carry__10_n_2,state_out0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [48:45]),
        .O(add_const_state[47:44]),
        .S(\state_out_reg[96] [48:45]));
  CARRY4 state_out0_carry__11
       (.CI(state_out0_carry__10_n_0),
        .CO({state_out0_carry__11_n_0,state_out0_carry__11_n_1,state_out0_carry__11_n_2,state_out0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [52:49]),
        .O(add_const_state[51:48]),
        .S(\state_out_reg[52]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__11_i_1__5
       (.I0(Q[32]),
        .O(\state_out_reg[52] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__11_i_2__4
       (.I0(Q[31]),
        .O(\state_out_reg[52] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__11_i_3__3
       (.I0(Q[30]),
        .O(\state_out_reg[52] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__11_i_4__0
       (.I0(Q[29]),
        .O(\state_out_reg[52] [0]));
  CARRY4 state_out0_carry__12
       (.CI(state_out0_carry__11_n_0),
        .CO({state_out0_carry__12_n_0,state_out0_carry__12_n_1,state_out0_carry__12_n_2,state_out0_carry__12_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [56:53]),
        .O(add_const_state[55:52]),
        .S(\state_out_reg[56]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__12_i_1__6
       (.I0(Q[33]),
        .O(\state_out_reg[56] ));
  CARRY4 state_out0_carry__13
       (.CI(state_out0_carry__12_n_0),
        .CO({state_out0_carry__13_n_0,state_out0_carry__13_n_1,state_out0_carry__13_n_2,state_out0_carry__13_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [60:57]),
        .O(add_const_state[59:56]),
        .S({\state_out_reg[96] [60],\state_out_reg[60]_0 ,\state_out_reg[96] [57]}));
  CARRY4 state_out0_carry__14
       (.CI(state_out0_carry__13_n_0),
        .CO({CO,NLW_state_out0_carry__14_CO_UNCONNECTED[2],state_out0_carry__14_n_2,state_out0_carry__14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\state_out_reg[96] [63:61]}),
        .O({NLW_state_out0_carry__14_O_UNCONNECTED[3],add_const_state[62:60]}),
        .S({1'b1,\state_out_reg[96] [63],\state_out_reg[96]_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__1_i_1__6
       (.I0(Q[6]),
        .O(\state_out_reg[12] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__1_i_2__4
       (.I0(Q[5]),
        .O(\state_out_reg[12] [0]));
  CARRY4 state_out0_carry__2
       (.CI(state_out0_carry__1_n_0),
        .CO({state_out0_carry__2_n_0,state_out0_carry__2_n_1,state_out0_carry__2_n_2,state_out0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [16:13]),
        .O(add_const_state[15:12]),
        .S({\state_out_reg[48] ,\state_out_reg[96] [13]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__2_i_1__6
       (.I0(Q[9]),
        .O(\state_out_reg[15] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__2_i_2__6
       (.I0(Q[8]),
        .O(\state_out_reg[15] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__2_i_3__2
       (.I0(Q[7]),
        .O(\state_out_reg[15] [0]));
  CARRY4 state_out0_carry__3
       (.CI(state_out0_carry__2_n_0),
        .CO({state_out0_carry__3_n_0,state_out0_carry__3_n_1,state_out0_carry__3_n_2,state_out0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [20:17]),
        .O(add_const_state[19:16]),
        .S({\state_out_reg[52]_0 ,\state_out_reg[96] [19:17]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__3_i_1__6
       (.I0(Q[12]),
        .O(\state_out_reg[20] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__3_i_2__5
       (.I0(Q[11]),
        .O(\state_out_reg[20] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__3_i_3__2
       (.I0(Q[10]),
        .O(\state_out_reg[20] [0]));
  CARRY4 state_out0_carry__4
       (.CI(state_out0_carry__3_n_0),
        .CO({state_out0_carry__4_n_0,state_out0_carry__4_n_1,state_out0_carry__4_n_2,state_out0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [24:21]),
        .O(add_const_state[23:20]),
        .S({\state_out_reg[96] [24],\state_out_reg[56]_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__4_i_1__6
       (.I0(Q[15]),
        .O(\state_out_reg[24] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__4_i_2__3
       (.I0(Q[14]),
        .O(\state_out_reg[24] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__4_i_3__1
       (.I0(Q[13]),
        .O(\state_out_reg[24] [0]));
  CARRY4 state_out0_carry__5
       (.CI(state_out0_carry__4_n_0),
        .CO({state_out0_carry__5_n_0,state_out0_carry__5_n_1,state_out0_carry__5_n_2,state_out0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [28:25]),
        .O(add_const_state[27:24]),
        .S({\state_out_reg[60] [1],\state_out_reg[96] [27],\state_out_reg[60] [0],\state_out_reg[96] [25]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__5_i_1__6
       (.I0(Q[17]),
        .O(\state_out_reg[27] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__5_i_2__4
       (.I0(Q[16]),
        .O(\state_out_reg[27] [0]));
  CARRY4 state_out0_carry__6
       (.CI(state_out0_carry__5_n_0),
        .CO({state_out0_carry__6_n_0,state_out0_carry__6_n_1,state_out0_carry__6_n_2,state_out0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [32:29]),
        .O(add_const_state[31:28]),
        .S({\state_out_reg[96] [32],\state_out_reg[32]_0 [1],\state_out_reg[96] [30],\state_out_reg[32]_0 [0]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__6_i_1__6
       (.I0(Q[19]),
        .O(\state_out_reg[32] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__6_i_2__4
       (.I0(Q[18]),
        .O(\state_out_reg[32] [0]));
  CARRY4 state_out0_carry__7
       (.CI(state_out0_carry__6_n_0),
        .CO({state_out0_carry__7_n_0,state_out0_carry__7_n_1,state_out0_carry__7_n_2,state_out0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [36:33]),
        .O(add_const_state[35:32]),
        .S({\state_out_reg[96] [36:34],\state_out_reg[36]_1 }));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__7_i_1__5
       (.I0(Q[22]),
        .O(\state_out_reg[36] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__7_i_2__3
       (.I0(Q[21]),
        .O(\state_out_reg[36] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__7_i_3__1
       (.I0(Q[20]),
        .O(\state_out_reg[36] [0]));
  CARRY4 state_out0_carry__8
       (.CI(state_out0_carry__7_n_0),
        .CO({state_out0_carry__8_n_0,state_out0_carry__8_n_1,state_out0_carry__8_n_2,state_out0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [40:37]),
        .O(add_const_state[39:36]),
        .S({\state_out_reg[96] [40:39],\state_out_reg[40]_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__8_i_1__6
       (.I0(Q[24]),
        .O(\state_out_reg[39] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__8_i_2__3
       (.I0(Q[23]),
        .O(\state_out_reg[39] [0]));
  CARRY4 state_out0_carry__9
       (.CI(state_out0_carry__8_n_0),
        .CO({state_out0_carry__9_n_0,state_out0_carry__9_n_1,state_out0_carry__9_n_2,state_out0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [44:41]),
        .O(add_const_state[43:40]),
        .S(\state_out_reg[44]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__9_i_1__6
       (.I0(Q[28]),
        .O(\state_out_reg[44] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__9_i_2__5
       (.I0(Q[27]),
        .O(\state_out_reg[44] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__9_i_3__1
       (.I0(Q[26]),
        .O(\state_out_reg[44] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__9_i_4__0
       (.I0(Q[25]),
        .O(\state_out_reg[44] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry_i_1__6
       (.I0(Q[2]),
        .O(\state_out_reg[4] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry_i_2__3
       (.I0(Q[1]),
        .O(\state_out_reg[4] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry_i_3__2
       (.I0(Q[0]),
        .O(\state_out_reg[4] [0]));
endmodule

(* ORIG_REF_NAME = "ascon_add_constant" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_add_constant_12
   (add_const_state,
    \state_out_reg[63] ,
    \state_out_reg[31] ,
    \state_out_reg[28] ,
    \state_out_reg[23] ,
    \state_out_reg[20] ,
    \state_out_reg[16] ,
    \state_out_reg[9] ,
    \state_out_reg[8] ,
    \state_out_reg[4] ,
    \state_out_reg[59] ,
    \state_out_reg[56] ,
    \state_out_reg[52] ,
    \state_out_reg[44] ,
    \state_out_reg[38] ,
    \state_out_reg[33] ,
    Q,
    \state_out_reg[37] ,
    \state_out_reg[41] ,
    \state_out_reg[45] ,
    \state_out_reg[49] ,
    \state_out_reg[53] ,
    \state_out_reg[57] ,
    \state_out_reg[61] ,
    \state_out_reg[33]_0 ,
    \state_out_reg[37]_0 ,
    \state_out_reg[41]_0 ,
    \state_out_reg[45]_0 ,
    \state_out_reg[49]_0 ,
    \state_out_reg[53]_0 ,
    \state_out_reg[57]_0 ,
    \state_out_reg[61]_0 ,
    S,
    state_out0_carry__13_0);
  output [61:0]add_const_state;
  output [0:0]\state_out_reg[63] ;
  output [1:0]\state_out_reg[31] ;
  output [1:0]\state_out_reg[28] ;
  output [2:0]\state_out_reg[23] ;
  output [0:0]\state_out_reg[20] ;
  output [2:0]\state_out_reg[16] ;
  output [0:0]\state_out_reg[9] ;
  output [1:0]\state_out_reg[8] ;
  output [1:0]\state_out_reg[4] ;
  output [1:0]\state_out_reg[59] ;
  output [3:0]\state_out_reg[56] ;
  output [3:0]\state_out_reg[52] ;
  output [3:0]\state_out_reg[44] ;
  output [1:0]\state_out_reg[38] ;
  output [0:0]\state_out_reg[33] ;
  input [62:0]Q;
  input [3:0]\state_out_reg[37] ;
  input [2:0]\state_out_reg[41] ;
  input [1:0]\state_out_reg[45] ;
  input [1:0]\state_out_reg[49] ;
  input [2:0]\state_out_reg[53] ;
  input [2:0]\state_out_reg[57] ;
  input [1:0]\state_out_reg[61] ;
  input [1:0]\state_out_reg[33]_0 ;
  input [3:0]\state_out_reg[37]_0 ;
  input [2:0]\state_out_reg[41]_0 ;
  input [1:0]\state_out_reg[45]_0 ;
  input [1:0]\state_out_reg[49]_0 ;
  input [2:0]\state_out_reg[53]_0 ;
  input [2:0]\state_out_reg[57]_0 ;
  input [3:0]\state_out_reg[61]_0 ;
  input [0:0]S;
  input [32:0]state_out0_carry__13_0;

  wire [62:0]Q;
  wire [0:0]S;
  wire [61:0]add_const_state;
  wire state_out0_carry__0_n_0;
  wire state_out0_carry__0_n_1;
  wire state_out0_carry__0_n_2;
  wire state_out0_carry__0_n_3;
  wire state_out0_carry__10_n_0;
  wire state_out0_carry__10_n_1;
  wire state_out0_carry__10_n_2;
  wire state_out0_carry__10_n_3;
  wire state_out0_carry__11_n_0;
  wire state_out0_carry__11_n_1;
  wire state_out0_carry__11_n_2;
  wire state_out0_carry__11_n_3;
  wire state_out0_carry__12_n_0;
  wire state_out0_carry__12_n_1;
  wire state_out0_carry__12_n_2;
  wire state_out0_carry__12_n_3;
  wire [32:0]state_out0_carry__13_0;
  wire state_out0_carry__13_n_0;
  wire state_out0_carry__13_n_1;
  wire state_out0_carry__13_n_2;
  wire state_out0_carry__13_n_3;
  wire state_out0_carry__14_n_3;
  wire state_out0_carry__1_n_0;
  wire state_out0_carry__1_n_1;
  wire state_out0_carry__1_n_2;
  wire state_out0_carry__1_n_3;
  wire state_out0_carry__2_n_0;
  wire state_out0_carry__2_n_1;
  wire state_out0_carry__2_n_2;
  wire state_out0_carry__2_n_3;
  wire state_out0_carry__3_n_0;
  wire state_out0_carry__3_n_1;
  wire state_out0_carry__3_n_2;
  wire state_out0_carry__3_n_3;
  wire state_out0_carry__4_n_0;
  wire state_out0_carry__4_n_1;
  wire state_out0_carry__4_n_2;
  wire state_out0_carry__4_n_3;
  wire state_out0_carry__5_n_0;
  wire state_out0_carry__5_n_1;
  wire state_out0_carry__5_n_2;
  wire state_out0_carry__5_n_3;
  wire state_out0_carry__6_n_0;
  wire state_out0_carry__6_n_1;
  wire state_out0_carry__6_n_2;
  wire state_out0_carry__6_n_3;
  wire state_out0_carry__7_n_0;
  wire state_out0_carry__7_n_1;
  wire state_out0_carry__7_n_2;
  wire state_out0_carry__7_n_3;
  wire state_out0_carry__8_n_0;
  wire state_out0_carry__8_n_1;
  wire state_out0_carry__8_n_2;
  wire state_out0_carry__8_n_3;
  wire state_out0_carry__9_n_0;
  wire state_out0_carry__9_n_1;
  wire state_out0_carry__9_n_2;
  wire state_out0_carry__9_n_3;
  wire state_out0_carry_n_0;
  wire state_out0_carry_n_1;
  wire state_out0_carry_n_2;
  wire state_out0_carry_n_3;
  wire [2:0]\state_out_reg[16] ;
  wire [0:0]\state_out_reg[20] ;
  wire [2:0]\state_out_reg[23] ;
  wire [1:0]\state_out_reg[28] ;
  wire [1:0]\state_out_reg[31] ;
  wire [0:0]\state_out_reg[33] ;
  wire [1:0]\state_out_reg[33]_0 ;
  wire [3:0]\state_out_reg[37] ;
  wire [3:0]\state_out_reg[37]_0 ;
  wire [1:0]\state_out_reg[38] ;
  wire [2:0]\state_out_reg[41] ;
  wire [2:0]\state_out_reg[41]_0 ;
  wire [3:0]\state_out_reg[44] ;
  wire [1:0]\state_out_reg[45] ;
  wire [1:0]\state_out_reg[45]_0 ;
  wire [1:0]\state_out_reg[49] ;
  wire [1:0]\state_out_reg[49]_0 ;
  wire [1:0]\state_out_reg[4] ;
  wire [3:0]\state_out_reg[52] ;
  wire [2:0]\state_out_reg[53] ;
  wire [2:0]\state_out_reg[53]_0 ;
  wire [3:0]\state_out_reg[56] ;
  wire [2:0]\state_out_reg[57] ;
  wire [2:0]\state_out_reg[57]_0 ;
  wire [1:0]\state_out_reg[59] ;
  wire [1:0]\state_out_reg[61] ;
  wire [3:0]\state_out_reg[61]_0 ;
  wire [0:0]\state_out_reg[63] ;
  wire [1:0]\state_out_reg[8] ;
  wire [0:0]\state_out_reg[9] ;
  wire [3:1]NLW_state_out0_carry__14_CO_UNCONNECTED;
  wire [3:2]NLW_state_out0_carry__14_O_UNCONNECTED;

  CARRY4 state_out0_carry
       (.CI(1'b0),
        .CO({state_out0_carry_n_0,state_out0_carry_n_1,state_out0_carry_n_2,state_out0_carry_n_3}),
        .CYINIT(Q[0]),
        .DI(Q[4:1]),
        .O(add_const_state[3:0]),
        .S(\state_out_reg[37] ));
  CARRY4 state_out0_carry__0
       (.CI(state_out0_carry_n_0),
        .CO({state_out0_carry__0_n_0,state_out0_carry__0_n_1,state_out0_carry__0_n_2,state_out0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[8:5]),
        .O(add_const_state[7:4]),
        .S({Q[8],\state_out_reg[41] }));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__0_i_1__4
       (.I0(state_out0_carry__13_0[3]),
        .O(\state_out_reg[8] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__0_i_2__2
       (.I0(state_out0_carry__13_0[2]),
        .O(\state_out_reg[8] [0]));
  CARRY4 state_out0_carry__1
       (.CI(state_out0_carry__0_n_0),
        .CO({state_out0_carry__1_n_0,state_out0_carry__1_n_1,state_out0_carry__1_n_2,state_out0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[12:9]),
        .O(add_const_state[11:8]),
        .S({\state_out_reg[45] [1],Q[11:10],\state_out_reg[45] [0]}));
  CARRY4 state_out0_carry__10
       (.CI(state_out0_carry__9_n_0),
        .CO({state_out0_carry__10_n_0,state_out0_carry__10_n_1,state_out0_carry__10_n_2,state_out0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(Q[48:45]),
        .O(add_const_state[47:44]),
        .S({\state_out_reg[49]_0 [1],Q[47:46],\state_out_reg[49]_0 [0]}));
  CARRY4 state_out0_carry__11
       (.CI(state_out0_carry__10_n_0),
        .CO({state_out0_carry__11_n_0,state_out0_carry__11_n_1,state_out0_carry__11_n_2,state_out0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI(Q[52:49]),
        .O(add_const_state[51:48]),
        .S({\state_out_reg[53]_0 ,Q[49]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__11_i_1__4
       (.I0(state_out0_carry__13_0[26]),
        .O(\state_out_reg[52] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__11_i_2__3
       (.I0(state_out0_carry__13_0[25]),
        .O(\state_out_reg[52] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__11_i_3__2
       (.I0(state_out0_carry__13_0[24]),
        .O(\state_out_reg[52] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__11_i_4
       (.I0(state_out0_carry__13_0[23]),
        .O(\state_out_reg[52] [0]));
  CARRY4 state_out0_carry__12
       (.CI(state_out0_carry__11_n_0),
        .CO({state_out0_carry__12_n_0,state_out0_carry__12_n_1,state_out0_carry__12_n_2,state_out0_carry__12_n_3}),
        .CYINIT(1'b0),
        .DI(Q[56:53]),
        .O(add_const_state[55:52]),
        .S({\state_out_reg[57]_0 [2],Q[55],\state_out_reg[57]_0 [1:0]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__12_i_1__5
       (.I0(state_out0_carry__13_0[30]),
        .O(\state_out_reg[56] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__12_i_2__2
       (.I0(state_out0_carry__13_0[29]),
        .O(\state_out_reg[56] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__12_i_3__1
       (.I0(state_out0_carry__13_0[28]),
        .O(\state_out_reg[56] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__12_i_4__0
       (.I0(state_out0_carry__13_0[27]),
        .O(\state_out_reg[56] [0]));
  CARRY4 state_out0_carry__13
       (.CI(state_out0_carry__12_n_0),
        .CO({state_out0_carry__13_n_0,state_out0_carry__13_n_1,state_out0_carry__13_n_2,state_out0_carry__13_n_3}),
        .CYINIT(1'b0),
        .DI(Q[60:57]),
        .O(add_const_state[59:56]),
        .S(\state_out_reg[61]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__13_i_1__5
       (.I0(state_out0_carry__13_0[32]),
        .O(\state_out_reg[59] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__13_i_2__4
       (.I0(state_out0_carry__13_0[31]),
        .O(\state_out_reg[59] [0]));
  CARRY4 state_out0_carry__14
       (.CI(state_out0_carry__13_n_0),
        .CO({NLW_state_out0_carry__14_CO_UNCONNECTED[3],\state_out_reg[63] ,NLW_state_out0_carry__14_CO_UNCONNECTED[1],state_out0_carry__14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[62:61]}),
        .O({NLW_state_out0_carry__14_O_UNCONNECTED[3:2],add_const_state[61:60]}),
        .S({1'b0,1'b1,S,Q[61]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__1_i_1__5
       (.I0(state_out0_carry__13_0[4]),
        .O(\state_out_reg[9] ));
  CARRY4 state_out0_carry__2
       (.CI(state_out0_carry__1_n_0),
        .CO({state_out0_carry__2_n_0,state_out0_carry__2_n_1,state_out0_carry__2_n_2,state_out0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[16:13]),
        .O(add_const_state[15:12]),
        .S({\state_out_reg[49] ,Q[14:13]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__2_i_1__5
       (.I0(state_out0_carry__13_0[7]),
        .O(\state_out_reg[16] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__2_i_2__5
       (.I0(state_out0_carry__13_0[6]),
        .O(\state_out_reg[16] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__2_i_3__1
       (.I0(state_out0_carry__13_0[5]),
        .O(\state_out_reg[16] [0]));
  CARRY4 state_out0_carry__3
       (.CI(state_out0_carry__2_n_0),
        .CO({state_out0_carry__3_n_0,state_out0_carry__3_n_1,state_out0_carry__3_n_2,state_out0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[20:17]),
        .O(add_const_state[19:16]),
        .S({Q[20],\state_out_reg[53] }));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__3_i_1__5
       (.I0(state_out0_carry__13_0[8]),
        .O(\state_out_reg[20] ));
  CARRY4 state_out0_carry__4
       (.CI(state_out0_carry__3_n_0),
        .CO({state_out0_carry__4_n_0,state_out0_carry__4_n_1,state_out0_carry__4_n_2,state_out0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[24:21]),
        .O(add_const_state[23:20]),
        .S({\state_out_reg[57] ,Q[21]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__4_i_1__5
       (.I0(state_out0_carry__13_0[11]),
        .O(\state_out_reg[23] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__4_i_2__2
       (.I0(state_out0_carry__13_0[10]),
        .O(\state_out_reg[23] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__4_i_3__0
       (.I0(state_out0_carry__13_0[9]),
        .O(\state_out_reg[23] [0]));
  CARRY4 state_out0_carry__5
       (.CI(state_out0_carry__4_n_0),
        .CO({state_out0_carry__5_n_0,state_out0_carry__5_n_1,state_out0_carry__5_n_2,state_out0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(Q[28:25]),
        .O(add_const_state[27:24]),
        .S({\state_out_reg[61] [1],Q[27:26],\state_out_reg[61] [0]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__5_i_1__5
       (.I0(state_out0_carry__13_0[13]),
        .O(\state_out_reg[28] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__5_i_2__3
       (.I0(state_out0_carry__13_0[12]),
        .O(\state_out_reg[28] [0]));
  CARRY4 state_out0_carry__6
       (.CI(state_out0_carry__5_n_0),
        .CO({state_out0_carry__6_n_0,state_out0_carry__6_n_1,state_out0_carry__6_n_2,state_out0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(Q[32:29]),
        .O(add_const_state[31:28]),
        .S({\state_out_reg[33]_0 [1],Q[31:30],\state_out_reg[33]_0 [0]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__6_i_1__5
       (.I0(state_out0_carry__13_0[15]),
        .O(\state_out_reg[31] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__6_i_2__3
       (.I0(state_out0_carry__13_0[14]),
        .O(\state_out_reg[31] [0]));
  CARRY4 state_out0_carry__7
       (.CI(state_out0_carry__6_n_0),
        .CO({state_out0_carry__7_n_0,state_out0_carry__7_n_1,state_out0_carry__7_n_2,state_out0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(Q[36:33]),
        .O(add_const_state[35:32]),
        .S(\state_out_reg[37]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__7_i_1__4
       (.I0(state_out0_carry__13_0[16]),
        .O(\state_out_reg[33] ));
  CARRY4 state_out0_carry__8
       (.CI(state_out0_carry__7_n_0),
        .CO({state_out0_carry__8_n_0,state_out0_carry__8_n_1,state_out0_carry__8_n_2,state_out0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(Q[40:37]),
        .O(add_const_state[39:36]),
        .S({\state_out_reg[41]_0 [2:1],Q[38],\state_out_reg[41]_0 [0]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__8_i_1__5
       (.I0(state_out0_carry__13_0[18]),
        .O(\state_out_reg[38] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__8_i_2__2
       (.I0(state_out0_carry__13_0[17]),
        .O(\state_out_reg[38] [0]));
  CARRY4 state_out0_carry__9
       (.CI(state_out0_carry__8_n_0),
        .CO({state_out0_carry__9_n_0,state_out0_carry__9_n_1,state_out0_carry__9_n_2,state_out0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI(Q[44:41]),
        .O(add_const_state[43:40]),
        .S({Q[44:43],\state_out_reg[45]_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__9_i_1__5
       (.I0(state_out0_carry__13_0[22]),
        .O(\state_out_reg[44] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__9_i_2__4
       (.I0(state_out0_carry__13_0[21]),
        .O(\state_out_reg[44] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__9_i_3__0
       (.I0(state_out0_carry__13_0[20]),
        .O(\state_out_reg[44] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__9_i_4
       (.I0(state_out0_carry__13_0[19]),
        .O(\state_out_reg[44] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry_i_1__5
       (.I0(state_out0_carry__13_0[1]),
        .O(\state_out_reg[4] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry_i_2__2
       (.I0(state_out0_carry__13_0[0]),
        .O(\state_out_reg[4] [0]));
endmodule

(* ORIG_REF_NAME = "ascon_add_constant" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_add_constant_14
   (add_const_state,
    CO,
    \state_out_reg[61] ,
    \state_out_reg[57] ,
    \state_out_reg[53] ,
    \state_out_reg[49] ,
    \state_out_reg[43] ,
    \state_out_reg[41] ,
    \state_out_reg[37] ,
    \state_out_reg[33] ,
    \state_out_reg[29] ,
    \state_out_reg[25] ,
    \state_out_reg[20] ,
    \state_out_reg[17] ,
    \state_out_reg[13] ,
    \state_out_reg[8] ,
    \state_out_reg[5] ,
    \state_out_reg[96] ,
    \state_out_reg[37]_0 ,
    \state_out_reg[41]_0 ,
    \state_out_reg[45] ,
    \state_out_reg[49]_0 ,
    \state_out_reg[53]_0 ,
    \state_out_reg[57]_0 ,
    \state_out_reg[61]_0 ,
    \state_out_reg[33]_0 ,
    \state_out_reg[41]_1 ,
    \state_out_reg[45]_0 ,
    \state_out_reg[49]_1 ,
    \state_out_reg[53]_1 ,
    \state_out_reg[57]_1 ,
    \state_out_reg[61]_1 ,
    \state_out_reg[96]_0 ,
    Q);
  output [61:0]add_const_state;
  output [0:0]CO;
  output [3:0]\state_out_reg[61] ;
  output [2:0]\state_out_reg[57] ;
  output [2:0]\state_out_reg[53] ;
  output [1:0]\state_out_reg[49] ;
  output [1:0]\state_out_reg[43] ;
  output [2:0]\state_out_reg[41] ;
  output [3:0]\state_out_reg[37] ;
  output [1:0]\state_out_reg[33] ;
  output [1:0]\state_out_reg[29] ;
  output [2:0]\state_out_reg[25] ;
  output [2:0]\state_out_reg[20] ;
  output [1:0]\state_out_reg[17] ;
  output [1:0]\state_out_reg[13] ;
  output [2:0]\state_out_reg[8] ;
  output [3:0]\state_out_reg[5] ;
  input [62:0]\state_out_reg[96] ;
  input [0:0]\state_out_reg[37]_0 ;
  input [3:0]\state_out_reg[41]_0 ;
  input [0:0]\state_out_reg[45] ;
  input [1:0]\state_out_reg[49]_0 ;
  input [1:0]\state_out_reg[53]_0 ;
  input [1:0]\state_out_reg[57]_0 ;
  input [0:0]\state_out_reg[61]_0 ;
  input [3:0]\state_out_reg[33]_0 ;
  input [3:0]\state_out_reg[41]_1 ;
  input [1:0]\state_out_reg[45]_0 ;
  input [1:0]\state_out_reg[49]_1 ;
  input [1:0]\state_out_reg[53]_1 ;
  input [3:0]\state_out_reg[57]_1 ;
  input [1:0]\state_out_reg[61]_1 ;
  input [0:0]\state_out_reg[96]_0 ;
  input [41:0]Q;

  wire [0:0]CO;
  wire [41:0]Q;
  wire [61:0]add_const_state;
  wire state_out0_carry__0_n_0;
  wire state_out0_carry__0_n_1;
  wire state_out0_carry__0_n_2;
  wire state_out0_carry__0_n_3;
  wire state_out0_carry__10_n_0;
  wire state_out0_carry__10_n_1;
  wire state_out0_carry__10_n_2;
  wire state_out0_carry__10_n_3;
  wire state_out0_carry__11_n_0;
  wire state_out0_carry__11_n_1;
  wire state_out0_carry__11_n_2;
  wire state_out0_carry__11_n_3;
  wire state_out0_carry__12_n_0;
  wire state_out0_carry__12_n_1;
  wire state_out0_carry__12_n_2;
  wire state_out0_carry__12_n_3;
  wire state_out0_carry__13_n_0;
  wire state_out0_carry__13_n_1;
  wire state_out0_carry__13_n_2;
  wire state_out0_carry__13_n_3;
  wire state_out0_carry__14_n_3;
  wire state_out0_carry__1_n_0;
  wire state_out0_carry__1_n_1;
  wire state_out0_carry__1_n_2;
  wire state_out0_carry__1_n_3;
  wire state_out0_carry__2_n_0;
  wire state_out0_carry__2_n_1;
  wire state_out0_carry__2_n_2;
  wire state_out0_carry__2_n_3;
  wire state_out0_carry__3_n_0;
  wire state_out0_carry__3_n_1;
  wire state_out0_carry__3_n_2;
  wire state_out0_carry__3_n_3;
  wire state_out0_carry__4_n_0;
  wire state_out0_carry__4_n_1;
  wire state_out0_carry__4_n_2;
  wire state_out0_carry__4_n_3;
  wire state_out0_carry__5_n_0;
  wire state_out0_carry__5_n_1;
  wire state_out0_carry__5_n_2;
  wire state_out0_carry__5_n_3;
  wire state_out0_carry__6_n_0;
  wire state_out0_carry__6_n_1;
  wire state_out0_carry__6_n_2;
  wire state_out0_carry__6_n_3;
  wire state_out0_carry__7_n_0;
  wire state_out0_carry__7_n_1;
  wire state_out0_carry__7_n_2;
  wire state_out0_carry__7_n_3;
  wire state_out0_carry__8_n_0;
  wire state_out0_carry__8_n_1;
  wire state_out0_carry__8_n_2;
  wire state_out0_carry__8_n_3;
  wire state_out0_carry__9_n_0;
  wire state_out0_carry__9_n_1;
  wire state_out0_carry__9_n_2;
  wire state_out0_carry__9_n_3;
  wire state_out0_carry_n_0;
  wire state_out0_carry_n_1;
  wire state_out0_carry_n_2;
  wire state_out0_carry_n_3;
  wire [1:0]\state_out_reg[13] ;
  wire [1:0]\state_out_reg[17] ;
  wire [2:0]\state_out_reg[20] ;
  wire [2:0]\state_out_reg[25] ;
  wire [1:0]\state_out_reg[29] ;
  wire [1:0]\state_out_reg[33] ;
  wire [3:0]\state_out_reg[33]_0 ;
  wire [3:0]\state_out_reg[37] ;
  wire [0:0]\state_out_reg[37]_0 ;
  wire [2:0]\state_out_reg[41] ;
  wire [3:0]\state_out_reg[41]_0 ;
  wire [3:0]\state_out_reg[41]_1 ;
  wire [1:0]\state_out_reg[43] ;
  wire [0:0]\state_out_reg[45] ;
  wire [1:0]\state_out_reg[45]_0 ;
  wire [1:0]\state_out_reg[49] ;
  wire [1:0]\state_out_reg[49]_0 ;
  wire [1:0]\state_out_reg[49]_1 ;
  wire [2:0]\state_out_reg[53] ;
  wire [1:0]\state_out_reg[53]_0 ;
  wire [1:0]\state_out_reg[53]_1 ;
  wire [2:0]\state_out_reg[57] ;
  wire [1:0]\state_out_reg[57]_0 ;
  wire [3:0]\state_out_reg[57]_1 ;
  wire [3:0]\state_out_reg[5] ;
  wire [3:0]\state_out_reg[61] ;
  wire [0:0]\state_out_reg[61]_0 ;
  wire [1:0]\state_out_reg[61]_1 ;
  wire [2:0]\state_out_reg[8] ;
  wire [62:0]\state_out_reg[96] ;
  wire [0:0]\state_out_reg[96]_0 ;
  wire [3:1]NLW_state_out0_carry__14_CO_UNCONNECTED;
  wire [3:2]NLW_state_out0_carry__14_O_UNCONNECTED;

  CARRY4 state_out0_carry
       (.CI(1'b0),
        .CO({state_out0_carry_n_0,state_out0_carry_n_1,state_out0_carry_n_2,state_out0_carry_n_3}),
        .CYINIT(\state_out_reg[96] [0]),
        .DI(\state_out_reg[96] [4:1]),
        .O(add_const_state[3:0]),
        .S({\state_out_reg[96] [4:2],\state_out_reg[37]_0 }));
  CARRY4 state_out0_carry__0
       (.CI(state_out0_carry_n_0),
        .CO({state_out0_carry__0_n_0,state_out0_carry__0_n_1,state_out0_carry__0_n_2,state_out0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [8:5]),
        .O(add_const_state[7:4]),
        .S(\state_out_reg[41]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__0_i_1__3
       (.I0(Q[6]),
        .O(\state_out_reg[8] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__0_i_2__1
       (.I0(Q[5]),
        .O(\state_out_reg[8] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__0_i_3__1
       (.I0(Q[4]),
        .O(\state_out_reg[8] [0]));
  CARRY4 state_out0_carry__1
       (.CI(state_out0_carry__0_n_0),
        .CO({state_out0_carry__1_n_0,state_out0_carry__1_n_1,state_out0_carry__1_n_2,state_out0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [12:9]),
        .O(add_const_state[11:8]),
        .S({\state_out_reg[45] ,\state_out_reg[96] [11:9]}));
  CARRY4 state_out0_carry__10
       (.CI(state_out0_carry__9_n_0),
        .CO({state_out0_carry__10_n_0,state_out0_carry__10_n_1,state_out0_carry__10_n_2,state_out0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [48:45]),
        .O(add_const_state[47:44]),
        .S({\state_out_reg[96] [48:47],\state_out_reg[49]_1 }));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__10_i_1__4
       (.I0(Q[31]),
        .O(\state_out_reg[49] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__10_i_2__3
       (.I0(Q[30]),
        .O(\state_out_reg[49] [0]));
  CARRY4 state_out0_carry__11
       (.CI(state_out0_carry__10_n_0),
        .CO({state_out0_carry__11_n_0,state_out0_carry__11_n_1,state_out0_carry__11_n_2,state_out0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [52:49]),
        .O(add_const_state[51:48]),
        .S({\state_out_reg[96] [52],\state_out_reg[53]_1 [1],\state_out_reg[96] [50],\state_out_reg[53]_1 [0]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__11_i_1__3
       (.I0(Q[34]),
        .O(\state_out_reg[53] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__11_i_2__2
       (.I0(Q[33]),
        .O(\state_out_reg[53] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__11_i_3__1
       (.I0(Q[32]),
        .O(\state_out_reg[53] [0]));
  CARRY4 state_out0_carry__12
       (.CI(state_out0_carry__11_n_0),
        .CO({state_out0_carry__12_n_0,state_out0_carry__12_n_1,state_out0_carry__12_n_2,state_out0_carry__12_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [56:53]),
        .O(add_const_state[55:52]),
        .S(\state_out_reg[57]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__12_i_1__4
       (.I0(Q[37]),
        .O(\state_out_reg[57] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__12_i_2__1
       (.I0(Q[36]),
        .O(\state_out_reg[57] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__12_i_3__0
       (.I0(Q[35]),
        .O(\state_out_reg[57] [0]));
  CARRY4 state_out0_carry__13
       (.CI(state_out0_carry__12_n_0),
        .CO({state_out0_carry__13_n_0,state_out0_carry__13_n_1,state_out0_carry__13_n_2,state_out0_carry__13_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [60:57]),
        .O(add_const_state[59:56]),
        .S({\state_out_reg[96] [60],\state_out_reg[61]_1 [1],\state_out_reg[96] [58],\state_out_reg[61]_1 [0]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__13_i_1__4
       (.I0(Q[41]),
        .O(\state_out_reg[61] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__13_i_2__3
       (.I0(Q[40]),
        .O(\state_out_reg[61] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__13_i_3__1
       (.I0(Q[39]),
        .O(\state_out_reg[61] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__13_i_4
       (.I0(Q[38]),
        .O(\state_out_reg[61] [0]));
  CARRY4 state_out0_carry__14
       (.CI(state_out0_carry__13_n_0),
        .CO({NLW_state_out0_carry__14_CO_UNCONNECTED[3],CO,NLW_state_out0_carry__14_CO_UNCONNECTED[1],state_out0_carry__14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\state_out_reg[96] [62:61]}),
        .O({NLW_state_out0_carry__14_O_UNCONNECTED[3:2],add_const_state[61:60]}),
        .S({1'b0,1'b1,\state_out_reg[96]_0 ,\state_out_reg[96] [61]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__1_i_1__4
       (.I0(Q[8]),
        .O(\state_out_reg[13] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__1_i_2__3
       (.I0(Q[7]),
        .O(\state_out_reg[13] [0]));
  CARRY4 state_out0_carry__2
       (.CI(state_out0_carry__1_n_0),
        .CO({state_out0_carry__2_n_0,state_out0_carry__2_n_1,state_out0_carry__2_n_2,state_out0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [16:13]),
        .O(add_const_state[15:12]),
        .S({\state_out_reg[96] [16:15],\state_out_reg[49]_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__2_i_1__4
       (.I0(Q[10]),
        .O(\state_out_reg[17] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__2_i_2__4
       (.I0(Q[9]),
        .O(\state_out_reg[17] [0]));
  CARRY4 state_out0_carry__3
       (.CI(state_out0_carry__2_n_0),
        .CO({state_out0_carry__3_n_0,state_out0_carry__3_n_1,state_out0_carry__3_n_2,state_out0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [20:17]),
        .O(add_const_state[19:16]),
        .S({\state_out_reg[53]_0 ,\state_out_reg[96] [18:17]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__3_i_1__4
       (.I0(Q[13]),
        .O(\state_out_reg[20] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__3_i_2__4
       (.I0(Q[12]),
        .O(\state_out_reg[20] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__3_i_3__1
       (.I0(Q[11]),
        .O(\state_out_reg[20] [0]));
  CARRY4 state_out0_carry__4
       (.CI(state_out0_carry__3_n_0),
        .CO({state_out0_carry__4_n_0,state_out0_carry__4_n_1,state_out0_carry__4_n_2,state_out0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [24:21]),
        .O(add_const_state[23:20]),
        .S({\state_out_reg[96] [24],\state_out_reg[57]_0 ,\state_out_reg[96] [21]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__4_i_1__4
       (.I0(Q[16]),
        .O(\state_out_reg[25] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__4_i_2__1
       (.I0(Q[15]),
        .O(\state_out_reg[25] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__4_i_3
       (.I0(Q[14]),
        .O(\state_out_reg[25] [0]));
  CARRY4 state_out0_carry__5
       (.CI(state_out0_carry__4_n_0),
        .CO({state_out0_carry__5_n_0,state_out0_carry__5_n_1,state_out0_carry__5_n_2,state_out0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [28:25]),
        .O(add_const_state[27:24]),
        .S({\state_out_reg[96] [28:26],\state_out_reg[61]_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__5_i_1__4
       (.I0(Q[18]),
        .O(\state_out_reg[29] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__5_i_2__2
       (.I0(Q[17]),
        .O(\state_out_reg[29] [0]));
  CARRY4 state_out0_carry__6
       (.CI(state_out0_carry__5_n_0),
        .CO({state_out0_carry__6_n_0,state_out0_carry__6_n_1,state_out0_carry__6_n_2,state_out0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [32:29]),
        .O(add_const_state[31:28]),
        .S(\state_out_reg[33]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__6_i_1__4
       (.I0(Q[20]),
        .O(\state_out_reg[33] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__6_i_2__2
       (.I0(Q[19]),
        .O(\state_out_reg[33] [0]));
  CARRY4 state_out0_carry__7
       (.CI(state_out0_carry__6_n_0),
        .CO({state_out0_carry__7_n_0,state_out0_carry__7_n_1,state_out0_carry__7_n_2,state_out0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [36:33]),
        .O(add_const_state[35:32]),
        .S(\state_out_reg[96] [36:33]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__7_i_1__3
       (.I0(Q[24]),
        .O(\state_out_reg[37] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__7_i_2__2
       (.I0(Q[23]),
        .O(\state_out_reg[37] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__7_i_3__0
       (.I0(Q[22]),
        .O(\state_out_reg[37] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__7_i_4
       (.I0(Q[21]),
        .O(\state_out_reg[37] [0]));
  CARRY4 state_out0_carry__8
       (.CI(state_out0_carry__7_n_0),
        .CO({state_out0_carry__8_n_0,state_out0_carry__8_n_1,state_out0_carry__8_n_2,state_out0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [40:37]),
        .O(add_const_state[39:36]),
        .S(\state_out_reg[41]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__8_i_1__4
       (.I0(Q[27]),
        .O(\state_out_reg[41] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__8_i_2__1
       (.I0(Q[26]),
        .O(\state_out_reg[41] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__8_i_3__0
       (.I0(Q[25]),
        .O(\state_out_reg[41] [0]));
  CARRY4 state_out0_carry__9
       (.CI(state_out0_carry__8_n_0),
        .CO({state_out0_carry__9_n_0,state_out0_carry__9_n_1,state_out0_carry__9_n_2,state_out0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [44:41]),
        .O(add_const_state[43:40]),
        .S({\state_out_reg[45]_0 ,\state_out_reg[96] [42:41]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__9_i_1__4
       (.I0(Q[29]),
        .O(\state_out_reg[43] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__9_i_2__3
       (.I0(Q[28]),
        .O(\state_out_reg[43] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry_i_1__4
       (.I0(Q[3]),
        .O(\state_out_reg[5] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry_i_2__1
       (.I0(Q[2]),
        .O(\state_out_reg[5] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry_i_3__1
       (.I0(Q[1]),
        .O(\state_out_reg[5] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry_i_4__0
       (.I0(Q[0]),
        .O(\state_out_reg[5] [0]));
endmodule

(* ORIG_REF_NAME = "ascon_add_constant" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_add_constant_16
   (add_const_state,
    \state_out_reg[63] ,
    \state_out_reg[33] ,
    \state_out_reg[26] ,
    \state_out_reg[24] ,
    \state_out_reg[21] ,
    \state_out_reg[15] ,
    \state_out_reg[13] ,
    \state_out_reg[9] ,
    \state_out_reg[2] ,
    \state_out_reg[60] ,
    \state_out_reg[57] ,
    \state_out_reg[52] ,
    \state_out_reg[47] ,
    \state_out_reg[45] ,
    \state_out_reg[41] ,
    Q,
    \state_out_reg[36] ,
    \state_out_reg[40] ,
    \state_out_reg[44] ,
    \state_out_reg[48] ,
    \state_out_reg[52]_0 ,
    \state_out_reg[56] ,
    \state_out_reg[60]_0 ,
    \state_out_reg[32] ,
    \state_out_reg[36]_0 ,
    \state_out_reg[40]_0 ,
    \state_out_reg[44]_0 ,
    \state_out_reg[48]_0 ,
    \state_out_reg[52]_1 ,
    \state_out_reg[56]_0 ,
    \state_out_reg[60]_1 ,
    S,
    state_out0_carry__13_0);
  output [62:0]add_const_state;
  output [0:0]\state_out_reg[63] ;
  output [3:0]\state_out_reg[33] ;
  output [0:0]\state_out_reg[26] ;
  output [1:0]\state_out_reg[24] ;
  output [1:0]\state_out_reg[21] ;
  output [1:0]\state_out_reg[15] ;
  output [0:0]\state_out_reg[13] ;
  output [3:0]\state_out_reg[9] ;
  output [0:0]\state_out_reg[2] ;
  output [1:0]\state_out_reg[60] ;
  output [3:0]\state_out_reg[57] ;
  output [1:0]\state_out_reg[52] ;
  output [1:0]\state_out_reg[47] ;
  output [1:0]\state_out_reg[45] ;
  output [3:0]\state_out_reg[41] ;
  input [63:0]Q;
  input [0:0]\state_out_reg[36] ;
  input [2:0]\state_out_reg[40] ;
  input [1:0]\state_out_reg[44] ;
  input [3:0]\state_out_reg[48] ;
  input [1:0]\state_out_reg[52]_0 ;
  input [0:0]\state_out_reg[56] ;
  input [2:0]\state_out_reg[60]_0 ;
  input [2:0]\state_out_reg[32] ;
  input [2:0]\state_out_reg[36]_0 ;
  input [0:0]\state_out_reg[40]_0 ;
  input [1:0]\state_out_reg[44]_0 ;
  input [1:0]\state_out_reg[48]_0 ;
  input [2:0]\state_out_reg[52]_1 ;
  input [1:0]\state_out_reg[56]_0 ;
  input [2:0]\state_out_reg[60]_1 ;
  input [1:0]S;
  input [32:0]state_out0_carry__13_0;

  wire [63:0]Q;
  wire [1:0]S;
  wire [62:0]add_const_state;
  wire state_out0_carry__0_n_0;
  wire state_out0_carry__0_n_1;
  wire state_out0_carry__0_n_2;
  wire state_out0_carry__0_n_3;
  wire state_out0_carry__10_n_0;
  wire state_out0_carry__10_n_1;
  wire state_out0_carry__10_n_2;
  wire state_out0_carry__10_n_3;
  wire state_out0_carry__11_n_0;
  wire state_out0_carry__11_n_1;
  wire state_out0_carry__11_n_2;
  wire state_out0_carry__11_n_3;
  wire state_out0_carry__12_n_0;
  wire state_out0_carry__12_n_1;
  wire state_out0_carry__12_n_2;
  wire state_out0_carry__12_n_3;
  wire [32:0]state_out0_carry__13_0;
  wire state_out0_carry__13_n_0;
  wire state_out0_carry__13_n_1;
  wire state_out0_carry__13_n_2;
  wire state_out0_carry__13_n_3;
  wire state_out0_carry__14_n_2;
  wire state_out0_carry__14_n_3;
  wire state_out0_carry__1_n_0;
  wire state_out0_carry__1_n_1;
  wire state_out0_carry__1_n_2;
  wire state_out0_carry__1_n_3;
  wire state_out0_carry__2_n_0;
  wire state_out0_carry__2_n_1;
  wire state_out0_carry__2_n_2;
  wire state_out0_carry__2_n_3;
  wire state_out0_carry__3_n_0;
  wire state_out0_carry__3_n_1;
  wire state_out0_carry__3_n_2;
  wire state_out0_carry__3_n_3;
  wire state_out0_carry__4_n_0;
  wire state_out0_carry__4_n_1;
  wire state_out0_carry__4_n_2;
  wire state_out0_carry__4_n_3;
  wire state_out0_carry__5_n_0;
  wire state_out0_carry__5_n_1;
  wire state_out0_carry__5_n_2;
  wire state_out0_carry__5_n_3;
  wire state_out0_carry__6_n_0;
  wire state_out0_carry__6_n_1;
  wire state_out0_carry__6_n_2;
  wire state_out0_carry__6_n_3;
  wire state_out0_carry__7_n_0;
  wire state_out0_carry__7_n_1;
  wire state_out0_carry__7_n_2;
  wire state_out0_carry__7_n_3;
  wire state_out0_carry__8_n_0;
  wire state_out0_carry__8_n_1;
  wire state_out0_carry__8_n_2;
  wire state_out0_carry__8_n_3;
  wire state_out0_carry__9_n_0;
  wire state_out0_carry__9_n_1;
  wire state_out0_carry__9_n_2;
  wire state_out0_carry__9_n_3;
  wire state_out0_carry_n_0;
  wire state_out0_carry_n_1;
  wire state_out0_carry_n_2;
  wire state_out0_carry_n_3;
  wire [0:0]\state_out_reg[13] ;
  wire [1:0]\state_out_reg[15] ;
  wire [1:0]\state_out_reg[21] ;
  wire [1:0]\state_out_reg[24] ;
  wire [0:0]\state_out_reg[26] ;
  wire [0:0]\state_out_reg[2] ;
  wire [2:0]\state_out_reg[32] ;
  wire [3:0]\state_out_reg[33] ;
  wire [0:0]\state_out_reg[36] ;
  wire [2:0]\state_out_reg[36]_0 ;
  wire [2:0]\state_out_reg[40] ;
  wire [0:0]\state_out_reg[40]_0 ;
  wire [3:0]\state_out_reg[41] ;
  wire [1:0]\state_out_reg[44] ;
  wire [1:0]\state_out_reg[44]_0 ;
  wire [1:0]\state_out_reg[45] ;
  wire [1:0]\state_out_reg[47] ;
  wire [3:0]\state_out_reg[48] ;
  wire [1:0]\state_out_reg[48]_0 ;
  wire [1:0]\state_out_reg[52] ;
  wire [1:0]\state_out_reg[52]_0 ;
  wire [2:0]\state_out_reg[52]_1 ;
  wire [0:0]\state_out_reg[56] ;
  wire [1:0]\state_out_reg[56]_0 ;
  wire [3:0]\state_out_reg[57] ;
  wire [1:0]\state_out_reg[60] ;
  wire [2:0]\state_out_reg[60]_0 ;
  wire [2:0]\state_out_reg[60]_1 ;
  wire [0:0]\state_out_reg[63] ;
  wire [3:0]\state_out_reg[9] ;
  wire [2:2]NLW_state_out0_carry__14_CO_UNCONNECTED;
  wire [3:3]NLW_state_out0_carry__14_O_UNCONNECTED;

  CARRY4 state_out0_carry
       (.CI(1'b0),
        .CO({state_out0_carry_n_0,state_out0_carry_n_1,state_out0_carry_n_2,state_out0_carry_n_3}),
        .CYINIT(Q[0]),
        .DI(Q[4:1]),
        .O(add_const_state[3:0]),
        .S({Q[4:3],\state_out_reg[36] ,Q[1]}));
  CARRY4 state_out0_carry__0
       (.CI(state_out0_carry_n_0),
        .CO({state_out0_carry__0_n_0,state_out0_carry__0_n_1,state_out0_carry__0_n_2,state_out0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[8:5]),
        .O(add_const_state[7:4]),
        .S({\state_out_reg[40] ,Q[5]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__0_i_1__2
       (.I0(state_out0_carry__13_0[4]),
        .O(\state_out_reg[9] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__0_i_2__0
       (.I0(state_out0_carry__13_0[3]),
        .O(\state_out_reg[9] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__0_i_3__0
       (.I0(state_out0_carry__13_0[2]),
        .O(\state_out_reg[9] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__0_i_4
       (.I0(state_out0_carry__13_0[1]),
        .O(\state_out_reg[9] [0]));
  CARRY4 state_out0_carry__1
       (.CI(state_out0_carry__0_n_0),
        .CO({state_out0_carry__1_n_0,state_out0_carry__1_n_1,state_out0_carry__1_n_2,state_out0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[12:9]),
        .O(add_const_state[11:8]),
        .S({\state_out_reg[44] [1],Q[11],\state_out_reg[44] [0],Q[9]}));
  CARRY4 state_out0_carry__10
       (.CI(state_out0_carry__9_n_0),
        .CO({state_out0_carry__10_n_0,state_out0_carry__10_n_1,state_out0_carry__10_n_2,state_out0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(Q[48:45]),
        .O(add_const_state[47:44]),
        .S({\state_out_reg[48]_0 ,Q[46:45]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__10_i_1__3
       (.I0(state_out0_carry__13_0[24]),
        .O(\state_out_reg[47] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__10_i_2__2
       (.I0(state_out0_carry__13_0[23]),
        .O(\state_out_reg[47] [0]));
  CARRY4 state_out0_carry__11
       (.CI(state_out0_carry__10_n_0),
        .CO({state_out0_carry__11_n_0,state_out0_carry__11_n_1,state_out0_carry__11_n_2,state_out0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI(Q[52:49]),
        .O(add_const_state[51:48]),
        .S({\state_out_reg[52]_1 [2],Q[51],\state_out_reg[52]_1 [1:0]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__11_i_1__2
       (.I0(state_out0_carry__13_0[26]),
        .O(\state_out_reg[52] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__11_i_2__1
       (.I0(state_out0_carry__13_0[25]),
        .O(\state_out_reg[52] [0]));
  CARRY4 state_out0_carry__12
       (.CI(state_out0_carry__11_n_0),
        .CO({state_out0_carry__12_n_0,state_out0_carry__12_n_1,state_out0_carry__12_n_2,state_out0_carry__12_n_3}),
        .CYINIT(1'b0),
        .DI(Q[56:53]),
        .O(add_const_state[55:52]),
        .S({\state_out_reg[56]_0 ,Q[54:53]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__12_i_1__3
       (.I0(state_out0_carry__13_0[30]),
        .O(\state_out_reg[57] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__12_i_2__0
       (.I0(state_out0_carry__13_0[29]),
        .O(\state_out_reg[57] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__12_i_3
       (.I0(state_out0_carry__13_0[28]),
        .O(\state_out_reg[57] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__12_i_4
       (.I0(state_out0_carry__13_0[27]),
        .O(\state_out_reg[57] [0]));
  CARRY4 state_out0_carry__13
       (.CI(state_out0_carry__12_n_0),
        .CO({state_out0_carry__13_n_0,state_out0_carry__13_n_1,state_out0_carry__13_n_2,state_out0_carry__13_n_3}),
        .CYINIT(1'b0),
        .DI(Q[60:57]),
        .O(add_const_state[59:56]),
        .S({\state_out_reg[60]_1 [2:1],Q[58],\state_out_reg[60]_1 [0]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__13_i_1__3
       (.I0(state_out0_carry__13_0[32]),
        .O(\state_out_reg[60] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__13_i_2__2
       (.I0(state_out0_carry__13_0[31]),
        .O(\state_out_reg[60] [0]));
  CARRY4 state_out0_carry__14
       (.CI(state_out0_carry__13_n_0),
        .CO({\state_out_reg[63] ,NLW_state_out0_carry__14_CO_UNCONNECTED[2],state_out0_carry__14_n_2,state_out0_carry__14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[63:61]}),
        .O({NLW_state_out0_carry__14_O_UNCONNECTED[3],add_const_state[62:60]}),
        .S({1'b1,Q[63],S}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__1_i_1__3
       (.I0(state_out0_carry__13_0[5]),
        .O(\state_out_reg[13] ));
  CARRY4 state_out0_carry__2
       (.CI(state_out0_carry__1_n_0),
        .CO({state_out0_carry__2_n_0,state_out0_carry__2_n_1,state_out0_carry__2_n_2,state_out0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[16:13]),
        .O(add_const_state[15:12]),
        .S(\state_out_reg[48] ));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__2_i_1__3
       (.I0(state_out0_carry__13_0[7]),
        .O(\state_out_reg[15] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__2_i_2__3
       (.I0(state_out0_carry__13_0[6]),
        .O(\state_out_reg[15] [0]));
  CARRY4 state_out0_carry__3
       (.CI(state_out0_carry__2_n_0),
        .CO({state_out0_carry__3_n_0,state_out0_carry__3_n_1,state_out0_carry__3_n_2,state_out0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[20:17]),
        .O(add_const_state[19:16]),
        .S({\state_out_reg[52]_0 [1],Q[19],\state_out_reg[52]_0 [0],Q[17]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__3_i_1__3
       (.I0(state_out0_carry__13_0[9]),
        .O(\state_out_reg[21] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__3_i_2__3
       (.I0(state_out0_carry__13_0[8]),
        .O(\state_out_reg[21] [0]));
  CARRY4 state_out0_carry__4
       (.CI(state_out0_carry__3_n_0),
        .CO({state_out0_carry__4_n_0,state_out0_carry__4_n_1,state_out0_carry__4_n_2,state_out0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[24:21]),
        .O(add_const_state[23:20]),
        .S({Q[24],\state_out_reg[56] ,Q[22:21]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__4_i_1__3
       (.I0(state_out0_carry__13_0[11]),
        .O(\state_out_reg[24] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__4_i_2__0
       (.I0(state_out0_carry__13_0[10]),
        .O(\state_out_reg[24] [0]));
  CARRY4 state_out0_carry__5
       (.CI(state_out0_carry__4_n_0),
        .CO({state_out0_carry__5_n_0,state_out0_carry__5_n_1,state_out0_carry__5_n_2,state_out0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(Q[28:25]),
        .O(add_const_state[27:24]),
        .S({\state_out_reg[60]_0 [2],Q[27],\state_out_reg[60]_0 [1:0]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__5_i_1__3
       (.I0(state_out0_carry__13_0[12]),
        .O(\state_out_reg[26] ));
  CARRY4 state_out0_carry__6
       (.CI(state_out0_carry__5_n_0),
        .CO({state_out0_carry__6_n_0,state_out0_carry__6_n_1,state_out0_carry__6_n_2,state_out0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(Q[32:29]),
        .O(add_const_state[31:28]),
        .S({\state_out_reg[32] ,Q[29]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__6_i_1__3
       (.I0(state_out0_carry__13_0[16]),
        .O(\state_out_reg[33] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__6_i_2__1
       (.I0(state_out0_carry__13_0[15]),
        .O(\state_out_reg[33] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__6_i_3__1
       (.I0(state_out0_carry__13_0[14]),
        .O(\state_out_reg[33] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__6_i_4
       (.I0(state_out0_carry__13_0[13]),
        .O(\state_out_reg[33] [0]));
  CARRY4 state_out0_carry__7
       (.CI(state_out0_carry__6_n_0),
        .CO({state_out0_carry__7_n_0,state_out0_carry__7_n_1,state_out0_carry__7_n_2,state_out0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(Q[36:33]),
        .O(add_const_state[35:32]),
        .S({\state_out_reg[36]_0 ,Q[33]}));
  CARRY4 state_out0_carry__8
       (.CI(state_out0_carry__7_n_0),
        .CO({state_out0_carry__8_n_0,state_out0_carry__8_n_1,state_out0_carry__8_n_2,state_out0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(Q[40:37]),
        .O(add_const_state[39:36]),
        .S({Q[40],\state_out_reg[40]_0 ,Q[38:37]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__8_i_1__3
       (.I0(state_out0_carry__13_0[20]),
        .O(\state_out_reg[41] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__8_i_2__0
       (.I0(state_out0_carry__13_0[19]),
        .O(\state_out_reg[41] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__8_i_3
       (.I0(state_out0_carry__13_0[18]),
        .O(\state_out_reg[41] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__8_i_4
       (.I0(state_out0_carry__13_0[17]),
        .O(\state_out_reg[41] [0]));
  CARRY4 state_out0_carry__9
       (.CI(state_out0_carry__8_n_0),
        .CO({state_out0_carry__9_n_0,state_out0_carry__9_n_1,state_out0_carry__9_n_2,state_out0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI(Q[44:41]),
        .O(add_const_state[43:40]),
        .S({Q[44],\state_out_reg[44]_0 ,Q[41]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__9_i_1__3
       (.I0(state_out0_carry__13_0[22]),
        .O(\state_out_reg[45] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__9_i_2__2
       (.I0(state_out0_carry__13_0[21]),
        .O(\state_out_reg[45] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry_i_1__3
       (.I0(state_out0_carry__13_0[0]),
        .O(\state_out_reg[2] ));
endmodule

(* ORIG_REF_NAME = "ascon_add_constant" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_add_constant_18
   (add_const_state,
    CO,
    \state_out_reg[60] ,
    \state_out_reg[56] ,
    \state_out_reg[52] ,
    \state_out_reg[48] ,
    \state_out_reg[43] ,
    \state_out_reg[39] ,
    \state_out_reg[36] ,
    \state_out_reg[32] ,
    \state_out_reg[28] ,
    \state_out_reg[23] ,
    \state_out_reg[20] ,
    \state_out_reg[16] ,
    \state_out_reg[12] ,
    \state_out_reg[8] ,
    \state_out_reg[2] ,
    \state_out_reg[96] ,
    \state_out_reg[36]_0 ,
    \state_out_reg[44] ,
    \state_out_reg[48]_0 ,
    \state_out_reg[52]_0 ,
    \state_out_reg[56]_0 ,
    \state_out_reg[60]_0 ,
    \state_out_reg[32]_0 ,
    \state_out_reg[36]_1 ,
    \state_out_reg[40] ,
    \state_out_reg[44]_0 ,
    \state_out_reg[48]_1 ,
    \state_out_reg[52]_1 ,
    \state_out_reg[56]_1 ,
    \state_out_reg[60]_1 ,
    \state_out_reg[96]_0 ,
    Q);
  output [62:0]add_const_state;
  output [0:0]CO;
  output [2:0]\state_out_reg[60] ;
  output [1:0]\state_out_reg[56] ;
  output [2:0]\state_out_reg[52] ;
  output [1:0]\state_out_reg[48] ;
  output [1:0]\state_out_reg[43] ;
  output [0:0]\state_out_reg[39] ;
  output [2:0]\state_out_reg[36] ;
  output [2:0]\state_out_reg[32] ;
  output [2:0]\state_out_reg[28] ;
  output [0:0]\state_out_reg[23] ;
  output [1:0]\state_out_reg[20] ;
  output [3:0]\state_out_reg[16] ;
  output [1:0]\state_out_reg[12] ;
  output [2:0]\state_out_reg[8] ;
  output [0:0]\state_out_reg[2] ;
  input [63:0]\state_out_reg[96] ;
  input [3:0]\state_out_reg[36]_0 ;
  input [1:0]\state_out_reg[44] ;
  input [1:0]\state_out_reg[48]_0 ;
  input [3:0]\state_out_reg[52]_0 ;
  input [1:0]\state_out_reg[56]_0 ;
  input [1:0]\state_out_reg[60]_0 ;
  input [0:0]\state_out_reg[32]_0 ;
  input [1:0]\state_out_reg[36]_1 ;
  input [0:0]\state_out_reg[40] ;
  input [0:0]\state_out_reg[44]_0 ;
  input [2:0]\state_out_reg[48]_1 ;
  input [0:0]\state_out_reg[52]_1 ;
  input [0:0]\state_out_reg[56]_1 ;
  input [2:0]\state_out_reg[60]_1 ;
  input [0:0]\state_out_reg[96]_0 ;
  input [34:0]Q;

  wire [0:0]CO;
  wire [34:0]Q;
  wire [62:0]add_const_state;
  wire state_out0_carry__0_n_0;
  wire state_out0_carry__0_n_1;
  wire state_out0_carry__0_n_2;
  wire state_out0_carry__0_n_3;
  wire state_out0_carry__10_n_0;
  wire state_out0_carry__10_n_1;
  wire state_out0_carry__10_n_2;
  wire state_out0_carry__10_n_3;
  wire state_out0_carry__11_n_0;
  wire state_out0_carry__11_n_1;
  wire state_out0_carry__11_n_2;
  wire state_out0_carry__11_n_3;
  wire state_out0_carry__12_n_0;
  wire state_out0_carry__12_n_1;
  wire state_out0_carry__12_n_2;
  wire state_out0_carry__12_n_3;
  wire state_out0_carry__13_n_0;
  wire state_out0_carry__13_n_1;
  wire state_out0_carry__13_n_2;
  wire state_out0_carry__13_n_3;
  wire state_out0_carry__14_n_2;
  wire state_out0_carry__14_n_3;
  wire state_out0_carry__1_n_0;
  wire state_out0_carry__1_n_1;
  wire state_out0_carry__1_n_2;
  wire state_out0_carry__1_n_3;
  wire state_out0_carry__2_n_0;
  wire state_out0_carry__2_n_1;
  wire state_out0_carry__2_n_2;
  wire state_out0_carry__2_n_3;
  wire state_out0_carry__3_n_0;
  wire state_out0_carry__3_n_1;
  wire state_out0_carry__3_n_2;
  wire state_out0_carry__3_n_3;
  wire state_out0_carry__4_n_0;
  wire state_out0_carry__4_n_1;
  wire state_out0_carry__4_n_2;
  wire state_out0_carry__4_n_3;
  wire state_out0_carry__5_n_0;
  wire state_out0_carry__5_n_1;
  wire state_out0_carry__5_n_2;
  wire state_out0_carry__5_n_3;
  wire state_out0_carry__6_n_0;
  wire state_out0_carry__6_n_1;
  wire state_out0_carry__6_n_2;
  wire state_out0_carry__6_n_3;
  wire state_out0_carry__7_n_0;
  wire state_out0_carry__7_n_1;
  wire state_out0_carry__7_n_2;
  wire state_out0_carry__7_n_3;
  wire state_out0_carry__8_n_0;
  wire state_out0_carry__8_n_1;
  wire state_out0_carry__8_n_2;
  wire state_out0_carry__8_n_3;
  wire state_out0_carry__9_n_0;
  wire state_out0_carry__9_n_1;
  wire state_out0_carry__9_n_2;
  wire state_out0_carry__9_n_3;
  wire state_out0_carry_n_0;
  wire state_out0_carry_n_1;
  wire state_out0_carry_n_2;
  wire state_out0_carry_n_3;
  wire [1:0]\state_out_reg[12] ;
  wire [3:0]\state_out_reg[16] ;
  wire [1:0]\state_out_reg[20] ;
  wire [0:0]\state_out_reg[23] ;
  wire [2:0]\state_out_reg[28] ;
  wire [0:0]\state_out_reg[2] ;
  wire [2:0]\state_out_reg[32] ;
  wire [0:0]\state_out_reg[32]_0 ;
  wire [2:0]\state_out_reg[36] ;
  wire [3:0]\state_out_reg[36]_0 ;
  wire [1:0]\state_out_reg[36]_1 ;
  wire [0:0]\state_out_reg[39] ;
  wire [0:0]\state_out_reg[40] ;
  wire [1:0]\state_out_reg[43] ;
  wire [1:0]\state_out_reg[44] ;
  wire [0:0]\state_out_reg[44]_0 ;
  wire [1:0]\state_out_reg[48] ;
  wire [1:0]\state_out_reg[48]_0 ;
  wire [2:0]\state_out_reg[48]_1 ;
  wire [2:0]\state_out_reg[52] ;
  wire [3:0]\state_out_reg[52]_0 ;
  wire [0:0]\state_out_reg[52]_1 ;
  wire [1:0]\state_out_reg[56] ;
  wire [1:0]\state_out_reg[56]_0 ;
  wire [0:0]\state_out_reg[56]_1 ;
  wire [2:0]\state_out_reg[60] ;
  wire [1:0]\state_out_reg[60]_0 ;
  wire [2:0]\state_out_reg[60]_1 ;
  wire [2:0]\state_out_reg[8] ;
  wire [63:0]\state_out_reg[96] ;
  wire [0:0]\state_out_reg[96]_0 ;
  wire [2:2]NLW_state_out0_carry__14_CO_UNCONNECTED;
  wire [3:3]NLW_state_out0_carry__14_O_UNCONNECTED;

  CARRY4 state_out0_carry
       (.CI(1'b0),
        .CO({state_out0_carry_n_0,state_out0_carry_n_1,state_out0_carry_n_2,state_out0_carry_n_3}),
        .CYINIT(\state_out_reg[96] [0]),
        .DI(\state_out_reg[96] [4:1]),
        .O(add_const_state[3:0]),
        .S(\state_out_reg[36]_0 ));
  CARRY4 state_out0_carry__0
       (.CI(state_out0_carry_n_0),
        .CO({state_out0_carry__0_n_0,state_out0_carry__0_n_1,state_out0_carry__0_n_2,state_out0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [8:5]),
        .O(add_const_state[7:4]),
        .S(\state_out_reg[96] [8:5]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__0_i_1__1
       (.I0(Q[3]),
        .O(\state_out_reg[8] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__0_i_2
       (.I0(Q[2]),
        .O(\state_out_reg[8] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__0_i_3
       (.I0(Q[1]),
        .O(\state_out_reg[8] [0]));
  CARRY4 state_out0_carry__1
       (.CI(state_out0_carry__0_n_0),
        .CO({state_out0_carry__1_n_0,state_out0_carry__1_n_1,state_out0_carry__1_n_2,state_out0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [12:9]),
        .O(add_const_state[11:8]),
        .S({\state_out_reg[96] [12],\state_out_reg[44] ,\state_out_reg[96] [9]}));
  CARRY4 state_out0_carry__10
       (.CI(state_out0_carry__9_n_0),
        .CO({state_out0_carry__10_n_0,state_out0_carry__10_n_1,state_out0_carry__10_n_2,state_out0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [48:45]),
        .O(add_const_state[47:44]),
        .S({\state_out_reg[48]_1 [2],\state_out_reg[96] [47],\state_out_reg[48]_1 [1:0]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__10_i_1__2
       (.I0(Q[26]),
        .O(\state_out_reg[48] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__10_i_2__1
       (.I0(Q[25]),
        .O(\state_out_reg[48] [0]));
  CARRY4 state_out0_carry__11
       (.CI(state_out0_carry__10_n_0),
        .CO({state_out0_carry__11_n_0,state_out0_carry__11_n_1,state_out0_carry__11_n_2,state_out0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [52:49]),
        .O(add_const_state[51:48]),
        .S({\state_out_reg[96] [52:51],\state_out_reg[52]_1 ,\state_out_reg[96] [49]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__11_i_1__1
       (.I0(Q[29]),
        .O(\state_out_reg[52] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__11_i_2__0
       (.I0(Q[28]),
        .O(\state_out_reg[52] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__11_i_3__0
       (.I0(Q[27]),
        .O(\state_out_reg[52] [0]));
  CARRY4 state_out0_carry__12
       (.CI(state_out0_carry__11_n_0),
        .CO({state_out0_carry__12_n_0,state_out0_carry__12_n_1,state_out0_carry__12_n_2,state_out0_carry__12_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [56:53]),
        .O(add_const_state[55:52]),
        .S({\state_out_reg[56]_1 ,\state_out_reg[96] [55:53]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__12_i_1__2
       (.I0(Q[31]),
        .O(\state_out_reg[56] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__12_i_2
       (.I0(Q[30]),
        .O(\state_out_reg[56] [0]));
  CARRY4 state_out0_carry__13
       (.CI(state_out0_carry__12_n_0),
        .CO({state_out0_carry__13_n_0,state_out0_carry__13_n_1,state_out0_carry__13_n_2,state_out0_carry__13_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [60:57]),
        .O(add_const_state[59:56]),
        .S({\state_out_reg[60]_1 [2:1],\state_out_reg[96] [58],\state_out_reg[60]_1 [0]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__13_i_1__2
       (.I0(Q[34]),
        .O(\state_out_reg[60] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__13_i_2__1
       (.I0(Q[33]),
        .O(\state_out_reg[60] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__13_i_3__0
       (.I0(Q[32]),
        .O(\state_out_reg[60] [0]));
  CARRY4 state_out0_carry__14
       (.CI(state_out0_carry__13_n_0),
        .CO({CO,NLW_state_out0_carry__14_CO_UNCONNECTED[2],state_out0_carry__14_n_2,state_out0_carry__14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\state_out_reg[96] [63:61]}),
        .O({NLW_state_out0_carry__14_O_UNCONNECTED[3],add_const_state[62:60]}),
        .S({1'b1,\state_out_reg[96]_0 ,\state_out_reg[96] [62:61]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__1_i_1__2
       (.I0(Q[5]),
        .O(\state_out_reg[12] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__1_i_2__2
       (.I0(Q[4]),
        .O(\state_out_reg[12] [0]));
  CARRY4 state_out0_carry__2
       (.CI(state_out0_carry__1_n_0),
        .CO({state_out0_carry__2_n_0,state_out0_carry__2_n_1,state_out0_carry__2_n_2,state_out0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [16:13]),
        .O(add_const_state[15:12]),
        .S({\state_out_reg[96] [16:15],\state_out_reg[48]_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__2_i_1__2
       (.I0(Q[9]),
        .O(\state_out_reg[16] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__2_i_2__2
       (.I0(Q[8]),
        .O(\state_out_reg[16] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__2_i_3__0
       (.I0(Q[7]),
        .O(\state_out_reg[16] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__2_i_4__0
       (.I0(Q[6]),
        .O(\state_out_reg[16] [0]));
  CARRY4 state_out0_carry__3
       (.CI(state_out0_carry__2_n_0),
        .CO({state_out0_carry__3_n_0,state_out0_carry__3_n_1,state_out0_carry__3_n_2,state_out0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [20:17]),
        .O(add_const_state[19:16]),
        .S(\state_out_reg[52]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__3_i_1__2
       (.I0(Q[11]),
        .O(\state_out_reg[20] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__3_i_2__2
       (.I0(Q[10]),
        .O(\state_out_reg[20] [0]));
  CARRY4 state_out0_carry__4
       (.CI(state_out0_carry__3_n_0),
        .CO({state_out0_carry__4_n_0,state_out0_carry__4_n_1,state_out0_carry__4_n_2,state_out0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [24:21]),
        .O(add_const_state[23:20]),
        .S({\state_out_reg[56]_0 [1],\state_out_reg[96] [23:22],\state_out_reg[56]_0 [0]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__4_i_1__2
       (.I0(Q[12]),
        .O(\state_out_reg[23] ));
  CARRY4 state_out0_carry__5
       (.CI(state_out0_carry__4_n_0),
        .CO({state_out0_carry__5_n_0,state_out0_carry__5_n_1,state_out0_carry__5_n_2,state_out0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [28:25]),
        .O(add_const_state[27:24]),
        .S({\state_out_reg[96] [28],\state_out_reg[60]_0 [1],\state_out_reg[96] [26],\state_out_reg[60]_0 [0]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__5_i_1__2
       (.I0(Q[15]),
        .O(\state_out_reg[28] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__5_i_2__1
       (.I0(Q[14]),
        .O(\state_out_reg[28] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__5_i_3
       (.I0(Q[13]),
        .O(\state_out_reg[28] [0]));
  CARRY4 state_out0_carry__6
       (.CI(state_out0_carry__5_n_0),
        .CO({state_out0_carry__6_n_0,state_out0_carry__6_n_1,state_out0_carry__6_n_2,state_out0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [32:29]),
        .O(add_const_state[31:28]),
        .S({\state_out_reg[96] [32:30],\state_out_reg[32]_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__6_i_1__2
       (.I0(Q[18]),
        .O(\state_out_reg[32] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__6_i_2__0
       (.I0(Q[17]),
        .O(\state_out_reg[32] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__6_i_3__0
       (.I0(Q[16]),
        .O(\state_out_reg[32] [0]));
  CARRY4 state_out0_carry__7
       (.CI(state_out0_carry__6_n_0),
        .CO({state_out0_carry__7_n_0,state_out0_carry__7_n_1,state_out0_carry__7_n_2,state_out0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [36:33]),
        .O(add_const_state[35:32]),
        .S({\state_out_reg[96] [36],\state_out_reg[36]_1 ,\state_out_reg[96] [33]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__7_i_1__2
       (.I0(Q[21]),
        .O(\state_out_reg[36] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__7_i_2__1
       (.I0(Q[20]),
        .O(\state_out_reg[36] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__7_i_3
       (.I0(Q[19]),
        .O(\state_out_reg[36] [0]));
  CARRY4 state_out0_carry__8
       (.CI(state_out0_carry__7_n_0),
        .CO({state_out0_carry__8_n_0,state_out0_carry__8_n_1,state_out0_carry__8_n_2,state_out0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [40:37]),
        .O(add_const_state[39:36]),
        .S({\state_out_reg[96] [40],\state_out_reg[40] ,\state_out_reg[96] [38:37]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__8_i_1__2
       (.I0(Q[22]),
        .O(\state_out_reg[39] ));
  CARRY4 state_out0_carry__9
       (.CI(state_out0_carry__8_n_0),
        .CO({state_out0_carry__9_n_0,state_out0_carry__9_n_1,state_out0_carry__9_n_2,state_out0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [44:41]),
        .O(add_const_state[43:40]),
        .S({\state_out_reg[96] [44],\state_out_reg[44]_0 ,\state_out_reg[96] [42:41]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__9_i_1__2
       (.I0(Q[24]),
        .O(\state_out_reg[43] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__9_i_2__1
       (.I0(Q[23]),
        .O(\state_out_reg[43] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry_i_1__2
       (.I0(Q[0]),
        .O(\state_out_reg[2] ));
endmodule

(* ORIG_REF_NAME = "ascon_add_constant" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_add_constant_20
   (add_const_state,
    \state_out_reg[63] ,
    \state_out_reg[29] ,
    \state_out_reg[27] ,
    \state_out_reg[24] ,
    \state_out_reg[20] ,
    \state_out_reg[14] ,
    \state_out_reg[11] ,
    \state_out_reg[4] ,
    \state_out_reg[60] ,
    \state_out_reg[56] ,
    \state_out_reg[50] ,
    \state_out_reg[48] ,
    \state_out_reg[43] ,
    \state_out_reg[39] ,
    \state_out_reg[35] ,
    Q,
    \state_out_reg[36] ,
    \state_out_reg[40] ,
    \state_out_reg[44] ,
    \state_out_reg[48]_0 ,
    \state_out_reg[52] ,
    \state_out_reg[56]_0 ,
    \state_out_reg[60]_0 ,
    \state_out_reg[32] ,
    \state_out_reg[36]_0 ,
    \state_out_reg[40]_0 ,
    \state_out_reg[44]_0 ,
    \state_out_reg[48]_1 ,
    \state_out_reg[52]_0 ,
    \state_out_reg[56]_1 ,
    S,
    state_out0_carry__13_0);
  output [62:0]add_const_state;
  output [0:0]\state_out_reg[63] ;
  output [0:0]\state_out_reg[29] ;
  output [1:0]\state_out_reg[27] ;
  output [1:0]\state_out_reg[24] ;
  output [3:0]\state_out_reg[20] ;
  output [1:0]\state_out_reg[14] ;
  output [1:0]\state_out_reg[11] ;
  output [3:0]\state_out_reg[4] ;
  output [2:0]\state_out_reg[60] ;
  output [0:0]\state_out_reg[56] ;
  output [0:0]\state_out_reg[50] ;
  output [2:0]\state_out_reg[48] ;
  output [0:0]\state_out_reg[43] ;
  output [0:0]\state_out_reg[39] ;
  output [1:0]\state_out_reg[35] ;
  input [63:0]Q;
  input [0:0]\state_out_reg[36] ;
  input [0:0]\state_out_reg[40] ;
  input [1:0]\state_out_reg[44] ;
  input [1:0]\state_out_reg[48]_0 ;
  input [2:0]\state_out_reg[52] ;
  input [0:0]\state_out_reg[56]_0 ;
  input [1:0]\state_out_reg[60]_0 ;
  input [2:0]\state_out_reg[32] ;
  input [1:0]\state_out_reg[36]_0 ;
  input [0:0]\state_out_reg[40]_0 ;
  input [2:0]\state_out_reg[44]_0 ;
  input [2:0]\state_out_reg[48]_1 ;
  input [2:0]\state_out_reg[52]_0 ;
  input [0:0]\state_out_reg[56]_1 ;
  input [0:0]S;
  input [28:0]state_out0_carry__13_0;

  wire [63:0]Q;
  wire [0:0]S;
  wire [62:0]add_const_state;
  wire state_out0_carry__0_n_0;
  wire state_out0_carry__0_n_1;
  wire state_out0_carry__0_n_2;
  wire state_out0_carry__0_n_3;
  wire state_out0_carry__10_n_0;
  wire state_out0_carry__10_n_1;
  wire state_out0_carry__10_n_2;
  wire state_out0_carry__10_n_3;
  wire state_out0_carry__11_n_0;
  wire state_out0_carry__11_n_1;
  wire state_out0_carry__11_n_2;
  wire state_out0_carry__11_n_3;
  wire state_out0_carry__12_n_0;
  wire state_out0_carry__12_n_1;
  wire state_out0_carry__12_n_2;
  wire state_out0_carry__12_n_3;
  wire [28:0]state_out0_carry__13_0;
  wire state_out0_carry__13_n_0;
  wire state_out0_carry__13_n_1;
  wire state_out0_carry__13_n_2;
  wire state_out0_carry__13_n_3;
  wire state_out0_carry__14_n_2;
  wire state_out0_carry__14_n_3;
  wire state_out0_carry__1_n_0;
  wire state_out0_carry__1_n_1;
  wire state_out0_carry__1_n_2;
  wire state_out0_carry__1_n_3;
  wire state_out0_carry__2_n_0;
  wire state_out0_carry__2_n_1;
  wire state_out0_carry__2_n_2;
  wire state_out0_carry__2_n_3;
  wire state_out0_carry__3_n_0;
  wire state_out0_carry__3_n_1;
  wire state_out0_carry__3_n_2;
  wire state_out0_carry__3_n_3;
  wire state_out0_carry__4_n_0;
  wire state_out0_carry__4_n_1;
  wire state_out0_carry__4_n_2;
  wire state_out0_carry__4_n_3;
  wire state_out0_carry__5_n_0;
  wire state_out0_carry__5_n_1;
  wire state_out0_carry__5_n_2;
  wire state_out0_carry__5_n_3;
  wire state_out0_carry__6_n_0;
  wire state_out0_carry__6_n_1;
  wire state_out0_carry__6_n_2;
  wire state_out0_carry__6_n_3;
  wire state_out0_carry__7_n_0;
  wire state_out0_carry__7_n_1;
  wire state_out0_carry__7_n_2;
  wire state_out0_carry__7_n_3;
  wire state_out0_carry__8_n_0;
  wire state_out0_carry__8_n_1;
  wire state_out0_carry__8_n_2;
  wire state_out0_carry__8_n_3;
  wire state_out0_carry__9_n_0;
  wire state_out0_carry__9_n_1;
  wire state_out0_carry__9_n_2;
  wire state_out0_carry__9_n_3;
  wire state_out0_carry_n_0;
  wire state_out0_carry_n_1;
  wire state_out0_carry_n_2;
  wire state_out0_carry_n_3;
  wire [1:0]\state_out_reg[11] ;
  wire [1:0]\state_out_reg[14] ;
  wire [3:0]\state_out_reg[20] ;
  wire [1:0]\state_out_reg[24] ;
  wire [1:0]\state_out_reg[27] ;
  wire [0:0]\state_out_reg[29] ;
  wire [2:0]\state_out_reg[32] ;
  wire [1:0]\state_out_reg[35] ;
  wire [0:0]\state_out_reg[36] ;
  wire [1:0]\state_out_reg[36]_0 ;
  wire [0:0]\state_out_reg[39] ;
  wire [0:0]\state_out_reg[40] ;
  wire [0:0]\state_out_reg[40]_0 ;
  wire [0:0]\state_out_reg[43] ;
  wire [1:0]\state_out_reg[44] ;
  wire [2:0]\state_out_reg[44]_0 ;
  wire [2:0]\state_out_reg[48] ;
  wire [1:0]\state_out_reg[48]_0 ;
  wire [2:0]\state_out_reg[48]_1 ;
  wire [3:0]\state_out_reg[4] ;
  wire [0:0]\state_out_reg[50] ;
  wire [2:0]\state_out_reg[52] ;
  wire [2:0]\state_out_reg[52]_0 ;
  wire [0:0]\state_out_reg[56] ;
  wire [0:0]\state_out_reg[56]_0 ;
  wire [0:0]\state_out_reg[56]_1 ;
  wire [2:0]\state_out_reg[60] ;
  wire [1:0]\state_out_reg[60]_0 ;
  wire [0:0]\state_out_reg[63] ;
  wire [2:2]NLW_state_out0_carry__14_CO_UNCONNECTED;
  wire [3:3]NLW_state_out0_carry__14_O_UNCONNECTED;

  CARRY4 state_out0_carry
       (.CI(1'b0),
        .CO({state_out0_carry_n_0,state_out0_carry_n_1,state_out0_carry_n_2,state_out0_carry_n_3}),
        .CYINIT(Q[0]),
        .DI(Q[4:1]),
        .O(add_const_state[3:0]),
        .S({Q[4],\state_out_reg[36] ,Q[2:1]}));
  CARRY4 state_out0_carry__0
       (.CI(state_out0_carry_n_0),
        .CO({state_out0_carry__0_n_0,state_out0_carry__0_n_1,state_out0_carry__0_n_2,state_out0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[8:5]),
        .O(add_const_state[7:4]),
        .S({Q[8],\state_out_reg[40] ,Q[6:5]}));
  CARRY4 state_out0_carry__1
       (.CI(state_out0_carry__0_n_0),
        .CO({state_out0_carry__1_n_0,state_out0_carry__1_n_1,state_out0_carry__1_n_2,state_out0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[12:9]),
        .O(add_const_state[11:8]),
        .S({Q[12],\state_out_reg[44] ,Q[9]}));
  CARRY4 state_out0_carry__10
       (.CI(state_out0_carry__9_n_0),
        .CO({state_out0_carry__10_n_0,state_out0_carry__10_n_1,state_out0_carry__10_n_2,state_out0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(Q[48:45]),
        .O(add_const_state[47:44]),
        .S({Q[48],\state_out_reg[48]_1 }));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__10_i_1__1
       (.I0(state_out0_carry__13_0[23]),
        .O(\state_out_reg[48] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__10_i_2__0
       (.I0(state_out0_carry__13_0[22]),
        .O(\state_out_reg[48] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__10_i_3__0
       (.I0(state_out0_carry__13_0[21]),
        .O(\state_out_reg[48] [0]));
  CARRY4 state_out0_carry__11
       (.CI(state_out0_carry__10_n_0),
        .CO({state_out0_carry__11_n_0,state_out0_carry__11_n_1,state_out0_carry__11_n_2,state_out0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI(Q[52:49]),
        .O(add_const_state[51:48]),
        .S({Q[52],\state_out_reg[52]_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__11_i_1__0
       (.I0(state_out0_carry__13_0[24]),
        .O(\state_out_reg[50] ));
  CARRY4 state_out0_carry__12
       (.CI(state_out0_carry__11_n_0),
        .CO({state_out0_carry__12_n_0,state_out0_carry__12_n_1,state_out0_carry__12_n_2,state_out0_carry__12_n_3}),
        .CYINIT(1'b0),
        .DI(Q[56:53]),
        .O(add_const_state[55:52]),
        .S({Q[56:54],\state_out_reg[56]_1 }));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__12_i_1__1
       (.I0(state_out0_carry__13_0[25]),
        .O(\state_out_reg[56] ));
  CARRY4 state_out0_carry__13
       (.CI(state_out0_carry__12_n_0),
        .CO({state_out0_carry__13_n_0,state_out0_carry__13_n_1,state_out0_carry__13_n_2,state_out0_carry__13_n_3}),
        .CYINIT(1'b0),
        .DI(Q[60:57]),
        .O(add_const_state[59:56]),
        .S({Q[60],S,Q[58:57]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__13_i_1__1
       (.I0(state_out0_carry__13_0[28]),
        .O(\state_out_reg[60] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__13_i_2__0
       (.I0(state_out0_carry__13_0[27]),
        .O(\state_out_reg[60] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__13_i_3
       (.I0(state_out0_carry__13_0[26]),
        .O(\state_out_reg[60] [0]));
  CARRY4 state_out0_carry__14
       (.CI(state_out0_carry__13_n_0),
        .CO({\state_out_reg[63] ,NLW_state_out0_carry__14_CO_UNCONNECTED[2],state_out0_carry__14_n_2,state_out0_carry__14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[63:61]}),
        .O({NLW_state_out0_carry__14_O_UNCONNECTED[3],add_const_state[62:60]}),
        .S({1'b1,Q[63:61]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__1_i_1__1
       (.I0(state_out0_carry__13_0[5]),
        .O(\state_out_reg[11] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__1_i_2__1
       (.I0(state_out0_carry__13_0[4]),
        .O(\state_out_reg[11] [0]));
  CARRY4 state_out0_carry__2
       (.CI(state_out0_carry__1_n_0),
        .CO({state_out0_carry__2_n_0,state_out0_carry__2_n_1,state_out0_carry__2_n_2,state_out0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[16:13]),
        .O(add_const_state[15:12]),
        .S({Q[16:15],\state_out_reg[48]_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__2_i_1__1
       (.I0(state_out0_carry__13_0[7]),
        .O(\state_out_reg[14] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__2_i_2__1
       (.I0(state_out0_carry__13_0[6]),
        .O(\state_out_reg[14] [0]));
  CARRY4 state_out0_carry__3
       (.CI(state_out0_carry__2_n_0),
        .CO({state_out0_carry__3_n_0,state_out0_carry__3_n_1,state_out0_carry__3_n_2,state_out0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[20:17]),
        .O(add_const_state[19:16]),
        .S({Q[20],\state_out_reg[52] }));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__3_i_1__1
       (.I0(state_out0_carry__13_0[11]),
        .O(\state_out_reg[20] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__3_i_2__1
       (.I0(state_out0_carry__13_0[10]),
        .O(\state_out_reg[20] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__3_i_3__0
       (.I0(state_out0_carry__13_0[9]),
        .O(\state_out_reg[20] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__3_i_4
       (.I0(state_out0_carry__13_0[8]),
        .O(\state_out_reg[20] [0]));
  CARRY4 state_out0_carry__4
       (.CI(state_out0_carry__3_n_0),
        .CO({state_out0_carry__4_n_0,state_out0_carry__4_n_1,state_out0_carry__4_n_2,state_out0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[24:21]),
        .O(add_const_state[23:20]),
        .S({Q[24:23],\state_out_reg[56]_0 ,Q[21]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__4_i_1__1
       (.I0(state_out0_carry__13_0[13]),
        .O(\state_out_reg[24] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__4_i_2
       (.I0(state_out0_carry__13_0[12]),
        .O(\state_out_reg[24] [0]));
  CARRY4 state_out0_carry__5
       (.CI(state_out0_carry__4_n_0),
        .CO({state_out0_carry__5_n_0,state_out0_carry__5_n_1,state_out0_carry__5_n_2,state_out0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(Q[28:25]),
        .O(add_const_state[27:24]),
        .S({Q[28],\state_out_reg[60]_0 ,Q[25]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__5_i_1__1
       (.I0(state_out0_carry__13_0[15]),
        .O(\state_out_reg[27] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__5_i_2__0
       (.I0(state_out0_carry__13_0[14]),
        .O(\state_out_reg[27] [0]));
  CARRY4 state_out0_carry__6
       (.CI(state_out0_carry__5_n_0),
        .CO({state_out0_carry__6_n_0,state_out0_carry__6_n_1,state_out0_carry__6_n_2,state_out0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(Q[32:29]),
        .O(add_const_state[31:28]),
        .S({Q[32],\state_out_reg[32] }));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__6_i_1__1
       (.I0(state_out0_carry__13_0[16]),
        .O(\state_out_reg[29] ));
  CARRY4 state_out0_carry__7
       (.CI(state_out0_carry__6_n_0),
        .CO({state_out0_carry__7_n_0,state_out0_carry__7_n_1,state_out0_carry__7_n_2,state_out0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(Q[36:33]),
        .O(add_const_state[35:32]),
        .S({\state_out_reg[36]_0 ,Q[34:33]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__7_i_1__1
       (.I0(state_out0_carry__13_0[18]),
        .O(\state_out_reg[35] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__7_i_2__0
       (.I0(state_out0_carry__13_0[17]),
        .O(\state_out_reg[35] [0]));
  CARRY4 state_out0_carry__8
       (.CI(state_out0_carry__7_n_0),
        .CO({state_out0_carry__8_n_0,state_out0_carry__8_n_1,state_out0_carry__8_n_2,state_out0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(Q[40:37]),
        .O(add_const_state[39:36]),
        .S({Q[40],\state_out_reg[40]_0 ,Q[38:37]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__8_i_1__1
       (.I0(state_out0_carry__13_0[19]),
        .O(\state_out_reg[39] ));
  CARRY4 state_out0_carry__9
       (.CI(state_out0_carry__8_n_0),
        .CO({state_out0_carry__9_n_0,state_out0_carry__9_n_1,state_out0_carry__9_n_2,state_out0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI(Q[44:41]),
        .O(add_const_state[43:40]),
        .S({\state_out_reg[44]_0 [2:1],Q[42],\state_out_reg[44]_0 [0]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__9_i_1__1
       (.I0(state_out0_carry__13_0[20]),
        .O(\state_out_reg[43] ));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry_i_1__1
       (.I0(state_out0_carry__13_0[3]),
        .O(\state_out_reg[4] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry_i_2__0
       (.I0(state_out0_carry__13_0[2]),
        .O(\state_out_reg[4] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry_i_3__0
       (.I0(state_out0_carry__13_0[1]),
        .O(\state_out_reg[4] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry_i_4
       (.I0(state_out0_carry__13_0[0]),
        .O(\state_out_reg[4] [0]));
endmodule

(* ORIG_REF_NAME = "ascon_add_constant" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_add_constant_22
   (add_const_state,
    CO,
    S,
    \state_out_reg[53] ,
    \state_out_reg[51] ,
    \state_out_reg[47] ,
    \state_out_reg[44] ,
    \state_out_reg[39] ,
    \state_out_reg[36] ,
    \state_out_reg[31] ,
    \state_out_reg[27] ,
    \state_out_reg[22] ,
    \state_out_reg[19] ,
    \state_out_reg[14] ,
    \state_out_reg[11] ,
    \state_out_reg[7] ,
    \state_out_reg[3] ,
    \state_out_reg[96] ,
    \state_out_reg[40] ,
    \state_out_reg[44]_0 ,
    \state_out_reg[48] ,
    \state_out_reg[52] ,
    \state_out_reg[56] ,
    \state_out_reg[60] ,
    \state_out_reg[32] ,
    \state_out_reg[36]_0 ,
    \state_out_reg[40]_0 ,
    \state_out_reg[44]_1 ,
    \state_out_reg[48]_0 ,
    \state_out_reg[52]_0 ,
    \state_out_reg[60]_0 ,
    \state_out_reg[96]_0 ,
    Q);
  output [58:0]add_const_state;
  output [0:0]CO;
  output [0:0]S;
  output [0:0]\state_out_reg[53] ;
  output [2:0]\state_out_reg[51] ;
  output [2:0]\state_out_reg[47] ;
  output [2:0]\state_out_reg[44] ;
  output [0:0]\state_out_reg[39] ;
  output [1:0]\state_out_reg[36] ;
  output [2:0]\state_out_reg[31] ;
  output [1:0]\state_out_reg[27] ;
  output [0:0]\state_out_reg[22] ;
  output [2:0]\state_out_reg[19] ;
  output [1:0]\state_out_reg[14] ;
  output [1:0]\state_out_reg[11] ;
  output [0:0]\state_out_reg[7] ;
  output [0:0]\state_out_reg[3] ;
  input [59:0]\state_out_reg[96] ;
  input [2:0]\state_out_reg[40] ;
  input [0:0]\state_out_reg[44]_0 ;
  input [1:0]\state_out_reg[48] ;
  input [3:0]\state_out_reg[52] ;
  input [1:0]\state_out_reg[56] ;
  input [0:0]\state_out_reg[60] ;
  input [0:0]\state_out_reg[32] ;
  input [0:0]\state_out_reg[36]_0 ;
  input [0:0]\state_out_reg[40]_0 ;
  input [1:0]\state_out_reg[44]_1 ;
  input [1:0]\state_out_reg[48]_0 ;
  input [0:0]\state_out_reg[52]_0 ;
  input [0:0]\state_out_reg[60]_0 ;
  input [1:0]\state_out_reg[96]_0 ;
  input [28:0]Q;

  wire [0:0]CO;
  wire [28:0]Q;
  wire [0:0]S;
  wire [58:0]add_const_state;
  wire state_out0_carry__0_n_0;
  wire state_out0_carry__0_n_1;
  wire state_out0_carry__0_n_2;
  wire state_out0_carry__0_n_3;
  wire state_out0_carry__10_n_0;
  wire state_out0_carry__10_n_1;
  wire state_out0_carry__10_n_2;
  wire state_out0_carry__10_n_3;
  wire state_out0_carry__11_n_0;
  wire state_out0_carry__11_n_1;
  wire state_out0_carry__11_n_2;
  wire state_out0_carry__11_n_3;
  wire state_out0_carry__12_n_0;
  wire state_out0_carry__12_n_1;
  wire state_out0_carry__12_n_2;
  wire state_out0_carry__12_n_3;
  wire state_out0_carry__13_n_2;
  wire state_out0_carry__13_n_3;
  wire state_out0_carry__1_n_0;
  wire state_out0_carry__1_n_1;
  wire state_out0_carry__1_n_2;
  wire state_out0_carry__1_n_3;
  wire state_out0_carry__2_n_0;
  wire state_out0_carry__2_n_1;
  wire state_out0_carry__2_n_2;
  wire state_out0_carry__2_n_3;
  wire state_out0_carry__3_n_0;
  wire state_out0_carry__3_n_1;
  wire state_out0_carry__3_n_2;
  wire state_out0_carry__3_n_3;
  wire state_out0_carry__4_n_0;
  wire state_out0_carry__4_n_1;
  wire state_out0_carry__4_n_2;
  wire state_out0_carry__4_n_3;
  wire state_out0_carry__5_n_0;
  wire state_out0_carry__5_n_1;
  wire state_out0_carry__5_n_2;
  wire state_out0_carry__5_n_3;
  wire state_out0_carry__6_n_0;
  wire state_out0_carry__6_n_1;
  wire state_out0_carry__6_n_2;
  wire state_out0_carry__6_n_3;
  wire state_out0_carry__7_n_0;
  wire state_out0_carry__7_n_1;
  wire state_out0_carry__7_n_2;
  wire state_out0_carry__7_n_3;
  wire state_out0_carry__8_n_0;
  wire state_out0_carry__8_n_1;
  wire state_out0_carry__8_n_2;
  wire state_out0_carry__8_n_3;
  wire state_out0_carry__9_n_0;
  wire state_out0_carry__9_n_1;
  wire state_out0_carry__9_n_2;
  wire state_out0_carry__9_n_3;
  wire state_out0_carry_n_0;
  wire state_out0_carry_n_1;
  wire state_out0_carry_n_2;
  wire state_out0_carry_n_3;
  wire [1:0]\state_out_reg[11] ;
  wire [1:0]\state_out_reg[14] ;
  wire [2:0]\state_out_reg[19] ;
  wire [0:0]\state_out_reg[22] ;
  wire [1:0]\state_out_reg[27] ;
  wire [2:0]\state_out_reg[31] ;
  wire [0:0]\state_out_reg[32] ;
  wire [1:0]\state_out_reg[36] ;
  wire [0:0]\state_out_reg[36]_0 ;
  wire [0:0]\state_out_reg[39] ;
  wire [0:0]\state_out_reg[3] ;
  wire [2:0]\state_out_reg[40] ;
  wire [0:0]\state_out_reg[40]_0 ;
  wire [2:0]\state_out_reg[44] ;
  wire [0:0]\state_out_reg[44]_0 ;
  wire [1:0]\state_out_reg[44]_1 ;
  wire [2:0]\state_out_reg[47] ;
  wire [1:0]\state_out_reg[48] ;
  wire [1:0]\state_out_reg[48]_0 ;
  wire [2:0]\state_out_reg[51] ;
  wire [3:0]\state_out_reg[52] ;
  wire [0:0]\state_out_reg[52]_0 ;
  wire [0:0]\state_out_reg[53] ;
  wire [1:0]\state_out_reg[56] ;
  wire [0:0]\state_out_reg[60] ;
  wire [0:0]\state_out_reg[60]_0 ;
  wire [0:0]\state_out_reg[7] ;
  wire [59:0]\state_out_reg[96] ;
  wire [1:0]\state_out_reg[96]_0 ;
  wire [2:2]NLW_state_out0_carry__13_CO_UNCONNECTED;
  wire [3:3]NLW_state_out0_carry__13_O_UNCONNECTED;

  CARRY4 state_out0_carry
       (.CI(1'b0),
        .CO({state_out0_carry_n_0,state_out0_carry_n_1,state_out0_carry_n_2,state_out0_carry_n_3}),
        .CYINIT(\state_out_reg[96] [0]),
        .DI(\state_out_reg[96] [4:1]),
        .O(add_const_state[3:0]),
        .S({\state_out_reg[40] ,\state_out_reg[96] [1]}));
  CARRY4 state_out0_carry__0
       (.CI(state_out0_carry_n_0),
        .CO({state_out0_carry__0_n_0,state_out0_carry__0_n_1,state_out0_carry__0_n_2,state_out0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [8:5]),
        .O(add_const_state[7:4]),
        .S({\state_out_reg[44]_0 ,\state_out_reg[96] [7:5]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__0_i_1__0
       (.I0(Q[1]),
        .O(\state_out_reg[7] ));
  CARRY4 state_out0_carry__1
       (.CI(state_out0_carry__0_n_0),
        .CO({state_out0_carry__1_n_0,state_out0_carry__1_n_1,state_out0_carry__1_n_2,state_out0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [12:9]),
        .O(add_const_state[11:8]),
        .S({\state_out_reg[48] [1],\state_out_reg[96] [11:10],\state_out_reg[48] [0]}));
  CARRY4 state_out0_carry__10
       (.CI(state_out0_carry__9_n_0),
        .CO({state_out0_carry__10_n_0,state_out0_carry__10_n_1,state_out0_carry__10_n_2,state_out0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [48:45]),
        .O(add_const_state[47:44]),
        .S({\state_out_reg[96] [48],\state_out_reg[52]_0 ,\state_out_reg[96] [46:45]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__10_i_1__0
       (.I0(Q[23]),
        .O(\state_out_reg[47] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__10_i_2
       (.I0(Q[22]),
        .O(\state_out_reg[47] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__10_i_3
       (.I0(Q[21]),
        .O(\state_out_reg[47] [0]));
  CARRY4 state_out0_carry__11
       (.CI(state_out0_carry__10_n_0),
        .CO({state_out0_carry__11_n_0,state_out0_carry__11_n_1,state_out0_carry__11_n_2,state_out0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [52:49]),
        .O(add_const_state[51:48]),
        .S(\state_out_reg[96] [52:49]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__11_i_1
       (.I0(Q[26]),
        .O(\state_out_reg[51] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__11_i_2
       (.I0(Q[25]),
        .O(\state_out_reg[51] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__11_i_3
       (.I0(Q[24]),
        .O(\state_out_reg[51] [0]));
  CARRY4 state_out0_carry__12
       (.CI(state_out0_carry__11_n_0),
        .CO({state_out0_carry__12_n_0,state_out0_carry__12_n_1,state_out0_carry__12_n_2,state_out0_carry__12_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [56:53]),
        .O(add_const_state[55:52]),
        .S({\state_out_reg[96] [56:55],\state_out_reg[60]_0 ,\state_out_reg[96] [53]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__12_i_1__0
       (.I0(Q[27]),
        .O(\state_out_reg[53] ));
  CARRY4 state_out0_carry__13
       (.CI(state_out0_carry__12_n_0),
        .CO({CO,NLW_state_out0_carry__13_CO_UNCONNECTED[2],state_out0_carry__13_n_2,state_out0_carry__13_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\state_out_reg[96] [59:57]}),
        .O({NLW_state_out0_carry__13_O_UNCONNECTED[3],add_const_state[58:56]}),
        .S({1'b1,\state_out_reg[96]_0 [1],\state_out_reg[96] [58],\state_out_reg[96]_0 [0]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__13_i_1__0
       (.I0(Q[28]),
        .O(S));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__1_i_1__0
       (.I0(Q[3]),
        .O(\state_out_reg[11] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__1_i_2__0
       (.I0(Q[2]),
        .O(\state_out_reg[11] [0]));
  CARRY4 state_out0_carry__2
       (.CI(state_out0_carry__1_n_0),
        .CO({state_out0_carry__2_n_0,state_out0_carry__2_n_1,state_out0_carry__2_n_2,state_out0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [16:13]),
        .O(add_const_state[15:12]),
        .S(\state_out_reg[52] ));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__2_i_1__0
       (.I0(Q[5]),
        .O(\state_out_reg[14] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__2_i_2__0
       (.I0(Q[4]),
        .O(\state_out_reg[14] [0]));
  CARRY4 state_out0_carry__3
       (.CI(state_out0_carry__2_n_0),
        .CO({state_out0_carry__3_n_0,state_out0_carry__3_n_1,state_out0_carry__3_n_2,state_out0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [20:17]),
        .O(add_const_state[19:16]),
        .S({\state_out_reg[56] ,\state_out_reg[96] [18:17]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__3_i_1__0
       (.I0(Q[8]),
        .O(\state_out_reg[19] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__3_i_2__0
       (.I0(Q[7]),
        .O(\state_out_reg[19] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__3_i_3
       (.I0(Q[6]),
        .O(\state_out_reg[19] [0]));
  CARRY4 state_out0_carry__4
       (.CI(state_out0_carry__3_n_0),
        .CO({state_out0_carry__4_n_0,state_out0_carry__4_n_1,state_out0_carry__4_n_2,state_out0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [24:21]),
        .O(add_const_state[23:20]),
        .S({\state_out_reg[96] [24],\state_out_reg[60] ,\state_out_reg[96] [22:21]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__4_i_1__0
       (.I0(Q[9]),
        .O(\state_out_reg[22] ));
  CARRY4 state_out0_carry__5
       (.CI(state_out0_carry__4_n_0),
        .CO({state_out0_carry__5_n_0,state_out0_carry__5_n_1,state_out0_carry__5_n_2,state_out0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [28:25]),
        .O(add_const_state[27:24]),
        .S({\state_out_reg[96] [28:26],\state_out_reg[32] }));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__5_i_1__0
       (.I0(Q[11]),
        .O(\state_out_reg[27] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__5_i_2
       (.I0(Q[10]),
        .O(\state_out_reg[27] [0]));
  CARRY4 state_out0_carry__6
       (.CI(state_out0_carry__5_n_0),
        .CO({state_out0_carry__6_n_0,state_out0_carry__6_n_1,state_out0_carry__6_n_2,state_out0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [32:29]),
        .O(add_const_state[31:28]),
        .S({\state_out_reg[96] [32:30],\state_out_reg[36]_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__6_i_1__0
       (.I0(Q[14]),
        .O(\state_out_reg[31] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__6_i_2
       (.I0(Q[13]),
        .O(\state_out_reg[31] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__6_i_3
       (.I0(Q[12]),
        .O(\state_out_reg[31] [0]));
  CARRY4 state_out0_carry__7
       (.CI(state_out0_carry__6_n_0),
        .CO({state_out0_carry__7_n_0,state_out0_carry__7_n_1,state_out0_carry__7_n_2,state_out0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [36:33]),
        .O(add_const_state[35:32]),
        .S({\state_out_reg[96] [36:34],\state_out_reg[40]_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__7_i_1__0
       (.I0(Q[16]),
        .O(\state_out_reg[36] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__7_i_2
       (.I0(Q[15]),
        .O(\state_out_reg[36] [0]));
  CARRY4 state_out0_carry__8
       (.CI(state_out0_carry__7_n_0),
        .CO({state_out0_carry__8_n_0,state_out0_carry__8_n_1,state_out0_carry__8_n_2,state_out0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [40:37]),
        .O(add_const_state[39:36]),
        .S({\state_out_reg[44]_1 ,\state_out_reg[96] [38:37]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__8_i_1__0
       (.I0(Q[17]),
        .O(\state_out_reg[39] ));
  CARRY4 state_out0_carry__9
       (.CI(state_out0_carry__8_n_0),
        .CO({state_out0_carry__9_n_0,state_out0_carry__9_n_1,state_out0_carry__9_n_2,state_out0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [44:41]),
        .O(add_const_state[43:40]),
        .S({\state_out_reg[48]_0 [1],\state_out_reg[96] [43:42],\state_out_reg[48]_0 [0]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__9_i_1__0
       (.I0(Q[20]),
        .O(\state_out_reg[44] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__9_i_2__0
       (.I0(Q[19]),
        .O(\state_out_reg[44] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__9_i_3
       (.I0(Q[18]),
        .O(\state_out_reg[44] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry_i_1__0
       (.I0(Q[0]),
        .O(\state_out_reg[3] ));
endmodule

(* ORIG_REF_NAME = "ascon_add_constant" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_add_constant_24
   (add_const_state_0,
    D,
    \state_out_reg[29] ,
    \state_out_reg[27] ,
    \state_out_reg[24] ,
    \state_out_reg[20] ,
    \state_out_reg[16] ,
    \state_out_reg[12] ,
    \state_out_reg[8] ,
    \state_out_reg[58] ,
    \state_out_reg[51] ,
    \state_out_reg[48] ,
    \state_out_reg[44] ,
    \state_out_reg[37] ,
    \state_out_reg[33] ,
    \round_state[0] ,
    S,
    \state_out_reg[10] ,
    \state_out_reg[14] ,
    \state_out_reg[18] ,
    \state_out_reg[22] ,
    \state_out_reg[26] ,
    \state_out_reg[30] ,
    \state_out_reg[2] ,
    \state_out_reg[6] ,
    \state_out_reg[10]_0 ,
    \state_out_reg[14]_0 ,
    \state_out_reg[18]_0 ,
    \state_out_reg[22]_0 ,
    \state_out_reg[26]_0 ,
    \state_out_reg[30]_0 ,
    \state_out_reg[66] ,
    plaintext,
    Q,
    state_out0_carry__12_0);
  output [124:0]add_const_state_0;
  output [1:0]D;
  output [0:0]\state_out_reg[29] ;
  output [0:0]\state_out_reg[27] ;
  output [1:0]\state_out_reg[24] ;
  output [3:0]\state_out_reg[20] ;
  output [1:0]\state_out_reg[16] ;
  output [0:0]\state_out_reg[12] ;
  output [2:0]\state_out_reg[8] ;
  output [0:0]\state_out_reg[58] ;
  output [0:0]\state_out_reg[51] ;
  output [1:0]\state_out_reg[48] ;
  output [1:0]\state_out_reg[44] ;
  output [0:0]\state_out_reg[37] ;
  output [0:0]\state_out_reg[33] ;
  input [125:0]\round_state[0] ;
  input [3:0]S;
  input [3:0]\state_out_reg[10] ;
  input [3:0]\state_out_reg[14] ;
  input [3:0]\state_out_reg[18] ;
  input [3:0]\state_out_reg[22] ;
  input [3:0]\state_out_reg[26] ;
  input [3:0]\state_out_reg[30] ;
  input [3:0]\state_out_reg[2] ;
  input [3:0]\state_out_reg[6] ;
  input [3:0]\state_out_reg[10]_0 ;
  input [3:0]\state_out_reg[14]_0 ;
  input [3:0]\state_out_reg[18]_0 ;
  input [3:0]\state_out_reg[22]_0 ;
  input [3:0]\state_out_reg[26]_0 ;
  input [3:0]\state_out_reg[30]_0 ;
  input [0:0]\state_out_reg[66] ;
  input [1:0]plaintext;
  input [1:0]Q;
  input [21:0]state_out0_carry__12_0;

  wire [1:0]D;
  wire [1:0]Q;
  wire [3:0]S;
  wire [124:0]add_const_state_0;
  wire [1:0]plaintext;
  wire [125:0]\round_state[0] ;
  wire state_out0_carry__0_n_0;
  wire state_out0_carry__0_n_1;
  wire state_out0_carry__0_n_2;
  wire state_out0_carry__0_n_3;
  wire state_out0_carry__10_n_0;
  wire state_out0_carry__10_n_1;
  wire state_out0_carry__10_n_2;
  wire state_out0_carry__10_n_3;
  wire state_out0_carry__11_n_0;
  wire state_out0_carry__11_n_1;
  wire state_out0_carry__11_n_2;
  wire state_out0_carry__11_n_3;
  wire [21:0]state_out0_carry__12_0;
  wire state_out0_carry__12_n_0;
  wire state_out0_carry__12_n_1;
  wire state_out0_carry__12_n_2;
  wire state_out0_carry__12_n_3;
  wire state_out0_carry__13_n_0;
  wire state_out0_carry__13_n_1;
  wire state_out0_carry__13_n_2;
  wire state_out0_carry__13_n_3;
  wire state_out0_carry__14_n_0;
  wire state_out0_carry__14_n_1;
  wire state_out0_carry__14_n_2;
  wire state_out0_carry__14_n_3;
  wire state_out0_carry__15_n_0;
  wire state_out0_carry__15_n_1;
  wire state_out0_carry__15_n_2;
  wire state_out0_carry__15_n_3;
  wire state_out0_carry__16_n_0;
  wire state_out0_carry__16_n_1;
  wire state_out0_carry__16_n_2;
  wire state_out0_carry__16_n_3;
  wire state_out0_carry__17_n_0;
  wire state_out0_carry__17_n_1;
  wire state_out0_carry__17_n_2;
  wire state_out0_carry__17_n_3;
  wire state_out0_carry__18_n_0;
  wire state_out0_carry__18_n_1;
  wire state_out0_carry__18_n_2;
  wire state_out0_carry__18_n_3;
  wire state_out0_carry__19_n_0;
  wire state_out0_carry__19_n_1;
  wire state_out0_carry__19_n_2;
  wire state_out0_carry__19_n_3;
  wire state_out0_carry__1_n_0;
  wire state_out0_carry__1_n_1;
  wire state_out0_carry__1_n_2;
  wire state_out0_carry__1_n_3;
  wire state_out0_carry__20_n_0;
  wire state_out0_carry__20_n_1;
  wire state_out0_carry__20_n_2;
  wire state_out0_carry__20_n_3;
  wire state_out0_carry__21_n_0;
  wire state_out0_carry__21_n_1;
  wire state_out0_carry__21_n_2;
  wire state_out0_carry__21_n_3;
  wire state_out0_carry__22_n_0;
  wire state_out0_carry__22_n_1;
  wire state_out0_carry__22_n_2;
  wire state_out0_carry__22_n_3;
  wire state_out0_carry__23_n_0;
  wire state_out0_carry__23_n_1;
  wire state_out0_carry__23_n_2;
  wire state_out0_carry__23_n_3;
  wire state_out0_carry__24_n_0;
  wire state_out0_carry__24_n_1;
  wire state_out0_carry__24_n_2;
  wire state_out0_carry__24_n_3;
  wire state_out0_carry__25_n_0;
  wire state_out0_carry__25_n_1;
  wire state_out0_carry__25_n_2;
  wire state_out0_carry__25_n_3;
  wire state_out0_carry__26_n_0;
  wire state_out0_carry__26_n_1;
  wire state_out0_carry__26_n_2;
  wire state_out0_carry__26_n_3;
  wire state_out0_carry__27_n_0;
  wire state_out0_carry__27_n_1;
  wire state_out0_carry__27_n_2;
  wire state_out0_carry__27_n_3;
  wire state_out0_carry__28_n_0;
  wire state_out0_carry__28_n_1;
  wire state_out0_carry__28_n_2;
  wire state_out0_carry__28_n_3;
  wire state_out0_carry__29_n_0;
  wire state_out0_carry__29_n_1;
  wire state_out0_carry__29_n_2;
  wire state_out0_carry__29_n_3;
  wire state_out0_carry__2_n_0;
  wire state_out0_carry__2_n_1;
  wire state_out0_carry__2_n_2;
  wire state_out0_carry__2_n_3;
  wire state_out0_carry__3_n_0;
  wire state_out0_carry__3_n_1;
  wire state_out0_carry__3_n_2;
  wire state_out0_carry__3_n_3;
  wire state_out0_carry__4_n_0;
  wire state_out0_carry__4_n_1;
  wire state_out0_carry__4_n_2;
  wire state_out0_carry__4_n_3;
  wire state_out0_carry__5_n_0;
  wire state_out0_carry__5_n_1;
  wire state_out0_carry__5_n_2;
  wire state_out0_carry__5_n_3;
  wire state_out0_carry__6_n_0;
  wire state_out0_carry__6_n_1;
  wire state_out0_carry__6_n_2;
  wire state_out0_carry__6_n_3;
  wire state_out0_carry__7_n_0;
  wire state_out0_carry__7_n_1;
  wire state_out0_carry__7_n_2;
  wire state_out0_carry__7_n_3;
  wire state_out0_carry__8_n_0;
  wire state_out0_carry__8_n_1;
  wire state_out0_carry__8_n_2;
  wire state_out0_carry__8_n_3;
  wire state_out0_carry__9_n_0;
  wire state_out0_carry__9_n_1;
  wire state_out0_carry__9_n_2;
  wire state_out0_carry__9_n_3;
  wire state_out0_carry_n_0;
  wire state_out0_carry_n_1;
  wire state_out0_carry_n_2;
  wire state_out0_carry_n_3;
  wire [3:0]\state_out_reg[10] ;
  wire [3:0]\state_out_reg[10]_0 ;
  wire [0:0]\state_out_reg[12] ;
  wire [3:0]\state_out_reg[14] ;
  wire [3:0]\state_out_reg[14]_0 ;
  wire [1:0]\state_out_reg[16] ;
  wire [3:0]\state_out_reg[18] ;
  wire [3:0]\state_out_reg[18]_0 ;
  wire [3:0]\state_out_reg[20] ;
  wire [3:0]\state_out_reg[22] ;
  wire [3:0]\state_out_reg[22]_0 ;
  wire [1:0]\state_out_reg[24] ;
  wire [3:0]\state_out_reg[26] ;
  wire [3:0]\state_out_reg[26]_0 ;
  wire [0:0]\state_out_reg[27] ;
  wire [0:0]\state_out_reg[29] ;
  wire [3:0]\state_out_reg[2] ;
  wire [3:0]\state_out_reg[30] ;
  wire [3:0]\state_out_reg[30]_0 ;
  wire [0:0]\state_out_reg[33] ;
  wire [0:0]\state_out_reg[37] ;
  wire [1:0]\state_out_reg[44] ;
  wire [1:0]\state_out_reg[48] ;
  wire [0:0]\state_out_reg[51] ;
  wire [0:0]\state_out_reg[58] ;
  wire [0:0]\state_out_reg[66] ;
  wire [3:0]\state_out_reg[6] ;
  wire [2:0]\state_out_reg[8] ;
  wire [3:0]NLW_state_out0_carry__30_CO_UNCONNECTED;
  wire [3:1]NLW_state_out0_carry__30_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_out0_carry
       (.CI(1'b0),
        .CO({state_out0_carry_n_0,state_out0_carry_n_1,state_out0_carry_n_2,state_out0_carry_n_3}),
        .CYINIT(\round_state[0] [0]),
        .DI(\round_state[0] [4:1]),
        .O(add_const_state_0[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_out0_carry__0
       (.CI(state_out0_carry_n_0),
        .CO({state_out0_carry__0_n_0,state_out0_carry__0_n_1,state_out0_carry__0_n_2,state_out0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\round_state[0] [8:5]),
        .O(add_const_state_0[7:4]),
        .S(\state_out_reg[10] ));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__0_i_1
       (.I0(state_out0_carry__12_0[3]),
        .O(\state_out_reg[12] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_out0_carry__1
       (.CI(state_out0_carry__0_n_0),
        .CO({state_out0_carry__1_n_0,state_out0_carry__1_n_1,state_out0_carry__1_n_2,state_out0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(\round_state[0] [12:9]),
        .O(add_const_state_0[11:8]),
        .S(\state_out_reg[14] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_out0_carry__10
       (.CI(state_out0_carry__9_n_0),
        .CO({state_out0_carry__10_n_0,state_out0_carry__10_n_1,state_out0_carry__10_n_2,state_out0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(\round_state[0] [48:45]),
        .O(add_const_state_0[47:44]),
        .S(\state_out_reg[18]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__10_i_1
       (.I0(state_out0_carry__12_0[20]),
        .O(\state_out_reg[51] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_out0_carry__11
       (.CI(state_out0_carry__10_n_0),
        .CO({state_out0_carry__11_n_0,state_out0_carry__11_n_1,state_out0_carry__11_n_2,state_out0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI(\round_state[0] [52:49]),
        .O(add_const_state_0[51:48]),
        .S(\state_out_reg[22]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_out0_carry__12
       (.CI(state_out0_carry__11_n_0),
        .CO({state_out0_carry__12_n_0,state_out0_carry__12_n_1,state_out0_carry__12_n_2,state_out0_carry__12_n_3}),
        .CYINIT(1'b0),
        .DI(\round_state[0] [56:53]),
        .O(add_const_state_0[55:52]),
        .S(\state_out_reg[26]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__12_i_1
       (.I0(state_out0_carry__12_0[21]),
        .O(\state_out_reg[58] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_out0_carry__13
       (.CI(state_out0_carry__12_n_0),
        .CO({state_out0_carry__13_n_0,state_out0_carry__13_n_1,state_out0_carry__13_n_2,state_out0_carry__13_n_3}),
        .CYINIT(1'b0),
        .DI(\round_state[0] [60:57]),
        .O(add_const_state_0[59:56]),
        .S(\state_out_reg[30]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_out0_carry__14
       (.CI(state_out0_carry__13_n_0),
        .CO({state_out0_carry__14_n_0,state_out0_carry__14_n_1,state_out0_carry__14_n_2,state_out0_carry__14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\round_state[0] [61]}),
        .O(add_const_state_0[63:60]),
        .S({\round_state[0] [64:62],\state_out_reg[66] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_out0_carry__15
       (.CI(state_out0_carry__14_n_0),
        .CO({state_out0_carry__15_n_0,state_out0_carry__15_n_1,state_out0_carry__15_n_2,state_out0_carry__15_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_const_state_0[67:64]),
        .S(\round_state[0] [68:65]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_out0_carry__16
       (.CI(state_out0_carry__15_n_0),
        .CO({state_out0_carry__16_n_0,state_out0_carry__16_n_1,state_out0_carry__16_n_2,state_out0_carry__16_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_const_state_0[71:68]),
        .S(\round_state[0] [72:69]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_out0_carry__17
       (.CI(state_out0_carry__16_n_0),
        .CO({state_out0_carry__17_n_0,state_out0_carry__17_n_1,state_out0_carry__17_n_2,state_out0_carry__17_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_const_state_0[75:72]),
        .S(\round_state[0] [76:73]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_out0_carry__18
       (.CI(state_out0_carry__17_n_0),
        .CO({state_out0_carry__18_n_0,state_out0_carry__18_n_1,state_out0_carry__18_n_2,state_out0_carry__18_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_const_state_0[79:76]),
        .S(\round_state[0] [80:77]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_out0_carry__19
       (.CI(state_out0_carry__18_n_0),
        .CO({state_out0_carry__19_n_0,state_out0_carry__19_n_1,state_out0_carry__19_n_2,state_out0_carry__19_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_const_state_0[83:80]),
        .S(\round_state[0] [84:81]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__1_i_1
       (.I0(state_out0_carry__12_0[5]),
        .O(\state_out_reg[16] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__1_i_2
       (.I0(state_out0_carry__12_0[4]),
        .O(\state_out_reg[16] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_out0_carry__2
       (.CI(state_out0_carry__1_n_0),
        .CO({state_out0_carry__2_n_0,state_out0_carry__2_n_1,state_out0_carry__2_n_2,state_out0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(\round_state[0] [16:13]),
        .O(add_const_state_0[15:12]),
        .S(\state_out_reg[18] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_out0_carry__20
       (.CI(state_out0_carry__19_n_0),
        .CO({state_out0_carry__20_n_0,state_out0_carry__20_n_1,state_out0_carry__20_n_2,state_out0_carry__20_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_const_state_0[87:84]),
        .S(\round_state[0] [88:85]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_out0_carry__21
       (.CI(state_out0_carry__20_n_0),
        .CO({state_out0_carry__21_n_0,state_out0_carry__21_n_1,state_out0_carry__21_n_2,state_out0_carry__21_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_const_state_0[91:88]),
        .S(\round_state[0] [92:89]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_out0_carry__22
       (.CI(state_out0_carry__21_n_0),
        .CO({state_out0_carry__22_n_0,state_out0_carry__22_n_1,state_out0_carry__22_n_2,state_out0_carry__22_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_const_state_0[95:92]),
        .S(\round_state[0] [96:93]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_out0_carry__23
       (.CI(state_out0_carry__22_n_0),
        .CO({state_out0_carry__23_n_0,state_out0_carry__23_n_1,state_out0_carry__23_n_2,state_out0_carry__23_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_const_state_0[99:96]),
        .S(\round_state[0] [100:97]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_out0_carry__24
       (.CI(state_out0_carry__23_n_0),
        .CO({state_out0_carry__24_n_0,state_out0_carry__24_n_1,state_out0_carry__24_n_2,state_out0_carry__24_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_const_state_0[103:100]),
        .S(\round_state[0] [104:101]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_out0_carry__25
       (.CI(state_out0_carry__24_n_0),
        .CO({state_out0_carry__25_n_0,state_out0_carry__25_n_1,state_out0_carry__25_n_2,state_out0_carry__25_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_const_state_0[107:104]),
        .S(\round_state[0] [108:105]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_out0_carry__26
       (.CI(state_out0_carry__25_n_0),
        .CO({state_out0_carry__26_n_0,state_out0_carry__26_n_1,state_out0_carry__26_n_2,state_out0_carry__26_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_const_state_0[111:108]),
        .S(\round_state[0] [112:109]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_out0_carry__27
       (.CI(state_out0_carry__26_n_0),
        .CO({state_out0_carry__27_n_0,state_out0_carry__27_n_1,state_out0_carry__27_n_2,state_out0_carry__27_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_const_state_0[115:112]),
        .S(\round_state[0] [116:113]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_out0_carry__28
       (.CI(state_out0_carry__27_n_0),
        .CO({state_out0_carry__28_n_0,state_out0_carry__28_n_1,state_out0_carry__28_n_2,state_out0_carry__28_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_const_state_0[119:116]),
        .S(\round_state[0] [120:117]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_out0_carry__29
       (.CI(state_out0_carry__28_n_0),
        .CO({state_out0_carry__29_n_0,state_out0_carry__29_n_1,state_out0_carry__29_n_2,state_out0_carry__29_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_const_state_0[123:120]),
        .S(\round_state[0] [124:121]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__2_i_1
       (.I0(state_out0_carry__12_0[9]),
        .O(\state_out_reg[20] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__2_i_2
       (.I0(state_out0_carry__12_0[8]),
        .O(\state_out_reg[20] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__2_i_3
       (.I0(state_out0_carry__12_0[7]),
        .O(\state_out_reg[20] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__2_i_4
       (.I0(state_out0_carry__12_0[6]),
        .O(\state_out_reg[20] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_out0_carry__3
       (.CI(state_out0_carry__2_n_0),
        .CO({state_out0_carry__3_n_0,state_out0_carry__3_n_1,state_out0_carry__3_n_2,state_out0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(\round_state[0] [20:17]),
        .O(add_const_state_0[19:16]),
        .S(\state_out_reg[22] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_out0_carry__30
       (.CI(state_out0_carry__29_n_0),
        .CO(NLW_state_out0_carry__30_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_state_out0_carry__30_O_UNCONNECTED[3:1],add_const_state_0[124]}),
        .S({1'b0,1'b0,1'b0,\round_state[0] [125]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__3_i_1
       (.I0(state_out0_carry__12_0[11]),
        .O(\state_out_reg[24] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__3_i_2
       (.I0(state_out0_carry__12_0[10]),
        .O(\state_out_reg[24] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_out0_carry__4
       (.CI(state_out0_carry__3_n_0),
        .CO({state_out0_carry__4_n_0,state_out0_carry__4_n_1,state_out0_carry__4_n_2,state_out0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(\round_state[0] [24:21]),
        .O(add_const_state_0[23:20]),
        .S(\state_out_reg[26] ));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__4_i_1
       (.I0(state_out0_carry__12_0[12]),
        .O(\state_out_reg[27] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_out0_carry__5
       (.CI(state_out0_carry__4_n_0),
        .CO({state_out0_carry__5_n_0,state_out0_carry__5_n_1,state_out0_carry__5_n_2,state_out0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(\round_state[0] [28:25]),
        .O(add_const_state_0[27:24]),
        .S(\state_out_reg[30] ));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__5_i_1
       (.I0(state_out0_carry__12_0[13]),
        .O(\state_out_reg[29] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_out0_carry__6
       (.CI(state_out0_carry__5_n_0),
        .CO({state_out0_carry__6_n_0,state_out0_carry__6_n_1,state_out0_carry__6_n_2,state_out0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(\round_state[0] [32:29]),
        .O(add_const_state_0[31:28]),
        .S(\state_out_reg[2] ));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__6_i_1
       (.I0(state_out0_carry__12_0[14]),
        .O(\state_out_reg[33] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_out0_carry__7
       (.CI(state_out0_carry__6_n_0),
        .CO({state_out0_carry__7_n_0,state_out0_carry__7_n_1,state_out0_carry__7_n_2,state_out0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(\round_state[0] [36:33]),
        .O(add_const_state_0[35:32]),
        .S(\state_out_reg[6] ));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__7_i_1
       (.I0(state_out0_carry__12_0[15]),
        .O(\state_out_reg[37] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_out0_carry__8
       (.CI(state_out0_carry__7_n_0),
        .CO({state_out0_carry__8_n_0,state_out0_carry__8_n_1,state_out0_carry__8_n_2,state_out0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(\round_state[0] [40:37]),
        .O(add_const_state_0[39:36]),
        .S(\state_out_reg[10]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__8_i_1
       (.I0(state_out0_carry__12_0[17]),
        .O(\state_out_reg[44] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__8_i_2
       (.I0(state_out0_carry__12_0[16]),
        .O(\state_out_reg[44] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_out0_carry__9
       (.CI(state_out0_carry__8_n_0),
        .CO({state_out0_carry__9_n_0,state_out0_carry__9_n_1,state_out0_carry__9_n_2,state_out0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI(\round_state[0] [44:41]),
        .O(add_const_state_0[43:40]),
        .S(\state_out_reg[14]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__9_i_1
       (.I0(state_out0_carry__12_0[19]),
        .O(\state_out_reg[48] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__9_i_2
       (.I0(state_out0_carry__12_0[18]),
        .O(\state_out_reg[48] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry_i_1
       (.I0(state_out0_carry__12_0[2]),
        .O(\state_out_reg[8] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry_i_2
       (.I0(state_out0_carry__12_0[1]),
        .O(\state_out_reg[8] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry_i_3
       (.I0(state_out0_carry__12_0[0]),
        .O(\state_out_reg[8] [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \state_out[0]_i_1 
       (.I0(add_const_state_0[61]),
        .I1(add_const_state_0[29]),
        .I2(add_const_state_0[93]),
        .I3(plaintext[0]),
        .I4(Q[0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h9699)) 
    \state_out[2]_i_1 
       (.I0(Q[1]),
        .I1(plaintext[1]),
        .I2(add_const_state_0[95]),
        .I3(add_const_state_0[31]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "ascon_add_constant" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_add_constant_26
   (add_const_state,
    \state_out_reg[63] ,
    \state_out_reg[96] ,
    \state_out_reg[36] ,
    \state_out_reg[44] ,
    \state_out_reg[48] ,
    \state_out_reg[52] ,
    \state_out_reg[56] ,
    \state_out_reg[60] ,
    \state_out_reg[32] ,
    \state_out_reg[36]_0 ,
    \state_out_reg[40] ,
    \state_out_reg[44]_0 ,
    \state_out_reg[48]_0 ,
    \state_out_reg[52]_0 ,
    \state_out_reg[56]_0 ,
    \state_out_reg[60]_0 ,
    \state_out_reg[96]_0 );
  output [62:0]add_const_state;
  output [0:0]\state_out_reg[63] ;
  input [63:0]\state_out_reg[96] ;
  input [1:0]\state_out_reg[36] ;
  input [2:0]\state_out_reg[44] ;
  input [1:0]\state_out_reg[48] ;
  input [1:0]\state_out_reg[52] ;
  input [1:0]\state_out_reg[56] ;
  input [0:0]\state_out_reg[60] ;
  input [3:0]\state_out_reg[32] ;
  input [0:0]\state_out_reg[36]_0 ;
  input [2:0]\state_out_reg[40] ;
  input [2:0]\state_out_reg[44]_0 ;
  input [2:0]\state_out_reg[48]_0 ;
  input [1:0]\state_out_reg[52]_0 ;
  input [1:0]\state_out_reg[56]_0 ;
  input [2:0]\state_out_reg[60]_0 ;
  input [0:0]\state_out_reg[96]_0 ;

  wire [62:0]add_const_state;
  wire state_out0_carry__0_n_0;
  wire state_out0_carry__0_n_1;
  wire state_out0_carry__0_n_2;
  wire state_out0_carry__0_n_3;
  wire state_out0_carry__10_n_0;
  wire state_out0_carry__10_n_1;
  wire state_out0_carry__10_n_2;
  wire state_out0_carry__10_n_3;
  wire state_out0_carry__11_n_0;
  wire state_out0_carry__11_n_1;
  wire state_out0_carry__11_n_2;
  wire state_out0_carry__11_n_3;
  wire state_out0_carry__12_n_0;
  wire state_out0_carry__12_n_1;
  wire state_out0_carry__12_n_2;
  wire state_out0_carry__12_n_3;
  wire state_out0_carry__13_n_0;
  wire state_out0_carry__13_n_1;
  wire state_out0_carry__13_n_2;
  wire state_out0_carry__13_n_3;
  wire state_out0_carry__14_n_2;
  wire state_out0_carry__14_n_3;
  wire state_out0_carry__1_n_0;
  wire state_out0_carry__1_n_1;
  wire state_out0_carry__1_n_2;
  wire state_out0_carry__1_n_3;
  wire state_out0_carry__2_n_0;
  wire state_out0_carry__2_n_1;
  wire state_out0_carry__2_n_2;
  wire state_out0_carry__2_n_3;
  wire state_out0_carry__3_n_0;
  wire state_out0_carry__3_n_1;
  wire state_out0_carry__3_n_2;
  wire state_out0_carry__3_n_3;
  wire state_out0_carry__4_n_0;
  wire state_out0_carry__4_n_1;
  wire state_out0_carry__4_n_2;
  wire state_out0_carry__4_n_3;
  wire state_out0_carry__5_n_0;
  wire state_out0_carry__5_n_1;
  wire state_out0_carry__5_n_2;
  wire state_out0_carry__5_n_3;
  wire state_out0_carry__6_n_0;
  wire state_out0_carry__6_n_1;
  wire state_out0_carry__6_n_2;
  wire state_out0_carry__6_n_3;
  wire state_out0_carry__7_n_0;
  wire state_out0_carry__7_n_1;
  wire state_out0_carry__7_n_2;
  wire state_out0_carry__7_n_3;
  wire state_out0_carry__8_n_0;
  wire state_out0_carry__8_n_1;
  wire state_out0_carry__8_n_2;
  wire state_out0_carry__8_n_3;
  wire state_out0_carry__9_n_0;
  wire state_out0_carry__9_n_1;
  wire state_out0_carry__9_n_2;
  wire state_out0_carry__9_n_3;
  wire state_out0_carry_n_0;
  wire state_out0_carry_n_1;
  wire state_out0_carry_n_2;
  wire state_out0_carry_n_3;
  wire [3:0]\state_out_reg[32] ;
  wire [1:0]\state_out_reg[36] ;
  wire [0:0]\state_out_reg[36]_0 ;
  wire [2:0]\state_out_reg[40] ;
  wire [2:0]\state_out_reg[44] ;
  wire [2:0]\state_out_reg[44]_0 ;
  wire [1:0]\state_out_reg[48] ;
  wire [2:0]\state_out_reg[48]_0 ;
  wire [1:0]\state_out_reg[52] ;
  wire [1:0]\state_out_reg[52]_0 ;
  wire [1:0]\state_out_reg[56] ;
  wire [1:0]\state_out_reg[56]_0 ;
  wire [0:0]\state_out_reg[60] ;
  wire [2:0]\state_out_reg[60]_0 ;
  wire [0:0]\state_out_reg[63] ;
  wire [63:0]\state_out_reg[96] ;
  wire [0:0]\state_out_reg[96]_0 ;
  wire [2:2]NLW_state_out0_carry__14_CO_UNCONNECTED;
  wire [3:3]NLW_state_out0_carry__14_O_UNCONNECTED;

  CARRY4 state_out0_carry
       (.CI(1'b0),
        .CO({state_out0_carry_n_0,state_out0_carry_n_1,state_out0_carry_n_2,state_out0_carry_n_3}),
        .CYINIT(\state_out_reg[96] [0]),
        .DI(\state_out_reg[96] [4:1]),
        .O(add_const_state[3:0]),
        .S({\state_out_reg[36] [1],\state_out_reg[96] [3:2],\state_out_reg[36] [0]}));
  CARRY4 state_out0_carry__0
       (.CI(state_out0_carry_n_0),
        .CO({state_out0_carry__0_n_0,state_out0_carry__0_n_1,state_out0_carry__0_n_2,state_out0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [8:5]),
        .O(add_const_state[7:4]),
        .S(\state_out_reg[96] [8:5]));
  CARRY4 state_out0_carry__1
       (.CI(state_out0_carry__0_n_0),
        .CO({state_out0_carry__1_n_0,state_out0_carry__1_n_1,state_out0_carry__1_n_2,state_out0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [12:9]),
        .O(add_const_state[11:8]),
        .S({\state_out_reg[44] ,\state_out_reg[96] [9]}));
  CARRY4 state_out0_carry__10
       (.CI(state_out0_carry__9_n_0),
        .CO({state_out0_carry__10_n_0,state_out0_carry__10_n_1,state_out0_carry__10_n_2,state_out0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [48:45]),
        .O(add_const_state[47:44]),
        .S({\state_out_reg[48]_0 ,\state_out_reg[96] [45]}));
  CARRY4 state_out0_carry__11
       (.CI(state_out0_carry__10_n_0),
        .CO({state_out0_carry__11_n_0,state_out0_carry__11_n_1,state_out0_carry__11_n_2,state_out0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [52:49]),
        .O(add_const_state[51:48]),
        .S({\state_out_reg[52]_0 [1],\state_out_reg[96] [51:50],\state_out_reg[52]_0 [0]}));
  CARRY4 state_out0_carry__12
       (.CI(state_out0_carry__11_n_0),
        .CO({state_out0_carry__12_n_0,state_out0_carry__12_n_1,state_out0_carry__12_n_2,state_out0_carry__12_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [56:53]),
        .O(add_const_state[55:52]),
        .S({\state_out_reg[56]_0 ,\state_out_reg[96] [54:53]}));
  CARRY4 state_out0_carry__13
       (.CI(state_out0_carry__12_n_0),
        .CO({state_out0_carry__13_n_0,state_out0_carry__13_n_1,state_out0_carry__13_n_2,state_out0_carry__13_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [60:57]),
        .O(add_const_state[59:56]),
        .S({\state_out_reg[60]_0 ,\state_out_reg[96] [57]}));
  CARRY4 state_out0_carry__14
       (.CI(state_out0_carry__13_n_0),
        .CO({\state_out_reg[63] ,NLW_state_out0_carry__14_CO_UNCONNECTED[2],state_out0_carry__14_n_2,state_out0_carry__14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\state_out_reg[96] [63:61]}),
        .O({NLW_state_out0_carry__14_O_UNCONNECTED[3],add_const_state[62:60]}),
        .S({1'b1,\state_out_reg[96] [63:62],\state_out_reg[96]_0 }));
  CARRY4 state_out0_carry__2
       (.CI(state_out0_carry__1_n_0),
        .CO({state_out0_carry__2_n_0,state_out0_carry__2_n_1,state_out0_carry__2_n_2,state_out0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [16:13]),
        .O(add_const_state[15:12]),
        .S({\state_out_reg[96] [16:15],\state_out_reg[48] }));
  CARRY4 state_out0_carry__3
       (.CI(state_out0_carry__2_n_0),
        .CO({state_out0_carry__3_n_0,state_out0_carry__3_n_1,state_out0_carry__3_n_2,state_out0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [20:17]),
        .O(add_const_state[19:16]),
        .S({\state_out_reg[52] ,\state_out_reg[96] [18:17]}));
  CARRY4 state_out0_carry__4
       (.CI(state_out0_carry__3_n_0),
        .CO({state_out0_carry__4_n_0,state_out0_carry__4_n_1,state_out0_carry__4_n_2,state_out0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [24:21]),
        .O(add_const_state[23:20]),
        .S({\state_out_reg[96] [24:23],\state_out_reg[56] }));
  CARRY4 state_out0_carry__5
       (.CI(state_out0_carry__4_n_0),
        .CO({state_out0_carry__5_n_0,state_out0_carry__5_n_1,state_out0_carry__5_n_2,state_out0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [28:25]),
        .O(add_const_state[27:24]),
        .S({\state_out_reg[96] [28:26],\state_out_reg[60] }));
  CARRY4 state_out0_carry__6
       (.CI(state_out0_carry__5_n_0),
        .CO({state_out0_carry__6_n_0,state_out0_carry__6_n_1,state_out0_carry__6_n_2,state_out0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [32:29]),
        .O(add_const_state[31:28]),
        .S(\state_out_reg[32] ));
  CARRY4 state_out0_carry__7
       (.CI(state_out0_carry__6_n_0),
        .CO({state_out0_carry__7_n_0,state_out0_carry__7_n_1,state_out0_carry__7_n_2,state_out0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [36:33]),
        .O(add_const_state[35:32]),
        .S({\state_out_reg[96] [36:34],\state_out_reg[36]_0 }));
  CARRY4 state_out0_carry__8
       (.CI(state_out0_carry__7_n_0),
        .CO({state_out0_carry__8_n_0,state_out0_carry__8_n_1,state_out0_carry__8_n_2,state_out0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [40:37]),
        .O(add_const_state[39:36]),
        .S({\state_out_reg[40] [2:1],\state_out_reg[96] [38],\state_out_reg[40] [0]}));
  CARRY4 state_out0_carry__9
       (.CI(state_out0_carry__8_n_0),
        .CO({state_out0_carry__9_n_0,state_out0_carry__9_n_1,state_out0_carry__9_n_2,state_out0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI(\state_out_reg[96] [44:41]),
        .O(add_const_state[43:40]),
        .S({\state_out_reg[44]_0 ,\state_out_reg[96] [41]}));
endmodule

(* ORIG_REF_NAME = "ascon_add_constant" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_add_constant_28
   (add_const_state,
    CO,
    \state_out_reg[60] ,
    \state_out_reg[56] ,
    \state_out_reg[52] ,
    \state_out_reg[48] ,
    \state_out_reg[44] ,
    \state_out_reg[40] ,
    \state_out_reg[33] ,
    \state_out_reg[32] ,
    \state_out_reg[25] ,
    \state_out_reg[22] ,
    \state_out_reg[20] ,
    \state_out_reg[14] ,
    \state_out_reg[12] ,
    \state_out_reg[4] ,
    Q,
    S,
    \state_out_reg[43] ,
    \state_out_reg[51] ,
    \state_out_reg[55] ,
    \state_out_reg[59] ,
    \state_out_reg[127] ,
    \state_out_reg[35] ,
    \state_out_reg[39] ,
    \state_out_reg[43]_0 ,
    \state_out_reg[47] ,
    \state_out_reg[51]_0 ,
    \state_out_reg[55]_0 ,
    \state_out_reg[59]_0 ,
    state_out0_carry__13_0);
  output [59:0]add_const_state;
  output [0:0]CO;
  output [2:0]\state_out_reg[60] ;
  output [1:0]\state_out_reg[56] ;
  output [1:0]\state_out_reg[52] ;
  output [2:0]\state_out_reg[48] ;
  output [2:0]\state_out_reg[44] ;
  output [2:0]\state_out_reg[40] ;
  output [0:0]\state_out_reg[33] ;
  output [3:0]\state_out_reg[32] ;
  output [0:0]\state_out_reg[25] ;
  output [1:0]\state_out_reg[22] ;
  output [1:0]\state_out_reg[20] ;
  output [1:0]\state_out_reg[14] ;
  output [2:0]\state_out_reg[12] ;
  output [1:0]\state_out_reg[4] ;
  input [60:0]Q;
  input [1:0]S;
  input [0:0]\state_out_reg[43] ;
  input [2:0]\state_out_reg[51] ;
  input [2:0]\state_out_reg[55] ;
  input [1:0]\state_out_reg[59] ;
  input [2:0]\state_out_reg[127] ;
  input [0:0]\state_out_reg[35] ;
  input [1:0]\state_out_reg[39] ;
  input [0:0]\state_out_reg[43]_0 ;
  input [1:0]\state_out_reg[47] ;
  input [2:0]\state_out_reg[51]_0 ;
  input [0:0]\state_out_reg[55]_0 ;
  input [3:0]\state_out_reg[59]_0 ;
  input [32:0]state_out0_carry__13_0;

  wire [0:0]CO;
  wire [60:0]Q;
  wire [1:0]S;
  wire [59:0]add_const_state;
  wire state_out0_carry__0_n_0;
  wire state_out0_carry__0_n_1;
  wire state_out0_carry__0_n_2;
  wire state_out0_carry__0_n_3;
  wire state_out0_carry__10_n_0;
  wire state_out0_carry__10_n_1;
  wire state_out0_carry__10_n_2;
  wire state_out0_carry__10_n_3;
  wire state_out0_carry__11_n_0;
  wire state_out0_carry__11_n_1;
  wire state_out0_carry__11_n_2;
  wire state_out0_carry__11_n_3;
  wire state_out0_carry__12_n_0;
  wire state_out0_carry__12_n_1;
  wire state_out0_carry__12_n_2;
  wire state_out0_carry__12_n_3;
  wire [32:0]state_out0_carry__13_0;
  wire state_out0_carry__13_n_1;
  wire state_out0_carry__13_n_2;
  wire state_out0_carry__13_n_3;
  wire state_out0_carry__1_n_0;
  wire state_out0_carry__1_n_1;
  wire state_out0_carry__1_n_2;
  wire state_out0_carry__1_n_3;
  wire state_out0_carry__2_n_0;
  wire state_out0_carry__2_n_1;
  wire state_out0_carry__2_n_2;
  wire state_out0_carry__2_n_3;
  wire state_out0_carry__3_n_0;
  wire state_out0_carry__3_n_1;
  wire state_out0_carry__3_n_2;
  wire state_out0_carry__3_n_3;
  wire state_out0_carry__4_n_0;
  wire state_out0_carry__4_n_1;
  wire state_out0_carry__4_n_2;
  wire state_out0_carry__4_n_3;
  wire state_out0_carry__5_n_0;
  wire state_out0_carry__5_n_1;
  wire state_out0_carry__5_n_2;
  wire state_out0_carry__5_n_3;
  wire state_out0_carry__6_n_0;
  wire state_out0_carry__6_n_1;
  wire state_out0_carry__6_n_2;
  wire state_out0_carry__6_n_3;
  wire state_out0_carry__7_n_0;
  wire state_out0_carry__7_n_1;
  wire state_out0_carry__7_n_2;
  wire state_out0_carry__7_n_3;
  wire state_out0_carry__8_n_0;
  wire state_out0_carry__8_n_1;
  wire state_out0_carry__8_n_2;
  wire state_out0_carry__8_n_3;
  wire state_out0_carry__9_n_0;
  wire state_out0_carry__9_n_1;
  wire state_out0_carry__9_n_2;
  wire state_out0_carry__9_n_3;
  wire state_out0_carry_n_0;
  wire state_out0_carry_n_1;
  wire state_out0_carry_n_2;
  wire state_out0_carry_n_3;
  wire [2:0]\state_out_reg[127] ;
  wire [2:0]\state_out_reg[12] ;
  wire [1:0]\state_out_reg[14] ;
  wire [1:0]\state_out_reg[20] ;
  wire [1:0]\state_out_reg[22] ;
  wire [0:0]\state_out_reg[25] ;
  wire [3:0]\state_out_reg[32] ;
  wire [0:0]\state_out_reg[33] ;
  wire [0:0]\state_out_reg[35] ;
  wire [1:0]\state_out_reg[39] ;
  wire [2:0]\state_out_reg[40] ;
  wire [0:0]\state_out_reg[43] ;
  wire [0:0]\state_out_reg[43]_0 ;
  wire [2:0]\state_out_reg[44] ;
  wire [1:0]\state_out_reg[47] ;
  wire [2:0]\state_out_reg[48] ;
  wire [1:0]\state_out_reg[4] ;
  wire [2:0]\state_out_reg[51] ;
  wire [2:0]\state_out_reg[51]_0 ;
  wire [1:0]\state_out_reg[52] ;
  wire [2:0]\state_out_reg[55] ;
  wire [0:0]\state_out_reg[55]_0 ;
  wire [1:0]\state_out_reg[56] ;
  wire [1:0]\state_out_reg[59] ;
  wire [3:0]\state_out_reg[59]_0 ;
  wire [2:0]\state_out_reg[60] ;

  CARRY4 state_out0_carry
       (.CI(1'b0),
        .CO({state_out0_carry_n_0,state_out0_carry_n_1,state_out0_carry_n_2,state_out0_carry_n_3}),
        .CYINIT(Q[0]),
        .DI(Q[4:1]),
        .O(add_const_state[3:0]),
        .S({Q[4],S[1],Q[2],S[0]}));
  CARRY4 state_out0_carry__0
       (.CI(state_out0_carry_n_0),
        .CO({state_out0_carry__0_n_0,state_out0_carry__0_n_1,state_out0_carry__0_n_2,state_out0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[8:5]),
        .O(add_const_state[7:4]),
        .S({\state_out_reg[43] ,Q[7:5]}));
  CARRY4 state_out0_carry__1
       (.CI(state_out0_carry__0_n_0),
        .CO({state_out0_carry__1_n_0,state_out0_carry__1_n_1,state_out0_carry__1_n_2,state_out0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[12:9]),
        .O(add_const_state[11:8]),
        .S(Q[12:9]));
  CARRY4 state_out0_carry__10
       (.CI(state_out0_carry__9_n_0),
        .CO({state_out0_carry__10_n_0,state_out0_carry__10_n_1,state_out0_carry__10_n_2,state_out0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(Q[48:45]),
        .O(add_const_state[47:44]),
        .S({\state_out_reg[51]_0 [2:1],Q[46],\state_out_reg[51]_0 [0]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__10_i_1__6
       (.I0(state_out0_carry__13_0[25]),
        .O(\state_out_reg[48] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__10_i_2__5
       (.I0(state_out0_carry__13_0[24]),
        .O(\state_out_reg[48] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__10_i_3__2
       (.I0(state_out0_carry__13_0[23]),
        .O(\state_out_reg[48] [0]));
  CARRY4 state_out0_carry__11
       (.CI(state_out0_carry__10_n_0),
        .CO({state_out0_carry__11_n_0,state_out0_carry__11_n_1,state_out0_carry__11_n_2,state_out0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI(Q[52:49]),
        .O(add_const_state[51:48]),
        .S({Q[52:50],\state_out_reg[55]_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__11_i_1__7
       (.I0(state_out0_carry__13_0[27]),
        .O(\state_out_reg[52] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__11_i_2__5
       (.I0(state_out0_carry__13_0[26]),
        .O(\state_out_reg[52] [0]));
  CARRY4 state_out0_carry__12
       (.CI(state_out0_carry__11_n_0),
        .CO({state_out0_carry__12_n_0,state_out0_carry__12_n_1,state_out0_carry__12_n_2,state_out0_carry__12_n_3}),
        .CYINIT(1'b0),
        .DI(Q[56:53]),
        .O(add_const_state[55:52]),
        .S(\state_out_reg[59]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__12_i_1__8
       (.I0(state_out0_carry__13_0[29]),
        .O(\state_out_reg[56] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__12_i_2__4
       (.I0(state_out0_carry__13_0[28]),
        .O(\state_out_reg[56] [0]));
  CARRY4 state_out0_carry__13
       (.CI(state_out0_carry__12_n_0),
        .CO({CO,state_out0_carry__13_n_1,state_out0_carry__13_n_2,state_out0_carry__13_n_3}),
        .CYINIT(1'b0),
        .DI(Q[60:57]),
        .O(add_const_state[59:56]),
        .S(Q[60:57]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__13_i_1__6
       (.I0(state_out0_carry__13_0[32]),
        .O(\state_out_reg[60] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__13_i_2__5
       (.I0(state_out0_carry__13_0[31]),
        .O(\state_out_reg[60] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__13_i_3__2
       (.I0(state_out0_carry__13_0[30]),
        .O(\state_out_reg[60] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__1_i_1__7
       (.I0(state_out0_carry__13_0[4]),
        .O(\state_out_reg[12] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__1_i_2__5
       (.I0(state_out0_carry__13_0[3]),
        .O(\state_out_reg[12] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__1_i_3
       (.I0(state_out0_carry__13_0[2]),
        .O(\state_out_reg[12] [0]));
  CARRY4 state_out0_carry__2
       (.CI(state_out0_carry__1_n_0),
        .CO({state_out0_carry__2_n_0,state_out0_carry__2_n_1,state_out0_carry__2_n_2,state_out0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[16:13]),
        .O(add_const_state[15:12]),
        .S({Q[16],\state_out_reg[51] }));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__2_i_1__8
       (.I0(state_out0_carry__13_0[6]),
        .O(\state_out_reg[14] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__2_i_2__8
       (.I0(state_out0_carry__13_0[5]),
        .O(\state_out_reg[14] [0]));
  CARRY4 state_out0_carry__3
       (.CI(state_out0_carry__2_n_0),
        .CO({state_out0_carry__3_n_0,state_out0_carry__3_n_1,state_out0_carry__3_n_2,state_out0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[20:17]),
        .O(add_const_state[19:16]),
        .S({\state_out_reg[55] [2],Q[19],\state_out_reg[55] [1:0]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__3_i_1__8
       (.I0(state_out0_carry__13_0[8]),
        .O(\state_out_reg[20] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__3_i_2__7
       (.I0(state_out0_carry__13_0[7]),
        .O(\state_out_reg[20] [0]));
  CARRY4 state_out0_carry__4
       (.CI(state_out0_carry__3_n_0),
        .CO({state_out0_carry__4_n_0,state_out0_carry__4_n_1,state_out0_carry__4_n_2,state_out0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[24:21]),
        .O(add_const_state[23:20]),
        .S({Q[24],\state_out_reg[59] ,Q[21]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__4_i_1__8
       (.I0(state_out0_carry__13_0[10]),
        .O(\state_out_reg[22] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__4_i_2__5
       (.I0(state_out0_carry__13_0[9]),
        .O(\state_out_reg[22] [0]));
  CARRY4 state_out0_carry__5
       (.CI(state_out0_carry__4_n_0),
        .CO({state_out0_carry__5_n_0,state_out0_carry__5_n_1,state_out0_carry__5_n_2,state_out0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(Q[28:25]),
        .O(add_const_state[27:24]),
        .S({\state_out_reg[127] [2:1],Q[26],\state_out_reg[127] [0]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__5_i_1__8
       (.I0(state_out0_carry__13_0[11]),
        .O(\state_out_reg[25] ));
  CARRY4 state_out0_carry__6
       (.CI(state_out0_carry__5_n_0),
        .CO({state_out0_carry__6_n_0,state_out0_carry__6_n_1,state_out0_carry__6_n_2,state_out0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(Q[32:29]),
        .O(add_const_state[31:28]),
        .S({Q[32],\state_out_reg[35] ,Q[30:29]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__6_i_1__8
       (.I0(state_out0_carry__13_0[15]),
        .O(\state_out_reg[32] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__6_i_2__5
       (.I0(state_out0_carry__13_0[14]),
        .O(\state_out_reg[32] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__6_i_3__2
       (.I0(state_out0_carry__13_0[13]),
        .O(\state_out_reg[32] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__6_i_4__0
       (.I0(state_out0_carry__13_0[12]),
        .O(\state_out_reg[32] [0]));
  CARRY4 state_out0_carry__7
       (.CI(state_out0_carry__6_n_0),
        .CO({state_out0_carry__7_n_0,state_out0_carry__7_n_1,state_out0_carry__7_n_2,state_out0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(Q[36:33]),
        .O(add_const_state[35:32]),
        .S({\state_out_reg[39] ,Q[34:33]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__7_i_1__7
       (.I0(state_out0_carry__13_0[16]),
        .O(\state_out_reg[33] ));
  CARRY4 state_out0_carry__8
       (.CI(state_out0_carry__7_n_0),
        .CO({state_out0_carry__8_n_0,state_out0_carry__8_n_1,state_out0_carry__8_n_2,state_out0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(Q[40:37]),
        .O(add_const_state[39:36]),
        .S({Q[40:39],\state_out_reg[43]_0 ,Q[37]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__8_i_1__8
       (.I0(state_out0_carry__13_0[19]),
        .O(\state_out_reg[40] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__8_i_2__4
       (.I0(state_out0_carry__13_0[18]),
        .O(\state_out_reg[40] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__8_i_3__1
       (.I0(state_out0_carry__13_0[17]),
        .O(\state_out_reg[40] [0]));
  CARRY4 state_out0_carry__9
       (.CI(state_out0_carry__8_n_0),
        .CO({state_out0_carry__9_n_0,state_out0_carry__9_n_1,state_out0_carry__9_n_2,state_out0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI(Q[44:41]),
        .O(add_const_state[43:40]),
        .S({Q[44:43],\state_out_reg[47] }));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__9_i_1__8
       (.I0(state_out0_carry__13_0[22]),
        .O(\state_out_reg[44] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__9_i_2__7
       (.I0(state_out0_carry__13_0[21]),
        .O(\state_out_reg[44] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__9_i_3__2
       (.I0(state_out0_carry__13_0[20]),
        .O(\state_out_reg[44] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry_i_1__8
       (.I0(state_out0_carry__13_0[1]),
        .O(\state_out_reg[4] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry_i_2__5
       (.I0(state_out0_carry__13_0[0]),
        .O(\state_out_reg[4] [0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_finalization
   (ciphertext,
    enable,
    D,
    clk,
    rst);
  output [126:0]ciphertext;
  input enable;
  input [126:0]D;
  input clk;
  input rst;

  wire [126:0]D;
  wire [126:0]ciphertext;
  wire clk;
  wire enable;
  wire rst;

  FDCE \temp_state_reg[0] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[0]),
        .Q(ciphertext[0]));
  FDCE \temp_state_reg[100] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[99]),
        .Q(ciphertext[99]));
  FDCE \temp_state_reg[101] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[100]),
        .Q(ciphertext[100]));
  FDCE \temp_state_reg[102] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[101]),
        .Q(ciphertext[101]));
  FDCE \temp_state_reg[103] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[102]),
        .Q(ciphertext[102]));
  FDCE \temp_state_reg[104] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[103]),
        .Q(ciphertext[103]));
  FDCE \temp_state_reg[105] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[104]),
        .Q(ciphertext[104]));
  FDCE \temp_state_reg[106] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[105]),
        .Q(ciphertext[105]));
  FDCE \temp_state_reg[107] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[106]),
        .Q(ciphertext[106]));
  FDCE \temp_state_reg[108] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[107]),
        .Q(ciphertext[107]));
  FDCE \temp_state_reg[109] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[108]),
        .Q(ciphertext[108]));
  FDCE \temp_state_reg[10] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[10]),
        .Q(ciphertext[10]));
  FDCE \temp_state_reg[110] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[109]),
        .Q(ciphertext[109]));
  FDCE \temp_state_reg[111] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[110]),
        .Q(ciphertext[110]));
  FDCE \temp_state_reg[112] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[111]),
        .Q(ciphertext[111]));
  FDCE \temp_state_reg[113] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[112]),
        .Q(ciphertext[112]));
  FDCE \temp_state_reg[114] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[113]),
        .Q(ciphertext[113]));
  FDCE \temp_state_reg[115] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[114]),
        .Q(ciphertext[114]));
  FDCE \temp_state_reg[116] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[115]),
        .Q(ciphertext[115]));
  FDCE \temp_state_reg[117] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[116]),
        .Q(ciphertext[116]));
  FDCE \temp_state_reg[118] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[117]),
        .Q(ciphertext[117]));
  FDCE \temp_state_reg[119] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[118]),
        .Q(ciphertext[118]));
  FDCE \temp_state_reg[11] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[11]),
        .Q(ciphertext[11]));
  FDCE \temp_state_reg[120] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[119]),
        .Q(ciphertext[119]));
  FDCE \temp_state_reg[121] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[120]),
        .Q(ciphertext[120]));
  FDCE \temp_state_reg[122] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[121]),
        .Q(ciphertext[121]));
  FDCE \temp_state_reg[123] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[122]),
        .Q(ciphertext[122]));
  FDCE \temp_state_reg[124] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[123]),
        .Q(ciphertext[123]));
  FDCE \temp_state_reg[125] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[124]),
        .Q(ciphertext[124]));
  FDCE \temp_state_reg[126] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[125]),
        .Q(ciphertext[125]));
  FDCE \temp_state_reg[127] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[126]),
        .Q(ciphertext[126]));
  FDCE \temp_state_reg[12] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[12]),
        .Q(ciphertext[12]));
  FDCE \temp_state_reg[13] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[13]),
        .Q(ciphertext[13]));
  FDCE \temp_state_reg[14] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[14]),
        .Q(ciphertext[14]));
  FDCE \temp_state_reg[15] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[15]),
        .Q(ciphertext[15]));
  FDCE \temp_state_reg[16] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[16]),
        .Q(ciphertext[16]));
  FDCE \temp_state_reg[17] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[17]),
        .Q(ciphertext[17]));
  FDCE \temp_state_reg[18] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[18]),
        .Q(ciphertext[18]));
  FDCE \temp_state_reg[19] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[19]),
        .Q(ciphertext[19]));
  FDCE \temp_state_reg[1] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[1]),
        .Q(ciphertext[1]));
  FDCE \temp_state_reg[20] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[20]),
        .Q(ciphertext[20]));
  FDCE \temp_state_reg[21] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[21]),
        .Q(ciphertext[21]));
  FDCE \temp_state_reg[22] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[22]),
        .Q(ciphertext[22]));
  FDCE \temp_state_reg[23] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[23]),
        .Q(ciphertext[23]));
  FDCE \temp_state_reg[24] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[24]),
        .Q(ciphertext[24]));
  FDCE \temp_state_reg[25] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[25]),
        .Q(ciphertext[25]));
  FDCE \temp_state_reg[26] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[26]),
        .Q(ciphertext[26]));
  FDCE \temp_state_reg[27] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[27]),
        .Q(ciphertext[27]));
  FDCE \temp_state_reg[28] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[28]),
        .Q(ciphertext[28]));
  FDCE \temp_state_reg[29] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[29]),
        .Q(ciphertext[29]));
  FDCE \temp_state_reg[2] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[2]),
        .Q(ciphertext[2]));
  FDCE \temp_state_reg[30] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[30]),
        .Q(ciphertext[30]));
  FDCE \temp_state_reg[31] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[31]),
        .Q(ciphertext[31]));
  FDCE \temp_state_reg[32] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[32]),
        .Q(ciphertext[32]));
  FDCE \temp_state_reg[33] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[33]),
        .Q(ciphertext[33]));
  FDCE \temp_state_reg[34] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[34]),
        .Q(ciphertext[34]));
  FDCE \temp_state_reg[35] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[35]),
        .Q(ciphertext[35]));
  FDCE \temp_state_reg[36] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[36]),
        .Q(ciphertext[36]));
  FDCE \temp_state_reg[37] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[37]),
        .Q(ciphertext[37]));
  FDCE \temp_state_reg[38] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[38]),
        .Q(ciphertext[38]));
  FDCE \temp_state_reg[39] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[39]),
        .Q(ciphertext[39]));
  FDCE \temp_state_reg[3] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[3]),
        .Q(ciphertext[3]));
  FDCE \temp_state_reg[40] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[40]),
        .Q(ciphertext[40]));
  FDCE \temp_state_reg[41] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[41]),
        .Q(ciphertext[41]));
  FDCE \temp_state_reg[42] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[42]),
        .Q(ciphertext[42]));
  FDCE \temp_state_reg[43] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[43]),
        .Q(ciphertext[43]));
  FDCE \temp_state_reg[44] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[44]),
        .Q(ciphertext[44]));
  FDCE \temp_state_reg[45] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[45]),
        .Q(ciphertext[45]));
  FDCE \temp_state_reg[46] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[46]),
        .Q(ciphertext[46]));
  FDCE \temp_state_reg[47] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[47]),
        .Q(ciphertext[47]));
  FDCE \temp_state_reg[48] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[48]),
        .Q(ciphertext[48]));
  FDCE \temp_state_reg[49] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[49]),
        .Q(ciphertext[49]));
  FDCE \temp_state_reg[4] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[4]),
        .Q(ciphertext[4]));
  FDCE \temp_state_reg[50] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[50]),
        .Q(ciphertext[50]));
  FDCE \temp_state_reg[51] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[51]),
        .Q(ciphertext[51]));
  FDCE \temp_state_reg[52] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[52]),
        .Q(ciphertext[52]));
  FDCE \temp_state_reg[53] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[53]),
        .Q(ciphertext[53]));
  FDCE \temp_state_reg[54] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[54]),
        .Q(ciphertext[54]));
  FDCE \temp_state_reg[55] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[55]),
        .Q(ciphertext[55]));
  FDCE \temp_state_reg[56] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[56]),
        .Q(ciphertext[56]));
  FDCE \temp_state_reg[57] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[57]),
        .Q(ciphertext[57]));
  FDCE \temp_state_reg[58] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[58]),
        .Q(ciphertext[58]));
  FDCE \temp_state_reg[59] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[59]),
        .Q(ciphertext[59]));
  FDCE \temp_state_reg[5] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[5]),
        .Q(ciphertext[5]));
  FDCE \temp_state_reg[60] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[60]),
        .Q(ciphertext[60]));
  FDCE \temp_state_reg[61] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[61]),
        .Q(ciphertext[61]));
  FDCE \temp_state_reg[62] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[62]),
        .Q(ciphertext[62]));
  FDCE \temp_state_reg[63] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[63]),
        .Q(ciphertext[63]));
  FDCE \temp_state_reg[65] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[64]),
        .Q(ciphertext[64]));
  FDCE \temp_state_reg[66] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[65]),
        .Q(ciphertext[65]));
  FDCE \temp_state_reg[67] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[66]),
        .Q(ciphertext[66]));
  FDCE \temp_state_reg[68] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[67]),
        .Q(ciphertext[67]));
  FDCE \temp_state_reg[69] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[68]),
        .Q(ciphertext[68]));
  FDCE \temp_state_reg[6] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[6]),
        .Q(ciphertext[6]));
  FDCE \temp_state_reg[70] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[69]),
        .Q(ciphertext[69]));
  FDCE \temp_state_reg[71] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[70]),
        .Q(ciphertext[70]));
  FDCE \temp_state_reg[72] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[71]),
        .Q(ciphertext[71]));
  FDCE \temp_state_reg[73] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[72]),
        .Q(ciphertext[72]));
  FDCE \temp_state_reg[74] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[73]),
        .Q(ciphertext[73]));
  FDCE \temp_state_reg[75] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[74]),
        .Q(ciphertext[74]));
  FDCE \temp_state_reg[76] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[75]),
        .Q(ciphertext[75]));
  FDCE \temp_state_reg[77] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[76]),
        .Q(ciphertext[76]));
  FDCE \temp_state_reg[78] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[77]),
        .Q(ciphertext[77]));
  FDCE \temp_state_reg[79] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[78]),
        .Q(ciphertext[78]));
  FDCE \temp_state_reg[7] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[7]),
        .Q(ciphertext[7]));
  FDCE \temp_state_reg[80] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[79]),
        .Q(ciphertext[79]));
  FDCE \temp_state_reg[81] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[80]),
        .Q(ciphertext[80]));
  FDCE \temp_state_reg[82] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[81]),
        .Q(ciphertext[81]));
  FDCE \temp_state_reg[83] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[82]),
        .Q(ciphertext[82]));
  FDCE \temp_state_reg[84] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[83]),
        .Q(ciphertext[83]));
  FDCE \temp_state_reg[85] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[84]),
        .Q(ciphertext[84]));
  FDCE \temp_state_reg[86] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[85]),
        .Q(ciphertext[85]));
  FDCE \temp_state_reg[87] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[86]),
        .Q(ciphertext[86]));
  FDCE \temp_state_reg[88] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[87]),
        .Q(ciphertext[87]));
  FDCE \temp_state_reg[89] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[88]),
        .Q(ciphertext[88]));
  FDCE \temp_state_reg[8] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[8]),
        .Q(ciphertext[8]));
  FDCE \temp_state_reg[90] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[89]),
        .Q(ciphertext[89]));
  FDCE \temp_state_reg[91] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[90]),
        .Q(ciphertext[90]));
  FDCE \temp_state_reg[92] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[91]),
        .Q(ciphertext[91]));
  FDCE \temp_state_reg[93] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[92]),
        .Q(ciphertext[92]));
  FDCE \temp_state_reg[94] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[93]),
        .Q(ciphertext[93]));
  FDCE \temp_state_reg[95] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[94]),
        .Q(ciphertext[94]));
  FDCE \temp_state_reg[96] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[95]),
        .Q(ciphertext[95]));
  FDCE \temp_state_reg[97] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[96]),
        .Q(ciphertext[96]));
  FDCE \temp_state_reg[98] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[97]),
        .Q(ciphertext[97]));
  FDCE \temp_state_reg[99] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[98]),
        .Q(ciphertext[98]));
  FDCE \temp_state_reg[9] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[9]),
        .Q(ciphertext[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_key_schedule
   (state_out,
    \plaintext[62] ,
    \plaintext[58] ,
    \plaintext[54] ,
    \plaintext[50] ,
    \plaintext[46] ,
    \plaintext[42] ,
    \plaintext[38] ,
    \temp_reg[34]_0 ,
    \plaintext[26] ,
    \temp_reg[22]_0 ,
    \temp_reg[14]_0 ,
    \plaintext[10] ,
    S,
    \round_state[0] ,
    \plaintext[18] ,
    \plaintext[30] ,
    \plaintext[63] ,
    enable,
    clk,
    rst,
    key,
    plaintext);
  output [2:0]state_out;
  output [3:0]\plaintext[62] ;
  output [3:0]\plaintext[58] ;
  output [3:0]\plaintext[54] ;
  output [3:0]\plaintext[50] ;
  output [3:0]\plaintext[46] ;
  output [3:0]\plaintext[42] ;
  output [3:0]\plaintext[38] ;
  output [3:0]\temp_reg[34]_0 ;
  output [3:0]\plaintext[26] ;
  output [3:0]\temp_reg[22]_0 ;
  output [3:0]\temp_reg[14]_0 ;
  output [3:0]\plaintext[10] ;
  output [3:0]S;
  output [125:0]\round_state[0] ;
  output [3:0]\plaintext[18] ;
  output [3:0]\plaintext[30] ;
  output [0:0]\plaintext[63] ;
  input enable;
  input clk;
  input rst;
  input [127:0]key;
  input [125:0]plaintext;

  wire [3:0]S;
  wire clk;
  wire enable;
  wire [127:0]key;
  wire [127:3]key_schedule_state;
  wire [125:0]plaintext;
  wire [3:0]\plaintext[10] ;
  wire [3:0]\plaintext[18] ;
  wire [3:0]\plaintext[26] ;
  wire [3:0]\plaintext[30] ;
  wire [3:0]\plaintext[38] ;
  wire [3:0]\plaintext[42] ;
  wire [3:0]\plaintext[46] ;
  wire [3:0]\plaintext[50] ;
  wire [3:0]\plaintext[54] ;
  wire [3:0]\plaintext[58] ;
  wire [3:0]\plaintext[62] ;
  wire [0:0]\plaintext[63] ;
  wire \round_key_reg[2][0]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][100]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][101]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][102]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][103]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][104]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][105]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][106]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][107]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][108]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][109]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][10]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][110]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][111]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][112]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][113]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][114]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][115]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][116]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][117]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][118]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][119]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][11]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][12]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][13]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][14]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][15]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][16]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][17]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][18]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][19]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][1]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][20]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][21]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][22]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][23]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][24]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][25]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][26]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][27]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][28]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][29]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][2]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][30]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][31]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][32]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][33]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][34]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][35]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][36]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][37]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][38]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][39]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][3]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][40]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][41]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][42]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][43]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][44]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][45]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][46]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][47]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][48]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][49]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][4]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][50]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][51]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][52]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][53]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][54]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][55]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][56]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][57]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][58]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][59]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][5]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][60]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][61]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][62]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][63]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][64]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][65]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][66]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][67]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][68]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][69]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][6]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][70]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][71]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][72]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][73]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][74]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][75]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][76]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][77]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][78]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][79]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][7]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][80]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][81]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][82]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][83]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][84]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][85]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][86]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][87]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][88]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][89]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][8]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][90]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][91]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][92]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][93]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][94]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][95]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][96]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][97]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][98]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][99]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[2][9]_srl3_ks_inst_round_key_reg_c_1_n_0 ;
  wire \round_key_reg[3][0]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][100]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][101]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][102]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][103]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][104]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][105]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][106]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][107]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][108]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][109]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][10]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][110]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][111]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][112]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][113]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][114]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][115]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][116]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][117]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][118]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][119]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][11]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][120]_srl4_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][121]_srl4_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][122]_srl4_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][123]_srl4_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][124]_srl4_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][125]_srl4_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][126]_srl4_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][127]_srl4_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][12]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][13]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][14]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][15]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][16]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][17]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][18]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][19]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][1]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][20]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][21]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][22]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][23]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][24]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][25]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][26]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][27]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][28]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][29]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][2]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][30]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][31]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][32]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][33]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][34]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][35]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][36]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][37]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][38]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][39]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][3]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][40]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][41]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][42]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][43]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][44]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][45]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][46]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][47]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][48]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][49]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][4]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][50]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][51]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][52]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][53]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][54]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][55]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][56]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][57]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][58]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][59]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][5]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][60]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][61]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][62]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][63]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][64]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][65]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][66]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][67]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][68]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][69]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][6]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][70]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][71]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][72]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][73]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][74]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][75]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][76]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][77]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][78]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][79]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][7]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][80]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][81]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][82]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][83]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][84]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][85]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][86]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][87]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][88]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][89]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][8]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][90]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][91]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][92]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][93]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][94]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][95]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][96]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][97]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][98]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][99]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[3][9]_ks_inst_round_key_reg_c_2_n_0 ;
  wire \round_key_reg[4][120]_ks_inst_round_key_reg_c_3_n_0 ;
  wire \round_key_reg[4][121]_ks_inst_round_key_reg_c_3_n_0 ;
  wire \round_key_reg[4][122]_ks_inst_round_key_reg_c_3_n_0 ;
  wire \round_key_reg[4][123]_ks_inst_round_key_reg_c_3_n_0 ;
  wire \round_key_reg[4][124]_ks_inst_round_key_reg_c_3_n_0 ;
  wire \round_key_reg[4][125]_ks_inst_round_key_reg_c_3_n_0 ;
  wire \round_key_reg[4][126]_ks_inst_round_key_reg_c_3_n_0 ;
  wire \round_key_reg[4][127]_ks_inst_round_key_reg_c_3_n_0 ;
  wire [119:0]\round_key_reg[4]_0 ;
  wire round_key_reg_c_0_n_0;
  wire round_key_reg_c_1_n_0;
  wire round_key_reg_c_2_n_0;
  wire round_key_reg_c_3_n_0;
  wire round_key_reg_c_n_0;
  wire round_key_reg_gate__0_n_0;
  wire round_key_reg_gate__100_n_0;
  wire round_key_reg_gate__101_n_0;
  wire round_key_reg_gate__102_n_0;
  wire round_key_reg_gate__103_n_0;
  wire round_key_reg_gate__104_n_0;
  wire round_key_reg_gate__105_n_0;
  wire round_key_reg_gate__106_n_0;
  wire round_key_reg_gate__107_n_0;
  wire round_key_reg_gate__108_n_0;
  wire round_key_reg_gate__109_n_0;
  wire round_key_reg_gate__10_n_0;
  wire round_key_reg_gate__110_n_0;
  wire round_key_reg_gate__111_n_0;
  wire round_key_reg_gate__112_n_0;
  wire round_key_reg_gate__113_n_0;
  wire round_key_reg_gate__114_n_0;
  wire round_key_reg_gate__115_n_0;
  wire round_key_reg_gate__116_n_0;
  wire round_key_reg_gate__117_n_0;
  wire round_key_reg_gate__118_n_0;
  wire round_key_reg_gate__119_n_0;
  wire round_key_reg_gate__11_n_0;
  wire round_key_reg_gate__120_n_0;
  wire round_key_reg_gate__121_n_0;
  wire round_key_reg_gate__122_n_0;
  wire round_key_reg_gate__123_n_0;
  wire round_key_reg_gate__124_n_0;
  wire round_key_reg_gate__125_n_0;
  wire round_key_reg_gate__126_n_0;
  wire round_key_reg_gate__12_n_0;
  wire round_key_reg_gate__13_n_0;
  wire round_key_reg_gate__14_n_0;
  wire round_key_reg_gate__15_n_0;
  wire round_key_reg_gate__16_n_0;
  wire round_key_reg_gate__17_n_0;
  wire round_key_reg_gate__18_n_0;
  wire round_key_reg_gate__19_n_0;
  wire round_key_reg_gate__1_n_0;
  wire round_key_reg_gate__20_n_0;
  wire round_key_reg_gate__21_n_0;
  wire round_key_reg_gate__22_n_0;
  wire round_key_reg_gate__23_n_0;
  wire round_key_reg_gate__24_n_0;
  wire round_key_reg_gate__25_n_0;
  wire round_key_reg_gate__26_n_0;
  wire round_key_reg_gate__27_n_0;
  wire round_key_reg_gate__28_n_0;
  wire round_key_reg_gate__29_n_0;
  wire round_key_reg_gate__2_n_0;
  wire round_key_reg_gate__30_n_0;
  wire round_key_reg_gate__31_n_0;
  wire round_key_reg_gate__32_n_0;
  wire round_key_reg_gate__33_n_0;
  wire round_key_reg_gate__34_n_0;
  wire round_key_reg_gate__35_n_0;
  wire round_key_reg_gate__36_n_0;
  wire round_key_reg_gate__37_n_0;
  wire round_key_reg_gate__38_n_0;
  wire round_key_reg_gate__39_n_0;
  wire round_key_reg_gate__3_n_0;
  wire round_key_reg_gate__40_n_0;
  wire round_key_reg_gate__41_n_0;
  wire round_key_reg_gate__42_n_0;
  wire round_key_reg_gate__43_n_0;
  wire round_key_reg_gate__44_n_0;
  wire round_key_reg_gate__45_n_0;
  wire round_key_reg_gate__46_n_0;
  wire round_key_reg_gate__47_n_0;
  wire round_key_reg_gate__48_n_0;
  wire round_key_reg_gate__49_n_0;
  wire round_key_reg_gate__4_n_0;
  wire round_key_reg_gate__50_n_0;
  wire round_key_reg_gate__51_n_0;
  wire round_key_reg_gate__52_n_0;
  wire round_key_reg_gate__53_n_0;
  wire round_key_reg_gate__54_n_0;
  wire round_key_reg_gate__55_n_0;
  wire round_key_reg_gate__56_n_0;
  wire round_key_reg_gate__57_n_0;
  wire round_key_reg_gate__58_n_0;
  wire round_key_reg_gate__59_n_0;
  wire round_key_reg_gate__5_n_0;
  wire round_key_reg_gate__60_n_0;
  wire round_key_reg_gate__61_n_0;
  wire round_key_reg_gate__62_n_0;
  wire round_key_reg_gate__63_n_0;
  wire round_key_reg_gate__64_n_0;
  wire round_key_reg_gate__65_n_0;
  wire round_key_reg_gate__66_n_0;
  wire round_key_reg_gate__67_n_0;
  wire round_key_reg_gate__68_n_0;
  wire round_key_reg_gate__69_n_0;
  wire round_key_reg_gate__6_n_0;
  wire round_key_reg_gate__70_n_0;
  wire round_key_reg_gate__71_n_0;
  wire round_key_reg_gate__72_n_0;
  wire round_key_reg_gate__73_n_0;
  wire round_key_reg_gate__74_n_0;
  wire round_key_reg_gate__75_n_0;
  wire round_key_reg_gate__76_n_0;
  wire round_key_reg_gate__77_n_0;
  wire round_key_reg_gate__78_n_0;
  wire round_key_reg_gate__79_n_0;
  wire round_key_reg_gate__7_n_0;
  wire round_key_reg_gate__80_n_0;
  wire round_key_reg_gate__81_n_0;
  wire round_key_reg_gate__82_n_0;
  wire round_key_reg_gate__83_n_0;
  wire round_key_reg_gate__84_n_0;
  wire round_key_reg_gate__85_n_0;
  wire round_key_reg_gate__86_n_0;
  wire round_key_reg_gate__87_n_0;
  wire round_key_reg_gate__88_n_0;
  wire round_key_reg_gate__89_n_0;
  wire round_key_reg_gate__8_n_0;
  wire round_key_reg_gate__90_n_0;
  wire round_key_reg_gate__91_n_0;
  wire round_key_reg_gate__92_n_0;
  wire round_key_reg_gate__93_n_0;
  wire round_key_reg_gate__94_n_0;
  wire round_key_reg_gate__95_n_0;
  wire round_key_reg_gate__96_n_0;
  wire round_key_reg_gate__97_n_0;
  wire round_key_reg_gate__98_n_0;
  wire round_key_reg_gate__99_n_0;
  wire round_key_reg_gate__9_n_0;
  wire round_key_reg_gate_n_0;
  wire [125:0]\round_state[0] ;
  wire rst;
  wire [2:0]state_out;
  wire [119:0]temp0;
  wire [3:0]\temp_reg[14]_0 ;
  wire [3:0]\temp_reg[22]_0 ;
  wire [3:0]\temp_reg[34]_0 ;

  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][0]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][0]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[0]),
        .Q(\round_key_reg[2][0]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][100]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][100]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[100]),
        .Q(\round_key_reg[2][100]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][101]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][101]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[101]),
        .Q(\round_key_reg[2][101]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][102]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][102]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[102]),
        .Q(\round_key_reg[2][102]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][103]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][103]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[103]),
        .Q(\round_key_reg[2][103]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][104]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][104]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[104]),
        .Q(\round_key_reg[2][104]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][105]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][105]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[105]),
        .Q(\round_key_reg[2][105]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][106]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][106]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[106]),
        .Q(\round_key_reg[2][106]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][107]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][107]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[107]),
        .Q(\round_key_reg[2][107]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][108]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][108]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[108]),
        .Q(\round_key_reg[2][108]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][109]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][109]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[109]),
        .Q(\round_key_reg[2][109]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][10]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][10]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[10]),
        .Q(\round_key_reg[2][10]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][110]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][110]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[110]),
        .Q(\round_key_reg[2][110]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][111]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][111]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[111]),
        .Q(\round_key_reg[2][111]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][112]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][112]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[112]),
        .Q(\round_key_reg[2][112]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][113]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][113]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[113]),
        .Q(\round_key_reg[2][113]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][114]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][114]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[114]),
        .Q(\round_key_reg[2][114]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][115]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][115]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[115]),
        .Q(\round_key_reg[2][115]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][116]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][116]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[116]),
        .Q(\round_key_reg[2][116]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][117]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][117]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[117]),
        .Q(\round_key_reg[2][117]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][118]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][118]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[118]),
        .Q(\round_key_reg[2][118]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][119]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][119]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[119]),
        .Q(\round_key_reg[2][119]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][11]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][11]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[11]),
        .Q(\round_key_reg[2][11]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][12]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][12]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[12]),
        .Q(\round_key_reg[2][12]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][13]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][13]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[13]),
        .Q(\round_key_reg[2][13]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][14]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][14]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[14]),
        .Q(\round_key_reg[2][14]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][15]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][15]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[15]),
        .Q(\round_key_reg[2][15]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][16]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][16]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[16]),
        .Q(\round_key_reg[2][16]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][17]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][17]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[17]),
        .Q(\round_key_reg[2][17]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][18]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][18]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[18]),
        .Q(\round_key_reg[2][18]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][19]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][19]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[19]),
        .Q(\round_key_reg[2][19]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][1]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][1]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[1]),
        .Q(\round_key_reg[2][1]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][20]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][20]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[20]),
        .Q(\round_key_reg[2][20]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][21]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][21]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[21]),
        .Q(\round_key_reg[2][21]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][22]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][22]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[22]),
        .Q(\round_key_reg[2][22]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][23]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][23]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[23]),
        .Q(\round_key_reg[2][23]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][24]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][24]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[24]),
        .Q(\round_key_reg[2][24]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][25]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][25]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[25]),
        .Q(\round_key_reg[2][25]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][26]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][26]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[26]),
        .Q(\round_key_reg[2][26]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][27]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][27]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[27]),
        .Q(\round_key_reg[2][27]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][28]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][28]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[28]),
        .Q(\round_key_reg[2][28]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][29]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][29]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[29]),
        .Q(\round_key_reg[2][29]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][2]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][2]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[2]),
        .Q(\round_key_reg[2][2]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][30]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][30]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[30]),
        .Q(\round_key_reg[2][30]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][31]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][31]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[31]),
        .Q(\round_key_reg[2][31]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][32]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][32]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[32]),
        .Q(\round_key_reg[2][32]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][33]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][33]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[33]),
        .Q(\round_key_reg[2][33]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][34]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][34]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[34]),
        .Q(\round_key_reg[2][34]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][35]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][35]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[35]),
        .Q(\round_key_reg[2][35]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][36]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][36]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[36]),
        .Q(\round_key_reg[2][36]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][37]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][37]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[37]),
        .Q(\round_key_reg[2][37]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][38]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][38]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[38]),
        .Q(\round_key_reg[2][38]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][39]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][39]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[39]),
        .Q(\round_key_reg[2][39]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][3]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][3]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[3]),
        .Q(\round_key_reg[2][3]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][40]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][40]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[40]),
        .Q(\round_key_reg[2][40]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][41]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][41]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[41]),
        .Q(\round_key_reg[2][41]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][42]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][42]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[42]),
        .Q(\round_key_reg[2][42]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][43]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][43]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[43]),
        .Q(\round_key_reg[2][43]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][44]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][44]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[44]),
        .Q(\round_key_reg[2][44]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][45]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][45]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[45]),
        .Q(\round_key_reg[2][45]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][46]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][46]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[46]),
        .Q(\round_key_reg[2][46]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][47]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][47]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[47]),
        .Q(\round_key_reg[2][47]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][48]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][48]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[48]),
        .Q(\round_key_reg[2][48]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][49]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][49]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[49]),
        .Q(\round_key_reg[2][49]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][4]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][4]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[4]),
        .Q(\round_key_reg[2][4]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][50]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][50]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[50]),
        .Q(\round_key_reg[2][50]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][51]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][51]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[51]),
        .Q(\round_key_reg[2][51]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][52]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][52]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[52]),
        .Q(\round_key_reg[2][52]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][53]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][53]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[53]),
        .Q(\round_key_reg[2][53]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][54]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][54]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[54]),
        .Q(\round_key_reg[2][54]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][55]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][55]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[55]),
        .Q(\round_key_reg[2][55]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][56]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][56]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[56]),
        .Q(\round_key_reg[2][56]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][57]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][57]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[57]),
        .Q(\round_key_reg[2][57]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][58]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][58]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[58]),
        .Q(\round_key_reg[2][58]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][59]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][59]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[59]),
        .Q(\round_key_reg[2][59]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][5]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][5]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[5]),
        .Q(\round_key_reg[2][5]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][60]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][60]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[60]),
        .Q(\round_key_reg[2][60]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][61]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][61]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[61]),
        .Q(\round_key_reg[2][61]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][62]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][62]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[62]),
        .Q(\round_key_reg[2][62]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][63]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][63]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[63]),
        .Q(\round_key_reg[2][63]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][64]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][64]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[64]),
        .Q(\round_key_reg[2][64]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][65]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][65]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[65]),
        .Q(\round_key_reg[2][65]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][66]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][66]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[66]),
        .Q(\round_key_reg[2][66]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][67]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][67]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[67]),
        .Q(\round_key_reg[2][67]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][68]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][68]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[68]),
        .Q(\round_key_reg[2][68]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][69]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][69]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[69]),
        .Q(\round_key_reg[2][69]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][6]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][6]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[6]),
        .Q(\round_key_reg[2][6]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][70]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][70]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[70]),
        .Q(\round_key_reg[2][70]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][71]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][71]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[71]),
        .Q(\round_key_reg[2][71]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][72]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][72]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[72]),
        .Q(\round_key_reg[2][72]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][73]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][73]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[73]),
        .Q(\round_key_reg[2][73]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][74]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][74]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[74]),
        .Q(\round_key_reg[2][74]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][75]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][75]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[75]),
        .Q(\round_key_reg[2][75]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][76]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][76]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[76]),
        .Q(\round_key_reg[2][76]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][77]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][77]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[77]),
        .Q(\round_key_reg[2][77]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][78]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][78]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[78]),
        .Q(\round_key_reg[2][78]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][79]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][79]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[79]),
        .Q(\round_key_reg[2][79]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][7]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][7]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[7]),
        .Q(\round_key_reg[2][7]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][80]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][80]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[80]),
        .Q(\round_key_reg[2][80]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][81]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][81]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[81]),
        .Q(\round_key_reg[2][81]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][82]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][82]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[82]),
        .Q(\round_key_reg[2][82]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][83]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][83]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[83]),
        .Q(\round_key_reg[2][83]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][84]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][84]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[84]),
        .Q(\round_key_reg[2][84]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][85]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][85]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[85]),
        .Q(\round_key_reg[2][85]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][86]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][86]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[86]),
        .Q(\round_key_reg[2][86]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][87]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][87]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[87]),
        .Q(\round_key_reg[2][87]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][88]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][88]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[88]),
        .Q(\round_key_reg[2][88]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][89]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][89]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[89]),
        .Q(\round_key_reg[2][89]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][8]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][8]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[8]),
        .Q(\round_key_reg[2][8]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][90]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][90]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[90]),
        .Q(\round_key_reg[2][90]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][91]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][91]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[91]),
        .Q(\round_key_reg[2][91]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][92]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][92]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[92]),
        .Q(\round_key_reg[2][92]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][93]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][93]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[93]),
        .Q(\round_key_reg[2][93]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][94]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][94]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[94]),
        .Q(\round_key_reg[2][94]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][95]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][95]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[95]),
        .Q(\round_key_reg[2][95]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][96]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][96]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[96]),
        .Q(\round_key_reg[2][96]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][97]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][97]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[97]),
        .Q(\round_key_reg[2][97]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][98]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][98]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[98]),
        .Q(\round_key_reg[2][98]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][99]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][99]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[99]),
        .Q(\round_key_reg[2][99]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[2] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[2][9]_srl3_ks_inst_round_key_reg_c_1 " *) 
  SRL16E \round_key_reg[2][9]_srl3_ks_inst_round_key_reg_c_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[9]),
        .Q(\round_key_reg[2][9]_srl3_ks_inst_round_key_reg_c_1_n_0 ));
  FDRE \round_key_reg[3][0]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][0]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][0]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][100]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][100]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][100]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][101]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][101]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][101]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][102]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][102]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][102]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][103]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][103]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][103]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][104]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][104]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][104]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][105]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][105]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][105]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][106]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][106]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][106]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][107]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][107]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][107]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][108]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][108]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][108]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][109]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][109]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][109]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][10]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][10]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][10]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][110]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][110]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][110]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][111]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][111]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][111]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][112]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][112]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][112]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][113]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][113]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][113]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][114]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][114]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][114]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][115]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][115]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][115]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][116]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][116]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][116]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][117]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][117]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][117]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][118]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][118]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][118]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][119]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][119]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][119]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][11]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][11]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][11]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[3] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[3][120]_srl4_ks_inst_round_key_reg_c_2 " *) 
  SRL16E \round_key_reg[3][120]_srl4_ks_inst_round_key_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[120]),
        .Q(\round_key_reg[3][120]_srl4_ks_inst_round_key_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[3] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[3][121]_srl4_ks_inst_round_key_reg_c_2 " *) 
  SRL16E \round_key_reg[3][121]_srl4_ks_inst_round_key_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[121]),
        .Q(\round_key_reg[3][121]_srl4_ks_inst_round_key_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[3] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[3][122]_srl4_ks_inst_round_key_reg_c_2 " *) 
  SRL16E \round_key_reg[3][122]_srl4_ks_inst_round_key_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[122]),
        .Q(\round_key_reg[3][122]_srl4_ks_inst_round_key_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[3] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[3][123]_srl4_ks_inst_round_key_reg_c_2 " *) 
  SRL16E \round_key_reg[3][123]_srl4_ks_inst_round_key_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[123]),
        .Q(\round_key_reg[3][123]_srl4_ks_inst_round_key_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[3] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[3][124]_srl4_ks_inst_round_key_reg_c_2 " *) 
  SRL16E \round_key_reg[3][124]_srl4_ks_inst_round_key_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[124]),
        .Q(\round_key_reg[3][124]_srl4_ks_inst_round_key_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[3] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[3][125]_srl4_ks_inst_round_key_reg_c_2 " *) 
  SRL16E \round_key_reg[3][125]_srl4_ks_inst_round_key_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[125]),
        .Q(\round_key_reg[3][125]_srl4_ks_inst_round_key_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[3] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[3][126]_srl4_ks_inst_round_key_reg_c_2 " *) 
  SRL16E \round_key_reg[3][126]_srl4_ks_inst_round_key_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[126]),
        .Q(\round_key_reg[3][126]_srl4_ks_inst_round_key_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\\ks_inst/round_key_reg[3] " *) 
  (* srl_name = "inst/\\ks_inst/round_key_reg[3][127]_srl4_ks_inst_round_key_reg_c_2 " *) 
  SRL16E \round_key_reg[3][127]_srl4_ks_inst_round_key_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable),
        .CLK(clk),
        .D(key[127]),
        .Q(\round_key_reg[3][127]_srl4_ks_inst_round_key_reg_c_2_n_0 ));
  FDRE \round_key_reg[3][12]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][12]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][12]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][13]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][13]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][13]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][14]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][14]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][14]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][15]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][15]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][15]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][16]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][16]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][16]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][17]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][17]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][17]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][18]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][18]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][18]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][19]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][19]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][19]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][1]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][1]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][1]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][20]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][20]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][20]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][21]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][21]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][21]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][22]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][22]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][22]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][23]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][23]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][23]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][24]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][24]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][24]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][25]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][25]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][25]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][26]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][26]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][26]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][27]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][27]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][27]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][28]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][28]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][28]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][29]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][29]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][29]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][2]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][2]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][2]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][30]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][30]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][30]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][31]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][31]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][31]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][32]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][32]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][32]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][33]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][33]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][33]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][34]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][34]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][34]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][35]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][35]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][35]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][36]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][36]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][36]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][37]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][37]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][37]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][38]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][38]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][38]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][39]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][39]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][39]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][3]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][3]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][3]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][40]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][40]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][40]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][41]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][41]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][41]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][42]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][42]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][42]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][43]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][43]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][43]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][44]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][44]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][44]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][45]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][45]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][45]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][46]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][46]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][46]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][47]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][47]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][47]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][48]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][48]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][48]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][49]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][49]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][49]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][4]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][4]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][4]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][50]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][50]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][50]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][51]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][51]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][51]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][52]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][52]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][52]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][53]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][53]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][53]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][54]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][54]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][54]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][55]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][55]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][55]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][56]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][56]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][56]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][57]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][57]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][57]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][58]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][58]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][58]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][59]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][59]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][59]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][5]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][5]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][5]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][60]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][60]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][60]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][61]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][61]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][61]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][62]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][62]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][62]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][63]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][63]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][63]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][64]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][64]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][64]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][65]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][65]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][65]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][66]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][66]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][66]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][67]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][67]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][67]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][68]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][68]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][68]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][69]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][69]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][69]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][6]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][6]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][6]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][70]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][70]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][70]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][71]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][71]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][71]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][72]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][72]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][72]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][73]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][73]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][73]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][74]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][74]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][74]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][75]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][75]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][75]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][76]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][76]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][76]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][77]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][77]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][77]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][78]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][78]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][78]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][79]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][79]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][79]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][7]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][7]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][7]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][80]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][80]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][80]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][81]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][81]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][81]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][82]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][82]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][82]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][83]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][83]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][83]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][84]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][84]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][84]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][85]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][85]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][85]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][86]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][86]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][86]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][87]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][87]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][87]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][88]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][88]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][88]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][89]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][89]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][89]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][8]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][8]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][8]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][90]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][90]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][90]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][91]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][91]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][91]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][92]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][92]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][92]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][93]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][93]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][93]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][94]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][94]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][94]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][95]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][95]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][95]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][96]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][96]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][96]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][97]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][97]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][97]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][98]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][98]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][98]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][99]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][99]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][99]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[3][9]_ks_inst_round_key_reg_c_2 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[2][9]_srl3_ks_inst_round_key_reg_c_1_n_0 ),
        .Q(\round_key_reg[3][9]_ks_inst_round_key_reg_c_2_n_0 ),
        .R(1'b0));
  FDCE \round_key_reg[4][0] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__118_n_0),
        .Q(\round_key_reg[4]_0 [0]));
  FDCE \round_key_reg[4][100] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__18_n_0),
        .Q(\round_key_reg[4]_0 [100]));
  FDCE \round_key_reg[4][101] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__17_n_0),
        .Q(\round_key_reg[4]_0 [101]));
  FDCE \round_key_reg[4][102] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__16_n_0),
        .Q(\round_key_reg[4]_0 [102]));
  FDCE \round_key_reg[4][103] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__15_n_0),
        .Q(\round_key_reg[4]_0 [103]));
  FDCE \round_key_reg[4][104] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__14_n_0),
        .Q(\round_key_reg[4]_0 [104]));
  FDCE \round_key_reg[4][105] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__13_n_0),
        .Q(\round_key_reg[4]_0 [105]));
  FDCE \round_key_reg[4][106] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__12_n_0),
        .Q(\round_key_reg[4]_0 [106]));
  FDCE \round_key_reg[4][107] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__11_n_0),
        .Q(\round_key_reg[4]_0 [107]));
  FDCE \round_key_reg[4][108] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__10_n_0),
        .Q(\round_key_reg[4]_0 [108]));
  FDCE \round_key_reg[4][109] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__9_n_0),
        .Q(\round_key_reg[4]_0 [109]));
  FDCE \round_key_reg[4][10] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__108_n_0),
        .Q(\round_key_reg[4]_0 [10]));
  FDCE \round_key_reg[4][110] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__8_n_0),
        .Q(\round_key_reg[4]_0 [110]));
  FDCE \round_key_reg[4][111] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__7_n_0),
        .Q(\round_key_reg[4]_0 [111]));
  FDCE \round_key_reg[4][112] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__6_n_0),
        .Q(\round_key_reg[4]_0 [112]));
  FDCE \round_key_reg[4][113] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__5_n_0),
        .Q(\round_key_reg[4]_0 [113]));
  FDCE \round_key_reg[4][114] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__4_n_0),
        .Q(\round_key_reg[4]_0 [114]));
  FDCE \round_key_reg[4][115] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__3_n_0),
        .Q(\round_key_reg[4]_0 [115]));
  FDCE \round_key_reg[4][116] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__2_n_0),
        .Q(\round_key_reg[4]_0 [116]));
  FDCE \round_key_reg[4][117] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__1_n_0),
        .Q(\round_key_reg[4]_0 [117]));
  FDCE \round_key_reg[4][118] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__0_n_0),
        .Q(\round_key_reg[4]_0 [118]));
  FDCE \round_key_reg[4][119] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate_n_0),
        .Q(\round_key_reg[4]_0 [119]));
  FDCE \round_key_reg[4][11] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__107_n_0),
        .Q(\round_key_reg[4]_0 [11]));
  FDRE \round_key_reg[4][120]_ks_inst_round_key_reg_c_3 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[3][120]_srl4_ks_inst_round_key_reg_c_2_n_0 ),
        .Q(\round_key_reg[4][120]_ks_inst_round_key_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[4][121]_ks_inst_round_key_reg_c_3 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[3][121]_srl4_ks_inst_round_key_reg_c_2_n_0 ),
        .Q(\round_key_reg[4][121]_ks_inst_round_key_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[4][122]_ks_inst_round_key_reg_c_3 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[3][122]_srl4_ks_inst_round_key_reg_c_2_n_0 ),
        .Q(\round_key_reg[4][122]_ks_inst_round_key_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[4][123]_ks_inst_round_key_reg_c_3 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[3][123]_srl4_ks_inst_round_key_reg_c_2_n_0 ),
        .Q(\round_key_reg[4][123]_ks_inst_round_key_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[4][124]_ks_inst_round_key_reg_c_3 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[3][124]_srl4_ks_inst_round_key_reg_c_2_n_0 ),
        .Q(\round_key_reg[4][124]_ks_inst_round_key_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[4][125]_ks_inst_round_key_reg_c_3 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[3][125]_srl4_ks_inst_round_key_reg_c_2_n_0 ),
        .Q(\round_key_reg[4][125]_ks_inst_round_key_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[4][126]_ks_inst_round_key_reg_c_3 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[3][126]_srl4_ks_inst_round_key_reg_c_2_n_0 ),
        .Q(\round_key_reg[4][126]_ks_inst_round_key_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \round_key_reg[4][127]_ks_inst_round_key_reg_c_3 
       (.C(clk),
        .CE(enable),
        .D(\round_key_reg[3][127]_srl4_ks_inst_round_key_reg_c_2_n_0 ),
        .Q(\round_key_reg[4][127]_ks_inst_round_key_reg_c_3_n_0 ),
        .R(1'b0));
  FDCE \round_key_reg[4][12] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__106_n_0),
        .Q(\round_key_reg[4]_0 [12]));
  FDCE \round_key_reg[4][13] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__105_n_0),
        .Q(\round_key_reg[4]_0 [13]));
  FDCE \round_key_reg[4][14] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__104_n_0),
        .Q(\round_key_reg[4]_0 [14]));
  FDCE \round_key_reg[4][15] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__103_n_0),
        .Q(\round_key_reg[4]_0 [15]));
  FDCE \round_key_reg[4][16] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__102_n_0),
        .Q(\round_key_reg[4]_0 [16]));
  FDCE \round_key_reg[4][17] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__101_n_0),
        .Q(\round_key_reg[4]_0 [17]));
  FDCE \round_key_reg[4][18] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__100_n_0),
        .Q(\round_key_reg[4]_0 [18]));
  FDCE \round_key_reg[4][19] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__99_n_0),
        .Q(\round_key_reg[4]_0 [19]));
  FDCE \round_key_reg[4][1] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__117_n_0),
        .Q(\round_key_reg[4]_0 [1]));
  FDCE \round_key_reg[4][20] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__98_n_0),
        .Q(\round_key_reg[4]_0 [20]));
  FDCE \round_key_reg[4][21] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__97_n_0),
        .Q(\round_key_reg[4]_0 [21]));
  FDCE \round_key_reg[4][22] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__96_n_0),
        .Q(\round_key_reg[4]_0 [22]));
  FDCE \round_key_reg[4][23] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__95_n_0),
        .Q(\round_key_reg[4]_0 [23]));
  FDCE \round_key_reg[4][24] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__94_n_0),
        .Q(\round_key_reg[4]_0 [24]));
  FDCE \round_key_reg[4][25] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__93_n_0),
        .Q(\round_key_reg[4]_0 [25]));
  FDCE \round_key_reg[4][26] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__92_n_0),
        .Q(\round_key_reg[4]_0 [26]));
  FDCE \round_key_reg[4][27] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__91_n_0),
        .Q(\round_key_reg[4]_0 [27]));
  FDCE \round_key_reg[4][28] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__90_n_0),
        .Q(\round_key_reg[4]_0 [28]));
  FDCE \round_key_reg[4][29] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__89_n_0),
        .Q(\round_key_reg[4]_0 [29]));
  FDCE \round_key_reg[4][2] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__116_n_0),
        .Q(\round_key_reg[4]_0 [2]));
  FDCE \round_key_reg[4][30] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__88_n_0),
        .Q(\round_key_reg[4]_0 [30]));
  FDCE \round_key_reg[4][31] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__87_n_0),
        .Q(\round_key_reg[4]_0 [31]));
  FDCE \round_key_reg[4][32] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__86_n_0),
        .Q(\round_key_reg[4]_0 [32]));
  FDCE \round_key_reg[4][33] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__85_n_0),
        .Q(\round_key_reg[4]_0 [33]));
  FDCE \round_key_reg[4][34] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__84_n_0),
        .Q(\round_key_reg[4]_0 [34]));
  FDCE \round_key_reg[4][35] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__83_n_0),
        .Q(\round_key_reg[4]_0 [35]));
  FDCE \round_key_reg[4][36] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__82_n_0),
        .Q(\round_key_reg[4]_0 [36]));
  FDCE \round_key_reg[4][37] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__81_n_0),
        .Q(\round_key_reg[4]_0 [37]));
  FDCE \round_key_reg[4][38] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__80_n_0),
        .Q(\round_key_reg[4]_0 [38]));
  FDCE \round_key_reg[4][39] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__79_n_0),
        .Q(\round_key_reg[4]_0 [39]));
  FDCE \round_key_reg[4][3] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__115_n_0),
        .Q(\round_key_reg[4]_0 [3]));
  FDCE \round_key_reg[4][40] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__78_n_0),
        .Q(\round_key_reg[4]_0 [40]));
  FDCE \round_key_reg[4][41] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__77_n_0),
        .Q(\round_key_reg[4]_0 [41]));
  FDCE \round_key_reg[4][42] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__76_n_0),
        .Q(\round_key_reg[4]_0 [42]));
  FDCE \round_key_reg[4][43] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__75_n_0),
        .Q(\round_key_reg[4]_0 [43]));
  FDCE \round_key_reg[4][44] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__74_n_0),
        .Q(\round_key_reg[4]_0 [44]));
  FDCE \round_key_reg[4][45] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__73_n_0),
        .Q(\round_key_reg[4]_0 [45]));
  FDCE \round_key_reg[4][46] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__72_n_0),
        .Q(\round_key_reg[4]_0 [46]));
  FDCE \round_key_reg[4][47] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__71_n_0),
        .Q(\round_key_reg[4]_0 [47]));
  FDCE \round_key_reg[4][48] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__70_n_0),
        .Q(\round_key_reg[4]_0 [48]));
  FDCE \round_key_reg[4][49] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__69_n_0),
        .Q(\round_key_reg[4]_0 [49]));
  FDCE \round_key_reg[4][4] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__114_n_0),
        .Q(\round_key_reg[4]_0 [4]));
  FDCE \round_key_reg[4][50] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__68_n_0),
        .Q(\round_key_reg[4]_0 [50]));
  FDCE \round_key_reg[4][51] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__67_n_0),
        .Q(\round_key_reg[4]_0 [51]));
  FDCE \round_key_reg[4][52] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__66_n_0),
        .Q(\round_key_reg[4]_0 [52]));
  FDCE \round_key_reg[4][53] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__65_n_0),
        .Q(\round_key_reg[4]_0 [53]));
  FDCE \round_key_reg[4][54] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__64_n_0),
        .Q(\round_key_reg[4]_0 [54]));
  FDCE \round_key_reg[4][55] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__63_n_0),
        .Q(\round_key_reg[4]_0 [55]));
  FDCE \round_key_reg[4][56] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__62_n_0),
        .Q(\round_key_reg[4]_0 [56]));
  FDCE \round_key_reg[4][57] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__61_n_0),
        .Q(\round_key_reg[4]_0 [57]));
  FDCE \round_key_reg[4][58] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__60_n_0),
        .Q(\round_key_reg[4]_0 [58]));
  FDCE \round_key_reg[4][59] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__59_n_0),
        .Q(\round_key_reg[4]_0 [59]));
  FDCE \round_key_reg[4][5] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__113_n_0),
        .Q(\round_key_reg[4]_0 [5]));
  FDCE \round_key_reg[4][60] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__58_n_0),
        .Q(\round_key_reg[4]_0 [60]));
  FDCE \round_key_reg[4][61] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__57_n_0),
        .Q(\round_key_reg[4]_0 [61]));
  FDCE \round_key_reg[4][62] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__56_n_0),
        .Q(\round_key_reg[4]_0 [62]));
  FDCE \round_key_reg[4][63] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__55_n_0),
        .Q(\round_key_reg[4]_0 [63]));
  FDCE \round_key_reg[4][64] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__54_n_0),
        .Q(\round_key_reg[4]_0 [64]));
  FDCE \round_key_reg[4][65] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__53_n_0),
        .Q(\round_key_reg[4]_0 [65]));
  FDCE \round_key_reg[4][66] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__52_n_0),
        .Q(\round_key_reg[4]_0 [66]));
  FDCE \round_key_reg[4][67] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__51_n_0),
        .Q(\round_key_reg[4]_0 [67]));
  FDCE \round_key_reg[4][68] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__50_n_0),
        .Q(\round_key_reg[4]_0 [68]));
  FDCE \round_key_reg[4][69] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__49_n_0),
        .Q(\round_key_reg[4]_0 [69]));
  FDCE \round_key_reg[4][6] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__112_n_0),
        .Q(\round_key_reg[4]_0 [6]));
  FDCE \round_key_reg[4][70] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__48_n_0),
        .Q(\round_key_reg[4]_0 [70]));
  FDCE \round_key_reg[4][71] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__47_n_0),
        .Q(\round_key_reg[4]_0 [71]));
  FDCE \round_key_reg[4][72] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__46_n_0),
        .Q(\round_key_reg[4]_0 [72]));
  FDCE \round_key_reg[4][73] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__45_n_0),
        .Q(\round_key_reg[4]_0 [73]));
  FDCE \round_key_reg[4][74] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__44_n_0),
        .Q(\round_key_reg[4]_0 [74]));
  FDCE \round_key_reg[4][75] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__43_n_0),
        .Q(\round_key_reg[4]_0 [75]));
  FDCE \round_key_reg[4][76] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__42_n_0),
        .Q(\round_key_reg[4]_0 [76]));
  FDCE \round_key_reg[4][77] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__41_n_0),
        .Q(\round_key_reg[4]_0 [77]));
  FDCE \round_key_reg[4][78] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__40_n_0),
        .Q(\round_key_reg[4]_0 [78]));
  FDCE \round_key_reg[4][79] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__39_n_0),
        .Q(\round_key_reg[4]_0 [79]));
  FDCE \round_key_reg[4][7] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__111_n_0),
        .Q(\round_key_reg[4]_0 [7]));
  FDCE \round_key_reg[4][80] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__38_n_0),
        .Q(\round_key_reg[4]_0 [80]));
  FDCE \round_key_reg[4][81] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__37_n_0),
        .Q(\round_key_reg[4]_0 [81]));
  FDCE \round_key_reg[4][82] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__36_n_0),
        .Q(\round_key_reg[4]_0 [82]));
  FDCE \round_key_reg[4][83] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__35_n_0),
        .Q(\round_key_reg[4]_0 [83]));
  FDCE \round_key_reg[4][84] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__34_n_0),
        .Q(\round_key_reg[4]_0 [84]));
  FDCE \round_key_reg[4][85] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__33_n_0),
        .Q(\round_key_reg[4]_0 [85]));
  FDCE \round_key_reg[4][86] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__32_n_0),
        .Q(\round_key_reg[4]_0 [86]));
  FDCE \round_key_reg[4][87] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__31_n_0),
        .Q(\round_key_reg[4]_0 [87]));
  FDCE \round_key_reg[4][88] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__30_n_0),
        .Q(\round_key_reg[4]_0 [88]));
  FDCE \round_key_reg[4][89] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__29_n_0),
        .Q(\round_key_reg[4]_0 [89]));
  FDCE \round_key_reg[4][8] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__110_n_0),
        .Q(\round_key_reg[4]_0 [8]));
  FDCE \round_key_reg[4][90] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__28_n_0),
        .Q(\round_key_reg[4]_0 [90]));
  FDCE \round_key_reg[4][91] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__27_n_0),
        .Q(\round_key_reg[4]_0 [91]));
  FDCE \round_key_reg[4][92] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__26_n_0),
        .Q(\round_key_reg[4]_0 [92]));
  FDCE \round_key_reg[4][93] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__25_n_0),
        .Q(\round_key_reg[4]_0 [93]));
  FDCE \round_key_reg[4][94] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__24_n_0),
        .Q(\round_key_reg[4]_0 [94]));
  FDCE \round_key_reg[4][95] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__23_n_0),
        .Q(\round_key_reg[4]_0 [95]));
  FDCE \round_key_reg[4][96] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__22_n_0),
        .Q(\round_key_reg[4]_0 [96]));
  FDCE \round_key_reg[4][97] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__21_n_0),
        .Q(\round_key_reg[4]_0 [97]));
  FDCE \round_key_reg[4][98] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__20_n_0),
        .Q(\round_key_reg[4]_0 [98]));
  FDCE \round_key_reg[4][99] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__19_n_0),
        .Q(\round_key_reg[4]_0 [99]));
  FDCE \round_key_reg[4][9] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__109_n_0),
        .Q(\round_key_reg[4]_0 [9]));
  FDCE round_key_reg_c
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(1'b1),
        .Q(round_key_reg_c_n_0));
  FDCE round_key_reg_c_0
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_c_n_0),
        .Q(round_key_reg_c_0_n_0));
  FDCE round_key_reg_c_1
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_c_0_n_0),
        .Q(round_key_reg_c_1_n_0));
  FDCE round_key_reg_c_2
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_c_1_n_0),
        .Q(round_key_reg_c_2_n_0));
  FDCE round_key_reg_c_3
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_c_2_n_0),
        .Q(round_key_reg_c_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate
       (.I0(\round_key_reg[3][119]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__0
       (.I0(\round_key_reg[3][118]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__1
       (.I0(\round_key_reg[3][117]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__10
       (.I0(\round_key_reg[3][108]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__100
       (.I0(\round_key_reg[3][18]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__100_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__101
       (.I0(\round_key_reg[3][17]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__101_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__102
       (.I0(\round_key_reg[3][16]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__102_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__103
       (.I0(\round_key_reg[3][15]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__103_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__104
       (.I0(\round_key_reg[3][14]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__104_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__105
       (.I0(\round_key_reg[3][13]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__105_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__106
       (.I0(\round_key_reg[3][12]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__106_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__107
       (.I0(\round_key_reg[3][11]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__107_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__108
       (.I0(\round_key_reg[3][10]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__108_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__109
       (.I0(\round_key_reg[3][9]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__109_n_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__11
       (.I0(\round_key_reg[3][107]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__110
       (.I0(\round_key_reg[3][8]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__110_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__111
       (.I0(\round_key_reg[3][7]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__111_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__112
       (.I0(\round_key_reg[3][6]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__112_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__113
       (.I0(\round_key_reg[3][5]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__113_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__114
       (.I0(\round_key_reg[3][4]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__114_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__115
       (.I0(\round_key_reg[3][3]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__115_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__116
       (.I0(\round_key_reg[3][2]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__116_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__117
       (.I0(\round_key_reg[3][1]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__117_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__118
       (.I0(\round_key_reg[3][0]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__118_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__119
       (.I0(\round_key_reg[4][127]_ks_inst_round_key_reg_c_3_n_0 ),
        .I1(round_key_reg_c_3_n_0),
        .O(round_key_reg_gate__119_n_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__12
       (.I0(\round_key_reg[3][106]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__120
       (.I0(\round_key_reg[4][126]_ks_inst_round_key_reg_c_3_n_0 ),
        .I1(round_key_reg_c_3_n_0),
        .O(round_key_reg_gate__120_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__121
       (.I0(\round_key_reg[4][125]_ks_inst_round_key_reg_c_3_n_0 ),
        .I1(round_key_reg_c_3_n_0),
        .O(round_key_reg_gate__121_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__122
       (.I0(\round_key_reg[4][124]_ks_inst_round_key_reg_c_3_n_0 ),
        .I1(round_key_reg_c_3_n_0),
        .O(round_key_reg_gate__122_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__123
       (.I0(\round_key_reg[4][123]_ks_inst_round_key_reg_c_3_n_0 ),
        .I1(round_key_reg_c_3_n_0),
        .O(round_key_reg_gate__123_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__124
       (.I0(\round_key_reg[4][122]_ks_inst_round_key_reg_c_3_n_0 ),
        .I1(round_key_reg_c_3_n_0),
        .O(round_key_reg_gate__124_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__125
       (.I0(\round_key_reg[4][121]_ks_inst_round_key_reg_c_3_n_0 ),
        .I1(round_key_reg_c_3_n_0),
        .O(round_key_reg_gate__125_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__126
       (.I0(\round_key_reg[4][120]_ks_inst_round_key_reg_c_3_n_0 ),
        .I1(round_key_reg_c_3_n_0),
        .O(round_key_reg_gate__126_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__13
       (.I0(\round_key_reg[3][105]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__14
       (.I0(\round_key_reg[3][104]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__15
       (.I0(\round_key_reg[3][103]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__16
       (.I0(\round_key_reg[3][102]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__17
       (.I0(\round_key_reg[3][101]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__18
       (.I0(\round_key_reg[3][100]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__19
       (.I0(\round_key_reg[3][99]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__2
       (.I0(\round_key_reg[3][116]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__20
       (.I0(\round_key_reg[3][98]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__21
       (.I0(\round_key_reg[3][97]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__22
       (.I0(\round_key_reg[3][96]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__23
       (.I0(\round_key_reg[3][95]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__24
       (.I0(\round_key_reg[3][94]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__25
       (.I0(\round_key_reg[3][93]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__26
       (.I0(\round_key_reg[3][92]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__27
       (.I0(\round_key_reg[3][91]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__28
       (.I0(\round_key_reg[3][90]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__29
       (.I0(\round_key_reg[3][89]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__3
       (.I0(\round_key_reg[3][115]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__30
       (.I0(\round_key_reg[3][88]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__31
       (.I0(\round_key_reg[3][87]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__32
       (.I0(\round_key_reg[3][86]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__32_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__33
       (.I0(\round_key_reg[3][85]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__34
       (.I0(\round_key_reg[3][84]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__35
       (.I0(\round_key_reg[3][83]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__35_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__36
       (.I0(\round_key_reg[3][82]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__36_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__37
       (.I0(\round_key_reg[3][81]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__37_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__38
       (.I0(\round_key_reg[3][80]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__38_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__39
       (.I0(\round_key_reg[3][79]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__39_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__4
       (.I0(\round_key_reg[3][114]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__40
       (.I0(\round_key_reg[3][78]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__40_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__41
       (.I0(\round_key_reg[3][77]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__41_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__42
       (.I0(\round_key_reg[3][76]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__42_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__43
       (.I0(\round_key_reg[3][75]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__43_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__44
       (.I0(\round_key_reg[3][74]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__44_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__45
       (.I0(\round_key_reg[3][73]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__45_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__46
       (.I0(\round_key_reg[3][72]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__46_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__47
       (.I0(\round_key_reg[3][71]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__47_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__48
       (.I0(\round_key_reg[3][70]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__48_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__49
       (.I0(\round_key_reg[3][69]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__49_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__5
       (.I0(\round_key_reg[3][113]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__50
       (.I0(\round_key_reg[3][68]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__50_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__51
       (.I0(\round_key_reg[3][67]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__51_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__52
       (.I0(\round_key_reg[3][66]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__52_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__53
       (.I0(\round_key_reg[3][65]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__53_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__54
       (.I0(\round_key_reg[3][64]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__54_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__55
       (.I0(\round_key_reg[3][63]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__55_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__56
       (.I0(\round_key_reg[3][62]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__56_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__57
       (.I0(\round_key_reg[3][61]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__57_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__58
       (.I0(\round_key_reg[3][60]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__58_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__59
       (.I0(\round_key_reg[3][59]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__59_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__6
       (.I0(\round_key_reg[3][112]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__60
       (.I0(\round_key_reg[3][58]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__60_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__61
       (.I0(\round_key_reg[3][57]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__61_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__62
       (.I0(\round_key_reg[3][56]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__62_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__63
       (.I0(\round_key_reg[3][55]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__63_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__64
       (.I0(\round_key_reg[3][54]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__64_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__65
       (.I0(\round_key_reg[3][53]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__65_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__66
       (.I0(\round_key_reg[3][52]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__66_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__67
       (.I0(\round_key_reg[3][51]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__67_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__68
       (.I0(\round_key_reg[3][50]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__68_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__69
       (.I0(\round_key_reg[3][49]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__69_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__7
       (.I0(\round_key_reg[3][111]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__70
       (.I0(\round_key_reg[3][48]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__70_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__71
       (.I0(\round_key_reg[3][47]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__71_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__72
       (.I0(\round_key_reg[3][46]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__72_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__73
       (.I0(\round_key_reg[3][45]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__73_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__74
       (.I0(\round_key_reg[3][44]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__74_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__75
       (.I0(\round_key_reg[3][43]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__75_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__76
       (.I0(\round_key_reg[3][42]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__76_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__77
       (.I0(\round_key_reg[3][41]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__77_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__78
       (.I0(\round_key_reg[3][40]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__78_n_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__79
       (.I0(\round_key_reg[3][39]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__79_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__8
       (.I0(\round_key_reg[3][110]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__80
       (.I0(\round_key_reg[3][38]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__80_n_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__81
       (.I0(\round_key_reg[3][37]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__81_n_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__82
       (.I0(\round_key_reg[3][36]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__82_n_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__83
       (.I0(\round_key_reg[3][35]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__83_n_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__84
       (.I0(\round_key_reg[3][34]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__84_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__85
       (.I0(\round_key_reg[3][33]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__85_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__86
       (.I0(\round_key_reg[3][32]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__86_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__87
       (.I0(\round_key_reg[3][31]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__87_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__88
       (.I0(\round_key_reg[3][30]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__88_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__89
       (.I0(\round_key_reg[3][29]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__89_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__9
       (.I0(\round_key_reg[3][109]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__90
       (.I0(\round_key_reg[3][28]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__90_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__91
       (.I0(\round_key_reg[3][27]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__91_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__92
       (.I0(\round_key_reg[3][26]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__92_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__93
       (.I0(\round_key_reg[3][25]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__93_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__94
       (.I0(\round_key_reg[3][24]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__94_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__95
       (.I0(\round_key_reg[3][23]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__95_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__96
       (.I0(\round_key_reg[3][22]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__96_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__97
       (.I0(\round_key_reg[3][21]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__97_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__98
       (.I0(\round_key_reg[3][20]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__98_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    round_key_reg_gate__99
       (.I0(\round_key_reg[3][19]_ks_inst_round_key_reg_c_2_n_0 ),
        .I1(round_key_reg_c_2_n_0),
        .O(round_key_reg_gate__99_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__0_i_1__7
       (.I0(plaintext[8]),
        .I1(key_schedule_state[10]),
        .O(\round_state[0] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__0_i_2__4
       (.I0(plaintext[7]),
        .I1(key_schedule_state[9]),
        .O(\round_state[0] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__0_i_3__2
       (.I0(plaintext[6]),
        .I1(key_schedule_state[8]),
        .O(\round_state[0] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__0_i_4__0
       (.I0(plaintext[5]),
        .I1(key_schedule_state[7]),
        .O(\round_state[0] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__0_i_5
       (.I0(plaintext[8]),
        .I1(key_schedule_state[10]),
        .O(\plaintext[10] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    state_out0_carry__0_i_6
       (.I0(key_schedule_state[9]),
        .I1(plaintext[7]),
        .O(\plaintext[10] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    state_out0_carry__0_i_7
       (.I0(key_schedule_state[8]),
        .I1(plaintext[6]),
        .O(\plaintext[10] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__0_i_8
       (.I0(plaintext[5]),
        .I1(key_schedule_state[7]),
        .O(\plaintext[10] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__10_i_1__7
       (.I0(plaintext[48]),
        .I1(key_schedule_state[50]),
        .O(\round_state[0] [48]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__10_i_2__6
       (.I0(plaintext[47]),
        .I1(key_schedule_state[49]),
        .O(\round_state[0] [47]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__10_i_3__3
       (.I0(plaintext[46]),
        .I1(key_schedule_state[48]),
        .O(\round_state[0] [46]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__10_i_4
       (.I0(plaintext[45]),
        .I1(key_schedule_state[47]),
        .O(\round_state[0] [45]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__10_i_5
       (.I0(plaintext[48]),
        .I1(key_schedule_state[50]),
        .O(\plaintext[50] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__10_i_6
       (.I0(plaintext[47]),
        .I1(key_schedule_state[49]),
        .O(\plaintext[50] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    state_out0_carry__10_i_7
       (.I0(key_schedule_state[48]),
        .I1(plaintext[46]),
        .O(\plaintext[50] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    state_out0_carry__10_i_8
       (.I0(key_schedule_state[47]),
        .I1(plaintext[45]),
        .O(\plaintext[50] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__11_i_1__8
       (.I0(plaintext[52]),
        .I1(key_schedule_state[54]),
        .O(\round_state[0] [52]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__11_i_2__6
       (.I0(plaintext[51]),
        .I1(key_schedule_state[53]),
        .O(\round_state[0] [51]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__11_i_3__4
       (.I0(plaintext[50]),
        .I1(key_schedule_state[52]),
        .O(\round_state[0] [50]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__11_i_4__1
       (.I0(plaintext[49]),
        .I1(key_schedule_state[51]),
        .O(\round_state[0] [49]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__11_i_5
       (.I0(plaintext[52]),
        .I1(key_schedule_state[54]),
        .O(\plaintext[54] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__11_i_6
       (.I0(plaintext[51]),
        .I1(key_schedule_state[53]),
        .O(\plaintext[54] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    state_out0_carry__11_i_7
       (.I0(key_schedule_state[52]),
        .I1(plaintext[50]),
        .O(\plaintext[54] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    state_out0_carry__11_i_8
       (.I0(key_schedule_state[51]),
        .I1(plaintext[49]),
        .O(\plaintext[54] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__12_i_1__9
       (.I0(plaintext[56]),
        .I1(key_schedule_state[58]),
        .O(\round_state[0] [56]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__12_i_2__5
       (.I0(plaintext[55]),
        .I1(key_schedule_state[57]),
        .O(\round_state[0] [55]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__12_i_3__3
       (.I0(plaintext[54]),
        .I1(key_schedule_state[56]),
        .O(\round_state[0] [54]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__12_i_4__2
       (.I0(plaintext[53]),
        .I1(key_schedule_state[55]),
        .O(\round_state[0] [53]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__12_i_5
       (.I0(plaintext[56]),
        .I1(key_schedule_state[58]),
        .O(\plaintext[58] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    state_out0_carry__12_i_6
       (.I0(key_schedule_state[57]),
        .I1(plaintext[55]),
        .O(\plaintext[58] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    state_out0_carry__12_i_7
       (.I0(key_schedule_state[56]),
        .I1(plaintext[54]),
        .O(\plaintext[58] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__12_i_8
       (.I0(plaintext[53]),
        .I1(key_schedule_state[55]),
        .O(\plaintext[58] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__13_i_1__7
       (.I0(plaintext[60]),
        .I1(key_schedule_state[62]),
        .O(\round_state[0] [60]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__13_i_2__6
       (.I0(plaintext[59]),
        .I1(key_schedule_state[61]),
        .O(\round_state[0] [59]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__13_i_3__3
       (.I0(plaintext[58]),
        .I1(key_schedule_state[60]),
        .O(\round_state[0] [58]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__13_i_4__0
       (.I0(plaintext[57]),
        .I1(key_schedule_state[59]),
        .O(\round_state[0] [57]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__13_i_5
       (.I0(plaintext[60]),
        .I1(key_schedule_state[62]),
        .O(\plaintext[62] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__13_i_6
       (.I0(plaintext[59]),
        .I1(key_schedule_state[61]),
        .O(\plaintext[62] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    state_out0_carry__13_i_7
       (.I0(key_schedule_state[60]),
        .I1(plaintext[58]),
        .O(\plaintext[62] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__13_i_8
       (.I0(plaintext[57]),
        .I1(key_schedule_state[59]),
        .O(\plaintext[62] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__14_i_1__6
       (.I0(plaintext[61]),
        .I1(key_schedule_state[63]),
        .O(\round_state[0] [61]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__14_i_2__2
       (.I0(plaintext[64]),
        .I1(key_schedule_state[66]),
        .O(\round_state[0] [64]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__14_i_3
       (.I0(plaintext[63]),
        .I1(key_schedule_state[65]),
        .O(\round_state[0] [63]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__14_i_4
       (.I0(plaintext[62]),
        .I1(key_schedule_state[64]),
        .O(\round_state[0] [62]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__14_i_5
       (.I0(plaintext[61]),
        .I1(key_schedule_state[63]),
        .O(\plaintext[63] ));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__15_i_1
       (.I0(plaintext[68]),
        .I1(key_schedule_state[70]),
        .O(\round_state[0] [68]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__15_i_2
       (.I0(plaintext[67]),
        .I1(key_schedule_state[69]),
        .O(\round_state[0] [67]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__15_i_3
       (.I0(plaintext[66]),
        .I1(key_schedule_state[68]),
        .O(\round_state[0] [66]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__15_i_4
       (.I0(plaintext[65]),
        .I1(key_schedule_state[67]),
        .O(\round_state[0] [65]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__16_i_1
       (.I0(plaintext[72]),
        .I1(key_schedule_state[74]),
        .O(\round_state[0] [72]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__16_i_2
       (.I0(plaintext[71]),
        .I1(key_schedule_state[73]),
        .O(\round_state[0] [71]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__16_i_3
       (.I0(plaintext[70]),
        .I1(key_schedule_state[72]),
        .O(\round_state[0] [70]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__16_i_4
       (.I0(plaintext[69]),
        .I1(key_schedule_state[71]),
        .O(\round_state[0] [69]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__17_i_1
       (.I0(plaintext[76]),
        .I1(key_schedule_state[78]),
        .O(\round_state[0] [76]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__17_i_2
       (.I0(plaintext[75]),
        .I1(key_schedule_state[77]),
        .O(\round_state[0] [75]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__17_i_3
       (.I0(plaintext[74]),
        .I1(key_schedule_state[76]),
        .O(\round_state[0] [74]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__17_i_4
       (.I0(plaintext[73]),
        .I1(key_schedule_state[75]),
        .O(\round_state[0] [73]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__18_i_1
       (.I0(plaintext[80]),
        .I1(key_schedule_state[82]),
        .O(\round_state[0] [80]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__18_i_2
       (.I0(plaintext[79]),
        .I1(key_schedule_state[81]),
        .O(\round_state[0] [79]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__18_i_3
       (.I0(plaintext[78]),
        .I1(key_schedule_state[80]),
        .O(\round_state[0] [78]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__18_i_4
       (.I0(plaintext[77]),
        .I1(key_schedule_state[79]),
        .O(\round_state[0] [77]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__19_i_1
       (.I0(plaintext[84]),
        .I1(key_schedule_state[86]),
        .O(\round_state[0] [84]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__19_i_2
       (.I0(plaintext[83]),
        .I1(key_schedule_state[85]),
        .O(\round_state[0] [83]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__19_i_3
       (.I0(plaintext[82]),
        .I1(key_schedule_state[84]),
        .O(\round_state[0] [82]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__19_i_4
       (.I0(plaintext[81]),
        .I1(key_schedule_state[83]),
        .O(\round_state[0] [81]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__1_i_1__8
       (.I0(plaintext[12]),
        .I1(key_schedule_state[14]),
        .O(\round_state[0] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__1_i_2__6
       (.I0(plaintext[11]),
        .I1(key_schedule_state[13]),
        .O(\round_state[0] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__1_i_3__0
       (.I0(plaintext[10]),
        .I1(key_schedule_state[12]),
        .O(\round_state[0] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__1_i_4
       (.I0(plaintext[9]),
        .I1(key_schedule_state[11]),
        .O(\round_state[0] [9]));
  LUT2 #(
    .INIT(4'h9)) 
    state_out0_carry__1_i_5
       (.I0(key_schedule_state[14]),
        .I1(plaintext[12]),
        .O(\temp_reg[14]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    state_out0_carry__1_i_6
       (.I0(key_schedule_state[13]),
        .I1(plaintext[11]),
        .O(\temp_reg[14]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    state_out0_carry__1_i_7
       (.I0(key_schedule_state[12]),
        .I1(plaintext[10]),
        .O(\temp_reg[14]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__1_i_8
       (.I0(plaintext[9]),
        .I1(key_schedule_state[11]),
        .O(\temp_reg[14]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__20_i_1
       (.I0(plaintext[88]),
        .I1(key_schedule_state[90]),
        .O(\round_state[0] [88]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__20_i_2
       (.I0(plaintext[87]),
        .I1(key_schedule_state[89]),
        .O(\round_state[0] [87]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__20_i_3
       (.I0(plaintext[86]),
        .I1(key_schedule_state[88]),
        .O(\round_state[0] [86]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__20_i_4
       (.I0(plaintext[85]),
        .I1(key_schedule_state[87]),
        .O(\round_state[0] [85]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__21_i_1
       (.I0(plaintext[92]),
        .I1(key_schedule_state[94]),
        .O(\round_state[0] [92]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__21_i_2
       (.I0(plaintext[91]),
        .I1(key_schedule_state[93]),
        .O(\round_state[0] [91]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__21_i_3
       (.I0(plaintext[90]),
        .I1(key_schedule_state[92]),
        .O(\round_state[0] [90]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__21_i_4
       (.I0(plaintext[89]),
        .I1(key_schedule_state[91]),
        .O(\round_state[0] [89]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__22_i_1
       (.I0(plaintext[96]),
        .I1(key_schedule_state[98]),
        .O(\round_state[0] [96]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__22_i_2
       (.I0(plaintext[95]),
        .I1(key_schedule_state[97]),
        .O(\round_state[0] [95]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__22_i_3
       (.I0(plaintext[94]),
        .I1(key_schedule_state[96]),
        .O(\round_state[0] [94]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__22_i_4
       (.I0(plaintext[93]),
        .I1(key_schedule_state[95]),
        .O(\round_state[0] [93]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__23_i_1
       (.I0(plaintext[100]),
        .I1(key_schedule_state[102]),
        .O(\round_state[0] [100]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__23_i_2
       (.I0(plaintext[99]),
        .I1(key_schedule_state[101]),
        .O(\round_state[0] [99]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__23_i_3
       (.I0(plaintext[98]),
        .I1(key_schedule_state[100]),
        .O(\round_state[0] [98]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__23_i_4
       (.I0(plaintext[97]),
        .I1(key_schedule_state[99]),
        .O(\round_state[0] [97]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__24_i_1
       (.I0(plaintext[104]),
        .I1(key_schedule_state[106]),
        .O(\round_state[0] [104]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__24_i_2
       (.I0(plaintext[103]),
        .I1(key_schedule_state[105]),
        .O(\round_state[0] [103]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__24_i_3
       (.I0(plaintext[102]),
        .I1(key_schedule_state[104]),
        .O(\round_state[0] [102]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__24_i_4
       (.I0(plaintext[101]),
        .I1(key_schedule_state[103]),
        .O(\round_state[0] [101]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__25_i_1
       (.I0(plaintext[108]),
        .I1(key_schedule_state[110]),
        .O(\round_state[0] [108]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__25_i_2
       (.I0(plaintext[107]),
        .I1(key_schedule_state[109]),
        .O(\round_state[0] [107]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__25_i_3
       (.I0(plaintext[106]),
        .I1(key_schedule_state[108]),
        .O(\round_state[0] [106]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__25_i_4
       (.I0(plaintext[105]),
        .I1(key_schedule_state[107]),
        .O(\round_state[0] [105]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__26_i_1
       (.I0(plaintext[112]),
        .I1(key_schedule_state[114]),
        .O(\round_state[0] [112]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__26_i_2
       (.I0(plaintext[111]),
        .I1(key_schedule_state[113]),
        .O(\round_state[0] [111]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__26_i_3
       (.I0(plaintext[110]),
        .I1(key_schedule_state[112]),
        .O(\round_state[0] [110]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__26_i_4
       (.I0(plaintext[109]),
        .I1(key_schedule_state[111]),
        .O(\round_state[0] [109]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__27_i_1
       (.I0(plaintext[116]),
        .I1(key_schedule_state[118]),
        .O(\round_state[0] [116]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__27_i_2
       (.I0(plaintext[115]),
        .I1(key_schedule_state[117]),
        .O(\round_state[0] [115]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__27_i_3
       (.I0(plaintext[114]),
        .I1(key_schedule_state[116]),
        .O(\round_state[0] [114]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__27_i_4
       (.I0(plaintext[113]),
        .I1(key_schedule_state[115]),
        .O(\round_state[0] [113]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__28_i_1
       (.I0(plaintext[120]),
        .I1(key_schedule_state[122]),
        .O(\round_state[0] [120]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__28_i_2
       (.I0(plaintext[119]),
        .I1(key_schedule_state[121]),
        .O(\round_state[0] [119]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__28_i_3
       (.I0(plaintext[118]),
        .I1(key_schedule_state[120]),
        .O(\round_state[0] [118]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__28_i_4
       (.I0(plaintext[117]),
        .I1(key_schedule_state[119]),
        .O(\round_state[0] [117]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__29_i_1
       (.I0(plaintext[124]),
        .I1(key_schedule_state[126]),
        .O(\round_state[0] [124]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__29_i_2
       (.I0(plaintext[123]),
        .I1(key_schedule_state[125]),
        .O(\round_state[0] [123]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__29_i_3
       (.I0(plaintext[122]),
        .I1(key_schedule_state[124]),
        .O(\round_state[0] [122]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__29_i_4
       (.I0(plaintext[121]),
        .I1(key_schedule_state[123]),
        .O(\round_state[0] [121]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__2_i_1__9
       (.I0(plaintext[16]),
        .I1(key_schedule_state[18]),
        .O(\round_state[0] [16]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__2_i_2__9
       (.I0(plaintext[15]),
        .I1(key_schedule_state[17]),
        .O(\round_state[0] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__2_i_3__4
       (.I0(plaintext[14]),
        .I1(key_schedule_state[16]),
        .O(\round_state[0] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__2_i_4__1
       (.I0(plaintext[13]),
        .I1(key_schedule_state[15]),
        .O(\round_state[0] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__2_i_5
       (.I0(plaintext[16]),
        .I1(key_schedule_state[18]),
        .O(\plaintext[18] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__2_i_6
       (.I0(plaintext[15]),
        .I1(key_schedule_state[17]),
        .O(\plaintext[18] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__2_i_7
       (.I0(plaintext[14]),
        .I1(key_schedule_state[16]),
        .O(\plaintext[18] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__2_i_8
       (.I0(plaintext[13]),
        .I1(key_schedule_state[15]),
        .O(\plaintext[18] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__30_i_1
       (.I0(plaintext[125]),
        .I1(key_schedule_state[127]),
        .O(\round_state[0] [125]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__3_i_1__9
       (.I0(plaintext[20]),
        .I1(key_schedule_state[22]),
        .O(\round_state[0] [20]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__3_i_2__8
       (.I0(plaintext[19]),
        .I1(key_schedule_state[21]),
        .O(\round_state[0] [19]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__3_i_3__4
       (.I0(plaintext[18]),
        .I1(key_schedule_state[20]),
        .O(\round_state[0] [18]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__3_i_4__0
       (.I0(plaintext[17]),
        .I1(key_schedule_state[19]),
        .O(\round_state[0] [17]));
  LUT2 #(
    .INIT(4'h9)) 
    state_out0_carry__3_i_5
       (.I0(key_schedule_state[22]),
        .I1(plaintext[20]),
        .O(\temp_reg[22]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    state_out0_carry__3_i_6
       (.I0(key_schedule_state[21]),
        .I1(plaintext[19]),
        .O(\temp_reg[22]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    state_out0_carry__3_i_7
       (.I0(key_schedule_state[20]),
        .I1(plaintext[18]),
        .O(\temp_reg[22]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__3_i_8
       (.I0(plaintext[17]),
        .I1(key_schedule_state[19]),
        .O(\temp_reg[22]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__4_i_1__9
       (.I0(plaintext[24]),
        .I1(key_schedule_state[26]),
        .O(\round_state[0] [24]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__4_i_2__6
       (.I0(plaintext[23]),
        .I1(key_schedule_state[25]),
        .O(\round_state[0] [23]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__4_i_3__2
       (.I0(plaintext[22]),
        .I1(key_schedule_state[24]),
        .O(\round_state[0] [22]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__4_i_4
       (.I0(plaintext[21]),
        .I1(key_schedule_state[23]),
        .O(\round_state[0] [21]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__4_i_5
       (.I0(plaintext[24]),
        .I1(key_schedule_state[26]),
        .O(\plaintext[26] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    state_out0_carry__4_i_6
       (.I0(key_schedule_state[25]),
        .I1(plaintext[23]),
        .O(\plaintext[26] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    state_out0_carry__4_i_7
       (.I0(key_schedule_state[24]),
        .I1(plaintext[22]),
        .O(\plaintext[26] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__4_i_8
       (.I0(plaintext[21]),
        .I1(key_schedule_state[23]),
        .O(\plaintext[26] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__5_i_1__9
       (.I0(plaintext[28]),
        .I1(key_schedule_state[30]),
        .O(\round_state[0] [28]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__5_i_2__6
       (.I0(plaintext[27]),
        .I1(key_schedule_state[29]),
        .O(\round_state[0] [27]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__5_i_3__1
       (.I0(plaintext[26]),
        .I1(key_schedule_state[28]),
        .O(\round_state[0] [26]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__5_i_4
       (.I0(plaintext[25]),
        .I1(key_schedule_state[27]),
        .O(\round_state[0] [25]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__5_i_5
       (.I0(plaintext[28]),
        .I1(key_schedule_state[30]),
        .O(\plaintext[30] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__5_i_6
       (.I0(plaintext[27]),
        .I1(key_schedule_state[29]),
        .O(\plaintext[30] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__5_i_7
       (.I0(plaintext[26]),
        .I1(key_schedule_state[28]),
        .O(\plaintext[30] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__5_i_8
       (.I0(plaintext[25]),
        .I1(key_schedule_state[27]),
        .O(\plaintext[30] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__6_i_1__9
       (.I0(plaintext[32]),
        .I1(key_schedule_state[34]),
        .O(\round_state[0] [32]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__6_i_2__6
       (.I0(plaintext[31]),
        .I1(key_schedule_state[33]),
        .O(\round_state[0] [31]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__6_i_3__3
       (.I0(plaintext[30]),
        .I1(key_schedule_state[32]),
        .O(\round_state[0] [30]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__6_i_4__1
       (.I0(plaintext[29]),
        .I1(key_schedule_state[31]),
        .O(\round_state[0] [29]));
  LUT2 #(
    .INIT(4'h9)) 
    state_out0_carry__6_i_5
       (.I0(key_schedule_state[34]),
        .I1(plaintext[32]),
        .O(\temp_reg[34]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    state_out0_carry__6_i_6
       (.I0(key_schedule_state[33]),
        .I1(plaintext[31]),
        .O(\temp_reg[34]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__6_i_7
       (.I0(plaintext[30]),
        .I1(key_schedule_state[32]),
        .O(\temp_reg[34]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__6_i_8
       (.I0(plaintext[29]),
        .I1(key_schedule_state[31]),
        .O(\temp_reg[34]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__7_i_1__8
       (.I0(plaintext[36]),
        .I1(key_schedule_state[38]),
        .O(\round_state[0] [36]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__7_i_2__5
       (.I0(plaintext[35]),
        .I1(key_schedule_state[37]),
        .O(\round_state[0] [35]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__7_i_3__2
       (.I0(plaintext[34]),
        .I1(key_schedule_state[36]),
        .O(\round_state[0] [34]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__7_i_4__0
       (.I0(plaintext[33]),
        .I1(key_schedule_state[35]),
        .O(\round_state[0] [33]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__7_i_5
       (.I0(plaintext[36]),
        .I1(key_schedule_state[38]),
        .O(\plaintext[38] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    state_out0_carry__7_i_6
       (.I0(key_schedule_state[37]),
        .I1(plaintext[35]),
        .O(\plaintext[38] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__7_i_7
       (.I0(plaintext[34]),
        .I1(key_schedule_state[36]),
        .O(\plaintext[38] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    state_out0_carry__7_i_8
       (.I0(key_schedule_state[35]),
        .I1(plaintext[33]),
        .O(\plaintext[38] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__8_i_1__9
       (.I0(plaintext[40]),
        .I1(key_schedule_state[42]),
        .O(\round_state[0] [40]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__8_i_2__5
       (.I0(plaintext[39]),
        .I1(key_schedule_state[41]),
        .O(\round_state[0] [39]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__8_i_3__2
       (.I0(plaintext[38]),
        .I1(key_schedule_state[40]),
        .O(\round_state[0] [38]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__8_i_4__0
       (.I0(plaintext[37]),
        .I1(key_schedule_state[39]),
        .O(\round_state[0] [37]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__8_i_5
       (.I0(plaintext[40]),
        .I1(key_schedule_state[42]),
        .O(\plaintext[42] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    state_out0_carry__8_i_6
       (.I0(key_schedule_state[41]),
        .I1(plaintext[39]),
        .O(\plaintext[42] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__8_i_7
       (.I0(plaintext[38]),
        .I1(key_schedule_state[40]),
        .O(\plaintext[42] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__8_i_8
       (.I0(plaintext[37]),
        .I1(key_schedule_state[39]),
        .O(\plaintext[42] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__9_i_1__9
       (.I0(plaintext[44]),
        .I1(key_schedule_state[46]),
        .O(\round_state[0] [44]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__9_i_2__8
       (.I0(plaintext[43]),
        .I1(key_schedule_state[45]),
        .O(\round_state[0] [43]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__9_i_3__3
       (.I0(plaintext[42]),
        .I1(key_schedule_state[44]),
        .O(\round_state[0] [42]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__9_i_4__1
       (.I0(plaintext[41]),
        .I1(key_schedule_state[43]),
        .O(\round_state[0] [41]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__9_i_5
       (.I0(plaintext[44]),
        .I1(key_schedule_state[46]),
        .O(\plaintext[46] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__9_i_6
       (.I0(plaintext[43]),
        .I1(key_schedule_state[45]),
        .O(\plaintext[46] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry__9_i_7
       (.I0(plaintext[42]),
        .I1(key_schedule_state[44]),
        .O(\plaintext[46] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    state_out0_carry__9_i_8
       (.I0(key_schedule_state[43]),
        .I1(plaintext[41]),
        .O(\plaintext[46] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry_i_1__9
       (.I0(plaintext[0]),
        .I1(state_out[2]),
        .O(\round_state[0] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry_i_2__6
       (.I0(plaintext[4]),
        .I1(key_schedule_state[6]),
        .O(\round_state[0] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry_i_3__3
       (.I0(plaintext[3]),
        .I1(key_schedule_state[5]),
        .O(\round_state[0] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry_i_4__1
       (.I0(plaintext[2]),
        .I1(key_schedule_state[4]),
        .O(\round_state[0] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry_i_5
       (.I0(plaintext[1]),
        .I1(key_schedule_state[3]),
        .O(\round_state[0] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    state_out0_carry_i_6
       (.I0(key_schedule_state[6]),
        .I1(plaintext[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry_i_7
       (.I0(plaintext[3]),
        .I1(key_schedule_state[5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry_i_8
       (.I0(plaintext[2]),
        .I1(key_schedule_state[4]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    state_out0_carry_i_9
       (.I0(plaintext[1]),
        .I1(key_schedule_state[3]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[0]_i_1 
       (.I0(key_schedule_state[8]),
        .I1(\round_key_reg[4]_0 [0]),
        .O(temp0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[100]_i_1 
       (.I0(key_schedule_state[108]),
        .I1(\round_key_reg[4]_0 [100]),
        .O(temp0[100]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[101]_i_1 
       (.I0(key_schedule_state[109]),
        .I1(\round_key_reg[4]_0 [101]),
        .O(temp0[101]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[102]_i_1 
       (.I0(key_schedule_state[110]),
        .I1(\round_key_reg[4]_0 [102]),
        .O(temp0[102]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[103]_i_1 
       (.I0(key_schedule_state[111]),
        .I1(\round_key_reg[4]_0 [103]),
        .O(temp0[103]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[104]_i_1 
       (.I0(key_schedule_state[112]),
        .I1(\round_key_reg[4]_0 [104]),
        .O(temp0[104]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[105]_i_1 
       (.I0(key_schedule_state[113]),
        .I1(\round_key_reg[4]_0 [105]),
        .O(temp0[105]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[106]_i_1 
       (.I0(key_schedule_state[114]),
        .I1(\round_key_reg[4]_0 [106]),
        .O(temp0[106]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[107]_i_1 
       (.I0(key_schedule_state[115]),
        .I1(\round_key_reg[4]_0 [107]),
        .O(temp0[107]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[108]_i_1 
       (.I0(key_schedule_state[116]),
        .I1(\round_key_reg[4]_0 [108]),
        .O(temp0[108]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[109]_i_1 
       (.I0(key_schedule_state[117]),
        .I1(\round_key_reg[4]_0 [109]),
        .O(temp0[109]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[10]_i_1 
       (.I0(key_schedule_state[18]),
        .I1(\round_key_reg[4]_0 [10]),
        .O(temp0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[110]_i_1 
       (.I0(key_schedule_state[118]),
        .I1(\round_key_reg[4]_0 [110]),
        .O(temp0[110]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[111]_i_1 
       (.I0(key_schedule_state[119]),
        .I1(\round_key_reg[4]_0 [111]),
        .O(temp0[111]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[112]_i_1 
       (.I0(key_schedule_state[120]),
        .I1(\round_key_reg[4]_0 [112]),
        .O(temp0[112]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[113]_i_1 
       (.I0(key_schedule_state[121]),
        .I1(\round_key_reg[4]_0 [113]),
        .O(temp0[113]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[114]_i_1 
       (.I0(key_schedule_state[122]),
        .I1(\round_key_reg[4]_0 [114]),
        .O(temp0[114]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[115]_i_1 
       (.I0(key_schedule_state[123]),
        .I1(\round_key_reg[4]_0 [115]),
        .O(temp0[115]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[116]_i_1 
       (.I0(key_schedule_state[124]),
        .I1(\round_key_reg[4]_0 [116]),
        .O(temp0[116]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[117]_i_1 
       (.I0(key_schedule_state[125]),
        .I1(\round_key_reg[4]_0 [117]),
        .O(temp0[117]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[118]_i_1 
       (.I0(key_schedule_state[126]),
        .I1(\round_key_reg[4]_0 [118]),
        .O(temp0[118]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[119]_i_1 
       (.I0(key_schedule_state[127]),
        .I1(\round_key_reg[4]_0 [119]),
        .O(temp0[119]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[11]_i_1 
       (.I0(key_schedule_state[19]),
        .I1(\round_key_reg[4]_0 [11]),
        .O(temp0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[12]_i_1 
       (.I0(key_schedule_state[20]),
        .I1(\round_key_reg[4]_0 [12]),
        .O(temp0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[13]_i_1 
       (.I0(key_schedule_state[21]),
        .I1(\round_key_reg[4]_0 [13]),
        .O(temp0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[14]_i_1 
       (.I0(key_schedule_state[22]),
        .I1(\round_key_reg[4]_0 [14]),
        .O(temp0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[15]_i_1 
       (.I0(key_schedule_state[23]),
        .I1(\round_key_reg[4]_0 [15]),
        .O(temp0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[16]_i_1 
       (.I0(key_schedule_state[24]),
        .I1(\round_key_reg[4]_0 [16]),
        .O(temp0[16]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[17]_i_1 
       (.I0(key_schedule_state[25]),
        .I1(\round_key_reg[4]_0 [17]),
        .O(temp0[17]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[18]_i_1 
       (.I0(key_schedule_state[26]),
        .I1(\round_key_reg[4]_0 [18]),
        .O(temp0[18]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[19]_i_1 
       (.I0(key_schedule_state[27]),
        .I1(\round_key_reg[4]_0 [19]),
        .O(temp0[19]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[1]_i_1 
       (.I0(key_schedule_state[9]),
        .I1(\round_key_reg[4]_0 [1]),
        .O(temp0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[20]_i_1 
       (.I0(key_schedule_state[28]),
        .I1(\round_key_reg[4]_0 [20]),
        .O(temp0[20]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[21]_i_1 
       (.I0(key_schedule_state[29]),
        .I1(\round_key_reg[4]_0 [21]),
        .O(temp0[21]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[22]_i_1 
       (.I0(key_schedule_state[30]),
        .I1(\round_key_reg[4]_0 [22]),
        .O(temp0[22]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[23]_i_1 
       (.I0(key_schedule_state[31]),
        .I1(\round_key_reg[4]_0 [23]),
        .O(temp0[23]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[24]_i_1 
       (.I0(key_schedule_state[32]),
        .I1(\round_key_reg[4]_0 [24]),
        .O(temp0[24]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[25]_i_1 
       (.I0(key_schedule_state[33]),
        .I1(\round_key_reg[4]_0 [25]),
        .O(temp0[25]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[26]_i_1 
       (.I0(key_schedule_state[34]),
        .I1(\round_key_reg[4]_0 [26]),
        .O(temp0[26]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[27]_i_1 
       (.I0(key_schedule_state[35]),
        .I1(\round_key_reg[4]_0 [27]),
        .O(temp0[27]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[28]_i_1 
       (.I0(key_schedule_state[36]),
        .I1(\round_key_reg[4]_0 [28]),
        .O(temp0[28]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[29]_i_1 
       (.I0(key_schedule_state[37]),
        .I1(\round_key_reg[4]_0 [29]),
        .O(temp0[29]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[2]_i_1 
       (.I0(key_schedule_state[10]),
        .I1(\round_key_reg[4]_0 [2]),
        .O(temp0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[30]_i_1 
       (.I0(key_schedule_state[38]),
        .I1(\round_key_reg[4]_0 [30]),
        .O(temp0[30]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[31]_i_1 
       (.I0(key_schedule_state[39]),
        .I1(\round_key_reg[4]_0 [31]),
        .O(temp0[31]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[32]_i_1 
       (.I0(key_schedule_state[40]),
        .I1(\round_key_reg[4]_0 [32]),
        .O(temp0[32]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[33]_i_1 
       (.I0(key_schedule_state[41]),
        .I1(\round_key_reg[4]_0 [33]),
        .O(temp0[33]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[34]_i_1 
       (.I0(key_schedule_state[42]),
        .I1(\round_key_reg[4]_0 [34]),
        .O(temp0[34]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[35]_i_1 
       (.I0(key_schedule_state[43]),
        .I1(\round_key_reg[4]_0 [35]),
        .O(temp0[35]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[36]_i_1 
       (.I0(key_schedule_state[44]),
        .I1(\round_key_reg[4]_0 [36]),
        .O(temp0[36]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[37]_i_1 
       (.I0(key_schedule_state[45]),
        .I1(\round_key_reg[4]_0 [37]),
        .O(temp0[37]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[38]_i_1 
       (.I0(key_schedule_state[46]),
        .I1(\round_key_reg[4]_0 [38]),
        .O(temp0[38]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[39]_i_1 
       (.I0(key_schedule_state[47]),
        .I1(\round_key_reg[4]_0 [39]),
        .O(temp0[39]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[3]_i_1 
       (.I0(key_schedule_state[11]),
        .I1(\round_key_reg[4]_0 [3]),
        .O(temp0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[40]_i_1 
       (.I0(key_schedule_state[48]),
        .I1(\round_key_reg[4]_0 [40]),
        .O(temp0[40]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[41]_i_1 
       (.I0(key_schedule_state[49]),
        .I1(\round_key_reg[4]_0 [41]),
        .O(temp0[41]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[42]_i_1 
       (.I0(key_schedule_state[50]),
        .I1(\round_key_reg[4]_0 [42]),
        .O(temp0[42]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[43]_i_1 
       (.I0(key_schedule_state[51]),
        .I1(\round_key_reg[4]_0 [43]),
        .O(temp0[43]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[44]_i_1 
       (.I0(key_schedule_state[52]),
        .I1(\round_key_reg[4]_0 [44]),
        .O(temp0[44]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[45]_i_1 
       (.I0(key_schedule_state[53]),
        .I1(\round_key_reg[4]_0 [45]),
        .O(temp0[45]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[46]_i_1 
       (.I0(key_schedule_state[54]),
        .I1(\round_key_reg[4]_0 [46]),
        .O(temp0[46]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[47]_i_1 
       (.I0(key_schedule_state[55]),
        .I1(\round_key_reg[4]_0 [47]),
        .O(temp0[47]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[48]_i_1 
       (.I0(key_schedule_state[56]),
        .I1(\round_key_reg[4]_0 [48]),
        .O(temp0[48]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[49]_i_1 
       (.I0(key_schedule_state[57]),
        .I1(\round_key_reg[4]_0 [49]),
        .O(temp0[49]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[4]_i_1 
       (.I0(key_schedule_state[12]),
        .I1(\round_key_reg[4]_0 [4]),
        .O(temp0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[50]_i_1 
       (.I0(key_schedule_state[58]),
        .I1(\round_key_reg[4]_0 [50]),
        .O(temp0[50]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[51]_i_1 
       (.I0(key_schedule_state[59]),
        .I1(\round_key_reg[4]_0 [51]),
        .O(temp0[51]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[52]_i_1 
       (.I0(key_schedule_state[60]),
        .I1(\round_key_reg[4]_0 [52]),
        .O(temp0[52]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[53]_i_1 
       (.I0(key_schedule_state[61]),
        .I1(\round_key_reg[4]_0 [53]),
        .O(temp0[53]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[54]_i_1 
       (.I0(key_schedule_state[62]),
        .I1(\round_key_reg[4]_0 [54]),
        .O(temp0[54]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[55]_i_1 
       (.I0(key_schedule_state[63]),
        .I1(\round_key_reg[4]_0 [55]),
        .O(temp0[55]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[56]_i_1 
       (.I0(key_schedule_state[64]),
        .I1(\round_key_reg[4]_0 [56]),
        .O(temp0[56]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[57]_i_1 
       (.I0(key_schedule_state[65]),
        .I1(\round_key_reg[4]_0 [57]),
        .O(temp0[57]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[58]_i_1 
       (.I0(key_schedule_state[66]),
        .I1(\round_key_reg[4]_0 [58]),
        .O(temp0[58]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[59]_i_1 
       (.I0(key_schedule_state[67]),
        .I1(\round_key_reg[4]_0 [59]),
        .O(temp0[59]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[5]_i_1 
       (.I0(key_schedule_state[13]),
        .I1(\round_key_reg[4]_0 [5]),
        .O(temp0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[60]_i_1 
       (.I0(key_schedule_state[68]),
        .I1(\round_key_reg[4]_0 [60]),
        .O(temp0[60]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[61]_i_1 
       (.I0(key_schedule_state[69]),
        .I1(\round_key_reg[4]_0 [61]),
        .O(temp0[61]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[62]_i_1 
       (.I0(key_schedule_state[70]),
        .I1(\round_key_reg[4]_0 [62]),
        .O(temp0[62]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[63]_i_1 
       (.I0(key_schedule_state[71]),
        .I1(\round_key_reg[4]_0 [63]),
        .O(temp0[63]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[64]_i_1 
       (.I0(key_schedule_state[72]),
        .I1(\round_key_reg[4]_0 [64]),
        .O(temp0[64]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[65]_i_1 
       (.I0(key_schedule_state[73]),
        .I1(\round_key_reg[4]_0 [65]),
        .O(temp0[65]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[66]_i_1 
       (.I0(key_schedule_state[74]),
        .I1(\round_key_reg[4]_0 [66]),
        .O(temp0[66]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[67]_i_1 
       (.I0(key_schedule_state[75]),
        .I1(\round_key_reg[4]_0 [67]),
        .O(temp0[67]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[68]_i_1 
       (.I0(key_schedule_state[76]),
        .I1(\round_key_reg[4]_0 [68]),
        .O(temp0[68]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[69]_i_1 
       (.I0(key_schedule_state[77]),
        .I1(\round_key_reg[4]_0 [69]),
        .O(temp0[69]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[6]_i_1 
       (.I0(key_schedule_state[14]),
        .I1(\round_key_reg[4]_0 [6]),
        .O(temp0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[70]_i_1 
       (.I0(key_schedule_state[78]),
        .I1(\round_key_reg[4]_0 [70]),
        .O(temp0[70]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[71]_i_1 
       (.I0(key_schedule_state[79]),
        .I1(\round_key_reg[4]_0 [71]),
        .O(temp0[71]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[72]_i_1 
       (.I0(key_schedule_state[80]),
        .I1(\round_key_reg[4]_0 [72]),
        .O(temp0[72]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[73]_i_1 
       (.I0(key_schedule_state[81]),
        .I1(\round_key_reg[4]_0 [73]),
        .O(temp0[73]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[74]_i_1 
       (.I0(key_schedule_state[82]),
        .I1(\round_key_reg[4]_0 [74]),
        .O(temp0[74]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[75]_i_1 
       (.I0(key_schedule_state[83]),
        .I1(\round_key_reg[4]_0 [75]),
        .O(temp0[75]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[76]_i_1 
       (.I0(key_schedule_state[84]),
        .I1(\round_key_reg[4]_0 [76]),
        .O(temp0[76]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[77]_i_1 
       (.I0(key_schedule_state[85]),
        .I1(\round_key_reg[4]_0 [77]),
        .O(temp0[77]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[78]_i_1 
       (.I0(key_schedule_state[86]),
        .I1(\round_key_reg[4]_0 [78]),
        .O(temp0[78]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[79]_i_1 
       (.I0(key_schedule_state[87]),
        .I1(\round_key_reg[4]_0 [79]),
        .O(temp0[79]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[7]_i_1 
       (.I0(key_schedule_state[15]),
        .I1(\round_key_reg[4]_0 [7]),
        .O(temp0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[80]_i_1 
       (.I0(key_schedule_state[88]),
        .I1(\round_key_reg[4]_0 [80]),
        .O(temp0[80]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[81]_i_1 
       (.I0(key_schedule_state[89]),
        .I1(\round_key_reg[4]_0 [81]),
        .O(temp0[81]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[82]_i_1 
       (.I0(key_schedule_state[90]),
        .I1(\round_key_reg[4]_0 [82]),
        .O(temp0[82]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[83]_i_1 
       (.I0(key_schedule_state[91]),
        .I1(\round_key_reg[4]_0 [83]),
        .O(temp0[83]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[84]_i_1 
       (.I0(key_schedule_state[92]),
        .I1(\round_key_reg[4]_0 [84]),
        .O(temp0[84]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[85]_i_1 
       (.I0(key_schedule_state[93]),
        .I1(\round_key_reg[4]_0 [85]),
        .O(temp0[85]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[86]_i_1 
       (.I0(key_schedule_state[94]),
        .I1(\round_key_reg[4]_0 [86]),
        .O(temp0[86]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[87]_i_1 
       (.I0(key_schedule_state[95]),
        .I1(\round_key_reg[4]_0 [87]),
        .O(temp0[87]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[88]_i_1 
       (.I0(key_schedule_state[96]),
        .I1(\round_key_reg[4]_0 [88]),
        .O(temp0[88]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[89]_i_1 
       (.I0(key_schedule_state[97]),
        .I1(\round_key_reg[4]_0 [89]),
        .O(temp0[89]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[8]_i_1 
       (.I0(key_schedule_state[16]),
        .I1(\round_key_reg[4]_0 [8]),
        .O(temp0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[90]_i_1 
       (.I0(key_schedule_state[98]),
        .I1(\round_key_reg[4]_0 [90]),
        .O(temp0[90]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[91]_i_1 
       (.I0(key_schedule_state[99]),
        .I1(\round_key_reg[4]_0 [91]),
        .O(temp0[91]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[92]_i_1 
       (.I0(key_schedule_state[100]),
        .I1(\round_key_reg[4]_0 [92]),
        .O(temp0[92]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[93]_i_1 
       (.I0(key_schedule_state[101]),
        .I1(\round_key_reg[4]_0 [93]),
        .O(temp0[93]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[94]_i_1 
       (.I0(key_schedule_state[102]),
        .I1(\round_key_reg[4]_0 [94]),
        .O(temp0[94]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[95]_i_1 
       (.I0(key_schedule_state[103]),
        .I1(\round_key_reg[4]_0 [95]),
        .O(temp0[95]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[96]_i_1 
       (.I0(key_schedule_state[104]),
        .I1(\round_key_reg[4]_0 [96]),
        .O(temp0[96]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[97]_i_1 
       (.I0(key_schedule_state[105]),
        .I1(\round_key_reg[4]_0 [97]),
        .O(temp0[97]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[98]_i_1 
       (.I0(key_schedule_state[106]),
        .I1(\round_key_reg[4]_0 [98]),
        .O(temp0[98]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[99]_i_1 
       (.I0(key_schedule_state[107]),
        .I1(\round_key_reg[4]_0 [99]),
        .O(temp0[99]));
  LUT2 #(
    .INIT(4'h6)) 
    \temp[9]_i_1 
       (.I0(key_schedule_state[17]),
        .I1(\round_key_reg[4]_0 [9]),
        .O(temp0[9]));
  FDCE \temp_reg[0] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[0]),
        .Q(state_out[0]));
  FDCE \temp_reg[100] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[100]),
        .Q(key_schedule_state[100]));
  FDCE \temp_reg[101] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[101]),
        .Q(key_schedule_state[101]));
  FDCE \temp_reg[102] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[102]),
        .Q(key_schedule_state[102]));
  FDCE \temp_reg[103] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[103]),
        .Q(key_schedule_state[103]));
  FDCE \temp_reg[104] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[104]),
        .Q(key_schedule_state[104]));
  FDCE \temp_reg[105] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[105]),
        .Q(key_schedule_state[105]));
  FDCE \temp_reg[106] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[106]),
        .Q(key_schedule_state[106]));
  FDCE \temp_reg[107] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[107]),
        .Q(key_schedule_state[107]));
  FDCE \temp_reg[108] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[108]),
        .Q(key_schedule_state[108]));
  FDCE \temp_reg[109] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[109]),
        .Q(key_schedule_state[109]));
  FDCE \temp_reg[10] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[10]),
        .Q(key_schedule_state[10]));
  FDCE \temp_reg[110] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[110]),
        .Q(key_schedule_state[110]));
  FDCE \temp_reg[111] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[111]),
        .Q(key_schedule_state[111]));
  FDCE \temp_reg[112] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[112]),
        .Q(key_schedule_state[112]));
  FDCE \temp_reg[113] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[113]),
        .Q(key_schedule_state[113]));
  FDCE \temp_reg[114] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[114]),
        .Q(key_schedule_state[114]));
  FDCE \temp_reg[115] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[115]),
        .Q(key_schedule_state[115]));
  FDCE \temp_reg[116] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[116]),
        .Q(key_schedule_state[116]));
  FDCE \temp_reg[117] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[117]),
        .Q(key_schedule_state[117]));
  FDCE \temp_reg[118] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[118]),
        .Q(key_schedule_state[118]));
  FDCE \temp_reg[119] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[119]),
        .Q(key_schedule_state[119]));
  FDCE \temp_reg[11] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[11]),
        .Q(key_schedule_state[11]));
  FDCE \temp_reg[120] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__126_n_0),
        .Q(key_schedule_state[120]));
  FDCE \temp_reg[121] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__125_n_0),
        .Q(key_schedule_state[121]));
  FDCE \temp_reg[122] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__124_n_0),
        .Q(key_schedule_state[122]));
  FDCE \temp_reg[123] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__123_n_0),
        .Q(key_schedule_state[123]));
  FDCE \temp_reg[124] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__122_n_0),
        .Q(key_schedule_state[124]));
  FDCE \temp_reg[125] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__121_n_0),
        .Q(key_schedule_state[125]));
  FDCE \temp_reg[126] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__120_n_0),
        .Q(key_schedule_state[126]));
  FDCE \temp_reg[127] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(round_key_reg_gate__119_n_0),
        .Q(key_schedule_state[127]));
  FDCE \temp_reg[12] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[12]),
        .Q(key_schedule_state[12]));
  FDCE \temp_reg[13] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[13]),
        .Q(key_schedule_state[13]));
  FDCE \temp_reg[14] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[14]),
        .Q(key_schedule_state[14]));
  FDCE \temp_reg[15] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[15]),
        .Q(key_schedule_state[15]));
  FDCE \temp_reg[16] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[16]),
        .Q(key_schedule_state[16]));
  FDCE \temp_reg[17] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[17]),
        .Q(key_schedule_state[17]));
  FDCE \temp_reg[18] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[18]),
        .Q(key_schedule_state[18]));
  FDCE \temp_reg[19] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[19]),
        .Q(key_schedule_state[19]));
  FDCE \temp_reg[1] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[1]),
        .Q(state_out[1]));
  FDCE \temp_reg[20] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[20]),
        .Q(key_schedule_state[20]));
  FDCE \temp_reg[21] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[21]),
        .Q(key_schedule_state[21]));
  FDCE \temp_reg[22] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[22]),
        .Q(key_schedule_state[22]));
  FDCE \temp_reg[23] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[23]),
        .Q(key_schedule_state[23]));
  FDCE \temp_reg[24] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[24]),
        .Q(key_schedule_state[24]));
  FDCE \temp_reg[25] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[25]),
        .Q(key_schedule_state[25]));
  FDCE \temp_reg[26] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[26]),
        .Q(key_schedule_state[26]));
  FDCE \temp_reg[27] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[27]),
        .Q(key_schedule_state[27]));
  FDCE \temp_reg[28] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[28]),
        .Q(key_schedule_state[28]));
  FDCE \temp_reg[29] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[29]),
        .Q(key_schedule_state[29]));
  FDCE \temp_reg[2] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[2]),
        .Q(state_out[2]));
  FDCE \temp_reg[30] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[30]),
        .Q(key_schedule_state[30]));
  FDCE \temp_reg[31] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[31]),
        .Q(key_schedule_state[31]));
  FDCE \temp_reg[32] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[32]),
        .Q(key_schedule_state[32]));
  FDCE \temp_reg[33] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[33]),
        .Q(key_schedule_state[33]));
  FDCE \temp_reg[34] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[34]),
        .Q(key_schedule_state[34]));
  FDCE \temp_reg[35] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[35]),
        .Q(key_schedule_state[35]));
  FDCE \temp_reg[36] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[36]),
        .Q(key_schedule_state[36]));
  FDCE \temp_reg[37] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[37]),
        .Q(key_schedule_state[37]));
  FDCE \temp_reg[38] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[38]),
        .Q(key_schedule_state[38]));
  FDCE \temp_reg[39] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[39]),
        .Q(key_schedule_state[39]));
  FDCE \temp_reg[3] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[3]),
        .Q(key_schedule_state[3]));
  FDCE \temp_reg[40] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[40]),
        .Q(key_schedule_state[40]));
  FDCE \temp_reg[41] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[41]),
        .Q(key_schedule_state[41]));
  FDCE \temp_reg[42] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[42]),
        .Q(key_schedule_state[42]));
  FDCE \temp_reg[43] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[43]),
        .Q(key_schedule_state[43]));
  FDCE \temp_reg[44] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[44]),
        .Q(key_schedule_state[44]));
  FDCE \temp_reg[45] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[45]),
        .Q(key_schedule_state[45]));
  FDCE \temp_reg[46] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[46]),
        .Q(key_schedule_state[46]));
  FDCE \temp_reg[47] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[47]),
        .Q(key_schedule_state[47]));
  FDCE \temp_reg[48] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[48]),
        .Q(key_schedule_state[48]));
  FDCE \temp_reg[49] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[49]),
        .Q(key_schedule_state[49]));
  FDCE \temp_reg[4] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[4]),
        .Q(key_schedule_state[4]));
  FDCE \temp_reg[50] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[50]),
        .Q(key_schedule_state[50]));
  FDCE \temp_reg[51] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[51]),
        .Q(key_schedule_state[51]));
  FDCE \temp_reg[52] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[52]),
        .Q(key_schedule_state[52]));
  FDCE \temp_reg[53] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[53]),
        .Q(key_schedule_state[53]));
  FDCE \temp_reg[54] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[54]),
        .Q(key_schedule_state[54]));
  FDCE \temp_reg[55] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[55]),
        .Q(key_schedule_state[55]));
  FDCE \temp_reg[56] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[56]),
        .Q(key_schedule_state[56]));
  FDCE \temp_reg[57] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[57]),
        .Q(key_schedule_state[57]));
  FDCE \temp_reg[58] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[58]),
        .Q(key_schedule_state[58]));
  FDCE \temp_reg[59] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[59]),
        .Q(key_schedule_state[59]));
  FDCE \temp_reg[5] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[5]),
        .Q(key_schedule_state[5]));
  FDCE \temp_reg[60] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[60]),
        .Q(key_schedule_state[60]));
  FDCE \temp_reg[61] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[61]),
        .Q(key_schedule_state[61]));
  FDCE \temp_reg[62] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[62]),
        .Q(key_schedule_state[62]));
  FDCE \temp_reg[63] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[63]),
        .Q(key_schedule_state[63]));
  FDCE \temp_reg[64] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[64]),
        .Q(key_schedule_state[64]));
  FDCE \temp_reg[65] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[65]),
        .Q(key_schedule_state[65]));
  FDCE \temp_reg[66] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[66]),
        .Q(key_schedule_state[66]));
  FDCE \temp_reg[67] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[67]),
        .Q(key_schedule_state[67]));
  FDCE \temp_reg[68] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[68]),
        .Q(key_schedule_state[68]));
  FDCE \temp_reg[69] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[69]),
        .Q(key_schedule_state[69]));
  FDCE \temp_reg[6] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[6]),
        .Q(key_schedule_state[6]));
  FDCE \temp_reg[70] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[70]),
        .Q(key_schedule_state[70]));
  FDCE \temp_reg[71] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[71]),
        .Q(key_schedule_state[71]));
  FDCE \temp_reg[72] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[72]),
        .Q(key_schedule_state[72]));
  FDCE \temp_reg[73] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[73]),
        .Q(key_schedule_state[73]));
  FDCE \temp_reg[74] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[74]),
        .Q(key_schedule_state[74]));
  FDCE \temp_reg[75] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[75]),
        .Q(key_schedule_state[75]));
  FDCE \temp_reg[76] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[76]),
        .Q(key_schedule_state[76]));
  FDCE \temp_reg[77] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[77]),
        .Q(key_schedule_state[77]));
  FDCE \temp_reg[78] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[78]),
        .Q(key_schedule_state[78]));
  FDCE \temp_reg[79] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[79]),
        .Q(key_schedule_state[79]));
  FDCE \temp_reg[7] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[7]),
        .Q(key_schedule_state[7]));
  FDCE \temp_reg[80] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[80]),
        .Q(key_schedule_state[80]));
  FDCE \temp_reg[81] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[81]),
        .Q(key_schedule_state[81]));
  FDCE \temp_reg[82] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[82]),
        .Q(key_schedule_state[82]));
  FDCE \temp_reg[83] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[83]),
        .Q(key_schedule_state[83]));
  FDCE \temp_reg[84] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[84]),
        .Q(key_schedule_state[84]));
  FDCE \temp_reg[85] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[85]),
        .Q(key_schedule_state[85]));
  FDCE \temp_reg[86] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[86]),
        .Q(key_schedule_state[86]));
  FDCE \temp_reg[87] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[87]),
        .Q(key_schedule_state[87]));
  FDCE \temp_reg[88] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[88]),
        .Q(key_schedule_state[88]));
  FDCE \temp_reg[89] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[89]),
        .Q(key_schedule_state[89]));
  FDCE \temp_reg[8] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[8]),
        .Q(key_schedule_state[8]));
  FDCE \temp_reg[90] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[90]),
        .Q(key_schedule_state[90]));
  FDCE \temp_reg[91] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[91]),
        .Q(key_schedule_state[91]));
  FDCE \temp_reg[92] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[92]),
        .Q(key_schedule_state[92]));
  FDCE \temp_reg[93] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[93]),
        .Q(key_schedule_state[93]));
  FDCE \temp_reg[94] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[94]),
        .Q(key_schedule_state[94]));
  FDCE \temp_reg[95] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[95]),
        .Q(key_schedule_state[95]));
  FDCE \temp_reg[96] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[96]),
        .Q(key_schedule_state[96]));
  FDCE \temp_reg[97] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[97]),
        .Q(key_schedule_state[97]));
  FDCE \temp_reg[98] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[98]),
        .Q(key_schedule_state[98]));
  FDCE \temp_reg[99] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[99]),
        .Q(key_schedule_state[99]));
  FDCE \temp_reg[9] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(temp0[9]),
        .Q(key_schedule_state[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_round
   (add_const_state,
    CO,
    D,
    \state_out_reg[124]_0 ,
    \state_out_reg[61]_0 ,
    \state_out_reg[60]_0 ,
    \state_out_reg[56]_0 ,
    \state_out_reg[52]_0 ,
    \state_out_reg[48]_0 ,
    \state_out_reg[44]_0 ,
    \state_out_reg[40]_0 ,
    \state_out_reg[33]_0 ,
    \state_out_reg[32]_0 ,
    \state_out_reg[25]_0 ,
    \state_out_reg[22]_0 ,
    \state_out_reg[20]_0 ,
    \state_out_reg[14]_0 ,
    \state_out_reg[12]_0 ,
    \state_out_reg[4]_0 ,
    sbox_state,
    Q,
    S,
    \state_out_reg[43]_0 ,
    \state_out_reg[51]_0 ,
    \state_out_reg[55]_0 ,
    \state_out_reg[59]_0 ,
    \state_out_reg[127]_0 ,
    \state_out_reg[35]_0 ,
    \state_out_reg[39]_0 ,
    \state_out_reg[43]_1 ,
    \state_out_reg[47]_0 ,
    \state_out_reg[51]_1 ,
    \state_out_reg[55]_1 ,
    \state_out_reg[59]_1 ,
    \state_out_reg[96]_0 ,
    add_const_state_0,
    \state_out_reg[127]_1 ,
    enable,
    clk,
    rst);
  output [59:0]add_const_state;
  output [0:0]CO;
  output [68:0]D;
  output [119:0]\state_out_reg[124]_0 ;
  output [0:0]\state_out_reg[61]_0 ;
  output [2:0]\state_out_reg[60]_0 ;
  output [1:0]\state_out_reg[56]_0 ;
  output [1:0]\state_out_reg[52]_0 ;
  output [2:0]\state_out_reg[48]_0 ;
  output [2:0]\state_out_reg[44]_0 ;
  output [2:0]\state_out_reg[40]_0 ;
  output [0:0]\state_out_reg[33]_0 ;
  output [3:0]\state_out_reg[32]_0 ;
  output [0:0]\state_out_reg[25]_0 ;
  output [1:0]\state_out_reg[22]_0 ;
  output [1:0]\state_out_reg[20]_0 ;
  output [1:0]\state_out_reg[14]_0 ;
  output [2:0]\state_out_reg[12]_0 ;
  output [1:0]\state_out_reg[4]_0 ;
  output [1:0]sbox_state;
  input [108:0]Q;
  input [1:0]S;
  input [0:0]\state_out_reg[43]_0 ;
  input [2:0]\state_out_reg[51]_0 ;
  input [2:0]\state_out_reg[55]_0 ;
  input [1:0]\state_out_reg[59]_0 ;
  input [2:0]\state_out_reg[127]_0 ;
  input [0:0]\state_out_reg[35]_0 ;
  input [1:0]\state_out_reg[39]_0 ;
  input [0:0]\state_out_reg[43]_1 ;
  input [1:0]\state_out_reg[47]_0 ;
  input [2:0]\state_out_reg[51]_1 ;
  input [0:0]\state_out_reg[55]_1 ;
  input [3:0]\state_out_reg[59]_1 ;
  input [0:0]\state_out_reg[96]_0 ;
  input [62:0]add_const_state_0;
  input [78:0]\state_out_reg[127]_1 ;
  input enable;
  input clk;
  input rst;

  wire [0:0]CO;
  wire [68:0]D;
  wire [108:0]Q;
  wire [1:0]S;
  wire [59:0]add_const_state;
  wire [62:0]add_const_state_0;
  wire clk;
  wire enable;
  wire [127:93]\round_state[10] ;
  wire rst;
  wire [1:0]sbox_state;
  wire [59:4]sbox_state_0;
  wire [119:0]\state_out_reg[124]_0 ;
  wire [2:0]\state_out_reg[127]_0 ;
  wire [78:0]\state_out_reg[127]_1 ;
  wire [2:0]\state_out_reg[12]_0 ;
  wire [1:0]\state_out_reg[14]_0 ;
  wire [1:0]\state_out_reg[20]_0 ;
  wire [1:0]\state_out_reg[22]_0 ;
  wire [0:0]\state_out_reg[25]_0 ;
  wire [3:0]\state_out_reg[32]_0 ;
  wire [0:0]\state_out_reg[33]_0 ;
  wire [0:0]\state_out_reg[35]_0 ;
  wire [1:0]\state_out_reg[39]_0 ;
  wire [2:0]\state_out_reg[40]_0 ;
  wire [0:0]\state_out_reg[43]_0 ;
  wire [0:0]\state_out_reg[43]_1 ;
  wire [2:0]\state_out_reg[44]_0 ;
  wire [1:0]\state_out_reg[47]_0 ;
  wire [2:0]\state_out_reg[48]_0 ;
  wire [1:0]\state_out_reg[4]_0 ;
  wire [2:0]\state_out_reg[51]_0 ;
  wire [2:0]\state_out_reg[51]_1 ;
  wire [1:0]\state_out_reg[52]_0 ;
  wire [2:0]\state_out_reg[55]_0 ;
  wire [0:0]\state_out_reg[55]_1 ;
  wire [1:0]\state_out_reg[56]_0 ;
  wire [1:0]\state_out_reg[59]_0 ;
  wire [3:0]\state_out_reg[59]_1 ;
  wire [2:0]\state_out_reg[60]_0 ;
  wire [0:0]\state_out_reg[61]_0 ;
  wire [0:0]\state_out_reg[96]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_add_constant_28 constant_inst
       (.CO(CO),
        .Q(Q[60:0]),
        .S(S),
        .add_const_state(add_const_state),
        .state_out0_carry__13_0({\state_out_reg[124]_0 [60:58],\state_out_reg[124]_0 [56:55],\state_out_reg[124]_0 [52],\state_out_reg[124]_0 [49:46],\state_out_reg[124]_0 [44:42],\state_out_reg[124]_0 [40:39],\state_out_reg[124]_0 [37],\state_out_reg[124]_0 [33:29],\state_out_reg[124]_0 [25],\state_out_reg[124]_0 [22:19],\state_out_reg[124]_0 [14:10],\state_out_reg[124]_0 [4],\state_out_reg[124]_0 [1]}),
        .\state_out_reg[127] (\state_out_reg[127]_0 ),
        .\state_out_reg[12] (\state_out_reg[12]_0 ),
        .\state_out_reg[14] (\state_out_reg[14]_0 ),
        .\state_out_reg[20] (\state_out_reg[20]_0 ),
        .\state_out_reg[22] (\state_out_reg[22]_0 ),
        .\state_out_reg[25] (\state_out_reg[25]_0 ),
        .\state_out_reg[32] (\state_out_reg[32]_0 ),
        .\state_out_reg[33] (\state_out_reg[33]_0 ),
        .\state_out_reg[35] (\state_out_reg[35]_0 ),
        .\state_out_reg[39] (\state_out_reg[39]_0 ),
        .\state_out_reg[40] (\state_out_reg[40]_0 ),
        .\state_out_reg[43] (\state_out_reg[43]_0 ),
        .\state_out_reg[43]_0 (\state_out_reg[43]_1 ),
        .\state_out_reg[44] (\state_out_reg[44]_0 ),
        .\state_out_reg[47] (\state_out_reg[47]_0 ),
        .\state_out_reg[48] (\state_out_reg[48]_0 ),
        .\state_out_reg[4] (\state_out_reg[4]_0 ),
        .\state_out_reg[51] (\state_out_reg[51]_0 ),
        .\state_out_reg[51]_0 (\state_out_reg[51]_1 ),
        .\state_out_reg[52] (\state_out_reg[52]_0 ),
        .\state_out_reg[55] (\state_out_reg[55]_0 ),
        .\state_out_reg[55]_0 (\state_out_reg[55]_1 ),
        .\state_out_reg[56] (\state_out_reg[56]_0 ),
        .\state_out_reg[59] (\state_out_reg[59]_0 ),
        .\state_out_reg[59]_0 (\state_out_reg[59]_1 ),
        .\state_out_reg[60] (\state_out_reg[60]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_sbox_29 sbox_inst
       (.D({sbox_state_0[59:36],sbox_state_0[27:4]}),
        .Q(Q[108:61]),
        .add_const_state({add_const_state[55:32],add_const_state[23:0]}),
        .add_const_state_0(add_const_state_0),
        .sbox_state(sbox_state),
        .\state_out_reg[127] (D[68:1]),
        .\state_out_reg[31]_inv ({\round_state[10] [127:125],\state_out_reg[124]_0 [119:92],\round_state[10] [96:93],\state_out_reg[124]_0 [91:64],\state_out_reg[124]_0 [0]}),
        .\state_out_reg[96] (\state_out_reg[96]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__14_i_1__5
       (.I0(\state_out_reg[124]_0 [61]),
        .O(\state_out_reg[61]_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \state_out[0]_i_1__9 
       (.I0(\state_out_reg[96]_0 ),
        .I1(add_const_state_0[31]),
        .I2(\round_state[10] [96]),
        .I3(\state_out_reg[124]_0 [0]),
        .O(D[0]));
  FDCE \state_out_reg[0] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [0]),
        .Q(\state_out_reg[124]_0 [0]));
  FDCE \state_out_reg[100] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [51]),
        .Q(\state_out_reg[124]_0 [95]));
  FDCE \state_out_reg[101] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [52]),
        .Q(\state_out_reg[124]_0 [96]));
  FDCE \state_out_reg[102] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [53]),
        .Q(\state_out_reg[124]_0 [97]));
  FDCE \state_out_reg[103] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [54]),
        .Q(\state_out_reg[124]_0 [98]));
  FDCE \state_out_reg[104] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [55]),
        .Q(\state_out_reg[124]_0 [99]));
  FDCE \state_out_reg[105] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [56]),
        .Q(\state_out_reg[124]_0 [100]));
  FDCE \state_out_reg[106] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [57]),
        .Q(\state_out_reg[124]_0 [101]));
  FDCE \state_out_reg[107] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [58]),
        .Q(\state_out_reg[124]_0 [102]));
  FDCE \state_out_reg[108] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [59]),
        .Q(\state_out_reg[124]_0 [103]));
  FDCE \state_out_reg[109] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [60]),
        .Q(\state_out_reg[124]_0 [104]));
  FDCE \state_out_reg[10] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[10]),
        .Q(\state_out_reg[124]_0 [10]));
  FDCE \state_out_reg[110] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [61]),
        .Q(\state_out_reg[124]_0 [105]));
  FDCE \state_out_reg[111] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [62]),
        .Q(\state_out_reg[124]_0 [106]));
  FDCE \state_out_reg[112] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [63]),
        .Q(\state_out_reg[124]_0 [107]));
  FDCE \state_out_reg[113] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [64]),
        .Q(\state_out_reg[124]_0 [108]));
  FDCE \state_out_reg[114] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [65]),
        .Q(\state_out_reg[124]_0 [109]));
  FDCE \state_out_reg[115] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [66]),
        .Q(\state_out_reg[124]_0 [110]));
  FDCE \state_out_reg[116] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [67]),
        .Q(\state_out_reg[124]_0 [111]));
  FDCE \state_out_reg[117] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [68]),
        .Q(\state_out_reg[124]_0 [112]));
  FDCE \state_out_reg[118] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [69]),
        .Q(\state_out_reg[124]_0 [113]));
  FDCE \state_out_reg[119] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [70]),
        .Q(\state_out_reg[124]_0 [114]));
  FDCE \state_out_reg[11] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[11]),
        .Q(\state_out_reg[124]_0 [11]));
  FDCE \state_out_reg[120] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [71]),
        .Q(\state_out_reg[124]_0 [115]));
  FDCE \state_out_reg[121] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [72]),
        .Q(\state_out_reg[124]_0 [116]));
  FDCE \state_out_reg[122] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [73]),
        .Q(\state_out_reg[124]_0 [117]));
  FDCE \state_out_reg[123] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [74]),
        .Q(\state_out_reg[124]_0 [118]));
  FDCE \state_out_reg[124] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [75]),
        .Q(\state_out_reg[124]_0 [119]));
  FDCE \state_out_reg[125] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [76]),
        .Q(\round_state[10] [125]));
  FDCE \state_out_reg[126] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [77]),
        .Q(\round_state[10] [126]));
  FDCE \state_out_reg[127] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [78]),
        .Q(\round_state[10] [127]));
  FDCE \state_out_reg[12] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[12]),
        .Q(\state_out_reg[124]_0 [12]));
  FDCE \state_out_reg[13] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[13]),
        .Q(\state_out_reg[124]_0 [13]));
  FDCE \state_out_reg[14] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[14]),
        .Q(\state_out_reg[124]_0 [14]));
  FDCE \state_out_reg[15] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[15]),
        .Q(\state_out_reg[124]_0 [15]));
  FDCE \state_out_reg[16] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[16]),
        .Q(\state_out_reg[124]_0 [16]));
  FDCE \state_out_reg[17] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[17]),
        .Q(\state_out_reg[124]_0 [17]));
  FDCE \state_out_reg[18] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[18]),
        .Q(\state_out_reg[124]_0 [18]));
  FDCE \state_out_reg[19] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[19]),
        .Q(\state_out_reg[124]_0 [19]));
  FDCE \state_out_reg[1] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [1]),
        .Q(\state_out_reg[124]_0 [1]));
  FDCE \state_out_reg[20] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[20]),
        .Q(\state_out_reg[124]_0 [20]));
  FDCE \state_out_reg[21] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[21]),
        .Q(\state_out_reg[124]_0 [21]));
  FDCE \state_out_reg[22] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[22]),
        .Q(\state_out_reg[124]_0 [22]));
  FDCE \state_out_reg[23] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[23]),
        .Q(\state_out_reg[124]_0 [23]));
  FDCE \state_out_reg[24] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[24]),
        .Q(\state_out_reg[124]_0 [24]));
  FDCE \state_out_reg[25] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[25]),
        .Q(\state_out_reg[124]_0 [25]));
  FDCE \state_out_reg[26] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[26]),
        .Q(\state_out_reg[124]_0 [26]));
  FDCE \state_out_reg[27] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[27]),
        .Q(\state_out_reg[124]_0 [27]));
  FDCE \state_out_reg[28] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [4]),
        .Q(\state_out_reg[124]_0 [28]));
  FDCE \state_out_reg[29] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [5]),
        .Q(\state_out_reg[124]_0 [29]));
  FDCE \state_out_reg[2] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [2]),
        .Q(\state_out_reg[124]_0 [2]));
  FDCE \state_out_reg[30] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [6]),
        .Q(\state_out_reg[124]_0 [30]));
  FDCE \state_out_reg[31] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [7]),
        .Q(\state_out_reg[124]_0 [31]));
  FDCE \state_out_reg[32] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [8]),
        .Q(\state_out_reg[124]_0 [32]));
  FDCE \state_out_reg[33] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [9]),
        .Q(\state_out_reg[124]_0 [33]));
  FDCE \state_out_reg[34] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [10]),
        .Q(\state_out_reg[124]_0 [34]));
  FDCE \state_out_reg[35] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [11]),
        .Q(\state_out_reg[124]_0 [35]));
  FDCE \state_out_reg[36] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[36]),
        .Q(\state_out_reg[124]_0 [36]));
  FDCE \state_out_reg[37] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[37]),
        .Q(\state_out_reg[124]_0 [37]));
  FDCE \state_out_reg[38] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[38]),
        .Q(\state_out_reg[124]_0 [38]));
  FDCE \state_out_reg[39] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[39]),
        .Q(\state_out_reg[124]_0 [39]));
  FDCE \state_out_reg[3] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [3]),
        .Q(\state_out_reg[124]_0 [3]));
  FDCE \state_out_reg[40] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[40]),
        .Q(\state_out_reg[124]_0 [40]));
  FDCE \state_out_reg[41] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[41]),
        .Q(\state_out_reg[124]_0 [41]));
  FDCE \state_out_reg[42] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[42]),
        .Q(\state_out_reg[124]_0 [42]));
  FDCE \state_out_reg[43] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[43]),
        .Q(\state_out_reg[124]_0 [43]));
  FDCE \state_out_reg[44] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[44]),
        .Q(\state_out_reg[124]_0 [44]));
  FDCE \state_out_reg[45] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[45]),
        .Q(\state_out_reg[124]_0 [45]));
  FDCE \state_out_reg[46] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[46]),
        .Q(\state_out_reg[124]_0 [46]));
  FDCE \state_out_reg[47] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[47]),
        .Q(\state_out_reg[124]_0 [47]));
  FDCE \state_out_reg[48] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[48]),
        .Q(\state_out_reg[124]_0 [48]));
  FDCE \state_out_reg[49] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[49]),
        .Q(\state_out_reg[124]_0 [49]));
  FDCE \state_out_reg[4] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[4]),
        .Q(\state_out_reg[124]_0 [4]));
  FDCE \state_out_reg[50] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[50]),
        .Q(\state_out_reg[124]_0 [50]));
  FDCE \state_out_reg[51] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[51]),
        .Q(\state_out_reg[124]_0 [51]));
  FDCE \state_out_reg[52] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[52]),
        .Q(\state_out_reg[124]_0 [52]));
  FDCE \state_out_reg[53] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[53]),
        .Q(\state_out_reg[124]_0 [53]));
  FDCE \state_out_reg[54] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[54]),
        .Q(\state_out_reg[124]_0 [54]));
  FDCE \state_out_reg[55] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[55]),
        .Q(\state_out_reg[124]_0 [55]));
  FDCE \state_out_reg[56] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[56]),
        .Q(\state_out_reg[124]_0 [56]));
  FDCE \state_out_reg[57] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[57]),
        .Q(\state_out_reg[124]_0 [57]));
  FDCE \state_out_reg[58] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[58]),
        .Q(\state_out_reg[124]_0 [58]));
  FDCE \state_out_reg[59] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[59]),
        .Q(\state_out_reg[124]_0 [59]));
  FDCE \state_out_reg[5] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[5]),
        .Q(\state_out_reg[124]_0 [5]));
  FDCE \state_out_reg[60] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [12]),
        .Q(\state_out_reg[124]_0 [60]));
  FDCE \state_out_reg[61] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [13]),
        .Q(\state_out_reg[124]_0 [61]));
  FDCE \state_out_reg[62] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [14]),
        .Q(\state_out_reg[124]_0 [62]));
  FDCE \state_out_reg[63] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [15]),
        .Q(\state_out_reg[124]_0 [63]));
  FDCE \state_out_reg[65] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [16]),
        .Q(\state_out_reg[124]_0 [64]));
  FDCE \state_out_reg[66] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [17]),
        .Q(\state_out_reg[124]_0 [65]));
  FDCE \state_out_reg[67] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [18]),
        .Q(\state_out_reg[124]_0 [66]));
  FDCE \state_out_reg[68] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [19]),
        .Q(\state_out_reg[124]_0 [67]));
  FDCE \state_out_reg[69] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [20]),
        .Q(\state_out_reg[124]_0 [68]));
  FDCE \state_out_reg[6] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[6]),
        .Q(\state_out_reg[124]_0 [6]));
  FDCE \state_out_reg[70] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [21]),
        .Q(\state_out_reg[124]_0 [69]));
  FDCE \state_out_reg[71] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [22]),
        .Q(\state_out_reg[124]_0 [70]));
  FDCE \state_out_reg[72] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [23]),
        .Q(\state_out_reg[124]_0 [71]));
  FDCE \state_out_reg[73] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [24]),
        .Q(\state_out_reg[124]_0 [72]));
  FDCE \state_out_reg[74] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [25]),
        .Q(\state_out_reg[124]_0 [73]));
  FDCE \state_out_reg[75] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [26]),
        .Q(\state_out_reg[124]_0 [74]));
  FDCE \state_out_reg[76] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [27]),
        .Q(\state_out_reg[124]_0 [75]));
  FDCE \state_out_reg[77] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [28]),
        .Q(\state_out_reg[124]_0 [76]));
  FDCE \state_out_reg[78] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [29]),
        .Q(\state_out_reg[124]_0 [77]));
  FDCE \state_out_reg[79] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [30]),
        .Q(\state_out_reg[124]_0 [78]));
  FDCE \state_out_reg[7] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[7]),
        .Q(\state_out_reg[124]_0 [7]));
  FDCE \state_out_reg[80] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [31]),
        .Q(\state_out_reg[124]_0 [79]));
  FDCE \state_out_reg[81] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [32]),
        .Q(\state_out_reg[124]_0 [80]));
  FDCE \state_out_reg[82] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [33]),
        .Q(\state_out_reg[124]_0 [81]));
  FDCE \state_out_reg[83] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [34]),
        .Q(\state_out_reg[124]_0 [82]));
  FDCE \state_out_reg[84] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [35]),
        .Q(\state_out_reg[124]_0 [83]));
  FDCE \state_out_reg[85] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [36]),
        .Q(\state_out_reg[124]_0 [84]));
  FDCE \state_out_reg[86] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [37]),
        .Q(\state_out_reg[124]_0 [85]));
  FDCE \state_out_reg[87] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [38]),
        .Q(\state_out_reg[124]_0 [86]));
  FDCE \state_out_reg[88] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [39]),
        .Q(\state_out_reg[124]_0 [87]));
  FDCE \state_out_reg[89] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [40]),
        .Q(\state_out_reg[124]_0 [88]));
  FDCE \state_out_reg[8] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[8]),
        .Q(\state_out_reg[124]_0 [8]));
  FDCE \state_out_reg[90] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [41]),
        .Q(\state_out_reg[124]_0 [89]));
  FDCE \state_out_reg[91] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [42]),
        .Q(\state_out_reg[124]_0 [90]));
  FDCE \state_out_reg[92] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [43]),
        .Q(\state_out_reg[124]_0 [91]));
  FDCE \state_out_reg[93] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [44]),
        .Q(\round_state[10] [93]));
  FDCE \state_out_reg[94] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [45]),
        .Q(\round_state[10] [94]));
  FDCE \state_out_reg[95] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [46]),
        .Q(\round_state[10] [95]));
  FDCE \state_out_reg[96] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [47]),
        .Q(\round_state[10] [96]));
  FDCE \state_out_reg[97] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [48]),
        .Q(\state_out_reg[124]_0 [92]));
  FDCE \state_out_reg[98] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [49]),
        .Q(\state_out_reg[124]_0 [93]));
  FDCE \state_out_reg[99] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_1 [50]),
        .Q(\state_out_reg[124]_0 [94]));
  FDCE \state_out_reg[9] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state_0[9]),
        .Q(\state_out_reg[124]_0 [9]));
endmodule

(* ORIG_REF_NAME = "ascon_round" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_round_0
   (add_const_state,
    \state_out_reg[63] ,
    D,
    \state_out_reg[28]_0 ,
    \state_out_reg[36]_0 ,
    \state_out_reg[44]_0 ,
    \state_out_reg[48]_0 ,
    \state_out_reg[52]_0 ,
    \state_out_reg[56]_0 ,
    \state_out_reg[60]_0 ,
    \state_out_reg[32]_0 ,
    \state_out_reg[36]_1 ,
    \state_out_reg[40]_0 ,
    \state_out_reg[44]_1 ,
    \state_out_reg[48]_1 ,
    \state_out_reg[52]_1 ,
    \state_out_reg[56]_1 ,
    \state_out_reg[60]_1 ,
    \state_out_reg[96]_0 ,
    \state_out_reg[127]_0 ,
    enable,
    clk,
    rst,
    \state_out_reg[0]_0 );
  output [62:0]add_const_state;
  output [0:0]\state_out_reg[63] ;
  output [126:0]D;
  input [119:0]\state_out_reg[28]_0 ;
  input [1:0]\state_out_reg[36]_0 ;
  input [2:0]\state_out_reg[44]_0 ;
  input [1:0]\state_out_reg[48]_0 ;
  input [1:0]\state_out_reg[52]_0 ;
  input [1:0]\state_out_reg[56]_0 ;
  input [0:0]\state_out_reg[60]_0 ;
  input [3:0]\state_out_reg[32]_0 ;
  input [0:0]\state_out_reg[36]_1 ;
  input [2:0]\state_out_reg[40]_0 ;
  input [2:0]\state_out_reg[44]_1 ;
  input [2:0]\state_out_reg[48]_1 ;
  input [1:0]\state_out_reg[52]_1 ;
  input [1:0]\state_out_reg[56]_1 ;
  input [2:0]\state_out_reg[60]_1 ;
  input [0:0]\state_out_reg[96]_0 ;
  input [69:0]\state_out_reg[127]_0 ;
  input enable;
  input clk;
  input rst;
  input [0:0]\state_out_reg[0]_0 ;

  wire [126:0]D;
  wire [62:0]add_const_state;
  wire clk;
  wire enable;
  wire rst;
  wire [60:1]sbox_state;
  wire [0:0]\state_out_reg[0]_0 ;
  wire [69:0]\state_out_reg[127]_0 ;
  wire [119:0]\state_out_reg[28]_0 ;
  wire [3:0]\state_out_reg[32]_0 ;
  wire [1:0]\state_out_reg[36]_0 ;
  wire [0:0]\state_out_reg[36]_1 ;
  wire [2:0]\state_out_reg[40]_0 ;
  wire [2:0]\state_out_reg[44]_0 ;
  wire [2:0]\state_out_reg[44]_1 ;
  wire [1:0]\state_out_reg[48]_0 ;
  wire [2:0]\state_out_reg[48]_1 ;
  wire [1:0]\state_out_reg[52]_0 ;
  wire [1:0]\state_out_reg[52]_1 ;
  wire [1:0]\state_out_reg[56]_0 ;
  wire [1:0]\state_out_reg[56]_1 ;
  wire [0:0]\state_out_reg[60]_0 ;
  wire [2:0]\state_out_reg[60]_1 ;
  wire [0:0]\state_out_reg[63] ;
  wire [0:0]\state_out_reg[96]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_add_constant_26 constant_inst
       (.add_const_state(add_const_state),
        .\state_out_reg[32] (\state_out_reg[32]_0 ),
        .\state_out_reg[36] (\state_out_reg[36]_0 ),
        .\state_out_reg[36]_0 (\state_out_reg[36]_1 ),
        .\state_out_reg[40] (\state_out_reg[40]_0 ),
        .\state_out_reg[44] (\state_out_reg[44]_0 ),
        .\state_out_reg[44]_0 (\state_out_reg[44]_1 ),
        .\state_out_reg[48] (\state_out_reg[48]_0 ),
        .\state_out_reg[48]_0 (\state_out_reg[48]_1 ),
        .\state_out_reg[52] (\state_out_reg[52]_0 ),
        .\state_out_reg[52]_0 (\state_out_reg[52]_1 ),
        .\state_out_reg[56] (\state_out_reg[56]_0 ),
        .\state_out_reg[56]_0 (\state_out_reg[56]_1 ),
        .\state_out_reg[60] (\state_out_reg[60]_0 ),
        .\state_out_reg[60]_0 (\state_out_reg[60]_1 ),
        .\state_out_reg[63] (\state_out_reg[63] ),
        .\state_out_reg[96] (\state_out_reg[28]_0 [63:0]),
        .\state_out_reg[96]_0 (\state_out_reg[96]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_sbox_27 sbox_inst
       (.add_const_state({add_const_state[59:32],add_const_state[27:0]}),
        .sbox_state({sbox_state[60:33],sbox_state[28:1]}),
        .\state_out_reg[28] (\state_out_reg[28]_0 [119:64]));
  FDCE \state_out_reg[0] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[0]_0 ),
        .Q(D[0]));
  FDCE \state_out_reg[100] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [42]),
        .Q(D[99]));
  FDCE \state_out_reg[101] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [43]),
        .Q(D[100]));
  FDCE \state_out_reg[102] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [44]),
        .Q(D[101]));
  FDCE \state_out_reg[103] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [45]),
        .Q(D[102]));
  FDCE \state_out_reg[104] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [46]),
        .Q(D[103]));
  FDCE \state_out_reg[105] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [47]),
        .Q(D[104]));
  FDCE \state_out_reg[106] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [48]),
        .Q(D[105]));
  FDCE \state_out_reg[107] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [49]),
        .Q(D[106]));
  FDCE \state_out_reg[108] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [50]),
        .Q(D[107]));
  FDCE \state_out_reg[109] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [51]),
        .Q(D[108]));
  FDCE \state_out_reg[10] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[10]),
        .Q(D[10]));
  FDCE \state_out_reg[110] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [52]),
        .Q(D[109]));
  FDCE \state_out_reg[111] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [53]),
        .Q(D[110]));
  FDCE \state_out_reg[112] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [54]),
        .Q(D[111]));
  FDCE \state_out_reg[113] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [55]),
        .Q(D[112]));
  FDCE \state_out_reg[114] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [56]),
        .Q(D[113]));
  FDCE \state_out_reg[115] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [57]),
        .Q(D[114]));
  FDCE \state_out_reg[116] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [58]),
        .Q(D[115]));
  FDCE \state_out_reg[117] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [59]),
        .Q(D[116]));
  FDCE \state_out_reg[118] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [60]),
        .Q(D[117]));
  FDCE \state_out_reg[119] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [61]),
        .Q(D[118]));
  FDCE \state_out_reg[11] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[11]),
        .Q(D[11]));
  FDCE \state_out_reg[120] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [62]),
        .Q(D[119]));
  FDCE \state_out_reg[121] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [63]),
        .Q(D[120]));
  FDCE \state_out_reg[122] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [64]),
        .Q(D[121]));
  FDCE \state_out_reg[123] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [65]),
        .Q(D[122]));
  FDCE \state_out_reg[124] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [66]),
        .Q(D[123]));
  FDCE \state_out_reg[125] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [67]),
        .Q(D[124]));
  FDCE \state_out_reg[126] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [68]),
        .Q(D[125]));
  FDCE \state_out_reg[127] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [69]),
        .Q(D[126]));
  FDCE \state_out_reg[12] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[12]),
        .Q(D[12]));
  FDCE \state_out_reg[13] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[13]),
        .Q(D[13]));
  FDCE \state_out_reg[14] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[14]),
        .Q(D[14]));
  (* inverted = "yes" *) 
  FDPE \state_out_reg[15]_inv 
       (.C(clk),
        .CE(enable),
        .D(sbox_state[15]),
        .PRE(rst),
        .Q(D[15]));
  FDCE \state_out_reg[16] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[16]),
        .Q(D[16]));
  FDCE \state_out_reg[17] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[17]),
        .Q(D[17]));
  FDCE \state_out_reg[18] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[18]),
        .Q(D[18]));
  FDCE \state_out_reg[19] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[19]),
        .Q(D[19]));
  FDCE \state_out_reg[1] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[1]),
        .Q(D[1]));
  FDCE \state_out_reg[20] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[20]),
        .Q(D[20]));
  FDCE \state_out_reg[21] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[21]),
        .Q(D[21]));
  FDCE \state_out_reg[22] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[22]),
        .Q(D[22]));
  (* inverted = "yes" *) 
  FDPE \state_out_reg[23]_inv 
       (.C(clk),
        .CE(enable),
        .D(sbox_state[23]),
        .PRE(rst),
        .Q(D[23]));
  FDCE \state_out_reg[24] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[24]),
        .Q(D[24]));
  FDCE \state_out_reg[25] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[25]),
        .Q(D[25]));
  FDCE \state_out_reg[26] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[26]),
        .Q(D[26]));
  FDCE \state_out_reg[27] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[27]),
        .Q(D[27]));
  FDCE \state_out_reg[28] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[28]),
        .Q(D[28]));
  FDCE \state_out_reg[29] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [0]),
        .Q(D[29]));
  FDCE \state_out_reg[2] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[2]),
        .Q(D[2]));
  FDCE \state_out_reg[30] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [1]),
        .Q(D[30]));
  (* inverted = "yes" *) 
  FDPE \state_out_reg[31]_inv 
       (.C(clk),
        .CE(enable),
        .D(\state_out_reg[127]_0 [2]),
        .PRE(rst),
        .Q(D[31]));
  FDCE \state_out_reg[32] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [3]),
        .Q(D[32]));
  FDCE \state_out_reg[33] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[33]),
        .Q(D[33]));
  FDCE \state_out_reg[34] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[34]),
        .Q(D[34]));
  FDCE \state_out_reg[35] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[35]),
        .Q(D[35]));
  FDCE \state_out_reg[36] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[36]),
        .Q(D[36]));
  FDCE \state_out_reg[37] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[37]),
        .Q(D[37]));
  FDCE \state_out_reg[38] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[38]),
        .Q(D[38]));
  (* inverted = "yes" *) 
  FDPE \state_out_reg[39]_inv 
       (.C(clk),
        .CE(enable),
        .D(sbox_state[39]),
        .PRE(rst),
        .Q(D[39]));
  FDCE \state_out_reg[3] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[3]),
        .Q(D[3]));
  FDCE \state_out_reg[40] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[40]),
        .Q(D[40]));
  FDCE \state_out_reg[41] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[41]),
        .Q(D[41]));
  FDCE \state_out_reg[42] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[42]),
        .Q(D[42]));
  FDCE \state_out_reg[43] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[43]),
        .Q(D[43]));
  FDCE \state_out_reg[44] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[44]),
        .Q(D[44]));
  FDCE \state_out_reg[45] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[45]),
        .Q(D[45]));
  FDCE \state_out_reg[46] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[46]),
        .Q(D[46]));
  (* inverted = "yes" *) 
  FDPE \state_out_reg[47]_inv 
       (.C(clk),
        .CE(enable),
        .D(sbox_state[47]),
        .PRE(rst),
        .Q(D[47]));
  FDCE \state_out_reg[48] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[48]),
        .Q(D[48]));
  FDCE \state_out_reg[49] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[49]),
        .Q(D[49]));
  FDCE \state_out_reg[4] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[4]),
        .Q(D[4]));
  FDCE \state_out_reg[50] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[50]),
        .Q(D[50]));
  FDCE \state_out_reg[51] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[51]),
        .Q(D[51]));
  FDCE \state_out_reg[52] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[52]),
        .Q(D[52]));
  FDCE \state_out_reg[53] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[53]),
        .Q(D[53]));
  FDCE \state_out_reg[54] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[54]),
        .Q(D[54]));
  (* inverted = "yes" *) 
  FDPE \state_out_reg[55]_inv 
       (.C(clk),
        .CE(enable),
        .D(sbox_state[55]),
        .PRE(rst),
        .Q(D[55]));
  FDCE \state_out_reg[56] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[56]),
        .Q(D[56]));
  FDCE \state_out_reg[57] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[57]),
        .Q(D[57]));
  FDCE \state_out_reg[58] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[58]),
        .Q(D[58]));
  FDCE \state_out_reg[59] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[59]),
        .Q(D[59]));
  FDCE \state_out_reg[5] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[5]),
        .Q(D[5]));
  FDCE \state_out_reg[60] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[60]),
        .Q(D[60]));
  FDCE \state_out_reg[61] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [4]),
        .Q(D[61]));
  FDCE \state_out_reg[62] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [5]),
        .Q(D[62]));
  (* inverted = "yes" *) 
  FDPE \state_out_reg[63]_inv 
       (.C(clk),
        .CE(enable),
        .D(\state_out_reg[127]_0 [6]),
        .PRE(rst),
        .Q(D[63]));
  FDCE \state_out_reg[65] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [7]),
        .Q(D[64]));
  FDCE \state_out_reg[66] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [8]),
        .Q(D[65]));
  FDCE \state_out_reg[67] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [9]),
        .Q(D[66]));
  FDCE \state_out_reg[68] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [10]),
        .Q(D[67]));
  FDCE \state_out_reg[69] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [11]),
        .Q(D[68]));
  FDCE \state_out_reg[6] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[6]),
        .Q(D[6]));
  FDCE \state_out_reg[70] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [12]),
        .Q(D[69]));
  FDCE \state_out_reg[71] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [13]),
        .Q(D[70]));
  FDCE \state_out_reg[72] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [14]),
        .Q(D[71]));
  FDCE \state_out_reg[73] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [15]),
        .Q(D[72]));
  FDCE \state_out_reg[74] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [16]),
        .Q(D[73]));
  FDCE \state_out_reg[75] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [17]),
        .Q(D[74]));
  FDCE \state_out_reg[76] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [18]),
        .Q(D[75]));
  FDCE \state_out_reg[77] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [19]),
        .Q(D[76]));
  FDCE \state_out_reg[78] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [20]),
        .Q(D[77]));
  FDCE \state_out_reg[79] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [21]),
        .Q(D[78]));
  (* inverted = "yes" *) 
  FDPE \state_out_reg[7]_inv 
       (.C(clk),
        .CE(enable),
        .D(sbox_state[7]),
        .PRE(rst),
        .Q(D[7]));
  FDCE \state_out_reg[80] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [22]),
        .Q(D[79]));
  FDCE \state_out_reg[81] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [23]),
        .Q(D[80]));
  FDCE \state_out_reg[82] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [24]),
        .Q(D[81]));
  FDCE \state_out_reg[83] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [25]),
        .Q(D[82]));
  FDCE \state_out_reg[84] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [26]),
        .Q(D[83]));
  FDCE \state_out_reg[85] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [27]),
        .Q(D[84]));
  FDCE \state_out_reg[86] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [28]),
        .Q(D[85]));
  FDCE \state_out_reg[87] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [29]),
        .Q(D[86]));
  FDCE \state_out_reg[88] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [30]),
        .Q(D[87]));
  FDCE \state_out_reg[89] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [31]),
        .Q(D[88]));
  FDCE \state_out_reg[8] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[8]),
        .Q(D[8]));
  FDCE \state_out_reg[90] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [32]),
        .Q(D[89]));
  FDCE \state_out_reg[91] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [33]),
        .Q(D[90]));
  FDCE \state_out_reg[92] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [34]),
        .Q(D[91]));
  FDCE \state_out_reg[93] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [35]),
        .Q(D[92]));
  FDCE \state_out_reg[94] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [36]),
        .Q(D[93]));
  FDCE \state_out_reg[95] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [37]),
        .Q(D[94]));
  FDCE \state_out_reg[96] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [38]),
        .Q(D[95]));
  FDCE \state_out_reg[97] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [39]),
        .Q(D[96]));
  FDCE \state_out_reg[98] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [40]),
        .Q(D[97]));
  FDCE \state_out_reg[99] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [41]),
        .Q(D[98]));
  FDCE \state_out_reg[9] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[9]),
        .Q(D[9]));
endmodule

(* ORIG_REF_NAME = "ascon_round" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_round_1
   (D,
    \state_out_reg[124]_0 ,
    \state_out_reg[29]_0 ,
    \state_out_reg[27]_0 ,
    \state_out_reg[24]_0 ,
    \state_out_reg[20]_0 ,
    \state_out_reg[16]_0 ,
    \state_out_reg[12]_0 ,
    \state_out_reg[8]_0 ,
    \state_out_reg[63]_0 ,
    \state_out_reg[58]_0 ,
    \state_out_reg[51]_0 ,
    \state_out_reg[48]_0 ,
    \state_out_reg[44]_0 ,
    \state_out_reg[37]_0 ,
    \state_out_reg[33]_0 ,
    \round_state[0] ,
    S,
    \state_out_reg[10]_0 ,
    \state_out_reg[14]_0 ,
    \state_out_reg[18]_0 ,
    \state_out_reg[22]_0 ,
    \state_out_reg[26]_0 ,
    \state_out_reg[30]_0 ,
    \state_out_reg[2]_0 ,
    \state_out_reg[6]_0 ,
    \state_out_reg[10]_1 ,
    \state_out_reg[14]_1 ,
    \state_out_reg[18]_1 ,
    \state_out_reg[22]_1 ,
    \state_out_reg[26]_1 ,
    \state_out_reg[30]_1 ,
    \state_out_reg[66]_0 ,
    plaintext,
    Q,
    CO,
    add_const_state,
    enable,
    clk,
    rst);
  output [78:0]D;
  output [107:0]\state_out_reg[124]_0 ;
  output [0:0]\state_out_reg[29]_0 ;
  output [0:0]\state_out_reg[27]_0 ;
  output [1:0]\state_out_reg[24]_0 ;
  output [3:0]\state_out_reg[20]_0 ;
  output [1:0]\state_out_reg[16]_0 ;
  output [0:0]\state_out_reg[12]_0 ;
  output [2:0]\state_out_reg[8]_0 ;
  output [1:0]\state_out_reg[63]_0 ;
  output [0:0]\state_out_reg[58]_0 ;
  output [0:0]\state_out_reg[51]_0 ;
  output [1:0]\state_out_reg[48]_0 ;
  output [1:0]\state_out_reg[44]_0 ;
  output [0:0]\state_out_reg[37]_0 ;
  output [0:0]\state_out_reg[33]_0 ;
  input [125:0]\round_state[0] ;
  input [3:0]S;
  input [3:0]\state_out_reg[10]_0 ;
  input [3:0]\state_out_reg[14]_0 ;
  input [3:0]\state_out_reg[18]_0 ;
  input [3:0]\state_out_reg[22]_0 ;
  input [3:0]\state_out_reg[26]_0 ;
  input [3:0]\state_out_reg[30]_0 ;
  input [3:0]\state_out_reg[2]_0 ;
  input [3:0]\state_out_reg[6]_0 ;
  input [3:0]\state_out_reg[10]_1 ;
  input [3:0]\state_out_reg[14]_1 ;
  input [3:0]\state_out_reg[18]_1 ;
  input [3:0]\state_out_reg[22]_1 ;
  input [3:0]\state_out_reg[26]_1 ;
  input [3:0]\state_out_reg[30]_1 ;
  input [0:0]\state_out_reg[66]_0 ;
  input [2:0]plaintext;
  input [2:0]Q;
  input [0:0]CO;
  input [58:0]add_const_state;
  input enable;
  input clk;
  input rst;

  wire [0:0]CO;
  wire [78:0]D;
  wire [2:0]Q;
  wire [3:0]S;
  wire [58:0]add_const_state;
  wire [127:3]add_const_state_0;
  wire clk;
  wire constant_inst_n_125;
  wire enable;
  wire [0:0]linear_state;
  wire [2:0]plaintext;
  wire [125:0]\round_state[0] ;
  wire [127:0]\round_state[1] ;
  wire rst;
  wire [127:1]sbox_state;
  wire [3:0]\state_out_reg[10]_0 ;
  wire [3:0]\state_out_reg[10]_1 ;
  wire [107:0]\state_out_reg[124]_0 ;
  wire [0:0]\state_out_reg[12]_0 ;
  wire [3:0]\state_out_reg[14]_0 ;
  wire [3:0]\state_out_reg[14]_1 ;
  wire [1:0]\state_out_reg[16]_0 ;
  wire [3:0]\state_out_reg[18]_0 ;
  wire [3:0]\state_out_reg[18]_1 ;
  wire [3:0]\state_out_reg[20]_0 ;
  wire [3:0]\state_out_reg[22]_0 ;
  wire [3:0]\state_out_reg[22]_1 ;
  wire [1:0]\state_out_reg[24]_0 ;
  wire [3:0]\state_out_reg[26]_0 ;
  wire [3:0]\state_out_reg[26]_1 ;
  wire [0:0]\state_out_reg[27]_0 ;
  wire [0:0]\state_out_reg[29]_0 ;
  wire [3:0]\state_out_reg[2]_0 ;
  wire [3:0]\state_out_reg[30]_0 ;
  wire [3:0]\state_out_reg[30]_1 ;
  wire [0:0]\state_out_reg[33]_0 ;
  wire [0:0]\state_out_reg[37]_0 ;
  wire [1:0]\state_out_reg[44]_0 ;
  wire [1:0]\state_out_reg[48]_0 ;
  wire [0:0]\state_out_reg[51]_0 ;
  wire [0:0]\state_out_reg[58]_0 ;
  wire [1:0]\state_out_reg[63]_0 ;
  wire [0:0]\state_out_reg[66]_0 ;
  wire [3:0]\state_out_reg[6]_0 ;
  wire [2:0]\state_out_reg[8]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_add_constant_24 constant_inst
       (.D({constant_inst_n_125,linear_state}),
        .Q({Q[2],Q[0]}),
        .S(S),
        .add_const_state_0(add_const_state_0),
        .plaintext({plaintext[2],plaintext[0]}),
        .\round_state[0] (\round_state[0] ),
        .state_out0_carry__12_0({\state_out_reg[124]_0 [54],\state_out_reg[124]_0 [47],\state_out_reg[124]_0 [44],\state_out_reg[124]_0 [41:39],\state_out_reg[124]_0 [33],\state_out_reg[124]_0 [29],\state_out_reg[124]_0 [25],\state_out_reg[124]_0 [23],\state_out_reg[124]_0 [20:19],\state_out_reg[124]_0 [16:12],\state_out_reg[124]_0 [9:8],\state_out_reg[124]_0 [4:2]}),
        .\state_out_reg[10] (\state_out_reg[10]_0 ),
        .\state_out_reg[10]_0 (\state_out_reg[10]_1 ),
        .\state_out_reg[12] (\state_out_reg[12]_0 ),
        .\state_out_reg[14] (\state_out_reg[14]_0 ),
        .\state_out_reg[14]_0 (\state_out_reg[14]_1 ),
        .\state_out_reg[16] (\state_out_reg[16]_0 ),
        .\state_out_reg[18] (\state_out_reg[18]_0 ),
        .\state_out_reg[18]_0 (\state_out_reg[18]_1 ),
        .\state_out_reg[20] (\state_out_reg[20]_0 ),
        .\state_out_reg[22] (\state_out_reg[22]_0 ),
        .\state_out_reg[22]_0 (\state_out_reg[22]_1 ),
        .\state_out_reg[24] (\state_out_reg[24]_0 ),
        .\state_out_reg[26] (\state_out_reg[26]_0 ),
        .\state_out_reg[26]_0 (\state_out_reg[26]_1 ),
        .\state_out_reg[27] (\state_out_reg[27]_0 ),
        .\state_out_reg[29] (\state_out_reg[29]_0 ),
        .\state_out_reg[2] (\state_out_reg[2]_0 ),
        .\state_out_reg[30] (\state_out_reg[30]_0 ),
        .\state_out_reg[30]_0 (\state_out_reg[30]_1 ),
        .\state_out_reg[33] (\state_out_reg[33]_0 ),
        .\state_out_reg[37] (\state_out_reg[37]_0 ),
        .\state_out_reg[44] (\state_out_reg[44]_0 ),
        .\state_out_reg[48] (\state_out_reg[48]_0 ),
        .\state_out_reg[51] (\state_out_reg[51]_0 ),
        .\state_out_reg[58] (\state_out_reg[58]_0 ),
        .\state_out_reg[66] (\state_out_reg[66]_0 ),
        .\state_out_reg[6] (\state_out_reg[6]_0 ),
        .\state_out_reg[8] (\state_out_reg[8]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_sbox_25 sbox_inst
       (.CO(CO),
        .D({D[78:5],D[3:1]}),
        .Q({\round_state[1] [127:125],\state_out_reg[124]_0 [107:84],\round_state[1] [100:93],\state_out_reg[124]_0 [83:60],\round_state[1] [68:65],\state_out_reg[124]_0 [0],\round_state[1] [3:0]}),
        .add_const_state(add_const_state),
        .add_const_state_0(add_const_state_0),
        .plaintext(plaintext),
        .state_out0_carry__6({sbox_state[127:65],sbox_state[63:3],sbox_state[1]}),
        .\state_out_reg[98] (Q));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__13_i_1
       (.I0(\state_out_reg[124]_0 [59]),
        .O(\state_out_reg[63]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__13_i_2
       (.I0(\state_out_reg[124]_0 [57]),
        .O(\state_out_reg[63]_0 [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \state_out[0]_i_1__0 
       (.I0(CO),
        .I1(add_const_state[27]),
        .I2(\round_state[1] [96]),
        .I3(\round_state[1] [0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h65)) 
    \state_out[4]_i_1 
       (.I0(\state_out_reg[124]_0 [0]),
        .I1(\round_state[1] [100]),
        .I2(add_const_state[31]),
        .O(D[4]));
  FDCE \state_out_reg[0] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(linear_state),
        .Q(\round_state[1] [0]));
  FDCE \state_out_reg[100] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[100]),
        .Q(\round_state[1] [100]));
  FDCE \state_out_reg[101] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[101]),
        .Q(\state_out_reg[124]_0 [84]));
  FDCE \state_out_reg[102] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[102]),
        .Q(\state_out_reg[124]_0 [85]));
  FDCE \state_out_reg[103] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[103]),
        .Q(\state_out_reg[124]_0 [86]));
  FDCE \state_out_reg[104] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[104]),
        .Q(\state_out_reg[124]_0 [87]));
  FDCE \state_out_reg[105] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[105]),
        .Q(\state_out_reg[124]_0 [88]));
  FDCE \state_out_reg[106] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[106]),
        .Q(\state_out_reg[124]_0 [89]));
  FDCE \state_out_reg[107] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[107]),
        .Q(\state_out_reg[124]_0 [90]));
  FDCE \state_out_reg[108] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[108]),
        .Q(\state_out_reg[124]_0 [91]));
  FDCE \state_out_reg[109] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[109]),
        .Q(\state_out_reg[124]_0 [92]));
  FDCE \state_out_reg[10] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[10]),
        .Q(\state_out_reg[124]_0 [6]));
  FDCE \state_out_reg[110] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[110]),
        .Q(\state_out_reg[124]_0 [93]));
  FDCE \state_out_reg[111] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[111]),
        .Q(\state_out_reg[124]_0 [94]));
  FDCE \state_out_reg[112] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[112]),
        .Q(\state_out_reg[124]_0 [95]));
  FDCE \state_out_reg[113] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[113]),
        .Q(\state_out_reg[124]_0 [96]));
  FDCE \state_out_reg[114] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[114]),
        .Q(\state_out_reg[124]_0 [97]));
  FDCE \state_out_reg[115] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[115]),
        .Q(\state_out_reg[124]_0 [98]));
  FDCE \state_out_reg[116] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[116]),
        .Q(\state_out_reg[124]_0 [99]));
  FDCE \state_out_reg[117] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[117]),
        .Q(\state_out_reg[124]_0 [100]));
  FDCE \state_out_reg[118] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[118]),
        .Q(\state_out_reg[124]_0 [101]));
  FDCE \state_out_reg[119] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[119]),
        .Q(\state_out_reg[124]_0 [102]));
  FDCE \state_out_reg[11] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[11]),
        .Q(\state_out_reg[124]_0 [7]));
  FDCE \state_out_reg[120] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[120]),
        .Q(\state_out_reg[124]_0 [103]));
  FDCE \state_out_reg[121] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[121]),
        .Q(\state_out_reg[124]_0 [104]));
  FDCE \state_out_reg[122] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[122]),
        .Q(\state_out_reg[124]_0 [105]));
  FDCE \state_out_reg[123] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[123]),
        .Q(\state_out_reg[124]_0 [106]));
  FDCE \state_out_reg[124] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[124]),
        .Q(\state_out_reg[124]_0 [107]));
  FDCE \state_out_reg[125] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[125]),
        .Q(\round_state[1] [125]));
  FDCE \state_out_reg[126] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[126]),
        .Q(\round_state[1] [126]));
  FDCE \state_out_reg[127] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[127]),
        .Q(\round_state[1] [127]));
  FDCE \state_out_reg[12] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[12]),
        .Q(\state_out_reg[124]_0 [8]));
  FDCE \state_out_reg[13] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[13]),
        .Q(\state_out_reg[124]_0 [9]));
  FDCE \state_out_reg[14] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[14]),
        .Q(\state_out_reg[124]_0 [10]));
  FDCE \state_out_reg[15] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[15]),
        .Q(\state_out_reg[124]_0 [11]));
  FDCE \state_out_reg[16] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[16]),
        .Q(\state_out_reg[124]_0 [12]));
  FDCE \state_out_reg[17] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[17]),
        .Q(\state_out_reg[124]_0 [13]));
  FDCE \state_out_reg[18] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[18]),
        .Q(\state_out_reg[124]_0 [14]));
  FDCE \state_out_reg[19] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[19]),
        .Q(\state_out_reg[124]_0 [15]));
  FDCE \state_out_reg[1] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[1]),
        .Q(\round_state[1] [1]));
  FDCE \state_out_reg[20] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[20]),
        .Q(\state_out_reg[124]_0 [16]));
  FDCE \state_out_reg[21] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[21]),
        .Q(\state_out_reg[124]_0 [17]));
  FDCE \state_out_reg[22] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[22]),
        .Q(\state_out_reg[124]_0 [18]));
  FDCE \state_out_reg[23] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[23]),
        .Q(\state_out_reg[124]_0 [19]));
  FDCE \state_out_reg[24] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[24]),
        .Q(\state_out_reg[124]_0 [20]));
  FDCE \state_out_reg[25] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[25]),
        .Q(\state_out_reg[124]_0 [21]));
  FDCE \state_out_reg[26] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[26]),
        .Q(\state_out_reg[124]_0 [22]));
  FDCE \state_out_reg[27] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[27]),
        .Q(\state_out_reg[124]_0 [23]));
  FDCE \state_out_reg[28] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[28]),
        .Q(\state_out_reg[124]_0 [24]));
  FDCE \state_out_reg[29] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[29]),
        .Q(\state_out_reg[124]_0 [25]));
  FDCE \state_out_reg[2] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(constant_inst_n_125),
        .Q(\round_state[1] [2]));
  FDCE \state_out_reg[30] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[30]),
        .Q(\state_out_reg[124]_0 [26]));
  FDCE \state_out_reg[31] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[31]),
        .Q(\state_out_reg[124]_0 [27]));
  FDCE \state_out_reg[32] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[32]),
        .Q(\state_out_reg[124]_0 [28]));
  FDCE \state_out_reg[33] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[33]),
        .Q(\state_out_reg[124]_0 [29]));
  FDCE \state_out_reg[34] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[34]),
        .Q(\state_out_reg[124]_0 [30]));
  FDCE \state_out_reg[35] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[35]),
        .Q(\state_out_reg[124]_0 [31]));
  FDCE \state_out_reg[36] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[36]),
        .Q(\state_out_reg[124]_0 [32]));
  FDCE \state_out_reg[37] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[37]),
        .Q(\state_out_reg[124]_0 [33]));
  FDCE \state_out_reg[38] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[38]),
        .Q(\state_out_reg[124]_0 [34]));
  FDCE \state_out_reg[39] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[39]),
        .Q(\state_out_reg[124]_0 [35]));
  FDCE \state_out_reg[3] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[3]),
        .Q(\round_state[1] [3]));
  FDCE \state_out_reg[40] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[40]),
        .Q(\state_out_reg[124]_0 [36]));
  FDCE \state_out_reg[41] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[41]),
        .Q(\state_out_reg[124]_0 [37]));
  FDCE \state_out_reg[42] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[42]),
        .Q(\state_out_reg[124]_0 [38]));
  FDCE \state_out_reg[43] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[43]),
        .Q(\state_out_reg[124]_0 [39]));
  FDCE \state_out_reg[44] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[44]),
        .Q(\state_out_reg[124]_0 [40]));
  FDCE \state_out_reg[45] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[45]),
        .Q(\state_out_reg[124]_0 [41]));
  FDCE \state_out_reg[46] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[46]),
        .Q(\state_out_reg[124]_0 [42]));
  FDCE \state_out_reg[47] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[47]),
        .Q(\state_out_reg[124]_0 [43]));
  FDCE \state_out_reg[48] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[48]),
        .Q(\state_out_reg[124]_0 [44]));
  FDCE \state_out_reg[49] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[49]),
        .Q(\state_out_reg[124]_0 [45]));
  FDCE \state_out_reg[4] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[4]),
        .Q(\state_out_reg[124]_0 [0]));
  FDCE \state_out_reg[50] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[50]),
        .Q(\state_out_reg[124]_0 [46]));
  FDCE \state_out_reg[51] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[51]),
        .Q(\state_out_reg[124]_0 [47]));
  FDCE \state_out_reg[52] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[52]),
        .Q(\state_out_reg[124]_0 [48]));
  FDCE \state_out_reg[53] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[53]),
        .Q(\state_out_reg[124]_0 [49]));
  FDCE \state_out_reg[54] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[54]),
        .Q(\state_out_reg[124]_0 [50]));
  FDCE \state_out_reg[55] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[55]),
        .Q(\state_out_reg[124]_0 [51]));
  FDCE \state_out_reg[56] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[56]),
        .Q(\state_out_reg[124]_0 [52]));
  FDCE \state_out_reg[57] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[57]),
        .Q(\state_out_reg[124]_0 [53]));
  FDCE \state_out_reg[58] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[58]),
        .Q(\state_out_reg[124]_0 [54]));
  FDCE \state_out_reg[59] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[59]),
        .Q(\state_out_reg[124]_0 [55]));
  FDCE \state_out_reg[5] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[5]),
        .Q(\state_out_reg[124]_0 [1]));
  FDCE \state_out_reg[60] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[60]),
        .Q(\state_out_reg[124]_0 [56]));
  FDCE \state_out_reg[61] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[61]),
        .Q(\state_out_reg[124]_0 [57]));
  FDCE \state_out_reg[62] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[62]),
        .Q(\state_out_reg[124]_0 [58]));
  FDCE \state_out_reg[63] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[63]),
        .Q(\state_out_reg[124]_0 [59]));
  FDCE \state_out_reg[65] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[65]),
        .Q(\round_state[1] [65]));
  FDCE \state_out_reg[66] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[66]),
        .Q(\round_state[1] [66]));
  FDCE \state_out_reg[67] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[67]),
        .Q(\round_state[1] [67]));
  FDCE \state_out_reg[68] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[68]),
        .Q(\round_state[1] [68]));
  FDCE \state_out_reg[69] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[69]),
        .Q(\state_out_reg[124]_0 [60]));
  FDCE \state_out_reg[6] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[6]),
        .Q(\state_out_reg[124]_0 [2]));
  FDCE \state_out_reg[70] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[70]),
        .Q(\state_out_reg[124]_0 [61]));
  FDCE \state_out_reg[71] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[71]),
        .Q(\state_out_reg[124]_0 [62]));
  FDCE \state_out_reg[72] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[72]),
        .Q(\state_out_reg[124]_0 [63]));
  FDCE \state_out_reg[73] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[73]),
        .Q(\state_out_reg[124]_0 [64]));
  FDCE \state_out_reg[74] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[74]),
        .Q(\state_out_reg[124]_0 [65]));
  FDCE \state_out_reg[75] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[75]),
        .Q(\state_out_reg[124]_0 [66]));
  FDCE \state_out_reg[76] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[76]),
        .Q(\state_out_reg[124]_0 [67]));
  FDCE \state_out_reg[77] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[77]),
        .Q(\state_out_reg[124]_0 [68]));
  FDCE \state_out_reg[78] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[78]),
        .Q(\state_out_reg[124]_0 [69]));
  FDCE \state_out_reg[79] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[79]),
        .Q(\state_out_reg[124]_0 [70]));
  FDCE \state_out_reg[7] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[7]),
        .Q(\state_out_reg[124]_0 [3]));
  FDCE \state_out_reg[80] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[80]),
        .Q(\state_out_reg[124]_0 [71]));
  FDCE \state_out_reg[81] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[81]),
        .Q(\state_out_reg[124]_0 [72]));
  FDCE \state_out_reg[82] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[82]),
        .Q(\state_out_reg[124]_0 [73]));
  FDCE \state_out_reg[83] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[83]),
        .Q(\state_out_reg[124]_0 [74]));
  FDCE \state_out_reg[84] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[84]),
        .Q(\state_out_reg[124]_0 [75]));
  FDCE \state_out_reg[85] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[85]),
        .Q(\state_out_reg[124]_0 [76]));
  FDCE \state_out_reg[86] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[86]),
        .Q(\state_out_reg[124]_0 [77]));
  FDCE \state_out_reg[87] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[87]),
        .Q(\state_out_reg[124]_0 [78]));
  FDCE \state_out_reg[88] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[88]),
        .Q(\state_out_reg[124]_0 [79]));
  FDCE \state_out_reg[89] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[89]),
        .Q(\state_out_reg[124]_0 [80]));
  FDCE \state_out_reg[8] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[8]),
        .Q(\state_out_reg[124]_0 [4]));
  FDCE \state_out_reg[90] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[90]),
        .Q(\state_out_reg[124]_0 [81]));
  FDCE \state_out_reg[91] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[91]),
        .Q(\state_out_reg[124]_0 [82]));
  FDCE \state_out_reg[92] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[92]),
        .Q(\state_out_reg[124]_0 [83]));
  FDCE \state_out_reg[93] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[93]),
        .Q(\round_state[1] [93]));
  FDCE \state_out_reg[94] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[94]),
        .Q(\round_state[1] [94]));
  FDCE \state_out_reg[95] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[95]),
        .Q(\round_state[1] [95]));
  FDCE \state_out_reg[96] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[96]),
        .Q(\round_state[1] [96]));
  FDCE \state_out_reg[97] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[97]),
        .Q(\round_state[1] [97]));
  FDCE \state_out_reg[98] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[98]),
        .Q(\round_state[1] [98]));
  FDCE \state_out_reg[99] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[99]),
        .Q(\round_state[1] [99]));
  FDCE \state_out_reg[9] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[9]),
        .Q(\state_out_reg[124]_0 [5]));
endmodule

(* ORIG_REF_NAME = "ascon_round" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_round_2
   (add_const_state,
    CO,
    D,
    Q,
    S,
    \state_out_reg[53]_0 ,
    \state_out_reg[51]_0 ,
    \state_out_reg[47]_0 ,
    \state_out_reg[44]_0 ,
    \state_out_reg[39]_0 ,
    \state_out_reg[36]_0 ,
    \state_out_reg[31]_0 ,
    \state_out_reg[27]_0 ,
    \state_out_reg[22]_0 ,
    \state_out_reg[19]_0 ,
    \state_out_reg[14]_0 ,
    \state_out_reg[11]_0 ,
    \state_out_reg[7]_0 ,
    \state_out_reg[3]_0 ,
    \state_out_reg[28]_0 ,
    \state_out_reg[40]_0 ,
    \state_out_reg[44]_1 ,
    \state_out_reg[48]_0 ,
    \state_out_reg[52]_0 ,
    \state_out_reg[56]_0 ,
    \state_out_reg[60]_0 ,
    \state_out_reg[32]_0 ,
    \state_out_reg[36]_1 ,
    \state_out_reg[40]_1 ,
    \state_out_reg[44]_2 ,
    \state_out_reg[48]_1 ,
    \state_out_reg[52]_1 ,
    \state_out_reg[60]_1 ,
    \state_out_reg[96]_0 ,
    \state_out_reg[96]_1 ,
    add_const_state_0,
    \state_out_reg[127]_0 ,
    enable,
    clk,
    rst);
  output [58:0]add_const_state;
  output [0:0]CO;
  output [70:0]D;
  output [119:0]Q;
  output [0:0]S;
  output [0:0]\state_out_reg[53]_0 ;
  output [2:0]\state_out_reg[51]_0 ;
  output [2:0]\state_out_reg[47]_0 ;
  output [2:0]\state_out_reg[44]_0 ;
  output [0:0]\state_out_reg[39]_0 ;
  output [1:0]\state_out_reg[36]_0 ;
  output [2:0]\state_out_reg[31]_0 ;
  output [1:0]\state_out_reg[27]_0 ;
  output [0:0]\state_out_reg[22]_0 ;
  output [2:0]\state_out_reg[19]_0 ;
  output [1:0]\state_out_reg[14]_0 ;
  output [1:0]\state_out_reg[11]_0 ;
  output [0:0]\state_out_reg[7]_0 ;
  output [0:0]\state_out_reg[3]_0 ;
  input [107:0]\state_out_reg[28]_0 ;
  input [2:0]\state_out_reg[40]_0 ;
  input [0:0]\state_out_reg[44]_1 ;
  input [1:0]\state_out_reg[48]_0 ;
  input [3:0]\state_out_reg[52]_0 ;
  input [1:0]\state_out_reg[56]_0 ;
  input [0:0]\state_out_reg[60]_0 ;
  input [0:0]\state_out_reg[32]_0 ;
  input [0:0]\state_out_reg[36]_1 ;
  input [0:0]\state_out_reg[40]_1 ;
  input [1:0]\state_out_reg[44]_2 ;
  input [1:0]\state_out_reg[48]_1 ;
  input [0:0]\state_out_reg[52]_1 ;
  input [0:0]\state_out_reg[60]_1 ;
  input [1:0]\state_out_reg[96]_0 ;
  input [0:0]\state_out_reg[96]_1 ;
  input [62:0]add_const_state_0;
  input [78:0]\state_out_reg[127]_0 ;
  input enable;
  input clk;
  input rst;

  wire [0:0]CO;
  wire [70:0]D;
  wire [119:0]Q;
  wire [0:0]S;
  wire [58:0]add_const_state;
  wire [62:0]add_const_state_0;
  wire clk;
  wire enable;
  wire [127:93]\round_state[2] ;
  wire rst;
  wire [60:5]sbox_state;
  wire [1:0]\state_out_reg[11]_0 ;
  wire [78:0]\state_out_reg[127]_0 ;
  wire [1:0]\state_out_reg[14]_0 ;
  wire [2:0]\state_out_reg[19]_0 ;
  wire [0:0]\state_out_reg[22]_0 ;
  wire [1:0]\state_out_reg[27]_0 ;
  wire [107:0]\state_out_reg[28]_0 ;
  wire [2:0]\state_out_reg[31]_0 ;
  wire [0:0]\state_out_reg[32]_0 ;
  wire [1:0]\state_out_reg[36]_0 ;
  wire [0:0]\state_out_reg[36]_1 ;
  wire [0:0]\state_out_reg[39]_0 ;
  wire [0:0]\state_out_reg[3]_0 ;
  wire [2:0]\state_out_reg[40]_0 ;
  wire [0:0]\state_out_reg[40]_1 ;
  wire [2:0]\state_out_reg[44]_0 ;
  wire [0:0]\state_out_reg[44]_1 ;
  wire [1:0]\state_out_reg[44]_2 ;
  wire [2:0]\state_out_reg[47]_0 ;
  wire [1:0]\state_out_reg[48]_0 ;
  wire [1:0]\state_out_reg[48]_1 ;
  wire [2:0]\state_out_reg[51]_0 ;
  wire [3:0]\state_out_reg[52]_0 ;
  wire [0:0]\state_out_reg[52]_1 ;
  wire [0:0]\state_out_reg[53]_0 ;
  wire [1:0]\state_out_reg[56]_0 ;
  wire [0:0]\state_out_reg[60]_0 ;
  wire [0:0]\state_out_reg[60]_1 ;
  wire [0:0]\state_out_reg[7]_0 ;
  wire [1:0]\state_out_reg[96]_0 ;
  wire [0:0]\state_out_reg[96]_1 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_add_constant_22 constant_inst
       (.CO(CO),
        .Q({Q[59],Q[53],Q[51:49],Q[47:43],Q[41],Q[39],Q[36:35],Q[31:29],Q[27:26],Q[22],Q[19:17],Q[14:13],Q[11:10],Q[7],Q[3]}),
        .S(S),
        .add_const_state(add_const_state),
        .\state_out_reg[11] (\state_out_reg[11]_0 ),
        .\state_out_reg[14] (\state_out_reg[14]_0 ),
        .\state_out_reg[19] (\state_out_reg[19]_0 ),
        .\state_out_reg[22] (\state_out_reg[22]_0 ),
        .\state_out_reg[27] (\state_out_reg[27]_0 ),
        .\state_out_reg[31] (\state_out_reg[31]_0 ),
        .\state_out_reg[32] (\state_out_reg[32]_0 ),
        .\state_out_reg[36] (\state_out_reg[36]_0 ),
        .\state_out_reg[36]_0 (\state_out_reg[36]_1 ),
        .\state_out_reg[39] (\state_out_reg[39]_0 ),
        .\state_out_reg[3] (\state_out_reg[3]_0 ),
        .\state_out_reg[40] (\state_out_reg[40]_0 ),
        .\state_out_reg[40]_0 (\state_out_reg[40]_1 ),
        .\state_out_reg[44] (\state_out_reg[44]_0 ),
        .\state_out_reg[44]_0 (\state_out_reg[44]_1 ),
        .\state_out_reg[44]_1 (\state_out_reg[44]_2 ),
        .\state_out_reg[47] (\state_out_reg[47]_0 ),
        .\state_out_reg[48] (\state_out_reg[48]_0 ),
        .\state_out_reg[48]_0 (\state_out_reg[48]_1 ),
        .\state_out_reg[51] (\state_out_reg[51]_0 ),
        .\state_out_reg[52] (\state_out_reg[52]_0 ),
        .\state_out_reg[52]_0 (\state_out_reg[52]_1 ),
        .\state_out_reg[53] (\state_out_reg[53]_0 ),
        .\state_out_reg[56] (\state_out_reg[56]_0 ),
        .\state_out_reg[60] (\state_out_reg[60]_0 ),
        .\state_out_reg[60]_0 (\state_out_reg[60]_1 ),
        .\state_out_reg[7] (\state_out_reg[7]_0 ),
        .\state_out_reg[96] (\state_out_reg[28]_0 [59:0]),
        .\state_out_reg[96]_0 (\state_out_reg[96]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_sbox_23 sbox_inst
       (.D({sbox_state[60:37],sbox_state[28:5]}),
        .Q({\round_state[2] [127:125],Q[119:92],\round_state[2] [96:93],Q[91:64],Q[0]}),
        .add_const_state({add_const_state[55:32],add_const_state[23:0]}),
        .add_const_state_0(add_const_state_0),
        .\state_out_reg[127] (D[70:1]),
        .\state_out_reg[28] (\state_out_reg[28]_0 [107:60]),
        .\state_out_reg[96] (\state_out_reg[96]_1 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \state_out[0]_i_1__1 
       (.I0(\state_out_reg[96]_1 ),
        .I1(add_const_state_0[31]),
        .I2(\round_state[2] [96]),
        .I3(Q[0]),
        .O(D[0]));
  FDCE \state_out_reg[0] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [0]),
        .Q(Q[0]));
  FDCE \state_out_reg[100] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [51]),
        .Q(Q[95]));
  FDCE \state_out_reg[101] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [52]),
        .Q(Q[96]));
  FDCE \state_out_reg[102] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [53]),
        .Q(Q[97]));
  FDCE \state_out_reg[103] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [54]),
        .Q(Q[98]));
  FDCE \state_out_reg[104] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [55]),
        .Q(Q[99]));
  FDCE \state_out_reg[105] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [56]),
        .Q(Q[100]));
  FDCE \state_out_reg[106] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [57]),
        .Q(Q[101]));
  FDCE \state_out_reg[107] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [58]),
        .Q(Q[102]));
  FDCE \state_out_reg[108] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [59]),
        .Q(Q[103]));
  FDCE \state_out_reg[109] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [60]),
        .Q(Q[104]));
  FDCE \state_out_reg[10] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[10]),
        .Q(Q[10]));
  FDCE \state_out_reg[110] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [61]),
        .Q(Q[105]));
  FDCE \state_out_reg[111] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [62]),
        .Q(Q[106]));
  FDCE \state_out_reg[112] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [63]),
        .Q(Q[107]));
  FDCE \state_out_reg[113] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [64]),
        .Q(Q[108]));
  FDCE \state_out_reg[114] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [65]),
        .Q(Q[109]));
  FDCE \state_out_reg[115] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [66]),
        .Q(Q[110]));
  FDCE \state_out_reg[116] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [67]),
        .Q(Q[111]));
  FDCE \state_out_reg[117] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [68]),
        .Q(Q[112]));
  FDCE \state_out_reg[118] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [69]),
        .Q(Q[113]));
  FDCE \state_out_reg[119] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [70]),
        .Q(Q[114]));
  FDCE \state_out_reg[11] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[11]),
        .Q(Q[11]));
  FDCE \state_out_reg[120] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [71]),
        .Q(Q[115]));
  FDCE \state_out_reg[121] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [72]),
        .Q(Q[116]));
  FDCE \state_out_reg[122] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [73]),
        .Q(Q[117]));
  FDCE \state_out_reg[123] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [74]),
        .Q(Q[118]));
  FDCE \state_out_reg[124] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [75]),
        .Q(Q[119]));
  FDCE \state_out_reg[125] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [76]),
        .Q(\round_state[2] [125]));
  FDCE \state_out_reg[126] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [77]),
        .Q(\round_state[2] [126]));
  FDCE \state_out_reg[127] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [78]),
        .Q(\round_state[2] [127]));
  FDCE \state_out_reg[12] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[12]),
        .Q(Q[12]));
  FDCE \state_out_reg[13] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[13]),
        .Q(Q[13]));
  FDCE \state_out_reg[14] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[14]),
        .Q(Q[14]));
  FDCE \state_out_reg[15] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[15]),
        .Q(Q[15]));
  FDCE \state_out_reg[16] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[16]),
        .Q(Q[16]));
  FDCE \state_out_reg[17] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[17]),
        .Q(Q[17]));
  FDCE \state_out_reg[18] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[18]),
        .Q(Q[18]));
  FDCE \state_out_reg[19] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[19]),
        .Q(Q[19]));
  FDCE \state_out_reg[1] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [1]),
        .Q(Q[1]));
  FDCE \state_out_reg[20] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[20]),
        .Q(Q[20]));
  FDCE \state_out_reg[21] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[21]),
        .Q(Q[21]));
  FDCE \state_out_reg[22] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[22]),
        .Q(Q[22]));
  FDCE \state_out_reg[23] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[23]),
        .Q(Q[23]));
  FDCE \state_out_reg[24] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[24]),
        .Q(Q[24]));
  FDCE \state_out_reg[25] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[25]),
        .Q(Q[25]));
  FDCE \state_out_reg[26] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[26]),
        .Q(Q[26]));
  FDCE \state_out_reg[27] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[27]),
        .Q(Q[27]));
  FDCE \state_out_reg[28] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[28]),
        .Q(Q[28]));
  FDCE \state_out_reg[29] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [5]),
        .Q(Q[29]));
  FDCE \state_out_reg[2] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [2]),
        .Q(Q[2]));
  FDCE \state_out_reg[30] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [6]),
        .Q(Q[30]));
  FDCE \state_out_reg[31] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [7]),
        .Q(Q[31]));
  FDCE \state_out_reg[32] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [8]),
        .Q(Q[32]));
  FDCE \state_out_reg[33] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [9]),
        .Q(Q[33]));
  FDCE \state_out_reg[34] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [10]),
        .Q(Q[34]));
  FDCE \state_out_reg[35] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [11]),
        .Q(Q[35]));
  FDCE \state_out_reg[36] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [12]),
        .Q(Q[36]));
  FDCE \state_out_reg[37] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[37]),
        .Q(Q[37]));
  FDCE \state_out_reg[38] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[38]),
        .Q(Q[38]));
  FDCE \state_out_reg[39] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[39]),
        .Q(Q[39]));
  FDCE \state_out_reg[3] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [3]),
        .Q(Q[3]));
  FDCE \state_out_reg[40] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[40]),
        .Q(Q[40]));
  FDCE \state_out_reg[41] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[41]),
        .Q(Q[41]));
  FDCE \state_out_reg[42] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[42]),
        .Q(Q[42]));
  FDCE \state_out_reg[43] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[43]),
        .Q(Q[43]));
  FDCE \state_out_reg[44] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[44]),
        .Q(Q[44]));
  FDCE \state_out_reg[45] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[45]),
        .Q(Q[45]));
  FDCE \state_out_reg[46] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[46]),
        .Q(Q[46]));
  FDCE \state_out_reg[47] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[47]),
        .Q(Q[47]));
  FDCE \state_out_reg[48] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[48]),
        .Q(Q[48]));
  FDCE \state_out_reg[49] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[49]),
        .Q(Q[49]));
  FDCE \state_out_reg[4] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [4]),
        .Q(Q[4]));
  FDCE \state_out_reg[50] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[50]),
        .Q(Q[50]));
  FDCE \state_out_reg[51] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[51]),
        .Q(Q[51]));
  FDCE \state_out_reg[52] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[52]),
        .Q(Q[52]));
  FDCE \state_out_reg[53] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[53]),
        .Q(Q[53]));
  FDCE \state_out_reg[54] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[54]),
        .Q(Q[54]));
  FDCE \state_out_reg[55] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[55]),
        .Q(Q[55]));
  FDCE \state_out_reg[56] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[56]),
        .Q(Q[56]));
  FDCE \state_out_reg[57] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[57]),
        .Q(Q[57]));
  FDCE \state_out_reg[58] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[58]),
        .Q(Q[58]));
  FDCE \state_out_reg[59] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[59]),
        .Q(Q[59]));
  FDCE \state_out_reg[5] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[5]),
        .Q(Q[5]));
  FDCE \state_out_reg[60] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[60]),
        .Q(Q[60]));
  FDCE \state_out_reg[61] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [13]),
        .Q(Q[61]));
  FDCE \state_out_reg[62] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [14]),
        .Q(Q[62]));
  FDCE \state_out_reg[63] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [15]),
        .Q(Q[63]));
  FDCE \state_out_reg[65] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [16]),
        .Q(Q[64]));
  FDCE \state_out_reg[66] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [17]),
        .Q(Q[65]));
  FDCE \state_out_reg[67] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [18]),
        .Q(Q[66]));
  FDCE \state_out_reg[68] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [19]),
        .Q(Q[67]));
  FDCE \state_out_reg[69] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [20]),
        .Q(Q[68]));
  FDCE \state_out_reg[6] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[6]),
        .Q(Q[6]));
  FDCE \state_out_reg[70] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [21]),
        .Q(Q[69]));
  FDCE \state_out_reg[71] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [22]),
        .Q(Q[70]));
  FDCE \state_out_reg[72] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [23]),
        .Q(Q[71]));
  FDCE \state_out_reg[73] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [24]),
        .Q(Q[72]));
  FDCE \state_out_reg[74] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [25]),
        .Q(Q[73]));
  FDCE \state_out_reg[75] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [26]),
        .Q(Q[74]));
  FDCE \state_out_reg[76] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [27]),
        .Q(Q[75]));
  FDCE \state_out_reg[77] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [28]),
        .Q(Q[76]));
  FDCE \state_out_reg[78] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [29]),
        .Q(Q[77]));
  FDCE \state_out_reg[79] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [30]),
        .Q(Q[78]));
  FDCE \state_out_reg[7] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[7]),
        .Q(Q[7]));
  FDCE \state_out_reg[80] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [31]),
        .Q(Q[79]));
  FDCE \state_out_reg[81] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [32]),
        .Q(Q[80]));
  FDCE \state_out_reg[82] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [33]),
        .Q(Q[81]));
  FDCE \state_out_reg[83] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [34]),
        .Q(Q[82]));
  FDCE \state_out_reg[84] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [35]),
        .Q(Q[83]));
  FDCE \state_out_reg[85] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [36]),
        .Q(Q[84]));
  FDCE \state_out_reg[86] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [37]),
        .Q(Q[85]));
  FDCE \state_out_reg[87] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [38]),
        .Q(Q[86]));
  FDCE \state_out_reg[88] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [39]),
        .Q(Q[87]));
  FDCE \state_out_reg[89] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [40]),
        .Q(Q[88]));
  FDCE \state_out_reg[8] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[8]),
        .Q(Q[8]));
  FDCE \state_out_reg[90] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [41]),
        .Q(Q[89]));
  FDCE \state_out_reg[91] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [42]),
        .Q(Q[90]));
  FDCE \state_out_reg[92] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [43]),
        .Q(Q[91]));
  FDCE \state_out_reg[93] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [44]),
        .Q(\round_state[2] [93]));
  FDCE \state_out_reg[94] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [45]),
        .Q(\round_state[2] [94]));
  FDCE \state_out_reg[95] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [46]),
        .Q(\round_state[2] [95]));
  FDCE \state_out_reg[96] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [47]),
        .Q(\round_state[2] [96]));
  FDCE \state_out_reg[97] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [48]),
        .Q(Q[92]));
  FDCE \state_out_reg[98] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [49]),
        .Q(Q[93]));
  FDCE \state_out_reg[99] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [50]),
        .Q(Q[94]));
  FDCE \state_out_reg[9] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "ascon_round" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_round_3
   (add_const_state,
    \state_out_reg[63]_0 ,
    D,
    \state_out_reg[124]_0 ,
    \state_out_reg[29]_0 ,
    \state_out_reg[27]_0 ,
    \state_out_reg[24]_0 ,
    \state_out_reg[20]_0 ,
    \state_out_reg[14]_0 ,
    \state_out_reg[11]_0 ,
    \state_out_reg[4]_0 ,
    \state_out_reg[63]_1 ,
    \state_out_reg[60]_0 ,
    \state_out_reg[56]_0 ,
    \state_out_reg[50]_0 ,
    \state_out_reg[48]_0 ,
    \state_out_reg[43]_0 ,
    \state_out_reg[39]_0 ,
    \state_out_reg[35]_0 ,
    Q,
    \state_out_reg[36]_0 ,
    \state_out_reg[40]_0 ,
    \state_out_reg[44]_0 ,
    \state_out_reg[48]_1 ,
    \state_out_reg[52]_0 ,
    \state_out_reg[56]_1 ,
    \state_out_reg[60]_1 ,
    \state_out_reg[32]_0 ,
    \state_out_reg[36]_1 ,
    \state_out_reg[40]_1 ,
    \state_out_reg[44]_1 ,
    \state_out_reg[48]_2 ,
    \state_out_reg[52]_1 ,
    \state_out_reg[56]_2 ,
    S,
    CO,
    add_const_state_0,
    \state_out_reg[127]_0 ,
    enable,
    clk,
    rst);
  output [62:0]add_const_state;
  output [0:0]\state_out_reg[63]_0 ;
  output [70:0]D;
  output [119:0]\state_out_reg[124]_0 ;
  output [0:0]\state_out_reg[29]_0 ;
  output [1:0]\state_out_reg[27]_0 ;
  output [1:0]\state_out_reg[24]_0 ;
  output [3:0]\state_out_reg[20]_0 ;
  output [1:0]\state_out_reg[14]_0 ;
  output [1:0]\state_out_reg[11]_0 ;
  output [3:0]\state_out_reg[4]_0 ;
  output [0:0]\state_out_reg[63]_1 ;
  output [2:0]\state_out_reg[60]_0 ;
  output [0:0]\state_out_reg[56]_0 ;
  output [0:0]\state_out_reg[50]_0 ;
  output [2:0]\state_out_reg[48]_0 ;
  output [0:0]\state_out_reg[43]_0 ;
  output [0:0]\state_out_reg[39]_0 ;
  output [1:0]\state_out_reg[35]_0 ;
  input [119:0]Q;
  input [0:0]\state_out_reg[36]_0 ;
  input [0:0]\state_out_reg[40]_0 ;
  input [1:0]\state_out_reg[44]_0 ;
  input [1:0]\state_out_reg[48]_1 ;
  input [2:0]\state_out_reg[52]_0 ;
  input [0:0]\state_out_reg[56]_1 ;
  input [1:0]\state_out_reg[60]_1 ;
  input [2:0]\state_out_reg[32]_0 ;
  input [1:0]\state_out_reg[36]_1 ;
  input [0:0]\state_out_reg[40]_1 ;
  input [2:0]\state_out_reg[44]_1 ;
  input [2:0]\state_out_reg[48]_2 ;
  input [2:0]\state_out_reg[52]_1 ;
  input [0:0]\state_out_reg[56]_2 ;
  input [0:0]S;
  input [0:0]CO;
  input [62:0]add_const_state_0;
  input [70:0]\state_out_reg[127]_0 ;
  input enable;
  input clk;
  input rst;

  wire [0:0]CO;
  wire [70:0]D;
  wire [119:0]Q;
  wire [0:0]S;
  wire [62:0]add_const_state;
  wire [62:0]add_const_state_0;
  wire clk;
  wire enable;
  wire [127:93]\round_state[3] ;
  wire rst;
  wire [60:1]sbox_state;
  wire [1:0]\state_out_reg[11]_0 ;
  wire [119:0]\state_out_reg[124]_0 ;
  wire [70:0]\state_out_reg[127]_0 ;
  wire [1:0]\state_out_reg[14]_0 ;
  wire [3:0]\state_out_reg[20]_0 ;
  wire [1:0]\state_out_reg[24]_0 ;
  wire [1:0]\state_out_reg[27]_0 ;
  wire [0:0]\state_out_reg[29]_0 ;
  wire [2:0]\state_out_reg[32]_0 ;
  wire [1:0]\state_out_reg[35]_0 ;
  wire [0:0]\state_out_reg[36]_0 ;
  wire [1:0]\state_out_reg[36]_1 ;
  wire [0:0]\state_out_reg[39]_0 ;
  wire [0:0]\state_out_reg[40]_0 ;
  wire [0:0]\state_out_reg[40]_1 ;
  wire [0:0]\state_out_reg[43]_0 ;
  wire [1:0]\state_out_reg[44]_0 ;
  wire [2:0]\state_out_reg[44]_1 ;
  wire [2:0]\state_out_reg[48]_0 ;
  wire [1:0]\state_out_reg[48]_1 ;
  wire [2:0]\state_out_reg[48]_2 ;
  wire [3:0]\state_out_reg[4]_0 ;
  wire [0:0]\state_out_reg[50]_0 ;
  wire [2:0]\state_out_reg[52]_0 ;
  wire [2:0]\state_out_reg[52]_1 ;
  wire [0:0]\state_out_reg[56]_0 ;
  wire [0:0]\state_out_reg[56]_1 ;
  wire [0:0]\state_out_reg[56]_2 ;
  wire [2:0]\state_out_reg[60]_0 ;
  wire [1:0]\state_out_reg[60]_1 ;
  wire [0:0]\state_out_reg[63]_0 ;
  wire [0:0]\state_out_reg[63]_1 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_add_constant_20 constant_inst
       (.Q(Q[63:0]),
        .S(S),
        .add_const_state(add_const_state),
        .state_out0_carry__13_0({\state_out_reg[124]_0 [60:59],\state_out_reg[124]_0 [57:56],\state_out_reg[124]_0 [50],\state_out_reg[124]_0 [48],\state_out_reg[124]_0 [46:45],\state_out_reg[124]_0 [43],\state_out_reg[124]_0 [39],\state_out_reg[124]_0 [35:34],\state_out_reg[124]_0 [29],\state_out_reg[124]_0 [27],\state_out_reg[124]_0 [25:24],\state_out_reg[124]_0 [21:17],\state_out_reg[124]_0 [14:13],\state_out_reg[124]_0 [11:10],\state_out_reg[124]_0 [4:1]}),
        .\state_out_reg[11] (\state_out_reg[11]_0 ),
        .\state_out_reg[14] (\state_out_reg[14]_0 ),
        .\state_out_reg[20] (\state_out_reg[20]_0 ),
        .\state_out_reg[24] (\state_out_reg[24]_0 ),
        .\state_out_reg[27] (\state_out_reg[27]_0 ),
        .\state_out_reg[29] (\state_out_reg[29]_0 ),
        .\state_out_reg[32] (\state_out_reg[32]_0 ),
        .\state_out_reg[35] (\state_out_reg[35]_0 ),
        .\state_out_reg[36] (\state_out_reg[36]_0 ),
        .\state_out_reg[36]_0 (\state_out_reg[36]_1 ),
        .\state_out_reg[39] (\state_out_reg[39]_0 ),
        .\state_out_reg[40] (\state_out_reg[40]_0 ),
        .\state_out_reg[40]_0 (\state_out_reg[40]_1 ),
        .\state_out_reg[43] (\state_out_reg[43]_0 ),
        .\state_out_reg[44] (\state_out_reg[44]_0 ),
        .\state_out_reg[44]_0 (\state_out_reg[44]_1 ),
        .\state_out_reg[48] (\state_out_reg[48]_0 ),
        .\state_out_reg[48]_0 (\state_out_reg[48]_1 ),
        .\state_out_reg[48]_1 (\state_out_reg[48]_2 ),
        .\state_out_reg[4] (\state_out_reg[4]_0 ),
        .\state_out_reg[50] (\state_out_reg[50]_0 ),
        .\state_out_reg[52] (\state_out_reg[52]_0 ),
        .\state_out_reg[52]_0 (\state_out_reg[52]_1 ),
        .\state_out_reg[56] (\state_out_reg[56]_0 ),
        .\state_out_reg[56]_0 (\state_out_reg[56]_1 ),
        .\state_out_reg[56]_1 (\state_out_reg[56]_2 ),
        .\state_out_reg[60] (\state_out_reg[60]_0 ),
        .\state_out_reg[60]_0 (\state_out_reg[60]_1 ),
        .\state_out_reg[63] (\state_out_reg[63]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_sbox_21 sbox_inst
       (.CO(CO),
        .D({sbox_state[60:33],sbox_state[28:1]}),
        .Q(Q[119:64]),
        .add_const_state({add_const_state[59:32],add_const_state[27:0]}),
        .add_const_state_0(add_const_state_0),
        .\state_out_reg[127] (D[70:1]),
        .\state_out_reg[31] ({\round_state[3] [127:125],\state_out_reg[124]_0 [119:92],\round_state[3] [96:93],\state_out_reg[124]_0 [91:64],\state_out_reg[124]_0 [0]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__14_i_1
       (.I0(\state_out_reg[124]_0 [63]),
        .O(\state_out_reg[63]_1 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \state_out[0]_i_1__2 
       (.I0(CO),
        .I1(add_const_state_0[31]),
        .I2(\round_state[3] [96]),
        .I3(\state_out_reg[124]_0 [0]),
        .O(D[0]));
  FDCE \state_out_reg[0] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [0]),
        .Q(\state_out_reg[124]_0 [0]));
  FDCE \state_out_reg[100] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [43]),
        .Q(\state_out_reg[124]_0 [95]));
  FDCE \state_out_reg[101] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [44]),
        .Q(\state_out_reg[124]_0 [96]));
  FDCE \state_out_reg[102] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [45]),
        .Q(\state_out_reg[124]_0 [97]));
  FDCE \state_out_reg[103] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [46]),
        .Q(\state_out_reg[124]_0 [98]));
  FDCE \state_out_reg[104] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [47]),
        .Q(\state_out_reg[124]_0 [99]));
  FDCE \state_out_reg[105] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [48]),
        .Q(\state_out_reg[124]_0 [100]));
  FDCE \state_out_reg[106] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [49]),
        .Q(\state_out_reg[124]_0 [101]));
  FDCE \state_out_reg[107] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [50]),
        .Q(\state_out_reg[124]_0 [102]));
  FDCE \state_out_reg[108] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [51]),
        .Q(\state_out_reg[124]_0 [103]));
  FDCE \state_out_reg[109] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [52]),
        .Q(\state_out_reg[124]_0 [104]));
  FDCE \state_out_reg[10] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[10]),
        .Q(\state_out_reg[124]_0 [10]));
  FDCE \state_out_reg[110] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [53]),
        .Q(\state_out_reg[124]_0 [105]));
  FDCE \state_out_reg[111] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [54]),
        .Q(\state_out_reg[124]_0 [106]));
  FDCE \state_out_reg[112] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [55]),
        .Q(\state_out_reg[124]_0 [107]));
  FDCE \state_out_reg[113] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [56]),
        .Q(\state_out_reg[124]_0 [108]));
  FDCE \state_out_reg[114] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [57]),
        .Q(\state_out_reg[124]_0 [109]));
  FDCE \state_out_reg[115] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [58]),
        .Q(\state_out_reg[124]_0 [110]));
  FDCE \state_out_reg[116] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [59]),
        .Q(\state_out_reg[124]_0 [111]));
  FDCE \state_out_reg[117] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [60]),
        .Q(\state_out_reg[124]_0 [112]));
  FDCE \state_out_reg[118] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [61]),
        .Q(\state_out_reg[124]_0 [113]));
  FDCE \state_out_reg[119] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [62]),
        .Q(\state_out_reg[124]_0 [114]));
  FDCE \state_out_reg[11] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[11]),
        .Q(\state_out_reg[124]_0 [11]));
  FDCE \state_out_reg[120] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [63]),
        .Q(\state_out_reg[124]_0 [115]));
  FDCE \state_out_reg[121] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [64]),
        .Q(\state_out_reg[124]_0 [116]));
  FDCE \state_out_reg[122] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [65]),
        .Q(\state_out_reg[124]_0 [117]));
  FDCE \state_out_reg[123] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [66]),
        .Q(\state_out_reg[124]_0 [118]));
  FDCE \state_out_reg[124] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [67]),
        .Q(\state_out_reg[124]_0 [119]));
  FDCE \state_out_reg[125] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [68]),
        .Q(\round_state[3] [125]));
  FDCE \state_out_reg[126] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [69]),
        .Q(\round_state[3] [126]));
  FDCE \state_out_reg[127] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [70]),
        .Q(\round_state[3] [127]));
  FDCE \state_out_reg[12] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[12]),
        .Q(\state_out_reg[124]_0 [12]));
  FDCE \state_out_reg[13] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[13]),
        .Q(\state_out_reg[124]_0 [13]));
  FDCE \state_out_reg[14] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[14]),
        .Q(\state_out_reg[124]_0 [14]));
  FDCE \state_out_reg[15] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[15]),
        .Q(\state_out_reg[124]_0 [15]));
  FDCE \state_out_reg[16] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[16]),
        .Q(\state_out_reg[124]_0 [16]));
  FDCE \state_out_reg[17] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[17]),
        .Q(\state_out_reg[124]_0 [17]));
  FDCE \state_out_reg[18] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[18]),
        .Q(\state_out_reg[124]_0 [18]));
  FDCE \state_out_reg[19] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[19]),
        .Q(\state_out_reg[124]_0 [19]));
  FDCE \state_out_reg[1] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[1]),
        .Q(\state_out_reg[124]_0 [1]));
  FDCE \state_out_reg[20] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[20]),
        .Q(\state_out_reg[124]_0 [20]));
  FDCE \state_out_reg[21] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[21]),
        .Q(\state_out_reg[124]_0 [21]));
  FDCE \state_out_reg[22] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[22]),
        .Q(\state_out_reg[124]_0 [22]));
  FDCE \state_out_reg[23] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[23]),
        .Q(\state_out_reg[124]_0 [23]));
  FDCE \state_out_reg[24] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[24]),
        .Q(\state_out_reg[124]_0 [24]));
  FDCE \state_out_reg[25] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[25]),
        .Q(\state_out_reg[124]_0 [25]));
  FDCE \state_out_reg[26] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[26]),
        .Q(\state_out_reg[124]_0 [26]));
  FDCE \state_out_reg[27] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[27]),
        .Q(\state_out_reg[124]_0 [27]));
  FDCE \state_out_reg[28] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[28]),
        .Q(\state_out_reg[124]_0 [28]));
  FDCE \state_out_reg[29] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [1]),
        .Q(\state_out_reg[124]_0 [29]));
  FDCE \state_out_reg[2] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[2]),
        .Q(\state_out_reg[124]_0 [2]));
  FDCE \state_out_reg[30] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [2]),
        .Q(\state_out_reg[124]_0 [30]));
  FDCE \state_out_reg[31] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [3]),
        .Q(\state_out_reg[124]_0 [31]));
  FDCE \state_out_reg[32] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [4]),
        .Q(\state_out_reg[124]_0 [32]));
  FDCE \state_out_reg[33] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[33]),
        .Q(\state_out_reg[124]_0 [33]));
  FDCE \state_out_reg[34] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[34]),
        .Q(\state_out_reg[124]_0 [34]));
  FDCE \state_out_reg[35] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[35]),
        .Q(\state_out_reg[124]_0 [35]));
  FDCE \state_out_reg[36] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[36]),
        .Q(\state_out_reg[124]_0 [36]));
  FDCE \state_out_reg[37] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[37]),
        .Q(\state_out_reg[124]_0 [37]));
  FDCE \state_out_reg[38] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[38]),
        .Q(\state_out_reg[124]_0 [38]));
  FDCE \state_out_reg[39] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[39]),
        .Q(\state_out_reg[124]_0 [39]));
  FDCE \state_out_reg[3] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[3]),
        .Q(\state_out_reg[124]_0 [3]));
  FDCE \state_out_reg[40] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[40]),
        .Q(\state_out_reg[124]_0 [40]));
  FDCE \state_out_reg[41] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[41]),
        .Q(\state_out_reg[124]_0 [41]));
  FDCE \state_out_reg[42] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[42]),
        .Q(\state_out_reg[124]_0 [42]));
  FDCE \state_out_reg[43] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[43]),
        .Q(\state_out_reg[124]_0 [43]));
  FDCE \state_out_reg[44] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[44]),
        .Q(\state_out_reg[124]_0 [44]));
  FDCE \state_out_reg[45] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[45]),
        .Q(\state_out_reg[124]_0 [45]));
  FDCE \state_out_reg[46] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[46]),
        .Q(\state_out_reg[124]_0 [46]));
  FDCE \state_out_reg[47] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[47]),
        .Q(\state_out_reg[124]_0 [47]));
  FDCE \state_out_reg[48] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[48]),
        .Q(\state_out_reg[124]_0 [48]));
  FDCE \state_out_reg[49] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[49]),
        .Q(\state_out_reg[124]_0 [49]));
  FDCE \state_out_reg[4] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[4]),
        .Q(\state_out_reg[124]_0 [4]));
  FDCE \state_out_reg[50] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[50]),
        .Q(\state_out_reg[124]_0 [50]));
  FDCE \state_out_reg[51] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[51]),
        .Q(\state_out_reg[124]_0 [51]));
  FDCE \state_out_reg[52] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[52]),
        .Q(\state_out_reg[124]_0 [52]));
  FDCE \state_out_reg[53] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[53]),
        .Q(\state_out_reg[124]_0 [53]));
  FDCE \state_out_reg[54] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[54]),
        .Q(\state_out_reg[124]_0 [54]));
  FDCE \state_out_reg[55] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[55]),
        .Q(\state_out_reg[124]_0 [55]));
  FDCE \state_out_reg[56] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[56]),
        .Q(\state_out_reg[124]_0 [56]));
  FDCE \state_out_reg[57] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[57]),
        .Q(\state_out_reg[124]_0 [57]));
  FDCE \state_out_reg[58] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[58]),
        .Q(\state_out_reg[124]_0 [58]));
  FDCE \state_out_reg[59] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[59]),
        .Q(\state_out_reg[124]_0 [59]));
  FDCE \state_out_reg[5] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[5]),
        .Q(\state_out_reg[124]_0 [5]));
  FDCE \state_out_reg[60] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[60]),
        .Q(\state_out_reg[124]_0 [60]));
  FDCE \state_out_reg[61] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [5]),
        .Q(\state_out_reg[124]_0 [61]));
  FDCE \state_out_reg[62] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [6]),
        .Q(\state_out_reg[124]_0 [62]));
  FDCE \state_out_reg[63] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [7]),
        .Q(\state_out_reg[124]_0 [63]));
  FDCE \state_out_reg[65] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [8]),
        .Q(\state_out_reg[124]_0 [64]));
  FDCE \state_out_reg[66] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [9]),
        .Q(\state_out_reg[124]_0 [65]));
  FDCE \state_out_reg[67] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [10]),
        .Q(\state_out_reg[124]_0 [66]));
  FDCE \state_out_reg[68] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [11]),
        .Q(\state_out_reg[124]_0 [67]));
  FDCE \state_out_reg[69] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [12]),
        .Q(\state_out_reg[124]_0 [68]));
  FDCE \state_out_reg[6] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[6]),
        .Q(\state_out_reg[124]_0 [6]));
  FDCE \state_out_reg[70] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [13]),
        .Q(\state_out_reg[124]_0 [69]));
  FDCE \state_out_reg[71] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [14]),
        .Q(\state_out_reg[124]_0 [70]));
  FDCE \state_out_reg[72] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [15]),
        .Q(\state_out_reg[124]_0 [71]));
  FDCE \state_out_reg[73] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [16]),
        .Q(\state_out_reg[124]_0 [72]));
  FDCE \state_out_reg[74] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [17]),
        .Q(\state_out_reg[124]_0 [73]));
  FDCE \state_out_reg[75] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [18]),
        .Q(\state_out_reg[124]_0 [74]));
  FDCE \state_out_reg[76] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [19]),
        .Q(\state_out_reg[124]_0 [75]));
  FDCE \state_out_reg[77] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [20]),
        .Q(\state_out_reg[124]_0 [76]));
  FDCE \state_out_reg[78] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [21]),
        .Q(\state_out_reg[124]_0 [77]));
  FDCE \state_out_reg[79] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [22]),
        .Q(\state_out_reg[124]_0 [78]));
  FDCE \state_out_reg[7] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[7]),
        .Q(\state_out_reg[124]_0 [7]));
  FDCE \state_out_reg[80] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [23]),
        .Q(\state_out_reg[124]_0 [79]));
  FDCE \state_out_reg[81] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [24]),
        .Q(\state_out_reg[124]_0 [80]));
  FDCE \state_out_reg[82] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [25]),
        .Q(\state_out_reg[124]_0 [81]));
  FDCE \state_out_reg[83] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [26]),
        .Q(\state_out_reg[124]_0 [82]));
  FDCE \state_out_reg[84] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [27]),
        .Q(\state_out_reg[124]_0 [83]));
  FDCE \state_out_reg[85] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [28]),
        .Q(\state_out_reg[124]_0 [84]));
  FDCE \state_out_reg[86] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [29]),
        .Q(\state_out_reg[124]_0 [85]));
  FDCE \state_out_reg[87] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [30]),
        .Q(\state_out_reg[124]_0 [86]));
  FDCE \state_out_reg[88] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [31]),
        .Q(\state_out_reg[124]_0 [87]));
  FDCE \state_out_reg[89] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [32]),
        .Q(\state_out_reg[124]_0 [88]));
  FDCE \state_out_reg[8] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[8]),
        .Q(\state_out_reg[124]_0 [8]));
  FDCE \state_out_reg[90] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [33]),
        .Q(\state_out_reg[124]_0 [89]));
  FDCE \state_out_reg[91] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [34]),
        .Q(\state_out_reg[124]_0 [90]));
  FDCE \state_out_reg[92] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [35]),
        .Q(\state_out_reg[124]_0 [91]));
  FDCE \state_out_reg[93] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [36]),
        .Q(\round_state[3] [93]));
  FDCE \state_out_reg[94] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [37]),
        .Q(\round_state[3] [94]));
  FDCE \state_out_reg[95] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [38]),
        .Q(\round_state[3] [95]));
  FDCE \state_out_reg[96] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [39]),
        .Q(\round_state[3] [96]));
  FDCE \state_out_reg[97] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [40]),
        .Q(\state_out_reg[124]_0 [92]));
  FDCE \state_out_reg[98] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [41]),
        .Q(\state_out_reg[124]_0 [93]));
  FDCE \state_out_reg[99] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [42]),
        .Q(\state_out_reg[124]_0 [94]));
  FDCE \state_out_reg[9] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[9]),
        .Q(\state_out_reg[124]_0 [9]));
endmodule

(* ORIG_REF_NAME = "ascon_round" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_round_4
   (add_const_state,
    CO,
    D,
    Q,
    S,
    \state_out_reg[60]_0 ,
    \state_out_reg[56]_0 ,
    \state_out_reg[52]_0 ,
    \state_out_reg[48]_0 ,
    \state_out_reg[43]_0 ,
    \state_out_reg[39]_0 ,
    \state_out_reg[36]_0 ,
    \state_out_reg[32]_0 ,
    \state_out_reg[28]_0 ,
    \state_out_reg[23]_0 ,
    \state_out_reg[20]_0 ,
    \state_out_reg[16]_0 ,
    \state_out_reg[12]_0 ,
    \state_out_reg[8]_0 ,
    \state_out_reg[2]_0 ,
    \state_out_reg[28]_1 ,
    \state_out_reg[36]_1 ,
    \state_out_reg[44]_0 ,
    \state_out_reg[48]_1 ,
    \state_out_reg[52]_1 ,
    \state_out_reg[56]_1 ,
    \state_out_reg[60]_1 ,
    \state_out_reg[32]_1 ,
    \state_out_reg[36]_2 ,
    \state_out_reg[40]_0 ,
    \state_out_reg[44]_1 ,
    \state_out_reg[48]_2 ,
    \state_out_reg[52]_2 ,
    \state_out_reg[56]_2 ,
    \state_out_reg[60]_2 ,
    \state_out_reg[96]_0 ,
    \state_out_reg[96]_1 ,
    add_const_state_0,
    \state_out_reg[127]_0 ,
    enable,
    clk,
    rst);
  output [62:0]add_const_state;
  output [0:0]CO;
  output [70:0]D;
  output [119:0]Q;
  output [1:0]S;
  output [2:0]\state_out_reg[60]_0 ;
  output [1:0]\state_out_reg[56]_0 ;
  output [2:0]\state_out_reg[52]_0 ;
  output [1:0]\state_out_reg[48]_0 ;
  output [1:0]\state_out_reg[43]_0 ;
  output [0:0]\state_out_reg[39]_0 ;
  output [2:0]\state_out_reg[36]_0 ;
  output [2:0]\state_out_reg[32]_0 ;
  output [2:0]\state_out_reg[28]_0 ;
  output [0:0]\state_out_reg[23]_0 ;
  output [1:0]\state_out_reg[20]_0 ;
  output [3:0]\state_out_reg[16]_0 ;
  output [1:0]\state_out_reg[12]_0 ;
  output [2:0]\state_out_reg[8]_0 ;
  output [0:0]\state_out_reg[2]_0 ;
  input [119:0]\state_out_reg[28]_1 ;
  input [3:0]\state_out_reg[36]_1 ;
  input [1:0]\state_out_reg[44]_0 ;
  input [1:0]\state_out_reg[48]_1 ;
  input [3:0]\state_out_reg[52]_1 ;
  input [1:0]\state_out_reg[56]_1 ;
  input [1:0]\state_out_reg[60]_1 ;
  input [0:0]\state_out_reg[32]_1 ;
  input [1:0]\state_out_reg[36]_2 ;
  input [0:0]\state_out_reg[40]_0 ;
  input [0:0]\state_out_reg[44]_1 ;
  input [2:0]\state_out_reg[48]_2 ;
  input [0:0]\state_out_reg[52]_2 ;
  input [0:0]\state_out_reg[56]_2 ;
  input [2:0]\state_out_reg[60]_2 ;
  input [0:0]\state_out_reg[96]_0 ;
  input [0:0]\state_out_reg[96]_1 ;
  input [62:0]add_const_state_0;
  input [70:0]\state_out_reg[127]_0 ;
  input enable;
  input clk;
  input rst;

  wire [0:0]CO;
  wire [70:0]D;
  wire [119:0]Q;
  wire [1:0]S;
  wire [62:0]add_const_state;
  wire [62:0]add_const_state_0;
  wire clk;
  wire enable;
  wire [127:93]\round_state[4] ;
  wire rst;
  wire [60:1]sbox_state;
  wire [70:0]\state_out_reg[127]_0 ;
  wire [1:0]\state_out_reg[12]_0 ;
  wire [3:0]\state_out_reg[16]_0 ;
  wire [1:0]\state_out_reg[20]_0 ;
  wire [0:0]\state_out_reg[23]_0 ;
  wire [2:0]\state_out_reg[28]_0 ;
  wire [119:0]\state_out_reg[28]_1 ;
  wire [0:0]\state_out_reg[2]_0 ;
  wire [2:0]\state_out_reg[32]_0 ;
  wire [0:0]\state_out_reg[32]_1 ;
  wire [2:0]\state_out_reg[36]_0 ;
  wire [3:0]\state_out_reg[36]_1 ;
  wire [1:0]\state_out_reg[36]_2 ;
  wire [0:0]\state_out_reg[39]_0 ;
  wire [0:0]\state_out_reg[40]_0 ;
  wire [1:0]\state_out_reg[43]_0 ;
  wire [1:0]\state_out_reg[44]_0 ;
  wire [0:0]\state_out_reg[44]_1 ;
  wire [1:0]\state_out_reg[48]_0 ;
  wire [1:0]\state_out_reg[48]_1 ;
  wire [2:0]\state_out_reg[48]_2 ;
  wire [2:0]\state_out_reg[52]_0 ;
  wire [3:0]\state_out_reg[52]_1 ;
  wire [0:0]\state_out_reg[52]_2 ;
  wire [1:0]\state_out_reg[56]_0 ;
  wire [1:0]\state_out_reg[56]_1 ;
  wire [0:0]\state_out_reg[56]_2 ;
  wire [2:0]\state_out_reg[60]_0 ;
  wire [1:0]\state_out_reg[60]_1 ;
  wire [2:0]\state_out_reg[60]_2 ;
  wire [2:0]\state_out_reg[8]_0 ;
  wire [0:0]\state_out_reg[96]_0 ;
  wire [0:0]\state_out_reg[96]_1 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_add_constant_18 constant_inst
       (.CO(CO),
        .Q({Q[60:59],Q[57:55],Q[52],Q[50:47],Q[43:42],Q[39],Q[36:34],Q[32:30],Q[28],Q[26:25],Q[23],Q[20],Q[18],Q[16:12],Q[10],Q[8:6],Q[2]}),
        .add_const_state(add_const_state),
        .\state_out_reg[12] (\state_out_reg[12]_0 ),
        .\state_out_reg[16] (\state_out_reg[16]_0 ),
        .\state_out_reg[20] (\state_out_reg[20]_0 ),
        .\state_out_reg[23] (\state_out_reg[23]_0 ),
        .\state_out_reg[28] (\state_out_reg[28]_0 ),
        .\state_out_reg[2] (\state_out_reg[2]_0 ),
        .\state_out_reg[32] (\state_out_reg[32]_0 ),
        .\state_out_reg[32]_0 (\state_out_reg[32]_1 ),
        .\state_out_reg[36] (\state_out_reg[36]_0 ),
        .\state_out_reg[36]_0 (\state_out_reg[36]_1 ),
        .\state_out_reg[36]_1 (\state_out_reg[36]_2 ),
        .\state_out_reg[39] (\state_out_reg[39]_0 ),
        .\state_out_reg[40] (\state_out_reg[40]_0 ),
        .\state_out_reg[43] (\state_out_reg[43]_0 ),
        .\state_out_reg[44] (\state_out_reg[44]_0 ),
        .\state_out_reg[44]_0 (\state_out_reg[44]_1 ),
        .\state_out_reg[48] (\state_out_reg[48]_0 ),
        .\state_out_reg[48]_0 (\state_out_reg[48]_1 ),
        .\state_out_reg[48]_1 (\state_out_reg[48]_2 ),
        .\state_out_reg[52] (\state_out_reg[52]_0 ),
        .\state_out_reg[52]_0 (\state_out_reg[52]_1 ),
        .\state_out_reg[52]_1 (\state_out_reg[52]_2 ),
        .\state_out_reg[56] (\state_out_reg[56]_0 ),
        .\state_out_reg[56]_0 (\state_out_reg[56]_1 ),
        .\state_out_reg[56]_1 (\state_out_reg[56]_2 ),
        .\state_out_reg[60] (\state_out_reg[60]_0 ),
        .\state_out_reg[60]_0 (\state_out_reg[60]_1 ),
        .\state_out_reg[60]_1 (\state_out_reg[60]_2 ),
        .\state_out_reg[8] (\state_out_reg[8]_0 ),
        .\state_out_reg[96] (\state_out_reg[28]_1 [63:0]),
        .\state_out_reg[96]_0 (\state_out_reg[96]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_sbox_19 sbox_inst
       (.D({sbox_state[60:33],sbox_state[28:1]}),
        .Q({\round_state[4] [127:125],Q[119:92],\round_state[4] [96:93],Q[91:64],Q[0]}),
        .add_const_state({add_const_state[59:32],add_const_state[27:0]}),
        .add_const_state_0(add_const_state_0),
        .\state_out_reg[127] (D[70:1]),
        .\state_out_reg[28] (\state_out_reg[28]_1 [119:64]),
        .\state_out_reg[96] (\state_out_reg[96]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__14_i_1__0
       (.I0(Q[62]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__14_i_2
       (.I0(Q[61]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h9669)) 
    \state_out[0]_i_1__3 
       (.I0(\state_out_reg[96]_1 ),
        .I1(add_const_state_0[31]),
        .I2(\round_state[4] [96]),
        .I3(Q[0]),
        .O(D[0]));
  FDCE \state_out_reg[0] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [0]),
        .Q(Q[0]));
  FDCE \state_out_reg[100] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [43]),
        .Q(Q[95]));
  FDCE \state_out_reg[101] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [44]),
        .Q(Q[96]));
  FDCE \state_out_reg[102] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [45]),
        .Q(Q[97]));
  FDCE \state_out_reg[103] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [46]),
        .Q(Q[98]));
  FDCE \state_out_reg[104] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [47]),
        .Q(Q[99]));
  FDCE \state_out_reg[105] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [48]),
        .Q(Q[100]));
  FDCE \state_out_reg[106] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [49]),
        .Q(Q[101]));
  FDCE \state_out_reg[107] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [50]),
        .Q(Q[102]));
  FDCE \state_out_reg[108] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [51]),
        .Q(Q[103]));
  FDCE \state_out_reg[109] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [52]),
        .Q(Q[104]));
  FDCE \state_out_reg[10] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[10]),
        .Q(Q[10]));
  FDCE \state_out_reg[110] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [53]),
        .Q(Q[105]));
  FDCE \state_out_reg[111] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [54]),
        .Q(Q[106]));
  FDCE \state_out_reg[112] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [55]),
        .Q(Q[107]));
  FDCE \state_out_reg[113] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [56]),
        .Q(Q[108]));
  FDCE \state_out_reg[114] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [57]),
        .Q(Q[109]));
  FDCE \state_out_reg[115] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [58]),
        .Q(Q[110]));
  FDCE \state_out_reg[116] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [59]),
        .Q(Q[111]));
  FDCE \state_out_reg[117] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [60]),
        .Q(Q[112]));
  FDCE \state_out_reg[118] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [61]),
        .Q(Q[113]));
  FDCE \state_out_reg[119] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [62]),
        .Q(Q[114]));
  FDCE \state_out_reg[11] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[11]),
        .Q(Q[11]));
  FDCE \state_out_reg[120] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [63]),
        .Q(Q[115]));
  FDCE \state_out_reg[121] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [64]),
        .Q(Q[116]));
  FDCE \state_out_reg[122] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [65]),
        .Q(Q[117]));
  FDCE \state_out_reg[123] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [66]),
        .Q(Q[118]));
  FDCE \state_out_reg[124] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [67]),
        .Q(Q[119]));
  FDCE \state_out_reg[125] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [68]),
        .Q(\round_state[4] [125]));
  FDCE \state_out_reg[126] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [69]),
        .Q(\round_state[4] [126]));
  FDCE \state_out_reg[127] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [70]),
        .Q(\round_state[4] [127]));
  FDCE \state_out_reg[12] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[12]),
        .Q(Q[12]));
  FDCE \state_out_reg[13] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[13]),
        .Q(Q[13]));
  FDCE \state_out_reg[14] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[14]),
        .Q(Q[14]));
  FDCE \state_out_reg[15] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[15]),
        .Q(Q[15]));
  FDCE \state_out_reg[16] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[16]),
        .Q(Q[16]));
  FDCE \state_out_reg[17] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[17]),
        .Q(Q[17]));
  FDCE \state_out_reg[18] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[18]),
        .Q(Q[18]));
  FDCE \state_out_reg[19] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[19]),
        .Q(Q[19]));
  FDCE \state_out_reg[1] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[1]),
        .Q(Q[1]));
  FDCE \state_out_reg[20] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[20]),
        .Q(Q[20]));
  FDCE \state_out_reg[21] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[21]),
        .Q(Q[21]));
  FDCE \state_out_reg[22] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[22]),
        .Q(Q[22]));
  FDCE \state_out_reg[23] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[23]),
        .Q(Q[23]));
  FDCE \state_out_reg[24] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[24]),
        .Q(Q[24]));
  FDCE \state_out_reg[25] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[25]),
        .Q(Q[25]));
  FDCE \state_out_reg[26] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[26]),
        .Q(Q[26]));
  FDCE \state_out_reg[27] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[27]),
        .Q(Q[27]));
  FDCE \state_out_reg[28] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[28]),
        .Q(Q[28]));
  FDCE \state_out_reg[29] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [1]),
        .Q(Q[29]));
  FDCE \state_out_reg[2] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[2]),
        .Q(Q[2]));
  FDCE \state_out_reg[30] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [2]),
        .Q(Q[30]));
  FDCE \state_out_reg[31] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [3]),
        .Q(Q[31]));
  FDCE \state_out_reg[32] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [4]),
        .Q(Q[32]));
  FDCE \state_out_reg[33] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[33]),
        .Q(Q[33]));
  FDCE \state_out_reg[34] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[34]),
        .Q(Q[34]));
  FDCE \state_out_reg[35] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[35]),
        .Q(Q[35]));
  FDCE \state_out_reg[36] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[36]),
        .Q(Q[36]));
  FDCE \state_out_reg[37] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[37]),
        .Q(Q[37]));
  FDCE \state_out_reg[38] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[38]),
        .Q(Q[38]));
  FDCE \state_out_reg[39] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[39]),
        .Q(Q[39]));
  FDCE \state_out_reg[3] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[3]),
        .Q(Q[3]));
  FDCE \state_out_reg[40] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[40]),
        .Q(Q[40]));
  FDCE \state_out_reg[41] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[41]),
        .Q(Q[41]));
  FDCE \state_out_reg[42] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[42]),
        .Q(Q[42]));
  FDCE \state_out_reg[43] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[43]),
        .Q(Q[43]));
  FDCE \state_out_reg[44] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[44]),
        .Q(Q[44]));
  FDCE \state_out_reg[45] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[45]),
        .Q(Q[45]));
  FDCE \state_out_reg[46] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[46]),
        .Q(Q[46]));
  FDCE \state_out_reg[47] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[47]),
        .Q(Q[47]));
  FDCE \state_out_reg[48] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[48]),
        .Q(Q[48]));
  FDCE \state_out_reg[49] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[49]),
        .Q(Q[49]));
  FDCE \state_out_reg[4] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[4]),
        .Q(Q[4]));
  FDCE \state_out_reg[50] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[50]),
        .Q(Q[50]));
  FDCE \state_out_reg[51] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[51]),
        .Q(Q[51]));
  FDCE \state_out_reg[52] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[52]),
        .Q(Q[52]));
  FDCE \state_out_reg[53] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[53]),
        .Q(Q[53]));
  FDCE \state_out_reg[54] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[54]),
        .Q(Q[54]));
  FDCE \state_out_reg[55] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[55]),
        .Q(Q[55]));
  FDCE \state_out_reg[56] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[56]),
        .Q(Q[56]));
  FDCE \state_out_reg[57] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[57]),
        .Q(Q[57]));
  FDCE \state_out_reg[58] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[58]),
        .Q(Q[58]));
  FDCE \state_out_reg[59] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[59]),
        .Q(Q[59]));
  FDCE \state_out_reg[5] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[5]),
        .Q(Q[5]));
  FDCE \state_out_reg[60] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[60]),
        .Q(Q[60]));
  FDCE \state_out_reg[61] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [5]),
        .Q(Q[61]));
  FDCE \state_out_reg[62] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [6]),
        .Q(Q[62]));
  FDCE \state_out_reg[63] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [7]),
        .Q(Q[63]));
  FDCE \state_out_reg[65] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [8]),
        .Q(Q[64]));
  FDCE \state_out_reg[66] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [9]),
        .Q(Q[65]));
  FDCE \state_out_reg[67] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [10]),
        .Q(Q[66]));
  FDCE \state_out_reg[68] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [11]),
        .Q(Q[67]));
  FDCE \state_out_reg[69] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [12]),
        .Q(Q[68]));
  FDCE \state_out_reg[6] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[6]),
        .Q(Q[6]));
  FDCE \state_out_reg[70] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [13]),
        .Q(Q[69]));
  FDCE \state_out_reg[71] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [14]),
        .Q(Q[70]));
  FDCE \state_out_reg[72] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [15]),
        .Q(Q[71]));
  FDCE \state_out_reg[73] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [16]),
        .Q(Q[72]));
  FDCE \state_out_reg[74] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [17]),
        .Q(Q[73]));
  FDCE \state_out_reg[75] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [18]),
        .Q(Q[74]));
  FDCE \state_out_reg[76] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [19]),
        .Q(Q[75]));
  FDCE \state_out_reg[77] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [20]),
        .Q(Q[76]));
  FDCE \state_out_reg[78] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [21]),
        .Q(Q[77]));
  FDCE \state_out_reg[79] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [22]),
        .Q(Q[78]));
  FDCE \state_out_reg[7] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[7]),
        .Q(Q[7]));
  FDCE \state_out_reg[80] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [23]),
        .Q(Q[79]));
  FDCE \state_out_reg[81] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [24]),
        .Q(Q[80]));
  FDCE \state_out_reg[82] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [25]),
        .Q(Q[81]));
  FDCE \state_out_reg[83] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [26]),
        .Q(Q[82]));
  FDCE \state_out_reg[84] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [27]),
        .Q(Q[83]));
  FDCE \state_out_reg[85] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [28]),
        .Q(Q[84]));
  FDCE \state_out_reg[86] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [29]),
        .Q(Q[85]));
  FDCE \state_out_reg[87] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [30]),
        .Q(Q[86]));
  FDCE \state_out_reg[88] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [31]),
        .Q(Q[87]));
  FDCE \state_out_reg[89] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [32]),
        .Q(Q[88]));
  FDCE \state_out_reg[8] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[8]),
        .Q(Q[8]));
  FDCE \state_out_reg[90] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [33]),
        .Q(Q[89]));
  FDCE \state_out_reg[91] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [34]),
        .Q(Q[90]));
  FDCE \state_out_reg[92] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [35]),
        .Q(Q[91]));
  FDCE \state_out_reg[93] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [36]),
        .Q(\round_state[4] [93]));
  FDCE \state_out_reg[94] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [37]),
        .Q(\round_state[4] [94]));
  FDCE \state_out_reg[95] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [38]),
        .Q(\round_state[4] [95]));
  FDCE \state_out_reg[96] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [39]),
        .Q(\round_state[4] [96]));
  FDCE \state_out_reg[97] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [40]),
        .Q(Q[92]));
  FDCE \state_out_reg[98] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [41]),
        .Q(Q[93]));
  FDCE \state_out_reg[99] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [42]),
        .Q(Q[94]));
  FDCE \state_out_reg[9] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "ascon_round" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_round_5
   (add_const_state,
    \state_out_reg[63]_0 ,
    D,
    \state_out_reg[125]_0 ,
    \state_out_reg[33]_0 ,
    \state_out_reg[26]_0 ,
    \state_out_reg[24]_0 ,
    \state_out_reg[21]_0 ,
    \state_out_reg[15]_0 ,
    \state_out_reg[13]_0 ,
    \state_out_reg[9]_0 ,
    \state_out_reg[2]_0 ,
    \state_out_reg[63]_1 ,
    \state_out_reg[60]_0 ,
    \state_out_reg[57]_0 ,
    \state_out_reg[52]_0 ,
    \state_out_reg[47]_0 ,
    \state_out_reg[45]_0 ,
    \state_out_reg[41]_0 ,
    Q,
    \state_out_reg[36]_0 ,
    \state_out_reg[40]_0 ,
    \state_out_reg[44]_0 ,
    \state_out_reg[48]_0 ,
    \state_out_reg[52]_1 ,
    \state_out_reg[56]_0 ,
    \state_out_reg[60]_1 ,
    \state_out_reg[32]_0 ,
    \state_out_reg[36]_1 ,
    \state_out_reg[40]_1 ,
    \state_out_reg[44]_1 ,
    \state_out_reg[48]_1 ,
    \state_out_reg[52]_2 ,
    \state_out_reg[56]_1 ,
    \state_out_reg[60]_2 ,
    S,
    CO,
    add_const_state_0,
    \state_out_reg[127]_0 ,
    enable,
    clk,
    rst);
  output [62:0]add_const_state;
  output [0:0]\state_out_reg[63]_0 ;
  output [70:0]D;
  output [118:0]\state_out_reg[125]_0 ;
  output [3:0]\state_out_reg[33]_0 ;
  output [0:0]\state_out_reg[26]_0 ;
  output [1:0]\state_out_reg[24]_0 ;
  output [1:0]\state_out_reg[21]_0 ;
  output [1:0]\state_out_reg[15]_0 ;
  output [0:0]\state_out_reg[13]_0 ;
  output [3:0]\state_out_reg[9]_0 ;
  output [0:0]\state_out_reg[2]_0 ;
  output [0:0]\state_out_reg[63]_1 ;
  output [1:0]\state_out_reg[60]_0 ;
  output [3:0]\state_out_reg[57]_0 ;
  output [1:0]\state_out_reg[52]_0 ;
  output [1:0]\state_out_reg[47]_0 ;
  output [1:0]\state_out_reg[45]_0 ;
  output [3:0]\state_out_reg[41]_0 ;
  input [119:0]Q;
  input [0:0]\state_out_reg[36]_0 ;
  input [2:0]\state_out_reg[40]_0 ;
  input [1:0]\state_out_reg[44]_0 ;
  input [3:0]\state_out_reg[48]_0 ;
  input [1:0]\state_out_reg[52]_1 ;
  input [0:0]\state_out_reg[56]_0 ;
  input [2:0]\state_out_reg[60]_1 ;
  input [2:0]\state_out_reg[32]_0 ;
  input [2:0]\state_out_reg[36]_1 ;
  input [0:0]\state_out_reg[40]_1 ;
  input [1:0]\state_out_reg[44]_1 ;
  input [1:0]\state_out_reg[48]_1 ;
  input [2:0]\state_out_reg[52]_2 ;
  input [1:0]\state_out_reg[56]_1 ;
  input [2:0]\state_out_reg[60]_2 ;
  input [1:0]S;
  input [0:0]CO;
  input [61:0]add_const_state_0;
  input [70:0]\state_out_reg[127]_0 ;
  input enable;
  input clk;
  input rst;

  wire [0:0]CO;
  wire [70:0]D;
  wire [119:0]Q;
  wire [1:0]S;
  wire [62:0]add_const_state;
  wire [61:0]add_const_state_0;
  wire clk;
  wire enable;
  wire [127:0]\round_state[5] ;
  wire rst;
  wire [60:1]sbox_state;
  wire [118:0]\state_out_reg[125]_0 ;
  wire [70:0]\state_out_reg[127]_0 ;
  wire [0:0]\state_out_reg[13]_0 ;
  wire [1:0]\state_out_reg[15]_0 ;
  wire [1:0]\state_out_reg[21]_0 ;
  wire [1:0]\state_out_reg[24]_0 ;
  wire [0:0]\state_out_reg[26]_0 ;
  wire [0:0]\state_out_reg[2]_0 ;
  wire [2:0]\state_out_reg[32]_0 ;
  wire [3:0]\state_out_reg[33]_0 ;
  wire [0:0]\state_out_reg[36]_0 ;
  wire [2:0]\state_out_reg[36]_1 ;
  wire [2:0]\state_out_reg[40]_0 ;
  wire [0:0]\state_out_reg[40]_1 ;
  wire [3:0]\state_out_reg[41]_0 ;
  wire [1:0]\state_out_reg[44]_0 ;
  wire [1:0]\state_out_reg[44]_1 ;
  wire [1:0]\state_out_reg[45]_0 ;
  wire [1:0]\state_out_reg[47]_0 ;
  wire [3:0]\state_out_reg[48]_0 ;
  wire [1:0]\state_out_reg[48]_1 ;
  wire [1:0]\state_out_reg[52]_0 ;
  wire [1:0]\state_out_reg[52]_1 ;
  wire [2:0]\state_out_reg[52]_2 ;
  wire [0:0]\state_out_reg[56]_0 ;
  wire [1:0]\state_out_reg[56]_1 ;
  wire [3:0]\state_out_reg[57]_0 ;
  wire [1:0]\state_out_reg[60]_0 ;
  wire [2:0]\state_out_reg[60]_1 ;
  wire [2:0]\state_out_reg[60]_2 ;
  wire [0:0]\state_out_reg[63]_0 ;
  wire [0:0]\state_out_reg[63]_1 ;
  wire [3:0]\state_out_reg[9]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_add_constant_16 constant_inst
       (.Q(Q[63:0]),
        .S(S),
        .add_const_state(add_const_state),
        .state_out0_carry__13_0({\state_out_reg[125]_0 [59],\state_out_reg[125]_0 [57:53],\state_out_reg[125]_0 [51],\state_out_reg[125]_0 [49],\state_out_reg[125]_0 [46:43],\state_out_reg[125]_0 [40:37],\state_out_reg[125]_0 [32:29],\state_out_reg[125]_0 [25],\state_out_reg[125]_0 [23:22],\state_out_reg[125]_0 [20:19],\state_out_reg[125]_0 [14:12],\state_out_reg[125]_0 [8:5],\state_out_reg[125]_0 [1]}),
        .\state_out_reg[13] (\state_out_reg[13]_0 ),
        .\state_out_reg[15] (\state_out_reg[15]_0 ),
        .\state_out_reg[21] (\state_out_reg[21]_0 ),
        .\state_out_reg[24] (\state_out_reg[24]_0 ),
        .\state_out_reg[26] (\state_out_reg[26]_0 ),
        .\state_out_reg[2] (\state_out_reg[2]_0 ),
        .\state_out_reg[32] (\state_out_reg[32]_0 ),
        .\state_out_reg[33] (\state_out_reg[33]_0 ),
        .\state_out_reg[36] (\state_out_reg[36]_0 ),
        .\state_out_reg[36]_0 (\state_out_reg[36]_1 ),
        .\state_out_reg[40] (\state_out_reg[40]_0 ),
        .\state_out_reg[40]_0 (\state_out_reg[40]_1 ),
        .\state_out_reg[41] (\state_out_reg[41]_0 ),
        .\state_out_reg[44] (\state_out_reg[44]_0 ),
        .\state_out_reg[44]_0 (\state_out_reg[44]_1 ),
        .\state_out_reg[45] (\state_out_reg[45]_0 ),
        .\state_out_reg[47] (\state_out_reg[47]_0 ),
        .\state_out_reg[48] (\state_out_reg[48]_0 ),
        .\state_out_reg[48]_0 (\state_out_reg[48]_1 ),
        .\state_out_reg[52] (\state_out_reg[52]_0 ),
        .\state_out_reg[52]_0 (\state_out_reg[52]_1 ),
        .\state_out_reg[52]_1 (\state_out_reg[52]_2 ),
        .\state_out_reg[56] (\state_out_reg[56]_0 ),
        .\state_out_reg[56]_0 (\state_out_reg[56]_1 ),
        .\state_out_reg[57] (\state_out_reg[57]_0 ),
        .\state_out_reg[60] (\state_out_reg[60]_0 ),
        .\state_out_reg[60]_0 (\state_out_reg[60]_1 ),
        .\state_out_reg[60]_1 (\state_out_reg[60]_2 ),
        .\state_out_reg[63] (\state_out_reg[63]_0 ),
        .\state_out_reg[9] (\state_out_reg[9]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_sbox_17 sbox_inst
       (.CO(CO),
        .D({sbox_state[60:33],sbox_state[28:1]}),
        .Q(Q[119:64]),
        .add_const_state({add_const_state[59:32],add_const_state[27:0]}),
        .add_const_state_0(add_const_state_0),
        .\state_out_reg[127] (D[70:2]),
        .\state_out_reg[31] ({\round_state[5] [127:126],\state_out_reg[125]_0 [118:91],\round_state[5] [97:94],\state_out_reg[125]_0 [90:63],\round_state[5] [65],\state_out_reg[125]_0 [0],\round_state[5] [0]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__14_i_1__1
       (.I0(\state_out_reg[125]_0 [62]),
        .O(\state_out_reg[63]_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \state_out[0]_i_1__4 
       (.I0(CO),
        .I1(add_const_state_0[30]),
        .I2(\round_state[5] [96]),
        .I3(\round_state[5] [0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h65)) 
    \state_out[1]_i_1 
       (.I0(\state_out_reg[125]_0 [0]),
        .I1(\round_state[5] [97]),
        .I2(add_const_state_0[31]),
        .O(D[1]));
  FDCE \state_out_reg[0] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [0]),
        .Q(\round_state[5] [0]));
  FDCE \state_out_reg[100] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [43]),
        .Q(\state_out_reg[125]_0 [93]));
  FDCE \state_out_reg[101] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [44]),
        .Q(\state_out_reg[125]_0 [94]));
  FDCE \state_out_reg[102] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [45]),
        .Q(\state_out_reg[125]_0 [95]));
  FDCE \state_out_reg[103] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [46]),
        .Q(\state_out_reg[125]_0 [96]));
  FDCE \state_out_reg[104] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [47]),
        .Q(\state_out_reg[125]_0 [97]));
  FDCE \state_out_reg[105] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [48]),
        .Q(\state_out_reg[125]_0 [98]));
  FDCE \state_out_reg[106] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [49]),
        .Q(\state_out_reg[125]_0 [99]));
  FDCE \state_out_reg[107] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [50]),
        .Q(\state_out_reg[125]_0 [100]));
  FDCE \state_out_reg[108] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [51]),
        .Q(\state_out_reg[125]_0 [101]));
  FDCE \state_out_reg[109] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [52]),
        .Q(\state_out_reg[125]_0 [102]));
  FDCE \state_out_reg[10] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[10]),
        .Q(\state_out_reg[125]_0 [9]));
  FDCE \state_out_reg[110] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [53]),
        .Q(\state_out_reg[125]_0 [103]));
  FDCE \state_out_reg[111] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [54]),
        .Q(\state_out_reg[125]_0 [104]));
  FDCE \state_out_reg[112] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [55]),
        .Q(\state_out_reg[125]_0 [105]));
  FDCE \state_out_reg[113] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [56]),
        .Q(\state_out_reg[125]_0 [106]));
  FDCE \state_out_reg[114] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [57]),
        .Q(\state_out_reg[125]_0 [107]));
  FDCE \state_out_reg[115] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [58]),
        .Q(\state_out_reg[125]_0 [108]));
  FDCE \state_out_reg[116] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [59]),
        .Q(\state_out_reg[125]_0 [109]));
  FDCE \state_out_reg[117] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [60]),
        .Q(\state_out_reg[125]_0 [110]));
  FDCE \state_out_reg[118] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [61]),
        .Q(\state_out_reg[125]_0 [111]));
  FDCE \state_out_reg[119] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [62]),
        .Q(\state_out_reg[125]_0 [112]));
  FDCE \state_out_reg[11] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[11]),
        .Q(\state_out_reg[125]_0 [10]));
  FDCE \state_out_reg[120] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [63]),
        .Q(\state_out_reg[125]_0 [113]));
  FDCE \state_out_reg[121] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [64]),
        .Q(\state_out_reg[125]_0 [114]));
  FDCE \state_out_reg[122] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [65]),
        .Q(\state_out_reg[125]_0 [115]));
  FDCE \state_out_reg[123] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [66]),
        .Q(\state_out_reg[125]_0 [116]));
  FDCE \state_out_reg[124] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [67]),
        .Q(\state_out_reg[125]_0 [117]));
  FDCE \state_out_reg[125] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [68]),
        .Q(\state_out_reg[125]_0 [118]));
  FDCE \state_out_reg[126] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [69]),
        .Q(\round_state[5] [126]));
  FDCE \state_out_reg[127] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [70]),
        .Q(\round_state[5] [127]));
  FDCE \state_out_reg[12] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[12]),
        .Q(\state_out_reg[125]_0 [11]));
  FDCE \state_out_reg[13] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[13]),
        .Q(\state_out_reg[125]_0 [12]));
  FDCE \state_out_reg[14] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[14]),
        .Q(\state_out_reg[125]_0 [13]));
  FDCE \state_out_reg[15] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[15]),
        .Q(\state_out_reg[125]_0 [14]));
  FDCE \state_out_reg[16] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[16]),
        .Q(\state_out_reg[125]_0 [15]));
  FDCE \state_out_reg[17] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[17]),
        .Q(\state_out_reg[125]_0 [16]));
  FDCE \state_out_reg[18] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[18]),
        .Q(\state_out_reg[125]_0 [17]));
  FDCE \state_out_reg[19] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[19]),
        .Q(\state_out_reg[125]_0 [18]));
  FDCE \state_out_reg[1] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[1]),
        .Q(\state_out_reg[125]_0 [0]));
  FDCE \state_out_reg[20] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[20]),
        .Q(\state_out_reg[125]_0 [19]));
  FDCE \state_out_reg[21] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[21]),
        .Q(\state_out_reg[125]_0 [20]));
  FDCE \state_out_reg[22] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[22]),
        .Q(\state_out_reg[125]_0 [21]));
  FDCE \state_out_reg[23] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[23]),
        .Q(\state_out_reg[125]_0 [22]));
  FDCE \state_out_reg[24] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[24]),
        .Q(\state_out_reg[125]_0 [23]));
  FDCE \state_out_reg[25] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[25]),
        .Q(\state_out_reg[125]_0 [24]));
  FDCE \state_out_reg[26] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[26]),
        .Q(\state_out_reg[125]_0 [25]));
  FDCE \state_out_reg[27] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[27]),
        .Q(\state_out_reg[125]_0 [26]));
  FDCE \state_out_reg[28] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[28]),
        .Q(\state_out_reg[125]_0 [27]));
  FDCE \state_out_reg[29] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [1]),
        .Q(\state_out_reg[125]_0 [28]));
  FDCE \state_out_reg[2] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[2]),
        .Q(\state_out_reg[125]_0 [1]));
  FDCE \state_out_reg[30] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [2]),
        .Q(\state_out_reg[125]_0 [29]));
  FDCE \state_out_reg[31] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [3]),
        .Q(\state_out_reg[125]_0 [30]));
  FDCE \state_out_reg[32] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [4]),
        .Q(\state_out_reg[125]_0 [31]));
  FDCE \state_out_reg[33] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[33]),
        .Q(\state_out_reg[125]_0 [32]));
  FDCE \state_out_reg[34] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[34]),
        .Q(\state_out_reg[125]_0 [33]));
  FDCE \state_out_reg[35] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[35]),
        .Q(\state_out_reg[125]_0 [34]));
  FDCE \state_out_reg[36] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[36]),
        .Q(\state_out_reg[125]_0 [35]));
  FDCE \state_out_reg[37] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[37]),
        .Q(\state_out_reg[125]_0 [36]));
  FDCE \state_out_reg[38] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[38]),
        .Q(\state_out_reg[125]_0 [37]));
  FDCE \state_out_reg[39] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[39]),
        .Q(\state_out_reg[125]_0 [38]));
  FDCE \state_out_reg[3] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[3]),
        .Q(\state_out_reg[125]_0 [2]));
  FDCE \state_out_reg[40] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[40]),
        .Q(\state_out_reg[125]_0 [39]));
  FDCE \state_out_reg[41] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[41]),
        .Q(\state_out_reg[125]_0 [40]));
  FDCE \state_out_reg[42] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[42]),
        .Q(\state_out_reg[125]_0 [41]));
  FDCE \state_out_reg[43] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[43]),
        .Q(\state_out_reg[125]_0 [42]));
  FDCE \state_out_reg[44] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[44]),
        .Q(\state_out_reg[125]_0 [43]));
  FDCE \state_out_reg[45] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[45]),
        .Q(\state_out_reg[125]_0 [44]));
  FDCE \state_out_reg[46] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[46]),
        .Q(\state_out_reg[125]_0 [45]));
  FDCE \state_out_reg[47] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[47]),
        .Q(\state_out_reg[125]_0 [46]));
  FDCE \state_out_reg[48] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[48]),
        .Q(\state_out_reg[125]_0 [47]));
  FDCE \state_out_reg[49] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[49]),
        .Q(\state_out_reg[125]_0 [48]));
  FDCE \state_out_reg[4] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[4]),
        .Q(\state_out_reg[125]_0 [3]));
  FDCE \state_out_reg[50] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[50]),
        .Q(\state_out_reg[125]_0 [49]));
  FDCE \state_out_reg[51] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[51]),
        .Q(\state_out_reg[125]_0 [50]));
  FDCE \state_out_reg[52] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[52]),
        .Q(\state_out_reg[125]_0 [51]));
  FDCE \state_out_reg[53] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[53]),
        .Q(\state_out_reg[125]_0 [52]));
  FDCE \state_out_reg[54] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[54]),
        .Q(\state_out_reg[125]_0 [53]));
  FDCE \state_out_reg[55] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[55]),
        .Q(\state_out_reg[125]_0 [54]));
  FDCE \state_out_reg[56] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[56]),
        .Q(\state_out_reg[125]_0 [55]));
  FDCE \state_out_reg[57] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[57]),
        .Q(\state_out_reg[125]_0 [56]));
  FDCE \state_out_reg[58] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[58]),
        .Q(\state_out_reg[125]_0 [57]));
  FDCE \state_out_reg[59] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[59]),
        .Q(\state_out_reg[125]_0 [58]));
  FDCE \state_out_reg[5] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[5]),
        .Q(\state_out_reg[125]_0 [4]));
  FDCE \state_out_reg[60] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[60]),
        .Q(\state_out_reg[125]_0 [59]));
  FDCE \state_out_reg[61] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [5]),
        .Q(\state_out_reg[125]_0 [60]));
  FDCE \state_out_reg[62] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [6]),
        .Q(\state_out_reg[125]_0 [61]));
  FDCE \state_out_reg[63] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [7]),
        .Q(\state_out_reg[125]_0 [62]));
  FDCE \state_out_reg[65] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [8]),
        .Q(\round_state[5] [65]));
  FDCE \state_out_reg[66] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [9]),
        .Q(\state_out_reg[125]_0 [63]));
  FDCE \state_out_reg[67] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [10]),
        .Q(\state_out_reg[125]_0 [64]));
  FDCE \state_out_reg[68] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [11]),
        .Q(\state_out_reg[125]_0 [65]));
  FDCE \state_out_reg[69] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [12]),
        .Q(\state_out_reg[125]_0 [66]));
  FDCE \state_out_reg[6] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[6]),
        .Q(\state_out_reg[125]_0 [5]));
  FDCE \state_out_reg[70] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [13]),
        .Q(\state_out_reg[125]_0 [67]));
  FDCE \state_out_reg[71] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [14]),
        .Q(\state_out_reg[125]_0 [68]));
  FDCE \state_out_reg[72] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [15]),
        .Q(\state_out_reg[125]_0 [69]));
  FDCE \state_out_reg[73] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [16]),
        .Q(\state_out_reg[125]_0 [70]));
  FDCE \state_out_reg[74] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [17]),
        .Q(\state_out_reg[125]_0 [71]));
  FDCE \state_out_reg[75] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [18]),
        .Q(\state_out_reg[125]_0 [72]));
  FDCE \state_out_reg[76] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [19]),
        .Q(\state_out_reg[125]_0 [73]));
  FDCE \state_out_reg[77] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [20]),
        .Q(\state_out_reg[125]_0 [74]));
  FDCE \state_out_reg[78] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [21]),
        .Q(\state_out_reg[125]_0 [75]));
  FDCE \state_out_reg[79] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [22]),
        .Q(\state_out_reg[125]_0 [76]));
  FDCE \state_out_reg[7] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[7]),
        .Q(\state_out_reg[125]_0 [6]));
  FDCE \state_out_reg[80] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [23]),
        .Q(\state_out_reg[125]_0 [77]));
  FDCE \state_out_reg[81] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [24]),
        .Q(\state_out_reg[125]_0 [78]));
  FDCE \state_out_reg[82] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [25]),
        .Q(\state_out_reg[125]_0 [79]));
  FDCE \state_out_reg[83] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [26]),
        .Q(\state_out_reg[125]_0 [80]));
  FDCE \state_out_reg[84] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [27]),
        .Q(\state_out_reg[125]_0 [81]));
  FDCE \state_out_reg[85] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [28]),
        .Q(\state_out_reg[125]_0 [82]));
  FDCE \state_out_reg[86] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [29]),
        .Q(\state_out_reg[125]_0 [83]));
  FDCE \state_out_reg[87] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [30]),
        .Q(\state_out_reg[125]_0 [84]));
  FDCE \state_out_reg[88] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [31]),
        .Q(\state_out_reg[125]_0 [85]));
  FDCE \state_out_reg[89] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [32]),
        .Q(\state_out_reg[125]_0 [86]));
  FDCE \state_out_reg[8] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[8]),
        .Q(\state_out_reg[125]_0 [7]));
  FDCE \state_out_reg[90] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [33]),
        .Q(\state_out_reg[125]_0 [87]));
  FDCE \state_out_reg[91] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [34]),
        .Q(\state_out_reg[125]_0 [88]));
  FDCE \state_out_reg[92] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [35]),
        .Q(\state_out_reg[125]_0 [89]));
  FDCE \state_out_reg[93] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [36]),
        .Q(\state_out_reg[125]_0 [90]));
  FDCE \state_out_reg[94] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [37]),
        .Q(\round_state[5] [94]));
  FDCE \state_out_reg[95] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [38]),
        .Q(\round_state[5] [95]));
  FDCE \state_out_reg[96] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [39]),
        .Q(\round_state[5] [96]));
  FDCE \state_out_reg[97] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [40]),
        .Q(\round_state[5] [97]));
  FDCE \state_out_reg[98] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [41]),
        .Q(\state_out_reg[125]_0 [91]));
  FDCE \state_out_reg[99] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [42]),
        .Q(\state_out_reg[125]_0 [92]));
  FDCE \state_out_reg[9] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[9]),
        .Q(\state_out_reg[125]_0 [8]));
endmodule

(* ORIG_REF_NAME = "ascon_round" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_round_6
   (add_const_state,
    CO,
    D,
    Q,
    S,
    \state_out_reg[61]_0 ,
    \state_out_reg[57]_0 ,
    \state_out_reg[53]_0 ,
    \state_out_reg[49]_0 ,
    \state_out_reg[43]_0 ,
    \state_out_reg[41]_0 ,
    \state_out_reg[37]_0 ,
    \state_out_reg[33]_0 ,
    \state_out_reg[29]_0 ,
    \state_out_reg[25]_0 ,
    \state_out_reg[20]_0 ,
    \state_out_reg[17]_0 ,
    \state_out_reg[13]_0 ,
    \state_out_reg[8]_0 ,
    \state_out_reg[5]_0 ,
    \state_out_reg[29]_1 ,
    \state_out_reg[37]_1 ,
    \state_out_reg[41]_1 ,
    \state_out_reg[45]_0 ,
    \state_out_reg[49]_1 ,
    \state_out_reg[53]_1 ,
    \state_out_reg[57]_1 ,
    \state_out_reg[61]_1 ,
    \state_out_reg[33]_1 ,
    \state_out_reg[41]_2 ,
    \state_out_reg[45]_1 ,
    \state_out_reg[49]_2 ,
    \state_out_reg[53]_2 ,
    \state_out_reg[57]_2 ,
    \state_out_reg[61]_2 ,
    \state_out_reg[96]_0 ,
    \state_out_reg[96]_1 ,
    add_const_state_0,
    \state_out_reg[127]_0 ,
    enable,
    clk,
    rst);
  output [61:0]add_const_state;
  output [0:0]CO;
  output [70:0]D;
  output [118:0]Q;
  output [0:0]S;
  output [3:0]\state_out_reg[61]_0 ;
  output [2:0]\state_out_reg[57]_0 ;
  output [2:0]\state_out_reg[53]_0 ;
  output [1:0]\state_out_reg[49]_0 ;
  output [1:0]\state_out_reg[43]_0 ;
  output [2:0]\state_out_reg[41]_0 ;
  output [3:0]\state_out_reg[37]_0 ;
  output [1:0]\state_out_reg[33]_0 ;
  output [1:0]\state_out_reg[29]_0 ;
  output [2:0]\state_out_reg[25]_0 ;
  output [2:0]\state_out_reg[20]_0 ;
  output [1:0]\state_out_reg[17]_0 ;
  output [1:0]\state_out_reg[13]_0 ;
  output [2:0]\state_out_reg[8]_0 ;
  output [3:0]\state_out_reg[5]_0 ;
  input [118:0]\state_out_reg[29]_1 ;
  input [0:0]\state_out_reg[37]_1 ;
  input [3:0]\state_out_reg[41]_1 ;
  input [0:0]\state_out_reg[45]_0 ;
  input [1:0]\state_out_reg[49]_1 ;
  input [1:0]\state_out_reg[53]_1 ;
  input [1:0]\state_out_reg[57]_1 ;
  input [0:0]\state_out_reg[61]_1 ;
  input [3:0]\state_out_reg[33]_1 ;
  input [3:0]\state_out_reg[41]_2 ;
  input [1:0]\state_out_reg[45]_1 ;
  input [1:0]\state_out_reg[49]_2 ;
  input [1:0]\state_out_reg[53]_2 ;
  input [3:0]\state_out_reg[57]_2 ;
  input [1:0]\state_out_reg[61]_2 ;
  input [0:0]\state_out_reg[96]_0 ;
  input [0:0]\state_out_reg[96]_1 ;
  input [61:0]add_const_state_0;
  input [70:0]\state_out_reg[127]_0 ;
  input enable;
  input clk;
  input rst;

  wire [0:0]CO;
  wire [70:0]D;
  wire [118:0]Q;
  wire [0:0]S;
  wire [61:0]add_const_state;
  wire [61:0]add_const_state_0;
  wire clk;
  wire enable;
  wire [127:0]\round_state[6] ;
  wire rst;
  wire [61:2]sbox_state;
  wire [70:0]\state_out_reg[127]_0 ;
  wire [1:0]\state_out_reg[13]_0 ;
  wire [1:0]\state_out_reg[17]_0 ;
  wire [2:0]\state_out_reg[20]_0 ;
  wire [2:0]\state_out_reg[25]_0 ;
  wire [1:0]\state_out_reg[29]_0 ;
  wire [118:0]\state_out_reg[29]_1 ;
  wire [1:0]\state_out_reg[33]_0 ;
  wire [3:0]\state_out_reg[33]_1 ;
  wire [3:0]\state_out_reg[37]_0 ;
  wire [0:0]\state_out_reg[37]_1 ;
  wire [2:0]\state_out_reg[41]_0 ;
  wire [3:0]\state_out_reg[41]_1 ;
  wire [3:0]\state_out_reg[41]_2 ;
  wire [1:0]\state_out_reg[43]_0 ;
  wire [0:0]\state_out_reg[45]_0 ;
  wire [1:0]\state_out_reg[45]_1 ;
  wire [1:0]\state_out_reg[49]_0 ;
  wire [1:0]\state_out_reg[49]_1 ;
  wire [1:0]\state_out_reg[49]_2 ;
  wire [2:0]\state_out_reg[53]_0 ;
  wire [1:0]\state_out_reg[53]_1 ;
  wire [1:0]\state_out_reg[53]_2 ;
  wire [2:0]\state_out_reg[57]_0 ;
  wire [1:0]\state_out_reg[57]_1 ;
  wire [3:0]\state_out_reg[57]_2 ;
  wire [3:0]\state_out_reg[5]_0 ;
  wire [3:0]\state_out_reg[61]_0 ;
  wire [0:0]\state_out_reg[61]_1 ;
  wire [1:0]\state_out_reg[61]_2 ;
  wire [2:0]\state_out_reg[8]_0 ;
  wire [0:0]\state_out_reg[96]_0 ;
  wire [0:0]\state_out_reg[96]_1 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_add_constant_14 constant_inst
       (.CO(CO),
        .Q({Q[60:56],Q[54:50],Q[48],Q[45],Q[42:39],Q[37:32],Q[29:28],Q[25:22],Q[19:15],Q[12],Q[9],Q[7:1]}),
        .add_const_state(add_const_state),
        .\state_out_reg[13] (\state_out_reg[13]_0 ),
        .\state_out_reg[17] (\state_out_reg[17]_0 ),
        .\state_out_reg[20] (\state_out_reg[20]_0 ),
        .\state_out_reg[25] (\state_out_reg[25]_0 ),
        .\state_out_reg[29] (\state_out_reg[29]_0 ),
        .\state_out_reg[33] (\state_out_reg[33]_0 ),
        .\state_out_reg[33]_0 (\state_out_reg[33]_1 ),
        .\state_out_reg[37] (\state_out_reg[37]_0 ),
        .\state_out_reg[37]_0 (\state_out_reg[37]_1 ),
        .\state_out_reg[41] (\state_out_reg[41]_0 ),
        .\state_out_reg[41]_0 (\state_out_reg[41]_1 ),
        .\state_out_reg[41]_1 (\state_out_reg[41]_2 ),
        .\state_out_reg[43] (\state_out_reg[43]_0 ),
        .\state_out_reg[45] (\state_out_reg[45]_0 ),
        .\state_out_reg[45]_0 (\state_out_reg[45]_1 ),
        .\state_out_reg[49] (\state_out_reg[49]_0 ),
        .\state_out_reg[49]_0 (\state_out_reg[49]_1 ),
        .\state_out_reg[49]_1 (\state_out_reg[49]_2 ),
        .\state_out_reg[53] (\state_out_reg[53]_0 ),
        .\state_out_reg[53]_0 (\state_out_reg[53]_1 ),
        .\state_out_reg[53]_1 (\state_out_reg[53]_2 ),
        .\state_out_reg[57] (\state_out_reg[57]_0 ),
        .\state_out_reg[57]_0 (\state_out_reg[57]_1 ),
        .\state_out_reg[57]_1 (\state_out_reg[57]_2 ),
        .\state_out_reg[5] (\state_out_reg[5]_0 ),
        .\state_out_reg[61] (\state_out_reg[61]_0 ),
        .\state_out_reg[61]_0 (\state_out_reg[61]_1 ),
        .\state_out_reg[61]_1 (\state_out_reg[61]_2 ),
        .\state_out_reg[8] (\state_out_reg[8]_0 ),
        .\state_out_reg[96] (\state_out_reg[29]_1 [62:0]),
        .\state_out_reg[96]_0 (\state_out_reg[96]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_sbox_15 sbox_inst
       (.D({sbox_state[61:34],sbox_state[29:2]}),
        .Q({\round_state[6] [127:126],Q[118:91],\round_state[6] [97:94],Q[90:63],\round_state[6] [65],Q[0],\round_state[6] [0]}),
        .add_const_state({add_const_state[59:32],add_const_state[27:0]}),
        .add_const_state_0(add_const_state_0),
        .\state_out_reg[127] (D[70:2]),
        .\state_out_reg[29] (\state_out_reg[29]_1 [118:63]),
        .\state_out_reg[96] (\state_out_reg[96]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__14_i_1__2
       (.I0(Q[62]),
        .O(S));
  LUT4 #(
    .INIT(16'h6996)) 
    \state_out[0]_i_1__5 
       (.I0(\state_out_reg[96]_1 ),
        .I1(add_const_state_0[30]),
        .I2(\round_state[6] [96]),
        .I3(\round_state[6] [0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h65)) 
    \state_out[1]_i_1__0 
       (.I0(Q[0]),
        .I1(\round_state[6] [97]),
        .I2(add_const_state_0[31]),
        .O(D[1]));
  FDCE \state_out_reg[0] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [0]),
        .Q(\round_state[6] [0]));
  FDCE \state_out_reg[100] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [43]),
        .Q(Q[93]));
  FDCE \state_out_reg[101] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [44]),
        .Q(Q[94]));
  FDCE \state_out_reg[102] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [45]),
        .Q(Q[95]));
  FDCE \state_out_reg[103] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [46]),
        .Q(Q[96]));
  FDCE \state_out_reg[104] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [47]),
        .Q(Q[97]));
  FDCE \state_out_reg[105] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [48]),
        .Q(Q[98]));
  FDCE \state_out_reg[106] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [49]),
        .Q(Q[99]));
  FDCE \state_out_reg[107] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [50]),
        .Q(Q[100]));
  FDCE \state_out_reg[108] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [51]),
        .Q(Q[101]));
  FDCE \state_out_reg[109] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [52]),
        .Q(Q[102]));
  FDCE \state_out_reg[10] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[10]),
        .Q(Q[9]));
  FDCE \state_out_reg[110] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [53]),
        .Q(Q[103]));
  FDCE \state_out_reg[111] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [54]),
        .Q(Q[104]));
  FDCE \state_out_reg[112] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [55]),
        .Q(Q[105]));
  FDCE \state_out_reg[113] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [56]),
        .Q(Q[106]));
  FDCE \state_out_reg[114] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [57]),
        .Q(Q[107]));
  FDCE \state_out_reg[115] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [58]),
        .Q(Q[108]));
  FDCE \state_out_reg[116] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [59]),
        .Q(Q[109]));
  FDCE \state_out_reg[117] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [60]),
        .Q(Q[110]));
  FDCE \state_out_reg[118] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [61]),
        .Q(Q[111]));
  FDCE \state_out_reg[119] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [62]),
        .Q(Q[112]));
  FDCE \state_out_reg[11] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[11]),
        .Q(Q[10]));
  FDCE \state_out_reg[120] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [63]),
        .Q(Q[113]));
  FDCE \state_out_reg[121] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [64]),
        .Q(Q[114]));
  FDCE \state_out_reg[122] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [65]),
        .Q(Q[115]));
  FDCE \state_out_reg[123] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [66]),
        .Q(Q[116]));
  FDCE \state_out_reg[124] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [67]),
        .Q(Q[117]));
  FDCE \state_out_reg[125] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [68]),
        .Q(Q[118]));
  FDCE \state_out_reg[126] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [69]),
        .Q(\round_state[6] [126]));
  FDCE \state_out_reg[127] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [70]),
        .Q(\round_state[6] [127]));
  FDCE \state_out_reg[12] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[12]),
        .Q(Q[11]));
  FDCE \state_out_reg[13] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[13]),
        .Q(Q[12]));
  FDCE \state_out_reg[14] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[14]),
        .Q(Q[13]));
  FDCE \state_out_reg[15] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[15]),
        .Q(Q[14]));
  FDCE \state_out_reg[16] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[16]),
        .Q(Q[15]));
  FDCE \state_out_reg[17] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[17]),
        .Q(Q[16]));
  FDCE \state_out_reg[18] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[18]),
        .Q(Q[17]));
  FDCE \state_out_reg[19] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[19]),
        .Q(Q[18]));
  FDCE \state_out_reg[1] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [1]),
        .Q(Q[0]));
  FDCE \state_out_reg[20] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[20]),
        .Q(Q[19]));
  FDCE \state_out_reg[21] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[21]),
        .Q(Q[20]));
  FDCE \state_out_reg[22] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[22]),
        .Q(Q[21]));
  FDCE \state_out_reg[23] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[23]),
        .Q(Q[22]));
  FDCE \state_out_reg[24] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[24]),
        .Q(Q[23]));
  FDCE \state_out_reg[25] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[25]),
        .Q(Q[24]));
  FDCE \state_out_reg[26] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[26]),
        .Q(Q[25]));
  FDCE \state_out_reg[27] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[27]),
        .Q(Q[26]));
  FDCE \state_out_reg[28] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[28]),
        .Q(Q[27]));
  FDCE \state_out_reg[29] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[29]),
        .Q(Q[28]));
  FDCE \state_out_reg[2] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[2]),
        .Q(Q[1]));
  FDCE \state_out_reg[30] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [2]),
        .Q(Q[29]));
  FDCE \state_out_reg[31] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [3]),
        .Q(Q[30]));
  FDCE \state_out_reg[32] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [4]),
        .Q(Q[31]));
  FDCE \state_out_reg[33] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [5]),
        .Q(Q[32]));
  FDCE \state_out_reg[34] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[34]),
        .Q(Q[33]));
  FDCE \state_out_reg[35] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[35]),
        .Q(Q[34]));
  FDCE \state_out_reg[36] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[36]),
        .Q(Q[35]));
  FDCE \state_out_reg[37] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[37]),
        .Q(Q[36]));
  FDCE \state_out_reg[38] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[38]),
        .Q(Q[37]));
  FDCE \state_out_reg[39] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[39]),
        .Q(Q[38]));
  FDCE \state_out_reg[3] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[3]),
        .Q(Q[2]));
  FDCE \state_out_reg[40] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[40]),
        .Q(Q[39]));
  FDCE \state_out_reg[41] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[41]),
        .Q(Q[40]));
  FDCE \state_out_reg[42] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[42]),
        .Q(Q[41]));
  FDCE \state_out_reg[43] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[43]),
        .Q(Q[42]));
  FDCE \state_out_reg[44] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[44]),
        .Q(Q[43]));
  FDCE \state_out_reg[45] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[45]),
        .Q(Q[44]));
  FDCE \state_out_reg[46] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[46]),
        .Q(Q[45]));
  FDCE \state_out_reg[47] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[47]),
        .Q(Q[46]));
  FDCE \state_out_reg[48] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[48]),
        .Q(Q[47]));
  FDCE \state_out_reg[49] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[49]),
        .Q(Q[48]));
  FDCE \state_out_reg[4] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[4]),
        .Q(Q[3]));
  FDCE \state_out_reg[50] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[50]),
        .Q(Q[49]));
  FDCE \state_out_reg[51] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[51]),
        .Q(Q[50]));
  FDCE \state_out_reg[52] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[52]),
        .Q(Q[51]));
  FDCE \state_out_reg[53] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[53]),
        .Q(Q[52]));
  FDCE \state_out_reg[54] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[54]),
        .Q(Q[53]));
  FDCE \state_out_reg[55] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[55]),
        .Q(Q[54]));
  FDCE \state_out_reg[56] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[56]),
        .Q(Q[55]));
  FDCE \state_out_reg[57] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[57]),
        .Q(Q[56]));
  FDCE \state_out_reg[58] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[58]),
        .Q(Q[57]));
  FDCE \state_out_reg[59] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[59]),
        .Q(Q[58]));
  FDCE \state_out_reg[5] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[5]),
        .Q(Q[4]));
  FDCE \state_out_reg[60] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[60]),
        .Q(Q[59]));
  FDCE \state_out_reg[61] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[61]),
        .Q(Q[60]));
  FDCE \state_out_reg[62] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [6]),
        .Q(Q[61]));
  FDCE \state_out_reg[63] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [7]),
        .Q(Q[62]));
  FDCE \state_out_reg[65] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [8]),
        .Q(\round_state[6] [65]));
  FDCE \state_out_reg[66] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [9]),
        .Q(Q[63]));
  FDCE \state_out_reg[67] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [10]),
        .Q(Q[64]));
  FDCE \state_out_reg[68] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [11]),
        .Q(Q[65]));
  FDCE \state_out_reg[69] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [12]),
        .Q(Q[66]));
  FDCE \state_out_reg[6] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[6]),
        .Q(Q[5]));
  FDCE \state_out_reg[70] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [13]),
        .Q(Q[67]));
  FDCE \state_out_reg[71] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [14]),
        .Q(Q[68]));
  FDCE \state_out_reg[72] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [15]),
        .Q(Q[69]));
  FDCE \state_out_reg[73] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [16]),
        .Q(Q[70]));
  FDCE \state_out_reg[74] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [17]),
        .Q(Q[71]));
  FDCE \state_out_reg[75] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [18]),
        .Q(Q[72]));
  FDCE \state_out_reg[76] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [19]),
        .Q(Q[73]));
  FDCE \state_out_reg[77] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [20]),
        .Q(Q[74]));
  FDCE \state_out_reg[78] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [21]),
        .Q(Q[75]));
  FDCE \state_out_reg[79] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [22]),
        .Q(Q[76]));
  FDCE \state_out_reg[7] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[7]),
        .Q(Q[6]));
  FDCE \state_out_reg[80] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [23]),
        .Q(Q[77]));
  FDCE \state_out_reg[81] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [24]),
        .Q(Q[78]));
  FDCE \state_out_reg[82] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [25]),
        .Q(Q[79]));
  FDCE \state_out_reg[83] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [26]),
        .Q(Q[80]));
  FDCE \state_out_reg[84] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [27]),
        .Q(Q[81]));
  FDCE \state_out_reg[85] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [28]),
        .Q(Q[82]));
  FDCE \state_out_reg[86] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [29]),
        .Q(Q[83]));
  FDCE \state_out_reg[87] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [30]),
        .Q(Q[84]));
  FDCE \state_out_reg[88] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [31]),
        .Q(Q[85]));
  FDCE \state_out_reg[89] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [32]),
        .Q(Q[86]));
  FDCE \state_out_reg[8] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[8]),
        .Q(Q[7]));
  FDCE \state_out_reg[90] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [33]),
        .Q(Q[87]));
  FDCE \state_out_reg[91] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [34]),
        .Q(Q[88]));
  FDCE \state_out_reg[92] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [35]),
        .Q(Q[89]));
  FDCE \state_out_reg[93] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [36]),
        .Q(Q[90]));
  FDCE \state_out_reg[94] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [37]),
        .Q(\round_state[6] [94]));
  FDCE \state_out_reg[95] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [38]),
        .Q(\round_state[6] [95]));
  FDCE \state_out_reg[96] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [39]),
        .Q(\round_state[6] [96]));
  FDCE \state_out_reg[97] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [40]),
        .Q(\round_state[6] [97]));
  FDCE \state_out_reg[98] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [41]),
        .Q(Q[91]));
  FDCE \state_out_reg[99] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [42]),
        .Q(Q[92]));
  FDCE \state_out_reg[9] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[9]),
        .Q(Q[8]));
endmodule

(* ORIG_REF_NAME = "ascon_round" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_round_7
   (add_const_state,
    \state_out_reg[63]_0 ,
    D,
    \state_out_reg[124]_0 ,
    \state_out_reg[31]_0 ,
    \state_out_reg[28]_0 ,
    \state_out_reg[23]_0 ,
    \state_out_reg[20]_0 ,
    \state_out_reg[16]_0 ,
    \state_out_reg[9]_0 ,
    \state_out_reg[8]_0 ,
    \state_out_reg[4]_0 ,
    \state_out_reg[62]_0 ,
    \state_out_reg[59]_0 ,
    \state_out_reg[56]_0 ,
    \state_out_reg[52]_0 ,
    \state_out_reg[44]_0 ,
    \state_out_reg[38]_0 ,
    \state_out_reg[33]_0 ,
    Q,
    \state_out_reg[37]_0 ,
    \state_out_reg[41]_0 ,
    \state_out_reg[45]_0 ,
    \state_out_reg[49]_0 ,
    \state_out_reg[53]_0 ,
    \state_out_reg[57]_0 ,
    \state_out_reg[61]_0 ,
    \state_out_reg[33]_1 ,
    \state_out_reg[37]_1 ,
    \state_out_reg[41]_1 ,
    \state_out_reg[45]_1 ,
    \state_out_reg[49]_1 ,
    \state_out_reg[53]_1 ,
    \state_out_reg[57]_1 ,
    \state_out_reg[61]_1 ,
    S,
    CO,
    add_const_state_0,
    \state_out_reg[127]_0 ,
    enable,
    clk,
    rst);
  output [61:0]add_const_state;
  output [0:0]\state_out_reg[63]_0 ;
  output [70:0]D;
  output [119:0]\state_out_reg[124]_0 ;
  output [1:0]\state_out_reg[31]_0 ;
  output [1:0]\state_out_reg[28]_0 ;
  output [2:0]\state_out_reg[23]_0 ;
  output [0:0]\state_out_reg[20]_0 ;
  output [2:0]\state_out_reg[16]_0 ;
  output [0:0]\state_out_reg[9]_0 ;
  output [1:0]\state_out_reg[8]_0 ;
  output [1:0]\state_out_reg[4]_0 ;
  output [1:0]\state_out_reg[62]_0 ;
  output [1:0]\state_out_reg[59]_0 ;
  output [3:0]\state_out_reg[56]_0 ;
  output [3:0]\state_out_reg[52]_0 ;
  output [3:0]\state_out_reg[44]_0 ;
  output [1:0]\state_out_reg[38]_0 ;
  output [0:0]\state_out_reg[33]_0 ;
  input [118:0]Q;
  input [3:0]\state_out_reg[37]_0 ;
  input [2:0]\state_out_reg[41]_0 ;
  input [1:0]\state_out_reg[45]_0 ;
  input [1:0]\state_out_reg[49]_0 ;
  input [2:0]\state_out_reg[53]_0 ;
  input [2:0]\state_out_reg[57]_0 ;
  input [1:0]\state_out_reg[61]_0 ;
  input [1:0]\state_out_reg[33]_1 ;
  input [3:0]\state_out_reg[37]_1 ;
  input [2:0]\state_out_reg[41]_1 ;
  input [1:0]\state_out_reg[45]_1 ;
  input [1:0]\state_out_reg[49]_1 ;
  input [2:0]\state_out_reg[53]_1 ;
  input [2:0]\state_out_reg[57]_1 ;
  input [3:0]\state_out_reg[61]_1 ;
  input [0:0]S;
  input [0:0]CO;
  input [62:0]add_const_state_0;
  input [70:0]\state_out_reg[127]_0 ;
  input enable;
  input clk;
  input rst;

  wire [0:0]CO;
  wire [70:0]D;
  wire [118:0]Q;
  wire [0:0]S;
  wire [61:0]add_const_state;
  wire [62:0]add_const_state_0;
  wire clk;
  wire enable;
  wire [127:93]\round_state[7] ;
  wire rst;
  wire [61:2]sbox_state;
  wire [119:0]\state_out_reg[124]_0 ;
  wire [70:0]\state_out_reg[127]_0 ;
  wire [2:0]\state_out_reg[16]_0 ;
  wire [0:0]\state_out_reg[20]_0 ;
  wire [2:0]\state_out_reg[23]_0 ;
  wire [1:0]\state_out_reg[28]_0 ;
  wire [1:0]\state_out_reg[31]_0 ;
  wire [0:0]\state_out_reg[33]_0 ;
  wire [1:0]\state_out_reg[33]_1 ;
  wire [3:0]\state_out_reg[37]_0 ;
  wire [3:0]\state_out_reg[37]_1 ;
  wire [1:0]\state_out_reg[38]_0 ;
  wire [2:0]\state_out_reg[41]_0 ;
  wire [2:0]\state_out_reg[41]_1 ;
  wire [3:0]\state_out_reg[44]_0 ;
  wire [1:0]\state_out_reg[45]_0 ;
  wire [1:0]\state_out_reg[45]_1 ;
  wire [1:0]\state_out_reg[49]_0 ;
  wire [1:0]\state_out_reg[49]_1 ;
  wire [1:0]\state_out_reg[4]_0 ;
  wire [3:0]\state_out_reg[52]_0 ;
  wire [2:0]\state_out_reg[53]_0 ;
  wire [2:0]\state_out_reg[53]_1 ;
  wire [3:0]\state_out_reg[56]_0 ;
  wire [2:0]\state_out_reg[57]_0 ;
  wire [2:0]\state_out_reg[57]_1 ;
  wire [1:0]\state_out_reg[59]_0 ;
  wire [1:0]\state_out_reg[61]_0 ;
  wire [3:0]\state_out_reg[61]_1 ;
  wire [1:0]\state_out_reg[62]_0 ;
  wire [0:0]\state_out_reg[63]_0 ;
  wire [1:0]\state_out_reg[8]_0 ;
  wire [0:0]\state_out_reg[9]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_add_constant_12 constant_inst
       (.Q(Q[62:0]),
        .S(S),
        .add_const_state(add_const_state),
        .state_out0_carry__13_0({\state_out_reg[124]_0 [59:58],\state_out_reg[124]_0 [56:49],\state_out_reg[124]_0 [44:41],\state_out_reg[124]_0 [38:37],\state_out_reg[124]_0 [33],\state_out_reg[124]_0 [31],\state_out_reg[124]_0 [29:28],\state_out_reg[124]_0 [26],\state_out_reg[124]_0 [23:20],\state_out_reg[124]_0 [16:14],\state_out_reg[124]_0 [9:7],\state_out_reg[124]_0 [4],\state_out_reg[124]_0 [2]}),
        .\state_out_reg[16] (\state_out_reg[16]_0 ),
        .\state_out_reg[20] (\state_out_reg[20]_0 ),
        .\state_out_reg[23] (\state_out_reg[23]_0 ),
        .\state_out_reg[28] (\state_out_reg[28]_0 ),
        .\state_out_reg[31] (\state_out_reg[31]_0 ),
        .\state_out_reg[33] (\state_out_reg[33]_0 ),
        .\state_out_reg[33]_0 (\state_out_reg[33]_1 ),
        .\state_out_reg[37] (\state_out_reg[37]_0 ),
        .\state_out_reg[37]_0 (\state_out_reg[37]_1 ),
        .\state_out_reg[38] (\state_out_reg[38]_0 ),
        .\state_out_reg[41] (\state_out_reg[41]_0 ),
        .\state_out_reg[41]_0 (\state_out_reg[41]_1 ),
        .\state_out_reg[44] (\state_out_reg[44]_0 ),
        .\state_out_reg[45] (\state_out_reg[45]_0 ),
        .\state_out_reg[45]_0 (\state_out_reg[45]_1 ),
        .\state_out_reg[49] (\state_out_reg[49]_0 ),
        .\state_out_reg[49]_0 (\state_out_reg[49]_1 ),
        .\state_out_reg[4] (\state_out_reg[4]_0 ),
        .\state_out_reg[52] (\state_out_reg[52]_0 ),
        .\state_out_reg[53] (\state_out_reg[53]_0 ),
        .\state_out_reg[53]_0 (\state_out_reg[53]_1 ),
        .\state_out_reg[56] (\state_out_reg[56]_0 ),
        .\state_out_reg[57] (\state_out_reg[57]_0 ),
        .\state_out_reg[57]_0 (\state_out_reg[57]_1 ),
        .\state_out_reg[59] (\state_out_reg[59]_0 ),
        .\state_out_reg[61] (\state_out_reg[61]_0 ),
        .\state_out_reg[61]_0 (\state_out_reg[61]_1 ),
        .\state_out_reg[63] (\state_out_reg[63]_0 ),
        .\state_out_reg[8] (\state_out_reg[8]_0 ),
        .\state_out_reg[9] (\state_out_reg[9]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_sbox_13 sbox_inst
       (.CO(CO),
        .D({sbox_state[61:34],sbox_state[29:2]}),
        .Q(Q[118:63]),
        .add_const_state({add_const_state[59:32],add_const_state[27:0]}),
        .add_const_state_0(add_const_state_0),
        .\state_out_reg[127] (D[70:1]),
        .\state_out_reg[31] ({\round_state[7] [127:125],\state_out_reg[124]_0 [119:92],\round_state[7] [96:93],\state_out_reg[124]_0 [91:64],\state_out_reg[124]_0 [0]}));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__14_i_1__3
       (.I0(\state_out_reg[124]_0 [62]),
        .O(\state_out_reg[62]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__14_i_2__0
       (.I0(\state_out_reg[124]_0 [61]),
        .O(\state_out_reg[62]_0 [0]));
  LUT4 #(
    .INIT(16'h9669)) 
    \state_out[0]_i_1__6 
       (.I0(CO),
        .I1(add_const_state_0[31]),
        .I2(\round_state[7] [96]),
        .I3(\state_out_reg[124]_0 [0]),
        .O(D[0]));
  FDCE \state_out_reg[0] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [0]),
        .Q(\state_out_reg[124]_0 [0]));
  FDCE \state_out_reg[100] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [43]),
        .Q(\state_out_reg[124]_0 [95]));
  FDCE \state_out_reg[101] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [44]),
        .Q(\state_out_reg[124]_0 [96]));
  FDCE \state_out_reg[102] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [45]),
        .Q(\state_out_reg[124]_0 [97]));
  FDCE \state_out_reg[103] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [46]),
        .Q(\state_out_reg[124]_0 [98]));
  FDCE \state_out_reg[104] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [47]),
        .Q(\state_out_reg[124]_0 [99]));
  FDCE \state_out_reg[105] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [48]),
        .Q(\state_out_reg[124]_0 [100]));
  FDCE \state_out_reg[106] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [49]),
        .Q(\state_out_reg[124]_0 [101]));
  FDCE \state_out_reg[107] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [50]),
        .Q(\state_out_reg[124]_0 [102]));
  FDCE \state_out_reg[108] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [51]),
        .Q(\state_out_reg[124]_0 [103]));
  FDCE \state_out_reg[109] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [52]),
        .Q(\state_out_reg[124]_0 [104]));
  FDCE \state_out_reg[10] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[10]),
        .Q(\state_out_reg[124]_0 [10]));
  FDCE \state_out_reg[110] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [53]),
        .Q(\state_out_reg[124]_0 [105]));
  FDCE \state_out_reg[111] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [54]),
        .Q(\state_out_reg[124]_0 [106]));
  FDCE \state_out_reg[112] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [55]),
        .Q(\state_out_reg[124]_0 [107]));
  FDCE \state_out_reg[113] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [56]),
        .Q(\state_out_reg[124]_0 [108]));
  FDCE \state_out_reg[114] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [57]),
        .Q(\state_out_reg[124]_0 [109]));
  FDCE \state_out_reg[115] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [58]),
        .Q(\state_out_reg[124]_0 [110]));
  FDCE \state_out_reg[116] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [59]),
        .Q(\state_out_reg[124]_0 [111]));
  FDCE \state_out_reg[117] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [60]),
        .Q(\state_out_reg[124]_0 [112]));
  FDCE \state_out_reg[118] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [61]),
        .Q(\state_out_reg[124]_0 [113]));
  FDCE \state_out_reg[119] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [62]),
        .Q(\state_out_reg[124]_0 [114]));
  FDCE \state_out_reg[11] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[11]),
        .Q(\state_out_reg[124]_0 [11]));
  FDCE \state_out_reg[120] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [63]),
        .Q(\state_out_reg[124]_0 [115]));
  FDCE \state_out_reg[121] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [64]),
        .Q(\state_out_reg[124]_0 [116]));
  FDCE \state_out_reg[122] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [65]),
        .Q(\state_out_reg[124]_0 [117]));
  FDCE \state_out_reg[123] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [66]),
        .Q(\state_out_reg[124]_0 [118]));
  FDCE \state_out_reg[124] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [67]),
        .Q(\state_out_reg[124]_0 [119]));
  FDCE \state_out_reg[125] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [68]),
        .Q(\round_state[7] [125]));
  FDCE \state_out_reg[126] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [69]),
        .Q(\round_state[7] [126]));
  FDCE \state_out_reg[127] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [70]),
        .Q(\round_state[7] [127]));
  FDCE \state_out_reg[12] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[12]),
        .Q(\state_out_reg[124]_0 [12]));
  FDCE \state_out_reg[13] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[13]),
        .Q(\state_out_reg[124]_0 [13]));
  FDCE \state_out_reg[14] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[14]),
        .Q(\state_out_reg[124]_0 [14]));
  FDCE \state_out_reg[15] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[15]),
        .Q(\state_out_reg[124]_0 [15]));
  FDCE \state_out_reg[16] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[16]),
        .Q(\state_out_reg[124]_0 [16]));
  FDCE \state_out_reg[17] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[17]),
        .Q(\state_out_reg[124]_0 [17]));
  FDCE \state_out_reg[18] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[18]),
        .Q(\state_out_reg[124]_0 [18]));
  FDCE \state_out_reg[19] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[19]),
        .Q(\state_out_reg[124]_0 [19]));
  FDCE \state_out_reg[1] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [1]),
        .Q(\state_out_reg[124]_0 [1]));
  FDCE \state_out_reg[20] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[20]),
        .Q(\state_out_reg[124]_0 [20]));
  FDCE \state_out_reg[21] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[21]),
        .Q(\state_out_reg[124]_0 [21]));
  FDCE \state_out_reg[22] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[22]),
        .Q(\state_out_reg[124]_0 [22]));
  FDCE \state_out_reg[23] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[23]),
        .Q(\state_out_reg[124]_0 [23]));
  FDCE \state_out_reg[24] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[24]),
        .Q(\state_out_reg[124]_0 [24]));
  FDCE \state_out_reg[25] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[25]),
        .Q(\state_out_reg[124]_0 [25]));
  FDCE \state_out_reg[26] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[26]),
        .Q(\state_out_reg[124]_0 [26]));
  FDCE \state_out_reg[27] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[27]),
        .Q(\state_out_reg[124]_0 [27]));
  FDCE \state_out_reg[28] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[28]),
        .Q(\state_out_reg[124]_0 [28]));
  FDCE \state_out_reg[29] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[29]),
        .Q(\state_out_reg[124]_0 [29]));
  FDCE \state_out_reg[2] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[2]),
        .Q(\state_out_reg[124]_0 [2]));
  FDCE \state_out_reg[30] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [2]),
        .Q(\state_out_reg[124]_0 [30]));
  FDCE \state_out_reg[31] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [3]),
        .Q(\state_out_reg[124]_0 [31]));
  FDCE \state_out_reg[32] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [4]),
        .Q(\state_out_reg[124]_0 [32]));
  FDCE \state_out_reg[33] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [5]),
        .Q(\state_out_reg[124]_0 [33]));
  FDCE \state_out_reg[34] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[34]),
        .Q(\state_out_reg[124]_0 [34]));
  FDCE \state_out_reg[35] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[35]),
        .Q(\state_out_reg[124]_0 [35]));
  FDCE \state_out_reg[36] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[36]),
        .Q(\state_out_reg[124]_0 [36]));
  FDCE \state_out_reg[37] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[37]),
        .Q(\state_out_reg[124]_0 [37]));
  FDCE \state_out_reg[38] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[38]),
        .Q(\state_out_reg[124]_0 [38]));
  FDCE \state_out_reg[39] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[39]),
        .Q(\state_out_reg[124]_0 [39]));
  FDCE \state_out_reg[3] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[3]),
        .Q(\state_out_reg[124]_0 [3]));
  FDCE \state_out_reg[40] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[40]),
        .Q(\state_out_reg[124]_0 [40]));
  FDCE \state_out_reg[41] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[41]),
        .Q(\state_out_reg[124]_0 [41]));
  FDCE \state_out_reg[42] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[42]),
        .Q(\state_out_reg[124]_0 [42]));
  FDCE \state_out_reg[43] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[43]),
        .Q(\state_out_reg[124]_0 [43]));
  FDCE \state_out_reg[44] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[44]),
        .Q(\state_out_reg[124]_0 [44]));
  FDCE \state_out_reg[45] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[45]),
        .Q(\state_out_reg[124]_0 [45]));
  FDCE \state_out_reg[46] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[46]),
        .Q(\state_out_reg[124]_0 [46]));
  FDCE \state_out_reg[47] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[47]),
        .Q(\state_out_reg[124]_0 [47]));
  FDCE \state_out_reg[48] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[48]),
        .Q(\state_out_reg[124]_0 [48]));
  FDCE \state_out_reg[49] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[49]),
        .Q(\state_out_reg[124]_0 [49]));
  FDCE \state_out_reg[4] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[4]),
        .Q(\state_out_reg[124]_0 [4]));
  FDCE \state_out_reg[50] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[50]),
        .Q(\state_out_reg[124]_0 [50]));
  FDCE \state_out_reg[51] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[51]),
        .Q(\state_out_reg[124]_0 [51]));
  FDCE \state_out_reg[52] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[52]),
        .Q(\state_out_reg[124]_0 [52]));
  FDCE \state_out_reg[53] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[53]),
        .Q(\state_out_reg[124]_0 [53]));
  FDCE \state_out_reg[54] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[54]),
        .Q(\state_out_reg[124]_0 [54]));
  FDCE \state_out_reg[55] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[55]),
        .Q(\state_out_reg[124]_0 [55]));
  FDCE \state_out_reg[56] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[56]),
        .Q(\state_out_reg[124]_0 [56]));
  FDCE \state_out_reg[57] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[57]),
        .Q(\state_out_reg[124]_0 [57]));
  FDCE \state_out_reg[58] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[58]),
        .Q(\state_out_reg[124]_0 [58]));
  FDCE \state_out_reg[59] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[59]),
        .Q(\state_out_reg[124]_0 [59]));
  FDCE \state_out_reg[5] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[5]),
        .Q(\state_out_reg[124]_0 [5]));
  FDCE \state_out_reg[60] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[60]),
        .Q(\state_out_reg[124]_0 [60]));
  FDCE \state_out_reg[61] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[61]),
        .Q(\state_out_reg[124]_0 [61]));
  FDCE \state_out_reg[62] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [6]),
        .Q(\state_out_reg[124]_0 [62]));
  FDCE \state_out_reg[63] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [7]),
        .Q(\state_out_reg[124]_0 [63]));
  FDCE \state_out_reg[65] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [8]),
        .Q(\state_out_reg[124]_0 [64]));
  FDCE \state_out_reg[66] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [9]),
        .Q(\state_out_reg[124]_0 [65]));
  FDCE \state_out_reg[67] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [10]),
        .Q(\state_out_reg[124]_0 [66]));
  FDCE \state_out_reg[68] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [11]),
        .Q(\state_out_reg[124]_0 [67]));
  FDCE \state_out_reg[69] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [12]),
        .Q(\state_out_reg[124]_0 [68]));
  FDCE \state_out_reg[6] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[6]),
        .Q(\state_out_reg[124]_0 [6]));
  FDCE \state_out_reg[70] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [13]),
        .Q(\state_out_reg[124]_0 [69]));
  FDCE \state_out_reg[71] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [14]),
        .Q(\state_out_reg[124]_0 [70]));
  FDCE \state_out_reg[72] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [15]),
        .Q(\state_out_reg[124]_0 [71]));
  FDCE \state_out_reg[73] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [16]),
        .Q(\state_out_reg[124]_0 [72]));
  FDCE \state_out_reg[74] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [17]),
        .Q(\state_out_reg[124]_0 [73]));
  FDCE \state_out_reg[75] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [18]),
        .Q(\state_out_reg[124]_0 [74]));
  FDCE \state_out_reg[76] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [19]),
        .Q(\state_out_reg[124]_0 [75]));
  FDCE \state_out_reg[77] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [20]),
        .Q(\state_out_reg[124]_0 [76]));
  FDCE \state_out_reg[78] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [21]),
        .Q(\state_out_reg[124]_0 [77]));
  FDCE \state_out_reg[79] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [22]),
        .Q(\state_out_reg[124]_0 [78]));
  FDCE \state_out_reg[7] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[7]),
        .Q(\state_out_reg[124]_0 [7]));
  FDCE \state_out_reg[80] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [23]),
        .Q(\state_out_reg[124]_0 [79]));
  FDCE \state_out_reg[81] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [24]),
        .Q(\state_out_reg[124]_0 [80]));
  FDCE \state_out_reg[82] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [25]),
        .Q(\state_out_reg[124]_0 [81]));
  FDCE \state_out_reg[83] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [26]),
        .Q(\state_out_reg[124]_0 [82]));
  FDCE \state_out_reg[84] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [27]),
        .Q(\state_out_reg[124]_0 [83]));
  FDCE \state_out_reg[85] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [28]),
        .Q(\state_out_reg[124]_0 [84]));
  FDCE \state_out_reg[86] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [29]),
        .Q(\state_out_reg[124]_0 [85]));
  FDCE \state_out_reg[87] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [30]),
        .Q(\state_out_reg[124]_0 [86]));
  FDCE \state_out_reg[88] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [31]),
        .Q(\state_out_reg[124]_0 [87]));
  FDCE \state_out_reg[89] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [32]),
        .Q(\state_out_reg[124]_0 [88]));
  FDCE \state_out_reg[8] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[8]),
        .Q(\state_out_reg[124]_0 [8]));
  FDCE \state_out_reg[90] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [33]),
        .Q(\state_out_reg[124]_0 [89]));
  FDCE \state_out_reg[91] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [34]),
        .Q(\state_out_reg[124]_0 [90]));
  FDCE \state_out_reg[92] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [35]),
        .Q(\state_out_reg[124]_0 [91]));
  FDCE \state_out_reg[93] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [36]),
        .Q(\round_state[7] [93]));
  FDCE \state_out_reg[94] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [37]),
        .Q(\round_state[7] [94]));
  FDCE \state_out_reg[95] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [38]),
        .Q(\round_state[7] [95]));
  FDCE \state_out_reg[96] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [39]),
        .Q(\round_state[7] [96]));
  FDCE \state_out_reg[97] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [40]),
        .Q(\state_out_reg[124]_0 [92]));
  FDCE \state_out_reg[98] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [41]),
        .Q(\state_out_reg[124]_0 [93]));
  FDCE \state_out_reg[99] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [42]),
        .Q(\state_out_reg[124]_0 [94]));
  FDCE \state_out_reg[9] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[9]),
        .Q(\state_out_reg[124]_0 [9]));
endmodule

(* ORIG_REF_NAME = "ascon_round" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_round_8
   (add_const_state,
    CO,
    D,
    Q,
    S,
    \state_out_reg[56]_0 ,
    \state_out_reg[52]_0 ,
    \state_out_reg[44]_0 ,
    \state_out_reg[39]_0 ,
    \state_out_reg[36]_0 ,
    \state_out_reg[32]_0 ,
    \state_out_reg[27]_0 ,
    \state_out_reg[24]_0 ,
    \state_out_reg[20]_0 ,
    \state_out_reg[15]_0 ,
    \state_out_reg[12]_0 ,
    \state_out_reg[8]_0 ,
    \state_out_reg[4]_0 ,
    \state_out_reg[28]_0 ,
    \state_out_reg[36]_1 ,
    \state_out_reg[40]_0 ,
    \state_out_reg[44]_1 ,
    \state_out_reg[48]_0 ,
    \state_out_reg[52]_1 ,
    \state_out_reg[56]_1 ,
    \state_out_reg[60]_0 ,
    \state_out_reg[32]_1 ,
    \state_out_reg[36]_2 ,
    \state_out_reg[40]_1 ,
    \state_out_reg[44]_2 ,
    \state_out_reg[52]_2 ,
    \state_out_reg[56]_2 ,
    \state_out_reg[60]_1 ,
    \state_out_reg[96]_0 ,
    \state_out_reg[96]_1 ,
    add_const_state_0,
    \state_out_reg[127]_0 ,
    enable,
    clk,
    rst);
  output [62:0]add_const_state;
  output [0:0]CO;
  output [70:0]D;
  output [119:0]Q;
  output [1:0]S;
  output [0:0]\state_out_reg[56]_0 ;
  output [3:0]\state_out_reg[52]_0 ;
  output [3:0]\state_out_reg[44]_0 ;
  output [1:0]\state_out_reg[39]_0 ;
  output [2:0]\state_out_reg[36]_0 ;
  output [1:0]\state_out_reg[32]_0 ;
  output [1:0]\state_out_reg[27]_0 ;
  output [2:0]\state_out_reg[24]_0 ;
  output [2:0]\state_out_reg[20]_0 ;
  output [2:0]\state_out_reg[15]_0 ;
  output [1:0]\state_out_reg[12]_0 ;
  output [1:0]\state_out_reg[8]_0 ;
  output [2:0]\state_out_reg[4]_0 ;
  input [119:0]\state_out_reg[28]_0 ;
  input [1:0]\state_out_reg[36]_1 ;
  input [1:0]\state_out_reg[40]_0 ;
  input [0:0]\state_out_reg[44]_1 ;
  input [2:0]\state_out_reg[48]_0 ;
  input [0:0]\state_out_reg[52]_1 ;
  input [2:0]\state_out_reg[56]_1 ;
  input [1:0]\state_out_reg[60]_0 ;
  input [1:0]\state_out_reg[32]_1 ;
  input [0:0]\state_out_reg[36]_2 ;
  input [1:0]\state_out_reg[40]_1 ;
  input [3:0]\state_out_reg[44]_2 ;
  input [3:0]\state_out_reg[52]_2 ;
  input [3:0]\state_out_reg[56]_2 ;
  input [1:0]\state_out_reg[60]_1 ;
  input [1:0]\state_out_reg[96]_0 ;
  input [0:0]\state_out_reg[96]_1 ;
  input [62:0]add_const_state_0;
  input [70:0]\state_out_reg[127]_0 ;
  input enable;
  input clk;
  input rst;

  wire [0:0]CO;
  wire [70:0]D;
  wire [119:0]Q;
  wire [1:0]S;
  wire [62:0]add_const_state;
  wire [62:0]add_const_state_0;
  wire clk;
  wire enable;
  wire [127:93]\round_state[8] ;
  wire rst;
  wire [60:1]sbox_state;
  wire [70:0]\state_out_reg[127]_0 ;
  wire [1:0]\state_out_reg[12]_0 ;
  wire [2:0]\state_out_reg[15]_0 ;
  wire [2:0]\state_out_reg[20]_0 ;
  wire [2:0]\state_out_reg[24]_0 ;
  wire [1:0]\state_out_reg[27]_0 ;
  wire [119:0]\state_out_reg[28]_0 ;
  wire [1:0]\state_out_reg[32]_0 ;
  wire [1:0]\state_out_reg[32]_1 ;
  wire [2:0]\state_out_reg[36]_0 ;
  wire [1:0]\state_out_reg[36]_1 ;
  wire [0:0]\state_out_reg[36]_2 ;
  wire [1:0]\state_out_reg[39]_0 ;
  wire [1:0]\state_out_reg[40]_0 ;
  wire [1:0]\state_out_reg[40]_1 ;
  wire [3:0]\state_out_reg[44]_0 ;
  wire [0:0]\state_out_reg[44]_1 ;
  wire [3:0]\state_out_reg[44]_2 ;
  wire [2:0]\state_out_reg[48]_0 ;
  wire [2:0]\state_out_reg[4]_0 ;
  wire [3:0]\state_out_reg[52]_0 ;
  wire [0:0]\state_out_reg[52]_1 ;
  wire [3:0]\state_out_reg[52]_2 ;
  wire [0:0]\state_out_reg[56]_0 ;
  wire [2:0]\state_out_reg[56]_1 ;
  wire [3:0]\state_out_reg[56]_2 ;
  wire [1:0]\state_out_reg[60]_0 ;
  wire [1:0]\state_out_reg[60]_1 ;
  wire [1:0]\state_out_reg[8]_0 ;
  wire [1:0]\state_out_reg[96]_0 ;
  wire [0:0]\state_out_reg[96]_1 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_add_constant_10 constant_inst
       (.CO(CO),
        .Q({Q[56],Q[52:49],Q[44:41],Q[39:38],Q[36:35],Q[33:32],Q[30],Q[27],Q[25:24],Q[22:20],Q[18:17],Q[15:12],Q[9:7],Q[4:3],Q[1]}),
        .add_const_state(add_const_state),
        .\state_out_reg[12] (\state_out_reg[12]_0 ),
        .\state_out_reg[15] (\state_out_reg[15]_0 ),
        .\state_out_reg[20] (\state_out_reg[20]_0 ),
        .\state_out_reg[24] (\state_out_reg[24]_0 ),
        .\state_out_reg[27] (\state_out_reg[27]_0 ),
        .\state_out_reg[32] (\state_out_reg[32]_0 ),
        .\state_out_reg[32]_0 (\state_out_reg[32]_1 ),
        .\state_out_reg[36] (\state_out_reg[36]_0 ),
        .\state_out_reg[36]_0 (\state_out_reg[36]_1 ),
        .\state_out_reg[36]_1 (\state_out_reg[36]_2 ),
        .\state_out_reg[39] (\state_out_reg[39]_0 ),
        .\state_out_reg[40] (\state_out_reg[40]_0 ),
        .\state_out_reg[40]_0 (\state_out_reg[40]_1 ),
        .\state_out_reg[44] (\state_out_reg[44]_0 ),
        .\state_out_reg[44]_0 (\state_out_reg[44]_1 ),
        .\state_out_reg[44]_1 (\state_out_reg[44]_2 ),
        .\state_out_reg[48] (\state_out_reg[48]_0 ),
        .\state_out_reg[4] (\state_out_reg[4]_0 ),
        .\state_out_reg[52] (\state_out_reg[52]_0 ),
        .\state_out_reg[52]_0 (\state_out_reg[52]_1 ),
        .\state_out_reg[52]_1 (\state_out_reg[52]_2 ),
        .\state_out_reg[56] (\state_out_reg[56]_0 ),
        .\state_out_reg[56]_0 (\state_out_reg[56]_1 ),
        .\state_out_reg[56]_1 (\state_out_reg[56]_2 ),
        .\state_out_reg[60] (\state_out_reg[60]_0 ),
        .\state_out_reg[60]_0 (\state_out_reg[60]_1 ),
        .\state_out_reg[8] (\state_out_reg[8]_0 ),
        .\state_out_reg[96] (\state_out_reg[28]_0 [63:0]),
        .\state_out_reg[96]_0 (\state_out_reg[96]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_sbox_11 sbox_inst
       (.D({sbox_state[60:33],sbox_state[28:1]}),
        .Q({\round_state[8] [127:125],Q[119:92],\round_state[8] [96:93],Q[91:64],Q[0]}),
        .add_const_state({add_const_state[59:32],add_const_state[27:0]}),
        .add_const_state_0(add_const_state_0),
        .\state_out_reg[127] (D[70:1]),
        .\state_out_reg[28] (\state_out_reg[28]_0 [119:64]),
        .\state_out_reg[96] (\state_out_reg[96]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__14_i_1__4
       (.I0(Q[63]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    state_out0_carry__14_i_2__1
       (.I0(Q[62]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h9669)) 
    \state_out[0]_i_1__7 
       (.I0(\state_out_reg[96]_1 ),
        .I1(add_const_state_0[31]),
        .I2(\round_state[8] [96]),
        .I3(Q[0]),
        .O(D[0]));
  FDCE \state_out_reg[0] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [0]),
        .Q(Q[0]));
  FDCE \state_out_reg[100] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [43]),
        .Q(Q[95]));
  FDCE \state_out_reg[101] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [44]),
        .Q(Q[96]));
  FDCE \state_out_reg[102] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [45]),
        .Q(Q[97]));
  FDCE \state_out_reg[103] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [46]),
        .Q(Q[98]));
  FDCE \state_out_reg[104] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [47]),
        .Q(Q[99]));
  FDCE \state_out_reg[105] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [48]),
        .Q(Q[100]));
  FDCE \state_out_reg[106] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [49]),
        .Q(Q[101]));
  FDCE \state_out_reg[107] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [50]),
        .Q(Q[102]));
  FDCE \state_out_reg[108] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [51]),
        .Q(Q[103]));
  FDCE \state_out_reg[109] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [52]),
        .Q(Q[104]));
  FDCE \state_out_reg[10] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[10]),
        .Q(Q[10]));
  FDCE \state_out_reg[110] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [53]),
        .Q(Q[105]));
  FDCE \state_out_reg[111] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [54]),
        .Q(Q[106]));
  FDCE \state_out_reg[112] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [55]),
        .Q(Q[107]));
  FDCE \state_out_reg[113] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [56]),
        .Q(Q[108]));
  FDCE \state_out_reg[114] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [57]),
        .Q(Q[109]));
  FDCE \state_out_reg[115] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [58]),
        .Q(Q[110]));
  FDCE \state_out_reg[116] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [59]),
        .Q(Q[111]));
  FDCE \state_out_reg[117] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [60]),
        .Q(Q[112]));
  FDCE \state_out_reg[118] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [61]),
        .Q(Q[113]));
  FDCE \state_out_reg[119] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [62]),
        .Q(Q[114]));
  FDCE \state_out_reg[11] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[11]),
        .Q(Q[11]));
  FDCE \state_out_reg[120] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [63]),
        .Q(Q[115]));
  FDCE \state_out_reg[121] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [64]),
        .Q(Q[116]));
  FDCE \state_out_reg[122] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [65]),
        .Q(Q[117]));
  FDCE \state_out_reg[123] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [66]),
        .Q(Q[118]));
  FDCE \state_out_reg[124] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [67]),
        .Q(Q[119]));
  FDCE \state_out_reg[125] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [68]),
        .Q(\round_state[8] [125]));
  FDCE \state_out_reg[126] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [69]),
        .Q(\round_state[8] [126]));
  FDCE \state_out_reg[127] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [70]),
        .Q(\round_state[8] [127]));
  FDCE \state_out_reg[12] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[12]),
        .Q(Q[12]));
  FDCE \state_out_reg[13] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[13]),
        .Q(Q[13]));
  FDCE \state_out_reg[14] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[14]),
        .Q(Q[14]));
  FDCE \state_out_reg[15] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[15]),
        .Q(Q[15]));
  FDCE \state_out_reg[16] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[16]),
        .Q(Q[16]));
  FDCE \state_out_reg[17] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[17]),
        .Q(Q[17]));
  FDCE \state_out_reg[18] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[18]),
        .Q(Q[18]));
  FDCE \state_out_reg[19] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[19]),
        .Q(Q[19]));
  FDCE \state_out_reg[1] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[1]),
        .Q(Q[1]));
  FDCE \state_out_reg[20] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[20]),
        .Q(Q[20]));
  FDCE \state_out_reg[21] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[21]),
        .Q(Q[21]));
  FDCE \state_out_reg[22] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[22]),
        .Q(Q[22]));
  FDCE \state_out_reg[23] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[23]),
        .Q(Q[23]));
  FDCE \state_out_reg[24] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[24]),
        .Q(Q[24]));
  FDCE \state_out_reg[25] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[25]),
        .Q(Q[25]));
  FDCE \state_out_reg[26] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[26]),
        .Q(Q[26]));
  FDCE \state_out_reg[27] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[27]),
        .Q(Q[27]));
  FDCE \state_out_reg[28] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[28]),
        .Q(Q[28]));
  FDCE \state_out_reg[29] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [1]),
        .Q(Q[29]));
  FDCE \state_out_reg[2] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[2]),
        .Q(Q[2]));
  FDCE \state_out_reg[30] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [2]),
        .Q(Q[30]));
  FDCE \state_out_reg[31] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [3]),
        .Q(Q[31]));
  FDCE \state_out_reg[32] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [4]),
        .Q(Q[32]));
  FDCE \state_out_reg[33] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[33]),
        .Q(Q[33]));
  FDCE \state_out_reg[34] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[34]),
        .Q(Q[34]));
  FDCE \state_out_reg[35] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[35]),
        .Q(Q[35]));
  FDCE \state_out_reg[36] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[36]),
        .Q(Q[36]));
  FDCE \state_out_reg[37] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[37]),
        .Q(Q[37]));
  FDCE \state_out_reg[38] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[38]),
        .Q(Q[38]));
  FDCE \state_out_reg[39] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[39]),
        .Q(Q[39]));
  FDCE \state_out_reg[3] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[3]),
        .Q(Q[3]));
  FDCE \state_out_reg[40] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[40]),
        .Q(Q[40]));
  FDCE \state_out_reg[41] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[41]),
        .Q(Q[41]));
  FDCE \state_out_reg[42] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[42]),
        .Q(Q[42]));
  FDCE \state_out_reg[43] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[43]),
        .Q(Q[43]));
  FDCE \state_out_reg[44] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[44]),
        .Q(Q[44]));
  FDCE \state_out_reg[45] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[45]),
        .Q(Q[45]));
  FDCE \state_out_reg[46] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[46]),
        .Q(Q[46]));
  FDCE \state_out_reg[47] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[47]),
        .Q(Q[47]));
  FDCE \state_out_reg[48] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[48]),
        .Q(Q[48]));
  FDCE \state_out_reg[49] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[49]),
        .Q(Q[49]));
  FDCE \state_out_reg[4] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[4]),
        .Q(Q[4]));
  FDCE \state_out_reg[50] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[50]),
        .Q(Q[50]));
  FDCE \state_out_reg[51] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[51]),
        .Q(Q[51]));
  FDCE \state_out_reg[52] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[52]),
        .Q(Q[52]));
  FDCE \state_out_reg[53] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[53]),
        .Q(Q[53]));
  FDCE \state_out_reg[54] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[54]),
        .Q(Q[54]));
  FDCE \state_out_reg[55] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[55]),
        .Q(Q[55]));
  FDCE \state_out_reg[56] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[56]),
        .Q(Q[56]));
  FDCE \state_out_reg[57] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[57]),
        .Q(Q[57]));
  FDCE \state_out_reg[58] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[58]),
        .Q(Q[58]));
  FDCE \state_out_reg[59] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[59]),
        .Q(Q[59]));
  FDCE \state_out_reg[5] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[5]),
        .Q(Q[5]));
  FDCE \state_out_reg[60] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[60]),
        .Q(Q[60]));
  FDCE \state_out_reg[61] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [5]),
        .Q(Q[61]));
  FDCE \state_out_reg[62] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [6]),
        .Q(Q[62]));
  FDCE \state_out_reg[63] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [7]),
        .Q(Q[63]));
  FDCE \state_out_reg[65] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [8]),
        .Q(Q[64]));
  FDCE \state_out_reg[66] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [9]),
        .Q(Q[65]));
  FDCE \state_out_reg[67] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [10]),
        .Q(Q[66]));
  FDCE \state_out_reg[68] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [11]),
        .Q(Q[67]));
  FDCE \state_out_reg[69] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [12]),
        .Q(Q[68]));
  FDCE \state_out_reg[6] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[6]),
        .Q(Q[6]));
  FDCE \state_out_reg[70] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [13]),
        .Q(Q[69]));
  FDCE \state_out_reg[71] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [14]),
        .Q(Q[70]));
  FDCE \state_out_reg[72] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [15]),
        .Q(Q[71]));
  FDCE \state_out_reg[73] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [16]),
        .Q(Q[72]));
  FDCE \state_out_reg[74] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [17]),
        .Q(Q[73]));
  FDCE \state_out_reg[75] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [18]),
        .Q(Q[74]));
  FDCE \state_out_reg[76] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [19]),
        .Q(Q[75]));
  FDCE \state_out_reg[77] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [20]),
        .Q(Q[76]));
  FDCE \state_out_reg[78] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [21]),
        .Q(Q[77]));
  FDCE \state_out_reg[79] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [22]),
        .Q(Q[78]));
  FDCE \state_out_reg[7] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[7]),
        .Q(Q[7]));
  FDCE \state_out_reg[80] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [23]),
        .Q(Q[79]));
  FDCE \state_out_reg[81] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [24]),
        .Q(Q[80]));
  FDCE \state_out_reg[82] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [25]),
        .Q(Q[81]));
  FDCE \state_out_reg[83] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [26]),
        .Q(Q[82]));
  FDCE \state_out_reg[84] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [27]),
        .Q(Q[83]));
  FDCE \state_out_reg[85] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [28]),
        .Q(Q[84]));
  FDCE \state_out_reg[86] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [29]),
        .Q(Q[85]));
  FDCE \state_out_reg[87] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [30]),
        .Q(Q[86]));
  FDCE \state_out_reg[88] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [31]),
        .Q(Q[87]));
  FDCE \state_out_reg[89] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [32]),
        .Q(Q[88]));
  FDCE \state_out_reg[8] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[8]),
        .Q(Q[8]));
  FDCE \state_out_reg[90] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [33]),
        .Q(Q[89]));
  FDCE \state_out_reg[91] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [34]),
        .Q(Q[90]));
  FDCE \state_out_reg[92] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [35]),
        .Q(Q[91]));
  FDCE \state_out_reg[93] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [36]),
        .Q(\round_state[8] [93]));
  FDCE \state_out_reg[94] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [37]),
        .Q(\round_state[8] [94]));
  FDCE \state_out_reg[95] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [38]),
        .Q(\round_state[8] [95]));
  FDCE \state_out_reg[96] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [39]),
        .Q(\round_state[8] [96]));
  FDCE \state_out_reg[97] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [40]),
        .Q(Q[92]));
  FDCE \state_out_reg[98] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [41]),
        .Q(Q[93]));
  FDCE \state_out_reg[99] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(\state_out_reg[127]_0 [42]),
        .Q(Q[94]));
  FDCE \state_out_reg[9] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "ascon_round" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_round_9
   (add_const_state,
    \state_out_reg[63]_0 ,
    \state_out_reg[127]_0 ,
    \state_out_reg[123]_0 ,
    \state_out_reg[31]_0 ,
    \state_out_reg[26]_0 ,
    \state_out_reg[23]_0 ,
    \state_out_reg[18]_0 ,
    \state_out_reg[11]_0 ,
    \state_out_reg[6]_0 ,
    \state_out_reg[59]_0 ,
    \state_out_reg[52]_0 ,
    \state_out_reg[51]_0 ,
    \state_out_reg[45]_0 ,
    \state_out_reg[41]_0 ,
    \state_out_reg[39]_0 ,
    \state_out_reg[34]_0 ,
    Q,
    \state_out_reg[36]_0 ,
    \state_out_reg[40]_0 ,
    \state_out_reg[44]_0 ,
    \state_out_reg[48]_0 ,
    \state_out_reg[52]_1 ,
    \state_out_reg[56]_0 ,
    \state_out_reg[60]_0 ,
    \state_out_reg[32]_0 ,
    \state_out_reg[36]_1 ,
    \state_out_reg[40]_1 ,
    \state_out_reg[44]_1 ,
    \state_out_reg[52]_2 ,
    \state_out_reg[56]_1 ,
    S,
    CO,
    add_const_state_0,
    D,
    enable,
    clk,
    rst);
  output [62:0]add_const_state;
  output [0:0]\state_out_reg[63]_0 ;
  output [78:0]\state_out_reg[127]_0 ;
  output [108:0]\state_out_reg[123]_0 ;
  output [2:0]\state_out_reg[31]_0 ;
  output [1:0]\state_out_reg[26]_0 ;
  output [2:0]\state_out_reg[23]_0 ;
  output [2:0]\state_out_reg[18]_0 ;
  output [0:0]\state_out_reg[11]_0 ;
  output [1:0]\state_out_reg[6]_0 ;
  output [3:0]\state_out_reg[59]_0 ;
  output [0:0]\state_out_reg[52]_0 ;
  output [2:0]\state_out_reg[51]_0 ;
  output [1:0]\state_out_reg[45]_0 ;
  output [0:0]\state_out_reg[41]_0 ;
  output [1:0]\state_out_reg[39]_0 ;
  output [0:0]\state_out_reg[34]_0 ;
  input [119:0]Q;
  input [2:0]\state_out_reg[36]_0 ;
  input [1:0]\state_out_reg[40]_0 ;
  input [1:0]\state_out_reg[44]_0 ;
  input [2:0]\state_out_reg[48]_0 ;
  input [2:0]\state_out_reg[52]_1 ;
  input [2:0]\state_out_reg[56]_0 ;
  input [1:0]\state_out_reg[60]_0 ;
  input [1:0]\state_out_reg[32]_0 ;
  input [2:0]\state_out_reg[36]_1 ;
  input [1:0]\state_out_reg[40]_1 ;
  input [3:0]\state_out_reg[44]_1 ;
  input [3:0]\state_out_reg[52]_2 ;
  input [0:0]\state_out_reg[56]_1 ;
  input [1:0]S;
  input [0:0]CO;
  input [59:0]add_const_state_0;
  input [70:0]D;
  input enable;
  input clk;
  input rst;

  wire [0:0]CO;
  wire [70:0]D;
  wire [119:0]Q;
  wire [1:0]S;
  wire [62:0]add_const_state;
  wire [59:0]add_const_state_0;
  wire clk;
  wire enable;
  wire [127:0]\round_state[9] ;
  wire rst;
  wire [60:1]sbox_state;
  wire [0:0]\state_out_reg[11]_0 ;
  wire [108:0]\state_out_reg[123]_0 ;
  wire [78:0]\state_out_reg[127]_0 ;
  wire [2:0]\state_out_reg[18]_0 ;
  wire [2:0]\state_out_reg[23]_0 ;
  wire [1:0]\state_out_reg[26]_0 ;
  wire [2:0]\state_out_reg[31]_0 ;
  wire [1:0]\state_out_reg[32]_0 ;
  wire [0:0]\state_out_reg[34]_0 ;
  wire [2:0]\state_out_reg[36]_0 ;
  wire [2:0]\state_out_reg[36]_1 ;
  wire [1:0]\state_out_reg[39]_0 ;
  wire [1:0]\state_out_reg[40]_0 ;
  wire [1:0]\state_out_reg[40]_1 ;
  wire [0:0]\state_out_reg[41]_0 ;
  wire [1:0]\state_out_reg[44]_0 ;
  wire [3:0]\state_out_reg[44]_1 ;
  wire [1:0]\state_out_reg[45]_0 ;
  wire [2:0]\state_out_reg[48]_0 ;
  wire [2:0]\state_out_reg[51]_0 ;
  wire [0:0]\state_out_reg[52]_0 ;
  wire [2:0]\state_out_reg[52]_1 ;
  wire [3:0]\state_out_reg[52]_2 ;
  wire [2:0]\state_out_reg[56]_0 ;
  wire [0:0]\state_out_reg[56]_1 ;
  wire [3:0]\state_out_reg[59]_0 ;
  wire [1:0]\state_out_reg[60]_0 ;
  wire [0:0]\state_out_reg[63]_0 ;
  wire [1:0]\state_out_reg[6]_0 ;
  wire \state_out_reg[96]_i_2_n_3 ;
  wire [3:1]\NLW_state_out_reg[96]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_state_out_reg[96]_i_2_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_add_constant constant_inst
       (.Q(Q[63:0]),
        .S(S),
        .add_const_state(add_const_state),
        .state_out0_carry__12_0({\state_out_reg[123]_0 [56:53],\state_out_reg[123]_0 [49:47],\state_out_reg[123]_0 [45],\state_out_reg[123]_0 [42:41],\state_out_reg[123]_0 [38],\state_out_reg[123]_0 [36:35],\state_out_reg[123]_0 [31],\state_out_reg[123]_0 [28:27],\state_out_reg[123]_0 [25],\state_out_reg[123]_0 [23:22],\state_out_reg[123]_0 [20],\state_out_reg[123]_0 [18:17],\state_out_reg[123]_0 [15:13],\state_out_reg[123]_0 [8],\state_out_reg[123]_0 [3],\state_out_reg[123]_0 [1]}),
        .\state_out_reg[11] (\state_out_reg[11]_0 ),
        .\state_out_reg[18] (\state_out_reg[18]_0 ),
        .\state_out_reg[23] (\state_out_reg[23]_0 ),
        .\state_out_reg[26] (\state_out_reg[26]_0 ),
        .\state_out_reg[31] (\state_out_reg[31]_0 ),
        .\state_out_reg[32] (\state_out_reg[32]_0 ),
        .\state_out_reg[34] (\state_out_reg[34]_0 ),
        .\state_out_reg[36] (\state_out_reg[36]_0 ),
        .\state_out_reg[36]_0 (\state_out_reg[36]_1 ),
        .\state_out_reg[39] (\state_out_reg[39]_0 ),
        .\state_out_reg[40] (\state_out_reg[40]_0 ),
        .\state_out_reg[40]_0 (\state_out_reg[40]_1 ),
        .\state_out_reg[41] (\state_out_reg[41]_0 ),
        .\state_out_reg[44] (\state_out_reg[44]_0 ),
        .\state_out_reg[44]_0 (\state_out_reg[44]_1 ),
        .\state_out_reg[45] (\state_out_reg[45]_0 ),
        .\state_out_reg[48] (\state_out_reg[48]_0 ),
        .\state_out_reg[51] (\state_out_reg[51]_0 ),
        .\state_out_reg[52] (\state_out_reg[52]_0 ),
        .\state_out_reg[52]_0 (\state_out_reg[52]_1 ),
        .\state_out_reg[52]_1 (\state_out_reg[52]_2 ),
        .\state_out_reg[56] (\state_out_reg[56]_0 ),
        .\state_out_reg[56]_0 (\state_out_reg[56]_1 ),
        .\state_out_reg[59] (\state_out_reg[59]_0 ),
        .\state_out_reg[60] (\state_out_reg[60]_0 ),
        .\state_out_reg[63] (\state_out_reg[63]_0 ),
        .\state_out_reg[6] (\state_out_reg[6]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_sbox sbox_inst
       (.CO(\state_out_reg[96]_i_2_n_3 ),
        .D({sbox_state[60:33],sbox_state[28:1]}),
        .Q(Q[119:64]),
        .add_const_state({add_const_state[59:32],add_const_state[27:0]}),
        .add_const_state_0(add_const_state_0),
        .\state_out_reg[127] ({\state_out_reg[127]_0 [78:4],\state_out_reg[127]_0 [2:1]}),
        .\state_out_reg[31] ({\round_state[9] [127:124],\state_out_reg[123]_0 [108:85],\round_state[9] [99:92],\state_out_reg[123]_0 [84:61],\round_state[9] [67:65],\state_out_reg[123]_0 [0],\round_state[9] [2:0]}));
  LUT4 #(
    .INIT(16'h6996)) 
    \state_out[0]_i_1__8 
       (.I0(\state_out_reg[96]_i_2_n_3 ),
        .I1(add_const_state_0[28]),
        .I2(\round_state[9] [96]),
        .I3(\round_state[9] [0]),
        .O(\state_out_reg[127]_0 [0]));
  LUT3 #(
    .INIT(8'h65)) 
    \state_out[3]_i_1 
       (.I0(\state_out_reg[123]_0 [0]),
        .I1(\round_state[9] [99]),
        .I2(add_const_state_0[31]),
        .O(\state_out_reg[127]_0 [3]));
  FDCE \state_out_reg[0] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[0]),
        .Q(\round_state[9] [0]));
  FDCE \state_out_reg[100] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[43]),
        .Q(\state_out_reg[123]_0 [85]));
  FDCE \state_out_reg[101] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[44]),
        .Q(\state_out_reg[123]_0 [86]));
  FDCE \state_out_reg[102] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[45]),
        .Q(\state_out_reg[123]_0 [87]));
  FDCE \state_out_reg[103] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[46]),
        .Q(\state_out_reg[123]_0 [88]));
  FDCE \state_out_reg[104] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[47]),
        .Q(\state_out_reg[123]_0 [89]));
  FDCE \state_out_reg[105] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[48]),
        .Q(\state_out_reg[123]_0 [90]));
  FDCE \state_out_reg[106] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[49]),
        .Q(\state_out_reg[123]_0 [91]));
  FDCE \state_out_reg[107] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[50]),
        .Q(\state_out_reg[123]_0 [92]));
  FDCE \state_out_reg[108] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[51]),
        .Q(\state_out_reg[123]_0 [93]));
  FDCE \state_out_reg[109] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[52]),
        .Q(\state_out_reg[123]_0 [94]));
  FDCE \state_out_reg[10] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[10]),
        .Q(\state_out_reg[123]_0 [7]));
  FDCE \state_out_reg[110] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[53]),
        .Q(\state_out_reg[123]_0 [95]));
  FDCE \state_out_reg[111] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[54]),
        .Q(\state_out_reg[123]_0 [96]));
  FDCE \state_out_reg[112] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[55]),
        .Q(\state_out_reg[123]_0 [97]));
  FDCE \state_out_reg[113] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[56]),
        .Q(\state_out_reg[123]_0 [98]));
  FDCE \state_out_reg[114] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[57]),
        .Q(\state_out_reg[123]_0 [99]));
  FDCE \state_out_reg[115] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[58]),
        .Q(\state_out_reg[123]_0 [100]));
  FDCE \state_out_reg[116] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[59]),
        .Q(\state_out_reg[123]_0 [101]));
  FDCE \state_out_reg[117] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[60]),
        .Q(\state_out_reg[123]_0 [102]));
  FDCE \state_out_reg[118] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[61]),
        .Q(\state_out_reg[123]_0 [103]));
  FDCE \state_out_reg[119] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[62]),
        .Q(\state_out_reg[123]_0 [104]));
  FDCE \state_out_reg[11] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[11]),
        .Q(\state_out_reg[123]_0 [8]));
  FDCE \state_out_reg[120] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[63]),
        .Q(\state_out_reg[123]_0 [105]));
  FDCE \state_out_reg[121] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[64]),
        .Q(\state_out_reg[123]_0 [106]));
  FDCE \state_out_reg[122] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[65]),
        .Q(\state_out_reg[123]_0 [107]));
  FDCE \state_out_reg[123] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[66]),
        .Q(\state_out_reg[123]_0 [108]));
  FDCE \state_out_reg[124] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[67]),
        .Q(\round_state[9] [124]));
  FDCE \state_out_reg[125] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[68]),
        .Q(\round_state[9] [125]));
  FDCE \state_out_reg[126] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[69]),
        .Q(\round_state[9] [126]));
  FDCE \state_out_reg[127] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[70]),
        .Q(\round_state[9] [127]));
  FDCE \state_out_reg[12] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[12]),
        .Q(\state_out_reg[123]_0 [9]));
  FDCE \state_out_reg[13] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[13]),
        .Q(\state_out_reg[123]_0 [10]));
  FDCE \state_out_reg[14] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[14]),
        .Q(\state_out_reg[123]_0 [11]));
  FDCE \state_out_reg[15] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[15]),
        .Q(\state_out_reg[123]_0 [12]));
  FDCE \state_out_reg[16] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[16]),
        .Q(\state_out_reg[123]_0 [13]));
  FDCE \state_out_reg[17] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[17]),
        .Q(\state_out_reg[123]_0 [14]));
  FDCE \state_out_reg[18] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[18]),
        .Q(\state_out_reg[123]_0 [15]));
  FDCE \state_out_reg[19] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[19]),
        .Q(\state_out_reg[123]_0 [16]));
  FDCE \state_out_reg[1] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[1]),
        .Q(\round_state[9] [1]));
  FDCE \state_out_reg[20] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[20]),
        .Q(\state_out_reg[123]_0 [17]));
  FDCE \state_out_reg[21] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[21]),
        .Q(\state_out_reg[123]_0 [18]));
  FDCE \state_out_reg[22] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[22]),
        .Q(\state_out_reg[123]_0 [19]));
  FDCE \state_out_reg[23] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[23]),
        .Q(\state_out_reg[123]_0 [20]));
  FDCE \state_out_reg[24] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[24]),
        .Q(\state_out_reg[123]_0 [21]));
  FDCE \state_out_reg[25] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[25]),
        .Q(\state_out_reg[123]_0 [22]));
  FDCE \state_out_reg[26] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[26]),
        .Q(\state_out_reg[123]_0 [23]));
  FDCE \state_out_reg[27] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[27]),
        .Q(\state_out_reg[123]_0 [24]));
  FDCE \state_out_reg[28] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[28]),
        .Q(\state_out_reg[123]_0 [25]));
  FDCE \state_out_reg[29] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[1]),
        .Q(\state_out_reg[123]_0 [26]));
  FDCE \state_out_reg[2] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[2]),
        .Q(\round_state[9] [2]));
  FDCE \state_out_reg[30] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[2]),
        .Q(\state_out_reg[123]_0 [27]));
  FDCE \state_out_reg[31] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[3]),
        .Q(\state_out_reg[123]_0 [28]));
  FDCE \state_out_reg[32] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[4]),
        .Q(\state_out_reg[123]_0 [29]));
  FDCE \state_out_reg[33] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[33]),
        .Q(\state_out_reg[123]_0 [30]));
  FDCE \state_out_reg[34] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[34]),
        .Q(\state_out_reg[123]_0 [31]));
  FDCE \state_out_reg[35] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[35]),
        .Q(\state_out_reg[123]_0 [32]));
  FDCE \state_out_reg[36] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[36]),
        .Q(\state_out_reg[123]_0 [33]));
  FDCE \state_out_reg[37] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[37]),
        .Q(\state_out_reg[123]_0 [34]));
  FDCE \state_out_reg[38] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[38]),
        .Q(\state_out_reg[123]_0 [35]));
  FDCE \state_out_reg[39] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[39]),
        .Q(\state_out_reg[123]_0 [36]));
  FDCE \state_out_reg[3] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[3]),
        .Q(\state_out_reg[123]_0 [0]));
  FDCE \state_out_reg[40] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[40]),
        .Q(\state_out_reg[123]_0 [37]));
  FDCE \state_out_reg[41] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[41]),
        .Q(\state_out_reg[123]_0 [38]));
  FDCE \state_out_reg[42] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[42]),
        .Q(\state_out_reg[123]_0 [39]));
  FDCE \state_out_reg[43] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[43]),
        .Q(\state_out_reg[123]_0 [40]));
  FDCE \state_out_reg[44] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[44]),
        .Q(\state_out_reg[123]_0 [41]));
  FDCE \state_out_reg[45] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[45]),
        .Q(\state_out_reg[123]_0 [42]));
  FDCE \state_out_reg[46] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[46]),
        .Q(\state_out_reg[123]_0 [43]));
  FDCE \state_out_reg[47] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[47]),
        .Q(\state_out_reg[123]_0 [44]));
  FDCE \state_out_reg[48] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[48]),
        .Q(\state_out_reg[123]_0 [45]));
  FDCE \state_out_reg[49] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[49]),
        .Q(\state_out_reg[123]_0 [46]));
  FDCE \state_out_reg[4] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[4]),
        .Q(\state_out_reg[123]_0 [1]));
  FDCE \state_out_reg[50] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[50]),
        .Q(\state_out_reg[123]_0 [47]));
  FDCE \state_out_reg[51] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[51]),
        .Q(\state_out_reg[123]_0 [48]));
  FDCE \state_out_reg[52] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[52]),
        .Q(\state_out_reg[123]_0 [49]));
  FDCE \state_out_reg[53] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[53]),
        .Q(\state_out_reg[123]_0 [50]));
  FDCE \state_out_reg[54] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[54]),
        .Q(\state_out_reg[123]_0 [51]));
  FDCE \state_out_reg[55] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[55]),
        .Q(\state_out_reg[123]_0 [52]));
  FDCE \state_out_reg[56] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[56]),
        .Q(\state_out_reg[123]_0 [53]));
  FDCE \state_out_reg[57] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[57]),
        .Q(\state_out_reg[123]_0 [54]));
  FDCE \state_out_reg[58] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[58]),
        .Q(\state_out_reg[123]_0 [55]));
  FDCE \state_out_reg[59] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[59]),
        .Q(\state_out_reg[123]_0 [56]));
  FDCE \state_out_reg[5] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[5]),
        .Q(\state_out_reg[123]_0 [2]));
  FDCE \state_out_reg[60] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[60]),
        .Q(\state_out_reg[123]_0 [57]));
  FDCE \state_out_reg[61] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[5]),
        .Q(\state_out_reg[123]_0 [58]));
  FDCE \state_out_reg[62] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[6]),
        .Q(\state_out_reg[123]_0 [59]));
  FDCE \state_out_reg[63] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[7]),
        .Q(\state_out_reg[123]_0 [60]));
  FDCE \state_out_reg[65] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[8]),
        .Q(\round_state[9] [65]));
  FDCE \state_out_reg[66] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[9]),
        .Q(\round_state[9] [66]));
  FDCE \state_out_reg[67] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[10]),
        .Q(\round_state[9] [67]));
  FDCE \state_out_reg[68] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[11]),
        .Q(\state_out_reg[123]_0 [61]));
  FDCE \state_out_reg[69] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[12]),
        .Q(\state_out_reg[123]_0 [62]));
  FDCE \state_out_reg[6] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[6]),
        .Q(\state_out_reg[123]_0 [3]));
  FDCE \state_out_reg[70] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[13]),
        .Q(\state_out_reg[123]_0 [63]));
  FDCE \state_out_reg[71] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[14]),
        .Q(\state_out_reg[123]_0 [64]));
  FDCE \state_out_reg[72] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[15]),
        .Q(\state_out_reg[123]_0 [65]));
  FDCE \state_out_reg[73] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[16]),
        .Q(\state_out_reg[123]_0 [66]));
  FDCE \state_out_reg[74] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[17]),
        .Q(\state_out_reg[123]_0 [67]));
  FDCE \state_out_reg[75] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[18]),
        .Q(\state_out_reg[123]_0 [68]));
  FDCE \state_out_reg[76] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[19]),
        .Q(\state_out_reg[123]_0 [69]));
  FDCE \state_out_reg[77] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[20]),
        .Q(\state_out_reg[123]_0 [70]));
  FDCE \state_out_reg[78] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[21]),
        .Q(\state_out_reg[123]_0 [71]));
  FDCE \state_out_reg[79] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[22]),
        .Q(\state_out_reg[123]_0 [72]));
  FDCE \state_out_reg[7] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[7]),
        .Q(\state_out_reg[123]_0 [4]));
  FDCE \state_out_reg[80] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[23]),
        .Q(\state_out_reg[123]_0 [73]));
  FDCE \state_out_reg[81] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[24]),
        .Q(\state_out_reg[123]_0 [74]));
  FDCE \state_out_reg[82] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[25]),
        .Q(\state_out_reg[123]_0 [75]));
  FDCE \state_out_reg[83] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[26]),
        .Q(\state_out_reg[123]_0 [76]));
  FDCE \state_out_reg[84] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[27]),
        .Q(\state_out_reg[123]_0 [77]));
  FDCE \state_out_reg[85] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[28]),
        .Q(\state_out_reg[123]_0 [78]));
  FDCE \state_out_reg[86] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[29]),
        .Q(\state_out_reg[123]_0 [79]));
  FDCE \state_out_reg[87] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[30]),
        .Q(\state_out_reg[123]_0 [80]));
  FDCE \state_out_reg[88] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[31]),
        .Q(\state_out_reg[123]_0 [81]));
  FDCE \state_out_reg[89] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[32]),
        .Q(\state_out_reg[123]_0 [82]));
  FDCE \state_out_reg[8] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[8]),
        .Q(\state_out_reg[123]_0 [5]));
  FDCE \state_out_reg[90] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[33]),
        .Q(\state_out_reg[123]_0 [83]));
  FDCE \state_out_reg[91] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[34]),
        .Q(\state_out_reg[123]_0 [84]));
  FDCE \state_out_reg[92] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[35]),
        .Q(\round_state[9] [92]));
  FDCE \state_out_reg[93] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[36]),
        .Q(\round_state[9] [93]));
  FDCE \state_out_reg[94] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[37]),
        .Q(\round_state[9] [94]));
  FDCE \state_out_reg[95] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[38]),
        .Q(\round_state[9] [95]));
  FDCE \state_out_reg[96] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[39]),
        .Q(\round_state[9] [96]));
  CARRY4 \state_out_reg[96]_i_2 
       (.CI(CO),
        .CO({\NLW_state_out_reg[96]_i_2_CO_UNCONNECTED [3:1],\state_out_reg[96]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state_out_reg[96]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDCE \state_out_reg[97] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[40]),
        .Q(\round_state[9] [97]));
  FDCE \state_out_reg[98] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[41]),
        .Q(\round_state[9] [98]));
  FDCE \state_out_reg[99] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(D[42]),
        .Q(\round_state[9] [99]));
  FDCE \state_out_reg[9] 
       (.C(clk),
        .CE(enable),
        .CLR(rst),
        .D(sbox_state[9]),
        .Q(\state_out_reg[123]_0 [6]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_sbox
   (D,
    \state_out_reg[127] ,
    add_const_state,
    Q,
    \state_out_reg[31] ,
    add_const_state_0,
    CO);
  output [55:0]D;
  output [76:0]\state_out_reg[127] ;
  input [55:0]add_const_state;
  input [55:0]Q;
  input [66:0]\state_out_reg[31] ;
  input [59:0]add_const_state_0;
  input [0:0]CO;

  wire [0:0]CO;
  wire [55:0]D;
  wire [55:0]Q;
  wire [55:0]add_const_state;
  wire [59:0]add_const_state_0;
  wire [76:0]\state_out_reg[127] ;
  wire [66:0]\state_out_reg[31] ;

  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[100]_i_1__8 
       (.I0(\state_out_reg[31] [39]),
        .I1(\state_out_reg[31] [7]),
        .I2(add_const_state_0[0]),
        .O(\state_out_reg[127] [49]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[101]_i_1__8 
       (.I0(\state_out_reg[31] [40]),
        .I1(\state_out_reg[31] [8]),
        .I2(add_const_state_0[1]),
        .O(\state_out_reg[127] [50]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[102]_i_1__8 
       (.I0(\state_out_reg[31] [41]),
        .I1(\state_out_reg[31] [9]),
        .I2(add_const_state_0[2]),
        .O(\state_out_reg[127] [51]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[103]_i_1__8 
       (.I0(\state_out_reg[31] [42]),
        .I1(\state_out_reg[31] [10]),
        .I2(add_const_state_0[3]),
        .O(\state_out_reg[127] [52]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[104]_i_1__8 
       (.I0(\state_out_reg[31] [43]),
        .I1(\state_out_reg[31] [11]),
        .I2(add_const_state_0[4]),
        .O(\state_out_reg[127] [53]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[105]_i_1__8 
       (.I0(\state_out_reg[31] [44]),
        .I1(\state_out_reg[31] [12]),
        .I2(add_const_state_0[5]),
        .O(\state_out_reg[127] [54]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[106]_i_1__8 
       (.I0(\state_out_reg[31] [45]),
        .I1(\state_out_reg[31] [13]),
        .I2(add_const_state_0[6]),
        .O(\state_out_reg[127] [55]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[107]_i_1__8 
       (.I0(\state_out_reg[31] [46]),
        .I1(\state_out_reg[31] [14]),
        .I2(add_const_state_0[7]),
        .O(\state_out_reg[127] [56]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[108]_i_1__8 
       (.I0(\state_out_reg[31] [47]),
        .I1(\state_out_reg[31] [15]),
        .I2(add_const_state_0[8]),
        .O(\state_out_reg[127] [57]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[109]_i_1__8 
       (.I0(\state_out_reg[31] [48]),
        .I1(\state_out_reg[31] [16]),
        .I2(add_const_state_0[9]),
        .O(\state_out_reg[127] [58]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[10]_i_1__7 
       (.I0(add_const_state[9]),
        .I1(Q[37]),
        .I2(add_const_state[37]),
        .O(D[9]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[110]_i_1__8 
       (.I0(\state_out_reg[31] [49]),
        .I1(\state_out_reg[31] [17]),
        .I2(add_const_state_0[10]),
        .O(\state_out_reg[127] [59]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[111]_i_1__8 
       (.I0(\state_out_reg[31] [50]),
        .I1(\state_out_reg[31] [18]),
        .I2(add_const_state_0[11]),
        .O(\state_out_reg[127] [60]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[112]_i_1__8 
       (.I0(\state_out_reg[31] [51]),
        .I1(\state_out_reg[31] [19]),
        .I2(add_const_state_0[12]),
        .O(\state_out_reg[127] [61]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[113]_i_1__8 
       (.I0(\state_out_reg[31] [52]),
        .I1(\state_out_reg[31] [20]),
        .I2(add_const_state_0[13]),
        .O(\state_out_reg[127] [62]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[114]_i_1__8 
       (.I0(\state_out_reg[31] [53]),
        .I1(\state_out_reg[31] [21]),
        .I2(add_const_state_0[14]),
        .O(\state_out_reg[127] [63]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[115]_i_1__8 
       (.I0(\state_out_reg[31] [54]),
        .I1(\state_out_reg[31] [22]),
        .I2(add_const_state_0[15]),
        .O(\state_out_reg[127] [64]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[116]_i_1__8 
       (.I0(\state_out_reg[31] [55]),
        .I1(\state_out_reg[31] [23]),
        .I2(add_const_state_0[16]),
        .O(\state_out_reg[127] [65]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[117]_i_1__8 
       (.I0(\state_out_reg[31] [56]),
        .I1(\state_out_reg[31] [24]),
        .I2(add_const_state_0[17]),
        .O(\state_out_reg[127] [66]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[118]_i_1__8 
       (.I0(\state_out_reg[31] [57]),
        .I1(\state_out_reg[31] [25]),
        .I2(add_const_state_0[18]),
        .O(\state_out_reg[127] [67]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[119]_i_1__8 
       (.I0(\state_out_reg[31] [58]),
        .I1(\state_out_reg[31] [26]),
        .I2(add_const_state_0[19]),
        .O(\state_out_reg[127] [68]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[11]_i_1__7 
       (.I0(add_const_state[10]),
        .I1(Q[38]),
        .I2(add_const_state[38]),
        .O(D[10]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[120]_i_1__8 
       (.I0(\state_out_reg[31] [59]),
        .I1(\state_out_reg[31] [27]),
        .I2(add_const_state_0[20]),
        .O(\state_out_reg[127] [69]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[121]_i_1__8 
       (.I0(\state_out_reg[31] [60]),
        .I1(\state_out_reg[31] [28]),
        .I2(add_const_state_0[21]),
        .O(\state_out_reg[127] [70]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[122]_i_1__8 
       (.I0(\state_out_reg[31] [61]),
        .I1(\state_out_reg[31] [29]),
        .I2(add_const_state_0[22]),
        .O(\state_out_reg[127] [71]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[123]_i_1__8 
       (.I0(\state_out_reg[31] [62]),
        .I1(\state_out_reg[31] [30]),
        .I2(add_const_state_0[23]),
        .O(\state_out_reg[127] [72]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[124]_i_1__8 
       (.I0(\state_out_reg[31] [63]),
        .I1(\state_out_reg[31] [31]),
        .I2(add_const_state_0[24]),
        .O(\state_out_reg[127] [73]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[125]_i_1__8 
       (.I0(\state_out_reg[31] [64]),
        .I1(\state_out_reg[31] [32]),
        .I2(add_const_state_0[25]),
        .O(\state_out_reg[127] [74]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[126]_i_1__8 
       (.I0(\state_out_reg[31] [65]),
        .I1(\state_out_reg[31] [33]),
        .I2(add_const_state_0[26]),
        .O(\state_out_reg[127] [75]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[127]_i_1__8 
       (.I0(\state_out_reg[31] [66]),
        .I1(\state_out_reg[31] [34]),
        .I2(add_const_state_0[27]),
        .O(\state_out_reg[127] [76]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[12]_i_1__7 
       (.I0(add_const_state[11]),
        .I1(Q[39]),
        .I2(add_const_state[39]),
        .O(D[11]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[13]_i_1__7 
       (.I0(add_const_state[12]),
        .I1(Q[40]),
        .I2(add_const_state[40]),
        .O(D[12]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[14]_i_1__7 
       (.I0(add_const_state[13]),
        .I1(Q[41]),
        .I2(add_const_state[41]),
        .O(D[13]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[15]_i_1__7 
       (.I0(add_const_state[14]),
        .I1(Q[42]),
        .I2(add_const_state[42]),
        .O(D[14]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[16]_i_1__7 
       (.I0(add_const_state[15]),
        .I1(Q[43]),
        .I2(add_const_state[43]),
        .O(D[15]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[17]_i_1__7 
       (.I0(add_const_state[16]),
        .I1(Q[44]),
        .I2(add_const_state[44]),
        .O(D[16]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[18]_i_1__7 
       (.I0(add_const_state[17]),
        .I1(Q[45]),
        .I2(add_const_state[45]),
        .O(D[17]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[19]_i_1__7 
       (.I0(add_const_state[18]),
        .I1(Q[46]),
        .I2(add_const_state[46]),
        .O(D[18]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[1]_i_1__5 
       (.I0(add_const_state[0]),
        .I1(Q[28]),
        .I2(add_const_state[28]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[1]_i_1__6 
       (.I0(\state_out_reg[31] [1]),
        .I1(\state_out_reg[31] [36]),
        .I2(add_const_state_0[29]),
        .O(\state_out_reg[127] [0]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[20]_i_1__7 
       (.I0(add_const_state[19]),
        .I1(Q[47]),
        .I2(add_const_state[47]),
        .O(D[19]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[21]_i_1__7 
       (.I0(add_const_state[20]),
        .I1(Q[48]),
        .I2(add_const_state[48]),
        .O(D[20]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[22]_i_1__7 
       (.I0(add_const_state[21]),
        .I1(Q[49]),
        .I2(add_const_state[49]),
        .O(D[21]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[23]_i_1__7 
       (.I0(add_const_state[22]),
        .I1(Q[50]),
        .I2(add_const_state[50]),
        .O(D[22]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[24]_i_1__7 
       (.I0(add_const_state[23]),
        .I1(Q[51]),
        .I2(add_const_state[51]),
        .O(D[23]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[25]_i_1__7 
       (.I0(add_const_state[24]),
        .I1(Q[52]),
        .I2(add_const_state[52]),
        .O(D[24]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[26]_i_1__7 
       (.I0(add_const_state[25]),
        .I1(Q[53]),
        .I2(add_const_state[53]),
        .O(D[25]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[27]_i_1__7 
       (.I0(add_const_state[26]),
        .I1(Q[54]),
        .I2(add_const_state[54]),
        .O(D[26]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[28]_i_1__7 
       (.I0(add_const_state[27]),
        .I1(Q[55]),
        .I2(add_const_state[55]),
        .O(D[27]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[28]_i_1__8 
       (.I0(add_const_state_0[24]),
        .I1(\state_out_reg[31] [63]),
        .I2(add_const_state_0[56]),
        .O(\state_out_reg[127] [2]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[29]_i_1__8 
       (.I0(add_const_state_0[25]),
        .I1(\state_out_reg[31] [64]),
        .I2(add_const_state_0[57]),
        .O(\state_out_reg[127] [3]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[2]_i_1__6 
       (.I0(add_const_state[1]),
        .I1(Q[29]),
        .I2(add_const_state[29]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[2]_i_1__7 
       (.I0(\state_out_reg[31] [2]),
        .I1(\state_out_reg[31] [37]),
        .I2(add_const_state_0[30]),
        .O(\state_out_reg[127] [1]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[30]_i_1__8 
       (.I0(add_const_state_0[26]),
        .I1(\state_out_reg[31] [65]),
        .I2(add_const_state_0[58]),
        .O(\state_out_reg[127] [4]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[31]_i_1__8 
       (.I0(add_const_state_0[27]),
        .I1(\state_out_reg[31] [66]),
        .I2(add_const_state_0[59]),
        .O(\state_out_reg[127] [5]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[32]_i_1__8 
       (.I0(add_const_state_0[28]),
        .I1(\state_out_reg[31] [0]),
        .I2(CO),
        .O(\state_out_reg[127] [6]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[33]_i_1__7 
       (.I0(add_const_state[28]),
        .I1(add_const_state[0]),
        .I2(Q[0]),
        .O(D[28]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[33]_i_1__8 
       (.I0(add_const_state_0[29]),
        .I1(\state_out_reg[31] [1]),
        .I2(\state_out_reg[31] [4]),
        .O(\state_out_reg[127] [7]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[34]_i_1__7 
       (.I0(add_const_state[29]),
        .I1(add_const_state[1]),
        .I2(Q[1]),
        .O(D[29]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[34]_i_1__8 
       (.I0(add_const_state_0[30]),
        .I1(\state_out_reg[31] [2]),
        .I2(\state_out_reg[31] [5]),
        .O(\state_out_reg[127] [8]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[35]_i_1__7 
       (.I0(add_const_state[30]),
        .I1(add_const_state[2]),
        .I2(Q[2]),
        .O(D[30]));
  LUT3 #(
    .INIT(8'h6A)) 
    \state_out[35]_i_1__8 
       (.I0(add_const_state_0[31]),
        .I1(\state_out_reg[31] [6]),
        .I2(\state_out_reg[31] [3]),
        .O(\state_out_reg[127] [9]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[36]_i_1__7 
       (.I0(add_const_state[31]),
        .I1(add_const_state[3]),
        .I2(Q[3]),
        .O(D[31]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[37]_i_1__7 
       (.I0(add_const_state[32]),
        .I1(add_const_state[4]),
        .I2(Q[4]),
        .O(D[32]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[38]_i_1__7 
       (.I0(add_const_state[33]),
        .I1(add_const_state[5]),
        .I2(Q[5]),
        .O(D[33]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[39]_i_1__7 
       (.I0(add_const_state[34]),
        .I1(add_const_state[6]),
        .I2(Q[6]),
        .O(D[34]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[3]_i_1__7 
       (.I0(add_const_state[2]),
        .I1(Q[30]),
        .I2(add_const_state[30]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[40]_i_1__7 
       (.I0(add_const_state[35]),
        .I1(add_const_state[7]),
        .I2(Q[7]),
        .O(D[35]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[41]_i_1__7 
       (.I0(add_const_state[36]),
        .I1(add_const_state[8]),
        .I2(Q[8]),
        .O(D[36]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[42]_i_1__7 
       (.I0(add_const_state[37]),
        .I1(add_const_state[9]),
        .I2(Q[9]),
        .O(D[37]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[43]_i_1__7 
       (.I0(add_const_state[38]),
        .I1(add_const_state[10]),
        .I2(Q[10]),
        .O(D[38]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[44]_i_1__7 
       (.I0(add_const_state[39]),
        .I1(add_const_state[11]),
        .I2(Q[11]),
        .O(D[39]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[45]_i_1__7 
       (.I0(add_const_state[40]),
        .I1(add_const_state[12]),
        .I2(Q[12]),
        .O(D[40]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[46]_i_1__7 
       (.I0(add_const_state[41]),
        .I1(add_const_state[13]),
        .I2(Q[13]),
        .O(D[41]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[47]_i_1__7 
       (.I0(add_const_state[42]),
        .I1(add_const_state[14]),
        .I2(Q[14]),
        .O(D[42]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[48]_i_1__7 
       (.I0(add_const_state[43]),
        .I1(add_const_state[15]),
        .I2(Q[15]),
        .O(D[43]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[49]_i_1__7 
       (.I0(add_const_state[44]),
        .I1(add_const_state[16]),
        .I2(Q[16]),
        .O(D[44]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[4]_i_1__6 
       (.I0(add_const_state[3]),
        .I1(Q[31]),
        .I2(add_const_state[31]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[50]_i_1__7 
       (.I0(add_const_state[45]),
        .I1(add_const_state[17]),
        .I2(Q[17]),
        .O(D[45]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[51]_i_1__7 
       (.I0(add_const_state[46]),
        .I1(add_const_state[18]),
        .I2(Q[18]),
        .O(D[46]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[52]_i_1__7 
       (.I0(add_const_state[47]),
        .I1(add_const_state[19]),
        .I2(Q[19]),
        .O(D[47]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[53]_i_1__7 
       (.I0(add_const_state[48]),
        .I1(add_const_state[20]),
        .I2(Q[20]),
        .O(D[48]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[54]_i_1__7 
       (.I0(add_const_state[49]),
        .I1(add_const_state[21]),
        .I2(Q[21]),
        .O(D[49]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[55]_i_1__7 
       (.I0(add_const_state[50]),
        .I1(add_const_state[22]),
        .I2(Q[22]),
        .O(D[50]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[56]_i_1__7 
       (.I0(add_const_state[51]),
        .I1(add_const_state[23]),
        .I2(Q[23]),
        .O(D[51]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[57]_i_1__7 
       (.I0(add_const_state[52]),
        .I1(add_const_state[24]),
        .I2(Q[24]),
        .O(D[52]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[58]_i_1__7 
       (.I0(add_const_state[53]),
        .I1(add_const_state[25]),
        .I2(Q[25]),
        .O(D[53]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[59]_i_1__7 
       (.I0(add_const_state[54]),
        .I1(add_const_state[26]),
        .I2(Q[26]),
        .O(D[54]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[5]_i_1__7 
       (.I0(add_const_state[4]),
        .I1(Q[32]),
        .I2(add_const_state[32]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[60]_i_1__7 
       (.I0(add_const_state[55]),
        .I1(add_const_state[27]),
        .I2(Q[27]),
        .O(D[55]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[60]_i_1__8 
       (.I0(add_const_state_0[56]),
        .I1(add_const_state_0[24]),
        .I2(\state_out_reg[31] [31]),
        .O(\state_out_reg[127] [10]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[61]_i_1__8 
       (.I0(add_const_state_0[57]),
        .I1(add_const_state_0[25]),
        .I2(\state_out_reg[31] [32]),
        .O(\state_out_reg[127] [11]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[62]_i_1__8 
       (.I0(add_const_state_0[58]),
        .I1(add_const_state_0[26]),
        .I2(\state_out_reg[31] [33]),
        .O(\state_out_reg[127] [12]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[63]_i_1__8 
       (.I0(add_const_state_0[59]),
        .I1(add_const_state_0[27]),
        .I2(\state_out_reg[31] [34]),
        .O(\state_out_reg[127] [13]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[65]_i_1__8 
       (.I0(\state_out_reg[31] [4]),
        .I1(add_const_state_0[29]),
        .I2(\state_out_reg[31] [36]),
        .O(\state_out_reg[127] [14]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[66]_i_1__8 
       (.I0(\state_out_reg[31] [5]),
        .I1(add_const_state_0[30]),
        .I2(\state_out_reg[31] [37]),
        .O(\state_out_reg[127] [15]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[67]_i_1__8 
       (.I0(\state_out_reg[31] [6]),
        .I1(add_const_state_0[31]),
        .I2(\state_out_reg[31] [38]),
        .O(\state_out_reg[127] [16]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[68]_i_1__8 
       (.I0(\state_out_reg[31] [7]),
        .I1(add_const_state_0[32]),
        .I2(\state_out_reg[31] [39]),
        .O(\state_out_reg[127] [17]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[69]_i_1__8 
       (.I0(\state_out_reg[31] [8]),
        .I1(add_const_state_0[33]),
        .I2(\state_out_reg[31] [40]),
        .O(\state_out_reg[127] [18]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[6]_i_1__7 
       (.I0(add_const_state[5]),
        .I1(Q[33]),
        .I2(add_const_state[33]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[70]_i_1__8 
       (.I0(\state_out_reg[31] [9]),
        .I1(add_const_state_0[34]),
        .I2(\state_out_reg[31] [41]),
        .O(\state_out_reg[127] [19]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[71]_i_1__8 
       (.I0(\state_out_reg[31] [10]),
        .I1(add_const_state_0[35]),
        .I2(\state_out_reg[31] [42]),
        .O(\state_out_reg[127] [20]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[72]_i_1__8 
       (.I0(\state_out_reg[31] [11]),
        .I1(add_const_state_0[36]),
        .I2(\state_out_reg[31] [43]),
        .O(\state_out_reg[127] [21]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[73]_i_1__8 
       (.I0(\state_out_reg[31] [12]),
        .I1(add_const_state_0[37]),
        .I2(\state_out_reg[31] [44]),
        .O(\state_out_reg[127] [22]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[74]_i_1__8 
       (.I0(\state_out_reg[31] [13]),
        .I1(add_const_state_0[38]),
        .I2(\state_out_reg[31] [45]),
        .O(\state_out_reg[127] [23]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[75]_i_1__8 
       (.I0(\state_out_reg[31] [14]),
        .I1(add_const_state_0[39]),
        .I2(\state_out_reg[31] [46]),
        .O(\state_out_reg[127] [24]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[76]_i_1__8 
       (.I0(\state_out_reg[31] [15]),
        .I1(add_const_state_0[40]),
        .I2(\state_out_reg[31] [47]),
        .O(\state_out_reg[127] [25]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[77]_i_1__8 
       (.I0(\state_out_reg[31] [16]),
        .I1(add_const_state_0[41]),
        .I2(\state_out_reg[31] [48]),
        .O(\state_out_reg[127] [26]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[78]_i_1__8 
       (.I0(\state_out_reg[31] [17]),
        .I1(add_const_state_0[42]),
        .I2(\state_out_reg[31] [49]),
        .O(\state_out_reg[127] [27]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[79]_i_1__8 
       (.I0(\state_out_reg[31] [18]),
        .I1(add_const_state_0[43]),
        .I2(\state_out_reg[31] [50]),
        .O(\state_out_reg[127] [28]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[7]_i_1__7 
       (.I0(add_const_state[6]),
        .I1(Q[34]),
        .I2(add_const_state[34]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[80]_i_1__8 
       (.I0(\state_out_reg[31] [19]),
        .I1(add_const_state_0[44]),
        .I2(\state_out_reg[31] [51]),
        .O(\state_out_reg[127] [29]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[81]_i_1__8 
       (.I0(\state_out_reg[31] [20]),
        .I1(add_const_state_0[45]),
        .I2(\state_out_reg[31] [52]),
        .O(\state_out_reg[127] [30]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[82]_i_1__8 
       (.I0(\state_out_reg[31] [21]),
        .I1(add_const_state_0[46]),
        .I2(\state_out_reg[31] [53]),
        .O(\state_out_reg[127] [31]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[83]_i_1__8 
       (.I0(\state_out_reg[31] [22]),
        .I1(add_const_state_0[47]),
        .I2(\state_out_reg[31] [54]),
        .O(\state_out_reg[127] [32]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[84]_i_1__8 
       (.I0(\state_out_reg[31] [23]),
        .I1(add_const_state_0[48]),
        .I2(\state_out_reg[31] [55]),
        .O(\state_out_reg[127] [33]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[85]_i_1__8 
       (.I0(\state_out_reg[31] [24]),
        .I1(add_const_state_0[49]),
        .I2(\state_out_reg[31] [56]),
        .O(\state_out_reg[127] [34]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[86]_i_1__8 
       (.I0(\state_out_reg[31] [25]),
        .I1(add_const_state_0[50]),
        .I2(\state_out_reg[31] [57]),
        .O(\state_out_reg[127] [35]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[87]_i_1__8 
       (.I0(\state_out_reg[31] [26]),
        .I1(add_const_state_0[51]),
        .I2(\state_out_reg[31] [58]),
        .O(\state_out_reg[127] [36]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[88]_i_1__8 
       (.I0(\state_out_reg[31] [27]),
        .I1(add_const_state_0[52]),
        .I2(\state_out_reg[31] [59]),
        .O(\state_out_reg[127] [37]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[89]_i_1__8 
       (.I0(\state_out_reg[31] [28]),
        .I1(add_const_state_0[53]),
        .I2(\state_out_reg[31] [60]),
        .O(\state_out_reg[127] [38]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[8]_i_1__7 
       (.I0(add_const_state[7]),
        .I1(Q[35]),
        .I2(add_const_state[35]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[90]_i_1__8 
       (.I0(\state_out_reg[31] [29]),
        .I1(add_const_state_0[54]),
        .I2(\state_out_reg[31] [61]),
        .O(\state_out_reg[127] [39]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[91]_i_1__8 
       (.I0(\state_out_reg[31] [30]),
        .I1(add_const_state_0[55]),
        .I2(\state_out_reg[31] [62]),
        .O(\state_out_reg[127] [40]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[92]_i_1__8 
       (.I0(\state_out_reg[31] [31]),
        .I1(add_const_state_0[56]),
        .I2(\state_out_reg[31] [63]),
        .O(\state_out_reg[127] [41]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[93]_i_1__8 
       (.I0(\state_out_reg[31] [32]),
        .I1(add_const_state_0[57]),
        .I2(\state_out_reg[31] [64]),
        .O(\state_out_reg[127] [42]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[94]_i_1__8 
       (.I0(\state_out_reg[31] [33]),
        .I1(add_const_state_0[58]),
        .I2(\state_out_reg[31] [65]),
        .O(\state_out_reg[127] [43]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[95]_i_1__8 
       (.I0(\state_out_reg[31] [34]),
        .I1(add_const_state_0[59]),
        .I2(\state_out_reg[31] [66]),
        .O(\state_out_reg[127] [44]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[96]_i_1__8 
       (.I0(\state_out_reg[31] [35]),
        .I1(CO),
        .I2(\state_out_reg[31] [0]),
        .O(\state_out_reg[127] [45]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[97]_i_1__8 
       (.I0(\state_out_reg[31] [36]),
        .I1(\state_out_reg[31] [4]),
        .I2(\state_out_reg[31] [1]),
        .O(\state_out_reg[127] [46]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[98]_i_1__8 
       (.I0(\state_out_reg[31] [37]),
        .I1(\state_out_reg[31] [5]),
        .I2(\state_out_reg[31] [2]),
        .O(\state_out_reg[127] [47]));
  LUT3 #(
    .INIT(8'hA9)) 
    \state_out[99]_i_1__8 
       (.I0(\state_out_reg[31] [38]),
        .I1(\state_out_reg[31] [3]),
        .I2(\state_out_reg[31] [6]),
        .O(\state_out_reg[127] [48]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[9]_i_1__7 
       (.I0(add_const_state[8]),
        .I1(Q[36]),
        .I2(add_const_state[36]),
        .O(D[8]));
endmodule

(* ORIG_REF_NAME = "ascon_sbox" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_sbox_11
   (D,
    \state_out_reg[127] ,
    add_const_state,
    \state_out_reg[28] ,
    add_const_state_0,
    Q,
    \state_out_reg[96] );
  output [55:0]D;
  output [69:0]\state_out_reg[127] ;
  input [55:0]add_const_state;
  input [55:0]\state_out_reg[28] ;
  input [62:0]add_const_state_0;
  input [63:0]Q;
  input [0:0]\state_out_reg[96] ;

  wire [55:0]D;
  wire [63:0]Q;
  wire [55:0]add_const_state;
  wire [62:0]add_const_state_0;
  wire [69:0]\state_out_reg[127] ;
  wire [55:0]\state_out_reg[28] ;
  wire [0:0]\state_out_reg[96] ;

  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[100]_i_1__7 
       (.I0(Q[36]),
        .I1(Q[4]),
        .I2(add_const_state_0[3]),
        .O(\state_out_reg[127] [42]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[101]_i_1__7 
       (.I0(Q[37]),
        .I1(Q[5]),
        .I2(add_const_state_0[4]),
        .O(\state_out_reg[127] [43]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[102]_i_1__7 
       (.I0(Q[38]),
        .I1(Q[6]),
        .I2(add_const_state_0[5]),
        .O(\state_out_reg[127] [44]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[103]_i_1__7 
       (.I0(Q[39]),
        .I1(Q[7]),
        .I2(add_const_state_0[6]),
        .O(\state_out_reg[127] [45]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[104]_i_1__7 
       (.I0(Q[40]),
        .I1(Q[8]),
        .I2(add_const_state_0[7]),
        .O(\state_out_reg[127] [46]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[105]_i_1__7 
       (.I0(Q[41]),
        .I1(Q[9]),
        .I2(add_const_state_0[8]),
        .O(\state_out_reg[127] [47]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[106]_i_1__7 
       (.I0(Q[42]),
        .I1(Q[10]),
        .I2(add_const_state_0[9]),
        .O(\state_out_reg[127] [48]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[107]_i_1__7 
       (.I0(Q[43]),
        .I1(Q[11]),
        .I2(add_const_state_0[10]),
        .O(\state_out_reg[127] [49]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[108]_i_1__7 
       (.I0(Q[44]),
        .I1(Q[12]),
        .I2(add_const_state_0[11]),
        .O(\state_out_reg[127] [50]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[109]_i_1__7 
       (.I0(Q[45]),
        .I1(Q[13]),
        .I2(add_const_state_0[12]),
        .O(\state_out_reg[127] [51]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[10]_i_1__6 
       (.I0(add_const_state[9]),
        .I1(\state_out_reg[28] [37]),
        .I2(add_const_state[37]),
        .O(D[9]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[110]_i_1__7 
       (.I0(Q[46]),
        .I1(Q[14]),
        .I2(add_const_state_0[13]),
        .O(\state_out_reg[127] [52]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[111]_i_1__7 
       (.I0(Q[47]),
        .I1(Q[15]),
        .I2(add_const_state_0[14]),
        .O(\state_out_reg[127] [53]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[112]_i_1__7 
       (.I0(Q[48]),
        .I1(Q[16]),
        .I2(add_const_state_0[15]),
        .O(\state_out_reg[127] [54]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[113]_i_1__7 
       (.I0(Q[49]),
        .I1(Q[17]),
        .I2(add_const_state_0[16]),
        .O(\state_out_reg[127] [55]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[114]_i_1__7 
       (.I0(Q[50]),
        .I1(Q[18]),
        .I2(add_const_state_0[17]),
        .O(\state_out_reg[127] [56]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[115]_i_1__7 
       (.I0(Q[51]),
        .I1(Q[19]),
        .I2(add_const_state_0[18]),
        .O(\state_out_reg[127] [57]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[116]_i_1__7 
       (.I0(Q[52]),
        .I1(Q[20]),
        .I2(add_const_state_0[19]),
        .O(\state_out_reg[127] [58]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[117]_i_1__7 
       (.I0(Q[53]),
        .I1(Q[21]),
        .I2(add_const_state_0[20]),
        .O(\state_out_reg[127] [59]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[118]_i_1__7 
       (.I0(Q[54]),
        .I1(Q[22]),
        .I2(add_const_state_0[21]),
        .O(\state_out_reg[127] [60]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[119]_i_1__7 
       (.I0(Q[55]),
        .I1(Q[23]),
        .I2(add_const_state_0[22]),
        .O(\state_out_reg[127] [61]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[11]_i_1__6 
       (.I0(add_const_state[10]),
        .I1(\state_out_reg[28] [38]),
        .I2(add_const_state[38]),
        .O(D[10]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[120]_i_1__7 
       (.I0(Q[56]),
        .I1(Q[24]),
        .I2(add_const_state_0[23]),
        .O(\state_out_reg[127] [62]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[121]_i_1__7 
       (.I0(Q[57]),
        .I1(Q[25]),
        .I2(add_const_state_0[24]),
        .O(\state_out_reg[127] [63]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[122]_i_1__7 
       (.I0(Q[58]),
        .I1(Q[26]),
        .I2(add_const_state_0[25]),
        .O(\state_out_reg[127] [64]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[123]_i_1__7 
       (.I0(Q[59]),
        .I1(Q[27]),
        .I2(add_const_state_0[26]),
        .O(\state_out_reg[127] [65]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[124]_i_1__7 
       (.I0(Q[60]),
        .I1(Q[28]),
        .I2(add_const_state_0[27]),
        .O(\state_out_reg[127] [66]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[125]_i_1__7 
       (.I0(Q[61]),
        .I1(Q[29]),
        .I2(add_const_state_0[28]),
        .O(\state_out_reg[127] [67]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[126]_i_1__7 
       (.I0(Q[62]),
        .I1(Q[30]),
        .I2(add_const_state_0[29]),
        .O(\state_out_reg[127] [68]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[127]_i_1__7 
       (.I0(Q[63]),
        .I1(Q[31]),
        .I2(add_const_state_0[30]),
        .O(\state_out_reg[127] [69]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[12]_i_1__6 
       (.I0(add_const_state[11]),
        .I1(\state_out_reg[28] [39]),
        .I2(add_const_state[39]),
        .O(D[11]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[13]_i_1__6 
       (.I0(add_const_state[12]),
        .I1(\state_out_reg[28] [40]),
        .I2(add_const_state[40]),
        .O(D[12]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[14]_i_1__6 
       (.I0(add_const_state[13]),
        .I1(\state_out_reg[28] [41]),
        .I2(add_const_state[41]),
        .O(D[13]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[15]_i_1__6 
       (.I0(add_const_state[14]),
        .I1(\state_out_reg[28] [42]),
        .I2(add_const_state[42]),
        .O(D[14]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[16]_i_1__6 
       (.I0(add_const_state[15]),
        .I1(\state_out_reg[28] [43]),
        .I2(add_const_state[43]),
        .O(D[15]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[17]_i_1__6 
       (.I0(add_const_state[16]),
        .I1(\state_out_reg[28] [44]),
        .I2(add_const_state[44]),
        .O(D[16]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[18]_i_1__6 
       (.I0(add_const_state[17]),
        .I1(\state_out_reg[28] [45]),
        .I2(add_const_state[45]),
        .O(D[17]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[19]_i_1__6 
       (.I0(add_const_state[18]),
        .I1(\state_out_reg[28] [46]),
        .I2(add_const_state[46]),
        .O(D[18]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[1]_i_1__4 
       (.I0(add_const_state[0]),
        .I1(\state_out_reg[28] [28]),
        .I2(add_const_state[28]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[20]_i_1__6 
       (.I0(add_const_state[19]),
        .I1(\state_out_reg[28] [47]),
        .I2(add_const_state[47]),
        .O(D[19]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[21]_i_1__6 
       (.I0(add_const_state[20]),
        .I1(\state_out_reg[28] [48]),
        .I2(add_const_state[48]),
        .O(D[20]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[22]_i_1__6 
       (.I0(add_const_state[21]),
        .I1(\state_out_reg[28] [49]),
        .I2(add_const_state[49]),
        .O(D[21]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[23]_i_1__6 
       (.I0(add_const_state[22]),
        .I1(\state_out_reg[28] [50]),
        .I2(add_const_state[50]),
        .O(D[22]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[24]_i_1__6 
       (.I0(add_const_state[23]),
        .I1(\state_out_reg[28] [51]),
        .I2(add_const_state[51]),
        .O(D[23]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[25]_i_1__6 
       (.I0(add_const_state[24]),
        .I1(\state_out_reg[28] [52]),
        .I2(add_const_state[52]),
        .O(D[24]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[26]_i_1__6 
       (.I0(add_const_state[25]),
        .I1(\state_out_reg[28] [53]),
        .I2(add_const_state[53]),
        .O(D[25]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[27]_i_1__6 
       (.I0(add_const_state[26]),
        .I1(\state_out_reg[28] [54]),
        .I2(add_const_state[54]),
        .O(D[26]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[28]_i_1__6 
       (.I0(add_const_state[27]),
        .I1(\state_out_reg[28] [55]),
        .I2(add_const_state[55]),
        .O(D[27]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[29]_i_1__7 
       (.I0(add_const_state_0[28]),
        .I1(Q[61]),
        .I2(add_const_state_0[60]),
        .O(\state_out_reg[127] [0]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[2]_i_1__5 
       (.I0(add_const_state[1]),
        .I1(\state_out_reg[28] [29]),
        .I2(add_const_state[29]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[30]_i_1__7 
       (.I0(add_const_state_0[29]),
        .I1(Q[62]),
        .I2(add_const_state_0[61]),
        .O(\state_out_reg[127] [1]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[31]_i_1__7 
       (.I0(add_const_state_0[30]),
        .I1(Q[63]),
        .I2(add_const_state_0[62]),
        .O(\state_out_reg[127] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \state_out[32]_i_1__7 
       (.I0(add_const_state_0[31]),
        .I1(\state_out_reg[96] ),
        .I2(Q[0]),
        .O(\state_out_reg[127] [3]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[33]_i_1__6 
       (.I0(add_const_state[28]),
        .I1(add_const_state[0]),
        .I2(\state_out_reg[28] [0]),
        .O(D[28]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[34]_i_1__6 
       (.I0(add_const_state[29]),
        .I1(add_const_state[1]),
        .I2(\state_out_reg[28] [1]),
        .O(D[29]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[35]_i_1__6 
       (.I0(add_const_state[30]),
        .I1(add_const_state[2]),
        .I2(\state_out_reg[28] [2]),
        .O(D[30]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[36]_i_1__6 
       (.I0(add_const_state[31]),
        .I1(add_const_state[3]),
        .I2(\state_out_reg[28] [3]),
        .O(D[31]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[37]_i_1__6 
       (.I0(add_const_state[32]),
        .I1(add_const_state[4]),
        .I2(\state_out_reg[28] [4]),
        .O(D[32]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[38]_i_1__6 
       (.I0(add_const_state[33]),
        .I1(add_const_state[5]),
        .I2(\state_out_reg[28] [5]),
        .O(D[33]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[39]_i_1__6 
       (.I0(add_const_state[34]),
        .I1(add_const_state[6]),
        .I2(\state_out_reg[28] [6]),
        .O(D[34]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[3]_i_1__6 
       (.I0(add_const_state[2]),
        .I1(\state_out_reg[28] [30]),
        .I2(add_const_state[30]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[40]_i_1__6 
       (.I0(add_const_state[35]),
        .I1(add_const_state[7]),
        .I2(\state_out_reg[28] [7]),
        .O(D[35]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[41]_i_1__6 
       (.I0(add_const_state[36]),
        .I1(add_const_state[8]),
        .I2(\state_out_reg[28] [8]),
        .O(D[36]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[42]_i_1__6 
       (.I0(add_const_state[37]),
        .I1(add_const_state[9]),
        .I2(\state_out_reg[28] [9]),
        .O(D[37]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[43]_i_1__6 
       (.I0(add_const_state[38]),
        .I1(add_const_state[10]),
        .I2(\state_out_reg[28] [10]),
        .O(D[38]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[44]_i_1__6 
       (.I0(add_const_state[39]),
        .I1(add_const_state[11]),
        .I2(\state_out_reg[28] [11]),
        .O(D[39]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[45]_i_1__6 
       (.I0(add_const_state[40]),
        .I1(add_const_state[12]),
        .I2(\state_out_reg[28] [12]),
        .O(D[40]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[46]_i_1__6 
       (.I0(add_const_state[41]),
        .I1(add_const_state[13]),
        .I2(\state_out_reg[28] [13]),
        .O(D[41]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[47]_i_1__6 
       (.I0(add_const_state[42]),
        .I1(add_const_state[14]),
        .I2(\state_out_reg[28] [14]),
        .O(D[42]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[48]_i_1__6 
       (.I0(add_const_state[43]),
        .I1(add_const_state[15]),
        .I2(\state_out_reg[28] [15]),
        .O(D[43]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[49]_i_1__6 
       (.I0(add_const_state[44]),
        .I1(add_const_state[16]),
        .I2(\state_out_reg[28] [16]),
        .O(D[44]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[4]_i_1__5 
       (.I0(add_const_state[3]),
        .I1(\state_out_reg[28] [31]),
        .I2(add_const_state[31]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[50]_i_1__6 
       (.I0(add_const_state[45]),
        .I1(add_const_state[17]),
        .I2(\state_out_reg[28] [17]),
        .O(D[45]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[51]_i_1__6 
       (.I0(add_const_state[46]),
        .I1(add_const_state[18]),
        .I2(\state_out_reg[28] [18]),
        .O(D[46]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[52]_i_1__6 
       (.I0(add_const_state[47]),
        .I1(add_const_state[19]),
        .I2(\state_out_reg[28] [19]),
        .O(D[47]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[53]_i_1__6 
       (.I0(add_const_state[48]),
        .I1(add_const_state[20]),
        .I2(\state_out_reg[28] [20]),
        .O(D[48]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[54]_i_1__6 
       (.I0(add_const_state[49]),
        .I1(add_const_state[21]),
        .I2(\state_out_reg[28] [21]),
        .O(D[49]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[55]_i_1__6 
       (.I0(add_const_state[50]),
        .I1(add_const_state[22]),
        .I2(\state_out_reg[28] [22]),
        .O(D[50]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[56]_i_1__6 
       (.I0(add_const_state[51]),
        .I1(add_const_state[23]),
        .I2(\state_out_reg[28] [23]),
        .O(D[51]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[57]_i_1__6 
       (.I0(add_const_state[52]),
        .I1(add_const_state[24]),
        .I2(\state_out_reg[28] [24]),
        .O(D[52]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[58]_i_1__6 
       (.I0(add_const_state[53]),
        .I1(add_const_state[25]),
        .I2(\state_out_reg[28] [25]),
        .O(D[53]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[59]_i_1__6 
       (.I0(add_const_state[54]),
        .I1(add_const_state[26]),
        .I2(\state_out_reg[28] [26]),
        .O(D[54]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[5]_i_1__6 
       (.I0(add_const_state[4]),
        .I1(\state_out_reg[28] [32]),
        .I2(add_const_state[32]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[60]_i_1__6 
       (.I0(add_const_state[55]),
        .I1(add_const_state[27]),
        .I2(\state_out_reg[28] [27]),
        .O(D[55]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[61]_i_1__7 
       (.I0(add_const_state_0[60]),
        .I1(add_const_state_0[28]),
        .I2(Q[29]),
        .O(\state_out_reg[127] [4]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[62]_i_1__7 
       (.I0(add_const_state_0[61]),
        .I1(add_const_state_0[29]),
        .I2(Q[30]),
        .O(\state_out_reg[127] [5]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[63]_i_1__7 
       (.I0(add_const_state_0[62]),
        .I1(add_const_state_0[30]),
        .I2(Q[31]),
        .O(\state_out_reg[127] [6]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[65]_i_1__7 
       (.I0(Q[1]),
        .I1(add_const_state_0[32]),
        .I2(Q[33]),
        .O(\state_out_reg[127] [7]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[66]_i_1__7 
       (.I0(Q[2]),
        .I1(add_const_state_0[33]),
        .I2(Q[34]),
        .O(\state_out_reg[127] [8]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[67]_i_1__7 
       (.I0(Q[3]),
        .I1(add_const_state_0[34]),
        .I2(Q[35]),
        .O(\state_out_reg[127] [9]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[68]_i_1__7 
       (.I0(Q[4]),
        .I1(add_const_state_0[35]),
        .I2(Q[36]),
        .O(\state_out_reg[127] [10]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[69]_i_1__7 
       (.I0(Q[5]),
        .I1(add_const_state_0[36]),
        .I2(Q[37]),
        .O(\state_out_reg[127] [11]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[6]_i_1__6 
       (.I0(add_const_state[5]),
        .I1(\state_out_reg[28] [33]),
        .I2(add_const_state[33]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[70]_i_1__7 
       (.I0(Q[6]),
        .I1(add_const_state_0[37]),
        .I2(Q[38]),
        .O(\state_out_reg[127] [12]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[71]_i_1__7 
       (.I0(Q[7]),
        .I1(add_const_state_0[38]),
        .I2(Q[39]),
        .O(\state_out_reg[127] [13]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[72]_i_1__7 
       (.I0(Q[8]),
        .I1(add_const_state_0[39]),
        .I2(Q[40]),
        .O(\state_out_reg[127] [14]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[73]_i_1__7 
       (.I0(Q[9]),
        .I1(add_const_state_0[40]),
        .I2(Q[41]),
        .O(\state_out_reg[127] [15]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[74]_i_1__7 
       (.I0(Q[10]),
        .I1(add_const_state_0[41]),
        .I2(Q[42]),
        .O(\state_out_reg[127] [16]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[75]_i_1__7 
       (.I0(Q[11]),
        .I1(add_const_state_0[42]),
        .I2(Q[43]),
        .O(\state_out_reg[127] [17]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[76]_i_1__7 
       (.I0(Q[12]),
        .I1(add_const_state_0[43]),
        .I2(Q[44]),
        .O(\state_out_reg[127] [18]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[77]_i_1__7 
       (.I0(Q[13]),
        .I1(add_const_state_0[44]),
        .I2(Q[45]),
        .O(\state_out_reg[127] [19]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[78]_i_1__7 
       (.I0(Q[14]),
        .I1(add_const_state_0[45]),
        .I2(Q[46]),
        .O(\state_out_reg[127] [20]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[79]_i_1__7 
       (.I0(Q[15]),
        .I1(add_const_state_0[46]),
        .I2(Q[47]),
        .O(\state_out_reg[127] [21]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[7]_i_1__6 
       (.I0(add_const_state[6]),
        .I1(\state_out_reg[28] [34]),
        .I2(add_const_state[34]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[80]_i_1__7 
       (.I0(Q[16]),
        .I1(add_const_state_0[47]),
        .I2(Q[48]),
        .O(\state_out_reg[127] [22]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[81]_i_1__7 
       (.I0(Q[17]),
        .I1(add_const_state_0[48]),
        .I2(Q[49]),
        .O(\state_out_reg[127] [23]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[82]_i_1__7 
       (.I0(Q[18]),
        .I1(add_const_state_0[49]),
        .I2(Q[50]),
        .O(\state_out_reg[127] [24]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[83]_i_1__7 
       (.I0(Q[19]),
        .I1(add_const_state_0[50]),
        .I2(Q[51]),
        .O(\state_out_reg[127] [25]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[84]_i_1__7 
       (.I0(Q[20]),
        .I1(add_const_state_0[51]),
        .I2(Q[52]),
        .O(\state_out_reg[127] [26]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[85]_i_1__7 
       (.I0(Q[21]),
        .I1(add_const_state_0[52]),
        .I2(Q[53]),
        .O(\state_out_reg[127] [27]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[86]_i_1__7 
       (.I0(Q[22]),
        .I1(add_const_state_0[53]),
        .I2(Q[54]),
        .O(\state_out_reg[127] [28]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[87]_i_1__7 
       (.I0(Q[23]),
        .I1(add_const_state_0[54]),
        .I2(Q[55]),
        .O(\state_out_reg[127] [29]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[88]_i_1__7 
       (.I0(Q[24]),
        .I1(add_const_state_0[55]),
        .I2(Q[56]),
        .O(\state_out_reg[127] [30]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[89]_i_1__7 
       (.I0(Q[25]),
        .I1(add_const_state_0[56]),
        .I2(Q[57]),
        .O(\state_out_reg[127] [31]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[8]_i_1__6 
       (.I0(add_const_state[7]),
        .I1(\state_out_reg[28] [35]),
        .I2(add_const_state[35]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[90]_i_1__7 
       (.I0(Q[26]),
        .I1(add_const_state_0[57]),
        .I2(Q[58]),
        .O(\state_out_reg[127] [32]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[91]_i_1__7 
       (.I0(Q[27]),
        .I1(add_const_state_0[58]),
        .I2(Q[59]),
        .O(\state_out_reg[127] [33]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[92]_i_1__7 
       (.I0(Q[28]),
        .I1(add_const_state_0[59]),
        .I2(Q[60]),
        .O(\state_out_reg[127] [34]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[93]_i_1__7 
       (.I0(Q[29]),
        .I1(add_const_state_0[60]),
        .I2(Q[61]),
        .O(\state_out_reg[127] [35]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[94]_i_1__7 
       (.I0(Q[30]),
        .I1(add_const_state_0[61]),
        .I2(Q[62]),
        .O(\state_out_reg[127] [36]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[95]_i_1__7 
       (.I0(Q[31]),
        .I1(add_const_state_0[62]),
        .I2(Q[63]),
        .O(\state_out_reg[127] [37]));
  LUT3 #(
    .INIT(8'hA9)) 
    \state_out[96]_i_1__7 
       (.I0(Q[32]),
        .I1(Q[0]),
        .I2(\state_out_reg[96] ),
        .O(\state_out_reg[127] [38]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[97]_i_1__7 
       (.I0(Q[33]),
        .I1(Q[1]),
        .I2(add_const_state_0[0]),
        .O(\state_out_reg[127] [39]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[98]_i_1__7 
       (.I0(Q[34]),
        .I1(Q[2]),
        .I2(add_const_state_0[1]),
        .O(\state_out_reg[127] [40]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[99]_i_1__7 
       (.I0(Q[35]),
        .I1(Q[3]),
        .I2(add_const_state_0[2]),
        .O(\state_out_reg[127] [41]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[9]_i_1__6 
       (.I0(add_const_state[8]),
        .I1(\state_out_reg[28] [36]),
        .I2(add_const_state[36]),
        .O(D[8]));
endmodule

(* ORIG_REF_NAME = "ascon_sbox" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_sbox_13
   (D,
    \state_out_reg[127] ,
    add_const_state,
    Q,
    add_const_state_0,
    \state_out_reg[31] ,
    CO);
  output [55:0]D;
  output [69:0]\state_out_reg[127] ;
  input [55:0]add_const_state;
  input [55:0]Q;
  input [62:0]add_const_state_0;
  input [63:0]\state_out_reg[31] ;
  input [0:0]CO;

  wire [0:0]CO;
  wire [55:0]D;
  wire [55:0]Q;
  wire [55:0]add_const_state;
  wire [62:0]add_const_state_0;
  wire [69:0]\state_out_reg[127] ;
  wire [63:0]\state_out_reg[31] ;

  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[100]_i_1__6 
       (.I0(\state_out_reg[31] [36]),
        .I1(\state_out_reg[31] [4]),
        .I2(add_const_state_0[3]),
        .O(\state_out_reg[127] [42]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[101]_i_1__6 
       (.I0(\state_out_reg[31] [37]),
        .I1(\state_out_reg[31] [5]),
        .I2(add_const_state_0[4]),
        .O(\state_out_reg[127] [43]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[102]_i_1__6 
       (.I0(\state_out_reg[31] [38]),
        .I1(\state_out_reg[31] [6]),
        .I2(add_const_state_0[5]),
        .O(\state_out_reg[127] [44]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[103]_i_1__6 
       (.I0(\state_out_reg[31] [39]),
        .I1(\state_out_reg[31] [7]),
        .I2(add_const_state_0[6]),
        .O(\state_out_reg[127] [45]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[104]_i_1__6 
       (.I0(\state_out_reg[31] [40]),
        .I1(\state_out_reg[31] [8]),
        .I2(add_const_state_0[7]),
        .O(\state_out_reg[127] [46]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[105]_i_1__6 
       (.I0(\state_out_reg[31] [41]),
        .I1(\state_out_reg[31] [9]),
        .I2(add_const_state_0[8]),
        .O(\state_out_reg[127] [47]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[106]_i_1__6 
       (.I0(\state_out_reg[31] [42]),
        .I1(\state_out_reg[31] [10]),
        .I2(add_const_state_0[9]),
        .O(\state_out_reg[127] [48]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[107]_i_1__6 
       (.I0(\state_out_reg[31] [43]),
        .I1(\state_out_reg[31] [11]),
        .I2(add_const_state_0[10]),
        .O(\state_out_reg[127] [49]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[108]_i_1__6 
       (.I0(\state_out_reg[31] [44]),
        .I1(\state_out_reg[31] [12]),
        .I2(add_const_state_0[11]),
        .O(\state_out_reg[127] [50]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[109]_i_1__6 
       (.I0(\state_out_reg[31] [45]),
        .I1(\state_out_reg[31] [13]),
        .I2(add_const_state_0[12]),
        .O(\state_out_reg[127] [51]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[10]_i_1__5 
       (.I0(add_const_state[8]),
        .I1(Q[36]),
        .I2(add_const_state[36]),
        .O(D[8]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[110]_i_1__6 
       (.I0(\state_out_reg[31] [46]),
        .I1(\state_out_reg[31] [14]),
        .I2(add_const_state_0[13]),
        .O(\state_out_reg[127] [52]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[111]_i_1__6 
       (.I0(\state_out_reg[31] [47]),
        .I1(\state_out_reg[31] [15]),
        .I2(add_const_state_0[14]),
        .O(\state_out_reg[127] [53]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[112]_i_1__6 
       (.I0(\state_out_reg[31] [48]),
        .I1(\state_out_reg[31] [16]),
        .I2(add_const_state_0[15]),
        .O(\state_out_reg[127] [54]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[113]_i_1__6 
       (.I0(\state_out_reg[31] [49]),
        .I1(\state_out_reg[31] [17]),
        .I2(add_const_state_0[16]),
        .O(\state_out_reg[127] [55]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[114]_i_1__6 
       (.I0(\state_out_reg[31] [50]),
        .I1(\state_out_reg[31] [18]),
        .I2(add_const_state_0[17]),
        .O(\state_out_reg[127] [56]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[115]_i_1__6 
       (.I0(\state_out_reg[31] [51]),
        .I1(\state_out_reg[31] [19]),
        .I2(add_const_state_0[18]),
        .O(\state_out_reg[127] [57]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[116]_i_1__6 
       (.I0(\state_out_reg[31] [52]),
        .I1(\state_out_reg[31] [20]),
        .I2(add_const_state_0[19]),
        .O(\state_out_reg[127] [58]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[117]_i_1__6 
       (.I0(\state_out_reg[31] [53]),
        .I1(\state_out_reg[31] [21]),
        .I2(add_const_state_0[20]),
        .O(\state_out_reg[127] [59]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[118]_i_1__6 
       (.I0(\state_out_reg[31] [54]),
        .I1(\state_out_reg[31] [22]),
        .I2(add_const_state_0[21]),
        .O(\state_out_reg[127] [60]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[119]_i_1__6 
       (.I0(\state_out_reg[31] [55]),
        .I1(\state_out_reg[31] [23]),
        .I2(add_const_state_0[22]),
        .O(\state_out_reg[127] [61]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[11]_i_1__5 
       (.I0(add_const_state[9]),
        .I1(Q[37]),
        .I2(add_const_state[37]),
        .O(D[9]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[120]_i_1__6 
       (.I0(\state_out_reg[31] [56]),
        .I1(\state_out_reg[31] [24]),
        .I2(add_const_state_0[23]),
        .O(\state_out_reg[127] [62]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[121]_i_1__6 
       (.I0(\state_out_reg[31] [57]),
        .I1(\state_out_reg[31] [25]),
        .I2(add_const_state_0[24]),
        .O(\state_out_reg[127] [63]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[122]_i_1__6 
       (.I0(\state_out_reg[31] [58]),
        .I1(\state_out_reg[31] [26]),
        .I2(add_const_state_0[25]),
        .O(\state_out_reg[127] [64]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[123]_i_1__6 
       (.I0(\state_out_reg[31] [59]),
        .I1(\state_out_reg[31] [27]),
        .I2(add_const_state_0[26]),
        .O(\state_out_reg[127] [65]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[124]_i_1__6 
       (.I0(\state_out_reg[31] [60]),
        .I1(\state_out_reg[31] [28]),
        .I2(add_const_state_0[27]),
        .O(\state_out_reg[127] [66]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[125]_i_1__6 
       (.I0(\state_out_reg[31] [61]),
        .I1(\state_out_reg[31] [29]),
        .I2(add_const_state_0[28]),
        .O(\state_out_reg[127] [67]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[126]_i_1__6 
       (.I0(\state_out_reg[31] [62]),
        .I1(\state_out_reg[31] [30]),
        .I2(add_const_state_0[29]),
        .O(\state_out_reg[127] [68]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[127]_i_1__6 
       (.I0(\state_out_reg[31] [63]),
        .I1(\state_out_reg[31] [31]),
        .I2(add_const_state_0[30]),
        .O(\state_out_reg[127] [69]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[12]_i_1__5 
       (.I0(add_const_state[10]),
        .I1(Q[38]),
        .I2(add_const_state[38]),
        .O(D[10]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[13]_i_1__5 
       (.I0(add_const_state[11]),
        .I1(Q[39]),
        .I2(add_const_state[39]),
        .O(D[11]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[14]_i_1__5 
       (.I0(add_const_state[12]),
        .I1(Q[40]),
        .I2(add_const_state[40]),
        .O(D[12]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[15]_i_1__5 
       (.I0(add_const_state[13]),
        .I1(Q[41]),
        .I2(add_const_state[41]),
        .O(D[13]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[16]_i_1__5 
       (.I0(add_const_state[14]),
        .I1(Q[42]),
        .I2(add_const_state[42]),
        .O(D[14]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[17]_i_1__5 
       (.I0(add_const_state[15]),
        .I1(Q[43]),
        .I2(add_const_state[43]),
        .O(D[15]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[18]_i_1__5 
       (.I0(add_const_state[16]),
        .I1(Q[44]),
        .I2(add_const_state[44]),
        .O(D[16]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[19]_i_1__5 
       (.I0(add_const_state[17]),
        .I1(Q[45]),
        .I2(add_const_state[45]),
        .O(D[17]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[20]_i_1__5 
       (.I0(add_const_state[18]),
        .I1(Q[46]),
        .I2(add_const_state[46]),
        .O(D[18]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[21]_i_1__5 
       (.I0(add_const_state[19]),
        .I1(Q[47]),
        .I2(add_const_state[47]),
        .O(D[19]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[22]_i_1__5 
       (.I0(add_const_state[20]),
        .I1(Q[48]),
        .I2(add_const_state[48]),
        .O(D[20]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[23]_i_1__5 
       (.I0(add_const_state[21]),
        .I1(Q[49]),
        .I2(add_const_state[49]),
        .O(D[21]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[24]_i_1__5 
       (.I0(add_const_state[22]),
        .I1(Q[50]),
        .I2(add_const_state[50]),
        .O(D[22]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[25]_i_1__5 
       (.I0(add_const_state[23]),
        .I1(Q[51]),
        .I2(add_const_state[51]),
        .O(D[23]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[26]_i_1__5 
       (.I0(add_const_state[24]),
        .I1(Q[52]),
        .I2(add_const_state[52]),
        .O(D[24]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[27]_i_1__5 
       (.I0(add_const_state[25]),
        .I1(Q[53]),
        .I2(add_const_state[53]),
        .O(D[25]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[28]_i_1__5 
       (.I0(add_const_state[26]),
        .I1(Q[54]),
        .I2(add_const_state[54]),
        .O(D[26]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[29]_i_1__5 
       (.I0(add_const_state[27]),
        .I1(Q[55]),
        .I2(add_const_state[55]),
        .O(D[27]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[29]_i_1__6 
       (.I0(add_const_state_0[28]),
        .I1(\state_out_reg[31] [61]),
        .I2(add_const_state_0[60]),
        .O(\state_out_reg[127] [0]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[2]_i_1__4 
       (.I0(add_const_state[0]),
        .I1(Q[28]),
        .I2(add_const_state[28]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[30]_i_1__6 
       (.I0(add_const_state_0[29]),
        .I1(\state_out_reg[31] [62]),
        .I2(add_const_state_0[61]),
        .O(\state_out_reg[127] [1]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[31]_i_1__6 
       (.I0(add_const_state_0[30]),
        .I1(\state_out_reg[31] [63]),
        .I2(add_const_state_0[62]),
        .O(\state_out_reg[127] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \state_out[32]_i_1__6 
       (.I0(add_const_state_0[31]),
        .I1(CO),
        .I2(\state_out_reg[31] [0]),
        .O(\state_out_reg[127] [3]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[34]_i_1__5 
       (.I0(add_const_state[28]),
        .I1(add_const_state[0]),
        .I2(Q[0]),
        .O(D[28]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[35]_i_1__5 
       (.I0(add_const_state[29]),
        .I1(add_const_state[1]),
        .I2(Q[1]),
        .O(D[29]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[36]_i_1__5 
       (.I0(add_const_state[30]),
        .I1(add_const_state[2]),
        .I2(Q[2]),
        .O(D[30]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[37]_i_1__5 
       (.I0(add_const_state[31]),
        .I1(add_const_state[3]),
        .I2(Q[3]),
        .O(D[31]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[38]_i_1__5 
       (.I0(add_const_state[32]),
        .I1(add_const_state[4]),
        .I2(Q[4]),
        .O(D[32]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[39]_i_1__5 
       (.I0(add_const_state[33]),
        .I1(add_const_state[5]),
        .I2(Q[5]),
        .O(D[33]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[3]_i_1__5 
       (.I0(add_const_state[1]),
        .I1(Q[29]),
        .I2(add_const_state[29]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[40]_i_1__5 
       (.I0(add_const_state[34]),
        .I1(add_const_state[6]),
        .I2(Q[6]),
        .O(D[34]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[41]_i_1__5 
       (.I0(add_const_state[35]),
        .I1(add_const_state[7]),
        .I2(Q[7]),
        .O(D[35]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[42]_i_1__5 
       (.I0(add_const_state[36]),
        .I1(add_const_state[8]),
        .I2(Q[8]),
        .O(D[36]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[43]_i_1__5 
       (.I0(add_const_state[37]),
        .I1(add_const_state[9]),
        .I2(Q[9]),
        .O(D[37]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[44]_i_1__5 
       (.I0(add_const_state[38]),
        .I1(add_const_state[10]),
        .I2(Q[10]),
        .O(D[38]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[45]_i_1__5 
       (.I0(add_const_state[39]),
        .I1(add_const_state[11]),
        .I2(Q[11]),
        .O(D[39]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[46]_i_1__5 
       (.I0(add_const_state[40]),
        .I1(add_const_state[12]),
        .I2(Q[12]),
        .O(D[40]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[47]_i_1__5 
       (.I0(add_const_state[41]),
        .I1(add_const_state[13]),
        .I2(Q[13]),
        .O(D[41]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[48]_i_1__5 
       (.I0(add_const_state[42]),
        .I1(add_const_state[14]),
        .I2(Q[14]),
        .O(D[42]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[49]_i_1__5 
       (.I0(add_const_state[43]),
        .I1(add_const_state[15]),
        .I2(Q[15]),
        .O(D[43]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[4]_i_1__4 
       (.I0(add_const_state[2]),
        .I1(Q[30]),
        .I2(add_const_state[30]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[50]_i_1__5 
       (.I0(add_const_state[44]),
        .I1(add_const_state[16]),
        .I2(Q[16]),
        .O(D[44]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[51]_i_1__5 
       (.I0(add_const_state[45]),
        .I1(add_const_state[17]),
        .I2(Q[17]),
        .O(D[45]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[52]_i_1__5 
       (.I0(add_const_state[46]),
        .I1(add_const_state[18]),
        .I2(Q[18]),
        .O(D[46]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[53]_i_1__5 
       (.I0(add_const_state[47]),
        .I1(add_const_state[19]),
        .I2(Q[19]),
        .O(D[47]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[54]_i_1__5 
       (.I0(add_const_state[48]),
        .I1(add_const_state[20]),
        .I2(Q[20]),
        .O(D[48]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[55]_i_1__5 
       (.I0(add_const_state[49]),
        .I1(add_const_state[21]),
        .I2(Q[21]),
        .O(D[49]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[56]_i_1__5 
       (.I0(add_const_state[50]),
        .I1(add_const_state[22]),
        .I2(Q[22]),
        .O(D[50]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[57]_i_1__5 
       (.I0(add_const_state[51]),
        .I1(add_const_state[23]),
        .I2(Q[23]),
        .O(D[51]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[58]_i_1__5 
       (.I0(add_const_state[52]),
        .I1(add_const_state[24]),
        .I2(Q[24]),
        .O(D[52]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[59]_i_1__5 
       (.I0(add_const_state[53]),
        .I1(add_const_state[25]),
        .I2(Q[25]),
        .O(D[53]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[5]_i_1__5 
       (.I0(add_const_state[3]),
        .I1(Q[31]),
        .I2(add_const_state[31]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[60]_i_1__5 
       (.I0(add_const_state[54]),
        .I1(add_const_state[26]),
        .I2(Q[26]),
        .O(D[54]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[61]_i_1__5 
       (.I0(add_const_state[55]),
        .I1(add_const_state[27]),
        .I2(Q[27]),
        .O(D[55]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[61]_i_1__6 
       (.I0(add_const_state_0[60]),
        .I1(add_const_state_0[28]),
        .I2(\state_out_reg[31] [29]),
        .O(\state_out_reg[127] [4]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[62]_i_1__6 
       (.I0(add_const_state_0[61]),
        .I1(add_const_state_0[29]),
        .I2(\state_out_reg[31] [30]),
        .O(\state_out_reg[127] [5]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[63]_i_1__6 
       (.I0(add_const_state_0[62]),
        .I1(add_const_state_0[30]),
        .I2(\state_out_reg[31] [31]),
        .O(\state_out_reg[127] [6]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[65]_i_1__6 
       (.I0(\state_out_reg[31] [1]),
        .I1(add_const_state_0[32]),
        .I2(\state_out_reg[31] [33]),
        .O(\state_out_reg[127] [7]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[66]_i_1__6 
       (.I0(\state_out_reg[31] [2]),
        .I1(add_const_state_0[33]),
        .I2(\state_out_reg[31] [34]),
        .O(\state_out_reg[127] [8]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[67]_i_1__6 
       (.I0(\state_out_reg[31] [3]),
        .I1(add_const_state_0[34]),
        .I2(\state_out_reg[31] [35]),
        .O(\state_out_reg[127] [9]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[68]_i_1__6 
       (.I0(\state_out_reg[31] [4]),
        .I1(add_const_state_0[35]),
        .I2(\state_out_reg[31] [36]),
        .O(\state_out_reg[127] [10]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[69]_i_1__6 
       (.I0(\state_out_reg[31] [5]),
        .I1(add_const_state_0[36]),
        .I2(\state_out_reg[31] [37]),
        .O(\state_out_reg[127] [11]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[6]_i_1__5 
       (.I0(add_const_state[4]),
        .I1(Q[32]),
        .I2(add_const_state[32]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[70]_i_1__6 
       (.I0(\state_out_reg[31] [6]),
        .I1(add_const_state_0[37]),
        .I2(\state_out_reg[31] [38]),
        .O(\state_out_reg[127] [12]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[71]_i_1__6 
       (.I0(\state_out_reg[31] [7]),
        .I1(add_const_state_0[38]),
        .I2(\state_out_reg[31] [39]),
        .O(\state_out_reg[127] [13]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[72]_i_1__6 
       (.I0(\state_out_reg[31] [8]),
        .I1(add_const_state_0[39]),
        .I2(\state_out_reg[31] [40]),
        .O(\state_out_reg[127] [14]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[73]_i_1__6 
       (.I0(\state_out_reg[31] [9]),
        .I1(add_const_state_0[40]),
        .I2(\state_out_reg[31] [41]),
        .O(\state_out_reg[127] [15]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[74]_i_1__6 
       (.I0(\state_out_reg[31] [10]),
        .I1(add_const_state_0[41]),
        .I2(\state_out_reg[31] [42]),
        .O(\state_out_reg[127] [16]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[75]_i_1__6 
       (.I0(\state_out_reg[31] [11]),
        .I1(add_const_state_0[42]),
        .I2(\state_out_reg[31] [43]),
        .O(\state_out_reg[127] [17]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[76]_i_1__6 
       (.I0(\state_out_reg[31] [12]),
        .I1(add_const_state_0[43]),
        .I2(\state_out_reg[31] [44]),
        .O(\state_out_reg[127] [18]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[77]_i_1__6 
       (.I0(\state_out_reg[31] [13]),
        .I1(add_const_state_0[44]),
        .I2(\state_out_reg[31] [45]),
        .O(\state_out_reg[127] [19]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[78]_i_1__6 
       (.I0(\state_out_reg[31] [14]),
        .I1(add_const_state_0[45]),
        .I2(\state_out_reg[31] [46]),
        .O(\state_out_reg[127] [20]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[79]_i_1__6 
       (.I0(\state_out_reg[31] [15]),
        .I1(add_const_state_0[46]),
        .I2(\state_out_reg[31] [47]),
        .O(\state_out_reg[127] [21]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[7]_i_1__5 
       (.I0(add_const_state[5]),
        .I1(Q[33]),
        .I2(add_const_state[33]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[80]_i_1__6 
       (.I0(\state_out_reg[31] [16]),
        .I1(add_const_state_0[47]),
        .I2(\state_out_reg[31] [48]),
        .O(\state_out_reg[127] [22]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[81]_i_1__6 
       (.I0(\state_out_reg[31] [17]),
        .I1(add_const_state_0[48]),
        .I2(\state_out_reg[31] [49]),
        .O(\state_out_reg[127] [23]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[82]_i_1__6 
       (.I0(\state_out_reg[31] [18]),
        .I1(add_const_state_0[49]),
        .I2(\state_out_reg[31] [50]),
        .O(\state_out_reg[127] [24]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[83]_i_1__6 
       (.I0(\state_out_reg[31] [19]),
        .I1(add_const_state_0[50]),
        .I2(\state_out_reg[31] [51]),
        .O(\state_out_reg[127] [25]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[84]_i_1__6 
       (.I0(\state_out_reg[31] [20]),
        .I1(add_const_state_0[51]),
        .I2(\state_out_reg[31] [52]),
        .O(\state_out_reg[127] [26]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[85]_i_1__6 
       (.I0(\state_out_reg[31] [21]),
        .I1(add_const_state_0[52]),
        .I2(\state_out_reg[31] [53]),
        .O(\state_out_reg[127] [27]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[86]_i_1__6 
       (.I0(\state_out_reg[31] [22]),
        .I1(add_const_state_0[53]),
        .I2(\state_out_reg[31] [54]),
        .O(\state_out_reg[127] [28]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[87]_i_1__6 
       (.I0(\state_out_reg[31] [23]),
        .I1(add_const_state_0[54]),
        .I2(\state_out_reg[31] [55]),
        .O(\state_out_reg[127] [29]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[88]_i_1__6 
       (.I0(\state_out_reg[31] [24]),
        .I1(add_const_state_0[55]),
        .I2(\state_out_reg[31] [56]),
        .O(\state_out_reg[127] [30]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[89]_i_1__6 
       (.I0(\state_out_reg[31] [25]),
        .I1(add_const_state_0[56]),
        .I2(\state_out_reg[31] [57]),
        .O(\state_out_reg[127] [31]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[8]_i_1__5 
       (.I0(add_const_state[6]),
        .I1(Q[34]),
        .I2(add_const_state[34]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[90]_i_1__6 
       (.I0(\state_out_reg[31] [26]),
        .I1(add_const_state_0[57]),
        .I2(\state_out_reg[31] [58]),
        .O(\state_out_reg[127] [32]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[91]_i_1__6 
       (.I0(\state_out_reg[31] [27]),
        .I1(add_const_state_0[58]),
        .I2(\state_out_reg[31] [59]),
        .O(\state_out_reg[127] [33]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[92]_i_1__6 
       (.I0(\state_out_reg[31] [28]),
        .I1(add_const_state_0[59]),
        .I2(\state_out_reg[31] [60]),
        .O(\state_out_reg[127] [34]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[93]_i_1__6 
       (.I0(\state_out_reg[31] [29]),
        .I1(add_const_state_0[60]),
        .I2(\state_out_reg[31] [61]),
        .O(\state_out_reg[127] [35]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[94]_i_1__6 
       (.I0(\state_out_reg[31] [30]),
        .I1(add_const_state_0[61]),
        .I2(\state_out_reg[31] [62]),
        .O(\state_out_reg[127] [36]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[95]_i_1__6 
       (.I0(\state_out_reg[31] [31]),
        .I1(add_const_state_0[62]),
        .I2(\state_out_reg[31] [63]),
        .O(\state_out_reg[127] [37]));
  LUT3 #(
    .INIT(8'hA9)) 
    \state_out[96]_i_1__6 
       (.I0(\state_out_reg[31] [32]),
        .I1(\state_out_reg[31] [0]),
        .I2(CO),
        .O(\state_out_reg[127] [38]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[97]_i_1__6 
       (.I0(\state_out_reg[31] [33]),
        .I1(\state_out_reg[31] [1]),
        .I2(add_const_state_0[0]),
        .O(\state_out_reg[127] [39]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[98]_i_1__6 
       (.I0(\state_out_reg[31] [34]),
        .I1(\state_out_reg[31] [2]),
        .I2(add_const_state_0[1]),
        .O(\state_out_reg[127] [40]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[99]_i_1__6 
       (.I0(\state_out_reg[31] [35]),
        .I1(\state_out_reg[31] [3]),
        .I2(add_const_state_0[2]),
        .O(\state_out_reg[127] [41]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[9]_i_1__5 
       (.I0(add_const_state[7]),
        .I1(Q[35]),
        .I2(add_const_state[35]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "ascon_sbox" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_sbox_15
   (D,
    \state_out_reg[127] ,
    add_const_state,
    \state_out_reg[29] ,
    add_const_state_0,
    Q,
    \state_out_reg[96] );
  output [55:0]D;
  output [68:0]\state_out_reg[127] ;
  input [55:0]add_const_state;
  input [55:0]\state_out_reg[29] ;
  input [61:0]add_const_state_0;
  input [64:0]Q;
  input [0:0]\state_out_reg[96] ;

  wire [55:0]D;
  wire [64:0]Q;
  wire [55:0]add_const_state;
  wire [61:0]add_const_state_0;
  wire [68:0]\state_out_reg[127] ;
  wire [55:0]\state_out_reg[29] ;
  wire [0:0]\state_out_reg[96] ;

  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[100]_i_1__5 
       (.I0(Q[37]),
        .I1(Q[5]),
        .I2(add_const_state_0[2]),
        .O(\state_out_reg[127] [41]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[101]_i_1__5 
       (.I0(Q[38]),
        .I1(Q[6]),
        .I2(add_const_state_0[3]),
        .O(\state_out_reg[127] [42]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[102]_i_1__5 
       (.I0(Q[39]),
        .I1(Q[7]),
        .I2(add_const_state_0[4]),
        .O(\state_out_reg[127] [43]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[103]_i_1__5 
       (.I0(Q[40]),
        .I1(Q[8]),
        .I2(add_const_state_0[5]),
        .O(\state_out_reg[127] [44]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[104]_i_1__5 
       (.I0(Q[41]),
        .I1(Q[9]),
        .I2(add_const_state_0[6]),
        .O(\state_out_reg[127] [45]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[105]_i_1__5 
       (.I0(Q[42]),
        .I1(Q[10]),
        .I2(add_const_state_0[7]),
        .O(\state_out_reg[127] [46]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[106]_i_1__5 
       (.I0(Q[43]),
        .I1(Q[11]),
        .I2(add_const_state_0[8]),
        .O(\state_out_reg[127] [47]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[107]_i_1__5 
       (.I0(Q[44]),
        .I1(Q[12]),
        .I2(add_const_state_0[9]),
        .O(\state_out_reg[127] [48]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[108]_i_1__5 
       (.I0(Q[45]),
        .I1(Q[13]),
        .I2(add_const_state_0[10]),
        .O(\state_out_reg[127] [49]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[109]_i_1__5 
       (.I0(Q[46]),
        .I1(Q[14]),
        .I2(add_const_state_0[11]),
        .O(\state_out_reg[127] [50]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[10]_i_1__4 
       (.I0(add_const_state[8]),
        .I1(\state_out_reg[29] [36]),
        .I2(add_const_state[36]),
        .O(D[8]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[110]_i_1__5 
       (.I0(Q[47]),
        .I1(Q[15]),
        .I2(add_const_state_0[12]),
        .O(\state_out_reg[127] [51]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[111]_i_1__5 
       (.I0(Q[48]),
        .I1(Q[16]),
        .I2(add_const_state_0[13]),
        .O(\state_out_reg[127] [52]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[112]_i_1__5 
       (.I0(Q[49]),
        .I1(Q[17]),
        .I2(add_const_state_0[14]),
        .O(\state_out_reg[127] [53]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[113]_i_1__5 
       (.I0(Q[50]),
        .I1(Q[18]),
        .I2(add_const_state_0[15]),
        .O(\state_out_reg[127] [54]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[114]_i_1__5 
       (.I0(Q[51]),
        .I1(Q[19]),
        .I2(add_const_state_0[16]),
        .O(\state_out_reg[127] [55]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[115]_i_1__5 
       (.I0(Q[52]),
        .I1(Q[20]),
        .I2(add_const_state_0[17]),
        .O(\state_out_reg[127] [56]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[116]_i_1__5 
       (.I0(Q[53]),
        .I1(Q[21]),
        .I2(add_const_state_0[18]),
        .O(\state_out_reg[127] [57]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[117]_i_1__5 
       (.I0(Q[54]),
        .I1(Q[22]),
        .I2(add_const_state_0[19]),
        .O(\state_out_reg[127] [58]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[118]_i_1__5 
       (.I0(Q[55]),
        .I1(Q[23]),
        .I2(add_const_state_0[20]),
        .O(\state_out_reg[127] [59]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[119]_i_1__5 
       (.I0(Q[56]),
        .I1(Q[24]),
        .I2(add_const_state_0[21]),
        .O(\state_out_reg[127] [60]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[11]_i_1__4 
       (.I0(add_const_state[9]),
        .I1(\state_out_reg[29] [37]),
        .I2(add_const_state[37]),
        .O(D[9]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[120]_i_1__5 
       (.I0(Q[57]),
        .I1(Q[25]),
        .I2(add_const_state_0[22]),
        .O(\state_out_reg[127] [61]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[121]_i_1__5 
       (.I0(Q[58]),
        .I1(Q[26]),
        .I2(add_const_state_0[23]),
        .O(\state_out_reg[127] [62]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[122]_i_1__5 
       (.I0(Q[59]),
        .I1(Q[27]),
        .I2(add_const_state_0[24]),
        .O(\state_out_reg[127] [63]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[123]_i_1__5 
       (.I0(Q[60]),
        .I1(Q[28]),
        .I2(add_const_state_0[25]),
        .O(\state_out_reg[127] [64]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[124]_i_1__5 
       (.I0(Q[61]),
        .I1(Q[29]),
        .I2(add_const_state_0[26]),
        .O(\state_out_reg[127] [65]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[125]_i_1__5 
       (.I0(Q[62]),
        .I1(Q[30]),
        .I2(add_const_state_0[27]),
        .O(\state_out_reg[127] [66]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[126]_i_1__5 
       (.I0(Q[63]),
        .I1(Q[31]),
        .I2(add_const_state_0[28]),
        .O(\state_out_reg[127] [67]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[127]_i_1__5 
       (.I0(Q[64]),
        .I1(Q[32]),
        .I2(add_const_state_0[29]),
        .O(\state_out_reg[127] [68]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[12]_i_1__4 
       (.I0(add_const_state[10]),
        .I1(\state_out_reg[29] [38]),
        .I2(add_const_state[38]),
        .O(D[10]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[13]_i_1__4 
       (.I0(add_const_state[11]),
        .I1(\state_out_reg[29] [39]),
        .I2(add_const_state[39]),
        .O(D[11]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[14]_i_1__4 
       (.I0(add_const_state[12]),
        .I1(\state_out_reg[29] [40]),
        .I2(add_const_state[40]),
        .O(D[12]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[15]_i_1__4 
       (.I0(add_const_state[13]),
        .I1(\state_out_reg[29] [41]),
        .I2(add_const_state[41]),
        .O(D[13]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[16]_i_1__4 
       (.I0(add_const_state[14]),
        .I1(\state_out_reg[29] [42]),
        .I2(add_const_state[42]),
        .O(D[14]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[17]_i_1__4 
       (.I0(add_const_state[15]),
        .I1(\state_out_reg[29] [43]),
        .I2(add_const_state[43]),
        .O(D[15]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[18]_i_1__4 
       (.I0(add_const_state[16]),
        .I1(\state_out_reg[29] [44]),
        .I2(add_const_state[44]),
        .O(D[16]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[19]_i_1__4 
       (.I0(add_const_state[17]),
        .I1(\state_out_reg[29] [45]),
        .I2(add_const_state[45]),
        .O(D[17]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[20]_i_1__4 
       (.I0(add_const_state[18]),
        .I1(\state_out_reg[29] [46]),
        .I2(add_const_state[46]),
        .O(D[18]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[21]_i_1__4 
       (.I0(add_const_state[19]),
        .I1(\state_out_reg[29] [47]),
        .I2(add_const_state[47]),
        .O(D[19]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[22]_i_1__4 
       (.I0(add_const_state[20]),
        .I1(\state_out_reg[29] [48]),
        .I2(add_const_state[48]),
        .O(D[20]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[23]_i_1__4 
       (.I0(add_const_state[21]),
        .I1(\state_out_reg[29] [49]),
        .I2(add_const_state[49]),
        .O(D[21]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[24]_i_1__4 
       (.I0(add_const_state[22]),
        .I1(\state_out_reg[29] [50]),
        .I2(add_const_state[50]),
        .O(D[22]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[25]_i_1__4 
       (.I0(add_const_state[23]),
        .I1(\state_out_reg[29] [51]),
        .I2(add_const_state[51]),
        .O(D[23]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[26]_i_1__4 
       (.I0(add_const_state[24]),
        .I1(\state_out_reg[29] [52]),
        .I2(add_const_state[52]),
        .O(D[24]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[27]_i_1__4 
       (.I0(add_const_state[25]),
        .I1(\state_out_reg[29] [53]),
        .I2(add_const_state[53]),
        .O(D[25]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[28]_i_1__4 
       (.I0(add_const_state[26]),
        .I1(\state_out_reg[29] [54]),
        .I2(add_const_state[54]),
        .O(D[26]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[29]_i_1__4 
       (.I0(add_const_state[27]),
        .I1(\state_out_reg[29] [55]),
        .I2(add_const_state[55]),
        .O(D[27]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[2]_i_1__3 
       (.I0(add_const_state[0]),
        .I1(\state_out_reg[29] [28]),
        .I2(add_const_state[28]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[30]_i_1__5 
       (.I0(add_const_state_0[28]),
        .I1(Q[63]),
        .I2(add_const_state_0[60]),
        .O(\state_out_reg[127] [0]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[31]_i_1__5 
       (.I0(add_const_state_0[29]),
        .I1(Q[64]),
        .I2(add_const_state_0[61]),
        .O(\state_out_reg[127] [1]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[32]_i_1__5 
       (.I0(add_const_state_0[30]),
        .I1(Q[0]),
        .I2(\state_out_reg[96] ),
        .O(\state_out_reg[127] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \state_out[33]_i_1__5 
       (.I0(add_const_state_0[31]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\state_out_reg[127] [3]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[34]_i_1__4 
       (.I0(add_const_state[28]),
        .I1(add_const_state[0]),
        .I2(\state_out_reg[29] [0]),
        .O(D[28]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[35]_i_1__4 
       (.I0(add_const_state[29]),
        .I1(add_const_state[1]),
        .I2(\state_out_reg[29] [1]),
        .O(D[29]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[36]_i_1__4 
       (.I0(add_const_state[30]),
        .I1(add_const_state[2]),
        .I2(\state_out_reg[29] [2]),
        .O(D[30]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[37]_i_1__4 
       (.I0(add_const_state[31]),
        .I1(add_const_state[3]),
        .I2(\state_out_reg[29] [3]),
        .O(D[31]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[38]_i_1__4 
       (.I0(add_const_state[32]),
        .I1(add_const_state[4]),
        .I2(\state_out_reg[29] [4]),
        .O(D[32]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[39]_i_1__4 
       (.I0(add_const_state[33]),
        .I1(add_const_state[5]),
        .I2(\state_out_reg[29] [5]),
        .O(D[33]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[3]_i_1__4 
       (.I0(add_const_state[1]),
        .I1(\state_out_reg[29] [29]),
        .I2(add_const_state[29]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[40]_i_1__4 
       (.I0(add_const_state[34]),
        .I1(add_const_state[6]),
        .I2(\state_out_reg[29] [6]),
        .O(D[34]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[41]_i_1__4 
       (.I0(add_const_state[35]),
        .I1(add_const_state[7]),
        .I2(\state_out_reg[29] [7]),
        .O(D[35]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[42]_i_1__4 
       (.I0(add_const_state[36]),
        .I1(add_const_state[8]),
        .I2(\state_out_reg[29] [8]),
        .O(D[36]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[43]_i_1__4 
       (.I0(add_const_state[37]),
        .I1(add_const_state[9]),
        .I2(\state_out_reg[29] [9]),
        .O(D[37]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[44]_i_1__4 
       (.I0(add_const_state[38]),
        .I1(add_const_state[10]),
        .I2(\state_out_reg[29] [10]),
        .O(D[38]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[45]_i_1__4 
       (.I0(add_const_state[39]),
        .I1(add_const_state[11]),
        .I2(\state_out_reg[29] [11]),
        .O(D[39]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[46]_i_1__4 
       (.I0(add_const_state[40]),
        .I1(add_const_state[12]),
        .I2(\state_out_reg[29] [12]),
        .O(D[40]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[47]_i_1__4 
       (.I0(add_const_state[41]),
        .I1(add_const_state[13]),
        .I2(\state_out_reg[29] [13]),
        .O(D[41]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[48]_i_1__4 
       (.I0(add_const_state[42]),
        .I1(add_const_state[14]),
        .I2(\state_out_reg[29] [14]),
        .O(D[42]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[49]_i_1__4 
       (.I0(add_const_state[43]),
        .I1(add_const_state[15]),
        .I2(\state_out_reg[29] [15]),
        .O(D[43]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[4]_i_1__3 
       (.I0(add_const_state[2]),
        .I1(\state_out_reg[29] [30]),
        .I2(add_const_state[30]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[50]_i_1__4 
       (.I0(add_const_state[44]),
        .I1(add_const_state[16]),
        .I2(\state_out_reg[29] [16]),
        .O(D[44]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[51]_i_1__4 
       (.I0(add_const_state[45]),
        .I1(add_const_state[17]),
        .I2(\state_out_reg[29] [17]),
        .O(D[45]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[52]_i_1__4 
       (.I0(add_const_state[46]),
        .I1(add_const_state[18]),
        .I2(\state_out_reg[29] [18]),
        .O(D[46]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[53]_i_1__4 
       (.I0(add_const_state[47]),
        .I1(add_const_state[19]),
        .I2(\state_out_reg[29] [19]),
        .O(D[47]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[54]_i_1__4 
       (.I0(add_const_state[48]),
        .I1(add_const_state[20]),
        .I2(\state_out_reg[29] [20]),
        .O(D[48]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[55]_i_1__4 
       (.I0(add_const_state[49]),
        .I1(add_const_state[21]),
        .I2(\state_out_reg[29] [21]),
        .O(D[49]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[56]_i_1__4 
       (.I0(add_const_state[50]),
        .I1(add_const_state[22]),
        .I2(\state_out_reg[29] [22]),
        .O(D[50]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[57]_i_1__4 
       (.I0(add_const_state[51]),
        .I1(add_const_state[23]),
        .I2(\state_out_reg[29] [23]),
        .O(D[51]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[58]_i_1__4 
       (.I0(add_const_state[52]),
        .I1(add_const_state[24]),
        .I2(\state_out_reg[29] [24]),
        .O(D[52]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[59]_i_1__4 
       (.I0(add_const_state[53]),
        .I1(add_const_state[25]),
        .I2(\state_out_reg[29] [25]),
        .O(D[53]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[5]_i_1__4 
       (.I0(add_const_state[3]),
        .I1(\state_out_reg[29] [31]),
        .I2(add_const_state[31]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[60]_i_1__4 
       (.I0(add_const_state[54]),
        .I1(add_const_state[26]),
        .I2(\state_out_reg[29] [26]),
        .O(D[54]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[61]_i_1__4 
       (.I0(add_const_state[55]),
        .I1(add_const_state[27]),
        .I2(\state_out_reg[29] [27]),
        .O(D[55]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[62]_i_1__5 
       (.I0(add_const_state_0[60]),
        .I1(add_const_state_0[28]),
        .I2(Q[31]),
        .O(\state_out_reg[127] [4]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[63]_i_1__5 
       (.I0(add_const_state_0[61]),
        .I1(add_const_state_0[29]),
        .I2(Q[32]),
        .O(\state_out_reg[127] [5]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[65]_i_1__5 
       (.I0(Q[2]),
        .I1(add_const_state_0[31]),
        .I2(Q[34]),
        .O(\state_out_reg[127] [6]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[66]_i_1__5 
       (.I0(Q[3]),
        .I1(add_const_state_0[32]),
        .I2(Q[35]),
        .O(\state_out_reg[127] [7]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[67]_i_1__5 
       (.I0(Q[4]),
        .I1(add_const_state_0[33]),
        .I2(Q[36]),
        .O(\state_out_reg[127] [8]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[68]_i_1__5 
       (.I0(Q[5]),
        .I1(add_const_state_0[34]),
        .I2(Q[37]),
        .O(\state_out_reg[127] [9]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[69]_i_1__5 
       (.I0(Q[6]),
        .I1(add_const_state_0[35]),
        .I2(Q[38]),
        .O(\state_out_reg[127] [10]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[6]_i_1__4 
       (.I0(add_const_state[4]),
        .I1(\state_out_reg[29] [32]),
        .I2(add_const_state[32]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[70]_i_1__5 
       (.I0(Q[7]),
        .I1(add_const_state_0[36]),
        .I2(Q[39]),
        .O(\state_out_reg[127] [11]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[71]_i_1__5 
       (.I0(Q[8]),
        .I1(add_const_state_0[37]),
        .I2(Q[40]),
        .O(\state_out_reg[127] [12]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[72]_i_1__5 
       (.I0(Q[9]),
        .I1(add_const_state_0[38]),
        .I2(Q[41]),
        .O(\state_out_reg[127] [13]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[73]_i_1__5 
       (.I0(Q[10]),
        .I1(add_const_state_0[39]),
        .I2(Q[42]),
        .O(\state_out_reg[127] [14]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[74]_i_1__5 
       (.I0(Q[11]),
        .I1(add_const_state_0[40]),
        .I2(Q[43]),
        .O(\state_out_reg[127] [15]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[75]_i_1__5 
       (.I0(Q[12]),
        .I1(add_const_state_0[41]),
        .I2(Q[44]),
        .O(\state_out_reg[127] [16]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[76]_i_1__5 
       (.I0(Q[13]),
        .I1(add_const_state_0[42]),
        .I2(Q[45]),
        .O(\state_out_reg[127] [17]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[77]_i_1__5 
       (.I0(Q[14]),
        .I1(add_const_state_0[43]),
        .I2(Q[46]),
        .O(\state_out_reg[127] [18]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[78]_i_1__5 
       (.I0(Q[15]),
        .I1(add_const_state_0[44]),
        .I2(Q[47]),
        .O(\state_out_reg[127] [19]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[79]_i_1__5 
       (.I0(Q[16]),
        .I1(add_const_state_0[45]),
        .I2(Q[48]),
        .O(\state_out_reg[127] [20]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[7]_i_1__4 
       (.I0(add_const_state[5]),
        .I1(\state_out_reg[29] [33]),
        .I2(add_const_state[33]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[80]_i_1__5 
       (.I0(Q[17]),
        .I1(add_const_state_0[46]),
        .I2(Q[49]),
        .O(\state_out_reg[127] [21]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[81]_i_1__5 
       (.I0(Q[18]),
        .I1(add_const_state_0[47]),
        .I2(Q[50]),
        .O(\state_out_reg[127] [22]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[82]_i_1__5 
       (.I0(Q[19]),
        .I1(add_const_state_0[48]),
        .I2(Q[51]),
        .O(\state_out_reg[127] [23]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[83]_i_1__5 
       (.I0(Q[20]),
        .I1(add_const_state_0[49]),
        .I2(Q[52]),
        .O(\state_out_reg[127] [24]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[84]_i_1__5 
       (.I0(Q[21]),
        .I1(add_const_state_0[50]),
        .I2(Q[53]),
        .O(\state_out_reg[127] [25]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[85]_i_1__5 
       (.I0(Q[22]),
        .I1(add_const_state_0[51]),
        .I2(Q[54]),
        .O(\state_out_reg[127] [26]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[86]_i_1__5 
       (.I0(Q[23]),
        .I1(add_const_state_0[52]),
        .I2(Q[55]),
        .O(\state_out_reg[127] [27]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[87]_i_1__5 
       (.I0(Q[24]),
        .I1(add_const_state_0[53]),
        .I2(Q[56]),
        .O(\state_out_reg[127] [28]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[88]_i_1__5 
       (.I0(Q[25]),
        .I1(add_const_state_0[54]),
        .I2(Q[57]),
        .O(\state_out_reg[127] [29]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[89]_i_1__5 
       (.I0(Q[26]),
        .I1(add_const_state_0[55]),
        .I2(Q[58]),
        .O(\state_out_reg[127] [30]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[8]_i_1__4 
       (.I0(add_const_state[6]),
        .I1(\state_out_reg[29] [34]),
        .I2(add_const_state[34]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[90]_i_1__5 
       (.I0(Q[27]),
        .I1(add_const_state_0[56]),
        .I2(Q[59]),
        .O(\state_out_reg[127] [31]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[91]_i_1__5 
       (.I0(Q[28]),
        .I1(add_const_state_0[57]),
        .I2(Q[60]),
        .O(\state_out_reg[127] [32]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[92]_i_1__5 
       (.I0(Q[29]),
        .I1(add_const_state_0[58]),
        .I2(Q[61]),
        .O(\state_out_reg[127] [33]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[93]_i_1__5 
       (.I0(Q[30]),
        .I1(add_const_state_0[59]),
        .I2(Q[62]),
        .O(\state_out_reg[127] [34]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[94]_i_1__5 
       (.I0(Q[31]),
        .I1(add_const_state_0[60]),
        .I2(Q[63]),
        .O(\state_out_reg[127] [35]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[95]_i_1__5 
       (.I0(Q[32]),
        .I1(add_const_state_0[61]),
        .I2(Q[64]),
        .O(\state_out_reg[127] [36]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[96]_i_1__5 
       (.I0(Q[33]),
        .I1(\state_out_reg[96] ),
        .I2(Q[0]),
        .O(\state_out_reg[127] [37]));
  LUT3 #(
    .INIT(8'hA9)) 
    \state_out[97]_i_1__5 
       (.I0(Q[34]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\state_out_reg[127] [38]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[98]_i_1__5 
       (.I0(Q[35]),
        .I1(Q[3]),
        .I2(add_const_state_0[0]),
        .O(\state_out_reg[127] [39]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[99]_i_1__5 
       (.I0(Q[36]),
        .I1(Q[4]),
        .I2(add_const_state_0[1]),
        .O(\state_out_reg[127] [40]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[9]_i_1__4 
       (.I0(add_const_state[7]),
        .I1(\state_out_reg[29] [35]),
        .I2(add_const_state[35]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "ascon_sbox" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_sbox_17
   (D,
    \state_out_reg[127] ,
    add_const_state,
    Q,
    add_const_state_0,
    \state_out_reg[31] ,
    CO);
  output [55:0]D;
  output [68:0]\state_out_reg[127] ;
  input [55:0]add_const_state;
  input [55:0]Q;
  input [61:0]add_const_state_0;
  input [64:0]\state_out_reg[31] ;
  input [0:0]CO;

  wire [0:0]CO;
  wire [55:0]D;
  wire [55:0]Q;
  wire [55:0]add_const_state;
  wire [61:0]add_const_state_0;
  wire [68:0]\state_out_reg[127] ;
  wire [64:0]\state_out_reg[31] ;

  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[100]_i_1__4 
       (.I0(\state_out_reg[31] [37]),
        .I1(\state_out_reg[31] [5]),
        .I2(add_const_state_0[2]),
        .O(\state_out_reg[127] [41]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[101]_i_1__4 
       (.I0(\state_out_reg[31] [38]),
        .I1(\state_out_reg[31] [6]),
        .I2(add_const_state_0[3]),
        .O(\state_out_reg[127] [42]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[102]_i_1__4 
       (.I0(\state_out_reg[31] [39]),
        .I1(\state_out_reg[31] [7]),
        .I2(add_const_state_0[4]),
        .O(\state_out_reg[127] [43]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[103]_i_1__4 
       (.I0(\state_out_reg[31] [40]),
        .I1(\state_out_reg[31] [8]),
        .I2(add_const_state_0[5]),
        .O(\state_out_reg[127] [44]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[104]_i_1__4 
       (.I0(\state_out_reg[31] [41]),
        .I1(\state_out_reg[31] [9]),
        .I2(add_const_state_0[6]),
        .O(\state_out_reg[127] [45]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[105]_i_1__4 
       (.I0(\state_out_reg[31] [42]),
        .I1(\state_out_reg[31] [10]),
        .I2(add_const_state_0[7]),
        .O(\state_out_reg[127] [46]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[106]_i_1__4 
       (.I0(\state_out_reg[31] [43]),
        .I1(\state_out_reg[31] [11]),
        .I2(add_const_state_0[8]),
        .O(\state_out_reg[127] [47]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[107]_i_1__4 
       (.I0(\state_out_reg[31] [44]),
        .I1(\state_out_reg[31] [12]),
        .I2(add_const_state_0[9]),
        .O(\state_out_reg[127] [48]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[108]_i_1__4 
       (.I0(\state_out_reg[31] [45]),
        .I1(\state_out_reg[31] [13]),
        .I2(add_const_state_0[10]),
        .O(\state_out_reg[127] [49]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[109]_i_1__4 
       (.I0(\state_out_reg[31] [46]),
        .I1(\state_out_reg[31] [14]),
        .I2(add_const_state_0[11]),
        .O(\state_out_reg[127] [50]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[10]_i_1__3 
       (.I0(add_const_state[9]),
        .I1(Q[37]),
        .I2(add_const_state[37]),
        .O(D[9]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[110]_i_1__4 
       (.I0(\state_out_reg[31] [47]),
        .I1(\state_out_reg[31] [15]),
        .I2(add_const_state_0[12]),
        .O(\state_out_reg[127] [51]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[111]_i_1__4 
       (.I0(\state_out_reg[31] [48]),
        .I1(\state_out_reg[31] [16]),
        .I2(add_const_state_0[13]),
        .O(\state_out_reg[127] [52]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[112]_i_1__4 
       (.I0(\state_out_reg[31] [49]),
        .I1(\state_out_reg[31] [17]),
        .I2(add_const_state_0[14]),
        .O(\state_out_reg[127] [53]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[113]_i_1__4 
       (.I0(\state_out_reg[31] [50]),
        .I1(\state_out_reg[31] [18]),
        .I2(add_const_state_0[15]),
        .O(\state_out_reg[127] [54]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[114]_i_1__4 
       (.I0(\state_out_reg[31] [51]),
        .I1(\state_out_reg[31] [19]),
        .I2(add_const_state_0[16]),
        .O(\state_out_reg[127] [55]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[115]_i_1__4 
       (.I0(\state_out_reg[31] [52]),
        .I1(\state_out_reg[31] [20]),
        .I2(add_const_state_0[17]),
        .O(\state_out_reg[127] [56]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[116]_i_1__4 
       (.I0(\state_out_reg[31] [53]),
        .I1(\state_out_reg[31] [21]),
        .I2(add_const_state_0[18]),
        .O(\state_out_reg[127] [57]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[117]_i_1__4 
       (.I0(\state_out_reg[31] [54]),
        .I1(\state_out_reg[31] [22]),
        .I2(add_const_state_0[19]),
        .O(\state_out_reg[127] [58]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[118]_i_1__4 
       (.I0(\state_out_reg[31] [55]),
        .I1(\state_out_reg[31] [23]),
        .I2(add_const_state_0[20]),
        .O(\state_out_reg[127] [59]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[119]_i_1__4 
       (.I0(\state_out_reg[31] [56]),
        .I1(\state_out_reg[31] [24]),
        .I2(add_const_state_0[21]),
        .O(\state_out_reg[127] [60]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[11]_i_1__3 
       (.I0(add_const_state[10]),
        .I1(Q[38]),
        .I2(add_const_state[38]),
        .O(D[10]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[120]_i_1__4 
       (.I0(\state_out_reg[31] [57]),
        .I1(\state_out_reg[31] [25]),
        .I2(add_const_state_0[22]),
        .O(\state_out_reg[127] [61]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[121]_i_1__4 
       (.I0(\state_out_reg[31] [58]),
        .I1(\state_out_reg[31] [26]),
        .I2(add_const_state_0[23]),
        .O(\state_out_reg[127] [62]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[122]_i_1__4 
       (.I0(\state_out_reg[31] [59]),
        .I1(\state_out_reg[31] [27]),
        .I2(add_const_state_0[24]),
        .O(\state_out_reg[127] [63]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[123]_i_1__4 
       (.I0(\state_out_reg[31] [60]),
        .I1(\state_out_reg[31] [28]),
        .I2(add_const_state_0[25]),
        .O(\state_out_reg[127] [64]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[124]_i_1__4 
       (.I0(\state_out_reg[31] [61]),
        .I1(\state_out_reg[31] [29]),
        .I2(add_const_state_0[26]),
        .O(\state_out_reg[127] [65]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[125]_i_1__4 
       (.I0(\state_out_reg[31] [62]),
        .I1(\state_out_reg[31] [30]),
        .I2(add_const_state_0[27]),
        .O(\state_out_reg[127] [66]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[126]_i_1__4 
       (.I0(\state_out_reg[31] [63]),
        .I1(\state_out_reg[31] [31]),
        .I2(add_const_state_0[28]),
        .O(\state_out_reg[127] [67]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[127]_i_1__4 
       (.I0(\state_out_reg[31] [64]),
        .I1(\state_out_reg[31] [32]),
        .I2(add_const_state_0[29]),
        .O(\state_out_reg[127] [68]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[12]_i_1__3 
       (.I0(add_const_state[11]),
        .I1(Q[39]),
        .I2(add_const_state[39]),
        .O(D[11]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[13]_i_1__3 
       (.I0(add_const_state[12]),
        .I1(Q[40]),
        .I2(add_const_state[40]),
        .O(D[12]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[14]_i_1__3 
       (.I0(add_const_state[13]),
        .I1(Q[41]),
        .I2(add_const_state[41]),
        .O(D[13]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[15]_i_1__3 
       (.I0(add_const_state[14]),
        .I1(Q[42]),
        .I2(add_const_state[42]),
        .O(D[14]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[16]_i_1__3 
       (.I0(add_const_state[15]),
        .I1(Q[43]),
        .I2(add_const_state[43]),
        .O(D[15]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[17]_i_1__3 
       (.I0(add_const_state[16]),
        .I1(Q[44]),
        .I2(add_const_state[44]),
        .O(D[16]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[18]_i_1__3 
       (.I0(add_const_state[17]),
        .I1(Q[45]),
        .I2(add_const_state[45]),
        .O(D[17]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[19]_i_1__3 
       (.I0(add_const_state[18]),
        .I1(Q[46]),
        .I2(add_const_state[46]),
        .O(D[18]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[1]_i_1__3 
       (.I0(add_const_state[0]),
        .I1(Q[28]),
        .I2(add_const_state[28]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[20]_i_1__3 
       (.I0(add_const_state[19]),
        .I1(Q[47]),
        .I2(add_const_state[47]),
        .O(D[19]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[21]_i_1__3 
       (.I0(add_const_state[20]),
        .I1(Q[48]),
        .I2(add_const_state[48]),
        .O(D[20]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[22]_i_1__3 
       (.I0(add_const_state[21]),
        .I1(Q[49]),
        .I2(add_const_state[49]),
        .O(D[21]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[23]_i_1__3 
       (.I0(add_const_state[22]),
        .I1(Q[50]),
        .I2(add_const_state[50]),
        .O(D[22]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[24]_i_1__3 
       (.I0(add_const_state[23]),
        .I1(Q[51]),
        .I2(add_const_state[51]),
        .O(D[23]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[25]_i_1__3 
       (.I0(add_const_state[24]),
        .I1(Q[52]),
        .I2(add_const_state[52]),
        .O(D[24]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[26]_i_1__3 
       (.I0(add_const_state[25]),
        .I1(Q[53]),
        .I2(add_const_state[53]),
        .O(D[25]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[27]_i_1__3 
       (.I0(add_const_state[26]),
        .I1(Q[54]),
        .I2(add_const_state[54]),
        .O(D[26]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[28]_i_1__3 
       (.I0(add_const_state[27]),
        .I1(Q[55]),
        .I2(add_const_state[55]),
        .O(D[27]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[2]_i_1__2 
       (.I0(add_const_state[1]),
        .I1(Q[29]),
        .I2(add_const_state[29]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[30]_i_1__4 
       (.I0(add_const_state_0[28]),
        .I1(\state_out_reg[31] [63]),
        .I2(add_const_state_0[60]),
        .O(\state_out_reg[127] [0]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[31]_i_1__4 
       (.I0(add_const_state_0[29]),
        .I1(\state_out_reg[31] [64]),
        .I2(add_const_state_0[61]),
        .O(\state_out_reg[127] [1]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[32]_i_1__4 
       (.I0(add_const_state_0[30]),
        .I1(\state_out_reg[31] [0]),
        .I2(CO),
        .O(\state_out_reg[127] [2]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[33]_i_1__3 
       (.I0(add_const_state[28]),
        .I1(add_const_state[0]),
        .I2(Q[0]),
        .O(D[28]));
  LUT3 #(
    .INIT(8'h6A)) 
    \state_out[33]_i_1__4 
       (.I0(add_const_state_0[31]),
        .I1(\state_out_reg[31] [2]),
        .I2(\state_out_reg[31] [1]),
        .O(\state_out_reg[127] [3]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[34]_i_1__3 
       (.I0(add_const_state[29]),
        .I1(add_const_state[1]),
        .I2(Q[1]),
        .O(D[29]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[35]_i_1__3 
       (.I0(add_const_state[30]),
        .I1(add_const_state[2]),
        .I2(Q[2]),
        .O(D[30]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[36]_i_1__3 
       (.I0(add_const_state[31]),
        .I1(add_const_state[3]),
        .I2(Q[3]),
        .O(D[31]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[37]_i_1__3 
       (.I0(add_const_state[32]),
        .I1(add_const_state[4]),
        .I2(Q[4]),
        .O(D[32]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[38]_i_1__3 
       (.I0(add_const_state[33]),
        .I1(add_const_state[5]),
        .I2(Q[5]),
        .O(D[33]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[39]_i_1__3 
       (.I0(add_const_state[34]),
        .I1(add_const_state[6]),
        .I2(Q[6]),
        .O(D[34]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[3]_i_1__3 
       (.I0(add_const_state[2]),
        .I1(Q[30]),
        .I2(add_const_state[30]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[40]_i_1__3 
       (.I0(add_const_state[35]),
        .I1(add_const_state[7]),
        .I2(Q[7]),
        .O(D[35]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[41]_i_1__3 
       (.I0(add_const_state[36]),
        .I1(add_const_state[8]),
        .I2(Q[8]),
        .O(D[36]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[42]_i_1__3 
       (.I0(add_const_state[37]),
        .I1(add_const_state[9]),
        .I2(Q[9]),
        .O(D[37]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[43]_i_1__3 
       (.I0(add_const_state[38]),
        .I1(add_const_state[10]),
        .I2(Q[10]),
        .O(D[38]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[44]_i_1__3 
       (.I0(add_const_state[39]),
        .I1(add_const_state[11]),
        .I2(Q[11]),
        .O(D[39]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[45]_i_1__3 
       (.I0(add_const_state[40]),
        .I1(add_const_state[12]),
        .I2(Q[12]),
        .O(D[40]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[46]_i_1__3 
       (.I0(add_const_state[41]),
        .I1(add_const_state[13]),
        .I2(Q[13]),
        .O(D[41]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[47]_i_1__3 
       (.I0(add_const_state[42]),
        .I1(add_const_state[14]),
        .I2(Q[14]),
        .O(D[42]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[48]_i_1__3 
       (.I0(add_const_state[43]),
        .I1(add_const_state[15]),
        .I2(Q[15]),
        .O(D[43]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[49]_i_1__3 
       (.I0(add_const_state[44]),
        .I1(add_const_state[16]),
        .I2(Q[16]),
        .O(D[44]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[4]_i_1__2 
       (.I0(add_const_state[3]),
        .I1(Q[31]),
        .I2(add_const_state[31]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[50]_i_1__3 
       (.I0(add_const_state[45]),
        .I1(add_const_state[17]),
        .I2(Q[17]),
        .O(D[45]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[51]_i_1__3 
       (.I0(add_const_state[46]),
        .I1(add_const_state[18]),
        .I2(Q[18]),
        .O(D[46]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[52]_i_1__3 
       (.I0(add_const_state[47]),
        .I1(add_const_state[19]),
        .I2(Q[19]),
        .O(D[47]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[53]_i_1__3 
       (.I0(add_const_state[48]),
        .I1(add_const_state[20]),
        .I2(Q[20]),
        .O(D[48]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[54]_i_1__3 
       (.I0(add_const_state[49]),
        .I1(add_const_state[21]),
        .I2(Q[21]),
        .O(D[49]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[55]_i_1__3 
       (.I0(add_const_state[50]),
        .I1(add_const_state[22]),
        .I2(Q[22]),
        .O(D[50]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[56]_i_1__3 
       (.I0(add_const_state[51]),
        .I1(add_const_state[23]),
        .I2(Q[23]),
        .O(D[51]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[57]_i_1__3 
       (.I0(add_const_state[52]),
        .I1(add_const_state[24]),
        .I2(Q[24]),
        .O(D[52]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[58]_i_1__3 
       (.I0(add_const_state[53]),
        .I1(add_const_state[25]),
        .I2(Q[25]),
        .O(D[53]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[59]_i_1__3 
       (.I0(add_const_state[54]),
        .I1(add_const_state[26]),
        .I2(Q[26]),
        .O(D[54]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[5]_i_1__3 
       (.I0(add_const_state[4]),
        .I1(Q[32]),
        .I2(add_const_state[32]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[60]_i_1__3 
       (.I0(add_const_state[55]),
        .I1(add_const_state[27]),
        .I2(Q[27]),
        .O(D[55]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[62]_i_1__4 
       (.I0(add_const_state_0[60]),
        .I1(add_const_state_0[28]),
        .I2(\state_out_reg[31] [31]),
        .O(\state_out_reg[127] [4]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[63]_i_1__4 
       (.I0(add_const_state_0[61]),
        .I1(add_const_state_0[29]),
        .I2(\state_out_reg[31] [32]),
        .O(\state_out_reg[127] [5]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[65]_i_1__4 
       (.I0(\state_out_reg[31] [2]),
        .I1(add_const_state_0[31]),
        .I2(\state_out_reg[31] [34]),
        .O(\state_out_reg[127] [6]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[66]_i_1__4 
       (.I0(\state_out_reg[31] [3]),
        .I1(add_const_state_0[32]),
        .I2(\state_out_reg[31] [35]),
        .O(\state_out_reg[127] [7]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[67]_i_1__4 
       (.I0(\state_out_reg[31] [4]),
        .I1(add_const_state_0[33]),
        .I2(\state_out_reg[31] [36]),
        .O(\state_out_reg[127] [8]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[68]_i_1__4 
       (.I0(\state_out_reg[31] [5]),
        .I1(add_const_state_0[34]),
        .I2(\state_out_reg[31] [37]),
        .O(\state_out_reg[127] [9]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[69]_i_1__4 
       (.I0(\state_out_reg[31] [6]),
        .I1(add_const_state_0[35]),
        .I2(\state_out_reg[31] [38]),
        .O(\state_out_reg[127] [10]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[6]_i_1__3 
       (.I0(add_const_state[5]),
        .I1(Q[33]),
        .I2(add_const_state[33]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[70]_i_1__4 
       (.I0(\state_out_reg[31] [7]),
        .I1(add_const_state_0[36]),
        .I2(\state_out_reg[31] [39]),
        .O(\state_out_reg[127] [11]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[71]_i_1__4 
       (.I0(\state_out_reg[31] [8]),
        .I1(add_const_state_0[37]),
        .I2(\state_out_reg[31] [40]),
        .O(\state_out_reg[127] [12]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[72]_i_1__4 
       (.I0(\state_out_reg[31] [9]),
        .I1(add_const_state_0[38]),
        .I2(\state_out_reg[31] [41]),
        .O(\state_out_reg[127] [13]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[73]_i_1__4 
       (.I0(\state_out_reg[31] [10]),
        .I1(add_const_state_0[39]),
        .I2(\state_out_reg[31] [42]),
        .O(\state_out_reg[127] [14]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[74]_i_1__4 
       (.I0(\state_out_reg[31] [11]),
        .I1(add_const_state_0[40]),
        .I2(\state_out_reg[31] [43]),
        .O(\state_out_reg[127] [15]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[75]_i_1__4 
       (.I0(\state_out_reg[31] [12]),
        .I1(add_const_state_0[41]),
        .I2(\state_out_reg[31] [44]),
        .O(\state_out_reg[127] [16]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[76]_i_1__4 
       (.I0(\state_out_reg[31] [13]),
        .I1(add_const_state_0[42]),
        .I2(\state_out_reg[31] [45]),
        .O(\state_out_reg[127] [17]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[77]_i_1__4 
       (.I0(\state_out_reg[31] [14]),
        .I1(add_const_state_0[43]),
        .I2(\state_out_reg[31] [46]),
        .O(\state_out_reg[127] [18]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[78]_i_1__4 
       (.I0(\state_out_reg[31] [15]),
        .I1(add_const_state_0[44]),
        .I2(\state_out_reg[31] [47]),
        .O(\state_out_reg[127] [19]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[79]_i_1__4 
       (.I0(\state_out_reg[31] [16]),
        .I1(add_const_state_0[45]),
        .I2(\state_out_reg[31] [48]),
        .O(\state_out_reg[127] [20]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[7]_i_1__3 
       (.I0(add_const_state[6]),
        .I1(Q[34]),
        .I2(add_const_state[34]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[80]_i_1__4 
       (.I0(\state_out_reg[31] [17]),
        .I1(add_const_state_0[46]),
        .I2(\state_out_reg[31] [49]),
        .O(\state_out_reg[127] [21]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[81]_i_1__4 
       (.I0(\state_out_reg[31] [18]),
        .I1(add_const_state_0[47]),
        .I2(\state_out_reg[31] [50]),
        .O(\state_out_reg[127] [22]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[82]_i_1__4 
       (.I0(\state_out_reg[31] [19]),
        .I1(add_const_state_0[48]),
        .I2(\state_out_reg[31] [51]),
        .O(\state_out_reg[127] [23]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[83]_i_1__4 
       (.I0(\state_out_reg[31] [20]),
        .I1(add_const_state_0[49]),
        .I2(\state_out_reg[31] [52]),
        .O(\state_out_reg[127] [24]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[84]_i_1__4 
       (.I0(\state_out_reg[31] [21]),
        .I1(add_const_state_0[50]),
        .I2(\state_out_reg[31] [53]),
        .O(\state_out_reg[127] [25]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[85]_i_1__4 
       (.I0(\state_out_reg[31] [22]),
        .I1(add_const_state_0[51]),
        .I2(\state_out_reg[31] [54]),
        .O(\state_out_reg[127] [26]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[86]_i_1__4 
       (.I0(\state_out_reg[31] [23]),
        .I1(add_const_state_0[52]),
        .I2(\state_out_reg[31] [55]),
        .O(\state_out_reg[127] [27]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[87]_i_1__4 
       (.I0(\state_out_reg[31] [24]),
        .I1(add_const_state_0[53]),
        .I2(\state_out_reg[31] [56]),
        .O(\state_out_reg[127] [28]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[88]_i_1__4 
       (.I0(\state_out_reg[31] [25]),
        .I1(add_const_state_0[54]),
        .I2(\state_out_reg[31] [57]),
        .O(\state_out_reg[127] [29]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[89]_i_1__4 
       (.I0(\state_out_reg[31] [26]),
        .I1(add_const_state_0[55]),
        .I2(\state_out_reg[31] [58]),
        .O(\state_out_reg[127] [30]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[8]_i_1__3 
       (.I0(add_const_state[7]),
        .I1(Q[35]),
        .I2(add_const_state[35]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[90]_i_1__4 
       (.I0(\state_out_reg[31] [27]),
        .I1(add_const_state_0[56]),
        .I2(\state_out_reg[31] [59]),
        .O(\state_out_reg[127] [31]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[91]_i_1__4 
       (.I0(\state_out_reg[31] [28]),
        .I1(add_const_state_0[57]),
        .I2(\state_out_reg[31] [60]),
        .O(\state_out_reg[127] [32]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[92]_i_1__4 
       (.I0(\state_out_reg[31] [29]),
        .I1(add_const_state_0[58]),
        .I2(\state_out_reg[31] [61]),
        .O(\state_out_reg[127] [33]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[93]_i_1__4 
       (.I0(\state_out_reg[31] [30]),
        .I1(add_const_state_0[59]),
        .I2(\state_out_reg[31] [62]),
        .O(\state_out_reg[127] [34]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[94]_i_1__4 
       (.I0(\state_out_reg[31] [31]),
        .I1(add_const_state_0[60]),
        .I2(\state_out_reg[31] [63]),
        .O(\state_out_reg[127] [35]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[95]_i_1__4 
       (.I0(\state_out_reg[31] [32]),
        .I1(add_const_state_0[61]),
        .I2(\state_out_reg[31] [64]),
        .O(\state_out_reg[127] [36]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[96]_i_1__4 
       (.I0(\state_out_reg[31] [33]),
        .I1(CO),
        .I2(\state_out_reg[31] [0]),
        .O(\state_out_reg[127] [37]));
  LUT3 #(
    .INIT(8'hA9)) 
    \state_out[97]_i_1__4 
       (.I0(\state_out_reg[31] [34]),
        .I1(\state_out_reg[31] [1]),
        .I2(\state_out_reg[31] [2]),
        .O(\state_out_reg[127] [38]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[98]_i_1__4 
       (.I0(\state_out_reg[31] [35]),
        .I1(\state_out_reg[31] [3]),
        .I2(add_const_state_0[0]),
        .O(\state_out_reg[127] [39]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[99]_i_1__4 
       (.I0(\state_out_reg[31] [36]),
        .I1(\state_out_reg[31] [4]),
        .I2(add_const_state_0[1]),
        .O(\state_out_reg[127] [40]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[9]_i_1__3 
       (.I0(add_const_state[8]),
        .I1(Q[36]),
        .I2(add_const_state[36]),
        .O(D[8]));
endmodule

(* ORIG_REF_NAME = "ascon_sbox" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_sbox_19
   (D,
    \state_out_reg[127] ,
    add_const_state,
    \state_out_reg[28] ,
    add_const_state_0,
    Q,
    \state_out_reg[96] );
  output [55:0]D;
  output [69:0]\state_out_reg[127] ;
  input [55:0]add_const_state;
  input [55:0]\state_out_reg[28] ;
  input [62:0]add_const_state_0;
  input [63:0]Q;
  input [0:0]\state_out_reg[96] ;

  wire [55:0]D;
  wire [63:0]Q;
  wire [55:0]add_const_state;
  wire [62:0]add_const_state_0;
  wire [69:0]\state_out_reg[127] ;
  wire [55:0]\state_out_reg[28] ;
  wire [0:0]\state_out_reg[96] ;

  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[100]_i_1__3 
       (.I0(Q[36]),
        .I1(Q[4]),
        .I2(add_const_state_0[3]),
        .O(\state_out_reg[127] [42]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[101]_i_1__3 
       (.I0(Q[37]),
        .I1(Q[5]),
        .I2(add_const_state_0[4]),
        .O(\state_out_reg[127] [43]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[102]_i_1__3 
       (.I0(Q[38]),
        .I1(Q[6]),
        .I2(add_const_state_0[5]),
        .O(\state_out_reg[127] [44]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[103]_i_1__3 
       (.I0(Q[39]),
        .I1(Q[7]),
        .I2(add_const_state_0[6]),
        .O(\state_out_reg[127] [45]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[104]_i_1__3 
       (.I0(Q[40]),
        .I1(Q[8]),
        .I2(add_const_state_0[7]),
        .O(\state_out_reg[127] [46]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[105]_i_1__3 
       (.I0(Q[41]),
        .I1(Q[9]),
        .I2(add_const_state_0[8]),
        .O(\state_out_reg[127] [47]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[106]_i_1__3 
       (.I0(Q[42]),
        .I1(Q[10]),
        .I2(add_const_state_0[9]),
        .O(\state_out_reg[127] [48]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[107]_i_1__3 
       (.I0(Q[43]),
        .I1(Q[11]),
        .I2(add_const_state_0[10]),
        .O(\state_out_reg[127] [49]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[108]_i_1__3 
       (.I0(Q[44]),
        .I1(Q[12]),
        .I2(add_const_state_0[11]),
        .O(\state_out_reg[127] [50]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[109]_i_1__3 
       (.I0(Q[45]),
        .I1(Q[13]),
        .I2(add_const_state_0[12]),
        .O(\state_out_reg[127] [51]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[10]_i_1__2 
       (.I0(add_const_state[9]),
        .I1(\state_out_reg[28] [37]),
        .I2(add_const_state[37]),
        .O(D[9]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[110]_i_1__3 
       (.I0(Q[46]),
        .I1(Q[14]),
        .I2(add_const_state_0[13]),
        .O(\state_out_reg[127] [52]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[111]_i_1__3 
       (.I0(Q[47]),
        .I1(Q[15]),
        .I2(add_const_state_0[14]),
        .O(\state_out_reg[127] [53]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[112]_i_1__3 
       (.I0(Q[48]),
        .I1(Q[16]),
        .I2(add_const_state_0[15]),
        .O(\state_out_reg[127] [54]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[113]_i_1__3 
       (.I0(Q[49]),
        .I1(Q[17]),
        .I2(add_const_state_0[16]),
        .O(\state_out_reg[127] [55]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[114]_i_1__3 
       (.I0(Q[50]),
        .I1(Q[18]),
        .I2(add_const_state_0[17]),
        .O(\state_out_reg[127] [56]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[115]_i_1__3 
       (.I0(Q[51]),
        .I1(Q[19]),
        .I2(add_const_state_0[18]),
        .O(\state_out_reg[127] [57]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[116]_i_1__3 
       (.I0(Q[52]),
        .I1(Q[20]),
        .I2(add_const_state_0[19]),
        .O(\state_out_reg[127] [58]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[117]_i_1__3 
       (.I0(Q[53]),
        .I1(Q[21]),
        .I2(add_const_state_0[20]),
        .O(\state_out_reg[127] [59]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[118]_i_1__3 
       (.I0(Q[54]),
        .I1(Q[22]),
        .I2(add_const_state_0[21]),
        .O(\state_out_reg[127] [60]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[119]_i_1__3 
       (.I0(Q[55]),
        .I1(Q[23]),
        .I2(add_const_state_0[22]),
        .O(\state_out_reg[127] [61]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[11]_i_1__2 
       (.I0(add_const_state[10]),
        .I1(\state_out_reg[28] [38]),
        .I2(add_const_state[38]),
        .O(D[10]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[120]_i_1__3 
       (.I0(Q[56]),
        .I1(Q[24]),
        .I2(add_const_state_0[23]),
        .O(\state_out_reg[127] [62]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[121]_i_1__3 
       (.I0(Q[57]),
        .I1(Q[25]),
        .I2(add_const_state_0[24]),
        .O(\state_out_reg[127] [63]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[122]_i_1__3 
       (.I0(Q[58]),
        .I1(Q[26]),
        .I2(add_const_state_0[25]),
        .O(\state_out_reg[127] [64]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[123]_i_1__3 
       (.I0(Q[59]),
        .I1(Q[27]),
        .I2(add_const_state_0[26]),
        .O(\state_out_reg[127] [65]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[124]_i_1__3 
       (.I0(Q[60]),
        .I1(Q[28]),
        .I2(add_const_state_0[27]),
        .O(\state_out_reg[127] [66]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[125]_i_1__3 
       (.I0(Q[61]),
        .I1(Q[29]),
        .I2(add_const_state_0[28]),
        .O(\state_out_reg[127] [67]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[126]_i_1__3 
       (.I0(Q[62]),
        .I1(Q[30]),
        .I2(add_const_state_0[29]),
        .O(\state_out_reg[127] [68]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[127]_i_1__3 
       (.I0(Q[63]),
        .I1(Q[31]),
        .I2(add_const_state_0[30]),
        .O(\state_out_reg[127] [69]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[12]_i_1__2 
       (.I0(add_const_state[11]),
        .I1(\state_out_reg[28] [39]),
        .I2(add_const_state[39]),
        .O(D[11]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[13]_i_1__2 
       (.I0(add_const_state[12]),
        .I1(\state_out_reg[28] [40]),
        .I2(add_const_state[40]),
        .O(D[12]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[14]_i_1__2 
       (.I0(add_const_state[13]),
        .I1(\state_out_reg[28] [41]),
        .I2(add_const_state[41]),
        .O(D[13]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[15]_i_1__2 
       (.I0(add_const_state[14]),
        .I1(\state_out_reg[28] [42]),
        .I2(add_const_state[42]),
        .O(D[14]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[16]_i_1__2 
       (.I0(add_const_state[15]),
        .I1(\state_out_reg[28] [43]),
        .I2(add_const_state[43]),
        .O(D[15]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[17]_i_1__2 
       (.I0(add_const_state[16]),
        .I1(\state_out_reg[28] [44]),
        .I2(add_const_state[44]),
        .O(D[16]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[18]_i_1__2 
       (.I0(add_const_state[17]),
        .I1(\state_out_reg[28] [45]),
        .I2(add_const_state[45]),
        .O(D[17]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[19]_i_1__2 
       (.I0(add_const_state[18]),
        .I1(\state_out_reg[28] [46]),
        .I2(add_const_state[46]),
        .O(D[18]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[1]_i_1__2 
       (.I0(add_const_state[0]),
        .I1(\state_out_reg[28] [28]),
        .I2(add_const_state[28]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[20]_i_1__2 
       (.I0(add_const_state[19]),
        .I1(\state_out_reg[28] [47]),
        .I2(add_const_state[47]),
        .O(D[19]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[21]_i_1__2 
       (.I0(add_const_state[20]),
        .I1(\state_out_reg[28] [48]),
        .I2(add_const_state[48]),
        .O(D[20]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[22]_i_1__2 
       (.I0(add_const_state[21]),
        .I1(\state_out_reg[28] [49]),
        .I2(add_const_state[49]),
        .O(D[21]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[23]_i_1__2 
       (.I0(add_const_state[22]),
        .I1(\state_out_reg[28] [50]),
        .I2(add_const_state[50]),
        .O(D[22]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[24]_i_1__2 
       (.I0(add_const_state[23]),
        .I1(\state_out_reg[28] [51]),
        .I2(add_const_state[51]),
        .O(D[23]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[25]_i_1__2 
       (.I0(add_const_state[24]),
        .I1(\state_out_reg[28] [52]),
        .I2(add_const_state[52]),
        .O(D[24]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[26]_i_1__2 
       (.I0(add_const_state[25]),
        .I1(\state_out_reg[28] [53]),
        .I2(add_const_state[53]),
        .O(D[25]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[27]_i_1__2 
       (.I0(add_const_state[26]),
        .I1(\state_out_reg[28] [54]),
        .I2(add_const_state[54]),
        .O(D[26]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[28]_i_1__2 
       (.I0(add_const_state[27]),
        .I1(\state_out_reg[28] [55]),
        .I2(add_const_state[55]),
        .O(D[27]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[29]_i_1__3 
       (.I0(add_const_state_0[28]),
        .I1(Q[61]),
        .I2(add_const_state_0[60]),
        .O(\state_out_reg[127] [0]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[2]_i_1__1 
       (.I0(add_const_state[1]),
        .I1(\state_out_reg[28] [29]),
        .I2(add_const_state[29]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[30]_i_1__3 
       (.I0(add_const_state_0[29]),
        .I1(Q[62]),
        .I2(add_const_state_0[61]),
        .O(\state_out_reg[127] [1]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[31]_i_1__3 
       (.I0(add_const_state_0[30]),
        .I1(Q[63]),
        .I2(add_const_state_0[62]),
        .O(\state_out_reg[127] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \state_out[32]_i_1__3 
       (.I0(add_const_state_0[31]),
        .I1(\state_out_reg[96] ),
        .I2(Q[0]),
        .O(\state_out_reg[127] [3]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[33]_i_1__2 
       (.I0(add_const_state[28]),
        .I1(add_const_state[0]),
        .I2(\state_out_reg[28] [0]),
        .O(D[28]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[34]_i_1__2 
       (.I0(add_const_state[29]),
        .I1(add_const_state[1]),
        .I2(\state_out_reg[28] [1]),
        .O(D[29]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[35]_i_1__2 
       (.I0(add_const_state[30]),
        .I1(add_const_state[2]),
        .I2(\state_out_reg[28] [2]),
        .O(D[30]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[36]_i_1__2 
       (.I0(add_const_state[31]),
        .I1(add_const_state[3]),
        .I2(\state_out_reg[28] [3]),
        .O(D[31]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[37]_i_1__2 
       (.I0(add_const_state[32]),
        .I1(add_const_state[4]),
        .I2(\state_out_reg[28] [4]),
        .O(D[32]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[38]_i_1__2 
       (.I0(add_const_state[33]),
        .I1(add_const_state[5]),
        .I2(\state_out_reg[28] [5]),
        .O(D[33]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[39]_i_1__2 
       (.I0(add_const_state[34]),
        .I1(add_const_state[6]),
        .I2(\state_out_reg[28] [6]),
        .O(D[34]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[3]_i_1__2 
       (.I0(add_const_state[2]),
        .I1(\state_out_reg[28] [30]),
        .I2(add_const_state[30]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[40]_i_1__2 
       (.I0(add_const_state[35]),
        .I1(add_const_state[7]),
        .I2(\state_out_reg[28] [7]),
        .O(D[35]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[41]_i_1__2 
       (.I0(add_const_state[36]),
        .I1(add_const_state[8]),
        .I2(\state_out_reg[28] [8]),
        .O(D[36]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[42]_i_1__2 
       (.I0(add_const_state[37]),
        .I1(add_const_state[9]),
        .I2(\state_out_reg[28] [9]),
        .O(D[37]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[43]_i_1__2 
       (.I0(add_const_state[38]),
        .I1(add_const_state[10]),
        .I2(\state_out_reg[28] [10]),
        .O(D[38]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[44]_i_1__2 
       (.I0(add_const_state[39]),
        .I1(add_const_state[11]),
        .I2(\state_out_reg[28] [11]),
        .O(D[39]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[45]_i_1__2 
       (.I0(add_const_state[40]),
        .I1(add_const_state[12]),
        .I2(\state_out_reg[28] [12]),
        .O(D[40]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[46]_i_1__2 
       (.I0(add_const_state[41]),
        .I1(add_const_state[13]),
        .I2(\state_out_reg[28] [13]),
        .O(D[41]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[47]_i_1__2 
       (.I0(add_const_state[42]),
        .I1(add_const_state[14]),
        .I2(\state_out_reg[28] [14]),
        .O(D[42]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[48]_i_1__2 
       (.I0(add_const_state[43]),
        .I1(add_const_state[15]),
        .I2(\state_out_reg[28] [15]),
        .O(D[43]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[49]_i_1__2 
       (.I0(add_const_state[44]),
        .I1(add_const_state[16]),
        .I2(\state_out_reg[28] [16]),
        .O(D[44]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[4]_i_1__1 
       (.I0(add_const_state[3]),
        .I1(\state_out_reg[28] [31]),
        .I2(add_const_state[31]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[50]_i_1__2 
       (.I0(add_const_state[45]),
        .I1(add_const_state[17]),
        .I2(\state_out_reg[28] [17]),
        .O(D[45]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[51]_i_1__2 
       (.I0(add_const_state[46]),
        .I1(add_const_state[18]),
        .I2(\state_out_reg[28] [18]),
        .O(D[46]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[52]_i_1__2 
       (.I0(add_const_state[47]),
        .I1(add_const_state[19]),
        .I2(\state_out_reg[28] [19]),
        .O(D[47]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[53]_i_1__2 
       (.I0(add_const_state[48]),
        .I1(add_const_state[20]),
        .I2(\state_out_reg[28] [20]),
        .O(D[48]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[54]_i_1__2 
       (.I0(add_const_state[49]),
        .I1(add_const_state[21]),
        .I2(\state_out_reg[28] [21]),
        .O(D[49]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[55]_i_1__2 
       (.I0(add_const_state[50]),
        .I1(add_const_state[22]),
        .I2(\state_out_reg[28] [22]),
        .O(D[50]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[56]_i_1__2 
       (.I0(add_const_state[51]),
        .I1(add_const_state[23]),
        .I2(\state_out_reg[28] [23]),
        .O(D[51]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[57]_i_1__2 
       (.I0(add_const_state[52]),
        .I1(add_const_state[24]),
        .I2(\state_out_reg[28] [24]),
        .O(D[52]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[58]_i_1__2 
       (.I0(add_const_state[53]),
        .I1(add_const_state[25]),
        .I2(\state_out_reg[28] [25]),
        .O(D[53]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[59]_i_1__2 
       (.I0(add_const_state[54]),
        .I1(add_const_state[26]),
        .I2(\state_out_reg[28] [26]),
        .O(D[54]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[5]_i_1__2 
       (.I0(add_const_state[4]),
        .I1(\state_out_reg[28] [32]),
        .I2(add_const_state[32]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[60]_i_1__2 
       (.I0(add_const_state[55]),
        .I1(add_const_state[27]),
        .I2(\state_out_reg[28] [27]),
        .O(D[55]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[61]_i_1__3 
       (.I0(add_const_state_0[60]),
        .I1(add_const_state_0[28]),
        .I2(Q[29]),
        .O(\state_out_reg[127] [4]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[62]_i_1__3 
       (.I0(add_const_state_0[61]),
        .I1(add_const_state_0[29]),
        .I2(Q[30]),
        .O(\state_out_reg[127] [5]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[63]_i_1__3 
       (.I0(add_const_state_0[62]),
        .I1(add_const_state_0[30]),
        .I2(Q[31]),
        .O(\state_out_reg[127] [6]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[65]_i_1__3 
       (.I0(Q[1]),
        .I1(add_const_state_0[32]),
        .I2(Q[33]),
        .O(\state_out_reg[127] [7]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[66]_i_1__3 
       (.I0(Q[2]),
        .I1(add_const_state_0[33]),
        .I2(Q[34]),
        .O(\state_out_reg[127] [8]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[67]_i_1__3 
       (.I0(Q[3]),
        .I1(add_const_state_0[34]),
        .I2(Q[35]),
        .O(\state_out_reg[127] [9]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[68]_i_1__3 
       (.I0(Q[4]),
        .I1(add_const_state_0[35]),
        .I2(Q[36]),
        .O(\state_out_reg[127] [10]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[69]_i_1__3 
       (.I0(Q[5]),
        .I1(add_const_state_0[36]),
        .I2(Q[37]),
        .O(\state_out_reg[127] [11]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[6]_i_1__2 
       (.I0(add_const_state[5]),
        .I1(\state_out_reg[28] [33]),
        .I2(add_const_state[33]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[70]_i_1__3 
       (.I0(Q[6]),
        .I1(add_const_state_0[37]),
        .I2(Q[38]),
        .O(\state_out_reg[127] [12]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[71]_i_1__3 
       (.I0(Q[7]),
        .I1(add_const_state_0[38]),
        .I2(Q[39]),
        .O(\state_out_reg[127] [13]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[72]_i_1__3 
       (.I0(Q[8]),
        .I1(add_const_state_0[39]),
        .I2(Q[40]),
        .O(\state_out_reg[127] [14]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[73]_i_1__3 
       (.I0(Q[9]),
        .I1(add_const_state_0[40]),
        .I2(Q[41]),
        .O(\state_out_reg[127] [15]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[74]_i_1__3 
       (.I0(Q[10]),
        .I1(add_const_state_0[41]),
        .I2(Q[42]),
        .O(\state_out_reg[127] [16]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[75]_i_1__3 
       (.I0(Q[11]),
        .I1(add_const_state_0[42]),
        .I2(Q[43]),
        .O(\state_out_reg[127] [17]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[76]_i_1__3 
       (.I0(Q[12]),
        .I1(add_const_state_0[43]),
        .I2(Q[44]),
        .O(\state_out_reg[127] [18]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[77]_i_1__3 
       (.I0(Q[13]),
        .I1(add_const_state_0[44]),
        .I2(Q[45]),
        .O(\state_out_reg[127] [19]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[78]_i_1__3 
       (.I0(Q[14]),
        .I1(add_const_state_0[45]),
        .I2(Q[46]),
        .O(\state_out_reg[127] [20]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[79]_i_1__3 
       (.I0(Q[15]),
        .I1(add_const_state_0[46]),
        .I2(Q[47]),
        .O(\state_out_reg[127] [21]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[7]_i_1__2 
       (.I0(add_const_state[6]),
        .I1(\state_out_reg[28] [34]),
        .I2(add_const_state[34]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[80]_i_1__3 
       (.I0(Q[16]),
        .I1(add_const_state_0[47]),
        .I2(Q[48]),
        .O(\state_out_reg[127] [22]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[81]_i_1__3 
       (.I0(Q[17]),
        .I1(add_const_state_0[48]),
        .I2(Q[49]),
        .O(\state_out_reg[127] [23]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[82]_i_1__3 
       (.I0(Q[18]),
        .I1(add_const_state_0[49]),
        .I2(Q[50]),
        .O(\state_out_reg[127] [24]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[83]_i_1__3 
       (.I0(Q[19]),
        .I1(add_const_state_0[50]),
        .I2(Q[51]),
        .O(\state_out_reg[127] [25]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[84]_i_1__3 
       (.I0(Q[20]),
        .I1(add_const_state_0[51]),
        .I2(Q[52]),
        .O(\state_out_reg[127] [26]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[85]_i_1__3 
       (.I0(Q[21]),
        .I1(add_const_state_0[52]),
        .I2(Q[53]),
        .O(\state_out_reg[127] [27]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[86]_i_1__3 
       (.I0(Q[22]),
        .I1(add_const_state_0[53]),
        .I2(Q[54]),
        .O(\state_out_reg[127] [28]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[87]_i_1__3 
       (.I0(Q[23]),
        .I1(add_const_state_0[54]),
        .I2(Q[55]),
        .O(\state_out_reg[127] [29]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[88]_i_1__3 
       (.I0(Q[24]),
        .I1(add_const_state_0[55]),
        .I2(Q[56]),
        .O(\state_out_reg[127] [30]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[89]_i_1__3 
       (.I0(Q[25]),
        .I1(add_const_state_0[56]),
        .I2(Q[57]),
        .O(\state_out_reg[127] [31]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[8]_i_1__2 
       (.I0(add_const_state[7]),
        .I1(\state_out_reg[28] [35]),
        .I2(add_const_state[35]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[90]_i_1__3 
       (.I0(Q[26]),
        .I1(add_const_state_0[57]),
        .I2(Q[58]),
        .O(\state_out_reg[127] [32]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[91]_i_1__3 
       (.I0(Q[27]),
        .I1(add_const_state_0[58]),
        .I2(Q[59]),
        .O(\state_out_reg[127] [33]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[92]_i_1__3 
       (.I0(Q[28]),
        .I1(add_const_state_0[59]),
        .I2(Q[60]),
        .O(\state_out_reg[127] [34]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[93]_i_1__3 
       (.I0(Q[29]),
        .I1(add_const_state_0[60]),
        .I2(Q[61]),
        .O(\state_out_reg[127] [35]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[94]_i_1__3 
       (.I0(Q[30]),
        .I1(add_const_state_0[61]),
        .I2(Q[62]),
        .O(\state_out_reg[127] [36]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[95]_i_1__3 
       (.I0(Q[31]),
        .I1(add_const_state_0[62]),
        .I2(Q[63]),
        .O(\state_out_reg[127] [37]));
  LUT3 #(
    .INIT(8'hA9)) 
    \state_out[96]_i_1__3 
       (.I0(Q[32]),
        .I1(Q[0]),
        .I2(\state_out_reg[96] ),
        .O(\state_out_reg[127] [38]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[97]_i_1__3 
       (.I0(Q[33]),
        .I1(Q[1]),
        .I2(add_const_state_0[0]),
        .O(\state_out_reg[127] [39]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[98]_i_1__3 
       (.I0(Q[34]),
        .I1(Q[2]),
        .I2(add_const_state_0[1]),
        .O(\state_out_reg[127] [40]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[99]_i_1__3 
       (.I0(Q[35]),
        .I1(Q[3]),
        .I2(add_const_state_0[2]),
        .O(\state_out_reg[127] [41]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[9]_i_1__2 
       (.I0(add_const_state[8]),
        .I1(\state_out_reg[28] [36]),
        .I2(add_const_state[36]),
        .O(D[8]));
endmodule

(* ORIG_REF_NAME = "ascon_sbox" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_sbox_21
   (D,
    \state_out_reg[127] ,
    add_const_state,
    Q,
    add_const_state_0,
    \state_out_reg[31] ,
    CO);
  output [55:0]D;
  output [69:0]\state_out_reg[127] ;
  input [55:0]add_const_state;
  input [55:0]Q;
  input [62:0]add_const_state_0;
  input [63:0]\state_out_reg[31] ;
  input [0:0]CO;

  wire [0:0]CO;
  wire [55:0]D;
  wire [55:0]Q;
  wire [55:0]add_const_state;
  wire [62:0]add_const_state_0;
  wire [69:0]\state_out_reg[127] ;
  wire [63:0]\state_out_reg[31] ;

  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[100]_i_1__2 
       (.I0(\state_out_reg[31] [36]),
        .I1(\state_out_reg[31] [4]),
        .I2(add_const_state_0[3]),
        .O(\state_out_reg[127] [42]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[101]_i_1__2 
       (.I0(\state_out_reg[31] [37]),
        .I1(\state_out_reg[31] [5]),
        .I2(add_const_state_0[4]),
        .O(\state_out_reg[127] [43]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[102]_i_1__2 
       (.I0(\state_out_reg[31] [38]),
        .I1(\state_out_reg[31] [6]),
        .I2(add_const_state_0[5]),
        .O(\state_out_reg[127] [44]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[103]_i_1__2 
       (.I0(\state_out_reg[31] [39]),
        .I1(\state_out_reg[31] [7]),
        .I2(add_const_state_0[6]),
        .O(\state_out_reg[127] [45]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[104]_i_1__2 
       (.I0(\state_out_reg[31] [40]),
        .I1(\state_out_reg[31] [8]),
        .I2(add_const_state_0[7]),
        .O(\state_out_reg[127] [46]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[105]_i_1__2 
       (.I0(\state_out_reg[31] [41]),
        .I1(\state_out_reg[31] [9]),
        .I2(add_const_state_0[8]),
        .O(\state_out_reg[127] [47]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[106]_i_1__2 
       (.I0(\state_out_reg[31] [42]),
        .I1(\state_out_reg[31] [10]),
        .I2(add_const_state_0[9]),
        .O(\state_out_reg[127] [48]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[107]_i_1__2 
       (.I0(\state_out_reg[31] [43]),
        .I1(\state_out_reg[31] [11]),
        .I2(add_const_state_0[10]),
        .O(\state_out_reg[127] [49]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[108]_i_1__2 
       (.I0(\state_out_reg[31] [44]),
        .I1(\state_out_reg[31] [12]),
        .I2(add_const_state_0[11]),
        .O(\state_out_reg[127] [50]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[109]_i_1__2 
       (.I0(\state_out_reg[31] [45]),
        .I1(\state_out_reg[31] [13]),
        .I2(add_const_state_0[12]),
        .O(\state_out_reg[127] [51]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[10]_i_1__1 
       (.I0(add_const_state[9]),
        .I1(Q[37]),
        .I2(add_const_state[37]),
        .O(D[9]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[110]_i_1__2 
       (.I0(\state_out_reg[31] [46]),
        .I1(\state_out_reg[31] [14]),
        .I2(add_const_state_0[13]),
        .O(\state_out_reg[127] [52]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[111]_i_1__2 
       (.I0(\state_out_reg[31] [47]),
        .I1(\state_out_reg[31] [15]),
        .I2(add_const_state_0[14]),
        .O(\state_out_reg[127] [53]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[112]_i_1__2 
       (.I0(\state_out_reg[31] [48]),
        .I1(\state_out_reg[31] [16]),
        .I2(add_const_state_0[15]),
        .O(\state_out_reg[127] [54]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[113]_i_1__2 
       (.I0(\state_out_reg[31] [49]),
        .I1(\state_out_reg[31] [17]),
        .I2(add_const_state_0[16]),
        .O(\state_out_reg[127] [55]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[114]_i_1__2 
       (.I0(\state_out_reg[31] [50]),
        .I1(\state_out_reg[31] [18]),
        .I2(add_const_state_0[17]),
        .O(\state_out_reg[127] [56]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[115]_i_1__2 
       (.I0(\state_out_reg[31] [51]),
        .I1(\state_out_reg[31] [19]),
        .I2(add_const_state_0[18]),
        .O(\state_out_reg[127] [57]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[116]_i_1__2 
       (.I0(\state_out_reg[31] [52]),
        .I1(\state_out_reg[31] [20]),
        .I2(add_const_state_0[19]),
        .O(\state_out_reg[127] [58]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[117]_i_1__2 
       (.I0(\state_out_reg[31] [53]),
        .I1(\state_out_reg[31] [21]),
        .I2(add_const_state_0[20]),
        .O(\state_out_reg[127] [59]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[118]_i_1__2 
       (.I0(\state_out_reg[31] [54]),
        .I1(\state_out_reg[31] [22]),
        .I2(add_const_state_0[21]),
        .O(\state_out_reg[127] [60]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[119]_i_1__2 
       (.I0(\state_out_reg[31] [55]),
        .I1(\state_out_reg[31] [23]),
        .I2(add_const_state_0[22]),
        .O(\state_out_reg[127] [61]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[11]_i_1__1 
       (.I0(add_const_state[10]),
        .I1(Q[38]),
        .I2(add_const_state[38]),
        .O(D[10]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[120]_i_1__2 
       (.I0(\state_out_reg[31] [56]),
        .I1(\state_out_reg[31] [24]),
        .I2(add_const_state_0[23]),
        .O(\state_out_reg[127] [62]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[121]_i_1__2 
       (.I0(\state_out_reg[31] [57]),
        .I1(\state_out_reg[31] [25]),
        .I2(add_const_state_0[24]),
        .O(\state_out_reg[127] [63]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[122]_i_1__2 
       (.I0(\state_out_reg[31] [58]),
        .I1(\state_out_reg[31] [26]),
        .I2(add_const_state_0[25]),
        .O(\state_out_reg[127] [64]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[123]_i_1__2 
       (.I0(\state_out_reg[31] [59]),
        .I1(\state_out_reg[31] [27]),
        .I2(add_const_state_0[26]),
        .O(\state_out_reg[127] [65]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[124]_i_1__2 
       (.I0(\state_out_reg[31] [60]),
        .I1(\state_out_reg[31] [28]),
        .I2(add_const_state_0[27]),
        .O(\state_out_reg[127] [66]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[125]_i_1__2 
       (.I0(\state_out_reg[31] [61]),
        .I1(\state_out_reg[31] [29]),
        .I2(add_const_state_0[28]),
        .O(\state_out_reg[127] [67]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[126]_i_1__2 
       (.I0(\state_out_reg[31] [62]),
        .I1(\state_out_reg[31] [30]),
        .I2(add_const_state_0[29]),
        .O(\state_out_reg[127] [68]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[127]_i_1__2 
       (.I0(\state_out_reg[31] [63]),
        .I1(\state_out_reg[31] [31]),
        .I2(add_const_state_0[30]),
        .O(\state_out_reg[127] [69]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[12]_i_1__1 
       (.I0(add_const_state[11]),
        .I1(Q[39]),
        .I2(add_const_state[39]),
        .O(D[11]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[13]_i_1__1 
       (.I0(add_const_state[12]),
        .I1(Q[40]),
        .I2(add_const_state[40]),
        .O(D[12]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[14]_i_1__1 
       (.I0(add_const_state[13]),
        .I1(Q[41]),
        .I2(add_const_state[41]),
        .O(D[13]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[15]_i_1__1 
       (.I0(add_const_state[14]),
        .I1(Q[42]),
        .I2(add_const_state[42]),
        .O(D[14]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[16]_i_1__1 
       (.I0(add_const_state[15]),
        .I1(Q[43]),
        .I2(add_const_state[43]),
        .O(D[15]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[17]_i_1__1 
       (.I0(add_const_state[16]),
        .I1(Q[44]),
        .I2(add_const_state[44]),
        .O(D[16]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[18]_i_1__1 
       (.I0(add_const_state[17]),
        .I1(Q[45]),
        .I2(add_const_state[45]),
        .O(D[17]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[19]_i_1__1 
       (.I0(add_const_state[18]),
        .I1(Q[46]),
        .I2(add_const_state[46]),
        .O(D[18]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[1]_i_1__1 
       (.I0(add_const_state[0]),
        .I1(Q[28]),
        .I2(add_const_state[28]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[20]_i_1__1 
       (.I0(add_const_state[19]),
        .I1(Q[47]),
        .I2(add_const_state[47]),
        .O(D[19]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[21]_i_1__1 
       (.I0(add_const_state[20]),
        .I1(Q[48]),
        .I2(add_const_state[48]),
        .O(D[20]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[22]_i_1__1 
       (.I0(add_const_state[21]),
        .I1(Q[49]),
        .I2(add_const_state[49]),
        .O(D[21]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[23]_i_1__1 
       (.I0(add_const_state[22]),
        .I1(Q[50]),
        .I2(add_const_state[50]),
        .O(D[22]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[24]_i_1__1 
       (.I0(add_const_state[23]),
        .I1(Q[51]),
        .I2(add_const_state[51]),
        .O(D[23]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[25]_i_1__1 
       (.I0(add_const_state[24]),
        .I1(Q[52]),
        .I2(add_const_state[52]),
        .O(D[24]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[26]_i_1__1 
       (.I0(add_const_state[25]),
        .I1(Q[53]),
        .I2(add_const_state[53]),
        .O(D[25]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[27]_i_1__1 
       (.I0(add_const_state[26]),
        .I1(Q[54]),
        .I2(add_const_state[54]),
        .O(D[26]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[28]_i_1__1 
       (.I0(add_const_state[27]),
        .I1(Q[55]),
        .I2(add_const_state[55]),
        .O(D[27]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[29]_i_1__2 
       (.I0(add_const_state_0[28]),
        .I1(\state_out_reg[31] [61]),
        .I2(add_const_state_0[60]),
        .O(\state_out_reg[127] [0]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[2]_i_1__0 
       (.I0(add_const_state[1]),
        .I1(Q[29]),
        .I2(add_const_state[29]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[30]_i_1__2 
       (.I0(add_const_state_0[29]),
        .I1(\state_out_reg[31] [62]),
        .I2(add_const_state_0[61]),
        .O(\state_out_reg[127] [1]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[31]_i_1__2 
       (.I0(add_const_state_0[30]),
        .I1(\state_out_reg[31] [63]),
        .I2(add_const_state_0[62]),
        .O(\state_out_reg[127] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \state_out[32]_i_1__2 
       (.I0(add_const_state_0[31]),
        .I1(CO),
        .I2(\state_out_reg[31] [0]),
        .O(\state_out_reg[127] [3]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[33]_i_1__1 
       (.I0(add_const_state[28]),
        .I1(add_const_state[0]),
        .I2(Q[0]),
        .O(D[28]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[34]_i_1__1 
       (.I0(add_const_state[29]),
        .I1(add_const_state[1]),
        .I2(Q[1]),
        .O(D[29]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[35]_i_1__1 
       (.I0(add_const_state[30]),
        .I1(add_const_state[2]),
        .I2(Q[2]),
        .O(D[30]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[36]_i_1__1 
       (.I0(add_const_state[31]),
        .I1(add_const_state[3]),
        .I2(Q[3]),
        .O(D[31]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[37]_i_1__1 
       (.I0(add_const_state[32]),
        .I1(add_const_state[4]),
        .I2(Q[4]),
        .O(D[32]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[38]_i_1__1 
       (.I0(add_const_state[33]),
        .I1(add_const_state[5]),
        .I2(Q[5]),
        .O(D[33]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[39]_i_1__1 
       (.I0(add_const_state[34]),
        .I1(add_const_state[6]),
        .I2(Q[6]),
        .O(D[34]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[3]_i_1__1 
       (.I0(add_const_state[2]),
        .I1(Q[30]),
        .I2(add_const_state[30]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[40]_i_1__1 
       (.I0(add_const_state[35]),
        .I1(add_const_state[7]),
        .I2(Q[7]),
        .O(D[35]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[41]_i_1__1 
       (.I0(add_const_state[36]),
        .I1(add_const_state[8]),
        .I2(Q[8]),
        .O(D[36]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[42]_i_1__1 
       (.I0(add_const_state[37]),
        .I1(add_const_state[9]),
        .I2(Q[9]),
        .O(D[37]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[43]_i_1__1 
       (.I0(add_const_state[38]),
        .I1(add_const_state[10]),
        .I2(Q[10]),
        .O(D[38]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[44]_i_1__1 
       (.I0(add_const_state[39]),
        .I1(add_const_state[11]),
        .I2(Q[11]),
        .O(D[39]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[45]_i_1__1 
       (.I0(add_const_state[40]),
        .I1(add_const_state[12]),
        .I2(Q[12]),
        .O(D[40]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[46]_i_1__1 
       (.I0(add_const_state[41]),
        .I1(add_const_state[13]),
        .I2(Q[13]),
        .O(D[41]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[47]_i_1__1 
       (.I0(add_const_state[42]),
        .I1(add_const_state[14]),
        .I2(Q[14]),
        .O(D[42]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[48]_i_1__1 
       (.I0(add_const_state[43]),
        .I1(add_const_state[15]),
        .I2(Q[15]),
        .O(D[43]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[49]_i_1__1 
       (.I0(add_const_state[44]),
        .I1(add_const_state[16]),
        .I2(Q[16]),
        .O(D[44]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[4]_i_1__0 
       (.I0(add_const_state[3]),
        .I1(Q[31]),
        .I2(add_const_state[31]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[50]_i_1__1 
       (.I0(add_const_state[45]),
        .I1(add_const_state[17]),
        .I2(Q[17]),
        .O(D[45]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[51]_i_1__1 
       (.I0(add_const_state[46]),
        .I1(add_const_state[18]),
        .I2(Q[18]),
        .O(D[46]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[52]_i_1__1 
       (.I0(add_const_state[47]),
        .I1(add_const_state[19]),
        .I2(Q[19]),
        .O(D[47]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[53]_i_1__1 
       (.I0(add_const_state[48]),
        .I1(add_const_state[20]),
        .I2(Q[20]),
        .O(D[48]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[54]_i_1__1 
       (.I0(add_const_state[49]),
        .I1(add_const_state[21]),
        .I2(Q[21]),
        .O(D[49]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[55]_i_1__1 
       (.I0(add_const_state[50]),
        .I1(add_const_state[22]),
        .I2(Q[22]),
        .O(D[50]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[56]_i_1__1 
       (.I0(add_const_state[51]),
        .I1(add_const_state[23]),
        .I2(Q[23]),
        .O(D[51]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[57]_i_1__1 
       (.I0(add_const_state[52]),
        .I1(add_const_state[24]),
        .I2(Q[24]),
        .O(D[52]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[58]_i_1__1 
       (.I0(add_const_state[53]),
        .I1(add_const_state[25]),
        .I2(Q[25]),
        .O(D[53]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[59]_i_1__1 
       (.I0(add_const_state[54]),
        .I1(add_const_state[26]),
        .I2(Q[26]),
        .O(D[54]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[5]_i_1__1 
       (.I0(add_const_state[4]),
        .I1(Q[32]),
        .I2(add_const_state[32]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[60]_i_1__1 
       (.I0(add_const_state[55]),
        .I1(add_const_state[27]),
        .I2(Q[27]),
        .O(D[55]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[61]_i_1__2 
       (.I0(add_const_state_0[60]),
        .I1(add_const_state_0[28]),
        .I2(\state_out_reg[31] [29]),
        .O(\state_out_reg[127] [4]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[62]_i_1__2 
       (.I0(add_const_state_0[61]),
        .I1(add_const_state_0[29]),
        .I2(\state_out_reg[31] [30]),
        .O(\state_out_reg[127] [5]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[63]_i_1__2 
       (.I0(add_const_state_0[62]),
        .I1(add_const_state_0[30]),
        .I2(\state_out_reg[31] [31]),
        .O(\state_out_reg[127] [6]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[65]_i_1__2 
       (.I0(\state_out_reg[31] [1]),
        .I1(add_const_state_0[32]),
        .I2(\state_out_reg[31] [33]),
        .O(\state_out_reg[127] [7]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[66]_i_1__2 
       (.I0(\state_out_reg[31] [2]),
        .I1(add_const_state_0[33]),
        .I2(\state_out_reg[31] [34]),
        .O(\state_out_reg[127] [8]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[67]_i_1__2 
       (.I0(\state_out_reg[31] [3]),
        .I1(add_const_state_0[34]),
        .I2(\state_out_reg[31] [35]),
        .O(\state_out_reg[127] [9]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[68]_i_1__2 
       (.I0(\state_out_reg[31] [4]),
        .I1(add_const_state_0[35]),
        .I2(\state_out_reg[31] [36]),
        .O(\state_out_reg[127] [10]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[69]_i_1__2 
       (.I0(\state_out_reg[31] [5]),
        .I1(add_const_state_0[36]),
        .I2(\state_out_reg[31] [37]),
        .O(\state_out_reg[127] [11]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[6]_i_1__1 
       (.I0(add_const_state[5]),
        .I1(Q[33]),
        .I2(add_const_state[33]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[70]_i_1__2 
       (.I0(\state_out_reg[31] [6]),
        .I1(add_const_state_0[37]),
        .I2(\state_out_reg[31] [38]),
        .O(\state_out_reg[127] [12]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[71]_i_1__2 
       (.I0(\state_out_reg[31] [7]),
        .I1(add_const_state_0[38]),
        .I2(\state_out_reg[31] [39]),
        .O(\state_out_reg[127] [13]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[72]_i_1__2 
       (.I0(\state_out_reg[31] [8]),
        .I1(add_const_state_0[39]),
        .I2(\state_out_reg[31] [40]),
        .O(\state_out_reg[127] [14]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[73]_i_1__2 
       (.I0(\state_out_reg[31] [9]),
        .I1(add_const_state_0[40]),
        .I2(\state_out_reg[31] [41]),
        .O(\state_out_reg[127] [15]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[74]_i_1__2 
       (.I0(\state_out_reg[31] [10]),
        .I1(add_const_state_0[41]),
        .I2(\state_out_reg[31] [42]),
        .O(\state_out_reg[127] [16]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[75]_i_1__2 
       (.I0(\state_out_reg[31] [11]),
        .I1(add_const_state_0[42]),
        .I2(\state_out_reg[31] [43]),
        .O(\state_out_reg[127] [17]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[76]_i_1__2 
       (.I0(\state_out_reg[31] [12]),
        .I1(add_const_state_0[43]),
        .I2(\state_out_reg[31] [44]),
        .O(\state_out_reg[127] [18]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[77]_i_1__2 
       (.I0(\state_out_reg[31] [13]),
        .I1(add_const_state_0[44]),
        .I2(\state_out_reg[31] [45]),
        .O(\state_out_reg[127] [19]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[78]_i_1__2 
       (.I0(\state_out_reg[31] [14]),
        .I1(add_const_state_0[45]),
        .I2(\state_out_reg[31] [46]),
        .O(\state_out_reg[127] [20]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[79]_i_1__2 
       (.I0(\state_out_reg[31] [15]),
        .I1(add_const_state_0[46]),
        .I2(\state_out_reg[31] [47]),
        .O(\state_out_reg[127] [21]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[7]_i_1__1 
       (.I0(add_const_state[6]),
        .I1(Q[34]),
        .I2(add_const_state[34]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[80]_i_1__2 
       (.I0(\state_out_reg[31] [16]),
        .I1(add_const_state_0[47]),
        .I2(\state_out_reg[31] [48]),
        .O(\state_out_reg[127] [22]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[81]_i_1__2 
       (.I0(\state_out_reg[31] [17]),
        .I1(add_const_state_0[48]),
        .I2(\state_out_reg[31] [49]),
        .O(\state_out_reg[127] [23]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[82]_i_1__2 
       (.I0(\state_out_reg[31] [18]),
        .I1(add_const_state_0[49]),
        .I2(\state_out_reg[31] [50]),
        .O(\state_out_reg[127] [24]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[83]_i_1__2 
       (.I0(\state_out_reg[31] [19]),
        .I1(add_const_state_0[50]),
        .I2(\state_out_reg[31] [51]),
        .O(\state_out_reg[127] [25]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[84]_i_1__2 
       (.I0(\state_out_reg[31] [20]),
        .I1(add_const_state_0[51]),
        .I2(\state_out_reg[31] [52]),
        .O(\state_out_reg[127] [26]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[85]_i_1__2 
       (.I0(\state_out_reg[31] [21]),
        .I1(add_const_state_0[52]),
        .I2(\state_out_reg[31] [53]),
        .O(\state_out_reg[127] [27]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[86]_i_1__2 
       (.I0(\state_out_reg[31] [22]),
        .I1(add_const_state_0[53]),
        .I2(\state_out_reg[31] [54]),
        .O(\state_out_reg[127] [28]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[87]_i_1__2 
       (.I0(\state_out_reg[31] [23]),
        .I1(add_const_state_0[54]),
        .I2(\state_out_reg[31] [55]),
        .O(\state_out_reg[127] [29]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[88]_i_1__2 
       (.I0(\state_out_reg[31] [24]),
        .I1(add_const_state_0[55]),
        .I2(\state_out_reg[31] [56]),
        .O(\state_out_reg[127] [30]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[89]_i_1__2 
       (.I0(\state_out_reg[31] [25]),
        .I1(add_const_state_0[56]),
        .I2(\state_out_reg[31] [57]),
        .O(\state_out_reg[127] [31]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[8]_i_1__1 
       (.I0(add_const_state[7]),
        .I1(Q[35]),
        .I2(add_const_state[35]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[90]_i_1__2 
       (.I0(\state_out_reg[31] [26]),
        .I1(add_const_state_0[57]),
        .I2(\state_out_reg[31] [58]),
        .O(\state_out_reg[127] [32]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[91]_i_1__2 
       (.I0(\state_out_reg[31] [27]),
        .I1(add_const_state_0[58]),
        .I2(\state_out_reg[31] [59]),
        .O(\state_out_reg[127] [33]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[92]_i_1__2 
       (.I0(\state_out_reg[31] [28]),
        .I1(add_const_state_0[59]),
        .I2(\state_out_reg[31] [60]),
        .O(\state_out_reg[127] [34]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[93]_i_1__2 
       (.I0(\state_out_reg[31] [29]),
        .I1(add_const_state_0[60]),
        .I2(\state_out_reg[31] [61]),
        .O(\state_out_reg[127] [35]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[94]_i_1__2 
       (.I0(\state_out_reg[31] [30]),
        .I1(add_const_state_0[61]),
        .I2(\state_out_reg[31] [62]),
        .O(\state_out_reg[127] [36]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[95]_i_1__2 
       (.I0(\state_out_reg[31] [31]),
        .I1(add_const_state_0[62]),
        .I2(\state_out_reg[31] [63]),
        .O(\state_out_reg[127] [37]));
  LUT3 #(
    .INIT(8'hA9)) 
    \state_out[96]_i_1__2 
       (.I0(\state_out_reg[31] [32]),
        .I1(\state_out_reg[31] [0]),
        .I2(CO),
        .O(\state_out_reg[127] [38]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[97]_i_1__2 
       (.I0(\state_out_reg[31] [33]),
        .I1(\state_out_reg[31] [1]),
        .I2(add_const_state_0[0]),
        .O(\state_out_reg[127] [39]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[98]_i_1__2 
       (.I0(\state_out_reg[31] [34]),
        .I1(\state_out_reg[31] [2]),
        .I2(add_const_state_0[1]),
        .O(\state_out_reg[127] [40]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[99]_i_1__2 
       (.I0(\state_out_reg[31] [35]),
        .I1(\state_out_reg[31] [3]),
        .I2(add_const_state_0[2]),
        .O(\state_out_reg[127] [41]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[9]_i_1__1 
       (.I0(add_const_state[8]),
        .I1(Q[36]),
        .I2(add_const_state[36]),
        .O(D[8]));
endmodule

(* ORIG_REF_NAME = "ascon_sbox" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_sbox_23
   (D,
    \state_out_reg[127] ,
    add_const_state,
    \state_out_reg[28] ,
    add_const_state_0,
    Q,
    \state_out_reg[96] );
  output [47:0]D;
  output [69:0]\state_out_reg[127] ;
  input [47:0]add_const_state;
  input [47:0]\state_out_reg[28] ;
  input [62:0]add_const_state_0;
  input [63:0]Q;
  input [0:0]\state_out_reg[96] ;

  wire [47:0]D;
  wire [63:0]Q;
  wire [47:0]add_const_state;
  wire [62:0]add_const_state_0;
  wire [69:0]\state_out_reg[127] ;
  wire [47:0]\state_out_reg[28] ;
  wire [0:0]\state_out_reg[96] ;

  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[100]_i_1__1 
       (.I0(Q[36]),
        .I1(Q[4]),
        .I2(add_const_state_0[3]),
        .O(\state_out_reg[127] [42]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[101]_i_1__1 
       (.I0(Q[37]),
        .I1(Q[5]),
        .I2(add_const_state_0[4]),
        .O(\state_out_reg[127] [43]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[102]_i_1__1 
       (.I0(Q[38]),
        .I1(Q[6]),
        .I2(add_const_state_0[5]),
        .O(\state_out_reg[127] [44]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[103]_i_1__1 
       (.I0(Q[39]),
        .I1(Q[7]),
        .I2(add_const_state_0[6]),
        .O(\state_out_reg[127] [45]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[104]_i_1__1 
       (.I0(Q[40]),
        .I1(Q[8]),
        .I2(add_const_state_0[7]),
        .O(\state_out_reg[127] [46]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[105]_i_1__1 
       (.I0(Q[41]),
        .I1(Q[9]),
        .I2(add_const_state_0[8]),
        .O(\state_out_reg[127] [47]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[106]_i_1__1 
       (.I0(Q[42]),
        .I1(Q[10]),
        .I2(add_const_state_0[9]),
        .O(\state_out_reg[127] [48]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[107]_i_1__1 
       (.I0(Q[43]),
        .I1(Q[11]),
        .I2(add_const_state_0[10]),
        .O(\state_out_reg[127] [49]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[108]_i_1__1 
       (.I0(Q[44]),
        .I1(Q[12]),
        .I2(add_const_state_0[11]),
        .O(\state_out_reg[127] [50]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[109]_i_1__1 
       (.I0(Q[45]),
        .I1(Q[13]),
        .I2(add_const_state_0[12]),
        .O(\state_out_reg[127] [51]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[10]_i_1__0 
       (.I0(add_const_state[5]),
        .I1(\state_out_reg[28] [29]),
        .I2(add_const_state[29]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[110]_i_1__1 
       (.I0(Q[46]),
        .I1(Q[14]),
        .I2(add_const_state_0[13]),
        .O(\state_out_reg[127] [52]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[111]_i_1__1 
       (.I0(Q[47]),
        .I1(Q[15]),
        .I2(add_const_state_0[14]),
        .O(\state_out_reg[127] [53]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[112]_i_1__1 
       (.I0(Q[48]),
        .I1(Q[16]),
        .I2(add_const_state_0[15]),
        .O(\state_out_reg[127] [54]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[113]_i_1__1 
       (.I0(Q[49]),
        .I1(Q[17]),
        .I2(add_const_state_0[16]),
        .O(\state_out_reg[127] [55]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[114]_i_1__1 
       (.I0(Q[50]),
        .I1(Q[18]),
        .I2(add_const_state_0[17]),
        .O(\state_out_reg[127] [56]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[115]_i_1__1 
       (.I0(Q[51]),
        .I1(Q[19]),
        .I2(add_const_state_0[18]),
        .O(\state_out_reg[127] [57]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[116]_i_1__1 
       (.I0(Q[52]),
        .I1(Q[20]),
        .I2(add_const_state_0[19]),
        .O(\state_out_reg[127] [58]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[117]_i_1__1 
       (.I0(Q[53]),
        .I1(Q[21]),
        .I2(add_const_state_0[20]),
        .O(\state_out_reg[127] [59]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[118]_i_1__1 
       (.I0(Q[54]),
        .I1(Q[22]),
        .I2(add_const_state_0[21]),
        .O(\state_out_reg[127] [60]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[119]_i_1__1 
       (.I0(Q[55]),
        .I1(Q[23]),
        .I2(add_const_state_0[22]),
        .O(\state_out_reg[127] [61]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[11]_i_1__0 
       (.I0(add_const_state[6]),
        .I1(\state_out_reg[28] [30]),
        .I2(add_const_state[30]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[120]_i_1__1 
       (.I0(Q[56]),
        .I1(Q[24]),
        .I2(add_const_state_0[23]),
        .O(\state_out_reg[127] [62]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[121]_i_1__1 
       (.I0(Q[57]),
        .I1(Q[25]),
        .I2(add_const_state_0[24]),
        .O(\state_out_reg[127] [63]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[122]_i_1__1 
       (.I0(Q[58]),
        .I1(Q[26]),
        .I2(add_const_state_0[25]),
        .O(\state_out_reg[127] [64]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[123]_i_1__1 
       (.I0(Q[59]),
        .I1(Q[27]),
        .I2(add_const_state_0[26]),
        .O(\state_out_reg[127] [65]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[124]_i_1__1 
       (.I0(Q[60]),
        .I1(Q[28]),
        .I2(add_const_state_0[27]),
        .O(\state_out_reg[127] [66]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[125]_i_1__1 
       (.I0(Q[61]),
        .I1(Q[29]),
        .I2(add_const_state_0[28]),
        .O(\state_out_reg[127] [67]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[126]_i_1__1 
       (.I0(Q[62]),
        .I1(Q[30]),
        .I2(add_const_state_0[29]),
        .O(\state_out_reg[127] [68]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[127]_i_1__1 
       (.I0(Q[63]),
        .I1(Q[31]),
        .I2(add_const_state_0[30]),
        .O(\state_out_reg[127] [69]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[12]_i_1__0 
       (.I0(add_const_state[7]),
        .I1(\state_out_reg[28] [31]),
        .I2(add_const_state[31]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[13]_i_1__0 
       (.I0(add_const_state[8]),
        .I1(\state_out_reg[28] [32]),
        .I2(add_const_state[32]),
        .O(D[8]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[14]_i_1__0 
       (.I0(add_const_state[9]),
        .I1(\state_out_reg[28] [33]),
        .I2(add_const_state[33]),
        .O(D[9]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[15]_i_1__0 
       (.I0(add_const_state[10]),
        .I1(\state_out_reg[28] [34]),
        .I2(add_const_state[34]),
        .O(D[10]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[16]_i_1__0 
       (.I0(add_const_state[11]),
        .I1(\state_out_reg[28] [35]),
        .I2(add_const_state[35]),
        .O(D[11]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[17]_i_1__0 
       (.I0(add_const_state[12]),
        .I1(\state_out_reg[28] [36]),
        .I2(add_const_state[36]),
        .O(D[12]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[18]_i_1__0 
       (.I0(add_const_state[13]),
        .I1(\state_out_reg[28] [37]),
        .I2(add_const_state[37]),
        .O(D[13]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[19]_i_1__0 
       (.I0(add_const_state[14]),
        .I1(\state_out_reg[28] [38]),
        .I2(add_const_state[38]),
        .O(D[14]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[20]_i_1__0 
       (.I0(add_const_state[15]),
        .I1(\state_out_reg[28] [39]),
        .I2(add_const_state[39]),
        .O(D[15]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[21]_i_1__0 
       (.I0(add_const_state[16]),
        .I1(\state_out_reg[28] [40]),
        .I2(add_const_state[40]),
        .O(D[16]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[22]_i_1__0 
       (.I0(add_const_state[17]),
        .I1(\state_out_reg[28] [41]),
        .I2(add_const_state[41]),
        .O(D[17]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[23]_i_1__0 
       (.I0(add_const_state[18]),
        .I1(\state_out_reg[28] [42]),
        .I2(add_const_state[42]),
        .O(D[18]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[24]_i_1__0 
       (.I0(add_const_state[19]),
        .I1(\state_out_reg[28] [43]),
        .I2(add_const_state[43]),
        .O(D[19]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[25]_i_1__0 
       (.I0(add_const_state[20]),
        .I1(\state_out_reg[28] [44]),
        .I2(add_const_state[44]),
        .O(D[20]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[26]_i_1__0 
       (.I0(add_const_state[21]),
        .I1(\state_out_reg[28] [45]),
        .I2(add_const_state[45]),
        .O(D[21]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[27]_i_1__0 
       (.I0(add_const_state[22]),
        .I1(\state_out_reg[28] [46]),
        .I2(add_const_state[46]),
        .O(D[22]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[28]_i_1__0 
       (.I0(add_const_state[23]),
        .I1(\state_out_reg[28] [47]),
        .I2(add_const_state[47]),
        .O(D[23]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[29]_i_1__1 
       (.I0(add_const_state_0[28]),
        .I1(Q[61]),
        .I2(add_const_state_0[60]),
        .O(\state_out_reg[127] [0]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[30]_i_1__1 
       (.I0(add_const_state_0[29]),
        .I1(Q[62]),
        .I2(add_const_state_0[61]),
        .O(\state_out_reg[127] [1]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[31]_i_1__1 
       (.I0(add_const_state_0[30]),
        .I1(Q[63]),
        .I2(add_const_state_0[62]),
        .O(\state_out_reg[127] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \state_out[32]_i_1__1 
       (.I0(add_const_state_0[31]),
        .I1(\state_out_reg[96] ),
        .I2(Q[0]),
        .O(\state_out_reg[127] [3]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[37]_i_1__0 
       (.I0(add_const_state[24]),
        .I1(add_const_state[0]),
        .I2(\state_out_reg[28] [0]),
        .O(D[24]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[38]_i_1__0 
       (.I0(add_const_state[25]),
        .I1(add_const_state[1]),
        .I2(\state_out_reg[28] [1]),
        .O(D[25]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[39]_i_1__0 
       (.I0(add_const_state[26]),
        .I1(add_const_state[2]),
        .I2(\state_out_reg[28] [2]),
        .O(D[26]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[40]_i_1__0 
       (.I0(add_const_state[27]),
        .I1(add_const_state[3]),
        .I2(\state_out_reg[28] [3]),
        .O(D[27]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[41]_i_1__0 
       (.I0(add_const_state[28]),
        .I1(add_const_state[4]),
        .I2(\state_out_reg[28] [4]),
        .O(D[28]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[42]_i_1__0 
       (.I0(add_const_state[29]),
        .I1(add_const_state[5]),
        .I2(\state_out_reg[28] [5]),
        .O(D[29]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[43]_i_1__0 
       (.I0(add_const_state[30]),
        .I1(add_const_state[6]),
        .I2(\state_out_reg[28] [6]),
        .O(D[30]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[44]_i_1__0 
       (.I0(add_const_state[31]),
        .I1(add_const_state[7]),
        .I2(\state_out_reg[28] [7]),
        .O(D[31]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[45]_i_1__0 
       (.I0(add_const_state[32]),
        .I1(add_const_state[8]),
        .I2(\state_out_reg[28] [8]),
        .O(D[32]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[46]_i_1__0 
       (.I0(add_const_state[33]),
        .I1(add_const_state[9]),
        .I2(\state_out_reg[28] [9]),
        .O(D[33]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[47]_i_1__0 
       (.I0(add_const_state[34]),
        .I1(add_const_state[10]),
        .I2(\state_out_reg[28] [10]),
        .O(D[34]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[48]_i_1__0 
       (.I0(add_const_state[35]),
        .I1(add_const_state[11]),
        .I2(\state_out_reg[28] [11]),
        .O(D[35]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[49]_i_1__0 
       (.I0(add_const_state[36]),
        .I1(add_const_state[12]),
        .I2(\state_out_reg[28] [12]),
        .O(D[36]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[50]_i_1__0 
       (.I0(add_const_state[37]),
        .I1(add_const_state[13]),
        .I2(\state_out_reg[28] [13]),
        .O(D[37]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[51]_i_1__0 
       (.I0(add_const_state[38]),
        .I1(add_const_state[14]),
        .I2(\state_out_reg[28] [14]),
        .O(D[38]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[52]_i_1__0 
       (.I0(add_const_state[39]),
        .I1(add_const_state[15]),
        .I2(\state_out_reg[28] [15]),
        .O(D[39]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[53]_i_1__0 
       (.I0(add_const_state[40]),
        .I1(add_const_state[16]),
        .I2(\state_out_reg[28] [16]),
        .O(D[40]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[54]_i_1__0 
       (.I0(add_const_state[41]),
        .I1(add_const_state[17]),
        .I2(\state_out_reg[28] [17]),
        .O(D[41]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[55]_i_1__0 
       (.I0(add_const_state[42]),
        .I1(add_const_state[18]),
        .I2(\state_out_reg[28] [18]),
        .O(D[42]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[56]_i_1__0 
       (.I0(add_const_state[43]),
        .I1(add_const_state[19]),
        .I2(\state_out_reg[28] [19]),
        .O(D[43]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[57]_i_1__0 
       (.I0(add_const_state[44]),
        .I1(add_const_state[20]),
        .I2(\state_out_reg[28] [20]),
        .O(D[44]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[58]_i_1__0 
       (.I0(add_const_state[45]),
        .I1(add_const_state[21]),
        .I2(\state_out_reg[28] [21]),
        .O(D[45]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[59]_i_1__0 
       (.I0(add_const_state[46]),
        .I1(add_const_state[22]),
        .I2(\state_out_reg[28] [22]),
        .O(D[46]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[5]_i_1__0 
       (.I0(add_const_state[0]),
        .I1(\state_out_reg[28] [24]),
        .I2(add_const_state[24]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[60]_i_1__0 
       (.I0(add_const_state[47]),
        .I1(add_const_state[23]),
        .I2(\state_out_reg[28] [23]),
        .O(D[47]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[61]_i_1__1 
       (.I0(add_const_state_0[60]),
        .I1(add_const_state_0[28]),
        .I2(Q[29]),
        .O(\state_out_reg[127] [4]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[62]_i_1__1 
       (.I0(add_const_state_0[61]),
        .I1(add_const_state_0[29]),
        .I2(Q[30]),
        .O(\state_out_reg[127] [5]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[63]_i_1__1 
       (.I0(add_const_state_0[62]),
        .I1(add_const_state_0[30]),
        .I2(Q[31]),
        .O(\state_out_reg[127] [6]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[65]_i_1__1 
       (.I0(Q[1]),
        .I1(add_const_state_0[32]),
        .I2(Q[33]),
        .O(\state_out_reg[127] [7]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[66]_i_1__1 
       (.I0(Q[2]),
        .I1(add_const_state_0[33]),
        .I2(Q[34]),
        .O(\state_out_reg[127] [8]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[67]_i_1__1 
       (.I0(Q[3]),
        .I1(add_const_state_0[34]),
        .I2(Q[35]),
        .O(\state_out_reg[127] [9]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[68]_i_1__1 
       (.I0(Q[4]),
        .I1(add_const_state_0[35]),
        .I2(Q[36]),
        .O(\state_out_reg[127] [10]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[69]_i_1__1 
       (.I0(Q[5]),
        .I1(add_const_state_0[36]),
        .I2(Q[37]),
        .O(\state_out_reg[127] [11]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[6]_i_1__0 
       (.I0(add_const_state[1]),
        .I1(\state_out_reg[28] [25]),
        .I2(add_const_state[25]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[70]_i_1__1 
       (.I0(Q[6]),
        .I1(add_const_state_0[37]),
        .I2(Q[38]),
        .O(\state_out_reg[127] [12]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[71]_i_1__1 
       (.I0(Q[7]),
        .I1(add_const_state_0[38]),
        .I2(Q[39]),
        .O(\state_out_reg[127] [13]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[72]_i_1__1 
       (.I0(Q[8]),
        .I1(add_const_state_0[39]),
        .I2(Q[40]),
        .O(\state_out_reg[127] [14]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[73]_i_1__1 
       (.I0(Q[9]),
        .I1(add_const_state_0[40]),
        .I2(Q[41]),
        .O(\state_out_reg[127] [15]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[74]_i_1__1 
       (.I0(Q[10]),
        .I1(add_const_state_0[41]),
        .I2(Q[42]),
        .O(\state_out_reg[127] [16]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[75]_i_1__1 
       (.I0(Q[11]),
        .I1(add_const_state_0[42]),
        .I2(Q[43]),
        .O(\state_out_reg[127] [17]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[76]_i_1__1 
       (.I0(Q[12]),
        .I1(add_const_state_0[43]),
        .I2(Q[44]),
        .O(\state_out_reg[127] [18]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[77]_i_1__1 
       (.I0(Q[13]),
        .I1(add_const_state_0[44]),
        .I2(Q[45]),
        .O(\state_out_reg[127] [19]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[78]_i_1__1 
       (.I0(Q[14]),
        .I1(add_const_state_0[45]),
        .I2(Q[46]),
        .O(\state_out_reg[127] [20]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[79]_i_1__1 
       (.I0(Q[15]),
        .I1(add_const_state_0[46]),
        .I2(Q[47]),
        .O(\state_out_reg[127] [21]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[7]_i_1__0 
       (.I0(add_const_state[2]),
        .I1(\state_out_reg[28] [26]),
        .I2(add_const_state[26]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[80]_i_1__1 
       (.I0(Q[16]),
        .I1(add_const_state_0[47]),
        .I2(Q[48]),
        .O(\state_out_reg[127] [22]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[81]_i_1__1 
       (.I0(Q[17]),
        .I1(add_const_state_0[48]),
        .I2(Q[49]),
        .O(\state_out_reg[127] [23]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[82]_i_1__1 
       (.I0(Q[18]),
        .I1(add_const_state_0[49]),
        .I2(Q[50]),
        .O(\state_out_reg[127] [24]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[83]_i_1__1 
       (.I0(Q[19]),
        .I1(add_const_state_0[50]),
        .I2(Q[51]),
        .O(\state_out_reg[127] [25]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[84]_i_1__1 
       (.I0(Q[20]),
        .I1(add_const_state_0[51]),
        .I2(Q[52]),
        .O(\state_out_reg[127] [26]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[85]_i_1__1 
       (.I0(Q[21]),
        .I1(add_const_state_0[52]),
        .I2(Q[53]),
        .O(\state_out_reg[127] [27]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[86]_i_1__1 
       (.I0(Q[22]),
        .I1(add_const_state_0[53]),
        .I2(Q[54]),
        .O(\state_out_reg[127] [28]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[87]_i_1__1 
       (.I0(Q[23]),
        .I1(add_const_state_0[54]),
        .I2(Q[55]),
        .O(\state_out_reg[127] [29]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[88]_i_1__1 
       (.I0(Q[24]),
        .I1(add_const_state_0[55]),
        .I2(Q[56]),
        .O(\state_out_reg[127] [30]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[89]_i_1__1 
       (.I0(Q[25]),
        .I1(add_const_state_0[56]),
        .I2(Q[57]),
        .O(\state_out_reg[127] [31]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[8]_i_1__0 
       (.I0(add_const_state[3]),
        .I1(\state_out_reg[28] [27]),
        .I2(add_const_state[27]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[90]_i_1__1 
       (.I0(Q[26]),
        .I1(add_const_state_0[57]),
        .I2(Q[58]),
        .O(\state_out_reg[127] [32]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[91]_i_1__1 
       (.I0(Q[27]),
        .I1(add_const_state_0[58]),
        .I2(Q[59]),
        .O(\state_out_reg[127] [33]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[92]_i_1__1 
       (.I0(Q[28]),
        .I1(add_const_state_0[59]),
        .I2(Q[60]),
        .O(\state_out_reg[127] [34]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[93]_i_1__1 
       (.I0(Q[29]),
        .I1(add_const_state_0[60]),
        .I2(Q[61]),
        .O(\state_out_reg[127] [35]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[94]_i_1__1 
       (.I0(Q[30]),
        .I1(add_const_state_0[61]),
        .I2(Q[62]),
        .O(\state_out_reg[127] [36]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[95]_i_1__1 
       (.I0(Q[31]),
        .I1(add_const_state_0[62]),
        .I2(Q[63]),
        .O(\state_out_reg[127] [37]));
  LUT3 #(
    .INIT(8'hA9)) 
    \state_out[96]_i_1__1 
       (.I0(Q[32]),
        .I1(Q[0]),
        .I2(\state_out_reg[96] ),
        .O(\state_out_reg[127] [38]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[97]_i_1__1 
       (.I0(Q[33]),
        .I1(Q[1]),
        .I2(add_const_state_0[0]),
        .O(\state_out_reg[127] [39]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[98]_i_1__1 
       (.I0(Q[34]),
        .I1(Q[2]),
        .I2(add_const_state_0[1]),
        .O(\state_out_reg[127] [40]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[99]_i_1__1 
       (.I0(Q[35]),
        .I1(Q[3]),
        .I2(add_const_state_0[2]),
        .O(\state_out_reg[127] [41]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[9]_i_1__0 
       (.I0(add_const_state[4]),
        .I1(\state_out_reg[28] [28]),
        .I2(add_const_state[28]),
        .O(D[4]));
endmodule

(* ORIG_REF_NAME = "ascon_sbox" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_sbox_25
   (D,
    state_out0_carry__6,
    Q,
    add_const_state,
    CO,
    \state_out_reg[98] ,
    plaintext,
    add_const_state_0);
  output [76:0]D;
  output [124:0]state_out0_carry__6;
  input [67:0]Q;
  input [58:0]add_const_state;
  input [0:0]CO;
  input [2:0]\state_out_reg[98] ;
  input [2:0]plaintext;
  input [124:0]add_const_state_0;

  wire [0:0]CO;
  wire [76:0]D;
  wire [67:0]Q;
  wire [58:0]add_const_state;
  wire [124:0]add_const_state_0;
  wire [2:0]plaintext;
  wire [124:0]state_out0_carry__6;
  wire [2:0]\state_out_reg[98] ;

  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[100]_i_1 
       (.I0(add_const_state_0[97]),
        .I1(add_const_state_0[65]),
        .I2(add_const_state_0[1]),
        .O(state_out0_carry__6[97]));
  LUT3 #(
    .INIT(8'hA9)) 
    \state_out[100]_i_1__0 
       (.I0(Q[40]),
        .I1(Q[4]),
        .I2(Q[8]),
        .O(D[49]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[101]_i_1 
       (.I0(add_const_state_0[98]),
        .I1(add_const_state_0[66]),
        .I2(add_const_state_0[2]),
        .O(state_out0_carry__6[98]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[101]_i_1__0 
       (.I0(Q[41]),
        .I1(Q[9]),
        .I2(add_const_state[0]),
        .O(D[50]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[102]_i_1 
       (.I0(add_const_state_0[99]),
        .I1(add_const_state_0[67]),
        .I2(add_const_state_0[3]),
        .O(state_out0_carry__6[99]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[102]_i_1__0 
       (.I0(Q[42]),
        .I1(Q[10]),
        .I2(add_const_state[1]),
        .O(D[51]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[103]_i_1 
       (.I0(add_const_state_0[100]),
        .I1(add_const_state_0[68]),
        .I2(add_const_state_0[4]),
        .O(state_out0_carry__6[100]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[103]_i_1__0 
       (.I0(Q[43]),
        .I1(Q[11]),
        .I2(add_const_state[2]),
        .O(D[52]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[104]_i_1 
       (.I0(add_const_state_0[101]),
        .I1(add_const_state_0[69]),
        .I2(add_const_state_0[5]),
        .O(state_out0_carry__6[101]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[104]_i_1__0 
       (.I0(Q[44]),
        .I1(Q[12]),
        .I2(add_const_state[3]),
        .O(D[53]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[105]_i_1 
       (.I0(add_const_state_0[102]),
        .I1(add_const_state_0[70]),
        .I2(add_const_state_0[6]),
        .O(state_out0_carry__6[102]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[105]_i_1__0 
       (.I0(Q[45]),
        .I1(Q[13]),
        .I2(add_const_state[4]),
        .O(D[54]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[106]_i_1 
       (.I0(add_const_state_0[103]),
        .I1(add_const_state_0[71]),
        .I2(add_const_state_0[7]),
        .O(state_out0_carry__6[103]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[106]_i_1__0 
       (.I0(Q[46]),
        .I1(Q[14]),
        .I2(add_const_state[5]),
        .O(D[55]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[107]_i_1 
       (.I0(add_const_state_0[104]),
        .I1(add_const_state_0[72]),
        .I2(add_const_state_0[8]),
        .O(state_out0_carry__6[104]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[107]_i_1__0 
       (.I0(Q[47]),
        .I1(Q[15]),
        .I2(add_const_state[6]),
        .O(D[56]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[108]_i_1 
       (.I0(add_const_state_0[105]),
        .I1(add_const_state_0[73]),
        .I2(add_const_state_0[9]),
        .O(state_out0_carry__6[105]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[108]_i_1__0 
       (.I0(Q[48]),
        .I1(Q[16]),
        .I2(add_const_state[7]),
        .O(D[57]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[109]_i_1 
       (.I0(add_const_state_0[106]),
        .I1(add_const_state_0[74]),
        .I2(add_const_state_0[10]),
        .O(state_out0_carry__6[106]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[109]_i_1__0 
       (.I0(Q[49]),
        .I1(Q[17]),
        .I2(add_const_state[8]),
        .O(D[58]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[10]_i_1 
       (.I0(add_const_state_0[7]),
        .I1(add_const_state_0[103]),
        .I2(add_const_state_0[39]),
        .O(state_out0_carry__6[8]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[110]_i_1 
       (.I0(add_const_state_0[107]),
        .I1(add_const_state_0[75]),
        .I2(add_const_state_0[11]),
        .O(state_out0_carry__6[107]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[110]_i_1__0 
       (.I0(Q[50]),
        .I1(Q[18]),
        .I2(add_const_state[9]),
        .O(D[59]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[111]_i_1 
       (.I0(add_const_state_0[108]),
        .I1(add_const_state_0[76]),
        .I2(add_const_state_0[12]),
        .O(state_out0_carry__6[108]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[111]_i_1__0 
       (.I0(Q[51]),
        .I1(Q[19]),
        .I2(add_const_state[10]),
        .O(D[60]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[112]_i_1 
       (.I0(add_const_state_0[109]),
        .I1(add_const_state_0[77]),
        .I2(add_const_state_0[13]),
        .O(state_out0_carry__6[109]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[112]_i_1__0 
       (.I0(Q[52]),
        .I1(Q[20]),
        .I2(add_const_state[11]),
        .O(D[61]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[113]_i_1 
       (.I0(add_const_state_0[110]),
        .I1(add_const_state_0[78]),
        .I2(add_const_state_0[14]),
        .O(state_out0_carry__6[110]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[113]_i_1__0 
       (.I0(Q[53]),
        .I1(Q[21]),
        .I2(add_const_state[12]),
        .O(D[62]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[114]_i_1 
       (.I0(add_const_state_0[111]),
        .I1(add_const_state_0[79]),
        .I2(add_const_state_0[15]),
        .O(state_out0_carry__6[111]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[114]_i_1__0 
       (.I0(Q[54]),
        .I1(Q[22]),
        .I2(add_const_state[13]),
        .O(D[63]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[115]_i_1 
       (.I0(add_const_state_0[112]),
        .I1(add_const_state_0[80]),
        .I2(add_const_state_0[16]),
        .O(state_out0_carry__6[112]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[115]_i_1__0 
       (.I0(Q[55]),
        .I1(Q[23]),
        .I2(add_const_state[14]),
        .O(D[64]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[116]_i_1 
       (.I0(add_const_state_0[113]),
        .I1(add_const_state_0[81]),
        .I2(add_const_state_0[17]),
        .O(state_out0_carry__6[113]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[116]_i_1__0 
       (.I0(Q[56]),
        .I1(Q[24]),
        .I2(add_const_state[15]),
        .O(D[65]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[117]_i_1 
       (.I0(add_const_state_0[114]),
        .I1(add_const_state_0[82]),
        .I2(add_const_state_0[18]),
        .O(state_out0_carry__6[114]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[117]_i_1__0 
       (.I0(Q[57]),
        .I1(Q[25]),
        .I2(add_const_state[16]),
        .O(D[66]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[118]_i_1 
       (.I0(add_const_state_0[115]),
        .I1(add_const_state_0[83]),
        .I2(add_const_state_0[19]),
        .O(state_out0_carry__6[115]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[118]_i_1__0 
       (.I0(Q[58]),
        .I1(Q[26]),
        .I2(add_const_state[17]),
        .O(D[67]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[119]_i_1 
       (.I0(add_const_state_0[116]),
        .I1(add_const_state_0[84]),
        .I2(add_const_state_0[20]),
        .O(state_out0_carry__6[116]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[119]_i_1__0 
       (.I0(Q[59]),
        .I1(Q[27]),
        .I2(add_const_state[18]),
        .O(D[68]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[11]_i_1 
       (.I0(add_const_state_0[8]),
        .I1(add_const_state_0[104]),
        .I2(add_const_state_0[40]),
        .O(state_out0_carry__6[9]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[120]_i_1 
       (.I0(add_const_state_0[117]),
        .I1(add_const_state_0[85]),
        .I2(add_const_state_0[21]),
        .O(state_out0_carry__6[117]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[120]_i_1__0 
       (.I0(Q[60]),
        .I1(Q[28]),
        .I2(add_const_state[19]),
        .O(D[69]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[121]_i_1 
       (.I0(add_const_state_0[118]),
        .I1(add_const_state_0[86]),
        .I2(add_const_state_0[22]),
        .O(state_out0_carry__6[118]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[121]_i_1__0 
       (.I0(Q[61]),
        .I1(Q[29]),
        .I2(add_const_state[20]),
        .O(D[70]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[122]_i_1 
       (.I0(add_const_state_0[119]),
        .I1(add_const_state_0[87]),
        .I2(add_const_state_0[23]),
        .O(state_out0_carry__6[119]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[122]_i_1__0 
       (.I0(Q[62]),
        .I1(Q[30]),
        .I2(add_const_state[21]),
        .O(D[71]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[123]_i_1 
       (.I0(add_const_state_0[120]),
        .I1(add_const_state_0[88]),
        .I2(add_const_state_0[24]),
        .O(state_out0_carry__6[120]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[123]_i_1__0 
       (.I0(Q[63]),
        .I1(Q[31]),
        .I2(add_const_state[22]),
        .O(D[72]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[124]_i_1 
       (.I0(add_const_state_0[121]),
        .I1(add_const_state_0[89]),
        .I2(add_const_state_0[25]),
        .O(state_out0_carry__6[121]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[124]_i_1__0 
       (.I0(Q[64]),
        .I1(Q[32]),
        .I2(add_const_state[23]),
        .O(D[73]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[125]_i_1 
       (.I0(add_const_state_0[122]),
        .I1(add_const_state_0[90]),
        .I2(add_const_state_0[26]),
        .O(state_out0_carry__6[122]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[125]_i_1__0 
       (.I0(Q[65]),
        .I1(Q[33]),
        .I2(add_const_state[24]),
        .O(D[74]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[126]_i_1 
       (.I0(add_const_state_0[123]),
        .I1(add_const_state_0[91]),
        .I2(add_const_state_0[27]),
        .O(state_out0_carry__6[123]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[126]_i_1__0 
       (.I0(Q[66]),
        .I1(Q[34]),
        .I2(add_const_state[25]),
        .O(D[75]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[127]_i_1 
       (.I0(add_const_state_0[124]),
        .I1(add_const_state_0[92]),
        .I2(add_const_state_0[28]),
        .O(state_out0_carry__6[124]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[127]_i_1__0 
       (.I0(Q[67]),
        .I1(Q[35]),
        .I2(add_const_state[26]),
        .O(D[76]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[12]_i_1 
       (.I0(add_const_state_0[9]),
        .I1(add_const_state_0[105]),
        .I2(add_const_state_0[41]),
        .O(state_out0_carry__6[10]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[13]_i_1 
       (.I0(add_const_state_0[10]),
        .I1(add_const_state_0[106]),
        .I2(add_const_state_0[42]),
        .O(state_out0_carry__6[11]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[14]_i_1 
       (.I0(add_const_state_0[11]),
        .I1(add_const_state_0[107]),
        .I2(add_const_state_0[43]),
        .O(state_out0_carry__6[12]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[15]_i_1 
       (.I0(add_const_state_0[12]),
        .I1(add_const_state_0[108]),
        .I2(add_const_state_0[44]),
        .O(state_out0_carry__6[13]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[16]_i_1 
       (.I0(add_const_state_0[13]),
        .I1(add_const_state_0[109]),
        .I2(add_const_state_0[45]),
        .O(state_out0_carry__6[14]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[17]_i_1 
       (.I0(add_const_state_0[14]),
        .I1(add_const_state_0[110]),
        .I2(add_const_state_0[46]),
        .O(state_out0_carry__6[15]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[18]_i_1 
       (.I0(add_const_state_0[15]),
        .I1(add_const_state_0[111]),
        .I2(add_const_state_0[47]),
        .O(state_out0_carry__6[16]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[19]_i_1 
       (.I0(add_const_state_0[16]),
        .I1(add_const_state_0[112]),
        .I2(add_const_state_0[48]),
        .O(state_out0_carry__6[17]));
  LUT4 #(
    .INIT(16'h6966)) 
    \state_out[1]_i_1 
       (.I0(\state_out_reg[98] [1]),
        .I1(plaintext[1]),
        .I2(add_const_state_0[94]),
        .I3(add_const_state_0[30]),
        .O(state_out0_carry__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[37]),
        .I2(add_const_state[28]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[20]_i_1 
       (.I0(add_const_state_0[17]),
        .I1(add_const_state_0[113]),
        .I2(add_const_state_0[49]),
        .O(state_out0_carry__6[18]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[21]_i_1 
       (.I0(add_const_state_0[18]),
        .I1(add_const_state_0[114]),
        .I2(add_const_state_0[50]),
        .O(state_out0_carry__6[19]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[22]_i_1 
       (.I0(add_const_state_0[19]),
        .I1(add_const_state_0[115]),
        .I2(add_const_state_0[51]),
        .O(state_out0_carry__6[20]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[23]_i_1 
       (.I0(add_const_state_0[20]),
        .I1(add_const_state_0[116]),
        .I2(add_const_state_0[52]),
        .O(state_out0_carry__6[21]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[24]_i_1 
       (.I0(add_const_state_0[21]),
        .I1(add_const_state_0[117]),
        .I2(add_const_state_0[53]),
        .O(state_out0_carry__6[22]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[25]_i_1 
       (.I0(add_const_state_0[22]),
        .I1(add_const_state_0[118]),
        .I2(add_const_state_0[54]),
        .O(state_out0_carry__6[23]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[26]_i_1 
       (.I0(add_const_state_0[23]),
        .I1(add_const_state_0[119]),
        .I2(add_const_state_0[55]),
        .O(state_out0_carry__6[24]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[27]_i_1 
       (.I0(add_const_state_0[24]),
        .I1(add_const_state_0[120]),
        .I2(add_const_state_0[56]),
        .O(state_out0_carry__6[25]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[28]_i_1 
       (.I0(add_const_state_0[25]),
        .I1(add_const_state_0[121]),
        .I2(add_const_state_0[57]),
        .O(state_out0_carry__6[26]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[29]_i_1 
       (.I0(add_const_state_0[26]),
        .I1(add_const_state_0[122]),
        .I2(add_const_state_0[58]),
        .O(state_out0_carry__6[27]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[29]_i_1__0 
       (.I0(add_const_state[24]),
        .I1(Q[65]),
        .I2(add_const_state[56]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[38]),
        .I2(add_const_state[29]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[30]_i_1 
       (.I0(add_const_state_0[27]),
        .I1(add_const_state_0[123]),
        .I2(add_const_state_0[59]),
        .O(state_out0_carry__6[28]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[30]_i_1__0 
       (.I0(add_const_state[25]),
        .I1(Q[66]),
        .I2(add_const_state[57]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[31]_i_1 
       (.I0(add_const_state_0[28]),
        .I1(add_const_state_0[124]),
        .I2(add_const_state_0[60]),
        .O(state_out0_carry__6[29]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[31]_i_1__0 
       (.I0(add_const_state[26]),
        .I1(Q[67]),
        .I2(add_const_state[58]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h69AA)) 
    \state_out[32]_i_1 
       (.I0(add_const_state_0[29]),
        .I1(plaintext[0]),
        .I2(\state_out_reg[98] [0]),
        .I3(add_const_state_0[61]),
        .O(state_out0_carry__6[30]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[32]_i_1__0 
       (.I0(add_const_state[27]),
        .I1(Q[0]),
        .I2(CO),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h69AA)) 
    \state_out[33]_i_1 
       (.I0(add_const_state_0[30]),
        .I1(plaintext[1]),
        .I2(\state_out_reg[98] [1]),
        .I3(add_const_state_0[62]),
        .O(state_out0_carry__6[31]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[33]_i_1__0 
       (.I0(add_const_state[28]),
        .I1(Q[1]),
        .I2(Q[5]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hA66A)) 
    \state_out[34]_i_1 
       (.I0(add_const_state_0[31]),
        .I1(add_const_state_0[63]),
        .I2(plaintext[2]),
        .I3(\state_out_reg[98] [2]),
        .O(state_out0_carry__6[32]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[34]_i_1__0 
       (.I0(add_const_state[29]),
        .I1(Q[2]),
        .I2(Q[6]),
        .O(D[8]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[35]_i_1 
       (.I0(add_const_state_0[32]),
        .I1(add_const_state_0[0]),
        .I2(add_const_state_0[64]),
        .O(state_out0_carry__6[33]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[35]_i_1__0 
       (.I0(add_const_state[30]),
        .I1(Q[3]),
        .I2(Q[7]),
        .O(D[9]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[36]_i_1 
       (.I0(add_const_state_0[33]),
        .I1(add_const_state_0[1]),
        .I2(add_const_state_0[65]),
        .O(state_out0_carry__6[34]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \state_out[36]_i_1__0 
       (.I0(add_const_state[31]),
        .I1(Q[8]),
        .I2(Q[4]),
        .O(D[10]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[37]_i_1 
       (.I0(add_const_state_0[34]),
        .I1(add_const_state_0[2]),
        .I2(add_const_state_0[66]),
        .O(state_out0_carry__6[35]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[38]_i_1 
       (.I0(add_const_state_0[35]),
        .I1(add_const_state_0[3]),
        .I2(add_const_state_0[67]),
        .O(state_out0_carry__6[36]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[39]_i_1 
       (.I0(add_const_state_0[36]),
        .I1(add_const_state_0[4]),
        .I2(add_const_state_0[68]),
        .O(state_out0_carry__6[37]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[3]_i_1 
       (.I0(add_const_state_0[0]),
        .I1(add_const_state_0[96]),
        .I2(add_const_state_0[32]),
        .O(state_out0_carry__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[39]),
        .I2(add_const_state[30]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[40]_i_1 
       (.I0(add_const_state_0[37]),
        .I1(add_const_state_0[5]),
        .I2(add_const_state_0[69]),
        .O(state_out0_carry__6[38]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[41]_i_1 
       (.I0(add_const_state_0[38]),
        .I1(add_const_state_0[6]),
        .I2(add_const_state_0[70]),
        .O(state_out0_carry__6[39]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[42]_i_1 
       (.I0(add_const_state_0[39]),
        .I1(add_const_state_0[7]),
        .I2(add_const_state_0[71]),
        .O(state_out0_carry__6[40]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[43]_i_1 
       (.I0(add_const_state_0[40]),
        .I1(add_const_state_0[8]),
        .I2(add_const_state_0[72]),
        .O(state_out0_carry__6[41]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[44]_i_1 
       (.I0(add_const_state_0[41]),
        .I1(add_const_state_0[9]),
        .I2(add_const_state_0[73]),
        .O(state_out0_carry__6[42]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[45]_i_1 
       (.I0(add_const_state_0[42]),
        .I1(add_const_state_0[10]),
        .I2(add_const_state_0[74]),
        .O(state_out0_carry__6[43]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[46]_i_1 
       (.I0(add_const_state_0[43]),
        .I1(add_const_state_0[11]),
        .I2(add_const_state_0[75]),
        .O(state_out0_carry__6[44]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[47]_i_1 
       (.I0(add_const_state_0[44]),
        .I1(add_const_state_0[12]),
        .I2(add_const_state_0[76]),
        .O(state_out0_carry__6[45]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[48]_i_1 
       (.I0(add_const_state_0[45]),
        .I1(add_const_state_0[13]),
        .I2(add_const_state_0[77]),
        .O(state_out0_carry__6[46]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[49]_i_1 
       (.I0(add_const_state_0[46]),
        .I1(add_const_state_0[14]),
        .I2(add_const_state_0[78]),
        .O(state_out0_carry__6[47]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[4]_i_1 
       (.I0(add_const_state_0[1]),
        .I1(add_const_state_0[97]),
        .I2(add_const_state_0[33]),
        .O(state_out0_carry__6[2]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[50]_i_1 
       (.I0(add_const_state_0[47]),
        .I1(add_const_state_0[15]),
        .I2(add_const_state_0[79]),
        .O(state_out0_carry__6[48]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[51]_i_1 
       (.I0(add_const_state_0[48]),
        .I1(add_const_state_0[16]),
        .I2(add_const_state_0[80]),
        .O(state_out0_carry__6[49]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[52]_i_1 
       (.I0(add_const_state_0[49]),
        .I1(add_const_state_0[17]),
        .I2(add_const_state_0[81]),
        .O(state_out0_carry__6[50]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[53]_i_1 
       (.I0(add_const_state_0[50]),
        .I1(add_const_state_0[18]),
        .I2(add_const_state_0[82]),
        .O(state_out0_carry__6[51]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[54]_i_1 
       (.I0(add_const_state_0[51]),
        .I1(add_const_state_0[19]),
        .I2(add_const_state_0[83]),
        .O(state_out0_carry__6[52]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[55]_i_1 
       (.I0(add_const_state_0[52]),
        .I1(add_const_state_0[20]),
        .I2(add_const_state_0[84]),
        .O(state_out0_carry__6[53]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[56]_i_1 
       (.I0(add_const_state_0[53]),
        .I1(add_const_state_0[21]),
        .I2(add_const_state_0[85]),
        .O(state_out0_carry__6[54]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[57]_i_1 
       (.I0(add_const_state_0[54]),
        .I1(add_const_state_0[22]),
        .I2(add_const_state_0[86]),
        .O(state_out0_carry__6[55]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[58]_i_1 
       (.I0(add_const_state_0[55]),
        .I1(add_const_state_0[23]),
        .I2(add_const_state_0[87]),
        .O(state_out0_carry__6[56]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[59]_i_1 
       (.I0(add_const_state_0[56]),
        .I1(add_const_state_0[24]),
        .I2(add_const_state_0[88]),
        .O(state_out0_carry__6[57]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[5]_i_1 
       (.I0(add_const_state_0[2]),
        .I1(add_const_state_0[98]),
        .I2(add_const_state_0[34]),
        .O(state_out0_carry__6[3]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[60]_i_1 
       (.I0(add_const_state_0[57]),
        .I1(add_const_state_0[25]),
        .I2(add_const_state_0[89]),
        .O(state_out0_carry__6[58]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[61]_i_1 
       (.I0(add_const_state_0[58]),
        .I1(add_const_state_0[26]),
        .I2(add_const_state_0[90]),
        .O(state_out0_carry__6[59]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[61]_i_1__0 
       (.I0(add_const_state[56]),
        .I1(add_const_state[24]),
        .I2(Q[33]),
        .O(D[11]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[62]_i_1 
       (.I0(add_const_state_0[59]),
        .I1(add_const_state_0[27]),
        .I2(add_const_state_0[91]),
        .O(state_out0_carry__6[60]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[62]_i_1__0 
       (.I0(add_const_state[57]),
        .I1(add_const_state[25]),
        .I2(Q[34]),
        .O(D[12]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[63]_i_1 
       (.I0(add_const_state_0[60]),
        .I1(add_const_state_0[28]),
        .I2(add_const_state_0[92]),
        .O(state_out0_carry__6[61]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[63]_i_1__0 
       (.I0(add_const_state[58]),
        .I1(add_const_state[26]),
        .I2(Q[35]),
        .O(D[13]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[65]_i_1 
       (.I0(add_const_state_0[62]),
        .I1(add_const_state_0[30]),
        .I2(add_const_state_0[94]),
        .O(state_out0_carry__6[62]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[65]_i_1__0 
       (.I0(Q[5]),
        .I1(add_const_state[28]),
        .I2(Q[37]),
        .O(D[14]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[66]_i_1 
       (.I0(add_const_state_0[63]),
        .I1(add_const_state_0[31]),
        .I2(add_const_state_0[95]),
        .O(state_out0_carry__6[63]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[66]_i_1__0 
       (.I0(Q[6]),
        .I1(add_const_state[29]),
        .I2(Q[38]),
        .O(D[15]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[67]_i_1 
       (.I0(add_const_state_0[64]),
        .I1(add_const_state_0[32]),
        .I2(add_const_state_0[96]),
        .O(state_out0_carry__6[64]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[67]_i_1__0 
       (.I0(Q[7]),
        .I1(add_const_state[30]),
        .I2(Q[39]),
        .O(D[16]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[68]_i_1 
       (.I0(add_const_state_0[65]),
        .I1(add_const_state_0[33]),
        .I2(add_const_state_0[97]),
        .O(state_out0_carry__6[65]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[68]_i_1__0 
       (.I0(Q[8]),
        .I1(add_const_state[31]),
        .I2(Q[40]),
        .O(D[17]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[69]_i_1 
       (.I0(add_const_state_0[66]),
        .I1(add_const_state_0[34]),
        .I2(add_const_state_0[98]),
        .O(state_out0_carry__6[66]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[69]_i_1__0 
       (.I0(Q[9]),
        .I1(add_const_state[32]),
        .I2(Q[41]),
        .O(D[18]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[6]_i_1 
       (.I0(add_const_state_0[3]),
        .I1(add_const_state_0[99]),
        .I2(add_const_state_0[35]),
        .O(state_out0_carry__6[4]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[70]_i_1 
       (.I0(add_const_state_0[67]),
        .I1(add_const_state_0[35]),
        .I2(add_const_state_0[99]),
        .O(state_out0_carry__6[67]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[70]_i_1__0 
       (.I0(Q[10]),
        .I1(add_const_state[33]),
        .I2(Q[42]),
        .O(D[19]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[71]_i_1 
       (.I0(add_const_state_0[68]),
        .I1(add_const_state_0[36]),
        .I2(add_const_state_0[100]),
        .O(state_out0_carry__6[68]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[71]_i_1__0 
       (.I0(Q[11]),
        .I1(add_const_state[34]),
        .I2(Q[43]),
        .O(D[20]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[72]_i_1 
       (.I0(add_const_state_0[69]),
        .I1(add_const_state_0[37]),
        .I2(add_const_state_0[101]),
        .O(state_out0_carry__6[69]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[72]_i_1__0 
       (.I0(Q[12]),
        .I1(add_const_state[35]),
        .I2(Q[44]),
        .O(D[21]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[73]_i_1 
       (.I0(add_const_state_0[70]),
        .I1(add_const_state_0[38]),
        .I2(add_const_state_0[102]),
        .O(state_out0_carry__6[70]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[73]_i_1__0 
       (.I0(Q[13]),
        .I1(add_const_state[36]),
        .I2(Q[45]),
        .O(D[22]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[74]_i_1 
       (.I0(add_const_state_0[71]),
        .I1(add_const_state_0[39]),
        .I2(add_const_state_0[103]),
        .O(state_out0_carry__6[71]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[74]_i_1__0 
       (.I0(Q[14]),
        .I1(add_const_state[37]),
        .I2(Q[46]),
        .O(D[23]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[75]_i_1 
       (.I0(add_const_state_0[72]),
        .I1(add_const_state_0[40]),
        .I2(add_const_state_0[104]),
        .O(state_out0_carry__6[72]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[75]_i_1__0 
       (.I0(Q[15]),
        .I1(add_const_state[38]),
        .I2(Q[47]),
        .O(D[24]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[76]_i_1 
       (.I0(add_const_state_0[73]),
        .I1(add_const_state_0[41]),
        .I2(add_const_state_0[105]),
        .O(state_out0_carry__6[73]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[76]_i_1__0 
       (.I0(Q[16]),
        .I1(add_const_state[39]),
        .I2(Q[48]),
        .O(D[25]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[77]_i_1 
       (.I0(add_const_state_0[74]),
        .I1(add_const_state_0[42]),
        .I2(add_const_state_0[106]),
        .O(state_out0_carry__6[74]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[77]_i_1__0 
       (.I0(Q[17]),
        .I1(add_const_state[40]),
        .I2(Q[49]),
        .O(D[26]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[78]_i_1 
       (.I0(add_const_state_0[75]),
        .I1(add_const_state_0[43]),
        .I2(add_const_state_0[107]),
        .O(state_out0_carry__6[75]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[78]_i_1__0 
       (.I0(Q[18]),
        .I1(add_const_state[41]),
        .I2(Q[50]),
        .O(D[27]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[79]_i_1 
       (.I0(add_const_state_0[76]),
        .I1(add_const_state_0[44]),
        .I2(add_const_state_0[108]),
        .O(state_out0_carry__6[76]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[79]_i_1__0 
       (.I0(Q[19]),
        .I1(add_const_state[42]),
        .I2(Q[51]),
        .O(D[28]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[7]_i_1 
       (.I0(add_const_state_0[4]),
        .I1(add_const_state_0[100]),
        .I2(add_const_state_0[36]),
        .O(state_out0_carry__6[5]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[80]_i_1 
       (.I0(add_const_state_0[77]),
        .I1(add_const_state_0[45]),
        .I2(add_const_state_0[109]),
        .O(state_out0_carry__6[77]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[80]_i_1__0 
       (.I0(Q[20]),
        .I1(add_const_state[43]),
        .I2(Q[52]),
        .O(D[29]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[81]_i_1 
       (.I0(add_const_state_0[78]),
        .I1(add_const_state_0[46]),
        .I2(add_const_state_0[110]),
        .O(state_out0_carry__6[78]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[81]_i_1__0 
       (.I0(Q[21]),
        .I1(add_const_state[44]),
        .I2(Q[53]),
        .O(D[30]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[82]_i_1 
       (.I0(add_const_state_0[79]),
        .I1(add_const_state_0[47]),
        .I2(add_const_state_0[111]),
        .O(state_out0_carry__6[79]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[82]_i_1__0 
       (.I0(Q[22]),
        .I1(add_const_state[45]),
        .I2(Q[54]),
        .O(D[31]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[83]_i_1 
       (.I0(add_const_state_0[80]),
        .I1(add_const_state_0[48]),
        .I2(add_const_state_0[112]),
        .O(state_out0_carry__6[80]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[83]_i_1__0 
       (.I0(Q[23]),
        .I1(add_const_state[46]),
        .I2(Q[55]),
        .O(D[32]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[84]_i_1 
       (.I0(add_const_state_0[81]),
        .I1(add_const_state_0[49]),
        .I2(add_const_state_0[113]),
        .O(state_out0_carry__6[81]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[84]_i_1__0 
       (.I0(Q[24]),
        .I1(add_const_state[47]),
        .I2(Q[56]),
        .O(D[33]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[85]_i_1 
       (.I0(add_const_state_0[82]),
        .I1(add_const_state_0[50]),
        .I2(add_const_state_0[114]),
        .O(state_out0_carry__6[82]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[85]_i_1__0 
       (.I0(Q[25]),
        .I1(add_const_state[48]),
        .I2(Q[57]),
        .O(D[34]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[86]_i_1 
       (.I0(add_const_state_0[83]),
        .I1(add_const_state_0[51]),
        .I2(add_const_state_0[115]),
        .O(state_out0_carry__6[83]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[86]_i_1__0 
       (.I0(Q[26]),
        .I1(add_const_state[49]),
        .I2(Q[58]),
        .O(D[35]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[87]_i_1 
       (.I0(add_const_state_0[84]),
        .I1(add_const_state_0[52]),
        .I2(add_const_state_0[116]),
        .O(state_out0_carry__6[84]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[87]_i_1__0 
       (.I0(Q[27]),
        .I1(add_const_state[50]),
        .I2(Q[59]),
        .O(D[36]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[88]_i_1 
       (.I0(add_const_state_0[85]),
        .I1(add_const_state_0[53]),
        .I2(add_const_state_0[117]),
        .O(state_out0_carry__6[85]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[88]_i_1__0 
       (.I0(Q[28]),
        .I1(add_const_state[51]),
        .I2(Q[60]),
        .O(D[37]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[89]_i_1 
       (.I0(add_const_state_0[86]),
        .I1(add_const_state_0[54]),
        .I2(add_const_state_0[118]),
        .O(state_out0_carry__6[86]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[89]_i_1__0 
       (.I0(Q[29]),
        .I1(add_const_state[52]),
        .I2(Q[61]),
        .O(D[38]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[8]_i_1 
       (.I0(add_const_state_0[5]),
        .I1(add_const_state_0[101]),
        .I2(add_const_state_0[37]),
        .O(state_out0_carry__6[6]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[90]_i_1 
       (.I0(add_const_state_0[87]),
        .I1(add_const_state_0[55]),
        .I2(add_const_state_0[119]),
        .O(state_out0_carry__6[87]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[90]_i_1__0 
       (.I0(Q[30]),
        .I1(add_const_state[53]),
        .I2(Q[62]),
        .O(D[39]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[91]_i_1 
       (.I0(add_const_state_0[88]),
        .I1(add_const_state_0[56]),
        .I2(add_const_state_0[120]),
        .O(state_out0_carry__6[88]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[91]_i_1__0 
       (.I0(Q[31]),
        .I1(add_const_state[54]),
        .I2(Q[63]),
        .O(D[40]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[92]_i_1 
       (.I0(add_const_state_0[89]),
        .I1(add_const_state_0[57]),
        .I2(add_const_state_0[121]),
        .O(state_out0_carry__6[89]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[92]_i_1__0 
       (.I0(Q[32]),
        .I1(add_const_state[55]),
        .I2(Q[64]),
        .O(D[41]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[93]_i_1 
       (.I0(add_const_state_0[90]),
        .I1(add_const_state_0[58]),
        .I2(add_const_state_0[122]),
        .O(state_out0_carry__6[90]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[93]_i_1__0 
       (.I0(Q[33]),
        .I1(add_const_state[56]),
        .I2(Q[65]),
        .O(D[42]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[94]_i_1 
       (.I0(add_const_state_0[91]),
        .I1(add_const_state_0[59]),
        .I2(add_const_state_0[123]),
        .O(state_out0_carry__6[91]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[94]_i_1__0 
       (.I0(Q[34]),
        .I1(add_const_state[57]),
        .I2(Q[66]),
        .O(D[43]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[95]_i_1 
       (.I0(add_const_state_0[92]),
        .I1(add_const_state_0[60]),
        .I2(add_const_state_0[124]),
        .O(state_out0_carry__6[92]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[95]_i_1__0 
       (.I0(Q[35]),
        .I1(add_const_state[58]),
        .I2(Q[67]),
        .O(D[44]));
  LUT4 #(
    .INIT(16'hA99A)) 
    \state_out[96]_i_1 
       (.I0(add_const_state_0[93]),
        .I1(add_const_state_0[61]),
        .I2(plaintext[0]),
        .I3(\state_out_reg[98] [0]),
        .O(state_out0_carry__6[93]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[96]_i_1__0 
       (.I0(Q[36]),
        .I1(CO),
        .I2(Q[0]),
        .O(D[45]));
  LUT4 #(
    .INIT(16'hA99A)) 
    \state_out[97]_i_1 
       (.I0(add_const_state_0[94]),
        .I1(add_const_state_0[62]),
        .I2(plaintext[1]),
        .I3(\state_out_reg[98] [1]),
        .O(state_out0_carry__6[94]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[97]_i_1__0 
       (.I0(Q[37]),
        .I1(Q[5]),
        .I2(Q[1]),
        .O(D[46]));
  LUT4 #(
    .INIT(16'hAA69)) 
    \state_out[98]_i_1 
       (.I0(add_const_state_0[95]),
        .I1(plaintext[2]),
        .I2(\state_out_reg[98] [2]),
        .I3(add_const_state_0[63]),
        .O(state_out0_carry__6[95]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[98]_i_1__0 
       (.I0(Q[38]),
        .I1(Q[6]),
        .I2(Q[2]),
        .O(D[47]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[99]_i_1 
       (.I0(add_const_state_0[96]),
        .I1(add_const_state_0[64]),
        .I2(add_const_state_0[0]),
        .O(state_out0_carry__6[96]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[99]_i_1__0 
       (.I0(Q[39]),
        .I1(Q[7]),
        .I2(Q[3]),
        .O(D[48]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[9]_i_1 
       (.I0(add_const_state_0[6]),
        .I1(add_const_state_0[102]),
        .I2(add_const_state_0[38]),
        .O(state_out0_carry__6[7]));
endmodule

(* ORIG_REF_NAME = "ascon_sbox" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_sbox_27
   (sbox_state,
    add_const_state,
    \state_out_reg[28] );
  output [55:0]sbox_state;
  input [55:0]add_const_state;
  input [55:0]\state_out_reg[28] ;

  wire [55:0]add_const_state;
  wire [55:0]sbox_state;
  wire [55:0]\state_out_reg[28] ;

  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[10]_i_1__9 
       (.I0(add_const_state[9]),
        .I1(\state_out_reg[28] [37]),
        .I2(add_const_state[37]),
        .O(sbox_state[9]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[11]_i_1__9 
       (.I0(add_const_state[10]),
        .I1(\state_out_reg[28] [38]),
        .I2(add_const_state[38]),
        .O(sbox_state[10]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[12]_i_1__9 
       (.I0(add_const_state[11]),
        .I1(\state_out_reg[28] [39]),
        .I2(add_const_state[39]),
        .O(sbox_state[11]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[13]_i_1__9 
       (.I0(add_const_state[12]),
        .I1(\state_out_reg[28] [40]),
        .I2(add_const_state[40]),
        .O(sbox_state[12]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[14]_i_1__9 
       (.I0(add_const_state[13]),
        .I1(\state_out_reg[28] [41]),
        .I2(add_const_state[41]),
        .O(sbox_state[13]));
  LUT3 #(
    .INIT(8'h65)) 
    \state_out[15]_inv_i_1 
       (.I0(add_const_state[14]),
        .I1(\state_out_reg[28] [42]),
        .I2(add_const_state[42]),
        .O(sbox_state[14]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[16]_i_1__9 
       (.I0(add_const_state[15]),
        .I1(\state_out_reg[28] [43]),
        .I2(add_const_state[43]),
        .O(sbox_state[15]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[17]_i_1__9 
       (.I0(add_const_state[16]),
        .I1(\state_out_reg[28] [44]),
        .I2(add_const_state[44]),
        .O(sbox_state[16]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[18]_i_1__9 
       (.I0(add_const_state[17]),
        .I1(\state_out_reg[28] [45]),
        .I2(add_const_state[45]),
        .O(sbox_state[17]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[19]_i_1__9 
       (.I0(add_const_state[18]),
        .I1(\state_out_reg[28] [46]),
        .I2(add_const_state[46]),
        .O(sbox_state[18]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[1]_i_1__7 
       (.I0(add_const_state[0]),
        .I1(\state_out_reg[28] [28]),
        .I2(add_const_state[28]),
        .O(sbox_state[0]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[20]_i_1__9 
       (.I0(add_const_state[19]),
        .I1(\state_out_reg[28] [47]),
        .I2(add_const_state[47]),
        .O(sbox_state[19]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[21]_i_1__9 
       (.I0(add_const_state[20]),
        .I1(\state_out_reg[28] [48]),
        .I2(add_const_state[48]),
        .O(sbox_state[20]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[22]_i_1__9 
       (.I0(add_const_state[21]),
        .I1(\state_out_reg[28] [49]),
        .I2(add_const_state[49]),
        .O(sbox_state[21]));
  LUT3 #(
    .INIT(8'h65)) 
    \state_out[23]_inv_i_1 
       (.I0(add_const_state[22]),
        .I1(\state_out_reg[28] [50]),
        .I2(add_const_state[50]),
        .O(sbox_state[22]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[24]_i_1__9 
       (.I0(add_const_state[23]),
        .I1(\state_out_reg[28] [51]),
        .I2(add_const_state[51]),
        .O(sbox_state[23]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[25]_i_1__9 
       (.I0(add_const_state[24]),
        .I1(\state_out_reg[28] [52]),
        .I2(add_const_state[52]),
        .O(sbox_state[24]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[26]_i_1__9 
       (.I0(add_const_state[25]),
        .I1(\state_out_reg[28] [53]),
        .I2(add_const_state[53]),
        .O(sbox_state[25]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[27]_i_1__9 
       (.I0(add_const_state[26]),
        .I1(\state_out_reg[28] [54]),
        .I2(add_const_state[54]),
        .O(sbox_state[26]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[28]_i_1__9 
       (.I0(add_const_state[27]),
        .I1(\state_out_reg[28] [55]),
        .I2(add_const_state[55]),
        .O(sbox_state[27]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[2]_i_1__8 
       (.I0(add_const_state[1]),
        .I1(\state_out_reg[28] [29]),
        .I2(add_const_state[29]),
        .O(sbox_state[1]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[33]_i_1__9 
       (.I0(add_const_state[28]),
        .I1(add_const_state[0]),
        .I2(\state_out_reg[28] [0]),
        .O(sbox_state[28]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[34]_i_1__9 
       (.I0(add_const_state[29]),
        .I1(add_const_state[1]),
        .I2(\state_out_reg[28] [1]),
        .O(sbox_state[29]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[35]_i_1__9 
       (.I0(add_const_state[30]),
        .I1(add_const_state[2]),
        .I2(\state_out_reg[28] [2]),
        .O(sbox_state[30]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[36]_i_1__9 
       (.I0(add_const_state[31]),
        .I1(add_const_state[3]),
        .I2(\state_out_reg[28] [3]),
        .O(sbox_state[31]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[37]_i_1__9 
       (.I0(add_const_state[32]),
        .I1(add_const_state[4]),
        .I2(\state_out_reg[28] [4]),
        .O(sbox_state[32]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[38]_i_1__9 
       (.I0(add_const_state[33]),
        .I1(add_const_state[5]),
        .I2(\state_out_reg[28] [5]),
        .O(sbox_state[33]));
  LUT3 #(
    .INIT(8'h65)) 
    \state_out[39]_inv_i_1 
       (.I0(add_const_state[34]),
        .I1(add_const_state[6]),
        .I2(\state_out_reg[28] [6]),
        .O(sbox_state[34]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[3]_i_1__8 
       (.I0(add_const_state[2]),
        .I1(\state_out_reg[28] [30]),
        .I2(add_const_state[30]),
        .O(sbox_state[2]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[40]_i_1__9 
       (.I0(add_const_state[35]),
        .I1(add_const_state[7]),
        .I2(\state_out_reg[28] [7]),
        .O(sbox_state[35]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[41]_i_1__9 
       (.I0(add_const_state[36]),
        .I1(add_const_state[8]),
        .I2(\state_out_reg[28] [8]),
        .O(sbox_state[36]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[42]_i_1__9 
       (.I0(add_const_state[37]),
        .I1(add_const_state[9]),
        .I2(\state_out_reg[28] [9]),
        .O(sbox_state[37]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[43]_i_1__9 
       (.I0(add_const_state[38]),
        .I1(add_const_state[10]),
        .I2(\state_out_reg[28] [10]),
        .O(sbox_state[38]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[44]_i_1__9 
       (.I0(add_const_state[39]),
        .I1(add_const_state[11]),
        .I2(\state_out_reg[28] [11]),
        .O(sbox_state[39]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[45]_i_1__9 
       (.I0(add_const_state[40]),
        .I1(add_const_state[12]),
        .I2(\state_out_reg[28] [12]),
        .O(sbox_state[40]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[46]_i_1__9 
       (.I0(add_const_state[41]),
        .I1(add_const_state[13]),
        .I2(\state_out_reg[28] [13]),
        .O(sbox_state[41]));
  LUT3 #(
    .INIT(8'h65)) 
    \state_out[47]_inv_i_1 
       (.I0(add_const_state[42]),
        .I1(add_const_state[14]),
        .I2(\state_out_reg[28] [14]),
        .O(sbox_state[42]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[48]_i_1__9 
       (.I0(add_const_state[43]),
        .I1(add_const_state[15]),
        .I2(\state_out_reg[28] [15]),
        .O(sbox_state[43]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[49]_i_1__9 
       (.I0(add_const_state[44]),
        .I1(add_const_state[16]),
        .I2(\state_out_reg[28] [16]),
        .O(sbox_state[44]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[4]_i_1__8 
       (.I0(add_const_state[3]),
        .I1(\state_out_reg[28] [31]),
        .I2(add_const_state[31]),
        .O(sbox_state[3]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[50]_i_1__9 
       (.I0(add_const_state[45]),
        .I1(add_const_state[17]),
        .I2(\state_out_reg[28] [17]),
        .O(sbox_state[45]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[51]_i_1__9 
       (.I0(add_const_state[46]),
        .I1(add_const_state[18]),
        .I2(\state_out_reg[28] [18]),
        .O(sbox_state[46]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[52]_i_1__9 
       (.I0(add_const_state[47]),
        .I1(add_const_state[19]),
        .I2(\state_out_reg[28] [19]),
        .O(sbox_state[47]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[53]_i_1__9 
       (.I0(add_const_state[48]),
        .I1(add_const_state[20]),
        .I2(\state_out_reg[28] [20]),
        .O(sbox_state[48]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[54]_i_1__9 
       (.I0(add_const_state[49]),
        .I1(add_const_state[21]),
        .I2(\state_out_reg[28] [21]),
        .O(sbox_state[49]));
  LUT3 #(
    .INIT(8'h65)) 
    \state_out[55]_inv_i_1 
       (.I0(add_const_state[50]),
        .I1(add_const_state[22]),
        .I2(\state_out_reg[28] [22]),
        .O(sbox_state[50]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[56]_i_1__9 
       (.I0(add_const_state[51]),
        .I1(add_const_state[23]),
        .I2(\state_out_reg[28] [23]),
        .O(sbox_state[51]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[57]_i_1__9 
       (.I0(add_const_state[52]),
        .I1(add_const_state[24]),
        .I2(\state_out_reg[28] [24]),
        .O(sbox_state[52]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[58]_i_1__9 
       (.I0(add_const_state[53]),
        .I1(add_const_state[25]),
        .I2(\state_out_reg[28] [25]),
        .O(sbox_state[53]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[59]_i_1__9 
       (.I0(add_const_state[54]),
        .I1(add_const_state[26]),
        .I2(\state_out_reg[28] [26]),
        .O(sbox_state[54]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[5]_i_1__9 
       (.I0(add_const_state[4]),
        .I1(\state_out_reg[28] [32]),
        .I2(add_const_state[32]),
        .O(sbox_state[4]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[60]_i_1__9 
       (.I0(add_const_state[55]),
        .I1(add_const_state[27]),
        .I2(\state_out_reg[28] [27]),
        .O(sbox_state[55]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[6]_i_1__9 
       (.I0(add_const_state[5]),
        .I1(\state_out_reg[28] [33]),
        .I2(add_const_state[33]),
        .O(sbox_state[5]));
  LUT3 #(
    .INIT(8'h65)) 
    \state_out[7]_inv_i_1 
       (.I0(add_const_state[6]),
        .I1(\state_out_reg[28] [34]),
        .I2(add_const_state[34]),
        .O(sbox_state[6]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[8]_i_1__9 
       (.I0(add_const_state[7]),
        .I1(\state_out_reg[28] [35]),
        .I2(add_const_state[35]),
        .O(sbox_state[7]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[9]_i_1__9 
       (.I0(add_const_state[8]),
        .I1(\state_out_reg[28] [36]),
        .I2(add_const_state[36]),
        .O(sbox_state[8]));
endmodule

(* ORIG_REF_NAME = "ascon_sbox" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_sbox_29
   (D,
    \state_out_reg[127] ,
    sbox_state,
    add_const_state,
    Q,
    add_const_state_0,
    \state_out_reg[31]_inv ,
    \state_out_reg[96] );
  output [47:0]D;
  output [67:0]\state_out_reg[127] ;
  output [1:0]sbox_state;
  input [47:0]add_const_state;
  input [47:0]Q;
  input [62:0]add_const_state_0;
  input [63:0]\state_out_reg[31]_inv ;
  input [0:0]\state_out_reg[96] ;

  wire [47:0]D;
  wire [47:0]Q;
  wire [47:0]add_const_state;
  wire [62:0]add_const_state_0;
  wire [1:0]sbox_state;
  wire [67:0]\state_out_reg[127] ;
  wire [63:0]\state_out_reg[31]_inv ;
  wire [0:0]\state_out_reg[96] ;

  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[100]_i_1__9 
       (.I0(\state_out_reg[31]_inv [36]),
        .I1(\state_out_reg[31]_inv [4]),
        .I2(add_const_state_0[3]),
        .O(\state_out_reg[127] [40]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[101]_i_1__9 
       (.I0(\state_out_reg[31]_inv [37]),
        .I1(\state_out_reg[31]_inv [5]),
        .I2(add_const_state_0[4]),
        .O(\state_out_reg[127] [41]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[102]_i_1__9 
       (.I0(\state_out_reg[31]_inv [38]),
        .I1(\state_out_reg[31]_inv [6]),
        .I2(add_const_state_0[5]),
        .O(\state_out_reg[127] [42]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[103]_i_1__9 
       (.I0(\state_out_reg[31]_inv [39]),
        .I1(\state_out_reg[31]_inv [7]),
        .I2(add_const_state_0[6]),
        .O(\state_out_reg[127] [43]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[104]_i_1__9 
       (.I0(\state_out_reg[31]_inv [40]),
        .I1(\state_out_reg[31]_inv [8]),
        .I2(add_const_state_0[7]),
        .O(\state_out_reg[127] [44]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[105]_i_1__9 
       (.I0(\state_out_reg[31]_inv [41]),
        .I1(\state_out_reg[31]_inv [9]),
        .I2(add_const_state_0[8]),
        .O(\state_out_reg[127] [45]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[106]_i_1__9 
       (.I0(\state_out_reg[31]_inv [42]),
        .I1(\state_out_reg[31]_inv [10]),
        .I2(add_const_state_0[9]),
        .O(\state_out_reg[127] [46]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[107]_i_1__9 
       (.I0(\state_out_reg[31]_inv [43]),
        .I1(\state_out_reg[31]_inv [11]),
        .I2(add_const_state_0[10]),
        .O(\state_out_reg[127] [47]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[108]_i_1__9 
       (.I0(\state_out_reg[31]_inv [44]),
        .I1(\state_out_reg[31]_inv [12]),
        .I2(add_const_state_0[11]),
        .O(\state_out_reg[127] [48]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[109]_i_1__9 
       (.I0(\state_out_reg[31]_inv [45]),
        .I1(\state_out_reg[31]_inv [13]),
        .I2(add_const_state_0[12]),
        .O(\state_out_reg[127] [49]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[10]_i_1__8 
       (.I0(add_const_state[6]),
        .I1(Q[30]),
        .I2(add_const_state[30]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[110]_i_1__9 
       (.I0(\state_out_reg[31]_inv [46]),
        .I1(\state_out_reg[31]_inv [14]),
        .I2(add_const_state_0[13]),
        .O(\state_out_reg[127] [50]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[111]_i_1__9 
       (.I0(\state_out_reg[31]_inv [47]),
        .I1(\state_out_reg[31]_inv [15]),
        .I2(add_const_state_0[14]),
        .O(\state_out_reg[127] [51]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[112]_i_1__9 
       (.I0(\state_out_reg[31]_inv [48]),
        .I1(\state_out_reg[31]_inv [16]),
        .I2(add_const_state_0[15]),
        .O(\state_out_reg[127] [52]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[113]_i_1__9 
       (.I0(\state_out_reg[31]_inv [49]),
        .I1(\state_out_reg[31]_inv [17]),
        .I2(add_const_state_0[16]),
        .O(\state_out_reg[127] [53]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[114]_i_1__9 
       (.I0(\state_out_reg[31]_inv [50]),
        .I1(\state_out_reg[31]_inv [18]),
        .I2(add_const_state_0[17]),
        .O(\state_out_reg[127] [54]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[115]_i_1__9 
       (.I0(\state_out_reg[31]_inv [51]),
        .I1(\state_out_reg[31]_inv [19]),
        .I2(add_const_state_0[18]),
        .O(\state_out_reg[127] [55]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[116]_i_1__9 
       (.I0(\state_out_reg[31]_inv [52]),
        .I1(\state_out_reg[31]_inv [20]),
        .I2(add_const_state_0[19]),
        .O(\state_out_reg[127] [56]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[117]_i_1__9 
       (.I0(\state_out_reg[31]_inv [53]),
        .I1(\state_out_reg[31]_inv [21]),
        .I2(add_const_state_0[20]),
        .O(\state_out_reg[127] [57]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[118]_i_1__9 
       (.I0(\state_out_reg[31]_inv [54]),
        .I1(\state_out_reg[31]_inv [22]),
        .I2(add_const_state_0[21]),
        .O(\state_out_reg[127] [58]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[119]_i_1__9 
       (.I0(\state_out_reg[31]_inv [55]),
        .I1(\state_out_reg[31]_inv [23]),
        .I2(add_const_state_0[22]),
        .O(\state_out_reg[127] [59]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[11]_i_1__8 
       (.I0(add_const_state[7]),
        .I1(Q[31]),
        .I2(add_const_state[31]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[120]_i_1__9 
       (.I0(\state_out_reg[31]_inv [56]),
        .I1(\state_out_reg[31]_inv [24]),
        .I2(add_const_state_0[23]),
        .O(\state_out_reg[127] [60]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[121]_i_1__9 
       (.I0(\state_out_reg[31]_inv [57]),
        .I1(\state_out_reg[31]_inv [25]),
        .I2(add_const_state_0[24]),
        .O(\state_out_reg[127] [61]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[122]_i_1__9 
       (.I0(\state_out_reg[31]_inv [58]),
        .I1(\state_out_reg[31]_inv [26]),
        .I2(add_const_state_0[25]),
        .O(\state_out_reg[127] [62]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[123]_i_1__9 
       (.I0(\state_out_reg[31]_inv [59]),
        .I1(\state_out_reg[31]_inv [27]),
        .I2(add_const_state_0[26]),
        .O(\state_out_reg[127] [63]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[124]_i_1__9 
       (.I0(\state_out_reg[31]_inv [60]),
        .I1(\state_out_reg[31]_inv [28]),
        .I2(add_const_state_0[27]),
        .O(\state_out_reg[127] [64]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[125]_i_1__9 
       (.I0(\state_out_reg[31]_inv [61]),
        .I1(\state_out_reg[31]_inv [29]),
        .I2(add_const_state_0[28]),
        .O(\state_out_reg[127] [65]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[126]_i_1__9 
       (.I0(\state_out_reg[31]_inv [62]),
        .I1(\state_out_reg[31]_inv [30]),
        .I2(add_const_state_0[29]),
        .O(\state_out_reg[127] [66]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[127]_i_1__9 
       (.I0(\state_out_reg[31]_inv [63]),
        .I1(\state_out_reg[31]_inv [31]),
        .I2(add_const_state_0[30]),
        .O(\state_out_reg[127] [67]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[12]_i_1__8 
       (.I0(add_const_state[8]),
        .I1(Q[32]),
        .I2(add_const_state[32]),
        .O(D[8]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[13]_i_1__8 
       (.I0(add_const_state[9]),
        .I1(Q[33]),
        .I2(add_const_state[33]),
        .O(D[9]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[14]_i_1__8 
       (.I0(add_const_state[10]),
        .I1(Q[34]),
        .I2(add_const_state[34]),
        .O(D[10]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[15]_i_1__8 
       (.I0(add_const_state[11]),
        .I1(Q[35]),
        .I2(add_const_state[35]),
        .O(D[11]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[16]_i_1__8 
       (.I0(add_const_state[12]),
        .I1(Q[36]),
        .I2(add_const_state[36]),
        .O(D[12]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[17]_i_1__8 
       (.I0(add_const_state[13]),
        .I1(Q[37]),
        .I2(add_const_state[37]),
        .O(D[13]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[18]_i_1__8 
       (.I0(add_const_state[14]),
        .I1(Q[38]),
        .I2(add_const_state[38]),
        .O(D[14]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[19]_i_1__8 
       (.I0(add_const_state[15]),
        .I1(Q[39]),
        .I2(add_const_state[39]),
        .O(D[15]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[20]_i_1__8 
       (.I0(add_const_state[16]),
        .I1(Q[40]),
        .I2(add_const_state[40]),
        .O(D[16]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[21]_i_1__8 
       (.I0(add_const_state[17]),
        .I1(Q[41]),
        .I2(add_const_state[41]),
        .O(D[17]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[22]_i_1__8 
       (.I0(add_const_state[18]),
        .I1(Q[42]),
        .I2(add_const_state[42]),
        .O(D[18]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[23]_i_1__8 
       (.I0(add_const_state[19]),
        .I1(Q[43]),
        .I2(add_const_state[43]),
        .O(D[19]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[24]_i_1__8 
       (.I0(add_const_state[20]),
        .I1(Q[44]),
        .I2(add_const_state[44]),
        .O(D[20]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[25]_i_1__8 
       (.I0(add_const_state[21]),
        .I1(Q[45]),
        .I2(add_const_state[45]),
        .O(D[21]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[26]_i_1__8 
       (.I0(add_const_state[22]),
        .I1(Q[46]),
        .I2(add_const_state[46]),
        .O(D[22]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[27]_i_1__8 
       (.I0(add_const_state[23]),
        .I1(Q[47]),
        .I2(add_const_state[47]),
        .O(D[23]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[29]_i_1__9 
       (.I0(add_const_state_0[28]),
        .I1(\state_out_reg[31]_inv [61]),
        .I2(add_const_state_0[60]),
        .O(\state_out_reg[127] [0]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[30]_i_1__9 
       (.I0(add_const_state_0[29]),
        .I1(\state_out_reg[31]_inv [62]),
        .I2(add_const_state_0[61]),
        .O(\state_out_reg[127] [1]));
  LUT3 #(
    .INIT(8'h65)) 
    \state_out[31]_inv_i_1 
       (.I0(add_const_state_0[30]),
        .I1(\state_out_reg[31]_inv [63]),
        .I2(add_const_state_0[62]),
        .O(sbox_state[0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \state_out[32]_i_1__9 
       (.I0(add_const_state_0[31]),
        .I1(\state_out_reg[96] ),
        .I2(\state_out_reg[31]_inv [0]),
        .O(\state_out_reg[127] [2]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[36]_i_1__8 
       (.I0(add_const_state[24]),
        .I1(add_const_state[0]),
        .I2(Q[0]),
        .O(D[24]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[37]_i_1__8 
       (.I0(add_const_state[25]),
        .I1(add_const_state[1]),
        .I2(Q[1]),
        .O(D[25]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[38]_i_1__8 
       (.I0(add_const_state[26]),
        .I1(add_const_state[2]),
        .I2(Q[2]),
        .O(D[26]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[39]_i_1__8 
       (.I0(add_const_state[27]),
        .I1(add_const_state[3]),
        .I2(Q[3]),
        .O(D[27]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[40]_i_1__8 
       (.I0(add_const_state[28]),
        .I1(add_const_state[4]),
        .I2(Q[4]),
        .O(D[28]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[41]_i_1__8 
       (.I0(add_const_state[29]),
        .I1(add_const_state[5]),
        .I2(Q[5]),
        .O(D[29]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[42]_i_1__8 
       (.I0(add_const_state[30]),
        .I1(add_const_state[6]),
        .I2(Q[6]),
        .O(D[30]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[43]_i_1__8 
       (.I0(add_const_state[31]),
        .I1(add_const_state[7]),
        .I2(Q[7]),
        .O(D[31]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[44]_i_1__8 
       (.I0(add_const_state[32]),
        .I1(add_const_state[8]),
        .I2(Q[8]),
        .O(D[32]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[45]_i_1__8 
       (.I0(add_const_state[33]),
        .I1(add_const_state[9]),
        .I2(Q[9]),
        .O(D[33]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[46]_i_1__8 
       (.I0(add_const_state[34]),
        .I1(add_const_state[10]),
        .I2(Q[10]),
        .O(D[34]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[47]_i_1__8 
       (.I0(add_const_state[35]),
        .I1(add_const_state[11]),
        .I2(Q[11]),
        .O(D[35]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[48]_i_1__8 
       (.I0(add_const_state[36]),
        .I1(add_const_state[12]),
        .I2(Q[12]),
        .O(D[36]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[49]_i_1__8 
       (.I0(add_const_state[37]),
        .I1(add_const_state[13]),
        .I2(Q[13]),
        .O(D[37]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[4]_i_1__7 
       (.I0(add_const_state[0]),
        .I1(Q[24]),
        .I2(add_const_state[24]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[50]_i_1__8 
       (.I0(add_const_state[38]),
        .I1(add_const_state[14]),
        .I2(Q[14]),
        .O(D[38]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[51]_i_1__8 
       (.I0(add_const_state[39]),
        .I1(add_const_state[15]),
        .I2(Q[15]),
        .O(D[39]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[52]_i_1__8 
       (.I0(add_const_state[40]),
        .I1(add_const_state[16]),
        .I2(Q[16]),
        .O(D[40]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[53]_i_1__8 
       (.I0(add_const_state[41]),
        .I1(add_const_state[17]),
        .I2(Q[17]),
        .O(D[41]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[54]_i_1__8 
       (.I0(add_const_state[42]),
        .I1(add_const_state[18]),
        .I2(Q[18]),
        .O(D[42]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[55]_i_1__8 
       (.I0(add_const_state[43]),
        .I1(add_const_state[19]),
        .I2(Q[19]),
        .O(D[43]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[56]_i_1__8 
       (.I0(add_const_state[44]),
        .I1(add_const_state[20]),
        .I2(Q[20]),
        .O(D[44]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[57]_i_1__8 
       (.I0(add_const_state[45]),
        .I1(add_const_state[21]),
        .I2(Q[21]),
        .O(D[45]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[58]_i_1__8 
       (.I0(add_const_state[46]),
        .I1(add_const_state[22]),
        .I2(Q[22]),
        .O(D[46]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[59]_i_1__8 
       (.I0(add_const_state[47]),
        .I1(add_const_state[23]),
        .I2(Q[23]),
        .O(D[47]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[5]_i_1__8 
       (.I0(add_const_state[1]),
        .I1(Q[25]),
        .I2(add_const_state[25]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[61]_i_1__9 
       (.I0(add_const_state_0[60]),
        .I1(add_const_state_0[28]),
        .I2(\state_out_reg[31]_inv [29]),
        .O(\state_out_reg[127] [3]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[62]_i_1__9 
       (.I0(add_const_state_0[61]),
        .I1(add_const_state_0[29]),
        .I2(\state_out_reg[31]_inv [30]),
        .O(\state_out_reg[127] [4]));
  LUT3 #(
    .INIT(8'h65)) 
    \state_out[63]_inv_i_1 
       (.I0(add_const_state_0[62]),
        .I1(add_const_state_0[30]),
        .I2(\state_out_reg[31]_inv [31]),
        .O(sbox_state[1]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[65]_i_1__9 
       (.I0(\state_out_reg[31]_inv [1]),
        .I1(add_const_state_0[32]),
        .I2(\state_out_reg[31]_inv [33]),
        .O(\state_out_reg[127] [5]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[66]_i_1__9 
       (.I0(\state_out_reg[31]_inv [2]),
        .I1(add_const_state_0[33]),
        .I2(\state_out_reg[31]_inv [34]),
        .O(\state_out_reg[127] [6]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[67]_i_1__9 
       (.I0(\state_out_reg[31]_inv [3]),
        .I1(add_const_state_0[34]),
        .I2(\state_out_reg[31]_inv [35]),
        .O(\state_out_reg[127] [7]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[68]_i_1__9 
       (.I0(\state_out_reg[31]_inv [4]),
        .I1(add_const_state_0[35]),
        .I2(\state_out_reg[31]_inv [36]),
        .O(\state_out_reg[127] [8]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[69]_i_1__9 
       (.I0(\state_out_reg[31]_inv [5]),
        .I1(add_const_state_0[36]),
        .I2(\state_out_reg[31]_inv [37]),
        .O(\state_out_reg[127] [9]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[6]_i_1__8 
       (.I0(add_const_state[2]),
        .I1(Q[26]),
        .I2(add_const_state[26]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[70]_i_1__9 
       (.I0(\state_out_reg[31]_inv [6]),
        .I1(add_const_state_0[37]),
        .I2(\state_out_reg[31]_inv [38]),
        .O(\state_out_reg[127] [10]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[71]_i_1__9 
       (.I0(\state_out_reg[31]_inv [7]),
        .I1(add_const_state_0[38]),
        .I2(\state_out_reg[31]_inv [39]),
        .O(\state_out_reg[127] [11]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[72]_i_1__9 
       (.I0(\state_out_reg[31]_inv [8]),
        .I1(add_const_state_0[39]),
        .I2(\state_out_reg[31]_inv [40]),
        .O(\state_out_reg[127] [12]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[73]_i_1__9 
       (.I0(\state_out_reg[31]_inv [9]),
        .I1(add_const_state_0[40]),
        .I2(\state_out_reg[31]_inv [41]),
        .O(\state_out_reg[127] [13]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[74]_i_1__9 
       (.I0(\state_out_reg[31]_inv [10]),
        .I1(add_const_state_0[41]),
        .I2(\state_out_reg[31]_inv [42]),
        .O(\state_out_reg[127] [14]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[75]_i_1__9 
       (.I0(\state_out_reg[31]_inv [11]),
        .I1(add_const_state_0[42]),
        .I2(\state_out_reg[31]_inv [43]),
        .O(\state_out_reg[127] [15]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[76]_i_1__9 
       (.I0(\state_out_reg[31]_inv [12]),
        .I1(add_const_state_0[43]),
        .I2(\state_out_reg[31]_inv [44]),
        .O(\state_out_reg[127] [16]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[77]_i_1__9 
       (.I0(\state_out_reg[31]_inv [13]),
        .I1(add_const_state_0[44]),
        .I2(\state_out_reg[31]_inv [45]),
        .O(\state_out_reg[127] [17]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[78]_i_1__9 
       (.I0(\state_out_reg[31]_inv [14]),
        .I1(add_const_state_0[45]),
        .I2(\state_out_reg[31]_inv [46]),
        .O(\state_out_reg[127] [18]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[79]_i_1__9 
       (.I0(\state_out_reg[31]_inv [15]),
        .I1(add_const_state_0[46]),
        .I2(\state_out_reg[31]_inv [47]),
        .O(\state_out_reg[127] [19]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[7]_i_1__8 
       (.I0(add_const_state[3]),
        .I1(Q[27]),
        .I2(add_const_state[27]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[80]_i_1__9 
       (.I0(\state_out_reg[31]_inv [16]),
        .I1(add_const_state_0[47]),
        .I2(\state_out_reg[31]_inv [48]),
        .O(\state_out_reg[127] [20]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[81]_i_1__9 
       (.I0(\state_out_reg[31]_inv [17]),
        .I1(add_const_state_0[48]),
        .I2(\state_out_reg[31]_inv [49]),
        .O(\state_out_reg[127] [21]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[82]_i_1__9 
       (.I0(\state_out_reg[31]_inv [18]),
        .I1(add_const_state_0[49]),
        .I2(\state_out_reg[31]_inv [50]),
        .O(\state_out_reg[127] [22]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[83]_i_1__9 
       (.I0(\state_out_reg[31]_inv [19]),
        .I1(add_const_state_0[50]),
        .I2(\state_out_reg[31]_inv [51]),
        .O(\state_out_reg[127] [23]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[84]_i_1__9 
       (.I0(\state_out_reg[31]_inv [20]),
        .I1(add_const_state_0[51]),
        .I2(\state_out_reg[31]_inv [52]),
        .O(\state_out_reg[127] [24]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[85]_i_1__9 
       (.I0(\state_out_reg[31]_inv [21]),
        .I1(add_const_state_0[52]),
        .I2(\state_out_reg[31]_inv [53]),
        .O(\state_out_reg[127] [25]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[86]_i_1__9 
       (.I0(\state_out_reg[31]_inv [22]),
        .I1(add_const_state_0[53]),
        .I2(\state_out_reg[31]_inv [54]),
        .O(\state_out_reg[127] [26]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[87]_i_1__9 
       (.I0(\state_out_reg[31]_inv [23]),
        .I1(add_const_state_0[54]),
        .I2(\state_out_reg[31]_inv [55]),
        .O(\state_out_reg[127] [27]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[88]_i_1__9 
       (.I0(\state_out_reg[31]_inv [24]),
        .I1(add_const_state_0[55]),
        .I2(\state_out_reg[31]_inv [56]),
        .O(\state_out_reg[127] [28]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[89]_i_1__9 
       (.I0(\state_out_reg[31]_inv [25]),
        .I1(add_const_state_0[56]),
        .I2(\state_out_reg[31]_inv [57]),
        .O(\state_out_reg[127] [29]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[8]_i_1__8 
       (.I0(add_const_state[4]),
        .I1(Q[28]),
        .I2(add_const_state[28]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[90]_i_1__9 
       (.I0(\state_out_reg[31]_inv [26]),
        .I1(add_const_state_0[57]),
        .I2(\state_out_reg[31]_inv [58]),
        .O(\state_out_reg[127] [30]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[91]_i_1__9 
       (.I0(\state_out_reg[31]_inv [27]),
        .I1(add_const_state_0[58]),
        .I2(\state_out_reg[31]_inv [59]),
        .O(\state_out_reg[127] [31]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[92]_i_1__9 
       (.I0(\state_out_reg[31]_inv [28]),
        .I1(add_const_state_0[59]),
        .I2(\state_out_reg[31]_inv [60]),
        .O(\state_out_reg[127] [32]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[93]_i_1__9 
       (.I0(\state_out_reg[31]_inv [29]),
        .I1(add_const_state_0[60]),
        .I2(\state_out_reg[31]_inv [61]),
        .O(\state_out_reg[127] [33]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[94]_i_1__9 
       (.I0(\state_out_reg[31]_inv [30]),
        .I1(add_const_state_0[61]),
        .I2(\state_out_reg[31]_inv [62]),
        .O(\state_out_reg[127] [34]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[95]_i_1__9 
       (.I0(\state_out_reg[31]_inv [31]),
        .I1(add_const_state_0[62]),
        .I2(\state_out_reg[31]_inv [63]),
        .O(\state_out_reg[127] [35]));
  LUT3 #(
    .INIT(8'hA9)) 
    \state_out[96]_i_1__9 
       (.I0(\state_out_reg[31]_inv [32]),
        .I1(\state_out_reg[31]_inv [0]),
        .I2(\state_out_reg[96] ),
        .O(\state_out_reg[127] [36]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[97]_i_1__9 
       (.I0(\state_out_reg[31]_inv [33]),
        .I1(\state_out_reg[31]_inv [1]),
        .I2(add_const_state_0[0]),
        .O(\state_out_reg[127] [37]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[98]_i_1__9 
       (.I0(\state_out_reg[31]_inv [34]),
        .I1(\state_out_reg[31]_inv [2]),
        .I2(add_const_state_0[1]),
        .O(\state_out_reg[127] [38]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[99]_i_1__9 
       (.I0(\state_out_reg[31]_inv [35]),
        .I1(\state_out_reg[31]_inv [3]),
        .I2(add_const_state_0[2]),
        .O(\state_out_reg[127] [39]));
  LUT3 #(
    .INIT(8'h9A)) 
    \state_out[9]_i_1__8 
       (.I0(add_const_state[5]),
        .I1(Q[29]),
        .I2(add_const_state[29]),
        .O(D[5]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_top
   (clk,
    rst,
    enable,
    key,
    nonce,
    plaintext,
    ciphertext);
  input clk;
  input rst;
  input enable;
  input [127:0]key;
  input [127:0]nonce;
  input [127:0]plaintext;
  output [127:0]ciphertext;

  wire \<const0> ;
  wire [63:4]add_const_state;
  wire [63:1]add_const_state_0;
  wire [63:1]add_const_state_11;
  wire [63:1]add_const_state_14;
  wire [63:2]add_const_state_17;
  wire [63:2]add_const_state_20;
  wire [63:1]add_const_state_23;
  wire [63:1]add_const_state_26;
  wire [63:5]add_const_state_5;
  wire [63:1]add_const_state_8;
  wire [127:0]\^ciphertext ;
  wire clk;
  wire enable;
  wire \genblk1[10].round_inst_n_250 ;
  wire \genblk1[10].round_inst_n_251 ;
  wire \genblk1[10].round_inst_n_252 ;
  wire \genblk1[10].round_inst_n_253 ;
  wire \genblk1[10].round_inst_n_254 ;
  wire \genblk1[10].round_inst_n_255 ;
  wire \genblk1[10].round_inst_n_256 ;
  wire \genblk1[10].round_inst_n_257 ;
  wire \genblk1[10].round_inst_n_258 ;
  wire \genblk1[10].round_inst_n_259 ;
  wire \genblk1[10].round_inst_n_260 ;
  wire \genblk1[10].round_inst_n_261 ;
  wire \genblk1[10].round_inst_n_262 ;
  wire \genblk1[10].round_inst_n_263 ;
  wire \genblk1[10].round_inst_n_264 ;
  wire \genblk1[10].round_inst_n_265 ;
  wire \genblk1[10].round_inst_n_266 ;
  wire \genblk1[10].round_inst_n_267 ;
  wire \genblk1[10].round_inst_n_268 ;
  wire \genblk1[10].round_inst_n_269 ;
  wire \genblk1[10].round_inst_n_270 ;
  wire \genblk1[10].round_inst_n_271 ;
  wire \genblk1[10].round_inst_n_272 ;
  wire \genblk1[10].round_inst_n_273 ;
  wire \genblk1[10].round_inst_n_274 ;
  wire \genblk1[10].round_inst_n_275 ;
  wire \genblk1[10].round_inst_n_276 ;
  wire \genblk1[10].round_inst_n_277 ;
  wire \genblk1[10].round_inst_n_278 ;
  wire \genblk1[10].round_inst_n_279 ;
  wire \genblk1[10].round_inst_n_280 ;
  wire \genblk1[10].round_inst_n_281 ;
  wire \genblk1[10].round_inst_n_282 ;
  wire \genblk1[10].round_inst_n_283 ;
  wire \genblk1[10].round_inst_n_60 ;
  wire \genblk1[11].round_inst_n_63 ;
  wire \genblk1[1].round_inst_n_187 ;
  wire \genblk1[1].round_inst_n_188 ;
  wire \genblk1[1].round_inst_n_189 ;
  wire \genblk1[1].round_inst_n_190 ;
  wire \genblk1[1].round_inst_n_191 ;
  wire \genblk1[1].round_inst_n_192 ;
  wire \genblk1[1].round_inst_n_193 ;
  wire \genblk1[1].round_inst_n_194 ;
  wire \genblk1[1].round_inst_n_195 ;
  wire \genblk1[1].round_inst_n_196 ;
  wire \genblk1[1].round_inst_n_197 ;
  wire \genblk1[1].round_inst_n_198 ;
  wire \genblk1[1].round_inst_n_199 ;
  wire \genblk1[1].round_inst_n_200 ;
  wire \genblk1[1].round_inst_n_201 ;
  wire \genblk1[1].round_inst_n_202 ;
  wire \genblk1[1].round_inst_n_203 ;
  wire \genblk1[1].round_inst_n_204 ;
  wire \genblk1[1].round_inst_n_205 ;
  wire \genblk1[1].round_inst_n_206 ;
  wire \genblk1[1].round_inst_n_207 ;
  wire \genblk1[1].round_inst_n_208 ;
  wire \genblk1[1].round_inst_n_209 ;
  wire \genblk1[1].round_inst_n_210 ;
  wire \genblk1[1].round_inst_n_74 ;
  wire \genblk1[2].round_inst_n_251 ;
  wire \genblk1[2].round_inst_n_252 ;
  wire \genblk1[2].round_inst_n_253 ;
  wire \genblk1[2].round_inst_n_254 ;
  wire \genblk1[2].round_inst_n_255 ;
  wire \genblk1[2].round_inst_n_256 ;
  wire \genblk1[2].round_inst_n_257 ;
  wire \genblk1[2].round_inst_n_258 ;
  wire \genblk1[2].round_inst_n_259 ;
  wire \genblk1[2].round_inst_n_260 ;
  wire \genblk1[2].round_inst_n_261 ;
  wire \genblk1[2].round_inst_n_262 ;
  wire \genblk1[2].round_inst_n_263 ;
  wire \genblk1[2].round_inst_n_264 ;
  wire \genblk1[2].round_inst_n_265 ;
  wire \genblk1[2].round_inst_n_266 ;
  wire \genblk1[2].round_inst_n_267 ;
  wire \genblk1[2].round_inst_n_268 ;
  wire \genblk1[2].round_inst_n_269 ;
  wire \genblk1[2].round_inst_n_270 ;
  wire \genblk1[2].round_inst_n_271 ;
  wire \genblk1[2].round_inst_n_272 ;
  wire \genblk1[2].round_inst_n_273 ;
  wire \genblk1[2].round_inst_n_274 ;
  wire \genblk1[2].round_inst_n_275 ;
  wire \genblk1[2].round_inst_n_276 ;
  wire \genblk1[2].round_inst_n_277 ;
  wire \genblk1[2].round_inst_n_278 ;
  wire \genblk1[2].round_inst_n_279 ;
  wire \genblk1[2].round_inst_n_59 ;
  wire \genblk1[3].round_inst_n_255 ;
  wire \genblk1[3].round_inst_n_256 ;
  wire \genblk1[3].round_inst_n_257 ;
  wire \genblk1[3].round_inst_n_258 ;
  wire \genblk1[3].round_inst_n_259 ;
  wire \genblk1[3].round_inst_n_260 ;
  wire \genblk1[3].round_inst_n_261 ;
  wire \genblk1[3].round_inst_n_262 ;
  wire \genblk1[3].round_inst_n_263 ;
  wire \genblk1[3].round_inst_n_264 ;
  wire \genblk1[3].round_inst_n_265 ;
  wire \genblk1[3].round_inst_n_266 ;
  wire \genblk1[3].round_inst_n_267 ;
  wire \genblk1[3].round_inst_n_268 ;
  wire \genblk1[3].round_inst_n_269 ;
  wire \genblk1[3].round_inst_n_270 ;
  wire \genblk1[3].round_inst_n_271 ;
  wire \genblk1[3].round_inst_n_272 ;
  wire \genblk1[3].round_inst_n_273 ;
  wire \genblk1[3].round_inst_n_274 ;
  wire \genblk1[3].round_inst_n_275 ;
  wire \genblk1[3].round_inst_n_276 ;
  wire \genblk1[3].round_inst_n_277 ;
  wire \genblk1[3].round_inst_n_278 ;
  wire \genblk1[3].round_inst_n_279 ;
  wire \genblk1[3].round_inst_n_280 ;
  wire \genblk1[3].round_inst_n_281 ;
  wire \genblk1[3].round_inst_n_282 ;
  wire \genblk1[3].round_inst_n_283 ;
  wire \genblk1[3].round_inst_n_284 ;
  wire \genblk1[3].round_inst_n_63 ;
  wire \genblk1[4].round_inst_n_255 ;
  wire \genblk1[4].round_inst_n_256 ;
  wire \genblk1[4].round_inst_n_257 ;
  wire \genblk1[4].round_inst_n_258 ;
  wire \genblk1[4].round_inst_n_259 ;
  wire \genblk1[4].round_inst_n_260 ;
  wire \genblk1[4].round_inst_n_261 ;
  wire \genblk1[4].round_inst_n_262 ;
  wire \genblk1[4].round_inst_n_263 ;
  wire \genblk1[4].round_inst_n_264 ;
  wire \genblk1[4].round_inst_n_265 ;
  wire \genblk1[4].round_inst_n_266 ;
  wire \genblk1[4].round_inst_n_267 ;
  wire \genblk1[4].round_inst_n_268 ;
  wire \genblk1[4].round_inst_n_269 ;
  wire \genblk1[4].round_inst_n_270 ;
  wire \genblk1[4].round_inst_n_271 ;
  wire \genblk1[4].round_inst_n_272 ;
  wire \genblk1[4].round_inst_n_273 ;
  wire \genblk1[4].round_inst_n_274 ;
  wire \genblk1[4].round_inst_n_275 ;
  wire \genblk1[4].round_inst_n_276 ;
  wire \genblk1[4].round_inst_n_277 ;
  wire \genblk1[4].round_inst_n_278 ;
  wire \genblk1[4].round_inst_n_279 ;
  wire \genblk1[4].round_inst_n_280 ;
  wire \genblk1[4].round_inst_n_281 ;
  wire \genblk1[4].round_inst_n_282 ;
  wire \genblk1[4].round_inst_n_283 ;
  wire \genblk1[4].round_inst_n_284 ;
  wire \genblk1[4].round_inst_n_285 ;
  wire \genblk1[4].round_inst_n_286 ;
  wire \genblk1[4].round_inst_n_287 ;
  wire \genblk1[4].round_inst_n_288 ;
  wire \genblk1[4].round_inst_n_289 ;
  wire \genblk1[4].round_inst_n_290 ;
  wire \genblk1[4].round_inst_n_291 ;
  wire \genblk1[4].round_inst_n_63 ;
  wire \genblk1[5].round_inst_n_133 ;
  wire \genblk1[5].round_inst_n_254 ;
  wire \genblk1[5].round_inst_n_255 ;
  wire \genblk1[5].round_inst_n_256 ;
  wire \genblk1[5].round_inst_n_257 ;
  wire \genblk1[5].round_inst_n_258 ;
  wire \genblk1[5].round_inst_n_259 ;
  wire \genblk1[5].round_inst_n_260 ;
  wire \genblk1[5].round_inst_n_261 ;
  wire \genblk1[5].round_inst_n_262 ;
  wire \genblk1[5].round_inst_n_263 ;
  wire \genblk1[5].round_inst_n_264 ;
  wire \genblk1[5].round_inst_n_265 ;
  wire \genblk1[5].round_inst_n_266 ;
  wire \genblk1[5].round_inst_n_267 ;
  wire \genblk1[5].round_inst_n_268 ;
  wire \genblk1[5].round_inst_n_269 ;
  wire \genblk1[5].round_inst_n_270 ;
  wire \genblk1[5].round_inst_n_271 ;
  wire \genblk1[5].round_inst_n_272 ;
  wire \genblk1[5].round_inst_n_273 ;
  wire \genblk1[5].round_inst_n_274 ;
  wire \genblk1[5].round_inst_n_275 ;
  wire \genblk1[5].round_inst_n_276 ;
  wire \genblk1[5].round_inst_n_277 ;
  wire \genblk1[5].round_inst_n_278 ;
  wire \genblk1[5].round_inst_n_279 ;
  wire \genblk1[5].round_inst_n_280 ;
  wire \genblk1[5].round_inst_n_281 ;
  wire \genblk1[5].round_inst_n_282 ;
  wire \genblk1[5].round_inst_n_283 ;
  wire \genblk1[5].round_inst_n_284 ;
  wire \genblk1[5].round_inst_n_285 ;
  wire \genblk1[5].round_inst_n_286 ;
  wire \genblk1[5].round_inst_n_287 ;
  wire \genblk1[5].round_inst_n_63 ;
  wire \genblk1[6].round_inst_n_132 ;
  wire \genblk1[6].round_inst_n_253 ;
  wire \genblk1[6].round_inst_n_254 ;
  wire \genblk1[6].round_inst_n_255 ;
  wire \genblk1[6].round_inst_n_256 ;
  wire \genblk1[6].round_inst_n_257 ;
  wire \genblk1[6].round_inst_n_258 ;
  wire \genblk1[6].round_inst_n_259 ;
  wire \genblk1[6].round_inst_n_260 ;
  wire \genblk1[6].round_inst_n_261 ;
  wire \genblk1[6].round_inst_n_262 ;
  wire \genblk1[6].round_inst_n_263 ;
  wire \genblk1[6].round_inst_n_264 ;
  wire \genblk1[6].round_inst_n_265 ;
  wire \genblk1[6].round_inst_n_266 ;
  wire \genblk1[6].round_inst_n_267 ;
  wire \genblk1[6].round_inst_n_268 ;
  wire \genblk1[6].round_inst_n_269 ;
  wire \genblk1[6].round_inst_n_270 ;
  wire \genblk1[6].round_inst_n_271 ;
  wire \genblk1[6].round_inst_n_272 ;
  wire \genblk1[6].round_inst_n_273 ;
  wire \genblk1[6].round_inst_n_274 ;
  wire \genblk1[6].round_inst_n_275 ;
  wire \genblk1[6].round_inst_n_276 ;
  wire \genblk1[6].round_inst_n_277 ;
  wire \genblk1[6].round_inst_n_278 ;
  wire \genblk1[6].round_inst_n_279 ;
  wire \genblk1[6].round_inst_n_280 ;
  wire \genblk1[6].round_inst_n_281 ;
  wire \genblk1[6].round_inst_n_282 ;
  wire \genblk1[6].round_inst_n_283 ;
  wire \genblk1[6].round_inst_n_284 ;
  wire \genblk1[6].round_inst_n_285 ;
  wire \genblk1[6].round_inst_n_286 ;
  wire \genblk1[6].round_inst_n_287 ;
  wire \genblk1[6].round_inst_n_288 ;
  wire \genblk1[6].round_inst_n_289 ;
  wire \genblk1[6].round_inst_n_290 ;
  wire \genblk1[6].round_inst_n_291 ;
  wire \genblk1[6].round_inst_n_292 ;
  wire \genblk1[6].round_inst_n_293 ;
  wire \genblk1[6].round_inst_n_294 ;
  wire \genblk1[6].round_inst_n_295 ;
  wire \genblk1[6].round_inst_n_62 ;
  wire \genblk1[7].round_inst_n_254 ;
  wire \genblk1[7].round_inst_n_255 ;
  wire \genblk1[7].round_inst_n_256 ;
  wire \genblk1[7].round_inst_n_257 ;
  wire \genblk1[7].round_inst_n_258 ;
  wire \genblk1[7].round_inst_n_259 ;
  wire \genblk1[7].round_inst_n_260 ;
  wire \genblk1[7].round_inst_n_261 ;
  wire \genblk1[7].round_inst_n_262 ;
  wire \genblk1[7].round_inst_n_263 ;
  wire \genblk1[7].round_inst_n_264 ;
  wire \genblk1[7].round_inst_n_265 ;
  wire \genblk1[7].round_inst_n_266 ;
  wire \genblk1[7].round_inst_n_267 ;
  wire \genblk1[7].round_inst_n_268 ;
  wire \genblk1[7].round_inst_n_269 ;
  wire \genblk1[7].round_inst_n_270 ;
  wire \genblk1[7].round_inst_n_271 ;
  wire \genblk1[7].round_inst_n_272 ;
  wire \genblk1[7].round_inst_n_273 ;
  wire \genblk1[7].round_inst_n_274 ;
  wire \genblk1[7].round_inst_n_275 ;
  wire \genblk1[7].round_inst_n_276 ;
  wire \genblk1[7].round_inst_n_277 ;
  wire \genblk1[7].round_inst_n_278 ;
  wire \genblk1[7].round_inst_n_279 ;
  wire \genblk1[7].round_inst_n_280 ;
  wire \genblk1[7].round_inst_n_281 ;
  wire \genblk1[7].round_inst_n_282 ;
  wire \genblk1[7].round_inst_n_283 ;
  wire \genblk1[7].round_inst_n_284 ;
  wire \genblk1[7].round_inst_n_285 ;
  wire \genblk1[7].round_inst_n_286 ;
  wire \genblk1[7].round_inst_n_287 ;
  wire \genblk1[7].round_inst_n_288 ;
  wire \genblk1[7].round_inst_n_62 ;
  wire \genblk1[8].round_inst_n_255 ;
  wire \genblk1[8].round_inst_n_256 ;
  wire \genblk1[8].round_inst_n_257 ;
  wire \genblk1[8].round_inst_n_258 ;
  wire \genblk1[8].round_inst_n_259 ;
  wire \genblk1[8].round_inst_n_260 ;
  wire \genblk1[8].round_inst_n_261 ;
  wire \genblk1[8].round_inst_n_262 ;
  wire \genblk1[8].round_inst_n_263 ;
  wire \genblk1[8].round_inst_n_264 ;
  wire \genblk1[8].round_inst_n_265 ;
  wire \genblk1[8].round_inst_n_266 ;
  wire \genblk1[8].round_inst_n_267 ;
  wire \genblk1[8].round_inst_n_268 ;
  wire \genblk1[8].round_inst_n_269 ;
  wire \genblk1[8].round_inst_n_270 ;
  wire \genblk1[8].round_inst_n_271 ;
  wire \genblk1[8].round_inst_n_272 ;
  wire \genblk1[8].round_inst_n_273 ;
  wire \genblk1[8].round_inst_n_274 ;
  wire \genblk1[8].round_inst_n_275 ;
  wire \genblk1[8].round_inst_n_276 ;
  wire \genblk1[8].round_inst_n_277 ;
  wire \genblk1[8].round_inst_n_278 ;
  wire \genblk1[8].round_inst_n_279 ;
  wire \genblk1[8].round_inst_n_280 ;
  wire \genblk1[8].round_inst_n_281 ;
  wire \genblk1[8].round_inst_n_282 ;
  wire \genblk1[8].round_inst_n_283 ;
  wire \genblk1[8].round_inst_n_284 ;
  wire \genblk1[8].round_inst_n_285 ;
  wire \genblk1[8].round_inst_n_286 ;
  wire \genblk1[8].round_inst_n_287 ;
  wire \genblk1[8].round_inst_n_288 ;
  wire \genblk1[8].round_inst_n_289 ;
  wire \genblk1[8].round_inst_n_290 ;
  wire \genblk1[8].round_inst_n_63 ;
  wire \genblk1[9].round_inst_n_139 ;
  wire \genblk1[9].round_inst_n_252 ;
  wire \genblk1[9].round_inst_n_253 ;
  wire \genblk1[9].round_inst_n_254 ;
  wire \genblk1[9].round_inst_n_255 ;
  wire \genblk1[9].round_inst_n_256 ;
  wire \genblk1[9].round_inst_n_257 ;
  wire \genblk1[9].round_inst_n_258 ;
  wire \genblk1[9].round_inst_n_259 ;
  wire \genblk1[9].round_inst_n_260 ;
  wire \genblk1[9].round_inst_n_261 ;
  wire \genblk1[9].round_inst_n_262 ;
  wire \genblk1[9].round_inst_n_263 ;
  wire \genblk1[9].round_inst_n_264 ;
  wire \genblk1[9].round_inst_n_265 ;
  wire \genblk1[9].round_inst_n_266 ;
  wire \genblk1[9].round_inst_n_267 ;
  wire \genblk1[9].round_inst_n_268 ;
  wire \genblk1[9].round_inst_n_269 ;
  wire \genblk1[9].round_inst_n_270 ;
  wire \genblk1[9].round_inst_n_271 ;
  wire \genblk1[9].round_inst_n_272 ;
  wire \genblk1[9].round_inst_n_273 ;
  wire \genblk1[9].round_inst_n_274 ;
  wire \genblk1[9].round_inst_n_275 ;
  wire \genblk1[9].round_inst_n_276 ;
  wire \genblk1[9].round_inst_n_277 ;
  wire \genblk1[9].round_inst_n_278 ;
  wire \genblk1[9].round_inst_n_279 ;
  wire \genblk1[9].round_inst_n_63 ;
  wire [127:0]key;
  wire [2:0]key_schedule_state;
  wire ks_inst_n_10;
  wire ks_inst_n_11;
  wire ks_inst_n_12;
  wire ks_inst_n_13;
  wire ks_inst_n_14;
  wire ks_inst_n_15;
  wire ks_inst_n_16;
  wire ks_inst_n_17;
  wire ks_inst_n_18;
  wire ks_inst_n_181;
  wire ks_inst_n_182;
  wire ks_inst_n_183;
  wire ks_inst_n_184;
  wire ks_inst_n_185;
  wire ks_inst_n_186;
  wire ks_inst_n_187;
  wire ks_inst_n_188;
  wire ks_inst_n_189;
  wire ks_inst_n_19;
  wire ks_inst_n_20;
  wire ks_inst_n_21;
  wire ks_inst_n_22;
  wire ks_inst_n_23;
  wire ks_inst_n_24;
  wire ks_inst_n_25;
  wire ks_inst_n_26;
  wire ks_inst_n_27;
  wire ks_inst_n_28;
  wire ks_inst_n_29;
  wire ks_inst_n_3;
  wire ks_inst_n_30;
  wire ks_inst_n_31;
  wire ks_inst_n_32;
  wire ks_inst_n_33;
  wire ks_inst_n_34;
  wire ks_inst_n_35;
  wire ks_inst_n_36;
  wire ks_inst_n_37;
  wire ks_inst_n_38;
  wire ks_inst_n_39;
  wire ks_inst_n_4;
  wire ks_inst_n_40;
  wire ks_inst_n_41;
  wire ks_inst_n_42;
  wire ks_inst_n_43;
  wire ks_inst_n_44;
  wire ks_inst_n_45;
  wire ks_inst_n_46;
  wire ks_inst_n_47;
  wire ks_inst_n_48;
  wire ks_inst_n_49;
  wire ks_inst_n_5;
  wire ks_inst_n_50;
  wire ks_inst_n_51;
  wire ks_inst_n_52;
  wire ks_inst_n_53;
  wire ks_inst_n_54;
  wire ks_inst_n_6;
  wire ks_inst_n_7;
  wire ks_inst_n_8;
  wire ks_inst_n_9;
  wire [0:0]linear_state;
  wire [0:0]linear_state_1;
  wire [0:0]linear_state_12;
  wire [0:0]linear_state_15;
  wire [0:0]linear_state_18;
  wire [0:0]linear_state_21;
  wire [0:0]linear_state_24;
  wire [0:0]linear_state_3;
  wire [0:0]linear_state_6;
  wire [0:0]linear_state_9;
  wire [63:7]p_0_in;
  wire [127:0]plaintext;
  wire [127:2]\round_state[0] ;
  wire [124:0]\round_state[10] ;
  wire [127:0]\round_state[11] ;
  wire [124:4]\round_state[1] ;
  wire [124:0]\round_state[2] ;
  wire [124:0]\round_state[3] ;
  wire [124:0]\round_state[4] ;
  wire [125:1]\round_state[5] ;
  wire [125:1]\round_state[6] ;
  wire [124:0]\round_state[7] ;
  wire [124:0]\round_state[8] ;
  wire [123:3]\round_state[9] ;
  wire rst;
  wire [127:29]sbox_state;
  wire [127:29]sbox_state_10;
  wire [127:30]sbox_state_13;
  wire [127:30]sbox_state_16;
  wire [127:29]sbox_state_19;
  wire [127:1]sbox_state_2;
  wire [127:29]sbox_state_22;
  wire [127:1]sbox_state_25;
  wire [127:29]sbox_state_4;
  wire [127:29]sbox_state_7;

  assign ciphertext[127:65] = \^ciphertext [127:65];
  assign ciphertext[64] = \<const0> ;
  assign ciphertext[63:0] = \^ciphertext [63:0];
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_finalization final_inst
       (.D({\round_state[11] [127:65],p_0_in[63],\round_state[11] [62:56],p_0_in[55],\round_state[11] [54:48],p_0_in[47],\round_state[11] [46:40],p_0_in[39],\round_state[11] [38:32],p_0_in[31],\round_state[11] [30:24],p_0_in[23],\round_state[11] [22:16],p_0_in[15],\round_state[11] [14:8],p_0_in[7],\round_state[11] [6:0]}),
        .ciphertext({\^ciphertext [127:65],\^ciphertext [63:0]}),
        .clk(clk),
        .enable(enable),
        .rst(rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_round \genblk1[10].round_inst 
       (.CO(\genblk1[10].round_inst_n_60 ),
        .D({sbox_state[127:65],sbox_state[62:61],sbox_state[32],sbox_state[30:29],linear_state}),
        .Q({\round_state[9] [123:100],\round_state[9] [91:68],\round_state[9] [63:3]}),
        .S({\genblk1[9].round_inst_n_264 ,\genblk1[9].round_inst_n_265 }),
        .add_const_state(add_const_state),
        .add_const_state_0(add_const_state_0),
        .clk(clk),
        .enable(enable),
        .rst(rst),
        .sbox_state({sbox_state[63],sbox_state[31]}),
        .\state_out_reg[124]_0 ({\round_state[10] [124:97],\round_state[10] [92:65],\round_state[10] [63:0]}),
        .\state_out_reg[127]_0 ({\genblk1[9].round_inst_n_252 ,\genblk1[9].round_inst_n_253 ,\genblk1[9].round_inst_n_254 }),
        .\state_out_reg[127]_1 ({sbox_state_25[127:65],sbox_state_25[63:60],sbox_state_25[35:28],\genblk1[9].round_inst_n_139 ,sbox_state_25[2:1],linear_state_24}),
        .\state_out_reg[12]_0 ({\genblk1[10].round_inst_n_279 ,\genblk1[10].round_inst_n_280 ,\genblk1[10].round_inst_n_281 }),
        .\state_out_reg[14]_0 ({\genblk1[10].round_inst_n_277 ,\genblk1[10].round_inst_n_278 }),
        .\state_out_reg[20]_0 ({\genblk1[10].round_inst_n_275 ,\genblk1[10].round_inst_n_276 }),
        .\state_out_reg[22]_0 ({\genblk1[10].round_inst_n_273 ,\genblk1[10].round_inst_n_274 }),
        .\state_out_reg[25]_0 (\genblk1[10].round_inst_n_272 ),
        .\state_out_reg[32]_0 ({\genblk1[10].round_inst_n_268 ,\genblk1[10].round_inst_n_269 ,\genblk1[10].round_inst_n_270 ,\genblk1[10].round_inst_n_271 }),
        .\state_out_reg[33]_0 (\genblk1[10].round_inst_n_267 ),
        .\state_out_reg[35]_0 (\genblk1[9].round_inst_n_279 ),
        .\state_out_reg[39]_0 ({\genblk1[9].round_inst_n_277 ,\genblk1[9].round_inst_n_278 }),
        .\state_out_reg[40]_0 ({\genblk1[10].round_inst_n_264 ,\genblk1[10].round_inst_n_265 ,\genblk1[10].round_inst_n_266 }),
        .\state_out_reg[43]_0 (\genblk1[9].round_inst_n_263 ),
        .\state_out_reg[43]_1 (\genblk1[9].round_inst_n_276 ),
        .\state_out_reg[44]_0 ({\genblk1[10].round_inst_n_261 ,\genblk1[10].round_inst_n_262 ,\genblk1[10].round_inst_n_263 }),
        .\state_out_reg[47]_0 ({\genblk1[9].round_inst_n_274 ,\genblk1[9].round_inst_n_275 }),
        .\state_out_reg[48]_0 ({\genblk1[10].round_inst_n_258 ,\genblk1[10].round_inst_n_259 ,\genblk1[10].round_inst_n_260 }),
        .\state_out_reg[4]_0 ({\genblk1[10].round_inst_n_282 ,\genblk1[10].round_inst_n_283 }),
        .\state_out_reg[51]_0 ({\genblk1[9].round_inst_n_260 ,\genblk1[9].round_inst_n_261 ,\genblk1[9].round_inst_n_262 }),
        .\state_out_reg[51]_1 ({\genblk1[9].round_inst_n_271 ,\genblk1[9].round_inst_n_272 ,\genblk1[9].round_inst_n_273 }),
        .\state_out_reg[52]_0 ({\genblk1[10].round_inst_n_256 ,\genblk1[10].round_inst_n_257 }),
        .\state_out_reg[55]_0 ({\genblk1[9].round_inst_n_257 ,\genblk1[9].round_inst_n_258 ,\genblk1[9].round_inst_n_259 }),
        .\state_out_reg[55]_1 (\genblk1[9].round_inst_n_270 ),
        .\state_out_reg[56]_0 ({\genblk1[10].round_inst_n_254 ,\genblk1[10].round_inst_n_255 }),
        .\state_out_reg[59]_0 ({\genblk1[9].round_inst_n_255 ,\genblk1[9].round_inst_n_256 }),
        .\state_out_reg[59]_1 ({\genblk1[9].round_inst_n_266 ,\genblk1[9].round_inst_n_267 ,\genblk1[9].round_inst_n_268 ,\genblk1[9].round_inst_n_269 }),
        .\state_out_reg[60]_0 ({\genblk1[10].round_inst_n_251 ,\genblk1[10].round_inst_n_252 ,\genblk1[10].round_inst_n_253 }),
        .\state_out_reg[61]_0 (\genblk1[10].round_inst_n_250 ),
        .\state_out_reg[96]_0 (\genblk1[11].round_inst_n_63 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_round_0 \genblk1[11].round_inst 
       (.D({\round_state[11] [127:65],p_0_in[63],\round_state[11] [62:56],p_0_in[55],\round_state[11] [54:48],p_0_in[47],\round_state[11] [46:40],p_0_in[39],\round_state[11] [38:32],p_0_in[31],\round_state[11] [30:24],p_0_in[23],\round_state[11] [22:16],p_0_in[15],\round_state[11] [14:8],p_0_in[7],\round_state[11] [6:0]}),
        .add_const_state(add_const_state_0),
        .clk(clk),
        .enable(enable),
        .rst(rst),
        .\state_out_reg[0]_0 (linear_state),
        .\state_out_reg[127]_0 ({sbox_state[127:65],sbox_state[63:61],sbox_state[32:29]}),
        .\state_out_reg[28]_0 ({\round_state[10] [124:97],\round_state[10] [92:65],\round_state[10] [63:0]}),
        .\state_out_reg[32]_0 ({\genblk1[10].round_inst_n_268 ,\genblk1[10].round_inst_n_269 ,\genblk1[10].round_inst_n_270 ,\genblk1[10].round_inst_n_271 }),
        .\state_out_reg[36]_0 ({\genblk1[10].round_inst_n_282 ,\genblk1[10].round_inst_n_283 }),
        .\state_out_reg[36]_1 (\genblk1[10].round_inst_n_267 ),
        .\state_out_reg[40]_0 ({\genblk1[10].round_inst_n_264 ,\genblk1[10].round_inst_n_265 ,\genblk1[10].round_inst_n_266 }),
        .\state_out_reg[44]_0 ({\genblk1[10].round_inst_n_279 ,\genblk1[10].round_inst_n_280 ,\genblk1[10].round_inst_n_281 }),
        .\state_out_reg[44]_1 ({\genblk1[10].round_inst_n_261 ,\genblk1[10].round_inst_n_262 ,\genblk1[10].round_inst_n_263 }),
        .\state_out_reg[48]_0 ({\genblk1[10].round_inst_n_277 ,\genblk1[10].round_inst_n_278 }),
        .\state_out_reg[48]_1 ({\genblk1[10].round_inst_n_258 ,\genblk1[10].round_inst_n_259 ,\genblk1[10].round_inst_n_260 }),
        .\state_out_reg[52]_0 ({\genblk1[10].round_inst_n_275 ,\genblk1[10].round_inst_n_276 }),
        .\state_out_reg[52]_1 ({\genblk1[10].round_inst_n_256 ,\genblk1[10].round_inst_n_257 }),
        .\state_out_reg[56]_0 ({\genblk1[10].round_inst_n_273 ,\genblk1[10].round_inst_n_274 }),
        .\state_out_reg[56]_1 ({\genblk1[10].round_inst_n_254 ,\genblk1[10].round_inst_n_255 }),
        .\state_out_reg[60]_0 (\genblk1[10].round_inst_n_272 ),
        .\state_out_reg[60]_1 ({\genblk1[10].round_inst_n_251 ,\genblk1[10].round_inst_n_252 ,\genblk1[10].round_inst_n_253 }),
        .\state_out_reg[63] (\genblk1[11].round_inst_n_63 ),
        .\state_out_reg[96]_0 (\genblk1[10].round_inst_n_250 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_round_1 \genblk1[1].round_inst 
       (.CO(\genblk1[2].round_inst_n_59 ),
        .D({sbox_state_2[127:65],sbox_state_2[63:61],sbox_state_2[36:29],\genblk1[1].round_inst_n_74 ,sbox_state_2[3:1],linear_state_1}),
        .Q(key_schedule_state),
        .S({ks_inst_n_51,ks_inst_n_52,ks_inst_n_53,ks_inst_n_54}),
        .add_const_state(add_const_state_5),
        .clk(clk),
        .enable(enable),
        .plaintext(plaintext[2:0]),
        .\round_state[0] (\round_state[0] ),
        .rst(rst),
        .\state_out_reg[10]_0 ({ks_inst_n_47,ks_inst_n_48,ks_inst_n_49,ks_inst_n_50}),
        .\state_out_reg[10]_1 ({ks_inst_n_23,ks_inst_n_24,ks_inst_n_25,ks_inst_n_26}),
        .\state_out_reg[124]_0 ({\round_state[1] [124:101],\round_state[1] [92:69],\round_state[1] [63:4]}),
        .\state_out_reg[12]_0 (\genblk1[1].round_inst_n_197 ),
        .\state_out_reg[14]_0 ({ks_inst_n_43,ks_inst_n_44,ks_inst_n_45,ks_inst_n_46}),
        .\state_out_reg[14]_1 ({ks_inst_n_19,ks_inst_n_20,ks_inst_n_21,ks_inst_n_22}),
        .\state_out_reg[16]_0 ({\genblk1[1].round_inst_n_195 ,\genblk1[1].round_inst_n_196 }),
        .\state_out_reg[18]_0 ({ks_inst_n_181,ks_inst_n_182,ks_inst_n_183,ks_inst_n_184}),
        .\state_out_reg[18]_1 ({ks_inst_n_15,ks_inst_n_16,ks_inst_n_17,ks_inst_n_18}),
        .\state_out_reg[20]_0 ({\genblk1[1].round_inst_n_191 ,\genblk1[1].round_inst_n_192 ,\genblk1[1].round_inst_n_193 ,\genblk1[1].round_inst_n_194 }),
        .\state_out_reg[22]_0 ({ks_inst_n_39,ks_inst_n_40,ks_inst_n_41,ks_inst_n_42}),
        .\state_out_reg[22]_1 ({ks_inst_n_11,ks_inst_n_12,ks_inst_n_13,ks_inst_n_14}),
        .\state_out_reg[24]_0 ({\genblk1[1].round_inst_n_189 ,\genblk1[1].round_inst_n_190 }),
        .\state_out_reg[26]_0 ({ks_inst_n_35,ks_inst_n_36,ks_inst_n_37,ks_inst_n_38}),
        .\state_out_reg[26]_1 ({ks_inst_n_7,ks_inst_n_8,ks_inst_n_9,ks_inst_n_10}),
        .\state_out_reg[27]_0 (\genblk1[1].round_inst_n_188 ),
        .\state_out_reg[29]_0 (\genblk1[1].round_inst_n_187 ),
        .\state_out_reg[2]_0 ({ks_inst_n_31,ks_inst_n_32,ks_inst_n_33,ks_inst_n_34}),
        .\state_out_reg[30]_0 ({ks_inst_n_185,ks_inst_n_186,ks_inst_n_187,ks_inst_n_188}),
        .\state_out_reg[30]_1 ({ks_inst_n_3,ks_inst_n_4,ks_inst_n_5,ks_inst_n_6}),
        .\state_out_reg[33]_0 (\genblk1[1].round_inst_n_210 ),
        .\state_out_reg[37]_0 (\genblk1[1].round_inst_n_209 ),
        .\state_out_reg[44]_0 ({\genblk1[1].round_inst_n_207 ,\genblk1[1].round_inst_n_208 }),
        .\state_out_reg[48]_0 ({\genblk1[1].round_inst_n_205 ,\genblk1[1].round_inst_n_206 }),
        .\state_out_reg[51]_0 (\genblk1[1].round_inst_n_204 ),
        .\state_out_reg[58]_0 (\genblk1[1].round_inst_n_203 ),
        .\state_out_reg[63]_0 ({\genblk1[1].round_inst_n_201 ,\genblk1[1].round_inst_n_202 }),
        .\state_out_reg[66]_0 (ks_inst_n_189),
        .\state_out_reg[6]_0 ({ks_inst_n_27,ks_inst_n_28,ks_inst_n_29,ks_inst_n_30}),
        .\state_out_reg[8]_0 ({\genblk1[1].round_inst_n_198 ,\genblk1[1].round_inst_n_199 ,\genblk1[1].round_inst_n_200 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_round_2 \genblk1[2].round_inst 
       (.CO(\genblk1[2].round_inst_n_59 ),
        .D({sbox_state_4[127:65],sbox_state_4[63:61],sbox_state_4[32:29],linear_state_3}),
        .Q({\round_state[2] [124:97],\round_state[2] [92:65],\round_state[2] [63:0]}),
        .S(\genblk1[2].round_inst_n_251 ),
        .add_const_state(add_const_state_5),
        .add_const_state_0(add_const_state_8),
        .clk(clk),
        .enable(enable),
        .rst(rst),
        .\state_out_reg[11]_0 ({\genblk1[2].round_inst_n_276 ,\genblk1[2].round_inst_n_277 }),
        .\state_out_reg[127]_0 ({sbox_state_2[127:65],sbox_state_2[63:61],sbox_state_2[36:29],\genblk1[1].round_inst_n_74 ,sbox_state_2[3:1],linear_state_1}),
        .\state_out_reg[14]_0 ({\genblk1[2].round_inst_n_274 ,\genblk1[2].round_inst_n_275 }),
        .\state_out_reg[19]_0 ({\genblk1[2].round_inst_n_271 ,\genblk1[2].round_inst_n_272 ,\genblk1[2].round_inst_n_273 }),
        .\state_out_reg[22]_0 (\genblk1[2].round_inst_n_270 ),
        .\state_out_reg[27]_0 ({\genblk1[2].round_inst_n_268 ,\genblk1[2].round_inst_n_269 }),
        .\state_out_reg[28]_0 ({\round_state[1] [124:101],\round_state[1] [92:69],\round_state[1] [63:4]}),
        .\state_out_reg[31]_0 ({\genblk1[2].round_inst_n_265 ,\genblk1[2].round_inst_n_266 ,\genblk1[2].round_inst_n_267 }),
        .\state_out_reg[32]_0 (\genblk1[1].round_inst_n_187 ),
        .\state_out_reg[36]_0 ({\genblk1[2].round_inst_n_263 ,\genblk1[2].round_inst_n_264 }),
        .\state_out_reg[36]_1 (\genblk1[1].round_inst_n_210 ),
        .\state_out_reg[39]_0 (\genblk1[2].round_inst_n_262 ),
        .\state_out_reg[3]_0 (\genblk1[2].round_inst_n_279 ),
        .\state_out_reg[40]_0 ({\genblk1[1].round_inst_n_198 ,\genblk1[1].round_inst_n_199 ,\genblk1[1].round_inst_n_200 }),
        .\state_out_reg[40]_1 (\genblk1[1].round_inst_n_209 ),
        .\state_out_reg[44]_0 ({\genblk1[2].round_inst_n_259 ,\genblk1[2].round_inst_n_260 ,\genblk1[2].round_inst_n_261 }),
        .\state_out_reg[44]_1 (\genblk1[1].round_inst_n_197 ),
        .\state_out_reg[44]_2 ({\genblk1[1].round_inst_n_207 ,\genblk1[1].round_inst_n_208 }),
        .\state_out_reg[47]_0 ({\genblk1[2].round_inst_n_256 ,\genblk1[2].round_inst_n_257 ,\genblk1[2].round_inst_n_258 }),
        .\state_out_reg[48]_0 ({\genblk1[1].round_inst_n_195 ,\genblk1[1].round_inst_n_196 }),
        .\state_out_reg[48]_1 ({\genblk1[1].round_inst_n_205 ,\genblk1[1].round_inst_n_206 }),
        .\state_out_reg[51]_0 ({\genblk1[2].round_inst_n_253 ,\genblk1[2].round_inst_n_254 ,\genblk1[2].round_inst_n_255 }),
        .\state_out_reg[52]_0 ({\genblk1[1].round_inst_n_191 ,\genblk1[1].round_inst_n_192 ,\genblk1[1].round_inst_n_193 ,\genblk1[1].round_inst_n_194 }),
        .\state_out_reg[52]_1 (\genblk1[1].round_inst_n_204 ),
        .\state_out_reg[53]_0 (\genblk1[2].round_inst_n_252 ),
        .\state_out_reg[56]_0 ({\genblk1[1].round_inst_n_189 ,\genblk1[1].round_inst_n_190 }),
        .\state_out_reg[60]_0 (\genblk1[1].round_inst_n_188 ),
        .\state_out_reg[60]_1 (\genblk1[1].round_inst_n_203 ),
        .\state_out_reg[7]_0 (\genblk1[2].round_inst_n_278 ),
        .\state_out_reg[96]_0 ({\genblk1[1].round_inst_n_201 ,\genblk1[1].round_inst_n_202 }),
        .\state_out_reg[96]_1 (\genblk1[3].round_inst_n_63 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_round_3 \genblk1[3].round_inst 
       (.CO(\genblk1[4].round_inst_n_63 ),
        .D({sbox_state_7[127:65],sbox_state_7[63:61],sbox_state_7[32:29],linear_state_6}),
        .Q({\round_state[2] [124:97],\round_state[2] [92:65],\round_state[2] [63:0]}),
        .S(\genblk1[2].round_inst_n_251 ),
        .add_const_state(add_const_state_8),
        .add_const_state_0(add_const_state_11),
        .clk(clk),
        .enable(enable),
        .rst(rst),
        .\state_out_reg[11]_0 ({\genblk1[3].round_inst_n_266 ,\genblk1[3].round_inst_n_267 }),
        .\state_out_reg[124]_0 ({\round_state[3] [124:97],\round_state[3] [92:65],\round_state[3] [63:0]}),
        .\state_out_reg[127]_0 ({sbox_state_4[127:65],sbox_state_4[63:61],sbox_state_4[32:29],linear_state_3}),
        .\state_out_reg[14]_0 ({\genblk1[3].round_inst_n_264 ,\genblk1[3].round_inst_n_265 }),
        .\state_out_reg[20]_0 ({\genblk1[3].round_inst_n_260 ,\genblk1[3].round_inst_n_261 ,\genblk1[3].round_inst_n_262 ,\genblk1[3].round_inst_n_263 }),
        .\state_out_reg[24]_0 ({\genblk1[3].round_inst_n_258 ,\genblk1[3].round_inst_n_259 }),
        .\state_out_reg[27]_0 ({\genblk1[3].round_inst_n_256 ,\genblk1[3].round_inst_n_257 }),
        .\state_out_reg[29]_0 (\genblk1[3].round_inst_n_255 ),
        .\state_out_reg[32]_0 ({\genblk1[2].round_inst_n_265 ,\genblk1[2].round_inst_n_266 ,\genblk1[2].round_inst_n_267 }),
        .\state_out_reg[35]_0 ({\genblk1[3].round_inst_n_283 ,\genblk1[3].round_inst_n_284 }),
        .\state_out_reg[36]_0 (\genblk1[2].round_inst_n_279 ),
        .\state_out_reg[36]_1 ({\genblk1[2].round_inst_n_263 ,\genblk1[2].round_inst_n_264 }),
        .\state_out_reg[39]_0 (\genblk1[3].round_inst_n_282 ),
        .\state_out_reg[40]_0 (\genblk1[2].round_inst_n_278 ),
        .\state_out_reg[40]_1 (\genblk1[2].round_inst_n_262 ),
        .\state_out_reg[43]_0 (\genblk1[3].round_inst_n_281 ),
        .\state_out_reg[44]_0 ({\genblk1[2].round_inst_n_276 ,\genblk1[2].round_inst_n_277 }),
        .\state_out_reg[44]_1 ({\genblk1[2].round_inst_n_259 ,\genblk1[2].round_inst_n_260 ,\genblk1[2].round_inst_n_261 }),
        .\state_out_reg[48]_0 ({\genblk1[3].round_inst_n_278 ,\genblk1[3].round_inst_n_279 ,\genblk1[3].round_inst_n_280 }),
        .\state_out_reg[48]_1 ({\genblk1[2].round_inst_n_274 ,\genblk1[2].round_inst_n_275 }),
        .\state_out_reg[48]_2 ({\genblk1[2].round_inst_n_256 ,\genblk1[2].round_inst_n_257 ,\genblk1[2].round_inst_n_258 }),
        .\state_out_reg[4]_0 ({\genblk1[3].round_inst_n_268 ,\genblk1[3].round_inst_n_269 ,\genblk1[3].round_inst_n_270 ,\genblk1[3].round_inst_n_271 }),
        .\state_out_reg[50]_0 (\genblk1[3].round_inst_n_277 ),
        .\state_out_reg[52]_0 ({\genblk1[2].round_inst_n_271 ,\genblk1[2].round_inst_n_272 ,\genblk1[2].round_inst_n_273 }),
        .\state_out_reg[52]_1 ({\genblk1[2].round_inst_n_253 ,\genblk1[2].round_inst_n_254 ,\genblk1[2].round_inst_n_255 }),
        .\state_out_reg[56]_0 (\genblk1[3].round_inst_n_276 ),
        .\state_out_reg[56]_1 (\genblk1[2].round_inst_n_270 ),
        .\state_out_reg[56]_2 (\genblk1[2].round_inst_n_252 ),
        .\state_out_reg[60]_0 ({\genblk1[3].round_inst_n_273 ,\genblk1[3].round_inst_n_274 ,\genblk1[3].round_inst_n_275 }),
        .\state_out_reg[60]_1 ({\genblk1[2].round_inst_n_268 ,\genblk1[2].round_inst_n_269 }),
        .\state_out_reg[63]_0 (\genblk1[3].round_inst_n_63 ),
        .\state_out_reg[63]_1 (\genblk1[3].round_inst_n_272 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_round_4 \genblk1[4].round_inst 
       (.CO(\genblk1[4].round_inst_n_63 ),
        .D({sbox_state_10[127:65],sbox_state_10[63:61],sbox_state_10[32:29],linear_state_9}),
        .Q({\round_state[4] [124:97],\round_state[4] [92:65],\round_state[4] [63:0]}),
        .S({\genblk1[4].round_inst_n_255 ,\genblk1[4].round_inst_n_256 }),
        .add_const_state(add_const_state_11),
        .add_const_state_0(add_const_state_14),
        .clk(clk),
        .enable(enable),
        .rst(rst),
        .\state_out_reg[127]_0 ({sbox_state_7[127:65],sbox_state_7[63:61],sbox_state_7[32:29],linear_state_6}),
        .\state_out_reg[12]_0 ({\genblk1[4].round_inst_n_286 ,\genblk1[4].round_inst_n_287 }),
        .\state_out_reg[16]_0 ({\genblk1[4].round_inst_n_282 ,\genblk1[4].round_inst_n_283 ,\genblk1[4].round_inst_n_284 ,\genblk1[4].round_inst_n_285 }),
        .\state_out_reg[20]_0 ({\genblk1[4].round_inst_n_280 ,\genblk1[4].round_inst_n_281 }),
        .\state_out_reg[23]_0 (\genblk1[4].round_inst_n_279 ),
        .\state_out_reg[28]_0 ({\genblk1[4].round_inst_n_276 ,\genblk1[4].round_inst_n_277 ,\genblk1[4].round_inst_n_278 }),
        .\state_out_reg[28]_1 ({\round_state[3] [124:97],\round_state[3] [92:65],\round_state[3] [63:0]}),
        .\state_out_reg[2]_0 (\genblk1[4].round_inst_n_291 ),
        .\state_out_reg[32]_0 ({\genblk1[4].round_inst_n_273 ,\genblk1[4].round_inst_n_274 ,\genblk1[4].round_inst_n_275 }),
        .\state_out_reg[32]_1 (\genblk1[3].round_inst_n_255 ),
        .\state_out_reg[36]_0 ({\genblk1[4].round_inst_n_270 ,\genblk1[4].round_inst_n_271 ,\genblk1[4].round_inst_n_272 }),
        .\state_out_reg[36]_1 ({\genblk1[3].round_inst_n_268 ,\genblk1[3].round_inst_n_269 ,\genblk1[3].round_inst_n_270 ,\genblk1[3].round_inst_n_271 }),
        .\state_out_reg[36]_2 ({\genblk1[3].round_inst_n_283 ,\genblk1[3].round_inst_n_284 }),
        .\state_out_reg[39]_0 (\genblk1[4].round_inst_n_269 ),
        .\state_out_reg[40]_0 (\genblk1[3].round_inst_n_282 ),
        .\state_out_reg[43]_0 ({\genblk1[4].round_inst_n_267 ,\genblk1[4].round_inst_n_268 }),
        .\state_out_reg[44]_0 ({\genblk1[3].round_inst_n_266 ,\genblk1[3].round_inst_n_267 }),
        .\state_out_reg[44]_1 (\genblk1[3].round_inst_n_281 ),
        .\state_out_reg[48]_0 ({\genblk1[4].round_inst_n_265 ,\genblk1[4].round_inst_n_266 }),
        .\state_out_reg[48]_1 ({\genblk1[3].round_inst_n_264 ,\genblk1[3].round_inst_n_265 }),
        .\state_out_reg[48]_2 ({\genblk1[3].round_inst_n_278 ,\genblk1[3].round_inst_n_279 ,\genblk1[3].round_inst_n_280 }),
        .\state_out_reg[52]_0 ({\genblk1[4].round_inst_n_262 ,\genblk1[4].round_inst_n_263 ,\genblk1[4].round_inst_n_264 }),
        .\state_out_reg[52]_1 ({\genblk1[3].round_inst_n_260 ,\genblk1[3].round_inst_n_261 ,\genblk1[3].round_inst_n_262 ,\genblk1[3].round_inst_n_263 }),
        .\state_out_reg[52]_2 (\genblk1[3].round_inst_n_277 ),
        .\state_out_reg[56]_0 ({\genblk1[4].round_inst_n_260 ,\genblk1[4].round_inst_n_261 }),
        .\state_out_reg[56]_1 ({\genblk1[3].round_inst_n_258 ,\genblk1[3].round_inst_n_259 }),
        .\state_out_reg[56]_2 (\genblk1[3].round_inst_n_276 ),
        .\state_out_reg[60]_0 ({\genblk1[4].round_inst_n_257 ,\genblk1[4].round_inst_n_258 ,\genblk1[4].round_inst_n_259 }),
        .\state_out_reg[60]_1 ({\genblk1[3].round_inst_n_256 ,\genblk1[3].round_inst_n_257 }),
        .\state_out_reg[60]_2 ({\genblk1[3].round_inst_n_273 ,\genblk1[3].round_inst_n_274 ,\genblk1[3].round_inst_n_275 }),
        .\state_out_reg[8]_0 ({\genblk1[4].round_inst_n_288 ,\genblk1[4].round_inst_n_289 ,\genblk1[4].round_inst_n_290 }),
        .\state_out_reg[96]_0 (\genblk1[3].round_inst_n_272 ),
        .\state_out_reg[96]_1 (\genblk1[5].round_inst_n_63 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_round_5 \genblk1[5].round_inst 
       (.CO(\genblk1[6].round_inst_n_62 ),
        .D({sbox_state_13[127:65],sbox_state_13[63:62],sbox_state_13[33:30],\genblk1[5].round_inst_n_133 ,linear_state_12}),
        .Q({\round_state[4] [124:97],\round_state[4] [92:65],\round_state[4] [63:0]}),
        .S({\genblk1[4].round_inst_n_255 ,\genblk1[4].round_inst_n_256 }),
        .add_const_state(add_const_state_14),
        .add_const_state_0(add_const_state_17),
        .clk(clk),
        .enable(enable),
        .rst(rst),
        .\state_out_reg[125]_0 ({\round_state[5] [125:98],\round_state[5] [93:66],\round_state[5] [63:1]}),
        .\state_out_reg[127]_0 ({sbox_state_10[127:65],sbox_state_10[63:61],sbox_state_10[32:29],linear_state_9}),
        .\state_out_reg[13]_0 (\genblk1[5].round_inst_n_265 ),
        .\state_out_reg[15]_0 ({\genblk1[5].round_inst_n_263 ,\genblk1[5].round_inst_n_264 }),
        .\state_out_reg[21]_0 ({\genblk1[5].round_inst_n_261 ,\genblk1[5].round_inst_n_262 }),
        .\state_out_reg[24]_0 ({\genblk1[5].round_inst_n_259 ,\genblk1[5].round_inst_n_260 }),
        .\state_out_reg[26]_0 (\genblk1[5].round_inst_n_258 ),
        .\state_out_reg[2]_0 (\genblk1[5].round_inst_n_270 ),
        .\state_out_reg[32]_0 ({\genblk1[4].round_inst_n_273 ,\genblk1[4].round_inst_n_274 ,\genblk1[4].round_inst_n_275 }),
        .\state_out_reg[33]_0 ({\genblk1[5].round_inst_n_254 ,\genblk1[5].round_inst_n_255 ,\genblk1[5].round_inst_n_256 ,\genblk1[5].round_inst_n_257 }),
        .\state_out_reg[36]_0 (\genblk1[4].round_inst_n_291 ),
        .\state_out_reg[36]_1 ({\genblk1[4].round_inst_n_270 ,\genblk1[4].round_inst_n_271 ,\genblk1[4].round_inst_n_272 }),
        .\state_out_reg[40]_0 ({\genblk1[4].round_inst_n_288 ,\genblk1[4].round_inst_n_289 ,\genblk1[4].round_inst_n_290 }),
        .\state_out_reg[40]_1 (\genblk1[4].round_inst_n_269 ),
        .\state_out_reg[41]_0 ({\genblk1[5].round_inst_n_284 ,\genblk1[5].round_inst_n_285 ,\genblk1[5].round_inst_n_286 ,\genblk1[5].round_inst_n_287 }),
        .\state_out_reg[44]_0 ({\genblk1[4].round_inst_n_286 ,\genblk1[4].round_inst_n_287 }),
        .\state_out_reg[44]_1 ({\genblk1[4].round_inst_n_267 ,\genblk1[4].round_inst_n_268 }),
        .\state_out_reg[45]_0 ({\genblk1[5].round_inst_n_282 ,\genblk1[5].round_inst_n_283 }),
        .\state_out_reg[47]_0 ({\genblk1[5].round_inst_n_280 ,\genblk1[5].round_inst_n_281 }),
        .\state_out_reg[48]_0 ({\genblk1[4].round_inst_n_282 ,\genblk1[4].round_inst_n_283 ,\genblk1[4].round_inst_n_284 ,\genblk1[4].round_inst_n_285 }),
        .\state_out_reg[48]_1 ({\genblk1[4].round_inst_n_265 ,\genblk1[4].round_inst_n_266 }),
        .\state_out_reg[52]_0 ({\genblk1[5].round_inst_n_278 ,\genblk1[5].round_inst_n_279 }),
        .\state_out_reg[52]_1 ({\genblk1[4].round_inst_n_280 ,\genblk1[4].round_inst_n_281 }),
        .\state_out_reg[52]_2 ({\genblk1[4].round_inst_n_262 ,\genblk1[4].round_inst_n_263 ,\genblk1[4].round_inst_n_264 }),
        .\state_out_reg[56]_0 (\genblk1[4].round_inst_n_279 ),
        .\state_out_reg[56]_1 ({\genblk1[4].round_inst_n_260 ,\genblk1[4].round_inst_n_261 }),
        .\state_out_reg[57]_0 ({\genblk1[5].round_inst_n_274 ,\genblk1[5].round_inst_n_275 ,\genblk1[5].round_inst_n_276 ,\genblk1[5].round_inst_n_277 }),
        .\state_out_reg[60]_0 ({\genblk1[5].round_inst_n_272 ,\genblk1[5].round_inst_n_273 }),
        .\state_out_reg[60]_1 ({\genblk1[4].round_inst_n_276 ,\genblk1[4].round_inst_n_277 ,\genblk1[4].round_inst_n_278 }),
        .\state_out_reg[60]_2 ({\genblk1[4].round_inst_n_257 ,\genblk1[4].round_inst_n_258 ,\genblk1[4].round_inst_n_259 }),
        .\state_out_reg[63]_0 (\genblk1[5].round_inst_n_63 ),
        .\state_out_reg[63]_1 (\genblk1[5].round_inst_n_271 ),
        .\state_out_reg[9]_0 ({\genblk1[5].round_inst_n_266 ,\genblk1[5].round_inst_n_267 ,\genblk1[5].round_inst_n_268 ,\genblk1[5].round_inst_n_269 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_round_6 \genblk1[6].round_inst 
       (.CO(\genblk1[6].round_inst_n_62 ),
        .D({sbox_state_16[127:65],sbox_state_16[63:62],sbox_state_16[33:30],\genblk1[6].round_inst_n_132 ,linear_state_15}),
        .Q({\round_state[6] [125:98],\round_state[6] [93:66],\round_state[6] [63:1]}),
        .S(\genblk1[6].round_inst_n_253 ),
        .add_const_state(add_const_state_17),
        .add_const_state_0(add_const_state_20),
        .clk(clk),
        .enable(enable),
        .rst(rst),
        .\state_out_reg[127]_0 ({sbox_state_13[127:65],sbox_state_13[63:62],sbox_state_13[33:30],\genblk1[5].round_inst_n_133 ,linear_state_12}),
        .\state_out_reg[13]_0 ({\genblk1[6].round_inst_n_287 ,\genblk1[6].round_inst_n_288 }),
        .\state_out_reg[17]_0 ({\genblk1[6].round_inst_n_285 ,\genblk1[6].round_inst_n_286 }),
        .\state_out_reg[20]_0 ({\genblk1[6].round_inst_n_282 ,\genblk1[6].round_inst_n_283 ,\genblk1[6].round_inst_n_284 }),
        .\state_out_reg[25]_0 ({\genblk1[6].round_inst_n_279 ,\genblk1[6].round_inst_n_280 ,\genblk1[6].round_inst_n_281 }),
        .\state_out_reg[29]_0 ({\genblk1[6].round_inst_n_277 ,\genblk1[6].round_inst_n_278 }),
        .\state_out_reg[29]_1 ({\round_state[5] [125:98],\round_state[5] [93:66],\round_state[5] [63:1]}),
        .\state_out_reg[33]_0 ({\genblk1[6].round_inst_n_275 ,\genblk1[6].round_inst_n_276 }),
        .\state_out_reg[33]_1 ({\genblk1[5].round_inst_n_254 ,\genblk1[5].round_inst_n_255 ,\genblk1[5].round_inst_n_256 ,\genblk1[5].round_inst_n_257 }),
        .\state_out_reg[37]_0 ({\genblk1[6].round_inst_n_271 ,\genblk1[6].round_inst_n_272 ,\genblk1[6].round_inst_n_273 ,\genblk1[6].round_inst_n_274 }),
        .\state_out_reg[37]_1 (\genblk1[5].round_inst_n_270 ),
        .\state_out_reg[41]_0 ({\genblk1[6].round_inst_n_268 ,\genblk1[6].round_inst_n_269 ,\genblk1[6].round_inst_n_270 }),
        .\state_out_reg[41]_1 ({\genblk1[5].round_inst_n_266 ,\genblk1[5].round_inst_n_267 ,\genblk1[5].round_inst_n_268 ,\genblk1[5].round_inst_n_269 }),
        .\state_out_reg[41]_2 ({\genblk1[5].round_inst_n_284 ,\genblk1[5].round_inst_n_285 ,\genblk1[5].round_inst_n_286 ,\genblk1[5].round_inst_n_287 }),
        .\state_out_reg[43]_0 ({\genblk1[6].round_inst_n_266 ,\genblk1[6].round_inst_n_267 }),
        .\state_out_reg[45]_0 (\genblk1[5].round_inst_n_265 ),
        .\state_out_reg[45]_1 ({\genblk1[5].round_inst_n_282 ,\genblk1[5].round_inst_n_283 }),
        .\state_out_reg[49]_0 ({\genblk1[6].round_inst_n_264 ,\genblk1[6].round_inst_n_265 }),
        .\state_out_reg[49]_1 ({\genblk1[5].round_inst_n_263 ,\genblk1[5].round_inst_n_264 }),
        .\state_out_reg[49]_2 ({\genblk1[5].round_inst_n_280 ,\genblk1[5].round_inst_n_281 }),
        .\state_out_reg[53]_0 ({\genblk1[6].round_inst_n_261 ,\genblk1[6].round_inst_n_262 ,\genblk1[6].round_inst_n_263 }),
        .\state_out_reg[53]_1 ({\genblk1[5].round_inst_n_261 ,\genblk1[5].round_inst_n_262 }),
        .\state_out_reg[53]_2 ({\genblk1[5].round_inst_n_278 ,\genblk1[5].round_inst_n_279 }),
        .\state_out_reg[57]_0 ({\genblk1[6].round_inst_n_258 ,\genblk1[6].round_inst_n_259 ,\genblk1[6].round_inst_n_260 }),
        .\state_out_reg[57]_1 ({\genblk1[5].round_inst_n_259 ,\genblk1[5].round_inst_n_260 }),
        .\state_out_reg[57]_2 ({\genblk1[5].round_inst_n_274 ,\genblk1[5].round_inst_n_275 ,\genblk1[5].round_inst_n_276 ,\genblk1[5].round_inst_n_277 }),
        .\state_out_reg[5]_0 ({\genblk1[6].round_inst_n_292 ,\genblk1[6].round_inst_n_293 ,\genblk1[6].round_inst_n_294 ,\genblk1[6].round_inst_n_295 }),
        .\state_out_reg[61]_0 ({\genblk1[6].round_inst_n_254 ,\genblk1[6].round_inst_n_255 ,\genblk1[6].round_inst_n_256 ,\genblk1[6].round_inst_n_257 }),
        .\state_out_reg[61]_1 (\genblk1[5].round_inst_n_258 ),
        .\state_out_reg[61]_2 ({\genblk1[5].round_inst_n_272 ,\genblk1[5].round_inst_n_273 }),
        .\state_out_reg[8]_0 ({\genblk1[6].round_inst_n_289 ,\genblk1[6].round_inst_n_290 ,\genblk1[6].round_inst_n_291 }),
        .\state_out_reg[96]_0 (\genblk1[5].round_inst_n_271 ),
        .\state_out_reg[96]_1 (\genblk1[7].round_inst_n_62 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_round_7 \genblk1[7].round_inst 
       (.CO(\genblk1[8].round_inst_n_63 ),
        .D({sbox_state_19[127:65],sbox_state_19[63:61],sbox_state_19[32:29],linear_state_18}),
        .Q({\round_state[6] [125:98],\round_state[6] [93:66],\round_state[6] [63:1]}),
        .S(\genblk1[6].round_inst_n_253 ),
        .add_const_state(add_const_state_20),
        .add_const_state_0(add_const_state_23),
        .clk(clk),
        .enable(enable),
        .rst(rst),
        .\state_out_reg[124]_0 ({\round_state[7] [124:97],\round_state[7] [92:65],\round_state[7] [63:0]}),
        .\state_out_reg[127]_0 ({sbox_state_16[127:65],sbox_state_16[63:62],sbox_state_16[33:30],\genblk1[6].round_inst_n_132 ,linear_state_15}),
        .\state_out_reg[16]_0 ({\genblk1[7].round_inst_n_262 ,\genblk1[7].round_inst_n_263 ,\genblk1[7].round_inst_n_264 }),
        .\state_out_reg[20]_0 (\genblk1[7].round_inst_n_261 ),
        .\state_out_reg[23]_0 ({\genblk1[7].round_inst_n_258 ,\genblk1[7].round_inst_n_259 ,\genblk1[7].round_inst_n_260 }),
        .\state_out_reg[28]_0 ({\genblk1[7].round_inst_n_256 ,\genblk1[7].round_inst_n_257 }),
        .\state_out_reg[31]_0 ({\genblk1[7].round_inst_n_254 ,\genblk1[7].round_inst_n_255 }),
        .\state_out_reg[33]_0 (\genblk1[7].round_inst_n_288 ),
        .\state_out_reg[33]_1 ({\genblk1[6].round_inst_n_275 ,\genblk1[6].round_inst_n_276 }),
        .\state_out_reg[37]_0 ({\genblk1[6].round_inst_n_292 ,\genblk1[6].round_inst_n_293 ,\genblk1[6].round_inst_n_294 ,\genblk1[6].round_inst_n_295 }),
        .\state_out_reg[37]_1 ({\genblk1[6].round_inst_n_271 ,\genblk1[6].round_inst_n_272 ,\genblk1[6].round_inst_n_273 ,\genblk1[6].round_inst_n_274 }),
        .\state_out_reg[38]_0 ({\genblk1[7].round_inst_n_286 ,\genblk1[7].round_inst_n_287 }),
        .\state_out_reg[41]_0 ({\genblk1[6].round_inst_n_289 ,\genblk1[6].round_inst_n_290 ,\genblk1[6].round_inst_n_291 }),
        .\state_out_reg[41]_1 ({\genblk1[6].round_inst_n_268 ,\genblk1[6].round_inst_n_269 ,\genblk1[6].round_inst_n_270 }),
        .\state_out_reg[44]_0 ({\genblk1[7].round_inst_n_282 ,\genblk1[7].round_inst_n_283 ,\genblk1[7].round_inst_n_284 ,\genblk1[7].round_inst_n_285 }),
        .\state_out_reg[45]_0 ({\genblk1[6].round_inst_n_287 ,\genblk1[6].round_inst_n_288 }),
        .\state_out_reg[45]_1 ({\genblk1[6].round_inst_n_266 ,\genblk1[6].round_inst_n_267 }),
        .\state_out_reg[49]_0 ({\genblk1[6].round_inst_n_285 ,\genblk1[6].round_inst_n_286 }),
        .\state_out_reg[49]_1 ({\genblk1[6].round_inst_n_264 ,\genblk1[6].round_inst_n_265 }),
        .\state_out_reg[4]_0 ({\genblk1[7].round_inst_n_268 ,\genblk1[7].round_inst_n_269 }),
        .\state_out_reg[52]_0 ({\genblk1[7].round_inst_n_278 ,\genblk1[7].round_inst_n_279 ,\genblk1[7].round_inst_n_280 ,\genblk1[7].round_inst_n_281 }),
        .\state_out_reg[53]_0 ({\genblk1[6].round_inst_n_282 ,\genblk1[6].round_inst_n_283 ,\genblk1[6].round_inst_n_284 }),
        .\state_out_reg[53]_1 ({\genblk1[6].round_inst_n_261 ,\genblk1[6].round_inst_n_262 ,\genblk1[6].round_inst_n_263 }),
        .\state_out_reg[56]_0 ({\genblk1[7].round_inst_n_274 ,\genblk1[7].round_inst_n_275 ,\genblk1[7].round_inst_n_276 ,\genblk1[7].round_inst_n_277 }),
        .\state_out_reg[57]_0 ({\genblk1[6].round_inst_n_279 ,\genblk1[6].round_inst_n_280 ,\genblk1[6].round_inst_n_281 }),
        .\state_out_reg[57]_1 ({\genblk1[6].round_inst_n_258 ,\genblk1[6].round_inst_n_259 ,\genblk1[6].round_inst_n_260 }),
        .\state_out_reg[59]_0 ({\genblk1[7].round_inst_n_272 ,\genblk1[7].round_inst_n_273 }),
        .\state_out_reg[61]_0 ({\genblk1[6].round_inst_n_277 ,\genblk1[6].round_inst_n_278 }),
        .\state_out_reg[61]_1 ({\genblk1[6].round_inst_n_254 ,\genblk1[6].round_inst_n_255 ,\genblk1[6].round_inst_n_256 ,\genblk1[6].round_inst_n_257 }),
        .\state_out_reg[62]_0 ({\genblk1[7].round_inst_n_270 ,\genblk1[7].round_inst_n_271 }),
        .\state_out_reg[63]_0 (\genblk1[7].round_inst_n_62 ),
        .\state_out_reg[8]_0 ({\genblk1[7].round_inst_n_266 ,\genblk1[7].round_inst_n_267 }),
        .\state_out_reg[9]_0 (\genblk1[7].round_inst_n_265 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_round_8 \genblk1[8].round_inst 
       (.CO(\genblk1[8].round_inst_n_63 ),
        .D({sbox_state_22[127:65],sbox_state_22[63:61],sbox_state_22[32:29],linear_state_21}),
        .Q({\round_state[8] [124:97],\round_state[8] [92:65],\round_state[8] [63:0]}),
        .S({\genblk1[8].round_inst_n_255 ,\genblk1[8].round_inst_n_256 }),
        .add_const_state(add_const_state_23),
        .add_const_state_0(add_const_state_26),
        .clk(clk),
        .enable(enable),
        .rst(rst),
        .\state_out_reg[127]_0 ({sbox_state_19[127:65],sbox_state_19[63:61],sbox_state_19[32:29],linear_state_18}),
        .\state_out_reg[12]_0 ({\genblk1[8].round_inst_n_284 ,\genblk1[8].round_inst_n_285 }),
        .\state_out_reg[15]_0 ({\genblk1[8].round_inst_n_281 ,\genblk1[8].round_inst_n_282 ,\genblk1[8].round_inst_n_283 }),
        .\state_out_reg[20]_0 ({\genblk1[8].round_inst_n_278 ,\genblk1[8].round_inst_n_279 ,\genblk1[8].round_inst_n_280 }),
        .\state_out_reg[24]_0 ({\genblk1[8].round_inst_n_275 ,\genblk1[8].round_inst_n_276 ,\genblk1[8].round_inst_n_277 }),
        .\state_out_reg[27]_0 ({\genblk1[8].round_inst_n_273 ,\genblk1[8].round_inst_n_274 }),
        .\state_out_reg[28]_0 ({\round_state[7] [124:97],\round_state[7] [92:65],\round_state[7] [63:0]}),
        .\state_out_reg[32]_0 ({\genblk1[8].round_inst_n_271 ,\genblk1[8].round_inst_n_272 }),
        .\state_out_reg[32]_1 ({\genblk1[7].round_inst_n_254 ,\genblk1[7].round_inst_n_255 }),
        .\state_out_reg[36]_0 ({\genblk1[8].round_inst_n_268 ,\genblk1[8].round_inst_n_269 ,\genblk1[8].round_inst_n_270 }),
        .\state_out_reg[36]_1 ({\genblk1[7].round_inst_n_268 ,\genblk1[7].round_inst_n_269 }),
        .\state_out_reg[36]_2 (\genblk1[7].round_inst_n_288 ),
        .\state_out_reg[39]_0 ({\genblk1[8].round_inst_n_266 ,\genblk1[8].round_inst_n_267 }),
        .\state_out_reg[40]_0 ({\genblk1[7].round_inst_n_266 ,\genblk1[7].round_inst_n_267 }),
        .\state_out_reg[40]_1 ({\genblk1[7].round_inst_n_286 ,\genblk1[7].round_inst_n_287 }),
        .\state_out_reg[44]_0 ({\genblk1[8].round_inst_n_262 ,\genblk1[8].round_inst_n_263 ,\genblk1[8].round_inst_n_264 ,\genblk1[8].round_inst_n_265 }),
        .\state_out_reg[44]_1 (\genblk1[7].round_inst_n_265 ),
        .\state_out_reg[44]_2 ({\genblk1[7].round_inst_n_282 ,\genblk1[7].round_inst_n_283 ,\genblk1[7].round_inst_n_284 ,\genblk1[7].round_inst_n_285 }),
        .\state_out_reg[48]_0 ({\genblk1[7].round_inst_n_262 ,\genblk1[7].round_inst_n_263 ,\genblk1[7].round_inst_n_264 }),
        .\state_out_reg[4]_0 ({\genblk1[8].round_inst_n_288 ,\genblk1[8].round_inst_n_289 ,\genblk1[8].round_inst_n_290 }),
        .\state_out_reg[52]_0 ({\genblk1[8].round_inst_n_258 ,\genblk1[8].round_inst_n_259 ,\genblk1[8].round_inst_n_260 ,\genblk1[8].round_inst_n_261 }),
        .\state_out_reg[52]_1 (\genblk1[7].round_inst_n_261 ),
        .\state_out_reg[52]_2 ({\genblk1[7].round_inst_n_278 ,\genblk1[7].round_inst_n_279 ,\genblk1[7].round_inst_n_280 ,\genblk1[7].round_inst_n_281 }),
        .\state_out_reg[56]_0 (\genblk1[8].round_inst_n_257 ),
        .\state_out_reg[56]_1 ({\genblk1[7].round_inst_n_258 ,\genblk1[7].round_inst_n_259 ,\genblk1[7].round_inst_n_260 }),
        .\state_out_reg[56]_2 ({\genblk1[7].round_inst_n_274 ,\genblk1[7].round_inst_n_275 ,\genblk1[7].round_inst_n_276 ,\genblk1[7].round_inst_n_277 }),
        .\state_out_reg[60]_0 ({\genblk1[7].round_inst_n_256 ,\genblk1[7].round_inst_n_257 }),
        .\state_out_reg[60]_1 ({\genblk1[7].round_inst_n_272 ,\genblk1[7].round_inst_n_273 }),
        .\state_out_reg[8]_0 ({\genblk1[8].round_inst_n_286 ,\genblk1[8].round_inst_n_287 }),
        .\state_out_reg[96]_0 ({\genblk1[7].round_inst_n_270 ,\genblk1[7].round_inst_n_271 }),
        .\state_out_reg[96]_1 (\genblk1[9].round_inst_n_63 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_round_9 \genblk1[9].round_inst 
       (.CO(\genblk1[10].round_inst_n_60 ),
        .D({sbox_state_22[127:65],sbox_state_22[63:61],sbox_state_22[32:29],linear_state_21}),
        .Q({\round_state[8] [124:97],\round_state[8] [92:65],\round_state[8] [63:0]}),
        .S({\genblk1[8].round_inst_n_255 ,\genblk1[8].round_inst_n_256 }),
        .add_const_state(add_const_state_26),
        .add_const_state_0(add_const_state),
        .clk(clk),
        .enable(enable),
        .rst(rst),
        .\state_out_reg[11]_0 (\genblk1[9].round_inst_n_263 ),
        .\state_out_reg[123]_0 ({\round_state[9] [123:100],\round_state[9] [91:68],\round_state[9] [63:3]}),
        .\state_out_reg[127]_0 ({sbox_state_25[127:65],sbox_state_25[63:60],sbox_state_25[35:28],\genblk1[9].round_inst_n_139 ,sbox_state_25[2:1],linear_state_24}),
        .\state_out_reg[18]_0 ({\genblk1[9].round_inst_n_260 ,\genblk1[9].round_inst_n_261 ,\genblk1[9].round_inst_n_262 }),
        .\state_out_reg[23]_0 ({\genblk1[9].round_inst_n_257 ,\genblk1[9].round_inst_n_258 ,\genblk1[9].round_inst_n_259 }),
        .\state_out_reg[26]_0 ({\genblk1[9].round_inst_n_255 ,\genblk1[9].round_inst_n_256 }),
        .\state_out_reg[31]_0 ({\genblk1[9].round_inst_n_252 ,\genblk1[9].round_inst_n_253 ,\genblk1[9].round_inst_n_254 }),
        .\state_out_reg[32]_0 ({\genblk1[8].round_inst_n_271 ,\genblk1[8].round_inst_n_272 }),
        .\state_out_reg[34]_0 (\genblk1[9].round_inst_n_279 ),
        .\state_out_reg[36]_0 ({\genblk1[8].round_inst_n_288 ,\genblk1[8].round_inst_n_289 ,\genblk1[8].round_inst_n_290 }),
        .\state_out_reg[36]_1 ({\genblk1[8].round_inst_n_268 ,\genblk1[8].round_inst_n_269 ,\genblk1[8].round_inst_n_270 }),
        .\state_out_reg[39]_0 ({\genblk1[9].round_inst_n_277 ,\genblk1[9].round_inst_n_278 }),
        .\state_out_reg[40]_0 ({\genblk1[8].round_inst_n_286 ,\genblk1[8].round_inst_n_287 }),
        .\state_out_reg[40]_1 ({\genblk1[8].round_inst_n_266 ,\genblk1[8].round_inst_n_267 }),
        .\state_out_reg[41]_0 (\genblk1[9].round_inst_n_276 ),
        .\state_out_reg[44]_0 ({\genblk1[8].round_inst_n_284 ,\genblk1[8].round_inst_n_285 }),
        .\state_out_reg[44]_1 ({\genblk1[8].round_inst_n_262 ,\genblk1[8].round_inst_n_263 ,\genblk1[8].round_inst_n_264 ,\genblk1[8].round_inst_n_265 }),
        .\state_out_reg[45]_0 ({\genblk1[9].round_inst_n_274 ,\genblk1[9].round_inst_n_275 }),
        .\state_out_reg[48]_0 ({\genblk1[8].round_inst_n_281 ,\genblk1[8].round_inst_n_282 ,\genblk1[8].round_inst_n_283 }),
        .\state_out_reg[51]_0 ({\genblk1[9].round_inst_n_271 ,\genblk1[9].round_inst_n_272 ,\genblk1[9].round_inst_n_273 }),
        .\state_out_reg[52]_0 (\genblk1[9].round_inst_n_270 ),
        .\state_out_reg[52]_1 ({\genblk1[8].round_inst_n_278 ,\genblk1[8].round_inst_n_279 ,\genblk1[8].round_inst_n_280 }),
        .\state_out_reg[52]_2 ({\genblk1[8].round_inst_n_258 ,\genblk1[8].round_inst_n_259 ,\genblk1[8].round_inst_n_260 ,\genblk1[8].round_inst_n_261 }),
        .\state_out_reg[56]_0 ({\genblk1[8].round_inst_n_275 ,\genblk1[8].round_inst_n_276 ,\genblk1[8].round_inst_n_277 }),
        .\state_out_reg[56]_1 (\genblk1[8].round_inst_n_257 ),
        .\state_out_reg[59]_0 ({\genblk1[9].round_inst_n_266 ,\genblk1[9].round_inst_n_267 ,\genblk1[9].round_inst_n_268 ,\genblk1[9].round_inst_n_269 }),
        .\state_out_reg[60]_0 ({\genblk1[8].round_inst_n_273 ,\genblk1[8].round_inst_n_274 }),
        .\state_out_reg[63]_0 (\genblk1[9].round_inst_n_63 ),
        .\state_out_reg[6]_0 ({\genblk1[9].round_inst_n_264 ,\genblk1[9].round_inst_n_265 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_key_schedule ks_inst
       (.S({ks_inst_n_51,ks_inst_n_52,ks_inst_n_53,ks_inst_n_54}),
        .clk(clk),
        .enable(enable),
        .key(key),
        .plaintext(plaintext[127:2]),
        .\plaintext[10] ({ks_inst_n_47,ks_inst_n_48,ks_inst_n_49,ks_inst_n_50}),
        .\plaintext[18] ({ks_inst_n_181,ks_inst_n_182,ks_inst_n_183,ks_inst_n_184}),
        .\plaintext[26] ({ks_inst_n_35,ks_inst_n_36,ks_inst_n_37,ks_inst_n_38}),
        .\plaintext[30] ({ks_inst_n_185,ks_inst_n_186,ks_inst_n_187,ks_inst_n_188}),
        .\plaintext[38] ({ks_inst_n_27,ks_inst_n_28,ks_inst_n_29,ks_inst_n_30}),
        .\plaintext[42] ({ks_inst_n_23,ks_inst_n_24,ks_inst_n_25,ks_inst_n_26}),
        .\plaintext[46] ({ks_inst_n_19,ks_inst_n_20,ks_inst_n_21,ks_inst_n_22}),
        .\plaintext[50] ({ks_inst_n_15,ks_inst_n_16,ks_inst_n_17,ks_inst_n_18}),
        .\plaintext[54] ({ks_inst_n_11,ks_inst_n_12,ks_inst_n_13,ks_inst_n_14}),
        .\plaintext[58] ({ks_inst_n_7,ks_inst_n_8,ks_inst_n_9,ks_inst_n_10}),
        .\plaintext[62] ({ks_inst_n_3,ks_inst_n_4,ks_inst_n_5,ks_inst_n_6}),
        .\plaintext[63] (ks_inst_n_189),
        .\round_state[0] (\round_state[0] ),
        .rst(rst),
        .state_out(key_schedule_state),
        .\temp_reg[14]_0 ({ks_inst_n_43,ks_inst_n_44,ks_inst_n_45,ks_inst_n_46}),
        .\temp_reg[22]_0 ({ks_inst_n_39,ks_inst_n_40,ks_inst_n_41,ks_inst_n_42}),
        .\temp_reg[34]_0 ({ks_inst_n_31,ks_inst_n_32,ks_inst_n_33,ks_inst_n_34}));
endmodule

(* CHECK_LICENSE_TYPE = "design_ascon_ascon_core_0_2,ascon_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "ascon_top,Vivado 2023.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (clk,
    rst,
    enable,
    key,
    nonce,
    plaintext,
    ciphertext);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, ASSOCIATED_RESET rst, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_ascon_processing_system7_0_3_FCLK_CLK0, INSERT_VIP 0" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME rst, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input rst;
  input enable;
  input [127:0]key;
  input [127:0]nonce;
  input [127:0]plaintext;
  output [127:0]ciphertext;

  wire \<const0> ;
  wire [127:0]\^ciphertext ;
  wire clk;
  wire enable;
  wire [127:0]key;
  wire [127:0]plaintext;
  wire rst;
  wire [64:64]NLW_inst_ciphertext_UNCONNECTED;

  assign ciphertext[127:65] = \^ciphertext [127:65];
  assign ciphertext[64] = \<const0> ;
  assign ciphertext[63:0] = \^ciphertext [63:0];
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ascon_top inst
       (.ciphertext(\^ciphertext ),
        .clk(clk),
        .enable(enable),
        .key(key),
        .nonce({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .plaintext(plaintext),
        .rst(rst));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
