<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ixgbe_rxtx.h source code [dpdk_18.05/drivers/net/ixgbe/ixgbe_rxtx.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ixgbe_advctx_info,ixgbe_advctx_num,ixgbe_rx_entry,ixgbe_rx_queue,ixgbe_scattered_rx_entry,ixgbe_tx_entry,ixgbe_tx_entry_v,ixgbe_tx_offload,ixgbe_tx_queue,ixgbe_txq_ops "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'dpdk_18.05/drivers/net/ixgbe/ixgbe_rxtx.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>dpdk_18.05</a>/<a href='../..'>drivers</a>/<a href='..'>net</a>/<a href='./'>ixgbe</a>/<a href='ixgbe_rxtx.h.html'>ixgbe_rxtx.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright(c) 2010-2014 Intel Corporation</i></td></tr>
<tr><th id="3">3</th><td><i> */</i></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><u>#<span data-ppcond="5">ifndef</span> <span class="macro" data-ref="_M/_IXGBE_RXTX_H_">_IXGBE_RXTX_H_</span></u></td></tr>
<tr><th id="6">6</th><td><u>#define <dfn class="macro" id="_M/_IXGBE_RXTX_H_" data-ref="_M/_IXGBE_RXTX_H_">_IXGBE_RXTX_H_</dfn></u></td></tr>
<tr><th id="7">7</th><td></td></tr>
<tr><th id="8">8</th><td><i>/*</i></td></tr>
<tr><th id="9">9</th><td><i> * Rings setup and release.</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * TDBA/RDBA should be aligned on 16 byte boundary. But TDLEN/RDLEN should be</i></td></tr>
<tr><th id="12">12</th><td><i> * multiple of 128 bytes. So we align TDBA/RDBA on 128 byte boundary. This will</i></td></tr>
<tr><th id="13">13</th><td><i> * also optimize cache line size effect. H/W supports up to cache line size 128.</i></td></tr>
<tr><th id="14">14</th><td><i> */</i></td></tr>
<tr><th id="15">15</th><td><u>#define	<dfn class="macro" id="_M/IXGBE_ALIGN" data-ref="_M/IXGBE_ALIGN">IXGBE_ALIGN</dfn>	128</u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_ALIGN" data-ref="_M/IXGBE_RXD_ALIGN">IXGBE_RXD_ALIGN</dfn>	(IXGBE_ALIGN / sizeof(union ixgbe_adv_rx_desc))</u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXD_ALIGN" data-ref="_M/IXGBE_TXD_ALIGN">IXGBE_TXD_ALIGN</dfn>	(IXGBE_ALIGN / sizeof(union ixgbe_adv_tx_desc))</u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><i>/*</i></td></tr>
<tr><th id="21">21</th><td><i> * Maximum number of Ring Descriptors.</i></td></tr>
<tr><th id="22">22</th><td><i> *</i></td></tr>
<tr><th id="23">23</th><td><i> * Since RDLEN/TDLEN should be multiple of 128 bytes, the number of ring</i></td></tr>
<tr><th id="24">24</th><td><i> * descriptors should meet the following condition:</i></td></tr>
<tr><th id="25">25</th><td><i> *      (num_ring_desc * sizeof(rx/tx descriptor)) % 128 == 0</i></td></tr>
<tr><th id="26">26</th><td><i> */</i></td></tr>
<tr><th id="27">27</th><td><u>#define	<dfn class="macro" id="_M/IXGBE_MIN_RING_DESC" data-ref="_M/IXGBE_MIN_RING_DESC">IXGBE_MIN_RING_DESC</dfn>	32</u></td></tr>
<tr><th id="28">28</th><td><u>#define	<dfn class="macro" id="_M/IXGBE_MAX_RING_DESC" data-ref="_M/IXGBE_MAX_RING_DESC">IXGBE_MAX_RING_DESC</dfn>	4096</u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/RTE_PMD_IXGBE_TX_MAX_BURST" data-ref="_M/RTE_PMD_IXGBE_TX_MAX_BURST">RTE_PMD_IXGBE_TX_MAX_BURST</dfn> 32</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/RTE_PMD_IXGBE_RX_MAX_BURST" data-ref="_M/RTE_PMD_IXGBE_RX_MAX_BURST">RTE_PMD_IXGBE_RX_MAX_BURST</dfn> 32</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/RTE_IXGBE_TX_MAX_FREE_BUF_SZ" data-ref="_M/RTE_IXGBE_TX_MAX_FREE_BUF_SZ">RTE_IXGBE_TX_MAX_FREE_BUF_SZ</dfn> 64</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/RTE_IXGBE_DESCS_PER_LOOP" data-ref="_M/RTE_IXGBE_DESCS_PER_LOOP">RTE_IXGBE_DESCS_PER_LOOP</dfn>    4</u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#<span data-ppcond="36">ifdef</span> <span class="macro" data-ref="_M/RTE_IXGBE_INC_VECTOR">RTE_IXGBE_INC_VECTOR</span></u></td></tr>
<tr><th id="37">37</th><td><u>#define RTE_IXGBE_RXQ_REARM_THRESH      32</u></td></tr>
<tr><th id="38">38</th><td><u>#define RTE_IXGBE_MAX_RX_BURST          RTE_IXGBE_RXQ_REARM_THRESH</u></td></tr>
<tr><th id="39">39</th><td><u>#<span data-ppcond="36">endif</span></u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/RX_RING_SZ" data-ref="_M/RX_RING_SZ">RX_RING_SZ</dfn> ((IXGBE_MAX_RING_DESC + RTE_PMD_IXGBE_RX_MAX_BURST) * \</u></td></tr>
<tr><th id="42">42</th><td><u>		    sizeof(union ixgbe_adv_rx_desc))</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u>#<span data-ppcond="44">ifdef</span> <a class="macro" href="../../../build/include/rte_config.h.html#239" data-ref="_M/RTE_PMD_PACKET_PREFETCH">RTE_PMD_PACKET_PREFETCH</a></u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/rte_packet_prefetch" data-ref="_M/rte_packet_prefetch">rte_packet_prefetch</dfn>(p)  rte_prefetch1(p)</u></td></tr>
<tr><th id="46">46</th><td><u>#<span data-ppcond="44">else</span></u></td></tr>
<tr><th id="47">47</th><td><u>#define rte_packet_prefetch(p)  do {} while(0)</u></td></tr>
<tr><th id="48">48</th><td><u>#<span data-ppcond="44">endif</span></u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/RTE_IXGBE_REGISTER_POLL_WAIT_10_MS" data-ref="_M/RTE_IXGBE_REGISTER_POLL_WAIT_10_MS">RTE_IXGBE_REGISTER_POLL_WAIT_10_MS</dfn>  10</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/RTE_IXGBE_WAIT_100_US" data-ref="_M/RTE_IXGBE_WAIT_100_US">RTE_IXGBE_WAIT_100_US</dfn>               100</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/RTE_IXGBE_VMTXSW_REGISTER_COUNT" data-ref="_M/RTE_IXGBE_VMTXSW_REGISTER_COUNT">RTE_IXGBE_VMTXSW_REGISTER_COUNT</dfn>     2</u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TX_MAX_SEG" data-ref="_M/IXGBE_TX_MAX_SEG">IXGBE_TX_MAX_SEG</dfn>                    40</u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PACKET_TYPE_MASK_82599" data-ref="_M/IXGBE_PACKET_TYPE_MASK_82599">IXGBE_PACKET_TYPE_MASK_82599</dfn>        0X7F</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PACKET_TYPE_MASK_X550" data-ref="_M/IXGBE_PACKET_TYPE_MASK_X550">IXGBE_PACKET_TYPE_MASK_X550</dfn>         0X10FF</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PACKET_TYPE_MASK_TUNNEL" data-ref="_M/IXGBE_PACKET_TYPE_MASK_TUNNEL">IXGBE_PACKET_TYPE_MASK_TUNNEL</dfn>       0XFF</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PACKET_TYPE_TUNNEL_BIT" data-ref="_M/IXGBE_PACKET_TYPE_TUNNEL_BIT">IXGBE_PACKET_TYPE_TUNNEL_BIT</dfn>        0X1000</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PACKET_TYPE_MAX" data-ref="_M/IXGBE_PACKET_TYPE_MAX">IXGBE_PACKET_TYPE_MAX</dfn>               0X80</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PACKET_TYPE_TN_MAX" data-ref="_M/IXGBE_PACKET_TYPE_TN_MAX">IXGBE_PACKET_TYPE_TN_MAX</dfn>            0X100</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PACKET_TYPE_SHIFT" data-ref="_M/IXGBE_PACKET_TYPE_SHIFT">IXGBE_PACKET_TYPE_SHIFT</dfn>             0X04</u></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><i class="doc">/**</i></td></tr>
<tr><th id="66">66</th><td><i class="doc"> * Structure associated with each descriptor of the RX ring of a RX queue.</i></td></tr>
<tr><th id="67">67</th><td><i class="doc"> */</i></td></tr>
<tr><th id="68">68</th><td><b>struct</b> <dfn class="type def" id="ixgbe_rx_entry" title='ixgbe_rx_entry' data-ref="ixgbe_rx_entry">ixgbe_rx_entry</dfn> {</td></tr>
<tr><th id="69">69</th><td>	<b>struct</b> <a class="type" href="../../../lib/librte_mbuf/rte_mbuf.h.html#rte_mbuf" title='rte_mbuf' data-ref="rte_mbuf">rte_mbuf</a> *<dfn class="decl field" id="ixgbe_rx_entry::mbuf" title='ixgbe_rx_entry::mbuf' data-ref="ixgbe_rx_entry::mbuf">mbuf</dfn>; <i class="doc">/**&lt; mbuf associated with RX descriptor. */</i></td></tr>
<tr><th id="70">70</th><td>};</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><b>struct</b> <dfn class="type def" id="ixgbe_scattered_rx_entry" title='ixgbe_scattered_rx_entry' data-ref="ixgbe_scattered_rx_entry">ixgbe_scattered_rx_entry</dfn> {</td></tr>
<tr><th id="73">73</th><td>	<b>struct</b> <a class="type" href="../../../lib/librte_mbuf/rte_mbuf.h.html#rte_mbuf" title='rte_mbuf' data-ref="rte_mbuf">rte_mbuf</a> *<dfn class="decl field" id="ixgbe_scattered_rx_entry::fbuf" title='ixgbe_scattered_rx_entry::fbuf' data-ref="ixgbe_scattered_rx_entry::fbuf">fbuf</dfn>; <i class="doc">/**&lt; First segment of the fragmented packet. */</i></td></tr>
<tr><th id="74">74</th><td>};</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><i class="doc">/**</i></td></tr>
<tr><th id="77">77</th><td><i class="doc"> * Structure associated with each descriptor of the TX ring of a TX queue.</i></td></tr>
<tr><th id="78">78</th><td><i class="doc"> */</i></td></tr>
<tr><th id="79">79</th><td><b>struct</b> <dfn class="type def" id="ixgbe_tx_entry" title='ixgbe_tx_entry' data-ref="ixgbe_tx_entry">ixgbe_tx_entry</dfn> {</td></tr>
<tr><th id="80">80</th><td>	<b>struct</b> <a class="type" href="../../../lib/librte_mbuf/rte_mbuf.h.html#rte_mbuf" title='rte_mbuf' data-ref="rte_mbuf">rte_mbuf</a> *<dfn class="decl field" id="ixgbe_tx_entry::mbuf" title='ixgbe_tx_entry::mbuf' data-ref="ixgbe_tx_entry::mbuf">mbuf</dfn>; <i class="doc">/**&lt; mbuf associated with TX desc, if any. */</i></td></tr>
<tr><th id="81">81</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="ixgbe_tx_entry::next_id" title='ixgbe_tx_entry::next_id' data-ref="ixgbe_tx_entry::next_id">next_id</dfn>; <i class="doc">/**&lt; Index of next descriptor in ring. */</i></td></tr>
<tr><th id="82">82</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="ixgbe_tx_entry::last_id" title='ixgbe_tx_entry::last_id' data-ref="ixgbe_tx_entry::last_id">last_id</dfn>; <i class="doc">/**&lt; Index of last scattered descriptor. */</i></td></tr>
<tr><th id="83">83</th><td>};</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><i class="doc">/**</i></td></tr>
<tr><th id="86">86</th><td><i class="doc"> * Structure associated with each descriptor of the TX ring of a TX queue.</i></td></tr>
<tr><th id="87">87</th><td><i class="doc"> */</i></td></tr>
<tr><th id="88">88</th><td><b>struct</b> <dfn class="type def" id="ixgbe_tx_entry_v" title='ixgbe_tx_entry_v' data-ref="ixgbe_tx_entry_v">ixgbe_tx_entry_v</dfn> {</td></tr>
<tr><th id="89">89</th><td>	<b>struct</b> <a class="type" href="../../../lib/librte_mbuf/rte_mbuf.h.html#rte_mbuf" title='rte_mbuf' data-ref="rte_mbuf">rte_mbuf</a> *<dfn class="decl field" id="ixgbe_tx_entry_v::mbuf" title='ixgbe_tx_entry_v::mbuf' data-ref="ixgbe_tx_entry_v::mbuf">mbuf</dfn>; <i class="doc">/**&lt; mbuf associated with TX desc, if any. */</i></td></tr>
<tr><th id="90">90</th><td>};</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><i class="doc">/**</i></td></tr>
<tr><th id="93">93</th><td><i class="doc"> * Structure associated with each RX queue.</i></td></tr>
<tr><th id="94">94</th><td><i class="doc"> */</i></td></tr>
<tr><th id="95">95</th><td><b>struct</b> <dfn class="type def" id="ixgbe_rx_queue" title='ixgbe_rx_queue' data-ref="ixgbe_rx_queue">ixgbe_rx_queue</dfn> {</td></tr>
<tr><th id="96">96</th><td>	<b>struct</b> <a class="type" href="../../../lib/librte_mempool/rte_mempool.h.html#rte_mempool" title='rte_mempool' data-ref="rte_mempool">rte_mempool</a>  *<dfn class="decl field" id="ixgbe_rx_queue::mb_pool" title='ixgbe_rx_queue::mb_pool' data-ref="ixgbe_rx_queue::mb_pool">mb_pool</dfn>; <i class="doc">/**&lt; mbuf pool to populate RX ring. */</i></td></tr>
<tr><th id="97">97</th><td>	<em>volatile</em> <b>union</b> <a class="type" href="base/ixgbe_type.h.html#ixgbe_adv_rx_desc" title='ixgbe_adv_rx_desc' data-ref="ixgbe_adv_rx_desc">ixgbe_adv_rx_desc</a> *<dfn class="decl field" id="ixgbe_rx_queue::rx_ring" title='ixgbe_rx_queue::rx_ring' data-ref="ixgbe_rx_queue::rx_ring">rx_ring</dfn>; <i class="doc">/**&lt; RX ring virtual address. */</i></td></tr>
<tr><th id="98">98</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a>            <dfn class="decl field" id="ixgbe_rx_queue::rx_ring_phys_addr" title='ixgbe_rx_queue::rx_ring_phys_addr' data-ref="ixgbe_rx_queue::rx_ring_phys_addr">rx_ring_phys_addr</dfn>; <i class="doc">/**&lt; RX ring DMA address. */</i></td></tr>
<tr><th id="99">99</th><td>	<em>volatile</em> <a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a>   *<dfn class="decl field" id="ixgbe_rx_queue::rdt_reg_addr" title='ixgbe_rx_queue::rdt_reg_addr' data-ref="ixgbe_rx_queue::rdt_reg_addr">rdt_reg_addr</dfn>; <i class="doc">/**&lt; RDT register address. */</i></td></tr>
<tr><th id="100">100</th><td>	<em>volatile</em> <a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a>   *<dfn class="decl field" id="ixgbe_rx_queue::rdh_reg_addr" title='ixgbe_rx_queue::rdh_reg_addr' data-ref="ixgbe_rx_queue::rdh_reg_addr">rdh_reg_addr</dfn>; <i class="doc">/**&lt; RDH register address. */</i></td></tr>
<tr><th id="101">101</th><td>	<b>struct</b> <a class="type" href="#ixgbe_rx_entry" title='ixgbe_rx_entry' data-ref="ixgbe_rx_entry">ixgbe_rx_entry</a> *<dfn class="decl field" id="ixgbe_rx_queue::sw_ring" title='ixgbe_rx_queue::sw_ring' data-ref="ixgbe_rx_queue::sw_ring">sw_ring</dfn>; <i class="doc">/**&lt; address of RX software ring. */</i></td></tr>
<tr><th id="102">102</th><td>	<b>struct</b> <a class="type" href="#ixgbe_scattered_rx_entry" title='ixgbe_scattered_rx_entry' data-ref="ixgbe_scattered_rx_entry">ixgbe_scattered_rx_entry</a> *<dfn class="decl field" id="ixgbe_rx_queue::sw_sc_ring" title='ixgbe_rx_queue::sw_sc_ring' data-ref="ixgbe_rx_queue::sw_sc_ring">sw_sc_ring</dfn>; <i class="doc">/**&lt; address of scattered Rx software ring. */</i></td></tr>
<tr><th id="103">103</th><td>	<b>struct</b> <a class="type" href="../../../lib/librte_mbuf/rte_mbuf.h.html#rte_mbuf" title='rte_mbuf' data-ref="rte_mbuf">rte_mbuf</a> *<dfn class="decl field" id="ixgbe_rx_queue::pkt_first_seg" title='ixgbe_rx_queue::pkt_first_seg' data-ref="ixgbe_rx_queue::pkt_first_seg">pkt_first_seg</dfn>; <i class="doc">/**&lt; First segment of current packet. */</i></td></tr>
<tr><th id="104">104</th><td>	<b>struct</b> <a class="type" href="../../../lib/librte_mbuf/rte_mbuf.h.html#rte_mbuf" title='rte_mbuf' data-ref="rte_mbuf">rte_mbuf</a> *<dfn class="decl field" id="ixgbe_rx_queue::pkt_last_seg" title='ixgbe_rx_queue::pkt_last_seg' data-ref="ixgbe_rx_queue::pkt_last_seg">pkt_last_seg</dfn>; <i class="doc">/**&lt; Last segment of current packet. */</i></td></tr>
<tr><th id="105">105</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a>            <dfn class="decl field" id="ixgbe_rx_queue::mbuf_initializer" title='ixgbe_rx_queue::mbuf_initializer' data-ref="ixgbe_rx_queue::mbuf_initializer">mbuf_initializer</dfn>; <i class="doc">/**&lt; value to init mbufs */</i></td></tr>
<tr><th id="106">106</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a>            <dfn class="decl field" id="ixgbe_rx_queue::nb_rx_desc" title='ixgbe_rx_queue::nb_rx_desc' data-ref="ixgbe_rx_queue::nb_rx_desc">nb_rx_desc</dfn>; <i class="doc">/**&lt; number of RX descriptors. */</i></td></tr>
<tr><th id="107">107</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a>            <dfn class="decl field" id="ixgbe_rx_queue::rx_tail" title='ixgbe_rx_queue::rx_tail' data-ref="ixgbe_rx_queue::rx_tail">rx_tail</dfn>;  <i class="doc">/**&lt; current value of RDT register. */</i></td></tr>
<tr><th id="108">108</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a>            <dfn class="decl field" id="ixgbe_rx_queue::nb_rx_hold" title='ixgbe_rx_queue::nb_rx_hold' data-ref="ixgbe_rx_queue::nb_rx_hold">nb_rx_hold</dfn>; <i class="doc">/**&lt; number of held free RX desc. */</i></td></tr>
<tr><th id="109">109</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="ixgbe_rx_queue::rx_nb_avail" title='ixgbe_rx_queue::rx_nb_avail' data-ref="ixgbe_rx_queue::rx_nb_avail">rx_nb_avail</dfn>; <i class="doc">/**&lt; nr of staged pkts ready to ret to app */</i></td></tr>
<tr><th id="110">110</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="ixgbe_rx_queue::rx_next_avail" title='ixgbe_rx_queue::rx_next_avail' data-ref="ixgbe_rx_queue::rx_next_avail">rx_next_avail</dfn>; <i class="doc">/**&lt; idx of next staged pkt to ret to app */</i></td></tr>
<tr><th id="111">111</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="ixgbe_rx_queue::rx_free_trigger" title='ixgbe_rx_queue::rx_free_trigger' data-ref="ixgbe_rx_queue::rx_free_trigger">rx_free_trigger</dfn>; <i class="doc">/**&lt; triggers rx buffer allocation */</i></td></tr>
<tr><th id="112">112</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a>            <dfn class="decl field" id="ixgbe_rx_queue::rx_using_sse" title='ixgbe_rx_queue::rx_using_sse' data-ref="ixgbe_rx_queue::rx_using_sse">rx_using_sse</dfn>;</td></tr>
<tr><th id="113">113</th><td>	<i class="doc">/**&lt; indicates that vector RX is in use */</i></td></tr>
<tr><th id="114">114</th><td><u>#<span data-ppcond="114">ifdef</span> <a class="macro" href="../../../build/include/rte_config.h.html#299" data-ref="_M/RTE_LIBRTE_SECURITY">RTE_LIBRTE_SECURITY</a></u></td></tr>
<tr><th id="115">115</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a>            <dfn class="decl field" id="ixgbe_rx_queue::using_ipsec" title='ixgbe_rx_queue::using_ipsec' data-ref="ixgbe_rx_queue::using_ipsec">using_ipsec</dfn>;</td></tr>
<tr><th id="116">116</th><td>	<i class="doc">/**&lt; indicates that IPsec RX feature is in use */</i></td></tr>
<tr><th id="117">117</th><td><u>#<span data-ppcond="114">endif</span></u></td></tr>
<tr><th id="118">118</th><td><u>#<span data-ppcond="118">ifdef</span> <span class="macro" data-ref="_M/RTE_IXGBE_INC_VECTOR">RTE_IXGBE_INC_VECTOR</span></u></td></tr>
<tr><th id="119">119</th><td>	uint16_t            rxrearm_nb;     <i class="doc">/**&lt; number of remaining to be re-armed */</i></td></tr>
<tr><th id="120">120</th><td>	uint16_t            rxrearm_start;  <i class="doc">/**&lt; the idx we start the re-arming from */</i></td></tr>
<tr><th id="121">121</th><td><u>#<span data-ppcond="118">endif</span></u></td></tr>
<tr><th id="122">122</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a>            <dfn class="decl field" id="ixgbe_rx_queue::rx_free_thresh" title='ixgbe_rx_queue::rx_free_thresh' data-ref="ixgbe_rx_queue::rx_free_thresh">rx_free_thresh</dfn>; <i class="doc">/**&lt; max free RX desc to hold. */</i></td></tr>
<tr><th id="123">123</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a>            <dfn class="decl field" id="ixgbe_rx_queue::queue_id" title='ixgbe_rx_queue::queue_id' data-ref="ixgbe_rx_queue::queue_id">queue_id</dfn>; <i class="doc">/**&lt; RX queue index. */</i></td></tr>
<tr><th id="124">124</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a>            <dfn class="decl field" id="ixgbe_rx_queue::reg_idx" title='ixgbe_rx_queue::reg_idx' data-ref="ixgbe_rx_queue::reg_idx">reg_idx</dfn>;  <i class="doc">/**&lt; RX queue register index. */</i></td></tr>
<tr><th id="125">125</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a>            <dfn class="decl field" id="ixgbe_rx_queue::pkt_type_mask" title='ixgbe_rx_queue::pkt_type_mask' data-ref="ixgbe_rx_queue::pkt_type_mask">pkt_type_mask</dfn>;  <i class="doc">/**&lt; Packet type mask for different NICs. */</i></td></tr>
<tr><th id="126">126</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a>            <dfn class="decl field" id="ixgbe_rx_queue::port_id" title='ixgbe_rx_queue::port_id' data-ref="ixgbe_rx_queue::port_id">port_id</dfn>;  <i class="doc">/**&lt; Device port identifier. */</i></td></tr>
<tr><th id="127">127</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a>             <dfn class="decl field" id="ixgbe_rx_queue::crc_len" title='ixgbe_rx_queue::crc_len' data-ref="ixgbe_rx_queue::crc_len">crc_len</dfn>;  <i class="doc">/**&lt; 0 if CRC stripped, 4 otherwise. */</i></td></tr>
<tr><th id="128">128</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a>             <dfn class="decl field" id="ixgbe_rx_queue::drop_en" title='ixgbe_rx_queue::drop_en' data-ref="ixgbe_rx_queue::drop_en">drop_en</dfn>;  <i class="doc">/**&lt; If not 0, set SRRCTL.Drop_En. */</i></td></tr>
<tr><th id="129">129</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a>             <dfn class="decl field" id="ixgbe_rx_queue::rx_deferred_start" title='ixgbe_rx_queue::rx_deferred_start' data-ref="ixgbe_rx_queue::rx_deferred_start">rx_deferred_start</dfn>; <i class="doc">/**&lt; not in global dev start. */</i></td></tr>
<tr><th id="130">130</th><td>	<i class="doc">/** flags to set in mbuf when a vlan is detected. */</i></td></tr>
<tr><th id="131">131</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a>            <dfn class="decl field" id="ixgbe_rx_queue::vlan_flags" title='ixgbe_rx_queue::vlan_flags' data-ref="ixgbe_rx_queue::vlan_flags">vlan_flags</dfn>;</td></tr>
<tr><th id="132">132</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a>	    <dfn class="decl field" id="ixgbe_rx_queue::offloads" title='ixgbe_rx_queue::offloads' data-ref="ixgbe_rx_queue::offloads">offloads</dfn>; <i class="doc">/**&lt; Rx offloads with DEV_RX_OFFLOAD_* */</i></td></tr>
<tr><th id="133">133</th><td>	<i class="doc">/** need to alloc dummy mbuf, for wraparound when scanning hw ring */</i></td></tr>
<tr><th id="134">134</th><td>	<b>struct</b> <a class="type" href="../../../lib/librte_mbuf/rte_mbuf.h.html#rte_mbuf" title='rte_mbuf' data-ref="rte_mbuf">rte_mbuf</a> <dfn class="decl field" id="ixgbe_rx_queue::fake_mbuf" title='ixgbe_rx_queue::fake_mbuf' data-ref="ixgbe_rx_queue::fake_mbuf">fake_mbuf</dfn>;</td></tr>
<tr><th id="135">135</th><td>	<i class="doc">/** hold packets to return to application */</i></td></tr>
<tr><th id="136">136</th><td>	<b>struct</b> <a class="type" href="../../../lib/librte_mbuf/rte_mbuf.h.html#rte_mbuf" title='rte_mbuf' data-ref="rte_mbuf">rte_mbuf</a> *<dfn class="decl field" id="ixgbe_rx_queue::rx_stage" title='ixgbe_rx_queue::rx_stage' data-ref="ixgbe_rx_queue::rx_stage">rx_stage</dfn>[<a class="macro" href="#31" title="32" data-ref="_M/RTE_PMD_IXGBE_RX_MAX_BURST">RTE_PMD_IXGBE_RX_MAX_BURST</a>*<var>2</var>];</td></tr>
<tr><th id="137">137</th><td>};</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><i class="doc">/**</i></td></tr>
<tr><th id="140">140</th><td><i class="doc"> * IXGBE CTX Constants</i></td></tr>
<tr><th id="141">141</th><td><i class="doc"> */</i></td></tr>
<tr><th id="142">142</th><td><b>enum</b> <dfn class="type def" id="ixgbe_advctx_num" title='ixgbe_advctx_num' data-ref="ixgbe_advctx_num">ixgbe_advctx_num</dfn> {</td></tr>
<tr><th id="143">143</th><td>	<dfn class="enum" id="IXGBE_CTX_0" title='IXGBE_CTX_0' data-ref="IXGBE_CTX_0">IXGBE_CTX_0</dfn>    = <var>0</var>, <i class="doc">/**&lt; CTX0 */</i></td></tr>
<tr><th id="144">144</th><td>	<dfn class="enum" id="IXGBE_CTX_1" title='IXGBE_CTX_1' data-ref="IXGBE_CTX_1">IXGBE_CTX_1</dfn>    = <var>1</var>, <i class="doc">/**&lt; CTX1  */</i></td></tr>
<tr><th id="145">145</th><td>	<dfn class="enum" id="IXGBE_CTX_NUM" title='IXGBE_CTX_NUM' data-ref="IXGBE_CTX_NUM">IXGBE_CTX_NUM</dfn>  = <var>2</var>, <i class="doc">/**&lt; CTX NUMBER  */</i></td></tr>
<tr><th id="146">146</th><td>};</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><i class="doc">/** Offload features */</i></td></tr>
<tr><th id="149">149</th><td><b>union</b> <dfn class="type def" id="ixgbe_tx_offload" title='ixgbe_tx_offload' data-ref="ixgbe_tx_offload">ixgbe_tx_offload</dfn> {</td></tr>
<tr><th id="150">150</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="ixgbe_tx_offload::data" title='ixgbe_tx_offload::data' data-ref="ixgbe_tx_offload::data">data</dfn>[<var>2</var>];</td></tr>
<tr><th id="151">151</th><td>	<b>struct</b> {</td></tr>
<tr><th id="152">152</th><td>		<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="ixgbe_tx_offload::(anonymous)::l2_len" title='ixgbe_tx_offload::(anonymous struct)::l2_len' data-ref="ixgbe_tx_offload::(anonymous)::l2_len">l2_len</dfn>:<var>7</var>; <i class="doc">/**&lt; L2 (MAC) Header Length. */</i></td></tr>
<tr><th id="153">153</th><td>		<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="ixgbe_tx_offload::(anonymous)::l3_len" title='ixgbe_tx_offload::(anonymous struct)::l3_len' data-ref="ixgbe_tx_offload::(anonymous)::l3_len">l3_len</dfn>:<var>9</var>; <i class="doc">/**&lt; L3 (IP) Header Length. */</i></td></tr>
<tr><th id="154">154</th><td>		<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="ixgbe_tx_offload::(anonymous)::l4_len" title='ixgbe_tx_offload::(anonymous struct)::l4_len' data-ref="ixgbe_tx_offload::(anonymous)::l4_len">l4_len</dfn>:<var>8</var>; <i class="doc">/**&lt; L4 (TCP/UDP) Header Length. */</i></td></tr>
<tr><th id="155">155</th><td>		<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="ixgbe_tx_offload::(anonymous)::tso_segsz" title='ixgbe_tx_offload::(anonymous struct)::tso_segsz' data-ref="ixgbe_tx_offload::(anonymous)::tso_segsz">tso_segsz</dfn>:<var>16</var>; <i class="doc">/**&lt; TCP TSO segment size */</i></td></tr>
<tr><th id="156">156</th><td>		<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="ixgbe_tx_offload::(anonymous)::vlan_tci" title='ixgbe_tx_offload::(anonymous struct)::vlan_tci' data-ref="ixgbe_tx_offload::(anonymous)::vlan_tci">vlan_tci</dfn>:<var>16</var>;</td></tr>
<tr><th id="157">157</th><td>		<i class="doc">/**&lt; VLAN Tag Control Identifier (CPU order). */</i></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>		<i>/* fields for TX offloading of tunnels */</i></td></tr>
<tr><th id="160">160</th><td>		<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="ixgbe_tx_offload::(anonymous)::outer_l3_len" title='ixgbe_tx_offload::(anonymous struct)::outer_l3_len' data-ref="ixgbe_tx_offload::(anonymous)::outer_l3_len">outer_l3_len</dfn>:<var>8</var>; <i class="doc">/**&lt; Outer L3 (IP) Hdr Length. */</i></td></tr>
<tr><th id="161">161</th><td>		<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="ixgbe_tx_offload::(anonymous)::outer_l2_len" title='ixgbe_tx_offload::(anonymous struct)::outer_l2_len' data-ref="ixgbe_tx_offload::(anonymous)::outer_l2_len">outer_l2_len</dfn>:<var>8</var>; <i class="doc">/**&lt; Outer L2 (MAC) Hdr Length. */</i></td></tr>
<tr><th id="162">162</th><td><u>#<span data-ppcond="162">ifdef</span> <a class="macro" href="../../../build/include/rte_config.h.html#299" data-ref="_M/RTE_LIBRTE_SECURITY">RTE_LIBRTE_SECURITY</a></u></td></tr>
<tr><th id="163">163</th><td>		<i>/* inline ipsec related*/</i></td></tr>
<tr><th id="164">164</th><td>		<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="ixgbe_tx_offload::(anonymous)::sa_idx" title='ixgbe_tx_offload::(anonymous struct)::sa_idx' data-ref="ixgbe_tx_offload::(anonymous)::sa_idx">sa_idx</dfn>:<var>8</var>;	<i class="doc">/**&lt; TX SA database entry index */</i></td></tr>
<tr><th id="165">165</th><td>		<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="ixgbe_tx_offload::(anonymous)::sec_pad_len" title='ixgbe_tx_offload::(anonymous struct)::sec_pad_len' data-ref="ixgbe_tx_offload::(anonymous)::sec_pad_len">sec_pad_len</dfn>:<var>4</var>;	<i class="doc">/**&lt; padding length */</i></td></tr>
<tr><th id="166">166</th><td><u>#<span data-ppcond="162">endif</span></u></td></tr>
<tr><th id="167">167</th><td>	};</td></tr>
<tr><th id="168">168</th><td>};</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td><i>/*</i></td></tr>
<tr><th id="171">171</th><td><i> * Compare mask for vlan_macip_len.data,</i></td></tr>
<tr><th id="172">172</th><td><i> * should be in sync with ixgbe_vlan_macip.f layout.</i></td></tr>
<tr><th id="173">173</th><td><i> * */</i></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/TX_VLAN_CMP_MASK" data-ref="_M/TX_VLAN_CMP_MASK">TX_VLAN_CMP_MASK</dfn>        0xFFFF0000  /**&lt; VLAN length - 16-bits. */</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/TX_MAC_LEN_CMP_MASK" data-ref="_M/TX_MAC_LEN_CMP_MASK">TX_MAC_LEN_CMP_MASK</dfn>     0x0000FE00  /**&lt; MAC length - 7-bits. */</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/TX_IP_LEN_CMP_MASK" data-ref="_M/TX_IP_LEN_CMP_MASK">TX_IP_LEN_CMP_MASK</dfn>      0x000001FF  /**&lt; IP  length - 9-bits. */</u></td></tr>
<tr><th id="177">177</th><td><i class="doc">/** MAC+IP  length. */</i></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/TX_MACIP_LEN_CMP_MASK" data-ref="_M/TX_MACIP_LEN_CMP_MASK">TX_MACIP_LEN_CMP_MASK</dfn>   (TX_MAC_LEN_CMP_MASK | TX_IP_LEN_CMP_MASK)</u></td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><i class="doc">/**</i></td></tr>
<tr><th id="181">181</th><td><i class="doc"> * Structure to check if new context need be built</i></td></tr>
<tr><th id="182">182</th><td><i class="doc"> */</i></td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><b>struct</b> <dfn class="type def" id="ixgbe_advctx_info" title='ixgbe_advctx_info' data-ref="ixgbe_advctx_info">ixgbe_advctx_info</dfn> {</td></tr>
<tr><th id="185">185</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="ixgbe_advctx_info::flags" title='ixgbe_advctx_info::flags' data-ref="ixgbe_advctx_info::flags">flags</dfn>;           <i class="doc">/**&lt; ol_flags for context build. */</i></td></tr>
<tr><th id="186">186</th><td>	<i class="doc">/**&lt; tx offload: vlan, tso, l2-l3-l4 lengths. */</i></td></tr>
<tr><th id="187">187</th><td>	<b>union</b> <a class="type" href="#ixgbe_tx_offload" title='ixgbe_tx_offload' data-ref="ixgbe_tx_offload">ixgbe_tx_offload</a> <dfn class="decl field" id="ixgbe_advctx_info::tx_offload" title='ixgbe_advctx_info::tx_offload' data-ref="ixgbe_advctx_info::tx_offload">tx_offload</dfn>;</td></tr>
<tr><th id="188">188</th><td>	<i class="doc">/** compare mask for tx offload. */</i></td></tr>
<tr><th id="189">189</th><td>	<b>union</b> <a class="type" href="#ixgbe_tx_offload" title='ixgbe_tx_offload' data-ref="ixgbe_tx_offload">ixgbe_tx_offload</a> <dfn class="decl field" id="ixgbe_advctx_info::tx_offload_mask" title='ixgbe_advctx_info::tx_offload_mask' data-ref="ixgbe_advctx_info::tx_offload_mask">tx_offload_mask</dfn>;</td></tr>
<tr><th id="190">190</th><td>};</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><i class="doc">/**</i></td></tr>
<tr><th id="193">193</th><td><i class="doc"> * Structure associated with each TX queue.</i></td></tr>
<tr><th id="194">194</th><td><i class="doc"> */</i></td></tr>
<tr><th id="195">195</th><td><b>struct</b> <dfn class="type def" id="ixgbe_tx_queue" title='ixgbe_tx_queue' data-ref="ixgbe_tx_queue">ixgbe_tx_queue</dfn> {</td></tr>
<tr><th id="196">196</th><td>	<i class="doc">/** TX ring virtual address. */</i></td></tr>
<tr><th id="197">197</th><td>	<em>volatile</em> <b>union</b> <a class="type" href="base/ixgbe_type.h.html#ixgbe_adv_tx_desc" title='ixgbe_adv_tx_desc' data-ref="ixgbe_adv_tx_desc">ixgbe_adv_tx_desc</a> *<dfn class="decl field" id="ixgbe_tx_queue::tx_ring" title='ixgbe_tx_queue::tx_ring' data-ref="ixgbe_tx_queue::tx_ring">tx_ring</dfn>;</td></tr>
<tr><th id="198">198</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a>            <dfn class="decl field" id="ixgbe_tx_queue::tx_ring_phys_addr" title='ixgbe_tx_queue::tx_ring_phys_addr' data-ref="ixgbe_tx_queue::tx_ring_phys_addr">tx_ring_phys_addr</dfn>; <i class="doc">/**&lt; TX ring DMA address. */</i></td></tr>
<tr><th id="199">199</th><td>	<b>union</b> {</td></tr>
<tr><th id="200">200</th><td>		<b>struct</b> <a class="type" href="#ixgbe_tx_entry" title='ixgbe_tx_entry' data-ref="ixgbe_tx_entry">ixgbe_tx_entry</a> *<dfn class="decl field" id="ixgbe_tx_queue::(anonymous)::sw_ring" title='ixgbe_tx_queue::(anonymous union)::sw_ring' data-ref="ixgbe_tx_queue::(anonymous)::sw_ring">sw_ring</dfn>; <i class="doc">/**&lt; address of SW ring for scalar PMD. */</i></td></tr>
<tr><th id="201">201</th><td>		<b>struct</b> <a class="type" href="#ixgbe_tx_entry_v" title='ixgbe_tx_entry_v' data-ref="ixgbe_tx_entry_v">ixgbe_tx_entry_v</a> *<dfn class="decl field" id="ixgbe_tx_queue::(anonymous)::sw_ring_v" title='ixgbe_tx_queue::(anonymous union)::sw_ring_v' data-ref="ixgbe_tx_queue::(anonymous)::sw_ring_v">sw_ring_v</dfn>; <i class="doc">/**&lt; address of SW ring for vector PMD */</i></td></tr>
<tr><th id="202">202</th><td>	};</td></tr>
<tr><th id="203">203</th><td>	<em>volatile</em> <a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a>   *<dfn class="decl field" id="ixgbe_tx_queue::tdt_reg_addr" title='ixgbe_tx_queue::tdt_reg_addr' data-ref="ixgbe_tx_queue::tdt_reg_addr">tdt_reg_addr</dfn>; <i class="doc">/**&lt; Address of TDT register. */</i></td></tr>
<tr><th id="204">204</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a>            <dfn class="decl field" id="ixgbe_tx_queue::nb_tx_desc" title='ixgbe_tx_queue::nb_tx_desc' data-ref="ixgbe_tx_queue::nb_tx_desc">nb_tx_desc</dfn>;    <i class="doc">/**&lt; number of TX descriptors. */</i></td></tr>
<tr><th id="205">205</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a>            <dfn class="decl field" id="ixgbe_tx_queue::tx_tail" title='ixgbe_tx_queue::tx_tail' data-ref="ixgbe_tx_queue::tx_tail">tx_tail</dfn>;       <i class="doc">/**&lt; current value of TDT reg. */</i></td></tr>
<tr><th id="206">206</th><td>	<i class="doc">/**&lt; Start freeing TX buffers if there are less free descriptors than</i></td></tr>
<tr><th id="207">207</th><td><i class="doc">	     this value. */</i></td></tr>
<tr><th id="208">208</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a>            <dfn class="decl field" id="ixgbe_tx_queue::tx_free_thresh" title='ixgbe_tx_queue::tx_free_thresh' data-ref="ixgbe_tx_queue::tx_free_thresh">tx_free_thresh</dfn>;</td></tr>
<tr><th id="209">209</th><td>	<i class="doc">/** Number of TX descriptors to use before RS bit is set. */</i></td></tr>
<tr><th id="210">210</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a>            <dfn class="decl field" id="ixgbe_tx_queue::tx_rs_thresh" title='ixgbe_tx_queue::tx_rs_thresh' data-ref="ixgbe_tx_queue::tx_rs_thresh">tx_rs_thresh</dfn>;</td></tr>
<tr><th id="211">211</th><td>	<i class="doc">/** Number of TX descriptors used since RS bit was set. */</i></td></tr>
<tr><th id="212">212</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a>            <dfn class="decl field" id="ixgbe_tx_queue::nb_tx_used" title='ixgbe_tx_queue::nb_tx_used' data-ref="ixgbe_tx_queue::nb_tx_used">nb_tx_used</dfn>;</td></tr>
<tr><th id="213">213</th><td>	<i class="doc">/** Index to last TX descriptor to have been cleaned. */</i></td></tr>
<tr><th id="214">214</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a>            <dfn class="decl field" id="ixgbe_tx_queue::last_desc_cleaned" title='ixgbe_tx_queue::last_desc_cleaned' data-ref="ixgbe_tx_queue::last_desc_cleaned">last_desc_cleaned</dfn>;</td></tr>
<tr><th id="215">215</th><td>	<i class="doc">/** Total number of TX descriptors ready to be allocated. */</i></td></tr>
<tr><th id="216">216</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a>            <dfn class="decl field" id="ixgbe_tx_queue::nb_tx_free" title='ixgbe_tx_queue::nb_tx_free' data-ref="ixgbe_tx_queue::nb_tx_free">nb_tx_free</dfn>;</td></tr>
<tr><th id="217">217</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="ixgbe_tx_queue::tx_next_dd" title='ixgbe_tx_queue::tx_next_dd' data-ref="ixgbe_tx_queue::tx_next_dd">tx_next_dd</dfn>; <i class="doc">/**&lt; next desc to scan for DD bit */</i></td></tr>
<tr><th id="218">218</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="ixgbe_tx_queue::tx_next_rs" title='ixgbe_tx_queue::tx_next_rs' data-ref="ixgbe_tx_queue::tx_next_rs">tx_next_rs</dfn>; <i class="doc">/**&lt; next desc to set RS bit */</i></td></tr>
<tr><th id="219">219</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a>            <dfn class="decl field" id="ixgbe_tx_queue::queue_id" title='ixgbe_tx_queue::queue_id' data-ref="ixgbe_tx_queue::queue_id">queue_id</dfn>;      <i class="doc">/**&lt; TX queue index. */</i></td></tr>
<tr><th id="220">220</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a>            <dfn class="decl field" id="ixgbe_tx_queue::reg_idx" title='ixgbe_tx_queue::reg_idx' data-ref="ixgbe_tx_queue::reg_idx">reg_idx</dfn>;       <i class="doc">/**&lt; TX queue register index. */</i></td></tr>
<tr><th id="221">221</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a>            <dfn class="decl field" id="ixgbe_tx_queue::port_id" title='ixgbe_tx_queue::port_id' data-ref="ixgbe_tx_queue::port_id">port_id</dfn>;       <i class="doc">/**&lt; Device port identifier. */</i></td></tr>
<tr><th id="222">222</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a>             <dfn class="decl field" id="ixgbe_tx_queue::pthresh" title='ixgbe_tx_queue::pthresh' data-ref="ixgbe_tx_queue::pthresh">pthresh</dfn>;       <i class="doc">/**&lt; Prefetch threshold register. */</i></td></tr>
<tr><th id="223">223</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a>             <dfn class="decl field" id="ixgbe_tx_queue::hthresh" title='ixgbe_tx_queue::hthresh' data-ref="ixgbe_tx_queue::hthresh">hthresh</dfn>;       <i class="doc">/**&lt; Host threshold register. */</i></td></tr>
<tr><th id="224">224</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a>             <dfn class="decl field" id="ixgbe_tx_queue::wthresh" title='ixgbe_tx_queue::wthresh' data-ref="ixgbe_tx_queue::wthresh">wthresh</dfn>;       <i class="doc">/**&lt; Write-back threshold reg. */</i></td></tr>
<tr><th id="225">225</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="ixgbe_tx_queue::offloads" title='ixgbe_tx_queue::offloads' data-ref="ixgbe_tx_queue::offloads">offloads</dfn>; <i class="doc">/**&lt; Tx offload flags of DEV_TX_OFFLOAD_* */</i></td></tr>
<tr><th id="226">226</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a>            <dfn class="decl field" id="ixgbe_tx_queue::ctx_curr" title='ixgbe_tx_queue::ctx_curr' data-ref="ixgbe_tx_queue::ctx_curr">ctx_curr</dfn>;      <i class="doc">/**&lt; Hardware context states. */</i></td></tr>
<tr><th id="227">227</th><td>	<i class="doc">/** Hardware context0 history. */</i></td></tr>
<tr><th id="228">228</th><td>	<b>struct</b> <a class="type" href="#ixgbe_advctx_info" title='ixgbe_advctx_info' data-ref="ixgbe_advctx_info">ixgbe_advctx_info</a> <dfn class="decl field" id="ixgbe_tx_queue::ctx_cache" title='ixgbe_tx_queue::ctx_cache' data-ref="ixgbe_tx_queue::ctx_cache">ctx_cache</dfn>[<a class="enum" href="#IXGBE_CTX_NUM" title='IXGBE_CTX_NUM' data-ref="IXGBE_CTX_NUM">IXGBE_CTX_NUM</a>];</td></tr>
<tr><th id="229">229</th><td>	<em>const</em> <b>struct</b> <a class="type" href="#ixgbe_txq_ops" title='ixgbe_txq_ops' data-ref="ixgbe_txq_ops">ixgbe_txq_ops</a> *<dfn class="decl field" id="ixgbe_tx_queue::ops" title='ixgbe_tx_queue::ops' data-ref="ixgbe_tx_queue::ops">ops</dfn>;       <i class="doc">/**&lt; txq ops */</i></td></tr>
<tr><th id="230">230</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a>             <dfn class="decl field" id="ixgbe_tx_queue::tx_deferred_start" title='ixgbe_tx_queue::tx_deferred_start' data-ref="ixgbe_tx_queue::tx_deferred_start">tx_deferred_start</dfn>; <i class="doc">/**&lt; not in global dev start. */</i></td></tr>
<tr><th id="231">231</th><td><u>#<span data-ppcond="231">ifdef</span> <a class="macro" href="../../../build/include/rte_config.h.html#299" data-ref="_M/RTE_LIBRTE_SECURITY">RTE_LIBRTE_SECURITY</a></u></td></tr>
<tr><th id="232">232</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a>		    <dfn class="decl field" id="ixgbe_tx_queue::using_ipsec" title='ixgbe_tx_queue::using_ipsec' data-ref="ixgbe_tx_queue::using_ipsec">using_ipsec</dfn>;</td></tr>
<tr><th id="233">233</th><td>	<i class="doc">/**&lt; indicates that IPsec TX feature is in use */</i></td></tr>
<tr><th id="234">234</th><td><u>#<span data-ppcond="231">endif</span></u></td></tr>
<tr><th id="235">235</th><td>};</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td><b>struct</b> <dfn class="type def" id="ixgbe_txq_ops" title='ixgbe_txq_ops' data-ref="ixgbe_txq_ops">ixgbe_txq_ops</dfn> {</td></tr>
<tr><th id="238">238</th><td>	<em>void</em> (*<dfn class="decl field" id="ixgbe_txq_ops::release_mbufs" title='ixgbe_txq_ops::release_mbufs' data-ref="ixgbe_txq_ops::release_mbufs">release_mbufs</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_tx_queue" title='ixgbe_tx_queue' data-ref="ixgbe_tx_queue">ixgbe_tx_queue</a> *<dfn class="local col4 decl" id="424txq" title='txq' data-type='struct ixgbe_tx_queue *' data-ref="424txq">txq</dfn>);</td></tr>
<tr><th id="239">239</th><td>	<em>void</em> (*<dfn class="decl field" id="ixgbe_txq_ops::free_swring" title='ixgbe_txq_ops::free_swring' data-ref="ixgbe_txq_ops::free_swring">free_swring</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_tx_queue" title='ixgbe_tx_queue' data-ref="ixgbe_tx_queue">ixgbe_tx_queue</a> *<dfn class="local col5 decl" id="425txq" title='txq' data-type='struct ixgbe_tx_queue *' data-ref="425txq">txq</dfn>);</td></tr>
<tr><th id="240">240</th><td>	<em>void</em> (*<dfn class="decl field" id="ixgbe_txq_ops::reset" title='ixgbe_txq_ops::reset' data-ref="ixgbe_txq_ops::reset">reset</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_tx_queue" title='ixgbe_tx_queue' data-ref="ixgbe_tx_queue">ixgbe_tx_queue</a> *<dfn class="local col6 decl" id="426txq" title='txq' data-type='struct ixgbe_tx_queue *' data-ref="426txq">txq</dfn>);</td></tr>
<tr><th id="241">241</th><td>};</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><i>/*</i></td></tr>
<tr><th id="244">244</th><td><i> * Populate descriptors with the following info:</i></td></tr>
<tr><th id="245">245</th><td><i> * 1.) buffer_addr = phys_addr + headroom</i></td></tr>
<tr><th id="246">246</th><td><i> * 2.) cmd_type_len = DCMD_DTYP_FLAGS | pkt_len</i></td></tr>
<tr><th id="247">247</th><td><i> * 3.) olinfo_status = pkt_len &lt;&lt; PAYLEN_SHIFT</i></td></tr>
<tr><th id="248">248</th><td><i> */</i></td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td><i>/* Defines for Tx descriptor */</i></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/DCMD_DTYP_FLAGS" data-ref="_M/DCMD_DTYP_FLAGS">DCMD_DTYP_FLAGS</dfn> (IXGBE_ADVTXD_DTYP_DATA |\</u></td></tr>
<tr><th id="252">252</th><td><u>			 IXGBE_ADVTXD_DCMD_IFCS |\</u></td></tr>
<tr><th id="253">253</th><td><u>			 IXGBE_ADVTXD_DCMD_DEXT |\</u></td></tr>
<tr><th id="254">254</th><td><u>			 IXGBE_ADVTXD_DCMD_EOP)</u></td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><i>/* Takes an ethdev and a queue and sets up the tx function to be used based on</i></td></tr>
<tr><th id="258">258</th><td><i> * the queue parameters. Used in tx_queue_setup by primary process and then</i></td></tr>
<tr><th id="259">259</th><td><i> * in dev_init by secondary process when attaching to an existing ethdev.</i></td></tr>
<tr><th id="260">260</th><td><i> */</i></td></tr>
<tr><th id="261">261</th><td><em>void</em> <dfn class="decl fn" id="ixgbe_set_tx_function" title='ixgbe_set_tx_function' data-ref="ixgbe_set_tx_function">ixgbe_set_tx_function</dfn>(<b>struct</b> <a class="type" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev" title='rte_eth_dev' data-ref="rte_eth_dev">rte_eth_dev</a> *<dfn class="local col7 decl" id="427dev" title='dev' data-type='struct rte_eth_dev *' data-ref="427dev">dev</dfn>, <b>struct</b> <a class="type" href="#ixgbe_tx_queue" title='ixgbe_tx_queue' data-ref="ixgbe_tx_queue">ixgbe_tx_queue</a> *<dfn class="local col8 decl" id="428txq" title='txq' data-type='struct ixgbe_tx_queue *' data-ref="428txq">txq</dfn>);</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><i class="doc">/**</i></td></tr>
<tr><th id="264">264</th><td><i class="doc"> * Sets the rx_pkt_burst callback in the ixgbe rte_eth_dev instance.</i></td></tr>
<tr><th id="265">265</th><td><i class="doc"> *</i></td></tr>
<tr><th id="266">266</th><td><i class="doc"> * Sets the callback based on the device parameters:</i></td></tr>
<tr><th id="267">267</th><td><i class="doc"> *  - ixgbe_hw.rx_bulk_alloc_allowed</i></td></tr>
<tr><th id="268">268</th><td><i class="doc"> *  - rte_eth_dev_data.scattered_rx</i></td></tr>
<tr><th id="269">269</th><td><i class="doc"> *  - rte_eth_dev_data.lro</i></td></tr>
<tr><th id="270">270</th><td><i class="doc"> *  - conditions checked in ixgbe_rx_vec_condition_check()</i></td></tr>
<tr><th id="271">271</th><td><i class="doc"> *</i></td></tr>
<tr><th id="272">272</th><td><i class="doc"> *  This means that the parameters above have to be configured prior to calling</i></td></tr>
<tr><th id="273">273</th><td><i class="doc"> *  to this function.</i></td></tr>
<tr><th id="274">274</th><td><i class="doc"> *</i></td></tr>
<tr><th id="275">275</th><td><i class="doc"> * <span class="command">@dev</span> <span class="verb">rte_eth_dev handle</span></i></td></tr>
<tr><th id="276">276</th><td><i class="doc"> */</i></td></tr>
<tr><th id="277">277</th><td><em>void</em> <dfn class="decl fn" id="ixgbe_set_rx_function" title='ixgbe_set_rx_function' data-ref="ixgbe_set_rx_function">ixgbe_set_rx_function</dfn>(<b>struct</b> <a class="type" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev" title='rte_eth_dev' data-ref="rte_eth_dev">rte_eth_dev</a> *<dfn class="local col9 decl" id="429dev" title='dev' data-type='struct rte_eth_dev *' data-ref="429dev">dev</dfn>);</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl fn" id="ixgbe_recv_pkts_vec" title='ixgbe_recv_pkts_vec' data-ref="ixgbe_recv_pkts_vec">ixgbe_recv_pkts_vec</dfn>(<em>void</em> *<dfn class="local col0 decl" id="430rx_queue" title='rx_queue' data-type='void *' data-ref="430rx_queue">rx_queue</dfn>, <b>struct</b> <a class="type" href="../../../lib/librte_mbuf/rte_mbuf.h.html#rte_mbuf" title='rte_mbuf' data-ref="rte_mbuf">rte_mbuf</a> **<dfn class="local col1 decl" id="431rx_pkts" title='rx_pkts' data-type='struct rte_mbuf **' data-ref="431rx_pkts">rx_pkts</dfn>,</td></tr>
<tr><th id="280">280</th><td>		<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="432nb_pkts" title='nb_pkts' data-type='uint16_t' data-ref="432nb_pkts">nb_pkts</dfn>);</td></tr>
<tr><th id="281">281</th><td><a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl fn" id="ixgbe_recv_scattered_pkts_vec" title='ixgbe_recv_scattered_pkts_vec' data-ref="ixgbe_recv_scattered_pkts_vec">ixgbe_recv_scattered_pkts_vec</dfn>(<em>void</em> *<dfn class="local col3 decl" id="433rx_queue" title='rx_queue' data-type='void *' data-ref="433rx_queue">rx_queue</dfn>,</td></tr>
<tr><th id="282">282</th><td>		<b>struct</b> <a class="type" href="../../../lib/librte_mbuf/rte_mbuf.h.html#rte_mbuf" title='rte_mbuf' data-ref="rte_mbuf">rte_mbuf</a> **<dfn class="local col4 decl" id="434rx_pkts" title='rx_pkts' data-type='struct rte_mbuf **' data-ref="434rx_pkts">rx_pkts</dfn>, <a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="435nb_pkts" title='nb_pkts' data-type='uint16_t' data-ref="435nb_pkts">nb_pkts</dfn>);</td></tr>
<tr><th id="283">283</th><td><em>int</em> <dfn class="decl fn" id="ixgbe_rx_vec_dev_conf_condition_check" title='ixgbe_rx_vec_dev_conf_condition_check' data-ref="ixgbe_rx_vec_dev_conf_condition_check">ixgbe_rx_vec_dev_conf_condition_check</dfn>(<b>struct</b> <a class="type" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev" title='rte_eth_dev' data-ref="rte_eth_dev">rte_eth_dev</a> *<dfn class="local col6 decl" id="436dev" title='dev' data-type='struct rte_eth_dev *' data-ref="436dev">dev</dfn>);</td></tr>
<tr><th id="284">284</th><td><em>int</em> <dfn class="decl fn" id="ixgbe_rxq_vec_setup" title='ixgbe_rxq_vec_setup' data-ref="ixgbe_rxq_vec_setup">ixgbe_rxq_vec_setup</dfn>(<b>struct</b> <a class="type" href="#ixgbe_rx_queue" title='ixgbe_rx_queue' data-ref="ixgbe_rx_queue">ixgbe_rx_queue</a> *<dfn class="local col7 decl" id="437rxq" title='rxq' data-type='struct ixgbe_rx_queue *' data-ref="437rxq">rxq</dfn>);</td></tr>
<tr><th id="285">285</th><td><em>void</em> <dfn class="decl fn" id="ixgbe_rx_queue_release_mbufs_vec" title='ixgbe_rx_queue_release_mbufs_vec' data-ref="ixgbe_rx_queue_release_mbufs_vec">ixgbe_rx_queue_release_mbufs_vec</dfn>(<b>struct</b> <a class="type" href="#ixgbe_rx_queue" title='ixgbe_rx_queue' data-ref="ixgbe_rx_queue">ixgbe_rx_queue</a> *<dfn class="local col8 decl" id="438rxq" title='rxq' data-type='struct ixgbe_rx_queue *' data-ref="438rxq">rxq</dfn>);</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><b>extern</b> <em>const</em> <a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="ptype_table" title='ptype_table' data-ref="ptype_table">ptype_table</dfn>[<a class="macro" href="#61" title="0X80" data-ref="_M/IXGBE_PACKET_TYPE_MAX">IXGBE_PACKET_TYPE_MAX</a>];</td></tr>
<tr><th id="288">288</th><td><b>extern</b> <em>const</em> <a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="ptype_table_tn" title='ptype_table_tn' data-ref="ptype_table_tn">ptype_table_tn</dfn>[<a class="macro" href="#62" title="0X100" data-ref="_M/IXGBE_PACKET_TYPE_TN_MAX">IXGBE_PACKET_TYPE_TN_MAX</a>];</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td><u>#<span data-ppcond="290">ifdef</span> <span class="macro" data-ref="_M/RTE_IXGBE_INC_VECTOR">RTE_IXGBE_INC_VECTOR</span></u></td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>uint16_t ixgbe_xmit_fixed_burst_vec(<em>void</em> *tx_queue, <b>struct</b> rte_mbuf **tx_pkts,</td></tr>
<tr><th id="293">293</th><td>				    uint16_t nb_pkts);</td></tr>
<tr><th id="294">294</th><td><em>int</em> ixgbe_txq_vec_setup(<b>struct</b> ixgbe_tx_queue *txq);</td></tr>
<tr><th id="295">295</th><td><u>#<span data-ppcond="290">endif</span> /* RTE_IXGBE_INC_VECTOR */</u></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl fn" id="ixgbe_get_tx_port_offloads" title='ixgbe_get_tx_port_offloads' data-ref="ixgbe_get_tx_port_offloads">ixgbe_get_tx_port_offloads</dfn>(<b>struct</b> <a class="type" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev" title='rte_eth_dev' data-ref="rte_eth_dev">rte_eth_dev</a> *<dfn class="local col9 decl" id="439dev" title='dev' data-type='struct rte_eth_dev *' data-ref="439dev">dev</dfn>);</td></tr>
<tr><th id="298">298</th><td><a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl fn" id="ixgbe_get_rx_queue_offloads" title='ixgbe_get_rx_queue_offloads' data-ref="ixgbe_get_rx_queue_offloads">ixgbe_get_rx_queue_offloads</dfn>(<b>struct</b> <a class="type" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev" title='rte_eth_dev' data-ref="rte_eth_dev">rte_eth_dev</a> *<dfn class="local col0 decl" id="440dev" title='dev' data-type='struct rte_eth_dev *' data-ref="440dev">dev</dfn>);</td></tr>
<tr><th id="299">299</th><td><a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl fn" id="ixgbe_get_rx_port_offloads" title='ixgbe_get_rx_port_offloads' data-ref="ixgbe_get_rx_port_offloads">ixgbe_get_rx_port_offloads</dfn>(<b>struct</b> <a class="type" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev" title='rte_eth_dev' data-ref="rte_eth_dev">rte_eth_dev</a> *<dfn class="local col1 decl" id="441dev" title='dev' data-type='struct rte_eth_dev *' data-ref="441dev">dev</dfn>);</td></tr>
<tr><th id="300">300</th><td><a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl fn" id="ixgbe_get_tx_queue_offloads" title='ixgbe_get_tx_queue_offloads' data-ref="ixgbe_get_tx_queue_offloads">ixgbe_get_tx_queue_offloads</dfn>(<b>struct</b> <a class="type" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev" title='rte_eth_dev' data-ref="rte_eth_dev">rte_eth_dev</a> *<dfn class="local col2 decl" id="442dev" title='dev' data-type='struct rte_eth_dev *' data-ref="442dev">dev</dfn>);</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><u>#<span data-ppcond="5">endif</span> /* _IXGBE_RXTX_H_ */</u></td></tr>
<tr><th id="303">303</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ixgbe_ethdev.c.html'>dpdk_18.05/drivers/net/ixgbe/ixgbe_ethdev.c</a><br/>Generated on <em>2018-Jul-25</em> from project dpdk_18.05 revision <em>18.05</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
