
*** Running vivado
    with args -log vga_display.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_display.tcl



****** Vivado v2022.1.1 (64-bit)
  **** SW Build 3557992 on Fri Jun  3 09:58:00 MDT 2022
  **** IP Build 3556342 on Fri Jun  3 19:31:36 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source vga_display.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Matt/Downloads/AT426-BU-98000-r0p1-00rel0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top vga_display -part xc7s25csga225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11652
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1294.137 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_display' [G:/My Drive/FPGA_Development/spartan7_vga_display/spartan7_vga_display.srcs/sources_1/new/vga_display.vhd:64]
INFO: [Synth 8-3491] module 'clk_65mhz' declared at 'G:/My Drive/FPGA_Development/spartan7_vga_display/spartan7_vga_display.runs/synth_1/.Xil/Vivado-34292-Squid/realtime/clk_65mhz_stub.v:5' bound to instance 'clk_65m' of component 'clk_65mhz' [G:/My Drive/FPGA_Development/spartan7_vga_display/spartan7_vga_display.srcs/sources_1/new/vga_display.vhd:117]
INFO: [Synth 8-6157] synthesizing module 'clk_65mhz' [G:/My Drive/FPGA_Development/spartan7_vga_display/spartan7_vga_display.runs/synth_1/.Xil/Vivado-34292-Squid/realtime/clk_65mhz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_65mhz' (0#1) [G:/My Drive/FPGA_Development/spartan7_vga_display/spartan7_vga_display.runs/synth_1/.Xil/Vivado-34292-Squid/realtime/clk_65mhz_stub.v:5]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'G:/My Drive/FPGA_Development/spartan7_vga_display/spartan7_vga_display.runs/synth_1/.Xil/Vivado-34292-Squid/realtime/blk_mem_gen_0_stub.v:5' bound to instance 'bram' of component 'blk_mem_gen_0' [G:/My Drive/FPGA_Development/spartan7_vga_display/spartan7_vga_display.srcs/sources_1/new/vga_display.vhd:128]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [G:/My Drive/FPGA_Development/spartan7_vga_display/spartan7_vga_display.runs/synth_1/.Xil/Vivado-34292-Squid/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [G:/My Drive/FPGA_Development/spartan7_vga_display/spartan7_vga_display.runs/synth_1/.Xil/Vivado-34292-Squid/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'vga_display' (0#1) [G:/My Drive/FPGA_Development/spartan7_vga_display/spartan7_vga_display.srcs/sources_1/new/vga_display.vhd:64]
WARNING: [Synth 8-3848] Net led0_g in module/entity vga_display does not have driver. [G:/My Drive/FPGA_Development/spartan7_vga_display/spartan7_vga_display.srcs/sources_1/new/vga_display.vhd:57]
WARNING: [Synth 8-3848] Net clk_reset in module/entity vga_display does not have driver. [G:/My Drive/FPGA_Development/spartan7_vga_display/spartan7_vga_display.srcs/sources_1/new/vga_display.vhd:101]
WARNING: [Synth 8-7129] Port led0_g in module vga_display is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1294.137 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1294.137 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1294.137 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1294.137 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [g:/My Drive/FPGA_Development/spartan7_vga_display/spartan7_vga_display.gen/sources_1/ip/clk_65mhz/clk_65mhz/clk_65mhz_in_context.xdc] for cell 'clk_65m'
Finished Parsing XDC File [g:/My Drive/FPGA_Development/spartan7_vga_display/spartan7_vga_display.gen/sources_1/ip/clk_65mhz/clk_65mhz/clk_65mhz_in_context.xdc] for cell 'clk_65m'
Parsing XDC File [g:/My Drive/FPGA_Development/spartan7_vga_display/spartan7_vga_display.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'bram'
Finished Parsing XDC File [g:/My Drive/FPGA_Development/spartan7_vga_display/spartan7_vga_display.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'bram'
Parsing XDC File [G:/My Drive/FPGA_Development/Cmod-S7-25-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [G:/My Drive/FPGA_Development/Cmod-S7-25-Master.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [G:/My Drive/FPGA_Development/Cmod-S7-25-Master.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'led0_b'. [G:/My Drive/FPGA_Development/Cmod-S7-25-Master.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'led0_r'. [G:/My Drive/FPGA_Development/Cmod-S7-25-Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [G:/My Drive/FPGA_Development/Cmod-S7-25-Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [G:/My Drive/FPGA_Development/Cmod-S7-25-Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [G:/My Drive/FPGA_Development/Cmod-S7-25-Master.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [G:/My Drive/FPGA_Development/Cmod-S7-25-Master.xdc:23]
Finished Parsing XDC File [G:/My Drive/FPGA_Development/Cmod-S7-25-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [G:/My Drive/FPGA_Development/Cmod-S7-25-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/vga_display_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/My Drive/FPGA_Development/Cmod-S7-25-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1310.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1310.148 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bram' at clock pin 'clka' is different from the actual clock period '7.326', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1312.074 ; gain = 17.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1312.074 ; gain = 17.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  {g:/My Drive/FPGA_Development/spartan7_vga_display/spartan7_vga_display.gen/sources_1/ip/clk_65mhz/clk_65mhz/clk_65mhz_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  {g:/My Drive/FPGA_Development/spartan7_vga_display/spartan7_vga_display.gen/sources_1/ip/clk_65mhz/clk_65mhz/clk_65mhz_in_context.xdc}, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for clk_65m. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1312.074 ; gain = 17.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1312.074 ; gain = 17.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ja[1] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port led0_g in module vga_display is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1312.074 ; gain = 17.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1312.074 ; gain = 17.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1312.074 ; gain = 17.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1312.074 ; gain = 17.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module clk_65m has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1312.074 ; gain = 17.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1312.074 ; gain = 17.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1312.074 ; gain = 17.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1312.074 ; gain = 17.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1312.074 ; gain = 17.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1312.074 ; gain = 17.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_65mhz     |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |clk_65mhz   |     1|
|3     |CARRY4      |    15|
|4     |LUT1        |     2|
|5     |LUT2        |     3|
|6     |LUT3        |     6|
|7     |LUT4        |    13|
|8     |LUT5        |     9|
|9     |LUT6        |    14|
|10    |FDRE        |    76|
|11    |OBUF        |     3|
|12    |OBUFT       |     2|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1312.074 ; gain = 17.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1312.074 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1312.074 ; gain = 17.938
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1312.074 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1312.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 76eb4ac1
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 16 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1312.074 ; gain = 17.938
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'G:/My Drive/FPGA_Development/spartan7_vga_display/spartan7_vga_display.runs/synth_1/vga_display.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_display_utilization_synth.rpt -pb vga_display_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 20 17:39:06 2022...
