###############################################################
#  Generated by:      Cadence Innovus 21.14-s109_1
#  OS:                Linux x86_64(Host ID vlsipool-k08)
#  Generated on:      Mon Mar 17 15:57:24 2025
#  Design:            switch
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -outDir /net/badwater/z/hyunwon/Documents/TSMC_Prowess/tsmc28/module/switch/apr/reports
###############################################################

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.157  |  0.200  |  0.157  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   592   |   276   |   464   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.832%
       (99.706% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
