

================================================================
== Vitis HLS Report for 'krnl_vadd'
================================================================
* Date:           Mon Mar 27 18:22:37 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_vadd
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+----------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline |
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type   |
    +---------+---------+----------+----------+---------+---------+----------+
    |  1000078|  1000078|  3.333 ms|  3.333 ms|  1000076|  1000076|  dataflow|
    +---------+---------+----------+----------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +-----------------+--------------+---------+---------+----------+----------+---------+---------+---------+
        |                 |              |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
        |     Instance    |    Module    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
        +-----------------+--------------+---------+---------+----------+----------+---------+---------+---------+
        |entry_proc_U0    |entry_proc    |        0|        0|      0 ns|      0 ns|        0|        0|       no|
        |load_input_U0    |load_input    |  1000075|  1000075|  3.333 ms|  3.333 ms|  1000075|  1000075|       no|
        |compute_add_U0   |compute_add   |  1000006|  1000006|  3.333 ms|  3.333 ms|  1000006|  1000006|       no|
        |store_result_U0  |store_result  |       70|       70|  0.233 us|  0.233 us|       70|       70|       no|
        +-----------------+--------------+---------+---------+----------+----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       24|     -|
|FIFO                 |        -|      -|      209|      162|     -|
|Instance             |        0|      -|     1526|     2843|     0|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       18|     -|
|Register             |        -|      -|        8|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     1743|     3047|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+------+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------+---------------+---------+----+-----+------+-----+
    |compute_add_U0   |compute_add    |        0|   0|  139|   233|    0|
    |control_s_axi_U  |control_s_axi  |        0|   0|  214|   360|    0|
    |entry_proc_U0    |entry_proc     |        0|   0|    3|    37|    0|
    |gmem0_m_axi_U    |gmem0_m_axi    |        0|   0|  764|  1118|    0|
    |load_input_U0    |load_input     |        0|   0|  238|   704|    0|
    |store_result_U0  |store_result   |        0|   0|  168|   391|    0|
    +-----------------+---------------+---------+----+-----+------+-----+
    |Total            |               |        0|   0| 1526|  2843|    0|
    +-----------------+---------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------+---------+----+----+-----+------+-----+---------+
    |     Name     | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------+---------+----+----+-----+------+-----+---------+
    |in1_stream_U  |        0|  68|   0|    -|     2|   32|       64|
    |out_r_c_U     |        0|   5|   0|    -|     4|   64|      256|
    |out_stream_U  |        0|  68|   0|    -|     2|   32|       64|
    |size_c_U      |        0|  68|   0|    -|     2|   32|       64|
    +--------------+---------+----+----+-----+------+-----+---------+
    |Total         |        0| 209|   0|    0|    10|  160|      448|
    +--------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |ap_ext_blocking_n               |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_sub_n           |       and|   0|  0|   2|           1|           1|
    |ap_idle                         |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n               |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_sub_n           |       and|   0|  0|   2|           1|           1|
    |ap_str_blocking_n               |       and|   0|  0|   2|           1|           1|
    |ap_str_blocking_sub_n           |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                   |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |load_input_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_load_input_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  24|          12|          12|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_load_input_U0_ap_ready  |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  18|          4|    2|          4|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_ext_blocking_n_reg               |  1|   0|    1|          0|
    |ap_int_blocking_n_reg               |  1|   0|    1|          0|
    |ap_rst_n_inv                        |  1|   0|    1|          0|
    |ap_rst_reg_1                        |  1|   0|    1|          0|
    |ap_rst_reg_2                        |  1|   0|    1|          0|
    |ap_str_blocking_n_reg               |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_load_input_U0_ap_ready  |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  8|   0|    8|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|     krnl_vadd|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|     krnl_vadd|  return value|
|event_done             |  out|    1|  ap_ctrl_chain|     krnl_vadd|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|     krnl_vadd|  return value|
|event_start            |  out|    1|  ap_ctrl_chain|     krnl_vadd|  return value|
|stall_start_ext        |  out|    1|  ap_ctrl_chain|     krnl_vadd|  return value|
|stall_done_ext         |  out|    1|  ap_ctrl_chain|     krnl_vadd|  return value|
|stall_start_str        |  out|    1|  ap_ctrl_chain|     krnl_vadd|  return value|
|stall_done_str         |  out|    1|  ap_ctrl_chain|     krnl_vadd|  return value|
|stall_start_int        |  out|    1|  ap_ctrl_chain|     krnl_vadd|  return value|
|stall_done_int         |  out|    1|  ap_ctrl_chain|     krnl_vadd|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|          m_axi|         gmem0|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

