
<!DOCTYPE html>

<html xmlns="http://www.w3.org/1999/xhtml" lang="en">
  <head>
    <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

    <title>ARM Virtual Generic Interrupt Controller v2 (VGIC) &#8212; The Linux Kernel 6.2.0-rc4+ documentation</title>
    <link rel="stylesheet" href="../../../_static/alabaster.css" type="text/css" />
    <link rel="stylesheet" href="../../../_static/pygments.css" type="text/css" />
    <script id="documentation_options" data-url_root="../../../" src="../../../_static/documentation_options.js"></script>
    <script src="../../../_static/jquery.js"></script>
    <script src="../../../_static/underscore.js"></script>
    <script src="../../../_static/doctools.js"></script>
    <script src="../../../_static/language_data.js"></script>
    <link rel="index" title="Index" href="../../../genindex.html" />
    <link rel="search" title="Search" href="../../../search.html" />
    <link rel="next" title="ARM Virtual Generic Interrupt Controller v3 and later (VGICv3)" href="arm-vgic-v3.html" />
    <link rel="prev" title="ARM Virtual Interrupt Translation Service (ITS)" href="arm-vgic-its.html" />
   
  <link rel="stylesheet" href="../../../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="arm-virtual-generic-interrupt-controller-v2-vgic">
<h1>ARM Virtual Generic Interrupt Controller v2 (VGIC)<a class="headerlink" href="#arm-virtual-generic-interrupt-controller-v2-vgic" title="Permalink to this headline">¶</a></h1>
<p>Device types supported:</p>
<blockquote>
<div><ul class="simple">
<li><p>KVM_DEV_TYPE_ARM_VGIC_V2     ARM Generic Interrupt Controller v2.0</p></li>
</ul>
</div></blockquote>
<p>Only one VGIC instance may be instantiated through either this API or the
legacy KVM_CREATE_IRQCHIP API.  The created VGIC will act as the VM interrupt
controller, requiring emulated user-space devices to inject interrupts to the
VGIC instead of directly to CPUs.</p>
<p>GICv3 implementations with hardware compatibility support allow creating a
guest GICv2 through this interface.  For information on creating a guest GICv3
device and guest ITS devices, see <a class="reference internal" href="arm-vgic-v3.html"><span class="doc">ARM Virtual Generic Interrupt Controller v3 and later (VGICv3)</span></a>.  It is not possible to
create both a GICv3 and GICv2 device on the same VM.</p>
<dl>
<dt>Groups:</dt><dd><dl>
<dt>KVM_DEV_ARM_VGIC_GRP_ADDR</dt><dd><p>Attributes:</p>
<blockquote>
<div><dl class="simple">
<dt>KVM_VGIC_V2_ADDR_TYPE_DIST (rw, 64-bit)</dt><dd><p>Base address in the guest physical address space of the GIC distributor
register mappings. Only valid for KVM_DEV_TYPE_ARM_VGIC_V2.
This address needs to be 4K aligned and the region covers 4 KByte.</p>
</dd>
<dt>KVM_VGIC_V2_ADDR_TYPE_CPU (rw, 64-bit)</dt><dd><p>Base address in the guest physical address space of the GIC virtual cpu
interface register mappings. Only valid for KVM_DEV_TYPE_ARM_VGIC_V2.
This address needs to be 4K aligned and the region covers 4 KByte.</p>
</dd>
</dl>
</div></blockquote>
</dd>
</dl>
<p>Errors:</p>
<blockquote>
<div><table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 90%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>-E2BIG</p></td>
<td><p>Address outside of addressable IPA range</p></td>
</tr>
<tr class="row-even"><td><p>-EINVAL</p></td>
<td><p>Incorrectly aligned address</p></td>
</tr>
<tr class="row-odd"><td><p>-EEXIST</p></td>
<td><p>Address already configured</p></td>
</tr>
<tr class="row-even"><td><p>-ENXIO</p></td>
<td><p>The group or attribute is unknown/unsupported for this device
or hardware support is missing.</p></td>
</tr>
<tr class="row-odd"><td><p>-EFAULT</p></td>
<td><p>Invalid user pointer for attr-&gt;addr.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<dl>
<dt>KVM_DEV_ARM_VGIC_GRP_DIST_REGS</dt><dd><p>Attributes:</p>
<blockquote>
<div><p>The attr field of kvm_device_attr encodes two values:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>bits:     | 63   ....  40 | 39 ..  32  |  31   ....    0 |
values:   |    reserved   | vcpu_index |      offset     |
</pre></div>
</div>
<p>All distributor regs are (rw, 32-bit)</p>
<p>The offset is relative to the “Distributor base address” as defined in the
GICv2 specs.  Getting or setting such a register has the same effect as
reading or writing the register on the actual hardware from the cpu whose
index is specified with the vcpu_index field.  Note that most distributor
fields are not banked, but return the same value regardless of the
vcpu_index used to access the register.</p>
<p>GICD_IIDR.Revision is updated when the KVM implementation of an emulated
GICv2 is changed in a way directly observable by the guest or userspace.
Userspace should read GICD_IIDR from KVM and write back the read value to
confirm its expected behavior is aligned with the KVM implementation.
Userspace should set GICD_IIDR before setting any other registers (both
KVM_DEV_ARM_VGIC_GRP_DIST_REGS and KVM_DEV_ARM_VGIC_GRP_CPU_REGS) to ensure
the expected behavior. Unless GICD_IIDR has been set from userspace, writes
to the interrupt group registers (GICD_IGROUPR) are ignored.</p>
</div></blockquote>
</dd>
</dl>
<p>Errors:</p>
<blockquote>
<div><table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 88%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>-ENXIO</p></td>
<td><p>Getting or setting this register is not yet supported</p></td>
</tr>
<tr class="row-even"><td><p>-EBUSY</p></td>
<td><p>One or more VCPUs are running</p></td>
</tr>
<tr class="row-odd"><td><p>-EINVAL</p></td>
<td><p>Invalid vcpu_index supplied</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<dl>
<dt>KVM_DEV_ARM_VGIC_GRP_CPU_REGS</dt><dd><p>Attributes:</p>
<blockquote>
<div><p>The attr field of kvm_device_attr encodes two values:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>bits:     | 63   ....  40 | 39 ..  32  |  31   ....    0 |
values:   |    reserved   | vcpu_index |      offset     |
</pre></div>
</div>
<p>All CPU interface regs are (rw, 32-bit)</p>
<p>The offset specifies the offset from the “CPU interface base address” as
defined in the GICv2 specs.  Getting or setting such a register has the
same effect as reading or writing the register on the actual hardware.</p>
<p>The Active Priorities Registers APRn are implementation defined, so we set a
fixed format for our implementation that fits with the model of a “GICv2
implementation without the security extensions” which we present to the
guest.  This interface always exposes four register APR[0-3] describing the
maximum possible 128 preemption levels.  The semantics of the register
indicate if any interrupts in a given preemption level are in the active
state by setting the corresponding bit.</p>
<p>Thus, preemption level X has one or more active interrupts if and only if:</p>
<blockquote>
<div><p>APRn[X mod 32] == 0b1,  where n = X / 32</p>
</div></blockquote>
<p>Bits for undefined preemption levels are RAZ/WI.</p>
<p>Note that this differs from a CPU’s view of the APRs on hardware in which
a GIC without the security extensions expose group 0 and group 1 active
priorities in separate register groups, whereas we show a combined view
similar to GICv2’s GICH_APR.</p>
<p>For historical reasons and to provide ABI compatibility with userspace we
export the GICC_PMR register in the format of the GICH_VMCR.VMPriMask
field in the lower 5 bits of a word, meaning that userspace must always
use the lower 5 bits to communicate with the KVM device and must shift the
value left by 3 places to obtain the actual priority mask level.</p>
</div></blockquote>
</dd>
</dl>
<p>Errors:</p>
<blockquote>
<div><table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 88%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>-ENXIO</p></td>
<td><p>Getting or setting this register is not yet supported</p></td>
</tr>
<tr class="row-even"><td><p>-EBUSY</p></td>
<td><p>One or more VCPUs are running</p></td>
</tr>
<tr class="row-odd"><td><p>-EINVAL</p></td>
<td><p>Invalid vcpu_index supplied</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<dl>
<dt>KVM_DEV_ARM_VGIC_GRP_NR_IRQS</dt><dd><p>Attributes:</p>
<blockquote>
<div><p>A value describing the number of interrupts (SGI, PPI and SPI) for
this GIC instance, ranging from 64 to 1024, in increments of 32.</p>
</div></blockquote>
</dd>
</dl>
<p>Errors:</p>
<blockquote>
<div><table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 90%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>-EINVAL</p></td>
<td><p>Value set is out of the expected range</p></td>
</tr>
<tr class="row-even"><td><p>-EBUSY</p></td>
<td><p>Value has already be set, or GIC has already been initialized
with default values.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<dl>
<dt>KVM_DEV_ARM_VGIC_GRP_CTRL</dt><dd><p>Attributes:</p>
<blockquote>
<div><dl class="simple">
<dt>KVM_DEV_ARM_VGIC_CTRL_INIT</dt><dd><p>request the initialization of the VGIC or ITS, no additional parameter
in kvm_device_attr.addr.</p>
</dd>
</dl>
</div></blockquote>
</dd>
</dl>
<p>Errors:</p>
<blockquote>
<div><table class="docutils align-default">
<colgroup>
<col style="width: 11%" />
<col style="width: 89%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>-ENXIO</p></td>
<td><p>VGIC not properly configured as required prior to calling
this attribute</p></td>
</tr>
<tr class="row-even"><td><p>-ENODEV</p></td>
<td><p>no online VCPU</p></td>
</tr>
<tr class="row-odd"><td><p>-ENOMEM</p></td>
<td><p>memory shortage when allocating vgic internal data</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</dd>
</dl>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../../../index.html">The Linux Kernel</a></h1>



<p class="blurb">6.2.0-rc4-6.2.0-rc4+</p>







<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" />
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>$('#searchbox').show(0);</script>
  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="../../../_sources/virt/kvm/devices/arm-vgic.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;The kernel development community.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 2.4.4</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../../../_sources/virt/kvm/devices/arm-vgic.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>