# Signal-to-Inference Architecture Simulation

This project simulates a full signal-to-inference pipeline for an AI inference system-on-chip (SoC). It models a real-time system that integrates traditional DSP blocks (like FFT) with neural network inference, all controlled via a simulated register interface.

> âš™ï¸ Bridging signal processing with machine learning in a hardware-aware architecture.

## ğŸ¯ Project Goals

- Demonstrate **system-level thinking** in AI platform design
- Integrate **signal preprocessing** with **PyTorch inference**
- Simulate **hardware/software interface** via register control
- Provide a modular and testable platform for AI SoC experimentation

## ğŸ“ System Architecture

                +---------------------+
                |   I/Q Signal Input   |
                +----------+----------+
                           |
                           v
                    +-------------+
                    |  FFT Engine | <â”€â”€â”€[Controlled via Register File]
                    +------+------+ 
                           |
                           v
              +-------------------------+
              | Feature Extractor (Opt) |  â† e.g., magnitude, energy
              +------------+------------+
                           |
                           v
                +----------------------+
                |  PyTorch AI Classifier|
                +-----------+----------+
                            |
                            v
             +----------------------------+
             | Result Output Register File |
             +----------------------------+

## ğŸ”„ Control Interface (Software Simulation)

                +-------------------------+
                |     Register Map       |
                |-------------------------|
                | 0x00: FFT Size         |
                | 0x04: Window Type      |
                | 0x08: Enable Inference |
                | 0x0C: Inference Result |
                +-----------+-------------+
                            ^
                            |
                      +-----+-----+
                      | CLI Tool  |
                      +-----------+


## Folder structure:

```
signal-to-inference-arch/
â”œâ”€â”€ model/
â”‚   â””â”€â”€ rf_classifier.py           # Tiny PyTorch model (starter)
â”œâ”€â”€ hardware_sim/
â”‚   â”œâ”€â”€ fft_block.py               # Simulated FFT module using numpy
â”‚   â”œâ”€â”€ register_map.py            # Simple class for memory-mapped register simulation
â”‚   â””â”€â”€ system_runner.py           # Orchestrates the full pipeline
â”œâ”€â”€ interface/
â”‚   â””â”€â”€ cli_controller.py          # CLI to write/read registers, trigger inference
â”œâ”€â”€ tests/
â”‚   â””â”€â”€ test_pipeline.py           # Basic pipeline test case
â”œâ”€â”€ README.md                      # Overview + diagram + usage
â””â”€â”€ requirements.txt               # Dependencies: numpy, torch, etc.
```
## ğŸ”§ Getting Started

### Prerequisites
- Python 3.8+
- `pip install -r requirements.txt`

### Run the CLI:

``` bash

python interface/cli_controller.py

# Set FFT size to 128
set_reg fft_size 128

# Enable model inference
set_reg model_enable 1

# Load input samples (file or mock)
run_pipeline input_samples.npy

```


ğŸ‘¨â€ğŸ’» Author
- Ronen Cohen
- System Architect & Algorithm Engineer
- LinkedIn: Contact Me
- GitHub: https://github.com/ronenco/

