
STM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000641c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b8  08006528  08006528  00007528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080066e0  080066e0  00008078  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080066e0  080066e0  00008078  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080066e0  080066e0  00008078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080066e0  080066e0  000076e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080066e4  080066e4  000076e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  080066e8  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e4  20000078  08006760  00008078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000035c  08006760  0000835c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001144a  00000000  00000000  000080a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002baf  00000000  00000000  000194eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001108  00000000  00000000  0001c0a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d68  00000000  00000000  0001d1a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019834  00000000  00000000  0001df10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016290  00000000  00000000  00037744  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092671  00000000  00000000  0004d9d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e0045  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b88  00000000  00000000  000e0088  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000e4c10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000078 	.word	0x20000078
 8000128:	00000000 	.word	0x00000000
 800012c:	08006510 	.word	0x08006510

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000007c 	.word	0x2000007c
 8000148:	08006510 	.word	0x08006510

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	@ 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ba:	2afd      	cmp	r2, #253	@ 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	@ 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	@ 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	@ 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__gesf2>:
 8000608:	f04f 3cff 	mov.w	ip, #4294967295
 800060c:	e006      	b.n	800061c <__cmpsf2+0x4>
 800060e:	bf00      	nop

08000610 <__lesf2>:
 8000610:	f04f 0c01 	mov.w	ip, #1
 8000614:	e002      	b.n	800061c <__cmpsf2+0x4>
 8000616:	bf00      	nop

08000618 <__cmpsf2>:
 8000618:	f04f 0c01 	mov.w	ip, #1
 800061c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000620:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000624:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000628:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800062c:	bf18      	it	ne
 800062e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000632:	d011      	beq.n	8000658 <__cmpsf2+0x40>
 8000634:	b001      	add	sp, #4
 8000636:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063a:	bf18      	it	ne
 800063c:	ea90 0f01 	teqne	r0, r1
 8000640:	bf58      	it	pl
 8000642:	ebb2 0003 	subspl.w	r0, r2, r3
 8000646:	bf88      	it	hi
 8000648:	17c8      	asrhi	r0, r1, #31
 800064a:	bf38      	it	cc
 800064c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000650:	bf18      	it	ne
 8000652:	f040 0001 	orrne.w	r0, r0, #1
 8000656:	4770      	bx	lr
 8000658:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800065c:	d102      	bne.n	8000664 <__cmpsf2+0x4c>
 800065e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000662:	d105      	bne.n	8000670 <__cmpsf2+0x58>
 8000664:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000668:	d1e4      	bne.n	8000634 <__cmpsf2+0x1c>
 800066a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800066e:	d0e1      	beq.n	8000634 <__cmpsf2+0x1c>
 8000670:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <__aeabi_cfrcmple>:
 8000678:	4684      	mov	ip, r0
 800067a:	4608      	mov	r0, r1
 800067c:	4661      	mov	r1, ip
 800067e:	e7ff      	b.n	8000680 <__aeabi_cfcmpeq>

08000680 <__aeabi_cfcmpeq>:
 8000680:	b50f      	push	{r0, r1, r2, r3, lr}
 8000682:	f7ff ffc9 	bl	8000618 <__cmpsf2>
 8000686:	2800      	cmp	r0, #0
 8000688:	bf48      	it	mi
 800068a:	f110 0f00 	cmnmi.w	r0, #0
 800068e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000690 <__aeabi_fcmpeq>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff fff4 	bl	8000680 <__aeabi_cfcmpeq>
 8000698:	bf0c      	ite	eq
 800069a:	2001      	moveq	r0, #1
 800069c:	2000      	movne	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_fcmplt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffea 	bl	8000680 <__aeabi_cfcmpeq>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_fcmple>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffe0 	bl	8000680 <__aeabi_cfcmpeq>
 80006c0:	bf94      	ite	ls
 80006c2:	2001      	movls	r0, #1
 80006c4:	2000      	movhi	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_fcmpge>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffd2 	bl	8000678 <__aeabi_cfrcmple>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_fcmpgt>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffc8 	bl	8000678 <__aeabi_cfrcmple>
 80006e8:	bf34      	ite	cc
 80006ea:	2001      	movcc	r0, #1
 80006ec:	2000      	movcs	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__aeabi_fcmpun>:
 80006f4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006f8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80006fc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000700:	d102      	bne.n	8000708 <__aeabi_fcmpun+0x14>
 8000702:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000706:	d108      	bne.n	800071a <__aeabi_fcmpun+0x26>
 8000708:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800070c:	d102      	bne.n	8000714 <__aeabi_fcmpun+0x20>
 800070e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000712:	d102      	bne.n	800071a <__aeabi_fcmpun+0x26>
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	4770      	bx	lr
 800071a:	f04f 0001 	mov.w	r0, #1
 800071e:	4770      	bx	lr

08000720 <__aeabi_f2iz>:
 8000720:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000724:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000728:	d30f      	bcc.n	800074a <__aeabi_f2iz+0x2a>
 800072a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800072e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000732:	d90d      	bls.n	8000750 <__aeabi_f2iz+0x30>
 8000734:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000738:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800073c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000740:	fa23 f002 	lsr.w	r0, r3, r2
 8000744:	bf18      	it	ne
 8000746:	4240      	negne	r0, r0
 8000748:	4770      	bx	lr
 800074a:	f04f 0000 	mov.w	r0, #0
 800074e:	4770      	bx	lr
 8000750:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000754:	d101      	bne.n	800075a <__aeabi_f2iz+0x3a>
 8000756:	0242      	lsls	r2, r0, #9
 8000758:	d105      	bne.n	8000766 <__aeabi_f2iz+0x46>
 800075a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800075e:	bf08      	it	eq
 8000760:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000764:	4770      	bx	lr
 8000766:	f04f 0000 	mov.w	r0, #0
 800076a:	4770      	bx	lr

0800076c <Run_GUI>:
    LCD_Init();
    LCD_CreateChar(1, up);
    LCD_CreateChar(2, down);
}

void Run_GUI(int x_coord, int y_coord, int ctrl_mode, int *Out_Pivots) {
 800076c:	b580      	push	{r7, lr}
 800076e:	b084      	sub	sp, #16
 8000770:	af00      	add	r7, sp, #0
 8000772:	60f8      	str	r0, [r7, #12]
 8000774:	60b9      	str	r1, [r7, #8]
 8000776:	607a      	str	r2, [r7, #4]
 8000778:	603b      	str	r3, [r7, #0]
    LCD_Clear();
 800077a:	f001 f8dd 	bl	8001938 <LCD_Clear>

    // ----- MENU 1 (AUTO) ----- //
    if (ctrl_mode == AUTO) {
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	2b43      	cmp	r3, #67	@ 0x43
 8000782:	d14a      	bne.n	800081a <Run_GUI+0xae>
        LCD_Print("0:");
 8000784:	484a      	ldr	r0, [pc, #296]	@ (80008b0 <Run_GUI+0x144>)
 8000786:	f001 f875 	bl	8001874 <LCD_Print>
        LCD_PrintInt(Out_Pivots[0]); 
 800078a:	683b      	ldr	r3, [r7, #0]
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	4618      	mov	r0, r3
 8000790:	f001 f886 	bl	80018a0 <LCD_PrintInt>
        LCD_Print(" 1:");
 8000794:	4847      	ldr	r0, [pc, #284]	@ (80008b4 <Run_GUI+0x148>)
 8000796:	f001 f86d 	bl	8001874 <LCD_Print>
        LCD_PrintInt(Out_Pivots[1]); 
 800079a:	683b      	ldr	r3, [r7, #0]
 800079c:	3304      	adds	r3, #4
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	4618      	mov	r0, r3
 80007a2:	f001 f87d 	bl	80018a0 <LCD_PrintInt>
        LCD_Print(" 2:");
 80007a6:	4844      	ldr	r0, [pc, #272]	@ (80008b8 <Run_GUI+0x14c>)
 80007a8:	f001 f864 	bl	8001874 <LCD_Print>
        LCD_PrintInt(Out_Pivots[2]); 
 80007ac:	683b      	ldr	r3, [r7, #0]
 80007ae:	3308      	adds	r3, #8
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	4618      	mov	r0, r3
 80007b4:	f001 f874 	bl	80018a0 <LCD_PrintInt>
        LCD_Print(" 3:");
 80007b8:	4840      	ldr	r0, [pc, #256]	@ (80008bc <Run_GUI+0x150>)
 80007ba:	f001 f85b 	bl	8001874 <LCD_Print>
        LCD_PrintInt(Out_Pivots[3]); 
 80007be:	683b      	ldr	r3, [r7, #0]
 80007c0:	330c      	adds	r3, #12
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	4618      	mov	r0, r3
 80007c6:	f001 f86b 	bl	80018a0 <LCD_PrintInt>
        LCD_Print(" 4:");
 80007ca:	483d      	ldr	r0, [pc, #244]	@ (80008c0 <Run_GUI+0x154>)
 80007cc:	f001 f852 	bl	8001874 <LCD_Print>
        LCD_PrintInt(Out_Pivots[4]); 
 80007d0:	683b      	ldr	r3, [r7, #0]
 80007d2:	3310      	adds	r3, #16
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	4618      	mov	r0, r3
 80007d8:	f001 f862 	bl	80018a0 <LCD_PrintInt>

        LCD_Set(0, 1);
 80007dc:	2101      	movs	r1, #1
 80007de:	2000      	movs	r0, #0
 80007e0:	f001 f8b4 	bl	800194c <LCD_Set>
        LCD_Print("X:");
 80007e4:	4837      	ldr	r0, [pc, #220]	@ (80008c4 <Run_GUI+0x158>)
 80007e6:	f001 f845 	bl	8001874 <LCD_Print>
        LCD_PrintInt(x_coord); 
 80007ea:	68f8      	ldr	r0, [r7, #12]
 80007ec:	f001 f858 	bl	80018a0 <LCD_PrintInt>
        LCD_Print(" Y:"); 
 80007f0:	4835      	ldr	r0, [pc, #212]	@ (80008c8 <Run_GUI+0x15c>)
 80007f2:	f001 f83f 	bl	8001874 <LCD_Print>
        LCD_PrintInt(y_coord);
 80007f6:	68b8      	ldr	r0, [r7, #8]
 80007f8:	f001 f852 	bl	80018a0 <LCD_PrintInt>

        LCD_Set(0, 2);
 80007fc:	2102      	movs	r1, #2
 80007fe:	2000      	movs	r0, #0
 8000800:	f001 f8a4 	bl	800194c <LCD_Set>
        LCD_Print(" * to change mode");
 8000804:	4831      	ldr	r0, [pc, #196]	@ (80008cc <Run_GUI+0x160>)
 8000806:	f001 f835 	bl	8001874 <LCD_Print>

        LCD_Set(0, 3);
 800080a:	2103      	movs	r1, #3
 800080c:	2000      	movs	r0, #0
 800080e:	f001 f89d 	bl	800194c <LCD_Set>
        LCD_Print("we gay   mode = AUTO");
 8000812:	482f      	ldr	r0, [pc, #188]	@ (80008d0 <Run_GUI+0x164>)
 8000814:	f001 f82e 	bl	8001874 <LCD_Print>
        LCD_Print(" 4    5    6    B");

        LCD_Set(0, 3);
        LCD_Print("gay    mode = MANUAL");
    }
 8000818:	e046      	b.n	80008a8 <Run_GUI+0x13c>
        LCD_Print("0:");
 800081a:	4825      	ldr	r0, [pc, #148]	@ (80008b0 <Run_GUI+0x144>)
 800081c:	f001 f82a 	bl	8001874 <LCD_Print>
        LCD_PrintInt(Out_Pivots[0]); 
 8000820:	683b      	ldr	r3, [r7, #0]
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	4618      	mov	r0, r3
 8000826:	f001 f83b 	bl	80018a0 <LCD_PrintInt>
        LCD_Print(" 1:");
 800082a:	4822      	ldr	r0, [pc, #136]	@ (80008b4 <Run_GUI+0x148>)
 800082c:	f001 f822 	bl	8001874 <LCD_Print>
        LCD_PrintInt(Out_Pivots[1]); 
 8000830:	683b      	ldr	r3, [r7, #0]
 8000832:	3304      	adds	r3, #4
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	4618      	mov	r0, r3
 8000838:	f001 f832 	bl	80018a0 <LCD_PrintInt>
        LCD_Print(" 2:");
 800083c:	481e      	ldr	r0, [pc, #120]	@ (80008b8 <Run_GUI+0x14c>)
 800083e:	f001 f819 	bl	8001874 <LCD_Print>
        LCD_PrintInt(Out_Pivots[2]); 
 8000842:	683b      	ldr	r3, [r7, #0]
 8000844:	3308      	adds	r3, #8
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	4618      	mov	r0, r3
 800084a:	f001 f829 	bl	80018a0 <LCD_PrintInt>
        LCD_Print(" 3:");
 800084e:	481b      	ldr	r0, [pc, #108]	@ (80008bc <Run_GUI+0x150>)
 8000850:	f001 f810 	bl	8001874 <LCD_Print>
        LCD_PrintInt(Out_Pivots[3]); 
 8000854:	683b      	ldr	r3, [r7, #0]
 8000856:	330c      	adds	r3, #12
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	4618      	mov	r0, r3
 800085c:	f001 f820 	bl	80018a0 <LCD_PrintInt>
        LCD_Print(" 4:");
 8000860:	4817      	ldr	r0, [pc, #92]	@ (80008c0 <Run_GUI+0x154>)
 8000862:	f001 f807 	bl	8001874 <LCD_Print>
        LCD_PrintInt(Out_Pivots[4]); 
 8000866:	683b      	ldr	r3, [r7, #0]
 8000868:	3310      	adds	r3, #16
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4618      	mov	r0, r3
 800086e:	f001 f817 	bl	80018a0 <LCD_PrintInt>
        LCD_Set(0, 1);
 8000872:	2101      	movs	r1, #1
 8000874:	2000      	movs	r0, #0
 8000876:	f001 f869 	bl	800194c <LCD_Set>
        LCD_Write(1);
 800087a:	2001      	movs	r0, #1
 800087c:	f000 ffd8 	bl	8001830 <LCD_Write>
        LCD_Print(" 1    2    3    A");
 8000880:	4814      	ldr	r0, [pc, #80]	@ (80008d4 <Run_GUI+0x168>)
 8000882:	f000 fff7 	bl	8001874 <LCD_Print>
        LCD_Set(0, 2);
 8000886:	2102      	movs	r1, #2
 8000888:	2000      	movs	r0, #0
 800088a:	f001 f85f 	bl	800194c <LCD_Set>
        LCD_Write(2); 
 800088e:	2002      	movs	r0, #2
 8000890:	f000 ffce 	bl	8001830 <LCD_Write>
        LCD_Print(" 4    5    6    B");
 8000894:	4810      	ldr	r0, [pc, #64]	@ (80008d8 <Run_GUI+0x16c>)
 8000896:	f000 ffed 	bl	8001874 <LCD_Print>
        LCD_Set(0, 3);
 800089a:	2103      	movs	r1, #3
 800089c:	2000      	movs	r0, #0
 800089e:	f001 f855 	bl	800194c <LCD_Set>
        LCD_Print("gay    mode = MANUAL");
 80008a2:	480e      	ldr	r0, [pc, #56]	@ (80008dc <Run_GUI+0x170>)
 80008a4:	f000 ffe6 	bl	8001874 <LCD_Print>
 80008a8:	bf00      	nop
 80008aa:	3710      	adds	r7, #16
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	08006528 	.word	0x08006528
 80008b4:	0800652c 	.word	0x0800652c
 80008b8:	08006530 	.word	0x08006530
 80008bc:	08006534 	.word	0x08006534
 80008c0:	08006538 	.word	0x08006538
 80008c4:	0800653c 	.word	0x0800653c
 80008c8:	08006540 	.word	0x08006540
 80008cc:	08006544 	.word	0x08006544
 80008d0:	08006558 	.word	0x08006558
 80008d4:	08006570 	.word	0x08006570
 80008d8:	08006584 	.word	0x08006584
 80008dc:	08006598 	.word	0x08006598

080008e0 <Lire_I2C>:
// *************************** INCLUDES ************************************ // 
#include "I2C.h"

// ************************* SETUP MAIN PROGRAM **************************** //
uint8_t Lire_I2C(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b084      	sub	sp, #16
 80008e4:	af02      	add	r7, sp, #8
    uint8_t data = 0;
 80008e6:	2300      	movs	r3, #0
 80008e8:	71fb      	strb	r3, [r7, #7]

    // On lit le data
    HAL_I2C_Master_Receive(&hi2c1, PCF8574_ADDR << 1, &data, 1, 100);
 80008ea:	1dfa      	adds	r2, r7, #7
 80008ec:	2364      	movs	r3, #100	@ 0x64
 80008ee:	9300      	str	r3, [sp, #0]
 80008f0:	2301      	movs	r3, #1
 80008f2:	2140      	movs	r1, #64	@ 0x40
 80008f4:	4803      	ldr	r0, [pc, #12]	@ (8000904 <Lire_I2C+0x24>)
 80008f6:	f002 ff65 	bl	80037c4 <HAL_I2C_Master_Receive>

    return data;
 80008fa:	79fb      	ldrb	r3, [r7, #7]
}
 80008fc:	4618      	mov	r0, r3
 80008fe:	3708      	adds	r7, #8
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}
 8000904:	20000110 	.word	0x20000110

08000908 <Ecrire_I2C>:

void Ecrire_I2C(uint8_t value)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b084      	sub	sp, #16
 800090c:	af02      	add	r7, sp, #8
 800090e:	4603      	mov	r3, r0
 8000910:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Master_Transmit(&hi2c1, PCF8574_ADDR << 1, &value, 1, 100);
 8000912:	1dfa      	adds	r2, r7, #7
 8000914:	2364      	movs	r3, #100	@ 0x64
 8000916:	9300      	str	r3, [sp, #0]
 8000918:	2301      	movs	r3, #1
 800091a:	2140      	movs	r1, #64	@ 0x40
 800091c:	4803      	ldr	r0, [pc, #12]	@ (800092c <Ecrire_I2C+0x24>)
 800091e:	f002 fe53 	bl	80035c8 <HAL_I2C_Master_Transmit>
}
 8000922:	bf00      	nop
 8000924:	3708      	adds	r7, #8
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	20000110 	.word	0x20000110

08000930 <Clavier_MX>:
// *************************** INCLUDES ************************************ // 
#include "keyboard.h"

// ************************* SETUP MAIN PROGRAM **************************** //
uint8_t Clavier_MX(void)
{	
 8000930:	b580      	push	{r7, lr}
 8000932:	b084      	sub	sp, #16
 8000934:	af00      	add	r7, sp, #0
        {'7','8','9','C'},
        {'*','0','#','D'} 
    };

    //static bool Ch_Front = 1;
	for (int ligne = 0; ligne < 4; ligne++){ // check lines
 8000936:	2300      	movs	r3, #0
 8000938:	60fb      	str	r3, [r7, #12]
 800093a:	e030      	b.n	800099e <Clavier_MX+0x6e>
	
		for (int col = 0; col < 4; col++){ 	 // check colons
 800093c:	2300      	movs	r3, #0
 800093e:	60bb      	str	r3, [r7, #8]
 8000940:	e027      	b.n	8000992 <Clavier_MX+0x62>
            Ecrire_I2C(~(0x01 << col));   	 // write 0xF? depending on the col to detect GND
 8000942:	2201      	movs	r2, #1
 8000944:	68bb      	ldr	r3, [r7, #8]
 8000946:	fa02 f303 	lsl.w	r3, r2, r3
 800094a:	b2db      	uxtb	r3, r3
 800094c:	43db      	mvns	r3, r3
 800094e:	b2db      	uxtb	r3, r3
 8000950:	4618      	mov	r0, r3
 8000952:	f7ff ffd9 	bl	8000908 <Ecrire_I2C>

			HAL_Delay(1);
 8000956:	2001      	movs	r0, #1
 8000958:	f001 fdcc 	bl	80024f4 <HAL_Delay>
			uint8_t lecture = Lire_I2C();
 800095c:	f7ff ffc0 	bl	80008e0 <Lire_I2C>
 8000960:	4603      	mov	r3, r0
 8000962:	71fb      	strb	r3, [r7, #7]
			if (~lecture & (0x80 >> ligne))  // check if lines are selected
 8000964:	79fb      	ldrb	r3, [r7, #7]
 8000966:	43da      	mvns	r2, r3
 8000968:	2180      	movs	r1, #128	@ 0x80
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	fa41 f303 	asr.w	r3, r1, r3
 8000970:	4013      	ands	r3, r2
 8000972:	2b00      	cmp	r3, #0
 8000974:	d007      	beq.n	8000986 <Clavier_MX+0x56>
			{
				//if (Ch_Front){
				//	Ch_Front = 0;
					return Symbole_Clavier[col][ligne]; // return the button pressed
 8000976:	4a0e      	ldr	r2, [pc, #56]	@ (80009b0 <Clavier_MX+0x80>)
 8000978:	68bb      	ldr	r3, [r7, #8]
 800097a:	009b      	lsls	r3, r3, #2
 800097c:	441a      	add	r2, r3
 800097e:	68fb      	ldr	r3, [r7, #12]
 8000980:	4413      	add	r3, r2
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	e00f      	b.n	80009a6 <Clavier_MX+0x76>
				//}
				//else{			
				//	return 0; // aucune touche
				//}
			}
			HAL_Delay(1);
 8000986:	2001      	movs	r0, #1
 8000988:	f001 fdb4 	bl	80024f4 <HAL_Delay>
		for (int col = 0; col < 4; col++){ 	 // check colons
 800098c:	68bb      	ldr	r3, [r7, #8]
 800098e:	3301      	adds	r3, #1
 8000990:	60bb      	str	r3, [r7, #8]
 8000992:	68bb      	ldr	r3, [r7, #8]
 8000994:	2b03      	cmp	r3, #3
 8000996:	ddd4      	ble.n	8000942 <Clavier_MX+0x12>
	for (int ligne = 0; ligne < 4; ligne++){ // check lines
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	3301      	adds	r3, #1
 800099c:	60fb      	str	r3, [r7, #12]
 800099e:	68fb      	ldr	r3, [r7, #12]
 80009a0:	2b03      	cmp	r3, #3
 80009a2:	ddcb      	ble.n	800093c <Clavier_MX+0xc>
		}
	}	

	//Ch_Front = 1;
    return 0; //nothing pressed
 80009a4:	2300      	movs	r3, #0
}
 80009a6:	4618      	mov	r0, r3
 80009a8:	3710      	adds	r7, #16
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	20000000 	.word	0x20000000

080009b4 <Lire_Tab>:

// *************************** INCLUDES ************************************ // 
#include "Mem_Tac.h"

// ************************* SETUP MAIN PROGRAM **************************** //
Point Lire_Tab(uint8_t* Coord_Table){
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b0b0      	sub	sp, #192	@ 0xc0
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
 80009bc:	6039      	str	r1, [r7, #0]
    Point Coord_Mem = {0, 0};
 80009be:	2300      	movs	r3, #0
 80009c0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80009c4:	2300      	movs	r3, #0
 80009c6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    
    // Tableau 2D de Points
    Point Tableau_Mem[7][3] = {
 80009ca:	4a1c      	ldr	r2, [pc, #112]	@ (8000a3c <Lire_Tab+0x88>)
 80009cc:	f107 0310 	add.w	r3, r7, #16
 80009d0:	4611      	mov	r1, r2
 80009d2:	22a8      	movs	r2, #168	@ 0xa8
 80009d4:	4618      	mov	r0, r3
 80009d6:	f005 f8f9 	bl	8005bcc <memcpy>
        {{-3,29},{0,29},{6,29}},
        {{-3,32},{0,32},{6,32}},
        {{-3,35},{0,35},{6,35}} 
    };

    Point Tab = Simple_Tab(Coord_Table);
 80009da:	f107 0308 	add.w	r3, r7, #8
 80009de:	6839      	ldr	r1, [r7, #0]
 80009e0:	4618      	mov	r0, r3
 80009e2:	f000 f82d 	bl	8000a40 <Simple_Tab>

    // Bounds check - return {0,0} if invalid
    if ((Tab.x < 0) || (Tab.y < 0)){  // FIX: was && (would miss single -1)
 80009e6:	68bb      	ldr	r3, [r7, #8]
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	db02      	blt.n	80009f2 <Lire_Tab+0x3e>
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	da08      	bge.n	8000a04 <Lire_Tab+0x50>
        return Coord_Mem;
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	461a      	mov	r2, r3
 80009f6:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 80009fa:	e893 0003 	ldmia.w	r3, {r0, r1}
 80009fe:	e882 0003 	stmia.w	r2, {r0, r1}
 8000a02:	e017      	b.n	8000a34 <Lire_Tab+0x80>
    }

    Coord_Mem = Tableau_Mem[Tab.x][Tab.y];
 8000a04:	68ba      	ldr	r2, [r7, #8]
 8000a06:	68f9      	ldr	r1, [r7, #12]
 8000a08:	4613      	mov	r3, r2
 8000a0a:	005b      	lsls	r3, r3, #1
 8000a0c:	4413      	add	r3, r2
 8000a0e:	440b      	add	r3, r1
 8000a10:	00db      	lsls	r3, r3, #3
 8000a12:	33c0      	adds	r3, #192	@ 0xc0
 8000a14:	443b      	add	r3, r7
 8000a16:	f107 02b8 	add.w	r2, r7, #184	@ 0xb8
 8000a1a:	3bb0      	subs	r3, #176	@ 0xb0
 8000a1c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000a20:	e882 0003 	stmia.w	r2, {r0, r1}

    return Coord_Mem;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	461a      	mov	r2, r3
 8000a28:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8000a2c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000a30:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8000a34:	6878      	ldr	r0, [r7, #4]
 8000a36:	37c0      	adds	r7, #192	@ 0xc0
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	080065b0 	.word	0x080065b0

08000a40 <Simple_Tab>:

// ***************************** FUNCTIONS ********************************* //
Point Simple_Tab(uint8_t* data){
 8000a40:	b480      	push	{r7}
 8000a42:	b085      	sub	sp, #20
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
 8000a48:	6039      	str	r1, [r7, #0]
    Point Tab = {-1, -1};
 8000a4a:	4a49      	ldr	r2, [pc, #292]	@ (8000b70 <Simple_Tab+0x130>)
 8000a4c:	f107 0308 	add.w	r3, r7, #8
 8000a50:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a54:	e883 0003 	stmia.w	r3, {r0, r1}

    if ((data[3] == 255) && (data[4] == 255)) return Tab;  // FIX: was data[4] twice
 8000a58:	683b      	ldr	r3, [r7, #0]
 8000a5a:	3303      	adds	r3, #3
 8000a5c:	781b      	ldrb	r3, [r3, #0]
 8000a5e:	2bff      	cmp	r3, #255	@ 0xff
 8000a60:	d10d      	bne.n	8000a7e <Simple_Tab+0x3e>
 8000a62:	683b      	ldr	r3, [r7, #0]
 8000a64:	3304      	adds	r3, #4
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	2bff      	cmp	r3, #255	@ 0xff
 8000a6a:	d108      	bne.n	8000a7e <Simple_Tab+0x3e>
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	461a      	mov	r2, r3
 8000a70:	f107 0308 	add.w	r3, r7, #8
 8000a74:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000a78:	e882 0003 	stmia.w	r2, {r0, r1}
 8000a7c:	e073      	b.n	8000b66 <Simple_Tab+0x126>

    // y index from data[4]
    if       (data[4] >  130)                     Tab.y = 0;
 8000a7e:	683b      	ldr	r3, [r7, #0]
 8000a80:	3304      	adds	r3, #4
 8000a82:	781b      	ldrb	r3, [r3, #0]
 8000a84:	2b82      	cmp	r3, #130	@ 0x82
 8000a86:	d902      	bls.n	8000a8e <Simple_Tab+0x4e>
 8000a88:	2300      	movs	r3, #0
 8000a8a:	60fb      	str	r3, [r7, #12]
 8000a8c:	e013      	b.n	8000ab6 <Simple_Tab+0x76>
    else if ((data[4] <= 130) && (data[4] > 80))  Tab.y = 1;
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	3304      	adds	r3, #4
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	2b82      	cmp	r3, #130	@ 0x82
 8000a96:	d807      	bhi.n	8000aa8 <Simple_Tab+0x68>
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	3304      	adds	r3, #4
 8000a9c:	781b      	ldrb	r3, [r3, #0]
 8000a9e:	2b50      	cmp	r3, #80	@ 0x50
 8000aa0:	d902      	bls.n	8000aa8 <Simple_Tab+0x68>
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	60fb      	str	r3, [r7, #12]
 8000aa6:	e006      	b.n	8000ab6 <Simple_Tab+0x76>
    else if  (data[4] <= 80 )                     Tab.y = 2;
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	3304      	adds	r3, #4
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	2b50      	cmp	r3, #80	@ 0x50
 8000ab0:	d801      	bhi.n	8000ab6 <Simple_Tab+0x76>
 8000ab2:	2302      	movs	r3, #2
 8000ab4:	60fb      	str	r3, [r7, #12]

    // x index from data[3]
    if       (data[3] >  220)                     Tab.x = 0;
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	3303      	adds	r3, #3
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	2bdc      	cmp	r3, #220	@ 0xdc
 8000abe:	d902      	bls.n	8000ac6 <Simple_Tab+0x86>
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	60bb      	str	r3, [r7, #8]
 8000ac4:	e047      	b.n	8000b56 <Simple_Tab+0x116>
    else if ((data[3] <= 220) && (data[3] > 210)) Tab.x = 1;
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	3303      	adds	r3, #3
 8000aca:	781b      	ldrb	r3, [r3, #0]
 8000acc:	2bdc      	cmp	r3, #220	@ 0xdc
 8000ace:	d807      	bhi.n	8000ae0 <Simple_Tab+0xa0>
 8000ad0:	683b      	ldr	r3, [r7, #0]
 8000ad2:	3303      	adds	r3, #3
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	2bd2      	cmp	r3, #210	@ 0xd2
 8000ad8:	d902      	bls.n	8000ae0 <Simple_Tab+0xa0>
 8000ada:	2301      	movs	r3, #1
 8000adc:	60bb      	str	r3, [r7, #8]
 8000ade:	e03a      	b.n	8000b56 <Simple_Tab+0x116>
    else if ((data[3] <= 210) && (data[3] > 190)) Tab.x = 2;
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	3303      	adds	r3, #3
 8000ae4:	781b      	ldrb	r3, [r3, #0]
 8000ae6:	2bd2      	cmp	r3, #210	@ 0xd2
 8000ae8:	d807      	bhi.n	8000afa <Simple_Tab+0xba>
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	3303      	adds	r3, #3
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	2bbe      	cmp	r3, #190	@ 0xbe
 8000af2:	d902      	bls.n	8000afa <Simple_Tab+0xba>
 8000af4:	2302      	movs	r3, #2
 8000af6:	60bb      	str	r3, [r7, #8]
 8000af8:	e02d      	b.n	8000b56 <Simple_Tab+0x116>
    else if ((data[3] <= 190) && (data[3] > 160)) Tab.x = 3;
 8000afa:	683b      	ldr	r3, [r7, #0]
 8000afc:	3303      	adds	r3, #3
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	2bbe      	cmp	r3, #190	@ 0xbe
 8000b02:	d807      	bhi.n	8000b14 <Simple_Tab+0xd4>
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	3303      	adds	r3, #3
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	2ba0      	cmp	r3, #160	@ 0xa0
 8000b0c:	d902      	bls.n	8000b14 <Simple_Tab+0xd4>
 8000b0e:	2303      	movs	r3, #3
 8000b10:	60bb      	str	r3, [r7, #8]
 8000b12:	e020      	b.n	8000b56 <Simple_Tab+0x116>
    else if ((data[3] <= 160) && (data[3] > 140)) Tab.x = 4;
 8000b14:	683b      	ldr	r3, [r7, #0]
 8000b16:	3303      	adds	r3, #3
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	2ba0      	cmp	r3, #160	@ 0xa0
 8000b1c:	d807      	bhi.n	8000b2e <Simple_Tab+0xee>
 8000b1e:	683b      	ldr	r3, [r7, #0]
 8000b20:	3303      	adds	r3, #3
 8000b22:	781b      	ldrb	r3, [r3, #0]
 8000b24:	2b8c      	cmp	r3, #140	@ 0x8c
 8000b26:	d902      	bls.n	8000b2e <Simple_Tab+0xee>
 8000b28:	2304      	movs	r3, #4
 8000b2a:	60bb      	str	r3, [r7, #8]
 8000b2c:	e013      	b.n	8000b56 <Simple_Tab+0x116>
    else if ((data[3] <= 140) && (data[3] > 100)) Tab.x = 5;
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	3303      	adds	r3, #3
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	2b8c      	cmp	r3, #140	@ 0x8c
 8000b36:	d807      	bhi.n	8000b48 <Simple_Tab+0x108>
 8000b38:	683b      	ldr	r3, [r7, #0]
 8000b3a:	3303      	adds	r3, #3
 8000b3c:	781b      	ldrb	r3, [r3, #0]
 8000b3e:	2b64      	cmp	r3, #100	@ 0x64
 8000b40:	d902      	bls.n	8000b48 <Simple_Tab+0x108>
 8000b42:	2305      	movs	r3, #5
 8000b44:	60bb      	str	r3, [r7, #8]
 8000b46:	e006      	b.n	8000b56 <Simple_Tab+0x116>
    else if  (data[3] <= 100)                     Tab.x = 6;
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	3303      	adds	r3, #3
 8000b4c:	781b      	ldrb	r3, [r3, #0]
 8000b4e:	2b64      	cmp	r3, #100	@ 0x64
 8000b50:	d801      	bhi.n	8000b56 <Simple_Tab+0x116>
 8000b52:	2306      	movs	r3, #6
 8000b54:	60bb      	str	r3, [r7, #8]
    
    return Tab;
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	461a      	mov	r2, r3
 8000b5a:	f107 0308 	add.w	r3, r7, #8
 8000b5e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000b62:	e882 0003 	stmia.w	r2, {r0, r1}
 8000b66:	6878      	ldr	r0, [r7, #4]
 8000b68:	3714      	adds	r7, #20
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bc80      	pop	{r7}
 8000b6e:	4770      	bx	lr
 8000b70:	08006658 	.word	0x08006658

08000b74 <UART_Send>:
extern UART_HandleTypeDef huart1;
uint8_t PICs_8Bit[8];

// ************************* SETUP MAIN PROGRAM **************************** //
// ----- Transmit ----- //
void UART_Send(uint8_t M_0, uint8_t M_1, uint8_t M_2, uint8_t M_3, uint8_t M_4){
 8000b74:	b590      	push	{r4, r7, lr}
 8000b76:	b085      	sub	sp, #20
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	4604      	mov	r4, r0
 8000b7c:	4608      	mov	r0, r1
 8000b7e:	4611      	mov	r1, r2
 8000b80:	461a      	mov	r2, r3
 8000b82:	4623      	mov	r3, r4
 8000b84:	71fb      	strb	r3, [r7, #7]
 8000b86:	4603      	mov	r3, r0
 8000b88:	71bb      	strb	r3, [r7, #6]
 8000b8a:	460b      	mov	r3, r1
 8000b8c:	717b      	strb	r3, [r7, #5]
 8000b8e:	4613      	mov	r3, r2
 8000b90:	713b      	strb	r3, [r7, #4]
    uint8_t CheckSum;
    UART_Com('G');
 8000b92:	2047      	movs	r0, #71	@ 0x47
 8000b94:	f000 f830 	bl	8000bf8 <UART_Com>
    UART_Com('O');
 8000b98:	204f      	movs	r0, #79	@ 0x4f
 8000b9a:	f000 f82d 	bl	8000bf8 <UART_Com>
    UART_Com(M_0);
 8000b9e:	79fb      	ldrb	r3, [r7, #7]
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f000 f829 	bl	8000bf8 <UART_Com>
    UART_Com(M_1);
 8000ba6:	79bb      	ldrb	r3, [r7, #6]
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f000 f825 	bl	8000bf8 <UART_Com>
    UART_Com(M_2);
 8000bae:	797b      	ldrb	r3, [r7, #5]
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f000 f821 	bl	8000bf8 <UART_Com>
    UART_Com(M_3);
 8000bb6:	793b      	ldrb	r3, [r7, #4]
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f000 f81d 	bl	8000bf8 <UART_Com>
    UART_Com(M_4);
 8000bbe:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f000 f818 	bl	8000bf8 <UART_Com>

    CheckSum = (uint8_t)('G' + 'O' + M_0 + M_1 + M_2 + M_3 + M_4);
 8000bc8:	79fa      	ldrb	r2, [r7, #7]
 8000bca:	79bb      	ldrb	r3, [r7, #6]
 8000bcc:	4413      	add	r3, r2
 8000bce:	b2da      	uxtb	r2, r3
 8000bd0:	797b      	ldrb	r3, [r7, #5]
 8000bd2:	4413      	add	r3, r2
 8000bd4:	b2da      	uxtb	r2, r3
 8000bd6:	793b      	ldrb	r3, [r7, #4]
 8000bd8:	4413      	add	r3, r2
 8000bda:	b2da      	uxtb	r2, r3
 8000bdc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000be0:	4413      	add	r3, r2
 8000be2:	b2db      	uxtb	r3, r3
 8000be4:	3b6a      	subs	r3, #106	@ 0x6a
 8000be6:	73fb      	strb	r3, [r7, #15]
    UART_Com(CheckSum);
 8000be8:	7bfb      	ldrb	r3, [r7, #15]
 8000bea:	4618      	mov	r0, r3
 8000bec:	f000 f804 	bl	8000bf8 <UART_Com>
}
 8000bf0:	bf00      	nop
 8000bf2:	3714      	adds	r7, #20
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd90      	pop	{r4, r7, pc}

08000bf8 <UART_Com>:

void UART_Com(uint8_t V_TX){
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	4603      	mov	r3, r0
 8000c00:	71fb      	strb	r3, [r7, #7]
    HAL_UART_Transmit(&huart1, &V_TX, 1, 1);
 8000c02:	1df9      	adds	r1, r7, #7
 8000c04:	2301      	movs	r3, #1
 8000c06:	2201      	movs	r2, #1
 8000c08:	4803      	ldr	r0, [pc, #12]	@ (8000c18 <UART_Com+0x20>)
 8000c0a:	f004 fd41 	bl	8005690 <HAL_UART_Transmit>
}
 8000c0e:	bf00      	nop
 8000c10:	3708      	adds	r7, #8
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	200001ac 	.word	0x200001ac

08000c1c <UART_Receive>:

// ----- Receive ----- //
// read 8 bytes (blocking) and return pointer to buffer
uint8_t* UART_Receive(void){
 8000c1c:	b590      	push	{r4, r7, lr}
 8000c1e:	b083      	sub	sp, #12
 8000c20:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < 8; i++){
 8000c22:	2300      	movs	r3, #0
 8000c24:	71fb      	strb	r3, [r7, #7]
 8000c26:	e009      	b.n	8000c3c <UART_Receive+0x20>
        PICs_8Bit[i] = UART_Read_1bit();
 8000c28:	79fc      	ldrb	r4, [r7, #7]
 8000c2a:	f000 f811 	bl	8000c50 <UART_Read_1bit>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	461a      	mov	r2, r3
 8000c32:	4b06      	ldr	r3, [pc, #24]	@ (8000c4c <UART_Receive+0x30>)
 8000c34:	551a      	strb	r2, [r3, r4]
    for (uint8_t i = 0; i < 8; i++){
 8000c36:	79fb      	ldrb	r3, [r7, #7]
 8000c38:	3301      	adds	r3, #1
 8000c3a:	71fb      	strb	r3, [r7, #7]
 8000c3c:	79fb      	ldrb	r3, [r7, #7]
 8000c3e:	2b07      	cmp	r3, #7
 8000c40:	d9f2      	bls.n	8000c28 <UART_Receive+0xc>
    }
    return PICs_8Bit;
 8000c42:	4b02      	ldr	r3, [pc, #8]	@ (8000c4c <UART_Receive+0x30>)
}
 8000c44:	4618      	mov	r0, r3
 8000c46:	370c      	adds	r7, #12
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd90      	pop	{r4, r7, pc}
 8000c4c:	20000094 	.word	0x20000094

08000c50 <UART_Read_1bit>:

// ***************************** FUNCTIONS ********************************* //
// ----- read one bit at a time ----- //
uint8_t UART_Read_1bit(void){
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0
    uint8_t ucCaract = 0;
 8000c56:	2300      	movs	r3, #0
 8000c58:	71fb      	strb	r3, [r7, #7]
    // Use 1000 ms timeout for robustness during debug; reduce later if needed
    if (HAL_UART_Receive(&huart1, &ucCaract, 1, 100) != HAL_OK) {
 8000c5a:	1df9      	adds	r1, r7, #7
 8000c5c:	2364      	movs	r3, #100	@ 0x64
 8000c5e:	2201      	movs	r2, #1
 8000c60:	4806      	ldr	r0, [pc, #24]	@ (8000c7c <UART_Read_1bit+0x2c>)
 8000c62:	f004 fda0 	bl	80057a6 <HAL_UART_Receive>
 8000c66:	4603      	mov	r3, r0
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d001      	beq.n	8000c70 <UART_Read_1bit+0x20>
        // on timeout or error return 0 (NUL). You can change behaviour if desired.
        return 0;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	e000      	b.n	8000c72 <UART_Read_1bit+0x22>
    }
    return ucCaract;
 8000c70:	79fb      	ldrb	r3, [r7, #7]
 8000c72:	4618      	mov	r0, r3
 8000c74:	3708      	adds	r7, #8
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	200001ac 	.word	0x200001ac

08000c80 <ADC_Read_Raw>:
extern ADC_HandleTypeDef hadc1;


//************************* SETUP MAIN PROGRAM *******************************
uint16_t ADC_Read_Raw(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b082      	sub	sp, #8
 8000c84:	af00      	add	r7, sp, #0

	HAL_ADC_Start(&hadc1);
 8000c86:	480c      	ldr	r0, [pc, #48]	@ (8000cb8 <ADC_Read_Raw+0x38>)
 8000c88:	f001 fd30 	bl	80026ec <HAL_ADC_Start>
    uint16_t adcVal = 0;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	80fb      	strh	r3, [r7, #6]

    HAL_ADC_Start(&hadc1);
 8000c90:	4809      	ldr	r0, [pc, #36]	@ (8000cb8 <ADC_Read_Raw+0x38>)
 8000c92:	f001 fd2b 	bl	80026ec <HAL_ADC_Start>

    // Attendre conversion complte
    HAL_ADC_PollForConversion(&hadc1, 10);
 8000c96:	210a      	movs	r1, #10
 8000c98:	4807      	ldr	r0, [pc, #28]	@ (8000cb8 <ADC_Read_Raw+0x38>)
 8000c9a:	f001 fe01 	bl	80028a0 <HAL_ADC_PollForConversion>

    // Lire valeur brute (04095)
    adcVal = HAL_ADC_GetValue(&hadc1);
 8000c9e:	4806      	ldr	r0, [pc, #24]	@ (8000cb8 <ADC_Read_Raw+0x38>)
 8000ca0:	f001 ff04 	bl	8002aac <HAL_ADC_GetValue>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	80fb      	strh	r3, [r7, #6]

    HAL_ADC_Stop(&hadc1);
 8000ca8:	4803      	ldr	r0, [pc, #12]	@ (8000cb8 <ADC_Read_Raw+0x38>)
 8000caa:	f001 fdcd 	bl	8002848 <HAL_ADC_Stop>

    return adcVal;
 8000cae:	88fb      	ldrh	r3, [r7, #6]
}
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	3708      	adds	r7, #8
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	200000e0 	.word	0x200000e0

08000cbc <MOVE_ARM>:
int  estim_distance;
int  Estim_delay;

//************************* HELPER FUNCTION *******************************
// Calculates IK and sends to PIC - returns 0 on success, -1 on failure
static int MOVE_ARM(int *Out_Pivots, int delay_ms) {
 8000cbc:	b590      	push	{r4, r7, lr}
 8000cbe:	b085      	sub	sp, #20
 8000cc0:	af02      	add	r7, sp, #8
 8000cc2:	6078      	str	r0, [r7, #4]
 8000cc4:	6039      	str	r1, [r7, #0]
    BASE_ROTATION(Pivots);
 8000cc6:	481f      	ldr	r0, [pc, #124]	@ (8000d44 <MOVE_ARM+0x88>)
 8000cc8:	f000 f92e 	bl	8000f28 <BASE_ROTATION>

    if (ARM_ROTATIONS(Pivots) != 0) {
 8000ccc:	481d      	ldr	r0, [pc, #116]	@ (8000d44 <MOVE_ARM+0x88>)
 8000cce:	f000 f959 	bl	8000f84 <ARM_ROTATIONS>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d002      	beq.n	8000cde <MOVE_ARM+0x22>
        return -1; // KEEP: prevents impossible IK math
 8000cd8:	f04f 33ff 	mov.w	r3, #4294967295
 8000cdc:	e02e      	b.n	8000d3c <MOVE_ARM+0x80>
    }    

    WRIST_ANGLE(Pivots);
 8000cde:	4819      	ldr	r0, [pc, #100]	@ (8000d44 <MOVE_ARM+0x88>)
 8000ce0:	f000 fb46 	bl	8001370 <WRIST_ANGLE>
    PIV_TRANSLATE(Pivots, Out_Pivots);
 8000ce4:	6879      	ldr	r1, [r7, #4]
 8000ce6:	4817      	ldr	r0, [pc, #92]	@ (8000d44 <MOVE_ARM+0x88>)
 8000ce8:	f000 fc7a 	bl	80015e0 <PIV_TRANSLATE>

    if (!VERIFY_PIVOTS(Out_Pivots)) {
 8000cec:	6878      	ldr	r0, [r7, #4]
 8000cee:	f000 fce5 	bl	80016bc <VERIFY_PIVOTS>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	f083 0301 	eor.w	r3, r3, #1
 8000cf8:	b2db      	uxtb	r3, r3
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d002      	beq.n	8000d04 <MOVE_ARM+0x48>
        return -1; // KEEP: prevents out-of-range motor commands
 8000cfe:	f04f 33ff 	mov.w	r3, #4294967295
 8000d02:	e01b      	b.n	8000d3c <MOVE_ARM+0x80>
    }

    // sends the pivots value to the PIC
    UART_Send(
        (uint8_t)Out_Pivots[0],
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
    UART_Send(
 8000d08:	b2d8      	uxtb	r0, r3
        (uint8_t)Out_Pivots[1],
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	3304      	adds	r3, #4
 8000d0e:	681b      	ldr	r3, [r3, #0]
    UART_Send(
 8000d10:	b2d9      	uxtb	r1, r3
        (uint8_t)Out_Pivots[2],
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	3308      	adds	r3, #8
 8000d16:	681b      	ldr	r3, [r3, #0]
    UART_Send(
 8000d18:	b2da      	uxtb	r2, r3
        (uint8_t)Out_Pivots[3],
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	330c      	adds	r3, #12
 8000d1e:	681b      	ldr	r3, [r3, #0]
    UART_Send(
 8000d20:	b2dc      	uxtb	r4, r3
        (uint8_t)Out_Pivots[4]
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	3310      	adds	r3, #16
 8000d26:	681b      	ldr	r3, [r3, #0]
    UART_Send(
 8000d28:	b2db      	uxtb	r3, r3
 8000d2a:	9300      	str	r3, [sp, #0]
 8000d2c:	4623      	mov	r3, r4
 8000d2e:	f7ff ff21 	bl	8000b74 <UART_Send>
    );

    HAL_Delay(delay_ms);
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	4618      	mov	r0, r3
 8000d36:	f001 fbdd 	bl	80024f4 <HAL_Delay>
    return 0;
 8000d3a:	2300      	movs	r3, #0
}
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	370c      	adds	r7, #12
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd90      	pop	{r4, r7, pc}
 8000d44:	200000b8 	.word	0x200000b8

08000d48 <ARM_LOGIC>:

//************************* SETUP MAIN PROGRAM *******************************
// controlls every parts of the arm
int ARM_LOGIC(int x_coord, int y_coord, int z_coord, bool hand_inst, int *Out_Pivots) {
 8000d48:	b590      	push	{r4, r7, lr}
 8000d4a:	b08d      	sub	sp, #52	@ 0x34
 8000d4c:	af02      	add	r7, sp, #8
 8000d4e:	60f8      	str	r0, [r7, #12]
 8000d50:	60b9      	str	r1, [r7, #8]
 8000d52:	607a      	str	r2, [r7, #4]
 8000d54:	70fb      	strb	r3, [r7, #3]
    bool was_auto = (z_coord == AUTO);
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	2b43      	cmp	r3, #67	@ 0x43
 8000d5a:	bf0c      	ite	eq
 8000d5c:	2301      	moveq	r3, #1
 8000d5e:	2300      	movne	r3, #0
 8000d60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    
    x = (float)y_coord;
 8000d64:	68b8      	ldr	r0, [r7, #8]
 8000d66:	f7ff faab 	bl	80002c0 <__aeabi_i2f>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	4a62      	ldr	r2, [pc, #392]	@ (8000ef8 <ARM_LOGIC+0x1b0>)
 8000d6e:	6013      	str	r3, [r2, #0]
    y = (float)x_coord;
 8000d70:	68f8      	ldr	r0, [r7, #12]
 8000d72:	f7ff faa5 	bl	80002c0 <__aeabi_i2f>
 8000d76:	4603      	mov	r3, r0
 8000d78:	4a60      	ldr	r2, [pc, #384]	@ (8000efc <ARM_LOGIC+0x1b4>)
 8000d7a:	6013      	str	r3, [r2, #0]

    // Move to position (at z=10 if AUTO, else z_coord)
    z = (z_coord == AUTO) ? 10.0f : (float)z_coord;
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	2b43      	cmp	r3, #67	@ 0x43
 8000d80:	d004      	beq.n	8000d8c <ARM_LOGIC+0x44>
 8000d82:	6878      	ldr	r0, [r7, #4]
 8000d84:	f7ff fa9c 	bl	80002c0 <__aeabi_i2f>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	e000      	b.n	8000d8e <ARM_LOGIC+0x46>
 8000d8c:	4b5c      	ldr	r3, [pc, #368]	@ (8000f00 <ARM_LOGIC+0x1b8>)
 8000d8e:	4a5d      	ldr	r2, [pc, #372]	@ (8000f04 <ARM_LOGIC+0x1bc>)
 8000d90:	6013      	str	r3, [r2, #0]
    ESTIMATE_DELAY();
 8000d92:	f000 fcbf 	bl	8001714 <ESTIMATE_DELAY>

    // Linear interpolation: 2 steps if distance > 10cm to help move straight
    if (estim_distance > 10) {
 8000d96:	4b5c      	ldr	r3, [pc, #368]	@ (8000f08 <ARM_LOGIC+0x1c0>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	2b0a      	cmp	r3, #10
 8000d9c:	dd5b      	ble.n	8000e56 <ARM_LOGIC+0x10e>
        float final_x = x;
 8000d9e:	4b56      	ldr	r3, [pc, #344]	@ (8000ef8 <ARM_LOGIC+0x1b0>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	623b      	str	r3, [r7, #32]
        float final_y = y;
 8000da4:	4b55      	ldr	r3, [pc, #340]	@ (8000efc <ARM_LOGIC+0x1b4>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	61fb      	str	r3, [r7, #28]
        float final_z = z;
 8000daa:	4b56      	ldr	r3, [pc, #344]	@ (8000f04 <ARM_LOGIC+0x1bc>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	61bb      	str	r3, [r7, #24]
        int half_delay = (Estim_delay / 2);
 8000db0:	4b56      	ldr	r3, [pc, #344]	@ (8000f0c <ARM_LOGIC+0x1c4>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	0fda      	lsrs	r2, r3, #31
 8000db6:	4413      	add	r3, r2
 8000db8:	105b      	asrs	r3, r3, #1
 8000dba:	617b      	str	r3, [r7, #20]
        
        // mid way pos (raised +5cm) - best effort, skip if unreachable
        x = Old_x + (final_x - Old_x) * 0.60f;
 8000dbc:	4b54      	ldr	r3, [pc, #336]	@ (8000f10 <ARM_LOGIC+0x1c8>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	6a38      	ldr	r0, [r7, #32]
 8000dc4:	f7ff f9c6 	bl	8000154 <__aeabi_fsub>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	4952      	ldr	r1, [pc, #328]	@ (8000f14 <ARM_LOGIC+0x1cc>)
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f7ff facb 	bl	8000368 <__aeabi_fmul>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	461a      	mov	r2, r3
 8000dd6:	4b4e      	ldr	r3, [pc, #312]	@ (8000f10 <ARM_LOGIC+0x1c8>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4619      	mov	r1, r3
 8000ddc:	4610      	mov	r0, r2
 8000dde:	f7ff f9bb 	bl	8000158 <__addsf3>
 8000de2:	4603      	mov	r3, r0
 8000de4:	461a      	mov	r2, r3
 8000de6:	4b44      	ldr	r3, [pc, #272]	@ (8000ef8 <ARM_LOGIC+0x1b0>)
 8000de8:	601a      	str	r2, [r3, #0]
        y = Old_y + (final_y - Old_y) * 0.60f;
 8000dea:	4b4b      	ldr	r3, [pc, #300]	@ (8000f18 <ARM_LOGIC+0x1d0>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	4619      	mov	r1, r3
 8000df0:	69f8      	ldr	r0, [r7, #28]
 8000df2:	f7ff f9af 	bl	8000154 <__aeabi_fsub>
 8000df6:	4603      	mov	r3, r0
 8000df8:	4946      	ldr	r1, [pc, #280]	@ (8000f14 <ARM_LOGIC+0x1cc>)
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f7ff fab4 	bl	8000368 <__aeabi_fmul>
 8000e00:	4603      	mov	r3, r0
 8000e02:	461a      	mov	r2, r3
 8000e04:	4b44      	ldr	r3, [pc, #272]	@ (8000f18 <ARM_LOGIC+0x1d0>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4619      	mov	r1, r3
 8000e0a:	4610      	mov	r0, r2
 8000e0c:	f7ff f9a4 	bl	8000158 <__addsf3>
 8000e10:	4603      	mov	r3, r0
 8000e12:	461a      	mov	r2, r3
 8000e14:	4b39      	ldr	r3, [pc, #228]	@ (8000efc <ARM_LOGIC+0x1b4>)
 8000e16:	601a      	str	r2, [r3, #0]
        z = final_z + 9.0f;
 8000e18:	4940      	ldr	r1, [pc, #256]	@ (8000f1c <ARM_LOGIC+0x1d4>)
 8000e1a:	69b8      	ldr	r0, [r7, #24]
 8000e1c:	f7ff f99c 	bl	8000158 <__addsf3>
 8000e20:	4603      	mov	r3, r0
 8000e22:	461a      	mov	r2, r3
 8000e24:	4b37      	ldr	r3, [pc, #220]	@ (8000f04 <ARM_LOGIC+0x1bc>)
 8000e26:	601a      	str	r2, [r3, #0]
        
        MOVE_ARM(Out_Pivots, half_delay);  // ignore result, just helps smoothness
 8000e28:	6979      	ldr	r1, [r7, #20]
 8000e2a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8000e2c:	f7ff ff46 	bl	8000cbc <MOVE_ARM>
        
        // final position - this one matters
        x = final_x;
 8000e30:	4a31      	ldr	r2, [pc, #196]	@ (8000ef8 <ARM_LOGIC+0x1b0>)
 8000e32:	6a3b      	ldr	r3, [r7, #32]
 8000e34:	6013      	str	r3, [r2, #0]
        y = final_y;
 8000e36:	4a31      	ldr	r2, [pc, #196]	@ (8000efc <ARM_LOGIC+0x1b4>)
 8000e38:	69fb      	ldr	r3, [r7, #28]
 8000e3a:	6013      	str	r3, [r2, #0]
        z = final_z;
 8000e3c:	4a31      	ldr	r2, [pc, #196]	@ (8000f04 <ARM_LOGIC+0x1bc>)
 8000e3e:	69bb      	ldr	r3, [r7, #24]
 8000e40:	6013      	str	r3, [r2, #0]
        
        if (MOVE_ARM(Out_Pivots, half_delay) != 0) {
 8000e42:	6979      	ldr	r1, [r7, #20]
 8000e44:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8000e46:	f7ff ff39 	bl	8000cbc <MOVE_ARM>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d00e      	beq.n	8000e6e <ARM_LOGIC+0x126>
            return -1; // KEEP: final target unreachable
 8000e50:	f04f 33ff 	mov.w	r3, #4294967295
 8000e54:	e04c      	b.n	8000ef0 <ARM_LOGIC+0x1a8>
        }
    } else {
        if (MOVE_ARM(Out_Pivots, Estim_delay) != 0) {
 8000e56:	4b2d      	ldr	r3, [pc, #180]	@ (8000f0c <ARM_LOGIC+0x1c4>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8000e5e:	f7ff ff2d 	bl	8000cbc <MOVE_ARM>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d002      	beq.n	8000e6e <ARM_LOGIC+0x126>
            return -1; // KEEP: target unreachable
 8000e68:	f04f 33ff 	mov.w	r3, #4294967295
 8000e6c:	e040      	b.n	8000ef0 <ARM_LOGIC+0x1a8>
        }
    }

    // If AUTO, lower to z=6 (grab position)
    if (was_auto) {
 8000e6e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d007      	beq.n	8000e86 <ARM_LOGIC+0x13e>
        z = 7.0f;
 8000e76:	4b23      	ldr	r3, [pc, #140]	@ (8000f04 <ARM_LOGIC+0x1bc>)
 8000e78:	4a29      	ldr	r2, [pc, #164]	@ (8000f20 <ARM_LOGIC+0x1d8>)
 8000e7a:	601a      	str	r2, [r3, #0]
        MOVE_ARM(Out_Pivots, 800);  // best effort, arm is already close
 8000e7c:	f44f 7148 	mov.w	r1, #800	@ 0x320
 8000e80:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8000e82:	f7ff ff1b 	bl	8000cbc <MOVE_ARM>
    }
    
    // controll the hand (keeps the arm at the same pos)
    HAND_CONTROL(Out_Pivots, hand_inst);
 8000e86:	78fb      	ldrb	r3, [r7, #3]
 8000e88:	4619      	mov	r1, r3
 8000e8a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8000e8c:	f000 fafe 	bl	800148c <HAND_CONTROL>
    UART_Send(
        (uint8_t)Out_Pivots[0],
 8000e90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000e92:	681b      	ldr	r3, [r3, #0]
    UART_Send(
 8000e94:	b2d8      	uxtb	r0, r3
        (uint8_t)Out_Pivots[1],
 8000e96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000e98:	3304      	adds	r3, #4
 8000e9a:	681b      	ldr	r3, [r3, #0]
    UART_Send(
 8000e9c:	b2d9      	uxtb	r1, r3
        (uint8_t)Out_Pivots[2],
 8000e9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ea0:	3308      	adds	r3, #8
 8000ea2:	681b      	ldr	r3, [r3, #0]
    UART_Send(
 8000ea4:	b2da      	uxtb	r2, r3
        (uint8_t)Out_Pivots[3],
 8000ea6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ea8:	330c      	adds	r3, #12
 8000eaa:	681b      	ldr	r3, [r3, #0]
    UART_Send(
 8000eac:	b2dc      	uxtb	r4, r3
        (uint8_t)Out_Pivots[4]
 8000eae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000eb0:	3310      	adds	r3, #16
 8000eb2:	681b      	ldr	r3, [r3, #0]
    UART_Send(
 8000eb4:	b2db      	uxtb	r3, r3
 8000eb6:	9300      	str	r3, [sp, #0]
 8000eb8:	4623      	mov	r3, r4
 8000eba:	f7ff fe5b 	bl	8000b74 <UART_Send>
    );
    HAL_Delay(500);  // wait for hand to grab/release
 8000ebe:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000ec2:	f001 fb17 	bl	80024f4 <HAL_Delay>
    
    // If AUTO, raise back up after grabbing
    if (was_auto) {
 8000ec6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d007      	beq.n	8000ede <ARM_LOGIC+0x196>
        z = 14.0f;
 8000ece:	4b0d      	ldr	r3, [pc, #52]	@ (8000f04 <ARM_LOGIC+0x1bc>)
 8000ed0:	4a14      	ldr	r2, [pc, #80]	@ (8000f24 <ARM_LOGIC+0x1dc>)
 8000ed2:	601a      	str	r2, [r3, #0]
        MOVE_ARM(Out_Pivots, 800);  // ignore error, just skip if unreachable
 8000ed4:	f44f 7148 	mov.w	r1, #800	@ 0x320
 8000ed8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8000eda:	f7ff feef 	bl	8000cbc <MOVE_ARM>
    }
    
    // Update previous pivots at the end
    Old_x = x;
 8000ede:	4b06      	ldr	r3, [pc, #24]	@ (8000ef8 <ARM_LOGIC+0x1b0>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	4a0b      	ldr	r2, [pc, #44]	@ (8000f10 <ARM_LOGIC+0x1c8>)
 8000ee4:	6013      	str	r3, [r2, #0]
    Old_y = y;
 8000ee6:	4b05      	ldr	r3, [pc, #20]	@ (8000efc <ARM_LOGIC+0x1b4>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	4a0b      	ldr	r2, [pc, #44]	@ (8000f18 <ARM_LOGIC+0x1d0>)
 8000eec:	6013      	str	r3, [r2, #0]

    return 0;
 8000eee:	2300      	movs	r3, #0
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	372c      	adds	r7, #44	@ 0x2c
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd90      	pop	{r4, r7, pc}
 8000ef8:	2000009c 	.word	0x2000009c
 8000efc:	200000a0 	.word	0x200000a0
 8000f00:	41200000 	.word	0x41200000
 8000f04:	200000a4 	.word	0x200000a4
 8000f08:	200000d8 	.word	0x200000d8
 8000f0c:	200000dc 	.word	0x200000dc
 8000f10:	200000d0 	.word	0x200000d0
 8000f14:	3f19999a 	.word	0x3f19999a
 8000f18:	200000d4 	.word	0x200000d4
 8000f1c:	41100000 	.word	0x41100000
 8000f20:	40e00000 	.word	0x40e00000
 8000f24:	41600000 	.word	0x41600000

08000f28 <BASE_ROTATION>:

// ***************************** FUNCTIONS ************************************* //
// ----- BASE ROTATION (PIV 0) ----- //
// Calculates the base rotation angle to point the arm toward the target
// Uses atan2(y,x) to get the angle in the horizontal plane
void BASE_ROTATION(int *Pivots){
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
    Pivots[0] = (int)roundf(atan2f(y, x) * 180.0f / PI) + 3;
 8000f30:	4b10      	ldr	r3, [pc, #64]	@ (8000f74 <BASE_ROTATION+0x4c>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a10      	ldr	r2, [pc, #64]	@ (8000f78 <BASE_ROTATION+0x50>)
 8000f36:	6812      	ldr	r2, [r2, #0]
 8000f38:	4611      	mov	r1, r2
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f004 fe74 	bl	8005c28 <atan2f>
 8000f40:	4603      	mov	r3, r0
 8000f42:	490e      	ldr	r1, [pc, #56]	@ (8000f7c <BASE_ROTATION+0x54>)
 8000f44:	4618      	mov	r0, r3
 8000f46:	f7ff fa0f 	bl	8000368 <__aeabi_fmul>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	490c      	ldr	r1, [pc, #48]	@ (8000f80 <BASE_ROTATION+0x58>)
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f7ff fabe 	bl	80004d0 <__aeabi_fdiv>
 8000f54:	4603      	mov	r3, r0
 8000f56:	4618      	mov	r0, r3
 8000f58:	f004 fe90 	bl	8005c7c <roundf>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f7ff fbde 	bl	8000720 <__aeabi_f2iz>
 8000f64:	4603      	mov	r3, r0
 8000f66:	1cda      	adds	r2, r3, #3
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	601a      	str	r2, [r3, #0]
}
 8000f6c:	bf00      	nop
 8000f6e:	3708      	adds	r7, #8
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	200000a0 	.word	0x200000a0
 8000f78:	2000009c 	.word	0x2000009c
 8000f7c:	43340000 	.word	0x43340000
 8000f80:	40490fd0 	.word	0x40490fd0

08000f84 <ARM_ROTATIONS>:
// Calculates shoulder and elbow angles using inverse kinematics
// First gets horizontal distance, then adds vertical offset (height)
// 'reach' is the 3D straight-line distance from shoulder to target wrist position
// Uses law of cosines to solve the triangle formed by upper arm, forearm, and reach
// Returns -1 if target is unreachable (too far or too close)
int ARM_ROTATIONS(int *Pivots) {    
 8000f84:	b590      	push	{r4, r7, lr}
 8000f86:	b08d      	sub	sp, #52	@ 0x34
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
    // Horizontal distance from base to target
    distance = hypotf(x, y);
 8000f8c:	4b60      	ldr	r3, [pc, #384]	@ (8001110 <ARM_ROTATIONS+0x18c>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4a60      	ldr	r2, [pc, #384]	@ (8001114 <ARM_ROTATIONS+0x190>)
 8000f92:	6812      	ldr	r2, [r2, #0]
 8000f94:	4611      	mov	r1, r2
 8000f96:	4618      	mov	r0, r3
 8000f98:	f004 fe48 	bl	8005c2c <hypotf>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	4a5e      	ldr	r2, [pc, #376]	@ (8001118 <ARM_ROTATIONS+0x194>)
 8000fa0:	6013      	str	r3, [r2, #0]
    
    height = z;
 8000fa2:	4b5e      	ldr	r3, [pc, #376]	@ (800111c <ARM_ROTATIONS+0x198>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4a5e      	ldr	r2, [pc, #376]	@ (8001120 <ARM_ROTATIONS+0x19c>)
 8000fa8:	6013      	str	r3, [r2, #0]
    // used later to have a 2 step movement
    if ((int)height == AUTO) height = 12.0f;
 8000faa:	4b5d      	ldr	r3, [pc, #372]	@ (8001120 <ARM_ROTATIONS+0x19c>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f7ff fbb6 	bl	8000720 <__aeabi_f2iz>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b43      	cmp	r3, #67	@ 0x43
 8000fb8:	d102      	bne.n	8000fc0 <ARM_ROTATIONS+0x3c>
 8000fba:	4b59      	ldr	r3, [pc, #356]	@ (8001120 <ARM_ROTATIONS+0x19c>)
 8000fbc:	4a59      	ldr	r2, [pc, #356]	@ (8001124 <ARM_ROTATIONS+0x1a0>)
 8000fbe:	601a      	str	r2, [r3, #0]
    
    // Vertical offset and also need to apply
    // compensation based on distance
    // 1015: error 45
    if      (distance <= 15.0f) {compensation = -4.0f - (distance - 10.0f) * 0.2f;} 
 8000fc0:	4b55      	ldr	r3, [pc, #340]	@ (8001118 <ARM_ROTATIONS+0x194>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4958      	ldr	r1, [pc, #352]	@ (8001128 <ARM_ROTATIONS+0x1a4>)
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f7ff fb76 	bl	80006b8 <__aeabi_fcmple>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d014      	beq.n	8000ffc <ARM_ROTATIONS+0x78>
 8000fd2:	4b51      	ldr	r3, [pc, #324]	@ (8001118 <ARM_ROTATIONS+0x194>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	4955      	ldr	r1, [pc, #340]	@ (800112c <ARM_ROTATIONS+0x1a8>)
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f7ff f8bb 	bl	8000154 <__aeabi_fsub>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	4953      	ldr	r1, [pc, #332]	@ (8001130 <ARM_ROTATIONS+0x1ac>)
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f7ff f9c0 	bl	8000368 <__aeabi_fmul>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	4619      	mov	r1, r3
 8000fec:	4851      	ldr	r0, [pc, #324]	@ (8001134 <ARM_ROTATIONS+0x1b0>)
 8000fee:	f7ff f8b1 	bl	8000154 <__aeabi_fsub>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	4b50      	ldr	r3, [pc, #320]	@ (8001138 <ARM_ROTATIONS+0x1b4>)
 8000ff8:	601a      	str	r2, [r3, #0]
 8000ffa:	e03a      	b.n	8001072 <ARM_ROTATIONS+0xee>
    // 1525: error 50  
    else if (distance <= 25.0f) {compensation = -5.0f + (distance - 15.0f) * 0.5f;} 
 8000ffc:	4b46      	ldr	r3, [pc, #280]	@ (8001118 <ARM_ROTATIONS+0x194>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	494e      	ldr	r1, [pc, #312]	@ (800113c <ARM_ROTATIONS+0x1b8>)
 8001002:	4618      	mov	r0, r3
 8001004:	f7ff fb58 	bl	80006b8 <__aeabi_fcmple>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d015      	beq.n	800103a <ARM_ROTATIONS+0xb6>
 800100e:	4b42      	ldr	r3, [pc, #264]	@ (8001118 <ARM_ROTATIONS+0x194>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4945      	ldr	r1, [pc, #276]	@ (8001128 <ARM_ROTATIONS+0x1a4>)
 8001014:	4618      	mov	r0, r3
 8001016:	f7ff f89d 	bl	8000154 <__aeabi_fsub>
 800101a:	4603      	mov	r3, r0
 800101c:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8001020:	4618      	mov	r0, r3
 8001022:	f7ff f9a1 	bl	8000368 <__aeabi_fmul>
 8001026:	4603      	mov	r3, r0
 8001028:	4945      	ldr	r1, [pc, #276]	@ (8001140 <ARM_ROTATIONS+0x1bc>)
 800102a:	4618      	mov	r0, r3
 800102c:	f7ff f892 	bl	8000154 <__aeabi_fsub>
 8001030:	4603      	mov	r3, r0
 8001032:	461a      	mov	r2, r3
 8001034:	4b40      	ldr	r3, [pc, #256]	@ (8001138 <ARM_ROTATIONS+0x1b4>)
 8001036:	601a      	str	r2, [r3, #0]
 8001038:	e01b      	b.n	8001072 <ARM_ROTATIONS+0xee>
    // 2535: error 0-3
    else if (distance <= 35.0f) {compensation = (distance - 25.0f) * 0.3f;} 
 800103a:	4b37      	ldr	r3, [pc, #220]	@ (8001118 <ARM_ROTATIONS+0x194>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	4941      	ldr	r1, [pc, #260]	@ (8001144 <ARM_ROTATIONS+0x1c0>)
 8001040:	4618      	mov	r0, r3
 8001042:	f7ff fb39 	bl	80006b8 <__aeabi_fcmple>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d00f      	beq.n	800106c <ARM_ROTATIONS+0xe8>
 800104c:	4b32      	ldr	r3, [pc, #200]	@ (8001118 <ARM_ROTATIONS+0x194>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	493a      	ldr	r1, [pc, #232]	@ (800113c <ARM_ROTATIONS+0x1b8>)
 8001052:	4618      	mov	r0, r3
 8001054:	f7ff f87e 	bl	8000154 <__aeabi_fsub>
 8001058:	4603      	mov	r3, r0
 800105a:	493b      	ldr	r1, [pc, #236]	@ (8001148 <ARM_ROTATIONS+0x1c4>)
 800105c:	4618      	mov	r0, r3
 800105e:	f7ff f983 	bl	8000368 <__aeabi_fmul>
 8001062:	4603      	mov	r3, r0
 8001064:	461a      	mov	r2, r3
 8001066:	4b34      	ldr	r3, [pc, #208]	@ (8001138 <ARM_ROTATIONS+0x1b4>)
 8001068:	601a      	str	r2, [r3, #0]
 800106a:	e002      	b.n	8001072 <ARM_ROTATIONS+0xee>
    // 35+: stays -3
    else                        {compensation = 3.0f;}
 800106c:	4b32      	ldr	r3, [pc, #200]	@ (8001138 <ARM_ROTATIONS+0x1b4>)
 800106e:	4a37      	ldr	r2, [pc, #220]	@ (800114c <ARM_ROTATIONS+0x1c8>)
 8001070:	601a      	str	r2, [r3, #0]
    
    height += compensation;
 8001072:	4b2b      	ldr	r3, [pc, #172]	@ (8001120 <ARM_ROTATIONS+0x19c>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	4a30      	ldr	r2, [pc, #192]	@ (8001138 <ARM_ROTATIONS+0x1b4>)
 8001078:	6812      	ldr	r2, [r2, #0]
 800107a:	4611      	mov	r1, r2
 800107c:	4618      	mov	r0, r3
 800107e:	f7ff f86b 	bl	8000158 <__addsf3>
 8001082:	4603      	mov	r3, r0
 8001084:	461a      	mov	r2, r3
 8001086:	4b26      	ldr	r3, [pc, #152]	@ (8001120 <ARM_ROTATIONS+0x19c>)
 8001088:	601a      	str	r2, [r3, #0]

    // 3D distance in vertical plane from shoulder to wrist
    reach = hypotf(distance, height);
 800108a:	4b23      	ldr	r3, [pc, #140]	@ (8001118 <ARM_ROTATIONS+0x194>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4a24      	ldr	r2, [pc, #144]	@ (8001120 <ARM_ROTATIONS+0x19c>)
 8001090:	6812      	ldr	r2, [r2, #0]
 8001092:	4611      	mov	r1, r2
 8001094:	4618      	mov	r0, r3
 8001096:	f004 fdc9 	bl	8005c2c <hypotf>
 800109a:	4603      	mov	r3, r0
 800109c:	4a2c      	ldr	r2, [pc, #176]	@ (8001150 <ARM_ROTATIONS+0x1cc>)
 800109e:	6013      	str	r3, [r2, #0]
    
    // KEEP: prevents impossible IK solutions that would break the arm
    if (reach > (L1 + L2) + 5.0f) return -1;  // too far
 80010a0:	4b2c      	ldr	r3, [pc, #176]	@ (8001154 <ARM_ROTATIONS+0x1d0>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a2c      	ldr	r2, [pc, #176]	@ (8001158 <ARM_ROTATIONS+0x1d4>)
 80010a6:	6812      	ldr	r2, [r2, #0]
 80010a8:	4611      	mov	r1, r2
 80010aa:	4618      	mov	r0, r3
 80010ac:	f7ff f854 	bl	8000158 <__addsf3>
 80010b0:	4603      	mov	r3, r0
 80010b2:	4923      	ldr	r1, [pc, #140]	@ (8001140 <ARM_ROTATIONS+0x1bc>)
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff f84f 	bl	8000158 <__addsf3>
 80010ba:	4603      	mov	r3, r0
 80010bc:	461a      	mov	r2, r3
 80010be:	4b24      	ldr	r3, [pc, #144]	@ (8001150 <ARM_ROTATIONS+0x1cc>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	4619      	mov	r1, r3
 80010c4:	4610      	mov	r0, r2
 80010c6:	f7ff faed 	bl	80006a4 <__aeabi_fcmplt>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d002      	beq.n	80010d6 <ARM_ROTATIONS+0x152>
 80010d0:	f04f 33ff 	mov.w	r3, #4294967295
 80010d4:	e13a      	b.n	800134c <ARM_ROTATIONS+0x3c8>
    if (reach < fabsf(L1 - L2) + 0.001f) return -1;  // too close
 80010d6:	4b1f      	ldr	r3, [pc, #124]	@ (8001154 <ARM_ROTATIONS+0x1d0>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	4a1f      	ldr	r2, [pc, #124]	@ (8001158 <ARM_ROTATIONS+0x1d4>)
 80010dc:	6812      	ldr	r2, [r2, #0]
 80010de:	4611      	mov	r1, r2
 80010e0:	4618      	mov	r0, r3
 80010e2:	f7ff f837 	bl	8000154 <__aeabi_fsub>
 80010e6:	4603      	mov	r3, r0
 80010e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80010ec:	491b      	ldr	r1, [pc, #108]	@ (800115c <ARM_ROTATIONS+0x1d8>)
 80010ee:	4618      	mov	r0, r3
 80010f0:	f7ff f832 	bl	8000158 <__addsf3>
 80010f4:	4603      	mov	r3, r0
 80010f6:	461a      	mov	r2, r3
 80010f8:	4b15      	ldr	r3, [pc, #84]	@ (8001150 <ARM_ROTATIONS+0x1cc>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4619      	mov	r1, r3
 80010fe:	4610      	mov	r0, r2
 8001100:	f7ff faee 	bl	80006e0 <__aeabi_fcmpgt>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d02a      	beq.n	8001160 <ARM_ROTATIONS+0x1dc>
 800110a:	f04f 33ff 	mov.w	r3, #4294967295
 800110e:	e11d      	b.n	800134c <ARM_ROTATIONS+0x3c8>
 8001110:	2000009c 	.word	0x2000009c
 8001114:	200000a0 	.word	0x200000a0
 8001118:	200000a8 	.word	0x200000a8
 800111c:	200000a4 	.word	0x200000a4
 8001120:	200000ac 	.word	0x200000ac
 8001124:	41400000 	.word	0x41400000
 8001128:	41700000 	.word	0x41700000
 800112c:	41200000 	.word	0x41200000
 8001130:	3e4ccccd 	.word	0x3e4ccccd
 8001134:	c0800000 	.word	0xc0800000
 8001138:	200000b4 	.word	0x200000b4
 800113c:	41c80000 	.word	0x41c80000
 8001140:	40a00000 	.word	0x40a00000
 8001144:	420c0000 	.word	0x420c0000
 8001148:	3e99999a 	.word	0x3e99999a
 800114c:	40400000 	.word	0x40400000
 8001150:	200000b0 	.word	0x200000b0
 8001154:	20000010 	.word	0x20000010
 8001158:	20000014 	.word	0x20000014
 800115c:	3a83126f 	.word	0x3a83126f
    
    // Calculate elbow angle using law of cosines
    // This is the internal angle between upper arm and forearm
    float cos_internal = (L1*L1 + L2*L2 - reach*reach) / (2.0f * L1 * L2);
 8001160:	4b7c      	ldr	r3, [pc, #496]	@ (8001354 <ARM_ROTATIONS+0x3d0>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a7b      	ldr	r2, [pc, #492]	@ (8001354 <ARM_ROTATIONS+0x3d0>)
 8001166:	6812      	ldr	r2, [r2, #0]
 8001168:	4611      	mov	r1, r2
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff f8fc 	bl	8000368 <__aeabi_fmul>
 8001170:	4603      	mov	r3, r0
 8001172:	461c      	mov	r4, r3
 8001174:	4b78      	ldr	r3, [pc, #480]	@ (8001358 <ARM_ROTATIONS+0x3d4>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a77      	ldr	r2, [pc, #476]	@ (8001358 <ARM_ROTATIONS+0x3d4>)
 800117a:	6812      	ldr	r2, [r2, #0]
 800117c:	4611      	mov	r1, r2
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff f8f2 	bl	8000368 <__aeabi_fmul>
 8001184:	4603      	mov	r3, r0
 8001186:	4619      	mov	r1, r3
 8001188:	4620      	mov	r0, r4
 800118a:	f7fe ffe5 	bl	8000158 <__addsf3>
 800118e:	4603      	mov	r3, r0
 8001190:	461c      	mov	r4, r3
 8001192:	4b72      	ldr	r3, [pc, #456]	@ (800135c <ARM_ROTATIONS+0x3d8>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	4a71      	ldr	r2, [pc, #452]	@ (800135c <ARM_ROTATIONS+0x3d8>)
 8001198:	6812      	ldr	r2, [r2, #0]
 800119a:	4611      	mov	r1, r2
 800119c:	4618      	mov	r0, r3
 800119e:	f7ff f8e3 	bl	8000368 <__aeabi_fmul>
 80011a2:	4603      	mov	r3, r0
 80011a4:	4619      	mov	r1, r3
 80011a6:	4620      	mov	r0, r4
 80011a8:	f7fe ffd4 	bl	8000154 <__aeabi_fsub>
 80011ac:	4603      	mov	r3, r0
 80011ae:	461c      	mov	r4, r3
 80011b0:	4b68      	ldr	r3, [pc, #416]	@ (8001354 <ARM_ROTATIONS+0x3d0>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4619      	mov	r1, r3
 80011b6:	4618      	mov	r0, r3
 80011b8:	f7fe ffce 	bl	8000158 <__addsf3>
 80011bc:	4603      	mov	r3, r0
 80011be:	461a      	mov	r2, r3
 80011c0:	4b65      	ldr	r3, [pc, #404]	@ (8001358 <ARM_ROTATIONS+0x3d4>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4619      	mov	r1, r3
 80011c6:	4610      	mov	r0, r2
 80011c8:	f7ff f8ce 	bl	8000368 <__aeabi_fmul>
 80011cc:	4603      	mov	r3, r0
 80011ce:	4619      	mov	r1, r3
 80011d0:	4620      	mov	r0, r4
 80011d2:	f7ff f97d 	bl	80004d0 <__aeabi_fdiv>
 80011d6:	4603      	mov	r3, r0
 80011d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (cos_internal > 1.0f) cos_internal = 1.0f;
 80011da:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80011de:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80011e0:	f7ff fa7e 	bl	80006e0 <__aeabi_fcmpgt>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d002      	beq.n	80011f0 <ARM_ROTATIONS+0x26c>
 80011ea:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80011ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (cos_internal < -1.0f) cos_internal = -1.0f;
 80011f0:	495b      	ldr	r1, [pc, #364]	@ (8001360 <ARM_ROTATIONS+0x3dc>)
 80011f2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80011f4:	f7ff fa56 	bl	80006a4 <__aeabi_fcmplt>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d001      	beq.n	8001202 <ARM_ROTATIONS+0x27e>
 80011fe:	4b58      	ldr	r3, [pc, #352]	@ (8001360 <ARM_ROTATIONS+0x3dc>)
 8001200:	62fb      	str	r3, [r7, #44]	@ 0x2c
    float internal_rad = acosf(cos_internal);
 8001202:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001204:	f004 fcf0 	bl	8005be8 <acosf>
 8001208:	61f8      	str	r0, [r7, #28]
    float pivot2_deg = internal_rad * (180.0f / PI);
 800120a:	4956      	ldr	r1, [pc, #344]	@ (8001364 <ARM_ROTATIONS+0x3e0>)
 800120c:	69f8      	ldr	r0, [r7, #28]
 800120e:	f7ff f8ab 	bl	8000368 <__aeabi_fmul>
 8001212:	4603      	mov	r3, r0
 8001214:	61bb      	str	r3, [r7, #24]
    
    // Calculate shoulder angle
    // alpha = angle to target from horizontal
    // beta = angle offset due to arm triangle geometry
    float alpha = atan2f(height, distance);
 8001216:	4b54      	ldr	r3, [pc, #336]	@ (8001368 <ARM_ROTATIONS+0x3e4>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	4a54      	ldr	r2, [pc, #336]	@ (800136c <ARM_ROTATIONS+0x3e8>)
 800121c:	6812      	ldr	r2, [r2, #0]
 800121e:	4611      	mov	r1, r2
 8001220:	4618      	mov	r0, r3
 8001222:	f004 fd01 	bl	8005c28 <atan2f>
 8001226:	6178      	str	r0, [r7, #20]
    
    float cos_beta = (L1*L1 + reach*reach - L2*L2) / (2.0f * L1 * reach);
 8001228:	4b4a      	ldr	r3, [pc, #296]	@ (8001354 <ARM_ROTATIONS+0x3d0>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a49      	ldr	r2, [pc, #292]	@ (8001354 <ARM_ROTATIONS+0x3d0>)
 800122e:	6812      	ldr	r2, [r2, #0]
 8001230:	4611      	mov	r1, r2
 8001232:	4618      	mov	r0, r3
 8001234:	f7ff f898 	bl	8000368 <__aeabi_fmul>
 8001238:	4603      	mov	r3, r0
 800123a:	461c      	mov	r4, r3
 800123c:	4b47      	ldr	r3, [pc, #284]	@ (800135c <ARM_ROTATIONS+0x3d8>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4a46      	ldr	r2, [pc, #280]	@ (800135c <ARM_ROTATIONS+0x3d8>)
 8001242:	6812      	ldr	r2, [r2, #0]
 8001244:	4611      	mov	r1, r2
 8001246:	4618      	mov	r0, r3
 8001248:	f7ff f88e 	bl	8000368 <__aeabi_fmul>
 800124c:	4603      	mov	r3, r0
 800124e:	4619      	mov	r1, r3
 8001250:	4620      	mov	r0, r4
 8001252:	f7fe ff81 	bl	8000158 <__addsf3>
 8001256:	4603      	mov	r3, r0
 8001258:	461c      	mov	r4, r3
 800125a:	4b3f      	ldr	r3, [pc, #252]	@ (8001358 <ARM_ROTATIONS+0x3d4>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	4a3e      	ldr	r2, [pc, #248]	@ (8001358 <ARM_ROTATIONS+0x3d4>)
 8001260:	6812      	ldr	r2, [r2, #0]
 8001262:	4611      	mov	r1, r2
 8001264:	4618      	mov	r0, r3
 8001266:	f7ff f87f 	bl	8000368 <__aeabi_fmul>
 800126a:	4603      	mov	r3, r0
 800126c:	4619      	mov	r1, r3
 800126e:	4620      	mov	r0, r4
 8001270:	f7fe ff70 	bl	8000154 <__aeabi_fsub>
 8001274:	4603      	mov	r3, r0
 8001276:	461c      	mov	r4, r3
 8001278:	4b36      	ldr	r3, [pc, #216]	@ (8001354 <ARM_ROTATIONS+0x3d0>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4619      	mov	r1, r3
 800127e:	4618      	mov	r0, r3
 8001280:	f7fe ff6a 	bl	8000158 <__addsf3>
 8001284:	4603      	mov	r3, r0
 8001286:	461a      	mov	r2, r3
 8001288:	4b34      	ldr	r3, [pc, #208]	@ (800135c <ARM_ROTATIONS+0x3d8>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4619      	mov	r1, r3
 800128e:	4610      	mov	r0, r2
 8001290:	f7ff f86a 	bl	8000368 <__aeabi_fmul>
 8001294:	4603      	mov	r3, r0
 8001296:	4619      	mov	r1, r3
 8001298:	4620      	mov	r0, r4
 800129a:	f7ff f919 	bl	80004d0 <__aeabi_fdiv>
 800129e:	4603      	mov	r3, r0
 80012a0:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (cos_beta > 1.0f) cos_beta = 1.0f;
 80012a2:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80012a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80012a8:	f7ff fa1a 	bl	80006e0 <__aeabi_fcmpgt>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d002      	beq.n	80012b8 <ARM_ROTATIONS+0x334>
 80012b2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80012b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (cos_beta < -1.0f) cos_beta = -1.0f;
 80012b8:	4929      	ldr	r1, [pc, #164]	@ (8001360 <ARM_ROTATIONS+0x3dc>)
 80012ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80012bc:	f7ff f9f2 	bl	80006a4 <__aeabi_fcmplt>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d001      	beq.n	80012ca <ARM_ROTATIONS+0x346>
 80012c6:	4b26      	ldr	r3, [pc, #152]	@ (8001360 <ARM_ROTATIONS+0x3dc>)
 80012c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    float beta = acosf(cos_beta);
 80012ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80012cc:	f004 fc8c 	bl	8005be8 <acosf>
 80012d0:	6138      	str	r0, [r7, #16]
    
    // Shoulder angle = target angle + geometry offset
    float pivot1_rad = alpha + beta;
 80012d2:	6939      	ldr	r1, [r7, #16]
 80012d4:	6978      	ldr	r0, [r7, #20]
 80012d6:	f7fe ff3f 	bl	8000158 <__addsf3>
 80012da:	4603      	mov	r3, r0
 80012dc:	60fb      	str	r3, [r7, #12]
    float pivot1_deg = pivot1_rad * (180.0f / PI);
 80012de:	4921      	ldr	r1, [pc, #132]	@ (8001364 <ARM_ROTATIONS+0x3e0>)
 80012e0:	68f8      	ldr	r0, [r7, #12]
 80012e2:	f7ff f841 	bl	8000368 <__aeabi_fmul>
 80012e6:	4603      	mov	r3, r0
 80012e8:	60bb      	str	r3, [r7, #8]
    
    int s = (int) roundf(pivot1_deg);
 80012ea:	68b8      	ldr	r0, [r7, #8]
 80012ec:	f004 fcc6 	bl	8005c7c <roundf>
 80012f0:	4603      	mov	r3, r0
 80012f2:	4618      	mov	r0, r3
 80012f4:	f7ff fa14 	bl	8000720 <__aeabi_f2iz>
 80012f8:	4603      	mov	r3, r0
 80012fa:	627b      	str	r3, [r7, #36]	@ 0x24
    int e = (int) roundf(pivot2_deg);
 80012fc:	69b8      	ldr	r0, [r7, #24]
 80012fe:	f004 fcbd 	bl	8005c7c <roundf>
 8001302:	4603      	mov	r3, r0
 8001304:	4618      	mov	r0, r3
 8001306:	f7ff fa0b 	bl	8000720 <__aeabi_f2iz>
 800130a:	4603      	mov	r3, r0
 800130c:	623b      	str	r3, [r7, #32]
    
    // Clamp to motor limits
    if (s < 0) s = 0;
 800130e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001310:	2b00      	cmp	r3, #0
 8001312:	da01      	bge.n	8001318 <ARM_ROTATIONS+0x394>
 8001314:	2300      	movs	r3, #0
 8001316:	627b      	str	r3, [r7, #36]	@ 0x24
    if (s > 131) s = 131;
 8001318:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800131a:	2b83      	cmp	r3, #131	@ 0x83
 800131c:	dd01      	ble.n	8001322 <ARM_ROTATIONS+0x39e>
 800131e:	2383      	movs	r3, #131	@ 0x83
 8001320:	627b      	str	r3, [r7, #36]	@ 0x24
    if (e < 0) e = 0;
 8001322:	6a3b      	ldr	r3, [r7, #32]
 8001324:	2b00      	cmp	r3, #0
 8001326:	da01      	bge.n	800132c <ARM_ROTATIONS+0x3a8>
 8001328:	2300      	movs	r3, #0
 800132a:	623b      	str	r3, [r7, #32]
    if (e > 400) e = 400;
 800132c:	6a3b      	ldr	r3, [r7, #32]
 800132e:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001332:	dd02      	ble.n	800133a <ARM_ROTATIONS+0x3b6>
 8001334:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8001338:	623b      	str	r3, [r7, #32]
    
    Pivots[1] = s;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	3304      	adds	r3, #4
 800133e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001340:	601a      	str	r2, [r3, #0]
    Pivots[2] = e;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	3308      	adds	r3, #8
 8001346:	6a3a      	ldr	r2, [r7, #32]
 8001348:	601a      	str	r2, [r3, #0]
    return 0;
 800134a:	2300      	movs	r3, #0
}
 800134c:	4618      	mov	r0, r3
 800134e:	3734      	adds	r7, #52	@ 0x34
 8001350:	46bd      	mov	sp, r7
 8001352:	bd90      	pop	{r4, r7, pc}
 8001354:	20000010 	.word	0x20000010
 8001358:	20000014 	.word	0x20000014
 800135c:	200000b0 	.word	0x200000b0
 8001360:	bf800000 	.word	0xbf800000
 8001364:	42652eed 	.word	0x42652eed
 8001368:	200000ac 	.word	0x200000ac
 800136c:	200000a8 	.word	0x200000a8

08001370 <WRIST_ANGLE>:

// ----- WRIST ANGLE (PIV 3)----- //
// Keeps the gripper pointing straight down regardless of arm position
// Compensates for the combined angles of shoulder and elbow
// Formula: 270 - shoulder - elbow keeps gripper vertical
void WRIST_ANGLE(int *Pivots){
 8001370:	b590      	push	{r4, r7, lr}
 8001372:	b087      	sub	sp, #28
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
    int shoulder = Pivots[1];
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	60fb      	str	r3, [r7, #12]
    int elbow = Pivots[2];
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	60bb      	str	r3, [r7, #8]
    
    // Distance-based offset to keep gripper pointing down
    // Compensates for mechanical nonlinearity in the arm
    float offset;
    if (distance <= 15.0f) {
 8001384:	4b39      	ldr	r3, [pc, #228]	@ (800146c <WRIST_ANGLE+0xfc>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4939      	ldr	r1, [pc, #228]	@ (8001470 <WRIST_ANGLE+0x100>)
 800138a:	4618      	mov	r0, r3
 800138c:	f7ff f994 	bl	80006b8 <__aeabi_fcmple>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d002      	beq.n	800139c <WRIST_ANGLE+0x2c>
        offset = 17.0f;
 8001396:	4b37      	ldr	r3, [pc, #220]	@ (8001474 <WRIST_ANGLE+0x104>)
 8001398:	617b      	str	r3, [r7, #20]
 800139a:	e02d      	b.n	80013f8 <WRIST_ANGLE+0x88>
    } else if (distance <= 25.0f) {
 800139c:	4b33      	ldr	r3, [pc, #204]	@ (800146c <WRIST_ANGLE+0xfc>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4935      	ldr	r1, [pc, #212]	@ (8001478 <WRIST_ANGLE+0x108>)
 80013a2:	4618      	mov	r0, r3
 80013a4:	f7ff f988 	bl	80006b8 <__aeabi_fcmple>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d012      	beq.n	80013d4 <WRIST_ANGLE+0x64>
        // Steep slope: 17 at d=15  36 at d=25
        offset = 17.0f + (distance - 15.0f) * 1.9f;
 80013ae:	4b2f      	ldr	r3, [pc, #188]	@ (800146c <WRIST_ANGLE+0xfc>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	492f      	ldr	r1, [pc, #188]	@ (8001470 <WRIST_ANGLE+0x100>)
 80013b4:	4618      	mov	r0, r3
 80013b6:	f7fe fecd 	bl	8000154 <__aeabi_fsub>
 80013ba:	4603      	mov	r3, r0
 80013bc:	492f      	ldr	r1, [pc, #188]	@ (800147c <WRIST_ANGLE+0x10c>)
 80013be:	4618      	mov	r0, r3
 80013c0:	f7fe ffd2 	bl	8000368 <__aeabi_fmul>
 80013c4:	4603      	mov	r3, r0
 80013c6:	492b      	ldr	r1, [pc, #172]	@ (8001474 <WRIST_ANGLE+0x104>)
 80013c8:	4618      	mov	r0, r3
 80013ca:	f7fe fec5 	bl	8000158 <__addsf3>
 80013ce:	4603      	mov	r3, r0
 80013d0:	617b      	str	r3, [r7, #20]
 80013d2:	e011      	b.n	80013f8 <WRIST_ANGLE+0x88>
    } else {
        // Flat slope: 36 at d=25  41 at d=40
        offset = 36.0f + (distance - 25.0f) * 0.33f;
 80013d4:	4b25      	ldr	r3, [pc, #148]	@ (800146c <WRIST_ANGLE+0xfc>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4927      	ldr	r1, [pc, #156]	@ (8001478 <WRIST_ANGLE+0x108>)
 80013da:	4618      	mov	r0, r3
 80013dc:	f7fe feba 	bl	8000154 <__aeabi_fsub>
 80013e0:	4603      	mov	r3, r0
 80013e2:	4927      	ldr	r1, [pc, #156]	@ (8001480 <WRIST_ANGLE+0x110>)
 80013e4:	4618      	mov	r0, r3
 80013e6:	f7fe ffbf 	bl	8000368 <__aeabi_fmul>
 80013ea:	4603      	mov	r3, r0
 80013ec:	4925      	ldr	r1, [pc, #148]	@ (8001484 <WRIST_ANGLE+0x114>)
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7fe feb2 	bl	8000158 <__addsf3>
 80013f4:	4603      	mov	r3, r0
 80013f6:	617b      	str	r3, [r7, #20]
    }
    
    // Wrist angle = base formula + offset
    int wrist = (int)roundf(265.0f - (float)shoulder - (float)elbow + offset);
 80013f8:	68f8      	ldr	r0, [r7, #12]
 80013fa:	f7fe ff61 	bl	80002c0 <__aeabi_i2f>
 80013fe:	4603      	mov	r3, r0
 8001400:	4619      	mov	r1, r3
 8001402:	4821      	ldr	r0, [pc, #132]	@ (8001488 <WRIST_ANGLE+0x118>)
 8001404:	f7fe fea6 	bl	8000154 <__aeabi_fsub>
 8001408:	4603      	mov	r3, r0
 800140a:	461c      	mov	r4, r3
 800140c:	68b8      	ldr	r0, [r7, #8]
 800140e:	f7fe ff57 	bl	80002c0 <__aeabi_i2f>
 8001412:	4603      	mov	r3, r0
 8001414:	4619      	mov	r1, r3
 8001416:	4620      	mov	r0, r4
 8001418:	f7fe fe9c 	bl	8000154 <__aeabi_fsub>
 800141c:	4603      	mov	r3, r0
 800141e:	6979      	ldr	r1, [r7, #20]
 8001420:	4618      	mov	r0, r3
 8001422:	f7fe fe99 	bl	8000158 <__addsf3>
 8001426:	4603      	mov	r3, r0
 8001428:	4618      	mov	r0, r3
 800142a:	f004 fc27 	bl	8005c7c <roundf>
 800142e:	4603      	mov	r3, r0
 8001430:	4618      	mov	r0, r3
 8001432:	f7ff f975 	bl	8000720 <__aeabi_f2iz>
 8001436:	4603      	mov	r3, r0
 8001438:	613b      	str	r3, [r7, #16]
    
    // Normalize to 0-360
    while (wrist < 0) wrist += 360;
 800143a:	e003      	b.n	8001444 <WRIST_ANGLE+0xd4>
 800143c:	693b      	ldr	r3, [r7, #16]
 800143e:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001442:	613b      	str	r3, [r7, #16]
 8001444:	693b      	ldr	r3, [r7, #16]
 8001446:	2b00      	cmp	r3, #0
 8001448:	dbf8      	blt.n	800143c <WRIST_ANGLE+0xcc>
    while (wrist >= 360) wrist -= 360;
 800144a:	e003      	b.n	8001454 <WRIST_ANGLE+0xe4>
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001452:	613b      	str	r3, [r7, #16]
 8001454:	693b      	ldr	r3, [r7, #16]
 8001456:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 800145a:	daf7      	bge.n	800144c <WRIST_ANGLE+0xdc>
    
    Pivots[3] = wrist;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	330c      	adds	r3, #12
 8001460:	693a      	ldr	r2, [r7, #16]
 8001462:	601a      	str	r2, [r3, #0]
}
 8001464:	bf00      	nop
 8001466:	371c      	adds	r7, #28
 8001468:	46bd      	mov	sp, r7
 800146a:	bd90      	pop	{r4, r7, pc}
 800146c:	200000a8 	.word	0x200000a8
 8001470:	41700000 	.word	0x41700000
 8001474:	41880000 	.word	0x41880000
 8001478:	41c80000 	.word	0x41c80000
 800147c:	3ff33333 	.word	0x3ff33333
 8001480:	3ea8f5c3 	.word	0x3ea8f5c3
 8001484:	42100000 	.word	0x42100000
 8001488:	43848000 	.word	0x43848000

0800148c <HAND_CONTROL>:
// ----- HAND CONTROL (PIV 4) ----- //
// Controls gripper opening:
// 0 Deg = fully opened, 90 Deg = fully closed 
// Angle = 0.439024  pwm  (pwm = 0 to 205)
// later will add a ststem to know if tis holdding something
void HAND_CONTROL(int *Out_Pivots, bool hand_state) {
 800148c:	b480      	push	{r7}
 800148e:	b083      	sub	sp, #12
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
 8001494:	460b      	mov	r3, r1
 8001496:	70fb      	strb	r3, [r7, #3]
    if (hand_state == OPEN) {
 8001498:	78fb      	ldrb	r3, [r7, #3]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d004      	beq.n	80014a8 <HAND_CONTROL+0x1c>
        Out_Pivots[4] = 0;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	3310      	adds	r3, #16
 80014a2:	2200      	movs	r2, #0
 80014a4:	601a      	str	r2, [r3, #0]
 80014a6:	e003      	b.n	80014b0 <HAND_CONTROL+0x24>
    } else {
        Out_Pivots[4] = 205;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	3310      	adds	r3, #16
 80014ac:	22cd      	movs	r2, #205	@ 0xcd
 80014ae:	601a      	str	r2, [r3, #0]
    }
    prev_hand_pwm = Out_Pivots[4];  // save for next time
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	691b      	ldr	r3, [r3, #16]
 80014b4:	4a03      	ldr	r2, [pc, #12]	@ (80014c4 <HAND_CONTROL+0x38>)
 80014b6:	6013      	str	r3, [r2, #0]
}
 80014b8:	bf00      	nop
 80014ba:	370c      	adds	r7, #12
 80014bc:	46bd      	mov	sp, r7
 80014be:	bc80      	pop	{r7}
 80014c0:	4770      	bx	lr
 80014c2:	bf00      	nop
 80014c4:	200000cc 	.word	0x200000cc

080014c8 <linear_deg_to_pwm>:
// Converts angle values (degrees) into PWM motor control values (0-205)
// Uses linear interpolation between calibration table endpoints
// Different pivots have different angle-to-PWM mappings based on physical calibration
// i genuenly dont know how this magic works so i wont even bother tryign to
// understand what gpt cooked
static inline int linear_deg_to_pwm(int deg, int deg0, int deg205){
 80014c8:	b480      	push	{r7}
 80014ca:	b08b      	sub	sp, #44	@ 0x2c
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	60f8      	str	r0, [r7, #12]
 80014d0:	60b9      	str	r1, [r7, #8]
 80014d2:	607a      	str	r2, [r7, #4]
    int denom = deg205 - deg0;
 80014d4:	687a      	ldr	r2, [r7, #4]
 80014d6:	68bb      	ldr	r3, [r7, #8]
 80014d8:	1ad3      	subs	r3, r2, r3
 80014da:	623b      	str	r3, [r7, #32]
    
    if (denom == 0) return 0;
 80014dc:	6a3b      	ldr	r3, [r7, #32]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d101      	bne.n	80014e6 <linear_deg_to_pwm+0x1e>
 80014e2:	2300      	movs	r3, #0
 80014e4:	e046      	b.n	8001574 <linear_deg_to_pwm+0xac>
    
    long numer = (long)(deg - deg0) * 205LL;
 80014e6:	68fa      	ldr	r2, [r7, #12]
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	1ad3      	subs	r3, r2, r3
 80014ec:	461a      	mov	r2, r3
 80014ee:	23cd      	movs	r3, #205	@ 0xcd
 80014f0:	fb02 f303 	mul.w	r3, r2, r3
 80014f4:	61fb      	str	r3, [r7, #28]
    long absden = (denom >= 0) ? denom : - (long)denom;
 80014f6:	6a3b      	ldr	r3, [r7, #32]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	bfb8      	it	lt
 80014fc:	425b      	neglt	r3, r3
 80014fe:	61bb      	str	r3, [r7, #24]
    long adj = absden / 2;
 8001500:	69bb      	ldr	r3, [r7, #24]
 8001502:	0fda      	lsrs	r2, r3, #31
 8001504:	4413      	add	r3, r2
 8001506:	105b      	asrs	r3, r3, #1
 8001508:	617b      	str	r3, [r7, #20]
    long pwm;
    
    if (denom > 0) {
 800150a:	6a3b      	ldr	r3, [r7, #32]
 800150c:	2b00      	cmp	r3, #0
 800150e:	dd13      	ble.n	8001538 <linear_deg_to_pwm+0x70>
        if (numer >= 0) pwm = (numer + adj) / denom;
 8001510:	69fb      	ldr	r3, [r7, #28]
 8001512:	2b00      	cmp	r3, #0
 8001514:	db07      	blt.n	8001526 <linear_deg_to_pwm+0x5e>
 8001516:	69fa      	ldr	r2, [r7, #28]
 8001518:	697b      	ldr	r3, [r7, #20]
 800151a:	441a      	add	r2, r3
 800151c:	6a3b      	ldr	r3, [r7, #32]
 800151e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001522:	627b      	str	r3, [r7, #36]	@ 0x24
 8001524:	e01b      	b.n	800155e <linear_deg_to_pwm+0x96>
        else pwm = - ( ( -numer + adj ) / denom );
 8001526:	697a      	ldr	r2, [r7, #20]
 8001528:	69fb      	ldr	r3, [r7, #28]
 800152a:	1ad2      	subs	r2, r2, r3
 800152c:	6a3b      	ldr	r3, [r7, #32]
 800152e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001532:	425b      	negs	r3, r3
 8001534:	627b      	str	r3, [r7, #36]	@ 0x24
 8001536:	e012      	b.n	800155e <linear_deg_to_pwm+0x96>
    } else {
        if (numer >= 0) pwm = - ( ( numer + adj ) / absden );
 8001538:	69fb      	ldr	r3, [r7, #28]
 800153a:	2b00      	cmp	r3, #0
 800153c:	db08      	blt.n	8001550 <linear_deg_to_pwm+0x88>
 800153e:	69fa      	ldr	r2, [r7, #28]
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	441a      	add	r2, r3
 8001544:	69bb      	ldr	r3, [r7, #24]
 8001546:	fb92 f3f3 	sdiv	r3, r2, r3
 800154a:	425b      	negs	r3, r3
 800154c:	627b      	str	r3, [r7, #36]	@ 0x24
 800154e:	e006      	b.n	800155e <linear_deg_to_pwm+0x96>
        else pwm = ( ( -numer + adj ) / absden );
 8001550:	697a      	ldr	r2, [r7, #20]
 8001552:	69fb      	ldr	r3, [r7, #28]
 8001554:	1ad2      	subs	r2, r2, r3
 8001556:	69bb      	ldr	r3, [r7, #24]
 8001558:	fb92 f3f3 	sdiv	r3, r2, r3
 800155c:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (pwm < 0) pwm = 0;
 800155e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001560:	2b00      	cmp	r3, #0
 8001562:	da01      	bge.n	8001568 <linear_deg_to_pwm+0xa0>
 8001564:	2300      	movs	r3, #0
 8001566:	627b      	str	r3, [r7, #36]	@ 0x24
    if (pwm > 205) pwm = 205;
 8001568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800156a:	2bcd      	cmp	r3, #205	@ 0xcd
 800156c:	dd01      	ble.n	8001572 <linear_deg_to_pwm+0xaa>
 800156e:	23cd      	movs	r3, #205	@ 0xcd
 8001570:	627b      	str	r3, [r7, #36]	@ 0x24
    return (int)pwm;
 8001572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8001574:	4618      	mov	r0, r3
 8001576:	372c      	adds	r7, #44	@ 0x2c
 8001578:	46bd      	mov	sp, r7
 800157a:	bc80      	pop	{r7}
 800157c:	4770      	bx	lr

0800157e <pwm_to_deg>:

// Inverse function: converts PWM back to degrees for verification
int pwm_to_deg(int pwm, int deg0, int deg205) {
 800157e:	b480      	push	{r7}
 8001580:	b08b      	sub	sp, #44	@ 0x2c
 8001582:	af00      	add	r7, sp, #0
 8001584:	60f8      	str	r0, [r7, #12]
 8001586:	60b9      	str	r1, [r7, #8]
 8001588:	607a      	str	r2, [r7, #4]
    int denom = 205;
 800158a:	23cd      	movs	r3, #205	@ 0xcd
 800158c:	627b      	str	r3, [r7, #36]	@ 0x24
    long numer = (long long)(deg205 - deg0) * (long long)pwm;
 800158e:	687a      	ldr	r2, [r7, #4]
 8001590:	68bb      	ldr	r3, [r7, #8]
 8001592:	1ad3      	subs	r3, r2, r3
 8001594:	461a      	mov	r2, r3
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	fb02 f303 	mul.w	r3, r2, r3
 800159c:	623b      	str	r3, [r7, #32]
    long adj = denom / 2;
 800159e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015a0:	0fda      	lsrs	r2, r3, #31
 80015a2:	4413      	add	r3, r2
 80015a4:	105b      	asrs	r3, r3, #1
 80015a6:	61fb      	str	r3, [r7, #28]
    long frac = (numer >= 0) ? ( (numer + adj) / denom ) : ( - ( ( -numer + adj ) / denom ) );
 80015a8:	6a3b      	ldr	r3, [r7, #32]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	db06      	blt.n	80015bc <pwm_to_deg+0x3e>
 80015ae:	6a3a      	ldr	r2, [r7, #32]
 80015b0:	69fb      	ldr	r3, [r7, #28]
 80015b2:	441a      	add	r2, r3
 80015b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015b6:	fb92 f3f3 	sdiv	r3, r2, r3
 80015ba:	e006      	b.n	80015ca <pwm_to_deg+0x4c>
 80015bc:	69fa      	ldr	r2, [r7, #28]
 80015be:	6a3b      	ldr	r3, [r7, #32]
 80015c0:	1ad2      	subs	r2, r2, r3
 80015c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015c4:	fb92 f3f3 	sdiv	r3, r2, r3
 80015c8:	425b      	negs	r3, r3
 80015ca:	61bb      	str	r3, [r7, #24]
    long out = (long long)deg0 + frac;
 80015cc:	68ba      	ldr	r2, [r7, #8]
 80015ce:	69bb      	ldr	r3, [r7, #24]
 80015d0:	4413      	add	r3, r2
 80015d2:	617b      	str	r3, [r7, #20]
    return (int)out;
 80015d4:	697b      	ldr	r3, [r7, #20]
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	372c      	adds	r7, #44	@ 0x2c
 80015da:	46bd      	mov	sp, r7
 80015dc:	bc80      	pop	{r7}
 80015de:	4770      	bx	lr

080015e0 <PIV_TRANSLATE>:

void PIV_TRANSLATE(int *Pivots, int *Out_Pivots){
 80015e0:	b590      	push	{r4, r7, lr}
 80015e2:	b085      	sub	sp, #20
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	6039      	str	r1, [r7, #0]
    int deg = Pivots[1];
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	60bb      	str	r3, [r7, #8]
    int pwm;

    // pivot0: base rotation, deg0 = -169, deg205 = 165    
    Out_Pivots[0] = linear_deg_to_pwm(Pivots[0], -169, 165);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	22a5      	movs	r2, #165	@ 0xa5
 80015f6:	f06f 01a8 	mvn.w	r1, #168	@ 0xa8
 80015fa:	4618      	mov	r0, r3
 80015fc:	f7ff ff64 	bl	80014c8 <linear_deg_to_pwm>
 8001600:	4602      	mov	r2, r0
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	601a      	str	r2, [r3, #0]
    
    // pivot1: shoulder, piecewise linear from calibration table
    if (deg >= 90) {
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	2b59      	cmp	r3, #89	@ 0x59
 800160a:	dd0e      	ble.n	800162a <PIV_TRANSLATE+0x4a>
        pwm = 50 + (131 - deg) * 43 / 41;
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	f1c3 0383 	rsb	r3, r3, #131	@ 0x83
 8001612:	222b      	movs	r2, #43	@ 0x2b
 8001614:	fb02 f303 	mul.w	r3, r2, r3
 8001618:	4a25      	ldr	r2, [pc, #148]	@ (80016b0 <PIV_TRANSLATE+0xd0>)
 800161a:	fb82 1203 	smull	r1, r2, r2, r3
 800161e:	1112      	asrs	r2, r2, #4
 8001620:	17db      	asrs	r3, r3, #31
 8001622:	1ad3      	subs	r3, r2, r3
 8001624:	3332      	adds	r3, #50	@ 0x32
 8001626:	60fb      	str	r3, [r7, #12]
 8001628:	e010      	b.n	800164c <PIV_TRANSLATE+0x6c>
    } 
    else {
        pwm = 93 + (90 - deg) * 49 / 90;
 800162a:	68bb      	ldr	r3, [r7, #8]
 800162c:	f1c3 025a 	rsb	r2, r3, #90	@ 0x5a
 8001630:	4613      	mov	r3, r2
 8001632:	00db      	lsls	r3, r3, #3
 8001634:	1a9b      	subs	r3, r3, r2
 8001636:	00da      	lsls	r2, r3, #3
 8001638:	1ad3      	subs	r3, r2, r3
 800163a:	4a1e      	ldr	r2, [pc, #120]	@ (80016b4 <PIV_TRANSLATE+0xd4>)
 800163c:	fb82 1203 	smull	r1, r2, r2, r3
 8001640:	441a      	add	r2, r3
 8001642:	1192      	asrs	r2, r2, #6
 8001644:	17db      	asrs	r3, r3, #31
 8001646:	1ad3      	subs	r3, r2, r3
 8001648:	335d      	adds	r3, #93	@ 0x5d
 800164a:	60fb      	str	r3, [r7, #12]
    }
    if (pwm < 0) pwm = 0;
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	2b00      	cmp	r3, #0
 8001650:	da01      	bge.n	8001656 <PIV_TRANSLATE+0x76>
 8001652:	2300      	movs	r3, #0
 8001654:	60fb      	str	r3, [r7, #12]
    if (pwm > 205) pwm = 205;
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	2bcd      	cmp	r3, #205	@ 0xcd
 800165a:	dd01      	ble.n	8001660 <PIV_TRANSLATE+0x80>
 800165c:	23cd      	movs	r3, #205	@ 0xcd
 800165e:	60fb      	str	r3, [r7, #12]
    Out_Pivots[1] = pwm;
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	3304      	adds	r3, #4
 8001664:	68fa      	ldr	r2, [r7, #12]
 8001666:	601a      	str	r2, [r3, #0]

    // pivot2: elbow, deg0 = 34, deg205 = 375    
    Out_Pivots[2] = linear_deg_to_pwm(Pivots[2], 34, 375);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	3308      	adds	r3, #8
 800166c:	6818      	ldr	r0, [r3, #0]
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	f103 0408 	add.w	r4, r3, #8
 8001674:	f240 1277 	movw	r2, #375	@ 0x177
 8001678:	2122      	movs	r1, #34	@ 0x22
 800167a:	f7ff ff25 	bl	80014c8 <linear_deg_to_pwm>
 800167e:	4603      	mov	r3, r0
 8001680:	6023      	str	r3, [r4, #0]
    
    // pivot3: wrist, 327  PWM 0, 25  PWM 205
    Out_Pivots[3] = linear_deg_to_pwm(Pivots[3], 327, 25);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	330c      	adds	r3, #12
 8001686:	6818      	ldr	r0, [r3, #0]
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	f103 040c 	add.w	r4, r3, #12
 800168e:	2219      	movs	r2, #25
 8001690:	f240 1147 	movw	r1, #327	@ 0x147
 8001694:	f7ff ff18 	bl	80014c8 <linear_deg_to_pwm>
 8001698:	4603      	mov	r3, r0
 800169a:	6023      	str	r3, [r4, #0]
    
    // pivot4: keep PREVIOUS hand state for now
    Out_Pivots[4] = prev_hand_pwm;
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	3310      	adds	r3, #16
 80016a0:	4a05      	ldr	r2, [pc, #20]	@ (80016b8 <PIV_TRANSLATE+0xd8>)
 80016a2:	6812      	ldr	r2, [r2, #0]
 80016a4:	601a      	str	r2, [r3, #0]
}
 80016a6:	bf00      	nop
 80016a8:	3714      	adds	r7, #20
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd90      	pop	{r4, r7, pc}
 80016ae:	bf00      	nop
 80016b0:	63e7063f 	.word	0x63e7063f
 80016b4:	b60b60b7 	.word	0xb60b60b7
 80016b8:	200000cc 	.word	0x200000cc

080016bc <VERIFY_PIVOTS>:


// ----- VERIFY PIVOTS ----- //
// Converts PWM values back to degrees and checks if they're within mechanical limits
// Returns false if any motor would be commanded outside its safe range
bool VERIFY_PIVOTS(int *Out_Pivots) {
 80016bc:	b580      	push	{r7, lr}
 80016be:	b084      	sub	sp, #16
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
    // motor0: base rotation, -169..169 degrees
    int a0 = pwm_to_deg(Out_Pivots[0], -169, 165);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	22a5      	movs	r2, #165	@ 0xa5
 80016ca:	f06f 01a8 	mvn.w	r1, #168	@ 0xa8
 80016ce:	4618      	mov	r0, r3
 80016d0:	f7ff ff55 	bl	800157e <pwm_to_deg>
 80016d4:	60f8      	str	r0, [r7, #12]
    if (a0 < -169 || a0 > 169) return false;
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	f113 0fa9 	cmn.w	r3, #169	@ 0xa9
 80016dc:	db02      	blt.n	80016e4 <VERIFY_PIVOTS+0x28>
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	2ba9      	cmp	r3, #169	@ 0xa9
 80016e2:	dd01      	ble.n	80016e8 <VERIFY_PIVOTS+0x2c>
 80016e4:	2300      	movs	r3, #0
 80016e6:	e011      	b.n	800170c <VERIFY_PIVOTS+0x50>

    // motor1: shoulder, 0..131 degrees
    int a1 = pwm_to_deg(Out_Pivots[1], 131, 0);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	3304      	adds	r3, #4
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	2200      	movs	r2, #0
 80016f0:	2183      	movs	r1, #131	@ 0x83
 80016f2:	4618      	mov	r0, r3
 80016f4:	f7ff ff43 	bl	800157e <pwm_to_deg>
 80016f8:	60b8      	str	r0, [r7, #8]
    if (a1 < 0 || a1 > 131) return false;
 80016fa:	68bb      	ldr	r3, [r7, #8]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	db02      	blt.n	8001706 <VERIFY_PIVOTS+0x4a>
 8001700:	68bb      	ldr	r3, [r7, #8]
 8001702:	2b83      	cmp	r3, #131	@ 0x83
 8001704:	dd01      	ble.n	800170a <VERIFY_PIVOTS+0x4e>
 8001706:	2300      	movs	r3, #0
 8001708:	e000      	b.n	800170c <VERIFY_PIVOTS+0x50>

    // resteurns good if everythign is good
    return true;
 800170a:	2301      	movs	r3, #1
}
 800170c:	4618      	mov	r0, r3
 800170e:	3710      	adds	r7, #16
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}

08001714 <ESTIMATE_DELAY>:


// ----- ESTIMATE DELAY ----- //
//for each 1cm it should take abought 0.5 sec + 1 sec for safety
void ESTIMATE_DELAY(void) {
 8001714:	b598      	push	{r3, r4, r7, lr}
 8001716:	af00      	add	r7, sp, #0
    estim_distance = (int)hypotf(Old_x-x, Old_y-y);
 8001718:	4b18      	ldr	r3, [pc, #96]	@ (800177c <ESTIMATE_DELAY+0x68>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a18      	ldr	r2, [pc, #96]	@ (8001780 <ESTIMATE_DELAY+0x6c>)
 800171e:	6812      	ldr	r2, [r2, #0]
 8001720:	4611      	mov	r1, r2
 8001722:	4618      	mov	r0, r3
 8001724:	f7fe fd16 	bl	8000154 <__aeabi_fsub>
 8001728:	4603      	mov	r3, r0
 800172a:	461c      	mov	r4, r3
 800172c:	4b15      	ldr	r3, [pc, #84]	@ (8001784 <ESTIMATE_DELAY+0x70>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4a15      	ldr	r2, [pc, #84]	@ (8001788 <ESTIMATE_DELAY+0x74>)
 8001732:	6812      	ldr	r2, [r2, #0]
 8001734:	4611      	mov	r1, r2
 8001736:	4618      	mov	r0, r3
 8001738:	f7fe fd0c 	bl	8000154 <__aeabi_fsub>
 800173c:	4603      	mov	r3, r0
 800173e:	4619      	mov	r1, r3
 8001740:	4620      	mov	r0, r4
 8001742:	f004 fa73 	bl	8005c2c <hypotf>
 8001746:	4603      	mov	r3, r0
 8001748:	4618      	mov	r0, r3
 800174a:	f7fe ffe9 	bl	8000720 <__aeabi_f2iz>
 800174e:	4603      	mov	r3, r0
 8001750:	4a0e      	ldr	r2, [pc, #56]	@ (800178c <ESTIMATE_DELAY+0x78>)
 8001752:	6013      	str	r3, [r2, #0]

    // i genuenly dont know how i cam up with that but it works
    Estim_delay = (int)(estim_distance * 350);
 8001754:	4b0d      	ldr	r3, [pc, #52]	@ (800178c <ESTIMATE_DELAY+0x78>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 800175c:	fb02 f303 	mul.w	r3, r2, r3
 8001760:	4a0b      	ldr	r2, [pc, #44]	@ (8001790 <ESTIMATE_DELAY+0x7c>)
 8001762:	6013      	str	r3, [r2, #0]
    
    // caps it to not be too long
    if (Estim_delay > 4000) Estim_delay = 4000;
 8001764:	4b0a      	ldr	r3, [pc, #40]	@ (8001790 <ESTIMATE_DELAY+0x7c>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 800176c:	dd03      	ble.n	8001776 <ESTIMATE_DELAY+0x62>
 800176e:	4b08      	ldr	r3, [pc, #32]	@ (8001790 <ESTIMATE_DELAY+0x7c>)
 8001770:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8001774:	601a      	str	r2, [r3, #0]
 8001776:	bf00      	nop
 8001778:	bd98      	pop	{r3, r4, r7, pc}
 800177a:	bf00      	nop
 800177c:	200000d0 	.word	0x200000d0
 8001780:	2000009c 	.word	0x2000009c
 8001784:	200000d4 	.word	0x200000d4
 8001788:	200000a0 	.word	0x200000a0
 800178c:	200000d8 	.word	0x200000d8
 8001790:	200000dc 	.word	0x200000dc

08001794 <LCD_Init>:
// *************************** INTERNAL ************************************ //
static void LCD_Nibble(uint8_t nibble);
static void LCD_Pulse(void);

// ************************* INITIALIZATION ******************************** //
void LCD_Init(void) {
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
    HAL_Delay(50);
 8001798:	2032      	movs	r0, #50	@ 0x32
 800179a:	f000 feab 	bl	80024f4 <HAL_Delay>
    LCD_Nibble(0x03); HAL_Delay(5);
 800179e:	2003      	movs	r0, #3
 80017a0:	f000 f8f4 	bl	800198c <LCD_Nibble>
 80017a4:	2005      	movs	r0, #5
 80017a6:	f000 fea5 	bl	80024f4 <HAL_Delay>
    LCD_Nibble(0x03); HAL_Delay(5);
 80017aa:	2003      	movs	r0, #3
 80017ac:	f000 f8ee 	bl	800198c <LCD_Nibble>
 80017b0:	2005      	movs	r0, #5
 80017b2:	f000 fe9f 	bl	80024f4 <HAL_Delay>
    LCD_Nibble(0x03); HAL_Delay(1);
 80017b6:	2003      	movs	r0, #3
 80017b8:	f000 f8e8 	bl	800198c <LCD_Nibble>
 80017bc:	2001      	movs	r0, #1
 80017be:	f000 fe99 	bl	80024f4 <HAL_Delay>
    LCD_Nibble(0x02);
 80017c2:	2002      	movs	r0, #2
 80017c4:	f000 f8e2 	bl	800198c <LCD_Nibble>
    LCD_Cmd(0x28);
 80017c8:	2028      	movs	r0, #40	@ 0x28
 80017ca:	f000 f80f 	bl	80017ec <LCD_Cmd>
    LCD_Cmd(0x0C);
 80017ce:	200c      	movs	r0, #12
 80017d0:	f000 f80c 	bl	80017ec <LCD_Cmd>
    LCD_Cmd(0x06);
 80017d4:	2006      	movs	r0, #6
 80017d6:	f000 f809 	bl	80017ec <LCD_Cmd>
    LCD_Cmd(0x01);
 80017da:	2001      	movs	r0, #1
 80017dc:	f000 f806 	bl	80017ec <LCD_Cmd>
    HAL_Delay(2);
 80017e0:	2002      	movs	r0, #2
 80017e2:	f000 fe87 	bl	80024f4 <HAL_Delay>
}
 80017e6:	bf00      	nop
 80017e8:	bd80      	pop	{r7, pc}
	...

080017ec <LCD_Cmd>:

// ***************************** FUNCTIONS ********************************* //
// ----- Command ----- //
void LCD_Cmd(uint8_t cmd) {
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	4603      	mov	r3, r0
 80017f4:	71fb      	strb	r3, [r7, #7]
    LCD_RS(0);
 80017f6:	2200      	movs	r2, #0
 80017f8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80017fc:	480b      	ldr	r0, [pc, #44]	@ (800182c <LCD_Cmd+0x40>)
 80017fe:	f001 fd87 	bl	8003310 <HAL_GPIO_WritePin>
    LCD_Nibble(cmd >> 4);
 8001802:	79fb      	ldrb	r3, [r7, #7]
 8001804:	091b      	lsrs	r3, r3, #4
 8001806:	b2db      	uxtb	r3, r3
 8001808:	4618      	mov	r0, r3
 800180a:	f000 f8bf 	bl	800198c <LCD_Nibble>
    LCD_Nibble(cmd & 0x0F);
 800180e:	79fb      	ldrb	r3, [r7, #7]
 8001810:	f003 030f 	and.w	r3, r3, #15
 8001814:	b2db      	uxtb	r3, r3
 8001816:	4618      	mov	r0, r3
 8001818:	f000 f8b8 	bl	800198c <LCD_Nibble>
    HAL_Delay(LCD_DELAY);
 800181c:	2002      	movs	r0, #2
 800181e:	f000 fe69 	bl	80024f4 <HAL_Delay>
}
 8001822:	bf00      	nop
 8001824:	3708      	adds	r7, #8
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	40010c00 	.word	0x40010c00

08001830 <LCD_Write>:

// ----- Write ----- //
void LCD_Write(uint8_t data) {
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
 8001836:	4603      	mov	r3, r0
 8001838:	71fb      	strb	r3, [r7, #7]
    LCD_RS(1);
 800183a:	2201      	movs	r2, #1
 800183c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001840:	480b      	ldr	r0, [pc, #44]	@ (8001870 <LCD_Write+0x40>)
 8001842:	f001 fd65 	bl	8003310 <HAL_GPIO_WritePin>
    LCD_Nibble(data >> 4);
 8001846:	79fb      	ldrb	r3, [r7, #7]
 8001848:	091b      	lsrs	r3, r3, #4
 800184a:	b2db      	uxtb	r3, r3
 800184c:	4618      	mov	r0, r3
 800184e:	f000 f89d 	bl	800198c <LCD_Nibble>
    LCD_Nibble(data & 0x0F);
 8001852:	79fb      	ldrb	r3, [r7, #7]
 8001854:	f003 030f 	and.w	r3, r3, #15
 8001858:	b2db      	uxtb	r3, r3
 800185a:	4618      	mov	r0, r3
 800185c:	f000 f896 	bl	800198c <LCD_Nibble>
    HAL_Delay(LCD_DELAY);
 8001860:	2002      	movs	r0, #2
 8001862:	f000 fe47 	bl	80024f4 <HAL_Delay>
}
 8001866:	bf00      	nop
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	40010c00 	.word	0x40010c00

08001874 <LCD_Print>:

// ----- Print String ----- //
void LCD_Print(char *text) {
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
    while (*text) LCD_Write(*text++);
 800187c:	e006      	b.n	800188c <LCD_Print+0x18>
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	1c5a      	adds	r2, r3, #1
 8001882:	607a      	str	r2, [r7, #4]
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	4618      	mov	r0, r3
 8001888:	f7ff ffd2 	bl	8001830 <LCD_Write>
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d1f4      	bne.n	800187e <LCD_Print+0xa>
}
 8001894:	bf00      	nop
 8001896:	bf00      	nop
 8001898:	3708      	adds	r7, #8
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
	...

080018a0 <LCD_PrintInt>:

// ----- Print Integer ----- //
void LCD_PrintInt(int num) {
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b086      	sub	sp, #24
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
    char buf[8];
    int i = 0;
 80018a8:	2300      	movs	r3, #0
 80018aa:	617b      	str	r3, [r7, #20]
    
    if (num < 0) {
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	da05      	bge.n	80018be <LCD_PrintInt+0x1e>
        LCD_Write('-');
 80018b2:	202d      	movs	r0, #45	@ 0x2d
 80018b4:	f7ff ffbc 	bl	8001830 <LCD_Write>
        num = -num;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	425b      	negs	r3, r3
 80018bc:	607b      	str	r3, [r7, #4]
    }
    
    if (num == 0) {
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d121      	bne.n	8001908 <LCD_PrintInt+0x68>
        LCD_Write('0');
 80018c4:	2030      	movs	r0, #48	@ 0x30
 80018c6:	f7ff ffb3 	bl	8001830 <LCD_Write>
 80018ca:	e02f      	b.n	800192c <LCD_PrintInt+0x8c>
        return;
    }
    
    while (num > 0) {
        buf[i++] = (num % 10) + '0';
 80018cc:	687a      	ldr	r2, [r7, #4]
 80018ce:	4b19      	ldr	r3, [pc, #100]	@ (8001934 <LCD_PrintInt+0x94>)
 80018d0:	fb83 1302 	smull	r1, r3, r3, r2
 80018d4:	1099      	asrs	r1, r3, #2
 80018d6:	17d3      	asrs	r3, r2, #31
 80018d8:	1ac9      	subs	r1, r1, r3
 80018da:	460b      	mov	r3, r1
 80018dc:	009b      	lsls	r3, r3, #2
 80018de:	440b      	add	r3, r1
 80018e0:	005b      	lsls	r3, r3, #1
 80018e2:	1ad1      	subs	r1, r2, r3
 80018e4:	b2ca      	uxtb	r2, r1
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	1c59      	adds	r1, r3, #1
 80018ea:	6179      	str	r1, [r7, #20]
 80018ec:	3230      	adds	r2, #48	@ 0x30
 80018ee:	b2d2      	uxtb	r2, r2
 80018f0:	3318      	adds	r3, #24
 80018f2:	443b      	add	r3, r7
 80018f4:	f803 2c0c 	strb.w	r2, [r3, #-12]
        num /= 10;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	4a0e      	ldr	r2, [pc, #56]	@ (8001934 <LCD_PrintInt+0x94>)
 80018fc:	fb82 1203 	smull	r1, r2, r2, r3
 8001900:	1092      	asrs	r2, r2, #2
 8001902:	17db      	asrs	r3, r3, #31
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	607b      	str	r3, [r7, #4]
    while (num > 0) {
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2b00      	cmp	r3, #0
 800190c:	dcde      	bgt.n	80018cc <LCD_PrintInt+0x2c>
    }
    
    while (i > 0) {
 800190e:	e00a      	b.n	8001926 <LCD_PrintInt+0x86>
        LCD_Write(buf[--i]);
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	3b01      	subs	r3, #1
 8001914:	617b      	str	r3, [r7, #20]
 8001916:	f107 020c 	add.w	r2, r7, #12
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	4413      	add	r3, r2
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	4618      	mov	r0, r3
 8001922:	f7ff ff85 	bl	8001830 <LCD_Write>
    while (i > 0) {
 8001926:	697b      	ldr	r3, [r7, #20]
 8001928:	2b00      	cmp	r3, #0
 800192a:	dcf1      	bgt.n	8001910 <LCD_PrintInt+0x70>
    }
}
 800192c:	3718      	adds	r7, #24
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	66666667 	.word	0x66666667

08001938 <LCD_Clear>:

// ----- Clear ----- //
void LCD_Clear(void) {
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
    LCD_Cmd(0x01);
 800193c:	2001      	movs	r0, #1
 800193e:	f7ff ff55 	bl	80017ec <LCD_Cmd>
    HAL_Delay(2);
 8001942:	2002      	movs	r0, #2
 8001944:	f000 fdd6 	bl	80024f4 <HAL_Delay>
}
 8001948:	bf00      	nop
 800194a:	bd80      	pop	{r7, pc}

0800194c <LCD_Set>:

// ----- Set Cursor Position ----- //
void LCD_Set(uint8_t col, uint8_t row) {
 800194c:	b580      	push	{r7, lr}
 800194e:	b084      	sub	sp, #16
 8001950:	af00      	add	r7, sp, #0
 8001952:	4603      	mov	r3, r0
 8001954:	460a      	mov	r2, r1
 8001956:	71fb      	strb	r3, [r7, #7]
 8001958:	4613      	mov	r3, r2
 800195a:	71bb      	strb	r3, [r7, #6]
    uint8_t addr[] = {0x00, 0x40, 0x14, 0x54};
 800195c:	4b0a      	ldr	r3, [pc, #40]	@ (8001988 <LCD_Set+0x3c>)
 800195e:	60fb      	str	r3, [r7, #12]
    LCD_Cmd(0x80 | (col + addr[row]));
 8001960:	79bb      	ldrb	r3, [r7, #6]
 8001962:	3310      	adds	r3, #16
 8001964:	443b      	add	r3, r7
 8001966:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 800196a:	79fb      	ldrb	r3, [r7, #7]
 800196c:	4413      	add	r3, r2
 800196e:	b2db      	uxtb	r3, r3
 8001970:	b25b      	sxtb	r3, r3
 8001972:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001976:	b25b      	sxtb	r3, r3
 8001978:	b2db      	uxtb	r3, r3
 800197a:	4618      	mov	r0, r3
 800197c:	f7ff ff36 	bl	80017ec <LCD_Cmd>
}
 8001980:	bf00      	nop
 8001982:	3710      	adds	r7, #16
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	54144000 	.word	0x54144000

0800198c <LCD_Nibble>:
        LCD_Set(0, 0);
    }
}

// *************************** LOW LEVEL *********************************** //
static void LCD_Nibble(uint8_t nibble) {
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	4603      	mov	r3, r0
 8001994:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, (nibble & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001996:	79fb      	ldrb	r3, [r7, #7]
 8001998:	f003 0301 	and.w	r3, r3, #1
 800199c:	b2db      	uxtb	r3, r3
 800199e:	461a      	mov	r2, r3
 80019a0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80019a4:	4816      	ldr	r0, [pc, #88]	@ (8001a00 <LCD_Nibble+0x74>)
 80019a6:	f001 fcb3 	bl	8003310 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, (nibble & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80019aa:	79fb      	ldrb	r3, [r7, #7]
 80019ac:	105b      	asrs	r3, r3, #1
 80019ae:	b2db      	uxtb	r3, r3
 80019b0:	f003 0301 	and.w	r3, r3, #1
 80019b4:	b2db      	uxtb	r3, r3
 80019b6:	461a      	mov	r2, r3
 80019b8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80019bc:	4810      	ldr	r0, [pc, #64]	@ (8001a00 <LCD_Nibble+0x74>)
 80019be:	f001 fca7 	bl	8003310 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, (nibble & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80019c2:	79fb      	ldrb	r3, [r7, #7]
 80019c4:	109b      	asrs	r3, r3, #2
 80019c6:	b2db      	uxtb	r3, r3
 80019c8:	f003 0301 	and.w	r3, r3, #1
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	461a      	mov	r2, r3
 80019d0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80019d4:	480a      	ldr	r0, [pc, #40]	@ (8001a00 <LCD_Nibble+0x74>)
 80019d6:	f001 fc9b 	bl	8003310 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, (nibble & 0x08) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80019da:	79fb      	ldrb	r3, [r7, #7]
 80019dc:	10db      	asrs	r3, r3, #3
 80019de:	b2db      	uxtb	r3, r3
 80019e0:	f003 0301 	and.w	r3, r3, #1
 80019e4:	b2db      	uxtb	r3, r3
 80019e6:	461a      	mov	r2, r3
 80019e8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80019ec:	4804      	ldr	r0, [pc, #16]	@ (8001a00 <LCD_Nibble+0x74>)
 80019ee:	f001 fc8f 	bl	8003310 <HAL_GPIO_WritePin>
    LCD_Pulse();
 80019f2:	f000 f807 	bl	8001a04 <LCD_Pulse>
}
 80019f6:	bf00      	nop
 80019f8:	3708      	adds	r7, #8
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	40010c00 	.word	0x40010c00

08001a04 <LCD_Pulse>:

static void LCD_Pulse(void) {
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
    LCD_EN(1);
 8001a08:	2201      	movs	r2, #1
 8001a0a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a0e:	4808      	ldr	r0, [pc, #32]	@ (8001a30 <LCD_Pulse+0x2c>)
 8001a10:	f001 fc7e 	bl	8003310 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8001a14:	2001      	movs	r0, #1
 8001a16:	f000 fd6d 	bl	80024f4 <HAL_Delay>
    LCD_EN(0);
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a20:	4803      	ldr	r0, [pc, #12]	@ (8001a30 <LCD_Pulse+0x2c>)
 8001a22:	f001 fc75 	bl	8003310 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8001a26:	2001      	movs	r0, #1
 8001a28:	f000 fd64 	bl	80024f4 <HAL_Delay>
 8001a2c:	bf00      	nop
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	40010c00 	.word	0x40010c00

08001a34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a34:	b590      	push	{r4, r7, lr}
 8001a36:	b087      	sub	sp, #28
 8001a38:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a3a:	f000 fcf9 	bl	8002430 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a3e:	f000 f9a1 	bl	8001d84 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a42:	f000 fadb 	bl	8001ffc <MX_GPIO_Init>
  MX_TIM2_Init();
 8001a46:	f000 fa63 	bl	8001f10 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8001a4a:	f000 faad 	bl	8001fa8 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8001a4e:	f000 fa31 	bl	8001eb4 <MX_I2C1_Init>
  MX_ADC1_Init();
 8001a52:	f000 f9f1 	bl	8001e38 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  /* Initialize LCD */
  LCD_Init();
 8001a56:	f7ff fe9d 	bl	8001794 <LCD_Init>
  /* USER CODE BEGIN WHILE */

while (1) {
  // ----- run main code if pic received shit----- //
  // get the 8 bits fromt the pic
  uint8_t* UART_Inputs = UART_Receive();
 8001a5a:	f7ff f8df 	bl	8000c1c <UART_Receive>
 8001a5e:	60f8      	str	r0, [r7, #12]
  Point Table_pos = Lire_Tab(UART_Inputs);
 8001a60:	463b      	mov	r3, r7
 8001a62:	68f9      	ldr	r1, [r7, #12]
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7fe ffa5 	bl	80009b4 <Lire_Tab>

  // here check ____ button to see fi manue or automatic
  key = Clavier_MX();    
 8001a6a:	f7fe ff61 	bl	8000930 <Clavier_MX>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	461a      	mov	r2, r3
 8001a72:	4b7f      	ldr	r3, [pc, #508]	@ (8001c70 <main+0x23c>)
 8001a74:	601a      	str	r2, [r3, #0]
  if ((key == '*') && (ctrl_mode == AUTO)) {
 8001a76:	4b7e      	ldr	r3, [pc, #504]	@ (8001c70 <main+0x23c>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	2b2a      	cmp	r3, #42	@ 0x2a
 8001a7c:	d10a      	bne.n	8001a94 <main+0x60>
 8001a7e:	4b7d      	ldr	r3, [pc, #500]	@ (8001c74 <main+0x240>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	2b43      	cmp	r3, #67	@ 0x43
 8001a84:	d106      	bne.n	8001a94 <main+0x60>
    ctrl_mode = MANUAL;
 8001a86:	4b7b      	ldr	r3, [pc, #492]	@ (8001c74 <main+0x240>)
 8001a88:	2245      	movs	r2, #69	@ 0x45
 8001a8a:	601a      	str	r2, [r3, #0]
    arm_state = STATE_IDLE;
 8001a8c:	4b7a      	ldr	r3, [pc, #488]	@ (8001c78 <main+0x244>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	701a      	strb	r2, [r3, #0]
 8001a92:	e00a      	b.n	8001aaa <main+0x76>
  }
  else if ((key == '*') && (ctrl_mode == MANUAL)){
 8001a94:	4b76      	ldr	r3, [pc, #472]	@ (8001c70 <main+0x23c>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	2b2a      	cmp	r3, #42	@ 0x2a
 8001a9a:	d106      	bne.n	8001aaa <main+0x76>
 8001a9c:	4b75      	ldr	r3, [pc, #468]	@ (8001c74 <main+0x240>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	2b45      	cmp	r3, #69	@ 0x45
 8001aa2:	d102      	bne.n	8001aaa <main+0x76>
    ctrl_mode = AUTO;
 8001aa4:	4b73      	ldr	r3, [pc, #460]	@ (8001c74 <main+0x240>)
 8001aa6:	2243      	movs	r2, #67	@ 0x43
 8001aa8:	601a      	str	r2, [r3, #0]
  }

  // display every info and check for manue ctrl 
  Run_GUI(Table_pos.x, Table_pos.y, ctrl_mode, Out_Pivots);
 8001aaa:	6838      	ldr	r0, [r7, #0]
 8001aac:	6879      	ldr	r1, [r7, #4]
 8001aae:	4b71      	ldr	r3, [pc, #452]	@ (8001c74 <main+0x240>)
 8001ab0:	681a      	ldr	r2, [r3, #0]
 8001ab2:	4b72      	ldr	r3, [pc, #456]	@ (8001c7c <main+0x248>)
 8001ab4:	f7fe fe5a 	bl	800076c <Run_GUI>

  // ----- mode auto -----//
  if (ctrl_mode == AUTO) {
 8001ab8:	4b6e      	ldr	r3, [pc, #440]	@ (8001c74 <main+0x240>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	2b43      	cmp	r3, #67	@ 0x43
 8001abe:	f040 80e5 	bne.w	8001c8c <main+0x258>
    uint32_t now = HAL_GetTick();
 8001ac2:	f000 fd0d 	bl	80024e0 <HAL_GetTick>
 8001ac6:	60b8      	str	r0, [r7, #8]

    switch (arm_state) {
 8001ac8:	4b6b      	ldr	r3, [pc, #428]	@ (8001c78 <main+0x244>)
 8001aca:	781b      	ldrb	r3, [r3, #0]
 8001acc:	2b05      	cmp	r3, #5
 8001ace:	d8c4      	bhi.n	8001a5a <main+0x26>
 8001ad0:	a201      	add	r2, pc, #4	@ (adr r2, 8001ad8 <main+0xa4>)
 8001ad2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ad6:	bf00      	nop
 8001ad8:	08001af1 	.word	0x08001af1
 8001adc:	08001b51 	.word	0x08001b51
 8001ae0:	08001b83 	.word	0x08001b83
 8001ae4:	08001bbf 	.word	0x08001bbf
 8001ae8:	08001a5b 	.word	0x08001a5b
 8001aec:	08001be9 	.word	0x08001be9
      // if no wieght just wait at the center of the table
      case STATE_IDLE:
        // execute the full arm logic if there is something onn the table
        if ((Table_pos.x != 0) || (Table_pos.y != 0)) {
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d102      	bne.n	8001afc <main+0xc8>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d015      	beq.n	8001b28 <main+0xf4>
          saved_pos = Table_pos;
 8001afc:	4b60      	ldr	r3, [pc, #384]	@ (8001c80 <main+0x24c>)
 8001afe:	461a      	mov	r2, r3
 8001b00:	463b      	mov	r3, r7
 8001b02:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001b06:	e882 0003 	stmia.w	r2, {r0, r1}
          ARM_LOGIC(Table_pos.x, Table_pos.y, AUTO, CLOSE, Out_Pivots);
 8001b0a:	6838      	ldr	r0, [r7, #0]
 8001b0c:	6879      	ldr	r1, [r7, #4]
 8001b0e:	4b5b      	ldr	r3, [pc, #364]	@ (8001c7c <main+0x248>)
 8001b10:	9300      	str	r3, [sp, #0]
 8001b12:	2300      	movs	r3, #0
 8001b14:	2243      	movs	r2, #67	@ 0x43
 8001b16:	f7ff f917 	bl	8000d48 <ARM_LOGIC>
          state_timer = now;
 8001b1a:	4a5a      	ldr	r2, [pc, #360]	@ (8001c84 <main+0x250>)
 8001b1c:	68bb      	ldr	r3, [r7, #8]
 8001b1e:	6013      	str	r3, [r2, #0]
          arm_state = STATE_WAIT_1;
 8001b20:	4b55      	ldr	r3, [pc, #340]	@ (8001c78 <main+0x244>)
 8001b22:	2201      	movs	r2, #1
 8001b24:	701a      	strb	r2, [r3, #0]
        } else if (now - state_timer >= 500) {  // only update idle position every 500ms
          ARM_LOGIC(0, 26, 15, OPEN, Out_Pivots);
          state_timer = now;
        }
        break;
 8001b26:	e120      	b.n	8001d6a <main+0x336>
        } else if (now - state_timer >= 500) {  // only update idle position every 500ms
 8001b28:	4b56      	ldr	r3, [pc, #344]	@ (8001c84 <main+0x250>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	68ba      	ldr	r2, [r7, #8]
 8001b2e:	1ad3      	subs	r3, r2, r3
 8001b30:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001b34:	f0c0 8119 	bcc.w	8001d6a <main+0x336>
          ARM_LOGIC(0, 26, 15, OPEN, Out_Pivots);
 8001b38:	4b50      	ldr	r3, [pc, #320]	@ (8001c7c <main+0x248>)
 8001b3a:	9300      	str	r3, [sp, #0]
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	220f      	movs	r2, #15
 8001b40:	211a      	movs	r1, #26
 8001b42:	2000      	movs	r0, #0
 8001b44:	f7ff f900 	bl	8000d48 <ARM_LOGIC>
          state_timer = now;
 8001b48:	4a4e      	ldr	r2, [pc, #312]	@ (8001c84 <main+0x250>)
 8001b4a:	68bb      	ldr	r3, [r7, #8]
 8001b4c:	6013      	str	r3, [r2, #0]
        break;
 8001b4e:	e10c      	b.n	8001d6a <main+0x336>

      case STATE_WAIT_1:  // was: HAL_Delay(1500)
        if (now - state_timer >= 1500) {
 8001b50:	4b4c      	ldr	r3, [pc, #304]	@ (8001c84 <main+0x250>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	68ba      	ldr	r2, [r7, #8]
 8001b56:	1ad3      	subs	r3, r2, r3
 8001b58:	f240 52db 	movw	r2, #1499	@ 0x5db
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	f240 8106 	bls.w	8001d6e <main+0x33a>
          ARM_LOGIC(-3.75, 41, 11.5, OPEN, Out_Pivots);
 8001b62:	4b46      	ldr	r3, [pc, #280]	@ (8001c7c <main+0x248>)
 8001b64:	9300      	str	r3, [sp, #0]
 8001b66:	2301      	movs	r3, #1
 8001b68:	220b      	movs	r2, #11
 8001b6a:	2129      	movs	r1, #41	@ 0x29
 8001b6c:	f06f 0002 	mvn.w	r0, #2
 8001b70:	f7ff f8ea 	bl	8000d48 <ARM_LOGIC>
          state_timer = now;
 8001b74:	4a43      	ldr	r2, [pc, #268]	@ (8001c84 <main+0x250>)
 8001b76:	68bb      	ldr	r3, [r7, #8]
 8001b78:	6013      	str	r3, [r2, #0]
          arm_state = STATE_WAIT_2;
 8001b7a:	4b3f      	ldr	r3, [pc, #252]	@ (8001c78 <main+0x244>)
 8001b7c:	2202      	movs	r2, #2
 8001b7e:	701a      	strb	r2, [r3, #0]
        }
        break;
 8001b80:	e0f5      	b.n	8001d6e <main+0x33a>

      case STATE_WAIT_2:  // was: HAL_Delay(2000)
        // test for the wight and the go to its desired section
        if (now - state_timer >= 2000) {
 8001b82:	4b40      	ldr	r3, [pc, #256]	@ (8001c84 <main+0x250>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	68ba      	ldr	r2, [r7, #8]
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001b8e:	f0c0 80f0 	bcc.w	8001d72 <main+0x33e>
          saved_weight = ADC_Read_Raw();
 8001b92:	f7ff f875 	bl	8000c80 <ADC_Read_Raw>
 8001b96:	4603      	mov	r3, r0
 8001b98:	b29a      	uxth	r2, r3
 8001b9a:	4b3b      	ldr	r3, [pc, #236]	@ (8001c88 <main+0x254>)
 8001b9c:	801a      	strh	r2, [r3, #0]
          ARM_LOGIC(-3.75, 41, 7, CLOSE, Out_Pivots);
 8001b9e:	4b37      	ldr	r3, [pc, #220]	@ (8001c7c <main+0x248>)
 8001ba0:	9300      	str	r3, [sp, #0]
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	2207      	movs	r2, #7
 8001ba6:	2129      	movs	r1, #41	@ 0x29
 8001ba8:	f06f 0002 	mvn.w	r0, #2
 8001bac:	f7ff f8cc 	bl	8000d48 <ARM_LOGIC>
          state_timer = now;
 8001bb0:	4a34      	ldr	r2, [pc, #208]	@ (8001c84 <main+0x250>)
 8001bb2:	68bb      	ldr	r3, [r7, #8]
 8001bb4:	6013      	str	r3, [r2, #0]
          arm_state = STATE_WAIT_3;
 8001bb6:	4b30      	ldr	r3, [pc, #192]	@ (8001c78 <main+0x244>)
 8001bb8:	2203      	movs	r2, #3
 8001bba:	701a      	strb	r2, [r3, #0]
        }
        break;
 8001bbc:	e0d9      	b.n	8001d72 <main+0x33e>

      case STATE_WAIT_3:  // was: HAL_Delay(1000)
        if (now - state_timer >= 1000) {
 8001bbe:	4b31      	ldr	r3, [pc, #196]	@ (8001c84 <main+0x250>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	68ba      	ldr	r2, [r7, #8]
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001bca:	f0c0 80d4 	bcc.w	8001d76 <main+0x342>
          ARM_LOGIC(-3.75, 41, 11.5, CLOSE, Out_Pivots);
 8001bce:	4b2b      	ldr	r3, [pc, #172]	@ (8001c7c <main+0x248>)
 8001bd0:	9300      	str	r3, [sp, #0]
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	220b      	movs	r2, #11
 8001bd6:	2129      	movs	r1, #41	@ 0x29
 8001bd8:	f06f 0002 	mvn.w	r0, #2
 8001bdc:	f7ff f8b4 	bl	8000d48 <ARM_LOGIC>
          arm_state = STATE_SORT;
 8001be0:	4b25      	ldr	r3, [pc, #148]	@ (8001c78 <main+0x244>)
 8001be2:	2205      	movs	r2, #5
 8001be4:	701a      	strb	r2, [r3, #0]
        }
        break;
 8001be6:	e0c6      	b.n	8001d76 <main+0x342>

      case STATE_SORT:
        // weight 20G (1500  500)
        if (saved_weight >= 1000 && saved_weight <= 2000) {
 8001be8:	4b27      	ldr	r3, [pc, #156]	@ (8001c88 <main+0x254>)
 8001bea:	881b      	ldrh	r3, [r3, #0]
 8001bec:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001bf0:	d30d      	bcc.n	8001c0e <main+0x1da>
 8001bf2:	4b25      	ldr	r3, [pc, #148]	@ (8001c88 <main+0x254>)
 8001bf4:	881b      	ldrh	r3, [r3, #0]
 8001bf6:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001bfa:	d808      	bhi.n	8001c0e <main+0x1da>
          ARM_LOGIC(14, 26, 7, OPEN, Out_Pivots); 
 8001bfc:	4b1f      	ldr	r3, [pc, #124]	@ (8001c7c <main+0x248>)
 8001bfe:	9300      	str	r3, [sp, #0]
 8001c00:	2301      	movs	r3, #1
 8001c02:	2207      	movs	r2, #7
 8001c04:	211a      	movs	r1, #26
 8001c06:	200e      	movs	r0, #14
 8001c08:	f7ff f89e 	bl	8000d48 <ARM_LOGIC>
 8001c0c:	e026      	b.n	8001c5c <main+0x228>
        }
        // weight 50G (2500  500)
        else if (saved_weight >= 2000 && saved_weight <= 3000) {
 8001c0e:	4b1e      	ldr	r3, [pc, #120]	@ (8001c88 <main+0x254>)
 8001c10:	881b      	ldrh	r3, [r3, #0]
 8001c12:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001c16:	d30e      	bcc.n	8001c36 <main+0x202>
 8001c18:	4b1b      	ldr	r3, [pc, #108]	@ (8001c88 <main+0x254>)
 8001c1a:	881b      	ldrh	r3, [r3, #0]
 8001c1c:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d808      	bhi.n	8001c36 <main+0x202>
          ARM_LOGIC(14, 31, 7, OPEN, Out_Pivots); 
 8001c24:	4b15      	ldr	r3, [pc, #84]	@ (8001c7c <main+0x248>)
 8001c26:	9300      	str	r3, [sp, #0]
 8001c28:	2301      	movs	r3, #1
 8001c2a:	2207      	movs	r2, #7
 8001c2c:	211f      	movs	r1, #31
 8001c2e:	200e      	movs	r0, #14
 8001c30:	f7ff f88a 	bl	8000d48 <ARM_LOGIC>
 8001c34:	e012      	b.n	8001c5c <main+0x228>
        }
        // weight 80G (3500  500)
        else if (saved_weight >= 3000 && saved_weight <= 4000) {
 8001c36:	4b14      	ldr	r3, [pc, #80]	@ (8001c88 <main+0x254>)
 8001c38:	881b      	ldrh	r3, [r3, #0]
 8001c3a:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d90c      	bls.n	8001c5c <main+0x228>
 8001c42:	4b11      	ldr	r3, [pc, #68]	@ (8001c88 <main+0x254>)
 8001c44:	881b      	ldrh	r3, [r3, #0]
 8001c46:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8001c4a:	d807      	bhi.n	8001c5c <main+0x228>
          ARM_LOGIC(14, 34, 7, OPEN, Out_Pivots); 
 8001c4c:	4b0b      	ldr	r3, [pc, #44]	@ (8001c7c <main+0x248>)
 8001c4e:	9300      	str	r3, [sp, #0]
 8001c50:	2301      	movs	r3, #1
 8001c52:	2207      	movs	r2, #7
 8001c54:	2122      	movs	r1, #34	@ 0x22
 8001c56:	200e      	movs	r0, #14
 8001c58:	f7ff f876 	bl	8000d48 <ARM_LOGIC>
        }
        
        // once done proceed to kill itself
        //ARM_LOGIC(14, 34, 7, OPEN, Out_Pivots); 
 8001c5c:	f000 fc40 	bl	80024e0 <HAL_GetTick>
 8001c60:	4603      	mov	r3, r0
 8001c62:	4a08      	ldr	r2, [pc, #32]	@ (8001c84 <main+0x250>)
 8001c64:	6013      	str	r3, [r2, #0]
        state_timer = HAL_GetTick();
 8001c66:	4b04      	ldr	r3, [pc, #16]	@ (8001c78 <main+0x244>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	701a      	strb	r2, [r3, #0]
        arm_state = STATE_IDLE;
 8001c6c:	e085      	b.n	8001d7a <main+0x346>
 8001c6e:	bf00      	nop
 8001c70:	20000208 	.word	0x20000208
 8001c74:	20000018 	.word	0x20000018
 8001c78:	2000020c 	.word	0x2000020c
 8001c7c:	200001f4 	.word	0x200001f4
 8001c80:	20000218 	.word	0x20000218
 8001c84:	20000210 	.word	0x20000210
 8001c88:	20000214 	.word	0x20000214
        break;
    }
  }

  // ----- mode manuel -----//
  else {
 8001c8c:	f7fe fe50 	bl	8000930 <Clavier_MX>
 8001c90:	4603      	mov	r3, r0
 8001c92:	461a      	mov	r2, r3
 8001c94:	4b39      	ldr	r3, [pc, #228]	@ (8001d7c <main+0x348>)
 8001c96:	601a      	str	r2, [r3, #0]
    key = Clavier_MX();        
    // pivot 0
 8001c98:	4b38      	ldr	r3, [pc, #224]	@ (8001d7c <main+0x348>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	2b31      	cmp	r3, #49	@ 0x31
 8001c9e:	d104      	bne.n	8001caa <main+0x276>
 8001ca0:	4b37      	ldr	r3, [pc, #220]	@ (8001d80 <main+0x34c>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	3301      	adds	r3, #1
 8001ca6:	4a36      	ldr	r2, [pc, #216]	@ (8001d80 <main+0x34c>)
 8001ca8:	6013      	str	r3, [r2, #0]
    if (key == '1') Out_Pivots[0] ++;
 8001caa:	4b34      	ldr	r3, [pc, #208]	@ (8001d7c <main+0x348>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	2b34      	cmp	r3, #52	@ 0x34
 8001cb0:	d104      	bne.n	8001cbc <main+0x288>
 8001cb2:	4b33      	ldr	r3, [pc, #204]	@ (8001d80 <main+0x34c>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	3b01      	subs	r3, #1
 8001cb8:	4a31      	ldr	r2, [pc, #196]	@ (8001d80 <main+0x34c>)
 8001cba:	6013      	str	r3, [r2, #0]
    if (key == '4') Out_Pivots[0] --;
    // pivot 1    
 8001cbc:	4b2f      	ldr	r3, [pc, #188]	@ (8001d7c <main+0x348>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	2b32      	cmp	r3, #50	@ 0x32
 8001cc2:	d104      	bne.n	8001cce <main+0x29a>
 8001cc4:	4b2e      	ldr	r3, [pc, #184]	@ (8001d80 <main+0x34c>)
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	3301      	adds	r3, #1
 8001cca:	4a2d      	ldr	r2, [pc, #180]	@ (8001d80 <main+0x34c>)
 8001ccc:	6053      	str	r3, [r2, #4]
    if (key == '2') Out_Pivots[1] ++;
 8001cce:	4b2b      	ldr	r3, [pc, #172]	@ (8001d7c <main+0x348>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	2b35      	cmp	r3, #53	@ 0x35
 8001cd4:	d104      	bne.n	8001ce0 <main+0x2ac>
 8001cd6:	4b2a      	ldr	r3, [pc, #168]	@ (8001d80 <main+0x34c>)
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	3b01      	subs	r3, #1
 8001cdc:	4a28      	ldr	r2, [pc, #160]	@ (8001d80 <main+0x34c>)
 8001cde:	6053      	str	r3, [r2, #4]
    if (key == '5') Out_Pivots[1] --;
    // pivot 2
 8001ce0:	4b26      	ldr	r3, [pc, #152]	@ (8001d7c <main+0x348>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	2b33      	cmp	r3, #51	@ 0x33
 8001ce6:	d104      	bne.n	8001cf2 <main+0x2be>
 8001ce8:	4b25      	ldr	r3, [pc, #148]	@ (8001d80 <main+0x34c>)
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	3301      	adds	r3, #1
 8001cee:	4a24      	ldr	r2, [pc, #144]	@ (8001d80 <main+0x34c>)
 8001cf0:	6093      	str	r3, [r2, #8]
    if (key == '3') Out_Pivots[2] ++;
 8001cf2:	4b22      	ldr	r3, [pc, #136]	@ (8001d7c <main+0x348>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	2b36      	cmp	r3, #54	@ 0x36
 8001cf8:	d104      	bne.n	8001d04 <main+0x2d0>
 8001cfa:	4b21      	ldr	r3, [pc, #132]	@ (8001d80 <main+0x34c>)
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	3b01      	subs	r3, #1
 8001d00:	4a1f      	ldr	r2, [pc, #124]	@ (8001d80 <main+0x34c>)
 8001d02:	6093      	str	r3, [r2, #8]
    if (key == '6') Out_Pivots[2] --;
    // pivot 3    
 8001d04:	4b1d      	ldr	r3, [pc, #116]	@ (8001d7c <main+0x348>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	2b41      	cmp	r3, #65	@ 0x41
 8001d0a:	d104      	bne.n	8001d16 <main+0x2e2>
 8001d0c:	4b1c      	ldr	r3, [pc, #112]	@ (8001d80 <main+0x34c>)
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	3301      	adds	r3, #1
 8001d12:	4a1b      	ldr	r2, [pc, #108]	@ (8001d80 <main+0x34c>)
 8001d14:	60d3      	str	r3, [r2, #12]
    if (key == 'A') Out_Pivots[3] ++;
 8001d16:	4b19      	ldr	r3, [pc, #100]	@ (8001d7c <main+0x348>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	2b42      	cmp	r3, #66	@ 0x42
 8001d1c:	d104      	bne.n	8001d28 <main+0x2f4>
 8001d1e:	4b18      	ldr	r3, [pc, #96]	@ (8001d80 <main+0x34c>)
 8001d20:	68db      	ldr	r3, [r3, #12]
 8001d22:	3b01      	subs	r3, #1
 8001d24:	4a16      	ldr	r2, [pc, #88]	@ (8001d80 <main+0x34c>)
 8001d26:	60d3      	str	r3, [r2, #12]
    if (key == 'B') Out_Pivots[3] --;
    // pivot 4 (toggle open(Out_Pivots[4] = 0) / close(Out_Pivots[4] = 205))
 8001d28:	4b14      	ldr	r3, [pc, #80]	@ (8001d7c <main+0x348>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	2b43      	cmp	r3, #67	@ 0x43
 8001d2e:	d108      	bne.n	8001d42 <main+0x30e>
    if (key == 'C') {
 8001d30:	4b13      	ldr	r3, [pc, #76]	@ (8001d80 <main+0x34c>)
 8001d32:	691b      	ldr	r3, [r3, #16]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d101      	bne.n	8001d3c <main+0x308>
 8001d38:	23cd      	movs	r3, #205	@ 0xcd
 8001d3a:	e000      	b.n	8001d3e <main+0x30a>
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	4a10      	ldr	r2, [pc, #64]	@ (8001d80 <main+0x34c>)
 8001d40:	6113      	str	r3, [r2, #16]
      Out_Pivots[4] = (Out_Pivots[4] == 0) ? 205 : 0;
    }

    UART_Send(
 8001d42:	4b0f      	ldr	r3, [pc, #60]	@ (8001d80 <main+0x34c>)
 8001d44:	681b      	ldr	r3, [r3, #0]

 8001d46:	b2d8      	uxtb	r0, r3
      (uint8_t)Out_Pivots[0],
 8001d48:	4b0d      	ldr	r3, [pc, #52]	@ (8001d80 <main+0x34c>)
 8001d4a:	685b      	ldr	r3, [r3, #4]

 8001d4c:	b2d9      	uxtb	r1, r3
      (uint8_t)Out_Pivots[1],
 8001d4e:	4b0c      	ldr	r3, [pc, #48]	@ (8001d80 <main+0x34c>)
 8001d50:	689b      	ldr	r3, [r3, #8]

 8001d52:	b2da      	uxtb	r2, r3
      (uint8_t)Out_Pivots[2],
 8001d54:	4b0a      	ldr	r3, [pc, #40]	@ (8001d80 <main+0x34c>)
 8001d56:	68db      	ldr	r3, [r3, #12]

 8001d58:	b2dc      	uxtb	r4, r3
      (uint8_t)Out_Pivots[3],
 8001d5a:	4b09      	ldr	r3, [pc, #36]	@ (8001d80 <main+0x34c>)
 8001d5c:	691b      	ldr	r3, [r3, #16]

 8001d5e:	b2db      	uxtb	r3, r3
 8001d60:	9300      	str	r3, [sp, #0]
 8001d62:	4623      	mov	r3, r4
 8001d64:	f7fe ff06 	bl	8000b74 <UART_Send>
 8001d68:	e677      	b.n	8001a5a <main+0x26>
        break;
 8001d6a:	bf00      	nop
 8001d6c:	e675      	b.n	8001a5a <main+0x26>
        break;
 8001d6e:	bf00      	nop
 8001d70:	e673      	b.n	8001a5a <main+0x26>
        break;
 8001d72:	bf00      	nop
 8001d74:	e671      	b.n	8001a5a <main+0x26>
        break;
 8001d76:	bf00      	nop
 8001d78:	e66f      	b.n	8001a5a <main+0x26>
while (1) {
 8001d7a:	e66e      	b.n	8001a5a <main+0x26>
 8001d7c:	20000208 	.word	0x20000208
 8001d80:	200001f4 	.word	0x200001f4

08001d84 <SystemClock_Config>:

/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b094      	sub	sp, #80	@ 0x50
 8001d88:	af00      	add	r7, sp, #0
{
 8001d8a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d8e:	2228      	movs	r2, #40	@ 0x28
 8001d90:	2100      	movs	r1, #0
 8001d92:	4618      	mov	r0, r3
 8001d94:	f003 fee8 	bl	8005b68 <memset>
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d98:	f107 0314 	add.w	r3, r7, #20
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	601a      	str	r2, [r3, #0]
 8001da0:	605a      	str	r2, [r3, #4]
 8001da2:	609a      	str	r2, [r3, #8]
 8001da4:	60da      	str	r2, [r3, #12]
 8001da6:	611a      	str	r2, [r3, #16]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001da8:	1d3b      	adds	r3, r7, #4
 8001daa:	2200      	movs	r2, #0
 8001dac:	601a      	str	r2, [r3, #0]
 8001dae:	605a      	str	r2, [r3, #4]
 8001db0:	609a      	str	r2, [r3, #8]
 8001db2:	60da      	str	r2, [r3, #12]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
 8001db4:	2301      	movs	r3, #1
 8001db6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001db8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001dbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001dc6:	2302      	movs	r3, #2
 8001dc8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001dca:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001dce:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001dd0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001dd4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001dd6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f002 fae4 	bl	80043a8 <HAL_RCC_OscConfig>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d001      	beq.n	8001dea <SystemClock_Config+0x66>
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  {
 8001de6:	f000 f99f 	bl	8002128 <Error_Handler>
    Error_Handler();
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
 8001dea:	230f      	movs	r3, #15
 8001dec:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 8001dee:	2302      	movs	r3, #2
 8001df0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001df2:	2380      	movs	r3, #128	@ 0x80
 8001df4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001df6:	2300      	movs	r3, #0
 8001df8:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

 8001dfe:	f107 0314 	add.w	r3, r7, #20
 8001e02:	2101      	movs	r1, #1
 8001e04:	4618      	mov	r0, r3
 8001e06:	f002 fd51 	bl	80048ac <HAL_RCC_ClockConfig>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d001      	beq.n	8001e14 <SystemClock_Config+0x90>
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
  {
 8001e10:	f000 f98a 	bl	8002128 <Error_Handler>
    Error_Handler();
  }
 8001e14:	2302      	movs	r3, #2
 8001e16:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001e1c:	1d3b      	adds	r3, r7, #4
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f002 fed2 	bl	8004bc8 <HAL_RCCEx_PeriphCLKConfig>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d001      	beq.n	8001e2e <SystemClock_Config+0xaa>
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
  {
 8001e2a:	f000 f97d 	bl	8002128 <Error_Handler>
    Error_Handler();
  }
 8001e2e:	bf00      	nop
 8001e30:	3750      	adds	r7, #80	@ 0x50
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
	...

08001e38 <MX_ADC1_Init>:
/**
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b084      	sub	sp, #16
 8001e3c:	af00      	add	r7, sp, #0
{

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

 8001e3e:	1d3b      	adds	r3, r7, #4
 8001e40:	2200      	movs	r2, #0
 8001e42:	601a      	str	r2, [r3, #0]
 8001e44:	605a      	str	r2, [r3, #4]
 8001e46:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
 8001e48:	4b18      	ldr	r3, [pc, #96]	@ (8001eac <MX_ADC1_Init+0x74>)
 8001e4a:	4a19      	ldr	r2, [pc, #100]	@ (8001eb0 <MX_ADC1_Init+0x78>)
 8001e4c:	601a      	str	r2, [r3, #0]
  hadc1.Instance = ADC1;
 8001e4e:	4b17      	ldr	r3, [pc, #92]	@ (8001eac <MX_ADC1_Init+0x74>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001e54:	4b15      	ldr	r3, [pc, #84]	@ (8001eac <MX_ADC1_Init+0x74>)
 8001e56:	2201      	movs	r2, #1
 8001e58:	731a      	strb	r2, [r3, #12]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001e5a:	4b14      	ldr	r3, [pc, #80]	@ (8001eac <MX_ADC1_Init+0x74>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001e60:	4b12      	ldr	r3, [pc, #72]	@ (8001eac <MX_ADC1_Init+0x74>)
 8001e62:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001e66:	61da      	str	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001e68:	4b10      	ldr	r3, [pc, #64]	@ (8001eac <MX_ADC1_Init+0x74>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	605a      	str	r2, [r3, #4]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e6e:	4b0f      	ldr	r3, [pc, #60]	@ (8001eac <MX_ADC1_Init+0x74>)
 8001e70:	2201      	movs	r2, #1
 8001e72:	611a      	str	r2, [r3, #16]
  hadc1.Init.NbrOfConversion = 1;
 8001e74:	480d      	ldr	r0, [pc, #52]	@ (8001eac <MX_ADC1_Init+0x74>)
 8001e76:	f000 fb61 	bl	800253c <HAL_ADC_Init>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <MX_ADC1_Init+0x4c>
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
  {
 8001e80:	f000 f952 	bl	8002128 <Error_Handler>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
 8001e84:	2301      	movs	r3, #1
 8001e86:	607b      	str	r3, [r7, #4]
  sConfig.Channel = ADC_CHANNEL_1;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001e8c:	2304      	movs	r3, #4
 8001e8e:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 8001e90:	1d3b      	adds	r3, r7, #4
 8001e92:	4619      	mov	r1, r3
 8001e94:	4805      	ldr	r0, [pc, #20]	@ (8001eac <MX_ADC1_Init+0x74>)
 8001e96:	f000 fe15 	bl	8002ac4 <HAL_ADC_ConfigChannel>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d001      	beq.n	8001ea4 <MX_ADC1_Init+0x6c>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
  {
 8001ea0:	f000 f942 	bl	8002128 <Error_Handler>
    Error_Handler();
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

 8001ea4:	bf00      	nop
 8001ea6:	3710      	adds	r7, #16
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	200000e0 	.word	0x200000e0
 8001eb0:	40012400 	.word	0x40012400

08001eb4 <MX_I2C1_Init>:
/**
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0

  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
 8001eb8:	4b12      	ldr	r3, [pc, #72]	@ (8001f04 <MX_I2C1_Init+0x50>)
 8001eba:	4a13      	ldr	r2, [pc, #76]	@ (8001f08 <MX_I2C1_Init+0x54>)
 8001ebc:	601a      	str	r2, [r3, #0]
  hi2c1.Instance = I2C1;
 8001ebe:	4b11      	ldr	r3, [pc, #68]	@ (8001f04 <MX_I2C1_Init+0x50>)
 8001ec0:	4a12      	ldr	r2, [pc, #72]	@ (8001f0c <MX_I2C1_Init+0x58>)
 8001ec2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.ClockSpeed = 100000;
 8001ec4:	4b0f      	ldr	r3, [pc, #60]	@ (8001f04 <MX_I2C1_Init+0x50>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001eca:	4b0e      	ldr	r3, [pc, #56]	@ (8001f04 <MX_I2C1_Init+0x50>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	60da      	str	r2, [r3, #12]
  hi2c1.Init.OwnAddress1 = 0;
 8001ed0:	4b0c      	ldr	r3, [pc, #48]	@ (8001f04 <MX_I2C1_Init+0x50>)
 8001ed2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001ed6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ed8:	4b0a      	ldr	r3, [pc, #40]	@ (8001f04 <MX_I2C1_Init+0x50>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ede:	4b09      	ldr	r3, [pc, #36]	@ (8001f04 <MX_I2C1_Init+0x50>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.OwnAddress2 = 0;
 8001ee4:	4b07      	ldr	r3, [pc, #28]	@ (8001f04 <MX_I2C1_Init+0x50>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001eea:	4b06      	ldr	r3, [pc, #24]	@ (8001f04 <MX_I2C1_Init+0x50>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	621a      	str	r2, [r3, #32]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ef0:	4804      	ldr	r0, [pc, #16]	@ (8001f04 <MX_I2C1_Init+0x50>)
 8001ef2:	f001 fa25 	bl	8003340 <HAL_I2C_Init>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d001      	beq.n	8001f00 <MX_I2C1_Init+0x4c>
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
  {
 8001efc:	f000 f914 	bl	8002128 <Error_Handler>
    Error_Handler();
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

 8001f00:	bf00      	nop
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	20000110 	.word	0x20000110
 8001f08:	40005400 	.word	0x40005400
 8001f0c:	000186a0 	.word	0x000186a0

08001f10 <MX_TIM2_Init>:
/**
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b086      	sub	sp, #24
 8001f14:	af00      	add	r7, sp, #0
{

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

 8001f16:	f107 0308 	add.w	r3, r7, #8
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	601a      	str	r2, [r3, #0]
 8001f1e:	605a      	str	r2, [r3, #4]
 8001f20:	609a      	str	r2, [r3, #8]
 8001f22:	60da      	str	r2, [r3, #12]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f24:	463b      	mov	r3, r7
 8001f26:	2200      	movs	r2, #0
 8001f28:	601a      	str	r2, [r3, #0]
 8001f2a:	605a      	str	r2, [r3, #4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
 8001f2c:	4b1d      	ldr	r3, [pc, #116]	@ (8001fa4 <MX_TIM2_Init+0x94>)
 8001f2e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001f32:	601a      	str	r2, [r3, #0]
  htim2.Instance = TIM2;
 8001f34:	4b1b      	ldr	r3, [pc, #108]	@ (8001fa4 <MX_TIM2_Init+0x94>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	605a      	str	r2, [r3, #4]
  htim2.Init.Prescaler = 0;
 8001f3a:	4b1a      	ldr	r3, [pc, #104]	@ (8001fa4 <MX_TIM2_Init+0x94>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	609a      	str	r2, [r3, #8]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f40:	4b18      	ldr	r3, [pc, #96]	@ (8001fa4 <MX_TIM2_Init+0x94>)
 8001f42:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f46:	60da      	str	r2, [r3, #12]
  htim2.Init.Period = 65535;
 8001f48:	4b16      	ldr	r3, [pc, #88]	@ (8001fa4 <MX_TIM2_Init+0x94>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	611a      	str	r2, [r3, #16]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f4e:	4b15      	ldr	r3, [pc, #84]	@ (8001fa4 <MX_TIM2_Init+0x94>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	619a      	str	r2, [r3, #24]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f54:	4813      	ldr	r0, [pc, #76]	@ (8001fa4 <MX_TIM2_Init+0x94>)
 8001f56:	f002 ffa3 	bl	8004ea0 <HAL_TIM_Base_Init>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d001      	beq.n	8001f64 <MX_TIM2_Init+0x54>
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  {
 8001f60:	f000 f8e2 	bl	8002128 <Error_Handler>
    Error_Handler();
  }
 8001f64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f68:	60bb      	str	r3, [r7, #8]
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f6a:	f107 0308 	add.w	r3, r7, #8
 8001f6e:	4619      	mov	r1, r3
 8001f70:	480c      	ldr	r0, [pc, #48]	@ (8001fa4 <MX_TIM2_Init+0x94>)
 8001f72:	f003 f8d4 	bl	800511e <HAL_TIM_ConfigClockSource>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d001      	beq.n	8001f80 <MX_TIM2_Init+0x70>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  {
 8001f7c:	f000 f8d4 	bl	8002128 <Error_Handler>
    Error_Handler();
  }
 8001f80:	2300      	movs	r3, #0
 8001f82:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f84:	2300      	movs	r3, #0
 8001f86:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f88:	463b      	mov	r3, r7
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	4805      	ldr	r0, [pc, #20]	@ (8001fa4 <MX_TIM2_Init+0x94>)
 8001f8e:	f003 fabf 	bl	8005510 <HAL_TIMEx_MasterConfigSynchronization>
 8001f92:	4603      	mov	r3, r0
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d001      	beq.n	8001f9c <MX_TIM2_Init+0x8c>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  {
 8001f98:	f000 f8c6 	bl	8002128 <Error_Handler>
    Error_Handler();
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

 8001f9c:	bf00      	nop
 8001f9e:	3718      	adds	r7, #24
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	20000164 	.word	0x20000164

08001fa8 <MX_USART1_UART_Init>:
/**
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0

  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
 8001fac:	4b11      	ldr	r3, [pc, #68]	@ (8001ff4 <MX_USART1_UART_Init+0x4c>)
 8001fae:	4a12      	ldr	r2, [pc, #72]	@ (8001ff8 <MX_USART1_UART_Init+0x50>)
 8001fb0:	601a      	str	r2, [r3, #0]
  huart1.Instance = USART1;
 8001fb2:	4b10      	ldr	r3, [pc, #64]	@ (8001ff4 <MX_USART1_UART_Init+0x4c>)
 8001fb4:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8001fb8:	605a      	str	r2, [r3, #4]
  huart1.Init.BaudRate = 19200;
 8001fba:	4b0e      	ldr	r3, [pc, #56]	@ (8001ff4 <MX_USART1_UART_Init+0x4c>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	609a      	str	r2, [r3, #8]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001fc0:	4b0c      	ldr	r3, [pc, #48]	@ (8001ff4 <MX_USART1_UART_Init+0x4c>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	60da      	str	r2, [r3, #12]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001fc6:	4b0b      	ldr	r3, [pc, #44]	@ (8001ff4 <MX_USART1_UART_Init+0x4c>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	611a      	str	r2, [r3, #16]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001fcc:	4b09      	ldr	r3, [pc, #36]	@ (8001ff4 <MX_USART1_UART_Init+0x4c>)
 8001fce:	220c      	movs	r2, #12
 8001fd0:	615a      	str	r2, [r3, #20]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001fd2:	4b08      	ldr	r3, [pc, #32]	@ (8001ff4 <MX_USART1_UART_Init+0x4c>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	619a      	str	r2, [r3, #24]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fd8:	4b06      	ldr	r3, [pc, #24]	@ (8001ff4 <MX_USART1_UART_Init+0x4c>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	61da      	str	r2, [r3, #28]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fde:	4805      	ldr	r0, [pc, #20]	@ (8001ff4 <MX_USART1_UART_Init+0x4c>)
 8001fe0:	f003 fb06 	bl	80055f0 <HAL_UART_Init>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d001      	beq.n	8001fee <MX_USART1_UART_Init+0x46>
  if (HAL_UART_Init(&huart1) != HAL_OK)
  {
 8001fea:	f000 f89d 	bl	8002128 <Error_Handler>
    Error_Handler();
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

 8001fee:	bf00      	nop
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	200001ac 	.word	0x200001ac
 8001ff8:	40013800 	.word	0x40013800

08001ffc <MX_GPIO_Init>:
/**
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b088      	sub	sp, #32
 8002000:	af00      	add	r7, sp, #0
{
 8002002:	f107 0310 	add.w	r3, r7, #16
 8002006:	2200      	movs	r2, #0
 8002008:	601a      	str	r2, [r3, #0]
 800200a:	605a      	str	r2, [r3, #4]
 800200c:	609a      	str	r2, [r3, #8]
 800200e:	60da      	str	r2, [r3, #12]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
 8002010:	4b41      	ldr	r3, [pc, #260]	@ (8002118 <MX_GPIO_Init+0x11c>)
 8002012:	699b      	ldr	r3, [r3, #24]
 8002014:	4a40      	ldr	r2, [pc, #256]	@ (8002118 <MX_GPIO_Init+0x11c>)
 8002016:	f043 0310 	orr.w	r3, r3, #16
 800201a:	6193      	str	r3, [r2, #24]
 800201c:	4b3e      	ldr	r3, [pc, #248]	@ (8002118 <MX_GPIO_Init+0x11c>)
 800201e:	699b      	ldr	r3, [r3, #24]
 8002020:	f003 0310 	and.w	r3, r3, #16
 8002024:	60fb      	str	r3, [r7, #12]
 8002026:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002028:	4b3b      	ldr	r3, [pc, #236]	@ (8002118 <MX_GPIO_Init+0x11c>)
 800202a:	699b      	ldr	r3, [r3, #24]
 800202c:	4a3a      	ldr	r2, [pc, #232]	@ (8002118 <MX_GPIO_Init+0x11c>)
 800202e:	f043 0320 	orr.w	r3, r3, #32
 8002032:	6193      	str	r3, [r2, #24]
 8002034:	4b38      	ldr	r3, [pc, #224]	@ (8002118 <MX_GPIO_Init+0x11c>)
 8002036:	699b      	ldr	r3, [r3, #24]
 8002038:	f003 0320 	and.w	r3, r3, #32
 800203c:	60bb      	str	r3, [r7, #8]
 800203e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002040:	4b35      	ldr	r3, [pc, #212]	@ (8002118 <MX_GPIO_Init+0x11c>)
 8002042:	699b      	ldr	r3, [r3, #24]
 8002044:	4a34      	ldr	r2, [pc, #208]	@ (8002118 <MX_GPIO_Init+0x11c>)
 8002046:	f043 0304 	orr.w	r3, r3, #4
 800204a:	6193      	str	r3, [r2, #24]
 800204c:	4b32      	ldr	r3, [pc, #200]	@ (8002118 <MX_GPIO_Init+0x11c>)
 800204e:	699b      	ldr	r3, [r3, #24]
 8002050:	f003 0304 	and.w	r3, r3, #4
 8002054:	607b      	str	r3, [r7, #4]
 8002056:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002058:	4b2f      	ldr	r3, [pc, #188]	@ (8002118 <MX_GPIO_Init+0x11c>)
 800205a:	699b      	ldr	r3, [r3, #24]
 800205c:	4a2e      	ldr	r2, [pc, #184]	@ (8002118 <MX_GPIO_Init+0x11c>)
 800205e:	f043 0308 	orr.w	r3, r3, #8
 8002062:	6193      	str	r3, [r2, #24]
 8002064:	4b2c      	ldr	r3, [pc, #176]	@ (8002118 <MX_GPIO_Init+0x11c>)
 8002066:	699b      	ldr	r3, [r3, #24]
 8002068:	f003 0308 	and.w	r3, r3, #8
 800206c:	603b      	str	r3, [r7, #0]
 800206e:	683b      	ldr	r3, [r7, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
 8002070:	2200      	movs	r2, #0
 8002072:	211c      	movs	r1, #28
 8002074:	4829      	ldr	r0, [pc, #164]	@ (800211c <MX_GPIO_Init+0x120>)
 8002076:	f001 f94b 	bl	8003310 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, P1_1_Pin|P1_2_Pin|P1_3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
 800207a:	2200      	movs	r2, #0
 800207c:	f44f 417e 	mov.w	r1, #65024	@ 0xfe00
 8002080:	4827      	ldr	r0, [pc, #156]	@ (8002120 <MX_GPIO_Init+0x124>)
 8002082:	f001 f945 	bl	8003310 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, RW_Pin|EN_Pin|D4_Pin|D5_Pin
                          |D6_Pin|D7_Pin|RS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : LED_BP_Pin */
 8002086:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800208a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pin = LED_BP_Pin;
 800208c:	2300      	movs	r3, #0
 800208e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002090:	2300      	movs	r3, #0
 8002092:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002094:	f107 0310 	add.w	r3, r7, #16
 8002098:	4619      	mov	r1, r3
 800209a:	4822      	ldr	r0, [pc, #136]	@ (8002124 <MX_GPIO_Init+0x128>)
 800209c:	f000 ffb4 	bl	8003008 <HAL_GPIO_Init>
  HAL_GPIO_Init(LED_BP_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : P1_1_Pin P1_2_Pin P1_3_Pin */
 80020a0:	231c      	movs	r3, #28
 80020a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pin = P1_1_Pin|P1_2_Pin|P1_3_Pin;
 80020a4:	2301      	movs	r3, #1
 80020a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020a8:	2300      	movs	r3, #0
 80020aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ac:	2302      	movs	r3, #2
 80020ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b0:	f107 0310 	add.w	r3, r7, #16
 80020b4:	4619      	mov	r1, r3
 80020b6:	4819      	ldr	r0, [pc, #100]	@ (800211c <MX_GPIO_Init+0x120>)
 80020b8:	f000 ffa6 	bl	8003008 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pins : P1_4_Pin P1_5_Pin P1_6_Pin P1_7_Pin */
 80020bc:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 80020c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pin = P1_4_Pin|P1_5_Pin|P1_6_Pin|P1_7_Pin;
 80020c2:	2300      	movs	r3, #0
 80020c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020c6:	2300      	movs	r3, #0
 80020c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ca:	f107 0310 	add.w	r3, r7, #16
 80020ce:	4619      	mov	r1, r3
 80020d0:	4812      	ldr	r0, [pc, #72]	@ (800211c <MX_GPIO_Init+0x120>)
 80020d2:	f000 ff99 	bl	8003008 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pins : P2_0_Pin P2_6_Pin P2_3_Pin P2_1_Pin
                           P2_2_Pin P2_7_Pin */
 80020d6:	f240 133b 	movw	r3, #315	@ 0x13b
 80020da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pin = P2_0_Pin|P2_6_Pin|P2_3_Pin|P2_1_Pin
                          |P2_2_Pin|P2_7_Pin;
 80020dc:	2300      	movs	r3, #0
 80020de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020e0:	2300      	movs	r3, #0
 80020e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e4:	f107 0310 	add.w	r3, r7, #16
 80020e8:	4619      	mov	r1, r3
 80020ea:	480d      	ldr	r0, [pc, #52]	@ (8002120 <MX_GPIO_Init+0x124>)
 80020ec:	f000 ff8c 	bl	8003008 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

  /*Configure GPIO pins : RW_Pin EN_Pin D4_Pin D5_Pin
                           D6_Pin D7_Pin RS_Pin */
 80020f0:	f44f 437e 	mov.w	r3, #65024	@ 0xfe00
 80020f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pin = RW_Pin|EN_Pin|D4_Pin|D5_Pin
                          |D6_Pin|D7_Pin|RS_Pin;
 80020f6:	2301      	movs	r3, #1
 80020f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020fa:	2300      	movs	r3, #0
 80020fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020fe:	2302      	movs	r3, #2
 8002100:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002102:	f107 0310 	add.w	r3, r7, #16
 8002106:	4619      	mov	r1, r3
 8002108:	4805      	ldr	r0, [pc, #20]	@ (8002120 <MX_GPIO_Init+0x124>)
 800210a:	f000 ff7d 	bl	8003008 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
 800210e:	bf00      	nop
 8002110:	3720      	adds	r7, #32
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	40021000 	.word	0x40021000
 800211c:	40010800 	.word	0x40010800
 8002120:	40010c00 	.word	0x40010c00
 8002124:	40011000 	.word	0x40011000

08002128 <Error_Handler>:

/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800212c:	b672      	cpsid	i
}
 800212e:	bf00      	nop
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
 8002130:	bf00      	nop
 8002132:	e7fd      	b.n	8002130 <Error_Handler+0x8>

08002134 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002134:	b480      	push	{r7}
 8002136:	b085      	sub	sp, #20
 8002138:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800213a:	4b15      	ldr	r3, [pc, #84]	@ (8002190 <HAL_MspInit+0x5c>)
 800213c:	699b      	ldr	r3, [r3, #24]
 800213e:	4a14      	ldr	r2, [pc, #80]	@ (8002190 <HAL_MspInit+0x5c>)
 8002140:	f043 0301 	orr.w	r3, r3, #1
 8002144:	6193      	str	r3, [r2, #24]
 8002146:	4b12      	ldr	r3, [pc, #72]	@ (8002190 <HAL_MspInit+0x5c>)
 8002148:	699b      	ldr	r3, [r3, #24]
 800214a:	f003 0301 	and.w	r3, r3, #1
 800214e:	60bb      	str	r3, [r7, #8]
 8002150:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002152:	4b0f      	ldr	r3, [pc, #60]	@ (8002190 <HAL_MspInit+0x5c>)
 8002154:	69db      	ldr	r3, [r3, #28]
 8002156:	4a0e      	ldr	r2, [pc, #56]	@ (8002190 <HAL_MspInit+0x5c>)
 8002158:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800215c:	61d3      	str	r3, [r2, #28]
 800215e:	4b0c      	ldr	r3, [pc, #48]	@ (8002190 <HAL_MspInit+0x5c>)
 8002160:	69db      	ldr	r3, [r3, #28]
 8002162:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002166:	607b      	str	r3, [r7, #4]
 8002168:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800216a:	4b0a      	ldr	r3, [pc, #40]	@ (8002194 <HAL_MspInit+0x60>)
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	60fb      	str	r3, [r7, #12]
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002176:	60fb      	str	r3, [r7, #12]
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800217e:	60fb      	str	r3, [r7, #12]
 8002180:	4a04      	ldr	r2, [pc, #16]	@ (8002194 <HAL_MspInit+0x60>)
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002186:	bf00      	nop
 8002188:	3714      	adds	r7, #20
 800218a:	46bd      	mov	sp, r7
 800218c:	bc80      	pop	{r7}
 800218e:	4770      	bx	lr
 8002190:	40021000 	.word	0x40021000
 8002194:	40010000 	.word	0x40010000

08002198 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b088      	sub	sp, #32
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021a0:	f107 0310 	add.w	r3, r7, #16
 80021a4:	2200      	movs	r2, #0
 80021a6:	601a      	str	r2, [r3, #0]
 80021a8:	605a      	str	r2, [r3, #4]
 80021aa:	609a      	str	r2, [r3, #8]
 80021ac:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a14      	ldr	r2, [pc, #80]	@ (8002204 <HAL_ADC_MspInit+0x6c>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d121      	bne.n	80021fc <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80021b8:	4b13      	ldr	r3, [pc, #76]	@ (8002208 <HAL_ADC_MspInit+0x70>)
 80021ba:	699b      	ldr	r3, [r3, #24]
 80021bc:	4a12      	ldr	r2, [pc, #72]	@ (8002208 <HAL_ADC_MspInit+0x70>)
 80021be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021c2:	6193      	str	r3, [r2, #24]
 80021c4:	4b10      	ldr	r3, [pc, #64]	@ (8002208 <HAL_ADC_MspInit+0x70>)
 80021c6:	699b      	ldr	r3, [r3, #24]
 80021c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80021cc:	60fb      	str	r3, [r7, #12]
 80021ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021d0:	4b0d      	ldr	r3, [pc, #52]	@ (8002208 <HAL_ADC_MspInit+0x70>)
 80021d2:	699b      	ldr	r3, [r3, #24]
 80021d4:	4a0c      	ldr	r2, [pc, #48]	@ (8002208 <HAL_ADC_MspInit+0x70>)
 80021d6:	f043 0304 	orr.w	r3, r3, #4
 80021da:	6193      	str	r3, [r2, #24]
 80021dc:	4b0a      	ldr	r3, [pc, #40]	@ (8002208 <HAL_ADC_MspInit+0x70>)
 80021de:	699b      	ldr	r3, [r3, #24]
 80021e0:	f003 0304 	and.w	r3, r3, #4
 80021e4:	60bb      	str	r3, [r7, #8]
 80021e6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80021e8:	2302      	movs	r3, #2
 80021ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021ec:	2303      	movs	r3, #3
 80021ee:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021f0:	f107 0310 	add.w	r3, r7, #16
 80021f4:	4619      	mov	r1, r3
 80021f6:	4805      	ldr	r0, [pc, #20]	@ (800220c <HAL_ADC_MspInit+0x74>)
 80021f8:	f000 ff06 	bl	8003008 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80021fc:	bf00      	nop
 80021fe:	3720      	adds	r7, #32
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	40012400 	.word	0x40012400
 8002208:	40021000 	.word	0x40021000
 800220c:	40010800 	.word	0x40010800

08002210 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b088      	sub	sp, #32
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002218:	f107 0310 	add.w	r3, r7, #16
 800221c:	2200      	movs	r2, #0
 800221e:	601a      	str	r2, [r3, #0]
 8002220:	605a      	str	r2, [r3, #4]
 8002222:	609a      	str	r2, [r3, #8]
 8002224:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a15      	ldr	r2, [pc, #84]	@ (8002280 <HAL_I2C_MspInit+0x70>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d123      	bne.n	8002278 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002230:	4b14      	ldr	r3, [pc, #80]	@ (8002284 <HAL_I2C_MspInit+0x74>)
 8002232:	699b      	ldr	r3, [r3, #24]
 8002234:	4a13      	ldr	r2, [pc, #76]	@ (8002284 <HAL_I2C_MspInit+0x74>)
 8002236:	f043 0308 	orr.w	r3, r3, #8
 800223a:	6193      	str	r3, [r2, #24]
 800223c:	4b11      	ldr	r3, [pc, #68]	@ (8002284 <HAL_I2C_MspInit+0x74>)
 800223e:	699b      	ldr	r3, [r3, #24]
 8002240:	f003 0308 	and.w	r3, r3, #8
 8002244:	60fb      	str	r3, [r7, #12]
 8002246:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002248:	23c0      	movs	r3, #192	@ 0xc0
 800224a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800224c:	2312      	movs	r3, #18
 800224e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002250:	2303      	movs	r3, #3
 8002252:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002254:	f107 0310 	add.w	r3, r7, #16
 8002258:	4619      	mov	r1, r3
 800225a:	480b      	ldr	r0, [pc, #44]	@ (8002288 <HAL_I2C_MspInit+0x78>)
 800225c:	f000 fed4 	bl	8003008 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002260:	4b08      	ldr	r3, [pc, #32]	@ (8002284 <HAL_I2C_MspInit+0x74>)
 8002262:	69db      	ldr	r3, [r3, #28]
 8002264:	4a07      	ldr	r2, [pc, #28]	@ (8002284 <HAL_I2C_MspInit+0x74>)
 8002266:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800226a:	61d3      	str	r3, [r2, #28]
 800226c:	4b05      	ldr	r3, [pc, #20]	@ (8002284 <HAL_I2C_MspInit+0x74>)
 800226e:	69db      	ldr	r3, [r3, #28]
 8002270:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002274:	60bb      	str	r3, [r7, #8]
 8002276:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002278:	bf00      	nop
 800227a:	3720      	adds	r7, #32
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}
 8002280:	40005400 	.word	0x40005400
 8002284:	40021000 	.word	0x40021000
 8002288:	40010c00 	.word	0x40010c00

0800228c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b084      	sub	sp, #16
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800229c:	d113      	bne.n	80022c6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800229e:	4b0c      	ldr	r3, [pc, #48]	@ (80022d0 <HAL_TIM_Base_MspInit+0x44>)
 80022a0:	69db      	ldr	r3, [r3, #28]
 80022a2:	4a0b      	ldr	r2, [pc, #44]	@ (80022d0 <HAL_TIM_Base_MspInit+0x44>)
 80022a4:	f043 0301 	orr.w	r3, r3, #1
 80022a8:	61d3      	str	r3, [r2, #28]
 80022aa:	4b09      	ldr	r3, [pc, #36]	@ (80022d0 <HAL_TIM_Base_MspInit+0x44>)
 80022ac:	69db      	ldr	r3, [r3, #28]
 80022ae:	f003 0301 	and.w	r3, r3, #1
 80022b2:	60fb      	str	r3, [r7, #12]
 80022b4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80022b6:	2200      	movs	r2, #0
 80022b8:	2100      	movs	r1, #0
 80022ba:	201c      	movs	r0, #28
 80022bc:	f000 fe6d 	bl	8002f9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80022c0:	201c      	movs	r0, #28
 80022c2:	f000 fe86 	bl	8002fd2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80022c6:	bf00      	nop
 80022c8:	3710      	adds	r7, #16
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	40021000 	.word	0x40021000

080022d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b088      	sub	sp, #32
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022dc:	f107 0310 	add.w	r3, r7, #16
 80022e0:	2200      	movs	r2, #0
 80022e2:	601a      	str	r2, [r3, #0]
 80022e4:	605a      	str	r2, [r3, #4]
 80022e6:	609a      	str	r2, [r3, #8]
 80022e8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a1c      	ldr	r2, [pc, #112]	@ (8002360 <HAL_UART_MspInit+0x8c>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d131      	bne.n	8002358 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80022f4:	4b1b      	ldr	r3, [pc, #108]	@ (8002364 <HAL_UART_MspInit+0x90>)
 80022f6:	699b      	ldr	r3, [r3, #24]
 80022f8:	4a1a      	ldr	r2, [pc, #104]	@ (8002364 <HAL_UART_MspInit+0x90>)
 80022fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022fe:	6193      	str	r3, [r2, #24]
 8002300:	4b18      	ldr	r3, [pc, #96]	@ (8002364 <HAL_UART_MspInit+0x90>)
 8002302:	699b      	ldr	r3, [r3, #24]
 8002304:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002308:	60fb      	str	r3, [r7, #12]
 800230a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800230c:	4b15      	ldr	r3, [pc, #84]	@ (8002364 <HAL_UART_MspInit+0x90>)
 800230e:	699b      	ldr	r3, [r3, #24]
 8002310:	4a14      	ldr	r2, [pc, #80]	@ (8002364 <HAL_UART_MspInit+0x90>)
 8002312:	f043 0304 	orr.w	r3, r3, #4
 8002316:	6193      	str	r3, [r2, #24]
 8002318:	4b12      	ldr	r3, [pc, #72]	@ (8002364 <HAL_UART_MspInit+0x90>)
 800231a:	699b      	ldr	r3, [r3, #24]
 800231c:	f003 0304 	and.w	r3, r3, #4
 8002320:	60bb      	str	r3, [r7, #8]
 8002322:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002324:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002328:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800232a:	2302      	movs	r3, #2
 800232c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800232e:	2303      	movs	r3, #3
 8002330:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002332:	f107 0310 	add.w	r3, r7, #16
 8002336:	4619      	mov	r1, r3
 8002338:	480b      	ldr	r0, [pc, #44]	@ (8002368 <HAL_UART_MspInit+0x94>)
 800233a:	f000 fe65 	bl	8003008 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800233e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002342:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002344:	2300      	movs	r3, #0
 8002346:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002348:	2300      	movs	r3, #0
 800234a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800234c:	f107 0310 	add.w	r3, r7, #16
 8002350:	4619      	mov	r1, r3
 8002352:	4805      	ldr	r0, [pc, #20]	@ (8002368 <HAL_UART_MspInit+0x94>)
 8002354:	f000 fe58 	bl	8003008 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002358:	bf00      	nop
 800235a:	3720      	adds	r7, #32
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	40013800 	.word	0x40013800
 8002364:	40021000 	.word	0x40021000
 8002368:	40010800 	.word	0x40010800

0800236c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800236c:	b480      	push	{r7}
 800236e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002370:	bf00      	nop
 8002372:	e7fd      	b.n	8002370 <NMI_Handler+0x4>

08002374 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002374:	b480      	push	{r7}
 8002376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002378:	bf00      	nop
 800237a:	e7fd      	b.n	8002378 <HardFault_Handler+0x4>

0800237c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002380:	bf00      	nop
 8002382:	e7fd      	b.n	8002380 <MemManage_Handler+0x4>

08002384 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002384:	b480      	push	{r7}
 8002386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002388:	bf00      	nop
 800238a:	e7fd      	b.n	8002388 <BusFault_Handler+0x4>

0800238c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800238c:	b480      	push	{r7}
 800238e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002390:	bf00      	nop
 8002392:	e7fd      	b.n	8002390 <UsageFault_Handler+0x4>

08002394 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002398:	bf00      	nop
 800239a:	46bd      	mov	sp, r7
 800239c:	bc80      	pop	{r7}
 800239e:	4770      	bx	lr

080023a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023a4:	bf00      	nop
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bc80      	pop	{r7}
 80023aa:	4770      	bx	lr

080023ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023ac:	b480      	push	{r7}
 80023ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023b0:	bf00      	nop
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bc80      	pop	{r7}
 80023b6:	4770      	bx	lr

080023b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023bc:	f000 f87e 	bl	80024bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023c0:	bf00      	nop
 80023c2:	bd80      	pop	{r7, pc}

080023c4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80023c8:	4802      	ldr	r0, [pc, #8]	@ (80023d4 <TIM2_IRQHandler+0x10>)
 80023ca:	f002 fdb8 	bl	8004f3e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80023ce:	bf00      	nop
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	20000164 	.word	0x20000164

080023d8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023dc:	bf00      	nop
 80023de:	46bd      	mov	sp, r7
 80023e0:	bc80      	pop	{r7}
 80023e2:	4770      	bx	lr

080023e4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80023e4:	f7ff fff8 	bl	80023d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80023e8:	480b      	ldr	r0, [pc, #44]	@ (8002418 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80023ea:	490c      	ldr	r1, [pc, #48]	@ (800241c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80023ec:	4a0c      	ldr	r2, [pc, #48]	@ (8002420 <LoopFillZerobss+0x16>)
  movs r3, #0
 80023ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023f0:	e002      	b.n	80023f8 <LoopCopyDataInit>

080023f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023f6:	3304      	adds	r3, #4

080023f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023fc:	d3f9      	bcc.n	80023f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023fe:	4a09      	ldr	r2, [pc, #36]	@ (8002424 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002400:	4c09      	ldr	r4, [pc, #36]	@ (8002428 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002402:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002404:	e001      	b.n	800240a <LoopFillZerobss>

08002406 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002406:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002408:	3204      	adds	r2, #4

0800240a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800240a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800240c:	d3fb      	bcc.n	8002406 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800240e:	f003 fbb9 	bl	8005b84 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002412:	f7ff fb0f 	bl	8001a34 <main>
  bx lr
 8002416:	4770      	bx	lr
  ldr r0, =_sdata
 8002418:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800241c:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8002420:	080066e8 	.word	0x080066e8
  ldr r2, =_sbss
 8002424:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002428:	2000035c 	.word	0x2000035c

0800242c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800242c:	e7fe      	b.n	800242c <ADC1_2_IRQHandler>
	...

08002430 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002434:	4b08      	ldr	r3, [pc, #32]	@ (8002458 <HAL_Init+0x28>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a07      	ldr	r2, [pc, #28]	@ (8002458 <HAL_Init+0x28>)
 800243a:	f043 0310 	orr.w	r3, r3, #16
 800243e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002440:	2003      	movs	r0, #3
 8002442:	f000 fd9f 	bl	8002f84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002446:	200f      	movs	r0, #15
 8002448:	f000 f808 	bl	800245c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800244c:	f7ff fe72 	bl	8002134 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002450:	2300      	movs	r3, #0
}
 8002452:	4618      	mov	r0, r3
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	40022000 	.word	0x40022000

0800245c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002464:	4b12      	ldr	r3, [pc, #72]	@ (80024b0 <HAL_InitTick+0x54>)
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	4b12      	ldr	r3, [pc, #72]	@ (80024b4 <HAL_InitTick+0x58>)
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	4619      	mov	r1, r3
 800246e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002472:	fbb3 f3f1 	udiv	r3, r3, r1
 8002476:	fbb2 f3f3 	udiv	r3, r2, r3
 800247a:	4618      	mov	r0, r3
 800247c:	f000 fdb7 	bl	8002fee <HAL_SYSTICK_Config>
 8002480:	4603      	mov	r3, r0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d001      	beq.n	800248a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e00e      	b.n	80024a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2b0f      	cmp	r3, #15
 800248e:	d80a      	bhi.n	80024a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002490:	2200      	movs	r2, #0
 8002492:	6879      	ldr	r1, [r7, #4]
 8002494:	f04f 30ff 	mov.w	r0, #4294967295
 8002498:	f000 fd7f 	bl	8002f9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800249c:	4a06      	ldr	r2, [pc, #24]	@ (80024b8 <HAL_InitTick+0x5c>)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80024a2:	2300      	movs	r3, #0
 80024a4:	e000      	b.n	80024a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3708      	adds	r7, #8
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	2000001c 	.word	0x2000001c
 80024b4:	20000024 	.word	0x20000024
 80024b8:	20000020 	.word	0x20000020

080024bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024c0:	4b05      	ldr	r3, [pc, #20]	@ (80024d8 <HAL_IncTick+0x1c>)
 80024c2:	781b      	ldrb	r3, [r3, #0]
 80024c4:	461a      	mov	r2, r3
 80024c6:	4b05      	ldr	r3, [pc, #20]	@ (80024dc <HAL_IncTick+0x20>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4413      	add	r3, r2
 80024cc:	4a03      	ldr	r2, [pc, #12]	@ (80024dc <HAL_IncTick+0x20>)
 80024ce:	6013      	str	r3, [r2, #0]
}
 80024d0:	bf00      	nop
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bc80      	pop	{r7}
 80024d6:	4770      	bx	lr
 80024d8:	20000024 	.word	0x20000024
 80024dc:	20000220 	.word	0x20000220

080024e0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
  return uwTick;
 80024e4:	4b02      	ldr	r3, [pc, #8]	@ (80024f0 <HAL_GetTick+0x10>)
 80024e6:	681b      	ldr	r3, [r3, #0]
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bc80      	pop	{r7}
 80024ee:	4770      	bx	lr
 80024f0:	20000220 	.word	0x20000220

080024f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b084      	sub	sp, #16
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024fc:	f7ff fff0 	bl	80024e0 <HAL_GetTick>
 8002500:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	f1b3 3fff 	cmp.w	r3, #4294967295
 800250c:	d005      	beq.n	800251a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800250e:	4b0a      	ldr	r3, [pc, #40]	@ (8002538 <HAL_Delay+0x44>)
 8002510:	781b      	ldrb	r3, [r3, #0]
 8002512:	461a      	mov	r2, r3
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	4413      	add	r3, r2
 8002518:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800251a:	bf00      	nop
 800251c:	f7ff ffe0 	bl	80024e0 <HAL_GetTick>
 8002520:	4602      	mov	r2, r0
 8002522:	68bb      	ldr	r3, [r7, #8]
 8002524:	1ad3      	subs	r3, r2, r3
 8002526:	68fa      	ldr	r2, [r7, #12]
 8002528:	429a      	cmp	r2, r3
 800252a:	d8f7      	bhi.n	800251c <HAL_Delay+0x28>
  {
  }
}
 800252c:	bf00      	nop
 800252e:	bf00      	nop
 8002530:	3710      	adds	r7, #16
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	20000024 	.word	0x20000024

0800253c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b086      	sub	sp, #24
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002544:	2300      	movs	r3, #0
 8002546:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002548:	2300      	movs	r3, #0
 800254a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800254c:	2300      	movs	r3, #0
 800254e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002550:	2300      	movs	r3, #0
 8002552:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d101      	bne.n	800255e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e0be      	b.n	80026dc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002568:	2b00      	cmp	r3, #0
 800256a:	d109      	bne.n	8002580 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2200      	movs	r2, #0
 8002570:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2200      	movs	r2, #0
 8002576:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f7ff fe0c 	bl	8002198 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002580:	6878      	ldr	r0, [r7, #4]
 8002582:	f000 fbf1 	bl	8002d68 <ADC_ConversionStop_Disable>
 8002586:	4603      	mov	r3, r0
 8002588:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800258e:	f003 0310 	and.w	r3, r3, #16
 8002592:	2b00      	cmp	r3, #0
 8002594:	f040 8099 	bne.w	80026ca <HAL_ADC_Init+0x18e>
 8002598:	7dfb      	ldrb	r3, [r7, #23]
 800259a:	2b00      	cmp	r3, #0
 800259c:	f040 8095 	bne.w	80026ca <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025a4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80025a8:	f023 0302 	bic.w	r3, r3, #2
 80025ac:	f043 0202 	orr.w	r2, r3, #2
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80025bc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	7b1b      	ldrb	r3, [r3, #12]
 80025c2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80025c4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80025c6:	68ba      	ldr	r2, [r7, #8]
 80025c8:	4313      	orrs	r3, r2
 80025ca:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80025d4:	d003      	beq.n	80025de <HAL_ADC_Init+0xa2>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	2b01      	cmp	r3, #1
 80025dc:	d102      	bne.n	80025e4 <HAL_ADC_Init+0xa8>
 80025de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80025e2:	e000      	b.n	80025e6 <HAL_ADC_Init+0xaa>
 80025e4:	2300      	movs	r3, #0
 80025e6:	693a      	ldr	r2, [r7, #16]
 80025e8:	4313      	orrs	r3, r2
 80025ea:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	7d1b      	ldrb	r3, [r3, #20]
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d119      	bne.n	8002628 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	7b1b      	ldrb	r3, [r3, #12]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d109      	bne.n	8002610 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	699b      	ldr	r3, [r3, #24]
 8002600:	3b01      	subs	r3, #1
 8002602:	035a      	lsls	r2, r3, #13
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	4313      	orrs	r3, r2
 8002608:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800260c:	613b      	str	r3, [r7, #16]
 800260e:	e00b      	b.n	8002628 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002614:	f043 0220 	orr.w	r2, r3, #32
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002620:	f043 0201 	orr.w	r2, r3, #1
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	693a      	ldr	r2, [r7, #16]
 8002638:	430a      	orrs	r2, r1
 800263a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	689a      	ldr	r2, [r3, #8]
 8002642:	4b28      	ldr	r3, [pc, #160]	@ (80026e4 <HAL_ADC_Init+0x1a8>)
 8002644:	4013      	ands	r3, r2
 8002646:	687a      	ldr	r2, [r7, #4]
 8002648:	6812      	ldr	r2, [r2, #0]
 800264a:	68b9      	ldr	r1, [r7, #8]
 800264c:	430b      	orrs	r3, r1
 800264e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002658:	d003      	beq.n	8002662 <HAL_ADC_Init+0x126>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	689b      	ldr	r3, [r3, #8]
 800265e:	2b01      	cmp	r3, #1
 8002660:	d104      	bne.n	800266c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	691b      	ldr	r3, [r3, #16]
 8002666:	3b01      	subs	r3, #1
 8002668:	051b      	lsls	r3, r3, #20
 800266a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002672:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	68fa      	ldr	r2, [r7, #12]
 800267c:	430a      	orrs	r2, r1
 800267e:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	689a      	ldr	r2, [r3, #8]
 8002686:	4b18      	ldr	r3, [pc, #96]	@ (80026e8 <HAL_ADC_Init+0x1ac>)
 8002688:	4013      	ands	r3, r2
 800268a:	68ba      	ldr	r2, [r7, #8]
 800268c:	429a      	cmp	r2, r3
 800268e:	d10b      	bne.n	80026a8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2200      	movs	r2, #0
 8002694:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800269a:	f023 0303 	bic.w	r3, r3, #3
 800269e:	f043 0201 	orr.w	r2, r3, #1
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80026a6:	e018      	b.n	80026da <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026ac:	f023 0312 	bic.w	r3, r3, #18
 80026b0:	f043 0210 	orr.w	r2, r3, #16
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026bc:	f043 0201 	orr.w	r2, r3, #1
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80026c4:	2301      	movs	r3, #1
 80026c6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80026c8:	e007      	b.n	80026da <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026ce:	f043 0210 	orr.w	r2, r3, #16
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80026da:	7dfb      	ldrb	r3, [r7, #23]
}
 80026dc:	4618      	mov	r0, r3
 80026de:	3718      	adds	r7, #24
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	ffe1f7fd 	.word	0xffe1f7fd
 80026e8:	ff1f0efe 	.word	0xff1f0efe

080026ec <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b084      	sub	sp, #16
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026f4:	2300      	movs	r3, #0
 80026f6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80026fe:	2b01      	cmp	r3, #1
 8002700:	d101      	bne.n	8002706 <HAL_ADC_Start+0x1a>
 8002702:	2302      	movs	r3, #2
 8002704:	e098      	b.n	8002838 <HAL_ADC_Start+0x14c>
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2201      	movs	r2, #1
 800270a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800270e:	6878      	ldr	r0, [r7, #4]
 8002710:	f000 fad0 	bl	8002cb4 <ADC_Enable>
 8002714:	4603      	mov	r3, r0
 8002716:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002718:	7bfb      	ldrb	r3, [r7, #15]
 800271a:	2b00      	cmp	r3, #0
 800271c:	f040 8087 	bne.w	800282e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002724:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002728:	f023 0301 	bic.w	r3, r3, #1
 800272c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a41      	ldr	r2, [pc, #260]	@ (8002840 <HAL_ADC_Start+0x154>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d105      	bne.n	800274a <HAL_ADC_Start+0x5e>
 800273e:	4b41      	ldr	r3, [pc, #260]	@ (8002844 <HAL_ADC_Start+0x158>)
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d115      	bne.n	8002776 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800274e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002760:	2b00      	cmp	r3, #0
 8002762:	d026      	beq.n	80027b2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002768:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800276c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002774:	e01d      	b.n	80027b2 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800277a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4a2f      	ldr	r2, [pc, #188]	@ (8002844 <HAL_ADC_Start+0x158>)
 8002788:	4293      	cmp	r3, r2
 800278a:	d004      	beq.n	8002796 <HAL_ADC_Start+0xaa>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a2b      	ldr	r2, [pc, #172]	@ (8002840 <HAL_ADC_Start+0x154>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d10d      	bne.n	80027b2 <HAL_ADC_Start+0xc6>
 8002796:	4b2b      	ldr	r3, [pc, #172]	@ (8002844 <HAL_ADC_Start+0x158>)
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d007      	beq.n	80027b2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027a6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80027aa:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027b6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d006      	beq.n	80027cc <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027c2:	f023 0206 	bic.w	r2, r3, #6
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80027ca:	e002      	b.n	80027d2 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2200      	movs	r2, #0
 80027d0:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2200      	movs	r2, #0
 80027d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f06f 0202 	mvn.w	r2, #2
 80027e2:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	689b      	ldr	r3, [r3, #8]
 80027ea:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80027ee:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80027f2:	d113      	bne.n	800281c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80027f8:	4a11      	ldr	r2, [pc, #68]	@ (8002840 <HAL_ADC_Start+0x154>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d105      	bne.n	800280a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80027fe:	4b11      	ldr	r3, [pc, #68]	@ (8002844 <HAL_ADC_Start+0x158>)
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002806:	2b00      	cmp	r3, #0
 8002808:	d108      	bne.n	800281c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	689a      	ldr	r2, [r3, #8]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002818:	609a      	str	r2, [r3, #8]
 800281a:	e00c      	b.n	8002836 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	689a      	ldr	r2, [r3, #8]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800282a:	609a      	str	r2, [r3, #8]
 800282c:	e003      	b.n	8002836 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2200      	movs	r2, #0
 8002832:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002836:	7bfb      	ldrb	r3, [r7, #15]
}
 8002838:	4618      	mov	r0, r3
 800283a:	3710      	adds	r7, #16
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}
 8002840:	40012800 	.word	0x40012800
 8002844:	40012400 	.word	0x40012400

08002848 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b084      	sub	sp, #16
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002850:	2300      	movs	r3, #0
 8002852:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800285a:	2b01      	cmp	r3, #1
 800285c:	d101      	bne.n	8002862 <HAL_ADC_Stop+0x1a>
 800285e:	2302      	movs	r3, #2
 8002860:	e01a      	b.n	8002898 <HAL_ADC_Stop+0x50>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2201      	movs	r2, #1
 8002866:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f000 fa7c 	bl	8002d68 <ADC_ConversionStop_Disable>
 8002870:	4603      	mov	r3, r0
 8002872:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002874:	7bfb      	ldrb	r3, [r7, #15]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d109      	bne.n	800288e <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800287e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002882:	f023 0301 	bic.w	r3, r3, #1
 8002886:	f043 0201 	orr.w	r2, r3, #1
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2200      	movs	r2, #0
 8002892:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002896:	7bfb      	ldrb	r3, [r7, #15]
}
 8002898:	4618      	mov	r0, r3
 800289a:	3710      	adds	r7, #16
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}

080028a0 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80028a0:	b590      	push	{r4, r7, lr}
 80028a2:	b087      	sub	sp, #28
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
 80028a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80028aa:	2300      	movs	r3, #0
 80028ac:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80028ae:	2300      	movs	r3, #0
 80028b0:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80028b2:	2300      	movs	r3, #0
 80028b4:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80028b6:	f7ff fe13 	bl	80024e0 <HAL_GetTick>
 80028ba:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d00b      	beq.n	80028e2 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028ce:	f043 0220 	orr.w	r2, r3, #32
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2200      	movs	r2, #0
 80028da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e0d3      	b.n	8002a8a <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d131      	bne.n	8002954 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028f6:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d12a      	bne.n	8002954 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80028fe:	e021      	b.n	8002944 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002906:	d01d      	beq.n	8002944 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d007      	beq.n	800291e <HAL_ADC_PollForConversion+0x7e>
 800290e:	f7ff fde7 	bl	80024e0 <HAL_GetTick>
 8002912:	4602      	mov	r2, r0
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	1ad3      	subs	r3, r2, r3
 8002918:	683a      	ldr	r2, [r7, #0]
 800291a:	429a      	cmp	r2, r3
 800291c:	d212      	bcs.n	8002944 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f003 0302 	and.w	r3, r3, #2
 8002928:	2b00      	cmp	r3, #0
 800292a:	d10b      	bne.n	8002944 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002930:	f043 0204 	orr.w	r2, r3, #4
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2200      	movs	r2, #0
 800293c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8002940:	2303      	movs	r3, #3
 8002942:	e0a2      	b.n	8002a8a <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0302 	and.w	r3, r3, #2
 800294e:	2b00      	cmp	r3, #0
 8002950:	d0d6      	beq.n	8002900 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002952:	e070      	b.n	8002a36 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002954:	4b4f      	ldr	r3, [pc, #316]	@ (8002a94 <HAL_ADC_PollForConversion+0x1f4>)
 8002956:	681c      	ldr	r4, [r3, #0]
 8002958:	2002      	movs	r0, #2
 800295a:	f002 f9eb 	bl	8004d34 <HAL_RCCEx_GetPeriphCLKFreq>
 800295e:	4603      	mov	r3, r0
 8002960:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	6919      	ldr	r1, [r3, #16]
 800296a:	4b4b      	ldr	r3, [pc, #300]	@ (8002a98 <HAL_ADC_PollForConversion+0x1f8>)
 800296c:	400b      	ands	r3, r1
 800296e:	2b00      	cmp	r3, #0
 8002970:	d118      	bne.n	80029a4 <HAL_ADC_PollForConversion+0x104>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	68d9      	ldr	r1, [r3, #12]
 8002978:	4b48      	ldr	r3, [pc, #288]	@ (8002a9c <HAL_ADC_PollForConversion+0x1fc>)
 800297a:	400b      	ands	r3, r1
 800297c:	2b00      	cmp	r3, #0
 800297e:	d111      	bne.n	80029a4 <HAL_ADC_PollForConversion+0x104>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	6919      	ldr	r1, [r3, #16]
 8002986:	4b46      	ldr	r3, [pc, #280]	@ (8002aa0 <HAL_ADC_PollForConversion+0x200>)
 8002988:	400b      	ands	r3, r1
 800298a:	2b00      	cmp	r3, #0
 800298c:	d108      	bne.n	80029a0 <HAL_ADC_PollForConversion+0x100>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	68d9      	ldr	r1, [r3, #12]
 8002994:	4b43      	ldr	r3, [pc, #268]	@ (8002aa4 <HAL_ADC_PollForConversion+0x204>)
 8002996:	400b      	ands	r3, r1
 8002998:	2b00      	cmp	r3, #0
 800299a:	d101      	bne.n	80029a0 <HAL_ADC_PollForConversion+0x100>
 800299c:	2314      	movs	r3, #20
 800299e:	e020      	b.n	80029e2 <HAL_ADC_PollForConversion+0x142>
 80029a0:	2329      	movs	r3, #41	@ 0x29
 80029a2:	e01e      	b.n	80029e2 <HAL_ADC_PollForConversion+0x142>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	6919      	ldr	r1, [r3, #16]
 80029aa:	4b3d      	ldr	r3, [pc, #244]	@ (8002aa0 <HAL_ADC_PollForConversion+0x200>)
 80029ac:	400b      	ands	r3, r1
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d106      	bne.n	80029c0 <HAL_ADC_PollForConversion+0x120>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	68d9      	ldr	r1, [r3, #12]
 80029b8:	4b3a      	ldr	r3, [pc, #232]	@ (8002aa4 <HAL_ADC_PollForConversion+0x204>)
 80029ba:	400b      	ands	r3, r1
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d00d      	beq.n	80029dc <HAL_ADC_PollForConversion+0x13c>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	6919      	ldr	r1, [r3, #16]
 80029c6:	4b38      	ldr	r3, [pc, #224]	@ (8002aa8 <HAL_ADC_PollForConversion+0x208>)
 80029c8:	400b      	ands	r3, r1
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d108      	bne.n	80029e0 <HAL_ADC_PollForConversion+0x140>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	68d9      	ldr	r1, [r3, #12]
 80029d4:	4b34      	ldr	r3, [pc, #208]	@ (8002aa8 <HAL_ADC_PollForConversion+0x208>)
 80029d6:	400b      	ands	r3, r1
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d101      	bne.n	80029e0 <HAL_ADC_PollForConversion+0x140>
 80029dc:	2354      	movs	r3, #84	@ 0x54
 80029de:	e000      	b.n	80029e2 <HAL_ADC_PollForConversion+0x142>
 80029e0:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80029e2:	fb02 f303 	mul.w	r3, r2, r3
 80029e6:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80029e8:	e021      	b.n	8002a2e <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029f0:	d01a      	beq.n	8002a28 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d007      	beq.n	8002a08 <HAL_ADC_PollForConversion+0x168>
 80029f8:	f7ff fd72 	bl	80024e0 <HAL_GetTick>
 80029fc:	4602      	mov	r2, r0
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	683a      	ldr	r2, [r7, #0]
 8002a04:	429a      	cmp	r2, r3
 8002a06:	d20f      	bcs.n	8002a28 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	693a      	ldr	r2, [r7, #16]
 8002a0c:	429a      	cmp	r2, r3
 8002a0e:	d90b      	bls.n	8002a28 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a14:	f043 0204 	orr.w	r2, r3, #4
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8002a24:	2303      	movs	r3, #3
 8002a26:	e030      	b.n	8002a8a <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	3301      	adds	r3, #1
 8002a2c:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	693a      	ldr	r2, [r7, #16]
 8002a32:	429a      	cmp	r2, r3
 8002a34:	d8d9      	bhi.n	80029ea <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f06f 0212 	mvn.w	r2, #18
 8002a3e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a44:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002a56:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002a5a:	d115      	bne.n	8002a88 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d111      	bne.n	8002a88 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a68:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a74:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d105      	bne.n	8002a88 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a80:	f043 0201 	orr.w	r2, r3, #1
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002a88:	2300      	movs	r3, #0
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	371c      	adds	r7, #28
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd90      	pop	{r4, r7, pc}
 8002a92:	bf00      	nop
 8002a94:	2000001c 	.word	0x2000001c
 8002a98:	24924924 	.word	0x24924924
 8002a9c:	00924924 	.word	0x00924924
 8002aa0:	12492492 	.word	0x12492492
 8002aa4:	00492492 	.word	0x00492492
 8002aa8:	00249249 	.word	0x00249249

08002aac <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002aac:	b480      	push	{r7}
 8002aae:	b083      	sub	sp, #12
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	370c      	adds	r7, #12
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bc80      	pop	{r7}
 8002ac2:	4770      	bx	lr

08002ac4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002ac4:	b480      	push	{r7}
 8002ac6:	b085      	sub	sp, #20
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
 8002acc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002adc:	2b01      	cmp	r3, #1
 8002ade:	d101      	bne.n	8002ae4 <HAL_ADC_ConfigChannel+0x20>
 8002ae0:	2302      	movs	r3, #2
 8002ae2:	e0dc      	b.n	8002c9e <HAL_ADC_ConfigChannel+0x1da>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	2b06      	cmp	r3, #6
 8002af2:	d81c      	bhi.n	8002b2e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	685a      	ldr	r2, [r3, #4]
 8002afe:	4613      	mov	r3, r2
 8002b00:	009b      	lsls	r3, r3, #2
 8002b02:	4413      	add	r3, r2
 8002b04:	3b05      	subs	r3, #5
 8002b06:	221f      	movs	r2, #31
 8002b08:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0c:	43db      	mvns	r3, r3
 8002b0e:	4019      	ands	r1, r3
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	6818      	ldr	r0, [r3, #0]
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	685a      	ldr	r2, [r3, #4]
 8002b18:	4613      	mov	r3, r2
 8002b1a:	009b      	lsls	r3, r3, #2
 8002b1c:	4413      	add	r3, r2
 8002b1e:	3b05      	subs	r3, #5
 8002b20:	fa00 f203 	lsl.w	r2, r0, r3
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	430a      	orrs	r2, r1
 8002b2a:	635a      	str	r2, [r3, #52]	@ 0x34
 8002b2c:	e03c      	b.n	8002ba8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	2b0c      	cmp	r3, #12
 8002b34:	d81c      	bhi.n	8002b70 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	685a      	ldr	r2, [r3, #4]
 8002b40:	4613      	mov	r3, r2
 8002b42:	009b      	lsls	r3, r3, #2
 8002b44:	4413      	add	r3, r2
 8002b46:	3b23      	subs	r3, #35	@ 0x23
 8002b48:	221f      	movs	r2, #31
 8002b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b4e:	43db      	mvns	r3, r3
 8002b50:	4019      	ands	r1, r3
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	6818      	ldr	r0, [r3, #0]
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	685a      	ldr	r2, [r3, #4]
 8002b5a:	4613      	mov	r3, r2
 8002b5c:	009b      	lsls	r3, r3, #2
 8002b5e:	4413      	add	r3, r2
 8002b60:	3b23      	subs	r3, #35	@ 0x23
 8002b62:	fa00 f203 	lsl.w	r2, r0, r3
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	430a      	orrs	r2, r1
 8002b6c:	631a      	str	r2, [r3, #48]	@ 0x30
 8002b6e:	e01b      	b.n	8002ba8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	685a      	ldr	r2, [r3, #4]
 8002b7a:	4613      	mov	r3, r2
 8002b7c:	009b      	lsls	r3, r3, #2
 8002b7e:	4413      	add	r3, r2
 8002b80:	3b41      	subs	r3, #65	@ 0x41
 8002b82:	221f      	movs	r2, #31
 8002b84:	fa02 f303 	lsl.w	r3, r2, r3
 8002b88:	43db      	mvns	r3, r3
 8002b8a:	4019      	ands	r1, r3
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	6818      	ldr	r0, [r3, #0]
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	685a      	ldr	r2, [r3, #4]
 8002b94:	4613      	mov	r3, r2
 8002b96:	009b      	lsls	r3, r3, #2
 8002b98:	4413      	add	r3, r2
 8002b9a:	3b41      	subs	r3, #65	@ 0x41
 8002b9c:	fa00 f203 	lsl.w	r2, r0, r3
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	430a      	orrs	r2, r1
 8002ba6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	2b09      	cmp	r3, #9
 8002bae:	d91c      	bls.n	8002bea <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	68d9      	ldr	r1, [r3, #12]
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	4613      	mov	r3, r2
 8002bbc:	005b      	lsls	r3, r3, #1
 8002bbe:	4413      	add	r3, r2
 8002bc0:	3b1e      	subs	r3, #30
 8002bc2:	2207      	movs	r2, #7
 8002bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc8:	43db      	mvns	r3, r3
 8002bca:	4019      	ands	r1, r3
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	6898      	ldr	r0, [r3, #8]
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	681a      	ldr	r2, [r3, #0]
 8002bd4:	4613      	mov	r3, r2
 8002bd6:	005b      	lsls	r3, r3, #1
 8002bd8:	4413      	add	r3, r2
 8002bda:	3b1e      	subs	r3, #30
 8002bdc:	fa00 f203 	lsl.w	r2, r0, r3
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	430a      	orrs	r2, r1
 8002be6:	60da      	str	r2, [r3, #12]
 8002be8:	e019      	b.n	8002c1e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	6919      	ldr	r1, [r3, #16]
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	681a      	ldr	r2, [r3, #0]
 8002bf4:	4613      	mov	r3, r2
 8002bf6:	005b      	lsls	r3, r3, #1
 8002bf8:	4413      	add	r3, r2
 8002bfa:	2207      	movs	r2, #7
 8002bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002c00:	43db      	mvns	r3, r3
 8002c02:	4019      	ands	r1, r3
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	6898      	ldr	r0, [r3, #8]
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	681a      	ldr	r2, [r3, #0]
 8002c0c:	4613      	mov	r3, r2
 8002c0e:	005b      	lsls	r3, r3, #1
 8002c10:	4413      	add	r3, r2
 8002c12:	fa00 f203 	lsl.w	r2, r0, r3
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	430a      	orrs	r2, r1
 8002c1c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	2b10      	cmp	r3, #16
 8002c24:	d003      	beq.n	8002c2e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002c2a:	2b11      	cmp	r3, #17
 8002c2c:	d132      	bne.n	8002c94 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a1d      	ldr	r2, [pc, #116]	@ (8002ca8 <HAL_ADC_ConfigChannel+0x1e4>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d125      	bne.n	8002c84 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d126      	bne.n	8002c94 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	689a      	ldr	r2, [r3, #8]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002c54:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	2b10      	cmp	r3, #16
 8002c5c:	d11a      	bne.n	8002c94 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002c5e:	4b13      	ldr	r3, [pc, #76]	@ (8002cac <HAL_ADC_ConfigChannel+0x1e8>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4a13      	ldr	r2, [pc, #76]	@ (8002cb0 <HAL_ADC_ConfigChannel+0x1ec>)
 8002c64:	fba2 2303 	umull	r2, r3, r2, r3
 8002c68:	0c9a      	lsrs	r2, r3, #18
 8002c6a:	4613      	mov	r3, r2
 8002c6c:	009b      	lsls	r3, r3, #2
 8002c6e:	4413      	add	r3, r2
 8002c70:	005b      	lsls	r3, r3, #1
 8002c72:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002c74:	e002      	b.n	8002c7c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	3b01      	subs	r3, #1
 8002c7a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d1f9      	bne.n	8002c76 <HAL_ADC_ConfigChannel+0x1b2>
 8002c82:	e007      	b.n	8002c94 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c88:	f043 0220 	orr.w	r2, r3, #32
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2200      	movs	r2, #0
 8002c98:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002c9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3714      	adds	r7, #20
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bc80      	pop	{r7}
 8002ca6:	4770      	bx	lr
 8002ca8:	40012400 	.word	0x40012400
 8002cac:	2000001c 	.word	0x2000001c
 8002cb0:	431bde83 	.word	0x431bde83

08002cb4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b084      	sub	sp, #16
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	f003 0301 	and.w	r3, r3, #1
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d040      	beq.n	8002d54 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	689a      	ldr	r2, [r3, #8]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f042 0201 	orr.w	r2, r2, #1
 8002ce0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002ce2:	4b1f      	ldr	r3, [pc, #124]	@ (8002d60 <ADC_Enable+0xac>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4a1f      	ldr	r2, [pc, #124]	@ (8002d64 <ADC_Enable+0xb0>)
 8002ce8:	fba2 2303 	umull	r2, r3, r2, r3
 8002cec:	0c9b      	lsrs	r3, r3, #18
 8002cee:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002cf0:	e002      	b.n	8002cf8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	3b01      	subs	r3, #1
 8002cf6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d1f9      	bne.n	8002cf2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002cfe:	f7ff fbef 	bl	80024e0 <HAL_GetTick>
 8002d02:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002d04:	e01f      	b.n	8002d46 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002d06:	f7ff fbeb 	bl	80024e0 <HAL_GetTick>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	1ad3      	subs	r3, r2, r3
 8002d10:	2b02      	cmp	r3, #2
 8002d12:	d918      	bls.n	8002d46 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	f003 0301 	and.w	r3, r3, #1
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d011      	beq.n	8002d46 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d26:	f043 0210 	orr.w	r2, r3, #16
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d32:	f043 0201 	orr.w	r2, r3, #1
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
 8002d44:	e007      	b.n	8002d56 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	f003 0301 	and.w	r3, r3, #1
 8002d50:	2b01      	cmp	r3, #1
 8002d52:	d1d8      	bne.n	8002d06 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002d54:	2300      	movs	r3, #0
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	3710      	adds	r7, #16
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	bf00      	nop
 8002d60:	2000001c 	.word	0x2000001c
 8002d64:	431bde83 	.word	0x431bde83

08002d68 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b084      	sub	sp, #16
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d70:	2300      	movs	r3, #0
 8002d72:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	f003 0301 	and.w	r3, r3, #1
 8002d7e:	2b01      	cmp	r3, #1
 8002d80:	d12e      	bne.n	8002de0 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	689a      	ldr	r2, [r3, #8]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f022 0201 	bic.w	r2, r2, #1
 8002d90:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002d92:	f7ff fba5 	bl	80024e0 <HAL_GetTick>
 8002d96:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002d98:	e01b      	b.n	8002dd2 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002d9a:	f7ff fba1 	bl	80024e0 <HAL_GetTick>
 8002d9e:	4602      	mov	r2, r0
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	1ad3      	subs	r3, r2, r3
 8002da4:	2b02      	cmp	r3, #2
 8002da6:	d914      	bls.n	8002dd2 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	f003 0301 	and.w	r3, r3, #1
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d10d      	bne.n	8002dd2 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dba:	f043 0210 	orr.w	r2, r3, #16
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dc6:	f043 0201 	orr.w	r2, r3, #1
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e007      	b.n	8002de2 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	689b      	ldr	r3, [r3, #8]
 8002dd8:	f003 0301 	and.w	r3, r3, #1
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d0dc      	beq.n	8002d9a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002de0:	2300      	movs	r3, #0
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	3710      	adds	r7, #16
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
	...

08002dec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b085      	sub	sp, #20
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	f003 0307 	and.w	r3, r3, #7
 8002dfa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002dfc:	4b0c      	ldr	r3, [pc, #48]	@ (8002e30 <__NVIC_SetPriorityGrouping+0x44>)
 8002dfe:	68db      	ldr	r3, [r3, #12]
 8002e00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e02:	68ba      	ldr	r2, [r7, #8]
 8002e04:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e08:	4013      	ands	r3, r2
 8002e0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e14:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e1e:	4a04      	ldr	r2, [pc, #16]	@ (8002e30 <__NVIC_SetPriorityGrouping+0x44>)
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	60d3      	str	r3, [r2, #12]
}
 8002e24:	bf00      	nop
 8002e26:	3714      	adds	r7, #20
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bc80      	pop	{r7}
 8002e2c:	4770      	bx	lr
 8002e2e:	bf00      	nop
 8002e30:	e000ed00 	.word	0xe000ed00

08002e34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e34:	b480      	push	{r7}
 8002e36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e38:	4b04      	ldr	r3, [pc, #16]	@ (8002e4c <__NVIC_GetPriorityGrouping+0x18>)
 8002e3a:	68db      	ldr	r3, [r3, #12]
 8002e3c:	0a1b      	lsrs	r3, r3, #8
 8002e3e:	f003 0307 	and.w	r3, r3, #7
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bc80      	pop	{r7}
 8002e48:	4770      	bx	lr
 8002e4a:	bf00      	nop
 8002e4c:	e000ed00 	.word	0xe000ed00

08002e50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b083      	sub	sp, #12
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	4603      	mov	r3, r0
 8002e58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	db0b      	blt.n	8002e7a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e62:	79fb      	ldrb	r3, [r7, #7]
 8002e64:	f003 021f 	and.w	r2, r3, #31
 8002e68:	4906      	ldr	r1, [pc, #24]	@ (8002e84 <__NVIC_EnableIRQ+0x34>)
 8002e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e6e:	095b      	lsrs	r3, r3, #5
 8002e70:	2001      	movs	r0, #1
 8002e72:	fa00 f202 	lsl.w	r2, r0, r2
 8002e76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e7a:	bf00      	nop
 8002e7c:	370c      	adds	r7, #12
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bc80      	pop	{r7}
 8002e82:	4770      	bx	lr
 8002e84:	e000e100 	.word	0xe000e100

08002e88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b083      	sub	sp, #12
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	4603      	mov	r3, r0
 8002e90:	6039      	str	r1, [r7, #0]
 8002e92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	db0a      	blt.n	8002eb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	b2da      	uxtb	r2, r3
 8002ea0:	490c      	ldr	r1, [pc, #48]	@ (8002ed4 <__NVIC_SetPriority+0x4c>)
 8002ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ea6:	0112      	lsls	r2, r2, #4
 8002ea8:	b2d2      	uxtb	r2, r2
 8002eaa:	440b      	add	r3, r1
 8002eac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002eb0:	e00a      	b.n	8002ec8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	b2da      	uxtb	r2, r3
 8002eb6:	4908      	ldr	r1, [pc, #32]	@ (8002ed8 <__NVIC_SetPriority+0x50>)
 8002eb8:	79fb      	ldrb	r3, [r7, #7]
 8002eba:	f003 030f 	and.w	r3, r3, #15
 8002ebe:	3b04      	subs	r3, #4
 8002ec0:	0112      	lsls	r2, r2, #4
 8002ec2:	b2d2      	uxtb	r2, r2
 8002ec4:	440b      	add	r3, r1
 8002ec6:	761a      	strb	r2, [r3, #24]
}
 8002ec8:	bf00      	nop
 8002eca:	370c      	adds	r7, #12
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bc80      	pop	{r7}
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop
 8002ed4:	e000e100 	.word	0xe000e100
 8002ed8:	e000ed00 	.word	0xe000ed00

08002edc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b089      	sub	sp, #36	@ 0x24
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	60f8      	str	r0, [r7, #12]
 8002ee4:	60b9      	str	r1, [r7, #8]
 8002ee6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f003 0307 	and.w	r3, r3, #7
 8002eee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ef0:	69fb      	ldr	r3, [r7, #28]
 8002ef2:	f1c3 0307 	rsb	r3, r3, #7
 8002ef6:	2b04      	cmp	r3, #4
 8002ef8:	bf28      	it	cs
 8002efa:	2304      	movcs	r3, #4
 8002efc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	3304      	adds	r3, #4
 8002f02:	2b06      	cmp	r3, #6
 8002f04:	d902      	bls.n	8002f0c <NVIC_EncodePriority+0x30>
 8002f06:	69fb      	ldr	r3, [r7, #28]
 8002f08:	3b03      	subs	r3, #3
 8002f0a:	e000      	b.n	8002f0e <NVIC_EncodePriority+0x32>
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f10:	f04f 32ff 	mov.w	r2, #4294967295
 8002f14:	69bb      	ldr	r3, [r7, #24]
 8002f16:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1a:	43da      	mvns	r2, r3
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	401a      	ands	r2, r3
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f24:	f04f 31ff 	mov.w	r1, #4294967295
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f2e:	43d9      	mvns	r1, r3
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f34:	4313      	orrs	r3, r2
         );
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3724      	adds	r7, #36	@ 0x24
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bc80      	pop	{r7}
 8002f3e:	4770      	bx	lr

08002f40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b082      	sub	sp, #8
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	3b01      	subs	r3, #1
 8002f4c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f50:	d301      	bcc.n	8002f56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f52:	2301      	movs	r3, #1
 8002f54:	e00f      	b.n	8002f76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f56:	4a0a      	ldr	r2, [pc, #40]	@ (8002f80 <SysTick_Config+0x40>)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	3b01      	subs	r3, #1
 8002f5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f5e:	210f      	movs	r1, #15
 8002f60:	f04f 30ff 	mov.w	r0, #4294967295
 8002f64:	f7ff ff90 	bl	8002e88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f68:	4b05      	ldr	r3, [pc, #20]	@ (8002f80 <SysTick_Config+0x40>)
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f6e:	4b04      	ldr	r3, [pc, #16]	@ (8002f80 <SysTick_Config+0x40>)
 8002f70:	2207      	movs	r2, #7
 8002f72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f74:	2300      	movs	r3, #0
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3708      	adds	r7, #8
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	e000e010 	.word	0xe000e010

08002f84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b082      	sub	sp, #8
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f8c:	6878      	ldr	r0, [r7, #4]
 8002f8e:	f7ff ff2d 	bl	8002dec <__NVIC_SetPriorityGrouping>
}
 8002f92:	bf00      	nop
 8002f94:	3708      	adds	r7, #8
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}

08002f9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f9a:	b580      	push	{r7, lr}
 8002f9c:	b086      	sub	sp, #24
 8002f9e:	af00      	add	r7, sp, #0
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	60b9      	str	r1, [r7, #8]
 8002fa4:	607a      	str	r2, [r7, #4]
 8002fa6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002fac:	f7ff ff42 	bl	8002e34 <__NVIC_GetPriorityGrouping>
 8002fb0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fb2:	687a      	ldr	r2, [r7, #4]
 8002fb4:	68b9      	ldr	r1, [r7, #8]
 8002fb6:	6978      	ldr	r0, [r7, #20]
 8002fb8:	f7ff ff90 	bl	8002edc <NVIC_EncodePriority>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fc2:	4611      	mov	r1, r2
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f7ff ff5f 	bl	8002e88 <__NVIC_SetPriority>
}
 8002fca:	bf00      	nop
 8002fcc:	3718      	adds	r7, #24
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}

08002fd2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fd2:	b580      	push	{r7, lr}
 8002fd4:	b082      	sub	sp, #8
 8002fd6:	af00      	add	r7, sp, #0
 8002fd8:	4603      	mov	r3, r0
 8002fda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002fdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f7ff ff35 	bl	8002e50 <__NVIC_EnableIRQ>
}
 8002fe6:	bf00      	nop
 8002fe8:	3708      	adds	r7, #8
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}

08002fee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002fee:	b580      	push	{r7, lr}
 8002ff0:	b082      	sub	sp, #8
 8002ff2:	af00      	add	r7, sp, #0
 8002ff4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f7ff ffa2 	bl	8002f40 <SysTick_Config>
 8002ffc:	4603      	mov	r3, r0
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	3708      	adds	r7, #8
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
	...

08003008 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003008:	b480      	push	{r7}
 800300a:	b08b      	sub	sp, #44	@ 0x2c
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003012:	2300      	movs	r3, #0
 8003014:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003016:	2300      	movs	r3, #0
 8003018:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800301a:	e169      	b.n	80032f0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800301c:	2201      	movs	r2, #1
 800301e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003020:	fa02 f303 	lsl.w	r3, r2, r3
 8003024:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	69fa      	ldr	r2, [r7, #28]
 800302c:	4013      	ands	r3, r2
 800302e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003030:	69ba      	ldr	r2, [r7, #24]
 8003032:	69fb      	ldr	r3, [r7, #28]
 8003034:	429a      	cmp	r2, r3
 8003036:	f040 8158 	bne.w	80032ea <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	4a9a      	ldr	r2, [pc, #616]	@ (80032a8 <HAL_GPIO_Init+0x2a0>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d05e      	beq.n	8003102 <HAL_GPIO_Init+0xfa>
 8003044:	4a98      	ldr	r2, [pc, #608]	@ (80032a8 <HAL_GPIO_Init+0x2a0>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d875      	bhi.n	8003136 <HAL_GPIO_Init+0x12e>
 800304a:	4a98      	ldr	r2, [pc, #608]	@ (80032ac <HAL_GPIO_Init+0x2a4>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d058      	beq.n	8003102 <HAL_GPIO_Init+0xfa>
 8003050:	4a96      	ldr	r2, [pc, #600]	@ (80032ac <HAL_GPIO_Init+0x2a4>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d86f      	bhi.n	8003136 <HAL_GPIO_Init+0x12e>
 8003056:	4a96      	ldr	r2, [pc, #600]	@ (80032b0 <HAL_GPIO_Init+0x2a8>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d052      	beq.n	8003102 <HAL_GPIO_Init+0xfa>
 800305c:	4a94      	ldr	r2, [pc, #592]	@ (80032b0 <HAL_GPIO_Init+0x2a8>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d869      	bhi.n	8003136 <HAL_GPIO_Init+0x12e>
 8003062:	4a94      	ldr	r2, [pc, #592]	@ (80032b4 <HAL_GPIO_Init+0x2ac>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d04c      	beq.n	8003102 <HAL_GPIO_Init+0xfa>
 8003068:	4a92      	ldr	r2, [pc, #584]	@ (80032b4 <HAL_GPIO_Init+0x2ac>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d863      	bhi.n	8003136 <HAL_GPIO_Init+0x12e>
 800306e:	4a92      	ldr	r2, [pc, #584]	@ (80032b8 <HAL_GPIO_Init+0x2b0>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d046      	beq.n	8003102 <HAL_GPIO_Init+0xfa>
 8003074:	4a90      	ldr	r2, [pc, #576]	@ (80032b8 <HAL_GPIO_Init+0x2b0>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d85d      	bhi.n	8003136 <HAL_GPIO_Init+0x12e>
 800307a:	2b12      	cmp	r3, #18
 800307c:	d82a      	bhi.n	80030d4 <HAL_GPIO_Init+0xcc>
 800307e:	2b12      	cmp	r3, #18
 8003080:	d859      	bhi.n	8003136 <HAL_GPIO_Init+0x12e>
 8003082:	a201      	add	r2, pc, #4	@ (adr r2, 8003088 <HAL_GPIO_Init+0x80>)
 8003084:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003088:	08003103 	.word	0x08003103
 800308c:	080030dd 	.word	0x080030dd
 8003090:	080030ef 	.word	0x080030ef
 8003094:	08003131 	.word	0x08003131
 8003098:	08003137 	.word	0x08003137
 800309c:	08003137 	.word	0x08003137
 80030a0:	08003137 	.word	0x08003137
 80030a4:	08003137 	.word	0x08003137
 80030a8:	08003137 	.word	0x08003137
 80030ac:	08003137 	.word	0x08003137
 80030b0:	08003137 	.word	0x08003137
 80030b4:	08003137 	.word	0x08003137
 80030b8:	08003137 	.word	0x08003137
 80030bc:	08003137 	.word	0x08003137
 80030c0:	08003137 	.word	0x08003137
 80030c4:	08003137 	.word	0x08003137
 80030c8:	08003137 	.word	0x08003137
 80030cc:	080030e5 	.word	0x080030e5
 80030d0:	080030f9 	.word	0x080030f9
 80030d4:	4a79      	ldr	r2, [pc, #484]	@ (80032bc <HAL_GPIO_Init+0x2b4>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d013      	beq.n	8003102 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80030da:	e02c      	b.n	8003136 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	68db      	ldr	r3, [r3, #12]
 80030e0:	623b      	str	r3, [r7, #32]
          break;
 80030e2:	e029      	b.n	8003138 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	3304      	adds	r3, #4
 80030ea:	623b      	str	r3, [r7, #32]
          break;
 80030ec:	e024      	b.n	8003138 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	68db      	ldr	r3, [r3, #12]
 80030f2:	3308      	adds	r3, #8
 80030f4:	623b      	str	r3, [r7, #32]
          break;
 80030f6:	e01f      	b.n	8003138 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	330c      	adds	r3, #12
 80030fe:	623b      	str	r3, [r7, #32]
          break;
 8003100:	e01a      	b.n	8003138 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d102      	bne.n	8003110 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800310a:	2304      	movs	r3, #4
 800310c:	623b      	str	r3, [r7, #32]
          break;
 800310e:	e013      	b.n	8003138 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	2b01      	cmp	r3, #1
 8003116:	d105      	bne.n	8003124 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003118:	2308      	movs	r3, #8
 800311a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	69fa      	ldr	r2, [r7, #28]
 8003120:	611a      	str	r2, [r3, #16]
          break;
 8003122:	e009      	b.n	8003138 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003124:	2308      	movs	r3, #8
 8003126:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	69fa      	ldr	r2, [r7, #28]
 800312c:	615a      	str	r2, [r3, #20]
          break;
 800312e:	e003      	b.n	8003138 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003130:	2300      	movs	r3, #0
 8003132:	623b      	str	r3, [r7, #32]
          break;
 8003134:	e000      	b.n	8003138 <HAL_GPIO_Init+0x130>
          break;
 8003136:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003138:	69bb      	ldr	r3, [r7, #24]
 800313a:	2bff      	cmp	r3, #255	@ 0xff
 800313c:	d801      	bhi.n	8003142 <HAL_GPIO_Init+0x13a>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	e001      	b.n	8003146 <HAL_GPIO_Init+0x13e>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	3304      	adds	r3, #4
 8003146:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003148:	69bb      	ldr	r3, [r7, #24]
 800314a:	2bff      	cmp	r3, #255	@ 0xff
 800314c:	d802      	bhi.n	8003154 <HAL_GPIO_Init+0x14c>
 800314e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003150:	009b      	lsls	r3, r3, #2
 8003152:	e002      	b.n	800315a <HAL_GPIO_Init+0x152>
 8003154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003156:	3b08      	subs	r3, #8
 8003158:	009b      	lsls	r3, r3, #2
 800315a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800315c:	697b      	ldr	r3, [r7, #20]
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	210f      	movs	r1, #15
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	fa01 f303 	lsl.w	r3, r1, r3
 8003168:	43db      	mvns	r3, r3
 800316a:	401a      	ands	r2, r3
 800316c:	6a39      	ldr	r1, [r7, #32]
 800316e:	693b      	ldr	r3, [r7, #16]
 8003170:	fa01 f303 	lsl.w	r3, r1, r3
 8003174:	431a      	orrs	r2, r3
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003182:	2b00      	cmp	r3, #0
 8003184:	f000 80b1 	beq.w	80032ea <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003188:	4b4d      	ldr	r3, [pc, #308]	@ (80032c0 <HAL_GPIO_Init+0x2b8>)
 800318a:	699b      	ldr	r3, [r3, #24]
 800318c:	4a4c      	ldr	r2, [pc, #304]	@ (80032c0 <HAL_GPIO_Init+0x2b8>)
 800318e:	f043 0301 	orr.w	r3, r3, #1
 8003192:	6193      	str	r3, [r2, #24]
 8003194:	4b4a      	ldr	r3, [pc, #296]	@ (80032c0 <HAL_GPIO_Init+0x2b8>)
 8003196:	699b      	ldr	r3, [r3, #24]
 8003198:	f003 0301 	and.w	r3, r3, #1
 800319c:	60bb      	str	r3, [r7, #8]
 800319e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80031a0:	4a48      	ldr	r2, [pc, #288]	@ (80032c4 <HAL_GPIO_Init+0x2bc>)
 80031a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031a4:	089b      	lsrs	r3, r3, #2
 80031a6:	3302      	adds	r3, #2
 80031a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031ac:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80031ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031b0:	f003 0303 	and.w	r3, r3, #3
 80031b4:	009b      	lsls	r3, r3, #2
 80031b6:	220f      	movs	r2, #15
 80031b8:	fa02 f303 	lsl.w	r3, r2, r3
 80031bc:	43db      	mvns	r3, r3
 80031be:	68fa      	ldr	r2, [r7, #12]
 80031c0:	4013      	ands	r3, r2
 80031c2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	4a40      	ldr	r2, [pc, #256]	@ (80032c8 <HAL_GPIO_Init+0x2c0>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d013      	beq.n	80031f4 <HAL_GPIO_Init+0x1ec>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	4a3f      	ldr	r2, [pc, #252]	@ (80032cc <HAL_GPIO_Init+0x2c4>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d00d      	beq.n	80031f0 <HAL_GPIO_Init+0x1e8>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	4a3e      	ldr	r2, [pc, #248]	@ (80032d0 <HAL_GPIO_Init+0x2c8>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d007      	beq.n	80031ec <HAL_GPIO_Init+0x1e4>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	4a3d      	ldr	r2, [pc, #244]	@ (80032d4 <HAL_GPIO_Init+0x2cc>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d101      	bne.n	80031e8 <HAL_GPIO_Init+0x1e0>
 80031e4:	2303      	movs	r3, #3
 80031e6:	e006      	b.n	80031f6 <HAL_GPIO_Init+0x1ee>
 80031e8:	2304      	movs	r3, #4
 80031ea:	e004      	b.n	80031f6 <HAL_GPIO_Init+0x1ee>
 80031ec:	2302      	movs	r3, #2
 80031ee:	e002      	b.n	80031f6 <HAL_GPIO_Init+0x1ee>
 80031f0:	2301      	movs	r3, #1
 80031f2:	e000      	b.n	80031f6 <HAL_GPIO_Init+0x1ee>
 80031f4:	2300      	movs	r3, #0
 80031f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031f8:	f002 0203 	and.w	r2, r2, #3
 80031fc:	0092      	lsls	r2, r2, #2
 80031fe:	4093      	lsls	r3, r2
 8003200:	68fa      	ldr	r2, [r7, #12]
 8003202:	4313      	orrs	r3, r2
 8003204:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003206:	492f      	ldr	r1, [pc, #188]	@ (80032c4 <HAL_GPIO_Init+0x2bc>)
 8003208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800320a:	089b      	lsrs	r3, r3, #2
 800320c:	3302      	adds	r3, #2
 800320e:	68fa      	ldr	r2, [r7, #12]
 8003210:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800321c:	2b00      	cmp	r3, #0
 800321e:	d006      	beq.n	800322e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003220:	4b2d      	ldr	r3, [pc, #180]	@ (80032d8 <HAL_GPIO_Init+0x2d0>)
 8003222:	689a      	ldr	r2, [r3, #8]
 8003224:	492c      	ldr	r1, [pc, #176]	@ (80032d8 <HAL_GPIO_Init+0x2d0>)
 8003226:	69bb      	ldr	r3, [r7, #24]
 8003228:	4313      	orrs	r3, r2
 800322a:	608b      	str	r3, [r1, #8]
 800322c:	e006      	b.n	800323c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800322e:	4b2a      	ldr	r3, [pc, #168]	@ (80032d8 <HAL_GPIO_Init+0x2d0>)
 8003230:	689a      	ldr	r2, [r3, #8]
 8003232:	69bb      	ldr	r3, [r7, #24]
 8003234:	43db      	mvns	r3, r3
 8003236:	4928      	ldr	r1, [pc, #160]	@ (80032d8 <HAL_GPIO_Init+0x2d0>)
 8003238:	4013      	ands	r3, r2
 800323a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003244:	2b00      	cmp	r3, #0
 8003246:	d006      	beq.n	8003256 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003248:	4b23      	ldr	r3, [pc, #140]	@ (80032d8 <HAL_GPIO_Init+0x2d0>)
 800324a:	68da      	ldr	r2, [r3, #12]
 800324c:	4922      	ldr	r1, [pc, #136]	@ (80032d8 <HAL_GPIO_Init+0x2d0>)
 800324e:	69bb      	ldr	r3, [r7, #24]
 8003250:	4313      	orrs	r3, r2
 8003252:	60cb      	str	r3, [r1, #12]
 8003254:	e006      	b.n	8003264 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003256:	4b20      	ldr	r3, [pc, #128]	@ (80032d8 <HAL_GPIO_Init+0x2d0>)
 8003258:	68da      	ldr	r2, [r3, #12]
 800325a:	69bb      	ldr	r3, [r7, #24]
 800325c:	43db      	mvns	r3, r3
 800325e:	491e      	ldr	r1, [pc, #120]	@ (80032d8 <HAL_GPIO_Init+0x2d0>)
 8003260:	4013      	ands	r3, r2
 8003262:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800326c:	2b00      	cmp	r3, #0
 800326e:	d006      	beq.n	800327e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003270:	4b19      	ldr	r3, [pc, #100]	@ (80032d8 <HAL_GPIO_Init+0x2d0>)
 8003272:	685a      	ldr	r2, [r3, #4]
 8003274:	4918      	ldr	r1, [pc, #96]	@ (80032d8 <HAL_GPIO_Init+0x2d0>)
 8003276:	69bb      	ldr	r3, [r7, #24]
 8003278:	4313      	orrs	r3, r2
 800327a:	604b      	str	r3, [r1, #4]
 800327c:	e006      	b.n	800328c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800327e:	4b16      	ldr	r3, [pc, #88]	@ (80032d8 <HAL_GPIO_Init+0x2d0>)
 8003280:	685a      	ldr	r2, [r3, #4]
 8003282:	69bb      	ldr	r3, [r7, #24]
 8003284:	43db      	mvns	r3, r3
 8003286:	4914      	ldr	r1, [pc, #80]	@ (80032d8 <HAL_GPIO_Init+0x2d0>)
 8003288:	4013      	ands	r3, r2
 800328a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003294:	2b00      	cmp	r3, #0
 8003296:	d021      	beq.n	80032dc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003298:	4b0f      	ldr	r3, [pc, #60]	@ (80032d8 <HAL_GPIO_Init+0x2d0>)
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	490e      	ldr	r1, [pc, #56]	@ (80032d8 <HAL_GPIO_Init+0x2d0>)
 800329e:	69bb      	ldr	r3, [r7, #24]
 80032a0:	4313      	orrs	r3, r2
 80032a2:	600b      	str	r3, [r1, #0]
 80032a4:	e021      	b.n	80032ea <HAL_GPIO_Init+0x2e2>
 80032a6:	bf00      	nop
 80032a8:	10320000 	.word	0x10320000
 80032ac:	10310000 	.word	0x10310000
 80032b0:	10220000 	.word	0x10220000
 80032b4:	10210000 	.word	0x10210000
 80032b8:	10120000 	.word	0x10120000
 80032bc:	10110000 	.word	0x10110000
 80032c0:	40021000 	.word	0x40021000
 80032c4:	40010000 	.word	0x40010000
 80032c8:	40010800 	.word	0x40010800
 80032cc:	40010c00 	.word	0x40010c00
 80032d0:	40011000 	.word	0x40011000
 80032d4:	40011400 	.word	0x40011400
 80032d8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80032dc:	4b0b      	ldr	r3, [pc, #44]	@ (800330c <HAL_GPIO_Init+0x304>)
 80032de:	681a      	ldr	r2, [r3, #0]
 80032e0:	69bb      	ldr	r3, [r7, #24]
 80032e2:	43db      	mvns	r3, r3
 80032e4:	4909      	ldr	r1, [pc, #36]	@ (800330c <HAL_GPIO_Init+0x304>)
 80032e6:	4013      	ands	r3, r2
 80032e8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80032ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ec:	3301      	adds	r3, #1
 80032ee:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f6:	fa22 f303 	lsr.w	r3, r2, r3
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	f47f ae8e 	bne.w	800301c <HAL_GPIO_Init+0x14>
  }
}
 8003300:	bf00      	nop
 8003302:	bf00      	nop
 8003304:	372c      	adds	r7, #44	@ 0x2c
 8003306:	46bd      	mov	sp, r7
 8003308:	bc80      	pop	{r7}
 800330a:	4770      	bx	lr
 800330c:	40010400 	.word	0x40010400

08003310 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003310:	b480      	push	{r7}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
 8003318:	460b      	mov	r3, r1
 800331a:	807b      	strh	r3, [r7, #2]
 800331c:	4613      	mov	r3, r2
 800331e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003320:	787b      	ldrb	r3, [r7, #1]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d003      	beq.n	800332e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003326:	887a      	ldrh	r2, [r7, #2]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800332c:	e003      	b.n	8003336 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800332e:	887b      	ldrh	r3, [r7, #2]
 8003330:	041a      	lsls	r2, r3, #16
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	611a      	str	r2, [r3, #16]
}
 8003336:	bf00      	nop
 8003338:	370c      	adds	r7, #12
 800333a:	46bd      	mov	sp, r7
 800333c:	bc80      	pop	{r7}
 800333e:	4770      	bx	lr

08003340 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b084      	sub	sp, #16
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d101      	bne.n	8003352 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	e12b      	b.n	80035aa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003358:	b2db      	uxtb	r3, r3
 800335a:	2b00      	cmp	r3, #0
 800335c:	d106      	bne.n	800336c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2200      	movs	r2, #0
 8003362:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003366:	6878      	ldr	r0, [r7, #4]
 8003368:	f7fe ff52 	bl	8002210 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2224      	movs	r2, #36	@ 0x24
 8003370:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f022 0201 	bic.w	r2, r2, #1
 8003382:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003392:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	681a      	ldr	r2, [r3, #0]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80033a2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80033a4:	f001 fbca 	bl	8004b3c <HAL_RCC_GetPCLK1Freq>
 80033a8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	4a81      	ldr	r2, [pc, #516]	@ (80035b4 <HAL_I2C_Init+0x274>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d807      	bhi.n	80033c4 <HAL_I2C_Init+0x84>
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	4a80      	ldr	r2, [pc, #512]	@ (80035b8 <HAL_I2C_Init+0x278>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	bf94      	ite	ls
 80033bc:	2301      	movls	r3, #1
 80033be:	2300      	movhi	r3, #0
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	e006      	b.n	80033d2 <HAL_I2C_Init+0x92>
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	4a7d      	ldr	r2, [pc, #500]	@ (80035bc <HAL_I2C_Init+0x27c>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	bf94      	ite	ls
 80033cc:	2301      	movls	r3, #1
 80033ce:	2300      	movhi	r3, #0
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d001      	beq.n	80033da <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	e0e7      	b.n	80035aa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	4a78      	ldr	r2, [pc, #480]	@ (80035c0 <HAL_I2C_Init+0x280>)
 80033de:	fba2 2303 	umull	r2, r3, r2, r3
 80033e2:	0c9b      	lsrs	r3, r3, #18
 80033e4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	68ba      	ldr	r2, [r7, #8]
 80033f6:	430a      	orrs	r2, r1
 80033f8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	6a1b      	ldr	r3, [r3, #32]
 8003400:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	4a6a      	ldr	r2, [pc, #424]	@ (80035b4 <HAL_I2C_Init+0x274>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d802      	bhi.n	8003414 <HAL_I2C_Init+0xd4>
 800340e:	68bb      	ldr	r3, [r7, #8]
 8003410:	3301      	adds	r3, #1
 8003412:	e009      	b.n	8003428 <HAL_I2C_Init+0xe8>
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800341a:	fb02 f303 	mul.w	r3, r2, r3
 800341e:	4a69      	ldr	r2, [pc, #420]	@ (80035c4 <HAL_I2C_Init+0x284>)
 8003420:	fba2 2303 	umull	r2, r3, r2, r3
 8003424:	099b      	lsrs	r3, r3, #6
 8003426:	3301      	adds	r3, #1
 8003428:	687a      	ldr	r2, [r7, #4]
 800342a:	6812      	ldr	r2, [r2, #0]
 800342c:	430b      	orrs	r3, r1
 800342e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	69db      	ldr	r3, [r3, #28]
 8003436:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800343a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	495c      	ldr	r1, [pc, #368]	@ (80035b4 <HAL_I2C_Init+0x274>)
 8003444:	428b      	cmp	r3, r1
 8003446:	d819      	bhi.n	800347c <HAL_I2C_Init+0x13c>
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	1e59      	subs	r1, r3, #1
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	005b      	lsls	r3, r3, #1
 8003452:	fbb1 f3f3 	udiv	r3, r1, r3
 8003456:	1c59      	adds	r1, r3, #1
 8003458:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800345c:	400b      	ands	r3, r1
 800345e:	2b00      	cmp	r3, #0
 8003460:	d00a      	beq.n	8003478 <HAL_I2C_Init+0x138>
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	1e59      	subs	r1, r3, #1
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	005b      	lsls	r3, r3, #1
 800346c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003470:	3301      	adds	r3, #1
 8003472:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003476:	e051      	b.n	800351c <HAL_I2C_Init+0x1dc>
 8003478:	2304      	movs	r3, #4
 800347a:	e04f      	b.n	800351c <HAL_I2C_Init+0x1dc>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	689b      	ldr	r3, [r3, #8]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d111      	bne.n	80034a8 <HAL_I2C_Init+0x168>
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	1e58      	subs	r0, r3, #1
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6859      	ldr	r1, [r3, #4]
 800348c:	460b      	mov	r3, r1
 800348e:	005b      	lsls	r3, r3, #1
 8003490:	440b      	add	r3, r1
 8003492:	fbb0 f3f3 	udiv	r3, r0, r3
 8003496:	3301      	adds	r3, #1
 8003498:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800349c:	2b00      	cmp	r3, #0
 800349e:	bf0c      	ite	eq
 80034a0:	2301      	moveq	r3, #1
 80034a2:	2300      	movne	r3, #0
 80034a4:	b2db      	uxtb	r3, r3
 80034a6:	e012      	b.n	80034ce <HAL_I2C_Init+0x18e>
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	1e58      	subs	r0, r3, #1
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6859      	ldr	r1, [r3, #4]
 80034b0:	460b      	mov	r3, r1
 80034b2:	009b      	lsls	r3, r3, #2
 80034b4:	440b      	add	r3, r1
 80034b6:	0099      	lsls	r1, r3, #2
 80034b8:	440b      	add	r3, r1
 80034ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80034be:	3301      	adds	r3, #1
 80034c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	bf0c      	ite	eq
 80034c8:	2301      	moveq	r3, #1
 80034ca:	2300      	movne	r3, #0
 80034cc:	b2db      	uxtb	r3, r3
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d001      	beq.n	80034d6 <HAL_I2C_Init+0x196>
 80034d2:	2301      	movs	r3, #1
 80034d4:	e022      	b.n	800351c <HAL_I2C_Init+0x1dc>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d10e      	bne.n	80034fc <HAL_I2C_Init+0x1bc>
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	1e58      	subs	r0, r3, #1
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6859      	ldr	r1, [r3, #4]
 80034e6:	460b      	mov	r3, r1
 80034e8:	005b      	lsls	r3, r3, #1
 80034ea:	440b      	add	r3, r1
 80034ec:	fbb0 f3f3 	udiv	r3, r0, r3
 80034f0:	3301      	adds	r3, #1
 80034f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80034fa:	e00f      	b.n	800351c <HAL_I2C_Init+0x1dc>
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	1e58      	subs	r0, r3, #1
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6859      	ldr	r1, [r3, #4]
 8003504:	460b      	mov	r3, r1
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	440b      	add	r3, r1
 800350a:	0099      	lsls	r1, r3, #2
 800350c:	440b      	add	r3, r1
 800350e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003512:	3301      	adds	r3, #1
 8003514:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003518:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800351c:	6879      	ldr	r1, [r7, #4]
 800351e:	6809      	ldr	r1, [r1, #0]
 8003520:	4313      	orrs	r3, r2
 8003522:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	69da      	ldr	r2, [r3, #28]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6a1b      	ldr	r3, [r3, #32]
 8003536:	431a      	orrs	r2, r3
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	430a      	orrs	r2, r1
 800353e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800354a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800354e:	687a      	ldr	r2, [r7, #4]
 8003550:	6911      	ldr	r1, [r2, #16]
 8003552:	687a      	ldr	r2, [r7, #4]
 8003554:	68d2      	ldr	r2, [r2, #12]
 8003556:	4311      	orrs	r1, r2
 8003558:	687a      	ldr	r2, [r7, #4]
 800355a:	6812      	ldr	r2, [r2, #0]
 800355c:	430b      	orrs	r3, r1
 800355e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	68db      	ldr	r3, [r3, #12]
 8003566:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	695a      	ldr	r2, [r3, #20]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	699b      	ldr	r3, [r3, #24]
 8003572:	431a      	orrs	r2, r3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	430a      	orrs	r2, r1
 800357a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	681a      	ldr	r2, [r3, #0]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f042 0201 	orr.w	r2, r2, #1
 800358a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2200      	movs	r2, #0
 8003590:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2220      	movs	r2, #32
 8003596:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2200      	movs	r2, #0
 800359e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2200      	movs	r2, #0
 80035a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80035a8:	2300      	movs	r3, #0
}
 80035aa:	4618      	mov	r0, r3
 80035ac:	3710      	adds	r7, #16
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}
 80035b2:	bf00      	nop
 80035b4:	000186a0 	.word	0x000186a0
 80035b8:	001e847f 	.word	0x001e847f
 80035bc:	003d08ff 	.word	0x003d08ff
 80035c0:	431bde83 	.word	0x431bde83
 80035c4:	10624dd3 	.word	0x10624dd3

080035c8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b088      	sub	sp, #32
 80035cc:	af02      	add	r7, sp, #8
 80035ce:	60f8      	str	r0, [r7, #12]
 80035d0:	607a      	str	r2, [r7, #4]
 80035d2:	461a      	mov	r2, r3
 80035d4:	460b      	mov	r3, r1
 80035d6:	817b      	strh	r3, [r7, #10]
 80035d8:	4613      	mov	r3, r2
 80035da:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80035dc:	f7fe ff80 	bl	80024e0 <HAL_GetTick>
 80035e0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	2b20      	cmp	r3, #32
 80035ec:	f040 80e0 	bne.w	80037b0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	9300      	str	r3, [sp, #0]
 80035f4:	2319      	movs	r3, #25
 80035f6:	2201      	movs	r2, #1
 80035f8:	4970      	ldr	r1, [pc, #448]	@ (80037bc <HAL_I2C_Master_Transmit+0x1f4>)
 80035fa:	68f8      	ldr	r0, [r7, #12]
 80035fc:	f000 fc9e 	bl	8003f3c <I2C_WaitOnFlagUntilTimeout>
 8003600:	4603      	mov	r3, r0
 8003602:	2b00      	cmp	r3, #0
 8003604:	d001      	beq.n	800360a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003606:	2302      	movs	r3, #2
 8003608:	e0d3      	b.n	80037b2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003610:	2b01      	cmp	r3, #1
 8003612:	d101      	bne.n	8003618 <HAL_I2C_Master_Transmit+0x50>
 8003614:	2302      	movs	r3, #2
 8003616:	e0cc      	b.n	80037b2 <HAL_I2C_Master_Transmit+0x1ea>
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2201      	movs	r2, #1
 800361c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f003 0301 	and.w	r3, r3, #1
 800362a:	2b01      	cmp	r3, #1
 800362c:	d007      	beq.n	800363e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f042 0201 	orr.w	r2, r2, #1
 800363c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800364c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2221      	movs	r2, #33	@ 0x21
 8003652:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	2210      	movs	r2, #16
 800365a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2200      	movs	r2, #0
 8003662:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	687a      	ldr	r2, [r7, #4]
 8003668:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	893a      	ldrh	r2, [r7, #8]
 800366e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003674:	b29a      	uxth	r2, r3
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	4a50      	ldr	r2, [pc, #320]	@ (80037c0 <HAL_I2C_Master_Transmit+0x1f8>)
 800367e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003680:	8979      	ldrh	r1, [r7, #10]
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	6a3a      	ldr	r2, [r7, #32]
 8003686:	68f8      	ldr	r0, [r7, #12]
 8003688:	f000 fb08 	bl	8003c9c <I2C_MasterRequestWrite>
 800368c:	4603      	mov	r3, r0
 800368e:	2b00      	cmp	r3, #0
 8003690:	d001      	beq.n	8003696 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e08d      	b.n	80037b2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003696:	2300      	movs	r3, #0
 8003698:	613b      	str	r3, [r7, #16]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	695b      	ldr	r3, [r3, #20]
 80036a0:	613b      	str	r3, [r7, #16]
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	699b      	ldr	r3, [r3, #24]
 80036a8:	613b      	str	r3, [r7, #16]
 80036aa:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80036ac:	e066      	b.n	800377c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036ae:	697a      	ldr	r2, [r7, #20]
 80036b0:	6a39      	ldr	r1, [r7, #32]
 80036b2:	68f8      	ldr	r0, [r7, #12]
 80036b4:	f000 fd5c 	bl	8004170 <I2C_WaitOnTXEFlagUntilTimeout>
 80036b8:	4603      	mov	r3, r0
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d00d      	beq.n	80036da <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036c2:	2b04      	cmp	r3, #4
 80036c4:	d107      	bne.n	80036d6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	681a      	ldr	r2, [r3, #0]
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036d4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	e06b      	b.n	80037b2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036de:	781a      	ldrb	r2, [r3, #0]
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ea:	1c5a      	adds	r2, r3, #1
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036f4:	b29b      	uxth	r3, r3
 80036f6:	3b01      	subs	r3, #1
 80036f8:	b29a      	uxth	r2, r3
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003702:	3b01      	subs	r3, #1
 8003704:	b29a      	uxth	r2, r3
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	695b      	ldr	r3, [r3, #20]
 8003710:	f003 0304 	and.w	r3, r3, #4
 8003714:	2b04      	cmp	r3, #4
 8003716:	d11b      	bne.n	8003750 <HAL_I2C_Master_Transmit+0x188>
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800371c:	2b00      	cmp	r3, #0
 800371e:	d017      	beq.n	8003750 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003724:	781a      	ldrb	r2, [r3, #0]
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003730:	1c5a      	adds	r2, r3, #1
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800373a:	b29b      	uxth	r3, r3
 800373c:	3b01      	subs	r3, #1
 800373e:	b29a      	uxth	r2, r3
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003748:	3b01      	subs	r3, #1
 800374a:	b29a      	uxth	r2, r3
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003750:	697a      	ldr	r2, [r7, #20]
 8003752:	6a39      	ldr	r1, [r7, #32]
 8003754:	68f8      	ldr	r0, [r7, #12]
 8003756:	f000 fd53 	bl	8004200 <I2C_WaitOnBTFFlagUntilTimeout>
 800375a:	4603      	mov	r3, r0
 800375c:	2b00      	cmp	r3, #0
 800375e:	d00d      	beq.n	800377c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003764:	2b04      	cmp	r3, #4
 8003766:	d107      	bne.n	8003778 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681a      	ldr	r2, [r3, #0]
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003776:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003778:	2301      	movs	r3, #1
 800377a:	e01a      	b.n	80037b2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003780:	2b00      	cmp	r3, #0
 8003782:	d194      	bne.n	80036ae <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003792:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2220      	movs	r2, #32
 8003798:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2200      	movs	r2, #0
 80037a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	2200      	movs	r2, #0
 80037a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80037ac:	2300      	movs	r3, #0
 80037ae:	e000      	b.n	80037b2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80037b0:	2302      	movs	r3, #2
  }
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	3718      	adds	r7, #24
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}
 80037ba:	bf00      	nop
 80037bc:	00100002 	.word	0x00100002
 80037c0:	ffff0000 	.word	0xffff0000

080037c4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b08c      	sub	sp, #48	@ 0x30
 80037c8:	af02      	add	r7, sp, #8
 80037ca:	60f8      	str	r0, [r7, #12]
 80037cc:	607a      	str	r2, [r7, #4]
 80037ce:	461a      	mov	r2, r3
 80037d0:	460b      	mov	r3, r1
 80037d2:	817b      	strh	r3, [r7, #10]
 80037d4:	4613      	mov	r3, r2
 80037d6:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80037d8:	2300      	movs	r3, #0
 80037da:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80037dc:	f7fe fe80 	bl	80024e0 <HAL_GetTick>
 80037e0:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037e8:	b2db      	uxtb	r3, r3
 80037ea:	2b20      	cmp	r3, #32
 80037ec:	f040 824b 	bne.w	8003c86 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80037f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037f2:	9300      	str	r3, [sp, #0]
 80037f4:	2319      	movs	r3, #25
 80037f6:	2201      	movs	r2, #1
 80037f8:	497f      	ldr	r1, [pc, #508]	@ (80039f8 <HAL_I2C_Master_Receive+0x234>)
 80037fa:	68f8      	ldr	r0, [r7, #12]
 80037fc:	f000 fb9e 	bl	8003f3c <I2C_WaitOnFlagUntilTimeout>
 8003800:	4603      	mov	r3, r0
 8003802:	2b00      	cmp	r3, #0
 8003804:	d001      	beq.n	800380a <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8003806:	2302      	movs	r3, #2
 8003808:	e23e      	b.n	8003c88 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003810:	2b01      	cmp	r3, #1
 8003812:	d101      	bne.n	8003818 <HAL_I2C_Master_Receive+0x54>
 8003814:	2302      	movs	r3, #2
 8003816:	e237      	b.n	8003c88 <HAL_I2C_Master_Receive+0x4c4>
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2201      	movs	r2, #1
 800381c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 0301 	and.w	r3, r3, #1
 800382a:	2b01      	cmp	r3, #1
 800382c:	d007      	beq.n	800383e <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f042 0201 	orr.w	r2, r2, #1
 800383c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	681a      	ldr	r2, [r3, #0]
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800384c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2222      	movs	r2, #34	@ 0x22
 8003852:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2210      	movs	r2, #16
 800385a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2200      	movs	r2, #0
 8003862:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	687a      	ldr	r2, [r7, #4]
 8003868:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	893a      	ldrh	r2, [r7, #8]
 800386e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003874:	b29a      	uxth	r2, r3
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	4a5f      	ldr	r2, [pc, #380]	@ (80039fc <HAL_I2C_Master_Receive+0x238>)
 800387e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003880:	8979      	ldrh	r1, [r7, #10]
 8003882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003884:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003886:	68f8      	ldr	r0, [r7, #12]
 8003888:	f000 fa8a 	bl	8003da0 <I2C_MasterRequestRead>
 800388c:	4603      	mov	r3, r0
 800388e:	2b00      	cmp	r3, #0
 8003890:	d001      	beq.n	8003896 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	e1f8      	b.n	8003c88 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800389a:	2b00      	cmp	r3, #0
 800389c:	d113      	bne.n	80038c6 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800389e:	2300      	movs	r3, #0
 80038a0:	61fb      	str	r3, [r7, #28]
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	695b      	ldr	r3, [r3, #20]
 80038a8:	61fb      	str	r3, [r7, #28]
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	699b      	ldr	r3, [r3, #24]
 80038b0:	61fb      	str	r3, [r7, #28]
 80038b2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038c2:	601a      	str	r2, [r3, #0]
 80038c4:	e1cc      	b.n	8003c60 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	d11e      	bne.n	800390c <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038dc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80038de:	b672      	cpsid	i
}
 80038e0:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038e2:	2300      	movs	r3, #0
 80038e4:	61bb      	str	r3, [r7, #24]
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	695b      	ldr	r3, [r3, #20]
 80038ec:	61bb      	str	r3, [r7, #24]
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	699b      	ldr	r3, [r3, #24]
 80038f4:	61bb      	str	r3, [r7, #24]
 80038f6:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003906:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003908:	b662      	cpsie	i
}
 800390a:	e035      	b.n	8003978 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003910:	2b02      	cmp	r3, #2
 8003912:	d11e      	bne.n	8003952 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003922:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003924:	b672      	cpsid	i
}
 8003926:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003928:	2300      	movs	r3, #0
 800392a:	617b      	str	r3, [r7, #20]
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	695b      	ldr	r3, [r3, #20]
 8003932:	617b      	str	r3, [r7, #20]
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	699b      	ldr	r3, [r3, #24]
 800393a:	617b      	str	r3, [r7, #20]
 800393c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	681a      	ldr	r2, [r3, #0]
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800394c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800394e:	b662      	cpsie	i
}
 8003950:	e012      	b.n	8003978 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	681a      	ldr	r2, [r3, #0]
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003960:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003962:	2300      	movs	r3, #0
 8003964:	613b      	str	r3, [r7, #16]
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	695b      	ldr	r3, [r3, #20]
 800396c:	613b      	str	r3, [r7, #16]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	699b      	ldr	r3, [r3, #24]
 8003974:	613b      	str	r3, [r7, #16]
 8003976:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003978:	e172      	b.n	8003c60 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800397e:	2b03      	cmp	r3, #3
 8003980:	f200 811f 	bhi.w	8003bc2 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003988:	2b01      	cmp	r3, #1
 800398a:	d123      	bne.n	80039d4 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800398c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800398e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003990:	68f8      	ldr	r0, [r7, #12]
 8003992:	f000 fc7d 	bl	8004290 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003996:	4603      	mov	r3, r0
 8003998:	2b00      	cmp	r3, #0
 800399a:	d001      	beq.n	80039a0 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 800399c:	2301      	movs	r3, #1
 800399e:	e173      	b.n	8003c88 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	691a      	ldr	r2, [r3, #16]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039aa:	b2d2      	uxtb	r2, r2
 80039ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039b2:	1c5a      	adds	r2, r3, #1
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039bc:	3b01      	subs	r3, #1
 80039be:	b29a      	uxth	r2, r3
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039c8:	b29b      	uxth	r3, r3
 80039ca:	3b01      	subs	r3, #1
 80039cc:	b29a      	uxth	r2, r3
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80039d2:	e145      	b.n	8003c60 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039d8:	2b02      	cmp	r3, #2
 80039da:	d152      	bne.n	8003a82 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80039dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039de:	9300      	str	r3, [sp, #0]
 80039e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039e2:	2200      	movs	r2, #0
 80039e4:	4906      	ldr	r1, [pc, #24]	@ (8003a00 <HAL_I2C_Master_Receive+0x23c>)
 80039e6:	68f8      	ldr	r0, [r7, #12]
 80039e8:	f000 faa8 	bl	8003f3c <I2C_WaitOnFlagUntilTimeout>
 80039ec:	4603      	mov	r3, r0
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d008      	beq.n	8003a04 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	e148      	b.n	8003c88 <HAL_I2C_Master_Receive+0x4c4>
 80039f6:	bf00      	nop
 80039f8:	00100002 	.word	0x00100002
 80039fc:	ffff0000 	.word	0xffff0000
 8003a00:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003a04:	b672      	cpsid	i
}
 8003a06:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a16:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	691a      	ldr	r2, [r3, #16]
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a22:	b2d2      	uxtb	r2, r2
 8003a24:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a2a:	1c5a      	adds	r2, r3, #1
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a34:	3b01      	subs	r3, #1
 8003a36:	b29a      	uxth	r2, r3
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a40:	b29b      	uxth	r3, r3
 8003a42:	3b01      	subs	r3, #1
 8003a44:	b29a      	uxth	r2, r3
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003a4a:	b662      	cpsie	i
}
 8003a4c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	691a      	ldr	r2, [r3, #16]
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a58:	b2d2      	uxtb	r2, r2
 8003a5a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a60:	1c5a      	adds	r2, r3, #1
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a6a:	3b01      	subs	r3, #1
 8003a6c:	b29a      	uxth	r2, r3
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a76:	b29b      	uxth	r3, r3
 8003a78:	3b01      	subs	r3, #1
 8003a7a:	b29a      	uxth	r2, r3
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003a80:	e0ee      	b.n	8003c60 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a84:	9300      	str	r3, [sp, #0]
 8003a86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a88:	2200      	movs	r2, #0
 8003a8a:	4981      	ldr	r1, [pc, #516]	@ (8003c90 <HAL_I2C_Master_Receive+0x4cc>)
 8003a8c:	68f8      	ldr	r0, [r7, #12]
 8003a8e:	f000 fa55 	bl	8003f3c <I2C_WaitOnFlagUntilTimeout>
 8003a92:	4603      	mov	r3, r0
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d001      	beq.n	8003a9c <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e0f5      	b.n	8003c88 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	681a      	ldr	r2, [r3, #0]
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003aaa:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003aac:	b672      	cpsid	i
}
 8003aae:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	691a      	ldr	r2, [r3, #16]
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aba:	b2d2      	uxtb	r2, r2
 8003abc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ac2:	1c5a      	adds	r2, r3, #1
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003acc:	3b01      	subs	r3, #1
 8003ace:	b29a      	uxth	r2, r3
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ad8:	b29b      	uxth	r3, r3
 8003ada:	3b01      	subs	r3, #1
 8003adc:	b29a      	uxth	r2, r3
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003ae2:	4b6c      	ldr	r3, [pc, #432]	@ (8003c94 <HAL_I2C_Master_Receive+0x4d0>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	08db      	lsrs	r3, r3, #3
 8003ae8:	4a6b      	ldr	r2, [pc, #428]	@ (8003c98 <HAL_I2C_Master_Receive+0x4d4>)
 8003aea:	fba2 2303 	umull	r2, r3, r2, r3
 8003aee:	0a1a      	lsrs	r2, r3, #8
 8003af0:	4613      	mov	r3, r2
 8003af2:	009b      	lsls	r3, r3, #2
 8003af4:	4413      	add	r3, r2
 8003af6:	00da      	lsls	r2, r3, #3
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003afc:	6a3b      	ldr	r3, [r7, #32]
 8003afe:	3b01      	subs	r3, #1
 8003b00:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003b02:	6a3b      	ldr	r3, [r7, #32]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d118      	bne.n	8003b3a <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	2220      	movs	r2, #32
 8003b12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b22:	f043 0220 	orr.w	r2, r3, #32
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003b2a:	b662      	cpsie	i
}
 8003b2c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	2200      	movs	r2, #0
 8003b32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e0a6      	b.n	8003c88 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	695b      	ldr	r3, [r3, #20]
 8003b40:	f003 0304 	and.w	r3, r3, #4
 8003b44:	2b04      	cmp	r3, #4
 8003b46:	d1d9      	bne.n	8003afc <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b56:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	691a      	ldr	r2, [r3, #16]
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b62:	b2d2      	uxtb	r2, r2
 8003b64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b6a:	1c5a      	adds	r2, r3, #1
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b74:	3b01      	subs	r3, #1
 8003b76:	b29a      	uxth	r2, r3
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b80:	b29b      	uxth	r3, r3
 8003b82:	3b01      	subs	r3, #1
 8003b84:	b29a      	uxth	r2, r3
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003b8a:	b662      	cpsie	i
}
 8003b8c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	691a      	ldr	r2, [r3, #16]
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b98:	b2d2      	uxtb	r2, r2
 8003b9a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba0:	1c5a      	adds	r2, r3, #1
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003baa:	3b01      	subs	r3, #1
 8003bac:	b29a      	uxth	r2, r3
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bb6:	b29b      	uxth	r3, r3
 8003bb8:	3b01      	subs	r3, #1
 8003bba:	b29a      	uxth	r2, r3
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003bc0:	e04e      	b.n	8003c60 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bc4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003bc6:	68f8      	ldr	r0, [r7, #12]
 8003bc8:	f000 fb62 	bl	8004290 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d001      	beq.n	8003bd6 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	e058      	b.n	8003c88 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	691a      	ldr	r2, [r3, #16]
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003be0:	b2d2      	uxtb	r2, r2
 8003be2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003be8:	1c5a      	adds	r2, r3, #1
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bf2:	3b01      	subs	r3, #1
 8003bf4:	b29a      	uxth	r2, r3
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bfe:	b29b      	uxth	r3, r3
 8003c00:	3b01      	subs	r3, #1
 8003c02:	b29a      	uxth	r2, r3
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	695b      	ldr	r3, [r3, #20]
 8003c0e:	f003 0304 	and.w	r3, r3, #4
 8003c12:	2b04      	cmp	r3, #4
 8003c14:	d124      	bne.n	8003c60 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c1a:	2b03      	cmp	r3, #3
 8003c1c:	d107      	bne.n	8003c2e <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	681a      	ldr	r2, [r3, #0]
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c2c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	691a      	ldr	r2, [r3, #16]
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c38:	b2d2      	uxtb	r2, r2
 8003c3a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c40:	1c5a      	adds	r2, r3, #1
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c4a:	3b01      	subs	r3, #1
 8003c4c:	b29a      	uxth	r2, r3
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c56:	b29b      	uxth	r3, r3
 8003c58:	3b01      	subs	r3, #1
 8003c5a:	b29a      	uxth	r2, r3
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	f47f ae88 	bne.w	800397a <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2220      	movs	r2, #32
 8003c6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2200      	movs	r2, #0
 8003c76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003c82:	2300      	movs	r3, #0
 8003c84:	e000      	b.n	8003c88 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8003c86:	2302      	movs	r3, #2
  }
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	3728      	adds	r7, #40	@ 0x28
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}
 8003c90:	00010004 	.word	0x00010004
 8003c94:	2000001c 	.word	0x2000001c
 8003c98:	14f8b589 	.word	0x14f8b589

08003c9c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b088      	sub	sp, #32
 8003ca0:	af02      	add	r7, sp, #8
 8003ca2:	60f8      	str	r0, [r7, #12]
 8003ca4:	607a      	str	r2, [r7, #4]
 8003ca6:	603b      	str	r3, [r7, #0]
 8003ca8:	460b      	mov	r3, r1
 8003caa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cb0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	2b08      	cmp	r3, #8
 8003cb6:	d006      	beq.n	8003cc6 <I2C_MasterRequestWrite+0x2a>
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d003      	beq.n	8003cc6 <I2C_MasterRequestWrite+0x2a>
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003cc4:	d108      	bne.n	8003cd8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003cd4:	601a      	str	r2, [r3, #0]
 8003cd6:	e00b      	b.n	8003cf0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cdc:	2b12      	cmp	r3, #18
 8003cde:	d107      	bne.n	8003cf0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003cee:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	9300      	str	r3, [sp, #0]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003cfc:	68f8      	ldr	r0, [r7, #12]
 8003cfe:	f000 f91d 	bl	8003f3c <I2C_WaitOnFlagUntilTimeout>
 8003d02:	4603      	mov	r3, r0
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d00d      	beq.n	8003d24 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d16:	d103      	bne.n	8003d20 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d1e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003d20:	2303      	movs	r3, #3
 8003d22:	e035      	b.n	8003d90 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	691b      	ldr	r3, [r3, #16]
 8003d28:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003d2c:	d108      	bne.n	8003d40 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d2e:	897b      	ldrh	r3, [r7, #10]
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	461a      	mov	r2, r3
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003d3c:	611a      	str	r2, [r3, #16]
 8003d3e:	e01b      	b.n	8003d78 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003d40:	897b      	ldrh	r3, [r7, #10]
 8003d42:	11db      	asrs	r3, r3, #7
 8003d44:	b2db      	uxtb	r3, r3
 8003d46:	f003 0306 	and.w	r3, r3, #6
 8003d4a:	b2db      	uxtb	r3, r3
 8003d4c:	f063 030f 	orn	r3, r3, #15
 8003d50:	b2da      	uxtb	r2, r3
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	687a      	ldr	r2, [r7, #4]
 8003d5c:	490e      	ldr	r1, [pc, #56]	@ (8003d98 <I2C_MasterRequestWrite+0xfc>)
 8003d5e:	68f8      	ldr	r0, [r7, #12]
 8003d60:	f000 f966 	bl	8004030 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d64:	4603      	mov	r3, r0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d001      	beq.n	8003d6e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	e010      	b.n	8003d90 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003d6e:	897b      	ldrh	r3, [r7, #10]
 8003d70:	b2da      	uxtb	r2, r3
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	687a      	ldr	r2, [r7, #4]
 8003d7c:	4907      	ldr	r1, [pc, #28]	@ (8003d9c <I2C_MasterRequestWrite+0x100>)
 8003d7e:	68f8      	ldr	r0, [r7, #12]
 8003d80:	f000 f956 	bl	8004030 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d84:	4603      	mov	r3, r0
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d001      	beq.n	8003d8e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	e000      	b.n	8003d90 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003d8e:	2300      	movs	r3, #0
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	3718      	adds	r7, #24
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bd80      	pop	{r7, pc}
 8003d98:	00010008 	.word	0x00010008
 8003d9c:	00010002 	.word	0x00010002

08003da0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b088      	sub	sp, #32
 8003da4:	af02      	add	r7, sp, #8
 8003da6:	60f8      	str	r0, [r7, #12]
 8003da8:	607a      	str	r2, [r7, #4]
 8003daa:	603b      	str	r3, [r7, #0]
 8003dac:	460b      	mov	r3, r1
 8003dae:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003db4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	681a      	ldr	r2, [r3, #0]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003dc4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003dc6:	697b      	ldr	r3, [r7, #20]
 8003dc8:	2b08      	cmp	r3, #8
 8003dca:	d006      	beq.n	8003dda <I2C_MasterRequestRead+0x3a>
 8003dcc:	697b      	ldr	r3, [r7, #20]
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	d003      	beq.n	8003dda <I2C_MasterRequestRead+0x3a>
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003dd8:	d108      	bne.n	8003dec <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003de8:	601a      	str	r2, [r3, #0]
 8003dea:	e00b      	b.n	8003e04 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003df0:	2b11      	cmp	r3, #17
 8003df2:	d107      	bne.n	8003e04 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	681a      	ldr	r2, [r3, #0]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e02:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	9300      	str	r3, [sp, #0]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003e10:	68f8      	ldr	r0, [r7, #12]
 8003e12:	f000 f893 	bl	8003f3c <I2C_WaitOnFlagUntilTimeout>
 8003e16:	4603      	mov	r3, r0
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d00d      	beq.n	8003e38 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e2a:	d103      	bne.n	8003e34 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e32:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003e34:	2303      	movs	r3, #3
 8003e36:	e079      	b.n	8003f2c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	691b      	ldr	r3, [r3, #16]
 8003e3c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e40:	d108      	bne.n	8003e54 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003e42:	897b      	ldrh	r3, [r7, #10]
 8003e44:	b2db      	uxtb	r3, r3
 8003e46:	f043 0301 	orr.w	r3, r3, #1
 8003e4a:	b2da      	uxtb	r2, r3
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	611a      	str	r2, [r3, #16]
 8003e52:	e05f      	b.n	8003f14 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003e54:	897b      	ldrh	r3, [r7, #10]
 8003e56:	11db      	asrs	r3, r3, #7
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	f003 0306 	and.w	r3, r3, #6
 8003e5e:	b2db      	uxtb	r3, r3
 8003e60:	f063 030f 	orn	r3, r3, #15
 8003e64:	b2da      	uxtb	r2, r3
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	687a      	ldr	r2, [r7, #4]
 8003e70:	4930      	ldr	r1, [pc, #192]	@ (8003f34 <I2C_MasterRequestRead+0x194>)
 8003e72:	68f8      	ldr	r0, [r7, #12]
 8003e74:	f000 f8dc 	bl	8004030 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d001      	beq.n	8003e82 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e054      	b.n	8003f2c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003e82:	897b      	ldrh	r3, [r7, #10]
 8003e84:	b2da      	uxtb	r2, r3
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	687a      	ldr	r2, [r7, #4]
 8003e90:	4929      	ldr	r1, [pc, #164]	@ (8003f38 <I2C_MasterRequestRead+0x198>)
 8003e92:	68f8      	ldr	r0, [r7, #12]
 8003e94:	f000 f8cc 	bl	8004030 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d001      	beq.n	8003ea2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	e044      	b.n	8003f2c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	613b      	str	r3, [r7, #16]
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	695b      	ldr	r3, [r3, #20]
 8003eac:	613b      	str	r3, [r7, #16]
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	699b      	ldr	r3, [r3, #24]
 8003eb4:	613b      	str	r3, [r7, #16]
 8003eb6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ec6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	9300      	str	r3, [sp, #0]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003ed4:	68f8      	ldr	r0, [r7, #12]
 8003ed6:	f000 f831 	bl	8003f3c <I2C_WaitOnFlagUntilTimeout>
 8003eda:	4603      	mov	r3, r0
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d00d      	beq.n	8003efc <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003eee:	d103      	bne.n	8003ef8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ef6:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003ef8:	2303      	movs	r3, #3
 8003efa:	e017      	b.n	8003f2c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003efc:	897b      	ldrh	r3, [r7, #10]
 8003efe:	11db      	asrs	r3, r3, #7
 8003f00:	b2db      	uxtb	r3, r3
 8003f02:	f003 0306 	and.w	r3, r3, #6
 8003f06:	b2db      	uxtb	r3, r3
 8003f08:	f063 030e 	orn	r3, r3, #14
 8003f0c:	b2da      	uxtb	r2, r3
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	687a      	ldr	r2, [r7, #4]
 8003f18:	4907      	ldr	r1, [pc, #28]	@ (8003f38 <I2C_MasterRequestRead+0x198>)
 8003f1a:	68f8      	ldr	r0, [r7, #12]
 8003f1c:	f000 f888 	bl	8004030 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f20:	4603      	mov	r3, r0
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d001      	beq.n	8003f2a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003f26:	2301      	movs	r3, #1
 8003f28:	e000      	b.n	8003f2c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003f2a:	2300      	movs	r3, #0
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	3718      	adds	r7, #24
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bd80      	pop	{r7, pc}
 8003f34:	00010008 	.word	0x00010008
 8003f38:	00010002 	.word	0x00010002

08003f3c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b084      	sub	sp, #16
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	60f8      	str	r0, [r7, #12]
 8003f44:	60b9      	str	r1, [r7, #8]
 8003f46:	603b      	str	r3, [r7, #0]
 8003f48:	4613      	mov	r3, r2
 8003f4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f4c:	e048      	b.n	8003fe0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f54:	d044      	beq.n	8003fe0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f56:	f7fe fac3 	bl	80024e0 <HAL_GetTick>
 8003f5a:	4602      	mov	r2, r0
 8003f5c:	69bb      	ldr	r3, [r7, #24]
 8003f5e:	1ad3      	subs	r3, r2, r3
 8003f60:	683a      	ldr	r2, [r7, #0]
 8003f62:	429a      	cmp	r2, r3
 8003f64:	d302      	bcc.n	8003f6c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d139      	bne.n	8003fe0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	0c1b      	lsrs	r3, r3, #16
 8003f70:	b2db      	uxtb	r3, r3
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d10d      	bne.n	8003f92 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	695b      	ldr	r3, [r3, #20]
 8003f7c:	43da      	mvns	r2, r3
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	4013      	ands	r3, r2
 8003f82:	b29b      	uxth	r3, r3
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	bf0c      	ite	eq
 8003f88:	2301      	moveq	r3, #1
 8003f8a:	2300      	movne	r3, #0
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	461a      	mov	r2, r3
 8003f90:	e00c      	b.n	8003fac <I2C_WaitOnFlagUntilTimeout+0x70>
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	699b      	ldr	r3, [r3, #24]
 8003f98:	43da      	mvns	r2, r3
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	b29b      	uxth	r3, r3
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	bf0c      	ite	eq
 8003fa4:	2301      	moveq	r3, #1
 8003fa6:	2300      	movne	r3, #0
 8003fa8:	b2db      	uxtb	r3, r3
 8003faa:	461a      	mov	r2, r3
 8003fac:	79fb      	ldrb	r3, [r7, #7]
 8003fae:	429a      	cmp	r2, r3
 8003fb0:	d116      	bne.n	8003fe0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	2220      	movs	r2, #32
 8003fbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fcc:	f043 0220 	orr.w	r2, r3, #32
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	e023      	b.n	8004028 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	0c1b      	lsrs	r3, r3, #16
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d10d      	bne.n	8004006 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	695b      	ldr	r3, [r3, #20]
 8003ff0:	43da      	mvns	r2, r3
 8003ff2:	68bb      	ldr	r3, [r7, #8]
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	b29b      	uxth	r3, r3
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	bf0c      	ite	eq
 8003ffc:	2301      	moveq	r3, #1
 8003ffe:	2300      	movne	r3, #0
 8004000:	b2db      	uxtb	r3, r3
 8004002:	461a      	mov	r2, r3
 8004004:	e00c      	b.n	8004020 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	699b      	ldr	r3, [r3, #24]
 800400c:	43da      	mvns	r2, r3
 800400e:	68bb      	ldr	r3, [r7, #8]
 8004010:	4013      	ands	r3, r2
 8004012:	b29b      	uxth	r3, r3
 8004014:	2b00      	cmp	r3, #0
 8004016:	bf0c      	ite	eq
 8004018:	2301      	moveq	r3, #1
 800401a:	2300      	movne	r3, #0
 800401c:	b2db      	uxtb	r3, r3
 800401e:	461a      	mov	r2, r3
 8004020:	79fb      	ldrb	r3, [r7, #7]
 8004022:	429a      	cmp	r2, r3
 8004024:	d093      	beq.n	8003f4e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004026:	2300      	movs	r3, #0
}
 8004028:	4618      	mov	r0, r3
 800402a:	3710      	adds	r7, #16
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}

08004030 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b084      	sub	sp, #16
 8004034:	af00      	add	r7, sp, #0
 8004036:	60f8      	str	r0, [r7, #12]
 8004038:	60b9      	str	r1, [r7, #8]
 800403a:	607a      	str	r2, [r7, #4]
 800403c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800403e:	e071      	b.n	8004124 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	695b      	ldr	r3, [r3, #20]
 8004046:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800404a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800404e:	d123      	bne.n	8004098 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	681a      	ldr	r2, [r3, #0]
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800405e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004068:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2200      	movs	r2, #0
 800406e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	2220      	movs	r2, #32
 8004074:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2200      	movs	r2, #0
 800407c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004084:	f043 0204 	orr.w	r2, r3, #4
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	2200      	movs	r2, #0
 8004090:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	e067      	b.n	8004168 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800409e:	d041      	beq.n	8004124 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040a0:	f7fe fa1e 	bl	80024e0 <HAL_GetTick>
 80040a4:	4602      	mov	r2, r0
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	1ad3      	subs	r3, r2, r3
 80040aa:	687a      	ldr	r2, [r7, #4]
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d302      	bcc.n	80040b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d136      	bne.n	8004124 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80040b6:	68bb      	ldr	r3, [r7, #8]
 80040b8:	0c1b      	lsrs	r3, r3, #16
 80040ba:	b2db      	uxtb	r3, r3
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d10c      	bne.n	80040da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	695b      	ldr	r3, [r3, #20]
 80040c6:	43da      	mvns	r2, r3
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	4013      	ands	r3, r2
 80040cc:	b29b      	uxth	r3, r3
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	bf14      	ite	ne
 80040d2:	2301      	movne	r3, #1
 80040d4:	2300      	moveq	r3, #0
 80040d6:	b2db      	uxtb	r3, r3
 80040d8:	e00b      	b.n	80040f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	699b      	ldr	r3, [r3, #24]
 80040e0:	43da      	mvns	r2, r3
 80040e2:	68bb      	ldr	r3, [r7, #8]
 80040e4:	4013      	ands	r3, r2
 80040e6:	b29b      	uxth	r3, r3
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	bf14      	ite	ne
 80040ec:	2301      	movne	r3, #1
 80040ee:	2300      	moveq	r3, #0
 80040f0:	b2db      	uxtb	r3, r3
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d016      	beq.n	8004124 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2200      	movs	r2, #0
 80040fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2220      	movs	r2, #32
 8004100:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2200      	movs	r2, #0
 8004108:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004110:	f043 0220 	orr.w	r2, r3, #32
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2200      	movs	r2, #0
 800411c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004120:	2301      	movs	r3, #1
 8004122:	e021      	b.n	8004168 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	0c1b      	lsrs	r3, r3, #16
 8004128:	b2db      	uxtb	r3, r3
 800412a:	2b01      	cmp	r3, #1
 800412c:	d10c      	bne.n	8004148 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	695b      	ldr	r3, [r3, #20]
 8004134:	43da      	mvns	r2, r3
 8004136:	68bb      	ldr	r3, [r7, #8]
 8004138:	4013      	ands	r3, r2
 800413a:	b29b      	uxth	r3, r3
 800413c:	2b00      	cmp	r3, #0
 800413e:	bf14      	ite	ne
 8004140:	2301      	movne	r3, #1
 8004142:	2300      	moveq	r3, #0
 8004144:	b2db      	uxtb	r3, r3
 8004146:	e00b      	b.n	8004160 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	699b      	ldr	r3, [r3, #24]
 800414e:	43da      	mvns	r2, r3
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	4013      	ands	r3, r2
 8004154:	b29b      	uxth	r3, r3
 8004156:	2b00      	cmp	r3, #0
 8004158:	bf14      	ite	ne
 800415a:	2301      	movne	r3, #1
 800415c:	2300      	moveq	r3, #0
 800415e:	b2db      	uxtb	r3, r3
 8004160:	2b00      	cmp	r3, #0
 8004162:	f47f af6d 	bne.w	8004040 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004166:	2300      	movs	r3, #0
}
 8004168:	4618      	mov	r0, r3
 800416a:	3710      	adds	r7, #16
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}

08004170 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b084      	sub	sp, #16
 8004174:	af00      	add	r7, sp, #0
 8004176:	60f8      	str	r0, [r7, #12]
 8004178:	60b9      	str	r1, [r7, #8]
 800417a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800417c:	e034      	b.n	80041e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800417e:	68f8      	ldr	r0, [r7, #12]
 8004180:	f000 f8e3 	bl	800434a <I2C_IsAcknowledgeFailed>
 8004184:	4603      	mov	r3, r0
 8004186:	2b00      	cmp	r3, #0
 8004188:	d001      	beq.n	800418e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	e034      	b.n	80041f8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004194:	d028      	beq.n	80041e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004196:	f7fe f9a3 	bl	80024e0 <HAL_GetTick>
 800419a:	4602      	mov	r2, r0
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	1ad3      	subs	r3, r2, r3
 80041a0:	68ba      	ldr	r2, [r7, #8]
 80041a2:	429a      	cmp	r2, r3
 80041a4:	d302      	bcc.n	80041ac <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d11d      	bne.n	80041e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	695b      	ldr	r3, [r3, #20]
 80041b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041b6:	2b80      	cmp	r3, #128	@ 0x80
 80041b8:	d016      	beq.n	80041e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2200      	movs	r2, #0
 80041be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2220      	movs	r2, #32
 80041c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2200      	movs	r2, #0
 80041cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041d4:	f043 0220 	orr.w	r2, r3, #32
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2200      	movs	r2, #0
 80041e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	e007      	b.n	80041f8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	695b      	ldr	r3, [r3, #20]
 80041ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041f2:	2b80      	cmp	r3, #128	@ 0x80
 80041f4:	d1c3      	bne.n	800417e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80041f6:	2300      	movs	r3, #0
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	3710      	adds	r7, #16
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}

08004200 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b084      	sub	sp, #16
 8004204:	af00      	add	r7, sp, #0
 8004206:	60f8      	str	r0, [r7, #12]
 8004208:	60b9      	str	r1, [r7, #8]
 800420a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800420c:	e034      	b.n	8004278 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800420e:	68f8      	ldr	r0, [r7, #12]
 8004210:	f000 f89b 	bl	800434a <I2C_IsAcknowledgeFailed>
 8004214:	4603      	mov	r3, r0
 8004216:	2b00      	cmp	r3, #0
 8004218:	d001      	beq.n	800421e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800421a:	2301      	movs	r3, #1
 800421c:	e034      	b.n	8004288 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004224:	d028      	beq.n	8004278 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004226:	f7fe f95b 	bl	80024e0 <HAL_GetTick>
 800422a:	4602      	mov	r2, r0
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	1ad3      	subs	r3, r2, r3
 8004230:	68ba      	ldr	r2, [r7, #8]
 8004232:	429a      	cmp	r2, r3
 8004234:	d302      	bcc.n	800423c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004236:	68bb      	ldr	r3, [r7, #8]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d11d      	bne.n	8004278 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	695b      	ldr	r3, [r3, #20]
 8004242:	f003 0304 	and.w	r3, r3, #4
 8004246:	2b04      	cmp	r3, #4
 8004248:	d016      	beq.n	8004278 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	2200      	movs	r2, #0
 800424e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	2220      	movs	r2, #32
 8004254:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2200      	movs	r2, #0
 800425c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004264:	f043 0220 	orr.w	r2, r3, #32
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2200      	movs	r2, #0
 8004270:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	e007      	b.n	8004288 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	695b      	ldr	r3, [r3, #20]
 800427e:	f003 0304 	and.w	r3, r3, #4
 8004282:	2b04      	cmp	r3, #4
 8004284:	d1c3      	bne.n	800420e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004286:	2300      	movs	r3, #0
}
 8004288:	4618      	mov	r0, r3
 800428a:	3710      	adds	r7, #16
 800428c:	46bd      	mov	sp, r7
 800428e:	bd80      	pop	{r7, pc}

08004290 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b084      	sub	sp, #16
 8004294:	af00      	add	r7, sp, #0
 8004296:	60f8      	str	r0, [r7, #12]
 8004298:	60b9      	str	r1, [r7, #8]
 800429a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800429c:	e049      	b.n	8004332 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	695b      	ldr	r3, [r3, #20]
 80042a4:	f003 0310 	and.w	r3, r3, #16
 80042a8:	2b10      	cmp	r3, #16
 80042aa:	d119      	bne.n	80042e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f06f 0210 	mvn.w	r2, #16
 80042b4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2200      	movs	r2, #0
 80042ba:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2220      	movs	r2, #32
 80042c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2200      	movs	r2, #0
 80042c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2200      	movs	r2, #0
 80042d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80042dc:	2301      	movs	r3, #1
 80042de:	e030      	b.n	8004342 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042e0:	f7fe f8fe 	bl	80024e0 <HAL_GetTick>
 80042e4:	4602      	mov	r2, r0
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	1ad3      	subs	r3, r2, r3
 80042ea:	68ba      	ldr	r2, [r7, #8]
 80042ec:	429a      	cmp	r2, r3
 80042ee:	d302      	bcc.n	80042f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80042f0:	68bb      	ldr	r3, [r7, #8]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d11d      	bne.n	8004332 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	695b      	ldr	r3, [r3, #20]
 80042fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004300:	2b40      	cmp	r3, #64	@ 0x40
 8004302:	d016      	beq.n	8004332 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	2200      	movs	r2, #0
 8004308:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2220      	movs	r2, #32
 800430e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	2200      	movs	r2, #0
 8004316:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800431e:	f043 0220 	orr.w	r2, r3, #32
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2200      	movs	r2, #0
 800432a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e007      	b.n	8004342 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	695b      	ldr	r3, [r3, #20]
 8004338:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800433c:	2b40      	cmp	r3, #64	@ 0x40
 800433e:	d1ae      	bne.n	800429e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004340:	2300      	movs	r3, #0
}
 8004342:	4618      	mov	r0, r3
 8004344:	3710      	adds	r7, #16
 8004346:	46bd      	mov	sp, r7
 8004348:	bd80      	pop	{r7, pc}

0800434a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800434a:	b480      	push	{r7}
 800434c:	b083      	sub	sp, #12
 800434e:	af00      	add	r7, sp, #0
 8004350:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	695b      	ldr	r3, [r3, #20]
 8004358:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800435c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004360:	d11b      	bne.n	800439a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800436a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2200      	movs	r2, #0
 8004370:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2220      	movs	r2, #32
 8004376:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2200      	movs	r2, #0
 800437e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004386:	f043 0204 	orr.w	r2, r3, #4
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2200      	movs	r2, #0
 8004392:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	e000      	b.n	800439c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800439a:	2300      	movs	r3, #0
}
 800439c:	4618      	mov	r0, r3
 800439e:	370c      	adds	r7, #12
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bc80      	pop	{r7}
 80043a4:	4770      	bx	lr
	...

080043a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b086      	sub	sp, #24
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d101      	bne.n	80043ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	e272      	b.n	80048a0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f003 0301 	and.w	r3, r3, #1
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	f000 8087 	beq.w	80044d6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80043c8:	4b92      	ldr	r3, [pc, #584]	@ (8004614 <HAL_RCC_OscConfig+0x26c>)
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	f003 030c 	and.w	r3, r3, #12
 80043d0:	2b04      	cmp	r3, #4
 80043d2:	d00c      	beq.n	80043ee <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80043d4:	4b8f      	ldr	r3, [pc, #572]	@ (8004614 <HAL_RCC_OscConfig+0x26c>)
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	f003 030c 	and.w	r3, r3, #12
 80043dc:	2b08      	cmp	r3, #8
 80043de:	d112      	bne.n	8004406 <HAL_RCC_OscConfig+0x5e>
 80043e0:	4b8c      	ldr	r3, [pc, #560]	@ (8004614 <HAL_RCC_OscConfig+0x26c>)
 80043e2:	685b      	ldr	r3, [r3, #4]
 80043e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043ec:	d10b      	bne.n	8004406 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043ee:	4b89      	ldr	r3, [pc, #548]	@ (8004614 <HAL_RCC_OscConfig+0x26c>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d06c      	beq.n	80044d4 <HAL_RCC_OscConfig+0x12c>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d168      	bne.n	80044d4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004402:	2301      	movs	r3, #1
 8004404:	e24c      	b.n	80048a0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800440e:	d106      	bne.n	800441e <HAL_RCC_OscConfig+0x76>
 8004410:	4b80      	ldr	r3, [pc, #512]	@ (8004614 <HAL_RCC_OscConfig+0x26c>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a7f      	ldr	r2, [pc, #508]	@ (8004614 <HAL_RCC_OscConfig+0x26c>)
 8004416:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800441a:	6013      	str	r3, [r2, #0]
 800441c:	e02e      	b.n	800447c <HAL_RCC_OscConfig+0xd4>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d10c      	bne.n	8004440 <HAL_RCC_OscConfig+0x98>
 8004426:	4b7b      	ldr	r3, [pc, #492]	@ (8004614 <HAL_RCC_OscConfig+0x26c>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a7a      	ldr	r2, [pc, #488]	@ (8004614 <HAL_RCC_OscConfig+0x26c>)
 800442c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004430:	6013      	str	r3, [r2, #0]
 8004432:	4b78      	ldr	r3, [pc, #480]	@ (8004614 <HAL_RCC_OscConfig+0x26c>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a77      	ldr	r2, [pc, #476]	@ (8004614 <HAL_RCC_OscConfig+0x26c>)
 8004438:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800443c:	6013      	str	r3, [r2, #0]
 800443e:	e01d      	b.n	800447c <HAL_RCC_OscConfig+0xd4>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004448:	d10c      	bne.n	8004464 <HAL_RCC_OscConfig+0xbc>
 800444a:	4b72      	ldr	r3, [pc, #456]	@ (8004614 <HAL_RCC_OscConfig+0x26c>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4a71      	ldr	r2, [pc, #452]	@ (8004614 <HAL_RCC_OscConfig+0x26c>)
 8004450:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004454:	6013      	str	r3, [r2, #0]
 8004456:	4b6f      	ldr	r3, [pc, #444]	@ (8004614 <HAL_RCC_OscConfig+0x26c>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a6e      	ldr	r2, [pc, #440]	@ (8004614 <HAL_RCC_OscConfig+0x26c>)
 800445c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004460:	6013      	str	r3, [r2, #0]
 8004462:	e00b      	b.n	800447c <HAL_RCC_OscConfig+0xd4>
 8004464:	4b6b      	ldr	r3, [pc, #428]	@ (8004614 <HAL_RCC_OscConfig+0x26c>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a6a      	ldr	r2, [pc, #424]	@ (8004614 <HAL_RCC_OscConfig+0x26c>)
 800446a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800446e:	6013      	str	r3, [r2, #0]
 8004470:	4b68      	ldr	r3, [pc, #416]	@ (8004614 <HAL_RCC_OscConfig+0x26c>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a67      	ldr	r2, [pc, #412]	@ (8004614 <HAL_RCC_OscConfig+0x26c>)
 8004476:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800447a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d013      	beq.n	80044ac <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004484:	f7fe f82c 	bl	80024e0 <HAL_GetTick>
 8004488:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800448a:	e008      	b.n	800449e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800448c:	f7fe f828 	bl	80024e0 <HAL_GetTick>
 8004490:	4602      	mov	r2, r0
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	1ad3      	subs	r3, r2, r3
 8004496:	2b64      	cmp	r3, #100	@ 0x64
 8004498:	d901      	bls.n	800449e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800449a:	2303      	movs	r3, #3
 800449c:	e200      	b.n	80048a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800449e:	4b5d      	ldr	r3, [pc, #372]	@ (8004614 <HAL_RCC_OscConfig+0x26c>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d0f0      	beq.n	800448c <HAL_RCC_OscConfig+0xe4>
 80044aa:	e014      	b.n	80044d6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044ac:	f7fe f818 	bl	80024e0 <HAL_GetTick>
 80044b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044b2:	e008      	b.n	80044c6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044b4:	f7fe f814 	bl	80024e0 <HAL_GetTick>
 80044b8:	4602      	mov	r2, r0
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	1ad3      	subs	r3, r2, r3
 80044be:	2b64      	cmp	r3, #100	@ 0x64
 80044c0:	d901      	bls.n	80044c6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80044c2:	2303      	movs	r3, #3
 80044c4:	e1ec      	b.n	80048a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044c6:	4b53      	ldr	r3, [pc, #332]	@ (8004614 <HAL_RCC_OscConfig+0x26c>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d1f0      	bne.n	80044b4 <HAL_RCC_OscConfig+0x10c>
 80044d2:	e000      	b.n	80044d6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f003 0302 	and.w	r3, r3, #2
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d063      	beq.n	80045aa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80044e2:	4b4c      	ldr	r3, [pc, #304]	@ (8004614 <HAL_RCC_OscConfig+0x26c>)
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	f003 030c 	and.w	r3, r3, #12
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d00b      	beq.n	8004506 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80044ee:	4b49      	ldr	r3, [pc, #292]	@ (8004614 <HAL_RCC_OscConfig+0x26c>)
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	f003 030c 	and.w	r3, r3, #12
 80044f6:	2b08      	cmp	r3, #8
 80044f8:	d11c      	bne.n	8004534 <HAL_RCC_OscConfig+0x18c>
 80044fa:	4b46      	ldr	r3, [pc, #280]	@ (8004614 <HAL_RCC_OscConfig+0x26c>)
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004502:	2b00      	cmp	r3, #0
 8004504:	d116      	bne.n	8004534 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004506:	4b43      	ldr	r3, [pc, #268]	@ (8004614 <HAL_RCC_OscConfig+0x26c>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f003 0302 	and.w	r3, r3, #2
 800450e:	2b00      	cmp	r3, #0
 8004510:	d005      	beq.n	800451e <HAL_RCC_OscConfig+0x176>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	691b      	ldr	r3, [r3, #16]
 8004516:	2b01      	cmp	r3, #1
 8004518:	d001      	beq.n	800451e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800451a:	2301      	movs	r3, #1
 800451c:	e1c0      	b.n	80048a0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800451e:	4b3d      	ldr	r3, [pc, #244]	@ (8004614 <HAL_RCC_OscConfig+0x26c>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	695b      	ldr	r3, [r3, #20]
 800452a:	00db      	lsls	r3, r3, #3
 800452c:	4939      	ldr	r1, [pc, #228]	@ (8004614 <HAL_RCC_OscConfig+0x26c>)
 800452e:	4313      	orrs	r3, r2
 8004530:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004532:	e03a      	b.n	80045aa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	691b      	ldr	r3, [r3, #16]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d020      	beq.n	800457e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800453c:	4b36      	ldr	r3, [pc, #216]	@ (8004618 <HAL_RCC_OscConfig+0x270>)
 800453e:	2201      	movs	r2, #1
 8004540:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004542:	f7fd ffcd 	bl	80024e0 <HAL_GetTick>
 8004546:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004548:	e008      	b.n	800455c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800454a:	f7fd ffc9 	bl	80024e0 <HAL_GetTick>
 800454e:	4602      	mov	r2, r0
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	1ad3      	subs	r3, r2, r3
 8004554:	2b02      	cmp	r3, #2
 8004556:	d901      	bls.n	800455c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004558:	2303      	movs	r3, #3
 800455a:	e1a1      	b.n	80048a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800455c:	4b2d      	ldr	r3, [pc, #180]	@ (8004614 <HAL_RCC_OscConfig+0x26c>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f003 0302 	and.w	r3, r3, #2
 8004564:	2b00      	cmp	r3, #0
 8004566:	d0f0      	beq.n	800454a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004568:	4b2a      	ldr	r3, [pc, #168]	@ (8004614 <HAL_RCC_OscConfig+0x26c>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	695b      	ldr	r3, [r3, #20]
 8004574:	00db      	lsls	r3, r3, #3
 8004576:	4927      	ldr	r1, [pc, #156]	@ (8004614 <HAL_RCC_OscConfig+0x26c>)
 8004578:	4313      	orrs	r3, r2
 800457a:	600b      	str	r3, [r1, #0]
 800457c:	e015      	b.n	80045aa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800457e:	4b26      	ldr	r3, [pc, #152]	@ (8004618 <HAL_RCC_OscConfig+0x270>)
 8004580:	2200      	movs	r2, #0
 8004582:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004584:	f7fd ffac 	bl	80024e0 <HAL_GetTick>
 8004588:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800458a:	e008      	b.n	800459e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800458c:	f7fd ffa8 	bl	80024e0 <HAL_GetTick>
 8004590:	4602      	mov	r2, r0
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	1ad3      	subs	r3, r2, r3
 8004596:	2b02      	cmp	r3, #2
 8004598:	d901      	bls.n	800459e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800459a:	2303      	movs	r3, #3
 800459c:	e180      	b.n	80048a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800459e:	4b1d      	ldr	r3, [pc, #116]	@ (8004614 <HAL_RCC_OscConfig+0x26c>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f003 0302 	and.w	r3, r3, #2
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d1f0      	bne.n	800458c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f003 0308 	and.w	r3, r3, #8
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d03a      	beq.n	800462c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	699b      	ldr	r3, [r3, #24]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d019      	beq.n	80045f2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045be:	4b17      	ldr	r3, [pc, #92]	@ (800461c <HAL_RCC_OscConfig+0x274>)
 80045c0:	2201      	movs	r2, #1
 80045c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045c4:	f7fd ff8c 	bl	80024e0 <HAL_GetTick>
 80045c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045ca:	e008      	b.n	80045de <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045cc:	f7fd ff88 	bl	80024e0 <HAL_GetTick>
 80045d0:	4602      	mov	r2, r0
 80045d2:	693b      	ldr	r3, [r7, #16]
 80045d4:	1ad3      	subs	r3, r2, r3
 80045d6:	2b02      	cmp	r3, #2
 80045d8:	d901      	bls.n	80045de <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80045da:	2303      	movs	r3, #3
 80045dc:	e160      	b.n	80048a0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045de:	4b0d      	ldr	r3, [pc, #52]	@ (8004614 <HAL_RCC_OscConfig+0x26c>)
 80045e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045e2:	f003 0302 	and.w	r3, r3, #2
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d0f0      	beq.n	80045cc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80045ea:	2001      	movs	r0, #1
 80045ec:	f000 face 	bl	8004b8c <RCC_Delay>
 80045f0:	e01c      	b.n	800462c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045f2:	4b0a      	ldr	r3, [pc, #40]	@ (800461c <HAL_RCC_OscConfig+0x274>)
 80045f4:	2200      	movs	r2, #0
 80045f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045f8:	f7fd ff72 	bl	80024e0 <HAL_GetTick>
 80045fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045fe:	e00f      	b.n	8004620 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004600:	f7fd ff6e 	bl	80024e0 <HAL_GetTick>
 8004604:	4602      	mov	r2, r0
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	1ad3      	subs	r3, r2, r3
 800460a:	2b02      	cmp	r3, #2
 800460c:	d908      	bls.n	8004620 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800460e:	2303      	movs	r3, #3
 8004610:	e146      	b.n	80048a0 <HAL_RCC_OscConfig+0x4f8>
 8004612:	bf00      	nop
 8004614:	40021000 	.word	0x40021000
 8004618:	42420000 	.word	0x42420000
 800461c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004620:	4b92      	ldr	r3, [pc, #584]	@ (800486c <HAL_RCC_OscConfig+0x4c4>)
 8004622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004624:	f003 0302 	and.w	r3, r3, #2
 8004628:	2b00      	cmp	r3, #0
 800462a:	d1e9      	bne.n	8004600 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f003 0304 	and.w	r3, r3, #4
 8004634:	2b00      	cmp	r3, #0
 8004636:	f000 80a6 	beq.w	8004786 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800463a:	2300      	movs	r3, #0
 800463c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800463e:	4b8b      	ldr	r3, [pc, #556]	@ (800486c <HAL_RCC_OscConfig+0x4c4>)
 8004640:	69db      	ldr	r3, [r3, #28]
 8004642:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004646:	2b00      	cmp	r3, #0
 8004648:	d10d      	bne.n	8004666 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800464a:	4b88      	ldr	r3, [pc, #544]	@ (800486c <HAL_RCC_OscConfig+0x4c4>)
 800464c:	69db      	ldr	r3, [r3, #28]
 800464e:	4a87      	ldr	r2, [pc, #540]	@ (800486c <HAL_RCC_OscConfig+0x4c4>)
 8004650:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004654:	61d3      	str	r3, [r2, #28]
 8004656:	4b85      	ldr	r3, [pc, #532]	@ (800486c <HAL_RCC_OscConfig+0x4c4>)
 8004658:	69db      	ldr	r3, [r3, #28]
 800465a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800465e:	60bb      	str	r3, [r7, #8]
 8004660:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004662:	2301      	movs	r3, #1
 8004664:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004666:	4b82      	ldr	r3, [pc, #520]	@ (8004870 <HAL_RCC_OscConfig+0x4c8>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800466e:	2b00      	cmp	r3, #0
 8004670:	d118      	bne.n	80046a4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004672:	4b7f      	ldr	r3, [pc, #508]	@ (8004870 <HAL_RCC_OscConfig+0x4c8>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a7e      	ldr	r2, [pc, #504]	@ (8004870 <HAL_RCC_OscConfig+0x4c8>)
 8004678:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800467c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800467e:	f7fd ff2f 	bl	80024e0 <HAL_GetTick>
 8004682:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004684:	e008      	b.n	8004698 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004686:	f7fd ff2b 	bl	80024e0 <HAL_GetTick>
 800468a:	4602      	mov	r2, r0
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	1ad3      	subs	r3, r2, r3
 8004690:	2b64      	cmp	r3, #100	@ 0x64
 8004692:	d901      	bls.n	8004698 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004694:	2303      	movs	r3, #3
 8004696:	e103      	b.n	80048a0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004698:	4b75      	ldr	r3, [pc, #468]	@ (8004870 <HAL_RCC_OscConfig+0x4c8>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d0f0      	beq.n	8004686 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	68db      	ldr	r3, [r3, #12]
 80046a8:	2b01      	cmp	r3, #1
 80046aa:	d106      	bne.n	80046ba <HAL_RCC_OscConfig+0x312>
 80046ac:	4b6f      	ldr	r3, [pc, #444]	@ (800486c <HAL_RCC_OscConfig+0x4c4>)
 80046ae:	6a1b      	ldr	r3, [r3, #32]
 80046b0:	4a6e      	ldr	r2, [pc, #440]	@ (800486c <HAL_RCC_OscConfig+0x4c4>)
 80046b2:	f043 0301 	orr.w	r3, r3, #1
 80046b6:	6213      	str	r3, [r2, #32]
 80046b8:	e02d      	b.n	8004716 <HAL_RCC_OscConfig+0x36e>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	68db      	ldr	r3, [r3, #12]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d10c      	bne.n	80046dc <HAL_RCC_OscConfig+0x334>
 80046c2:	4b6a      	ldr	r3, [pc, #424]	@ (800486c <HAL_RCC_OscConfig+0x4c4>)
 80046c4:	6a1b      	ldr	r3, [r3, #32]
 80046c6:	4a69      	ldr	r2, [pc, #420]	@ (800486c <HAL_RCC_OscConfig+0x4c4>)
 80046c8:	f023 0301 	bic.w	r3, r3, #1
 80046cc:	6213      	str	r3, [r2, #32]
 80046ce:	4b67      	ldr	r3, [pc, #412]	@ (800486c <HAL_RCC_OscConfig+0x4c4>)
 80046d0:	6a1b      	ldr	r3, [r3, #32]
 80046d2:	4a66      	ldr	r2, [pc, #408]	@ (800486c <HAL_RCC_OscConfig+0x4c4>)
 80046d4:	f023 0304 	bic.w	r3, r3, #4
 80046d8:	6213      	str	r3, [r2, #32]
 80046da:	e01c      	b.n	8004716 <HAL_RCC_OscConfig+0x36e>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	68db      	ldr	r3, [r3, #12]
 80046e0:	2b05      	cmp	r3, #5
 80046e2:	d10c      	bne.n	80046fe <HAL_RCC_OscConfig+0x356>
 80046e4:	4b61      	ldr	r3, [pc, #388]	@ (800486c <HAL_RCC_OscConfig+0x4c4>)
 80046e6:	6a1b      	ldr	r3, [r3, #32]
 80046e8:	4a60      	ldr	r2, [pc, #384]	@ (800486c <HAL_RCC_OscConfig+0x4c4>)
 80046ea:	f043 0304 	orr.w	r3, r3, #4
 80046ee:	6213      	str	r3, [r2, #32]
 80046f0:	4b5e      	ldr	r3, [pc, #376]	@ (800486c <HAL_RCC_OscConfig+0x4c4>)
 80046f2:	6a1b      	ldr	r3, [r3, #32]
 80046f4:	4a5d      	ldr	r2, [pc, #372]	@ (800486c <HAL_RCC_OscConfig+0x4c4>)
 80046f6:	f043 0301 	orr.w	r3, r3, #1
 80046fa:	6213      	str	r3, [r2, #32]
 80046fc:	e00b      	b.n	8004716 <HAL_RCC_OscConfig+0x36e>
 80046fe:	4b5b      	ldr	r3, [pc, #364]	@ (800486c <HAL_RCC_OscConfig+0x4c4>)
 8004700:	6a1b      	ldr	r3, [r3, #32]
 8004702:	4a5a      	ldr	r2, [pc, #360]	@ (800486c <HAL_RCC_OscConfig+0x4c4>)
 8004704:	f023 0301 	bic.w	r3, r3, #1
 8004708:	6213      	str	r3, [r2, #32]
 800470a:	4b58      	ldr	r3, [pc, #352]	@ (800486c <HAL_RCC_OscConfig+0x4c4>)
 800470c:	6a1b      	ldr	r3, [r3, #32]
 800470e:	4a57      	ldr	r2, [pc, #348]	@ (800486c <HAL_RCC_OscConfig+0x4c4>)
 8004710:	f023 0304 	bic.w	r3, r3, #4
 8004714:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	68db      	ldr	r3, [r3, #12]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d015      	beq.n	800474a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800471e:	f7fd fedf 	bl	80024e0 <HAL_GetTick>
 8004722:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004724:	e00a      	b.n	800473c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004726:	f7fd fedb 	bl	80024e0 <HAL_GetTick>
 800472a:	4602      	mov	r2, r0
 800472c:	693b      	ldr	r3, [r7, #16]
 800472e:	1ad3      	subs	r3, r2, r3
 8004730:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004734:	4293      	cmp	r3, r2
 8004736:	d901      	bls.n	800473c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004738:	2303      	movs	r3, #3
 800473a:	e0b1      	b.n	80048a0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800473c:	4b4b      	ldr	r3, [pc, #300]	@ (800486c <HAL_RCC_OscConfig+0x4c4>)
 800473e:	6a1b      	ldr	r3, [r3, #32]
 8004740:	f003 0302 	and.w	r3, r3, #2
 8004744:	2b00      	cmp	r3, #0
 8004746:	d0ee      	beq.n	8004726 <HAL_RCC_OscConfig+0x37e>
 8004748:	e014      	b.n	8004774 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800474a:	f7fd fec9 	bl	80024e0 <HAL_GetTick>
 800474e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004750:	e00a      	b.n	8004768 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004752:	f7fd fec5 	bl	80024e0 <HAL_GetTick>
 8004756:	4602      	mov	r2, r0
 8004758:	693b      	ldr	r3, [r7, #16]
 800475a:	1ad3      	subs	r3, r2, r3
 800475c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004760:	4293      	cmp	r3, r2
 8004762:	d901      	bls.n	8004768 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004764:	2303      	movs	r3, #3
 8004766:	e09b      	b.n	80048a0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004768:	4b40      	ldr	r3, [pc, #256]	@ (800486c <HAL_RCC_OscConfig+0x4c4>)
 800476a:	6a1b      	ldr	r3, [r3, #32]
 800476c:	f003 0302 	and.w	r3, r3, #2
 8004770:	2b00      	cmp	r3, #0
 8004772:	d1ee      	bne.n	8004752 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004774:	7dfb      	ldrb	r3, [r7, #23]
 8004776:	2b01      	cmp	r3, #1
 8004778:	d105      	bne.n	8004786 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800477a:	4b3c      	ldr	r3, [pc, #240]	@ (800486c <HAL_RCC_OscConfig+0x4c4>)
 800477c:	69db      	ldr	r3, [r3, #28]
 800477e:	4a3b      	ldr	r2, [pc, #236]	@ (800486c <HAL_RCC_OscConfig+0x4c4>)
 8004780:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004784:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	69db      	ldr	r3, [r3, #28]
 800478a:	2b00      	cmp	r3, #0
 800478c:	f000 8087 	beq.w	800489e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004790:	4b36      	ldr	r3, [pc, #216]	@ (800486c <HAL_RCC_OscConfig+0x4c4>)
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	f003 030c 	and.w	r3, r3, #12
 8004798:	2b08      	cmp	r3, #8
 800479a:	d061      	beq.n	8004860 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	69db      	ldr	r3, [r3, #28]
 80047a0:	2b02      	cmp	r3, #2
 80047a2:	d146      	bne.n	8004832 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047a4:	4b33      	ldr	r3, [pc, #204]	@ (8004874 <HAL_RCC_OscConfig+0x4cc>)
 80047a6:	2200      	movs	r2, #0
 80047a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047aa:	f7fd fe99 	bl	80024e0 <HAL_GetTick>
 80047ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047b0:	e008      	b.n	80047c4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047b2:	f7fd fe95 	bl	80024e0 <HAL_GetTick>
 80047b6:	4602      	mov	r2, r0
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	1ad3      	subs	r3, r2, r3
 80047bc:	2b02      	cmp	r3, #2
 80047be:	d901      	bls.n	80047c4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80047c0:	2303      	movs	r3, #3
 80047c2:	e06d      	b.n	80048a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047c4:	4b29      	ldr	r3, [pc, #164]	@ (800486c <HAL_RCC_OscConfig+0x4c4>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d1f0      	bne.n	80047b2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6a1b      	ldr	r3, [r3, #32]
 80047d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047d8:	d108      	bne.n	80047ec <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80047da:	4b24      	ldr	r3, [pc, #144]	@ (800486c <HAL_RCC_OscConfig+0x4c4>)
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	689b      	ldr	r3, [r3, #8]
 80047e6:	4921      	ldr	r1, [pc, #132]	@ (800486c <HAL_RCC_OscConfig+0x4c4>)
 80047e8:	4313      	orrs	r3, r2
 80047ea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80047ec:	4b1f      	ldr	r3, [pc, #124]	@ (800486c <HAL_RCC_OscConfig+0x4c4>)
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6a19      	ldr	r1, [r3, #32]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047fc:	430b      	orrs	r3, r1
 80047fe:	491b      	ldr	r1, [pc, #108]	@ (800486c <HAL_RCC_OscConfig+0x4c4>)
 8004800:	4313      	orrs	r3, r2
 8004802:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004804:	4b1b      	ldr	r3, [pc, #108]	@ (8004874 <HAL_RCC_OscConfig+0x4cc>)
 8004806:	2201      	movs	r2, #1
 8004808:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800480a:	f7fd fe69 	bl	80024e0 <HAL_GetTick>
 800480e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004810:	e008      	b.n	8004824 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004812:	f7fd fe65 	bl	80024e0 <HAL_GetTick>
 8004816:	4602      	mov	r2, r0
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	1ad3      	subs	r3, r2, r3
 800481c:	2b02      	cmp	r3, #2
 800481e:	d901      	bls.n	8004824 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004820:	2303      	movs	r3, #3
 8004822:	e03d      	b.n	80048a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004824:	4b11      	ldr	r3, [pc, #68]	@ (800486c <HAL_RCC_OscConfig+0x4c4>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800482c:	2b00      	cmp	r3, #0
 800482e:	d0f0      	beq.n	8004812 <HAL_RCC_OscConfig+0x46a>
 8004830:	e035      	b.n	800489e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004832:	4b10      	ldr	r3, [pc, #64]	@ (8004874 <HAL_RCC_OscConfig+0x4cc>)
 8004834:	2200      	movs	r2, #0
 8004836:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004838:	f7fd fe52 	bl	80024e0 <HAL_GetTick>
 800483c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800483e:	e008      	b.n	8004852 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004840:	f7fd fe4e 	bl	80024e0 <HAL_GetTick>
 8004844:	4602      	mov	r2, r0
 8004846:	693b      	ldr	r3, [r7, #16]
 8004848:	1ad3      	subs	r3, r2, r3
 800484a:	2b02      	cmp	r3, #2
 800484c:	d901      	bls.n	8004852 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800484e:	2303      	movs	r3, #3
 8004850:	e026      	b.n	80048a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004852:	4b06      	ldr	r3, [pc, #24]	@ (800486c <HAL_RCC_OscConfig+0x4c4>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800485a:	2b00      	cmp	r3, #0
 800485c:	d1f0      	bne.n	8004840 <HAL_RCC_OscConfig+0x498>
 800485e:	e01e      	b.n	800489e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	69db      	ldr	r3, [r3, #28]
 8004864:	2b01      	cmp	r3, #1
 8004866:	d107      	bne.n	8004878 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004868:	2301      	movs	r3, #1
 800486a:	e019      	b.n	80048a0 <HAL_RCC_OscConfig+0x4f8>
 800486c:	40021000 	.word	0x40021000
 8004870:	40007000 	.word	0x40007000
 8004874:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004878:	4b0b      	ldr	r3, [pc, #44]	@ (80048a8 <HAL_RCC_OscConfig+0x500>)
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6a1b      	ldr	r3, [r3, #32]
 8004888:	429a      	cmp	r2, r3
 800488a:	d106      	bne.n	800489a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004896:	429a      	cmp	r2, r3
 8004898:	d001      	beq.n	800489e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	e000      	b.n	80048a0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800489e:	2300      	movs	r3, #0
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	3718      	adds	r7, #24
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}
 80048a8:	40021000 	.word	0x40021000

080048ac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b084      	sub	sp, #16
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
 80048b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d101      	bne.n	80048c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048bc:	2301      	movs	r3, #1
 80048be:	e0d0      	b.n	8004a62 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80048c0:	4b6a      	ldr	r3, [pc, #424]	@ (8004a6c <HAL_RCC_ClockConfig+0x1c0>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 0307 	and.w	r3, r3, #7
 80048c8:	683a      	ldr	r2, [r7, #0]
 80048ca:	429a      	cmp	r2, r3
 80048cc:	d910      	bls.n	80048f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048ce:	4b67      	ldr	r3, [pc, #412]	@ (8004a6c <HAL_RCC_ClockConfig+0x1c0>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f023 0207 	bic.w	r2, r3, #7
 80048d6:	4965      	ldr	r1, [pc, #404]	@ (8004a6c <HAL_RCC_ClockConfig+0x1c0>)
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	4313      	orrs	r3, r2
 80048dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048de:	4b63      	ldr	r3, [pc, #396]	@ (8004a6c <HAL_RCC_ClockConfig+0x1c0>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f003 0307 	and.w	r3, r3, #7
 80048e6:	683a      	ldr	r2, [r7, #0]
 80048e8:	429a      	cmp	r2, r3
 80048ea:	d001      	beq.n	80048f0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	e0b8      	b.n	8004a62 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f003 0302 	and.w	r3, r3, #2
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d020      	beq.n	800493e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 0304 	and.w	r3, r3, #4
 8004904:	2b00      	cmp	r3, #0
 8004906:	d005      	beq.n	8004914 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004908:	4b59      	ldr	r3, [pc, #356]	@ (8004a70 <HAL_RCC_ClockConfig+0x1c4>)
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	4a58      	ldr	r2, [pc, #352]	@ (8004a70 <HAL_RCC_ClockConfig+0x1c4>)
 800490e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004912:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f003 0308 	and.w	r3, r3, #8
 800491c:	2b00      	cmp	r3, #0
 800491e:	d005      	beq.n	800492c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004920:	4b53      	ldr	r3, [pc, #332]	@ (8004a70 <HAL_RCC_ClockConfig+0x1c4>)
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	4a52      	ldr	r2, [pc, #328]	@ (8004a70 <HAL_RCC_ClockConfig+0x1c4>)
 8004926:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800492a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800492c:	4b50      	ldr	r3, [pc, #320]	@ (8004a70 <HAL_RCC_ClockConfig+0x1c4>)
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	494d      	ldr	r1, [pc, #308]	@ (8004a70 <HAL_RCC_ClockConfig+0x1c4>)
 800493a:	4313      	orrs	r3, r2
 800493c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f003 0301 	and.w	r3, r3, #1
 8004946:	2b00      	cmp	r3, #0
 8004948:	d040      	beq.n	80049cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	2b01      	cmp	r3, #1
 8004950:	d107      	bne.n	8004962 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004952:	4b47      	ldr	r3, [pc, #284]	@ (8004a70 <HAL_RCC_ClockConfig+0x1c4>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800495a:	2b00      	cmp	r3, #0
 800495c:	d115      	bne.n	800498a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e07f      	b.n	8004a62 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	2b02      	cmp	r3, #2
 8004968:	d107      	bne.n	800497a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800496a:	4b41      	ldr	r3, [pc, #260]	@ (8004a70 <HAL_RCC_ClockConfig+0x1c4>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004972:	2b00      	cmp	r3, #0
 8004974:	d109      	bne.n	800498a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004976:	2301      	movs	r3, #1
 8004978:	e073      	b.n	8004a62 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800497a:	4b3d      	ldr	r3, [pc, #244]	@ (8004a70 <HAL_RCC_ClockConfig+0x1c4>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f003 0302 	and.w	r3, r3, #2
 8004982:	2b00      	cmp	r3, #0
 8004984:	d101      	bne.n	800498a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	e06b      	b.n	8004a62 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800498a:	4b39      	ldr	r3, [pc, #228]	@ (8004a70 <HAL_RCC_ClockConfig+0x1c4>)
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	f023 0203 	bic.w	r2, r3, #3
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	4936      	ldr	r1, [pc, #216]	@ (8004a70 <HAL_RCC_ClockConfig+0x1c4>)
 8004998:	4313      	orrs	r3, r2
 800499a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800499c:	f7fd fda0 	bl	80024e0 <HAL_GetTick>
 80049a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049a2:	e00a      	b.n	80049ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049a4:	f7fd fd9c 	bl	80024e0 <HAL_GetTick>
 80049a8:	4602      	mov	r2, r0
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	1ad3      	subs	r3, r2, r3
 80049ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d901      	bls.n	80049ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80049b6:	2303      	movs	r3, #3
 80049b8:	e053      	b.n	8004a62 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049ba:	4b2d      	ldr	r3, [pc, #180]	@ (8004a70 <HAL_RCC_ClockConfig+0x1c4>)
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	f003 020c 	and.w	r2, r3, #12
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	009b      	lsls	r3, r3, #2
 80049c8:	429a      	cmp	r2, r3
 80049ca:	d1eb      	bne.n	80049a4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80049cc:	4b27      	ldr	r3, [pc, #156]	@ (8004a6c <HAL_RCC_ClockConfig+0x1c0>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f003 0307 	and.w	r3, r3, #7
 80049d4:	683a      	ldr	r2, [r7, #0]
 80049d6:	429a      	cmp	r2, r3
 80049d8:	d210      	bcs.n	80049fc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049da:	4b24      	ldr	r3, [pc, #144]	@ (8004a6c <HAL_RCC_ClockConfig+0x1c0>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f023 0207 	bic.w	r2, r3, #7
 80049e2:	4922      	ldr	r1, [pc, #136]	@ (8004a6c <HAL_RCC_ClockConfig+0x1c0>)
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	4313      	orrs	r3, r2
 80049e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049ea:	4b20      	ldr	r3, [pc, #128]	@ (8004a6c <HAL_RCC_ClockConfig+0x1c0>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f003 0307 	and.w	r3, r3, #7
 80049f2:	683a      	ldr	r2, [r7, #0]
 80049f4:	429a      	cmp	r2, r3
 80049f6:	d001      	beq.n	80049fc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
 80049fa:	e032      	b.n	8004a62 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f003 0304 	and.w	r3, r3, #4
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d008      	beq.n	8004a1a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a08:	4b19      	ldr	r3, [pc, #100]	@ (8004a70 <HAL_RCC_ClockConfig+0x1c4>)
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	68db      	ldr	r3, [r3, #12]
 8004a14:	4916      	ldr	r1, [pc, #88]	@ (8004a70 <HAL_RCC_ClockConfig+0x1c4>)
 8004a16:	4313      	orrs	r3, r2
 8004a18:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f003 0308 	and.w	r3, r3, #8
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d009      	beq.n	8004a3a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004a26:	4b12      	ldr	r3, [pc, #72]	@ (8004a70 <HAL_RCC_ClockConfig+0x1c4>)
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	691b      	ldr	r3, [r3, #16]
 8004a32:	00db      	lsls	r3, r3, #3
 8004a34:	490e      	ldr	r1, [pc, #56]	@ (8004a70 <HAL_RCC_ClockConfig+0x1c4>)
 8004a36:	4313      	orrs	r3, r2
 8004a38:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004a3a:	f000 f821 	bl	8004a80 <HAL_RCC_GetSysClockFreq>
 8004a3e:	4602      	mov	r2, r0
 8004a40:	4b0b      	ldr	r3, [pc, #44]	@ (8004a70 <HAL_RCC_ClockConfig+0x1c4>)
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	091b      	lsrs	r3, r3, #4
 8004a46:	f003 030f 	and.w	r3, r3, #15
 8004a4a:	490a      	ldr	r1, [pc, #40]	@ (8004a74 <HAL_RCC_ClockConfig+0x1c8>)
 8004a4c:	5ccb      	ldrb	r3, [r1, r3]
 8004a4e:	fa22 f303 	lsr.w	r3, r2, r3
 8004a52:	4a09      	ldr	r2, [pc, #36]	@ (8004a78 <HAL_RCC_ClockConfig+0x1cc>)
 8004a54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004a56:	4b09      	ldr	r3, [pc, #36]	@ (8004a7c <HAL_RCC_ClockConfig+0x1d0>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	f7fd fcfe 	bl	800245c <HAL_InitTick>

  return HAL_OK;
 8004a60:	2300      	movs	r3, #0
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3710      	adds	r7, #16
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}
 8004a6a:	bf00      	nop
 8004a6c:	40022000 	.word	0x40022000
 8004a70:	40021000 	.word	0x40021000
 8004a74:	08006660 	.word	0x08006660
 8004a78:	2000001c 	.word	0x2000001c
 8004a7c:	20000020 	.word	0x20000020

08004a80 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b087      	sub	sp, #28
 8004a84:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004a86:	2300      	movs	r3, #0
 8004a88:	60fb      	str	r3, [r7, #12]
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	60bb      	str	r3, [r7, #8]
 8004a8e:	2300      	movs	r3, #0
 8004a90:	617b      	str	r3, [r7, #20]
 8004a92:	2300      	movs	r3, #0
 8004a94:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004a96:	2300      	movs	r3, #0
 8004a98:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004a9a:	4b1e      	ldr	r3, [pc, #120]	@ (8004b14 <HAL_RCC_GetSysClockFreq+0x94>)
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	f003 030c 	and.w	r3, r3, #12
 8004aa6:	2b04      	cmp	r3, #4
 8004aa8:	d002      	beq.n	8004ab0 <HAL_RCC_GetSysClockFreq+0x30>
 8004aaa:	2b08      	cmp	r3, #8
 8004aac:	d003      	beq.n	8004ab6 <HAL_RCC_GetSysClockFreq+0x36>
 8004aae:	e027      	b.n	8004b00 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004ab0:	4b19      	ldr	r3, [pc, #100]	@ (8004b18 <HAL_RCC_GetSysClockFreq+0x98>)
 8004ab2:	613b      	str	r3, [r7, #16]
      break;
 8004ab4:	e027      	b.n	8004b06 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	0c9b      	lsrs	r3, r3, #18
 8004aba:	f003 030f 	and.w	r3, r3, #15
 8004abe:	4a17      	ldr	r2, [pc, #92]	@ (8004b1c <HAL_RCC_GetSysClockFreq+0x9c>)
 8004ac0:	5cd3      	ldrb	r3, [r2, r3]
 8004ac2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d010      	beq.n	8004af0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004ace:	4b11      	ldr	r3, [pc, #68]	@ (8004b14 <HAL_RCC_GetSysClockFreq+0x94>)
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	0c5b      	lsrs	r3, r3, #17
 8004ad4:	f003 0301 	and.w	r3, r3, #1
 8004ad8:	4a11      	ldr	r2, [pc, #68]	@ (8004b20 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004ada:	5cd3      	ldrb	r3, [r2, r3]
 8004adc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	4a0d      	ldr	r2, [pc, #52]	@ (8004b18 <HAL_RCC_GetSysClockFreq+0x98>)
 8004ae2:	fb03 f202 	mul.w	r2, r3, r2
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aec:	617b      	str	r3, [r7, #20]
 8004aee:	e004      	b.n	8004afa <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	4a0c      	ldr	r2, [pc, #48]	@ (8004b24 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004af4:	fb02 f303 	mul.w	r3, r2, r3
 8004af8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	613b      	str	r3, [r7, #16]
      break;
 8004afe:	e002      	b.n	8004b06 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004b00:	4b05      	ldr	r3, [pc, #20]	@ (8004b18 <HAL_RCC_GetSysClockFreq+0x98>)
 8004b02:	613b      	str	r3, [r7, #16]
      break;
 8004b04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b06:	693b      	ldr	r3, [r7, #16]
}
 8004b08:	4618      	mov	r0, r3
 8004b0a:	371c      	adds	r7, #28
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bc80      	pop	{r7}
 8004b10:	4770      	bx	lr
 8004b12:	bf00      	nop
 8004b14:	40021000 	.word	0x40021000
 8004b18:	007a1200 	.word	0x007a1200
 8004b1c:	08006678 	.word	0x08006678
 8004b20:	08006688 	.word	0x08006688
 8004b24:	003d0900 	.word	0x003d0900

08004b28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b2c:	4b02      	ldr	r3, [pc, #8]	@ (8004b38 <HAL_RCC_GetHCLKFreq+0x10>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bc80      	pop	{r7}
 8004b36:	4770      	bx	lr
 8004b38:	2000001c 	.word	0x2000001c

08004b3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004b40:	f7ff fff2 	bl	8004b28 <HAL_RCC_GetHCLKFreq>
 8004b44:	4602      	mov	r2, r0
 8004b46:	4b05      	ldr	r3, [pc, #20]	@ (8004b5c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	0a1b      	lsrs	r3, r3, #8
 8004b4c:	f003 0307 	and.w	r3, r3, #7
 8004b50:	4903      	ldr	r1, [pc, #12]	@ (8004b60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b52:	5ccb      	ldrb	r3, [r1, r3]
 8004b54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	bd80      	pop	{r7, pc}
 8004b5c:	40021000 	.word	0x40021000
 8004b60:	08006670 	.word	0x08006670

08004b64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004b68:	f7ff ffde 	bl	8004b28 <HAL_RCC_GetHCLKFreq>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	4b05      	ldr	r3, [pc, #20]	@ (8004b84 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	0adb      	lsrs	r3, r3, #11
 8004b74:	f003 0307 	and.w	r3, r3, #7
 8004b78:	4903      	ldr	r1, [pc, #12]	@ (8004b88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b7a:	5ccb      	ldrb	r3, [r1, r3]
 8004b7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b80:	4618      	mov	r0, r3
 8004b82:	bd80      	pop	{r7, pc}
 8004b84:	40021000 	.word	0x40021000
 8004b88:	08006670 	.word	0x08006670

08004b8c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b085      	sub	sp, #20
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004b94:	4b0a      	ldr	r3, [pc, #40]	@ (8004bc0 <RCC_Delay+0x34>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a0a      	ldr	r2, [pc, #40]	@ (8004bc4 <RCC_Delay+0x38>)
 8004b9a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b9e:	0a5b      	lsrs	r3, r3, #9
 8004ba0:	687a      	ldr	r2, [r7, #4]
 8004ba2:	fb02 f303 	mul.w	r3, r2, r3
 8004ba6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004ba8:	bf00      	nop
  }
  while (Delay --);
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	1e5a      	subs	r2, r3, #1
 8004bae:	60fa      	str	r2, [r7, #12]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d1f9      	bne.n	8004ba8 <RCC_Delay+0x1c>
}
 8004bb4:	bf00      	nop
 8004bb6:	bf00      	nop
 8004bb8:	3714      	adds	r7, #20
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bc80      	pop	{r7}
 8004bbe:	4770      	bx	lr
 8004bc0:	2000001c 	.word	0x2000001c
 8004bc4:	10624dd3 	.word	0x10624dd3

08004bc8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b086      	sub	sp, #24
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	613b      	str	r3, [r7, #16]
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f003 0301 	and.w	r3, r3, #1
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d07d      	beq.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004be4:	2300      	movs	r3, #0
 8004be6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004be8:	4b4f      	ldr	r3, [pc, #316]	@ (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bea:	69db      	ldr	r3, [r3, #28]
 8004bec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d10d      	bne.n	8004c10 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bf4:	4b4c      	ldr	r3, [pc, #304]	@ (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bf6:	69db      	ldr	r3, [r3, #28]
 8004bf8:	4a4b      	ldr	r2, [pc, #300]	@ (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bfa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004bfe:	61d3      	str	r3, [r2, #28]
 8004c00:	4b49      	ldr	r3, [pc, #292]	@ (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c02:	69db      	ldr	r3, [r3, #28]
 8004c04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c08:	60bb      	str	r3, [r7, #8]
 8004c0a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c10:	4b46      	ldr	r3, [pc, #280]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d118      	bne.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c1c:	4b43      	ldr	r3, [pc, #268]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a42      	ldr	r2, [pc, #264]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c26:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c28:	f7fd fc5a 	bl	80024e0 <HAL_GetTick>
 8004c2c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c2e:	e008      	b.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c30:	f7fd fc56 	bl	80024e0 <HAL_GetTick>
 8004c34:	4602      	mov	r2, r0
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	1ad3      	subs	r3, r2, r3
 8004c3a:	2b64      	cmp	r3, #100	@ 0x64
 8004c3c:	d901      	bls.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004c3e:	2303      	movs	r3, #3
 8004c40:	e06d      	b.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c42:	4b3a      	ldr	r3, [pc, #232]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d0f0      	beq.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004c4e:	4b36      	ldr	r3, [pc, #216]	@ (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c50:	6a1b      	ldr	r3, [r3, #32]
 8004c52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c56:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d02e      	beq.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c66:	68fa      	ldr	r2, [r7, #12]
 8004c68:	429a      	cmp	r2, r3
 8004c6a:	d027      	beq.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004c6c:	4b2e      	ldr	r3, [pc, #184]	@ (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c6e:	6a1b      	ldr	r3, [r3, #32]
 8004c70:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c74:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004c76:	4b2e      	ldr	r3, [pc, #184]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004c78:	2201      	movs	r2, #1
 8004c7a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004c7c:	4b2c      	ldr	r3, [pc, #176]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004c7e:	2200      	movs	r2, #0
 8004c80:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004c82:	4a29      	ldr	r2, [pc, #164]	@ (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	f003 0301 	and.w	r3, r3, #1
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d014      	beq.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c92:	f7fd fc25 	bl	80024e0 <HAL_GetTick>
 8004c96:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c98:	e00a      	b.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c9a:	f7fd fc21 	bl	80024e0 <HAL_GetTick>
 8004c9e:	4602      	mov	r2, r0
 8004ca0:	693b      	ldr	r3, [r7, #16]
 8004ca2:	1ad3      	subs	r3, r2, r3
 8004ca4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d901      	bls.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004cac:	2303      	movs	r3, #3
 8004cae:	e036      	b.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cb0:	4b1d      	ldr	r3, [pc, #116]	@ (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cb2:	6a1b      	ldr	r3, [r3, #32]
 8004cb4:	f003 0302 	and.w	r3, r3, #2
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d0ee      	beq.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004cbc:	4b1a      	ldr	r3, [pc, #104]	@ (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cbe:	6a1b      	ldr	r3, [r3, #32]
 8004cc0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	4917      	ldr	r1, [pc, #92]	@ (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004cce:	7dfb      	ldrb	r3, [r7, #23]
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d105      	bne.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cd4:	4b14      	ldr	r3, [pc, #80]	@ (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cd6:	69db      	ldr	r3, [r3, #28]
 8004cd8:	4a13      	ldr	r2, [pc, #76]	@ (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cda:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004cde:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f003 0302 	and.w	r3, r3, #2
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d008      	beq.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004cec:	4b0e      	ldr	r3, [pc, #56]	@ (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	490b      	ldr	r1, [pc, #44]	@ (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f003 0310 	and.w	r3, r3, #16
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d008      	beq.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004d0a:	4b07      	ldr	r3, [pc, #28]	@ (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	68db      	ldr	r3, [r3, #12]
 8004d16:	4904      	ldr	r1, [pc, #16]	@ (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004d1c:	2300      	movs	r3, #0
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	3718      	adds	r7, #24
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	bf00      	nop
 8004d28:	40021000 	.word	0x40021000
 8004d2c:	40007000 	.word	0x40007000
 8004d30:	42420440 	.word	0x42420440

08004d34 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b088      	sub	sp, #32
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	617b      	str	r3, [r7, #20]
 8004d40:	2300      	movs	r3, #0
 8004d42:	61fb      	str	r3, [r7, #28]
 8004d44:	2300      	movs	r3, #0
 8004d46:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	60fb      	str	r3, [r7, #12]
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2b10      	cmp	r3, #16
 8004d54:	d00a      	beq.n	8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2b10      	cmp	r3, #16
 8004d5a:	f200 808a 	bhi.w	8004e72 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2b01      	cmp	r3, #1
 8004d62:	d045      	beq.n	8004df0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2b02      	cmp	r3, #2
 8004d68:	d075      	beq.n	8004e56 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004d6a:	e082      	b.n	8004e72 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8004d6c:	4b46      	ldr	r3, [pc, #280]	@ (8004e88 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004d72:	4b45      	ldr	r3, [pc, #276]	@ (8004e88 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d07b      	beq.n	8004e76 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	0c9b      	lsrs	r3, r3, #18
 8004d82:	f003 030f 	and.w	r3, r3, #15
 8004d86:	4a41      	ldr	r2, [pc, #260]	@ (8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8004d88:	5cd3      	ldrb	r3, [r2, r3]
 8004d8a:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d015      	beq.n	8004dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004d96:	4b3c      	ldr	r3, [pc, #240]	@ (8004e88 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	0c5b      	lsrs	r3, r3, #17
 8004d9c:	f003 0301 	and.w	r3, r3, #1
 8004da0:	4a3b      	ldr	r2, [pc, #236]	@ (8004e90 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8004da2:	5cd3      	ldrb	r3, [r2, r3]
 8004da4:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d00d      	beq.n	8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004db0:	4a38      	ldr	r2, [pc, #224]	@ (8004e94 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8004db2:	697b      	ldr	r3, [r7, #20]
 8004db4:	fbb2 f2f3 	udiv	r2, r2, r3
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	fb02 f303 	mul.w	r3, r2, r3
 8004dbe:	61fb      	str	r3, [r7, #28]
 8004dc0:	e004      	b.n	8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004dc2:	693b      	ldr	r3, [r7, #16]
 8004dc4:	4a34      	ldr	r2, [pc, #208]	@ (8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8004dc6:	fb02 f303 	mul.w	r3, r2, r3
 8004dca:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004dcc:	4b2e      	ldr	r3, [pc, #184]	@ (8004e88 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004dd4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004dd8:	d102      	bne.n	8004de0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8004dda:	69fb      	ldr	r3, [r7, #28]
 8004ddc:	61bb      	str	r3, [r7, #24]
      break;
 8004dde:	e04a      	b.n	8004e76 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8004de0:	69fb      	ldr	r3, [r7, #28]
 8004de2:	005b      	lsls	r3, r3, #1
 8004de4:	4a2d      	ldr	r2, [pc, #180]	@ (8004e9c <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004de6:	fba2 2303 	umull	r2, r3, r2, r3
 8004dea:	085b      	lsrs	r3, r3, #1
 8004dec:	61bb      	str	r3, [r7, #24]
      break;
 8004dee:	e042      	b.n	8004e76 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8004df0:	4b25      	ldr	r3, [pc, #148]	@ (8004e88 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004df2:	6a1b      	ldr	r3, [r3, #32]
 8004df4:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dfc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e00:	d108      	bne.n	8004e14 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	f003 0302 	and.w	r3, r3, #2
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d003      	beq.n	8004e14 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004e0c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e10:	61bb      	str	r3, [r7, #24]
 8004e12:	e01f      	b.n	8004e54 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e1a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e1e:	d109      	bne.n	8004e34 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004e20:	4b19      	ldr	r3, [pc, #100]	@ (8004e88 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004e22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e24:	f003 0302 	and.w	r3, r3, #2
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d003      	beq.n	8004e34 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004e2c:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8004e30:	61bb      	str	r3, [r7, #24]
 8004e32:	e00f      	b.n	8004e54 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e3a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004e3e:	d11c      	bne.n	8004e7a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004e40:	4b11      	ldr	r3, [pc, #68]	@ (8004e88 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d016      	beq.n	8004e7a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8004e4c:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8004e50:	61bb      	str	r3, [r7, #24]
      break;
 8004e52:	e012      	b.n	8004e7a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004e54:	e011      	b.n	8004e7a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004e56:	f7ff fe85 	bl	8004b64 <HAL_RCC_GetPCLK2Freq>
 8004e5a:	4602      	mov	r2, r0
 8004e5c:	4b0a      	ldr	r3, [pc, #40]	@ (8004e88 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	0b9b      	lsrs	r3, r3, #14
 8004e62:	f003 0303 	and.w	r3, r3, #3
 8004e66:	3301      	adds	r3, #1
 8004e68:	005b      	lsls	r3, r3, #1
 8004e6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e6e:	61bb      	str	r3, [r7, #24]
      break;
 8004e70:	e004      	b.n	8004e7c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004e72:	bf00      	nop
 8004e74:	e002      	b.n	8004e7c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004e76:	bf00      	nop
 8004e78:	e000      	b.n	8004e7c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004e7a:	bf00      	nop
    }
  }
  return (frequency);
 8004e7c:	69bb      	ldr	r3, [r7, #24]
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	3720      	adds	r7, #32
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}
 8004e86:	bf00      	nop
 8004e88:	40021000 	.word	0x40021000
 8004e8c:	0800668c 	.word	0x0800668c
 8004e90:	0800669c 	.word	0x0800669c
 8004e94:	007a1200 	.word	0x007a1200
 8004e98:	003d0900 	.word	0x003d0900
 8004e9c:	aaaaaaab 	.word	0xaaaaaaab

08004ea0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b082      	sub	sp, #8
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d101      	bne.n	8004eb2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	e041      	b.n	8004f36 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004eb8:	b2db      	uxtb	r3, r3
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d106      	bne.n	8004ecc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ec6:	6878      	ldr	r0, [r7, #4]
 8004ec8:	f7fd f9e0 	bl	800228c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2202      	movs	r2, #2
 8004ed0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681a      	ldr	r2, [r3, #0]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	3304      	adds	r3, #4
 8004edc:	4619      	mov	r1, r3
 8004ede:	4610      	mov	r0, r2
 8004ee0:	f000 fa12 	bl	8005308 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2201      	movs	r2, #1
 8004f00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2201      	movs	r2, #1
 8004f08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2201      	movs	r2, #1
 8004f18:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f34:	2300      	movs	r3, #0
}
 8004f36:	4618      	mov	r0, r3
 8004f38:	3708      	adds	r7, #8
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	bd80      	pop	{r7, pc}

08004f3e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004f3e:	b580      	push	{r7, lr}
 8004f40:	b084      	sub	sp, #16
 8004f42:	af00      	add	r7, sp, #0
 8004f44:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	68db      	ldr	r3, [r3, #12]
 8004f4c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	691b      	ldr	r3, [r3, #16]
 8004f54:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	f003 0302 	and.w	r3, r3, #2
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d020      	beq.n	8004fa2 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	f003 0302 	and.w	r3, r3, #2
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d01b      	beq.n	8004fa2 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f06f 0202 	mvn.w	r2, #2
 8004f72:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2201      	movs	r2, #1
 8004f78:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	699b      	ldr	r3, [r3, #24]
 8004f80:	f003 0303 	and.w	r3, r3, #3
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d003      	beq.n	8004f90 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004f88:	6878      	ldr	r0, [r7, #4]
 8004f8a:	f000 f9a1 	bl	80052d0 <HAL_TIM_IC_CaptureCallback>
 8004f8e:	e005      	b.n	8004f9c <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f90:	6878      	ldr	r0, [r7, #4]
 8004f92:	f000 f994 	bl	80052be <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f000 f9a3 	bl	80052e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	f003 0304 	and.w	r3, r3, #4
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d020      	beq.n	8004fee <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	f003 0304 	and.w	r3, r3, #4
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d01b      	beq.n	8004fee <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f06f 0204 	mvn.w	r2, #4
 8004fbe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2202      	movs	r2, #2
 8004fc4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	699b      	ldr	r3, [r3, #24]
 8004fcc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d003      	beq.n	8004fdc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fd4:	6878      	ldr	r0, [r7, #4]
 8004fd6:	f000 f97b 	bl	80052d0 <HAL_TIM_IC_CaptureCallback>
 8004fda:	e005      	b.n	8004fe8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fdc:	6878      	ldr	r0, [r7, #4]
 8004fde:	f000 f96e 	bl	80052be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f000 f97d 	bl	80052e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2200      	movs	r2, #0
 8004fec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	f003 0308 	and.w	r3, r3, #8
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d020      	beq.n	800503a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	f003 0308 	and.w	r3, r3, #8
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d01b      	beq.n	800503a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f06f 0208 	mvn.w	r2, #8
 800500a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2204      	movs	r2, #4
 8005010:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	69db      	ldr	r3, [r3, #28]
 8005018:	f003 0303 	and.w	r3, r3, #3
 800501c:	2b00      	cmp	r3, #0
 800501e:	d003      	beq.n	8005028 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005020:	6878      	ldr	r0, [r7, #4]
 8005022:	f000 f955 	bl	80052d0 <HAL_TIM_IC_CaptureCallback>
 8005026:	e005      	b.n	8005034 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005028:	6878      	ldr	r0, [r7, #4]
 800502a:	f000 f948 	bl	80052be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800502e:	6878      	ldr	r0, [r7, #4]
 8005030:	f000 f957 	bl	80052e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2200      	movs	r2, #0
 8005038:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	f003 0310 	and.w	r3, r3, #16
 8005040:	2b00      	cmp	r3, #0
 8005042:	d020      	beq.n	8005086 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	f003 0310 	and.w	r3, r3, #16
 800504a:	2b00      	cmp	r3, #0
 800504c:	d01b      	beq.n	8005086 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f06f 0210 	mvn.w	r2, #16
 8005056:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2208      	movs	r2, #8
 800505c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	69db      	ldr	r3, [r3, #28]
 8005064:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005068:	2b00      	cmp	r3, #0
 800506a:	d003      	beq.n	8005074 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800506c:	6878      	ldr	r0, [r7, #4]
 800506e:	f000 f92f 	bl	80052d0 <HAL_TIM_IC_CaptureCallback>
 8005072:	e005      	b.n	8005080 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005074:	6878      	ldr	r0, [r7, #4]
 8005076:	f000 f922 	bl	80052be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800507a:	6878      	ldr	r0, [r7, #4]
 800507c:	f000 f931 	bl	80052e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2200      	movs	r2, #0
 8005084:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	f003 0301 	and.w	r3, r3, #1
 800508c:	2b00      	cmp	r3, #0
 800508e:	d00c      	beq.n	80050aa <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	f003 0301 	and.w	r3, r3, #1
 8005096:	2b00      	cmp	r3, #0
 8005098:	d007      	beq.n	80050aa <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f06f 0201 	mvn.w	r2, #1
 80050a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80050a4:	6878      	ldr	r0, [r7, #4]
 80050a6:	f000 f901 	bl	80052ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d00c      	beq.n	80050ce <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d007      	beq.n	80050ce <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80050c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80050c8:	6878      	ldr	r0, [r7, #4]
 80050ca:	f000 fa88 	bl	80055de <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d00c      	beq.n	80050f2 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d007      	beq.n	80050f2 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80050ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80050ec:	6878      	ldr	r0, [r7, #4]
 80050ee:	f000 f901 	bl	80052f4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	f003 0320 	and.w	r3, r3, #32
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d00c      	beq.n	8005116 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	f003 0320 	and.w	r3, r3, #32
 8005102:	2b00      	cmp	r3, #0
 8005104:	d007      	beq.n	8005116 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f06f 0220 	mvn.w	r2, #32
 800510e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005110:	6878      	ldr	r0, [r7, #4]
 8005112:	f000 fa5b 	bl	80055cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005116:	bf00      	nop
 8005118:	3710      	adds	r7, #16
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}

0800511e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800511e:	b580      	push	{r7, lr}
 8005120:	b084      	sub	sp, #16
 8005122:	af00      	add	r7, sp, #0
 8005124:	6078      	str	r0, [r7, #4]
 8005126:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005128:	2300      	movs	r3, #0
 800512a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005132:	2b01      	cmp	r3, #1
 8005134:	d101      	bne.n	800513a <HAL_TIM_ConfigClockSource+0x1c>
 8005136:	2302      	movs	r3, #2
 8005138:	e0b4      	b.n	80052a4 <HAL_TIM_ConfigClockSource+0x186>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2201      	movs	r2, #1
 800513e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2202      	movs	r2, #2
 8005146:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	689b      	ldr	r3, [r3, #8]
 8005150:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005158:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800515a:	68bb      	ldr	r3, [r7, #8]
 800515c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005160:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	68ba      	ldr	r2, [r7, #8]
 8005168:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005172:	d03e      	beq.n	80051f2 <HAL_TIM_ConfigClockSource+0xd4>
 8005174:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005178:	f200 8087 	bhi.w	800528a <HAL_TIM_ConfigClockSource+0x16c>
 800517c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005180:	f000 8086 	beq.w	8005290 <HAL_TIM_ConfigClockSource+0x172>
 8005184:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005188:	d87f      	bhi.n	800528a <HAL_TIM_ConfigClockSource+0x16c>
 800518a:	2b70      	cmp	r3, #112	@ 0x70
 800518c:	d01a      	beq.n	80051c4 <HAL_TIM_ConfigClockSource+0xa6>
 800518e:	2b70      	cmp	r3, #112	@ 0x70
 8005190:	d87b      	bhi.n	800528a <HAL_TIM_ConfigClockSource+0x16c>
 8005192:	2b60      	cmp	r3, #96	@ 0x60
 8005194:	d050      	beq.n	8005238 <HAL_TIM_ConfigClockSource+0x11a>
 8005196:	2b60      	cmp	r3, #96	@ 0x60
 8005198:	d877      	bhi.n	800528a <HAL_TIM_ConfigClockSource+0x16c>
 800519a:	2b50      	cmp	r3, #80	@ 0x50
 800519c:	d03c      	beq.n	8005218 <HAL_TIM_ConfigClockSource+0xfa>
 800519e:	2b50      	cmp	r3, #80	@ 0x50
 80051a0:	d873      	bhi.n	800528a <HAL_TIM_ConfigClockSource+0x16c>
 80051a2:	2b40      	cmp	r3, #64	@ 0x40
 80051a4:	d058      	beq.n	8005258 <HAL_TIM_ConfigClockSource+0x13a>
 80051a6:	2b40      	cmp	r3, #64	@ 0x40
 80051a8:	d86f      	bhi.n	800528a <HAL_TIM_ConfigClockSource+0x16c>
 80051aa:	2b30      	cmp	r3, #48	@ 0x30
 80051ac:	d064      	beq.n	8005278 <HAL_TIM_ConfigClockSource+0x15a>
 80051ae:	2b30      	cmp	r3, #48	@ 0x30
 80051b0:	d86b      	bhi.n	800528a <HAL_TIM_ConfigClockSource+0x16c>
 80051b2:	2b20      	cmp	r3, #32
 80051b4:	d060      	beq.n	8005278 <HAL_TIM_ConfigClockSource+0x15a>
 80051b6:	2b20      	cmp	r3, #32
 80051b8:	d867      	bhi.n	800528a <HAL_TIM_ConfigClockSource+0x16c>
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d05c      	beq.n	8005278 <HAL_TIM_ConfigClockSource+0x15a>
 80051be:	2b10      	cmp	r3, #16
 80051c0:	d05a      	beq.n	8005278 <HAL_TIM_ConfigClockSource+0x15a>
 80051c2:	e062      	b.n	800528a <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80051d4:	f000 f97d 	bl	80054d2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	689b      	ldr	r3, [r3, #8]
 80051de:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80051e6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	68ba      	ldr	r2, [r7, #8]
 80051ee:	609a      	str	r2, [r3, #8]
      break;
 80051f0:	e04f      	b.n	8005292 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005202:	f000 f966 	bl	80054d2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	689a      	ldr	r2, [r3, #8]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005214:	609a      	str	r2, [r3, #8]
      break;
 8005216:	e03c      	b.n	8005292 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005224:	461a      	mov	r2, r3
 8005226:	f000 f8dd 	bl	80053e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	2150      	movs	r1, #80	@ 0x50
 8005230:	4618      	mov	r0, r3
 8005232:	f000 f934 	bl	800549e <TIM_ITRx_SetConfig>
      break;
 8005236:	e02c      	b.n	8005292 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005244:	461a      	mov	r2, r3
 8005246:	f000 f8fb 	bl	8005440 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	2160      	movs	r1, #96	@ 0x60
 8005250:	4618      	mov	r0, r3
 8005252:	f000 f924 	bl	800549e <TIM_ITRx_SetConfig>
      break;
 8005256:	e01c      	b.n	8005292 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005264:	461a      	mov	r2, r3
 8005266:	f000 f8bd 	bl	80053e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	2140      	movs	r1, #64	@ 0x40
 8005270:	4618      	mov	r0, r3
 8005272:	f000 f914 	bl	800549e <TIM_ITRx_SetConfig>
      break;
 8005276:	e00c      	b.n	8005292 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681a      	ldr	r2, [r3, #0]
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4619      	mov	r1, r3
 8005282:	4610      	mov	r0, r2
 8005284:	f000 f90b 	bl	800549e <TIM_ITRx_SetConfig>
      break;
 8005288:	e003      	b.n	8005292 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800528a:	2301      	movs	r3, #1
 800528c:	73fb      	strb	r3, [r7, #15]
      break;
 800528e:	e000      	b.n	8005292 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005290:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2201      	movs	r2, #1
 8005296:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2200      	movs	r2, #0
 800529e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80052a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	3710      	adds	r7, #16
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bd80      	pop	{r7, pc}

080052ac <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80052ac:	b480      	push	{r7}
 80052ae:	b083      	sub	sp, #12
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80052b4:	bf00      	nop
 80052b6:	370c      	adds	r7, #12
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bc80      	pop	{r7}
 80052bc:	4770      	bx	lr

080052be <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80052be:	b480      	push	{r7}
 80052c0:	b083      	sub	sp, #12
 80052c2:	af00      	add	r7, sp, #0
 80052c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80052c6:	bf00      	nop
 80052c8:	370c      	adds	r7, #12
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bc80      	pop	{r7}
 80052ce:	4770      	bx	lr

080052d0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80052d0:	b480      	push	{r7}
 80052d2:	b083      	sub	sp, #12
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80052d8:	bf00      	nop
 80052da:	370c      	adds	r7, #12
 80052dc:	46bd      	mov	sp, r7
 80052de:	bc80      	pop	{r7}
 80052e0:	4770      	bx	lr

080052e2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80052e2:	b480      	push	{r7}
 80052e4:	b083      	sub	sp, #12
 80052e6:	af00      	add	r7, sp, #0
 80052e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80052ea:	bf00      	nop
 80052ec:	370c      	adds	r7, #12
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bc80      	pop	{r7}
 80052f2:	4770      	bx	lr

080052f4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80052f4:	b480      	push	{r7}
 80052f6:	b083      	sub	sp, #12
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80052fc:	bf00      	nop
 80052fe:	370c      	adds	r7, #12
 8005300:	46bd      	mov	sp, r7
 8005302:	bc80      	pop	{r7}
 8005304:	4770      	bx	lr
	...

08005308 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005308:	b480      	push	{r7}
 800530a:	b085      	sub	sp, #20
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
 8005310:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	4a2f      	ldr	r2, [pc, #188]	@ (80053d8 <TIM_Base_SetConfig+0xd0>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d00b      	beq.n	8005338 <TIM_Base_SetConfig+0x30>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005326:	d007      	beq.n	8005338 <TIM_Base_SetConfig+0x30>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	4a2c      	ldr	r2, [pc, #176]	@ (80053dc <TIM_Base_SetConfig+0xd4>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d003      	beq.n	8005338 <TIM_Base_SetConfig+0x30>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	4a2b      	ldr	r2, [pc, #172]	@ (80053e0 <TIM_Base_SetConfig+0xd8>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d108      	bne.n	800534a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800533e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	68fa      	ldr	r2, [r7, #12]
 8005346:	4313      	orrs	r3, r2
 8005348:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	4a22      	ldr	r2, [pc, #136]	@ (80053d8 <TIM_Base_SetConfig+0xd0>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d00b      	beq.n	800536a <TIM_Base_SetConfig+0x62>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005358:	d007      	beq.n	800536a <TIM_Base_SetConfig+0x62>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	4a1f      	ldr	r2, [pc, #124]	@ (80053dc <TIM_Base_SetConfig+0xd4>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d003      	beq.n	800536a <TIM_Base_SetConfig+0x62>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	4a1e      	ldr	r2, [pc, #120]	@ (80053e0 <TIM_Base_SetConfig+0xd8>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d108      	bne.n	800537c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005370:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	68db      	ldr	r3, [r3, #12]
 8005376:	68fa      	ldr	r2, [r7, #12]
 8005378:	4313      	orrs	r3, r2
 800537a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	695b      	ldr	r3, [r3, #20]
 8005386:	4313      	orrs	r3, r2
 8005388:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	68fa      	ldr	r2, [r7, #12]
 800538e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	689a      	ldr	r2, [r3, #8]
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	4a0d      	ldr	r2, [pc, #52]	@ (80053d8 <TIM_Base_SetConfig+0xd0>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d103      	bne.n	80053b0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	691a      	ldr	r2, [r3, #16]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2201      	movs	r2, #1
 80053b4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	691b      	ldr	r3, [r3, #16]
 80053ba:	f003 0301 	and.w	r3, r3, #1
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d005      	beq.n	80053ce <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	691b      	ldr	r3, [r3, #16]
 80053c6:	f023 0201 	bic.w	r2, r3, #1
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	611a      	str	r2, [r3, #16]
  }
}
 80053ce:	bf00      	nop
 80053d0:	3714      	adds	r7, #20
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bc80      	pop	{r7}
 80053d6:	4770      	bx	lr
 80053d8:	40012c00 	.word	0x40012c00
 80053dc:	40000400 	.word	0x40000400
 80053e0:	40000800 	.word	0x40000800

080053e4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80053e4:	b480      	push	{r7}
 80053e6:	b087      	sub	sp, #28
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	60f8      	str	r0, [r7, #12]
 80053ec:	60b9      	str	r1, [r7, #8]
 80053ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	6a1b      	ldr	r3, [r3, #32]
 80053f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	6a1b      	ldr	r3, [r3, #32]
 80053fa:	f023 0201 	bic.w	r2, r3, #1
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	699b      	ldr	r3, [r3, #24]
 8005406:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005408:	693b      	ldr	r3, [r7, #16]
 800540a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800540e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	011b      	lsls	r3, r3, #4
 8005414:	693a      	ldr	r2, [r7, #16]
 8005416:	4313      	orrs	r3, r2
 8005418:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	f023 030a 	bic.w	r3, r3, #10
 8005420:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005422:	697a      	ldr	r2, [r7, #20]
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	4313      	orrs	r3, r2
 8005428:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	693a      	ldr	r2, [r7, #16]
 800542e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	697a      	ldr	r2, [r7, #20]
 8005434:	621a      	str	r2, [r3, #32]
}
 8005436:	bf00      	nop
 8005438:	371c      	adds	r7, #28
 800543a:	46bd      	mov	sp, r7
 800543c:	bc80      	pop	{r7}
 800543e:	4770      	bx	lr

08005440 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005440:	b480      	push	{r7}
 8005442:	b087      	sub	sp, #28
 8005444:	af00      	add	r7, sp, #0
 8005446:	60f8      	str	r0, [r7, #12]
 8005448:	60b9      	str	r1, [r7, #8]
 800544a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	6a1b      	ldr	r3, [r3, #32]
 8005450:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	6a1b      	ldr	r3, [r3, #32]
 8005456:	f023 0210 	bic.w	r2, r3, #16
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	699b      	ldr	r3, [r3, #24]
 8005462:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005464:	693b      	ldr	r3, [r7, #16]
 8005466:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800546a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	031b      	lsls	r3, r3, #12
 8005470:	693a      	ldr	r2, [r7, #16]
 8005472:	4313      	orrs	r3, r2
 8005474:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005476:	697b      	ldr	r3, [r7, #20]
 8005478:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800547c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	011b      	lsls	r3, r3, #4
 8005482:	697a      	ldr	r2, [r7, #20]
 8005484:	4313      	orrs	r3, r2
 8005486:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	693a      	ldr	r2, [r7, #16]
 800548c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	697a      	ldr	r2, [r7, #20]
 8005492:	621a      	str	r2, [r3, #32]
}
 8005494:	bf00      	nop
 8005496:	371c      	adds	r7, #28
 8005498:	46bd      	mov	sp, r7
 800549a:	bc80      	pop	{r7}
 800549c:	4770      	bx	lr

0800549e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800549e:	b480      	push	{r7}
 80054a0:	b085      	sub	sp, #20
 80054a2:	af00      	add	r7, sp, #0
 80054a4:	6078      	str	r0, [r7, #4]
 80054a6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	689b      	ldr	r3, [r3, #8]
 80054ac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054b4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80054b6:	683a      	ldr	r2, [r7, #0]
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	4313      	orrs	r3, r2
 80054bc:	f043 0307 	orr.w	r3, r3, #7
 80054c0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	68fa      	ldr	r2, [r7, #12]
 80054c6:	609a      	str	r2, [r3, #8]
}
 80054c8:	bf00      	nop
 80054ca:	3714      	adds	r7, #20
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bc80      	pop	{r7}
 80054d0:	4770      	bx	lr

080054d2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80054d2:	b480      	push	{r7}
 80054d4:	b087      	sub	sp, #28
 80054d6:	af00      	add	r7, sp, #0
 80054d8:	60f8      	str	r0, [r7, #12]
 80054da:	60b9      	str	r1, [r7, #8]
 80054dc:	607a      	str	r2, [r7, #4]
 80054de:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	689b      	ldr	r3, [r3, #8]
 80054e4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054e6:	697b      	ldr	r3, [r7, #20]
 80054e8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80054ec:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	021a      	lsls	r2, r3, #8
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	431a      	orrs	r2, r3
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	4313      	orrs	r3, r2
 80054fa:	697a      	ldr	r2, [r7, #20]
 80054fc:	4313      	orrs	r3, r2
 80054fe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	697a      	ldr	r2, [r7, #20]
 8005504:	609a      	str	r2, [r3, #8]
}
 8005506:	bf00      	nop
 8005508:	371c      	adds	r7, #28
 800550a:	46bd      	mov	sp, r7
 800550c:	bc80      	pop	{r7}
 800550e:	4770      	bx	lr

08005510 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005510:	b480      	push	{r7}
 8005512:	b085      	sub	sp, #20
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
 8005518:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005520:	2b01      	cmp	r3, #1
 8005522:	d101      	bne.n	8005528 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005524:	2302      	movs	r3, #2
 8005526:	e046      	b.n	80055b6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2201      	movs	r2, #1
 800552c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2202      	movs	r2, #2
 8005534:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	689b      	ldr	r3, [r3, #8]
 8005546:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800554e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	68fa      	ldr	r2, [r7, #12]
 8005556:	4313      	orrs	r3, r2
 8005558:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	68fa      	ldr	r2, [r7, #12]
 8005560:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4a16      	ldr	r2, [pc, #88]	@ (80055c0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d00e      	beq.n	800558a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005574:	d009      	beq.n	800558a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4a12      	ldr	r2, [pc, #72]	@ (80055c4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800557c:	4293      	cmp	r3, r2
 800557e:	d004      	beq.n	800558a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4a10      	ldr	r2, [pc, #64]	@ (80055c8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d10c      	bne.n	80055a4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005590:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	68ba      	ldr	r2, [r7, #8]
 8005598:	4313      	orrs	r3, r2
 800559a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	68ba      	ldr	r2, [r7, #8]
 80055a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2201      	movs	r2, #1
 80055a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2200      	movs	r2, #0
 80055b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80055b4:	2300      	movs	r3, #0
}
 80055b6:	4618      	mov	r0, r3
 80055b8:	3714      	adds	r7, #20
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bc80      	pop	{r7}
 80055be:	4770      	bx	lr
 80055c0:	40012c00 	.word	0x40012c00
 80055c4:	40000400 	.word	0x40000400
 80055c8:	40000800 	.word	0x40000800

080055cc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b083      	sub	sp, #12
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80055d4:	bf00      	nop
 80055d6:	370c      	adds	r7, #12
 80055d8:	46bd      	mov	sp, r7
 80055da:	bc80      	pop	{r7}
 80055dc:	4770      	bx	lr

080055de <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80055de:	b480      	push	{r7}
 80055e0:	b083      	sub	sp, #12
 80055e2:	af00      	add	r7, sp, #0
 80055e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80055e6:	bf00      	nop
 80055e8:	370c      	adds	r7, #12
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bc80      	pop	{r7}
 80055ee:	4770      	bx	lr

080055f0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b082      	sub	sp, #8
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d101      	bne.n	8005602 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80055fe:	2301      	movs	r3, #1
 8005600:	e042      	b.n	8005688 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005608:	b2db      	uxtb	r3, r3
 800560a:	2b00      	cmp	r3, #0
 800560c:	d106      	bne.n	800561c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2200      	movs	r2, #0
 8005612:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f7fc fe5c 	bl	80022d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2224      	movs	r2, #36	@ 0x24
 8005620:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	68da      	ldr	r2, [r3, #12]
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005632:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005634:	6878      	ldr	r0, [r7, #4]
 8005636:	f000 fa09 	bl	8005a4c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	691a      	ldr	r2, [r3, #16]
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005648:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	695a      	ldr	r2, [r3, #20]
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005658:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	68da      	ldr	r2, [r3, #12]
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005668:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2200      	movs	r2, #0
 800566e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2220      	movs	r2, #32
 8005674:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2220      	movs	r2, #32
 800567c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2200      	movs	r2, #0
 8005684:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005686:	2300      	movs	r3, #0
}
 8005688:	4618      	mov	r0, r3
 800568a:	3708      	adds	r7, #8
 800568c:	46bd      	mov	sp, r7
 800568e:	bd80      	pop	{r7, pc}

08005690 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b08a      	sub	sp, #40	@ 0x28
 8005694:	af02      	add	r7, sp, #8
 8005696:	60f8      	str	r0, [r7, #12]
 8005698:	60b9      	str	r1, [r7, #8]
 800569a:	603b      	str	r3, [r7, #0]
 800569c:	4613      	mov	r3, r2
 800569e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80056a0:	2300      	movs	r3, #0
 80056a2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056aa:	b2db      	uxtb	r3, r3
 80056ac:	2b20      	cmp	r3, #32
 80056ae:	d175      	bne.n	800579c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80056b0:	68bb      	ldr	r3, [r7, #8]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d002      	beq.n	80056bc <HAL_UART_Transmit+0x2c>
 80056b6:	88fb      	ldrh	r3, [r7, #6]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d101      	bne.n	80056c0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80056bc:	2301      	movs	r3, #1
 80056be:	e06e      	b.n	800579e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2200      	movs	r2, #0
 80056c4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2221      	movs	r2, #33	@ 0x21
 80056ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80056ce:	f7fc ff07 	bl	80024e0 <HAL_GetTick>
 80056d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	88fa      	ldrh	r2, [r7, #6]
 80056d8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	88fa      	ldrh	r2, [r7, #6]
 80056de:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	689b      	ldr	r3, [r3, #8]
 80056e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056e8:	d108      	bne.n	80056fc <HAL_UART_Transmit+0x6c>
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	691b      	ldr	r3, [r3, #16]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d104      	bne.n	80056fc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80056f2:	2300      	movs	r3, #0
 80056f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	61bb      	str	r3, [r7, #24]
 80056fa:	e003      	b.n	8005704 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005700:	2300      	movs	r3, #0
 8005702:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005704:	e02e      	b.n	8005764 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	9300      	str	r3, [sp, #0]
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	2200      	movs	r2, #0
 800570e:	2180      	movs	r1, #128	@ 0x80
 8005710:	68f8      	ldr	r0, [r7, #12]
 8005712:	f000 f8df 	bl	80058d4 <UART_WaitOnFlagUntilTimeout>
 8005716:	4603      	mov	r3, r0
 8005718:	2b00      	cmp	r3, #0
 800571a:	d005      	beq.n	8005728 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	2220      	movs	r2, #32
 8005720:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005724:	2303      	movs	r3, #3
 8005726:	e03a      	b.n	800579e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005728:	69fb      	ldr	r3, [r7, #28]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d10b      	bne.n	8005746 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800572e:	69bb      	ldr	r3, [r7, #24]
 8005730:	881b      	ldrh	r3, [r3, #0]
 8005732:	461a      	mov	r2, r3
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800573c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800573e:	69bb      	ldr	r3, [r7, #24]
 8005740:	3302      	adds	r3, #2
 8005742:	61bb      	str	r3, [r7, #24]
 8005744:	e007      	b.n	8005756 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005746:	69fb      	ldr	r3, [r7, #28]
 8005748:	781a      	ldrb	r2, [r3, #0]
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005750:	69fb      	ldr	r3, [r7, #28]
 8005752:	3301      	adds	r3, #1
 8005754:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800575a:	b29b      	uxth	r3, r3
 800575c:	3b01      	subs	r3, #1
 800575e:	b29a      	uxth	r2, r3
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005768:	b29b      	uxth	r3, r3
 800576a:	2b00      	cmp	r3, #0
 800576c:	d1cb      	bne.n	8005706 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	9300      	str	r3, [sp, #0]
 8005772:	697b      	ldr	r3, [r7, #20]
 8005774:	2200      	movs	r2, #0
 8005776:	2140      	movs	r1, #64	@ 0x40
 8005778:	68f8      	ldr	r0, [r7, #12]
 800577a:	f000 f8ab 	bl	80058d4 <UART_WaitOnFlagUntilTimeout>
 800577e:	4603      	mov	r3, r0
 8005780:	2b00      	cmp	r3, #0
 8005782:	d005      	beq.n	8005790 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2220      	movs	r2, #32
 8005788:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800578c:	2303      	movs	r3, #3
 800578e:	e006      	b.n	800579e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	2220      	movs	r2, #32
 8005794:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005798:	2300      	movs	r3, #0
 800579a:	e000      	b.n	800579e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800579c:	2302      	movs	r3, #2
  }
}
 800579e:	4618      	mov	r0, r3
 80057a0:	3720      	adds	r7, #32
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}

080057a6 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057a6:	b580      	push	{r7, lr}
 80057a8:	b08a      	sub	sp, #40	@ 0x28
 80057aa:	af02      	add	r7, sp, #8
 80057ac:	60f8      	str	r0, [r7, #12]
 80057ae:	60b9      	str	r1, [r7, #8]
 80057b0:	603b      	str	r3, [r7, #0]
 80057b2:	4613      	mov	r3, r2
 80057b4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80057b6:	2300      	movs	r3, #0
 80057b8:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80057c0:	b2db      	uxtb	r3, r3
 80057c2:	2b20      	cmp	r3, #32
 80057c4:	f040 8081 	bne.w	80058ca <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d002      	beq.n	80057d4 <HAL_UART_Receive+0x2e>
 80057ce:	88fb      	ldrh	r3, [r7, #6]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d101      	bne.n	80057d8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80057d4:	2301      	movs	r3, #1
 80057d6:	e079      	b.n	80058cc <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	2200      	movs	r2, #0
 80057dc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	2222      	movs	r2, #34	@ 0x22
 80057e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2200      	movs	r2, #0
 80057ea:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80057ec:	f7fc fe78 	bl	80024e0 <HAL_GetTick>
 80057f0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	88fa      	ldrh	r2, [r7, #6]
 80057f6:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	88fa      	ldrh	r2, [r7, #6]
 80057fc:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005806:	d108      	bne.n	800581a <HAL_UART_Receive+0x74>
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	691b      	ldr	r3, [r3, #16]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d104      	bne.n	800581a <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8005810:	2300      	movs	r3, #0
 8005812:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	61bb      	str	r3, [r7, #24]
 8005818:	e003      	b.n	8005822 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800581e:	2300      	movs	r3, #0
 8005820:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8005822:	e047      	b.n	80058b4 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	9300      	str	r3, [sp, #0]
 8005828:	697b      	ldr	r3, [r7, #20]
 800582a:	2200      	movs	r2, #0
 800582c:	2120      	movs	r1, #32
 800582e:	68f8      	ldr	r0, [r7, #12]
 8005830:	f000 f850 	bl	80058d4 <UART_WaitOnFlagUntilTimeout>
 8005834:	4603      	mov	r3, r0
 8005836:	2b00      	cmp	r3, #0
 8005838:	d005      	beq.n	8005846 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2220      	movs	r2, #32
 800583e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8005842:	2303      	movs	r3, #3
 8005844:	e042      	b.n	80058cc <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8005846:	69fb      	ldr	r3, [r7, #28]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d10c      	bne.n	8005866 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	685b      	ldr	r3, [r3, #4]
 8005852:	b29b      	uxth	r3, r3
 8005854:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005858:	b29a      	uxth	r2, r3
 800585a:	69bb      	ldr	r3, [r7, #24]
 800585c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800585e:	69bb      	ldr	r3, [r7, #24]
 8005860:	3302      	adds	r3, #2
 8005862:	61bb      	str	r3, [r7, #24]
 8005864:	e01f      	b.n	80058a6 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	689b      	ldr	r3, [r3, #8]
 800586a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800586e:	d007      	beq.n	8005880 <HAL_UART_Receive+0xda>
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	689b      	ldr	r3, [r3, #8]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d10a      	bne.n	800588e <HAL_UART_Receive+0xe8>
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	691b      	ldr	r3, [r3, #16]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d106      	bne.n	800588e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	b2da      	uxtb	r2, r3
 8005888:	69fb      	ldr	r3, [r7, #28]
 800588a:	701a      	strb	r2, [r3, #0]
 800588c:	e008      	b.n	80058a0 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	b2db      	uxtb	r3, r3
 8005896:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800589a:	b2da      	uxtb	r2, r3
 800589c:	69fb      	ldr	r3, [r7, #28]
 800589e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80058a0:	69fb      	ldr	r3, [r7, #28]
 80058a2:	3301      	adds	r3, #1
 80058a4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80058aa:	b29b      	uxth	r3, r3
 80058ac:	3b01      	subs	r3, #1
 80058ae:	b29a      	uxth	r2, r3
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80058b8:	b29b      	uxth	r3, r3
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d1b2      	bne.n	8005824 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2220      	movs	r2, #32
 80058c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80058c6:	2300      	movs	r3, #0
 80058c8:	e000      	b.n	80058cc <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80058ca:	2302      	movs	r3, #2
  }
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	3720      	adds	r7, #32
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}

080058d4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b086      	sub	sp, #24
 80058d8:	af00      	add	r7, sp, #0
 80058da:	60f8      	str	r0, [r7, #12]
 80058dc:	60b9      	str	r1, [r7, #8]
 80058de:	603b      	str	r3, [r7, #0]
 80058e0:	4613      	mov	r3, r2
 80058e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058e4:	e03b      	b.n	800595e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058e6:	6a3b      	ldr	r3, [r7, #32]
 80058e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058ec:	d037      	beq.n	800595e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058ee:	f7fc fdf7 	bl	80024e0 <HAL_GetTick>
 80058f2:	4602      	mov	r2, r0
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	1ad3      	subs	r3, r2, r3
 80058f8:	6a3a      	ldr	r2, [r7, #32]
 80058fa:	429a      	cmp	r2, r3
 80058fc:	d302      	bcc.n	8005904 <UART_WaitOnFlagUntilTimeout+0x30>
 80058fe:	6a3b      	ldr	r3, [r7, #32]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d101      	bne.n	8005908 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005904:	2303      	movs	r3, #3
 8005906:	e03a      	b.n	800597e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	68db      	ldr	r3, [r3, #12]
 800590e:	f003 0304 	and.w	r3, r3, #4
 8005912:	2b00      	cmp	r3, #0
 8005914:	d023      	beq.n	800595e <UART_WaitOnFlagUntilTimeout+0x8a>
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	2b80      	cmp	r3, #128	@ 0x80
 800591a:	d020      	beq.n	800595e <UART_WaitOnFlagUntilTimeout+0x8a>
 800591c:	68bb      	ldr	r3, [r7, #8]
 800591e:	2b40      	cmp	r3, #64	@ 0x40
 8005920:	d01d      	beq.n	800595e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f003 0308 	and.w	r3, r3, #8
 800592c:	2b08      	cmp	r3, #8
 800592e:	d116      	bne.n	800595e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005930:	2300      	movs	r3, #0
 8005932:	617b      	str	r3, [r7, #20]
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	617b      	str	r3, [r7, #20]
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	617b      	str	r3, [r7, #20]
 8005944:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005946:	68f8      	ldr	r0, [r7, #12]
 8005948:	f000 f81d 	bl	8005986 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2208      	movs	r2, #8
 8005950:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2200      	movs	r2, #0
 8005956:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800595a:	2301      	movs	r3, #1
 800595c:	e00f      	b.n	800597e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	4013      	ands	r3, r2
 8005968:	68ba      	ldr	r2, [r7, #8]
 800596a:	429a      	cmp	r2, r3
 800596c:	bf0c      	ite	eq
 800596e:	2301      	moveq	r3, #1
 8005970:	2300      	movne	r3, #0
 8005972:	b2db      	uxtb	r3, r3
 8005974:	461a      	mov	r2, r3
 8005976:	79fb      	ldrb	r3, [r7, #7]
 8005978:	429a      	cmp	r2, r3
 800597a:	d0b4      	beq.n	80058e6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800597c:	2300      	movs	r3, #0
}
 800597e:	4618      	mov	r0, r3
 8005980:	3718      	adds	r7, #24
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}

08005986 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005986:	b480      	push	{r7}
 8005988:	b095      	sub	sp, #84	@ 0x54
 800598a:	af00      	add	r7, sp, #0
 800598c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	330c      	adds	r3, #12
 8005994:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005996:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005998:	e853 3f00 	ldrex	r3, [r3]
 800599c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800599e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059a0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80059a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	330c      	adds	r3, #12
 80059ac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80059ae:	643a      	str	r2, [r7, #64]	@ 0x40
 80059b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059b2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80059b4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80059b6:	e841 2300 	strex	r3, r2, [r1]
 80059ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80059bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d1e5      	bne.n	800598e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	3314      	adds	r3, #20
 80059c8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ca:	6a3b      	ldr	r3, [r7, #32]
 80059cc:	e853 3f00 	ldrex	r3, [r3]
 80059d0:	61fb      	str	r3, [r7, #28]
   return(result);
 80059d2:	69fb      	ldr	r3, [r7, #28]
 80059d4:	f023 0301 	bic.w	r3, r3, #1
 80059d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	3314      	adds	r3, #20
 80059e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80059e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80059e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059e6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80059e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059ea:	e841 2300 	strex	r3, r2, [r1]
 80059ee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80059f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d1e5      	bne.n	80059c2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059fa:	2b01      	cmp	r3, #1
 80059fc:	d119      	bne.n	8005a32 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	330c      	adds	r3, #12
 8005a04:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	e853 3f00 	ldrex	r3, [r3]
 8005a0c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a0e:	68bb      	ldr	r3, [r7, #8]
 8005a10:	f023 0310 	bic.w	r3, r3, #16
 8005a14:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	330c      	adds	r3, #12
 8005a1c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a1e:	61ba      	str	r2, [r7, #24]
 8005a20:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a22:	6979      	ldr	r1, [r7, #20]
 8005a24:	69ba      	ldr	r2, [r7, #24]
 8005a26:	e841 2300 	strex	r3, r2, [r1]
 8005a2a:	613b      	str	r3, [r7, #16]
   return(result);
 8005a2c:	693b      	ldr	r3, [r7, #16]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d1e5      	bne.n	80059fe <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2220      	movs	r2, #32
 8005a36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005a40:	bf00      	nop
 8005a42:	3754      	adds	r7, #84	@ 0x54
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bc80      	pop	{r7}
 8005a48:	4770      	bx	lr
	...

08005a4c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b084      	sub	sp, #16
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	691b      	ldr	r3, [r3, #16]
 8005a5a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	68da      	ldr	r2, [r3, #12]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	430a      	orrs	r2, r1
 8005a68:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	689a      	ldr	r2, [r3, #8]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	691b      	ldr	r3, [r3, #16]
 8005a72:	431a      	orrs	r2, r3
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	695b      	ldr	r3, [r3, #20]
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	68db      	ldr	r3, [r3, #12]
 8005a82:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005a86:	f023 030c 	bic.w	r3, r3, #12
 8005a8a:	687a      	ldr	r2, [r7, #4]
 8005a8c:	6812      	ldr	r2, [r2, #0]
 8005a8e:	68b9      	ldr	r1, [r7, #8]
 8005a90:	430b      	orrs	r3, r1
 8005a92:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	695b      	ldr	r3, [r3, #20]
 8005a9a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	699a      	ldr	r2, [r3, #24]
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	430a      	orrs	r2, r1
 8005aa8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	4a2c      	ldr	r2, [pc, #176]	@ (8005b60 <UART_SetConfig+0x114>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d103      	bne.n	8005abc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005ab4:	f7ff f856 	bl	8004b64 <HAL_RCC_GetPCLK2Freq>
 8005ab8:	60f8      	str	r0, [r7, #12]
 8005aba:	e002      	b.n	8005ac2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005abc:	f7ff f83e 	bl	8004b3c <HAL_RCC_GetPCLK1Freq>
 8005ac0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005ac2:	68fa      	ldr	r2, [r7, #12]
 8005ac4:	4613      	mov	r3, r2
 8005ac6:	009b      	lsls	r3, r3, #2
 8005ac8:	4413      	add	r3, r2
 8005aca:	009a      	lsls	r2, r3, #2
 8005acc:	441a      	add	r2, r3
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	685b      	ldr	r3, [r3, #4]
 8005ad2:	009b      	lsls	r3, r3, #2
 8005ad4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ad8:	4a22      	ldr	r2, [pc, #136]	@ (8005b64 <UART_SetConfig+0x118>)
 8005ada:	fba2 2303 	umull	r2, r3, r2, r3
 8005ade:	095b      	lsrs	r3, r3, #5
 8005ae0:	0119      	lsls	r1, r3, #4
 8005ae2:	68fa      	ldr	r2, [r7, #12]
 8005ae4:	4613      	mov	r3, r2
 8005ae6:	009b      	lsls	r3, r3, #2
 8005ae8:	4413      	add	r3, r2
 8005aea:	009a      	lsls	r2, r3, #2
 8005aec:	441a      	add	r2, r3
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	009b      	lsls	r3, r3, #2
 8005af4:	fbb2 f2f3 	udiv	r2, r2, r3
 8005af8:	4b1a      	ldr	r3, [pc, #104]	@ (8005b64 <UART_SetConfig+0x118>)
 8005afa:	fba3 0302 	umull	r0, r3, r3, r2
 8005afe:	095b      	lsrs	r3, r3, #5
 8005b00:	2064      	movs	r0, #100	@ 0x64
 8005b02:	fb00 f303 	mul.w	r3, r0, r3
 8005b06:	1ad3      	subs	r3, r2, r3
 8005b08:	011b      	lsls	r3, r3, #4
 8005b0a:	3332      	adds	r3, #50	@ 0x32
 8005b0c:	4a15      	ldr	r2, [pc, #84]	@ (8005b64 <UART_SetConfig+0x118>)
 8005b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8005b12:	095b      	lsrs	r3, r3, #5
 8005b14:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005b18:	4419      	add	r1, r3
 8005b1a:	68fa      	ldr	r2, [r7, #12]
 8005b1c:	4613      	mov	r3, r2
 8005b1e:	009b      	lsls	r3, r3, #2
 8005b20:	4413      	add	r3, r2
 8005b22:	009a      	lsls	r2, r3, #2
 8005b24:	441a      	add	r2, r3
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	685b      	ldr	r3, [r3, #4]
 8005b2a:	009b      	lsls	r3, r3, #2
 8005b2c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b30:	4b0c      	ldr	r3, [pc, #48]	@ (8005b64 <UART_SetConfig+0x118>)
 8005b32:	fba3 0302 	umull	r0, r3, r3, r2
 8005b36:	095b      	lsrs	r3, r3, #5
 8005b38:	2064      	movs	r0, #100	@ 0x64
 8005b3a:	fb00 f303 	mul.w	r3, r0, r3
 8005b3e:	1ad3      	subs	r3, r2, r3
 8005b40:	011b      	lsls	r3, r3, #4
 8005b42:	3332      	adds	r3, #50	@ 0x32
 8005b44:	4a07      	ldr	r2, [pc, #28]	@ (8005b64 <UART_SetConfig+0x118>)
 8005b46:	fba2 2303 	umull	r2, r3, r2, r3
 8005b4a:	095b      	lsrs	r3, r3, #5
 8005b4c:	f003 020f 	and.w	r2, r3, #15
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	440a      	add	r2, r1
 8005b56:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005b58:	bf00      	nop
 8005b5a:	3710      	adds	r7, #16
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bd80      	pop	{r7, pc}
 8005b60:	40013800 	.word	0x40013800
 8005b64:	51eb851f 	.word	0x51eb851f

08005b68 <memset>:
 8005b68:	4603      	mov	r3, r0
 8005b6a:	4402      	add	r2, r0
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d100      	bne.n	8005b72 <memset+0xa>
 8005b70:	4770      	bx	lr
 8005b72:	f803 1b01 	strb.w	r1, [r3], #1
 8005b76:	e7f9      	b.n	8005b6c <memset+0x4>

08005b78 <__errno>:
 8005b78:	4b01      	ldr	r3, [pc, #4]	@ (8005b80 <__errno+0x8>)
 8005b7a:	6818      	ldr	r0, [r3, #0]
 8005b7c:	4770      	bx	lr
 8005b7e:	bf00      	nop
 8005b80:	20000028 	.word	0x20000028

08005b84 <__libc_init_array>:
 8005b84:	b570      	push	{r4, r5, r6, lr}
 8005b86:	2600      	movs	r6, #0
 8005b88:	4d0c      	ldr	r5, [pc, #48]	@ (8005bbc <__libc_init_array+0x38>)
 8005b8a:	4c0d      	ldr	r4, [pc, #52]	@ (8005bc0 <__libc_init_array+0x3c>)
 8005b8c:	1b64      	subs	r4, r4, r5
 8005b8e:	10a4      	asrs	r4, r4, #2
 8005b90:	42a6      	cmp	r6, r4
 8005b92:	d109      	bne.n	8005ba8 <__libc_init_array+0x24>
 8005b94:	f000 fcbc 	bl	8006510 <_init>
 8005b98:	2600      	movs	r6, #0
 8005b9a:	4d0a      	ldr	r5, [pc, #40]	@ (8005bc4 <__libc_init_array+0x40>)
 8005b9c:	4c0a      	ldr	r4, [pc, #40]	@ (8005bc8 <__libc_init_array+0x44>)
 8005b9e:	1b64      	subs	r4, r4, r5
 8005ba0:	10a4      	asrs	r4, r4, #2
 8005ba2:	42a6      	cmp	r6, r4
 8005ba4:	d105      	bne.n	8005bb2 <__libc_init_array+0x2e>
 8005ba6:	bd70      	pop	{r4, r5, r6, pc}
 8005ba8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005bac:	4798      	blx	r3
 8005bae:	3601      	adds	r6, #1
 8005bb0:	e7ee      	b.n	8005b90 <__libc_init_array+0xc>
 8005bb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005bb6:	4798      	blx	r3
 8005bb8:	3601      	adds	r6, #1
 8005bba:	e7f2      	b.n	8005ba2 <__libc_init_array+0x1e>
 8005bbc:	080066e0 	.word	0x080066e0
 8005bc0:	080066e0 	.word	0x080066e0
 8005bc4:	080066e0 	.word	0x080066e0
 8005bc8:	080066e4 	.word	0x080066e4

08005bcc <memcpy>:
 8005bcc:	440a      	add	r2, r1
 8005bce:	4291      	cmp	r1, r2
 8005bd0:	f100 33ff 	add.w	r3, r0, #4294967295
 8005bd4:	d100      	bne.n	8005bd8 <memcpy+0xc>
 8005bd6:	4770      	bx	lr
 8005bd8:	b510      	push	{r4, lr}
 8005bda:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005bde:	4291      	cmp	r1, r2
 8005be0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005be4:	d1f9      	bne.n	8005bda <memcpy+0xe>
 8005be6:	bd10      	pop	{r4, pc}

08005be8 <acosf>:
 8005be8:	b538      	push	{r3, r4, r5, lr}
 8005bea:	4604      	mov	r4, r0
 8005bec:	f000 f86a 	bl	8005cc4 <__ieee754_acosf>
 8005bf0:	4621      	mov	r1, r4
 8005bf2:	4605      	mov	r5, r0
 8005bf4:	4620      	mov	r0, r4
 8005bf6:	f7fa fd7d 	bl	80006f4 <__aeabi_fcmpun>
 8005bfa:	b980      	cbnz	r0, 8005c1e <acosf+0x36>
 8005bfc:	4620      	mov	r0, r4
 8005bfe:	f000 f82e 	bl	8005c5e <fabsf>
 8005c02:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8005c06:	f7fa fd6b 	bl	80006e0 <__aeabi_fcmpgt>
 8005c0a:	b140      	cbz	r0, 8005c1e <acosf+0x36>
 8005c0c:	f7ff ffb4 	bl	8005b78 <__errno>
 8005c10:	2321      	movs	r3, #33	@ 0x21
 8005c12:	6003      	str	r3, [r0, #0]
 8005c14:	4803      	ldr	r0, [pc, #12]	@ (8005c24 <acosf+0x3c>)
 8005c16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005c1a:	f000 b82b 	b.w	8005c74 <nanf>
 8005c1e:	4628      	mov	r0, r5
 8005c20:	bd38      	pop	{r3, r4, r5, pc}
 8005c22:	bf00      	nop
 8005c24:	0800669e 	.word	0x0800669e

08005c28 <atan2f>:
 8005c28:	f000 b9ae 	b.w	8005f88 <__ieee754_atan2f>

08005c2c <hypotf>:
 8005c2c:	b570      	push	{r4, r5, r6, lr}
 8005c2e:	4606      	mov	r6, r0
 8005c30:	460d      	mov	r5, r1
 8005c32:	f000 fa31 	bl	8006098 <__ieee754_hypotf>
 8005c36:	4604      	mov	r4, r0
 8005c38:	f000 f814 	bl	8005c64 <finitef>
 8005c3c:	b968      	cbnz	r0, 8005c5a <hypotf+0x2e>
 8005c3e:	4630      	mov	r0, r6
 8005c40:	f000 f810 	bl	8005c64 <finitef>
 8005c44:	b148      	cbz	r0, 8005c5a <hypotf+0x2e>
 8005c46:	4628      	mov	r0, r5
 8005c48:	f000 f80c 	bl	8005c64 <finitef>
 8005c4c:	b128      	cbz	r0, 8005c5a <hypotf+0x2e>
 8005c4e:	f7ff ff93 	bl	8005b78 <__errno>
 8005c52:	2322      	movs	r3, #34	@ 0x22
 8005c54:	f04f 44ff 	mov.w	r4, #2139095040	@ 0x7f800000
 8005c58:	6003      	str	r3, [r0, #0]
 8005c5a:	4620      	mov	r0, r4
 8005c5c:	bd70      	pop	{r4, r5, r6, pc}

08005c5e <fabsf>:
 8005c5e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8005c62:	4770      	bx	lr

08005c64 <finitef>:
 8005c64:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8005c68:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8005c6c:	bfac      	ite	ge
 8005c6e:	2000      	movge	r0, #0
 8005c70:	2001      	movlt	r0, #1
 8005c72:	4770      	bx	lr

08005c74 <nanf>:
 8005c74:	4800      	ldr	r0, [pc, #0]	@ (8005c78 <nanf+0x4>)
 8005c76:	4770      	bx	lr
 8005c78:	7fc00000 	.word	0x7fc00000

08005c7c <roundf>:
 8005c7c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8005c80:	3b7f      	subs	r3, #127	@ 0x7f
 8005c82:	2b16      	cmp	r3, #22
 8005c84:	4601      	mov	r1, r0
 8005c86:	b510      	push	{r4, lr}
 8005c88:	dc14      	bgt.n	8005cb4 <roundf+0x38>
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	da07      	bge.n	8005c9e <roundf+0x22>
 8005c8e:	3301      	adds	r3, #1
 8005c90:	f000 4100 	and.w	r1, r0, #2147483648	@ 0x80000000
 8005c94:	d101      	bne.n	8005c9a <roundf+0x1e>
 8005c96:	f041 517e 	orr.w	r1, r1, #1065353216	@ 0x3f800000
 8005c9a:	4608      	mov	r0, r1
 8005c9c:	bd10      	pop	{r4, pc}
 8005c9e:	4a08      	ldr	r2, [pc, #32]	@ (8005cc0 <roundf+0x44>)
 8005ca0:	411a      	asrs	r2, r3
 8005ca2:	4202      	tst	r2, r0
 8005ca4:	d0f9      	beq.n	8005c9a <roundf+0x1e>
 8005ca6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005caa:	4119      	asrs	r1, r3
 8005cac:	4401      	add	r1, r0
 8005cae:	ea21 0102 	bic.w	r1, r1, r2
 8005cb2:	e7f2      	b.n	8005c9a <roundf+0x1e>
 8005cb4:	2b80      	cmp	r3, #128	@ 0x80
 8005cb6:	d1f0      	bne.n	8005c9a <roundf+0x1e>
 8005cb8:	f7fa fa4e 	bl	8000158 <__addsf3>
 8005cbc:	4601      	mov	r1, r0
 8005cbe:	e7ec      	b.n	8005c9a <roundf+0x1e>
 8005cc0:	007fffff 	.word	0x007fffff

08005cc4 <__ieee754_acosf>:
 8005cc4:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 8005cc8:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8005ccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cce:	4605      	mov	r5, r0
 8005cd0:	d104      	bne.n	8005cdc <__ieee754_acosf+0x18>
 8005cd2:	2800      	cmp	r0, #0
 8005cd4:	f340 8136 	ble.w	8005f44 <__ieee754_acosf+0x280>
 8005cd8:	2000      	movs	r0, #0
 8005cda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005cdc:	d906      	bls.n	8005cec <__ieee754_acosf+0x28>
 8005cde:	4601      	mov	r1, r0
 8005ce0:	f7fa fa38 	bl	8000154 <__aeabi_fsub>
 8005ce4:	4601      	mov	r1, r0
 8005ce6:	f7fa fbf3 	bl	80004d0 <__aeabi_fdiv>
 8005cea:	e7f6      	b.n	8005cda <__ieee754_acosf+0x16>
 8005cec:	f1b2 5f7c 	cmp.w	r2, #1056964608	@ 0x3f000000
 8005cf0:	d257      	bcs.n	8005da2 <__ieee754_acosf+0xde>
 8005cf2:	f1b2 5f0c 	cmp.w	r2, #587202560	@ 0x23000000
 8005cf6:	f240 8127 	bls.w	8005f48 <__ieee754_acosf+0x284>
 8005cfa:	4601      	mov	r1, r0
 8005cfc:	f7fa fb34 	bl	8000368 <__aeabi_fmul>
 8005d00:	4604      	mov	r4, r0
 8005d02:	4992      	ldr	r1, [pc, #584]	@ (8005f4c <__ieee754_acosf+0x288>)
 8005d04:	f7fa fb30 	bl	8000368 <__aeabi_fmul>
 8005d08:	4991      	ldr	r1, [pc, #580]	@ (8005f50 <__ieee754_acosf+0x28c>)
 8005d0a:	f7fa fa25 	bl	8000158 <__addsf3>
 8005d0e:	4621      	mov	r1, r4
 8005d10:	f7fa fb2a 	bl	8000368 <__aeabi_fmul>
 8005d14:	498f      	ldr	r1, [pc, #572]	@ (8005f54 <__ieee754_acosf+0x290>)
 8005d16:	f7fa fa1d 	bl	8000154 <__aeabi_fsub>
 8005d1a:	4621      	mov	r1, r4
 8005d1c:	f7fa fb24 	bl	8000368 <__aeabi_fmul>
 8005d20:	498d      	ldr	r1, [pc, #564]	@ (8005f58 <__ieee754_acosf+0x294>)
 8005d22:	f7fa fa19 	bl	8000158 <__addsf3>
 8005d26:	4621      	mov	r1, r4
 8005d28:	f7fa fb1e 	bl	8000368 <__aeabi_fmul>
 8005d2c:	498b      	ldr	r1, [pc, #556]	@ (8005f5c <__ieee754_acosf+0x298>)
 8005d2e:	f7fa fa11 	bl	8000154 <__aeabi_fsub>
 8005d32:	4621      	mov	r1, r4
 8005d34:	f7fa fb18 	bl	8000368 <__aeabi_fmul>
 8005d38:	4989      	ldr	r1, [pc, #548]	@ (8005f60 <__ieee754_acosf+0x29c>)
 8005d3a:	f7fa fa0d 	bl	8000158 <__addsf3>
 8005d3e:	4621      	mov	r1, r4
 8005d40:	f7fa fb12 	bl	8000368 <__aeabi_fmul>
 8005d44:	4987      	ldr	r1, [pc, #540]	@ (8005f64 <__ieee754_acosf+0x2a0>)
 8005d46:	4606      	mov	r6, r0
 8005d48:	4620      	mov	r0, r4
 8005d4a:	f7fa fb0d 	bl	8000368 <__aeabi_fmul>
 8005d4e:	4986      	ldr	r1, [pc, #536]	@ (8005f68 <__ieee754_acosf+0x2a4>)
 8005d50:	f7fa fa00 	bl	8000154 <__aeabi_fsub>
 8005d54:	4621      	mov	r1, r4
 8005d56:	f7fa fb07 	bl	8000368 <__aeabi_fmul>
 8005d5a:	4984      	ldr	r1, [pc, #528]	@ (8005f6c <__ieee754_acosf+0x2a8>)
 8005d5c:	f7fa f9fc 	bl	8000158 <__addsf3>
 8005d60:	4621      	mov	r1, r4
 8005d62:	f7fa fb01 	bl	8000368 <__aeabi_fmul>
 8005d66:	4982      	ldr	r1, [pc, #520]	@ (8005f70 <__ieee754_acosf+0x2ac>)
 8005d68:	f7fa f9f4 	bl	8000154 <__aeabi_fsub>
 8005d6c:	4621      	mov	r1, r4
 8005d6e:	f7fa fafb 	bl	8000368 <__aeabi_fmul>
 8005d72:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8005d76:	f7fa f9ef 	bl	8000158 <__addsf3>
 8005d7a:	4601      	mov	r1, r0
 8005d7c:	4630      	mov	r0, r6
 8005d7e:	f7fa fba7 	bl	80004d0 <__aeabi_fdiv>
 8005d82:	4629      	mov	r1, r5
 8005d84:	f7fa faf0 	bl	8000368 <__aeabi_fmul>
 8005d88:	4601      	mov	r1, r0
 8005d8a:	487a      	ldr	r0, [pc, #488]	@ (8005f74 <__ieee754_acosf+0x2b0>)
 8005d8c:	f7fa f9e2 	bl	8000154 <__aeabi_fsub>
 8005d90:	4601      	mov	r1, r0
 8005d92:	4628      	mov	r0, r5
 8005d94:	f7fa f9de 	bl	8000154 <__aeabi_fsub>
 8005d98:	4601      	mov	r1, r0
 8005d9a:	4877      	ldr	r0, [pc, #476]	@ (8005f78 <__ieee754_acosf+0x2b4>)
 8005d9c:	f7fa f9da 	bl	8000154 <__aeabi_fsub>
 8005da0:	e79b      	b.n	8005cda <__ieee754_acosf+0x16>
 8005da2:	2800      	cmp	r0, #0
 8005da4:	da5c      	bge.n	8005e60 <__ieee754_acosf+0x19c>
 8005da6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8005daa:	f7fa f9d5 	bl	8000158 <__addsf3>
 8005dae:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8005db2:	f7fa fad9 	bl	8000368 <__aeabi_fmul>
 8005db6:	4604      	mov	r4, r0
 8005db8:	4964      	ldr	r1, [pc, #400]	@ (8005f4c <__ieee754_acosf+0x288>)
 8005dba:	f7fa fad5 	bl	8000368 <__aeabi_fmul>
 8005dbe:	4964      	ldr	r1, [pc, #400]	@ (8005f50 <__ieee754_acosf+0x28c>)
 8005dc0:	f7fa f9ca 	bl	8000158 <__addsf3>
 8005dc4:	4621      	mov	r1, r4
 8005dc6:	f7fa facf 	bl	8000368 <__aeabi_fmul>
 8005dca:	4962      	ldr	r1, [pc, #392]	@ (8005f54 <__ieee754_acosf+0x290>)
 8005dcc:	f7fa f9c2 	bl	8000154 <__aeabi_fsub>
 8005dd0:	4621      	mov	r1, r4
 8005dd2:	f7fa fac9 	bl	8000368 <__aeabi_fmul>
 8005dd6:	4960      	ldr	r1, [pc, #384]	@ (8005f58 <__ieee754_acosf+0x294>)
 8005dd8:	f7fa f9be 	bl	8000158 <__addsf3>
 8005ddc:	4621      	mov	r1, r4
 8005dde:	f7fa fac3 	bl	8000368 <__aeabi_fmul>
 8005de2:	495e      	ldr	r1, [pc, #376]	@ (8005f5c <__ieee754_acosf+0x298>)
 8005de4:	f7fa f9b6 	bl	8000154 <__aeabi_fsub>
 8005de8:	4621      	mov	r1, r4
 8005dea:	f7fa fabd 	bl	8000368 <__aeabi_fmul>
 8005dee:	495c      	ldr	r1, [pc, #368]	@ (8005f60 <__ieee754_acosf+0x29c>)
 8005df0:	f7fa f9b2 	bl	8000158 <__addsf3>
 8005df4:	4621      	mov	r1, r4
 8005df6:	f7fa fab7 	bl	8000368 <__aeabi_fmul>
 8005dfa:	495a      	ldr	r1, [pc, #360]	@ (8005f64 <__ieee754_acosf+0x2a0>)
 8005dfc:	4605      	mov	r5, r0
 8005dfe:	4620      	mov	r0, r4
 8005e00:	f7fa fab2 	bl	8000368 <__aeabi_fmul>
 8005e04:	4958      	ldr	r1, [pc, #352]	@ (8005f68 <__ieee754_acosf+0x2a4>)
 8005e06:	f7fa f9a5 	bl	8000154 <__aeabi_fsub>
 8005e0a:	4621      	mov	r1, r4
 8005e0c:	f7fa faac 	bl	8000368 <__aeabi_fmul>
 8005e10:	4956      	ldr	r1, [pc, #344]	@ (8005f6c <__ieee754_acosf+0x2a8>)
 8005e12:	f7fa f9a1 	bl	8000158 <__addsf3>
 8005e16:	4621      	mov	r1, r4
 8005e18:	f7fa faa6 	bl	8000368 <__aeabi_fmul>
 8005e1c:	4954      	ldr	r1, [pc, #336]	@ (8005f70 <__ieee754_acosf+0x2ac>)
 8005e1e:	f7fa f999 	bl	8000154 <__aeabi_fsub>
 8005e22:	4621      	mov	r1, r4
 8005e24:	f7fa faa0 	bl	8000368 <__aeabi_fmul>
 8005e28:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8005e2c:	f7fa f994 	bl	8000158 <__addsf3>
 8005e30:	4606      	mov	r6, r0
 8005e32:	4620      	mov	r0, r4
 8005e34:	f000 fafc 	bl	8006430 <__ieee754_sqrtf>
 8005e38:	4604      	mov	r4, r0
 8005e3a:	4631      	mov	r1, r6
 8005e3c:	4628      	mov	r0, r5
 8005e3e:	f7fa fb47 	bl	80004d0 <__aeabi_fdiv>
 8005e42:	4621      	mov	r1, r4
 8005e44:	f7fa fa90 	bl	8000368 <__aeabi_fmul>
 8005e48:	494a      	ldr	r1, [pc, #296]	@ (8005f74 <__ieee754_acosf+0x2b0>)
 8005e4a:	f7fa f983 	bl	8000154 <__aeabi_fsub>
 8005e4e:	4621      	mov	r1, r4
 8005e50:	f7fa f982 	bl	8000158 <__addsf3>
 8005e54:	4601      	mov	r1, r0
 8005e56:	f7fa f97f 	bl	8000158 <__addsf3>
 8005e5a:	4601      	mov	r1, r0
 8005e5c:	4847      	ldr	r0, [pc, #284]	@ (8005f7c <__ieee754_acosf+0x2b8>)
 8005e5e:	e79d      	b.n	8005d9c <__ieee754_acosf+0xd8>
 8005e60:	4601      	mov	r1, r0
 8005e62:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8005e66:	f7fa f975 	bl	8000154 <__aeabi_fsub>
 8005e6a:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8005e6e:	f7fa fa7b 	bl	8000368 <__aeabi_fmul>
 8005e72:	4604      	mov	r4, r0
 8005e74:	f000 fadc 	bl	8006430 <__ieee754_sqrtf>
 8005e78:	4934      	ldr	r1, [pc, #208]	@ (8005f4c <__ieee754_acosf+0x288>)
 8005e7a:	4605      	mov	r5, r0
 8005e7c:	f420 667f 	bic.w	r6, r0, #4080	@ 0xff0
 8005e80:	4620      	mov	r0, r4
 8005e82:	f7fa fa71 	bl	8000368 <__aeabi_fmul>
 8005e86:	4932      	ldr	r1, [pc, #200]	@ (8005f50 <__ieee754_acosf+0x28c>)
 8005e88:	f7fa f966 	bl	8000158 <__addsf3>
 8005e8c:	4621      	mov	r1, r4
 8005e8e:	f7fa fa6b 	bl	8000368 <__aeabi_fmul>
 8005e92:	4930      	ldr	r1, [pc, #192]	@ (8005f54 <__ieee754_acosf+0x290>)
 8005e94:	f7fa f95e 	bl	8000154 <__aeabi_fsub>
 8005e98:	4621      	mov	r1, r4
 8005e9a:	f7fa fa65 	bl	8000368 <__aeabi_fmul>
 8005e9e:	492e      	ldr	r1, [pc, #184]	@ (8005f58 <__ieee754_acosf+0x294>)
 8005ea0:	f7fa f95a 	bl	8000158 <__addsf3>
 8005ea4:	4621      	mov	r1, r4
 8005ea6:	f7fa fa5f 	bl	8000368 <__aeabi_fmul>
 8005eaa:	492c      	ldr	r1, [pc, #176]	@ (8005f5c <__ieee754_acosf+0x298>)
 8005eac:	f7fa f952 	bl	8000154 <__aeabi_fsub>
 8005eb0:	4621      	mov	r1, r4
 8005eb2:	f7fa fa59 	bl	8000368 <__aeabi_fmul>
 8005eb6:	492a      	ldr	r1, [pc, #168]	@ (8005f60 <__ieee754_acosf+0x29c>)
 8005eb8:	f7fa f94e 	bl	8000158 <__addsf3>
 8005ebc:	4621      	mov	r1, r4
 8005ebe:	f7fa fa53 	bl	8000368 <__aeabi_fmul>
 8005ec2:	4928      	ldr	r1, [pc, #160]	@ (8005f64 <__ieee754_acosf+0x2a0>)
 8005ec4:	4607      	mov	r7, r0
 8005ec6:	4620      	mov	r0, r4
 8005ec8:	f7fa fa4e 	bl	8000368 <__aeabi_fmul>
 8005ecc:	4926      	ldr	r1, [pc, #152]	@ (8005f68 <__ieee754_acosf+0x2a4>)
 8005ece:	f7fa f941 	bl	8000154 <__aeabi_fsub>
 8005ed2:	4621      	mov	r1, r4
 8005ed4:	f7fa fa48 	bl	8000368 <__aeabi_fmul>
 8005ed8:	4924      	ldr	r1, [pc, #144]	@ (8005f6c <__ieee754_acosf+0x2a8>)
 8005eda:	f7fa f93d 	bl	8000158 <__addsf3>
 8005ede:	4621      	mov	r1, r4
 8005ee0:	f7fa fa42 	bl	8000368 <__aeabi_fmul>
 8005ee4:	4922      	ldr	r1, [pc, #136]	@ (8005f70 <__ieee754_acosf+0x2ac>)
 8005ee6:	f7fa f935 	bl	8000154 <__aeabi_fsub>
 8005eea:	4621      	mov	r1, r4
 8005eec:	f7fa fa3c 	bl	8000368 <__aeabi_fmul>
 8005ef0:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8005ef4:	f7fa f930 	bl	8000158 <__addsf3>
 8005ef8:	4601      	mov	r1, r0
 8005efa:	4638      	mov	r0, r7
 8005efc:	f7fa fae8 	bl	80004d0 <__aeabi_fdiv>
 8005f00:	4629      	mov	r1, r5
 8005f02:	f7fa fa31 	bl	8000368 <__aeabi_fmul>
 8005f06:	f026 060f 	bic.w	r6, r6, #15
 8005f0a:	4607      	mov	r7, r0
 8005f0c:	4631      	mov	r1, r6
 8005f0e:	4630      	mov	r0, r6
 8005f10:	f7fa fa2a 	bl	8000368 <__aeabi_fmul>
 8005f14:	4601      	mov	r1, r0
 8005f16:	4620      	mov	r0, r4
 8005f18:	f7fa f91c 	bl	8000154 <__aeabi_fsub>
 8005f1c:	4631      	mov	r1, r6
 8005f1e:	4604      	mov	r4, r0
 8005f20:	4628      	mov	r0, r5
 8005f22:	f7fa f919 	bl	8000158 <__addsf3>
 8005f26:	4601      	mov	r1, r0
 8005f28:	4620      	mov	r0, r4
 8005f2a:	f7fa fad1 	bl	80004d0 <__aeabi_fdiv>
 8005f2e:	4601      	mov	r1, r0
 8005f30:	4638      	mov	r0, r7
 8005f32:	f7fa f911 	bl	8000158 <__addsf3>
 8005f36:	4631      	mov	r1, r6
 8005f38:	f7fa f90e 	bl	8000158 <__addsf3>
 8005f3c:	4601      	mov	r1, r0
 8005f3e:	f7fa f90b 	bl	8000158 <__addsf3>
 8005f42:	e6ca      	b.n	8005cda <__ieee754_acosf+0x16>
 8005f44:	480e      	ldr	r0, [pc, #56]	@ (8005f80 <__ieee754_acosf+0x2bc>)
 8005f46:	e6c8      	b.n	8005cda <__ieee754_acosf+0x16>
 8005f48:	480e      	ldr	r0, [pc, #56]	@ (8005f84 <__ieee754_acosf+0x2c0>)
 8005f4a:	e6c6      	b.n	8005cda <__ieee754_acosf+0x16>
 8005f4c:	3811ef08 	.word	0x3811ef08
 8005f50:	3a4f7f04 	.word	0x3a4f7f04
 8005f54:	3d241146 	.word	0x3d241146
 8005f58:	3e4e0aa8 	.word	0x3e4e0aa8
 8005f5c:	3ea6b090 	.word	0x3ea6b090
 8005f60:	3e2aaaab 	.word	0x3e2aaaab
 8005f64:	3d9dc62e 	.word	0x3d9dc62e
 8005f68:	3f303361 	.word	0x3f303361
 8005f6c:	4001572d 	.word	0x4001572d
 8005f70:	4019d139 	.word	0x4019d139
 8005f74:	33a22168 	.word	0x33a22168
 8005f78:	3fc90fda 	.word	0x3fc90fda
 8005f7c:	40490fda 	.word	0x40490fda
 8005f80:	40490fdb 	.word	0x40490fdb
 8005f84:	3fc90fdb 	.word	0x3fc90fdb

08005f88 <__ieee754_atan2f>:
 8005f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f8a:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 8005f8e:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 8005f92:	4603      	mov	r3, r0
 8005f94:	d805      	bhi.n	8005fa2 <__ieee754_atan2f+0x1a>
 8005f96:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 8005f9a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8005f9e:	4607      	mov	r7, r0
 8005fa0:	d904      	bls.n	8005fac <__ieee754_atan2f+0x24>
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	f7fa f8d8 	bl	8000158 <__addsf3>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	e010      	b.n	8005fce <__ieee754_atan2f+0x46>
 8005fac:	f1b1 5f7e 	cmp.w	r1, #1065353216	@ 0x3f800000
 8005fb0:	d103      	bne.n	8005fba <__ieee754_atan2f+0x32>
 8005fb2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005fb6:	f000 b92f 	b.w	8006218 <atanf>
 8005fba:	178c      	asrs	r4, r1, #30
 8005fbc:	f004 0402 	and.w	r4, r4, #2
 8005fc0:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8005fc4:	b92a      	cbnz	r2, 8005fd2 <__ieee754_atan2f+0x4a>
 8005fc6:	2c02      	cmp	r4, #2
 8005fc8:	d04b      	beq.n	8006062 <__ieee754_atan2f+0xda>
 8005fca:	2c03      	cmp	r4, #3
 8005fcc:	d04b      	beq.n	8006066 <__ieee754_atan2f+0xde>
 8005fce:	4618      	mov	r0, r3
 8005fd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005fd2:	b91e      	cbnz	r6, 8005fdc <__ieee754_atan2f+0x54>
 8005fd4:	2f00      	cmp	r7, #0
 8005fd6:	db4c      	blt.n	8006072 <__ieee754_atan2f+0xea>
 8005fd8:	4b27      	ldr	r3, [pc, #156]	@ (8006078 <__ieee754_atan2f+0xf0>)
 8005fda:	e7f8      	b.n	8005fce <__ieee754_atan2f+0x46>
 8005fdc:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 8005fe0:	d10e      	bne.n	8006000 <__ieee754_atan2f+0x78>
 8005fe2:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8005fe6:	f104 34ff 	add.w	r4, r4, #4294967295
 8005fea:	d105      	bne.n	8005ff8 <__ieee754_atan2f+0x70>
 8005fec:	2c02      	cmp	r4, #2
 8005fee:	d83c      	bhi.n	800606a <__ieee754_atan2f+0xe2>
 8005ff0:	4b22      	ldr	r3, [pc, #136]	@ (800607c <__ieee754_atan2f+0xf4>)
 8005ff2:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8005ff6:	e7ea      	b.n	8005fce <__ieee754_atan2f+0x46>
 8005ff8:	2c02      	cmp	r4, #2
 8005ffa:	d838      	bhi.n	800606e <__ieee754_atan2f+0xe6>
 8005ffc:	4b20      	ldr	r3, [pc, #128]	@ (8006080 <__ieee754_atan2f+0xf8>)
 8005ffe:	e7f8      	b.n	8005ff2 <__ieee754_atan2f+0x6a>
 8006000:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8006004:	d0e6      	beq.n	8005fd4 <__ieee754_atan2f+0x4c>
 8006006:	1b92      	subs	r2, r2, r6
 8006008:	f1b2 5ff4 	cmp.w	r2, #511705088	@ 0x1e800000
 800600c:	ea4f 50e2 	mov.w	r0, r2, asr #23
 8006010:	da17      	bge.n	8006042 <__ieee754_atan2f+0xba>
 8006012:	2900      	cmp	r1, #0
 8006014:	da01      	bge.n	800601a <__ieee754_atan2f+0x92>
 8006016:	303c      	adds	r0, #60	@ 0x3c
 8006018:	db15      	blt.n	8006046 <__ieee754_atan2f+0xbe>
 800601a:	4618      	mov	r0, r3
 800601c:	f7fa fa58 	bl	80004d0 <__aeabi_fdiv>
 8006020:	f7ff fe1d 	bl	8005c5e <fabsf>
 8006024:	f000 f8f8 	bl	8006218 <atanf>
 8006028:	4603      	mov	r3, r0
 800602a:	2c01      	cmp	r4, #1
 800602c:	d00d      	beq.n	800604a <__ieee754_atan2f+0xc2>
 800602e:	2c02      	cmp	r4, #2
 8006030:	d00e      	beq.n	8006050 <__ieee754_atan2f+0xc8>
 8006032:	2c00      	cmp	r4, #0
 8006034:	d0cb      	beq.n	8005fce <__ieee754_atan2f+0x46>
 8006036:	4913      	ldr	r1, [pc, #76]	@ (8006084 <__ieee754_atan2f+0xfc>)
 8006038:	4618      	mov	r0, r3
 800603a:	f7fa f88d 	bl	8000158 <__addsf3>
 800603e:	4912      	ldr	r1, [pc, #72]	@ (8006088 <__ieee754_atan2f+0x100>)
 8006040:	e00c      	b.n	800605c <__ieee754_atan2f+0xd4>
 8006042:	4b0d      	ldr	r3, [pc, #52]	@ (8006078 <__ieee754_atan2f+0xf0>)
 8006044:	e7f1      	b.n	800602a <__ieee754_atan2f+0xa2>
 8006046:	2300      	movs	r3, #0
 8006048:	e7ef      	b.n	800602a <__ieee754_atan2f+0xa2>
 800604a:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800604e:	e7be      	b.n	8005fce <__ieee754_atan2f+0x46>
 8006050:	490c      	ldr	r1, [pc, #48]	@ (8006084 <__ieee754_atan2f+0xfc>)
 8006052:	4618      	mov	r0, r3
 8006054:	f7fa f880 	bl	8000158 <__addsf3>
 8006058:	4601      	mov	r1, r0
 800605a:	480b      	ldr	r0, [pc, #44]	@ (8006088 <__ieee754_atan2f+0x100>)
 800605c:	f7fa f87a 	bl	8000154 <__aeabi_fsub>
 8006060:	e7a2      	b.n	8005fa8 <__ieee754_atan2f+0x20>
 8006062:	4b09      	ldr	r3, [pc, #36]	@ (8006088 <__ieee754_atan2f+0x100>)
 8006064:	e7b3      	b.n	8005fce <__ieee754_atan2f+0x46>
 8006066:	4b09      	ldr	r3, [pc, #36]	@ (800608c <__ieee754_atan2f+0x104>)
 8006068:	e7b1      	b.n	8005fce <__ieee754_atan2f+0x46>
 800606a:	4b09      	ldr	r3, [pc, #36]	@ (8006090 <__ieee754_atan2f+0x108>)
 800606c:	e7af      	b.n	8005fce <__ieee754_atan2f+0x46>
 800606e:	2300      	movs	r3, #0
 8006070:	e7ad      	b.n	8005fce <__ieee754_atan2f+0x46>
 8006072:	4b08      	ldr	r3, [pc, #32]	@ (8006094 <__ieee754_atan2f+0x10c>)
 8006074:	e7ab      	b.n	8005fce <__ieee754_atan2f+0x46>
 8006076:	bf00      	nop
 8006078:	3fc90fdb 	.word	0x3fc90fdb
 800607c:	080066ac 	.word	0x080066ac
 8006080:	080066a0 	.word	0x080066a0
 8006084:	33bbbd2e 	.word	0x33bbbd2e
 8006088:	40490fdb 	.word	0x40490fdb
 800608c:	c0490fdb 	.word	0xc0490fdb
 8006090:	3f490fdb 	.word	0x3f490fdb
 8006094:	bfc90fdb 	.word	0xbfc90fdb

08006098 <__ieee754_hypotf>:
 8006098:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800609c:	f020 4600 	bic.w	r6, r0, #2147483648	@ 0x80000000
 80060a0:	f021 4500 	bic.w	r5, r1, #2147483648	@ 0x80000000
 80060a4:	42ae      	cmp	r6, r5
 80060a6:	bfa2      	ittt	ge
 80060a8:	462b      	movge	r3, r5
 80060aa:	4635      	movge	r5, r6
 80060ac:	461e      	movge	r6, r3
 80060ae:	1bab      	subs	r3, r5, r6
 80060b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80060b4:	462c      	mov	r4, r5
 80060b6:	4637      	mov	r7, r6
 80060b8:	dd07      	ble.n	80060ca <__ieee754_hypotf+0x32>
 80060ba:	4631      	mov	r1, r6
 80060bc:	4628      	mov	r0, r5
 80060be:	f7fa f84b 	bl	8000158 <__addsf3>
 80060c2:	4604      	mov	r4, r0
 80060c4:	4620      	mov	r0, r4
 80060c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060ca:	f1b5 4fb1 	cmp.w	r5, #1484783616	@ 0x58800000
 80060ce:	dd69      	ble.n	80061a4 <__ieee754_hypotf+0x10c>
 80060d0:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 80060d4:	db0e      	blt.n	80060f4 <__ieee754_hypotf+0x5c>
 80060d6:	d00a      	beq.n	80060ee <__ieee754_hypotf+0x56>
 80060d8:	4631      	mov	r1, r6
 80060da:	4628      	mov	r0, r5
 80060dc:	f7fa f83c 	bl	8000158 <__addsf3>
 80060e0:	4604      	mov	r4, r0
 80060e2:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 80060e6:	d1ed      	bne.n	80060c4 <__ieee754_hypotf+0x2c>
 80060e8:	f04f 44ff 	mov.w	r4, #2139095040	@ 0x7f800000
 80060ec:	e7ea      	b.n	80060c4 <__ieee754_hypotf+0x2c>
 80060ee:	f04f 44ff 	mov.w	r4, #2139095040	@ 0x7f800000
 80060f2:	e7f6      	b.n	80060e2 <__ieee754_hypotf+0x4a>
 80060f4:	f105 455e 	add.w	r5, r5, #3724541952	@ 0xde000000
 80060f8:	f106 465e 	add.w	r6, r6, #3724541952	@ 0xde000000
 80060fc:	462c      	mov	r4, r5
 80060fe:	4637      	mov	r7, r6
 8006100:	f04f 0944 	mov.w	r9, #68	@ 0x44
 8006104:	f1b6 5f1a 	cmp.w	r6, #645922816	@ 0x26800000
 8006108:	da12      	bge.n	8006130 <__ieee754_hypotf+0x98>
 800610a:	2e00      	cmp	r6, #0
 800610c:	d0da      	beq.n	80060c4 <__ieee754_hypotf+0x2c>
 800610e:	f5b6 0f00 	cmp.w	r6, #8388608	@ 0x800000
 8006112:	da4a      	bge.n	80061aa <__ieee754_hypotf+0x112>
 8006114:	f04f 41fd 	mov.w	r1, #2122317824	@ 0x7e800000
 8006118:	4638      	mov	r0, r7
 800611a:	f7fa f925 	bl	8000368 <__aeabi_fmul>
 800611e:	f04f 41fd 	mov.w	r1, #2122317824	@ 0x7e800000
 8006122:	4607      	mov	r7, r0
 8006124:	4620      	mov	r0, r4
 8006126:	f7fa f91f 	bl	8000368 <__aeabi_fmul>
 800612a:	4604      	mov	r4, r0
 800612c:	f1a9 097e 	sub.w	r9, r9, #126	@ 0x7e
 8006130:	4639      	mov	r1, r7
 8006132:	4620      	mov	r0, r4
 8006134:	f7fa f80e 	bl	8000154 <__aeabi_fsub>
 8006138:	4601      	mov	r1, r0
 800613a:	4680      	mov	r8, r0
 800613c:	4638      	mov	r0, r7
 800613e:	f7fa fab1 	bl	80006a4 <__aeabi_fcmplt>
 8006142:	4b34      	ldr	r3, [pc, #208]	@ (8006214 <__ieee754_hypotf+0x17c>)
 8006144:	2800      	cmp	r0, #0
 8006146:	d039      	beq.n	80061bc <__ieee754_hypotf+0x124>
 8006148:	401d      	ands	r5, r3
 800614a:	4629      	mov	r1, r5
 800614c:	4628      	mov	r0, r5
 800614e:	f7fa f90b 	bl	8000368 <__aeabi_fmul>
 8006152:	4639      	mov	r1, r7
 8006154:	4606      	mov	r6, r0
 8006156:	f107 4000 	add.w	r0, r7, #2147483648	@ 0x80000000
 800615a:	f7fa f905 	bl	8000368 <__aeabi_fmul>
 800615e:	4629      	mov	r1, r5
 8006160:	4607      	mov	r7, r0
 8006162:	4620      	mov	r0, r4
 8006164:	f7f9 fff8 	bl	8000158 <__addsf3>
 8006168:	4629      	mov	r1, r5
 800616a:	4680      	mov	r8, r0
 800616c:	4620      	mov	r0, r4
 800616e:	f7f9 fff1 	bl	8000154 <__aeabi_fsub>
 8006172:	4601      	mov	r1, r0
 8006174:	4640      	mov	r0, r8
 8006176:	f7fa f8f7 	bl	8000368 <__aeabi_fmul>
 800617a:	4601      	mov	r1, r0
 800617c:	4638      	mov	r0, r7
 800617e:	f7f9 ffe9 	bl	8000154 <__aeabi_fsub>
 8006182:	4601      	mov	r1, r0
 8006184:	4630      	mov	r0, r6
 8006186:	f7f9 ffe5 	bl	8000154 <__aeabi_fsub>
 800618a:	f000 f951 	bl	8006430 <__ieee754_sqrtf>
 800618e:	4604      	mov	r4, r0
 8006190:	f1b9 0f00 	cmp.w	r9, #0
 8006194:	d096      	beq.n	80060c4 <__ieee754_hypotf+0x2c>
 8006196:	ea4f 51c9 	mov.w	r1, r9, lsl #23
 800619a:	f101 517e 	add.w	r1, r1, #1065353216	@ 0x3f800000
 800619e:	f7fa f8e3 	bl	8000368 <__aeabi_fmul>
 80061a2:	e78e      	b.n	80060c2 <__ieee754_hypotf+0x2a>
 80061a4:	f04f 0900 	mov.w	r9, #0
 80061a8:	e7ac      	b.n	8006104 <__ieee754_hypotf+0x6c>
 80061aa:	f105 5508 	add.w	r5, r5, #570425344	@ 0x22000000
 80061ae:	f106 5608 	add.w	r6, r6, #570425344	@ 0x22000000
 80061b2:	462c      	mov	r4, r5
 80061b4:	4637      	mov	r7, r6
 80061b6:	f1a9 0944 	sub.w	r9, r9, #68	@ 0x44
 80061ba:	e7b9      	b.n	8006130 <__ieee754_hypotf+0x98>
 80061bc:	f505 0500 	add.w	r5, r5, #8388608	@ 0x800000
 80061c0:	401d      	ands	r5, r3
 80061c2:	401e      	ands	r6, r3
 80061c4:	4629      	mov	r1, r5
 80061c6:	4630      	mov	r0, r6
 80061c8:	f7fa f8ce 	bl	8000368 <__aeabi_fmul>
 80061cc:	4641      	mov	r1, r8
 80061ce:	4682      	mov	sl, r0
 80061d0:	f108 4000 	add.w	r0, r8, #2147483648	@ 0x80000000
 80061d4:	f7fa f8c8 	bl	8000368 <__aeabi_fmul>
 80061d8:	4621      	mov	r1, r4
 80061da:	4680      	mov	r8, r0
 80061dc:	4620      	mov	r0, r4
 80061de:	f7f9 ffbb 	bl	8000158 <__addsf3>
 80061e2:	4629      	mov	r1, r5
 80061e4:	f7f9 ffb6 	bl	8000154 <__aeabi_fsub>
 80061e8:	4639      	mov	r1, r7
 80061ea:	f7fa f8bd 	bl	8000368 <__aeabi_fmul>
 80061ee:	4631      	mov	r1, r6
 80061f0:	4604      	mov	r4, r0
 80061f2:	4638      	mov	r0, r7
 80061f4:	f7f9 ffae 	bl	8000154 <__aeabi_fsub>
 80061f8:	4629      	mov	r1, r5
 80061fa:	f7fa f8b5 	bl	8000368 <__aeabi_fmul>
 80061fe:	4601      	mov	r1, r0
 8006200:	4620      	mov	r0, r4
 8006202:	f7f9 ffa9 	bl	8000158 <__addsf3>
 8006206:	4601      	mov	r1, r0
 8006208:	4640      	mov	r0, r8
 800620a:	f7f9 ffa3 	bl	8000154 <__aeabi_fsub>
 800620e:	4601      	mov	r1, r0
 8006210:	4650      	mov	r0, sl
 8006212:	e7b8      	b.n	8006186 <__ieee754_hypotf+0xee>
 8006214:	fffff000 	.word	0xfffff000

08006218 <atanf>:
 8006218:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800621c:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 8006220:	f1b5 4fa1 	cmp.w	r5, #1350565888	@ 0x50800000
 8006224:	4604      	mov	r4, r0
 8006226:	4680      	mov	r8, r0
 8006228:	d30e      	bcc.n	8006248 <atanf+0x30>
 800622a:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800622e:	d904      	bls.n	800623a <atanf+0x22>
 8006230:	4601      	mov	r1, r0
 8006232:	f7f9 ff91 	bl	8000158 <__addsf3>
 8006236:	4604      	mov	r4, r0
 8006238:	e003      	b.n	8006242 <atanf+0x2a>
 800623a:	2800      	cmp	r0, #0
 800623c:	f340 80ce 	ble.w	80063dc <atanf+0x1c4>
 8006240:	4c67      	ldr	r4, [pc, #412]	@ (80063e0 <atanf+0x1c8>)
 8006242:	4620      	mov	r0, r4
 8006244:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006248:	4b66      	ldr	r3, [pc, #408]	@ (80063e4 <atanf+0x1cc>)
 800624a:	429d      	cmp	r5, r3
 800624c:	d80e      	bhi.n	800626c <atanf+0x54>
 800624e:	f1b5 5f44 	cmp.w	r5, #822083584	@ 0x31000000
 8006252:	d208      	bcs.n	8006266 <atanf+0x4e>
 8006254:	4964      	ldr	r1, [pc, #400]	@ (80063e8 <atanf+0x1d0>)
 8006256:	f7f9 ff7f 	bl	8000158 <__addsf3>
 800625a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800625e:	f7fa fa3f 	bl	80006e0 <__aeabi_fcmpgt>
 8006262:	2800      	cmp	r0, #0
 8006264:	d1ed      	bne.n	8006242 <atanf+0x2a>
 8006266:	f04f 36ff 	mov.w	r6, #4294967295
 800626a:	e01c      	b.n	80062a6 <atanf+0x8e>
 800626c:	f7ff fcf7 	bl	8005c5e <fabsf>
 8006270:	4b5e      	ldr	r3, [pc, #376]	@ (80063ec <atanf+0x1d4>)
 8006272:	4604      	mov	r4, r0
 8006274:	429d      	cmp	r5, r3
 8006276:	d87c      	bhi.n	8006372 <atanf+0x15a>
 8006278:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800627c:	429d      	cmp	r5, r3
 800627e:	d867      	bhi.n	8006350 <atanf+0x138>
 8006280:	4601      	mov	r1, r0
 8006282:	f7f9 ff69 	bl	8000158 <__addsf3>
 8006286:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800628a:	f7f9 ff63 	bl	8000154 <__aeabi_fsub>
 800628e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8006292:	4605      	mov	r5, r0
 8006294:	4620      	mov	r0, r4
 8006296:	f7f9 ff5f 	bl	8000158 <__addsf3>
 800629a:	4601      	mov	r1, r0
 800629c:	4628      	mov	r0, r5
 800629e:	f7fa f917 	bl	80004d0 <__aeabi_fdiv>
 80062a2:	2600      	movs	r6, #0
 80062a4:	4604      	mov	r4, r0
 80062a6:	4621      	mov	r1, r4
 80062a8:	4620      	mov	r0, r4
 80062aa:	f7fa f85d 	bl	8000368 <__aeabi_fmul>
 80062ae:	4601      	mov	r1, r0
 80062b0:	4607      	mov	r7, r0
 80062b2:	f7fa f859 	bl	8000368 <__aeabi_fmul>
 80062b6:	4605      	mov	r5, r0
 80062b8:	494d      	ldr	r1, [pc, #308]	@ (80063f0 <atanf+0x1d8>)
 80062ba:	f7fa f855 	bl	8000368 <__aeabi_fmul>
 80062be:	494d      	ldr	r1, [pc, #308]	@ (80063f4 <atanf+0x1dc>)
 80062c0:	f7f9 ff4a 	bl	8000158 <__addsf3>
 80062c4:	4629      	mov	r1, r5
 80062c6:	f7fa f84f 	bl	8000368 <__aeabi_fmul>
 80062ca:	494b      	ldr	r1, [pc, #300]	@ (80063f8 <atanf+0x1e0>)
 80062cc:	f7f9 ff44 	bl	8000158 <__addsf3>
 80062d0:	4629      	mov	r1, r5
 80062d2:	f7fa f849 	bl	8000368 <__aeabi_fmul>
 80062d6:	4949      	ldr	r1, [pc, #292]	@ (80063fc <atanf+0x1e4>)
 80062d8:	f7f9 ff3e 	bl	8000158 <__addsf3>
 80062dc:	4629      	mov	r1, r5
 80062de:	f7fa f843 	bl	8000368 <__aeabi_fmul>
 80062e2:	4947      	ldr	r1, [pc, #284]	@ (8006400 <atanf+0x1e8>)
 80062e4:	f7f9 ff38 	bl	8000158 <__addsf3>
 80062e8:	4629      	mov	r1, r5
 80062ea:	f7fa f83d 	bl	8000368 <__aeabi_fmul>
 80062ee:	4945      	ldr	r1, [pc, #276]	@ (8006404 <atanf+0x1ec>)
 80062f0:	f7f9 ff32 	bl	8000158 <__addsf3>
 80062f4:	4639      	mov	r1, r7
 80062f6:	f7fa f837 	bl	8000368 <__aeabi_fmul>
 80062fa:	4943      	ldr	r1, [pc, #268]	@ (8006408 <atanf+0x1f0>)
 80062fc:	4607      	mov	r7, r0
 80062fe:	4628      	mov	r0, r5
 8006300:	f7fa f832 	bl	8000368 <__aeabi_fmul>
 8006304:	4941      	ldr	r1, [pc, #260]	@ (800640c <atanf+0x1f4>)
 8006306:	f7f9 ff25 	bl	8000154 <__aeabi_fsub>
 800630a:	4629      	mov	r1, r5
 800630c:	f7fa f82c 	bl	8000368 <__aeabi_fmul>
 8006310:	493f      	ldr	r1, [pc, #252]	@ (8006410 <atanf+0x1f8>)
 8006312:	f7f9 ff1f 	bl	8000154 <__aeabi_fsub>
 8006316:	4629      	mov	r1, r5
 8006318:	f7fa f826 	bl	8000368 <__aeabi_fmul>
 800631c:	493d      	ldr	r1, [pc, #244]	@ (8006414 <atanf+0x1fc>)
 800631e:	f7f9 ff19 	bl	8000154 <__aeabi_fsub>
 8006322:	4629      	mov	r1, r5
 8006324:	f7fa f820 	bl	8000368 <__aeabi_fmul>
 8006328:	493b      	ldr	r1, [pc, #236]	@ (8006418 <atanf+0x200>)
 800632a:	f7f9 ff13 	bl	8000154 <__aeabi_fsub>
 800632e:	4629      	mov	r1, r5
 8006330:	f7fa f81a 	bl	8000368 <__aeabi_fmul>
 8006334:	4601      	mov	r1, r0
 8006336:	4638      	mov	r0, r7
 8006338:	f7f9 ff0e 	bl	8000158 <__addsf3>
 800633c:	4621      	mov	r1, r4
 800633e:	f7fa f813 	bl	8000368 <__aeabi_fmul>
 8006342:	1c73      	adds	r3, r6, #1
 8006344:	4601      	mov	r1, r0
 8006346:	d133      	bne.n	80063b0 <atanf+0x198>
 8006348:	4620      	mov	r0, r4
 800634a:	f7f9 ff03 	bl	8000154 <__aeabi_fsub>
 800634e:	e772      	b.n	8006236 <atanf+0x1e>
 8006350:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8006354:	f7f9 fefe 	bl	8000154 <__aeabi_fsub>
 8006358:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800635c:	4605      	mov	r5, r0
 800635e:	4620      	mov	r0, r4
 8006360:	f7f9 fefa 	bl	8000158 <__addsf3>
 8006364:	4601      	mov	r1, r0
 8006366:	4628      	mov	r0, r5
 8006368:	f7fa f8b2 	bl	80004d0 <__aeabi_fdiv>
 800636c:	2601      	movs	r6, #1
 800636e:	4604      	mov	r4, r0
 8006370:	e799      	b.n	80062a6 <atanf+0x8e>
 8006372:	4b2a      	ldr	r3, [pc, #168]	@ (800641c <atanf+0x204>)
 8006374:	429d      	cmp	r5, r3
 8006376:	d814      	bhi.n	80063a2 <atanf+0x18a>
 8006378:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 800637c:	f7f9 feea 	bl	8000154 <__aeabi_fsub>
 8006380:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 8006384:	4605      	mov	r5, r0
 8006386:	4620      	mov	r0, r4
 8006388:	f7f9 ffee 	bl	8000368 <__aeabi_fmul>
 800638c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8006390:	f7f9 fee2 	bl	8000158 <__addsf3>
 8006394:	4601      	mov	r1, r0
 8006396:	4628      	mov	r0, r5
 8006398:	f7fa f89a 	bl	80004d0 <__aeabi_fdiv>
 800639c:	2602      	movs	r6, #2
 800639e:	4604      	mov	r4, r0
 80063a0:	e781      	b.n	80062a6 <atanf+0x8e>
 80063a2:	4601      	mov	r1, r0
 80063a4:	481e      	ldr	r0, [pc, #120]	@ (8006420 <atanf+0x208>)
 80063a6:	f7fa f893 	bl	80004d0 <__aeabi_fdiv>
 80063aa:	2603      	movs	r6, #3
 80063ac:	4604      	mov	r4, r0
 80063ae:	e77a      	b.n	80062a6 <atanf+0x8e>
 80063b0:	4b1c      	ldr	r3, [pc, #112]	@ (8006424 <atanf+0x20c>)
 80063b2:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 80063b6:	f7f9 fecd 	bl	8000154 <__aeabi_fsub>
 80063ba:	4621      	mov	r1, r4
 80063bc:	f7f9 feca 	bl	8000154 <__aeabi_fsub>
 80063c0:	4b19      	ldr	r3, [pc, #100]	@ (8006428 <atanf+0x210>)
 80063c2:	4601      	mov	r1, r0
 80063c4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80063c8:	f7f9 fec4 	bl	8000154 <__aeabi_fsub>
 80063cc:	f1b8 0f00 	cmp.w	r8, #0
 80063d0:	4604      	mov	r4, r0
 80063d2:	f6bf af36 	bge.w	8006242 <atanf+0x2a>
 80063d6:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 80063da:	e732      	b.n	8006242 <atanf+0x2a>
 80063dc:	4c13      	ldr	r4, [pc, #76]	@ (800642c <atanf+0x214>)
 80063de:	e730      	b.n	8006242 <atanf+0x2a>
 80063e0:	3fc90fdb 	.word	0x3fc90fdb
 80063e4:	3edfffff 	.word	0x3edfffff
 80063e8:	7149f2ca 	.word	0x7149f2ca
 80063ec:	3f97ffff 	.word	0x3f97ffff
 80063f0:	3c8569d7 	.word	0x3c8569d7
 80063f4:	3d4bda59 	.word	0x3d4bda59
 80063f8:	3d886b35 	.word	0x3d886b35
 80063fc:	3dba2e6e 	.word	0x3dba2e6e
 8006400:	3e124925 	.word	0x3e124925
 8006404:	3eaaaaab 	.word	0x3eaaaaab
 8006408:	bd15a221 	.word	0xbd15a221
 800640c:	3d6ef16b 	.word	0x3d6ef16b
 8006410:	3d9d8795 	.word	0x3d9d8795
 8006414:	3de38e38 	.word	0x3de38e38
 8006418:	3e4ccccd 	.word	0x3e4ccccd
 800641c:	401bffff 	.word	0x401bffff
 8006420:	bf800000 	.word	0xbf800000
 8006424:	080066b8 	.word	0x080066b8
 8006428:	080066c8 	.word	0x080066c8
 800642c:	bfc90fdb 	.word	0xbfc90fdb

08006430 <__ieee754_sqrtf>:
 8006430:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 8006434:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8006438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800643c:	4603      	mov	r3, r0
 800643e:	4604      	mov	r4, r0
 8006440:	d30a      	bcc.n	8006458 <__ieee754_sqrtf+0x28>
 8006442:	4601      	mov	r1, r0
 8006444:	f7f9 ff90 	bl	8000368 <__aeabi_fmul>
 8006448:	4601      	mov	r1, r0
 800644a:	4620      	mov	r0, r4
 800644c:	f7f9 fe84 	bl	8000158 <__addsf3>
 8006450:	4604      	mov	r4, r0
 8006452:	4620      	mov	r0, r4
 8006454:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006458:	2a00      	cmp	r2, #0
 800645a:	d0fa      	beq.n	8006452 <__ieee754_sqrtf+0x22>
 800645c:	2800      	cmp	r0, #0
 800645e:	da06      	bge.n	800646e <__ieee754_sqrtf+0x3e>
 8006460:	4601      	mov	r1, r0
 8006462:	f7f9 fe77 	bl	8000154 <__aeabi_fsub>
 8006466:	4601      	mov	r1, r0
 8006468:	f7fa f832 	bl	80004d0 <__aeabi_fdiv>
 800646c:	e7f0      	b.n	8006450 <__ieee754_sqrtf+0x20>
 800646e:	f010 41ff 	ands.w	r1, r0, #2139095040	@ 0x7f800000
 8006472:	d03c      	beq.n	80064ee <__ieee754_sqrtf+0xbe>
 8006474:	15c2      	asrs	r2, r0, #23
 8006476:	2400      	movs	r4, #0
 8006478:	2019      	movs	r0, #25
 800647a:	4626      	mov	r6, r4
 800647c:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8006480:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8006484:	f1a2 057f 	sub.w	r5, r2, #127	@ 0x7f
 8006488:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800648c:	07d2      	lsls	r2, r2, #31
 800648e:	bf58      	it	pl
 8006490:	005b      	lslpl	r3, r3, #1
 8006492:	106d      	asrs	r5, r5, #1
 8006494:	005b      	lsls	r3, r3, #1
 8006496:	1872      	adds	r2, r6, r1
 8006498:	429a      	cmp	r2, r3
 800649a:	bfcf      	iteee	gt
 800649c:	461a      	movgt	r2, r3
 800649e:	1856      	addle	r6, r2, r1
 80064a0:	1864      	addle	r4, r4, r1
 80064a2:	1a9a      	suble	r2, r3, r2
 80064a4:	3801      	subs	r0, #1
 80064a6:	ea4f 0342 	mov.w	r3, r2, lsl #1
 80064aa:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80064ae:	d1f2      	bne.n	8006496 <__ieee754_sqrtf+0x66>
 80064b0:	b1ba      	cbz	r2, 80064e2 <__ieee754_sqrtf+0xb2>
 80064b2:	4e15      	ldr	r6, [pc, #84]	@ (8006508 <__ieee754_sqrtf+0xd8>)
 80064b4:	4f15      	ldr	r7, [pc, #84]	@ (800650c <__ieee754_sqrtf+0xdc>)
 80064b6:	6830      	ldr	r0, [r6, #0]
 80064b8:	6839      	ldr	r1, [r7, #0]
 80064ba:	f7f9 fe4b 	bl	8000154 <__aeabi_fsub>
 80064be:	f8d6 8000 	ldr.w	r8, [r6]
 80064c2:	4601      	mov	r1, r0
 80064c4:	4640      	mov	r0, r8
 80064c6:	f7fa f8f7 	bl	80006b8 <__aeabi_fcmple>
 80064ca:	b150      	cbz	r0, 80064e2 <__ieee754_sqrtf+0xb2>
 80064cc:	6830      	ldr	r0, [r6, #0]
 80064ce:	6839      	ldr	r1, [r7, #0]
 80064d0:	f7f9 fe42 	bl	8000158 <__addsf3>
 80064d4:	6836      	ldr	r6, [r6, #0]
 80064d6:	4601      	mov	r1, r0
 80064d8:	4630      	mov	r0, r6
 80064da:	f7fa f8e3 	bl	80006a4 <__aeabi_fcmplt>
 80064de:	b170      	cbz	r0, 80064fe <__ieee754_sqrtf+0xce>
 80064e0:	3402      	adds	r4, #2
 80064e2:	1064      	asrs	r4, r4, #1
 80064e4:	f104 547c 	add.w	r4, r4, #1056964608	@ 0x3f000000
 80064e8:	eb04 54c5 	add.w	r4, r4, r5, lsl #23
 80064ec:	e7b1      	b.n	8006452 <__ieee754_sqrtf+0x22>
 80064ee:	005b      	lsls	r3, r3, #1
 80064f0:	0218      	lsls	r0, r3, #8
 80064f2:	460a      	mov	r2, r1
 80064f4:	f101 0101 	add.w	r1, r1, #1
 80064f8:	d5f9      	bpl.n	80064ee <__ieee754_sqrtf+0xbe>
 80064fa:	4252      	negs	r2, r2
 80064fc:	e7bb      	b.n	8006476 <__ieee754_sqrtf+0x46>
 80064fe:	3401      	adds	r4, #1
 8006500:	f024 0401 	bic.w	r4, r4, #1
 8006504:	e7ed      	b.n	80064e2 <__ieee754_sqrtf+0xb2>
 8006506:	bf00      	nop
 8006508:	080066dc 	.word	0x080066dc
 800650c:	080066d8 	.word	0x080066d8

08006510 <_init>:
 8006510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006512:	bf00      	nop
 8006514:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006516:	bc08      	pop	{r3}
 8006518:	469e      	mov	lr, r3
 800651a:	4770      	bx	lr

0800651c <_fini>:
 800651c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800651e:	bf00      	nop
 8006520:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006522:	bc08      	pop	{r3}
 8006524:	469e      	mov	lr, r3
 8006526:	4770      	bx	lr
